Fitter report for Hermes
Mon Apr 07 19:22:35 2014
Quartus II 64-Bit Version 13.0.0 Build 156 04/24/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Fitter Netlist Optimizations
  7. Ignored Assignments
  8. Incremental Compilation Preservation Summary
  9. Incremental Compilation Partition Settings
 10. Incremental Compilation Placement Preservation
 11. Pin-Out File
 12. Fitter Resource Usage Summary
 13. Fitter Partition Statistics
 14. Input Pins
 15. Output Pins
 16. Bidir Pins
 17. Dual Purpose and Dedicated Pins
 18. I/O Bank Usage
 19. All Package Pins
 20. PLL Summary
 21. PLL Usage
 22. Fitter Resource Utilization by Entity
 23. Delay Chain Summary
 24. Pad To Core Delay Chain Fanout
 25. Control Signals
 26. Global & Other Fast Signals
 27. Non-Global High Fan-Out Signals
 28. Fitter RAM Summary
 29. |Hermes|receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|firromH:roma|altsyncram:altsyncram_component|altsyncram_b791:auto_generated|ALTSYNCRAM
 30. |Hermes|receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|firromH:roma|altsyncram:altsyncram_component|altsyncram_c791:auto_generated|ALTSYNCRAM
 31. |Hermes|receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|firromH:roma|altsyncram:altsyncram_component|altsyncram_d791:auto_generated|ALTSYNCRAM
 32. |Hermes|receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|firromH:roma|altsyncram:altsyncram_component|altsyncram_e791:auto_generated|ALTSYNCRAM
 33. |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:C|firromH:rom|altsyncram:altsyncram_component|altsyncram_c991:auto_generated|ALTSYNCRAM
 34. |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:F|firromH:rom|altsyncram:altsyncram_component|altsyncram_f991:auto_generated|ALTSYNCRAM
 35. |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:G|firromH:rom|altsyncram:altsyncram_component|altsyncram_g991:auto_generated|ALTSYNCRAM
 36. |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:E|firromH:rom|altsyncram:altsyncram_component|altsyncram_e991:auto_generated|ALTSYNCRAM
 37. |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:H|firromH:rom|altsyncram:altsyncram_component|altsyncram_h991:auto_generated|ALTSYNCRAM
 38. |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:B|firromH:rom|altsyncram:altsyncram_component|altsyncram_b991:auto_generated|ALTSYNCRAM
 39. |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_d991:auto_generated|ALTSYNCRAM
 40. |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_a991:auto_generated|ALTSYNCRAM
 41. |Hermes|receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|firromH:rom|altsyncram:altsyncram_component|altsyncram_7491:auto_generated|ALTSYNCRAM
 42. |Hermes|receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|firromH:rom|altsyncram:altsyncram_component|altsyncram_8491:auto_generated|ALTSYNCRAM
 43. |Hermes|receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_6491:auto_generated|ALTSYNCRAM
 44. |Hermes|receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_9491:auto_generated|ALTSYNCRAM
 45. |Hermes|FirInterp8_1024:fi|firromI_1024:rom|altsyncram:altsyncram_component|altsyncram_vh91:auto_generated|ALTSYNCRAM
 46. Fitter DSP Block Usage Summary
 47. DSP Block Details
 48. Other Routing Usage Summary
 49. LAB Logic Elements
 50. LAB-wide Signals
 51. LAB Signals Sourced
 52. LAB Signals Sourced Out
 53. LAB Distinct Inputs
 54. I/O Rules Summary
 55. I/O Rules Details
 56. I/O Rules Matrix
 57. Fitter Device Options
 58. Operating Settings and Conditions
 59. Estimated Delay Added for Hold Timing Summary
 60. Estimated Delay Added for Hold Timing Details
 61. Fitter Messages
 62. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Fitter Summary                                                                  ;
+------------------------------------+--------------------------------------------+
; Fitter Status                      ; Successful - Mon Apr 07 19:22:34 2014      ;
; Quartus II 64-Bit Version          ; 13.0.0 Build 156 04/24/2013 SJ Web Edition ;
; Revision Name                      ; Hermes                                     ;
; Top-level Entity Name              ; Hermes                                     ;
; Family                             ; Cyclone III                                ;
; Device                             ; EP3C40Q240C8                               ;
; Timing Models                      ; Final                                      ;
; Total logic elements               ; 37,506 / 39,600 ( 95 % )                   ;
;     Total combinational functions  ; 33,249 / 39,600 ( 84 % )                   ;
;     Dedicated logic registers      ; 27,734 / 39,600 ( 70 % )                   ;
; Total registers                    ; 27734                                      ;
; Total pins                         ; 119 / 129 ( 92 % )                         ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 977,664 / 1,161,216 ( 84 % )               ;
; Embedded Multiplier 9-bit elements ; 252 / 252 ( 100 % )                        ;
; Total PLLs                         ; 4 / 4 ( 100 % )                            ;
+------------------------------------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                          ;
+----------------------------------------------------------------------------+---------------------+---------------------------------------+
; Option                                                                     ; Setting             ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------+---------------------------------------+
; Device                                                                     ; EP3C40Q240C8        ;                                       ;
; Use smart compilation                                                      ; On                  ; Off                                   ;
; Maximum processors allowed for parallel compilation                        ; All                 ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                   ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                  ;                                       ;
; Router Timing Optimization Level                                           ; MAXIMUM             ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; On                  ; Off                                   ;
; Fit Attempts to Skip                                                       ; 0                   ; 0.0                                   ;
; Device I/O Standard                                                        ; 3.3-V LVCMOS        ;                                       ;
; SDO Pin                                                                    ; On                  ;                                       ;
; SCE Pin                                                                    ; On                  ;                                       ;
; DCLK Pin                                                                   ; On                  ;                                       ;
; Data[0] Pin                                                                ; On                  ;                                       ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; On                  ; Off                                   ;
; Perform Register Duplication for Performance                               ; On                  ; Off                                   ;
; Perform Register Retiming for Performance                                  ; On                  ; Off                                   ;
; Fitter Effort                                                              ; Standard Fit        ; Auto Fit                              ;
; Reserve all unused pins                                                    ; As input tri-stated ; As input tri-stated with weak pull-up ;
; Enable Beneficial Skew Optimization                                        ; On                  ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                  ; On                                    ;
; Enable compact report table                                                ; Off                 ; Off                                   ;
; Auto Merge PLLs                                                            ; On                  ; On                                    ;
; Placement Effort Multiplier                                                ; 1.0                 ; 1.0                                   ;
; Router Effort Multiplier                                                   ; 1.0                 ; 1.0                                   ;
; Optimize Hold Timing                                                       ; All Paths           ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                  ; On                                    ;
; PowerPlay Power Optimization                                               ; Normal compilation  ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                 ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation  ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                 ; Off                                   ;
; Regenerate full fit report during ECO compiles                             ; Off                 ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal              ; Normal                                ;
; Limit to One Fitting Attempt                                               ; Off                 ; Off                                   ;
; Final Placement Optimizations                                              ; Automatically       ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically       ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                   ; 1                                     ;
; PCI I/O                                                                    ; Off                 ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                 ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                 ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                ; Auto                                  ;
; Auto Delay Chains                                                          ; On                  ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                 ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input                      ; Off                 ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                 ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                 ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                 ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                 ; Off                                   ;
; Physical Synthesis Effort Level                                            ; Normal              ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                ; Auto                                  ;
; Auto Global Clock                                                          ; On                  ; On                                    ;
; Auto Global Register Control Signals                                       ; On                  ; On                                    ;
; Synchronizer Identification                                                ; Off                 ; Off                                   ;
; Optimize Design for Metastability                                          ; On                  ; On                                    ;
; Maximum number of global clocks allowed                                    ; -1                  ; -1                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                 ; Off                                   ;
; RAM Bit Reservation (Cyclone III)                                          ; Off                 ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                 ; Off                                   ;
+----------------------------------------------------------------------------+---------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 2.16        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  39.0%      ;
;     Processors 3-4         ;  38.4%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------+
; I/O Assignment Warnings                                   ;
+----------------------------------+------------------------+
; Pin Name                         ; Reason                 ;
+----------------------------------+------------------------+
; FPGA_PLL                         ; Missing drive strength ;
; ATTN_DATA                        ; Missing drive strength ;
; ATTN_CLK                         ; Missing drive strength ;
; ATTN_LE                          ; Missing drive strength ;
; RAND                             ; Missing drive strength ;
; PGA                              ; Missing drive strength ;
; DITH                             ; Missing drive strength ;
; SHDN                             ; Missing drive strength ;
; DAC_ALC                          ; Missing drive strength ;
; DACD[0]                          ; Missing drive strength ;
; DACD[1]                          ; Missing drive strength ;
; DACD[2]                          ; Missing drive strength ;
; DACD[3]                          ; Missing drive strength ;
; DACD[4]                          ; Missing drive strength ;
; DACD[5]                          ; Missing drive strength ;
; DACD[6]                          ; Missing drive strength ;
; DACD[7]                          ; Missing drive strength ;
; DACD[8]                          ; Missing drive strength ;
; DACD[9]                          ; Missing drive strength ;
; DACD[10]                         ; Missing drive strength ;
; DACD[11]                         ; Missing drive strength ;
; DACD[12]                         ; Missing drive strength ;
; DACD[13]                         ; Missing drive strength ;
; CBCLK                            ; Missing drive strength ;
; CLRCIN                           ; Missing drive strength ;
; CLRCOUT                          ; Missing drive strength ;
; CDIN                             ; Missing drive strength ;
; CMCLK                            ; Missing drive strength ;
; CMODE                            ; Missing drive strength ;
; nCS                              ; Missing drive strength ;
; MOSI                             ; Missing drive strength ;
; SSCK                             ; Missing drive strength ;
; PHY_TX[0]                        ; Missing drive strength ;
; PHY_TX[1]                        ; Missing drive strength ;
; PHY_TX[2]                        ; Missing drive strength ;
; PHY_TX[3]                        ; Missing drive strength ;
; PHY_TX_EN                        ; Missing drive strength ;
; PHY_TX_CLOCK                     ; Missing drive strength ;
; PHY_RESET_N                      ; Missing drive strength ;
; PHY_MDC                          ; Missing drive strength ;
; SCK                              ; Missing drive strength ;
; SI                               ; Missing drive strength ;
; CS                               ; Missing drive strength ;
; NCONFIG                          ; Missing drive strength ;
; ADCMOSI                          ; Missing drive strength ;
; ADCCLK                           ; Missing drive strength ;
; nADCCS                           ; Missing drive strength ;
; SPI_SDO                          ; Missing drive strength ;
; SPI_SCK                          ; Missing drive strength ;
; J15_5                            ; Missing drive strength ;
; J15_6                            ; Missing drive strength ;
; FPGA_PTT                         ; Missing drive strength ;
; IO1                              ; Missing drive strength ;
; USEROUT0                         ; Missing drive strength ;
; USEROUT1                         ; Missing drive strength ;
; USEROUT2                         ; Missing drive strength ;
; USEROUT3                         ; Missing drive strength ;
; USEROUT4                         ; Missing drive strength ;
; USEROUT5                         ; Missing drive strength ;
; USEROUT6                         ; Missing drive strength ;
; Status_LED                       ; Missing drive strength ;
; DEBUG_LED1                       ; Missing drive strength ;
; DEBUG_LED2                       ; Missing drive strength ;
; DEBUG_LED3                       ; Missing drive strength ;
; DEBUG_LED4                       ; Missing drive strength ;
; DEBUG_LED5                       ; Missing drive strength ;
; DEBUG_LED6                       ; Missing drive strength ;
; DEBUG_LED7                       ; Missing drive strength ;
; DEBUG_LED8                       ; Missing drive strength ;
; DEBUG_LED9                       ; Missing drive strength ;
; DEBUG_LED10                      ; Missing drive strength ;
; cycloneii_asmiblock2~ALTERA_DCLK ; Missing drive strength ;
; cycloneii_asmiblock2~ALTERA_SCE  ; Missing drive strength ;
; cycloneii_asmiblock2~ALTERA_SDO  ; Missing drive strength ;
; PHY_MDIO                         ; Missing drive strength ;
+----------------------------------+------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                        ;
+-------------------------------------------------------------------------------+-----------------+------------------+---------------------+-----------+----------------+--------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                                          ; Action          ; Operation        ; Reason              ; Node Port ; Node Port Name ; Destination Node                                                                                 ; Destination Port ; Destination Port Name ;
+-------------------------------------------------------------------------------+-----------------+------------------+---------------------+-----------+----------------+--------------------------------------------------------------------------------------------------+------------------+-----------------------+
; C122_sync_phase_word[0][0]_OTERM397_OTERM1541                                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_gft:auto_generated|w507w[0]                                                  ; DATAOUT          ;                       ;
; C122_sync_phase_word[0][0]_OTERM397_OTERM1543                                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_gft:auto_generated|w507w[0]                                                  ; DATAOUT          ;                       ;
; C122_sync_phase_word[0][0]_OTERM397_OTERM1545                                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_gft:auto_generated|w507w[0]                                                  ; DATAOUT          ;                       ;
; C122_sync_phase_word[0][0]_OTERM397_OTERM1547                                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_gft:auto_generated|w507w[0]                                                  ; DATAOUT          ;                       ;
; C122_sync_phase_word[0][0]_OTERM397_OTERM1549                                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_gft:auto_generated|w507w[0]                                                  ; DATAOUT          ;                       ;
; C122_sync_phase_word[0][0]_OTERM397_OTERM1551                                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_gft:auto_generated|w507w[0]                                                  ; DATAOUT          ;                       ;
; C122_sync_phase_word[0][0]_OTERM397_OTERM1553                                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_gft:auto_generated|w507w[0]                                                  ; DATAOUT          ;                       ;
; C122_sync_phase_word[0][0]_OTERM399_OTERM1539                                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_gft:auto_generated|w507w[0]                                                  ; DATAOUT          ;                       ;
; C122_sync_phase_word[0][1]_OTERM401_OTERM1537                                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_gft:auto_generated|w507w[0]                                                  ; DATAOUT          ;                       ;
; C122_sync_phase_word[0][2]_OTERM403_OTERM1535                                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_gft:auto_generated|w507w[0]                                                  ; DATAOUT          ;                       ;
; C122_sync_phase_word[0][3]_OTERM405_OTERM1533                                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_gft:auto_generated|w507w[0]                                                  ; DATAOUT          ;                       ;
; C122_sync_phase_word[0][4]_OTERM407_OTERM1531                                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_gft:auto_generated|w507w[0]                                                  ; DATAOUT          ;                       ;
; C122_sync_phase_word[0][5]_OTERM409_OTERM1529                                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_gft:auto_generated|w507w[0]                                                  ; DATAOUT          ;                       ;
; C122_sync_phase_word[0][6]_OTERM411_OTERM1527                                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_gft:auto_generated|w507w[0]                                                  ; DATAOUT          ;                       ;
; C122_sync_phase_word[0][7]_OTERM413_OTERM1525                                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_gft:auto_generated|w507w[0]                                                  ; DATAOUT          ;                       ;
; C122_sync_phase_word[0][8]_OTERM415_OTERM1523                                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_gft:auto_generated|w507w[0]                                                  ; DATAOUT          ;                       ;
; C122_sync_phase_word[0][9]_OTERM417_OTERM1521                                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_gft:auto_generated|w507w[0]                                                  ; DATAOUT          ;                       ;
; C122_sync_phase_word[0][10]_OTERM419_OTERM1519                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_gft:auto_generated|w507w[0]                                                  ; DATAOUT          ;                       ;
; C122_sync_phase_word[0][11]_OTERM421_OTERM1451                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[0]~0_OTERM4437_OTERM5467                      ; DATAOUT          ;                       ;
; C122_sync_phase_word[0][12]_OTERM423_OTERM1449                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[0]~0_OTERM4437_OTERM5467                      ; DATAOUT          ;                       ;
; C122_sync_phase_word[0][13]_OTERM425_OTERM1447                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[0]~0_OTERM4437_OTERM5467                      ; DATAOUT          ;                       ;
; C122_sync_phase_word[0][14]_OTERM427_OTERM1445                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[0]~0_OTERM4437_OTERM5467                      ; DATAOUT          ;                       ;
; C122_sync_phase_word[0][15]_OTERM429_OTERM1443                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[0]~0_OTERM4437_OTERM5467                      ; DATAOUT          ;                       ;
; C122_sync_phase_word[0][16]_OTERM431_OTERM1441                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[0]~0_OTERM4437_OTERM5467                      ; DATAOUT          ;                       ;
; C122_sync_phase_word[0][17]_OTERM433_OTERM1439                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[0]~0_OTERM4437_OTERM5467                      ; DATAOUT          ;                       ;
; C122_sync_phase_word[0][18]_OTERM435_OTERM1437                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[0]~0_OTERM4437_OTERM5467                      ; DATAOUT          ;                       ;
; C122_sync_phase_word[0][19]_OTERM437_OTERM1435                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[0]~0_OTERM4437_OTERM5467                      ; DATAOUT          ;                       ;
; C122_sync_phase_word[0][20]_OTERM439_OTERM1433                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[0]~0_OTERM4437_OTERM5467                      ; DATAOUT          ;                       ;
; C122_sync_phase_word[0][21]_OTERM441_OTERM1431                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[0]~0_OTERM4437_OTERM5467                      ; DATAOUT          ;                       ;
; C122_sync_phase_word[0][22]_OTERM443_OTERM1429                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[0]~0_OTERM4437_OTERM5467                      ; DATAOUT          ;                       ;
; C122_sync_phase_word[0][23]_OTERM445_OTERM1427                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[0]~0_OTERM4437_OTERM5467                      ; DATAOUT          ;                       ;
; C122_sync_phase_word[0][24]_OTERM447_OTERM1425                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[18]~36_OTERM4401_OTERM5367                    ; DATAOUT          ;                       ;
; C122_sync_phase_word[0][25]_OTERM449_OTERM1423                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[18]~36_OTERM4401_OTERM5367                    ; DATAOUT          ;                       ;
; C122_sync_phase_word[0][26]_OTERM451_OTERM1421                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[18]~36_OTERM4401_OTERM5367                    ; DATAOUT          ;                       ;
; C122_sync_phase_word[0][27]_OTERM453_OTERM1419                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[18]~36_OTERM4401_OTERM5367                    ; DATAOUT          ;                       ;
; C122_sync_phase_word[0][28]_OTERM455_OTERM1417                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[18]~36_OTERM4401_OTERM5367                    ; DATAOUT          ;                       ;
; C122_sync_phase_word[0][29]_OTERM457_OTERM1415                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[18]~36_OTERM4401_OTERM5367                    ; DATAOUT          ;                       ;
; C122_sync_phase_word[0][30]_OTERM459_OTERM1413                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[18]~36_OTERM4401_OTERM5367                    ; DATAOUT          ;                       ;
; C122_sync_phase_word[0][31]_OTERM461_OTERM1411                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[18]~36_OTERM4401_OTERM5367                    ; DATAOUT          ;                       ;
; C122_sync_phase_word[1][0]_OTERM331_OTERM821                                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_gft:auto_generated|w507w[0]                                                  ; DATAOUT          ;                       ;
; C122_sync_phase_word[1][0]_OTERM331_OTERM823                                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_gft:auto_generated|w507w[0]                                                  ; DATAOUT          ;                       ;
; C122_sync_phase_word[1][0]_OTERM331_OTERM825                                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_gft:auto_generated|w507w[0]                                                  ; DATAOUT          ;                       ;
; C122_sync_phase_word[1][0]_OTERM331_OTERM827                                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_gft:auto_generated|w507w[0]                                                  ; DATAOUT          ;                       ;
; C122_sync_phase_word[1][0]_OTERM331_OTERM829                                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_gft:auto_generated|w507w[0]                                                  ; DATAOUT          ;                       ;
; C122_sync_phase_word[1][0]_OTERM331_OTERM831                                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_gft:auto_generated|w507w[0]                                                  ; DATAOUT          ;                       ;
; C122_sync_phase_word[1][0]_OTERM331_OTERM833                                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_gft:auto_generated|w507w[0]                                                  ; DATAOUT          ;                       ;
; C122_sync_phase_word[1][0]_OTERM333_OTERM819                                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_gft:auto_generated|w507w[0]                                                  ; DATAOUT          ;                       ;
; C122_sync_phase_word[1][1]_OTERM335_OTERM817                                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_gft:auto_generated|w507w[0]                                                  ; DATAOUT          ;                       ;
; C122_sync_phase_word[1][2]_OTERM337_OTERM815                                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_gft:auto_generated|w507w[0]                                                  ; DATAOUT          ;                       ;
; C122_sync_phase_word[1][3]_OTERM339_OTERM813                                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_gft:auto_generated|w507w[0]                                                  ; DATAOUT          ;                       ;
; C122_sync_phase_word[1][4]_OTERM341_OTERM811                                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_gft:auto_generated|w507w[0]                                                  ; DATAOUT          ;                       ;
; C122_sync_phase_word[1][5]_OTERM343_OTERM809                                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_gft:auto_generated|w507w[0]                                                  ; DATAOUT          ;                       ;
; C122_sync_phase_word[1][6]_OTERM345_OTERM807                                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_gft:auto_generated|w507w[0]                                                  ; DATAOUT          ;                       ;
; C122_sync_phase_word[1][7]_OTERM347_OTERM805                                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_gft:auto_generated|w507w[0]                                                  ; DATAOUT          ;                       ;
; C122_sync_phase_word[1][8]_OTERM349_OTERM803                                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_gft:auto_generated|w507w[0]                                                  ; DATAOUT          ;                       ;
; C122_sync_phase_word[1][9]_OTERM351_OTERM801                                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_gft:auto_generated|w507w[0]                                                  ; DATAOUT          ;                       ;
; C122_sync_phase_word[1][10]_OTERM353_OTERM799                                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_gft:auto_generated|w507w[0]                                                  ; DATAOUT          ;                       ;
; C122_sync_phase_word[1][11]_OTERM355_OTERM731                                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[0]~0_OTERM4635_OTERM4963                      ; DATAOUT          ;                       ;
; C122_sync_phase_word[1][12]_OTERM357_OTERM729                                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[0]~0_OTERM4635_OTERM4963                      ; DATAOUT          ;                       ;
; C122_sync_phase_word[1][13]_OTERM359_OTERM727                                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[0]~0_OTERM4635_OTERM4963                      ; DATAOUT          ;                       ;
; C122_sync_phase_word[1][14]_OTERM361_OTERM725                                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[0]~0_OTERM4635_OTERM4963                      ; DATAOUT          ;                       ;
; C122_sync_phase_word[1][15]_OTERM363_OTERM723                                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[0]~0_OTERM4635_OTERM4963                      ; DATAOUT          ;                       ;
; C122_sync_phase_word[1][16]_OTERM365_OTERM721                                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[0]~0_OTERM4635_OTERM4963                      ; DATAOUT          ;                       ;
; C122_sync_phase_word[1][17]_OTERM367_OTERM719                                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[0]~0_OTERM4635_OTERM4963                      ; DATAOUT          ;                       ;
; C122_sync_phase_word[1][18]_OTERM369_OTERM717                                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[0]~0_OTERM4635_OTERM4963                      ; DATAOUT          ;                       ;
; C122_sync_phase_word[1][19]_OTERM371_OTERM715                                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[0]~0_OTERM4635_OTERM4963                      ; DATAOUT          ;                       ;
; C122_sync_phase_word[1][20]_OTERM373_OTERM713                                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[0]~0_OTERM4635_OTERM4963                      ; DATAOUT          ;                       ;
; C122_sync_phase_word[1][21]_OTERM375_OTERM711                                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[0]~0_OTERM4635_OTERM4963                      ; DATAOUT          ;                       ;
; C122_sync_phase_word[1][22]_OTERM377_OTERM709                                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[0]~0_OTERM4635_OTERM4963                      ; DATAOUT          ;                       ;
; C122_sync_phase_word[1][23]_OTERM379_OTERM707                                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[0]~0_OTERM4635_OTERM4963                      ; DATAOUT          ;                       ;
; C122_sync_phase_word[1][24]_OTERM381_OTERM705                                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[18]~36_OTERM4599_OTERM4863                    ; DATAOUT          ;                       ;
; C122_sync_phase_word[1][25]_OTERM383_OTERM703                                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[18]~36_OTERM4599_OTERM4863                    ; DATAOUT          ;                       ;
; C122_sync_phase_word[1][26]_OTERM385_OTERM701                                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[18]~36_OTERM4599_OTERM4863                    ; DATAOUT          ;                       ;
; C122_sync_phase_word[1][27]_OTERM387_OTERM699                                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[18]~36_OTERM4599_OTERM4863                    ; DATAOUT          ;                       ;
; C122_sync_phase_word[1][28]_OTERM389_OTERM697                                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[18]~36_OTERM4599_OTERM4863                    ; DATAOUT          ;                       ;
; C122_sync_phase_word[1][29]_OTERM391_OTERM695                                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[18]~36_OTERM4599_OTERM4863                    ; DATAOUT          ;                       ;
; C122_sync_phase_word[1][30]_OTERM393_OTERM693                                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[18]~36_OTERM4599_OTERM4863                    ; DATAOUT          ;                       ;
; C122_sync_phase_word[1][31]_OTERM395_OTERM691                                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[18]~36_OTERM4599_OTERM4863                    ; DATAOUT          ;                       ;
; C122_sync_phase_word[2][0]_OTERM199_OTERM1109                                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult3|mult_gft:auto_generated|w507w[0]                                                  ; DATAOUT          ;                       ;
; C122_sync_phase_word[2][0]_OTERM199_OTERM1111                                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult3|mult_gft:auto_generated|w507w[0]                                                  ; DATAOUT          ;                       ;
; C122_sync_phase_word[2][0]_OTERM199_OTERM1113                                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult3|mult_gft:auto_generated|w507w[0]                                                  ; DATAOUT          ;                       ;
; C122_sync_phase_word[2][0]_OTERM199_OTERM1115                                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult3|mult_gft:auto_generated|w507w[0]                                                  ; DATAOUT          ;                       ;
; C122_sync_phase_word[2][0]_OTERM199_OTERM1117                                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult3|mult_gft:auto_generated|w507w[0]                                                  ; DATAOUT          ;                       ;
; C122_sync_phase_word[2][0]_OTERM199_OTERM1119                                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult3|mult_gft:auto_generated|w507w[0]                                                  ; DATAOUT          ;                       ;
; C122_sync_phase_word[2][0]_OTERM199_OTERM1121                                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult3|mult_gft:auto_generated|w507w[0]                                                  ; DATAOUT          ;                       ;
; C122_sync_phase_word[2][0]_OTERM201_OTERM1107                                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult3|mult_gft:auto_generated|w507w[0]                                                  ; DATAOUT          ;                       ;
; C122_sync_phase_word[2][1]_OTERM203_OTERM1105                                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult3|mult_gft:auto_generated|w507w[0]                                                  ; DATAOUT          ;                       ;
; C122_sync_phase_word[2][2]_OTERM205_OTERM1103                                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult3|mult_gft:auto_generated|w507w[0]                                                  ; DATAOUT          ;                       ;
; C122_sync_phase_word[2][3]_OTERM207_OTERM1101                                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult3|mult_gft:auto_generated|w507w[0]                                                  ; DATAOUT          ;                       ;
; C122_sync_phase_word[2][4]_OTERM209_OTERM1099                                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult3|mult_gft:auto_generated|w507w[0]                                                  ; DATAOUT          ;                       ;
; C122_sync_phase_word[2][5]_OTERM211_OTERM1097                                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult3|mult_gft:auto_generated|w507w[0]                                                  ; DATAOUT          ;                       ;
; C122_sync_phase_word[2][6]_OTERM213_OTERM1095                                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult3|mult_gft:auto_generated|w507w[0]                                                  ; DATAOUT          ;                       ;
; C122_sync_phase_word[2][7]_OTERM215_OTERM1093                                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult3|mult_gft:auto_generated|w507w[0]                                                  ; DATAOUT          ;                       ;
; C122_sync_phase_word[2][8]_OTERM217_OTERM1091                                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult3|mult_gft:auto_generated|w507w[0]                                                  ; DATAOUT          ;                       ;
; C122_sync_phase_word[2][9]_OTERM219_OTERM1089                                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult3|mult_gft:auto_generated|w507w[0]                                                  ; DATAOUT          ;                       ;
; C122_sync_phase_word[2][10]_OTERM221_OTERM1087                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult3|mult_gft:auto_generated|w507w[0]                                                  ; DATAOUT          ;                       ;
; C122_sync_phase_word[2][11]_OTERM223_OTERM1019                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[0]~0_OTERM4701_OTERM5215                      ; DATAOUT          ;                       ;
; C122_sync_phase_word[2][12]_OTERM225_OTERM1017                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[0]~0_OTERM4701_OTERM5215                      ; DATAOUT          ;                       ;
; C122_sync_phase_word[2][13]_OTERM227_OTERM1015                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[0]~0_OTERM4701_OTERM5215                      ; DATAOUT          ;                       ;
; C122_sync_phase_word[2][14]_OTERM229_OTERM1013                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[0]~0_OTERM4701_OTERM5215                      ; DATAOUT          ;                       ;
; C122_sync_phase_word[2][15]_OTERM231_OTERM1011                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[0]~0_OTERM4701_OTERM5215                      ; DATAOUT          ;                       ;
; C122_sync_phase_word[2][16]_OTERM233_OTERM1009                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[0]~0_OTERM4701_OTERM5215                      ; DATAOUT          ;                       ;
; C122_sync_phase_word[2][17]_OTERM235_OTERM1007                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[0]~0_OTERM4701_OTERM5215                      ; DATAOUT          ;                       ;
; C122_sync_phase_word[2][18]_OTERM237_OTERM1005                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[0]~0_OTERM4701_OTERM5215                      ; DATAOUT          ;                       ;
; C122_sync_phase_word[2][19]_OTERM239_OTERM1003                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[0]~0_OTERM4701_OTERM5215                      ; DATAOUT          ;                       ;
; C122_sync_phase_word[2][20]_OTERM241_OTERM1001                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[0]~0_OTERM4701_OTERM5215                      ; DATAOUT          ;                       ;
; C122_sync_phase_word[2][21]_OTERM243_OTERM999                                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[0]~0_OTERM4701_OTERM5215                      ; DATAOUT          ;                       ;
; C122_sync_phase_word[2][22]_OTERM245_OTERM997                                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[0]~0_OTERM4701_OTERM5215                      ; DATAOUT          ;                       ;
; C122_sync_phase_word[2][23]_OTERM247_OTERM995                                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[0]~0_OTERM4701_OTERM5215                      ; DATAOUT          ;                       ;
; C122_sync_phase_word[2][24]_OTERM249_OTERM993                                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[18]~36_OTERM4665_OTERM5115                    ; DATAOUT          ;                       ;
; C122_sync_phase_word[2][25]_OTERM251_OTERM991                                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[18]~36_OTERM4665_OTERM5115                    ; DATAOUT          ;                       ;
; C122_sync_phase_word[2][26]_OTERM253_OTERM989                                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[18]~36_OTERM4665_OTERM5115                    ; DATAOUT          ;                       ;
; C122_sync_phase_word[2][27]_OTERM255_OTERM987                                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[18]~36_OTERM4665_OTERM5115                    ; DATAOUT          ;                       ;
; C122_sync_phase_word[2][28]_OTERM257_OTERM985                                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[18]~36_OTERM4665_OTERM5115                    ; DATAOUT          ;                       ;
; C122_sync_phase_word[2][29]_OTERM259_OTERM983                                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[18]~36_OTERM4665_OTERM5115                    ; DATAOUT          ;                       ;
; C122_sync_phase_word[2][30]_OTERM261_OTERM981                                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[18]~36_OTERM4665_OTERM5115                    ; DATAOUT          ;                       ;
; C122_sync_phase_word[2][31]_OTERM263_OTERM979                                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[18]~36_OTERM4665_OTERM5115                    ; DATAOUT          ;                       ;
; C122_sync_phase_word[3][0]_OTERM265_OTERM965                                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult4|mult_gft:auto_generated|w507w[0]                                                  ; DATAOUT          ;                       ;
; C122_sync_phase_word[3][0]_OTERM265_OTERM967                                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult4|mult_gft:auto_generated|w507w[0]                                                  ; DATAOUT          ;                       ;
; C122_sync_phase_word[3][0]_OTERM265_OTERM969                                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult4|mult_gft:auto_generated|w507w[0]                                                  ; DATAOUT          ;                       ;
; C122_sync_phase_word[3][0]_OTERM265_OTERM971                                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult4|mult_gft:auto_generated|w507w[0]                                                  ; DATAOUT          ;                       ;
; C122_sync_phase_word[3][0]_OTERM265_OTERM973                                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult4|mult_gft:auto_generated|w507w[0]                                                  ; DATAOUT          ;                       ;
; C122_sync_phase_word[3][0]_OTERM265_OTERM975                                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult4|mult_gft:auto_generated|w507w[0]                                                  ; DATAOUT          ;                       ;
; C122_sync_phase_word[3][0]_OTERM265_OTERM977                                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult4|mult_gft:auto_generated|w507w[0]                                                  ; DATAOUT          ;                       ;
; C122_sync_phase_word[3][0]_OTERM267_OTERM963                                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult4|mult_gft:auto_generated|w507w[0]                                                  ; DATAOUT          ;                       ;
; C122_sync_phase_word[3][1]_OTERM269_OTERM961                                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult4|mult_gft:auto_generated|w507w[0]                                                  ; DATAOUT          ;                       ;
; C122_sync_phase_word[3][2]_OTERM271_OTERM959                                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult4|mult_gft:auto_generated|w507w[0]                                                  ; DATAOUT          ;                       ;
; C122_sync_phase_word[3][3]_OTERM273_OTERM957                                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult4|mult_gft:auto_generated|w507w[0]                                                  ; DATAOUT          ;                       ;
; C122_sync_phase_word[3][4]_OTERM275_OTERM955                                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult4|mult_gft:auto_generated|w507w[0]                                                  ; DATAOUT          ;                       ;
; C122_sync_phase_word[3][5]_OTERM277_OTERM953                                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult4|mult_gft:auto_generated|w507w[0]                                                  ; DATAOUT          ;                       ;
; C122_sync_phase_word[3][6]_OTERM279_OTERM951                                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult4|mult_gft:auto_generated|w507w[0]                                                  ; DATAOUT          ;                       ;
; C122_sync_phase_word[3][7]_OTERM281_OTERM949                                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult4|mult_gft:auto_generated|w507w[0]                                                  ; DATAOUT          ;                       ;
; C122_sync_phase_word[3][8]_OTERM283_OTERM947                                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult4|mult_gft:auto_generated|w507w[0]                                                  ; DATAOUT          ;                       ;
; C122_sync_phase_word[3][9]_OTERM285_OTERM945                                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult4|mult_gft:auto_generated|w507w[0]                                                  ; DATAOUT          ;                       ;
; C122_sync_phase_word[3][10]_OTERM287_OTERM943                                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult4|mult_gft:auto_generated|w507w[0]                                                  ; DATAOUT          ;                       ;
; C122_sync_phase_word[3][11]_OTERM289_OTERM875                                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[0]~0_OTERM4569_OTERM5089                      ; DATAOUT          ;                       ;
; C122_sync_phase_word[3][12]_OTERM291_OTERM873                                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[0]~0_OTERM4569_OTERM5089                      ; DATAOUT          ;                       ;
; C122_sync_phase_word[3][13]_OTERM293_OTERM871                                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[0]~0_OTERM4569_OTERM5089                      ; DATAOUT          ;                       ;
; C122_sync_phase_word[3][14]_OTERM295_OTERM869                                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[0]~0_OTERM4569_OTERM5089                      ; DATAOUT          ;                       ;
; C122_sync_phase_word[3][15]_OTERM297_OTERM867                                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[0]~0_OTERM4569_OTERM5089                      ; DATAOUT          ;                       ;
; C122_sync_phase_word[3][16]_OTERM299_OTERM865                                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[0]~0_OTERM4569_OTERM5089                      ; DATAOUT          ;                       ;
; C122_sync_phase_word[3][17]_OTERM301_OTERM863                                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[0]~0_OTERM4569_OTERM5089                      ; DATAOUT          ;                       ;
; C122_sync_phase_word[3][18]_OTERM303_OTERM861                                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[0]~0_OTERM4569_OTERM5089                      ; DATAOUT          ;                       ;
; C122_sync_phase_word[3][19]_OTERM305_OTERM859                                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[0]~0_OTERM4569_OTERM5089                      ; DATAOUT          ;                       ;
; C122_sync_phase_word[3][20]_OTERM307_OTERM857                                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[0]~0_OTERM4569_OTERM5089                      ; DATAOUT          ;                       ;
; C122_sync_phase_word[3][21]_OTERM309_OTERM855                                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[0]~0_OTERM4569_OTERM5089                      ; DATAOUT          ;                       ;
; C122_sync_phase_word[3][22]_OTERM311_OTERM853                                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[0]~0_OTERM4569_OTERM5089                      ; DATAOUT          ;                       ;
; C122_sync_phase_word[3][23]_OTERM313_OTERM851                                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[0]~0_OTERM4569_OTERM5089                      ; DATAOUT          ;                       ;
; C122_sync_phase_word[3][24]_OTERM315_OTERM849                                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[18]~36_OTERM4533_OTERM4989                    ; DATAOUT          ;                       ;
; C122_sync_phase_word[3][25]_OTERM317_OTERM847                                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[18]~36_OTERM4533_OTERM4989                    ; DATAOUT          ;                       ;
; C122_sync_phase_word[3][26]_OTERM319_OTERM845                                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[18]~36_OTERM4533_OTERM4989                    ; DATAOUT          ;                       ;
; C122_sync_phase_word[3][27]_OTERM321_OTERM843                                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[18]~36_OTERM4533_OTERM4989                    ; DATAOUT          ;                       ;
; C122_sync_phase_word[3][28]_OTERM323_OTERM841                                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[18]~36_OTERM4533_OTERM4989                    ; DATAOUT          ;                       ;
; C122_sync_phase_word[3][29]_OTERM325_OTERM839                                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[18]~36_OTERM4533_OTERM4989                    ; DATAOUT          ;                       ;
; C122_sync_phase_word[3][30]_OTERM327_OTERM837                                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[18]~36_OTERM4533_OTERM4989                    ; DATAOUT          ;                       ;
; C122_sync_phase_word[3][31]_OTERM329_OTERM835                                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[18]~36_OTERM4533_OTERM4989                    ; DATAOUT          ;                       ;
; C122_sync_phase_word[4][0]_OTERM463_OTERM1253                                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult5|mult_gft:auto_generated|w507w[0]                                                  ; DATAOUT          ;                       ;
; C122_sync_phase_word[4][0]_OTERM463_OTERM1255                                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult5|mult_gft:auto_generated|w507w[0]                                                  ; DATAOUT          ;                       ;
; C122_sync_phase_word[4][0]_OTERM463_OTERM1257                                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult5|mult_gft:auto_generated|w507w[0]                                                  ; DATAOUT          ;                       ;
; C122_sync_phase_word[4][0]_OTERM463_OTERM1259                                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult5|mult_gft:auto_generated|w507w[0]                                                  ; DATAOUT          ;                       ;
; C122_sync_phase_word[4][0]_OTERM463_OTERM1261                                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult5|mult_gft:auto_generated|w507w[0]                                                  ; DATAOUT          ;                       ;
; C122_sync_phase_word[4][0]_OTERM463_OTERM1263                                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult5|mult_gft:auto_generated|w507w[0]                                                  ; DATAOUT          ;                       ;
; C122_sync_phase_word[4][0]_OTERM463_OTERM1265                                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult5|mult_gft:auto_generated|w507w[0]                                                  ; DATAOUT          ;                       ;
; C122_sync_phase_word[4][0]_OTERM465_OTERM1251                                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult5|mult_gft:auto_generated|w507w[0]                                                  ; DATAOUT          ;                       ;
; C122_sync_phase_word[4][1]_OTERM467_OTERM1249                                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult5|mult_gft:auto_generated|w507w[0]                                                  ; DATAOUT          ;                       ;
; C122_sync_phase_word[4][2]_OTERM469_OTERM1247                                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult5|mult_gft:auto_generated|w507w[0]                                                  ; DATAOUT          ;                       ;
; C122_sync_phase_word[4][3]_OTERM471_OTERM1245                                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult5|mult_gft:auto_generated|w507w[0]                                                  ; DATAOUT          ;                       ;
; C122_sync_phase_word[4][4]_OTERM473_OTERM1243                                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult5|mult_gft:auto_generated|w507w[0]                                                  ; DATAOUT          ;                       ;
; C122_sync_phase_word[4][5]_OTERM475_OTERM1241                                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult5|mult_gft:auto_generated|w507w[0]                                                  ; DATAOUT          ;                       ;
; C122_sync_phase_word[4][6]_OTERM477_OTERM1239                                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult5|mult_gft:auto_generated|w507w[0]                                                  ; DATAOUT          ;                       ;
; C122_sync_phase_word[4][7]_OTERM479_OTERM1237                                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult5|mult_gft:auto_generated|w507w[0]                                                  ; DATAOUT          ;                       ;
; C122_sync_phase_word[4][8]_OTERM481_OTERM1235                                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult5|mult_gft:auto_generated|w507w[0]                                                  ; DATAOUT          ;                       ;
; C122_sync_phase_word[4][9]_OTERM483_OTERM1233                                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult5|mult_gft:auto_generated|w507w[0]                                                  ; DATAOUT          ;                       ;
; C122_sync_phase_word[4][10]_OTERM485_OTERM1231                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult5|mult_gft:auto_generated|w507w[0]                                                  ; DATAOUT          ;                       ;
; C122_sync_phase_word[4][11]_OTERM487_OTERM1163                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[0]~0_OTERM4503_OTERM5341                      ; DATAOUT          ;                       ;
; C122_sync_phase_word[4][12]_OTERM489_OTERM1161                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[0]~0_OTERM4503_OTERM5341                      ; DATAOUT          ;                       ;
; C122_sync_phase_word[4][13]_OTERM491_OTERM1159                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[0]~0_OTERM4503_OTERM5341                      ; DATAOUT          ;                       ;
; C122_sync_phase_word[4][14]_OTERM493_OTERM1157                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[0]~0_OTERM4503_OTERM5341                      ; DATAOUT          ;                       ;
; C122_sync_phase_word[4][15]_OTERM495_OTERM1155                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[0]~0_OTERM4503_OTERM5341                      ; DATAOUT          ;                       ;
; C122_sync_phase_word[4][16]_OTERM497_OTERM1153                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[0]~0_OTERM4503_OTERM5341                      ; DATAOUT          ;                       ;
; C122_sync_phase_word[4][17]_OTERM499_OTERM1151                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[0]~0_OTERM4503_OTERM5341                      ; DATAOUT          ;                       ;
; C122_sync_phase_word[4][18]_OTERM501_OTERM1149                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[0]~0_OTERM4503_OTERM5341                      ; DATAOUT          ;                       ;
; C122_sync_phase_word[4][19]_OTERM503_OTERM1147                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[0]~0_OTERM4503_OTERM5341                      ; DATAOUT          ;                       ;
; C122_sync_phase_word[4][20]_OTERM505_OTERM1145                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[0]~0_OTERM4503_OTERM5341                      ; DATAOUT          ;                       ;
; C122_sync_phase_word[4][21]_OTERM507_OTERM1143                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[0]~0_OTERM4503_OTERM5341                      ; DATAOUT          ;                       ;
; C122_sync_phase_word[4][22]_OTERM509_OTERM1141                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[0]~0_OTERM4503_OTERM5341                      ; DATAOUT          ;                       ;
; C122_sync_phase_word[4][23]_OTERM511_OTERM1139                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[0]~0_OTERM4503_OTERM5341                      ; DATAOUT          ;                       ;
; C122_sync_phase_word[4][24]_OTERM513_OTERM1137                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[18]~36_OTERM4467_OTERM5241                    ; DATAOUT          ;                       ;
; C122_sync_phase_word[4][25]_OTERM515_OTERM1135                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[18]~36_OTERM4467_OTERM5241                    ; DATAOUT          ;                       ;
; C122_sync_phase_word[4][26]_OTERM517_OTERM1133                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[18]~36_OTERM4467_OTERM5241                    ; DATAOUT          ;                       ;
; C122_sync_phase_word[4][27]_OTERM519_OTERM1131                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[18]~36_OTERM4467_OTERM5241                    ; DATAOUT          ;                       ;
; C122_sync_phase_word[4][28]_OTERM521_OTERM1129                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[18]~36_OTERM4467_OTERM5241                    ; DATAOUT          ;                       ;
; C122_sync_phase_word[4][29]_OTERM523_OTERM1127                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[18]~36_OTERM4467_OTERM5241                    ; DATAOUT          ;                       ;
; C122_sync_phase_word[4][30]_OTERM525_OTERM1125                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[18]~36_OTERM4467_OTERM5241                    ; DATAOUT          ;                       ;
; C122_sync_phase_word[4][31]_OTERM527_OTERM1123                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[18]~36_OTERM4467_OTERM5241                    ; DATAOUT          ;                       ;
; C122_sync_phase_word_Tx[0]_OTERM529_OTERM1397                                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult6|mult_gft:auto_generated|w507w[0]                                                  ; DATAOUT          ;                       ;
; C122_sync_phase_word_Tx[0]_OTERM529_OTERM1399                                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult6|mult_gft:auto_generated|w507w[0]                                                  ; DATAOUT          ;                       ;
; C122_sync_phase_word_Tx[0]_OTERM529_OTERM1401                                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult6|mult_gft:auto_generated|w507w[0]                                                  ; DATAOUT          ;                       ;
; C122_sync_phase_word_Tx[0]_OTERM529_OTERM1403                                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult6|mult_gft:auto_generated|w507w[0]                                                  ; DATAOUT          ;                       ;
; C122_sync_phase_word_Tx[0]_OTERM529_OTERM1405                                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult6|mult_gft:auto_generated|w507w[0]                                                  ; DATAOUT          ;                       ;
; C122_sync_phase_word_Tx[0]_OTERM529_OTERM1407                                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult6|mult_gft:auto_generated|w507w[0]                                                  ; DATAOUT          ;                       ;
; C122_sync_phase_word_Tx[0]_OTERM529_OTERM1409                                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult6|mult_gft:auto_generated|w507w[0]                                                  ; DATAOUT          ;                       ;
; C122_sync_phase_word_Tx[0]_OTERM531_OTERM1395                                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult6|mult_gft:auto_generated|w507w[0]                                                  ; DATAOUT          ;                       ;
; C122_sync_phase_word_Tx[1]_OTERM533_OTERM1393                                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult6|mult_gft:auto_generated|w507w[0]                                                  ; DATAOUT          ;                       ;
; C122_sync_phase_word_Tx[2]_OTERM535_OTERM1391                                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult6|mult_gft:auto_generated|w507w[0]                                                  ; DATAOUT          ;                       ;
; C122_sync_phase_word_Tx[3]_OTERM537_OTERM1389                                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult6|mult_gft:auto_generated|w507w[0]                                                  ; DATAOUT          ;                       ;
; C122_sync_phase_word_Tx[4]_OTERM539_OTERM1387                                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult6|mult_gft:auto_generated|w507w[0]                                                  ; DATAOUT          ;                       ;
; C122_sync_phase_word_Tx[5]_OTERM541_OTERM1385                                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult6|mult_gft:auto_generated|w507w[0]                                                  ; DATAOUT          ;                       ;
; C122_sync_phase_word_Tx[6]_OTERM543_OTERM1383                                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult6|mult_gft:auto_generated|w507w[0]                                                  ; DATAOUT          ;                       ;
; C122_sync_phase_word_Tx[7]_OTERM545_OTERM1381                                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult6|mult_gft:auto_generated|w507w[0]                                                  ; DATAOUT          ;                       ;
; C122_sync_phase_word_Tx[8]_OTERM547_OTERM1379                                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult6|mult_gft:auto_generated|w507w[0]                                                  ; DATAOUT          ;                       ;
; C122_sync_phase_word_Tx[9]_OTERM549_OTERM1377                                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult6|mult_gft:auto_generated|w507w[0]                                                  ; DATAOUT          ;                       ;
; C122_sync_phase_word_Tx[10]_OTERM551_OTERM1375                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult6|mult_gft:auto_generated|w507w[0]                                                  ; DATAOUT          ;                       ;
; C122_sync_phase_word_Tx[11]_OTERM553_OTERM1307                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult6|mult_gft:auto_generated|add9_result[0]~0_OTERM4371_OTERM5593                      ; DATAOUT          ;                       ;
; C122_sync_phase_word_Tx[12]_OTERM555_OTERM1305                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult6|mult_gft:auto_generated|add9_result[0]~0_OTERM4371_OTERM5593                      ; DATAOUT          ;                       ;
; C122_sync_phase_word_Tx[13]_OTERM557_OTERM1303                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult6|mult_gft:auto_generated|add9_result[0]~0_OTERM4371_OTERM5593                      ; DATAOUT          ;                       ;
; C122_sync_phase_word_Tx[14]_OTERM559_OTERM1301                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult6|mult_gft:auto_generated|add9_result[0]~0_OTERM4371_OTERM5593                      ; DATAOUT          ;                       ;
; C122_sync_phase_word_Tx[15]_OTERM561_OTERM1299                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult6|mult_gft:auto_generated|add9_result[0]~0_OTERM4371_OTERM5593                      ; DATAOUT          ;                       ;
; C122_sync_phase_word_Tx[16]_OTERM563_OTERM1297                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult6|mult_gft:auto_generated|add9_result[0]~0_OTERM4371_OTERM5593                      ; DATAOUT          ;                       ;
; C122_sync_phase_word_Tx[17]_OTERM565_OTERM1295                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult6|mult_gft:auto_generated|add9_result[0]~0_OTERM4371_OTERM5593                      ; DATAOUT          ;                       ;
; C122_sync_phase_word_Tx[18]_OTERM567_OTERM1293                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult6|mult_gft:auto_generated|add9_result[0]~0_OTERM4371_OTERM5593                      ; DATAOUT          ;                       ;
; C122_sync_phase_word_Tx[19]_OTERM569_OTERM1291                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult6|mult_gft:auto_generated|add9_result[0]~0_OTERM4371_OTERM5593                      ; DATAOUT          ;                       ;
; C122_sync_phase_word_Tx[20]_OTERM571_OTERM1289                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult6|mult_gft:auto_generated|add9_result[0]~0_OTERM4371_OTERM5593                      ; DATAOUT          ;                       ;
; C122_sync_phase_word_Tx[21]_OTERM573_OTERM1287                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult6|mult_gft:auto_generated|add9_result[0]~0_OTERM4371_OTERM5593                      ; DATAOUT          ;                       ;
; C122_sync_phase_word_Tx[22]_OTERM575_OTERM1285                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult6|mult_gft:auto_generated|add9_result[0]~0_OTERM4371_OTERM5593                      ; DATAOUT          ;                       ;
; C122_sync_phase_word_Tx[23]_OTERM577_OTERM1283                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult6|mult_gft:auto_generated|add9_result[0]~0_OTERM4371_OTERM5593                      ; DATAOUT          ;                       ;
; C122_sync_phase_word_Tx[24]_OTERM579_OTERM1281                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult6|mult_gft:auto_generated|add9_result[18]~36_OTERM4335_OTERM5493                    ; DATAOUT          ;                       ;
; C122_sync_phase_word_Tx[25]_OTERM581_OTERM1279                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult6|mult_gft:auto_generated|add9_result[18]~36_OTERM4335_OTERM5493                    ; DATAOUT          ;                       ;
; C122_sync_phase_word_Tx[26]_OTERM583_OTERM1277                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult6|mult_gft:auto_generated|add9_result[18]~36_OTERM4335_OTERM5493                    ; DATAOUT          ;                       ;
; C122_sync_phase_word_Tx[27]_OTERM585_OTERM1275                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult6|mult_gft:auto_generated|add9_result[18]~36_OTERM4335_OTERM5493                    ; DATAOUT          ;                       ;
; C122_sync_phase_word_Tx[28]_OTERM587_OTERM1273                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult6|mult_gft:auto_generated|add9_result[18]~36_OTERM4335_OTERM5493                    ; DATAOUT          ;                       ;
; C122_sync_phase_word_Tx[29]_OTERM589_OTERM1271                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult6|mult_gft:auto_generated|add9_result[18]~36_OTERM4335_OTERM5493                    ; DATAOUT          ;                       ;
; C122_sync_phase_word_Tx[30]_OTERM591_OTERM1269                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult6|mult_gft:auto_generated|add9_result[18]~36_OTERM4335_OTERM5493                    ; DATAOUT          ;                       ;
; C122_sync_phase_word_Tx[31]_OTERM593_OTERM1267                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult6|mult_gft:auto_generated|add9_result[18]~36_OTERM4335_OTERM5493                    ; DATAOUT          ;                       ;
; FirInterp8_1024:fi|reg_coef[0]                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; FirInterp8_1024:fi|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1                              ; DATAA            ;                       ;
; FirInterp8_1024:fi|reg_coef[0]                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; FirInterp8_1024:fi|reg_coef[0]~_Duplicate_1                                                      ; Q                ;                       ;
; FirInterp8_1024:fi|reg_coef[0]~_Duplicate_1                                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; FirInterp8_1024:fi|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1                              ; DATAB            ;                       ;
; FirInterp8_1024:fi|reg_coef[1]                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; FirInterp8_1024:fi|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1                              ; DATAA            ;                       ;
; FirInterp8_1024:fi|reg_coef[1]                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; FirInterp8_1024:fi|reg_coef[1]~_Duplicate_1                                                      ; Q                ;                       ;
; FirInterp8_1024:fi|reg_coef[1]~_Duplicate_1                                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; FirInterp8_1024:fi|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1                              ; DATAB            ;                       ;
; FirInterp8_1024:fi|reg_coef[2]                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; FirInterp8_1024:fi|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1                              ; DATAA            ;                       ;
; FirInterp8_1024:fi|reg_coef[2]                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; FirInterp8_1024:fi|reg_coef[2]~_Duplicate_1                                                      ; Q                ;                       ;
; FirInterp8_1024:fi|reg_coef[2]~_Duplicate_1                                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; FirInterp8_1024:fi|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1                              ; DATAB            ;                       ;
; FirInterp8_1024:fi|reg_coef[3]                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; FirInterp8_1024:fi|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1                              ; DATAA            ;                       ;
; FirInterp8_1024:fi|reg_coef[3]                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; FirInterp8_1024:fi|reg_coef[3]~_Duplicate_1                                                      ; Q                ;                       ;
; FirInterp8_1024:fi|reg_coef[3]~_Duplicate_1                                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; FirInterp8_1024:fi|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1                              ; DATAB            ;                       ;
; FirInterp8_1024:fi|reg_coef[4]                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; FirInterp8_1024:fi|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1                              ; DATAA            ;                       ;
; FirInterp8_1024:fi|reg_coef[4]                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; FirInterp8_1024:fi|reg_coef[4]~_Duplicate_1                                                      ; Q                ;                       ;
; FirInterp8_1024:fi|reg_coef[4]~_Duplicate_1                                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; FirInterp8_1024:fi|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1                              ; DATAB            ;                       ;
; FirInterp8_1024:fi|reg_coef[5]                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; FirInterp8_1024:fi|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1                              ; DATAA            ;                       ;
; FirInterp8_1024:fi|reg_coef[5]                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; FirInterp8_1024:fi|reg_coef[5]~_Duplicate_1                                                      ; Q                ;                       ;
; FirInterp8_1024:fi|reg_coef[5]~_Duplicate_1                                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; FirInterp8_1024:fi|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1                              ; DATAB            ;                       ;
; FirInterp8_1024:fi|reg_coef[6]                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; FirInterp8_1024:fi|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1                              ; DATAA            ;                       ;
; FirInterp8_1024:fi|reg_coef[6]                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; FirInterp8_1024:fi|reg_coef[6]~_Duplicate_1                                                      ; Q                ;                       ;
; FirInterp8_1024:fi|reg_coef[6]~_Duplicate_1                                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; FirInterp8_1024:fi|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1                              ; DATAB            ;                       ;
; FirInterp8_1024:fi|reg_coef[7]                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; FirInterp8_1024:fi|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1                              ; DATAA            ;                       ;
; FirInterp8_1024:fi|reg_coef[7]                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; FirInterp8_1024:fi|reg_coef[7]~_Duplicate_1                                                      ; Q                ;                       ;
; FirInterp8_1024:fi|reg_coef[7]~_Duplicate_1                                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; FirInterp8_1024:fi|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1                              ; DATAB            ;                       ;
; FirInterp8_1024:fi|reg_coef[8]                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; FirInterp8_1024:fi|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1                              ; DATAA            ;                       ;
; FirInterp8_1024:fi|reg_coef[8]                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; FirInterp8_1024:fi|reg_coef[8]~_Duplicate_1                                                      ; Q                ;                       ;
; FirInterp8_1024:fi|reg_coef[8]~_Duplicate_1                                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; FirInterp8_1024:fi|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1                              ; DATAB            ;                       ;
; FirInterp8_1024:fi|reg_coef[9]                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; FirInterp8_1024:fi|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1                              ; DATAA            ;                       ;
; FirInterp8_1024:fi|reg_coef[9]                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; FirInterp8_1024:fi|reg_coef[9]~_Duplicate_1                                                      ; Q                ;                       ;
; FirInterp8_1024:fi|reg_coef[9]~_Duplicate_1                                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; FirInterp8_1024:fi|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1                              ; DATAB            ;                       ;
; FirInterp8_1024:fi|reg_coef[10]                                               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; FirInterp8_1024:fi|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1                              ; DATAA            ;                       ;
; FirInterp8_1024:fi|reg_coef[10]                                               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; FirInterp8_1024:fi|reg_coef[10]~_Duplicate_1                                                     ; Q                ;                       ;
; FirInterp8_1024:fi|reg_coef[10]~_Duplicate_1                                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; FirInterp8_1024:fi|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1                              ; DATAB            ;                       ;
; FirInterp8_1024:fi|reg_coef[11]                                               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; FirInterp8_1024:fi|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1                              ; DATAA            ;                       ;
; FirInterp8_1024:fi|reg_coef[11]                                               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; FirInterp8_1024:fi|reg_coef[11]~_Duplicate_1                                                     ; Q                ;                       ;
; FirInterp8_1024:fi|reg_coef[11]~_Duplicate_1                                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; FirInterp8_1024:fi|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1                              ; DATAB            ;                       ;
; FirInterp8_1024:fi|reg_coef[12]                                               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; FirInterp8_1024:fi|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1                              ; DATAA            ;                       ;
; FirInterp8_1024:fi|reg_coef[12]                                               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; FirInterp8_1024:fi|reg_coef[12]~_Duplicate_1                                                     ; Q                ;                       ;
; FirInterp8_1024:fi|reg_coef[12]~_Duplicate_1                                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; FirInterp8_1024:fi|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1                              ; DATAB            ;                       ;
; FirInterp8_1024:fi|reg_coef[13]                                               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; FirInterp8_1024:fi|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1                              ; DATAA            ;                       ;
; FirInterp8_1024:fi|reg_coef[13]                                               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; FirInterp8_1024:fi|reg_coef[13]~_Duplicate_1                                                     ; Q                ;                       ;
; FirInterp8_1024:fi|reg_coef[13]~_Duplicate_1                                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; FirInterp8_1024:fi|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1                              ; DATAB            ;                       ;
; FirInterp8_1024:fi|reg_coef[14]                                               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; FirInterp8_1024:fi|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1                              ; DATAA            ;                       ;
; FirInterp8_1024:fi|reg_coef[14]                                               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; FirInterp8_1024:fi|reg_coef[14]~_Duplicate_1                                                     ; Q                ;                       ;
; FirInterp8_1024:fi|reg_coef[14]~_Duplicate_1                                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; FirInterp8_1024:fi|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1                              ; DATAB            ;                       ;
; FirInterp8_1024:fi|reg_coef[15]                                               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; FirInterp8_1024:fi|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1                              ; DATAA            ;                       ;
; FirInterp8_1024:fi|reg_coef[15]                                               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; FirInterp8_1024:fi|reg_coef[15]~_Duplicate_1                                                     ; Q                ;                       ;
; FirInterp8_1024:fi|reg_coef[15]~_Duplicate_1                                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; FirInterp8_1024:fi|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1                              ; DATAB            ;                       ;
; FirInterp8_1024:fi|reg_coef[16]                                               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; FirInterp8_1024:fi|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1                              ; DATAA            ;                       ;
; FirInterp8_1024:fi|reg_coef[16]                                               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; FirInterp8_1024:fi|reg_coef[16]~_Duplicate_1                                                     ; Q                ;                       ;
; FirInterp8_1024:fi|reg_coef[16]~_Duplicate_1                                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; FirInterp8_1024:fi|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1                              ; DATAB            ;                       ;
; FirInterp8_1024:fi|reg_coef[17]                                               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; FirInterp8_1024:fi|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1                              ; DATAA            ;                       ;
; FirInterp8_1024:fi|reg_coef[17]                                               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; FirInterp8_1024:fi|reg_coef[17]~_Duplicate_1                                                     ; Q                ;                       ;
; FirInterp8_1024:fi|reg_coef[17]~_Duplicate_1                                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; FirInterp8_1024:fi|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1                              ; DATAB            ;                       ;
; FirInterp8_1024:fi|reg_q[0]                                                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; FirInterp8_1024:fi|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1                              ; DATAB            ;                       ;
; FirInterp8_1024:fi|reg_q[1]                                                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; FirInterp8_1024:fi|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1                              ; DATAB            ;                       ;
; FirInterp8_1024:fi|reg_q[2]                                                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; FirInterp8_1024:fi|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1                              ; DATAB            ;                       ;
; FirInterp8_1024:fi|reg_q[3]                                                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; FirInterp8_1024:fi|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1                              ; DATAB            ;                       ;
; FirInterp8_1024:fi|reg_q[4]                                                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; FirInterp8_1024:fi|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1                              ; DATAB            ;                       ;
; FirInterp8_1024:fi|reg_q[5]                                                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; FirInterp8_1024:fi|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1                              ; DATAB            ;                       ;
; FirInterp8_1024:fi|reg_q[6]                                                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; FirInterp8_1024:fi|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1                              ; DATAB            ;                       ;
; FirInterp8_1024:fi|reg_q[7]                                                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; FirInterp8_1024:fi|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1                              ; DATAB            ;                       ;
; FirInterp8_1024:fi|reg_q[8]                                                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; FirInterp8_1024:fi|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1                              ; DATAB            ;                       ;
; FirInterp8_1024:fi|reg_q[9]                                                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; FirInterp8_1024:fi|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1                              ; DATAB            ;                       ;
; FirInterp8_1024:fi|reg_q[10]                                                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; FirInterp8_1024:fi|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1                              ; DATAB            ;                       ;
; FirInterp8_1024:fi|reg_q[11]                                                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; FirInterp8_1024:fi|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1                              ; DATAB            ;                       ;
; FirInterp8_1024:fi|reg_q[12]                                                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; FirInterp8_1024:fi|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1                              ; DATAB            ;                       ;
; FirInterp8_1024:fi|reg_q[13]                                                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; FirInterp8_1024:fi|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1                              ; DATAB            ;                       ;
; FirInterp8_1024:fi|reg_q[14]                                                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; FirInterp8_1024:fi|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1                              ; DATAB            ;                       ;
; FirInterp8_1024:fi|reg_q[15]                                                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; FirInterp8_1024:fi|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1                              ; DATAB            ;                       ;
; FirInterp8_1024:fi|reg_q[16]                                                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; FirInterp8_1024:fi|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1                              ; DATAB            ;                       ;
; FirInterp8_1024:fi|reg_q[17]                                                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; FirInterp8_1024:fi|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1                              ; DATAB            ;                       ;
; FirInterp8_1024:fi|reg_q[18]                                                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; FirInterp8_1024:fi|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1                              ; DATAA            ;                       ;
; FirInterp8_1024:fi|reg_q[19]                                                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; FirInterp8_1024:fi|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1                              ; DATAA            ;                       ;
; FirInterp8_1024:fi|reg_q[20]                                                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; FirInterp8_1024:fi|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1                              ; DATAA            ;                       ;
; FirInterp8_1024:fi|reg_q[21]                                                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; FirInterp8_1024:fi|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1                              ; DATAA            ;                       ;
; FirInterp8_1024:fi|reg_q[22]                                                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; FirInterp8_1024:fi|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1                              ; DATAA            ;                       ;
; FirInterp8_1024:fi|reg_q[23]                                                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; FirInterp8_1024:fi|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1                              ; DATAA            ;                       ;
; FirInterp8_1024:fi|reg_q[24]                                                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; FirInterp8_1024:fi|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1                              ; DATAA            ;                       ;
; FirInterp8_1024:fi|reg_q[25]                                                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; FirInterp8_1024:fi|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1                              ; DATAA            ;                       ;
; FirInterp8_1024:fi|reg_q[26]                                                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; FirInterp8_1024:fi|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1                              ; DATAA            ;                       ;
; FirInterp8_1024:fi|reg_q[27]                                                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; FirInterp8_1024:fi|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1                              ; DATAA            ;                       ;
; FirInterp8_1024:fi|reg_q[28]                                                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; FirInterp8_1024:fi|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1                              ; DATAA            ;                       ;
; FirInterp8_1024:fi|reg_q[29]                                                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; FirInterp8_1024:fi|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1                              ; DATAA            ;                       ;
; FirInterp8_1024:fi|reg_q[30]                                                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; FirInterp8_1024:fi|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1                              ; DATAA            ;                       ;
; FirInterp8_1024:fi|reg_q[31]                                                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; FirInterp8_1024:fi|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1                              ; DATAA            ;                       ;
; FirInterp8_1024:fi|reg_q[32]                                                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; FirInterp8_1024:fi|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1                              ; DATAA            ;                       ;
; FirInterp8_1024:fi|reg_q[33]                                                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; FirInterp8_1024:fi|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1                              ; DATAA            ;                       ;
; FirInterp8_1024:fi|reg_q[34]                                                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; FirInterp8_1024:fi|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1                              ; DATAA            ;                       ;
; FirInterp8_1024:fi|reg_q[35]                                                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; FirInterp8_1024:fi|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1                              ; DATAA            ;                       ;
; Rx_MAC:Rx_MAC_inst|IP_lease[1]                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_ift:auto_generated|mac_mult3                                                 ; DATAA            ;                       ;
; Rx_MAC:Rx_MAC_inst|IP_lease[1]                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; Rx_MAC:Rx_MAC_inst|IP_lease[1]~_Duplicate_1                                                      ; Q                ;                       ;
; Rx_MAC:Rx_MAC_inst|IP_lease[1]~_Duplicate_1                                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_ift:auto_generated|mac_mult1                                                 ; DATAA            ;                       ;
; Rx_MAC:Rx_MAC_inst|IP_lease[1]~_Duplicate_1                                   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; Rx_MAC:Rx_MAC_inst|IP_lease[1]~_Duplicate_2                                                      ; Q                ;                       ;
; Rx_MAC:Rx_MAC_inst|IP_lease[2]                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_ift:auto_generated|mac_mult3                                                 ; DATAA            ;                       ;
; Rx_MAC:Rx_MAC_inst|IP_lease[2]                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; Rx_MAC:Rx_MAC_inst|IP_lease[2]~_Duplicate_1                                                      ; Q                ;                       ;
; Rx_MAC:Rx_MAC_inst|IP_lease[2]~_Duplicate_1                                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_ift:auto_generated|mac_mult1                                                 ; DATAA            ;                       ;
; Rx_MAC:Rx_MAC_inst|IP_lease[2]~_Duplicate_1                                   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; Rx_MAC:Rx_MAC_inst|IP_lease[2]~_Duplicate_2                                                      ; Q                ;                       ;
; Rx_MAC:Rx_MAC_inst|IP_lease[3]                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_ift:auto_generated|mac_mult3                                                 ; DATAA            ;                       ;
; Rx_MAC:Rx_MAC_inst|IP_lease[3]                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; Rx_MAC:Rx_MAC_inst|IP_lease[3]~_Duplicate_1                                                      ; Q                ;                       ;
; Rx_MAC:Rx_MAC_inst|IP_lease[3]~_Duplicate_1                                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_ift:auto_generated|mac_mult1                                                 ; DATAA            ;                       ;
; Rx_MAC:Rx_MAC_inst|IP_lease[3]~_Duplicate_1                                   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; Rx_MAC:Rx_MAC_inst|IP_lease[3]~_Duplicate_2                                                      ; Q                ;                       ;
; Rx_MAC:Rx_MAC_inst|IP_lease[4]                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_ift:auto_generated|mac_mult3                                                 ; DATAA            ;                       ;
; Rx_MAC:Rx_MAC_inst|IP_lease[4]                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; Rx_MAC:Rx_MAC_inst|IP_lease[4]~_Duplicate_1                                                      ; Q                ;                       ;
; Rx_MAC:Rx_MAC_inst|IP_lease[4]~_Duplicate_1                                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_ift:auto_generated|mac_mult1                                                 ; DATAA            ;                       ;
; Rx_MAC:Rx_MAC_inst|IP_lease[4]~_Duplicate_1                                   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; Rx_MAC:Rx_MAC_inst|IP_lease[4]~_Duplicate_2                                                      ; Q                ;                       ;
; Rx_MAC:Rx_MAC_inst|IP_lease[5]                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_ift:auto_generated|mac_mult3                                                 ; DATAA            ;                       ;
; Rx_MAC:Rx_MAC_inst|IP_lease[5]                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; Rx_MAC:Rx_MAC_inst|IP_lease[5]~_Duplicate_1                                                      ; Q                ;                       ;
; Rx_MAC:Rx_MAC_inst|IP_lease[5]~_Duplicate_1                                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_ift:auto_generated|mac_mult1                                                 ; DATAA            ;                       ;
; Rx_MAC:Rx_MAC_inst|IP_lease[5]~_Duplicate_1                                   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; Rx_MAC:Rx_MAC_inst|IP_lease[5]~_Duplicate_2                                                      ; Q                ;                       ;
; Rx_MAC:Rx_MAC_inst|IP_lease[6]                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_ift:auto_generated|mac_mult3                                                 ; DATAA            ;                       ;
; Rx_MAC:Rx_MAC_inst|IP_lease[6]                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; Rx_MAC:Rx_MAC_inst|IP_lease[6]~_Duplicate_1                                                      ; Q                ;                       ;
; Rx_MAC:Rx_MAC_inst|IP_lease[6]~_Duplicate_1                                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_ift:auto_generated|mac_mult1                                                 ; DATAA            ;                       ;
; Rx_MAC:Rx_MAC_inst|IP_lease[6]~_Duplicate_1                                   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; Rx_MAC:Rx_MAC_inst|IP_lease[6]~_Duplicate_2                                                      ; Q                ;                       ;
; Rx_MAC:Rx_MAC_inst|IP_lease[7]                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_ift:auto_generated|mac_mult3                                                 ; DATAA            ;                       ;
; Rx_MAC:Rx_MAC_inst|IP_lease[7]                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; Rx_MAC:Rx_MAC_inst|IP_lease[7]~_Duplicate_1                                                      ; Q                ;                       ;
; Rx_MAC:Rx_MAC_inst|IP_lease[7]~_Duplicate_1                                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_ift:auto_generated|mac_mult1                                                 ; DATAA            ;                       ;
; Rx_MAC:Rx_MAC_inst|IP_lease[7]~_Duplicate_1                                   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; Rx_MAC:Rx_MAC_inst|IP_lease[7]~_Duplicate_2                                                      ; Q                ;                       ;
; Rx_MAC:Rx_MAC_inst|IP_lease[8]                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_ift:auto_generated|mac_mult3                                                 ; DATAA            ;                       ;
; Rx_MAC:Rx_MAC_inst|IP_lease[8]                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; Rx_MAC:Rx_MAC_inst|IP_lease[8]~_Duplicate_1                                                      ; Q                ;                       ;
; Rx_MAC:Rx_MAC_inst|IP_lease[8]~_Duplicate_1                                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_ift:auto_generated|mac_mult1                                                 ; DATAA            ;                       ;
; Rx_MAC:Rx_MAC_inst|IP_lease[8]~_Duplicate_1                                   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; Rx_MAC:Rx_MAC_inst|IP_lease[8]~_Duplicate_2                                                      ; Q                ;                       ;
; Rx_MAC:Rx_MAC_inst|IP_lease[9]                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_ift:auto_generated|mac_mult3                                                 ; DATAA            ;                       ;
; Rx_MAC:Rx_MAC_inst|IP_lease[9]                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; Rx_MAC:Rx_MAC_inst|IP_lease[9]~_Duplicate_1                                                      ; Q                ;                       ;
; Rx_MAC:Rx_MAC_inst|IP_lease[9]~_Duplicate_1                                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_ift:auto_generated|mac_mult1                                                 ; DATAA            ;                       ;
; Rx_MAC:Rx_MAC_inst|IP_lease[9]~_Duplicate_1                                   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; Rx_MAC:Rx_MAC_inst|IP_lease[9]~_Duplicate_2                                                      ; Q                ;                       ;
; Rx_MAC:Rx_MAC_inst|IP_lease[10]                                               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_ift:auto_generated|mac_mult3                                                 ; DATAA            ;                       ;
; Rx_MAC:Rx_MAC_inst|IP_lease[10]                                               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; Rx_MAC:Rx_MAC_inst|IP_lease[10]~_Duplicate_1                                                     ; Q                ;                       ;
; Rx_MAC:Rx_MAC_inst|IP_lease[10]~_Duplicate_1                                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_ift:auto_generated|mac_mult1                                                 ; DATAA            ;                       ;
; Rx_MAC:Rx_MAC_inst|IP_lease[10]~_Duplicate_1                                  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; Rx_MAC:Rx_MAC_inst|IP_lease[10]~_Duplicate_2                                                     ; Q                ;                       ;
; Rx_MAC:Rx_MAC_inst|IP_lease[11]                                               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_ift:auto_generated|mac_mult3                                                 ; DATAA            ;                       ;
; Rx_MAC:Rx_MAC_inst|IP_lease[11]                                               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; Rx_MAC:Rx_MAC_inst|IP_lease[11]~_Duplicate_1                                                     ; Q                ;                       ;
; Rx_MAC:Rx_MAC_inst|IP_lease[11]~_Duplicate_1                                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_ift:auto_generated|mac_mult1                                                 ; DATAA            ;                       ;
; Rx_MAC:Rx_MAC_inst|IP_lease[11]~_Duplicate_1                                  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; Rx_MAC:Rx_MAC_inst|IP_lease[11]~_Duplicate_2                                                     ; Q                ;                       ;
; Rx_MAC:Rx_MAC_inst|IP_lease[12]                                               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_ift:auto_generated|mac_mult3                                                 ; DATAA            ;                       ;
; Rx_MAC:Rx_MAC_inst|IP_lease[12]                                               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; Rx_MAC:Rx_MAC_inst|IP_lease[12]~_Duplicate_1                                                     ; Q                ;                       ;
; Rx_MAC:Rx_MAC_inst|IP_lease[12]~_Duplicate_1                                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_ift:auto_generated|mac_mult1                                                 ; DATAA            ;                       ;
; Rx_MAC:Rx_MAC_inst|IP_lease[12]~_Duplicate_1                                  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; Rx_MAC:Rx_MAC_inst|IP_lease[12]~_Duplicate_2                                                     ; Q                ;                       ;
; Rx_MAC:Rx_MAC_inst|IP_lease[13]                                               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_ift:auto_generated|mac_mult3                                                 ; DATAA            ;                       ;
; Rx_MAC:Rx_MAC_inst|IP_lease[13]                                               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; Rx_MAC:Rx_MAC_inst|IP_lease[13]~_Duplicate_1                                                     ; Q                ;                       ;
; Rx_MAC:Rx_MAC_inst|IP_lease[13]~_Duplicate_1                                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_ift:auto_generated|mac_mult1                                                 ; DATAA            ;                       ;
; Rx_MAC:Rx_MAC_inst|IP_lease[13]~_Duplicate_1                                  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; Rx_MAC:Rx_MAC_inst|IP_lease[13]~_Duplicate_2                                                     ; Q                ;                       ;
; Rx_MAC:Rx_MAC_inst|IP_lease[14]                                               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_ift:auto_generated|mac_mult3                                                 ; DATAA            ;                       ;
; Rx_MAC:Rx_MAC_inst|IP_lease[14]                                               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; Rx_MAC:Rx_MAC_inst|IP_lease[14]~_Duplicate_1                                                     ; Q                ;                       ;
; Rx_MAC:Rx_MAC_inst|IP_lease[14]~_Duplicate_1                                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_ift:auto_generated|mac_mult1                                                 ; DATAA            ;                       ;
; Rx_MAC:Rx_MAC_inst|IP_lease[14]~_Duplicate_1                                  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; Rx_MAC:Rx_MAC_inst|IP_lease[14]~_Duplicate_2                                                     ; Q                ;                       ;
; Rx_MAC:Rx_MAC_inst|IP_lease[15]                                               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_ift:auto_generated|mac_mult3                                                 ; DATAA            ;                       ;
; Rx_MAC:Rx_MAC_inst|IP_lease[15]                                               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; Rx_MAC:Rx_MAC_inst|IP_lease[15]~_Duplicate_1                                                     ; Q                ;                       ;
; Rx_MAC:Rx_MAC_inst|IP_lease[15]~_Duplicate_1                                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_ift:auto_generated|mac_mult1                                                 ; DATAA            ;                       ;
; Rx_MAC:Rx_MAC_inst|IP_lease[15]~_Duplicate_1                                  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; Rx_MAC:Rx_MAC_inst|IP_lease[15]~_Duplicate_2                                                     ; Q                ;                       ;
; Rx_MAC:Rx_MAC_inst|IP_lease[16]                                               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_ift:auto_generated|mac_mult3                                                 ; DATAA            ;                       ;
; Rx_MAC:Rx_MAC_inst|IP_lease[16]                                               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; Rx_MAC:Rx_MAC_inst|IP_lease[16]~_Duplicate_1                                                     ; Q                ;                       ;
; Rx_MAC:Rx_MAC_inst|IP_lease[16]~_Duplicate_1                                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_ift:auto_generated|mac_mult1                                                 ; DATAA            ;                       ;
; Rx_MAC:Rx_MAC_inst|IP_lease[16]~_Duplicate_1                                  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; Rx_MAC:Rx_MAC_inst|IP_lease[16]~_Duplicate_2                                                     ; Q                ;                       ;
; Rx_MAC:Rx_MAC_inst|IP_lease[17]                                               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_ift:auto_generated|mac_mult3                                                 ; DATAA            ;                       ;
; Rx_MAC:Rx_MAC_inst|IP_lease[17]                                               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; Rx_MAC:Rx_MAC_inst|IP_lease[17]~_Duplicate_1                                                     ; Q                ;                       ;
; Rx_MAC:Rx_MAC_inst|IP_lease[17]~_Duplicate_1                                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_ift:auto_generated|mac_mult1                                                 ; DATAA            ;                       ;
; Rx_MAC:Rx_MAC_inst|IP_lease[17]~_Duplicate_1                                  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; Rx_MAC:Rx_MAC_inst|IP_lease[17]~_Duplicate_2                                                     ; Q                ;                       ;
; Rx_MAC:Rx_MAC_inst|IP_lease[18]                                               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_ift:auto_generated|mac_mult3                                                 ; DATAA            ;                       ;
; Rx_MAC:Rx_MAC_inst|IP_lease[18]                                               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; Rx_MAC:Rx_MAC_inst|IP_lease[18]~_Duplicate_1                                                     ; Q                ;                       ;
; Rx_MAC:Rx_MAC_inst|IP_lease[18]~_Duplicate_1                                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_ift:auto_generated|mac_mult1                                                 ; DATAA            ;                       ;
; Rx_MAC:Rx_MAC_inst|IP_lease[18]~_Duplicate_1                                  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; Rx_MAC:Rx_MAC_inst|IP_lease[18]~_Duplicate_2                                                     ; Q                ;                       ;
; Rx_MAC:Rx_MAC_inst|IP_lease[19]                                               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_ift:auto_generated|mac_mult5                                                 ; DATAA            ;                       ;
; Rx_MAC:Rx_MAC_inst|IP_lease[19]                                               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; Rx_MAC:Rx_MAC_inst|IP_lease[19]~_Duplicate_1                                                     ; Q                ;                       ;
; Rx_MAC:Rx_MAC_inst|IP_lease[19]~_Duplicate_1                                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_ift:auto_generated|mac_mult7                                                 ; DATAA            ;                       ;
; Rx_MAC:Rx_MAC_inst|IP_lease[19]~_Duplicate_1                                  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; Rx_MAC:Rx_MAC_inst|IP_lease[19]~_Duplicate_2                                                     ; Q                ;                       ;
; Rx_MAC:Rx_MAC_inst|IP_lease[20]                                               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_ift:auto_generated|mac_mult5                                                 ; DATAA            ;                       ;
; Rx_MAC:Rx_MAC_inst|IP_lease[20]                                               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; Rx_MAC:Rx_MAC_inst|IP_lease[20]~_Duplicate_1                                                     ; Q                ;                       ;
; Rx_MAC:Rx_MAC_inst|IP_lease[20]~_Duplicate_1                                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_ift:auto_generated|mac_mult7                                                 ; DATAA            ;                       ;
; Rx_MAC:Rx_MAC_inst|IP_lease[20]~_Duplicate_1                                  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; Rx_MAC:Rx_MAC_inst|IP_lease[20]~_Duplicate_2                                                     ; Q                ;                       ;
; Rx_MAC:Rx_MAC_inst|IP_lease[21]                                               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_ift:auto_generated|mac_mult5                                                 ; DATAA            ;                       ;
; Rx_MAC:Rx_MAC_inst|IP_lease[21]                                               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; Rx_MAC:Rx_MAC_inst|IP_lease[21]~_Duplicate_1                                                     ; Q                ;                       ;
; Rx_MAC:Rx_MAC_inst|IP_lease[21]~_Duplicate_1                                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_ift:auto_generated|mac_mult7                                                 ; DATAA            ;                       ;
; Rx_MAC:Rx_MAC_inst|IP_lease[21]~_Duplicate_1                                  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; Rx_MAC:Rx_MAC_inst|IP_lease[21]~_Duplicate_2                                                     ; Q                ;                       ;
; Rx_MAC:Rx_MAC_inst|IP_lease[22]                                               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_ift:auto_generated|mac_mult5                                                 ; DATAA            ;                       ;
; Rx_MAC:Rx_MAC_inst|IP_lease[22]                                               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; Rx_MAC:Rx_MAC_inst|IP_lease[22]~_Duplicate_1                                                     ; Q                ;                       ;
; Rx_MAC:Rx_MAC_inst|IP_lease[22]~_Duplicate_1                                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_ift:auto_generated|mac_mult7                                                 ; DATAA            ;                       ;
; Rx_MAC:Rx_MAC_inst|IP_lease[22]~_Duplicate_1                                  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; Rx_MAC:Rx_MAC_inst|IP_lease[22]~_Duplicate_2                                                     ; Q                ;                       ;
; Rx_MAC:Rx_MAC_inst|IP_lease[23]                                               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_ift:auto_generated|mac_mult5                                                 ; DATAA            ;                       ;
; Rx_MAC:Rx_MAC_inst|IP_lease[23]                                               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; Rx_MAC:Rx_MAC_inst|IP_lease[23]~_Duplicate_1                                                     ; Q                ;                       ;
; Rx_MAC:Rx_MAC_inst|IP_lease[23]~_Duplicate_1                                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_ift:auto_generated|mac_mult7                                                 ; DATAA            ;                       ;
; Rx_MAC:Rx_MAC_inst|IP_lease[23]~_Duplicate_1                                  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; Rx_MAC:Rx_MAC_inst|IP_lease[23]~_Duplicate_2                                                     ; Q                ;                       ;
; Rx_MAC:Rx_MAC_inst|IP_lease[24]                                               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_ift:auto_generated|mac_mult5                                                 ; DATAA            ;                       ;
; Rx_MAC:Rx_MAC_inst|IP_lease[24]                                               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; Rx_MAC:Rx_MAC_inst|IP_lease[24]~_Duplicate_1                                                     ; Q                ;                       ;
; Rx_MAC:Rx_MAC_inst|IP_lease[24]~_Duplicate_1                                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_ift:auto_generated|mac_mult7                                                 ; DATAA            ;                       ;
; Rx_MAC:Rx_MAC_inst|IP_lease[24]~_Duplicate_1                                  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; Rx_MAC:Rx_MAC_inst|IP_lease[24]~_Duplicate_2                                                     ; Q                ;                       ;
; Rx_MAC:Rx_MAC_inst|IP_lease[25]                                               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_ift:auto_generated|mac_mult5                                                 ; DATAA            ;                       ;
; Rx_MAC:Rx_MAC_inst|IP_lease[25]                                               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; Rx_MAC:Rx_MAC_inst|IP_lease[25]~_Duplicate_1                                                     ; Q                ;                       ;
; Rx_MAC:Rx_MAC_inst|IP_lease[25]~_Duplicate_1                                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_ift:auto_generated|mac_mult7                                                 ; DATAA            ;                       ;
; Rx_MAC:Rx_MAC_inst|IP_lease[25]~_Duplicate_1                                  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; Rx_MAC:Rx_MAC_inst|IP_lease[25]~_Duplicate_2                                                     ; Q                ;                       ;
; Rx_MAC:Rx_MAC_inst|IP_lease[26]                                               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_ift:auto_generated|mac_mult5                                                 ; DATAA            ;                       ;
; Rx_MAC:Rx_MAC_inst|IP_lease[26]                                               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; Rx_MAC:Rx_MAC_inst|IP_lease[26]~_Duplicate_1                                                     ; Q                ;                       ;
; Rx_MAC:Rx_MAC_inst|IP_lease[26]~_Duplicate_1                                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_ift:auto_generated|mac_mult7                                                 ; DATAA            ;                       ;
; Rx_MAC:Rx_MAC_inst|IP_lease[26]~_Duplicate_1                                  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; Rx_MAC:Rx_MAC_inst|IP_lease[26]~_Duplicate_2                                                     ; Q                ;                       ;
; Rx_MAC:Rx_MAC_inst|IP_lease[27]                                               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_ift:auto_generated|mac_mult5                                                 ; DATAA            ;                       ;
; Rx_MAC:Rx_MAC_inst|IP_lease[27]                                               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; Rx_MAC:Rx_MAC_inst|IP_lease[27]~_Duplicate_1                                                     ; Q                ;                       ;
; Rx_MAC:Rx_MAC_inst|IP_lease[27]~_Duplicate_1                                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_ift:auto_generated|mac_mult7                                                 ; DATAA            ;                       ;
; Rx_MAC:Rx_MAC_inst|IP_lease[27]~_Duplicate_1                                  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; Rx_MAC:Rx_MAC_inst|IP_lease[27]~_Duplicate_2                                                     ; Q                ;                       ;
; Rx_MAC:Rx_MAC_inst|IP_lease[28]                                               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_ift:auto_generated|mac_mult5                                                 ; DATAA            ;                       ;
; Rx_MAC:Rx_MAC_inst|IP_lease[28]                                               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; Rx_MAC:Rx_MAC_inst|IP_lease[28]~_Duplicate_1                                                     ; Q                ;                       ;
; Rx_MAC:Rx_MAC_inst|IP_lease[28]~_Duplicate_1                                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_ift:auto_generated|mac_mult7                                                 ; DATAA            ;                       ;
; Rx_MAC:Rx_MAC_inst|IP_lease[28]~_Duplicate_1                                  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; Rx_MAC:Rx_MAC_inst|IP_lease[28]~_Duplicate_2                                                     ; Q                ;                       ;
; Rx_MAC:Rx_MAC_inst|IP_lease[29]                                               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_ift:auto_generated|mac_mult5                                                 ; DATAA            ;                       ;
; Rx_MAC:Rx_MAC_inst|IP_lease[29]                                               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; Rx_MAC:Rx_MAC_inst|IP_lease[29]~_Duplicate_1                                                     ; Q                ;                       ;
; Rx_MAC:Rx_MAC_inst|IP_lease[29]~_Duplicate_1                                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_ift:auto_generated|mac_mult7                                                 ; DATAA            ;                       ;
; Rx_MAC:Rx_MAC_inst|IP_lease[29]~_Duplicate_1                                  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; Rx_MAC:Rx_MAC_inst|IP_lease[29]~_Duplicate_2                                                     ; Q                ;                       ;
; Rx_MAC:Rx_MAC_inst|IP_lease[30]                                               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_ift:auto_generated|mac_mult5                                                 ; DATAA            ;                       ;
; Rx_MAC:Rx_MAC_inst|IP_lease[30]                                               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; Rx_MAC:Rx_MAC_inst|IP_lease[30]~_Duplicate_1                                                     ; Q                ;                       ;
; Rx_MAC:Rx_MAC_inst|IP_lease[30]~_Duplicate_1                                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_ift:auto_generated|mac_mult7                                                 ; DATAA            ;                       ;
; Rx_MAC:Rx_MAC_inst|IP_lease[30]~_Duplicate_1                                  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; Rx_MAC:Rx_MAC_inst|IP_lease[30]~_Duplicate_2                                                     ; Q                ;                       ;
; Rx_MAC:Rx_MAC_inst|IP_lease[31]                                               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_ift:auto_generated|mac_mult5                                                 ; DATAA            ;                       ;
; Rx_MAC:Rx_MAC_inst|IP_lease[31]                                               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; Rx_MAC:Rx_MAC_inst|IP_lease[31]~_Duplicate_1                                                     ; Q                ;                       ;
; Rx_MAC:Rx_MAC_inst|IP_lease[31]~_Duplicate_1                                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_ift:auto_generated|mac_mult7                                                 ; DATAA            ;                       ;
; Rx_MAC:Rx_MAC_inst|IP_lease[31]~_Duplicate_1                                  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; Rx_MAC:Rx_MAC_inst|IP_lease[31]~_Duplicate_2                                                     ; Q                ;                       ;
; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[0]~0_OTERM4437_OTERM5431   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_gft:auto_generated|mac_out6                                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[0]~0_OTERM4437_OTERM5467   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_gft:auto_generated|mac_out4                                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[1]~2_OTERM4435_OTERM5429   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[0]~0_OTERM4437_OTERM5431                      ; DATAOUT          ;                       ;
; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[1]~2_OTERM4435_OTERM5465   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[0]~0_OTERM4437_OTERM5467                      ; DATAOUT          ;                       ;
; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[2]~4_OTERM4433_OTERM5427   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[0]~0_OTERM4437_OTERM5431                      ; DATAOUT          ;                       ;
; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[2]~4_OTERM4433_OTERM5463   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[0]~0_OTERM4437_OTERM5467                      ; DATAOUT          ;                       ;
; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[3]~6_OTERM4431_OTERM5425   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[0]~0_OTERM4437_OTERM5431                      ; DATAOUT          ;                       ;
; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[3]~6_OTERM4431_OTERM5461   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[0]~0_OTERM4437_OTERM5467                      ; DATAOUT          ;                       ;
; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[4]~8_OTERM4429_OTERM5423   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[0]~0_OTERM4437_OTERM5431                      ; DATAOUT          ;                       ;
; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[4]~8_OTERM4429_OTERM5459   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[0]~0_OTERM4437_OTERM5467                      ; DATAOUT          ;                       ;
; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[5]~10_OTERM4427_OTERM5421  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[0]~0_OTERM4437_OTERM5431                      ; DATAOUT          ;                       ;
; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[5]~10_OTERM4427_OTERM5457  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[0]~0_OTERM4437_OTERM5467                      ; DATAOUT          ;                       ;
; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[6]~12_OTERM4425_OTERM5419  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[0]~0_OTERM4437_OTERM5431                      ; DATAOUT          ;                       ;
; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[6]~12_OTERM4425_OTERM5455  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[0]~0_OTERM4437_OTERM5467                      ; DATAOUT          ;                       ;
; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[7]~14_OTERM4423_OTERM5417  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[0]~0_OTERM4437_OTERM5431                      ; DATAOUT          ;                       ;
; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[7]~14_OTERM4423_OTERM5453  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[0]~0_OTERM4437_OTERM5467                      ; DATAOUT          ;                       ;
; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[8]~16_OTERM4421_OTERM5415  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[0]~0_OTERM4437_OTERM5431                      ; DATAOUT          ;                       ;
; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[8]~16_OTERM4421_OTERM5451  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[0]~0_OTERM4437_OTERM5467                      ; DATAOUT          ;                       ;
; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[9]~18_OTERM4419_OTERM5413  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[0]~0_OTERM4437_OTERM5431                      ; DATAOUT          ;                       ;
; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[9]~18_OTERM4419_OTERM5449  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[0]~0_OTERM4437_OTERM5467                      ; DATAOUT          ;                       ;
; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[10]~20_OTERM4417_OTERM5411 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[0]~0_OTERM4437_OTERM5431                      ; DATAOUT          ;                       ;
; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[10]~20_OTERM4417_OTERM5447 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[0]~0_OTERM4437_OTERM5467                      ; DATAOUT          ;                       ;
; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[11]~22_OTERM4415_OTERM5409 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[0]~0_OTERM4437_OTERM5431                      ; DATAOUT          ;                       ;
; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[11]~22_OTERM4415_OTERM5445 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[0]~0_OTERM4437_OTERM5467                      ; DATAOUT          ;                       ;
; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[12]~24_OTERM4413_OTERM5407 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[0]~0_OTERM4437_OTERM5431                      ; DATAOUT          ;                       ;
; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[12]~24_OTERM4413_OTERM5443 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[0]~0_OTERM4437_OTERM5467                      ; DATAOUT          ;                       ;
; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[13]~26_OTERM4411_OTERM5405 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[0]~0_OTERM4437_OTERM5431                      ; DATAOUT          ;                       ;
; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[13]~26_OTERM4411_OTERM5441 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[0]~0_OTERM4437_OTERM5467                      ; DATAOUT          ;                       ;
; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[14]~28_OTERM4409_OTERM5403 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[0]~0_OTERM4437_OTERM5431                      ; DATAOUT          ;                       ;
; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[14]~28_OTERM4409_OTERM5439 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[0]~0_OTERM4437_OTERM5467                      ; DATAOUT          ;                       ;
; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[15]~30_OTERM4407_OTERM5401 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[0]~0_OTERM4437_OTERM5431                      ; DATAOUT          ;                       ;
; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[15]~30_OTERM4407_OTERM5437 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[0]~0_OTERM4437_OTERM5467                      ; DATAOUT          ;                       ;
; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[16]~32_OTERM4405_OTERM5399 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[0]~0_OTERM4437_OTERM5431                      ; DATAOUT          ;                       ;
; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[16]~32_OTERM4405_OTERM5435 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[0]~0_OTERM4437_OTERM5467                      ; DATAOUT          ;                       ;
; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[17]~34_OTERM4403_OTERM5397 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[0]~0_OTERM4437_OTERM5431                      ; DATAOUT          ;                       ;
; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[17]~34_OTERM4403_OTERM5433 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[0]~0_OTERM4437_OTERM5467                      ; DATAOUT          ;                       ;
; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[18]~36_OTERM4401_OTERM5367 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_gft:auto_generated|mac_out8                                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[18]~36_OTERM4401_OTERM5395 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[0]~0_OTERM4437_OTERM5431                      ; DATAOUT          ;                       ;
; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[19]~38_OTERM4399_OTERM5365 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[18]~36_OTERM4401_OTERM5367                    ; DATAOUT          ;                       ;
; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[19]~38_OTERM4399_OTERM5393 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[0]~0_OTERM4437_OTERM5431                      ; DATAOUT          ;                       ;
; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[20]~40_OTERM4397_OTERM5363 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[18]~36_OTERM4401_OTERM5367                    ; DATAOUT          ;                       ;
; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[20]~40_OTERM4397_OTERM5391 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[0]~0_OTERM4437_OTERM5431                      ; DATAOUT          ;                       ;
; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[21]~42_OTERM4395_OTERM5361 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[18]~36_OTERM4401_OTERM5367                    ; DATAOUT          ;                       ;
; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[21]~42_OTERM4395_OTERM5389 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[0]~0_OTERM4437_OTERM5431                      ; DATAOUT          ;                       ;
; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[22]~44_OTERM4393_OTERM5359 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[18]~36_OTERM4401_OTERM5367                    ; DATAOUT          ;                       ;
; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[22]~44_OTERM4393_OTERM5387 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[0]~0_OTERM4437_OTERM5431                      ; DATAOUT          ;                       ;
; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[23]~46_OTERM4391_OTERM5357 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[18]~36_OTERM4401_OTERM5367                    ; DATAOUT          ;                       ;
; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[23]~46_OTERM4391_OTERM5385 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[0]~0_OTERM4437_OTERM5431                      ; DATAOUT          ;                       ;
; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[24]~48_OTERM4389_OTERM5355 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[18]~36_OTERM4401_OTERM5367                    ; DATAOUT          ;                       ;
; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[24]~48_OTERM4389_OTERM5383 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[0]~0_OTERM4437_OTERM5431                      ; DATAOUT          ;                       ;
; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[25]~50_OTERM4387_OTERM5353 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[18]~36_OTERM4401_OTERM5367                    ; DATAOUT          ;                       ;
; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[25]~50_OTERM4387_OTERM5381 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[0]~0_OTERM4437_OTERM5431                      ; DATAOUT          ;                       ;
; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[26]~52_OTERM4385_OTERM5351 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[18]~36_OTERM4401_OTERM5367                    ; DATAOUT          ;                       ;
; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[26]~52_OTERM4385_OTERM5379 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[0]~0_OTERM4437_OTERM5431                      ; DATAOUT          ;                       ;
; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[27]~54_OTERM4383_OTERM5349 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[18]~36_OTERM4401_OTERM5367                    ; DATAOUT          ;                       ;
; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[27]~54_OTERM4383_OTERM5377 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[0]~0_OTERM4437_OTERM5431                      ; DATAOUT          ;                       ;
; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[28]~56_OTERM4381_OTERM5347 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[18]~36_OTERM4401_OTERM5367                    ; DATAOUT          ;                       ;
; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[28]~56_OTERM4381_OTERM5375 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[0]~0_OTERM4437_OTERM5431                      ; DATAOUT          ;                       ;
; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[29]~58_OTERM4379_OTERM5345 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[18]~36_OTERM4401_OTERM5367                    ; DATAOUT          ;                       ;
; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[29]~58_OTERM4379_OTERM5373 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[0]~0_OTERM4437_OTERM5431                      ; DATAOUT          ;                       ;
; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[30]~60_OTERM4377_OTERM5343 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[18]~36_OTERM4401_OTERM5367                    ; DATAOUT          ;                       ;
; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[30]~60_OTERM4377_OTERM5371 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[0]~0_OTERM4437_OTERM5431                      ; DATAOUT          ;                       ;
; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[31]~62_OTERM4375_OTERM5369 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[0]~0_OTERM4437_OTERM5431                      ; DATAOUT          ;                       ;
; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[0]~0_OTERM4635_OTERM4927   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_gft:auto_generated|mac_out6                                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[0]~0_OTERM4635_OTERM4963   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_gft:auto_generated|mac_out4                                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[1]~2_OTERM4633_OTERM4925   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[0]~0_OTERM4635_OTERM4927                      ; DATAOUT          ;                       ;
; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[1]~2_OTERM4633_OTERM4961   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[0]~0_OTERM4635_OTERM4963                      ; DATAOUT          ;                       ;
; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[2]~4_OTERM4631_OTERM4923   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[0]~0_OTERM4635_OTERM4927                      ; DATAOUT          ;                       ;
; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[2]~4_OTERM4631_OTERM4959   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[0]~0_OTERM4635_OTERM4963                      ; DATAOUT          ;                       ;
; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[3]~6_OTERM4629_OTERM4921   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[0]~0_OTERM4635_OTERM4927                      ; DATAOUT          ;                       ;
; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[3]~6_OTERM4629_OTERM4957   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[0]~0_OTERM4635_OTERM4963                      ; DATAOUT          ;                       ;
; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[4]~8_OTERM4627_OTERM4919   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[0]~0_OTERM4635_OTERM4927                      ; DATAOUT          ;                       ;
; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[4]~8_OTERM4627_OTERM4955   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[0]~0_OTERM4635_OTERM4963                      ; DATAOUT          ;                       ;
; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[5]~10_OTERM4625_OTERM4917  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[0]~0_OTERM4635_OTERM4927                      ; DATAOUT          ;                       ;
; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[5]~10_OTERM4625_OTERM4953  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[0]~0_OTERM4635_OTERM4963                      ; DATAOUT          ;                       ;
; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[6]~12_OTERM4623_OTERM4915  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[0]~0_OTERM4635_OTERM4927                      ; DATAOUT          ;                       ;
; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[6]~12_OTERM4623_OTERM4951  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[0]~0_OTERM4635_OTERM4963                      ; DATAOUT          ;                       ;
; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[7]~14_OTERM4621_OTERM4913  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[0]~0_OTERM4635_OTERM4927                      ; DATAOUT          ;                       ;
; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[7]~14_OTERM4621_OTERM4949  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[0]~0_OTERM4635_OTERM4963                      ; DATAOUT          ;                       ;
; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[8]~16_OTERM4619_OTERM4911  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[0]~0_OTERM4635_OTERM4927                      ; DATAOUT          ;                       ;
; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[8]~16_OTERM4619_OTERM4947  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[0]~0_OTERM4635_OTERM4963                      ; DATAOUT          ;                       ;
; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[9]~18_OTERM4617_OTERM4909  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[0]~0_OTERM4635_OTERM4927                      ; DATAOUT          ;                       ;
; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[9]~18_OTERM4617_OTERM4945  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[0]~0_OTERM4635_OTERM4963                      ; DATAOUT          ;                       ;
; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[10]~20_OTERM4615_OTERM4907 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[0]~0_OTERM4635_OTERM4927                      ; DATAOUT          ;                       ;
; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[10]~20_OTERM4615_OTERM4943 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[0]~0_OTERM4635_OTERM4963                      ; DATAOUT          ;                       ;
; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[11]~22_OTERM4613_OTERM4905 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[0]~0_OTERM4635_OTERM4927                      ; DATAOUT          ;                       ;
; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[11]~22_OTERM4613_OTERM4941 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[0]~0_OTERM4635_OTERM4963                      ; DATAOUT          ;                       ;
; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[12]~24_OTERM4611_OTERM4903 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[0]~0_OTERM4635_OTERM4927                      ; DATAOUT          ;                       ;
; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[12]~24_OTERM4611_OTERM4939 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[0]~0_OTERM4635_OTERM4963                      ; DATAOUT          ;                       ;
; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[13]~26_OTERM4609_OTERM4901 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[0]~0_OTERM4635_OTERM4927                      ; DATAOUT          ;                       ;
; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[13]~26_OTERM4609_OTERM4937 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[0]~0_OTERM4635_OTERM4963                      ; DATAOUT          ;                       ;
; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[14]~28_OTERM4607_OTERM4899 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[0]~0_OTERM4635_OTERM4927                      ; DATAOUT          ;                       ;
; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[14]~28_OTERM4607_OTERM4935 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[0]~0_OTERM4635_OTERM4963                      ; DATAOUT          ;                       ;
; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[15]~30_OTERM4605_OTERM4897 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[0]~0_OTERM4635_OTERM4927                      ; DATAOUT          ;                       ;
; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[15]~30_OTERM4605_OTERM4933 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[0]~0_OTERM4635_OTERM4963                      ; DATAOUT          ;                       ;
; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[16]~32_OTERM4603_OTERM4895 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[0]~0_OTERM4635_OTERM4927                      ; DATAOUT          ;                       ;
; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[16]~32_OTERM4603_OTERM4931 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[0]~0_OTERM4635_OTERM4963                      ; DATAOUT          ;                       ;
; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[17]~34_OTERM4601_OTERM4893 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[0]~0_OTERM4635_OTERM4927                      ; DATAOUT          ;                       ;
; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[17]~34_OTERM4601_OTERM4929 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[0]~0_OTERM4635_OTERM4963                      ; DATAOUT          ;                       ;
; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[18]~36_OTERM4599_OTERM4863 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_gft:auto_generated|mac_out8                                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[18]~36_OTERM4599_OTERM4891 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[0]~0_OTERM4635_OTERM4927                      ; DATAOUT          ;                       ;
; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[19]~38_OTERM4597_OTERM4861 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[18]~36_OTERM4599_OTERM4863                    ; DATAOUT          ;                       ;
; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[19]~38_OTERM4597_OTERM4889 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[0]~0_OTERM4635_OTERM4927                      ; DATAOUT          ;                       ;
; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[20]~40_OTERM4595_OTERM4859 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[18]~36_OTERM4599_OTERM4863                    ; DATAOUT          ;                       ;
; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[20]~40_OTERM4595_OTERM4887 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[0]~0_OTERM4635_OTERM4927                      ; DATAOUT          ;                       ;
; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[21]~42_OTERM4593_OTERM4857 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[18]~36_OTERM4599_OTERM4863                    ; DATAOUT          ;                       ;
; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[21]~42_OTERM4593_OTERM4885 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[0]~0_OTERM4635_OTERM4927                      ; DATAOUT          ;                       ;
; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[22]~44_OTERM4591_OTERM4855 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[18]~36_OTERM4599_OTERM4863                    ; DATAOUT          ;                       ;
; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[22]~44_OTERM4591_OTERM4883 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[0]~0_OTERM4635_OTERM4927                      ; DATAOUT          ;                       ;
; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[23]~46_OTERM4589_OTERM4853 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[18]~36_OTERM4599_OTERM4863                    ; DATAOUT          ;                       ;
; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[23]~46_OTERM4589_OTERM4881 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[0]~0_OTERM4635_OTERM4927                      ; DATAOUT          ;                       ;
; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[24]~48_OTERM4587_OTERM4851 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[18]~36_OTERM4599_OTERM4863                    ; DATAOUT          ;                       ;
; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[24]~48_OTERM4587_OTERM4879 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[0]~0_OTERM4635_OTERM4927                      ; DATAOUT          ;                       ;
; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[25]~50_OTERM4585_OTERM4849 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[18]~36_OTERM4599_OTERM4863                    ; DATAOUT          ;                       ;
; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[25]~50_OTERM4585_OTERM4877 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[0]~0_OTERM4635_OTERM4927                      ; DATAOUT          ;                       ;
; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[26]~52_OTERM4583_OTERM4847 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[18]~36_OTERM4599_OTERM4863                    ; DATAOUT          ;                       ;
; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[26]~52_OTERM4583_OTERM4875 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[0]~0_OTERM4635_OTERM4927                      ; DATAOUT          ;                       ;
; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[27]~54_OTERM4581_OTERM4845 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[18]~36_OTERM4599_OTERM4863                    ; DATAOUT          ;                       ;
; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[27]~54_OTERM4581_OTERM4873 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[0]~0_OTERM4635_OTERM4927                      ; DATAOUT          ;                       ;
; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[28]~56_OTERM4579_OTERM4843 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[18]~36_OTERM4599_OTERM4863                    ; DATAOUT          ;                       ;
; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[28]~56_OTERM4579_OTERM4871 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[0]~0_OTERM4635_OTERM4927                      ; DATAOUT          ;                       ;
; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[29]~58_OTERM4577_OTERM4841 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[18]~36_OTERM4599_OTERM4863                    ; DATAOUT          ;                       ;
; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[29]~58_OTERM4577_OTERM4869 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[0]~0_OTERM4635_OTERM4927                      ; DATAOUT          ;                       ;
; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[30]~60_OTERM4575_OTERM4839 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[18]~36_OTERM4599_OTERM4863                    ; DATAOUT          ;                       ;
; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[30]~60_OTERM4575_OTERM4867 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[0]~0_OTERM4635_OTERM4927                      ; DATAOUT          ;                       ;
; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[31]~62_OTERM4573_OTERM4865 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[0]~0_OTERM4635_OTERM4927                      ; DATAOUT          ;                       ;
; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[0]~0_OTERM4701_OTERM5179   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult3|mult_gft:auto_generated|mac_out6                                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[0]~0_OTERM4701_OTERM5215   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult3|mult_gft:auto_generated|mac_out4                                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[1]~2_OTERM4699_OTERM5177   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[0]~0_OTERM4701_OTERM5179                      ; DATAOUT          ;                       ;
; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[1]~2_OTERM4699_OTERM5213   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[0]~0_OTERM4701_OTERM5215                      ; DATAOUT          ;                       ;
; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[2]~4_OTERM4697_OTERM5175   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[0]~0_OTERM4701_OTERM5179                      ; DATAOUT          ;                       ;
; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[2]~4_OTERM4697_OTERM5211   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[0]~0_OTERM4701_OTERM5215                      ; DATAOUT          ;                       ;
; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[3]~6_OTERM4695_OTERM5173   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[0]~0_OTERM4701_OTERM5179                      ; DATAOUT          ;                       ;
; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[3]~6_OTERM4695_OTERM5209   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[0]~0_OTERM4701_OTERM5215                      ; DATAOUT          ;                       ;
; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[4]~8_OTERM4693_OTERM5171   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[0]~0_OTERM4701_OTERM5179                      ; DATAOUT          ;                       ;
; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[4]~8_OTERM4693_OTERM5207   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[0]~0_OTERM4701_OTERM5215                      ; DATAOUT          ;                       ;
; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[5]~10_OTERM4691_OTERM5169  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[0]~0_OTERM4701_OTERM5179                      ; DATAOUT          ;                       ;
; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[5]~10_OTERM4691_OTERM5205  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[0]~0_OTERM4701_OTERM5215                      ; DATAOUT          ;                       ;
; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[6]~12_OTERM4689_OTERM5167  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[0]~0_OTERM4701_OTERM5179                      ; DATAOUT          ;                       ;
; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[6]~12_OTERM4689_OTERM5203  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[0]~0_OTERM4701_OTERM5215                      ; DATAOUT          ;                       ;
; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[7]~14_OTERM4687_OTERM5165  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[0]~0_OTERM4701_OTERM5179                      ; DATAOUT          ;                       ;
; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[7]~14_OTERM4687_OTERM5201  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[0]~0_OTERM4701_OTERM5215                      ; DATAOUT          ;                       ;
; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[8]~16_OTERM4685_OTERM5163  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[0]~0_OTERM4701_OTERM5179                      ; DATAOUT          ;                       ;
; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[8]~16_OTERM4685_OTERM5199  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[0]~0_OTERM4701_OTERM5215                      ; DATAOUT          ;                       ;
; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[9]~18_OTERM4683_OTERM5161  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[0]~0_OTERM4701_OTERM5179                      ; DATAOUT          ;                       ;
; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[9]~18_OTERM4683_OTERM5197  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[0]~0_OTERM4701_OTERM5215                      ; DATAOUT          ;                       ;
; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[10]~20_OTERM4681_OTERM5159 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[0]~0_OTERM4701_OTERM5179                      ; DATAOUT          ;                       ;
; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[10]~20_OTERM4681_OTERM5195 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[0]~0_OTERM4701_OTERM5215                      ; DATAOUT          ;                       ;
; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[11]~22_OTERM4679_OTERM5157 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[0]~0_OTERM4701_OTERM5179                      ; DATAOUT          ;                       ;
; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[11]~22_OTERM4679_OTERM5193 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[0]~0_OTERM4701_OTERM5215                      ; DATAOUT          ;                       ;
; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[12]~24_OTERM4677_OTERM5155 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[0]~0_OTERM4701_OTERM5179                      ; DATAOUT          ;                       ;
; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[12]~24_OTERM4677_OTERM5191 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[0]~0_OTERM4701_OTERM5215                      ; DATAOUT          ;                       ;
; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[13]~26_OTERM4675_OTERM5153 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[0]~0_OTERM4701_OTERM5179                      ; DATAOUT          ;                       ;
; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[13]~26_OTERM4675_OTERM5189 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[0]~0_OTERM4701_OTERM5215                      ; DATAOUT          ;                       ;
; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[14]~28_OTERM4673_OTERM5151 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[0]~0_OTERM4701_OTERM5179                      ; DATAOUT          ;                       ;
; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[14]~28_OTERM4673_OTERM5187 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[0]~0_OTERM4701_OTERM5215                      ; DATAOUT          ;                       ;
; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[15]~30_OTERM4671_OTERM5149 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[0]~0_OTERM4701_OTERM5179                      ; DATAOUT          ;                       ;
; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[15]~30_OTERM4671_OTERM5185 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[0]~0_OTERM4701_OTERM5215                      ; DATAOUT          ;                       ;
; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[16]~32_OTERM4669_OTERM5147 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[0]~0_OTERM4701_OTERM5179                      ; DATAOUT          ;                       ;
; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[16]~32_OTERM4669_OTERM5183 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[0]~0_OTERM4701_OTERM5215                      ; DATAOUT          ;                       ;
; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[17]~34_OTERM4667_OTERM5145 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[0]~0_OTERM4701_OTERM5179                      ; DATAOUT          ;                       ;
; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[17]~34_OTERM4667_OTERM5181 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[0]~0_OTERM4701_OTERM5215                      ; DATAOUT          ;                       ;
; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[18]~36_OTERM4665_OTERM5115 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult3|mult_gft:auto_generated|mac_out8                                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[18]~36_OTERM4665_OTERM5143 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[0]~0_OTERM4701_OTERM5179                      ; DATAOUT          ;                       ;
; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[19]~38_OTERM4663_OTERM5113 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[18]~36_OTERM4665_OTERM5115                    ; DATAOUT          ;                       ;
; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[19]~38_OTERM4663_OTERM5141 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[0]~0_OTERM4701_OTERM5179                      ; DATAOUT          ;                       ;
; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[20]~40_OTERM4661_OTERM5111 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[18]~36_OTERM4665_OTERM5115                    ; DATAOUT          ;                       ;
; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[20]~40_OTERM4661_OTERM5139 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[0]~0_OTERM4701_OTERM5179                      ; DATAOUT          ;                       ;
; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[21]~42_OTERM4659_OTERM5109 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[18]~36_OTERM4665_OTERM5115                    ; DATAOUT          ;                       ;
; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[21]~42_OTERM4659_OTERM5137 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[0]~0_OTERM4701_OTERM5179                      ; DATAOUT          ;                       ;
; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[22]~44_OTERM4657_OTERM5107 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[18]~36_OTERM4665_OTERM5115                    ; DATAOUT          ;                       ;
; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[22]~44_OTERM4657_OTERM5135 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[0]~0_OTERM4701_OTERM5179                      ; DATAOUT          ;                       ;
; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[23]~46_OTERM4655_OTERM5105 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[18]~36_OTERM4665_OTERM5115                    ; DATAOUT          ;                       ;
; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[23]~46_OTERM4655_OTERM5133 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[0]~0_OTERM4701_OTERM5179                      ; DATAOUT          ;                       ;
; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[24]~48_OTERM4653_OTERM5103 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[18]~36_OTERM4665_OTERM5115                    ; DATAOUT          ;                       ;
; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[24]~48_OTERM4653_OTERM5131 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[0]~0_OTERM4701_OTERM5179                      ; DATAOUT          ;                       ;
; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[25]~50_OTERM4651_OTERM5101 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[18]~36_OTERM4665_OTERM5115                    ; DATAOUT          ;                       ;
; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[25]~50_OTERM4651_OTERM5129 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[0]~0_OTERM4701_OTERM5179                      ; DATAOUT          ;                       ;
; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[26]~52_OTERM4649_OTERM5099 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[18]~36_OTERM4665_OTERM5115                    ; DATAOUT          ;                       ;
; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[26]~52_OTERM4649_OTERM5127 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[0]~0_OTERM4701_OTERM5179                      ; DATAOUT          ;                       ;
; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[27]~54_OTERM4647_OTERM5097 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[18]~36_OTERM4665_OTERM5115                    ; DATAOUT          ;                       ;
; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[27]~54_OTERM4647_OTERM5125 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[0]~0_OTERM4701_OTERM5179                      ; DATAOUT          ;                       ;
; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[28]~56_OTERM4645_OTERM5095 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[18]~36_OTERM4665_OTERM5115                    ; DATAOUT          ;                       ;
; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[28]~56_OTERM4645_OTERM5123 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[0]~0_OTERM4701_OTERM5179                      ; DATAOUT          ;                       ;
; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[29]~58_OTERM4643_OTERM5093 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[18]~36_OTERM4665_OTERM5115                    ; DATAOUT          ;                       ;
; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[29]~58_OTERM4643_OTERM5121 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[0]~0_OTERM4701_OTERM5179                      ; DATAOUT          ;                       ;
; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[30]~60_OTERM4641_OTERM5091 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[18]~36_OTERM4665_OTERM5115                    ; DATAOUT          ;                       ;
; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[30]~60_OTERM4641_OTERM5119 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[0]~0_OTERM4701_OTERM5179                      ; DATAOUT          ;                       ;
; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[31]~62_OTERM4639_OTERM5117 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[0]~0_OTERM4701_OTERM5179                      ; DATAOUT          ;                       ;
; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[0]~0_OTERM4569_OTERM5053   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult4|mult_gft:auto_generated|mac_out6                                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[0]~0_OTERM4569_OTERM5089   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult4|mult_gft:auto_generated|mac_out4                                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[1]~2_OTERM4567_OTERM5051   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[0]~0_OTERM4569_OTERM5053                      ; DATAOUT          ;                       ;
; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[1]~2_OTERM4567_OTERM5087   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[0]~0_OTERM4569_OTERM5089                      ; DATAOUT          ;                       ;
; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[2]~4_OTERM4565_OTERM5049   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[0]~0_OTERM4569_OTERM5053                      ; DATAOUT          ;                       ;
; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[2]~4_OTERM4565_OTERM5085   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[0]~0_OTERM4569_OTERM5089                      ; DATAOUT          ;                       ;
; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[3]~6_OTERM4563_OTERM5047   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[0]~0_OTERM4569_OTERM5053                      ; DATAOUT          ;                       ;
; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[3]~6_OTERM4563_OTERM5083   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[0]~0_OTERM4569_OTERM5089                      ; DATAOUT          ;                       ;
; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[4]~8_OTERM4561_OTERM5045   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[0]~0_OTERM4569_OTERM5053                      ; DATAOUT          ;                       ;
; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[4]~8_OTERM4561_OTERM5081   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[0]~0_OTERM4569_OTERM5089                      ; DATAOUT          ;                       ;
; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[5]~10_OTERM4559_OTERM5043  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[0]~0_OTERM4569_OTERM5053                      ; DATAOUT          ;                       ;
; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[5]~10_OTERM4559_OTERM5079  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[0]~0_OTERM4569_OTERM5089                      ; DATAOUT          ;                       ;
; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[6]~12_OTERM4557_OTERM5041  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[0]~0_OTERM4569_OTERM5053                      ; DATAOUT          ;                       ;
; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[6]~12_OTERM4557_OTERM5077  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[0]~0_OTERM4569_OTERM5089                      ; DATAOUT          ;                       ;
; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[7]~14_OTERM4555_OTERM5039  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[0]~0_OTERM4569_OTERM5053                      ; DATAOUT          ;                       ;
; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[7]~14_OTERM4555_OTERM5075  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[0]~0_OTERM4569_OTERM5089                      ; DATAOUT          ;                       ;
; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[8]~16_OTERM4553_OTERM5037  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[0]~0_OTERM4569_OTERM5053                      ; DATAOUT          ;                       ;
; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[8]~16_OTERM4553_OTERM5073  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[0]~0_OTERM4569_OTERM5089                      ; DATAOUT          ;                       ;
; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[9]~18_OTERM4551_OTERM5035  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[0]~0_OTERM4569_OTERM5053                      ; DATAOUT          ;                       ;
; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[9]~18_OTERM4551_OTERM5071  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[0]~0_OTERM4569_OTERM5089                      ; DATAOUT          ;                       ;
; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[10]~20_OTERM4549_OTERM5033 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[0]~0_OTERM4569_OTERM5053                      ; DATAOUT          ;                       ;
; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[10]~20_OTERM4549_OTERM5069 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[0]~0_OTERM4569_OTERM5089                      ; DATAOUT          ;                       ;
; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[11]~22_OTERM4547_OTERM5031 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[0]~0_OTERM4569_OTERM5053                      ; DATAOUT          ;                       ;
; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[11]~22_OTERM4547_OTERM5067 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[0]~0_OTERM4569_OTERM5089                      ; DATAOUT          ;                       ;
; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[12]~24_OTERM4545_OTERM5029 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[0]~0_OTERM4569_OTERM5053                      ; DATAOUT          ;                       ;
; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[12]~24_OTERM4545_OTERM5065 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[0]~0_OTERM4569_OTERM5089                      ; DATAOUT          ;                       ;
; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[13]~26_OTERM4543_OTERM5027 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[0]~0_OTERM4569_OTERM5053                      ; DATAOUT          ;                       ;
; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[13]~26_OTERM4543_OTERM5063 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[0]~0_OTERM4569_OTERM5089                      ; DATAOUT          ;                       ;
; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[14]~28_OTERM4541_OTERM5025 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[0]~0_OTERM4569_OTERM5053                      ; DATAOUT          ;                       ;
; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[14]~28_OTERM4541_OTERM5061 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[0]~0_OTERM4569_OTERM5089                      ; DATAOUT          ;                       ;
; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[15]~30_OTERM4539_OTERM5023 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[0]~0_OTERM4569_OTERM5053                      ; DATAOUT          ;                       ;
; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[15]~30_OTERM4539_OTERM5059 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[0]~0_OTERM4569_OTERM5089                      ; DATAOUT          ;                       ;
; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[16]~32_OTERM4537_OTERM5021 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[0]~0_OTERM4569_OTERM5053                      ; DATAOUT          ;                       ;
; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[16]~32_OTERM4537_OTERM5057 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[0]~0_OTERM4569_OTERM5089                      ; DATAOUT          ;                       ;
; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[17]~34_OTERM4535_OTERM5019 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[0]~0_OTERM4569_OTERM5053                      ; DATAOUT          ;                       ;
; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[17]~34_OTERM4535_OTERM5055 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[0]~0_OTERM4569_OTERM5089                      ; DATAOUT          ;                       ;
; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[18]~36_OTERM4533_OTERM4989 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult4|mult_gft:auto_generated|mac_out8                                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[18]~36_OTERM4533_OTERM5017 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[0]~0_OTERM4569_OTERM5053                      ; DATAOUT          ;                       ;
; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[19]~38_OTERM4531_OTERM4987 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[18]~36_OTERM4533_OTERM4989                    ; DATAOUT          ;                       ;
; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[19]~38_OTERM4531_OTERM5015 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[0]~0_OTERM4569_OTERM5053                      ; DATAOUT          ;                       ;
; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[20]~40_OTERM4529_OTERM4985 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[18]~36_OTERM4533_OTERM4989                    ; DATAOUT          ;                       ;
; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[20]~40_OTERM4529_OTERM5013 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[0]~0_OTERM4569_OTERM5053                      ; DATAOUT          ;                       ;
; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[21]~42_OTERM4527_OTERM4983 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[18]~36_OTERM4533_OTERM4989                    ; DATAOUT          ;                       ;
; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[21]~42_OTERM4527_OTERM5011 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[0]~0_OTERM4569_OTERM5053                      ; DATAOUT          ;                       ;
; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[22]~44_OTERM4525_OTERM4981 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[18]~36_OTERM4533_OTERM4989                    ; DATAOUT          ;                       ;
; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[22]~44_OTERM4525_OTERM5009 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[0]~0_OTERM4569_OTERM5053                      ; DATAOUT          ;                       ;
; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[23]~46_OTERM4523_OTERM4979 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[18]~36_OTERM4533_OTERM4989                    ; DATAOUT          ;                       ;
; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[23]~46_OTERM4523_OTERM5007 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[0]~0_OTERM4569_OTERM5053                      ; DATAOUT          ;                       ;
; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[24]~48_OTERM4521_OTERM4977 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[18]~36_OTERM4533_OTERM4989                    ; DATAOUT          ;                       ;
; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[24]~48_OTERM4521_OTERM5005 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[0]~0_OTERM4569_OTERM5053                      ; DATAOUT          ;                       ;
; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[25]~50_OTERM4519_OTERM4975 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[18]~36_OTERM4533_OTERM4989                    ; DATAOUT          ;                       ;
; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[25]~50_OTERM4519_OTERM5003 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[0]~0_OTERM4569_OTERM5053                      ; DATAOUT          ;                       ;
; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[26]~52_OTERM4517_OTERM4973 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[18]~36_OTERM4533_OTERM4989                    ; DATAOUT          ;                       ;
; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[26]~52_OTERM4517_OTERM5001 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[0]~0_OTERM4569_OTERM5053                      ; DATAOUT          ;                       ;
; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[27]~54_OTERM4515_OTERM4971 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[18]~36_OTERM4533_OTERM4989                    ; DATAOUT          ;                       ;
; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[27]~54_OTERM4515_OTERM4999 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[0]~0_OTERM4569_OTERM5053                      ; DATAOUT          ;                       ;
; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[28]~56_OTERM4513_OTERM4969 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[18]~36_OTERM4533_OTERM4989                    ; DATAOUT          ;                       ;
; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[28]~56_OTERM4513_OTERM4997 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[0]~0_OTERM4569_OTERM5053                      ; DATAOUT          ;                       ;
; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[29]~58_OTERM4511_OTERM4967 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[18]~36_OTERM4533_OTERM4989                    ; DATAOUT          ;                       ;
; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[29]~58_OTERM4511_OTERM4995 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[0]~0_OTERM4569_OTERM5053                      ; DATAOUT          ;                       ;
; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[30]~60_OTERM4509_OTERM4965 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[18]~36_OTERM4533_OTERM4989                    ; DATAOUT          ;                       ;
; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[30]~60_OTERM4509_OTERM4993 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[0]~0_OTERM4569_OTERM5053                      ; DATAOUT          ;                       ;
; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[31]~62_OTERM4507_OTERM4991 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[0]~0_OTERM4569_OTERM5053                      ; DATAOUT          ;                       ;
; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[0]~0_OTERM4503_OTERM5305   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult5|mult_gft:auto_generated|mac_out6                                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[0]~0_OTERM4503_OTERM5341   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult5|mult_gft:auto_generated|mac_out4                                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[1]~2_OTERM4501_OTERM5303   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[0]~0_OTERM4503_OTERM5305                      ; DATAOUT          ;                       ;
; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[1]~2_OTERM4501_OTERM5339   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[0]~0_OTERM4503_OTERM5341                      ; DATAOUT          ;                       ;
; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[2]~4_OTERM4499_OTERM5301   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[0]~0_OTERM4503_OTERM5305                      ; DATAOUT          ;                       ;
; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[2]~4_OTERM4499_OTERM5337   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[0]~0_OTERM4503_OTERM5341                      ; DATAOUT          ;                       ;
; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[3]~6_OTERM4497_OTERM5299   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[0]~0_OTERM4503_OTERM5305                      ; DATAOUT          ;                       ;
; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[3]~6_OTERM4497_OTERM5335   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[0]~0_OTERM4503_OTERM5341                      ; DATAOUT          ;                       ;
; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[4]~8_OTERM4495_OTERM5297   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[0]~0_OTERM4503_OTERM5305                      ; DATAOUT          ;                       ;
; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[4]~8_OTERM4495_OTERM5333   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[0]~0_OTERM4503_OTERM5341                      ; DATAOUT          ;                       ;
; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[5]~10_OTERM4493_OTERM5295  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[0]~0_OTERM4503_OTERM5305                      ; DATAOUT          ;                       ;
; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[5]~10_OTERM4493_OTERM5331  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[0]~0_OTERM4503_OTERM5341                      ; DATAOUT          ;                       ;
; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[6]~12_OTERM4491_OTERM5293  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[0]~0_OTERM4503_OTERM5305                      ; DATAOUT          ;                       ;
; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[6]~12_OTERM4491_OTERM5329  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[0]~0_OTERM4503_OTERM5341                      ; DATAOUT          ;                       ;
; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[7]~14_OTERM4489_OTERM5291  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[0]~0_OTERM4503_OTERM5305                      ; DATAOUT          ;                       ;
; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[7]~14_OTERM4489_OTERM5327  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[0]~0_OTERM4503_OTERM5341                      ; DATAOUT          ;                       ;
; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[8]~16_OTERM4487_OTERM5289  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[0]~0_OTERM4503_OTERM5305                      ; DATAOUT          ;                       ;
; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[8]~16_OTERM4487_OTERM5325  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[0]~0_OTERM4503_OTERM5341                      ; DATAOUT          ;                       ;
; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[9]~18_OTERM4485_OTERM5287  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[0]~0_OTERM4503_OTERM5305                      ; DATAOUT          ;                       ;
; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[9]~18_OTERM4485_OTERM5323  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[0]~0_OTERM4503_OTERM5341                      ; DATAOUT          ;                       ;
; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[10]~20_OTERM4483_OTERM5285 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[0]~0_OTERM4503_OTERM5305                      ; DATAOUT          ;                       ;
; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[10]~20_OTERM4483_OTERM5321 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[0]~0_OTERM4503_OTERM5341                      ; DATAOUT          ;                       ;
; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[11]~22_OTERM4481_OTERM5283 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[0]~0_OTERM4503_OTERM5305                      ; DATAOUT          ;                       ;
; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[11]~22_OTERM4481_OTERM5319 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[0]~0_OTERM4503_OTERM5341                      ; DATAOUT          ;                       ;
; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[12]~24_OTERM4479_OTERM5281 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[0]~0_OTERM4503_OTERM5305                      ; DATAOUT          ;                       ;
; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[12]~24_OTERM4479_OTERM5317 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[0]~0_OTERM4503_OTERM5341                      ; DATAOUT          ;                       ;
; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[13]~26_OTERM4477_OTERM5279 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[0]~0_OTERM4503_OTERM5305                      ; DATAOUT          ;                       ;
; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[13]~26_OTERM4477_OTERM5315 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[0]~0_OTERM4503_OTERM5341                      ; DATAOUT          ;                       ;
; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[14]~28_OTERM4475_OTERM5277 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[0]~0_OTERM4503_OTERM5305                      ; DATAOUT          ;                       ;
; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[14]~28_OTERM4475_OTERM5313 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[0]~0_OTERM4503_OTERM5341                      ; DATAOUT          ;                       ;
; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[15]~30_OTERM4473_OTERM5275 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[0]~0_OTERM4503_OTERM5305                      ; DATAOUT          ;                       ;
; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[15]~30_OTERM4473_OTERM5311 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[0]~0_OTERM4503_OTERM5341                      ; DATAOUT          ;                       ;
; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[16]~32_OTERM4471_OTERM5273 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[0]~0_OTERM4503_OTERM5305                      ; DATAOUT          ;                       ;
; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[16]~32_OTERM4471_OTERM5309 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[0]~0_OTERM4503_OTERM5341                      ; DATAOUT          ;                       ;
; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[17]~34_OTERM4469_OTERM5271 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[0]~0_OTERM4503_OTERM5305                      ; DATAOUT          ;                       ;
; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[17]~34_OTERM4469_OTERM5307 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[0]~0_OTERM4503_OTERM5341                      ; DATAOUT          ;                       ;
; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[18]~36_OTERM4467_OTERM5241 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult5|mult_gft:auto_generated|mac_out8                                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[18]~36_OTERM4467_OTERM5269 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[0]~0_OTERM4503_OTERM5305                      ; DATAOUT          ;                       ;
; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[19]~38_OTERM4465_OTERM5239 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[18]~36_OTERM4467_OTERM5241                    ; DATAOUT          ;                       ;
; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[19]~38_OTERM4465_OTERM5267 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[0]~0_OTERM4503_OTERM5305                      ; DATAOUT          ;                       ;
; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[20]~40_OTERM4463_OTERM5237 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[18]~36_OTERM4467_OTERM5241                    ; DATAOUT          ;                       ;
; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[20]~40_OTERM4463_OTERM5265 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[0]~0_OTERM4503_OTERM5305                      ; DATAOUT          ;                       ;
; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[21]~42_OTERM4461_OTERM5235 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[18]~36_OTERM4467_OTERM5241                    ; DATAOUT          ;                       ;
; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[21]~42_OTERM4461_OTERM5263 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[0]~0_OTERM4503_OTERM5305                      ; DATAOUT          ;                       ;
; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[22]~44_OTERM4459_OTERM5233 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[18]~36_OTERM4467_OTERM5241                    ; DATAOUT          ;                       ;
; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[22]~44_OTERM4459_OTERM5261 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[0]~0_OTERM4503_OTERM5305                      ; DATAOUT          ;                       ;
; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[23]~46_OTERM4457_OTERM5231 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[18]~36_OTERM4467_OTERM5241                    ; DATAOUT          ;                       ;
; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[23]~46_OTERM4457_OTERM5259 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[0]~0_OTERM4503_OTERM5305                      ; DATAOUT          ;                       ;
; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[24]~48_OTERM4455_OTERM5229 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[18]~36_OTERM4467_OTERM5241                    ; DATAOUT          ;                       ;
; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[24]~48_OTERM4455_OTERM5257 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[0]~0_OTERM4503_OTERM5305                      ; DATAOUT          ;                       ;
; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[25]~50_OTERM4453_OTERM5227 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[18]~36_OTERM4467_OTERM5241                    ; DATAOUT          ;                       ;
; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[25]~50_OTERM4453_OTERM5255 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[0]~0_OTERM4503_OTERM5305                      ; DATAOUT          ;                       ;
; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[26]~52_OTERM4451_OTERM5225 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[18]~36_OTERM4467_OTERM5241                    ; DATAOUT          ;                       ;
; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[26]~52_OTERM4451_OTERM5253 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[0]~0_OTERM4503_OTERM5305                      ; DATAOUT          ;                       ;
; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[27]~54_OTERM4449_OTERM5223 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[18]~36_OTERM4467_OTERM5241                    ; DATAOUT          ;                       ;
; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[27]~54_OTERM4449_OTERM5251 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[0]~0_OTERM4503_OTERM5305                      ; DATAOUT          ;                       ;
; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[28]~56_OTERM4447_OTERM5221 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[18]~36_OTERM4467_OTERM5241                    ; DATAOUT          ;                       ;
; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[28]~56_OTERM4447_OTERM5249 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[0]~0_OTERM4503_OTERM5305                      ; DATAOUT          ;                       ;
; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[29]~58_OTERM4445_OTERM5219 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[18]~36_OTERM4467_OTERM5241                    ; DATAOUT          ;                       ;
; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[29]~58_OTERM4445_OTERM5247 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[0]~0_OTERM4503_OTERM5305                      ; DATAOUT          ;                       ;
; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[30]~60_OTERM4443_OTERM5217 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[18]~36_OTERM4467_OTERM5241                    ; DATAOUT          ;                       ;
; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[30]~60_OTERM4443_OTERM5245 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[0]~0_OTERM4503_OTERM5305                      ; DATAOUT          ;                       ;
; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[31]~62_OTERM4441_OTERM5243 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[0]~0_OTERM4503_OTERM5305                      ; DATAOUT          ;                       ;
; lpm_mult:Mult6|mult_gft:auto_generated|add9_result[0]~0_OTERM4371_OTERM5557   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult6|mult_gft:auto_generated|mac_out6                                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult6|mult_gft:auto_generated|add9_result[0]~0_OTERM4371_OTERM5593   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult6|mult_gft:auto_generated|mac_out4                                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult6|mult_gft:auto_generated|add9_result[1]~2_OTERM4369_OTERM5555   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult6|mult_gft:auto_generated|add9_result[0]~0_OTERM4371_OTERM5557                      ; DATAOUT          ;                       ;
; lpm_mult:Mult6|mult_gft:auto_generated|add9_result[1]~2_OTERM4369_OTERM5591   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult6|mult_gft:auto_generated|add9_result[0]~0_OTERM4371_OTERM5593                      ; DATAOUT          ;                       ;
; lpm_mult:Mult6|mult_gft:auto_generated|add9_result[2]~4_OTERM4367_OTERM5553   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult6|mult_gft:auto_generated|add9_result[0]~0_OTERM4371_OTERM5557                      ; DATAOUT          ;                       ;
; lpm_mult:Mult6|mult_gft:auto_generated|add9_result[2]~4_OTERM4367_OTERM5589   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult6|mult_gft:auto_generated|add9_result[0]~0_OTERM4371_OTERM5593                      ; DATAOUT          ;                       ;
; lpm_mult:Mult6|mult_gft:auto_generated|add9_result[3]~6_OTERM4365_OTERM5551   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult6|mult_gft:auto_generated|add9_result[0]~0_OTERM4371_OTERM5557                      ; DATAOUT          ;                       ;
; lpm_mult:Mult6|mult_gft:auto_generated|add9_result[3]~6_OTERM4365_OTERM5587   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult6|mult_gft:auto_generated|add9_result[0]~0_OTERM4371_OTERM5593                      ; DATAOUT          ;                       ;
; lpm_mult:Mult6|mult_gft:auto_generated|add9_result[4]~8_OTERM4363_OTERM5549   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult6|mult_gft:auto_generated|add9_result[0]~0_OTERM4371_OTERM5557                      ; DATAOUT          ;                       ;
; lpm_mult:Mult6|mult_gft:auto_generated|add9_result[4]~8_OTERM4363_OTERM5585   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult6|mult_gft:auto_generated|add9_result[0]~0_OTERM4371_OTERM5593                      ; DATAOUT          ;                       ;
; lpm_mult:Mult6|mult_gft:auto_generated|add9_result[5]~10_OTERM4361_OTERM5547  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult6|mult_gft:auto_generated|add9_result[0]~0_OTERM4371_OTERM5557                      ; DATAOUT          ;                       ;
; lpm_mult:Mult6|mult_gft:auto_generated|add9_result[5]~10_OTERM4361_OTERM5583  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult6|mult_gft:auto_generated|add9_result[0]~0_OTERM4371_OTERM5593                      ; DATAOUT          ;                       ;
; lpm_mult:Mult6|mult_gft:auto_generated|add9_result[6]~12_OTERM4359_OTERM5545  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult6|mult_gft:auto_generated|add9_result[0]~0_OTERM4371_OTERM5557                      ; DATAOUT          ;                       ;
; lpm_mult:Mult6|mult_gft:auto_generated|add9_result[6]~12_OTERM4359_OTERM5581  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult6|mult_gft:auto_generated|add9_result[0]~0_OTERM4371_OTERM5593                      ; DATAOUT          ;                       ;
; lpm_mult:Mult6|mult_gft:auto_generated|add9_result[7]~14_OTERM4357_OTERM5543  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult6|mult_gft:auto_generated|add9_result[0]~0_OTERM4371_OTERM5557                      ; DATAOUT          ;                       ;
; lpm_mult:Mult6|mult_gft:auto_generated|add9_result[7]~14_OTERM4357_OTERM5579  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult6|mult_gft:auto_generated|add9_result[0]~0_OTERM4371_OTERM5593                      ; DATAOUT          ;                       ;
; lpm_mult:Mult6|mult_gft:auto_generated|add9_result[8]~16_OTERM4355_OTERM5541  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult6|mult_gft:auto_generated|add9_result[0]~0_OTERM4371_OTERM5557                      ; DATAOUT          ;                       ;
; lpm_mult:Mult6|mult_gft:auto_generated|add9_result[8]~16_OTERM4355_OTERM5577  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult6|mult_gft:auto_generated|add9_result[0]~0_OTERM4371_OTERM5593                      ; DATAOUT          ;                       ;
; lpm_mult:Mult6|mult_gft:auto_generated|add9_result[9]~18_OTERM4353_OTERM5539  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult6|mult_gft:auto_generated|add9_result[0]~0_OTERM4371_OTERM5557                      ; DATAOUT          ;                       ;
; lpm_mult:Mult6|mult_gft:auto_generated|add9_result[9]~18_OTERM4353_OTERM5575  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult6|mult_gft:auto_generated|add9_result[0]~0_OTERM4371_OTERM5593                      ; DATAOUT          ;                       ;
; lpm_mult:Mult6|mult_gft:auto_generated|add9_result[10]~20_OTERM4351_OTERM5537 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult6|mult_gft:auto_generated|add9_result[0]~0_OTERM4371_OTERM5557                      ; DATAOUT          ;                       ;
; lpm_mult:Mult6|mult_gft:auto_generated|add9_result[10]~20_OTERM4351_OTERM5573 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult6|mult_gft:auto_generated|add9_result[0]~0_OTERM4371_OTERM5593                      ; DATAOUT          ;                       ;
; lpm_mult:Mult6|mult_gft:auto_generated|add9_result[11]~22_OTERM4349_OTERM5535 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult6|mult_gft:auto_generated|add9_result[0]~0_OTERM4371_OTERM5557                      ; DATAOUT          ;                       ;
; lpm_mult:Mult6|mult_gft:auto_generated|add9_result[11]~22_OTERM4349_OTERM5571 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult6|mult_gft:auto_generated|add9_result[0]~0_OTERM4371_OTERM5593                      ; DATAOUT          ;                       ;
; lpm_mult:Mult6|mult_gft:auto_generated|add9_result[12]~24_OTERM4347_OTERM5533 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult6|mult_gft:auto_generated|add9_result[0]~0_OTERM4371_OTERM5557                      ; DATAOUT          ;                       ;
; lpm_mult:Mult6|mult_gft:auto_generated|add9_result[12]~24_OTERM4347_OTERM5569 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult6|mult_gft:auto_generated|add9_result[0]~0_OTERM4371_OTERM5593                      ; DATAOUT          ;                       ;
; lpm_mult:Mult6|mult_gft:auto_generated|add9_result[13]~26_OTERM4345_OTERM5531 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult6|mult_gft:auto_generated|add9_result[0]~0_OTERM4371_OTERM5557                      ; DATAOUT          ;                       ;
; lpm_mult:Mult6|mult_gft:auto_generated|add9_result[13]~26_OTERM4345_OTERM5567 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult6|mult_gft:auto_generated|add9_result[0]~0_OTERM4371_OTERM5593                      ; DATAOUT          ;                       ;
; lpm_mult:Mult6|mult_gft:auto_generated|add9_result[14]~28_OTERM4343_OTERM5529 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult6|mult_gft:auto_generated|add9_result[0]~0_OTERM4371_OTERM5557                      ; DATAOUT          ;                       ;
; lpm_mult:Mult6|mult_gft:auto_generated|add9_result[14]~28_OTERM4343_OTERM5565 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult6|mult_gft:auto_generated|add9_result[0]~0_OTERM4371_OTERM5593                      ; DATAOUT          ;                       ;
; lpm_mult:Mult6|mult_gft:auto_generated|add9_result[15]~30_OTERM4341_OTERM5527 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult6|mult_gft:auto_generated|add9_result[0]~0_OTERM4371_OTERM5557                      ; DATAOUT          ;                       ;
; lpm_mult:Mult6|mult_gft:auto_generated|add9_result[15]~30_OTERM4341_OTERM5563 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult6|mult_gft:auto_generated|add9_result[0]~0_OTERM4371_OTERM5593                      ; DATAOUT          ;                       ;
; lpm_mult:Mult6|mult_gft:auto_generated|add9_result[16]~32_OTERM4339_OTERM5525 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult6|mult_gft:auto_generated|add9_result[0]~0_OTERM4371_OTERM5557                      ; DATAOUT          ;                       ;
; lpm_mult:Mult6|mult_gft:auto_generated|add9_result[16]~32_OTERM4339_OTERM5561 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult6|mult_gft:auto_generated|add9_result[0]~0_OTERM4371_OTERM5593                      ; DATAOUT          ;                       ;
; lpm_mult:Mult6|mult_gft:auto_generated|add9_result[17]~34_OTERM4337_OTERM5523 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult6|mult_gft:auto_generated|add9_result[0]~0_OTERM4371_OTERM5557                      ; DATAOUT          ;                       ;
; lpm_mult:Mult6|mult_gft:auto_generated|add9_result[17]~34_OTERM4337_OTERM5559 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult6|mult_gft:auto_generated|add9_result[0]~0_OTERM4371_OTERM5593                      ; DATAOUT          ;                       ;
; lpm_mult:Mult6|mult_gft:auto_generated|add9_result[18]~36_OTERM4335_OTERM5493 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult6|mult_gft:auto_generated|mac_out8                                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult6|mult_gft:auto_generated|add9_result[18]~36_OTERM4335_OTERM5521 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult6|mult_gft:auto_generated|add9_result[0]~0_OTERM4371_OTERM5557                      ; DATAOUT          ;                       ;
; lpm_mult:Mult6|mult_gft:auto_generated|add9_result[19]~38_OTERM4333_OTERM5491 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult6|mult_gft:auto_generated|add9_result[18]~36_OTERM4335_OTERM5493                    ; DATAOUT          ;                       ;
; lpm_mult:Mult6|mult_gft:auto_generated|add9_result[19]~38_OTERM4333_OTERM5519 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult6|mult_gft:auto_generated|add9_result[0]~0_OTERM4371_OTERM5557                      ; DATAOUT          ;                       ;
; lpm_mult:Mult6|mult_gft:auto_generated|add9_result[20]~40_OTERM4331_OTERM5489 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult6|mult_gft:auto_generated|add9_result[18]~36_OTERM4335_OTERM5493                    ; DATAOUT          ;                       ;
; lpm_mult:Mult6|mult_gft:auto_generated|add9_result[20]~40_OTERM4331_OTERM5517 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult6|mult_gft:auto_generated|add9_result[0]~0_OTERM4371_OTERM5557                      ; DATAOUT          ;                       ;
; lpm_mult:Mult6|mult_gft:auto_generated|add9_result[21]~42_OTERM4329_OTERM5487 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult6|mult_gft:auto_generated|add9_result[18]~36_OTERM4335_OTERM5493                    ; DATAOUT          ;                       ;
; lpm_mult:Mult6|mult_gft:auto_generated|add9_result[21]~42_OTERM4329_OTERM5515 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult6|mult_gft:auto_generated|add9_result[0]~0_OTERM4371_OTERM5557                      ; DATAOUT          ;                       ;
; lpm_mult:Mult6|mult_gft:auto_generated|add9_result[22]~44_OTERM4327_OTERM5485 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult6|mult_gft:auto_generated|add9_result[18]~36_OTERM4335_OTERM5493                    ; DATAOUT          ;                       ;
; lpm_mult:Mult6|mult_gft:auto_generated|add9_result[22]~44_OTERM4327_OTERM5513 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult6|mult_gft:auto_generated|add9_result[0]~0_OTERM4371_OTERM5557                      ; DATAOUT          ;                       ;
; lpm_mult:Mult6|mult_gft:auto_generated|add9_result[23]~46_OTERM4325_OTERM5483 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult6|mult_gft:auto_generated|add9_result[18]~36_OTERM4335_OTERM5493                    ; DATAOUT          ;                       ;
; lpm_mult:Mult6|mult_gft:auto_generated|add9_result[23]~46_OTERM4325_OTERM5511 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult6|mult_gft:auto_generated|add9_result[0]~0_OTERM4371_OTERM5557                      ; DATAOUT          ;                       ;
; lpm_mult:Mult6|mult_gft:auto_generated|add9_result[24]~48_OTERM4323_OTERM5481 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult6|mult_gft:auto_generated|add9_result[18]~36_OTERM4335_OTERM5493                    ; DATAOUT          ;                       ;
; lpm_mult:Mult6|mult_gft:auto_generated|add9_result[24]~48_OTERM4323_OTERM5509 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult6|mult_gft:auto_generated|add9_result[0]~0_OTERM4371_OTERM5557                      ; DATAOUT          ;                       ;
; lpm_mult:Mult6|mult_gft:auto_generated|add9_result[25]~50_OTERM4321_OTERM5479 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult6|mult_gft:auto_generated|add9_result[18]~36_OTERM4335_OTERM5493                    ; DATAOUT          ;                       ;
; lpm_mult:Mult6|mult_gft:auto_generated|add9_result[25]~50_OTERM4321_OTERM5507 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult6|mult_gft:auto_generated|add9_result[0]~0_OTERM4371_OTERM5557                      ; DATAOUT          ;                       ;
; lpm_mult:Mult6|mult_gft:auto_generated|add9_result[26]~52_OTERM4319_OTERM5477 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult6|mult_gft:auto_generated|add9_result[18]~36_OTERM4335_OTERM5493                    ; DATAOUT          ;                       ;
; lpm_mult:Mult6|mult_gft:auto_generated|add9_result[26]~52_OTERM4319_OTERM5505 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult6|mult_gft:auto_generated|add9_result[0]~0_OTERM4371_OTERM5557                      ; DATAOUT          ;                       ;
; lpm_mult:Mult6|mult_gft:auto_generated|add9_result[27]~54_OTERM4317_OTERM5475 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult6|mult_gft:auto_generated|add9_result[18]~36_OTERM4335_OTERM5493                    ; DATAOUT          ;                       ;
; lpm_mult:Mult6|mult_gft:auto_generated|add9_result[27]~54_OTERM4317_OTERM5503 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult6|mult_gft:auto_generated|add9_result[0]~0_OTERM4371_OTERM5557                      ; DATAOUT          ;                       ;
; lpm_mult:Mult6|mult_gft:auto_generated|add9_result[28]~56_OTERM4315_OTERM5473 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult6|mult_gft:auto_generated|add9_result[18]~36_OTERM4335_OTERM5493                    ; DATAOUT          ;                       ;
; lpm_mult:Mult6|mult_gft:auto_generated|add9_result[28]~56_OTERM4315_OTERM5501 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult6|mult_gft:auto_generated|add9_result[0]~0_OTERM4371_OTERM5557                      ; DATAOUT          ;                       ;
; lpm_mult:Mult6|mult_gft:auto_generated|add9_result[29]~58_OTERM4313_OTERM5471 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult6|mult_gft:auto_generated|add9_result[18]~36_OTERM4335_OTERM5493                    ; DATAOUT          ;                       ;
; lpm_mult:Mult6|mult_gft:auto_generated|add9_result[29]~58_OTERM4313_OTERM5499 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult6|mult_gft:auto_generated|add9_result[0]~0_OTERM4371_OTERM5557                      ; DATAOUT          ;                       ;
; lpm_mult:Mult6|mult_gft:auto_generated|add9_result[30]~60_OTERM4311_OTERM5469 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult6|mult_gft:auto_generated|add9_result[18]~36_OTERM4335_OTERM5493                    ; DATAOUT          ;                       ;
; lpm_mult:Mult6|mult_gft:auto_generated|add9_result[30]~60_OTERM4311_OTERM5497 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult6|mult_gft:auto_generated|add9_result[0]~0_OTERM4371_OTERM5557                      ; DATAOUT          ;                       ;
; lpm_mult:Mult6|mult_gft:auto_generated|add9_result[31]~62_OTERM4309_OTERM5495 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult6|mult_gft:auto_generated|add9_result[0]~0_OTERM4371_OTERM5557                      ; DATAOUT          ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|Rmult[11]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2  ; DATAOUT          ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|Rmult[12]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2  ; DATAOUT          ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|Rmult[13]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2  ; DATAOUT          ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|Rmult[14]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2  ; DATAOUT          ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|Rmult[15]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2  ; DATAOUT          ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|Rmult[16]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2  ; DATAOUT          ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|Rmult[17]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2  ; DATAOUT          ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|Rmult[18]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2  ; DATAOUT          ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|Rmult[19]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2  ; DATAOUT          ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|Rmult[20]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2  ; DATAOUT          ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|Rmult[21]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2  ; DATAOUT          ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|Rmult[22]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2  ; DATAOUT          ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|Rmult[23]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2  ; DATAOUT          ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|Rmult[24]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2  ; DATAOUT          ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|Rmult[25]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2  ; DATAOUT          ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|Rmult[26]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2  ; DATAOUT          ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|Rmult[27]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2  ; DATAOUT          ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|Rmult[28]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2  ; DATAOUT          ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|Rmult[29]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2  ; DATAOUT          ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|Rmult[30]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2  ; DATAOUT          ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|Rmult[31]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2  ; DATAOUT          ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|Rmult[32]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2  ; DATAOUT          ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|Rmult[33]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2  ; DATAOUT          ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|Rmult[34]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2  ; DATAOUT          ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|Rmult[35]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2  ; DATAOUT          ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|reg_coef[0]                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|reg_coef[0]                   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|reg_coef[0]~_Duplicate_1                         ; Q                ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|reg_coef[0]~_Duplicate_1      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|reg_coef[0]~_Duplicate_1      ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|reg_coef[0]~_Duplicate_2                         ; Q                ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|reg_coef[0]~_Duplicate_2      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|reg_coef[0]~_Duplicate_2      ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|reg_coef[0]~_Duplicate_3                         ; Q                ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|reg_coef[1]                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|reg_coef[1]                   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|reg_coef[1]~_Duplicate_1                         ; Q                ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|reg_coef[1]~_Duplicate_1      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|reg_coef[1]~_Duplicate_1      ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|reg_coef[1]~_Duplicate_2                         ; Q                ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|reg_coef[1]~_Duplicate_2      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|reg_coef[1]~_Duplicate_2      ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|reg_coef[1]~_Duplicate_3                         ; Q                ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|reg_coef[2]                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|reg_coef[2]                   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|reg_coef[2]~_Duplicate_1                         ; Q                ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|reg_coef[2]~_Duplicate_1      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|reg_coef[2]~_Duplicate_1      ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|reg_coef[2]~_Duplicate_2                         ; Q                ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|reg_coef[2]~_Duplicate_2      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|reg_coef[2]~_Duplicate_2      ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|reg_coef[2]~_Duplicate_3                         ; Q                ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|reg_coef[3]                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|reg_coef[3]                   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|reg_coef[3]~_Duplicate_1                         ; Q                ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|reg_coef[3]~_Duplicate_1      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|reg_coef[3]~_Duplicate_1      ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|reg_coef[3]~_Duplicate_2                         ; Q                ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|reg_coef[3]~_Duplicate_2      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|reg_coef[3]~_Duplicate_2      ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|reg_coef[3]~_Duplicate_3                         ; Q                ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|reg_coef[4]                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|reg_coef[4]                   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|reg_coef[4]~_Duplicate_1                         ; Q                ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|reg_coef[4]~_Duplicate_1      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|reg_coef[4]~_Duplicate_1      ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|reg_coef[4]~_Duplicate_2                         ; Q                ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|reg_coef[4]~_Duplicate_2      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|reg_coef[4]~_Duplicate_2      ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|reg_coef[4]~_Duplicate_3                         ; Q                ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|reg_coef[5]                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|reg_coef[5]                   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|reg_coef[5]~_Duplicate_1                         ; Q                ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|reg_coef[5]~_Duplicate_1      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|reg_coef[5]~_Duplicate_1      ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|reg_coef[5]~_Duplicate_2                         ; Q                ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|reg_coef[5]~_Duplicate_2      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|reg_coef[5]~_Duplicate_2      ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|reg_coef[5]~_Duplicate_3                         ; Q                ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|reg_coef[6]                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|reg_coef[6]                   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|reg_coef[6]~_Duplicate_1                         ; Q                ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|reg_coef[6]~_Duplicate_1      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|reg_coef[6]~_Duplicate_1      ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|reg_coef[6]~_Duplicate_2                         ; Q                ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|reg_coef[6]~_Duplicate_2      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|reg_coef[6]~_Duplicate_2      ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|reg_coef[6]~_Duplicate_3                         ; Q                ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|reg_coef[7]                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|reg_coef[7]                   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|reg_coef[7]~_Duplicate_1                         ; Q                ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|reg_coef[7]~_Duplicate_1      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|reg_coef[7]~_Duplicate_1      ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|reg_coef[7]~_Duplicate_2                         ; Q                ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|reg_coef[7]~_Duplicate_2      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|reg_coef[7]~_Duplicate_2      ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|reg_coef[7]~_Duplicate_3                         ; Q                ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|reg_coef[8]                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|reg_coef[8]                   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|reg_coef[8]~_Duplicate_1                         ; Q                ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|reg_coef[8]~_Duplicate_1      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|reg_coef[8]~_Duplicate_1      ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|reg_coef[8]~_Duplicate_2                         ; Q                ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|reg_coef[8]~_Duplicate_2      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|reg_coef[8]~_Duplicate_2      ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|reg_coef[8]~_Duplicate_3                         ; Q                ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|reg_coef[9]                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|reg_coef[9]                   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|reg_coef[9]~_Duplicate_1                         ; Q                ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|reg_coef[9]~_Duplicate_1      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|reg_coef[9]~_Duplicate_1      ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|reg_coef[9]~_Duplicate_2                         ; Q                ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|reg_coef[9]~_Duplicate_2      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|reg_coef[9]~_Duplicate_2      ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|reg_coef[9]~_Duplicate_3                         ; Q                ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|reg_coef[10]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|reg_coef[10]                  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|reg_coef[10]~_Duplicate_1                        ; Q                ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|reg_coef[10]~_Duplicate_1     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|reg_coef[10]~_Duplicate_1     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|reg_coef[10]~_Duplicate_2                        ; Q                ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|reg_coef[10]~_Duplicate_2     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|reg_coef[10]~_Duplicate_2     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|reg_coef[10]~_Duplicate_3                        ; Q                ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|reg_coef[11]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|reg_coef[11]                  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|reg_coef[11]~_Duplicate_1                        ; Q                ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|reg_coef[11]~_Duplicate_1     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|reg_coef[11]~_Duplicate_1     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|reg_coef[11]~_Duplicate_2                        ; Q                ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|reg_coef[11]~_Duplicate_2     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|reg_coef[11]~_Duplicate_2     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|reg_coef[11]~_Duplicate_3                        ; Q                ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|reg_coef[12]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|reg_coef[12]                  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|reg_coef[12]~_Duplicate_1                        ; Q                ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|reg_coef[12]~_Duplicate_1     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|reg_coef[12]~_Duplicate_1     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|reg_coef[12]~_Duplicate_2                        ; Q                ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|reg_coef[12]~_Duplicate_2     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|reg_coef[12]~_Duplicate_2     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|reg_coef[12]~_Duplicate_3                        ; Q                ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|reg_coef[13]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|reg_coef[13]                  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|reg_coef[13]~_Duplicate_1                        ; Q                ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|reg_coef[13]~_Duplicate_1     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|reg_coef[13]~_Duplicate_1     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|reg_coef[13]~_Duplicate_2                        ; Q                ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|reg_coef[13]~_Duplicate_2     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|reg_coef[13]~_Duplicate_2     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|reg_coef[13]~_Duplicate_3                        ; Q                ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|reg_coef[14]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|reg_coef[14]                  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|reg_coef[14]~_Duplicate_1                        ; Q                ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|reg_coef[14]~_Duplicate_1     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|reg_coef[14]~_Duplicate_1     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|reg_coef[14]~_Duplicate_2                        ; Q                ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|reg_coef[14]~_Duplicate_2     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|reg_coef[14]~_Duplicate_2     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|reg_coef[14]~_Duplicate_3                        ; Q                ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|reg_coef[15]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|reg_coef[15]                  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|reg_coef[15]~_Duplicate_1                        ; Q                ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|reg_coef[15]~_Duplicate_1     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|reg_coef[15]~_Duplicate_1     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|reg_coef[15]~_Duplicate_2                        ; Q                ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|reg_coef[15]~_Duplicate_2     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|reg_coef[15]~_Duplicate_2     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|reg_coef[15]~_Duplicate_3                        ; Q                ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|reg_coef[16]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|reg_coef[16]                  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|reg_coef[16]~_Duplicate_1                        ; Q                ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|reg_coef[16]~_Duplicate_1     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|reg_coef[16]~_Duplicate_1     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|reg_coef[16]~_Duplicate_2                        ; Q                ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|reg_coef[16]~_Duplicate_2     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|reg_coef[16]~_Duplicate_2     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|reg_coef[16]~_Duplicate_3                        ; Q                ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|reg_coef[17]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|reg_coef[17]                  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|reg_coef[17]~_Duplicate_1                        ; Q                ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|reg_coef[17]~_Duplicate_1     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|reg_coef[17]~_Duplicate_1     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|reg_coef[17]~_Duplicate_2                        ; Q                ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|reg_coef[17]~_Duplicate_2     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|reg_coef[17]~_Duplicate_2     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|reg_coef[17]~_Duplicate_3                        ; Q                ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|reg_q[0]                      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|reg_q[1]                      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|reg_q[2]                      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|reg_q[3]                      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|reg_q[4]                      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|reg_q[5]                      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|reg_q[6]                      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|reg_q[7]                      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|reg_q[8]                      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|reg_q[9]                      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|reg_q[10]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|reg_q[11]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|reg_q[12]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|reg_q[13]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|reg_q[14]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|reg_q[15]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|reg_q[16]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|reg_q[17]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|Rmult[11]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2  ; DATAOUT          ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|Rmult[12]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2  ; DATAOUT          ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|Rmult[13]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2  ; DATAOUT          ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|Rmult[14]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2  ; DATAOUT          ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|Rmult[15]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2  ; DATAOUT          ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|Rmult[16]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2  ; DATAOUT          ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|Rmult[17]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2  ; DATAOUT          ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|Rmult[18]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2  ; DATAOUT          ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|Rmult[19]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2  ; DATAOUT          ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|Rmult[20]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2  ; DATAOUT          ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|Rmult[21]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2  ; DATAOUT          ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|Rmult[22]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2  ; DATAOUT          ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|Rmult[23]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2  ; DATAOUT          ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|Rmult[24]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2  ; DATAOUT          ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|Rmult[25]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2  ; DATAOUT          ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|Rmult[26]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2  ; DATAOUT          ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|Rmult[27]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2  ; DATAOUT          ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|Rmult[28]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2  ; DATAOUT          ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|Rmult[29]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2  ; DATAOUT          ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|Rmult[30]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2  ; DATAOUT          ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|Rmult[31]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2  ; DATAOUT          ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|Rmult[32]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2  ; DATAOUT          ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|Rmult[33]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2  ; DATAOUT          ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|Rmult[34]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2  ; DATAOUT          ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|Rmult[35]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2  ; DATAOUT          ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|reg_coef[0]                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|reg_coef[0]                   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|reg_coef[0]~_Duplicate_1                         ; Q                ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|reg_coef[0]~_Duplicate_1      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|reg_coef[0]~_Duplicate_1      ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|reg_coef[0]~_Duplicate_2                         ; Q                ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|reg_coef[0]~_Duplicate_2      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|reg_coef[0]~_Duplicate_2      ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|reg_coef[0]~_Duplicate_3                         ; Q                ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|reg_coef[1]                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|reg_coef[1]                   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|reg_coef[1]~_Duplicate_1                         ; Q                ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|reg_coef[1]~_Duplicate_1      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|reg_coef[1]~_Duplicate_1      ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|reg_coef[1]~_Duplicate_2                         ; Q                ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|reg_coef[1]~_Duplicate_2      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|reg_coef[1]~_Duplicate_2      ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|reg_coef[1]~_Duplicate_3                         ; Q                ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|reg_coef[2]                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|reg_coef[2]                   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|reg_coef[2]~_Duplicate_1                         ; Q                ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|reg_coef[2]~_Duplicate_1      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|reg_coef[2]~_Duplicate_1      ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|reg_coef[2]~_Duplicate_2                         ; Q                ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|reg_coef[2]~_Duplicate_2      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|reg_coef[2]~_Duplicate_2      ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|reg_coef[2]~_Duplicate_3                         ; Q                ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|reg_coef[3]                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|reg_coef[3]                   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|reg_coef[3]~_Duplicate_1                         ; Q                ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|reg_coef[3]~_Duplicate_1      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|reg_coef[3]~_Duplicate_1      ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|reg_coef[3]~_Duplicate_2                         ; Q                ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|reg_coef[3]~_Duplicate_2      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|reg_coef[3]~_Duplicate_2      ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|reg_coef[3]~_Duplicate_3                         ; Q                ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|reg_coef[4]                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|reg_coef[4]                   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|reg_coef[4]~_Duplicate_1                         ; Q                ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|reg_coef[4]~_Duplicate_1      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|reg_coef[4]~_Duplicate_1      ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|reg_coef[4]~_Duplicate_2                         ; Q                ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|reg_coef[4]~_Duplicate_2      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|reg_coef[4]~_Duplicate_2      ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|reg_coef[4]~_Duplicate_3                         ; Q                ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|reg_coef[5]                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|reg_coef[5]                   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|reg_coef[5]~_Duplicate_1                         ; Q                ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|reg_coef[5]~_Duplicate_1      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|reg_coef[5]~_Duplicate_1      ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|reg_coef[5]~_Duplicate_2                         ; Q                ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|reg_coef[5]~_Duplicate_2      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|reg_coef[5]~_Duplicate_2      ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|reg_coef[5]~_Duplicate_3                         ; Q                ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|reg_coef[6]                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|reg_coef[6]                   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|reg_coef[6]~_Duplicate_1                         ; Q                ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|reg_coef[6]~_Duplicate_1      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|reg_coef[6]~_Duplicate_1      ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|reg_coef[6]~_Duplicate_2                         ; Q                ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|reg_coef[6]~_Duplicate_2      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|reg_coef[6]~_Duplicate_2      ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|reg_coef[6]~_Duplicate_3                         ; Q                ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|reg_coef[7]                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|reg_coef[7]                   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|reg_coef[7]~_Duplicate_1                         ; Q                ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|reg_coef[7]~_Duplicate_1      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|reg_coef[7]~_Duplicate_1      ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|reg_coef[7]~_Duplicate_2                         ; Q                ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|reg_coef[7]~_Duplicate_2      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|reg_coef[7]~_Duplicate_2      ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|reg_coef[7]~_Duplicate_3                         ; Q                ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|reg_coef[8]                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|reg_coef[8]                   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|reg_coef[8]~_Duplicate_1                         ; Q                ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|reg_coef[8]~_Duplicate_1      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|reg_coef[8]~_Duplicate_1      ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|reg_coef[8]~_Duplicate_2                         ; Q                ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|reg_coef[8]~_Duplicate_2      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|reg_coef[8]~_Duplicate_2      ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|reg_coef[8]~_Duplicate_3                         ; Q                ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|reg_coef[9]                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|reg_coef[9]                   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|reg_coef[9]~_Duplicate_1                         ; Q                ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|reg_coef[9]~_Duplicate_1      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|reg_coef[9]~_Duplicate_1      ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|reg_coef[9]~_Duplicate_2                         ; Q                ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|reg_coef[9]~_Duplicate_2      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|reg_coef[9]~_Duplicate_2      ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|reg_coef[9]~_Duplicate_3                         ; Q                ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|reg_coef[10]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|reg_coef[10]                  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|reg_coef[10]~_Duplicate_1                        ; Q                ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|reg_coef[10]~_Duplicate_1     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|reg_coef[10]~_Duplicate_1     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|reg_coef[10]~_Duplicate_2                        ; Q                ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|reg_coef[10]~_Duplicate_2     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|reg_coef[10]~_Duplicate_2     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|reg_coef[10]~_Duplicate_3                        ; Q                ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|reg_coef[11]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|reg_coef[11]                  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|reg_coef[11]~_Duplicate_1                        ; Q                ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|reg_coef[11]~_Duplicate_1     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|reg_coef[11]~_Duplicate_1     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|reg_coef[11]~_Duplicate_2                        ; Q                ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|reg_coef[11]~_Duplicate_2     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|reg_coef[11]~_Duplicate_2     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|reg_coef[11]~_Duplicate_3                        ; Q                ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|reg_coef[12]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|reg_coef[12]                  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|reg_coef[12]~_Duplicate_1                        ; Q                ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|reg_coef[12]~_Duplicate_1     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|reg_coef[12]~_Duplicate_1     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|reg_coef[12]~_Duplicate_2                        ; Q                ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|reg_coef[12]~_Duplicate_2     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|reg_coef[12]~_Duplicate_2     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|reg_coef[12]~_Duplicate_3                        ; Q                ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|reg_coef[13]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|reg_coef[13]                  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|reg_coef[13]~_Duplicate_1                        ; Q                ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|reg_coef[13]~_Duplicate_1     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|reg_coef[13]~_Duplicate_1     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|reg_coef[13]~_Duplicate_2                        ; Q                ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|reg_coef[13]~_Duplicate_2     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|reg_coef[13]~_Duplicate_2     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|reg_coef[13]~_Duplicate_3                        ; Q                ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|reg_coef[14]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|reg_coef[14]                  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|reg_coef[14]~_Duplicate_1                        ; Q                ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|reg_coef[14]~_Duplicate_1     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|reg_coef[14]~_Duplicate_1     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|reg_coef[14]~_Duplicate_2                        ; Q                ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|reg_coef[14]~_Duplicate_2     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|reg_coef[14]~_Duplicate_2     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|reg_coef[14]~_Duplicate_3                        ; Q                ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|reg_coef[15]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|reg_coef[15]                  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|reg_coef[15]~_Duplicate_1                        ; Q                ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|reg_coef[15]~_Duplicate_1     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|reg_coef[15]~_Duplicate_1     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|reg_coef[15]~_Duplicate_2                        ; Q                ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|reg_coef[15]~_Duplicate_2     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|reg_coef[15]~_Duplicate_2     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|reg_coef[15]~_Duplicate_3                        ; Q                ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|reg_coef[16]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|reg_coef[16]                  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|reg_coef[16]~_Duplicate_1                        ; Q                ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|reg_coef[16]~_Duplicate_1     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|reg_coef[16]~_Duplicate_1     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|reg_coef[16]~_Duplicate_2                        ; Q                ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|reg_coef[16]~_Duplicate_2     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|reg_coef[16]~_Duplicate_2     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|reg_coef[16]~_Duplicate_3                        ; Q                ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|reg_coef[17]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|reg_coef[17]                  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|reg_coef[17]~_Duplicate_1                        ; Q                ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|reg_coef[17]~_Duplicate_1     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|reg_coef[17]~_Duplicate_1     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|reg_coef[17]~_Duplicate_2                        ; Q                ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|reg_coef[17]~_Duplicate_2     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|reg_coef[17]~_Duplicate_2     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|reg_coef[17]~_Duplicate_3                        ; Q                ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|reg_q[0]                      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|reg_q[1]                      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|reg_q[2]                      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|reg_q[3]                      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|reg_q[4]                      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|reg_q[5]                      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|reg_q[6]                      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|reg_q[7]                      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|reg_q[8]                      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|reg_q[9]                      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|reg_q[10]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|reg_q[11]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|reg_q[12]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|reg_q[13]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|reg_q[14]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|reg_q[15]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|reg_q[16]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|reg_q[17]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|Rmult[11]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2  ; DATAOUT          ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|Rmult[12]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2  ; DATAOUT          ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|Rmult[13]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2  ; DATAOUT          ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|Rmult[14]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2  ; DATAOUT          ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|Rmult[15]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2  ; DATAOUT          ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|Rmult[16]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2  ; DATAOUT          ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|Rmult[17]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2  ; DATAOUT          ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|Rmult[18]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2  ; DATAOUT          ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|Rmult[19]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2  ; DATAOUT          ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|Rmult[20]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2  ; DATAOUT          ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|Rmult[21]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2  ; DATAOUT          ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|Rmult[22]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2  ; DATAOUT          ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|Rmult[23]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2  ; DATAOUT          ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|Rmult[24]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2  ; DATAOUT          ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|Rmult[25]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2  ; DATAOUT          ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|Rmult[26]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2  ; DATAOUT          ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|Rmult[27]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2  ; DATAOUT          ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|Rmult[28]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2  ; DATAOUT          ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|Rmult[29]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2  ; DATAOUT          ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|Rmult[30]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2  ; DATAOUT          ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|Rmult[31]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2  ; DATAOUT          ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|Rmult[32]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2  ; DATAOUT          ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|Rmult[33]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2  ; DATAOUT          ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|Rmult[34]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2  ; DATAOUT          ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|Rmult[35]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2  ; DATAOUT          ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|reg_coef[0]                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|reg_coef[0]                   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|reg_coef[0]~_Duplicate_1                         ; Q                ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|reg_coef[0]~_Duplicate_1      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|reg_coef[0]~_Duplicate_1      ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|reg_coef[0]~_Duplicate_2                         ; Q                ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|reg_coef[0]~_Duplicate_2      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|reg_coef[0]~_Duplicate_2      ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|reg_coef[0]~_Duplicate_3                         ; Q                ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|reg_coef[1]                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|reg_coef[1]                   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|reg_coef[1]~_Duplicate_1                         ; Q                ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|reg_coef[1]~_Duplicate_1      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|reg_coef[1]~_Duplicate_1      ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|reg_coef[1]~_Duplicate_2                         ; Q                ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|reg_coef[1]~_Duplicate_2      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|reg_coef[1]~_Duplicate_2      ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|reg_coef[1]~_Duplicate_3                         ; Q                ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|reg_coef[2]                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|reg_coef[2]                   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|reg_coef[2]~_Duplicate_1                         ; Q                ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|reg_coef[2]~_Duplicate_1      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|reg_coef[2]~_Duplicate_1      ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|reg_coef[2]~_Duplicate_2                         ; Q                ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|reg_coef[2]~_Duplicate_2      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|reg_coef[2]~_Duplicate_2      ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|reg_coef[2]~_Duplicate_3                         ; Q                ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|reg_coef[3]                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|reg_coef[3]                   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|reg_coef[3]~_Duplicate_1                         ; Q                ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|reg_coef[3]~_Duplicate_1      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|reg_coef[3]~_Duplicate_1      ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|reg_coef[3]~_Duplicate_2                         ; Q                ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|reg_coef[3]~_Duplicate_2      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|reg_coef[3]~_Duplicate_2      ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|reg_coef[3]~_Duplicate_3                         ; Q                ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|reg_coef[4]                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|reg_coef[4]                   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|reg_coef[4]~_Duplicate_1                         ; Q                ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|reg_coef[4]~_Duplicate_1      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|reg_coef[4]~_Duplicate_1      ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|reg_coef[4]~_Duplicate_2                         ; Q                ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|reg_coef[4]~_Duplicate_2      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|reg_coef[4]~_Duplicate_2      ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|reg_coef[4]~_Duplicate_3                         ; Q                ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|reg_coef[5]                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|reg_coef[5]                   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|reg_coef[5]~_Duplicate_1                         ; Q                ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|reg_coef[5]~_Duplicate_1      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|reg_coef[5]~_Duplicate_1      ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|reg_coef[5]~_Duplicate_2                         ; Q                ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|reg_coef[5]~_Duplicate_2      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|reg_coef[5]~_Duplicate_2      ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|reg_coef[5]~_Duplicate_3                         ; Q                ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|reg_coef[6]                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|reg_coef[6]                   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|reg_coef[6]~_Duplicate_1                         ; Q                ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|reg_coef[6]~_Duplicate_1      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|reg_coef[6]~_Duplicate_1      ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|reg_coef[6]~_Duplicate_2                         ; Q                ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|reg_coef[6]~_Duplicate_2      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|reg_coef[6]~_Duplicate_2      ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|reg_coef[6]~_Duplicate_3                         ; Q                ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|reg_coef[7]                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|reg_coef[7]                   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|reg_coef[7]~_Duplicate_1                         ; Q                ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|reg_coef[7]~_Duplicate_1      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|reg_coef[7]~_Duplicate_1      ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|reg_coef[7]~_Duplicate_2                         ; Q                ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|reg_coef[7]~_Duplicate_2      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|reg_coef[7]~_Duplicate_2      ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|reg_coef[7]~_Duplicate_3                         ; Q                ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|reg_coef[8]                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|reg_coef[8]                   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|reg_coef[8]~_Duplicate_1                         ; Q                ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|reg_coef[8]~_Duplicate_1      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|reg_coef[8]~_Duplicate_1      ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|reg_coef[8]~_Duplicate_2                         ; Q                ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|reg_coef[8]~_Duplicate_2      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|reg_coef[8]~_Duplicate_2      ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|reg_coef[8]~_Duplicate_3                         ; Q                ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|reg_coef[9]                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|reg_coef[9]                   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|reg_coef[9]~_Duplicate_1                         ; Q                ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|reg_coef[9]~_Duplicate_1      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|reg_coef[9]~_Duplicate_1      ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|reg_coef[9]~_Duplicate_2                         ; Q                ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|reg_coef[9]~_Duplicate_2      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|reg_coef[9]~_Duplicate_2      ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|reg_coef[9]~_Duplicate_3                         ; Q                ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|reg_coef[10]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|reg_coef[10]                  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|reg_coef[10]~_Duplicate_1                        ; Q                ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|reg_coef[10]~_Duplicate_1     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|reg_coef[10]~_Duplicate_1     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|reg_coef[10]~_Duplicate_2                        ; Q                ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|reg_coef[10]~_Duplicate_2     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|reg_coef[10]~_Duplicate_2     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|reg_coef[10]~_Duplicate_3                        ; Q                ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|reg_coef[11]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|reg_coef[11]                  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|reg_coef[11]~_Duplicate_1                        ; Q                ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|reg_coef[11]~_Duplicate_1     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|reg_coef[11]~_Duplicate_1     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|reg_coef[11]~_Duplicate_2                        ; Q                ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|reg_coef[11]~_Duplicate_2     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|reg_coef[11]~_Duplicate_2     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|reg_coef[11]~_Duplicate_3                        ; Q                ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|reg_coef[12]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|reg_coef[12]                  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|reg_coef[12]~_Duplicate_1                        ; Q                ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|reg_coef[12]~_Duplicate_1     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|reg_coef[12]~_Duplicate_1     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|reg_coef[12]~_Duplicate_2                        ; Q                ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|reg_coef[12]~_Duplicate_2     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|reg_coef[12]~_Duplicate_2     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|reg_coef[12]~_Duplicate_3                        ; Q                ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|reg_coef[13]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|reg_coef[13]                  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|reg_coef[13]~_Duplicate_1                        ; Q                ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|reg_coef[13]~_Duplicate_1     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|reg_coef[13]~_Duplicate_1     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|reg_coef[13]~_Duplicate_2                        ; Q                ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|reg_coef[13]~_Duplicate_2     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|reg_coef[13]~_Duplicate_2     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|reg_coef[13]~_Duplicate_3                        ; Q                ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|reg_coef[14]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|reg_coef[14]                  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|reg_coef[14]~_Duplicate_1                        ; Q                ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|reg_coef[14]~_Duplicate_1     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|reg_coef[14]~_Duplicate_1     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|reg_coef[14]~_Duplicate_2                        ; Q                ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|reg_coef[14]~_Duplicate_2     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|reg_coef[14]~_Duplicate_2     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|reg_coef[14]~_Duplicate_3                        ; Q                ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|reg_coef[15]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|reg_coef[15]                  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|reg_coef[15]~_Duplicate_1                        ; Q                ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|reg_coef[15]~_Duplicate_1     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|reg_coef[15]~_Duplicate_1     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|reg_coef[15]~_Duplicate_2                        ; Q                ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|reg_coef[15]~_Duplicate_2     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|reg_coef[15]~_Duplicate_2     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|reg_coef[15]~_Duplicate_3                        ; Q                ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|reg_coef[16]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|reg_coef[16]                  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|reg_coef[16]~_Duplicate_1                        ; Q                ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|reg_coef[16]~_Duplicate_1     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|reg_coef[16]~_Duplicate_1     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|reg_coef[16]~_Duplicate_2                        ; Q                ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|reg_coef[16]~_Duplicate_2     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|reg_coef[16]~_Duplicate_2     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|reg_coef[16]~_Duplicate_3                        ; Q                ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|reg_coef[17]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|reg_coef[17]                  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|reg_coef[17]~_Duplicate_1                        ; Q                ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|reg_coef[17]~_Duplicate_1     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|reg_coef[17]~_Duplicate_1     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|reg_coef[17]~_Duplicate_2                        ; Q                ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|reg_coef[17]~_Duplicate_2     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|reg_coef[17]~_Duplicate_2     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|reg_coef[17]~_Duplicate_3                        ; Q                ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|reg_q[0]                      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|reg_q[1]                      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|reg_q[2]                      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|reg_q[3]                      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|reg_q[4]                      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|reg_q[5]                      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|reg_q[6]                      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|reg_q[7]                      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|reg_q[8]                      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|reg_q[9]                      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|reg_q[10]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|reg_q[11]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|reg_q[12]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|reg_q[13]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|reg_q[14]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|reg_q[15]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|reg_q[16]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|reg_q[17]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|Rmult[11]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2  ; DATAOUT          ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|Rmult[12]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2  ; DATAOUT          ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|Rmult[13]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2  ; DATAOUT          ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|Rmult[14]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2  ; DATAOUT          ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|Rmult[15]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2  ; DATAOUT          ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|Rmult[16]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2  ; DATAOUT          ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|Rmult[17]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2  ; DATAOUT          ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|Rmult[18]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2  ; DATAOUT          ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|Rmult[19]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2  ; DATAOUT          ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|Rmult[20]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2  ; DATAOUT          ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|Rmult[21]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2  ; DATAOUT          ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|Rmult[22]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2  ; DATAOUT          ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|Rmult[23]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2  ; DATAOUT          ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|Rmult[24]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2  ; DATAOUT          ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|Rmult[25]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2  ; DATAOUT          ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|Rmult[26]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2  ; DATAOUT          ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|Rmult[27]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2  ; DATAOUT          ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|Rmult[28]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2  ; DATAOUT          ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|Rmult[29]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2  ; DATAOUT          ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|Rmult[30]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2  ; DATAOUT          ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|Rmult[31]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2  ; DATAOUT          ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|Rmult[32]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2  ; DATAOUT          ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|Rmult[33]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2  ; DATAOUT          ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|Rmult[34]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2  ; DATAOUT          ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|Rmult[35]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2  ; DATAOUT          ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|reg_coef[0]                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|reg_coef[0]                   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|reg_coef[0]~_Duplicate_1                         ; Q                ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|reg_coef[0]~_Duplicate_1      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|reg_coef[0]~_Duplicate_1      ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|reg_coef[0]~_Duplicate_2                         ; Q                ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|reg_coef[0]~_Duplicate_2      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|reg_coef[0]~_Duplicate_2      ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|reg_coef[0]~_Duplicate_3                         ; Q                ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|reg_coef[1]                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|reg_coef[1]                   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|reg_coef[1]~_Duplicate_1                         ; Q                ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|reg_coef[1]~_Duplicate_1      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|reg_coef[1]~_Duplicate_1      ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|reg_coef[1]~_Duplicate_2                         ; Q                ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|reg_coef[1]~_Duplicate_2      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|reg_coef[1]~_Duplicate_2      ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|reg_coef[1]~_Duplicate_3                         ; Q                ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|reg_coef[2]                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|reg_coef[2]                   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|reg_coef[2]~_Duplicate_1                         ; Q                ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|reg_coef[2]~_Duplicate_1      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|reg_coef[2]~_Duplicate_1      ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|reg_coef[2]~_Duplicate_2                         ; Q                ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|reg_coef[2]~_Duplicate_2      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|reg_coef[2]~_Duplicate_2      ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|reg_coef[2]~_Duplicate_3                         ; Q                ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|reg_coef[3]                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|reg_coef[3]                   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|reg_coef[3]~_Duplicate_1                         ; Q                ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|reg_coef[3]~_Duplicate_1      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|reg_coef[3]~_Duplicate_1      ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|reg_coef[3]~_Duplicate_2                         ; Q                ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|reg_coef[3]~_Duplicate_2      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|reg_coef[3]~_Duplicate_2      ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|reg_coef[3]~_Duplicate_3                         ; Q                ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|reg_coef[4]                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|reg_coef[4]                   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|reg_coef[4]~_Duplicate_1                         ; Q                ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|reg_coef[4]~_Duplicate_1      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|reg_coef[4]~_Duplicate_1      ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|reg_coef[4]~_Duplicate_2                         ; Q                ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|reg_coef[4]~_Duplicate_2      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|reg_coef[4]~_Duplicate_2      ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|reg_coef[4]~_Duplicate_3                         ; Q                ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|reg_coef[5]                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|reg_coef[5]                   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|reg_coef[5]~_Duplicate_1                         ; Q                ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|reg_coef[5]~_Duplicate_1      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|reg_coef[5]~_Duplicate_1      ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|reg_coef[5]~_Duplicate_2                         ; Q                ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|reg_coef[5]~_Duplicate_2      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|reg_coef[5]~_Duplicate_2      ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|reg_coef[5]~_Duplicate_3                         ; Q                ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|reg_coef[6]                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|reg_coef[6]                   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|reg_coef[6]~_Duplicate_1                         ; Q                ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|reg_coef[6]~_Duplicate_1      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|reg_coef[6]~_Duplicate_1      ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|reg_coef[6]~_Duplicate_2                         ; Q                ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|reg_coef[6]~_Duplicate_2      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|reg_coef[6]~_Duplicate_2      ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|reg_coef[6]~_Duplicate_3                         ; Q                ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|reg_coef[7]                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|reg_coef[7]                   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|reg_coef[7]~_Duplicate_1                         ; Q                ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|reg_coef[7]~_Duplicate_1      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|reg_coef[7]~_Duplicate_1      ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|reg_coef[7]~_Duplicate_2                         ; Q                ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|reg_coef[7]~_Duplicate_2      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|reg_coef[7]~_Duplicate_2      ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|reg_coef[7]~_Duplicate_3                         ; Q                ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|reg_coef[8]                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|reg_coef[8]                   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|reg_coef[8]~_Duplicate_1                         ; Q                ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|reg_coef[8]~_Duplicate_1      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|reg_coef[8]~_Duplicate_1      ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|reg_coef[8]~_Duplicate_2                         ; Q                ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|reg_coef[8]~_Duplicate_2      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|reg_coef[8]~_Duplicate_2      ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|reg_coef[8]~_Duplicate_3                         ; Q                ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|reg_coef[9]                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|reg_coef[9]                   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|reg_coef[9]~_Duplicate_1                         ; Q                ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|reg_coef[9]~_Duplicate_1      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|reg_coef[9]~_Duplicate_1      ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|reg_coef[9]~_Duplicate_2                         ; Q                ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|reg_coef[9]~_Duplicate_2      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|reg_coef[9]~_Duplicate_2      ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|reg_coef[9]~_Duplicate_3                         ; Q                ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|reg_coef[10]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|reg_coef[10]                  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|reg_coef[10]~_Duplicate_1                        ; Q                ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|reg_coef[10]~_Duplicate_1     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|reg_coef[10]~_Duplicate_1     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|reg_coef[10]~_Duplicate_2                        ; Q                ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|reg_coef[10]~_Duplicate_2     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|reg_coef[10]~_Duplicate_2     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|reg_coef[10]~_Duplicate_3                        ; Q                ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|reg_coef[11]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|reg_coef[11]                  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|reg_coef[11]~_Duplicate_1                        ; Q                ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|reg_coef[11]~_Duplicate_1     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|reg_coef[11]~_Duplicate_1     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|reg_coef[11]~_Duplicate_2                        ; Q                ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|reg_coef[11]~_Duplicate_2     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|reg_coef[11]~_Duplicate_2     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|reg_coef[11]~_Duplicate_3                        ; Q                ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|reg_coef[12]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|reg_coef[12]                  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|reg_coef[12]~_Duplicate_1                        ; Q                ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|reg_coef[12]~_Duplicate_1     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|reg_coef[12]~_Duplicate_1     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|reg_coef[12]~_Duplicate_2                        ; Q                ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|reg_coef[12]~_Duplicate_2     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|reg_coef[12]~_Duplicate_2     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|reg_coef[12]~_Duplicate_3                        ; Q                ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|reg_coef[13]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|reg_coef[13]                  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|reg_coef[13]~_Duplicate_1                        ; Q                ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|reg_coef[13]~_Duplicate_1     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|reg_coef[13]~_Duplicate_1     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|reg_coef[13]~_Duplicate_2                        ; Q                ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|reg_coef[13]~_Duplicate_2     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|reg_coef[13]~_Duplicate_2     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|reg_coef[13]~_Duplicate_3                        ; Q                ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|reg_coef[14]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|reg_coef[14]                  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|reg_coef[14]~_Duplicate_1                        ; Q                ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|reg_coef[14]~_Duplicate_1     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|reg_coef[14]~_Duplicate_1     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|reg_coef[14]~_Duplicate_2                        ; Q                ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|reg_coef[14]~_Duplicate_2     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|reg_coef[14]~_Duplicate_2     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|reg_coef[14]~_Duplicate_3                        ; Q                ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|reg_coef[15]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|reg_coef[15]                  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|reg_coef[15]~_Duplicate_1                        ; Q                ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|reg_coef[15]~_Duplicate_1     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|reg_coef[15]~_Duplicate_1     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|reg_coef[15]~_Duplicate_2                        ; Q                ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|reg_coef[15]~_Duplicate_2     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|reg_coef[15]~_Duplicate_2     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|reg_coef[15]~_Duplicate_3                        ; Q                ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|reg_coef[16]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|reg_coef[16]                  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|reg_coef[16]~_Duplicate_1                        ; Q                ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|reg_coef[16]~_Duplicate_1     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|reg_coef[16]~_Duplicate_1     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|reg_coef[16]~_Duplicate_2                        ; Q                ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|reg_coef[16]~_Duplicate_2     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|reg_coef[16]~_Duplicate_2     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|reg_coef[16]~_Duplicate_3                        ; Q                ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|reg_coef[17]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|reg_coef[17]                  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|reg_coef[17]~_Duplicate_1                        ; Q                ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|reg_coef[17]~_Duplicate_1     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|reg_coef[17]~_Duplicate_1     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|reg_coef[17]~_Duplicate_2                        ; Q                ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|reg_coef[17]~_Duplicate_2     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|reg_coef[17]~_Duplicate_2     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|reg_coef[17]~_Duplicate_3                        ; Q                ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|reg_q[0]                      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|reg_q[1]                      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|reg_q[2]                      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|reg_q[3]                      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|reg_q[4]                      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|reg_q[5]                      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|reg_q[6]                      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|reg_q[7]                      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|reg_q[8]                      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|reg_q[9]                      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|reg_q[10]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|reg_q[11]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|reg_q[12]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|reg_q[13]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|reg_q[14]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|reg_q[15]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|reg_q[16]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|reg_q[17]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:A|reg_q[0]                      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:A|reg_q[1]                      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:A|reg_q[2]                      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:A|reg_q[3]                      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:A|reg_q[4]                      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:A|reg_q[5]                      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:A|reg_q[6]                      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:A|reg_q[7]                      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:A|reg_q[8]                      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:A|reg_q[9]                      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:A|reg_q[10]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:A|reg_q[11]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:A|reg_q[12]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:A|reg_q[13]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:A|reg_q[14]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:A|reg_q[15]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:A|reg_q[16]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:A|reg_q[17]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:A|reg_q[18]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:A|reg_q[19]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:A|reg_q[20]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:A|reg_q[21]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:A|reg_q[22]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:A|reg_q[23]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:A|reg_q[24]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:A|reg_q[25]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:A|reg_q[26]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:A|reg_q[27]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:A|reg_q[28]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:A|reg_q[29]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:A|reg_q[30]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:A|reg_q[31]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:A|reg_q[32]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:A|reg_q[33]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:A|reg_q[34]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:A|reg_q[35]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:B|reg_q[0]                      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:B|reg_q[1]                      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:B|reg_q[2]                      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:B|reg_q[3]                      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:B|reg_q[4]                      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:B|reg_q[5]                      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:B|reg_q[6]                      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:B|reg_q[7]                      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:B|reg_q[8]                      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:B|reg_q[9]                      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:B|reg_q[10]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:B|reg_q[11]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:B|reg_q[12]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:B|reg_q[13]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:B|reg_q[14]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:B|reg_q[15]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:B|reg_q[16]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:B|reg_q[17]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:B|reg_q[18]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:B|reg_q[19]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:B|reg_q[20]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:B|reg_q[21]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:B|reg_q[22]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:B|reg_q[23]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:B|reg_q[24]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:B|reg_q[25]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:B|reg_q[26]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:B|reg_q[27]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:B|reg_q[28]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:B|reg_q[29]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:B|reg_q[30]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:B|reg_q[31]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:B|reg_q[32]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:B|reg_q[33]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:B|reg_q[34]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:B|reg_q[35]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:C|reg_q[0]                      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:C|reg_q[1]                      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:C|reg_q[2]                      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:C|reg_q[3]                      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:C|reg_q[4]                      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:C|reg_q[5]                      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:C|reg_q[6]                      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:C|reg_q[7]                      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:C|reg_q[8]                      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:C|reg_q[9]                      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:C|reg_q[10]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:C|reg_q[11]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:C|reg_q[12]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:C|reg_q[13]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:C|reg_q[14]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:C|reg_q[15]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:C|reg_q[16]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:C|reg_q[17]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:C|reg_q[18]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:C|reg_q[19]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:C|reg_q[20]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:C|reg_q[21]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:C|reg_q[22]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:C|reg_q[23]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:C|reg_q[24]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:C|reg_q[25]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:C|reg_q[26]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:C|reg_q[27]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:C|reg_q[28]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:C|reg_q[29]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:C|reg_q[30]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:C|reg_q[31]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:C|reg_q[32]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:C|reg_q[33]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:C|reg_q[34]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:C|reg_q[35]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:D|reg_q[0]                      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:D|reg_q[1]                      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:D|reg_q[2]                      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:D|reg_q[3]                      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:D|reg_q[4]                      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:D|reg_q[5]                      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:D|reg_q[6]                      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:D|reg_q[7]                      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:D|reg_q[8]                      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:D|reg_q[9]                      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:D|reg_q[10]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:D|reg_q[11]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:D|reg_q[12]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:D|reg_q[13]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:D|reg_q[14]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:D|reg_q[15]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:D|reg_q[16]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:D|reg_q[17]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:D|reg_q[18]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:D|reg_q[19]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:D|reg_q[20]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:D|reg_q[21]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:D|reg_q[22]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:D|reg_q[23]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:D|reg_q[24]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:D|reg_q[25]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:D|reg_q[26]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:D|reg_q[27]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:D|reg_q[28]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:D|reg_q[29]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:D|reg_q[30]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:D|reg_q[31]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:D|reg_q[32]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:D|reg_q[33]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:D|reg_q[34]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:D|reg_q[35]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[0]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[0]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[0]~_Duplicate_1                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[0]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[0]~_Duplicate_1        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[0]~_Duplicate_2                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[0]~_Duplicate_2        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[0]~_Duplicate_2        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[0]~_Duplicate_3                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[0]~_Duplicate_3        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[0]~_Duplicate_3        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[0]~_Duplicate_4                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[0]~_Duplicate_4        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[0]~_Duplicate_4        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[0]~_Duplicate_5                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[0]~_Duplicate_5        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[1]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[1]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[1]~_Duplicate_1                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[1]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[1]~_Duplicate_1        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[1]~_Duplicate_2                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[1]~_Duplicate_2        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[1]~_Duplicate_2        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[1]~_Duplicate_3                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[1]~_Duplicate_3        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[1]~_Duplicate_3        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[1]~_Duplicate_4                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[1]~_Duplicate_4        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[1]~_Duplicate_4        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[1]~_Duplicate_5                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[1]~_Duplicate_5        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[2]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[2]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[2]~_Duplicate_1                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[2]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[2]~_Duplicate_1        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[2]~_Duplicate_2                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[2]~_Duplicate_2        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[2]~_Duplicate_2        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[2]~_Duplicate_3                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[2]~_Duplicate_3        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[2]~_Duplicate_3        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[2]~_Duplicate_4                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[2]~_Duplicate_4        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[2]~_Duplicate_4        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[2]~_Duplicate_5                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[2]~_Duplicate_5        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[3]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[3]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[3]~_Duplicate_1                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[3]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[3]~_Duplicate_1        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[3]~_Duplicate_2                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[3]~_Duplicate_2        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[3]~_Duplicate_2        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[3]~_Duplicate_3                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[3]~_Duplicate_3        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[3]~_Duplicate_3        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[3]~_Duplicate_4                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[3]~_Duplicate_4        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[3]~_Duplicate_4        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[3]~_Duplicate_5                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[3]~_Duplicate_5        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[4]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[4]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[4]~_Duplicate_1                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[4]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[4]~_Duplicate_1        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[4]~_Duplicate_2                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[4]~_Duplicate_2        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[4]~_Duplicate_2        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[4]~_Duplicate_3                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[4]~_Duplicate_3        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[4]~_Duplicate_3        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[4]~_Duplicate_4                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[4]~_Duplicate_4        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[4]~_Duplicate_4        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[4]~_Duplicate_5                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[4]~_Duplicate_5        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[5]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[5]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[5]~_Duplicate_1                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[5]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[5]~_Duplicate_1        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[5]~_Duplicate_2                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[5]~_Duplicate_2        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[5]~_Duplicate_2        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[5]~_Duplicate_3                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[5]~_Duplicate_3        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[5]~_Duplicate_3        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[5]~_Duplicate_4                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[5]~_Duplicate_4        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[5]~_Duplicate_4        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[5]~_Duplicate_5                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[5]~_Duplicate_5        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[6]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[6]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[6]~_Duplicate_1                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[6]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[6]~_Duplicate_1        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[6]~_Duplicate_2                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[6]~_Duplicate_2        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[6]~_Duplicate_2        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[6]~_Duplicate_3                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[6]~_Duplicate_3        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[6]~_Duplicate_3        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[6]~_Duplicate_4                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[6]~_Duplicate_4        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[6]~_Duplicate_4        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[6]~_Duplicate_5                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[6]~_Duplicate_5        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[7]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[7]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[7]~_Duplicate_1                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[7]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[7]~_Duplicate_1        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[7]~_Duplicate_2                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[7]~_Duplicate_2        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[7]~_Duplicate_2        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[7]~_Duplicate_3                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[7]~_Duplicate_3        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[7]~_Duplicate_3        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[7]~_Duplicate_4                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[7]~_Duplicate_4        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[7]~_Duplicate_4        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[7]~_Duplicate_5                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[7]~_Duplicate_5        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[8]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[8]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[8]~_Duplicate_1                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[8]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[8]~_Duplicate_1        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[8]~_Duplicate_2                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[8]~_Duplicate_2        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[8]~_Duplicate_2        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[8]~_Duplicate_3                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[8]~_Duplicate_3        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[8]~_Duplicate_3        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[8]~_Duplicate_4                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[8]~_Duplicate_4        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[8]~_Duplicate_4        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[8]~_Duplicate_5                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[8]~_Duplicate_5        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[9]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[9]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[9]~_Duplicate_1                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[9]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[9]~_Duplicate_1        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[9]~_Duplicate_2                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[9]~_Duplicate_2        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[9]~_Duplicate_2        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[9]~_Duplicate_3                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[9]~_Duplicate_3        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[9]~_Duplicate_3        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[9]~_Duplicate_4                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[9]~_Duplicate_4        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[9]~_Duplicate_4        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[9]~_Duplicate_5                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[9]~_Duplicate_5        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[10]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[10]                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[10]~_Duplicate_1                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[10]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[10]~_Duplicate_1       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[10]~_Duplicate_2                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[10]~_Duplicate_2       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[10]~_Duplicate_2       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[10]~_Duplicate_3                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[10]~_Duplicate_3       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[10]~_Duplicate_3       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[10]~_Duplicate_4                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[10]~_Duplicate_4       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[10]~_Duplicate_4       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[10]~_Duplicate_5                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[10]~_Duplicate_5       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[11]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[11]                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[11]~_Duplicate_1                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[11]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[11]~_Duplicate_1       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[11]~_Duplicate_2                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[11]~_Duplicate_2       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[11]~_Duplicate_2       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[11]~_Duplicate_3                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[11]~_Duplicate_3       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[11]~_Duplicate_3       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[11]~_Duplicate_4                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[11]~_Duplicate_4       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[11]~_Duplicate_4       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[11]~_Duplicate_5                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[11]~_Duplicate_5       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[12]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[12]                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[12]~_Duplicate_1                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[12]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[12]~_Duplicate_1       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[12]~_Duplicate_2                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[12]~_Duplicate_2       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[12]~_Duplicate_2       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[12]~_Duplicate_3                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[12]~_Duplicate_3       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[12]~_Duplicate_3       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[12]~_Duplicate_4                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[12]~_Duplicate_4       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[12]~_Duplicate_4       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[12]~_Duplicate_5                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[12]~_Duplicate_5       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[13]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[13]                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[13]~_Duplicate_1                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[13]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[13]~_Duplicate_1       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[13]~_Duplicate_2                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[13]~_Duplicate_2       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[13]~_Duplicate_2       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[13]~_Duplicate_3                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[13]~_Duplicate_3       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[13]~_Duplicate_3       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[13]~_Duplicate_4                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[13]~_Duplicate_4       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[13]~_Duplicate_4       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[13]~_Duplicate_5                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[13]~_Duplicate_5       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[14]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[14]                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[14]~_Duplicate_1                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[14]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[14]~_Duplicate_1       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[14]~_Duplicate_2                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[14]~_Duplicate_2       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[14]~_Duplicate_2       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[14]~_Duplicate_3                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[14]~_Duplicate_3       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[14]~_Duplicate_3       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[14]~_Duplicate_4                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[14]~_Duplicate_4       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[14]~_Duplicate_4       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[14]~_Duplicate_5                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[14]~_Duplicate_5       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[15]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[15]                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[15]~_Duplicate_1                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[15]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[15]~_Duplicate_1       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[15]~_Duplicate_2                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[15]~_Duplicate_2       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[15]~_Duplicate_2       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[15]~_Duplicate_3                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[15]~_Duplicate_3       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[15]~_Duplicate_3       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[15]~_Duplicate_4                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[15]~_Duplicate_4       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[15]~_Duplicate_4       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[15]~_Duplicate_5                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[15]~_Duplicate_5       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[16]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[16]                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[16]~_Duplicate_1                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[16]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[16]~_Duplicate_1       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[16]~_Duplicate_2                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[16]~_Duplicate_2       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[16]~_Duplicate_2       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[16]~_Duplicate_3                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[16]~_Duplicate_3       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[16]~_Duplicate_3       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[16]~_Duplicate_4                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[16]~_Duplicate_4       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[16]~_Duplicate_4       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[16]~_Duplicate_5                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[16]~_Duplicate_5       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[17]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[17]                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[17]~_Duplicate_1                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[17]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[17]~_Duplicate_1       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[17]~_Duplicate_2                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[17]~_Duplicate_2       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[17]~_Duplicate_2       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[17]~_Duplicate_3                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[17]~_Duplicate_3       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[17]~_Duplicate_3       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[17]~_Duplicate_4                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[17]~_Duplicate_4       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[17]~_Duplicate_4       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[17]~_Duplicate_5                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[17]~_Duplicate_5       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_q[0]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_q[1]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_q[2]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_q[3]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_q[4]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_q[5]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_q[6]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_q[7]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_q[8]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_q[9]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_q[10]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_q[11]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_q[12]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_q[13]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_q[14]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_q[15]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_q[16]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_q[17]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_q[18]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_q[19]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_q[20]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_q[21]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_q[22]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_q[23]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_q[24]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_q[25]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_q[26]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_q[27]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_q[28]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_q[29]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_q[30]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_q[31]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_q[32]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_q[33]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_q[34]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_q[35]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[0]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[0]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[0]~_Duplicate_1                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[0]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[0]~_Duplicate_1        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[0]~_Duplicate_2                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[0]~_Duplicate_2        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[0]~_Duplicate_2        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[0]~_Duplicate_3                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[0]~_Duplicate_3        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[0]~_Duplicate_3        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[0]~_Duplicate_4                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[0]~_Duplicate_4        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[0]~_Duplicate_4        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[0]~_Duplicate_5                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[0]~_Duplicate_5        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[1]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[1]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[1]~_Duplicate_1                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[1]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[1]~_Duplicate_1        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[1]~_Duplicate_2                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[1]~_Duplicate_2        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[1]~_Duplicate_2        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[1]~_Duplicate_3                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[1]~_Duplicate_3        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[1]~_Duplicate_3        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[1]~_Duplicate_4                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[1]~_Duplicate_4        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[1]~_Duplicate_4        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[1]~_Duplicate_5                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[1]~_Duplicate_5        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[2]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[2]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[2]~_Duplicate_1                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[2]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[2]~_Duplicate_1        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[2]~_Duplicate_2                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[2]~_Duplicate_2        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[2]~_Duplicate_2        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[2]~_Duplicate_3                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[2]~_Duplicate_3        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[2]~_Duplicate_3        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[2]~_Duplicate_4                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[2]~_Duplicate_4        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[2]~_Duplicate_4        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[2]~_Duplicate_5                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[2]~_Duplicate_5        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[3]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[3]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[3]~_Duplicate_1                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[3]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[3]~_Duplicate_1        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[3]~_Duplicate_2                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[3]~_Duplicate_2        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[3]~_Duplicate_2        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[3]~_Duplicate_3                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[3]~_Duplicate_3        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[3]~_Duplicate_3        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[3]~_Duplicate_4                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[3]~_Duplicate_4        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[3]~_Duplicate_4        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[3]~_Duplicate_5                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[3]~_Duplicate_5        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[4]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[4]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[4]~_Duplicate_1                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[4]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[4]~_Duplicate_1        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[4]~_Duplicate_2                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[4]~_Duplicate_2        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[4]~_Duplicate_2        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[4]~_Duplicate_3                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[4]~_Duplicate_3        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[4]~_Duplicate_3        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[4]~_Duplicate_4                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[4]~_Duplicate_4        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[4]~_Duplicate_4        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[4]~_Duplicate_5                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[4]~_Duplicate_5        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[5]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[5]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[5]~_Duplicate_1                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[5]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[5]~_Duplicate_1        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[5]~_Duplicate_2                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[5]~_Duplicate_2        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[5]~_Duplicate_2        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[5]~_Duplicate_3                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[5]~_Duplicate_3        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[5]~_Duplicate_3        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[5]~_Duplicate_4                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[5]~_Duplicate_4        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[5]~_Duplicate_4        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[5]~_Duplicate_5                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[5]~_Duplicate_5        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[6]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[6]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[6]~_Duplicate_1                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[6]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[6]~_Duplicate_1        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[6]~_Duplicate_2                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[6]~_Duplicate_2        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[6]~_Duplicate_2        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[6]~_Duplicate_3                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[6]~_Duplicate_3        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[6]~_Duplicate_3        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[6]~_Duplicate_4                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[6]~_Duplicate_4        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[6]~_Duplicate_4        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[6]~_Duplicate_5                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[6]~_Duplicate_5        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[7]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[7]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[7]~_Duplicate_1                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[7]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[7]~_Duplicate_1        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[7]~_Duplicate_2                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[7]~_Duplicate_2        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[7]~_Duplicate_2        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[7]~_Duplicate_3                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[7]~_Duplicate_3        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[7]~_Duplicate_3        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[7]~_Duplicate_4                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[7]~_Duplicate_4        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[7]~_Duplicate_4        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[7]~_Duplicate_5                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[7]~_Duplicate_5        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[8]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[8]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[8]~_Duplicate_1                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[8]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[8]~_Duplicate_1        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[8]~_Duplicate_2                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[8]~_Duplicate_2        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[8]~_Duplicate_2        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[8]~_Duplicate_3                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[8]~_Duplicate_3        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[8]~_Duplicate_3        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[8]~_Duplicate_4                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[8]~_Duplicate_4        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[8]~_Duplicate_4        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[8]~_Duplicate_5                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[8]~_Duplicate_5        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[9]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[9]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[9]~_Duplicate_1                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[9]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[9]~_Duplicate_1        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[9]~_Duplicate_2                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[9]~_Duplicate_2        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[9]~_Duplicate_2        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[9]~_Duplicate_3                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[9]~_Duplicate_3        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[9]~_Duplicate_3        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[9]~_Duplicate_4                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[9]~_Duplicate_4        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[9]~_Duplicate_4        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[9]~_Duplicate_5                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[9]~_Duplicate_5        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[10]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[10]                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[10]~_Duplicate_1                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[10]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[10]~_Duplicate_1       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[10]~_Duplicate_2                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[10]~_Duplicate_2       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[10]~_Duplicate_2       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[10]~_Duplicate_3                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[10]~_Duplicate_3       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[10]~_Duplicate_3       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[10]~_Duplicate_4                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[10]~_Duplicate_4       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[10]~_Duplicate_4       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[10]~_Duplicate_5                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[10]~_Duplicate_5       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[11]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[11]                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[11]~_Duplicate_1                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[11]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[11]~_Duplicate_1       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[11]~_Duplicate_2                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[11]~_Duplicate_2       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[11]~_Duplicate_2       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[11]~_Duplicate_3                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[11]~_Duplicate_3       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[11]~_Duplicate_3       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[11]~_Duplicate_4                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[11]~_Duplicate_4       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[11]~_Duplicate_4       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[11]~_Duplicate_5                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[11]~_Duplicate_5       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[12]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[12]                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[12]~_Duplicate_1                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[12]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[12]~_Duplicate_1       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[12]~_Duplicate_2                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[12]~_Duplicate_2       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[12]~_Duplicate_2       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[12]~_Duplicate_3                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[12]~_Duplicate_3       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[12]~_Duplicate_3       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[12]~_Duplicate_4                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[12]~_Duplicate_4       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[12]~_Duplicate_4       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[12]~_Duplicate_5                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[12]~_Duplicate_5       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[13]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[13]                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[13]~_Duplicate_1                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[13]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[13]~_Duplicate_1       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[13]~_Duplicate_2                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[13]~_Duplicate_2       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[13]~_Duplicate_2       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[13]~_Duplicate_3                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[13]~_Duplicate_3       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[13]~_Duplicate_3       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[13]~_Duplicate_4                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[13]~_Duplicate_4       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[13]~_Duplicate_4       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[13]~_Duplicate_5                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[13]~_Duplicate_5       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[14]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[14]                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[14]~_Duplicate_1                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[14]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[14]~_Duplicate_1       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[14]~_Duplicate_2                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[14]~_Duplicate_2       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[14]~_Duplicate_2       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[14]~_Duplicate_3                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[14]~_Duplicate_3       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[14]~_Duplicate_3       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[14]~_Duplicate_4                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[14]~_Duplicate_4       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[14]~_Duplicate_4       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[14]~_Duplicate_5                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[14]~_Duplicate_5       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[15]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[15]                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[15]~_Duplicate_1                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[15]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[15]~_Duplicate_1       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[15]~_Duplicate_2                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[15]~_Duplicate_2       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[15]~_Duplicate_2       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[15]~_Duplicate_3                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[15]~_Duplicate_3       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[15]~_Duplicate_3       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[15]~_Duplicate_4                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[15]~_Duplicate_4       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[15]~_Duplicate_4       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[15]~_Duplicate_5                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[15]~_Duplicate_5       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[16]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[16]                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[16]~_Duplicate_1                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[16]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[16]~_Duplicate_1       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[16]~_Duplicate_2                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[16]~_Duplicate_2       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[16]~_Duplicate_2       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[16]~_Duplicate_3                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[16]~_Duplicate_3       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[16]~_Duplicate_3       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[16]~_Duplicate_4                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[16]~_Duplicate_4       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[16]~_Duplicate_4       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[16]~_Duplicate_5                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[16]~_Duplicate_5       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[17]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[17]                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[17]~_Duplicate_1                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[17]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[17]~_Duplicate_1       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[17]~_Duplicate_2                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[17]~_Duplicate_2       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[17]~_Duplicate_2       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[17]~_Duplicate_3                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[17]~_Duplicate_3       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[17]~_Duplicate_3       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[17]~_Duplicate_4                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[17]~_Duplicate_4       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[17]~_Duplicate_4       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[17]~_Duplicate_5                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[17]~_Duplicate_5       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_q[0]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_q[1]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_q[2]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_q[3]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_q[4]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_q[5]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_q[6]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_q[7]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_q[8]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_q[9]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_q[10]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_q[11]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_q[12]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_q[13]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_q[14]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_q[15]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_q[16]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_q[17]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_q[18]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_q[19]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_q[20]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_q[21]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_q[22]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_q[23]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_q[24]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_q[25]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_q[26]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_q[27]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_q[28]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_q[29]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_q[30]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_q[31]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_q[32]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_q[33]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_q[34]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_q[35]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[0]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[0]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[0]~_Duplicate_1                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[0]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[0]~_Duplicate_1        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[0]~_Duplicate_2                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[0]~_Duplicate_2        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[0]~_Duplicate_2        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[0]~_Duplicate_3                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[0]~_Duplicate_3        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[0]~_Duplicate_3        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[0]~_Duplicate_4                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[0]~_Duplicate_4        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[0]~_Duplicate_4        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[0]~_Duplicate_5                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[0]~_Duplicate_5        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[1]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[1]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[1]~_Duplicate_1                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[1]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[1]~_Duplicate_1        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[1]~_Duplicate_2                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[1]~_Duplicate_2        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[1]~_Duplicate_2        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[1]~_Duplicate_3                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[1]~_Duplicate_3        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[1]~_Duplicate_3        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[1]~_Duplicate_4                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[1]~_Duplicate_4        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[1]~_Duplicate_4        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[1]~_Duplicate_5                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[1]~_Duplicate_5        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[2]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[2]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[2]~_Duplicate_1                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[2]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[2]~_Duplicate_1        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[2]~_Duplicate_2                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[2]~_Duplicate_2        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[2]~_Duplicate_2        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[2]~_Duplicate_3                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[2]~_Duplicate_3        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[2]~_Duplicate_3        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[2]~_Duplicate_4                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[2]~_Duplicate_4        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[2]~_Duplicate_4        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[2]~_Duplicate_5                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[2]~_Duplicate_5        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[3]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[3]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[3]~_Duplicate_1                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[3]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[3]~_Duplicate_1        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[3]~_Duplicate_2                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[3]~_Duplicate_2        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[3]~_Duplicate_2        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[3]~_Duplicate_3                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[3]~_Duplicate_3        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[3]~_Duplicate_3        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[3]~_Duplicate_4                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[3]~_Duplicate_4        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[3]~_Duplicate_4        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[3]~_Duplicate_5                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[3]~_Duplicate_5        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[4]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[4]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[4]~_Duplicate_1                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[4]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[4]~_Duplicate_1        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[4]~_Duplicate_2                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[4]~_Duplicate_2        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[4]~_Duplicate_2        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[4]~_Duplicate_3                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[4]~_Duplicate_3        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[4]~_Duplicate_3        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[4]~_Duplicate_4                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[4]~_Duplicate_4        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[4]~_Duplicate_4        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[4]~_Duplicate_5                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[4]~_Duplicate_5        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[5]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[5]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[5]~_Duplicate_1                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[5]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[5]~_Duplicate_1        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[5]~_Duplicate_2                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[5]~_Duplicate_2        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[5]~_Duplicate_2        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[5]~_Duplicate_3                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[5]~_Duplicate_3        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[5]~_Duplicate_3        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[5]~_Duplicate_4                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[5]~_Duplicate_4        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[5]~_Duplicate_4        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[5]~_Duplicate_5                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[5]~_Duplicate_5        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[6]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[6]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[6]~_Duplicate_1                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[6]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[6]~_Duplicate_1        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[6]~_Duplicate_2                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[6]~_Duplicate_2        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[6]~_Duplicate_2        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[6]~_Duplicate_3                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[6]~_Duplicate_3        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[6]~_Duplicate_3        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[6]~_Duplicate_4                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[6]~_Duplicate_4        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[6]~_Duplicate_4        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[6]~_Duplicate_5                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[6]~_Duplicate_5        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[7]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[7]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[7]~_Duplicate_1                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[7]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[7]~_Duplicate_1        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[7]~_Duplicate_2                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[7]~_Duplicate_2        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[7]~_Duplicate_2        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[7]~_Duplicate_3                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[7]~_Duplicate_3        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[7]~_Duplicate_3        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[7]~_Duplicate_4                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[7]~_Duplicate_4        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[7]~_Duplicate_4        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[7]~_Duplicate_5                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[7]~_Duplicate_5        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[8]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[8]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[8]~_Duplicate_1                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[8]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[8]~_Duplicate_1        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[8]~_Duplicate_2                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[8]~_Duplicate_2        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[8]~_Duplicate_2        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[8]~_Duplicate_3                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[8]~_Duplicate_3        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[8]~_Duplicate_3        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[8]~_Duplicate_4                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[8]~_Duplicate_4        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[8]~_Duplicate_4        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[8]~_Duplicate_5                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[8]~_Duplicate_5        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[9]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[9]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[9]~_Duplicate_1                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[9]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[9]~_Duplicate_1        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[9]~_Duplicate_2                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[9]~_Duplicate_2        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[9]~_Duplicate_2        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[9]~_Duplicate_3                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[9]~_Duplicate_3        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[9]~_Duplicate_3        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[9]~_Duplicate_4                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[9]~_Duplicate_4        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[9]~_Duplicate_4        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[9]~_Duplicate_5                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[9]~_Duplicate_5        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[10]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[10]                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[10]~_Duplicate_1                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[10]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[10]~_Duplicate_1       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[10]~_Duplicate_2                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[10]~_Duplicate_2       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[10]~_Duplicate_2       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[10]~_Duplicate_3                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[10]~_Duplicate_3       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[10]~_Duplicate_3       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[10]~_Duplicate_4                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[10]~_Duplicate_4       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[10]~_Duplicate_4       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[10]~_Duplicate_5                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[10]~_Duplicate_5       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[11]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[11]                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[11]~_Duplicate_1                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[11]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[11]~_Duplicate_1       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[11]~_Duplicate_2                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[11]~_Duplicate_2       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[11]~_Duplicate_2       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[11]~_Duplicate_3                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[11]~_Duplicate_3       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[11]~_Duplicate_3       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[11]~_Duplicate_4                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[11]~_Duplicate_4       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[11]~_Duplicate_4       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[11]~_Duplicate_5                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[11]~_Duplicate_5       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[12]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[12]                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[12]~_Duplicate_1                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[12]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[12]~_Duplicate_1       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[12]~_Duplicate_2                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[12]~_Duplicate_2       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[12]~_Duplicate_2       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[12]~_Duplicate_3                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[12]~_Duplicate_3       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[12]~_Duplicate_3       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[12]~_Duplicate_4                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[12]~_Duplicate_4       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[12]~_Duplicate_4       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[12]~_Duplicate_5                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[12]~_Duplicate_5       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[13]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[13]                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[13]~_Duplicate_1                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[13]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[13]~_Duplicate_1       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[13]~_Duplicate_2                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[13]~_Duplicate_2       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[13]~_Duplicate_2       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[13]~_Duplicate_3                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[13]~_Duplicate_3       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[13]~_Duplicate_3       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[13]~_Duplicate_4                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[13]~_Duplicate_4       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[13]~_Duplicate_4       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[13]~_Duplicate_5                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[13]~_Duplicate_5       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[14]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[14]                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[14]~_Duplicate_1                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[14]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[14]~_Duplicate_1       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[14]~_Duplicate_2                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[14]~_Duplicate_2       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[14]~_Duplicate_2       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[14]~_Duplicate_3                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[14]~_Duplicate_3       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[14]~_Duplicate_3       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[14]~_Duplicate_4                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[14]~_Duplicate_4       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[14]~_Duplicate_4       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[14]~_Duplicate_5                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[14]~_Duplicate_5       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[15]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[15]                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[15]~_Duplicate_1                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[15]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[15]~_Duplicate_1       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[15]~_Duplicate_2                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[15]~_Duplicate_2       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[15]~_Duplicate_2       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[15]~_Duplicate_3                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[15]~_Duplicate_3       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[15]~_Duplicate_3       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[15]~_Duplicate_4                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[15]~_Duplicate_4       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[15]~_Duplicate_4       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[15]~_Duplicate_5                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[15]~_Duplicate_5       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[16]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[16]                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[16]~_Duplicate_1                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[16]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[16]~_Duplicate_1       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[16]~_Duplicate_2                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[16]~_Duplicate_2       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[16]~_Duplicate_2       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[16]~_Duplicate_3                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[16]~_Duplicate_3       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[16]~_Duplicate_3       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[16]~_Duplicate_4                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[16]~_Duplicate_4       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[16]~_Duplicate_4       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[16]~_Duplicate_5                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[16]~_Duplicate_5       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[17]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[17]                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[17]~_Duplicate_1                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[17]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[17]~_Duplicate_1       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[17]~_Duplicate_2                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[17]~_Duplicate_2       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[17]~_Duplicate_2       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[17]~_Duplicate_3                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[17]~_Duplicate_3       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[17]~_Duplicate_3       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[17]~_Duplicate_4                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[17]~_Duplicate_4       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[17]~_Duplicate_4       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[17]~_Duplicate_5                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[17]~_Duplicate_5       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_q[0]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_q[1]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_q[2]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_q[3]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_q[4]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_q[5]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_q[6]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_q[7]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_q[8]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_q[9]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_q[10]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_q[11]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_q[12]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_q[13]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_q[14]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_q[15]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_q[16]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_q[17]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_q[18]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_q[19]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_q[20]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_q[21]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_q[22]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_q[23]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_q[24]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_q[25]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_q[26]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_q[27]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_q[28]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_q[29]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_q[30]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_q[31]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_q[32]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_q[33]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_q[34]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_q[35]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[0]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[0]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[0]~_Duplicate_1                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[0]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[0]~_Duplicate_1        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[0]~_Duplicate_2                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[0]~_Duplicate_2        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[0]~_Duplicate_2        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[0]~_Duplicate_3                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[0]~_Duplicate_3        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[0]~_Duplicate_3        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[0]~_Duplicate_4                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[0]~_Duplicate_4        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[0]~_Duplicate_4        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[0]~_Duplicate_5                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[0]~_Duplicate_5        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[1]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[1]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[1]~_Duplicate_1                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[1]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[1]~_Duplicate_1        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[1]~_Duplicate_2                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[1]~_Duplicate_2        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[1]~_Duplicate_2        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[1]~_Duplicate_3                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[1]~_Duplicate_3        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[1]~_Duplicate_3        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[1]~_Duplicate_4                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[1]~_Duplicate_4        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[1]~_Duplicate_4        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[1]~_Duplicate_5                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[1]~_Duplicate_5        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[2]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[2]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[2]~_Duplicate_1                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[2]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[2]~_Duplicate_1        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[2]~_Duplicate_2                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[2]~_Duplicate_2        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[2]~_Duplicate_2        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[2]~_Duplicate_3                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[2]~_Duplicate_3        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[2]~_Duplicate_3        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[2]~_Duplicate_4                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[2]~_Duplicate_4        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[2]~_Duplicate_4        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[2]~_Duplicate_5                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[2]~_Duplicate_5        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[3]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[3]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[3]~_Duplicate_1                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[3]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[3]~_Duplicate_1        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[3]~_Duplicate_2                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[3]~_Duplicate_2        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[3]~_Duplicate_2        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[3]~_Duplicate_3                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[3]~_Duplicate_3        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[3]~_Duplicate_3        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[3]~_Duplicate_4                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[3]~_Duplicate_4        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[3]~_Duplicate_4        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[3]~_Duplicate_5                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[3]~_Duplicate_5        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[4]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[4]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[4]~_Duplicate_1                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[4]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[4]~_Duplicate_1        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[4]~_Duplicate_2                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[4]~_Duplicate_2        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[4]~_Duplicate_2        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[4]~_Duplicate_3                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[4]~_Duplicate_3        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[4]~_Duplicate_3        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[4]~_Duplicate_4                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[4]~_Duplicate_4        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[4]~_Duplicate_4        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[4]~_Duplicate_5                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[4]~_Duplicate_5        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[5]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[5]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[5]~_Duplicate_1                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[5]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[5]~_Duplicate_1        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[5]~_Duplicate_2                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[5]~_Duplicate_2        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[5]~_Duplicate_2        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[5]~_Duplicate_3                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[5]~_Duplicate_3        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[5]~_Duplicate_3        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[5]~_Duplicate_4                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[5]~_Duplicate_4        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[5]~_Duplicate_4        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[5]~_Duplicate_5                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[5]~_Duplicate_5        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[6]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[6]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[6]~_Duplicate_1                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[6]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[6]~_Duplicate_1        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[6]~_Duplicate_2                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[6]~_Duplicate_2        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[6]~_Duplicate_2        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[6]~_Duplicate_3                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[6]~_Duplicate_3        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[6]~_Duplicate_3        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[6]~_Duplicate_4                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[6]~_Duplicate_4        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[6]~_Duplicate_4        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[6]~_Duplicate_5                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[6]~_Duplicate_5        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[7]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[7]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[7]~_Duplicate_1                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[7]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[7]~_Duplicate_1        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[7]~_Duplicate_2                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[7]~_Duplicate_2        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[7]~_Duplicate_2        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[7]~_Duplicate_3                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[7]~_Duplicate_3        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[7]~_Duplicate_3        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[7]~_Duplicate_4                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[7]~_Duplicate_4        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[7]~_Duplicate_4        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[7]~_Duplicate_5                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[7]~_Duplicate_5        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[8]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[8]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[8]~_Duplicate_1                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[8]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[8]~_Duplicate_1        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[8]~_Duplicate_2                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[8]~_Duplicate_2        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[8]~_Duplicate_2        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[8]~_Duplicate_3                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[8]~_Duplicate_3        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[8]~_Duplicate_3        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[8]~_Duplicate_4                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[8]~_Duplicate_4        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[8]~_Duplicate_4        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[8]~_Duplicate_5                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[8]~_Duplicate_5        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[9]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[9]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[9]~_Duplicate_1                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[9]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[9]~_Duplicate_1        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[9]~_Duplicate_2                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[9]~_Duplicate_2        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[9]~_Duplicate_2        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[9]~_Duplicate_3                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[9]~_Duplicate_3        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[9]~_Duplicate_3        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[9]~_Duplicate_4                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[9]~_Duplicate_4        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[9]~_Duplicate_4        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[9]~_Duplicate_5                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[9]~_Duplicate_5        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[10]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[10]                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[10]~_Duplicate_1                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[10]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[10]~_Duplicate_1       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[10]~_Duplicate_2                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[10]~_Duplicate_2       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[10]~_Duplicate_2       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[10]~_Duplicate_3                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[10]~_Duplicate_3       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[10]~_Duplicate_3       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[10]~_Duplicate_4                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[10]~_Duplicate_4       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[10]~_Duplicate_4       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[10]~_Duplicate_5                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[10]~_Duplicate_5       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[11]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[11]                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[11]~_Duplicate_1                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[11]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[11]~_Duplicate_1       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[11]~_Duplicate_2                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[11]~_Duplicate_2       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[11]~_Duplicate_2       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[11]~_Duplicate_3                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[11]~_Duplicate_3       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[11]~_Duplicate_3       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[11]~_Duplicate_4                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[11]~_Duplicate_4       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[11]~_Duplicate_4       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[11]~_Duplicate_5                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[11]~_Duplicate_5       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[12]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[12]                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[12]~_Duplicate_1                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[12]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[12]~_Duplicate_1       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[12]~_Duplicate_2                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[12]~_Duplicate_2       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[12]~_Duplicate_2       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[12]~_Duplicate_3                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[12]~_Duplicate_3       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[12]~_Duplicate_3       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[12]~_Duplicate_4                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[12]~_Duplicate_4       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[12]~_Duplicate_4       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[12]~_Duplicate_5                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[12]~_Duplicate_5       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[13]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[13]                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[13]~_Duplicate_1                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[13]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[13]~_Duplicate_1       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[13]~_Duplicate_2                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[13]~_Duplicate_2       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[13]~_Duplicate_2       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[13]~_Duplicate_3                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[13]~_Duplicate_3       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[13]~_Duplicate_3       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[13]~_Duplicate_4                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[13]~_Duplicate_4       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[13]~_Duplicate_4       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[13]~_Duplicate_5                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[13]~_Duplicate_5       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[14]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[14]                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[14]~_Duplicate_1                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[14]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[14]~_Duplicate_1       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[14]~_Duplicate_2                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[14]~_Duplicate_2       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[14]~_Duplicate_2       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[14]~_Duplicate_3                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[14]~_Duplicate_3       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[14]~_Duplicate_3       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[14]~_Duplicate_4                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[14]~_Duplicate_4       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[14]~_Duplicate_4       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[14]~_Duplicate_5                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[14]~_Duplicate_5       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[15]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[15]                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[15]~_Duplicate_1                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[15]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[15]~_Duplicate_1       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[15]~_Duplicate_2                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[15]~_Duplicate_2       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[15]~_Duplicate_2       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[15]~_Duplicate_3                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[15]~_Duplicate_3       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[15]~_Duplicate_3       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[15]~_Duplicate_4                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[15]~_Duplicate_4       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[15]~_Duplicate_4       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[15]~_Duplicate_5                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[15]~_Duplicate_5       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[16]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[16]                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[16]~_Duplicate_1                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[16]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[16]~_Duplicate_1       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[16]~_Duplicate_2                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[16]~_Duplicate_2       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[16]~_Duplicate_2       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[16]~_Duplicate_3                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[16]~_Duplicate_3       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[16]~_Duplicate_3       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[16]~_Duplicate_4                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[16]~_Duplicate_4       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[16]~_Duplicate_4       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[16]~_Duplicate_5                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[16]~_Duplicate_5       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[17]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[17]                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[17]~_Duplicate_1                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[17]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[17]~_Duplicate_1       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[17]~_Duplicate_2                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[17]~_Duplicate_2       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[17]~_Duplicate_2       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[17]~_Duplicate_3                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[17]~_Duplicate_3       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[17]~_Duplicate_3       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[17]~_Duplicate_4                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[17]~_Duplicate_4       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[17]~_Duplicate_4       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[17]~_Duplicate_5                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[17]~_Duplicate_5       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_q[0]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_q[1]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_q[2]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_q[3]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_q[4]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_q[5]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_q[6]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_q[7]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_q[8]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_q[9]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_q[10]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_q[11]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_q[12]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_q[13]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_q[14]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_q[15]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_q[16]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_q[17]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_q[18]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_q[19]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_q[20]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_q[21]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_q[22]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_q[23]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_q[24]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_q[25]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_q[26]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_q[27]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_q[28]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_q[29]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_q[30]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_q[31]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_q[32]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_q[33]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_q[34]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_q[35]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[0]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[0]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[0]~_Duplicate_1                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[0]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[0]~_Duplicate_1        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[0]~_Duplicate_2                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[0]~_Duplicate_2        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[0]~_Duplicate_2        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[0]~_Duplicate_3                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[0]~_Duplicate_3        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[0]~_Duplicate_3        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[0]~_Duplicate_4                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[0]~_Duplicate_4        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[0]~_Duplicate_4        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[0]~_Duplicate_5                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[0]~_Duplicate_5        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[1]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[1]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[1]~_Duplicate_1                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[1]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[1]~_Duplicate_1        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[1]~_Duplicate_2                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[1]~_Duplicate_2        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[1]~_Duplicate_2        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[1]~_Duplicate_3                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[1]~_Duplicate_3        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[1]~_Duplicate_3        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[1]~_Duplicate_4                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[1]~_Duplicate_4        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[1]~_Duplicate_4        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[1]~_Duplicate_5                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[1]~_Duplicate_5        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[2]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[2]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[2]~_Duplicate_1                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[2]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[2]~_Duplicate_1        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[2]~_Duplicate_2                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[2]~_Duplicate_2        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[2]~_Duplicate_2        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[2]~_Duplicate_3                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[2]~_Duplicate_3        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[2]~_Duplicate_3        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[2]~_Duplicate_4                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[2]~_Duplicate_4        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[2]~_Duplicate_4        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[2]~_Duplicate_5                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[2]~_Duplicate_5        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[3]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[3]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[3]~_Duplicate_1                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[3]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[3]~_Duplicate_1        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[3]~_Duplicate_2                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[3]~_Duplicate_2        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[3]~_Duplicate_2        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[3]~_Duplicate_3                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[3]~_Duplicate_3        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[3]~_Duplicate_3        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[3]~_Duplicate_4                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[3]~_Duplicate_4        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[3]~_Duplicate_4        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[3]~_Duplicate_5                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[3]~_Duplicate_5        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[4]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[4]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[4]~_Duplicate_1                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[4]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[4]~_Duplicate_1        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[4]~_Duplicate_2                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[4]~_Duplicate_2        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[4]~_Duplicate_2        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[4]~_Duplicate_3                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[4]~_Duplicate_3        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[4]~_Duplicate_3        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[4]~_Duplicate_4                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[4]~_Duplicate_4        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[4]~_Duplicate_4        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[4]~_Duplicate_5                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[4]~_Duplicate_5        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[5]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[5]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[5]~_Duplicate_1                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[5]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[5]~_Duplicate_1        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[5]~_Duplicate_2                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[5]~_Duplicate_2        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[5]~_Duplicate_2        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[5]~_Duplicate_3                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[5]~_Duplicate_3        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[5]~_Duplicate_3        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[5]~_Duplicate_4                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[5]~_Duplicate_4        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[5]~_Duplicate_4        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[5]~_Duplicate_5                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[5]~_Duplicate_5        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[6]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[6]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[6]~_Duplicate_1                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[6]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[6]~_Duplicate_1        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[6]~_Duplicate_2                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[6]~_Duplicate_2        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[6]~_Duplicate_2        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[6]~_Duplicate_3                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[6]~_Duplicate_3        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[6]~_Duplicate_3        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[6]~_Duplicate_4                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[6]~_Duplicate_4        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[6]~_Duplicate_4        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[6]~_Duplicate_5                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[6]~_Duplicate_5        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[7]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[7]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[7]~_Duplicate_1                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[7]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[7]~_Duplicate_1        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[7]~_Duplicate_2                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[7]~_Duplicate_2        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[7]~_Duplicate_2        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[7]~_Duplicate_3                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[7]~_Duplicate_3        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[7]~_Duplicate_3        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[7]~_Duplicate_4                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[7]~_Duplicate_4        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[7]~_Duplicate_4        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[7]~_Duplicate_5                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[7]~_Duplicate_5        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[8]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[8]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[8]~_Duplicate_1                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[8]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[8]~_Duplicate_1        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[8]~_Duplicate_2                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[8]~_Duplicate_2        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[8]~_Duplicate_2        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[8]~_Duplicate_3                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[8]~_Duplicate_3        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[8]~_Duplicate_3        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[8]~_Duplicate_4                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[8]~_Duplicate_4        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[8]~_Duplicate_4        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[8]~_Duplicate_5                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[8]~_Duplicate_5        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[9]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[9]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[9]~_Duplicate_1                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[9]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[9]~_Duplicate_1        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[9]~_Duplicate_2                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[9]~_Duplicate_2        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[9]~_Duplicate_2        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[9]~_Duplicate_3                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[9]~_Duplicate_3        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[9]~_Duplicate_3        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[9]~_Duplicate_4                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[9]~_Duplicate_4        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[9]~_Duplicate_4        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[9]~_Duplicate_5                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[9]~_Duplicate_5        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[10]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[10]                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[10]~_Duplicate_1                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[10]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[10]~_Duplicate_1       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[10]~_Duplicate_2                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[10]~_Duplicate_2       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[10]~_Duplicate_2       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[10]~_Duplicate_3                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[10]~_Duplicate_3       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[10]~_Duplicate_3       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[10]~_Duplicate_4                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[10]~_Duplicate_4       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[10]~_Duplicate_4       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[10]~_Duplicate_5                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[10]~_Duplicate_5       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[11]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[11]                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[11]~_Duplicate_1                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[11]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[11]~_Duplicate_1       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[11]~_Duplicate_2                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[11]~_Duplicate_2       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[11]~_Duplicate_2       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[11]~_Duplicate_3                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[11]~_Duplicate_3       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[11]~_Duplicate_3       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[11]~_Duplicate_4                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[11]~_Duplicate_4       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[11]~_Duplicate_4       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[11]~_Duplicate_5                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[11]~_Duplicate_5       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[12]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[12]                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[12]~_Duplicate_1                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[12]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[12]~_Duplicate_1       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[12]~_Duplicate_2                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[12]~_Duplicate_2       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[12]~_Duplicate_2       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[12]~_Duplicate_3                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[12]~_Duplicate_3       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[12]~_Duplicate_3       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[12]~_Duplicate_4                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[12]~_Duplicate_4       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[12]~_Duplicate_4       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[12]~_Duplicate_5                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[12]~_Duplicate_5       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[13]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[13]                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[13]~_Duplicate_1                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[13]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[13]~_Duplicate_1       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[13]~_Duplicate_2                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[13]~_Duplicate_2       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[13]~_Duplicate_2       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[13]~_Duplicate_3                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[13]~_Duplicate_3       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[13]~_Duplicate_3       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[13]~_Duplicate_4                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[13]~_Duplicate_4       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[13]~_Duplicate_4       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[13]~_Duplicate_5                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[13]~_Duplicate_5       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[14]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[14]                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[14]~_Duplicate_1                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[14]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[14]~_Duplicate_1       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[14]~_Duplicate_2                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[14]~_Duplicate_2       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[14]~_Duplicate_2       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[14]~_Duplicate_3                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[14]~_Duplicate_3       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[14]~_Duplicate_3       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[14]~_Duplicate_4                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[14]~_Duplicate_4       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[14]~_Duplicate_4       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[14]~_Duplicate_5                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[14]~_Duplicate_5       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[15]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[15]                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[15]~_Duplicate_1                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[15]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[15]~_Duplicate_1       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[15]~_Duplicate_2                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[15]~_Duplicate_2       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[15]~_Duplicate_2       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[15]~_Duplicate_3                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[15]~_Duplicate_3       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[15]~_Duplicate_3       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[15]~_Duplicate_4                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[15]~_Duplicate_4       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[15]~_Duplicate_4       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[15]~_Duplicate_5                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[15]~_Duplicate_5       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[16]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[16]                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[16]~_Duplicate_1                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[16]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[16]~_Duplicate_1       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[16]~_Duplicate_2                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[16]~_Duplicate_2       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[16]~_Duplicate_2       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[16]~_Duplicate_3                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[16]~_Duplicate_3       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[16]~_Duplicate_3       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[16]~_Duplicate_4                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[16]~_Duplicate_4       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[16]~_Duplicate_4       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[16]~_Duplicate_5                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[16]~_Duplicate_5       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[17]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[17]                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[17]~_Duplicate_1                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[17]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[17]~_Duplicate_1       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[17]~_Duplicate_2                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[17]~_Duplicate_2       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[17]~_Duplicate_2       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[17]~_Duplicate_3                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[17]~_Duplicate_3       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[17]~_Duplicate_3       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[17]~_Duplicate_4                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[17]~_Duplicate_4       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[17]~_Duplicate_4       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[17]~_Duplicate_5                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[17]~_Duplicate_5       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_q[0]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_q[1]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_q[2]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_q[3]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_q[4]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_q[5]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_q[6]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_q[7]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_q[8]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_q[9]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_q[10]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_q[11]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_q[12]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_q[13]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_q[14]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_q[15]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_q[16]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_q[17]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_q[18]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_q[19]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_q[20]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_q[21]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_q[22]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_q[23]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_q[24]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_q[25]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_q[26]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_q[27]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_q[28]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_q[29]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_q[30]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_q[31]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_q[32]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_q[33]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_q[34]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_q[35]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[0]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[0]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[0]~_Duplicate_1                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[0]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[0]~_Duplicate_1        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[0]~_Duplicate_2                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[0]~_Duplicate_2        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[0]~_Duplicate_2        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[0]~_Duplicate_3                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[0]~_Duplicate_3        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[0]~_Duplicate_3        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[0]~_Duplicate_4                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[0]~_Duplicate_4        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[0]~_Duplicate_4        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[0]~_Duplicate_5                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[0]~_Duplicate_5        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[1]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[1]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[1]~_Duplicate_1                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[1]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[1]~_Duplicate_1        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[1]~_Duplicate_2                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[1]~_Duplicate_2        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[1]~_Duplicate_2        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[1]~_Duplicate_3                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[1]~_Duplicate_3        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[1]~_Duplicate_3        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[1]~_Duplicate_4                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[1]~_Duplicate_4        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[1]~_Duplicate_4        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[1]~_Duplicate_5                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[1]~_Duplicate_5        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[2]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[2]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[2]~_Duplicate_1                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[2]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[2]~_Duplicate_1        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[2]~_Duplicate_2                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[2]~_Duplicate_2        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[2]~_Duplicate_2        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[2]~_Duplicate_3                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[2]~_Duplicate_3        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[2]~_Duplicate_3        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[2]~_Duplicate_4                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[2]~_Duplicate_4        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[2]~_Duplicate_4        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[2]~_Duplicate_5                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[2]~_Duplicate_5        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[3]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[3]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[3]~_Duplicate_1                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[3]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[3]~_Duplicate_1        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[3]~_Duplicate_2                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[3]~_Duplicate_2        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[3]~_Duplicate_2        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[3]~_Duplicate_3                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[3]~_Duplicate_3        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[3]~_Duplicate_3        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[3]~_Duplicate_4                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[3]~_Duplicate_4        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[3]~_Duplicate_4        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[3]~_Duplicate_5                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[3]~_Duplicate_5        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[4]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[4]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[4]~_Duplicate_1                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[4]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[4]~_Duplicate_1        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[4]~_Duplicate_2                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[4]~_Duplicate_2        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[4]~_Duplicate_2        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[4]~_Duplicate_3                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[4]~_Duplicate_3        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[4]~_Duplicate_3        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[4]~_Duplicate_4                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[4]~_Duplicate_4        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[4]~_Duplicate_4        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[4]~_Duplicate_5                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[4]~_Duplicate_5        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[5]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[5]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[5]~_Duplicate_1                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[5]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[5]~_Duplicate_1        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[5]~_Duplicate_2                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[5]~_Duplicate_2        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[5]~_Duplicate_2        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[5]~_Duplicate_3                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[5]~_Duplicate_3        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[5]~_Duplicate_3        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[5]~_Duplicate_4                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[5]~_Duplicate_4        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[5]~_Duplicate_4        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[5]~_Duplicate_5                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[5]~_Duplicate_5        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[6]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[6]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[6]~_Duplicate_1                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[6]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[6]~_Duplicate_1        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[6]~_Duplicate_2                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[6]~_Duplicate_2        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[6]~_Duplicate_2        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[6]~_Duplicate_3                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[6]~_Duplicate_3        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[6]~_Duplicate_3        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[6]~_Duplicate_4                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[6]~_Duplicate_4        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[6]~_Duplicate_4        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[6]~_Duplicate_5                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[6]~_Duplicate_5        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[7]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[7]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[7]~_Duplicate_1                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[7]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[7]~_Duplicate_1        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[7]~_Duplicate_2                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[7]~_Duplicate_2        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[7]~_Duplicate_2        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[7]~_Duplicate_3                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[7]~_Duplicate_3        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[7]~_Duplicate_3        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[7]~_Duplicate_4                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[7]~_Duplicate_4        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[7]~_Duplicate_4        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[7]~_Duplicate_5                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[7]~_Duplicate_5        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[8]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[8]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[8]~_Duplicate_1                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[8]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[8]~_Duplicate_1        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[8]~_Duplicate_2                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[8]~_Duplicate_2        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[8]~_Duplicate_2        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[8]~_Duplicate_3                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[8]~_Duplicate_3        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[8]~_Duplicate_3        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[8]~_Duplicate_4                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[8]~_Duplicate_4        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[8]~_Duplicate_4        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[8]~_Duplicate_5                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[8]~_Duplicate_5        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[9]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[9]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[9]~_Duplicate_1                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[9]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[9]~_Duplicate_1        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[9]~_Duplicate_2                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[9]~_Duplicate_2        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[9]~_Duplicate_2        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[9]~_Duplicate_3                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[9]~_Duplicate_3        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[9]~_Duplicate_3        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[9]~_Duplicate_4                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[9]~_Duplicate_4        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[9]~_Duplicate_4        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[9]~_Duplicate_5                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[9]~_Duplicate_5        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[10]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[10]                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[10]~_Duplicate_1                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[10]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[10]~_Duplicate_1       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[10]~_Duplicate_2                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[10]~_Duplicate_2       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[10]~_Duplicate_2       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[10]~_Duplicate_3                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[10]~_Duplicate_3       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[10]~_Duplicate_3       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[10]~_Duplicate_4                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[10]~_Duplicate_4       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[10]~_Duplicate_4       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[10]~_Duplicate_5                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[10]~_Duplicate_5       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[11]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[11]                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[11]~_Duplicate_1                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[11]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[11]~_Duplicate_1       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[11]~_Duplicate_2                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[11]~_Duplicate_2       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[11]~_Duplicate_2       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[11]~_Duplicate_3                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[11]~_Duplicate_3       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[11]~_Duplicate_3       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[11]~_Duplicate_4                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[11]~_Duplicate_4       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[11]~_Duplicate_4       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[11]~_Duplicate_5                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[11]~_Duplicate_5       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[12]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[12]                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[12]~_Duplicate_1                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[12]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[12]~_Duplicate_1       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[12]~_Duplicate_2                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[12]~_Duplicate_2       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[12]~_Duplicate_2       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[12]~_Duplicate_3                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[12]~_Duplicate_3       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[12]~_Duplicate_3       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[12]~_Duplicate_4                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[12]~_Duplicate_4       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[12]~_Duplicate_4       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[12]~_Duplicate_5                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[12]~_Duplicate_5       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[13]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[13]                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[13]~_Duplicate_1                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[13]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[13]~_Duplicate_1       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[13]~_Duplicate_2                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[13]~_Duplicate_2       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[13]~_Duplicate_2       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[13]~_Duplicate_3                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[13]~_Duplicate_3       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[13]~_Duplicate_3       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[13]~_Duplicate_4                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[13]~_Duplicate_4       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[13]~_Duplicate_4       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[13]~_Duplicate_5                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[13]~_Duplicate_5       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[14]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[14]                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[14]~_Duplicate_1                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[14]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[14]~_Duplicate_1       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[14]~_Duplicate_2                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[14]~_Duplicate_2       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[14]~_Duplicate_2       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[14]~_Duplicate_3                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[14]~_Duplicate_3       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[14]~_Duplicate_3       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[14]~_Duplicate_4                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[14]~_Duplicate_4       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[14]~_Duplicate_4       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[14]~_Duplicate_5                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[14]~_Duplicate_5       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[15]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[15]                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[15]~_Duplicate_1                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[15]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[15]~_Duplicate_1       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[15]~_Duplicate_2                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[15]~_Duplicate_2       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[15]~_Duplicate_2       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[15]~_Duplicate_3                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[15]~_Duplicate_3       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[15]~_Duplicate_3       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[15]~_Duplicate_4                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[15]~_Duplicate_4       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[15]~_Duplicate_4       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[15]~_Duplicate_5                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[15]~_Duplicate_5       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[16]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[16]                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[16]~_Duplicate_1                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[16]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[16]~_Duplicate_1       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[16]~_Duplicate_2                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[16]~_Duplicate_2       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[16]~_Duplicate_2       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[16]~_Duplicate_3                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[16]~_Duplicate_3       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[16]~_Duplicate_3       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[16]~_Duplicate_4                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[16]~_Duplicate_4       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[16]~_Duplicate_4       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[16]~_Duplicate_5                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[16]~_Duplicate_5       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[17]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[17]                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[17]~_Duplicate_1                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[17]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[17]~_Duplicate_1       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[17]~_Duplicate_2                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[17]~_Duplicate_2       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[17]~_Duplicate_2       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[17]~_Duplicate_3                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[17]~_Duplicate_3       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[17]~_Duplicate_3       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[17]~_Duplicate_4                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[17]~_Duplicate_4       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[17]~_Duplicate_4       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[17]~_Duplicate_5                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[17]~_Duplicate_5       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_q[0]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_q[1]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_q[2]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_q[3]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_q[4]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_q[5]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_q[6]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_q[7]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_q[8]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_q[9]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_q[10]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_q[11]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_q[12]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_q[13]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_q[14]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_q[15]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_q[16]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_q[17]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_q[18]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_q[19]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_q[20]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_q[21]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_q[22]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_q[23]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_q[24]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_q[25]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_q[26]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_q[27]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_q[28]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_q[29]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_q[30]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_q[31]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_q[32]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_q[33]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_q[34]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_q[35]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[0]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[0]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[0]~_Duplicate_1                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[0]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[0]~_Duplicate_1        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[0]~_Duplicate_2                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[0]~_Duplicate_2        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[0]~_Duplicate_2        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[0]~_Duplicate_3                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[0]~_Duplicate_3        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[0]~_Duplicate_3        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[0]~_Duplicate_4                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[0]~_Duplicate_4        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[0]~_Duplicate_4        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[0]~_Duplicate_5                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[0]~_Duplicate_5        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[1]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[1]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[1]~_Duplicate_1                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[1]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[1]~_Duplicate_1        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[1]~_Duplicate_2                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[1]~_Duplicate_2        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[1]~_Duplicate_2        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[1]~_Duplicate_3                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[1]~_Duplicate_3        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[1]~_Duplicate_3        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[1]~_Duplicate_4                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[1]~_Duplicate_4        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[1]~_Duplicate_4        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[1]~_Duplicate_5                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[1]~_Duplicate_5        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[2]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[2]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[2]~_Duplicate_1                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[2]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[2]~_Duplicate_1        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[2]~_Duplicate_2                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[2]~_Duplicate_2        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[2]~_Duplicate_2        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[2]~_Duplicate_3                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[2]~_Duplicate_3        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[2]~_Duplicate_3        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[2]~_Duplicate_4                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[2]~_Duplicate_4        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[2]~_Duplicate_4        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[2]~_Duplicate_5                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[2]~_Duplicate_5        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[3]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[3]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[3]~_Duplicate_1                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[3]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[3]~_Duplicate_1        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[3]~_Duplicate_2                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[3]~_Duplicate_2        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[3]~_Duplicate_2        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[3]~_Duplicate_3                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[3]~_Duplicate_3        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[3]~_Duplicate_3        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[3]~_Duplicate_4                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[3]~_Duplicate_4        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[3]~_Duplicate_4        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[3]~_Duplicate_5                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[3]~_Duplicate_5        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[4]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[4]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[4]~_Duplicate_1                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[4]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[4]~_Duplicate_1        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[4]~_Duplicate_2                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[4]~_Duplicate_2        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[4]~_Duplicate_2        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[4]~_Duplicate_3                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[4]~_Duplicate_3        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[4]~_Duplicate_3        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[4]~_Duplicate_4                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[4]~_Duplicate_4        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[4]~_Duplicate_4        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[4]~_Duplicate_5                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[4]~_Duplicate_5        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[5]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[5]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[5]~_Duplicate_1                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[5]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[5]~_Duplicate_1        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[5]~_Duplicate_2                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[5]~_Duplicate_2        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[5]~_Duplicate_2        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[5]~_Duplicate_3                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[5]~_Duplicate_3        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[5]~_Duplicate_3        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[5]~_Duplicate_4                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[5]~_Duplicate_4        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[5]~_Duplicate_4        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[5]~_Duplicate_5                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[5]~_Duplicate_5        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[6]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[6]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[6]~_Duplicate_1                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[6]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[6]~_Duplicate_1        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[6]~_Duplicate_2                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[6]~_Duplicate_2        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[6]~_Duplicate_2        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[6]~_Duplicate_3                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[6]~_Duplicate_3        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[6]~_Duplicate_3        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[6]~_Duplicate_4                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[6]~_Duplicate_4        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[6]~_Duplicate_4        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[6]~_Duplicate_5                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[6]~_Duplicate_5        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[7]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[7]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[7]~_Duplicate_1                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[7]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[7]~_Duplicate_1        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[7]~_Duplicate_2                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[7]~_Duplicate_2        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[7]~_Duplicate_2        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[7]~_Duplicate_3                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[7]~_Duplicate_3        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[7]~_Duplicate_3        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[7]~_Duplicate_4                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[7]~_Duplicate_4        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[7]~_Duplicate_4        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[7]~_Duplicate_5                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[7]~_Duplicate_5        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[8]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[8]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[8]~_Duplicate_1                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[8]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[8]~_Duplicate_1        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[8]~_Duplicate_2                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[8]~_Duplicate_2        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[8]~_Duplicate_2        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[8]~_Duplicate_3                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[8]~_Duplicate_3        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[8]~_Duplicate_3        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[8]~_Duplicate_4                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[8]~_Duplicate_4        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[8]~_Duplicate_4        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[8]~_Duplicate_5                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[8]~_Duplicate_5        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[9]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[9]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[9]~_Duplicate_1                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[9]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[9]~_Duplicate_1        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[9]~_Duplicate_2                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[9]~_Duplicate_2        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[9]~_Duplicate_2        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[9]~_Duplicate_3                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[9]~_Duplicate_3        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[9]~_Duplicate_3        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[9]~_Duplicate_4                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[9]~_Duplicate_4        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[9]~_Duplicate_4        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[9]~_Duplicate_5                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[9]~_Duplicate_5        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[10]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[10]                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[10]~_Duplicate_1                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[10]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[10]~_Duplicate_1       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[10]~_Duplicate_2                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[10]~_Duplicate_2       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[10]~_Duplicate_2       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[10]~_Duplicate_3                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[10]~_Duplicate_3       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[10]~_Duplicate_3       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[10]~_Duplicate_4                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[10]~_Duplicate_4       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[10]~_Duplicate_4       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[10]~_Duplicate_5                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[10]~_Duplicate_5       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[11]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[11]                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[11]~_Duplicate_1                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[11]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[11]~_Duplicate_1       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[11]~_Duplicate_2                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[11]~_Duplicate_2       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[11]~_Duplicate_2       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[11]~_Duplicate_3                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[11]~_Duplicate_3       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[11]~_Duplicate_3       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[11]~_Duplicate_4                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[11]~_Duplicate_4       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[11]~_Duplicate_4       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[11]~_Duplicate_5                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[11]~_Duplicate_5       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[12]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[12]                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[12]~_Duplicate_1                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[12]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[12]~_Duplicate_1       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[12]~_Duplicate_2                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[12]~_Duplicate_2       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[12]~_Duplicate_2       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[12]~_Duplicate_3                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[12]~_Duplicate_3       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[12]~_Duplicate_3       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[12]~_Duplicate_4                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[12]~_Duplicate_4       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[12]~_Duplicate_4       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[12]~_Duplicate_5                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[12]~_Duplicate_5       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[13]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[13]                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[13]~_Duplicate_1                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[13]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[13]~_Duplicate_1       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[13]~_Duplicate_2                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[13]~_Duplicate_2       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[13]~_Duplicate_2       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[13]~_Duplicate_3                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[13]~_Duplicate_3       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[13]~_Duplicate_3       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[13]~_Duplicate_4                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[13]~_Duplicate_4       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[13]~_Duplicate_4       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[13]~_Duplicate_5                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[13]~_Duplicate_5       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[14]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[14]                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[14]~_Duplicate_1                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[14]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[14]~_Duplicate_1       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[14]~_Duplicate_2                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[14]~_Duplicate_2       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[14]~_Duplicate_2       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[14]~_Duplicate_3                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[14]~_Duplicate_3       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[14]~_Duplicate_3       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[14]~_Duplicate_4                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[14]~_Duplicate_4       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[14]~_Duplicate_4       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[14]~_Duplicate_5                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[14]~_Duplicate_5       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[15]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[15]                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[15]~_Duplicate_1                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[15]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[15]~_Duplicate_1       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[15]~_Duplicate_2                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[15]~_Duplicate_2       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[15]~_Duplicate_2       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[15]~_Duplicate_3                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[15]~_Duplicate_3       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[15]~_Duplicate_3       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[15]~_Duplicate_4                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[15]~_Duplicate_4       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[15]~_Duplicate_4       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[15]~_Duplicate_5                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[15]~_Duplicate_5       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[16]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[16]                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[16]~_Duplicate_1                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[16]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[16]~_Duplicate_1       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[16]~_Duplicate_2                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[16]~_Duplicate_2       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[16]~_Duplicate_2       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[16]~_Duplicate_3                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[16]~_Duplicate_3       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[16]~_Duplicate_3       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[16]~_Duplicate_4                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[16]~_Duplicate_4       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[16]~_Duplicate_4       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[16]~_Duplicate_5                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[16]~_Duplicate_5       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[17]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[17]                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[17]~_Duplicate_1                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[17]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[17]~_Duplicate_1       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[17]~_Duplicate_2                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[17]~_Duplicate_2       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[17]~_Duplicate_2       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[17]~_Duplicate_3                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[17]~_Duplicate_3       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[17]~_Duplicate_3       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[17]~_Duplicate_4                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[17]~_Duplicate_4       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[17]~_Duplicate_4       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[17]~_Duplicate_5                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[17]~_Duplicate_5       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_q[0]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_q[1]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_q[2]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_q[3]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_q[4]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_q[5]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_q[6]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_q[7]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_q[8]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_q[9]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_q[10]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_q[11]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_q[12]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_q[13]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_q[14]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_q[15]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_q[16]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_q[17]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_q[18]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_q[19]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_q[20]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_q[21]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_q[22]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_q[23]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_q[24]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_q[25]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_q[26]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_q[27]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_q[28]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_q[29]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_q[30]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_q[31]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_q[32]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_q[33]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_q[34]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_q[35]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[0]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[0]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[0]~_Duplicate_1                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[0]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[0]~_Duplicate_1        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[0]~_Duplicate_2                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[0]~_Duplicate_2        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[0]~_Duplicate_2        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[0]~_Duplicate_3                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[0]~_Duplicate_3        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[0]~_Duplicate_3        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[0]~_Duplicate_4                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[0]~_Duplicate_4        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[0]~_Duplicate_4        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[0]~_Duplicate_5                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[0]~_Duplicate_5        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[1]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[1]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[1]~_Duplicate_1                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[1]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[1]~_Duplicate_1        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[1]~_Duplicate_2                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[1]~_Duplicate_2        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[1]~_Duplicate_2        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[1]~_Duplicate_3                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[1]~_Duplicate_3        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[1]~_Duplicate_3        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[1]~_Duplicate_4                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[1]~_Duplicate_4        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[1]~_Duplicate_4        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[1]~_Duplicate_5                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[1]~_Duplicate_5        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[2]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[2]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[2]~_Duplicate_1                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[2]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[2]~_Duplicate_1        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[2]~_Duplicate_2                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[2]~_Duplicate_2        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[2]~_Duplicate_2        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[2]~_Duplicate_3                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[2]~_Duplicate_3        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[2]~_Duplicate_3        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[2]~_Duplicate_4                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[2]~_Duplicate_4        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[2]~_Duplicate_4        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[2]~_Duplicate_5                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[2]~_Duplicate_5        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[3]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[3]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[3]~_Duplicate_1                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[3]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[3]~_Duplicate_1        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[3]~_Duplicate_2                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[3]~_Duplicate_2        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[3]~_Duplicate_2        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[3]~_Duplicate_3                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[3]~_Duplicate_3        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[3]~_Duplicate_3        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[3]~_Duplicate_4                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[3]~_Duplicate_4        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[3]~_Duplicate_4        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[3]~_Duplicate_5                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[3]~_Duplicate_5        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[4]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[4]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[4]~_Duplicate_1                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[4]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[4]~_Duplicate_1        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[4]~_Duplicate_2                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[4]~_Duplicate_2        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[4]~_Duplicate_2        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[4]~_Duplicate_3                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[4]~_Duplicate_3        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[4]~_Duplicate_3        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[4]~_Duplicate_4                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[4]~_Duplicate_4        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[4]~_Duplicate_4        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[4]~_Duplicate_5                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[4]~_Duplicate_5        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[5]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[5]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[5]~_Duplicate_1                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[5]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[5]~_Duplicate_1        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[5]~_Duplicate_2                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[5]~_Duplicate_2        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[5]~_Duplicate_2        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[5]~_Duplicate_3                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[5]~_Duplicate_3        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[5]~_Duplicate_3        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[5]~_Duplicate_4                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[5]~_Duplicate_4        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[5]~_Duplicate_4        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[5]~_Duplicate_5                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[5]~_Duplicate_5        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[6]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[6]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[6]~_Duplicate_1                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[6]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[6]~_Duplicate_1        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[6]~_Duplicate_2                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[6]~_Duplicate_2        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[6]~_Duplicate_2        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[6]~_Duplicate_3                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[6]~_Duplicate_3        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[6]~_Duplicate_3        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[6]~_Duplicate_4                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[6]~_Duplicate_4        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[6]~_Duplicate_4        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[6]~_Duplicate_5                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[6]~_Duplicate_5        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[7]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[7]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[7]~_Duplicate_1                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[7]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[7]~_Duplicate_1        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[7]~_Duplicate_2                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[7]~_Duplicate_2        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[7]~_Duplicate_2        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[7]~_Duplicate_3                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[7]~_Duplicate_3        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[7]~_Duplicate_3        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[7]~_Duplicate_4                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[7]~_Duplicate_4        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[7]~_Duplicate_4        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[7]~_Duplicate_5                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[7]~_Duplicate_5        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[8]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[8]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[8]~_Duplicate_1                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[8]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[8]~_Duplicate_1        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[8]~_Duplicate_2                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[8]~_Duplicate_2        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[8]~_Duplicate_2        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[8]~_Duplicate_3                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[8]~_Duplicate_3        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[8]~_Duplicate_3        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[8]~_Duplicate_4                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[8]~_Duplicate_4        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[8]~_Duplicate_4        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[8]~_Duplicate_5                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[8]~_Duplicate_5        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[9]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[9]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[9]~_Duplicate_1                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[9]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[9]~_Duplicate_1        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[9]~_Duplicate_2                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[9]~_Duplicate_2        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[9]~_Duplicate_2        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[9]~_Duplicate_3                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[9]~_Duplicate_3        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[9]~_Duplicate_3        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[9]~_Duplicate_4                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[9]~_Duplicate_4        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[9]~_Duplicate_4        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[9]~_Duplicate_5                           ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[9]~_Duplicate_5        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[10]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[10]                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[10]~_Duplicate_1                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[10]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[10]~_Duplicate_1       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[10]~_Duplicate_2                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[10]~_Duplicate_2       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[10]~_Duplicate_2       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[10]~_Duplicate_3                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[10]~_Duplicate_3       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[10]~_Duplicate_3       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[10]~_Duplicate_4                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[10]~_Duplicate_4       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[10]~_Duplicate_4       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[10]~_Duplicate_5                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[10]~_Duplicate_5       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[11]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[11]                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[11]~_Duplicate_1                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[11]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[11]~_Duplicate_1       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[11]~_Duplicate_2                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[11]~_Duplicate_2       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[11]~_Duplicate_2       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[11]~_Duplicate_3                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[11]~_Duplicate_3       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[11]~_Duplicate_3       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[11]~_Duplicate_4                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[11]~_Duplicate_4       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[11]~_Duplicate_4       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[11]~_Duplicate_5                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[11]~_Duplicate_5       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[12]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[12]                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[12]~_Duplicate_1                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[12]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[12]~_Duplicate_1       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[12]~_Duplicate_2                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[12]~_Duplicate_2       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[12]~_Duplicate_2       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[12]~_Duplicate_3                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[12]~_Duplicate_3       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[12]~_Duplicate_3       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[12]~_Duplicate_4                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[12]~_Duplicate_4       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[12]~_Duplicate_4       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[12]~_Duplicate_5                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[12]~_Duplicate_5       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[13]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[13]                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[13]~_Duplicate_1                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[13]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[13]~_Duplicate_1       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[13]~_Duplicate_2                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[13]~_Duplicate_2       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[13]~_Duplicate_2       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[13]~_Duplicate_3                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[13]~_Duplicate_3       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[13]~_Duplicate_3       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[13]~_Duplicate_4                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[13]~_Duplicate_4       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[13]~_Duplicate_4       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[13]~_Duplicate_5                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[13]~_Duplicate_5       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[14]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[14]                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[14]~_Duplicate_1                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[14]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[14]~_Duplicate_1       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[14]~_Duplicate_2                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[14]~_Duplicate_2       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[14]~_Duplicate_2       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[14]~_Duplicate_3                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[14]~_Duplicate_3       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[14]~_Duplicate_3       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[14]~_Duplicate_4                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[14]~_Duplicate_4       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[14]~_Duplicate_4       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[14]~_Duplicate_5                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[14]~_Duplicate_5       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[15]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[15]                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[15]~_Duplicate_1                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[15]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[15]~_Duplicate_1       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[15]~_Duplicate_2                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[15]~_Duplicate_2       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[15]~_Duplicate_2       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[15]~_Duplicate_3                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[15]~_Duplicate_3       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[15]~_Duplicate_3       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[15]~_Duplicate_4                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[15]~_Duplicate_4       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[15]~_Duplicate_4       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[15]~_Duplicate_5                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[15]~_Duplicate_5       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[16]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[16]                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[16]~_Duplicate_1                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[16]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[16]~_Duplicate_1       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[16]~_Duplicate_2                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[16]~_Duplicate_2       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[16]~_Duplicate_2       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[16]~_Duplicate_3                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[16]~_Duplicate_3       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[16]~_Duplicate_3       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[16]~_Duplicate_4                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[16]~_Duplicate_4       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[16]~_Duplicate_4       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[16]~_Duplicate_5                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[16]~_Duplicate_5       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[17]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[17]                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[17]~_Duplicate_1                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[17]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[17]~_Duplicate_1       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[17]~_Duplicate_2                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[17]~_Duplicate_2       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[17]~_Duplicate_2       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[17]~_Duplicate_3                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[17]~_Duplicate_3       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[17]~_Duplicate_3       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[17]~_Duplicate_4                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[17]~_Duplicate_4       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[17]~_Duplicate_4       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[17]~_Duplicate_5                          ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[17]~_Duplicate_5       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_q[0]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_q[1]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_q[2]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_q[3]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_q[4]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_q[5]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_q[6]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_q[7]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_q[8]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_q[9]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_q[10]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_q[11]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_q[12]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_q[13]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_q[14]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_q[15]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_q[16]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_q[17]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_q[18]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_q[19]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_q[20]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_q[21]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_q[22]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_q[23]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_q[24]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_q[25]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_q[26]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_q[27]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_q[28]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_q[29]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_q[30]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_q[31]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_q[32]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_q[33]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_q[34]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_q[35]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:A|reg_q[0]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:A|reg_q[1]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:A|reg_q[2]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:A|reg_q[3]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:A|reg_q[4]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:A|reg_q[5]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:A|reg_q[6]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:A|reg_q[7]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:A|reg_q[8]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:A|reg_q[9]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:A|reg_q[10]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:A|reg_q[11]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:A|reg_q[12]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:A|reg_q[13]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:A|reg_q[14]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:A|reg_q[15]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:A|reg_q[16]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:A|reg_q[17]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:A|reg_q[18]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:A|reg_q[19]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:A|reg_q[20]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:A|reg_q[21]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:A|reg_q[22]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:A|reg_q[23]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:A|reg_q[24]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:A|reg_q[25]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:A|reg_q[26]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:A|reg_q[27]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:A|reg_q[28]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:A|reg_q[29]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:A|reg_q[30]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:A|reg_q[31]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:A|reg_q[32]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:A|reg_q[33]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:A|reg_q[34]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:A|reg_q[35]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:B|reg_q[0]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:B|reg_q[1]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:B|reg_q[2]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:B|reg_q[3]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:B|reg_q[4]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:B|reg_q[5]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:B|reg_q[6]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:B|reg_q[7]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:B|reg_q[8]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:B|reg_q[9]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:B|reg_q[10]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:B|reg_q[11]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:B|reg_q[12]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:B|reg_q[13]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:B|reg_q[14]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:B|reg_q[15]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:B|reg_q[16]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:B|reg_q[17]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:B|reg_q[18]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:B|reg_q[19]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:B|reg_q[20]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:B|reg_q[21]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:B|reg_q[22]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:B|reg_q[23]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:B|reg_q[24]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:B|reg_q[25]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:B|reg_q[26]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:B|reg_q[27]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:B|reg_q[28]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:B|reg_q[29]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:B|reg_q[30]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:B|reg_q[31]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:B|reg_q[32]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:B|reg_q[33]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:B|reg_q[34]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:B|reg_q[35]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:C|reg_q[0]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:C|reg_q[1]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:C|reg_q[2]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:C|reg_q[3]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:C|reg_q[4]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:C|reg_q[5]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:C|reg_q[6]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:C|reg_q[7]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:C|reg_q[8]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:C|reg_q[9]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:C|reg_q[10]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:C|reg_q[11]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:C|reg_q[12]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:C|reg_q[13]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:C|reg_q[14]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:C|reg_q[15]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:C|reg_q[16]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:C|reg_q[17]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:C|reg_q[18]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:C|reg_q[19]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:C|reg_q[20]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:C|reg_q[21]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:C|reg_q[22]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:C|reg_q[23]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:C|reg_q[24]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:C|reg_q[25]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:C|reg_q[26]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:C|reg_q[27]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:C|reg_q[28]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:C|reg_q[29]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:C|reg_q[30]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:C|reg_q[31]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:C|reg_q[32]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:C|reg_q[33]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:C|reg_q[34]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:C|reg_q[35]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:D|reg_q[0]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:D|reg_q[1]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:D|reg_q[2]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:D|reg_q[3]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:D|reg_q[4]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:D|reg_q[5]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:D|reg_q[6]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:D|reg_q[7]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:D|reg_q[8]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:D|reg_q[9]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:D|reg_q[10]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:D|reg_q[11]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:D|reg_q[12]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:D|reg_q[13]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:D|reg_q[14]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:D|reg_q[15]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:D|reg_q[16]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:D|reg_q[17]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:D|reg_q[18]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:D|reg_q[19]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:D|reg_q[20]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:D|reg_q[21]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:D|reg_q[22]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:D|reg_q[23]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:D|reg_q[24]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:D|reg_q[25]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:D|reg_q[26]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:D|reg_q[27]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:D|reg_q[28]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:D|reg_q[29]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:D|reg_q[30]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:D|reg_q[31]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:D|reg_q[32]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:D|reg_q[33]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:D|reg_q[34]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:D|reg_q[35]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:E|reg_q[0]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:E|reg_q[1]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:E|reg_q[2]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:E|reg_q[3]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:E|reg_q[4]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:E|reg_q[5]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:E|reg_q[6]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:E|reg_q[7]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:E|reg_q[8]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:E|reg_q[9]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:E|reg_q[10]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:E|reg_q[11]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:E|reg_q[12]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:E|reg_q[13]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:E|reg_q[14]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:E|reg_q[15]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:E|reg_q[16]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:E|reg_q[17]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:E|reg_q[18]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:E|reg_q[19]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:E|reg_q[20]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:E|reg_q[21]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:E|reg_q[22]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:E|reg_q[23]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:E|reg_q[24]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:E|reg_q[25]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:E|reg_q[26]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:E|reg_q[27]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:E|reg_q[28]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:E|reg_q[29]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:E|reg_q[30]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:E|reg_q[31]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:E|reg_q[32]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:E|reg_q[33]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:E|reg_q[34]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:E|reg_q[35]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:F|reg_q[0]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:F|reg_q[1]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:F|reg_q[2]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:F|reg_q[3]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:F|reg_q[4]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:F|reg_q[5]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:F|reg_q[6]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:F|reg_q[7]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:F|reg_q[8]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:F|reg_q[9]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:F|reg_q[10]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:F|reg_q[11]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:F|reg_q[12]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:F|reg_q[13]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:F|reg_q[14]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:F|reg_q[15]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:F|reg_q[16]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:F|reg_q[17]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:F|reg_q[18]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:F|reg_q[19]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:F|reg_q[20]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:F|reg_q[21]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:F|reg_q[22]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:F|reg_q[23]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:F|reg_q[24]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:F|reg_q[25]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:F|reg_q[26]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:F|reg_q[27]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:F|reg_q[28]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:F|reg_q[29]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:F|reg_q[30]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:F|reg_q[31]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:F|reg_q[32]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:F|reg_q[33]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:F|reg_q[34]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:F|reg_q[35]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:G|reg_q[0]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:G|reg_q[1]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:G|reg_q[2]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:G|reg_q[3]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:G|reg_q[4]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:G|reg_q[5]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:G|reg_q[6]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:G|reg_q[7]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:G|reg_q[8]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:G|reg_q[9]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:G|reg_q[10]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:G|reg_q[11]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:G|reg_q[12]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:G|reg_q[13]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:G|reg_q[14]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:G|reg_q[15]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:G|reg_q[16]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:G|reg_q[17]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:G|reg_q[18]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:G|reg_q[19]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:G|reg_q[20]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:G|reg_q[21]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:G|reg_q[22]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:G|reg_q[23]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:G|reg_q[24]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:G|reg_q[25]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:G|reg_q[26]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:G|reg_q[27]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:G|reg_q[28]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:G|reg_q[29]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:G|reg_q[30]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:G|reg_q[31]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:G|reg_q[32]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:G|reg_q[33]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:G|reg_q[34]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:G|reg_q[35]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:H|reg_q[0]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:H|reg_q[1]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:H|reg_q[2]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:H|reg_q[3]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:H|reg_q[4]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:H|reg_q[5]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:H|reg_q[6]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:H|reg_q[7]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:H|reg_q[8]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:H|reg_q[9]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:H|reg_q[10]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:H|reg_q[11]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:H|reg_q[12]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:H|reg_q[13]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:H|reg_q[14]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:H|reg_q[15]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:H|reg_q[16]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:H|reg_q[17]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:H|reg_q[18]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:H|reg_q[19]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:H|reg_q[20]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:H|reg_q[21]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:H|reg_q[22]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:H|reg_q[23]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:H|reg_q[24]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:H|reg_q[25]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:H|reg_q[26]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:H|reg_q[27]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:H|reg_q[28]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:H|reg_q[29]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:H|reg_q[30]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:H|reg_q[31]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:H|reg_q[32]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:H|reg_q[33]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:H|reg_q[34]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:H|reg_q[35]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:A|reg_q[0]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:A|reg_q[1]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:A|reg_q[2]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:A|reg_q[3]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:A|reg_q[4]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:A|reg_q[5]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:A|reg_q[6]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:A|reg_q[7]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:A|reg_q[8]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:A|reg_q[9]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:A|reg_q[10]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:A|reg_q[11]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:A|reg_q[12]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:A|reg_q[13]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:A|reg_q[14]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:A|reg_q[15]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:A|reg_q[16]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:A|reg_q[17]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:A|reg_q[18]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:A|reg_q[19]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:A|reg_q[20]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:A|reg_q[21]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:A|reg_q[22]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:A|reg_q[23]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:A|reg_q[24]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:A|reg_q[25]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:A|reg_q[26]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:A|reg_q[27]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:A|reg_q[28]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:A|reg_q[29]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:A|reg_q[30]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:A|reg_q[31]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:A|reg_q[32]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:A|reg_q[33]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:A|reg_q[34]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:A|reg_q[35]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:B|reg_q[0]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:B|reg_q[1]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:B|reg_q[2]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:B|reg_q[3]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:B|reg_q[4]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:B|reg_q[5]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:B|reg_q[6]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:B|reg_q[7]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:B|reg_q[8]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:B|reg_q[9]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:B|reg_q[10]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:B|reg_q[11]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:B|reg_q[12]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:B|reg_q[13]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:B|reg_q[14]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:B|reg_q[15]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:B|reg_q[16]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:B|reg_q[17]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:B|reg_q[18]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:B|reg_q[19]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:B|reg_q[20]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:B|reg_q[21]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:B|reg_q[22]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:B|reg_q[23]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:B|reg_q[24]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:B|reg_q[25]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:B|reg_q[26]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:B|reg_q[27]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:B|reg_q[28]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:B|reg_q[29]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:B|reg_q[30]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:B|reg_q[31]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:B|reg_q[32]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:B|reg_q[33]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:B|reg_q[34]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:B|reg_q[35]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:C|reg_q[0]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:C|reg_q[1]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:C|reg_q[2]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:C|reg_q[3]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:C|reg_q[4]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:C|reg_q[5]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:C|reg_q[6]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:C|reg_q[7]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:C|reg_q[8]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:C|reg_q[9]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:C|reg_q[10]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:C|reg_q[11]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:C|reg_q[12]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:C|reg_q[13]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:C|reg_q[14]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:C|reg_q[15]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:C|reg_q[16]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:C|reg_q[17]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:C|reg_q[18]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:C|reg_q[19]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:C|reg_q[20]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:C|reg_q[21]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:C|reg_q[22]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:C|reg_q[23]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:C|reg_q[24]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:C|reg_q[25]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:C|reg_q[26]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:C|reg_q[27]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:C|reg_q[28]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:C|reg_q[29]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:C|reg_q[30]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:C|reg_q[31]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:C|reg_q[32]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:C|reg_q[33]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:C|reg_q[34]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:C|reg_q[35]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:D|reg_q[0]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:D|reg_q[1]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:D|reg_q[2]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:D|reg_q[3]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:D|reg_q[4]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:D|reg_q[5]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:D|reg_q[6]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:D|reg_q[7]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:D|reg_q[8]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:D|reg_q[9]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:D|reg_q[10]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:D|reg_q[11]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:D|reg_q[12]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:D|reg_q[13]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:D|reg_q[14]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:D|reg_q[15]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:D|reg_q[16]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:D|reg_q[17]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:D|reg_q[18]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:D|reg_q[19]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:D|reg_q[20]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:D|reg_q[21]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:D|reg_q[22]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:D|reg_q[23]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:D|reg_q[24]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:D|reg_q[25]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:D|reg_q[26]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:D|reg_q[27]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:D|reg_q[28]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:D|reg_q[29]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:D|reg_q[30]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:D|reg_q[31]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:D|reg_q[32]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:D|reg_q[33]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:D|reg_q[34]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:D|reg_q[35]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:E|reg_q[0]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:E|reg_q[1]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:E|reg_q[2]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:E|reg_q[3]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:E|reg_q[4]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:E|reg_q[5]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:E|reg_q[6]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:E|reg_q[7]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:E|reg_q[8]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:E|reg_q[9]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:E|reg_q[10]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:E|reg_q[11]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:E|reg_q[12]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:E|reg_q[13]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:E|reg_q[14]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:E|reg_q[15]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:E|reg_q[16]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:E|reg_q[17]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:E|reg_q[18]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:E|reg_q[19]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:E|reg_q[20]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:E|reg_q[21]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:E|reg_q[22]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:E|reg_q[23]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:E|reg_q[24]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:E|reg_q[25]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:E|reg_q[26]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:E|reg_q[27]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:E|reg_q[28]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:E|reg_q[29]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:E|reg_q[30]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:E|reg_q[31]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:E|reg_q[32]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:E|reg_q[33]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:E|reg_q[34]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:E|reg_q[35]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:F|reg_q[0]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:F|reg_q[1]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:F|reg_q[2]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:F|reg_q[3]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:F|reg_q[4]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:F|reg_q[5]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:F|reg_q[6]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:F|reg_q[7]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:F|reg_q[8]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:F|reg_q[9]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:F|reg_q[10]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:F|reg_q[11]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:F|reg_q[12]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:F|reg_q[13]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:F|reg_q[14]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:F|reg_q[15]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:F|reg_q[16]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:F|reg_q[17]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:F|reg_q[18]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:F|reg_q[19]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:F|reg_q[20]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:F|reg_q[21]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:F|reg_q[22]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:F|reg_q[23]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:F|reg_q[24]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:F|reg_q[25]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:F|reg_q[26]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:F|reg_q[27]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:F|reg_q[28]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:F|reg_q[29]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:F|reg_q[30]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:F|reg_q[31]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:F|reg_q[32]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:F|reg_q[33]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:F|reg_q[34]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:F|reg_q[35]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:G|reg_q[0]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:G|reg_q[1]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:G|reg_q[2]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:G|reg_q[3]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:G|reg_q[4]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:G|reg_q[5]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:G|reg_q[6]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:G|reg_q[7]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:G|reg_q[8]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:G|reg_q[9]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:G|reg_q[10]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:G|reg_q[11]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:G|reg_q[12]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:G|reg_q[13]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:G|reg_q[14]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:G|reg_q[15]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:G|reg_q[16]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:G|reg_q[17]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:G|reg_q[18]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:G|reg_q[19]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:G|reg_q[20]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:G|reg_q[21]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:G|reg_q[22]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:G|reg_q[23]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:G|reg_q[24]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:G|reg_q[25]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:G|reg_q[26]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:G|reg_q[27]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:G|reg_q[28]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:G|reg_q[29]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:G|reg_q[30]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:G|reg_q[31]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:G|reg_q[32]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:G|reg_q[33]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:G|reg_q[34]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:G|reg_q[35]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:H|reg_q[0]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:H|reg_q[1]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:H|reg_q[2]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:H|reg_q[3]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:H|reg_q[4]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:H|reg_q[5]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:H|reg_q[6]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:H|reg_q[7]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:H|reg_q[8]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:H|reg_q[9]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:H|reg_q[10]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:H|reg_q[11]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:H|reg_q[12]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:H|reg_q[13]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:H|reg_q[14]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:H|reg_q[15]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:H|reg_q[16]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:H|reg_q[17]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:H|reg_q[18]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:H|reg_q[19]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:H|reg_q[20]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:H|reg_q[21]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:H|reg_q[22]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:H|reg_q[23]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:H|reg_q[24]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:H|reg_q[25]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:H|reg_q[26]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:H|reg_q[27]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:H|reg_q[28]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:H|reg_q[29]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:H|reg_q[30]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:H|reg_q[31]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:H|reg_q[32]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:H|reg_q[33]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:H|reg_q[34]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:H|reg_q[35]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst2|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ; DATAA            ;                       ;
+-------------------------------------------------------------------------------+-----------------+------------------+---------------------+-----------+----------------+--------------------------------------------------------------------------------------------------+------------------+-----------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                                                                                                                                                                      ;
+-------------+----------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------+---------------+----------------------------+
; Name        ; Ignored Entity ; Ignored From ; Ignored To                                                                                                                                    ; Ignored Value ; Ignored Source             ;
+-------------+----------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------+---------------+----------------------------+
; SDO Pin     ;                ;              ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|cycloneii_asmiblock2~ALTERA_SDO   ; ON            ; Compiler or HDL Assignment ;
; SCE Pin     ;                ;              ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|cycloneii_asmiblock2~ALTERA_SCE   ; ON            ; Compiler or HDL Assignment ;
; DCLK Pin    ;                ;              ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|cycloneii_asmiblock2~ALTERA_DCLK  ; ON            ; Compiler or HDL Assignment ;
; Data[0] Pin ;                ;              ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|cycloneii_asmiblock2~ALTERA_DATA0 ; ON            ; Compiler or HDL Assignment ;
+-------------+----------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------+---------------+----------------------------+


+----------------------------------------------+
; Incremental Compilation Preservation Summary ;
+---------------------+------------------------+
; Type                ; Value                  ;
+---------------------+------------------------+
; Placement (by node) ;                        ;
;     -- Requested    ; 0 / 65457 ( 0.00 % )   ;
;     -- Achieved     ; 0 / 65457 ( 0.00 % )   ;
;                     ;                        ;
; Routing (by net)    ;                        ;
;     -- Requested    ; 0 / 0 ( 0.00 % )       ;
;     -- Achieved     ; 0 / 0 ( 0.00 % )       ;
+---------------------+------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                             ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Partition Name                 ; # Nodes ; # Preserved Nodes ; Preservation Level Used ; Netlist Type Used ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Top                            ; 65445   ; 0                 ; N/A                     ; Source File       ;
; hard_block:auto_generated_inst ; 12      ; 0                 ; N/A                     ; Source File       ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/Hermes.pin.


+------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                ;
+---------------------------------------------+--------------------------------+
; Resource                                    ; Usage                          ;
+---------------------------------------------+--------------------------------+
; Total logic elements                        ; 37,506 / 39,600 ( 95 % )       ;
;     -- Combinational with no register       ; 9772                           ;
;     -- Register only                        ; 4257                           ;
;     -- Combinational with a register        ; 23477                          ;
;                                             ;                                ;
; Logic element usage by number of LUT inputs ;                                ;
;     -- 4 input functions                    ; 6239                           ;
;     -- 3 input functions                    ; 19007                          ;
;     -- <=2 input functions                  ; 8003                           ;
;     -- Register only                        ; 4257                           ;
;                                             ;                                ;
; Logic elements by mode                      ;                                ;
;     -- normal mode                          ; 12208                          ;
;     -- arithmetic mode                      ; 21041                          ;
;                                             ;                                ;
; Total registers*                            ; 27,734 / 40,170 ( 69 % )       ;
;     -- Dedicated logic registers            ; 27,734 / 39,600 ( 70 % )       ;
;     -- I/O registers                        ; 0 / 570 ( 0 % )                ;
;                                             ;                                ;
; Total LABs:  partially or completely used   ; 2,475 / 2,475 ( 100 % )        ;
; Virtual pins                                ; 0                              ;
; I/O pins                                    ; 119 / 129 ( 92 % )             ;
;     -- Clock pins                           ; 5 / 8 ( 63 % )                 ;
;     -- Dedicated input pins                 ; 0 / 9 ( 0 % )                  ;
;                                             ;                                ;
; Global signals                              ; 19                             ;
; M9Ks                                        ; 122 / 126 ( 97 % )             ;
; Total block memory bits                     ; 977,664 / 1,161,216 ( 84 % )   ;
; Total block memory implementation bits      ; 1,124,352 / 1,161,216 ( 97 % ) ;
; Embedded Multiplier 9-bit elements          ; 252 / 252 ( 100 % )            ;
; PLLs                                        ; 4 / 4 ( 100 % )                ;
; Global clocks                               ; 19 / 20 ( 95 % )               ;
; JTAGs                                       ; 0 / 1 ( 0 % )                  ;
; CRC blocks                                  ; 0 / 1 ( 0 % )                  ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )                  ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )                  ;
; Average interconnect usage (total/H/V)      ; 58% / 58% / 57%                ;
; Peak interconnect usage (total/H/V)         ; 77% / 75% / 79%                ;
; Maximum fan-out                             ; 21126                          ;
; Highest non-global fan-out                  ; 4419                           ;
; Total fan-out                               ; 187204                         ;
; Average fan-out                             ; 2.91                           ;
+---------------------------------------------+--------------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+-------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                           ;
+---------------------------------------------+------------------------+--------------------------------+
; Statistic                                   ; Top                    ; hard_block:auto_generated_inst ;
+---------------------------------------------+------------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                    ; Low                            ;
;                                             ;                        ;                                ;
; Total logic elements                        ; 37506 / 39600 ( 95 % ) ; 0 / 39600 ( 0 % )              ;
;     -- Combinational with no register       ; 9772                   ; 0                              ;
;     -- Register only                        ; 4257                   ; 0                              ;
;     -- Combinational with a register        ; 23477                  ; 0                              ;
;                                             ;                        ;                                ;
; Logic element usage by number of LUT inputs ;                        ;                                ;
;     -- 4 input functions                    ; 6239                   ; 0                              ;
;     -- 3 input functions                    ; 19007                  ; 0                              ;
;     -- <=2 input functions                  ; 8003                   ; 0                              ;
;     -- Register only                        ; 4257                   ; 0                              ;
;                                             ;                        ;                                ;
; Logic elements by mode                      ;                        ;                                ;
;     -- normal mode                          ; 12208                  ; 0                              ;
;     -- arithmetic mode                      ; 21041                  ; 0                              ;
;                                             ;                        ;                                ;
; Total registers                             ; 27734                  ; 0                              ;
;     -- Dedicated logic registers            ; 27734 / 39600 ( 70 % ) ; 0 / 39600 ( 0 % )              ;
;                                             ;                        ;                                ;
; Total LABs:  partially or completely used   ; 2475 / 2475 ( 100 % )  ; 0 / 2475 ( 0 % )               ;
;                                             ;                        ;                                ;
; Virtual pins                                ; 0                      ; 0                              ;
; I/O pins                                    ; 119                    ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 252 / 252 ( 100 % )    ; 0 / 252 ( 0 % )                ;
; Total memory bits                           ; 977664                 ; 0                              ;
; Total RAM block bits                        ; 1124352                ; 0                              ;
; PLL                                         ; 0 / 4 ( 0 % )          ; 4 / 4 ( 100 % )                ;
; M9K                                         ; 122 / 126 ( 96 % )     ; 0 / 126 ( 0 % )                ;
; Clock control block                         ; 11 / 24 ( 45 % )       ; 8 / 24 ( 33 % )                ;
;                                             ;                        ;                                ;
; Connections                                 ;                        ;                                ;
;     -- Input Connections                    ; 2952                   ; 4                              ;
;     -- Registered Input Connections         ; 2591                   ; 0                              ;
;     -- Output Connections                   ; 5                      ; 2951                           ;
;     -- Registered Output Connections        ; 0                      ; 0                              ;
;                                             ;                        ;                                ;
; Internal Connections                        ;                        ;                                ;
;     -- Total Connections                    ; 194812                 ; 2967                           ;
;     -- Registered Connections               ; 83521                  ; 0                              ;
;                                             ;                        ;                                ;
; External Connections                        ;                        ;                                ;
;     -- Top                                  ; 2                      ; 2955                           ;
;     -- hard_block:auto_generated_inst       ; 2955                   ; 0                              ;
;                                             ;                        ;                                ;
; Partition Interface                         ;                        ;                                ;
;     -- Input Ports                          ; 44                     ; 4                              ;
;     -- Output Ports                         ; 74                     ; 9                              ;
;     -- Bidir Ports                          ; 1                      ; 0                              ;
;                                             ;                        ;                                ;
; Registered Ports                            ;                        ;                                ;
;     -- Registered Input Ports               ; 0                      ; 0                              ;
;     -- Registered Output Ports              ; 0                      ; 0                              ;
;                                             ;                        ;                                ;
; Port Connectivity                           ;                        ;                                ;
;     -- Input Ports driven by GND            ; 0                      ; 0                              ;
;     -- Output Ports driven by GND           ; 0                      ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                      ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                      ; 0                              ;
;     -- Input Ports with no Source           ; 0                      ; 0                              ;
;     -- Output Ports with no Source          ; 0                      ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                      ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                      ; 0                              ;
+---------------------------------------------+------------------------+--------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; Name                                                                                                                                          ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; ADCMISO                                                                                                                                       ; 57    ; 2        ; 0            ; 3            ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ;
; ANT_TUNE                                                                                                                                      ; 94    ; 4        ; 38           ; 0            ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|cycloneii_asmiblock2~ALTERA_DATA0 ; 24    ; 1        ; 0            ; 27           ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; On           ; 3.3-V LVCMOS ; --                        ; Fitter               ;
; CDOUT                                                                                                                                         ; 235   ; 8        ; 5            ; 43           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ;
; CLK_25MHZ                                                                                                                                     ; 33    ; 2        ; 0            ; 21           ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ;
; INA[0]                                                                                                                                        ; 187   ; 7        ; 56           ; 43           ; 14           ; 16                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ;
; INA[10]                                                                                                                                       ; 166   ; 6        ; 67           ; 28           ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ;
; INA[11]                                                                                                                                       ; 164   ; 6        ; 67           ; 27           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ;
; INA[12]                                                                                                                                       ; 162   ; 6        ; 67           ; 27           ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ;
; INA[13]                                                                                                                                       ; 161   ; 6        ; 67           ; 26           ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ;
; INA[14]                                                                                                                                       ; 160   ; 6        ; 67           ; 25           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ;
; INA[15]                                                                                                                                       ; 159   ; 6        ; 67           ; 25           ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ;
; INA[1]                                                                                                                                        ; 186   ; 7        ; 59           ; 43           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ;
; INA[2]                                                                                                                                        ; 185   ; 7        ; 59           ; 43           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ;
; INA[3]                                                                                                                                        ; 184   ; 7        ; 61           ; 43           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ;
; INA[4]                                                                                                                                        ; 183   ; 7        ; 63           ; 43           ; 28           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ;
; INA[5]                                                                                                                                        ; 177   ; 6        ; 67           ; 40           ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ;
; INA[6]                                                                                                                                        ; 176   ; 6        ; 67           ; 39           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ;
; INA[7]                                                                                                                                        ; 173   ; 6        ; 67           ; 35           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ;
; INA[8]                                                                                                                                        ; 171   ; 6        ; 67           ; 34           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ;
; INA[9]                                                                                                                                        ; 169   ; 6        ; 67           ; 31           ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ;
; IO2                                                                                                                                           ; 46    ; 2        ; 0            ; 12           ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ;
; IO4                                                                                                                                           ; 88    ; 3        ; 34           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ;
; IO5                                                                                                                                           ; 99    ; 4        ; 43           ; 0            ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ;
; IO6                                                                                                                                           ; 100   ; 4        ; 43           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ;
; IO8                                                                                                                                           ; 126   ; 5        ; 67           ; 3            ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ;
; KEY_DASH                                                                                                                                      ; 73    ; 3        ; 9            ; 0            ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ;
; KEY_DOT                                                                                                                                       ; 76    ; 3        ; 20           ; 0            ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ;
; LTC2208_122MHz                                                                                                                                ; 152   ; 6        ; 67           ; 22           ; 0            ; 21127                 ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ;
; MODE2                                                                                                                                         ; 110   ; 4        ; 54           ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ;
; OSC_10MHZ                                                                                                                                     ; 89    ; 3        ; 36           ; 0            ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ;
; OVERFLOW                                                                                                                                      ; 146   ; 5        ; 67           ; 19           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ;
; PHY_CLK125                                                                                                                                    ; 149   ; 5        ; 67           ; 22           ; 21           ; 27                    ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ;
; PHY_INT_N                                                                                                                                     ; 55    ; 2        ; 0            ; 4            ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ;
; PHY_RX[0]                                                                                                                                     ; 6     ; 1        ; 0            ; 40           ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ;
; PHY_RX[1]                                                                                                                                     ; 13    ; 1        ; 0            ; 37           ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ;
; PHY_RX[2]                                                                                                                                     ; 18    ; 1        ; 0            ; 31           ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ;
; PHY_RX[3]                                                                                                                                     ; 21    ; 1        ; 0            ; 29           ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ;
; PHY_RX_CLOCK                                                                                                                                  ; 31    ; 1        ; 0            ; 21           ; 0            ; 65                    ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ;
; PTT                                                                                                                                           ; 98    ; 4        ; 43           ; 0            ; 28           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ;
; RX_DV                                                                                                                                         ; 113   ; 4        ; 61           ; 0            ; 28           ; 27                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ;
; SO                                                                                                                                            ; 70    ; 3        ; 7            ; 0            ; 21           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ;
; SPI_SDI                                                                                                                                       ; 32    ; 1        ; 0            ; 21           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; Fitter               ;
; _122MHz                                                                                                                                       ; 150   ; 5        ; 67           ; 22           ; 14           ; 2367                  ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------------------------------------------------------------------------------------------------------------------------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name                                                                                                                                         ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+----------------------------------------------------------------------------------------------------------------------------------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; ADCCLK                                                                                                                                       ; 82    ; 3        ; 22           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ADCMOSI                                                                                                                                      ; 78    ; 3        ; 20           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|cycloneii_asmiblock2~ALTERA_DCLK ; 23    ; 1        ; 0            ; 27           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; yes           ; no       ; On           ; 3.3-V LVCMOS ; Default          ; Off         ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|cycloneii_asmiblock2~ALTERA_SCE  ; 14    ; 1        ; 0            ; 36           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; yes           ; no       ; On           ; 3.3-V LVCMOS ; Default          ; Off         ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|cycloneii_asmiblock2~ALTERA_SDO  ; 12    ; 1        ; 0            ; 37           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; yes           ; no       ; On           ; 3.3-V LVCMOS ; Default          ; Off         ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; ATTN_CLK                                                                                                                                     ; 22    ; 1        ; 0            ; 28           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ATTN_DATA                                                                                                                                    ; 39    ; 2        ; 0            ; 18           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ATTN_LE                                                                                                                                      ; 69    ; 3        ; 7            ; 0            ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; CBCLK                                                                                                                                        ; 240   ; 8        ; 1            ; 43           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; CDIN                                                                                                                                         ; 239   ; 8        ; 1            ; 43           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; CLRCIN                                                                                                                                       ; 236   ; 8        ; 3            ; 43           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; CLRCOUT                                                                                                                                      ; 232   ; 8        ; 9            ; 43           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; CMCLK                                                                                                                                        ; 223   ; 8        ; 22           ; 43           ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; CMODE                                                                                                                                        ; 230   ; 8        ; 11           ; 43           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; CS                                                                                                                                           ; 87    ; 3        ; 34           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DACD[0]                                                                                                                                      ; 195   ; 7        ; 50           ; 43           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DACD[10]                                                                                                                                     ; 217   ; 8        ; 27           ; 43           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DACD[11]                                                                                                                                     ; 218   ; 8        ; 25           ; 43           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DACD[12]                                                                                                                                     ; 219   ; 8        ; 25           ; 43           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DACD[13]                                                                                                                                     ; 221   ; 8        ; 25           ; 43           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DACD[1]                                                                                                                                      ; 196   ; 7        ; 48           ; 43           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DACD[2]                                                                                                                                      ; 197   ; 7        ; 48           ; 43           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DACD[3]                                                                                                                                      ; 200   ; 7        ; 45           ; 43           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DACD[4]                                                                                                                                      ; 201   ; 7        ; 45           ; 43           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DACD[5]                                                                                                                                      ; 202   ; 7        ; 45           ; 43           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DACD[6]                                                                                                                                      ; 203   ; 7        ; 41           ; 43           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DACD[7]                                                                                                                                      ; 207   ; 7        ; 38           ; 43           ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DACD[8]                                                                                                                                      ; 214   ; 8        ; 29           ; 43           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DACD[9]                                                                                                                                      ; 216   ; 8        ; 29           ; 43           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DAC_ALC                                                                                                                                      ; 137   ; 5        ; 67           ; 9            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DEBUG_LED1                                                                                                                                   ; 9     ; 1        ; 0            ; 38           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DEBUG_LED10                                                                                                                                  ; 106   ; 4        ; 48           ; 0            ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DEBUG_LED2                                                                                                                                   ; 93    ; 4        ; 38           ; 0            ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DEBUG_LED3                                                                                                                                   ; 142   ; 5        ; 67           ; 14           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DEBUG_LED4                                                                                                                                   ; 139   ; 5        ; 67           ; 10           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DEBUG_LED5                                                                                                                                   ; 188   ; 7        ; 56           ; 43           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DEBUG_LED6                                                                                                                                   ; 37    ; 2        ; 0            ; 19           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DEBUG_LED7                                                                                                                                   ; 111   ; 4        ; 56           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DEBUG_LED8                                                                                                                                   ; 112   ; 4        ; 59           ; 0            ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DEBUG_LED9                                                                                                                                   ; 103   ; 4        ; 45           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DITH                                                                                                                                         ; 189   ; 7        ; 54           ; 43           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; FPGA_PLL                                                                                                                                     ; 144   ; 5        ; 67           ; 18           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; FPGA_PTT                                                                                                                                     ; 84    ; 3        ; 29           ; 0            ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; IO1                                                                                                                                          ; 95    ; 4        ; 41           ; 0            ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; J15_5                                                                                                                                        ; 114   ; 4        ; 61           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; J15_6                                                                                                                                        ; 117   ; 4        ; 63           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; MOSI                                                                                                                                         ; 226   ; 8        ; 14           ; 43           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; NCONFIG                                                                                                                                      ; 63    ; 3        ; 3            ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; PGA                                                                                                                                          ; 143   ; 5        ; 67           ; 17           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; PHY_MDC                                                                                                                                      ; 51    ; 2        ; 0            ; 5            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; PHY_RESET_N                                                                                                                                  ; 56    ; 2        ; 0            ; 4            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; PHY_TX[0]                                                                                                                                    ; 50    ; 2        ; 0            ; 7            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; PHY_TX[1]                                                                                                                                    ; 49    ; 2        ; 0            ; 10           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; PHY_TX[2]                                                                                                                                    ; 45    ; 2        ; 0            ; 15           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; PHY_TX[3]                                                                                                                                    ; 44    ; 2        ; 0            ; 16           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; PHY_TX_CLOCK                                                                                                                                 ; 43    ; 2        ; 0            ; 16           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; PHY_TX_EN                                                                                                                                    ; 41    ; 2        ; 0            ; 17           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; RAND                                                                                                                                         ; 145   ; 5        ; 67           ; 18           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SCK                                                                                                                                          ; 68    ; 3        ; 5            ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SHDN                                                                                                                                         ; 194   ; 7        ; 50           ; 43           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SI                                                                                                                                           ; 38    ; 2        ; 0            ; 19           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SPI_SCK                                                                                                                                      ; 83    ; 3        ; 27           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SPI_SDO                                                                                                                                      ; 81    ; 3        ; 22           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SSCK                                                                                                                                         ; 224   ; 8        ; 20           ; 43           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; Status_LED                                                                                                                                   ; 80    ; 3        ; 22           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; USEROUT0                                                                                                                                     ; 135   ; 5        ; 67           ; 7            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; USEROUT1                                                                                                                                     ; 134   ; 5        ; 67           ; 6            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; USEROUT2                                                                                                                                     ; 133   ; 5        ; 67           ; 5            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; USEROUT3                                                                                                                                     ; 132   ; 5        ; 67           ; 5            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; USEROUT4                                                                                                                                     ; 131   ; 5        ; 67           ; 5            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; USEROUT5                                                                                                                                     ; 128   ; 5        ; 67           ; 3            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; USEROUT6                                                                                                                                     ; 127   ; 5        ; 67           ; 3            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; nADCCS                                                                                                                                       ; 118   ; 4        ; 63           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; nCS                                                                                                                                          ; 231   ; 8        ; 9            ; 43           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------+------+----------------------------------------+---------------------+
; Name     ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Output Termination ; Termination Control Block ; Location assigned by ; Load ; Output Enable Source                   ; Output Enable Group ;
+----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------+------+----------------------------------------+---------------------+
; PHY_MDIO ; 52    ; 2        ; 0            ; 5            ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; MDIO:MDIO_inst|MDIO_inout~3 (inverted) ; -                   ;
+----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------+------+----------------------------------------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                                                                                                                                                            ;
+----------+------------------------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
; Location ; Pin Name                                 ; Reserved As              ; User Signal Name                                                                                                                              ; Pin Type                  ;
+----------+------------------------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
; 12       ; DIFFIO_L8n, DATA1, ASDO                  ; As input tri-stated      ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|cycloneii_asmiblock2~ALTERA_SDO   ; Dual Purpose Pin          ;
; 14       ; DIFFIO_L10p, FLASH_nCE, nCSO             ; As input tri-stated      ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|cycloneii_asmiblock2~ALTERA_SCE   ; Dual Purpose Pin          ;
; 17       ; nSTATUS                                  ; -                        ; -                                                                                                                                             ; Dedicated Programming Pin ;
; 23       ; DCLK                                     ; As output driving ground ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|cycloneii_asmiblock2~ALTERA_DCLK  ; Dual Purpose Pin          ;
; 24       ; DATA0                                    ; As input tri-stated      ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|cycloneii_asmiblock2~ALTERA_DATA0 ; Dual Purpose Pin          ;
; 25       ; nCONFIG                                  ; -                        ; -                                                                                                                                             ; Dedicated Programming Pin ;
; 30       ; nCE                                      ; -                        ; -                                                                                                                                             ; Dedicated Programming Pin ;
; 144      ; DIFFIO_R32n, DEV_OE                      ; Use as regular IO        ; FPGA_PLL                                                                                                                                      ; Dual Purpose Pin          ;
; 145      ; DIFFIO_R32p, DEV_CLRn                    ; Use as regular IO        ; RAND                                                                                                                                          ; Dual Purpose Pin          ;
; 153      ; CONF_DONE                                ; -                        ; -                                                                                                                                             ; Dedicated Programming Pin ;
; 155      ; MSEL0                                    ; -                        ; -                                                                                                                                             ; Dedicated Programming Pin ;
; 157      ; MSEL1                                    ; -                        ; -                                                                                                                                             ; Dedicated Programming Pin ;
; 158      ; MSEL2                                    ; -                        ; -                                                                                                                                             ; Dedicated Programming Pin ;
; 158      ; MSEL3                                    ; -                        ; -                                                                                                                                             ; Dedicated Programming Pin ;
; 159      ; DIFFIO_R27n, INIT_DONE                   ; Use as regular IO        ; INA[15]                                                                                                                                       ; Dual Purpose Pin          ;
; 160      ; DIFFIO_R27p, CRC_ERROR                   ; Use as regular IO        ; INA[14]                                                                                                                                       ; Dual Purpose Pin          ;
; 162      ; DIFFIO_R24n, nCEO                        ; Use as programming pin   ; INA[12]                                                                                                                                       ; Dual Purpose Pin          ;
; 164      ; DIFFIO_R24p, CLKUSR                      ; Use as regular IO        ; INA[11]                                                                                                                                       ; Dual Purpose Pin          ;
; 171      ; DIFFIO_R12n, nWE                         ; Use as regular IO        ; INA[8]                                                                                                                                        ; Dual Purpose Pin          ;
; 176      ; DIFFIO_R4n, PADD20, DQS2R/CQ3R,CDPCLK5   ; Use as regular IO        ; INA[6]                                                                                                                                        ; Dual Purpose Pin          ;
; 194      ; DIFFIO_T41p, PADD2                       ; Use as regular IO        ; SHDN                                                                                                                                          ; Dual Purpose Pin          ;
; 196      ; DIFFIO_T38n, PADD3                       ; Use as regular IO        ; DACD[1]                                                                                                                                       ; Dual Purpose Pin          ;
; 200      ; DIFFIO_T37p, PADD4, DQS2T/CQ3T,DPCLK8    ; Use as regular IO        ; DACD[3]                                                                                                                                       ; Dual Purpose Pin          ;
; 201      ; DIFFIO_T36n, PADD5                       ; Use as regular IO        ; DACD[4]                                                                                                                                       ; Dual Purpose Pin          ;
; 202      ; DIFFIO_T36p, PADD6                       ; Use as regular IO        ; DACD[5]                                                                                                                                       ; Dual Purpose Pin          ;
; 207      ; DIFFIO_T29p, PADD12, DQS4T/CQ5T,DPCLK9   ; Use as regular IO        ; DACD[7]                                                                                                                                       ; Dual Purpose Pin          ;
; 214      ; DIFFIO_T24p, PADD17, DQS5T/CQ5T#,DPCLK10 ; Use as regular IO        ; DACD[8]                                                                                                                                       ; Dual Purpose Pin          ;
; 218      ; DIFFIO_T20n, DATA2                       ; Use as regular IO        ; DACD[11]                                                                                                                                      ; Dual Purpose Pin          ;
; 219      ; DIFFIO_T20p, DATA3                       ; Use as regular IO        ; DACD[12]                                                                                                                                      ; Dual Purpose Pin          ;
; 221      ; DIFFIO_T19p, DATA4                       ; Use as regular IO        ; DACD[13]                                                                                                                                      ; Dual Purpose Pin          ;
; 224      ; DIFFIO_T16n, DATA14, DQS3T/CQ3T#,DPCLK11 ; Use as regular IO        ; SSCK                                                                                                                                          ; Dual Purpose Pin          ;
; 226      ; DIFFIO_T11p, DATA5                       ; Use as regular IO        ; MOSI                                                                                                                                          ; Dual Purpose Pin          ;
; 231      ; DIFFIO_T8p, DATA6                        ; Use as regular IO        ; nCS                                                                                                                                           ; Dual Purpose Pin          ;
; 232      ; DIFFIO_T7n, DATA7                        ; Use as regular IO        ; CLRCOUT                                                                                                                                       ; Dual Purpose Pin          ;
; 236      ; DIFFIO_T3p, DATA12, DQS1T/CQ1T#,CDPCLK7  ; Use as regular IO        ; CLRCIN                                                                                                                                        ; Dual Purpose Pin          ;
+----------+------------------------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+


+-------------------------------------------------------------+
; I/O Bank Usage                                              ;
+----------+-------------------+---------------+--------------+
; I/O Bank ; Usage             ; VCCIO Voltage ; VREF Voltage ;
+----------+-------------------+---------------+--------------+
; 1        ; 12 / 12 ( 100 % ) ; 3.3V          ; --           ;
; 2        ; 16 / 17 ( 94 % )  ; 3.3V          ; --           ;
; 3        ; 15 / 16 ( 94 % )  ; 3.3V          ; --           ;
; 4        ; 15 / 18 ( 83 % )  ; 3.3V          ; --           ;
; 5        ; 17 / 17 ( 100 % ) ; 3.3V          ; --           ;
; 6        ; 12 / 13 ( 92 % )  ; 3.3V          ; --           ;
; 7        ; 16 / 18 ( 89 % )  ; 3.3V          ; --           ;
; 8        ; 16 / 18 ( 89 % )  ; 3.3V          ; --           ;
+----------+-------------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                                                                                                            ;
+----------+------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                                                                                                                ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; 1        ;            ;          ; VCCD_PLL3                                                                                                                                     ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 2        ;            ;          ; GNDA3                                                                                                                                         ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 3        ;            ; --       ; VCCA3                                                                                                                                         ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 4        ;            ;          ; VCCINT                                                                                                                                        ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 5        ;            ;          ; GND                                                                                                                                           ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 6        ; 5          ; 1        ; PHY_RX[0]                                                                                                                                     ; input  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 7        ;            ; 1        ; VCCIO1                                                                                                                                        ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 8        ;            ;          ; GND                                                                                                                                           ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 9        ; 14         ; 1        ; DEBUG_LED1                                                                                                                                    ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 10       ;            ;          ; VCCINT                                                                                                                                        ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 11       ;            ;          ; GND                                                                                                                                           ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 12       ; 17         ; 1        ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|cycloneii_asmiblock2~ALTERA_SDO   ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; N               ; no       ; On           ;
; 13       ; 18         ; 1        ; PHY_RX[1]                                                                                                                                     ; input  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 14       ; 21         ; 1        ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|cycloneii_asmiblock2~ALTERA_SCE   ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; N               ; no       ; On           ;
; 15       ;            ; 1        ; VCCIO1                                                                                                                                        ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 16       ;            ;          ; GND                                                                                                                                           ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 17       ; 41         ; 1        ; ^nSTATUS                                                                                                                                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 18       ; 42         ; 1        ; PHY_RX[2]                                                                                                                                     ; input  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 19       ;            ;          ; VCCINT                                                                                                                                        ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 20       ;            ;          ; GND                                                                                                                                           ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 21       ; 50         ; 1        ; PHY_RX[3]                                                                                                                                     ; input  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 22       ; 53         ; 1        ; ATTN_CLK                                                                                                                                      ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 23       ; 58         ; 1        ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|cycloneii_asmiblock2~ALTERA_DCLK  ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; N               ; no       ; On           ;
; 24       ; 59         ; 1        ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|cycloneii_asmiblock2~ALTERA_DATA0 ; input  ; 3.3-V LVCMOS ;         ; Row I/O    ; N               ; no       ; On           ;
; 25       ; 60         ; 1        ; ^nCONFIG                                                                                                                                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 26       ; 61         ; 1        ; #TDI                                                                                                                                          ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 27       ; 62         ; 1        ; #TCK                                                                                                                                          ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 28       ; 63         ; 1        ; #TMS                                                                                                                                          ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 29       ; 64         ; 1        ; #TDO                                                                                                                                          ; output ;              ;         ; --         ;                 ; --       ; --           ;
; 30       ; 65         ; 1        ; ^nCE                                                                                                                                          ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 31       ; 66         ; 1        ; PHY_RX_CLOCK                                                                                                                                  ; input  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 32       ; 67         ; 1        ; SPI_SDI                                                                                                                                       ; input  ; 3.3-V LVCMOS ;         ; Row I/O    ; N               ; no       ; Off          ;
; 33       ; 68         ; 2        ; CLK_25MHZ                                                                                                                                     ; input  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 34       ; 69         ; 2        ; GND+                                                                                                                                          ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 35       ;            ; 2        ; VCCIO2                                                                                                                                        ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 36       ;            ;          ; GND                                                                                                                                           ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 37       ; 74         ; 2        ; DEBUG_LED6                                                                                                                                    ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 38       ; 75         ; 2        ; SI                                                                                                                                            ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 39       ; 80         ; 2        ; ATTN_DATA                                                                                                                                     ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 40       ;            ;          ; VCCINT                                                                                                                                        ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 41       ; 83         ; 2        ; PHY_TX_EN                                                                                                                                     ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 42       ;            ;          ; GND                                                                                                                                           ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 43       ; 86         ; 2        ; PHY_TX_CLOCK                                                                                                                                  ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 44       ; 88         ; 2        ; PHY_TX[3]                                                                                                                                     ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 45       ; 89         ; 2        ; PHY_TX[2]                                                                                                                                     ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 46       ; 103        ; 2        ; IO2                                                                                                                                           ; input  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 47       ;            ; 2        ; VCCIO2                                                                                                                                        ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 48       ;            ;          ; GND                                                                                                                                           ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 49       ; 110        ; 2        ; PHY_TX[1]                                                                                                                                     ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 50       ; 121        ; 2        ; PHY_TX[0]                                                                                                                                     ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 51       ; 129        ; 2        ; PHY_MDC                                                                                                                                       ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 52       ; 130        ; 2        ; PHY_MDIO                                                                                                                                      ; bidir  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 53       ;            ;          ; VCCINT                                                                                                                                        ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 54       ;            ;          ; GND                                                                                                                                           ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 55       ; 134        ; 2        ; PHY_INT_N                                                                                                                                     ; input  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 56       ; 135        ; 2        ; PHY_RESET_N                                                                                                                                   ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 57       ; 136        ; 2        ; ADCMISO                                                                                                                                       ; input  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 58       ;            ; --       ; VCCA1                                                                                                                                         ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 59       ;            ;          ; GNDA1                                                                                                                                         ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 60       ;            ;          ; VCCD_PLL1                                                                                                                                     ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 61       ;            ;          ; VCCINT                                                                                                                                        ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 62       ;            ;          ; GND                                                                                                                                           ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 63       ; 147        ; 3        ; NCONFIG                                                                                                                                       ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 64       ;            ;          ; VCCINT                                                                                                                                        ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 65       ;            ;          ; GND                                                                                                                                           ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 66       ;            ; 3        ; VCCIO3                                                                                                                                        ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 67       ;            ;          ; GND                                                                                                                                           ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 68       ; 152        ; 3        ; SCK                                                                                                                                           ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 69       ; 154        ; 3        ; ATTN_LE                                                                                                                                       ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 70       ; 155        ; 3        ; SO                                                                                                                                            ; input  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 71       ;            ;          ; VCCINT                                                                                                                                        ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 72       ;            ;          ; GND                                                                                                                                           ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 73       ; 159        ; 3        ; KEY_DASH                                                                                                                                      ; input  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 74       ;            ;          ; VCCINT                                                                                                                                        ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 75       ;            ;          ; GND                                                                                                                                           ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 76       ; 178        ; 3        ; KEY_DOT                                                                                                                                       ; input  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 77       ;            ; 3        ; VCCIO3                                                                                                                                        ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 78       ; 179        ; 3        ; ADCMOSI                                                                                                                                       ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 79       ;            ;          ; GND                                                                                                                                           ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 80       ; 182        ; 3        ; Status_LED                                                                                                                                    ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 81       ; 183        ; 3        ; SPI_SDO                                                                                                                                       ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 82       ; 184        ; 3        ; ADCCLK                                                                                                                                        ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 83       ; 190        ; 3        ; SPI_SCK                                                                                                                                       ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 84       ; 191        ; 3        ; FPGA_PTT                                                                                                                                      ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 85       ;            ;          ; VCCINT                                                                                                                                        ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 86       ;            ;          ; GND                                                                                                                                           ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 87       ; 202        ; 3        ; CS                                                                                                                                            ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 88       ; 203        ; 3        ; IO4                                                                                                                                           ; input  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 89       ; 204        ; 3        ; OSC_10MHZ                                                                                                                                     ; input  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 90       ; 205        ; 3        ; GND+                                                                                                                                          ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 91       ; 206        ; 4        ; GND+                                                                                                                                          ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 92       ; 207        ; 4        ; GND+                                                                                                                                          ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 93       ; 208        ; 4        ; DEBUG_LED2                                                                                                                                    ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 94       ; 209        ; 4        ; ANT_TUNE                                                                                                                                      ; input  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 95       ; 213        ; 4        ; IO1                                                                                                                                           ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 96       ;            ; 4        ; VCCIO4                                                                                                                                        ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 97       ;            ;          ; GND                                                                                                                                           ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 98       ; 218        ; 4        ; PTT                                                                                                                                           ; input  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 99       ; 219        ; 4        ; IO5                                                                                                                                           ; input  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 100      ; 222        ; 4        ; IO6                                                                                                                                           ; input  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 101      ;            ;          ; VCCINT                                                                                                                                        ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 102      ;            ;          ; GND                                                                                                                                           ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 103      ; 224        ; 4        ; DEBUG_LED9                                                                                                                                    ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 104      ;            ; 4        ; VCCIO4                                                                                                                                        ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 105      ;            ;          ; GND                                                                                                                                           ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 106      ; 228        ; 4        ; DEBUG_LED10                                                                                                                                   ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 107      ; 229        ; 4        ; RESERVED_INPUT                                                                                                                                ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 108      ;            ;          ; VCCINT                                                                                                                                        ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 109      ;            ;          ; GND                                                                                                                                           ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 110      ; 245        ; 4        ; MODE2                                                                                                                                         ; input  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 111      ; 252        ; 4        ; DEBUG_LED7                                                                                                                                    ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 112      ; 253        ; 4        ; DEBUG_LED8                                                                                                                                    ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 113      ; 258        ; 4        ; RX_DV                                                                                                                                         ; input  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 114      ; 261        ; 4        ; J15_5                                                                                                                                         ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 115      ;            ;          ; VCCINT                                                                                                                                        ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 116      ;            ;          ; GND                                                                                                                                           ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 117      ; 266        ; 4        ; J15_6                                                                                                                                         ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 118      ; 267        ; 4        ; nADCCS                                                                                                                                        ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 119      ;            ;          ; VCCINT                                                                                                                                        ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 120      ;            ;          ; GND                                                                                                                                           ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 121      ;            ;          ; VCCD_PLL4                                                                                                                                     ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 122      ;            ;          ; GNDA4                                                                                                                                         ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 123      ;            ; --       ; VCCA4                                                                                                                                         ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 124      ;            ; 5        ; VCCIO5                                                                                                                                        ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 125      ;            ;          ; GND                                                                                                                                           ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 126      ; 277        ; 5        ; IO8                                                                                                                                           ; input  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 127      ; 278        ; 5        ; USEROUT6                                                                                                                                      ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 128      ; 280        ; 5        ; USEROUT5                                                                                                                                      ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 129      ;            ;          ; VCCINT                                                                                                                                        ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 130      ;            ;          ; GND                                                                                                                                           ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 131      ; 283        ; 5        ; USEROUT4                                                                                                                                      ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 132      ; 284        ; 5        ; USEROUT3                                                                                                                                      ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 133      ; 285        ; 5        ; USEROUT2                                                                                                                                      ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 134      ; 288        ; 5        ; USEROUT1                                                                                                                                      ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 135      ; 289        ; 5        ; USEROUT0                                                                                                                                      ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 136      ;            ; 5        ; VCCIO5                                                                                                                                        ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 137      ; 299        ; 5        ; DAC_ALC                                                                                                                                       ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 138      ;            ;          ; GND                                                                                                                                           ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 139      ; 301        ; 5        ; DEBUG_LED4                                                                                                                                    ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 140      ;            ;          ; VCCINT                                                                                                                                        ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 141      ;            ;          ; GND                                                                                                                                           ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 142      ; 317        ; 5        ; DEBUG_LED3                                                                                                                                    ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 143      ; 330        ; 5        ; PGA                                                                                                                                           ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 144      ; 331        ; 5        ; FPGA_PLL                                                                                                                                      ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 145      ; 332        ; 5        ; RAND                                                                                                                                          ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 146      ; 337        ; 5        ; OVERFLOW                                                                                                                                      ; input  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 147      ;            ;          ; VCCINT                                                                                                                                        ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 148      ;            ;          ; GND                                                                                                                                           ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 149      ; 342        ; 5        ; PHY_CLK125                                                                                                                                    ; input  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 150      ; 343        ; 5        ; _122MHz                                                                                                                                       ; input  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 151      ; 344        ; 6        ; GND+                                                                                                                                          ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 152      ; 345        ; 6        ; LTC2208_122MHz                                                                                                                                ; input  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 153      ; 346        ; 6        ; ^CONF_DONE                                                                                                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 154      ;            ; 6        ; VCCIO6                                                                                                                                        ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 155      ; 347        ; 6        ; ^MSEL0                                                                                                                                        ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 156      ;            ;          ; GND                                                                                                                                           ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 157      ; 348        ; 6        ; ^MSEL1                                                                                                                                        ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 158      ; 349        ; 6        ; ^MSEL2                                                                                                                                        ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 158      ; 350        ; 6        ; ^MSEL3                                                                                                                                        ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 159      ; 353        ; 6        ; INA[15]                                                                                                                                       ; input  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 160      ; 354        ; 6        ; INA[14]                                                                                                                                       ; input  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 161      ; 357        ; 6        ; INA[13]                                                                                                                                       ; input  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 162      ; 360        ; 6        ; INA[12]                                                                                                                                       ; input  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 163      ;            ;          ; VCCINT                                                                                                                                        ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 164      ; 361        ; 6        ; INA[11]                                                                                                                                       ; input  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 165      ;            ;          ; GND                                                                                                                                           ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 166      ; 362        ; 6        ; INA[10]                                                                                                                                       ; input  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 167      ;            ;          ; VCCINT                                                                                                                                        ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 168      ;            ;          ; GND                                                                                                                                           ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 169      ; 374        ; 6        ; INA[9]                                                                                                                                        ; input  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 170      ;            ; 6        ; VCCIO6                                                                                                                                        ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 171      ; 387        ; 6        ; INA[8]                                                                                                                                        ; input  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 172      ;            ;          ; GND                                                                                                                                           ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 173      ; 391        ; 6        ; INA[7]                                                                                                                                        ; input  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 174      ;            ;          ; VCCINT                                                                                                                                        ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 175      ;            ;          ; GND                                                                                                                                           ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 176      ; 405        ; 6        ; INA[6]                                                                                                                                        ; input  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 177      ; 407        ; 6        ; INA[5]                                                                                                                                        ; input  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 178      ;            ; --       ; VCCA2                                                                                                                                         ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 179      ;            ;          ; GNDA2                                                                                                                                         ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 180      ;            ;          ; VCCD_PLL2                                                                                                                                     ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 181      ;            ;          ; VCCINT                                                                                                                                        ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 182      ;            ;          ; GND                                                                                                                                           ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 183      ; 423        ; 7        ; INA[4]                                                                                                                                        ; input  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 184      ; 426        ; 7        ; INA[3]                                                                                                                                        ; input  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 185      ; 430        ; 7        ; INA[2]                                                                                                                                        ; input  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 186      ; 431        ; 7        ; INA[1]                                                                                                                                        ; input  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 187      ; 434        ; 7        ; INA[0]                                                                                                                                        ; input  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 188      ; 435        ; 7        ; DEBUG_LED5                                                                                                                                    ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 189      ; 439        ; 7        ; DITH                                                                                                                                          ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 190      ;            ;          ; VCCINT                                                                                                                                        ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 191      ;            ;          ; GND                                                                                                                                           ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 192      ;            ; 7        ; VCCIO7                                                                                                                                        ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 193      ;            ;          ; GND                                                                                                                                           ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 194      ; 447        ; 7        ; SHDN                                                                                                                                          ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 195      ; 450        ; 7        ; DACD[0]                                                                                                                                       ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 196      ; 453        ; 7        ; DACD[1]                                                                                                                                       ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 197      ; 454        ; 7        ; DACD[2]                                                                                                                                       ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 198      ;            ;          ; VCCINT                                                                                                                                        ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 199      ;            ;          ; GND                                                                                                                                           ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 200      ; 457        ; 7        ; DACD[3]                                                                                                                                       ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 201      ; 458        ; 7        ; DACD[4]                                                                                                                                       ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 202      ; 459        ; 7        ; DACD[5]                                                                                                                                       ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 203      ; 468        ; 7        ; DACD[6]                                                                                                                                       ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 204      ;            ;          ; VCCINT                                                                                                                                        ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 205      ;            ;          ; GND                                                                                                                                           ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 206      ;            ; 7        ; VCCIO7                                                                                                                                        ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 207      ; 474        ; 7        ; DACD[7]                                                                                                                                       ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 208      ;            ;          ; GND                                                                                                                                           ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 209      ; 479        ; 7        ; GND+                                                                                                                                          ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 210      ; 480        ; 7        ; GND+                                                                                                                                          ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 211      ; 481        ; 8        ; GND+                                                                                                                                          ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 212      ; 482        ; 8        ; GND+                                                                                                                                          ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 213      ;            ; 8        ; VCCIO8                                                                                                                                        ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 214      ; 488        ; 8        ; DACD[8]                                                                                                                                       ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 215      ;            ;          ; GND                                                                                                                                           ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 216      ; 491        ; 8        ; DACD[9]                                                                                                                                       ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 217      ; 492        ; 8        ; DACD[10]                                                                                                                                      ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 218      ; 497        ; 8        ; DACD[11]                                                                                                                                      ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 219      ; 498        ; 8        ; DACD[12]                                                                                                                                      ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 220      ;            ;          ; VCCINT                                                                                                                                        ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 221      ; 500        ; 8        ; DACD[13]                                                                                                                                      ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 222      ;            ;          ; GND                                                                                                                                           ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 223      ; 506        ; 8        ; CMCLK                                                                                                                                         ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 224      ; 507        ; 8        ; SSCK                                                                                                                                          ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 225      ;            ; 8        ; VCCIO8                                                                                                                                        ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 226      ; 518        ; 8        ; MOSI                                                                                                                                          ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 227      ;            ;          ; GND                                                                                                                                           ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 228      ;            ;          ; VCCINT                                                                                                                                        ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 229      ;            ;          ; GND                                                                                                                                           ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 230      ; 523        ; 8        ; CMODE                                                                                                                                         ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 231      ; 525        ; 8        ; nCS                                                                                                                                           ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 232      ; 526        ; 8        ; CLRCOUT                                                                                                                                       ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 233      ;            ;          ; VCCINT                                                                                                                                        ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 234      ;            ;          ; GND                                                                                                                                           ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 235      ; 536        ; 8        ; CDOUT                                                                                                                                         ; input  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 236      ; 539        ; 8        ; CLRCIN                                                                                                                                        ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 237      ;            ;          ; VCCINT                                                                                                                                        ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 238      ;            ;          ; GND                                                                                                                                           ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 239      ; 545        ; 8        ; CDIN                                                                                                                                          ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 240      ; 546        ; 8        ; CBCLK                                                                                                                                         ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
+----------+------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Summary                                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------------+------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+
; Name                          ; C10_PLL:PLL2_inst|altpll:altpll_component|C10_PLL_altpll:auto_generated|pll1 ; C122_PLL:PLL_inst|altpll:altpll_component|C122_PLL_altpll:auto_generated|pll1 ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|pll1 ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|pll1 ;
+-------------------------------+------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+
; SDC pin name                  ; PLL2_inst|altpll_component|auto_generated|pll1                               ; PLL_inst|altpll_component|auto_generated|pll1                                 ; PLL_IF_inst|altpll_component|auto_generated|pll1                             ; PLL_clocks_inst|altpll_component|auto_generated|pll1                                     ;
; PLL mode                      ; Normal                                                                       ; Normal                                                                        ; Normal                                                                       ; No compensation                                                                          ;
; Compensate clock              ; clock0                                                                       ; clock0                                                                        ; clock0                                                                       ; --                                                                                       ;
; Compensated input/output pins ; --                                                                           ; --                                                                            ; --                                                                           ; --                                                                                       ;
; Switchover type               ; --                                                                           ; --                                                                            ; --                                                                           ; --                                                                                       ;
; Input frequency 0             ; 10.0 MHz                                                                     ; 122.88 MHz                                                                    ; 122.88 MHz                                                                   ; 125.0 MHz                                                                                ;
; Input frequency 1             ; --                                                                           ; --                                                                            ; --                                                                           ; --                                                                                       ;
; Nominal PFD frequency         ; 10.0 MHz                                                                     ; 122.9 MHz                                                                     ; 12.3 MHz                                                                     ; 125.0 MHz                                                                                ;
; Nominal VCO frequency         ; 400.0 MHz                                                                    ; 614.3 MHz                                                                     ; 528.3 MHz                                                                    ; 625.0 MHz                                                                                ;
; VCO post scale K counter      ; 2                                                                            ; 2                                                                             ; 2                                                                            ; 2                                                                                        ;
; VCO frequency control         ; Auto                                                                         ; Auto                                                                          ; Auto                                                                         ; Auto                                                                                     ;
; VCO phase shift step          ; 312 ps                                                                       ; 203 ps                                                                        ; 236 ps                                                                       ; 200 ps                                                                                   ;
; VCO multiply                  ; --                                                                           ; --                                                                            ; --                                                                           ; --                                                                                       ;
; VCO divide                    ; --                                                                           ; --                                                                            ; --                                                                           ; --                                                                                       ;
; Freq min lock                 ; 7.5 MHz                                                                      ; 60.01 MHz                                                                     ; 69.78 MHz                                                                    ; 60.01 MHz                                                                                ;
; Freq max lock                 ; 16.25 MHz                                                                    ; 130.04 MHz                                                                    ; 151.22 MHz                                                                   ; 130.04 MHz                                                                               ;
; M VCO Tap                     ; 0                                                                            ; 0                                                                             ; 0                                                                            ; 0                                                                                        ;
; M Initial                     ; 1                                                                            ; 1                                                                             ; 1                                                                            ; 1                                                                                        ;
; M value                       ; 40                                                                           ; 5                                                                             ; 43                                                                           ; 5                                                                                        ;
; N value                       ; 1                                                                            ; 1                                                                             ; 10                                                                           ; 1                                                                                        ;
; Charge pump current           ; setting 1                                                                    ; setting 1                                                                     ; setting 1                                                                    ; setting 1                                                                                ;
; Loop filter resistance        ; setting 20                                                                   ; setting 28                                                                    ; setting 20                                                                   ; setting 28                                                                               ;
; Loop filter capacitance       ; setting 0                                                                    ; setting 0                                                                     ; setting 0                                                                    ; setting 0                                                                                ;
; Bandwidth                     ; 450 kHz to 590 kHz                                                           ; 1.19 MHz to 1.7 MHz                                                           ; 450 kHz to 590 kHz                                                           ; 1.19 MHz to 1.7 MHz                                                                      ;
; Bandwidth type                ; Medium                                                                       ; Medium                                                                        ; Medium                                                                       ; Medium                                                                                   ;
; Real time reconfigurable      ; Off                                                                          ; Off                                                                           ; Off                                                                          ; Off                                                                                      ;
; Scan chain MIF file           ; --                                                                           ; --                                                                            ; --                                                                           ; --                                                                                       ;
; Preserve PLL counter order    ; Off                                                                          ; Off                                                                           ; Off                                                                          ; Off                                                                                      ;
; PLL location                  ; PLL_1                                                                        ; PLL_4                                                                         ; PLL_2                                                                        ; PLL_3                                                                                    ;
; Inclk0 signal                 ; OSC_10MHZ                                                                    ; _122MHz                                                                       ; LTC2208_122MHz                                                               ; PHY_CLK125                                                                               ;
; Inclk1 signal                 ; --                                                                           ; --                                                                            ; --                                                                           ; --                                                                                       ;
; Inclk0 signal type            ; Dedicated Pin                                                                ; Dedicated Pin                                                                 ; Dedicated Pin                                                                ; Global Clock                                                                             ;
; Inclk1 signal type            ; --                                                                           ; --                                                                            ; --                                                                           ; --                                                                                       ;
+-------------------------------+------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage                                                                                                                                                                                                                                                                                                                                       ;
+------------------------------------------------------------------------------------------------------+--------------+------+--------+------------------+-------------+------------------+------------+---------+---------------+--------------+---------------+---------+---------+-------------------------------------------------------------+
; Name                                                                                                 ; Output Clock ; Mult ; Div    ; Output Frequency ; Phase Shift ; Phase Shift Step ; Duty Cycle ; Counter ; Counter Value ; High / Low   ; Cascade Input ; Initial ; VCO Tap ; SDC Pin Name                                                ;
+------------------------------------------------------------------------------------------------------+--------------+------+--------+------------------+-------------+------------------+------------+---------+---------------+--------------+---------------+---------+---------+-------------------------------------------------------------+
; C10_PLL:PLL2_inst|altpll:altpll_component|C10_PLL_altpll:auto_generated|wire_pll1_clk[0]             ; clock0       ; 1    ; 125    ; 0.08 MHz         ; 0 (0 ps)    ; 0.09 (312 ps)    ; 50/50      ; C1      ; 500           ; 250/250 Even ; C0            ; 1       ; 0       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]       ;
; C10_PLL:PLL2_inst|altpll:altpll_component|C10_PLL_altpll:auto_generated|wire_pll1_clk[0]~cascade_in  ; --           ; --   ; --     ; --               ; --          ; --               ; --         ; C0      ; 10            ; 5/5 Even     ; --            ; 1       ; 0       ;                                                             ;
; C122_PLL:PLL_inst|altpll:altpll_component|C122_PLL_altpll:auto_generated|wire_pll1_clk[0]            ; clock0       ; 1    ; 1536   ; 0.08 MHz         ; 0 (0 ps)    ; 0.09 (203 ps)    ; 50/50      ; C1      ; 512           ; 256/256 Even ; C0            ; 1       ; 0       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0]        ;
; C122_PLL:PLL_inst|altpll:altpll_component|C122_PLL_altpll:auto_generated|wire_pll1_clk[0]~cascade_in ; --           ; --   ; --     ; --               ; --          ; --               ; --         ; C0      ; 15            ; 7/8 Odd      ; --            ; 1       ; 0       ;                                                             ;
; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0]             ; clock0       ; 43   ; 110    ; 48.03 MHz        ; 0 (0 ps)    ; 4.09 (236 ps)    ; 50/50      ; C0      ; 11            ; 6/5 Odd      ; --            ; 1       ; 0       ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0]     ;
; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1]             ; clock1       ; 1    ; 10     ; 12.29 MHz        ; 0 (0 ps)    ; 1.05 (236 ps)    ; 50/50      ; C1      ; 43            ; 22/21 Odd    ; --            ; 1       ; 0       ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1]     ;
; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2]             ; clock2       ; 43   ; 176130 ; 0.03 MHz         ; 0 (0 ps)    ; 0.15 (236 ps)    ; 50/50      ; C3      ; 309           ; 155/154 Odd  ; C2            ; 1       ; 0       ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2]     ;
; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2]~cascade_in  ; --           ; --   ; --     ; --               ; --          ; --               ; --         ; C2      ; 57            ; 28/29 Odd    ; --            ; 1       ; 0       ;                                                             ;
; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; clock0       ; 1    ; 50     ; 2.5 MHz          ; 0 (0 ps)    ; 0.18 (200 ps)    ; 50/50      ; C0      ; 250           ; 125/125 Even ; --            ; 1       ; 0       ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ;
; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; clock1       ; 1    ; 5      ; 25.0 MHz         ; 0 (0 ps)    ; 1.80 (200 ps)    ; 50/50      ; C2      ; 25            ; 13/12 Odd    ; --            ; 1       ; 0       ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ;
; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; clock2       ; 1    ; 10     ; 12.5 MHz         ; 0 (0 ps)    ; 0.90 (200 ps)    ; 50/50      ; C1      ; 50            ; 25/25 Even   ; --            ; 1       ; 0       ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ;
+------------------------------------------------------------------------------------------------------+--------------+------+--------+------------------+-------------+------------------+------------+---------+---------------+--------------+---------------+---------+---------+-------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------+--------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                 ; Logic Cells  ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                                                                                            ; Library Name ;
+----------------------------------------------------------------------------+--------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |Hermes                                                                    ; 37506 (2300) ; 27734 (977)               ; 0 (0)         ; 977664      ; 122  ; 252          ; 0       ; 126       ; 119  ; 0            ; 9772 (1027)  ; 4257 (157)        ; 23477 (1206)     ; |Hermes                                                                                                                                                                                                                        ;              ;
;    |ASMI_interface:ASMI_int_inst|                                          ; 359 (174)    ; 211 (77)                  ; 0 (0)         ; 4096        ; 1    ; 0            ; 0       ; 0         ; 4    ; 0            ; 126 (75)     ; 4 (1)             ; 229 (98)         ; |Hermes|ASMI_interface:ASMI_int_inst                                                                                                                                                                                           ;              ;
;       |ASMI:ASMI_inst|                                                     ; 186 (0)      ; 134 (0)                   ; 0 (0)         ; 4096        ; 1    ; 0            ; 0       ; 0         ; 4    ; 0            ; 51 (0)       ; 3 (0)             ; 132 (0)          ; |Hermes|ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst                                                                                                                                                                            ;              ;
;          |ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component| ; 186 (110)    ; 134 (73)                  ; 0 (0)         ; 4096        ; 1    ; 0            ; 0       ; 0         ; 4    ; 0            ; 51 (37)      ; 3 (3)             ; 132 (69)         ; |Hermes|ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component                                                                                                            ;              ;
;             |a_graycounter:addbyte_cntr|                                   ; 4 (0)        ; 4 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (0)            ; |Hermes|ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:addbyte_cntr                                                                                 ;              ;
;                |a_graycounter_cfg:auto_generated|                          ; 4 (4)        ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; |Hermes|ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:addbyte_cntr|a_graycounter_cfg:auto_generated                                                ;              ;
;             |a_graycounter:gen_cntr|                                       ; 4 (0)        ; 4 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (0)            ; |Hermes|ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:gen_cntr                                                                                     ;              ;
;                |a_graycounter_cfg:auto_generated|                          ; 4 (4)        ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; |Hermes|ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:gen_cntr|a_graycounter_cfg:auto_generated                                                    ;              ;
;             |a_graycounter:stage_cntr|                                     ; 4 (0)        ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (0)            ; |Hermes|ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:stage_cntr                                                                                   ;              ;
;                |a_graycounter_bfg:auto_generated|                          ; 4 (4)        ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; |Hermes|ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:stage_cntr|a_graycounter_bfg:auto_generated                                                  ;              ;
;             |a_graycounter:wrstage_cntr|                                   ; 5 (0)        ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 3 (0)            ; |Hermes|ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:wrstage_cntr                                                                                 ;              ;
;                |a_graycounter_bfg:auto_generated|                          ; 5 (5)        ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 3 (3)            ; |Hermes|ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:wrstage_cntr|a_graycounter_bfg:auto_generated                                                ;              ;
;             |lpm_compare:cmpr4|                                            ; 1 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |Hermes|ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|lpm_compare:cmpr4                                                                                          ;              ;
;                |cmpr_und:auto_generated|                                   ; 1 (1)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |Hermes|ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|lpm_compare:cmpr4|cmpr_und:auto_generated                                                                  ;              ;
;             |lpm_compare:cmpr5|                                            ; 6 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 1 (0)            ; |Hermes|ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|lpm_compare:cmpr5                                                                                          ;              ;
;                |cmpr_und:auto_generated|                                   ; 6 (6)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 1 (1)            ; |Hermes|ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|lpm_compare:cmpr5|cmpr_und:auto_generated                                                                  ;              ;
;             |lpm_counter:pgwr_data_cntr|                                   ; 9 (0)        ; 9 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (0)            ; |Hermes|ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|lpm_counter:pgwr_data_cntr                                                                                 ;              ;
;                |cntr_kqi:auto_generated|                                   ; 9 (9)        ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; |Hermes|ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|lpm_counter:pgwr_data_cntr|cntr_kqi:auto_generated                                                         ;              ;
;             |lpm_counter:pgwr_read_cntr|                                   ; 9 (0)        ; 9 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (0)            ; |Hermes|ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|lpm_counter:pgwr_read_cntr                                                                                 ;              ;
;                |cntr_kqi:auto_generated|                                   ; 9 (9)        ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; |Hermes|ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|lpm_counter:pgwr_read_cntr|cntr_kqi:auto_generated                                                         ;              ;
;             |scfifo:scfifo3|                                               ; 37 (0)       ; 29 (0)                    ; 0 (0)         ; 4096        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (0)        ; 0 (0)             ; 30 (0)           ; |Hermes|ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3                                                                                             ;              ;
;                |scfifo_6ul:auto_generated|                                 ; 37 (0)       ; 29 (0)                    ; 0 (0)         ; 4096        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (0)        ; 0 (0)             ; 30 (0)           ; |Hermes|ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated                                                                   ;              ;
;                   |a_dpfifo_1as:dpfifo|                                    ; 37 (1)       ; 29 (0)                    ; 0 (0)         ; 4096        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (1)        ; 0 (0)             ; 30 (0)           ; |Hermes|ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo                                               ;              ;
;                      |a_fefifo_48e:fifo_state|                             ; 18 (9)       ; 11 (2)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 12 (3)           ; |Hermes|ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|a_fefifo_48e:fifo_state                       ;              ;
;                         |cntr_7n7:count_usedw|                             ; 9 (9)        ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; |Hermes|ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|a_fefifo_48e:fifo_state|cntr_7n7:count_usedw  ;              ;
;                      |cntr_rmb:rd_ptr_count|                               ; 9 (9)        ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; |Hermes|ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|cntr_rmb:rd_ptr_count                         ;              ;
;                      |cntr_rmb:wr_ptr|                                     ; 9 (9)        ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; |Hermes|ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|cntr_rmb:wr_ptr                               ;              ;
;                      |dpram_flt:FIFOram|                                   ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 4096        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|dpram_flt:FIFOram                             ;              ;
;                         |altsyncram_jvj1:altsyncram1|                      ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 4096        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|dpram_flt:FIFOram|altsyncram_jvj1:altsyncram1 ;              ;
;    |Apollo:Apollo_inst|                                                    ; 151 (151)    ; 86 (86)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 56 (56)      ; 3 (3)             ; 92 (92)          ; |Hermes|Apollo:Apollo_inst                                                                                                                                                                                                     ;              ;
;    |Attenuator:Attenuator_inst|                                            ; 29 (29)      ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 18 (18)          ; |Hermes|Attenuator:Attenuator_inst                                                                                                                                                                                             ;              ;
;    |C10_PLL:PLL2_inst|                                                     ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|C10_PLL:PLL2_inst                                                                                                                                                                                                      ;              ;
;       |altpll:altpll_component|                                            ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|C10_PLL:PLL2_inst|altpll:altpll_component                                                                                                                                                                              ;              ;
;          |C10_PLL_altpll:auto_generated|                                   ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|C10_PLL:PLL2_inst|altpll:altpll_component|C10_PLL_altpll:auto_generated                                                                                                                                                ;              ;
;    |C122_PLL:PLL_inst|                                                     ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|C122_PLL:PLL_inst                                                                                                                                                                                                      ;              ;
;       |altpll:altpll_component|                                            ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|C122_PLL:PLL_inst|altpll:altpll_component                                                                                                                                                                              ;              ;
;          |C122_PLL_altpll:auto_generated|                                  ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|C122_PLL:PLL_inst|altpll:altpll_component|C122_PLL_altpll:auto_generated                                                                                                                                               ;              ;
;    |CicInterpM5:in2|                                                       ; 1074 (1074)  ; 1022 (1022)               ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 49 (49)      ; 117 (117)         ; 908 (908)        ; |Hermes|CicInterpM5:in2                                                                                                                                                                                                        ;              ;
;    |DHCP:DHCP_inst|                                                        ; 45 (45)      ; 30 (30)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (15)      ; 0 (0)             ; 30 (30)          ; |Hermes|DHCP:DHCP_inst                                                                                                                                                                                                         ;              ;
;    |EEPROM:EEPROM_inst|                                                    ; 237 (237)    ; 167 (167)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 53 (53)      ; 28 (28)           ; 156 (156)        ; |Hermes|EEPROM:EEPROM_inst                                                                                                                                                                                                     ;              ;
;    |EPCS_fifo:EPCS_fifo_inst|                                              ; 134 (0)      ; 127 (0)                   ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (0)        ; 42 (0)            ; 85 (0)           ; |Hermes|EPCS_fifo:EPCS_fifo_inst                                                                                                                                                                                               ;              ;
;       |dcfifo:dcfifo_component|                                            ; 134 (0)      ; 127 (0)                   ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (0)        ; 42 (0)            ; 85 (0)           ; |Hermes|EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component                                                                                                                                                                       ;              ;
;          |dcfifo_7gh1:auto_generated|                                      ; 134 (44)     ; 127 (33)                  ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (2)        ; 42 (16)           ; 85 (14)          ; |Hermes|EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated                                                                                                                                            ;              ;
;             |a_gray2bin_ugb:rdptr_g_gray2bin|                              ; 10 (10)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 9 (9)            ; |Hermes|EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_gray2bin_ugb:rdptr_g_gray2bin                                                                                                            ;              ;
;             |a_gray2bin_ugb:rs_dgwp_gray2bin|                              ; 10 (10)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (10)          ; |Hermes|EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_gray2bin_ugb:rs_dgwp_gray2bin                                                                                                            ;              ;
;             |a_graycounter_pjc:wrptr_g1p|                                  ; 21 (21)      ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 20 (20)          ; |Hermes|EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_pjc:wrptr_g1p                                                                                                                ;              ;
;             |a_graycounter_t57:rdptr_g1p|                                  ; 22 (22)      ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 20 (20)          ; |Hermes|EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p                                                                                                                ;              ;
;             |alt_synch_pipe_rld:rs_dgwp|                                   ; 22 (0)       ; 22 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 14 (0)            ; 8 (0)            ; |Hermes|EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|alt_synch_pipe_rld:rs_dgwp                                                                                                                 ;              ;
;                |dffpipe_qe9:dffpipe13|                                     ; 22 (22)      ; 22 (22)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 14 (14)           ; 8 (8)            ; |Hermes|EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13                                                                                           ;              ;
;             |alt_synch_pipe_sld:ws_dgrp|                                   ; 22 (0)       ; 22 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 10 (0)            ; 12 (0)           ; |Hermes|EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|alt_synch_pipe_sld:ws_dgrp                                                                                                                 ;              ;
;                |dffpipe_re9:dffpipe16|                                     ; 22 (22)      ; 22 (22)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 10 (10)           ; 12 (12)          ; |Hermes|EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16                                                                                           ;              ;
;             |altsyncram_7i31:fifo_ram|                                     ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|altsyncram_7i31:fifo_ram                                                                                                                   ;              ;
;             |cmpr_f66:rdempty_eq_comp|                                     ; 7 (7)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 6 (6)            ; |Hermes|EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|cmpr_f66:rdempty_eq_comp                                                                                                                   ;              ;
;             |cmpr_f66:wrfull_eq_comp|                                      ; 7 (7)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 6 (6)            ; |Hermes|EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|cmpr_f66:wrfull_eq_comp                                                                                                                    ;              ;
;             |dffpipe_pe9:rs_brp|                                           ; 10 (10)      ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 9 (9)            ; |Hermes|EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp                                                                                                                         ;              ;
;             |dffpipe_pe9:rs_bwp|                                           ; 10 (10)      ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (10)          ; |Hermes|EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp                                                                                                                         ;              ;
;    |FIFO:RXF|                                                              ; 109 (109)    ; 93 (93)                   ; 0 (0)         ; 65536       ; 8    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 21 (21)           ; 77 (77)          ; |Hermes|FIFO:RXF                                                                                                                                                                                                               ;              ;
;       |altsyncram:mem_rtl_0|                                               ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 65536       ; 8    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|FIFO:RXF|altsyncram:mem_rtl_0                                                                                                                                                                                          ;              ;
;          |altsyncram_15h1:auto_generated|                                  ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 65536       ; 8    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|FIFO:RXF|altsyncram:mem_rtl_0|altsyncram_15h1:auto_generated                                                                                                                                                           ;              ;
;    |FirInterp8_1024:fi|                                                    ; 186 (186)    ; 167 (167)                 ; 0 (0)         ; 23040       ; 3    ; 4            ; 0       ; 2         ; 0    ; 0            ; 17 (17)      ; 44 (44)           ; 125 (125)        ; |Hermes|FirInterp8_1024:fi                                                                                                                                                                                                     ;              ;
;       |firram36I_1024:ram|                                                 ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|FirInterp8_1024:fi|firram36I_1024:ram                                                                                                                                                                                  ;              ;
;          |altsyncram:altsyncram_component|                                 ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component                                                                                                                                                  ;              ;
;             |altsyncram_hhn1:auto_generated|                               ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component|altsyncram_hhn1:auto_generated                                                                                                                   ;              ;
;       |firromI_1024:rom|                                                   ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 18432       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|FirInterp8_1024:fi|firromI_1024:rom                                                                                                                                                                                    ;              ;
;          |altsyncram:altsyncram_component|                                 ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 18432       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|FirInterp8_1024:fi|firromI_1024:rom|altsyncram:altsyncram_component                                                                                                                                                    ;              ;
;             |altsyncram_vh91:auto_generated|                               ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 18432       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|FirInterp8_1024:fi|firromI_1024:rom|altsyncram:altsyncram_component|altsyncram_vh91:auto_generated                                                                                                                     ;              ;
;       |lpm_mult:Mult0|                                                     ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|FirInterp8_1024:fi|lpm_mult:Mult0                                                                                                                                                                                      ;              ;
;          |mult_35t:auto_generated|                                         ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|FirInterp8_1024:fi|lpm_mult:Mult0|mult_35t:auto_generated                                                                                                                                                              ;              ;
;       |lpm_mult:Mult1|                                                     ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|FirInterp8_1024:fi|lpm_mult:Mult1                                                                                                                                                                                      ;              ;
;          |mult_35t:auto_generated|                                         ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|FirInterp8_1024:fi|lpm_mult:Mult1|mult_35t:auto_generated                                                                                                                                                              ;              ;
;    |HPF_select:Alex_HPF_select|                                            ; 46 (46)      ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (16)      ; 0 (0)             ; 30 (30)          ; |Hermes|HPF_select:Alex_HPF_select                                                                                                                                                                                             ;              ;
;    |Hermes_ADC:ADC_SPI|                                                    ; 210 (210)    ; 184 (184)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 26 (26)      ; 21 (21)           ; 163 (163)        ; |Hermes|Hermes_ADC:ADC_SPI                                                                                                                                                                                                     ;              ;
;    |Hermes_Tx_fifo_ctrl:TXFC|                                              ; 324 (324)    ; 33 (33)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 217 (217)    ; 0 (0)             ; 107 (107)        ; |Hermes|Hermes_Tx_fifo_ctrl:TXFC                                                                                                                                                                                               ;              ;
;    |Hermes_clk_lrclk_gen:clrgen|                                           ; 41 (41)      ; 25 (25)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 1 (1)             ; 28 (28)          ; |Hermes|Hermes_clk_lrclk_gen:clrgen                                                                                                                                                                                            ;              ;
;    |I2S_rcv:MIC|                                                           ; 65 (65)      ; 57 (57)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 39 (39)           ; 18 (18)          ; |Hermes|I2S_rcv:MIC                                                                                                                                                                                                            ;              ;
;    |I2S_xmit:LR|                                                           ; 66 (66)      ; 57 (57)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 32 (32)           ; 29 (29)          ; |Hermes|I2S_xmit:LR                                                                                                                                                                                                            ;              ;
;    |LPF_select:Alex_LPF_select|                                            ; 55 (55)      ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 43 (43)      ; 0 (0)             ; 12 (12)          ; |Hermes|LPF_select:Alex_LPF_select                                                                                                                                                                                             ;              ;
;    |Led_control:Control_LED0|                                              ; 47 (47)      ; 30 (30)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 17 (17)      ; 0 (0)             ; 30 (30)          ; |Hermes|Led_control:Control_LED0                                                                                                                                                                                               ;              ;
;    |Led_control:Control_LED1|                                              ; 54 (54)      ; 30 (30)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 24 (24)      ; 1 (1)             ; 29 (29)          ; |Hermes|Led_control:Control_LED1                                                                                                                                                                                               ;              ;
;    |Led_flash:Flash_LED10|                                                 ; 33 (33)      ; 25 (25)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 25 (25)          ; |Hermes|Led_flash:Flash_LED10                                                                                                                                                                                                  ;              ;
;    |Led_flash:Flash_LED1|                                                  ; 33 (33)      ; 25 (25)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 25 (25)          ; |Hermes|Led_flash:Flash_LED1                                                                                                                                                                                                   ;              ;
;    |Led_flash:Flash_LED2|                                                  ; 33 (33)      ; 25 (25)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 25 (25)          ; |Hermes|Led_flash:Flash_LED2                                                                                                                                                                                                   ;              ;
;    |Led_flash:Flash_LED3|                                                  ; 34 (34)      ; 25 (25)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 25 (25)          ; |Hermes|Led_flash:Flash_LED3                                                                                                                                                                                                   ;              ;
;    |Led_flash:Flash_LED5|                                                  ; 33 (33)      ; 25 (25)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 25 (25)          ; |Hermes|Led_flash:Flash_LED5                                                                                                                                                                                                   ;              ;
;    |Led_flash:Flash_LED6|                                                  ; 33 (33)      ; 25 (25)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 25 (25)          ; |Hermes|Led_flash:Flash_LED6                                                                                                                                                                                                   ;              ;
;    |Led_flash:Flash_LED8|                                                  ; 33 (33)      ; 25 (25)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 25 (25)          ; |Hermes|Led_flash:Flash_LED8                                                                                                                                                                                                   ;              ;
;    |Led_flash:Flash_LED9|                                                  ; 33 (33)      ; 25 (25)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 25 (25)          ; |Hermes|Led_flash:Flash_LED9                                                                                                                                                                                                   ;              ;
;    |MDIO:MDIO_inst|                                                        ; 155 (155)    ; 65 (65)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 88 (88)      ; 20 (20)           ; 47 (47)          ; |Hermes|MDIO:MDIO_inst                                                                                                                                                                                                         ;              ;
;    |PHY_Rx_fifo:PHY_Rx_fifo_inst|                                          ; 175 (0)      ; 141 (0)                   ; 0 (0)         ; 131072      ; 16   ; 0            ; 0       ; 0         ; 0    ; 0            ; 27 (0)       ; 19 (0)            ; 129 (0)          ; |Hermes|PHY_Rx_fifo:PHY_Rx_fifo_inst                                                                                                                                                                                           ;              ;
;       |dcfifo_mixed_widths:dcfifo_mixed_widths_component|                  ; 175 (0)      ; 141 (0)                   ; 0 (0)         ; 131072      ; 16   ; 0            ; 0       ; 0         ; 0    ; 0            ; 27 (0)       ; 19 (0)            ; 129 (0)          ; |Hermes|PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component                                                                                                                                         ;              ;
;          |dcfifo_nhk1:auto_generated|                                      ; 175 (44)     ; 141 (43)                  ; 0 (0)         ; 131072      ; 16   ; 0            ; 0       ; 0         ; 0    ; 0            ; 27 (1)       ; 19 (8)            ; 129 (28)         ; |Hermes|PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated                                                                                                              ;              ;
;             |a_graycounter_067:rdptr_g1p|                                  ; 28 (28)      ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 1 (1)             ; 18 (18)          ; |Hermes|PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_067:rdptr_g1p                                                                                  ;              ;
;             |a_graycounter_rjc:wrptr_g1p|                                  ; 31 (31)      ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 27 (27)          ; |Hermes|PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_rjc:wrptr_g1p                                                                                  ;              ;
;             |alt_synch_pipe_uld:rs_dgwp|                                   ; 28 (0)       ; 28 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 25 (0)           ; |Hermes|PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|alt_synch_pipe_uld:rs_dgwp                                                                                   ;              ;
;                |dffpipe_te9:dffpipe15|                                     ; 28 (28)      ; 28 (28)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 25 (25)          ; |Hermes|PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe15                                                             ;              ;
;             |alt_synch_pipe_vld:ws_dgrp|                                   ; 28 (0)       ; 28 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 6 (0)             ; 22 (0)           ; |Hermes|PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|alt_synch_pipe_vld:ws_dgrp                                                                                   ;              ;
;                |dffpipe_ve9:dffpipe19|                                     ; 28 (28)      ; 28 (28)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 6 (6)             ; 22 (22)          ; |Hermes|PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19                                                             ;              ;
;             |altsyncram_tj31:fifo_ram|                                     ; 21 (3)       ; 3 (3)                     ; 0 (0)         ; 131072      ; 16   ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (0)        ; 1 (1)             ; 11 (2)           ; |Hermes|PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram                                                                                     ;              ;
;                |decode_177:decode12|                                       ; 2 (2)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Hermes|PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|decode_177:decode12                                                                 ;              ;
;                |mux_038:mux13|                                             ; 16 (16)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 7 (7)            ; |Hermes|PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|mux_038:mux13                                                                       ;              ;
;             |cmpr_i66:rdempty_eq_comp|                                     ; 9 (9)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 8 (8)            ; |Hermes|PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|cmpr_i66:rdempty_eq_comp                                                                                     ;              ;
;             |cmpr_i66:wrfull_eq_comp|                                      ; 9 (9)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 7 (7)            ; |Hermes|PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|cmpr_i66:wrfull_eq_comp                                                                                      ;              ;
;             |cntr_s2e:cntr_b|                                              ; 2 (2)        ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |Hermes|PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|cntr_s2e:cntr_b                                                                                              ;              ;
;    |PLL_IF:PLL_IF_inst|                                                    ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|PLL_IF:PLL_IF_inst                                                                                                                                                                                                     ;              ;
;       |altpll:altpll_component|                                            ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|PLL_IF:PLL_IF_inst|altpll:altpll_component                                                                                                                                                                             ;              ;
;          |PLL_IF_altpll:auto_generated|                                    ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated                                                                                                                                                ;              ;
;    |PLL_clocks:PLL_clocks_inst|                                            ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|PLL_clocks:PLL_clocks_inst                                                                                                                                                                                             ;              ;
;       |altpll:altpll_component|                                            ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|PLL_clocks:PLL_clocks_inst|altpll:altpll_component                                                                                                                                                                     ;              ;
;          |PLL_clocks_altpll:auto_generated|                                ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated                                                                                                                                    ;              ;
;    |Rx_MAC:Rx_MAC_inst|                                                    ; 2033 (1972)  ; 1541 (1481)               ; 0 (0)         ; 256         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 481 (478)    ; 377 (353)         ; 1175 (1141)      ; |Hermes|Rx_MAC:Rx_MAC_inst                                                                                                                                                                                                     ;              ;
;       |PHY_fifo:PHY_fifo_inst|                                             ; 63 (0)       ; 60 (0)                    ; 0 (0)         ; 256         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 24 (0)            ; 36 (0)           ; |Hermes|Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst                                                                                                                                                                              ;              ;
;          |dcfifo:dcfifo_component|                                         ; 63 (0)       ; 60 (0)                    ; 0 (0)         ; 256         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 24 (0)            ; 36 (0)           ; |Hermes|Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component                                                                                                                                                      ;              ;
;             |dcfifo_kah1:auto_generated|                                   ; 63 (20)      ; 60 (18)                   ; 0 (0)         ; 256         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (1)        ; 24 (11)           ; 36 (7)           ; |Hermes|Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_kah1:auto_generated                                                                                                                           ;              ;
;                |a_graycounter_dic:wrptr_g1p|                               ; 11 (11)      ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 10 (10)          ; |Hermes|Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_kah1:auto_generated|a_graycounter_dic:wrptr_g1p                                                                                               ;              ;
;                |a_graycounter_h47:rdptr_g1p|                               ; 12 (12)      ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 11 (11)          ; |Hermes|Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_kah1:auto_generated|a_graycounter_h47:rdptr_g1p                                                                                               ;              ;
;                |alt_synch_pipe_fkd:rs_dgwp|                                ; 12 (0)       ; 12 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 7 (0)             ; 5 (0)            ; |Hermes|Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_kah1:auto_generated|alt_synch_pipe_fkd:rs_dgwp                                                                                                ;              ;
;                   |dffpipe_ed9:dffpipe12|                                  ; 12 (12)      ; 12 (12)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 7 (7)             ; 5 (5)            ; |Hermes|Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_kah1:auto_generated|alt_synch_pipe_fkd:rs_dgwp|dffpipe_ed9:dffpipe12                                                                          ;              ;
;                |alt_synch_pipe_gkd:ws_dgrp|                                ; 12 (0)       ; 12 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 6 (0)             ; 6 (0)            ; |Hermes|Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_kah1:auto_generated|alt_synch_pipe_gkd:ws_dgrp                                                                                                ;              ;
;                   |dffpipe_fd9:dffpipe15|                                  ; 12 (12)      ; 12 (12)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 6 (6)             ; 6 (6)            ; |Hermes|Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_kah1:auto_generated|alt_synch_pipe_gkd:ws_dgrp|dffpipe_fd9:dffpipe15                                                                          ;              ;
;                |altsyncram_ff31:fifo_ram|                                  ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 256         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_kah1:auto_generated|altsyncram_ff31:fifo_ram                                                                                                  ;              ;
;                |cmpr_356:rdempty_eq_comp|                                  ; 4 (4)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; |Hermes|Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_kah1:auto_generated|cmpr_356:rdempty_eq_comp                                                                                                  ;              ;
;                |cmpr_356:wrfull_eq_comp|                                   ; 3 (3)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; |Hermes|Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_kah1:auto_generated|cmpr_356:wrfull_eq_comp                                                                                                   ;              ;
;    |SPI:Alex_SPI_Tx|                                                       ; 79 (79)      ; 38 (38)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 39 (39)      ; 0 (0)             ; 40 (40)          ; |Hermes|SPI:Alex_SPI_Tx                                                                                                                                                                                                        ;              ;
;    |SP_fifo:SPF|                                                           ; 181 (0)      ; 152 (0)                   ; 0 (0)         ; 262144      ; 32   ; 0            ; 0       ; 0         ; 0    ; 0            ; 29 (0)       ; 72 (0)            ; 80 (0)           ; |Hermes|SP_fifo:SPF                                                                                                                                                                                                            ;              ;
;       |dcfifo_mixed_widths:dcfifo_mixed_widths_component|                  ; 181 (0)      ; 152 (0)                   ; 0 (0)         ; 262144      ; 32   ; 0            ; 0       ; 0         ; 0    ; 0            ; 29 (0)       ; 72 (0)            ; 80 (0)           ; |Hermes|SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component                                                                                                                                                          ;              ;
;          |dcfifo_atj1:auto_generated|                                      ; 181 (47)     ; 152 (45)                  ; 0 (0)         ; 262144      ; 32   ; 0            ; 0       ; 0         ; 0    ; 0            ; 29 (3)       ; 72 (26)           ; 80 (6)           ; |Hermes|SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_atj1:auto_generated                                                                                                                               ;              ;
;             |a_graycounter_167:rdptr_g1p|                                  ; 28 (28)      ; 20 (20)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 24 (24)          ; |Hermes|SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_atj1:auto_generated|a_graycounter_167:rdptr_g1p                                                                                                   ;              ;
;             |a_graycounter_tjc:wrptr_g1p|                                  ; 31 (31)      ; 20 (20)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 2 (2)             ; 26 (26)          ; |Hermes|SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_atj1:auto_generated|a_graycounter_tjc:wrptr_g1p                                                                                                   ;              ;
;             |alt_synch_pipe_0md:rs_dgwp|                                   ; 30 (0)       ; 30 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 22 (0)            ; 8 (0)            ; |Hermes|SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_atj1:auto_generated|alt_synch_pipe_0md:rs_dgwp                                                                                                    ;              ;
;                |dffpipe_0f9:dffpipe14|                                     ; 30 (30)      ; 30 (30)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 22 (22)           ; 8 (8)            ; |Hermes|SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_atj1:auto_generated|alt_synch_pipe_0md:rs_dgwp|dffpipe_0f9:dffpipe14                                                                              ;              ;
;             |alt_synch_pipe_1md:ws_dgrp|                                   ; 30 (0)       ; 30 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 19 (0)            ; 11 (0)           ; |Hermes|SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_atj1:auto_generated|alt_synch_pipe_1md:ws_dgrp                                                                                                    ;              ;
;                |dffpipe_1f9:dffpipe17|                                     ; 30 (30)      ; 30 (30)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 19 (19)           ; 11 (11)          ; |Hermes|SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_atj1:auto_generated|alt_synch_pipe_1md:ws_dgrp|dffpipe_1f9:dffpipe17                                                                              ;              ;
;             |altsyncram_vj31:fifo_ram|                                     ; 26 (6)       ; 6 (6)                     ; 0 (0)         ; 262144      ; 32   ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (0)       ; 3 (3)             ; 7 (3)            ; |Hermes|SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_atj1:auto_generated|altsyncram_vj31:fifo_ram                                                                                                      ;              ;
;                |decode_477:decode12|                                       ; 4 (4)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; |Hermes|SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_atj1:auto_generated|altsyncram_vj31:fifo_ram|decode_477:decode12                                                                                  ;              ;
;                |mux_k18:mux13|                                             ; 16 (16)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (16)      ; 0 (0)             ; 0 (0)            ; |Hermes|SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_atj1:auto_generated|altsyncram_vj31:fifo_ram|mux_k18:mux13                                                                                        ;              ;
;             |cmpr_j66:rdempty_eq_comp|                                     ; 7 (7)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 6 (6)            ; |Hermes|SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_atj1:auto_generated|cmpr_j66:rdempty_eq_comp                                                                                                      ;              ;
;             |cmpr_j66:wrfull_eq_comp|                                      ; 1 (1)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |Hermes|SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_atj1:auto_generated|cmpr_j66:wrfull_eq_comp                                                                                                       ;              ;
;             |cntr_s2e:cntr_b|                                              ; 3 (3)        ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 1 (1)            ; |Hermes|SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_atj1:auto_generated|cntr_s2e:cntr_b                                                                                                               ;              ;
;    |TLV320_SPI:TLV|                                                        ; 76 (76)      ; 44 (44)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 28 (28)      ; 0 (0)             ; 48 (48)          ; |Hermes|TLV320_SPI:TLV                                                                                                                                                                                                         ;              ;
;    |Tx_MAC:Tx_MAC_inst|                                                    ; 3558 (3515)  ; 352 (320)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2434 (2423)  ; 12 (12)           ; 1112 (1079)      ; |Hermes|Tx_MAC:Tx_MAC_inst                                                                                                                                                                                                     ;              ;
;       |CRC32:CRC32_inst|                                                   ; 44 (44)      ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 33 (33)          ; |Hermes|Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst                                                                                                                                                                                    ;              ;
;    |Tx_fifo:Tx_fifo_inst|                                                  ; 153 (0)      ; 130 (0)                   ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 22 (0)       ; 47 (0)            ; 84 (0)           ; |Hermes|Tx_fifo:Tx_fifo_inst                                                                                                                                                                                                   ;              ;
;       |dcfifo_mixed_widths:dcfifo_mixed_widths_component|                  ; 153 (0)      ; 130 (0)                   ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 22 (0)       ; 47 (0)            ; 84 (0)           ; |Hermes|Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component                                                                                                                                                 ;              ;
;          |dcfifo_a9l1:auto_generated|                                      ; 153 (46)     ; 130 (34)                  ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 22 (4)       ; 47 (22)           ; 84 (18)          ; |Hermes|Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated                                                                                                                      ;              ;
;             |a_gray2bin_ugb:rdptr_g_gray2bin|                              ; 10 (10)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 7 (7)            ; |Hermes|Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_gray2bin_ugb:rdptr_g_gray2bin                                                                                      ;              ;
;             |a_gray2bin_ugb:rs_dgwp_gray2bin|                              ; 10 (10)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (10)          ; |Hermes|Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_gray2bin_ugb:rs_dgwp_gray2bin                                                                                      ;              ;
;             |a_graycounter_pjc:wrptr_g1p|                                  ; 21 (21)      ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 1 (1)             ; 15 (15)          ; |Hermes|Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_pjc:wrptr_g1p                                                                                          ;              ;
;             |a_graycounter_s57:rdptr_g1p|                                  ; 22 (22)      ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 1 (1)             ; 15 (15)          ; |Hermes|Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p                                                                                          ;              ;
;             |alt_synch_pipe_2md:ws_dgrp|                                   ; 22 (0)       ; 22 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 16 (0)            ; 6 (0)            ; |Hermes|Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|alt_synch_pipe_2md:ws_dgrp                                                                                           ;              ;
;                |dffpipe_4f9:dffpipe13|                                     ; 22 (22)      ; 22 (22)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 16 (16)           ; 6 (6)            ; |Hermes|Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_4f9:dffpipe13                                                                     ;              ;
;             |alt_synch_pipe_tld:rs_dgwp|                                   ; 22 (0)       ; 22 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 6 (0)             ; 16 (0)           ; |Hermes|Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|alt_synch_pipe_tld:rs_dgwp                                                                                           ;              ;
;                |dffpipe_3f9:dffpipe10|                                     ; 22 (22)      ; 22 (22)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 6 (6)             ; 16 (16)          ; |Hermes|Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_3f9:dffpipe10                                                                     ;              ;
;             |altsyncram_nj31:fifo_ram|                                     ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|altsyncram_nj31:fifo_ram                                                                                             ;              ;
;             |cmpr_f66:rdempty_eq_comp|                                     ; 7 (7)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 6 (6)            ; |Hermes|Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|cmpr_f66:rdempty_eq_comp                                                                                             ;              ;
;             |cmpr_f66:wrfull_eq_comp|                                      ; 7 (7)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 6 (6)            ; |Hermes|Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|cmpr_f66:wrfull_eq_comp                                                                                              ;              ;
;             |cntr_s2e:cntr_b|                                              ; 3 (3)        ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 1 (1)            ; |Hermes|Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|cntr_s2e:cntr_b                                                                                                      ;              ;
;             |dffpipe_2f9:rs_brp|                                           ; 11 (11)      ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 10 (10)          ; |Hermes|Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|dffpipe_2f9:rs_brp                                                                                                   ;              ;
;             |dffpipe_pe9:rs_bwp|                                           ; 10 (10)      ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (10)          ; |Hermes|Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|dffpipe_pe9:rs_bwp                                                                                                   ;              ;
;    |cdc_mcp:MDC[0].IQ_sync|                                                ; 56 (51)      ; 52 (48)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (1)        ; 4 (1)             ; 50 (49)          ; |Hermes|cdc_mcp:MDC[0].IQ_sync                                                                                                                                                                                                 ;              ;
;       |cdc_sync:ack|                                                       ; 2 (2)        ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |Hermes|cdc_mcp:MDC[0].IQ_sync|cdc_sync:ack                                                                                                                                                                                    ;              ;
;       |cdc_sync:rdy|                                                       ; 3 (3)        ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; |Hermes|cdc_mcp:MDC[0].IQ_sync|cdc_sync:rdy                                                                                                                                                                                    ;              ;
;    |cdc_mcp:MDC[1].IQ_sync|                                                ; 49 (49)      ; 46 (46)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 47 (47)          ; |Hermes|cdc_mcp:MDC[1].IQ_sync                                                                                                                                                                                                 ;              ;
;    |cdc_mcp:MDC[2].IQ_sync|                                                ; 51 (51)      ; 46 (46)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 1 (1)             ; 46 (46)          ; |Hermes|cdc_mcp:MDC[2].IQ_sync                                                                                                                                                                                                 ;              ;
;    |cdc_mcp:MDC[3].IQ_sync|                                                ; 65 (61)      ; 54 (50)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 3 (1)             ; 52 (50)          ; |Hermes|cdc_mcp:MDC[3].IQ_sync                                                                                                                                                                                                 ;              ;
;       |cdc_sync:ack|                                                       ; 2 (2)        ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |Hermes|cdc_mcp:MDC[3].IQ_sync|cdc_sync:ack                                                                                                                                                                                    ;              ;
;       |cdc_sync:rdy|                                                       ; 2 (2)        ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Hermes|cdc_mcp:MDC[3].IQ_sync|cdc_sync:rdy                                                                                                                                                                                    ;              ;
;    |cdc_mcp:MDC[4].IQ_sync|                                                ; 55 (55)      ; 48 (48)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 1 (1)             ; 51 (51)          ; |Hermes|cdc_mcp:MDC[4].IQ_sync                                                                                                                                                                                                 ;              ;
;    |cdc_sync:LR_audio|                                                     ; 64 (64)      ; 64 (64)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 53 (53)           ; 11 (11)          ; |Hermes|cdc_sync:LR_audio                                                                                                                                                                                                      ;              ;
;    |cdc_sync:Tx_I|                                                         ; 32 (32)      ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 20 (20)           ; 12 (12)          ; |Hermes|cdc_sync:Tx_I                                                                                                                                                                                                          ;              ;
;    |cdc_sync:Tx_Q|                                                         ; 32 (32)      ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 8 (8)             ; 24 (24)          ; |Hermes|cdc_sync:Tx_Q                                                                                                                                                                                                          ;              ;
;    |cdc_sync:cdc_CRLCLK|                                                   ; 2 (2)        ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Hermes|cdc_sync:cdc_CRLCLK                                                                                                                                                                                                    ;              ;
;    |cdc_sync:cdc_mic|                                                      ; 35 (35)      ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 32 (32)          ; |Hermes|cdc_sync:cdc_mic                                                                                                                                                                                                       ;              ;
;    |cdc_sync:freq0|                                                        ; 64 (64)      ; 64 (64)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 8 (8)             ; 56 (56)          ; |Hermes|cdc_sync:freq0                                                                                                                                                                                                         ;              ;
;    |cdc_sync:freq1|                                                        ; 64 (64)      ; 64 (64)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 4 (4)             ; 60 (60)          ; |Hermes|cdc_sync:freq1                                                                                                                                                                                                         ;              ;
;    |cdc_sync:freq2|                                                        ; 64 (64)      ; 64 (64)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 11 (11)           ; 53 (53)          ; |Hermes|cdc_sync:freq2                                                                                                                                                                                                         ;              ;
;    |cdc_sync:freq3|                                                        ; 64 (64)      ; 64 (64)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 62 (62)          ; |Hermes|cdc_sync:freq3                                                                                                                                                                                                         ;              ;
;    |cdc_sync:freq4|                                                        ; 64 (64)      ; 64 (64)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 4 (4)             ; 60 (60)          ; |Hermes|cdc_sync:freq4                                                                                                                                                                                                         ;              ;
;    |cdc_sync:freq5|                                                        ; 64 (64)      ; 64 (64)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 12 (12)           ; 52 (52)          ; |Hermes|cdc_sync:freq5                                                                                                                                                                                                         ;              ;
;    |cdc_sync:rates|                                                        ; 4 (4)        ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; |Hermes|cdc_sync:rates                                                                                                                                                                                                         ;              ;
;    |cpl_cordic:cordic_inst|                                                ; 1742 (1742)  ; 1052 (1052)               ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 375 (375)    ; 3 (3)             ; 1364 (1364)      ; |Hermes|cpl_cordic:cordic_inst                                                                                                                                                                                                 ;              ;
;    |debounce:de_PTT|                                                       ; 44 (44)      ; 24 (24)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (14)      ; 2 (2)             ; 28 (28)          ; |Hermes|debounce:de_PTT                                                                                                                                                                                                        ;              ;
;    |debounce:de_dash|                                                      ; 42 (42)      ; 24 (24)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 33 (33)          ; |Hermes|debounce:de_dash                                                                                                                                                                                                       ;              ;
;    |debounce:de_dot|                                                       ; 45 (45)      ; 24 (24)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 20 (20)      ; 0 (0)             ; 25 (25)          ; |Hermes|debounce:de_dot                                                                                                                                                                                                        ;              ;
;    |lpm_mult:Mult0|                                                        ; 66 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 8            ; 0       ; 4         ; 0    ; 0            ; 59 (0)       ; 0 (0)             ; 7 (0)            ; |Hermes|lpm_mult:Mult0                                                                                                                                                                                                         ;              ;
;       |mult_ift:auto_generated|                                            ; 66 (66)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 8            ; 0       ; 4         ; 0    ; 0            ; 59 (59)      ; 0 (0)             ; 7 (7)            ; |Hermes|lpm_mult:Mult0|mult_ift:auto_generated                                                                                                                                                                                 ;              ;
;    |lpm_mult:Mult1|                                                        ; 72 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 8            ; 0       ; 4         ; 0    ; 0            ; 50 (0)       ; 0 (0)             ; 22 (0)           ; |Hermes|lpm_mult:Mult1                                                                                                                                                                                                         ;              ;
;       |mult_gft:auto_generated|                                            ; 72 (72)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 8            ; 0       ; 4         ; 0    ; 0            ; 50 (50)      ; 0 (0)             ; 22 (22)          ; |Hermes|lpm_mult:Mult1|mult_gft:auto_generated                                                                                                                                                                                 ;              ;
;    |lpm_mult:Mult2|                                                        ; 72 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 8            ; 0       ; 4         ; 0    ; 0            ; 57 (0)       ; 0 (0)             ; 15 (0)           ; |Hermes|lpm_mult:Mult2                                                                                                                                                                                                         ;              ;
;       |mult_gft:auto_generated|                                            ; 72 (72)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 8            ; 0       ; 4         ; 0    ; 0            ; 57 (57)      ; 0 (0)             ; 15 (15)          ; |Hermes|lpm_mult:Mult2|mult_gft:auto_generated                                                                                                                                                                                 ;              ;
;    |lpm_mult:Mult3|                                                        ; 72 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 8            ; 0       ; 4         ; 0    ; 0            ; 63 (0)       ; 0 (0)             ; 9 (0)            ; |Hermes|lpm_mult:Mult3                                                                                                                                                                                                         ;              ;
;       |mult_gft:auto_generated|                                            ; 72 (72)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 8            ; 0       ; 4         ; 0    ; 0            ; 63 (63)      ; 0 (0)             ; 9 (9)            ; |Hermes|lpm_mult:Mult3|mult_gft:auto_generated                                                                                                                                                                                 ;              ;
;    |lpm_mult:Mult4|                                                        ; 72 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 8            ; 0       ; 4         ; 0    ; 0            ; 53 (0)       ; 0 (0)             ; 19 (0)           ; |Hermes|lpm_mult:Mult4                                                                                                                                                                                                         ;              ;
;       |mult_gft:auto_generated|                                            ; 72 (72)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 8            ; 0       ; 4         ; 0    ; 0            ; 53 (53)      ; 0 (0)             ; 19 (19)          ; |Hermes|lpm_mult:Mult4|mult_gft:auto_generated                                                                                                                                                                                 ;              ;
;    |lpm_mult:Mult5|                                                        ; 72 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 8            ; 0       ; 4         ; 0    ; 0            ; 51 (0)       ; 0 (0)             ; 21 (0)           ; |Hermes|lpm_mult:Mult5                                                                                                                                                                                                         ;              ;
;       |mult_gft:auto_generated|                                            ; 72 (72)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 8            ; 0       ; 4         ; 0    ; 0            ; 51 (51)      ; 0 (0)             ; 21 (21)          ; |Hermes|lpm_mult:Mult5|mult_gft:auto_generated                                                                                                                                                                                 ;              ;
;    |lpm_mult:Mult6|                                                        ; 72 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 8            ; 0       ; 4         ; 0    ; 0            ; 51 (0)       ; 0 (0)             ; 21 (0)           ; |Hermes|lpm_mult:Mult6                                                                                                                                                                                                         ;              ;
;       |mult_gft:auto_generated|                                            ; 72 (72)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 8            ; 0       ; 4         ; 0    ; 0            ; 51 (51)      ; 0 (0)             ; 21 (21)          ; |Hermes|lpm_mult:Mult6|mult_gft:auto_generated                                                                                                                                                                                 ;              ;
;    |pulsegen:cdc_m|                                                        ; 1 (1)        ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |Hermes|pulsegen:cdc_m                                                                                                                                                                                                         ;              ;
;    |receiver2:receiver_inst3|                                              ; 5386 (0)     ; 4251 (0)                  ; 0 (0)         ; 122880      ; 18   ; 48           ; 0       ; 24        ; 0    ; 0            ; 837 (0)      ; 483 (0)           ; 4066 (0)         ; |Hermes|receiver2:receiver_inst3                                                                                                                                                                                               ;              ;
;       |cic:cic_inst_I2|                                                    ; 307 (40)     ; 283 (16)                  ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 24 (24)      ; 44 (0)            ; 239 (16)         ; |Hermes|receiver2:receiver_inst3|cic:cic_inst_I2                                                                                                                                                                               ;              ;
;          |cic_comb:cic_stages[0].cic_comb_inst|                            ; 62 (62)      ; 62 (62)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 29 (29)           ; 33 (33)          ; |Hermes|receiver2:receiver_inst3|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst                                                                                                                                          ;              ;
;          |cic_comb:cic_stages[1].cic_comb_inst|                            ; 62 (62)      ; 62 (62)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 12 (12)           ; 50 (50)          ; |Hermes|receiver2:receiver_inst3|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst                                                                                                                                          ;              ;
;          |cic_comb:cic_stages[2].cic_comb_inst|                            ; 50 (50)      ; 50 (50)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 47 (47)          ; |Hermes|receiver2:receiver_inst3|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst                                                                                                                                          ;              ;
;          |cic_integrator:cic_stages[0].cic_integrator_inst|                ; 31 (31)      ; 31 (31)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 31 (31)          ; |Hermes|receiver2:receiver_inst3|cic:cic_inst_I2|cic_integrator:cic_stages[0].cic_integrator_inst                                                                                                                              ;              ;
;          |cic_integrator:cic_stages[1].cic_integrator_inst|                ; 31 (31)      ; 31 (31)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 31 (31)          ; |Hermes|receiver2:receiver_inst3|cic:cic_inst_I2|cic_integrator:cic_stages[1].cic_integrator_inst                                                                                                                              ;              ;
;          |cic_integrator:cic_stages[2].cic_integrator_inst|                ; 31 (31)      ; 31 (31)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 31 (31)          ; |Hermes|receiver2:receiver_inst3|cic:cic_inst_I2|cic_integrator:cic_stages[2].cic_integrator_inst                                                                                                                              ;              ;
;       |cic:cic_inst_Q2|                                                    ; 286 (18)     ; 267 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 18 (18)      ; 39 (0)            ; 229 (0)          ; |Hermes|receiver2:receiver_inst3|cic:cic_inst_Q2                                                                                                                                                                               ;              ;
;          |cic_comb:cic_stages[0].cic_comb_inst|                            ; 62 (62)      ; 62 (62)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 16 (16)           ; 46 (46)          ; |Hermes|receiver2:receiver_inst3|cic:cic_inst_Q2|cic_comb:cic_stages[0].cic_comb_inst                                                                                                                                          ;              ;
;          |cic_comb:cic_stages[1].cic_comb_inst|                            ; 62 (62)      ; 62 (62)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 10 (10)           ; 52 (52)          ; |Hermes|receiver2:receiver_inst3|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst                                                                                                                                          ;              ;
;          |cic_comb:cic_stages[2].cic_comb_inst|                            ; 51 (51)      ; 50 (50)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 13 (13)           ; 38 (38)          ; |Hermes|receiver2:receiver_inst3|cic:cic_inst_Q2|cic_comb:cic_stages[2].cic_comb_inst                                                                                                                                          ;              ;
;          |cic_integrator:cic_stages[0].cic_integrator_inst|                ; 31 (31)      ; 31 (31)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 31 (31)          ; |Hermes|receiver2:receiver_inst3|cic:cic_inst_Q2|cic_integrator:cic_stages[0].cic_integrator_inst                                                                                                                              ;              ;
;          |cic_integrator:cic_stages[1].cic_integrator_inst|                ; 31 (31)      ; 31 (31)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 31 (31)          ; |Hermes|receiver2:receiver_inst3|cic:cic_inst_Q2|cic_integrator:cic_stages[1].cic_integrator_inst                                                                                                                              ;              ;
;          |cic_integrator:cic_stages[2].cic_integrator_inst|                ; 31 (31)      ; 31 (31)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 31 (31)          ; |Hermes|receiver2:receiver_inst3|cic:cic_inst_Q2|cic_integrator:cic_stages[2].cic_integrator_inst                                                                                                                              ;              ;
;       |cordic:cordic_inst|                                                 ; 1606 (1606)  ; 1062 (1062)               ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 275 (275)    ; 12 (12)           ; 1319 (1319)      ; |Hermes|receiver2:receiver_inst3|cordic:cordic_inst                                                                                                                                                                            ;              ;
;       |firX2R2:fir3|                                                       ; 816 (188)    ; 661 (69)                  ; 0 (0)         ; 67584       ; 10   ; 32           ; 0       ; 16        ; 0    ; 0            ; 147 (114)    ; 87 (19)           ; 582 (55)         ; |Hermes|receiver2:receiver_inst3|firX2R2:fir3                                                                                                                                                                                  ;              ;
;          |fir256d:A|                                                       ; 172 (158)    ; 160 (160)                 ; 0 (0)         ; 16896       ; 3    ; 8            ; 0       ; 4         ; 0    ; 0            ; 12 (11)      ; 15 (15)           ; 145 (132)        ; |Hermes|receiver2:receiver_inst3|firX2R2:fir3|fir256d:A                                                                                                                                                                        ;              ;
;             |firram48:rama|                                                ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 12288       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|firram48:rama                                                                                                                                                          ;              ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 12288       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|firram48:rama|altsyncram:altsyncram_component                                                                                                                          ;              ;
;                   |altsyncram_thn1:auto_generated|                         ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 12288       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|firram48:rama|altsyncram:altsyncram_component|altsyncram_thn1:auto_generated                                                                                           ;              ;
;             |firromH:roma|                                                 ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|firromH:roma                                                                                                                                                           ;              ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|firromH:roma|altsyncram:altsyncram_component                                                                                                                           ;              ;
;                   |altsyncram_b791:auto_generated|                         ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|firromH:roma|altsyncram:altsyncram_component|altsyncram_b791:auto_generated                                                                                            ;              ;
;             |lpm_mult:Mult0|                                               ; 7 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 7 (0)            ; |Hermes|receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|lpm_mult:Mult0                                                                                                                                                         ;              ;
;                |mult_s4t:auto_generated|                                   ; 7 (7)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 7 (7)            ; |Hermes|receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|lpm_mult:Mult0|mult_s4t:auto_generated                                                                                                                                 ;              ;
;             |lpm_mult:Mult1|                                               ; 7 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 6 (0)            ; |Hermes|receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|lpm_mult:Mult1                                                                                                                                                         ;              ;
;                |mult_s4t:auto_generated|                                   ; 7 (7)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 6 (6)            ; |Hermes|receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|lpm_mult:Mult1|mult_s4t:auto_generated                                                                                                                                 ;              ;
;          |fir256d:B|                                                       ; 141 (127)    ; 136 (136)                 ; 0 (0)         ; 16896       ; 2    ; 8            ; 0       ; 4         ; 0    ; 0            ; 5 (4)        ; 13 (13)           ; 123 (110)        ; |Hermes|receiver2:receiver_inst3|firX2R2:fir3|fir256d:B                                                                                                                                                                        ;              ;
;             |firram48:rama|                                                ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 12288       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|firram48:rama                                                                                                                                                          ;              ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 12288       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|firram48:rama|altsyncram:altsyncram_component                                                                                                                          ;              ;
;                   |altsyncram_thn1:auto_generated|                         ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 12288       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|firram48:rama|altsyncram:altsyncram_component|altsyncram_thn1:auto_generated                                                                                           ;              ;
;             |firromH:roma|                                                 ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 4608        ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|firromH:roma                                                                                                                                                           ;              ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 4608        ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|firromH:roma|altsyncram:altsyncram_component                                                                                                                           ;              ;
;                   |altsyncram_c791:auto_generated|                         ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 4608        ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|firromH:roma|altsyncram:altsyncram_component|altsyncram_c791:auto_generated                                                                                            ;              ;
;             |lpm_mult:Mult0|                                               ; 7 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 6 (0)            ; |Hermes|receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|lpm_mult:Mult0                                                                                                                                                         ;              ;
;                |mult_s4t:auto_generated|                                   ; 7 (7)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 6 (6)            ; |Hermes|receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|lpm_mult:Mult0|mult_s4t:auto_generated                                                                                                                                 ;              ;
;             |lpm_mult:Mult1|                                               ; 7 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 7 (0)            ; |Hermes|receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|lpm_mult:Mult1                                                                                                                                                         ;              ;
;                |mult_s4t:auto_generated|                                   ; 7 (7)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 7 (7)            ; |Hermes|receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|lpm_mult:Mult1|mult_s4t:auto_generated                                                                                                                                 ;              ;
;          |fir256d:C|                                                       ; 169 (155)    ; 160 (160)                 ; 0 (0)         ; 16896       ; 3    ; 8            ; 0       ; 4         ; 0    ; 0            ; 9 (8)        ; 23 (23)           ; 137 (124)        ; |Hermes|receiver2:receiver_inst3|firX2R2:fir3|fir256d:C                                                                                                                                                                        ;              ;
;             |firram48:rama|                                                ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 12288       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|firram48:rama                                                                                                                                                          ;              ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 12288       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|firram48:rama|altsyncram:altsyncram_component                                                                                                                          ;              ;
;                   |altsyncram_thn1:auto_generated|                         ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 12288       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|firram48:rama|altsyncram:altsyncram_component|altsyncram_thn1:auto_generated                                                                                           ;              ;
;             |firromH:roma|                                                 ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|firromH:roma                                                                                                                                                           ;              ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|firromH:roma|altsyncram:altsyncram_component                                                                                                                           ;              ;
;                   |altsyncram_d791:auto_generated|                         ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|firromH:roma|altsyncram:altsyncram_component|altsyncram_d791:auto_generated                                                                                            ;              ;
;             |lpm_mult:Mult0|                                               ; 7 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 6 (0)            ; |Hermes|receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|lpm_mult:Mult0                                                                                                                                                         ;              ;
;                |mult_s4t:auto_generated|                                   ; 7 (7)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 6 (6)            ; |Hermes|receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|lpm_mult:Mult0|mult_s4t:auto_generated                                                                                                                                 ;              ;
;             |lpm_mult:Mult1|                                               ; 7 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 7 (0)            ; |Hermes|receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|lpm_mult:Mult1                                                                                                                                                         ;              ;
;                |mult_s4t:auto_generated|                                   ; 7 (7)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 7 (7)            ; |Hermes|receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|lpm_mult:Mult1|mult_s4t:auto_generated                                                                                                                                 ;              ;
;          |fir256d:D|                                                       ; 146 (132)    ; 136 (136)                 ; 0 (0)         ; 16896       ; 2    ; 8            ; 0       ; 4         ; 0    ; 0            ; 7 (7)        ; 17 (17)           ; 122 (108)        ; |Hermes|receiver2:receiver_inst3|firX2R2:fir3|fir256d:D                                                                                                                                                                        ;              ;
;             |firram48:rama|                                                ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 12288       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|firram48:rama                                                                                                                                                          ;              ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 12288       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|firram48:rama|altsyncram:altsyncram_component                                                                                                                          ;              ;
;                   |altsyncram_thn1:auto_generated|                         ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 12288       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|firram48:rama|altsyncram:altsyncram_component|altsyncram_thn1:auto_generated                                                                                           ;              ;
;             |firromH:roma|                                                 ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 4608        ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|firromH:roma                                                                                                                                                           ;              ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 4608        ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|firromH:roma|altsyncram:altsyncram_component                                                                                                                           ;              ;
;                   |altsyncram_e791:auto_generated|                         ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 4608        ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|firromH:roma|altsyncram:altsyncram_component|altsyncram_e791:auto_generated                                                                                            ;              ;
;             |lpm_mult:Mult0|                                               ; 7 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 7 (0)            ; |Hermes|receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|lpm_mult:Mult0                                                                                                                                                         ;              ;
;                |mult_s4t:auto_generated|                                   ; 7 (7)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 7 (7)            ; |Hermes|receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_s4t:auto_generated                                                                                                                                 ;              ;
;             |lpm_mult:Mult1|                                               ; 7 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 7 (0)            ; |Hermes|receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|lpm_mult:Mult1                                                                                                                                                         ;              ;
;                |mult_s4t:auto_generated|                                   ; 7 (7)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 7 (7)            ; |Hermes|receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_s4t:auto_generated                                                                                                                                 ;              ;
;       |firX4R4:fir2|                                                       ; 828 (266)    ; 593 (61)                  ; 0 (0)         ; 55296       ; 8    ; 16           ; 0       ; 8         ; 0    ; 0            ; 229 (190)    ; 111 (1)           ; 488 (75)         ; |Hermes|receiver2:receiver_inst3|firX4R4:fir2                                                                                                                                                                                  ;              ;
;          |fir256a:A|                                                       ; 143 (143)    ; 133 (133)                 ; 0 (0)         ; 13824       ; 2    ; 4            ; 0       ; 2         ; 0    ; 0            ; 10 (10)      ; 22 (22)           ; 111 (111)        ; |Hermes|receiver2:receiver_inst3|firX4R4:fir2|fir256a:A                                                                                                                                                                        ;              ;
;             |firram36:ram|                                                 ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 9216        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|firram36:ram                                                                                                                                                           ;              ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 9216        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|firram36:ram|altsyncram:altsyncram_component                                                                                                                           ;              ;
;                   |altsyncram_nhn1:auto_generated|                         ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 9216        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated                                                                                            ;              ;
;             |firromH:rom|                                                  ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|firromH:rom                                                                                                                                                            ;              ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|firromH:rom|altsyncram:altsyncram_component                                                                                                                            ;              ;
;                   |altsyncram_6491:auto_generated|                         ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_6491:auto_generated                                                                                             ;              ;
;             |lpm_mult:Mult0|                                               ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|lpm_mult:Mult0                                                                                                                                                         ;              ;
;                |mult_35t:auto_generated|                                   ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|lpm_mult:Mult0|mult_35t:auto_generated                                                                                                                                 ;              ;
;             |lpm_mult:Mult1|                                               ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|lpm_mult:Mult1                                                                                                                                                         ;              ;
;                |mult_35t:auto_generated|                                   ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|lpm_mult:Mult1|mult_35t:auto_generated                                                                                                                                 ;              ;
;          |fir256a:B|                                                       ; 143 (143)    ; 133 (133)                 ; 0 (0)         ; 13824       ; 2    ; 4            ; 0       ; 2         ; 0    ; 0            ; 10 (10)      ; 33 (33)           ; 100 (100)        ; |Hermes|receiver2:receiver_inst3|firX4R4:fir2|fir256a:B                                                                                                                                                                        ;              ;
;             |firram36:ram|                                                 ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 9216        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|firram36:ram                                                                                                                                                           ;              ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 9216        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|firram36:ram|altsyncram:altsyncram_component                                                                                                                           ;              ;
;                   |altsyncram_nhn1:auto_generated|                         ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 9216        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated                                                                                            ;              ;
;             |firromH:rom|                                                  ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|firromH:rom                                                                                                                                                            ;              ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|firromH:rom|altsyncram:altsyncram_component                                                                                                                            ;              ;
;                   |altsyncram_7491:auto_generated|                         ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|firromH:rom|altsyncram:altsyncram_component|altsyncram_7491:auto_generated                                                                                             ;              ;
;             |lpm_mult:Mult0|                                               ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|lpm_mult:Mult0                                                                                                                                                         ;              ;
;                |mult_35t:auto_generated|                                   ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|lpm_mult:Mult0|mult_35t:auto_generated                                                                                                                                 ;              ;
;             |lpm_mult:Mult1|                                               ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|lpm_mult:Mult1                                                                                                                                                         ;              ;
;                |mult_35t:auto_generated|                                   ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|lpm_mult:Mult1|mult_35t:auto_generated                                                                                                                                 ;              ;
;          |fir256a:C|                                                       ; 143 (143)    ; 133 (133)                 ; 0 (0)         ; 13824       ; 2    ; 4            ; 0       ; 2         ; 0    ; 0            ; 10 (10)      ; 31 (31)           ; 102 (102)        ; |Hermes|receiver2:receiver_inst3|firX4R4:fir2|fir256a:C                                                                                                                                                                        ;              ;
;             |firram36:ram|                                                 ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 9216        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|firram36:ram                                                                                                                                                           ;              ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 9216        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|firram36:ram|altsyncram:altsyncram_component                                                                                                                           ;              ;
;                   |altsyncram_nhn1:auto_generated|                         ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 9216        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated                                                                                            ;              ;
;             |firromH:rom|                                                  ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|firromH:rom                                                                                                                                                            ;              ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|firromH:rom|altsyncram:altsyncram_component                                                                                                                            ;              ;
;                   |altsyncram_8491:auto_generated|                         ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|firromH:rom|altsyncram:altsyncram_component|altsyncram_8491:auto_generated                                                                                             ;              ;
;             |lpm_mult:Mult0|                                               ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|lpm_mult:Mult0                                                                                                                                                         ;              ;
;                |mult_35t:auto_generated|                                   ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|lpm_mult:Mult0|mult_35t:auto_generated                                                                                                                                 ;              ;
;             |lpm_mult:Mult1|                                               ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|lpm_mult:Mult1                                                                                                                                                         ;              ;
;                |mult_35t:auto_generated|                                   ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|lpm_mult:Mult1|mult_35t:auto_generated                                                                                                                                 ;              ;
;          |fir256a:D|                                                       ; 142 (142)    ; 133 (133)                 ; 0 (0)         ; 13824       ; 2    ; 4            ; 0       ; 2         ; 0    ; 0            ; 9 (9)        ; 24 (24)           ; 109 (109)        ; |Hermes|receiver2:receiver_inst3|firX4R4:fir2|fir256a:D                                                                                                                                                                        ;              ;
;             |firram36:ram|                                                 ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 9216        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|firram36:ram                                                                                                                                                           ;              ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 9216        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|firram36:ram|altsyncram:altsyncram_component                                                                                                                           ;              ;
;                   |altsyncram_nhn1:auto_generated|                         ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 9216        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated                                                                                            ;              ;
;             |firromH:rom|                                                  ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|firromH:rom                                                                                                                                                            ;              ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|firromH:rom|altsyncram:altsyncram_component                                                                                                                            ;              ;
;                   |altsyncram_9491:auto_generated|                         ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_9491:auto_generated                                                                                             ;              ;
;             |lpm_mult:Mult0|                                               ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|lpm_mult:Mult0                                                                                                                                                         ;              ;
;                |mult_35t:auto_generated|                                   ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|lpm_mult:Mult0|mult_35t:auto_generated                                                                                                                                 ;              ;
;             |lpm_mult:Mult1|                                               ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|lpm_mult:Mult1                                                                                                                                                         ;              ;
;                |mult_35t:auto_generated|                                   ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|lpm_mult:Mult1|mult_35t:auto_generated                                                                                                                                 ;              ;
;       |varcic:varcic_inst_I1|                                              ; 789 (195)    ; 701 (35)                  ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 84 (84)      ; 97 (1)            ; 608 (110)        ; |Hermes|receiver2:receiver_inst3|varcic:varcic_inst_I1                                                                                                                                                                         ;              ;
;          |cic_comb:cic_stages[0].cic_comb_inst|                            ; 90 (90)      ; 90 (90)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 16 (16)           ; 74 (74)          ; |Hermes|receiver2:receiver_inst3|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst                                                                                                                                    ;              ;
;          |cic_comb:cic_stages[1].cic_comb_inst|                            ; 90 (90)      ; 90 (90)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 24 (24)           ; 66 (66)          ; |Hermes|receiver2:receiver_inst3|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst                                                                                                                                    ;              ;
;          |cic_comb:cic_stages[2].cic_comb_inst|                            ; 90 (90)      ; 90 (90)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 22 (22)           ; 68 (68)          ; |Hermes|receiver2:receiver_inst3|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst                                                                                                                                    ;              ;
;          |cic_comb:cic_stages[3].cic_comb_inst|                            ; 90 (90)      ; 90 (90)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 13 (13)           ; 77 (77)          ; |Hermes|receiver2:receiver_inst3|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst                                                                                                                                    ;              ;
;          |cic_comb:cic_stages[4].cic_comb_inst|                            ; 81 (81)      ; 81 (81)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 21 (21)           ; 60 (60)          ; |Hermes|receiver2:receiver_inst3|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst                                                                                                                                    ;              ;
;          |cic_integrator:cic_stages[0].cic_integrator_inst|                ; 45 (45)      ; 45 (45)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 45 (45)          ; |Hermes|receiver2:receiver_inst3|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst                                                                                                                        ;              ;
;          |cic_integrator:cic_stages[1].cic_integrator_inst|                ; 45 (45)      ; 45 (45)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 45 (45)          ; |Hermes|receiver2:receiver_inst3|varcic:varcic_inst_I1|cic_integrator:cic_stages[1].cic_integrator_inst                                                                                                                        ;              ;
;          |cic_integrator:cic_stages[2].cic_integrator_inst|                ; 45 (45)      ; 45 (45)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 45 (45)          ; |Hermes|receiver2:receiver_inst3|varcic:varcic_inst_I1|cic_integrator:cic_stages[2].cic_integrator_inst                                                                                                                        ;              ;
;          |cic_integrator:cic_stages[3].cic_integrator_inst|                ; 45 (45)      ; 45 (45)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 45 (45)          ; |Hermes|receiver2:receiver_inst3|varcic:varcic_inst_I1|cic_integrator:cic_stages[3].cic_integrator_inst                                                                                                                        ;              ;
;          |cic_integrator:cic_stages[4].cic_integrator_inst|                ; 45 (45)      ; 45 (45)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 45 (45)          ; |Hermes|receiver2:receiver_inst3|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst                                                                                                                        ;              ;
;       |varcic:varcic_inst_Q1|                                              ; 765 (163)    ; 684 (18)                  ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 60 (60)      ; 93 (1)            ; 612 (102)        ; |Hermes|receiver2:receiver_inst3|varcic:varcic_inst_Q1                                                                                                                                                                         ;              ;
;          |cic_comb:cic_stages[0].cic_comb_inst|                            ; 90 (90)      ; 90 (90)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 29 (29)           ; 61 (61)          ; |Hermes|receiver2:receiver_inst3|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst                                                                                                                                    ;              ;
;          |cic_comb:cic_stages[1].cic_comb_inst|                            ; 90 (90)      ; 90 (90)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 19 (19)           ; 71 (71)          ; |Hermes|receiver2:receiver_inst3|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst                                                                                                                                    ;              ;
;          |cic_comb:cic_stages[2].cic_comb_inst|                            ; 90 (90)      ; 90 (90)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 16 (16)           ; 74 (74)          ; |Hermes|receiver2:receiver_inst3|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst                                                                                                                                    ;              ;
;          |cic_comb:cic_stages[3].cic_comb_inst|                            ; 90 (90)      ; 90 (90)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 13 (13)           ; 77 (77)          ; |Hermes|receiver2:receiver_inst3|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst                                                                                                                                    ;              ;
;          |cic_comb:cic_stages[4].cic_comb_inst|                            ; 81 (81)      ; 81 (81)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 15 (15)           ; 66 (66)          ; |Hermes|receiver2:receiver_inst3|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst                                                                                                                                    ;              ;
;          |cic_integrator:cic_stages[0].cic_integrator_inst|                ; 45 (45)      ; 45 (45)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 45 (45)          ; |Hermes|receiver2:receiver_inst3|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst                                                                                                                        ;              ;
;          |cic_integrator:cic_stages[1].cic_integrator_inst|                ; 45 (45)      ; 45 (45)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 45 (45)          ; |Hermes|receiver2:receiver_inst3|varcic:varcic_inst_Q1|cic_integrator:cic_stages[1].cic_integrator_inst                                                                                                                        ;              ;
;          |cic_integrator:cic_stages[2].cic_integrator_inst|                ; 45 (45)      ; 45 (45)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 45 (45)          ; |Hermes|receiver2:receiver_inst3|varcic:varcic_inst_Q1|cic_integrator:cic_stages[2].cic_integrator_inst                                                                                                                        ;              ;
;          |cic_integrator:cic_stages[3].cic_integrator_inst|                ; 45 (45)      ; 45 (45)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 45 (45)          ; |Hermes|receiver2:receiver_inst3|varcic:varcic_inst_Q1|cic_integrator:cic_stages[3].cic_integrator_inst                                                                                                                        ;              ;
;          |cic_integrator:cic_stages[4].cic_integrator_inst|                ; 45 (45)      ; 45 (45)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 45 (45)          ; |Hermes|receiver2:receiver_inst3|varcic:varcic_inst_Q1|cic_integrator:cic_stages[4].cic_integrator_inst                                                                                                                        ;              ;
;    |receiver2:receiver_inst4|                                              ; 4904 (0)     ; 3984 (0)                  ; 0 (0)         ; 86016       ; 8    ; 48           ; 0       ; 24        ; 0    ; 0            ; 796 (0)      ; 529 (0)           ; 3579 (0)         ; |Hermes|receiver2:receiver_inst4                                                                                                                                                                                               ;              ;
;       |cic:cic_inst_I2|                                                    ; 279 (18)     ; 267 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 58 (0)            ; 218 (15)         ; |Hermes|receiver2:receiver_inst4|cic:cic_inst_I2                                                                                                                                                                               ;              ;
;          |cic_comb:cic_stages[0].cic_comb_inst|                            ; 62 (62)      ; 62 (62)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 24 (24)           ; 38 (38)          ; |Hermes|receiver2:receiver_inst4|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst                                                                                                                                          ;              ;
;          |cic_comb:cic_stages[1].cic_comb_inst|                            ; 62 (62)      ; 62 (62)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 24 (24)           ; 38 (38)          ; |Hermes|receiver2:receiver_inst4|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst                                                                                                                                          ;              ;
;          |cic_comb:cic_stages[2].cic_comb_inst|                            ; 50 (50)      ; 50 (50)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 10 (10)           ; 40 (40)          ; |Hermes|receiver2:receiver_inst4|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst                                                                                                                                          ;              ;
;          |cic_integrator:cic_stages[0].cic_integrator_inst|                ; 31 (31)      ; 31 (31)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 31 (31)          ; |Hermes|receiver2:receiver_inst4|cic:cic_inst_I2|cic_integrator:cic_stages[0].cic_integrator_inst                                                                                                                              ;              ;
;          |cic_integrator:cic_stages[1].cic_integrator_inst|                ; 31 (31)      ; 31 (31)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 31 (31)          ; |Hermes|receiver2:receiver_inst4|cic:cic_inst_I2|cic_integrator:cic_stages[1].cic_integrator_inst                                                                                                                              ;              ;
;          |cic_integrator:cic_stages[2].cic_integrator_inst|                ; 31 (31)      ; 31 (31)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 31 (31)          ; |Hermes|receiver2:receiver_inst4|cic:cic_inst_I2|cic_integrator:cic_stages[2].cic_integrator_inst                                                                                                                              ;              ;
;       |cic:cic_inst_Q2|                                                    ; 285 (18)     ; 267 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 27 (0)            ; 258 (18)         ; |Hermes|receiver2:receiver_inst4|cic:cic_inst_Q2                                                                                                                                                                               ;              ;
;          |cic_comb:cic_stages[0].cic_comb_inst|                            ; 62 (62)      ; 62 (62)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 59 (59)          ; |Hermes|receiver2:receiver_inst4|cic:cic_inst_Q2|cic_comb:cic_stages[0].cic_comb_inst                                                                                                                                          ;              ;
;          |cic_comb:cic_stages[1].cic_comb_inst|                            ; 62 (62)      ; 62 (62)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 14 (14)           ; 48 (48)          ; |Hermes|receiver2:receiver_inst4|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst                                                                                                                                          ;              ;
;          |cic_comb:cic_stages[2].cic_comb_inst|                            ; 50 (50)      ; 50 (50)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 10 (10)           ; 40 (40)          ; |Hermes|receiver2:receiver_inst4|cic:cic_inst_Q2|cic_comb:cic_stages[2].cic_comb_inst                                                                                                                                          ;              ;
;          |cic_integrator:cic_stages[0].cic_integrator_inst|                ; 32 (32)      ; 31 (31)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 32 (32)          ; |Hermes|receiver2:receiver_inst4|cic:cic_inst_Q2|cic_integrator:cic_stages[0].cic_integrator_inst                                                                                                                              ;              ;
;          |cic_integrator:cic_stages[1].cic_integrator_inst|                ; 31 (31)      ; 31 (31)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 31 (31)          ; |Hermes|receiver2:receiver_inst4|cic:cic_inst_Q2|cic_integrator:cic_stages[1].cic_integrator_inst                                                                                                                              ;              ;
;          |cic_integrator:cic_stages[2].cic_integrator_inst|                ; 32 (32)      ; 31 (31)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 32 (32)          ; |Hermes|receiver2:receiver_inst4|cic:cic_inst_Q2|cic_integrator:cic_stages[2].cic_integrator_inst                                                                                                                              ;              ;
;       |cordic:cordic_inst|                                                 ; 1581 (1581)  ; 1050 (1050)               ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 352 (352)    ; 7 (7)             ; 1222 (1222)      ; |Hermes|receiver2:receiver_inst4|cordic:cordic_inst                                                                                                                                                                            ;              ;
;       |firX2R2:fir3|                                                       ; 712 (156)    ; 592 (48)                  ; 0 (0)         ; 49152       ; 4    ; 32           ; 0       ; 16        ; 0    ; 0            ; 110 (97)     ; 97 (12)           ; 505 (47)         ; |Hermes|receiver2:receiver_inst4|firX2R2:fir3                                                                                                                                                                                  ;              ;
;          |fir256d:A|                                                       ; 141 (127)    ; 136 (136)                 ; 0 (0)         ; 12288       ; 1    ; 8            ; 0       ; 4         ; 0    ; 0            ; 4 (2)        ; 22 (22)           ; 115 (103)        ; |Hermes|receiver2:receiver_inst4|firX2R2:fir3|fir256d:A                                                                                                                                                                        ;              ;
;             |firram48:rama|                                                ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 12288       ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|firram48:rama                                                                                                                                                          ;              ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 12288       ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|firram48:rama|altsyncram:altsyncram_component                                                                                                                          ;              ;
;                   |altsyncram_thn1:auto_generated|                         ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 12288       ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|firram48:rama|altsyncram:altsyncram_component|altsyncram_thn1:auto_generated                                                                                           ;              ;
;             |lpm_mult:Mult0|                                               ; 7 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 6 (0)            ; |Hermes|receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|lpm_mult:Mult0                                                                                                                                                         ;              ;
;                |mult_s4t:auto_generated|                                   ; 7 (7)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 6 (6)            ; |Hermes|receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|lpm_mult:Mult0|mult_s4t:auto_generated                                                                                                                                 ;              ;
;             |lpm_mult:Mult1|                                               ; 7 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 6 (0)            ; |Hermes|receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|lpm_mult:Mult1                                                                                                                                                         ;              ;
;                |mult_s4t:auto_generated|                                   ; 7 (7)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 6 (6)            ; |Hermes|receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|lpm_mult:Mult1|mult_s4t:auto_generated                                                                                                                                 ;              ;
;          |fir256d:B|                                                       ; 145 (131)    ; 136 (136)                 ; 0 (0)         ; 12288       ; 1    ; 8            ; 0       ; 4         ; 0    ; 0            ; 5 (3)        ; 27 (27)           ; 113 (101)        ; |Hermes|receiver2:receiver_inst4|firX2R2:fir3|fir256d:B                                                                                                                                                                        ;              ;
;             |firram48:rama|                                                ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 12288       ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|firram48:rama                                                                                                                                                          ;              ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 12288       ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|firram48:rama|altsyncram:altsyncram_component                                                                                                                          ;              ;
;                   |altsyncram_thn1:auto_generated|                         ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 12288       ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|firram48:rama|altsyncram:altsyncram_component|altsyncram_thn1:auto_generated                                                                                           ;              ;
;             |lpm_mult:Mult0|                                               ; 7 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 6 (0)            ; |Hermes|receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|lpm_mult:Mult0                                                                                                                                                         ;              ;
;                |mult_s4t:auto_generated|                                   ; 7 (7)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 6 (6)            ; |Hermes|receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|lpm_mult:Mult0|mult_s4t:auto_generated                                                                                                                                 ;              ;
;             |lpm_mult:Mult1|                                               ; 7 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 6 (0)            ; |Hermes|receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|lpm_mult:Mult1                                                                                                                                                         ;              ;
;                |mult_s4t:auto_generated|                                   ; 7 (7)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 6 (6)            ; |Hermes|receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|lpm_mult:Mult1|mult_s4t:auto_generated                                                                                                                                 ;              ;
;          |fir256d:C|                                                       ; 140 (126)    ; 136 (136)                 ; 0 (0)         ; 12288       ; 1    ; 8            ; 0       ; 4         ; 0    ; 0            ; 2 (2)        ; 16 (16)           ; 122 (108)        ; |Hermes|receiver2:receiver_inst4|firX2R2:fir3|fir256d:C                                                                                                                                                                        ;              ;
;             |firram48:rama|                                                ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 12288       ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|firram48:rama                                                                                                                                                          ;              ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 12288       ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|firram48:rama|altsyncram:altsyncram_component                                                                                                                          ;              ;
;                   |altsyncram_thn1:auto_generated|                         ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 12288       ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|firram48:rama|altsyncram:altsyncram_component|altsyncram_thn1:auto_generated                                                                                           ;              ;
;             |lpm_mult:Mult0|                                               ; 7 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 7 (0)            ; |Hermes|receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|lpm_mult:Mult0                                                                                                                                                         ;              ;
;                |mult_s4t:auto_generated|                                   ; 7 (7)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 7 (7)            ; |Hermes|receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|lpm_mult:Mult0|mult_s4t:auto_generated                                                                                                                                 ;              ;
;             |lpm_mult:Mult1|                                               ; 7 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 7 (0)            ; |Hermes|receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|lpm_mult:Mult1                                                                                                                                                         ;              ;
;                |mult_s4t:auto_generated|                                   ; 7 (7)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 7 (7)            ; |Hermes|receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|lpm_mult:Mult1|mult_s4t:auto_generated                                                                                                                                 ;              ;
;          |fir256d:D|                                                       ; 139 (125)    ; 136 (136)                 ; 0 (0)         ; 12288       ; 1    ; 8            ; 0       ; 4         ; 0    ; 0            ; 2 (2)        ; 20 (20)           ; 117 (103)        ; |Hermes|receiver2:receiver_inst4|firX2R2:fir3|fir256d:D                                                                                                                                                                        ;              ;
;             |firram48:rama|                                                ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 12288       ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|firram48:rama                                                                                                                                                          ;              ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 12288       ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|firram48:rama|altsyncram:altsyncram_component                                                                                                                          ;              ;
;                   |altsyncram_thn1:auto_generated|                         ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 12288       ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|firram48:rama|altsyncram:altsyncram_component|altsyncram_thn1:auto_generated                                                                                           ;              ;
;             |lpm_mult:Mult0|                                               ; 7 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 7 (0)            ; |Hermes|receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|lpm_mult:Mult0                                                                                                                                                         ;              ;
;                |mult_s4t:auto_generated|                                   ; 7 (7)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 7 (7)            ; |Hermes|receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_s4t:auto_generated                                                                                                                                 ;              ;
;             |lpm_mult:Mult1|                                               ; 7 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 7 (0)            ; |Hermes|receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|lpm_mult:Mult1                                                                                                                                                         ;              ;
;                |mult_s4t:auto_generated|                                   ; 7 (7)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 7 (7)            ; |Hermes|receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_s4t:auto_generated                                                                                                                                 ;              ;
;       |firX4R4:fir2|                                                       ; 619 (240)    ; 440 (48)                  ; 0 (0)         ; 36864       ; 4    ; 16           ; 0       ; 8         ; 0    ; 0            ; 174 (165)    ; 124 (0)           ; 321 (75)         ; |Hermes|receiver2:receiver_inst4|firX4R4:fir2                                                                                                                                                                                  ;              ;
;          |fir256a:A|                                                       ; 100 (100)    ; 98 (98)                   ; 0 (0)         ; 9216        ; 1    ; 4            ; 0       ; 2         ; 0    ; 0            ; 2 (2)        ; 32 (32)           ; 66 (66)          ; |Hermes|receiver2:receiver_inst4|firX4R4:fir2|fir256a:A                                                                                                                                                                        ;              ;
;             |firram36:ram|                                                 ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 9216        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver2:receiver_inst4|firX4R4:fir2|fir256a:A|firram36:ram                                                                                                                                                           ;              ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 9216        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver2:receiver_inst4|firX4R4:fir2|fir256a:A|firram36:ram|altsyncram:altsyncram_component                                                                                                                           ;              ;
;                   |altsyncram_nhn1:auto_generated|                         ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 9216        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver2:receiver_inst4|firX4R4:fir2|fir256a:A|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated                                                                                            ;              ;
;             |lpm_mult:Mult0|                                               ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver2:receiver_inst4|firX4R4:fir2|fir256a:A|lpm_mult:Mult0                                                                                                                                                         ;              ;
;                |mult_35t:auto_generated|                                   ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver2:receiver_inst4|firX4R4:fir2|fir256a:A|lpm_mult:Mult0|mult_35t:auto_generated                                                                                                                                 ;              ;
;             |lpm_mult:Mult1|                                               ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver2:receiver_inst4|firX4R4:fir2|fir256a:A|lpm_mult:Mult1                                                                                                                                                         ;              ;
;                |mult_35t:auto_generated|                                   ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver2:receiver_inst4|firX4R4:fir2|fir256a:A|lpm_mult:Mult1|mult_35t:auto_generated                                                                                                                                 ;              ;
;          |fir256a:B|                                                       ; 100 (100)    ; 98 (98)                   ; 0 (0)         ; 9216        ; 1    ; 4            ; 0       ; 2         ; 0    ; 0            ; 2 (2)        ; 36 (36)           ; 62 (62)          ; |Hermes|receiver2:receiver_inst4|firX4R4:fir2|fir256a:B                                                                                                                                                                        ;              ;
;             |firram36:ram|                                                 ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 9216        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver2:receiver_inst4|firX4R4:fir2|fir256a:B|firram36:ram                                                                                                                                                           ;              ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 9216        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver2:receiver_inst4|firX4R4:fir2|fir256a:B|firram36:ram|altsyncram:altsyncram_component                                                                                                                           ;              ;
;                   |altsyncram_nhn1:auto_generated|                         ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 9216        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver2:receiver_inst4|firX4R4:fir2|fir256a:B|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated                                                                                            ;              ;
;             |lpm_mult:Mult0|                                               ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver2:receiver_inst4|firX4R4:fir2|fir256a:B|lpm_mult:Mult0                                                                                                                                                         ;              ;
;                |mult_35t:auto_generated|                                   ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver2:receiver_inst4|firX4R4:fir2|fir256a:B|lpm_mult:Mult0|mult_35t:auto_generated                                                                                                                                 ;              ;
;             |lpm_mult:Mult1|                                               ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver2:receiver_inst4|firX4R4:fir2|fir256a:B|lpm_mult:Mult1                                                                                                                                                         ;              ;
;                |mult_35t:auto_generated|                                   ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver2:receiver_inst4|firX4R4:fir2|fir256a:B|lpm_mult:Mult1|mult_35t:auto_generated                                                                                                                                 ;              ;
;          |fir256a:C|                                                       ; 100 (100)    ; 98 (98)                   ; 0 (0)         ; 9216        ; 1    ; 4            ; 0       ; 2         ; 0    ; 0            ; 2 (2)        ; 25 (25)           ; 73 (73)          ; |Hermes|receiver2:receiver_inst4|firX4R4:fir2|fir256a:C                                                                                                                                                                        ;              ;
;             |firram36:ram|                                                 ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 9216        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver2:receiver_inst4|firX4R4:fir2|fir256a:C|firram36:ram                                                                                                                                                           ;              ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 9216        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver2:receiver_inst4|firX4R4:fir2|fir256a:C|firram36:ram|altsyncram:altsyncram_component                                                                                                                           ;              ;
;                   |altsyncram_nhn1:auto_generated|                         ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 9216        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver2:receiver_inst4|firX4R4:fir2|fir256a:C|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated                                                                                            ;              ;
;             |lpm_mult:Mult0|                                               ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver2:receiver_inst4|firX4R4:fir2|fir256a:C|lpm_mult:Mult0                                                                                                                                                         ;              ;
;                |mult_35t:auto_generated|                                   ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver2:receiver_inst4|firX4R4:fir2|fir256a:C|lpm_mult:Mult0|mult_35t:auto_generated                                                                                                                                 ;              ;
;             |lpm_mult:Mult1|                                               ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver2:receiver_inst4|firX4R4:fir2|fir256a:C|lpm_mult:Mult1                                                                                                                                                         ;              ;
;                |mult_35t:auto_generated|                                   ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver2:receiver_inst4|firX4R4:fir2|fir256a:C|lpm_mult:Mult1|mult_35t:auto_generated                                                                                                                                 ;              ;
;          |fir256a:D|                                                       ; 101 (101)    ; 98 (98)                   ; 0 (0)         ; 9216        ; 1    ; 4            ; 0       ; 2         ; 0    ; 0            ; 3 (3)        ; 31 (31)           ; 67 (67)          ; |Hermes|receiver2:receiver_inst4|firX4R4:fir2|fir256a:D                                                                                                                                                                        ;              ;
;             |firram36:ram|                                                 ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 9216        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver2:receiver_inst4|firX4R4:fir2|fir256a:D|firram36:ram                                                                                                                                                           ;              ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 9216        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver2:receiver_inst4|firX4R4:fir2|fir256a:D|firram36:ram|altsyncram:altsyncram_component                                                                                                                           ;              ;
;                   |altsyncram_nhn1:auto_generated|                         ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 9216        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver2:receiver_inst4|firX4R4:fir2|fir256a:D|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated                                                                                            ;              ;
;             |lpm_mult:Mult0|                                               ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver2:receiver_inst4|firX4R4:fir2|fir256a:D|lpm_mult:Mult0                                                                                                                                                         ;              ;
;                |mult_35t:auto_generated|                                   ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver2:receiver_inst4|firX4R4:fir2|fir256a:D|lpm_mult:Mult0|mult_35t:auto_generated                                                                                                                                 ;              ;
;             |lpm_mult:Mult1|                                               ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver2:receiver_inst4|firX4R4:fir2|fir256a:D|lpm_mult:Mult1                                                                                                                                                         ;              ;
;                |mult_35t:auto_generated|                                   ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver2:receiver_inst4|firX4R4:fir2|fir256a:D|lpm_mult:Mult1|mult_35t:auto_generated                                                                                                                                 ;              ;
;       |varcic:varcic_inst_I1|                                              ; 783 (163)    ; 684 (18)                  ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 61 (61)      ; 136 (1)           ; 586 (101)        ; |Hermes|receiver2:receiver_inst4|varcic:varcic_inst_I1                                                                                                                                                                         ;              ;
;          |cic_comb:cic_stages[0].cic_comb_inst|                            ; 90 (90)      ; 90 (90)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 33 (33)           ; 57 (57)          ; |Hermes|receiver2:receiver_inst4|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst                                                                                                                                    ;              ;
;          |cic_comb:cic_stages[1].cic_comb_inst|                            ; 90 (90)      ; 90 (90)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 33 (33)           ; 57 (57)          ; |Hermes|receiver2:receiver_inst4|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst                                                                                                                                    ;              ;
;          |cic_comb:cic_stages[2].cic_comb_inst|                            ; 91 (91)      ; 90 (90)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 34 (34)           ; 57 (57)          ; |Hermes|receiver2:receiver_inst4|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst                                                                                                                                    ;              ;
;          |cic_comb:cic_stages[3].cic_comb_inst|                            ; 90 (90)      ; 90 (90)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 20 (20)           ; 70 (70)          ; |Hermes|receiver2:receiver_inst4|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst                                                                                                                                    ;              ;
;          |cic_comb:cic_stages[4].cic_comb_inst|                            ; 81 (81)      ; 81 (81)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 14 (14)           ; 67 (67)          ; |Hermes|receiver2:receiver_inst4|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst                                                                                                                                    ;              ;
;          |cic_integrator:cic_stages[0].cic_integrator_inst|                ; 45 (45)      ; 45 (45)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 45 (45)          ; |Hermes|receiver2:receiver_inst4|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst                                                                                                                        ;              ;
;          |cic_integrator:cic_stages[1].cic_integrator_inst|                ; 45 (45)      ; 45 (45)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 45 (45)          ; |Hermes|receiver2:receiver_inst4|varcic:varcic_inst_I1|cic_integrator:cic_stages[1].cic_integrator_inst                                                                                                                        ;              ;
;          |cic_integrator:cic_stages[2].cic_integrator_inst|                ; 45 (45)      ; 45 (45)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 45 (45)          ; |Hermes|receiver2:receiver_inst4|varcic:varcic_inst_I1|cic_integrator:cic_stages[2].cic_integrator_inst                                                                                                                        ;              ;
;          |cic_integrator:cic_stages[3].cic_integrator_inst|                ; 45 (45)      ; 45 (45)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 45 (45)          ; |Hermes|receiver2:receiver_inst4|varcic:varcic_inst_I1|cic_integrator:cic_stages[3].cic_integrator_inst                                                                                                                        ;              ;
;          |cic_integrator:cic_stages[4].cic_integrator_inst|                ; 46 (46)      ; 45 (45)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 45 (45)          ; |Hermes|receiver2:receiver_inst4|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst                                                                                                                        ;              ;
;       |varcic:varcic_inst_Q1|                                              ; 789 (163)    ; 684 (18)                  ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 96 (96)      ; 80 (1)            ; 613 (66)         ; |Hermes|receiver2:receiver_inst4|varcic:varcic_inst_Q1                                                                                                                                                                         ;              ;
;          |cic_comb:cic_stages[0].cic_comb_inst|                            ; 90 (90)      ; 90 (90)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 14 (14)           ; 76 (76)          ; |Hermes|receiver2:receiver_inst4|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst                                                                                                                                    ;              ;
;          |cic_comb:cic_stages[1].cic_comb_inst|                            ; 90 (90)      ; 90 (90)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 24 (24)           ; 66 (66)          ; |Hermes|receiver2:receiver_inst4|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst                                                                                                                                    ;              ;
;          |cic_comb:cic_stages[2].cic_comb_inst|                            ; 90 (90)      ; 90 (90)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 20 (20)           ; 70 (70)          ; |Hermes|receiver2:receiver_inst4|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst                                                                                                                                    ;              ;
;          |cic_comb:cic_stages[3].cic_comb_inst|                            ; 90 (90)      ; 90 (90)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 15 (15)           ; 75 (75)          ; |Hermes|receiver2:receiver_inst4|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst                                                                                                                                    ;              ;
;          |cic_comb:cic_stages[4].cic_comb_inst|                            ; 81 (81)      ; 81 (81)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 5 (5)             ; 76 (76)          ; |Hermes|receiver2:receiver_inst4|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst                                                                                                                                    ;              ;
;          |cic_integrator:cic_stages[0].cic_integrator_inst|                ; 46 (46)      ; 45 (45)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 45 (45)          ; |Hermes|receiver2:receiver_inst4|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst                                                                                                                        ;              ;
;          |cic_integrator:cic_stages[1].cic_integrator_inst|                ; 45 (45)      ; 45 (45)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 45 (45)          ; |Hermes|receiver2:receiver_inst4|varcic:varcic_inst_Q1|cic_integrator:cic_stages[1].cic_integrator_inst                                                                                                                        ;              ;
;          |cic_integrator:cic_stages[2].cic_integrator_inst|                ; 45 (45)      ; 45 (45)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 45 (45)          ; |Hermes|receiver2:receiver_inst4|varcic:varcic_inst_Q1|cic_integrator:cic_stages[2].cic_integrator_inst                                                                                                                        ;              ;
;          |cic_integrator:cic_stages[3].cic_integrator_inst|                ; 45 (45)      ; 45 (45)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 45 (45)          ; |Hermes|receiver2:receiver_inst4|varcic:varcic_inst_Q1|cic_integrator:cic_stages[3].cic_integrator_inst                                                                                                                        ;              ;
;          |cic_integrator:cic_stages[4].cic_integrator_inst|                ; 46 (46)      ; 45 (45)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 46 (46)          ; |Hermes|receiver2:receiver_inst4|varcic:varcic_inst_Q1|cic_integrator:cic_stages[4].cic_integrator_inst                                                                                                                        ;              ;
;    |receiver:receiver_inst0|                                               ; 5024 (0)     ; 3999 (0)                  ; 0 (0)         ; 110592      ; 24   ; 32           ; 0       ; 16        ; 0    ; 0            ; 830 (0)      ; 750 (0)           ; 3444 (0)         ; |Hermes|receiver:receiver_inst0                                                                                                                                                                                                ;              ;
;       |cic:cic_inst_I2|                                                    ; 284 (18)     ; 267 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 63 (0)            ; 221 (18)         ; |Hermes|receiver:receiver_inst0|cic:cic_inst_I2                                                                                                                                                                                ;              ;
;          |cic_comb:cic_stages[0].cic_comb_inst|                            ; 62 (62)      ; 62 (62)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 23 (23)           ; 39 (39)          ; |Hermes|receiver:receiver_inst0|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst                                                                                                                                           ;              ;
;          |cic_comb:cic_stages[1].cic_comb_inst|                            ; 62 (62)      ; 62 (62)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 27 (27)           ; 35 (35)          ; |Hermes|receiver:receiver_inst0|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst                                                                                                                                           ;              ;
;          |cic_comb:cic_stages[2].cic_comb_inst|                            ; 51 (51)      ; 50 (50)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 13 (13)           ; 38 (38)          ; |Hermes|receiver:receiver_inst0|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst                                                                                                                                           ;              ;
;          |cic_integrator:cic_stages[0].cic_integrator_inst|                ; 31 (31)      ; 31 (31)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 31 (31)          ; |Hermes|receiver:receiver_inst0|cic:cic_inst_I2|cic_integrator:cic_stages[0].cic_integrator_inst                                                                                                                               ;              ;
;          |cic_integrator:cic_stages[1].cic_integrator_inst|                ; 31 (31)      ; 31 (31)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 31 (31)          ; |Hermes|receiver:receiver_inst0|cic:cic_inst_I2|cic_integrator:cic_stages[1].cic_integrator_inst                                                                                                                               ;              ;
;          |cic_integrator:cic_stages[2].cic_integrator_inst|                ; 31 (31)      ; 31 (31)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 31 (31)          ; |Hermes|receiver:receiver_inst0|cic:cic_inst_I2|cic_integrator:cic_stages[2].cic_integrator_inst                                                                                                                               ;              ;
;       |cic:cic_inst_Q2|                                                    ; 280 (18)     ; 267 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 50 (0)            ; 228 (16)         ; |Hermes|receiver:receiver_inst0|cic:cic_inst_Q2                                                                                                                                                                                ;              ;
;          |cic_comb:cic_stages[0].cic_comb_inst|                            ; 62 (62)      ; 62 (62)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 14 (14)           ; 48 (48)          ; |Hermes|receiver:receiver_inst0|cic:cic_inst_Q2|cic_comb:cic_stages[0].cic_comb_inst                                                                                                                                           ;              ;
;          |cic_comb:cic_stages[1].cic_comb_inst|                            ; 62 (62)      ; 62 (62)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 20 (20)           ; 42 (42)          ; |Hermes|receiver:receiver_inst0|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst                                                                                                                                           ;              ;
;          |cic_comb:cic_stages[2].cic_comb_inst|                            ; 51 (51)      ; 50 (50)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 16 (16)           ; 35 (35)          ; |Hermes|receiver:receiver_inst0|cic:cic_inst_Q2|cic_comb:cic_stages[2].cic_comb_inst                                                                                                                                           ;              ;
;          |cic_integrator:cic_stages[0].cic_integrator_inst|                ; 31 (31)      ; 31 (31)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 31 (31)          ; |Hermes|receiver:receiver_inst0|cic:cic_inst_Q2|cic_integrator:cic_stages[0].cic_integrator_inst                                                                                                                               ;              ;
;          |cic_integrator:cic_stages[1].cic_integrator_inst|                ; 31 (31)      ; 31 (31)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 31 (31)          ; |Hermes|receiver:receiver_inst0|cic:cic_inst_Q2|cic_integrator:cic_stages[1].cic_integrator_inst                                                                                                                               ;              ;
;          |cic_integrator:cic_stages[2].cic_integrator_inst|                ; 31 (31)      ; 31 (31)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 31 (31)          ; |Hermes|receiver:receiver_inst0|cic:cic_inst_Q2|cic_integrator:cic_stages[2].cic_integrator_inst                                                                                                                               ;              ;
;       |cordic:cordic_inst|                                                 ; 1623 (1623)  ; 1060 (1060)               ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 375 (375)    ; 8 (8)             ; 1240 (1240)      ; |Hermes|receiver:receiver_inst0|cordic:cordic_inst                                                                                                                                                                             ;              ;
;       |firX8R8:fir2|                                                       ; 1315 (259)   ; 1037 (61)                 ; 0 (0)         ; 110592      ; 24   ; 32           ; 0       ; 16        ; 0    ; 0            ; 276 (198)    ; 347 (0)           ; 692 (75)         ; |Hermes|receiver:receiver_inst0|firX8R8:fir2                                                                                                                                                                                   ;              ;
;          |fir256:A|                                                        ; 128 (128)    ; 122 (122)                 ; 0 (0)         ; 13824       ; 3    ; 4            ; 0       ; 2         ; 0    ; 0            ; 6 (6)        ; 42 (42)           ; 80 (80)          ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:A                                                                                                                                                                          ;              ;
;             |firram36:ram|                                                 ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 9216        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:A|firram36:ram                                                                                                                                                             ;              ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 9216        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:A|firram36:ram|altsyncram:altsyncram_component                                                                                                                             ;              ;
;                   |altsyncram_nhn1:auto_generated|                         ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 9216        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:A|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated                                                                                              ;              ;
;             |firromH:rom|                                                  ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:A|firromH:rom                                                                                                                                                              ;              ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component                                                                                                                              ;              ;
;                   |altsyncram_a991:auto_generated|                         ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_a991:auto_generated                                                                                               ;              ;
;             |lpm_mult:Mult0|                                               ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:A|lpm_mult:Mult0                                                                                                                                                           ;              ;
;                |mult_35t:auto_generated|                                   ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_35t:auto_generated                                                                                                                                   ;              ;
;             |lpm_mult:Mult1|                                               ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:A|lpm_mult:Mult1                                                                                                                                                           ;              ;
;                |mult_35t:auto_generated|                                   ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_35t:auto_generated                                                                                                                                   ;              ;
;          |fir256:B|                                                        ; 130 (130)    ; 122 (122)                 ; 0 (0)         ; 13824       ; 3    ; 4            ; 0       ; 2         ; 0    ; 0            ; 8 (8)        ; 48 (48)           ; 74 (74)          ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:B                                                                                                                                                                          ;              ;
;             |firram36:ram|                                                 ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 9216        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:B|firram36:ram                                                                                                                                                             ;              ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 9216        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:B|firram36:ram|altsyncram:altsyncram_component                                                                                                                             ;              ;
;                   |altsyncram_nhn1:auto_generated|                         ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 9216        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:B|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated                                                                                              ;              ;
;             |firromH:rom|                                                  ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:B|firromH:rom                                                                                                                                                              ;              ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:B|firromH:rom|altsyncram:altsyncram_component                                                                                                                              ;              ;
;                   |altsyncram_b991:auto_generated|                         ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:B|firromH:rom|altsyncram:altsyncram_component|altsyncram_b991:auto_generated                                                                                               ;              ;
;             |lpm_mult:Mult0|                                               ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:B|lpm_mult:Mult0                                                                                                                                                           ;              ;
;                |mult_35t:auto_generated|                                   ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_35t:auto_generated                                                                                                                                   ;              ;
;             |lpm_mult:Mult1|                                               ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:B|lpm_mult:Mult1                                                                                                                                                           ;              ;
;                |mult_35t:auto_generated|                                   ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_35t:auto_generated                                                                                                                                   ;              ;
;          |fir256:C|                                                        ; 128 (128)    ; 122 (122)                 ; 0 (0)         ; 13824       ; 3    ; 4            ; 0       ; 2         ; 0    ; 0            ; 6 (6)        ; 44 (44)           ; 78 (78)          ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:C                                                                                                                                                                          ;              ;
;             |firram36:ram|                                                 ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 9216        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:C|firram36:ram                                                                                                                                                             ;              ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 9216        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:C|firram36:ram|altsyncram:altsyncram_component                                                                                                                             ;              ;
;                   |altsyncram_nhn1:auto_generated|                         ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 9216        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:C|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated                                                                                              ;              ;
;             |firromH:rom|                                                  ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:C|firromH:rom                                                                                                                                                              ;              ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:C|firromH:rom|altsyncram:altsyncram_component                                                                                                                              ;              ;
;                   |altsyncram_c991:auto_generated|                         ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:C|firromH:rom|altsyncram:altsyncram_component|altsyncram_c991:auto_generated                                                                                               ;              ;
;             |lpm_mult:Mult0|                                               ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:C|lpm_mult:Mult0                                                                                                                                                           ;              ;
;                |mult_35t:auto_generated|                                   ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_35t:auto_generated                                                                                                                                   ;              ;
;             |lpm_mult:Mult1|                                               ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:C|lpm_mult:Mult1                                                                                                                                                           ;              ;
;                |mult_35t:auto_generated|                                   ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_35t:auto_generated                                                                                                                                   ;              ;
;          |fir256:D|                                                        ; 142 (142)    ; 122 (122)                 ; 0 (0)         ; 13824       ; 3    ; 4            ; 0       ; 2         ; 0    ; 0            ; 20 (20)      ; 59 (59)           ; 63 (63)          ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:D                                                                                                                                                                          ;              ;
;             |firram36:ram|                                                 ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 9216        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:D|firram36:ram                                                                                                                                                             ;              ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 9216        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:D|firram36:ram|altsyncram:altsyncram_component                                                                                                                             ;              ;
;                   |altsyncram_nhn1:auto_generated|                         ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 9216        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:D|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated                                                                                              ;              ;
;             |firromH:rom|                                                  ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:D|firromH:rom                                                                                                                                                              ;              ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:D|firromH:rom|altsyncram:altsyncram_component                                                                                                                              ;              ;
;                   |altsyncram_d991:auto_generated|                         ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_d991:auto_generated                                                                                               ;              ;
;             |lpm_mult:Mult0|                                               ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:D|lpm_mult:Mult0                                                                                                                                                           ;              ;
;                |mult_35t:auto_generated|                                   ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_35t:auto_generated                                                                                                                                   ;              ;
;             |lpm_mult:Mult1|                                               ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:D|lpm_mult:Mult1                                                                                                                                                           ;              ;
;                |mult_35t:auto_generated|                                   ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_35t:auto_generated                                                                                                                                   ;              ;
;          |fir256:E|                                                        ; 133 (133)    ; 122 (122)                 ; 0 (0)         ; 13824       ; 3    ; 4            ; 0       ; 2         ; 0    ; 0            ; 9 (9)        ; 38 (38)           ; 86 (86)          ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:E                                                                                                                                                                          ;              ;
;             |firram36:ram|                                                 ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 9216        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:E|firram36:ram                                                                                                                                                             ;              ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 9216        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:E|firram36:ram|altsyncram:altsyncram_component                                                                                                                             ;              ;
;                   |altsyncram_nhn1:auto_generated|                         ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 9216        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:E|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated                                                                                              ;              ;
;             |firromH:rom|                                                  ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:E|firromH:rom                                                                                                                                                              ;              ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:E|firromH:rom|altsyncram:altsyncram_component                                                                                                                              ;              ;
;                   |altsyncram_e991:auto_generated|                         ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:E|firromH:rom|altsyncram:altsyncram_component|altsyncram_e991:auto_generated                                                                                               ;              ;
;             |lpm_mult:Mult0|                                               ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:E|lpm_mult:Mult0                                                                                                                                                           ;              ;
;                |mult_35t:auto_generated|                                   ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_35t:auto_generated                                                                                                                                   ;              ;
;             |lpm_mult:Mult1|                                               ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:E|lpm_mult:Mult1                                                                                                                                                           ;              ;
;                |mult_35t:auto_generated|                                   ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_35t:auto_generated                                                                                                                                   ;              ;
;          |fir256:F|                                                        ; 128 (128)    ; 122 (122)                 ; 0 (0)         ; 13824       ; 3    ; 4            ; 0       ; 2         ; 0    ; 0            ; 6 (6)        ; 40 (40)           ; 82 (82)          ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:F                                                                                                                                                                          ;              ;
;             |firram36:ram|                                                 ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 9216        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:F|firram36:ram                                                                                                                                                             ;              ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 9216        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:F|firram36:ram|altsyncram:altsyncram_component                                                                                                                             ;              ;
;                   |altsyncram_nhn1:auto_generated|                         ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 9216        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:F|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated                                                                                              ;              ;
;             |firromH:rom|                                                  ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:F|firromH:rom                                                                                                                                                              ;              ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:F|firromH:rom|altsyncram:altsyncram_component                                                                                                                              ;              ;
;                   |altsyncram_f991:auto_generated|                         ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:F|firromH:rom|altsyncram:altsyncram_component|altsyncram_f991:auto_generated                                                                                               ;              ;
;             |lpm_mult:Mult0|                                               ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:F|lpm_mult:Mult0                                                                                                                                                           ;              ;
;                |mult_35t:auto_generated|                                   ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_35t:auto_generated                                                                                                                                   ;              ;
;             |lpm_mult:Mult1|                                               ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:F|lpm_mult:Mult1                                                                                                                                                           ;              ;
;                |mult_35t:auto_generated|                                   ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_35t:auto_generated                                                                                                                                   ;              ;
;          |fir256:G|                                                        ; 128 (128)    ; 122 (122)                 ; 0 (0)         ; 13824       ; 3    ; 4            ; 0       ; 2         ; 0    ; 0            ; 6 (6)        ; 36 (36)           ; 86 (86)          ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:G                                                                                                                                                                          ;              ;
;             |firram36:ram|                                                 ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 9216        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:G|firram36:ram                                                                                                                                                             ;              ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 9216        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:G|firram36:ram|altsyncram:altsyncram_component                                                                                                                             ;              ;
;                   |altsyncram_nhn1:auto_generated|                         ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 9216        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:G|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated                                                                                              ;              ;
;             |firromH:rom|                                                  ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:G|firromH:rom                                                                                                                                                              ;              ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:G|firromH:rom|altsyncram:altsyncram_component                                                                                                                              ;              ;
;                   |altsyncram_g991:auto_generated|                         ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:G|firromH:rom|altsyncram:altsyncram_component|altsyncram_g991:auto_generated                                                                                               ;              ;
;             |lpm_mult:Mult0|                                               ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:G|lpm_mult:Mult0                                                                                                                                                           ;              ;
;                |mult_35t:auto_generated|                                   ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_35t:auto_generated                                                                                                                                   ;              ;
;             |lpm_mult:Mult1|                                               ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:G|lpm_mult:Mult1                                                                                                                                                           ;              ;
;                |mult_35t:auto_generated|                                   ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_35t:auto_generated                                                                                                                                   ;              ;
;          |fir256:H|                                                        ; 140 (140)    ; 122 (122)                 ; 0 (0)         ; 13824       ; 3    ; 4            ; 0       ; 2         ; 0    ; 0            ; 17 (17)      ; 40 (40)           ; 83 (83)          ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:H                                                                                                                                                                          ;              ;
;             |firram36:ram|                                                 ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 9216        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:H|firram36:ram                                                                                                                                                             ;              ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 9216        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:H|firram36:ram|altsyncram:altsyncram_component                                                                                                                             ;              ;
;                   |altsyncram_nhn1:auto_generated|                         ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 9216        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:H|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated                                                                                              ;              ;
;             |firromH:rom|                                                  ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:H|firromH:rom                                                                                                                                                              ;              ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:H|firromH:rom|altsyncram:altsyncram_component                                                                                                                              ;              ;
;                   |altsyncram_h991:auto_generated|                         ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:H|firromH:rom|altsyncram:altsyncram_component|altsyncram_h991:auto_generated                                                                                               ;              ;
;             |lpm_mult:Mult0|                                               ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:H|lpm_mult:Mult0                                                                                                                                                           ;              ;
;                |mult_35t:auto_generated|                                   ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_35t:auto_generated                                                                                                                                   ;              ;
;             |lpm_mult:Mult1|                                               ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:H|lpm_mult:Mult1                                                                                                                                                           ;              ;
;                |mult_35t:auto_generated|                                   ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_35t:auto_generated                                                                                                                                   ;              ;
;       |varcic:varcic_inst_I1|                                              ; 794 (163)    ; 684 (18)                  ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 63 (63)      ; 132 (1)           ; 599 (99)         ; |Hermes|receiver:receiver_inst0|varcic:varcic_inst_I1                                                                                                                                                                          ;              ;
;          |cic_comb:cic_stages[0].cic_comb_inst|                            ; 90 (90)      ; 90 (90)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 28 (28)           ; 62 (62)          ; |Hermes|receiver:receiver_inst0|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst                                                                                                                                     ;              ;
;          |cic_comb:cic_stages[1].cic_comb_inst|                            ; 91 (91)      ; 90 (90)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 30 (30)           ; 61 (61)          ; |Hermes|receiver:receiver_inst0|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst                                                                                                                                     ;              ;
;          |cic_comb:cic_stages[2].cic_comb_inst|                            ; 90 (90)      ; 90 (90)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 34 (34)           ; 56 (56)          ; |Hermes|receiver:receiver_inst0|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst                                                                                                                                     ;              ;
;          |cic_comb:cic_stages[3].cic_comb_inst|                            ; 91 (91)      ; 90 (90)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 26 (26)           ; 65 (65)          ; |Hermes|receiver:receiver_inst0|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst                                                                                                                                     ;              ;
;          |cic_comb:cic_stages[4].cic_comb_inst|                            ; 83 (83)      ; 81 (81)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 13 (13)           ; 70 (70)          ; |Hermes|receiver:receiver_inst0|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst                                                                                                                                     ;              ;
;          |cic_integrator:cic_stages[0].cic_integrator_inst|                ; 45 (45)      ; 45 (45)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 45 (45)          ; |Hermes|receiver:receiver_inst0|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst                                                                                                                         ;              ;
;          |cic_integrator:cic_stages[1].cic_integrator_inst|                ; 45 (45)      ; 45 (45)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 45 (45)          ; |Hermes|receiver:receiver_inst0|varcic:varcic_inst_I1|cic_integrator:cic_stages[1].cic_integrator_inst                                                                                                                         ;              ;
;          |cic_integrator:cic_stages[2].cic_integrator_inst|                ; 45 (45)      ; 45 (45)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 45 (45)          ; |Hermes|receiver:receiver_inst0|varcic:varcic_inst_I1|cic_integrator:cic_stages[2].cic_integrator_inst                                                                                                                         ;              ;
;          |cic_integrator:cic_stages[3].cic_integrator_inst|                ; 45 (45)      ; 45 (45)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 45 (45)          ; |Hermes|receiver:receiver_inst0|varcic:varcic_inst_I1|cic_integrator:cic_stages[3].cic_integrator_inst                                                                                                                         ;              ;
;          |cic_integrator:cic_stages[4].cic_integrator_inst|                ; 46 (46)      ; 45 (45)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 46 (46)          ; |Hermes|receiver:receiver_inst0|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst                                                                                                                         ;              ;
;       |varcic:varcic_inst_Q1|                                              ; 804 (163)    ; 684 (18)                  ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 114 (114)    ; 150 (1)           ; 540 (48)         ; |Hermes|receiver:receiver_inst0|varcic:varcic_inst_Q1                                                                                                                                                                          ;              ;
;          |cic_comb:cic_stages[0].cic_comb_inst|                            ; 90 (90)      ; 90 (90)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 32 (32)           ; 58 (58)          ; |Hermes|receiver:receiver_inst0|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst                                                                                                                                     ;              ;
;          |cic_comb:cic_stages[1].cic_comb_inst|                            ; 90 (90)      ; 90 (90)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 38 (38)           ; 52 (52)          ; |Hermes|receiver:receiver_inst0|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst                                                                                                                                     ;              ;
;          |cic_comb:cic_stages[2].cic_comb_inst|                            ; 90 (90)      ; 90 (90)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 29 (29)           ; 61 (61)          ; |Hermes|receiver:receiver_inst0|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst                                                                                                                                     ;              ;
;          |cic_comb:cic_stages[3].cic_comb_inst|                            ; 90 (90)      ; 90 (90)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 34 (34)           ; 56 (56)          ; |Hermes|receiver:receiver_inst0|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst                                                                                                                                     ;              ;
;          |cic_comb:cic_stages[4].cic_comb_inst|                            ; 81 (81)      ; 81 (81)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 14 (14)           ; 67 (67)          ; |Hermes|receiver:receiver_inst0|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst                                                                                                                                     ;              ;
;          |cic_integrator:cic_stages[0].cic_integrator_inst|                ; 46 (46)      ; 45 (45)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 45 (45)          ; |Hermes|receiver:receiver_inst0|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst                                                                                                                         ;              ;
;          |cic_integrator:cic_stages[1].cic_integrator_inst|                ; 46 (46)      ; 45 (45)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 45 (45)          ; |Hermes|receiver:receiver_inst0|varcic:varcic_inst_Q1|cic_integrator:cic_stages[1].cic_integrator_inst                                                                                                                         ;              ;
;          |cic_integrator:cic_stages[2].cic_integrator_inst|                ; 45 (45)      ; 45 (45)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 45 (45)          ; |Hermes|receiver:receiver_inst0|varcic:varcic_inst_Q1|cic_integrator:cic_stages[2].cic_integrator_inst                                                                                                                         ;              ;
;          |cic_integrator:cic_stages[3].cic_integrator_inst|                ; 45 (45)      ; 45 (45)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 45 (45)          ; |Hermes|receiver:receiver_inst0|varcic:varcic_inst_Q1|cic_integrator:cic_stages[3].cic_integrator_inst                                                                                                                         ;              ;
;          |cic_integrator:cic_stages[4].cic_integrator_inst|                ; 45 (45)      ; 45 (45)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 45 (45)          ; |Hermes|receiver:receiver_inst0|varcic:varcic_inst_Q1|cic_integrator:cic_stages[4].cic_integrator_inst                                                                                                                         ;              ;
;    |receiver:receiver_inst1|                                               ; 4720 (0)     ; 3795 (0)                  ; 0 (0)         ; 73728       ; 8    ; 32           ; 0       ; 16        ; 0    ; 0            ; 679 (0)      ; 666 (0)           ; 3375 (0)         ; |Hermes|receiver:receiver_inst1                                                                                                                                                                                                ;              ;
;       |cic:cic_inst_I2|                                                    ; 271 (18)     ; 267 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 33 (0)            ; 236 (16)         ; |Hermes|receiver:receiver_inst1|cic:cic_inst_I2                                                                                                                                                                                ;              ;
;          |cic_comb:cic_stages[0].cic_comb_inst|                            ; 62 (62)      ; 62 (62)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 16 (16)           ; 46 (46)          ; |Hermes|receiver:receiver_inst1|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst                                                                                                                                           ;              ;
;          |cic_comb:cic_stages[1].cic_comb_inst|                            ; 62 (62)      ; 62 (62)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 11 (11)           ; 51 (51)          ; |Hermes|receiver:receiver_inst1|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst                                                                                                                                           ;              ;
;          |cic_comb:cic_stages[2].cic_comb_inst|                            ; 50 (50)      ; 50 (50)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 6 (6)             ; 44 (44)          ; |Hermes|receiver:receiver_inst1|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst                                                                                                                                           ;              ;
;          |cic_integrator:cic_stages[0].cic_integrator_inst|                ; 31 (31)      ; 31 (31)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 31 (31)          ; |Hermes|receiver:receiver_inst1|cic:cic_inst_I2|cic_integrator:cic_stages[0].cic_integrator_inst                                                                                                                               ;              ;
;          |cic_integrator:cic_stages[1].cic_integrator_inst|                ; 31 (31)      ; 31 (31)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 31 (31)          ; |Hermes|receiver:receiver_inst1|cic:cic_inst_I2|cic_integrator:cic_stages[1].cic_integrator_inst                                                                                                                               ;              ;
;          |cic_integrator:cic_stages[2].cic_integrator_inst|                ; 31 (31)      ; 31 (31)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 31 (31)          ; |Hermes|receiver:receiver_inst1|cic:cic_inst_I2|cic_integrator:cic_stages[2].cic_integrator_inst                                                                                                                               ;              ;
;       |cic:cic_inst_Q2|                                                    ; 278 (18)     ; 267 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 60 (0)            ; 208 (8)          ; |Hermes|receiver:receiver_inst1|cic:cic_inst_Q2                                                                                                                                                                                ;              ;
;          |cic_comb:cic_stages[0].cic_comb_inst|                            ; 62 (62)      ; 62 (62)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 19 (19)           ; 43 (43)          ; |Hermes|receiver:receiver_inst1|cic:cic_inst_Q2|cic_comb:cic_stages[0].cic_comb_inst                                                                                                                                           ;              ;
;          |cic_comb:cic_stages[1].cic_comb_inst|                            ; 62 (62)      ; 62 (62)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 24 (24)           ; 38 (38)          ; |Hermes|receiver:receiver_inst1|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst                                                                                                                                           ;              ;
;          |cic_comb:cic_stages[2].cic_comb_inst|                            ; 51 (51)      ; 50 (50)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 17 (17)           ; 34 (34)          ; |Hermes|receiver:receiver_inst1|cic:cic_inst_Q2|cic_comb:cic_stages[2].cic_comb_inst                                                                                                                                           ;              ;
;          |cic_integrator:cic_stages[0].cic_integrator_inst|                ; 31 (31)      ; 31 (31)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 31 (31)          ; |Hermes|receiver:receiver_inst1|cic:cic_inst_Q2|cic_integrator:cic_stages[0].cic_integrator_inst                                                                                                                               ;              ;
;          |cic_integrator:cic_stages[1].cic_integrator_inst|                ; 31 (31)      ; 31 (31)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 31 (31)          ; |Hermes|receiver:receiver_inst1|cic:cic_inst_Q2|cic_integrator:cic_stages[1].cic_integrator_inst                                                                                                                               ;              ;
;          |cic_integrator:cic_stages[2].cic_integrator_inst|                ; 31 (31)      ; 31 (31)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 31 (31)          ; |Hermes|receiver:receiver_inst1|cic:cic_inst_Q2|cic_integrator:cic_stages[2].cic_integrator_inst                                                                                                                               ;              ;
;       |cordic:cordic_inst|                                                 ; 1608 (1608)  ; 1061 (1061)               ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 361 (361)    ; 8 (8)             ; 1239 (1239)      ; |Hermes|receiver:receiver_inst1|cordic:cordic_inst                                                                                                                                                                             ;              ;
;       |firX8R8:fir2|                                                       ; 1026 (235)   ; 832 (48)                  ; 0 (0)         ; 73728       ; 8    ; 32           ; 0       ; 16        ; 0    ; 0            ; 192 (187)    ; 326 (0)           ; 508 (53)         ; |Hermes|receiver:receiver_inst1|firX8R8:fir2                                                                                                                                                                                   ;              ;
;          |fir256:A|                                                        ; 100 (100)    ; 98 (98)                   ; 0 (0)         ; 9216        ; 1    ; 4            ; 0       ; 2         ; 0    ; 0            ; 2 (2)        ; 29 (29)           ; 69 (69)          ; |Hermes|receiver:receiver_inst1|firX8R8:fir2|fir256:A                                                                                                                                                                          ;              ;
;             |firram36:ram|                                                 ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 9216        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst1|firX8R8:fir2|fir256:A|firram36:ram                                                                                                                                                             ;              ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 9216        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst1|firX8R8:fir2|fir256:A|firram36:ram|altsyncram:altsyncram_component                                                                                                                             ;              ;
;                   |altsyncram_nhn1:auto_generated|                         ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 9216        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst1|firX8R8:fir2|fir256:A|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated                                                                                              ;              ;
;             |lpm_mult:Mult0|                                               ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst1|firX8R8:fir2|fir256:A|lpm_mult:Mult0                                                                                                                                                           ;              ;
;                |mult_35t:auto_generated|                                   ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst1|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_35t:auto_generated                                                                                                                                   ;              ;
;             |lpm_mult:Mult1|                                               ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst1|firX8R8:fir2|fir256:A|lpm_mult:Mult1                                                                                                                                                           ;              ;
;                |mult_35t:auto_generated|                                   ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst1|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_35t:auto_generated                                                                                                                                   ;              ;
;          |fir256:B|                                                        ; 99 (99)      ; 98 (98)                   ; 0 (0)         ; 9216        ; 1    ; 4            ; 0       ; 2         ; 0    ; 0            ; 1 (1)        ; 47 (47)           ; 51 (51)          ; |Hermes|receiver:receiver_inst1|firX8R8:fir2|fir256:B                                                                                                                                                                          ;              ;
;             |firram36:ram|                                                 ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 9216        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst1|firX8R8:fir2|fir256:B|firram36:ram                                                                                                                                                             ;              ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 9216        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst1|firX8R8:fir2|fir256:B|firram36:ram|altsyncram:altsyncram_component                                                                                                                             ;              ;
;                   |altsyncram_nhn1:auto_generated|                         ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 9216        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst1|firX8R8:fir2|fir256:B|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated                                                                                              ;              ;
;             |lpm_mult:Mult0|                                               ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst1|firX8R8:fir2|fir256:B|lpm_mult:Mult0                                                                                                                                                           ;              ;
;                |mult_35t:auto_generated|                                   ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst1|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_35t:auto_generated                                                                                                                                   ;              ;
;             |lpm_mult:Mult1|                                               ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst1|firX8R8:fir2|fir256:B|lpm_mult:Mult1                                                                                                                                                           ;              ;
;                |mult_35t:auto_generated|                                   ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst1|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_35t:auto_generated                                                                                                                                   ;              ;
;          |fir256:C|                                                        ; 98 (98)      ; 98 (98)                   ; 0 (0)         ; 9216        ; 1    ; 4            ; 0       ; 2         ; 0    ; 0            ; 0 (0)        ; 46 (46)           ; 52 (52)          ; |Hermes|receiver:receiver_inst1|firX8R8:fir2|fir256:C                                                                                                                                                                          ;              ;
;             |firram36:ram|                                                 ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 9216        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst1|firX8R8:fir2|fir256:C|firram36:ram                                                                                                                                                             ;              ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 9216        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst1|firX8R8:fir2|fir256:C|firram36:ram|altsyncram:altsyncram_component                                                                                                                             ;              ;
;                   |altsyncram_nhn1:auto_generated|                         ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 9216        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst1|firX8R8:fir2|fir256:C|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated                                                                                              ;              ;
;             |lpm_mult:Mult0|                                               ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst1|firX8R8:fir2|fir256:C|lpm_mult:Mult0                                                                                                                                                           ;              ;
;                |mult_35t:auto_generated|                                   ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst1|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_35t:auto_generated                                                                                                                                   ;              ;
;             |lpm_mult:Mult1|                                               ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst1|firX8R8:fir2|fir256:C|lpm_mult:Mult1                                                                                                                                                           ;              ;
;                |mult_35t:auto_generated|                                   ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst1|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_35t:auto_generated                                                                                                                                   ;              ;
;          |fir256:D|                                                        ; 98 (98)      ; 98 (98)                   ; 0 (0)         ; 9216        ; 1    ; 4            ; 0       ; 2         ; 0    ; 0            ; 0 (0)        ; 43 (43)           ; 55 (55)          ; |Hermes|receiver:receiver_inst1|firX8R8:fir2|fir256:D                                                                                                                                                                          ;              ;
;             |firram36:ram|                                                 ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 9216        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst1|firX8R8:fir2|fir256:D|firram36:ram                                                                                                                                                             ;              ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 9216        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst1|firX8R8:fir2|fir256:D|firram36:ram|altsyncram:altsyncram_component                                                                                                                             ;              ;
;                   |altsyncram_nhn1:auto_generated|                         ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 9216        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst1|firX8R8:fir2|fir256:D|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated                                                                                              ;              ;
;             |lpm_mult:Mult0|                                               ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst1|firX8R8:fir2|fir256:D|lpm_mult:Mult0                                                                                                                                                           ;              ;
;                |mult_35t:auto_generated|                                   ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst1|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_35t:auto_generated                                                                                                                                   ;              ;
;             |lpm_mult:Mult1|                                               ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst1|firX8R8:fir2|fir256:D|lpm_mult:Mult1                                                                                                                                                           ;              ;
;                |mult_35t:auto_generated|                                   ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst1|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_35t:auto_generated                                                                                                                                   ;              ;
;          |fir256:E|                                                        ; 99 (99)      ; 98 (98)                   ; 0 (0)         ; 9216        ; 1    ; 4            ; 0       ; 2         ; 0    ; 0            ; 0 (0)        ; 29 (29)           ; 70 (70)          ; |Hermes|receiver:receiver_inst1|firX8R8:fir2|fir256:E                                                                                                                                                                          ;              ;
;             |firram36:ram|                                                 ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 9216        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst1|firX8R8:fir2|fir256:E|firram36:ram                                                                                                                                                             ;              ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 9216        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst1|firX8R8:fir2|fir256:E|firram36:ram|altsyncram:altsyncram_component                                                                                                                             ;              ;
;                   |altsyncram_nhn1:auto_generated|                         ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 9216        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst1|firX8R8:fir2|fir256:E|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated                                                                                              ;              ;
;             |lpm_mult:Mult0|                                               ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst1|firX8R8:fir2|fir256:E|lpm_mult:Mult0                                                                                                                                                           ;              ;
;                |mult_35t:auto_generated|                                   ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst1|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_35t:auto_generated                                                                                                                                   ;              ;
;             |lpm_mult:Mult1|                                               ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst1|firX8R8:fir2|fir256:E|lpm_mult:Mult1                                                                                                                                                           ;              ;
;                |mult_35t:auto_generated|                                   ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst1|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_35t:auto_generated                                                                                                                                   ;              ;
;          |fir256:F|                                                        ; 98 (98)      ; 98 (98)                   ; 0 (0)         ; 9216        ; 1    ; 4            ; 0       ; 2         ; 0    ; 0            ; 0 (0)        ; 47 (47)           ; 51 (51)          ; |Hermes|receiver:receiver_inst1|firX8R8:fir2|fir256:F                                                                                                                                                                          ;              ;
;             |firram36:ram|                                                 ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 9216        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst1|firX8R8:fir2|fir256:F|firram36:ram                                                                                                                                                             ;              ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 9216        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst1|firX8R8:fir2|fir256:F|firram36:ram|altsyncram:altsyncram_component                                                                                                                             ;              ;
;                   |altsyncram_nhn1:auto_generated|                         ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 9216        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst1|firX8R8:fir2|fir256:F|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated                                                                                              ;              ;
;             |lpm_mult:Mult0|                                               ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst1|firX8R8:fir2|fir256:F|lpm_mult:Mult0                                                                                                                                                           ;              ;
;                |mult_35t:auto_generated|                                   ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst1|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_35t:auto_generated                                                                                                                                   ;              ;
;             |lpm_mult:Mult1|                                               ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst1|firX8R8:fir2|fir256:F|lpm_mult:Mult1                                                                                                                                                           ;              ;
;                |mult_35t:auto_generated|                                   ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst1|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_35t:auto_generated                                                                                                                                   ;              ;
;          |fir256:G|                                                        ; 98 (98)      ; 98 (98)                   ; 0 (0)         ; 9216        ; 1    ; 4            ; 0       ; 2         ; 0    ; 0            ; 0 (0)        ; 36 (36)           ; 62 (62)          ; |Hermes|receiver:receiver_inst1|firX8R8:fir2|fir256:G                                                                                                                                                                          ;              ;
;             |firram36:ram|                                                 ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 9216        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst1|firX8R8:fir2|fir256:G|firram36:ram                                                                                                                                                             ;              ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 9216        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst1|firX8R8:fir2|fir256:G|firram36:ram|altsyncram:altsyncram_component                                                                                                                             ;              ;
;                   |altsyncram_nhn1:auto_generated|                         ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 9216        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst1|firX8R8:fir2|fir256:G|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated                                                                                              ;              ;
;             |lpm_mult:Mult0|                                               ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst1|firX8R8:fir2|fir256:G|lpm_mult:Mult0                                                                                                                                                           ;              ;
;                |mult_35t:auto_generated|                                   ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst1|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_35t:auto_generated                                                                                                                                   ;              ;
;             |lpm_mult:Mult1|                                               ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst1|firX8R8:fir2|fir256:G|lpm_mult:Mult1                                                                                                                                                           ;              ;
;                |mult_35t:auto_generated|                                   ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst1|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_35t:auto_generated                                                                                                                                   ;              ;
;          |fir256:H|                                                        ; 101 (101)    ; 98 (98)                   ; 0 (0)         ; 9216        ; 1    ; 4            ; 0       ; 2         ; 0    ; 0            ; 2 (2)        ; 49 (49)           ; 50 (50)          ; |Hermes|receiver:receiver_inst1|firX8R8:fir2|fir256:H                                                                                                                                                                          ;              ;
;             |firram36:ram|                                                 ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 9216        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst1|firX8R8:fir2|fir256:H|firram36:ram                                                                                                                                                             ;              ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 9216        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst1|firX8R8:fir2|fir256:H|firram36:ram|altsyncram:altsyncram_component                                                                                                                             ;              ;
;                   |altsyncram_nhn1:auto_generated|                         ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 9216        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst1|firX8R8:fir2|fir256:H|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated                                                                                              ;              ;
;             |lpm_mult:Mult0|                                               ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst1|firX8R8:fir2|fir256:H|lpm_mult:Mult0                                                                                                                                                           ;              ;
;                |mult_35t:auto_generated|                                   ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst1|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_35t:auto_generated                                                                                                                                   ;              ;
;             |lpm_mult:Mult1|                                               ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst1|firX8R8:fir2|fir256:H|lpm_mult:Mult1                                                                                                                                                           ;              ;
;                |mult_35t:auto_generated|                                   ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst1|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_35t:auto_generated                                                                                                                                   ;              ;
;       |varcic:varcic_inst_I1|                                              ; 784 (163)    ; 684 (18)                  ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 44 (44)      ; 130 (1)           ; 610 (118)        ; |Hermes|receiver:receiver_inst1|varcic:varcic_inst_I1                                                                                                                                                                          ;              ;
;          |cic_comb:cic_stages[0].cic_comb_inst|                            ; 90 (90)      ; 90 (90)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 27 (27)           ; 63 (63)          ; |Hermes|receiver:receiver_inst1|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst                                                                                                                                     ;              ;
;          |cic_comb:cic_stages[1].cic_comb_inst|                            ; 91 (91)      ; 90 (90)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 25 (25)           ; 66 (66)          ; |Hermes|receiver:receiver_inst1|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst                                                                                                                                     ;              ;
;          |cic_comb:cic_stages[2].cic_comb_inst|                            ; 90 (90)      ; 90 (90)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 31 (31)           ; 59 (59)          ; |Hermes|receiver:receiver_inst1|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst                                                                                                                                     ;              ;
;          |cic_comb:cic_stages[3].cic_comb_inst|                            ; 90 (90)      ; 90 (90)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 29 (29)           ; 61 (61)          ; |Hermes|receiver:receiver_inst1|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst                                                                                                                                     ;              ;
;          |cic_comb:cic_stages[4].cic_comb_inst|                            ; 83 (83)      ; 81 (81)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 17 (17)           ; 66 (66)          ; |Hermes|receiver:receiver_inst1|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst                                                                                                                                     ;              ;
;          |cic_integrator:cic_stages[0].cic_integrator_inst|                ; 45 (45)      ; 45 (45)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 45 (45)          ; |Hermes|receiver:receiver_inst1|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst                                                                                                                         ;              ;
;          |cic_integrator:cic_stages[1].cic_integrator_inst|                ; 45 (45)      ; 45 (45)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 45 (45)          ; |Hermes|receiver:receiver_inst1|varcic:varcic_inst_I1|cic_integrator:cic_stages[1].cic_integrator_inst                                                                                                                         ;              ;
;          |cic_integrator:cic_stages[2].cic_integrator_inst|                ; 45 (45)      ; 45 (45)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 45 (45)          ; |Hermes|receiver:receiver_inst1|varcic:varcic_inst_I1|cic_integrator:cic_stages[2].cic_integrator_inst                                                                                                                         ;              ;
;          |cic_integrator:cic_stages[3].cic_integrator_inst|                ; 45 (45)      ; 45 (45)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 45 (45)          ; |Hermes|receiver:receiver_inst1|varcic:varcic_inst_I1|cic_integrator:cic_stages[3].cic_integrator_inst                                                                                                                         ;              ;
;          |cic_integrator:cic_stages[4].cic_integrator_inst|                ; 45 (45)      ; 45 (45)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 45 (45)          ; |Hermes|receiver:receiver_inst1|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst                                                                                                                         ;              ;
;       |varcic:varcic_inst_Q1|                                              ; 767 (163)    ; 684 (18)                  ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 70 (70)      ; 109 (1)           ; 588 (92)         ; |Hermes|receiver:receiver_inst1|varcic:varcic_inst_Q1                                                                                                                                                                          ;              ;
;          |cic_comb:cic_stages[0].cic_comb_inst|                            ; 90 (90)      ; 90 (90)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 15 (15)           ; 75 (75)          ; |Hermes|receiver:receiver_inst1|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst                                                                                                                                     ;              ;
;          |cic_comb:cic_stages[1].cic_comb_inst|                            ; 90 (90)      ; 90 (90)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 28 (28)           ; 62 (62)          ; |Hermes|receiver:receiver_inst1|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst                                                                                                                                     ;              ;
;          |cic_comb:cic_stages[2].cic_comb_inst|                            ; 90 (90)      ; 90 (90)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 25 (25)           ; 65 (65)          ; |Hermes|receiver:receiver_inst1|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst                                                                                                                                     ;              ;
;          |cic_comb:cic_stages[3].cic_comb_inst|                            ; 90 (90)      ; 90 (90)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 20 (20)           ; 70 (70)          ; |Hermes|receiver:receiver_inst1|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst                                                                                                                                     ;              ;
;          |cic_comb:cic_stages[4].cic_comb_inst|                            ; 81 (81)      ; 81 (81)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 20 (20)           ; 61 (61)          ; |Hermes|receiver:receiver_inst1|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst                                                                                                                                     ;              ;
;          |cic_integrator:cic_stages[0].cic_integrator_inst|                ; 45 (45)      ; 45 (45)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 45 (45)          ; |Hermes|receiver:receiver_inst1|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst                                                                                                                         ;              ;
;          |cic_integrator:cic_stages[1].cic_integrator_inst|                ; 45 (45)      ; 45 (45)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 45 (45)          ; |Hermes|receiver:receiver_inst1|varcic:varcic_inst_Q1|cic_integrator:cic_stages[1].cic_integrator_inst                                                                                                                         ;              ;
;          |cic_integrator:cic_stages[2].cic_integrator_inst|                ; 45 (45)      ; 45 (45)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 45 (45)          ; |Hermes|receiver:receiver_inst1|varcic:varcic_inst_Q1|cic_integrator:cic_stages[2].cic_integrator_inst                                                                                                                         ;              ;
;          |cic_integrator:cic_stages[3].cic_integrator_inst|                ; 45 (45)      ; 45 (45)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 45 (45)          ; |Hermes|receiver:receiver_inst1|varcic:varcic_inst_Q1|cic_integrator:cic_stages[3].cic_integrator_inst                                                                                                                         ;              ;
;          |cic_integrator:cic_stages[4].cic_integrator_inst|                ; 45 (45)      ; 45 (45)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 45 (45)          ; |Hermes|receiver:receiver_inst1|varcic:varcic_inst_Q1|cic_integrator:cic_stages[4].cic_integrator_inst                                                                                                                         ;              ;
;    |receiver:receiver_inst2|                                               ; 4768 (0)     ; 3796 (0)                  ; 0 (0)         ; 73728       ; 0    ; 32           ; 0       ; 16        ; 0    ; 0            ; 850 (0)      ; 636 (0)           ; 3282 (0)         ; |Hermes|receiver:receiver_inst2                                                                                                                                                                                                ;              ;
;       |cic:cic_inst_I2|                                                    ; 285 (18)     ; 267 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 55 (0)            ; 223 (11)         ; |Hermes|receiver:receiver_inst2|cic:cic_inst_I2                                                                                                                                                                                ;              ;
;          |cic_comb:cic_stages[0].cic_comb_inst|                            ; 63 (63)      ; 62 (62)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 19 (19)           ; 44 (44)          ; |Hermes|receiver:receiver_inst2|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst                                                                                                                                           ;              ;
;          |cic_comb:cic_stages[1].cic_comb_inst|                            ; 62 (62)      ; 62 (62)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 23 (23)           ; 39 (39)          ; |Hermes|receiver:receiver_inst2|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst                                                                                                                                           ;              ;
;          |cic_comb:cic_stages[2].cic_comb_inst|                            ; 50 (50)      ; 50 (50)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 13 (13)           ; 37 (37)          ; |Hermes|receiver:receiver_inst2|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst                                                                                                                                           ;              ;
;          |cic_integrator:cic_stages[0].cic_integrator_inst|                ; 31 (31)      ; 31 (31)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 31 (31)          ; |Hermes|receiver:receiver_inst2|cic:cic_inst_I2|cic_integrator:cic_stages[0].cic_integrator_inst                                                                                                                               ;              ;
;          |cic_integrator:cic_stages[1].cic_integrator_inst|                ; 31 (31)      ; 31 (31)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 31 (31)          ; |Hermes|receiver:receiver_inst2|cic:cic_inst_I2|cic_integrator:cic_stages[1].cic_integrator_inst                                                                                                                               ;              ;
;          |cic_integrator:cic_stages[2].cic_integrator_inst|                ; 31 (31)      ; 31 (31)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 31 (31)          ; |Hermes|receiver:receiver_inst2|cic:cic_inst_I2|cic_integrator:cic_stages[2].cic_integrator_inst                                                                                                                               ;              ;
;       |cic:cic_inst_Q2|                                                    ; 272 (18)     ; 267 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 38 (0)            ; 232 (16)         ; |Hermes|receiver:receiver_inst2|cic:cic_inst_Q2                                                                                                                                                                                ;              ;
;          |cic_comb:cic_stages[0].cic_comb_inst|                            ; 62 (62)      ; 62 (62)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 15 (15)           ; 47 (47)          ; |Hermes|receiver:receiver_inst2|cic:cic_inst_Q2|cic_comb:cic_stages[0].cic_comb_inst                                                                                                                                           ;              ;
;          |cic_comb:cic_stages[1].cic_comb_inst|                            ; 62 (62)      ; 62 (62)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 13 (13)           ; 49 (49)          ; |Hermes|receiver:receiver_inst2|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst                                                                                                                                           ;              ;
;          |cic_comb:cic_stages[2].cic_comb_inst|                            ; 51 (51)      ; 50 (50)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 10 (10)           ; 41 (41)          ; |Hermes|receiver:receiver_inst2|cic:cic_inst_Q2|cic_comb:cic_stages[2].cic_comb_inst                                                                                                                                           ;              ;
;          |cic_integrator:cic_stages[0].cic_integrator_inst|                ; 31 (31)      ; 31 (31)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 31 (31)          ; |Hermes|receiver:receiver_inst2|cic:cic_inst_Q2|cic_integrator:cic_stages[0].cic_integrator_inst                                                                                                                               ;              ;
;          |cic_integrator:cic_stages[1].cic_integrator_inst|                ; 31 (31)      ; 31 (31)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 31 (31)          ; |Hermes|receiver:receiver_inst2|cic:cic_inst_Q2|cic_integrator:cic_stages[1].cic_integrator_inst                                                                                                                               ;              ;
;          |cic_integrator:cic_stages[2].cic_integrator_inst|                ; 31 (31)      ; 31 (31)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 31 (31)          ; |Hermes|receiver:receiver_inst2|cic:cic_inst_Q2|cic_integrator:cic_stages[2].cic_integrator_inst                                                                                                                               ;              ;
;       |cordic:cordic_inst|                                                 ; 1602 (1602)  ; 1062 (1062)               ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 424 (424)    ; 7 (7)             ; 1171 (1171)      ; |Hermes|receiver:receiver_inst2|cordic:cordic_inst                                                                                                                                                                             ;              ;
;       |firX8R8:fir2|                                                       ; 1041 (233)   ; 832 (48)                  ; 0 (0)         ; 73728       ; 0    ; 32           ; 0       ; 16        ; 0    ; 0            ; 207 (185)    ; 319 (0)           ; 515 (57)         ; |Hermes|receiver:receiver_inst2|firX8R8:fir2                                                                                                                                                                                   ;              ;
;          |fir256:A|                                                        ; 98 (98)      ; 98 (98)                   ; 0 (0)         ; 9216        ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 0 (0)        ; 25 (25)           ; 73 (73)          ; |Hermes|receiver:receiver_inst2|firX8R8:fir2|fir256:A                                                                                                                                                                          ;              ;
;             |firram36:ram|                                                 ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 9216        ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst2|firX8R8:fir2|fir256:A|firram36:ram                                                                                                                                                             ;              ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 9216        ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst2|firX8R8:fir2|fir256:A|firram36:ram|altsyncram:altsyncram_component                                                                                                                             ;              ;
;                   |altsyncram_nhn1:auto_generated|                         ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 9216        ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst2|firX8R8:fir2|fir256:A|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated                                                                                              ;              ;
;             |lpm_mult:Mult0|                                               ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst2|firX8R8:fir2|fir256:A|lpm_mult:Mult0                                                                                                                                                           ;              ;
;                |mult_35t:auto_generated|                                   ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst2|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_35t:auto_generated                                                                                                                                   ;              ;
;             |lpm_mult:Mult1|                                               ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst2|firX8R8:fir2|fir256:A|lpm_mult:Mult1                                                                                                                                                           ;              ;
;                |mult_35t:auto_generated|                                   ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst2|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_35t:auto_generated                                                                                                                                   ;              ;
;          |fir256:B|                                                        ; 98 (98)      ; 98 (98)                   ; 0 (0)         ; 9216        ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 0 (0)        ; 48 (48)           ; 50 (50)          ; |Hermes|receiver:receiver_inst2|firX8R8:fir2|fir256:B                                                                                                                                                                          ;              ;
;             |firram36:ram|                                                 ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 9216        ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst2|firX8R8:fir2|fir256:B|firram36:ram                                                                                                                                                             ;              ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 9216        ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst2|firX8R8:fir2|fir256:B|firram36:ram|altsyncram:altsyncram_component                                                                                                                             ;              ;
;                   |altsyncram_nhn1:auto_generated|                         ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 9216        ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst2|firX8R8:fir2|fir256:B|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated                                                                                              ;              ;
;             |lpm_mult:Mult0|                                               ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst2|firX8R8:fir2|fir256:B|lpm_mult:Mult0                                                                                                                                                           ;              ;
;                |mult_35t:auto_generated|                                   ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst2|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_35t:auto_generated                                                                                                                                   ;              ;
;             |lpm_mult:Mult1|                                               ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst2|firX8R8:fir2|fir256:B|lpm_mult:Mult1                                                                                                                                                           ;              ;
;                |mult_35t:auto_generated|                                   ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst2|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_35t:auto_generated                                                                                                                                   ;              ;
;          |fir256:C|                                                        ; 112 (112)    ; 98 (98)                   ; 0 (0)         ; 9216        ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 14 (14)      ; 43 (43)           ; 55 (55)          ; |Hermes|receiver:receiver_inst2|firX8R8:fir2|fir256:C                                                                                                                                                                          ;              ;
;             |firram36:ram|                                                 ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 9216        ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst2|firX8R8:fir2|fir256:C|firram36:ram                                                                                                                                                             ;              ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 9216        ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst2|firX8R8:fir2|fir256:C|firram36:ram|altsyncram:altsyncram_component                                                                                                                             ;              ;
;                   |altsyncram_nhn1:auto_generated|                         ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 9216        ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst2|firX8R8:fir2|fir256:C|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated                                                                                              ;              ;
;             |lpm_mult:Mult0|                                               ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst2|firX8R8:fir2|fir256:C|lpm_mult:Mult0                                                                                                                                                           ;              ;
;                |mult_35t:auto_generated|                                   ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst2|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_35t:auto_generated                                                                                                                                   ;              ;
;             |lpm_mult:Mult1|                                               ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst2|firX8R8:fir2|fir256:C|lpm_mult:Mult1                                                                                                                                                           ;              ;
;                |mult_35t:auto_generated|                                   ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst2|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_35t:auto_generated                                                                                                                                   ;              ;
;          |fir256:D|                                                        ; 98 (98)      ; 98 (98)                   ; 0 (0)         ; 9216        ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 0 (0)        ; 46 (46)           ; 52 (52)          ; |Hermes|receiver:receiver_inst2|firX8R8:fir2|fir256:D                                                                                                                                                                          ;              ;
;             |firram36:ram|                                                 ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 9216        ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst2|firX8R8:fir2|fir256:D|firram36:ram                                                                                                                                                             ;              ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 9216        ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst2|firX8R8:fir2|fir256:D|firram36:ram|altsyncram:altsyncram_component                                                                                                                             ;              ;
;                   |altsyncram_nhn1:auto_generated|                         ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 9216        ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst2|firX8R8:fir2|fir256:D|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated                                                                                              ;              ;
;             |lpm_mult:Mult0|                                               ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst2|firX8R8:fir2|fir256:D|lpm_mult:Mult0                                                                                                                                                           ;              ;
;                |mult_35t:auto_generated|                                   ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst2|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_35t:auto_generated                                                                                                                                   ;              ;
;             |lpm_mult:Mult1|                                               ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst2|firX8R8:fir2|fir256:D|lpm_mult:Mult1                                                                                                                                                           ;              ;
;                |mult_35t:auto_generated|                                   ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst2|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_35t:auto_generated                                                                                                                                   ;              ;
;          |fir256:E|                                                        ; 101 (101)    ; 98 (98)                   ; 0 (0)         ; 9216        ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 3 (3)        ; 41 (41)           ; 57 (57)          ; |Hermes|receiver:receiver_inst2|firX8R8:fir2|fir256:E                                                                                                                                                                          ;              ;
;             |firram36:ram|                                                 ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 9216        ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst2|firX8R8:fir2|fir256:E|firram36:ram                                                                                                                                                             ;              ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 9216        ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst2|firX8R8:fir2|fir256:E|firram36:ram|altsyncram:altsyncram_component                                                                                                                             ;              ;
;                   |altsyncram_nhn1:auto_generated|                         ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 9216        ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst2|firX8R8:fir2|fir256:E|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated                                                                                              ;              ;
;             |lpm_mult:Mult0|                                               ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst2|firX8R8:fir2|fir256:E|lpm_mult:Mult0                                                                                                                                                           ;              ;
;                |mult_35t:auto_generated|                                   ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst2|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_35t:auto_generated                                                                                                                                   ;              ;
;             |lpm_mult:Mult1|                                               ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst2|firX8R8:fir2|fir256:E|lpm_mult:Mult1                                                                                                                                                           ;              ;
;                |mult_35t:auto_generated|                                   ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst2|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_35t:auto_generated                                                                                                                                   ;              ;
;          |fir256:F|                                                        ; 101 (101)    ; 98 (98)                   ; 0 (0)         ; 9216        ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 3 (3)        ; 46 (46)           ; 52 (52)          ; |Hermes|receiver:receiver_inst2|firX8R8:fir2|fir256:F                                                                                                                                                                          ;              ;
;             |firram36:ram|                                                 ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 9216        ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst2|firX8R8:fir2|fir256:F|firram36:ram                                                                                                                                                             ;              ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 9216        ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst2|firX8R8:fir2|fir256:F|firram36:ram|altsyncram:altsyncram_component                                                                                                                             ;              ;
;                   |altsyncram_nhn1:auto_generated|                         ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 9216        ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst2|firX8R8:fir2|fir256:F|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated                                                                                              ;              ;
;             |lpm_mult:Mult0|                                               ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst2|firX8R8:fir2|fir256:F|lpm_mult:Mult0                                                                                                                                                           ;              ;
;                |mult_35t:auto_generated|                                   ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst2|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_35t:auto_generated                                                                                                                                   ;              ;
;             |lpm_mult:Mult1|                                               ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst2|firX8R8:fir2|fir256:F|lpm_mult:Mult1                                                                                                                                                           ;              ;
;                |mult_35t:auto_generated|                                   ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst2|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_35t:auto_generated                                                                                                                                   ;              ;
;          |fir256:G|                                                        ; 102 (102)    ; 98 (98)                   ; 0 (0)         ; 9216        ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 2 (2)        ; 30 (30)           ; 70 (70)          ; |Hermes|receiver:receiver_inst2|firX8R8:fir2|fir256:G                                                                                                                                                                          ;              ;
;             |firram36:ram|                                                 ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 9216        ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst2|firX8R8:fir2|fir256:G|firram36:ram                                                                                                                                                             ;              ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 9216        ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst2|firX8R8:fir2|fir256:G|firram36:ram|altsyncram:altsyncram_component                                                                                                                             ;              ;
;                   |altsyncram_nhn1:auto_generated|                         ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 9216        ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst2|firX8R8:fir2|fir256:G|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated                                                                                              ;              ;
;             |lpm_mult:Mult0|                                               ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst2|firX8R8:fir2|fir256:G|lpm_mult:Mult0                                                                                                                                                           ;              ;
;                |mult_35t:auto_generated|                                   ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst2|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_35t:auto_generated                                                                                                                                   ;              ;
;             |lpm_mult:Mult1|                                               ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst2|firX8R8:fir2|fir256:G|lpm_mult:Mult1                                                                                                                                                           ;              ;
;                |mult_35t:auto_generated|                                   ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst2|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_35t:auto_generated                                                                                                                                   ;              ;
;          |fir256:H|                                                        ; 98 (98)      ; 98 (98)                   ; 0 (0)         ; 9216        ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 0 (0)        ; 40 (40)           ; 58 (58)          ; |Hermes|receiver:receiver_inst2|firX8R8:fir2|fir256:H                                                                                                                                                                          ;              ;
;             |firram36:ram|                                                 ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 9216        ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst2|firX8R8:fir2|fir256:H|firram36:ram                                                                                                                                                             ;              ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 9216        ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst2|firX8R8:fir2|fir256:H|firram36:ram|altsyncram:altsyncram_component                                                                                                                             ;              ;
;                   |altsyncram_nhn1:auto_generated|                         ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 9216        ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst2|firX8R8:fir2|fir256:H|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated                                                                                              ;              ;
;             |lpm_mult:Mult0|                                               ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst2|firX8R8:fir2|fir256:H|lpm_mult:Mult0                                                                                                                                                           ;              ;
;                |mult_35t:auto_generated|                                   ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst2|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_35t:auto_generated                                                                                                                                   ;              ;
;             |lpm_mult:Mult1|                                               ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst2|firX8R8:fir2|fir256:H|lpm_mult:Mult1                                                                                                                                                           ;              ;
;                |mult_35t:auto_generated|                                   ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst2|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_35t:auto_generated                                                                                                                                   ;              ;
;       |varcic:varcic_inst_I1|                                              ; 826 (163)    ; 684 (18)                  ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 126 (126)    ; 111 (1)           ; 589 (36)         ; |Hermes|receiver:receiver_inst2|varcic:varcic_inst_I1                                                                                                                                                                          ;              ;
;          |cic_comb:cic_stages[0].cic_comb_inst|                            ; 90 (90)      ; 90 (90)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 25 (25)           ; 65 (65)          ; |Hermes|receiver:receiver_inst2|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst                                                                                                                                     ;              ;
;          |cic_comb:cic_stages[1].cic_comb_inst|                            ; 90 (90)      ; 90 (90)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 22 (22)           ; 68 (68)          ; |Hermes|receiver:receiver_inst2|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst                                                                                                                                     ;              ;
;          |cic_comb:cic_stages[2].cic_comb_inst|                            ; 90 (90)      ; 90 (90)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 27 (27)           ; 63 (63)          ; |Hermes|receiver:receiver_inst2|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst                                                                                                                                     ;              ;
;          |cic_comb:cic_stages[3].cic_comb_inst|                            ; 90 (90)      ; 90 (90)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 20 (20)           ; 70 (70)          ; |Hermes|receiver:receiver_inst2|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst                                                                                                                                     ;              ;
;          |cic_comb:cic_stages[4].cic_comb_inst|                            ; 81 (81)      ; 81 (81)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 16 (16)           ; 65 (65)          ; |Hermes|receiver:receiver_inst2|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst                                                                                                                                     ;              ;
;          |cic_integrator:cic_stages[0].cic_integrator_inst|                ; 45 (45)      ; 45 (45)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 45 (45)          ; |Hermes|receiver:receiver_inst2|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst                                                                                                                         ;              ;
;          |cic_integrator:cic_stages[1].cic_integrator_inst|                ; 45 (45)      ; 45 (45)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 45 (45)          ; |Hermes|receiver:receiver_inst2|varcic:varcic_inst_I1|cic_integrator:cic_stages[1].cic_integrator_inst                                                                                                                         ;              ;
;          |cic_integrator:cic_stages[2].cic_integrator_inst|                ; 45 (45)      ; 45 (45)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 45 (45)          ; |Hermes|receiver:receiver_inst2|varcic:varcic_inst_I1|cic_integrator:cic_stages[2].cic_integrator_inst                                                                                                                         ;              ;
;          |cic_integrator:cic_stages[3].cic_integrator_inst|                ; 45 (45)      ; 45 (45)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 45 (45)          ; |Hermes|receiver:receiver_inst2|varcic:varcic_inst_I1|cic_integrator:cic_stages[3].cic_integrator_inst                                                                                                                         ;              ;
;          |cic_integrator:cic_stages[4].cic_integrator_inst|                ; 45 (45)      ; 45 (45)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 45 (45)          ; |Hermes|receiver:receiver_inst2|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst                                                                                                                         ;              ;
;       |varcic:varcic_inst_Q1|                                              ; 781 (163)    ; 684 (18)                  ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 84 (84)      ; 106 (1)           ; 591 (78)         ; |Hermes|receiver:receiver_inst2|varcic:varcic_inst_Q1                                                                                                                                                                          ;              ;
;          |cic_comb:cic_stages[0].cic_comb_inst|                            ; 90 (90)      ; 90 (90)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 34 (34)           ; 56 (56)          ; |Hermes|receiver:receiver_inst2|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst                                                                                                                                     ;              ;
;          |cic_comb:cic_stages[1].cic_comb_inst|                            ; 90 (90)      ; 90 (90)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 23 (23)           ; 67 (67)          ; |Hermes|receiver:receiver_inst2|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst                                                                                                                                     ;              ;
;          |cic_comb:cic_stages[2].cic_comb_inst|                            ; 90 (90)      ; 90 (90)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 11 (11)           ; 79 (79)          ; |Hermes|receiver:receiver_inst2|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst                                                                                                                                     ;              ;
;          |cic_comb:cic_stages[3].cic_comb_inst|                            ; 90 (90)      ; 90 (90)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 22 (22)           ; 68 (68)          ; |Hermes|receiver:receiver_inst2|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst                                                                                                                                     ;              ;
;          |cic_comb:cic_stages[4].cic_comb_inst|                            ; 81 (81)      ; 81 (81)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 14 (14)           ; 67 (67)          ; |Hermes|receiver:receiver_inst2|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst                                                                                                                                     ;              ;
;          |cic_integrator:cic_stages[0].cic_integrator_inst|                ; 45 (45)      ; 45 (45)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 45 (45)          ; |Hermes|receiver:receiver_inst2|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst                                                                                                                         ;              ;
;          |cic_integrator:cic_stages[1].cic_integrator_inst|                ; 45 (45)      ; 45 (45)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 45 (45)          ; |Hermes|receiver:receiver_inst2|varcic:varcic_inst_Q1|cic_integrator:cic_stages[1].cic_integrator_inst                                                                                                                         ;              ;
;          |cic_integrator:cic_stages[2].cic_integrator_inst|                ; 46 (46)      ; 45 (45)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 45 (45)          ; |Hermes|receiver:receiver_inst2|varcic:varcic_inst_Q1|cic_integrator:cic_stages[2].cic_integrator_inst                                                                                                                         ;              ;
;          |cic_integrator:cic_stages[3].cic_integrator_inst|                ; 45 (45)      ; 45 (45)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 45 (45)          ; |Hermes|receiver:receiver_inst2|varcic:varcic_inst_Q1|cic_integrator:cic_stages[3].cic_integrator_inst                                                                                                                         ;              ;
;          |cic_integrator:cic_stages[4].cic_integrator_inst|                ; 45 (45)      ; 45 (45)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 45 (45)          ; |Hermes|receiver:receiver_inst2|varcic:varcic_inst_Q1|cic_integrator:cic_stages[4].cic_integrator_inst                                                                                                                         ;              ;
;    |sp_rcv_ctrl:SPC|                                                       ; 11 (11)      ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 10 (10)          ; |Hermes|sp_rcv_ctrl:SPC                                                                                                                                                                                                        ;              ;
+----------------------------------------------------------------------------+--------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                                                                                                                                           ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+----------+---------------+---------------+-----------------------+-----+------+
; Name                                                                                                                                          ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+----------+---------------+---------------+-----------------------+-----+------+
; FPGA_PLL                                                                                                                                      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ATTN_DATA                                                                                                                                     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ATTN_CLK                                                                                                                                      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ATTN_LE                                                                                                                                       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; RAND                                                                                                                                          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PGA                                                                                                                                           ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DITH                                                                                                                                          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SHDN                                                                                                                                          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DAC_ALC                                                                                                                                       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DACD[0]                                                                                                                                       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DACD[1]                                                                                                                                       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DACD[2]                                                                                                                                       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DACD[3]                                                                                                                                       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DACD[4]                                                                                                                                       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DACD[5]                                                                                                                                       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DACD[6]                                                                                                                                       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DACD[7]                                                                                                                                       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DACD[8]                                                                                                                                       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DACD[9]                                                                                                                                       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DACD[10]                                                                                                                                      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DACD[11]                                                                                                                                      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DACD[12]                                                                                                                                      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DACD[13]                                                                                                                                      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; CBCLK                                                                                                                                         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; CLRCIN                                                                                                                                        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; CLRCOUT                                                                                                                                       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; CDIN                                                                                                                                          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; CMCLK                                                                                                                                         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; CMODE                                                                                                                                         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; nCS                                                                                                                                           ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; MOSI                                                                                                                                          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SSCK                                                                                                                                          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PHY_TX[0]                                                                                                                                     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PHY_TX[1]                                                                                                                                     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PHY_TX[2]                                                                                                                                     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PHY_TX[3]                                                                                                                                     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PHY_TX_EN                                                                                                                                     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PHY_TX_CLOCK                                                                                                                                  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PHY_INT_N                                                                                                                                     ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; PHY_RESET_N                                                                                                                                   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; CLK_25MHZ                                                                                                                                     ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; PHY_MDC                                                                                                                                       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SCK                                                                                                                                           ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SI                                                                                                                                            ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; CS                                                                                                                                            ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; NCONFIG                                                                                                                                       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ADCMOSI                                                                                                                                       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ADCCLK                                                                                                                                        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; nADCCS                                                                                                                                        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SPI_SDO                                                                                                                                       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SPI_SDI                                                                                                                                       ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; SPI_SCK                                                                                                                                       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; J15_5                                                                                                                                         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; J15_6                                                                                                                                         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; FPGA_PTT                                                                                                                                      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; MODE2                                                                                                                                         ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; ANT_TUNE                                                                                                                                      ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; IO1                                                                                                                                           ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; IO2                                                                                                                                           ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; USEROUT0                                                                                                                                      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; USEROUT1                                                                                                                                      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; USEROUT2                                                                                                                                      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; USEROUT3                                                                                                                                      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; USEROUT4                                                                                                                                      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; USEROUT5                                                                                                                                      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; USEROUT6                                                                                                                                      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Status_LED                                                                                                                                    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DEBUG_LED1                                                                                                                                    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DEBUG_LED2                                                                                                                                    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DEBUG_LED3                                                                                                                                    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DEBUG_LED4                                                                                                                                    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DEBUG_LED5                                                                                                                                    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DEBUG_LED6                                                                                                                                    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DEBUG_LED7                                                                                                                                    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DEBUG_LED8                                                                                                                                    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DEBUG_LED9                                                                                                                                    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DEBUG_LED10                                                                                                                                   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|cycloneii_asmiblock2~ALTERA_DCLK  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|cycloneii_asmiblock2~ALTERA_SCE   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|cycloneii_asmiblock2~ALTERA_SDO   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PHY_MDIO                                                                                                                                      ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; OSC_10MHZ                                                                                                                                     ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; _122MHz                                                                                                                                       ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; LTC2208_122MHz                                                                                                                                ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; PHY_CLK125                                                                                                                                    ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; RX_DV                                                                                                                                         ; Input    ; (6) 1314 ps   ; (0) 0 ps      ; --                    ; --  ; --   ;
; SO                                                                                                                                            ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; PHY_RX_CLOCK                                                                                                                                  ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|cycloneii_asmiblock2~ALTERA_DATA0 ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; IO8                                                                                                                                           ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; OVERFLOW                                                                                                                                      ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; IO4                                                                                                                                           ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; IO5                                                                                                                                           ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; IO6                                                                                                                                           ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; INA[0]                                                                                                                                        ; Input    ; (6) 1314 ps   ; (6) 1314 ps   ; --                    ; --  ; --   ;
; INA[4]                                                                                                                                        ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; INA[12]                                                                                                                                       ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; INA[8]                                                                                                                                        ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; INA[5]                                                                                                                                        ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; INA[13]                                                                                                                                       ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; INA[1]                                                                                                                                        ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; INA[9]                                                                                                                                        ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; INA[6]                                                                                                                                        ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; INA[14]                                                                                                                                       ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; INA[2]                                                                                                                                        ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; INA[10]                                                                                                                                       ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; INA[7]                                                                                                                                        ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; INA[15]                                                                                                                                       ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; INA[3]                                                                                                                                        ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; INA[11]                                                                                                                                       ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; PHY_RX[0]                                                                                                                                     ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; PHY_RX[1]                                                                                                                                     ; Input    ; --            ; (0) 0 ps      ; --                    ; --  ; --   ;
; PHY_RX[2]                                                                                                                                     ; Input    ; --            ; (0) 0 ps      ; --                    ; --  ; --   ;
; PHY_RX[3]                                                                                                                                     ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; ADCMISO                                                                                                                                       ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; PTT                                                                                                                                           ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; KEY_DASH                                                                                                                                      ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; KEY_DOT                                                                                                                                       ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; CDOUT                                                                                                                                         ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+----------+---------------+---------------+-----------------------+-----+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                           ; Pad To Core Index ; Setting ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; PHY_INT_N                                                                                                                                     ;                   ;         ;
; CLK_25MHZ                                                                                                                                     ;                   ;         ;
; SPI_SDI                                                                                                                                       ;                   ;         ;
; MODE2                                                                                                                                         ;                   ;         ;
; ANT_TUNE                                                                                                                                      ;                   ;         ;
; IO2                                                                                                                                           ;                   ;         ;
; PHY_MDIO                                                                                                                                      ;                   ;         ;
;      - MDIO:MDIO_inst|temp_reg_data[0]~feeder                                                                                                 ; 0                 ; 6       ;
; OSC_10MHZ                                                                                                                                     ;                   ;         ;
; _122MHz                                                                                                                                       ;                   ;         ;
; LTC2208_122MHz                                                                                                                                ;                   ;         ;
; PHY_CLK125                                                                                                                                    ;                   ;         ;
; RX_DV                                                                                                                                         ;                   ;         ;
;      - Led_flash:Flash_LED5|LED                                                                                                               ; 0                 ; 6       ;
;      - Led_flash:Flash_LED5|counter[0]                                                                                                        ; 0                 ; 6       ;
;      - Led_flash:Flash_LED5|counter[1]                                                                                                        ; 0                 ; 6       ;
;      - Led_flash:Flash_LED5|counter[2]                                                                                                        ; 0                 ; 6       ;
;      - Led_flash:Flash_LED5|counter[3]                                                                                                        ; 0                 ; 6       ;
;      - Led_flash:Flash_LED5|counter[4]                                                                                                        ; 0                 ; 6       ;
;      - Led_flash:Flash_LED5|counter[5]                                                                                                        ; 0                 ; 6       ;
;      - Led_flash:Flash_LED5|counter[6]                                                                                                        ; 0                 ; 6       ;
;      - Led_flash:Flash_LED5|counter[7]                                                                                                        ; 0                 ; 6       ;
;      - Led_flash:Flash_LED5|counter[8]                                                                                                        ; 0                 ; 6       ;
;      - Led_flash:Flash_LED5|counter[9]                                                                                                        ; 0                 ; 6       ;
;      - Led_flash:Flash_LED5|counter[10]                                                                                                       ; 0                 ; 6       ;
;      - Led_flash:Flash_LED5|counter[11]                                                                                                       ; 0                 ; 6       ;
;      - Led_flash:Flash_LED5|counter[12]                                                                                                       ; 0                 ; 6       ;
;      - Led_flash:Flash_LED5|counter[13]                                                                                                       ; 0                 ; 6       ;
;      - Led_flash:Flash_LED5|counter[14]                                                                                                       ; 0                 ; 6       ;
;      - Led_flash:Flash_LED5|counter[15]                                                                                                       ; 0                 ; 6       ;
;      - Led_flash:Flash_LED5|counter[16]                                                                                                       ; 0                 ; 6       ;
;      - Led_flash:Flash_LED5|counter[17]                                                                                                       ; 0                 ; 6       ;
;      - Led_flash:Flash_LED5|counter[18]                                                                                                       ; 0                 ; 6       ;
;      - Led_flash:Flash_LED5|counter[19]                                                                                                       ; 0                 ; 6       ;
;      - Led_flash:Flash_LED5|counter[20]                                                                                                       ; 0                 ; 6       ;
;      - Led_flash:Flash_LED5|counter[21]                                                                                                       ; 0                 ; 6       ;
;      - Led_flash:Flash_LED5|counter[22]                                                                                                       ; 0                 ; 6       ;
;      - Led_flash:Flash_LED5|counter[23]                                                                                                       ; 0                 ; 6       ;
;      - Led_flash:Flash_LED5|counter[23]~50                                                                                                    ; 0                 ; 6       ;
;      - Rx_MAC:Rx_MAC_inst|PHY_100T_state~0                                                                                                    ; 1                 ; 0       ;
; SO                                                                                                                                            ;                   ;         ;
;      - EEPROM:EEPROM_inst|This_MAC[0]                                                                                                         ; 0                 ; 6       ;
;      - EEPROM:EEPROM_inst|Selector88~0                                                                                                        ; 0                 ; 6       ;
; PHY_RX_CLOCK                                                                                                                                  ;                   ;         ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|cycloneii_asmiblock2~ALTERA_DATA0 ;                   ;         ;
;      - ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|read_dout_reg[0]           ; 1                 ; 6       ;
; IO8                                                                                                                                           ;                   ;         ;
;      - Hermes_Tx_fifo_ctrl:TXFC|Selector27~7                                                                                                  ; 1                 ; 6       ;
; OVERFLOW                                                                                                                                      ;                   ;         ;
;      - Hermes_Tx_fifo_ctrl:TXFC|Selector31~10                                                                                                 ; 1                 ; 6       ;
; IO4                                                                                                                                           ;                   ;         ;
;      - Hermes_Tx_fifo_ctrl:TXFC|Selector30~10                                                                                                 ; 0                 ; 6       ;
; IO5                                                                                                                                           ;                   ;         ;
;      - Hermes_Tx_fifo_ctrl:TXFC|Selector29~10                                                                                                 ; 0                 ; 6       ;
; IO6                                                                                                                                           ;                   ;         ;
;      - Hermes_Tx_fifo_ctrl:TXFC|Selector28~11                                                                                                 ; 0                 ; 6       ;
; INA[0]                                                                                                                                        ;                   ;         ;
;      - temp_ADC~0                                                                                                                             ; 1                 ; 6       ;
;      - temp_ADC~1                                                                                                                             ; 1                 ; 6       ;
;      - temp_ADC~2                                                                                                                             ; 1                 ; 6       ;
;      - temp_ADC~3                                                                                                                             ; 1                 ; 6       ;
;      - temp_ADC~4                                                                                                                             ; 1                 ; 6       ;
;      - temp_ADC~5                                                                                                                             ; 1                 ; 6       ;
;      - temp_ADC~6                                                                                                                             ; 1                 ; 6       ;
;      - temp_ADC~7                                                                                                                             ; 1                 ; 6       ;
;      - temp_ADC~8                                                                                                                             ; 1                 ; 6       ;
;      - temp_ADC~9                                                                                                                             ; 1                 ; 6       ;
;      - temp_ADC~10                                                                                                                            ; 1                 ; 6       ;
;      - temp_ADC~11                                                                                                                            ; 1                 ; 6       ;
;      - temp_ADC~12                                                                                                                            ; 1                 ; 6       ;
;      - temp_ADC~13                                                                                                                            ; 1                 ; 6       ;
;      - temp_ADC~14                                                                                                                            ; 1                 ; 6       ;
;      - temp_ADC[0]~feeder                                                                                                                     ; 0                 ; 6       ;
; INA[4]                                                                                                                                        ;                   ;         ;
;      - temp_ADC~0                                                                                                                             ; 0                 ; 6       ;
; INA[12]                                                                                                                                       ;                   ;         ;
;      - temp_ADC~1                                                                                                                             ; 0                 ; 6       ;
; INA[8]                                                                                                                                        ;                   ;         ;
;      - temp_ADC~2                                                                                                                             ; 1                 ; 6       ;
; INA[5]                                                                                                                                        ;                   ;         ;
;      - temp_ADC~3                                                                                                                             ; 0                 ; 6       ;
; INA[13]                                                                                                                                       ;                   ;         ;
;      - temp_ADC~4                                                                                                                             ; 1                 ; 6       ;
; INA[1]                                                                                                                                        ;                   ;         ;
;      - temp_ADC~5                                                                                                                             ; 0                 ; 6       ;
; INA[9]                                                                                                                                        ;                   ;         ;
;      - temp_ADC~6                                                                                                                             ; 1                 ; 6       ;
; INA[6]                                                                                                                                        ;                   ;         ;
;      - temp_ADC~7                                                                                                                             ; 0                 ; 6       ;
; INA[14]                                                                                                                                       ;                   ;         ;
;      - temp_ADC~8                                                                                                                             ; 0                 ; 6       ;
; INA[2]                                                                                                                                        ;                   ;         ;
;      - temp_ADC~9                                                                                                                             ; 1                 ; 6       ;
; INA[10]                                                                                                                                       ;                   ;         ;
;      - temp_ADC~10                                                                                                                            ; 1                 ; 6       ;
; INA[7]                                                                                                                                        ;                   ;         ;
;      - temp_ADC~11                                                                                                                            ; 1                 ; 6       ;
; INA[15]                                                                                                                                       ;                   ;         ;
;      - temp_ADC~12                                                                                                                            ; 0                 ; 6       ;
; INA[3]                                                                                                                                        ;                   ;         ;
;      - temp_ADC~13                                                                                                                            ; 1                 ; 6       ;
; INA[11]                                                                                                                                       ;                   ;         ;
;      - temp_ADC~14                                                                                                                            ; 1                 ; 6       ;
; PHY_RX[0]                                                                                                                                     ;                   ;         ;
;      - Rx_MAC:Rx_MAC_inst|PHY_byte[0]                                                                                                         ; 0                 ; 0       ;
;      - Rx_MAC:Rx_MAC_inst|PHY_byte[4]~feeder                                                                                                  ; 0                 ; 0       ;
; PHY_RX[1]                                                                                                                                     ;                   ;         ;
;      - Rx_MAC:Rx_MAC_inst|PHY_byte[5]                                                                                                         ; 1                 ; 0       ;
;      - Rx_MAC:Rx_MAC_inst|PHY_byte[1]                                                                                                         ; 1                 ; 0       ;
; PHY_RX[2]                                                                                                                                     ;                   ;         ;
;      - Rx_MAC:Rx_MAC_inst|PHY_byte[6]                                                                                                         ; 1                 ; 0       ;
;      - Rx_MAC:Rx_MAC_inst|PHY_byte[2]                                                                                                         ; 1                 ; 0       ;
; PHY_RX[3]                                                                                                                                     ;                   ;         ;
;      - Rx_MAC:Rx_MAC_inst|PHY_byte[7]                                                                                                         ; 0                 ; 0       ;
;      - Rx_MAC:Rx_MAC_inst|PHY_byte[3]~feeder                                                                                                  ; 0                 ; 0       ;
; ADCMISO                                                                                                                                       ;                   ;         ;
;      - Hermes_ADC:ADC_SPI|temp_6[3]_OTERM3_OTERM689_NEW_REG1666                                                                               ; 1                 ; 6       ;
; PTT                                                                                                                                           ;                   ;         ;
;      - debounce:de_PTT|pb_history[0]~0                                                                                                        ; 0                 ; 6       ;
; KEY_DASH                                                                                                                                      ;                   ;         ;
;      - debounce:de_dash|pb_history[0]~0                                                                                                       ; 1                 ; 6       ;
; KEY_DOT                                                                                                                                       ;                   ;         ;
;      - debounce:de_dot|pb_history[0]~0                                                                                                        ; 0                 ; 6       ;
; CDOUT                                                                                                                                         ;                   ;         ;
;      - I2S_rcv:MIC|d0                                                                                                                         ; 1                 ; 6       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                   ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+-----------------------------------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                          ; Location           ; Fan-Out ; Usage                                               ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+-----------------------------------------------------+--------+----------------------+------------------+---------------------------+
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|clr_addmsb_reg                                                                                    ; FF_X33_Y27_N11     ; 1       ; Async. clear                                        ; no     ; --                   ; --               ; --                        ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|clr_rstat_reg                                                                                     ; FF_X30_Y24_N13     ; 8       ; Async. clear                                        ; no     ; --                   ; --               ; --                        ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|clr_rstat_reg2                                                                                    ; FF_X33_Y25_N7      ; 4       ; Async. clear                                        ; no     ; --                   ; --               ; --                        ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|clr_write_reg2                                                                                    ; FF_X33_Y25_N31     ; 67      ; Async. clear                                        ; no     ; --                   ; --               ; --                        ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|comb~0                                                                                            ; LCCOMB_X33_Y25_N0  ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|comb~10                                                                                           ; LCCOMB_X33_Y26_N8  ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|comb~6                                                                                            ; LCCOMB_X33_Y26_N22 ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|comb~8                                                                                            ; LCCOMB_X34_Y28_N14 ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|comb~9                                                                                            ; LCCOMB_X34_Y27_N2  ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|end1_cyc_reg                                                                                      ; FF_X33_Y25_N3      ; 9       ; Async. clear                                        ; no     ; --                   ; --               ; --                        ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|end_op_reg                                                                                        ; FF_X33_Y25_N27     ; 9       ; Async. clear                                        ; no     ; --                   ; --               ; --                        ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|read_buf~2                                                                                        ; LCCOMB_X33_Y27_N2  ; 14      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|a_fefifo_48e:fifo_state|_~0          ; LCCOMB_X33_Y27_N8  ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|a_fefifo_48e:fifo_state|valid_rreq~0 ; LCCOMB_X33_Y27_N0  ; 10      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|valid_wreq~0                         ; LCCOMB_X32_Y27_N4  ; 19      ; Clock enable, Write enable                          ; no     ; --                   ; --               ; --                        ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|wire_addr_reg_ena[0]                                                                              ; LCCOMB_X34_Y27_N6  ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|wire_asmi_opcode_reg_ena[0]                                                                       ; LCCOMB_X33_Y26_N14 ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|wire_pgwrbuf_dataout_ena[0]                                                                       ; LCCOMB_X36_Y25_N30 ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|wire_read_dout_reg_ena~0                                                                          ; LCCOMB_X32_Y28_N28 ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|wire_statreg_int_ena[0]~1                                                                         ; LCCOMB_X33_Y25_N12 ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|wire_write_reg_ena                                                                                ; LCCOMB_X35_Y28_N28 ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; ASMI_interface:ASMI_int_inst|address[21]~20                                                                                                                                                                   ; LCCOMB_X35_Y25_N14 ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; ASMI_interface:ASMI_int_inst|address[9]~18                                                                                                                                                                    ; LCCOMB_X35_Y25_N0  ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; ASMI_interface:ASMI_int_inst|byte_count[6]~20                                                                                                                                                                 ; LCCOMB_X41_Y27_N28 ; 9       ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; ASMI_interface:ASMI_int_inst|byte_count[6]~21                                                                                                                                                                 ; LCCOMB_X38_Y27_N4  ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; ASMI_interface:ASMI_int_inst|page[1]~32                                                                                                                                                                       ; LCCOMB_X38_Y25_N28 ; 14      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; ASMI_interface:ASMI_int_inst|reset_delay[0]~28                                                                                                                                                                ; LCCOMB_X44_Y28_N30 ; 24      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; ASMI_interface:ASMI_int_inst|state[2]                                                                                                                                                                         ; FF_X35_Y29_N31     ; 40      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; ASMI_interface:ASMI_int_inst|state[3]                                                                                                                                                                         ; FF_X35_Y29_N13     ; 45      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; Alex_manual_LPF[4]~9                                                                                                                                                                                          ; LCCOMB_X44_Y6_N22  ; 28      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Apollo:Apollo_inst|count[4]~6                                                                                                                                                                                 ; LCCOMB_X33_Y10_N4  ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Apollo:Apollo_inst|lastFrequency[28]~32                                                                                                                                                                       ; LCCOMB_X33_Y10_N18 ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Apollo:Apollo_inst|message[13]~18                                                                                                                                                                             ; LCCOMB_X33_Y10_N22 ; 15      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Apollo:Apollo_inst|resetCounter[0]~18                                                                                                                                                                         ; LCCOMB_X34_Y10_N4  ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Apollo:Apollo_inst|state[0]                                                                                                                                                                                   ; FF_X34_Y9_N25      ; 33      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; Apollo:Apollo_inst|state[3]                                                                                                                                                                                   ; FF_X34_Y9_N1       ; 34      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; Apollo:Apollo_inst|timeoutCount~45                                                                                                                                                                            ; LCCOMB_X34_Y10_N28 ; 16      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; Attenuator:Attenuator_inst|Decoder0~1                                                                                                                                                                         ; LCCOMB_X23_Y8_N20  ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Attenuator:Attenuator_inst|Decoder0~2                                                                                                                                                                         ; LCCOMB_X23_Y4_N4   ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Attenuator:Attenuator_inst|clk_2                                                                                                                                                                              ; FF_X36_Y1_N29      ; 14      ; Clock                                               ; yes    ; Global Clock         ; GCLK16           ; --                        ;
; C122_sync_phase_word[0][31]~220                                                                                                                                                                               ; LCCOMB_X32_Y4_N28  ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; C122_sync_phase_word[1][31]~285                                                                                                                                                                               ; LCCOMB_X28_Y3_N26  ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; C122_sync_phase_word[2][31]~415                                                                                                                                                                               ; LCCOMB_X43_Y1_N30  ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; C122_sync_phase_word[3][31]~354                                                                                                                                                                               ; LCCOMB_X43_Y1_N26  ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; C122_sync_phase_word[4][31]~480                                                                                                                                                                               ; LCCOMB_X33_Y3_N8   ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; C122_sync_phase_word_Tx[31]~92                                                                                                                                                                                ; LCCOMB_X14_Y1_N24  ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CicInterpM5:in2|Equal0~2                                                                                                                                                                                      ; LCCOMB_X56_Y19_N26 ; 469     ; Clock enable, Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; DHCP:DHCP_inst|DHCP_discover                                                                                                                                                                                  ; FF_X38_Y24_N21     ; 12      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; DHCP:DHCP_inst|time_count[8]~52                                                                                                                                                                               ; LCCOMB_X37_Y24_N2  ; 25      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; DHCP:DHCP_inst|time_count[8]~53                                                                                                                                                                               ; LCCOMB_X37_Y24_N12 ; 25      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Decoder3~1                                                                                                                                                                                                    ; LCCOMB_X3_Y33_N4   ; 180     ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; EEPROM:EEPROM_inst|EEPROM_read[4]~15                                                                                                                                                                          ; LCCOMB_X41_Y23_N16 ; 15      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; EEPROM:EEPROM_inst|EEPROM_write[43]~47                                                                                                                                                                        ; LCCOMB_X44_Y23_N12 ; 47      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; EEPROM:EEPROM_inst|EEPROM_write_enable[7]~8                                                                                                                                                                   ; LCCOMB_X44_Y23_N0  ; 7       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; EEPROM:EEPROM_inst|Selector89~3                                                                                                                                                                               ; LCCOMB_X44_Y23_N2  ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; EEPROM:EEPROM_inst|This_IP[20]~33                                                                                                                                                                             ; LCCOMB_X41_Y23_N24 ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; EEPROM:EEPROM_inst|This_MAC[47]~0                                                                                                                                                                             ; LCCOMB_X41_Y23_N4  ; 48      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; EEPROM:EEPROM_inst|shift_count[2]~24                                                                                                                                                                          ; LCCOMB_X38_Y23_N8  ; 6       ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; EEPROM:EEPROM_inst|shift_count[2]~26                                                                                                                                                                          ; LCCOMB_X38_Y23_N2  ; 6       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|valid_rdreq~0                                                                                                                     ; LCCOMB_X43_Y26_N20 ; 20      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|valid_wrreq~0                                                                                                                     ; LCCOMB_X37_Y26_N24 ; 20      ; Clock enable, Write enable                          ; no     ; --                   ; --               ; --                        ;
; FIFO:RXF|inptr[0]~26                                                                                                                                                                                          ; LCCOMB_X57_Y36_N26 ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; FIFO:RXF|usedw[2]~30                                                                                                                                                                                          ; LCCOMB_X44_Y7_N6   ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; FirInterp8_1024:fi|Raccum[20]~45                                                                                                                                                                              ; LCCOMB_X54_Y24_N2  ; 96      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; FirInterp8_1024:fi|Selector1~0                                                                                                                                                                                ; LCCOMB_X54_Y23_N30 ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; FirInterp8_1024:fi|WideOr10~0                                                                                                                                                                                 ; LCCOMB_X54_Y22_N6  ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; FirInterp8_1024:fi|caddr[3]~17                                                                                                                                                                                ; LCCOMB_X57_Y24_N0  ; 14      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; FirInterp8_1024:fi|req                                                                                                                                                                                        ; FF_X55_Y23_N27     ; 33      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; FirInterp8_1024:fi|rstate.rDone~0                                                                                                                                                                             ; LCCOMB_X54_Y24_N12 ; 41      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; FirInterp8_1024:fi|rstate.rEnd1~0                                                                                                                                                                             ; LCCOMB_X55_Y24_N2  ; 6       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; FirInterp8_1024:fi|rstate.rRun~0                                                                                                                                                                              ; LCCOMB_X54_Y24_N8  ; 97      ; Sync. clear, Sync. load                             ; no     ; --                   ; --               ; --                        ;
; FirInterp8_1024:fi|rstate.rWait~0                                                                                                                                                                             ; LCCOMB_X54_Y24_N10 ; 16      ; Sync. clear, Sync. load                             ; no     ; --                   ; --               ; --                        ;
; FirInterp8_1024:fi|we                                                                                                                                                                                         ; FF_X56_Y24_N3      ; 2       ; Clock enable, Write enable                          ; no     ; --                   ; --               ; --                        ;
; Hermes_ADC:ADC_SPI|ADC_state.000~0                                                                                                                                                                            ; LCCOMB_X23_Y23_N28 ; 79      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Hermes_Tx_fifo_ctrl:TXFC|AD_state.AD_ERR~0                                                                                                                                                                    ; LCCOMB_X28_Y28_N30 ; 8       ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; Hermes_Tx_fifo_ctrl:TXFC|AD_timer[0]~8                                                                                                                                                                        ; LCCOMB_X22_Y23_N4  ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Hermes_Tx_fifo_ctrl:TXFC|IF_chan[0]~6                                                                                                                                                                         ; LCCOMB_X17_Y26_N0  ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Hermes_Tx_fifo_ctrl:TXFC|always2~2                                                                                                                                                                            ; LCCOMB_X21_Y28_N28 ; 13      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; Hermes_Tx_fifo_ctrl:TXFC|loop_cnt[1]~19                                                                                                                                                                       ; LCCOMB_X21_Y28_N22 ; 7       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Hermes_Tx_fifo_ctrl:TXFC|pad_cnt[5]~15                                                                                                                                                                        ; LCCOMB_X21_Y28_N0  ; 6       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Hermes_Tx_fifo_ctrl:TXFC|tx_addr[4]~17                                                                                                                                                                        ; LCCOMB_X26_Y31_N10 ; 5       ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; Hermes_Tx_fifo_ctrl:TXFC|tx_addr[4]~18                                                                                                                                                                        ; LCCOMB_X26_Y28_N2  ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Hermes_clk_lrclk_gen:clrgen|BCLK                                                                                                                                                                              ; FF_X52_Y26_N3      ; 187     ; Clock                                               ; yes    ; Global Clock         ; GCLK11           ; --                        ;
; Hermes_clk_lrclk_gen:clrgen|Brise                                                                                                                                                                             ; FF_X51_Y25_N19     ; 323     ; Clock enable, Sync. load                            ; no     ; --                   ; --               ; --                        ;
; I2S_rcv:MIC|Equal2~2                                                                                                                                                                                          ; LCCOMB_X48_Y16_N6  ; 18      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; I2S_rcv:MIC|always0~1                                                                                                                                                                                         ; LCCOMB_X22_Y21_N24 ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; I2S_rcv:MIC|always0~3                                                                                                                                                                                         ; LCCOMB_X21_Y20_N14 ; 6       ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; I2S_rcv:MIC|shift_cnt[1]~15                                                                                                                                                                                   ; LCCOMB_X22_Y20_N26 ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; I2S_rcv:MIC|xBrise                                                                                                                                                                                            ; LCCOMB_X23_Y19_N10 ; 11      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; I2S_rcv:MIC|xData_rdy                                                                                                                                                                                         ; FF_X22_Y21_N29     ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; I2S_xmit:LR|TLV_state.TLV_IDLE~0                                                                                                                                                                              ; LCCOMB_X50_Y24_N6  ; 33      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; I2S_xmit:LR|TLV_state.TLV_WH~0                                                                                                                                                                                ; LCCOMB_X52_Y24_N4  ; 17      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; I2S_xmit:LR|data[9]~18                                                                                                                                                                                        ; LCCOMB_X52_Y24_N2  ; 15      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; IF_Line_In_Gain[2]~6                                                                                                                                                                                          ; LCCOMB_X44_Y6_N16  ; 11      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; IF_PHY_drdy~0                                                                                                                                                                                                 ; LCCOMB_X44_Y7_N14  ; 53      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; IF_PWM_state.PWM_I_AUDIO~0                                                                                                                                                                                    ; LCCOMB_X48_Y24_N26 ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; IF_PWM_state.PWM_LEFT~0                                                                                                                                                                                       ; LCCOMB_X48_Y24_N16 ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; IF_PWM_state.PWM_Q_AUDIO~0                                                                                                                                                                                    ; LCCOMB_X51_Y23_N20 ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; IF_PWM_state.PWM_RIGHT~0                                                                                                                                                                                      ; LCCOMB_X48_Y24_N14 ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; IF_Rout~1                                                                                                                                                                                                     ; LCCOMB_X43_Y7_N16  ; 23      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; IF_Rx_fifo_rreq~1                                                                                                                                                                                             ; LCCOMB_X48_Y24_N6  ; 20      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; IF_Rx_fifo_wreq~0                                                                                                                                                                                             ; LCCOMB_X57_Y36_N30 ; 9       ; Write enable                                        ; no     ; --                   ; --               ; --                        ;
; IF_SYNC_frame_cnt[1]~22                                                                                                                                                                                       ; LCCOMB_X51_Y20_N0  ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; IF_SYNC_state.SYNC_RX_1_2~1                                                                                                                                                                                   ; LCCOMB_X44_Y6_N0   ; 26      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; IF_SYNC_state.SYNC_START~0                                                                                                                                                                                    ; LCCOMB_X51_Y20_N30 ; 9       ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; IF_SYNC_state~5                                                                                                                                                                                               ; LCCOMB_X27_Y9_N26  ; 128     ; Async. clear                                        ; yes    ; Global Clock         ; GCLK17           ; --                        ;
; IF_SYNC_state~5                                                                                                                                                                                               ; LCCOMB_X27_Y9_N26  ; 232     ; Sync. clear, Sync. load                             ; no     ; --                   ; --               ; --                        ;
; IF_frequency[0][25]~193                                                                                                                                                                                       ; LCCOMB_X43_Y7_N8   ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; IF_frequency[1][21]~200                                                                                                                                                                                       ; LCCOMB_X44_Y6_N26  ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; IF_frequency[2][0]~264                                                                                                                                                                                        ; LCCOMB_X43_Y7_N22  ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; IF_frequency[3][25]~297                                                                                                                                                                                       ; LCCOMB_X44_Y6_N20  ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; IF_frequency[4][22]~330                                                                                                                                                                                       ; LCCOMB_X43_Y8_N14  ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; IF_frequency[5][3]~197                                                                                                                                                                                        ; LCCOMB_X43_Y8_N0   ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; LTC2208_122MHz                                                                                                                                                                                                ; PIN_152            ; 2       ; Clock                                               ; no     ; --                   ; --               ; --                        ;
; LTC2208_122MHz                                                                                                                                                                                                ; PIN_152            ; 21082   ; Clock                                               ; yes    ; Global Clock         ; GCLK7            ; --                        ;
; Led_control:Control_LED0|LED~6                                                                                                                                                                                ; LCCOMB_X41_Y12_N28 ; 25      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; Led_control:Control_LED0|swap[1]~0                                                                                                                                                                            ; LCCOMB_X41_Y12_N26 ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Led_control:Control_LED1|counter[12]~52                                                                                                                                                                       ; LCCOMB_X34_Y29_N14 ; 24      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; Led_control:Control_LED1|counter[23]~53                                                                                                                                                                       ; LCCOMB_X34_Y29_N2  ; 24      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Led_control:Control_LED1|swap[1]~0                                                                                                                                                                            ; LCCOMB_X34_Y29_N4  ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Led_flash:Flash_LED10|counter[22]~50                                                                                                                                                                          ; LCCOMB_X34_Y28_N0  ; 24      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Led_flash:Flash_LED1|counter[8]~50                                                                                                                                                                            ; LCCOMB_X44_Y27_N2  ; 24      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Led_flash:Flash_LED2|counter[8]~50                                                                                                                                                                            ; LCCOMB_X21_Y14_N30 ; 24      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Led_flash:Flash_LED3|counter[11]~50                                                                                                                                                                           ; LCCOMB_X19_Y27_N0  ; 24      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Led_flash:Flash_LED5|counter[23]~50                                                                                                                                                                           ; LCCOMB_X46_Y33_N4  ; 24      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Led_flash:Flash_LED6|counter[17]~50                                                                                                                                                                           ; LCCOMB_X18_Y20_N24 ; 24      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Led_flash:Flash_LED8|counter[23]~50                                                                                                                                                                           ; LCCOMB_X43_Y11_N4  ; 24      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Led_flash:Flash_LED9|counter[2]~50                                                                                                                                                                            ; LCCOMB_X45_Y25_N28 ; 24      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; MDIO:MDIO_inst|MDIO_inout~3                                                                                                                                                                                   ; LCCOMB_X43_Y22_N24 ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; MDIO:MDIO_inst|Selector11~2                                                                                                                                                                                   ; LCCOMB_X43_Y23_N24 ; 7       ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; MDIO:MDIO_inst|address[0]~4                                                                                                                                                                                   ; LCCOMB_X39_Y25_N0  ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; MDIO:MDIO_inst|loop_count[3]~16                                                                                                                                                                               ; LCCOMB_X39_Y25_N4  ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; MDIO:MDIO_inst|mask[6]~9                                                                                                                                                                                      ; LCCOMB_X43_Y22_N10 ; 7       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; MDIO:MDIO_inst|preamble2[0]~14                                                                                                                                                                                ; LCCOMB_X43_Y21_N10 ; 6       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; MDIO:MDIO_inst|preamble[6]~19                                                                                                                                                                                 ; LCCOMB_X42_Y24_N26 ; 7       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; MDIO:MDIO_inst|read[0]                                                                                                                                                                                        ; FF_X44_Y21_N1      ; 26      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; MDIO:MDIO_inst|read[2]                                                                                                                                                                                        ; FF_X43_Y22_N3      ; 27      ; Sync. clear, Sync. load                             ; no     ; --                   ; --               ; --                        ;
; MDIO:MDIO_inst|read_count[2]~21                                                                                                                                                                               ; LCCOMB_X46_Y21_N26 ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; MDIO:MDIO_inst|register_data[5]~0                                                                                                                                                                             ; LCCOMB_X46_Y21_N30 ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; MDIO:MDIO_inst|temp_address[2]~5                                                                                                                                                                              ; LCCOMB_X43_Y21_N30 ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; MDIO:MDIO_inst|temp_reg_data[5]~0                                                                                                                                                                             ; LCCOMB_X43_Y22_N28 ; 7       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; MDIO:MDIO_inst|write[3]                                                                                                                                                                                       ; FF_X43_Y22_N13     ; 33      ; Sync. clear, Sync. load                             ; no     ; --                   ; --               ; --                        ;
; OSC_10MHZ                                                                                                                                                                                                     ; PIN_89             ; 1       ; Clock                                               ; no     ; --                   ; --               ; --                        ;
; PHY_CLK125                                                                                                                                                                                                    ; PIN_149            ; 27      ; Clock                                               ; yes    ; Global Clock         ; GCLK8            ; --                        ;
; PHY_RX_CLOCK                                                                                                                                                                                                  ; PIN_31             ; 65      ; Clock                                               ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; PHY_RX_CLOCK_2                                                                                                                                                                                                ; FF_X37_Y3_N31      ; 1657    ; Clock                                               ; yes    ; Global Clock         ; GCLK18           ; --                        ;
; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|_~0                                                                                                 ; LCCOMB_X44_Y4_N0   ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|decode_177:decode12|eq_node[0]                                             ; LCCOMB_X44_Y4_N18  ; 8       ; Clock enable, Write enable                          ; no     ; --                   ; --               ; --                        ;
; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|decode_177:decode12|eq_node[1]                                             ; LCCOMB_X44_Y4_N26  ; 8       ; Clock enable, Write enable                          ; no     ; --                   ; --               ; --                        ;
; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|valid_wrreq~0                                                                                       ; LCCOMB_X44_Y4_N20  ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0]                                                                                                                      ; PLL_2              ; 1196    ; Clock                                               ; yes    ; Global Clock         ; GCLK5            ; --                        ;
; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1]                                                                                                                      ; PLL_2              ; 45      ; Clock                                               ; yes    ; Global Clock         ; GCLK9            ; --                        ;
; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2]                                                                                                                      ; PLL_2              ; 86      ; Clock                                               ; yes    ; Global Clock         ; GCLK6            ; --                        ;
; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0]                                                                                                          ; PLL_3              ; 233     ; Clock                                               ; yes    ; Global Clock         ; GCLK13           ; --                        ;
; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1]                                                                                                          ; PLL_3              ; 353     ; Clock                                               ; yes    ; Global Clock         ; GCLK12           ; --                        ;
; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2]                                                                                                          ; PLL_3              ; 691     ; Clock                                               ; yes    ; Global Clock         ; GCLK14           ; --                        ;
; RX_DV                                                                                                                                                                                                         ; PIN_113            ; 27      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; Rx_MAC:Rx_MAC_inst|ARP_PC_MAC[40]~0                                                                                                                                                                           ; LCCOMB_X42_Y16_N4  ; 81      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Rx_MAC:Rx_MAC_inst|DHCP_ACK                                                                                                                                                                                   ; FF_X37_Y13_N5      ; 13      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; Rx_MAC:Rx_MAC_inst|DHCP_IP[24]~0                                                                                                                                                                              ; LCCOMB_X45_Y15_N22 ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Rx_MAC:Rx_MAC_inst|Decoder2~11                                                                                                                                                                                ; LCCOMB_X53_Y16_N8  ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Rx_MAC:Rx_MAC_inst|Decoder2~13                                                                                                                                                                                ; LCCOMB_X54_Y14_N8  ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Rx_MAC:Rx_MAC_inst|Decoder2~15                                                                                                                                                                                ; LCCOMB_X54_Y14_N22 ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Rx_MAC:Rx_MAC_inst|Decoder2~17                                                                                                                                                                                ; LCCOMB_X60_Y15_N18 ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Rx_MAC:Rx_MAC_inst|Decoder2~21                                                                                                                                                                                ; LCCOMB_X55_Y17_N6  ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Rx_MAC:Rx_MAC_inst|Decoder2~22                                                                                                                                                                                ; LCCOMB_X53_Y16_N16 ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Rx_MAC:Rx_MAC_inst|Decoder2~23                                                                                                                                                                                ; LCCOMB_X50_Y17_N0  ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Rx_MAC:Rx_MAC_inst|Decoder2~25                                                                                                                                                                                ; LCCOMB_X50_Y17_N4  ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Rx_MAC:Rx_MAC_inst|Decoder2~26                                                                                                                                                                                ; LCCOMB_X55_Y16_N6  ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Rx_MAC:Rx_MAC_inst|Decoder2~27                                                                                                                                                                                ; LCCOMB_X53_Y14_N22 ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Rx_MAC:Rx_MAC_inst|Decoder2~28                                                                                                                                                                                ; LCCOMB_X53_Y14_N2  ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Rx_MAC:Rx_MAC_inst|Decoder2~29                                                                                                                                                                                ; LCCOMB_X55_Y16_N8  ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Rx_MAC:Rx_MAC_inst|Decoder2~3                                                                                                                                                                                 ; LCCOMB_X55_Y18_N4  ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Rx_MAC:Rx_MAC_inst|Decoder2~30                                                                                                                                                                                ; LCCOMB_X49_Y17_N24 ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Rx_MAC:Rx_MAC_inst|Decoder2~31                                                                                                                                                                                ; LCCOMB_X55_Y17_N28 ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Rx_MAC:Rx_MAC_inst|Decoder2~32                                                                                                                                                                                ; LCCOMB_X55_Y16_N24 ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Rx_MAC:Rx_MAC_inst|Decoder2~33                                                                                                                                                                                ; LCCOMB_X50_Y17_N30 ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Rx_MAC:Rx_MAC_inst|Decoder2~35                                                                                                                                                                                ; LCCOMB_X50_Y17_N24 ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Rx_MAC:Rx_MAC_inst|Decoder2~36                                                                                                                                                                                ; LCCOMB_X53_Y14_N18 ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Rx_MAC:Rx_MAC_inst|Decoder2~37                                                                                                                                                                                ; LCCOMB_X55_Y16_N2  ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Rx_MAC:Rx_MAC_inst|Decoder2~38                                                                                                                                                                                ; LCCOMB_X50_Y17_N2  ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Rx_MAC:Rx_MAC_inst|Decoder2~39                                                                                                                                                                                ; LCCOMB_X53_Y14_N8  ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Rx_MAC:Rx_MAC_inst|Decoder2~40                                                                                                                                                                                ; LCCOMB_X50_Y17_N8  ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Rx_MAC:Rx_MAC_inst|Decoder2~41                                                                                                                                                                                ; LCCOMB_X53_Y14_N4  ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Rx_MAC:Rx_MAC_inst|Decoder2~42                                                                                                                                                                                ; LCCOMB_X50_Y17_N14 ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Rx_MAC:Rx_MAC_inst|Decoder2~44                                                                                                                                                                                ; LCCOMB_X57_Y16_N26 ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Rx_MAC:Rx_MAC_inst|Decoder2~45                                                                                                                                                                                ; LCCOMB_X55_Y17_N8  ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Rx_MAC:Rx_MAC_inst|Decoder2~46                                                                                                                                                                                ; LCCOMB_X57_Y16_N0  ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Rx_MAC:Rx_MAC_inst|Decoder2~48                                                                                                                                                                                ; LCCOMB_X54_Y18_N20 ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Rx_MAC:Rx_MAC_inst|Decoder2~49                                                                                                                                                                                ; LCCOMB_X55_Y17_N30 ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Rx_MAC:Rx_MAC_inst|Decoder2~5                                                                                                                                                                                 ; LCCOMB_X51_Y17_N12 ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Rx_MAC:Rx_MAC_inst|Decoder2~50                                                                                                                                                                                ; LCCOMB_X49_Y16_N18 ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Rx_MAC:Rx_MAC_inst|Decoder2~51                                                                                                                                                                                ; LCCOMB_X48_Y16_N28 ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Rx_MAC:Rx_MAC_inst|Decoder2~52                                                                                                                                                                                ; LCCOMB_X55_Y16_N28 ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Rx_MAC:Rx_MAC_inst|Decoder2~53                                                                                                                                                                                ; LCCOMB_X55_Y17_N22 ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Rx_MAC:Rx_MAC_inst|Decoder2~55                                                                                                                                                                                ; LCCOMB_X54_Y17_N16 ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Rx_MAC:Rx_MAC_inst|Decoder2~56                                                                                                                                                                                ; LCCOMB_X54_Y17_N24 ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Rx_MAC:Rx_MAC_inst|Decoder2~57                                                                                                                                                                                ; LCCOMB_X54_Y18_N2  ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Rx_MAC:Rx_MAC_inst|Decoder2~59                                                                                                                                                                                ; LCCOMB_X55_Y16_N0  ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Rx_MAC:Rx_MAC_inst|Decoder2~6                                                                                                                                                                                 ; LCCOMB_X57_Y18_N2  ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Rx_MAC:Rx_MAC_inst|Decoder2~60                                                                                                                                                                                ; LCCOMB_X55_Y17_N10 ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Rx_MAC:Rx_MAC_inst|Decoder2~61                                                                                                                                                                                ; LCCOMB_X57_Y16_N22 ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Rx_MAC:Rx_MAC_inst|Decoder2~62                                                                                                                                                                                ; LCCOMB_X57_Y14_N30 ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Rx_MAC:Rx_MAC_inst|Decoder2~63                                                                                                                                                                                ; LCCOMB_X53_Y16_N4  ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Rx_MAC:Rx_MAC_inst|Decoder2~64                                                                                                                                                                                ; LCCOMB_X49_Y15_N4  ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Rx_MAC:Rx_MAC_inst|Decoder2~65                                                                                                                                                                                ; LCCOMB_X48_Y16_N30 ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Rx_MAC:Rx_MAC_inst|Decoder2~66                                                                                                                                                                                ; LCCOMB_X55_Y16_N4  ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Rx_MAC:Rx_MAC_inst|Decoder2~68                                                                                                                                                                                ; LCCOMB_X54_Y15_N14 ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Rx_MAC:Rx_MAC_inst|Decoder2~69                                                                                                                                                                                ; LCCOMB_X53_Y16_N28 ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Rx_MAC:Rx_MAC_inst|Decoder2~7                                                                                                                                                                                 ; LCCOMB_X55_Y17_N12 ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Rx_MAC:Rx_MAC_inst|Decoder2~70                                                                                                                                                                                ; LCCOMB_X57_Y16_N24 ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Rx_MAC:Rx_MAC_inst|Decoder2~72                                                                                                                                                                                ; LCCOMB_X49_Y17_N0  ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Rx_MAC:Rx_MAC_inst|Decoder2~73                                                                                                                                                                                ; LCCOMB_X53_Y16_N10 ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Rx_MAC:Rx_MAC_inst|Decoder2~74                                                                                                                                                                                ; LCCOMB_X55_Y16_N26 ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Rx_MAC:Rx_MAC_inst|Decoder2~75                                                                                                                                                                                ; LCCOMB_X53_Y14_N30 ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Rx_MAC:Rx_MAC_inst|Decoder2~76                                                                                                                                                                                ; LCCOMB_X54_Y16_N18 ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Rx_MAC:Rx_MAC_inst|Decoder2~77                                                                                                                                                                                ; LCCOMB_X54_Y15_N24 ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Rx_MAC:Rx_MAC_inst|Decoder2~78                                                                                                                                                                                ; LCCOMB_X53_Y16_N22 ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Rx_MAC:Rx_MAC_inst|Decoder2~79                                                                                                                                                                                ; LCCOMB_X53_Y16_N20 ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Rx_MAC:Rx_MAC_inst|Decoder2~80                                                                                                                                                                                ; LCCOMB_X49_Y17_N10 ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Rx_MAC:Rx_MAC_inst|FromPort[9]~0                                                                                                                                                                              ; LCCOMB_X42_Y16_N30 ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Rx_MAC:Rx_MAC_inst|IP_lease[31]~0                                                                                                                                                                             ; LCCOMB_X45_Y15_N14 ; 36      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Rx_MAC:Rx_MAC_inst|Length[3]~0                                                                                                                                                                                ; LCCOMB_X43_Y16_N10 ; 65      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Rx_MAC:Rx_MAC_inst|METIS_discovery                                                                                                                                                                            ; FF_X43_Y15_N5      ; 34      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; Rx_MAC:Rx_MAC_inst|PC_IP[30]~35                                                                                                                                                                               ; LCCOMB_X44_Y18_N24 ; 96      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Rx_MAC:Rx_MAC_inst|PC_sequence_number[31]~2                                                                                                                                                                   ; LCCOMB_X43_Y18_N22 ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Rx_MAC:Rx_MAC_inst|PHY_100T_state                                                                                                                                                                             ; FF_X43_Y14_N1      ; 6       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Rx_MAC:Rx_MAC_inst|PHY_100T_state~0                                                                                                                                                                           ; LCCOMB_X44_Y14_N10 ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.DHCP~0                                                                                                                                                                        ; LCCOMB_X41_Y15_N24 ; 68      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.PING~0                                                                                                                                                                        ; LCCOMB_X43_Y16_N6  ; 15      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.SEND_TO_FIFO~0                                                                                                                                                                ; LCCOMB_X45_Y11_N2  ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.START~0                                                                                                                                                                       ; LCCOMB_X41_Y15_N30 ; 14      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_kah1:auto_generated|cmpr_356:rdempty_eq_comp|aneb_result_wire[0]~3                                                                   ; LCCOMB_X38_Y14_N16 ; 125     ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_kah1:auto_generated|valid_wrreq~0                                                                                                    ; LCCOMB_X41_Y14_N28 ; 14      ; Clock enable, Write enable                          ; no     ; --                   ; --               ; --                        ;
; Rx_MAC:Rx_MAC_inst|Ping_PC_MAC[40]~2                                                                                                                                                                          ; LCCOMB_X43_Y17_N2  ; 80      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Rx_MAC:Rx_MAC_inst|Selector234~1                                                                                                                                                                              ; LCCOMB_X45_Y11_N18 ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Rx_MAC:Rx_MAC_inst|Selector243~1                                                                                                                                                                              ; LCCOMB_X45_Y11_N14 ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Rx_MAC:Rx_MAC_inst|Selector253~1                                                                                                                                                                              ; LCCOMB_X45_Y9_N8   ; 33      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Rx_MAC:Rx_MAC_inst|Selector256~0                                                                                                                                                                              ; LCCOMB_X43_Y16_N2  ; 65      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Rx_MAC:Rx_MAC_inst|Selector264~1                                                                                                                                                                              ; LCCOMB_X43_Y15_N12 ; 35      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Rx_MAC:Rx_MAC_inst|UDP_check[0]~0                                                                                                                                                                             ; LCCOMB_X43_Y16_N26 ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Rx_MAC:Rx_MAC_inst|YIADDR[31]~0                                                                                                                                                                               ; LCCOMB_X41_Y16_N4  ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Rx_MAC:Rx_MAC_inst|broadcast                                                                                                                                                                                  ; FF_X41_Y15_N5      ; 31      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; Rx_MAC:Rx_MAC_inst|num_blocks[13]~0                                                                                                                                                                           ; LCCOMB_X44_Y18_N26 ; 15      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Rx_MAC:Rx_MAC_inst|run                                                                                                                                                                                        ; FF_X43_Y18_N5      ; 180     ; Async. clear                                        ; yes    ; Global Clock         ; GCLK1            ; --                        ;
; Rx_MAC:Rx_MAC_inst|run                                                                                                                                                                                        ; FF_X43_Y18_N5      ; 12      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; Rx_MAC:Rx_MAC_inst|run~2                                                                                                                                                                                      ; LCCOMB_X44_Y18_N0  ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Rx_MAC:Rx_MAC_inst|skip[0]~8                                                                                                                                                                                  ; LCCOMB_X39_Y15_N2  ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Rx_MAC:Rx_MAC_inst|temp_PC_MAC[40]~0                                                                                                                                                                          ; LCCOMB_X44_Y18_N12 ; 97      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Rx_MAC:Rx_MAC_inst|temp_YIADDR[31]~0                                                                                                                                                                          ; LCCOMB_X43_Y17_N22 ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Rx_MAC:Rx_MAC_inst|this_MAC                                                                                                                                                                                   ; FF_X41_Y15_N11     ; 26      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; SPI:Alex_SPI_Tx|spi_state.0100~0                                                                                                                                                                              ; LCCOMB_X22_Y3_N26  ; 7       ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; SPI:Alex_SPI_Tx|spi_state.0110~0                                                                                                                                                                              ; LCCOMB_X22_Y3_N14  ; 26      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_atj1:auto_generated|_~0                                                                                                                  ; LCCOMB_X51_Y18_N6  ; 7       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_atj1:auto_generated|altsyncram_vj31:fifo_ram|decode_477:decode12|w_anode692w[2]~0                                                        ; LCCOMB_X48_Y19_N8  ; 8       ; Clock enable, Write enable                          ; no     ; --                   ; --               ; --                        ;
; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_atj1:auto_generated|altsyncram_vj31:fifo_ram|decode_477:decode12|w_anode705w[2]~0                                                        ; LCCOMB_X48_Y19_N6  ; 8       ; Clock enable, Write enable                          ; no     ; --                   ; --               ; --                        ;
; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_atj1:auto_generated|altsyncram_vj31:fifo_ram|decode_477:decode12|w_anode713w[2]~0                                                        ; LCCOMB_X48_Y19_N14 ; 8       ; Clock enable, Write enable                          ; no     ; --                   ; --               ; --                        ;
; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_atj1:auto_generated|altsyncram_vj31:fifo_ram|decode_477:decode12|w_anode721w[2]~0                                                        ; LCCOMB_X48_Y19_N24 ; 8       ; Clock enable, Write enable                          ; no     ; --                   ; --               ; --                        ;
; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_atj1:auto_generated|valid_rdreq~2                                                                                                        ; LCCOMB_X48_Y18_N16 ; 56      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_atj1:auto_generated|valid_wrreq~0                                                                                                        ; LCCOMB_X48_Y19_N10 ; 27      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Selector39~0                                                                                                                                                                                                  ; LCCOMB_X44_Y7_N16  ; 17      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; TLV320_SPI:TLV|Equal0~7                                                                                                                                                                                       ; LCCOMB_X20_Y5_N24  ; 23      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; TLV320_SPI:TLV|TLV.0100~0                                                                                                                                                                                     ; LCCOMB_X25_Y2_N12  ; 10      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Tx_MAC:Tx_MAC_inst|Add49~83                                                                                                                                                                                   ; LCCOMB_X39_Y15_N12 ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Tx_MAC:Tx_MAC_inst|Discovery_MAC[40]~1                                                                                                                                                                        ; LCCOMB_X37_Y23_N24 ; 96      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Tx_MAC:Tx_MAC_inst|METIS_discover_sent                                                                                                                                                                        ; FF_X34_Y25_N17     ; 26      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; Tx_MAC:Tx_MAC_inst|Selector94~0                                                                                                                                                                               ; LCCOMB_X39_Y10_N28 ; 18      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Tx_MAC:Tx_MAC_inst|Tx_CTL                                                                                                                                                                                     ; FF_X11_Y25_N31     ; 27      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; Tx_MAC:Tx_MAC_inst|Tx_data[0]~444                                                                                                                                                                             ; LCCOMB_X36_Y21_N12 ; 17      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Tx_MAC:Tx_MAC_inst|Tx_data[0]~445                                                                                                                                                                             ; LCCOMB_X36_Y21_N6  ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Tx_MAC:Tx_MAC_inst|Tx_data[6]~819                                                                                                                                                                             ; LCCOMB_X33_Y24_N30 ; 11      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Tx_MAC:Tx_MAC_inst|data_count[4]~28                                                                                                                                                                           ; LCCOMB_X42_Y22_N14 ; 11      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Tx_MAC:Tx_MAC_inst|frame[0]~5                                                                                                                                                                                 ; LCCOMB_X37_Y23_N2  ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Tx_MAC:Tx_MAC_inst|rdaddress[0]~31                                                                                                                                                                            ; LCCOMB_X38_Y24_N26 ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Tx_MAC:Tx_MAC_inst|reset_CRC                                                                                                                                                                                  ; FF_X33_Y21_N25     ; 33      ; Async. clear                                        ; no     ; --                   ; --               ; --                        ;
; Tx_MAC:Tx_MAC_inst|sequence_number[3]~106                                                                                                                                                                     ; LCCOMB_X34_Y24_N10 ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Tx_MAC:Tx_MAC_inst|spec_seq_number[26]~107                                                                                                                                                                    ; LCCOMB_X34_Y24_N2  ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Tx_MAC:Tx_MAC_inst|state_Tx.PING1~0                                                                                                                                                                           ; LCCOMB_X36_Y21_N20 ; 45      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; Tx_MAC:Tx_MAC_inst|state_Tx.RESET~0                                                                                                                                                                           ; LCCOMB_X36_Y21_N16 ; 50      ; Clock enable, Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; Tx_MAC:Tx_MAC_inst|state_Tx.SPECTRUM~0                                                                                                                                                                        ; LCCOMB_X34_Y24_N28 ; 39      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; Tx_MAC:Tx_MAC_inst|state_Tx.UDP~0                                                                                                                                                                             ; LCCOMB_X34_Y24_N4  ; 44      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; Tx_MAC:Tx_MAC_inst|sync_TD[0]~2                                                                                                                                                                               ; LCCOMB_X32_Y24_N10 ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Tx_MAC:Tx_MAC_inst|temp_CRC32[24]~45                                                                                                                                                                          ; LCCOMB_X32_Y23_N18 ; 24      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Tx_MAC:Tx_MAC_inst|zero_count[4]~31                                                                                                                                                                           ; LCCOMB_X32_Y23_N28 ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|_~0                                                                                                         ; LCCOMB_X52_Y28_N4  ; 6       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|valid_rdreq~0                                                                                               ; LCCOMB_X54_Y28_N20 ; 17      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|valid_wrreq~0                                                                                               ; LCCOMB_X56_Y31_N22 ; 21      ; Clock enable, Write enable                          ; no     ; --                   ; --               ; --                        ;
; Tx_reset~1                                                                                                                                                                                                    ; LCCOMB_X41_Y22_N0  ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; _122MHz                                                                                                                                                                                                       ; PIN_150            ; 2366    ; Clock                                               ; no     ; --                   ; --               ; --                        ;
; always20~3                                                                                                                                                                                                    ; LCCOMB_X44_Y7_N22  ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; always20~4                                                                                                                                                                                                    ; LCCOMB_X44_Y7_N10  ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; cdc_mcp:MDC[2].IQ_sync|b_data[10]~46                                                                                                                                                                          ; LCCOMB_X55_Y28_N24 ; 138     ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; cdc_mcp:MDC[4].IQ_sync|b_data[42]~49                                                                                                                                                                          ; LCCOMB_X23_Y22_N26 ; 96      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; comb~0                                                                                                                                                                                                        ; LCCOMB_X35_Y28_N6  ; 26      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; comb~1                                                                                                                                                                                                        ; LCCOMB_X44_Y4_N10  ; 2       ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; comb~1                                                                                                                                                                                                        ; LCCOMB_X44_Y4_N10  ; 155     ; Async. clear                                        ; yes    ; Global Clock         ; GCLK15           ; --                        ;
; comb~2                                                                                                                                                                                                        ; LCCOMB_X1_Y21_N0   ; 132     ; Async. clear                                        ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; cpl_cordic:cordic_inst|Z[0][18]                                                                                                                                                                               ; FF_X61_Y30_N1      ; 55      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; cpl_cordic:cordic_inst|Z[13][6]                                                                                                                                                                               ; FF_X64_Y16_N29     ; 24      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; cpl_cordic:cordic_inst|Z[14][5]                                                                                                                                                                               ; FF_X66_Y15_N31     ; 22      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; cpl_cordic:cordic_inst|Z[1][18]                                                                                                                                                                               ; FF_X28_Y1_N19      ; 59      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; cpl_cordic:cordic_inst|Z[2][17]                                                                                                                                                                               ; FF_X29_Y2_N17      ; 57      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; cpl_cordic:cordic_inst|Z[3][16]                                                                                                                                                                               ; FF_X65_Y6_N31      ; 55      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; cpl_cordic:cordic_inst|Z[6][13]                                                                                                                                                                               ; FF_X66_Y14_N27     ; 42      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; cpl_cordic:cordic_inst|Z[7][12]                                                                                                                                                                               ; FF_X66_Y13_N15     ; 40      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; cpl_cordic:cordic_inst|Z[8][11]                                                                                                                                                                               ; FF_X59_Y15_N25     ; 38      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; cpl_cordic:cordic_inst|Z[9][10]                                                                                                                                                                               ; FF_X60_Y15_N17     ; 36      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; cpl_cordic:cordic_inst|phase[30]                                                                                                                                                                              ; FF_X26_Y1_N29      ; 37      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; delay[19]~25                                                                                                                                                                                                  ; LCCOMB_X41_Y21_N10 ; 25      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; duplex~2                                                                                                                                                                                                      ; LCCOMB_X45_Y21_N22 ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver2:receiver_inst3|cic:cic_inst_I2|out_strobe                                                                                                                                                           ; FF_X57_Y29_N29     ; 4007    ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver2:receiver_inst3|cordic:cordic_inst|Z[0][18]                                                                                                                                                          ; FF_X51_Y10_N9      ; 52      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; receiver2:receiver_inst3|cordic:cordic_inst|Z[13][6]                                                                                                                                                          ; FF_X50_Y33_N31     ; 22      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; receiver2:receiver_inst3|cordic:cordic_inst|Z[14][5]                                                                                                                                                          ; FF_X52_Y33_N31     ; 20      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; receiver2:receiver_inst3|cordic:cordic_inst|Z[1][18]                                                                                                                                                          ; FF_X54_Y11_N19     ; 56      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; receiver2:receiver_inst3|cordic:cordic_inst|Z[2][17]                                                                                                                                                          ; FF_X53_Y11_N17     ; 55      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; receiver2:receiver_inst3|cordic:cordic_inst|Z[3][16]                                                                                                                                                          ; FF_X55_Y14_N31     ; 53      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; receiver2:receiver_inst3|cordic:cordic_inst|Z[6][13]                                                                                                                                                          ; FF_X57_Y34_N27     ; 40      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; receiver2:receiver_inst3|cordic:cordic_inst|Z[7][12]                                                                                                                                                          ; FF_X56_Y35_N27     ; 38      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; receiver2:receiver_inst3|cordic:cordic_inst|Z[8][11]                                                                                                                                                          ; FF_X62_Y35_N25     ; 36      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; receiver2:receiver_inst3|cordic:cordic_inst|Z[9][10]                                                                                                                                                          ; FF_X55_Y31_N29     ; 34      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; receiver2:receiver_inst3|firX2R2:fir3|Equal0~0                                                                                                                                                                ; LCCOMB_X19_Y22_N6  ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver2:receiver_inst3|firX2R2:fir3|Equal2~1                                                                                                                                                                ; LCCOMB_X19_Y22_N2  ; 96      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|caddr[2]~8                                                                                                                                                    ; LCCOMB_X20_Y27_N6  ; 24      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|Rmult[41]~24                                                                                                                                                  ; LCCOMB_X21_Y27_N30 ; 352     ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|reg_q[47]~0                                                                                                                                                   ; LCCOMB_X23_Y22_N30 ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|caddr[0]~8                                                                                                                                                    ; LCCOMB_X20_Y31_N10 ; 24      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|Raccum[22]~48                                                                                                                                                 ; LCCOMB_X16_Y30_N26 ; 192     ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|Rmult[41]~24                                                                                                                                                  ; LCCOMB_X17_Y30_N8  ; 352     ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|reg_q[47]~0                                                                                                                                                   ; LCCOMB_X20_Y31_N12 ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver2:receiver_inst3|firX2R2:fir3|weA                                                                                                                                                                     ; LCCOMB_X18_Y27_N24 ; 224     ; Clock enable, Sync. clear, Sync. load, Write enable ; no     ; --                   ; --               ; --                        ;
; receiver2:receiver_inst3|firX2R2:fir3|weA~0                                                                                                                                                                   ; LCCOMB_X19_Y22_N12 ; 102     ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver2:receiver_inst3|firX2R2:fir3|weB                                                                                                                                                                     ; LCCOMB_X20_Y31_N4  ; 224     ; Clock enable, Sync. clear, Sync. load, Write enable ; no     ; --                   ; --               ; --                        ;
; receiver2:receiver_inst3|firX2R2:fir3|wstate[3]~5                                                                                                                                                             ; LCCOMB_X23_Y22_N28 ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver2:receiver_inst3|firX4R4:fir2|Equal0~0                                                                                                                                                                ; LCCOMB_X20_Y7_N26  ; 7       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|Iaccum[19]~48                                                                                                                                                 ; LCCOMB_X15_Y8_N6   ; 96      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|Rmult[35]~0                                                                                                                                                   ; LCCOMB_X15_Y8_N4   ; 76      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|caddr[4]~8                                                                                                                                                    ; LCCOMB_X17_Y11_N28 ; 24      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|reg_q[35]~0                                                                                                                                                   ; LCCOMB_X17_Y11_N30 ; 39      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|Raccum[0]~48                                                                                                                                                  ; LCCOMB_X17_Y17_N14 ; 96      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|Rmult[35]~0                                                                                                                                                   ; LCCOMB_X17_Y17_N4  ; 76      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|caddr[7]~8                                                                                                                                                    ; LCCOMB_X17_Y13_N6  ; 24      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|reg_q[35]~0                                                                                                                                                   ; LCCOMB_X17_Y13_N4  ; 39      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|Raccum[17]~48                                                                                                                                                 ; LCCOMB_X18_Y14_N10 ; 96      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|Rmult[35]~0                                                                                                                                                   ; LCCOMB_X18_Y14_N2  ; 76      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|caddr[0]~8                                                                                                                                                    ; LCCOMB_X16_Y13_N10 ; 24      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|reg_q[35]~0                                                                                                                                                   ; LCCOMB_X16_Y13_N4  ; 39      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|Rmult[35]~0                                                                                                                                                   ; LCCOMB_X20_Y11_N0  ; 76      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|caddr[2]~8                                                                                                                                                    ; LCCOMB_X20_Y11_N24 ; 24      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|reg_q[35]~0                                                                                                                                                   ; LCCOMB_X21_Y11_N10 ; 39      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver2:receiver_inst3|firX4R4:fir2|weA                                                                                                                                                                     ; LCCOMB_X15_Y11_N4  ; 124     ; Clock enable, Sync. clear, Sync. load, Write enable ; no     ; --                   ; --               ; --                        ;
; receiver2:receiver_inst3|firX4R4:fir2|weB                                                                                                                                                                     ; LCCOMB_X16_Y15_N26 ; 124     ; Clock enable, Sync. clear, Sync. load, Write enable ; no     ; --                   ; --               ; --                        ;
; receiver2:receiver_inst3|firX4R4:fir2|weC                                                                                                                                                                     ; LCCOMB_X16_Y18_N4  ; 124     ; Clock enable, Sync. clear, Sync. load, Write enable ; no     ; --                   ; --               ; --                        ;
; receiver2:receiver_inst3|firX4R4:fir2|weD                                                                                                                                                                     ; LCCOMB_X21_Y11_N30 ; 124     ; Clock enable, Sync. clear, Sync. load, Write enable ; no     ; --                   ; --               ; --                        ;
; receiver2:receiver_inst3|firX4R4:fir2|weD~0                                                                                                                                                                   ; LCCOMB_X22_Y16_N24 ; 108     ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver2:receiver_inst3|firX4R4:fir2|wstate[3]~6                                                                                                                                                             ; LCCOMB_X22_Y16_N2  ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver2:receiver_inst3|varcic:varcic_inst_I1|Equal0~7                                                                                                                                                       ; LCCOMB_X27_Y10_N30 ; 17      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; receiver2:receiver_inst3|varcic:varcic_inst_I1|out_strobe                                                                                                                                                     ; FF_X9_Y10_N7       ; 4419    ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver2:receiver_inst4|cordic:cordic_inst|Z[0][18]                                                                                                                                                          ; FF_X20_Y1_N29      ; 53      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; receiver2:receiver_inst4|cordic:cordic_inst|Z[13][6]                                                                                                                                                          ; FF_X9_Y7_N31       ; 22      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; receiver2:receiver_inst4|cordic:cordic_inst|Z[14][5]                                                                                                                                                          ; FF_X8_Y7_N7        ; 20      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; receiver2:receiver_inst4|cordic:cordic_inst|Z[1][18]                                                                                                                                                          ; FF_X21_Y1_N19      ; 57      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; receiver2:receiver_inst4|cordic:cordic_inst|Z[2][17]                                                                                                                                                          ; FF_X18_Y1_N17      ; 55      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; receiver2:receiver_inst4|cordic:cordic_inst|Z[3][16]                                                                                                                                                          ; FF_X17_Y1_N31      ; 53      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; receiver2:receiver_inst4|cordic:cordic_inst|Z[6][13]                                                                                                                                                          ; FF_X15_Y4_N31      ; 40      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; receiver2:receiver_inst4|cordic:cordic_inst|Z[7][12]                                                                                                                                                          ; FF_X14_Y8_N29      ; 38      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; receiver2:receiver_inst4|cordic:cordic_inst|Z[8][11]                                                                                                                                                          ; FF_X14_Y7_N29      ; 36      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; receiver2:receiver_inst4|cordic:cordic_inst|Z[9][10]                                                                                                                                                          ; FF_X8_Y8_N27       ; 34      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|Raccum[10]~60                                                                                                                                                 ; LCCOMB_X20_Y27_N2  ; 192     ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:D|Iaccum[14]~48                                                                                                                                                 ; LCCOMB_X20_Y11_N22 ; 96      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_inst0|cordic:cordic_inst|Z[0][18]                                                                                                                                                           ; FF_X26_Y5_N27      ; 52      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_inst0|cordic:cordic_inst|Z[13][6]                                                                                                                                                           ; FF_X20_Y36_N29     ; 22      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_inst0|cordic:cordic_inst|Z[14][5]                                                                                                                                                           ; FF_X18_Y36_N7      ; 20      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_inst0|cordic:cordic_inst|Z[1][18]                                                                                                                                                           ; FF_X25_Y3_N19      ; 56      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_inst0|cordic:cordic_inst|Z[2][17]                                                                                                                                                           ; FF_X27_Y1_N17      ; 55      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_inst0|cordic:cordic_inst|Z[3][16]                                                                                                                                                           ; FF_X27_Y4_N31      ; 53      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_inst0|cordic:cordic_inst|Z[6][13]                                                                                                                                                           ; FF_X25_Y29_N29     ; 40      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_inst0|cordic:cordic_inst|Z[7][12]                                                                                                                                                           ; FF_X27_Y34_N21     ; 38      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_inst0|cordic:cordic_inst|Z[8][11]                                                                                                                                                           ; FF_X27_Y35_N17     ; 36      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_inst0|cordic:cordic_inst|Z[9][10]                                                                                                                                                           ; FF_X26_Y34_N19     ; 34      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_inst0|firX8R8:fir2|Equal0~0                                                                                                                                                                 ; LCCOMB_X36_Y37_N22 ; 10      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_inst0|firX8R8:fir2|Equal9~0                                                                                                                                                                 ; LCCOMB_X37_Y37_N24 ; 148     ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|counter[8]~22                                                                                                                                                   ; LCCOMB_X44_Y27_N12 ; 24      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_q[35]~0                                                                                                                                                     ; LCCOMB_X52_Y27_N8  ; 6       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|Imult[28]~1                                                                                                                                                     ; LCCOMB_X32_Y37_N12 ; 294     ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|counter[6]~22                                                                                                                                                   ; LCCOMB_X34_Y38_N26 ; 24      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_q[35]~0                                                                                                                                                     ; LCCOMB_X32_Y37_N14 ; 6       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|caddr[1]~8                                                                                                                                                      ; LCCOMB_X33_Y31_N0  ; 24      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_q[35]~0                                                                                                                                                     ; LCCOMB_X33_Y31_N30 ; 6       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|Iaccum[14]~25                                                                                                                                                   ; LCCOMB_X36_Y32_N22 ; 294     ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|counter[8]~22                                                                                                                                                   ; LCCOMB_X22_Y28_N30 ; 24      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_q[35]~0                                                                                                                                                     ; LCCOMB_X22_Y28_N2  ; 6       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|Imult[20]~1                                                                                                                                                     ; LCCOMB_X33_Y42_N4  ; 294     ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|counter[4]~22                                                                                                                                                   ; LCCOMB_X33_Y42_N30 ; 24      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_q[35]~0                                                                                                                                                     ; LCCOMB_X29_Y42_N2  ; 6       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|caddr[4]~8                                                                                                                                                      ; LCCOMB_X52_Y31_N24 ; 24      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_q[35]~0                                                                                                                                                     ; LCCOMB_X52_Y31_N26 ; 6       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|counter[7]~22                                                                                                                                                   ; LCCOMB_X46_Y40_N26 ; 24      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_q[35]~0                                                                                                                                                     ; LCCOMB_X46_Y40_N30 ; 6       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|counter[7]~22                                                                                                                                                   ; LCCOMB_X36_Y38_N6  ; 24      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_q[35]~0                                                                                                                                                     ; LCCOMB_X36_Y38_N30 ; 6       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_inst0|firX8R8:fir2|weA                                                                                                                                                                      ; LCCOMB_X36_Y37_N6  ; 324     ; Clock enable, Sync. clear, Sync. load, Write enable ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_inst0|firX8R8:fir2|weA~0                                                                                                                                                                    ; LCCOMB_X38_Y39_N10 ; 151     ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_inst0|firX8R8:fir2|weB                                                                                                                                                                      ; LCCOMB_X34_Y38_N20 ; 324     ; Clock enable, Sync. clear, Sync. load, Write enable ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_inst0|firX8R8:fir2|weC                                                                                                                                                                      ; LCCOMB_X38_Y39_N24 ; 324     ; Clock enable, Sync. clear, Sync. load, Write enable ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_inst0|firX8R8:fir2|weD                                                                                                                                                                      ; LCCOMB_X38_Y39_N20 ; 324     ; Clock enable, Sync. clear, Sync. load, Write enable ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_inst0|firX8R8:fir2|weE                                                                                                                                                                      ; LCCOMB_X38_Y39_N12 ; 324     ; Clock enable, Sync. clear, Sync. load, Write enable ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_inst0|firX8R8:fir2|weF                                                                                                                                                                      ; LCCOMB_X38_Y39_N6  ; 324     ; Clock enable, Sync. clear, Sync. load, Write enable ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_inst0|firX8R8:fir2|weG                                                                                                                                                                      ; LCCOMB_X43_Y41_N30 ; 324     ; Clock enable, Sync. clear, Sync. load, Write enable ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_inst0|firX8R8:fir2|weH                                                                                                                                                                      ; LCCOMB_X38_Y39_N30 ; 324     ; Clock enable, Sync. clear, Sync. load, Write enable ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_inst0|firX8R8:fir2|wstate[0]~7                                                                                                                                                              ; LCCOMB_X36_Y37_N24 ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_inst1|cordic:cordic_inst|Z[0][18]                                                                                                                                                           ; FF_X26_Y5_N31      ; 52      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_inst1|cordic:cordic_inst|Z[13][6]                                                                                                                                                           ; FF_X9_Y8_N31       ; 22      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_inst1|cordic:cordic_inst|Z[14][5]                                                                                                                                                           ; FF_X9_Y13_N31      ; 20      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_inst1|cordic:cordic_inst|Z[1][18]                                                                                                                                                           ; FF_X26_Y5_N19      ; 57      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_inst1|cordic:cordic_inst|Z[2][17]                                                                                                                                                           ; FF_X27_Y5_N17      ; 55      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_inst1|cordic:cordic_inst|Z[3][16]                                                                                                                                                           ; FF_X22_Y6_N31      ; 53      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_inst1|cordic:cordic_inst|Z[6][13]                                                                                                                                                           ; FF_X10_Y8_N27      ; 40      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_inst1|cordic:cordic_inst|Z[7][12]                                                                                                                                                           ; FF_X11_Y14_N19     ; 38      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_inst1|cordic:cordic_inst|Z[8][11]                                                                                                                                                           ; FF_X11_Y9_N31      ; 36      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_inst1|cordic:cordic_inst|Z[9][10]                                                                                                                                                           ; FF_X11_Y10_N15     ; 34      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:A|Rmult[21]~1                                                                                                                                                     ; LCCOMB_X45_Y27_N26 ; 294     ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:H|Raccum[1]~71                                                                                                                                                    ; LCCOMB_X37_Y38_N4  ; 294     ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_inst2|cordic:cordic_inst|Z[0][18]                                                                                                                                                           ; FF_X43_Y1_N29      ; 53      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_inst2|cordic:cordic_inst|Z[13][6]                                                                                                                                                           ; FF_X60_Y5_N13      ; 22      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_inst2|cordic:cordic_inst|Z[14][5]                                                                                                                                                           ; FF_X56_Y2_N9       ; 20      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_inst2|cordic:cordic_inst|Z[1][18]                                                                                                                                                           ; FF_X43_Y1_N19      ; 56      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_inst2|cordic:cordic_inst|Z[2][17]                                                                                                                                                           ; FF_X42_Y3_N17      ; 55      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_inst2|cordic:cordic_inst|Z[3][16]                                                                                                                                                           ; FF_X41_Y2_N31      ; 53      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_inst2|cordic:cordic_inst|Z[6][13]                                                                                                                                                           ; FF_X49_Y3_N27      ; 40      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_inst2|cordic:cordic_inst|Z[7][12]                                                                                                                                                           ; FF_X54_Y7_N21      ; 38      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_inst2|cordic:cordic_inst|Z[8][11]                                                                                                                                                           ; FF_X54_Y5_N15      ; 36      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_inst2|cordic:cordic_inst|Z[9][10]                                                                                                                                                           ; FF_X55_Y7_N27      ; 34      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:C|Raccum[19]~25                                                                                                                                                   ; LCCOMB_X36_Y31_N12 ; 294     ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:F|Imult[31]~1                                                                                                                                                     ; LCCOMB_X45_Y31_N30 ; 294     ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:G|Rmult[30]~1                                                                                                                                                     ; LCCOMB_X46_Y40_N2  ; 294     ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; renew_counter[13]~121                                                                                                                                                                                         ; LCCOMB_X45_Y10_N26 ; 52      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; renew_counter[13]~123                                                                                                                                                                                         ; LCCOMB_X43_Y24_N30 ; 52      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; renew_timer[21]~52                                                                                                                                                                                            ; LCCOMB_X43_Y24_N4  ; 25      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; renew_timer[21]~53                                                                                                                                                                                            ; LCCOMB_X39_Y24_N0  ; 25      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; spc[2]                                                                                                                                                                                                        ; FF_X35_Y39_N1      ; 38      ; Clock                                               ; yes    ; Global Clock         ; GCLK10           ; --                        ;
; speed_1000T                                                                                                                                                                                                   ; FF_X44_Y21_N23     ; 27      ; Clock enable, Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; state.IDLE~0                                                                                                                                                                                                  ; LCCOMB_X48_Y17_N26 ; 17      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+-----------------------------------------------------+--------+----------------------+------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------+-------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                                                 ; Location          ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+------------------------------------------------------------------------------------------------------+-------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Attenuator:Attenuator_inst|clk_2                                                                     ; FF_X36_Y1_N29     ; 14      ; 0                                    ; Global Clock         ; GCLK16           ; --                        ;
; C10_PLL:PLL2_inst|altpll:altpll_component|C10_PLL_altpll:auto_generated|wire_pll1_clk[0]             ; PLL_1             ; 1       ; 0                                    ; Global Clock         ; GCLK4            ; --                        ;
; C122_PLL:PLL_inst|altpll:altpll_component|C122_PLL_altpll:auto_generated|wire_pll1_clk[0]            ; PLL_4             ; 1       ; 0                                    ; Global Clock         ; GCLK19           ; --                        ;
; Hermes_clk_lrclk_gen:clrgen|BCLK                                                                     ; FF_X52_Y26_N3     ; 187     ; 0                                    ; Global Clock         ; GCLK11           ; --                        ;
; IF_SYNC_state~5                                                                                      ; LCCOMB_X27_Y9_N26 ; 128     ; 0                                    ; Global Clock         ; GCLK17           ; --                        ;
; LTC2208_122MHz                                                                                       ; PIN_152           ; 21082   ; 210                                  ; Global Clock         ; GCLK7            ; --                        ;
; PHY_CLK125                                                                                           ; PIN_149           ; 27      ; 0                                    ; Global Clock         ; GCLK8            ; --                        ;
; PHY_RX_CLOCK                                                                                         ; PIN_31            ; 65      ; 0                                    ; Global Clock         ; GCLK2            ; --                        ;
; PHY_RX_CLOCK_2                                                                                       ; FF_X37_Y3_N31     ; 1657    ; 20                                   ; Global Clock         ; GCLK18           ; --                        ;
; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0]             ; PLL_2             ; 1196    ; 5                                    ; Global Clock         ; GCLK5            ; --                        ;
; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1]             ; PLL_2             ; 45      ; 0                                    ; Global Clock         ; GCLK9            ; --                        ;
; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2]             ; PLL_2             ; 86      ; 0                                    ; Global Clock         ; GCLK6            ; --                        ;
; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_3             ; 233     ; 0                                    ; Global Clock         ; GCLK13           ; --                        ;
; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_3             ; 353     ; 11                                   ; Global Clock         ; GCLK12           ; --                        ;
; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_3             ; 691     ; 33                                   ; Global Clock         ; GCLK14           ; --                        ;
; Rx_MAC:Rx_MAC_inst|run                                                                               ; FF_X43_Y18_N5     ; 180     ; 0                                    ; Global Clock         ; GCLK1            ; --                        ;
; comb~1                                                                                               ; LCCOMB_X44_Y4_N10 ; 155     ; 0                                    ; Global Clock         ; GCLK15           ; --                        ;
; comb~2                                                                                               ; LCCOMB_X1_Y21_N0  ; 132     ; 0                                    ; Global Clock         ; GCLK3            ; --                        ;
; spc[2]                                                                                               ; FF_X35_Y39_N1     ; 38      ; 0                                    ; Global Clock         ; GCLK10           ; --                        ;
+------------------------------------------------------------------------------------------------------+-------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                                                                         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                                                                          ; Fan-Out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; receiver2:receiver_inst3|varcic:varcic_inst_I1|out_strobe                                                                                                                                                     ; 4419    ;
; receiver2:receiver_inst3|cic:cic_inst_I2|out_strobe                                                                                                                                                           ; 4007    ;
; _122MHz~input                                                                                                                                                                                                 ; 2367    ;
; CicInterpM5:in2|Equal0~2                                                                                                                                                                                      ; 469     ;
; Tx_MAC:Tx_MAC_inst|rdaddress[6]                                                                                                                                                                               ; 396     ;
; Tx_MAC:Tx_MAC_inst|rdaddress[5]                                                                                                                                                                               ; 395     ;
; Tx_MAC:Tx_MAC_inst|rdaddress[3]                                                                                                                                                                               ; 388     ;
; Tx_MAC:Tx_MAC_inst|rdaddress[2]                                                                                                                                                                               ; 357     ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|Rmult[41]~24                                                                                                                                                  ; 352     ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|Rmult[41]~24                                                                                                                                                  ; 352     ;
; Tx_MAC:Tx_MAC_inst|rdaddress[4]                                                                                                                                                                               ; 350     ;
; reset                                                                                                                                                                                                         ; 345     ;
; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_locked                                                                                                                      ; 344     ;
; Tx_MAC:Tx_MAC_inst|rdaddress[9]                                                                                                                                                                               ; 340     ;
; Tx_MAC:Tx_MAC_inst|rdaddress[7]                                                                                                                                                                               ; 330     ;
; receiver:receiver_inst0|firX8R8:fir2|weA                                                                                                                                                                      ; 327     ;
; receiver:receiver_inst0|firX8R8:fir2|weD                                                                                                                                                                      ; 327     ;
; receiver:receiver_inst0|firX8R8:fir2|weB                                                                                                                                                                      ; 327     ;
; receiver:receiver_inst0|firX8R8:fir2|weH                                                                                                                                                                      ; 327     ;
; receiver:receiver_inst0|firX8R8:fir2|weE                                                                                                                                                                      ; 327     ;
; receiver:receiver_inst0|firX8R8:fir2|weG                                                                                                                                                                      ; 327     ;
; receiver:receiver_inst0|firX8R8:fir2|weF                                                                                                                                                                      ; 327     ;
; receiver:receiver_inst0|firX8R8:fir2|weC                                                                                                                                                                      ; 327     ;
; Hermes_clk_lrclk_gen:clrgen|Brise                                                                                                                                                                             ; 323     ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:A|Rmult[21]~1                                                                                                                                                     ; 294     ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|Iaccum[14]~25                                                                                                                                                   ; 294     ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|Imult[28]~1                                                                                                                                                     ; 294     ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:H|Raccum[1]~71                                                                                                                                                    ; 294     ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|Imult[20]~1                                                                                                                                                     ; 294     ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:G|Rmult[30]~1                                                                                                                                                     ; 294     ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:F|Imult[31]~1                                                                                                                                                     ; 294     ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:C|Raccum[19]~25                                                                                                                                                   ; 294     ;
; cdc_sync:rates|sigb[1]                                                                                                                                                                                        ; 279     ;
; cdc_sync:rates|sigb[0]                                                                                                                                                                                        ; 275     ;
; receiver:receiver_inst0|firX8R8:fir2|wstate[1]                                                                                                                                                                ; 237     ;
; IF_SYNC_state~5                                                                                                                                                                                               ; 231     ;
; receiver2:receiver_inst3|firX2R2:fir3|weB                                                                                                                                                                     ; 230     ;
; receiver2:receiver_inst3|firX2R2:fir3|weA                                                                                                                                                                     ; 230     ;
; receiver:receiver_inst0|firX8R8:fir2|wstate[0]                                                                                                                                                                ; 227     ;
; receiver:receiver_inst0|firX8R8:fir2|Add3~3                                                                                                                                                                   ; 220     ;
; receiver:receiver_inst0|firX8R8:fir2|Add3~2                                                                                                                                                                   ; 208     ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|Raccum[22]~48                                                                                                                                                 ; 192     ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|Raccum[10]~60                                                                                                                                                 ; 192     ;
; Decoder3~1                                                                                                                                                                                                    ; 180     ;
; Decoder3~0                                                                                                                                                                                                    ; 180     ;
; receiver2:receiver_inst3|firX4R4:fir2|wstate[0]                                                                                                                                                               ; 163     ;
; receiver2:receiver_inst3|firX4R4:fir2|wstate[1]                                                                                                                                                               ; 159     ;
; receiver:receiver_inst0|firX8R8:fir2|weA~0                                                                                                                                                                    ; 151     ;
; receiver:receiver_inst0|firX8R8:fir2|Equal9~0                                                                                                                                                                 ; 148     ;
; cdc_mcp:MDC[2].IQ_sync|b_data[10]~46                                                                                                                                                                          ; 138     ;
; Tx_MAC:Tx_MAC_inst|rdaddress[1]                                                                                                                                                                               ; 134     ;
; receiver2:receiver_inst3|firX4R4:fir2|weD                                                                                                                                                                     ; 126     ;
; receiver2:receiver_inst3|firX4R4:fir2|weA                                                                                                                                                                     ; 126     ;
; receiver2:receiver_inst3|firX4R4:fir2|weC                                                                                                                                                                     ; 126     ;
; receiver2:receiver_inst3|firX4R4:fir2|weB                                                                                                                                                                     ; 126     ;
; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_kah1:auto_generated|cmpr_356:rdempty_eq_comp|aneb_result_wire[0]~3                                                                   ; 126     ;
; Tx_MAC:Tx_MAC_inst|data_count[2]                                                                                                                                                                              ; 116     ;
; Tx_MAC:Tx_MAC_inst|data_count[1]                                                                                                                                                                              ; 115     ;
; Tx_MAC:Tx_MAC_inst|data_count[0]                                                                                                                                                                              ; 114     ;
; Tx_MAC:Tx_MAC_inst|data_count[3]                                                                                                                                                                              ; 112     ;
; IF_last_chan[2]                                                                                                                                                                                               ; 109     ;
; receiver2:receiver_inst3|firX4R4:fir2|weD~0                                                                                                                                                                   ; 108     ;
; Tx_MAC:Tx_MAC_inst|ck_count[3]                                                                                                                                                                                ; 103     ;
; Tx_MAC:Tx_MAC_inst|ck_count[4]                                                                                                                                                                                ; 103     ;
; receiver2:receiver_inst3|firX2R2:fir3|weA~0                                                                                                                                                                   ; 102     ;
; Tx_MAC:Tx_MAC_inst|rdaddress[0]                                                                                                                                                                               ; 102     ;
; Tx_MAC:Tx_MAC_inst|ck_count[1]                                                                                                                                                                                ; 100     ;
; Tx_MAC:Tx_MAC_inst|ck_count[2]                                                                                                                                                                                ; 100     ;
; FirInterp8_1024:fi|rstate.rRun~0                                                                                                                                                                              ; 97      ;
; Rx_MAC:Rx_MAC_inst|temp_PC_MAC[40]~0                                                                                                                                                                          ; 97      ;
; Rx_MAC:Rx_MAC_inst|Selector265~4                                                                                                                                                                              ; 97      ;
; FirInterp8_1024:fi|Raccum[20]~45                                                                                                                                                                              ; 96      ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:D|Iaccum[14]~48                                                                                                                                                 ; 96      ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|Iaccum[19]~48                                                                                                                                                 ; 96      ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|Raccum[17]~48                                                                                                                                                 ; 96      ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|Raccum[0]~48                                                                                                                                                  ; 96      ;
; receiver2:receiver_inst3|firX2R2:fir3|Equal2~1                                                                                                                                                                ; 96      ;
; cdc_mcp:MDC[4].IQ_sync|b_data[42]~49                                                                                                                                                                          ; 96      ;
; Tx_MAC:Tx_MAC_inst|Discovery_MAC[40]~1                                                                                                                                                                        ; 96      ;
; Rx_MAC:Rx_MAC_inst|PC_IP[30]~35                                                                                                                                                                               ; 96      ;
; IF_Rx_ctrl_0[0]                                                                                                                                                                                               ; 95      ;
; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_atj1:auto_generated|valid_rdreq~2                                                                                                        ; 88      ;
; EEPROM:EEPROM_inst|EEPROM[0]                                                                                                                                                                                  ; 88      ;
; ~GND                                                                                                                                                                                                          ; 86      ;
; Rx_MAC:Rx_MAC_inst|PHY_output[2]                                                                                                                                                                              ; 83      ;
; Rx_MAC:Rx_MAC_inst|ARP_PC_MAC[40]~0                                                                                                                                                                           ; 81      ;
; Rx_MAC:Rx_MAC_inst|PHY_output[1]                                                                                                                                                                              ; 81      ;
; Rx_MAC:Rx_MAC_inst|Ping_PC_MAC[40]~2                                                                                                                                                                          ; 80      ;
; Tx_MAC:Tx_MAC_inst|rdaddress[8]                                                                                                                                                                               ; 80      ;
; Rx_MAC:Rx_MAC_inst|PHY_output[0]                                                                                                                                                                              ; 79      ;
; Hermes_ADC:ADC_SPI|ADC_state.000~0                                                                                                                                                                            ; 79      ;
; Hermes_Tx_fifo_ctrl:TXFC|IF_chan[0]                                                                                                                                                                           ; 78      ;
; Rx_MAC:Rx_MAC_inst|PHY_output[7]                                                                                                                                                                              ; 78      ;
; Rx_MAC:Rx_MAC_inst|PHY_output[3]                                                                                                                                                                              ; 78      ;
; Rx_MAC:Rx_MAC_inst|PHY_output[5]                                                                                                                                                                              ; 78      ;
; Rx_MAC:Rx_MAC_inst|PHY_output[6]                                                                                                                                                                              ; 78      ;
; Rx_MAC:Rx_MAC_inst|PHY_output[4]                                                                                                                                                                              ; 78      ;
; Hermes_Tx_fifo_ctrl:TXFC|IF_chan[1]                                                                                                                                                                           ; 77      ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|Rmult[35]~0                                                                                                                                                   ; 76      ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|Rmult[35]~0                                                                                                                                                   ; 76      ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|Rmult[35]~0                                                                                                                                                   ; 76      ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|Rmult[35]~0                                                                                                                                                   ; 76      ;
; IF_PHY_drdy~0                                                                                                                                                                                                 ; 69      ;
; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.DHCP~0                                                                                                                                                                        ; 68      ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|clr_write_reg2                                                                                    ; 67      ;
; EEPROM:EEPROM_inst|EEPROM[1]                                                                                                                                                                                  ; 67      ;
; VNA                                                                                                                                                                                                           ; 66      ;
; Rx_MAC:Rx_MAC_inst|Length[3]~0                                                                                                                                                                                ; 65      ;
; Rx_MAC:Rx_MAC_inst|Selector256~0                                                                                                                                                                              ; 65      ;
; cpl_cordic:cordic_inst|Z[1][18]                                                                                                                                                                               ; 59      ;
; receiver2:receiver_inst4|cordic:cordic_inst|Z[1][18]                                                                                                                                                          ; 57      ;
; receiver:receiver_inst1|cordic:cordic_inst|Z[1][18]                                                                                                                                                           ; 57      ;
; cpl_cordic:cordic_inst|Z[2][17]                                                                                                                                                                               ; 57      ;
; receiver2:receiver_inst3|cordic:cordic_inst|Z[1][18]                                                                                                                                                          ; 56      ;
; receiver:receiver_inst0|cordic:cordic_inst|Z[1][18]                                                                                                                                                           ; 56      ;
; receiver:receiver_inst2|cordic:cordic_inst|Z[1][18]                                                                                                                                                           ; 56      ;
; cpl_cordic:cordic_inst|Z[0][18]                                                                                                                                                                               ; 55      ;
; receiver2:receiver_inst3|cordic:cordic_inst|Z[2][17]                                                                                                                                                          ; 55      ;
; receiver2:receiver_inst4|cordic:cordic_inst|Z[2][17]                                                                                                                                                          ; 55      ;
; receiver:receiver_inst0|cordic:cordic_inst|Z[2][17]                                                                                                                                                           ; 55      ;
; receiver:receiver_inst2|cordic:cordic_inst|Z[2][17]                                                                                                                                                           ; 55      ;
; receiver:receiver_inst1|cordic:cordic_inst|Z[2][17]                                                                                                                                                           ; 55      ;
; cpl_cordic:cordic_inst|Z[3][16]                                                                                                                                                                               ; 55      ;
; C122_freq_max[21]~3                                                                                                                                                                                           ; 54      ;
; receiver2:receiver_inst4|cordic:cordic_inst|Z[0][18]                                                                                                                                                          ; 53      ;
; receiver:receiver_inst2|cordic:cordic_inst|Z[0][18]                                                                                                                                                           ; 53      ;
; always24~0                                                                                                                                                                                                    ; 53      ;
; receiver2:receiver_inst3|cordic:cordic_inst|Z[3][16]                                                                                                                                                          ; 53      ;
; receiver2:receiver_inst4|cordic:cordic_inst|Z[3][16]                                                                                                                                                          ; 53      ;
; receiver:receiver_inst0|cordic:cordic_inst|Z[3][16]                                                                                                                                                           ; 53      ;
; receiver:receiver_inst2|cordic:cordic_inst|Z[3][16]                                                                                                                                                           ; 53      ;
; receiver:receiver_inst1|cordic:cordic_inst|Z[3][16]                                                                                                                                                           ; 53      ;
; receiver2:receiver_inst3|cordic:cordic_inst|Z[0][18]                                                                                                                                                          ; 52      ;
; receiver:receiver_inst0|cordic:cordic_inst|Z[0][18]                                                                                                                                                           ; 52      ;
; receiver:receiver_inst1|cordic:cordic_inst|Z[0][18]                                                                                                                                                           ; 52      ;
; renew_counter[13]~123                                                                                                                                                                                         ; 52      ;
; renew_counter[13]~121                                                                                                                                                                                         ; 52      ;
; cpl_cordic:cordic_inst|phase[31]                                                                                                                                                                              ; 52      ;
; cpl_cordic:cordic_inst|Z[4][15]                                                                                                                                                                               ; 52      ;
; Tx_MAC:Tx_MAC_inst|state_Tx.RESET~0                                                                                                                                                                           ; 50      ;
; receiver2:receiver_inst3|cordic:cordic_inst|Z[4][15]                                                                                                                                                          ; 50      ;
; receiver2:receiver_inst4|cordic:cordic_inst|Z[4][15]                                                                                                                                                          ; 50      ;
; receiver:receiver_inst0|cordic:cordic_inst|Z[4][15]                                                                                                                                                           ; 50      ;
; receiver:receiver_inst2|cordic:cordic_inst|Z[4][15]                                                                                                                                                           ; 50      ;
; receiver:receiver_inst1|cordic:cordic_inst|Z[4][15]                                                                                                                                                           ; 50      ;
; cpl_cordic:cordic_inst|Z[5][14]                                                                                                                                                                               ; 49      ;
; Equal4~10                                                                                                                                                                                                     ; 48      ;
; EEPROM:EEPROM_inst|This_MAC[47]~0                                                                                                                                                                             ; 48      ;
; EEPROM:EEPROM_inst|EEPROM_write[43]~47                                                                                                                                                                        ; 47      ;
; Assigned_IP_valid                                                                                                                                                                                             ; 47      ;
; receiver2:receiver_inst3|cordic:cordic_inst|Z[5][14]                                                                                                                                                          ; 47      ;
; receiver2:receiver_inst4|cordic:cordic_inst|Z[5][14]                                                                                                                                                          ; 47      ;
; receiver:receiver_inst0|cordic:cordic_inst|Z[5][14]                                                                                                                                                           ; 47      ;
; receiver:receiver_inst2|cordic:cordic_inst|Z[5][14]                                                                                                                                                           ; 47      ;
; receiver:receiver_inst1|cordic:cordic_inst|Z[5][14]                                                                                                                                                           ; 47      ;
; Hermes_Tx_fifo_ctrl:TXFC|IF_chan[2]                                                                                                                                                                           ; 45      ;
; Tx_MAC:Tx_MAC_inst|state_Tx.PING1~0                                                                                                                                                                           ; 45      ;
; ASMI_interface:ASMI_int_inst|state[3]                                                                                                                                                                         ; 45      ;
; Tx_MAC:Tx_MAC_inst|state_Tx.UDP~0                                                                                                                                                                             ; 44      ;
; IF_last_chan[1]                                                                                                                                                                                               ; 43      ;
; C122_freq_max[21]~2                                                                                                                                                                                           ; 42      ;
; Rx_MAC:Rx_MAC_inst|PHY_Rx_state~18                                                                                                                                                                            ; 42      ;
; cpl_cordic:cordic_inst|Z[6][13]                                                                                                                                                                               ; 42      ;
; Rx_MAC:Rx_MAC_inst|ping_count[1]                                                                                                                                                                              ; 42      ;
; FirInterp8_1024:fi|rstate.rDone~0                                                                                                                                                                             ; 41      ;
; Tx_MAC:Tx_MAC_inst|state_Tx~14                                                                                                                                                                                ; 41      ;
; ASMI_interface:ASMI_int_inst|state[2]                                                                                                                                                                         ; 40      ;
; receiver2:receiver_inst3|cordic:cordic_inst|Z[6][13]                                                                                                                                                          ; 40      ;
; receiver2:receiver_inst4|cordic:cordic_inst|Z[6][13]                                                                                                                                                          ; 40      ;
; receiver:receiver_inst0|cordic:cordic_inst|Z[6][13]                                                                                                                                                           ; 40      ;
; receiver:receiver_inst2|cordic:cordic_inst|Z[6][13]                                                                                                                                                           ; 40      ;
; receiver:receiver_inst1|cordic:cordic_inst|Z[6][13]                                                                                                                                                           ; 40      ;
; cpl_cordic:cordic_inst|Z[7][12]                                                                                                                                                                               ; 40      ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|reg_q[35]~0                                                                                                                                                   ; 39      ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|reg_q[35]~0                                                                                                                                                   ; 39      ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|reg_q[35]~0                                                                                                                                                   ; 39      ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|reg_q[35]~0                                                                                                                                                   ; 39      ;
; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_atj1:auto_generated|a_graycounter_167:rdptr_g1p|counter7a[8]                                                                             ; 39      ;
; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_atj1:auto_generated|a_graycounter_167:rdptr_g1p|counter7a[7]                                                                             ; 39      ;
; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_atj1:auto_generated|a_graycounter_167:rdptr_g1p|counter7a[4]                                                                             ; 39      ;
; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_atj1:auto_generated|a_graycounter_167:rdptr_g1p|counter7a[1]                                                                             ; 39      ;
; Tx_MAC:Tx_MAC_inst|state_Tx.SPECTRUM~0                                                                                                                                                                        ; 39      ;
; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_atj1:auto_generated|a_graycounter_167:rdptr_g1p|counter7a[11]                                                                            ; 38      ;
; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_atj1:auto_generated|a_graycounter_167:rdptr_g1p|counter7a[10]                                                                            ; 38      ;
; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_atj1:auto_generated|a_graycounter_167:rdptr_g1p|counter7a[9]                                                                             ; 38      ;
; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_atj1:auto_generated|a_graycounter_167:rdptr_g1p|counter7a[5]                                                                             ; 38      ;
; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_atj1:auto_generated|a_graycounter_167:rdptr_g1p|counter7a[2]                                                                             ; 38      ;
; receiver2:receiver_inst3|cordic:cordic_inst|Z[7][12]                                                                                                                                                          ; 38      ;
; receiver2:receiver_inst4|cordic:cordic_inst|Z[7][12]                                                                                                                                                          ; 38      ;
; receiver:receiver_inst0|cordic:cordic_inst|Z[7][12]                                                                                                                                                           ; 38      ;
; receiver:receiver_inst2|cordic:cordic_inst|Z[7][12]                                                                                                                                                           ; 38      ;
; receiver:receiver_inst1|cordic:cordic_inst|Z[7][12]                                                                                                                                                           ; 38      ;
; cpl_cordic:cordic_inst|Z[8][11]                                                                                                                                                                               ; 38      ;
; Rx_MAC:Rx_MAC_inst|ping_count[5]                                                                                                                                                                              ; 38      ;
; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_atj1:auto_generated|a_graycounter_167:rdptr_g1p|counter7a[6]                                                                             ; 37      ;
; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_atj1:auto_generated|a_graycounter_167:rdptr_g1p|counter7a[3]                                                                             ; 37      ;
; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_atj1:auto_generated|a_graycounter_167:rdptr_g1p|counter7a[0]                                                                             ; 37      ;
; Tx_MAC:Tx_MAC_inst|Tx_data[6]~190                                                                                                                                                                             ; 37      ;
; cpl_cordic:cordic_inst|phase[30]                                                                                                                                                                              ; 37      ;
; Rx_MAC:Rx_MAC_inst|IP_lease[31]~0                                                                                                                                                                             ; 36      ;
; receiver2:receiver_inst3|cordic:cordic_inst|Z[8][11]                                                                                                                                                          ; 36      ;
; receiver2:receiver_inst4|cordic:cordic_inst|Z[8][11]                                                                                                                                                          ; 36      ;
; receiver:receiver_inst0|cordic:cordic_inst|Z[8][11]                                                                                                                                                           ; 36      ;
; receiver:receiver_inst2|cordic:cordic_inst|Z[8][11]                                                                                                                                                           ; 36      ;
; receiver:receiver_inst1|cordic:cordic_inst|Z[8][11]                                                                                                                                                           ; 36      ;
; cpl_cordic:cordic_inst|Z[9][10]                                                                                                                                                                               ; 36      ;
; Hermes_Tx_fifo_ctrl:TXFC|AD_state.AD_SEND_MJ3~0                                                                                                                                                               ; 35      ;
; Rx_MAC:Rx_MAC_inst|Selector264~1                                                                                                                                                                              ; 35      ;
; receiver:receiver_inst0|firX8R8:fir2|waddr[0]                                                                                                                                                                 ; 34      ;
; Hermes_Tx_fifo_ctrl:TXFC|Decoder1~0                                                                                                                                                                           ; 34      ;
; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_atj1:auto_generated|wrptr_g[1]                                                                                                           ; 34      ;
; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_atj1:auto_generated|wrptr_g[0]                                                                                                           ; 34      ;
; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_atj1:auto_generated|wrptr_g[3]                                                                                                           ; 34      ;
; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_atj1:auto_generated|wrptr_g[2]                                                                                                           ; 34      ;
; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_atj1:auto_generated|wrptr_g[5]                                                                                                           ; 34      ;
; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_atj1:auto_generated|wrptr_g[4]                                                                                                           ; 34      ;
; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_atj1:auto_generated|wrptr_g[7]                                                                                                           ; 34      ;
; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_atj1:auto_generated|wrptr_g[6]                                                                                                           ; 34      ;
; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_atj1:auto_generated|wrptr_g[9]                                                                                                           ; 34      ;
; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_atj1:auto_generated|wrptr_g[8]                                                                                                           ; 34      ;
; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_atj1:auto_generated|wrptr_g[11]                                                                                                          ; 34      ;
; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_atj1:auto_generated|wrptr_g[10]                                                                                                          ; 34      ;
; Rx_MAC:Rx_MAC_inst|Equal13~1                                                                                                                                                                                  ; 34      ;
; Rx_MAC:Rx_MAC_inst|METIS_discovery                                                                                                                                                                            ; 34      ;
; ASMI_interface:ASMI_int_inst|state[1]                                                                                                                                                                         ; 34      ;
; receiver2:receiver_inst3|cordic:cordic_inst|Z[9][10]                                                                                                                                                          ; 34      ;
; receiver2:receiver_inst4|cordic:cordic_inst|Z[9][10]                                                                                                                                                          ; 34      ;
; receiver:receiver_inst0|cordic:cordic_inst|Z[9][10]                                                                                                                                                           ; 34      ;
; receiver:receiver_inst2|cordic:cordic_inst|Z[9][10]                                                                                                                                                           ; 34      ;
; receiver:receiver_inst1|cordic:cordic_inst|Z[9][10]                                                                                                                                                           ; 34      ;
; cpl_cordic:cordic_inst|Z[10][9]                                                                                                                                                                               ; 34      ;
; Apollo:Apollo_inst|state[3]                                                                                                                                                                                   ; 34      ;
; FirInterp8_1024:fi|req                                                                                                                                                                                        ; 33      ;
; always23~0                                                                                                                                                                                                    ; 33      ;
; Equal23~1                                                                                                                                                                                                     ; 33      ;
; Tx_MAC:Tx_MAC_inst|reset_CRC                                                                                                                                                                                  ; 33      ;
; I2S_xmit:LR|TLV_state.TLV_IDLE~0                                                                                                                                                                              ; 33      ;
; Rx_MAC:Rx_MAC_inst|Selector253~1                                                                                                                                                                              ; 33      ;
; use_IPIPA                                                                                                                                                                                                     ; 33      ;
; Apollo:Apollo_inst|state[0]                                                                                                                                                                                   ; 33      ;
; MDIO:MDIO_inst|write[3]                                                                                                                                                                                       ; 33      ;
; receiver:receiver_inst0|cordic:cordic_inst|phase[31]~94                                                                                                                                                       ; 33      ;
; receiver:receiver_inst2|cordic:cordic_inst|phase[31]~94                                                                                                                                                       ; 33      ;
; receiver:receiver_inst1|cordic:cordic_inst|phase[31]~94                                                                                                                                                       ; 33      ;
; receiver:receiver_inst0|firX8R8:fir2|waddr[7]                                                                                                                                                                 ; 33      ;
; receiver:receiver_inst0|firX8R8:fir2|waddr[6]                                                                                                                                                                 ; 33      ;
; receiver:receiver_inst0|firX8R8:fir2|waddr[5]                                                                                                                                                                 ; 33      ;
; receiver:receiver_inst0|firX8R8:fir2|waddr[4]                                                                                                                                                                 ; 33      ;
; receiver:receiver_inst0|firX8R8:fir2|waddr[3]                                                                                                                                                                 ; 33      ;
; receiver:receiver_inst0|firX8R8:fir2|waddr[2]                                                                                                                                                                 ; 33      ;
; receiver:receiver_inst0|firX8R8:fir2|waddr[1]                                                                                                                                                                 ; 33      ;
; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_atj1:auto_generated|cntr_s2e:cntr_b|counter_reg_bit[0]~_wirecell                                                                         ; 32      ;
; IF_frequency[4][22]~330                                                                                                                                                                                       ; 32      ;
; LessThan5~0                                                                                                                                                                                                   ; 32      ;
; IF_frequency[3][25]~297                                                                                                                                                                                       ; 32      ;
; IF_frequency[2][0]~264                                                                                                                                                                                        ; 32      ;
; IF_frequency[1][21]~200                                                                                                                                                                                       ; 32      ;
; IF_frequency[5][3]~197                                                                                                                                                                                        ; 32      ;
; Rx_MAC:Rx_MAC_inst|temp_YIADDR[31]~0                                                                                                                                                                          ; 32      ;
; Rx_MAC:Rx_MAC_inst|FromPort[9]~0                                                                                                                                                                              ; 32      ;
; Tx_MAC:Tx_MAC_inst|sequence_number[3]~106                                                                                                                                                                     ; 32      ;
; Tx_MAC:Tx_MAC_inst|spec_seq_number[26]~107                                                                                                                                                                    ; 32      ;
; Rx_MAC:Rx_MAC_inst|DHCP_IP[24]~0                                                                                                                                                                              ; 32      ;
; Rx_MAC:Rx_MAC_inst|YIADDR[31]~0                                                                                                                                                                               ; 32      ;
; EEPROM:EEPROM_inst|This_IP[20]~33                                                                                                                                                                             ; 32      ;
; Rx_MAC:Rx_MAC_inst|PC_sequence_number[31]~2                                                                                                                                                                   ; 32      ;
; Apollo:Apollo_inst|lastFrequency[28]~32                                                                                                                                                                       ; 32      ;
; IF_frequency[0][25]~193                                                                                                                                                                                       ; 32      ;
; Tx_MAC:Tx_MAC_inst|state_Tx~16                                                                                                                                                                                ; 32      ;
; receiver2:receiver_inst3|cordic:cordic_inst|Z[10][9]                                                                                                                                                          ; 32      ;
; receiver2:receiver_inst4|cordic:cordic_inst|Z[10][9]                                                                                                                                                          ; 32      ;
; receiver:receiver_inst0|cordic:cordic_inst|Z[10][9]                                                                                                                                                           ; 32      ;
; receiver:receiver_inst2|cordic:cordic_inst|Z[10][9]                                                                                                                                                           ; 32      ;
; receiver:receiver_inst1|cordic:cordic_inst|Z[10][9]                                                                                                                                                           ; 32      ;
; Rx_MAC:Rx_MAC_inst|PHY_Rx_state~16                                                                                                                                                                            ; 31      ;
; Rx_MAC:Rx_MAC_inst|broadcast                                                                                                                                                                                  ; 31      ;
; cpl_cordic:cordic_inst|Z[11][8]                                                                                                                                                                               ; 31      ;
; Tx_MAC:Tx_MAC_inst|Tx_data[6]~123                                                                                                                                                                             ; 30      ;
; Rx_MAC:Rx_MAC_inst|PHY_Rx_state~15                                                                                                                                                                            ; 30      ;
; Rx_MAC:Rx_MAC_inst|PHY_Rx_state~17                                                                                                                                                                            ; 30      ;
; Tx_MAC:Tx_MAC_inst|state_Tx~13                                                                                                                                                                                ; 30      ;
; CicInterpM5:in2|x5[24]                                                                                                                                                                                        ; 30      ;
; CicInterpM5:in2|q5[24]                                                                                                                                                                                        ; 30      ;
; Rx_MAC:Rx_MAC_inst|ping_count[3]                                                                                                                                                                              ; 30      ;
; receiver2:receiver_inst3|cordic:cordic_inst|Z[11][8]                                                                                                                                                          ; 29      ;
; receiver2:receiver_inst4|cordic:cordic_inst|Z[11][8]                                                                                                                                                          ; 29      ;
; receiver:receiver_inst0|cordic:cordic_inst|Z[11][8]                                                                                                                                                           ; 29      ;
; receiver:receiver_inst2|cordic:cordic_inst|Z[11][8]                                                                                                                                                           ; 29      ;
; receiver:receiver_inst1|cordic:cordic_inst|Z[11][8]                                                                                                                                                           ; 29      ;
; Alex_manual_LPF[4]~9                                                                                                                                                                                          ; 28      ;
; receiver2:receiver_inst3|cic:cic_inst_Q2|out_data[17]~34                                                                                                                                                      ; 28      ;
; receiver2:receiver_inst3|cic:cic_inst_I2|out_data[17]~34                                                                                                                                                      ; 28      ;
; receiver2:receiver_inst4|cic:cic_inst_Q2|out_data[17]~34                                                                                                                                                      ; 28      ;
; receiver2:receiver_inst4|cic:cic_inst_I2|out_data[17]~34                                                                                                                                                      ; 28      ;
; receiver:receiver_inst0|cic:cic_inst_Q2|out_data[17]~34                                                                                                                                                       ; 28      ;
; receiver:receiver_inst2|cic:cic_inst_Q2|out_data[17]~34                                                                                                                                                       ; 28      ;
; receiver:receiver_inst1|cic:cic_inst_Q2|out_data[17]~34                                                                                                                                                       ; 28      ;
; receiver:receiver_inst0|cic:cic_inst_I2|out_data[17]~34                                                                                                                                                       ; 28      ;
; receiver:receiver_inst2|cic:cic_inst_I2|out_data[17]~34                                                                                                                                                       ; 28      ;
; receiver:receiver_inst1|cic:cic_inst_I2|out_data[17]~34                                                                                                                                                       ; 28      ;
; cpl_cordic:cordic_inst|Z[12][7]                                                                                                                                                                               ; 28      ;
; Hermes_Tx_fifo_ctrl:TXFC|tx_addr[1]                                                                                                                                                                           ; 28      ;
; Rx_MAC:Rx_MAC_inst|ping_count[4]                                                                                                                                                                              ; 28      ;
; RX_DV~input                                                                                                                                                                                                   ; 27      ;
; always24~14                                                                                                                                                                                                   ; 27      ;
; always24~9                                                                                                                                                                                                    ; 27      ;
; always24~7                                                                                                                                                                                                    ; 27      ;
; LessThan15~9                                                                                                                                                                                                  ; 27      ;
; LessThan15~4                                                                                                                                                                                                  ; 27      ;
; always24~2                                                                                                                                                                                                    ; 27      ;
; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_atj1:auto_generated|valid_wrreq~0                                                                                                        ; 27      ;
; Tx_MAC:Tx_MAC_inst|state_Tx~15                                                                                                                                                                                ; 27      ;
; speed_1000T                                                                                                                                                                                                   ; 27      ;
; EEPROM:EEPROM_inst|EEPROM[2]                                                                                                                                                                                  ; 27      ;
; MDIO:MDIO_inst|read[2]                                                                                                                                                                                        ; 27      ;
; Tx_MAC:Tx_MAC_inst|Tx_CTL                                                                                                                                                                                     ; 27      ;
; Hermes_Tx_fifo_ctrl:TXFC|tx_addr[0]                                                                                                                                                                           ; 27      ;
; Hermes_Tx_fifo_ctrl:TXFC|AD_state~2                                                                                                                                                                           ; 26      ;
; SPI:Alex_SPI_Tx|spi_state.0110~0                                                                                                                                                                              ; 26      ;
; IF_SYNC_state.SYNC_RX_1_2~1                                                                                                                                                                                   ; 26      ;
; comb~0                                                                                                                                                                                                        ; 26      ;
; Rx_MAC:Rx_MAC_inst|this_MAC                                                                                                                                                                                   ; 26      ;
; receiver2:receiver_inst3|cordic:cordic_inst|Z[12][7]                                                                                                                                                          ; 26      ;
; receiver2:receiver_inst4|cordic:cordic_inst|Z[12][7]                                                                                                                                                          ; 26      ;
; receiver:receiver_inst0|cordic:cordic_inst|Z[12][7]                                                                                                                                                           ; 26      ;
; receiver:receiver_inst2|cordic:cordic_inst|Z[12][7]                                                                                                                                                           ; 26      ;
; receiver:receiver_inst1|cordic:cordic_inst|Z[12][7]                                                                                                                                                           ; 26      ;
; Tx_MAC:Tx_MAC_inst|METIS_discover_sent                                                                                                                                                                        ; 26      ;
; MDIO:MDIO_inst|read[0]                                                                                                                                                                                        ; 26      ;
; renew_timer[21]~53                                                                                                                                                                                            ; 25      ;
; renew_timer[21]~52                                                                                                                                                                                            ; 25      ;
; Tx_MAC:Tx_MAC_inst|Mux4~1                                                                                                                                                                                     ; 25      ;
; Hermes_Tx_fifo_ctrl:TXFC|AD_state~3                                                                                                                                                                           ; 25      ;
; delay[19]~25                                                                                                                                                                                                  ; 25      ;
; DHCP:DHCP_inst|time_count[8]~53                                                                                                                                                                               ; 25      ;
; DHCP:DHCP_inst|time_count[8]~52                                                                                                                                                                               ; 25      ;
; I2S_xmit:LR|TLV_state~2                                                                                                                                                                                       ; 25      ;
; start_up[2]                                                                                                                                                                                                   ; 25      ;
; Led_control:Control_LED0|LED~6                                                                                                                                                                                ; 25      ;
; EEPROM:EEPROM_inst|EEPROM[3]                                                                                                                                                                                  ; 25      ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|caddr[2]~8                                                                                                                                                    ; 24      ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|caddr[4]~8                                                                                                                                                    ; 24      ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|caddr[0]~8                                                                                                                                                    ; 24      ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|caddr[7]~8                                                                                                                                                    ; 24      ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|counter[8]~22                                                                                                                                                   ; 24      ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|counter[8]~22                                                                                                                                                   ; 24      ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|counter[6]~22                                                                                                                                                   ; 24      ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|counter[7]~22                                                                                                                                                   ; 24      ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|counter[4]~22                                                                                                                                                   ; 24      ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|counter[7]~22                                                                                                                                                   ; 24      ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|caddr[4]~8                                                                                                                                                      ; 24      ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|caddr[1]~8                                                                                                                                                      ; 24      ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|caddr[0]~8                                                                                                                                                    ; 24      ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|caddr[2]~8                                                                                                                                                    ; 24      ;
; Tx_MAC:Tx_MAC_inst|temp_CRC32[24]~45                                                                                                                                                                          ; 24      ;
; Hermes_Tx_fifo_ctrl:TXFC|AD_state~4                                                                                                                                                                           ; 24      ;
; Led_flash:Flash_LED10|counter[22]~50                                                                                                                                                                          ; 24      ;
; Led_flash:Flash_LED9|counter[2]~50                                                                                                                                                                            ; 24      ;
; Led_flash:Flash_LED8|counter[23]~50                                                                                                                                                                           ; 24      ;
; Led_control:Control_LED1|counter[23]~53                                                                                                                                                                       ; 24      ;
; Led_control:Control_LED1|counter[12]~52                                                                                                                                                                       ; 24      ;
; Led_flash:Flash_LED6|counter[17]~50                                                                                                                                                                           ; 24      ;
; Led_flash:Flash_LED5|counter[23]~50                                                                                                                                                                           ; 24      ;
; Led_flash:Flash_LED3|counter[11]~50                                                                                                                                                                           ; 24      ;
; Led_flash:Flash_LED2|counter[8]~50                                                                                                                                                                            ; 24      ;
; Led_flash:Flash_LED1|counter[8]~50                                                                                                                                                                            ; 24      ;
; ASMI_interface:ASMI_int_inst|reset_delay[0]~28                                                                                                                                                                ; 24      ;
; Alex_manual                                                                                                                                                                                                   ; 24      ;
; ASMI_interface:ASMI_int_inst|state[0]                                                                                                                                                                         ; 24      ;
; cpl_cordic:cordic_inst|Z[13][6]                                                                                                                                                                               ; 24      ;
; Tx_MAC:Tx_MAC_inst|Mux4~2                                                                                                                                                                                     ; 23      ;
; temp_ADC[15]                                                                                                                                                                                                  ; 23      ;
; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|valid_wrreq~0                                                                                               ; 23      ;
; TLV320_SPI:TLV|Equal0~7                                                                                                                                                                                       ; 23      ;
; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_067:rdptr_g1p|counter5a5                                                              ; 23      ;
; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_067:rdptr_g1p|counter5a2                                                              ; 23      ;
; Tx_MAC:Tx_MAC_inst|Tx_data[6]~64                                                                                                                                                                              ; 23      ;
; IF_Rout~1                                                                                                                                                                                                     ; 23      ;
; Tx_MAC:Tx_MAC_inst|Equal506~5                                                                                                                                                                                 ; 22      ;
; Tx_MAC:Tx_MAC_inst|Tx_data[6]~344                                                                                                                                                                             ; 22      ;
; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_067:rdptr_g1p|counter5a10                                                             ; 22      ;
; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_067:rdptr_g1p|counter5a8                                                              ; 22      ;
; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_067:rdptr_g1p|counter5a6                                                              ; 22      ;
; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_067:rdptr_g1p|counter5a3                                                              ; 22      ;
; Tx_MAC:Tx_MAC_inst|Tx_data[6]~62                                                                                                                                                                              ; 22      ;
; Apollo:Apollo_inst|state[2]                                                                                                                                                                                   ; 22      ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|write_reg                                                                                         ; 22      ;
; receiver2:receiver_inst3|cordic:cordic_inst|Z[13][6]                                                                                                                                                          ; 22      ;
; receiver2:receiver_inst4|cordic:cordic_inst|Z[13][6]                                                                                                                                                          ; 22      ;
; receiver:receiver_inst0|cordic:cordic_inst|Z[13][6]                                                                                                                                                           ; 22      ;
; receiver:receiver_inst2|cordic:cordic_inst|Z[13][6]                                                                                                                                                           ; 22      ;
; receiver:receiver_inst1|cordic:cordic_inst|Z[13][6]                                                                                                                                                           ; 22      ;
; cpl_cordic:cordic_inst|Z[14][5]                                                                                                                                                                               ; 22      ;
; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|valid_rdreq~0                                                                                                                     ; 21      ;
; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|valid_wrreq~0                                                                                                                     ; 21      ;
; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_067:rdptr_g1p|counter5a11                                                             ; 21      ;
; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_067:rdptr_g1p|counter5a9                                                              ; 21      ;
; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_067:rdptr_g1p|counter5a7                                                              ; 21      ;
; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_067:rdptr_g1p|counter5a4                                                              ; 21      ;
; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_067:rdptr_g1p|counter5a1                                                              ; 21      ;
; Apollo:Apollo_inst|state[1]                                                                                                                                                                                   ; 21      ;
; MDIO:MDIO_inst|write[0]                                                                                                                                                                                       ; 21      ;
; receiver2:receiver_inst4|cordic:cordic_inst|phase[31]                                                                                                                                                         ; 21      ;
; Hermes_Tx_fifo_ctrl:TXFC|AD_state~5                                                                                                                                                                           ; 20      ;
; Tx_MAC:Tx_MAC_inst|Tx_data[6]~323                                                                                                                                                                             ; 20      ;
; I2S_xmit:LR|TLV_state~3                                                                                                                                                                                       ; 20      ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|valid_wreq~0                         ; 20      ;
; IF_Rx_fifo_rreq~1                                                                                                                                                                                             ; 20      ;
; receiver2:receiver_inst3|cordic:cordic_inst|phase[31]~94                                                                                                                                                      ; 20      ;
; receiver2:receiver_inst3|cordic:cordic_inst|Z[14][5]                                                                                                                                                          ; 20      ;
; receiver2:receiver_inst4|cordic:cordic_inst|Z[14][5]                                                                                                                                                          ; 20      ;
; receiver:receiver_inst0|cordic:cordic_inst|Z[14][5]                                                                                                                                                           ; 20      ;
; receiver:receiver_inst2|cordic:cordic_inst|Z[14][5]                                                                                                                                                           ; 20      ;
; receiver:receiver_inst1|cordic:cordic_inst|Z[14][5]                                                                                                                                                           ; 20      ;
; receiver2:receiver_inst3|cordic:cordic_inst|Add195~0                                                                                                                                                          ; 19      ;
; receiver2:receiver_inst3|cordic:cordic_inst|Add189~0                                                                                                                                                          ; 19      ;
; receiver2:receiver_inst4|cordic:cordic_inst|Add195~0                                                                                                                                                          ; 19      ;
; receiver2:receiver_inst4|cordic:cordic_inst|Add189~0                                                                                                                                                          ; 19      ;
; receiver:receiver_inst0|cordic:cordic_inst|Add195~0                                                                                                                                                           ; 19      ;
; receiver:receiver_inst2|cordic:cordic_inst|Add195~0                                                                                                                                                           ; 19      ;
; receiver:receiver_inst1|cordic:cordic_inst|Add195~0                                                                                                                                                           ; 19      ;
; receiver:receiver_inst0|cordic:cordic_inst|Add189~0                                                                                                                                                           ; 19      ;
; receiver:receiver_inst2|cordic:cordic_inst|Add189~0                                                                                                                                                           ; 19      ;
; receiver:receiver_inst1|cordic:cordic_inst|Add189~0                                                                                                                                                           ; 19      ;
; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|valid_rdreq~0                                                                                               ; 19      ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|stage3_reg                                                                                        ; 19      ;
; Rx_MAC:Rx_MAC_inst|PHY_output[8]                                                                                                                                                                              ; 19      ;
; Rx_MAC:Rx_MAC_inst|left_shift[3]                                                                                                                                                                              ; 19      ;
; Rx_MAC:Rx_MAC_inst|left_shift[0]                                                                                                                                                                              ; 19      ;
; Rx_MAC:Rx_MAC_inst|left_shift[1]                                                                                                                                                                              ; 19      ;
; Hermes_ADC:ADC_SPI|bit_cnt[0]                                                                                                                                                                                 ; 19      ;
; Hermes_ADC:ADC_SPI|bit_cnt[1]                                                                                                                                                                                 ; 19      ;
; MDIO:MDIO_inst|write[1]                                                                                                                                                                                       ; 19      ;
; cpl_cordic:cordic_inst|Z[15][4]                                                                                                                                                                               ; 19      ;
; Tx_MAC:Tx_MAC_inst|ck_count[5]                                                                                                                                                                                ; 19      ;
; MDIO:MDIO_inst|read[1]                                                                                                                                                                                        ; 19      ;
; receiver2:receiver_inst3|cordic:cordic_inst|Add179~0                                                                                                                                                          ; 18      ;
; receiver2:receiver_inst3|cordic:cordic_inst|Add185~0                                                                                                                                                          ; 18      ;
; receiver2:receiver_inst4|cordic:cordic_inst|Add179~0                                                                                                                                                          ; 18      ;
; receiver2:receiver_inst4|cordic:cordic_inst|Add185~0                                                                                                                                                          ; 18      ;
; receiver:receiver_inst0|cordic:cordic_inst|Add179~0                                                                                                                                                           ; 18      ;
; receiver:receiver_inst0|cordic:cordic_inst|Add185~0                                                                                                                                                           ; 18      ;
; receiver:receiver_inst2|cordic:cordic_inst|Add179~0                                                                                                                                                           ; 18      ;
; receiver:receiver_inst2|cordic:cordic_inst|Add185~0                                                                                                                                                           ; 18      ;
; receiver:receiver_inst1|cordic:cordic_inst|Add179~0                                                                                                                                                           ; 18      ;
; receiver:receiver_inst1|cordic:cordic_inst|Add185~0                                                                                                                                                           ; 18      ;
; I2S_rcv:MIC|Equal2~2                                                                                                                                                                                          ; 18      ;
; debounce:de_dot|count[0]~19                                                                                                                                                                                   ; 18      ;
; debounce:de_dot|clean_pb~1                                                                                                                                                                                    ; 18      ;
; debounce:de_dash|count[0]~19                                                                                                                                                                                  ; 18      ;
; debounce:de_dash|clean_pb~1                                                                                                                                                                                   ; 18      ;
; debounce:de_PTT|count[0]~19                                                                                                                                                                                   ; 18      ;
; debounce:de_PTT|clean_pb~1                                                                                                                                                                                    ; 18      ;
; cpl_cordic:cordic_inst|Add189~0                                                                                                                                                                               ; 18      ;
; Tx_MAC:Tx_MAC_inst|Selector94~0                                                                                                                                                                               ; 18      ;
; Tx_MAC:Tx_MAC_inst|Tx_data[6]~433                                                                                                                                                                             ; 18      ;
; Tx_MAC:Tx_MAC_inst|Tx_data[6]~415                                                                                                                                                                             ; 18      ;
; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|wrptr_g[2]                                                                                          ; 18      ;
; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|wrptr_g[1]                                                                                          ; 18      ;
; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|wrptr_g[4]                                                                                          ; 18      ;
; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|wrptr_g[3]                                                                                          ; 18      ;
; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|wrptr_g[6]                                                                                          ; 18      ;
; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|wrptr_g[5]                                                                                          ; 18      ;
; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|wrptr_g[8]                                                                                          ; 18      ;
; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|wrptr_g[7]                                                                                          ; 18      ;
; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|wrptr_g[10]                                                                                         ; 18      ;
; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|wrptr_g[9]                                                                                          ; 18      ;
; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|wrptr_g[12]                                                                                         ; 18      ;
; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|wrptr_g[11]                                                                                         ; 18      ;
; Rx_MAC:Rx_MAC_inst|left_shift[2]                                                                                                                                                                              ; 18      ;
; Tx_MAC:Tx_MAC_inst|Equal0~16                                                                                                                                                                                  ; 18      ;
; start_up[1]                                                                                                                                                                                                   ; 18      ;
; start_up[0]                                                                                                                                                                                                   ; 18      ;
; Hermes_ADC:ADC_SPI|bit_cnt[2]                                                                                                                                                                                 ; 18      ;
; receiver2:receiver_inst3|cordic:cordic_inst|Mux16~0                                                                                                                                                           ; 17      ;
; receiver2:receiver_inst4|cordic:cordic_inst|Mux16~0                                                                                                                                                           ; 17      ;
; receiver2:receiver_inst3|cordic:cordic_inst|Add174~0                                                                                                                                                          ; 17      ;
; receiver2:receiver_inst3|cordic:cordic_inst|Add168~0                                                                                                                                                          ; 17      ;
; receiver2:receiver_inst4|cordic:cordic_inst|Add174~0                                                                                                                                                          ; 17      ;
; receiver2:receiver_inst4|cordic:cordic_inst|Add168~0                                                                                                                                                          ; 17      ;
; receiver:receiver_inst0|cordic:cordic_inst|Add174~0                                                                                                                                                           ; 17      ;
; receiver:receiver_inst0|cordic:cordic_inst|Add168~0                                                                                                                                                           ; 17      ;
; receiver:receiver_inst2|cordic:cordic_inst|Add174~0                                                                                                                                                           ; 17      ;
; receiver:receiver_inst2|cordic:cordic_inst|Add168~0                                                                                                                                                           ; 17      ;
; receiver:receiver_inst1|cordic:cordic_inst|Add174~0                                                                                                                                                           ; 17      ;
; receiver:receiver_inst1|cordic:cordic_inst|Add168~0                                                                                                                                                           ; 17      ;
; receiver2:receiver_inst3|varcic:varcic_inst_I1|Equal0~7                                                                                                                                                       ; 17      ;
; state.IDLE~0                                                                                                                                                                                                  ; 17      ;
; cpl_cordic:cordic_inst|Add178~0                                                                                                                                                                               ; 17      ;
; cpl_cordic:cordic_inst|Add172~0                                                                                                                                                                               ; 17      ;
; Hermes_Tx_fifo_ctrl:TXFC|AD_state.AD_SEND_PJ~0                                                                                                                                                                ; 17      ;
; Tx_MAC:Tx_MAC_inst|Tx_data[1]~703                                                                                                                                                                             ; 17      ;
; Tx_MAC:Tx_MAC_inst|Tx_data[0]~444                                                                                                                                                                             ; 17      ;
; I2S_xmit:LR|TLV_state.TLV_WH~0                                                                                                                                                                                ; 17      ;
; cpl_cordic:cordic_inst|Add193~0                                                                                                                                                                               ; 17      ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|busy_det_reg                                                                                      ; 17      ;
; Rx_MAC:Rx_MAC_inst|PHY_output[19]                                                                                                                                                                             ; 17      ;
; Rx_MAC:Rx_MAC_inst|PHY_output[17]                                                                                                                                                                             ; 17      ;
; Rx_MAC:Rx_MAC_inst|PHY_output[10]                                                                                                                                                                             ; 17      ;
; Rx_MAC:Rx_MAC_inst|PHY_output[41]                                                                                                                                                                             ; 17      ;
; Tx_MAC:Tx_MAC_inst|state_Tx.DHCP_REQUEST_RENEW~0                                                                                                                                                              ; 17      ;
; Selector39~0                                                                                                                                                                                                  ; 17      ;
; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|out_address_reg_b[0]                                                       ; 17      ;
; Hermes_ADC:ADC_SPI|bit_cnt[3]                                                                                                                                                                                 ; 17      ;
; receiver:receiver_inst0|cordic:cordic_inst|phase[30]~92                                                                                                                                                       ; 17      ;
; receiver:receiver_inst2|cordic:cordic_inst|phase[30]~92                                                                                                                                                       ; 17      ;
; receiver:receiver_inst1|cordic:cordic_inst|phase[30]~92                                                                                                                                                       ; 17      ;
; receiver2:receiver_inst3|cordic:cordic_inst|Z[15][4]                                                                                                                                                          ; 17      ;
; receiver2:receiver_inst4|cordic:cordic_inst|Z[15][4]                                                                                                                                                          ; 17      ;
; receiver:receiver_inst0|cordic:cordic_inst|Z[15][4]                                                                                                                                                           ; 17      ;
; receiver:receiver_inst2|cordic:cordic_inst|Z[15][4]                                                                                                                                                           ; 17      ;
; receiver:receiver_inst1|cordic:cordic_inst|Z[15][4]                                                                                                                                                           ; 17      ;
; Rx_MAC:Rx_MAC_inst|ping_count[2]                                                                                                                                                                              ; 17      ;
; Rx_MAC:Rx_MAC_inst|ping_count[0]                                                                                                                                                                              ; 17      ;
; INA[0]~input                                                                                                                                                                                                  ; 16      ;
; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_067:rdptr_g1p|counter5a0~_wirecell                                                    ; 16      ;
; IF_PWM_state.PWM_I_AUDIO~0                                                                                                                                                                                    ; 16      ;
; IF_PWM_state.PWM_Q_AUDIO~0                                                                                                                                                                                    ; 16      ;
; receiver2:receiver_inst3|cordic:cordic_inst|Add157~0                                                                                                                                                          ; 16      ;
; receiver2:receiver_inst3|cordic:cordic_inst|Add163~0                                                                                                                                                          ; 16      ;
; receiver2:receiver_inst4|cordic:cordic_inst|Add157~0                                                                                                                                                          ; 16      ;
; receiver2:receiver_inst4|cordic:cordic_inst|Add163~0                                                                                                                                                          ; 16      ;
; FirInterp8_1024:fi|rstate.rWait~0                                                                                                                                                                             ; 16      ;
; receiver:receiver_inst0|cordic:cordic_inst|Add157~0                                                                                                                                                           ; 16      ;
; receiver:receiver_inst0|cordic:cordic_inst|Add163~0                                                                                                                                                           ; 16      ;
; receiver:receiver_inst2|cordic:cordic_inst|Add157~0                                                                                                                                                           ; 16      ;
; receiver:receiver_inst2|cordic:cordic_inst|Add163~0                                                                                                                                                           ; 16      ;
; receiver:receiver_inst1|cordic:cordic_inst|Add157~0                                                                                                                                                           ; 16      ;
; receiver:receiver_inst1|cordic:cordic_inst|Add163~0                                                                                                                                                           ; 16      ;
; FirInterp8_1024:fi|rstate~12                                                                                                                                                                                  ; 16      ;
; receiver2:receiver_inst3|firX2R2:fir3|Equal0~0                                                                                                                                                                ; 16      ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|reg_q[47]~0                                                                                                                                                   ; 16      ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|reg_q[47]~0                                                                                                                                                   ; 16      ;
; I2S_rcv:MIC|always0~1                                                                                                                                                                                         ; 16      ;
; FIFO:RXF|mem~7                                                                                                                                                                                                ; 16      ;
; I2S_rcv:MIC|xData_rdy                                                                                                                                                                                         ; 16      ;
; IF_PWM_state.PWM_LEFT~0                                                                                                                                                                                       ; 16      ;
; IF_PWM_state.PWM_RIGHT~0                                                                                                                                                                                      ; 16      ;
; receiver:receiver_inst0|firX8R8:fir2|wstate[2]                                                                                                                                                                ; 16      ;
; cpl_cordic:cordic_inst|Add161~0                                                                                                                                                                               ; 16      ;
; cpl_cordic:cordic_inst|Add167~0                                                                                                                                                                               ; 16      ;
; Tx_MAC:Tx_MAC_inst|Add49~83                                                                                                                                                                                   ; 16      ;
; Tx_MAC:Tx_MAC_inst|Add49~81                                                                                                                                                                                   ; 16      ;
; Apollo:Apollo_inst|timeoutCount~45                                                                                                                                                                            ; 16      ;
; Rx_MAC:Rx_MAC_inst|UDP_check[0]~0                                                                                                                                                                             ; 16      ;
; Tx_MAC:Tx_MAC_inst|Mux0~6                                                                                                                                                                                     ; 16      ;
; Tx_MAC:Tx_MAC_inst|Mux4~0                                                                                                                                                                                     ; 16      ;
; Hermes_Tx_fifo_ctrl:TXFC|Selector27~5                                                                                                                                                                         ; 16      ;
; Rx_MAC:Rx_MAC_inst|Decoder2~19                                                                                                                                                                                ; 16      ;
; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_atj1:auto_generated|altsyncram_vj31:fifo_ram|decode_477:decode12|w_anode721w[2]~0                                                        ; 16      ;
; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_atj1:auto_generated|altsyncram_vj31:fifo_ram|decode_477:decode12|w_anode692w[2]~0                                                        ; 16      ;
; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_atj1:auto_generated|altsyncram_vj31:fifo_ram|decode_477:decode12|w_anode713w[2]~0                                                        ; 16      ;
; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_atj1:auto_generated|altsyncram_vj31:fifo_ram|decode_477:decode12|w_anode705w[2]~0                                                        ; 16      ;
; cpl_cordic:cordic_inst|Add183~0                                                                                                                                                                               ; 16      ;
; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|valid_wrreq~0                                                                                       ; 16      ;
; Rx_MAC:Rx_MAC_inst|Equal36~0                                                                                                                                                                                  ; 16      ;
; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.UDP~0                                                                                                                                                                         ; 16      ;
; Equal2~7                                                                                                                                                                                                      ; 16      ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|wire_addr_reg_ena[0]                                                                              ; 16      ;
; Rx_MAC:Rx_MAC_inst|PHY_output[16]                                                                                                                                                                             ; 16      ;
; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|decode_177:decode12|eq_node[0]                                             ; 16      ;
; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|wrptr_g[0]                                                                                          ; 16      ;
; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|decode_177:decode12|eq_node[1]                                             ; 16      ;
; always20~4                                                                                                                                                                                                    ; 16      ;
; MDIO:MDIO_inst|write[2]                                                                                                                                                                                       ; 16      ;
; IF_RAND                                                                                                                                                                                                       ; 16      ;
; receiver2:receiver_inst3|cordic:cordic_inst|Add152~0                                                                                                                                                          ; 15      ;
; receiver2:receiver_inst3|cordic:cordic_inst|Add146~0                                                                                                                                                          ; 15      ;
; receiver2:receiver_inst4|cordic:cordic_inst|Add152~0                                                                                                                                                          ; 15      ;
; receiver2:receiver_inst4|cordic:cordic_inst|Add146~0                                                                                                                                                          ; 15      ;
; receiver:receiver_inst0|cordic:cordic_inst|Add152~0                                                                                                                                                           ; 15      ;
; receiver:receiver_inst0|cordic:cordic_inst|Add146~0                                                                                                                                                           ; 15      ;
; receiver:receiver_inst2|cordic:cordic_inst|Add152~0                                                                                                                                                           ; 15      ;
; receiver:receiver_inst2|cordic:cordic_inst|Add146~0                                                                                                                                                           ; 15      ;
; receiver:receiver_inst1|cordic:cordic_inst|Add152~0                                                                                                                                                           ; 15      ;
; receiver:receiver_inst1|cordic:cordic_inst|Add146~0                                                                                                                                                           ; 15      ;
; FirInterp8_1024:fi|rstate~14                                                                                                                                                                                  ; 15      ;
; receiver2:receiver_inst3|firX2R2:fir3|waddr[0]                                                                                                                                                                ; 15      ;
; cpl_cordic:cordic_inst|Add156~0                                                                                                                                                                               ; 15      ;
; cpl_cordic:cordic_inst|Add150~0                                                                                                                                                                               ; 15      ;
; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_kah1:auto_generated|valid_wrreq~0                                                                                                    ; 15      ;
; Rx_MAC:Rx_MAC_inst|Decoder2~20                                                                                                                                                                                ; 15      ;
; Rx_MAC:Rx_MAC_inst|num_blocks[13]~0                                                                                                                                                                           ; 15      ;
; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.PING~0                                                                                                                                                                        ; 15      ;
; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.ARP~0                                                                                                                                                                         ; 15      ;
; Tx_MAC:Tx_MAC_inst|Tx_data[6]~424                                                                                                                                                                             ; 15      ;
; Tx_MAC:Tx_MAC_inst|Tx_data[0]~410                                                                                                                                                                             ; 15      ;
; I2S_xmit:LR|data[9]~18                                                                                                                                                                                        ; 15      ;
; Rx_MAC:Rx_MAC_inst|PHY_output[31]                                                                                                                                                                             ; 15      ;
; Rx_MAC:Rx_MAC_inst|PHY_output[30]                                                                                                                                                                             ; 15      ;
; Rx_MAC:Rx_MAC_inst|PHY_output[29]                                                                                                                                                                             ; 15      ;
; Rx_MAC:Rx_MAC_inst|PHY_output[28]                                                                                                                                                                             ; 15      ;
; Rx_MAC:Rx_MAC_inst|PHY_output[27]                                                                                                                                                                             ; 15      ;
; Rx_MAC:Rx_MAC_inst|PHY_output[26]                                                                                                                                                                             ; 15      ;
; Rx_MAC:Rx_MAC_inst|PHY_output[25]                                                                                                                                                                             ; 15      ;
; Rx_MAC:Rx_MAC_inst|PHY_output[24]                                                                                                                                                                             ; 15      ;
; Rx_MAC:Rx_MAC_inst|PHY_output[23]                                                                                                                                                                             ; 15      ;
; Rx_MAC:Rx_MAC_inst|PHY_output[22]                                                                                                                                                                             ; 15      ;
; Rx_MAC:Rx_MAC_inst|PHY_output[21]                                                                                                                                                                             ; 15      ;
; Rx_MAC:Rx_MAC_inst|PHY_output[20]                                                                                                                                                                             ; 15      ;
; Rx_MAC:Rx_MAC_inst|PHY_output[18]                                                                                                                                                                             ; 15      ;
; Rx_MAC:Rx_MAC_inst|PHY_output[13]                                                                                                                                                                             ; 15      ;
; Rx_MAC:Rx_MAC_inst|PHY_output[12]                                                                                                                                                                             ; 15      ;
; Rx_MAC:Rx_MAC_inst|PHY_output[9]                                                                                                                                                                              ; 15      ;
; cdc_sync:freq4|sigb[5]                                                                                                                                                                                        ; 15      ;
; cdc_sync:freq4|sigb[6]                                                                                                                                                                                        ; 15      ;
; cdc_sync:freq4|sigb[7]                                                                                                                                                                                        ; 15      ;
; cdc_sync:freq4|sigb[8]                                                                                                                                                                                        ; 15      ;
; cdc_sync:freq4|sigb[9]                                                                                                                                                                                        ; 15      ;
; cdc_sync:freq4|sigb[10]                                                                                                                                                                                       ; 15      ;
; cdc_sync:freq4|sigb[11]                                                                                                                                                                                       ; 15      ;
; cdc_sync:freq4|sigb[12]                                                                                                                                                                                       ; 15      ;
; cdc_sync:freq4|sigb[13]                                                                                                                                                                                       ; 15      ;
; cdc_sync:freq4|sigb[14]                                                                                                                                                                                       ; 15      ;
; cdc_sync:freq4|sigb[15]                                                                                                                                                                                       ; 15      ;
; cdc_sync:freq4|sigb[16]                                                                                                                                                                                       ; 15      ;
; cdc_sync:freq4|sigb[17]                                                                                                                                                                                       ; 15      ;
; cdc_sync:freq4|sigb[18]                                                                                                                                                                                       ; 15      ;
; cdc_sync:freq4|sigb[19]                                                                                                                                                                                       ; 15      ;
; cdc_sync:freq4|sigb[20]                                                                                                                                                                                       ; 15      ;
; cdc_sync:freq4|sigb[21]                                                                                                                                                                                       ; 15      ;
; cdc_sync:freq4|sigb[22]                                                                                                                                                                                       ; 15      ;
; cdc_sync:freq4|sigb[23]                                                                                                                                                                                       ; 15      ;
; cdc_sync:freq4|sigb[24]                                                                                                                                                                                       ; 15      ;
; cdc_sync:freq4|sigb[25]                                                                                                                                                                                       ; 15      ;
; cdc_sync:freq4|sigb[26]                                                                                                                                                                                       ; 15      ;
; cdc_sync:freq4|sigb[27]                                                                                                                                                                                       ; 15      ;
; cdc_sync:freq4|sigb[28]                                                                                                                                                                                       ; 15      ;
; cdc_sync:freq4|sigb[29]                                                                                                                                                                                       ; 15      ;
; cdc_sync:freq4|sigb[30]                                                                                                                                                                                       ; 15      ;
; cdc_sync:freq4|sigb[31]                                                                                                                                                                                       ; 15      ;
; cdc_sync:freq3|sigb[5]                                                                                                                                                                                        ; 15      ;
; cdc_sync:freq3|sigb[6]                                                                                                                                                                                        ; 15      ;
; cdc_sync:freq3|sigb[7]                                                                                                                                                                                        ; 15      ;
; cdc_sync:freq3|sigb[8]                                                                                                                                                                                        ; 15      ;
; cdc_sync:freq3|sigb[9]                                                                                                                                                                                        ; 15      ;
; cdc_sync:freq3|sigb[10]                                                                                                                                                                                       ; 15      ;
; cdc_sync:freq3|sigb[11]                                                                                                                                                                                       ; 15      ;
; cdc_sync:freq3|sigb[12]                                                                                                                                                                                       ; 15      ;
; cdc_sync:freq3|sigb[13]                                                                                                                                                                                       ; 15      ;
; cdc_sync:freq3|sigb[14]                                                                                                                                                                                       ; 15      ;
; cdc_sync:freq3|sigb[15]                                                                                                                                                                                       ; 15      ;
; cdc_sync:freq3|sigb[16]                                                                                                                                                                                       ; 15      ;
; cdc_sync:freq3|sigb[17]                                                                                                                                                                                       ; 15      ;
; cdc_sync:freq3|sigb[18]                                                                                                                                                                                       ; 15      ;
; cdc_sync:freq3|sigb[19]                                                                                                                                                                                       ; 15      ;
; cdc_sync:freq3|sigb[20]                                                                                                                                                                                       ; 15      ;
; cdc_sync:freq3|sigb[21]                                                                                                                                                                                       ; 15      ;
; cdc_sync:freq3|sigb[22]                                                                                                                                                                                       ; 15      ;
; cdc_sync:freq3|sigb[23]                                                                                                                                                                                       ; 15      ;
; cdc_sync:freq3|sigb[24]                                                                                                                                                                                       ; 15      ;
; cdc_sync:freq3|sigb[25]                                                                                                                                                                                       ; 15      ;
; cdc_sync:freq3|sigb[26]                                                                                                                                                                                       ; 15      ;
; cdc_sync:freq3|sigb[27]                                                                                                                                                                                       ; 15      ;
; cdc_sync:freq3|sigb[28]                                                                                                                                                                                       ; 15      ;
; cdc_sync:freq3|sigb[29]                                                                                                                                                                                       ; 15      ;
; cdc_sync:freq3|sigb[30]                                                                                                                                                                                       ; 15      ;
; cdc_sync:freq3|sigb[31]                                                                                                                                                                                       ; 15      ;
; cdc_sync:freq2|sigb[5]                                                                                                                                                                                        ; 15      ;
; cdc_sync:freq2|sigb[6]                                                                                                                                                                                        ; 15      ;
; cdc_sync:freq2|sigb[7]                                                                                                                                                                                        ; 15      ;
; cdc_sync:freq2|sigb[8]                                                                                                                                                                                        ; 15      ;
; cdc_sync:freq2|sigb[9]                                                                                                                                                                                        ; 15      ;
; cdc_sync:freq2|sigb[10]                                                                                                                                                                                       ; 15      ;
; cdc_sync:freq2|sigb[11]                                                                                                                                                                                       ; 15      ;
; cdc_sync:freq2|sigb[12]                                                                                                                                                                                       ; 15      ;
; cdc_sync:freq2|sigb[13]                                                                                                                                                                                       ; 15      ;
; cdc_sync:freq2|sigb[14]                                                                                                                                                                                       ; 15      ;
; cdc_sync:freq2|sigb[15]                                                                                                                                                                                       ; 15      ;
; cdc_sync:freq2|sigb[16]                                                                                                                                                                                       ; 15      ;
; cdc_sync:freq2|sigb[17]                                                                                                                                                                                       ; 15      ;
; cdc_sync:freq2|sigb[18]                                                                                                                                                                                       ; 15      ;
; cdc_sync:freq2|sigb[19]                                                                                                                                                                                       ; 15      ;
; cdc_sync:freq2|sigb[20]                                                                                                                                                                                       ; 15      ;
; cdc_sync:freq2|sigb[21]                                                                                                                                                                                       ; 15      ;
; cdc_sync:freq2|sigb[22]                                                                                                                                                                                       ; 15      ;
; cdc_sync:freq2|sigb[23]                                                                                                                                                                                       ; 15      ;
; cdc_sync:freq2|sigb[24]                                                                                                                                                                                       ; 15      ;
; cdc_sync:freq2|sigb[25]                                                                                                                                                                                       ; 15      ;
; cdc_sync:freq2|sigb[26]                                                                                                                                                                                       ; 15      ;
; cdc_sync:freq2|sigb[27]                                                                                                                                                                                       ; 15      ;
; cdc_sync:freq2|sigb[28]                                                                                                                                                                                       ; 15      ;
; cdc_sync:freq2|sigb[29]                                                                                                                                                                                       ; 15      ;
; cdc_sync:freq2|sigb[30]                                                                                                                                                                                       ; 15      ;
; cdc_sync:freq2|sigb[31]                                                                                                                                                                                       ; 15      ;
; cdc_sync:freq5|sigb[5]                                                                                                                                                                                        ; 15      ;
; cdc_sync:freq1|sigb[5]                                                                                                                                                                                        ; 15      ;
; cdc_sync:freq5|sigb[6]                                                                                                                                                                                        ; 15      ;
; cdc_sync:freq1|sigb[6]                                                                                                                                                                                        ; 15      ;
; cdc_sync:freq5|sigb[7]                                                                                                                                                                                        ; 15      ;
; cdc_sync:freq1|sigb[7]                                                                                                                                                                                        ; 15      ;
; cdc_sync:freq5|sigb[8]                                                                                                                                                                                        ; 15      ;
; cdc_sync:freq1|sigb[8]                                                                                                                                                                                        ; 15      ;
; cdc_sync:freq5|sigb[9]                                                                                                                                                                                        ; 15      ;
; cdc_sync:freq1|sigb[9]                                                                                                                                                                                        ; 15      ;
; cdc_sync:freq5|sigb[10]                                                                                                                                                                                       ; 15      ;
; cdc_sync:freq1|sigb[10]                                                                                                                                                                                       ; 15      ;
; cdc_sync:freq5|sigb[11]                                                                                                                                                                                       ; 15      ;
; cdc_sync:freq1|sigb[11]                                                                                                                                                                                       ; 15      ;
; cdc_sync:freq5|sigb[12]                                                                                                                                                                                       ; 15      ;
; cdc_sync:freq1|sigb[12]                                                                                                                                                                                       ; 15      ;
; cdc_sync:freq5|sigb[13]                                                                                                                                                                                       ; 15      ;
; cdc_sync:freq1|sigb[13]                                                                                                                                                                                       ; 15      ;
; cdc_sync:freq5|sigb[14]                                                                                                                                                                                       ; 15      ;
; cdc_sync:freq1|sigb[14]                                                                                                                                                                                       ; 15      ;
; cdc_sync:freq5|sigb[15]                                                                                                                                                                                       ; 15      ;
; cdc_sync:freq1|sigb[15]                                                                                                                                                                                       ; 15      ;
; cdc_sync:freq5|sigb[16]                                                                                                                                                                                       ; 15      ;
; cdc_sync:freq1|sigb[16]                                                                                                                                                                                       ; 15      ;
; cdc_sync:freq5|sigb[17]                                                                                                                                                                                       ; 15      ;
; cdc_sync:freq1|sigb[17]                                                                                                                                                                                       ; 15      ;
; cdc_sync:freq5|sigb[18]                                                                                                                                                                                       ; 15      ;
; cdc_sync:freq1|sigb[18]                                                                                                                                                                                       ; 15      ;
; cdc_sync:freq5|sigb[19]                                                                                                                                                                                       ; 15      ;
; cdc_sync:freq1|sigb[19]                                                                                                                                                                                       ; 15      ;
; cdc_sync:freq5|sigb[20]                                                                                                                                                                                       ; 15      ;
; cdc_sync:freq1|sigb[20]                                                                                                                                                                                       ; 15      ;
; cdc_sync:freq5|sigb[21]                                                                                                                                                                                       ; 15      ;
; cdc_sync:freq1|sigb[21]                                                                                                                                                                                       ; 15      ;
; cdc_sync:freq5|sigb[22]                                                                                                                                                                                       ; 15      ;
; cdc_sync:freq1|sigb[22]                                                                                                                                                                                       ; 15      ;
; cdc_sync:freq5|sigb[23]                                                                                                                                                                                       ; 15      ;
; cdc_sync:freq1|sigb[23]                                                                                                                                                                                       ; 15      ;
; cdc_sync:freq5|sigb[24]                                                                                                                                                                                       ; 15      ;
; cdc_sync:freq1|sigb[24]                                                                                                                                                                                       ; 15      ;
; cdc_sync:freq5|sigb[25]                                                                                                                                                                                       ; 15      ;
; cdc_sync:freq1|sigb[25]                                                                                                                                                                                       ; 15      ;
; cdc_sync:freq1|sigb[26]                                                                                                                                                                                       ; 15      ;
; cdc_sync:freq5|sigb[27]                                                                                                                                                                                       ; 15      ;
; cdc_sync:freq1|sigb[27]                                                                                                                                                                                       ; 15      ;
; cdc_sync:freq5|sigb[28]                                                                                                                                                                                       ; 15      ;
; cdc_sync:freq1|sigb[28]                                                                                                                                                                                       ; 15      ;
; cdc_sync:freq5|sigb[29]                                                                                                                                                                                       ; 15      ;
; cdc_sync:freq1|sigb[29]                                                                                                                                                                                       ; 15      ;
; cdc_sync:freq5|sigb[30]                                                                                                                                                                                       ; 15      ;
; cdc_sync:freq1|sigb[30]                                                                                                                                                                                       ; 15      ;
; cdc_sync:freq5|sigb[31]                                                                                                                                                                                       ; 15      ;
; cdc_sync:freq1|sigb[31]                                                                                                                                                                                       ; 15      ;
; cdc_sync:freq5|sigb[26]                                                                                                                                                                                       ; 15      ;
; Apollo:Apollo_inst|message[13]~18                                                                                                                                                                             ; 15      ;
; Apollo:Apollo_inst|message[13]~15                                                                                                                                                                             ; 15      ;
; EEPROM:EEPROM_inst|EEPROM_read[4]~15                                                                                                                                                                          ; 15      ;
; Tx_MAC:Tx_MAC_inst|Equal0~9                                                                                                                                                                                   ; 15      ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|write_rstat_reg                                                                                   ; 15      ;
; cpl_cordic:cordic_inst|Z[16][3]                                                                                                                                                                               ; 15      ;
; SPI:Alex_SPI_Tx|data_count[4]                                                                                                                                                                                 ; 15      ;
; receiver2:receiver_inst3|cordic:cordic_inst|Add135~0                                                                                                                                                          ; 14      ;
; receiver2:receiver_inst3|cordic:cordic_inst|Add141~0                                                                                                                                                          ; 14      ;
; receiver2:receiver_inst4|cordic:cordic_inst|Add135~0                                                                                                                                                          ; 14      ;
; receiver2:receiver_inst4|cordic:cordic_inst|Add141~0                                                                                                                                                          ; 14      ;
; FirInterp8_1024:fi|caddr[3]~17                                                                                                                                                                                ; 14      ;
; receiver:receiver_inst0|cordic:cordic_inst|Add135~0                                                                                                                                                           ; 14      ;
; receiver:receiver_inst0|cordic:cordic_inst|Add141~0                                                                                                                                                           ; 14      ;
; receiver:receiver_inst2|cordic:cordic_inst|Add135~0                                                                                                                                                           ; 14      ;
; receiver:receiver_inst2|cordic:cordic_inst|Add141~0                                                                                                                                                           ; 14      ;
; receiver:receiver_inst1|cordic:cordic_inst|Add135~0                                                                                                                                                           ; 14      ;
; receiver:receiver_inst1|cordic:cordic_inst|Add141~0                                                                                                                                                           ; 14      ;
; FirInterp8_1024:fi|rstate~13                                                                                                                                                                                  ; 14      ;
; receiver2:receiver_inst3|firX4R4:fir2|waddr[0]                                                                                                                                                                ; 14      ;
; cpl_cordic:cordic_inst|Add139~0                                                                                                                                                                               ; 14      ;
; cpl_cordic:cordic_inst|Add145~0                                                                                                                                                                               ; 14      ;
; temp_ADC[11]                                                                                                                                                                                                  ; 14      ;
; temp_ADC[3]                                                                                                                                                                                                   ; 14      ;
; temp_ADC[7]                                                                                                                                                                                                   ; 14      ;
; temp_ADC[10]                                                                                                                                                                                                  ; 14      ;
; temp_ADC[2]                                                                                                                                                                                                   ; 14      ;
; temp_ADC[14]                                                                                                                                                                                                  ; 14      ;
; temp_ADC[6]                                                                                                                                                                                                   ; 14      ;
; temp_ADC[9]                                                                                                                                                                                                   ; 14      ;
; temp_ADC[1]                                                                                                                                                                                                   ; 14      ;
; temp_ADC[13]                                                                                                                                                                                                  ; 14      ;
; temp_ADC[5]                                                                                                                                                                                                   ; 14      ;
; temp_ADC[8]                                                                                                                                                                                                   ; 14      ;
; Hermes_Tx_fifo_ctrl:TXFC|AD_state.AD_SEND_CTL1_2~0                                                                                                                                                            ; 14      ;
; Rx_MAC:Rx_MAC_inst|Decoder2~9                                                                                                                                                                                 ; 14      ;
; temp_ADC[12]                                                                                                                                                                                                  ; 14      ;
; temp_ADC[4]                                                                                                                                                                                                   ; 14      ;
; ASMI_interface:ASMI_int_inst|page[1]~32                                                                                                                                                                       ; 14      ;
; Tx_MAC:Tx_MAC_inst|Tx_data[6]~426                                                                                                                                                                             ; 14      ;
; Tx_MAC:Tx_MAC_inst|Tx_data[6]~414                                                                                                                                                                             ; 14      ;
; Tx_MAC:Tx_MAC_inst|Selector171~40                                                                                                                                                                             ; 14      ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|read_buf~2                                                                                        ; 14      ;
; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.START~0                                                                                                                                                                       ; 14      ;
; Rx_MAC:Rx_MAC_inst|PHY_output[11]                                                                                                                                                                             ; 14      ;
; cdc_sync:freq4|sigb[0]                                                                                                                                                                                        ; 14      ;
; cdc_sync:freq4|sigb[1]                                                                                                                                                                                        ; 14      ;
; cdc_sync:freq4|sigb[2]                                                                                                                                                                                        ; 14      ;
; cdc_sync:freq4|sigb[3]                                                                                                                                                                                        ; 14      ;
; cdc_sync:freq4|sigb[4]                                                                                                                                                                                        ; 14      ;
; cdc_sync:freq3|sigb[0]                                                                                                                                                                                        ; 14      ;
; cdc_sync:freq3|sigb[1]                                                                                                                                                                                        ; 14      ;
; cdc_sync:freq3|sigb[2]                                                                                                                                                                                        ; 14      ;
; cdc_sync:freq3|sigb[3]                                                                                                                                                                                        ; 14      ;
; cdc_sync:freq3|sigb[4]                                                                                                                                                                                        ; 14      ;
; cdc_sync:freq2|sigb[0]                                                                                                                                                                                        ; 14      ;
; cdc_sync:freq2|sigb[1]                                                                                                                                                                                        ; 14      ;
; cdc_sync:freq2|sigb[2]                                                                                                                                                                                        ; 14      ;
; cdc_sync:freq2|sigb[3]                                                                                                                                                                                        ; 14      ;
; cdc_sync:freq2|sigb[4]                                                                                                                                                                                        ; 14      ;
; cdc_sync:freq5|sigb[0]                                                                                                                                                                                        ; 14      ;
; cdc_sync:freq5|sigb[1]                                                                                                                                                                                        ; 14      ;
; cdc_sync:freq5|sigb[2]                                                                                                                                                                                        ; 14      ;
; cdc_sync:freq5|sigb[3]                                                                                                                                                                                        ; 14      ;
; cdc_sync:freq5|sigb[4]                                                                                                                                                                                        ; 14      ;
; Tx_MAC:Tx_MAC_inst|state_Tx.METIS_DISCOVERY~0                                                                                                                                                                 ; 14      ;
; receiver:receiver_inst2|cordic:cordic_inst|X[1][4]                                                                                                                                                            ; 14      ;
; receiver2:receiver_inst3|firX2R2:fir3|waddr[6]                                                                                                                                                                ; 14      ;
; receiver2:receiver_inst3|firX2R2:fir3|waddr[5]                                                                                                                                                                ; 14      ;
; receiver2:receiver_inst3|firX2R2:fir3|waddr[4]                                                                                                                                                                ; 14      ;
; receiver2:receiver_inst3|firX2R2:fir3|waddr[3]                                                                                                                                                                ; 14      ;
; receiver2:receiver_inst3|firX2R2:fir3|waddr[2]                                                                                                                                                                ; 14      ;
; receiver2:receiver_inst3|firX2R2:fir3|waddr[1]                                                                                                                                                                ; 14      ;
; SPI:Alex_SPI_Tx|data_count[1]                                                                                                                                                                                 ; 14      ;
; receiver2:receiver_inst3|cordic:cordic_inst|Add130~0                                                                                                                                                          ; 13      ;
; receiver2:receiver_inst3|cordic:cordic_inst|Add124~0                                                                                                                                                          ; 13      ;
; receiver2:receiver_inst4|cordic:cordic_inst|Add130~0                                                                                                                                                          ; 13      ;
; receiver2:receiver_inst4|cordic:cordic_inst|Add124~0                                                                                                                                                          ; 13      ;
; receiver:receiver_inst0|cordic:cordic_inst|Add130~0                                                                                                                                                           ; 13      ;
; receiver:receiver_inst0|cordic:cordic_inst|Add124~0                                                                                                                                                           ; 13      ;
; receiver:receiver_inst2|cordic:cordic_inst|Add130~0                                                                                                                                                           ; 13      ;
; receiver:receiver_inst2|cordic:cordic_inst|Add124~0                                                                                                                                                           ; 13      ;
; receiver:receiver_inst1|cordic:cordic_inst|Add130~0                                                                                                                                                           ; 13      ;
; receiver:receiver_inst1|cordic:cordic_inst|Add124~0                                                                                                                                                           ; 13      ;
; cpl_cordic:cordic_inst|Add134~0                                                                                                                                                                               ; 13      ;
; cpl_cordic:cordic_inst|Add128~0                                                                                                                                                                               ; 13      ;
; Hermes_Tx_fifo_ctrl:TXFC|always2~2                                                                                                                                                                            ; 13      ;
; Hermes_Tx_fifo_ctrl:TXFC|AD_state.AD_SEND_MJ1~0                                                                                                                                                               ; 13      ;
; renew[1]                                                                                                                                                                                                      ; 13      ;
; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.SEND_TO_FIFO~1                                                                                                                                                                ; 13      ;
; Tx_MAC:Tx_MAC_inst|Tx_data[6]~417                                                                                                                                                                             ; 13      ;
; Tx_MAC:Tx_MAC_inst|Tx_data[6]~416                                                                                                                                                                             ; 13      ;
; Tx_MAC:Tx_MAC_inst|Tx_data[6]~304                                                                                                                                                                             ; 13      ;
; Rx_MAC:Rx_MAC_inst|PHY_output[15]                                                                                                                                                                             ; 13      ;
; Rx_MAC:Rx_MAC_inst|PHY_output[14]                                                                                                                                                                             ; 13      ;
; cdc_sync:freq1|sigb[0]                                                                                                                                                                                        ; 13      ;
; cdc_sync:freq1|sigb[1]                                                                                                                                                                                        ; 13      ;
; cdc_sync:freq1|sigb[2]                                                                                                                                                                                        ; 13      ;
; cdc_sync:freq1|sigb[3]                                                                                                                                                                                        ; 13      ;
; cdc_sync:freq1|sigb[4]                                                                                                                                                                                        ; 13      ;
; Rx_MAC:Rx_MAC_inst|PHY_output[32]                                                                                                                                                                             ; 13      ;
; Rx_MAC:Rx_MAC_inst|PHY_output[33]                                                                                                                                                                             ; 13      ;
; Tx_MAC:Tx_MAC_inst|Equal0~14                                                                                                                                                                                  ; 13      ;
; Tx_MAC:Tx_MAC_inst|state_Tx.ARP~0                                                                                                                                                                             ; 13      ;
; Rx_MAC:Rx_MAC_inst|DHCP_ACK                                                                                                                                                                                   ; 13      ;
; Hermes_ADC:ADC_SPI|ADC_address[11]                                                                                                                                                                            ; 13      ;
; Hermes_ADC:ADC_SPI|ADC_address[12]                                                                                                                                                                            ; 13      ;
; Hermes_ADC:ADC_SPI|ADC_address[13]                                                                                                                                                                            ; 13      ;
; read_MAC                                                                                                                                                                                                      ; 13      ;
; receiver2:receiver_inst3|cordic:cordic_inst|Y[0][5]                                                                                                                                                           ; 13      ;
; receiver2:receiver_inst3|cordic:cordic_inst|Z[16][3]                                                                                                                                                          ; 13      ;
; receiver2:receiver_inst4|cordic:cordic_inst|Z[16][3]                                                                                                                                                          ; 13      ;
; receiver:receiver_inst0|cordic:cordic_inst|Z[16][3]                                                                                                                                                           ; 13      ;
; receiver:receiver_inst2|cordic:cordic_inst|Z[16][3]                                                                                                                                                           ; 13      ;
; receiver:receiver_inst1|cordic:cordic_inst|Z[16][3]                                                                                                                                                           ; 13      ;
; receiver2:receiver_inst3|firX4R4:fir2|waddr[7]                                                                                                                                                                ; 13      ;
; receiver2:receiver_inst3|firX4R4:fir2|waddr[6]                                                                                                                                                                ; 13      ;
; receiver2:receiver_inst3|firX4R4:fir2|waddr[5]                                                                                                                                                                ; 13      ;
; receiver2:receiver_inst3|firX4R4:fir2|waddr[4]                                                                                                                                                                ; 13      ;
; receiver2:receiver_inst3|firX4R4:fir2|waddr[3]                                                                                                                                                                ; 13      ;
; receiver2:receiver_inst3|firX4R4:fir2|waddr[2]                                                                                                                                                                ; 13      ;
; receiver2:receiver_inst3|firX4R4:fir2|waddr[1]                                                                                                                                                                ; 13      ;
; Hermes_ADC:ADC_SPI|temp_4[3]_OTERM81                                                                                                                                                                          ; 12      ;
; Hermes_ADC:ADC_SPI|temp_3[3]_OTERM75                                                                                                                                                                          ; 12      ;
; Hermes_ADC:ADC_SPI|temp_1[3]_OTERM69                                                                                                                                                                          ; 12      ;
; Hermes_ADC:ADC_SPI|temp_5[3]_OTERM63                                                                                                                                                                          ; 12      ;
; Hermes_ADC:ADC_SPI|temp_2[3]_OTERM57                                                                                                                                                                          ; 12      ;
; Hermes_ADC:ADC_SPI|temp_6[3]_OTERM5                                                                                                                                                                           ; 12      ;
; receiver2:receiver_inst3|cordic:cordic_inst|Add113~0                                                                                                                                                          ; 12      ;
; receiver2:receiver_inst3|cordic:cordic_inst|Add119~0                                                                                                                                                          ; 12      ;
; receiver2:receiver_inst4|cordic:cordic_inst|Add113~0                                                                                                                                                          ; 12      ;
; receiver2:receiver_inst4|cordic:cordic_inst|Add119~0                                                                                                                                                          ; 12      ;
; receiver:receiver_inst0|cordic:cordic_inst|Add113~0                                                                                                                                                           ; 12      ;
; receiver:receiver_inst0|cordic:cordic_inst|Add119~0                                                                                                                                                           ; 12      ;
; receiver:receiver_inst2|cordic:cordic_inst|Add113~0                                                                                                                                                           ; 12      ;
; receiver:receiver_inst2|cordic:cordic_inst|Add119~0                                                                                                                                                           ; 12      ;
; receiver:receiver_inst1|cordic:cordic_inst|Add113~0                                                                                                                                                           ; 12      ;
; receiver:receiver_inst1|cordic:cordic_inst|Add119~0                                                                                                                                                           ; 12      ;
; FIFO:RXF|inptr[0]~26                                                                                                                                                                                          ; 12      ;
; cpl_cordic:cordic_inst|Add117~0                                                                                                                                                                               ; 12      ;
; cpl_cordic:cordic_inst|Add123~0                                                                                                                                                                               ; 12      ;
; Hermes_ADC:ADC_SPI|temp_1[8]~0                                                                                                                                                                                ; 12      ;
; Hermes_ADC:ADC_SPI|temp_2[8]~0                                                                                                                                                                                ; 12      ;
; Hermes_ADC:ADC_SPI|temp_4[8]~0                                                                                                                                                                                ; 12      ;
; Hermes_ADC:ADC_SPI|temp_3[8]~0                                                                                                                                                                                ; 12      ;
; Hermes_ADC:ADC_SPI|temp_5[8]~0                                                                                                                                                                                ; 12      ;
; Hermes_ADC:ADC_SPI|temp_6[8]~1                                                                                                                                                                                ; 12      ;
; Hermes_Tx_fifo_ctrl:TXFC|Selector36~3                                                                                                                                                                         ; 12      ;
; Hermes_Tx_fifo_ctrl:TXFC|AD_state.AD_SEND_CTL3_4~0                                                                                                                                                            ; 12      ;
; Hermes_Tx_fifo_ctrl:TXFC|AD_state.AD_SEND_MJ2~0                                                                                                                                                               ; 12      ;
; renew[2]                                                                                                                                                                                                      ; 12      ;
; Rx_MAC:Rx_MAC_inst|Selector234~1                                                                                                                                                                              ; 12      ;
; Rx_MAC:Rx_MAC_inst|left_shift[9]~12                                                                                                                                                                           ; 12      ;
; Rx_MAC:Rx_MAC_inst|Equal18~21                                                                                                                                                                                 ; 12      ;
; Tx_MAC:Tx_MAC_inst|Tx_data[1]~736                                                                                                                                                                             ; 12      ;
; Tx_MAC:Tx_MAC_inst|Tx_data[6]~319                                                                                                                                                                             ; 12      ;
; Tx_MAC:Tx_MAC_inst|Tx_data[0]~201                                                                                                                                                                             ; 12      ;
; Tx_MAC:Tx_MAC_inst|Tx_data[0]~166                                                                                                                                                                             ; 12      ;
; Tx_MAC:Tx_MAC_inst|Selector171~38                                                                                                                                                                             ; 12      ;
; Tx_MAC:Tx_MAC_inst|Tx_data[6]~68                                                                                                                                                                              ; 12      ;
; Tx_MAC:Tx_MAC_inst|Tx_data[6]~67                                                                                                                                                                              ; 12      ;
; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_atj1:auto_generated|altsyncram_vj31:fifo_ram|out_address_reg_b[1]                                                                        ; 12      ;
; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_atj1:auto_generated|altsyncram_vj31:fifo_ram|out_address_reg_b[0]                                                                        ; 12      ;
; DHCP:DHCP_inst|DHCP_discover                                                                                                                                                                                  ; 12      ;
; FIFO:RXF|usedw[2]~30                                                                                                                                                                                          ; 12      ;
; Rx_MAC:Rx_MAC_inst|left_shift[4]                                                                                                                                                                              ; 12      ;
; C122_Alex_data[3]~0                                                                                                                                                                                           ; 12      ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|sec_erase_reg                                                                                     ; 12      ;
; Attenuator:Attenuator_inst|state[1]                                                                                                                                                                           ; 12      ;
; Tx_MAC:Tx_MAC_inst|zero_count[8]                                                                                                                                                                              ; 12      ;
; receiver2:receiver_inst3|cordic:cordic_inst|Add108~0                                                                                                                                                          ; 11      ;
; receiver2:receiver_inst3|cordic:cordic_inst|Add102~0                                                                                                                                                          ; 11      ;
; receiver2:receiver_inst4|cordic:cordic_inst|Add108~0                                                                                                                                                          ; 11      ;
; receiver2:receiver_inst4|cordic:cordic_inst|Add102~0                                                                                                                                                          ; 11      ;
; receiver:receiver_inst0|cordic:cordic_inst|Add108~0                                                                                                                                                           ; 11      ;
; receiver:receiver_inst0|cordic:cordic_inst|Add102~0                                                                                                                                                           ; 11      ;
; receiver:receiver_inst2|cordic:cordic_inst|Add108~0                                                                                                                                                           ; 11      ;
; receiver:receiver_inst2|cordic:cordic_inst|Add102~0                                                                                                                                                           ; 11      ;
; receiver:receiver_inst1|cordic:cordic_inst|Add108~0                                                                                                                                                           ; 11      ;
; receiver:receiver_inst1|cordic:cordic_inst|Add102~0                                                                                                                                                           ; 11      ;
; cpl_cordic:cordic_inst|Add112~0                                                                                                                                                                               ; 11      ;
; cpl_cordic:cordic_inst|Add106~0                                                                                                                                                                               ; 11      ;
; I2S_rcv:MIC|xBrise                                                                                                                                                                                            ; 11      ;
; receiver2:receiver_inst3|firX2R2:fir3|wstate[0]                                                                                                                                                               ; 11      ;
; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc2~2                                                                                                                                                                    ; 11      ;
; IF_last_chan[0]                                                                                                                                                                                               ; 11      ;
; Tx_MAC:Tx_MAC_inst|Tx_data[6]~819                                                                                                                                                                             ; 11      ;
; Tx_MAC:Tx_MAC_inst|data_count[4]~28                                                                                                                                                                           ; 11      ;
; Rx_MAC:Rx_MAC_inst|Equal39~0                                                                                                                                                                                  ; 11      ;
; Rx_MAC:Rx_MAC_inst|run                                                                                                                                                                                        ; 11      ;
; Tx_MAC:Tx_MAC_inst|Tx_data[6]~421                                                                                                                                                                             ; 11      ;
; Tx_MAC:Tx_MAC_inst|Tx_data[6]~394                                                                                                                                                                             ; 11      ;
; Tx_MAC:Tx_MAC_inst|Selector170~15                                                                                                                                                                             ; 11      ;
; Tx_MAC:Tx_MAC_inst|Tx_data[6]~296                                                                                                                                                                             ; 11      ;
; Tx_MAC:Tx_MAC_inst|Tx_data[6]~278                                                                                                                                                                             ; 11      ;
; Tx_MAC:Tx_MAC_inst|Tx_data[6]~232                                                                                                                                                                             ; 11      ;
; Tx_MAC:Tx_MAC_inst|Tx_data[0]~230                                                                                                                                                                             ; 11      ;
; Tx_MAC:Tx_MAC_inst|Tx_data[6]~203                                                                                                                                                                             ; 11      ;
; Tx_MAC:Tx_MAC_inst|Tx_data[6]~82                                                                                                                                                                              ; 11      ;
; Tx_MAC:Tx_MAC_inst|Tx_data[1]~72                                                                                                                                                                              ; 11      ;
; Rx_MAC:Rx_MAC_inst|Equal24~0                                                                                                                                                                                  ; 11      ;
; FIFO:RXF|always0~0                                                                                                                                                                                            ; 11      ;
; IF_Line_In_Gain[2]~6                                                                                                                                                                                          ; 11      ;
; TLV320_SPI:TLV|load[0]                                                                                                                                                                                        ; 11      ;
; TLV320_SPI:TLV|load[2]                                                                                                                                                                                        ; 11      ;
; TLV320_SPI:TLV|TLV~2                                                                                                                                                                                          ; 11      ;
; TLV320_SPI:TLV|TLV~4                                                                                                                                                                                          ; 11      ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:wrstage_cntr|a_graycounter_bfg:auto_generated|counter2a[0]                          ; 11      ;
; receiver:receiver_inst2|cordic:cordic_inst|X[0][5]                                                                                                                                                            ; 10      ;
; receiver2:receiver_inst3|cordic:cordic_inst|Add91~0                                                                                                                                                           ; 10      ;
; receiver2:receiver_inst3|cordic:cordic_inst|Add97~0                                                                                                                                                           ; 10      ;
; receiver2:receiver_inst4|cordic:cordic_inst|Add91~0                                                                                                                                                           ; 10      ;
; receiver2:receiver_inst4|cordic:cordic_inst|Add97~0                                                                                                                                                           ; 10      ;
; receiver:receiver_inst0|cordic:cordic_inst|Add91~0                                                                                                                                                            ; 10      ;
; receiver:receiver_inst0|cordic:cordic_inst|Add97~0                                                                                                                                                            ; 10      ;
; receiver:receiver_inst2|cordic:cordic_inst|Add91~0                                                                                                                                                            ; 10      ;
; receiver:receiver_inst2|cordic:cordic_inst|Add97~0                                                                                                                                                            ; 10      ;
; receiver:receiver_inst1|cordic:cordic_inst|Add91~0                                                                                                                                                            ; 10      ;
; receiver:receiver_inst1|cordic:cordic_inst|Add97~0                                                                                                                                                            ; 10      ;
; receiver2:receiver_inst3|cordic:cordic_inst|Z[17][2]                                                                                                                                                          ; 10      ;
; receiver2:receiver_inst4|cordic:cordic_inst|Z[17][2]                                                                                                                                                          ; 10      ;
; receiver:receiver_inst0|cordic:cordic_inst|Z[17][2]                                                                                                                                                           ; 10      ;
; receiver:receiver_inst2|cordic:cordic_inst|Z[17][2]                                                                                                                                                           ; 10      ;
; receiver:receiver_inst1|cordic:cordic_inst|Z[17][2]                                                                                                                                                           ; 10      ;
; CicInterpM5:in2|Add0~0                                                                                                                                                                                        ; 10      ;
; cpl_cordic:cordic_inst|Add95~0                                                                                                                                                                                ; 10      ;
; cpl_cordic:cordic_inst|Add101~0                                                                                                                                                                               ; 10      ;
; FIFO:RXF|Add1~35                                                                                                                                                                                              ; 10      ;
; FIFO:RXF|Add1~32                                                                                                                                                                                              ; 10      ;
; FIFO:RXF|Add1~29                                                                                                                                                                                              ; 10      ;
; FIFO:RXF|Add1~26                                                                                                                                                                                              ; 10      ;
; FIFO:RXF|Add1~23                                                                                                                                                                                              ; 10      ;
; FIFO:RXF|Add1~20                                                                                                                                                                                              ; 10      ;
; FIFO:RXF|Add1~17                                                                                                                                                                                              ; 10      ;
; FIFO:RXF|Add1~14                                                                                                                                                                                              ; 10      ;
; FIFO:RXF|Add1~11                                                                                                                                                                                              ; 10      ;
; FIFO:RXF|Add1~8                                                                                                                                                                                               ; 10      ;
; FIFO:RXF|Add1~5                                                                                                                                                                                               ; 10      ;
; FIFO:RXF|Add1~2                                                                                                                                                                                               ; 10      ;
; receiver:receiver_inst0|firX8R8:fir2|Equal0~0                                                                                                                                                                 ; 10      ;
; Apollo:Apollo_inst|Selector4~1                                                                                                                                                                                ; 10      ;
; temp_ADC[0]                                                                                                                                                                                                   ; 10      ;
; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc2~0                                                                                                                                                                    ; 10      ;
; Hermes_Tx_fifo_ctrl:TXFC|AD_state.AD_SEND_SYNC1~0                                                                                                                                                             ; 10      ;
; renew[0]                                                                                                                                                                                                      ; 10      ;
; Rx_MAC:Rx_MAC_inst|Equal14~0                                                                                                                                                                                  ; 10      ;
; Tx_MAC:Tx_MAC_inst|Tx_data[0]~429                                                                                                                                                                             ; 10      ;
; Tx_MAC:Tx_MAC_inst|Tx_data[6]~418                                                                                                                                                                             ; 10      ;
; Tx_MAC:Tx_MAC_inst|Tx_data[6]~387                                                                                                                                                                             ; 10      ;
; Tx_MAC:Tx_MAC_inst|Tx_data[6]~346                                                                                                                                                                             ; 10      ;
; Tx_MAC:Tx_MAC_inst|Tx_data[6]~342                                                                                                                                                                             ; 10      ;
; Tx_MAC:Tx_MAC_inst|Tx_data[6]~340                                                                                                                                                                             ; 10      ;
; Tx_MAC:Tx_MAC_inst|Tx_data[6]~339                                                                                                                                                                             ; 10      ;
; Tx_MAC:Tx_MAC_inst|Tx_data[6]~336                                                                                                                                                                             ; 10      ;
; Tx_MAC:Tx_MAC_inst|Selector170~13                                                                                                                                                                             ; 10      ;
; Tx_MAC:Tx_MAC_inst|Equal509~9                                                                                                                                                                                 ; 10      ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|a_fefifo_48e:fifo_state|valid_rreq~0 ; 10      ;
; Tx_MAC:Tx_MAC_inst|Selector24~0                                                                                                                                                                               ; 10      ;
; Rx_MAC:Rx_MAC_inst|PHY_output[47]                                                                                                                                                                             ; 10      ;
; Rx_MAC:Rx_MAC_inst|PHY_output[42]                                                                                                                                                                             ; 10      ;
; Rx_MAC:Rx_MAC_inst|PHY_output[40]                                                                                                                                                                             ; 10      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+-----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+
; Name                                                                                                                                                                                                                              ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size   ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF             ; Location                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+-----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|dpram_flt:FIFOram|altsyncram_jvj1:altsyncram1|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Dual Clocks  ; 512          ; 8            ; 512          ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 4096   ; 512                         ; 8                           ; 512                         ; 8                           ; 4096                ; 1    ; None            ; M9K_X40_Y23_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Don't care           ; Old data        ; Old data        ;
; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|altsyncram_7i31:fifo_ram|ALTSYNCRAM                                                                                                                   ; AUTO ; Simple Dual Port ; Dual Clocks  ; 1024         ; 8            ; 1024         ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 8192   ; 1024                        ; 8                           ; 1024                        ; 8                           ; 8192                ; 1    ; None            ; M9K_X40_Y26_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Don't care           ; Old data        ; Old data        ;
; FIFO:RXF|altsyncram:mem_rtl_0|altsyncram_15h1:auto_generated|ALTSYNCRAM                                                                                                                                                           ; AUTO ; Simple Dual Port ; Single Clock ; 4096         ; 16           ; 4096         ; 16           ; yes                    ; no                      ; yes                    ; no                      ; 65536  ; 4096                        ; 16                          ; 4096                        ; 16                          ; 65536               ; 8    ; None            ; M9K_X58_Y38_N0, M9K_X58_Y35_N0, M9K_X58_Y39_N0, M9K_X58_Y34_N0, M9K_X58_Y33_N0, M9K_X58_Y36_N0, M9K_X58_Y37_N0, M9K_X58_Y32_N0                                                                                                                                                                                                                                                                                                                                                                                               ; Old data             ; Old data        ; Old data        ;
; FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component|altsyncram_hhn1:auto_generated|ALTSYNCRAM                                                                                                                   ; AUTO ; Simple Dual Port ; Dual Clocks  ; 128          ; 36           ; 128          ; 36           ; yes                    ; no                      ; yes                    ; yes                     ; 4608   ; 128                         ; 36                          ; 128                         ; 36                          ; 4608                ; 1    ; None            ; M9K_X58_Y21_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Don't care           ; Old data        ; Old data        ;
; FirInterp8_1024:fi|firromI_1024:rom|altsyncram:altsyncram_component|altsyncram_vh91:auto_generated|ALTSYNCRAM                                                                                                                     ; AUTO ; ROM              ; Single Clock ; 1024         ; 18           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 18432  ; 1024                        ; 18                          ; --                          ; --                          ; 18432               ; 2    ; coefI8_1024.mif ; M9K_X58_Y26_N0, M9K_X58_Y30_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Don't care           ; Old data        ; Old data        ;
; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ALTSYNCRAM                                                                                     ; AUTO ; Simple Dual Port ; Dual Clocks  ; 16384        ; 8            ; 8192         ; 16           ; yes                    ; no                      ; yes                    ; yes                     ; 131072 ; 16384                       ; 8                           ; 8192                        ; 16                          ; 131072              ; 16   ; None            ; M9K_X40_Y5_N0, M9K_X40_Y6_N0, M9K_X58_Y5_N0, M9K_X58_Y6_N0, M9K_X58_Y8_N0, M9K_X58_Y7_N0, M9K_X58_Y2_N0, M9K_X58_Y1_N0, M9K_X58_Y4_N0, M9K_X58_Y3_N0, M9K_X40_Y8_N0, M9K_X40_Y7_N0, M9K_X40_Y4_N0, M9K_X40_Y3_N0, M9K_X40_Y1_N0, M9K_X40_Y2_N0                                                                                                                                                                                                                                                                               ; Don't care           ; Old data        ; Old data        ;
; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_kah1:auto_generated|altsyncram_ff31:fifo_ram|ALTSYNCRAM                                                                                                  ; AUTO ; Simple Dual Port ; Dual Clocks  ; 32           ; 8            ; 32           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 256    ; 32                          ; 8                           ; 32                          ; 8                           ; 256                 ; 1    ; None            ; M9K_X40_Y14_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Don't care           ; Old data        ; Old data        ;
; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_atj1:auto_generated|altsyncram_vj31:fifo_ram|ALTSYNCRAM                                                                                                      ; AUTO ; Simple Dual Port ; Dual Clocks  ; 16384        ; 16           ; 32768        ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 262144 ; 16384                       ; 16                          ; 32768                       ; 8                           ; 262144              ; 32   ; None            ; M9K_X58_Y22_N0, M9K_X58_Y14_N0, M9K_X58_Y10_N0, M9K_X58_Y24_N0, M9K_X40_Y13_N0, M9K_X40_Y21_N0, M9K_X24_Y15_N0, M9K_X40_Y22_N0, M9K_X58_Y19_N0, M9K_X58_Y12_N0, M9K_X58_Y9_N0, M9K_X58_Y16_N0, M9K_X58_Y18_N0, M9K_X58_Y20_N0, M9K_X24_Y14_N0, M9K_X58_Y23_N0, M9K_X40_Y19_N0, M9K_X40_Y15_N0, M9K_X40_Y9_N0, M9K_X40_Y12_N0, M9K_X40_Y18_N0, M9K_X40_Y17_N0, M9K_X40_Y10_N0, M9K_X40_Y11_N0, M9K_X40_Y20_N0, M9K_X40_Y16_N0, M9K_X24_Y16_N0, M9K_X40_Y24_N0, M9K_X58_Y15_N0, M9K_X58_Y17_N0, M9K_X58_Y13_N0, M9K_X58_Y11_N0 ; Don't care           ; Old data        ; Old data        ;
; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|altsyncram_nj31:fifo_ram|ALTSYNCRAM                                                                                             ; AUTO ; Simple Dual Port ; Dual Clocks  ; 1024         ; 16           ; 2048         ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 16384  ; 1024                        ; 16                          ; 2048                        ; 8                           ; 16384               ; 2    ; None            ; M9K_X58_Y28_N0, M9K_X58_Y29_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Don't care           ; Old data        ; Old data        ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|firram48:rama|altsyncram:altsyncram_component|altsyncram_thn1:auto_generated|ALTSYNCRAM                                                                                           ; AUTO ; Simple Dual Port ; Dual Clocks  ; 256          ; 48           ; 256          ; 48           ; yes                    ; no                      ; yes                    ; yes                     ; 12288  ; 256                         ; 48                          ; 256                         ; 48                          ; 12288               ; 2    ; None            ; M9K_X24_Y18_N0, M9K_X24_Y23_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Don't care           ; Old data        ; Old data        ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|firromH:roma|altsyncram:altsyncram_component|altsyncram_b791:auto_generated|ALTSYNCRAM                                                                                            ; AUTO ; ROM              ; Single Clock ; 256          ; 18           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 4608   ; 256                         ; 18                          ; --                          ; --                          ; 4608                ; 1    ; coefEa.mif      ; M9K_X24_Y21_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Don't care           ; Old data        ; Old data        ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|firram48:rama|altsyncram:altsyncram_component|altsyncram_thn1:auto_generated|ALTSYNCRAM                                                                                           ; AUTO ; Simple Dual Port ; Dual Clocks  ; 256          ; 48           ; 256          ; 48           ; yes                    ; no                      ; yes                    ; yes                     ; 12288  ; 256                         ; 48                          ; 256                         ; 48                          ; 12288               ; 2    ; None            ; M9K_X24_Y17_N0, M9K_X24_Y19_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Don't care           ; Old data        ; Old data        ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|firromH:roma|altsyncram:altsyncram_component|altsyncram_c791:auto_generated|ALTSYNCRAM                                                                                            ; AUTO ; ROM              ; Single Clock ; 256          ; 18           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 4608   ; 256                         ; 18                          ; --                          ; --                          ; 4608                ; 1    ; coefEb.mif      ; M9K_X24_Y21_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Don't care           ; Old data        ; Old data        ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|firram48:rama|altsyncram:altsyncram_component|altsyncram_thn1:auto_generated|ALTSYNCRAM                                                                                           ; AUTO ; Simple Dual Port ; Dual Clocks  ; 256          ; 48           ; 256          ; 48           ; yes                    ; no                      ; yes                    ; yes                     ; 12288  ; 256                         ; 48                          ; 256                         ; 48                          ; 12288               ; 2    ; None            ; M9K_X24_Y27_N0, M9K_X24_Y24_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Don't care           ; Old data        ; Old data        ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|firromH:roma|altsyncram:altsyncram_component|altsyncram_d791:auto_generated|ALTSYNCRAM                                                                                            ; AUTO ; ROM              ; Single Clock ; 256          ; 18           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 4608   ; 256                         ; 18                          ; --                          ; --                          ; 4608                ; 1    ; coefFa.mif      ; M9K_X24_Y33_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Don't care           ; Old data        ; Old data        ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|firram48:rama|altsyncram:altsyncram_component|altsyncram_thn1:auto_generated|ALTSYNCRAM                                                                                           ; AUTO ; Simple Dual Port ; Dual Clocks  ; 256          ; 48           ; 256          ; 48           ; yes                    ; no                      ; yes                    ; yes                     ; 12288  ; 256                         ; 48                          ; 256                         ; 48                          ; 12288               ; 2    ; None            ; M9K_X24_Y28_N0, M9K_X24_Y29_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Don't care           ; Old data        ; Old data        ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|firromH:roma|altsyncram:altsyncram_component|altsyncram_e791:auto_generated|ALTSYNCRAM                                                                                            ; AUTO ; ROM              ; Single Clock ; 256          ; 18           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 4608   ; 256                         ; 18                          ; --                          ; --                          ; 4608                ; 1    ; coefFb.mif      ; M9K_X24_Y33_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Don't care           ; Old data        ; Old data        ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ALTSYNCRAM                                                                                            ; AUTO ; Simple Dual Port ; Dual Clocks  ; 256          ; 36           ; 256          ; 36           ; yes                    ; no                      ; yes                    ; yes                     ; 9216   ; 256                         ; 36                          ; 256                         ; 36                          ; 9216                ; 1    ; None            ; M9K_X24_Y5_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Don't care           ; Old data        ; Old data        ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_6491:auto_generated|ALTSYNCRAM                                                                                             ; AUTO ; ROM              ; Single Clock ; 256          ; 18           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 4608   ; 256                         ; 18                          ; --                          ; --                          ; 4608                ; 1    ; coefA.mif       ; M9K_X24_Y1_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Don't care           ; Old data        ; Old data        ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ALTSYNCRAM                                                                                            ; AUTO ; Simple Dual Port ; Dual Clocks  ; 256          ; 36           ; 256          ; 36           ; yes                    ; no                      ; yes                    ; yes                     ; 9216   ; 256                         ; 36                          ; 256                         ; 36                          ; 9216                ; 1    ; None            ; M9K_X24_Y9_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Don't care           ; Old data        ; Old data        ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|firromH:rom|altsyncram:altsyncram_component|altsyncram_7491:auto_generated|ALTSYNCRAM                                                                                             ; AUTO ; ROM              ; Single Clock ; 256          ; 18           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 4608   ; 256                         ; 18                          ; --                          ; --                          ; 4608                ; 1    ; coefB.mif       ; M9K_X24_Y13_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Don't care           ; Old data        ; Old data        ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ALTSYNCRAM                                                                                            ; AUTO ; Simple Dual Port ; Dual Clocks  ; 256          ; 36           ; 256          ; 36           ; yes                    ; no                      ; yes                    ; yes                     ; 9216   ; 256                         ; 36                          ; 256                         ; 36                          ; 9216                ; 1    ; None            ; M9K_X24_Y6_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Don't care           ; Old data        ; Old data        ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|firromH:rom|altsyncram:altsyncram_component|altsyncram_8491:auto_generated|ALTSYNCRAM                                                                                             ; AUTO ; ROM              ; Single Clock ; 256          ; 18           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 4608   ; 256                         ; 18                          ; --                          ; --                          ; 4608                ; 1    ; coefC.mif       ; M9K_X24_Y4_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Don't care           ; Old data        ; Old data        ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ALTSYNCRAM                                                                                            ; AUTO ; Simple Dual Port ; Dual Clocks  ; 256          ; 36           ; 256          ; 36           ; yes                    ; no                      ; yes                    ; yes                     ; 9216   ; 256                         ; 36                          ; 256                         ; 36                          ; 9216                ; 1    ; None            ; M9K_X24_Y8_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Don't care           ; Old data        ; Old data        ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_9491:auto_generated|ALTSYNCRAM                                                                                             ; AUTO ; ROM              ; Single Clock ; 256          ; 18           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 4608   ; 256                         ; 18                          ; --                          ; --                          ; 4608                ; 1    ; coefD.mif       ; M9K_X24_Y3_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Don't care           ; Old data        ; Old data        ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|firram48:rama|altsyncram:altsyncram_component|altsyncram_thn1:auto_generated|ALTSYNCRAM                                                                                           ; AUTO ; Simple Dual Port ; Dual Clocks  ; 256          ; 48           ; 256          ; 48           ; yes                    ; no                      ; yes                    ; yes                     ; 12288  ; 256                         ; 48                          ; 256                         ; 48                          ; 12288               ; 2    ; None            ; M9K_X24_Y22_N0, M9K_X24_Y18_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Don't care           ; Old data        ; Old data        ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|firram48:rama|altsyncram:altsyncram_component|altsyncram_thn1:auto_generated|ALTSYNCRAM                                                                                           ; AUTO ; Simple Dual Port ; Dual Clocks  ; 256          ; 48           ; 256          ; 48           ; yes                    ; no                      ; yes                    ; yes                     ; 12288  ; 256                         ; 48                          ; 256                         ; 48                          ; 12288               ; 2    ; None            ; M9K_X24_Y20_N0, M9K_X24_Y17_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Don't care           ; Old data        ; Old data        ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|firram48:rama|altsyncram:altsyncram_component|altsyncram_thn1:auto_generated|ALTSYNCRAM                                                                                           ; AUTO ; Simple Dual Port ; Dual Clocks  ; 256          ; 48           ; 256          ; 48           ; yes                    ; no                      ; yes                    ; yes                     ; 12288  ; 256                         ; 48                          ; 256                         ; 48                          ; 12288               ; 2    ; None            ; M9K_X24_Y26_N0, M9K_X24_Y27_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Don't care           ; Old data        ; Old data        ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|firram48:rama|altsyncram:altsyncram_component|altsyncram_thn1:auto_generated|ALTSYNCRAM                                                                                           ; AUTO ; Simple Dual Port ; Dual Clocks  ; 256          ; 48           ; 256          ; 48           ; yes                    ; no                      ; yes                    ; yes                     ; 12288  ; 256                         ; 48                          ; 256                         ; 48                          ; 12288               ; 2    ; None            ; M9K_X24_Y25_N0, M9K_X24_Y28_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Don't care           ; Old data        ; Old data        ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:A|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ALTSYNCRAM                                                                                            ; AUTO ; Simple Dual Port ; Dual Clocks  ; 256          ; 36           ; 256          ; 36           ; yes                    ; no                      ; yes                    ; yes                     ; 9216   ; 256                         ; 36                          ; 256                         ; 36                          ; 9216                ; 1    ; None            ; M9K_X24_Y7_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Don't care           ; Old data        ; Old data        ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:B|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ALTSYNCRAM                                                                                            ; AUTO ; Simple Dual Port ; Dual Clocks  ; 256          ; 36           ; 256          ; 36           ; yes                    ; no                      ; yes                    ; yes                     ; 9216   ; 256                         ; 36                          ; 256                         ; 36                          ; 9216                ; 1    ; None            ; M9K_X24_Y12_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Don't care           ; Old data        ; Old data        ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:C|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ALTSYNCRAM                                                                                            ; AUTO ; Simple Dual Port ; Dual Clocks  ; 256          ; 36           ; 256          ; 36           ; yes                    ; no                      ; yes                    ; yes                     ; 9216   ; 256                         ; 36                          ; 256                         ; 36                          ; 9216                ; 1    ; None            ; M9K_X24_Y10_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Don't care           ; Old data        ; Old data        ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:D|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ALTSYNCRAM                                                                                            ; AUTO ; Simple Dual Port ; Dual Clocks  ; 256          ; 36           ; 256          ; 36           ; yes                    ; no                      ; yes                    ; yes                     ; 9216   ; 256                         ; 36                          ; 256                         ; 36                          ; 9216                ; 1    ; None            ; M9K_X24_Y11_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Don't care           ; Old data        ; Old data        ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ALTSYNCRAM                                                                                              ; AUTO ; Simple Dual Port ; Dual Clocks  ; 256          ; 36           ; 256          ; 36           ; yes                    ; no                      ; yes                    ; yes                     ; 9216   ; 256                         ; 36                          ; 256                         ; 36                          ; 9216                ; 2    ; None            ; M9K_X40_Y25_N0, M9K_X40_Y27_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Don't care           ; Old data        ; Old data        ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_a991:auto_generated|ALTSYNCRAM                                                                                               ; AUTO ; ROM              ; Single Clock ; 256          ; 18           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 4608   ; 256                         ; 18                          ; --                          ; --                          ; 4608                ; 1    ; coefL8A.mif     ; M9K_X58_Y27_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Don't care           ; Old data        ; Old data        ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ALTSYNCRAM                                                                                              ; AUTO ; Simple Dual Port ; Dual Clocks  ; 256          ; 36           ; 256          ; 36           ; yes                    ; no                      ; yes                    ; yes                     ; 9216   ; 256                         ; 36                          ; 256                         ; 36                          ; 9216                ; 2    ; None            ; M9K_X24_Y37_N0, M9K_X24_Y35_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Don't care           ; Old data        ; Old data        ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|firromH:rom|altsyncram:altsyncram_component|altsyncram_b991:auto_generated|ALTSYNCRAM                                                                                               ; AUTO ; ROM              ; Single Clock ; 256          ; 18           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 4608   ; 256                         ; 18                          ; --                          ; --                          ; 4608                ; 1    ; coefL8B.mif     ; M9K_X24_Y36_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Don't care           ; Old data        ; Old data        ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ALTSYNCRAM                                                                                              ; AUTO ; Simple Dual Port ; Dual Clocks  ; 256          ; 36           ; 256          ; 36           ; yes                    ; no                      ; yes                    ; yes                     ; 9216   ; 256                         ; 36                          ; 256                         ; 36                          ; 9216                ; 2    ; None            ; M9K_X40_Y29_N0, M9K_X40_Y28_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Don't care           ; Old data        ; Old data        ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|firromH:rom|altsyncram:altsyncram_component|altsyncram_c991:auto_generated|ALTSYNCRAM                                                                                               ; AUTO ; ROM              ; Single Clock ; 256          ; 18           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 4608   ; 256                         ; 18                          ; --                          ; --                          ; 4608                ; 1    ; coefL8C.mif     ; M9K_X58_Y25_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Don't care           ; Old data        ; Old data        ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ALTSYNCRAM                                                                                              ; AUTO ; Simple Dual Port ; Dual Clocks  ; 256          ; 36           ; 256          ; 36           ; yes                    ; no                      ; yes                    ; yes                     ; 9216   ; 256                         ; 36                          ; 256                         ; 36                          ; 9216                ; 2    ; None            ; M9K_X24_Y31_N0, M9K_X24_Y30_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Don't care           ; Old data        ; Old data        ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_d991:auto_generated|ALTSYNCRAM                                                                                               ; AUTO ; ROM              ; Single Clock ; 256          ; 18           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 4608   ; 256                         ; 18                          ; --                          ; --                          ; 4608                ; 1    ; coefL8D.mif     ; M9K_X24_Y32_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Don't care           ; Old data        ; Old data        ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ALTSYNCRAM                                                                                              ; AUTO ; Simple Dual Port ; Dual Clocks  ; 256          ; 36           ; 256          ; 36           ; yes                    ; no                      ; yes                    ; yes                     ; 9216   ; 256                         ; 36                          ; 256                         ; 36                          ; 9216                ; 2    ; None            ; M9K_X24_Y40_N0, M9K_X24_Y38_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Don't care           ; Old data        ; Old data        ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|firromH:rom|altsyncram:altsyncram_component|altsyncram_e991:auto_generated|ALTSYNCRAM                                                                                               ; AUTO ; ROM              ; Single Clock ; 256          ; 18           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 4608   ; 256                         ; 18                          ; --                          ; --                          ; 4608                ; 1    ; coefL8E.mif     ; M9K_X24_Y41_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Don't care           ; Old data        ; Old data        ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ALTSYNCRAM                                                                                              ; AUTO ; Simple Dual Port ; Dual Clocks  ; 256          ; 36           ; 256          ; 36           ; yes                    ; no                      ; yes                    ; yes                     ; 9216   ; 256                         ; 36                          ; 256                         ; 36                          ; 9216                ; 2    ; None            ; M9K_X40_Y31_N0, M9K_X40_Y34_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Don't care           ; Old data        ; Old data        ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|firromH:rom|altsyncram:altsyncram_component|altsyncram_f991:auto_generated|ALTSYNCRAM                                                                                               ; AUTO ; ROM              ; Single Clock ; 256          ; 18           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 4608   ; 256                         ; 18                          ; --                          ; --                          ; 4608                ; 1    ; coefL8F.mif     ; M9K_X58_Y31_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Don't care           ; Old data        ; Old data        ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ALTSYNCRAM                                                                                              ; AUTO ; Simple Dual Port ; Dual Clocks  ; 256          ; 36           ; 256          ; 36           ; yes                    ; no                      ; yes                    ; yes                     ; 9216   ; 256                         ; 36                          ; 256                         ; 36                          ; 9216                ; 2    ; None            ; M9K_X40_Y37_N0, M9K_X40_Y35_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Don't care           ; Old data        ; Old data        ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|firromH:rom|altsyncram:altsyncram_component|altsyncram_g991:auto_generated|ALTSYNCRAM                                                                                               ; AUTO ; ROM              ; Single Clock ; 256          ; 18           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 4608   ; 256                         ; 18                          ; --                          ; --                          ; 4608                ; 1    ; coefL8G.mif     ; M9K_X58_Y40_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Don't care           ; Old data        ; Old data        ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ALTSYNCRAM                                                                                              ; AUTO ; Simple Dual Port ; Dual Clocks  ; 256          ; 36           ; 256          ; 36           ; yes                    ; no                      ; yes                    ; yes                     ; 9216   ; 256                         ; 36                          ; 256                         ; 36                          ; 9216                ; 2    ; None            ; M9K_X40_Y39_N0, M9K_X40_Y38_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Don't care           ; Old data        ; Old data        ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|firromH:rom|altsyncram:altsyncram_component|altsyncram_h991:auto_generated|ALTSYNCRAM                                                                                               ; AUTO ; ROM              ; Single Clock ; 256          ; 18           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 4608   ; 256                         ; 18                          ; --                          ; --                          ; 4608                ; 1    ; coefL8H.mif     ; M9K_X40_Y41_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Don't care           ; Old data        ; Old data        ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:A|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ALTSYNCRAM                                                                                              ; AUTO ; Simple Dual Port ; Dual Clocks  ; 256          ; 36           ; 256          ; 36           ; yes                    ; no                      ; yes                    ; yes                     ; 9216   ; 256                         ; 36                          ; 256                         ; 36                          ; 9216                ; 2    ; None            ; M9K_X40_Y30_N0, M9K_X40_Y25_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Don't care           ; Old data        ; Old data        ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:B|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ALTSYNCRAM                                                                                              ; AUTO ; Simple Dual Port ; Dual Clocks  ; 256          ; 36           ; 256          ; 36           ; yes                    ; no                      ; yes                    ; yes                     ; 9216   ; 256                         ; 36                          ; 256                         ; 36                          ; 9216                ; 2    ; None            ; M9K_X40_Y33_N0, M9K_X24_Y37_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Don't care           ; Old data        ; Old data        ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:C|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ALTSYNCRAM                                                                                              ; AUTO ; Simple Dual Port ; Dual Clocks  ; 256          ; 36           ; 256          ; 36           ; yes                    ; no                      ; yes                    ; yes                     ; 9216   ; 256                         ; 36                          ; 256                         ; 36                          ; 9216                ; 2    ; None            ; M9K_X40_Y36_N0, M9K_X40_Y29_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Don't care           ; Old data        ; Old data        ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:D|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ALTSYNCRAM                                                                                              ; AUTO ; Simple Dual Port ; Dual Clocks  ; 256          ; 36           ; 256          ; 36           ; yes                    ; no                      ; yes                    ; yes                     ; 9216   ; 256                         ; 36                          ; 256                         ; 36                          ; 9216                ; 2    ; None            ; M9K_X24_Y34_N0, M9K_X24_Y31_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Don't care           ; Old data        ; Old data        ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:E|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ALTSYNCRAM                                                                                              ; AUTO ; Simple Dual Port ; Dual Clocks  ; 256          ; 36           ; 256          ; 36           ; yes                    ; no                      ; yes                    ; yes                     ; 9216   ; 256                         ; 36                          ; 256                         ; 36                          ; 9216                ; 2    ; None            ; M9K_X24_Y42_N0, M9K_X24_Y40_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Don't care           ; Old data        ; Old data        ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:F|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ALTSYNCRAM                                                                                              ; AUTO ; Simple Dual Port ; Dual Clocks  ; 256          ; 36           ; 256          ; 36           ; yes                    ; no                      ; yes                    ; yes                     ; 9216   ; 256                         ; 36                          ; 256                         ; 36                          ; 9216                ; 2    ; None            ; M9K_X40_Y32_N0, M9K_X40_Y31_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Don't care           ; Old data        ; Old data        ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:G|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ALTSYNCRAM                                                                                              ; AUTO ; Simple Dual Port ; Dual Clocks  ; 256          ; 36           ; 256          ; 36           ; yes                    ; no                      ; yes                    ; yes                     ; 9216   ; 256                         ; 36                          ; 256                         ; 36                          ; 9216                ; 2    ; None            ; M9K_X40_Y40_N0, M9K_X40_Y37_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Don't care           ; Old data        ; Old data        ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:H|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ALTSYNCRAM                                                                                              ; AUTO ; Simple Dual Port ; Dual Clocks  ; 256          ; 36           ; 256          ; 36           ; yes                    ; no                      ; yes                    ; yes                     ; 9216   ; 256                         ; 36                          ; 256                         ; 36                          ; 9216                ; 2    ; None            ; M9K_X40_Y42_N0, M9K_X40_Y39_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Don't care           ; Old data        ; Old data        ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:A|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ALTSYNCRAM                                                                                              ; AUTO ; Simple Dual Port ; Dual Clocks  ; 256          ; 36           ; 256          ; 36           ; yes                    ; no                      ; yes                    ; yes                     ; 9216   ; 256                         ; 36                          ; 256                         ; 36                          ; 9216                ; 2    ; None            ; M9K_X40_Y30_N0, M9K_X40_Y27_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Don't care           ; Old data        ; Old data        ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:B|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ALTSYNCRAM                                                                                              ; AUTO ; Simple Dual Port ; Dual Clocks  ; 256          ; 36           ; 256          ; 36           ; yes                    ; no                      ; yes                    ; yes                     ; 9216   ; 256                         ; 36                          ; 256                         ; 36                          ; 9216                ; 2    ; None            ; M9K_X40_Y33_N0, M9K_X24_Y35_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Don't care           ; Old data        ; Old data        ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:C|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ALTSYNCRAM                                                                                              ; AUTO ; Simple Dual Port ; Dual Clocks  ; 256          ; 36           ; 256          ; 36           ; yes                    ; no                      ; yes                    ; yes                     ; 9216   ; 256                         ; 36                          ; 256                         ; 36                          ; 9216                ; 2    ; None            ; M9K_X40_Y36_N0, M9K_X40_Y28_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Don't care           ; Old data        ; Old data        ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:D|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ALTSYNCRAM                                                                                              ; AUTO ; Simple Dual Port ; Dual Clocks  ; 256          ; 36           ; 256          ; 36           ; yes                    ; no                      ; yes                    ; yes                     ; 9216   ; 256                         ; 36                          ; 256                         ; 36                          ; 9216                ; 2    ; None            ; M9K_X24_Y34_N0, M9K_X24_Y30_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Don't care           ; Old data        ; Old data        ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:E|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ALTSYNCRAM                                                                                              ; AUTO ; Simple Dual Port ; Dual Clocks  ; 256          ; 36           ; 256          ; 36           ; yes                    ; no                      ; yes                    ; yes                     ; 9216   ; 256                         ; 36                          ; 256                         ; 36                          ; 9216                ; 2    ; None            ; M9K_X24_Y42_N0, M9K_X24_Y38_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Don't care           ; Old data        ; Old data        ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:F|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ALTSYNCRAM                                                                                              ; AUTO ; Simple Dual Port ; Dual Clocks  ; 256          ; 36           ; 256          ; 36           ; yes                    ; no                      ; yes                    ; yes                     ; 9216   ; 256                         ; 36                          ; 256                         ; 36                          ; 9216                ; 2    ; None            ; M9K_X40_Y32_N0, M9K_X40_Y34_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Don't care           ; Old data        ; Old data        ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:G|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ALTSYNCRAM                                                                                              ; AUTO ; Simple Dual Port ; Dual Clocks  ; 256          ; 36           ; 256          ; 36           ; yes                    ; no                      ; yes                    ; yes                     ; 9216   ; 256                         ; 36                          ; 256                         ; 36                          ; 9216                ; 2    ; None            ; M9K_X40_Y40_N0, M9K_X40_Y35_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Don't care           ; Old data        ; Old data        ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:H|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ALTSYNCRAM                                                                                              ; AUTO ; Simple Dual Port ; Dual Clocks  ; 256          ; 36           ; 256          ; 36           ; yes                    ; no                      ; yes                    ; yes                     ; 9216   ; 256                         ; 36                          ; 256                         ; 36                          ; 9216                ; 2    ; None            ; M9K_X40_Y42_N0, M9K_X40_Y38_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Don't care           ; Old data        ; Old data        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+-----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |Hermes|receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|firromH:roma|altsyncram:altsyncram_component|altsyncram_b791:auto_generated|ALTSYNCRAM                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(000000000000010000) (20) (16) (10)    ;(000000000000100100) (44) (36) (24)   ;(111111111111110100) (777764) (262132) (3FFF4)   ;(000000000000000010) (2) (2) (02)   ;(000000000000000001) (1) (1) (01)   ;(111111111111111101) (777775) (262141) (3FFFD)   ;(000000000000000101) (5) (5) (05)   ;(111111111111111010) (777772) (262138) (3FFFA)   ;
;8;(000000000000000111) (7) (7) (07)    ;(111111111111111000) (777770) (262136) (3FFF8)   ;(000000000000001001) (11) (9) (09)   ;(111111111111110110) (777766) (262134) (3FFF6)   ;(000000000000001100) (14) (12) (0C)   ;(111111111111110011) (777763) (262131) (3FFF3)   ;(000000000000001111) (17) (15) (0F)   ;(111111111111101111) (777757) (262127) (3FFEF)   ;
;16;(000000000000010010) (22) (18) (12)    ;(111111111111101100) (777754) (262124) (3FFEC)   ;(000000000000010101) (25) (21) (15)   ;(111111111111101001) (777751) (262121) (3FFE9)   ;(000000000000011000) (30) (24) (18)   ;(111111111111100111) (777747) (262119) (3FFE7)   ;(000000000000011010) (32) (26) (1A)   ;(111111111111100110) (777746) (262118) (3FFE6)   ;
;24;(000000000000011010) (32) (26) (1A)    ;(111111111111100110) (777746) (262118) (3FFE6)   ;(000000000000011010) (32) (26) (1A)   ;(111111111111100111) (777747) (262119) (3FFE7)   ;(000000000000011000) (30) (24) (18)   ;(111111111111101010) (777752) (262122) (3FFEA)   ;(000000000000010011) (23) (19) (13)   ;(111111111111110000) (777760) (262128) (3FFF0)   ;
;32;(000000000000001101) (15) (13) (0D)    ;(111111111111111000) (777770) (262136) (3FFF8)   ;(000000000000000011) (3) (3) (03)   ;(000000000000000010) (2) (2) (02)   ;(111111111111111000) (777770) (262136) (3FFF8)   ;(000000000000001111) (17) (15) (0F)   ;(111111111111101001) (777751) (262121) (3FFE9)   ;(000000000000011111) (37) (31) (1F)   ;
;40;(111111111111011000) (777730) (262104) (3FFD8)    ;(000000000000110001) (61) (49) (31)   ;(111111111111000101) (777705) (262085) (3FFC5)   ;(000000000001000101) (105) (69) (45)   ;(111111111110110000) (777660) (262064) (3FFB0)   ;(000000000001011011) (133) (91) (5B)   ;(111111111110011001) (777631) (262041) (3FF99)   ;(000000000001110011) (163) (115) (73)   ;
;48;(111111111110000010) (777602) (262018) (3FF82)    ;(000000000010001010) (212) (138) (8A)   ;(111111111101101010) (777552) (261994) (3FF6A)   ;(000000000010100001) (241) (161) (A1)   ;(111111111101010100) (777524) (261972) (3FF54)   ;(000000000010110111) (267) (183) (B7)   ;(111111111100111111) (777477) (261951) (3FF3F)   ;(000000000011001010) (312) (202) (CA)   ;
;56;(111111111100101110) (777456) (261934) (3FF2E)    ;(000000000011011001) (331) (217) (D9)   ;(111111111100100010) (777442) (261922) (3FF22)   ;(000000000011100011) (343) (227) (E3)   ;(111111111100011011) (777433) (261915) (3FF1B)   ;(000000000011100110) (346) (230) (E6)   ;(111111111100011011) (777433) (261915) (3FF1B)   ;(000000000011100010) (342) (226) (E2)   ;
;64;(111111111100100100) (777444) (261924) (3FF24)    ;(000000000011010100) (324) (212) (D4)   ;(111111111100110110) (777466) (261942) (3FF36)   ;(000000000010111101) (275) (189) (BD)   ;(111111111101010011) (777523) (261971) (3FF53)   ;(000000000010011010) (232) (154) (9A)   ;(111111111101111100) (777574) (262012) (3FF7C)   ;(000000000001101011) (153) (107) (6B)   ;
;72;(111111111110110001) (777661) (262065) (3FFB1)    ;(000000000000110000) (60) (48) (30)   ;(111111111111110010) (777762) (262130) (3FFF2)   ;(111111111111101001) (777751) (262121) (3FFE9)   ;(000000000000111111) (77) (63) (3F)   ;(111111111110010101) (777625) (262037) (3FF95)   ;(000000000010011001) (231) (153) (99)   ;(111111111100110110) (777466) (261942) (3FF36)   ;
;80;(000000000011111110) (376) (254) (FE)    ;(111111111011001100) (777314) (261836) (3FECC)   ;(000000000101101101) (555) (365) (16D)   ;(111111111001011001) (777131) (261721) (3FE59)   ;(000000000111100100) (744) (484) (1E4)   ;(111111110111011110) (776736) (261598) (3FDDE)   ;(000000001001100010) (1142) (610) (262)   ;(111111110101011110) (776536) (261470) (3FD5E)   ;
;88;(000000001011100011) (1343) (739) (2E3)    ;(111111110011011100) (776334) (261340) (3FCDC)   ;(000000001101100101) (1545) (869) (365)   ;(111111110001011011) (776133) (261211) (3FC5B)   ;(000000001111100101) (1745) (997) (3E5)   ;(111111101111011110) (775736) (261086) (3FBDE)   ;(000000010001011101) (2135) (1117) (45D)   ;(111111101101101010) (775552) (260970) (3FB6A)   ;
;96;(000000010011001011) (2313) (1227) (4CB)    ;(111111101100000100) (775404) (260868) (3FB04)   ;(000000010100101001) (2451) (1321) (529)   ;(111111101010110000) (775260) (260784) (3FAB0)   ;(000000010101110010) (2562) (1394) (572)   ;(111111101001110100) (775164) (260724) (3FA74)   ;(000000010110011111) (2637) (1439) (59F)   ;(111111101001010110) (775126) (260694) (3FA56)   ;
;104;(000000010110101100) (2654) (1452) (5AC)    ;(111111101001011101) (775135) (260701) (3FA5D)   ;(000000010110001111) (2617) (1423) (58F)   ;(111111101010010010) (775222) (260754) (3FA92)   ;(000000010100111111) (2477) (1343) (53F)   ;(111111101011111111) (775377) (260863) (3FAFF)   ;(000000010010110001) (2261) (1201) (4B1)   ;(111111101110110011) (775663) (261043) (3FBB3)   ;
;112;(000000001111010010) (1722) (978) (3D2)    ;(111111110011000010) (776302) (261314) (3FCC2)   ;(000000001010001011) (1213) (651) (28B)   ;(111111111001001100) (777114) (261708) (3FE4C)   ;(000000000010110001) (261) (177) (B1)   ;(000000000010001001) (211) (137) (89)   ;(111111110111110111) (776767) (261623) (3FDF7)   ;(000000001111100110) (1746) (998) (3E6)   ;
;120;(111111100110111101) (774675) (260541) (3F9BD)    ;(000000100101011010) (4532) (2394) (95A)   ;(111111001001110000) (771160) (258672) (3F270)   ;(000001001110101101) (11655) (5037) (13AD)   ;(111110001010010111) (761227) (254615) (3E297)   ;(000010111110010000) (27620) (12176) (2F90)   ;(111010000110111001) (720671) (238009) (3A1B9)   ;(011111111111111111) (377777) (131071) (1FFFF)   ;
;128;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;136;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;144;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;152;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;160;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;168;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;176;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;184;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;192;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;200;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;208;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;216;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;224;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;232;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;240;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;248;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |Hermes|receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|firromH:roma|altsyncram:altsyncram_component|altsyncram_c791:auto_generated|ALTSYNCRAM                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(001011011100110110) (133466) (46902) (B736)    ;(111010110010010001) (726221) (240785) (3AC91)   ;(000011011111101000) (33750) (14312) (37E8)   ;(111101010100101111) (752457) (251183) (3D52F)   ;(000010001100001010) (21412) (8970) (230A)   ;(111110001000110101) (761065) (254517) (3E235)   ;(000001100111110011) (14763) (6643) (19F3)   ;(111110100100001010) (764412) (256266) (3E90A)   ;
;8;(000001010010001010) (12212) (5258) (148A)    ;(111110110101111111) (766577) (257407) (3ED7F)   ;(000001000010111111) (10277) (4287) (10BF)   ;(111111000011001101) (770315) (258253) (3F0CD)   ;(000000110111010001) (6721) (3537) (DD1)   ;(111111001101110001) (771561) (258929) (3F371)   ;(000000101101101000) (5550) (2920) (B68)   ;(111111010110101000) (772650) (259496) (3F5A8)   ;
;16;(000000100101011010) (4532) (2394) (95A)    ;(111111011110010011) (773623) (259987) (3F793)   ;(000000011110001111) (3617) (1935) (78F)   ;(111111100101000010) (774502) (260418) (3F942)   ;(000000010111111001) (2771) (1529) (5F9)   ;(111111101011000001) (775301) (260801) (3FAC1)   ;(000000010010010000) (2220) (1168) (490)   ;(111111110000010101) (776025) (261141) (3FC15)   ;
;24;(000000001101010000) (1520) (848) (350)    ;(111111110101000001) (776501) (261441) (3FD41)   ;(000000001000110110) (1066) (566) (236)   ;(111111111001001001) (777111) (261705) (3FE49)   ;(000000000101000000) (500) (320) (140)   ;(111111111100101111) (777457) (261935) (3FF2F)   ;(000000000001101011) (153) (107) (6B)   ;(111111111111110010) (777762) (262130) (3FFF2)   ;
;32;(111111111110111000) (777670) (262072) (3FFB8)    ;(000000000010010111) (227) (151) (97)   ;(111111111100100011) (777443) (261923) (3FF23)   ;(000000000100011100) (434) (284) (11C)   ;(111111111010101100) (777254) (261804) (3FEAC)   ;(000000000110000101) (605) (389) (185)   ;(111111111001010000) (777120) (261712) (3FE50)   ;(000000000111010100) (724) (468) (1D4)   ;
;40;(111111111000001110) (777016) (261646) (3FE0E)    ;(000000001000001010) (1012) (522) (20A)   ;(111111110111100100) (776744) (261604) (3FDE4)   ;(000000001000101010) (1052) (554) (22A)   ;(111111110111001110) (776716) (261582) (3FDCE)   ;(000000001000110110) (1066) (566) (236)   ;(111111110111001011) (776713) (261579) (3FDCB)   ;(000000001000110000) (1060) (560) (230)   ;
;48;(111111110111011000) (776730) (261592) (3FDD8)    ;(000000001000011101) (1035) (541) (21D)   ;(111111110111110010) (776762) (261618) (3FDF2)   ;(000000000111111101) (775) (509) (1FD)   ;(111111111000010111) (777027) (261655) (3FE17)   ;(000000000111010100) (724) (468) (1D4)   ;(111111111001000100) (777104) (261700) (3FE44)   ;(000000000110100100) (644) (420) (1A4)   ;
;56;(111111111001110110) (777166) (261750) (3FE76)    ;(000000000101101111) (557) (367) (16F)   ;(111111111010101100) (777254) (261804) (3FEAC)   ;(000000000100111000) (470) (312) (138)   ;(111111111011100011) (777343) (261859) (3FEE3)   ;(000000000100000001) (401) (257) (101)   ;(111111111100011010) (777432) (261914) (3FF1A)   ;(000000000011001011) (313) (203) (CB)   ;
;64;(111111111101001111) (777517) (261967) (3FF4F)    ;(000000000010011000) (230) (152) (98)   ;(111111111110000000) (777600) (262016) (3FF80)   ;(000000000001101000) (150) (104) (68)   ;(111111111110101110) (777656) (262062) (3FFAE)   ;(000000000000111110) (76) (62) (3E)   ;(111111111111010110) (777726) (262102) (3FFD6)   ;(000000000000011000) (30) (24) (18)   ;
;72;(111111111111111000) (777770) (262136) (3FFF8)    ;(111111111111111001) (777771) (262137) (3FFF9)   ;(000000000000010101) (25) (21) (15)   ;(111111111111011111) (777737) (262111) (3FFDF)   ;(000000000000101100) (54) (44) (2C)   ;(111111111111001010) (777712) (262090) (3FFCA)   ;(000000000000111110) (76) (62) (3E)   ;(111111111110111100) (777674) (262076) (3FFBC)   ;
;80;(000000000001001010) (112) (74) (4A)    ;(111111111110110010) (777662) (262066) (3FFB2)   ;(000000000001010001) (121) (81) (51)   ;(111111111110101101) (777655) (262061) (3FFAD)   ;(000000000001010100) (124) (84) (54)   ;(111111111110101100) (777654) (262060) (3FFAC)   ;(000000000001010011) (123) (83) (53)   ;(111111111110101110) (777656) (262062) (3FFAE)   ;
;88;(000000000001010000) (120) (80) (50)    ;(111111111110110011) (777663) (262067) (3FFB3)   ;(000000000001001010) (112) (74) (4A)   ;(111111111110111010) (777672) (262074) (3FFBA)   ;(000000000001000010) (102) (66) (42)   ;(111111111111000010) (777702) (262082) (3FFC2)   ;(000000000000111010) (72) (58) (3A)   ;(111111111111001011) (777713) (262091) (3FFCB)   ;
;96;(000000000000110000) (60) (48) (30)    ;(111111111111010100) (777724) (262100) (3FFD4)   ;(000000000000100111) (47) (39) (27)   ;(111111111111011101) (777735) (262109) (3FFDD)   ;(000000000000011110) (36) (30) (1E)   ;(111111111111100110) (777746) (262118) (3FFE6)   ;(000000000000010110) (26) (22) (16)   ;(111111111111101110) (777756) (262126) (3FFEE)   ;
;104;(000000000000001111) (17) (15) (0F)    ;(111111111111110101) (777765) (262133) (3FFF5)   ;(000000000000001000) (10) (8) (08)   ;(111111111111111011) (777773) (262139) (3FFFB)   ;(000000000000000011) (3) (3) (03)   ;(111111111111111111) (777777) (262143) (3FFFF)   ;(111111111111111111) (777777) (262143) (3FFFF)   ;(000000000000000011) (3) (3) (03)   ;
;112;(111111111111111100) (777774) (262140) (3FFFC)    ;(000000000000000101) (5) (5) (05)   ;(111111111111111010) (777772) (262138) (3FFFA)   ;(000000000000000111) (7) (7) (07)   ;(111111111111111001) (777771) (262137) (3FFF9)   ;(000000000000001000) (10) (8) (08)   ;(111111111111111000) (777770) (262136) (3FFF8)   ;(000000000000001000) (10) (8) (08)   ;
;120;(111111111111110111) (777767) (262135) (3FFF7)    ;(000000000000001010) (12) (10) (0A)   ;(111111111111110101) (777765) (262133) (3FFF5)   ;(000000000000001101) (15) (13) (0D)   ;(111111111111110000) (777760) (262128) (3FFF0)   ;(000000000000001111) (17) (15) (0F)   ;(000000000000100001) (41) (33) (21)   ;(000000000000010000) (20) (16) (10)   ;
;128;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;136;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;144;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;152;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;160;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;168;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;176;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;184;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;192;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;200;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;208;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;216;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;224;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;232;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;240;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;248;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |Hermes|receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|firromH:roma|altsyncram:altsyncram_component|altsyncram_d791:auto_generated|ALTSYNCRAM                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(000000000000000011) (3) (3) (03)    ;(000000000000100001) (41) (33) (21)   ;(000000000000001111) (17) (15) (0F)   ;(111111111111110000) (777760) (262128) (3FFF0)   ;(000000000000001101) (15) (13) (0D)   ;(111111111111110101) (777765) (262133) (3FFF5)   ;(000000000000001010) (12) (10) (0A)   ;(111111111111110111) (777767) (262135) (3FFF7)   ;
;8;(000000000000001000) (10) (8) (08)    ;(111111111111111000) (777770) (262136) (3FFF8)   ;(000000000000001000) (10) (8) (08)   ;(111111111111111001) (777771) (262137) (3FFF9)   ;(000000000000000111) (7) (7) (07)   ;(111111111111111010) (777772) (262138) (3FFFA)   ;(000000000000000101) (5) (5) (05)   ;(111111111111111100) (777774) (262140) (3FFFC)   ;
;16;(000000000000000011) (3) (3) (03)    ;(111111111111111111) (777777) (262143) (3FFFF)   ;(111111111111111111) (777777) (262143) (3FFFF)   ;(000000000000000011) (3) (3) (03)   ;(111111111111111011) (777773) (262139) (3FFFB)   ;(000000000000001000) (10) (8) (08)   ;(111111111111110101) (777765) (262133) (3FFF5)   ;(000000000000001111) (17) (15) (0F)   ;
;24;(111111111111101110) (777756) (262126) (3FFEE)    ;(000000000000010110) (26) (22) (16)   ;(111111111111100110) (777746) (262118) (3FFE6)   ;(000000000000011110) (36) (30) (1E)   ;(111111111111011101) (777735) (262109) (3FFDD)   ;(000000000000100111) (47) (39) (27)   ;(111111111111010100) (777724) (262100) (3FFD4)   ;(000000000000110000) (60) (48) (30)   ;
;32;(111111111111001011) (777713) (262091) (3FFCB)    ;(000000000000111010) (72) (58) (3A)   ;(111111111111000010) (777702) (262082) (3FFC2)   ;(000000000001000010) (102) (66) (42)   ;(111111111110111010) (777672) (262074) (3FFBA)   ;(000000000001001010) (112) (74) (4A)   ;(111111111110110011) (777663) (262067) (3FFB3)   ;(000000000001010000) (120) (80) (50)   ;
;40;(111111111110101110) (777656) (262062) (3FFAE)    ;(000000000001010011) (123) (83) (53)   ;(111111111110101100) (777654) (262060) (3FFAC)   ;(000000000001010100) (124) (84) (54)   ;(111111111110101101) (777655) (262061) (3FFAD)   ;(000000000001010001) (121) (81) (51)   ;(111111111110110010) (777662) (262066) (3FFB2)   ;(000000000001001010) (112) (74) (4A)   ;
;48;(111111111110111100) (777674) (262076) (3FFBC)    ;(000000000000111110) (76) (62) (3E)   ;(111111111111001010) (777712) (262090) (3FFCA)   ;(000000000000101100) (54) (44) (2C)   ;(111111111111011111) (777737) (262111) (3FFDF)   ;(000000000000010101) (25) (21) (15)   ;(111111111111111001) (777771) (262137) (3FFF9)   ;(111111111111111000) (777770) (262136) (3FFF8)   ;
;56;(000000000000011000) (30) (24) (18)    ;(111111111111010110) (777726) (262102) (3FFD6)   ;(000000000000111110) (76) (62) (3E)   ;(111111111110101110) (777656) (262062) (3FFAE)   ;(000000000001101000) (150) (104) (68)   ;(111111111110000000) (777600) (262016) (3FF80)   ;(000000000010011000) (230) (152) (98)   ;(111111111101001111) (777517) (261967) (3FF4F)   ;
;64;(000000000011001011) (313) (203) (CB)    ;(111111111100011010) (777432) (261914) (3FF1A)   ;(000000000100000001) (401) (257) (101)   ;(111111111011100011) (777343) (261859) (3FEE3)   ;(000000000100111000) (470) (312) (138)   ;(111111111010101100) (777254) (261804) (3FEAC)   ;(000000000101101111) (557) (367) (16F)   ;(111111111001110110) (777166) (261750) (3FE76)   ;
;72;(000000000110100100) (644) (420) (1A4)    ;(111111111001000100) (777104) (261700) (3FE44)   ;(000000000111010100) (724) (468) (1D4)   ;(111111111000010111) (777027) (261655) (3FE17)   ;(000000000111111101) (775) (509) (1FD)   ;(111111110111110010) (776762) (261618) (3FDF2)   ;(000000001000011101) (1035) (541) (21D)   ;(111111110111011000) (776730) (261592) (3FDD8)   ;
;80;(000000001000110000) (1060) (560) (230)    ;(111111110111001011) (776713) (261579) (3FDCB)   ;(000000001000110110) (1066) (566) (236)   ;(111111110111001110) (776716) (261582) (3FDCE)   ;(000000001000101010) (1052) (554) (22A)   ;(111111110111100100) (776744) (261604) (3FDE4)   ;(000000001000001010) (1012) (522) (20A)   ;(111111111000001110) (777016) (261646) (3FE0E)   ;
;88;(000000000111010100) (724) (468) (1D4)    ;(111111111001010000) (777120) (261712) (3FE50)   ;(000000000110000101) (605) (389) (185)   ;(111111111010101100) (777254) (261804) (3FEAC)   ;(000000000100011100) (434) (284) (11C)   ;(111111111100100011) (777443) (261923) (3FF23)   ;(000000000010010111) (227) (151) (97)   ;(111111111110111000) (777670) (262072) (3FFB8)   ;
;96;(111111111111110010) (777762) (262130) (3FFF2)    ;(000000000001101011) (153) (107) (6B)   ;(111111111100101111) (777457) (261935) (3FF2F)   ;(000000000101000000) (500) (320) (140)   ;(111111111001001001) (777111) (261705) (3FE49)   ;(000000001000110110) (1066) (566) (236)   ;(111111110101000001) (776501) (261441) (3FD41)   ;(000000001101010000) (1520) (848) (350)   ;
;104;(111111110000010101) (776025) (261141) (3FC15)    ;(000000010010010000) (2220) (1168) (490)   ;(111111101011000001) (775301) (260801) (3FAC1)   ;(000000010111111001) (2771) (1529) (5F9)   ;(111111100101000010) (774502) (260418) (3F942)   ;(000000011110001111) (3617) (1935) (78F)   ;(111111011110010011) (773623) (259987) (3F793)   ;(000000100101011010) (4532) (2394) (95A)   ;
;112;(111111010110101000) (772650) (259496) (3F5A8)    ;(000000101101101000) (5550) (2920) (B68)   ;(111111001101110001) (771561) (258929) (3F371)   ;(000000110111010001) (6721) (3537) (DD1)   ;(111111000011001101) (770315) (258253) (3F0CD)   ;(000001000010111111) (10277) (4287) (10BF)   ;(111110110101111111) (766577) (257407) (3ED7F)   ;(000001010010001010) (12212) (5258) (148A)   ;
;120;(111110100100001010) (764412) (256266) (3E90A)    ;(000001100111110011) (14763) (6643) (19F3)   ;(111110001000110101) (761065) (254517) (3E235)   ;(000010001100001010) (21412) (8970) (230A)   ;(111101010100101111) (752457) (251183) (3D52F)   ;(000011011111101000) (33750) (14312) (37E8)   ;(111010110010010001) (726221) (240785) (3AC91)   ;(001011011100110110) (133466) (46902) (B736)   ;
;128;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;136;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;144;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;152;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;160;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;168;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;176;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;184;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;192;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;200;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;208;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;216;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;224;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;232;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;240;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;248;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |Hermes|receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|firromH:roma|altsyncram:altsyncram_component|altsyncram_e791:auto_generated|ALTSYNCRAM                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(011111111111111111) (377777) (131071) (1FFFF)    ;(111010000110111001) (720671) (238009) (3A1B9)   ;(000010111110010000) (27620) (12176) (2F90)   ;(111110001010010111) (761227) (254615) (3E297)   ;(000001001110101101) (11655) (5037) (13AD)   ;(111111001001110000) (771160) (258672) (3F270)   ;(000000100101011010) (4532) (2394) (95A)   ;(111111100110111101) (774675) (260541) (3F9BD)   ;
;8;(000000001111100110) (1746) (998) (3E6)    ;(111111110111110111) (776767) (261623) (3FDF7)   ;(000000000010001001) (211) (137) (89)   ;(000000000010110001) (261) (177) (B1)   ;(111111111001001100) (777114) (261708) (3FE4C)   ;(000000001010001011) (1213) (651) (28B)   ;(111111110011000010) (776302) (261314) (3FCC2)   ;(000000001111010010) (1722) (978) (3D2)   ;
;16;(111111101110110011) (775663) (261043) (3FBB3)    ;(000000010010110001) (2261) (1201) (4B1)   ;(111111101011111111) (775377) (260863) (3FAFF)   ;(000000010100111111) (2477) (1343) (53F)   ;(111111101010010010) (775222) (260754) (3FA92)   ;(000000010110001111) (2617) (1423) (58F)   ;(111111101001011101) (775135) (260701) (3FA5D)   ;(000000010110101100) (2654) (1452) (5AC)   ;
;24;(111111101001010110) (775126) (260694) (3FA56)    ;(000000010110011111) (2637) (1439) (59F)   ;(111111101001110100) (775164) (260724) (3FA74)   ;(000000010101110010) (2562) (1394) (572)   ;(111111101010110000) (775260) (260784) (3FAB0)   ;(000000010100101001) (2451) (1321) (529)   ;(111111101100000100) (775404) (260868) (3FB04)   ;(000000010011001011) (2313) (1227) (4CB)   ;
;32;(111111101101101010) (775552) (260970) (3FB6A)    ;(000000010001011101) (2135) (1117) (45D)   ;(111111101111011110) (775736) (261086) (3FBDE)   ;(000000001111100101) (1745) (997) (3E5)   ;(111111110001011011) (776133) (261211) (3FC5B)   ;(000000001101100101) (1545) (869) (365)   ;(111111110011011100) (776334) (261340) (3FCDC)   ;(000000001011100011) (1343) (739) (2E3)   ;
;40;(111111110101011110) (776536) (261470) (3FD5E)    ;(000000001001100010) (1142) (610) (262)   ;(111111110111011110) (776736) (261598) (3FDDE)   ;(000000000111100100) (744) (484) (1E4)   ;(111111111001011001) (777131) (261721) (3FE59)   ;(000000000101101101) (555) (365) (16D)   ;(111111111011001100) (777314) (261836) (3FECC)   ;(000000000011111110) (376) (254) (FE)   ;
;48;(111111111100110110) (777466) (261942) (3FF36)    ;(000000000010011001) (231) (153) (99)   ;(111111111110010101) (777625) (262037) (3FF95)   ;(000000000000111111) (77) (63) (3F)   ;(111111111111101001) (777751) (262121) (3FFE9)   ;(111111111111110010) (777762) (262130) (3FFF2)   ;(000000000000110000) (60) (48) (30)   ;(111111111110110001) (777661) (262065) (3FFB1)   ;
;56;(000000000001101011) (153) (107) (6B)    ;(111111111101111100) (777574) (262012) (3FF7C)   ;(000000000010011010) (232) (154) (9A)   ;(111111111101010011) (777523) (261971) (3FF53)   ;(000000000010111101) (275) (189) (BD)   ;(111111111100110110) (777466) (261942) (3FF36)   ;(000000000011010100) (324) (212) (D4)   ;(111111111100100100) (777444) (261924) (3FF24)   ;
;64;(000000000011100010) (342) (226) (E2)    ;(111111111100011011) (777433) (261915) (3FF1B)   ;(000000000011100110) (346) (230) (E6)   ;(111111111100011011) (777433) (261915) (3FF1B)   ;(000000000011100011) (343) (227) (E3)   ;(111111111100100010) (777442) (261922) (3FF22)   ;(000000000011011001) (331) (217) (D9)   ;(111111111100101110) (777456) (261934) (3FF2E)   ;
;72;(000000000011001010) (312) (202) (CA)    ;(111111111100111111) (777477) (261951) (3FF3F)   ;(000000000010110111) (267) (183) (B7)   ;(111111111101010100) (777524) (261972) (3FF54)   ;(000000000010100001) (241) (161) (A1)   ;(111111111101101010) (777552) (261994) (3FF6A)   ;(000000000010001010) (212) (138) (8A)   ;(111111111110000010) (777602) (262018) (3FF82)   ;
;80;(000000000001110011) (163) (115) (73)    ;(111111111110011001) (777631) (262041) (3FF99)   ;(000000000001011011) (133) (91) (5B)   ;(111111111110110000) (777660) (262064) (3FFB0)   ;(000000000001000101) (105) (69) (45)   ;(111111111111000101) (777705) (262085) (3FFC5)   ;(000000000000110001) (61) (49) (31)   ;(111111111111011000) (777730) (262104) (3FFD8)   ;
;88;(000000000000011111) (37) (31) (1F)    ;(111111111111101001) (777751) (262121) (3FFE9)   ;(000000000000001111) (17) (15) (0F)   ;(111111111111111000) (777770) (262136) (3FFF8)   ;(000000000000000010) (2) (2) (02)   ;(000000000000000011) (3) (3) (03)   ;(111111111111111000) (777770) (262136) (3FFF8)   ;(000000000000001101) (15) (13) (0D)   ;
;96;(111111111111110000) (777760) (262128) (3FFF0)    ;(000000000000010011) (23) (19) (13)   ;(111111111111101010) (777752) (262122) (3FFEA)   ;(000000000000011000) (30) (24) (18)   ;(111111111111100111) (777747) (262119) (3FFE7)   ;(000000000000011010) (32) (26) (1A)   ;(111111111111100110) (777746) (262118) (3FFE6)   ;(000000000000011010) (32) (26) (1A)   ;
;104;(111111111111100110) (777746) (262118) (3FFE6)    ;(000000000000011010) (32) (26) (1A)   ;(111111111111100111) (777747) (262119) (3FFE7)   ;(000000000000011000) (30) (24) (18)   ;(111111111111101001) (777751) (262121) (3FFE9)   ;(000000000000010101) (25) (21) (15)   ;(111111111111101100) (777754) (262124) (3FFEC)   ;(000000000000010010) (22) (18) (12)   ;
;112;(111111111111101111) (777757) (262127) (3FFEF)    ;(000000000000001111) (17) (15) (0F)   ;(111111111111110011) (777763) (262131) (3FFF3)   ;(000000000000001100) (14) (12) (0C)   ;(111111111111110110) (777766) (262134) (3FFF6)   ;(000000000000001001) (11) (9) (09)   ;(111111111111111000) (777770) (262136) (3FFF8)   ;(000000000000000111) (7) (7) (07)   ;
;120;(111111111111111010) (777772) (262138) (3FFFA)    ;(000000000000000101) (5) (5) (05)   ;(111111111111111101) (777775) (262141) (3FFFD)   ;(000000000000000001) (1) (1) (01)   ;(000000000000000010) (2) (2) (02)   ;(111111111111110100) (777764) (262132) (3FFF4)   ;(000000000000100100) (44) (36) (24)   ;(000000000000000011) (3) (3) (03)   ;
;128;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;136;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;144;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;152;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;160;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;168;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;176;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;184;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;192;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;200;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;208;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;216;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;224;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;232;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;240;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;248;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:C|firromH:rom|altsyncram:altsyncram_component|altsyncram_c991:auto_generated|ALTSYNCRAM                                                                                                                      ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(111111111111111001) (777771) (262137) (3FFF9)    ;(111111111101110010) (777562) (262002) (3FF72)   ;(111111111110100010) (777642) (262050) (3FFA2)   ;(000000000001010001) (121) (81) (51)   ;(111111111110111101) (777675) (262077) (3FFBD)   ;(000000000000111010) (72) (58) (3A)   ;(111111111111001010) (777712) (262090) (3FFCA)   ;(000000000000110101) (65) (53) (35)   ;
;8;(111111111111001010) (777712) (262090) (3FFCA)    ;(000000000000110111) (67) (55) (37)   ;(111111111111000110) (777706) (262086) (3FFC6)   ;(000000000000111100) (74) (60) (3C)   ;(111111111111000001) (777701) (262081) (3FFC1)   ;(000000000001000001) (101) (65) (41)   ;(111111111110111100) (777674) (262076) (3FFBC)   ;(000000000001000101) (105) (69) (45)   ;
;16;(111111111110111001) (777671) (262073) (3FFB9)    ;(000000000001000111) (107) (71) (47)   ;(111111111110111000) (777670) (262072) (3FFB8)   ;(000000000001000111) (107) (71) (47)   ;(111111111110111010) (777672) (262074) (3FFBA)   ;(000000000001000011) (103) (67) (43)   ;(111111111111000000) (777700) (262080) (3FFC0)   ;(000000000000111011) (73) (59) (3B)   ;
;24;(111111111111001011) (777713) (262091) (3FFCB)    ;(000000000000101110) (56) (46) (2E)   ;(111111111111011011) (777733) (262107) (3FFDB)   ;(000000000000011010) (32) (26) (1A)   ;(111111111111110010) (777762) (262130) (3FFF2)   ;(111111111111111111) (777777) (262143) (3FFFF)   ;(000000000000010001) (21) (17) (11)   ;(111111111111011100) (777734) (262108) (3FFDC)   ;
;32;(000000000000111010) (72) (58) (3A)    ;(111111111110101101) (777655) (262061) (3FFAD)   ;(000000000001101110) (156) (110) (6E)   ;(111111111101110011) (777563) (262003) (3FF73)   ;(000000000010110000) (260) (176) (B0)   ;(111111111100101001) (777451) (261929) (3FF29)   ;(000000000100000010) (402) (258) (102)   ;(111111111011001101) (777315) (261837) (3FECD)   ;
;40;(000000000101101001) (551) (361) (169)    ;(111111111001011010) (777132) (261722) (3FE5A)   ;(000000000111101010) (752) (490) (1EA)   ;(111111110111001001) (776711) (261577) (3FDC9)   ;(000000001010001101) (1215) (653) (28D)   ;(111111110100010001) (776421) (261393) (3FD11)   ;(000000001101011111) (1537) (863) (35F)   ;(111111110000100010) (776042) (261154) (3FC22)   ;
;48;(000000010001110010) (2162) (1138) (472)    ;(111111101011100001) (775341) (260833) (3FAE1)   ;(000000010111101100) (2754) (1516) (5EC)   ;(111111100100011101) (774435) (260381) (3F91D)   ;(000000100000010011) (4023) (2067) (813)   ;(111111011001101110) (773156) (259694) (3F66E)   ;(000000101110000110) (5606) (2950) (B86)   ;(111111000111010000) (770720) (258512) (3F1D0)   ;
;56;(000001001000001110) (11016) (4622) (120E)    ;(111110011111001011) (763713) (255947) (3E7CB)   ;(000010001110011110) (21636) (9118) (239E)   ;(111011111110111010) (737672) (245690) (3BFBA)   ;(010001001111000010) (211702) (70594) (113C2)   ;(000111111110110101) (77665) (32693) (7FB5)   ;(111100101100100000) (745440) (248608) (3CB20)   ;(000010000110100111) (20647) (8615) (21A7)   ;
;64;(111110011100110011) (763463) (255795) (3E733)    ;(000001001110101110) (11656) (5038) (13AE)   ;(111110111110101101) (767655) (257965) (3EFAD)   ;(000000110111101111) (6757) (3567) (DEF)   ;(111111001111011100) (771734) (259036) (3F3DC)   ;(000000101010111100) (5274) (2748) (ABC)   ;(111111011001101000) (773150) (259688) (3F668)   ;(000000100010100110) (4246) (2214) (8A6)   ;
;72;(111111100000100111) (774047) (260135) (3F827)    ;(000000011100100111) (3447) (1831) (727)   ;(111111100101110100) (774564) (260468) (3F974)   ;(000000011000000011) (3003) (1539) (603)   ;(111111101001111000) (775170) (260728) (3FA78)   ;(000000010100011001) (2431) (1305) (519)   ;(111111101101001100) (775514) (260940) (3FB4C)   ;(000000010001011000) (2130) (1112) (458)   ;
;80;(111111101111111101) (775775) (261117) (3FBFD)    ;(000000001110110101) (1665) (949) (3B5)   ;(111111110010010100) (776224) (261268) (3FC94)   ;(000000001100101000) (1450) (808) (328)   ;(111111110100010111) (776427) (261399) (3FD17)   ;(000000001010101111) (1257) (687) (2AF)   ;(111111110110001000) (776610) (261512) (3FD88)   ;(000000001001000101) (1105) (581) (245)   ;
;88;(111111110111101100) (776754) (261612) (3FDEC)    ;(000000000111100111) (747) (487) (1E7)   ;(111111111001000011) (777103) (261699) (3FE43)   ;(000000000110010110) (626) (406) (196)   ;(111111111010001111) (777217) (261775) (3FE8F)   ;(000000000101001110) (516) (334) (14E)   ;(111111111011010010) (777322) (261842) (3FED2)   ;(000000000100010000) (420) (272) (110)   ;
;96;(111111111100001100) (777414) (261900) (3FF0C)    ;(000000000011011010) (332) (218) (DA)   ;(111111111100111110) (777476) (261950) (3FF3E)   ;(000000000010101011) (253) (171) (AB)   ;(111111111101101001) (777551) (261993) (3FF69)   ;(000000000010000100) (204) (132) (84)   ;(111111111110001110) (777616) (262030) (3FF8E)   ;(000000000001100011) (143) (99) (63)   ;
;104;(111111111110101100) (777654) (262060) (3FFAC)    ;(000000000001000111) (107) (71) (47)   ;(111111111111000101) (777705) (262085) (3FFC5)   ;(000000000000110001) (61) (49) (31)   ;(111111111111011001) (777731) (262105) (3FFD9)   ;(000000000000011111) (37) (31) (1F)   ;(111111111111101000) (777750) (262120) (3FFE8)   ;(000000000000010010) (22) (18) (12)   ;
;112;(111111111111110100) (777764) (262132) (3FFF4)    ;(000000000000000111) (7) (7) (07)   ;(111111111111111101) (777775) (262141) (3FFFD)   ;(111111111111111101) (777775) (262141) (3FFFD)   ;(000000000000001011) (13) (11) (0B)   ;(111111111111100100) (777744) (262116) (3FFE4)   ;(000000000001000001) (101) (65) (41)   ;(111111111101011001) (777531) (261977) (3FF59)   ;
;120;(111111111110110001) (777661) (262065) (3FFB1)    ;(000000000000000011) (3) (3) (03)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;128;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;136;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;144;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;152;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;160;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;168;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;176;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;184;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;192;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;200;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;208;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;216;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;224;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;232;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;240;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;248;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:F|firromH:rom|altsyncram:altsyncram_component|altsyncram_f991:auto_generated|ALTSYNCRAM                                                                                                                      ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(000000000000000011) (3) (3) (03)    ;(111111111110110001) (777661) (262065) (3FFB1)   ;(111111111101011001) (777531) (261977) (3FF59)   ;(000000000001000001) (101) (65) (41)   ;(111111111111100100) (777744) (262116) (3FFE4)   ;(000000000000001011) (13) (11) (0B)   ;(111111111111111101) (777775) (262141) (3FFFD)   ;(111111111111111101) (777775) (262141) (3FFFD)   ;
;8;(000000000000000111) (7) (7) (07)    ;(111111111111110100) (777764) (262132) (3FFF4)   ;(000000000000010010) (22) (18) (12)   ;(111111111111101000) (777750) (262120) (3FFE8)   ;(000000000000011111) (37) (31) (1F)   ;(111111111111011001) (777731) (262105) (3FFD9)   ;(000000000000110001) (61) (49) (31)   ;(111111111111000101) (777705) (262085) (3FFC5)   ;
;16;(000000000001000111) (107) (71) (47)    ;(111111111110101100) (777654) (262060) (3FFAC)   ;(000000000001100011) (143) (99) (63)   ;(111111111110001110) (777616) (262030) (3FF8E)   ;(000000000010000100) (204) (132) (84)   ;(111111111101101001) (777551) (261993) (3FF69)   ;(000000000010101011) (253) (171) (AB)   ;(111111111100111110) (777476) (261950) (3FF3E)   ;
;24;(000000000011011010) (332) (218) (DA)    ;(111111111100001100) (777414) (261900) (3FF0C)   ;(000000000100010000) (420) (272) (110)   ;(111111111011010010) (777322) (261842) (3FED2)   ;(000000000101001110) (516) (334) (14E)   ;(111111111010001111) (777217) (261775) (3FE8F)   ;(000000000110010110) (626) (406) (196)   ;(111111111001000011) (777103) (261699) (3FE43)   ;
;32;(000000000111100111) (747) (487) (1E7)    ;(111111110111101100) (776754) (261612) (3FDEC)   ;(000000001001000101) (1105) (581) (245)   ;(111111110110001000) (776610) (261512) (3FD88)   ;(000000001010101111) (1257) (687) (2AF)   ;(111111110100010111) (776427) (261399) (3FD17)   ;(000000001100101000) (1450) (808) (328)   ;(111111110010010100) (776224) (261268) (3FC94)   ;
;40;(000000001110110101) (1665) (949) (3B5)    ;(111111101111111101) (775775) (261117) (3FBFD)   ;(000000010001011000) (2130) (1112) (458)   ;(111111101101001100) (775514) (260940) (3FB4C)   ;(000000010100011001) (2431) (1305) (519)   ;(111111101001111000) (775170) (260728) (3FA78)   ;(000000011000000011) (3003) (1539) (603)   ;(111111100101110100) (774564) (260468) (3F974)   ;
;48;(000000011100100111) (3447) (1831) (727)    ;(111111100000100111) (774047) (260135) (3F827)   ;(000000100010100110) (4246) (2214) (8A6)   ;(111111011001101000) (773150) (259688) (3F668)   ;(000000101010111100) (5274) (2748) (ABC)   ;(111111001111011100) (771734) (259036) (3F3DC)   ;(000000110111101111) (6757) (3567) (DEF)   ;(111110111110101101) (767655) (257965) (3EFAD)   ;
;56;(000001001110101110) (11656) (5038) (13AE)    ;(111110011100110011) (763463) (255795) (3E733)   ;(000010000110100111) (20647) (8615) (21A7)   ;(111100101100100000) (745440) (248608) (3CB20)   ;(000111111110110101) (77665) (32693) (7FB5)   ;(010001001111000010) (211702) (70594) (113C2)   ;(111011111110111010) (737672) (245690) (3BFBA)   ;(000010001110011110) (21636) (9118) (239E)   ;
;64;(111110011111001011) (763713) (255947) (3E7CB)    ;(000001001000001110) (11016) (4622) (120E)   ;(111111000111010000) (770720) (258512) (3F1D0)   ;(000000101110000110) (5606) (2950) (B86)   ;(111111011001101110) (773156) (259694) (3F66E)   ;(000000100000010011) (4023) (2067) (813)   ;(111111100100011101) (774435) (260381) (3F91D)   ;(000000010111101100) (2754) (1516) (5EC)   ;
;72;(111111101011100001) (775341) (260833) (3FAE1)    ;(000000010001110010) (2162) (1138) (472)   ;(111111110000100010) (776042) (261154) (3FC22)   ;(000000001101011111) (1537) (863) (35F)   ;(111111110100010001) (776421) (261393) (3FD11)   ;(000000001010001101) (1215) (653) (28D)   ;(111111110111001001) (776711) (261577) (3FDC9)   ;(000000000111101010) (752) (490) (1EA)   ;
;80;(111111111001011010) (777132) (261722) (3FE5A)    ;(000000000101101001) (551) (361) (169)   ;(111111111011001101) (777315) (261837) (3FECD)   ;(000000000100000010) (402) (258) (102)   ;(111111111100101001) (777451) (261929) (3FF29)   ;(000000000010110000) (260) (176) (B0)   ;(111111111101110011) (777563) (262003) (3FF73)   ;(000000000001101110) (156) (110) (6E)   ;
;88;(111111111110101101) (777655) (262061) (3FFAD)    ;(000000000000111010) (72) (58) (3A)   ;(111111111111011100) (777734) (262108) (3FFDC)   ;(000000000000010001) (21) (17) (11)   ;(111111111111111111) (777777) (262143) (3FFFF)   ;(111111111111110010) (777762) (262130) (3FFF2)   ;(000000000000011010) (32) (26) (1A)   ;(111111111111011011) (777733) (262107) (3FFDB)   ;
;96;(000000000000101110) (56) (46) (2E)    ;(111111111111001011) (777713) (262091) (3FFCB)   ;(000000000000111011) (73) (59) (3B)   ;(111111111111000000) (777700) (262080) (3FFC0)   ;(000000000001000011) (103) (67) (43)   ;(111111111110111010) (777672) (262074) (3FFBA)   ;(000000000001000111) (107) (71) (47)   ;(111111111110111000) (777670) (262072) (3FFB8)   ;
;104;(000000000001000111) (107) (71) (47)    ;(111111111110111001) (777671) (262073) (3FFB9)   ;(000000000001000101) (105) (69) (45)   ;(111111111110111100) (777674) (262076) (3FFBC)   ;(000000000001000001) (101) (65) (41)   ;(111111111111000001) (777701) (262081) (3FFC1)   ;(000000000000111100) (74) (60) (3C)   ;(111111111111000110) (777706) (262086) (3FFC6)   ;
;112;(000000000000110111) (67) (55) (37)    ;(111111111111001010) (777712) (262090) (3FFCA)   ;(000000000000110101) (65) (53) (35)   ;(111111111111001010) (777712) (262090) (3FFCA)   ;(000000000000111010) (72) (58) (3A)   ;(111111111110111101) (777675) (262077) (3FFBD)   ;(000000000001010001) (121) (81) (51)   ;(111111111110100010) (777642) (262050) (3FFA2)   ;
;120;(111111111101110010) (777562) (262002) (3FF72)    ;(111111111111111001) (777771) (262137) (3FFF9)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;128;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;136;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;144;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;152;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;160;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;168;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;176;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;184;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;192;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;200;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;208;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;216;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;224;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;232;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;240;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;248;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:G|firromH:rom|altsyncram:altsyncram_component|altsyncram_g991:auto_generated|ALTSYNCRAM                                                                                                                      ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(000000000000000011) (3) (3) (03)    ;(111111111111000101) (777705) (262085) (3FFC5)   ;(111111111101001111) (777517) (261967) (3FF4F)   ;(000000000000101010) (52) (42) (2A)   ;(111111111111111101) (777775) (262141) (3FFFD)   ;(111111111111110100) (777764) (262132) (3FFF4)   ;(000000000000010011) (23) (19) (13)   ;(111111111111101000) (777750) (262120) (3FFE8)   ;
;8;(000000000000011101) (35) (29) (1D)    ;(111111111111011101) (777735) (262109) (3FFDD)   ;(000000000000101010) (52) (42) (2A)   ;(111111111111001111) (777717) (262095) (3FFCF)   ;(000000000000111010) (72) (58) (3A)   ;(111111111110111100) (777674) (262076) (3FFBC)   ;(000000000001001111) (117) (79) (4F)   ;(111111111110100101) (777645) (262053) (3FFA5)   ;
;16;(000000000001101000) (150) (104) (68)    ;(111111111110001001) (777611) (262025) (3FF89)   ;(000000000010000110) (206) (134) (86)   ;(111111111101101001) (777551) (261993) (3FF69)   ;(000000000010101001) (251) (169) (A9)   ;(111111111101000011) (777503) (261955) (3FF43)   ;(000000000011010010) (322) (210) (D2)   ;(111111111100011000) (777430) (261912) (3FF18)   ;
;24;(000000000100000000) (400) (256) (100)    ;(111111111011100111) (777347) (261863) (3FEE7)   ;(000000000100110100) (464) (308) (134)   ;(111111111010110000) (777260) (261808) (3FEB0)   ;(000000000101101110) (556) (366) (16E)   ;(111111111001110011) (777163) (261747) (3FE73)   ;(000000000110101110) (656) (430) (1AE)   ;(111111111000101111) (777057) (261679) (3FE2F)   ;
;32;(000000000111110110) (766) (502) (1F6)    ;(111111110111100011) (776743) (261603) (3FDE3)   ;(000000001001000110) (1106) (582) (246)   ;(111111110110001111) (776617) (261519) (3FD8F)   ;(000000001010011110) (1236) (670) (29E)   ;(111111110100110010) (776462) (261426) (3FD32)   ;(000000001100000000) (1400) (768) (300)   ;(111111110011001010) (776312) (261322) (3FCCA)   ;
;40;(000000001101101110) (1556) (878) (36E)    ;(111111110001010101) (776125) (261205) (3FC55)   ;(000000001111101011) (1753) (1003) (3EB)   ;(111111101111010000) (775720) (261072) (3FBD0)   ;(000000010001111010) (2172) (1146) (47A)   ;(111111101100110101) (775465) (260917) (3FB35)   ;(000000010100100011) (2443) (1315) (523)   ;(111111101001111100) (775174) (260732) (3FA7C)   ;
;48;(000000010111110000) (2760) (1520) (5F0)    ;(111111100110010101) (774625) (260501) (3F995)   ;(000000011011110111) (3367) (1783) (6F7)   ;(111111100001100101) (774145) (260197) (3F865)   ;(000000100001011110) (4136) (2142) (85E)   ;(111111011010110100) (773264) (259764) (3F6B4)   ;(000000101001111001) (5171) (2681) (A79)   ;(111111001111111011) (771773) (259067) (3F3FB)   ;
;56;(000000111000101100) (7054) (3628) (E2C)    ;(111110111010010111) (767227) (257687) (3EE97)   ;(000001011011100011) (13343) (5859) (16E3)   ;(111101110110101101) (756655) (253357) (3DDAD)   ;(000100100110111100) (44674) (18876) (49BC)   ;(010011001001111010) (231172) (78458) (1327A)   ;(111101000111000110) (750706) (250310) (3D1C6)   ;(000001011111011110) (13736) (6110) (17DE)   ;
;64;(111111000001111111) (770177) (258175) (3F07F)    ;(000000101100011101) (5435) (2845) (B1D)   ;(111111011110011001) (773631) (259993) (3F799)   ;(000000011010001110) (3216) (1678) (68E)   ;(111111101011001001) (775311) (260809) (3FAC9)   ;(000000010000110011) (2063) (1075) (433)   ;(111111110010011001) (776231) (261273) (3FC99)   ;(000000001011000011) (1303) (707) (2C3)   ;
;72;(111111110111000100) (776704) (261572) (3FDC4)    ;(000000000111001100) (714) (460) (1CC)   ;(111111111010010011) (777223) (261779) (3FE93)   ;(000000000100011101) (435) (285) (11D)   ;(111111111100101000) (777450) (261928) (3FF28)   ;(000000000010011101) (235) (157) (9D)   ;(111111111110010110) (777626) (262038) (3FF96)   ;(000000000000111101) (75) (61) (3D)   ;
;80;(111111111111101001) (777751) (262121) (3FFE9)    ;(111111111111110110) (777766) (262134) (3FFF6)   ;(000000000000100110) (46) (38) (26)   ;(111111111111000001) (777701) (262081) (3FFC1)   ;(000000000001010011) (123) (83) (53)   ;(111111111110011011) (777633) (262043) (3FF9B)   ;(000000000001110011) (163) (115) (73)   ;(111111111110000000) (777600) (262016) (3FF80)   ;
;88;(000000000010001001) (211) (137) (89)    ;(111111111101101111) (777557) (261999) (3FF6F)   ;(000000000010010111) (227) (151) (97)   ;(111111111101100101) (777545) (261989) (3FF65)   ;(000000000010011101) (235) (157) (9D)   ;(111111111101100001) (777541) (261985) (3FF61)   ;(000000000010011110) (236) (158) (9E)   ;(111111111101100011) (777543) (261987) (3FF63)   ;
;96;(000000000010011011) (233) (155) (9B)    ;(111111111101101000) (777550) (261992) (3FF68)   ;(000000000010010100) (224) (148) (94)   ;(111111111101110000) (777560) (262000) (3FF70)   ;(000000000010001011) (213) (139) (8B)   ;(111111111101111011) (777573) (262011) (3FF7B)   ;(000000000010000000) (200) (128) (80)   ;(111111111110000110) (777606) (262022) (3FF86)   ;
;104;(000000000001110011) (163) (115) (73)    ;(111111111110010011) (777623) (262035) (3FF93)   ;(000000000001100110) (146) (102) (66)   ;(111111111110100000) (777640) (262048) (3FFA0)   ;(000000000001011001) (131) (89) (59)   ;(111111111110101101) (777655) (262061) (3FFAD)   ;(000000000001001101) (115) (77) (4D)   ;(111111111110111001) (777671) (262073) (3FFB9)   ;
;112;(000000000001000010) (102) (66) (42)    ;(111111111111000010) (777702) (262082) (3FFC2)   ;(000000000000111011) (73) (59) (3B)   ;(111111111111000110) (777706) (262086) (3FFC6)   ;(000000000000111011) (73) (59) (3B)   ;(111111111111000001) (777701) (262081) (3FFC1)   ;(000000000001000100) (104) (68) (44)   ;(111111111111000101) (777705) (262085) (3FFC5)   ;
;120;(111111111101100001) (777541) (261985) (3FF61)    ;(111111111111110000) (777760) (262128) (3FFF0)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;128;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;136;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;144;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;152;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;160;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;168;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;176;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;184;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;192;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;200;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;208;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;216;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;224;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;232;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;240;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;248;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:E|firromH:rom|altsyncram:altsyncram_component|altsyncram_e991:auto_generated|ALTSYNCRAM                                                                                                                      ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(000000000000000001) (1) (1) (01)    ;(111111111110011100) (777634) (262044) (3FF9C)   ;(111111111101101010) (777552) (261994) (3FF6A)   ;(000000000001010000) (120) (80) (50)   ;(111111111111010000) (777720) (262096) (3FFD0)   ;(000000000000100000) (40) (32) (20)   ;(111111111111101000) (777750) (262120) (3FFE8)   ;(000000000000010011) (23) (19) (13)   ;
;8;(111111111111110000) (777760) (262128) (3FFF0)    ;(000000000000001101) (15) (13) (0D)   ;(111111111111110110) (777766) (262134) (3FFF6)   ;(000000000000000110) (6) (6) (06)   ;(111111111111111111) (777777) (262143) (3FFFF)   ;(111111111111111100) (777774) (262140) (3FFFC)   ;(000000000000001010) (12) (10) (0A)   ;(111111111111101110) (777756) (262126) (3FFEE)   ;
;16;(000000000000011010) (32) (26) (1A)    ;(111111111111011100) (777734) (262108) (3FFDC)   ;(000000000000101111) (57) (47) (2F)   ;(111111111111000100) (777704) (262084) (3FFC4)   ;(000000000001001010) (112) (74) (4A)   ;(111111111110100111) (777647) (262055) (3FFA7)   ;(000000000001101011) (153) (107) (6B)   ;(111111111110000010) (777602) (262018) (3FF82)   ;
;24;(000000000010010011) (223) (147) (93)    ;(111111111101010110) (777526) (261974) (3FF56)   ;(000000000011000011) (303) (195) (C3)   ;(111111111100100010) (777442) (261922) (3FF22)   ;(000000000011111100) (374) (252) (FC)   ;(111111111011100100) (777344) (261860) (3FEE4)   ;(000000000101000000) (500) (320) (140)   ;(111111111010011010) (777232) (261786) (3FE9A)   ;
;32;(000000000110001111) (617) (399) (18F)    ;(111111111001000100) (777104) (261700) (3FE44)   ;(000000000111101100) (754) (492) (1EC)   ;(111111110111100000) (776740) (261600) (3FDE0)   ;(000000001001011000) (1130) (600) (258)   ;(111111110101101011) (776553) (261483) (3FD6B)   ;(000000001011010111) (1327) (727) (2D7)   ;(111111110011100001) (776341) (261345) (3FCE1)   ;
;40;(000000001101101101) (1555) (877) (36D)    ;(111111110000111110) (776076) (261182) (3FC3E)   ;(000000010000011111) (2037) (1055) (41F)   ;(111111101101111011) (775573) (260987) (3FB7B)   ;(000000010011110110) (2366) (1270) (4F6)   ;(111111101010001101) (775215) (260749) (3FA8D)   ;(000000011000000000) (3000) (1536) (600)   ;(111111100101100011) (774543) (260451) (3F963)   ;
;48;(000000011101010001) (3521) (1873) (751)    ;(111111011111100000) (773740) (260064) (3F7E0)   ;(000000100100010001) (4421) (2321) (911)   ;(111111010111010000) (772720) (259536) (3F5D0)   ;(000000101110001100) (5614) (2956) (B8C)   ;(111111001011000011) (771303) (258755) (3F2C3)   ;(000000111101101010) (7552) (3946) (F6A)   ;(111110110110101100) (766654) (257452) (3EDAC)   ;
;56;(000001011001111001) (13171) (5753) (1679)    ;(111110001100011110) (761436) (254750) (3E31E)   ;(000010100000110011) (24063) (10291) (2833)   ;(111011111000100100) (737044) (245284) (3BE24)   ;(001011011001010110) (133126) (46678) (B656)   ;(001110100100100010) (164442) (59682) (E922)   ;(111011100110011010) (734632) (244122) (3B99A)   ;(000010100100011010) (24432) (10522) (291A)   ;
;64;(111110001100110111) (761467) (254775) (3E337)    ;(000001010111111001) (12771) (5625) (15F9)   ;(111110111001100000) (767140) (257632) (3EE60)   ;(000000111010011010) (7232) (3738) (E9A)   ;(111111001110100011) (771643) (258979) (3F3A3)   ;(000000101010100010) (5242) (2722) (AA2)   ;(111111011010111111) (773277) (259775) (3F6BF)   ;(000000100000100000) (4040) (2080) (820)   ;
;72;(111111100011010010) (774322) (260306) (3F8D2)    ;(000000011001100000) (3140) (1632) (660)   ;(111111101001010001) (775121) (260689) (3FA51)   ;(000000010100010100) (2424) (1300) (514)   ;(111111101101110100) (775564) (260980) (3FB74)   ;(000000010000010011) (2023) (1043) (413)   ;(111111110001011001) (776131) (261209) (3FC59)   ;(000000001101000110) (1506) (838) (346)   ;
;80;(111111110100010001) (776421) (261393) (3FD11)    ;(000000001010100000) (1240) (672) (2A0)   ;(111111110110101000) (776650) (261544) (3FDA8)   ;(000000001000010111) (1027) (535) (217)   ;(111111111000100100) (777044) (261668) (3FE24)   ;(000000000110100110) (646) (422) (1A6)   ;(111111111010001100) (777214) (261772) (3FE8C)   ;(000000000101000111) (507) (327) (147)   ;
;88;(111111111011100010) (777342) (261858) (3FEE2)    ;(000000000011111001) (371) (249) (F9)   ;(111111111100101001) (777451) (261929) (3FF29)   ;(000000000010111000) (270) (184) (B8)   ;(111111111101100100) (777544) (261988) (3FF64)   ;(000000000010000010) (202) (130) (82)   ;(111111111110010101) (777625) (262037) (3FF95)   ;(000000000001010111) (127) (87) (57)   ;
;96;(111111111110111100) (777674) (262076) (3FFBC)    ;(000000000000110100) (64) (52) (34)   ;(111111111111011011) (777733) (262107) (3FFDB)   ;(000000000000011000) (30) (24) (18)   ;(111111111111110011) (777763) (262131) (3FFF3)   ;(000000000000000011) (3) (3) (03)   ;(000000000000000101) (5) (5) (05)   ;(111111111111110100) (777764) (262132) (3FFF4)   ;
;104;(000000000000010010) (22) (18) (12)    ;(111111111111101001) (777751) (262121) (3FFE9)   ;(000000000000011011) (33) (27) (1B)   ;(111111111111100010) (777742) (262114) (3FFE2)   ;(000000000000100001) (41) (33) (21)   ;(111111111111011110) (777736) (262110) (3FFDE)   ;(000000000000100011) (43) (35) (23)   ;(111111111111011100) (777734) (262108) (3FFDC)   ;
;112;(000000000000100101) (45) (37) (25)    ;(111111111111011011) (777733) (262107) (3FFDB)   ;(000000000000100111) (47) (39) (27)   ;(111111111111010110) (777726) (262102) (3FFD6)   ;(000000000000110000) (60) (48) (30)   ;(111111111111000011) (777703) (262083) (3FFC3)   ;(000000000001010110) (126) (86) (56)   ;(111111111110000011) (777603) (262019) (3FF83)   ;
;120;(111111111110000110) (777606) (262022) (3FF86)    ;(111111111111111110) (777776) (262142) (3FFFE)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;128;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;136;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;144;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;152;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;160;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;168;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;176;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;184;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;192;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;200;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;208;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;216;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;224;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;232;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;240;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;248;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:H|firromH:rom|altsyncram:altsyncram_component|altsyncram_h991:auto_generated|ALTSYNCRAM                                                                                                                      ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(000000000000000100) (4) (4) (04)    ;(111111111111010111) (777727) (262103) (3FFD7)   ;(111111111101001110) (777516) (261966) (3FF4E)   ;(000000000000001011) (13) (11) (0B)   ;(000000000000010111) (27) (23) (17)   ;(111111111111011110) (777736) (262110) (3FFDE)   ;(000000000000100110) (46) (38) (26)   ;(111111111111010110) (777726) (262102) (3FFD6)   ;
;8;(000000000000101111) (57) (47) (2F)    ;(111111111111001011) (777713) (262091) (3FFCB)   ;(000000000000111011) (73) (59) (3B)   ;(111111111110111101) (777675) (262077) (3FFBD)   ;(000000000001001100) (114) (76) (4C)   ;(111111111110101010) (777652) (262058) (3FFAA)   ;(000000000001100001) (141) (97) (61)   ;(111111111110010011) (777623) (262035) (3FF93)   ;
;16;(000000000001111001) (171) (121) (79)    ;(111111111101111001) (777571) (262009) (3FF79)   ;(000000000010010110) (226) (150) (96)   ;(111111111101011011) (777533) (261979) (3FF5B)   ;(000000000010110101) (265) (181) (B5)   ;(111111111100111001) (777471) (261945) (3FF39)   ;(000000000011011001) (331) (217) (D9)   ;(111111111100010101) (777425) (261909) (3FF15)   ;
;24;(000000000011111111) (377) (255) (FF)    ;(111111111011101100) (777354) (261868) (3FEEC)   ;(000000000100101001) (451) (297) (129)   ;(111111111011000000) (777300) (261824) (3FEC0)   ;(000000000101010111) (527) (343) (157)   ;(111111111010010010) (777222) (261778) (3FE92)   ;(000000000110000111) (607) (391) (187)   ;(111111111001011111) (777137) (261727) (3FE5F)   ;
;32;(000000000110111011) (673) (443) (1BB)    ;(111111111000101010) (777052) (261674) (3FE2A)   ;(000000000111110001) (761) (497) (1F1)   ;(111111110111110010) (776762) (261618) (3FDF2)   ;(000000001000101011) (1053) (555) (22B)   ;(111111110110110111) (776667) (261559) (3FDB7)   ;(000000001001101000) (1150) (616) (268)   ;(111111110101111001) (776571) (261497) (3FD79)   ;
;40;(000000001010101000) (1250) (680) (2A8)    ;(111111110100110111) (776467) (261431) (3FD37)   ;(000000001011101100) (1354) (748) (2EC)   ;(111111110011110000) (776360) (261360) (3FCF0)   ;(000000001100110101) (1465) (821) (335)   ;(111111110010100100) (776244) (261284) (3FCA4)   ;(000000001110000101) (1605) (901) (385)   ;(111111110001001111) (776117) (261199) (3FC4F)   ;
;48;(000000001111100000) (1740) (992) (3E0)    ;(111111101111101100) (775754) (261100) (3FBEC)   ;(000000010001001101) (2115) (1101) (44D)   ;(111111101101110011) (775563) (260979) (3FB73)   ;(000000010011010111) (2327) (1239) (4D7)   ;(111111101011010001) (775321) (260817) (3FAD1)   ;(000000010110011011) (2633) (1435) (59B)   ;(111111100111011010) (774732) (260570) (3F9DA)   ;
;56;(000000011011100011) (3343) (1763) (6E3)    ;(111111100000000110) (774006) (260102) (3F806)   ;(000000100111000110) (4706) (2502) (9C6)   ;(111111001010011111) (771237) (258719) (3F29F)   ;(000001100010011100) (14234) (6300) (189C)   ;(010100001010001111) (241217) (82575) (1428F)   ;(111110111111001111) (767717) (257999) (3EFCF)   ;(000000011011100101) (3345) (1765) (6E5)   ;
;64;(111111110001010111) (776127) (261207) (3FC57)    ;(000000001000000101) (1005) (517) (205)   ;(111111111011111001) (777371) (261881) (3FEF9)   ;(000000000001011110) (136) (94) (5E)   ;(000000000000011001) (31) (25) (19)   ;(111111111110001110) (777616) (262030) (3FF8E)   ;(000000000010110101) (265) (181) (B5)   ;(111111111100010111) (777427) (261911) (3FF17)   ;
;72;(000000000100010010) (422) (274) (112)    ;(111111111011001111) (777317) (261839) (3FECF)   ;(000000000101001010) (512) (330) (14A)   ;(111111111010100011) (777243) (261795) (3FEA3)   ;(000000000101101100) (554) (364) (16C)   ;(111111111010001010) (777212) (261770) (3FE8A)   ;(000000000101111101) (575) (381) (17D)   ;(111111111001111110) (777176) (261758) (3FE7E)   ;
;80;(000000000110000011) (603) (387) (183)    ;(111111111001111101) (777175) (261757) (3FE7D)   ;(000000000110000000) (600) (384) (180)   ;(111111111010000100) (777204) (261764) (3FE84)   ;(000000000101110111) (567) (375) (177)   ;(111111111010010000) (777220) (261776) (3FE90)   ;(000000000101101000) (550) (360) (168)   ;(111111111010100001) (777241) (261793) (3FEA1)   ;
;88;(000000000101010101) (525) (341) (155)    ;(111111111010110110) (777266) (261814) (3FEB6)   ;(000000000100111111) (477) (319) (13F)   ;(111111111011001101) (777315) (261837) (3FECD)   ;(000000000100100111) (447) (295) (127)   ;(111111111011100110) (777346) (261862) (3FEE6)   ;(000000000100001110) (416) (270) (10E)   ;(111111111011111111) (777377) (261887) (3FEFF)   ;
;96;(000000000011110011) (363) (243) (F3)    ;(111111111100011010) (777432) (261914) (3FF1A)   ;(000000000011011001) (331) (217) (D9)   ;(111111111100110100) (777464) (261940) (3FF34)   ;(000000000010111111) (277) (191) (BF)   ;(111111111101001101) (777515) (261965) (3FF4D)   ;(000000000010100110) (246) (166) (A6)   ;(111111111101100110) (777546) (261990) (3FF66)   ;
;104;(000000000010001111) (217) (143) (8F)    ;(111111111101111101) (777575) (262013) (3FF7D)   ;(000000000001111001) (171) (121) (79)   ;(111111111110010010) (777622) (262034) (3FF92)   ;(000000000001100100) (144) (100) (64)   ;(111111111110100101) (777645) (262053) (3FFA5)   ;(000000000001010011) (123) (83) (53)   ;(111111111110110101) (777665) (262069) (3FFB5)   ;
;112;(000000000001000100) (104) (68) (44)    ;(111111111111000010) (777702) (262082) (3FFC2)   ;(000000000000111001) (71) (57) (39)   ;(111111111111001010) (777712) (262090) (3FFCA)   ;(000000000000110100) (64) (52) (34)   ;(111111111111001100) (777714) (262092) (3FFCC)   ;(000000000000110000) (60) (48) (30)   ;(111111111111101001) (777751) (262121) (3FFE9)   ;
;120;(111111111101010100) (777524) (261972) (3FF54)    ;(111111111111100101) (777745) (262117) (3FFE5)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;128;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;136;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;144;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;152;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;160;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;168;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;176;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;184;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;192;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;200;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;208;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;216;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;224;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;232;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;240;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;248;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:B|firromH:rom|altsyncram:altsyncram_component|altsyncram_b991:auto_generated|ALTSYNCRAM                                                                                                                      ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(111111111111110000) (777760) (262128) (3FFF0)    ;(111111111101100001) (777541) (261985) (3FF61)   ;(111111111111000101) (777705) (262085) (3FFC5)   ;(000000000001000100) (104) (68) (44)   ;(111111111111000001) (777701) (262081) (3FFC1)   ;(000000000000111011) (73) (59) (3B)   ;(111111111111000110) (777706) (262086) (3FFC6)   ;(000000000000111011) (73) (59) (3B)   ;
;8;(111111111111000010) (777702) (262082) (3FFC2)    ;(000000000001000010) (102) (66) (42)   ;(111111111110111001) (777671) (262073) (3FFB9)   ;(000000000001001101) (115) (77) (4D)   ;(111111111110101101) (777655) (262061) (3FFAD)   ;(000000000001011001) (131) (89) (59)   ;(111111111110100000) (777640) (262048) (3FFA0)   ;(000000000001100110) (146) (102) (66)   ;
;16;(111111111110010011) (777623) (262035) (3FF93)    ;(000000000001110011) (163) (115) (73)   ;(111111111110000110) (777606) (262022) (3FF86)   ;(000000000010000000) (200) (128) (80)   ;(111111111101111011) (777573) (262011) (3FF7B)   ;(000000000010001011) (213) (139) (8B)   ;(111111111101110000) (777560) (262000) (3FF70)   ;(000000000010010100) (224) (148) (94)   ;
;24;(111111111101101000) (777550) (261992) (3FF68)    ;(000000000010011011) (233) (155) (9B)   ;(111111111101100011) (777543) (261987) (3FF63)   ;(000000000010011110) (236) (158) (9E)   ;(111111111101100001) (777541) (261985) (3FF61)   ;(000000000010011101) (235) (157) (9D)   ;(111111111101100101) (777545) (261989) (3FF65)   ;(000000000010010111) (227) (151) (97)   ;
;32;(111111111101101111) (777557) (261999) (3FF6F)    ;(000000000010001001) (211) (137) (89)   ;(111111111110000000) (777600) (262016) (3FF80)   ;(000000000001110011) (163) (115) (73)   ;(111111111110011011) (777633) (262043) (3FF9B)   ;(000000000001010011) (123) (83) (53)   ;(111111111111000001) (777701) (262081) (3FFC1)   ;(000000000000100110) (46) (38) (26)   ;
;40;(111111111111110110) (777766) (262134) (3FFF6)    ;(111111111111101001) (777751) (262121) (3FFE9)   ;(000000000000111101) (75) (61) (3D)   ;(111111111110010110) (777626) (262038) (3FF96)   ;(000000000010011101) (235) (157) (9D)   ;(111111111100101000) (777450) (261928) (3FF28)   ;(000000000100011101) (435) (285) (11D)   ;(111111111010010011) (777223) (261779) (3FE93)   ;
;48;(000000000111001100) (714) (460) (1CC)    ;(111111110111000100) (776704) (261572) (3FDC4)   ;(000000001011000011) (1303) (707) (2C3)   ;(111111110010011001) (776231) (261273) (3FC99)   ;(000000010000110011) (2063) (1075) (433)   ;(111111101011001001) (775311) (260809) (3FAC9)   ;(000000011010001110) (3216) (1678) (68E)   ;(111111011110011001) (773631) (259993) (3F799)   ;
;56;(000000101100011101) (5435) (2845) (B1D)    ;(111111000001111111) (770177) (258175) (3F07F)   ;(000001011111011110) (13736) (6110) (17DE)   ;(111101000111000110) (750706) (250310) (3D1C6)   ;(010011001001111010) (231172) (78458) (1327A)   ;(000100100110111100) (44674) (18876) (49BC)   ;(111101110110101101) (756655) (253357) (3DDAD)   ;(000001011011100011) (13343) (5859) (16E3)   ;
;64;(111110111010010111) (767227) (257687) (3EE97)    ;(000000111000101100) (7054) (3628) (E2C)   ;(111111001111111011) (771773) (259067) (3F3FB)   ;(000000101001111001) (5171) (2681) (A79)   ;(111111011010110100) (773264) (259764) (3F6B4)   ;(000000100001011110) (4136) (2142) (85E)   ;(111111100001100101) (774145) (260197) (3F865)   ;(000000011011110111) (3367) (1783) (6F7)   ;
;72;(111111100110010101) (774625) (260501) (3F995)    ;(000000010111110000) (2760) (1520) (5F0)   ;(111111101001111100) (775174) (260732) (3FA7C)   ;(000000010100100011) (2443) (1315) (523)   ;(111111101100110101) (775465) (260917) (3FB35)   ;(000000010001111010) (2172) (1146) (47A)   ;(111111101111010000) (775720) (261072) (3FBD0)   ;(000000001111101011) (1753) (1003) (3EB)   ;
;80;(111111110001010101) (776125) (261205) (3FC55)    ;(000000001101101110) (1556) (878) (36E)   ;(111111110011001010) (776312) (261322) (3FCCA)   ;(000000001100000000) (1400) (768) (300)   ;(111111110100110010) (776462) (261426) (3FD32)   ;(000000001010011110) (1236) (670) (29E)   ;(111111110110001111) (776617) (261519) (3FD8F)   ;(000000001001000110) (1106) (582) (246)   ;
;88;(111111110111100011) (776743) (261603) (3FDE3)    ;(000000000111110110) (766) (502) (1F6)   ;(111111111000101111) (777057) (261679) (3FE2F)   ;(000000000110101110) (656) (430) (1AE)   ;(111111111001110011) (777163) (261747) (3FE73)   ;(000000000101101110) (556) (366) (16E)   ;(111111111010110000) (777260) (261808) (3FEB0)   ;(000000000100110100) (464) (308) (134)   ;
;96;(111111111011100111) (777347) (261863) (3FEE7)    ;(000000000100000000) (400) (256) (100)   ;(111111111100011000) (777430) (261912) (3FF18)   ;(000000000011010010) (322) (210) (D2)   ;(111111111101000011) (777503) (261955) (3FF43)   ;(000000000010101001) (251) (169) (A9)   ;(111111111101101001) (777551) (261993) (3FF69)   ;(000000000010000110) (206) (134) (86)   ;
;104;(111111111110001001) (777611) (262025) (3FF89)    ;(000000000001101000) (150) (104) (68)   ;(111111111110100101) (777645) (262053) (3FFA5)   ;(000000000001001111) (117) (79) (4F)   ;(111111111110111100) (777674) (262076) (3FFBC)   ;(000000000000111010) (72) (58) (3A)   ;(111111111111001111) (777717) (262095) (3FFCF)   ;(000000000000101010) (52) (42) (2A)   ;
;112;(111111111111011101) (777735) (262109) (3FFDD)    ;(000000000000011101) (35) (29) (1D)   ;(111111111111101000) (777750) (262120) (3FFE8)   ;(000000000000010011) (23) (19) (13)   ;(111111111111110100) (777764) (262132) (3FFF4)   ;(111111111111111101) (777775) (262141) (3FFFD)   ;(000000000000101010) (52) (42) (2A)   ;(111111111101001111) (777517) (261967) (3FF4F)   ;
;120;(111111111111000101) (777705) (262085) (3FFC5)    ;(000000000000000011) (3) (3) (03)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;128;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;136;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;144;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;152;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;160;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;168;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;176;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;184;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;192;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;200;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;208;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;216;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;224;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;232;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;240;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;248;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_d991:auto_generated|ALTSYNCRAM                                                                                                                      ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(111111111111111110) (777776) (262142) (3FFFE)    ;(111111111110000110) (777606) (262022) (3FF86)   ;(111111111110000011) (777603) (262019) (3FF83)   ;(000000000001010110) (126) (86) (56)   ;(111111111111000011) (777703) (262083) (3FFC3)   ;(000000000000110000) (60) (48) (30)   ;(111111111111010110) (777726) (262102) (3FFD6)   ;(000000000000100111) (47) (39) (27)   ;
;8;(111111111111011011) (777733) (262107) (3FFDB)    ;(000000000000100101) (45) (37) (25)   ;(111111111111011100) (777734) (262108) (3FFDC)   ;(000000000000100011) (43) (35) (23)   ;(111111111111011110) (777736) (262110) (3FFDE)   ;(000000000000100001) (41) (33) (21)   ;(111111111111100010) (777742) (262114) (3FFE2)   ;(000000000000011011) (33) (27) (1B)   ;
;16;(111111111111101001) (777751) (262121) (3FFE9)    ;(000000000000010010) (22) (18) (12)   ;(111111111111110100) (777764) (262132) (3FFF4)   ;(000000000000000101) (5) (5) (05)   ;(000000000000000011) (3) (3) (03)   ;(111111111111110011) (777763) (262131) (3FFF3)   ;(000000000000011000) (30) (24) (18)   ;(111111111111011011) (777733) (262107) (3FFDB)   ;
;24;(000000000000110100) (64) (52) (34)    ;(111111111110111100) (777674) (262076) (3FFBC)   ;(000000000001010111) (127) (87) (57)   ;(111111111110010101) (777625) (262037) (3FF95)   ;(000000000010000010) (202) (130) (82)   ;(111111111101100100) (777544) (261988) (3FF64)   ;(000000000010111000) (270) (184) (B8)   ;(111111111100101001) (777451) (261929) (3FF29)   ;
;32;(000000000011111001) (371) (249) (F9)    ;(111111111011100010) (777342) (261858) (3FEE2)   ;(000000000101000111) (507) (327) (147)   ;(111111111010001100) (777214) (261772) (3FE8C)   ;(000000000110100110) (646) (422) (1A6)   ;(111111111000100100) (777044) (261668) (3FE24)   ;(000000001000010111) (1027) (535) (217)   ;(111111110110101000) (776650) (261544) (3FDA8)   ;
;40;(000000001010100000) (1240) (672) (2A0)    ;(111111110100010001) (776421) (261393) (3FD11)   ;(000000001101000110) (1506) (838) (346)   ;(111111110001011001) (776131) (261209) (3FC59)   ;(000000010000010011) (2023) (1043) (413)   ;(111111101101110100) (775564) (260980) (3FB74)   ;(000000010100010100) (2424) (1300) (514)   ;(111111101001010001) (775121) (260689) (3FA51)   ;
;48;(000000011001100000) (3140) (1632) (660)    ;(111111100011010010) (774322) (260306) (3F8D2)   ;(000000100000100000) (4040) (2080) (820)   ;(111111011010111111) (773277) (259775) (3F6BF)   ;(000000101010100010) (5242) (2722) (AA2)   ;(111111001110100011) (771643) (258979) (3F3A3)   ;(000000111010011010) (7232) (3738) (E9A)   ;(111110111001100000) (767140) (257632) (3EE60)   ;
;56;(000001010111111001) (12771) (5625) (15F9)    ;(111110001100110111) (761467) (254775) (3E337)   ;(000010100100011010) (24432) (10522) (291A)   ;(111011100110011010) (734632) (244122) (3B99A)   ;(001110100100100010) (164442) (59682) (E922)   ;(001011011001010110) (133126) (46678) (B656)   ;(111011111000100100) (737044) (245284) (3BE24)   ;(000010100000110011) (24063) (10291) (2833)   ;
;64;(111110001100011110) (761436) (254750) (3E31E)    ;(000001011001111001) (13171) (5753) (1679)   ;(111110110110101100) (766654) (257452) (3EDAC)   ;(000000111101101010) (7552) (3946) (F6A)   ;(111111001011000011) (771303) (258755) (3F2C3)   ;(000000101110001100) (5614) (2956) (B8C)   ;(111111010111010000) (772720) (259536) (3F5D0)   ;(000000100100010001) (4421) (2321) (911)   ;
;72;(111111011111100000) (773740) (260064) (3F7E0)    ;(000000011101010001) (3521) (1873) (751)   ;(111111100101100011) (774543) (260451) (3F963)   ;(000000011000000000) (3000) (1536) (600)   ;(111111101010001101) (775215) (260749) (3FA8D)   ;(000000010011110110) (2366) (1270) (4F6)   ;(111111101101111011) (775573) (260987) (3FB7B)   ;(000000010000011111) (2037) (1055) (41F)   ;
;80;(111111110000111110) (776076) (261182) (3FC3E)    ;(000000001101101101) (1555) (877) (36D)   ;(111111110011100001) (776341) (261345) (3FCE1)   ;(000000001011010111) (1327) (727) (2D7)   ;(111111110101101011) (776553) (261483) (3FD6B)   ;(000000001001011000) (1130) (600) (258)   ;(111111110111100000) (776740) (261600) (3FDE0)   ;(000000000111101100) (754) (492) (1EC)   ;
;88;(111111111001000100) (777104) (261700) (3FE44)    ;(000000000110001111) (617) (399) (18F)   ;(111111111010011010) (777232) (261786) (3FE9A)   ;(000000000101000000) (500) (320) (140)   ;(111111111011100100) (777344) (261860) (3FEE4)   ;(000000000011111100) (374) (252) (FC)   ;(111111111100100010) (777442) (261922) (3FF22)   ;(000000000011000011) (303) (195) (C3)   ;
;96;(111111111101010110) (777526) (261974) (3FF56)    ;(000000000010010011) (223) (147) (93)   ;(111111111110000010) (777602) (262018) (3FF82)   ;(000000000001101011) (153) (107) (6B)   ;(111111111110100111) (777647) (262055) (3FFA7)   ;(000000000001001010) (112) (74) (4A)   ;(111111111111000100) (777704) (262084) (3FFC4)   ;(000000000000101111) (57) (47) (2F)   ;
;104;(111111111111011100) (777734) (262108) (3FFDC)    ;(000000000000011010) (32) (26) (1A)   ;(111111111111101110) (777756) (262126) (3FFEE)   ;(000000000000001010) (12) (10) (0A)   ;(111111111111111100) (777774) (262140) (3FFFC)   ;(111111111111111111) (777777) (262143) (3FFFF)   ;(000000000000000110) (6) (6) (06)   ;(111111111111110110) (777766) (262134) (3FFF6)   ;
;112;(000000000000001101) (15) (13) (0D)    ;(111111111111110000) (777760) (262128) (3FFF0)   ;(000000000000010011) (23) (19) (13)   ;(111111111111101000) (777750) (262120) (3FFE8)   ;(000000000000100000) (40) (32) (20)   ;(111111111111010000) (777720) (262096) (3FFD0)   ;(000000000001010000) (120) (80) (50)   ;(111111111101101010) (777552) (261994) (3FF6A)   ;
;120;(111111111110011100) (777634) (262044) (3FF9C)    ;(000000000000000001) (1) (1) (01)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;128;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;136;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;144;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;152;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;160;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;168;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;176;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;184;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;192;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;200;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;208;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;216;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;224;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;232;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;240;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;248;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_a991:auto_generated|ALTSYNCRAM                                                                                                                      ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(111111111111100101) (777745) (262117) (3FFE5)    ;(111111111101010100) (777524) (261972) (3FF54)   ;(111111111111101001) (777751) (262121) (3FFE9)   ;(000000000000110000) (60) (48) (30)   ;(111111111111001100) (777714) (262092) (3FFCC)   ;(000000000000110100) (64) (52) (34)   ;(111111111111001010) (777712) (262090) (3FFCA)   ;(000000000000111001) (71) (57) (39)   ;
;8;(111111111111000010) (777702) (262082) (3FFC2)    ;(000000000001000100) (104) (68) (44)   ;(111111111110110101) (777665) (262069) (3FFB5)   ;(000000000001010011) (123) (83) (53)   ;(111111111110100101) (777645) (262053) (3FFA5)   ;(000000000001100100) (144) (100) (64)   ;(111111111110010010) (777622) (262034) (3FF92)   ;(000000000001111001) (171) (121) (79)   ;
;16;(111111111101111101) (777575) (262013) (3FF7D)    ;(000000000010001111) (217) (143) (8F)   ;(111111111101100110) (777546) (261990) (3FF66)   ;(000000000010100110) (246) (166) (A6)   ;(111111111101001101) (777515) (261965) (3FF4D)   ;(000000000010111111) (277) (191) (BF)   ;(111111111100110100) (777464) (261940) (3FF34)   ;(000000000011011001) (331) (217) (D9)   ;
;24;(111111111100011010) (777432) (261914) (3FF1A)    ;(000000000011110011) (363) (243) (F3)   ;(111111111011111111) (777377) (261887) (3FEFF)   ;(000000000100001110) (416) (270) (10E)   ;(111111111011100110) (777346) (261862) (3FEE6)   ;(000000000100100111) (447) (295) (127)   ;(111111111011001101) (777315) (261837) (3FECD)   ;(000000000100111111) (477) (319) (13F)   ;
;32;(111111111010110110) (777266) (261814) (3FEB6)    ;(000000000101010101) (525) (341) (155)   ;(111111111010100001) (777241) (261793) (3FEA1)   ;(000000000101101000) (550) (360) (168)   ;(111111111010010000) (777220) (261776) (3FE90)   ;(000000000101110111) (567) (375) (177)   ;(111111111010000100) (777204) (261764) (3FE84)   ;(000000000110000000) (600) (384) (180)   ;
;40;(111111111001111101) (777175) (261757) (3FE7D)    ;(000000000110000011) (603) (387) (183)   ;(111111111001111110) (777176) (261758) (3FE7E)   ;(000000000101111101) (575) (381) (17D)   ;(111111111010001010) (777212) (261770) (3FE8A)   ;(000000000101101100) (554) (364) (16C)   ;(111111111010100011) (777243) (261795) (3FEA3)   ;(000000000101001010) (512) (330) (14A)   ;
;48;(111111111011001111) (777317) (261839) (3FECF)    ;(000000000100010010) (422) (274) (112)   ;(111111111100010111) (777427) (261911) (3FF17)   ;(000000000010110101) (265) (181) (B5)   ;(111111111110001110) (777616) (262030) (3FF8E)   ;(000000000000011001) (31) (25) (19)   ;(000000000001011110) (136) (94) (5E)   ;(111111111011111001) (777371) (261881) (3FEF9)   ;
;56;(000000001000000101) (1005) (517) (205)    ;(111111110001010111) (776127) (261207) (3FC57)   ;(000000011011100101) (3345) (1765) (6E5)   ;(111110111111001111) (767717) (257999) (3EFCF)   ;(010100001010001111) (241217) (82575) (1428F)   ;(000001100010011100) (14234) (6300) (189C)   ;(111111001010011111) (771237) (258719) (3F29F)   ;(000000100111000110) (4706) (2502) (9C6)   ;
;64;(111111100000000110) (774006) (260102) (3F806)    ;(000000011011100011) (3343) (1763) (6E3)   ;(111111100111011010) (774732) (260570) (3F9DA)   ;(000000010110011011) (2633) (1435) (59B)   ;(111111101011010001) (775321) (260817) (3FAD1)   ;(000000010011010111) (2327) (1239) (4D7)   ;(111111101101110011) (775563) (260979) (3FB73)   ;(000000010001001101) (2115) (1101) (44D)   ;
;72;(111111101111101100) (775754) (261100) (3FBEC)    ;(000000001111100000) (1740) (992) (3E0)   ;(111111110001001111) (776117) (261199) (3FC4F)   ;(000000001110000101) (1605) (901) (385)   ;(111111110010100100) (776244) (261284) (3FCA4)   ;(000000001100110101) (1465) (821) (335)   ;(111111110011110000) (776360) (261360) (3FCF0)   ;(000000001011101100) (1354) (748) (2EC)   ;
;80;(111111110100110111) (776467) (261431) (3FD37)    ;(000000001010101000) (1250) (680) (2A8)   ;(111111110101111001) (776571) (261497) (3FD79)   ;(000000001001101000) (1150) (616) (268)   ;(111111110110110111) (776667) (261559) (3FDB7)   ;(000000001000101011) (1053) (555) (22B)   ;(111111110111110010) (776762) (261618) (3FDF2)   ;(000000000111110001) (761) (497) (1F1)   ;
;88;(111111111000101010) (777052) (261674) (3FE2A)    ;(000000000110111011) (673) (443) (1BB)   ;(111111111001011111) (777137) (261727) (3FE5F)   ;(000000000110000111) (607) (391) (187)   ;(111111111010010010) (777222) (261778) (3FE92)   ;(000000000101010111) (527) (343) (157)   ;(111111111011000000) (777300) (261824) (3FEC0)   ;(000000000100101001) (451) (297) (129)   ;
;96;(111111111011101100) (777354) (261868) (3FEEC)    ;(000000000011111111) (377) (255) (FF)   ;(111111111100010101) (777425) (261909) (3FF15)   ;(000000000011011001) (331) (217) (D9)   ;(111111111100111001) (777471) (261945) (3FF39)   ;(000000000010110101) (265) (181) (B5)   ;(111111111101011011) (777533) (261979) (3FF5B)   ;(000000000010010110) (226) (150) (96)   ;
;104;(111111111101111001) (777571) (262009) (3FF79)    ;(000000000001111001) (171) (121) (79)   ;(111111111110010011) (777623) (262035) (3FF93)   ;(000000000001100001) (141) (97) (61)   ;(111111111110101010) (777652) (262058) (3FFAA)   ;(000000000001001100) (114) (76) (4C)   ;(111111111110111101) (777675) (262077) (3FFBD)   ;(000000000000111011) (73) (59) (3B)   ;
;112;(111111111111001011) (777713) (262091) (3FFCB)    ;(000000000000101111) (57) (47) (2F)   ;(111111111111010110) (777726) (262102) (3FFD6)   ;(000000000000100110) (46) (38) (26)   ;(111111111111011110) (777736) (262110) (3FFDE)   ;(000000000000010111) (27) (23) (17)   ;(000000000000001011) (13) (11) (0B)   ;(111111111101001110) (777516) (261966) (3FF4E)   ;
;120;(111111111111010111) (777727) (262103) (3FFD7)    ;(000000000000000100) (4) (4) (04)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;128;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;136;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;144;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;152;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;160;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;168;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;176;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;184;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;192;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;200;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;208;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;216;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;224;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;232;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;240;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;248;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |Hermes|receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|firromH:rom|altsyncram:altsyncram_component|altsyncram_7491:auto_generated|ALTSYNCRAM                                                                                                                    ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(000000000000000000) (0) (0) (00)    ;(000000000000000010) (2) (2) (02)   ;(111111111111110100) (777764) (262132) (3FFF4)   ;(000000000000001100) (14) (12) (0C)   ;(000000000000101001) (51) (41) (29)   ;(111111111101100011) (777543) (261987) (3FF63)   ;(000000000011001000) (310) (200) (C8)   ;(000000000001100000) (140) (96) (60)   ;
;8;(111111110011001111) (776317) (261327) (3FCCF)    ;(000000010110001111) (2617) (1423) (58F)   ;(111111110011111010) (776372) (261370) (3FCFA)   ;(111111100001111010) (774172) (260218) (3F87A)   ;(000001011001011111) (13137) (5727) (165F)   ;(111110001111100101) (761745) (254949) (3E3E5)   ;(000000000001110110) (166) (118) (76)   ;(001100011101110001) (143561) (51057) (C771)   ;
;16;(001001110000000010) (116002) (39938) (9C02)    ;(111110000100111110) (760476) (254270) (3E13E)   ;(111111011001110100) (773164) (259700) (3F674)   ;(000001001010011100) (11234) (4764) (129C)   ;(111111010001001000) (772110) (259144) (3F448)   ;(000000001000000001) (1001) (513) (201)   ;(000000001100100011) (1443) (803) (323)   ;(111111110011001011) (776313) (261323) (3FCCB)   ;
;24;(000000000101000001) (501) (321) (141)    ;(000000000000101001) (51) (41) (29)   ;(111111111110001100) (777614) (262028) (3FF8C)   ;(000000000000111000) (70) (56) (38)   ;(111111111111111100) (777774) (262140) (3FFFC)   ;(111111111111111001) (777771) (262137) (3FFF9)   ;(000000000000000010) (2) (2) (02)   ;(000000000000000000) (0) (0) (00)   ;
;32;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;40;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;48;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;56;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;64;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;72;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;80;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;88;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;96;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;104;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;112;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;120;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;128;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;136;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;144;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;152;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;160;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;168;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;176;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;184;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;192;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;200;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;208;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;216;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;224;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;232;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;240;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;248;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |Hermes|receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|firromH:rom|altsyncram:altsyncram_component|altsyncram_8491:auto_generated|ALTSYNCRAM                                                                                                                    ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(000000000000000000) (0) (0) (00)    ;(000000000000000010) (2) (2) (02)   ;(111111111111111001) (777771) (262137) (3FFF9)   ;(111111111111111100) (777774) (262140) (3FFFC)   ;(000000000000111000) (70) (56) (38)   ;(111111111110001100) (777614) (262028) (3FF8C)   ;(000000000000101001) (51) (41) (29)   ;(000000000101000001) (501) (321) (141)   ;
;8;(111111110011001011) (776313) (261323) (3FCCB)    ;(000000001100100011) (1443) (803) (323)   ;(000000001000000001) (1001) (513) (201)   ;(111111010001001000) (772110) (259144) (3F448)   ;(000001001010011100) (11234) (4764) (129C)   ;(111111011001110100) (773164) (259700) (3F674)   ;(111110000100111110) (760476) (254270) (3E13E)   ;(001001110000000010) (116002) (39938) (9C02)   ;
;16;(001100011101110001) (143561) (51057) (C771)    ;(000000000001110110) (166) (118) (76)   ;(111110001111100101) (761745) (254949) (3E3E5)   ;(000001011001011111) (13137) (5727) (165F)   ;(111111100001111010) (774172) (260218) (3F87A)   ;(111111110011111010) (776372) (261370) (3FCFA)   ;(000000010110001111) (2617) (1423) (58F)   ;(111111110011001111) (776317) (261327) (3FCCF)   ;
;24;(000000000001100000) (140) (96) (60)    ;(000000000011001000) (310) (200) (C8)   ;(111111111101100011) (777543) (261987) (3FF63)   ;(000000000000101001) (51) (41) (29)   ;(000000000000001100) (14) (12) (0C)   ;(111111111111110100) (777764) (262132) (3FFF4)   ;(000000000000000010) (2) (2) (02)   ;(000000000000000000) (0) (0) (00)   ;
;32;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;40;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;48;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;56;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;64;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;72;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;80;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;88;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;96;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;104;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;112;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;120;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;128;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;136;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;144;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;152;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;160;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;168;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;176;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;184;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;192;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;200;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;208;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;216;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;224;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;232;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;240;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;248;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |Hermes|receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_6491:auto_generated|ALTSYNCRAM                                                                                                                    ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(000000000000000001) (1) (1) (01)    ;(000000000000000001) (1) (1) (01)   ;(111111111111110001) (777761) (262129) (3FFF1)   ;(000000000000100000) (40) (32) (20)   ;(000000000000000011) (3) (3) (03)   ;(111111111101100111) (777547) (261991) (3FF67)   ;(000000000101010100) (524) (340) (154)   ;(111111111100010010) (777422) (261906) (3FF12)   ;
;8;(111111111000000110) (777006) (261638) (3FE06)    ;(000000011010010010) (3222) (1682) (692)   ;(111111011111001101) (773715) (260045) (3F7CD)   ;(000000000001101110) (156) (110) (6E)   ;(000001001011101010) (11352) (4842) (12EA)   ;(111101011000101011) (753053) (251435) (3D62B)   ;(000010111011010000) (27320) (11984) (2ED0)   ;(001101111110010100) (157624) (57236) (DF94)   ;
;16;(000110010111000101) (62705) (26053) (65C5)    ;(111101001110101110) (751656) (250798) (3D3AE)   ;(000000011110100000) (3640) (1952) (7A0)   ;(000000101000101100) (5054) (2604) (A2C)   ;(111111010001010111) (772127) (259159) (3F457)   ;(000000010101101110) (2556) (1390) (56E)   ;(000000000001010010) (122) (82) (52)   ;(111111110110110101) (776665) (261557) (3FDB5)   ;
;24;(000000000110001101) (615) (397) (18D)    ;(111111111110101010) (777652) (262058) (3FFAA)   ;(111111111111001010) (777712) (262090) (3FFCA)   ;(000000000000110001) (61) (49) (31)   ;(111111111111110011) (777763) (262131) (3FFF3)   ;(111111111111111110) (777776) (262142) (3FFFE)   ;(000000000000000010) (2) (2) (02)   ;(000000000000000000) (0) (0) (00)   ;
;32;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;40;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;48;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;56;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;64;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;72;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;80;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;88;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;96;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;104;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;112;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;120;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;128;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;136;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;144;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;152;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;160;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;168;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;176;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;184;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;192;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;200;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;208;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;216;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;224;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;232;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;240;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;248;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |Hermes|receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_9491:auto_generated|ALTSYNCRAM                                                                                                                    ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(000000000000000000) (0) (0) (00)    ;(000000000000000010) (2) (2) (02)   ;(111111111111111110) (777776) (262142) (3FFFE)   ;(111111111111110011) (777763) (262131) (3FFF3)   ;(000000000000110001) (61) (49) (31)   ;(111111111111001010) (777712) (262090) (3FFCA)   ;(111111111110101010) (777652) (262058) (3FFAA)   ;(000000000110001101) (615) (397) (18D)   ;
;8;(111111110110110101) (776665) (261557) (3FDB5)    ;(000000000001010010) (122) (82) (52)   ;(000000010101101110) (2556) (1390) (56E)   ;(111111010001010111) (772127) (259159) (3F457)   ;(000000101000101100) (5054) (2604) (A2C)   ;(000000011110100000) (3640) (1952) (7A0)   ;(111101001110101110) (751656) (250798) (3D3AE)   ;(000110010111000101) (62705) (26053) (65C5)   ;
;16;(001101111110010100) (157624) (57236) (DF94)    ;(000010111011010000) (27320) (11984) (2ED0)   ;(111101011000101011) (753053) (251435) (3D62B)   ;(000001001011101010) (11352) (4842) (12EA)   ;(000000000001101110) (156) (110) (6E)   ;(111111011111001101) (773715) (260045) (3F7CD)   ;(000000011010010010) (3222) (1682) (692)   ;(111111111000000110) (777006) (261638) (3FE06)   ;
;24;(111111111100010010) (777422) (261906) (3FF12)    ;(000000000101010100) (524) (340) (154)   ;(111111111101100111) (777547) (261991) (3FF67)   ;(000000000000000011) (3) (3) (03)   ;(000000000000100000) (40) (32) (20)   ;(111111111111110001) (777761) (262129) (3FFF1)   ;(000000000000000001) (1) (1) (01)   ;(000000000000000001) (1) (1) (01)   ;
;32;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;40;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;48;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;56;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;64;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;72;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;80;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;88;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;96;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;104;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;112;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;120;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;128;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;136;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;144;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;152;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;160;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;168;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;176;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;184;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;192;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;200;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;208;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;216;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;224;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;232;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;240;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;248;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |Hermes|FirInterp8_1024:fi|firromI_1024:rom|altsyncram:altsyncram_component|altsyncram_vh91:auto_generated|ALTSYNCRAM                                                                                                                                            ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(111111111111110011) (777763) (262131) (3FFF3)    ;(111111111111110100) (777764) (262132) (3FFF4)   ;(111111111111110110) (777766) (262134) (3FFF6)   ;(111111111111111001) (777771) (262137) (3FFF9)   ;(111111111111111101) (777775) (262141) (3FFFD)   ;(000000000000000001) (1) (1) (01)   ;(000000000000000101) (5) (5) (05)   ;(000000000000001000) (10) (8) (08)   ;
;8;(000000000000001011) (13) (11) (0B)    ;(000000000000001101) (15) (13) (0D)   ;(000000000000001101) (15) (13) (0D)   ;(000000000000001101) (15) (13) (0D)   ;(000000000000001011) (13) (11) (0B)   ;(000000000000001000) (10) (8) (08)   ;(000000000000000101) (5) (5) (05)   ;(000000000000000001) (1) (1) (01)   ;
;16;(111111111111111101) (777775) (262141) (3FFFD)    ;(111111111111111001) (777771) (262137) (3FFF9)   ;(111111111111110110) (777766) (262134) (3FFF6)   ;(111111111111110100) (777764) (262132) (3FFF4)   ;(111111111111110011) (777763) (262131) (3FFF3)   ;(111111111111110011) (777763) (262131) (3FFF3)   ;(111111111111110100) (777764) (262132) (3FFF4)   ;(111111111111110110) (777766) (262134) (3FFF6)   ;
;24;(111111111111111001) (777771) (262137) (3FFF9)    ;(111111111111111101) (777775) (262141) (3FFFD)   ;(000000000000000001) (1) (1) (01)   ;(000000000000000101) (5) (5) (05)   ;(000000000000001000) (10) (8) (08)   ;(000000000000001011) (13) (11) (0B)   ;(000000000000001101) (15) (13) (0D)   ;(000000000000001110) (16) (14) (0E)   ;
;32;(000000000000001101) (15) (13) (0D)    ;(000000000000001011) (13) (11) (0B)   ;(000000000000001000) (10) (8) (08)   ;(000000000000000101) (5) (5) (05)   ;(000000000000000001) (1) (1) (01)   ;(111111111111111101) (777775) (262141) (3FFFD)   ;(111111111111111001) (777771) (262137) (3FFF9)   ;(111111111111110110) (777766) (262134) (3FFF6)   ;
;40;(111111111111110100) (777764) (262132) (3FFF4)    ;(111111111111110010) (777762) (262130) (3FFF2)   ;(111111111111110010) (777762) (262130) (3FFF2)   ;(111111111111110100) (777764) (262132) (3FFF4)   ;(111111111111110110) (777766) (262134) (3FFF6)   ;(111111111111111001) (777771) (262137) (3FFF9)   ;(111111111111111101) (777775) (262141) (3FFFD)   ;(000000000000000001) (1) (1) (01)   ;
;48;(000000000000000101) (5) (5) (05)    ;(000000000000001001) (11) (9) (09)   ;(000000000000001100) (14) (12) (0C)   ;(000000000000001101) (15) (13) (0D)   ;(000000000000001110) (16) (14) (0E)   ;(000000000000001101) (15) (13) (0D)   ;(000000000000001100) (14) (12) (0C)   ;(000000000000001001) (11) (9) (09)   ;
;56;(000000000000000101) (5) (5) (05)    ;(000000000000000001) (1) (1) (01)   ;(111111111111111101) (777775) (262141) (3FFFD)   ;(111111111111111001) (777771) (262137) (3FFF9)   ;(111111111111110101) (777765) (262133) (3FFF5)   ;(111111111111110011) (777763) (262131) (3FFF3)   ;(111111111111110010) (777762) (262130) (3FFF2)   ;(111111111111110010) (777762) (262130) (3FFF2)   ;
;64;(111111111111110011) (777763) (262131) (3FFF3)    ;(111111111111110101) (777765) (262133) (3FFF5)   ;(111111111111111001) (777771) (262137) (3FFF9)   ;(111111111111111101) (777775) (262141) (3FFFD)   ;(000000000000000001) (1) (1) (01)   ;(000000000000000101) (5) (5) (05)   ;(000000000000001001) (11) (9) (09)   ;(000000000000001100) (14) (12) (0C)   ;
;72;(000000000000001110) (16) (14) (0E)    ;(000000000000001111) (17) (15) (0F)   ;(000000000000001110) (16) (14) (0E)   ;(000000000000001100) (14) (12) (0C)   ;(000000000000001001) (11) (9) (09)   ;(000000000000000101) (5) (5) (05)   ;(000000000000000001) (1) (1) (01)   ;(111111111111111101) (777775) (262141) (3FFFD)   ;
;80;(111111111111111000) (777770) (262136) (3FFF8)    ;(111111111111110101) (777765) (262133) (3FFF5)   ;(111111111111110010) (777762) (262130) (3FFF2)   ;(111111111111110001) (777761) (262129) (3FFF1)   ;(111111111111110001) (777761) (262129) (3FFF1)   ;(111111111111110010) (777762) (262130) (3FFF2)   ;(111111111111110101) (777765) (262133) (3FFF5)   ;(111111111111111000) (777770) (262136) (3FFF8)   ;
;88;(111111111111111101) (777775) (262141) (3FFFD)    ;(000000000000000001) (1) (1) (01)   ;(000000000000000110) (6) (6) (06)   ;(000000000000001010) (12) (10) (0A)   ;(000000000000001101) (15) (13) (0D)   ;(000000000000001111) (17) (15) (0F)   ;(000000000000010000) (20) (16) (10)   ;(000000000000001111) (17) (15) (0F)   ;
;96;(000000000000001101) (15) (13) (0D)    ;(000000000000001010) (12) (10) (0A)   ;(000000000000000110) (6) (6) (06)   ;(000000000000000001) (1) (1) (01)   ;(111111111111111100) (777774) (262140) (3FFFC)   ;(111111111111111000) (777770) (262136) (3FFF8)   ;(111111111111110100) (777764) (262132) (3FFF4)   ;(111111111111110001) (777761) (262129) (3FFF1)   ;
;104;(111111111111101111) (777757) (262127) (3FFEF)    ;(111111111111101111) (777757) (262127) (3FFEF)   ;(111111111111110001) (777761) (262129) (3FFF1)   ;(111111111111110011) (777763) (262131) (3FFF3)   ;(111111111111110111) (777767) (262135) (3FFF7)   ;(111111111111111100) (777774) (262140) (3FFFC)   ;(000000000000000001) (1) (1) (01)   ;(000000000000000110) (6) (6) (06)   ;
;112;(000000000000001011) (13) (11) (0B)    ;(000000000000001110) (16) (14) (0E)   ;(000000000000010001) (21) (17) (11)   ;(000000000000010010) (22) (18) (12)   ;(000000000000010001) (21) (17) (11)   ;(000000000000001111) (17) (15) (0F)   ;(000000000000001011) (13) (11) (0B)   ;(000000000000000111) (7) (7) (07)   ;
;120;(000000000000000010) (2) (2) (02)    ;(111111111111111100) (777774) (262140) (3FFFC)   ;(111111111111110111) (777767) (262135) (3FFF7)   ;(111111111111110011) (777763) (262131) (3FFF3)   ;(111111111111110000) (777760) (262128) (3FFF0)   ;(111111111111101110) (777756) (262126) (3FFEE)   ;(111111111111101110) (777756) (262126) (3FFEE)   ;(111111111111101111) (777757) (262127) (3FFEF)   ;
;128;(111111111111110010) (777762) (262130) (3FFF2)    ;(111111111111110110) (777766) (262134) (3FFF6)   ;(111111111111111011) (777773) (262139) (3FFFB)   ;(000000000000000001) (1) (1) (01)   ;(000000000000000111) (7) (7) (07)   ;(000000000000001100) (14) (12) (0C)   ;(000000000000010000) (20) (16) (10)   ;(000000000000010011) (23) (19) (13)   ;
;136;(000000000000010100) (24) (20) (14)    ;(000000000000010011) (23) (19) (13)   ;(000000000000010001) (21) (17) (11)   ;(000000000000001101) (15) (13) (0D)   ;(000000000000001000) (10) (8) (08)   ;(000000000000000010) (2) (2) (02)   ;(111111111111111100) (777774) (262140) (3FFFC)   ;(111111111111110110) (777766) (262134) (3FFF6)   ;
;144;(111111111111110001) (777761) (262129) (3FFF1)    ;(111111111111101110) (777756) (262126) (3FFEE)   ;(111111111111101011) (777753) (262123) (3FFEB)   ;(111111111111101011) (777753) (262123) (3FFEB)   ;(111111111111101101) (777755) (262125) (3FFED)   ;(111111111111110000) (777760) (262128) (3FFF0)   ;(111111111111110101) (777765) (262133) (3FFF5)   ;(111111111111111010) (777772) (262138) (3FFFA)   ;
;152;(000000000000000001) (1) (1) (01)    ;(000000000000000111) (7) (7) (07)   ;(000000000000001101) (15) (13) (0D)   ;(000000000000010010) (22) (18) (12)   ;(000000000000010101) (25) (21) (15)   ;(000000000000010110) (26) (22) (16)   ;(000000000000010110) (26) (22) (16)   ;(000000000000010011) (23) (19) (13)   ;
;160;(000000000000001111) (17) (15) (0F)    ;(000000000000001001) (11) (9) (09)   ;(000000000000000011) (3) (3) (03)   ;(111111111111111100) (777774) (262140) (3FFFC)   ;(111111111111110101) (777765) (262133) (3FFF5)   ;(111111111111110000) (777760) (262128) (3FFF0)   ;(111111111111101011) (777753) (262123) (3FFEB)   ;(111111111111101001) (777751) (262121) (3FFE9)   ;
;168;(111111111111101000) (777750) (262120) (3FFE8)    ;(111111111111101010) (777752) (262122) (3FFEA)   ;(111111111111101101) (777755) (262125) (3FFED)   ;(111111111111110011) (777763) (262131) (3FFF3)   ;(111111111111111001) (777771) (262137) (3FFF9)   ;(000000000000000000) (0) (0) (00)   ;(000000000000001000) (10) (8) (08)   ;(000000000000001111) (17) (15) (0F)   ;
;176;(000000000000010100) (24) (20) (14)    ;(000000000000011000) (30) (24) (18)   ;(000000000000011010) (32) (26) (1A)   ;(000000000000011001) (31) (25) (19)   ;(000000000000010111) (27) (23) (17)   ;(000000000000010010) (22) (18) (12)   ;(000000000000001011) (13) (11) (0B)   ;(000000000000000100) (4) (4) (04)   ;
;184;(111111111111111100) (777774) (262140) (3FFFC)    ;(111111111111110100) (777764) (262132) (3FFF4)   ;(111111111111101101) (777755) (262125) (3FFED)   ;(111111111111101000) (777750) (262120) (3FFE8)   ;(111111111111100101) (777745) (262117) (3FFE5)   ;(111111111111100100) (777744) (262116) (3FFE4)   ;(111111111111100110) (777746) (262118) (3FFE6)   ;(111111111111101010) (777752) (262122) (3FFEA)   ;
;192;(111111111111110000) (777760) (262128) (3FFF0)    ;(111111111111110111) (777767) (262135) (3FFF7)   ;(000000000000000000) (0) (0) (00)   ;(000000000000001000) (10) (8) (08)   ;(000000000000010000) (20) (16) (10)   ;(000000000000010111) (27) (23) (17)   ;(000000000000011100) (34) (28) (1C)   ;(000000000000011110) (36) (30) (1E)   ;
;200;(000000000000011110) (36) (30) (1E)    ;(000000000000011011) (33) (27) (1B)   ;(000000000000010110) (26) (22) (16)   ;(000000000000001110) (16) (14) (0E)   ;(000000000000000101) (5) (5) (05)   ;(111111111111111100) (777774) (262140) (3FFFC)   ;(111111111111110011) (777763) (262131) (3FFF3)   ;(111111111111101010) (777752) (262122) (3FFEA)   ;
;208;(111111111111100100) (777744) (262116) (3FFE4)    ;(111111111111100000) (777740) (262112) (3FFE0)   ;(111111111111011110) (777736) (262110) (3FFDE)   ;(111111111111100000) (777740) (262112) (3FFE0)   ;(111111111111100101) (777745) (262117) (3FFE5)   ;(111111111111101100) (777754) (262124) (3FFEC)   ;(111111111111110101) (777765) (262133) (3FFF5)   ;(111111111111111111) (777777) (262143) (3FFFF)   ;
;216;(000000000000001001) (11) (9) (09)    ;(000000000000010011) (23) (19) (13)   ;(000000000000011011) (33) (27) (1B)   ;(000000000000100001) (41) (33) (21)   ;(000000000000100101) (45) (37) (25)   ;(000000000000100101) (45) (37) (25)   ;(000000000000100001) (41) (33) (21)   ;(000000000000011011) (33) (27) (1B)   ;
;224;(000000000000010010) (22) (18) (12)    ;(000000000000001000) (10) (8) (08)   ;(111111111111111100) (777774) (262140) (3FFFC)   ;(111111111111110001) (777761) (262129) (3FFF1)   ;(111111111111100111) (777747) (262119) (3FFE7)   ;(111111111111011111) (777737) (262111) (3FFDF)   ;(111111111111011001) (777731) (262105) (3FFD9)   ;(111111111111010111) (777727) (262103) (3FFD7)   ;
;232;(111111111111011001) (777731) (262105) (3FFD9)    ;(111111111111011110) (777736) (262110) (3FFDE)   ;(111111111111100110) (777746) (262118) (3FFE6)   ;(111111111111110001) (777761) (262129) (3FFF1)   ;(111111111111111101) (777775) (262141) (3FFFD)   ;(000000000000001010) (12) (10) (0A)   ;(000000000000010110) (26) (22) (16)   ;(000000000000100000) (40) (32) (20)   ;
;240;(000000000000101000) (50) (40) (28)    ;(000000000000101101) (55) (45) (2D)   ;(000000000000101101) (55) (45) (2D)   ;(000000000000101010) (52) (42) (2A)   ;(000000000000100011) (43) (35) (23)   ;(000000000000011000) (30) (24) (18)   ;(000000000000001011) (13) (11) (0B)   ;(111111111111111101) (777775) (262141) (3FFFD)   ;
;248;(111111111111101111) (777757) (262127) (3FFEF)    ;(111111111111100010) (777742) (262114) (3FFE2)   ;(111111111111010111) (777727) (262103) (3FFD7)   ;(111111111111010000) (777720) (262096) (3FFD0)   ;(111111111111001101) (777715) (262093) (3FFCD)   ;(111111111111001110) (777716) (262094) (3FFCE)   ;(111111111111010100) (777724) (262100) (3FFD4)   ;(111111111111011110) (777736) (262110) (3FFDE)   ;
;256;(111111111111101011) (777753) (262123) (3FFEB)    ;(111111111111111010) (777772) (262138) (3FFFA)   ;(000000000000001010) (12) (10) (0A)   ;(000000000000011010) (32) (26) (1A)   ;(000000000000101000) (50) (40) (28)   ;(000000000000110010) (62) (50) (32)   ;(000000000000111000) (70) (56) (38)   ;(000000000000111010) (72) (58) (3A)   ;
;264;(000000000000110110) (66) (54) (36)    ;(000000000000101101) (55) (45) (2D)   ;(000000000000100001) (41) (33) (21)   ;(000000000000010001) (21) (17) (11)   ;(111111111111111111) (777777) (262143) (3FFFF)   ;(111111111111101100) (777754) (262124) (3FFEC)   ;(111111111111011011) (777733) (262107) (3FFDB)   ;(111111111111001101) (777715) (262093) (3FFCD)   ;
;272;(111111111111000011) (777703) (262083) (3FFC3)    ;(111111111110111110) (777676) (262078) (3FFBE)   ;(111111111110111111) (777677) (262079) (3FFBF)   ;(111111111111000110) (777706) (262086) (3FFC6)   ;(111111111111010010) (777722) (262098) (3FFD2)   ;(111111111111100010) (777742) (262114) (3FFE2)   ;(111111111111110110) (777766) (262134) (3FFF6)   ;(000000000000001011) (13) (11) (0B)   ;
;280;(000000000000011111) (37) (31) (1F)    ;(000000000000110010) (62) (50) (32)   ;(000000000001000000) (100) (64) (40)   ;(000000000001001001) (111) (73) (49)   ;(000000000001001100) (114) (76) (4C)   ;(000000000001001000) (110) (72) (48)   ;(000000000000111110) (76) (62) (3E)   ;(000000000000101101) (55) (45) (2D)   ;
;288;(000000000000011001) (31) (25) (19)    ;(000000000000000001) (1) (1) (01)   ;(111111111111101001) (777751) (262121) (3FFE9)   ;(111111111111010010) (777722) (262098) (3FFD2)   ;(111111111110111110) (777676) (262078) (3FFBE)   ;(111111111110110000) (777660) (262064) (3FFB0)   ;(111111111110101001) (777651) (262057) (3FFA9)   ;(111111111110101001) (777651) (262057) (3FFA9)   ;
;296;(111111111110110000) (777660) (262064) (3FFB0)    ;(111111111111000000) (777700) (262080) (3FFC0)   ;(111111111111010101) (777725) (262101) (3FFD5)   ;(111111111111101111) (777757) (262127) (3FFEF)   ;(000000000000001011) (13) (11) (0B)   ;(000000000000100111) (47) (39) (27)   ;(000000000001000001) (101) (65) (41)   ;(000000000001010101) (125) (85) (55)   ;
;304;(000000000001100011) (143) (99) (63)    ;(000000000001101000) (150) (104) (68)   ;(000000000001100100) (144) (100) (64)   ;(000000000001010111) (127) (87) (57)   ;(000000000001000010) (102) (66) (42)   ;(000000000000100110) (46) (38) (26)   ;(000000000000000110) (6) (6) (06)   ;(111111111111100100) (777744) (262116) (3FFE4)   ;
;312;(111111111111000100) (777704) (262084) (3FFC4)    ;(111111111110100111) (777647) (262055) (3FFA7)   ;(111111111110010010) (777622) (262034) (3FF92)   ;(111111111110000110) (777606) (262022) (3FF86)   ;(111111111110000101) (777605) (262021) (3FF85)   ;(111111111110001110) (777616) (262030) (3FF8E)   ;(111111111110100010) (777642) (262050) (3FFA2)   ;(111111111111000000) (777700) (262080) (3FFC0)   ;
;320;(111111111111100100) (777744) (262116) (3FFE4)    ;(000000000000001100) (14) (12) (0C)   ;(000000000000110100) (64) (52) (34)   ;(000000000001011001) (131) (89) (59)   ;(000000000001111000) (170) (120) (78)   ;(000000000010001101) (215) (141) (8D)   ;(000000000010010110) (226) (150) (96)   ;(000000000010010010) (222) (146) (92)   ;
;328;(000000000010000000) (200) (128) (80)    ;(000000000001100010) (142) (98) (62)   ;(000000000000111011) (73) (59) (3B)   ;(000000000000001100) (14) (12) (0C)   ;(111111111111011010) (777732) (262106) (3FFDA)   ;(111111111110101010) (777652) (262058) (3FFAA)   ;(111111111101111111) (777577) (262015) (3FF7F)   ;(111111111101011111) (777537) (261983) (3FF5F)   ;
;336;(111111111101001100) (777514) (261964) (3FF4C)    ;(111111111101001000) (777510) (261960) (3FF48)   ;(111111111101010101) (777525) (261973) (3FF55)   ;(111111111101110010) (777562) (262002) (3FF72)   ;(111111111110011101) (777635) (262045) (3FF9D)   ;(111111111111010011) (777723) (262099) (3FFD3)   ;(000000000000010000) (20) (16) (10)   ;(000000000001001110) (116) (78) (4E)   ;
;344;(000000000010000111) (207) (135) (87)    ;(000000000010110111) (267) (183) (B7)   ;(000000000011011000) (330) (216) (D8)   ;(000000000011100111) (347) (231) (E7)   ;(000000000011100001) (341) (225) (E1)   ;(000000000011000110) (306) (198) (C6)   ;(000000000010010111) (227) (151) (97)   ;(000000000001011001) (131) (89) (59)   ;
;352;(000000000000001111) (17) (15) (0F)    ;(111111111111000001) (777701) (262081) (3FFC1)   ;(111111111101110100) (777564) (262004) (3FF74)   ;(111111111100110001) (777461) (261937) (3FF31)   ;(111111111011111110) (777376) (261886) (3FEFE)   ;(111111111011100000) (777340) (261856) (3FEE0)   ;(111111111011011100) (777334) (261852) (3FEDC)   ;(111111111011110010) (777362) (261874) (3FEF2)   ;
;360;(111111111100100011) (777443) (261923) (3FF23)    ;(111111111101101011) (777553) (261995) (3FF6B)   ;(111111111111000101) (777705) (262085) (3FFC5)   ;(000000000000101000) (50) (40) (28)   ;(000000000010001101) (215) (141) (8D)   ;(000000000011101010) (352) (234) (EA)   ;(000000000100110110) (466) (310) (136)   ;(000000000101101000) (550) (360) (168)   ;
;368;(000000000101111011) (573) (379) (17B)    ;(000000000101101011) (553) (363) (16B)   ;(000000000100111000) (470) (312) (138)   ;(000000000011100100) (344) (228) (E4)   ;(000000000001110111) (167) (119) (77)   ;(111111111111111000) (777770) (262136) (3FFF8)   ;(111111111101110011) (777563) (262003) (3FF73)   ;(111111111011110101) (777365) (261877) (3FEF5)   ;
;376;(111111111010001001) (777211) (261769) (3FE89)    ;(111111111000111011) (777073) (261691) (3FE3B)   ;(111111111000010101) (777025) (261653) (3FE15)   ;(111111111000011011) (777033) (261659) (3FE1B)   ;(111111111001010001) (777121) (261713) (3FE51)   ;(111111111010110011) (777263) (261811) (3FEB3)   ;(111111111100111010) (777472) (261946) (3FF3A)   ;(111111111111011100) (777734) (262108) (3FFDC)   ;
;384;(000000000010001011) (213) (139) (8B)    ;(000000000100110110) (466) (310) (136)   ;(000000000111001100) (714) (460) (1CC)   ;(000000001000111110) (1076) (574) (23E)   ;(000000001001111111) (1177) (639) (27F)   ;(000000001010000100) (1204) (644) (284)   ;(000000001001001011) (1113) (587) (24B)   ;(000000000111010110) (726) (470) (1D6)   ;
;392;(000000000100101011) (453) (299) (12B)    ;(000000000001011010) (132) (90) (5A)   ;(111111111101110100) (777564) (262004) (3FF74)   ;(111111111010001110) (777216) (261774) (3FE8E)   ;(111111110111000000) (776700) (261568) (3FDC0)   ;(111111110100011111) (776437) (261407) (3FD1F)   ;(111111110010111110) (776276) (261310) (3FCBE)   ;(111111110010101010) (776252) (261290) (3FCAA)   ;
;400;(111111110011101001) (776351) (261353) (3FCE9)    ;(111111110101111011) (776573) (261499) (3FD7B)   ;(111111111001010101) (777125) (261717) (3FE55)   ;(111111111101100110) (777546) (261990) (3FF66)   ;(000000000010010111) (227) (151) (97)   ;(000000000111001010) (712) (458) (1CA)   ;(000000001011100000) (1340) (736) (2E0)   ;(000000001110111101) (1675) (957) (3BD)   ;
;408;(000000010001000111) (2107) (1095) (447)    ;(000000010001101010) (2152) (1130) (46A)   ;(000000010000011110) (2036) (1054) (41E)   ;(000000001101100011) (1543) (867) (363)   ;(000000001001000101) (1105) (581) (245)   ;(000000000011011101) (335) (221) (DD)   ;(111111111101001001) (777511) (261961) (3FF49)   ;(111111110110110001) (776661) (261553) (3FDB1)   ;
;416;(111111110000111101) (776075) (261181) (3FC3D)    ;(111111101100010101) (775425) (260885) (3FB15)   ;(111111101001011101) (775135) (260701) (3FA5D)   ;(111111101000101100) (775054) (260652) (3FA2C)   ;(111111101010010001) (775221) (260753) (3FA91)   ;(111111101110001010) (775612) (261002) (3FB8A)   ;(111111110100000110) (776406) (261382) (3FD06)   ;(111111111011100110) (777346) (261862) (3FEE6)   ;
;424;(000000000011111111) (377) (255) (FF)    ;(000000001100011100) (1434) (796) (31C)   ;(000000010100000111) (2407) (1287) (507)   ;(000000011010001001) (3211) (1673) (689)   ;(000000011101110110) (3566) (1910) (776)   ;(000000011110101100) (3654) (1964) (7AC)   ;(000000011100011010) (3432) (1818) (71A)   ;(000000010111000011) (2703) (1475) (5C3)   ;
;432;(000000001111000001) (1701) (961) (3C1)    ;(000000000100111101) (475) (317) (13D)   ;(111111111001110100) (777164) (261748) (3FE74)   ;(111111101110101010) (775652) (261034) (3FBAA)   ;(111111100100101010) (774452) (260394) (3F92A)   ;(111111011100111011) (773473) (259899) (3F73B)   ;(111111011000011001) (773031) (259609) (3F619)   ;(111111010111101110) (772756) (259566) (3F5EE)   ;
;440;(111111011011001101) (773315) (259789) (3F6CD)    ;(111111100010110000) (774260) (260272) (3F8B0)   ;(111111101101110001) (775561) (260977) (3FB71)   ;(111111111011010110) (777326) (261846) (3FED6)   ;(000000001010001101) (1215) (653) (28D)   ;(000000011000110111) (3067) (1591) (637)   ;(000000100101110001) (4561) (2417) (971)   ;(000000101111011101) (5735) (3037) (BDD)   ;
;448;(000000110100101111) (6457) (3375) (D2F)    ;(000000110100110011) (6463) (3379) (D33)   ;(000000101111010011) (5723) (3027) (BD3)   ;(000000100100011111) (4437) (2335) (91F)   ;(000000010101001100) (2514) (1356) (54C)   ;(000000000010110000) (260) (176) (B0)   ;(111111101110111010) (775672) (261050) (3FBBA)   ;(111111011011101100) (773354) (259820) (3F6EC)   ;
;456;(111111001011001001) (771311) (258761) (3F2C9)    ;(111110111111001100) (767714) (257996) (3EFCC)   ;(111110111001011000) (767130) (257624) (3EE58)   ;(111110111010101101) (767255) (257709) (3EEAD)   ;(111111000011011101) (770335) (258269) (3F0DD)   ;(111111010011001100) (772314) (259276) (3F4CC)   ;(111111101000101010) (775052) (260650) (3FA2A)   ;(000000000001111110) (176) (126) (7E)   ;
;464;(000000011100101011) (3453) (1835) (72B)    ;(000000110110000001) (6601) (3457) (D81)   ;(000001001011001111) (11317) (4815) (12CF)   ;(000001011001110011) (13163) (5747) (1673)   ;(000001011111101111) (13757) (6127) (17EF)   ;(000001011011110100) (13364) (5876) (16F4)   ;(000001001101110100) (11564) (4980) (1374)   ;(000000110110100010) (6642) (3490) (DA2)   ;
;472;(000000010111110011) (2763) (1523) (5F3)    ;(111111110100010111) (776427) (261399) (3FD17)   ;(111111001111101100) (771754) (259052) (3F3EC)   ;(111110101101100110) (765546) (256870) (3EB66)   ;(111110010001111000) (762170) (255096) (3E478)   ;(111101111111111111) (757777) (253951) (3DFFF)   ;(111101111010100010) (757242) (253602) (3DEA2)   ;(111110000011000101) (760305) (254149) (3E0C5)   ;
;480;(111110011001110011) (763163) (255603) (3E673)    ;(111110111101011001) (767531) (257881) (3EF59)   ;(111111101011000110) (775306) (260806) (3FAC6)   ;(000000011110111000) (3670) (1976) (7B8)   ;(000001010011110000) (12360) (5360) (14F0)   ;(000010000100001011) (20413) (8459) (210B)   ;(000010101010100101) (25245) (10917) (2AA5)   ;(000011000001111101) (30175) (12413) (307D)   ;
;488;(000011000110011001) (30631) (12697) (3199)    ;(000010110101100100) (26544) (11620) (2D64)   ;(000010001111000101) (21705) (9157) (23C5)   ;(000001010100101111) (12457) (5423) (152F)   ;(000000001010100010) (1242) (674) (2A2)   ;(111110110110011111) (766637) (257439) (3ED9F)   ;(111101100000010001) (754021) (251921) (3D811)   ;(111100010000101001) (742051) (246825) (3C429)   ;
;496;(111011010000110100) (732064) (242740) (3B434)    ;(111010101001101001) (725151) (240233) (3AA69)   ;(111010100010110110) (724266) (239798) (3A8B6)   ;(111011000010010100) (730224) (241812) (3B094)   ;(111100001011011100) (741334) (246492) (3C2DC)   ;(111101111110101011) (757653) (253867) (3DFAB)   ;(000000011001011000) (3130) (1624) (658)   ;(000011010101101111) (32557) (13679) (356F)   ;
;504;(000110101011001010) (65312) (27338) (6ACA)    ;(001010001110101100) (121654) (41900) (A3AC)   ;(001101110011110011) (156363) (56563) (DCF3)   ;(010001001101010000) (211520) (70480) (11350)   ;(010100001110000010) (241602) (82818) (14382)   ;(010110101010010011) (265223) (92819) (16A93)   ;(011000011000010100) (303024) (99860) (18614)   ;(011001010001001000) (312110) (103496) (19448)   ;
;512;(011001010001001000) (312110) (103496) (19448)    ;(011000011000010100) (303024) (99860) (18614)   ;(010110101010010011) (265223) (92819) (16A93)   ;(010100001110000010) (241602) (82818) (14382)   ;(010001001101010000) (211520) (70480) (11350)   ;(001101110011110011) (156363) (56563) (DCF3)   ;(001010001110101100) (121654) (41900) (A3AC)   ;(000110101011001010) (65312) (27338) (6ACA)   ;
;520;(000011010101101111) (32557) (13679) (356F)    ;(000000011001011000) (3130) (1624) (658)   ;(111101111110101011) (757653) (253867) (3DFAB)   ;(111100001011011100) (741334) (246492) (3C2DC)   ;(111011000010010100) (730224) (241812) (3B094)   ;(111010100010110110) (724266) (239798) (3A8B6)   ;(111010101001101001) (725151) (240233) (3AA69)   ;(111011010000110100) (732064) (242740) (3B434)   ;
;528;(111100010000101001) (742051) (246825) (3C429)    ;(111101100000010001) (754021) (251921) (3D811)   ;(111110110110011111) (766637) (257439) (3ED9F)   ;(000000001010100010) (1242) (674) (2A2)   ;(000001010100101111) (12457) (5423) (152F)   ;(000010001111000101) (21705) (9157) (23C5)   ;(000010110101100100) (26544) (11620) (2D64)   ;(000011000110011001) (30631) (12697) (3199)   ;
;536;(000011000001111101) (30175) (12413) (307D)    ;(000010101010100101) (25245) (10917) (2AA5)   ;(000010000100001011) (20413) (8459) (210B)   ;(000001010011110000) (12360) (5360) (14F0)   ;(000000011110111000) (3670) (1976) (7B8)   ;(111111101011000110) (775306) (260806) (3FAC6)   ;(111110111101011001) (767531) (257881) (3EF59)   ;(111110011001110011) (763163) (255603) (3E673)   ;
;544;(111110000011000101) (760305) (254149) (3E0C5)    ;(111101111010100010) (757242) (253602) (3DEA2)   ;(111101111111111111) (757777) (253951) (3DFFF)   ;(111110010001111000) (762170) (255096) (3E478)   ;(111110101101100110) (765546) (256870) (3EB66)   ;(111111001111101100) (771754) (259052) (3F3EC)   ;(111111110100010111) (776427) (261399) (3FD17)   ;(000000010111110011) (2763) (1523) (5F3)   ;
;552;(000000110110100010) (6642) (3490) (DA2)    ;(000001001101110100) (11564) (4980) (1374)   ;(000001011011110100) (13364) (5876) (16F4)   ;(000001011111101111) (13757) (6127) (17EF)   ;(000001011001110011) (13163) (5747) (1673)   ;(000001001011001111) (11317) (4815) (12CF)   ;(000000110110000001) (6601) (3457) (D81)   ;(000000011100101011) (3453) (1835) (72B)   ;
;560;(000000000001111110) (176) (126) (7E)    ;(111111101000101010) (775052) (260650) (3FA2A)   ;(111111010011001100) (772314) (259276) (3F4CC)   ;(111111000011011101) (770335) (258269) (3F0DD)   ;(111110111010101101) (767255) (257709) (3EEAD)   ;(111110111001011000) (767130) (257624) (3EE58)   ;(111110111111001100) (767714) (257996) (3EFCC)   ;(111111001011001001) (771311) (258761) (3F2C9)   ;
;568;(111111011011101100) (773354) (259820) (3F6EC)    ;(111111101110111010) (775672) (261050) (3FBBA)   ;(000000000010110000) (260) (176) (B0)   ;(000000010101001100) (2514) (1356) (54C)   ;(000000100100011111) (4437) (2335) (91F)   ;(000000101111010011) (5723) (3027) (BD3)   ;(000000110100110011) (6463) (3379) (D33)   ;(000000110100101111) (6457) (3375) (D2F)   ;
;576;(000000101111011101) (5735) (3037) (BDD)    ;(000000100101110001) (4561) (2417) (971)   ;(000000011000110111) (3067) (1591) (637)   ;(000000001010001101) (1215) (653) (28D)   ;(111111111011010110) (777326) (261846) (3FED6)   ;(111111101101110001) (775561) (260977) (3FB71)   ;(111111100010110000) (774260) (260272) (3F8B0)   ;(111111011011001101) (773315) (259789) (3F6CD)   ;
;584;(111111010111101110) (772756) (259566) (3F5EE)    ;(111111011000011001) (773031) (259609) (3F619)   ;(111111011100111011) (773473) (259899) (3F73B)   ;(111111100100101010) (774452) (260394) (3F92A)   ;(111111101110101010) (775652) (261034) (3FBAA)   ;(111111111001110100) (777164) (261748) (3FE74)   ;(000000000100111101) (475) (317) (13D)   ;(000000001111000001) (1701) (961) (3C1)   ;
;592;(000000010111000011) (2703) (1475) (5C3)    ;(000000011100011010) (3432) (1818) (71A)   ;(000000011110101100) (3654) (1964) (7AC)   ;(000000011101110110) (3566) (1910) (776)   ;(000000011010001001) (3211) (1673) (689)   ;(000000010100000111) (2407) (1287) (507)   ;(000000001100011100) (1434) (796) (31C)   ;(000000000011111111) (377) (255) (FF)   ;
;600;(111111111011100110) (777346) (261862) (3FEE6)    ;(111111110100000110) (776406) (261382) (3FD06)   ;(111111101110001010) (775612) (261002) (3FB8A)   ;(111111101010010001) (775221) (260753) (3FA91)   ;(111111101000101100) (775054) (260652) (3FA2C)   ;(111111101001011101) (775135) (260701) (3FA5D)   ;(111111101100010101) (775425) (260885) (3FB15)   ;(111111110000111101) (776075) (261181) (3FC3D)   ;
;608;(111111110110110001) (776661) (261553) (3FDB1)    ;(111111111101001001) (777511) (261961) (3FF49)   ;(000000000011011101) (335) (221) (DD)   ;(000000001001000101) (1105) (581) (245)   ;(000000001101100011) (1543) (867) (363)   ;(000000010000011110) (2036) (1054) (41E)   ;(000000010001101010) (2152) (1130) (46A)   ;(000000010001000111) (2107) (1095) (447)   ;
;616;(000000001110111101) (1675) (957) (3BD)    ;(000000001011100000) (1340) (736) (2E0)   ;(000000000111001010) (712) (458) (1CA)   ;(000000000010010111) (227) (151) (97)   ;(111111111101100110) (777546) (261990) (3FF66)   ;(111111111001010101) (777125) (261717) (3FE55)   ;(111111110101111011) (776573) (261499) (3FD7B)   ;(111111110011101001) (776351) (261353) (3FCE9)   ;
;624;(111111110010101010) (776252) (261290) (3FCAA)    ;(111111110010111110) (776276) (261310) (3FCBE)   ;(111111110100011111) (776437) (261407) (3FD1F)   ;(111111110111000000) (776700) (261568) (3FDC0)   ;(111111111010001110) (777216) (261774) (3FE8E)   ;(111111111101110100) (777564) (262004) (3FF74)   ;(000000000001011010) (132) (90) (5A)   ;(000000000100101011) (453) (299) (12B)   ;
;632;(000000000111010110) (726) (470) (1D6)    ;(000000001001001011) (1113) (587) (24B)   ;(000000001010000100) (1204) (644) (284)   ;(000000001001111111) (1177) (639) (27F)   ;(000000001000111110) (1076) (574) (23E)   ;(000000000111001100) (714) (460) (1CC)   ;(000000000100110110) (466) (310) (136)   ;(000000000010001011) (213) (139) (8B)   ;
;640;(111111111111011100) (777734) (262108) (3FFDC)    ;(111111111100111010) (777472) (261946) (3FF3A)   ;(111111111010110011) (777263) (261811) (3FEB3)   ;(111111111001010001) (777121) (261713) (3FE51)   ;(111111111000011011) (777033) (261659) (3FE1B)   ;(111111111000010101) (777025) (261653) (3FE15)   ;(111111111000111011) (777073) (261691) (3FE3B)   ;(111111111010001001) (777211) (261769) (3FE89)   ;
;648;(111111111011110101) (777365) (261877) (3FEF5)    ;(111111111101110011) (777563) (262003) (3FF73)   ;(111111111111111000) (777770) (262136) (3FFF8)   ;(000000000001110111) (167) (119) (77)   ;(000000000011100100) (344) (228) (E4)   ;(000000000100111000) (470) (312) (138)   ;(000000000101101011) (553) (363) (16B)   ;(000000000101111011) (573) (379) (17B)   ;
;656;(000000000101101000) (550) (360) (168)    ;(000000000100110110) (466) (310) (136)   ;(000000000011101010) (352) (234) (EA)   ;(000000000010001101) (215) (141) (8D)   ;(000000000000101000) (50) (40) (28)   ;(111111111111000101) (777705) (262085) (3FFC5)   ;(111111111101101011) (777553) (261995) (3FF6B)   ;(111111111100100011) (777443) (261923) (3FF23)   ;
;664;(111111111011110010) (777362) (261874) (3FEF2)    ;(111111111011011100) (777334) (261852) (3FEDC)   ;(111111111011100000) (777340) (261856) (3FEE0)   ;(111111111011111110) (777376) (261886) (3FEFE)   ;(111111111100110001) (777461) (261937) (3FF31)   ;(111111111101110100) (777564) (262004) (3FF74)   ;(111111111111000001) (777701) (262081) (3FFC1)   ;(000000000000001111) (17) (15) (0F)   ;
;672;(000000000001011001) (131) (89) (59)    ;(000000000010010111) (227) (151) (97)   ;(000000000011000110) (306) (198) (C6)   ;(000000000011100001) (341) (225) (E1)   ;(000000000011100111) (347) (231) (E7)   ;(000000000011011000) (330) (216) (D8)   ;(000000000010110111) (267) (183) (B7)   ;(000000000010000111) (207) (135) (87)   ;
;680;(000000000001001110) (116) (78) (4E)    ;(000000000000010000) (20) (16) (10)   ;(111111111111010011) (777723) (262099) (3FFD3)   ;(111111111110011101) (777635) (262045) (3FF9D)   ;(111111111101110010) (777562) (262002) (3FF72)   ;(111111111101010101) (777525) (261973) (3FF55)   ;(111111111101001000) (777510) (261960) (3FF48)   ;(111111111101001100) (777514) (261964) (3FF4C)   ;
;688;(111111111101011111) (777537) (261983) (3FF5F)    ;(111111111101111111) (777577) (262015) (3FF7F)   ;(111111111110101010) (777652) (262058) (3FFAA)   ;(111111111111011010) (777732) (262106) (3FFDA)   ;(000000000000001100) (14) (12) (0C)   ;(000000000000111011) (73) (59) (3B)   ;(000000000001100010) (142) (98) (62)   ;(000000000010000000) (200) (128) (80)   ;
;696;(000000000010010010) (222) (146) (92)    ;(000000000010010110) (226) (150) (96)   ;(000000000010001101) (215) (141) (8D)   ;(000000000001111000) (170) (120) (78)   ;(000000000001011001) (131) (89) (59)   ;(000000000000110100) (64) (52) (34)   ;(000000000000001100) (14) (12) (0C)   ;(111111111111100100) (777744) (262116) (3FFE4)   ;
;704;(111111111111000000) (777700) (262080) (3FFC0)    ;(111111111110100010) (777642) (262050) (3FFA2)   ;(111111111110001110) (777616) (262030) (3FF8E)   ;(111111111110000101) (777605) (262021) (3FF85)   ;(111111111110000110) (777606) (262022) (3FF86)   ;(111111111110010010) (777622) (262034) (3FF92)   ;(111111111110100111) (777647) (262055) (3FFA7)   ;(111111111111000100) (777704) (262084) (3FFC4)   ;
;712;(111111111111100100) (777744) (262116) (3FFE4)    ;(000000000000000110) (6) (6) (06)   ;(000000000000100110) (46) (38) (26)   ;(000000000001000010) (102) (66) (42)   ;(000000000001010111) (127) (87) (57)   ;(000000000001100100) (144) (100) (64)   ;(000000000001101000) (150) (104) (68)   ;(000000000001100011) (143) (99) (63)   ;
;720;(000000000001010101) (125) (85) (55)    ;(000000000001000001) (101) (65) (41)   ;(000000000000100111) (47) (39) (27)   ;(000000000000001011) (13) (11) (0B)   ;(111111111111101111) (777757) (262127) (3FFEF)   ;(111111111111010101) (777725) (262101) (3FFD5)   ;(111111111111000000) (777700) (262080) (3FFC0)   ;(111111111110110000) (777660) (262064) (3FFB0)   ;
;728;(111111111110101001) (777651) (262057) (3FFA9)    ;(111111111110101001) (777651) (262057) (3FFA9)   ;(111111111110110000) (777660) (262064) (3FFB0)   ;(111111111110111110) (777676) (262078) (3FFBE)   ;(111111111111010010) (777722) (262098) (3FFD2)   ;(111111111111101001) (777751) (262121) (3FFE9)   ;(000000000000000001) (1) (1) (01)   ;(000000000000011001) (31) (25) (19)   ;
;736;(000000000000101101) (55) (45) (2D)    ;(000000000000111110) (76) (62) (3E)   ;(000000000001001000) (110) (72) (48)   ;(000000000001001100) (114) (76) (4C)   ;(000000000001001001) (111) (73) (49)   ;(000000000001000000) (100) (64) (40)   ;(000000000000110010) (62) (50) (32)   ;(000000000000011111) (37) (31) (1F)   ;
;744;(000000000000001011) (13) (11) (0B)    ;(111111111111110110) (777766) (262134) (3FFF6)   ;(111111111111100010) (777742) (262114) (3FFE2)   ;(111111111111010010) (777722) (262098) (3FFD2)   ;(111111111111000110) (777706) (262086) (3FFC6)   ;(111111111110111111) (777677) (262079) (3FFBF)   ;(111111111110111110) (777676) (262078) (3FFBE)   ;(111111111111000011) (777703) (262083) (3FFC3)   ;
;752;(111111111111001101) (777715) (262093) (3FFCD)    ;(111111111111011011) (777733) (262107) (3FFDB)   ;(111111111111101100) (777754) (262124) (3FFEC)   ;(111111111111111111) (777777) (262143) (3FFFF)   ;(000000000000010001) (21) (17) (11)   ;(000000000000100001) (41) (33) (21)   ;(000000000000101101) (55) (45) (2D)   ;(000000000000110110) (66) (54) (36)   ;
;760;(000000000000111010) (72) (58) (3A)    ;(000000000000111000) (70) (56) (38)   ;(000000000000110010) (62) (50) (32)   ;(000000000000101000) (50) (40) (28)   ;(000000000000011010) (32) (26) (1A)   ;(000000000000001010) (12) (10) (0A)   ;(111111111111111010) (777772) (262138) (3FFFA)   ;(111111111111101011) (777753) (262123) (3FFEB)   ;
;768;(111111111111011110) (777736) (262110) (3FFDE)    ;(111111111111010100) (777724) (262100) (3FFD4)   ;(111111111111001110) (777716) (262094) (3FFCE)   ;(111111111111001101) (777715) (262093) (3FFCD)   ;(111111111111010000) (777720) (262096) (3FFD0)   ;(111111111111010111) (777727) (262103) (3FFD7)   ;(111111111111100010) (777742) (262114) (3FFE2)   ;(111111111111101111) (777757) (262127) (3FFEF)   ;
;776;(111111111111111101) (777775) (262141) (3FFFD)    ;(000000000000001011) (13) (11) (0B)   ;(000000000000011000) (30) (24) (18)   ;(000000000000100011) (43) (35) (23)   ;(000000000000101010) (52) (42) (2A)   ;(000000000000101101) (55) (45) (2D)   ;(000000000000101101) (55) (45) (2D)   ;(000000000000101000) (50) (40) (28)   ;
;784;(000000000000100000) (40) (32) (20)    ;(000000000000010110) (26) (22) (16)   ;(000000000000001010) (12) (10) (0A)   ;(111111111111111101) (777775) (262141) (3FFFD)   ;(111111111111110001) (777761) (262129) (3FFF1)   ;(111111111111100110) (777746) (262118) (3FFE6)   ;(111111111111011110) (777736) (262110) (3FFDE)   ;(111111111111011001) (777731) (262105) (3FFD9)   ;
;792;(111111111111010111) (777727) (262103) (3FFD7)    ;(111111111111011001) (777731) (262105) (3FFD9)   ;(111111111111011111) (777737) (262111) (3FFDF)   ;(111111111111100111) (777747) (262119) (3FFE7)   ;(111111111111110001) (777761) (262129) (3FFF1)   ;(111111111111111100) (777774) (262140) (3FFFC)   ;(000000000000001000) (10) (8) (08)   ;(000000000000010010) (22) (18) (12)   ;
;800;(000000000000011011) (33) (27) (1B)    ;(000000000000100001) (41) (33) (21)   ;(000000000000100101) (45) (37) (25)   ;(000000000000100101) (45) (37) (25)   ;(000000000000100001) (41) (33) (21)   ;(000000000000011011) (33) (27) (1B)   ;(000000000000010011) (23) (19) (13)   ;(000000000000001001) (11) (9) (09)   ;
;808;(111111111111111111) (777777) (262143) (3FFFF)    ;(111111111111110101) (777765) (262133) (3FFF5)   ;(111111111111101100) (777754) (262124) (3FFEC)   ;(111111111111100101) (777745) (262117) (3FFE5)   ;(111111111111100000) (777740) (262112) (3FFE0)   ;(111111111111011110) (777736) (262110) (3FFDE)   ;(111111111111100000) (777740) (262112) (3FFE0)   ;(111111111111100100) (777744) (262116) (3FFE4)   ;
;816;(111111111111101010) (777752) (262122) (3FFEA)    ;(111111111111110011) (777763) (262131) (3FFF3)   ;(111111111111111100) (777774) (262140) (3FFFC)   ;(000000000000000101) (5) (5) (05)   ;(000000000000001110) (16) (14) (0E)   ;(000000000000010110) (26) (22) (16)   ;(000000000000011011) (33) (27) (1B)   ;(000000000000011110) (36) (30) (1E)   ;
;824;(000000000000011110) (36) (30) (1E)    ;(000000000000011100) (34) (28) (1C)   ;(000000000000010111) (27) (23) (17)   ;(000000000000010000) (20) (16) (10)   ;(000000000000001000) (10) (8) (08)   ;(000000000000000000) (0) (0) (00)   ;(111111111111110111) (777767) (262135) (3FFF7)   ;(111111111111110000) (777760) (262128) (3FFF0)   ;
;832;(111111111111101010) (777752) (262122) (3FFEA)    ;(111111111111100110) (777746) (262118) (3FFE6)   ;(111111111111100100) (777744) (262116) (3FFE4)   ;(111111111111100101) (777745) (262117) (3FFE5)   ;(111111111111101000) (777750) (262120) (3FFE8)   ;(111111111111101101) (777755) (262125) (3FFED)   ;(111111111111110100) (777764) (262132) (3FFF4)   ;(111111111111111100) (777774) (262140) (3FFFC)   ;
;840;(000000000000000100) (4) (4) (04)    ;(000000000000001011) (13) (11) (0B)   ;(000000000000010010) (22) (18) (12)   ;(000000000000010111) (27) (23) (17)   ;(000000000000011001) (31) (25) (19)   ;(000000000000011010) (32) (26) (1A)   ;(000000000000011000) (30) (24) (18)   ;(000000000000010100) (24) (20) (14)   ;
;848;(000000000000001111) (17) (15) (0F)    ;(000000000000001000) (10) (8) (08)   ;(000000000000000000) (0) (0) (00)   ;(111111111111111001) (777771) (262137) (3FFF9)   ;(111111111111110011) (777763) (262131) (3FFF3)   ;(111111111111101101) (777755) (262125) (3FFED)   ;(111111111111101010) (777752) (262122) (3FFEA)   ;(111111111111101000) (777750) (262120) (3FFE8)   ;
;856;(111111111111101001) (777751) (262121) (3FFE9)    ;(111111111111101011) (777753) (262123) (3FFEB)   ;(111111111111110000) (777760) (262128) (3FFF0)   ;(111111111111110101) (777765) (262133) (3FFF5)   ;(111111111111111100) (777774) (262140) (3FFFC)   ;(000000000000000011) (3) (3) (03)   ;(000000000000001001) (11) (9) (09)   ;(000000000000001111) (17) (15) (0F)   ;
;864;(000000000000010011) (23) (19) (13)    ;(000000000000010110) (26) (22) (16)   ;(000000000000010110) (26) (22) (16)   ;(000000000000010101) (25) (21) (15)   ;(000000000000010010) (22) (18) (12)   ;(000000000000001101) (15) (13) (0D)   ;(000000000000000111) (7) (7) (07)   ;(000000000000000001) (1) (1) (01)   ;
;872;(111111111111111010) (777772) (262138) (3FFFA)    ;(111111111111110101) (777765) (262133) (3FFF5)   ;(111111111111110000) (777760) (262128) (3FFF0)   ;(111111111111101101) (777755) (262125) (3FFED)   ;(111111111111101011) (777753) (262123) (3FFEB)   ;(111111111111101011) (777753) (262123) (3FFEB)   ;(111111111111101110) (777756) (262126) (3FFEE)   ;(111111111111110001) (777761) (262129) (3FFF1)   ;
;880;(111111111111110110) (777766) (262134) (3FFF6)    ;(111111111111111100) (777774) (262140) (3FFFC)   ;(000000000000000010) (2) (2) (02)   ;(000000000000001000) (10) (8) (08)   ;(000000000000001101) (15) (13) (0D)   ;(000000000000010001) (21) (17) (11)   ;(000000000000010011) (23) (19) (13)   ;(000000000000010100) (24) (20) (14)   ;
;888;(000000000000010011) (23) (19) (13)    ;(000000000000010000) (20) (16) (10)   ;(000000000000001100) (14) (12) (0C)   ;(000000000000000111) (7) (7) (07)   ;(000000000000000001) (1) (1) (01)   ;(111111111111111011) (777773) (262139) (3FFFB)   ;(111111111111110110) (777766) (262134) (3FFF6)   ;(111111111111110010) (777762) (262130) (3FFF2)   ;
;896;(111111111111101111) (777757) (262127) (3FFEF)    ;(111111111111101110) (777756) (262126) (3FFEE)   ;(111111111111101110) (777756) (262126) (3FFEE)   ;(111111111111110000) (777760) (262128) (3FFF0)   ;(111111111111110011) (777763) (262131) (3FFF3)   ;(111111111111110111) (777767) (262135) (3FFF7)   ;(111111111111111100) (777774) (262140) (3FFFC)   ;(000000000000000010) (2) (2) (02)   ;
;904;(000000000000000111) (7) (7) (07)    ;(000000000000001011) (13) (11) (0B)   ;(000000000000001111) (17) (15) (0F)   ;(000000000000010001) (21) (17) (11)   ;(000000000000010010) (22) (18) (12)   ;(000000000000010001) (21) (17) (11)   ;(000000000000001110) (16) (14) (0E)   ;(000000000000001011) (13) (11) (0B)   ;
;912;(000000000000000110) (6) (6) (06)    ;(000000000000000001) (1) (1) (01)   ;(111111111111111100) (777774) (262140) (3FFFC)   ;(111111111111110111) (777767) (262135) (3FFF7)   ;(111111111111110011) (777763) (262131) (3FFF3)   ;(111111111111110001) (777761) (262129) (3FFF1)   ;(111111111111101111) (777757) (262127) (3FFEF)   ;(111111111111101111) (777757) (262127) (3FFEF)   ;
;920;(111111111111110001) (777761) (262129) (3FFF1)    ;(111111111111110100) (777764) (262132) (3FFF4)   ;(111111111111111000) (777770) (262136) (3FFF8)   ;(111111111111111100) (777774) (262140) (3FFFC)   ;(000000000000000001) (1) (1) (01)   ;(000000000000000110) (6) (6) (06)   ;(000000000000001010) (12) (10) (0A)   ;(000000000000001101) (15) (13) (0D)   ;
;928;(000000000000001111) (17) (15) (0F)    ;(000000000000010000) (20) (16) (10)   ;(000000000000001111) (17) (15) (0F)   ;(000000000000001101) (15) (13) (0D)   ;(000000000000001010) (12) (10) (0A)   ;(000000000000000110) (6) (6) (06)   ;(000000000000000001) (1) (1) (01)   ;(111111111111111101) (777775) (262141) (3FFFD)   ;
;936;(111111111111111000) (777770) (262136) (3FFF8)    ;(111111111111110101) (777765) (262133) (3FFF5)   ;(111111111111110010) (777762) (262130) (3FFF2)   ;(111111111111110001) (777761) (262129) (3FFF1)   ;(111111111111110001) (777761) (262129) (3FFF1)   ;(111111111111110010) (777762) (262130) (3FFF2)   ;(111111111111110101) (777765) (262133) (3FFF5)   ;(111111111111111000) (777770) (262136) (3FFF8)   ;
;944;(111111111111111101) (777775) (262141) (3FFFD)    ;(000000000000000001) (1) (1) (01)   ;(000000000000000101) (5) (5) (05)   ;(000000000000001001) (11) (9) (09)   ;(000000000000001100) (14) (12) (0C)   ;(000000000000001110) (16) (14) (0E)   ;(000000000000001111) (17) (15) (0F)   ;(000000000000001110) (16) (14) (0E)   ;
;952;(000000000000001100) (14) (12) (0C)    ;(000000000000001001) (11) (9) (09)   ;(000000000000000101) (5) (5) (05)   ;(000000000000000001) (1) (1) (01)   ;(111111111111111101) (777775) (262141) (3FFFD)   ;(111111111111111001) (777771) (262137) (3FFF9)   ;(111111111111110101) (777765) (262133) (3FFF5)   ;(111111111111110011) (777763) (262131) (3FFF3)   ;
;960;(111111111111110010) (777762) (262130) (3FFF2)    ;(111111111111110010) (777762) (262130) (3FFF2)   ;(111111111111110011) (777763) (262131) (3FFF3)   ;(111111111111110101) (777765) (262133) (3FFF5)   ;(111111111111111001) (777771) (262137) (3FFF9)   ;(111111111111111101) (777775) (262141) (3FFFD)   ;(000000000000000001) (1) (1) (01)   ;(000000000000000101) (5) (5) (05)   ;
;968;(000000000000001001) (11) (9) (09)    ;(000000000000001100) (14) (12) (0C)   ;(000000000000001101) (15) (13) (0D)   ;(000000000000001110) (16) (14) (0E)   ;(000000000000001101) (15) (13) (0D)   ;(000000000000001100) (14) (12) (0C)   ;(000000000000001001) (11) (9) (09)   ;(000000000000000101) (5) (5) (05)   ;
;976;(000000000000000001) (1) (1) (01)    ;(111111111111111101) (777775) (262141) (3FFFD)   ;(111111111111111001) (777771) (262137) (3FFF9)   ;(111111111111110110) (777766) (262134) (3FFF6)   ;(111111111111110100) (777764) (262132) (3FFF4)   ;(111111111111110010) (777762) (262130) (3FFF2)   ;(111111111111110010) (777762) (262130) (3FFF2)   ;(111111111111110100) (777764) (262132) (3FFF4)   ;
;984;(111111111111110110) (777766) (262134) (3FFF6)    ;(111111111111111001) (777771) (262137) (3FFF9)   ;(111111111111111101) (777775) (262141) (3FFFD)   ;(000000000000000001) (1) (1) (01)   ;(000000000000000101) (5) (5) (05)   ;(000000000000001000) (10) (8) (08)   ;(000000000000001011) (13) (11) (0B)   ;(000000000000001101) (15) (13) (0D)   ;
;992;(000000000000001110) (16) (14) (0E)    ;(000000000000001101) (15) (13) (0D)   ;(000000000000001011) (13) (11) (0B)   ;(000000000000001000) (10) (8) (08)   ;(000000000000000101) (5) (5) (05)   ;(000000000000000001) (1) (1) (01)   ;(111111111111111101) (777775) (262141) (3FFFD)   ;(111111111111111001) (777771) (262137) (3FFF9)   ;
;1000;(111111111111110110) (777766) (262134) (3FFF6)    ;(111111111111110100) (777764) (262132) (3FFF4)   ;(111111111111110011) (777763) (262131) (3FFF3)   ;(111111111111110011) (777763) (262131) (3FFF3)   ;(111111111111110100) (777764) (262132) (3FFF4)   ;(111111111111110110) (777766) (262134) (3FFF6)   ;(111111111111111001) (777771) (262137) (3FFF9)   ;(111111111111111101) (777775) (262141) (3FFFD)   ;
;1008;(000000000000000001) (1) (1) (01)    ;(000000000000000101) (5) (5) (05)   ;(000000000000001000) (10) (8) (08)   ;(000000000000001011) (13) (11) (0B)   ;(000000000000001101) (15) (13) (0D)   ;(000000000000001101) (15) (13) (0D)   ;(000000000000001101) (15) (13) (0D)   ;(000000000000001011) (13) (11) (0B)   ;
;1016;(000000000000001000) (10) (8) (08)    ;(000000000000000101) (5) (5) (05)   ;(000000000000000001) (1) (1) (01)   ;(111111111111111101) (777775) (262141) (3FFFD)   ;(111111111111111001) (777771) (262137) (3FFF9)   ;(111111111111110110) (777766) (262134) (3FFF6)   ;(111111111111110100) (777764) (262132) (3FFF4)   ;(111111111111110011) (777763) (262131) (3FFF3)   ;


+-----------------------------------------------------------------------------------------------+
; Fitter DSP Block Usage Summary                                                                ;
+---------------------------------------+-------------+---------------------+-------------------+
; Statistic                             ; Number Used ; Available per Block ; Maximum Available ;
+---------------------------------------+-------------+---------------------+-------------------+
; Simple Multipliers (9-bit)            ; 0           ; 2                   ; 252               ;
; Simple Multipliers (18-bit)           ; 126         ; 1                   ; 126               ;
; Embedded Multiplier Blocks            ; 126         ; --                  ; 126               ;
; Embedded Multiplier 9-bit elements    ; 252         ; 2                   ; 252               ;
; Signed Embedded Multipliers           ; 82          ; --                  ; --                ;
; Unsigned Embedded Multipliers         ; 28          ; --                  ; --                ;
; Mixed Sign Embedded Multipliers       ; 16          ; --                  ; --                ;
; Variable Sign Embedded Multipliers    ; 0           ; --                  ; --                ;
; Dedicated Input Shift Register Chains ; 0           ; --                  ; --                ;
+---------------------------------------+-------------+---------------------+-------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DSP Block Details                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; Name                                                                                                ; Mode                       ; Location           ; Sign Representation ; Has Input Shift Register Chain ; Data A Input Register ; Data B Input Register ; Pipeline Register ; Output Register ;
+-----------------------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; lpm_mult:Mult0|mult_ift:auto_generated|w455w[0]                                                     ; Simple Multiplier (18-bit) ; DSPOUT_X47_Y13_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    lpm_mult:Mult0|mult_ift:auto_generated|mac_mult1                                                 ;                            ; DSPMULT_X47_Y13_N0 ; Unsigned            ;                                ; yes                   ; no                    ; no                ;                 ;
; lpm_mult:Mult0|mult_ift:auto_generated|mac_out4                                                     ; Simple Multiplier (18-bit) ; DSPOUT_X47_Y10_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    lpm_mult:Mult0|mult_ift:auto_generated|mac_mult3                                                 ;                            ; DSPMULT_X47_Y10_N0 ; Unsigned            ;                                ; yes                   ; no                    ; no                ;                 ;
; lpm_mult:Mult0|mult_ift:auto_generated|mac_out6                                                     ; Simple Multiplier (18-bit) ; DSPOUT_X47_Y12_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    lpm_mult:Mult0|mult_ift:auto_generated|mac_mult5                                                 ;                            ; DSPMULT_X47_Y12_N0 ; Unsigned            ;                                ; yes                   ; no                    ; no                ;                 ;
; lpm_mult:Mult0|mult_ift:auto_generated|mac_out8                                                     ; Simple Multiplier (18-bit) ; DSPOUT_X47_Y11_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    lpm_mult:Mult0|mult_ift:auto_generated|mac_mult7                                                 ;                            ; DSPMULT_X47_Y11_N0 ; Unsigned            ;                                ; yes                   ; no                    ; no                ;                 ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|lpm_mult:Mult0|mult_s4t:auto_generated|mac_out4     ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y20_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|lpm_mult:Mult0|mult_s4t:auto_generated|mac_mult3 ;                            ; DSPMULT_X13_Y20_N0 ; Signed              ;                                ; no                    ; no                    ; no                ;                 ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|lpm_mult:Mult0|mult_s4t:auto_generated|w242w[0]     ; Simple Multiplier (18-bit) ; DSPOUT_X31_Y18_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|lpm_mult:Mult0|mult_s4t:auto_generated|mac_mult1 ;                            ; DSPMULT_X31_Y18_N0 ; Mixed               ;                                ; no                    ; no                    ; no                ;                 ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|lpm_mult:Mult0|mult_s4t:auto_generated|mac_out4     ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y23_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|lpm_mult:Mult0|mult_s4t:auto_generated|mac_mult3 ;                            ; DSPMULT_X13_Y23_N0 ; Signed              ;                                ; no                    ; no                    ; no                ;                 ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|lpm_mult:Mult0|mult_s4t:auto_generated|w242w[0]     ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y22_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|lpm_mult:Mult0|mult_s4t:auto_generated|mac_mult1 ;                            ; DSPMULT_X13_Y22_N0 ; Mixed               ;                                ; no                    ; no                    ; no                ;                 ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_s4t:auto_generated|mac_out4     ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y34_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_s4t:auto_generated|mac_mult3 ;                            ; DSPMULT_X13_Y34_N0 ; Signed              ;                                ; no                    ; no                    ; no                ;                 ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_s4t:auto_generated|w242w[0]     ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y31_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_s4t:auto_generated|mac_mult1 ;                            ; DSPMULT_X13_Y31_N0 ; Mixed               ;                                ; no                    ; no                    ; no                ;                 ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|lpm_mult:Mult0|mult_s4t:auto_generated|mac_out4     ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y28_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|lpm_mult:Mult0|mult_s4t:auto_generated|mac_mult3 ;                            ; DSPMULT_X13_Y28_N0 ; Signed              ;                                ; no                    ; no                    ; no                ;                 ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|lpm_mult:Mult0|mult_s4t:auto_generated|w242w[0]     ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y26_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|lpm_mult:Mult0|mult_s4t:auto_generated|mac_mult1 ;                            ; DSPMULT_X13_Y26_N0 ; Mixed               ;                                ; no                    ; no                    ; no                ;                 ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|lpm_mult:Mult1|mult_s4t:auto_generated|mac_out4     ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y24_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|lpm_mult:Mult1|mult_s4t:auto_generated|mac_mult3 ;                            ; DSPMULT_X13_Y24_N0 ; Signed              ;                                ; no                    ; no                    ; no                ;                 ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|lpm_mult:Mult1|mult_s4t:auto_generated|w242w[0]     ; Simple Multiplier (18-bit) ; DSPOUT_X31_Y22_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|lpm_mult:Mult1|mult_s4t:auto_generated|mac_mult1 ;                            ; DSPMULT_X31_Y22_N0 ; Mixed               ;                                ; no                    ; no                    ; no                ;                 ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|lpm_mult:Mult1|mult_s4t:auto_generated|mac_out4     ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y17_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|lpm_mult:Mult1|mult_s4t:auto_generated|mac_mult3 ;                            ; DSPMULT_X13_Y17_N0 ; Signed              ;                                ; no                    ; no                    ; no                ;                 ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|lpm_mult:Mult1|mult_s4t:auto_generated|w242w[0]     ; Simple Multiplier (18-bit) ; DSPOUT_X31_Y16_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|lpm_mult:Mult1|mult_s4t:auto_generated|mac_mult1 ;                            ; DSPMULT_X31_Y16_N0 ; Mixed               ;                                ; no                    ; no                    ; no                ;                 ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_s4t:auto_generated|mac_out4     ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y36_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_s4t:auto_generated|mac_mult3 ;                            ; DSPMULT_X13_Y36_N0 ; Signed              ;                                ; no                    ; no                    ; no                ;                 ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_s4t:auto_generated|w242w[0]     ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y35_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_s4t:auto_generated|mac_mult1 ;                            ; DSPMULT_X13_Y35_N0 ; Mixed               ;                                ; no                    ; no                    ; no                ;                 ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|lpm_mult:Mult1|mult_s4t:auto_generated|mac_out4     ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y30_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|lpm_mult:Mult1|mult_s4t:auto_generated|mac_mult3 ;                            ; DSPMULT_X13_Y30_N0 ; Signed              ;                                ; no                    ; no                    ; no                ;                 ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|lpm_mult:Mult1|mult_s4t:auto_generated|w242w[0]     ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y29_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|lpm_mult:Mult1|mult_s4t:auto_generated|mac_mult1 ;                            ; DSPMULT_X13_Y29_N0 ; Mixed               ;                                ; no                    ; no                    ; no                ;                 ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2       ; Simple Multiplier (18-bit) ; DSPOUT_X47_Y18_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver:receiver_inst1|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ;                            ; DSPMULT_X47_Y18_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2       ; Simple Multiplier (18-bit) ; DSPOUT_X47_Y30_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver:receiver_inst1|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ;                            ; DSPMULT_X47_Y30_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2       ; Simple Multiplier (18-bit) ; DSPOUT_X47_Y40_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver:receiver_inst1|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ;                            ; DSPMULT_X47_Y40_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2       ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y42_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver:receiver_inst1|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ;                            ; DSPMULT_X13_Y42_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2       ; Simple Multiplier (18-bit) ; DSPOUT_X31_Y42_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver:receiver_inst1|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ;                            ; DSPMULT_X31_Y42_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2       ; Simple Multiplier (18-bit) ; DSPOUT_X31_Y33_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver:receiver_inst1|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ;                            ; DSPMULT_X31_Y33_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2       ; Simple Multiplier (18-bit) ; DSPOUT_X31_Y31_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver:receiver_inst1|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ;                            ; DSPMULT_X31_Y31_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2       ; Simple Multiplier (18-bit) ; DSPOUT_X47_Y22_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver:receiver_inst1|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ;                            ; DSPMULT_X47_Y22_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2       ; Simple Multiplier (18-bit) ; DSPOUT_X47_Y16_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver:receiver_inst2|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ;                            ; DSPMULT_X47_Y16_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2       ; Simple Multiplier (18-bit) ; DSPOUT_X47_Y29_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver:receiver_inst2|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ;                            ; DSPMULT_X47_Y29_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2       ; Simple Multiplier (18-bit) ; DSPOUT_X47_Y41_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver:receiver_inst2|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ;                            ; DSPMULT_X47_Y41_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2       ; Simple Multiplier (18-bit) ; DSPOUT_X31_Y40_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver:receiver_inst2|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ;                            ; DSPMULT_X31_Y40_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2       ; Simple Multiplier (18-bit) ; DSPOUT_X47_Y39_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver:receiver_inst2|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ;                            ; DSPMULT_X47_Y39_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2       ; Simple Multiplier (18-bit) ; DSPOUT_X31_Y36_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver:receiver_inst2|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ;                            ; DSPMULT_X31_Y36_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2       ; Simple Multiplier (18-bit) ; DSPOUT_X31_Y30_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver:receiver_inst2|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ;                            ; DSPMULT_X31_Y30_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2       ; Simple Multiplier (18-bit) ; DSPOUT_X47_Y23_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver:receiver_inst2|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ;                            ; DSPMULT_X47_Y23_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2       ; Simple Multiplier (18-bit) ; DSPOUT_X47_Y20_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver:receiver_inst0|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ;                            ; DSPMULT_X47_Y20_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2       ; Simple Multiplier (18-bit) ; DSPOUT_X47_Y31_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver:receiver_inst0|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ;                            ; DSPMULT_X47_Y31_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2       ; Simple Multiplier (18-bit) ; DSPOUT_X47_Y37_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver:receiver_inst0|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ;                            ; DSPMULT_X47_Y37_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2       ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y41_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver:receiver_inst0|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ;                            ; DSPMULT_X13_Y41_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2       ; Simple Multiplier (18-bit) ; DSPOUT_X47_Y42_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver:receiver_inst0|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ;                            ; DSPMULT_X47_Y42_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2       ; Simple Multiplier (18-bit) ; DSPOUT_X31_Y37_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver:receiver_inst0|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ;                            ; DSPMULT_X31_Y37_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2       ; Simple Multiplier (18-bit) ; DSPOUT_X31_Y29_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver:receiver_inst0|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ;                            ; DSPMULT_X31_Y29_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2       ; Simple Multiplier (18-bit) ; DSPOUT_X47_Y24_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver:receiver_inst0|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1   ;                            ; DSPMULT_X47_Y24_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|lpm_mult:Mult0|mult_s4t:auto_generated|mac_out4     ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y19_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|lpm_mult:Mult0|mult_s4t:auto_generated|mac_mult3 ;                            ; DSPMULT_X13_Y19_N0 ; Signed              ;                                ; no                    ; no                    ; no                ;                 ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|lpm_mult:Mult0|mult_s4t:auto_generated|w242w[0]     ; Simple Multiplier (18-bit) ; DSPOUT_X31_Y17_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|lpm_mult:Mult0|mult_s4t:auto_generated|mac_mult1 ;                            ; DSPMULT_X31_Y17_N0 ; Mixed               ;                                ; no                    ; no                    ; no                ;                 ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|lpm_mult:Mult0|mult_s4t:auto_generated|mac_out4     ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y21_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|lpm_mult:Mult0|mult_s4t:auto_generated|mac_mult3 ;                            ; DSPMULT_X13_Y21_N0 ; Signed              ;                                ; no                    ; no                    ; no                ;                 ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|lpm_mult:Mult0|mult_s4t:auto_generated|w242w[0]     ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y18_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|lpm_mult:Mult0|mult_s4t:auto_generated|mac_mult1 ;                            ; DSPMULT_X13_Y18_N0 ; Mixed               ;                                ; no                    ; no                    ; no                ;                 ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_s4t:auto_generated|mac_out4     ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y33_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_s4t:auto_generated|mac_mult3 ;                            ; DSPMULT_X13_Y33_N0 ; Signed              ;                                ; no                    ; no                    ; no                ;                 ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_s4t:auto_generated|w242w[0]     ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y32_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_s4t:auto_generated|mac_mult1 ;                            ; DSPMULT_X13_Y32_N0 ; Mixed               ;                                ; no                    ; no                    ; no                ;                 ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|lpm_mult:Mult0|mult_s4t:auto_generated|mac_out4     ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y25_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|lpm_mult:Mult0|mult_s4t:auto_generated|mac_mult3 ;                            ; DSPMULT_X13_Y25_N0 ; Signed              ;                                ; no                    ; no                    ; no                ;                 ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|lpm_mult:Mult0|mult_s4t:auto_generated|w242w[0]     ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y27_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|lpm_mult:Mult0|mult_s4t:auto_generated|mac_mult1 ;                            ; DSPMULT_X13_Y27_N0 ; Mixed               ;                                ; no                    ; no                    ; no                ;                 ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_out2       ; Simple Multiplier (18-bit) ; DSPOUT_X47_Y15_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver:receiver_inst1|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ;                            ; DSPMULT_X47_Y15_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_35t:auto_generated|mac_out2       ; Simple Multiplier (18-bit) ; DSPOUT_X47_Y28_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver:receiver_inst1|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ;                            ; DSPMULT_X47_Y28_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_35t:auto_generated|mac_out2       ; Simple Multiplier (18-bit) ; DSPOUT_X47_Y33_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver:receiver_inst1|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ;                            ; DSPMULT_X47_Y33_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_35t:auto_generated|mac_out2       ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y40_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver:receiver_inst1|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ;                            ; DSPMULT_X13_Y40_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_35t:auto_generated|mac_out2       ; Simple Multiplier (18-bit) ; DSPOUT_X31_Y39_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver:receiver_inst1|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ;                            ; DSPMULT_X31_Y39_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_out2       ; Simple Multiplier (18-bit) ; DSPOUT_X31_Y34_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver:receiver_inst1|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ;                            ; DSPMULT_X31_Y34_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_out2       ; Simple Multiplier (18-bit) ; DSPOUT_X31_Y28_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver:receiver_inst1|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ;                            ; DSPMULT_X31_Y28_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_out2       ; Simple Multiplier (18-bit) ; DSPOUT_X47_Y25_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver:receiver_inst1|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ;                            ; DSPMULT_X47_Y25_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_out2       ; Simple Multiplier (18-bit) ; DSPOUT_X47_Y14_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver:receiver_inst2|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ;                            ; DSPMULT_X47_Y14_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_35t:auto_generated|mac_out2       ; Simple Multiplier (18-bit) ; DSPOUT_X47_Y34_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver:receiver_inst2|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ;                            ; DSPMULT_X47_Y34_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_35t:auto_generated|mac_out2       ; Simple Multiplier (18-bit) ; DSPOUT_X47_Y35_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver:receiver_inst2|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ;                            ; DSPMULT_X47_Y35_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_35t:auto_generated|mac_out2       ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y38_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver:receiver_inst2|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ;                            ; DSPMULT_X13_Y38_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_35t:auto_generated|mac_out2       ; Simple Multiplier (18-bit) ; DSPOUT_X47_Y38_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver:receiver_inst2|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ;                            ; DSPMULT_X47_Y38_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_out2       ; Simple Multiplier (18-bit) ; DSPOUT_X31_Y32_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver:receiver_inst2|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ;                            ; DSPMULT_X31_Y32_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_out2       ; Simple Multiplier (18-bit) ; DSPOUT_X31_Y26_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver:receiver_inst2|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ;                            ; DSPMULT_X31_Y26_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_out2       ; Simple Multiplier (18-bit) ; DSPOUT_X47_Y27_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver:receiver_inst2|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ;                            ; DSPMULT_X47_Y27_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_out2       ; Simple Multiplier (18-bit) ; DSPOUT_X47_Y17_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver:receiver_inst0|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ;                            ; DSPMULT_X47_Y17_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_35t:auto_generated|mac_out2       ; Simple Multiplier (18-bit) ; DSPOUT_X47_Y32_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver:receiver_inst0|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ;                            ; DSPMULT_X47_Y32_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_35t:auto_generated|mac_out2       ; Simple Multiplier (18-bit) ; DSPOUT_X47_Y36_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver:receiver_inst0|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ;                            ; DSPMULT_X47_Y36_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_35t:auto_generated|mac_out2       ; Simple Multiplier (18-bit) ; DSPOUT_X31_Y38_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver:receiver_inst0|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ;                            ; DSPMULT_X31_Y38_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_35t:auto_generated|mac_out2       ; Simple Multiplier (18-bit) ; DSPOUT_X31_Y41_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver:receiver_inst0|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ;                            ; DSPMULT_X31_Y41_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_out2       ; Simple Multiplier (18-bit) ; DSPOUT_X31_Y35_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver:receiver_inst0|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ;                            ; DSPMULT_X31_Y35_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_out2       ; Simple Multiplier (18-bit) ; DSPOUT_X31_Y27_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver:receiver_inst0|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ;                            ; DSPMULT_X31_Y27_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_out2       ; Simple Multiplier (18-bit) ; DSPOUT_X47_Y26_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver:receiver_inst0|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1   ;                            ; DSPMULT_X47_Y26_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|lpm_mult:Mult1|mult_s4t:auto_generated|mac_out4     ; Simple Multiplier (18-bit) ; DSPOUT_X31_Y21_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|lpm_mult:Mult1|mult_s4t:auto_generated|mac_mult3 ;                            ; DSPMULT_X31_Y21_N0 ; Signed              ;                                ; no                    ; no                    ; no                ;                 ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|lpm_mult:Mult1|mult_s4t:auto_generated|w242w[0]     ; Simple Multiplier (18-bit) ; DSPOUT_X31_Y19_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|lpm_mult:Mult1|mult_s4t:auto_generated|mac_mult1 ;                            ; DSPMULT_X31_Y19_N0 ; Mixed               ;                                ; no                    ; no                    ; no                ;                 ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|lpm_mult:Mult1|mult_s4t:auto_generated|mac_out4     ; Simple Multiplier (18-bit) ; DSPOUT_X31_Y23_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|lpm_mult:Mult1|mult_s4t:auto_generated|mac_mult3 ;                            ; DSPMULT_X31_Y23_N0 ; Signed              ;                                ; no                    ; no                    ; no                ;                 ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|lpm_mult:Mult1|mult_s4t:auto_generated|w242w[0]     ; Simple Multiplier (18-bit) ; DSPOUT_X31_Y20_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|lpm_mult:Mult1|mult_s4t:auto_generated|mac_mult1 ;                            ; DSPMULT_X31_Y20_N0 ; Mixed               ;                                ; no                    ; no                    ; no                ;                 ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_s4t:auto_generated|mac_out4     ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y37_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_s4t:auto_generated|mac_mult3 ;                            ; DSPMULT_X13_Y37_N0 ; Signed              ;                                ; no                    ; no                    ; no                ;                 ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_s4t:auto_generated|w242w[0]     ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y39_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_s4t:auto_generated|mac_mult1 ;                            ; DSPMULT_X13_Y39_N0 ; Mixed               ;                                ; no                    ; no                    ; no                ;                 ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|lpm_mult:Mult1|mult_s4t:auto_generated|mac_out4     ; Simple Multiplier (18-bit) ; DSPOUT_X31_Y25_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|lpm_mult:Mult1|mult_s4t:auto_generated|mac_mult3 ;                            ; DSPMULT_X31_Y25_N0 ; Signed              ;                                ; no                    ; no                    ; no                ;                 ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|lpm_mult:Mult1|mult_s4t:auto_generated|w242w[0]     ; Simple Multiplier (18-bit) ; DSPOUT_X31_Y24_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|lpm_mult:Mult1|mult_s4t:auto_generated|mac_mult1 ;                            ; DSPMULT_X31_Y24_N0 ; Mixed               ;                                ; no                    ; no                    ; no                ;                 ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2     ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y16_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver2:receiver_inst4|firX4R4:fir2|fir256a:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ;                            ; DSPMULT_X13_Y16_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2     ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y10_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver2:receiver_inst4|firX4R4:fir2|fir256a:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ;                            ; DSPMULT_X13_Y10_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2     ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y8_N2   ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver2:receiver_inst4|firX4R4:fir2|fir256a:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ;                            ; DSPMULT_X13_Y8_N0  ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2     ; Simple Multiplier (18-bit) ; DSPOUT_X31_Y15_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver2:receiver_inst4|firX4R4:fir2|fir256a:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ;                            ; DSPMULT_X31_Y15_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_out2     ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y15_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver2:receiver_inst4|firX4R4:fir2|fir256a:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ;                            ; DSPMULT_X13_Y15_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_out2     ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y14_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver2:receiver_inst4|firX4R4:fir2|fir256a:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ;                            ; DSPMULT_X13_Y14_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_out2     ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y7_N2   ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver2:receiver_inst4|firX4R4:fir2|fir256a:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ;                            ; DSPMULT_X13_Y7_N0  ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_out2     ; Simple Multiplier (18-bit) ; DSPOUT_X31_Y14_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver2:receiver_inst4|firX4R4:fir2|fir256a:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ;                            ; DSPMULT_X31_Y14_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2     ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y12_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ;                            ; DSPMULT_X13_Y12_N0 ; Signed              ;                                ; no                    ; no                    ; no                ;                 ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2     ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y9_N2   ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ;                            ; DSPMULT_X13_Y9_N0  ; Signed              ;                                ; no                    ; no                    ; no                ;                 ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2     ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y6_N2   ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ;                            ; DSPMULT_X13_Y6_N0  ; Signed              ;                                ; no                    ; no                    ; no                ;                 ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2     ; Simple Multiplier (18-bit) ; DSPOUT_X31_Y10_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1 ;                            ; DSPMULT_X31_Y10_N0 ; Signed              ;                                ; no                    ; no                    ; no                ;                 ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_out2     ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y13_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ;                            ; DSPMULT_X13_Y13_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_out2     ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y11_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ;                            ; DSPMULT_X13_Y11_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_out2     ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y5_N2   ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ;                            ; DSPMULT_X13_Y5_N0  ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_out2     ; Simple Multiplier (18-bit) ; DSPOUT_X31_Y12_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1 ;                            ; DSPMULT_X31_Y12_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[18]~36_OTERM4401_OTERM5367                       ; Simple Multiplier (18-bit) ; DSPOUT_X31_Y4_N2   ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    lpm_mult:Mult1|mult_gft:auto_generated|mac_mult7                                                 ;                            ; DSPMULT_X31_Y4_N0  ; Unsigned            ;                                ; no                    ; no                    ; no                ;                 ;
; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[0]~0_OTERM4437_OTERM5431                         ; Simple Multiplier (18-bit) ; DSPOUT_X31_Y6_N2   ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    lpm_mult:Mult1|mult_gft:auto_generated|mac_mult5                                                 ;                            ; DSPMULT_X31_Y6_N0  ; Unsigned            ;                                ; no                    ; no                    ; no                ;                 ;
; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[0]~0_OTERM4437_OTERM5467                         ; Simple Multiplier (18-bit) ; DSPOUT_X31_Y5_N2   ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    lpm_mult:Mult1|mult_gft:auto_generated|mac_mult3                                                 ;                            ; DSPMULT_X31_Y5_N0  ; Unsigned            ;                                ; no                    ; no                    ; no                ;                 ;
; lpm_mult:Mult1|mult_gft:auto_generated|w507w[0]                                                     ; Simple Multiplier (18-bit) ; DSPOUT_X31_Y8_N2   ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    lpm_mult:Mult1|mult_gft:auto_generated|mac_mult1                                                 ;                            ; DSPMULT_X31_Y8_N0  ; Unsigned            ;                                ; no                    ; no                    ; no                ;                 ;
; lpm_mult:Mult6|mult_gft:auto_generated|add9_result[18]~36_OTERM4335_OTERM5493                       ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y1_N2   ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    lpm_mult:Mult6|mult_gft:auto_generated|mac_mult7                                                 ;                            ; DSPMULT_X13_Y1_N0  ; Unsigned            ;                                ; no                    ; no                    ; no                ;                 ;
; lpm_mult:Mult6|mult_gft:auto_generated|add9_result[0]~0_OTERM4371_OTERM5557                         ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y3_N2   ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    lpm_mult:Mult6|mult_gft:auto_generated|mac_mult5                                                 ;                            ; DSPMULT_X13_Y3_N0  ; Unsigned            ;                                ; no                    ; no                    ; no                ;                 ;
; lpm_mult:Mult6|mult_gft:auto_generated|add9_result[0]~0_OTERM4371_OTERM5593                         ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y2_N2   ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    lpm_mult:Mult6|mult_gft:auto_generated|mac_mult3                                                 ;                            ; DSPMULT_X13_Y2_N0  ; Unsigned            ;                                ; no                    ; no                    ; no                ;                 ;
; lpm_mult:Mult6|mult_gft:auto_generated|w507w[0]                                                     ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y4_N2   ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    lpm_mult:Mult6|mult_gft:auto_generated|mac_mult1                                                 ;                            ; DSPMULT_X13_Y4_N0  ; Unsigned            ;                                ; no                    ; no                    ; no                ;                 ;
; FirInterp8_1024:fi|lpm_mult:Mult1|mult_35t:auto_generated|mac_out2                                  ; Simple Multiplier (18-bit) ; DSPOUT_X47_Y19_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    FirInterp8_1024:fi|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1                              ;                            ; DSPMULT_X47_Y19_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; FirInterp8_1024:fi|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2                                  ; Simple Multiplier (18-bit) ; DSPOUT_X47_Y21_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    FirInterp8_1024:fi|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1                              ;                            ; DSPMULT_X47_Y21_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[18]~36_OTERM4599_OTERM4863                       ; Simple Multiplier (18-bit) ; DSPOUT_X47_Y7_N2   ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    lpm_mult:Mult2|mult_gft:auto_generated|mac_mult7                                                 ;                            ; DSPMULT_X47_Y7_N0  ; Unsigned            ;                                ; no                    ; no                    ; no                ;                 ;
; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[0]~0_OTERM4635_OTERM4927                         ; Simple Multiplier (18-bit) ; DSPOUT_X31_Y11_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    lpm_mult:Mult2|mult_gft:auto_generated|mac_mult5                                                 ;                            ; DSPMULT_X31_Y11_N0 ; Unsigned            ;                                ; no                    ; no                    ; no                ;                 ;
; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[0]~0_OTERM4635_OTERM4963                         ; Simple Multiplier (18-bit) ; DSPOUT_X31_Y9_N2   ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    lpm_mult:Mult2|mult_gft:auto_generated|mac_mult3                                                 ;                            ; DSPMULT_X31_Y9_N0  ; Unsigned            ;                                ; no                    ; no                    ; no                ;                 ;
; lpm_mult:Mult2|mult_gft:auto_generated|w507w[0]                                                     ; Simple Multiplier (18-bit) ; DSPOUT_X31_Y13_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    lpm_mult:Mult2|mult_gft:auto_generated|mac_mult1                                                 ;                            ; DSPMULT_X31_Y13_N0 ; Unsigned            ;                                ; no                    ; no                    ; no                ;                 ;
; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[18]~36_OTERM4533_OTERM4989                       ; Simple Multiplier (18-bit) ; DSPOUT_X47_Y4_N2   ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    lpm_mult:Mult4|mult_gft:auto_generated|mac_mult7                                                 ;                            ; DSPMULT_X47_Y4_N0  ; Unsigned            ;                                ; no                    ; no                    ; no                ;                 ;
; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[0]~0_OTERM4569_OTERM5053                         ; Simple Multiplier (18-bit) ; DSPOUT_X47_Y5_N2   ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    lpm_mult:Mult4|mult_gft:auto_generated|mac_mult5                                                 ;                            ; DSPMULT_X47_Y5_N0  ; Unsigned            ;                                ; no                    ; no                    ; no                ;                 ;
; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[0]~0_OTERM4569_OTERM5089                         ; Simple Multiplier (18-bit) ; DSPOUT_X47_Y8_N2   ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    lpm_mult:Mult4|mult_gft:auto_generated|mac_mult3                                                 ;                            ; DSPMULT_X47_Y8_N0  ; Unsigned            ;                                ; no                    ; no                    ; no                ;                 ;
; lpm_mult:Mult4|mult_gft:auto_generated|w507w[0]                                                     ; Simple Multiplier (18-bit) ; DSPOUT_X47_Y9_N2   ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    lpm_mult:Mult4|mult_gft:auto_generated|mac_mult1                                                 ;                            ; DSPMULT_X47_Y9_N0  ; Unsigned            ;                                ; no                    ; no                    ; no                ;                 ;
; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[18]~36_OTERM4665_OTERM5115                       ; Simple Multiplier (18-bit) ; DSPOUT_X47_Y1_N2   ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    lpm_mult:Mult3|mult_gft:auto_generated|mac_mult7                                                 ;                            ; DSPMULT_X47_Y1_N0  ; Unsigned            ;                                ; no                    ; no                    ; no                ;                 ;
; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[0]~0_OTERM4701_OTERM5179                         ; Simple Multiplier (18-bit) ; DSPOUT_X47_Y3_N2   ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    lpm_mult:Mult3|mult_gft:auto_generated|mac_mult5                                                 ;                            ; DSPMULT_X47_Y3_N0  ; Unsigned            ;                                ; no                    ; no                    ; no                ;                 ;
; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[0]~0_OTERM4701_OTERM5215                         ; Simple Multiplier (18-bit) ; DSPOUT_X47_Y2_N2   ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    lpm_mult:Mult3|mult_gft:auto_generated|mac_mult3                                                 ;                            ; DSPMULT_X47_Y2_N0  ; Unsigned            ;                                ; no                    ; no                    ; no                ;                 ;
; lpm_mult:Mult3|mult_gft:auto_generated|w507w[0]                                                     ; Simple Multiplier (18-bit) ; DSPOUT_X47_Y6_N2   ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    lpm_mult:Mult3|mult_gft:auto_generated|mac_mult1                                                 ;                            ; DSPMULT_X47_Y6_N0  ; Unsigned            ;                                ; no                    ; no                    ; no                ;                 ;
; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[18]~36_OTERM4467_OTERM5241                       ; Simple Multiplier (18-bit) ; DSPOUT_X31_Y1_N2   ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    lpm_mult:Mult5|mult_gft:auto_generated|mac_mult7                                                 ;                            ; DSPMULT_X31_Y1_N0  ; Unsigned            ;                                ; no                    ; no                    ; no                ;                 ;
; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[0]~0_OTERM4503_OTERM5305                         ; Simple Multiplier (18-bit) ; DSPOUT_X31_Y2_N2   ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    lpm_mult:Mult5|mult_gft:auto_generated|mac_mult5                                                 ;                            ; DSPMULT_X31_Y2_N0  ; Unsigned            ;                                ; no                    ; no                    ; no                ;                 ;
; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[0]~0_OTERM4503_OTERM5341                         ; Simple Multiplier (18-bit) ; DSPOUT_X31_Y3_N2   ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    lpm_mult:Mult5|mult_gft:auto_generated|mac_mult3                                                 ;                            ; DSPMULT_X31_Y3_N0  ; Unsigned            ;                                ; no                    ; no                    ; no                ;                 ;
; lpm_mult:Mult5|mult_gft:auto_generated|w507w[0]                                                     ; Simple Multiplier (18-bit) ; DSPOUT_X31_Y7_N2   ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    lpm_mult:Mult5|mult_gft:auto_generated|mac_mult1                                                 ;                            ; DSPMULT_X31_Y7_N0  ; Unsigned            ;                                ; no                    ; no                    ; no                ;                 ;
+-----------------------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+


+---------------------------------------------------------+
; Other Routing Usage Summary                             ;
+-----------------------------+---------------------------+
; Other Routing Resource Type ; Usage                     ;
+-----------------------------+---------------------------+
; Block interconnects         ; 69,554 / 116,715 ( 60 % ) ;
; C16 interconnects           ; 1,287 / 3,886 ( 33 % )    ;
; C4 interconnects            ; 42,339 / 73,752 ( 57 % )  ;
; Direct links                ; 9,869 / 116,715 ( 8 % )   ;
; Global clocks               ; 19 / 20 ( 95 % )          ;
; Local interconnects         ; 12,444 / 39,600 ( 31 % )  ;
; R24 interconnects           ; 1,617 / 3,777 ( 43 % )    ;
; R4 interconnects            ; 57,237 / 99,858 ( 57 % )  ;
+-----------------------------+---------------------------+


+------------------------------------------------------------------------------+
; LAB Logic Elements                                                           ;
+---------------------------------------------+--------------------------------+
; Number of Logic Elements  (Average = 15.15) ; Number of LABs  (Total = 2475) ;
+---------------------------------------------+--------------------------------+
; 1                                           ; 4                              ;
; 2                                           ; 4                              ;
; 3                                           ; 4                              ;
; 4                                           ; 4                              ;
; 5                                           ; 12                             ;
; 6                                           ; 9                              ;
; 7                                           ; 9                              ;
; 8                                           ; 18                             ;
; 9                                           ; 22                             ;
; 10                                          ; 29                             ;
; 11                                          ; 43                             ;
; 12                                          ; 51                             ;
; 13                                          ; 84                             ;
; 14                                          ; 108                            ;
; 15                                          ; 216                            ;
; 16                                          ; 1858                           ;
+---------------------------------------------+--------------------------------+


+---------------------------------------------------------------------+
; LAB-wide Signals                                                    ;
+------------------------------------+--------------------------------+
; LAB-wide Signals  (Average = 2.02) ; Number of LABs  (Total = 2475) ;
+------------------------------------+--------------------------------+
; 1 Async. clear                     ; 85                             ;
; 1 Clock                            ; 2074                           ;
; 1 Clock enable                     ; 1311                           ;
; 1 Sync. clear                      ; 402                            ;
; 1 Sync. load                       ; 202                            ;
; 2 Async. clears                    ; 1                              ;
; 2 Clock enables                    ; 590                            ;
; 2 Clocks                           ; 332                            ;
+------------------------------------+--------------------------------+


+-------------------------------------------------------------------------------+
; LAB Signals Sourced                                                           ;
+----------------------------------------------+--------------------------------+
; Number of Signals Sourced  (Average = 25.18) ; Number of LABs  (Total = 2475) ;
+----------------------------------------------+--------------------------------+
; 0                                            ; 0                              ;
; 1                                            ; 8                              ;
; 2                                            ; 5                              ;
; 3                                            ; 6                              ;
; 4                                            ; 5                              ;
; 5                                            ; 8                              ;
; 6                                            ; 15                             ;
; 7                                            ; 5                              ;
; 8                                            ; 9                              ;
; 9                                            ; 22                             ;
; 10                                           ; 13                             ;
; 11                                           ; 12                             ;
; 12                                           ; 22                             ;
; 13                                           ; 26                             ;
; 14                                           ; 29                             ;
; 15                                           ; 48                             ;
; 16                                           ; 85                             ;
; 17                                           ; 54                             ;
; 18                                           ; 68                             ;
; 19                                           ; 67                             ;
; 20                                           ; 95                             ;
; 21                                           ; 82                             ;
; 22                                           ; 72                             ;
; 23                                           ; 84                             ;
; 24                                           ; 82                             ;
; 25                                           ; 114                            ;
; 26                                           ; 127                            ;
; 27                                           ; 126                            ;
; 28                                           ; 168                            ;
; 29                                           ; 130                            ;
; 30                                           ; 131                            ;
; 31                                           ; 232                            ;
; 32                                           ; 525                            ;
+----------------------------------------------+--------------------------------+


+-----------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                           ;
+--------------------------------------------------+--------------------------------+
; Number of Signals Sourced Out  (Average = 13.92) ; Number of LABs  (Total = 2475) ;
+--------------------------------------------------+--------------------------------+
; 0                                                ; 2                              ;
; 1                                                ; 17                             ;
; 2                                                ; 11                             ;
; 3                                                ; 14                             ;
; 4                                                ; 45                             ;
; 5                                                ; 54                             ;
; 6                                                ; 48                             ;
; 7                                                ; 53                             ;
; 8                                                ; 65                             ;
; 9                                                ; 95                             ;
; 10                                               ; 98                             ;
; 11                                               ; 125                            ;
; 12                                               ; 172                            ;
; 13                                               ; 171                            ;
; 14                                               ; 199                            ;
; 15                                               ; 264                            ;
; 16                                               ; 561                            ;
; 17                                               ; 126                            ;
; 18                                               ; 86                             ;
; 19                                               ; 59                             ;
; 20                                               ; 59                             ;
; 21                                               ; 43                             ;
; 22                                               ; 25                             ;
; 23                                               ; 16                             ;
; 24                                               ; 20                             ;
; 25                                               ; 28                             ;
; 26                                               ; 4                              ;
; 27                                               ; 4                              ;
; 28                                               ; 5                              ;
; 29                                               ; 1                              ;
; 30                                               ; 1                              ;
; 31                                               ; 3                              ;
; 32                                               ; 1                              ;
+--------------------------------------------------+--------------------------------+


+-------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                           ;
+----------------------------------------------+--------------------------------+
; Number of Distinct Inputs  (Average = 24.49) ; Number of LABs  (Total = 2475) ;
+----------------------------------------------+--------------------------------+
; 0                                            ; 0                              ;
; 1                                            ; 1                              ;
; 2                                            ; 1                              ;
; 3                                            ; 9                              ;
; 4                                            ; 17                             ;
; 5                                            ; 14                             ;
; 6                                            ; 16                             ;
; 7                                            ; 19                             ;
; 8                                            ; 11                             ;
; 9                                            ; 30                             ;
; 10                                           ; 19                             ;
; 11                                           ; 18                             ;
; 12                                           ; 19                             ;
; 13                                           ; 17                             ;
; 14                                           ; 25                             ;
; 15                                           ; 31                             ;
; 16                                           ; 56                             ;
; 17                                           ; 80                             ;
; 18                                           ; 141                            ;
; 19                                           ; 162                            ;
; 20                                           ; 105                            ;
; 21                                           ; 119                            ;
; 22                                           ; 102                            ;
; 23                                           ; 90                             ;
; 24                                           ; 92                             ;
; 25                                           ; 109                            ;
; 26                                           ; 96                             ;
; 27                                           ; 118                            ;
; 28                                           ; 106                            ;
; 29                                           ; 95                             ;
; 30                                           ; 110                            ;
; 31                                           ; 100                            ;
; 32                                           ; 110                            ;
; 33                                           ; 105                            ;
; 34                                           ; 88                             ;
; 35                                           ; 137                            ;
; 36                                           ; 59                             ;
; 37                                           ; 37                             ;
; 38                                           ; 9                              ;
; 39                                           ; 2                              ;
+----------------------------------------------+--------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 11    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 19    ;
+----------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                 ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+-------------------------------------------------------+------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                           ; Area ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+-------------------------------------------------------+------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                   ; I/O  ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                    ; I/O  ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.               ; I/O  ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                   ; I/O  ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                ; I/O  ;                   ;
; Inapplicable ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; No Termination assignments found.                     ; I/O  ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.       ; I/O  ;                   ;
; Pass         ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                ; I/O  ;                   ;
; Inapplicable ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; No Termination assignments found.                     ; I/O  ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Pass         ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.       ; I/O  ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                      ; I/O  ;                   ;
; Inapplicable ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; No Termination assignments found.                     ; I/O  ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength or Termination assignments found. ; I/O  ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry assignments found.       ; I/O  ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                       ; I/O  ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                       ; I/O  ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                       ; I/O  ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.       ; I/O  ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.               ; I/O  ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+-------------------------------------------------------+------+-------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules                                                                                                                                     ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass                                                                                                                                    ; 114          ; 0            ; 114          ; 0            ; 0            ; 119       ; 114          ; 0            ; 119       ; 119       ; 0            ; 0            ; 0            ; 4            ; 44           ; 0            ; 0            ; 44           ; 4            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 119       ; 0            ; 0            ;
; Total Unchecked                                                                                                                               ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable                                                                                                                            ; 5            ; 119          ; 5            ; 119          ; 119          ; 0         ; 5            ; 119          ; 0         ; 0         ; 119          ; 119          ; 119          ; 115          ; 75           ; 119          ; 119          ; 75           ; 115          ; 119          ; 119          ; 119          ; 119          ; 119          ; 119          ; 119          ; 119          ; 0         ; 119          ; 119          ;
; Total Fail                                                                                                                                    ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; FPGA_PLL                                                                                                                                      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ATTN_DATA                                                                                                                                     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ATTN_CLK                                                                                                                                      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ATTN_LE                                                                                                                                       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RAND                                                                                                                                          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PGA                                                                                                                                           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DITH                                                                                                                                          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SHDN                                                                                                                                          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DAC_ALC                                                                                                                                       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DACD[0]                                                                                                                                       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DACD[1]                                                                                                                                       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DACD[2]                                                                                                                                       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DACD[3]                                                                                                                                       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DACD[4]                                                                                                                                       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DACD[5]                                                                                                                                       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DACD[6]                                                                                                                                       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DACD[7]                                                                                                                                       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DACD[8]                                                                                                                                       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DACD[9]                                                                                                                                       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DACD[10]                                                                                                                                      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DACD[11]                                                                                                                                      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DACD[12]                                                                                                                                      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DACD[13]                                                                                                                                      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CBCLK                                                                                                                                         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CLRCIN                                                                                                                                        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CLRCOUT                                                                                                                                       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CDIN                                                                                                                                          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CMCLK                                                                                                                                         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CMODE                                                                                                                                         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; nCS                                                                                                                                           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; MOSI                                                                                                                                          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SSCK                                                                                                                                          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PHY_TX[0]                                                                                                                                     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PHY_TX[1]                                                                                                                                     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PHY_TX[2]                                                                                                                                     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PHY_TX[3]                                                                                                                                     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PHY_TX_EN                                                                                                                                     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PHY_TX_CLOCK                                                                                                                                  ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PHY_INT_N                                                                                                                                     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PHY_RESET_N                                                                                                                                   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CLK_25MHZ                                                                                                                                     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PHY_MDC                                                                                                                                       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SCK                                                                                                                                           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SI                                                                                                                                            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CS                                                                                                                                            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; NCONFIG                                                                                                                                       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADCMOSI                                                                                                                                       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADCCLK                                                                                                                                        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; nADCCS                                                                                                                                        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SPI_SDO                                                                                                                                       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SPI_SDI                                                                                                                                       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SPI_SCK                                                                                                                                       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; J15_5                                                                                                                                         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; J15_6                                                                                                                                         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; FPGA_PTT                                                                                                                                      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; MODE2                                                                                                                                         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ANT_TUNE                                                                                                                                      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; IO1                                                                                                                                           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; IO2                                                                                                                                           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; USEROUT0                                                                                                                                      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; USEROUT1                                                                                                                                      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; USEROUT2                                                                                                                                      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; USEROUT3                                                                                                                                      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; USEROUT4                                                                                                                                      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; USEROUT5                                                                                                                                      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; USEROUT6                                                                                                                                      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Status_LED                                                                                                                                    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DEBUG_LED1                                                                                                                                    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DEBUG_LED2                                                                                                                                    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DEBUG_LED3                                                                                                                                    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DEBUG_LED4                                                                                                                                    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DEBUG_LED5                                                                                                                                    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DEBUG_LED6                                                                                                                                    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DEBUG_LED7                                                                                                                                    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DEBUG_LED8                                                                                                                                    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DEBUG_LED9                                                                                                                                    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DEBUG_LED10                                                                                                                                   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|cycloneii_asmiblock2~ALTERA_DCLK  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|cycloneii_asmiblock2~ALTERA_SCE   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|cycloneii_asmiblock2~ALTERA_SDO   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PHY_MDIO                                                                                                                                      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; OSC_10MHZ                                                                                                                                     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; _122MHz                                                                                                                                       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LTC2208_122MHz                                                                                                                                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PHY_CLK125                                                                                                                                    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RX_DV                                                                                                                                         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SO                                                                                                                                            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PHY_RX_CLOCK                                                                                                                                  ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|cycloneii_asmiblock2~ALTERA_DATA0 ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; IO8                                                                                                                                           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; OVERFLOW                                                                                                                                      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; IO4                                                                                                                                           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; IO5                                                                                                                                           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; IO6                                                                                                                                           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; INA[0]                                                                                                                                        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; INA[4]                                                                                                                                        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; INA[12]                                                                                                                                       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; INA[8]                                                                                                                                        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; INA[5]                                                                                                                                        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; INA[13]                                                                                                                                       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; INA[1]                                                                                                                                        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; INA[9]                                                                                                                                        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; INA[6]                                                                                                                                        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; INA[14]                                                                                                                                       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; INA[2]                                                                                                                                        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; INA[10]                                                                                                                                       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; INA[7]                                                                                                                                        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; INA[15]                                                                                                                                       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; INA[3]                                                                                                                                        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; INA[11]                                                                                                                                       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PHY_RX[0]                                                                                                                                     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PHY_RX[1]                                                                                                                                     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PHY_RX[2]                                                                                                                                     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PHY_RX[3]                                                                                                                                     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADCMISO                                                                                                                                       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PTT                                                                                                                                           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; KEY_DASH                                                                                                                                      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; KEY_DOT                                                                                                                                       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CDOUT                                                                                                                                         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+---------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                       ;
+------------------------------------------------------------------+--------------------------+
; Option                                                           ; Setting                  ;
+------------------------------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                      ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                      ;
; Enable device-wide output enable (DEV_OE)                        ; Off                      ;
; Enable INIT_DONE output                                          ; Off                      ;
; Configuration scheme                                             ; Active Serial            ;
; Error detection CRC                                              ; Off                      ;
; Enable open drain on CRC_ERROR pin                               ; Off                      ;
; Enable input tri-state on active configuration pins in user mode ; Off                      ;
; Configuration Voltage Level                                      ; Auto                     ;
; Force Configuration Voltage Level                                ; On                       ;
; nCEO                                                             ; Unreserved               ;
; Data[0]                                                          ; As input tri-stated      ;
; Data[1]/ASDO                                                     ; As input tri-stated      ;
; Data[7..2]                                                       ; Unreserved               ;
; FLASH_nCE/nCSO                                                   ; As input tri-stated      ;
; Other Active Parallel pins                                       ; Unreserved               ;
; DCLK                                                             ; As output driving ground ;
; Base pin-out file on sameframe device                            ; Off                      ;
+------------------------------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                                                                                                                                                        ;
+------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+-------------------+
; Source Clock(s)                                                                                                        ; Destination Clock(s)                                    ; Delay Added in ns ;
+------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+-------------------+
; LTC2208_122MHz,PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0]                                                 ; spc[2]                                                  ; 74.5              ;
; I/O                                                                                                                    ; _122MHz                                                 ; 69.6              ;
; spc[2]                                                                                                                 ; I/O                                                     ; 39.5              ;
; LTC2208_122MHz                                                                                                         ; spc[2]                                                  ; 30.2              ;
; LTC2208_122MHz,PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0],spc[2]                                          ; spc[2]                                                  ; 21.5              ;
; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0],spc[2]                                                         ; I/O                                                     ; 6.9               ;
; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0]                                                                ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.4               ;
; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0],PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2],spc[2] ; I/O                                                     ; 5.9               ;
; PHY_RX_CLOCK_2                                                                                                         ; PHY_RX_CLOCK_2                                          ; 4.8               ;
; I/O                                                                                                                    ; Hermes_clk_lrclk_gen:clrgen|BCLK                        ; 4.7               ;
; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0]                                                            ; I/O                                                     ; 3.3               ;
; LTC2208_122MHz                                                                                                         ; I/O                                                     ; 3.2               ;
; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2]                                                                ; I/O                                                     ; 2.9               ;
+------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using either the TimeQuest Timing Analyzer or the Classic Timing Analyzer.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                               ; Destination Register                                                                                                                                                                                                                                   ; Delay Added in ns ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; SPI:Alex_SPI_Tx|SPI_data                                                                                                                      ; SPI_SDO                                                                                                                                                                                                                                                ; 14.958            ;
; SPI:Alex_SPI_Tx|SPI_clock                                                                                                                     ; SPI_SCK                                                                                                                                                                                                                                                ; 14.230            ;
; SPI:Alex_SPI_Tx|Tx_load_strobe                                                                                                                ; J15_6                                                                                                                                                                                                                                                  ; 13.714            ;
; SPI:Alex_SPI_Tx|Rx_load_strobe                                                                                                                ; J15_5                                                                                                                                                                                                                                                  ; 9.310             ;
; IF_Apollo                                                                                                                                     ; J15_6                                                                                                                                                                                                                                                  ; 6.857             ;
; Alex_manual_HPF[1]                                                                                                                            ; SPI:Alex_SPI_Tx|previous_Alex_data[2]                                                                                                                                                                                                                  ; 6.306             ;
; HPF_select:Alex_HPF_select|HPF[1]                                                                                                             ; SPI:Alex_SPI_Tx|previous_Alex_data[2]                                                                                                                                                                                                                  ; 6.306             ;
; Alex_manual                                                                                                                                   ; SPI:Alex_SPI_Tx|previous_Alex_data[2]                                                                                                                                                                                                                  ; 6.306             ;
; LPF_select:Alex_LPF_select|LPF[2]                                                                                                             ; SPI:Alex_SPI_Tx|previous_Alex_data[22]                                                                                                                                                                                                                 ; 5.841             ;
; LPF_select:Alex_LPF_select|LPF[4]                                                                                                             ; SPI:Alex_SPI_Tx|previous_Alex_data[29]                                                                                                                                                                                                                 ; 5.752             ;
; LPF_select:Alex_LPF_select|LPF[5]                                                                                                             ; SPI:Alex_SPI_Tx|previous_Alex_data[30]                                                                                                                                                                                                                 ; 5.752             ;
; LPF_select:Alex_LPF_select|LPF[6]                                                                                                             ; SPI:Alex_SPI_Tx|previous_Alex_data[31]                                                                                                                                                                                                                 ; 5.749             ;
; HPF_select:Alex_HPF_select|HPF[2]                                                                                                             ; SPI:Alex_SPI_Tx|previous_Alex_data[4]                                                                                                                                                                                                                  ; 5.567             ;
; LPF_select:Alex_LPF_select|LPF[3]                                                                                                             ; SPI:Alex_SPI_Tx|previous_Alex_data[23]                                                                                                                                                                                                                 ; 5.442             ;
; LPF_select:Alex_LPF_select|LPF[1]                                                                                                             ; SPI:Alex_SPI_Tx|previous_Alex_data[21]                                                                                                                                                                                                                 ; 5.435             ;
; HPF_select:Alex_HPF_select|HPF[0]                                                                                                             ; SPI:Alex_SPI_Tx|previous_Alex_data[1]                                                                                                                                                                                                                  ; 5.283             ;
; HPF_select:Alex_HPF_select|HPF[4]                                                                                                             ; SPI:Alex_SPI_Tx|previous_Alex_data[6]                                                                                                                                                                                                                  ; 5.283             ;
; HPF_select:Alex_HPF_select|HPF[5]                                                                                                             ; SPI:Alex_SPI_Tx|previous_Alex_data[12]                                                                                                                                                                                                                 ; 5.155             ;
; LPF_select:Alex_LPF_select|LPF[0]                                                                                                             ; SPI:Alex_SPI_Tx|previous_Alex_data[20]                                                                                                                                                                                                                 ; 5.084             ;
; C122_freq_max[31]                                                                                                                             ; SPI:Alex_SPI_Tx|previous_Alex_data[3]                                                                                                                                                                                                                  ; 4.991             ;
; C122_freq_max[25]                                                                                                                             ; SPI:Alex_SPI_Tx|previous_Alex_data[3]                                                                                                                                                                                                                  ; 4.962             ;
; C122_freq_max[30]                                                                                                                             ; SPI:Alex_SPI_Tx|previous_Alex_data[3]                                                                                                                                                                                                                  ; 4.844             ;
; Apollo:Apollo_inst|SPI_SDO                                                                                                                    ; SPI_SDO                                                                                                                                                                                                                                                ; 4.741             ;
; ADCMISO                                                                                                                                       ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|altsyncram_nj31:fifo_ram|ram_block8a4~porta_datain_reg0                                                                                              ; 4.688             ;
; Alex_manual_LPF[4]                                                                                                                            ; SPI:Alex_SPI_Tx|previous_Alex_data[29]                                                                                                                                                                                                                 ; 4.432             ;
; C122_freq_max[26]                                                                                                                             ; SPI:Alex_SPI_Tx|previous_Alex_data[3]                                                                                                                                                                                                                  ; 4.404             ;
; C122_freq_max[18]                                                                                                                             ; SPI:Alex_SPI_Tx|previous_Alex_data[3]                                                                                                                                                                                                                  ; 4.392             ;
; C122_freq_max[29]                                                                                                                             ; SPI:Alex_SPI_Tx|previous_Alex_data[3]                                                                                                                                                                                                                  ; 4.392             ;
; C122_freq_max[28]                                                                                                                             ; SPI:Alex_SPI_Tx|previous_Alex_data[3]                                                                                                                                                                                                                  ; 4.383             ;
; Alex_manual_HPF[2]                                                                                                                            ; SPI:Alex_SPI_Tx|previous_Alex_data[4]                                                                                                                                                                                                                  ; 4.356             ;
; Alex_manual_LPF[2]                                                                                                                            ; SPI:Alex_SPI_Tx|previous_Alex_data[22]                                                                                                                                                                                                                 ; 4.346             ;
; Alex_manual_LPF[5]                                                                                                                            ; SPI:Alex_SPI_Tx|previous_Alex_data[30]                                                                                                                                                                                                                 ; 4.346             ;
; Alex_manual_LPF[6]                                                                                                                            ; SPI:Alex_SPI_Tx|previous_Alex_data[31]                                                                                                                                                                                                                 ; 4.318             ;
; HPF_select:Alex_HPF_select|HPF[3]                                                                                                             ; SPI:Alex_SPI_Tx|previous_Alex_data[5]                                                                                                                                                                                                                  ; 4.232             ;
; Alex_manual_LPF[1]                                                                                                                            ; SPI:Alex_SPI_Tx|previous_Alex_data[21]                                                                                                                                                                                                                 ; 4.177             ;
; Alex_manual_HPF[0]                                                                                                                            ; SPI:Alex_SPI_Tx|previous_Alex_data[1]                                                                                                                                                                                                                  ; 4.162             ;
; C122_freq_max[24]                                                                                                                             ; SPI:Alex_SPI_Tx|previous_Alex_data[3]                                                                                                                                                                                                                  ; 4.151             ;
; C122_freq_max[27]                                                                                                                             ; SPI:Alex_SPI_Tx|previous_Alex_data[3]                                                                                                                                                                                                                  ; 4.148             ;
; Alex_manual_LPF[3]                                                                                                                            ; SPI:Alex_SPI_Tx|previous_Alex_data[23]                                                                                                                                                                                                                 ; 4.146             ;
; C122_freq_max[16]                                                                                                                             ; SPI:Alex_SPI_Tx|previous_Alex_data[3]                                                                                                                                                                                                                  ; 4.129             ;
; Apollo:Apollo_inst|SPI_SCK                                                                                                                    ; SPI_SCK                                                                                                                                                                                                                                                ; 3.920             ;
; C122_freq_max[23]                                                                                                                             ; SPI:Alex_SPI_Tx|previous_Alex_data[3]                                                                                                                                                                                                                  ; 3.899             ;
; Alex_manual_LPF[0]                                                                                                                            ; SPI:Alex_SPI_Tx|previous_Alex_data[20]                                                                                                                                                                                                                 ; 3.890             ;
; C122_freq_max[22]                                                                                                                             ; SPI:Alex_SPI_Tx|previous_Alex_data[3]                                                                                                                                                                                                                  ; 3.831             ;
; C122_freq_max[20]                                                                                                                             ; SPI:Alex_SPI_Tx|previous_Alex_data[3]                                                                                                                                                                                                                  ; 3.828             ;
; C122_freq_max[19]                                                                                                                             ; SPI:Alex_SPI_Tx|previous_Alex_data[3]                                                                                                                                                                                                                  ; 3.826             ;
; Alex_manual_HPF[4]                                                                                                                            ; SPI:Alex_SPI_Tx|previous_Alex_data[6]                                                                                                                                                                                                                  ; 3.809             ;
; C122_freq_max[7]                                                                                                                              ; SPI:Alex_SPI_Tx|previous_Alex_data[3]                                                                                                                                                                                                                  ; 3.786             ;
; C122_freq_max[21]                                                                                                                             ; SPI:Alex_SPI_Tx|previous_Alex_data[3]                                                                                                                                                                                                                  ; 3.784             ;
; C122_freq_max[17]                                                                                                                             ; SPI:Alex_SPI_Tx|previous_Alex_data[3]                                                                                                                                                                                                                  ; 3.744             ;
; C122_freq_max[8]                                                                                                                              ; SPI:Alex_SPI_Tx|previous_Alex_data[3]                                                                                                                                                                                                                  ; 3.744             ;
; C122_freq_max[9]                                                                                                                              ; SPI:Alex_SPI_Tx|previous_Alex_data[3]                                                                                                                                                                                                                  ; 3.744             ;
; C122_freq_max[10]                                                                                                                             ; SPI:Alex_SPI_Tx|previous_Alex_data[3]                                                                                                                                                                                                                  ; 3.744             ;
; C122_freq_max[11]                                                                                                                             ; SPI:Alex_SPI_Tx|previous_Alex_data[3]                                                                                                                                                                                                                  ; 3.744             ;
; C122_freq_max[0]                                                                                                                              ; SPI:Alex_SPI_Tx|previous_Alex_data[3]                                                                                                                                                                                                                  ; 3.744             ;
; C122_freq_max[1]                                                                                                                              ; SPI:Alex_SPI_Tx|previous_Alex_data[3]                                                                                                                                                                                                                  ; 3.744             ;
; C122_freq_max[2]                                                                                                                              ; SPI:Alex_SPI_Tx|previous_Alex_data[3]                                                                                                                                                                                                                  ; 3.744             ;
; C122_freq_max[3]                                                                                                                              ; SPI:Alex_SPI_Tx|previous_Alex_data[3]                                                                                                                                                                                                                  ; 3.744             ;
; C122_freq_max[4]                                                                                                                              ; SPI:Alex_SPI_Tx|previous_Alex_data[3]                                                                                                                                                                                                                  ; 3.744             ;
; C122_freq_max[5]                                                                                                                              ; SPI:Alex_SPI_Tx|previous_Alex_data[3]                                                                                                                                                                                                                  ; 3.744             ;
; C122_freq_max[6]                                                                                                                              ; SPI:Alex_SPI_Tx|previous_Alex_data[3]                                                                                                                                                                                                                  ; 3.744             ;
; C122_freq_max[12]                                                                                                                             ; SPI:Alex_SPI_Tx|previous_Alex_data[3]                                                                                                                                                                                                                  ; 3.744             ;
; C122_freq_max[13]                                                                                                                             ; SPI:Alex_SPI_Tx|previous_Alex_data[3]                                                                                                                                                                                                                  ; 3.744             ;
; C122_freq_max[14]                                                                                                                             ; SPI:Alex_SPI_Tx|previous_Alex_data[3]                                                                                                                                                                                                                  ; 3.744             ;
; C122_freq_max[15]                                                                                                                             ; SPI:Alex_SPI_Tx|previous_Alex_data[3]                                                                                                                                                                                                                  ; 3.744             ;
; Alex_manual_HPF[3]                                                                                                                            ; SPI:Alex_SPI_Tx|previous_Alex_data[5]                                                                                                                                                                                                                  ; 3.568             ;
; SPI:Alex_SPI_Tx|previous_Alex_data[4]                                                                                                         ; SPI:Alex_SPI_Tx|data_count[2]                                                                                                                                                                                                                          ; 3.350             ;
; SPI:Alex_SPI_Tx|previous_Alex_data[2]                                                                                                         ; SPI:Alex_SPI_Tx|data_count[2]                                                                                                                                                                                                                          ; 3.350             ;
; Hermes_clk_lrclk_gen:clrgen|BCLK                                                                                                              ; CBCLK                                                                                                                                                                                                                                                  ; 3.231             ;
; Alex_6m_preamp                                                                                                                                ; SPI:Alex_SPI_Tx|SPI_data                                                                                                                                                                                                                               ; 2.900             ;
; SPI:Alex_SPI_Tx|data_count[1]                                                                                                                 ; SPI:Alex_SPI_Tx|SPI_data                                                                                                                                                                                                                               ; 2.553             ;
; SPI:Alex_SPI_Tx|previous_Alex_data[5]                                                                                                         ; SPI:Alex_SPI_Tx|data_count[2]                                                                                                                                                                                                                          ; 2.482             ;
; SPI:Alex_SPI_Tx|previous_Alex_data[1]                                                                                                         ; SPI:Alex_SPI_Tx|data_count[2]                                                                                                                                                                                                                          ; 2.482             ;
; Alex_manual_HPF[5]                                                                                                                            ; SPI:Alex_SPI_Tx|SPI_data                                                                                                                                                                                                                               ; 2.061             ;
; SPI:Alex_SPI_Tx|data_count[0]                                                                                                                 ; SPI:Alex_SPI_Tx|SPI_data                                                                                                                                                                                                                               ; 2.022             ;
; MDIO:MDIO_inst|write_done~0_OTERM193                                                                                                          ; PHY_MDC                                                                                                                                                                                                                                                ; 1.760             ;
; MDIO:MDIO_inst|write[3]                                                                                                                       ; PHY_MDC                                                                                                                                                                                                                                                ; 1.760             ;
; MDIO:MDIO_inst|read[1]                                                                                                                        ; PHY_MDC                                                                                                                                                                                                                                                ; 1.760             ;
; MDIO:MDIO_inst|read[2]                                                                                                                        ; PHY_MDC                                                                                                                                                                                                                                                ; 1.760             ;
; MDIO:MDIO_inst|read[0]                                                                                                                        ; PHY_MDC                                                                                                                                                                                                                                                ; 1.760             ;
; PHY_CLK125                                                                                                                                    ; PHY_MDC                                                                                                                                                                                                                                                ; 1.760             ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|cycloneii_asmiblock2~ALTERA_DATA0 ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|dpram_flt:FIFOram|altsyncram_jvj1:altsyncram1|ram_block2a7~portb_address_reg0 ; 1.744             ;
; IF_ATTEN[0]                                                                                                                                   ; SPI:Alex_SPI_Tx|SPI_data                                                                                                                                                                                                                               ; 1.732             ;
; SPI:Alex_SPI_Tx|data_count[4]                                                                                                                 ; SPI:Alex_SPI_Tx|SPI_data                                                                                                                                                                                                                               ; 1.732             ;
; IF_ATTEN[1]                                                                                                                                   ; SPI:Alex_SPI_Tx|SPI_data                                                                                                                                                                                                                               ; 1.716             ;
; IF_Rx_ctrl_0[0]                                                                                                                               ; SPI:Alex_SPI_Tx|SPI_data                                                                                                                                                                                                                               ; 1.716             ;
; SPI:Alex_SPI_Tx|previous_Alex_data[6]                                                                                                         ; SPI:Alex_SPI_Tx|data_count[2]                                                                                                                                                                                                                          ; 1.691             ;
; SPI:Alex_SPI_Tx|previous_Alex_data[20]                                                                                                        ; SPI:Alex_SPI_Tx|data_count[2]                                                                                                                                                                                                                          ; 1.629             ;
; SPI:Alex_SPI_Tx|previous_Alex_data[21]                                                                                                        ; SPI:Alex_SPI_Tx|data_count[2]                                                                                                                                                                                                                          ; 1.629             ;
; SPI:Alex_SPI_Tx|previous_Alex_data[23]                                                                                                        ; SPI:Alex_SPI_Tx|data_count[2]                                                                                                                                                                                                                          ; 1.629             ;
; SPI:Alex_SPI_Tx|previous_Alex_data[22]                                                                                                        ; SPI:Alex_SPI_Tx|data_count[2]                                                                                                                                                                                                                          ; 1.629             ;
; SPI:Alex_SPI_Tx|previous_Alex_data[29]                                                                                                        ; SPI:Alex_SPI_Tx|data_count[2]                                                                                                                                                                                                                          ; 1.629             ;
; SPI:Alex_SPI_Tx|previous_Alex_data[30]                                                                                                        ; SPI:Alex_SPI_Tx|data_count[2]                                                                                                                                                                                                                          ; 1.629             ;
; SPI:Alex_SPI_Tx|previous_Alex_data[8]                                                                                                         ; SPI:Alex_SPI_Tx|data_count[2]                                                                                                                                                                                                                          ; 1.629             ;
; SPI:Alex_SPI_Tx|previous_Alex_data[9]                                                                                                         ; SPI:Alex_SPI_Tx|data_count[2]                                                                                                                                                                                                                          ; 1.629             ;
; SPI:Alex_SPI_Tx|previous_Alex_data[31]                                                                                                        ; SPI:Alex_SPI_Tx|data_count[2]                                                                                                                                                                                                                          ; 1.629             ;
; SPI:Alex_SPI_Tx|previous_Alex_data[25]                                                                                                        ; SPI:Alex_SPI_Tx|data_count[2]                                                                                                                                                                                                                          ; 1.629             ;
; SPI:Alex_SPI_Tx|previous_Alex_data[24]                                                                                                        ; SPI:Alex_SPI_Tx|data_count[2]                                                                                                                                                                                                                          ; 1.629             ;
; SPI:Alex_SPI_Tx|previous_Alex_data[13]                                                                                                        ; SPI:Alex_SPI_Tx|data_count[2]                                                                                                                                                                                                                          ; 1.629             ;
; IF_Rout                                                                                                                                       ; SPI:Alex_SPI_Tx|data_count[2]                                                                                                                                                                                                                          ; 1.629             ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (119006): Selected device EP3C40Q240C8 for design "Hermes"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (15535): Implemented PLL "C10_PLL:PLL2_inst|altpll:altpll_component|C10_PLL_altpll:auto_generated|pll1" as Cyclone III PLL type
    Info (15099): Implementing clock multiplication of 1, clock division of 125, and phase shift of 0 degrees (0 ps) for C10_PLL:PLL2_inst|altpll:altpll_component|C10_PLL_altpll:auto_generated|wire_pll1_clk[0] port
Info (15535): Implemented PLL "C122_PLL:PLL_inst|altpll:altpll_component|C122_PLL_altpll:auto_generated|pll1" as Cyclone III PLL type
    Info (15099): Implementing clock multiplication of 1, clock division of 1536, and phase shift of 0 degrees (0 ps) for C122_PLL:PLL_inst|altpll:altpll_component|C122_PLL_altpll:auto_generated|wire_pll1_clk[0] port
Info (15535): Implemented PLL "PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|pll1" as Cyclone III PLL type
    Info (15099): Implementing clock multiplication of 43, clock division of 110, and phase shift of 0 degrees (0 ps) for PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] port
    Info (15099): Implementing clock multiplication of 1, clock division of 10, and phase shift of 0 degrees (0 ps) for PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] port
    Info (15099): Implementing clock multiplication of 43, clock division of 176130, and phase shift of 0 degrees (0 ps) for PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] port
Info (15535): Implemented PLL "PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|pll1" as Cyclone III PLL type
    Info (15099): Implementing clock multiplication of 1, clock division of 50, and phase shift of 0 degrees (0 ps) for PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] port
    Info (15099): Implementing clock multiplication of 1, clock division of 5, and phase shift of 0 degrees (0 ps) for PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] port
    Info (15099): Implementing clock multiplication of 1, clock division of 10, and phase shift of 0 degrees (0 ps) for PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] port
Info (171004): Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP3C16Q240C8 is compatible
    Info (176445): Device EP3C25Q240C8 is compatible
Critical Warning (169123): Ignored reserve pin assignment to SPI programming pin Data[1]/ASDO
Critical Warning (169123): Ignored reserve pin assignment to SPI programming pin FLASH_nCE/nCSO
Critical Warning (169123): Ignored reserve pin assignment to SPI programming pin DCLK
Critical Warning (169123): Ignored reserve pin assignment to SPI programming pin Data[0]
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning (169085): No exact pin location assignment(s) for 1 pins of 119 total pins
    Info (169086): Pin SPI_SDI not assigned to an exact location on the device
Critical Warning (176598): PLL "C10_PLL:PLL2_inst|altpll:altpll_component|C10_PLL_altpll:auto_generated|pll1" input clock inclk[0] is not fully compensated because it is fed by a remote clock pin "Pin_89"
Critical Warning (176598): PLL "C122_PLL:PLL_inst|altpll:altpll_component|C122_PLL_altpll:auto_generated|pll1" input clock inclk[0] is not fully compensated because it is fed by a remote clock pin "Pin_150"
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_7gh1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_re9:dffpipe16|dffe17a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a* 
    Info (332165): Entity dcfifo_a9l1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_4f9:dffpipe13|dffe14a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_3f9:dffpipe10|dffe11a* 
    Info (332165): Entity dcfifo_atj1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_1f9:dffpipe17|dffe18a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_0f9:dffpipe14|dffe15a* 
    Info (332165): Entity dcfifo_kah1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_fd9:dffpipe15|dffe16a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_ed9:dffpipe12|dffe13a* 
    Info (332165): Entity dcfifo_nhk1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_te9:dffpipe15|dffe16a* 
Info (332104): Reading SDC File: 'Hermes.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {PLL_clocks_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 50 -duty_cycle 50.00 -name {PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0]} {PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {PLL_clocks_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 5 -duty_cycle 50.00 -name {PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1]} {PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {PLL_clocks_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 10 -duty_cycle 50.00 -name {PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2]} {PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2]}
    Info (332110): create_generated_clock -source {PLL_IF_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 110 -multiply_by 43 -duty_cycle 50.00 -name {PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0]} {PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {PLL_IF_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 10 -duty_cycle 50.00 -name {PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1]} {PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {PLL_IF_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 176130 -multiply_by 43 -duty_cycle 50.00 -name {PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2]} {PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2]}
    Info (332110): create_generated_clock -source {PLL2_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 125 -duty_cycle 50.00 -name {PLL2_inst|altpll_component|auto_generated|pll1|clk[0]} {PLL2_inst|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {PLL_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 1536 -duty_cycle 50.00 -name {PLL_inst|altpll_component|auto_generated|pll1|clk[0]} {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332174): Ignored filter at Hermes.sdc(44): PLL2_OSC_10MHz could not be matched with a clock
Warning (332174): Ignored filter at Hermes.sdc(71): INA_2[*] could not be matched with a port
Warning (332174): Ignored filter at Hermes.sdc(71): IO7 could not be matched with a port
Warning (332174): Ignored filter at Hermes.sdc(82): MICBIAS_ENABLE could not be matched with a port
Warning (332174): Ignored filter at Hermes.sdc(82): MICBIAS_SELECT could not be matched with a port
Warning (332174): Ignored filter at Hermes.sdc(82): MIC_SIG_SELECT could not be matched with a port
Warning (332174): Ignored filter at Hermes.sdc(82): PTT_SELECT could not be matched with a port
Warning (332174): Ignored filter at Hermes.sdc(83): MICBIAS_ENABLE could not be matched with a port
Warning (332174): Ignored filter at Hermes.sdc(83): MICBIAS_SELECT could not be matched with a port
Warning (332174): Ignored filter at Hermes.sdc(83): MIC_SIG_SELECT could not be matched with a port
Warning (332174): Ignored filter at Hermes.sdc(83): PTT_SELECT could not be matched with a port
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 17 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):    8.138      _122MHz
    Info (332111):   20.818 Attenuator:Attenuator_inst|clk_2
    Info (332111):  325.520 Hermes_clk_lrclk_gen:clrgen|BCLK
    Info (332111):    8.138 LTC2208_122MHz
    Info (332111):  100.000    OSC_10MHZ
    Info (332111):    8.000   PHY_CLK125
    Info (332111):   40.000 PHY_RX_CLOCK
    Info (332111):   80.000 PHY_RX_CLOCK_2
    Info (332111): 12500.000 PLL2_inst|altpll_component|auto_generated|pll1|clk[0]
    Info (332111):  400.000 PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0]
    Info (332111):   40.000 PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1]
    Info (332111):   80.000 PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2]
    Info (332111):   20.818 PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0]
    Info (332111):   81.380 PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1]
    Info (332111): 33333.626 PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2]
    Info (332111): 12499.968 PLL_inst|altpll_component|auto_generated|pll1|clk[0]
    Info (332111): 2604.160       spc[2]
Info (176353): Automatically promoted node C10_PLL:PLL2_inst|altpll:altpll_component|C10_PLL_altpll:auto_generated|wire_pll1_clk[0] (placed in counter C1 of PLL_1)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4
Info (176353): Automatically promoted node C122_PLL:PLL_inst|altpll:altpll_component|C122_PLL_altpll:auto_generated|wire_pll1_clk[0] (placed in counter C1 of PLL_4)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19
Info (176353): Automatically promoted node LTC2208_122MHz~input (placed in PIN 152 (CLK4, DIFFCLK_2p))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G7
Info (176352): Promoted node PHY_CLK125~input (placed in PIN 149 (CLK7, DIFFCLK_3n))
    Info (176354): Promoted destinations to use location or clock signal Global Clock CLKCTRL_G8
Info (176353): Automatically promoted node PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] (placed in counter C0 of PLL_3)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G13
Info (176353): Automatically promoted node PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] (placed in counter C2 of PLL_3)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G12
Info (176353): Automatically promoted node PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] (placed in counter C1 of PLL_3)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G14
Info (176353): Automatically promoted node PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] (placed in counter C0 of PLL_2)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G5
Info (176353): Automatically promoted node PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] (placed in counter C1 of PLL_2)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9
Info (176353): Automatically promoted node PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] (placed in counter C3 of PLL_2)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G6
Info (176353): Automatically promoted node PHY_RX_CLOCK~input (placed in PIN 31 (CLK0, DIFFCLK_0p))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2
Info (176353): Automatically promoted node PHY_RX_CLOCK_2 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node PHY_RX_CLOCK_2~0
Info (176353): Automatically promoted node Hermes_clk_lrclk_gen:clrgen|BCLK 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node Hermes_clk_lrclk_gen:clrgen|BCLK~0
        Info (176357): Destination node I2S_rcv:MIC|bc0
        Info (176357): Destination node CBCLK~output
Info (176353): Automatically promoted node spc[2] 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node spc[2]~0
Info (176353): Automatically promoted node Attenuator:Attenuator_inst|clk_2 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node Attenuator:Attenuator_inst|clk_2~0
Info (176353): Automatically promoted node Rx_MAC:Rx_MAC_inst|run 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_atj1:auto_generated|altsyncram_vj31:fifo_ram|address_reg_b[0]
        Info (176357): Destination node SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_atj1:auto_generated|altsyncram_vj31:fifo_ram|address_reg_b[1]
        Info (176357): Destination node Tx_MAC:Tx_MAC_inst|Selector173~131
        Info (176357): Destination node Tx_MAC:Tx_MAC_inst|Selector172~92
        Info (176357): Destination node Tx_MAC:Tx_MAC_inst|Add40~0
        Info (176357): Destination node Tx_MAC:Tx_MAC_inst|Add40~1
        Info (176357): Destination node Tx_MAC:Tx_MAC_inst|Selector90~1
        Info (176357): Destination node Tx_MAC:Tx_MAC_inst|Selector99~1
        Info (176357): Destination node Rx_MAC:Rx_MAC_inst|PHY_Rx_state~25
        Info (176357): Destination node Rx_MAC:Rx_MAC_inst|left_shift~5
        Info (176358): Non-global destination nodes limited to 10 nodes
Info (176353): Automatically promoted node comb~1 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|address_reg_b[0]
Info (176353): Automatically promoted node comb~2 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node IF_SYNC_state~5 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node IF_SYNC_state~3
        Info (176357): Destination node FIFO:RXF|usedw[8]
        Info (176357): Destination node FIFO:RXF|usedw[9]
        Info (176357): Destination node FIFO:RXF|usedw[10]
        Info (176357): Destination node FIFO:RXF|usedw[11]
        Info (176357): Destination node FIFO:RXF|usedw[2]
        Info (176357): Destination node FIFO:RXF|usedw[3]
        Info (176357): Destination node FIFO:RXF|usedw[4]
        Info (176357): Destination node FIFO:RXF|usedw[5]
        Info (176357): Destination node FIFO:RXF|usedw[6]
        Info (176358): Non-global destination nodes limited to 10 nodes
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176218): Packed 2294 registers into blocks of type Embedded multiplier block
    Extra Info (176218): Packed 712 registers into blocks of type Embedded multiplier output
    Extra Info (176220): Created 1016 register duplicates
Info (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
    Info (176211): Number of I/O pins in group: 1 (unused VREF, 3.3V VCCIO, 1 input, 0 output, 0 bidirectional)
        Info (176212): I/O standards used: 3.3-V LVCMOS.
Info (176215): I/O bank details before I/O pin placement
    Info (176214): Statistics of I/O banks
        Info (176213): I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 11 total pin(s) used --  1 pins available
        Info (176213): I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 16 total pin(s) used --  1 pins available
        Info (176213): I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 15 total pin(s) used --  1 pins available
        Info (176213): I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 15 total pin(s) used --  3 pins available
        Info (176213): I/O bank number 5 does not use VREF pins and has 3.3V VCCIO pins. 17 total pin(s) used --  0 pins available
        Info (176213): I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 12 total pin(s) used --  1 pins available
        Info (176213): I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 16 total pin(s) used --  2 pins available
        Info (176213): I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 16 total pin(s) used --  2 pins available
Warning (15064): PLL "PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|pll1" output port clk[1] feeds output pin "CMCLK~output" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance
Warning (15056): PLL "PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|pll1" input clock inclk[0] may have reduced jitter performance because it is fed by a non-dedicated input
    Info (15024): Input port INCLK[0] of node "PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|pll1" is driven by PHY_CLK125~inputclkctrl which is OUTCLK output port of Clock control block type node PHY_CLK125~inputclkctrl
Warning (15064): PLL "PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|pll1" output port clk[1] feeds output pin "PHY_TX_CLOCK~output" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance
Warning (15064): PLL "PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|pll1" output port clk[1] feeds output pin "ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|cycloneii_asmiblock2~ALTERA_DCLK_OBUF" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance
Info (128000): Starting physical synthesis optimizations for speed
Info (128001): Physical synthesis optimizations for speed complete: elapsed time is 00:00:14
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:42
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:22
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:03:26
Info (128000): Starting physical synthesis optimizations for speed
Info (128002): Starting physical synthesis algorithm register retiming
Info (128003): Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps
Info (128002): Starting physical synthesis algorithm combinational resynthesis using boolean division
Info (128003): Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps
Info (128002): Starting physical synthesis algorithm logic and register replication
Info (128003): Physical synthesis algorithm logic and register replication complete: estimated slack improvement of 0 ps
Info (128001): Physical synthesis optimizations for speed complete: elapsed time is 00:02:40
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 48% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 65% of the available device resources in the region that extends from location X22_Y11 to location X33_Y21
Info (170194): Fitter routing operations ending: elapsed time is 00:02:27
Info (11888): Total time spent on timing analysis during the Fitter is 112.98 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:18
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (169180): Following 1 pins must use external clamping diodes.
    Info (169178): Pin ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|cycloneii_asmiblock2~ALTERA_DATA0 uses I/O standard 3.3-V LVCMOS at 24
Warning (169177): 44 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone III Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems.
    Info (169178): Pin PHY_INT_N uses I/O standard 3.3-V LVCMOS at 55
    Info (169178): Pin CLK_25MHZ uses I/O standard 3.3-V LVCMOS at 33
    Info (169178): Pin SPI_SDI uses I/O standard 3.3-V LVCMOS at 32
    Info (169178): Pin MODE2 uses I/O standard 3.3-V LVCMOS at 110
    Info (169178): Pin ANT_TUNE uses I/O standard 3.3-V LVCMOS at 94
    Info (169178): Pin IO2 uses I/O standard 3.3-V LVCMOS at 46
    Info (169178): Pin PHY_MDIO uses I/O standard 3.3-V LVCMOS at 52
    Info (169178): Pin OSC_10MHZ uses I/O standard 3.3-V LVCMOS at 89
    Info (169178): Pin _122MHz uses I/O standard 3.3-V LVCMOS at 150
    Info (169178): Pin LTC2208_122MHz uses I/O standard 3.3-V LVCMOS at 152
    Info (169178): Pin PHY_CLK125 uses I/O standard 3.3-V LVCMOS at 149
    Info (169178): Pin RX_DV uses I/O standard 3.3-V LVCMOS at 113
    Info (169178): Pin SO uses I/O standard 3.3-V LVCMOS at 70
    Info (169178): Pin PHY_RX_CLOCK uses I/O standard 3.3-V LVCMOS at 31
    Info (169178): Pin IO8 uses I/O standard 3.3-V LVCMOS at 126
    Info (169178): Pin OVERFLOW uses I/O standard 3.3-V LVCMOS at 146
    Info (169178): Pin IO4 uses I/O standard 3.3-V LVCMOS at 88
    Info (169178): Pin IO5 uses I/O standard 3.3-V LVCMOS at 99
    Info (169178): Pin IO6 uses I/O standard 3.3-V LVCMOS at 100
    Info (169178): Pin INA[0] uses I/O standard 3.3-V LVCMOS at 187
    Info (169178): Pin INA[4] uses I/O standard 3.3-V LVCMOS at 183
    Info (169178): Pin INA[12] uses I/O standard 3.3-V LVCMOS at 162
    Info (169178): Pin INA[8] uses I/O standard 3.3-V LVCMOS at 171
    Info (169178): Pin INA[5] uses I/O standard 3.3-V LVCMOS at 177
    Info (169178): Pin INA[13] uses I/O standard 3.3-V LVCMOS at 161
    Info (169178): Pin INA[1] uses I/O standard 3.3-V LVCMOS at 186
    Info (169178): Pin INA[9] uses I/O standard 3.3-V LVCMOS at 169
    Info (169178): Pin INA[6] uses I/O standard 3.3-V LVCMOS at 176
    Info (169178): Pin INA[14] uses I/O standard 3.3-V LVCMOS at 160
    Info (169178): Pin INA[2] uses I/O standard 3.3-V LVCMOS at 185
    Info (169178): Pin INA[10] uses I/O standard 3.3-V LVCMOS at 166
    Info (169178): Pin INA[7] uses I/O standard 3.3-V LVCMOS at 173
    Info (169178): Pin INA[15] uses I/O standard 3.3-V LVCMOS at 159
    Info (169178): Pin INA[3] uses I/O standard 3.3-V LVCMOS at 184
    Info (169178): Pin INA[11] uses I/O standard 3.3-V LVCMOS at 164
    Info (169178): Pin PHY_RX[0] uses I/O standard 3.3-V LVCMOS at 6
    Info (169178): Pin PHY_RX[1] uses I/O standard 3.3-V LVCMOS at 13
    Info (169178): Pin PHY_RX[2] uses I/O standard 3.3-V LVCMOS at 18
    Info (169178): Pin PHY_RX[3] uses I/O standard 3.3-V LVCMOS at 21
    Info (169178): Pin ADCMISO uses I/O standard 3.3-V LVCMOS at 57
    Info (169178): Pin PTT uses I/O standard 3.3-V LVCMOS at 98
    Info (169178): Pin KEY_DASH uses I/O standard 3.3-V LVCMOS at 73
    Info (169178): Pin KEY_DOT uses I/O standard 3.3-V LVCMOS at 76
    Info (169178): Pin CDOUT uses I/O standard 3.3-V LVCMOS at 235
Warning (169203): PCI-clamp diode is not supported in this mode. The following 1 pins must meet the Altera requirements for 3.3V, 3.0V, and 2.5V interfaces if they are connected to devices other than the supported configuration devices. In these cases, Altera recommends termination method as specified in the Application Note 447.
    Info (169178): Pin ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|cycloneii_asmiblock2~ALTERA_DATA0 uses I/O standard 3.3-V LVCMOS at 24
Info (144001): Generated suppressed messages file E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/Hermes.fit.smsg
Info: Quartus II 64-Bit Fitter was successful. 0 errors, 28 warnings
    Info: Peak virtual memory: 1855 megabytes
    Info: Processing ended: Mon Apr 07 19:24:43 2014
    Info: Elapsed time: 00:12:49
    Info: Total CPU time (on all processors): 00:20:05


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/Hermes.fit.smsg.


