{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1575737599188 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1575737599188 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 07 10:53:18 2019 " "Processing started: Sat Dec 07 10:53:18 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1575737599188 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1575737599188 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta MusicPlayer -c MusicPlayer " "Command: quartus_sta MusicPlayer -c MusicPlayer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1575737599188 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #2" {  } {  } 0 0 "qsta_default_script.tcl version: #2" 0 0 "Timing Analyzer" 0 0 1575737599344 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1575737600266 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1575737600266 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575737600329 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575737600329 ""}
{ "Info" "ISTA_SDC_FOUND" "TimeConstraint.sdc " "Reading SDC File: 'TimeConstraint.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1575737602751 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "TimeConstraint.sdc 42 altera_reserved_tck port " "Ignored filter at TimeConstraint.sdc(42): altera_reserved_tck could not be matched with a port" {  } { { "C:/Users/Gkim9/Desktop/FinalProject/TimeConstraint.sdc" "" { Text "C:/Users/Gkim9/Desktop/FinalProject/TimeConstraint.sdc" 42 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1575737602797 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock TimeConstraint.sdc 42 Argument <targets> is an empty collection " "Ignored create_clock at TimeConstraint.sdc(42): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{altera_reserved_tck\} -period 100.000 -waveform \{ 0.000 50.000 \} \[get_ports \{altera_reserved_tck\}\] " "create_clock -name \{altera_reserved_tck\} -period 100.000 -waveform \{ 0.000 50.000 \} \[get_ports \{altera_reserved_tck\}\]" {  } { { "C:/Users/Gkim9/Desktop/FinalProject/TimeConstraint.sdc" "" { Text "C:/Users/Gkim9/Desktop/FinalProject/TimeConstraint.sdc" 42 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1575737602813 ""}  } { { "C:/Users/Gkim9/Desktop/FinalProject/TimeConstraint.sdc" "" { Text "C:/Users/Gkim9/Desktop/FinalProject/TimeConstraint.sdc" 42 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1575737602813 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay TimeConstraint.sdc 76 Argument <targets> is an empty collection " "Ignored set_input_delay at TimeConstraint.sdc(76): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{altera_reserved_tck\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{altera_reserved_tck\}\]" {  } { { "C:/Users/Gkim9/Desktop/FinalProject/TimeConstraint.sdc" "" { Text "C:/Users/Gkim9/Desktop/FinalProject/TimeConstraint.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1575737602813 ""}  } { { "C:/Users/Gkim9/Desktop/FinalProject/TimeConstraint.sdc" "" { Text "C:/Users/Gkim9/Desktop/FinalProject/TimeConstraint.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1575737602813 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay TimeConstraint.sdc 77 Argument <targets> is an empty collection " "Ignored set_input_delay at TimeConstraint.sdc(77): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{altera_reserved_tck\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{altera_reserved_tck\}\]" {  } { { "C:/Users/Gkim9/Desktop/FinalProject/TimeConstraint.sdc" "" { Text "C:/Users/Gkim9/Desktop/FinalProject/TimeConstraint.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1575737602813 ""}  } { { "C:/Users/Gkim9/Desktop/FinalProject/TimeConstraint.sdc" "" { Text "C:/Users/Gkim9/Desktop/FinalProject/TimeConstraint.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1575737602813 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "TimeConstraint.sdc 78 altera_reserved_tdi port " "Ignored filter at TimeConstraint.sdc(78): altera_reserved_tdi could not be matched with a port" {  } { { "C:/Users/Gkim9/Desktop/FinalProject/TimeConstraint.sdc" "" { Text "C:/Users/Gkim9/Desktop/FinalProject/TimeConstraint.sdc" 78 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1575737602813 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay TimeConstraint.sdc 78 Argument <targets> is an empty collection " "Ignored set_input_delay at TimeConstraint.sdc(78): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{altera_reserved_tdi\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{altera_reserved_tdi\}\]" {  } { { "C:/Users/Gkim9/Desktop/FinalProject/TimeConstraint.sdc" "" { Text "C:/Users/Gkim9/Desktop/FinalProject/TimeConstraint.sdc" 78 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1575737602813 ""}  } { { "C:/Users/Gkim9/Desktop/FinalProject/TimeConstraint.sdc" "" { Text "C:/Users/Gkim9/Desktop/FinalProject/TimeConstraint.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1575737602813 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay TimeConstraint.sdc 79 Argument <targets> is an empty collection " "Ignored set_input_delay at TimeConstraint.sdc(79): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{altera_reserved_tdi\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{altera_reserved_tdi\}\]" {  } { { "C:/Users/Gkim9/Desktop/FinalProject/TimeConstraint.sdc" "" { Text "C:/Users/Gkim9/Desktop/FinalProject/TimeConstraint.sdc" 79 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1575737602813 ""}  } { { "C:/Users/Gkim9/Desktop/FinalProject/TimeConstraint.sdc" "" { Text "C:/Users/Gkim9/Desktop/FinalProject/TimeConstraint.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1575737602813 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "TimeConstraint.sdc 80 altera_reserved_tms port " "Ignored filter at TimeConstraint.sdc(80): altera_reserved_tms could not be matched with a port" {  } { { "C:/Users/Gkim9/Desktop/FinalProject/TimeConstraint.sdc" "" { Text "C:/Users/Gkim9/Desktop/FinalProject/TimeConstraint.sdc" 80 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1575737602813 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay TimeConstraint.sdc 80 Argument <targets> is an empty collection " "Ignored set_input_delay at TimeConstraint.sdc(80): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{altera_reserved_tms\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{altera_reserved_tms\}\]" {  } { { "C:/Users/Gkim9/Desktop/FinalProject/TimeConstraint.sdc" "" { Text "C:/Users/Gkim9/Desktop/FinalProject/TimeConstraint.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1575737602813 ""}  } { { "C:/Users/Gkim9/Desktop/FinalProject/TimeConstraint.sdc" "" { Text "C:/Users/Gkim9/Desktop/FinalProject/TimeConstraint.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1575737602813 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay TimeConstraint.sdc 81 Argument <targets> is an empty collection " "Ignored set_input_delay at TimeConstraint.sdc(81): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{altera_reserved_tms\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{altera_reserved_tms\}\]" {  } { { "C:/Users/Gkim9/Desktop/FinalProject/TimeConstraint.sdc" "" { Text "C:/Users/Gkim9/Desktop/FinalProject/TimeConstraint.sdc" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1575737602813 ""}  } { { "C:/Users/Gkim9/Desktop/FinalProject/TimeConstraint.sdc" "" { Text "C:/Users/Gkim9/Desktop/FinalProject/TimeConstraint.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1575737602813 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "TimeConstraint.sdc 89 LEDG\[0\] port " "Ignored filter at TimeConstraint.sdc(89): LEDG\[0\] could not be matched with a port" {  } { { "C:/Users/Gkim9/Desktop/FinalProject/TimeConstraint.sdc" "" { Text "C:/Users/Gkim9/Desktop/FinalProject/TimeConstraint.sdc" 89 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1575737602813 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay TimeConstraint.sdc 89 Argument <targets> is an empty collection " "Ignored set_output_delay at TimeConstraint.sdc(89): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDG\[0\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDG\[0\]\}\]" {  } { { "C:/Users/Gkim9/Desktop/FinalProject/TimeConstraint.sdc" "" { Text "C:/Users/Gkim9/Desktop/FinalProject/TimeConstraint.sdc" 89 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1575737602813 ""}  } { { "C:/Users/Gkim9/Desktop/FinalProject/TimeConstraint.sdc" "" { Text "C:/Users/Gkim9/Desktop/FinalProject/TimeConstraint.sdc" 89 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1575737602813 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "TimeConstraint.sdc 90 LEDG\[1\] port " "Ignored filter at TimeConstraint.sdc(90): LEDG\[1\] could not be matched with a port" {  } { { "C:/Users/Gkim9/Desktop/FinalProject/TimeConstraint.sdc" "" { Text "C:/Users/Gkim9/Desktop/FinalProject/TimeConstraint.sdc" 90 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1575737602813 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay TimeConstraint.sdc 90 Argument <targets> is an empty collection " "Ignored set_output_delay at TimeConstraint.sdc(90): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDG\[1\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDG\[1\]\}\]" {  } { { "C:/Users/Gkim9/Desktop/FinalProject/TimeConstraint.sdc" "" { Text "C:/Users/Gkim9/Desktop/FinalProject/TimeConstraint.sdc" 90 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1575737602813 ""}  } { { "C:/Users/Gkim9/Desktop/FinalProject/TimeConstraint.sdc" "" { Text "C:/Users/Gkim9/Desktop/FinalProject/TimeConstraint.sdc" 90 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1575737602813 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "TimeConstraint.sdc 91 LEDG\[2\] port " "Ignored filter at TimeConstraint.sdc(91): LEDG\[2\] could not be matched with a port" {  } { { "C:/Users/Gkim9/Desktop/FinalProject/TimeConstraint.sdc" "" { Text "C:/Users/Gkim9/Desktop/FinalProject/TimeConstraint.sdc" 91 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1575737602813 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay TimeConstraint.sdc 91 Argument <targets> is an empty collection " "Ignored set_output_delay at TimeConstraint.sdc(91): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDG\[2\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDG\[2\]\}\]" {  } { { "C:/Users/Gkim9/Desktop/FinalProject/TimeConstraint.sdc" "" { Text "C:/Users/Gkim9/Desktop/FinalProject/TimeConstraint.sdc" 91 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1575737602813 ""}  } { { "C:/Users/Gkim9/Desktop/FinalProject/TimeConstraint.sdc" "" { Text "C:/Users/Gkim9/Desktop/FinalProject/TimeConstraint.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1575737602813 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "TimeConstraint.sdc 92 LEDG\[3\] port " "Ignored filter at TimeConstraint.sdc(92): LEDG\[3\] could not be matched with a port" {  } { { "C:/Users/Gkim9/Desktop/FinalProject/TimeConstraint.sdc" "" { Text "C:/Users/Gkim9/Desktop/FinalProject/TimeConstraint.sdc" 92 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1575737602813 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay TimeConstraint.sdc 92 Argument <targets> is an empty collection " "Ignored set_output_delay at TimeConstraint.sdc(92): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDG\[3\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDG\[3\]\}\]" {  } { { "C:/Users/Gkim9/Desktop/FinalProject/TimeConstraint.sdc" "" { Text "C:/Users/Gkim9/Desktop/FinalProject/TimeConstraint.sdc" 92 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1575737602813 ""}  } { { "C:/Users/Gkim9/Desktop/FinalProject/TimeConstraint.sdc" "" { Text "C:/Users/Gkim9/Desktop/FinalProject/TimeConstraint.sdc" 92 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1575737602813 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "TimeConstraint.sdc 93 LEDG\[4\] port " "Ignored filter at TimeConstraint.sdc(93): LEDG\[4\] could not be matched with a port" {  } { { "C:/Users/Gkim9/Desktop/FinalProject/TimeConstraint.sdc" "" { Text "C:/Users/Gkim9/Desktop/FinalProject/TimeConstraint.sdc" 93 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1575737602813 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay TimeConstraint.sdc 93 Argument <targets> is an empty collection " "Ignored set_output_delay at TimeConstraint.sdc(93): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDG\[4\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDG\[4\]\}\]" {  } { { "C:/Users/Gkim9/Desktop/FinalProject/TimeConstraint.sdc" "" { Text "C:/Users/Gkim9/Desktop/FinalProject/TimeConstraint.sdc" 93 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1575737602813 ""}  } { { "C:/Users/Gkim9/Desktop/FinalProject/TimeConstraint.sdc" "" { Text "C:/Users/Gkim9/Desktop/FinalProject/TimeConstraint.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1575737602813 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "TimeConstraint.sdc 94 LEDG\[5\] port " "Ignored filter at TimeConstraint.sdc(94): LEDG\[5\] could not be matched with a port" {  } { { "C:/Users/Gkim9/Desktop/FinalProject/TimeConstraint.sdc" "" { Text "C:/Users/Gkim9/Desktop/FinalProject/TimeConstraint.sdc" 94 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1575737602813 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay TimeConstraint.sdc 94 Argument <targets> is an empty collection " "Ignored set_output_delay at TimeConstraint.sdc(94): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDG\[5\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDG\[5\]\}\]" {  } { { "C:/Users/Gkim9/Desktop/FinalProject/TimeConstraint.sdc" "" { Text "C:/Users/Gkim9/Desktop/FinalProject/TimeConstraint.sdc" 94 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1575737602813 ""}  } { { "C:/Users/Gkim9/Desktop/FinalProject/TimeConstraint.sdc" "" { Text "C:/Users/Gkim9/Desktop/FinalProject/TimeConstraint.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1575737602813 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "TimeConstraint.sdc 95 LEDG\[6\] port " "Ignored filter at TimeConstraint.sdc(95): LEDG\[6\] could not be matched with a port" {  } { { "C:/Users/Gkim9/Desktop/FinalProject/TimeConstraint.sdc" "" { Text "C:/Users/Gkim9/Desktop/FinalProject/TimeConstraint.sdc" 95 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1575737602813 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay TimeConstraint.sdc 95 Argument <targets> is an empty collection " "Ignored set_output_delay at TimeConstraint.sdc(95): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDG\[6\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDG\[6\]\}\]" {  } { { "C:/Users/Gkim9/Desktop/FinalProject/TimeConstraint.sdc" "" { Text "C:/Users/Gkim9/Desktop/FinalProject/TimeConstraint.sdc" 95 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1575737602813 ""}  } { { "C:/Users/Gkim9/Desktop/FinalProject/TimeConstraint.sdc" "" { Text "C:/Users/Gkim9/Desktop/FinalProject/TimeConstraint.sdc" 95 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1575737602813 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "TimeConstraint.sdc 96 LEDG\[7\] port " "Ignored filter at TimeConstraint.sdc(96): LEDG\[7\] could not be matched with a port" {  } { { "C:/Users/Gkim9/Desktop/FinalProject/TimeConstraint.sdc" "" { Text "C:/Users/Gkim9/Desktop/FinalProject/TimeConstraint.sdc" 96 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1575737602813 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay TimeConstraint.sdc 96 Argument <targets> is an empty collection " "Ignored set_output_delay at TimeConstraint.sdc(96): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDG\[7\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDG\[7\]\}\]" {  } { { "C:/Users/Gkim9/Desktop/FinalProject/TimeConstraint.sdc" "" { Text "C:/Users/Gkim9/Desktop/FinalProject/TimeConstraint.sdc" 96 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1575737602813 ""}  } { { "C:/Users/Gkim9/Desktop/FinalProject/TimeConstraint.sdc" "" { Text "C:/Users/Gkim9/Desktop/FinalProject/TimeConstraint.sdc" 96 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1575737602813 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "TimeConstraint.sdc 97 altera_reserved_tdo port " "Ignored filter at TimeConstraint.sdc(97): altera_reserved_tdo could not be matched with a port" {  } { { "C:/Users/Gkim9/Desktop/FinalProject/TimeConstraint.sdc" "" { Text "C:/Users/Gkim9/Desktop/FinalProject/TimeConstraint.sdc" 97 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1575737602813 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay TimeConstraint.sdc 97 Argument <targets> is an empty collection " "Ignored set_output_delay at TimeConstraint.sdc(97): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{altera_reserved_tdo\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{altera_reserved_tdo\}\]" {  } { { "C:/Users/Gkim9/Desktop/FinalProject/TimeConstraint.sdc" "" { Text "C:/Users/Gkim9/Desktop/FinalProject/TimeConstraint.sdc" 97 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1575737602813 ""}  } { { "C:/Users/Gkim9/Desktop/FinalProject/TimeConstraint.sdc" "" { Text "C:/Users/Gkim9/Desktop/FinalProject/TimeConstraint.sdc" 97 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1575737602813 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "TimeConstraint.sdc 106 HEX0\[7\] port " "Ignored filter at TimeConstraint.sdc(106): HEX0\[7\] could not be matched with a port" {  } { { "C:/Users/Gkim9/Desktop/FinalProject/TimeConstraint.sdc" "" { Text "C:/Users/Gkim9/Desktop/FinalProject/TimeConstraint.sdc" 106 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1575737602813 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay TimeConstraint.sdc 106 Argument <targets> is an empty collection " "Ignored set_output_delay at TimeConstraint.sdc(106): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{HEX0\[7\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{HEX0\[7\]\}\]" {  } { { "C:/Users/Gkim9/Desktop/FinalProject/TimeConstraint.sdc" "" { Text "C:/Users/Gkim9/Desktop/FinalProject/TimeConstraint.sdc" 106 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1575737602813 ""}  } { { "C:/Users/Gkim9/Desktop/FinalProject/TimeConstraint.sdc" "" { Text "C:/Users/Gkim9/Desktop/FinalProject/TimeConstraint.sdc" 106 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1575737602813 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "TimeConstraint.sdc 115 HEX1\[7\] port " "Ignored filter at TimeConstraint.sdc(115): HEX1\[7\] could not be matched with a port" {  } { { "C:/Users/Gkim9/Desktop/FinalProject/TimeConstraint.sdc" "" { Text "C:/Users/Gkim9/Desktop/FinalProject/TimeConstraint.sdc" 115 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1575737602813 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay TimeConstraint.sdc 115 Argument <targets> is an empty collection " "Ignored set_output_delay at TimeConstraint.sdc(115): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{HEX1\[7\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{HEX1\[7\]\}\]" {  } { { "C:/Users/Gkim9/Desktop/FinalProject/TimeConstraint.sdc" "" { Text "C:/Users/Gkim9/Desktop/FinalProject/TimeConstraint.sdc" 115 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1575737602813 ""}  } { { "C:/Users/Gkim9/Desktop/FinalProject/TimeConstraint.sdc" "" { Text "C:/Users/Gkim9/Desktop/FinalProject/TimeConstraint.sdc" 115 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1575737602813 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "TimeConstraint.sdc 122 altera_reserved_tck clock " "Ignored filter at TimeConstraint.sdc(122): altera_reserved_tck could not be matched with a clock" {  } { { "C:/Users/Gkim9/Desktop/FinalProject/TimeConstraint.sdc" "" { Text "C:/Users/Gkim9/Desktop/FinalProject/TimeConstraint.sdc" 122 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1575737602813 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_groups TimeConstraint.sdc 122 Argument -group with value \[get_clocks \{altera_reserved_tck\}\] contains zero elements " "Ignored set_clock_groups at TimeConstraint.sdc(122): Argument -group with value \[get_clocks \{altera_reserved_tck\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_groups -asynchronous -group \[get_clocks \{altera_reserved_tck\}\]  " "set_clock_groups -asynchronous -group \[get_clocks \{altera_reserved_tck\}\] " {  } { { "C:/Users/Gkim9/Desktop/FinalProject/TimeConstraint.sdc" "" { Text "C:/Users/Gkim9/Desktop/FinalProject/TimeConstraint.sdc" 122 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1575737602829 ""}  } { { "C:/Users/Gkim9/Desktop/FinalProject/TimeConstraint.sdc" "" { Text "C:/Users/Gkim9/Desktop/FinalProject/TimeConstraint.sdc" 122 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1575737602829 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_groups TimeConstraint.sdc 123 Argument -group with value \[get_clocks \{altera_reserved_tck\}\] contains zero elements " "Ignored set_clock_groups at TimeConstraint.sdc(123): Argument -group with value \[get_clocks \{altera_reserved_tck\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_groups -asynchronous -group \[get_clocks \{altera_reserved_tck\}\]  " "set_clock_groups -asynchronous -group \[get_clocks \{altera_reserved_tck\}\] " {  } { { "C:/Users/Gkim9/Desktop/FinalProject/TimeConstraint.sdc" "" { Text "C:/Users/Gkim9/Desktop/FinalProject/TimeConstraint.sdc" 123 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1575737602829 ""}  } { { "C:/Users/Gkim9/Desktop/FinalProject/TimeConstraint.sdc" "" { Text "C:/Users/Gkim9/Desktop/FinalProject/TimeConstraint.sdc" 123 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1575737602829 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ControlUnit:MusicControlUnit\|audio_interface:audioInterface_instance\|i2c_counter\[9\] " "Node: ControlUnit:MusicControlUnit\|audio_interface:audioInterface_instance\|i2c_counter\[9\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ControlUnit:MusicControlUnit\|audio_interface:audioInterface_instance\|word_count\[3\] ControlUnit:MusicControlUnit\|audio_interface:audioInterface_instance\|i2c_counter\[9\] " "Register ControlUnit:MusicControlUnit\|audio_interface:audioInterface_instance\|word_count\[3\] is being clocked by ControlUnit:MusicControlUnit\|audio_interface:audioInterface_instance\|i2c_counter\[9\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1575737602922 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1575737602922 "|toplevel|ControlUnit:MusicControlUnit|audio_interface:audioInterface_instance|i2c_counter[9]"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: vga_clk_instance\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: vga_clk_instance\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1575737603094 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1575737603094 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "main_clk_50 (Rise) main_clk_50 (Rise) setup and hold " "From main_clk_50 (Rise) to main_clk_50 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1575737603094 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "main_clk_50 (Fall) main_clk_50 (Rise) setup and hold " "From main_clk_50 (Fall) to main_clk_50 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1575737603094 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1575737603094 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1575737603094 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1575737603126 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 4.606 " "Worst-case setup slack is 4.606" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575737603875 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575737603875 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.606               0.000 main_clk_50  " "    4.606               0.000 main_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575737603875 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575737603875 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.396 " "Worst-case hold slack is 0.396" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575737604032 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575737604032 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.396               0.000 main_clk_50  " "    0.396               0.000 main_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575737604032 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575737604032 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 12.929 " "Worst-case recovery slack is 12.929" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575737604063 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575737604063 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.929               0.000 main_clk_50  " "   12.929               0.000 main_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575737604063 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575737604063 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 2.622 " "Worst-case removal slack is 2.622" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575737604125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575737604125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.622               0.000 main_clk_50  " "    2.622               0.000 main_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575737604125 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575737604125 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 7.510 " "Worst-case minimum pulse width slack is 7.510" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575737604125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575737604125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.510               0.000 main_clk_50  " "    7.510               0.000 main_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575737604125 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575737604125 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1575737604641 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1575737604797 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1575737609469 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ControlUnit:MusicControlUnit\|audio_interface:audioInterface_instance\|i2c_counter\[9\] " "Node: ControlUnit:MusicControlUnit\|audio_interface:audioInterface_instance\|i2c_counter\[9\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ControlUnit:MusicControlUnit\|audio_interface:audioInterface_instance\|word_count\[3\] ControlUnit:MusicControlUnit\|audio_interface:audioInterface_instance\|i2c_counter\[9\] " "Register ControlUnit:MusicControlUnit\|audio_interface:audioInterface_instance\|word_count\[3\] is being clocked by ControlUnit:MusicControlUnit\|audio_interface:audioInterface_instance\|i2c_counter\[9\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1575737611469 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1575737611469 "|toplevel|ControlUnit:MusicControlUnit|audio_interface:audioInterface_instance|i2c_counter[9]"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: vga_clk_instance\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: vga_clk_instance\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1575737611469 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1575737611469 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "main_clk_50 (Rise) main_clk_50 (Rise) setup and hold " "From main_clk_50 (Rise) to main_clk_50 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1575737611469 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "main_clk_50 (Fall) main_clk_50 (Rise) setup and hold " "From main_clk_50 (Fall) to main_clk_50 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1575737611469 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1575737611469 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 5.330 " "Worst-case setup slack is 5.330" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575737611891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575737611891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.330               0.000 main_clk_50  " "    5.330               0.000 main_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575737611891 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575737611891 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.329 " "Worst-case hold slack is 0.329" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575737612031 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575737612031 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.329               0.000 main_clk_50  " "    0.329               0.000 main_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575737612031 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575737612031 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 13.483 " "Worst-case recovery slack is 13.483" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575737612078 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575737612078 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.483               0.000 main_clk_50  " "   13.483               0.000 main_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575737612078 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575737612078 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 2.425 " "Worst-case removal slack is 2.425" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575737612109 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575737612109 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.425               0.000 main_clk_50  " "    2.425               0.000 main_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575737612109 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575737612109 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 7.766 " "Worst-case minimum pulse width slack is 7.766" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575737612125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575737612125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.766               0.000 main_clk_50  " "    7.766               0.000 main_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575737612125 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575737612125 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1575737612656 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ControlUnit:MusicControlUnit\|audio_interface:audioInterface_instance\|i2c_counter\[9\] " "Node: ControlUnit:MusicControlUnit\|audio_interface:audioInterface_instance\|i2c_counter\[9\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ControlUnit:MusicControlUnit\|audio_interface:audioInterface_instance\|word_count\[3\] ControlUnit:MusicControlUnit\|audio_interface:audioInterface_instance\|i2c_counter\[9\] " "Register ControlUnit:MusicControlUnit\|audio_interface:audioInterface_instance\|word_count\[3\] is being clocked by ControlUnit:MusicControlUnit\|audio_interface:audioInterface_instance\|i2c_counter\[9\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1575737613844 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1575737613844 "|toplevel|ControlUnit:MusicControlUnit|audio_interface:audioInterface_instance|i2c_counter[9]"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: vga_clk_instance\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: vga_clk_instance\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1575737613844 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1575737613844 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "main_clk_50 (Rise) main_clk_50 (Rise) setup and hold " "From main_clk_50 (Rise) to main_clk_50 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1575737613844 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "main_clk_50 (Fall) main_clk_50 (Rise) setup and hold " "From main_clk_50 (Fall) to main_clk_50 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1575737613844 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1575737613844 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 5.902 " "Worst-case setup slack is 5.902" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575737614000 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575737614000 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.902               0.000 main_clk_50  " "    5.902               0.000 main_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575737614000 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575737614000 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.096 " "Worst-case hold slack is 0.096" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575737614156 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575737614156 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.096               0.000 main_clk_50  " "    0.096               0.000 main_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575737614156 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575737614156 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 14.403 " "Worst-case recovery slack is 14.403" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575737614203 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575737614203 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.403               0.000 main_clk_50  " "   14.403               0.000 main_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575737614203 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575737614203 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.308 " "Worst-case removal slack is 1.308" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575737614250 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575737614250 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.308               0.000 main_clk_50  " "    1.308               0.000 main_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575737614250 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575737614250 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.148 " "Worst-case minimum pulse width slack is 8.148" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575737614265 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575737614265 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.148               0.000 main_clk_50  " "    8.148               0.000 main_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575737614265 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575737614265 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1575737615281 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1575737615297 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 54 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 54 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5227 " "Peak virtual memory: 5227 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1575737615703 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 07 10:53:35 2019 " "Processing ended: Sat Dec 07 10:53:35 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1575737615703 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1575737615703 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1575737615703 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1575737615703 ""}
