<dec f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.h' l='210' type='const llvm::TargetRegisterClass * llvm::SIRegisterInfo::getRegClassForReg(const llvm::MachineRegisterInfo &amp; MRI, llvm::Register Reg) const'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNRegBankReassign.cpp' l='403' u='c' c='_ZN12_GLOBAL__N_118GCNRegBankReassign11analyzeInstERKN4llvm12MachineInstrENS1_8RegisterEji'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFixSGPRCopies.cpp' l='840' u='c' c='_ZN12_GLOBAL__N_115SIFixSGPRCopies14processPHINodeERN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFoldOperands.cpp' l='680' u='c' c='_ZNK12_GLOBAL__N_114SIFoldOperands11foldOperandERN4llvm14MachineOperandEPNS1_12MachineInstrEiRNS1_15SmallVectorImplINS_13FoldCandidateEEERNS6_IS5_EE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='11101' u='c' c='_ZNK4llvm16SITargetLowering29AdjustInstrPostInstrSelectionERNS_12MachineInstrEPNS_6SDNodeE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='3749' u='c' c='_ZNK4llvm11SIInstrInfo17verifyInstructionERKNS_12MachineInstrERNS_9StringRefE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='4769' u='c' c='_ZNK4llvm11SIInstrInfo22legalizeGenericOperandERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPKNS_19TargetRegisterCl7166486'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='5705' u='c' c='_ZNK4llvm11SIInstrInfo10moveToVALUERNS_12MachineInstrEPNS_20MachineDominatorTreeE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp' l='800' u='c' c='_ZNK4llvm14SIRegisterInfo19buildSpillLoadStoreENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjiNS_8RegisterEbNS_10MCRegisterElPNS_17MachineM5810928'/>
<def f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp' l='2026' ll='2030' type='const llvm::TargetRegisterClass * llvm::SIRegisterInfo::getRegClassForReg(const llvm::MachineRegisterInfo &amp; MRI, llvm::Register Reg) const'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp' l='2034' u='c' c='_ZNK4llvm14SIRegisterInfo6isVGPRERKNS_19MachineRegisterInfoENS_8RegisterE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp' l='2041' u='c' c='_ZNK4llvm14SIRegisterInfo6isAGPRERKNS_19MachineRegisterInfoENS_8RegisterE'/>
