[2025-09-17 13:49:34] START suite=gap trace=429.mcf-184B
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/gap/429.mcf-184B.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000004 cycles: 5107830 heartbeat IPC: 1.958 cumulative IPC: 1.958 (Simulation time: 00 hr 01 min 37 sec)
Heartbeat CPU 0 instructions: 20000004 cycles: 8361151 heartbeat IPC: 3.074 cumulative IPC: 2.392 (Simulation time: 00 hr 02 min 50 sec)
Warmup finished CPU 0 instructions: 20000004 cycles: 8361151 cumulative IPC: 2.392 (Simulation time: 00 hr 02 min 50 sec)
Warmup complete CPU 0 instructions: 20000004 cycles: 8361151 cumulative IPC: 2.392 (Simulation time: 00 hr 02 min 50 sec)
Heartbeat CPU 0 instructions: 30000004 cycles: 74753320 heartbeat IPC: 0.1506 cumulative IPC: 0.1506 (Simulation time: 00 hr 10 min 55 sec)
Heartbeat CPU 0 instructions: 40000006 cycles: 144913437 heartbeat IPC: 0.1425 cumulative IPC: 0.1465 (Simulation time: 00 hr 20 min 20 sec)
Heartbeat CPU 0 instructions: 50000006 cycles: 214589241 heartbeat IPC: 0.1435 cumulative IPC: 0.1455 (Simulation time: 00 hr 29 min 42 sec)
Heartbeat CPU 0 instructions: 60000006 cycles: 279209531 heartbeat IPC: 0.1548 cumulative IPC: 0.1477 (Simulation time: 00 hr 37 min 32 sec)
Heartbeat CPU 0 instructions: 70000007 cycles: 351051598 heartbeat IPC: 0.1392 cumulative IPC: 0.1459 (Simulation time: 00 hr 47 min 39 sec)
Heartbeat CPU 0 instructions: 80000007 cycles: 419019471 heartbeat IPC: 0.1471 cumulative IPC: 0.1461 (Simulation time: 00 hr 56 min 43 sec)
Heartbeat CPU 0 instructions: 90000008 cycles: 481405179 heartbeat IPC: 0.1603 cumulative IPC: 0.148 (Simulation time: 01 hr 05 min 51 sec)
Heartbeat CPU 0 instructions: 100000008 cycles: 546149217 heartbeat IPC: 0.1545 cumulative IPC: 0.1488 (Simulation time: 01 hr 15 min 31 sec)
Heartbeat CPU 0 instructions: 110000010 cycles: 609850468 heartbeat IPC: 0.157 cumulative IPC: 0.1496 (Simulation time: 01 hr 25 min 13 sec)
Simulation finished CPU 0 instructions: 100000001 cycles: 665199209 cumulative IPC: 0.1503 (Simulation time: 01 hr 34 min 52 sec)
Simulation complete CPU 0 instructions: 100000001 cycles: 665199209 cumulative IPC: 0.1503 (Simulation time: 01 hr 34 min 52 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/gap/429.mcf-184B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.1503 instructions: 100000001 cycles: 665199209
CPU 0 Branch Prediction Accuracy: 88.06% MPKI: 28.7 Average ROB Occupancy at Mispredict: 44.14
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.5076
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 28.19
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 2159534
LQ_STALL: 109363
SQ_STALL: 4172


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 151.59372
REPLAY_LOAD: 68.3093
NON_REPLAY_LOAD: 19.433504

== Total ==
ADDR_TRANS: 526485
REPLAY_LOAD: 287104
NON_REPLAY_LOAD: 1345945

== Counts ==
ADDR_TRANS: 3473
REPLAY_LOAD: 4203
NON_REPLAY_LOAD: 69259

cpu0->cpu0_STLB TOTAL        ACCESS:   11322813 HIT:   10562611 MISS:     760202 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:   11322813 HIT:   10562611 MISS:     760202 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 259.4 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:   15651496 HIT:    4864001 MISS:   10787495 MSHR_MERGE:       6016
cpu0->cpu0_L2C LOAD         ACCESS:   12623644 HIT:    3437591 MISS:    9186053 MSHR_MERGE:        160
cpu0->cpu0_L2C RFO          ACCESS:     123468 HIT:      41433 MISS:      82035 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:      37756 HIT:      14889 MISS:      22867 MSHR_MERGE:       5856
cpu0->cpu0_L2C WRITE        ACCESS:    1209959 HIT:    1209917 MISS:         42 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:    1656669 HIT:     160171 MISS:    1496498 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:      20439 ISSUED:      20439 USEFUL:       3144 USELESS:       4300
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 96.62 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    1473054 HIT:    1473054 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I LOAD         ACCESS:    1473054 HIT:    1473054 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   29737197 HIT:   11897494 MISS:   17839703 MSHR_MERGE:    3418583
cpu0->cpu0_L1D LOAD         ACCESS:   25430944 HIT:    9430027 MISS:   16000917 MSHR_MERGE:    3377252
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:      32638 HIT:      15152 MISS:      17486 MSHR_MERGE:        169
cpu0->cpu0_L1D WRITE        ACCESS:    2473839 HIT:    2339543 MISS:     134296 MSHR_MERGE:      10827
cpu0->cpu0_L1D TRANSLATION  ACCESS:    1799776 HIT:     112772 MISS:    1687004 MSHR_MERGE:      30335
cpu0->cpu0_L1D PREFETCH REQUESTED:      32638 ISSUED:      32638 USEFUL:       2543 USELESS:      14709
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 79.4 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    1183116 HIT:    1183116 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB LOAD         ACCESS:    1183116 HIT:    1183116 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   27724976 HIT:   12985724 MISS:   14739252 MSHR_MERGE:    3416439
cpu0->cpu0_DTLB LOAD         ACCESS:   27724976 HIT:   12985724 MISS:   14739252 MSHR_MERGE:    3416439
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 22.22 cycles
cpu0->LLC TOTAL        ACCESS:   11687475 HIT:    3401704 MISS:    8285771 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:    9185893 HIT:    2174242 MISS:    7011651 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      82035 HIT:      18772 MISS:      63263 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:      17011 HIT:       2124 MISS:      14887 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     906038 HIT:     899685 MISS:       6353 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:    1496498 HIT:     306881 MISS:    1189617 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 107.8 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       4748
  ROW_BUFFER_MISS:    8274538
  AVG DBUS CONGESTED CYCLE: 3.99
Channel 0 WQ ROW_BUFFER_HIT:     200252
  ROW_BUFFER_MISS:     640289
  FULL:          0
Channel 0 REFRESHES ISSUED:      55434

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       867580      2858066      1878045      5403284
---------------------------------------------------------------
  STLB miss resolved @ L1D                0         2150        14648        23362       198717
  STLB miss resolved @ L2C                0         2437        21818        21656       234062
  STLB miss resolved @ LLC                0         2362        31824        66679       341958
  STLB miss resolved @ MEM                0         8453       116975       274237      1093377

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0            0            0            0            0
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0            0            0            0
  STLB miss resolved @ L2C                0            0            0            0            0
  STLB miss resolved @ LLC                0            0            0            0            0
  STLB miss resolved @ MEM                0            0            0            0            0
[2025-09-17 15:24:26] END   suite=gap trace=429.mcf-184B (rc=0)
