// Seed: 1093549774
module module_0 (
    input  wor   id_0,
    input  uwire id_1,
    output wor   id_2,
    input  wire  id_3,
    input  uwire id_4,
    input  tri   id_5
);
endmodule
module module_1 (
    output wor id_0,
    input tri id_1,
    input logic id_2,
    input supply0 id_3
);
  id_5 :
  assert property (@(id_2) -1 | 1) id_0 = 1;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_0,
      id_3,
      id_3,
      id_1
  );
  assign modCall_1.id_1 = 0;
  wire id_6;
  always if (1'd0 ? id_1 : 1) id_5 <= id_5;
endmodule
