{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 5.0 Build 148 04/26/2005 SJ Full Version " "Info: Version 5.0 Build 148 04/26/2005 SJ Full Version" {  } {  } 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 14 07:31:43 2020 " "Info: Processing started: Mon Dec 14 07:31:43 2020" {  } {  } 0}  } {  } 4}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mux_64in_1out -c mux_64in_1out " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off mux_64in_1out -c mux_64in_1out" {  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_64in_1out.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux_64in_1out.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_64in_1out " "Info: Found entity 1: mux_64in_1out" {  } { { "mux_64in_1out.bdf" "" { Schematic "E:/lab-8/mux/mux_64in_1out/mux_64in_1out.bdf" { } } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4in_1out.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux_4in_1out.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_4in_1out " "Info: Found entity 1: mux_4in_1out" {  } { { "mux_4in_1out.bdf" "" { Schematic "E:/lab-8/mux/mux_64in_1out/mux_4in_1out.bdf" { } } }  } 0}  } {  } 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "mux_64in_1out " "Info: Elaborating entity \"mux_64in_1out\" for the top level hierarchy" {  } {  } 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4in_1out mux_4in_1out:inst21 " "Info: Elaborating entity \"mux_4in_1out\" for hierarchy \"mux_4in_1out:inst21\"" {  } { { "mux_64in_1out.bdf" "inst21" { Schematic "E:/lab-8/mux/mux_64in_1out/mux_64in_1out.bdf" { { -24 808 904 136 "inst21" "" } } } }  } 0}
{ "Info" "ISCL_SCL_TM_SUMMARY" "115 " "Info: Implemented 115 device resources after synthesis - the final resource count might be different" { { "Info" "ISCL_SCL_TM_IPINS" "71 " "Info: Implemented 71 input pins" {  } {  } 0} { "Info" "ISCL_SCL_TM_OPINS" "1 " "Info: Implemented 1 output pins" {  } {  } 0} { "Info" "ISCL_SCL_TM_LCELLS" "43 " "Info: Implemented 43 logic cells" {  } {  } 0}  } {  } 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 14 07:31:44 2020 " "Info: Processing ended: Mon Dec 14 07:31:44 2020" {  } {  } 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0}  } {  } 0}
