

Microchip MPLAB XC8 Assembler V2.36 build 20220127204148 
                                                                                               Tue Oct 04 14:38:25 2022

Microchip MPLAB XC8 C Compiler v2.36 (Free license) build 20220127204148 Og1 
     1                           	processor	18F57Q43
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,delta=1
     8                           	psect	text1,global,reloc=2,class=CODE,delta=1
     9                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
    10                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    11                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    12                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    13  0000                     
    14                           ; Version 2.40
    15                           ; Generated 08/12/2021 GMT
    16                           ; 
    17                           ; Copyright Â© 2021, Microchip Technology Inc. and its subsidiaries ("Microchip")
    18                           ; All rights reserved.
    19                           ; 
    20                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    21                           ; 
    22                           ; Redistribution and use in source and binary forms, with or without modification, are
    23                           ; permitted provided that the following conditions are met:
    24                           ; 
    25                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    26                           ;        conditions and the following disclaimer.
    27                           ; 
    28                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    29                           ;        of conditions and the following disclaimer in the documentation and/or other
    30                           ;        materials provided with the distribution. Publication is not required when
    31                           ;        this file is used in an embedded application.
    32                           ; 
    33                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    34                           ;        software without specific prior written permission.
    35                           ; 
    36                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    37                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    38                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    39                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    40                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    41                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    42                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    43                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    44                           ; 
    45                           ; 
    46                           ; Code-generator required, PIC18F57Q43 Definitions
    47                           ; 
    48                           ; SFR Addresses
    49  0000                     _OSCCON1	set	173
    50  0000                     _OSCFRQ	set	177
    51                           
    52                           ; #config settings
    53                           
    54                           	psect	cinit
    55  01FFDE                     __pcinit:
    56                           	callstack 0
    57  01FFDE                     start_initialization:
    58                           	callstack 0
    59  01FFDE                     __initialization:
    60                           	callstack 0
    61  01FFDE                     end_of_initialization:
    62                           	callstack 0
    63  01FFDE                     __end_of__initialization:
    64                           	callstack 0
    65  01FFDE  0100               	movlb	0
    66  01FFE0  EFF8  F0FF         	goto	_main	;jump to C main() function
    67                           
    68                           	psect	cstackCOMRAM
    69  000000                     __pcstackCOMRAM:
    70                           	callstack 0
    71  000000                     
    72                           ; 1 bytes @ 0x0
    73 ;;
    74 ;;Main: autosize = 0, tempsize = 0, incstack = 0, save=0
    75 ;;
    76 ;; *************** function _main *****************
    77 ;; Defined at:
    78 ;;		line 14 in file "main.c"
    79 ;; Parameters:    Size  Location     Type
    80 ;;		None
    81 ;; Auto vars:     Size  Location     Type
    82 ;;		None
    83 ;; Return value:  Size  Location     Type
    84 ;;                  1    wreg      void 
    85 ;; Registers used:
    86 ;;		wreg, status,2, cstack
    87 ;; Tracked objects:
    88 ;;		On entry : 0/0
    89 ;;		On exit  : 0/0
    90 ;;		Unchanged: 0/0
    91 ;; Data sizes:     COMRAM   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK11  BANK12  BANK13  BANK14  BANK15  BANK1
      +6  BANK17  BANK18  BANK19  BANK20  BANK21  BANK22  BANK23  BANK24  BANK25  BANK26  BANK27  BANK28  BANK29  BANK30  BANK3
      +1  BANK32  BANK33  BANK34  BANK35  BANK36
    92 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
    93 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
    94 ;;      Temps:          0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
    95 ;;      Totals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
    96 ;;Total ram usage:        0 bytes
    97 ;; Hardware stack levels required when called: 1
    98 ;; This function calls:
    99 ;;		_Clock_Config
   100 ;; This function is called by:
   101 ;;		Startup code after reset
   102 ;; This function uses a non-reentrant model
   103 ;;
   104                           
   105                           	psect	text0
   106  01FFF0                     __ptext0:
   107                           	callstack 0
   108  01FFF0                     _main:
   109                           	callstack 126
   110  01FFF0                     
   111                           ;main.c: 15:     Clock_Config();
   112  01FFF0  ECF2  F0FF         	call	_Clock_Config	;wreg free
   113  01FFF4                     l7:
   114  01FFF4  EFFA  F0FF         	goto	l7
   115  01FFF8  EFFE  F0FF         	goto	start
   116  01FFFC                     __end_of_main:
   117                           	callstack 0
   118                           
   119 ;; *************** function _Clock_Config *****************
   120 ;; Defined at:
   121 ;;		line 66 in file "config.c"
   122 ;; Parameters:    Size  Location     Type
   123 ;;		None
   124 ;; Auto vars:     Size  Location     Type
   125 ;;		None
   126 ;; Return value:  Size  Location     Type
   127 ;;                  1    wreg      void 
   128 ;; Registers used:
   129 ;;		wreg, status,2
   130 ;; Tracked objects:
   131 ;;		On entry : 0/0
   132 ;;		On exit  : 0/0
   133 ;;		Unchanged: 0/0
   134 ;; Data sizes:     COMRAM   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK11  BANK12  BANK13  BANK14  BANK15  BANK1
      +6  BANK17  BANK18  BANK19  BANK20  BANK21  BANK22  BANK23  BANK24  BANK25  BANK26  BANK27  BANK28  BANK29  BANK30  BANK3
      +1  BANK32  BANK33  BANK34  BANK35  BANK36
   135 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   136 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   137 ;;      Temps:          0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   138 ;;      Totals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   139 ;;Total ram usage:        0 bytes
   140 ;; Hardware stack levels used: 1
   141 ;; This function calls:
   142 ;;		Nothing
   143 ;; This function is called by:
   144 ;;		_main
   145 ;; This function uses a non-reentrant model
   146 ;;
   147                           
   148                           	psect	text1
   149  01FFE4                     __ptext1:
   150                           	callstack 0
   151  01FFE4                     _Clock_Config:
   152                           	callstack 126
   153  01FFE4  0E60               	movlw	96
   154  01FFE6  0100               	movlb	0	; () banked
   155  01FFE8  6FAD               	movwf	173,b	;volatile
   156  01FFEA  0E08               	movlw	8
   157  01FFEC  6FB1               	movwf	177,b	;volatile
   158  01FFEE                     
   159                           ; BSR set to: 0
   160  01FFEE  0012               	return		;funcret
   161  01FFF0                     __end_of_Clock_Config:
   162                           	callstack 0
   163  0000                     
   164                           	psect	rparam
   165  0000                     
   166                           	psect	idloc
   167                           
   168                           ;Config register IDLOC0 @ 0x200000
   169                           ;	unspecified, using default values
   170  200000                     	org	2097152
   171  200000  0FFF               	dw	4095
   172                           
   173                           ;Config register IDLOC1 @ 0x200002
   174                           ;	unspecified, using default values
   175  200002                     	org	2097154
   176  200002  0FFF               	dw	4095
   177                           
   178                           ;Config register IDLOC2 @ 0x200004
   179                           ;	unspecified, using default values
   180  200004                     	org	2097156
   181  200004  0FFF               	dw	4095
   182                           
   183                           ;Config register IDLOC3 @ 0x200006
   184                           ;	unspecified, using default values
   185  200006                     	org	2097158
   186  200006  0FFF               	dw	4095
   187                           
   188                           ;Config register IDLOC4 @ 0x200008
   189                           ;	unspecified, using default values
   190  200008                     	org	2097160
   191  200008  0FFF               	dw	4095
   192                           
   193                           ;Config register IDLOC5 @ 0x20000A
   194                           ;	unspecified, using default values
   195  20000A                     	org	2097162
   196  20000A  0FFF               	dw	4095
   197                           
   198                           ;Config register IDLOC6 @ 0x20000C
   199                           ;	unspecified, using default values
   200  20000C                     	org	2097164
   201  20000C  0FFF               	dw	4095
   202                           
   203                           ;Config register IDLOC7 @ 0x20000E
   204                           ;	unspecified, using default values
   205  20000E                     	org	2097166
   206  20000E  0FFF               	dw	4095
   207                           
   208                           ;Config register IDLOC8 @ 0x200010
   209                           ;	unspecified, using default values
   210  200010                     	org	2097168
   211  200010  0FFF               	dw	4095
   212                           
   213                           ;Config register IDLOC9 @ 0x200012
   214                           ;	unspecified, using default values
   215  200012                     	org	2097170
   216  200012  0FFF               	dw	4095
   217                           
   218                           ;Config register IDLOC10 @ 0x200014
   219                           ;	unspecified, using default values
   220  200014                     	org	2097172
   221  200014  0FFF               	dw	4095
   222                           
   223                           ;Config register IDLOC11 @ 0x200016
   224                           ;	unspecified, using default values
   225  200016                     	org	2097174
   226  200016  0FFF               	dw	4095
   227                           
   228                           ;Config register IDLOC12 @ 0x200018
   229                           ;	unspecified, using default values
   230  200018                     	org	2097176
   231  200018  0FFF               	dw	4095
   232                           
   233                           ;Config register IDLOC13 @ 0x20001A
   234                           ;	unspecified, using default values
   235  20001A                     	org	2097178
   236  20001A  0FFF               	dw	4095
   237                           
   238                           ;Config register IDLOC14 @ 0x20001C
   239                           ;	unspecified, using default values
   240  20001C                     	org	2097180
   241  20001C  0FFF               	dw	4095
   242                           
   243                           ;Config register IDLOC15 @ 0x20001E
   244                           ;	unspecified, using default values
   245  20001E                     	org	2097182
   246  20001E  0FFF               	dw	4095
   247                           
   248                           ;Config register IDLOC16 @ 0x200020
   249                           ;	unspecified, using default values
   250  200020                     	org	2097184
   251  200020  0FFF               	dw	4095
   252                           
   253                           ;Config register IDLOC17 @ 0x200022
   254                           ;	unspecified, using default values
   255  200022                     	org	2097186
   256  200022  0FFF               	dw	4095
   257                           
   258                           ;Config register IDLOC18 @ 0x200024
   259                           ;	unspecified, using default values
   260  200024                     	org	2097188
   261  200024  0FFF               	dw	4095
   262                           
   263                           ;Config register IDLOC19 @ 0x200026
   264                           ;	unspecified, using default values
   265  200026                     	org	2097190
   266  200026  0FFF               	dw	4095
   267                           
   268                           ;Config register IDLOC20 @ 0x200028
   269                           ;	unspecified, using default values
   270  200028                     	org	2097192
   271  200028  0FFF               	dw	4095
   272                           
   273                           ;Config register IDLOC21 @ 0x20002A
   274                           ;	unspecified, using default values
   275  20002A                     	org	2097194
   276  20002A  0FFF               	dw	4095
   277                           
   278                           ;Config register IDLOC22 @ 0x20002C
   279                           ;	unspecified, using default values
   280  20002C                     	org	2097196
   281  20002C  0FFF               	dw	4095
   282                           
   283                           ;Config register IDLOC23 @ 0x20002E
   284                           ;	unspecified, using default values
   285  20002E                     	org	2097198
   286  20002E  0FFF               	dw	4095
   287                           
   288                           ;Config register IDLOC24 @ 0x200030
   289                           ;	unspecified, using default values
   290  200030                     	org	2097200
   291  200030  0FFF               	dw	4095
   292                           
   293                           ;Config register IDLOC25 @ 0x200032
   294                           ;	unspecified, using default values
   295  200032                     	org	2097202
   296  200032  0FFF               	dw	4095
   297                           
   298                           ;Config register IDLOC26 @ 0x200034
   299                           ;	unspecified, using default values
   300  200034                     	org	2097204
   301  200034  0FFF               	dw	4095
   302                           
   303                           ;Config register IDLOC27 @ 0x200036
   304                           ;	unspecified, using default values
   305  200036                     	org	2097206
   306  200036  0FFF               	dw	4095
   307                           
   308                           ;Config register IDLOC28 @ 0x200038
   309                           ;	unspecified, using default values
   310  200038                     	org	2097208
   311  200038  0FFF               	dw	4095
   312                           
   313                           ;Config register IDLOC29 @ 0x20003A
   314                           ;	unspecified, using default values
   315  20003A                     	org	2097210
   316  20003A  0FFF               	dw	4095
   317                           
   318                           ;Config register IDLOC30 @ 0x20003C
   319                           ;	unspecified, using default values
   320  20003C                     	org	2097212
   321  20003C  0FFF               	dw	4095
   322                           
   323                           ;Config register IDLOC31 @ 0x20003E
   324                           ;	unspecified, using default values
   325  20003E                     	org	2097214
   326  20003E  0FFF               	dw	4095
   327                           
   328                           	psect	config
   329                           
   330                           ;Config register CONFIG1 @ 0x300000
   331                           ;	External Oscillator Selection
   332                           ;	FEXTOSC = OFF, Oscillator not enabled
   333                           ;	Reset Oscillator Selection
   334                           ;	RSTOSC = HFINTOSC_64MHZ, HFINTOSC with HFFRQ = 64 MHz and CDIV = 1:1
   335  300000                     	org	3145728
   336  300000  8C                 	db	140
   337                           
   338                           ;Config register CONFIG2 @ 0x300001
   339                           ;	Clock out Enable bit
   340                           ;	CLKOUTEN = OFF, CLKOUT function is disabled
   341                           ;	PRLOCKED One-Way Set Enable bit
   342                           ;	PR1WAY = OFF, PRLOCKED bit can be set and cleared repeatedly
   343                           ;	Clock Switch Enable bit
   344                           ;	CSWEN = ON, Writing to NOSC and NDIV is allowed
   345                           ;	Fail-Safe Clock Monitor Enable bit
   346                           ;	FCMEN = OFF, Fail-Safe Clock Monitor disabled
   347  300001                     	org	3145729
   348  300001  DD                 	db	221
   349                           
   350                           ;Config register CONFIG3 @ 0x300002
   351                           ;	MCLR Enable bit
   352                           ;	MCLRE = EXTMCLR, If LVP = 0, MCLR pin is MCLR; If LVP = 1, RE3 pin function is MCLR
   353                           ;	Power-up timer selection bits
   354                           ;	PWRTS = PWRT_OFF, PWRT is disabled
   355                           ;	Multi-vector enable bit
   356                           ;	MVECEN = ON, Multi-vector enabled, Vector table used for interrupts
   357                           ;	IVTLOCK bit One-way set enable bit
   358                           ;	IVT1WAY = ON, IVTLOCKED bit can be cleared and set only once
   359                           ;	Low Power BOR Enable bit
   360                           ;	LPBOREN = OFF, Low-Power BOR disabled
   361                           ;	Brown-out Reset Enable bits
   362                           ;	BOREN = SBORDIS, Brown-out Reset enabled , SBOREN bit is ignored
   363  300002                     	org	3145730
   364  300002  FF                 	db	255
   365                           
   366                           ;Config register CONFIG4 @ 0x300003
   367                           ;	Brown-out Reset Voltage Selection bits
   368                           ;	BORV = VBOR_1P9, Brown-out Reset Voltage (VBOR) set to 1.9V
   369                           ;	ZCD Disable bit
   370                           ;	ZCD = OFF, ZCD module is disabled. ZCD can be enabled by setting the ZCDSEN bit of ZCD
      +                          CON
   371                           ;	PPSLOCK bit One-Way Set Enable bit
   372                           ;	PPS1WAY = ON, PPSLOCKED bit can be cleared and set only once; PPS registers remain loc
      +                          ked after one clear/set cycle
   373                           ;	Stack Full/Underflow Reset Enable bit
   374                           ;	STVREN = ON, Stack full/underflow will cause Reset
   375                           ;	Low Voltage Programming Enable bit
   376                           ;	LVP = ON, Low voltage programming enabled. MCLR/VPP pin function is MCLR. MCLRE config
      +                          uration bit is ignored
   377                           ;	Extended Instruction Set Enable bit
   378                           ;	XINST = OFF, Extended Instruction Set and Indexed Addressing Mode disabled
   379  300003                     	org	3145731
   380  300003  FF                 	db	255
   381                           
   382                           ;Config register CONFIG5 @ 0x300004
   383                           ;	WDT Period selection bits
   384                           ;	WDTCPS = WDTCPS_31, Divider ratio 1:65536; software control of WDTPS
   385                           ;	WDT operating mode
   386                           ;	WDTE = OFF, WDT Disabled; SWDTEN is ignored
   387  300004                     	org	3145732
   388  300004  9F                 	db	159
   389                           
   390                           ;Config register CONFIG6 @ 0x300005
   391                           ;	WDT Window Select bits
   392                           ;	WDTCWS = WDTCWS_7, window always open (100%); software control; keyed access not requi
      +                          red
   393                           ;	WDT input clock selector
   394                           ;	WDTCCS = SC, Software Control
   395  300005                     	org	3145733
   396  300005  FF                 	db	255
   397                           
   398                           ;Config register CONFIG7 @ 0x300006
   399                           ;	Boot Block Size selection bits
   400                           ;	BBSIZE = BBSIZE_512, Boot Block size is 512 words
   401                           ;	Boot Block enable bit
   402                           ;	BBEN = OFF, Boot block disabled
   403                           ;	Storage Area Flash enable bit
   404                           ;	SAFEN = OFF, SAF disabled
   405                           ;	Background Debugger
   406                           ;	DEBUG = ON, Background Debugger enabled
   407  300006                     	org	3145734
   408  300006  DF                 	db	223
   409                           
   410                           ;Config register CONFIG8 @ 0x300007
   411                           ;	Boot Block Write Protection bit
   412                           ;	WRTB = OFF, Boot Block not Write protected
   413                           ;	Configuration Register Write Protection bit
   414                           ;	WRTC = OFF, Configuration registers not Write protected
   415                           ;	Data EEPROM Write Protection bit
   416                           ;	WRTD = OFF, Data EEPROM not Write protected
   417                           ;	SAF Write protection bit
   418                           ;	WRTSAF = OFF, SAF not Write Protected
   419                           ;	Application Block write protection bit
   420                           ;	WRTAPP = OFF, Application Block not write protected
   421  300007                     	org	3145735
   422  300007  FF                 	db	255
   423                           
   424                           ; Padding undefined space
   425  300008                     	org	3145736
   426  300008  FF                 	db	255
   427                           
   428                           ;Config register CONFIG10 @ 0x300009
   429                           ;	PFM and Data EEPROM Code Protection bit
   430                           ;	CP = OFF, PFM and Data EEPROM code protection disabled
   431  300009                     	org	3145737
   432  300009  FF                 	db	255
   433                           tosu	equ	0x4FF
   434                           tosh	equ	0x4FE
   435                           tosl	equ	0x4FD
   436                           stkptr	equ	0x4FC
   437                           pclatu	equ	0x4FB
   438                           pclath	equ	0x4FA
   439                           pcl	equ	0x4F9
   440                           tblptru	equ	0x4F8
   441                           tblptrh	equ	0x4F7
   442                           tblptrl	equ	0x4F6
   443                           tablat	equ	0x4F5
   444                           prodh	equ	0x4F4
   445                           prodl	equ	0x4F3
   446                           indf0	equ	0x4EF
   447                           postinc0	equ	0x4EE
   448                           postdec0	equ	0x4ED
   449                           preinc0	equ	0x4EC
   450                           plusw0	equ	0x4EB
   451                           fsr0h	equ	0x4EA
   452                           fsr0l	equ	0x4E9
   453                           wreg	equ	0x4E8
   454                           indf1	equ	0x4E7
   455                           postinc1	equ	0x4E6
   456                           postdec1	equ	0x4E5
   457                           preinc1	equ	0x4E4
   458                           plusw1	equ	0x4E3
   459                           fsr1h	equ	0x4E2
   460                           fsr1l	equ	0x4E1
   461                           bsr	equ	0x4E0
   462                           indf2	equ	0x4DF
   463                           postinc2	equ	0x4DE
   464                           postdec2	equ	0x4DD
   465                           preinc2	equ	0x4DC
   466                           plusw2	equ	0x4DB
   467                           fsr2h	equ	0x4DA
   468                           fsr2l	equ	0x4D9
   469                           status	equ	0x4D8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           95      0       0
    BANK5           160      0       0
    BANK6           256      0       0
    BANK7           256      0       0
    BANK8           256      0       0
    BANK9           256      0       0
    BANK10          256      0       0
    BANK11          256      0       0
    BANK12          256      0       0
    BANK13          256      0       0
    BANK14          256      0       0
    BANK15          256      0       0
    BANK16          256      0       0
    BANK17          256      0       0
    BANK18          256      0       0
    BANK19          256      0       0
    BANK20          256      0       0
    BANK21          256      0       0
    BANK22          256      0       0
    BANK23          256      0       0
    BANK24          256      0       0
    BANK25          256      0       0
    BANK26          256      0       0
    BANK27          256      0       0
    BANK28          256      0       0
    BANK29          256      0       0
    BANK30          256      0       0
    BANK31          256      0       0
    BANK32          256      0       0
    BANK33          256      0       0
    BANK34          256      0       0
    BANK35          256      0       0
    BANK36          256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Critical Paths under _main in BANK8

    None.

Critical Paths under _main in BANK9

    None.

Critical Paths under _main in BANK10

    None.

Critical Paths under _main in BANK11

    None.

Critical Paths under _main in BANK12

    None.

Critical Paths under _main in BANK13

    None.

Critical Paths under _main in BANK14

    None.

Critical Paths under _main in BANK15

    None.

Critical Paths under _main in BANK16

    None.

Critical Paths under _main in BANK17

    None.

Critical Paths under _main in BANK18

    None.

Critical Paths under _main in BANK19

    None.

Critical Paths under _main in BANK20

    None.

Critical Paths under _main in BANK21

    None.

Critical Paths under _main in BANK22

    None.

Critical Paths under _main in BANK23

    None.

Critical Paths under _main in BANK24

    None.

Critical Paths under _main in BANK25

    None.

Critical Paths under _main in BANK26

    None.

Critical Paths under _main in BANK27

    None.

Critical Paths under _main in BANK28

    None.

Critical Paths under _main in BANK29

    None.

Critical Paths under _main in BANK30

    None.

Critical Paths under _main in BANK31

    None.

Critical Paths under _main in BANK32

    None.

Critical Paths under _main in BANK33

    None.

Critical Paths under _main in BANK34

    None.

Critical Paths under _main in BANK35

    None.

Critical Paths under _main in BANK36

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 0     0      0       0
                       _Clock_Config
 ---------------------------------------------------------------------------------
 (1) _Clock_Config                                         0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 1
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)
   _Clock_Config

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMRAM           5F      0       0       0        0.0%
EEDATA             400      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMRAM              5F      0       0       1        0.0%
STACK                0      0       0       2        0.0%
DATA                 0      0       0       3        0.0%
BITBANK5            A0      0       0       4        0.0%
BANK5               A0      0       0       5        0.0%
BITBANK6           100      0       0       6        0.0%
BANK6              100      0       0       7        0.0%
BITBANK7           100      0       0       8        0.0%
BANK7              100      0       0       9        0.0%
BITBANK8           100      0       0      10        0.0%
BANK8              100      0       0      11        0.0%
BITBANK9           100      0       0      12        0.0%
BANK9              100      0       0      13        0.0%
BITBANK10          100      0       0      14        0.0%
BANK10             100      0       0      15        0.0%
BITBANK11          100      0       0      16        0.0%
BANK11             100      0       0      17        0.0%
BITBANK12          100      0       0      18        0.0%
BANK12             100      0       0      19        0.0%
BITBANK13          100      0       0      20        0.0%
BANK13             100      0       0      21        0.0%
BITBANK14          100      0       0      22        0.0%
BANK14             100      0       0      23        0.0%
BITBANK15          100      0       0      24        0.0%
BANK15             100      0       0      25        0.0%
BITBANK16          100      0       0      26        0.0%
BANK16             100      0       0      27        0.0%
BITBANK17          100      0       0      28        0.0%
BANK17             100      0       0      29        0.0%
BITBANK18          100      0       0      30        0.0%
BANK18             100      0       0      31        0.0%
BITBANK19          100      0       0      32        0.0%
BANK19             100      0       0      33        0.0%
BITBANK20          100      0       0      34        0.0%
BANK20             100      0       0      35        0.0%
BITBANK21          100      0       0      36        0.0%
BANK21             100      0       0      37        0.0%
BITBANK22          100      0       0      38        0.0%
BANK22             100      0       0      39        0.0%
BITBANK23          100      0       0      40        0.0%
BANK23             100      0       0      41        0.0%
BITBANK24          100      0       0      42        0.0%
BANK24             100      0       0      43        0.0%
BITBANK25          100      0       0      44        0.0%
BANK25             100      0       0      45        0.0%
BITBANK26          100      0       0      46        0.0%
BANK26             100      0       0      47        0.0%
BITBANK27          100      0       0      48        0.0%
BANK27             100      0       0      49        0.0%
BITBANK28          100      0       0      50        0.0%
BANK28             100      0       0      51        0.0%
ABS                  0      0       0      52        0.0%
BITBANK29          100      0       0      53        0.0%
BANK29             100      0       0      54        0.0%
BITBANK30          100      0       0      55        0.0%
BANK30             100      0       0      56        0.0%
BITBANK31          100      0       0      57        0.0%
BANK31             100      0       0      58        0.0%
BITBANK32          100      0       0      59        0.0%
BANK32             100      0       0      60        0.0%
BITBANK33          100      0       0      61        0.0%
BANK33             100      0       0      62        0.0%
BITBANK34          100      0       0      63        0.0%
BANK34             100      0       0      64        0.0%
BITBANK35          100      0       0      65        0.0%
BANK35             100      0       0      66        0.0%
BITBANK36          100      0       0      67        0.0%
BANK36             100      0       0      68        0.0%
BITBIGSFR_1        100      0       0      69        0.0%
BIGRAM            1FFF      0       0      70        0.0%
BITBIGSFRhh        44E      0       0      71        0.0%
BITBIGSFRhl          3      0       0      72        0.0%
BITBIGSFRl          AD      0       0      73        0.0%
BIGSFR_1             0      0       0     200        0.0%
BIGSFR               0      0       0     200        0.0%
BITSFR_6             0      0       0     200        0.0%
SFR_6                0      0       0     200        0.0%
BITSFR_5             0      0       0     200        0.0%
SFR_5                0      0       0     200        0.0%
BITSFR_4             0      0       0     200        0.0%
SFR_4                0      0       0     200        0.0%
BITSFR_3             0      0       0     200        0.0%
SFR_3                0      0       0     200        0.0%
BITSFR_2             0      0       0     200        0.0%
SFR_2                0      0       0     200        0.0%
BITSFR_1             0      0       0     200        0.0%
SFR_1                0      0       0     200        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%


Microchip Technology PIC18 Macro Assembler V2.36 build 20220127204148 
Symbol Table                                                                                   Tue Oct 04 14:38:25 2022

                      l7 FFF4                        l8 FFF4                       l17 FFEE  
                    l693 FFE4                      l695 FFF0                     _main FFF0  
                   start FFFC             ___param_bank 000000     __end_of_Clock_Config FFF0  
                  ?_main 0000          __initialization FFDE             __end_of_main FFFC  
                 ??_main 0000            __activetblptr 000000                   _OSCFRQ 0000B1  
                 isa$std 000001               __accesstop 0560  __end_of__initialization FFDE  
          ___rparam_used 000001           __pcstackCOMRAM 0000             _Clock_Config FFE4  
                _OSCCON1 0000AD                  __Hparam 0000                  __Lparam 0000  
                __pcinit FFDE                  __ramtop 2500                  __ptext0 FFF0  
                __ptext1 FFE4     end_of_initialization FFDE      start_initialization FFDE  
               __Hrparam 0000                 __Lrparam 0000            ?_Clock_Config 0000  
               isa$xinst 000000           ??_Clock_Config 0000  
