Classic Timing Analyzer report for CAP
Sun Jul 12 14:54:39 2020
Quartus II Version 9.0 Build 132 02/25/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Parallel Compilation
  5. tpd
  6. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                              ;
+------------------------------+-------+---------------+-------------+-----------------+--------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From            ; To     ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+-----------------+--------+------------+----------+--------------+
; Worst-case tpd               ; N/A   ; None          ; 10.566 ns   ; instruction[26] ; RS1[0] ; --         ; --       ; 0            ;
; Total number of failed paths ;       ;               ;             ;                 ;        ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+-----------------+--------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------+
; tpd                                                                      ;
+-------+-------------------+-----------------+-----------------+----------+
; Slack ; Required P2P Time ; Actual P2P Time ; From            ; To       ;
+-------+-------------------+-----------------+-----------------+----------+
; N/A   ; None              ; 10.566 ns       ; instruction[26] ; RS1[0]   ;
; N/A   ; None              ; 10.530 ns       ; instruction[26] ; RS2[3]   ;
; N/A   ; None              ; 10.511 ns       ; instruction[26] ; RS1[1]   ;
; N/A   ; None              ; 10.428 ns       ; instruction[28] ; RS1[0]   ;
; N/A   ; None              ; 10.392 ns       ; instruction[28] ; RS2[3]   ;
; N/A   ; None              ; 10.373 ns       ; instruction[28] ; RS1[1]   ;
; N/A   ; None              ; 10.162 ns       ; instruction[31] ; RS1[0]   ;
; N/A   ; None              ; 10.126 ns       ; instruction[31] ; RS2[3]   ;
; N/A   ; None              ; 10.107 ns       ; instruction[31] ; RS1[1]   ;
; N/A   ; None              ; 10.103 ns       ; instruction[26] ; RS2[0]   ;
; N/A   ; None              ; 10.082 ns       ; instruction[29] ; RS1[0]   ;
; N/A   ; None              ; 10.076 ns       ; instruction[26] ; RS2[2]   ;
; N/A   ; None              ; 10.055 ns       ; instruction[30] ; RS1[0]   ;
; N/A   ; None              ; 10.046 ns       ; instruction[29] ; RS2[3]   ;
; N/A   ; None              ; 10.027 ns       ; instruction[29] ; RS1[1]   ;
; N/A   ; None              ; 10.019 ns       ; instruction[30] ; RS2[3]   ;
; N/A   ; None              ; 10.005 ns       ; instruction[26] ; RS1[2]   ;
; N/A   ; None              ; 10.000 ns       ; instruction[30] ; RS1[1]   ;
; N/A   ; None              ; 9.970 ns        ; instruction[16] ; RS1[0]   ;
; N/A   ; None              ; 9.965 ns        ; instruction[28] ; RS2[0]   ;
; N/A   ; None              ; 9.938 ns        ; instruction[28] ; RS2[2]   ;
; N/A   ; None              ; 9.867 ns        ; instruction[28] ; RS1[2]   ;
; N/A   ; None              ; 9.862 ns        ; instruction[26] ; RS2[1]   ;
; N/A   ; None              ; 9.832 ns        ; instruction[17] ; RS1[1]   ;
; N/A   ; None              ; 9.724 ns        ; instruction[28] ; RS2[1]   ;
; N/A   ; None              ; 9.699 ns        ; instruction[31] ; RS2[0]   ;
; N/A   ; None              ; 9.672 ns        ; instruction[31] ; RS2[2]   ;
; N/A   ; None              ; 9.648 ns        ; instruction[21] ; RS1[0]   ;
; N/A   ; None              ; 9.619 ns        ; instruction[29] ; RS2[0]   ;
; N/A   ; None              ; 9.601 ns        ; instruction[31] ; RS1[2]   ;
; N/A   ; None              ; 9.592 ns        ; instruction[30] ; RS2[0]   ;
; N/A   ; None              ; 9.592 ns        ; instruction[29] ; RS2[2]   ;
; N/A   ; None              ; 9.565 ns        ; instruction[30] ; RS2[2]   ;
; N/A   ; None              ; 9.521 ns        ; instruction[29] ; RS1[2]   ;
; N/A   ; None              ; 9.494 ns        ; instruction[30] ; RS1[2]   ;
; N/A   ; None              ; 9.467 ns        ; instruction[16] ; RS2[0]   ;
; N/A   ; None              ; 9.458 ns        ; instruction[31] ; RS2[1]   ;
; N/A   ; None              ; 9.378 ns        ; instruction[29] ; RS2[1]   ;
; N/A   ; None              ; 9.362 ns        ; instruction[26] ; Rdest[4] ;
; N/A   ; None              ; 9.351 ns        ; instruction[30] ; RS2[1]   ;
; N/A   ; None              ; 9.347 ns        ; instruction[26] ; RS1[4]   ;
; N/A   ; None              ; 9.330 ns        ; instruction[26] ; RS2[4]   ;
; N/A   ; None              ; 9.325 ns        ; instruction[26] ; Rdest[2] ;
; N/A   ; None              ; 9.282 ns        ; instruction[28] ; Rdest[4] ;
; N/A   ; None              ; 9.245 ns        ; instruction[29] ; Rdest[4] ;
; N/A   ; None              ; 9.240 ns        ; instruction[28] ; Rdest[2] ;
; N/A   ; None              ; 9.237 ns        ; instruction[11] ; RS2[0]   ;
; N/A   ; None              ; 9.233 ns        ; instruction[19] ; RS2[3]   ;
; N/A   ; None              ; 9.209 ns        ; instruction[28] ; RS1[4]   ;
; N/A   ; None              ; 9.207 ns        ; instruction[29] ; Rdest[2] ;
; N/A   ; None              ; 9.192 ns        ; instruction[28] ; RS2[4]   ;
; N/A   ; None              ; 9.168 ns        ; instruction[26] ; RS1[3]   ;
; N/A   ; None              ; 9.159 ns        ; instruction[30] ; Rdest[4] ;
; N/A   ; None              ; 9.119 ns        ; instruction[30] ; Rdest[2] ;
; N/A   ; None              ; 9.105 ns        ; instruction[31] ; Rdest[4] ;
; N/A   ; None              ; 9.091 ns        ; instruction[18] ; RS2[2]   ;
; N/A   ; None              ; 9.064 ns        ; instruction[31] ; Rdest[2] ;
; N/A   ; None              ; 9.044 ns        ; instruction[22] ; RS1[1]   ;
; N/A   ; None              ; 9.030 ns        ; instruction[28] ; RS1[3]   ;
; N/A   ; None              ; 9.014 ns        ; instruction[18] ; RS1[2]   ;
; N/A   ; None              ; 8.997 ns        ; instruction[13] ; RS2[2]   ;
; N/A   ; None              ; 8.943 ns        ; instruction[31] ; RS1[4]   ;
; N/A   ; None              ; 8.926 ns        ; instruction[31] ; RS2[4]   ;
; N/A   ; None              ; 8.863 ns        ; instruction[29] ; RS1[4]   ;
; N/A   ; None              ; 8.846 ns        ; instruction[29] ; RS2[4]   ;
; N/A   ; None              ; 8.836 ns        ; instruction[30] ; RS1[4]   ;
; N/A   ; None              ; 8.836 ns        ; instruction[25] ; Rdest[4] ;
; N/A   ; None              ; 8.819 ns        ; instruction[30] ; RS2[4]   ;
; N/A   ; None              ; 8.764 ns        ; instruction[31] ; RS1[3]   ;
; N/A   ; None              ; 8.753 ns        ; instruction[26] ; Rdest[0] ;
; N/A   ; None              ; 8.684 ns        ; instruction[29] ; RS1[3]   ;
; N/A   ; None              ; 8.657 ns        ; instruction[30] ; RS1[3]   ;
; N/A   ; None              ; 8.605 ns        ; instruction[29] ; Rdest[0] ;
; N/A   ; None              ; 8.538 ns        ; instruction[28] ; Rdest[0] ;
; N/A   ; None              ; 8.501 ns        ; instruction[21] ; Rdest[0] ;
; N/A   ; None              ; 8.460 ns        ; instruction[20] ; RS1[4]   ;
; N/A   ; None              ; 8.454 ns        ; instruction[26] ; Rdest[3] ;
; N/A   ; None              ; 8.410 ns        ; instruction[25] ; RS1[4]   ;
; N/A   ; None              ; 8.409 ns        ; instruction[17] ; RS2[1]   ;
; N/A   ; None              ; 8.388 ns        ; instruction[26] ; Rdest[1] ;
; N/A   ; None              ; 8.375 ns        ; instruction[28] ; Rdest[3] ;
; N/A   ; None              ; 8.351 ns        ; instruction[15] ; RS2[4]   ;
; N/A   ; None              ; 8.337 ns        ; instruction[29] ; Rdest[3] ;
; N/A   ; None              ; 8.305 ns        ; instruction[28] ; Rdest[1] ;
; N/A   ; None              ; 8.290 ns        ; instruction[30] ; Rdest[0] ;
; N/A   ; None              ; 8.270 ns        ; instruction[29] ; Rdest[1] ;
; N/A   ; None              ; 8.264 ns        ; instruction[31] ; Rdest[0] ;
; N/A   ; None              ; 8.251 ns        ; instruction[30] ; Rdest[3] ;
; N/A   ; None              ; 8.197 ns        ; instruction[31] ; Rdest[3] ;
; N/A   ; None              ; 8.182 ns        ; instruction[30] ; Rdest[1] ;
; N/A   ; None              ; 8.127 ns        ; instruction[31] ; Rdest[1] ;
; N/A   ; None              ; 8.124 ns        ; instruction[12] ; RS2[1]   ;
; N/A   ; None              ; 8.067 ns        ; instruction[20] ; RS2[4]   ;
; N/A   ; None              ; 8.060 ns        ; instruction[24] ; Rdest[3] ;
; N/A   ; None              ; 7.977 ns        ; instruction[24] ; RS1[3]   ;
; N/A   ; None              ; 7.865 ns        ; instruction[19] ; RS1[3]   ;
; N/A   ; None              ; 7.708 ns        ; instruction[22] ; Rdest[1] ;
; N/A   ; None              ; 6.565 ns        ; instruction[23] ; Rdest[2] ;
; N/A   ; None              ; 6.451 ns        ; instruction[23] ; RS1[2]   ;
; N/A   ; None              ; 6.252 ns        ; instruction[14] ; RS2[3]   ;
+-------+-------------------+-----------------+-----------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition
    Info: Processing started: Sun Jul 12 14:54:39 2020
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off CAP -c CAP --timing_analysis_only
Info: Longest tpd from source pin "instruction[26]" to destination pin "RS1[0]" is 10.566 ns
    Info: 1: + IC(0.000 ns) + CELL(0.762 ns) = 0.762 ns; Loc. = PIN_C10; Fanout = 6; PIN Node = 'instruction[26]'
    Info: 2: + IC(4.535 ns) + CELL(0.366 ns) = 5.663 ns; Loc. = LCCOMB_X18_Y19_N16; Fanout = 10; COMB Node = 'inst5~0'
    Info: 3: + IC(0.300 ns) + CELL(0.366 ns) = 6.329 ns; Loc. = LCCOMB_X18_Y19_N22; Fanout = 1; COMB Node = 'mux5x2x1:inst|lpm_mux:lpm_mux_component|mux_rnc:auto_generated|l1_w0_n0_mux_dataout~2'
    Info: 4: + IC(2.191 ns) + CELL(2.046 ns) = 10.566 ns; Loc. = PIN_Y9; Fanout = 0; PIN Node = 'RS1[0]'
    Info: Total cell delay = 3.540 ns ( 33.50 % )
    Info: Total interconnect delay = 7.026 ns ( 66.50 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 197 megabytes
    Info: Processing ended: Sun Jul 12 14:54:39 2020
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


