#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x7fdbb2604760 .scope module, "top" "top" 2 1;
 .timescale 0 0;
v0x7fdbb2618d20_0 .var "clk", 0 0;
S_0x7fdbb26078c0 .scope module, "PROCESS" "process" 2 15, 3 2 0, S_0x7fdbb2604760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
v0x7fdbb2617f00_0 .net "clk", 0 0, v0x7fdbb2618d20_0;  1 drivers
v0x7fdbb2617f90_0 .var "counter", 2 0;
v0x7fdbb2618020_0 .var "instruction", 31 0;
v0x7fdbb26180b0_0 .var "instruction_valid", 0 0;
v0x7fdbb2618140 .array "memory", 6 0, 31 0;
v0x7fdbb2618210_0 .var "opcode", 0 0;
v0x7fdbb26182b0_0 .var/s "operand1", 7 0;
v0x7fdbb2618360_0 .var/s "operand2", 7 0;
v0x7fdbb2618410_0 .var "program_counter", 2 0;
v0x7fdbb2618520_0 .var "read1Addr", 4 0;
v0x7fdbb26185e0_0 .var "read1Valid", 0 0;
v0x7fdbb2618670_0 .net "read1Value", 7 0, v0x7fdbb2617820_0;  1 drivers
v0x7fdbb2618700_0 .var "read2Addr", 4 0;
v0x7fdbb26187b0_0 .var "read2Valid", 0 0;
v0x7fdbb2618860_0 .net "read2Value", 7 0, v0x7fdbb2617a60_0;  1 drivers
v0x7fdbb2618910_0 .var/s "res", 7 0;
v0x7fdbb26189a0_0 .var "state", 2 0;
v0x7fdbb2618b40_0 .var "writeAddr", 4 0;
v0x7fdbb2618c00_0 .var "writeValid", 0 0;
v0x7fdbb2618c90_0 .var "writeValue", 7 0;
S_0x7fdbb2607a30 .scope module, "REG1" "register_file" 3 51, 4 1 0, S_0x7fdbb26078c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 5 "read1Addr";
    .port_info 2 /INPUT 5 "read2Addr";
    .port_info 3 /INPUT 5 "writeAddr";
    .port_info 4 /INPUT 8 "writeValue";
    .port_info 5 /INPUT 1 "read1Valid";
    .port_info 6 /INPUT 1 "read2Valid";
    .port_info 7 /INPUT 1 "writeValid";
    .port_info 8 /OUTPUT 8 "read1Value";
    .port_info 9 /OUTPUT 8 "read2Value";
v0x7fdbb26048d0_0 .net "clk", 0 0, v0x7fdbb2618d20_0;  alias, 1 drivers
o0x7fdbb2732038 .functor BUFZ 2, C4<zz>; HiZ drive
v0x7fdbb2617610_0 .net "current_state", 1 0, o0x7fdbb2732038;  0 drivers
v0x7fdbb26176c0_0 .net "read1Addr", 4 0, v0x7fdbb2618520_0;  1 drivers
v0x7fdbb2617780_0 .net "read1Valid", 0 0, v0x7fdbb26185e0_0;  1 drivers
v0x7fdbb2617820_0 .var "read1Value", 7 0;
v0x7fdbb2617910_0 .net "read2Addr", 4 0, v0x7fdbb2618700_0;  1 drivers
v0x7fdbb26179c0_0 .net "read2Valid", 0 0, v0x7fdbb26187b0_0;  1 drivers
v0x7fdbb2617a60_0 .var "read2Value", 7 0;
v0x7fdbb2617b10 .array "regfile", 31 0, 7 0;
v0x7fdbb2617c20_0 .net "writeAddr", 4 0, v0x7fdbb2618b40_0;  1 drivers
v0x7fdbb2617cc0_0 .net "writeValid", 0 0, v0x7fdbb2618c00_0;  1 drivers
v0x7fdbb2617d60_0 .net "writeValue", 7 0, v0x7fdbb2618c90_0;  1 drivers
E_0x7fdbb2605af0 .event posedge, v0x7fdbb26048d0_0;
    .scope S_0x7fdbb2607a30;
T_0 ;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fdbb2617b10, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fdbb2617b10, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fdbb2617b10, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fdbb2617b10, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fdbb2617b10, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fdbb2617b10, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fdbb2617b10, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fdbb2617b10, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fdbb2617b10, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fdbb2617b10, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fdbb2617b10, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fdbb2617b10, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fdbb2617b10, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fdbb2617b10, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fdbb2617b10, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fdbb2617b10, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fdbb2617b10, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fdbb2617b10, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fdbb2617b10, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fdbb2617b10, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fdbb2617b10, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fdbb2617b10, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fdbb2617b10, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fdbb2617b10, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fdbb2617b10, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fdbb2617b10, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fdbb2617b10, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fdbb2617b10, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fdbb2617b10, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fdbb2617b10, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fdbb2617b10, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fdbb2617b10, 4, 0;
    %end;
    .thread T_0;
    .scope S_0x7fdbb2607a30;
T_1 ;
    %wait E_0x7fdbb2605af0;
    %load/vec4 v0x7fdbb2617780_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %load/vec4 v0x7fdbb26176c0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7fdbb2617b10, 4;
    %assign/vec4 v0x7fdbb2617820_0, 0;
T_1.0 ;
    %load/vec4 v0x7fdbb26179c0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.2, 4;
    %load/vec4 v0x7fdbb2617910_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7fdbb2617b10, 4;
    %assign/vec4 v0x7fdbb2617a60_0, 0;
T_1.2 ;
    %load/vec4 v0x7fdbb2617cc0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.4, 4;
    %load/vec4 v0x7fdbb2617d60_0;
    %load/vec4 v0x7fdbb2617c20_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fdbb2617b10, 0, 4;
T_1.4 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fdbb26078c0;
T_2 ;
    %vpi_call 3 32 "$display", "*************\012**DEBUGGING**\012*************" {0 0 0};
    %pushi/vec4 604045357, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fdbb2618140, 4, 0;
    %pushi/vec4 604176364, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fdbb2618140, 4, 0;
    %pushi/vec4 604241860, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fdbb2618140, 4, 0;
    %pushi/vec4 604241950, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fdbb2618140, 4, 0;
    %pushi/vec4 2238497, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fdbb2618140, 4, 0;
    %pushi/vec4 6565921, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fdbb2618140, 4, 0;
    %pushi/vec4 10889251, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fdbb2618140, 4, 0;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fdbb2618410_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fdbb26189a0_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fdbb2617f90_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdbb26185e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdbb26187b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdbb2618c00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdbb26180b0_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0x7fdbb26078c0;
T_3 ;
    %wait E_0x7fdbb2605af0;
    %load/vec4 v0x7fdbb2617f90_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.0, 4;
    %load/vec4 v0x7fdbb26189a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %jmp T_3.8;
T_3.2 ;
    %load/vec4 v0x7fdbb2618410_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x7fdbb2618140, 4;
    %store/vec4 v0x7fdbb2618020_0, 0, 32;
    %vpi_call 3 60 "$display", "instruction: %b", v0x7fdbb2618020_0 {0 0 0};
    %load/vec4 v0x7fdbb2618410_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x7fdbb2618410_0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdbb26180b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdbb2618c00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdbb26185e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdbb26187b0_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x7fdbb26189a0_0, 0;
    %jmp T_3.8;
T_3.3 ;
    %vpi_call 3 70 "$display", "program counter: %d", v0x7fdbb2618410_0 {0 0 0};
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7fdbb2617f90_0, 0, 3;
    %load/vec4 v0x7fdbb2618020_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_3.9, 4;
    %load/vec4 v0x7fdbb2618020_0;
    %parti/s 5, 21, 6;
    %store/vec4 v0x7fdbb2618520_0, 0, 5;
    %load/vec4 v0x7fdbb2618020_0;
    %parti/s 5, 16, 6;
    %store/vec4 v0x7fdbb2618700_0, 0, 5;
    %load/vec4 v0x7fdbb2618020_0;
    %parti/s 5, 11, 5;
    %store/vec4 v0x7fdbb2618b40_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdbb26185e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdbb26187b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdbb2618c00_0, 0, 1;
    %load/vec4 v0x7fdbb2618020_0;
    %parti/s 6, 0, 2;
    %cmpi/e 33, 0, 6;
    %jmp/0xz  T_3.11, 4;
    %vpi_call 3 81 "$display", "operation: addu" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdbb2618210_0, 0, 1;
    %jmp T_3.12;
T_3.11 ;
    %load/vec4 v0x7fdbb2618020_0;
    %parti/s 6, 0, 2;
    %cmpi/e 35, 0, 6;
    %jmp/0xz  T_3.13, 4;
    %vpi_call 3 85 "$display", "operation: subu" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdbb2618210_0, 0, 1;
T_3.13 ;
T_3.12 ;
    %jmp T_3.10;
T_3.9 ;
    %load/vec4 v0x7fdbb2618020_0;
    %parti/s 6, 26, 6;
    %cmpi/e 9, 0, 6;
    %jmp/0xz  T_3.15, 4;
    %vpi_call 3 90 "$display", "Operation: addiu" {0 0 0};
    %load/vec4 v0x7fdbb2618020_0;
    %parti/s 5, 21, 6;
    %store/vec4 v0x7fdbb2618520_0, 0, 5;
    %load/vec4 v0x7fdbb2618020_0;
    %parti/s 5, 16, 6;
    %store/vec4 v0x7fdbb2618b40_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdbb26185e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdbb26187b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdbb2618c00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdbb2618210_0, 0, 1;
T_3.15 ;
T_3.10 ;
    %vpi_call 3 99 "$display", "readadr1, readadr2, writeadr: %d, %d , %d", v0x7fdbb2618520_0, v0x7fdbb2618700_0, v0x7fdbb2618b40_0 {0 0 0};
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x7fdbb26189a0_0, 0;
    %jmp T_3.8;
T_3.4 ;
    %load/vec4 v0x7fdbb2618020_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_3.17, 4;
    %load/vec4 v0x7fdbb2618670_0;
    %assign/vec4 v0x7fdbb26182b0_0, 0;
    %load/vec4 v0x7fdbb2618860_0;
    %assign/vec4 v0x7fdbb2618360_0, 0;
    %jmp T_3.18;
T_3.17 ;
    %load/vec4 v0x7fdbb2618020_0;
    %parti/s 6, 26, 6;
    %cmpi/e 9, 0, 6;
    %jmp/0xz  T_3.19, 4;
    %load/vec4 v0x7fdbb2618670_0;
    %assign/vec4 v0x7fdbb26182b0_0, 0;
    %load/vec4 v0x7fdbb2618020_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v0x7fdbb2618360_0, 0;
T_3.19 ;
T_3.18 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdbb26185e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdbb26187b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdbb2618c00_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x7fdbb26189a0_0, 0;
    %jmp T_3.8;
T_3.5 ;
    %load/vec4 v0x7fdbb2618020_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_3.21, 4;
    %load/vec4 v0x7fdbb2618020_0;
    %parti/s 6, 0, 2;
    %cmpi/e 33, 0, 6;
    %jmp/0xz  T_3.23, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdbb26180b0_0, 0, 1;
    %jmp T_3.24;
T_3.23 ;
    %load/vec4 v0x7fdbb2618020_0;
    %parti/s 6, 0, 2;
    %cmpi/e 35, 0, 6;
    %jmp/0xz  T_3.25, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdbb26180b0_0, 0, 1;
T_3.25 ;
T_3.24 ;
    %jmp T_3.22;
T_3.21 ;
    %load/vec4 v0x7fdbb2618020_0;
    %parti/s 6, 26, 6;
    %cmpi/e 9, 0, 6;
    %jmp/0xz  T_3.27, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdbb26180b0_0, 0, 1;
T_3.27 ;
T_3.22 ;
    %vpi_call 3 130 "$display", "operand1, operand2: %d, %d", v0x7fdbb26182b0_0, v0x7fdbb2618360_0 {0 0 0};
    %load/vec4 v0x7fdbb26180b0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.29, 4;
    %load/vec4 v0x7fdbb2618210_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.31, 4;
    %load/vec4 v0x7fdbb26182b0_0;
    %load/vec4 v0x7fdbb2618360_0;
    %add;
    %assign/vec4 v0x7fdbb2618910_0, 0;
    %jmp T_3.32;
T_3.31 ;
    %load/vec4 v0x7fdbb26182b0_0;
    %load/vec4 v0x7fdbb2618360_0;
    %sub;
    %assign/vec4 v0x7fdbb2618910_0, 0;
T_3.32 ;
T_3.29 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x7fdbb26189a0_0, 0;
    %jmp T_3.8;
T_3.6 ;
    %vpi_call 3 142 "$display", "result: %d", v0x7fdbb2618910_0 {0 0 0};
    %load/vec4 v0x7fdbb26180b0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fdbb2618b40_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.33, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7fdbb2617f90_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdbb2618c00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdbb26185e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdbb26187b0_0, 0, 1;
    %load/vec4 v0x7fdbb2618910_0;
    %store/vec4 v0x7fdbb2618c90_0, 0, 8;
    %vpi_call 3 149 "$display", "would write to destination register" {0 0 0};
T_3.33 ;
    %load/vec4 v0x7fdbb2618410_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %jmp/0xz  T_3.35, 5;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fdbb26189a0_0, 0;
    %jmp T_3.36;
T_3.35 ;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x7fdbb26189a0_0, 0;
T_3.36 ;
    %vpi_call 3 157 "$display", "-----------------" {0 0 0};
    %jmp T_3.8;
T_3.7 ;
    %vpi_call 3 160 "$display", "**********\012**FINISH**\012**********" {0 0 0};
    %vpi_call 3 161 "$display", "contents of OUTPUT_REG: %d", v0x7fdbb2618910_0 {0 0 0};
    %vpi_call 3 162 "$finish" {0 0 0};
    %jmp T_3.8;
T_3.8 ;
    %pop/vec4 1;
T_3.0 ;
    %load/vec4 v0x7fdbb2617f90_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_3.37, 5;
    %load/vec4 v0x7fdbb2617f90_0;
    %subi 1, 0, 3;
    %assign/vec4 v0x7fdbb2617f90_0, 0;
T_3.37 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7fdbb2604760;
T_4 ;
T_4.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdbb2618d20_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdbb2618d20_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdbb2618d20_0, 0, 1;
    %jmp T_4.0;
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "A7Q2_top.v";
    "A7Q2_process.v";
    "A7Q2_register_file.v";
