<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › powerpc › include › asm › cell-pmu.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>cell-pmu.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Cell Broadband Engine Performance Monitor</span>
<span class="cm"> *</span>
<span class="cm"> * (C) Copyright IBM Corporation 2006</span>
<span class="cm"> *</span>
<span class="cm"> * Author:</span>
<span class="cm"> *   David Erb (djerb@us.ibm.com)</span>
<span class="cm"> *   Kevin Corry (kevcorry@us.ibm.com)</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License as published by</span>
<span class="cm"> * the Free Software Foundation; either version 2, or (at your option)</span>
<span class="cm"> * any later version.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is distributed in the hope that it will be useful,</span>
<span class="cm"> * but WITHOUT ANY WARRANTY; without even the implied warranty of</span>
<span class="cm"> * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</span>
<span class="cm"> * GNU General Public License for more details.</span>
<span class="cm"> *</span>
<span class="cm"> * You should have received a copy of the GNU General Public License</span>
<span class="cm"> * along with this program; if not, write to the Free Software</span>
<span class="cm"> * Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.</span>
<span class="cm"> */</span>

<span class="cp">#ifndef __ASM_CELL_PMU_H__</span>
<span class="cp">#define __ASM_CELL_PMU_H__</span>

<span class="cm">/* The Cell PMU has four hardware performance counters, which can be</span>
<span class="cm"> * configured as four 32-bit counters or eight 16-bit counters.</span>
<span class="cm"> */</span>
<span class="cp">#define NR_PHYS_CTRS 4</span>
<span class="cp">#define NR_CTRS      (NR_PHYS_CTRS * 2)</span>

<span class="cm">/* Macros for the pm_control register. */</span>
<span class="cp">#define CBE_PM_16BIT_CTR(ctr)              (1 &lt;&lt; (24 - ((ctr) &amp; (NR_PHYS_CTRS - 1))))</span>
<span class="cp">#define CBE_PM_ENABLE_PERF_MON             0x80000000</span>
<span class="cp">#define CBE_PM_STOP_AT_MAX                 0x40000000</span>
<span class="cp">#define CBE_PM_TRACE_MODE_GET(pm_control)  (((pm_control) &gt;&gt; 28) &amp; 0x3)</span>
<span class="cp">#define CBE_PM_TRACE_MODE_SET(mode)        (((mode)  &amp; 0x3) &lt;&lt; 28)</span>
<span class="cp">#define CBE_PM_TRACE_BUF_OVFLW(bit)        (((bit) &amp; 0x1) &lt;&lt; 17)</span>
<span class="cp">#define CBE_PM_COUNT_MODE_SET(count)       (((count) &amp; 0x3) &lt;&lt; 18)</span>
<span class="cp">#define CBE_PM_FREEZE_ALL_CTRS             0x00100000</span>
<span class="cp">#define CBE_PM_ENABLE_EXT_TRACE            0x00008000</span>
<span class="cp">#define CBE_PM_SPU_ADDR_TRACE_SET(msk)     (((msk) &amp; 0x3) &lt;&lt; 9)</span>

<span class="cm">/* Macros for the trace_address register. */</span>
<span class="cp">#define CBE_PM_TRACE_BUF_FULL              0x00000800</span>
<span class="cp">#define CBE_PM_TRACE_BUF_EMPTY             0x00000400</span>
<span class="cp">#define CBE_PM_TRACE_BUF_DATA_COUNT(ta)    ((ta) &amp; 0x3ff)</span>
<span class="cp">#define CBE_PM_TRACE_BUF_MAX_COUNT         0x400</span>

<span class="cm">/* Macros for the pm07_control registers. */</span>
<span class="cp">#define CBE_PM_CTR_INPUT_MUX(pm07_control) (((pm07_control) &gt;&gt; 26) &amp; 0x3f)</span>
<span class="cp">#define CBE_PM_CTR_INPUT_CONTROL           0x02000000</span>
<span class="cp">#define CBE_PM_CTR_POLARITY                0x01000000</span>
<span class="cp">#define CBE_PM_CTR_COUNT_CYCLES            0x00800000</span>
<span class="cp">#define CBE_PM_CTR_ENABLE                  0x00400000</span>
<span class="cp">#define PM07_CTR_INPUT_MUX(x)              (((x) &amp; 0x3F) &lt;&lt; 26)</span>
<span class="cp">#define PM07_CTR_INPUT_CONTROL(x)          (((x) &amp; 1) &lt;&lt; 25)</span>
<span class="cp">#define PM07_CTR_POLARITY(x)               (((x) &amp; 1) &lt;&lt; 24)</span>
<span class="cp">#define PM07_CTR_COUNT_CYCLES(x)           (((x) &amp; 1) &lt;&lt; 23)</span>
<span class="cp">#define PM07_CTR_ENABLE(x)                 (((x) &amp; 1) &lt;&lt; 22)</span>

<span class="cm">/* Macros for the pm_status register. */</span>
<span class="cp">#define CBE_PM_CTR_OVERFLOW_INTR(ctr)      (1 &lt;&lt; (31 - ((ctr) &amp; 7)))</span>

<span class="k">enum</span> <span class="n">pm_reg_name</span> <span class="p">{</span>
	<span class="n">group_control</span><span class="p">,</span>
	<span class="n">debug_bus_control</span><span class="p">,</span>
	<span class="n">trace_address</span><span class="p">,</span>
	<span class="n">ext_tr_timer</span><span class="p">,</span>
	<span class="n">pm_status</span><span class="p">,</span>
	<span class="n">pm_control</span><span class="p">,</span>
	<span class="n">pm_interval</span><span class="p">,</span>
	<span class="n">pm_start_stop</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/* Routines for reading/writing the PMU registers. */</span>
<span class="k">extern</span> <span class="n">u32</span>  <span class="n">cbe_read_phys_ctr</span><span class="p">(</span><span class="n">u32</span> <span class="n">cpu</span><span class="p">,</span> <span class="n">u32</span> <span class="n">phys_ctr</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">cbe_write_phys_ctr</span><span class="p">(</span><span class="n">u32</span> <span class="n">cpu</span><span class="p">,</span> <span class="n">u32</span> <span class="n">phys_ctr</span><span class="p">,</span> <span class="n">u32</span> <span class="n">val</span><span class="p">);</span>
<span class="k">extern</span> <span class="n">u32</span>  <span class="n">cbe_read_ctr</span><span class="p">(</span><span class="n">u32</span> <span class="n">cpu</span><span class="p">,</span> <span class="n">u32</span> <span class="n">ctr</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">cbe_write_ctr</span><span class="p">(</span><span class="n">u32</span> <span class="n">cpu</span><span class="p">,</span> <span class="n">u32</span> <span class="n">ctr</span><span class="p">,</span> <span class="n">u32</span> <span class="n">val</span><span class="p">);</span>

<span class="k">extern</span> <span class="n">u32</span>  <span class="n">cbe_read_pm07_control</span><span class="p">(</span><span class="n">u32</span> <span class="n">cpu</span><span class="p">,</span> <span class="n">u32</span> <span class="n">ctr</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">cbe_write_pm07_control</span><span class="p">(</span><span class="n">u32</span> <span class="n">cpu</span><span class="p">,</span> <span class="n">u32</span> <span class="n">ctr</span><span class="p">,</span> <span class="n">u32</span> <span class="n">val</span><span class="p">);</span>
<span class="k">extern</span> <span class="n">u32</span>  <span class="n">cbe_read_pm</span><span class="p">(</span><span class="n">u32</span> <span class="n">cpu</span><span class="p">,</span> <span class="k">enum</span> <span class="n">pm_reg_name</span> <span class="n">reg</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">cbe_write_pm</span><span class="p">(</span><span class="n">u32</span> <span class="n">cpu</span><span class="p">,</span> <span class="k">enum</span> <span class="n">pm_reg_name</span> <span class="n">reg</span><span class="p">,</span> <span class="n">u32</span> <span class="n">val</span><span class="p">);</span>

<span class="k">extern</span> <span class="n">u32</span>  <span class="n">cbe_get_ctr_size</span><span class="p">(</span><span class="n">u32</span> <span class="n">cpu</span><span class="p">,</span> <span class="n">u32</span> <span class="n">phys_ctr</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">cbe_set_ctr_size</span><span class="p">(</span><span class="n">u32</span> <span class="n">cpu</span><span class="p">,</span> <span class="n">u32</span> <span class="n">phys_ctr</span><span class="p">,</span> <span class="n">u32</span> <span class="n">ctr_size</span><span class="p">);</span>

<span class="k">extern</span> <span class="kt">void</span> <span class="n">cbe_enable_pm</span><span class="p">(</span><span class="n">u32</span> <span class="n">cpu</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">cbe_disable_pm</span><span class="p">(</span><span class="n">u32</span> <span class="n">cpu</span><span class="p">);</span>

<span class="k">extern</span> <span class="kt">void</span> <span class="n">cbe_read_trace_buffer</span><span class="p">(</span><span class="n">u32</span> <span class="n">cpu</span><span class="p">,</span> <span class="n">u64</span> <span class="o">*</span><span class="n">buf</span><span class="p">);</span>

<span class="k">extern</span> <span class="kt">void</span> <span class="n">cbe_enable_pm_interrupts</span><span class="p">(</span><span class="n">u32</span> <span class="n">cpu</span><span class="p">,</span> <span class="n">u32</span> <span class="kr">thread</span><span class="p">,</span> <span class="n">u32</span> <span class="n">mask</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">cbe_disable_pm_interrupts</span><span class="p">(</span><span class="n">u32</span> <span class="n">cpu</span><span class="p">);</span>
<span class="k">extern</span> <span class="n">u32</span>  <span class="n">cbe_get_and_clear_pm_interrupts</span><span class="p">(</span><span class="n">u32</span> <span class="n">cpu</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">cbe_sync_irq</span><span class="p">(</span><span class="kt">int</span> <span class="n">node</span><span class="p">);</span>

<span class="cp">#define CBE_COUNT_SUPERVISOR_MODE       0</span>
<span class="cp">#define CBE_COUNT_HYPERVISOR_MODE       1</span>
<span class="cp">#define CBE_COUNT_PROBLEM_MODE          2</span>
<span class="cp">#define CBE_COUNT_ALL_MODES             3</span>

<span class="cp">#endif </span><span class="cm">/* __ASM_CELL_PMU_H__ */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
