// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module compute_engine_32_1 (
        ap_clk,
        ap_rst,
        b_V,
        w_V,
        ap_return
);


input   ap_clk;
input   ap_rst;
input  [31:0] b_V;
input  [31:0] w_V;
output  [5:0] ap_return;

wire   [4:0] add_ln700_589_fu_1234_p2;
reg   [4:0] add_ln700_589_reg_1398;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_pp0_stage0_11001;
wire   [4:0] add_ln700_604_fu_1380_p2;
reg   [4:0] add_ln700_604_reg_1403;
wire    ap_block_pp0_stage0;
wire   [11:0] trunc_ln769_20_fu_270_p1;
wire   [12:0] trunc_ln769_19_fu_266_p1;
wire   [13:0] trunc_ln769_18_fu_262_p1;
wire   [14:0] trunc_ln769_17_fu_258_p1;
wire   [15:0] trunc_ln769_16_fu_254_p1;
wire   [16:0] trunc_ln769_15_fu_250_p1;
wire   [17:0] trunc_ln769_14_fu_246_p1;
wire   [18:0] trunc_ln769_13_fu_242_p1;
wire   [19:0] trunc_ln769_12_fu_238_p1;
wire   [20:0] trunc_ln769_11_fu_234_p1;
wire   [21:0] trunc_ln769_10_fu_230_p1;
wire   [22:0] trunc_ln769_9_fu_226_p1;
wire   [23:0] trunc_ln769_8_fu_222_p1;
wire   [24:0] trunc_ln769_7_fu_218_p1;
wire   [25:0] trunc_ln769_6_fu_214_p1;
wire   [26:0] trunc_ln769_5_fu_210_p1;
wire   [27:0] trunc_ln769_4_fu_206_p1;
wire   [28:0] trunc_ln769_3_fu_202_p1;
wire   [29:0] trunc_ln769_2_fu_198_p1;
wire   [30:0] trunc_ln769_1_fu_194_p1;
wire   [31:0] xor_ln769_fu_274_p2;
wire   [30:0] trunc_ln769_40_fu_470_p1;
wire   [30:0] xor_ln769_20_fu_474_p2;
wire   [29:0] trunc_ln769_39_fu_460_p1;
wire   [29:0] xor_ln769_19_fu_464_p2;
wire   [28:0] trunc_ln769_38_fu_450_p1;
wire   [28:0] xor_ln769_18_fu_454_p2;
wire   [27:0] trunc_ln769_37_fu_440_p1;
wire   [27:0] xor_ln769_17_fu_444_p2;
wire   [26:0] trunc_ln769_36_fu_430_p1;
wire   [26:0] xor_ln769_16_fu_434_p2;
wire   [25:0] trunc_ln769_35_fu_420_p1;
wire   [25:0] xor_ln769_15_fu_424_p2;
wire   [24:0] trunc_ln769_34_fu_410_p1;
wire   [24:0] xor_ln769_14_fu_414_p2;
wire   [23:0] trunc_ln769_33_fu_400_p1;
wire   [23:0] xor_ln769_13_fu_404_p2;
wire   [22:0] trunc_ln769_32_fu_390_p1;
wire   [22:0] xor_ln769_12_fu_394_p2;
wire   [21:0] trunc_ln769_31_fu_380_p1;
wire   [21:0] xor_ln769_11_fu_384_p2;
wire   [20:0] trunc_ln769_30_fu_370_p1;
wire   [20:0] xor_ln769_10_fu_374_p2;
wire   [19:0] trunc_ln769_29_fu_360_p1;
wire   [19:0] xor_ln769_9_fu_364_p2;
wire   [18:0] trunc_ln769_28_fu_350_p1;
wire   [18:0] xor_ln769_8_fu_354_p2;
wire   [17:0] trunc_ln769_27_fu_340_p1;
wire   [17:0] xor_ln769_7_fu_344_p2;
wire   [16:0] trunc_ln769_26_fu_330_p1;
wire   [16:0] xor_ln769_6_fu_334_p2;
wire   [15:0] trunc_ln769_25_fu_320_p1;
wire   [15:0] xor_ln769_5_fu_324_p2;
wire   [14:0] trunc_ln769_24_fu_310_p1;
wire   [14:0] xor_ln769_4_fu_314_p2;
wire   [13:0] trunc_ln769_23_fu_300_p1;
wire   [13:0] xor_ln769_3_fu_304_p2;
wire   [12:0] trunc_ln769_22_fu_290_p1;
wire   [12:0] xor_ln769_2_fu_294_p2;
wire   [11:0] trunc_ln769_21_fu_280_p1;
wire   [11:0] xor_ln769_1_fu_284_p2;
wire   [5:0] trunc_ln769_fu_190_p1;
wire   [1:0] trunc_ln791_4_fu_622_p1;
wire   [2:0] trunc_ln791_3_fu_618_p1;
wire   [3:0] trunc_ln791_2_fu_614_p1;
wire   [4:0] trunc_ln791_1_fu_610_p1;
wire   [0:0] trunc_ln791_fu_606_p1;
wire   [5:0] trunc_ln1357_fu_186_p1;
wire   [5:0] xor_ln791_1_fu_626_p2;
wire   [0:0] trunc_ln791_9_fu_678_p1;
wire   [0:0] xor_ln791_6_fu_672_p2;
wire   [4:0] trunc_ln791_8_fu_668_p1;
wire   [4:0] xor_ln791_5_fu_662_p2;
wire   [3:0] trunc_ln791_7_fu_658_p1;
wire   [3:0] xor_ln791_4_fu_652_p2;
wire   [2:0] trunc_ln791_6_fu_648_p1;
wire   [2:0] xor_ln791_3_fu_642_p2;
wire   [1:0] trunc_ln791_5_fu_638_p1;
wire   [1:0] xor_ln791_2_fu_632_p2;
wire   [0:0] xor_ln700_fu_688_p2;
wire   [1:0] xor_ln700_4_fu_712_p2;
wire   [0:0] tmp_fu_722_p3;
wire   [2:0] xor_ln700_3_fu_706_p2;
wire   [0:0] tmp_59_fu_734_p3;
wire   [3:0] xor_ln700_2_fu_700_p2;
wire   [0:0] tmp_60_fu_746_p3;
wire   [4:0] xor_ln700_1_fu_694_p2;
wire   [0:0] tmp_61_fu_758_p3;
wire   [5:0] xor_ln791_fu_682_p2;
wire   [0:0] tmp_62_fu_770_p3;
wire   [11:0] xor_ln769_41_fu_600_p2;
wire   [0:0] tmp_63_fu_782_p3;
wire   [12:0] xor_ln769_40_fu_594_p2;
wire   [0:0] tmp_64_fu_794_p3;
wire   [13:0] xor_ln769_39_fu_588_p2;
wire   [0:0] tmp_65_fu_806_p3;
wire   [14:0] xor_ln769_38_fu_582_p2;
wire   [0:0] tmp_66_fu_818_p3;
wire   [15:0] xor_ln769_37_fu_576_p2;
wire   [0:0] tmp_67_fu_830_p3;
wire   [16:0] xor_ln769_36_fu_570_p2;
wire   [0:0] tmp_68_fu_842_p3;
wire   [17:0] xor_ln769_35_fu_564_p2;
wire   [0:0] tmp_69_fu_854_p3;
wire   [18:0] xor_ln769_34_fu_558_p2;
wire   [0:0] tmp_70_fu_866_p3;
wire   [19:0] xor_ln769_33_fu_552_p2;
wire   [0:0] tmp_71_fu_878_p3;
wire   [20:0] xor_ln769_32_fu_546_p2;
wire   [0:0] tmp_72_fu_890_p3;
wire   [21:0] xor_ln769_31_fu_540_p2;
wire   [0:0] tmp_73_fu_902_p3;
wire   [22:0] xor_ln769_30_fu_534_p2;
wire   [0:0] tmp_74_fu_914_p3;
wire   [23:0] xor_ln769_29_fu_528_p2;
wire   [0:0] tmp_75_fu_926_p3;
wire   [24:0] xor_ln769_28_fu_522_p2;
wire   [0:0] tmp_76_fu_938_p3;
wire   [25:0] xor_ln769_27_fu_516_p2;
wire   [0:0] tmp_77_fu_950_p3;
wire   [26:0] xor_ln769_26_fu_510_p2;
wire   [0:0] tmp_78_fu_962_p3;
wire   [27:0] xor_ln769_25_fu_504_p2;
wire   [0:0] tmp_79_fu_974_p3;
wire   [28:0] xor_ln769_24_fu_498_p2;
wire   [0:0] tmp_80_fu_986_p3;
wire   [29:0] xor_ln769_23_fu_492_p2;
wire   [0:0] tmp_81_fu_998_p3;
wire   [30:0] xor_ln769_22_fu_486_p2;
wire   [0:0] tmp_82_fu_1010_p3;
wire   [31:0] r_V_fu_480_p2;
wire   [0:0] tmp_83_fu_1022_p3;
wire   [0:0] tmp_84_fu_1034_p3;
wire   [0:0] tmp_85_fu_1046_p3;
wire   [0:0] tmp_86_fu_1058_p3;
wire   [0:0] tmp_87_fu_1070_p3;
wire   [0:0] tmp_88_fu_1082_p3;
wire   [1:0] zext_ln700_fu_718_p1;
wire   [1:0] zext_ln700_288_fu_730_p1;
wire   [1:0] add_ln700_fu_1094_p2;
wire   [1:0] zext_ln700_289_fu_742_p1;
wire   [1:0] zext_ln700_290_fu_754_p1;
wire   [1:0] add_ln700_576_fu_1104_p2;
wire   [2:0] zext_ln700_320_fu_1110_p1;
wire   [2:0] zext_ln700_319_fu_1100_p1;
wire   [2:0] add_ln700_577_fu_1114_p2;
wire   [1:0] zext_ln700_291_fu_766_p1;
wire   [1:0] zext_ln700_292_fu_778_p1;
wire   [1:0] add_ln700_578_fu_1124_p2;
wire   [1:0] zext_ln700_293_fu_790_p1;
wire   [1:0] zext_ln700_294_fu_802_p1;
wire   [1:0] add_ln700_579_fu_1134_p2;
wire   [2:0] zext_ln700_323_fu_1140_p1;
wire   [2:0] zext_ln700_322_fu_1130_p1;
wire   [2:0] add_ln700_580_fu_1144_p2;
wire   [3:0] zext_ln700_324_fu_1150_p1;
wire   [3:0] zext_ln700_321_fu_1120_p1;
wire   [3:0] add_ln700_581_fu_1154_p2;
wire   [1:0] zext_ln700_295_fu_814_p1;
wire   [1:0] zext_ln700_296_fu_826_p1;
wire   [1:0] add_ln700_582_fu_1164_p2;
wire   [1:0] zext_ln700_297_fu_838_p1;
wire   [1:0] zext_ln700_298_fu_850_p1;
wire   [1:0] add_ln700_583_fu_1174_p2;
wire   [2:0] zext_ln700_327_fu_1180_p1;
wire   [2:0] zext_ln700_326_fu_1170_p1;
wire   [2:0] add_ln700_584_fu_1184_p2;
wire   [1:0] zext_ln700_299_fu_862_p1;
wire   [1:0] zext_ln700_300_fu_874_p1;
wire   [1:0] add_ln700_585_fu_1194_p2;
wire   [1:0] zext_ln700_301_fu_886_p1;
wire   [1:0] zext_ln700_302_fu_898_p1;
wire   [1:0] add_ln700_586_fu_1204_p2;
wire   [2:0] zext_ln700_330_fu_1210_p1;
wire   [2:0] zext_ln700_329_fu_1200_p1;
wire   [2:0] add_ln700_587_fu_1214_p2;
wire   [3:0] zext_ln700_331_fu_1220_p1;
wire   [3:0] zext_ln700_328_fu_1190_p1;
wire   [3:0] add_ln700_588_fu_1224_p2;
wire   [4:0] zext_ln700_332_fu_1230_p1;
wire   [4:0] zext_ln700_325_fu_1160_p1;
wire   [1:0] zext_ln700_303_fu_910_p1;
wire   [1:0] zext_ln700_304_fu_922_p1;
wire   [1:0] add_ln700_590_fu_1240_p2;
wire   [1:0] zext_ln700_305_fu_934_p1;
wire   [1:0] zext_ln700_306_fu_946_p1;
wire   [1:0] add_ln700_591_fu_1250_p2;
wire   [2:0] zext_ln700_335_fu_1256_p1;
wire   [2:0] zext_ln700_334_fu_1246_p1;
wire   [2:0] add_ln700_592_fu_1260_p2;
wire   [1:0] zext_ln700_307_fu_958_p1;
wire   [1:0] zext_ln700_308_fu_970_p1;
wire   [1:0] add_ln700_593_fu_1270_p2;
wire   [1:0] zext_ln700_309_fu_982_p1;
wire   [1:0] zext_ln700_310_fu_994_p1;
wire   [1:0] add_ln700_594_fu_1280_p2;
wire   [2:0] zext_ln700_338_fu_1286_p1;
wire   [2:0] zext_ln700_337_fu_1276_p1;
wire   [2:0] add_ln700_595_fu_1290_p2;
wire   [3:0] zext_ln700_339_fu_1296_p1;
wire   [3:0] zext_ln700_336_fu_1266_p1;
wire   [3:0] add_ln700_596_fu_1300_p2;
wire   [1:0] zext_ln700_311_fu_1006_p1;
wire   [1:0] zext_ln700_312_fu_1018_p1;
wire   [1:0] add_ln700_597_fu_1310_p2;
wire   [1:0] zext_ln700_313_fu_1030_p1;
wire   [1:0] zext_ln700_314_fu_1042_p1;
wire   [1:0] add_ln700_598_fu_1320_p2;
wire   [2:0] zext_ln700_342_fu_1326_p1;
wire   [2:0] zext_ln700_341_fu_1316_p1;
wire   [2:0] add_ln700_599_fu_1330_p2;
wire   [1:0] zext_ln700_315_fu_1054_p1;
wire   [1:0] zext_ln700_316_fu_1066_p1;
wire   [1:0] add_ln700_600_fu_1340_p2;
wire   [1:0] zext_ln700_317_fu_1078_p1;
wire   [1:0] zext_ln700_318_fu_1090_p1;
wire   [1:0] add_ln700_601_fu_1350_p2;
wire   [2:0] zext_ln700_345_fu_1356_p1;
wire   [2:0] zext_ln700_344_fu_1346_p1;
wire   [2:0] add_ln700_602_fu_1360_p2;
wire   [3:0] zext_ln700_346_fu_1366_p1;
wire   [3:0] zext_ln700_343_fu_1336_p1;
wire   [3:0] add_ln700_603_fu_1370_p2;
wire   [4:0] zext_ln700_347_fu_1376_p1;
wire   [4:0] zext_ln700_340_fu_1306_p1;
wire   [5:0] zext_ln700_348_fu_1389_p1;
wire   [5:0] zext_ln700_333_fu_1386_p1;

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        add_ln700_589_reg_1398 <= add_ln700_589_fu_1234_p2;
        add_ln700_604_reg_1403 <= add_ln700_604_fu_1380_p2;
    end
end

assign add_ln700_576_fu_1104_p2 = (zext_ln700_289_fu_742_p1 + zext_ln700_290_fu_754_p1);

assign add_ln700_577_fu_1114_p2 = (zext_ln700_320_fu_1110_p1 + zext_ln700_319_fu_1100_p1);

assign add_ln700_578_fu_1124_p2 = (zext_ln700_291_fu_766_p1 + zext_ln700_292_fu_778_p1);

assign add_ln700_579_fu_1134_p2 = (zext_ln700_293_fu_790_p1 + zext_ln700_294_fu_802_p1);

assign add_ln700_580_fu_1144_p2 = (zext_ln700_323_fu_1140_p1 + zext_ln700_322_fu_1130_p1);

assign add_ln700_581_fu_1154_p2 = (zext_ln700_324_fu_1150_p1 + zext_ln700_321_fu_1120_p1);

assign add_ln700_582_fu_1164_p2 = (zext_ln700_295_fu_814_p1 + zext_ln700_296_fu_826_p1);

assign add_ln700_583_fu_1174_p2 = (zext_ln700_297_fu_838_p1 + zext_ln700_298_fu_850_p1);

assign add_ln700_584_fu_1184_p2 = (zext_ln700_327_fu_1180_p1 + zext_ln700_326_fu_1170_p1);

assign add_ln700_585_fu_1194_p2 = (zext_ln700_299_fu_862_p1 + zext_ln700_300_fu_874_p1);

assign add_ln700_586_fu_1204_p2 = (zext_ln700_301_fu_886_p1 + zext_ln700_302_fu_898_p1);

assign add_ln700_587_fu_1214_p2 = (zext_ln700_330_fu_1210_p1 + zext_ln700_329_fu_1200_p1);

assign add_ln700_588_fu_1224_p2 = (zext_ln700_331_fu_1220_p1 + zext_ln700_328_fu_1190_p1);

assign add_ln700_589_fu_1234_p2 = (zext_ln700_332_fu_1230_p1 + zext_ln700_325_fu_1160_p1);

assign add_ln700_590_fu_1240_p2 = (zext_ln700_303_fu_910_p1 + zext_ln700_304_fu_922_p1);

assign add_ln700_591_fu_1250_p2 = (zext_ln700_305_fu_934_p1 + zext_ln700_306_fu_946_p1);

assign add_ln700_592_fu_1260_p2 = (zext_ln700_335_fu_1256_p1 + zext_ln700_334_fu_1246_p1);

assign add_ln700_593_fu_1270_p2 = (zext_ln700_307_fu_958_p1 + zext_ln700_308_fu_970_p1);

assign add_ln700_594_fu_1280_p2 = (zext_ln700_309_fu_982_p1 + zext_ln700_310_fu_994_p1);

assign add_ln700_595_fu_1290_p2 = (zext_ln700_338_fu_1286_p1 + zext_ln700_337_fu_1276_p1);

assign add_ln700_596_fu_1300_p2 = (zext_ln700_339_fu_1296_p1 + zext_ln700_336_fu_1266_p1);

assign add_ln700_597_fu_1310_p2 = (zext_ln700_311_fu_1006_p1 + zext_ln700_312_fu_1018_p1);

assign add_ln700_598_fu_1320_p2 = (zext_ln700_313_fu_1030_p1 + zext_ln700_314_fu_1042_p1);

assign add_ln700_599_fu_1330_p2 = (zext_ln700_342_fu_1326_p1 + zext_ln700_341_fu_1316_p1);

assign add_ln700_600_fu_1340_p2 = (zext_ln700_315_fu_1054_p1 + zext_ln700_316_fu_1066_p1);

assign add_ln700_601_fu_1350_p2 = (zext_ln700_317_fu_1078_p1 + zext_ln700_318_fu_1090_p1);

assign add_ln700_602_fu_1360_p2 = (zext_ln700_345_fu_1356_p1 + zext_ln700_344_fu_1346_p1);

assign add_ln700_603_fu_1370_p2 = (zext_ln700_346_fu_1366_p1 + zext_ln700_343_fu_1336_p1);

assign add_ln700_604_fu_1380_p2 = (zext_ln700_347_fu_1376_p1 + zext_ln700_340_fu_1306_p1);

assign add_ln700_fu_1094_p2 = (zext_ln700_fu_718_p1 + zext_ln700_288_fu_730_p1);

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_return = (zext_ln700_348_fu_1389_p1 + zext_ln700_333_fu_1386_p1);

assign r_V_fu_480_p2 = (xor_ln769_fu_274_p2 ^ b_V);

assign tmp_59_fu_734_p3 = xor_ln700_3_fu_706_p2[32'd2];

assign tmp_60_fu_746_p3 = xor_ln700_2_fu_700_p2[32'd3];

assign tmp_61_fu_758_p3 = xor_ln700_1_fu_694_p2[32'd4];

assign tmp_62_fu_770_p3 = xor_ln791_fu_682_p2[32'd5];

assign tmp_63_fu_782_p3 = xor_ln769_41_fu_600_p2[32'd6];

assign tmp_64_fu_794_p3 = xor_ln769_40_fu_594_p2[32'd7];

assign tmp_65_fu_806_p3 = xor_ln769_39_fu_588_p2[32'd8];

assign tmp_66_fu_818_p3 = xor_ln769_38_fu_582_p2[32'd9];

assign tmp_67_fu_830_p3 = xor_ln769_37_fu_576_p2[32'd10];

assign tmp_68_fu_842_p3 = xor_ln769_36_fu_570_p2[32'd11];

assign tmp_69_fu_854_p3 = xor_ln769_35_fu_564_p2[32'd12];

assign tmp_70_fu_866_p3 = xor_ln769_34_fu_558_p2[32'd13];

assign tmp_71_fu_878_p3 = xor_ln769_33_fu_552_p2[32'd14];

assign tmp_72_fu_890_p3 = xor_ln769_32_fu_546_p2[32'd15];

assign tmp_73_fu_902_p3 = xor_ln769_31_fu_540_p2[32'd16];

assign tmp_74_fu_914_p3 = xor_ln769_30_fu_534_p2[32'd17];

assign tmp_75_fu_926_p3 = xor_ln769_29_fu_528_p2[32'd18];

assign tmp_76_fu_938_p3 = xor_ln769_28_fu_522_p2[32'd19];

assign tmp_77_fu_950_p3 = xor_ln769_27_fu_516_p2[32'd20];

assign tmp_78_fu_962_p3 = xor_ln769_26_fu_510_p2[32'd21];

assign tmp_79_fu_974_p3 = xor_ln769_25_fu_504_p2[32'd22];

assign tmp_80_fu_986_p3 = xor_ln769_24_fu_498_p2[32'd23];

assign tmp_81_fu_998_p3 = xor_ln769_23_fu_492_p2[32'd24];

assign tmp_82_fu_1010_p3 = xor_ln769_22_fu_486_p2[32'd25];

assign tmp_83_fu_1022_p3 = r_V_fu_480_p2[32'd26];

assign tmp_84_fu_1034_p3 = r_V_fu_480_p2[32'd27];

assign tmp_85_fu_1046_p3 = r_V_fu_480_p2[32'd28];

assign tmp_86_fu_1058_p3 = r_V_fu_480_p2[32'd29];

assign tmp_87_fu_1070_p3 = r_V_fu_480_p2[32'd30];

assign tmp_88_fu_1082_p3 = r_V_fu_480_p2[32'd31];

assign tmp_fu_722_p3 = xor_ln700_4_fu_712_p2[32'd1];

assign trunc_ln1357_fu_186_p1 = b_V[5:0];

assign trunc_ln769_10_fu_230_p1 = w_V[21:0];

assign trunc_ln769_11_fu_234_p1 = w_V[20:0];

assign trunc_ln769_12_fu_238_p1 = w_V[19:0];

assign trunc_ln769_13_fu_242_p1 = w_V[18:0];

assign trunc_ln769_14_fu_246_p1 = w_V[17:0];

assign trunc_ln769_15_fu_250_p1 = w_V[16:0];

assign trunc_ln769_16_fu_254_p1 = w_V[15:0];

assign trunc_ln769_17_fu_258_p1 = w_V[14:0];

assign trunc_ln769_18_fu_262_p1 = w_V[13:0];

assign trunc_ln769_19_fu_266_p1 = w_V[12:0];

assign trunc_ln769_1_fu_194_p1 = w_V[30:0];

assign trunc_ln769_20_fu_270_p1 = w_V[11:0];

assign trunc_ln769_21_fu_280_p1 = b_V[11:0];

assign trunc_ln769_22_fu_290_p1 = b_V[12:0];

assign trunc_ln769_23_fu_300_p1 = b_V[13:0];

assign trunc_ln769_24_fu_310_p1 = b_V[14:0];

assign trunc_ln769_25_fu_320_p1 = b_V[15:0];

assign trunc_ln769_26_fu_330_p1 = b_V[16:0];

assign trunc_ln769_27_fu_340_p1 = b_V[17:0];

assign trunc_ln769_28_fu_350_p1 = b_V[18:0];

assign trunc_ln769_29_fu_360_p1 = b_V[19:0];

assign trunc_ln769_2_fu_198_p1 = w_V[29:0];

assign trunc_ln769_30_fu_370_p1 = b_V[20:0];

assign trunc_ln769_31_fu_380_p1 = b_V[21:0];

assign trunc_ln769_32_fu_390_p1 = b_V[22:0];

assign trunc_ln769_33_fu_400_p1 = b_V[23:0];

assign trunc_ln769_34_fu_410_p1 = b_V[24:0];

assign trunc_ln769_35_fu_420_p1 = b_V[25:0];

assign trunc_ln769_36_fu_430_p1 = b_V[26:0];

assign trunc_ln769_37_fu_440_p1 = b_V[27:0];

assign trunc_ln769_38_fu_450_p1 = b_V[28:0];

assign trunc_ln769_39_fu_460_p1 = b_V[29:0];

assign trunc_ln769_3_fu_202_p1 = w_V[28:0];

assign trunc_ln769_40_fu_470_p1 = b_V[30:0];

assign trunc_ln769_4_fu_206_p1 = w_V[27:0];

assign trunc_ln769_5_fu_210_p1 = w_V[26:0];

assign trunc_ln769_6_fu_214_p1 = w_V[25:0];

assign trunc_ln769_7_fu_218_p1 = w_V[24:0];

assign trunc_ln769_8_fu_222_p1 = w_V[23:0];

assign trunc_ln769_9_fu_226_p1 = w_V[22:0];

assign trunc_ln769_fu_190_p1 = w_V[5:0];

assign trunc_ln791_1_fu_610_p1 = w_V[4:0];

assign trunc_ln791_2_fu_614_p1 = w_V[3:0];

assign trunc_ln791_3_fu_618_p1 = w_V[2:0];

assign trunc_ln791_4_fu_622_p1 = w_V[1:0];

assign trunc_ln791_5_fu_638_p1 = b_V[1:0];

assign trunc_ln791_6_fu_648_p1 = b_V[2:0];

assign trunc_ln791_7_fu_658_p1 = b_V[3:0];

assign trunc_ln791_8_fu_668_p1 = b_V[4:0];

assign trunc_ln791_9_fu_678_p1 = b_V[0:0];

assign trunc_ln791_fu_606_p1 = w_V[0:0];

assign xor_ln700_1_fu_694_p2 = (xor_ln791_5_fu_662_p2 ^ trunc_ln791_8_fu_668_p1);

assign xor_ln700_2_fu_700_p2 = (xor_ln791_4_fu_652_p2 ^ trunc_ln791_7_fu_658_p1);

assign xor_ln700_3_fu_706_p2 = (xor_ln791_3_fu_642_p2 ^ trunc_ln791_6_fu_648_p1);

assign xor_ln700_4_fu_712_p2 = (xor_ln791_2_fu_632_p2 ^ trunc_ln791_5_fu_638_p1);

assign xor_ln700_fu_688_p2 = (xor_ln791_6_fu_672_p2 ^ trunc_ln791_9_fu_678_p1);

assign xor_ln769_10_fu_374_p2 = (trunc_ln769_11_fu_234_p1 ^ 21'd32768);

assign xor_ln769_11_fu_384_p2 = (trunc_ln769_10_fu_230_p1 ^ 22'd65536);

assign xor_ln769_12_fu_394_p2 = (trunc_ln769_9_fu_226_p1 ^ 23'd131072);

assign xor_ln769_13_fu_404_p2 = (trunc_ln769_8_fu_222_p1 ^ 24'd262144);

assign xor_ln769_14_fu_414_p2 = (trunc_ln769_7_fu_218_p1 ^ 25'd524288);

assign xor_ln769_15_fu_424_p2 = (trunc_ln769_6_fu_214_p1 ^ 26'd1048576);

assign xor_ln769_16_fu_434_p2 = (trunc_ln769_5_fu_210_p1 ^ 27'd2097152);

assign xor_ln769_17_fu_444_p2 = (trunc_ln769_4_fu_206_p1 ^ 28'd4194304);

assign xor_ln769_18_fu_454_p2 = (trunc_ln769_3_fu_202_p1 ^ 29'd8388608);

assign xor_ln769_19_fu_464_p2 = (trunc_ln769_2_fu_198_p1 ^ 30'd16777216);

assign xor_ln769_1_fu_284_p2 = (trunc_ln769_20_fu_270_p1 ^ 12'd64);

assign xor_ln769_20_fu_474_p2 = (trunc_ln769_1_fu_194_p1 ^ 31'd33554432);

assign xor_ln769_22_fu_486_p2 = (xor_ln769_20_fu_474_p2 ^ trunc_ln769_40_fu_470_p1);

assign xor_ln769_23_fu_492_p2 = (xor_ln769_19_fu_464_p2 ^ trunc_ln769_39_fu_460_p1);

assign xor_ln769_24_fu_498_p2 = (xor_ln769_18_fu_454_p2 ^ trunc_ln769_38_fu_450_p1);

assign xor_ln769_25_fu_504_p2 = (xor_ln769_17_fu_444_p2 ^ trunc_ln769_37_fu_440_p1);

assign xor_ln769_26_fu_510_p2 = (xor_ln769_16_fu_434_p2 ^ trunc_ln769_36_fu_430_p1);

assign xor_ln769_27_fu_516_p2 = (xor_ln769_15_fu_424_p2 ^ trunc_ln769_35_fu_420_p1);

assign xor_ln769_28_fu_522_p2 = (xor_ln769_14_fu_414_p2 ^ trunc_ln769_34_fu_410_p1);

assign xor_ln769_29_fu_528_p2 = (xor_ln769_13_fu_404_p2 ^ trunc_ln769_33_fu_400_p1);

assign xor_ln769_2_fu_294_p2 = (trunc_ln769_19_fu_266_p1 ^ 13'd128);

assign xor_ln769_30_fu_534_p2 = (xor_ln769_12_fu_394_p2 ^ trunc_ln769_32_fu_390_p1);

assign xor_ln769_31_fu_540_p2 = (xor_ln769_11_fu_384_p2 ^ trunc_ln769_31_fu_380_p1);

assign xor_ln769_32_fu_546_p2 = (xor_ln769_10_fu_374_p2 ^ trunc_ln769_30_fu_370_p1);

assign xor_ln769_33_fu_552_p2 = (xor_ln769_9_fu_364_p2 ^ trunc_ln769_29_fu_360_p1);

assign xor_ln769_34_fu_558_p2 = (xor_ln769_8_fu_354_p2 ^ trunc_ln769_28_fu_350_p1);

assign xor_ln769_35_fu_564_p2 = (xor_ln769_7_fu_344_p2 ^ trunc_ln769_27_fu_340_p1);

assign xor_ln769_36_fu_570_p2 = (xor_ln769_6_fu_334_p2 ^ trunc_ln769_26_fu_330_p1);

assign xor_ln769_37_fu_576_p2 = (xor_ln769_5_fu_324_p2 ^ trunc_ln769_25_fu_320_p1);

assign xor_ln769_38_fu_582_p2 = (xor_ln769_4_fu_314_p2 ^ trunc_ln769_24_fu_310_p1);

assign xor_ln769_39_fu_588_p2 = (xor_ln769_3_fu_304_p2 ^ trunc_ln769_23_fu_300_p1);

assign xor_ln769_3_fu_304_p2 = (trunc_ln769_18_fu_262_p1 ^ 14'd256);

assign xor_ln769_40_fu_594_p2 = (xor_ln769_2_fu_294_p2 ^ trunc_ln769_22_fu_290_p1);

assign xor_ln769_41_fu_600_p2 = (xor_ln769_1_fu_284_p2 ^ trunc_ln769_21_fu_280_p1);

assign xor_ln769_4_fu_314_p2 = (trunc_ln769_17_fu_258_p1 ^ 15'd512);

assign xor_ln769_5_fu_324_p2 = (trunc_ln769_16_fu_254_p1 ^ 16'd1024);

assign xor_ln769_6_fu_334_p2 = (trunc_ln769_15_fu_250_p1 ^ 17'd2048);

assign xor_ln769_7_fu_344_p2 = (trunc_ln769_14_fu_246_p1 ^ 18'd4096);

assign xor_ln769_8_fu_354_p2 = (trunc_ln769_13_fu_242_p1 ^ 19'd8192);

assign xor_ln769_9_fu_364_p2 = (trunc_ln769_12_fu_238_p1 ^ 20'd16384);

assign xor_ln769_fu_274_p2 = (w_V ^ 32'd4294967295);

assign xor_ln791_1_fu_626_p2 = (trunc_ln769_fu_190_p1 ^ 6'd32);

assign xor_ln791_2_fu_632_p2 = (trunc_ln791_4_fu_622_p1 ^ 2'd2);

assign xor_ln791_3_fu_642_p2 = (trunc_ln791_3_fu_618_p1 ^ 3'd4);

assign xor_ln791_4_fu_652_p2 = (trunc_ln791_2_fu_614_p1 ^ 4'd8);

assign xor_ln791_5_fu_662_p2 = (trunc_ln791_1_fu_610_p1 ^ 5'd16);

assign xor_ln791_6_fu_672_p2 = (trunc_ln791_fu_606_p1 ^ 1'd1);

assign xor_ln791_fu_682_p2 = (xor_ln791_1_fu_626_p2 ^ trunc_ln1357_fu_186_p1);

assign zext_ln700_288_fu_730_p1 = tmp_fu_722_p3;

assign zext_ln700_289_fu_742_p1 = tmp_59_fu_734_p3;

assign zext_ln700_290_fu_754_p1 = tmp_60_fu_746_p3;

assign zext_ln700_291_fu_766_p1 = tmp_61_fu_758_p3;

assign zext_ln700_292_fu_778_p1 = tmp_62_fu_770_p3;

assign zext_ln700_293_fu_790_p1 = tmp_63_fu_782_p3;

assign zext_ln700_294_fu_802_p1 = tmp_64_fu_794_p3;

assign zext_ln700_295_fu_814_p1 = tmp_65_fu_806_p3;

assign zext_ln700_296_fu_826_p1 = tmp_66_fu_818_p3;

assign zext_ln700_297_fu_838_p1 = tmp_67_fu_830_p3;

assign zext_ln700_298_fu_850_p1 = tmp_68_fu_842_p3;

assign zext_ln700_299_fu_862_p1 = tmp_69_fu_854_p3;

assign zext_ln700_300_fu_874_p1 = tmp_70_fu_866_p3;

assign zext_ln700_301_fu_886_p1 = tmp_71_fu_878_p3;

assign zext_ln700_302_fu_898_p1 = tmp_72_fu_890_p3;

assign zext_ln700_303_fu_910_p1 = tmp_73_fu_902_p3;

assign zext_ln700_304_fu_922_p1 = tmp_74_fu_914_p3;

assign zext_ln700_305_fu_934_p1 = tmp_75_fu_926_p3;

assign zext_ln700_306_fu_946_p1 = tmp_76_fu_938_p3;

assign zext_ln700_307_fu_958_p1 = tmp_77_fu_950_p3;

assign zext_ln700_308_fu_970_p1 = tmp_78_fu_962_p3;

assign zext_ln700_309_fu_982_p1 = tmp_79_fu_974_p3;

assign zext_ln700_310_fu_994_p1 = tmp_80_fu_986_p3;

assign zext_ln700_311_fu_1006_p1 = tmp_81_fu_998_p3;

assign zext_ln700_312_fu_1018_p1 = tmp_82_fu_1010_p3;

assign zext_ln700_313_fu_1030_p1 = tmp_83_fu_1022_p3;

assign zext_ln700_314_fu_1042_p1 = tmp_84_fu_1034_p3;

assign zext_ln700_315_fu_1054_p1 = tmp_85_fu_1046_p3;

assign zext_ln700_316_fu_1066_p1 = tmp_86_fu_1058_p3;

assign zext_ln700_317_fu_1078_p1 = tmp_87_fu_1070_p3;

assign zext_ln700_318_fu_1090_p1 = tmp_88_fu_1082_p3;

assign zext_ln700_319_fu_1100_p1 = add_ln700_fu_1094_p2;

assign zext_ln700_320_fu_1110_p1 = add_ln700_576_fu_1104_p2;

assign zext_ln700_321_fu_1120_p1 = add_ln700_577_fu_1114_p2;

assign zext_ln700_322_fu_1130_p1 = add_ln700_578_fu_1124_p2;

assign zext_ln700_323_fu_1140_p1 = add_ln700_579_fu_1134_p2;

assign zext_ln700_324_fu_1150_p1 = add_ln700_580_fu_1144_p2;

assign zext_ln700_325_fu_1160_p1 = add_ln700_581_fu_1154_p2;

assign zext_ln700_326_fu_1170_p1 = add_ln700_582_fu_1164_p2;

assign zext_ln700_327_fu_1180_p1 = add_ln700_583_fu_1174_p2;

assign zext_ln700_328_fu_1190_p1 = add_ln700_584_fu_1184_p2;

assign zext_ln700_329_fu_1200_p1 = add_ln700_585_fu_1194_p2;

assign zext_ln700_330_fu_1210_p1 = add_ln700_586_fu_1204_p2;

assign zext_ln700_331_fu_1220_p1 = add_ln700_587_fu_1214_p2;

assign zext_ln700_332_fu_1230_p1 = add_ln700_588_fu_1224_p2;

assign zext_ln700_333_fu_1386_p1 = add_ln700_589_reg_1398;

assign zext_ln700_334_fu_1246_p1 = add_ln700_590_fu_1240_p2;

assign zext_ln700_335_fu_1256_p1 = add_ln700_591_fu_1250_p2;

assign zext_ln700_336_fu_1266_p1 = add_ln700_592_fu_1260_p2;

assign zext_ln700_337_fu_1276_p1 = add_ln700_593_fu_1270_p2;

assign zext_ln700_338_fu_1286_p1 = add_ln700_594_fu_1280_p2;

assign zext_ln700_339_fu_1296_p1 = add_ln700_595_fu_1290_p2;

assign zext_ln700_340_fu_1306_p1 = add_ln700_596_fu_1300_p2;

assign zext_ln700_341_fu_1316_p1 = add_ln700_597_fu_1310_p2;

assign zext_ln700_342_fu_1326_p1 = add_ln700_598_fu_1320_p2;

assign zext_ln700_343_fu_1336_p1 = add_ln700_599_fu_1330_p2;

assign zext_ln700_344_fu_1346_p1 = add_ln700_600_fu_1340_p2;

assign zext_ln700_345_fu_1356_p1 = add_ln700_601_fu_1350_p2;

assign zext_ln700_346_fu_1366_p1 = add_ln700_602_fu_1360_p2;

assign zext_ln700_347_fu_1376_p1 = add_ln700_603_fu_1370_p2;

assign zext_ln700_348_fu_1389_p1 = add_ln700_604_reg_1403;

assign zext_ln700_fu_718_p1 = xor_ln700_fu_688_p2;

endmodule //compute_engine_32_1
