module  dpram (clk,data_in,data_out,wr_address,rd_address,read,write);
  input clk,data_in,wr_address,rd_address,read,write;
  output logic data_out;
  logic[11:0]dpr[5:0];
  always@(posedge clk)
    begin
      if(write)
        dpr[wr_address]<= data_in;
      else if(read)
        data_out <= dpr[rd_address];
     // else
       // dpr[wr_address] <=4096'b0; 
        
    end
endmodule
