<root versionMajor = "1" versionMinor = "5">
  <kernel src_name="overlaystream" language="c" hwCtrl="ap_ctrl_none" mem_layout="fpga64-xilinx-none">
    <args>
      <arg id="0" access_type="r" src_name="video_in" src_type="stream&lt;ap_axiu&lt;24, 1, 1, 1&gt;, 0&gt;&amp;" src_isptr="1" src_bitwidth="96" src_size_or_depth="1" hw_interface="AXI-Stream" hw_name="video_in" hw_bitwidth="96" hw_size_or_depth="1"/>
      <arg id="1" access_type="w" src_name="video_out" src_type="stream&lt;ap_axiu&lt;24, 1, 1, 1&gt;, 0&gt;&amp;" src_isptr="1" src_bitwidth="96" src_size_or_depth="1" hw_interface="AXI-Stream" hw_name="video_out" hw_bitwidth="96" hw_size_or_depth="1"/>
      <arg id="2" access_type="r" src_name="overly_alpha" src_type="ap_uint&lt;8&gt;" src_isptr="0" src_bitwidth="8" src_size_or_depth="1" hw_interface="Register" hw_name="overly_alpha" hw_bitwidth="8" hw_size_or_depth="1"/>
      <arg id="3" access_type="r" src_name="overly_x" src_type="ap_uint&lt;32&gt;" src_isptr="0" src_bitwidth="32" src_size_or_depth="1" hw_interface="Register" hw_name="overly_x" hw_bitwidth="32" hw_size_or_depth="1"/>
      <arg id="4" access_type="r" src_name="overly_y" src_type="ap_uint&lt;32&gt;" src_isptr="0" src_bitwidth="32" src_size_or_depth="1" hw_interface="Register" hw_name="overly_y" hw_bitwidth="32" hw_size_or_depth="1"/>
      <arg id="5" access_type="r" src_name="overly_h" src_type="ap_uint&lt;32&gt;" src_isptr="0" src_bitwidth="32" src_size_or_depth="1" hw_interface="Register" hw_name="overly_h" hw_bitwidth="32" hw_size_or_depth="1"/>
      <arg id="6" access_type="r" src_name="overly_w" src_type="ap_uint&lt;32&gt;" src_isptr="0" src_bitwidth="32" src_size_or_depth="1" hw_interface="Register" hw_name="overly_w" hw_bitwidth="32" hw_size_or_depth="1"/>
    </args>
    <return src_type="void" src_bitwidth="0" hw_interface="" hw_name="" hw_bitwidth="0" offset="0x0"/>
  </kernel>
</root>
