{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1721179762539 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1721179762549 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 16 22:29:22 2024 " "Processing started: Tue Jul 16 22:29:22 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1721179762549 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721179762549 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pbl2 -c pbl2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off pbl2 -c pbl2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721179762549 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1721179763322 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1721179763322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_9to0.v 1 1 " "Found 1 design units, including 1 entities, in source file counter_9to0.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter_9to0 " "Found entity 1: counter_9to0" {  } { { "counter_9to0.v" "" { Text "C:/Users/gabri/OneDrive/햞ea de Trabalho/CD-PBL3/CD-PBL3/counter_9to0.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721179777692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721179777692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder_7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_7seg " "Found entity 1: decoder_7seg" {  } { { "decoder_7seg.v" "" { Text "C:/Users/gabri/OneDrive/햞ea de Trabalho/CD-PBL3/CD-PBL3/decoder_7seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721179777700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721179777700 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "bcd_counter_1s.v " "Can't analyze file -- file bcd_counter_1s.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1721179777708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pbl2.v 1 1 " "Found 1 design units, including 1 entities, in source file pbl2.v" { { "Info" "ISGN_ENTITY_NAME" "1 pbl2 " "Found entity 1: pbl2" {  } { { "pbl2.v" "" { Text "C:/Users/gabri/OneDrive/햞ea de Trabalho/CD-PBL3/CD-PBL3/pbl2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721179777715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721179777715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divisor.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_divisor.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divisor " "Found entity 1: clock_divisor" {  } { { "clock_divisor.v" "" { Text "C:/Users/gabri/OneDrive/햞ea de Trabalho/CD-PBL3/CD-PBL3/clock_divisor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721179777722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721179777722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "from_50mhz_to_1hz.v 1 1 " "Found 1 design units, including 1 entities, in source file from_50mhz_to_1hz.v" { { "Info" "ISGN_ENTITY_NAME" "1 from_50mhz_to_1hz " "Found entity 1: from_50mhz_to_1hz" {  } { { "from_50mhz_to_1hz.v" "" { Text "C:/Users/gabri/OneDrive/햞ea de Trabalho/CD-PBL3/CD-PBL3/from_50mhz_to_1hz.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721179777731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721179777731 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "bcd_comparator.v " "Can't analyze file -- file bcd_comparator.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1721179777742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_column_alternator.v 1 1 " "Found 1 design units, including 1 entities, in source file led_column_alternator.v" { { "Info" "ISGN_ENTITY_NAME" "1 led_column_alternator " "Found entity 1: led_column_alternator" {  } { { "led_column_alternator.v" "" { Text "C:/Users/gabri/OneDrive/햞ea de Trabalho/CD-PBL3/CD-PBL3/led_column_alternator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721179777752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721179777752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pbl1.v 1 1 " "Found 1 design units, including 1 entities, in source file pbl1.v" { { "Info" "ISGN_ENTITY_NAME" "1 pbl1 " "Found entity 1: pbl1" {  } { { "pbl1.v" "" { Text "C:/Users/gabri/OneDrive/햞ea de Trabalho/CD-PBL3/CD-PBL3/pbl1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721179777759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721179777759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipflop_d.v 1 1 " "Found 1 design units, including 1 entities, in source file flipflop_d.v" { { "Info" "ISGN_ENTITY_NAME" "1 flipflop_D " "Found entity 1: flipflop_D" {  } { { "flipflop_D.v" "" { Text "C:/Users/gabri/OneDrive/햞ea de Trabalho/CD-PBL3/CD-PBL3/flipflop_D.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721179777767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721179777767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_seg_digit_alt.v 1 1 " "Found 1 design units, including 1 entities, in source file seven_seg_digit_alt.v" { { "Info" "ISGN_ENTITY_NAME" "1 seven_seg_digit_alt " "Found entity 1: seven_seg_digit_alt" {  } { { "seven_seg_digit_alt.v" "" { Text "C:/Users/gabri/OneDrive/햞ea de Trabalho/CD-PBL3/CD-PBL3/seven_seg_digit_alt.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721179777774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721179777774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_5to0.v 1 1 " "Found 1 design units, including 1 entities, in source file counter_5to0.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter_5to0 " "Found entity 1: counter_5to0" {  } { { "counter_5to0.v" "" { Text "C:/Users/gabri/OneDrive/햞ea de Trabalho/CD-PBL3/CD-PBL3/counter_5to0.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721179777782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721179777782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_3to0.v 1 1 " "Found 1 design units, including 1 entities, in source file counter_3to0.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter_3to0 " "Found entity 1: counter_3to0" {  } { { "counter_3to0.v" "" { Text "C:/Users/gabri/OneDrive/햞ea de Trabalho/CD-PBL3/CD-PBL3/counter_3to0.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721179777789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721179777789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_1to0.v 1 1 " "Found 1 design units, including 1 entities, in source file counter_1to0.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter_1to0 " "Found entity 1: counter_1to0" {  } { { "counter_1to0.v" "" { Text "C:/Users/gabri/OneDrive/햞ea de Trabalho/CD-PBL3/CD-PBL3/counter_1to0.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721179777797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721179777797 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "a decoder_7seg.v(6) " "Verilog HDL Implicit Net warning at decoder_7seg.v(6): created implicit net for \"a\"" {  } { { "decoder_7seg.v" "" { Text "C:/Users/gabri/OneDrive/햞ea de Trabalho/CD-PBL3/CD-PBL3/decoder_7seg.v" 6 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721179777798 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "b decoder_7seg.v(7) " "Verilog HDL Implicit Net warning at decoder_7seg.v(7): created implicit net for \"b\"" {  } { { "decoder_7seg.v" "" { Text "C:/Users/gabri/OneDrive/햞ea de Trabalho/CD-PBL3/CD-PBL3/decoder_7seg.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721179777798 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c decoder_7seg.v(8) " "Verilog HDL Implicit Net warning at decoder_7seg.v(8): created implicit net for \"c\"" {  } { { "decoder_7seg.v" "" { Text "C:/Users/gabri/OneDrive/햞ea de Trabalho/CD-PBL3/CD-PBL3/decoder_7seg.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721179777798 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "d decoder_7seg.v(9) " "Verilog HDL Implicit Net warning at decoder_7seg.v(9): created implicit net for \"d\"" {  } { { "decoder_7seg.v" "" { Text "C:/Users/gabri/OneDrive/햞ea de Trabalho/CD-PBL3/CD-PBL3/decoder_7seg.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721179777798 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "led_matriz_clock pbl2.v(41) " "Verilog HDL Implicit Net warning at pbl2.v(41): created implicit net for \"led_matriz_clock\"" {  } { { "pbl2.v" "" { Text "C:/Users/gabri/OneDrive/햞ea de Trabalho/CD-PBL3/CD-PBL3/pbl2.v" 41 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721179777798 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "pbl2.v(44) " "Verilog HDL Instantiation warning at pbl2.v(44): instance has no name" {  } { { "pbl2.v" "" { Text "C:/Users/gabri/OneDrive/햞ea de Trabalho/CD-PBL3/CD-PBL3/pbl2.v" 44 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721179777801 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pbl1 " "Elaborating entity \"pbl1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1721179777859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pbl2 pbl2:part2 " "Elaborating entity \"pbl2\" for hierarchy \"pbl2:part2\"" {  } { { "pbl1.v" "part2" { Text "C:/Users/gabri/OneDrive/햞ea de Trabalho/CD-PBL3/CD-PBL3/pbl1.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721179777905 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "A_10s pbl2.v(33) " "Verilog HDL warning at pbl2.v(33): object A_10s used but never assigned" {  } { { "pbl2.v" "" { Text "C:/Users/gabri/OneDrive/햞ea de Trabalho/CD-PBL3/CD-PBL3/pbl2.v" 33 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1721179777906 "|pbl1|pbl2:part2"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "B_10s pbl2.v(33) " "Verilog HDL warning at pbl2.v(33): object B_10s used but never assigned" {  } { { "pbl2.v" "" { Text "C:/Users/gabri/OneDrive/햞ea de Trabalho/CD-PBL3/CD-PBL3/pbl2.v" 33 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1721179777906 "|pbl1|pbl2:part2"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "C_10s pbl2.v(33) " "Verilog HDL warning at pbl2.v(33): object C_10s used but never assigned" {  } { { "pbl2.v" "" { Text "C:/Users/gabri/OneDrive/햞ea de Trabalho/CD-PBL3/CD-PBL3/pbl2.v" 33 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1721179777906 "|pbl1|pbl2:part2"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "D_10s pbl2.v(33) " "Verilog HDL warning at pbl2.v(33): object D_10s used but never assigned" {  } { { "pbl2.v" "" { Text "C:/Users/gabri/OneDrive/햞ea de Trabalho/CD-PBL3/CD-PBL3/pbl2.v" 33 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1721179777906 "|pbl1|pbl2:part2"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "E_10s pbl2.v(33) " "Verilog HDL warning at pbl2.v(33): object E_10s used but never assigned" {  } { { "pbl2.v" "" { Text "C:/Users/gabri/OneDrive/햞ea de Trabalho/CD-PBL3/CD-PBL3/pbl2.v" 33 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1721179777906 "|pbl1|pbl2:part2"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "F_10s pbl2.v(33) " "Verilog HDL warning at pbl2.v(33): object F_10s used but never assigned" {  } { { "pbl2.v" "" { Text "C:/Users/gabri/OneDrive/햞ea de Trabalho/CD-PBL3/CD-PBL3/pbl2.v" 33 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1721179777906 "|pbl1|pbl2:part2"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "G_10s pbl2.v(33) " "Verilog HDL warning at pbl2.v(33): object G_10s used but never assigned" {  } { { "pbl2.v" "" { Text "C:/Users/gabri/OneDrive/햞ea de Trabalho/CD-PBL3/CD-PBL3/pbl2.v" 33 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1721179777906 "|pbl1|pbl2:part2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twenty_five_minutes pbl2.v(79) " "Verilog HDL or VHDL warning at pbl2.v(79): object \"twenty_five_minutes\" assigned a value but never read" {  } { { "pbl2.v" "" { Text "C:/Users/gabri/OneDrive/햞ea de Trabalho/CD-PBL3/CD-PBL3/pbl2.v" 79 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1721179777907 "|pbl1|pbl2:part2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twenty_minutes pbl2.v(79) " "Verilog HDL or VHDL warning at pbl2.v(79): object \"twenty_minutes\" assigned a value but never read" {  } { { "pbl2.v" "" { Text "C:/Users/gabri/OneDrive/햞ea de Trabalho/CD-PBL3/CD-PBL3/pbl2.v" 79 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1721179777907 "|pbl1|pbl2:part2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "fifteen_minutes pbl2.v(79) " "Verilog HDL or VHDL warning at pbl2.v(79): object \"fifteen_minutes\" assigned a value but never read" {  } { { "pbl2.v" "" { Text "C:/Users/gabri/OneDrive/햞ea de Trabalho/CD-PBL3/CD-PBL3/pbl2.v" 79 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1721179777907 "|pbl1|pbl2:part2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ten_minutes pbl2.v(79) " "Verilog HDL or VHDL warning at pbl2.v(79): object \"ten_minutes\" assigned a value but never read" {  } { { "pbl2.v" "" { Text "C:/Users/gabri/OneDrive/햞ea de Trabalho/CD-PBL3/CD-PBL3/pbl2.v" 79 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1721179777907 "|pbl1|pbl2:part2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "zero_minutes pbl2.v(79) " "Verilog HDL or VHDL warning at pbl2.v(79): object \"zero_minutes\" assigned a value but never read" {  } { { "pbl2.v" "" { Text "C:/Users/gabri/OneDrive/햞ea de Trabalho/CD-PBL3/CD-PBL3/pbl2.v" 79 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1721179777907 "|pbl1|pbl2:part2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "A_10s 0 pbl2.v(33) " "Net \"A_10s\" at pbl2.v(33) has no driver or initial value, using a default initial value '0'" {  } { { "pbl2.v" "" { Text "C:/Users/gabri/OneDrive/햞ea de Trabalho/CD-PBL3/CD-PBL3/pbl2.v" 33 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1721179777911 "|pbl1|pbl2:part2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "B_10s 0 pbl2.v(33) " "Net \"B_10s\" at pbl2.v(33) has no driver or initial value, using a default initial value '0'" {  } { { "pbl2.v" "" { Text "C:/Users/gabri/OneDrive/햞ea de Trabalho/CD-PBL3/CD-PBL3/pbl2.v" 33 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1721179777911 "|pbl1|pbl2:part2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "C_10s 0 pbl2.v(33) " "Net \"C_10s\" at pbl2.v(33) has no driver or initial value, using a default initial value '0'" {  } { { "pbl2.v" "" { Text "C:/Users/gabri/OneDrive/햞ea de Trabalho/CD-PBL3/CD-PBL3/pbl2.v" 33 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1721179777911 "|pbl1|pbl2:part2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "D_10s 0 pbl2.v(33) " "Net \"D_10s\" at pbl2.v(33) has no driver or initial value, using a default initial value '0'" {  } { { "pbl2.v" "" { Text "C:/Users/gabri/OneDrive/햞ea de Trabalho/CD-PBL3/CD-PBL3/pbl2.v" 33 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1721179777911 "|pbl1|pbl2:part2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "E_10s 0 pbl2.v(33) " "Net \"E_10s\" at pbl2.v(33) has no driver or initial value, using a default initial value '0'" {  } { { "pbl2.v" "" { Text "C:/Users/gabri/OneDrive/햞ea de Trabalho/CD-PBL3/CD-PBL3/pbl2.v" 33 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1721179777911 "|pbl1|pbl2:part2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "F_10s 0 pbl2.v(33) " "Net \"F_10s\" at pbl2.v(33) has no driver or initial value, using a default initial value '0'" {  } { { "pbl2.v" "" { Text "C:/Users/gabri/OneDrive/햞ea de Trabalho/CD-PBL3/CD-PBL3/pbl2.v" 33 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1721179777911 "|pbl1|pbl2:part2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "G_10s 0 pbl2.v(33) " "Net \"G_10s\" at pbl2.v(33) has no driver or initial value, using a default initial value '0'" {  } { { "pbl2.v" "" { Text "C:/Users/gabri/OneDrive/햞ea de Trabalho/CD-PBL3/CD-PBL3/pbl2.v" 33 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1721179777911 "|pbl1|pbl2:part2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "bcd_1m pbl2.v(8) " "Output port \"bcd_1m\" at pbl2.v(8) has no driver" {  } { { "pbl2.v" "" { Text "C:/Users/gabri/OneDrive/햞ea de Trabalho/CD-PBL3/CD-PBL3/pbl2.v" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1721179777911 "|pbl1|pbl2:part2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "bcd_10m pbl2.v(9) " "Output port \"bcd_10m\" at pbl2.v(9) has no driver" {  } { { "pbl2.v" "" { Text "C:/Users/gabri/OneDrive/햞ea de Trabalho/CD-PBL3/CD-PBL3/pbl2.v" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1721179777911 "|pbl1|pbl2:part2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "from_50mhz_to_1hz pbl2:part2\|from_50mhz_to_1hz:d0 " "Elaborating entity \"from_50mhz_to_1hz\" for hierarchy \"pbl2:part2\|from_50mhz_to_1hz:d0\"" {  } { { "pbl2.v" "d0" { Text "C:/Users/gabri/OneDrive/햞ea de Trabalho/CD-PBL3/CD-PBL3/pbl2.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721179777921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divisor pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d0 " "Elaborating entity \"clock_divisor\" for hierarchy \"pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d0\"" {  } { { "from_50mhz_to_1hz.v" "d0" { Text "C:/Users/gabri/OneDrive/햞ea de Trabalho/CD-PBL3/CD-PBL3/from_50mhz_to_1hz.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721179777933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_9to0 pbl2:part2\|counter_9to0:bcd0 " "Elaborating entity \"counter_9to0\" for hierarchy \"pbl2:part2\|counter_9to0:bcd0\"" {  } { { "pbl2.v" "bcd0" { Text "C:/Users/gabri/OneDrive/햞ea de Trabalho/CD-PBL3/CD-PBL3/pbl2.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721179777965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flipflop_D pbl2:part2\|counter_9to0:bcd0\|flipflop_D:c0 " "Elaborating entity \"flipflop_D\" for hierarchy \"pbl2:part2\|counter_9to0:bcd0\|flipflop_D:c0\"" {  } { { "counter_9to0.v" "c0" { Text "C:/Users/gabri/OneDrive/햞ea de Trabalho/CD-PBL3/CD-PBL3/counter_9to0.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721179777986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_3to0 pbl2:part2\|counter_3to0:bcd1 " "Elaborating entity \"counter_3to0\" for hierarchy \"pbl2:part2\|counter_3to0:bcd1\"" {  } { { "pbl2.v" "bcd1" { Text "C:/Users/gabri/OneDrive/햞ea de Trabalho/CD-PBL3/CD-PBL3/pbl2.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721179778002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_seg_digit_alt pbl2:part2\|seven_seg_digit_alt:alt1 " "Elaborating entity \"seven_seg_digit_alt\" for hierarchy \"pbl2:part2\|seven_seg_digit_alt:alt1\"" {  } { { "pbl2.v" "alt1" { Text "C:/Users/gabri/OneDrive/햞ea de Trabalho/CD-PBL3/CD-PBL3/pbl2.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721179778016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_7seg pbl2:part2\|decoder_7seg:comb_42 " "Elaborating entity \"decoder_7seg\" for hierarchy \"pbl2:part2\|decoder_7seg:comb_42\"" {  } { { "pbl2.v" "comb_42" { Text "C:/Users/gabri/OneDrive/햞ea de Trabalho/CD-PBL3/CD-PBL3/pbl2.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721179778025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_column_alternator pbl2:part2\|led_column_alternator:alt0 " "Elaborating entity \"led_column_alternator\" for hierarchy \"pbl2:part2\|led_column_alternator:alt0\"" {  } { { "pbl2.v" "alt0" { Text "C:/Users/gabri/OneDrive/햞ea de Trabalho/CD-PBL3/CD-PBL3/pbl2.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721179778037 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "28 " "28 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1721179778384 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "lines\[3\] VCC " "Pin \"lines\[3\]\" is stuck at VCC" {  } { { "pbl1.v" "" { Text "C:/Users/gabri/OneDrive/햞ea de Trabalho/CD-PBL3/CD-PBL3/pbl1.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1721179778426 "|pbl1|lines[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg_digit\[0\] GND " "Pin \"seven_seg_digit\[0\]\" is stuck at GND" {  } { { "pbl1.v" "" { Text "C:/Users/gabri/OneDrive/햞ea de Trabalho/CD-PBL3/CD-PBL3/pbl1.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1721179778426 "|pbl1|seven_seg_digit[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg_digit\[1\] GND " "Pin \"seven_seg_digit\[1\]\" is stuck at GND" {  } { { "pbl1.v" "" { Text "C:/Users/gabri/OneDrive/햞ea de Trabalho/CD-PBL3/CD-PBL3/pbl1.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1721179778426 "|pbl1|seven_seg_digit[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg_digit\[2\] VCC " "Pin \"seven_seg_digit\[2\]\" is stuck at VCC" {  } { { "pbl1.v" "" { Text "C:/Users/gabri/OneDrive/햞ea de Trabalho/CD-PBL3/CD-PBL3/pbl1.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1721179778426 "|pbl1|seven_seg_digit[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg_digit\[3\] VCC " "Pin \"seven_seg_digit\[3\]\" is stuck at VCC" {  } { { "pbl1.v" "" { Text "C:/Users/gabri/OneDrive/햞ea de Trabalho/CD-PBL3/CD-PBL3/pbl1.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1721179778426 "|pbl1|seven_seg_digit[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1721179778426 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "119 " "Implemented 119 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1721179778502 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1721179778502 ""} { "Info" "ICUT_CUT_TM_LCELLS" "84 " "Implemented 84 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1721179778502 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1721179778502 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 37 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 37 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4707 " "Peak virtual memory: 4707 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1721179778658 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 16 22:29:38 2024 " "Processing ended: Tue Jul 16 22:29:38 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1721179778658 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1721179778658 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1721179778658 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1721179778658 ""}
