// Seed: 2270236360
module module_1 (
    access,
    module_0,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  logic [1 'd0 : 1] id_7;
  ;
  wire id_8;
endmodule
module module_0 #(
    parameter id_2  = 32'd70,
    parameter id_21 = 32'd13,
    parameter id_9  = 32'd26
) (
    module_1,
    _id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    _id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    _id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28
);
  inout wire id_28;
  inout wire id_27;
  inout wire id_26;
  output wire id_25;
  output wire id_24;
  output wire id_23;
  output wire id_22;
  inout wire _id_21;
  input wire id_20;
  inout wire id_19;
  inout wire id_18;
  inout tri id_17;
  output wire id_16;
  inout wire id_15;
  inout wire id_14;
  input wire id_13;
  output wire id_12;
  output wire id_11;
  module_0 modCall_1 (
      id_23,
      id_3,
      id_15,
      id_15,
      id_18,
      id_18
  );
  output wire id_10;
  output wire _id_9;
  output wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire _id_2;
  output wire id_1;
  wire [-1 : id_21] id_29;
  logic [id_2 : 1  &  -1] id_30[id_9 : 1] = id_17;
  assign id_17 = 1;
endmodule
