// Seed: 2738571938
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
endmodule
program module_1 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  output wire id_1;
  always id_1 = 1;
  tri0 id_4, id_5;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_5,
      id_4,
      id_4
  );
  assign modCall_1.id_1 = 0;
  initial @(posedge -1'd0) id_1 = id_5;
  wire id_6, id_7, id_8, id_9;
endmodule
