CHIP RAM4K 
{

 IN in[16], load, address[12];
 OUT out[16];

PARTS:

DMux8Way(in=load,sel=address[9..11],a=k1,b=k2,c=k3,d=k4,e=k5,f=k6,g=k7,h=k8);

RAM512(in=in,load=k1,address=address[0..8],out=c1);
RAM512(in=in,load=k2,address=address[0..8],out=c2);
RAM512(in=in,load=k3,address=address[0..8],out=c3);
RAM512(in=in,load=k4,address=address[0..8],out=c4);
RAM512(in=in,load=k5,address=address[0..8],out=c5);
RAM512(in=in,load=k6,address=address[0..8],out=c6);
RAM512(in=in,load=k7,address=address[0..8],out=c7);
RAM512(in=in,load=k8,address=address[0..8],out=c8);

Mux8Way16(a=c1,b=c2,c=c3,d=c4,e=c5,f=c6,g=c7,h=c8,sel=address[9..11],out=out);

}

// Notes:
/**
 * Memory of 4K registers, each 16 bit-wide. Out holds the value
 * stored at the memory location specified by address. If load==1, then 
 * the in value is loaded into the memory location specified by address 
 * (the loaded value will be emitted to out from the next time step onward).
 */
