$date
	Mon Sep 18 14:13:18 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module day12_tb $end
$var wire 1 ! out $end
$var reg 1 " clk $end
$var reg 1 # in $end
$var reg 1 $ rst $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 1 # in $end
$var wire 1 $ rst $end
$var wire 1 ! out $end
$var reg 12 % current [11:0] $end
$var reg 12 & next [11:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx &
bx %
x$
x#
0"
x!
$end
#5
1"
#10
bx0 &
0"
0#
1$
#15
b0 &
0!
b0 %
1"
#20
b1 &
0"
1#
0$
#25
b11 &
b1 %
1"
#30
0"
#35
b111 &
b11 %
1"
#40
0"
#45
b1111 &
b111 %
1"
#50
0"
#55
b11111 &
b1111 %
1"
#60
b11110 &
0"
0#
#65
b111100 &
b11110 %
1"
#70
b111101 &
0"
1#
#75
b1111011 &
b111101 %
1"
#80
0"
#85
b11110111 &
b1111011 %
1"
#90
b11110110 &
0"
0#
#95
b111101100 &
b11110110 %
1"
#100
b111101101 &
0"
1#
#105
b1111011011 &
b111101101 %
1"
#110
0"
#115
b11110110111 &
b1111011011 %
1"
#120
b11110110110 &
0"
0#
#125
b111101101100 &
b11110110110 %
1"
#130
b111101101101 &
0"
1#
#135
b111011011011 &
b111101101101 %
1"
#140
0"
#145
b110110110111 &
1!
b111011011011 %
1"
#150
0"
