/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  reg [4:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [2:0] celloutsig_0_14z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [4:0] celloutsig_0_19z;
  wire [13:0] celloutsig_0_1z;
  wire [9:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [10:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_26z;
  wire celloutsig_0_28z;
  wire [16:0] celloutsig_0_29z;
  wire [22:0] celloutsig_0_2z;
  wire celloutsig_0_32z;
  wire [10:0] celloutsig_0_33z;
  wire celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire [21:0] celloutsig_0_3z;
  wire [21:0] celloutsig_0_44z;
  wire celloutsig_0_4z;
  wire [10:0] celloutsig_0_6z;
  wire celloutsig_0_79z;
  wire celloutsig_0_7z;
  wire celloutsig_0_80z;
  wire [2:0] celloutsig_0_8z;
  wire [5:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [3:0] celloutsig_1_1z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [2:0] celloutsig_1_8z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  reg [8:0] _00_;
  always_latch
    if (!celloutsig_1_18z) _00_ = 9'h000;
    else if (clkin_data[0]) _00_ = { celloutsig_0_6z[7:1], celloutsig_0_16z, 1'h1 };
  assign { celloutsig_0_20z[9:2], celloutsig_0_20z[0] } = _00_;
  assign celloutsig_1_3z = ~celloutsig_1_17z;
  assign celloutsig_0_79z = ~((celloutsig_0_18z | celloutsig_0_44z[20]) & celloutsig_0_21z);
  assign celloutsig_1_4z = ~((celloutsig_1_1z[2] | in_data[144]) & celloutsig_1_1z[3]);
  assign celloutsig_0_36z = celloutsig_0_8z[2] | ~(celloutsig_0_33z[4]);
  assign celloutsig_1_0z = in_data[114] | ~(in_data[118]);
  assign celloutsig_1_17z = celloutsig_1_1z[0] | ~(celloutsig_1_1z[1]);
  assign celloutsig_0_12z = celloutsig_0_9z[1] | ~(celloutsig_0_8z[1]);
  assign celloutsig_0_0z = ~(in_data[46] ^ in_data[14]);
  assign celloutsig_0_18z = ~(celloutsig_0_7z ^ celloutsig_0_17z);
  assign celloutsig_1_1z = { in_data[188:187], celloutsig_1_0z, celloutsig_1_0z } / { 1'h1, in_data[110:109], in_data[96] };
  assign celloutsig_0_9z = celloutsig_0_3z[20:15] / { 4'h8, celloutsig_0_0z, celloutsig_0_7z };
  assign celloutsig_1_8z = { celloutsig_1_1z[1:0], celloutsig_1_4z } / { 1'h1, celloutsig_1_3z, in_data[96] };
  assign celloutsig_0_19z = celloutsig_0_6z[6:2] / { 1'h1, in_data[48:45] };
  assign celloutsig_0_4z = { celloutsig_0_3z[20:14], 12'h000 } === in_data[66:48];
  assign celloutsig_0_7z = celloutsig_0_6z[4:1] === { 3'h0, celloutsig_0_0z };
  assign celloutsig_0_16z = celloutsig_0_1z === { celloutsig_0_2z[11:9], celloutsig_0_12z, celloutsig_0_7z, 1'h0, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_9z };
  assign celloutsig_0_32z = { celloutsig_0_1z[3:2], 1'h0, celloutsig_0_0z, celloutsig_0_4z } > { celloutsig_0_19z[4:3], celloutsig_0_23z, celloutsig_0_28z, celloutsig_0_0z };
  assign celloutsig_0_33z = - in_data[41:31];
  assign celloutsig_0_1z = - in_data[27:14];
  assign celloutsig_0_2z = - { in_data[58:37], celloutsig_0_0z };
  assign celloutsig_0_37z = celloutsig_0_22z[0] & celloutsig_0_11z[4];
  assign celloutsig_1_19z = celloutsig_1_4z & celloutsig_1_7z;
  assign celloutsig_0_80z = | celloutsig_0_29z[5:1];
  assign celloutsig_0_17z = | celloutsig_0_11z;
  assign celloutsig_0_21z = | { celloutsig_0_4z, celloutsig_0_2z[22:17], celloutsig_0_0z };
  assign celloutsig_1_5z = ~^ { in_data[161:159], celloutsig_1_0z };
  assign celloutsig_1_6z = ~^ { in_data[173:160], celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_17z };
  assign celloutsig_0_28z = ~^ celloutsig_0_19z[3:0];
  assign celloutsig_0_44z = celloutsig_0_2z[21:0] <<< { celloutsig_0_20z[7:2], 1'h0, celloutsig_0_20z[0], celloutsig_0_37z, celloutsig_0_36z, celloutsig_0_20z[9:2], 1'h0, celloutsig_0_20z[0], celloutsig_0_17z, celloutsig_0_32z };
  assign celloutsig_0_6z = celloutsig_0_1z[12:2] <<< celloutsig_0_1z[11:1];
  assign celloutsig_0_8z = celloutsig_0_1z[12:10] - { in_data[31:30], 1'h1 };
  assign celloutsig_0_22z = { celloutsig_0_2z[15:6], 1'h1 } - { celloutsig_0_20z[8:2], 1'h0, celloutsig_0_7z, celloutsig_0_21z, celloutsig_0_17z };
  assign celloutsig_0_29z = { celloutsig_0_1z[13:1], celloutsig_0_4z, celloutsig_0_26z, celloutsig_0_18z, celloutsig_0_26z } ~^ { celloutsig_0_2z[19:15], celloutsig_0_16z, celloutsig_0_0z, celloutsig_0_18z, celloutsig_0_17z, celloutsig_0_9z, celloutsig_0_21z, celloutsig_0_16z };
  always_latch
    if (!clkin_data[32]) celloutsig_0_11z = 5'h00;
    else if (clkin_data[0]) celloutsig_0_11z = celloutsig_0_9z[4:0];
  assign celloutsig_1_7z = ~((celloutsig_1_4z & celloutsig_1_5z) | (celloutsig_1_17z & celloutsig_1_5z));
  assign celloutsig_1_18z = ~((celloutsig_1_6z & celloutsig_1_6z) | (celloutsig_1_1z[1] & celloutsig_1_8z[2]));
  assign celloutsig_0_23z = ~((celloutsig_0_6z[10] & celloutsig_0_14z[2]) | (in_data[10] & celloutsig_0_0z));
  assign celloutsig_0_26z = ~((celloutsig_0_6z[5] & celloutsig_0_4z) | (celloutsig_0_20z[7] & celloutsig_0_16z));
  assign celloutsig_0_3z[21:14] = celloutsig_0_2z[20:13] ^ celloutsig_0_2z[13:6];
  assign celloutsig_0_14z[2:1] = celloutsig_0_1z[2:1] ~^ celloutsig_0_1z[8:7];
  assign celloutsig_0_20z[1] = 1'h0;
  assign celloutsig_0_3z[13:0] = 14'h0000;
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_79z, celloutsig_0_80z };
endmodule
