<root><simulation><result_generated_time />2023-05-16 18:12:58<layer><layer_spec />{'B': 1, 'K': 32, 'C': 3, 'OY': 150, 'OX': 150, 'IY': 301, 'IX': 301, 'FY': 3, 'FX': 3, 'SY': 2, 'SX': 2, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />19440000<total_data_size_element />{'W': 864, 'I': 271803, 'O': 720000}<total_data_reuse />{'W': 22500, 'I': 71.52238937760069, 'O': 27}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />heuristic search v2<spatial_utilization_threshold />0.0<unrolling_scheme_index />1/50</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />20160</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [2, 1, 1], 'I': [375, 1, 1], 'O': [750, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[('OY', 25)], [('OX', 5), ('OY', 3)]], [[], [('K', 2)]], [], []]<I />[[[], [('K', 2)]], [[('OY', 25)], [('OX', 5), ('OY', 3)]], [], []]<O />[[], [[('OY', 25)], [('OX', 5), ('OY', 3), ('K', 2)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('K', 4), ('K', 4), ('OY', 2)], [('FX', 3), ('C', 3), ('FY', 3), ('OX', 30)], []]<I />[[('K', 4), ('K', 4), ('OY', 2), ('FX', 3), ('C', 3), ('FY', 3)], [('OX', 30)], []]<O />[[('K', 4), ('K', 4), ('OY', 2), ('FX', 3), ('C', 3), ('FY', 3)], [('OX', 30)], []]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [375.0, 2, 30, 1], 'I': [2.0, 35.76, 1.0, 1.0], 'O': [1.0, 27, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, True, False, False]<used_mem_size_bit />{'W': [128, 6912, 6912], 'I': [360, 2174424, 2174424], 'O': [256, 5760000, 5760000], 'O_partial': [256, 0, 0], 'O_final': [0, 5760000, 5760000]}<actual_mem_utilization_individual />{'W': [0.25, 0.0, 0.0], 'I': [0.7, 0.06, 0.0], 'O': [0.5, 0.17, 0.0]}<actual_mem_utilization_shared />{'W': [0.25, 0.24, 0.0], 'I': [0.7, 0.24, 0.0], 'O': [0.5, 0.24, 0.0]}<effective_mem_size_bit />{'W': [128, 6912, 6912], 'I': [360, 2174424, 2174424], 'O': [256, 192000, 5760000], 'O_partial': [256, 0, 0], 'O_final': [0, 192000, 5760000]}<total_unit_count />{'W': [750, 2, 1, 1], 'I': [750, 375, 1, 1], 'O': [750, 750, 1, 1]}<unique_unit_count />{'W': [2, 2, 1, 1], 'I': [375, 375, 1, 1], 'O': [750, 750, 1, 1]}<duplicate_unit_count />{'W': [375.0, 1.0, 1.0, 1.0], 'I': [2.0, 1.0, 1.0, 1.0], 'O': [1.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[51840, 25920], [25920, 864], [864, 0]]<I />[[607500, 271803], [271803, 271803], [271803, 0]]<O />[[(18720000, 19440000), (720000, 0)], [(0, 720000), (720000, 0)], [(0, 720000), (0, 0)]]<O_partial />[[(18720000, 19440000), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (720000, 0)], [(0, 720000), (720000, 0)], [(0, 720000), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[6480, 3240], [405, 14], [3, 0]]<I />[[75938, 33975], [4247, 4247], [1062, 0]]<O />[[(2340000, 2430000), (90000, 0)], [(0, 11250), (11250, 0)], [(0, 2812), (0, 0)]]<O_partial />[([2340000, 2430000], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [90000, 0]), ([0, 11250], [11250, 0]), ([0, 2812], [0, 0])]</mem_access_count_word><mac_count><active />19440000<idle />7102080</mac_count></basic_info><energy><total_energy />42860967.3<mem_energy_breakdown><W />[3.4, 43.9, 4.5]<I />[37.9, 841.7, 1414.1]<O />[1702.4, 2229.6, 3745.8]</mem_energy_breakdown><MAC_energy><active_MAC />42495840.0<idle_MAC />355104.0<total />42850944.0</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.629<utilization_without_data_loading />0.7324<utilization_spatial />0.7324<utilization_temporal_with_data_loading />0.8588<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />30183<latency_cycle_without_data_loading />25920<ideal_computing_cycle />25920<data_loading><load_cycle_total />4263<load_cycle_individual />{'W': [2, 14, 0], 'I': [264, 4247, 0]}<load_cycle_combined />{'W': 14, 'I': 4247}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-25919], [-24270, -25888], [-25920, -25920]], 'I': [[-25919], [-8178, -696], [-25920, -25920]], 'O': [[-25920], [-25800, -14670], [-14670, -23108]]}<mem_stall_cycle_shared />{'W': [[-25919], [-24270, 0], [0, 0]], 'I': [[-25919], [-8178, 0], [0, 0]], 'O': [[-25920], [-25800, -14670], [-14670, -23108]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [128, 6912, 6912], 'I': [360, 2174424, 2174424], 'O': [256, 5760000, 5760000], 'O_partial': [256, 0, 0], 'O_final': [0, 5760000, 5760000]}<data_size_each_level_total />{'W': [256, 6912, 6912], 'I': [135000, 2174424, 2174424], 'O': [192000, 5760000, 5760000]}<loop_cycles_each_level />{'W': [32, 25920, 25920], 'I': [864, 25920, 25920], 'O': [864, 25920, 25920]}<top_ir_loop_size />{'W': [2, 30, 1], 'I': [3, 1, 1], 'O': [27, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 4.0], [8.0, 0.3], [0.3, 0.3]], 'I': [[8.0, 0.4], [156.2, 83.9], [83.9, 83.9]], 'O': [[8.0, 0.3], [222.2, 222.2], [222.2, 222.2]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [16.0, 8.0], [8.0, 0.3]], 'I': [[8.0, 1.2], [468.8, 83.9], [83.9, 83.9]], 'O': [[8.0, 8.0], [6000.0, 222.2], [222.2, 222.2]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 4.0], [8.0, 0.3], [0.3, 0]], 'I': [[8.0, 1.2], [468.8, 83.9], [83.9, 0]], 'O': [[8.0, 0.3], [222.2, 222.2], [222.2, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 4.0], [699.0, 306.4], [84.2, 222.2]], 'I': [[8.0, 1.2], [699.0, 306.4], [84.2, 222.2]], 'O': [[8.0, 0.3], [699.0, 306.4], [84.2, 222.2]]}<output_distinguish />[('psum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, True], [True, True]], 'I': [[True, True], [False, True], [True, True]], 'O': [[True, True], [False, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 25920], [32, 32, 810], [25920, 25920, 1]], 'I': [[1, 1, 25920], [288, 864, 30], [25920, 25920, 1]], 'O': [[1, 1, 25920], [864, 864, 30], [25920, 25920, 1]]}<trans_time_real />{'W': [[0, 1, 25920], [[2, 32, 810], [0, 32, 810]], [[14, 25920, 1], [3, 25920, 1]]], 'I': [[0, 1, 25920], [[6, 864, 30], [264, 864, 30]], [[4247, 25920, 1], [1062, 25920, 1]]], 'O': [[0, 1, 25920], [[4, 864, 30], [375, 864, 30]], [[11250, 25920, 1], [2812, 25920, 1]]]}<single_stall_cycle />{'W': [[-1], [-30, -32], [-25906, -25917]], 'I': [[-1], [-282, -24], [-21673, -24858]], 'O': [[-1], [-860, -489], [-14670, -23108]]}<single_stall_count />{'W': [25919, 809, 0], 'I': [25919, 29, 0], 'O': [25920, 30, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [11250, 0]}, 1: {'W': [1618, 0], 'I': [7656, 0], 'O': [11250, 11250]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-25920, -25920], [-14670, -25920]], 1: [[-16646, -25920], [-14670, -14670]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.4<mem_area />121.1<mem_area_percentage />99.8 %</area></results><elapsed_time_second />3</simulation></root>