{C:/Users/The Jenkka/Desktop/THE TEST/GitHubArquitecturaComputacional2020-master/Sources/MUXRegisterFile.v} {1 {vlog -work work -stats=none {C:/Users/The Jenkka/Desktop/THE TEST/GitHubArquitecturaComputacional2020-master/Sources/MUXRegisterFile.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module MUXRegisterFile

Top level modules:
	MUXRegisterFile

} {} {}} {C:/Users/The Jenkka/Desktop/THE TEST/GitHubArquitecturaComputacional2020-master/Sources/MUX_3To1.v} {1 {vlog -work work -stats=none {C:/Users/The Jenkka/Desktop/THE TEST/GitHubArquitecturaComputacional2020-master/Sources/MUX_3To1.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module MUX3to1

Top level modules:
	MUX3to1

} {} {}} {C:/Users/The Jenkka/Desktop/THE TEST/GitHubArquitecturaComputacional2020-master/Sources/ProgramMemory.v} {1 {vlog -work work -stats=none {C:/Users/The Jenkka/Desktop/THE TEST/GitHubArquitecturaComputacional2020-master/Sources/ProgramMemory.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module ProgramMemory

Top level modules:
	ProgramMemory

} {} {}} {C:/Users/The Jenkka/Desktop/THE TEST/GitHubArquitecturaComputacional2020-master/Sources/Multiplexer2to1.v} {1 {vlog -work work -stats=none {C:/Users/The Jenkka/Desktop/THE TEST/GitHubArquitecturaComputacional2020-master/Sources/Multiplexer2to1.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module Multiplexer2to1

Top level modules:
	Multiplexer2to1

} {} {}} {C:/Users/The Jenkka/Desktop/THE TEST/GitHubArquitecturaComputacional2020-master/Sources/Control.v} {1 {vlog -work work -stats=none {C:/Users/The Jenkka/Desktop/THE TEST/GitHubArquitecturaComputacional2020-master/Sources/Control.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module Control

Top level modules:
	Control

} {} {}} {C:/Users/The Jenkka/Desktop/THE TEST/GitHubArquitecturaComputacional2020-master/Sources/ID_EX.v} {1 {vlog -work work -stats=none {C:/Users/The Jenkka/Desktop/THE TEST/GitHubArquitecturaComputacional2020-master/Sources/ID_EX.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module ID_EX

Top level modules:
	ID_EX

} {} {}} {C:/Users/The Jenkka/Desktop/THE TEST/GitHubArquitecturaComputacional2020-master/Sources/ALU.v} {1 {vlog -work work -stats=none {C:/Users/The Jenkka/Desktop/THE TEST/GitHubArquitecturaComputacional2020-master/Sources/ALU.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module ALU

Top level modules:
	ALU

} {} {}} {C:/Users/The Jenkka/Desktop/THE TEST/GitHubArquitecturaComputacional2020-master/Sources/IF_ID.v} {1 {vlog -work work -stats=none {C:/Users/The Jenkka/Desktop/THE TEST/GitHubArquitecturaComputacional2020-master/Sources/IF_ID.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module IF_ID

Top level modules:
	IF_ID

} {} {}} {C:/Users/The Jenkka/Desktop/THE TEST/GitHubArquitecturaComputacional2020-master/Sources/forward_Unit.v} {1 {vlog -work work -stats=none {C:/Users/The Jenkka/Desktop/THE TEST/GitHubArquitecturaComputacional2020-master/Sources/forward_Unit.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module Forward_unit

Top level modules:
	Forward_unit

} {} {}} {C:/Users/The Jenkka/Desktop/THE TEST/GitHubArquitecturaComputacional2020-master/Sources/RegisterFile.v} {1 {vlog -work work -stats=none {C:/Users/The Jenkka/Desktop/THE TEST/GitHubArquitecturaComputacional2020-master/Sources/RegisterFile.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module RegisterFile

Top level modules:
	RegisterFile

} {} {}} {C:/Users/The Jenkka/Desktop/THE TEST/GitHubArquitecturaComputacional2020-master/Sources/Register.v} {1 {vlog -work work -stats=none {C:/Users/The Jenkka/Desktop/THE TEST/GitHubArquitecturaComputacional2020-master/Sources/Register.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module Register

Top level modules:
	Register

} {} {}} {C:/Users/The Jenkka/Desktop/THE TEST/GitHubArquitecturaComputacional2020-master/Sources/MIPS_Processor_TB.v} {1 {vlog -work work -stats=none {C:/Users/The Jenkka/Desktop/THE TEST/GitHubArquitecturaComputacional2020-master/Sources/MIPS_Processor_TB.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module MIPS_Processor_TB

Top level modules:
	MIPS_Processor_TB

} {} {}} {C:/Users/The Jenkka/Desktop/THE TEST/GitHubArquitecturaComputacional2020-master/Sources/PC_Register.v} {1 {vlog -work work -stats=none {C:/Users/The Jenkka/Desktop/THE TEST/GitHubArquitecturaComputacional2020-master/Sources/PC_Register.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module PC_Register

Top level modules:
	PC_Register

} {} {}} {C:/Users/The Jenkka/Desktop/THE TEST/GitHubArquitecturaComputacional2020-master/Sources/MEM_WB.v} {1 {vlog -work work -stats=none {C:/Users/The Jenkka/Desktop/THE TEST/GitHubArquitecturaComputacional2020-master/Sources/MEM_WB.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module MEM_WB

Top level modules:
	MEM_WB

} {} {}} {C:/Users/The Jenkka/Desktop/THE TEST/GitHubArquitecturaComputacional2020-master/Sources/Adder32bits.v} {1 {vlog -work work -stats=none {C:/Users/The Jenkka/Desktop/THE TEST/GitHubArquitecturaComputacional2020-master/Sources/Adder32bits.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module Adder32bits

Top level modules:
	Adder32bits

} {} {}} {C:/Users/The Jenkka/Desktop/THE TEST/GitHubArquitecturaComputacional2020-master/Sources/MIPS_Processor.v} {1 {vlog -work work -stats=none {C:/Users/The Jenkka/Desktop/THE TEST/GitHubArquitecturaComputacional2020-master/Sources/MIPS_Processor.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module MIPS_Processor

Top level modules:
	MIPS_Processor

} {} {}} {C:/Users/The Jenkka/Desktop/THE TEST/GitHubArquitecturaComputacional2020-master/Sources/OR_Gate.v} {1 {vlog -work work -stats=none {C:/Users/The Jenkka/Desktop/THE TEST/GitHubArquitecturaComputacional2020-master/Sources/OR_Gate.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module OR_Gate

Top level modules:
	OR_Gate

} {} {}} {C:/Users/The Jenkka/Desktop/THE TEST/GitHubArquitecturaComputacional2020-master/Sources/SignExtend.v} {1 {vlog -work work -stats=none {C:/Users/The Jenkka/Desktop/THE TEST/GitHubArquitecturaComputacional2020-master/Sources/SignExtend.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module SignExtend

Top level modules:
	SignExtend

} {} {}} {C:/Users/The Jenkka/Desktop/THE TEST/GitHubArquitecturaComputacional2020-master/Sources/ShiftLeft2.v} {1 {vlog -work work -stats=none {C:/Users/The Jenkka/Desktop/THE TEST/GitHubArquitecturaComputacional2020-master/Sources/ShiftLeft2.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module ShiftLeft2

Top level modules:
	ShiftLeft2

} {} {}} {C:/Users/The Jenkka/Desktop/THE TEST/GitHubArquitecturaComputacional2020-master/Sources/ALUControl.v} {1 {vlog -work work -stats=none {C:/Users/The Jenkka/Desktop/THE TEST/GitHubArquitecturaComputacional2020-master/Sources/ALUControl.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module ALUControl

Top level modules:
	ALUControl

} {} {}} {C:/Users/The Jenkka/Desktop/THE TEST/GitHubArquitecturaComputacional2020-master/Sources/DataMemory.v} {1 {vlog -work work -stats=none {C:/Users/The Jenkka/Desktop/THE TEST/GitHubArquitecturaComputacional2020-master/Sources/DataMemory.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module DataMemory

Top level modules:
	DataMemory

} {} {}} {C:/Users/The Jenkka/Desktop/THE TEST/GitHubArquitecturaComputacional2020-master/Sources/DecoderRegisterFile.v} {1 {vlog -work work -stats=none {C:/Users/The Jenkka/Desktop/THE TEST/GitHubArquitecturaComputacional2020-master/Sources/DecoderRegisterFile.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module DecoderRegisterFile

Top level modules:
	DecoderRegisterFile

} {} {}} {C:/Users/The Jenkka/Desktop/THE TEST/GitHubArquitecturaComputacional2020-master/Sources/EX_MEM.v} {1 {vlog -work work -stats=none {C:/Users/The Jenkka/Desktop/THE TEST/GitHubArquitecturaComputacional2020-master/Sources/EX_MEM.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module EX_MEM

Top level modules:
	EX_MEM

} {} {}} {C:/Users/The Jenkka/Desktop/THE TEST/GitHubArquitecturaComputacional2020-master/Sources/ANDGate.v} {1 {vlog -work work -stats=none {C:/Users/The Jenkka/Desktop/THE TEST/GitHubArquitecturaComputacional2020-master/Sources/ANDGate.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module ANDGate

Top level modules:
	ANDGate

} {} {}} {C:/Users/The Jenkka/Desktop/THE TEST/GitHubArquitecturaComputacional2020-master/Sources/Definitions.v} {1 {vlog -work work -stats=none {C:/Users/The Jenkka/Desktop/THE TEST/GitHubArquitecturaComputacional2020-master/Sources/Definitions.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016

} {} {}}
