Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu Apr  3 00:35:34 2025
| Host         : RHIT-R912GAAZ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file caravel_timing_summary_routed.rpt -pb caravel_timing_summary_routed.pb -rpx caravel_timing_summary_routed.rpx -warn_on_violation
| Design       : caravel
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 615 register/latch pins with no clock driven by root clock pin: mprj_io[3] (HIGH)

 There are 660 register/latch pins with no clock driven by root clock pin: mprj_io[4] (HIGH)

 There are 310 register/latch pins with no clock driven by root clock pin: chip_core/housekeeping/serial_bb_clock_reg/Q (HIGH)

 There are 500 register/latch pins with no clock driven by root clock pin: chip_core/housekeeping/serial_bb_enable_reg/Q (HIGH)

 There are 190 register/latch pins with no clock driven by root clock pin: chip_core/housekeeping/serial_bb_load_reg/Q (HIGH)

 There are 310 register/latch pins with no clock driven by root clock pin: chip_core/housekeeping/serial_clock_pre_reg/Q (HIGH)

 There are 190 register/latch pins with no clock driven by root clock pin: chip_core/housekeeping/serial_load_pre_reg/Q (HIGH)

 There are 615 register/latch pins with no clock driven by root clock pin: chip_core/housekeeping/wbbd_busy_reg/Q (HIGH)

 There are 615 register/latch pins with no clock driven by root clock pin: chip_core/housekeeping/wbbd_sck_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2872 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     15.149        0.000                      0                44892        0.016        0.000                      0                44892        3.000        0.000                       0                 16012  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock               Waveform(ns)       Period(ns)      Frequency(MHz)
-----               ------------       ----------      --------------
clock100            {0.000 5.000}      10.000          100.000         
  clkfbout_clk_fix  {0.000 25.000}     50.000          20.000          
  clock12           {0.000 41.667}     83.333          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock100                                                                                                                                                              3.000        0.000                       0                     1  
  clkfbout_clk_fix                                                                                                                                                   47.845        0.000                       0                     3  
  clock12                15.149        0.000                      0                44599        0.016        0.000                      0                44599       40.417        0.000                       0                 16008  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clock12            clock12                 37.939        0.000                      0                  293        0.651        0.000                      0                  293  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock100
  To Clock:  clock100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock100 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_fix/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_fix/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_fix/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_fix/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_fix/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_fix/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_fix
  To Clock:  clkfbout_clk_fix

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_fix
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clk_fix/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   clk_fix/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clk_fix/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clk_fix/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  clk_fix/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  clk_fix/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clock12
  To Clock:  clock12

Setup :            0  Failing Endpoints,  Worst Slack       15.149ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.016ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       40.417ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.149ns  (required time - arrival time)
  Source:                 chip_core/soc/core/VexRiscv/toplevel_dataCache_1_io_mem_cmd_rData_address_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            chip_core/mprj/TopLevel/DMA/u_mm2s/sreg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clock12
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clock12 rise@83.333ns - clock12 rise@0.000ns)
  Data Path Delay:        67.932ns  (logic 20.458ns (30.116%)  route 47.474ns (69.884%))
  Logic Levels:           64  (CARRY4=17 DSP48E1=2 LUT2=4 LUT4=9 LUT5=8 LUT6=21 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 81.818 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_fix/inst/clkout1_buf/O
                         net (fo=16008, routed)       1.617    -0.923    chip_core/soc/core/VexRiscv/clk_out1
    SLICE_X59Y79         FDRE                                         r  chip_core/soc/core/VexRiscv/toplevel_dataCache_1_io_mem_cmd_rData_address_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y79         FDRE (Prop_fdre_C_Q)         0.456    -0.467 f  chip_core/soc/core/VexRiscv/toplevel_dataCache_1_io_mem_cmd_rData_address_reg[19]/Q
                         net (fo=3, routed)           1.650     1.183    chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/slave_sel_r_reg[5][14]
    SLICE_X50Y86         LUT5 (Prop_lut5_I0_O)        0.124     1.307 f  chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/mgmtsoc_litespimmap_burst_adr[17]_i_2/O
                         net (fo=7, routed)           1.307     2.615    chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_adr_o_core[19]
    SLICE_X44Y86         LUT4 (Prop_lut4_I0_O)        0.150     2.765 r  chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/SevenSegDisplay[31]_i_7/O
                         net (fo=1, routed)           0.948     3.713    chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/SevenSegDisplay[31]_i_7_n_0
    SLICE_X43Y84         LUT6 (Prop_lut6_I1_O)        0.326     4.039 r  chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/SevenSegDisplay[31]_i_3/O
                         net (fo=6, routed)           0.661     4.700    chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/SevenSegDisplay[31]_i_3_n_0
    SLICE_X41Y84         LUT6 (Prop_lut6_I1_O)        0.124     4.824 r  chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_onehot_current_state[3]_i_4/O
                         net (fo=32, routed)          1.773     6.597    chip_core/mprj/TopLevel/DMA/u_mm2s/b3_active
    SLICE_X35Y61         LUT6 (Prop_lut6_I0_O)        0.124     6.721 r  chip_core/mprj/TopLevel/DMA/u_mm2s/multiregimpl4_regs0_i_121/O
                         net (fo=128, routed)         2.458     9.179    chip_core/mprj/TopLevel/LUT/V_Unit_3/multiregimpl4_regs0_i_1619
    SLICE_X12Y30         LUT5 (Prop_lut5_I2_O)        0.124     9.303 f  chip_core/mprj/TopLevel/LUT/V_Unit_3/multiregimpl4_regs0_i_1697/O
                         net (fo=2, routed)           1.475    10.778    chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_reg_i_902_4
    SLICE_X5Y39          LUT6 (Prop_lut6_I0_O)        0.124    10.902 r  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_1312/O
                         net (fo=1, routed)           0.544    11.446    chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_1312_n_0
    SLICE_X5Y40          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    11.844 r  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_reg_i_902/CO[3]
                         net (fo=1, routed)           0.000    11.844    chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_reg_i_902_n_0
    SLICE_X5Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.958 r  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_reg_i_506/CO[3]
                         net (fo=1, routed)           0.000    11.958    chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_reg_i_506_n_0
    SLICE_X5Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.072 r  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_reg_i_243/CO[3]
                         net (fo=1, routed)           1.406    13.478    chip_core/mprj/TopLevel/LUT/lut_arb/indexing_unit/f3/result2
    SLICE_X10Y57         LUT5 (Prop_lut5_I1_O)        0.124    13.602 f  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_91/O
                         net (fo=1, routed)           0.920    14.521    chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_91_n_0
    SLICE_X11Y62         LUT6 (Prop_lut6_I0_O)        0.124    14.645 f  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_32/O
                         net (fo=11, routed)          1.505    16.150    chip_core/mprj/TopLevel/LUT/lut_arb/indexing_unit/D[2]_34
    SLICE_X30Y66         LUT4 (Prop_lut4_I0_O)        0.124    16.274 f  chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_100/O
                         net (fo=2, routed)           0.993    17.267    chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_100_n_0
    SLICE_X30Y65         LUT6 (Prop_lut6_I0_O)        0.124    17.391 f  chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_46/O
                         net (fo=5, routed)           0.973    18.364    chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_46_n_0
    SLICE_X34Y64         LUT5 (Prop_lut5_I4_O)        0.152    18.516 r  chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_40/O
                         net (fo=1, routed)           0.665    19.181    chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_40_n_0
    SLICE_X33Y64         LUT6 (Prop_lut6_I3_O)        0.348    19.529 r  chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_16/O
                         net (fo=2, routed)           0.753    20.282    chip_core/mprj/TopLevel/LUT/lut_arb/Index[1]
    SLICE_X41Y63         LUT5 (Prop_lut5_I2_O)        0.150    20.432 r  chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_4__3/O
                         net (fo=1123, routed)        2.127    22.559    chip_core/mprj/TopLevel/LUT/M_Unit_3/memory[31][0]_i_4__7_0
    SLICE_X67Y49         LUT6 (Prop_lut6_I4_O)        0.326    22.885 r  chip_core/mprj/TopLevel/LUT/M_Unit_3/memory[31][27]_i_7__7/O
                         net (fo=1, routed)           0.000    22.885    chip_core/mprj/TopLevel/LUT/M_Unit_3/memory[31][27]_i_7__7_n_0
    SLICE_X67Y49         MUXF7 (Prop_muxf7_I0_O)      0.212    23.097 r  chip_core/mprj/TopLevel/LUT/M_Unit_3/memory_reg[31][27]_i_4__1/O
                         net (fo=1, routed)           0.000    23.097    chip_core/mprj/TopLevel/LUT/M_Unit_3/memory_reg[31][27]_i_4__1_n_0
    SLICE_X67Y49         MUXF8 (Prop_muxf8_I1_O)      0.094    23.191 r  chip_core/mprj/TopLevel/LUT/M_Unit_3/memory_reg[31][27]_i_2__6/O
                         net (fo=4, routed)           1.249    24.439    chip_core/mprj/TopLevel/DMA/u_mm2s/memory__95_1[27]
    SLICE_X44Y49         LUT6 (Prop_lut6_I5_O)        0.316    24.755 r  chip_core/mprj/TopLevel/DMA/u_mm2s/Exponent_carry__0_i_15/O
                         net (fo=1, routed)           1.229    25.985    chip_core/mprj/TopLevel/DMA/u_mm2s/Exponent_carry__0_i_15_n_0
    SLICE_X40Y34         LUT2 (Prop_lut2_I0_O)        0.119    26.104 r  chip_core/mprj/TopLevel/DMA/u_mm2s/Exponent_carry__0_i_11/O
                         net (fo=5, routed)           0.732    26.836    chip_core/mprj/TopLevel/DMA/u_mm2s/address_reg_reg[15]
    SLICE_X38Y37         LUT4 (Prop_lut4_I1_O)        0.332    27.168 r  chip_core/mprj/TopLevel/DMA/u_mm2s/Product_i_65/O
                         net (fo=1, routed)           0.287    27.455    chip_core/mprj/TopLevel/DMA/u_mm2s/Product_i_65_n_0
    SLICE_X41Y37         LUT6 (Prop_lut6_I5_O)        0.124    27.579 r  chip_core/mprj/TopLevel/DMA/u_mm2s/Product_i_18/O
                         net (fo=1, routed)           1.501    29.079    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A[23]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[23]_PCOUT[47])
                                                      4.036    33.115 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Product/PCOUT[47]
                         net (fo=1, routed)           0.002    33.117    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Product_n_106
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.518    34.635 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Product__0/P[30]
                         net (fo=33, routed)          1.114    35.749    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/P[0]
    SLICE_X12Y27         LUT6 (Prop_lut6_I3_O)        0.124    35.873 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_45/O
                         net (fo=1, routed)           0.820    36.693    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_45_n_0
    SLICE_X12Y27         LUT6 (Prop_lut6_I4_O)        0.124    36.817 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_40/O
                         net (fo=1, routed)           0.430    37.247    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Round_Flag__21
    SLICE_X11Y27         LUT5 (Prop_lut5_I1_O)        0.124    37.371 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_39/O
                         net (fo=1, routed)           0.000    37.371    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_39_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    37.918 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_27/O[2]
                         net (fo=2, routed)           1.503    39.421    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Mantissa__0[2]
    SLICE_X32Y29         LUT4 (Prop_lut4_I0_O)        0.302    39.723 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__2_i_49/O
                         net (fo=1, routed)           0.444    40.167    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__2_i_49_n_0
    SLICE_X32Y29         LUT5 (Prop_lut5_I4_O)        0.124    40.291 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__2_i_38/O
                         net (fo=1, routed)           0.821    41.112    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__2_i_38_n_0
    SLICE_X34Y31         LUT6 (Prop_lut6_I4_O)        0.124    41.236 f  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__2_i_25/O
                         net (fo=3, routed)           0.788    42.025    chip_core/mprj/TopLevel/LUT/M_Unit_3/Zero0
    SLICE_X38Y38         LUT6 (Prop_lut6_I0_O)        0.124    42.149 f  chip_core/mprj/TopLevel/LUT/M_Unit_3/A_swap2_carry__2_i_11/O
                         net (fo=49, routed)          1.579    43.728    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/exponent_diff_carry_i_8_0
    SLICE_X41Y30         LUT4 (Prop_lut4_I3_O)        0.152    43.880 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_18/O
                         net (fo=6, routed)           0.797    44.677    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__2_i_11_10
    SLICE_X42Y29         LUT4 (Prop_lut4_I3_O)        0.326    45.003 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_7/O
                         net (fo=1, routed)           0.000    45.003    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/S[1]
    SLICE_X42Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    45.536 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry/CO[3]
                         net (fo=1, routed)           0.000    45.536    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.653 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    45.653    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry__0_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.770 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    45.770    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry__1_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.887 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry__2/CO[3]
                         net (fo=113, routed)         0.976    46.863    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/CO[0]
    SLICE_X41Y35         LUT6 (Prop_lut6_I1_O)        0.124    46.987 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/exponent_diff_carry_i_4/O
                         net (fo=9, routed)           0.926    47.913    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_Exponent[0]
    SLICE_X43Y34         LUT2 (Prop_lut2_I0_O)        0.124    48.037 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/exponent_diff_carry_i_8/O
                         net (fo=1, routed)           0.000    48.037    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/Mantissa_sub0_i_5[0]
    SLICE_X43Y34         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    48.643 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/exponent_diff_carry/O[3]
                         net (fo=26, routed)          0.737    49.379    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/p_1_in[3]
    SLICE_X44Y34         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.567    49.946 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/B_Exponent_shifted_carry/CO[3]
                         net (fo=1, routed)           0.000    49.946    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/B_Exponent_shifted_carry_n_0
    SLICE_X44Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    50.280 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/B_Exponent_shifted_carry__0/O[1]
                         net (fo=1, routed)           0.565    50.845    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/B_Exponent_shifted[5]
    SLICE_X48Y35         LUT6 (Prop_lut6_I2_O)        0.303    51.148 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_38/O
                         net (fo=31, routed)          0.610    51.758    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_38_n_0
    SLICE_X47Y37         LUT6 (Prop_lut6_I4_O)        0.124    51.882 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_24/O
                         net (fo=152, routed)         0.855    52.738    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/adder/perform__14
    SLICE_X49Y34         LUT2 (Prop_lut2_I0_O)        0.124    52.862 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Mantissa_sub0_i_15/O
                         net (fo=24, routed)          0.963    53.824    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/Exponent_sub_carry_i_60
    SLICE_X47Y30         LUT2 (Prop_lut2_I1_O)        0.124    53.948 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/Exponent_sub_carry_i_84/O
                         net (fo=1, routed)           0.000    53.948    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_29_0[0]
    SLICE_X47Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    54.480 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_60/CO[3]
                         net (fo=1, routed)           0.000    54.480    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_60_n_0
    SLICE_X47Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    54.702 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_73/O[0]
                         net (fo=2, routed)           0.659    55.362    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Mantissa_sub_complement[4]
    SLICE_X46Y31         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.725    56.087 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_35/CO[3]
                         net (fo=1, routed)           0.000    56.087    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_35_n_0
    SLICE_X46Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.204 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_30/CO[3]
                         net (fo=1, routed)           0.000    56.204    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_30_n_0
    SLICE_X46Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    56.527 f  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_31/O[1]
                         net (fo=22, routed)          1.190    57.716    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Mantissa_sub0[13]
    SLICE_X51Y31         LUT4 (Prop_lut4_I3_O)        0.332    58.048 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/wait_reg[18]_i_19/O
                         net (fo=10, routed)          0.581    58.629    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/wait_reg[16]_i_16_n_0
    SLICE_X51Y34         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.756    59.385 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/wait_reg_reg[16]_i_8/O[1]
                         net (fo=1, routed)           0.457    59.842    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/data23[14]
    SLICE_X52Y35         LUT5 (Prop_lut5_I0_O)        0.303    60.145 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/wait_reg[14]_i_8/O
                         net (fo=1, routed)           0.844    60.989    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/wait_reg[14]_i_8_n_0
    SLICE_X53Y35         LUT6 (Prop_lut6_I0_O)        0.124    61.113 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/wait_reg[14]_i_6/O
                         net (fo=1, routed)           0.861    61.974    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/adder/pe/Significand__872[14]
    SLICE_X35Y30         LUT6 (Prop_lut6_I2_O)        0.124    62.098 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/wait_reg[14]_i_3/O
                         net (fo=2, routed)           0.000    62.098    chip_core/mprj/TopLevel/LUT/M_Unit_1/wait_reg_reg[14]
    SLICE_X35Y30         MUXF7 (Prop_muxf7_I1_O)      0.217    62.315 r  chip_core/mprj/TopLevel/LUT/M_Unit_1/dataOut_reg_reg[14]_i_2/O
                         net (fo=2, routed)           0.456    62.771    chip_core/mprj/TopLevel/LUT/lut_arb/dataOut_reg_reg[14]_0
    SLICE_X34Y30         LUT6 (Prop_lut6_I2_O)        0.299    63.070 r  chip_core/mprj/TopLevel/LUT/lut_arb/sreg[30]_i_12/O
                         net (fo=1, routed)           2.122    65.192    chip_core/mprj/TopLevel/LUT/wb4_intf/b4_dataOut[13]
    SLICE_X34Y69         LUT4 (Prop_lut4_I3_O)        0.146    65.338 r  chip_core/mprj/TopLevel/LUT/wb4_intf/sreg[30]_i_8/O
                         net (fo=1, routed)           0.306    65.644    chip_core/mprj/TopLevel/DMA/u_mm2s/lut_dat_4[14]
    SLICE_X33Y69         LUT6 (Prop_lut6_I4_O)        0.328    65.972 r  chip_core/mprj/TopLevel/DMA/u_mm2s/sreg[30]_i_4/O
                         net (fo=3, routed)           0.913    66.885    chip_core/mprj/TopLevel/DMA/u_mm2s/sreg[30]_i_4_n_0
    SLICE_X49Y67         LUT4 (Prop_lut4_I2_O)        0.124    67.009 r  chip_core/mprj/TopLevel/DMA/u_mm2s/sreg[14]_i_1__1/O
                         net (fo=1, routed)           0.000    67.009    chip_core/mprj/TopLevel/DMA/u_mm2s/pre_shifted_data[14]
    SLICE_X49Y67         FDRE                                         r  chip_core/mprj/TopLevel/DMA/u_mm2s/sreg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock12 rise edge)   83.333    83.333 r  
    E3                                                0.000    83.333 r  clock100 (IN)
                         net (fo=0)                   0.000    83.333    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  clk_fix/inst/clkout1_buf/O
                         net (fo=16008, routed)       1.505    81.818    chip_core/mprj/TopLevel/DMA/u_mm2s/clk_out1
    SLICE_X49Y67         FDRE                                         r  chip_core/mprj/TopLevel/DMA/u_mm2s/sreg_reg[14]/C
                         clock pessimism              0.487    82.306    
                         clock uncertainty           -0.176    82.129    
    SLICE_X49Y67         FDRE (Setup_fdre_C_D)        0.029    82.158    chip_core/mprj/TopLevel/DMA/u_mm2s/sreg_reg[14]
  -------------------------------------------------------------------
                         required time                         82.158    
                         arrival time                         -67.009    
  -------------------------------------------------------------------
                         slack                                 15.149    

Slack (MET) :             15.176ns  (required time - arrival time)
  Source:                 chip_core/soc/core/VexRiscv/toplevel_dataCache_1_io_mem_cmd_rData_address_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            chip_core/mprj/TopLevel/DMA/u_mm2s/sreg_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clock12
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clock12 rise@83.333ns - clock12 rise@0.000ns)
  Data Path Delay:        67.907ns  (logic 20.453ns (30.119%)  route 47.454ns (69.881%))
  Logic Levels:           68  (CARRY4=19 DSP48E1=2 LUT2=6 LUT4=8 LUT5=8 LUT6=23 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 81.818 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_fix/inst/clkout1_buf/O
                         net (fo=16008, routed)       1.617    -0.923    chip_core/soc/core/VexRiscv/clk_out1
    SLICE_X59Y79         FDRE                                         r  chip_core/soc/core/VexRiscv/toplevel_dataCache_1_io_mem_cmd_rData_address_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y79         FDRE (Prop_fdre_C_Q)         0.456    -0.467 f  chip_core/soc/core/VexRiscv/toplevel_dataCache_1_io_mem_cmd_rData_address_reg[19]/Q
                         net (fo=3, routed)           1.650     1.183    chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/slave_sel_r_reg[5][14]
    SLICE_X50Y86         LUT5 (Prop_lut5_I0_O)        0.124     1.307 f  chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/mgmtsoc_litespimmap_burst_adr[17]_i_2/O
                         net (fo=7, routed)           1.307     2.615    chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_adr_o_core[19]
    SLICE_X44Y86         LUT4 (Prop_lut4_I0_O)        0.150     2.765 r  chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/SevenSegDisplay[31]_i_7/O
                         net (fo=1, routed)           0.948     3.713    chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/SevenSegDisplay[31]_i_7_n_0
    SLICE_X43Y84         LUT6 (Prop_lut6_I1_O)        0.326     4.039 r  chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/SevenSegDisplay[31]_i_3/O
                         net (fo=6, routed)           0.661     4.700    chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/SevenSegDisplay[31]_i_3_n_0
    SLICE_X41Y84         LUT6 (Prop_lut6_I1_O)        0.124     4.824 r  chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_onehot_current_state[3]_i_4/O
                         net (fo=32, routed)          1.773     6.597    chip_core/mprj/TopLevel/DMA/u_mm2s/b3_active
    SLICE_X35Y61         LUT6 (Prop_lut6_I0_O)        0.124     6.721 r  chip_core/mprj/TopLevel/DMA/u_mm2s/multiregimpl4_regs0_i_121/O
                         net (fo=128, routed)         2.458     9.179    chip_core/mprj/TopLevel/LUT/V_Unit_3/multiregimpl4_regs0_i_1619
    SLICE_X12Y30         LUT5 (Prop_lut5_I2_O)        0.124     9.303 f  chip_core/mprj/TopLevel/LUT/V_Unit_3/multiregimpl4_regs0_i_1697/O
                         net (fo=2, routed)           1.475    10.778    chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_reg_i_902_4
    SLICE_X5Y39          LUT6 (Prop_lut6_I0_O)        0.124    10.902 r  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_1312/O
                         net (fo=1, routed)           0.544    11.446    chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_1312_n_0
    SLICE_X5Y40          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    11.844 r  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_reg_i_902/CO[3]
                         net (fo=1, routed)           0.000    11.844    chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_reg_i_902_n_0
    SLICE_X5Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.958 r  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_reg_i_506/CO[3]
                         net (fo=1, routed)           0.000    11.958    chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_reg_i_506_n_0
    SLICE_X5Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.072 r  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_reg_i_243/CO[3]
                         net (fo=1, routed)           1.406    13.478    chip_core/mprj/TopLevel/LUT/lut_arb/indexing_unit/f3/result2
    SLICE_X10Y57         LUT5 (Prop_lut5_I1_O)        0.124    13.602 f  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_91/O
                         net (fo=1, routed)           0.920    14.521    chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_91_n_0
    SLICE_X11Y62         LUT6 (Prop_lut6_I0_O)        0.124    14.645 f  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_32/O
                         net (fo=11, routed)          1.505    16.150    chip_core/mprj/TopLevel/LUT/lut_arb/indexing_unit/D[2]_34
    SLICE_X30Y66         LUT4 (Prop_lut4_I0_O)        0.124    16.274 f  chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_100/O
                         net (fo=2, routed)           0.993    17.267    chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_100_n_0
    SLICE_X30Y65         LUT6 (Prop_lut6_I0_O)        0.124    17.391 f  chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_46/O
                         net (fo=5, routed)           0.973    18.364    chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_46_n_0
    SLICE_X34Y64         LUT5 (Prop_lut5_I4_O)        0.152    18.516 r  chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_40/O
                         net (fo=1, routed)           0.665    19.181    chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_40_n_0
    SLICE_X33Y64         LUT6 (Prop_lut6_I3_O)        0.348    19.529 r  chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_16/O
                         net (fo=2, routed)           0.753    20.282    chip_core/mprj/TopLevel/LUT/lut_arb/Index[1]
    SLICE_X41Y63         LUT5 (Prop_lut5_I2_O)        0.150    20.432 r  chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_4__3/O
                         net (fo=1123, routed)        2.127    22.559    chip_core/mprj/TopLevel/LUT/M_Unit_3/memory[31][0]_i_4__7_0
    SLICE_X67Y49         LUT6 (Prop_lut6_I4_O)        0.326    22.885 r  chip_core/mprj/TopLevel/LUT/M_Unit_3/memory[31][27]_i_7__7/O
                         net (fo=1, routed)           0.000    22.885    chip_core/mprj/TopLevel/LUT/M_Unit_3/memory[31][27]_i_7__7_n_0
    SLICE_X67Y49         MUXF7 (Prop_muxf7_I0_O)      0.212    23.097 r  chip_core/mprj/TopLevel/LUT/M_Unit_3/memory_reg[31][27]_i_4__1/O
                         net (fo=1, routed)           0.000    23.097    chip_core/mprj/TopLevel/LUT/M_Unit_3/memory_reg[31][27]_i_4__1_n_0
    SLICE_X67Y49         MUXF8 (Prop_muxf8_I1_O)      0.094    23.191 r  chip_core/mprj/TopLevel/LUT/M_Unit_3/memory_reg[31][27]_i_2__6/O
                         net (fo=4, routed)           1.249    24.439    chip_core/mprj/TopLevel/DMA/u_mm2s/memory__95_1[27]
    SLICE_X44Y49         LUT6 (Prop_lut6_I5_O)        0.316    24.755 r  chip_core/mprj/TopLevel/DMA/u_mm2s/Exponent_carry__0_i_15/O
                         net (fo=1, routed)           1.229    25.985    chip_core/mprj/TopLevel/DMA/u_mm2s/Exponent_carry__0_i_15_n_0
    SLICE_X40Y34         LUT2 (Prop_lut2_I0_O)        0.119    26.104 r  chip_core/mprj/TopLevel/DMA/u_mm2s/Exponent_carry__0_i_11/O
                         net (fo=5, routed)           0.732    26.836    chip_core/mprj/TopLevel/DMA/u_mm2s/address_reg_reg[15]
    SLICE_X38Y37         LUT4 (Prop_lut4_I1_O)        0.332    27.168 r  chip_core/mprj/TopLevel/DMA/u_mm2s/Product_i_65/O
                         net (fo=1, routed)           0.287    27.455    chip_core/mprj/TopLevel/DMA/u_mm2s/Product_i_65_n_0
    SLICE_X41Y37         LUT6 (Prop_lut6_I5_O)        0.124    27.579 r  chip_core/mprj/TopLevel/DMA/u_mm2s/Product_i_18/O
                         net (fo=1, routed)           1.501    29.079    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A[23]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[23]_PCOUT[47])
                                                      4.036    33.115 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Product/PCOUT[47]
                         net (fo=1, routed)           0.002    33.117    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Product_n_106
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.518    34.635 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Product__0/P[30]
                         net (fo=33, routed)          1.114    35.749    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/P[0]
    SLICE_X12Y27         LUT6 (Prop_lut6_I3_O)        0.124    35.873 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_45/O
                         net (fo=1, routed)           0.820    36.693    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_45_n_0
    SLICE_X12Y27         LUT6 (Prop_lut6_I4_O)        0.124    36.817 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_40/O
                         net (fo=1, routed)           0.430    37.247    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Round_Flag__21
    SLICE_X11Y27         LUT5 (Prop_lut5_I1_O)        0.124    37.371 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_39/O
                         net (fo=1, routed)           0.000    37.371    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_39_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    37.918 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_27/O[2]
                         net (fo=2, routed)           1.503    39.421    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Mantissa__0[2]
    SLICE_X32Y29         LUT4 (Prop_lut4_I0_O)        0.302    39.723 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__2_i_49/O
                         net (fo=1, routed)           0.444    40.167    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__2_i_49_n_0
    SLICE_X32Y29         LUT5 (Prop_lut5_I4_O)        0.124    40.291 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__2_i_38/O
                         net (fo=1, routed)           0.821    41.112    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__2_i_38_n_0
    SLICE_X34Y31         LUT6 (Prop_lut6_I4_O)        0.124    41.236 f  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__2_i_25/O
                         net (fo=3, routed)           0.788    42.025    chip_core/mprj/TopLevel/LUT/M_Unit_3/Zero0
    SLICE_X38Y38         LUT6 (Prop_lut6_I0_O)        0.124    42.149 f  chip_core/mprj/TopLevel/LUT/M_Unit_3/A_swap2_carry__2_i_11/O
                         net (fo=49, routed)          1.579    43.728    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/exponent_diff_carry_i_8_0
    SLICE_X41Y30         LUT4 (Prop_lut4_I3_O)        0.152    43.880 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_18/O
                         net (fo=6, routed)           0.797    44.677    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__2_i_11_10
    SLICE_X42Y29         LUT4 (Prop_lut4_I3_O)        0.326    45.003 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_7/O
                         net (fo=1, routed)           0.000    45.003    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/S[1]
    SLICE_X42Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    45.536 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry/CO[3]
                         net (fo=1, routed)           0.000    45.536    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.653 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    45.653    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry__0_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.770 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    45.770    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry__1_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.887 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry__2/CO[3]
                         net (fo=113, routed)         0.976    46.863    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/CO[0]
    SLICE_X41Y35         LUT6 (Prop_lut6_I1_O)        0.124    46.987 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/exponent_diff_carry_i_4/O
                         net (fo=9, routed)           0.926    47.913    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_Exponent[0]
    SLICE_X43Y34         LUT2 (Prop_lut2_I0_O)        0.124    48.037 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/exponent_diff_carry_i_8/O
                         net (fo=1, routed)           0.000    48.037    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/Mantissa_sub0_i_5[0]
    SLICE_X43Y34         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    48.643 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/exponent_diff_carry/O[3]
                         net (fo=26, routed)          0.737    49.379    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/p_1_in[3]
    SLICE_X44Y34         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.567    49.946 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/B_Exponent_shifted_carry/CO[3]
                         net (fo=1, routed)           0.000    49.946    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/B_Exponent_shifted_carry_n_0
    SLICE_X44Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    50.280 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/B_Exponent_shifted_carry__0/O[1]
                         net (fo=1, routed)           0.565    50.845    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/B_Exponent_shifted[5]
    SLICE_X48Y35         LUT6 (Prop_lut6_I2_O)        0.303    51.148 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_38/O
                         net (fo=31, routed)          0.610    51.758    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_38_n_0
    SLICE_X47Y37         LUT6 (Prop_lut6_I4_O)        0.124    51.882 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_24/O
                         net (fo=152, routed)         0.855    52.738    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/adder/perform__14
    SLICE_X49Y34         LUT2 (Prop_lut2_I0_O)        0.124    52.862 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Mantissa_sub0_i_15/O
                         net (fo=24, routed)          0.963    53.824    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/Exponent_sub_carry_i_60
    SLICE_X47Y30         LUT2 (Prop_lut2_I1_O)        0.124    53.948 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/Exponent_sub_carry_i_84/O
                         net (fo=1, routed)           0.000    53.948    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_29_0[0]
    SLICE_X47Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    54.480 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_60/CO[3]
                         net (fo=1, routed)           0.000    54.480    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_60_n_0
    SLICE_X47Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    54.702 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_73/O[0]
                         net (fo=2, routed)           0.659    55.362    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Mantissa_sub_complement[4]
    SLICE_X46Y31         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.725    56.087 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_35/CO[3]
                         net (fo=1, routed)           0.000    56.087    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_35_n_0
    SLICE_X46Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.204 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_30/CO[3]
                         net (fo=1, routed)           0.000    56.204    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_30_n_0
    SLICE_X46Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.321 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.321    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_31_n_0
    SLICE_X46Y34         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    56.636 f  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_25/O[3]
                         net (fo=15, routed)          0.800    57.436    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Mantissa_sub0[19]
    SLICE_X51Y35         LUT2 (Prop_lut2_I1_O)        0.307    57.743 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_42/O
                         net (fo=23, routed)          1.186    58.928    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/wait_reg[19]_i_15_n_0
    SLICE_X52Y37         LUT4 (Prop_lut4_I0_O)        0.124    59.052 f  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry__0_i_6/O
                         net (fo=2, routed)           0.661    59.713    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry__0_i_6_n_0
    SLICE_X50Y37         LUT6 (Prop_lut6_I1_O)        0.124    59.837 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_5/O
                         net (fo=1, routed)           0.440    60.277    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_5_n_0
    SLICE_X48Y36         LUT5 (Prop_lut5_I1_O)        0.124    60.401 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_1/O
                         net (fo=1, routed)           0.000    60.401    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/pe/wait_reg[23]_i_5[3]
    SLICE_X48Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    60.802 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/pe/Exponent_sub_carry/CO[3]
                         net (fo=1, routed)           0.000    60.802    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/pe/Exponent_sub_carry_n_0
    SLICE_X48Y37         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    61.115 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/pe/Exponent_sub_carry__0/O[3]
                         net (fo=1, routed)           0.310    61.425    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/exponent_sub[7]
    SLICE_X48Y38         LUT6 (Prop_lut6_I5_O)        0.306    61.731 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/wait_reg[30]_i_6/O
                         net (fo=1, routed)           0.562    62.293    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/wait_reg[30]_i_6_n_0
    SLICE_X48Y34         LUT2 (Prop_lut2_I0_O)        0.124    62.417 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/wait_reg[30]_i_5/O
                         net (fo=1, routed)           0.906    63.323    chip_core/mprj/TopLevel/LUT/B_Unit_2/MACresult[12]
    SLICE_X48Y54         LUT6 (Prop_lut6_I1_O)        0.124    63.447 r  chip_core/mprj/TopLevel/LUT/B_Unit_2/wait_reg[30]_i_2/O
                         net (fo=3, routed)           0.183    63.630    chip_core/mprj/TopLevel/LUT/lut_arb/dataOut_reg_reg[30]_0
    SLICE_X48Y54         LUT6 (Prop_lut6_I2_O)        0.124    63.754 r  chip_core/mprj/TopLevel/LUT/lut_arb/sreg[30]_i_13/O
                         net (fo=1, routed)           1.178    64.932    chip_core/mprj/TopLevel/LUT/wb4_intf/b4_dataOut[29]
    SLICE_X36Y68         LUT4 (Prop_lut4_I3_O)        0.118    65.050 r  chip_core/mprj/TopLevel/LUT/wb4_intf/sreg[30]_i_9/O
                         net (fo=1, routed)           0.561    65.611    chip_core/mprj/TopLevel/DMA/u_mm2s/lut_dat_4[30]
    SLICE_X33Y70         LUT6 (Prop_lut6_I4_O)        0.326    65.937 r  chip_core/mprj/TopLevel/DMA/u_mm2s/sreg[30]_i_5/O
                         net (fo=1, routed)           0.923    66.861    chip_core/mprj/TopLevel/DMA/u_mm2s/sreg[30]_i_5_n_0
    SLICE_X49Y67         LUT6 (Prop_lut6_I5_O)        0.124    66.985 r  chip_core/mprj/TopLevel/DMA/u_mm2s/sreg[30]_i_1__1/O
                         net (fo=1, routed)           0.000    66.985    chip_core/mprj/TopLevel/DMA/u_mm2s/pre_shifted_data[30]
    SLICE_X49Y67         FDRE                                         r  chip_core/mprj/TopLevel/DMA/u_mm2s/sreg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock12 rise edge)   83.333    83.333 r  
    E3                                                0.000    83.333 r  clock100 (IN)
                         net (fo=0)                   0.000    83.333    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  clk_fix/inst/clkout1_buf/O
                         net (fo=16008, routed)       1.505    81.818    chip_core/mprj/TopLevel/DMA/u_mm2s/clk_out1
    SLICE_X49Y67         FDRE                                         r  chip_core/mprj/TopLevel/DMA/u_mm2s/sreg_reg[30]/C
                         clock pessimism              0.487    82.306    
                         clock uncertainty           -0.176    82.129    
    SLICE_X49Y67         FDRE (Setup_fdre_C_D)        0.031    82.160    chip_core/mprj/TopLevel/DMA/u_mm2s/sreg_reg[30]
  -------------------------------------------------------------------
                         required time                         82.160    
                         arrival time                         -66.984    
  -------------------------------------------------------------------
                         slack                                 15.176    

Slack (MET) :             15.201ns  (required time - arrival time)
  Source:                 chip_core/soc/core/VexRiscv/toplevel_dataCache_1_io_mem_cmd_rData_address_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            chip_core/mprj/TopLevel/DMA/u_mm2s/sreg_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clock12
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clock12 rise@83.333ns - clock12 rise@0.000ns)
  Data Path Delay:        67.926ns  (logic 20.452ns (30.109%)  route 47.474ns (69.891%))
  Logic Levels:           64  (CARRY4=17 DSP48E1=2 LUT2=4 LUT4=8 LUT5=9 LUT6=21 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 81.818 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_fix/inst/clkout1_buf/O
                         net (fo=16008, routed)       1.617    -0.923    chip_core/soc/core/VexRiscv/clk_out1
    SLICE_X59Y79         FDRE                                         r  chip_core/soc/core/VexRiscv/toplevel_dataCache_1_io_mem_cmd_rData_address_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y79         FDRE (Prop_fdre_C_Q)         0.456    -0.467 f  chip_core/soc/core/VexRiscv/toplevel_dataCache_1_io_mem_cmd_rData_address_reg[19]/Q
                         net (fo=3, routed)           1.650     1.183    chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/slave_sel_r_reg[5][14]
    SLICE_X50Y86         LUT5 (Prop_lut5_I0_O)        0.124     1.307 f  chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/mgmtsoc_litespimmap_burst_adr[17]_i_2/O
                         net (fo=7, routed)           1.307     2.615    chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_adr_o_core[19]
    SLICE_X44Y86         LUT4 (Prop_lut4_I0_O)        0.150     2.765 r  chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/SevenSegDisplay[31]_i_7/O
                         net (fo=1, routed)           0.948     3.713    chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/SevenSegDisplay[31]_i_7_n_0
    SLICE_X43Y84         LUT6 (Prop_lut6_I1_O)        0.326     4.039 r  chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/SevenSegDisplay[31]_i_3/O
                         net (fo=6, routed)           0.661     4.700    chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/SevenSegDisplay[31]_i_3_n_0
    SLICE_X41Y84         LUT6 (Prop_lut6_I1_O)        0.124     4.824 r  chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_onehot_current_state[3]_i_4/O
                         net (fo=32, routed)          1.773     6.597    chip_core/mprj/TopLevel/DMA/u_mm2s/b3_active
    SLICE_X35Y61         LUT6 (Prop_lut6_I0_O)        0.124     6.721 r  chip_core/mprj/TopLevel/DMA/u_mm2s/multiregimpl4_regs0_i_121/O
                         net (fo=128, routed)         2.458     9.179    chip_core/mprj/TopLevel/LUT/V_Unit_3/multiregimpl4_regs0_i_1619
    SLICE_X12Y30         LUT5 (Prop_lut5_I2_O)        0.124     9.303 f  chip_core/mprj/TopLevel/LUT/V_Unit_3/multiregimpl4_regs0_i_1697/O
                         net (fo=2, routed)           1.475    10.778    chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_reg_i_902_4
    SLICE_X5Y39          LUT6 (Prop_lut6_I0_O)        0.124    10.902 r  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_1312/O
                         net (fo=1, routed)           0.544    11.446    chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_1312_n_0
    SLICE_X5Y40          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    11.844 r  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_reg_i_902/CO[3]
                         net (fo=1, routed)           0.000    11.844    chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_reg_i_902_n_0
    SLICE_X5Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.958 r  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_reg_i_506/CO[3]
                         net (fo=1, routed)           0.000    11.958    chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_reg_i_506_n_0
    SLICE_X5Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.072 r  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_reg_i_243/CO[3]
                         net (fo=1, routed)           1.406    13.478    chip_core/mprj/TopLevel/LUT/lut_arb/indexing_unit/f3/result2
    SLICE_X10Y57         LUT5 (Prop_lut5_I1_O)        0.124    13.602 f  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_91/O
                         net (fo=1, routed)           0.920    14.521    chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_91_n_0
    SLICE_X11Y62         LUT6 (Prop_lut6_I0_O)        0.124    14.645 f  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_32/O
                         net (fo=11, routed)          1.505    16.150    chip_core/mprj/TopLevel/LUT/lut_arb/indexing_unit/D[2]_34
    SLICE_X30Y66         LUT4 (Prop_lut4_I0_O)        0.124    16.274 f  chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_100/O
                         net (fo=2, routed)           0.993    17.267    chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_100_n_0
    SLICE_X30Y65         LUT6 (Prop_lut6_I0_O)        0.124    17.391 f  chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_46/O
                         net (fo=5, routed)           0.973    18.364    chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_46_n_0
    SLICE_X34Y64         LUT5 (Prop_lut5_I4_O)        0.152    18.516 r  chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_40/O
                         net (fo=1, routed)           0.665    19.181    chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_40_n_0
    SLICE_X33Y64         LUT6 (Prop_lut6_I3_O)        0.348    19.529 r  chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_16/O
                         net (fo=2, routed)           0.753    20.282    chip_core/mprj/TopLevel/LUT/lut_arb/Index[1]
    SLICE_X41Y63         LUT5 (Prop_lut5_I2_O)        0.150    20.432 r  chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_4__3/O
                         net (fo=1123, routed)        2.127    22.559    chip_core/mprj/TopLevel/LUT/M_Unit_3/memory[31][0]_i_4__7_0
    SLICE_X67Y49         LUT6 (Prop_lut6_I4_O)        0.326    22.885 r  chip_core/mprj/TopLevel/LUT/M_Unit_3/memory[31][27]_i_7__7/O
                         net (fo=1, routed)           0.000    22.885    chip_core/mprj/TopLevel/LUT/M_Unit_3/memory[31][27]_i_7__7_n_0
    SLICE_X67Y49         MUXF7 (Prop_muxf7_I0_O)      0.212    23.097 r  chip_core/mprj/TopLevel/LUT/M_Unit_3/memory_reg[31][27]_i_4__1/O
                         net (fo=1, routed)           0.000    23.097    chip_core/mprj/TopLevel/LUT/M_Unit_3/memory_reg[31][27]_i_4__1_n_0
    SLICE_X67Y49         MUXF8 (Prop_muxf8_I1_O)      0.094    23.191 r  chip_core/mprj/TopLevel/LUT/M_Unit_3/memory_reg[31][27]_i_2__6/O
                         net (fo=4, routed)           1.249    24.439    chip_core/mprj/TopLevel/DMA/u_mm2s/memory__95_1[27]
    SLICE_X44Y49         LUT6 (Prop_lut6_I5_O)        0.316    24.755 r  chip_core/mprj/TopLevel/DMA/u_mm2s/Exponent_carry__0_i_15/O
                         net (fo=1, routed)           1.229    25.985    chip_core/mprj/TopLevel/DMA/u_mm2s/Exponent_carry__0_i_15_n_0
    SLICE_X40Y34         LUT2 (Prop_lut2_I0_O)        0.119    26.104 r  chip_core/mprj/TopLevel/DMA/u_mm2s/Exponent_carry__0_i_11/O
                         net (fo=5, routed)           0.732    26.836    chip_core/mprj/TopLevel/DMA/u_mm2s/address_reg_reg[15]
    SLICE_X38Y37         LUT4 (Prop_lut4_I1_O)        0.332    27.168 r  chip_core/mprj/TopLevel/DMA/u_mm2s/Product_i_65/O
                         net (fo=1, routed)           0.287    27.455    chip_core/mprj/TopLevel/DMA/u_mm2s/Product_i_65_n_0
    SLICE_X41Y37         LUT6 (Prop_lut6_I5_O)        0.124    27.579 r  chip_core/mprj/TopLevel/DMA/u_mm2s/Product_i_18/O
                         net (fo=1, routed)           1.501    29.079    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A[23]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[23]_PCOUT[47])
                                                      4.036    33.115 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Product/PCOUT[47]
                         net (fo=1, routed)           0.002    33.117    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Product_n_106
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.518    34.635 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Product__0/P[30]
                         net (fo=33, routed)          1.114    35.749    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/P[0]
    SLICE_X12Y27         LUT6 (Prop_lut6_I3_O)        0.124    35.873 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_45/O
                         net (fo=1, routed)           0.820    36.693    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_45_n_0
    SLICE_X12Y27         LUT6 (Prop_lut6_I4_O)        0.124    36.817 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_40/O
                         net (fo=1, routed)           0.430    37.247    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Round_Flag__21
    SLICE_X11Y27         LUT5 (Prop_lut5_I1_O)        0.124    37.371 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_39/O
                         net (fo=1, routed)           0.000    37.371    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_39_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    37.918 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_27/O[2]
                         net (fo=2, routed)           1.503    39.421    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Mantissa__0[2]
    SLICE_X32Y29         LUT4 (Prop_lut4_I0_O)        0.302    39.723 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__2_i_49/O
                         net (fo=1, routed)           0.444    40.167    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__2_i_49_n_0
    SLICE_X32Y29         LUT5 (Prop_lut5_I4_O)        0.124    40.291 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__2_i_38/O
                         net (fo=1, routed)           0.821    41.112    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__2_i_38_n_0
    SLICE_X34Y31         LUT6 (Prop_lut6_I4_O)        0.124    41.236 f  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__2_i_25/O
                         net (fo=3, routed)           0.788    42.025    chip_core/mprj/TopLevel/LUT/M_Unit_3/Zero0
    SLICE_X38Y38         LUT6 (Prop_lut6_I0_O)        0.124    42.149 f  chip_core/mprj/TopLevel/LUT/M_Unit_3/A_swap2_carry__2_i_11/O
                         net (fo=49, routed)          1.579    43.728    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/exponent_diff_carry_i_8_0
    SLICE_X41Y30         LUT4 (Prop_lut4_I3_O)        0.152    43.880 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_18/O
                         net (fo=6, routed)           0.797    44.677    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__2_i_11_10
    SLICE_X42Y29         LUT4 (Prop_lut4_I3_O)        0.326    45.003 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_7/O
                         net (fo=1, routed)           0.000    45.003    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/S[1]
    SLICE_X42Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    45.536 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry/CO[3]
                         net (fo=1, routed)           0.000    45.536    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.653 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    45.653    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry__0_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.770 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    45.770    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry__1_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.887 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry__2/CO[3]
                         net (fo=113, routed)         0.976    46.863    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/CO[0]
    SLICE_X41Y35         LUT6 (Prop_lut6_I1_O)        0.124    46.987 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/exponent_diff_carry_i_4/O
                         net (fo=9, routed)           0.926    47.913    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_Exponent[0]
    SLICE_X43Y34         LUT2 (Prop_lut2_I0_O)        0.124    48.037 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/exponent_diff_carry_i_8/O
                         net (fo=1, routed)           0.000    48.037    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/Mantissa_sub0_i_5[0]
    SLICE_X43Y34         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    48.643 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/exponent_diff_carry/O[3]
                         net (fo=26, routed)          0.737    49.379    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/p_1_in[3]
    SLICE_X44Y34         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.567    49.946 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/B_Exponent_shifted_carry/CO[3]
                         net (fo=1, routed)           0.000    49.946    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/B_Exponent_shifted_carry_n_0
    SLICE_X44Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    50.280 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/B_Exponent_shifted_carry__0/O[1]
                         net (fo=1, routed)           0.565    50.845    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/B_Exponent_shifted[5]
    SLICE_X48Y35         LUT6 (Prop_lut6_I2_O)        0.303    51.148 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_38/O
                         net (fo=31, routed)          0.610    51.758    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_38_n_0
    SLICE_X47Y37         LUT6 (Prop_lut6_I4_O)        0.124    51.882 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_24/O
                         net (fo=152, routed)         0.855    52.738    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/adder/perform__14
    SLICE_X49Y34         LUT2 (Prop_lut2_I0_O)        0.124    52.862 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Mantissa_sub0_i_15/O
                         net (fo=24, routed)          0.963    53.824    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/Exponent_sub_carry_i_60
    SLICE_X47Y30         LUT2 (Prop_lut2_I1_O)        0.124    53.948 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/Exponent_sub_carry_i_84/O
                         net (fo=1, routed)           0.000    53.948    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_29_0[0]
    SLICE_X47Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    54.480 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_60/CO[3]
                         net (fo=1, routed)           0.000    54.480    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_60_n_0
    SLICE_X47Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    54.702 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_73/O[0]
                         net (fo=2, routed)           0.659    55.362    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Mantissa_sub_complement[4]
    SLICE_X46Y31         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.725    56.087 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_35/CO[3]
                         net (fo=1, routed)           0.000    56.087    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_35_n_0
    SLICE_X46Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.204 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_30/CO[3]
                         net (fo=1, routed)           0.000    56.204    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_30_n_0
    SLICE_X46Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    56.527 f  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_31/O[1]
                         net (fo=22, routed)          1.190    57.716    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Mantissa_sub0[13]
    SLICE_X51Y31         LUT4 (Prop_lut4_I3_O)        0.332    58.048 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/wait_reg[18]_i_19/O
                         net (fo=10, routed)          0.581    58.629    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/wait_reg[16]_i_16_n_0
    SLICE_X51Y34         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.756    59.385 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/wait_reg_reg[16]_i_8/O[1]
                         net (fo=1, routed)           0.457    59.842    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/data23[14]
    SLICE_X52Y35         LUT5 (Prop_lut5_I0_O)        0.303    60.145 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/wait_reg[14]_i_8/O
                         net (fo=1, routed)           0.844    60.989    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/wait_reg[14]_i_8_n_0
    SLICE_X53Y35         LUT6 (Prop_lut6_I0_O)        0.124    61.113 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/wait_reg[14]_i_6/O
                         net (fo=1, routed)           0.861    61.974    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/adder/pe/Significand__872[14]
    SLICE_X35Y30         LUT6 (Prop_lut6_I2_O)        0.124    62.098 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/wait_reg[14]_i_3/O
                         net (fo=2, routed)           0.000    62.098    chip_core/mprj/TopLevel/LUT/M_Unit_1/wait_reg_reg[14]
    SLICE_X35Y30         MUXF7 (Prop_muxf7_I1_O)      0.217    62.315 r  chip_core/mprj/TopLevel/LUT/M_Unit_1/dataOut_reg_reg[14]_i_2/O
                         net (fo=2, routed)           0.456    62.771    chip_core/mprj/TopLevel/LUT/lut_arb/dataOut_reg_reg[14]_0
    SLICE_X34Y30         LUT6 (Prop_lut6_I2_O)        0.299    63.070 r  chip_core/mprj/TopLevel/LUT/lut_arb/sreg[30]_i_12/O
                         net (fo=1, routed)           2.122    65.192    chip_core/mprj/TopLevel/LUT/wb4_intf/b4_dataOut[13]
    SLICE_X34Y69         LUT4 (Prop_lut4_I3_O)        0.146    65.338 r  chip_core/mprj/TopLevel/LUT/wb4_intf/sreg[30]_i_8/O
                         net (fo=1, routed)           0.306    65.644    chip_core/mprj/TopLevel/DMA/u_mm2s/lut_dat_4[14]
    SLICE_X33Y69         LUT6 (Prop_lut6_I4_O)        0.328    65.972 r  chip_core/mprj/TopLevel/DMA/u_mm2s/sreg[30]_i_4/O
                         net (fo=3, routed)           0.913    66.885    chip_core/mprj/TopLevel/DMA/u_mm2s/sreg[30]_i_4_n_0
    SLICE_X49Y67         LUT5 (Prop_lut5_I0_O)        0.118    67.003 r  chip_core/mprj/TopLevel/DMA/u_mm2s/sreg[22]_i_1__1/O
                         net (fo=1, routed)           0.000    67.003    chip_core/mprj/TopLevel/DMA/u_mm2s/pre_shifted_data[22]
    SLICE_X49Y67         FDRE                                         r  chip_core/mprj/TopLevel/DMA/u_mm2s/sreg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock12 rise edge)   83.333    83.333 r  
    E3                                                0.000    83.333 r  clock100 (IN)
                         net (fo=0)                   0.000    83.333    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  clk_fix/inst/clkout1_buf/O
                         net (fo=16008, routed)       1.505    81.818    chip_core/mprj/TopLevel/DMA/u_mm2s/clk_out1
    SLICE_X49Y67         FDRE                                         r  chip_core/mprj/TopLevel/DMA/u_mm2s/sreg_reg[22]/C
                         clock pessimism              0.487    82.306    
                         clock uncertainty           -0.176    82.129    
    SLICE_X49Y67         FDRE (Setup_fdre_C_D)        0.075    82.204    chip_core/mprj/TopLevel/DMA/u_mm2s/sreg_reg[22]
  -------------------------------------------------------------------
                         required time                         82.204    
                         arrival time                         -67.003    
  -------------------------------------------------------------------
                         slack                                 15.201    

Slack (MET) :             15.234ns  (required time - arrival time)
  Source:                 chip_core/soc/core/VexRiscv/toplevel_dataCache_1_io_mem_cmd_rData_address_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            chip_core/mprj/TopLevel/DMA/u_mm2s/sreg_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clock12
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clock12 rise@83.333ns - clock12 rise@0.000ns)
  Data Path Delay:        67.851ns  (logic 20.163ns (29.716%)  route 47.688ns (70.283%))
  Logic Levels:           63  (CARRY4=17 DSP48E1=2 LUT2=4 LUT4=8 LUT5=7 LUT6=22 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 81.819 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_fix/inst/clkout1_buf/O
                         net (fo=16008, routed)       1.617    -0.923    chip_core/soc/core/VexRiscv/clk_out1
    SLICE_X59Y79         FDRE                                         r  chip_core/soc/core/VexRiscv/toplevel_dataCache_1_io_mem_cmd_rData_address_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y79         FDRE (Prop_fdre_C_Q)         0.456    -0.467 f  chip_core/soc/core/VexRiscv/toplevel_dataCache_1_io_mem_cmd_rData_address_reg[19]/Q
                         net (fo=3, routed)           1.650     1.183    chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/slave_sel_r_reg[5][14]
    SLICE_X50Y86         LUT5 (Prop_lut5_I0_O)        0.124     1.307 f  chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/mgmtsoc_litespimmap_burst_adr[17]_i_2/O
                         net (fo=7, routed)           1.307     2.615    chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_adr_o_core[19]
    SLICE_X44Y86         LUT4 (Prop_lut4_I0_O)        0.150     2.765 r  chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/SevenSegDisplay[31]_i_7/O
                         net (fo=1, routed)           0.948     3.713    chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/SevenSegDisplay[31]_i_7_n_0
    SLICE_X43Y84         LUT6 (Prop_lut6_I1_O)        0.326     4.039 r  chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/SevenSegDisplay[31]_i_3/O
                         net (fo=6, routed)           0.661     4.700    chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/SevenSegDisplay[31]_i_3_n_0
    SLICE_X41Y84         LUT6 (Prop_lut6_I1_O)        0.124     4.824 r  chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_onehot_current_state[3]_i_4/O
                         net (fo=32, routed)          1.773     6.597    chip_core/mprj/TopLevel/DMA/u_mm2s/b3_active
    SLICE_X35Y61         LUT6 (Prop_lut6_I0_O)        0.124     6.721 r  chip_core/mprj/TopLevel/DMA/u_mm2s/multiregimpl4_regs0_i_121/O
                         net (fo=128, routed)         2.458     9.179    chip_core/mprj/TopLevel/LUT/V_Unit_3/multiregimpl4_regs0_i_1619
    SLICE_X12Y30         LUT5 (Prop_lut5_I2_O)        0.124     9.303 f  chip_core/mprj/TopLevel/LUT/V_Unit_3/multiregimpl4_regs0_i_1697/O
                         net (fo=2, routed)           1.475    10.778    chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_reg_i_902_4
    SLICE_X5Y39          LUT6 (Prop_lut6_I0_O)        0.124    10.902 r  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_1312/O
                         net (fo=1, routed)           0.544    11.446    chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_1312_n_0
    SLICE_X5Y40          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    11.844 r  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_reg_i_902/CO[3]
                         net (fo=1, routed)           0.000    11.844    chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_reg_i_902_n_0
    SLICE_X5Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.958 r  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_reg_i_506/CO[3]
                         net (fo=1, routed)           0.000    11.958    chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_reg_i_506_n_0
    SLICE_X5Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.072 r  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_reg_i_243/CO[3]
                         net (fo=1, routed)           1.406    13.478    chip_core/mprj/TopLevel/LUT/lut_arb/indexing_unit/f3/result2
    SLICE_X10Y57         LUT5 (Prop_lut5_I1_O)        0.124    13.602 f  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_91/O
                         net (fo=1, routed)           0.920    14.521    chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_91_n_0
    SLICE_X11Y62         LUT6 (Prop_lut6_I0_O)        0.124    14.645 f  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_32/O
                         net (fo=11, routed)          1.505    16.150    chip_core/mprj/TopLevel/LUT/lut_arb/indexing_unit/D[2]_34
    SLICE_X30Y66         LUT4 (Prop_lut4_I0_O)        0.124    16.274 f  chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_100/O
                         net (fo=2, routed)           0.993    17.267    chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_100_n_0
    SLICE_X30Y65         LUT6 (Prop_lut6_I0_O)        0.124    17.391 f  chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_46/O
                         net (fo=5, routed)           0.973    18.364    chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_46_n_0
    SLICE_X34Y64         LUT5 (Prop_lut5_I4_O)        0.152    18.516 r  chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_40/O
                         net (fo=1, routed)           0.665    19.181    chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_40_n_0
    SLICE_X33Y64         LUT6 (Prop_lut6_I3_O)        0.348    19.529 r  chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_16/O
                         net (fo=2, routed)           0.753    20.282    chip_core/mprj/TopLevel/LUT/lut_arb/Index[1]
    SLICE_X41Y63         LUT5 (Prop_lut5_I2_O)        0.150    20.432 r  chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_4__3/O
                         net (fo=1123, routed)        2.127    22.559    chip_core/mprj/TopLevel/LUT/M_Unit_3/memory[31][0]_i_4__7_0
    SLICE_X67Y49         LUT6 (Prop_lut6_I4_O)        0.326    22.885 r  chip_core/mprj/TopLevel/LUT/M_Unit_3/memory[31][27]_i_7__7/O
                         net (fo=1, routed)           0.000    22.885    chip_core/mprj/TopLevel/LUT/M_Unit_3/memory[31][27]_i_7__7_n_0
    SLICE_X67Y49         MUXF7 (Prop_muxf7_I0_O)      0.212    23.097 r  chip_core/mprj/TopLevel/LUT/M_Unit_3/memory_reg[31][27]_i_4__1/O
                         net (fo=1, routed)           0.000    23.097    chip_core/mprj/TopLevel/LUT/M_Unit_3/memory_reg[31][27]_i_4__1_n_0
    SLICE_X67Y49         MUXF8 (Prop_muxf8_I1_O)      0.094    23.191 r  chip_core/mprj/TopLevel/LUT/M_Unit_3/memory_reg[31][27]_i_2__6/O
                         net (fo=4, routed)           1.249    24.439    chip_core/mprj/TopLevel/DMA/u_mm2s/memory__95_1[27]
    SLICE_X44Y49         LUT6 (Prop_lut6_I5_O)        0.316    24.755 r  chip_core/mprj/TopLevel/DMA/u_mm2s/Exponent_carry__0_i_15/O
                         net (fo=1, routed)           1.229    25.985    chip_core/mprj/TopLevel/DMA/u_mm2s/Exponent_carry__0_i_15_n_0
    SLICE_X40Y34         LUT2 (Prop_lut2_I0_O)        0.119    26.104 r  chip_core/mprj/TopLevel/DMA/u_mm2s/Exponent_carry__0_i_11/O
                         net (fo=5, routed)           0.732    26.836    chip_core/mprj/TopLevel/DMA/u_mm2s/address_reg_reg[15]
    SLICE_X38Y37         LUT4 (Prop_lut4_I1_O)        0.332    27.168 r  chip_core/mprj/TopLevel/DMA/u_mm2s/Product_i_65/O
                         net (fo=1, routed)           0.287    27.455    chip_core/mprj/TopLevel/DMA/u_mm2s/Product_i_65_n_0
    SLICE_X41Y37         LUT6 (Prop_lut6_I5_O)        0.124    27.579 r  chip_core/mprj/TopLevel/DMA/u_mm2s/Product_i_18/O
                         net (fo=1, routed)           1.501    29.079    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A[23]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[23]_PCOUT[47])
                                                      4.036    33.115 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Product/PCOUT[47]
                         net (fo=1, routed)           0.002    33.117    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Product_n_106
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.518    34.635 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Product__0/P[30]
                         net (fo=33, routed)          1.114    35.749    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/P[0]
    SLICE_X12Y27         LUT6 (Prop_lut6_I3_O)        0.124    35.873 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_45/O
                         net (fo=1, routed)           0.820    36.693    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_45_n_0
    SLICE_X12Y27         LUT6 (Prop_lut6_I4_O)        0.124    36.817 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_40/O
                         net (fo=1, routed)           0.430    37.247    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Round_Flag__21
    SLICE_X11Y27         LUT5 (Prop_lut5_I1_O)        0.124    37.371 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_39/O
                         net (fo=1, routed)           0.000    37.371    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_39_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    37.918 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_27/O[2]
                         net (fo=2, routed)           1.503    39.421    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Mantissa__0[2]
    SLICE_X32Y29         LUT4 (Prop_lut4_I0_O)        0.302    39.723 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__2_i_49/O
                         net (fo=1, routed)           0.444    40.167    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__2_i_49_n_0
    SLICE_X32Y29         LUT5 (Prop_lut5_I4_O)        0.124    40.291 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__2_i_38/O
                         net (fo=1, routed)           0.821    41.112    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__2_i_38_n_0
    SLICE_X34Y31         LUT6 (Prop_lut6_I4_O)        0.124    41.236 f  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__2_i_25/O
                         net (fo=3, routed)           0.788    42.025    chip_core/mprj/TopLevel/LUT/M_Unit_3/Zero0
    SLICE_X38Y38         LUT6 (Prop_lut6_I0_O)        0.124    42.149 f  chip_core/mprj/TopLevel/LUT/M_Unit_3/A_swap2_carry__2_i_11/O
                         net (fo=49, routed)          1.579    43.728    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/exponent_diff_carry_i_8_0
    SLICE_X41Y30         LUT4 (Prop_lut4_I3_O)        0.152    43.880 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_18/O
                         net (fo=6, routed)           0.797    44.677    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__2_i_11_10
    SLICE_X42Y29         LUT4 (Prop_lut4_I3_O)        0.326    45.003 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_7/O
                         net (fo=1, routed)           0.000    45.003    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/S[1]
    SLICE_X42Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    45.536 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry/CO[3]
                         net (fo=1, routed)           0.000    45.536    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.653 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    45.653    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry__0_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.770 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    45.770    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry__1_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.887 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry__2/CO[3]
                         net (fo=113, routed)         0.976    46.863    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/CO[0]
    SLICE_X41Y35         LUT6 (Prop_lut6_I1_O)        0.124    46.987 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/exponent_diff_carry_i_4/O
                         net (fo=9, routed)           0.926    47.913    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_Exponent[0]
    SLICE_X43Y34         LUT2 (Prop_lut2_I0_O)        0.124    48.037 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/exponent_diff_carry_i_8/O
                         net (fo=1, routed)           0.000    48.037    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/Mantissa_sub0_i_5[0]
    SLICE_X43Y34         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    48.643 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/exponent_diff_carry/O[3]
                         net (fo=26, routed)          0.737    49.379    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/p_1_in[3]
    SLICE_X44Y34         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.567    49.946 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/B_Exponent_shifted_carry/CO[3]
                         net (fo=1, routed)           0.000    49.946    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/B_Exponent_shifted_carry_n_0
    SLICE_X44Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    50.280 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/B_Exponent_shifted_carry__0/O[1]
                         net (fo=1, routed)           0.565    50.845    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/B_Exponent_shifted[5]
    SLICE_X48Y35         LUT6 (Prop_lut6_I2_O)        0.303    51.148 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_38/O
                         net (fo=31, routed)          0.610    51.758    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_38_n_0
    SLICE_X47Y37         LUT6 (Prop_lut6_I4_O)        0.124    51.882 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_24/O
                         net (fo=152, routed)         0.855    52.738    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/adder/perform__14
    SLICE_X49Y34         LUT2 (Prop_lut2_I0_O)        0.124    52.862 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Mantissa_sub0_i_15/O
                         net (fo=24, routed)          0.963    53.824    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/Exponent_sub_carry_i_60
    SLICE_X47Y30         LUT2 (Prop_lut2_I1_O)        0.124    53.948 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/Exponent_sub_carry_i_84/O
                         net (fo=1, routed)           0.000    53.948    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_29_0[0]
    SLICE_X47Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    54.480 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_60/CO[3]
                         net (fo=1, routed)           0.000    54.480    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_60_n_0
    SLICE_X47Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    54.702 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_73/O[0]
                         net (fo=2, routed)           0.659    55.362    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Mantissa_sub_complement[4]
    SLICE_X46Y31         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.725    56.087 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_35/CO[3]
                         net (fo=1, routed)           0.000    56.087    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_35_n_0
    SLICE_X46Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.204 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_30/CO[3]
                         net (fo=1, routed)           0.000    56.204    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_30_n_0
    SLICE_X46Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    56.527 f  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_31/O[1]
                         net (fo=22, routed)          1.190    57.716    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Mantissa_sub0[13]
    SLICE_X51Y31         LUT4 (Prop_lut4_I3_O)        0.332    58.048 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/wait_reg[18]_i_19/O
                         net (fo=10, routed)          0.581    58.629    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/wait_reg[16]_i_16_n_0
    SLICE_X51Y34         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.579    59.208 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/wait_reg_reg[16]_i_8/O[0]
                         net (fo=1, routed)           1.101    60.309    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/data23[13]
    SLICE_X52Y34         LUT6 (Prop_lut6_I0_O)        0.299    60.608 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/wait_reg[13]_i_6/O
                         net (fo=1, routed)           0.700    61.308    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/adder/pe/Significand__872[13]
    SLICE_X39Y34         LUT6 (Prop_lut6_I2_O)        0.124    61.432 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/wait_reg[13]_i_3/O
                         net (fo=2, routed)           0.000    61.432    chip_core/mprj/TopLevel/LUT/M_Unit_1/wait_reg_reg[13]
    SLICE_X39Y34         MUXF7 (Prop_muxf7_I1_O)      0.217    61.649 r  chip_core/mprj/TopLevel/LUT/M_Unit_1/dataOut_reg_reg[13]_i_2/O
                         net (fo=2, routed)           0.688    62.337    chip_core/mprj/TopLevel/LUT/lut_arb/dataOut_reg_reg[13]_0
    SLICE_X38Y34         LUT6 (Prop_lut6_I2_O)        0.299    62.636 r  chip_core/mprj/TopLevel/LUT/lut_arb/sreg[29]_i_12/O
                         net (fo=1, routed)           1.799    64.435    chip_core/mprj/TopLevel/LUT/wb4_intf/b4_dataOut[12]
    SLICE_X37Y67         LUT4 (Prop_lut4_I3_O)        0.152    64.587 r  chip_core/mprj/TopLevel/LUT/wb4_intf/sreg[29]_i_8/O
                         net (fo=1, routed)           0.589    65.176    chip_core/mprj/TopLevel/DMA/u_mm2s/lut_dat_4[13]
    SLICE_X30Y69         LUT6 (Prop_lut6_I4_O)        0.332    65.508 r  chip_core/mprj/TopLevel/DMA/u_mm2s/sreg[29]_i_4/O
                         net (fo=3, routed)           1.296    66.805    chip_core/mprj/TopLevel/DMA/u_mm2s/sreg[29]_i_4_n_0
    SLICE_X49Y66         LUT6 (Prop_lut6_I3_O)        0.124    66.929 r  chip_core/mprj/TopLevel/DMA/u_mm2s/sreg[29]_i_1__1/O
                         net (fo=1, routed)           0.000    66.929    chip_core/mprj/TopLevel/DMA/u_mm2s/pre_shifted_data[29]
    SLICE_X49Y66         FDRE                                         r  chip_core/mprj/TopLevel/DMA/u_mm2s/sreg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock12 rise edge)   83.333    83.333 r  
    E3                                                0.000    83.333 r  clock100 (IN)
                         net (fo=0)                   0.000    83.333    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  clk_fix/inst/clkout1_buf/O
                         net (fo=16008, routed)       1.506    81.819    chip_core/mprj/TopLevel/DMA/u_mm2s/clk_out1
    SLICE_X49Y66         FDRE                                         r  chip_core/mprj/TopLevel/DMA/u_mm2s/sreg_reg[29]/C
                         clock pessimism              0.487    82.307    
                         clock uncertainty           -0.176    82.130    
    SLICE_X49Y66         FDRE (Setup_fdre_C_D)        0.032    82.162    chip_core/mprj/TopLevel/DMA/u_mm2s/sreg_reg[29]
  -------------------------------------------------------------------
                         required time                         82.162    
                         arrival time                         -66.929    
  -------------------------------------------------------------------
                         slack                                 15.234    

Slack (MET) :             15.367ns  (required time - arrival time)
  Source:                 chip_core/soc/core/VexRiscv/toplevel_dataCache_1_io_mem_cmd_rData_address_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            chip_core/mprj/TopLevel/DMA/u_mm2s/sreg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clock12
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clock12 rise@83.333ns - clock12 rise@0.000ns)
  Data Path Delay:        67.713ns  (logic 19.578ns (28.913%)  route 48.135ns (71.087%))
  Logic Levels:           66  (CARRY4=19 DSP48E1=2 LUT2=5 LUT4=9 LUT5=8 LUT6=21 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 81.816 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_fix/inst/clkout1_buf/O
                         net (fo=16008, routed)       1.617    -0.923    chip_core/soc/core/VexRiscv/clk_out1
    SLICE_X59Y79         FDRE                                         r  chip_core/soc/core/VexRiscv/toplevel_dataCache_1_io_mem_cmd_rData_address_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y79         FDRE (Prop_fdre_C_Q)         0.456    -0.467 f  chip_core/soc/core/VexRiscv/toplevel_dataCache_1_io_mem_cmd_rData_address_reg[19]/Q
                         net (fo=3, routed)           1.650     1.183    chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/slave_sel_r_reg[5][14]
    SLICE_X50Y86         LUT5 (Prop_lut5_I0_O)        0.124     1.307 f  chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/mgmtsoc_litespimmap_burst_adr[17]_i_2/O
                         net (fo=7, routed)           1.307     2.615    chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_adr_o_core[19]
    SLICE_X44Y86         LUT4 (Prop_lut4_I0_O)        0.150     2.765 r  chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/SevenSegDisplay[31]_i_7/O
                         net (fo=1, routed)           0.948     3.713    chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/SevenSegDisplay[31]_i_7_n_0
    SLICE_X43Y84         LUT6 (Prop_lut6_I1_O)        0.326     4.039 r  chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/SevenSegDisplay[31]_i_3/O
                         net (fo=6, routed)           0.661     4.700    chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/SevenSegDisplay[31]_i_3_n_0
    SLICE_X41Y84         LUT6 (Prop_lut6_I1_O)        0.124     4.824 r  chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_onehot_current_state[3]_i_4/O
                         net (fo=32, routed)          1.773     6.597    chip_core/mprj/TopLevel/DMA/u_mm2s/b3_active
    SLICE_X35Y61         LUT6 (Prop_lut6_I0_O)        0.124     6.721 r  chip_core/mprj/TopLevel/DMA/u_mm2s/multiregimpl4_regs0_i_121/O
                         net (fo=128, routed)         2.458     9.179    chip_core/mprj/TopLevel/LUT/V_Unit_3/multiregimpl4_regs0_i_1619
    SLICE_X12Y30         LUT5 (Prop_lut5_I2_O)        0.124     9.303 f  chip_core/mprj/TopLevel/LUT/V_Unit_3/multiregimpl4_regs0_i_1697/O
                         net (fo=2, routed)           1.475    10.778    chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_reg_i_902_4
    SLICE_X5Y39          LUT6 (Prop_lut6_I0_O)        0.124    10.902 r  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_1312/O
                         net (fo=1, routed)           0.544    11.446    chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_1312_n_0
    SLICE_X5Y40          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    11.844 r  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_reg_i_902/CO[3]
                         net (fo=1, routed)           0.000    11.844    chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_reg_i_902_n_0
    SLICE_X5Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.958 r  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_reg_i_506/CO[3]
                         net (fo=1, routed)           0.000    11.958    chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_reg_i_506_n_0
    SLICE_X5Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.072 r  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_reg_i_243/CO[3]
                         net (fo=1, routed)           1.406    13.478    chip_core/mprj/TopLevel/LUT/lut_arb/indexing_unit/f3/result2
    SLICE_X10Y57         LUT5 (Prop_lut5_I1_O)        0.124    13.602 f  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_91/O
                         net (fo=1, routed)           0.920    14.521    chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_91_n_0
    SLICE_X11Y62         LUT6 (Prop_lut6_I0_O)        0.124    14.645 f  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_32/O
                         net (fo=11, routed)          1.505    16.150    chip_core/mprj/TopLevel/LUT/lut_arb/indexing_unit/D[2]_34
    SLICE_X30Y66         LUT4 (Prop_lut4_I0_O)        0.124    16.274 f  chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_100/O
                         net (fo=2, routed)           0.993    17.267    chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_100_n_0
    SLICE_X30Y65         LUT6 (Prop_lut6_I0_O)        0.124    17.391 f  chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_46/O
                         net (fo=5, routed)           0.973    18.364    chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_46_n_0
    SLICE_X34Y64         LUT5 (Prop_lut5_I4_O)        0.152    18.516 r  chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_40/O
                         net (fo=1, routed)           0.665    19.181    chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_40_n_0
    SLICE_X33Y64         LUT6 (Prop_lut6_I3_O)        0.348    19.529 r  chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_16/O
                         net (fo=2, routed)           0.753    20.282    chip_core/mprj/TopLevel/LUT/lut_arb/Index[1]
    SLICE_X41Y63         LUT5 (Prop_lut5_I2_O)        0.150    20.432 r  chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_4__3/O
                         net (fo=1123, routed)        2.127    22.559    chip_core/mprj/TopLevel/LUT/M_Unit_3/memory[31][0]_i_4__7_0
    SLICE_X67Y49         LUT6 (Prop_lut6_I4_O)        0.326    22.885 r  chip_core/mprj/TopLevel/LUT/M_Unit_3/memory[31][27]_i_7__7/O
                         net (fo=1, routed)           0.000    22.885    chip_core/mprj/TopLevel/LUT/M_Unit_3/memory[31][27]_i_7__7_n_0
    SLICE_X67Y49         MUXF7 (Prop_muxf7_I0_O)      0.212    23.097 r  chip_core/mprj/TopLevel/LUT/M_Unit_3/memory_reg[31][27]_i_4__1/O
                         net (fo=1, routed)           0.000    23.097    chip_core/mprj/TopLevel/LUT/M_Unit_3/memory_reg[31][27]_i_4__1_n_0
    SLICE_X67Y49         MUXF8 (Prop_muxf8_I1_O)      0.094    23.191 r  chip_core/mprj/TopLevel/LUT/M_Unit_3/memory_reg[31][27]_i_2__6/O
                         net (fo=4, routed)           1.249    24.439    chip_core/mprj/TopLevel/DMA/u_mm2s/memory__95_1[27]
    SLICE_X44Y49         LUT6 (Prop_lut6_I5_O)        0.316    24.755 r  chip_core/mprj/TopLevel/DMA/u_mm2s/Exponent_carry__0_i_15/O
                         net (fo=1, routed)           1.229    25.985    chip_core/mprj/TopLevel/DMA/u_mm2s/Exponent_carry__0_i_15_n_0
    SLICE_X40Y34         LUT2 (Prop_lut2_I0_O)        0.119    26.104 r  chip_core/mprj/TopLevel/DMA/u_mm2s/Exponent_carry__0_i_11/O
                         net (fo=5, routed)           0.732    26.836    chip_core/mprj/TopLevel/DMA/u_mm2s/address_reg_reg[15]
    SLICE_X38Y37         LUT4 (Prop_lut4_I1_O)        0.332    27.168 r  chip_core/mprj/TopLevel/DMA/u_mm2s/Product_i_65/O
                         net (fo=1, routed)           0.287    27.455    chip_core/mprj/TopLevel/DMA/u_mm2s/Product_i_65_n_0
    SLICE_X41Y37         LUT6 (Prop_lut6_I5_O)        0.124    27.579 r  chip_core/mprj/TopLevel/DMA/u_mm2s/Product_i_18/O
                         net (fo=1, routed)           1.501    29.079    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A[23]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[23]_PCOUT[47])
                                                      4.036    33.115 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Product/PCOUT[47]
                         net (fo=1, routed)           0.002    33.117    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Product_n_106
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.518    34.635 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Product__0/P[30]
                         net (fo=33, routed)          1.114    35.749    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/P[0]
    SLICE_X12Y27         LUT6 (Prop_lut6_I3_O)        0.124    35.873 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_45/O
                         net (fo=1, routed)           0.820    36.693    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_45_n_0
    SLICE_X12Y27         LUT6 (Prop_lut6_I4_O)        0.124    36.817 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_40/O
                         net (fo=1, routed)           0.430    37.247    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Round_Flag__21
    SLICE_X11Y27         LUT5 (Prop_lut5_I1_O)        0.124    37.371 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_39/O
                         net (fo=1, routed)           0.000    37.371    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_39_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    37.918 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_27/O[2]
                         net (fo=2, routed)           1.503    39.421    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Mantissa__0[2]
    SLICE_X32Y29         LUT4 (Prop_lut4_I0_O)        0.302    39.723 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__2_i_49/O
                         net (fo=1, routed)           0.444    40.167    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__2_i_49_n_0
    SLICE_X32Y29         LUT5 (Prop_lut5_I4_O)        0.124    40.291 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__2_i_38/O
                         net (fo=1, routed)           0.821    41.112    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__2_i_38_n_0
    SLICE_X34Y31         LUT6 (Prop_lut6_I4_O)        0.124    41.236 f  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__2_i_25/O
                         net (fo=3, routed)           0.788    42.025    chip_core/mprj/TopLevel/LUT/M_Unit_3/Zero0
    SLICE_X38Y38         LUT6 (Prop_lut6_I0_O)        0.124    42.149 f  chip_core/mprj/TopLevel/LUT/M_Unit_3/A_swap2_carry__2_i_11/O
                         net (fo=49, routed)          1.579    43.728    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/exponent_diff_carry_i_8_0
    SLICE_X41Y30         LUT4 (Prop_lut4_I3_O)        0.152    43.880 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_18/O
                         net (fo=6, routed)           0.797    44.677    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__2_i_11_10
    SLICE_X42Y29         LUT4 (Prop_lut4_I3_O)        0.326    45.003 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_7/O
                         net (fo=1, routed)           0.000    45.003    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/S[1]
    SLICE_X42Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    45.536 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry/CO[3]
                         net (fo=1, routed)           0.000    45.536    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.653 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    45.653    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry__0_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.770 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    45.770    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry__1_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.887 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry__2/CO[3]
                         net (fo=113, routed)         0.976    46.863    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/CO[0]
    SLICE_X41Y35         LUT6 (Prop_lut6_I1_O)        0.124    46.987 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/exponent_diff_carry_i_4/O
                         net (fo=9, routed)           0.926    47.913    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_Exponent[0]
    SLICE_X43Y34         LUT2 (Prop_lut2_I0_O)        0.124    48.037 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/exponent_diff_carry_i_8/O
                         net (fo=1, routed)           0.000    48.037    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/Mantissa_sub0_i_5[0]
    SLICE_X43Y34         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    48.643 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/exponent_diff_carry/O[3]
                         net (fo=26, routed)          0.737    49.379    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/p_1_in[3]
    SLICE_X44Y34         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.567    49.946 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/B_Exponent_shifted_carry/CO[3]
                         net (fo=1, routed)           0.000    49.946    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/B_Exponent_shifted_carry_n_0
    SLICE_X44Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    50.280 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/B_Exponent_shifted_carry__0/O[1]
                         net (fo=1, routed)           0.565    50.845    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/B_Exponent_shifted[5]
    SLICE_X48Y35         LUT6 (Prop_lut6_I2_O)        0.303    51.148 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_38/O
                         net (fo=31, routed)          0.610    51.758    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_38_n_0
    SLICE_X47Y37         LUT6 (Prop_lut6_I4_O)        0.124    51.882 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_24/O
                         net (fo=152, routed)         0.855    52.738    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/adder/perform__14
    SLICE_X49Y34         LUT2 (Prop_lut2_I0_O)        0.124    52.862 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Mantissa_sub0_i_15/O
                         net (fo=24, routed)          0.963    53.824    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/Exponent_sub_carry_i_60
    SLICE_X47Y30         LUT2 (Prop_lut2_I1_O)        0.124    53.948 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/Exponent_sub_carry_i_84/O
                         net (fo=1, routed)           0.000    53.948    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_29_0[0]
    SLICE_X47Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    54.480 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_60/CO[3]
                         net (fo=1, routed)           0.000    54.480    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_60_n_0
    SLICE_X47Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    54.702 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_73/O[0]
                         net (fo=2, routed)           0.659    55.362    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Mantissa_sub_complement[4]
    SLICE_X46Y31         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.725    56.087 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_35/CO[3]
                         net (fo=1, routed)           0.000    56.087    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_35_n_0
    SLICE_X46Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.204 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_30/CO[3]
                         net (fo=1, routed)           0.000    56.204    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_30_n_0
    SLICE_X46Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.321 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.321    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_31_n_0
    SLICE_X46Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.438 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_25/CO[3]
                         net (fo=1, routed)           0.000    56.438    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_25_n_0
    SLICE_X46Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.555 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_26/CO[3]
                         net (fo=1, routed)           0.000    56.555    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_26_n_0
    SLICE_X46Y36         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    56.809 f  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_23/CO[0]
                         net (fo=18, routed)          0.777    57.586    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Mantissa_sub0[24]
    SLICE_X52Y37         LUT4 (Prop_lut4_I3_O)        0.367    57.953 f  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry__0_i_9/O
                         net (fo=19, routed)          1.060    59.013    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry__0_i_9_n_0
    SLICE_X53Y32         LUT5 (Prop_lut5_I2_O)        0.124    59.137 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/wait_reg[3]_i_7/O
                         net (fo=1, routed)           0.707    59.844    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/adder/pe/Significand__872[3]
    SLICE_X48Y31         LUT6 (Prop_lut6_I5_O)        0.124    59.968 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/wait_reg[3]_i_6/O
                         net (fo=1, routed)           0.722    60.690    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/wait_reg[3]_i_6_n_0
    SLICE_X48Y34         LUT2 (Prop_lut2_I0_O)        0.153    60.843 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/wait_reg[3]_i_5/O
                         net (fo=1, routed)           1.002    61.845    chip_core/mprj/TopLevel/LUT/B_Unit_2/MACresult[2]
    SLICE_X26Y29         LUT6 (Prop_lut6_I1_O)        0.327    62.172 r  chip_core/mprj/TopLevel/LUT/B_Unit_2/wait_reg[3]_i_2/O
                         net (fo=3, routed)           0.464    62.636    chip_core/mprj/TopLevel/LUT/lut_arb/dataOut_reg_reg[3]_0
    SLICE_X27Y29         LUT6 (Prop_lut6_I2_O)        0.124    62.760 r  chip_core/mprj/TopLevel/LUT/lut_arb/sreg[27]_i_10/O
                         net (fo=1, routed)           2.065    64.825    chip_core/mprj/TopLevel/LUT/wb4_intf/b4_dataOut[2]
    SLICE_X32Y66         LUT4 (Prop_lut4_I3_O)        0.124    64.949 r  chip_core/mprj/TopLevel/LUT/wb4_intf/sreg[27]_i_6/O
                         net (fo=1, routed)           0.416    65.366    chip_core/mprj/TopLevel/DMA/u_mm2s/lut_dat_4[3]
    SLICE_X32Y67         LUT6 (Prop_lut6_I4_O)        0.124    65.490 r  chip_core/mprj/TopLevel/DMA/u_mm2s/sreg[27]_i_2/O
                         net (fo=4, routed)           1.177    66.667    chip_core/mprj/TopLevel/DMA/u_mm2s/sreg[27]_i_2_n_0
    SLICE_X51Y67         LUT4 (Prop_lut4_I0_O)        0.124    66.791 r  chip_core/mprj/TopLevel/DMA/u_mm2s/sreg[11]_i_1__1/O
                         net (fo=1, routed)           0.000    66.791    chip_core/mprj/TopLevel/DMA/u_mm2s/pre_shifted_data[11]
    SLICE_X51Y67         FDRE                                         r  chip_core/mprj/TopLevel/DMA/u_mm2s/sreg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock12 rise edge)   83.333    83.333 r  
    E3                                                0.000    83.333 r  clock100 (IN)
                         net (fo=0)                   0.000    83.333    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  clk_fix/inst/clkout1_buf/O
                         net (fo=16008, routed)       1.503    81.816    chip_core/mprj/TopLevel/DMA/u_mm2s/clk_out1
    SLICE_X51Y67         FDRE                                         r  chip_core/mprj/TopLevel/DMA/u_mm2s/sreg_reg[11]/C
                         clock pessimism              0.487    82.304    
                         clock uncertainty           -0.176    82.127    
    SLICE_X51Y67         FDRE (Setup_fdre_C_D)        0.031    82.158    chip_core/mprj/TopLevel/DMA/u_mm2s/sreg_reg[11]
  -------------------------------------------------------------------
                         required time                         82.158    
                         arrival time                         -66.791    
  -------------------------------------------------------------------
                         slack                                 15.367    

Slack (MET) :             15.383ns  (required time - arrival time)
  Source:                 chip_core/soc/core/VexRiscv/toplevel_dataCache_1_io_mem_cmd_rData_address_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            chip_core/mprj/TopLevel/DMA/u_mm2s/sreg_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clock12
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clock12 rise@83.333ns - clock12 rise@0.000ns)
  Data Path Delay:        67.741ns  (logic 19.606ns (28.942%)  route 48.135ns (71.058%))
  Logic Levels:           66  (CARRY4=19 DSP48E1=2 LUT2=5 LUT4=8 LUT5=9 LUT6=21 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 81.816 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_fix/inst/clkout1_buf/O
                         net (fo=16008, routed)       1.617    -0.923    chip_core/soc/core/VexRiscv/clk_out1
    SLICE_X59Y79         FDRE                                         r  chip_core/soc/core/VexRiscv/toplevel_dataCache_1_io_mem_cmd_rData_address_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y79         FDRE (Prop_fdre_C_Q)         0.456    -0.467 f  chip_core/soc/core/VexRiscv/toplevel_dataCache_1_io_mem_cmd_rData_address_reg[19]/Q
                         net (fo=3, routed)           1.650     1.183    chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/slave_sel_r_reg[5][14]
    SLICE_X50Y86         LUT5 (Prop_lut5_I0_O)        0.124     1.307 f  chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/mgmtsoc_litespimmap_burst_adr[17]_i_2/O
                         net (fo=7, routed)           1.307     2.615    chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_adr_o_core[19]
    SLICE_X44Y86         LUT4 (Prop_lut4_I0_O)        0.150     2.765 r  chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/SevenSegDisplay[31]_i_7/O
                         net (fo=1, routed)           0.948     3.713    chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/SevenSegDisplay[31]_i_7_n_0
    SLICE_X43Y84         LUT6 (Prop_lut6_I1_O)        0.326     4.039 r  chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/SevenSegDisplay[31]_i_3/O
                         net (fo=6, routed)           0.661     4.700    chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/SevenSegDisplay[31]_i_3_n_0
    SLICE_X41Y84         LUT6 (Prop_lut6_I1_O)        0.124     4.824 r  chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_onehot_current_state[3]_i_4/O
                         net (fo=32, routed)          1.773     6.597    chip_core/mprj/TopLevel/DMA/u_mm2s/b3_active
    SLICE_X35Y61         LUT6 (Prop_lut6_I0_O)        0.124     6.721 r  chip_core/mprj/TopLevel/DMA/u_mm2s/multiregimpl4_regs0_i_121/O
                         net (fo=128, routed)         2.458     9.179    chip_core/mprj/TopLevel/LUT/V_Unit_3/multiregimpl4_regs0_i_1619
    SLICE_X12Y30         LUT5 (Prop_lut5_I2_O)        0.124     9.303 f  chip_core/mprj/TopLevel/LUT/V_Unit_3/multiregimpl4_regs0_i_1697/O
                         net (fo=2, routed)           1.475    10.778    chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_reg_i_902_4
    SLICE_X5Y39          LUT6 (Prop_lut6_I0_O)        0.124    10.902 r  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_1312/O
                         net (fo=1, routed)           0.544    11.446    chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_1312_n_0
    SLICE_X5Y40          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    11.844 r  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_reg_i_902/CO[3]
                         net (fo=1, routed)           0.000    11.844    chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_reg_i_902_n_0
    SLICE_X5Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.958 r  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_reg_i_506/CO[3]
                         net (fo=1, routed)           0.000    11.958    chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_reg_i_506_n_0
    SLICE_X5Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.072 r  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_reg_i_243/CO[3]
                         net (fo=1, routed)           1.406    13.478    chip_core/mprj/TopLevel/LUT/lut_arb/indexing_unit/f3/result2
    SLICE_X10Y57         LUT5 (Prop_lut5_I1_O)        0.124    13.602 f  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_91/O
                         net (fo=1, routed)           0.920    14.521    chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_91_n_0
    SLICE_X11Y62         LUT6 (Prop_lut6_I0_O)        0.124    14.645 f  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_32/O
                         net (fo=11, routed)          1.505    16.150    chip_core/mprj/TopLevel/LUT/lut_arb/indexing_unit/D[2]_34
    SLICE_X30Y66         LUT4 (Prop_lut4_I0_O)        0.124    16.274 f  chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_100/O
                         net (fo=2, routed)           0.993    17.267    chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_100_n_0
    SLICE_X30Y65         LUT6 (Prop_lut6_I0_O)        0.124    17.391 f  chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_46/O
                         net (fo=5, routed)           0.973    18.364    chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_46_n_0
    SLICE_X34Y64         LUT5 (Prop_lut5_I4_O)        0.152    18.516 r  chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_40/O
                         net (fo=1, routed)           0.665    19.181    chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_40_n_0
    SLICE_X33Y64         LUT6 (Prop_lut6_I3_O)        0.348    19.529 r  chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_16/O
                         net (fo=2, routed)           0.753    20.282    chip_core/mprj/TopLevel/LUT/lut_arb/Index[1]
    SLICE_X41Y63         LUT5 (Prop_lut5_I2_O)        0.150    20.432 r  chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_4__3/O
                         net (fo=1123, routed)        2.127    22.559    chip_core/mprj/TopLevel/LUT/M_Unit_3/memory[31][0]_i_4__7_0
    SLICE_X67Y49         LUT6 (Prop_lut6_I4_O)        0.326    22.885 r  chip_core/mprj/TopLevel/LUT/M_Unit_3/memory[31][27]_i_7__7/O
                         net (fo=1, routed)           0.000    22.885    chip_core/mprj/TopLevel/LUT/M_Unit_3/memory[31][27]_i_7__7_n_0
    SLICE_X67Y49         MUXF7 (Prop_muxf7_I0_O)      0.212    23.097 r  chip_core/mprj/TopLevel/LUT/M_Unit_3/memory_reg[31][27]_i_4__1/O
                         net (fo=1, routed)           0.000    23.097    chip_core/mprj/TopLevel/LUT/M_Unit_3/memory_reg[31][27]_i_4__1_n_0
    SLICE_X67Y49         MUXF8 (Prop_muxf8_I1_O)      0.094    23.191 r  chip_core/mprj/TopLevel/LUT/M_Unit_3/memory_reg[31][27]_i_2__6/O
                         net (fo=4, routed)           1.249    24.439    chip_core/mprj/TopLevel/DMA/u_mm2s/memory__95_1[27]
    SLICE_X44Y49         LUT6 (Prop_lut6_I5_O)        0.316    24.755 r  chip_core/mprj/TopLevel/DMA/u_mm2s/Exponent_carry__0_i_15/O
                         net (fo=1, routed)           1.229    25.985    chip_core/mprj/TopLevel/DMA/u_mm2s/Exponent_carry__0_i_15_n_0
    SLICE_X40Y34         LUT2 (Prop_lut2_I0_O)        0.119    26.104 r  chip_core/mprj/TopLevel/DMA/u_mm2s/Exponent_carry__0_i_11/O
                         net (fo=5, routed)           0.732    26.836    chip_core/mprj/TopLevel/DMA/u_mm2s/address_reg_reg[15]
    SLICE_X38Y37         LUT4 (Prop_lut4_I1_O)        0.332    27.168 r  chip_core/mprj/TopLevel/DMA/u_mm2s/Product_i_65/O
                         net (fo=1, routed)           0.287    27.455    chip_core/mprj/TopLevel/DMA/u_mm2s/Product_i_65_n_0
    SLICE_X41Y37         LUT6 (Prop_lut6_I5_O)        0.124    27.579 r  chip_core/mprj/TopLevel/DMA/u_mm2s/Product_i_18/O
                         net (fo=1, routed)           1.501    29.079    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A[23]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[23]_PCOUT[47])
                                                      4.036    33.115 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Product/PCOUT[47]
                         net (fo=1, routed)           0.002    33.117    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Product_n_106
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.518    34.635 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Product__0/P[30]
                         net (fo=33, routed)          1.114    35.749    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/P[0]
    SLICE_X12Y27         LUT6 (Prop_lut6_I3_O)        0.124    35.873 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_45/O
                         net (fo=1, routed)           0.820    36.693    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_45_n_0
    SLICE_X12Y27         LUT6 (Prop_lut6_I4_O)        0.124    36.817 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_40/O
                         net (fo=1, routed)           0.430    37.247    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Round_Flag__21
    SLICE_X11Y27         LUT5 (Prop_lut5_I1_O)        0.124    37.371 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_39/O
                         net (fo=1, routed)           0.000    37.371    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_39_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    37.918 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_27/O[2]
                         net (fo=2, routed)           1.503    39.421    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Mantissa__0[2]
    SLICE_X32Y29         LUT4 (Prop_lut4_I0_O)        0.302    39.723 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__2_i_49/O
                         net (fo=1, routed)           0.444    40.167    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__2_i_49_n_0
    SLICE_X32Y29         LUT5 (Prop_lut5_I4_O)        0.124    40.291 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__2_i_38/O
                         net (fo=1, routed)           0.821    41.112    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__2_i_38_n_0
    SLICE_X34Y31         LUT6 (Prop_lut6_I4_O)        0.124    41.236 f  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__2_i_25/O
                         net (fo=3, routed)           0.788    42.025    chip_core/mprj/TopLevel/LUT/M_Unit_3/Zero0
    SLICE_X38Y38         LUT6 (Prop_lut6_I0_O)        0.124    42.149 f  chip_core/mprj/TopLevel/LUT/M_Unit_3/A_swap2_carry__2_i_11/O
                         net (fo=49, routed)          1.579    43.728    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/exponent_diff_carry_i_8_0
    SLICE_X41Y30         LUT4 (Prop_lut4_I3_O)        0.152    43.880 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_18/O
                         net (fo=6, routed)           0.797    44.677    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__2_i_11_10
    SLICE_X42Y29         LUT4 (Prop_lut4_I3_O)        0.326    45.003 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_7/O
                         net (fo=1, routed)           0.000    45.003    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/S[1]
    SLICE_X42Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    45.536 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry/CO[3]
                         net (fo=1, routed)           0.000    45.536    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.653 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    45.653    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry__0_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.770 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    45.770    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry__1_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.887 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry__2/CO[3]
                         net (fo=113, routed)         0.976    46.863    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/CO[0]
    SLICE_X41Y35         LUT6 (Prop_lut6_I1_O)        0.124    46.987 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/exponent_diff_carry_i_4/O
                         net (fo=9, routed)           0.926    47.913    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_Exponent[0]
    SLICE_X43Y34         LUT2 (Prop_lut2_I0_O)        0.124    48.037 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/exponent_diff_carry_i_8/O
                         net (fo=1, routed)           0.000    48.037    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/Mantissa_sub0_i_5[0]
    SLICE_X43Y34         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    48.643 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/exponent_diff_carry/O[3]
                         net (fo=26, routed)          0.737    49.379    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/p_1_in[3]
    SLICE_X44Y34         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.567    49.946 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/B_Exponent_shifted_carry/CO[3]
                         net (fo=1, routed)           0.000    49.946    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/B_Exponent_shifted_carry_n_0
    SLICE_X44Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    50.280 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/B_Exponent_shifted_carry__0/O[1]
                         net (fo=1, routed)           0.565    50.845    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/B_Exponent_shifted[5]
    SLICE_X48Y35         LUT6 (Prop_lut6_I2_O)        0.303    51.148 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_38/O
                         net (fo=31, routed)          0.610    51.758    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_38_n_0
    SLICE_X47Y37         LUT6 (Prop_lut6_I4_O)        0.124    51.882 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_24/O
                         net (fo=152, routed)         0.855    52.738    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/adder/perform__14
    SLICE_X49Y34         LUT2 (Prop_lut2_I0_O)        0.124    52.862 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Mantissa_sub0_i_15/O
                         net (fo=24, routed)          0.963    53.824    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/Exponent_sub_carry_i_60
    SLICE_X47Y30         LUT2 (Prop_lut2_I1_O)        0.124    53.948 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/Exponent_sub_carry_i_84/O
                         net (fo=1, routed)           0.000    53.948    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_29_0[0]
    SLICE_X47Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    54.480 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_60/CO[3]
                         net (fo=1, routed)           0.000    54.480    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_60_n_0
    SLICE_X47Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    54.702 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_73/O[0]
                         net (fo=2, routed)           0.659    55.362    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Mantissa_sub_complement[4]
    SLICE_X46Y31         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.725    56.087 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_35/CO[3]
                         net (fo=1, routed)           0.000    56.087    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_35_n_0
    SLICE_X46Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.204 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_30/CO[3]
                         net (fo=1, routed)           0.000    56.204    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_30_n_0
    SLICE_X46Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.321 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.321    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_31_n_0
    SLICE_X46Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.438 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_25/CO[3]
                         net (fo=1, routed)           0.000    56.438    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_25_n_0
    SLICE_X46Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.555 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_26/CO[3]
                         net (fo=1, routed)           0.000    56.555    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_26_n_0
    SLICE_X46Y36         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    56.809 f  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_23/CO[0]
                         net (fo=18, routed)          0.777    57.586    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Mantissa_sub0[24]
    SLICE_X52Y37         LUT4 (Prop_lut4_I3_O)        0.367    57.953 f  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry__0_i_9/O
                         net (fo=19, routed)          1.060    59.013    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry__0_i_9_n_0
    SLICE_X53Y32         LUT5 (Prop_lut5_I2_O)        0.124    59.137 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/wait_reg[3]_i_7/O
                         net (fo=1, routed)           0.707    59.844    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/adder/pe/Significand__872[3]
    SLICE_X48Y31         LUT6 (Prop_lut6_I5_O)        0.124    59.968 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/wait_reg[3]_i_6/O
                         net (fo=1, routed)           0.722    60.690    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/wait_reg[3]_i_6_n_0
    SLICE_X48Y34         LUT2 (Prop_lut2_I0_O)        0.153    60.843 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/wait_reg[3]_i_5/O
                         net (fo=1, routed)           1.002    61.845    chip_core/mprj/TopLevel/LUT/B_Unit_2/MACresult[2]
    SLICE_X26Y29         LUT6 (Prop_lut6_I1_O)        0.327    62.172 r  chip_core/mprj/TopLevel/LUT/B_Unit_2/wait_reg[3]_i_2/O
                         net (fo=3, routed)           0.464    62.636    chip_core/mprj/TopLevel/LUT/lut_arb/dataOut_reg_reg[3]_0
    SLICE_X27Y29         LUT6 (Prop_lut6_I2_O)        0.124    62.760 r  chip_core/mprj/TopLevel/LUT/lut_arb/sreg[27]_i_10/O
                         net (fo=1, routed)           2.065    64.825    chip_core/mprj/TopLevel/LUT/wb4_intf/b4_dataOut[2]
    SLICE_X32Y66         LUT4 (Prop_lut4_I3_O)        0.124    64.949 r  chip_core/mprj/TopLevel/LUT/wb4_intf/sreg[27]_i_6/O
                         net (fo=1, routed)           0.416    65.366    chip_core/mprj/TopLevel/DMA/u_mm2s/lut_dat_4[3]
    SLICE_X32Y67         LUT6 (Prop_lut6_I4_O)        0.124    65.490 r  chip_core/mprj/TopLevel/DMA/u_mm2s/sreg[27]_i_2/O
                         net (fo=4, routed)           1.177    66.667    chip_core/mprj/TopLevel/DMA/u_mm2s/sreg[27]_i_2_n_0
    SLICE_X51Y67         LUT5 (Prop_lut5_I2_O)        0.152    66.819 r  chip_core/mprj/TopLevel/DMA/u_mm2s/sreg[19]_i_1__1/O
                         net (fo=1, routed)           0.000    66.819    chip_core/mprj/TopLevel/DMA/u_mm2s/pre_shifted_data[19]
    SLICE_X51Y67         FDRE                                         r  chip_core/mprj/TopLevel/DMA/u_mm2s/sreg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock12 rise edge)   83.333    83.333 r  
    E3                                                0.000    83.333 r  clock100 (IN)
                         net (fo=0)                   0.000    83.333    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  clk_fix/inst/clkout1_buf/O
                         net (fo=16008, routed)       1.503    81.816    chip_core/mprj/TopLevel/DMA/u_mm2s/clk_out1
    SLICE_X51Y67         FDRE                                         r  chip_core/mprj/TopLevel/DMA/u_mm2s/sreg_reg[19]/C
                         clock pessimism              0.487    82.304    
                         clock uncertainty           -0.176    82.127    
    SLICE_X51Y67         FDRE (Setup_fdre_C_D)        0.075    82.202    chip_core/mprj/TopLevel/DMA/u_mm2s/sreg_reg[19]
  -------------------------------------------------------------------
                         required time                         82.202    
                         arrival time                         -66.819    
  -------------------------------------------------------------------
                         slack                                 15.383    

Slack (MET) :             15.420ns  (required time - arrival time)
  Source:                 chip_core/soc/core/VexRiscv/toplevel_dataCache_1_io_mem_cmd_rData_address_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            chip_core/mprj/TopLevel/DMA/u_mm2s/sreg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clock12
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clock12 rise@83.333ns - clock12 rise@0.000ns)
  Data Path Delay:        67.662ns  (logic 20.163ns (29.800%)  route 47.499ns (70.200%))
  Logic Levels:           63  (CARRY4=17 DSP48E1=2 LUT2=4 LUT4=9 LUT5=7 LUT6=21 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 81.819 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_fix/inst/clkout1_buf/O
                         net (fo=16008, routed)       1.617    -0.923    chip_core/soc/core/VexRiscv/clk_out1
    SLICE_X59Y79         FDRE                                         r  chip_core/soc/core/VexRiscv/toplevel_dataCache_1_io_mem_cmd_rData_address_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y79         FDRE (Prop_fdre_C_Q)         0.456    -0.467 f  chip_core/soc/core/VexRiscv/toplevel_dataCache_1_io_mem_cmd_rData_address_reg[19]/Q
                         net (fo=3, routed)           1.650     1.183    chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/slave_sel_r_reg[5][14]
    SLICE_X50Y86         LUT5 (Prop_lut5_I0_O)        0.124     1.307 f  chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/mgmtsoc_litespimmap_burst_adr[17]_i_2/O
                         net (fo=7, routed)           1.307     2.615    chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_adr_o_core[19]
    SLICE_X44Y86         LUT4 (Prop_lut4_I0_O)        0.150     2.765 r  chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/SevenSegDisplay[31]_i_7/O
                         net (fo=1, routed)           0.948     3.713    chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/SevenSegDisplay[31]_i_7_n_0
    SLICE_X43Y84         LUT6 (Prop_lut6_I1_O)        0.326     4.039 r  chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/SevenSegDisplay[31]_i_3/O
                         net (fo=6, routed)           0.661     4.700    chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/SevenSegDisplay[31]_i_3_n_0
    SLICE_X41Y84         LUT6 (Prop_lut6_I1_O)        0.124     4.824 r  chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_onehot_current_state[3]_i_4/O
                         net (fo=32, routed)          1.773     6.597    chip_core/mprj/TopLevel/DMA/u_mm2s/b3_active
    SLICE_X35Y61         LUT6 (Prop_lut6_I0_O)        0.124     6.721 r  chip_core/mprj/TopLevel/DMA/u_mm2s/multiregimpl4_regs0_i_121/O
                         net (fo=128, routed)         2.458     9.179    chip_core/mprj/TopLevel/LUT/V_Unit_3/multiregimpl4_regs0_i_1619
    SLICE_X12Y30         LUT5 (Prop_lut5_I2_O)        0.124     9.303 f  chip_core/mprj/TopLevel/LUT/V_Unit_3/multiregimpl4_regs0_i_1697/O
                         net (fo=2, routed)           1.475    10.778    chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_reg_i_902_4
    SLICE_X5Y39          LUT6 (Prop_lut6_I0_O)        0.124    10.902 r  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_1312/O
                         net (fo=1, routed)           0.544    11.446    chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_1312_n_0
    SLICE_X5Y40          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    11.844 r  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_reg_i_902/CO[3]
                         net (fo=1, routed)           0.000    11.844    chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_reg_i_902_n_0
    SLICE_X5Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.958 r  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_reg_i_506/CO[3]
                         net (fo=1, routed)           0.000    11.958    chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_reg_i_506_n_0
    SLICE_X5Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.072 r  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_reg_i_243/CO[3]
                         net (fo=1, routed)           1.406    13.478    chip_core/mprj/TopLevel/LUT/lut_arb/indexing_unit/f3/result2
    SLICE_X10Y57         LUT5 (Prop_lut5_I1_O)        0.124    13.602 f  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_91/O
                         net (fo=1, routed)           0.920    14.521    chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_91_n_0
    SLICE_X11Y62         LUT6 (Prop_lut6_I0_O)        0.124    14.645 f  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_32/O
                         net (fo=11, routed)          1.505    16.150    chip_core/mprj/TopLevel/LUT/lut_arb/indexing_unit/D[2]_34
    SLICE_X30Y66         LUT4 (Prop_lut4_I0_O)        0.124    16.274 f  chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_100/O
                         net (fo=2, routed)           0.993    17.267    chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_100_n_0
    SLICE_X30Y65         LUT6 (Prop_lut6_I0_O)        0.124    17.391 f  chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_46/O
                         net (fo=5, routed)           0.973    18.364    chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_46_n_0
    SLICE_X34Y64         LUT5 (Prop_lut5_I4_O)        0.152    18.516 r  chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_40/O
                         net (fo=1, routed)           0.665    19.181    chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_40_n_0
    SLICE_X33Y64         LUT6 (Prop_lut6_I3_O)        0.348    19.529 r  chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_16/O
                         net (fo=2, routed)           0.753    20.282    chip_core/mprj/TopLevel/LUT/lut_arb/Index[1]
    SLICE_X41Y63         LUT5 (Prop_lut5_I2_O)        0.150    20.432 r  chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_4__3/O
                         net (fo=1123, routed)        2.127    22.559    chip_core/mprj/TopLevel/LUT/M_Unit_3/memory[31][0]_i_4__7_0
    SLICE_X67Y49         LUT6 (Prop_lut6_I4_O)        0.326    22.885 r  chip_core/mprj/TopLevel/LUT/M_Unit_3/memory[31][27]_i_7__7/O
                         net (fo=1, routed)           0.000    22.885    chip_core/mprj/TopLevel/LUT/M_Unit_3/memory[31][27]_i_7__7_n_0
    SLICE_X67Y49         MUXF7 (Prop_muxf7_I0_O)      0.212    23.097 r  chip_core/mprj/TopLevel/LUT/M_Unit_3/memory_reg[31][27]_i_4__1/O
                         net (fo=1, routed)           0.000    23.097    chip_core/mprj/TopLevel/LUT/M_Unit_3/memory_reg[31][27]_i_4__1_n_0
    SLICE_X67Y49         MUXF8 (Prop_muxf8_I1_O)      0.094    23.191 r  chip_core/mprj/TopLevel/LUT/M_Unit_3/memory_reg[31][27]_i_2__6/O
                         net (fo=4, routed)           1.249    24.439    chip_core/mprj/TopLevel/DMA/u_mm2s/memory__95_1[27]
    SLICE_X44Y49         LUT6 (Prop_lut6_I5_O)        0.316    24.755 r  chip_core/mprj/TopLevel/DMA/u_mm2s/Exponent_carry__0_i_15/O
                         net (fo=1, routed)           1.229    25.985    chip_core/mprj/TopLevel/DMA/u_mm2s/Exponent_carry__0_i_15_n_0
    SLICE_X40Y34         LUT2 (Prop_lut2_I0_O)        0.119    26.104 r  chip_core/mprj/TopLevel/DMA/u_mm2s/Exponent_carry__0_i_11/O
                         net (fo=5, routed)           0.732    26.836    chip_core/mprj/TopLevel/DMA/u_mm2s/address_reg_reg[15]
    SLICE_X38Y37         LUT4 (Prop_lut4_I1_O)        0.332    27.168 r  chip_core/mprj/TopLevel/DMA/u_mm2s/Product_i_65/O
                         net (fo=1, routed)           0.287    27.455    chip_core/mprj/TopLevel/DMA/u_mm2s/Product_i_65_n_0
    SLICE_X41Y37         LUT6 (Prop_lut6_I5_O)        0.124    27.579 r  chip_core/mprj/TopLevel/DMA/u_mm2s/Product_i_18/O
                         net (fo=1, routed)           1.501    29.079    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A[23]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[23]_PCOUT[47])
                                                      4.036    33.115 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Product/PCOUT[47]
                         net (fo=1, routed)           0.002    33.117    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Product_n_106
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.518    34.635 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Product__0/P[30]
                         net (fo=33, routed)          1.114    35.749    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/P[0]
    SLICE_X12Y27         LUT6 (Prop_lut6_I3_O)        0.124    35.873 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_45/O
                         net (fo=1, routed)           0.820    36.693    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_45_n_0
    SLICE_X12Y27         LUT6 (Prop_lut6_I4_O)        0.124    36.817 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_40/O
                         net (fo=1, routed)           0.430    37.247    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Round_Flag__21
    SLICE_X11Y27         LUT5 (Prop_lut5_I1_O)        0.124    37.371 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_39/O
                         net (fo=1, routed)           0.000    37.371    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_39_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    37.918 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_27/O[2]
                         net (fo=2, routed)           1.503    39.421    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Mantissa__0[2]
    SLICE_X32Y29         LUT4 (Prop_lut4_I0_O)        0.302    39.723 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__2_i_49/O
                         net (fo=1, routed)           0.444    40.167    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__2_i_49_n_0
    SLICE_X32Y29         LUT5 (Prop_lut5_I4_O)        0.124    40.291 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__2_i_38/O
                         net (fo=1, routed)           0.821    41.112    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__2_i_38_n_0
    SLICE_X34Y31         LUT6 (Prop_lut6_I4_O)        0.124    41.236 f  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__2_i_25/O
                         net (fo=3, routed)           0.788    42.025    chip_core/mprj/TopLevel/LUT/M_Unit_3/Zero0
    SLICE_X38Y38         LUT6 (Prop_lut6_I0_O)        0.124    42.149 f  chip_core/mprj/TopLevel/LUT/M_Unit_3/A_swap2_carry__2_i_11/O
                         net (fo=49, routed)          1.579    43.728    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/exponent_diff_carry_i_8_0
    SLICE_X41Y30         LUT4 (Prop_lut4_I3_O)        0.152    43.880 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_18/O
                         net (fo=6, routed)           0.797    44.677    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__2_i_11_10
    SLICE_X42Y29         LUT4 (Prop_lut4_I3_O)        0.326    45.003 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_7/O
                         net (fo=1, routed)           0.000    45.003    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/S[1]
    SLICE_X42Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    45.536 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry/CO[3]
                         net (fo=1, routed)           0.000    45.536    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.653 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    45.653    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry__0_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.770 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    45.770    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry__1_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.887 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry__2/CO[3]
                         net (fo=113, routed)         0.976    46.863    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/CO[0]
    SLICE_X41Y35         LUT6 (Prop_lut6_I1_O)        0.124    46.987 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/exponent_diff_carry_i_4/O
                         net (fo=9, routed)           0.926    47.913    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_Exponent[0]
    SLICE_X43Y34         LUT2 (Prop_lut2_I0_O)        0.124    48.037 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/exponent_diff_carry_i_8/O
                         net (fo=1, routed)           0.000    48.037    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/Mantissa_sub0_i_5[0]
    SLICE_X43Y34         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    48.643 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/exponent_diff_carry/O[3]
                         net (fo=26, routed)          0.737    49.379    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/p_1_in[3]
    SLICE_X44Y34         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.567    49.946 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/B_Exponent_shifted_carry/CO[3]
                         net (fo=1, routed)           0.000    49.946    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/B_Exponent_shifted_carry_n_0
    SLICE_X44Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    50.280 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/B_Exponent_shifted_carry__0/O[1]
                         net (fo=1, routed)           0.565    50.845    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/B_Exponent_shifted[5]
    SLICE_X48Y35         LUT6 (Prop_lut6_I2_O)        0.303    51.148 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_38/O
                         net (fo=31, routed)          0.610    51.758    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_38_n_0
    SLICE_X47Y37         LUT6 (Prop_lut6_I4_O)        0.124    51.882 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_24/O
                         net (fo=152, routed)         0.855    52.738    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/adder/perform__14
    SLICE_X49Y34         LUT2 (Prop_lut2_I0_O)        0.124    52.862 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Mantissa_sub0_i_15/O
                         net (fo=24, routed)          0.963    53.824    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/Exponent_sub_carry_i_60
    SLICE_X47Y30         LUT2 (Prop_lut2_I1_O)        0.124    53.948 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/Exponent_sub_carry_i_84/O
                         net (fo=1, routed)           0.000    53.948    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_29_0[0]
    SLICE_X47Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    54.480 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_60/CO[3]
                         net (fo=1, routed)           0.000    54.480    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_60_n_0
    SLICE_X47Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    54.702 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_73/O[0]
                         net (fo=2, routed)           0.659    55.362    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Mantissa_sub_complement[4]
    SLICE_X46Y31         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.725    56.087 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_35/CO[3]
                         net (fo=1, routed)           0.000    56.087    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_35_n_0
    SLICE_X46Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.204 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_30/CO[3]
                         net (fo=1, routed)           0.000    56.204    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_30_n_0
    SLICE_X46Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    56.527 f  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_31/O[1]
                         net (fo=22, routed)          1.190    57.716    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Mantissa_sub0[13]
    SLICE_X51Y31         LUT4 (Prop_lut4_I3_O)        0.332    58.048 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/wait_reg[18]_i_19/O
                         net (fo=10, routed)          0.581    58.629    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/wait_reg[16]_i_16_n_0
    SLICE_X51Y34         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.579    59.208 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/wait_reg_reg[16]_i_8/O[0]
                         net (fo=1, routed)           1.101    60.309    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/data23[13]
    SLICE_X52Y34         LUT6 (Prop_lut6_I0_O)        0.299    60.608 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/wait_reg[13]_i_6/O
                         net (fo=1, routed)           0.700    61.308    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/adder/pe/Significand__872[13]
    SLICE_X39Y34         LUT6 (Prop_lut6_I2_O)        0.124    61.432 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/wait_reg[13]_i_3/O
                         net (fo=2, routed)           0.000    61.432    chip_core/mprj/TopLevel/LUT/M_Unit_1/wait_reg_reg[13]
    SLICE_X39Y34         MUXF7 (Prop_muxf7_I1_O)      0.217    61.649 r  chip_core/mprj/TopLevel/LUT/M_Unit_1/dataOut_reg_reg[13]_i_2/O
                         net (fo=2, routed)           0.688    62.337    chip_core/mprj/TopLevel/LUT/lut_arb/dataOut_reg_reg[13]_0
    SLICE_X38Y34         LUT6 (Prop_lut6_I2_O)        0.299    62.636 r  chip_core/mprj/TopLevel/LUT/lut_arb/sreg[29]_i_12/O
                         net (fo=1, routed)           1.799    64.435    chip_core/mprj/TopLevel/LUT/wb4_intf/b4_dataOut[12]
    SLICE_X37Y67         LUT4 (Prop_lut4_I3_O)        0.152    64.587 r  chip_core/mprj/TopLevel/LUT/wb4_intf/sreg[29]_i_8/O
                         net (fo=1, routed)           0.589    65.176    chip_core/mprj/TopLevel/DMA/u_mm2s/lut_dat_4[13]
    SLICE_X30Y69         LUT6 (Prop_lut6_I4_O)        0.332    65.508 r  chip_core/mprj/TopLevel/DMA/u_mm2s/sreg[29]_i_4/O
                         net (fo=3, routed)           1.107    66.615    chip_core/mprj/TopLevel/DMA/u_mm2s/sreg[29]_i_4_n_0
    SLICE_X49Y66         LUT4 (Prop_lut4_I2_O)        0.124    66.739 r  chip_core/mprj/TopLevel/DMA/u_mm2s/sreg[13]_i_1__1/O
                         net (fo=1, routed)           0.000    66.739    chip_core/mprj/TopLevel/DMA/u_mm2s/pre_shifted_data[13]
    SLICE_X49Y66         FDRE                                         r  chip_core/mprj/TopLevel/DMA/u_mm2s/sreg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock12 rise edge)   83.333    83.333 r  
    E3                                                0.000    83.333 r  clock100 (IN)
                         net (fo=0)                   0.000    83.333    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  clk_fix/inst/clkout1_buf/O
                         net (fo=16008, routed)       1.506    81.819    chip_core/mprj/TopLevel/DMA/u_mm2s/clk_out1
    SLICE_X49Y66         FDRE                                         r  chip_core/mprj/TopLevel/DMA/u_mm2s/sreg_reg[13]/C
                         clock pessimism              0.487    82.307    
                         clock uncertainty           -0.176    82.130    
    SLICE_X49Y66         FDRE (Setup_fdre_C_D)        0.029    82.159    chip_core/mprj/TopLevel/DMA/u_mm2s/sreg_reg[13]
  -------------------------------------------------------------------
                         required time                         82.159    
                         arrival time                         -66.739    
  -------------------------------------------------------------------
                         slack                                 15.420    

Slack (MET) :             15.427ns  (required time - arrival time)
  Source:                 chip_core/soc/core/VexRiscv/toplevel_dataCache_1_io_mem_cmd_rData_address_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            chip_core/mprj/TopLevel/DMA/u_mm2s/sreg_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clock12
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clock12 rise@83.333ns - clock12 rise@0.000ns)
  Data Path Delay:        67.657ns  (logic 21.118ns (31.213%)  route 46.539ns (68.787%))
  Logic Levels:           65  (CARRY4=18 DSP48E1=2 LUT2=4 LUT4=8 LUT5=8 LUT6=22 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 81.819 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_fix/inst/clkout1_buf/O
                         net (fo=16008, routed)       1.617    -0.923    chip_core/soc/core/VexRiscv/clk_out1
    SLICE_X59Y79         FDRE                                         r  chip_core/soc/core/VexRiscv/toplevel_dataCache_1_io_mem_cmd_rData_address_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y79         FDRE (Prop_fdre_C_Q)         0.456    -0.467 f  chip_core/soc/core/VexRiscv/toplevel_dataCache_1_io_mem_cmd_rData_address_reg[19]/Q
                         net (fo=3, routed)           1.650     1.183    chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/slave_sel_r_reg[5][14]
    SLICE_X50Y86         LUT5 (Prop_lut5_I0_O)        0.124     1.307 f  chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/mgmtsoc_litespimmap_burst_adr[17]_i_2/O
                         net (fo=7, routed)           1.307     2.615    chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_adr_o_core[19]
    SLICE_X44Y86         LUT4 (Prop_lut4_I0_O)        0.150     2.765 r  chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/SevenSegDisplay[31]_i_7/O
                         net (fo=1, routed)           0.948     3.713    chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/SevenSegDisplay[31]_i_7_n_0
    SLICE_X43Y84         LUT6 (Prop_lut6_I1_O)        0.326     4.039 r  chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/SevenSegDisplay[31]_i_3/O
                         net (fo=6, routed)           0.661     4.700    chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/SevenSegDisplay[31]_i_3_n_0
    SLICE_X41Y84         LUT6 (Prop_lut6_I1_O)        0.124     4.824 r  chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_onehot_current_state[3]_i_4/O
                         net (fo=32, routed)          1.773     6.597    chip_core/mprj/TopLevel/DMA/u_mm2s/b3_active
    SLICE_X35Y61         LUT6 (Prop_lut6_I0_O)        0.124     6.721 r  chip_core/mprj/TopLevel/DMA/u_mm2s/multiregimpl4_regs0_i_121/O
                         net (fo=128, routed)         2.458     9.179    chip_core/mprj/TopLevel/LUT/V_Unit_3/multiregimpl4_regs0_i_1619
    SLICE_X12Y30         LUT5 (Prop_lut5_I2_O)        0.124     9.303 f  chip_core/mprj/TopLevel/LUT/V_Unit_3/multiregimpl4_regs0_i_1697/O
                         net (fo=2, routed)           1.475    10.778    chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_reg_i_902_4
    SLICE_X5Y39          LUT6 (Prop_lut6_I0_O)        0.124    10.902 r  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_1312/O
                         net (fo=1, routed)           0.544    11.446    chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_1312_n_0
    SLICE_X5Y40          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    11.844 r  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_reg_i_902/CO[3]
                         net (fo=1, routed)           0.000    11.844    chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_reg_i_902_n_0
    SLICE_X5Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.958 r  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_reg_i_506/CO[3]
                         net (fo=1, routed)           0.000    11.958    chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_reg_i_506_n_0
    SLICE_X5Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.072 r  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_reg_i_243/CO[3]
                         net (fo=1, routed)           1.406    13.478    chip_core/mprj/TopLevel/LUT/lut_arb/indexing_unit/f3/result2
    SLICE_X10Y57         LUT5 (Prop_lut5_I1_O)        0.124    13.602 f  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_91/O
                         net (fo=1, routed)           0.920    14.521    chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_91_n_0
    SLICE_X11Y62         LUT6 (Prop_lut6_I0_O)        0.124    14.645 f  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_32/O
                         net (fo=11, routed)          1.505    16.150    chip_core/mprj/TopLevel/LUT/lut_arb/indexing_unit/D[2]_34
    SLICE_X30Y66         LUT4 (Prop_lut4_I0_O)        0.124    16.274 f  chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_100/O
                         net (fo=2, routed)           0.993    17.267    chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_100_n_0
    SLICE_X30Y65         LUT6 (Prop_lut6_I0_O)        0.124    17.391 f  chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_46/O
                         net (fo=5, routed)           0.973    18.364    chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_46_n_0
    SLICE_X34Y64         LUT5 (Prop_lut5_I4_O)        0.152    18.516 r  chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_40/O
                         net (fo=1, routed)           0.665    19.181    chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_40_n_0
    SLICE_X33Y64         LUT6 (Prop_lut6_I3_O)        0.348    19.529 r  chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_16/O
                         net (fo=2, routed)           0.753    20.282    chip_core/mprj/TopLevel/LUT/lut_arb/Index[1]
    SLICE_X41Y63         LUT5 (Prop_lut5_I2_O)        0.150    20.432 r  chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_4__3/O
                         net (fo=1123, routed)        2.127    22.559    chip_core/mprj/TopLevel/LUT/M_Unit_3/memory[31][0]_i_4__7_0
    SLICE_X67Y49         LUT6 (Prop_lut6_I4_O)        0.326    22.885 r  chip_core/mprj/TopLevel/LUT/M_Unit_3/memory[31][27]_i_7__7/O
                         net (fo=1, routed)           0.000    22.885    chip_core/mprj/TopLevel/LUT/M_Unit_3/memory[31][27]_i_7__7_n_0
    SLICE_X67Y49         MUXF7 (Prop_muxf7_I0_O)      0.212    23.097 r  chip_core/mprj/TopLevel/LUT/M_Unit_3/memory_reg[31][27]_i_4__1/O
                         net (fo=1, routed)           0.000    23.097    chip_core/mprj/TopLevel/LUT/M_Unit_3/memory_reg[31][27]_i_4__1_n_0
    SLICE_X67Y49         MUXF8 (Prop_muxf8_I1_O)      0.094    23.191 r  chip_core/mprj/TopLevel/LUT/M_Unit_3/memory_reg[31][27]_i_2__6/O
                         net (fo=4, routed)           1.249    24.439    chip_core/mprj/TopLevel/DMA/u_mm2s/memory__95_1[27]
    SLICE_X44Y49         LUT6 (Prop_lut6_I5_O)        0.316    24.755 r  chip_core/mprj/TopLevel/DMA/u_mm2s/Exponent_carry__0_i_15/O
                         net (fo=1, routed)           1.229    25.985    chip_core/mprj/TopLevel/DMA/u_mm2s/Exponent_carry__0_i_15_n_0
    SLICE_X40Y34         LUT2 (Prop_lut2_I0_O)        0.119    26.104 r  chip_core/mprj/TopLevel/DMA/u_mm2s/Exponent_carry__0_i_11/O
                         net (fo=5, routed)           0.732    26.836    chip_core/mprj/TopLevel/DMA/u_mm2s/address_reg_reg[15]
    SLICE_X38Y37         LUT4 (Prop_lut4_I1_O)        0.332    27.168 r  chip_core/mprj/TopLevel/DMA/u_mm2s/Product_i_65/O
                         net (fo=1, routed)           0.287    27.455    chip_core/mprj/TopLevel/DMA/u_mm2s/Product_i_65_n_0
    SLICE_X41Y37         LUT6 (Prop_lut6_I5_O)        0.124    27.579 r  chip_core/mprj/TopLevel/DMA/u_mm2s/Product_i_18/O
                         net (fo=1, routed)           1.501    29.079    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A[23]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[23]_PCOUT[47])
                                                      4.036    33.115 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Product/PCOUT[47]
                         net (fo=1, routed)           0.002    33.117    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Product_n_106
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.518    34.635 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Product__0/P[30]
                         net (fo=33, routed)          1.114    35.749    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/P[0]
    SLICE_X12Y27         LUT6 (Prop_lut6_I3_O)        0.124    35.873 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_45/O
                         net (fo=1, routed)           0.820    36.693    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_45_n_0
    SLICE_X12Y27         LUT6 (Prop_lut6_I4_O)        0.124    36.817 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_40/O
                         net (fo=1, routed)           0.430    37.247    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Round_Flag__21
    SLICE_X11Y27         LUT5 (Prop_lut5_I1_O)        0.124    37.371 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_39/O
                         net (fo=1, routed)           0.000    37.371    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_39_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    37.918 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_27/O[2]
                         net (fo=2, routed)           1.503    39.421    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Mantissa__0[2]
    SLICE_X32Y29         LUT4 (Prop_lut4_I0_O)        0.302    39.723 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__2_i_49/O
                         net (fo=1, routed)           0.444    40.167    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__2_i_49_n_0
    SLICE_X32Y29         LUT5 (Prop_lut5_I4_O)        0.124    40.291 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__2_i_38/O
                         net (fo=1, routed)           0.821    41.112    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__2_i_38_n_0
    SLICE_X34Y31         LUT6 (Prop_lut6_I4_O)        0.124    41.236 f  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__2_i_25/O
                         net (fo=3, routed)           0.788    42.025    chip_core/mprj/TopLevel/LUT/M_Unit_3/Zero0
    SLICE_X38Y38         LUT6 (Prop_lut6_I0_O)        0.124    42.149 f  chip_core/mprj/TopLevel/LUT/M_Unit_3/A_swap2_carry__2_i_11/O
                         net (fo=49, routed)          1.579    43.728    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/exponent_diff_carry_i_8_0
    SLICE_X41Y30         LUT4 (Prop_lut4_I3_O)        0.152    43.880 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_18/O
                         net (fo=6, routed)           0.797    44.677    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__2_i_11_10
    SLICE_X42Y29         LUT4 (Prop_lut4_I3_O)        0.326    45.003 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_7/O
                         net (fo=1, routed)           0.000    45.003    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/S[1]
    SLICE_X42Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    45.536 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry/CO[3]
                         net (fo=1, routed)           0.000    45.536    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.653 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    45.653    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry__0_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.770 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    45.770    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry__1_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.887 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry__2/CO[3]
                         net (fo=113, routed)         0.976    46.863    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/CO[0]
    SLICE_X41Y35         LUT6 (Prop_lut6_I1_O)        0.124    46.987 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/exponent_diff_carry_i_4/O
                         net (fo=9, routed)           0.926    47.913    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_Exponent[0]
    SLICE_X43Y34         LUT2 (Prop_lut2_I0_O)        0.124    48.037 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/exponent_diff_carry_i_8/O
                         net (fo=1, routed)           0.000    48.037    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/Mantissa_sub0_i_5[0]
    SLICE_X43Y34         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    48.643 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/exponent_diff_carry/O[3]
                         net (fo=26, routed)          0.737    49.379    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/p_1_in[3]
    SLICE_X44Y34         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.567    49.946 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/B_Exponent_shifted_carry/CO[3]
                         net (fo=1, routed)           0.000    49.946    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/B_Exponent_shifted_carry_n_0
    SLICE_X44Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    50.280 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/B_Exponent_shifted_carry__0/O[1]
                         net (fo=1, routed)           0.565    50.845    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/B_Exponent_shifted[5]
    SLICE_X48Y35         LUT6 (Prop_lut6_I2_O)        0.303    51.148 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_38/O
                         net (fo=31, routed)          0.610    51.758    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_38_n_0
    SLICE_X47Y37         LUT6 (Prop_lut6_I4_O)        0.124    51.882 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_24/O
                         net (fo=152, routed)         0.855    52.738    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/adder/perform__14
    SLICE_X49Y34         LUT2 (Prop_lut2_I0_O)        0.124    52.862 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Mantissa_sub0_i_15/O
                         net (fo=24, routed)          0.963    53.824    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/Exponent_sub_carry_i_60
    SLICE_X47Y30         LUT2 (Prop_lut2_I1_O)        0.124    53.948 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/Exponent_sub_carry_i_84/O
                         net (fo=1, routed)           0.000    53.948    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_29_0[0]
    SLICE_X47Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    54.480 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_60/CO[3]
                         net (fo=1, routed)           0.000    54.480    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_60_n_0
    SLICE_X47Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    54.702 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_73/O[0]
                         net (fo=2, routed)           0.659    55.362    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Mantissa_sub_complement[4]
    SLICE_X46Y31         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.725    56.087 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_35/CO[3]
                         net (fo=1, routed)           0.000    56.087    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_35_n_0
    SLICE_X46Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.204 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_30/CO[3]
                         net (fo=1, routed)           0.000    56.204    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_30_n_0
    SLICE_X46Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    56.527 f  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_31/O[1]
                         net (fo=22, routed)          1.190    57.716    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Mantissa_sub0[13]
    SLICE_X51Y31         LUT4 (Prop_lut4_I3_O)        0.332    58.048 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/wait_reg[18]_i_19/O
                         net (fo=10, routed)          0.581    58.629    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/wait_reg[16]_i_16_n_0
    SLICE_X51Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.864    59.493 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/wait_reg_reg[16]_i_8/CO[3]
                         net (fo=1, routed)           0.000    59.493    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/wait_reg_reg[16]_i_8_n_0
    SLICE_X51Y35         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    59.806 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/wait_reg_reg[19]_i_8/O[3]
                         net (fo=1, routed)           0.813    60.619    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/data23[20]
    SLICE_X51Y35         LUT5 (Prop_lut5_I0_O)        0.331    60.950 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/wait_reg[20]_i_8/O
                         net (fo=2, routed)           0.451    61.401    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/wait_reg[20]_i_8_n_0
    SLICE_X48Y35         LUT6 (Prop_lut6_I0_O)        0.332    61.733 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/dataOut_reg[20]_i_4/O
                         net (fo=1, routed)           0.000    61.733    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/adder/pe/Significand__872[20]
    SLICE_X48Y35         MUXF7 (Prop_muxf7_I0_O)      0.212    61.945 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/dataOut_reg_reg[20]_i_3/O
                         net (fo=1, routed)           0.599    62.544    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/dataOut_reg_reg[20]_i_3_n_0
    SLICE_X40Y35         LUT6 (Prop_lut6_I2_O)        0.299    62.843 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/dataOut_reg[20]_i_2/O
                         net (fo=2, routed)           0.310    63.153    chip_core/mprj/TopLevel/LUT/lut_arb/dataOut_reg_reg[20]_0
    SLICE_X41Y35         LUT6 (Prop_lut6_I2_O)        0.124    63.277 r  chip_core/mprj/TopLevel/LUT/lut_arb/sreg[28]_i_11/O
                         net (fo=1, routed)           1.628    64.905    chip_core/mprj/TopLevel/LUT/wb4_intf/b4_dataOut[19]
    SLICE_X39Y65         LUT4 (Prop_lut4_I3_O)        0.150    65.055 r  chip_core/mprj/TopLevel/LUT/wb4_intf/sreg[28]_i_7/O
                         net (fo=1, routed)           0.266    65.321    chip_core/mprj/TopLevel/DMA/u_mm2s/lut_dat_4[20]
    SLICE_X39Y65         LUT6 (Prop_lut6_I4_O)        0.332    65.653 r  chip_core/mprj/TopLevel/DMA/u_mm2s/sreg[28]_i_3/O
                         net (fo=2, routed)           0.958    66.611    chip_core/mprj/TopLevel/DMA/u_mm2s/sreg[28]_i_3_n_0
    SLICE_X49Y66         LUT6 (Prop_lut6_I1_O)        0.124    66.735 r  chip_core/mprj/TopLevel/DMA/u_mm2s/sreg[28]_i_1__1/O
                         net (fo=1, routed)           0.000    66.735    chip_core/mprj/TopLevel/DMA/u_mm2s/pre_shifted_data[28]
    SLICE_X49Y66         FDRE                                         r  chip_core/mprj/TopLevel/DMA/u_mm2s/sreg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock12 rise edge)   83.333    83.333 r  
    E3                                                0.000    83.333 r  clock100 (IN)
                         net (fo=0)                   0.000    83.333    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  clk_fix/inst/clkout1_buf/O
                         net (fo=16008, routed)       1.506    81.819    chip_core/mprj/TopLevel/DMA/u_mm2s/clk_out1
    SLICE_X49Y66         FDRE                                         r  chip_core/mprj/TopLevel/DMA/u_mm2s/sreg_reg[28]/C
                         clock pessimism              0.487    82.307    
                         clock uncertainty           -0.176    82.130    
    SLICE_X49Y66         FDRE (Setup_fdre_C_D)        0.031    82.161    chip_core/mprj/TopLevel/DMA/u_mm2s/sreg_reg[28]
  -------------------------------------------------------------------
                         required time                         82.161    
                         arrival time                         -66.735    
  -------------------------------------------------------------------
                         slack                                 15.427    

Slack (MET) :             15.440ns  (required time - arrival time)
  Source:                 chip_core/soc/core/VexRiscv/toplevel_dataCache_1_io_mem_cmd_rData_address_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            chip_core/mprj/TopLevel/DMA/u_mm2s/sreg_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clock12
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clock12 rise@83.333ns - clock12 rise@0.000ns)
  Data Path Delay:        67.688ns  (logic 20.189ns (29.827%)  route 47.499ns (70.173%))
  Logic Levels:           63  (CARRY4=17 DSP48E1=2 LUT2=4 LUT4=8 LUT5=8 LUT6=21 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 81.819 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_fix/inst/clkout1_buf/O
                         net (fo=16008, routed)       1.617    -0.923    chip_core/soc/core/VexRiscv/clk_out1
    SLICE_X59Y79         FDRE                                         r  chip_core/soc/core/VexRiscv/toplevel_dataCache_1_io_mem_cmd_rData_address_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y79         FDRE (Prop_fdre_C_Q)         0.456    -0.467 f  chip_core/soc/core/VexRiscv/toplevel_dataCache_1_io_mem_cmd_rData_address_reg[19]/Q
                         net (fo=3, routed)           1.650     1.183    chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/slave_sel_r_reg[5][14]
    SLICE_X50Y86         LUT5 (Prop_lut5_I0_O)        0.124     1.307 f  chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/mgmtsoc_litespimmap_burst_adr[17]_i_2/O
                         net (fo=7, routed)           1.307     2.615    chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_adr_o_core[19]
    SLICE_X44Y86         LUT4 (Prop_lut4_I0_O)        0.150     2.765 r  chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/SevenSegDisplay[31]_i_7/O
                         net (fo=1, routed)           0.948     3.713    chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/SevenSegDisplay[31]_i_7_n_0
    SLICE_X43Y84         LUT6 (Prop_lut6_I1_O)        0.326     4.039 r  chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/SevenSegDisplay[31]_i_3/O
                         net (fo=6, routed)           0.661     4.700    chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/SevenSegDisplay[31]_i_3_n_0
    SLICE_X41Y84         LUT6 (Prop_lut6_I1_O)        0.124     4.824 r  chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_onehot_current_state[3]_i_4/O
                         net (fo=32, routed)          1.773     6.597    chip_core/mprj/TopLevel/DMA/u_mm2s/b3_active
    SLICE_X35Y61         LUT6 (Prop_lut6_I0_O)        0.124     6.721 r  chip_core/mprj/TopLevel/DMA/u_mm2s/multiregimpl4_regs0_i_121/O
                         net (fo=128, routed)         2.458     9.179    chip_core/mprj/TopLevel/LUT/V_Unit_3/multiregimpl4_regs0_i_1619
    SLICE_X12Y30         LUT5 (Prop_lut5_I2_O)        0.124     9.303 f  chip_core/mprj/TopLevel/LUT/V_Unit_3/multiregimpl4_regs0_i_1697/O
                         net (fo=2, routed)           1.475    10.778    chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_reg_i_902_4
    SLICE_X5Y39          LUT6 (Prop_lut6_I0_O)        0.124    10.902 r  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_1312/O
                         net (fo=1, routed)           0.544    11.446    chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_1312_n_0
    SLICE_X5Y40          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    11.844 r  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_reg_i_902/CO[3]
                         net (fo=1, routed)           0.000    11.844    chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_reg_i_902_n_0
    SLICE_X5Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.958 r  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_reg_i_506/CO[3]
                         net (fo=1, routed)           0.000    11.958    chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_reg_i_506_n_0
    SLICE_X5Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.072 r  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_reg_i_243/CO[3]
                         net (fo=1, routed)           1.406    13.478    chip_core/mprj/TopLevel/LUT/lut_arb/indexing_unit/f3/result2
    SLICE_X10Y57         LUT5 (Prop_lut5_I1_O)        0.124    13.602 f  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_91/O
                         net (fo=1, routed)           0.920    14.521    chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_91_n_0
    SLICE_X11Y62         LUT6 (Prop_lut6_I0_O)        0.124    14.645 f  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_32/O
                         net (fo=11, routed)          1.505    16.150    chip_core/mprj/TopLevel/LUT/lut_arb/indexing_unit/D[2]_34
    SLICE_X30Y66         LUT4 (Prop_lut4_I0_O)        0.124    16.274 f  chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_100/O
                         net (fo=2, routed)           0.993    17.267    chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_100_n_0
    SLICE_X30Y65         LUT6 (Prop_lut6_I0_O)        0.124    17.391 f  chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_46/O
                         net (fo=5, routed)           0.973    18.364    chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_46_n_0
    SLICE_X34Y64         LUT5 (Prop_lut5_I4_O)        0.152    18.516 r  chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_40/O
                         net (fo=1, routed)           0.665    19.181    chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_40_n_0
    SLICE_X33Y64         LUT6 (Prop_lut6_I3_O)        0.348    19.529 r  chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_16/O
                         net (fo=2, routed)           0.753    20.282    chip_core/mprj/TopLevel/LUT/lut_arb/Index[1]
    SLICE_X41Y63         LUT5 (Prop_lut5_I2_O)        0.150    20.432 r  chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_4__3/O
                         net (fo=1123, routed)        2.127    22.559    chip_core/mprj/TopLevel/LUT/M_Unit_3/memory[31][0]_i_4__7_0
    SLICE_X67Y49         LUT6 (Prop_lut6_I4_O)        0.326    22.885 r  chip_core/mprj/TopLevel/LUT/M_Unit_3/memory[31][27]_i_7__7/O
                         net (fo=1, routed)           0.000    22.885    chip_core/mprj/TopLevel/LUT/M_Unit_3/memory[31][27]_i_7__7_n_0
    SLICE_X67Y49         MUXF7 (Prop_muxf7_I0_O)      0.212    23.097 r  chip_core/mprj/TopLevel/LUT/M_Unit_3/memory_reg[31][27]_i_4__1/O
                         net (fo=1, routed)           0.000    23.097    chip_core/mprj/TopLevel/LUT/M_Unit_3/memory_reg[31][27]_i_4__1_n_0
    SLICE_X67Y49         MUXF8 (Prop_muxf8_I1_O)      0.094    23.191 r  chip_core/mprj/TopLevel/LUT/M_Unit_3/memory_reg[31][27]_i_2__6/O
                         net (fo=4, routed)           1.249    24.439    chip_core/mprj/TopLevel/DMA/u_mm2s/memory__95_1[27]
    SLICE_X44Y49         LUT6 (Prop_lut6_I5_O)        0.316    24.755 r  chip_core/mprj/TopLevel/DMA/u_mm2s/Exponent_carry__0_i_15/O
                         net (fo=1, routed)           1.229    25.985    chip_core/mprj/TopLevel/DMA/u_mm2s/Exponent_carry__0_i_15_n_0
    SLICE_X40Y34         LUT2 (Prop_lut2_I0_O)        0.119    26.104 r  chip_core/mprj/TopLevel/DMA/u_mm2s/Exponent_carry__0_i_11/O
                         net (fo=5, routed)           0.732    26.836    chip_core/mprj/TopLevel/DMA/u_mm2s/address_reg_reg[15]
    SLICE_X38Y37         LUT4 (Prop_lut4_I1_O)        0.332    27.168 r  chip_core/mprj/TopLevel/DMA/u_mm2s/Product_i_65/O
                         net (fo=1, routed)           0.287    27.455    chip_core/mprj/TopLevel/DMA/u_mm2s/Product_i_65_n_0
    SLICE_X41Y37         LUT6 (Prop_lut6_I5_O)        0.124    27.579 r  chip_core/mprj/TopLevel/DMA/u_mm2s/Product_i_18/O
                         net (fo=1, routed)           1.501    29.079    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A[23]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[23]_PCOUT[47])
                                                      4.036    33.115 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Product/PCOUT[47]
                         net (fo=1, routed)           0.002    33.117    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Product_n_106
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.518    34.635 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Product__0/P[30]
                         net (fo=33, routed)          1.114    35.749    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/P[0]
    SLICE_X12Y27         LUT6 (Prop_lut6_I3_O)        0.124    35.873 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_45/O
                         net (fo=1, routed)           0.820    36.693    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_45_n_0
    SLICE_X12Y27         LUT6 (Prop_lut6_I4_O)        0.124    36.817 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_40/O
                         net (fo=1, routed)           0.430    37.247    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Round_Flag__21
    SLICE_X11Y27         LUT5 (Prop_lut5_I1_O)        0.124    37.371 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_39/O
                         net (fo=1, routed)           0.000    37.371    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_39_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    37.918 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_27/O[2]
                         net (fo=2, routed)           1.503    39.421    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Mantissa__0[2]
    SLICE_X32Y29         LUT4 (Prop_lut4_I0_O)        0.302    39.723 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__2_i_49/O
                         net (fo=1, routed)           0.444    40.167    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__2_i_49_n_0
    SLICE_X32Y29         LUT5 (Prop_lut5_I4_O)        0.124    40.291 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__2_i_38/O
                         net (fo=1, routed)           0.821    41.112    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__2_i_38_n_0
    SLICE_X34Y31         LUT6 (Prop_lut6_I4_O)        0.124    41.236 f  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__2_i_25/O
                         net (fo=3, routed)           0.788    42.025    chip_core/mprj/TopLevel/LUT/M_Unit_3/Zero0
    SLICE_X38Y38         LUT6 (Prop_lut6_I0_O)        0.124    42.149 f  chip_core/mprj/TopLevel/LUT/M_Unit_3/A_swap2_carry__2_i_11/O
                         net (fo=49, routed)          1.579    43.728    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/exponent_diff_carry_i_8_0
    SLICE_X41Y30         LUT4 (Prop_lut4_I3_O)        0.152    43.880 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_18/O
                         net (fo=6, routed)           0.797    44.677    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__2_i_11_10
    SLICE_X42Y29         LUT4 (Prop_lut4_I3_O)        0.326    45.003 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_7/O
                         net (fo=1, routed)           0.000    45.003    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/S[1]
    SLICE_X42Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    45.536 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry/CO[3]
                         net (fo=1, routed)           0.000    45.536    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.653 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    45.653    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry__0_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.770 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    45.770    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry__1_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.887 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry__2/CO[3]
                         net (fo=113, routed)         0.976    46.863    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/CO[0]
    SLICE_X41Y35         LUT6 (Prop_lut6_I1_O)        0.124    46.987 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/exponent_diff_carry_i_4/O
                         net (fo=9, routed)           0.926    47.913    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_Exponent[0]
    SLICE_X43Y34         LUT2 (Prop_lut2_I0_O)        0.124    48.037 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/exponent_diff_carry_i_8/O
                         net (fo=1, routed)           0.000    48.037    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/Mantissa_sub0_i_5[0]
    SLICE_X43Y34         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    48.643 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/exponent_diff_carry/O[3]
                         net (fo=26, routed)          0.737    49.379    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/p_1_in[3]
    SLICE_X44Y34         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.567    49.946 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/B_Exponent_shifted_carry/CO[3]
                         net (fo=1, routed)           0.000    49.946    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/B_Exponent_shifted_carry_n_0
    SLICE_X44Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    50.280 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/B_Exponent_shifted_carry__0/O[1]
                         net (fo=1, routed)           0.565    50.845    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/B_Exponent_shifted[5]
    SLICE_X48Y35         LUT6 (Prop_lut6_I2_O)        0.303    51.148 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_38/O
                         net (fo=31, routed)          0.610    51.758    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_38_n_0
    SLICE_X47Y37         LUT6 (Prop_lut6_I4_O)        0.124    51.882 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_24/O
                         net (fo=152, routed)         0.855    52.738    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/adder/perform__14
    SLICE_X49Y34         LUT2 (Prop_lut2_I0_O)        0.124    52.862 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Mantissa_sub0_i_15/O
                         net (fo=24, routed)          0.963    53.824    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/Exponent_sub_carry_i_60
    SLICE_X47Y30         LUT2 (Prop_lut2_I1_O)        0.124    53.948 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/Exponent_sub_carry_i_84/O
                         net (fo=1, routed)           0.000    53.948    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_29_0[0]
    SLICE_X47Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    54.480 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_60/CO[3]
                         net (fo=1, routed)           0.000    54.480    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_60_n_0
    SLICE_X47Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    54.702 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_73/O[0]
                         net (fo=2, routed)           0.659    55.362    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Mantissa_sub_complement[4]
    SLICE_X46Y31         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.725    56.087 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_35/CO[3]
                         net (fo=1, routed)           0.000    56.087    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_35_n_0
    SLICE_X46Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.204 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_30/CO[3]
                         net (fo=1, routed)           0.000    56.204    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_30_n_0
    SLICE_X46Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    56.527 f  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_31/O[1]
                         net (fo=22, routed)          1.190    57.716    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Mantissa_sub0[13]
    SLICE_X51Y31         LUT4 (Prop_lut4_I3_O)        0.332    58.048 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/wait_reg[18]_i_19/O
                         net (fo=10, routed)          0.581    58.629    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/wait_reg[16]_i_16_n_0
    SLICE_X51Y34         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.579    59.208 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/wait_reg_reg[16]_i_8/O[0]
                         net (fo=1, routed)           1.101    60.309    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/data23[13]
    SLICE_X52Y34         LUT6 (Prop_lut6_I0_O)        0.299    60.608 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/wait_reg[13]_i_6/O
                         net (fo=1, routed)           0.700    61.308    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/adder/pe/Significand__872[13]
    SLICE_X39Y34         LUT6 (Prop_lut6_I2_O)        0.124    61.432 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/wait_reg[13]_i_3/O
                         net (fo=2, routed)           0.000    61.432    chip_core/mprj/TopLevel/LUT/M_Unit_1/wait_reg_reg[13]
    SLICE_X39Y34         MUXF7 (Prop_muxf7_I1_O)      0.217    61.649 r  chip_core/mprj/TopLevel/LUT/M_Unit_1/dataOut_reg_reg[13]_i_2/O
                         net (fo=2, routed)           0.688    62.337    chip_core/mprj/TopLevel/LUT/lut_arb/dataOut_reg_reg[13]_0
    SLICE_X38Y34         LUT6 (Prop_lut6_I2_O)        0.299    62.636 r  chip_core/mprj/TopLevel/LUT/lut_arb/sreg[29]_i_12/O
                         net (fo=1, routed)           1.799    64.435    chip_core/mprj/TopLevel/LUT/wb4_intf/b4_dataOut[12]
    SLICE_X37Y67         LUT4 (Prop_lut4_I3_O)        0.152    64.587 r  chip_core/mprj/TopLevel/LUT/wb4_intf/sreg[29]_i_8/O
                         net (fo=1, routed)           0.589    65.176    chip_core/mprj/TopLevel/DMA/u_mm2s/lut_dat_4[13]
    SLICE_X30Y69         LUT6 (Prop_lut6_I4_O)        0.332    65.508 r  chip_core/mprj/TopLevel/DMA/u_mm2s/sreg[29]_i_4/O
                         net (fo=3, routed)           1.107    66.615    chip_core/mprj/TopLevel/DMA/u_mm2s/sreg[29]_i_4_n_0
    SLICE_X49Y66         LUT5 (Prop_lut5_I0_O)        0.150    66.765 r  chip_core/mprj/TopLevel/DMA/u_mm2s/sreg[21]_i_1__1/O
                         net (fo=1, routed)           0.000    66.765    chip_core/mprj/TopLevel/DMA/u_mm2s/pre_shifted_data[21]
    SLICE_X49Y66         FDRE                                         r  chip_core/mprj/TopLevel/DMA/u_mm2s/sreg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock12 rise edge)   83.333    83.333 r  
    E3                                                0.000    83.333 r  clock100 (IN)
                         net (fo=0)                   0.000    83.333    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  clk_fix/inst/clkout1_buf/O
                         net (fo=16008, routed)       1.506    81.819    chip_core/mprj/TopLevel/DMA/u_mm2s/clk_out1
    SLICE_X49Y66         FDRE                                         r  chip_core/mprj/TopLevel/DMA/u_mm2s/sreg_reg[21]/C
                         clock pessimism              0.487    82.307    
                         clock uncertainty           -0.176    82.130    
    SLICE_X49Y66         FDRE (Setup_fdre_C_D)        0.075    82.205    chip_core/mprj/TopLevel/DMA/u_mm2s/sreg_reg[21]
  -------------------------------------------------------------------
                         required time                         82.205    
                         arrival time                         -66.765    
  -------------------------------------------------------------------
                         slack                                 15.440    

Slack (MET) :             15.495ns  (required time - arrival time)
  Source:                 chip_core/soc/core/VexRiscv/toplevel_dataCache_1_io_mem_cmd_rData_address_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            chip_core/mprj/TopLevel/DMA/u_mm2s/sreg_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clock12
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clock12 rise@83.333ns - clock12 rise@0.000ns)
  Data Path Delay:        67.631ns  (logic 21.144ns (31.264%)  route 46.487ns (68.736%))
  Logic Levels:           65  (CARRY4=18 DSP48E1=2 LUT2=4 LUT4=8 LUT5=9 LUT6=21 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 81.817 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_fix/inst/clkout1_buf/O
                         net (fo=16008, routed)       1.617    -0.923    chip_core/soc/core/VexRiscv/clk_out1
    SLICE_X59Y79         FDRE                                         r  chip_core/soc/core/VexRiscv/toplevel_dataCache_1_io_mem_cmd_rData_address_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y79         FDRE (Prop_fdre_C_Q)         0.456    -0.467 f  chip_core/soc/core/VexRiscv/toplevel_dataCache_1_io_mem_cmd_rData_address_reg[19]/Q
                         net (fo=3, routed)           1.650     1.183    chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/slave_sel_r_reg[5][14]
    SLICE_X50Y86         LUT5 (Prop_lut5_I0_O)        0.124     1.307 f  chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/mgmtsoc_litespimmap_burst_adr[17]_i_2/O
                         net (fo=7, routed)           1.307     2.615    chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_adr_o_core[19]
    SLICE_X44Y86         LUT4 (Prop_lut4_I0_O)        0.150     2.765 r  chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/SevenSegDisplay[31]_i_7/O
                         net (fo=1, routed)           0.948     3.713    chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/SevenSegDisplay[31]_i_7_n_0
    SLICE_X43Y84         LUT6 (Prop_lut6_I1_O)        0.326     4.039 r  chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/SevenSegDisplay[31]_i_3/O
                         net (fo=6, routed)           0.661     4.700    chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/SevenSegDisplay[31]_i_3_n_0
    SLICE_X41Y84         LUT6 (Prop_lut6_I1_O)        0.124     4.824 r  chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_onehot_current_state[3]_i_4/O
                         net (fo=32, routed)          1.773     6.597    chip_core/mprj/TopLevel/DMA/u_mm2s/b3_active
    SLICE_X35Y61         LUT6 (Prop_lut6_I0_O)        0.124     6.721 r  chip_core/mprj/TopLevel/DMA/u_mm2s/multiregimpl4_regs0_i_121/O
                         net (fo=128, routed)         2.458     9.179    chip_core/mprj/TopLevel/LUT/V_Unit_3/multiregimpl4_regs0_i_1619
    SLICE_X12Y30         LUT5 (Prop_lut5_I2_O)        0.124     9.303 f  chip_core/mprj/TopLevel/LUT/V_Unit_3/multiregimpl4_regs0_i_1697/O
                         net (fo=2, routed)           1.475    10.778    chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_reg_i_902_4
    SLICE_X5Y39          LUT6 (Prop_lut6_I0_O)        0.124    10.902 r  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_1312/O
                         net (fo=1, routed)           0.544    11.446    chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_1312_n_0
    SLICE_X5Y40          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    11.844 r  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_reg_i_902/CO[3]
                         net (fo=1, routed)           0.000    11.844    chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_reg_i_902_n_0
    SLICE_X5Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.958 r  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_reg_i_506/CO[3]
                         net (fo=1, routed)           0.000    11.958    chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_reg_i_506_n_0
    SLICE_X5Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.072 r  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_reg_i_243/CO[3]
                         net (fo=1, routed)           1.406    13.478    chip_core/mprj/TopLevel/LUT/lut_arb/indexing_unit/f3/result2
    SLICE_X10Y57         LUT5 (Prop_lut5_I1_O)        0.124    13.602 f  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_91/O
                         net (fo=1, routed)           0.920    14.521    chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_91_n_0
    SLICE_X11Y62         LUT6 (Prop_lut6_I0_O)        0.124    14.645 f  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_32/O
                         net (fo=11, routed)          1.505    16.150    chip_core/mprj/TopLevel/LUT/lut_arb/indexing_unit/D[2]_34
    SLICE_X30Y66         LUT4 (Prop_lut4_I0_O)        0.124    16.274 f  chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_100/O
                         net (fo=2, routed)           0.993    17.267    chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_100_n_0
    SLICE_X30Y65         LUT6 (Prop_lut6_I0_O)        0.124    17.391 f  chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_46/O
                         net (fo=5, routed)           0.973    18.364    chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_46_n_0
    SLICE_X34Y64         LUT5 (Prop_lut5_I4_O)        0.152    18.516 r  chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_40/O
                         net (fo=1, routed)           0.665    19.181    chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_40_n_0
    SLICE_X33Y64         LUT6 (Prop_lut6_I3_O)        0.348    19.529 r  chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_16/O
                         net (fo=2, routed)           0.753    20.282    chip_core/mprj/TopLevel/LUT/lut_arb/Index[1]
    SLICE_X41Y63         LUT5 (Prop_lut5_I2_O)        0.150    20.432 r  chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_4__3/O
                         net (fo=1123, routed)        2.127    22.559    chip_core/mprj/TopLevel/LUT/M_Unit_3/memory[31][0]_i_4__7_0
    SLICE_X67Y49         LUT6 (Prop_lut6_I4_O)        0.326    22.885 r  chip_core/mprj/TopLevel/LUT/M_Unit_3/memory[31][27]_i_7__7/O
                         net (fo=1, routed)           0.000    22.885    chip_core/mprj/TopLevel/LUT/M_Unit_3/memory[31][27]_i_7__7_n_0
    SLICE_X67Y49         MUXF7 (Prop_muxf7_I0_O)      0.212    23.097 r  chip_core/mprj/TopLevel/LUT/M_Unit_3/memory_reg[31][27]_i_4__1/O
                         net (fo=1, routed)           0.000    23.097    chip_core/mprj/TopLevel/LUT/M_Unit_3/memory_reg[31][27]_i_4__1_n_0
    SLICE_X67Y49         MUXF8 (Prop_muxf8_I1_O)      0.094    23.191 r  chip_core/mprj/TopLevel/LUT/M_Unit_3/memory_reg[31][27]_i_2__6/O
                         net (fo=4, routed)           1.249    24.439    chip_core/mprj/TopLevel/DMA/u_mm2s/memory__95_1[27]
    SLICE_X44Y49         LUT6 (Prop_lut6_I5_O)        0.316    24.755 r  chip_core/mprj/TopLevel/DMA/u_mm2s/Exponent_carry__0_i_15/O
                         net (fo=1, routed)           1.229    25.985    chip_core/mprj/TopLevel/DMA/u_mm2s/Exponent_carry__0_i_15_n_0
    SLICE_X40Y34         LUT2 (Prop_lut2_I0_O)        0.119    26.104 r  chip_core/mprj/TopLevel/DMA/u_mm2s/Exponent_carry__0_i_11/O
                         net (fo=5, routed)           0.732    26.836    chip_core/mprj/TopLevel/DMA/u_mm2s/address_reg_reg[15]
    SLICE_X38Y37         LUT4 (Prop_lut4_I1_O)        0.332    27.168 r  chip_core/mprj/TopLevel/DMA/u_mm2s/Product_i_65/O
                         net (fo=1, routed)           0.287    27.455    chip_core/mprj/TopLevel/DMA/u_mm2s/Product_i_65_n_0
    SLICE_X41Y37         LUT6 (Prop_lut6_I5_O)        0.124    27.579 r  chip_core/mprj/TopLevel/DMA/u_mm2s/Product_i_18/O
                         net (fo=1, routed)           1.501    29.079    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A[23]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[23]_PCOUT[47])
                                                      4.036    33.115 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Product/PCOUT[47]
                         net (fo=1, routed)           0.002    33.117    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Product_n_106
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.518    34.635 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Product__0/P[30]
                         net (fo=33, routed)          1.114    35.749    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/P[0]
    SLICE_X12Y27         LUT6 (Prop_lut6_I3_O)        0.124    35.873 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_45/O
                         net (fo=1, routed)           0.820    36.693    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_45_n_0
    SLICE_X12Y27         LUT6 (Prop_lut6_I4_O)        0.124    36.817 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_40/O
                         net (fo=1, routed)           0.430    37.247    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Round_Flag__21
    SLICE_X11Y27         LUT5 (Prop_lut5_I1_O)        0.124    37.371 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_39/O
                         net (fo=1, routed)           0.000    37.371    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_39_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    37.918 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_27/O[2]
                         net (fo=2, routed)           1.503    39.421    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Mantissa__0[2]
    SLICE_X32Y29         LUT4 (Prop_lut4_I0_O)        0.302    39.723 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__2_i_49/O
                         net (fo=1, routed)           0.444    40.167    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__2_i_49_n_0
    SLICE_X32Y29         LUT5 (Prop_lut5_I4_O)        0.124    40.291 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__2_i_38/O
                         net (fo=1, routed)           0.821    41.112    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__2_i_38_n_0
    SLICE_X34Y31         LUT6 (Prop_lut6_I4_O)        0.124    41.236 f  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__2_i_25/O
                         net (fo=3, routed)           0.788    42.025    chip_core/mprj/TopLevel/LUT/M_Unit_3/Zero0
    SLICE_X38Y38         LUT6 (Prop_lut6_I0_O)        0.124    42.149 f  chip_core/mprj/TopLevel/LUT/M_Unit_3/A_swap2_carry__2_i_11/O
                         net (fo=49, routed)          1.579    43.728    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/exponent_diff_carry_i_8_0
    SLICE_X41Y30         LUT4 (Prop_lut4_I3_O)        0.152    43.880 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_18/O
                         net (fo=6, routed)           0.797    44.677    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__2_i_11_10
    SLICE_X42Y29         LUT4 (Prop_lut4_I3_O)        0.326    45.003 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_7/O
                         net (fo=1, routed)           0.000    45.003    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/S[1]
    SLICE_X42Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    45.536 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry/CO[3]
                         net (fo=1, routed)           0.000    45.536    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.653 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    45.653    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry__0_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.770 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    45.770    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry__1_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.887 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry__2/CO[3]
                         net (fo=113, routed)         0.976    46.863    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/CO[0]
    SLICE_X41Y35         LUT6 (Prop_lut6_I1_O)        0.124    46.987 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/exponent_diff_carry_i_4/O
                         net (fo=9, routed)           0.926    47.913    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_Exponent[0]
    SLICE_X43Y34         LUT2 (Prop_lut2_I0_O)        0.124    48.037 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/exponent_diff_carry_i_8/O
                         net (fo=1, routed)           0.000    48.037    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/Mantissa_sub0_i_5[0]
    SLICE_X43Y34         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    48.643 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/exponent_diff_carry/O[3]
                         net (fo=26, routed)          0.737    49.379    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/p_1_in[3]
    SLICE_X44Y34         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.567    49.946 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/B_Exponent_shifted_carry/CO[3]
                         net (fo=1, routed)           0.000    49.946    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/B_Exponent_shifted_carry_n_0
    SLICE_X44Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    50.280 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/B_Exponent_shifted_carry__0/O[1]
                         net (fo=1, routed)           0.565    50.845    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/B_Exponent_shifted[5]
    SLICE_X48Y35         LUT6 (Prop_lut6_I2_O)        0.303    51.148 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_38/O
                         net (fo=31, routed)          0.610    51.758    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_38_n_0
    SLICE_X47Y37         LUT6 (Prop_lut6_I4_O)        0.124    51.882 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_24/O
                         net (fo=152, routed)         0.855    52.738    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/adder/perform__14
    SLICE_X49Y34         LUT2 (Prop_lut2_I0_O)        0.124    52.862 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Mantissa_sub0_i_15/O
                         net (fo=24, routed)          0.963    53.824    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/Exponent_sub_carry_i_60
    SLICE_X47Y30         LUT2 (Prop_lut2_I1_O)        0.124    53.948 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/Exponent_sub_carry_i_84/O
                         net (fo=1, routed)           0.000    53.948    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_29_0[0]
    SLICE_X47Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    54.480 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_60/CO[3]
                         net (fo=1, routed)           0.000    54.480    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_60_n_0
    SLICE_X47Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    54.702 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_73/O[0]
                         net (fo=2, routed)           0.659    55.362    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Mantissa_sub_complement[4]
    SLICE_X46Y31         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.725    56.087 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_35/CO[3]
                         net (fo=1, routed)           0.000    56.087    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_35_n_0
    SLICE_X46Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.204 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_30/CO[3]
                         net (fo=1, routed)           0.000    56.204    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_30_n_0
    SLICE_X46Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    56.527 f  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_31/O[1]
                         net (fo=22, routed)          1.190    57.716    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Mantissa_sub0[13]
    SLICE_X51Y31         LUT4 (Prop_lut4_I3_O)        0.332    58.048 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/wait_reg[18]_i_19/O
                         net (fo=10, routed)          0.581    58.629    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/wait_reg[16]_i_16_n_0
    SLICE_X51Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.864    59.493 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/wait_reg_reg[16]_i_8/CO[3]
                         net (fo=1, routed)           0.000    59.493    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/wait_reg_reg[16]_i_8_n_0
    SLICE_X51Y35         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    59.806 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/wait_reg_reg[19]_i_8/O[3]
                         net (fo=1, routed)           0.813    60.619    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/data23[20]
    SLICE_X51Y35         LUT5 (Prop_lut5_I0_O)        0.331    60.950 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/wait_reg[20]_i_8/O
                         net (fo=2, routed)           0.451    61.401    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/wait_reg[20]_i_8_n_0
    SLICE_X48Y35         LUT6 (Prop_lut6_I0_O)        0.332    61.733 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/dataOut_reg[20]_i_4/O
                         net (fo=1, routed)           0.000    61.733    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/adder/pe/Significand__872[20]
    SLICE_X48Y35         MUXF7 (Prop_muxf7_I0_O)      0.212    61.945 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/dataOut_reg_reg[20]_i_3/O
                         net (fo=1, routed)           0.599    62.544    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/dataOut_reg_reg[20]_i_3_n_0
    SLICE_X40Y35         LUT6 (Prop_lut6_I2_O)        0.299    62.843 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/dataOut_reg[20]_i_2/O
                         net (fo=2, routed)           0.310    63.153    chip_core/mprj/TopLevel/LUT/lut_arb/dataOut_reg_reg[20]_0
    SLICE_X41Y35         LUT6 (Prop_lut6_I2_O)        0.124    63.277 r  chip_core/mprj/TopLevel/LUT/lut_arb/sreg[28]_i_11/O
                         net (fo=1, routed)           1.628    64.905    chip_core/mprj/TopLevel/LUT/wb4_intf/b4_dataOut[19]
    SLICE_X39Y65         LUT4 (Prop_lut4_I3_O)        0.150    65.055 r  chip_core/mprj/TopLevel/LUT/wb4_intf/sreg[28]_i_7/O
                         net (fo=1, routed)           0.266    65.321    chip_core/mprj/TopLevel/DMA/u_mm2s/lut_dat_4[20]
    SLICE_X39Y65         LUT6 (Prop_lut6_I4_O)        0.332    65.653 r  chip_core/mprj/TopLevel/DMA/u_mm2s/sreg[28]_i_3/O
                         net (fo=2, routed)           0.905    66.558    chip_core/mprj/TopLevel/DMA/u_mm2s/sreg[28]_i_3_n_0
    SLICE_X51Y66         LUT5 (Prop_lut5_I4_O)        0.150    66.708 r  chip_core/mprj/TopLevel/DMA/u_mm2s/sreg[20]_i_1__1/O
                         net (fo=1, routed)           0.000    66.708    chip_core/mprj/TopLevel/DMA/u_mm2s/pre_shifted_data[20]
    SLICE_X51Y66         FDRE                                         r  chip_core/mprj/TopLevel/DMA/u_mm2s/sreg_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock12 rise edge)   83.333    83.333 r  
    E3                                                0.000    83.333 r  clock100 (IN)
                         net (fo=0)                   0.000    83.333    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  clk_fix/inst/clkout1_buf/O
                         net (fo=16008, routed)       1.504    81.817    chip_core/mprj/TopLevel/DMA/u_mm2s/clk_out1
    SLICE_X51Y66         FDRE                                         r  chip_core/mprj/TopLevel/DMA/u_mm2s/sreg_reg[20]/C
                         clock pessimism              0.487    82.305    
                         clock uncertainty           -0.176    82.128    
    SLICE_X51Y66         FDRE (Setup_fdre_C_D)        0.075    82.203    chip_core/mprj/TopLevel/DMA/u_mm2s/sreg_reg[20]
  -------------------------------------------------------------------
                         required time                         82.203    
                         arrival time                         -66.708    
  -------------------------------------------------------------------
                         slack                                 15.495    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 chip_core/soc/core/VexRiscv/FpuPlugin_fpu/mul_sum2_output_rData_mulC_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            chip_core/soc/core/VexRiscv/FpuPlugin_fpu/mul_result_mulToAdd_rData_rs1_mantissa_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clock12
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock12 rise@0.000ns - clock12 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.209ns (52.150%)  route 0.192ns (47.850%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_fix/inst/clkout1_buf/O
                         net (fo=16008, routed)       0.567    -0.597    chip_core/soc/core/VexRiscv/FpuPlugin_fpu/clk_out1
    SLICE_X58Y99         FDRE                                         r  chip_core/soc/core/VexRiscv/FpuPlugin_fpu/mul_sum2_output_rData_mulC_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  chip_core/soc/core/VexRiscv/FpuPlugin_fpu/mul_sum2_output_rData_mulC_reg[25]/Q
                         net (fo=2, routed)           0.192    -0.242    chip_core/soc/core/VexRiscv/FpuPlugin_fpu/p_0_in96_in[3]
    SLICE_X60Y102        LUT3 (Prop_lut3_I0_O)        0.045    -0.197 r  chip_core/soc/core/VexRiscv/FpuPlugin_fpu/mul_result_mulToAdd_rData_rs1_mantissa[3]_i_1/O
                         net (fo=2, routed)           0.000    -0.197    chip_core/soc/core/VexRiscv/FpuPlugin_fpu/mul_result_output_payload_value_mantissa[2]
    SLICE_X60Y102        FDRE                                         r  chip_core/soc/core/VexRiscv/FpuPlugin_fpu/mul_result_mulToAdd_rData_rs1_mantissa_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_fix/inst/clkout1_buf/O
                         net (fo=16008, routed)       0.832    -0.841    chip_core/soc/core/VexRiscv/FpuPlugin_fpu/clk_out1
    SLICE_X60Y102        FDRE                                         r  chip_core/soc/core/VexRiscv/FpuPlugin_fpu/mul_result_mulToAdd_rData_rs1_mantissa_reg[3]/C
                         clock pessimism              0.509    -0.332    
    SLICE_X60Y102        FDRE (Hold_fdre_C_D)         0.120    -0.212    chip_core/soc/core/VexRiscv/FpuPlugin_fpu/mul_result_mulToAdd_rData_rs1_mantissa_reg[3]
  -------------------------------------------------------------------
                         required time                          0.212    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 chip_core/soc/core/VexRiscv/FpuPlugin_fpu/mul_preMul_output_rData_rs3_mantissa_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            chip_core/soc/core/VexRiscv/FpuPlugin_fpu/mul_mul_output_rData_rs3_mantissa_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clock12
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock12 rise@0.000ns - clock12 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.128ns (41.998%)  route 0.177ns (58.002%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_fix/inst/clkout1_buf/O
                         net (fo=16008, routed)       0.596    -0.568    chip_core/soc/core/VexRiscv/FpuPlugin_fpu/clk_out1
    SLICE_X73Y99         FDRE                                         r  chip_core/soc/core/VexRiscv/FpuPlugin_fpu/mul_preMul_output_rData_rs3_mantissa_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y99         FDRE (Prop_fdre_C_Q)         0.128    -0.440 r  chip_core/soc/core/VexRiscv/FpuPlugin_fpu/mul_preMul_output_rData_rs3_mantissa_reg[9]/Q
                         net (fo=1, routed)           0.177    -0.263    chip_core/soc/core/VexRiscv/FpuPlugin_fpu/mul_preMul_output_rData_rs3_mantissa[9]
    SLICE_X73Y100        FDRE                                         r  chip_core/soc/core/VexRiscv/FpuPlugin_fpu/mul_mul_output_rData_rs3_mantissa_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_fix/inst/clkout1_buf/O
                         net (fo=16008, routed)       0.862    -0.811    chip_core/soc/core/VexRiscv/FpuPlugin_fpu/clk_out1
    SLICE_X73Y100        FDRE                                         r  chip_core/soc/core/VexRiscv/FpuPlugin_fpu/mul_mul_output_rData_rs3_mantissa_reg[9]/C
                         clock pessimism              0.509    -0.302    
    SLICE_X73Y100        FDRE (Hold_fdre_C_D)         0.023    -0.279    chip_core/soc/core/VexRiscv/FpuPlugin_fpu/mul_mul_output_rData_rs3_mantissa_reg[9]
  -------------------------------------------------------------------
                         required time                          0.279    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 chip_core/soc/core/memdat_1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            chip_core/soc/core/uart_phy_tx_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clock12
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock12 rise@0.000ns - clock12 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.210ns (52.407%)  route 0.191ns (47.593%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_fix/inst/clkout1_buf/O
                         net (fo=16008, routed)       0.572    -0.592    chip_core/soc/core/clk_out1
    SLICE_X30Y99         FDRE                                         r  chip_core/soc/core/memdat_1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.428 r  chip_core/soc/core/memdat_1_reg[3]/Q
                         net (fo=1, routed)           0.191    -0.238    chip_core/soc/core/memdat_1[3]
    SLICE_X32Y100        LUT3 (Prop_lut3_I2_O)        0.046    -0.192 r  chip_core/soc/core/uart_phy_tx_data[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.192    chip_core/soc/core/uart_phy_tx_data_rs232phy_rs232phytx_next_value2[3]
    SLICE_X32Y100        FDRE                                         r  chip_core/soc/core/uart_phy_tx_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_fix/inst/clkout1_buf/O
                         net (fo=16008, routed)       0.837    -0.836    chip_core/soc/core/clk_out1
    SLICE_X32Y100        FDRE                                         r  chip_core/soc/core/uart_phy_tx_data_reg[3]/C
                         clock pessimism              0.509    -0.327    
    SLICE_X32Y100        FDRE (Hold_fdre_C_D)         0.107    -0.220    chip_core/soc/core/uart_phy_tx_data_reg[3]
  -------------------------------------------------------------------
                         required time                          0.220    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 chip_core/soc/core/uart_rx_pending_reg/C
                            (rising edge-triggered cell FDRE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            chip_core/soc/core/VexRiscv/externalInterruptArray_regNext_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clock12
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock12 rise@0.000ns - clock12 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.186ns (46.673%)  route 0.213ns (53.327%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_fix/inst/clkout1_buf/O
                         net (fo=16008, routed)       0.565    -0.599    chip_core/soc/core/clk_out1
    SLICE_X37Y100        FDRE                                         r  chip_core/soc/core/uart_rx_pending_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  chip_core/soc/core/uart_rx_pending_reg/Q
                         net (fo=3, routed)           0.213    -0.246    chip_core/soc/core/VexRiscv/uart_pending_status_reg[1]
    SLICE_X36Y99         LUT4 (Prop_lut4_I3_O)        0.045    -0.201 r  chip_core/soc/core/VexRiscv/externalInterruptArray_regNext[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.201    chip_core/soc/core/VexRiscv/mgmtsoc_interrupt[1]
    SLICE_X36Y99         FDRE                                         r  chip_core/soc/core/VexRiscv/externalInterruptArray_regNext_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_fix/inst/clkout1_buf/O
                         net (fo=16008, routed)       0.842    -0.831    chip_core/soc/core/VexRiscv/clk_out1
    SLICE_X36Y99         FDRE                                         r  chip_core/soc/core/VexRiscv/externalInterruptArray_regNext_reg[1]/C
                         clock pessimism              0.509    -0.322    
    SLICE_X36Y99         FDRE (Hold_fdre_C_D)         0.092    -0.230    chip_core/soc/core/VexRiscv/externalInterruptArray_regNext_reg[1]
  -------------------------------------------------------------------
                         required time                          0.230    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 chip_core/soc/core/VexRiscv/FpuPlugin_fpu/mul_sum1_output_rData_mulC2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            chip_core/soc/core/VexRiscv/FpuPlugin_fpu/mul_sum2_output_rData_mulC_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clock12
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock12 rise@0.000ns - clock12 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.128ns (42.252%)  route 0.175ns (57.748%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_fix/inst/clkout1_buf/O
                         net (fo=16008, routed)       0.567    -0.597    chip_core/soc/core/VexRiscv/FpuPlugin_fpu/clk_out1
    SLICE_X59Y97         FDRE                                         r  chip_core/soc/core/VexRiscv/FpuPlugin_fpu/mul_sum1_output_rData_mulC2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y97         FDRE (Prop_fdre_C_Q)         0.128    -0.469 r  chip_core/soc/core/VexRiscv/FpuPlugin_fpu/mul_sum1_output_rData_mulC2_reg[11]/Q
                         net (fo=1, routed)           0.175    -0.294    chip_core/soc/core/VexRiscv/FpuPlugin_fpu/mul_sum1_output_rData_mulC2[11]
    SLICE_X58Y100        FDRE                                         r  chip_core/soc/core/VexRiscv/FpuPlugin_fpu/mul_sum2_output_rData_mulC_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_fix/inst/clkout1_buf/O
                         net (fo=16008, routed)       0.832    -0.841    chip_core/soc/core/VexRiscv/FpuPlugin_fpu/clk_out1
    SLICE_X58Y100        FDRE                                         r  chip_core/soc/core/VexRiscv/FpuPlugin_fpu/mul_sum2_output_rData_mulC_reg[11]/C
                         clock pessimism              0.509    -0.332    
    SLICE_X58Y100        FDRE (Hold_fdre_C_D)         0.006    -0.326    chip_core/soc/core/VexRiscv/FpuPlugin_fpu/mul_sum2_output_rData_mulC_reg[11]
  -------------------------------------------------------------------
                         required time                          0.326    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 chip_core/soc/core/memdat_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            chip_core/soc/core/uart_phy_tx_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clock12
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock12 rise@0.000ns - clock12 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.246ns (62.503%)  route 0.148ns (37.497%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_fix/inst/clkout1_buf/O
                         net (fo=16008, routed)       0.572    -0.592    chip_core/soc/core/clk_out1
    SLICE_X30Y99         FDRE                                         r  chip_core/soc/core/memdat_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y99         FDRE (Prop_fdre_C_Q)         0.148    -0.444 r  chip_core/soc/core/memdat_1_reg[0]/Q
                         net (fo=1, routed)           0.148    -0.297    chip_core/soc/core/memdat_1[0]
    SLICE_X32Y100        LUT3 (Prop_lut3_I2_O)        0.098    -0.199 r  chip_core/soc/core/uart_phy_tx_data[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.199    chip_core/soc/core/uart_phy_tx_data_rs232phy_rs232phytx_next_value2[0]
    SLICE_X32Y100        FDRE                                         r  chip_core/soc/core/uart_phy_tx_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_fix/inst/clkout1_buf/O
                         net (fo=16008, routed)       0.837    -0.836    chip_core/soc/core/clk_out1
    SLICE_X32Y100        FDRE                                         r  chip_core/soc/core/uart_phy_tx_data_reg[0]/C
                         clock pessimism              0.509    -0.327    
    SLICE_X32Y100        FDRE (Hold_fdre_C_D)         0.091    -0.236    chip_core/soc/core/uart_phy_tx_data_reg[0]
  -------------------------------------------------------------------
                         required time                          0.236    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 chip_core/soc/core/uart_phy_tx_phase_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            chip_core/soc/core/uart_phy_tx_phase_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clock12
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock12 rise@0.000ns - clock12 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.342ns (83.477%)  route 0.068ns (16.523%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_fix/inst/clkout1_buf/O
                         net (fo=16008, routed)       0.572    -0.592    chip_core/soc/core/clk_out1
    SLICE_X31Y99         FDSE                                         r  chip_core/soc/core/uart_phy_tx_phase_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         FDSE (Prop_fdse_C_Q)         0.141    -0.451 r  chip_core/soc/core/uart_phy_tx_phase_reg[9]/Q
                         net (fo=2, routed)           0.067    -0.384    chip_core/soc/core/uart_phy_tx_phase[9]
    SLICE_X31Y99         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147    -0.237 r  chip_core/soc/core/uart_phy_tx_phase_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.237    chip_core/soc/core/uart_phy_tx_phase_reg[11]_i_1_n_0
    SLICE_X31Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.183 r  chip_core/soc/core/uart_phy_tx_phase_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.183    chip_core/soc/core/uart_phy_tx_phase0[12]
    SLICE_X31Y100        FDRE                                         r  chip_core/soc/core/uart_phy_tx_phase_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_fix/inst/clkout1_buf/O
                         net (fo=16008, routed)       0.837    -0.836    chip_core/soc/core/clk_out1
    SLICE_X31Y100        FDRE                                         r  chip_core/soc/core/uart_phy_tx_phase_reg[12]/C
                         clock pessimism              0.509    -0.327    
    SLICE_X31Y100        FDRE (Hold_fdre_C_D)         0.105    -0.222    chip_core/soc/core/uart_phy_tx_phase_reg[12]
  -------------------------------------------------------------------
                         required time                          0.222    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 chip_core/soc/core/memdat_1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            chip_core/soc/core/uart_phy_tx_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clock12
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock12 rise@0.000ns - clock12 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.209ns (52.510%)  route 0.189ns (47.490%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_fix/inst/clkout1_buf/O
                         net (fo=16008, routed)       0.572    -0.592    chip_core/soc/core/clk_out1
    SLICE_X30Y99         FDRE                                         r  chip_core/soc/core/memdat_1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.428 r  chip_core/soc/core/memdat_1_reg[5]/Q
                         net (fo=1, routed)           0.189    -0.239    chip_core/soc/core/memdat_1[5]
    SLICE_X32Y100        LUT3 (Prop_lut3_I2_O)        0.045    -0.194 r  chip_core/soc/core/uart_phy_tx_data[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.194    chip_core/soc/core/uart_phy_tx_data_rs232phy_rs232phytx_next_value2[5]
    SLICE_X32Y100        FDRE                                         r  chip_core/soc/core/uart_phy_tx_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_fix/inst/clkout1_buf/O
                         net (fo=16008, routed)       0.837    -0.836    chip_core/soc/core/clk_out1
    SLICE_X32Y100        FDRE                                         r  chip_core/soc/core/uart_phy_tx_data_reg[5]/C
                         clock pessimism              0.509    -0.327    
    SLICE_X32Y100        FDRE (Hold_fdre_C_D)         0.092    -0.235    chip_core/soc/core/uart_phy_tx_data_reg[5]
  -------------------------------------------------------------------
                         required time                          0.235    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 chip_core/soc/core/mgmtsoc_master_tx_fifo_source_payload_mask_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            chip_core/soc/core/flash_io0_oeb_reg/D
                            (rising edge-triggered cell FDRE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clock12
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock12 rise@0.000ns - clock12 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.186ns (45.197%)  route 0.226ns (54.803%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_fix/inst/clkout1_buf/O
                         net (fo=16008, routed)       0.563    -0.601    chip_core/soc/core/clk_out1
    SLICE_X39Y100        FDRE                                         r  chip_core/soc/core/mgmtsoc_master_tx_fifo_source_payload_mask_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.460 f  chip_core/soc/core/mgmtsoc_master_tx_fifo_source_payload_mask_reg[0]/Q
                         net (fo=1, routed)           0.226    -0.235    chip_core/soc/core/mgmtsoc_master_tx_fifo_source_payload_mask[0]
    SLICE_X39Y99         LUT6 (Prop_lut6_I0_O)        0.045    -0.190 r  chip_core/soc/core/flash_io0_oeb_i_1/O
                         net (fo=1, routed)           0.000    -0.190    chip_core/soc/core/flash_io0_oeb_i_1_n_0
    SLICE_X39Y99         FDRE                                         r  chip_core/soc/core/flash_io0_oeb_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_fix/inst/clkout1_buf/O
                         net (fo=16008, routed)       0.841    -0.832    chip_core/soc/core/clk_out1
    SLICE_X39Y99         FDRE                                         r  chip_core/soc/core/flash_io0_oeb_reg/C
                         clock pessimism              0.509    -0.323    
    SLICE_X39Y99         FDRE (Hold_fdre_C_D)         0.092    -0.231    chip_core/soc/core/flash_io0_oeb_reg
  -------------------------------------------------------------------
                         required time                          0.231    
                         arrival time                          -0.190    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 chip_core/soc/core/VexRiscv/FpuPlugin_fpu/mul_sum1_output_rData_mulC2_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            chip_core/soc/core/VexRiscv/FpuPlugin_fpu/mul_sum2_output_rData_mulC_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clock12
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock12 rise@0.000ns - clock12 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.348ns (78.912%)  route 0.093ns (21.088%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_fix/inst/clkout1_buf/O
                         net (fo=16008, routed)       0.567    -0.597    chip_core/soc/core/VexRiscv/FpuPlugin_fpu/clk_out1
    SLICE_X59Y99         FDRE                                         r  chip_core/soc/core/VexRiscv/FpuPlugin_fpu/mul_sum1_output_rData_mulC2_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  chip_core/soc/core/VexRiscv/FpuPlugin_fpu/mul_sum1_output_rData_mulC2_reg[28]/Q
                         net (fo=2, routed)           0.092    -0.364    chip_core/soc/core/VexRiscv/FpuPlugin_fpu/mul_sum1_output_rData_mulC2[28]
    SLICE_X58Y99         LUT2 (Prop_lut2_I0_O)        0.045    -0.319 r  chip_core/soc/core/VexRiscv/FpuPlugin_fpu/mul_sum2_output_rData_mulC[28]_i_2/O
                         net (fo=1, routed)           0.000    -0.319    chip_core/soc/core/VexRiscv/FpuPlugin_fpu/mul_sum2_output_rData_mulC[28]_i_2_n_0
    SLICE_X58Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.210 r  chip_core/soc/core/VexRiscv/FpuPlugin_fpu/mul_sum2_output_rData_mulC_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.209    chip_core/soc/core/VexRiscv/FpuPlugin_fpu/mul_sum2_output_rData_mulC_reg[28]_i_1_n_0
    SLICE_X58Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.156 r  chip_core/soc/core/VexRiscv/FpuPlugin_fpu/mul_sum2_output_rData_mulC_reg[32]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.156    chip_core/soc/core/VexRiscv/FpuPlugin_fpu/mul_sum2_output_payload_mulC[29]
    SLICE_X58Y100        FDRE                                         r  chip_core/soc/core/VexRiscv/FpuPlugin_fpu/mul_sum2_output_rData_mulC_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_fix/inst/clkout1_buf/O
                         net (fo=16008, routed)       0.832    -0.841    chip_core/soc/core/VexRiscv/FpuPlugin_fpu/clk_out1
    SLICE_X58Y100        FDRE                                         r  chip_core/soc/core/VexRiscv/FpuPlugin_fpu/mul_sum2_output_rData_mulC_reg[29]/C
                         clock pessimism              0.509    -0.332    
    SLICE_X58Y100        FDRE (Hold_fdre_C_D)         0.134    -0.198    chip_core/soc/core/VexRiscv/FpuPlugin_fpu/mul_sum2_output_rData_mulC_reg[29]
  -------------------------------------------------------------------
                         required time                          0.198    
                         arrival time                          -0.156    
  -------------------------------------------------------------------
                         slack                                  0.042    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock12
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { clk_fix/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         83.333      79.449     DSP48_X1Y40      chip_core/soc/core/VexRiscv/FpuPlugin_fpu/mul_mul_output_rData_muls_1_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         83.333      79.449     DSP48_X1Y38      chip_core/soc/core/VexRiscv/FpuPlugin_fpu/mul_mul_output_rData_muls_0_reg/CLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         83.333      80.389     RAMB18_X2Y40     chip_core/soc/core/VexRiscv/FpuPlugin_fpu/rf_ram_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         83.333      80.389     RAMB18_X2Y40     chip_core/soc/core/VexRiscv/FpuPlugin_fpu/rf_ram_reg_1/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         83.333      80.389     RAMB18_X2Y41     chip_core/soc/core/VexRiscv/FpuPlugin_fpu/rf_ram_reg_2/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         83.333      80.389     RAMB18_X2Y41     chip_core/soc/core/VexRiscv/FpuPlugin_fpu/rf_ram_reg_2/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         83.333      80.389     RAMB18_X2Y38     chip_core/soc/core/VexRiscv/FpuPlugin_fpu/rf_ram_reg_3/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         83.333      80.389     RAMB18_X2Y38     chip_core/soc/core/VexRiscv/FpuPlugin_fpu/rf_ram_reg_3/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         83.333      80.389     RAMB36_X1Y16     chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         83.333      80.389     RAMB18_X0Y26     chip_core/mprj/TopLevel/SD/fifo_a_reg/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       83.333      130.027    MMCME2_ADV_X1Y2  clk_fix/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         41.667      40.417     SLICE_X70Y90     chip_core/soc/core/VexRiscv/FpuPlugin_fpu/rf_scoreboards_0_hit_reg_r1_0_31_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         41.667      40.417     SLICE_X70Y90     chip_core/soc/core/VexRiscv/FpuPlugin_fpu/rf_scoreboards_0_hit_reg_r1_0_31_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         41.667      40.417     SLICE_X70Y90     chip_core/soc/core/VexRiscv/FpuPlugin_fpu/rf_scoreboards_0_hit_reg_r2_0_31_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         41.667      40.417     SLICE_X70Y90     chip_core/soc/core/VexRiscv/FpuPlugin_fpu/rf_scoreboards_0_hit_reg_r2_0_31_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         41.667      40.417     SLICE_X70Y92     chip_core/soc/core/VexRiscv/FpuPlugin_fpu/rf_scoreboards_0_target_reg_r1_0_31_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         41.667      40.417     SLICE_X70Y92     chip_core/soc/core/VexRiscv/FpuPlugin_fpu/rf_scoreboards_0_target_reg_r1_0_31_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         41.667      40.417     SLICE_X70Y92     chip_core/soc/core/VexRiscv/FpuPlugin_fpu/rf_scoreboards_0_target_reg_r2_0_31_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         41.667      40.417     SLICE_X70Y92     chip_core/soc/core/VexRiscv/FpuPlugin_fpu/rf_scoreboards_0_target_reg_r2_0_31_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         41.667      40.417     SLICE_X70Y91     chip_core/soc/core/VexRiscv/FpuPlugin_fpu/rf_scoreboards_0_target_reg_r3_0_31_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         41.667      40.417     SLICE_X70Y91     chip_core/soc/core/VexRiscv/FpuPlugin_fpu/rf_scoreboards_0_target_reg_r3_0_31_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         41.667      40.417     SLICE_X70Y90     chip_core/soc/core/VexRiscv/FpuPlugin_fpu/rf_scoreboards_0_hit_reg_r1_0_31_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         41.667      40.417     SLICE_X70Y90     chip_core/soc/core/VexRiscv/FpuPlugin_fpu/rf_scoreboards_0_hit_reg_r1_0_31_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         41.667      40.417     SLICE_X70Y90     chip_core/soc/core/VexRiscv/FpuPlugin_fpu/rf_scoreboards_0_hit_reg_r2_0_31_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         41.667      40.417     SLICE_X70Y90     chip_core/soc/core/VexRiscv/FpuPlugin_fpu/rf_scoreboards_0_hit_reg_r2_0_31_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         41.667      40.417     SLICE_X70Y93     chip_core/soc/core/VexRiscv/FpuPlugin_fpu/rf_scoreboards_0_hit_reg_r3_0_31_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         41.667      40.417     SLICE_X70Y93     chip_core/soc/core/VexRiscv/FpuPlugin_fpu/rf_scoreboards_0_hit_reg_r3_0_31_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         41.667      40.417     SLICE_X70Y93     chip_core/soc/core/VexRiscv/FpuPlugin_fpu/rf_scoreboards_0_hit_reg_r3_0_31_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         41.667      40.417     SLICE_X70Y93     chip_core/soc/core/VexRiscv/FpuPlugin_fpu/rf_scoreboards_0_hit_reg_r3_0_31_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         41.667      40.417     SLICE_X70Y93     chip_core/soc/core/VexRiscv/FpuPlugin_fpu/rf_scoreboards_0_hit_reg_r4_0_31_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         41.667      40.417     SLICE_X70Y93     chip_core/soc/core/VexRiscv/FpuPlugin_fpu/rf_scoreboards_0_hit_reg_r4_0_31_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clock12
  To Clock:  clock12

Setup :            0  Failing Endpoints,  Worst Slack       37.939ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.651ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             37.939ns  (required time - arrival time)
  Source:                 chip_core/clock_ctrl/reset_delay_reg[0]/C
                            (falling edge-triggered cell FDPE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            chip_core/housekeeping/wbbd_data_reg[2]/CLR
                            (recovery check against rising-edge clock clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            41.667ns  (clock12 rise@83.333ns - clock12 fall@41.667ns)
  Data Path Delay:        3.194ns  (logic 0.459ns (14.373%)  route 2.735ns (85.627%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 81.828 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.907ns = ( 40.760 - 41.667 ) 
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock12 fall edge)   41.667    41.667 f  
    E3                                                0.000    41.667 f  clock100 (IN)
                         net (fo=0)                   0.000    41.667    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    43.148 f  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    44.382    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    37.311 f  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    39.031    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    39.127 f  clk_fix/inst/clkout1_buf/O
                         net (fo=16008, routed)       1.633    40.760    chip_core/clock_ctrl/clk_out1
    SLICE_X44Y90         FDPE                                         r  chip_core/clock_ctrl/reset_delay_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y90         FDPE (Prop_fdpe_C_Q)         0.459    41.219 f  chip_core/clock_ctrl/reset_delay_reg[0]/Q
                         net (fo=9583, routed)        2.735    43.954    chip_core/housekeeping/Q[0]
    SLICE_X34Y87         FDCE                                         f  chip_core/housekeeping/wbbd_data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock12 rise edge)   83.333    83.333 r  
    E3                                                0.000    83.333 r  clock100 (IN)
                         net (fo=0)                   0.000    83.333    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  clk_fix/inst/clkout1_buf/O
                         net (fo=16008, routed)       1.515    81.828    chip_core/housekeeping/clk_out1
    SLICE_X34Y87         FDCE                                         r  chip_core/housekeeping/wbbd_data_reg[2]/C
                         clock pessimism              0.559    82.388    
                         clock uncertainty           -0.176    82.211    
    SLICE_X34Y87         FDCE (Recov_fdce_C_CLR)     -0.319    81.892    chip_core/housekeeping/wbbd_data_reg[2]
  -------------------------------------------------------------------
                         required time                         81.892    
                         arrival time                         -43.954    
  -------------------------------------------------------------------
                         slack                                 37.939    

Slack (MET) :             37.939ns  (required time - arrival time)
  Source:                 chip_core/clock_ctrl/reset_delay_reg[0]/C
                            (falling edge-triggered cell FDPE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            chip_core/housekeeping/wbbd_data_reg[4]/CLR
                            (recovery check against rising-edge clock clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            41.667ns  (clock12 rise@83.333ns - clock12 fall@41.667ns)
  Data Path Delay:        3.194ns  (logic 0.459ns (14.373%)  route 2.735ns (85.627%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 81.828 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.907ns = ( 40.760 - 41.667 ) 
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock12 fall edge)   41.667    41.667 f  
    E3                                                0.000    41.667 f  clock100 (IN)
                         net (fo=0)                   0.000    41.667    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    43.148 f  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    44.382    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    37.311 f  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    39.031    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    39.127 f  clk_fix/inst/clkout1_buf/O
                         net (fo=16008, routed)       1.633    40.760    chip_core/clock_ctrl/clk_out1
    SLICE_X44Y90         FDPE                                         r  chip_core/clock_ctrl/reset_delay_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y90         FDPE (Prop_fdpe_C_Q)         0.459    41.219 f  chip_core/clock_ctrl/reset_delay_reg[0]/Q
                         net (fo=9583, routed)        2.735    43.954    chip_core/housekeeping/Q[0]
    SLICE_X34Y87         FDCE                                         f  chip_core/housekeeping/wbbd_data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock12 rise edge)   83.333    83.333 r  
    E3                                                0.000    83.333 r  clock100 (IN)
                         net (fo=0)                   0.000    83.333    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  clk_fix/inst/clkout1_buf/O
                         net (fo=16008, routed)       1.515    81.828    chip_core/housekeeping/clk_out1
    SLICE_X34Y87         FDCE                                         r  chip_core/housekeeping/wbbd_data_reg[4]/C
                         clock pessimism              0.559    82.388    
                         clock uncertainty           -0.176    82.211    
    SLICE_X34Y87         FDCE (Recov_fdce_C_CLR)     -0.319    81.892    chip_core/housekeeping/wbbd_data_reg[4]
  -------------------------------------------------------------------
                         required time                         81.892    
                         arrival time                         -43.954    
  -------------------------------------------------------------------
                         slack                                 37.939    

Slack (MET) :             37.939ns  (required time - arrival time)
  Source:                 chip_core/clock_ctrl/reset_delay_reg[0]/C
                            (falling edge-triggered cell FDPE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            chip_core/housekeeping/wbbd_data_reg[5]/CLR
                            (recovery check against rising-edge clock clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            41.667ns  (clock12 rise@83.333ns - clock12 fall@41.667ns)
  Data Path Delay:        3.194ns  (logic 0.459ns (14.373%)  route 2.735ns (85.627%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 81.828 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.907ns = ( 40.760 - 41.667 ) 
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock12 fall edge)   41.667    41.667 f  
    E3                                                0.000    41.667 f  clock100 (IN)
                         net (fo=0)                   0.000    41.667    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    43.148 f  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    44.382    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    37.311 f  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    39.031    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    39.127 f  clk_fix/inst/clkout1_buf/O
                         net (fo=16008, routed)       1.633    40.760    chip_core/clock_ctrl/clk_out1
    SLICE_X44Y90         FDPE                                         r  chip_core/clock_ctrl/reset_delay_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y90         FDPE (Prop_fdpe_C_Q)         0.459    41.219 f  chip_core/clock_ctrl/reset_delay_reg[0]/Q
                         net (fo=9583, routed)        2.735    43.954    chip_core/housekeeping/Q[0]
    SLICE_X34Y87         FDCE                                         f  chip_core/housekeeping/wbbd_data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock12 rise edge)   83.333    83.333 r  
    E3                                                0.000    83.333 r  clock100 (IN)
                         net (fo=0)                   0.000    83.333    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  clk_fix/inst/clkout1_buf/O
                         net (fo=16008, routed)       1.515    81.828    chip_core/housekeeping/clk_out1
    SLICE_X34Y87         FDCE                                         r  chip_core/housekeeping/wbbd_data_reg[5]/C
                         clock pessimism              0.559    82.388    
                         clock uncertainty           -0.176    82.211    
    SLICE_X34Y87         FDCE (Recov_fdce_C_CLR)     -0.319    81.892    chip_core/housekeeping/wbbd_data_reg[5]
  -------------------------------------------------------------------
                         required time                         81.892    
                         arrival time                         -43.954    
  -------------------------------------------------------------------
                         slack                                 37.939    

Slack (MET) :             37.939ns  (required time - arrival time)
  Source:                 chip_core/clock_ctrl/reset_delay_reg[0]/C
                            (falling edge-triggered cell FDPE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            chip_core/housekeeping/wbbd_data_reg[6]/CLR
                            (recovery check against rising-edge clock clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            41.667ns  (clock12 rise@83.333ns - clock12 fall@41.667ns)
  Data Path Delay:        3.194ns  (logic 0.459ns (14.373%)  route 2.735ns (85.627%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 81.828 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.907ns = ( 40.760 - 41.667 ) 
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock12 fall edge)   41.667    41.667 f  
    E3                                                0.000    41.667 f  clock100 (IN)
                         net (fo=0)                   0.000    41.667    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    43.148 f  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    44.382    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    37.311 f  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    39.031    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    39.127 f  clk_fix/inst/clkout1_buf/O
                         net (fo=16008, routed)       1.633    40.760    chip_core/clock_ctrl/clk_out1
    SLICE_X44Y90         FDPE                                         r  chip_core/clock_ctrl/reset_delay_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y90         FDPE (Prop_fdpe_C_Q)         0.459    41.219 f  chip_core/clock_ctrl/reset_delay_reg[0]/Q
                         net (fo=9583, routed)        2.735    43.954    chip_core/housekeeping/Q[0]
    SLICE_X34Y87         FDCE                                         f  chip_core/housekeeping/wbbd_data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock12 rise edge)   83.333    83.333 r  
    E3                                                0.000    83.333 r  clock100 (IN)
                         net (fo=0)                   0.000    83.333    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  clk_fix/inst/clkout1_buf/O
                         net (fo=16008, routed)       1.515    81.828    chip_core/housekeeping/clk_out1
    SLICE_X34Y87         FDCE                                         r  chip_core/housekeeping/wbbd_data_reg[6]/C
                         clock pessimism              0.559    82.388    
                         clock uncertainty           -0.176    82.211    
    SLICE_X34Y87         FDCE (Recov_fdce_C_CLR)     -0.319    81.892    chip_core/housekeeping/wbbd_data_reg[6]
  -------------------------------------------------------------------
                         required time                         81.892    
                         arrival time                         -43.954    
  -------------------------------------------------------------------
                         slack                                 37.939    

Slack (MET) :             38.076ns  (required time - arrival time)
  Source:                 chip_core/clock_ctrl/reset_delay_reg[0]/C
                            (falling edge-triggered cell FDPE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            chip_core/housekeeping/wbbd_data_reg[0]/CLR
                            (recovery check against rising-edge clock clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            41.667ns  (clock12 rise@83.333ns - clock12 fall@41.667ns)
  Data Path Delay:        3.055ns  (logic 0.459ns (15.024%)  route 2.596ns (84.976%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 81.827 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.907ns = ( 40.760 - 41.667 ) 
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock12 fall edge)   41.667    41.667 f  
    E3                                                0.000    41.667 f  clock100 (IN)
                         net (fo=0)                   0.000    41.667    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    43.148 f  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    44.382    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    37.311 f  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    39.031    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    39.127 f  clk_fix/inst/clkout1_buf/O
                         net (fo=16008, routed)       1.633    40.760    chip_core/clock_ctrl/clk_out1
    SLICE_X44Y90         FDPE                                         r  chip_core/clock_ctrl/reset_delay_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y90         FDPE (Prop_fdpe_C_Q)         0.459    41.219 f  chip_core/clock_ctrl/reset_delay_reg[0]/Q
                         net (fo=9583, routed)        2.596    43.815    chip_core/housekeeping/Q[0]
    SLICE_X34Y86         FDCE                                         f  chip_core/housekeeping/wbbd_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock12 rise edge)   83.333    83.333 r  
    E3                                                0.000    83.333 r  clock100 (IN)
                         net (fo=0)                   0.000    83.333    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  clk_fix/inst/clkout1_buf/O
                         net (fo=16008, routed)       1.514    81.827    chip_core/housekeeping/clk_out1
    SLICE_X34Y86         FDCE                                         r  chip_core/housekeeping/wbbd_data_reg[0]/C
                         clock pessimism              0.559    82.387    
                         clock uncertainty           -0.176    82.210    
    SLICE_X34Y86         FDCE (Recov_fdce_C_CLR)     -0.319    81.891    chip_core/housekeeping/wbbd_data_reg[0]
  -------------------------------------------------------------------
                         required time                         81.891    
                         arrival time                         -43.815    
  -------------------------------------------------------------------
                         slack                                 38.076    

Slack (MET) :             38.076ns  (required time - arrival time)
  Source:                 chip_core/clock_ctrl/reset_delay_reg[0]/C
                            (falling edge-triggered cell FDPE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            chip_core/housekeeping/wbbd_data_reg[1]/CLR
                            (recovery check against rising-edge clock clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            41.667ns  (clock12 rise@83.333ns - clock12 fall@41.667ns)
  Data Path Delay:        3.055ns  (logic 0.459ns (15.024%)  route 2.596ns (84.976%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 81.827 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.907ns = ( 40.760 - 41.667 ) 
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock12 fall edge)   41.667    41.667 f  
    E3                                                0.000    41.667 f  clock100 (IN)
                         net (fo=0)                   0.000    41.667    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    43.148 f  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    44.382    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    37.311 f  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    39.031    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    39.127 f  clk_fix/inst/clkout1_buf/O
                         net (fo=16008, routed)       1.633    40.760    chip_core/clock_ctrl/clk_out1
    SLICE_X44Y90         FDPE                                         r  chip_core/clock_ctrl/reset_delay_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y90         FDPE (Prop_fdpe_C_Q)         0.459    41.219 f  chip_core/clock_ctrl/reset_delay_reg[0]/Q
                         net (fo=9583, routed)        2.596    43.815    chip_core/housekeeping/Q[0]
    SLICE_X34Y86         FDCE                                         f  chip_core/housekeeping/wbbd_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock12 rise edge)   83.333    83.333 r  
    E3                                                0.000    83.333 r  clock100 (IN)
                         net (fo=0)                   0.000    83.333    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  clk_fix/inst/clkout1_buf/O
                         net (fo=16008, routed)       1.514    81.827    chip_core/housekeeping/clk_out1
    SLICE_X34Y86         FDCE                                         r  chip_core/housekeeping/wbbd_data_reg[1]/C
                         clock pessimism              0.559    82.387    
                         clock uncertainty           -0.176    82.210    
    SLICE_X34Y86         FDCE (Recov_fdce_C_CLR)     -0.319    81.891    chip_core/housekeeping/wbbd_data_reg[1]
  -------------------------------------------------------------------
                         required time                         81.891    
                         arrival time                         -43.815    
  -------------------------------------------------------------------
                         slack                                 38.076    

Slack (MET) :             38.076ns  (required time - arrival time)
  Source:                 chip_core/clock_ctrl/reset_delay_reg[0]/C
                            (falling edge-triggered cell FDPE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            chip_core/housekeeping/wbbd_data_reg[3]/CLR
                            (recovery check against rising-edge clock clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            41.667ns  (clock12 rise@83.333ns - clock12 fall@41.667ns)
  Data Path Delay:        3.055ns  (logic 0.459ns (15.024%)  route 2.596ns (84.976%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 81.827 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.907ns = ( 40.760 - 41.667 ) 
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock12 fall edge)   41.667    41.667 f  
    E3                                                0.000    41.667 f  clock100 (IN)
                         net (fo=0)                   0.000    41.667    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    43.148 f  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    44.382    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    37.311 f  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    39.031    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    39.127 f  clk_fix/inst/clkout1_buf/O
                         net (fo=16008, routed)       1.633    40.760    chip_core/clock_ctrl/clk_out1
    SLICE_X44Y90         FDPE                                         r  chip_core/clock_ctrl/reset_delay_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y90         FDPE (Prop_fdpe_C_Q)         0.459    41.219 f  chip_core/clock_ctrl/reset_delay_reg[0]/Q
                         net (fo=9583, routed)        2.596    43.815    chip_core/housekeeping/Q[0]
    SLICE_X34Y86         FDCE                                         f  chip_core/housekeeping/wbbd_data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock12 rise edge)   83.333    83.333 r  
    E3                                                0.000    83.333 r  clock100 (IN)
                         net (fo=0)                   0.000    83.333    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  clk_fix/inst/clkout1_buf/O
                         net (fo=16008, routed)       1.514    81.827    chip_core/housekeeping/clk_out1
    SLICE_X34Y86         FDCE                                         r  chip_core/housekeeping/wbbd_data_reg[3]/C
                         clock pessimism              0.559    82.387    
                         clock uncertainty           -0.176    82.210    
    SLICE_X34Y86         FDCE (Recov_fdce_C_CLR)     -0.319    81.891    chip_core/housekeeping/wbbd_data_reg[3]
  -------------------------------------------------------------------
                         required time                         81.891    
                         arrival time                         -43.815    
  -------------------------------------------------------------------
                         slack                                 38.076    

Slack (MET) :             38.076ns  (required time - arrival time)
  Source:                 chip_core/clock_ctrl/reset_delay_reg[0]/C
                            (falling edge-triggered cell FDPE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            chip_core/housekeeping/wbbd_data_reg[7]/CLR
                            (recovery check against rising-edge clock clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            41.667ns  (clock12 rise@83.333ns - clock12 fall@41.667ns)
  Data Path Delay:        3.055ns  (logic 0.459ns (15.024%)  route 2.596ns (84.976%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 81.827 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.907ns = ( 40.760 - 41.667 ) 
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock12 fall edge)   41.667    41.667 f  
    E3                                                0.000    41.667 f  clock100 (IN)
                         net (fo=0)                   0.000    41.667    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    43.148 f  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    44.382    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    37.311 f  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    39.031    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    39.127 f  clk_fix/inst/clkout1_buf/O
                         net (fo=16008, routed)       1.633    40.760    chip_core/clock_ctrl/clk_out1
    SLICE_X44Y90         FDPE                                         r  chip_core/clock_ctrl/reset_delay_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y90         FDPE (Prop_fdpe_C_Q)         0.459    41.219 f  chip_core/clock_ctrl/reset_delay_reg[0]/Q
                         net (fo=9583, routed)        2.596    43.815    chip_core/housekeeping/Q[0]
    SLICE_X34Y86         FDCE                                         f  chip_core/housekeeping/wbbd_data_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock12 rise edge)   83.333    83.333 r  
    E3                                                0.000    83.333 r  clock100 (IN)
                         net (fo=0)                   0.000    83.333    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  clk_fix/inst/clkout1_buf/O
                         net (fo=16008, routed)       1.514    81.827    chip_core/housekeeping/clk_out1
    SLICE_X34Y86         FDCE                                         r  chip_core/housekeeping/wbbd_data_reg[7]/C
                         clock pessimism              0.559    82.387    
                         clock uncertainty           -0.176    82.210    
    SLICE_X34Y86         FDCE (Recov_fdce_C_CLR)     -0.319    81.891    chip_core/housekeeping/wbbd_data_reg[7]
  -------------------------------------------------------------------
                         required time                         81.891    
                         arrival time                         -43.815    
  -------------------------------------------------------------------
                         slack                                 38.076    

Slack (MET) :             38.323ns  (required time - arrival time)
  Source:                 chip_core/clock_ctrl/reset_delay_reg[0]/C
                            (falling edge-triggered cell FDPE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            chip_core/mprj/debug/debug_reg_2_reg[0]/CLR
                            (recovery check against rising-edge clock clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            41.667ns  (clock12 rise@83.333ns - clock12 fall@41.667ns)
  Data Path Delay:        2.764ns  (logic 0.459ns (16.608%)  route 2.305ns (83.392%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 81.825 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.907ns = ( 40.760 - 41.667 ) 
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock12 fall edge)   41.667    41.667 f  
    E3                                                0.000    41.667 f  clock100 (IN)
                         net (fo=0)                   0.000    41.667    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    43.148 f  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    44.382    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    37.311 f  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    39.031    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    39.127 f  clk_fix/inst/clkout1_buf/O
                         net (fo=16008, routed)       1.633    40.760    chip_core/clock_ctrl/clk_out1
    SLICE_X44Y90         FDPE                                         r  chip_core/clock_ctrl/reset_delay_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y90         FDPE (Prop_fdpe_C_Q)         0.459    41.219 f  chip_core/clock_ctrl/reset_delay_reg[0]/Q
                         net (fo=9583, routed)        2.305    43.524    chip_core/mprj/debug/Q[0]
    SLICE_X34Y83         FDCE                                         f  chip_core/mprj/debug/debug_reg_2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock12 rise edge)   83.333    83.333 r  
    E3                                                0.000    83.333 r  clock100 (IN)
                         net (fo=0)                   0.000    83.333    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  clk_fix/inst/clkout1_buf/O
                         net (fo=16008, routed)       1.512    81.825    chip_core/mprj/debug/clk_out1
    SLICE_X34Y83         FDCE                                         r  chip_core/mprj/debug/debug_reg_2_reg[0]/C
                         clock pessimism              0.559    82.385    
                         clock uncertainty           -0.176    82.208    
    SLICE_X34Y83         FDCE (Recov_fdce_C_CLR)     -0.361    81.847    chip_core/mprj/debug/debug_reg_2_reg[0]
  -------------------------------------------------------------------
                         required time                         81.847    
                         arrival time                         -43.524    
  -------------------------------------------------------------------
                         slack                                 38.323    

Slack (MET) :             38.365ns  (required time - arrival time)
  Source:                 chip_core/clock_ctrl/reset_delay_reg[0]/C
                            (falling edge-triggered cell FDPE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            chip_core/mprj/debug/debug_reg_1_reg[0]/CLR
                            (recovery check against rising-edge clock clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            41.667ns  (clock12 rise@83.333ns - clock12 fall@41.667ns)
  Data Path Delay:        2.764ns  (logic 0.459ns (16.608%)  route 2.305ns (83.392%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 81.825 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.907ns = ( 40.760 - 41.667 ) 
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock12 fall edge)   41.667    41.667 f  
    E3                                                0.000    41.667 f  clock100 (IN)
                         net (fo=0)                   0.000    41.667    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    43.148 f  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    44.382    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    37.311 f  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    39.031    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    39.127 f  clk_fix/inst/clkout1_buf/O
                         net (fo=16008, routed)       1.633    40.760    chip_core/clock_ctrl/clk_out1
    SLICE_X44Y90         FDPE                                         r  chip_core/clock_ctrl/reset_delay_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y90         FDPE (Prop_fdpe_C_Q)         0.459    41.219 f  chip_core/clock_ctrl/reset_delay_reg[0]/Q
                         net (fo=9583, routed)        2.305    43.524    chip_core/mprj/debug/Q[0]
    SLICE_X34Y83         FDCE                                         f  chip_core/mprj/debug/debug_reg_1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock12 rise edge)   83.333    83.333 r  
    E3                                                0.000    83.333 r  clock100 (IN)
                         net (fo=0)                   0.000    83.333    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  clk_fix/inst/clkout1_buf/O
                         net (fo=16008, routed)       1.512    81.825    chip_core/mprj/debug/clk_out1
    SLICE_X34Y83         FDCE                                         r  chip_core/mprj/debug/debug_reg_1_reg[0]/C
                         clock pessimism              0.559    82.385    
                         clock uncertainty           -0.176    82.208    
    SLICE_X34Y83         FDCE (Recov_fdce_C_CLR)     -0.319    81.889    chip_core/mprj/debug/debug_reg_1_reg[0]
  -------------------------------------------------------------------
                         required time                         81.889    
                         arrival time                         -43.524    
  -------------------------------------------------------------------
                         slack                                 38.365    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.651ns  (arrival time - required time)
  Source:                 chip_core/soc/core/mgmtsoc_reset_storage_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_hadError_reg/CLR
                            (removal check against rising-edge clock clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock12 rise@0.000ns - clock12 rise@0.000ns)
  Data Path Delay:        0.812ns  (logic 0.186ns (22.893%)  route 0.626ns (77.107%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.253ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_fix/inst/clkout1_buf/O
                         net (fo=16008, routed)       0.567    -0.597    chip_core/soc/core/clk_out1
    SLICE_X40Y90         FDRE                                         r  chip_core/soc/core/mgmtsoc_reset_storage_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.456 f  chip_core/soc/core/mgmtsoc_reset_storage_reg[1]/Q
                         net (fo=3, routed)           0.146    -0.310    chip_core/soc/core/VexRiscv/FpuPlugin_fpu/sqrt_sqrt/busy_reg_1
    SLICE_X40Y90         LUT5 (Prop_lut5_I3_O)        0.045    -0.265 f  chip_core/soc/core/VexRiscv/FpuPlugin_fpu/sqrt_sqrt/lineLoader_wordIndex[2]_i_2/O
                         net (fo=212, routed)         0.481     0.215    chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/AR[0]
    SLICE_X52Y81         FDCE                                         f  chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_hadError_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_fix/inst/clkout1_buf/O
                         net (fo=16008, routed)       0.825    -0.848    chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/clk_out1
    SLICE_X52Y81         FDCE                                         r  chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_hadError_reg/C
                         clock pessimism              0.504    -0.344    
    SLICE_X52Y81         FDCE (Remov_fdce_C_CLR)     -0.092    -0.436    chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_hadError_reg
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                           0.215    
  -------------------------------------------------------------------
                         slack                                  0.651    

Slack (MET) :             0.651ns  (arrival time - required time)
  Source:                 chip_core/soc/core/mgmtsoc_reset_storage_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_valid_reg/CLR
                            (removal check against rising-edge clock clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock12 rise@0.000ns - clock12 rise@0.000ns)
  Data Path Delay:        0.812ns  (logic 0.186ns (22.893%)  route 0.626ns (77.107%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.253ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_fix/inst/clkout1_buf/O
                         net (fo=16008, routed)       0.567    -0.597    chip_core/soc/core/clk_out1
    SLICE_X40Y90         FDRE                                         r  chip_core/soc/core/mgmtsoc_reset_storage_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.456 f  chip_core/soc/core/mgmtsoc_reset_storage_reg[1]/Q
                         net (fo=3, routed)           0.146    -0.310    chip_core/soc/core/VexRiscv/FpuPlugin_fpu/sqrt_sqrt/busy_reg_1
    SLICE_X40Y90         LUT5 (Prop_lut5_I3_O)        0.045    -0.265 f  chip_core/soc/core/VexRiscv/FpuPlugin_fpu/sqrt_sqrt/lineLoader_wordIndex[2]_i_2/O
                         net (fo=212, routed)         0.481     0.215    chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/AR[0]
    SLICE_X52Y81         FDCE                                         f  chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_fix/inst/clkout1_buf/O
                         net (fo=16008, routed)       0.825    -0.848    chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/clk_out1
    SLICE_X52Y81         FDCE                                         r  chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_valid_reg/C
                         clock pessimism              0.504    -0.344    
    SLICE_X52Y81         FDCE (Remov_fdce_C_CLR)     -0.092    -0.436    chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_valid_reg
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                           0.215    
  -------------------------------------------------------------------
                         slack                                  0.651    

Slack (MET) :             0.654ns  (arrival time - required time)
  Source:                 chip_core/soc/core/mgmtsoc_reset_storage_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_flushPending_reg/PRE
                            (removal check against rising-edge clock clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock12 rise@0.000ns - clock12 rise@0.000ns)
  Data Path Delay:        0.812ns  (logic 0.186ns (22.893%)  route 0.626ns (77.107%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.253ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_fix/inst/clkout1_buf/O
                         net (fo=16008, routed)       0.567    -0.597    chip_core/soc/core/clk_out1
    SLICE_X40Y90         FDRE                                         r  chip_core/soc/core/mgmtsoc_reset_storage_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.456 f  chip_core/soc/core/mgmtsoc_reset_storage_reg[1]/Q
                         net (fo=3, routed)           0.146    -0.310    chip_core/soc/core/VexRiscv/FpuPlugin_fpu/sqrt_sqrt/busy_reg_1
    SLICE_X40Y90         LUT5 (Prop_lut5_I3_O)        0.045    -0.265 f  chip_core/soc/core/VexRiscv/FpuPlugin_fpu/sqrt_sqrt/lineLoader_wordIndex[2]_i_2/O
                         net (fo=212, routed)         0.481     0.215    chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/AR[0]
    SLICE_X52Y81         FDPE                                         f  chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_flushPending_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_fix/inst/clkout1_buf/O
                         net (fo=16008, routed)       0.825    -0.848    chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/clk_out1
    SLICE_X52Y81         FDPE                                         r  chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_flushPending_reg/C
                         clock pessimism              0.504    -0.344    
    SLICE_X52Y81         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.439    chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_flushPending_reg
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                           0.215    
  -------------------------------------------------------------------
                         slack                                  0.654    

Slack (MET) :             0.670ns  (arrival time - required time)
  Source:                 chip_core/soc/core/mgmtsoc_reset_storage_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            chip_core/soc/core/VexRiscv/_zz_iBusWishbone_ADR_reg[0]/CLR
                            (removal check against rising-edge clock clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock12 rise@0.000ns - clock12 rise@0.000ns)
  Data Path Delay:        0.630ns  (logic 0.186ns (29.509%)  route 0.444ns (70.491%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_fix/inst/clkout1_buf/O
                         net (fo=16008, routed)       0.567    -0.597    chip_core/soc/core/clk_out1
    SLICE_X40Y90         FDRE                                         r  chip_core/soc/core/mgmtsoc_reset_storage_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.456 f  chip_core/soc/core/mgmtsoc_reset_storage_reg[1]/Q
                         net (fo=3, routed)           0.146    -0.310    chip_core/soc/core/VexRiscv/FpuPlugin_fpu/sqrt_sqrt/busy_reg_1
    SLICE_X40Y90         LUT5 (Prop_lut5_I3_O)        0.045    -0.265 f  chip_core/soc/core/VexRiscv/FpuPlugin_fpu/sqrt_sqrt/lineLoader_wordIndex[2]_i_2/O
                         net (fo=212, routed)         0.299     0.033    chip_core/soc/core/VexRiscv/reset0
    SLICE_X50Y83         FDCE                                         f  chip_core/soc/core/VexRiscv/_zz_iBusWishbone_ADR_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_fix/inst/clkout1_buf/O
                         net (fo=16008, routed)       0.828    -0.845    chip_core/soc/core/VexRiscv/clk_out1
    SLICE_X50Y83         FDCE                                         r  chip_core/soc/core/VexRiscv/_zz_iBusWishbone_ADR_reg[0]/C
                         clock pessimism              0.275    -0.570    
    SLICE_X50Y83         FDCE (Remov_fdce_C_CLR)     -0.067    -0.637    chip_core/soc/core/VexRiscv/_zz_iBusWishbone_ADR_reg[0]
  -------------------------------------------------------------------
                         required time                          0.637    
                         arrival time                           0.033    
  -------------------------------------------------------------------
                         slack                                  0.670    

Slack (MET) :             0.670ns  (arrival time - required time)
  Source:                 chip_core/soc/core/mgmtsoc_reset_storage_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            chip_core/soc/core/VexRiscv/_zz_iBusWishbone_ADR_reg[1]/CLR
                            (removal check against rising-edge clock clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock12 rise@0.000ns - clock12 rise@0.000ns)
  Data Path Delay:        0.630ns  (logic 0.186ns (29.509%)  route 0.444ns (70.491%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_fix/inst/clkout1_buf/O
                         net (fo=16008, routed)       0.567    -0.597    chip_core/soc/core/clk_out1
    SLICE_X40Y90         FDRE                                         r  chip_core/soc/core/mgmtsoc_reset_storage_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.456 f  chip_core/soc/core/mgmtsoc_reset_storage_reg[1]/Q
                         net (fo=3, routed)           0.146    -0.310    chip_core/soc/core/VexRiscv/FpuPlugin_fpu/sqrt_sqrt/busy_reg_1
    SLICE_X40Y90         LUT5 (Prop_lut5_I3_O)        0.045    -0.265 f  chip_core/soc/core/VexRiscv/FpuPlugin_fpu/sqrt_sqrt/lineLoader_wordIndex[2]_i_2/O
                         net (fo=212, routed)         0.299     0.033    chip_core/soc/core/VexRiscv/reset0
    SLICE_X50Y83         FDCE                                         f  chip_core/soc/core/VexRiscv/_zz_iBusWishbone_ADR_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_fix/inst/clkout1_buf/O
                         net (fo=16008, routed)       0.828    -0.845    chip_core/soc/core/VexRiscv/clk_out1
    SLICE_X50Y83         FDCE                                         r  chip_core/soc/core/VexRiscv/_zz_iBusWishbone_ADR_reg[1]/C
                         clock pessimism              0.275    -0.570    
    SLICE_X50Y83         FDCE (Remov_fdce_C_CLR)     -0.067    -0.637    chip_core/soc/core/VexRiscv/_zz_iBusWishbone_ADR_reg[1]
  -------------------------------------------------------------------
                         required time                          0.637    
                         arrival time                           0.033    
  -------------------------------------------------------------------
                         slack                                  0.670    

Slack (MET) :             0.670ns  (arrival time - required time)
  Source:                 chip_core/soc/core/mgmtsoc_reset_storage_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            chip_core/soc/core/VexRiscv/_zz_iBusWishbone_ADR_reg[2]/CLR
                            (removal check against rising-edge clock clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock12 rise@0.000ns - clock12 rise@0.000ns)
  Data Path Delay:        0.630ns  (logic 0.186ns (29.509%)  route 0.444ns (70.491%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_fix/inst/clkout1_buf/O
                         net (fo=16008, routed)       0.567    -0.597    chip_core/soc/core/clk_out1
    SLICE_X40Y90         FDRE                                         r  chip_core/soc/core/mgmtsoc_reset_storage_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.456 f  chip_core/soc/core/mgmtsoc_reset_storage_reg[1]/Q
                         net (fo=3, routed)           0.146    -0.310    chip_core/soc/core/VexRiscv/FpuPlugin_fpu/sqrt_sqrt/busy_reg_1
    SLICE_X40Y90         LUT5 (Prop_lut5_I3_O)        0.045    -0.265 f  chip_core/soc/core/VexRiscv/FpuPlugin_fpu/sqrt_sqrt/lineLoader_wordIndex[2]_i_2/O
                         net (fo=212, routed)         0.299     0.033    chip_core/soc/core/VexRiscv/reset0
    SLICE_X50Y83         FDCE                                         f  chip_core/soc/core/VexRiscv/_zz_iBusWishbone_ADR_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_fix/inst/clkout1_buf/O
                         net (fo=16008, routed)       0.828    -0.845    chip_core/soc/core/VexRiscv/clk_out1
    SLICE_X50Y83         FDCE                                         r  chip_core/soc/core/VexRiscv/_zz_iBusWishbone_ADR_reg[2]/C
                         clock pessimism              0.275    -0.570    
    SLICE_X50Y83         FDCE (Remov_fdce_C_CLR)     -0.067    -0.637    chip_core/soc/core/VexRiscv/_zz_iBusWishbone_ADR_reg[2]
  -------------------------------------------------------------------
                         required time                          0.637    
                         arrival time                           0.033    
  -------------------------------------------------------------------
                         slack                                  0.670    

Slack (MET) :             0.670ns  (arrival time - required time)
  Source:                 chip_core/soc/core/mgmtsoc_reset_storage_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            chip_core/soc/core/VexRiscv/_zz_iBus_rsp_valid_reg/CLR
                            (removal check against rising-edge clock clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock12 rise@0.000ns - clock12 rise@0.000ns)
  Data Path Delay:        0.630ns  (logic 0.186ns (29.509%)  route 0.444ns (70.491%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_fix/inst/clkout1_buf/O
                         net (fo=16008, routed)       0.567    -0.597    chip_core/soc/core/clk_out1
    SLICE_X40Y90         FDRE                                         r  chip_core/soc/core/mgmtsoc_reset_storage_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.456 f  chip_core/soc/core/mgmtsoc_reset_storage_reg[1]/Q
                         net (fo=3, routed)           0.146    -0.310    chip_core/soc/core/VexRiscv/FpuPlugin_fpu/sqrt_sqrt/busy_reg_1
    SLICE_X40Y90         LUT5 (Prop_lut5_I3_O)        0.045    -0.265 f  chip_core/soc/core/VexRiscv/FpuPlugin_fpu/sqrt_sqrt/lineLoader_wordIndex[2]_i_2/O
                         net (fo=212, routed)         0.299     0.033    chip_core/soc/core/VexRiscv/reset0
    SLICE_X50Y83         FDCE                                         f  chip_core/soc/core/VexRiscv/_zz_iBus_rsp_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_fix/inst/clkout1_buf/O
                         net (fo=16008, routed)       0.828    -0.845    chip_core/soc/core/VexRiscv/clk_out1
    SLICE_X50Y83         FDCE                                         r  chip_core/soc/core/VexRiscv/_zz_iBus_rsp_valid_reg/C
                         clock pessimism              0.275    -0.570    
    SLICE_X50Y83         FDCE (Remov_fdce_C_CLR)     -0.067    -0.637    chip_core/soc/core/VexRiscv/_zz_iBus_rsp_valid_reg
  -------------------------------------------------------------------
                         required time                          0.637    
                         arrival time                           0.033    
  -------------------------------------------------------------------
                         slack                                  0.670    

Slack (MET) :             0.718ns  (arrival time - required time)
  Source:                 chip_core/soc/core/mgmtsoc_reset_storage_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            chip_core/soc/core/VexRiscv/FSM_sequential_IBusCachedPlugin_injector_port_state_reg[0]/CLR
                            (removal check against rising-edge clock clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock12 rise@0.000ns - clock12 rise@0.000ns)
  Data Path Delay:        0.882ns  (logic 0.186ns (21.097%)  route 0.696ns (78.903%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_fix/inst/clkout1_buf/O
                         net (fo=16008, routed)       0.567    -0.597    chip_core/soc/core/clk_out1
    SLICE_X40Y90         FDRE                                         r  chip_core/soc/core/mgmtsoc_reset_storage_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.456 f  chip_core/soc/core/mgmtsoc_reset_storage_reg[1]/Q
                         net (fo=3, routed)           0.146    -0.310    chip_core/soc/core/VexRiscv/FpuPlugin_fpu/sqrt_sqrt/busy_reg_1
    SLICE_X40Y90         LUT5 (Prop_lut5_I3_O)        0.045    -0.265 f  chip_core/soc/core/VexRiscv/FpuPlugin_fpu/sqrt_sqrt/lineLoader_wordIndex[2]_i_2/O
                         net (fo=212, routed)         0.550     0.284    chip_core/soc/core/VexRiscv/reset0
    SLICE_X55Y84         FDCE                                         f  chip_core/soc/core/VexRiscv/FSM_sequential_IBusCachedPlugin_injector_port_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_fix/inst/clkout1_buf/O
                         net (fo=16008, routed)       0.828    -0.845    chip_core/soc/core/VexRiscv/clk_out1
    SLICE_X55Y84         FDCE                                         r  chip_core/soc/core/VexRiscv/FSM_sequential_IBusCachedPlugin_injector_port_state_reg[0]/C
                         clock pessimism              0.504    -0.341    
    SLICE_X55Y84         FDCE (Remov_fdce_C_CLR)     -0.092    -0.433    chip_core/soc/core/VexRiscv/FSM_sequential_IBusCachedPlugin_injector_port_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                           0.284    
  -------------------------------------------------------------------
                         slack                                  0.718    

Slack (MET) :             0.718ns  (arrival time - required time)
  Source:                 chip_core/soc/core/mgmtsoc_reset_storage_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            chip_core/soc/core/VexRiscv/FSM_sequential_IBusCachedPlugin_injector_port_state_reg[1]/CLR
                            (removal check against rising-edge clock clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock12 rise@0.000ns - clock12 rise@0.000ns)
  Data Path Delay:        0.882ns  (logic 0.186ns (21.097%)  route 0.696ns (78.903%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_fix/inst/clkout1_buf/O
                         net (fo=16008, routed)       0.567    -0.597    chip_core/soc/core/clk_out1
    SLICE_X40Y90         FDRE                                         r  chip_core/soc/core/mgmtsoc_reset_storage_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.456 f  chip_core/soc/core/mgmtsoc_reset_storage_reg[1]/Q
                         net (fo=3, routed)           0.146    -0.310    chip_core/soc/core/VexRiscv/FpuPlugin_fpu/sqrt_sqrt/busy_reg_1
    SLICE_X40Y90         LUT5 (Prop_lut5_I3_O)        0.045    -0.265 f  chip_core/soc/core/VexRiscv/FpuPlugin_fpu/sqrt_sqrt/lineLoader_wordIndex[2]_i_2/O
                         net (fo=212, routed)         0.550     0.284    chip_core/soc/core/VexRiscv/reset0
    SLICE_X55Y84         FDCE                                         f  chip_core/soc/core/VexRiscv/FSM_sequential_IBusCachedPlugin_injector_port_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_fix/inst/clkout1_buf/O
                         net (fo=16008, routed)       0.828    -0.845    chip_core/soc/core/VexRiscv/clk_out1
    SLICE_X55Y84         FDCE                                         r  chip_core/soc/core/VexRiscv/FSM_sequential_IBusCachedPlugin_injector_port_state_reg[1]/C
                         clock pessimism              0.504    -0.341    
    SLICE_X55Y84         FDCE (Remov_fdce_C_CLR)     -0.092    -0.433    chip_core/soc/core/VexRiscv/FSM_sequential_IBusCachedPlugin_injector_port_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                           0.284    
  -------------------------------------------------------------------
                         slack                                  0.718    

Slack (MET) :             0.718ns  (arrival time - required time)
  Source:                 chip_core/soc/core/mgmtsoc_reset_storage_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            chip_core/soc/core/VexRiscv/FSM_sequential_IBusCachedPlugin_injector_port_state_reg[2]/CLR
                            (removal check against rising-edge clock clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock12 rise@0.000ns - clock12 rise@0.000ns)
  Data Path Delay:        0.882ns  (logic 0.186ns (21.097%)  route 0.696ns (78.903%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_fix/inst/clkout1_buf/O
                         net (fo=16008, routed)       0.567    -0.597    chip_core/soc/core/clk_out1
    SLICE_X40Y90         FDRE                                         r  chip_core/soc/core/mgmtsoc_reset_storage_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.456 f  chip_core/soc/core/mgmtsoc_reset_storage_reg[1]/Q
                         net (fo=3, routed)           0.146    -0.310    chip_core/soc/core/VexRiscv/FpuPlugin_fpu/sqrt_sqrt/busy_reg_1
    SLICE_X40Y90         LUT5 (Prop_lut5_I3_O)        0.045    -0.265 f  chip_core/soc/core/VexRiscv/FpuPlugin_fpu/sqrt_sqrt/lineLoader_wordIndex[2]_i_2/O
                         net (fo=212, routed)         0.550     0.284    chip_core/soc/core/VexRiscv/reset0
    SLICE_X55Y84         FDCE                                         f  chip_core/soc/core/VexRiscv/FSM_sequential_IBusCachedPlugin_injector_port_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_fix/inst/clkout1_buf/O
                         net (fo=16008, routed)       0.828    -0.845    chip_core/soc/core/VexRiscv/clk_out1
    SLICE_X55Y84         FDCE                                         r  chip_core/soc/core/VexRiscv/FSM_sequential_IBusCachedPlugin_injector_port_state_reg[2]/C
                         clock pessimism              0.504    -0.341    
    SLICE_X55Y84         FDCE (Remov_fdce_C_CLR)     -0.092    -0.433    chip_core/soc/core/VexRiscv/FSM_sequential_IBusCachedPlugin_injector_port_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                           0.284    
  -------------------------------------------------------------------
                         slack                                  0.718    





