

================================================================
== Vivado HLS Report for 'toThreshold_Loop_LineBufferLoop_proc'
================================================================
* Date:           Fri Jun 26 18:10:57 2015

* Version:        2014.4 (Build 1071461 on Tue Nov 18 16:42:57 PM 2014)
* Project:        threshold_IP
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      8.55|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+----------+-----+----------+---------+
    |     Latency    |    Interval    | Pipeline|
    | min |    max   | min |    max   |   Type  |
    +-----+----------+-----+----------+---------+
    |   37|  16614971|   37|  16614971|   none  |
    +-----+----------+-----+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+-----+----------+------------+-----------+-----------+----------+----------+
        |                     |     Latency    |  Iteration |  Initiation Interval  |   Trip   |          |
        |      Loop Name      | min |    max   |   Latency  |  achieved |   target  |   Count  | Pipelined|
        +---------------------+-----+----------+------------+-----------+-----------+----------+----------+
        |- LineBufferLoop     |   36|  16614970| 18 ~ 15370 |          -|          -| 2 ~ 1081 |    no    |
        | + LineBufferLoop.1  |   16|     15368|           8|          -|          -| 2 ~ 1921 |    no    |
        +---------------------+-----+----------+------------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       0|    725|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        4|      -|       0|      0|
|Multiplexer      |        -|      -|       -|     76|
|Register         |        -|      -|     216|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        4|      0|     216|    801|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        1|      0|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    +--------------------+-------------------------------------------------------+---------+---+----+------+-----+------+-------------+
    |       Memory       |                         Module                        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +--------------------+-------------------------------------------------------+---------+---+----+------+-----+------+-------------+
    |lineBuffer_val_0_U  |toThreshold_Loop_LineBufferLoop_proc_lineBuffer_val_0  |        4|  0|   0|  5760|    8|     1|        46080|
    +--------------------+-------------------------------------------------------+---------+---+----+------+-----+------+-------------+
    |Total               |                                                       |        4|  0|   0|  5760|    8|     1|        46080|
    +--------------------+-------------------------------------------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------------+----------+-------+---+----+------------+------------+
    |            Variable Name            | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------------+----------+-------+---+----+------------+------------+
    |col_fu_289_p2                        |     +    |      0|  0|  11|          11|           1|
    |p_addr3_fu_304_p2                    |     +    |      0|  0|  13|          13|          12|
    |p_addr6_fu_323_p2                    |     +    |      0|  0|  12|          12|          11|
    |row_fu_264_p2                        |     +    |      0|  0|  11|          11|           1|
    |tmp_16_fu_243_p2                     |     +    |      0|  0|  11|          11|           1|
    |tmp_17_fu_253_p2                     |     +    |      0|  0|  11|          11|           1|
    |nmsupressionMat_data_stream_0_V_din  |  Select  |      0|  0|   8|           1|           8|
    |p_v0_assign_fu_567_p3                |  Select  |      0|  0|   8|           1|           1|
    |sel_tmp2_fu_591_p3                   |  Select  |      0|  0|   8|           1|           8|
    |sel_tmp7_fu_598_p3                   |  Select  |      0|  0|   8|           1|           8|
    |sel_tmp8_fu_605_p3                   |  Select  |      0|  0|   8|           1|           8|
    |v0_assign_1_s_fu_573_p3              |  Select  |      0|  0|   8|           1|           8|
    |v0_assign_2_s_fu_579_p3              |  Select  |      0|  0|   8|           1|           8|
    |v0_assign_3_s_fu_585_p3              |  Select  |      0|  0|   8|           1|           8|
    |ap_sig_bdd_112                       |    and   |      0|  0|   1|           1|           1|
    |ap_sig_bdd_115                       |    and   |      0|  0|   1|           1|           1|
    |ap_sig_bdd_161                       |    and   |      0|  0|   1|           1|           1|
    |ap_sig_bdd_227                       |    and   |      0|  0|   1|           1|           1|
    |sel_tmp1_fu_525_p2                   |    and   |      0|  0|   1|           1|           1|
    |sel_tmp4_fu_561_p2                   |    and   |      0|  0|   1|           1|           1|
    |sel_tmp6_fu_543_p2                   |    and   |      0|  0|   1|           1|           1|
    |tmp_33_fu_315_p2                     |    and   |      0|  0|   1|           1|           1|
    |tmp_44_fu_443_p2                     |    and   |      0|  0|   1|           1|           1|
    |tmp_48_fu_478_p2                     |    and   |      0|  0|   1|           1|           1|
    |tmp_50_fu_513_p2                     |    and   |      0|  0|   1|           1|           1|
    |tmp_52_fu_370_p2                     |    and   |      0|  0|   1|           1|           1|
    |exitcond3_fu_284_p2                  |   icmp   |      0|  0|  13|          11|          11|
    |exitcond4_fu_259_p2                  |   icmp   |      0|  0|  13|          11|          11|
    |slt1_fu_431_p2                       |   icmp   |      0|  0|  40|          32|          32|
    |slt2_fu_455_p2                       |   icmp   |      0|  0|  40|          32|          32|
    |slt3_fu_466_p2                       |   icmp   |      0|  0|  40|          32|          32|
    |slt4_fu_490_p2                       |   icmp   |      0|  0|  40|          32|          32|
    |slt5_fu_501_p2                       |   icmp   |      0|  0|  40|          32|          32|
    |slt_fu_420_p2                        |   icmp   |      0|  0|  40|          32|          32|
    |tmp_27_fu_270_p2                     |   icmp   |      0|  0|  13|          11|          11|
    |tmp_28_fu_275_p2                     |   icmp   |      0|  0|  13|          11|           1|
    |tmp_32_fu_295_p2                     |   icmp   |      0|  0|  13|          11|          11|
    |tmp_38_fu_387_p2                     |   icmp   |      0|  0|  40|          32|           1|
    |tmp_39_fu_393_p2                     |   icmp   |      0|  0|  40|          32|          32|
    |tmp_40_fu_398_p2                     |   icmp   |      0|  0|  40|          32|          32|
    |tmp_41_fu_414_p2                     |   icmp   |      0|  0|  40|          32|           6|
    |tmp_45_fu_449_p2                     |   icmp   |      0|  0|  40|          32|           7|
    |tmp_49_fu_484_p2                     |   icmp   |      0|  0|  40|          32|           8|
    |tmp_51_fu_364_p2                     |   icmp   |      0|  0|  13|          11|           1|
    |ap_sig_bdd_55                        |    or    |      0|  0|   1|           1|           1|
    |or_cond_fu_404_p2                    |    or    |      0|  0|   1|           1|           1|
    |sel_tmp12_demorgan_fu_549_p2         |    or    |      0|  0|   1|           1|           1|
    |sel_tmp5_demorgan_fu_531_p2          |    or    |      0|  0|   1|           1|           1|
    |rev1_fu_437_p2                       |    xor   |      0|  0|   2|           1|           2|
    |rev2_fu_460_p2                       |    xor   |      0|  0|   2|           1|           2|
    |rev3_fu_472_p2                       |    xor   |      0|  0|   2|           1|           2|
    |rev4_fu_495_p2                       |    xor   |      0|  0|   2|           1|           2|
    |rev5_fu_507_p2                       |    xor   |      0|  0|   2|           1|           2|
    |rev_fu_425_p2                        |    xor   |      0|  0|   2|           1|           2|
    |sel_tmp3_fu_555_p2                   |    xor   |      0|  0|   2|           1|           2|
    |sel_tmp5_fu_537_p2                   |    xor   |      0|  0|   2|           1|           2|
    |sel_tmp_fu_519_p2                    |    xor   |      0|  0|   2|           1|           2|
    +-------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                |          |      0|  0| 725|         552|         442|
    +-------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                  |   4|         11|    1|         11|
    |col6_reg_199               |  11|          2|   11|         22|
    |gep77_loc_reg_222          |   8|          2|    8|         16|
    |gep79_loc_reg_211          |   8|          2|    8|         16|
    |lineBuffer_val_0_address0  |  13|          5|   13|         65|
    |lineBuffer_val_0_address1  |  13|          3|   13|         39|
    |lineBuffer_val_0_d0        |   8|          3|    8|         24|
    |row5_reg_188               |  11|          2|   11|         22|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      |  76|         30|   73|        215|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |angle_value_1_fu_88              |   8|   0|   32|         24|
    |ap_CS_fsm                        |  10|   0|   10|          0|
    |ap_done_reg                      |   1|   0|    1|          0|
    |col6_reg_199                     |  11|   0|   11|          0|
    |col_reg_735                      |  11|   0|   11|          0|
    |filterMask_0_0_1_reg_726         |   8|   0|   32|         24|
    |filterMask_0_0_fu_100            |   8|   0|   32|         24|
    |filterMask_0_1_2_reg_791         |   8|   0|   32|         24|
    |filterMask_0_1_fu_104            |   8|   0|   32|         24|
    |filterMask_1_0_fu_112            |   8|   0|   32|         24|
    |filterMask_1_1_1_reg_785         |   8|   0|   32|         24|
    |filterMask_1_1_fu_108            |   8|   0|   32|         24|
    |filterMask_2_0_fu_96             |   8|   0|   32|         24|
    |filterMask_2_1_1_reg_797         |   8|   0|   32|         24|
    |filterMask_2_1_fu_92             |   8|   0|   32|         24|
    |gep77_loc_reg_222                |   8|   0|    8|          0|
    |gep79_loc_reg_211                |   8|   0|    8|          0|
    |lineBuffer_val_0_addr_1_reg_769  |  12|   0|   13|          1|
    |lineBuffer_val_0_addr_reg_745    |  13|   0|   13|          0|
    |or_cond_reg_812                  |   1|   0|    1|          0|
    |row5_reg_188                     |  11|   0|   11|          0|
    |row_reg_711                      |  11|   0|   11|          0|
    |sel_tmp1_reg_840                 |   1|   0|    1|          0|
    |sel_tmp4_reg_850                 |   1|   0|    1|          0|
    |sel_tmp6_reg_845                 |   1|   0|    1|          0|
    |tmp_27_reg_716                   |   1|   0|    1|          0|
    |tmp_28_reg_721                   |   1|   0|    1|          0|
    |tmp_32_reg_740                   |   1|   0|    1|          0|
    |tmp_33_reg_750                   |   1|   0|    1|          0|
    |tmp_36_trn1_cast1_reg_754        |  11|   0|   12|          1|
    |tmp_38_reg_807                   |   1|   0|    1|          0|
    |tmp_44_reg_825                   |   1|   0|    1|          0|
    |tmp_47_reg_817                   |   8|   0|    8|          0|
    |tmp_48_reg_830                   |   1|   0|    1|          0|
    |tmp_50_reg_835                   |   1|   0|    1|          0|
    |tmp_52_reg_803                   |   1|   0|    1|          0|
    +---------------------------------+----+----+-----+-----------+
    |Total                            | 216|   0|  482|        266|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------------------+-----+-----+------------+--------------------------------------+--------------+
|                RTL Ports               | Dir | Bits|  Protocol  |             Source Object            |    C Type    |
+----------------------------------------+-----+-----+------------+--------------------------------------+--------------+
|ap_clk                                  |  in |    1| ap_ctrl_hs | toThreshold_Loop_LineBufferLoop_proc | return value |
|ap_rst                                  |  in |    1| ap_ctrl_hs | toThreshold_Loop_LineBufferLoop_proc | return value |
|ap_start                                |  in |    1| ap_ctrl_hs | toThreshold_Loop_LineBufferLoop_proc | return value |
|ap_done                                 | out |    1| ap_ctrl_hs | toThreshold_Loop_LineBufferLoop_proc | return value |
|ap_continue                             |  in |    1| ap_ctrl_hs | toThreshold_Loop_LineBufferLoop_proc | return value |
|ap_idle                                 | out |    1| ap_ctrl_hs | toThreshold_Loop_LineBufferLoop_proc | return value |
|ap_ready                                | out |    1| ap_ctrl_hs | toThreshold_Loop_LineBufferLoop_proc | return value |
|cols                                    |  in |   32|   ap_none  |                 cols                 |    scalar    |
|rows                                    |  in |   32|   ap_none  |                 rows                 |    scalar    |
|absvalueMat_data_stream_0_V_dout        |  in |    8|   ap_fifo  |      absvalueMat_data_stream_0_V     |    pointer   |
|absvalueMat_data_stream_0_V_empty_n     |  in |    1|   ap_fifo  |      absvalueMat_data_stream_0_V     |    pointer   |
|absvalueMat_data_stream_0_V_read        | out |    1|   ap_fifo  |      absvalueMat_data_stream_0_V     |    pointer   |
|angleMat_data_stream_0_V_dout           |  in |    8|   ap_fifo  |       angleMat_data_stream_0_V       |    pointer   |
|angleMat_data_stream_0_V_empty_n        |  in |    1|   ap_fifo  |       angleMat_data_stream_0_V       |    pointer   |
|angleMat_data_stream_0_V_read           | out |    1|   ap_fifo  |       angleMat_data_stream_0_V       |    pointer   |
|nmsupressionMat_data_stream_0_V_din     | out |    8|   ap_fifo  |    nmsupressionMat_data_stream_0_V   |    pointer   |
|nmsupressionMat_data_stream_0_V_full_n  |  in |    1|   ap_fifo  |    nmsupressionMat_data_stream_0_V   |    pointer   |
|nmsupressionMat_data_stream_0_V_write   | out |    1|   ap_fifo  |    nmsupressionMat_data_stream_0_V   |    pointer   |
+----------------------------------------+-----+-----+------------+--------------------------------------+--------------+

