{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1724124116366 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1724124116367 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 20 11:21:54 2024 " "Processing started: Tue Aug 20 11:21:54 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1724124116367 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724124116367 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off beep_driver -c beep_driver " "Command: quartus_map --read_settings_files=on --write_settings_files=off beep_driver -c beep_driver" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724124116367 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1724124117018 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1724124117018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/beep_driver/rtl/ctrl_time.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/beep_driver/rtl/ctrl_time.v" { { "Info" "ISGN_ENTITY_NAME" "1 ctrl_time " "Found entity 1: ctrl_time" {  } { { "../rtl/ctrl_time.v" "" { Text "D:/git-repository/fpga_training/beep_driver/rtl/ctrl_time.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724124128589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724124128589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/beep_driver/rtl/ctrl_freq.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/beep_driver/rtl/ctrl_freq.v" { { "Info" "ISGN_ENTITY_NAME" "1 ctrl_freq " "Found entity 1: ctrl_freq" {  } { { "../rtl/ctrl_freq.v" "" { Text "D:/git-repository/fpga_training/beep_driver/rtl/ctrl_freq.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724124128593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724124128593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/beep_driver/rtl/ctrl_beep.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/beep_driver/rtl/ctrl_beep.v" { { "Info" "ISGN_ENTITY_NAME" "1 ctrl_beep " "Found entity 1: ctrl_beep" {  } { { "../rtl/ctrl_beep.v" "" { Text "D:/git-repository/fpga_training/beep_driver/rtl/ctrl_beep.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724124128596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724124128596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/beep_driver/rtl/beep_driver_v3.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/beep_driver/rtl/beep_driver_v3.v" { { "Info" "ISGN_ENTITY_NAME" "1 beep_driver_v3 " "Found entity 1: beep_driver_v3" {  } { { "../rtl/beep_driver_v3.v" "" { Text "D:/git-repository/fpga_training/beep_driver/rtl/beep_driver_v3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724124128600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724124128600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/beep_driver/rtl/beep_driver_v2.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/beep_driver/rtl/beep_driver_v2.v" { { "Info" "ISGN_ENTITY_NAME" "1 beep_driver_v2 " "Found entity 1: beep_driver_v2" {  } { { "../rtl/beep_driver_v2.v" "" { Text "D:/git-repository/fpga_training/beep_driver/rtl/beep_driver_v2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724124128603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724124128603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/beep_driver/rtl/beep_driver_v1.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/beep_driver/rtl/beep_driver_v1.v" { { "Info" "ISGN_ENTITY_NAME" "1 beep_driver_v1 " "Found entity 1: beep_driver_v1" {  } { { "../rtl/beep_driver_v1.v" "" { Text "D:/git-repository/fpga_training/beep_driver/rtl/beep_driver_v1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724124128607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724124128607 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "beep_driver_v3 " "Elaborating entity \"beep_driver_v3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1724124128641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ctrl_time ctrl_time:ctrl_time_inst " "Elaborating entity \"ctrl_time\" for hierarchy \"ctrl_time:ctrl_time_inst\"" {  } { { "../rtl/beep_driver_v3.v" "ctrl_time_inst" { Text "D:/git-repository/fpga_training/beep_driver/rtl/beep_driver_v3.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724124128681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ctrl_freq ctrl_freq:ctrl_freq_inst " "Elaborating entity \"ctrl_freq\" for hierarchy \"ctrl_freq:ctrl_freq_inst\"" {  } { { "../rtl/beep_driver_v3.v" "ctrl_freq_inst" { Text "D:/git-repository/fpga_training/beep_driver/rtl/beep_driver_v3.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724124128697 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ctrl_freq.v(50) " "Verilog HDL Case Statement warning at ctrl_freq.v(50): incomplete case statement has no default case item" {  } { { "../rtl/ctrl_freq.v" "" { Text "D:/git-repository/fpga_training/beep_driver/rtl/ctrl_freq.v" 50 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1724124128699 "|beep_driver_v3|ctrl_freq:ctrl_freq_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cnt_max ctrl_freq.v(47) " "Verilog HDL Always Construct warning at ctrl_freq.v(47): inferring latch(es) for variable \"cnt_max\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/ctrl_freq.v" "" { Text "D:/git-repository/fpga_training/beep_driver/rtl/ctrl_freq.v" 47 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1724124128700 "|beep_driver_v3|ctrl_freq:ctrl_freq_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_max\[0\] ctrl_freq.v(50) " "Inferred latch for \"cnt_max\[0\]\" at ctrl_freq.v(50)" {  } { { "../rtl/ctrl_freq.v" "" { Text "D:/git-repository/fpga_training/beep_driver/rtl/ctrl_freq.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724124128703 "|beep_driver_v3|ctrl_freq:ctrl_freq_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_max\[1\] ctrl_freq.v(50) " "Inferred latch for \"cnt_max\[1\]\" at ctrl_freq.v(50)" {  } { { "../rtl/ctrl_freq.v" "" { Text "D:/git-repository/fpga_training/beep_driver/rtl/ctrl_freq.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724124128703 "|beep_driver_v3|ctrl_freq:ctrl_freq_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_max\[2\] ctrl_freq.v(50) " "Inferred latch for \"cnt_max\[2\]\" at ctrl_freq.v(50)" {  } { { "../rtl/ctrl_freq.v" "" { Text "D:/git-repository/fpga_training/beep_driver/rtl/ctrl_freq.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724124128703 "|beep_driver_v3|ctrl_freq:ctrl_freq_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_max\[3\] ctrl_freq.v(50) " "Inferred latch for \"cnt_max\[3\]\" at ctrl_freq.v(50)" {  } { { "../rtl/ctrl_freq.v" "" { Text "D:/git-repository/fpga_training/beep_driver/rtl/ctrl_freq.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724124128703 "|beep_driver_v3|ctrl_freq:ctrl_freq_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_max\[4\] ctrl_freq.v(50) " "Inferred latch for \"cnt_max\[4\]\" at ctrl_freq.v(50)" {  } { { "../rtl/ctrl_freq.v" "" { Text "D:/git-repository/fpga_training/beep_driver/rtl/ctrl_freq.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724124128703 "|beep_driver_v3|ctrl_freq:ctrl_freq_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_max\[5\] ctrl_freq.v(50) " "Inferred latch for \"cnt_max\[5\]\" at ctrl_freq.v(50)" {  } { { "../rtl/ctrl_freq.v" "" { Text "D:/git-repository/fpga_training/beep_driver/rtl/ctrl_freq.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724124128703 "|beep_driver_v3|ctrl_freq:ctrl_freq_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_max\[6\] ctrl_freq.v(50) " "Inferred latch for \"cnt_max\[6\]\" at ctrl_freq.v(50)" {  } { { "../rtl/ctrl_freq.v" "" { Text "D:/git-repository/fpga_training/beep_driver/rtl/ctrl_freq.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724124128703 "|beep_driver_v3|ctrl_freq:ctrl_freq_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_max\[7\] ctrl_freq.v(50) " "Inferred latch for \"cnt_max\[7\]\" at ctrl_freq.v(50)" {  } { { "../rtl/ctrl_freq.v" "" { Text "D:/git-repository/fpga_training/beep_driver/rtl/ctrl_freq.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724124128703 "|beep_driver_v3|ctrl_freq:ctrl_freq_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_max\[8\] ctrl_freq.v(50) " "Inferred latch for \"cnt_max\[8\]\" at ctrl_freq.v(50)" {  } { { "../rtl/ctrl_freq.v" "" { Text "D:/git-repository/fpga_training/beep_driver/rtl/ctrl_freq.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724124128703 "|beep_driver_v3|ctrl_freq:ctrl_freq_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_max\[9\] ctrl_freq.v(50) " "Inferred latch for \"cnt_max\[9\]\" at ctrl_freq.v(50)" {  } { { "../rtl/ctrl_freq.v" "" { Text "D:/git-repository/fpga_training/beep_driver/rtl/ctrl_freq.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724124128703 "|beep_driver_v3|ctrl_freq:ctrl_freq_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_max\[10\] ctrl_freq.v(50) " "Inferred latch for \"cnt_max\[10\]\" at ctrl_freq.v(50)" {  } { { "../rtl/ctrl_freq.v" "" { Text "D:/git-repository/fpga_training/beep_driver/rtl/ctrl_freq.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724124128704 "|beep_driver_v3|ctrl_freq:ctrl_freq_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_max\[11\] ctrl_freq.v(50) " "Inferred latch for \"cnt_max\[11\]\" at ctrl_freq.v(50)" {  } { { "../rtl/ctrl_freq.v" "" { Text "D:/git-repository/fpga_training/beep_driver/rtl/ctrl_freq.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724124128704 "|beep_driver_v3|ctrl_freq:ctrl_freq_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_max\[12\] ctrl_freq.v(50) " "Inferred latch for \"cnt_max\[12\]\" at ctrl_freq.v(50)" {  } { { "../rtl/ctrl_freq.v" "" { Text "D:/git-repository/fpga_training/beep_driver/rtl/ctrl_freq.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724124128704 "|beep_driver_v3|ctrl_freq:ctrl_freq_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_max\[13\] ctrl_freq.v(50) " "Inferred latch for \"cnt_max\[13\]\" at ctrl_freq.v(50)" {  } { { "../rtl/ctrl_freq.v" "" { Text "D:/git-repository/fpga_training/beep_driver/rtl/ctrl_freq.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724124128704 "|beep_driver_v3|ctrl_freq:ctrl_freq_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_max\[14\] ctrl_freq.v(50) " "Inferred latch for \"cnt_max\[14\]\" at ctrl_freq.v(50)" {  } { { "../rtl/ctrl_freq.v" "" { Text "D:/git-repository/fpga_training/beep_driver/rtl/ctrl_freq.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724124128704 "|beep_driver_v3|ctrl_freq:ctrl_freq_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_max\[15\] ctrl_freq.v(50) " "Inferred latch for \"cnt_max\[15\]\" at ctrl_freq.v(50)" {  } { { "../rtl/ctrl_freq.v" "" { Text "D:/git-repository/fpga_training/beep_driver/rtl/ctrl_freq.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724124128704 "|beep_driver_v3|ctrl_freq:ctrl_freq_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_max\[16\] ctrl_freq.v(50) " "Inferred latch for \"cnt_max\[16\]\" at ctrl_freq.v(50)" {  } { { "../rtl/ctrl_freq.v" "" { Text "D:/git-repository/fpga_training/beep_driver/rtl/ctrl_freq.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724124128704 "|beep_driver_v3|ctrl_freq:ctrl_freq_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_max\[17\] ctrl_freq.v(50) " "Inferred latch for \"cnt_max\[17\]\" at ctrl_freq.v(50)" {  } { { "../rtl/ctrl_freq.v" "" { Text "D:/git-repository/fpga_training/beep_driver/rtl/ctrl_freq.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724124128704 "|beep_driver_v3|ctrl_freq:ctrl_freq_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_max\[18\] ctrl_freq.v(50) " "Inferred latch for \"cnt_max\[18\]\" at ctrl_freq.v(50)" {  } { { "../rtl/ctrl_freq.v" "" { Text "D:/git-repository/fpga_training/beep_driver/rtl/ctrl_freq.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724124128704 "|beep_driver_v3|ctrl_freq:ctrl_freq_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_max\[19\] ctrl_freq.v(50) " "Inferred latch for \"cnt_max\[19\]\" at ctrl_freq.v(50)" {  } { { "../rtl/ctrl_freq.v" "" { Text "D:/git-repository/fpga_training/beep_driver/rtl/ctrl_freq.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724124128704 "|beep_driver_v3|ctrl_freq:ctrl_freq_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_max\[20\] ctrl_freq.v(50) " "Inferred latch for \"cnt_max\[20\]\" at ctrl_freq.v(50)" {  } { { "../rtl/ctrl_freq.v" "" { Text "D:/git-repository/fpga_training/beep_driver/rtl/ctrl_freq.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724124128704 "|beep_driver_v3|ctrl_freq:ctrl_freq_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_max\[21\] ctrl_freq.v(50) " "Inferred latch for \"cnt_max\[21\]\" at ctrl_freq.v(50)" {  } { { "../rtl/ctrl_freq.v" "" { Text "D:/git-repository/fpga_training/beep_driver/rtl/ctrl_freq.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724124128705 "|beep_driver_v3|ctrl_freq:ctrl_freq_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_max\[22\] ctrl_freq.v(50) " "Inferred latch for \"cnt_max\[22\]\" at ctrl_freq.v(50)" {  } { { "../rtl/ctrl_freq.v" "" { Text "D:/git-repository/fpga_training/beep_driver/rtl/ctrl_freq.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724124128705 "|beep_driver_v3|ctrl_freq:ctrl_freq_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_max\[23\] ctrl_freq.v(50) " "Inferred latch for \"cnt_max\[23\]\" at ctrl_freq.v(50)" {  } { { "../rtl/ctrl_freq.v" "" { Text "D:/git-repository/fpga_training/beep_driver/rtl/ctrl_freq.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724124128705 "|beep_driver_v3|ctrl_freq:ctrl_freq_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_max\[24\] ctrl_freq.v(50) " "Inferred latch for \"cnt_max\[24\]\" at ctrl_freq.v(50)" {  } { { "../rtl/ctrl_freq.v" "" { Text "D:/git-repository/fpga_training/beep_driver/rtl/ctrl_freq.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724124128705 "|beep_driver_v3|ctrl_freq:ctrl_freq_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_max\[25\] ctrl_freq.v(50) " "Inferred latch for \"cnt_max\[25\]\" at ctrl_freq.v(50)" {  } { { "../rtl/ctrl_freq.v" "" { Text "D:/git-repository/fpga_training/beep_driver/rtl/ctrl_freq.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724124128705 "|beep_driver_v3|ctrl_freq:ctrl_freq_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_max\[26\] ctrl_freq.v(50) " "Inferred latch for \"cnt_max\[26\]\" at ctrl_freq.v(50)" {  } { { "../rtl/ctrl_freq.v" "" { Text "D:/git-repository/fpga_training/beep_driver/rtl/ctrl_freq.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724124128705 "|beep_driver_v3|ctrl_freq:ctrl_freq_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_max\[27\] ctrl_freq.v(50) " "Inferred latch for \"cnt_max\[27\]\" at ctrl_freq.v(50)" {  } { { "../rtl/ctrl_freq.v" "" { Text "D:/git-repository/fpga_training/beep_driver/rtl/ctrl_freq.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724124128705 "|beep_driver_v3|ctrl_freq:ctrl_freq_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_max\[28\] ctrl_freq.v(50) " "Inferred latch for \"cnt_max\[28\]\" at ctrl_freq.v(50)" {  } { { "../rtl/ctrl_freq.v" "" { Text "D:/git-repository/fpga_training/beep_driver/rtl/ctrl_freq.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724124128705 "|beep_driver_v3|ctrl_freq:ctrl_freq_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_max\[29\] ctrl_freq.v(50) " "Inferred latch for \"cnt_max\[29\]\" at ctrl_freq.v(50)" {  } { { "../rtl/ctrl_freq.v" "" { Text "D:/git-repository/fpga_training/beep_driver/rtl/ctrl_freq.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724124128705 "|beep_driver_v3|ctrl_freq:ctrl_freq_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_max\[30\] ctrl_freq.v(50) " "Inferred latch for \"cnt_max\[30\]\" at ctrl_freq.v(50)" {  } { { "../rtl/ctrl_freq.v" "" { Text "D:/git-repository/fpga_training/beep_driver/rtl/ctrl_freq.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724124128705 "|beep_driver_v3|ctrl_freq:ctrl_freq_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_max\[31\] ctrl_freq.v(50) " "Inferred latch for \"cnt_max\[31\]\" at ctrl_freq.v(50)" {  } { { "../rtl/ctrl_freq.v" "" { Text "D:/git-repository/fpga_training/beep_driver/rtl/ctrl_freq.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724124128705 "|beep_driver_v3|ctrl_freq:ctrl_freq_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ctrl_beep ctrl_beep:ctrl_beep_inst " "Elaborating entity \"ctrl_beep\" for hierarchy \"ctrl_beep:ctrl_beep_inst\"" {  } { { "../rtl/beep_driver_v3.v" "ctrl_beep_inst" { Text "D:/git-repository/fpga_training/beep_driver/rtl/beep_driver_v3.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724124128720 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1724124129295 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ctrl_freq:ctrl_freq_inst\|cnt_max\[0\] " "Latch ctrl_freq:ctrl_freq_inst\|cnt_max\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl_freq:ctrl_freq_inst\|cnt\[4\] " "Ports D and ENA on the latch are fed by the same signal ctrl_freq:ctrl_freq_inst\|cnt\[4\]" {  } { { "../rtl/ctrl_freq.v" "" { Text "D:/git-repository/fpga_training/beep_driver/rtl/ctrl_freq.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724124129309 ""}  } { { "../rtl/ctrl_freq.v" "" { Text "D:/git-repository/fpga_training/beep_driver/rtl/ctrl_freq.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724124129309 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1724124129479 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1724124130191 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724124130191 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "107 " "Implemented 107 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1724124130512 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1724124130512 ""} { "Info" "ICUT_CUT_TM_LCELLS" "104 " "Implemented 104 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1724124130512 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1724124130512 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4813 " "Peak virtual memory: 4813 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1724124130541 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 20 11:22:10 2024 " "Processing ended: Tue Aug 20 11:22:10 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1724124130541 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1724124130541 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1724124130541 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1724124130541 ""}
