`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: USTC ESLABï¼ˆEmbeded System Labï¼?
// Engineer: Haojun Xia & Xuan Wang
// Create Date: 2019/02/22
// Design Name: RISCV-Pipline CPU
// Module Name: HarzardUnit
// Target Devices: Nexys4
// Tool Versions: Vivado 2017.4.1
// Description: Deal with harzards in pipline
//////////////////////////////////////////////////////////////////////////////////
module HarzardUnit(
    input wire CpuRst, ICacheMiss, DCacheMiss, 
    input wire BranchE, JalrE, JalD, 
    input wire [4:0] Rs1D, Rs2D, Rs1E, Rs2E, RdE, RdM, RdW,
    input wire [1:0] RegReadE,
    input wire [2:0] MemToRegE, RegWriteM, RegWriteW,
    output reg StallF, FlushF, StallD, FlushD, StallE, FlushE, StallM, FlushM, StallW, FlushW,
    output reg [1:0] Forward1E, Forward2E
    );
    //Stall and Flush signals generate
    always@(*)
    begin
        if((Rs1D == RdE || Rs2D == RdE) && MemToRegE[0] == 1'b1)
        begin
            StallF <= 1'b1;
            StallD <= 1'b1;
            StallE <= 1'b0;
            StallM <= 1'b0;
            StallW <= 1'b0;
        end
        else
        begin
            StallF <= 1'b0;
            StallD <= 1'b0;
            StallE <= 1'b0;
            StallM <= 1'b0;
            StallW <= 1'b0;
        end
    end

    always@(*)
    begin
        if(CpuRst)
        begin
            FlushF <= 1'b1;
            FlushD <= 1'b1;
            FlushE <= 1'b1;
            FlushM <= 1'b1;
            FlushW <= 1'b1;
        end
        else if(BranchE || JalrE)
        begin
            FlushF <= 1'b0;
            FlushD <= 1'b1;
            FlushE <= 1'b1;
            FlushM <= 1'b0;
            FlushW <= 1'b0;
            StallF <= 1'b0;
            StallD <= 1'b0;
            StallE <= 1'b0;
            StallM <= 1'b0;
            StallW <= 1'b0;
        end
        else if(JalD)
        begin
            FlushF <= 1'b0;
            FlushD <= 1'b1;
            FlushE <= 1'b0;
            FlushM <= 1'b0;
            FlushW <= 1'b0;
            StallF <= 1'b0;
            StallD <= 1'b0;
            StallE <= 1'b0;
            StallM <= 1'b0;
            StallW <= 1'b0;
        end
        else
        begin
            FlushF <= 1'b0;
            FlushD <= 1'b0;
            FlushE <= 1'b0;
            FlushM <= 1'b0;
            FlushW <= 1'b0;
            StallF <= 1'b0;
            StallD <= 1'b0;
            StallE <= 1'b0;
            StallM <= 1'b0;
            StallW <= 1'b0;
        end
    end

    //Forward Register Source 1
    always@(*)
    begin
        if(RegReadE[1] == 1'b1)
        begin
            if(RegWriteM != `NOREGWRITE && RdM != 5'b0 && Rs1E == RdM)                     //Forwarding from Mem
                Forward1E <= 2'b10;
            else if(RegWriteW != `NOREGWRITE && RdW != 5'b0 && Rs1E != RdM && Rs1E == RdW) //Forwarding from WB
                Forward1E <= 2'b01;
            else
                Forward1E <= 2'b00;
        end
        else    Forward1E <= 2'b00;
    end
    //Forward Register Source 2
    always@(*)
    begin
        if(RegReadE[0] == 1'b1)
        begin
            if(RegWriteM != `NOREGWRITE && RdM != 5'b0 && Rs2E == RdM)                     //Forwarding from Mem
                Forward2E <= 2'b10;
            else if(RegWriteW != `NOREGWRITE && RdW != 5'b0 && Rs2E != RdM && Rs2E == RdW) //Forwarding from WB
                Forward2E <= 2'b01;
            else
                Forward2E <= 2'b00;
        end
        else    Forward2E <= 2'b00;
    end
endmodule

//åŠŸèƒ½è¯´æ˜Ž
    //HarzardUnitç”¨æ¥å¤„ç†æµæ°´çº¿å†²çªï¼Œé€šè¿‡æ’å…¥æ°”æ³¡ï¼Œforwardä»¥åŠå†²åˆ·æµæ°´æ®µè§£å†³æ•°æ®ç›¸å…³å’ŒæŽ§åˆ¶ç›¸å…³ï¼Œç»„åˆé?»è¾‘ç”µè·¯
    //å¯ä»¥æœ?åŽå®žçŽ°ã?‚å‰æœŸæµ‹è¯•CPUæ­£ç¡®æ€§æ—¶ï¼Œå¯ä»¥åœ¨æ¯ä¸¤æ¡æŒ‡ä»¤é—´æ’å…¥å››æ¡ç©ºæŒ‡ä»¤ï¼Œç„¶åŽç›´æŽ¥æŠŠæœ¬æ¨¡å—è¾“å‡ºå®šä¸ºï¼Œä¸forwardï¼Œä¸stallï¼Œä¸flush 
//è¾“å…¥
    //CpuRst                                    å¤–éƒ¨ä¿¡å·ï¼Œç”¨æ¥åˆå§‹åŒ–CPUï¼Œå½“CpuRst==1æ—¶CPUå…¨å±€å¤ä½æ¸…é›¶ï¼ˆæ‰€æœ‰æ®µå¯„å­˜å™¨flushï¼‰ï¼ŒCpu_Rst==0æ—¶cpuå¼?å§‹æ‰§è¡ŒæŒ‡ä»?
    //ICacheMiss, DCacheMiss                    ä¸ºåŽç»­å®žéªŒé¢„ç•™ä¿¡å·ï¼Œæš‚æ—¶å¯ä»¥æ— è§†ï¼Œç”¨æ¥å¤„ç†cache miss
    //BranchE, JalrE, JalD                      ç”¨æ¥å¤„ç†æŽ§åˆ¶ç›¸å…³
    //Rs1D, Rs2D, Rs1E, Rs2E, RdE, RdM, RdW     ç”¨æ¥å¤„ç†æ•°æ®ç›¸å…³ï¼Œåˆ†åˆ«è¡¨ç¤ºæºå¯„å­˜å™?1å·ç ï¼Œæºå¯„å­˜å™?2å·ç ï¼Œç›®æ ‡å¯„å­˜å™¨å·ç 
    //RegReadE RegReadE[1]==1                   è¡¨ç¤ºA1å¯¹åº”çš„å¯„å­˜å™¨å€¼è¢«ä½¿ç”¨åˆ°äº†ï¼ŒRegReadD[0]==1è¡¨ç¤ºA2å¯¹åº”çš„å¯„å­˜å™¨å€¼è¢«ä½¿ç”¨åˆ°äº†ï¼Œç”¨äºŽforwardçš„å¤„ç?
    //RegWriteM, RegWriteW                      ç”¨æ¥å¤„ç†æ•°æ®ç›¸å…³ï¼ŒRegWrite!=3'b0è¯´æ˜Žå¯¹ç›®æ ‡å¯„å­˜å™¨æœ‰å†™å…¥æ“ä½?
    //MemToRegE                                 è¡¨ç¤ºExæ®µå½“å‰æŒ‡ä»? ä»ŽData Memoryä¸­åŠ è½½æ•°æ®åˆ°å¯„å­˜å™¨ä¸­
//è¾“å‡º
    //StallF, FlushF, StallD, FlushD, StallE, FlushE, StallM, FlushM, StallW, FlushW    æŽ§åˆ¶äº”ä¸ªæ®µå¯„å­˜å™¨è¿›è¡Œstallï¼ˆç»´æŒçŠ¶æ€ä¸å˜ï¼‰å’Œflushï¼ˆæ¸…é›¶ï¼‰
    //Forward1E, Forward2E                                                              æŽ§åˆ¶forward
//å®žéªŒè¦æ±‚  
    //å®žçŽ°HarzardUnitæ¨¡å—   