#Build: Fabric Compiler 2024.2-SP1.2, Build 187561, May 22 18:16 2025
#Install: C:\studyware\pango\PDS_2024.2-SP1.2-ads\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.18363
#Hostname: z02665mj
Generated by Fabric Compiler (version 2024.2-SP1.2 build 187561) at Wed Feb 11 11:22:43 2026
Parameters for debugging are loaded as follows:
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling place grid timing.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Constraint check start.
W: ConstraintEditor-4042: Port 'io_BMC_I2C9_PAL_M_SDA1_R' lacks attribute 'SLEW', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'io_BMC_I2C9_PAL_M_SDA1_R' lacks attribute 'DRIVE', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'io_BMC_I2C9_PAL_M_SDA1_R' lacks attribute 'BUS_KEEPER', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'io_PAL_BP1_PWR_ON_R' lacks attribute 'SLEW', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'io_PAL_BP1_PWR_ON_R' lacks attribute 'DRIVE', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'io_PAL_BP1_PWR_ON_R' lacks attribute 'BUS_KEEPER', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'io_PAL_BP2_PWR_ON_R' lacks attribute 'SLEW', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'io_PAL_BP2_PWR_ON_R' lacks attribute 'DRIVE', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'io_PAL_BP2_PWR_ON_R' lacks attribute 'BUS_KEEPER', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_BIOS0_RST_N_R' lacks attribute 'SLEW', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_BIOS0_RST_N_R' lacks attribute 'DRIVE', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_BIOS0_RST_N_R' lacks attribute 'BUS_KEEPER', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_BIOS1_RST_N_R' lacks attribute 'SLEW', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_BIOS1_RST_N_R' lacks attribute 'DRIVE', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_BIOS1_RST_N_R' lacks attribute 'BUS_KEEPER', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_CK440_SS_EN_R' lacks attribute 'SLEW', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_CK440_SS_EN_R' lacks attribute 'DRIVE', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_CK440_SS_EN_R' lacks attribute 'BUS_KEEPER', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_CPLD_M_S_EXCHANGE_S1_R' lacks attribute 'SLEW', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_CPLD_M_S_EXCHANGE_S1_R' lacks attribute 'DRIVE', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_CPLD_M_S_EXCHANGE_S1_R' lacks attribute 'BUS_KEEPER', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_CPLD_M_S_EXCHANGE_S3_R' lacks attribute 'SLEW', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_CPLD_M_S_EXCHANGE_S3_R' lacks attribute 'DRIVE', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_CPLD_M_S_EXCHANGE_S3_R' lacks attribute 'BUS_KEEPER', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_CPLD_M_S_EXCHANGE_S4_R' lacks attribute 'SLEW', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_CPLD_M_S_EXCHANGE_S4_R' lacks attribute 'DRIVE', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_CPLD_M_S_EXCHANGE_S4_R' lacks attribute 'BUS_KEEPER', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_CPLD_M_S_EXCHANGE_S5_R' lacks attribute 'SLEW', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_CPLD_M_S_EXCHANGE_S5_R' lacks attribute 'DRIVE', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_CPLD_M_S_EXCHANGE_S5_R' lacks attribute 'BUS_KEEPER', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_CPLD_M_S_SGPIO1_CLK_R' lacks attribute 'SLEW', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_CPLD_M_S_SGPIO1_CLK_R' lacks attribute 'DRIVE', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_CPLD_M_S_SGPIO1_CLK_R' lacks attribute 'BUS_KEEPER', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_CPLD_M_S_SGPIO1_LD_N_R' lacks attribute 'SLEW', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_CPLD_M_S_SGPIO1_LD_N_R' lacks attribute 'DRIVE', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_CPLD_M_S_SGPIO1_LD_N_R' lacks attribute 'BUS_KEEPER', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_CPLD_M_S_SGPIO1_MOSI_R' lacks attribute 'SLEW', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_CPLD_M_S_SGPIO1_MOSI_R' lacks attribute 'DRIVE', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_CPLD_M_S_SGPIO1_MOSI_R' lacks attribute 'BUS_KEEPER', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_CPLD_M_S_SGPIO_CLK_R' lacks attribute 'SLEW', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_CPLD_M_S_SGPIO_CLK_R' lacks attribute 'DRIVE', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_CPLD_M_S_SGPIO_CLK_R' lacks attribute 'BUS_KEEPER', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_CPLD_M_S_SGPIO_LD_N_R' lacks attribute 'SLEW', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_CPLD_M_S_SGPIO_LD_N_R' lacks attribute 'DRIVE', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_CPLD_M_S_SGPIO_LD_N_R' lacks attribute 'BUS_KEEPER', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_CPLD_M_S_SGPIO_MOSI_R' lacks attribute 'SLEW', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_CPLD_M_S_SGPIO_MOSI_R' lacks attribute 'DRIVE', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_CPLD_M_S_SGPIO_MOSI_R' lacks attribute 'BUS_KEEPER', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_CPU0_D0_SE_RECOVERY_R' lacks attribute 'SLEW', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_CPU0_D0_SE_RECOVERY_R' lacks attribute 'DRIVE', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_CPU0_D0_SE_RECOVERY_R' lacks attribute 'BUS_KEEPER', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_CPU0_D0_SOFT_SHUTDOWN_INT_N' lacks attribute 'SLEW', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_CPU0_D0_SOFT_SHUTDOWN_INT_N' lacks attribute 'DRIVE', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_CPU0_D0_SOFT_SHUTDOWN_INT_N' lacks attribute 'BUS_KEEPER', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_CPU0_D1_SE_RECOVERY_R' lacks attribute 'SLEW', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_CPU0_D1_SE_RECOVERY_R' lacks attribute 'DRIVE', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_CPU0_D1_SE_RECOVERY_R' lacks attribute 'BUS_KEEPER', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_CPU0_D1_SPIO_MOSI' lacks attribute 'SLEW', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_CPU0_D1_SPIO_MOSI' lacks attribute 'DRIVE', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_CPU0_D1_SPIO_MOSI' lacks attribute 'BUS_KEEPER', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_CPU0_D0123_SOCKET_ID_R' lacks attribute 'SLEW', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_CPU0_D0123_SOCKET_ID_R' lacks attribute 'DRIVE', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_CPU0_D0123_SOCKET_ID_R' lacks attribute 'BUS_KEEPER', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_CPU0_I2C_TRAN_EN_R' lacks attribute 'SLEW', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_CPU0_I2C_TRAN_EN_R' lacks attribute 'DRIVE', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_CPU0_I2C_TRAN_EN_R' lacks attribute 'BUS_KEEPER', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_CPU0_PE2_RST_N_R' lacks attribute 'SLEW', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_CPU0_PE2_RST_N_R' lacks attribute 'DRIVE', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_CPU0_PE2_RST_N_R' lacks attribute 'BUS_KEEPER', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_CPU0_PE3_RST_N_R' lacks attribute 'SLEW', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_CPU0_PE3_RST_N_R' lacks attribute 'DRIVE', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_CPU0_PE3_RST_N_R' lacks attribute 'BUS_KEEPER', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_CPU0_POR_N_R' lacks attribute 'SLEW', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_CPU0_POR_N_R' lacks attribute 'DRIVE', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_CPU0_POR_N_R' lacks attribute 'BUS_KEEPER', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_CPU0_SB_EN_R' lacks attribute 'SLEW', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_CPU0_SB_EN_R' lacks attribute 'DRIVE', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_CPU0_SB_EN_R' lacks attribute 'BUS_KEEPER', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_CPU1_D0_SE_RECOVERY_R' lacks attribute 'SLEW', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_CPU1_D0_SE_RECOVERY_R' lacks attribute 'DRIVE', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_CPU1_D0_SE_RECOVERY_R' lacks attribute 'BUS_KEEPER', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_CPU1_D0_SOFT_SHUTDOWN_INT_N' lacks attribute 'SLEW', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_CPU1_D0_SOFT_SHUTDOWN_INT_N' lacks attribute 'DRIVE', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_CPU1_D0_SOFT_SHUTDOWN_INT_N' lacks attribute 'BUS_KEEPER', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_CPU1_D1_SE_RECOVERY_R' lacks attribute 'SLEW', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_CPU1_D1_SE_RECOVERY_R' lacks attribute 'DRIVE', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_CPU1_D1_SE_RECOVERY_R' lacks attribute 'BUS_KEEPER', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_CPU1_D0123_SOCKET_ID_R' lacks attribute 'SLEW', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_CPU1_D0123_SOCKET_ID_R' lacks attribute 'DRIVE', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_CPU1_D0123_SOCKET_ID_R' lacks attribute 'BUS_KEEPER', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_CPU1_I2C_TRAN_EN_R' lacks attribute 'SLEW', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_CPU1_I2C_TRAN_EN_R' lacks attribute 'DRIVE', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_CPU1_I2C_TRAN_EN_R' lacks attribute 'BUS_KEEPER', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_CPU1_PE1_RST_N_R' lacks attribute 'SLEW', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_CPU1_PE1_RST_N_R' lacks attribute 'DRIVE', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_CPU1_PE1_RST_N_R' lacks attribute 'BUS_KEEPER', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_CPU1_PE2_RST_N_R' lacks attribute 'SLEW', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_CPU1_PE2_RST_N_R' lacks attribute 'DRIVE', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_CPU1_PE2_RST_N_R' lacks attribute 'BUS_KEEPER', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_CPU1_POR_N_R' lacks attribute 'SLEW', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_CPU1_POR_N_R' lacks attribute 'DRIVE', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_CPU1_POR_N_R' lacks attribute 'BUS_KEEPER', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_CPU1_SB_EN_R' lacks attribute 'SLEW', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_CPU1_SB_EN_R' lacks attribute 'DRIVE', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_CPU1_SB_EN_R' lacks attribute 'BUS_KEEPER', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_P1V8_STBY_CPLD_EN_R' lacks attribute 'SLEW', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_P1V8_STBY_CPLD_EN_R' lacks attribute 'DRIVE', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_P1V8_STBY_CPLD_EN_R' lacks attribute 'BUS_KEEPER', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_P5V_USB_MB_DOWN_EN_R' lacks attribute 'SLEW', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_P5V_USB_MB_DOWN_EN_R' lacks attribute 'DRIVE', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_P5V_USB_MB_DOWN_EN_R' lacks attribute 'BUS_KEEPER', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_P5V_USB_MB_UP_EN_R' lacks attribute 'SLEW', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_P5V_USB_MB_UP_EN_R' lacks attribute 'DRIVE', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_P5V_USB_MB_UP_EN_R' lacks attribute 'BUS_KEEPER', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_PAL_88SE9230_RST_N_R' lacks attribute 'SLEW', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_PAL_88SE9230_RST_N_R' lacks attribute 'DRIVE', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_PAL_88SE9230_RST_N_R' lacks attribute 'BUS_KEEPER', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_PAL_BMC_PERST_N_R' lacks attribute 'SLEW', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_PAL_BMC_PERST_N_R' lacks attribute 'DRIVE', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_PAL_BMC_PERST_N_R' lacks attribute 'BUS_KEEPER', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_PAL_BMC_SRST_R' lacks attribute 'SLEW', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_PAL_BMC_SRST_R' lacks attribute 'DRIVE', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_PAL_BMC_SRST_R' lacks attribute 'BUS_KEEPER', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_PAL_CK440_PWRDN_N_R' lacks attribute 'SLEW', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_PAL_CK440_PWRDN_N_R' lacks attribute 'DRIVE', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_PAL_CK440_PWRDN_N_R' lacks attribute 'BUS_KEEPER', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_PAL_CPU0_D0_VPH_1V8_EN' lacks attribute 'SLEW', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_PAL_CPU0_D0_VPH_1V8_EN' lacks attribute 'DRIVE', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_PAL_CPU0_D0_VPH_1V8_EN' lacks attribute 'BUS_KEEPER', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_PAL_CPU0_D0_VP_0V9_EN' lacks attribute 'SLEW', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_PAL_CPU0_D0_VP_0V9_EN' lacks attribute 'DRIVE', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_PAL_CPU0_D0_VP_0V9_EN' lacks attribute 'BUS_KEEPER', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_PAL_CPU0_D1_VPH_1V8_EN' lacks attribute 'SLEW', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_PAL_CPU0_D1_VPH_1V8_EN' lacks attribute 'DRIVE', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_PAL_CPU0_D1_VPH_1V8_EN' lacks attribute 'BUS_KEEPER', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_PAL_CPU0_D1_VP_0V9_EN' lacks attribute 'SLEW', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_PAL_CPU0_D1_VP_0V9_EN' lacks attribute 'DRIVE', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_PAL_CPU0_D1_VP_0V9_EN' lacks attribute 'BUS_KEEPER', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_PAL_CPU0_DDR_VDD_EN_R' lacks attribute 'SLEW', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_PAL_CPU0_DDR_VDD_EN_R' lacks attribute 'DRIVE', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_PAL_CPU0_DDR_VDD_EN_R' lacks attribute 'BUS_KEEPER', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_PAL_CPU0_NVME_ALERT_N_R' lacks attribute 'SLEW', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_PAL_CPU0_NVME_ALERT_N_R' lacks attribute 'DRIVE', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_PAL_CPU0_NVME_ALERT_N_R' lacks attribute 'BUS_KEEPER', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_PAL_CPU0_P1V8_EN_R' lacks attribute 'SLEW', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_PAL_CPU0_P1V8_EN_R' lacks attribute 'DRIVE', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_PAL_CPU0_P1V8_EN_R' lacks attribute 'BUS_KEEPER', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_PAL_CPU0_PLL_P1V8_EN_R' lacks attribute 'SLEW', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_PAL_CPU0_PLL_P1V8_EN_R' lacks attribute 'DRIVE', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_PAL_CPU0_PLL_P1V8_EN_R' lacks attribute 'BUS_KEEPER', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_PAL_CPU0_VDDQ_EN_R' lacks attribute 'SLEW', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_PAL_CPU0_VDDQ_EN_R' lacks attribute 'DRIVE', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_PAL_CPU0_VDDQ_EN_R' lacks attribute 'BUS_KEEPER', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_PAL_CPU0_VDD_CORE_EN_R' lacks attribute 'SLEW', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_PAL_CPU0_VDD_CORE_EN_R' lacks attribute 'DRIVE', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_PAL_CPU0_VDD_CORE_EN_R' lacks attribute 'BUS_KEEPER', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_PAL_CPU0_VR8_RESET_R' lacks attribute 'SLEW', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_PAL_CPU0_VR8_RESET_R' lacks attribute 'DRIVE', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_PAL_CPU0_VR8_RESET_R' lacks attribute 'BUS_KEEPER', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_PAL_CPU0_VR_SELECT_N_R' lacks attribute 'SLEW', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_PAL_CPU0_VR_SELECT_N_R' lacks attribute 'DRIVE', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_PAL_CPU0_VR_SELECT_N_R' lacks attribute 'BUS_KEEPER', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_PAL_CPU1_D0_VPH_1V8_EN' lacks attribute 'SLEW', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_PAL_CPU1_D0_VPH_1V8_EN' lacks attribute 'DRIVE', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_PAL_CPU1_D0_VPH_1V8_EN' lacks attribute 'BUS_KEEPER', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_PAL_CPU1_D0_VP_0V9_EN' lacks attribute 'SLEW', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_PAL_CPU1_D0_VP_0V9_EN' lacks attribute 'DRIVE', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_PAL_CPU1_D0_VP_0V9_EN' lacks attribute 'BUS_KEEPER', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_PAL_CPU1_D1_VPH_1V8_EN' lacks attribute 'SLEW', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_PAL_CPU1_D1_VPH_1V8_EN' lacks attribute 'DRIVE', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_PAL_CPU1_D1_VPH_1V8_EN' lacks attribute 'BUS_KEEPER', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_PAL_CPU1_D1_VP_0V9_EN' lacks attribute 'SLEW', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_PAL_CPU1_D1_VP_0V9_EN' lacks attribute 'DRIVE', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_PAL_CPU1_D1_VP_0V9_EN' lacks attribute 'BUS_KEEPER', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_PAL_CPU1_DDR_VDD_EN_R' lacks attribute 'SLEW', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_PAL_CPU1_DDR_VDD_EN_R' lacks attribute 'DRIVE', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_PAL_CPU1_DDR_VDD_EN_R' lacks attribute 'BUS_KEEPER', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_PAL_CPU1_NVME_ALERT_N_R' lacks attribute 'SLEW', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_PAL_CPU1_NVME_ALERT_N_R' lacks attribute 'DRIVE', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_PAL_CPU1_NVME_ALERT_N_R' lacks attribute 'BUS_KEEPER', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_PAL_CPU1_P1V8_EN_R' lacks attribute 'SLEW', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_PAL_CPU1_P1V8_EN_R' lacks attribute 'DRIVE', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_PAL_CPU1_P1V8_EN_R' lacks attribute 'BUS_KEEPER', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_PAL_CPU1_PLL_P1V8_EN_R' lacks attribute 'SLEW', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_PAL_CPU1_PLL_P1V8_EN_R' lacks attribute 'DRIVE', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_PAL_CPU1_PLL_P1V8_EN_R' lacks attribute 'BUS_KEEPER', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_PAL_CPU1_VDDQ_EN_R' lacks attribute 'SLEW', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_PAL_CPU1_VDDQ_EN_R' lacks attribute 'DRIVE', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_PAL_CPU1_VDDQ_EN_R' lacks attribute 'BUS_KEEPER', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_PAL_CPU1_VDD_CORE_EN_R' lacks attribute 'SLEW', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_PAL_CPU1_VDD_CORE_EN_R' lacks attribute 'DRIVE', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_PAL_CPU1_VDD_CORE_EN_R' lacks attribute 'BUS_KEEPER', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_PAL_CPU1_VR8_RESET_R' lacks attribute 'SLEW', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_PAL_CPU1_VR8_RESET_R' lacks attribute 'DRIVE', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_PAL_CPU1_VR8_RESET_R' lacks attribute 'BUS_KEEPER', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_PAL_CPU1_VR_SELECT_N_R' lacks attribute 'SLEW', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_PAL_CPU1_VR_SELECT_N_R' lacks attribute 'DRIVE', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_PAL_CPU1_VR_SELECT_N_R' lacks attribute 'BUS_KEEPER', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_PAL_DPLL_GPIO0_R' lacks attribute 'SLEW', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_PAL_DPLL_GPIO0_R' lacks attribute 'DRIVE', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_PAL_DPLL_GPIO0_R' lacks attribute 'BUS_KEEPER', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_PAL_DPLL_GPIO1_R' lacks attribute 'SLEW', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_PAL_DPLL_GPIO1_R' lacks attribute 'DRIVE', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_PAL_DPLL_GPIO1_R' lacks attribute 'BUS_KEEPER', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_PAL_DPLL_INIT_R' lacks attribute 'SLEW', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_PAL_DPLL_INIT_R' lacks attribute 'DRIVE', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_PAL_DPLL_INIT_R' lacks attribute 'BUS_KEEPER', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_PAL_DPLL_RESET_R' lacks attribute 'SLEW', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_PAL_DPLL_RESET_R' lacks attribute 'DRIVE', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_PAL_DPLL_RESET_R' lacks attribute 'BUS_KEEPER', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_PAL_FAN0_PWM_R' lacks attribute 'SLEW', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_PAL_FAN0_PWM_R' lacks attribute 'DRIVE', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_PAL_FAN0_PWM_R' lacks attribute 'BUS_KEEPER', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_PAL_FAN1_PWM_R' lacks attribute 'SLEW', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_PAL_FAN1_PWM_R' lacks attribute 'DRIVE', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_PAL_FAN1_PWM_R' lacks attribute 'BUS_KEEPER', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_PAL_FAN2_PWM_R' lacks attribute 'SLEW', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_PAL_FAN2_PWM_R' lacks attribute 'DRIVE', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_PAL_FAN2_PWM_R' lacks attribute 'BUS_KEEPER', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_PAL_FAN3_PWM_R' lacks attribute 'SLEW', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_PAL_FAN3_PWM_R' lacks attribute 'DRIVE', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_PAL_FAN3_PWM_R' lacks attribute 'BUS_KEEPER', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_PAL_FAN_FAIL_LED0_R' lacks attribute 'SLEW', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_PAL_FAN_FAIL_LED0_R' lacks attribute 'DRIVE', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_PAL_FAN_FAIL_LED0_R' lacks attribute 'BUS_KEEPER', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_PAL_FAN_FAIL_LED1_R' lacks attribute 'SLEW', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_PAL_FAN_FAIL_LED1_R' lacks attribute 'DRIVE', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_PAL_FAN_FAIL_LED1_R' lacks attribute 'BUS_KEEPER', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_PAL_FAN_FAIL_LED2_R' lacks attribute 'SLEW', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_PAL_FAN_FAIL_LED2_R' lacks attribute 'DRIVE', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_PAL_FAN_FAIL_LED2_R' lacks attribute 'BUS_KEEPER', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_PAL_FAN_FAIL_LED3_R' lacks attribute 'SLEW', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_PAL_FAN_FAIL_LED3_R' lacks attribute 'DRIVE', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_PAL_FAN_FAIL_LED3_R' lacks attribute 'BUS_KEEPER', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_PAL_FAN_NRML_LED0_R' lacks attribute 'SLEW', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_PAL_FAN_NRML_LED0_R' lacks attribute 'DRIVE', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_PAL_FAN_NRML_LED0_R' lacks attribute 'BUS_KEEPER', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_PAL_FAN_NRML_LED1_R' lacks attribute 'SLEW', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_PAL_FAN_NRML_LED1_R' lacks attribute 'DRIVE', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_PAL_FAN_NRML_LED1_R' lacks attribute 'BUS_KEEPER', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_PAL_FAN_NRML_LED2_R' lacks attribute 'SLEW', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_PAL_FAN_NRML_LED2_R' lacks attribute 'DRIVE', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_PAL_FAN_NRML_LED2_R' lacks attribute 'BUS_KEEPER', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_PAL_FAN_NRML_LED3_R' lacks attribute 'SLEW', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_PAL_FAN_NRML_LED3_R' lacks attribute 'DRIVE', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_PAL_FAN_NRML_LED3_R' lacks attribute 'BUS_KEEPER', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_PAL_P3V3_STBY_RST_R' lacks attribute 'SLEW', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_PAL_P3V3_STBY_RST_R' lacks attribute 'DRIVE', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_PAL_P3V3_STBY_RST_R' lacks attribute 'BUS_KEEPER', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_PAL_P5V_STBY_EN_R' lacks attribute 'SLEW', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_PAL_P5V_STBY_EN_R' lacks attribute 'DRIVE', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_PAL_P5V_STBY_EN_R' lacks attribute 'BUS_KEEPER', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_PAL_P12V_CPU0_VIN_EN_R' lacks attribute 'SLEW', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_PAL_P12V_CPU0_VIN_EN_R' lacks attribute 'DRIVE', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_PAL_P12V_CPU0_VIN_EN_R' lacks attribute 'BUS_KEEPER', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_PAL_P12V_CPU1_VIN_EN_R' lacks attribute 'SLEW', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_PAL_P12V_CPU1_VIN_EN_R' lacks attribute 'DRIVE', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_PAL_P12V_CPU1_VIN_EN_R' lacks attribute 'BUS_KEEPER', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_PAL_P12V_DISCHARGE_R' lacks attribute 'SLEW', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_PAL_P12V_DISCHARGE_R' lacks attribute 'DRIVE', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_PAL_P12V_DISCHARGE_R' lacks attribute 'BUS_KEEPER', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_PAL_P12V_FAN0_EN_R' lacks attribute 'SLEW', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_PAL_P12V_FAN0_EN_R' lacks attribute 'DRIVE', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_PAL_P12V_FAN0_EN_R' lacks attribute 'BUS_KEEPER', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_PAL_P12V_FAN1_EN_R' lacks attribute 'SLEW', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_PAL_P12V_FAN1_EN_R' lacks attribute 'DRIVE', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_PAL_P12V_FAN1_EN_R' lacks attribute 'BUS_KEEPER', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_PAL_P12V_FAN2_EN_R' lacks attribute 'SLEW', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_PAL_P12V_FAN2_EN_R' lacks attribute 'DRIVE', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_PAL_P12V_FAN2_EN_R' lacks attribute 'BUS_KEEPER', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_PAL_P12V_FAN3_EN_R' lacks attribute 'SLEW', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_PAL_P12V_FAN3_EN_R' lacks attribute 'DRIVE', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_PAL_P12V_FAN3_EN_R' lacks attribute 'BUS_KEEPER', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_PAL_P12V_RISER1_VIN_EN_R' lacks attribute 'SLEW', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_PAL_P12V_RISER1_VIN_EN_R' lacks attribute 'DRIVE', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_PAL_P12V_RISER1_VIN_EN_R' lacks attribute 'BUS_KEEPER', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_PAL_P12V_RISER2_VIN_EN_R' lacks attribute 'SLEW', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_PAL_P12V_RISER2_VIN_EN_R' lacks attribute 'DRIVE', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_PAL_P12V_RISER2_VIN_EN_R' lacks attribute 'BUS_KEEPER', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_PAL_PS1_P12V_ON_R' lacks attribute 'SLEW', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_PAL_PS1_P12V_ON_R' lacks attribute 'DRIVE', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_PAL_PS1_P12V_ON_R' lacks attribute 'BUS_KEEPER', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_PAL_PS2_P12V_ON_R' lacks attribute 'SLEW', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_PAL_PS2_P12V_ON_R' lacks attribute 'DRIVE', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_PAL_PS2_P12V_ON_R' lacks attribute 'BUS_KEEPER', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_PAL_PVCC_HPMOS_CPU_EN_R' lacks attribute 'SLEW', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_PAL_PVCC_HPMOS_CPU_EN_R' lacks attribute 'DRIVE', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_PAL_PVCC_HPMOS_CPU_EN_R' lacks attribute 'BUS_KEEPER', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_PAL_PWR_LOM_EN_R' lacks attribute 'SLEW', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_PAL_PWR_LOM_EN_R' lacks attribute 'DRIVE', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_PAL_PWR_LOM_EN_R' lacks attribute 'BUS_KEEPER', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_PAL_REAT_BP_EFUSE_EN_R' lacks attribute 'SLEW', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_PAL_REAT_BP_EFUSE_EN_R' lacks attribute 'DRIVE', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_PAL_REAT_BP_EFUSE_EN_R' lacks attribute 'BUS_KEEPER', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_PAL_RISER1_PWR_EN_R' lacks attribute 'SLEW', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_PAL_RISER1_PWR_EN_R' lacks attribute 'DRIVE', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_PAL_RISER1_PWR_EN_R' lacks attribute 'BUS_KEEPER', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_PAL_RISER2_PWR_EN_R' lacks attribute 'SLEW', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_PAL_RISER2_PWR_EN_R' lacks attribute 'DRIVE', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_PAL_RISER2_PWR_EN_R' lacks attribute 'BUS_KEEPER', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_PAL_RISER2_SWITCH_EN' lacks attribute 'SLEW', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_PAL_RISER2_SWITCH_EN' lacks attribute 'DRIVE', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_PAL_RISER2_SWITCH_EN' lacks attribute 'BUS_KEEPER', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_PAL_RST_CPU0_VPP_N_R' lacks attribute 'SLEW', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_PAL_RST_CPU0_VPP_N_R' lacks attribute 'DRIVE', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_PAL_RST_CPU0_VPP_N_R' lacks attribute 'BUS_KEEPER', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_PAL_RST_CPU1_VPP_N_R' lacks attribute 'SLEW', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_PAL_RST_CPU1_VPP_N_R' lacks attribute 'DRIVE', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_PAL_RST_CPU1_VPP_N_R' lacks attribute 'BUS_KEEPER', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_PAL_RTC_SELECT_N' lacks attribute 'SLEW', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_PAL_RTC_SELECT_N' lacks attribute 'DRIVE', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_PAL_RTC_SELECT_N' lacks attribute 'BUS_KEEPER', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_PAL_SYS_EEPROM_BYPASS_N_R' lacks attribute 'SLEW', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_PAL_SYS_EEPROM_BYPASS_N_R' lacks attribute 'DRIVE', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_PAL_SYS_EEPROM_BYPASS_N_R' lacks attribute 'BUS_KEEPER', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_PAL_UPD_VCC_3V3_EN_R' lacks attribute 'SLEW', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_PAL_UPD_VCC_3V3_EN_R' lacks attribute 'DRIVE', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_PAL_UPD_VCC_3V3_EN_R' lacks attribute 'BUS_KEEPER', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_PAL_VCC_1V1_EN_R' lacks attribute 'SLEW', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_PAL_VCC_1V1_EN_R' lacks attribute 'DRIVE', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_PAL_VCC_1V1_EN_R' lacks attribute 'BUS_KEEPER', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_PAL_WX1860_NRST_R' lacks attribute 'SLEW', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_PAL_WX1860_NRST_R' lacks attribute 'DRIVE', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_PAL_WX1860_NRST_R' lacks attribute 'BUS_KEEPER', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_PAL_WX1860_PERST_R' lacks attribute 'SLEW', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_PAL_WX1860_PERST_R' lacks attribute 'DRIVE', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_PAL_WX1860_PERST_R' lacks attribute 'BUS_KEEPER', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_PWR_88SE9230_P1V0_EN_R' lacks attribute 'SLEW', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_PWR_88SE9230_P1V0_EN_R' lacks attribute 'DRIVE', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_PWR_88SE9230_P1V0_EN_R' lacks attribute 'BUS_KEEPER', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_PWR_88SE9230_P1V8_EN_R' lacks attribute 'SLEW', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_PWR_88SE9230_P1V8_EN_R' lacks attribute 'DRIVE', it's better to set the attribute for port.
W: ConstraintEditor-4042: Port 'o_PWR_88SE9230_P1V8_EN_R' lacks attribute 'BUS_KEEPER', it's better to set the attribute for port.
C: ConstraintEditor-2022: There are some ports' attributes are set to default value, please read [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/prj/Tieta_M/place_route/ports_defalut_attribute.txt(line number:0)] to confirm.
Found 0 error(s), 1 critical warning(s), 333 warning(s), out of 295 constraint(s)
Constraint check end.
Total time(hh:mm:ss) of constraint check : 00:00:00
Elaborate the liberty model.
I: Multithreading enabled for Timing using a maximum of 4 processes.
I: Column Clock Check close.

Placement started.

Stage 1 Pre Global Placement start.
Placement Logic Optimization "Enable".
LUT6D Packing Strategy "3".
Placed fixed group with base inst bmc_cpld_i2c_ram_u0.i2c_slave_bmc_u0.i2c_slave_basic0_u0.io_sda_tri/opit_1 on IOL_10_37.
Placed fixed group with base inst i_BMC_I2C9_PAL_M_SCL1_R_ibuf/opit_1 on IOL_10_31.
Placed fixed group with base inst i_BMC_RESERVE_0_ibuf/opit_1 on IOL_40_10.
Placed fixed group with base inst i_BMC_RESERVE_1_ibuf/opit_1 on IOL_28_10.
Placed fixed group with base inst i_BMC_RESERVE_2_ibuf/opit_1 on IOL_10_39.
Placed fixed group with base inst i_BMC_RESERVE_3_ibuf/opit_1 on IOL_10_199.
Placed fixed group with base inst i_BMC_RESERVE_4_ibuf/opit_1 on IOL_10_58.
Placed fixed group with base inst i_BMC_RESERVE_5_ibuf/opit_1 on IOL_10_40.
Placed fixed group with base inst i_BMC_RESERVE_6_ibuf/opit_1 on IOL_28_8.
Placed fixed group with base inst i_BMC_RESERVE_7_ibuf/opit_1 on IOL_16_8.
Placed fixed group with base inst i_BMC_RESERVE_8_ibuf/opit_1 on IOL_46_7.
Placed fixed group with base inst i_BMC_RESERVE_9_ibuf/opit_1 on IOL_10_241.
Placed fixed group with base inst i_BMC_RESERVE_10_ibuf/opit_1 on IOL_10_214.
Placed fixed group with base inst i_BMC_RESERVE_11_ibuf/opit_1 on IOL_10_182.
Placed fixed group with base inst i_BMC_RESERVE_12_ibuf/opit_1 on IOL_10_158.
Placed fixed group with base inst i_BMC_RESERVE_13_ibuf/opit_1 on IOL_10_148.
Placed fixed group with base inst i_BMC_RESERVE_14_ibuf/opit_1 on IOL_10_115.
Placed fixed group with base inst i_BMC_RESERVE_15_ibuf/opit_1 on IOL_10_122.
Placed fixed group with base inst i_BMC_RESERVE_16_ibuf/opit_1 on IOL_10_201.
Placed fixed group with base inst i_BMC_RESERVE_17_ibuf/opit_1 on IOL_10_146.
Placed fixed group with base inst i_BMC_RESERVE_18_ibuf/opit_1 on IOL_10_152.
Placed fixed group with base inst i_BMC_RESERVE_19_ibuf/opit_1 on IOL_40_7.
Placed fixed group with base inst i_CLK_PAL_IN_25M_ibuf/opit_1 on IOL_70_244.
Placed fixed group with base inst i_CPLD_M_S_EXCHANGE_S2_R_ibuf/opit_1 on IOL_16_243.
Placed fixed group with base inst i_CPLD_M_S_SGPIO1_MISO_ibuf/opit_1 on IOL_10_153.
Placed fixed group with base inst i_CPLD_M_S_SGPIO_MISO_ibuf/opit_1 on IOL_10_208.
Placed fixed group with base inst i_CPU0_BOARD_TEMP_OVER_R_ibuf/opit_1 on IOL_154_208.
Placed fixed group with base inst i_CPU0_D0_BIOS_OVER_ibuf/opit_1 on IOL_154_94.
Placed fixed group with base inst i_CPU0_D0_CRU_RST_OK_ibuf/opit_1 on IOL_154_82.
Placed fixed group with base inst i_CPU0_D0_DOWN_GPIO8_RST_N_ibuf/opit_1 on IOL_154_123.
Placed fixed group with base inst i_CPU0_D0_GPIO_PORT0_R_ibuf/opit_1 on IOL_154_158.
Placed fixed group with base inst i_CPU0_D0_GPIO_PORT1_R_ibuf/opit_1 on IOL_154_152.
Placed fixed group with base inst i_CPU0_D0_GPIO_PORT2_R_ibuf/opit_1 on IOL_154_200.
Placed fixed group with base inst i_CPU0_D0_GPIO_PORT3_R_ibuf/opit_1 on IOL_154_157.
Placed fixed group with base inst i_CPU0_D0_GPIO_PORT4_R_ibuf/opit_1 on IOL_154_148.
Placed fixed group with base inst i_CPU0_D0_GPIO_PORT5_R_ibuf/opit_1 on IOL_154_151.
Placed fixed group with base inst i_CPU0_D0_GPIO_PORT6_R_ibuf/opit_1 on IOL_154_146.
Placed fixed group with base inst i_CPU0_D0_GPIO_PORT7_R_ibuf/opit_1 on IOL_154_79.
Placed fixed group with base inst i_CPU0_D0_GPIO_PORT9_R_ibuf/opit_1 on IOL_154_154.
Placed fixed group with base inst i_CPU0_D0_GPIO_PORT10_R_ibuf/opit_1 on IOL_154_80.
Placed fixed group with base inst i_CPU0_D0_MEMORY_POWER_INT_N_ibuf/opit_1 on IOL_154_183.
Placed fixed group with base inst i_CPU0_D0_PCIE_RST_ibuf/opit_1 on IOL_154_184.
Placed fixed group with base inst i_CPU0_D0_PEU_PREST_0_N_R_ibuf/opit_1 on IOL_154_111.
Placed fixed group with base inst i_CPU0_D0_PEU_PREST_1_N_R_ibuf/opit_1 on IOL_154_153.
Placed fixed group with base inst i_CPU0_D0_PEU_PREST_2_N_R_ibuf/opit_1 on IOL_154_121.
Placed fixed group with base inst i_CPU0_D0_PEU_PREST_3_N_R_ibuf/opit_1 on IOL_154_116.
Placed fixed group with base inst i_CPU0_D0_PWR_CTR0_R_ibuf/opit_1 on IOL_154_145.
Placed fixed group with base inst i_CPU0_D0_PWR_CTR1_R_ibuf/opit_1 on IOL_154_117.
Placed fixed group with base inst i_CPU0_D1_CRU_RST_OK_ibuf/opit_1 on IOL_154_160.
Placed fixed group with base inst i_CPU0_D1_PCIE_RST_ibuf/opit_1 on IOL_154_159.
Placed fixed group with base inst i_CPU0_D1_PEU_PREST_0_N_R_ibuf/opit_1 on IOL_154_187.
Placed fixed group with base inst i_CPU0_D1_PEU_PREST_1_N_R_ibuf/opit_1 on IOL_154_212.
Placed fixed group with base inst i_CPU0_D1_PEU_PREST_2_N_R_ibuf/opit_1 on IOL_154_201.
Placed fixed group with base inst i_CPU0_D1_PEU_PREST_3_N_R_ibuf/opit_1 on IOL_154_211.
Placed fixed group with base inst i_CPU0_D1_SPIO_CS_ibuf/opit_1 on IOL_154_190.
Placed fixed group with base inst i_CPU0_D1_SPIO_MISO_R_ibuf/opit_1 on IOL_154_93.
Placed fixed group with base inst i_CPU0_D1_SPIO_SCK_ibuf/opit_1 on IOL_154_147.
Placed fixed group with base inst i_CPU0_VR8_CAT_FLT_ibuf/opit_1 on IOL_64_242.
Placed fixed group with base inst i_CPU0_VR_ALERT_N_R_ibuf/opit_1 on IOL_34_242.
Placed fixed group with base inst i_CPU1_BOARD_TEMP_OVER_R_ibuf/opit_1 on IOL_154_112.
Placed fixed group with base inst i_CPU1_D0_BIOS_OVER_ibuf/opit_1 on IOL_154_88.
Placed fixed group with base inst i_CPU1_D0_CRU_RST_OK_ibuf/opit_1 on IOL_154_27.
Placed fixed group with base inst i_CPU1_D0_DOWN_GPIO8_RST_N_ibuf/opit_1 on IOL_154_34.
Placed fixed group with base inst i_CPU1_D0_MEMORY_POWER_INT_N_ibuf/opit_1 on IOL_154_28.
Placed fixed group with base inst i_CPU1_D0_PCIE_RST_ibuf/opit_1 on IOL_154_33.
Placed fixed group with base inst i_CPU1_D0_PEU_PREST_0_N_R_ibuf/opit_1 on IOL_154_109.
Placed fixed group with base inst i_CPU1_D0_PEU_PREST_1_N_R_ibuf/opit_1 on IOL_154_92.
Placed fixed group with base inst i_CPU1_D0_PEU_PREST_2_N_R_ibuf/opit_1 on IOL_154_199.
Placed fixed group with base inst i_CPU1_D0_PEU_PREST_3_N_R_ibuf/opit_1 on IOL_154_181.
Placed fixed group with base inst i_CPU1_D0_PWR_CTR0_R_ibuf/opit_1 on IOL_154_91.
Placed fixed group with base inst i_CPU1_D0_PWR_CTR1_R_ibuf/opit_1 on IOL_154_86.
Placed fixed group with base inst i_CPU1_D1_CRU_RST_OK_ibuf/opit_1 on IOL_154_39.
Placed fixed group with base inst i_CPU1_D1_PCIE_RST_ibuf/opit_1 on IOL_154_57.
Placed fixed group with base inst i_CPU1_D1_PEU_PREST_0_N_R_ibuf/opit_1 on IOL_154_50.
Placed fixed group with base inst i_CPU1_D1_PEU_PREST_1_N_R_ibuf/opit_1 on IOL_154_49.
Placed fixed group with base inst i_CPU1_D1_PEU_PREST_2_N_R_ibuf/opit_1 on IOL_154_38.
Placed fixed group with base inst i_CPU1_D1_PEU_PREST_3_N_R_ibuf/opit_1 on IOL_154_55.
Placed fixed group with base inst i_CPU1_D1_PWR_CTR0_R_ibuf/opit_1 on IOL_154_56.
Placed fixed group with base inst i_CPU1_D1_PWR_CTR1_R_ibuf/opit_1 on IOL_154_37.
Placed fixed group with base inst i_CPU1_VR8_CAT_FLT_ibuf/opit_1 on IOL_148_8.
Placed fixed group with base inst i_CPU1_VR_ALERT_N_R_ibuf/opit_1 on IOL_22_10.
Placed fixed group with base inst i_CPU01_TIMER_FORCE_START_ibuf/opit_1 on IOL_154_189.
Placed fixed group with base inst i_FAN0_PRSNT_N_ibuf/opit_1 on IOL_10_27.
Placed fixed group with base inst i_FAN1_PRSNT_N_ibuf/opit_1 on IOL_70_241.
Placed fixed group with base inst i_FAN2_PRSNT_N_ibuf/opit_1 on IOL_118_243.
Placed fixed group with base inst i_FAN3_PRSNT_N_ibuf/opit_1 on IOL_106_10.
Placed fixed group with base inst i_FAN_TACH_0_D_ibuf/opit_1 on IOL_10_28.
Placed fixed group with base inst i_FAN_TACH_1_D_ibuf/opit_1 on IOL_10_51.
Placed fixed group with base inst i_FAN_TACH_2_D_ibuf/opit_1 on IOL_94_241.
Placed fixed group with base inst i_FAN_TACH_3_D_ibuf/opit_1 on IOL_94_242.
Placed fixed group with base inst i_FAN_TACH_4_D_ibuf/opit_1 on IOL_142_244.
Placed fixed group with base inst i_FAN_TACH_5_D_ibuf/opit_1 on IOL_118_241.
Placed fixed group with base inst i_FAN_TACH_6_D_ibuf/opit_1 on IOL_88_8.
Placed fixed group with base inst i_FAN_TACH_7_D_ibuf/opit_1 on IOL_100_9.
Placed fixed group with base inst i_FRONT_PAL_INTRUDER_ibuf/opit_1 on IOL_40_241.
Placed fixed group with base inst i_INTRUDER_CABLE_INST_N_ibuf/opit_1 on IOL_10_243.
Placed fixed group with base inst i_MNG_GPIO_0_PCIE_R_ibuf/opit_1 on IOL_28_242.
Placed fixed group with base inst i_P1V8_STBY_CPLD_PG_ibuf/opit_1 on IOL_52_242.
Placed fixed group with base inst i_PAL_88SE9230_WAKE_N_ibuf/opit_1 on IOL_136_241.
Placed fixed group with base inst i_PAL_BMCUID_BUTTON_R_ibuf/opit_1 on IOL_10_61.
Placed fixed group with base inst i_PAL_BMC_CARD_PRSNT_N_ibuf/opit_1 on IOL_22_7.
Placed fixed group with base inst i_PAL_BMC_INT_N_ibuf/opit_1 on IOL_10_184.
Placed fixed group with base inst i_PAL_BP1_AUX_PG_ibuf/opit_1 on IOL_142_241.
Placed fixed group with base inst i_PAL_BP1_CPU_1P2P_ibuf/opit_1 on IOL_10_244.
Placed fixed group with base inst i_PAL_BP1_PRSNT_N_ibuf/opit_1 on IOL_142_242.
Placed fixed group with base inst i_PAL_BP2_AUX_PG_ibuf/opit_1 on IOL_10_82.
Placed fixed group with base inst i_PAL_BP2_CPU_1P2P_ibuf/opit_1 on IOL_10_112.
Placed fixed group with base inst i_PAL_BP2_PRSNT_N_ibuf/opit_1 on IOL_46_8.
Placed fixed group with base inst i_PAL_CPU0_D0_VPH_1V8_PG_ibuf/opit_1 on IOL_100_241.
Placed fixed group with base inst i_PAL_CPU0_D0_VP_0V9_PG_ibuf/opit_1 on IOL_130_243.
Placed fixed group with base inst i_PAL_CPU0_D1_VPH_1V8_PG_ibuf/opit_1 on IOL_58_241.
Placed fixed group with base inst i_PAL_CPU0_D1_VP_0V9_PG_ibuf/opit_1 on IOL_94_10.
Placed fixed group with base inst i_PAL_CPU0_DDR_VDD_PG_ibuf/opit_1 on IOL_10_200.
Placed fixed group with base inst i_PAL_CPU0_DIMM_PWRGD_F_ibuf/opit_1 on IOL_40_244.
Placed fixed group with base inst i_PAL_CPU0_P1V8_PG_ibuf/opit_1 on IOL_10_211.
Placed fixed group with base inst i_PAL_CPU0_PLL_P1V8_PG_ibuf/opit_1 on IOL_10_212.
Placed fixed group with base inst i_PAL_CPU0_TMP_ALERT_N_ibuf/opit_1 on IOL_112_242.
Placed fixed group with base inst i_PAL_CPU0_VDDQ_P1V1_PG_ibuf/opit_1 on IOL_58_244.
Placed fixed group with base inst i_PAL_CPU0_VDD_VCORE_P0V8_PG_ibuf/opit_1 on IOL_52_243.
Placed fixed group with base inst i_PAL_CPU0_VR_PMALT_R_ibuf/opit_1 on IOL_154_206.
Placed fixed group with base inst i_PAL_CPU1_D0_VPH_1V8_PG_ibuf/opit_1 on IOL_148_10.
Placed fixed group with base inst i_PAL_CPU1_D0_VP_0V9_PG_ibuf/opit_1 on IOL_136_9.
Placed fixed group with base inst i_PAL_CPU1_D1_VPH_1V8_PG_ibuf/opit_1 on IOL_40_9.
Placed fixed group with base inst i_PAL_CPU1_D1_VP_0V9_PG_ibuf/opit_1 on IOL_148_7.
Placed fixed group with base inst i_PAL_CPU1_DDR_VDD_PG_ibuf/opit_1 on IOL_130_8.
Placed fixed group with base inst i_PAL_CPU1_DIMM_PWRGD_F_ibuf/opit_1 on IOL_58_8.
Placed fixed group with base inst i_PAL_CPU1_P1V8_PG_ibuf/opit_1 on IOL_130_7.
Placed fixed group with base inst i_PAL_CPU1_PLL_P1V8_PG_ibuf/opit_1 on IOL_112_7.
Placed fixed group with base inst i_PAL_CPU1_TMP_ALERT_N_ibuf/opit_1 on IOL_52_8.
Placed fixed group with base inst i_PAL_CPU1_VDDQ_P1V1_PG_ibuf/opit_1 on IOL_142_10.
Placed fixed group with base inst i_PAL_CPU1_VDD_VCORE_P0V8_PG_ibuf/opit_1 on IOL_136_7.
Placed fixed group with base inst i_PAL_CPU1_VR_PMALT_R_ibuf/opit_1 on IOL_154_81.
Placed fixed group with base inst i_PAL_DB_GPIO0_R_ibuf/opit_1 on IOL_10_80.
Placed fixed group with base inst i_PAL_DB_GPIO1_R_ibuf/opit_1 on IOL_10_52.
Placed fixed group with base inst i_PAL_DB_GPIO2_R_ibuf/opit_1 on IOL_10_86.
Placed fixed group with base inst i_PAL_DB_GPIO3_R_ibuf/opit_1 on IOL_10_92.
Placed fixed group with base inst i_PAL_DB_GPIO4_R_ibuf/opit_1 on IOL_10_79.
Placed fixed group with base inst i_PAL_DB_GPIO5_R_ibuf/opit_1 on IOL_10_50.
Placed fixed group with base inst i_PAL_DB_ON_N_R_ibuf/opit_1 on IOL_10_38.
Placed fixed group with base inst i_PAL_DB_PRSNT_N_R_ibuf/opit_1 on IOL_10_62.
Placed fixed group with base inst i_PAL_DPLL_GPIO2_R_ibuf/opit_1 on IOL_10_110.
Placed fixed group with base inst i_PAL_DPLL_GPIO3_R_ibuf/opit_1 on IOL_10_116.
Placed fixed group with base inst i_PAL_DPLL_GPIO4_R_ibuf/opit_1 on IOL_10_87.
Placed fixed group with base inst i_PAL_DPLL_GPIO5_R_ibuf/opit_1 on IOL_10_85.
Placed fixed group with base inst i_PAL_DPLL_RRSNT_R_ibuf/opit_1 on IOL_10_121.
Placed fixed group with base inst i_PAL_MAIN_PWR_OK_ibuf/opit_1 on IOL_64_8.
Placed fixed group with base inst i_PAL_P3V3_STBY_PGD_ibuf/opit_1 on IOL_130_9.
Placed fixed group with base inst i_PAL_P5V_STBY_PGD_ibuf/opit_1 on IOL_10_207.
Placed fixed group with base inst i_PAL_P12V_CPU0_VIN_FLTB_ibuf/opit_1 on IOL_64_241.
Placed fixed group with base inst i_PAL_P12V_CPU0_VIN_PG_ibuf/opit_1 on IOL_70_242.
Placed fixed group with base inst i_PAL_P12V_CPU1_VIN_FLTB_ibuf/opit_1 on IOL_112_10.
Placed fixed group with base inst i_PAL_P12V_CPU1_VIN_PG_ibuf/opit_1 on IOL_100_7.
Placed fixed group with base inst i_PAL_P12V_FAN0_FLTB_ibuf/opit_1 on IOL_10_189.
Placed fixed group with base inst i_PAL_P12V_FAN0_PG_ibuf/opit_1 on IOL_10_202.
Placed fixed group with base inst i_PAL_P12V_FAN1_FLTB_ibuf/opit_1 on IOL_94_7.
Placed fixed group with base inst i_PAL_P12V_FAN1_PG_ibuf/opit_1 on IOL_100_242.
Placed fixed group with base inst i_PAL_P12V_FAN2_FLTB_ibuf/opit_1 on IOL_130_241.
Placed fixed group with base inst i_PAL_P12V_FAN2_PG_ibuf/opit_1 on IOL_148_242.
Placed fixed group with base inst i_PAL_P12V_FAN3_FLTB_ibuf/opit_1 on IOL_88_7.
Placed fixed group with base inst i_PAL_P12V_FAN3_PG_ibuf/opit_1 on IOL_88_9.
Placed fixed group with base inst i_PAL_PGD_88SE9230_P1V8_ibuf/opit_1 on IOL_10_25.
Placed fixed group with base inst i_PAL_PGD_88SE9230_VDD1V0_ibuf/opit_1 on IOL_10_8.
Placed fixed group with base inst i_PAL_PGD_P12V_DROOP_ibuf/opit_1 on IOL_106_9.
Placed fixed group with base inst i_PAL_PGD_P12V_STBY_DROOP_ibuf/opit_1 on IOL_112_9.
Placed fixed group with base inst i_PAL_PS1_ACFAIL_ibuf/opit_1 on IOL_46_243.
Placed fixed group with base inst i_PAL_PS1_DCOK_ibuf/opit_1 on IOL_94_8.
Placed fixed group with base inst i_PAL_PS1_PRSNT_ibuf/opit_1 on IOL_106_7.
Placed fixed group with base inst i_PAL_PS1_SMB_ALERT_TO_FPGA_ibuf/opit_1 on IOL_10_33.
Placed fixed group with base inst i_PAL_PS2_ACFAIL_ibuf/opit_1 on IOL_58_243.
Placed fixed group with base inst i_PAL_PS2_DCOK_ibuf/opit_1 on IOL_88_241.
Placed fixed group with base inst i_PAL_PS2_PRSNT_ibuf/opit_1 on IOL_28_243.
Placed fixed group with base inst i_PAL_PS2_SMB_ALERT_TO_FPGA_ibuf/opit_1 on IOL_100_244.
Placed fixed group with base inst i_PAL_REAT_BP_EFUSE_OC_ibuf/opit_1 on IOL_34_244.
Placed fixed group with base inst i_PAL_REAT_BP_EFUSE_PG_ibuf/opit_1 on IOL_10_154.
Placed fixed group with base inst i_PAL_RTC_INTB_ibuf/opit_1 on IOL_136_242.
Placed fixed group with base inst i_PAL_TMP1_ALERT_N_ibuf/opit_1 on IOL_148_241.
Placed fixed group with base inst i_PAL_TMP2_ALERT_N_ibuf/opit_1 on IOL_10_7.
Placed fixed group with base inst i_PAL_TMP3_ALERT_N_ibuf/opit_1 on IOL_22_8.
Placed fixed group with base inst i_PAL_UPD72020_VCC_ALART_ibuf/opit_1 on IOL_106_8.
Placed fixed group with base inst i_PAL_USB_UPD1_OCI1B_ibuf/opit_1 on IOL_46_242.
Placed fixed group with base inst i_PAL_USB_UPD1_OCI2B_ibuf/opit_1 on IOL_22_241.
Placed fixed group with base inst i_PAL_VCC_1V1_PG_ibuf/opit_1 on IOL_28_7.
Placed fixed group with base inst i_SMB_PEHP_CPU0_3V3_ALERT_N_ibuf/opit_1 on IOL_10_109.
Placed fixed group with base inst i_SMB_PEHP_CPU1_3V3_ALERT_N_ibuf/opit_1 on IOL_142_8.
Placed fixed group with base inst i_TPM_MODULE_PRSNT_N_ibuf/opit_1 on IOL_10_213.
Placed fixed group with base inst uart_master_u1.ser_data_tri/opit_1 on IOL_88_244.
Placed fixed group with base inst uart_master_u2.ser_data_tri/opit_1 on IOL_130_10.
Placed fixed group with base inst o_BIOS0_RST_N_R_obuf/opit_1 on IOL_136_8.
Placed fixed group with base inst o_BIOS1_RST_N_R_obuf/opit_1 on IOL_136_244.
Placed fixed group with base inst o_CK440_SS_EN_R_obuf/opit_1 on IOL_118_10.
Placed fixed group with base inst o_CPLD_M_S_EXCHANGE_S1_R_obuf/opit_1 on IOL_16_244.
Placed fixed group with base inst o_CPLD_M_S_EXCHANGE_S3_R_obuf/opit_1 on IOL_16_241.
Placed fixed group with base inst o_CPLD_M_S_EXCHANGE_S4_R_obuf/opit_1 on IOL_10_206.
Placed fixed group with base inst o_CPLD_M_S_EXCHANGE_S5_R_obuf/opit_1 on IOL_10_188.
Placed fixed group with base inst o_CPLD_M_S_SGPIO1_CLK_R/opit_1 on IOL_28_241.
Placed fixed group with base inst o_CPLD_M_S_SGPIO1_LD_N_R/opit_1 on IOL_16_242.
Placed fixed group with base inst o_CPLD_M_S_SGPIO1_MOSI_R/opit_1 on IOL_28_244.
Placed fixed group with base inst o_CPLD_M_S_SGPIO_CLK_R_obuf/opit_1 on IOL_10_190.
Placed fixed group with base inst o_CPLD_M_S_SGPIO_LD_N_R_obuf/opit_1 on IOL_34_243.
Placed fixed group with base inst o_CPLD_M_S_SGPIO_MOSI_R_obuf/opit_1 on IOL_10_242.
Placed fixed group with base inst o_CPU0_D0_SE_RECOVERY_R_obuf/opit_1 on IOL_154_122.
Placed fixed group with base inst o_CPU0_D0_SOFT_SHUTDOWN_INT_N_obuf/opit_1 on IOL_154_124.
Placed fixed group with base inst o_CPU0_D1_SE_RECOVERY_R_obuf/opit_1 on IOL_154_207.
Placed fixed group with base inst o_CPU0_D1_SPIO_MOSI/opit_1 on IOL_154_213.
Placed fixed group with base inst o_CPU0_D0123_SOCKET_ID_R/opit_1 on IOL_154_115.
Placed fixed group with base inst o_CPU0_I2C_TRAN_EN_R_obuf/opit_1 on IOL_154_26.
Placed fixed group with base inst o_CPU0_PE2_RST_N_R_obuf/opit_1 on IOL_142_243.
Placed fixed group with base inst o_CPU0_PE3_RST_N_R_obuf/opit_1 on IOL_88_243.
Placed fixed group with base inst o_CPU0_POR_N_R_obuf/opit_1 on IOL_154_225.
Placed fixed group with base inst o_CPU0_SB_EN_R_obuf/opit_1 on IOL_154_202.
Placed fixed group with base inst o_CPU1_D0_SE_RECOVERY_R_obuf/opit_1 on IOL_154_110.
Placed fixed group with base inst o_CPU1_D0_SOFT_SHUTDOWN_INT_N_obuf/opit_1 on IOL_154_58.
Placed fixed group with base inst o_CPU1_D1_SE_RECOVERY_R_obuf/opit_1 on IOL_154_32.
Placed fixed group with base inst o_CPU1_D0123_SOCKET_ID_R/opit_1 on IOL_154_182.
Placed fixed group with base inst o_CPU1_I2C_TRAN_EN_R_obuf/opit_1 on IOL_154_25.
Placed fixed group with base inst o_CPU1_PE1_RST_N_R_obuf/opit_1 on IOL_100_8.
Placed fixed group with base inst o_CPU1_PE2_RST_N_R_obuf/opit_1 on IOL_100_10.
Placed fixed group with base inst o_CPU1_POR_N_R_obuf/opit_1 on IOL_154_87.
Placed fixed group with base inst o_CPU1_SB_EN_R_obuf/opit_1 on IOL_154_31.
Placed fixed group with base inst o_P1V8_STBY_CPLD_EN_R_obuf/opit_1 on IOL_148_243.
Placed fixed group with base inst o_P5V_USB_MB_DOWN_EN_R_obuf/opit_1 on IOL_22_243.
Placed fixed group with base inst o_P5V_USB_MB_UP_EN_R_obuf/opit_1 on IOL_34_241.
Placed fixed group with base inst o_PAL_88SE9230_RST_N_R_obuf/opit_1 on IOL_64_9.
Placed fixed group with base inst o_PAL_BMC_PERST_N_R_obuf/opit_1 on IOL_16_10.
Placed fixed group with base inst o_PAL_BMC_SRST_R_obuf/opit_1 on IOL_10_157.
Placed fixed group with base inst o_PAL_CK440_PWRDN_N_R_obuf/opit_1 on IOL_70_9.
Placed fixed group with base inst o_PAL_CPU0_D0_VPH_1V8_EN_obuf/opit_1 on IOL_118_244.
Placed fixed group with base inst o_PAL_CPU0_D0_VP_0V9_EN_obuf/opit_1 on IOL_106_243.
Placed fixed group with base inst o_PAL_CPU0_D1_VPH_1V8_EN_obuf/opit_1 on IOL_136_243.
Placed fixed group with base inst o_PAL_CPU0_D1_VP_0V9_EN_obuf/opit_1 on IOL_10_91.
Placed fixed group with base inst o_PAL_CPU0_DDR_VDD_EN_R_obuf/opit_1 on IOL_10_205.
Placed fixed group with base inst o_PAL_CPU0_NVME_ALERT_N_R_tri/opit_1 on IOL_154_188.
Placed fixed group with base inst o_PAL_CPU0_P1V8_EN_R_obuf/opit_1 on IOL_10_223.
Placed fixed group with base inst o_PAL_CPU0_PLL_P1V8_EN_R_obuf/opit_1 on IOL_10_224.
Placed fixed group with base inst o_PAL_CPU0_VDDQ_EN_R_obuf/opit_1 on IOL_64_243.
Placed fixed group with base inst o_PAL_CPU0_VDD_CORE_EN_R_obuf/opit_1 on IOL_52_244.
Placed fixed group with base inst o_PAL_CPU0_VR8_RESET_R_obuf/opit_1 on IOL_64_244.
Placed fixed group with base inst o_PAL_CPU0_VR_SELECT_N_R_obuf/opit_1 on IOL_94_244.
Placed fixed group with base inst o_PAL_CPU1_D0_VPH_1V8_EN_obuf/opit_1 on IOL_136_10.
Placed fixed group with base inst o_PAL_CPU1_D0_VP_0V9_EN_obuf/opit_1 on IOL_118_9.
Placed fixed group with base inst o_PAL_CPU1_D1_VPH_1V8_EN_obuf/opit_1 on IOL_28_9.
Placed fixed group with base inst o_PAL_CPU1_D1_VP_0V9_EN_obuf/opit_1 on IOL_142_9.
Placed fixed group with base inst o_PAL_CPU1_DDR_VDD_EN_R_obuf/opit_1 on IOL_34_10.
Placed fixed group with base inst o_PAL_CPU1_NVME_ALERT_N_R_tri/opit_1 on IOL_154_40.
Placed fixed group with base inst o_PAL_CPU1_P1V8_EN_R_obuf/opit_1 on IOL_70_7.
Placed fixed group with base inst o_PAL_CPU1_PLL_P1V8_EN_R_obuf/opit_1 on IOL_22_9.
Placed fixed group with base inst o_PAL_CPU1_VDDQ_EN_R_obuf/opit_1 on IOL_58_7.
Placed fixed group with base inst o_PAL_CPU1_VDD_CORE_EN_R_obuf/opit_1 on IOL_40_8.
Placed fixed group with base inst o_PAL_CPU1_VR8_RESET_R_obuf/opit_1 on IOL_52_7.
Placed fixed group with base inst o_PAL_CPU1_VR_SELECT_N_R_obuf/opit_1 on IOL_34_8.
Placed fixed group with base inst o_PAL_DPLL_GPIO0_R/opit_1 on IOL_10_151.
Placed fixed group with base inst o_PAL_DPLL_GPIO1_R/opit_1 on IOL_10_181.
Placed fixed group with base inst o_PAL_DPLL_INIT_R/opit_1 on IOL_10_117.
Placed fixed group with base inst o_PAL_DPLL_RESET_R/opit_1 on IOL_10_118.
Placed fixed group with base inst o_PAL_FAN0_PWM_R_obuf/opit_1 on IOL_130_242.
Placed fixed group with base inst o_PAL_FAN1_PWM_R_obuf/opit_1 on IOL_106_242.
Placed fixed group with base inst o_PAL_FAN2_PWM_R_obuf/opit_1 on IOL_46_9.
Placed fixed group with base inst o_PAL_FAN3_PWM_R_obuf/opit_1 on IOL_46_10.
Placed fixed group with base inst o_PAL_FAN_FAIL_LED0_R_tri/opit_1 on IOL_94_243.
Placed fixed group with base inst o_PAL_FAN_FAIL_LED1_R_tri/opit_1 on IOL_112_244.
Placed fixed group with base inst o_PAL_FAN_FAIL_LED2_R_tri/opit_1 on IOL_52_10.
Placed fixed group with base inst o_PAL_FAN_FAIL_LED3_R_tri/opit_1 on IOL_64_10.
Placed fixed group with base inst o_PAL_FAN_NRML_LED0_R_tri/opit_1 on IOL_112_243.
Placed fixed group with base inst o_PAL_FAN_NRML_LED1_R_tri/opit_1 on IOL_100_243.
Placed fixed group with base inst o_PAL_FAN_NRML_LED2_R_tri/opit_1 on IOL_52_9.
Placed fixed group with base inst o_PAL_FAN_NRML_LED3_R_tri/opit_1 on IOL_58_9.
Placed fixed group with base inst o_PAL_P3V3_STBY_RST_R_tri/opit_1 on IOL_70_8.
Placed fixed group with base inst o_PAL_P5V_STBY_EN_R_obuf/opit_1 on IOL_10_88.
Placed fixed group with base inst o_PAL_P12V_CPU0_VIN_EN_R_obuf/opit_1 on IOL_106_244.
Placed fixed group with base inst o_PAL_P12V_CPU1_VIN_EN_R_obuf/opit_1 on IOL_88_10.
Placed fixed group with base inst o_PAL_P12V_DISCHARGE_R_tri/opit_1 on IOL_70_10.
Placed fixed group with base inst o_PAL_P12V_FAN0_EN_R_tri/opit_1 on IOL_22_244.
Placed fixed group with base inst o_PAL_P12V_FAN1_EN_R_tri/opit_1 on IOL_106_241.
Placed fixed group with base inst o_PAL_P12V_FAN2_EN_R_tri/opit_1 on IOL_148_244.
Placed fixed group with base inst o_PAL_P12V_FAN3_EN_R_tri/opit_1 on IOL_34_9.
Placed fixed group with base inst o_PAL_P12V_RISER1_VIN_EN_R_obuf/opit_1 on IOL_10_187.
Placed fixed group with base inst o_PAL_P12V_RISER2_VIN_EN_R_obuf/opit_1 on IOL_10_145.
Placed fixed group with base inst o_PAL_PS1_P12V_ON_R_obuf/opit_1 on IOL_70_243.
Placed fixed group with base inst o_PAL_PS2_P12V_ON_R_obuf/opit_1 on IOL_10_9.
Placed fixed group with base inst o_PAL_PVCC_HPMOS_CPU_EN_R_obuf/opit_1 on IOL_46_244.
Placed fixed group with base inst o_PAL_PWR_LOM_EN_R_obuf/opit_1 on IOL_16_7.
Placed fixed group with base inst o_PAL_REAT_BP_EFUSE_EN_R_obuf/opit_1 on IOL_46_241.
Placed fixed group with base inst o_PAL_RISER1_PWR_EN_R_obuf/opit_1 on IOL_130_244.
Placed fixed group with base inst o_PAL_RISER2_PWR_EN_R_obuf/opit_1 on IOL_34_7.
Placed fixed group with base inst o_PAL_RISER2_SWITCH_EN/opit_1 on IOL_112_241.
Placed fixed group with base inst o_PAL_RST_CPU0_VPP_N_R_obuf/opit_1 on IOL_112_8.
Placed fixed group with base inst o_PAL_RST_CPU1_VPP_N_R_obuf/opit_1 on IOL_10_26.
Placed fixed group with base inst o_PAL_RTC_SELECT_N_obuf/opit_1 on IOL_148_9.
Placed fixed group with base inst o_PAL_SYS_EEPROM_BYPASS_N_R/opit_1 on IOL_58_10.
Placed fixed group with base inst o_PAL_UPD_VCC_3V3_EN_R_obuf/opit_1 on IOL_52_241.
Placed fixed group with base inst o_PAL_VCC_1V1_EN_R_obuf/opit_1 on IOL_10_49.
Placed fixed group with base inst o_PAL_WX1860_NRST_R/opit_1 on IOL_10_55.
Placed fixed group with base inst o_PAL_WX1860_PERST_R/opit_1 on IOL_10_34.
Placed fixed group with base inst o_PWR_88SE9230_P1V0_EN_R_obuf/opit_1 on IOL_10_10.
Placed fixed group with base inst o_PWR_88SE9230_P1V8_EN_R_obuf/opit_1 on IOL_16_9.
Placed fixed inst BKCL_auto_0 on BKCL_1_126
Placed fixed inst BKCL_auto_1 on BKCL_70_246
Placed fixed inst BKCL_auto_2 on BKCL_156_140
Placed fixed inst BKCL_auto_3 on BKCL_122_0
Placed fixed inst BKCL_auto_4 on BKCL_82_0
Placed fixed inst BKCL_auto_5 on BKCL_31_1
DRCP Convert Loc Constraint successful.
AutoDRC Flow for Design Check Start.
AutoDRC Flow for Design Check End.
AutoDRCFlow Time(s) cpu = 0h:0m:0s ; process cpu(s) = 0h:0m:0s ; realtime = 0h:0m:0s.
Mapping instance GRS_INST/grs_ccs to CCS_10_162.
Design Utilization : 35%.
Planning Before Place "Disable".

Stage 1.1 GP placement start.
Stage: before init GP | Time (s): real = 0h:0m:6s ; cpu = 0h:0m:3s ; process = 0h:0m:4s | Memory (MB): curr = 291.679688 ; peak = 291.683594 | Checksum: 5F3F2CFB45403E4C
[GP] Placement Decongestion Mode 1.
I: Multithreading enabled for place using a maximum of 4 processes.
[GP] Placement Initial Method "Quad".
[GP] Recovery Analysis in GP "Enable".
Init coarse delay table.
Read place coarse delay table takes 0.05 sec.
build place dedicate switch graph takes 0.22 sec
[GP] Init timing API takes 0.87 sec.
[GP] Init GP graph takes 0.99 sec.
Device graph total memory: 3.70626163 MB
[GP] GP graph memory: 18.71274853 MB
[GP] Read position from netlist take 1 msec
[GP] Total node move: 114332.00, average node move: 44.59
[GP] Timing analysis take 0.392000 secs.
[GP] MarginTNSS=0, TNSS=0, WSS=7415
[GP] Place thread size: 4
[GP] Node size: 3499, net size: 3033
[GP] Design graph total memory: 12.11550236 MB
[GP] Timing analysis take 0.085000 secs.
[GP] MarginTNSS=0, TNSS=0, WSS=9216
[GP] Step 0 take 0.181 secs: WL=6678.99 OF=0.818611
[GP] Timing analysis take 0.060000 secs.
[GP] MarginTNSS=0, TNSS=0, WSS=9189
[GP] Step 1 take 0.563 secs: WL=6905.08 OF=0.757976
[GP] Timing analysis take 0.075000 secs.
[GP] MarginTNSS=0, TNSS=0, WSS=9239
[GP] Step 2 take 0.395 secs: WL=7131.94 OF=0.688633
[GP] Timing analysis take 0.051000 secs.
[GP] MarginTNSS=0, TNSS=0, WSS=9276
[GP] Step 3 take 0.354 secs: WL=7228.92 OF=0.630494
[GP] Timing analysis take 0.060000 secs.
[GP] MarginTNSS=0, TNSS=0, WSS=9195
[GP] Step 4 take 0.417 secs: WL=7354.79 OF=0.581193
[GP] Timing analysis take 0.053000 secs.
[GP] MarginTNSS=0, TNSS=0, WSS=9190
[GP] Step 5 take 0.355 secs: WL=7476.70 OF=0.533625
[GP] Timing analysis take 0.050000 secs.
[GP] MarginTNSS=0, TNSS=0, WSS=9189
[GP] Step 6 take 0.325 secs: WL=7451.32 OF=0.478351
[GP] Timing analysis take 0.039000 secs.
[GP] MarginTNSS=0, TNSS=0, WSS=9189
[GP] Step 7 take 0.308 secs: WL=7496.10 OF=0.419710
[GP] Timing analysis take 0.094000 secs.
[GP] MarginTNSS=0, TNSS=0, WSS=9059
[GP] Step 8 take 0.463 secs: WL=7526.17 OF=0.353118
[GP] Timing analysis take 0.063000 secs.
[GP] MarginTNSS=0, TNSS=0, WSS=9059
[GP] Step 9 take 0.416 secs: WL=7534.82 OF=0.285057
[GP] Timing analysis take 0.104000 secs.
[GP] MarginTNSS=0, TNSS=0, WSS=9186
[GP] Step 10 take 0.537 secs: WL=7574.19 OF=0.224710
[GP] Timing analysis take 0.048000 secs.
[GP] MarginTNSS=0, TNSS=0, WSS=9207
[GP] Step 11 take 0.433 secs: WL=7648.11 OF=0.178568
[GP] Timing analysis take 0.055000 secs.
[GP] MarginTNSS=0, TNSS=0, WSS=9179
[GP] Step 12 take 0.323 secs: WL=7764.23 OF=0.132354
[GP] Timing analysis take 0.073000 secs.
[GP] MarginTNSS=0, TNSS=0, WSS=9207
[GP] Step 13 take 0.424 secs: WL=7934.56 OF=0.090574
[GP] Timing analysis take 0.041000 secs.
[GP] MarginTNSS=0, TNSS=0, WSS=9196
[GP] Final best WL=8052.742466 OF=0.072912, totally takes 5.767000 secs, run timing analysis 16 times totally takes 1.343000 secs.
[GP] Total node move: 134915.02, average node move: 52.62
[GP] Placer use memory: 3.39268112 MB
[GP] GP graph memory: 18.86665440 MB
Stage: after clock region global placement | Performance: WL = 8386 ; TNS = 0 ; WNS = 9196 | Time (s): real = 0h:0m:13s ; cpu = 0h:0m:8s ; process = 0h:0m:18s | Memory (MB): curr = 362.320313 ; peak = 390.730469 | Checksum: 539E28E8798627A4

Stage 1.2 Base clock placement start.
Mapping instance pll_inst/u_pll_e2/goppll to PLL_11_20.
Mapping instance clkbufg_0/gopclkbufg to USCMDC_79_152.
Mapping instance clkbufg_1/gopclkbufg to USCMDC_79_153.
Stage: after Base clock placement | Time (s): real = 0h:0m:13s ; cpu = 0h:0m:8s ; process = 0h:0m:18s | Memory (MB): curr = 364.742188 ; peak = 390.730469

Stage: after pre global placement | Performance: WL = 8386 ; TNS = 0 ; WNS = 9196 | Time (s): real = 0h:0m:13s ; cpu = 0h:0m:8s ; process = 0h:0m:18s | Memory (MB): curr = 364.761719 ; peak = 390.730469 | Checksum: 539E28E8798627A4

Stage 2 Global Placement start.

Stage 2.1 Fixed placement start.
Placed fixed instance GRS_INST/grs_ccs on CCS_10_162.
Placed fixed instance clkbufg_0/gopclkbufg on USCMDC_79_152.
Placed fixed instance clkbufg_1/gopclkbufg on USCMDC_79_153.
Placed fixed instance pll_inst/u_pll_e2/goppll on PLL_11_20.
Stage: after Fixed placement | Time (s): real = 0h:0m:13s ; cpu = 0h:0m:8s ; process = 0h:0m:18s | Memory (MB): curr = 364.839844 ; peak = 390.730469


Stage 2.2 Process placement start.
DRC Placement Start.
DRC final successful.
DRCP Time(s) cpu = 0h:0m:0s ; process cpu(s) = 0h:0m:0s ; realtime = 0h:0m:0s.
DRC Placement End.
AutoDRCFlow Time(s) cpu = 0h:0m:0s ; process cpu(s) = 0h:0m:0s ; realtime = 0h:0m:0s.
Stage: after Process placement | Time (s): real = 0h:0m:14s ; cpu = 0h:0m:9s ; process = 0h:0m:19s | Memory (MB): curr = 366.074219 ; peak = 390.730469


Stage 2.3 IO placement start.
First map gop timing takes 0.00 sec
The average distance in IO place is 0.000000.
Stage: after IO placement | Time (s): real = 0h:0m:14s ; cpu = 0h:0m:9s ; process = 0h:0m:19s | Memory (MB): curr = 367.710938 ; peak = 390.730469


Stage 2.4 Post Process placement start.
Stage: after Post Process placement | Time (s): real = 0h:0m:14s ; cpu = 0h:0m:9s ; process = 0h:0m:19s | Memory (MB): curr = 367.718750 ; peak = 390.730469

Design Utilization : 35%.

Stage 2.5 GP placement start.
Stage: before global placement | Performance: WL = 8505 | Time (s): real = 0h:0m:14s ; cpu = 0h:0m:9s ; process = 0h:0m:19s | Memory (MB): curr = 367.734375 ; peak = 390.730469 | Checksum: C648E09EE19B06E
I: Multithreading enabled for place using a maximum of 4 processes.
Stage: before init GP | Time (s): real = 0h:0m:14s ; cpu = 0h:0m:9s ; process = 0h:0m:19s | Memory (MB): curr = 367.734375 ; peak = 390.730469 | Checksum: C648E09EE19B06E
[GP] Init timing API takes 0.00 sec.
[GP] Init GP graph takes 0.16 sec.
Device graph total memory: 3.70626163 MB
[GP] GP graph memory: 18.80577946 MB
[GP] Read position from netlist take 0 msec
[GP] Timing analysis take 0.136000 secs.
[GP] MarginTNSS=0, TNSS=0, WSS=9196
[GP] Place thread size: 4
[GP] Node size: 3496, net size: 3033
[GP] Design graph total memory: 12.20227718 MB
[GP] Timing analysis take 0.048000 secs.
[GP] MarginTNSS=0, TNSS=0, WSS=9196
[GP] Step 0 take 0.089 secs: WL=7786.48 OF=0.159735
[GP] Timing analysis take 0.044000 secs.
[GP] MarginTNSS=0, TNSS=0, WSS=9179
[GP] Step 1 take 0.240 secs: WL=7650.06 OF=0.212879
[GP] Timing analysis take 0.093000 secs.
[GP] MarginTNSS=0, TNSS=0, WSS=9179
[GP] Step 2 take 0.554 secs: WL=7741.84 OF=0.171241
[GP] Timing analysis take 0.059000 secs.
[GP] MarginTNSS=0, TNSS=0, WSS=9179
[GP] Step 3 take 0.415 secs: WL=7876.31 OF=0.128419
[GP] Timing analysis take 0.055000 secs.
[GP] MarginTNSS=0, TNSS=0, WSS=9191
[GP] Step 4 take 0.452 secs: WL=8045.12 OF=0.088428
[GP] Timing analysis take 0.106000 secs.
[GP] MarginTNSS=0, TNSS=0, WSS=9196
[GP] Final best WL=8135.623013 OF=0.072241, totally takes 2.044000 secs, run timing analysis 7 times totally takes 0.541000 secs.
[GP] Total node move: 1548.89, average node move: 0.61
[GP] Placer use memory: 3.72632980 MB
[GP] GP graph memory: 18.86640263 MB
Stage: after global placement | Performance: WL = 8455 ; TNS = 0 ; WNS = 9196 | Time (s): real = 0h:0m:16s ; cpu = 0h:0m:11s ; process = 0h:0m:24s | Memory (MB): curr = 373.632813 ; peak = 402.343750 | Checksum: 654EDE8A1DAE2ACA

Stage 3 Post Global Placement start.

Stage 3.1 Macro placement start.
Early Place Macro "Global".
Auto Dispose Macro Object "Enable".
Stage: after macro cell placement | Performance: WL = 8455 | Time (s): real = 0h:0m:17s ; cpu = 0h:0m:11s ; process = 0h:0m:24s | Memory (MB): curr = 374.062500 ; peak = 402.343750 | Checksum: 654EDE8A1DAE2ACA

Design Utilization : 35%.

Stage 3.2 GP placement start.
Stage: before post global placement | Performance: WL = 8455 | Time (s): real = 0h:0m:17s ; cpu = 0h:0m:11s ; process = 0h:0m:24s | Memory (MB): curr = 374.070313 ; peak = 402.343750 | Checksum: 654EDE8A1DAE2ACA
I: Multithreading enabled for place using a maximum of 4 processes.
Stage: before init GP | Time (s): real = 0h:0m:17s ; cpu = 0h:0m:11s ; process = 0h:0m:24s | Memory (MB): curr = 374.070313 ; peak = 402.343750 | Checksum: 654EDE8A1DAE2ACA
[GP] Init timing API takes 0.00 sec.
[GP] Init GP graph takes 0.14 sec.
Device graph total memory: 3.70626163 MB
[GP] GP graph memory: 18.80577946 MB
[GP] Read position from netlist take 1 msec
[GP] Place thread size: 4
[GP] Node size: 3496, net size: 3033
[GP] Design graph total memory: 12.20227718 MB
[GP] Timing analysis take 0.160000 secs.
[GP] MarginTNSS=0, TNSS=0, WSS=9196
[GP] Step 0 take 0.206 secs: WL=8106.91 OF=0.088552
[GP] Timing analysis take 0.066000 secs.
[GP] MarginTNSS=0, TNSS=0, WSS=9179
[GP] Step 1 take 0.469 secs: WL=7890.87 OF=0.117332
[GP] Timing analysis take 0.049000 secs.
[GP] MarginTNSS=0, TNSS=0, WSS=9199
[GP] Step 2 take 0.291 secs: WL=8070.80 OF=0.080962
[GP] Timing analysis take 0.062000 secs.
[GP] MarginTNSS=0, TNSS=0, WSS=9199
[GP] Final best WL=8105.097283 OF=0.074858, totally takes 1.134000 secs, run timing analysis 4 times totally takes 0.337000 secs.
[GP] Total node move: 1026.52, average node move: 0.40
[GP] Placer use memory: 3.72056198 MB
[GP] GP graph memory: 18.86640263 MB
Stage: post global placement | Performance: WL = 8431 ; TNS = 0 ; WNS = 9199 | Time (s): real = 0h:0m:18s ; cpu = 0h:0m:12s ; process = 0h:0m:27s | Memory (MB): curr = 377.406250 ; peak = 407.097656 | Checksum: 5B23130DAA6FBCCD

Stage 4 Legalization start.
The average distance in LP is 0.240978, max distance is 3, variance is 0.277846.
Stage: after legalization | Performance: WL = 9685 | Time (s): real = 0h:0m:19s ; cpu = 0h:0m:12s ; process = 0h:0m:28s | Memory (MB): curr = 380.675781 ; peak = 407.097656 | Checksum: 53B70231F7D8225

Stage 5 Timing-driven DP start.

Stage 5.1 Replication placement start.
Design Cells Duplication "Enable".
Recovery Analysis in RP "Disable".
Worst slack before Replication Place is 9332, TNS before Replication Place is 0. 
Stage: after replication placement | Performance: WL = 9685 | Time (s): real = 0h:0m:19s ; cpu = 0h:0m:12s ; process = 0h:0m:29s | Memory (MB): curr = 403.832031 ; peak = 409.187500 | Checksum: 53B70231F7D8225
Recovery Analysis in DP "Disable".
RefinePlacement Mode "Bump".

Stage 5.2 DP placement start.
Legalized cost 9332.000000.
RefinePlacement Cluster "Enable".
RefinePlacement Iteration "20".
The detailed placement ends at 0th iteration.
Stage: after DP placement | Time (s): real = 0h:0m:19s ; cpu = 0h:0m:12s ; process = 0h:0m:29s | Memory (MB): curr = 404.839844 ; peak = 425.464844

Stage: after detailed placement | Performance: WL = 9685 ; TNS = 0 ; WNS = 9332 | Time (s): real = 0h:0m:19s ; cpu = 0h:0m:12s ; process = 0h:0m:29s | Memory (MB): curr = 404.855469 ; peak = 425.464844 | Checksum: 53B70231F7D8225
Worst slack is 9332, TNS after placement is 0.

Congestion analysis started.
I: Start printing congestion info.
I: Finish printing congestion info.
Congestion analysis takes 0.19 sec.



Device Utilization Summary :
+----------------------------------------------------------------------------+
| Device Type                      | Used     | Available     | Util(%)     
+----------------------------------------------------------------------------+
| CLMA                             | 316      | 592           | 54          
| + FF                             | 852      | 3552          | 24          
| + LUT                            | 879      | 2368          | 38          
|   + LUT as Logic                 | 879      |               |             
|   + LUT as Const                 | 0        |               |             
|   + LUT as Bypass                | 0        |               |             
| CLMS                             | 463      | 888           | 53          
| + FF                             | 1086     | 5328          | 21          
| + LUT                            | 1186     | 3552          | 34          
|   + LUT as Logic                 | 1186     |               |             
|   + LUT as Memory                | 0        |               |             
|     + LUT as Distributed RAM     | 0        |               |             
|   + LUT as Const                 | 0        |               |             
|   + LUT as Bypass                | 0        |               |             
| IO                               | 295      | 336           | 88          
| + IOBD                           | 21       | 21            | 100         
| + IOBR                           | 36       | 42            | 86          
| + IOBS                           | 238      | 273           | 88          
| BKCL                             | 6        | 6             | 100         
| CCS                              | 1        | 1             | 100         
| CLKDIV                           | 0        | 4             | 0           
| CLKDLY                           | 0        | 8             | 0           
| DLL                              | 0        | 2             | 0           
| DRM                              | 0        | 26            | 0           
| HARD0N1                          | 0        | 936           | 0           
| IOCKBRG                          | 0        | 2             | 0           
| IOCKGATE                         | 0        | 4             | 0           
| + IOCKGATE as Bypass             | 0        |               |             
| IOLDLYS                          | 133      | 252           | 53          
| IOLDLY                           | 54       | 84            | 65          
| IOL                              | 295      | 336           | 88          
| ISERDES                          | 0        | 21            | 0           
| LDO                              | 0        | 2             | 0           
| OSC                              | 0        | 1             | 0           
| OSERDES                          | 0        | 21            | 0           
| PLLINMUXD                        | 1        | 2             | 50          
| + PLLINMUXD as Bypass            | 0        |               |             
| PLL                              | 1        | 2             | 50          
| USCMDC                           | 2        | 8             | 25          
| + USCMDC as Bypass               | 0        |               |             
| USCMD                            | 0        | 2             | 0           
| + USCMD as Bypass                | 0        |               |             
| USSMBUF                          | 0        | 8             | 0           
| + USSMBUF as Bypass              | 0        |               |             
+----------------------------------------------------------------------------+

Action place: Export DB successfully.
Placement done.
Total placement takes 10.55 sec.
Finished placement.
Design 'Tieta_Feiteng_1001_top' has been placed successfully.
Action place: Real time elapsed is 0h:0m:21s
Action place: CPU time elapsed is 0h:0m:14s
Action place: Process CPU time elapsed is 0h:0m:31s
Action place: Peak memory pool usage is 597 MB

Current time: Wed Feb 11 11:23:02 2026
