{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1567548816331 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1567548816340 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 03 17:13:36 2019 " "Processing started: Tue Sep 03 17:13:36 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1567548816340 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567548816340 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Part1 -c Part1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Part1 -c Part1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567548816340 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1567548817391 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1567548817391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part1.v 7 7 " "Found 7 design units, including 7 entities, in source file part1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Part1 " "Found entity 1: Part1" {  } { { "Part1.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 2/Fitzmorris Part1/Part1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567548829357 ""} { "Info" "ISGN_ENTITY_NAME" "2 fourfa " "Found entity 2: fourfa" {  } { { "Part1.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 2/Fitzmorris Part1/Part1.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567548829357 ""} { "Info" "ISGN_ENTITY_NAME" "3 checknine " "Found entity 3: checknine" {  } { { "Part1.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 2/Fitzmorris Part1/Part1.v" 67 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567548829357 ""} { "Info" "ISGN_ENTITY_NAME" "4 fa " "Found entity 4: fa" {  } { { "Part1.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 2/Fitzmorris Part1/Part1.v" 76 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567548829357 ""} { "Info" "ISGN_ENTITY_NAME" "5 btod " "Found entity 5: btod" {  } { { "Part1.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 2/Fitzmorris Part1/Part1.v" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567548829357 ""} { "Info" "ISGN_ENTITY_NAME" "6 mux2to1 " "Found entity 6: mux2to1" {  } { { "Part1.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 2/Fitzmorris Part1/Part1.v" 108 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567548829357 ""} { "Info" "ISGN_ENTITY_NAME" "7 decoder " "Found entity 7: decoder" {  } { { "Part1.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 2/Fitzmorris Part1/Part1.v" 117 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567548829357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567548829357 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "a Part1.v(120) " "Verilog HDL Implicit Net warning at Part1.v(120): created implicit net for \"a\"" {  } { { "Part1.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 2/Fitzmorris Part1/Part1.v" 120 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567548829358 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "b Part1.v(121) " "Verilog HDL Implicit Net warning at Part1.v(121): created implicit net for \"b\"" {  } { { "Part1.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 2/Fitzmorris Part1/Part1.v" 121 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567548829358 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c Part1.v(122) " "Verilog HDL Implicit Net warning at Part1.v(122): created implicit net for \"c\"" {  } { { "Part1.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 2/Fitzmorris Part1/Part1.v" 122 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567548829358 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "d Part1.v(123) " "Verilog HDL Implicit Net warning at Part1.v(123): created implicit net for \"d\"" {  } { { "Part1.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 2/Fitzmorris Part1/Part1.v" 123 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567548829359 ""}
{ "Warning" "WSGN_EDA_NO_LMF" "Custom " "EDA synthesis tool is specified as \"Custom\", but Library Mapping File is not specified" {  } {  } 0 12162 "EDA synthesis tool is specified as \"%1!s!\", but Library Mapping File is not specified" 0 0 "Analysis & Synthesis" 0 -1 1567548829400 ""}
{ "Warning" "WSGN_EDA_NO_VCC" "Custom " "EDA synthesis tool is specified as \"Custom\", but VCC is not specified" {  } {  } 0 12163 "EDA synthesis tool is specified as \"%1!s!\", but VCC is not specified" 0 0 "Analysis & Synthesis" 0 -1 1567548829400 ""}
{ "Warning" "WSGN_EDA_NO_GND" "Custom " "EDA synthesis tool is specified as \"Custom\", but GND is not specified" {  } {  } 0 12164 "EDA synthesis tool is specified as \"%1!s!\", but GND is not specified" 0 0 "Analysis & Synthesis" 0 -1 1567548829400 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Part1 " "Elaborating entity \"Part1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1567548829405 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "er1 Part1.v(6) " "Verilog HDL warning at Part1.v(6): object er1 used but never assigned" {  } { { "Part1.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 2/Fitzmorris Part1/Part1.v" 6 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1567548829406 "|Part1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "er1 0 Part1.v(6) " "Net \"er1\" at Part1.v(6) has no driver or initial value, using a default initial value '0'" {  } { { "Part1.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 2/Fitzmorris Part1/Part1.v" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1567548829407 "|Part1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[8\] Part1.v(3) " "Output port \"LEDR\[8\]\" at Part1.v(3) has no driver" {  } { { "Part1.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 2/Fitzmorris Part1/Part1.v" 3 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1567548829407 "|Part1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[6..5\] Part1.v(3) " "Output port \"LEDR\[6..5\]\" at Part1.v(3) has no driver" {  } { { "Part1.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 2/Fitzmorris Part1/Part1.v" 3 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1567548829407 "|Part1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fourfa fourfa:ffa1 " "Elaborating entity \"fourfa\" for hierarchy \"fourfa:ffa1\"" {  } { { "Part1.v" "ffa1" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 2/Fitzmorris Part1/Part1.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567548829418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fa fourfa:ffa1\|fa:fa1 " "Elaborating entity \"fa\" for hierarchy \"fourfa:ffa1\|fa:fa1\"" {  } { { "Part1.v" "fa1" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 2/Fitzmorris Part1/Part1.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567548829426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "btod btod:btod1 " "Elaborating entity \"btod\" for hierarchy \"btod:btod1\"" {  } { { "Part1.v" "btod1" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 2/Fitzmorris Part1/Part1.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567548829437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder decoder:d1 " "Elaborating entity \"decoder\" for hierarchy \"decoder:d1\"" {  } { { "Part1.v" "d1" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 2/Fitzmorris Part1/Part1.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567548829448 ""}
{ "Warning" "WSGN_EDA_NO_LMF" "Custom " "EDA synthesis tool is specified as \"Custom\", but Library Mapping File is not specified" {  } {  } 0 12162 "EDA synthesis tool is specified as \"%1!s!\", but Library Mapping File is not specified" 0 0 "Analysis & Synthesis" 0 -1 1567548829893 ""}
{ "Warning" "WSGN_EDA_NO_VCC" "Custom " "EDA synthesis tool is specified as \"Custom\", but VCC is not specified" {  } {  } 0 12163 "EDA synthesis tool is specified as \"%1!s!\", but VCC is not specified" 0 0 "Analysis & Synthesis" 0 -1 1567548829893 ""}
{ "Warning" "WSGN_EDA_NO_GND" "Custom " "EDA synthesis tool is specified as \"Custom\", but GND is not specified" {  } {  } 0 12164 "EDA synthesis tool is specified as \"%1!s!\", but GND is not specified" 0 0 "Analysis & Synthesis" 0 -1 1567548829893 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "Part1.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 2/Fitzmorris Part1/Part1.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1567548829994 "|Part1|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "Part1.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 2/Fitzmorris Part1/Part1.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1567548829994 "|Part1|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "Part1.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 2/Fitzmorris Part1/Part1.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1567548829994 "|Part1|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "Part1.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 2/Fitzmorris Part1/Part1.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1567548829994 "|Part1|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "Part1.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 2/Fitzmorris Part1/Part1.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1567548829994 "|Part1|HEX1[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1567548829994 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1567548830070 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1567548830547 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567548830547 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "Part1.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 2/Fitzmorris Part1/Part1.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1567548830582 "|Part1|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1567548830582 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "66 " "Implemented 66 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1567548830582 ""} { "Info" "ICUT_CUT_TM_OPINS" "24 " "Implemented 24 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1567548830582 ""} { "Info" "ICUT_CUT_TM_LCELLS" "32 " "Implemented 32 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1567548830582 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1567548830582 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 23 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4760 " "Peak virtual memory: 4760 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1567548830599 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 03 17:13:50 2019 " "Processing ended: Tue Sep 03 17:13:50 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1567548830599 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1567548830599 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1567548830599 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1567548830599 ""}
