$version Generated by VerilatedVcd $end
$date Sat Jan  7 20:48:17 2023 $end
$timescale 1s $end

 $scope module TOP $end
  $var wire  1 # clk $end
  $var wire  1 $ en $end
  $var wire  3 % out_q [2:0] $end
  $scope module AddCounter $end
   $var wire  1 # clk $end
   $var wire  1 $ en $end
   $var wire  3 % out_q [2:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#1
0#
1$
b000 %
#2
1#
b001 %
#3
0#
#4
1#
b010 %
#5
0#
#6
1#
b011 %
#7
0#
#8
1#
b100 %
#9
0#
#10
1#
b101 %
#11
0#
#12
1#
b110 %
#13
0#
#14
1#
b111 %
#15
0#
#16
1#
b000 %
#17
0#
#18
1#
b001 %
#19
0#
#20
1#
b010 %
#21
0#
#22
1#
b011 %
#23
0#
#24
1#
b100 %
#25
0#
#26
1#
b101 %
#27
0#
#28
1#
b110 %
#29
0#
#30
1#
b111 %
#31
0#
#32
1#
b000 %
#33
0#
0$
#34
1#
#35
0#
#36
1#
#37
0#
#38
1#
#39
0#
#40
1#
#41
0#
#42
1#
#43
0#
#44
1#
#45
0#
#46
1#
#47
0#
#48
1#
#49
0#
#50
1#
#51
0#
#52
1#
#53
0#
#54
1#
#55
0#
#56
1#
#57
0#
#58
1#
#59
0#
#60
1#
#61
0#
#62
1#
#63
0#
#64
1#
#65
