<?xml version="1.0" encoding="UTF-8"?>
<module id="EWRAP" HW_revision="" XML_version="1" description="EMAC Control Module (spec version: 1.06)">
     <register id="EWCTL" acronym="EWCTL" offset="0x4" width="32" description="EMAC Wrapper Control Register ">
<bitfield id="_RESV_1" width="31" begin="31" end="1" resetval="0" description="Reserved " range="" rwaccess="N"></bitfield>
<bitfield id="INTEN" width="1" begin="0" end="0" resetval="0" description="Controls the EMAC/MDIO interrupt generation to the CPU" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="EMAC and MDIO interrupts are disabled" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="EMAC and MDIO interrupts are enabled" />
</bitfield>
</register>
     <register id="EWINTTCNT" acronym="EWINTTCNT" offset="0x8" width="32" description="EMAC Control Module Interrupt Timer Count Register ">
<bitfield id="_RESV_1" width="15" begin="31" end="17" resetval="0" description="Reserved " range="" rwaccess="N"></bitfield>
<bitfield id="EWINTTCNT" width="17" begin="16" end="0" resetval="0" description="Interrupt timer count" range="0-1FFFFh" rwaccess="RW"></bitfield>
</register>
</module>
