(set-info :Origin "This instance was generated by: BanditFuzz-- an RL fuzzer for SMT solvers" )
(set-info :Author "Joe Scott, Fed Mora, Vijay Ganesh" )
(set-info :Contact "Joe Scott, joseph.scott@uwaterloo.ca")
(set-logic QF_BV)
(declare-const bool_0 Bool)
(declare-const bool_1 Bool)
(declare-const bool_2 Bool)
(declare-const bool_3 Bool)
(declare-const bool_4 Bool)
(declare-const bv_0 (_ BitVec 32))
(declare-const bv_1 (_ BitVec 32))
(declare-const bv_2 (_ BitVec 32))
(declare-const bv_3 (_ BitVec 32))
(declare-const bv_4 (_ BitVec 32))
(assert (bvuge (bvsub (bvnand #xc4dbdba7  bv_3) (bvnor #x065923ce  bv_1)) (bvsrem (bvsrem bv_1 bv_2) (bvsmod #x9c1c4d93  #x874cb72f ))))
(assert (=> (bvult (bvmul bv_1 #x4f39862a ) (bvshl #x64cb53ef  bv_0)) (bvuge (bvsub bv_2 bv_3) (bvsub #xd622257b  bv_1))))
(assert (bvsgt (bvand (bvsrem bv_3 #x5d2853d9 ) (bvudiv bv_1 #xb7b371c3 )) (bvashr (bvsub #x955c69c0  #x0ab67778 ) (bvudiv bv_1 #xe580002f ))))
(assert (and (bvult (bvudiv bv_1 #xe25ba158 ) (bvnand bv_3 bv_3)) (bvslt (bvlshr #x91fee322  bv_0) (bvadd #x2c1351ab  #xdc741744 ))))
(assert (bvsge (bvudiv (bvnor #x4c04d362  bv_4) (bvmul #xff71f0a6  #xfad9f7b7 )) (bvsrem (bvor bv_0 bv_3) (bvxnor bv_1 bv_1))))
(check-sat)
(exit)
