/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire [20:0] _04_;
  wire [7:0] _05_;
  wire [3:0] _06_;
  reg [3:0] _07_;
  wire [3:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [40:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [5:0] celloutsig_0_17z;
  wire [7:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [2:0] celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire [3:0] celloutsig_0_22z;
  wire [13:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_29z;
  wire [17:0] celloutsig_0_2z;
  wire [4:0] celloutsig_0_30z;
  wire celloutsig_0_32z;
  wire [3:0] celloutsig_0_35z;
  wire celloutsig_0_37z;
  wire [18:0] celloutsig_0_38z;
  wire [3:0] celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire [13:0] celloutsig_0_40z;
  wire celloutsig_0_42z;
  wire celloutsig_0_43z;
  wire [4:0] celloutsig_0_44z;
  wire [2:0] celloutsig_0_48z;
  wire celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire celloutsig_0_53z;
  wire celloutsig_0_5z;
  wire [7:0] celloutsig_0_61z;
  wire celloutsig_0_6z;
  wire celloutsig_0_72z;
  wire [5:0] celloutsig_0_73z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [12:0] celloutsig_1_0z;
  wire celloutsig_1_18z;
  wire [12:0] celloutsig_1_19z;
  wire [6:0] celloutsig_1_1z;
  wire [13:0] celloutsig_1_2z;
  wire [17:0] celloutsig_1_3z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_11z = ~celloutsig_0_5z;
  assign celloutsig_0_37z = ~((celloutsig_0_17z[3] | celloutsig_0_23z[4]) & (celloutsig_0_30z[2] | celloutsig_0_24z));
  assign celloutsig_0_53z = ~((celloutsig_0_49z | celloutsig_0_18z[7]) & (_02_ | celloutsig_0_48z[2]));
  assign celloutsig_0_5z = ~((celloutsig_0_1z[1] | _03_) & (celloutsig_0_4z | celloutsig_0_2z[10]));
  assign celloutsig_0_14z = ~((celloutsig_0_8z | celloutsig_0_4z) & (celloutsig_0_7z | celloutsig_0_1z[0]));
  assign celloutsig_0_16z = ~((celloutsig_0_1z[2] | celloutsig_0_11z) & (celloutsig_0_13z | celloutsig_0_13z));
  reg [7:0] _14_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _14_ <= 8'h00;
    else _14_ <= in_data[85:78];
  assign { _05_[7:4], _03_, _05_[2:0] } = _14_;
  reg [20:0] _15_;
  always_ff @(negedge celloutsig_1_19z[0], posedge clkin_data[32])
    if (clkin_data[32]) _15_ <= 21'h000000;
    else _15_ <= { celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_2z };
  assign { _04_[20:15], _00_, _04_[13], _01_, _04_[11:0] } = _15_;
  reg [3:0] _16_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[32])
    if (!clkin_data[32]) _16_ <= 4'h0;
    else _16_ <= { celloutsig_0_12z[40], celloutsig_0_14z, celloutsig_0_14z, celloutsig_0_7z };
  assign { _06_[3:1], _02_ } = _16_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[32])
    if (clkin_data[32]) _07_ <= 4'h0;
    else _07_ <= { _05_[6:4], celloutsig_0_13z };
  assign celloutsig_0_35z = celloutsig_0_30z[4:1] & celloutsig_0_2z[5:2];
  assign celloutsig_0_38z = { celloutsig_0_18z, celloutsig_0_37z, celloutsig_0_30z, celloutsig_0_30z } & { celloutsig_0_18z[4:0], celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_10z, celloutsig_0_24z, celloutsig_0_13z, celloutsig_0_17z };
  assign celloutsig_0_61z = { celloutsig_0_35z[2:0], celloutsig_0_13z, celloutsig_0_10z } & { celloutsig_0_23z[4:2], celloutsig_0_44z };
  assign celloutsig_0_18z = { _05_[7:4], _03_, _05_[2:0] } & { celloutsig_0_12z[35:29], celloutsig_0_12z[13] };
  assign celloutsig_0_2z = { in_data[40:26], celloutsig_0_1z } & in_data[17:0];
  assign celloutsig_0_39z = celloutsig_0_10z / { 1'h1, celloutsig_0_12z[12:10] };
  assign celloutsig_1_3z = { celloutsig_1_2z[10:0], celloutsig_1_1z } / { 1'h1, celloutsig_1_0z[4:1], celloutsig_1_0z };
  assign celloutsig_0_3z = celloutsig_0_2z >= celloutsig_0_2z;
  assign celloutsig_0_8z = { _05_[4], _03_, celloutsig_0_4z, celloutsig_0_6z } <= { celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_7z };
  assign celloutsig_1_7z = celloutsig_1_0z[5:2] || celloutsig_1_2z[8:5];
  assign celloutsig_0_21z = { _04_[18:15], _00_, _04_[13], _01_, _04_[11:3], celloutsig_0_15z, celloutsig_0_10z } || { celloutsig_0_12z[11], celloutsig_0_16z, celloutsig_0_3z, celloutsig_0_19z, celloutsig_0_16z, celloutsig_0_1z, celloutsig_0_18z, celloutsig_0_10z, celloutsig_0_15z };
  assign celloutsig_0_25z = { celloutsig_0_12z[35], celloutsig_0_15z, celloutsig_0_22z } || { _05_[7:4], _03_, celloutsig_0_14z };
  assign celloutsig_0_32z = { celloutsig_0_12z[32:30], celloutsig_0_15z } < { _06_[3:1], _02_ };
  assign celloutsig_0_13z = { in_data[11:8], celloutsig_0_1z, celloutsig_0_3z } < in_data[20:13];
  assign celloutsig_0_15z = { in_data[71:67], celloutsig_0_8z, celloutsig_0_1z } < celloutsig_0_2z[8:0];
  assign celloutsig_0_4z = celloutsig_0_2z[8] & ~(_05_[2]);
  assign celloutsig_0_49z = celloutsig_0_43z & ~(celloutsig_0_37z);
  assign celloutsig_0_6z = in_data[74] & ~(celloutsig_0_2z[8]);
  assign celloutsig_0_72z = celloutsig_0_4z & ~(celloutsig_0_11z);
  assign celloutsig_1_6z = celloutsig_1_0z[11] & ~(celloutsig_1_2z[4]);
  assign celloutsig_0_19z = celloutsig_0_13z & ~(celloutsig_0_4z);
  assign celloutsig_0_24z = celloutsig_0_10z[3] & ~(celloutsig_0_19z);
  assign celloutsig_1_1z = celloutsig_1_0z[10:4] % { 1'h1, celloutsig_1_0z[10:5] };
  assign celloutsig_0_42z = { celloutsig_0_12z[35], celloutsig_0_24z, celloutsig_0_32z, celloutsig_0_6z, celloutsig_0_25z, celloutsig_0_7z } !== { _07_[2:0], celloutsig_0_19z, celloutsig_0_19z, celloutsig_0_14z };
  assign celloutsig_1_19z = ~ { celloutsig_1_0z[11:0], celloutsig_1_6z };
  assign celloutsig_0_30z = { celloutsig_0_21z, celloutsig_0_16z, celloutsig_0_21z, celloutsig_0_29z, celloutsig_0_13z } | { _07_, celloutsig_0_5z };
  assign celloutsig_0_43z = & celloutsig_0_38z[17:0];
  assign celloutsig_0_26z = & { _02_, _06_[3:1], celloutsig_0_6z };
  assign celloutsig_0_29z = & { celloutsig_0_21z, celloutsig_0_12z[33:27] };
  assign celloutsig_0_7z = | in_data[43:30];
  assign celloutsig_1_18z = | { celloutsig_1_7z, celloutsig_1_3z[9:8] };
  assign celloutsig_0_40z = { _01_, _04_[11:1], celloutsig_0_6z, celloutsig_0_6z } >> { celloutsig_0_2z[15], celloutsig_0_19z, celloutsig_0_11z, celloutsig_0_17z, celloutsig_0_30z };
  assign celloutsig_0_22z = celloutsig_0_2z[17:14] >> celloutsig_0_10z;
  assign celloutsig_0_1z = in_data[52:50] <<< in_data[41:39];
  assign celloutsig_1_0z = in_data[170:158] ~^ in_data[179:167];
  assign celloutsig_0_23z = { celloutsig_0_22z, celloutsig_0_17z, celloutsig_0_22z } ~^ in_data[85:72];
  assign celloutsig_0_44z = { celloutsig_0_39z[2:0], celloutsig_0_26z, celloutsig_0_7z } ^ { celloutsig_0_25z, _06_[3:1], _02_ };
  assign celloutsig_0_48z = { celloutsig_0_40z[3:2], celloutsig_0_29z } ^ { _03_, _05_[2], celloutsig_0_42z };
  assign celloutsig_0_73z = { in_data[41:37], celloutsig_0_8z } ^ { celloutsig_0_61z[5:1], celloutsig_0_53z };
  assign celloutsig_1_2z = { celloutsig_1_0z[6:0], celloutsig_1_1z } ^ { celloutsig_1_0z[12], celloutsig_1_0z };
  assign celloutsig_0_10z = { celloutsig_0_4z, celloutsig_0_8z, celloutsig_0_4z, celloutsig_0_8z } ^ { _00_, _04_[13], _01_, _04_[11] };
  assign celloutsig_0_17z = celloutsig_0_12z[10:5] ^ { celloutsig_0_1z[1], celloutsig_0_10z, celloutsig_0_15z };
  assign { celloutsig_0_12z[8], celloutsig_0_12z[28:26], celloutsig_0_12z[40:29], celloutsig_0_12z[13:9], celloutsig_0_12z[7:0] } = ~ { celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_2z, _05_[7:4], _03_, _05_[2:0] };
  assign { _04_[14], _04_[12] } = { _00_, _01_ };
  assign _05_[3] = _03_;
  assign _06_[0] = _02_;
  assign celloutsig_0_12z[25:14] = celloutsig_0_12z[40:29];
  assign { out_data[128], out_data[108:96], out_data[32], out_data[5:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_72z, celloutsig_0_73z };
endmodule
