$date
	Sun Oct 23 06:57:41 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#651665
b100 !
1"
#651666
b100 &
b100 %
1$
#651667
0"
#651670
b10 &
b10 %
#651674
b1 &
b1 %
1#
#651678
b0 &
0#
b0 %
0$
#1611835
b10101 !
1"
#1611838
b10101 &
b10101 %
1$
#1611839
0"
#1611842
b1000000 &
b1000000 %
#1611846
b100000 &
b100000 %
#1611850
b10000 &
b10000 %
#1611854
b1000 &
b1000 %
#1611858
b100 &
b100 %
#1611862
b10 &
b10 %
#1611866
b1 &
b1 %
1#
#1611870
b0 &
0#
b0 %
0$
#2695786
b10100 &
b10100 %
1$
b10100 !
1"
#2695787
0"
#2695790
b1010 &
b1010 %
#2695794
b101 &
b101 %
#2695798
b10000 &
b10000 %
#2695802
b1000 &
b1000 %
#2695806
b100 &
b100 %
#2695810
b10 &
b10 %
#2695814
b1 &
1#
b1 %
#2695818
b0 &
b0 %
0#
0$
#4500012
