{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1625557922530 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1625557922538 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 06 15:52:02 2021 " "Processing started: Tue Jul 06 15:52:02 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1625557922538 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625557922538 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sync_oscillator -c sync_oscillator " "Command: quartus_map --read_settings_files=on --write_settings_files=off sync_oscillator -c sync_oscillator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625557922538 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1625557922924 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1625557922925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbendch/sync_oscillator_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file testbendch/sync_oscillator_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 sync_oscillator_tb " "Found entity 1: sync_oscillator_tb" {  } { { "testbendch/sync_oscillator_tb.v" "" { Text "H:/my_workshop/learn_fpga/Exercises/TEST/sync_oscillator/testbendch/sync_oscillator_tb.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625557931019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625557931019 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 sync_oscillator.v(11) " "Verilog HDL Expression warning at sync_oscillator.v(11): truncated literal to match 4 bits" {  } { { "rtl/sync_oscillator.v" "" { Text "H:/my_workshop/learn_fpga/Exercises/TEST/sync_oscillator/rtl/sync_oscillator.v" 11 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1625557931023 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "sync_oscillator.v(8) " "Verilog HDL information at sync_oscillator.v(8): always construct contains both blocking and non-blocking assignments" {  } { { "rtl/sync_oscillator.v" "" { Text "H:/my_workshop/learn_fpga/Exercises/TEST/sync_oscillator/rtl/sync_oscillator.v" 8 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1625557931023 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 sync_oscillator.v(21) " "Verilog HDL Expression warning at sync_oscillator.v(21): truncated literal to match 4 bits" {  } { { "rtl/sync_oscillator.v" "" { Text "H:/my_workshop/learn_fpga/Exercises/TEST/sync_oscillator/rtl/sync_oscillator.v" 21 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1625557931023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sync_oscillator.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sync_oscillator.v" { { "Info" "ISGN_ENTITY_NAME" "1 sync_oscillator " "Found entity 1: sync_oscillator" {  } { { "rtl/sync_oscillator.v" "" { Text "H:/my_workshop/learn_fpga/Exercises/TEST/sync_oscillator/rtl/sync_oscillator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625557931024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625557931024 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sync_oscillator " "Elaborating entity \"sync_oscillator\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1625557931046 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "9 " "Implemented 9 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1625557931201 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1625557931201 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6 " "Implemented 6 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1625557931201 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1625557931201 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "H:/my_workshop/learn_fpga/Exercises/TEST/sync_oscillator/output_files/sync_oscillator.map.smsg " "Generated suppressed messages file H:/my_workshop/learn_fpga/Exercises/TEST/sync_oscillator/output_files/sync_oscillator.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625557931218 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "574 " "Peak virtual memory: 574 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1625557931228 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 06 15:52:11 2021 " "Processing ended: Tue Jul 06 15:52:11 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1625557931228 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1625557931228 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1625557931228 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1625557931228 ""}
