#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Dec  4 19:53:00 2023
# Process ID: 13864
# Current directory: C:/vitis_project/project_Lab_final/project_Lab_final.runs/impl_1
# Command line: vivado.exe -log mcs_top_complete.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source mcs_top_complete.tcl -notrace
# Log file: C:/vitis_project/project_Lab_final/project_Lab_final.runs/impl_1/mcs_top_complete.vdi
# Journal file: C:/vitis_project/project_Lab_final/project_Lab_final.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source mcs_top_complete.tcl -notrace
Command: link_design -top mcs_top_complete -part xc7a100tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-454] Reading design checkpoint 'c:/vitis_project/project_Lab_final/project_Lab_final.srcs/sources_1/ip/mmcm_fpro/mmcm_fpro.dcp' for cell 'clk_mmcm_unit'
INFO: [Project 1-454] Reading design checkpoint 'c:/vitis_project/project_Lab_final/project_Lab_final.srcs/sources_1/ip/cpu_1/cpu.dcp' for cell 'cpu_unit'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.136 . Memory (MB): peak = 1040.539 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 607 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/vitis_project/project_Lab_final/project_Lab_final.srcs/sources_1/ip/mmcm_fpro/mmcm_fpro_board.xdc] for cell 'clk_mmcm_unit/inst'
Finished Parsing XDC File [c:/vitis_project/project_Lab_final/project_Lab_final.srcs/sources_1/ip/mmcm_fpro/mmcm_fpro_board.xdc] for cell 'clk_mmcm_unit/inst'
Parsing XDC File [c:/vitis_project/project_Lab_final/project_Lab_final.srcs/sources_1/ip/mmcm_fpro/mmcm_fpro.xdc] for cell 'clk_mmcm_unit/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/vitis_project/project_Lab_final/project_Lab_final.srcs/sources_1/ip/mmcm_fpro/mmcm_fpro.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/vitis_project/project_Lab_final/project_Lab_final.srcs/sources_1/ip/mmcm_fpro/mmcm_fpro.xdc:57]
get_clocks: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1753.359 ; gain = 574.539
Finished Parsing XDC File [c:/vitis_project/project_Lab_final/project_Lab_final.srcs/sources_1/ip/mmcm_fpro/mmcm_fpro.xdc] for cell 'clk_mmcm_unit/inst'
Parsing XDC File [c:/vitis_project/project_Lab_final/project_Lab_final.srcs/sources_1/ip/cpu_1/bd_0/ip/ip_0/bd_3914_microblaze_I_0.xdc] for cell 'cpu_unit/inst/microblaze_I/U0'
Finished Parsing XDC File [c:/vitis_project/project_Lab_final/project_Lab_final.srcs/sources_1/ip/cpu_1/bd_0/ip/ip_0/bd_3914_microblaze_I_0.xdc] for cell 'cpu_unit/inst/microblaze_I/U0'
Parsing XDC File [c:/vitis_project/project_Lab_final/project_Lab_final.srcs/sources_1/ip/cpu_1/bd_0/ip/ip_1/bd_3914_rst_0_0_board.xdc] for cell 'cpu_unit/inst/rst_0/U0'
Finished Parsing XDC File [c:/vitis_project/project_Lab_final/project_Lab_final.srcs/sources_1/ip/cpu_1/bd_0/ip/ip_1/bd_3914_rst_0_0_board.xdc] for cell 'cpu_unit/inst/rst_0/U0'
Parsing XDC File [c:/vitis_project/project_Lab_final/project_Lab_final.srcs/sources_1/ip/cpu_1/bd_0/ip/ip_1/bd_3914_rst_0_0.xdc] for cell 'cpu_unit/inst/rst_0/U0'
Finished Parsing XDC File [c:/vitis_project/project_Lab_final/project_Lab_final.srcs/sources_1/ip/cpu_1/bd_0/ip/ip_1/bd_3914_rst_0_0.xdc] for cell 'cpu_unit/inst/rst_0/U0'
Parsing XDC File [c:/vitis_project/project_Lab_final/project_Lab_final.srcs/sources_1/ip/cpu_1/bd_0/ip/ip_2/bd_3914_ilmb_0.xdc] for cell 'cpu_unit/inst/ilmb/U0'
Finished Parsing XDC File [c:/vitis_project/project_Lab_final/project_Lab_final.srcs/sources_1/ip/cpu_1/bd_0/ip/ip_2/bd_3914_ilmb_0.xdc] for cell 'cpu_unit/inst/ilmb/U0'
Parsing XDC File [c:/vitis_project/project_Lab_final/project_Lab_final.srcs/sources_1/ip/cpu_1/bd_0/ip/ip_3/bd_3914_dlmb_0.xdc] for cell 'cpu_unit/inst/dlmb/U0'
Finished Parsing XDC File [c:/vitis_project/project_Lab_final/project_Lab_final.srcs/sources_1/ip/cpu_1/bd_0/ip/ip_3/bd_3914_dlmb_0.xdc] for cell 'cpu_unit/inst/dlmb/U0'
Parsing XDC File [c:/vitis_project/project_Lab_final/project_Lab_final.srcs/sources_1/ip/cpu_1/bd_0/ip/ip_7/bd_3914_iomodule_0_0_board.xdc] for cell 'cpu_unit/inst/iomodule_0/U0'
Finished Parsing XDC File [c:/vitis_project/project_Lab_final/project_Lab_final.srcs/sources_1/ip/cpu_1/bd_0/ip/ip_7/bd_3914_iomodule_0_0_board.xdc] for cell 'cpu_unit/inst/iomodule_0/U0'
Parsing XDC File [c:/vitis_project/project_Lab_final/project_Lab_final.srcs/sources_1/ip/cpu_1/cpu_board.xdc] for cell 'cpu_unit/inst'
Finished Parsing XDC File [c:/vitis_project/project_Lab_final/project_Lab_final.srcs/sources_1/ip/cpu_1/cpu_board.xdc] for cell 'cpu_unit/inst'
Parsing XDC File [C:/vitis_project/project_Lab_final/project_Lab_final.srcs/constrs_1/imports/M15 to M18 - Complete System/Nexys4_DDR_chu.xdc]
WARNING: [Vivado 12-584] No ports matched 'sd_reset'. [C:/vitis_project/project_Lab_final/project_Lab_final.srcs/constrs_1/imports/M15 to M18 - Complete System/Nexys4_DDR_chu.xdc:174]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/vitis_project/project_Lab_final/project_Lab_final.srcs/constrs_1/imports/M15 to M18 - Complete System/Nexys4_DDR_chu.xdc:174]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sd_sclk'. [C:/vitis_project/project_Lab_final/project_Lab_final.srcs/constrs_1/imports/M15 to M18 - Complete System/Nexys4_DDR_chu.xdc:175]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/vitis_project/project_Lab_final/project_Lab_final.srcs/constrs_1/imports/M15 to M18 - Complete System/Nexys4_DDR_chu.xdc:175]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sd_mosi'. [C:/vitis_project/project_Lab_final/project_Lab_final.srcs/constrs_1/imports/M15 to M18 - Complete System/Nexys4_DDR_chu.xdc:176]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/vitis_project/project_Lab_final/project_Lab_final.srcs/constrs_1/imports/M15 to M18 - Complete System/Nexys4_DDR_chu.xdc:176]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sd_miso'. [C:/vitis_project/project_Lab_final/project_Lab_final.srcs/constrs_1/imports/M15 to M18 - Complete System/Nexys4_DDR_chu.xdc:177]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/vitis_project/project_Lab_final/project_Lab_final.srcs/constrs_1/imports/M15 to M18 - Complete System/Nexys4_DDR_chu.xdc:177]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sd_ss_n'. [C:/vitis_project/project_Lab_final/project_Lab_final.srcs/constrs_1/imports/M15 to M18 - Complete System/Nexys4_DDR_chu.xdc:180]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/vitis_project/project_Lab_final/project_Lab_final.srcs/constrs_1/imports/M15 to M18 - Complete System/Nexys4_DDR_chu.xdc:180]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jb_top[1]'. [C:/vitis_project/project_Lab_final/project_Lab_final.srcs/constrs_1/imports/M15 to M18 - Complete System/Nexys4_DDR_chu.xdc:237]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/vitis_project/project_Lab_final/project_Lab_final.srcs/constrs_1/imports/M15 to M18 - Complete System/Nexys4_DDR_chu.xdc:237]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jb_top[2]'. [C:/vitis_project/project_Lab_final/project_Lab_final.srcs/constrs_1/imports/M15 to M18 - Complete System/Nexys4_DDR_chu.xdc:238]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/vitis_project/project_Lab_final/project_Lab_final.srcs/constrs_1/imports/M15 to M18 - Complete System/Nexys4_DDR_chu.xdc:238]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jb_top[3]'. [C:/vitis_project/project_Lab_final/project_Lab_final.srcs/constrs_1/imports/M15 to M18 - Complete System/Nexys4_DDR_chu.xdc:239]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/vitis_project/project_Lab_final/project_Lab_final.srcs/constrs_1/imports/M15 to M18 - Complete System/Nexys4_DDR_chu.xdc:239]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jb_top[4]'. [C:/vitis_project/project_Lab_final/project_Lab_final.srcs/constrs_1/imports/M15 to M18 - Complete System/Nexys4_DDR_chu.xdc:240]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/vitis_project/project_Lab_final/project_Lab_final.srcs/constrs_1/imports/M15 to M18 - Complete System/Nexys4_DDR_chu.xdc:240]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jb_btm[7]'. [C:/vitis_project/project_Lab_final/project_Lab_final.srcs/constrs_1/imports/M15 to M18 - Complete System/Nexys4_DDR_chu.xdc:241]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/vitis_project/project_Lab_final/project_Lab_final.srcs/constrs_1/imports/M15 to M18 - Complete System/Nexys4_DDR_chu.xdc:241]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jb_btm[8]'. [C:/vitis_project/project_Lab_final/project_Lab_final.srcs/constrs_1/imports/M15 to M18 - Complete System/Nexys4_DDR_chu.xdc:242]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/vitis_project/project_Lab_final/project_Lab_final.srcs/constrs_1/imports/M15 to M18 - Complete System/Nexys4_DDR_chu.xdc:242]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jb_btm[9]'. [C:/vitis_project/project_Lab_final/project_Lab_final.srcs/constrs_1/imports/M15 to M18 - Complete System/Nexys4_DDR_chu.xdc:243]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/vitis_project/project_Lab_final/project_Lab_final.srcs/constrs_1/imports/M15 to M18 - Complete System/Nexys4_DDR_chu.xdc:243]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jb_btm[10]'. [C:/vitis_project/project_Lab_final/project_Lab_final.srcs/constrs_1/imports/M15 to M18 - Complete System/Nexys4_DDR_chu.xdc:244]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/vitis_project/project_Lab_final/project_Lab_final.srcs/constrs_1/imports/M15 to M18 - Complete System/Nexys4_DDR_chu.xdc:244]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jc_top[1]'. [C:/vitis_project/project_Lab_final/project_Lab_final.srcs/constrs_1/imports/M15 to M18 - Complete System/Nexys4_DDR_chu.xdc:251]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/vitis_project/project_Lab_final/project_Lab_final.srcs/constrs_1/imports/M15 to M18 - Complete System/Nexys4_DDR_chu.xdc:251]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jc_top[2]'. [C:/vitis_project/project_Lab_final/project_Lab_final.srcs/constrs_1/imports/M15 to M18 - Complete System/Nexys4_DDR_chu.xdc:252]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/vitis_project/project_Lab_final/project_Lab_final.srcs/constrs_1/imports/M15 to M18 - Complete System/Nexys4_DDR_chu.xdc:252]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jc_top[3]'. [C:/vitis_project/project_Lab_final/project_Lab_final.srcs/constrs_1/imports/M15 to M18 - Complete System/Nexys4_DDR_chu.xdc:253]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/vitis_project/project_Lab_final/project_Lab_final.srcs/constrs_1/imports/M15 to M18 - Complete System/Nexys4_DDR_chu.xdc:253]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jc_top[4]'. [C:/vitis_project/project_Lab_final/project_Lab_final.srcs/constrs_1/imports/M15 to M18 - Complete System/Nexys4_DDR_chu.xdc:254]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/vitis_project/project_Lab_final/project_Lab_final.srcs/constrs_1/imports/M15 to M18 - Complete System/Nexys4_DDR_chu.xdc:254]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jc_btm[7]'. [C:/vitis_project/project_Lab_final/project_Lab_final.srcs/constrs_1/imports/M15 to M18 - Complete System/Nexys4_DDR_chu.xdc:255]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/vitis_project/project_Lab_final/project_Lab_final.srcs/constrs_1/imports/M15 to M18 - Complete System/Nexys4_DDR_chu.xdc:255]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jc_btm[8]'. [C:/vitis_project/project_Lab_final/project_Lab_final.srcs/constrs_1/imports/M15 to M18 - Complete System/Nexys4_DDR_chu.xdc:256]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/vitis_project/project_Lab_final/project_Lab_final.srcs/constrs_1/imports/M15 to M18 - Complete System/Nexys4_DDR_chu.xdc:256]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jc_btm[9]'. [C:/vitis_project/project_Lab_final/project_Lab_final.srcs/constrs_1/imports/M15 to M18 - Complete System/Nexys4_DDR_chu.xdc:257]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/vitis_project/project_Lab_final/project_Lab_final.srcs/constrs_1/imports/M15 to M18 - Complete System/Nexys4_DDR_chu.xdc:257]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jc_btm[10]'. [C:/vitis_project/project_Lab_final/project_Lab_final.srcs/constrs_1/imports/M15 to M18 - Complete System/Nexys4_DDR_chu.xdc:258]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/vitis_project/project_Lab_final/project_Lab_final.srcs/constrs_1/imports/M15 to M18 - Complete System/Nexys4_DDR_chu.xdc:258]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jd_top[1]'. [C:/vitis_project/project_Lab_final/project_Lab_final.srcs/constrs_1/imports/M15 to M18 - Complete System/Nexys4_DDR_chu.xdc:266]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/vitis_project/project_Lab_final/project_Lab_final.srcs/constrs_1/imports/M15 to M18 - Complete System/Nexys4_DDR_chu.xdc:266]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jd_top[2]'. [C:/vitis_project/project_Lab_final/project_Lab_final.srcs/constrs_1/imports/M15 to M18 - Complete System/Nexys4_DDR_chu.xdc:267]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/vitis_project/project_Lab_final/project_Lab_final.srcs/constrs_1/imports/M15 to M18 - Complete System/Nexys4_DDR_chu.xdc:267]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jd_top[3]'. [C:/vitis_project/project_Lab_final/project_Lab_final.srcs/constrs_1/imports/M15 to M18 - Complete System/Nexys4_DDR_chu.xdc:268]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/vitis_project/project_Lab_final/project_Lab_final.srcs/constrs_1/imports/M15 to M18 - Complete System/Nexys4_DDR_chu.xdc:268]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jd_top[4]'. [C:/vitis_project/project_Lab_final/project_Lab_final.srcs/constrs_1/imports/M15 to M18 - Complete System/Nexys4_DDR_chu.xdc:269]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/vitis_project/project_Lab_final/project_Lab_final.srcs/constrs_1/imports/M15 to M18 - Complete System/Nexys4_DDR_chu.xdc:269]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jd_btm[7]'. [C:/vitis_project/project_Lab_final/project_Lab_final.srcs/constrs_1/imports/M15 to M18 - Complete System/Nexys4_DDR_chu.xdc:270]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/vitis_project/project_Lab_final/project_Lab_final.srcs/constrs_1/imports/M15 to M18 - Complete System/Nexys4_DDR_chu.xdc:270]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jd_btm[8]'. [C:/vitis_project/project_Lab_final/project_Lab_final.srcs/constrs_1/imports/M15 to M18 - Complete System/Nexys4_DDR_chu.xdc:271]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/vitis_project/project_Lab_final/project_Lab_final.srcs/constrs_1/imports/M15 to M18 - Complete System/Nexys4_DDR_chu.xdc:271]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jd_btm[9]'. [C:/vitis_project/project_Lab_final/project_Lab_final.srcs/constrs_1/imports/M15 to M18 - Complete System/Nexys4_DDR_chu.xdc:272]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/vitis_project/project_Lab_final/project_Lab_final.srcs/constrs_1/imports/M15 to M18 - Complete System/Nexys4_DDR_chu.xdc:272]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jd_btm[10]'. [C:/vitis_project/project_Lab_final/project_Lab_final.srcs/constrs_1/imports/M15 to M18 - Complete System/Nexys4_DDR_chu.xdc:273]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/vitis_project/project_Lab_final/project_Lab_final.srcs/constrs_1/imports/M15 to M18 - Complete System/Nexys4_DDR_chu.xdc:273]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/vitis_project/project_Lab_final/project_Lab_final.srcs/constrs_1/imports/M15 to M18 - Complete System/Nexys4_DDR_chu.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'mcs_top_complete'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: c:/vitis_project/project_Lab_final/project_Lab_final.srcs/sources_1/ip/cpu_1/bd_0/ip/ip_0/data/mb_bootloop_le.elf 
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1753.359 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 196 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 3 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 81 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 64 instances
  RAM64M => RAM64M (RAMD64E(x4)): 24 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 24 instances

12 Infos, 29 Warnings, 29 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1753.359 ; gain = 1020.543
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.666 . Memory (MB): peak = 1753.359 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
Ending Cache Timing Information Task | Checksum: 1ad4a3aff

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.328 . Memory (MB): peak = 1770.383 ; gain = 17.023

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 2 inverter(s) to 19 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 2291c3b47

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.464 . Memory (MB): peak = 1956.297 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 98 cells and removed 125 cells
INFO: [Opt 31-1021] In phase Retarget, 2 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1fd4b7507

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.513 . Memory (MB): peak = 1956.297 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 5 cells and removed 17 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 21b0ef343

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.916 . Memory (MB): peak = 1956.297 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 531 cells

Phase 4 BUFG optimization
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common MMCM/DPLL/XPLL driver.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common driver.
INFO: [Opt 31-1092] Phase BUFG optimization transformed 0 BUFG(s) to MBUFG(s).
Phase 4 BUFG optimization | Checksum: 21b0ef343

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1956.297 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 21b0ef343

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1956.297 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1ade27809

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1956.297 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              98  |             125  |                                              2  |
|  Constant propagation         |               5  |              17  |                                              0  |
|  Sweep                        |               1  |             531  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1956.297 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 12d8a4340

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1956.297 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.067 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 127 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 36 WE to EN ports
Number of BRAM Ports augmented: 9 newly gated: 36 Total Ports: 254
Ending PowerOpt Patch Enables Task | Checksum: 1635f8d44

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.349 . Memory (MB): peak = 2330.098 ; gain = 0.000
Ending Power Optimization Task | Checksum: 1635f8d44

Time (s): cpu = 00:00:28 ; elapsed = 00:00:27 . Memory (MB): peak = 2330.098 ; gain = 373.801

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 187b3b17a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.652 . Memory (MB): peak = 2330.098 ; gain = 0.000
Ending Final Cleanup Task | Checksum: 187b3b17a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2330.098 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2330.098 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 187b3b17a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2330.098 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
41 Infos, 29 Warnings, 29 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:34 . Memory (MB): peak = 2330.098 ; gain = 576.738
INFO: [Timing 38-35] Done setting XDC timing constraints.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2330.098 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 2330.098 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/vitis_project/project_Lab_final/project_Lab_final.runs/impl_1/mcs_top_complete_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file mcs_top_complete_drc_opted.rpt -pb mcs_top_complete_drc_opted.pb -rpx mcs_top_complete_drc_opted.rpx
Command: report_drc -file mcs_top_complete_drc_opted.rpt -pb mcs_top_complete_drc_opted.pb -rpx mcs_top_complete_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/vitis_project/project_Lab_final/project_Lab_final.runs/impl_1/mcs_top_complete_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1839 rule limit reached: 20 violations have been found.
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1840 rule limit reached: 20 violations have been found.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_0_0 has an input control pin video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_0_0/ADDRBWRADDR[14] (net: video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/O[0]) which is driven by a register (video_sys_unit/frame_counter_unit/hc_reg_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_0_0 has an input control pin video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_0_0/ADDRBWRADDR[14] (net: video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/O[0]) which is driven by a register (video_sys_unit/frame_counter_unit/hc_reg_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_0_0 has an input control pin video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_0_0/ADDRBWRADDR[14] (net: video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/O[0]) which is driven by a register (video_sys_unit/frame_counter_unit/hc_reg_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_0_0 has an input control pin video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_0_0/ADDRBWRADDR[14] (net: video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/O[0]) which is driven by a register (video_sys_unit/frame_counter_unit/hc_reg_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_0_0 has an input control pin video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_0_0/ADDRBWRADDR[14] (net: video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/O[0]) which is driven by a register (video_sys_unit/frame_counter_unit/hc_reg_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_0_0 has an input control pin video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_0_0/ADDRBWRADDR[14] (net: video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/O[0]) which is driven by a register (video_sys_unit/frame_counter_unit/vc_reg_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_0_0 has an input control pin video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_0_0/ADDRBWRADDR[15] (net: video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/O[1]) which is driven by a register (video_sys_unit/frame_counter_unit/hc_reg_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_0_0 has an input control pin video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_0_0/ADDRBWRADDR[15] (net: video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/O[1]) which is driven by a register (video_sys_unit/frame_counter_unit/hc_reg_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_0_0 has an input control pin video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_0_0/ADDRBWRADDR[15] (net: video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/O[1]) which is driven by a register (video_sys_unit/frame_counter_unit/hc_reg_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_0_0 has an input control pin video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_0_0/ADDRBWRADDR[15] (net: video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/O[1]) which is driven by a register (video_sys_unit/frame_counter_unit/hc_reg_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_0_0 has an input control pin video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_0_0/ADDRBWRADDR[15] (net: video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/O[1]) which is driven by a register (video_sys_unit/frame_counter_unit/hc_reg_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_0_0 has an input control pin video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_0_0/ADDRBWRADDR[15] (net: video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/O[1]) which is driven by a register (video_sys_unit/frame_counter_unit/vc_reg_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_0_0 has an input control pin video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_0_0/ADDRBWRADDR[15] (net: video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/O[1]) which is driven by a register (video_sys_unit/frame_counter_unit/vc_reg_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_0_0 has an input control pin video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_0_0/ADDRBWRADDR[15] (net: video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/O[1]) which is driven by a register (video_sys_unit/frame_counter_unit/vc_reg_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_0_0 has an input control pin video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_0_0/ADDRBWRADDR[15] (net: video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/O[1]) which is driven by a register (video_sys_unit/frame_counter_unit/vc_reg_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_0_0 has an input control pin video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_0_0/ADDRBWRADDR[15] (net: video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/O[1]) which is driven by a register (video_sys_unit/frame_counter_unit/vc_reg_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_0_0 has an input control pin video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_0_0/ADDRBWRADDR[15] (net: video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/O[1]) which is driven by a register (video_sys_unit/frame_counter_unit/vc_reg_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_0_0 has an input control pin video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_0_0/ADDRBWRADDR[15] (net: video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/O[1]) which is driven by a register (video_sys_unit/frame_counter_unit/vc_reg_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_0_0 has an input control pin video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_0_0/ADDRBWRADDR[15] (net: video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/O[1]) which is driven by a register (video_sys_unit/frame_counter_unit/vc_reg_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_0_0 has an input control pin video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_0_0/ADDRBWRADDR[15] (net: video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/O[1]) which is driven by a register (video_sys_unit/frame_counter_unit/vc_reg_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 video_sys_unit/v1_mouse_unit/mouse_src_unit/ram_unit/ram_reg has an input control pin video_sys_unit/v1_mouse_unit/mouse_src_unit/ram_unit/ram_reg/ADDRBWRADDR[12] (net: video_sys_unit/v1_mouse_unit/mouse_src_unit/ram_unit/yr_1[3]) which is driven by a register (video_sys_unit/frame_counter_unit/vc_reg_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 video_sys_unit/v1_mouse_unit/mouse_src_unit/ram_unit/ram_reg has an input control pin video_sys_unit/v1_mouse_unit/mouse_src_unit/ram_unit/ram_reg/ADDRBWRADDR[12] (net: video_sys_unit/v1_mouse_unit/mouse_src_unit/ram_unit/yr_1[3]) which is driven by a register (video_sys_unit/frame_counter_unit/vc_reg_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 video_sys_unit/v1_mouse_unit/mouse_src_unit/ram_unit/ram_reg has an input control pin video_sys_unit/v1_mouse_unit/mouse_src_unit/ram_unit/ram_reg/ADDRBWRADDR[12] (net: video_sys_unit/v1_mouse_unit/mouse_src_unit/ram_unit/yr_1[3]) which is driven by a register (video_sys_unit/frame_counter_unit/vc_reg_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 video_sys_unit/v1_mouse_unit/mouse_src_unit/ram_unit/ram_reg has an input control pin video_sys_unit/v1_mouse_unit/mouse_src_unit/ram_unit/ram_reg/ADDRBWRADDR[12] (net: video_sys_unit/v1_mouse_unit/mouse_src_unit/ram_unit/yr_1[3]) which is driven by a register (video_sys_unit/frame_counter_unit/vc_reg_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 video_sys_unit/v1_mouse_unit/mouse_src_unit/ram_unit/ram_reg has an input control pin video_sys_unit/v1_mouse_unit/mouse_src_unit/ram_unit/ram_reg/ADDRBWRADDR[13] (net: video_sys_unit/v1_mouse_unit/mouse_src_unit/ram_unit/yr_1[4]) which is driven by a register (video_sys_unit/frame_counter_unit/vc_reg_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 video_sys_unit/v1_mouse_unit/mouse_src_unit/ram_unit/ram_reg has an input control pin video_sys_unit/v1_mouse_unit/mouse_src_unit/ram_unit/ram_reg/ADDRBWRADDR[13] (net: video_sys_unit/v1_mouse_unit/mouse_src_unit/ram_unit/yr_1[4]) which is driven by a register (video_sys_unit/frame_counter_unit/vc_reg_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 video_sys_unit/v1_mouse_unit/mouse_src_unit/ram_unit/ram_reg has an input control pin video_sys_unit/v1_mouse_unit/mouse_src_unit/ram_unit/ram_reg/ADDRBWRADDR[13] (net: video_sys_unit/v1_mouse_unit/mouse_src_unit/ram_unit/yr_1[4]) which is driven by a register (video_sys_unit/frame_counter_unit/vc_reg_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 video_sys_unit/v1_mouse_unit/mouse_src_unit/ram_unit/ram_reg has an input control pin video_sys_unit/v1_mouse_unit/mouse_src_unit/ram_unit/ram_reg/ADDRBWRADDR[13] (net: video_sys_unit/v1_mouse_unit/mouse_src_unit/ram_unit/yr_1[4]) which is driven by a register (video_sys_unit/frame_counter_unit/vc_reg_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 video_sys_unit/v1_mouse_unit/mouse_src_unit/ram_unit/ram_reg has an input control pin video_sys_unit/v1_mouse_unit/mouse_src_unit/ram_unit/ram_reg/ADDRBWRADDR[13] (net: video_sys_unit/v1_mouse_unit/mouse_src_unit/ram_unit/yr_1[4]) which is driven by a register (video_sys_unit/frame_counter_unit/vc_reg_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 video_sys_unit/v1_mouse_unit/mouse_src_unit/ram_unit/ram_reg has an input control pin video_sys_unit/v1_mouse_unit/mouse_src_unit/ram_unit/ram_reg/ADDRBWRADDR[13] (net: video_sys_unit/v1_mouse_unit/mouse_src_unit/ram_unit/yr_1[4]) which is driven by a register (video_sys_unit/frame_counter_unit/vc_reg_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 video_sys_unit/v1_mouse_unit/mouse_src_unit/ram_unit/ram_reg has an input control pin video_sys_unit/v1_mouse_unit/mouse_src_unit/ram_unit/ram_reg/ADDRBWRADDR[13] (net: video_sys_unit/v1_mouse_unit/mouse_src_unit/ram_unit/yr_1[4]) which is driven by a register (video_sys_unit/frame_counter_unit/vc_reg_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 video_sys_unit/v1_mouse_unit/mouse_src_unit/ram_unit/ram_reg has an input control pin video_sys_unit/v1_mouse_unit/mouse_src_unit/ram_unit/ram_reg/ADDRBWRADDR[13] (net: video_sys_unit/v1_mouse_unit/mouse_src_unit/ram_unit/yr_1[4]) which is driven by a register (video_sys_unit/frame_counter_unit/vc_reg_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 video_sys_unit/v1_mouse_unit/mouse_src_unit/ram_unit/ram_reg has an input control pin video_sys_unit/v1_mouse_unit/mouse_src_unit/ram_unit/ram_reg/ADDRBWRADDR[13] (net: video_sys_unit/v1_mouse_unit/mouse_src_unit/ram_unit/yr_1[4]) which is driven by a register (video_sys_unit/v1_mouse_unit/y0_reg_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 video_sys_unit/v1_mouse_unit/mouse_src_unit/ram_unit/ram_reg has an input control pin video_sys_unit/v1_mouse_unit/mouse_src_unit/ram_unit/ram_reg/ADDRBWRADDR[13] (net: video_sys_unit/v1_mouse_unit/mouse_src_unit/ram_unit/yr_1[4]) which is driven by a register (video_sys_unit/v1_mouse_unit/y0_reg_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 video_sys_unit/v1_mouse_unit/mouse_src_unit/ram_unit/ram_reg has an input control pin video_sys_unit/v1_mouse_unit/mouse_src_unit/ram_unit/ram_reg/ADDRBWRADDR[13] (net: video_sys_unit/v1_mouse_unit/mouse_src_unit/ram_unit/yr_1[4]) which is driven by a register (video_sys_unit/v1_mouse_unit/y0_reg_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 video_sys_unit/v1_mouse_unit/mouse_src_unit/ram_unit/ram_reg has an input control pin video_sys_unit/v1_mouse_unit/mouse_src_unit/ram_unit/ram_reg/ADDRBWRADDR[13] (net: video_sys_unit/v1_mouse_unit/mouse_src_unit/ram_unit/yr_1[4]) which is driven by a register (video_sys_unit/v1_mouse_unit/y0_reg_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 video_sys_unit/v1_mouse_unit/mouse_src_unit/ram_unit/ram_reg has an input control pin video_sys_unit/v1_mouse_unit/mouse_src_unit/ram_unit/ram_reg/ADDRBWRADDR[13] (net: video_sys_unit/v1_mouse_unit/mouse_src_unit/ram_unit/yr_1[4]) which is driven by a register (video_sys_unit/v1_mouse_unit/y0_reg_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 video_sys_unit/v1_mouse_unit/mouse_src_unit/ram_unit/ram_reg has an input control pin video_sys_unit/v1_mouse_unit/mouse_src_unit/ram_unit/ram_reg/ADDRBWRADDR[13] (net: video_sys_unit/v1_mouse_unit/mouse_src_unit/ram_unit/yr_1[4]) which is driven by a register (video_sys_unit/v1_mouse_unit/y0_reg_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 video_sys_unit/v1_mouse_unit/mouse_src_unit/ram_unit/ram_reg has an input control pin video_sys_unit/v1_mouse_unit/mouse_src_unit/ram_unit/ram_reg/ADDRBWRADDR[13] (net: video_sys_unit/v1_mouse_unit/mouse_src_unit/ram_unit/yr_1[4]) which is driven by a register (video_sys_unit/v1_mouse_unit/y0_reg_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 video_sys_unit/v1_mouse_unit/mouse_src_unit/ram_unit/ram_reg has an input control pin video_sys_unit/v1_mouse_unit/mouse_src_unit/ram_unit/ram_reg/ADDRBWRADDR[13] (net: video_sys_unit/v1_mouse_unit/mouse_src_unit/ram_unit/yr_1[4]) which is driven by a register (video_sys_unit/v1_mouse_unit/y0_reg_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 42 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2330.098 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: b1e25ff2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 2330.098 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2330.098 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 40facb5b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.777 . Memory (MB): peak = 2330.098 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 9e3bbc4c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2330.098 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 9e3bbc4c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2330.098 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 9e3bbc4c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2330.098 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: ed61726c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2330.098 ; gain = 0.000

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1018] Found 261 candidate LUT instances to create LUTNM shape
INFO: [Physopt 32-775] End 1 Pass. Optimized 107 nets or cells. Created 0 new cell, deleted 107 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2330.098 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            107  |                   107  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            107  |                   107  |           0  |           3  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 1800e163b

Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2330.098 ; gain = 0.000
Phase 2.2 Global Placement Core | Checksum: 1ae6fa5d9

Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2330.098 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1ae6fa5d9

Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2330.098 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1b1b0b38a

Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 2330.098 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: ffb1b936

Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2330.098 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: ed56eab6

Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2330.098 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 965c7747

Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2330.098 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 16232f37e

Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 2330.098 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1727ce4b9

Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 2330.098 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 17f508e64

Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 2330.098 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1c04265a3

Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 2330.098 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1c04265a3

Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 2330.098 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1944b1c98

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-33] Processed net mmio_unit/adsr_slot13/adsr_unit/AR[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1944b1c98

Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 2330.098 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.588. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: da8986a9

Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 2330.098 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: da8986a9

Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 2330.098 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: da8986a9

Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 2330.098 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: da8986a9

Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 2330.098 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2330.098 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: bc6ebfa5

Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 2330.098 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: bc6ebfa5

Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 2330.098 ; gain = 0.000
Ending Placer Task | Checksum: 67981d85

Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 2330.098 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
72 Infos, 71 Warnings, 29 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 2330.098 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2330.098 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.366 . Memory (MB): peak = 2330.098 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/vitis_project/project_Lab_final/project_Lab_final.runs/impl_1/mcs_top_complete_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file mcs_top_complete_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.048 . Memory (MB): peak = 2330.098 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file mcs_top_complete_utilization_placed.rpt -pb mcs_top_complete_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file mcs_top_complete_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 2330.098 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
81 Infos, 71 Warnings, 29 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2330.098 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.438 . Memory (MB): peak = 2330.098 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/vitis_project/project_Lab_final/project_Lab_final.runs/impl_1/mcs_top_complete_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 489081e1 ConstDB: 0 ShapeSum: 1f079ba4 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 105de39b2

Time (s): cpu = 00:00:13 ; elapsed = 00:00:32 . Memory (MB): peak = 2330.098 ; gain = 0.000
Post Restoration Checksum: NetGraph: 699ce856 NumContArr: 9c41515c Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 105de39b2

Time (s): cpu = 00:00:13 ; elapsed = 00:00:32 . Memory (MB): peak = 2330.098 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 105de39b2

Time (s): cpu = 00:00:13 ; elapsed = 00:00:32 . Memory (MB): peak = 2330.098 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 105de39b2

Time (s): cpu = 00:00:13 ; elapsed = 00:00:32 . Memory (MB): peak = 2330.098 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 227e7fb44

Time (s): cpu = 00:00:14 ; elapsed = 00:00:35 . Memory (MB): peak = 2330.098 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.611  | TNS=0.000  | WHS=-0.307 | THS=-255.465|

Phase 2 Router Initialization | Checksum: 15ff61aaf

Time (s): cpu = 00:00:14 ; elapsed = 00:00:36 . Memory (MB): peak = 2330.098 ; gain = 0.000

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 3922
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 3922
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 21df05db8

Time (s): cpu = 00:00:16 ; elapsed = 00:00:42 . Memory (MB): peak = 2330.098 ; gain = 0.000

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 530
 Number of Nodes with overlaps = 90
 Number of Nodes with overlaps = 31
 Number of Nodes with overlaps = 19
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.203  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: b12d4961

Time (s): cpu = 00:00:17 ; elapsed = 00:00:49 . Memory (MB): peak = 2330.098 ; gain = 0.000

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.203  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 101ee1f11

Time (s): cpu = 00:00:17 ; elapsed = 00:00:50 . Memory (MB): peak = 2330.098 ; gain = 0.000
Phase 4 Rip-up And Reroute | Checksum: 101ee1f11

Time (s): cpu = 00:00:17 ; elapsed = 00:00:50 . Memory (MB): peak = 2330.098 ; gain = 0.000

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 101ee1f11

Time (s): cpu = 00:00:17 ; elapsed = 00:00:50 . Memory (MB): peak = 2330.098 ; gain = 0.000

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 101ee1f11

Time (s): cpu = 00:00:17 ; elapsed = 00:00:50 . Memory (MB): peak = 2330.098 ; gain = 0.000
Phase 5 Delay and Skew Optimization | Checksum: 101ee1f11

Time (s): cpu = 00:00:17 ; elapsed = 00:00:50 . Memory (MB): peak = 2330.098 ; gain = 0.000

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 619d8ddc

Time (s): cpu = 00:00:17 ; elapsed = 00:00:50 . Memory (MB): peak = 2330.098 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.203  | TNS=0.000  | WHS=0.015  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 12c141c06

Time (s): cpu = 00:00:17 ; elapsed = 00:00:50 . Memory (MB): peak = 2330.098 ; gain = 0.000
Phase 6 Post Hold Fix | Checksum: 12c141c06

Time (s): cpu = 00:00:17 ; elapsed = 00:00:50 . Memory (MB): peak = 2330.098 ; gain = 0.000

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.1115 %
  Global Horizontal Routing Utilization  = 1.81898 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 96bbfcf1

Time (s): cpu = 00:00:17 ; elapsed = 00:00:50 . Memory (MB): peak = 2330.098 ; gain = 0.000

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 96bbfcf1

Time (s): cpu = 00:00:17 ; elapsed = 00:00:50 . Memory (MB): peak = 2330.098 ; gain = 0.000

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 93c31b8a

Time (s): cpu = 00:00:17 ; elapsed = 00:00:51 . Memory (MB): peak = 2330.098 ; gain = 0.000

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.203  | TNS=0.000  | WHS=0.015  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 93c31b8a

Time (s): cpu = 00:00:17 ; elapsed = 00:00:51 . Memory (MB): peak = 2330.098 ; gain = 0.000
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:17 ; elapsed = 00:00:51 . Memory (MB): peak = 2330.098 ; gain = 0.000

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
96 Infos, 71 Warnings, 29 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:52 . Memory (MB): peak = 2330.098 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2330.098 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.486 . Memory (MB): peak = 2330.098 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/vitis_project/project_Lab_final/project_Lab_final.runs/impl_1/mcs_top_complete_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file mcs_top_complete_drc_routed.rpt -pb mcs_top_complete_drc_routed.pb -rpx mcs_top_complete_drc_routed.rpx
Command: report_drc -file mcs_top_complete_drc_routed.rpt -pb mcs_top_complete_drc_routed.pb -rpx mcs_top_complete_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/vitis_project/project_Lab_final/project_Lab_final.runs/impl_1/mcs_top_complete_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file mcs_top_complete_methodology_drc_routed.rpt -pb mcs_top_complete_methodology_drc_routed.pb -rpx mcs_top_complete_methodology_drc_routed.rpx
Command: report_methodology -file mcs_top_complete_methodology_drc_routed.rpt -pb mcs_top_complete_methodology_drc_routed.pb -rpx mcs_top_complete_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/vitis_project/project_Lab_final/project_Lab_final.runs/impl_1/mcs_top_complete_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file mcs_top_complete_power_routed.rpt -pb mcs_top_complete_power_summary_routed.pb -rpx mcs_top_complete_power_routed.rpx
Command: report_power -file mcs_top_complete_power_routed.rpt -pb mcs_top_complete_power_summary_routed.pb -rpx mcs_top_complete_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
108 Infos, 72 Warnings, 29 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file mcs_top_complete_route_status.rpt -pb mcs_top_complete_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file mcs_top_complete_timing_summary_routed.rpt -pb mcs_top_complete_timing_summary_routed.pb -rpx mcs_top_complete_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file mcs_top_complete_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file mcs_top_complete_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file mcs_top_complete_bus_skew_routed.rpt -pb mcs_top_complete_bus_skew_routed.pb -rpx mcs_top_complete_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Mon Dec  4 19:55:24 2023...
