# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../loongson.srcs/sources_1/ip/myudiv/sim/myudiv.vhd" \
"../../../../loongson.srcs/sources_1/ip/mydiv/sim/mydiv.vhd" \

# Do not sort compile order
nosort
