#! /usr/local/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x7f8678305e10 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x7f8678305ab0 .scope module, "axil_adapter_wr" "axil_adapter_wr" 3 34;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "s_axil_awaddr";
    .port_info 3 /INPUT 3 "s_axil_awprot";
    .port_info 4 /INPUT 1 "s_axil_awvalid";
    .port_info 5 /OUTPUT 1 "s_axil_awready";
    .port_info 6 /INPUT 16 "s_axil_wdata";
    .port_info 7 /INPUT 2 "s_axil_wstrb";
    .port_info 8 /INPUT 1 "s_axil_wvalid";
    .port_info 9 /OUTPUT 1 "s_axil_wready";
    .port_info 10 /OUTPUT 2 "s_axil_bresp";
    .port_info 11 /OUTPUT 1 "s_axil_bvalid";
    .port_info 12 /INPUT 1 "s_axil_bready";
    .port_info 13 /OUTPUT 32 "m_axil_awaddr";
    .port_info 14 /OUTPUT 3 "m_axil_awprot";
    .port_info 15 /OUTPUT 1 "m_axil_awvalid";
    .port_info 16 /INPUT 1 "m_axil_awready";
    .port_info 17 /OUTPUT 8 "m_axil_wdata";
    .port_info 18 /OUTPUT 1 "m_axil_wstrb";
    .port_info 19 /OUTPUT 1 "m_axil_wvalid";
    .port_info 20 /INPUT 1 "m_axil_wready";
    .port_info 21 /INPUT 2 "m_axil_bresp";
    .port_info 22 /INPUT 1 "m_axil_bvalid";
    .port_info 23 /OUTPUT 1 "m_axil_bready";
P_0x7f8679008200 .param/l "ADDR_WIDTH" 0 3 37, +C4<00000000000000000000000000100000>;
P_0x7f8679008240 .param/l "DATA_WIDTH" 1 3 93, +C4<00000000000000000000000000010000>;
P_0x7f8679008280 .param/l "EXPAND" 1 3 92, C4<0>;
P_0x7f86790082c0 .param/l "M_ADDR_BIT_OFFSET" 1 3 83, +C4<00000000000000000000000000000000>;
P_0x7f8679008300 .param/l "M_ADDR_MASK" 1 3 89, C4<11111111111111111111111111111111>;
P_0x7f8679008340 .param/l "M_DATA_WIDTH" 0 3 43, +C4<00000000000000000000000000001000>;
P_0x7f8679008380 .param/l "M_STRB_WIDTH" 0 3 45, +C4<00000000000000000000000000000001>;
P_0x7f86790083c0 .param/l "M_WORD_SIZE" 1 3 87, +C4<00000000000000000000000000001000>;
P_0x7f8679008400 .param/l "M_WORD_WIDTH" 1 3 85, +C4<00000000000000000000000000000001>;
P_0x7f8679008440 .param/l "SEGMENT_COUNT" 1 3 96, +C4<00000000000000000000000000000010>;
P_0x7f8679008480 .param/l "SEGMENT_COUNT_WIDTH" 1 3 97, +C4<00000000000000000000000000000001>;
P_0x7f86790084c0 .param/l "SEGMENT_DATA_WIDTH" 1 3 99, +C4<00000000000000000000000000001000>;
P_0x7f8679008500 .param/l "SEGMENT_STRB_WIDTH" 1 3 100, +C4<00000000000000000000000000000001>;
P_0x7f8679008540 .param/l "STATE_DATA" 1 3 132, C4<01>;
P_0x7f8679008580 .param/l "STATE_IDLE" 1 3 131, C4<00>;
P_0x7f86790085c0 .param/l "STATE_RESP" 1 3 133, C4<11>;
P_0x7f8679008600 .param/l "STRB_WIDTH" 1 3 94, +C4<00000000000000000000000000000010>;
P_0x7f8679008640 .param/l "S_ADDR_BIT_OFFSET" 1 3 82, +C4<00000000000000000000000000000001>;
P_0x7f8679008680 .param/l "S_ADDR_MASK" 1 3 88, C4<11111111111111111111111111111110>;
P_0x7f86790086c0 .param/l "S_DATA_WIDTH" 0 3 39, +C4<00000000000000000000000000010000>;
P_0x7f8679008700 .param/l "S_STRB_WIDTH" 0 3 41, +C4<00000000000000000000000000000010>;
P_0x7f8679008740 .param/l "S_WORD_SIZE" 1 3 86, +C4<00000000000000000000000000001000>;
P_0x7f8679008780 .param/l "S_WORD_WIDTH" 1 3 84, +C4<00000000000000000000000000000010>;
L_0x7f8678319d90 .functor BUFZ 1, v0x7f867831b0f0_0, C4<0>, C4<0>, C4<0>;
L_0x7f8678306850 .functor BUFZ 1, v0x7f867831b880_0, C4<0>, C4<0>, C4<0>;
L_0x7f867831bfb0 .functor BUFZ 2, v0x7f867831b400_0, C4<00>, C4<00>, C4<00>;
L_0x7f867831c080 .functor BUFZ 1, v0x7f867831b5f0_0, C4<0>, C4<0>, C4<0>;
L_0x7f867831c130 .functor BUFZ 32, v0x7f8678319c50_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7f867831c210 .functor BUFZ 3, v0x7f8678319ec0_0, C4<000>, C4<000>, C4<000>;
L_0x7f867831c2a0 .functor BUFZ 1, v0x7f867831a150_0, C4<0>, C4<0>, C4<0>;
L_0x7f867831c390 .functor BUFZ 8, v0x7f867831a740_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x7f867831c420 .functor BUFZ 1, v0x7f867831a9f0_0, C4<0>, C4<0>, C4<0>;
L_0x7f867831c520 .functor BUFZ 1, v0x7f867831abe0_0, C4<0>, C4<0>, C4<0>;
L_0x7f867831c5b0 .functor BUFZ 1, v0x7f867831a420_0, C4<0>, C4<0>, C4<0>;
o0x7f8678232008 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f86783065d0_0 .net "clk", 0 0, o0x7f8678232008;  0 drivers
v0x7f8678319800_0 .var "current_segment_next", 0 0;
v0x7f86783198a0_0 .var "current_segment_reg", 0 0;
v0x7f8678319950_0 .var "data_next", 15 0;
v0x7f8678319a00_0 .var "data_reg", 15 0;
v0x7f8678319af0_0 .net "m_axil_awaddr", 31 0, L_0x7f867831c130;  1 drivers
v0x7f8678319ba0_0 .var "m_axil_awaddr_next", 31 0;
v0x7f8678319c50_0 .var "m_axil_awaddr_reg", 31 0;
v0x7f8678319d00_0 .net "m_axil_awprot", 2 0, L_0x7f867831c210;  1 drivers
v0x7f8678319e10_0 .var "m_axil_awprot_next", 2 0;
v0x7f8678319ec0_0 .var "m_axil_awprot_reg", 2 0;
o0x7f8678232218 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f8678319f70_0 .net "m_axil_awready", 0 0, o0x7f8678232218;  0 drivers
v0x7f867831a010_0 .net "m_axil_awvalid", 0 0, L_0x7f867831c2a0;  1 drivers
v0x7f867831a0b0_0 .var "m_axil_awvalid_next", 0 0;
v0x7f867831a150_0 .var "m_axil_awvalid_reg", 0 0;
v0x7f867831a1f0_0 .net "m_axil_bready", 0 0, L_0x7f867831c5b0;  1 drivers
v0x7f867831a290_0 .var "m_axil_bready_next", 0 0;
v0x7f867831a420_0 .var "m_axil_bready_reg", 0 0;
o0x7f8678232368 .functor BUFZ 2, C4<zz>; HiZ drive
v0x7f867831a4b0_0 .net "m_axil_bresp", 1 0, o0x7f8678232368;  0 drivers
o0x7f8678232398 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f867831a540_0 .net "m_axil_bvalid", 0 0, o0x7f8678232398;  0 drivers
v0x7f867831a5e0_0 .net "m_axil_wdata", 7 0, L_0x7f867831c390;  1 drivers
v0x7f867831a690_0 .var "m_axil_wdata_next", 7 0;
v0x7f867831a740_0 .var "m_axil_wdata_reg", 7 0;
o0x7f8678232458 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f867831a7f0_0 .net "m_axil_wready", 0 0, o0x7f8678232458;  0 drivers
v0x7f867831a890_0 .net "m_axil_wstrb", 0 0, L_0x7f867831c420;  1 drivers
v0x7f867831a940_0 .var "m_axil_wstrb_next", 0 0;
v0x7f867831a9f0_0 .var "m_axil_wstrb_reg", 0 0;
v0x7f867831aaa0_0 .net "m_axil_wvalid", 0 0, L_0x7f867831c520;  1 drivers
v0x7f867831ab40_0 .var "m_axil_wvalid_next", 0 0;
v0x7f867831abe0_0 .var "m_axil_wvalid_reg", 0 0;
o0x7f86782325a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f867831ac80_0 .net "rst", 0 0, o0x7f86782325a8;  0 drivers
o0x7f86782325d8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7f867831ad20_0 .net "s_axil_awaddr", 31 0, o0x7f86782325d8;  0 drivers
o0x7f8678232608 .functor BUFZ 3, C4<zzz>; HiZ drive
v0x7f867831add0_0 .net "s_axil_awprot", 2 0, o0x7f8678232608;  0 drivers
v0x7f867831a340_0 .net "s_axil_awready", 0 0, L_0x7f8678319d90;  1 drivers
v0x7f867831b060_0 .var "s_axil_awready_next", 0 0;
v0x7f867831b0f0_0 .var "s_axil_awready_reg", 0 0;
o0x7f86782326c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f867831b180_0 .net "s_axil_awvalid", 0 0, o0x7f86782326c8;  0 drivers
o0x7f86782326f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f867831b210_0 .net "s_axil_bready", 0 0, o0x7f86782326f8;  0 drivers
v0x7f867831b2a0_0 .net "s_axil_bresp", 1 0, L_0x7f867831bfb0;  1 drivers
v0x7f867831b350_0 .var "s_axil_bresp_next", 1 0;
v0x7f867831b400_0 .var "s_axil_bresp_reg", 1 0;
v0x7f867831b4b0_0 .net "s_axil_bvalid", 0 0, L_0x7f867831c080;  1 drivers
v0x7f867831b550_0 .var "s_axil_bvalid_next", 0 0;
v0x7f867831b5f0_0 .var "s_axil_bvalid_reg", 0 0;
o0x7f8678232848 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x7f867831b690_0 .net "s_axil_wdata", 15 0, o0x7f8678232848;  0 drivers
v0x7f867831b740_0 .net "s_axil_wready", 0 0, L_0x7f8678306850;  1 drivers
v0x7f867831b7e0_0 .var "s_axil_wready_next", 0 0;
v0x7f867831b880_0 .var "s_axil_wready_reg", 0 0;
o0x7f8678232908 .functor BUFZ 2, C4<zz>; HiZ drive
v0x7f867831b920_0 .net "s_axil_wstrb", 1 0, o0x7f8678232908;  0 drivers
o0x7f8678232938 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f867831b9d0_0 .net "s_axil_wvalid", 0 0, o0x7f8678232938;  0 drivers
v0x7f867831ba70_0 .var "state_next", 1 0;
v0x7f867831bb20_0 .var "state_reg", 1 0;
v0x7f867831bbd0_0 .var "strb_next", 1 0;
v0x7f867831bc80_0 .var "strb_reg", 1 0;
E_0x7f8678306ef0 .event posedge, v0x7f86783065d0_0;
E_0x7f8678306f30/0 .event anyedge, v0x7f8678319a00_0, v0x7f867831bc80_0, v0x7f86783198a0_0, v0x7f867831b400_0;
E_0x7f8678306f30/1 .event anyedge, v0x7f867831b5f0_0, v0x7f867831b210_0, v0x7f8678319c50_0, v0x7f8678319ec0_0;
E_0x7f8678306f30/2 .event anyedge, v0x7f867831a150_0, v0x7f8678319f70_0, v0x7f867831a740_0, v0x7f867831a9f0_0;
E_0x7f8678306f30/3 .event anyedge, v0x7f867831abe0_0, v0x7f867831a7f0_0, v0x7f867831bb20_0, v0x7f867831a010_0;
E_0x7f8678306f30/4 .event anyedge, v0x7f867831ad20_0, v0x7f867831a340_0, v0x7f867831b180_0, v0x7f867831add0_0;
E_0x7f8678306f30/5 .event anyedge, v0x7f867831aaa0_0, v0x7f867831b740_0, v0x7f867831b9d0_0, v0x7f867831b690_0;
E_0x7f8678306f30/6 .event anyedge, v0x7f867831b920_0, v0x7f8678319950_0, v0x7f867831bbd0_0, v0x7f867831b4b0_0;
E_0x7f8678306f30/7 .event anyedge, v0x7f867831a1f0_0, v0x7f867831a540_0, v0x7f867831a4b0_0;
E_0x7f8678306f30 .event/or E_0x7f8678306f30/0, E_0x7f8678306f30/1, E_0x7f8678306f30/2, E_0x7f8678306f30/3, E_0x7f8678306f30/4, E_0x7f8678306f30/5, E_0x7f8678306f30/6, E_0x7f8678306f30/7;
    .scope S_0x7f8678305ab0;
T_0 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f867831bb20_0, 0, 2;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7f8678319a00_0, 0, 16;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f867831bc80_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f86783198a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f867831b0f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f867831b880_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f867831b400_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f867831b5f0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f8678319c50_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7f8678319ec0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f867831a150_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7f867831a740_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f867831a9f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f867831abe0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f867831a420_0, 0, 1;
    %end;
    .thread T_0, $init;
    .scope S_0x7f8678305ab0;
T_1 ;
    %end;
    .thread T_1;
    .scope S_0x7f8678305ab0;
T_2 ;
    %wait E_0x7f8678306f30;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f867831ba70_0, 0, 2;
    %load/vec4 v0x7f8678319a00_0;
    %store/vec4 v0x7f8678319950_0, 0, 16;
    %load/vec4 v0x7f867831bc80_0;
    %store/vec4 v0x7f867831bbd0_0, 0, 2;
    %load/vec4 v0x7f86783198a0_0;
    %store/vec4 v0x7f8678319800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f867831b060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f867831b7e0_0, 0, 1;
    %load/vec4 v0x7f867831b400_0;
    %store/vec4 v0x7f867831b350_0, 0, 2;
    %load/vec4 v0x7f867831b5f0_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_2.0, 8;
    %load/vec4 v0x7f867831b210_0;
    %nor/r;
    %and;
T_2.0;
    %store/vec4 v0x7f867831b550_0, 0, 1;
    %load/vec4 v0x7f8678319c50_0;
    %store/vec4 v0x7f8678319ba0_0, 0, 32;
    %load/vec4 v0x7f8678319ec0_0;
    %store/vec4 v0x7f8678319e10_0, 0, 3;
    %load/vec4 v0x7f867831a150_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_2.1, 8;
    %load/vec4 v0x7f8678319f70_0;
    %nor/r;
    %and;
T_2.1;
    %store/vec4 v0x7f867831a0b0_0, 0, 1;
    %load/vec4 v0x7f867831a740_0;
    %store/vec4 v0x7f867831a690_0, 0, 8;
    %load/vec4 v0x7f867831a9f0_0;
    %store/vec4 v0x7f867831a940_0, 0, 1;
    %load/vec4 v0x7f867831abe0_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_2.2, 8;
    %load/vec4 v0x7f867831a7f0_0;
    %nor/r;
    %and;
T_2.2;
    %store/vec4 v0x7f867831ab40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f867831a290_0, 0, 1;
    %load/vec4 v0x7f867831bb20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %jmp T_2.6;
T_2.3 ;
    %load/vec4 v0x7f867831a010_0;
    %nor/r;
    %store/vec4 v0x7f867831b060_0, 0, 1;
    %load/vec4 v0x7f867831ad20_0;
    %pad/u 1;
    %store/vec4 v0x7f8678319800_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f867831b350_0, 0, 2;
    %load/vec4 v0x7f867831a340_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.9, 9;
    %load/vec4 v0x7f867831b180_0;
    %and;
T_2.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.7, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f867831b060_0, 0, 1;
    %load/vec4 v0x7f867831ad20_0;
    %store/vec4 v0x7f8678319ba0_0, 0, 32;
    %load/vec4 v0x7f867831add0_0;
    %store/vec4 v0x7f8678319e10_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f867831a0b0_0, 0, 1;
    %load/vec4 v0x7f867831aaa0_0;
    %nor/r;
    %store/vec4 v0x7f867831b7e0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7f867831ba70_0, 0, 2;
    %jmp T_2.8;
T_2.7 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f867831ba70_0, 0, 2;
T_2.8 ;
    %jmp T_2.6;
T_2.4 ;
    %load/vec4 v0x7f867831aaa0_0;
    %nor/r;
    %store/vec4 v0x7f867831b7e0_0, 0, 1;
    %load/vec4 v0x7f867831b740_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.12, 9;
    %load/vec4 v0x7f867831b9d0_0;
    %and;
T_2.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.10, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f867831b7e0_0, 0, 1;
    %load/vec4 v0x7f867831b690_0;
    %store/vec4 v0x7f8678319950_0, 0, 16;
    %load/vec4 v0x7f867831b920_0;
    %store/vec4 v0x7f867831bbd0_0, 0, 2;
    %load/vec4 v0x7f8678319950_0;
    %load/vec4 v0x7f86783198a0_0;
    %pad/u 32;
    %muli 8, 0, 32;
    %ix/vec4 4;
    %shiftr 4;
    %pad/u 8;
    %store/vec4 v0x7f867831a690_0, 0, 8;
    %load/vec4 v0x7f867831bbd0_0;
    %load/vec4 v0x7f86783198a0_0;
    %pad/u 32;
    %muli 1, 0, 32;
    %ix/vec4 4;
    %shiftr 4;
    %pad/u 1;
    %store/vec4 v0x7f867831a940_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f867831ab40_0, 0, 1;
    %load/vec4 v0x7f867831b4b0_0;
    %nor/r;
    %store/vec4 v0x7f867831a290_0, 0, 1;
    %load/vec4 v0x7f86783198a0_0;
    %pad/u 2;
    %addi 1, 0, 2;
    %pad/u 1;
    %store/vec4 v0x7f8678319800_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7f867831ba70_0, 0, 2;
    %jmp T_2.11;
T_2.10 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7f867831ba70_0, 0, 2;
T_2.11 ;
    %jmp T_2.6;
T_2.5 ;
    %load/vec4 v0x7f867831b4b0_0;
    %nor/r;
    %store/vec4 v0x7f867831a290_0, 0, 1;
    %load/vec4 v0x7f867831a1f0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.15, 9;
    %load/vec4 v0x7f867831a540_0;
    %and;
T_2.15;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.13, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f867831a290_0, 0, 1;
    %load/vec4 v0x7f8678319c50_0;
    %pushi/vec4 4294967295, 0, 32;
    %and;
    %addi 1, 0, 32;
    %store/vec4 v0x7f8678319ba0_0, 0, 32;
    %load/vec4 v0x7f8678319950_0;
    %load/vec4 v0x7f86783198a0_0;
    %pad/u 32;
    %muli 8, 0, 32;
    %ix/vec4 4;
    %shiftr 4;
    %pad/u 8;
    %store/vec4 v0x7f867831a690_0, 0, 8;
    %load/vec4 v0x7f867831bbd0_0;
    %load/vec4 v0x7f86783198a0_0;
    %pad/u 32;
    %muli 1, 0, 32;
    %ix/vec4 4;
    %shiftr 4;
    %pad/u 1;
    %store/vec4 v0x7f867831a940_0, 0, 1;
    %load/vec4 v0x7f86783198a0_0;
    %pad/u 2;
    %addi 1, 0, 2;
    %pad/u 1;
    %store/vec4 v0x7f8678319800_0, 0, 1;
    %load/vec4 v0x7f867831a4b0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_2.16, 4;
    %load/vec4 v0x7f867831a4b0_0;
    %store/vec4 v0x7f867831b350_0, 0, 2;
T_2.16 ;
    %load/vec4 v0x7f86783198a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.18, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f867831b550_0, 0, 1;
    %load/vec4 v0x7f867831a010_0;
    %nor/r;
    %store/vec4 v0x7f867831b060_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f867831ba70_0, 0, 2;
    %jmp T_2.19;
T_2.18 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f867831a0b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f867831ab40_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7f867831ba70_0, 0, 2;
T_2.19 ;
    %jmp T_2.14;
T_2.13 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7f867831ba70_0, 0, 2;
T_2.14 ;
    %jmp T_2.6;
T_2.6 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x7f8678305ab0;
T_3 ;
    %wait E_0x7f8678306ef0;
    %load/vec4 v0x7f867831ba70_0;
    %assign/vec4 v0x7f867831bb20_0, 0;
    %load/vec4 v0x7f8678319950_0;
    %assign/vec4 v0x7f8678319a00_0, 0;
    %load/vec4 v0x7f867831bbd0_0;
    %assign/vec4 v0x7f867831bc80_0, 0;
    %load/vec4 v0x7f8678319800_0;
    %assign/vec4 v0x7f86783198a0_0, 0;
    %load/vec4 v0x7f867831b060_0;
    %assign/vec4 v0x7f867831b0f0_0, 0;
    %load/vec4 v0x7f867831b7e0_0;
    %assign/vec4 v0x7f867831b880_0, 0;
    %load/vec4 v0x7f867831b350_0;
    %assign/vec4 v0x7f867831b400_0, 0;
    %load/vec4 v0x7f867831b550_0;
    %assign/vec4 v0x7f867831b5f0_0, 0;
    %load/vec4 v0x7f8678319ba0_0;
    %assign/vec4 v0x7f8678319c50_0, 0;
    %load/vec4 v0x7f8678319e10_0;
    %assign/vec4 v0x7f8678319ec0_0, 0;
    %load/vec4 v0x7f867831a0b0_0;
    %assign/vec4 v0x7f867831a150_0, 0;
    %load/vec4 v0x7f867831a690_0;
    %assign/vec4 v0x7f867831a740_0, 0;
    %load/vec4 v0x7f867831a940_0;
    %assign/vec4 v0x7f867831a9f0_0, 0;
    %load/vec4 v0x7f867831ab40_0;
    %assign/vec4 v0x7f867831abe0_0, 0;
    %load/vec4 v0x7f867831a290_0;
    %assign/vec4 v0x7f867831a420_0, 0;
    %load/vec4 v0x7f867831ac80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f867831bb20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f867831b0f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f867831b880_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f867831b5f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f867831a150_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f867831abe0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f867831a420_0, 0;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "-";
    "/Users/fatimafarooq/Desktop/axi_LLM/responses/axil_adapter_wr.v";
