@electronic{PRIV,
  title = {RISC-V Instruction Set Manual, Volume II: Privileged Architecture},
  url = {https://github.com/riscv/riscv-isa-manual},
  year = {}
}
@electronic{PCI,
  title = {PCI Express® Base Specification Revision 6.0},
  url = {https://pcisig.com/pci-express-6.0-specification},
  year = {}
}
@electronic{PCI-CLS,
  title = {PCI Code and ID Assignment Specification Revision 1.1},
  url = {https://pcisig.com/sites/default/files/files/PCI_Code-ID_r_1_11__v24_Jan_2019.pdf},
  year = {}
}
@electronic{AIA,
  title = {RISC-V Advanced Interrupt Architecture},
  url = {https://github.com/riscv/riscv-aia}
}
@electronic{CFI,
  title = {RISC-V Shadow Stacks and Landing Pads},
  url = {https://github.com/riscv/riscv-cfi}
}
@electronic{PR243,
  title = {Clarification updates to IOMMU v1.0.0},
  url = {https://github.com/riscv-non-isa/riscv-iommu/pull/243/commits}
}
@electronic{PR441,
  title = {Clarification updates to IOMMU v1.0.1},
  url = {https://github.com/riscv-non-isa/riscv-iommu/pull/441/commits}
}
@electronic{PR569,
  title = {Clarification updates to IOMMU v06252025},
  url = {https://github.com/riscv-non-isa/riscv-iommu/pull/569/commits}
}
@electronic{CBQRI,
  title = {RISC-V Capacity and Bandwidth QoS Register Interface},
  url = {https://github.com/riscv-non-isa/riscv-cbqri}
}
@article{PTCAMP,
  author = {Du Bois, Kristof and Eyerman, Stijn and Eeckhout, Lieven},
  title = {Per-Thread Cycle Accounting in Multicore Processors},
  year = {2013},
  issue_date = {January 2013},
  publisher = {Association for Computing Machinery},
  address = {New York, NY, USA},
  volume = {9},
  number = {4},
  issn = {1544-3566},
  url = {https://doi.org/10.1145/2400682.2400688},
  doi = {10.1145/2400682.2400688},
  journal = {ACM Trans. Archit. Code Optim.},
  month = {jan},
  articleno = {29},
  numpages = {22},
}
@inproceedings{HERACLES,
  author = {Lo, David and Cheng, Liqun and Govindaraju, Rama and Ranganathan, Parthasarathy and Kozyrakis, Christos},
  title = {Heracles: Improving Resource Efficiency at Scale},
  year = {2015},
  isbn = {9781450334020},
  publisher = {Association for Computing Machinery},
  address = {New York, NY, USA},
  url = {https://doi.org/10.1145/2749469.2749475},
  doi = {10.1145/2749469.2749475},
  booktitle = {Proceedings of the 42nd Annual International Symposium on Computer Architecture},
  pages = {450–462},
  numpages = {13},
  location = {Portland, Oregon},
  series = {ISCA '15}
}
@electronic{SSQOSID,
  title = {RISC-V Quality-of-Service (QoS) Identifiers},
  url = {https://github.com/riscv/riscv-ssqosid}
}
