// Seed: 587816373
module module_0 (
    output wire  id_0,
    output tri0  id_1,
    output wor   id_2,
    input  wire  id_3
    , id_12,
    input  wand  id_4,
    input  wor   id_5,
    input  uwire id_6,
    input  tri1  id_7
    , id_13,
    output wire  id_8,
    input  tri0  id_9,
    input  uwire id_10
);
  assign id_2 = -1;
  logic id_14;
  assign module_1._id_4 = 0;
endmodule
module module_0 #(
    parameter id_4 = 32'd48
) (
    input wire id_0,
    input wire id_1,
    output tri id_2,
    input wor id_3,
    input uwire _id_4,
    input tri id_5,
    output tri1 id_6,
    output supply0 id_7,
    input supply0 id_8,
    input tri id_9,
    output supply1 module_1,
    input tri1 id_11,
    input tri0 id_12,
    input wire id_13,
    input wor id_14,
    input supply1 id_15,
    input supply0 id_16,
    input tri1 id_17
);
  logic [7:0] id_19;
  wire id_20;
  module_0 modCall_1 (
      id_7,
      id_2,
      id_6,
      id_3,
      id_14,
      id_14,
      id_3,
      id_11,
      id_6,
      id_11,
      id_5
  );
  assign id_19[-1**id_4+:1] = ~1'b0;
endmodule
