lib/Target/WebAssembly/WebAssemblyGenSubtargetInfo.inc: /home/max/GitHub/llvm-project/llvm/include/llvm/CodeGen/SDNodeProperties.td /home/max/GitHub/llvm-project/llvm/include/llvm/CodeGen/ValueTypes.td /home/max/GitHub/llvm-project/llvm/include/llvm/IR/Intrinsics.td /home/max/GitHub/llvm-project/llvm/include/llvm/IR/IntrinsicsAArch64.td /home/max/GitHub/llvm-project/llvm/include/llvm/IR/IntrinsicsAMDGPU.td /home/max/GitHub/llvm-project/llvm/include/llvm/IR/IntrinsicsARM.td /home/max/GitHub/llvm-project/llvm/include/llvm/IR/IntrinsicsBPF.td /home/max/GitHub/llvm-project/llvm/include/llvm/IR/IntrinsicsHexagon.td /home/max/GitHub/llvm-project/llvm/include/llvm/IR/IntrinsicsHexagonDep.td /home/max/GitHub/llvm-project/llvm/include/llvm/IR/IntrinsicsMips.td /home/max/GitHub/llvm-project/llvm/include/llvm/IR/IntrinsicsNVVM.td /home/max/GitHub/llvm-project/llvm/include/llvm/IR/IntrinsicsPowerPC.td /home/max/GitHub/llvm-project/llvm/include/llvm/IR/IntrinsicsRISCV.td /home/max/GitHub/llvm-project/llvm/include/llvm/IR/IntrinsicsSystemZ.td /home/max/GitHub/llvm-project/llvm/include/llvm/IR/IntrinsicsVE.td /home/max/GitHub/llvm-project/llvm/include/llvm/IR/IntrinsicsVEVL.gen.td /home/max/GitHub/llvm-project/llvm/include/llvm/IR/IntrinsicsWebAssembly.td /home/max/GitHub/llvm-project/llvm/include/llvm/IR/IntrinsicsX86.td /home/max/GitHub/llvm-project/llvm/include/llvm/IR/IntrinsicsXCore.td /home/max/GitHub/llvm-project/llvm/include/llvm/Target/GenericOpcodes.td /home/max/GitHub/llvm-project/llvm/include/llvm/Target/GlobalISel/RegisterBank.td /home/max/GitHub/llvm-project/llvm/include/llvm/Target/GlobalISel/SelectionDAGCompat.td /home/max/GitHub/llvm-project/llvm/include/llvm/Target/GlobalISel/Target.td /home/max/GitHub/llvm-project/llvm/include/llvm/Target/Target.td /home/max/GitHub/llvm-project/llvm/include/llvm/Target/TargetCallingConv.td /home/max/GitHub/llvm-project/llvm/include/llvm/Target/TargetInstrPredicate.td /home/max/GitHub/llvm-project/llvm/include/llvm/Target/TargetItinerary.td /home/max/GitHub/llvm-project/llvm/include/llvm/Target/TargetPfmCounters.td /home/max/GitHub/llvm-project/llvm/include/llvm/Target/TargetSchedule.td /home/max/GitHub/llvm-project/llvm/include/llvm/Target/TargetSelectionDAG.td /home/max/GitHub/llvm-project/llvm/lib/Target/WebAssembly/WebAssemblyInstrAtomics.td /home/max/GitHub/llvm-project/llvm/lib/Target/WebAssembly/WebAssemblyInstrBulkMemory.td /home/max/GitHub/llvm-project/llvm/lib/Target/WebAssembly/WebAssemblyInstrCall.td /home/max/GitHub/llvm-project/llvm/lib/Target/WebAssembly/WebAssemblyInstrControl.td /home/max/GitHub/llvm-project/llvm/lib/Target/WebAssembly/WebAssemblyInstrConv.td /home/max/GitHub/llvm-project/llvm/lib/Target/WebAssembly/WebAssemblyInstrFloat.td /home/max/GitHub/llvm-project/llvm/lib/Target/WebAssembly/WebAssemblyInstrFormats.td /home/max/GitHub/llvm-project/llvm/lib/Target/WebAssembly/WebAssemblyInstrInfo.td /home/max/GitHub/llvm-project/llvm/lib/Target/WebAssembly/WebAssemblyInstrInteger.td /home/max/GitHub/llvm-project/llvm/lib/Target/WebAssembly/WebAssemblyInstrMemory.td /home/max/GitHub/llvm-project/llvm/lib/Target/WebAssembly/WebAssemblyInstrRef.td /home/max/GitHub/llvm-project/llvm/lib/Target/WebAssembly/WebAssemblyInstrSIMD.td /home/max/GitHub/llvm-project/llvm/lib/Target/WebAssembly/WebAssemblyInstrTable.td /home/max/GitHub/llvm-project/llvm/lib/Target/WebAssembly/WebAssemblyRegisterInfo.td
