# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do lab3_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/zacha/Downloads/385_lab4_adders_provided_fa20 {C:/Users/zacha/Downloads/385_lab4_adders_provided_fa20/addermethods.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:22:22 on Sep 15,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/zacha/Downloads/385_lab4_adders_provided_fa20" C:/Users/zacha/Downloads/385_lab4_adders_provided_fa20/addermethods.sv 
# -- Compiling module full_adder
# -- Compiling module ADDER4
# 
# Top level modules:
# 	ADDER4
# End time: 20:22:22 on Sep 15,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/zacha/Downloads/385_lab4_adders_provided_fa20 {C:/Users/zacha/Downloads/385_lab4_adders_provided_fa20/router.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:22:22 on Sep 15,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/zacha/Downloads/385_lab4_adders_provided_fa20" C:/Users/zacha/Downloads/385_lab4_adders_provided_fa20/router.sv 
# -- Compiling module router
# 
# Top level modules:
# 	router
# End time: 20:22:22 on Sep 15,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/zacha/Downloads/385_lab4_adders_provided_fa20 {C:/Users/zacha/Downloads/385_lab4_adders_provided_fa20/reg_17.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:22:22 on Sep 15,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/zacha/Downloads/385_lab4_adders_provided_fa20" C:/Users/zacha/Downloads/385_lab4_adders_provided_fa20/reg_17.sv 
# -- Compiling module reg_17
# 
# Top level modules:
# 	reg_17
# End time: 20:22:22 on Sep 15,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/zacha/Downloads/385_lab4_adders_provided_fa20 {C:/Users/zacha/Downloads/385_lab4_adders_provided_fa20/lookahead_adder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:22:22 on Sep 15,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/zacha/Downloads/385_lab4_adders_provided_fa20" C:/Users/zacha/Downloads/385_lab4_adders_provided_fa20/lookahead_adder.sv 
# -- Compiling module lookahead_adder
# ** Error: C:/Users/zacha/Downloads/385_lab4_adders_provided_fa20/lookahead_adder.sv(45): (vlog-2110) Illegal reference to net "cout".
# -- Compiling module loadahead
# ** Error: C:/Users/zacha/Downloads/385_lab4_adders_provided_fa20/lookahead_adder.sv(70): (vlog-2730) Undefined variable: 'cout'.
# End time: 20:22:22 on Sep 15,2022, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./lab3_run_msim_rtl_verilog.do line 11
# C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -sv -work work +incdir+C:/Users/zacha/Downloads/385_lab4_adders_provided_fa20 {C:/Users/zacha/Downloads/385_lab4_adders_provided_fa20/lookahead_a..."
