<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Strict//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-strict.dtd"><!-- saved from url=(0092)http://www.gatexcel.co.in/public/code/tce_show_result_user.php?testuser_id=92189&test_id=255 --><html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en" dir="ltr"><head><meta http-equiv="Content-Type" content="text/html; charset=UTF-8"><title>Test Results</title><meta name="language" content="en"><meta name="tcexam_level" content="1"><meta name="description" content="[TCExam] TCExam by Tecnick.com [Raudra Exam (c) 2019]"><meta name="author" content="nick"><meta name="reply-to" content=""><meta name="keywords" content="TCExam, eExam, e-exam, web, exam"><link rel="stylesheet" href="./Test Results60_files/jquery-ui.css"><link rel="stylesheet" href="./Test Results60_files/calclayout.css"><script src="./Test Results60_files/jquery-1.12.4.js.download"></script><script src="./Test Results60_files/jquery-ui.js.download"></script><script src="./Test Results60_files/jquery.dialogextend.min.js.download"></script><script src="./Test Results60_files/custom.js.download"></script><script src="./Test Results60_files/oscZenoedited.js.download"></script><link rel="stylesheet" href="./Test Results60_files/default.css" type="text/css"><link rel="shortcut icon" href="http://www.gatexcel.co.in/favicon.ico"></head><body><div class="header"><div class="left"></div><div class="right"><a name="timersection" id="timersection"></a><form action="http://www.gatexcel.co.in/public/code/tce_show_result_user.php" id="timerform"><div><input type="text" name="timer" id="timer" value="" size="29" maxlength="29" title="Clock / Timer" readonly="readonly">&nbsp;</div></form><script src="./Test Results60_files/timer.js.download" type="text/javascript"></script><script type="text/javascript">//<![CDATA[FJ_start_timer(false, 1486837853, 'I\'m sorry, the time available to complete the test is over!', false, 1486837853802);//]]></script></div></div><div id="scrollayer" class="scrollmenu"><!--[if lte IE 7]><style type="text/css">ul.menu li {text-align:left;behavior:url("../../shared/jscripts/IEmen.htc");}ul.menu ul {background-color:#003399;margin:0;padding:0;display:none;position:absolute;top:20px;left:0px;}ul.menu ul li {width:200px;text-align:left;margin:0;}ul.menu ul ul {display:none;position:absolute;top:0px;left:190px;}</style><![endif]--><a name="menusection" id="menusection"></a><div class="hidden"><a href="http://www.gatexcel.co.in/public/code/tce_show_result_user.php?testuser_id=92189&amp;test_id=255#topofdoc" accesskey="2" title="[2] skip navigation menu">skip navigation menu</a></div><ul class="menu"><li><a href="http://www.gatexcel.co.in/public/code/index.php" title="Main Page" id="Main Page" accesskey="i">Home</a></li><li><a href="http://www.gatexcel.co.in/public/code/tce_page_user.php" title="User" id="User" accesskey="u">User</a><!--[if lte IE 6]><iframe class="menu"></iframe><![endif]--><ul><li><a href="http://www.gatexcel.co.in/public/code/tce_user_change_email.php" title="Change Email" id="Change Email">Change Email</a></li><li><a href="http://www.gatexcel.co.in/public/code/tce_user_change_password.php" title="Change Password" id="Change Password">Change Password</a></li></ul></li><li><a href="http://www.gatexcel.co.in/public/code/tce_logout.php" title="click on this link to exit the system (session end)" id="click on this link to exit the system (session end)" accesskey="q">Logout</a></li></ul></div><div class="body"><a name="topofdoc" id="topofdoc"></a><script>    $(document).ready(function(){          // $('#numBox').click(function(){        $('#keypad').fadeToggle('fast');        event.stopPropagation();  //  });              $('.key').click(function(){        var numBox = document.getElementById('answertext');//        if(this.innerHTML == '0'){//            if (numBox.value.length > 0 && numBox.value.length<11)//                numBox.value = numBox.value + this.innerHTML;//        }//        else       if(numBox.value.length<11){        if(this.innerHTML == '-'){            if (numBox.value.length == 0)                numBox.value = numBox.value + this.innerHTML;        }        else if(this.innerHTML == '.'){            console.log(numBox.value.indexOf('-'));            if(numBox.value.length == 1){                            }else{                if(numBox.value.indexOf('.') == -1)                 numBox.value = numBox.value + this.innerHTML;            }        }        else{                    numBox.value = numBox.value + this.innerHTML;        }    }        event.stopPropagation();    });        $('.btn').click(function(){          var numBox = document.getElementById('answertext');        if(this.innerHTML == 'Backspace'){                       if(numBox.value.length > 0){                numBox.value = numBox.value.substring(0, numBox.value.length - 1);            }        }        else if(this.innerHTML == '←'){          var current_position = numBox.value.slice(0, numBox.selectionStart).length;          if(current_position != 0){              numBox.setSelectionRange(current_position-1,current_position-1);          }           numBox.focus();        }        else if(this.innerHTML == '→'){           var current_position = numBox.value.slice(0, numBox.selectionStart).length;                      if(current_position != numBox.value.length){              numBox.setSelectionRange(current_position+1,current_position+1);          }           numBox.focus();        }        else{            document.getElementById('answertext').value = '';        }                event.stopPropagation();    });    });        function validateNumeric(e) {            if (!e) var e = window.event;    if (!e.which) keyPressed = e.keyCode;    else keyPressed = e.which;       if ((keyPressed >= 48 && keyPressed <= 57) ||keyPressed == 45 || keyPressed == 46 || keyPressed == 8 || keyPressed == 9 || (keyPressed > 37 && keyPressed <= 40)) {      keyPressed = keyPressed;      var text = $("#answertext").val();      if(keyPressed ==  46){         if(text.indexOf(".") > -1){              return false;          }      }           if(keyPressed ==  45){                          if(text.length == 0){              return true;            }else{                return false;            }        }        if(keyPressed ==  46){                          if(text.length == 0){              return true;            }else{             if(text.length==1){                if(text.indexOf("-") == "0"){                        return false;                  }                 }                return true;            }        }      return true;    } else {      keyPressed = 0;      return false;    }  }  </script><div class="container"><div class="tceformbox"><div class="row"><span class="label"><span title="User">User:</span></span><span class="formw"> abhi.sinu.1 - abhi.sinu.1&nbsp;</span></div><div class="row"><span class="label"><span title="Test">Test:</span></span><span class="formw"><strong>CO Subject Test - 3</strong><br>Complete Syllabus&nbsp;</span></div><div class="row"><span class="label"><span title="test starting date and time [yyyy-mm-dd hh:mm:ss]">Start Time:</span></span><span class="formw">2017-02-11 23:33:50&nbsp;</span></div><div class="row"><span class="label"><span title="test ending date and time [yyyy-mm-dd hh:mm:ss]">End Time:</span></span><span class="formw">&nbsp;</span></div><div class="row"><span class="label"><span title="Test Time">Test Time:</span></span><span class="formw">01:30:00&nbsp;</span></div><div class="row"><span class="label"><span title="Final Score">Points:</span></span><span class="formw">0.000 / 50.000 (0%)&nbsp;</span></div><div class="row"><span class="label"><span title="Correct Answers">Correct:</span></span><span class="formw">0 / 33 (0%)&nbsp;</span></div><div class="rowl"><ol class="question"><li>Find the number of comparators required by the 32 KB and 8-way set-associative cache.assuming that the CPU provides 32-bit physical addresses and size of the cache block is 32 bytes.<span style="float:right">( Marks: 0.00 )</span><ol class="answer"><li>&nbsp; 4</li><li>&nbsp; 1</li><li>&nbsp; 5</li><li>&nbsp; 8<br><span class="explanation"></ol><br><br></li><li>A non-pipelined processor with a clock rate of 1.5 GHZ and CPI is 3.  In order to improve the CPI processor is upgraded five stage pipeline.  Because of internal pipeline delay the clock speed reduced to 1GHZ. The speedup achieved in pipelined processor assuming no stalls in the pipeline is ?<span style="float:right">( Marks: 0.00 )</span><ol class="answer"><li>&nbsp; 1</li><li>&nbsp; 2<br><span class="explanation"><li>&nbsp; 3</li><li>&nbsp; 4</li></ol><br><br></li><li>An I/O device transfers a data 20MB/s over a bus which is capable of sending data at a rate 100MB/s. Consider a processor operates at 200MHZ, and it takes 100 clock cycles to handle each DMA request. Transfer of data between I/O and main memory in 8KB blocks, calculate the fraction of  CPU time handling the data transfer with DMA?<span style="float:right">( Marks: 0.00 )</span><ol class="answer"><li>&nbsp; 0.12<br><span class="explanation"><li>&nbsp; 1.2</li><li>&nbsp; 3.4</li><li>&nbsp; 0.34</li></ol><br><br></li><li>Consider a fully associative 128-byte instruction cache with 4-byte block ( every block can hold exactly one instruction). The cache uses an LRU replacement policy. What is the miss rate for loop which consist of 32 instructions with a large number of iterations?<span style="float:right">( Marks: 0.00 )</span><ol class="answer"><li>&nbsp; 20%</li><li>&nbsp; 50%</li><li>&nbsp; 0%<br><span class="explanation"><li>&nbsp; 70%</li></ol><br><br></li><li>A DMA module is transferring characters to main memory using  cycle stealing mode from a device transmitting at 512 bytes per second. The CPU is capable of fetching instructions at the rate of 1 million instructions per second. By how much will the processor be slow down due the DMA module?<span style="float:right">( Marks: 0.00 )</span><ol class="answer"><li>&nbsp; 4%</li><li>&nbsp; 6%</li><li>&nbsp; 5.12%<br><span class="explanation"><li>&nbsp; 7%</li></ol><br><br></li><li>Which of the following instruction is following immediate mode addressing mode?<span style="float:right">( Marks: 0.00 )</span><ol class="answer"><li>&nbsp; LD 1000<br><span class="explanation"><li>&nbsp; Move R1, R2</li><li>&nbsp; LD (R1)</li><li>&nbsp; LD @ADR</li></ol><br><br></li><li>Number of 1K * 8 RAM chips are required to construct memory of size 16K * 32?<span style="float:right">( Marks: 0.00 )</span><ol class="answer"><li>&nbsp; 32</li><li>&nbsp; 64<br><span class="explanation"><li>&nbsp; 128</li><li>&nbsp; 256</li></ol><br><br></li><li>Both hardwired and microprogrammed control units are used to<span style="float:right">( Marks: 0.00 )</span><ol class="answer"><li>&nbsp; Generate control signals<br><span class="explanation"><li>&nbsp; Access memory</li><li>&nbsp; Access ALU</li><li>&nbsp; None of these</li></ol><br><br></li><li>Consider the following expression and identify minimum number of registers required to implement the following expression<br>               (a-b)+(e-(c+d))<span style="float:right">( Marks: 0.00 )</span><ol class="answer"><li>&nbsp; 4</li><li>&nbsp; 3<br><span class="explanation"><li>&nbsp; 2</li><li>&nbsp; 1</li></ol><br><br></li><li>Which of the following feature RISC processor have<span style="float:right">( Marks: 0.00 )</span><ol class="answer"><li>&nbsp; CPI &lt; 1</li><li>&nbsp; CPI &gt; 1</li><li>&nbsp; CPI = 1<br><span class="explanation"><li>&nbsp; CPI &gt;= 1</li></ol><br><br></li><li>Relative mode of addressing is most relevant to write<span style="float:right">( Marks: 0.00 )</span><ol class="answer"><li>&nbsp; Subtractive code</li><li>&nbsp; Position Independent code<br><span class="explanation"><li>&nbsp; Relocatable codes</li><li>&nbsp; Interrupt handle code</li></ol><br><br></li><li>A certain processor supports only the immediate addressing mode,which of the following programming language features cannot be implemented on this processor?<br> S1 : Pointers<br> S2 : Arrays<br>  S3: Records<span style="float:right">( Marks: 0.00 )</span><ol class="answer"><li>&nbsp; only S1 ,S2</li><li>&nbsp; only S2,S3</li><li>&nbsp; both S1 &amp; S2</li><li>&nbsp; all the above<br><span class="explanation"></ol><br><br></li><li>What is the minimum number of page faults for an optimal page replacement strategy for the reference string 1, 2, 3, 4, 5, 3, 4, 1, 6, 7, 8, 7, 4, 5, 3, 2, 1, 5, 4, 2 with 3 page frames?<span style="float:right">( Marks: 0.00 )</span><ol class="answer"><li>&nbsp; 11</li><li>&nbsp; 12</li><li>&nbsp; 13</li><li>&nbsp; 14<br><span class="explanation"></ol><br><br></li><li>Consider a hierarchical memory system with the following properties.<br> .L1 cache hit time is 1 cycle (local miss rate 25%) <br>.L2 cache hit time is 10 cycles (local miss rate 40%)<br>.L3 cache hit time is 50 cycles (local miss rate 6%) <br>.Main memory hit time is  100 cycles (always hits) <br> What is the Average memory access time of given system?<span style="float:right">( Marks: 0.00 )</span><ol class="answer"><li>&nbsp; 9.1 cycles<br><span class="explanation"><li>&nbsp; 14.5 cycles</li><li>&nbsp; 10 cycles</li><li>&nbsp; 11 cycles</li></ol><br><br></li><li><strong class="tcecode">Common Data Question 15&amp;16</strong><br>Consider an L1 cache, L2 cache, and main memory. The hit rates and hit times for each are:<br>50% hit rate, 2 ns hit time to L1.<br>70% hit rate, 15 ns hit time to L2.<br>100% hit rate, 200 ns hit time to main memory<br><br>What fraction of accesses are serviced from L2?<span style="float:right">( Marks: 0.00 )</span><ol class="answer"><li>&nbsp; 40%</li><li>&nbsp; 50%</li><li>&nbsp; 30%</li><li>&nbsp; 35%<br><span class="explanation"></ol><br><br></li><li><strong class="tcecode">Common Data Question 15&amp;16</strong><br>Consider an L1 cache, L2 cache, and main memory. The hit rates and hit times for each are:<br>50% hit rate, 2 ns hit time to L1.<br>70% hit rate, 15 ns hit time to L2.<br>100% hit rate, 200 ns hit time to main memory<br><br> What is the miss rate and miss time for the L2 cache?<span style="float:right">( Marks: 0.00 )</span><ol class="answer"><li>&nbsp; 30%, 200ns<br><span class="explanation"><li>&nbsp; 30%,15ns</li><li>&nbsp; 70%  ,200ns</li><li>&nbsp; 70%,15ns</li></ol><br><br></li><li>Calculate the time taken to execute 1000 instructions assuming that 45% of all instruction executed are branch instructions ? (Assuming all branch instructions are unconditional and instructions are overlapped except branch instructions and assume branch target is calculated in third stage)<span style="float:right">( Marks: 0.00 )</span><ol class="answer"><li>&nbsp; 1900<br><span class="explanation"><li>&nbsp; 1800</li><li>&nbsp; 1950</li><li>&nbsp; 2000</li></ol><br><br></li><li>Consider 4-stage pipeline,  the branch target is resolved at the end of the second stage for unconditional branches, and at the end of the third cycle for the conditional branches. Assuming that only the first stage can always be done independent of whether the branch goes and ignoring other pipeline stalls, how much faster would the machine be without any branch hazards (assume 60 % branch instructions are taken)?<br><img src="./Test Results60_files/Q33a.PNG" alt="image:COS3/Q33a.PNG" width="641" height="149" class="tcecode"><span style="float:right">( Marks: 0.00 )</span><ol class="answer"><li>&nbsp; 0.7299<br><span class="explanation"><li>&nbsp; 0.6</li><li>&nbsp; 0.42</li><li>&nbsp; 0.53</li></ol><br><br></li><li>Assume we have a computer where the cycles per instruction (CPI) is 1.0 when all memory accesses hit in the cache.The only data accesses are loads and stores, and these total 50% of the instructions. If the miss penalty is 25 clock cycles and the miss rate is 2%, how much faster would the computer be if all instructions were cache hits?<span style="float:right">( Marks: 0.00 )</span><ol class="answer"><li>&nbsp; 1.5</li><li>&nbsp; 0.7</li><li>&nbsp; 2.75</li><li>&nbsp; 1.75<br><span class="explanation"></ol><br><br></li><li>The L1 data cache in the Pentium 4 holds 8 KBytes of data. Each block holds 64 bytes of data and the cache is 4-way set associative and physical address is 32-bits Then what is the values of TAG,SET,OFFSET?<span style="float:right">( Marks: 0.00 )</span><ol class="answer"><li>&nbsp; (20,6,6)</li><li>&nbsp; (19,7,6)</li><li>&nbsp; (21,5,6)<br><span class="explanation"><li>&nbsp; (20,5,7)</li></ol><br><br></li><li>Consider a system with cache miss penalty is 200 clock cycles, and all instructions normally take 1.0 clock cycles. Assume average miss rate is 2% then what is the total taken for 1000 instructions assuming clock cycle time is 1ns?<span style="float:right">( Marks: 0.00 )</span><ol class="answer"><li>&nbsp; 700ns</li><li>&nbsp; 500ns<br><span class="explanation"><li>&nbsp; 600 ns</li><li>&nbsp; 650 ns</li></ol><br><br></li><li>A 16 KB cache and is 8-way set-associative. How many bits are used for tag, assuming that the CPU provides 32-bit physical addresses and size of the cache block is 32 bytes?<span style="float:right">( Marks: 0.00 )</span><ol class="answer"><li>&nbsp; 12</li><li>&nbsp; 19</li><li>&nbsp; 21<br><span class="explanation"><li>&nbsp; 22</li></ol><br><br></li><li>Consider a non-pipelined processor design which has a cycle time of 10ns and average CPI of 1.4. The processor is pipelined into 5 stages and delays of each stage are  1ns, 1.5ns, 4ns, 3ns, and 0.5ns, what is the maximum speedup achieved during the pipelined processor_____________?<span style="float:right">( Marks: 0.00 )</span><ol class="answer"><li>&nbsp; 2.2</li><li>&nbsp; 2.3</li><li>&nbsp; 2.5<br><span class="explanation"><li>&nbsp; 3</li></ol><br><br></li><li>A certain moving arm disk storage has the following specifications : <br>	Number of sectors/track = 400<br>	Disk rotation speed = 3600 rpm<br>	sector storage capacity = 256 bytes<br>Calculate the data transfer rate?<span style="float:right">( Marks: 0.00 )</span><ol class="answer"><li>&nbsp; 6.144MB/sec<br><span class="explanation"><li>&nbsp; 7MB/sec</li><li>&nbsp; 5MB/sec</li><li>&nbsp; 6MB/sec</li></ol><br><br></li><li>A hard disk has 32 sectors/ track, 8 platters, each with 2 recording surface and 500 cylinders. The address of a sector is given as &lt;c,h,s&gt; where c → cylinder number, t -&gt; track number, s → sector number. 0th sector is addressed as &lt;0, 0, 0&gt;. The address &lt;10,20,15&gt;  corresponds to sector number is ?<span style="float:right">( Marks: 0.00 )</span><ol class="answer"><li>&nbsp; 5770</li><li>&nbsp; 5775<br><span class="explanation"><li>&nbsp; 5780</li><li>&nbsp; 5790</li></ol><br><br></li><li>Consider a non pipelined processor it takes 100ns to execute a program A. The same program is processed on 8-stage pipelined processor with a clock cycle of 2 ns, find the speed up of the pipeline compared non pipelined processor ?<span style="float:right">( Marks: 0.00 )</span><ol class="answer"><li>&nbsp; 60</li><li>&nbsp; 50<br><span class="explanation"><li>&nbsp; 70</li><li>&nbsp; 40</li></ol><br><br></li><li>Consider a computer having L1- data cache and main memory. The latencies of different kind accesses are as follows; cache hit 1-cycle; cache miss, 105 cycles; main memory access with cache disabled, 100 cycles. When you run a program with an overall miss rate of 5%, what will be the average memory access time(in CPU cycles)<br>Note : [only consider data accesses]?<span style="float:right">( Marks: 0.00 )</span><ol class="answer"><li>&nbsp; 6.2 cycles<br><span class="explanation"><li>&nbsp; 5.2 cycles</li><li>&nbsp; 4.2 cycles</li><li>&nbsp; 7.2 cycles</li></ol><br><br></li><li><strong class="tcecode">CommonData Q28&amp;Q29</strong><br>A 2-way set associative write back cache with true LRU replacement requires 15 * 2<sup class="tcecode">9</sup> bits to implement its tag store per set (including bits for valid, dirty and LRU). The cache is virtually indexed, physically tagged. The virtual address space is 1 MB, page size is 2 KB, cache block size is 8 bytes and is byte-addressable.<br>What is the maximum size of the data store of the cache in bytes?<span style="float:right">( Marks: 0.00 )</span><ol class="answer"><li>&nbsp; 9 KB</li><li>&nbsp; 10 KB</li><li>&nbsp; 12 KB</li><li>&nbsp; 8 KB<br><span class="explanation"></ol><br><br></li><li><strong class="tcecode">CommonData Q28&amp;Q29</strong><br>A 2-way set associative write back cache with true LRU replacement requires 15 * 2<sup class="tcecode">9</sup> bits to implement its tag store per set (including bits for valid, dirty and LRU). The cache is virtually indexed, physically tagged. The virtual address space is 1 MB, page size is 2 KB, cache block size is 8 bytes and is byte-addressable.<br>What is the physical address space of this memory system?<span style="float:right">( Marks: 0.00 )</span><ol class="answer"><li>&nbsp; 128KB</li><li>&nbsp; 64KB<br><span class="explanation"><li>&nbsp; 256KB</li><li>&nbsp; 32KB</li></ol><br><br></li><li><strong class="tcecode">CommonData Question 30&amp;31</strong><br>Consider a system with 64KB cache and line size of  32 bytes. The cache will allocate a line on write miss. Assume cache is connected to lower level memory in the hierarchy through a 64-bit wide bus. The number of CPU cycles for a B-bytes write access on this bus is 10+5((B/4)-1).<br>Consider below C code snippet : <br><div class="tcecodepre">#define&nbsp;PORTION&nbsp;1<br>			Base&nbsp;=&nbsp;8&nbsp;*&nbsp;i;<br>for&nbsp;(unsigned&nbsp;int&nbsp;j&nbsp;=&nbsp;base;&nbsp;j&nbsp;&lt;&nbsp;base&nbsp;+&nbsp;PORTION;&nbsp;j++)<br>				Data[j]&nbsp;=&nbsp;j;&nbsp;//&nbsp;storing&nbsp;j&nbsp;into&nbsp;memory</div><br>Assume j is stored in register and unsigned int size 32 bits.<br>For write through cache, how many CPU cycles are spent on write transfers to the memory for the all the combined iterations of the j loop in the above C code snippet?<span style="float:right">( Marks: 0.00 )</span><ol class="answer"><li>&nbsp; 10<br><span class="explanation"><li>&nbsp; 20</li><li>&nbsp; 5</li><li>&nbsp; 15</li></ol><br><br></li><li><strong class="tcecode">CommonData Question 30&amp;31</strong><br>Consider a system with 64KB cache and line size of  32 bytes. The cache will allocate a line on write miss. Assume cache is connected to lower level memory in the hierarchy through a 64-bit wide bus. The number of CPU cycles for a B-bytes write access on this bus is 10+5((B/4)-1).<br>Consider below C code snippet : <br><div class="tcecodepre">#define&nbsp;PORTION&nbsp;1<br>			Base&nbsp;=&nbsp;8&nbsp;*&nbsp;i;<br>for&nbsp;(unsigned&nbsp;int&nbsp;j&nbsp;=&nbsp;base;&nbsp;j&nbsp;&lt;&nbsp;base&nbsp;+&nbsp;PORTION;&nbsp;j++)<br>				Data[j]&nbsp;=&nbsp;j;&nbsp;//&nbsp;storing&nbsp;j&nbsp;into&nbsp;memory</div><br>Assume j is stored in register and unsigned int size 32 bits.<br> If the cache is configured as write back cache, how many CPU cycles are spent on a write back a cache line?<span style="float:right">( Marks: 0.00 )</span><ol class="answer"><li>&nbsp; 45 cycles<br><span class="explanation"><li>&nbsp; 26 cycles</li><li>&nbsp; 24 cycles</li><li>&nbsp; 28 cycles</li></ol><br><br></li><li><strong class="tcecode">CommonData Question 32&amp;33</strong> <br>Consider a machine with 5-stage pipeline with 1ns clock cycle. The second machine with 12-stage pipeline with a 0.6ns clock cycle. The 5-stage pipeline experiences a stall due to data hazard for every 5 instructions, whereas 12 stage pipeline experiences 3 stalls for every 8 instructions. Branch instructions constitute 20% of the total instructions , and misprediction rate for both machines is 5%.<br>What is the speed up of 12-stage pipeline over 5 stage pipeline considering only data hazards?<span style="float:right">( Marks: 0.00 )</span><ol class="answer"><li>&nbsp; 1</li><li>&nbsp; 2.1</li><li>&nbsp; 1.45<br><span class="explanation"><li>&nbsp; 3</li></ol><br><br></li><li><strong class="tcecode">CommonData Question 32&amp;33</strong> <br>Consider a machine with 5-stage pipeline with 1ns clock cycle. The second machine with 12-stage pipeline with a 0.6ns clock cycle. The 5-stage pipeline experiences a stall due to data hazard for every 5 instructions, whereas 12 stage pipeline experiences 3 stalls for every 8 instructions. Branch instructions constitute 20% of the total instructions , and misprediction rate for both machines is 5%.<br> If the branch mispredict penalty for the first machine is 2 cycles but the 