<?xml version="1.0" encoding="UTF-8"?>
<BaliProject version="3.2" title="ddr3_ipcore_eval" device="LFE5U-45F-7BG256C" synthesis="synplify" default_implementation="ddr3_ipcore_eval">
    <Implementation title="ddr3_ipcore_eval" dir="ddr3_ipcore_eval" description="ddr3_ipcore_eval" default_strategy="ddr3_ipcore_eval">
        <Options>
            <Option name="include path" value="../../src/params/"/>
            <Option name="top" value="ddr3_sdram_mem_top_ddr3_ipcore"/>
        </Options>
        <Source name="../../../../ddr_clks_ddr3_ipcore_bb.v" type="Verilog"/>
        <Source name="../../../../ddr3_ipcore_bb.v" type="Verilog"/>
        <Source name="../../impl/ddr3_sdram_mem_top_wrapper_ddr3_ipcore.v" type="Verilog"/>
        <Source name="ddr3_ipcore_eval.lpf" type="Logic Preference"/>
    </Implementation>
    <Strategy name="ddr3_ipcore_eval" file="ddr3_ipcore_eval.sty"/>
</BaliProject>

