library ieee;
use ieee.std_logic_1164.all;
entity addor is
port( Cin,x,y	: in std_logic;
		s,Cout	: out std_logic);
end fulladd;

architecture add of addor is
begin
	s<= x xor y xor Cin;
	Cout <= (x and y) or (x and Cin) or (y and Cin);
end add;
