\BOOKMARK [0][-]{titulo.0}{P\341gina de T\355tulo}{}% 1
\BOOKMARK [0][-]{chapter*.1}{Resumen}{}% 2
\BOOKMARK [0][-]{chapter*.2}{Abstract}{}% 3
\BOOKMARK [0][-]{indices.0}{\315ndices}{}% 4
\BOOKMARK [1][-]{tabla de contenidos.1}{Tabla de contenidos}{indices.0}% 5
\BOOKMARK [1][-]{indice de figuras.1}{\315ndice de figuras}{indices.0}% 6
\BOOKMARK [1][-]{indice de tablas.1}{\315ndice de tablas}{indices.0}% 7
\BOOKMARK [0][-]{chapter.1}{Introducci\363n}{}% 8
\BOOKMARK [1][-]{section.1.1}{Motivaci\363n}{chapter.1}% 9
\BOOKMARK [1][-]{section.1.2}{Planteamiento del problema}{chapter.1}% 10
\BOOKMARK [1][-]{section.1.3}{Objetivo}{chapter.1}% 11
\BOOKMARK [1][-]{section.1.4}{Estructura del documento}{chapter.1}% 12
\BOOKMARK [0][-]{chapter.2}{Arquitectura de un procesador}{}% 13
\BOOKMARK [1][-]{section.2.1}{Procesador}{chapter.2}% 14
\BOOKMARK [2][-]{subsection.2.1.1}{Arquitectura}{section.2.1}% 15
\BOOKMARK [2][-]{subsection.2.1.2}{Repertorio de instrucciones}{section.2.1}% 16
\BOOKMARK [2][-]{subsection.2.1.3}{Memoria}{section.2.1}% 17
\BOOKMARK [2][-]{subsection.2.1.4}{Segmentaci\363n}{section.2.1}% 18
\BOOKMARK [1][-]{section.2.2}{Procesador ARM}{chapter.2}% 19
\BOOKMARK [2][-]{subsection.2.2.1}{Arquitectura ARM}{section.2.2}% 20
\BOOKMARK [2][-]{subsection.2.2.2}{Repertorio de instrucciones ARM}{section.2.2}% 21
\BOOKMARK [2][-]{subsection.2.2.3}{Segmentaci\363n ARM}{section.2.2}% 22
\BOOKMARK [2][-]{subsection.2.2.4}{Memoria ARM}{section.2.2}% 23
\BOOKMARK [1][-]{section.2.3}{Field-Programmable Gate Arrays \(FPGA\)}{chapter.2}% 24
\BOOKMARK [2][-]{subsection.2.3.1}{Placa de desarrollo}{section.2.3}% 25
\BOOKMARK [0][-]{chapter.3}{Fallos y tolerancia}{}% 26
\BOOKMARK [1][-]{section.3.1}{Fallos}{chapter.3}% 27
\BOOKMARK [2][-]{subsection.3.1.1}{Causas}{section.3.1}% 28
\BOOKMARK [2][-]{subsection.3.1.2}{Tipos de fallos}{section.3.1}% 29
\BOOKMARK [1][-]{section.3.2}{Tolerancia a Fallos}{chapter.3}% 30
\BOOKMARK [2][-]{subsection.3.2.1}{Redundancia en la informaci\363n}{section.3.2}% 31
\BOOKMARK [2][-]{subsection.3.2.2}{Redundancia en el tiempo}{section.3.2}% 32
\BOOKMARK [2][-]{subsection.3.2.3}{Redundancia en el hardware}{section.3.2}% 33
\BOOKMARK [1][-]{section.3.3}{Tolerancia en microprocesadores}{chapter.3}% 34
\BOOKMARK [0][-]{chapter.4}{Trabajo realizado}{}% 35
\BOOKMARK [1][-]{section.4.1}{Arquitectura del procesador}{chapter.4}% 36
\BOOKMARK [2][-]{subsection.4.1.1}{Estructura}{section.4.1}% 37
\BOOKMARK [2][-]{subsection.4.1.2}{Repertorio de instrucciones}{section.4.1}% 38
\BOOKMARK [2][-]{subsection.4.1.3}{Segmentaci\363n}{section.4.1}% 39
\BOOKMARK [2][-]{subsection.4.1.4}{Memoria}{section.4.1}% 40
\BOOKMARK [1][-]{section.4.2}{Implementaci\363n}{chapter.4}% 41
\BOOKMARK [2][-]{subsection.4.2.1}{Banco de registros}{section.4.2}% 42
\BOOKMARK [2][-]{subsection.4.2.2}{Contador de programa}{section.4.2}% 43
\BOOKMARK [2][-]{subsection.4.2.3}{Unidad Aritm\351tico-L\363gica \(ALU\)}{section.4.2}% 44
\BOOKMARK [2][-]{subsection.4.2.4}{Control principal}{section.4.2}% 45
\BOOKMARK [2][-]{subsection.4.2.5}{Registros de control}{section.4.2}% 46
\BOOKMARK [2][-]{subsection.4.2.6}{Memoria de instrucciones}{section.4.2}% 47
\BOOKMARK [2][-]{subsection.4.2.7}{Memoria de datos}{section.4.2}% 48
\BOOKMARK [1][-]{section.4.3}{Formato de instrucciones}{chapter.4}% 49
\BOOKMARK [2][-]{subsection.4.3.1}{Accesos a Memoria}{section.4.3}% 50
\BOOKMARK [2][-]{subsection.4.3.2}{Procesamiento de datos}{section.4.3}% 51
\BOOKMARK [2][-]{subsection.4.3.3}{Operaciones de control}{section.4.3}% 52
\BOOKMARK [0][-]{chapter.5}{Aplicando tolerancia a fallos}{}% 53
\BOOKMARK [1][-]{section.5.1}{Redundancia modular}{chapter.5}% 54
\BOOKMARK [1][-]{section.5.2}{El Votador}{chapter.5}% 55
\BOOKMARK [2][-]{subsection.5.2.1}{Implementaci\363n}{section.5.2}% 56
\BOOKMARK [1][-]{section.5.3}{Aplicaci\363n}{chapter.5}% 57
\BOOKMARK [0][-]{chapter.6}{Resultados}{}% 58
\BOOKMARK [1][-]{section.6.1}{Programa de control}{chapter.6}% 59
\BOOKMARK [1][-]{section.6.2}{Fallos introducidos}{chapter.6}% 60
\BOOKMARK [1][-]{section.6.3}{Validaci\363n del procesador est\341ndar}{chapter.6}% 61
\BOOKMARK [2][-]{subsection.6.3.1}{Recursos empleados}{section.6.3}% 62
\BOOKMARK [2][-]{subsection.6.3.2}{Ejecuci\363n de control}{section.6.3}% 63
\BOOKMARK [2][-]{subsection.6.3.3}{Inserci\363n de fallos}{section.6.3}% 64
\BOOKMARK [1][-]{section.6.4}{Validaci\363n del procesador tolerante a fallos}{chapter.6}% 65
\BOOKMARK [2][-]{subsection.6.4.1}{Recursos empleados}{section.6.4}% 66
\BOOKMARK [2][-]{subsection.6.4.2}{Ejecuci\363n de control}{section.6.4}% 67
\BOOKMARK [2][-]{subsection.6.4.3}{Inserci\363n de fallos}{section.6.4}% 68
\BOOKMARK [0][-]{chapter.7}{An\341lisis de los resultados}{}% 69
\BOOKMARK [1][-]{section.7.1}{Comparativa de procesadores}{chapter.7}% 70
\BOOKMARK [1][-]{section.7.2}{Simulaciones}{chapter.7}% 71
\BOOKMARK [2][-]{subsection.7.2.1}{Procesador est\341ndar}{section.7.2}% 72
\BOOKMARK [2][-]{subsection.7.2.2}{Procesador tolerante a fallos}{section.7.2}% 73
\BOOKMARK [0][-]{chapter.8}{Conclusiones}{}% 74
\BOOKMARK [1][-]{section.8.1}{Conclusiones}{chapter.8}% 75
\BOOKMARK [0][-]{chapter.9}{Conclusions}{}% 76
\BOOKMARK [1][-]{section.9.1}{Conclusions}{chapter.9}% 77
\BOOKMARK [0][-]{appendix.Alph1}{C\363digo de simulaci\363n sin fallos}{}% 78
\BOOKMARK [1][-]{section.Alph1.1}{Testbench para ejecuci\363n de control}{appendix.Alph1}% 79
\BOOKMARK [0][-]{appendix.Alph2}{C\363digo de simulaci\363n con fallos}{}% 80
\BOOKMARK [1][-]{section.Alph2.1}{Testbench para ejecuci\363n con inserci\363n de fallos en CPU est\341ndar}{appendix.Alph2}% 81
\BOOKMARK [1][-]{section.Alph2.2}{Testbench para ejecuci\363n con inserci\363n de fallos en CPU tolerante a fallos}{appendix.Alph2}% 82
\BOOKMARK [0][-]{appendix.Alph3}{Simulaciones}{}% 83
\BOOKMARK [1][-]{section.Alph3.1}{Procesador est\341ndar sin fallos}{appendix.Alph3}% 84
\BOOKMARK [1][-]{section.Alph3.2}{Procesador est\341ndar con fallos}{appendix.Alph3}% 85
\BOOKMARK [1][-]{section.Alph3.3}{Procesador tolerante a fallos sin fallos}{appendix.Alph3}% 86
\BOOKMARK [1][-]{section.Alph3.4}{Procesador tolerante a fallos con fallos}{appendix.Alph3}% 87
\BOOKMARK [0][-]{appendix*.58}{Bibliograf\355a}{}% 88
