

================================================================
== Vitis HLS Report for 'dense_int8_Pipeline_VITIS_LOOP_103_12_VITIS_LOOP_108_13_VITIS_LOOP_109_14_VITIS_s'
================================================================
* Date:           Tue Dec 16 15:43:39 2025

* Version:        2025.2 (Build 6295257 on Nov 12 2025)
* Project:        proj_dense
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  10.00 ns|  10.114 ns|     2.70 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |      Pipeline     |
    |   min   |   max   |    min   |    max   | min | max |        Type       |
    +---------+---------+----------+----------+-----+-----+-------------------+
    |   125456|   125456|  1.269 ms|  1.269 ms|    0|    0|  loop pipeline stp|
    +---------+---------+----------+----------+-----+-----+-------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                                                                           |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |                                 Loop Name                                 |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +---------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_103_12_VITIS_LOOP_108_13_VITIS_LOOP_109_14_VITIS_LOOP_110_15  |   125454|   125454|        16|          1|          1|  125440|       yes|
        +---------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 16


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 16
* Pipeline : 1
  Pipeline-0 : II = 1, D = 16, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.28>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%x = alloca i32 1" [dense_int8.cpp:110]   --->   Operation 19 'alloca' 'x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%flat_idx_1 = alloca i32 1" [dense_int8.cpp:107]   --->   Operation 20 'alloca' 'flat_idx_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%add_ln108_119 = alloca i32 1"   --->   Operation 21 'alloca' 'add_ln108_119' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%flat_idx = alloca i32 1" [dense_int8.cpp:107]   --->   Operation 22 'alloca' 'flat_idx' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%add_ln11021 = alloca i32 1"   --->   Operation 23 'alloca' 'add_ln11021' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%y = alloca i32 1" [dense_int8.cpp:109]   --->   Operation 24 'alloca' 'y' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%indvar_flatten186 = alloca i32 1"   --->   Operation 25 'alloca' 'indvar_flatten186' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%c = alloca i32 1" [dense_int8.cpp:108]   --->   Operation 26 'alloca' 'c' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%indvars_iv136 = alloca i32 1"   --->   Operation 27 'alloca' 'indvars_iv136' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%indvar_flatten206 = alloca i32 1"   --->   Operation 28 'alloca' 'indvar_flatten206' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [dense_int8.cpp:103]   --->   Operation 29 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%indvar_flatten238 = alloca i32 1"   --->   Operation 30 'alloca' 'indvar_flatten238' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%sum_5 = alloca i32 1" [dense_int8.cpp:104]   --->   Operation 31 'alloca' 'sum_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%sext_ln103_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln103"   --->   Operation 32 'read' 'sext_ln103_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%sext_ln103_cast = sext i62 %sext_ln103_read"   --->   Operation 33 'sext' 'sext_ln103_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_7, i32 0, i32 0, void @empty_8, i32 0, i32 784, void @empty, void @empty_0, void @empty_8, i32 16, i32 16, i32 16, i32 16, void @empty_8, void @empty_8, i32 4294967295, i32 0, i32 0, i32 4"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (1.58ns)   --->   "%store_ln0 = store i17 0, i17 %indvar_flatten238"   --->   Operation 35 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 36 [1/1] (1.58ns)   --->   "%store_ln103 = store i4 0, i4 %i" [dense_int8.cpp:103]   --->   Operation 36 'store' 'store_ln103' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 37 [1/1] (1.58ns)   --->   "%store_ln0 = store i15 0, i15 %indvar_flatten206"   --->   Operation 37 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 38 [1/1] (1.58ns)   --->   "%store_ln0 = store i14 0, i14 %indvars_iv136"   --->   Operation 38 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 39 [1/1] (1.58ns)   --->   "%store_ln108 = store i5 0, i5 %c" [dense_int8.cpp:108]   --->   Operation 39 'store' 'store_ln108' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 40 [1/1] (1.58ns)   --->   "%store_ln0 = store i10 0, i10 %indvar_flatten186"   --->   Operation 40 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 41 [1/1] (1.58ns)   --->   "%store_ln109 = store i5 0, i5 %y" [dense_int8.cpp:109]   --->   Operation 41 'store' 'store_ln109' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 42 [1/1] (1.58ns)   --->   "%store_ln107 = store i14 0, i14 %flat_idx" [dense_int8.cpp:107]   --->   Operation 42 'store' 'store_ln107' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 43 [1/1] (1.58ns)   --->   "%store_ln107 = store i14 0, i14 %flat_idx_1" [dense_int8.cpp:107]   --->   Operation 43 'store' 'store_ln107' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 44 [1/1] (1.58ns)   --->   "%store_ln110 = store i5 0, i5 %x" [dense_int8.cpp:110]   --->   Operation 44 'store' 'store_ln110' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc185"   --->   Operation 45 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%indvar_flatten238_load = load i17 %indvar_flatten238" [dense_int8.cpp:103]   --->   Operation 46 'load' 'indvar_flatten238_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (2.10ns)   --->   "%icmp_ln103 = icmp_eq  i17 %indvar_flatten238_load, i17 125440" [dense_int8.cpp:103]   --->   Operation 47 'icmp' 'icmp_ln103' <Predicate = true> <Delay = 2.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (2.10ns)   --->   "%add_ln103_1 = add i17 %indvar_flatten238_load, i17 1" [dense_int8.cpp:103]   --->   Operation 48 'add' 'add_ln103_1' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln103 = br i1 %icmp_ln103, void %for.inc197, void %for.end199.exitStub" [dense_int8.cpp:103]   --->   Operation 49 'br' 'br_ln103' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (1.58ns)   --->   "%store_ln103 = store i17 %add_ln103_1, i17 %indvar_flatten238" [dense_int8.cpp:103]   --->   Operation 50 'store' 'store_ln103' <Predicate = (!icmp_ln103)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 7.15>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%indvar_flatten186_load = load i10 %indvar_flatten186" [dense_int8.cpp:109]   --->   Operation 51 'load' 'indvar_flatten186_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%indvar_flatten206_load = load i15 %indvar_flatten206" [dense_int8.cpp:108]   --->   Operation 52 'load' 'indvar_flatten206_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 53 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%i_load = load i4 %i" [dense_int8.cpp:103]   --->   Operation 54 'load' 'i_load' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (1.73ns)   --->   "%add_ln103 = add i4 %i_load, i4 1" [dense_int8.cpp:103]   --->   Operation 55 'add' 'add_ln103' <Predicate = (!icmp_ln103)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (1.94ns)   --->   "%icmp_ln108 = icmp_eq  i15 %indvar_flatten206_load, i15 12544" [dense_int8.cpp:108]   --->   Operation 56 'icmp' 'icmp_ln108' <Predicate = (!icmp_ln103)> <Delay = 1.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.97ns)   --->   "%xor_ln103 = xor i1 %icmp_ln108, i1 1" [dense_int8.cpp:103]   --->   Operation 57 'xor' 'xor_ln103' <Predicate = (!icmp_ln103)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (1.73ns)   --->   "%icmp_ln109 = icmp_eq  i10 %indvar_flatten186_load, i10 784" [dense_int8.cpp:109]   --->   Operation 58 'icmp' 'icmp_ln109' <Predicate = (!icmp_ln103)> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.97ns)   --->   "%and_ln103_1 = and i1 %icmp_ln109, i1 %xor_ln103" [dense_int8.cpp:103]   --->   Operation 59 'and' 'and_ln103_1' <Predicate = (!icmp_ln103)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (1.02ns)   --->   "%select_ln103_4 = select i1 %icmp_ln108, i4 %add_ln103, i4 %i_load" [dense_int8.cpp:103]   --->   Operation 60 'select' 'select_ln103_4' <Predicate = (!icmp_ln103)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.97ns)   --->   "%empty = or i1 %and_ln103_1, i1 %icmp_ln108" [dense_int8.cpp:103]   --->   Operation 61 'or' 'empty' <Predicate = (!icmp_ln103)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln108 = zext i4 %select_ln103_4" [dense_int8.cpp:108]   --->   Operation 62 'zext' 'zext_ln108' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_2 : Operation 63 [3/3] (1.05ns) (grouped into DSP with root node add_ln114)   --->   "%mul_ln108 = mul i17 %zext_ln108, i17 12544" [dense_int8.cpp:108]   --->   Operation 63 'mul' 'mul_ln108' <Predicate = (!icmp_ln103)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 64 [1/1] (1.73ns)   --->   "%add_ln109_1 = add i10 %indvar_flatten186_load, i10 1" [dense_int8.cpp:109]   --->   Operation 64 'add' 'add_ln109_1' <Predicate = (!icmp_ln103)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.68ns)   --->   "%select_ln109_2 = select i1 %empty, i10 1, i10 %add_ln109_1" [dense_int8.cpp:109]   --->   Operation 65 'select' 'select_ln109_2' <Predicate = (!icmp_ln103)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (1.94ns)   --->   "%add_ln108_2 = add i15 %indvar_flatten206_load, i15 1" [dense_int8.cpp:108]   --->   Operation 66 'add' 'add_ln108_2' <Predicate = (!icmp_ln103)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.75ns)   --->   "%select_ln108_3 = select i1 %icmp_ln108, i15 1, i15 %add_ln108_2" [dense_int8.cpp:108]   --->   Operation 67 'select' 'select_ln108_3' <Predicate = (!icmp_ln103)> <Delay = 0.75> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (1.58ns)   --->   "%store_ln103 = store i4 %select_ln103_4, i4 %i" [dense_int8.cpp:103]   --->   Operation 68 'store' 'store_ln103' <Predicate = (!icmp_ln103)> <Delay = 1.58>
ST_2 : Operation 69 [1/1] (1.58ns)   --->   "%store_ln108 = store i15 %select_ln108_3, i15 %indvar_flatten206" [dense_int8.cpp:108]   --->   Operation 69 'store' 'store_ln108' <Predicate = (!icmp_ln103)> <Delay = 1.58>
ST_2 : Operation 70 [1/1] (1.58ns)   --->   "%store_ln109 = store i10 %select_ln109_2, i10 %indvar_flatten186" [dense_int8.cpp:109]   --->   Operation 70 'store' 'store_ln109' <Predicate = (!icmp_ln103)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 6.74>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%x_load = load i5 %x" [dense_int8.cpp:110]   --->   Operation 71 'load' 'x_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%y_load = load i5 %y"   --->   Operation 72 'load' 'y_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%c_load = load i5 %c"   --->   Operation 73 'load' 'c_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (1.21ns)   --->   "%select_ln103_1 = select i1 %icmp_ln108, i5 0, i5 %c_load" [dense_int8.cpp:103]   --->   Operation 74 'select' 'select_ln103_1' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (1.78ns)   --->   "%first_iter_9303 = icmp_eq  i5 %c_load, i5 0"   --->   Operation 75 'icmp' 'first_iter_9303' <Predicate = true> <Delay = 1.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node first_iter_9_mid2)   --->   "%or_ln103 = or i1 %icmp_ln108, i1 %first_iter_9303" [dense_int8.cpp:103]   --->   Operation 76 'or' 'or_ln103' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (1.78ns)   --->   "%first_iter_8306 = icmp_eq  i5 %y_load, i5 0"   --->   Operation 77 'icmp' 'first_iter_8306' <Predicate = true> <Delay = 1.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node and_ln110)   --->   "%or_ln103_1 = or i1 %icmp_ln108, i1 %first_iter_8306" [dense_int8.cpp:103]   --->   Operation 78 'or' 'or_ln103_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (1.78ns)   --->   "%icmp_ln110 = icmp_eq  i5 %x_load, i5 28" [dense_int8.cpp:110]   --->   Operation 79 'icmp' 'icmp_ln110' <Predicate = true> <Delay = 1.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln110_mid2205)   --->   "%and_ln103 = and i1 %icmp_ln110, i1 %xor_ln103" [dense_int8.cpp:103]   --->   Operation 80 'and' 'and_ln103' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (1.78ns)   --->   "%add_ln108 = add i5 %select_ln103_1, i5 1" [dense_int8.cpp:108]   --->   Operation 81 'add' 'add_ln108' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (1.21ns)   --->   "%y_5_mid2195 = select i1 %empty, i5 0, i5 %y_load" [dense_int8.cpp:103]   --->   Operation 82 'select' 'y_5_mid2195' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (1.78ns)   --->   "%first_iter_9_mid1 = icmp_eq  i5 %add_ln108, i5 0" [dense_int8.cpp:108]   --->   Operation 83 'icmp' 'first_iter_9_mid1' <Predicate = true> <Delay = 1.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 84 [1/1] (0.99ns) (out node of the LUT)   --->   "%first_iter_9_mid2 = select i1 %and_ln103_1, i1 %first_iter_9_mid1, i1 %or_ln103" [dense_int8.cpp:103]   --->   Operation 84 'select' 'first_iter_9_mid2' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node and_ln110)   --->   "%first_iter_8_mid2203 = or i1 %and_ln103_1, i1 %or_ln103_1" [dense_int8.cpp:103]   --->   Operation 85 'or' 'first_iter_8_mid2203' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln110_mid2205)   --->   "%exitcond_flatten188_not = xor i1 %icmp_ln109, i1 1" [dense_int8.cpp:109]   --->   Operation 86 'xor' 'exitcond_flatten188_not' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln110_mid2205)   --->   "%not_exitcond_flatten188_mid2237 = or i1 %icmp_ln108, i1 %exitcond_flatten188_not" [dense_int8.cpp:108]   --->   Operation 87 'or' 'not_exitcond_flatten188_mid2237' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 88 [1/1] (0.97ns) (out node of the LUT)   --->   "%icmp_ln110_mid2205 = and i1 %and_ln103, i1 %not_exitcond_flatten188_mid2237" [dense_int8.cpp:103]   --->   Operation 88 'and' 'icmp_ln110_mid2205' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 89 [1/1] (1.21ns)   --->   "%select_ln108_1 = select i1 %and_ln103_1, i5 %add_ln108, i5 %select_ln103_1" [dense_int8.cpp:108]   --->   Operation 89 'select' 'select_ln108_1' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 90 [1/1] (1.78ns)   --->   "%add_ln109 = add i5 %y_5_mid2195, i5 1" [dense_int8.cpp:109]   --->   Operation 90 'add' 'add_ln109' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node x_2_mid2)   --->   "%empty_26 = or i1 %icmp_ln110_mid2205, i1 %and_ln103_1" [dense_int8.cpp:103]   --->   Operation 91 'or' 'empty_26' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node x_2_mid2)   --->   "%empty_27 = or i1 %empty_26, i1 %icmp_ln108" [dense_int8.cpp:103]   --->   Operation 92 'or' 'empty_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 93 [1/1] (1.21ns) (out node of the LUT)   --->   "%x_2_mid2 = select i1 %empty_27, i5 0, i5 %x_load" [dense_int8.cpp:103]   --->   Operation 93 'select' 'x_2_mid2' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 94 [1/1] (1.78ns)   --->   "%first_iter_8_mid1 = icmp_eq  i5 %add_ln109, i5 0" [dense_int8.cpp:109]   --->   Operation 94 'icmp' 'first_iter_8_mid1' <Predicate = true> <Delay = 1.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node and_ln110)   --->   "%first_iter_8_mid2 = select i1 %icmp_ln110_mid2205, i1 %first_iter_8_mid1, i1 %first_iter_8_mid2203" [dense_int8.cpp:103]   --->   Operation 95 'select' 'first_iter_8_mid2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 96 [1/1] (1.21ns)   --->   "%select_ln109_1 = select i1 %icmp_ln110_mid2205, i5 %add_ln109, i5 %y_5_mid2195" [dense_int8.cpp:109]   --->   Operation 96 'select' 'select_ln109_1' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 97 [1/1] (1.78ns)   --->   "%icmp_ln110_1 = icmp_eq  i5 %x_2_mid2, i5 0" [dense_int8.cpp:110]   --->   Operation 97 'icmp' 'icmp_ln110_1' <Predicate = true> <Delay = 1.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 98 [1/1] (0.99ns) (out node of the LUT)   --->   "%and_ln110 = and i1 %first_iter_8_mid2, i1 %icmp_ln110_1" [dense_int8.cpp:110]   --->   Operation 98 'and' 'and_ln110' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%br_ln110 = br i1 %and_ln110, void %for.inc185.split, void %new.body.VITIS_LOOP_109_14" [dense_int8.cpp:110]   --->   Operation 99 'br' 'br_ln110' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 100 [2/3] (1.05ns) (grouped into DSP with root node add_ln114)   --->   "%mul_ln108 = mul i17 %zext_ln108, i17 12544" [dense_int8.cpp:108]   --->   Operation 100 'mul' 'mul_ln108' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 101 [1/1] (1.58ns)   --->   "%store_ln108 = store i5 %select_ln108_1, i5 %c" [dense_int8.cpp:108]   --->   Operation 101 'store' 'store_ln108' <Predicate = true> <Delay = 1.58>
ST_3 : Operation 102 [1/1] (1.58ns)   --->   "%store_ln109 = store i5 %select_ln109_1, i5 %y" [dense_int8.cpp:109]   --->   Operation 102 'store' 'store_ln109' <Predicate = true> <Delay = 1.58>

State 4 <SV = 3> <Delay = 10.1>
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "%flat_idx_1_load = load i14 %flat_idx_1" [dense_int8.cpp:103]   --->   Operation 103 'load' 'flat_idx_1_load' <Predicate = (!icmp_ln108 & !and_ln103_1 & !icmp_ln110_mid2205)> <Delay = 0.00>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "%add_ln108_119_load = load i14 %add_ln108_119"   --->   Operation 104 'load' 'add_ln108_119_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "%flat_idx_load = load i14 %flat_idx" [dense_int8.cpp:103]   --->   Operation 105 'load' 'flat_idx_load' <Predicate = (!icmp_ln108 & !and_ln103_1 & !icmp_ln110_mid2205)> <Delay = 0.00>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "%add_ln11021_load = load i14 %add_ln11021"   --->   Operation 106 'load' 'add_ln11021_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%indvars_iv136_load = load i14 %indvars_iv136" [dense_int8.cpp:103]   --->   Operation 107 'load' 'indvars_iv136_load' <Predicate = (!icmp_ln108 & !and_ln103_1)> <Delay = 0.00>
ST_4 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node select_ln108)   --->   "%select_ln103 = select i1 %icmp_ln108, i14 0, i14 %indvars_iv136_load" [dense_int8.cpp:103]   --->   Operation 108 'select' 'select_ln103' <Predicate = (!and_ln103_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node select_ln109)   --->   "%select_ln103_2 = select i1 %icmp_ln108, i14 0, i14 %flat_idx_load" [dense_int8.cpp:103]   --->   Operation 109 'select' 'select_ln103_2' <Predicate = (!and_ln103_1 & !icmp_ln110_mid2205)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node flat_idx_1_mid2)   --->   "%select_ln103_3 = select i1 %icmp_ln108, i14 0, i14 %flat_idx_1_load" [dense_int8.cpp:103]   --->   Operation 110 'select' 'select_ln103_3' <Predicate = (!and_ln103_1 & !icmp_ln110_mid2205)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node select_ln109)   --->   "%flat_idx_mid2194 = select i1 %and_ln103_1, i14 %add_ln108_119_load, i14 %select_ln103_2" [dense_int8.cpp:103]   --->   Operation 111 'select' 'flat_idx_mid2194' <Predicate = (!icmp_ln110_mid2205)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node flat_idx_1_mid2)   --->   "%flat_idx_1_mid2199 = select i1 %and_ln103_1, i14 %add_ln108_119_load, i14 %select_ln103_3" [dense_int8.cpp:103]   --->   Operation 112 'select' 'flat_idx_1_mid2199' <Predicate = (!icmp_ln110_mid2205)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 113 [1/1] (0.70ns) (out node of the LUT)   --->   "%select_ln108 = select i1 %and_ln103_1, i14 %add_ln108_119_load, i14 %select_ln103" [dense_int8.cpp:108]   --->   Operation 113 'select' 'select_ln108' <Predicate = true> <Delay = 0.70> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 114 [1/1] (0.70ns) (out node of the LUT)   --->   "%flat_idx_1_mid2 = select i1 %icmp_ln110_mid2205, i14 %add_ln11021_load, i14 %flat_idx_1_mid2199" [dense_int8.cpp:103]   --->   Operation 114 'select' 'flat_idx_1_mid2' <Predicate = true> <Delay = 0.70> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 115 [1/1] (0.70ns) (out node of the LUT)   --->   "%select_ln109 = select i1 %icmp_ln110_mid2205, i14 %add_ln11021_load, i14 %flat_idx_mid2194" [dense_int8.cpp:109]   --->   Operation 115 'select' 'select_ln109' <Predicate = true> <Delay = 0.70> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 116 [1/3] (0.00ns) (grouped into DSP with root node add_ln114)   --->   "%mul_ln108 = mul i17 %zext_ln108, i17 12544" [dense_int8.cpp:108]   --->   Operation 116 'mul' 'mul_ln108' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 117 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %select_ln108_1, i5 0" [dense_int8.cpp:112]   --->   Operation 117 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 118 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %select_ln108_1, i2 0" [dense_int8.cpp:112]   --->   Operation 118 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln112 = zext i7 %tmp" [dense_int8.cpp:112]   --->   Operation 119 'zext' 'zext_ln112' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 120 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln112 = sub i10 %p_shl, i10 %zext_ln112" [dense_int8.cpp:112]   --->   Operation 120 'sub' 'sub_ln112' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln112_1 = zext i5 %select_ln109_1" [dense_int8.cpp:112]   --->   Operation 121 'zext' 'zext_ln112_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 122 [1/1] (3.72ns) (root node of TernaryAdder)   --->   "%add_ln112 = add i10 %sub_ln112, i10 %zext_ln112_1" [dense_int8.cpp:112]   --->   Operation 122 'add' 'add_ln112' <Predicate = true> <Delay = 3.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 123 [1/1] (0.00ns)   --->   "%trunc_ln112 = trunc i10 %add_ln112" [dense_int8.cpp:112]   --->   Operation 123 'trunc' 'trunc_ln112' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 124 [1/1] (0.00ns)   --->   "%zext_ln110 = zext i14 %flat_idx_1_mid2" [dense_int8.cpp:110]   --->   Operation 124 'zext' 'zext_ln110' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 125 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln114 = add i17 %zext_ln110, i17 %mul_ln108" [dense_int8.cpp:114]   --->   Operation 125 'add' 'add_ln114' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 126 [1/1] (1.81ns)   --->   "%add_ln117 = add i14 %flat_idx_1_mid2, i14 1" [dense_int8.cpp:117]   --->   Operation 126 'add' 'add_ln117' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 127 [1/1] (1.78ns)   --->   "%add_ln110_1 = add i5 %x_2_mid2, i5 1" [dense_int8.cpp:110]   --->   Operation 127 'add' 'add_ln110_1' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 128 [1/1] (1.78ns)   --->   "%icmp_ln110_2 = icmp_eq  i5 %add_ln110_1, i5 28" [dense_int8.cpp:110]   --->   Operation 128 'icmp' 'icmp_ln110_2' <Predicate = true> <Delay = 1.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 129 [1/1] (1.81ns)   --->   "%add_ln110 = add i14 %select_ln109, i14 28" [dense_int8.cpp:110]   --->   Operation 129 'add' 'add_ln110' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 130 [1/1] (1.78ns)   --->   "%icmp_ln109_1 = icmp_eq  i5 %select_ln109_1, i5 27" [dense_int8.cpp:109]   --->   Operation 130 'icmp' 'icmp_ln109_1' <Predicate = true> <Delay = 1.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 131 [1/1] (1.81ns)   --->   "%add_ln108_1 = add i14 %select_ln108, i14 784" [dense_int8.cpp:108]   --->   Operation 131 'add' 'add_ln108_1' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 132 [1/1] (1.78ns)   --->   "%icmp_ln108_1 = icmp_eq  i5 %select_ln108_1, i5 15" [dense_int8.cpp:108]   --->   Operation 132 'icmp' 'icmp_ln108_1' <Predicate = true> <Delay = 1.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 133 [1/1] (0.00ns)   --->   "%br_ln110 = br i1 %icmp_ln110_2, void %new.latch.for.inc185.split, void %last.iter.for.inc185.split" [dense_int8.cpp:110]   --->   Operation 133 'br' 'br_ln110' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 134 [1/1] (0.00ns)   --->   "%br_ln110 = br i1 %icmp_ln109_1, void %new.latch.for.inc188, void %last.iter.for.inc188" [dense_int8.cpp:110]   --->   Operation 134 'br' 'br_ln110' <Predicate = (icmp_ln110_2)> <Delay = 0.00>
ST_4 : Operation 135 [1/1] (0.00ns)   --->   "%br_ln110 = br i1 %icmp_ln108_1, void %new.latch.for.inc191, void %last.iter.for.inc191" [dense_int8.cpp:110]   --->   Operation 135 'br' 'br_ln110' <Predicate = (icmp_ln110_2 & icmp_ln109_1)> <Delay = 0.00>
ST_4 : Operation 136 [1/1] (0.00ns)   --->   "%br_ln110 = br void %new.latch.for.inc188" [dense_int8.cpp:110]   --->   Operation 136 'br' 'br_ln110' <Predicate = (icmp_ln110_2 & icmp_ln109_1)> <Delay = 0.00>
ST_4 : Operation 137 [1/1] (0.00ns)   --->   "%br_ln110 = br void %new.latch.for.inc185.split" [dense_int8.cpp:110]   --->   Operation 137 'br' 'br_ln110' <Predicate = (icmp_ln110_2)> <Delay = 0.00>
ST_4 : Operation 138 [1/1] (1.58ns)   --->   "%store_ln108 = store i14 %select_ln108, i14 %indvars_iv136" [dense_int8.cpp:108]   --->   Operation 138 'store' 'store_ln108' <Predicate = true> <Delay = 1.58>
ST_4 : Operation 139 [1/1] (0.00ns)   --->   "%store_ln110 = store i14 %add_ln110, i14 %add_ln11021" [dense_int8.cpp:110]   --->   Operation 139 'store' 'store_ln110' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 140 [1/1] (1.58ns)   --->   "%store_ln107 = store i14 %select_ln109, i14 %flat_idx" [dense_int8.cpp:107]   --->   Operation 140 'store' 'store_ln107' <Predicate = true> <Delay = 1.58>
ST_4 : Operation 141 [1/1] (0.00ns)   --->   "%store_ln108 = store i14 %add_ln108_1, i14 %add_ln108_119" [dense_int8.cpp:108]   --->   Operation 141 'store' 'store_ln108' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 142 [1/1] (1.58ns)   --->   "%store_ln107 = store i14 %add_ln117, i14 %flat_idx_1" [dense_int8.cpp:107]   --->   Operation 142 'store' 'store_ln107' <Predicate = true> <Delay = 1.58>
ST_4 : Operation 143 [1/1] (1.58ns)   --->   "%store_ln110 = store i5 %add_ln110_1, i5 %x" [dense_int8.cpp:110]   --->   Operation 143 'store' 'store_ln110' <Predicate = true> <Delay = 1.58>

State 5 <SV = 4> <Delay = 7.09>
ST_5 : Operation 144 [1/1] (0.00ns)   --->   "%tmp_62 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %add_ln112, i2 0" [dense_int8.cpp:112]   --->   Operation 144 'bitconcatenate' 'tmp_62' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 145 [1/1] (0.00ns)   --->   "%tmp_63 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %trunc_ln112, i5 0" [dense_int8.cpp:112]   --->   Operation 145 'bitconcatenate' 'tmp_63' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 146 [1/1] (0.00ns)   --->   "%zext_ln112_2 = zext i12 %tmp_62" [dense_int8.cpp:112]   --->   Operation 146 'zext' 'zext_ln112_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 147 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln110 = sub i14 %tmp_63, i14 %zext_ln112_2" [dense_int8.cpp:110]   --->   Operation 147 'sub' 'sub_ln110' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 148 [1/1] (0.00ns)   --->   "%zext_ln112_3 = zext i5 %x_2_mid2" [dense_int8.cpp:112]   --->   Operation 148 'zext' 'zext_ln112_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 149 [1/1] (3.84ns) (root node of TernaryAdder)   --->   "%add_ln112_1 = add i14 %sub_ln110, i14 %zext_ln112_3" [dense_int8.cpp:112]   --->   Operation 149 'add' 'add_ln112_1' <Predicate = true> <Delay = 3.84> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 150 [1/1] (0.00ns)   --->   "%zext_ln112_4 = zext i14 %add_ln112_1" [dense_int8.cpp:112]   --->   Operation 150 'zext' 'zext_ln112_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 151 [1/1] (0.00ns)   --->   "%layer2_out_addr = getelementptr i8 %layer2_out, i64 0, i64 %zext_ln112_4" [dense_int8.cpp:112]   --->   Operation 151 'getelementptr' 'layer2_out_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 152 [2/2] (3.25ns)   --->   "%val_in = load i14 %layer2_out_addr" [dense_int8.cpp:112]   --->   Operation 152 'load' 'val_in' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 12544> <RAM>
ST_5 : Operation 153 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln114 = add i17 %zext_ln110, i17 %mul_ln108" [dense_int8.cpp:114]   --->   Operation 153 'add' 'add_ln114' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 154 [1/1] (0.00ns)   --->   "%zext_ln114 = zext i17 %add_ln114" [dense_int8.cpp:114]   --->   Operation 154 'zext' 'zext_ln114' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 155 [1/1] (0.00ns)   --->   "%fc_w_addr = getelementptr i8 %fc_w, i64 0, i64 %zext_ln114" [dense_int8.cpp:114]   --->   Operation 155 'getelementptr' 'fc_w_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 156 [2/2] (3.25ns)   --->   "%w_val = load i17 %fc_w_addr" [dense_int8.cpp:114]   --->   Operation 156 'load' 'w_val' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 125440> <ROM>

State 6 <SV = 5> <Delay = 4.30>
ST_6 : Operation 157 [1/2] ( I:3.25ns O:3.25ns )   --->   "%val_in = load i14 %layer2_out_addr" [dense_int8.cpp:112]   --->   Operation 157 'load' 'val_in' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 12544> <RAM>
ST_6 : Operation 158 [1/2] ( I:3.25ns O:3.25ns )   --->   "%w_val = load i17 %fc_w_addr" [dense_int8.cpp:114]   --->   Operation 158 'load' 'w_val' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 125440> <ROM>
ST_6 : Operation 159 [1/1] (0.00ns)   --->   "%sext_ln116 = sext i8 %val_in" [dense_int8.cpp:116]   --->   Operation 159 'sext' 'sext_ln116' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 160 [1/1] (0.00ns)   --->   "%sext_ln116_1 = sext i8 %w_val" [dense_int8.cpp:116]   --->   Operation 160 'sext' 'sext_ln116_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 161 [3/3] (1.05ns) (grouped into DSP with root node sum_7)   --->   "%mul_ln116 = mul i16 %sext_ln116_1, i16 %sext_ln116" [dense_int8.cpp:116]   --->   Operation 161 'mul' 'mul_ln116' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 2.32>
ST_7 : Operation 162 [1/1] (0.00ns)   --->   "%zext_ln103 = zext i4 %select_ln103_4" [dense_int8.cpp:103]   --->   Operation 162 'zext' 'zext_ln103' <Predicate = (first_iter_9_mid2)> <Delay = 0.00>
ST_7 : Operation 163 [1/1] (0.00ns)   --->   "%fc_b_addr = getelementptr i12 %fc_b, i64 0, i64 %zext_ln103" [dense_int8.cpp:104]   --->   Operation 163 'getelementptr' 'fc_b_addr' <Predicate = (first_iter_9_mid2)> <Delay = 0.00>
ST_7 : Operation 164 [2/2] (2.32ns)   --->   "%sum = load i4 %fc_b_addr" [dense_int8.cpp:104]   --->   Operation 164 'load' 'sum' <Predicate = (first_iter_9_mid2)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 10> <ROM>
ST_7 : Operation 165 [2/3] (1.05ns) (grouped into DSP with root node sum_7)   --->   "%mul_ln116 = mul i16 %sext_ln116_1, i16 %sext_ln116" [dense_int8.cpp:116]   --->   Operation 165 'mul' 'mul_ln116' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 7> <Delay = 6.70>
ST_8 : Operation 166 [1/2] ( I:2.32ns O:2.32ns )   --->   "%sum = load i4 %fc_b_addr" [dense_int8.cpp:104]   --->   Operation 166 'load' 'sum' <Predicate = (first_iter_9_mid2)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 10> <ROM>
ST_8 : Operation 167 [1/1] (0.00ns)   --->   "%sum_5_load = load i32 %sum_5" [dense_int8.cpp:108]   --->   Operation 167 'load' 'sum_5_load' <Predicate = (and_ln110 & !first_iter_9_mid2)> <Delay = 0.00>
ST_8 : Operation 168 [1/1] (0.00ns)   --->   "%sext_ln104 = sext i12 %sum" [dense_int8.cpp:104]   --->   Operation 168 'sext' 'sext_ln104' <Predicate = (and_ln110 & first_iter_9_mid2)> <Delay = 0.00>
ST_8 : Operation 169 [1/1] (0.69ns)   --->   "%select_ln108_2 = select i1 %first_iter_9_mid2, i32 %sext_ln104, i32 %sum_5_load" [dense_int8.cpp:108]   --->   Operation 169 'select' 'select_ln108_2' <Predicate = (and_ln110)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 170 [1/1] (1.58ns)   --->   "%store_ln104 = store i32 %select_ln108_2, i32 %sum_5" [dense_int8.cpp:104]   --->   Operation 170 'store' 'store_ln104' <Predicate = (and_ln110)> <Delay = 1.58>
ST_8 : Operation 171 [1/1] (0.00ns)   --->   "%br_ln109 = br void %for.inc185.split" [dense_int8.cpp:109]   --->   Operation 171 'br' 'br_ln109' <Predicate = (and_ln110)> <Delay = 0.00>
ST_8 : Operation 172 [1/1] (0.00ns)   --->   "%sum_5_load_1 = load i32 %sum_5" [dense_int8.cpp:116]   --->   Operation 172 'load' 'sum_5_load_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 173 [1/3] (0.00ns) (grouped into DSP with root node sum_7)   --->   "%mul_ln116 = mul i16 %sext_ln116_1, i16 %sext_ln116" [dense_int8.cpp:116]   --->   Operation 173 'mul' 'mul_ln116' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 174 [1/1] (0.00ns) (grouped into DSP with root node sum_7)   --->   "%sext_ln116_2 = sext i16 %mul_ln116" [dense_int8.cpp:116]   --->   Operation 174 'sext' 'sext_ln116_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 175 [2/2] (2.10ns) (root node of the DSP)   --->   "%sum_7 = add i32 %sext_ln116_2, i32 %sum_5_load_1" [dense_int8.cpp:116]   --->   Operation 175 'add' 'sum_7' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 9 <SV = 8> <Delay = 8.07>
ST_9 : Operation 176 [1/2] (2.10ns) (root node of the DSP)   --->   "%sum_7 = add i32 %sext_ln116_2, i32 %sum_5_load_1" [dense_int8.cpp:116]   --->   Operation 176 'add' 'sum_7' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 177 [1/1] (1.58ns)   --->   "%store_ln104 = store i32 %sum_7, i32 %sum_5" [dense_int8.cpp:104]   --->   Operation 177 'store' 'store_ln104' <Predicate = true> <Delay = 1.58>
ST_9 : Operation 178 [1/1] (0.00ns)   --->   "%br_ln110 = br void %for.inc185" [dense_int8.cpp:110]   --->   Operation 178 'br' 'br_ln110' <Predicate = true> <Delay = 0.00>

State 10 <SV = 9> <Delay = 6.41>
ST_10 : Operation 179 [6/6] (6.41ns)   --->   "%conv = sitofp i32 %sum_7" [dense_int8.cpp:122]   --->   Operation 179 'sitofp' 'conv' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.41>
ST_11 : Operation 180 [5/6] (6.41ns)   --->   "%conv = sitofp i32 %sum_7" [dense_int8.cpp:122]   --->   Operation 180 'sitofp' 'conv' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.41>
ST_12 : Operation 181 [4/6] (6.41ns)   --->   "%conv = sitofp i32 %sum_7" [dense_int8.cpp:122]   --->   Operation 181 'sitofp' 'conv' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.41>
ST_13 : Operation 182 [3/6] (6.41ns)   --->   "%conv = sitofp i32 %sum_7" [dense_int8.cpp:122]   --->   Operation 182 'sitofp' 'conv' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.41>
ST_14 : Operation 183 [2/6] (6.41ns)   --->   "%conv = sitofp i32 %sum_7" [dense_int8.cpp:122]   --->   Operation 183 'sitofp' 'conv' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.41>
ST_15 : Operation 184 [1/1] (0.00ns)   --->   "%specpipeline_ln104 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, i32 4294967295, void @empty_8" [dense_int8.cpp:104]   --->   Operation 184 'specpipeline' 'specpipeline_ln104' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 185 [1/6] (6.41ns)   --->   "%conv = sitofp i32 %sum_7" [dense_int8.cpp:122]   --->   Operation 185 'sitofp' 'conv' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 186 [1/1] (0.00ns)   --->   "%bitcast_ln122 = bitcast i32 %conv" [dense_int8.cpp:122]   --->   Operation 186 'bitcast' 'bitcast_ln122' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 192 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 192 'ret' 'ret_ln0' <Predicate = (icmp_ln103)> <Delay = 1.58>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 187 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln103_cast" [dense_int8.cpp:103]   --->   Operation 187 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 188 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_103_12_VITIS_LOOP_108_13_VITIS_LOOP_109_14_VITIS_LOOP_110_15_str"   --->   Operation 188 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 189 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 125440, i64 125440, i64 125440"   --->   Operation 189 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 190 [1/1] ( I:7.30ns O:7.30ns )   --->   "%write_ln122 = write void @_ssdm_op_Write.m_axi.p1i32.i32, i32 %gmem_addr, i32 %bitcast_ln122, i4 15" [dense_int8.cpp:122]   --->   Operation 190 'write' 'write_ln122' <Predicate = (icmp_ln110_2 & icmp_ln109_1 & icmp_ln108_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 191 [1/1] (0.00ns)   --->   "%br_ln110 = br void %new.latch.for.inc191" [dense_int8.cpp:110]   --->   Operation 191 'br' 'br_ln110' <Predicate = (icmp_ln110_2 & icmp_ln109_1 & icmp_ln108_1)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 5.283ns
The critical path consists of the following:
	'store' operation ('store_ln0') of constant 0 17 bit on local variable 'indvar_flatten238' [22]  (1.588 ns)
	'load' operation 17 bit ('indvar_flatten238_load', dense_int8.cpp:103) on local variable 'indvar_flatten238' [36]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln103', dense_int8.cpp:103) [38]  (2.107 ns)
	'store' operation ('store_ln103', dense_int8.cpp:103) of variable 'add_ln103_1', dense_int8.cpp:103 17 bit on local variable 'indvar_flatten238' [162]  (1.588 ns)

 <State 2>: 7.154ns
The critical path consists of the following:
	'load' operation 15 bit ('indvar_flatten206_load', dense_int8.cpp:108) on local variable 'indvar_flatten206' [35]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln108', dense_int8.cpp:108) [55]  (1.944 ns)
	'xor' operation 1 bit ('xor_ln103', dense_int8.cpp:103) [64]  (0.978 ns)
	'and' operation 1 bit ('and_ln103_1', dense_int8.cpp:103) [68]  (0.978 ns)
	'or' operation 1 bit ('empty', dense_int8.cpp:103) [72]  (0.978 ns)
	'select' operation 10 bit ('select_ln109_2', dense_int8.cpp:109) [158]  (0.687 ns)
	'store' operation ('store_ln109', dense_int8.cpp:109) of variable 'select_ln109_2', dense_int8.cpp:109 10 bit on local variable 'indvar_flatten186' [167]  (1.588 ns)

 <State 3>: 6.746ns
The critical path consists of the following:
	'load' operation 5 bit ('x_load', dense_int8.cpp:110) on local variable 'x', dense_int8.cpp:110 [42]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln110', dense_int8.cpp:110) [65]  (1.780 ns)
	'and' operation 1 bit ('and_ln103', dense_int8.cpp:103) [66]  (0.000 ns)
	'and' operation 1 bit ('icmp_ln110_mid2205', dense_int8.cpp:103) [80]  (0.978 ns)
	'or' operation 1 bit ('empty_26', dense_int8.cpp:103) [85]  (0.000 ns)
	'or' operation 1 bit ('empty_27', dense_int8.cpp:103) [86]  (0.000 ns)
	'select' operation 5 bit ('x_2_mid2', dense_int8.cpp:103) [87]  (1.215 ns)
	'icmp' operation 1 bit ('icmp_ln110_1', dense_int8.cpp:110) [95]  (1.780 ns)
	'and' operation 1 bit ('and_ln110', dense_int8.cpp:110) [96]  (0.993 ns)

 <State 4>: 10.114ns
The critical path consists of the following:
	'add' operation 5 bit ('add_ln110_1', dense_int8.cpp:110) [136]  (1.780 ns)
	'store' operation ('store_ln110', dense_int8.cpp:110) of variable 'add_ln110_1', dense_int8.cpp:110 5 bit on local variable 'x', dense_int8.cpp:110 [173]  (1.588 ns)
	'load' operation 5 bit ('x_load', dense_int8.cpp:110) on local variable 'x', dense_int8.cpp:110 [42]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln110', dense_int8.cpp:110) [65]  (1.780 ns)
	'and' operation 1 bit ('and_ln103', dense_int8.cpp:103) [66]  (0.000 ns)
	'and' operation 1 bit ('icmp_ln110_mid2205', dense_int8.cpp:103) [80]  (0.978 ns)
	'or' operation 1 bit ('empty_26', dense_int8.cpp:103) [85]  (0.000 ns)
	'or' operation 1 bit ('empty_27', dense_int8.cpp:103) [86]  (0.000 ns)
	'select' operation 5 bit ('x_2_mid2', dense_int8.cpp:103) [87]  (1.215 ns)
	'icmp' operation 1 bit ('icmp_ln110_1', dense_int8.cpp:110) [95]  (1.780 ns)
	'and' operation 1 bit ('and_ln110', dense_int8.cpp:110) [96]  (0.993 ns)

 <State 5>: 7.098ns
The critical path consists of the following:
	'sub' operation 14 bit ('sub_ln110', dense_int8.cpp:110) [118]  (0.000 ns)
	'add' operation 14 bit ('add_ln112_1', dense_int8.cpp:112) [120]  (3.845 ns)
	'getelementptr' operation 14 bit ('layer2_out_addr', dense_int8.cpp:112) [122]  (0.000 ns)
	'load' operation 8 bit ('val_in', dense_int8.cpp:112) on array 'layer2_out' [125]  (3.254 ns)

 <State 6>: 4.304ns
The critical path consists of the following:
	'load' operation 8 bit ('val_in', dense_int8.cpp:112) on array 'layer2_out' [125]  (3.254 ns)
	'mul' operation 16 bit of DSP[134] ('mul_ln116', dense_int8.cpp:116) [132]  (1.050 ns)

 <State 7>: 2.322ns
The critical path consists of the following:
	'getelementptr' operation 4 bit ('fc_b_addr', dense_int8.cpp:104) [93]  (0.000 ns)
	'load' operation 12 bit ('sum', dense_int8.cpp:104) on array 'fc_b' [94]  (2.322 ns)

 <State 8>: 6.708ns
The critical path consists of the following:
	'load' operation 12 bit ('sum', dense_int8.cpp:104) on array 'fc_b' [94]  (2.322 ns)
	'select' operation 32 bit ('select_ln108_2', dense_int8.cpp:108) [101]  (0.698 ns)
	'store' operation ('store_ln104', dense_int8.cpp:104) of variable 'select_ln108_2', dense_int8.cpp:108 32 bit on local variable 'sum', dense_int8.cpp:104 [102]  (1.588 ns)
	'load' operation 32 bit ('sum_5_load_1', dense_int8.cpp:116) on local variable 'sum', dense_int8.cpp:104 [105]  (0.000 ns)
	'add' operation 32 bit of DSP[134] ('sum', dense_int8.cpp:116) [134]  (2.100 ns)

 <State 9>: 8.074ns
The critical path consists of the following:
	'add' operation 32 bit of DSP[134] ('sum', dense_int8.cpp:116) [134]  (2.100 ns)
	'store' operation ('store_ln104', dense_int8.cpp:104) of variable 'sum', dense_int8.cpp:116 32 bit on local variable 'sum', dense_int8.cpp:104 [161]  (1.588 ns)
	'load' operation 32 bit ('sum_5_load', dense_int8.cpp:108) on local variable 'sum', dense_int8.cpp:104 [99]  (0.000 ns)
	'select' operation 32 bit ('select_ln108_2', dense_int8.cpp:108) [101]  (0.698 ns)
	'store' operation ('store_ln104', dense_int8.cpp:104) of variable 'select_ln108_2', dense_int8.cpp:108 32 bit on local variable 'sum', dense_int8.cpp:104 [102]  (1.588 ns)
	'load' operation 32 bit ('sum_5_load_1', dense_int8.cpp:116) on local variable 'sum', dense_int8.cpp:104 [105]  (0.000 ns)
	'add' operation 32 bit of DSP[134] ('sum', dense_int8.cpp:116) [134]  (2.100 ns)

 <State 10>: 6.413ns
The critical path consists of the following:
	'sitofp' operation 32 bit ('conv', dense_int8.cpp:122) [142]  (6.413 ns)

 <State 11>: 6.413ns
The critical path consists of the following:
	'sitofp' operation 32 bit ('conv', dense_int8.cpp:122) [142]  (6.413 ns)

 <State 12>: 6.413ns
The critical path consists of the following:
	'sitofp' operation 32 bit ('conv', dense_int8.cpp:122) [142]  (6.413 ns)

 <State 13>: 6.413ns
The critical path consists of the following:
	'sitofp' operation 32 bit ('conv', dense_int8.cpp:122) [142]  (6.413 ns)

 <State 14>: 6.413ns
The critical path consists of the following:
	'sitofp' operation 32 bit ('conv', dense_int8.cpp:122) [142]  (6.413 ns)

 <State 15>: 6.413ns
The critical path consists of the following:
	'sitofp' operation 32 bit ('conv', dense_int8.cpp:122) [142]  (6.413 ns)

 <State 16>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation 32 bit ('gmem_addr', dense_int8.cpp:103) [51]  (0.000 ns)
	bus write operation ('write_ln122', dense_int8.cpp:122) on port 'gmem' (dense_int8.cpp:122) [150]  (7.300 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
