Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon May 13 22:46:34 2024
| Host         : HanBao running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file PipelineALU_timing_summary_routed.rpt -pb PipelineALU_timing_summary_routed.pb -rpx PipelineALU_timing_summary_routed.rpx -warn_on_violation
| Design       : PipelineALU
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 3 register/latch pins with no clock driven by root clock pin: opCode[0] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: opCode[1] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: opCode[2] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FF1_cin_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FF2_cin_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FF3_cin_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 3 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 37 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.177       -0.554                      6                   40        0.211        0.000                      0                   40        1.500        0.000                       0                    76  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                -0.177       -0.554                      6                   40        0.211        0.000                      0                   40        1.500        0.000                       0                    76  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            6  Failing Endpoints,  Worst Slack       -0.177ns,  Total Violation       -0.554ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.211ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.177ns  (required time - arrival time)
  Source:                 FF1_out1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            FF2_out1_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        4.191ns  (logic 1.899ns (45.314%)  route 2.292ns (54.686%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.269ns = ( 8.269 - 4.000 ) 
    Source Clock Delay      (SCD):    4.623ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.617     4.623    clk_IBUF_BUFG
    SLICE_X4Y23          FDCE                                         r  FF1_out1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          FDCE (Prop_fdce_C_Q)         0.456     5.079 r  FF1_out1_reg[1]/Q
                         net (fo=15, routed)          0.627     5.706    PipelineALU1/Q[1]
    SLICE_X5Y22          LUT2 (Prop_lut2_I0_O)        0.124     5.830 r  PipelineALU1/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     5.830    PipelineALU1/i__carry_i_3__0_n_0
    SLICE_X5Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.380 r  PipelineALU1/Dout0_inferred__4/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.380    PipelineALU1/Dout0_inferred__4/i__carry_n_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.602 r  PipelineALU1/Dout0_inferred__4/i__carry__0/O[0]
                         net (fo=1, routed)           1.042     7.644    PipelineALU1/Dout0_inferred__4/i__carry__0_n_7
    SLICE_X6Y26          LUT6 (Prop_lut6_I1_O)        0.299     7.943 r  PipelineALU1/FF2_out1[4]_i_5/O
                         net (fo=1, routed)           0.460     8.404    PipelineALU1/FF2_out1[4]_i_5_n_0
    SLICE_X6Y28          LUT5 (Prop_lut5_I4_O)        0.124     8.528 r  PipelineALU1/FF2_out1[4]_i_2/O
                         net (fo=1, routed)           0.162     8.690    PipelineALU1/FF2_out1[4]_i_2_n_0
    SLICE_X6Y28          LUT6 (Prop_lut6_I0_O)        0.124     8.814 r  PipelineALU1/FF2_out1[4]_i_1/O
                         net (fo=1, routed)           0.000     8.814    PipelineALU1_n_11
    SLICE_X6Y28          FDCE                                         r  FF2_out1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    M18                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805     4.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     6.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.505     8.269    clk_IBUF_BUFG
    SLICE_X6Y28          FDCE                                         r  FF2_out1_reg[4]/C
                         clock pessimism              0.322     8.591    
                         clock uncertainty           -0.035     8.556    
    SLICE_X6Y28          FDCE (Setup_fdce_C_D)        0.081     8.637    FF2_out1_reg[4]
  -------------------------------------------------------------------
                         required time                          8.637    
                         arrival time                          -8.814    
  -------------------------------------------------------------------
                         slack                                 -0.177    

Slack (VIOLATED) :        -0.107ns  (required time - arrival time)
  Source:                 FF1_out1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            FF2_out1_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        4.119ns  (logic 2.015ns (48.924%)  route 2.104ns (51.076%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.267ns = ( 8.267 - 4.000 ) 
    Source Clock Delay      (SCD):    4.623ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.617     4.623    clk_IBUF_BUFG
    SLICE_X4Y23          FDCE                                         r  FF1_out1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          FDCE (Prop_fdce_C_Q)         0.456     5.079 r  FF1_out1_reg[1]/Q
                         net (fo=15, routed)          0.853     5.932    FF1_out1[1]
    SLICE_X4Y22          LUT2 (Prop_lut2_I0_O)        0.124     6.056 r  FF2_out1[2]_i_19/O
                         net (fo=1, routed)           0.000     6.056    FF2_out1[2]_i_19_n_0
    SLICE_X4Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.606 r  FF2_out1_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.606    FF2_out1_reg[2]_i_8_n_0
    SLICE_X4Y23          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.940 r  FF2_out1_reg[7]_i_7/O[1]
                         net (fo=1, routed)           0.787     7.727    PipelineALU1/FF2_out1_reg[7]_3[1]
    SLICE_X6Y26          LUT6 (Prop_lut6_I5_O)        0.303     8.030 r  PipelineALU1/FF2_out1[5]_i_5/O
                         net (fo=1, routed)           0.302     8.332    PipelineALU1/FF2_out1[5]_i_5_n_0
    SLICE_X6Y27          LUT6 (Prop_lut6_I5_O)        0.124     8.456 r  PipelineALU1/FF2_out1[5]_i_2/O
                         net (fo=1, routed)           0.162     8.618    PipelineALU1/FF2_out1[5]_i_2_n_0
    SLICE_X6Y27          LUT6 (Prop_lut6_I0_O)        0.124     8.742 r  PipelineALU1/FF2_out1[5]_i_1/O
                         net (fo=1, routed)           0.000     8.742    PipelineALU1_n_10
    SLICE_X6Y27          FDCE                                         r  FF2_out1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    M18                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805     4.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     6.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.503     8.267    clk_IBUF_BUFG
    SLICE_X6Y27          FDCE                                         r  FF2_out1_reg[5]/C
                         clock pessimism              0.322     8.589    
                         clock uncertainty           -0.035     8.554    
    SLICE_X6Y27          FDCE (Setup_fdce_C_D)        0.081     8.635    FF2_out1_reg[5]
  -------------------------------------------------------------------
                         required time                          8.635    
                         arrival time                          -8.742    
  -------------------------------------------------------------------
                         slack                                 -0.107    

Slack (VIOLATED) :        -0.095ns  (required time - arrival time)
  Source:                 FF2_out1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            FF3_out1_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        4.075ns  (logic 1.937ns (47.536%)  route 2.138ns (52.464%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.272ns = ( 8.272 - 4.000 ) 
    Source Clock Delay      (SCD):    4.624ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.618     4.624    clk_IBUF_BUFG
    SLICE_X2Y25          FDCE                                         r  FF2_out1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDCE (Prop_fdce_C_Q)         0.518     5.142 r  FF2_out1_reg[1]/Q
                         net (fo=15, routed)          0.672     5.814    PipelineALU2/Q[1]
    SLICE_X2Y26          LUT2 (Prop_lut2_I0_O)        0.124     5.938 r  PipelineALU2/FF3_out1[2]_i_11/O
                         net (fo=1, routed)           0.000     5.938    PipelineALU2/FF3_out1[2]_i_11_n_0
    SLICE_X2Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.471 r  PipelineALU2/FF3_out1_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.471    PipelineALU2/FF3_out1_reg[2]_i_6_n_0
    SLICE_X2Y27          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.690 r  PipelineALU2/Cout_reg_i_11__0/O[0]
                         net (fo=3, routed)           0.996     7.686    PipelineALU2/FF2_out1_reg[7][0]
    SLICE_X5Y29          LUT6 (Prop_lut6_I5_O)        0.295     7.981 r  PipelineALU2/Cout_reg_i_12__0/O
                         net (fo=3, routed)           0.319     8.299    PipelineALU2_n_17
    SLICE_X3Y29          LUT6 (Prop_lut6_I3_O)        0.124     8.423 r  FF3_out1[7]_i_3/O
                         net (fo=1, routed)           0.151     8.575    PipelineALU2/FF3_out1_reg[7]_0
    SLICE_X3Y29          LUT6 (Prop_lut6_I1_O)        0.124     8.699 r  PipelineALU2/FF3_out1[7]_i_1/O
                         net (fo=1, routed)           0.000     8.699    PipelineALU2_n_8
    SLICE_X3Y29          FDCE                                         r  FF3_out1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    M18                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805     4.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     6.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.508     8.272    clk_IBUF_BUFG
    SLICE_X3Y29          FDCE                                         r  FF3_out1_reg[7]/C
                         clock pessimism              0.336     8.608    
                         clock uncertainty           -0.035     8.573    
    SLICE_X3Y29          FDCE (Setup_fdce_C_D)        0.031     8.604    FF3_out1_reg[7]
  -------------------------------------------------------------------
                         required time                          8.604    
                         arrival time                          -8.699    
  -------------------------------------------------------------------
                         slack                                 -0.095    

Slack (VIOLATED) :        -0.090ns  (required time - arrival time)
  Source:                 FF2_out1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            FF3_out1_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        4.054ns  (logic 1.937ns (47.782%)  route 2.117ns (52.218%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.270ns = ( 8.270 - 4.000 ) 
    Source Clock Delay      (SCD):    4.624ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.618     4.624    clk_IBUF_BUFG
    SLICE_X2Y25          FDCE                                         r  FF2_out1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDCE (Prop_fdce_C_Q)         0.518     5.142 r  FF2_out1_reg[1]/Q
                         net (fo=15, routed)          0.672     5.814    PipelineALU2/Q[1]
    SLICE_X2Y26          LUT2 (Prop_lut2_I0_O)        0.124     5.938 r  PipelineALU2/FF3_out1[2]_i_11/O
                         net (fo=1, routed)           0.000     5.938    PipelineALU2/FF3_out1[2]_i_11_n_0
    SLICE_X2Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.471 r  PipelineALU2/FF3_out1_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.471    PipelineALU2/FF3_out1_reg[2]_i_6_n_0
    SLICE_X2Y27          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.690 r  PipelineALU2/Cout_reg_i_11__0/O[0]
                         net (fo=3, routed)           0.996     7.686    PipelineALU2/FF2_out1_reg[7][0]
    SLICE_X5Y29          LUT6 (Prop_lut6_I5_O)        0.295     7.981 r  PipelineALU2/Cout_reg_i_12__0/O
                         net (fo=3, routed)           0.167     8.147    PipelineALU2_n_17
    SLICE_X5Y29          LUT6 (Prop_lut6_I1_O)        0.124     8.271 r  FF3_out1[6]_i_2/O
                         net (fo=1, routed)           0.282     8.554    PipelineALU2/FF3_out1_reg[6]
    SLICE_X7Y29          LUT5 (Prop_lut5_I0_O)        0.124     8.678 r  PipelineALU2/FF3_out1[6]_i_1/O
                         net (fo=1, routed)           0.000     8.678    PipelineALU2_n_9
    SLICE_X7Y29          FDCE                                         r  FF3_out1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    M18                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805     4.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     6.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.506     8.270    clk_IBUF_BUFG
    SLICE_X7Y29          FDCE                                         r  FF3_out1_reg[6]/C
                         clock pessimism              0.322     8.592    
                         clock uncertainty           -0.035     8.557    
    SLICE_X7Y29          FDCE (Setup_fdce_C_D)        0.031     8.588    FF3_out1_reg[6]
  -------------------------------------------------------------------
                         required time                          8.588    
                         arrival time                          -8.678    
  -------------------------------------------------------------------
                         slack                                 -0.090    

Slack (VIOLATED) :        -0.070ns  (required time - arrival time)
  Source:                 FF1_out1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            FF2_out1_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        4.032ns  (logic 1.777ns (44.071%)  route 2.255ns (55.929%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.269ns = ( 8.269 - 4.000 ) 
    Source Clock Delay      (SCD):    4.623ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.617     4.623    clk_IBUF_BUFG
    SLICE_X5Y23          FDCE                                         r  FF1_out1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y23          FDCE (Prop_fdce_C_Q)         0.456     5.079 r  FF1_out1_reg[0]/Q
                         net (fo=16, routed)          0.721     5.800    FF1_out1[0]
    SLICE_X7Y22          LUT2 (Prop_lut2_I0_O)        0.124     5.924 r  FF2_out1[2]_i_16/O
                         net (fo=1, routed)           0.000     5.924    FF2_out1[2]_i_16_n_0
    SLICE_X7Y22          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.456 r  FF2_out1_reg[2]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.456    FF2_out1_reg[2]_i_7_n_0
    SLICE_X7Y23          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.695 r  FF2_out1_reg[7]_i_6/O[2]
                         net (fo=1, routed)           0.998     7.693    PipelineALU1/FF2_out1_reg[7]_2[2]
    SLICE_X4Y29          LUT6 (Prop_lut6_I4_O)        0.302     7.995 r  PipelineALU1/FF2_out1[6]_i_3/O
                         net (fo=1, routed)           0.536     8.531    PipelineALU1/FF2_out1[6]_i_3_n_0
    SLICE_X7Y28          LUT5 (Prop_lut5_I2_O)        0.124     8.655 r  PipelineALU1/FF2_out1[6]_i_1/O
                         net (fo=1, routed)           0.000     8.655    PipelineALU1_n_9
    SLICE_X7Y28          FDCE                                         r  FF2_out1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    M18                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805     4.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     6.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.505     8.269    clk_IBUF_BUFG
    SLICE_X7Y28          FDCE                                         r  FF2_out1_reg[6]/C
                         clock pessimism              0.322     8.591    
                         clock uncertainty           -0.035     8.556    
    SLICE_X7Y28          FDCE (Setup_fdce_C_D)        0.029     8.585    FF2_out1_reg[6]
  -------------------------------------------------------------------
                         required time                          8.585    
                         arrival time                          -8.655    
  -------------------------------------------------------------------
                         slack                                 -0.070    

Slack (VIOLATED) :        -0.014ns  (required time - arrival time)
  Source:                 FF1_out1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            FF2_out1_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.980ns  (logic 2.015ns (50.627%)  route 1.965ns (49.373%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.270ns = ( 8.270 - 4.000 ) 
    Source Clock Delay      (SCD):    4.623ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.617     4.623    clk_IBUF_BUFG
    SLICE_X4Y23          FDCE                                         r  FF1_out1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          FDCE (Prop_fdce_C_Q)         0.456     5.079 r  FF1_out1_reg[1]/Q
                         net (fo=15, routed)          0.798     5.877    PipelineALU1/Q[1]
    SLICE_X7Y25          LUT2 (Prop_lut2_I0_O)        0.124     6.001 r  PipelineALU1/FF2_out1[2]_i_11/O
                         net (fo=1, routed)           0.000     6.001    PipelineALU1/FF2_out1[2]_i_11_n_0
    SLICE_X7Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.551 r  PipelineALU1/FF2_out1_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.551    PipelineALU1/FF2_out1_reg[2]_i_6_n_0
    SLICE_X7Y26          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.885 r  PipelineALU1/Cout_reg_i_11/O[1]
                         net (fo=2, routed)           0.689     7.574    PipelineALU1/Cout_reg_i_11_n_6
    SLICE_X6Y28          LUT6 (Prop_lut6_I0_O)        0.303     7.877 r  PipelineALU1/Cout_reg_i_12/O
                         net (fo=3, routed)           0.324     8.201    PipelineALU1_n_17
    SLICE_X5Y29          LUT6 (Prop_lut6_I3_O)        0.124     8.325 r  FF2_out1[7]_i_3/O
                         net (fo=1, routed)           0.154     8.479    PipelineALU1/FF2_out1_reg[7]_0
    SLICE_X5Y29          LUT6 (Prop_lut6_I1_O)        0.124     8.603 r  PipelineALU1/FF2_out1[7]_i_1/O
                         net (fo=1, routed)           0.000     8.603    PipelineALU1_n_8
    SLICE_X5Y29          FDCE                                         r  FF2_out1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    M18                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805     4.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     6.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.506     8.270    clk_IBUF_BUFG
    SLICE_X5Y29          FDCE                                         r  FF2_out1_reg[7]/C
                         clock pessimism              0.322     8.592    
                         clock uncertainty           -0.035     8.557    
    SLICE_X5Y29          FDCE (Setup_fdce_C_D)        0.032     8.589    FF2_out1_reg[7]
  -------------------------------------------------------------------
                         required time                          8.589    
                         arrival time                          -8.603    
  -------------------------------------------------------------------
                         slack                                 -0.014    

Slack (MET) :             0.160ns  (required time - arrival time)
  Source:                 FF2_out1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            FF3_out1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.814ns  (logic 1.836ns (48.142%)  route 1.978ns (51.858%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.266ns = ( 8.266 - 4.000 ) 
    Source Clock Delay      (SCD):    4.624ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.618     4.624    clk_IBUF_BUFG
    SLICE_X2Y25          FDCE                                         r  FF2_out1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDCE (Prop_fdce_C_Q)         0.518     5.142 r  FF2_out1_reg[1]/Q
                         net (fo=15, routed)          0.677     5.819    PipelineALU2/Q[1]
    SLICE_X3Y26          LUT2 (Prop_lut2_I0_O)        0.124     5.943 r  PipelineALU2/i__carry_i_3__2/O
                         net (fo=1, routed)           0.000     5.943    PipelineALU2/i__carry_i_3__2_n_0
    SLICE_X3Y26          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     6.583 r  PipelineALU2/Dout0_inferred__4/i__carry/O[3]
                         net (fo=1, routed)           0.832     7.416    PipelineALU2/Dout0_inferred__4/i__carry_n_4
    SLICE_X0Y24          LUT6 (Prop_lut6_I1_O)        0.306     7.722 r  PipelineALU2/FF3_out1[3]_i_5/O
                         net (fo=1, routed)           0.317     8.038    PipelineALU2/FF3_out1[3]_i_5_n_0
    SLICE_X1Y25          LUT5 (Prop_lut5_I4_O)        0.124     8.162 r  PipelineALU2/FF3_out1[3]_i_2/O
                         net (fo=1, routed)           0.151     8.314    PipelineALU2/FF3_out1[3]_i_2_n_0
    SLICE_X1Y25          LUT6 (Prop_lut6_I0_O)        0.124     8.438 r  PipelineALU2/FF3_out1[3]_i_1/O
                         net (fo=1, routed)           0.000     8.438    PipelineALU2_n_12
    SLICE_X1Y25          FDCE                                         r  FF3_out1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    M18                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805     4.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     6.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.502     8.266    clk_IBUF_BUFG
    SLICE_X1Y25          FDCE                                         r  FF3_out1_reg[3]/C
                         clock pessimism              0.336     8.602    
                         clock uncertainty           -0.035     8.567    
    SLICE_X1Y25          FDCE (Setup_fdce_C_D)        0.031     8.598    FF3_out1_reg[3]
  -------------------------------------------------------------------
                         required time                          8.598    
                         arrival time                          -8.438    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.167ns  (required time - arrival time)
  Source:                 FF2_out2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            FF3_out1_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.806ns  (logic 1.997ns (52.469%)  route 1.809ns (47.531%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.269ns = ( 8.269 - 4.000 ) 
    Source Clock Delay      (SCD):    4.626ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.620     4.626    clk_IBUF_BUFG
    SLICE_X1Y26          FDCE                                         r  FF2_out2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDCE (Prop_fdce_C_Q)         0.456     5.082 r  FF2_out2_reg[0]/Q
                         net (fo=8, routed)           0.618     5.700    FF2_out2[0]
    SLICE_X5Y26          LUT2 (Prop_lut2_I1_O)        0.124     5.824 r  FF3_out1[2]_i_16/O
                         net (fo=1, routed)           0.000     5.824    FF3_out1[2]_i_16_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.356 r  FF3_out1_reg[2]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.356    FF3_out1_reg[2]_i_7_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.690 r  FF3_out1_reg[7]_i_6/O[1]
                         net (fo=1, routed)           0.750     7.440    PipelineALU2/FF3_out1_reg[7]_2[1]
    SLICE_X0Y27          LUT6 (Prop_lut6_I4_O)        0.303     7.743 r  PipelineALU2/FF3_out1[5]_i_5/O
                         net (fo=1, routed)           0.280     8.022    PipelineALU2/FF3_out1[5]_i_5_n_0
    SLICE_X0Y27          LUT6 (Prop_lut6_I5_O)        0.124     8.146 r  PipelineALU2/FF3_out1[5]_i_2/O
                         net (fo=1, routed)           0.162     8.308    PipelineALU2/FF3_out1[5]_i_2_n_0
    SLICE_X0Y27          LUT6 (Prop_lut6_I0_O)        0.124     8.432 r  PipelineALU2/FF3_out1[5]_i_1/O
                         net (fo=1, routed)           0.000     8.432    PipelineALU2_n_10
    SLICE_X0Y27          FDCE                                         r  FF3_out1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    M18                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805     4.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     6.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.505     8.269    clk_IBUF_BUFG
    SLICE_X0Y27          FDCE                                         r  FF3_out1_reg[5]/C
                         clock pessimism              0.336     8.605    
                         clock uncertainty           -0.035     8.570    
    SLICE_X0Y27          FDCE (Setup_fdce_C_D)        0.029     8.599    FF3_out1_reg[5]
  -------------------------------------------------------------------
                         required time                          8.599    
                         arrival time                          -8.432    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.200ns  (required time - arrival time)
  Source:                 FF2_out1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            FF3_out1_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.777ns  (logic 1.840ns (48.717%)  route 1.937ns (51.283%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.268ns = ( 8.268 - 4.000 ) 
    Source Clock Delay      (SCD):    4.624ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.618     4.624    clk_IBUF_BUFG
    SLICE_X2Y25          FDCE                                         r  FF2_out1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDCE (Prop_fdce_C_Q)         0.518     5.142 r  FF2_out1_reg[1]/Q
                         net (fo=15, routed)          0.672     5.814    PipelineALU2/Q[1]
    SLICE_X2Y26          LUT2 (Prop_lut2_I0_O)        0.124     5.938 r  PipelineALU2/FF3_out1[2]_i_11/O
                         net (fo=1, routed)           0.000     5.938    PipelineALU2/FF3_out1[2]_i_11_n_0
    SLICE_X2Y26          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     6.581 r  PipelineALU2/FF3_out1_reg[2]_i_6/O[3]
                         net (fo=4, routed)           0.825     7.405    PipelineALU2_n_1
    SLICE_X0Y26          LUT6 (Prop_lut6_I1_O)        0.307     7.712 r  FF3_out1[4]_i_4/O
                         net (fo=1, routed)           0.279     7.992    PipelineALU2/FF3_out1_reg[4]_0
    SLICE_X0Y26          LUT5 (Prop_lut5_I2_O)        0.124     8.116 r  PipelineALU2/FF3_out1[4]_i_2/O
                         net (fo=1, routed)           0.161     8.277    PipelineALU2/FF3_out1[4]_i_2_n_0
    SLICE_X0Y26          LUT6 (Prop_lut6_I0_O)        0.124     8.401 r  PipelineALU2/FF3_out1[4]_i_1/O
                         net (fo=1, routed)           0.000     8.401    PipelineALU2_n_11
    SLICE_X0Y26          FDCE                                         r  FF3_out1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    M18                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805     4.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     6.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.504     8.268    clk_IBUF_BUFG
    SLICE_X0Y26          FDCE                                         r  FF3_out1_reg[4]/C
                         clock pessimism              0.336     8.604    
                         clock uncertainty           -0.035     8.569    
    SLICE_X0Y26          FDCE (Setup_fdce_C_D)        0.032     8.601    FF3_out1_reg[4]
  -------------------------------------------------------------------
                         required time                          8.601    
                         arrival time                          -8.401    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.249ns  (required time - arrival time)
  Source:                 FF1_out2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            FF2_out1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.761ns  (logic 1.805ns (47.994%)  route 1.956ns (52.006%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.266ns = ( 8.266 - 4.000 ) 
    Source Clock Delay      (SCD):    4.624ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.618     4.624    clk_IBUF_BUFG
    SLICE_X6Y22          FDCE                                         r  FF1_out2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y22          FDCE (Prop_fdce_C_Q)         0.518     5.142 r  FF1_out2_reg[0]/Q
                         net (fo=8, routed)           0.652     5.794    PipelineALU1/Dout0_inferred__4/i__carry__0_0[0]
    SLICE_X6Y23          LUT2 (Prop_lut2_I1_O)        0.124     5.918 r  PipelineALU1/i__carry_i_4/O
                         net (fo=1, routed)           0.000     5.918    PipelineALU1/i__carry_i_4_n_0
    SLICE_X6Y23          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     6.526 r  PipelineALU1/Dout0_inferred__2/i__carry/O[3]
                         net (fo=1, routed)           0.844     7.369    PipelineALU1/Dout0_inferred__2/i__carry_n_4
    SLICE_X5Y25          LUT6 (Prop_lut6_I0_O)        0.307     7.676 r  PipelineALU1/FF2_out1[3]_i_5/O
                         net (fo=1, routed)           0.149     7.825    PipelineALU1/FF2_out1[3]_i_5_n_0
    SLICE_X5Y25          LUT5 (Prop_lut5_I4_O)        0.124     7.949 r  PipelineALU1/FF2_out1[3]_i_2/O
                         net (fo=1, routed)           0.312     8.261    PipelineALU1/FF2_out1[3]_i_2_n_0
    SLICE_X6Y26          LUT6 (Prop_lut6_I0_O)        0.124     8.385 r  PipelineALU1/FF2_out1[3]_i_1/O
                         net (fo=1, routed)           0.000     8.385    PipelineALU1_n_12
    SLICE_X6Y26          FDCE                                         r  FF2_out1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    M18                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805     4.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     6.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.502     8.266    clk_IBUF_BUFG
    SLICE_X6Y26          FDCE                                         r  FF2_out1_reg[3]/C
                         clock pessimism              0.322     8.588    
                         clock uncertainty           -0.035     8.553    
    SLICE_X6Y26          FDCE (Setup_fdce_C_D)        0.081     8.634    FF2_out1_reg[3]
  -------------------------------------------------------------------
                         required time                          8.634    
                         arrival time                          -8.385    
  -------------------------------------------------------------------
                         slack                                  0.249    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 FF2_out3_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            FF3_out2_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.277%)  route 0.145ns (50.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.926ns
    Source Clock Delay      (SCD):    1.412ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.585     1.412    clk_IBUF_BUFG
    SLICE_X3Y22          FDCE                                         r  FF2_out3_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y22          FDCE (Prop_fdce_C_Q)         0.141     1.553 r  FF2_out3_reg[6]/Q
                         net (fo=1, routed)           0.145     1.698    FF2_out3[6]
    SLICE_X3Y22          FDCE                                         r  FF3_out2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.853     1.926    clk_IBUF_BUFG
    SLICE_X3Y22          FDCE                                         r  FF3_out2_reg[6]/C
                         clock pessimism             -0.514     1.412    
    SLICE_X3Y22          FDCE (Hold_fdce_C_D)         0.075     1.487    FF3_out2_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.487    
                         arrival time                           1.698    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 FF1_out4_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            FF2_out3_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.926ns
    Source Clock Delay      (SCD):    1.412ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.585     1.412    clk_IBUF_BUFG
    SLICE_X2Y22          FDCE                                         r  FF1_out4_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDCE (Prop_fdce_C_Q)         0.164     1.576 r  FF1_out4_reg[2]/Q
                         net (fo=1, routed)           0.116     1.692    FF1_out4[2]
    SLICE_X2Y22          FDCE                                         r  FF2_out3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.853     1.926    clk_IBUF_BUFG
    SLICE_X2Y22          FDCE                                         r  FF2_out3_reg[2]/C
                         clock pessimism             -0.514     1.412    
    SLICE_X2Y22          FDCE (Hold_fdce_C_D)         0.060     1.472    FF2_out3_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.472    
                         arrival time                           1.692    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 FF2_out3_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            FF3_out2_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.926ns
    Source Clock Delay      (SCD):    1.412ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.585     1.412    clk_IBUF_BUFG
    SLICE_X2Y22          FDCE                                         r  FF2_out3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDCE (Prop_fdce_C_Q)         0.164     1.576 r  FF2_out3_reg[1]/Q
                         net (fo=1, routed)           0.112     1.688    FF2_out3[1]
    SLICE_X2Y22          FDCE                                         r  FF3_out2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.853     1.926    clk_IBUF_BUFG
    SLICE_X2Y22          FDCE                                         r  FF3_out2_reg[1]/C
                         clock pessimism             -0.514     1.412    
    SLICE_X2Y22          FDCE (Hold_fdce_C_D)         0.053     1.465    FF3_out2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.465    
                         arrival time                           1.688    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 FF1_out4_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            FF2_out3_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.034%)  route 0.172ns (54.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.924ns
    Source Clock Delay      (SCD):    1.410ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.583     1.410    clk_IBUF_BUFG
    SLICE_X0Y23          FDCE                                         r  FF1_out4_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDCE (Prop_fdce_C_Q)         0.141     1.551 r  FF1_out4_reg[5]/Q
                         net (fo=1, routed)           0.172     1.723    FF1_out4[5]
    SLICE_X0Y23          FDCE                                         r  FF2_out3_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.851     1.924    clk_IBUF_BUFG
    SLICE_X0Y23          FDCE                                         r  FF2_out3_reg[5]/C
                         clock pessimism             -0.514     1.410    
    SLICE_X0Y23          FDCE (Hold_fdce_C_D)         0.070     1.480    FF2_out3_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.480    
                         arrival time                           1.723    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 FF2_out3_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            FF3_out2_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.034%)  route 0.172ns (54.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.928ns
    Source Clock Delay      (SCD):    1.413ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.586     1.413    clk_IBUF_BUFG
    SLICE_X0Y20          FDCE                                         r  FF2_out3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDCE (Prop_fdce_C_Q)         0.141     1.554 r  FF2_out3_reg[4]/Q
                         net (fo=1, routed)           0.172     1.726    FF2_out3[4]
    SLICE_X0Y20          FDCE                                         r  FF3_out2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.855     1.928    clk_IBUF_BUFG
    SLICE_X0Y20          FDCE                                         r  FF3_out2_reg[4]/C
                         clock pessimism             -0.515     1.413    
    SLICE_X0Y20          FDCE (Hold_fdce_C_D)         0.070     1.483    FF3_out2_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.483    
                         arrival time                           1.726    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 FF2_out3_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            FF3_out2_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.034%)  route 0.172ns (54.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.925ns
    Source Clock Delay      (SCD):    1.410ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.583     1.410    clk_IBUF_BUFG
    SLICE_X4Y21          FDCE                                         r  FF2_out3_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y21          FDCE (Prop_fdce_C_Q)         0.141     1.551 r  FF2_out3_reg[7]/Q
                         net (fo=1, routed)           0.172     1.723    FF2_out3[7]
    SLICE_X4Y21          FDCE                                         r  FF3_out2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.852     1.925    clk_IBUF_BUFG
    SLICE_X4Y21          FDCE                                         r  FF3_out2_reg[7]/C
                         clock pessimism             -0.515     1.410    
    SLICE_X4Y21          FDCE (Hold_fdce_C_D)         0.070     1.480    FF3_out2_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.480    
                         arrival time                           1.723    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 FF1_out4_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            FF2_out3_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.783%)  route 0.174ns (55.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.928ns
    Source Clock Delay      (SCD):    1.413ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.586     1.413    clk_IBUF_BUFG
    SLICE_X0Y20          FDCE                                         r  FF1_out4_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDCE (Prop_fdce_C_Q)         0.141     1.554 r  FF1_out4_reg[4]/Q
                         net (fo=1, routed)           0.174     1.728    FF1_out4[4]
    SLICE_X0Y20          FDCE                                         r  FF2_out3_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.855     1.928    clk_IBUF_BUFG
    SLICE_X0Y20          FDCE                                         r  FF2_out3_reg[4]/C
                         clock pessimism             -0.515     1.413    
    SLICE_X0Y20          FDCE (Hold_fdce_C_D)         0.066     1.479    FF2_out3_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.479    
                         arrival time                           1.728    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 FF1_out4_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            FF2_out3_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.783%)  route 0.174ns (55.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.925ns
    Source Clock Delay      (SCD):    1.410ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.583     1.410    clk_IBUF_BUFG
    SLICE_X4Y21          FDCE                                         r  FF1_out4_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y21          FDCE (Prop_fdce_C_Q)         0.141     1.551 r  FF1_out4_reg[7]/Q
                         net (fo=1, routed)           0.174     1.725    FF1_out4[7]
    SLICE_X4Y21          FDCE                                         r  FF2_out3_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.852     1.925    clk_IBUF_BUFG
    SLICE_X4Y21          FDCE                                         r  FF2_out3_reg[7]/C
                         clock pessimism             -0.515     1.410    
    SLICE_X4Y21          FDCE (Hold_fdce_C_D)         0.066     1.476    FF2_out3_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.476    
                         arrival time                           1.725    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 FF1_out4_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            FF2_out3_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.141ns (41.226%)  route 0.201ns (58.774%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.926ns
    Source Clock Delay      (SCD):    1.412ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.585     1.412    clk_IBUF_BUFG
    SLICE_X3Y22          FDCE                                         r  FF1_out4_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y22          FDCE (Prop_fdce_C_Q)         0.141     1.553 r  FF1_out4_reg[6]/Q
                         net (fo=1, routed)           0.201     1.754    FF1_out4[6]
    SLICE_X3Y22          FDCE                                         r  FF2_out3_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.853     1.926    clk_IBUF_BUFG
    SLICE_X3Y22          FDCE                                         r  FF2_out3_reg[6]/C
                         clock pessimism             -0.514     1.412    
    SLICE_X3Y22          FDCE (Hold_fdce_C_D)         0.072     1.484    FF2_out3_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.484    
                         arrival time                           1.754    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 FF2_out3_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            FF3_out2_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.062%)  route 0.170ns (50.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.924ns
    Source Clock Delay      (SCD):    1.410ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.583     1.410    clk_IBUF_BUFG
    SLICE_X2Y23          FDCE                                         r  FF2_out3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y23          FDCE (Prop_fdce_C_Q)         0.164     1.574 r  FF2_out3_reg[3]/Q
                         net (fo=1, routed)           0.170     1.744    FF2_out3[3]
    SLICE_X2Y23          FDCE                                         r  FF3_out2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.851     1.924    clk_IBUF_BUFG
    SLICE_X2Y23          FDCE                                         r  FF3_out2_reg[3]/C
                         clock pessimism             -0.514     1.410    
    SLICE_X2Y23          FDCE (Hold_fdce_C_D)         0.063     1.473    FF3_out2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.473    
                         arrival time                           1.744    
  -------------------------------------------------------------------
                         slack                                  0.271    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         4.000       1.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         4.000       3.000      SLICE_X4Y27    FF1_cin_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         4.000       3.000      SLICE_X5Y23    FF1_out1_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         4.000       3.000      SLICE_X4Y23    FF1_out1_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         4.000       3.000      SLICE_X5Y23    FF1_out1_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         4.000       3.000      SLICE_X6Y22    FF1_out1_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         4.000       3.000      SLICE_X7Y23    FF1_out1_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         4.000       3.000      SLICE_X4Y23    FF1_out1_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         4.000       3.000      SLICE_X4Y22    FF1_out1_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         4.000       3.000      SLICE_X3Y22    FF1_out1_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.000       1.500      SLICE_X5Y24    FF1_out2_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.000       1.500      SLICE_X4Y24    FF2_out2_reg[6]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         2.000       1.500      SLICE_X2Y23    FF1_out4_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         2.000       1.500      SLICE_X0Y23    FF1_out4_reg[5]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         2.000       1.500      SLICE_X1Y26    FF2_out2_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         2.000       1.500      SLICE_X2Y23    FF2_out3_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         2.000       1.500      SLICE_X0Y23    FF2_out3_reg[5]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         2.000       1.500      SLICE_X1Y26    FF3_cin_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         2.000       1.500      SLICE_X0Y26    FF3_out1_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         2.000       1.500      SLICE_X3Y23    FF1_out3_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         2.000       1.500      SLICE_X4Y27    FF1_cin_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.000       1.500      SLICE_X4Y27    FF1_cin_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         2.000       1.500      SLICE_X5Y23    FF1_out1_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         2.000       1.500      SLICE_X4Y23    FF1_out1_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         2.000       1.500      SLICE_X5Y23    FF1_out1_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         2.000       1.500      SLICE_X6Y22    FF1_out1_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.000       1.500      SLICE_X6Y22    FF1_out1_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         2.000       1.500      SLICE_X7Y23    FF1_out1_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         2.000       1.500      SLICE_X4Y23    FF1_out1_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         2.000       1.500      SLICE_X4Y22    FF1_out1_reg[6]/C



