$date
	Sun Mar 13 19:36:11 2022
$end
$version
	Icarus Verilog
$end
$timescale
	10ps
$end
$scope module register_tb $end
$var wire 8 ! unbuffered_out [7:0] $end
$var wire 8 " bus_out [7:0] $end
$var reg 8 # bus [7:0] $end
$var reg 1 $ clk $end
$var reg 1 % data_load $end
$var reg 1 & data_send $end
$var reg 1 ' debug $end
$var reg 1 ( rst $end
$scope module register_1 $end
$var wire 8 ) bus [7:0] $end
$var wire 1 % data_load $end
$var wire 1 & data_send $end
$var wire 1 ' debug $end
$var wire 1 ( rst $end
$var wire 8 * unbuffered_out [7:0] $end
$var wire 8 + bus_out [7:0] $end
$var reg 8 , data [7:0] $end
$upscope $end
$scope begin $ivl_for_loop0 $end
$var integer 32 - i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 -
bz ,
bz +
bz *
b0 )
1(
1'
0&
1%
0$
b0 #
bz "
bz !
$end
#500
1$
#1000
0$
#1500
1$
#2000
0$
b1010 #
b1010 )
0(
1&
0%
b1 -
#2500
1$
#3000
0$
#3500
1$
#4000
b10100 !
b10100 *
b10100 ,
0$
b10100 #
b10100 )
0&
1%
b10 -
#4500
1$
#5000
0$
#5500
1$
#6000
b10100 "
b10100 +
0$
b11110 #
b11110 )
1&
0%
b11 -
#6500
1$
#7000
0$
#7500
1$
#8000
b101000 !
b101000 *
b101000 ,
bz "
bz +
0$
b101000 #
b101000 )
0&
1%
b100 -
#8500
1$
#9000
0$
#9500
1$
#10000
b101000 "
b101000 +
0$
b110010 #
b110010 )
1&
0%
b101 -
#10500
1$
#11000
0$
#11500
1$
#12000
bz !
bz *
bz ,
bz "
bz +
0$
b111100 #
b111100 )
1(
0&
1%
b110 -
#12500
1$
#13000
0$
#13500
1$
#14000
0$
b1000110 #
b1000110 )
0(
1&
0%
b111 -
#14500
1$
#15000
0$
#15500
1$
#16000
b1010000 !
b1010000 *
b1010000 ,
0$
b1010000 #
b1010000 )
0&
1%
b1000 -
#16500
1$
#17000
0$
#17500
1$
#18000
b1010000 "
b1010000 +
0$
b1011010 #
b1011010 )
1&
0%
b1001 -
#18500
1$
#19000
0$
#19500
1$
#20000
b1100100 !
b1100100 *
b1100100 ,
bz "
bz +
0$
b1100100 #
b1100100 )
0&
1%
b1010 -
#20500
1$
#21000
0$
#21500
1$
#22000
b1100100 "
b1100100 +
0$
b1101110 #
b1101110 )
1&
0%
b1011 -
#22500
1$
#23000
0$
#23500
1$
#24000
0$
b1100 -
