;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-128
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @121, 103
	SUB 0, <0
	SUB @87, 106
	MOV -6, <20
	SUB @121, 103
	DJN -1, @-20
	SUB 0, <0
	SUB @27, 106
	DJN <121, 103
	SUB 620, 0
	ADD 30, 9
	ADD 30, 9
	MOV -7, <20
	SUB 3, 20
	SUB @26, 106
	SUB @27, 106
	SUB 620, 0
	ADD #10, @3
	ADD #10, @3
	SPL -7, @20
	SUB 620, 0
	SUB @27, 106
	ADD 210, 61
	MOV 300, 90
	SUB 620, 0
	SUB 620, 0
	SUB <0, @2
	CMP -207, <-128
	SUB <0, @2
	SUB @121, 103
	SUB 262, 100
	SUB 209, -800
	SPL 100, 610
	DJN -1, @-20
	DJN -1, @-20
	DJN 10, @392
	SUB 0, <0
	SUB 90, <0
	MOV -1, <-20
	SPL 180, 10
	SPL 100, 610
	SPL 100, 610
	SUB @121, 103
	SPL 0, <402
	CMP -207, <-128
	ADD 30, 9
	MOV -1, <-20
