(set-info :origin "benchmarks generated by liquid types http://goto.ucsd.edu/~rjhala/liquid/")
(set-logic HORN)
(declare-fun k_6
             (Int Int Int Int (Array Int Int) (Array Int Int) (Array Int Int))
             Bool)
(declare-fun k_4
             (Int Int Int (Array Int Int) (Array Int Int) (Array Int Int))
             Bool)
(assert (forall ((lqn_0 Int)
         (VV Int)
         (C7_Ix_0 Int)
         (EREAD Int)
         (EWRITE Int)
         (BLOCK_BEGIN (Array Int Int))
         (BLOCK_END (Array Int Int))
         (UNCHECKED (Array Int Int)))
  (=> (and (= VV VV)
           (= EWRITE EWRITE)
           (= EREAD EREAD)
           (= C7_Ix_0 C7_Ix_0)
           (= VV C7_Ix_0)
           (= lqn_0 0)
           (= C7_Ix_0 5)
           true)
      (k_6 C7_Ix_0 EREAD EWRITE VV BLOCK_BEGIN BLOCK_END UNCHECKED))))
(assert (forall ((VV Int)
         (EREAD Int)
         (EWRITE Int)
         (BLOCK_BEGIN (Array Int Int))
         (BLOCK_END (Array Int Int))
         (UNCHECKED (Array Int Int)))
  (=> (and (= VV VV)
           (= EWRITE EWRITE)
           (= EREAD EREAD)
           (> VV 0)
           (= (select BLOCK_BEGIN VV) VV)
           (= (select BLOCK_END VV) (+ VV 4))
           true)
      (k_4 EREAD EWRITE VV BLOCK_BEGIN BLOCK_END UNCHECKED))))
(assert (forall ((__cil_tmp4_main Int)
         (EREAD Int)
         (x__csolve_heapify__ Int)
         (VV Int)
         (y_main__SSA__blk_2_1 Int)
         (EWRITE Int)
         (BLOCK_BEGIN (Array Int Int))
         (BLOCK_END (Array Int Int))
         (UNCHECKED (Array Int Int)))
  (let ((a!1 (or (= (select UNCHECKED VV) 1)
                 (and (<= (select BLOCK_BEGIN VV) VV)
                      (< VV (select BLOCK_END VV))
                      true)
                 false)))
    (=> (and (not a!1)
             (k_4 EREAD EWRITE __cil_tmp4_main BLOCK_BEGIN BLOCK_END UNCHECKED)
             (k_4 EREAD
                  EWRITE
                  x__csolve_heapify__
                  BLOCK_BEGIN
                  BLOCK_END
                  UNCHECKED)
             (= y_main__SSA__blk_2_1 __cil_tmp4_main)
             (< VV (+ y_main__SSA__blk_2_1 4))
             (<= y_main__SSA__blk_2_1 VV)
             (= (select UNCHECKED VV) (select UNCHECKED y_main__SSA__blk_2_1))
             (= (select BLOCK_END VV) (select BLOCK_END y_main__SSA__blk_2_1))
             (= (select BLOCK_BEGIN VV)
                (select BLOCK_BEGIN y_main__SSA__blk_2_1))
             true)
        false))))
(assert (forall ((__cil_tmp3_main Int)
         (__cil_tmp4_main Int)
         (EREAD Int)
         (__cil_tmp2_main Int)
         (x__csolve_heapify__ Int)
         (VV Int)
         (lqn_1 Int)
         (y_main__SSA__blk_2_1 Int)
         (EWRITE Int)
         (BLOCK_BEGIN (Array Int Int))
         (BLOCK_END (Array Int Int))
         (UNCHECKED (Array Int Int)))
  (let ((a!1 (and (not (not (= VV 0)))
                  (k_4 EREAD
                       EWRITE
                       __cil_tmp4_main
                       BLOCK_BEGIN
                       BLOCK_END
                       UNCHECKED)
                  (k_6 lqn_1 EREAD EWRITE lqn_1 BLOCK_BEGIN BLOCK_END UNCHECKED)
                  (k_4 EREAD
                       EWRITE
                       x__csolve_heapify__
                       BLOCK_BEGIN
                       BLOCK_END
                       UNCHECKED)
                  (= __cil_tmp2_main lqn_1)
                  (= __cil_tmp3_main (ite (= __cil_tmp2_main 5) 1 0))
                  (= y_main__SSA__blk_2_1 __cil_tmp4_main)
                  (= VV __cil_tmp3_main)
                  true)))
    (=> a!1 false))))
(assert (forall ((__cil_tmp4_main Int)
         (A1_Ix_0 Int)
         (EREAD Int)
         (x__csolve_heapify__ Int)
         (VV Int)
         (EWRITE Int)
         (BLOCK_BEGIN (Array Int Int))
         (BLOCK_END (Array Int Int))
         (UNCHECKED (Array Int Int)))
  (=> (and (= VV VV)
           (= EWRITE EWRITE)
           (= EREAD EREAD)
           (= A1_Ix_0 A1_Ix_0)
           (= VV A1_Ix_0)
           false
           (k_4 EREAD
                EWRITE
                x__csolve_heapify__
                BLOCK_BEGIN
                BLOCK_END
                UNCHECKED)
           (k_4 EREAD EWRITE __cil_tmp4_main BLOCK_BEGIN BLOCK_END UNCHECKED)
           true)
      (k_6 A1_Ix_0 EREAD EWRITE VV BLOCK_BEGIN BLOCK_END UNCHECKED))))

(check-sat)
