Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Tue Aug 22 23:19:35 2023
| Host         : DESKTOP-3R96T2B running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file SignalSplitter_timing_summary_routed.rpt -pb SignalSplitter_timing_summary_routed.pb -rpx SignalSplitter_timing_summary_routed.rpx -warn_on_violation
| Design       : SignalSplitter
| Device       : 7k70t-fbg484
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  36          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (5)
6. checking no_output_delay (31)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (31)
--------------------------------
 There are 31 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     10.022        0.000                      0                 1434        0.068        0.000                      0                 1434       11.807        0.000                       0                   651  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 12.207}     24.414          40.960          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                10.022        0.000                      0                 1434        0.068        0.000                      0                 1434       11.807        0.000                       0                   651  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack       10.022ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.068ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       11.807ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.022ns  (required time - arrival time)
  Source:                 adc_in[14]
                            (input port clocked by clk  {rise@0.000ns fall@12.207ns period=24.414ns})
  Destination:            last_max_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@12.207ns period=24.414ns})
  Path Group:             clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            24.414ns  (clk rise@24.414ns - clk rise@0.000ns)
  Data Path Delay:        1.634ns  (logic 0.412ns (25.223%)  route 1.222ns (74.777%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT4=1)
  Input Delay:            14.000ns
  Clock Path Skew:        1.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.352ns = ( 25.766 - 24.414 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                 14.000    14.000    
    P2                                                0.000    14.000 r  adc_in[14] (IN)
                         net (fo=0)                   0.000    14.000    adc_in[14]
    P2                   IBUF (Prop_ibuf_I_O)         0.267    14.267 r  adc_in_IBUF[14]_inst/O
                         net (fo=4, routed)           0.928    15.195    adc_in_IBUF[14]
    SLICE_X58Y63         LUT4 (Prop_lut4_I2_O)        0.035    15.230 r  last_max[15]_i_10/O
                         net (fo=1, routed)           0.000    15.230    last_max[15]_i_10_n_0
    SLICE_X58Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.110    15.340 r  last_max_reg[15]_i_2/CO[3]
                         net (fo=16, routed)          0.294    15.634    last_max_reg[15]_i_2_n_0
    SLICE_X57Y63         FDRE                                         r  last_max_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       24.414    24.414 r  
    R3                                                0.000    24.414 r  clk (IN)
                         net (fo=0)                   0.000    24.414    clk
    R3                   IBUF (Prop_ibuf_I_O)         0.093    24.507 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.666    25.173    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    25.199 r  clk_IBUF_BUFG_inst/O
                         net (fo=650, routed)         0.567    25.766    clk_IBUF_BUFG
    SLICE_X57Y63         FDRE                                         r  last_max_reg[13]/C
                         clock pessimism              0.000    25.766    
                         clock uncertainty           -0.035    25.731    
    SLICE_X57Y63         FDRE (Setup_fdre_C_CE)      -0.075    25.656    last_max_reg[13]
  -------------------------------------------------------------------
                         required time                         25.656    
                         arrival time                         -15.634    
  -------------------------------------------------------------------
                         slack                                 10.022    

Slack (MET) :             10.022ns  (required time - arrival time)
  Source:                 adc_in[14]
                            (input port clocked by clk  {rise@0.000ns fall@12.207ns period=24.414ns})
  Destination:            last_max_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@12.207ns period=24.414ns})
  Path Group:             clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            24.414ns  (clk rise@24.414ns - clk rise@0.000ns)
  Data Path Delay:        1.634ns  (logic 0.412ns (25.223%)  route 1.222ns (74.777%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT4=1)
  Input Delay:            14.000ns
  Clock Path Skew:        1.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.352ns = ( 25.766 - 24.414 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                 14.000    14.000    
    P2                                                0.000    14.000 r  adc_in[14] (IN)
                         net (fo=0)                   0.000    14.000    adc_in[14]
    P2                   IBUF (Prop_ibuf_I_O)         0.267    14.267 r  adc_in_IBUF[14]_inst/O
                         net (fo=4, routed)           0.928    15.195    adc_in_IBUF[14]
    SLICE_X58Y63         LUT4 (Prop_lut4_I2_O)        0.035    15.230 r  last_max[15]_i_10/O
                         net (fo=1, routed)           0.000    15.230    last_max[15]_i_10_n_0
    SLICE_X58Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.110    15.340 r  last_max_reg[15]_i_2/CO[3]
                         net (fo=16, routed)          0.294    15.634    last_max_reg[15]_i_2_n_0
    SLICE_X57Y63         FDRE                                         r  last_max_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       24.414    24.414 r  
    R3                                                0.000    24.414 r  clk (IN)
                         net (fo=0)                   0.000    24.414    clk
    R3                   IBUF (Prop_ibuf_I_O)         0.093    24.507 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.666    25.173    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    25.199 r  clk_IBUF_BUFG_inst/O
                         net (fo=650, routed)         0.567    25.766    clk_IBUF_BUFG
    SLICE_X57Y63         FDRE                                         r  last_max_reg[14]/C
                         clock pessimism              0.000    25.766    
                         clock uncertainty           -0.035    25.731    
    SLICE_X57Y63         FDRE (Setup_fdre_C_CE)      -0.075    25.656    last_max_reg[14]
  -------------------------------------------------------------------
                         required time                         25.656    
                         arrival time                         -15.634    
  -------------------------------------------------------------------
                         slack                                 10.022    

Slack (MET) :             10.022ns  (required time - arrival time)
  Source:                 adc_in[14]
                            (input port clocked by clk  {rise@0.000ns fall@12.207ns period=24.414ns})
  Destination:            last_max_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@12.207ns period=24.414ns})
  Path Group:             clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            24.414ns  (clk rise@24.414ns - clk rise@0.000ns)
  Data Path Delay:        1.634ns  (logic 0.412ns (25.223%)  route 1.222ns (74.777%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT4=1)
  Input Delay:            14.000ns
  Clock Path Skew:        1.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.352ns = ( 25.766 - 24.414 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                 14.000    14.000    
    P2                                                0.000    14.000 r  adc_in[14] (IN)
                         net (fo=0)                   0.000    14.000    adc_in[14]
    P2                   IBUF (Prop_ibuf_I_O)         0.267    14.267 r  adc_in_IBUF[14]_inst/O
                         net (fo=4, routed)           0.928    15.195    adc_in_IBUF[14]
    SLICE_X58Y63         LUT4 (Prop_lut4_I2_O)        0.035    15.230 r  last_max[15]_i_10/O
                         net (fo=1, routed)           0.000    15.230    last_max[15]_i_10_n_0
    SLICE_X58Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.110    15.340 r  last_max_reg[15]_i_2/CO[3]
                         net (fo=16, routed)          0.294    15.634    last_max_reg[15]_i_2_n_0
    SLICE_X57Y63         FDRE                                         r  last_max_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       24.414    24.414 r  
    R3                                                0.000    24.414 r  clk (IN)
                         net (fo=0)                   0.000    24.414    clk
    R3                   IBUF (Prop_ibuf_I_O)         0.093    24.507 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.666    25.173    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    25.199 r  clk_IBUF_BUFG_inst/O
                         net (fo=650, routed)         0.567    25.766    clk_IBUF_BUFG
    SLICE_X57Y63         FDRE                                         r  last_max_reg[15]/C
                         clock pessimism              0.000    25.766    
                         clock uncertainty           -0.035    25.731    
    SLICE_X57Y63         FDRE (Setup_fdre_C_CE)      -0.075    25.656    last_max_reg[15]
  -------------------------------------------------------------------
                         required time                         25.656    
                         arrival time                         -15.634    
  -------------------------------------------------------------------
                         slack                                 10.022    

Slack (MET) :             10.027ns  (required time - arrival time)
  Source:                 adc_in[14]
                            (input port clocked by clk  {rise@0.000ns fall@12.207ns period=24.414ns})
  Destination:            last_max_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@12.207ns period=24.414ns})
  Path Group:             clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            24.414ns  (clk rise@24.414ns - clk rise@0.000ns)
  Data Path Delay:        1.632ns  (logic 0.412ns (25.246%)  route 1.220ns (74.754%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT4=1)
  Input Delay:            14.000ns
  Clock Path Skew:        1.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.355ns = ( 25.769 - 24.414 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                 14.000    14.000    
    P2                                                0.000    14.000 r  adc_in[14] (IN)
                         net (fo=0)                   0.000    14.000    adc_in[14]
    P2                   IBUF (Prop_ibuf_I_O)         0.267    14.267 r  adc_in_IBUF[14]_inst/O
                         net (fo=4, routed)           0.928    15.195    adc_in_IBUF[14]
    SLICE_X58Y63         LUT4 (Prop_lut4_I2_O)        0.035    15.230 r  last_max[15]_i_10/O
                         net (fo=1, routed)           0.000    15.230    last_max[15]_i_10_n_0
    SLICE_X58Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.110    15.340 r  last_max_reg[15]_i_2/CO[3]
                         net (fo=16, routed)          0.292    15.632    last_max_reg[15]_i_2_n_0
    SLICE_X58Y62         FDRE                                         r  last_max_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       24.414    24.414 r  
    R3                                                0.000    24.414 r  clk (IN)
                         net (fo=0)                   0.000    24.414    clk
    R3                   IBUF (Prop_ibuf_I_O)         0.093    24.507 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.666    25.173    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    25.199 r  clk_IBUF_BUFG_inst/O
                         net (fo=650, routed)         0.570    25.769    clk_IBUF_BUFG
    SLICE_X58Y62         FDRE                                         r  last_max_reg[0]/C
                         clock pessimism              0.000    25.769    
                         clock uncertainty           -0.035    25.734    
    SLICE_X58Y62         FDRE (Setup_fdre_C_CE)      -0.075    25.659    last_max_reg[0]
  -------------------------------------------------------------------
                         required time                         25.659    
                         arrival time                         -15.632    
  -------------------------------------------------------------------
                         slack                                 10.027    

Slack (MET) :             10.027ns  (required time - arrival time)
  Source:                 adc_in[14]
                            (input port clocked by clk  {rise@0.000ns fall@12.207ns period=24.414ns})
  Destination:            last_max_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@12.207ns period=24.414ns})
  Path Group:             clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            24.414ns  (clk rise@24.414ns - clk rise@0.000ns)
  Data Path Delay:        1.632ns  (logic 0.412ns (25.246%)  route 1.220ns (74.754%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT4=1)
  Input Delay:            14.000ns
  Clock Path Skew:        1.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.355ns = ( 25.769 - 24.414 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                 14.000    14.000    
    P2                                                0.000    14.000 r  adc_in[14] (IN)
                         net (fo=0)                   0.000    14.000    adc_in[14]
    P2                   IBUF (Prop_ibuf_I_O)         0.267    14.267 r  adc_in_IBUF[14]_inst/O
                         net (fo=4, routed)           0.928    15.195    adc_in_IBUF[14]
    SLICE_X58Y63         LUT4 (Prop_lut4_I2_O)        0.035    15.230 r  last_max[15]_i_10/O
                         net (fo=1, routed)           0.000    15.230    last_max[15]_i_10_n_0
    SLICE_X58Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.110    15.340 r  last_max_reg[15]_i_2/CO[3]
                         net (fo=16, routed)          0.292    15.632    last_max_reg[15]_i_2_n_0
    SLICE_X58Y62         FDRE                                         r  last_max_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       24.414    24.414 r  
    R3                                                0.000    24.414 r  clk (IN)
                         net (fo=0)                   0.000    24.414    clk
    R3                   IBUF (Prop_ibuf_I_O)         0.093    24.507 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.666    25.173    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    25.199 r  clk_IBUF_BUFG_inst/O
                         net (fo=650, routed)         0.570    25.769    clk_IBUF_BUFG
    SLICE_X58Y62         FDRE                                         r  last_max_reg[4]/C
                         clock pessimism              0.000    25.769    
                         clock uncertainty           -0.035    25.734    
    SLICE_X58Y62         FDRE (Setup_fdre_C_CE)      -0.075    25.659    last_max_reg[4]
  -------------------------------------------------------------------
                         required time                         25.659    
                         arrival time                         -15.632    
  -------------------------------------------------------------------
                         slack                                 10.027    

Slack (MET) :             10.027ns  (required time - arrival time)
  Source:                 adc_in[14]
                            (input port clocked by clk  {rise@0.000ns fall@12.207ns period=24.414ns})
  Destination:            last_max_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@12.207ns period=24.414ns})
  Path Group:             clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            24.414ns  (clk rise@24.414ns - clk rise@0.000ns)
  Data Path Delay:        1.632ns  (logic 0.412ns (25.246%)  route 1.220ns (74.754%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT4=1)
  Input Delay:            14.000ns
  Clock Path Skew:        1.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.355ns = ( 25.769 - 24.414 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                 14.000    14.000    
    P2                                                0.000    14.000 r  adc_in[14] (IN)
                         net (fo=0)                   0.000    14.000    adc_in[14]
    P2                   IBUF (Prop_ibuf_I_O)         0.267    14.267 r  adc_in_IBUF[14]_inst/O
                         net (fo=4, routed)           0.928    15.195    adc_in_IBUF[14]
    SLICE_X58Y63         LUT4 (Prop_lut4_I2_O)        0.035    15.230 r  last_max[15]_i_10/O
                         net (fo=1, routed)           0.000    15.230    last_max[15]_i_10_n_0
    SLICE_X58Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.110    15.340 r  last_max_reg[15]_i_2/CO[3]
                         net (fo=16, routed)          0.292    15.632    last_max_reg[15]_i_2_n_0
    SLICE_X58Y62         FDRE                                         r  last_max_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       24.414    24.414 r  
    R3                                                0.000    24.414 r  clk (IN)
                         net (fo=0)                   0.000    24.414    clk
    R3                   IBUF (Prop_ibuf_I_O)         0.093    24.507 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.666    25.173    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    25.199 r  clk_IBUF_BUFG_inst/O
                         net (fo=650, routed)         0.570    25.769    clk_IBUF_BUFG
    SLICE_X58Y62         FDRE                                         r  last_max_reg[5]/C
                         clock pessimism              0.000    25.769    
                         clock uncertainty           -0.035    25.734    
    SLICE_X58Y62         FDRE (Setup_fdre_C_CE)      -0.075    25.659    last_max_reg[5]
  -------------------------------------------------------------------
                         required time                         25.659    
                         arrival time                         -15.632    
  -------------------------------------------------------------------
                         slack                                 10.027    

Slack (MET) :             10.027ns  (required time - arrival time)
  Source:                 adc_in[14]
                            (input port clocked by clk  {rise@0.000ns fall@12.207ns period=24.414ns})
  Destination:            last_max_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@12.207ns period=24.414ns})
  Path Group:             clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            24.414ns  (clk rise@24.414ns - clk rise@0.000ns)
  Data Path Delay:        1.632ns  (logic 0.412ns (25.246%)  route 1.220ns (74.754%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT4=1)
  Input Delay:            14.000ns
  Clock Path Skew:        1.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.355ns = ( 25.769 - 24.414 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                 14.000    14.000    
    P2                                                0.000    14.000 r  adc_in[14] (IN)
                         net (fo=0)                   0.000    14.000    adc_in[14]
    P2                   IBUF (Prop_ibuf_I_O)         0.267    14.267 r  adc_in_IBUF[14]_inst/O
                         net (fo=4, routed)           0.928    15.195    adc_in_IBUF[14]
    SLICE_X58Y63         LUT4 (Prop_lut4_I2_O)        0.035    15.230 r  last_max[15]_i_10/O
                         net (fo=1, routed)           0.000    15.230    last_max[15]_i_10_n_0
    SLICE_X58Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.110    15.340 r  last_max_reg[15]_i_2/CO[3]
                         net (fo=16, routed)          0.292    15.632    last_max_reg[15]_i_2_n_0
    SLICE_X58Y62         FDRE                                         r  last_max_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       24.414    24.414 r  
    R3                                                0.000    24.414 r  clk (IN)
                         net (fo=0)                   0.000    24.414    clk
    R3                   IBUF (Prop_ibuf_I_O)         0.093    24.507 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.666    25.173    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    25.199 r  clk_IBUF_BUFG_inst/O
                         net (fo=650, routed)         0.570    25.769    clk_IBUF_BUFG
    SLICE_X58Y62         FDRE                                         r  last_max_reg[8]/C
                         clock pessimism              0.000    25.769    
                         clock uncertainty           -0.035    25.734    
    SLICE_X58Y62         FDRE (Setup_fdre_C_CE)      -0.075    25.659    last_max_reg[8]
  -------------------------------------------------------------------
                         required time                         25.659    
                         arrival time                         -15.632    
  -------------------------------------------------------------------
                         slack                                 10.027    

Slack (MET) :             10.028ns  (required time - arrival time)
  Source:                 adc_in[14]
                            (input port clocked by clk  {rise@0.000ns fall@12.207ns period=24.414ns})
  Destination:            last_max_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@12.207ns period=24.414ns})
  Path Group:             clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            24.414ns  (clk rise@24.414ns - clk rise@0.000ns)
  Data Path Delay:        1.630ns  (logic 0.412ns (25.277%)  route 1.218ns (74.723%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT4=1)
  Input Delay:            14.000ns
  Clock Path Skew:        1.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.354ns = ( 25.768 - 24.414 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                 14.000    14.000    
    P2                                                0.000    14.000 r  adc_in[14] (IN)
                         net (fo=0)                   0.000    14.000    adc_in[14]
    P2                   IBUF (Prop_ibuf_I_O)         0.267    14.267 r  adc_in_IBUF[14]_inst/O
                         net (fo=4, routed)           0.928    15.195    adc_in_IBUF[14]
    SLICE_X58Y63         LUT4 (Prop_lut4_I2_O)        0.035    15.230 r  last_max[15]_i_10/O
                         net (fo=1, routed)           0.000    15.230    last_max[15]_i_10_n_0
    SLICE_X58Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.110    15.340 r  last_max_reg[15]_i_2/CO[3]
                         net (fo=16, routed)          0.290    15.630    last_max_reg[15]_i_2_n_0
    SLICE_X58Y63         FDRE                                         r  last_max_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       24.414    24.414 r  
    R3                                                0.000    24.414 r  clk (IN)
                         net (fo=0)                   0.000    24.414    clk
    R3                   IBUF (Prop_ibuf_I_O)         0.093    24.507 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.666    25.173    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    25.199 r  clk_IBUF_BUFG_inst/O
                         net (fo=650, routed)         0.569    25.768    clk_IBUF_BUFG
    SLICE_X58Y63         FDRE                                         r  last_max_reg[10]/C
                         clock pessimism              0.000    25.768    
                         clock uncertainty           -0.035    25.733    
    SLICE_X58Y63         FDRE (Setup_fdre_C_CE)      -0.075    25.658    last_max_reg[10]
  -------------------------------------------------------------------
                         required time                         25.658    
                         arrival time                         -15.630    
  -------------------------------------------------------------------
                         slack                                 10.028    

Slack (MET) :             10.028ns  (required time - arrival time)
  Source:                 adc_in[14]
                            (input port clocked by clk  {rise@0.000ns fall@12.207ns period=24.414ns})
  Destination:            last_max_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@12.207ns period=24.414ns})
  Path Group:             clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            24.414ns  (clk rise@24.414ns - clk rise@0.000ns)
  Data Path Delay:        1.630ns  (logic 0.412ns (25.277%)  route 1.218ns (74.723%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT4=1)
  Input Delay:            14.000ns
  Clock Path Skew:        1.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.354ns = ( 25.768 - 24.414 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                 14.000    14.000    
    P2                                                0.000    14.000 r  adc_in[14] (IN)
                         net (fo=0)                   0.000    14.000    adc_in[14]
    P2                   IBUF (Prop_ibuf_I_O)         0.267    14.267 r  adc_in_IBUF[14]_inst/O
                         net (fo=4, routed)           0.928    15.195    adc_in_IBUF[14]
    SLICE_X58Y63         LUT4 (Prop_lut4_I2_O)        0.035    15.230 r  last_max[15]_i_10/O
                         net (fo=1, routed)           0.000    15.230    last_max[15]_i_10_n_0
    SLICE_X58Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.110    15.340 r  last_max_reg[15]_i_2/CO[3]
                         net (fo=16, routed)          0.290    15.630    last_max_reg[15]_i_2_n_0
    SLICE_X58Y63         FDRE                                         r  last_max_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       24.414    24.414 r  
    R3                                                0.000    24.414 r  clk (IN)
                         net (fo=0)                   0.000    24.414    clk
    R3                   IBUF (Prop_ibuf_I_O)         0.093    24.507 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.666    25.173    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    25.199 r  clk_IBUF_BUFG_inst/O
                         net (fo=650, routed)         0.569    25.768    clk_IBUF_BUFG
    SLICE_X58Y63         FDRE                                         r  last_max_reg[11]/C
                         clock pessimism              0.000    25.768    
                         clock uncertainty           -0.035    25.733    
    SLICE_X58Y63         FDRE (Setup_fdre_C_CE)      -0.075    25.658    last_max_reg[11]
  -------------------------------------------------------------------
                         required time                         25.658    
                         arrival time                         -15.630    
  -------------------------------------------------------------------
                         slack                                 10.028    

Slack (MET) :             10.028ns  (required time - arrival time)
  Source:                 adc_in[14]
                            (input port clocked by clk  {rise@0.000ns fall@12.207ns period=24.414ns})
  Destination:            last_max_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@12.207ns period=24.414ns})
  Path Group:             clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            24.414ns  (clk rise@24.414ns - clk rise@0.000ns)
  Data Path Delay:        1.630ns  (logic 0.412ns (25.277%)  route 1.218ns (74.723%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT4=1)
  Input Delay:            14.000ns
  Clock Path Skew:        1.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.354ns = ( 25.768 - 24.414 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                 14.000    14.000    
    P2                                                0.000    14.000 r  adc_in[14] (IN)
                         net (fo=0)                   0.000    14.000    adc_in[14]
    P2                   IBUF (Prop_ibuf_I_O)         0.267    14.267 r  adc_in_IBUF[14]_inst/O
                         net (fo=4, routed)           0.928    15.195    adc_in_IBUF[14]
    SLICE_X58Y63         LUT4 (Prop_lut4_I2_O)        0.035    15.230 r  last_max[15]_i_10/O
                         net (fo=1, routed)           0.000    15.230    last_max[15]_i_10_n_0
    SLICE_X58Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.110    15.340 r  last_max_reg[15]_i_2/CO[3]
                         net (fo=16, routed)          0.290    15.630    last_max_reg[15]_i_2_n_0
    SLICE_X58Y63         FDRE                                         r  last_max_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       24.414    24.414 r  
    R3                                                0.000    24.414 r  clk (IN)
                         net (fo=0)                   0.000    24.414    clk
    R3                   IBUF (Prop_ibuf_I_O)         0.093    24.507 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.666    25.173    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    25.199 r  clk_IBUF_BUFG_inst/O
                         net (fo=650, routed)         0.569    25.768    clk_IBUF_BUFG
    SLICE_X58Y63         FDRE                                         r  last_max_reg[12]/C
                         clock pessimism              0.000    25.768    
                         clock uncertainty           -0.035    25.733    
    SLICE_X58Y63         FDRE (Setup_fdre_C_CE)      -0.075    25.658    last_max_reg[12]
  -------------------------------------------------------------------
                         required time                         25.658    
                         arrival time                         -15.630    
  -------------------------------------------------------------------
                         slack                                 10.028    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 dds1/sine/phase_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@12.207ns period=24.414ns})
  Destination:            dds1/sine/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@12.207ns period=24.414ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.100ns (32.237%)  route 0.210ns (67.763%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.786ns
    Source Clock Delay      (SCD):    1.326ns
    Clock Pessimism Removal (CPR):    0.400ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R3                   IBUF (Prop_ibuf_I_O)         0.093     0.093 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.666     0.759    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.785 r  clk_IBUF_BUFG_inst/O
                         net (fo=650, routed)         0.541     1.326    dds1/sine/clk_IBUF_BUFG
    SLICE_X21Y69         FDRE                                         r  dds1/sine/phase_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y69         FDRE (Prop_fdre_C_Q)         0.100     1.426 r  dds1/sine/phase_reg[18]/Q
                         net (fo=8, routed)           0.210     1.637    dds1/sine/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/addra[0]
    RAMB36_X1Y13         RAMB36E1                                     r  dds1/sine/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R3                   IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.728     0.987    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.017 r  clk_IBUF_BUFG_inst/O
                         net (fo=650, routed)         0.769     1.786    dds1/sine/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X1Y13         RAMB36E1                                     r  dds1/sine/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.400     1.386    
    RAMB36_X1Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183     1.569    dds1/sine/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.637    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 dds1/triangle/dds_signed_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@12.207ns period=24.414ns})
  Destination:            dds1/dds_out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@12.207ns period=24.414ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (70.125%)  route 0.055ns (29.875%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.755ns
    Source Clock Delay      (SCD):    1.325ns
    Clock Pessimism Removal (CPR):    0.419ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R3                   IBUF (Prop_ibuf_I_O)         0.093     0.093 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.666     0.759    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.785 r  clk_IBUF_BUFG_inst/O
                         net (fo=650, routed)         0.540     1.325    dds1/triangle/clk_IBUF_BUFG
    SLICE_X19Y71         FDRE                                         r  dds1/triangle/dds_signed_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y71         FDRE (Prop_fdre_C_Q)         0.100     1.425 r  dds1/triangle/dds_signed_reg[26]/Q
                         net (fo=1, routed)           0.055     1.480    dds1/triangle/dds_signed[26]
    SLICE_X18Y71         LUT6 (Prop_lut6_I1_O)        0.028     1.508 r  dds1/triangle/dds_out[8]_i_1/O
                         net (fo=1, routed)           0.000     1.508    dds1/dds_out1_in[8]
    SLICE_X18Y71         FDRE                                         r  dds1/dds_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R3                   IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.728     0.987    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.017 r  clk_IBUF_BUFG_inst/O
                         net (fo=650, routed)         0.738     1.755    dds1/clk_IBUF_BUFG
    SLICE_X18Y71         FDRE                                         r  dds1/dds_out_reg[8]/C
                         clock pessimism             -0.419     1.336    
    SLICE_X18Y71         FDRE (Hold_fdre_C_D)         0.087     1.423    dds1/dds_out_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.423    
                         arrival time                           1.508    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 dds1/triangle/dds_signed_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@12.207ns period=24.414ns})
  Destination:            dds1/dds_out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@12.207ns period=24.414ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.128ns (69.743%)  route 0.056ns (30.257%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.755ns
    Source Clock Delay      (SCD):    1.325ns
    Clock Pessimism Removal (CPR):    0.419ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R3                   IBUF (Prop_ibuf_I_O)         0.093     0.093 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.666     0.759    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.785 r  clk_IBUF_BUFG_inst/O
                         net (fo=650, routed)         0.540     1.325    dds1/triangle/clk_IBUF_BUFG
    SLICE_X19Y71         FDRE                                         r  dds1/triangle/dds_signed_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y71         FDRE (Prop_fdre_C_Q)         0.100     1.425 r  dds1/triangle/dds_signed_reg[28]/Q
                         net (fo=1, routed)           0.056     1.481    dds1/triangle/dds_signed[28]
    SLICE_X18Y71         LUT6 (Prop_lut6_I1_O)        0.028     1.509 r  dds1/triangle/dds_out[10]_i_1/O
                         net (fo=1, routed)           0.000     1.509    dds1/dds_out1_in[10]
    SLICE_X18Y71         FDRE                                         r  dds1/dds_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R3                   IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.728     0.987    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.017 r  clk_IBUF_BUFG_inst/O
                         net (fo=650, routed)         0.738     1.755    dds1/clk_IBUF_BUFG
    SLICE_X18Y71         FDRE                                         r  dds1/dds_out_reg[10]/C
                         clock pessimism             -0.419     1.336    
    SLICE_X18Y71         FDRE (Hold_fdre_C_D)         0.087     1.423    dds1/dds_out_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.423    
                         arrival time                           1.509    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 decimator_buffer/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@12.207ns period=24.414ns})
  Destination:            decimator_buffer/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@12.207ns period=24.414ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.100ns (31.311%)  route 0.219ns (68.689%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.788ns
    Source Clock Delay      (SCD):    1.352ns
    Clock Pessimism Removal (CPR):    0.400ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R3                   IBUF (Prop_ibuf_I_O)         0.093     0.093 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.666     0.759    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.785 r  clk_IBUF_BUFG_inst/O
                         net (fo=650, routed)         0.567     1.352    decimator_buffer/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X54Y64         FDRE                                         r  decimator_buffer/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y64         FDRE (Prop_fdre_C_Q)         0.100     1.452 r  decimator_buffer/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[11]/Q
                         net (fo=6, routed)           0.219     1.672    decimator_buffer/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[11]
    RAMB36_X3Y12         RAMB36E1                                     r  decimator_buffer/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R3                   IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.728     0.987    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.017 r  clk_IBUF_BUFG_inst/O
                         net (fo=650, routed)         0.771     1.788    decimator_buffer/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X3Y12         RAMB36E1                                     r  decimator_buffer/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.400     1.388    
    RAMB36_X3Y12         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                      0.183     1.571    decimator_buffer/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.672    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 dds1/triangle/dds_signed_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@12.207ns period=24.414ns})
  Destination:            dds1/dds_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@12.207ns period=24.414ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.128ns (61.382%)  route 0.081ns (38.618%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.757ns
    Source Clock Delay      (SCD):    1.327ns
    Clock Pessimism Removal (CPR):    0.419ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R3                   IBUF (Prop_ibuf_I_O)         0.093     0.093 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.666     0.759    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.785 r  clk_IBUF_BUFG_inst/O
                         net (fo=650, routed)         0.542     1.327    dds1/triangle/clk_IBUF_BUFG
    SLICE_X19Y69         FDRE                                         r  dds1/triangle/dds_signed_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y69         FDRE (Prop_fdre_C_Q)         0.100     1.427 r  dds1/triangle/dds_signed_reg[18]/Q
                         net (fo=1, routed)           0.081     1.508    dds1/triangle/dds_signed[18]
    SLICE_X18Y69         LUT6 (Prop_lut6_I1_O)        0.028     1.536 r  dds1/triangle/dds_out[0]_i_1/O
                         net (fo=1, routed)           0.000     1.536    dds1/dds_out1_in[0]
    SLICE_X18Y69         FDRE                                         r  dds1/dds_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R3                   IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.728     0.987    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.017 r  clk_IBUF_BUFG_inst/O
                         net (fo=650, routed)         0.740     1.757    dds1/clk_IBUF_BUFG
    SLICE_X18Y69         FDRE                                         r  dds1/dds_out_reg[0]/C
                         clock pessimism             -0.419     1.338    
    SLICE_X18Y69         FDRE (Hold_fdre_C_D)         0.087     1.425    dds1/dds_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.425    
                         arrival time                           1.536    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 dds2/sine/phase_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@12.207ns period=24.414ns})
  Destination:            dds2/sine/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@12.207ns period=24.414ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.100ns (27.910%)  route 0.258ns (72.090%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.780ns
    Source Clock Delay      (SCD):    1.315ns
    Clock Pessimism Removal (CPR):    0.400ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R3                   IBUF (Prop_ibuf_I_O)         0.093     0.093 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.666     0.759    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.785 r  clk_IBUF_BUFG_inst/O
                         net (fo=650, routed)         0.530     1.315    dds2/sine/clk_IBUF_BUFG
    SLICE_X40Y69         FDRE                                         r  dds2/sine/phase_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y69         FDRE (Prop_fdre_C_Q)         0.100     1.415 r  dds2/sine/phase_reg[18]/Q
                         net (fo=8, routed)           0.258     1.674    dds2/sine/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addra[0]
    RAMB36_X2Y13         RAMB36E1                                     r  dds2/sine/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R3                   IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.728     0.987    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.017 r  clk_IBUF_BUFG_inst/O
                         net (fo=650, routed)         0.763     1.780    dds2/sine/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X2Y13         RAMB36E1                                     r  dds2/sine/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.400     1.380    
    RAMB36_X2Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183     1.563    dds2/sine/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.674    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dds1/triangle/dds_signed_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@12.207ns period=24.414ns})
  Destination:            dds1/dds_out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@12.207ns period=24.414ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.128ns (58.166%)  route 0.092ns (41.834%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.757ns
    Source Clock Delay      (SCD):    1.327ns
    Clock Pessimism Removal (CPR):    0.419ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R3                   IBUF (Prop_ibuf_I_O)         0.093     0.093 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.666     0.759    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.785 r  clk_IBUF_BUFG_inst/O
                         net (fo=650, routed)         0.542     1.327    dds1/triangle/clk_IBUF_BUFG
    SLICE_X19Y69         FDRE                                         r  dds1/triangle/dds_signed_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y69         FDRE (Prop_fdre_C_Q)         0.100     1.427 r  dds1/triangle/dds_signed_reg[31]/Q
                         net (fo=2, routed)           0.092     1.519    dds1/triangle/dds_signed[31]
    SLICE_X18Y69         LUT6 (Prop_lut6_I0_O)        0.028     1.547 r  dds1/triangle/dds_out[13]_i_3/O
                         net (fo=1, routed)           0.000     1.547    dds1/dds_out1_in[13]
    SLICE_X18Y69         FDRE                                         r  dds1/dds_out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R3                   IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.728     0.987    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.017 r  clk_IBUF_BUFG_inst/O
                         net (fo=650, routed)         0.740     1.757    dds1/clk_IBUF_BUFG
    SLICE_X18Y69         FDRE                                         r  dds1/dds_out_reg[13]/C
                         clock pessimism             -0.419     1.338    
    SLICE_X18Y69         FDRE (Hold_fdre_C_D)         0.087     1.425    dds1/dds_out_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.425    
                         arrival time                           1.547    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 dds1/sine/phase_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@12.207ns period=24.414ns})
  Destination:            dds1/sine/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@12.207ns period=24.414ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.100ns (27.637%)  route 0.262ns (72.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.780ns
    Source Clock Delay      (SCD):    1.325ns
    Clock Pessimism Removal (CPR):    0.400ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R3                   IBUF (Prop_ibuf_I_O)         0.093     0.093 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.666     0.759    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.785 r  clk_IBUF_BUFG_inst/O
                         net (fo=650, routed)         0.540     1.325    dds1/sine/clk_IBUF_BUFG
    SLICE_X21Y70         FDRE                                         r  dds1/sine/phase_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y70         FDRE (Prop_fdre_C_Q)         0.100     1.425 r  dds1/sine/phase_reg[21]/Q
                         net (fo=8, routed)           0.262     1.687    dds1/sine/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addra[3]
    RAMB36_X1Y14         RAMB36E1                                     r  dds1/sine/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R3                   IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.728     0.987    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.017 r  clk_IBUF_BUFG_inst/O
                         net (fo=650, routed)         0.763     1.780    dds1/sine/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X1Y14         RAMB36E1                                     r  dds1/sine/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.400     1.380    
    RAMB36_X1Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     1.563    dds1/sine/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.687    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 dds1/sine/phase_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@12.207ns period=24.414ns})
  Destination:            dds1/sine/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@12.207ns period=24.414ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.100ns (27.521%)  route 0.263ns (72.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.780ns
    Source Clock Delay      (SCD):    1.324ns
    Clock Pessimism Removal (CPR):    0.400ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R3                   IBUF (Prop_ibuf_I_O)         0.093     0.093 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.666     0.759    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.785 r  clk_IBUF_BUFG_inst/O
                         net (fo=650, routed)         0.539     1.324    dds1/sine/clk_IBUF_BUFG
    SLICE_X21Y71         FDRE                                         r  dds1/sine/phase_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y71         FDRE (Prop_fdre_C_Q)         0.100     1.424 r  dds1/sine/phase_reg[27]/Q
                         net (fo=8, routed)           0.263     1.688    dds1/sine/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addra[9]
    RAMB36_X1Y14         RAMB36E1                                     r  dds1/sine/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R3                   IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.728     0.987    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.017 r  clk_IBUF_BUFG_inst/O
                         net (fo=650, routed)         0.763     1.780    dds1/sine/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X1Y14         RAMB36E1                                     r  dds1/sine/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.400     1.380    
    RAMB36_X1Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     1.563    dds1/sine/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.688    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 dds1/sine/phase_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@12.207ns period=24.414ns})
  Destination:            dds1/sine/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@12.207ns period=24.414ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.100ns (27.544%)  route 0.263ns (72.456%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.780ns
    Source Clock Delay      (SCD):    1.325ns
    Clock Pessimism Removal (CPR):    0.400ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R3                   IBUF (Prop_ibuf_I_O)         0.093     0.093 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.666     0.759    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.785 r  clk_IBUF_BUFG_inst/O
                         net (fo=650, routed)         0.540     1.325    dds1/sine/clk_IBUF_BUFG
    SLICE_X21Y70         FDRE                                         r  dds1/sine/phase_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y70         FDRE (Prop_fdre_C_Q)         0.100     1.425 r  dds1/sine/phase_reg[22]/Q
                         net (fo=8, routed)           0.263     1.688    dds1/sine/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addra[4]
    RAMB36_X1Y14         RAMB36E1                                     r  dds1/sine/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R3                   IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.728     0.987    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.017 r  clk_IBUF_BUFG_inst/O
                         net (fo=650, routed)         0.763     1.780    dds1/sine/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X1Y14         RAMB36E1                                     r  dds1/sine/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.400     1.380    
    RAMB36_X1Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.563    dds1/sine/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.688    
  -------------------------------------------------------------------
                         slack                                  0.125    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 12.207 }
Period(ns):         24.414
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.839         24.414      22.575     RAMB18_X1Y32  dds1/sine/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.839         24.414      22.575     RAMB18_X1Y32  dds1/sine/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         24.414      22.575     RAMB36_X0Y15  dds1/sine/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         24.414      22.575     RAMB36_X0Y15  dds1/sine/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         24.414      22.575     RAMB36_X0Y13  dds1/sine/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         24.414      22.575     RAMB36_X0Y13  dds1/sine/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         24.414      22.575     RAMB36_X0Y14  dds1/sine/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         24.414      22.575     RAMB36_X0Y14  dds1/sine/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         24.414      22.575     RAMB36_X1Y14  dds1/sine/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         24.414      22.575     RAMB36_X1Y14  dds1/sine/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.400         12.207      11.807     SLICE_X40Y64  tick_wait_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         12.207      11.807     SLICE_X40Y64  tick_wait_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         12.207      11.807     SLICE_X23Y73  dds1/sine/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/dds1/sine/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_1_cooolDelFlop/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         12.207      11.807     SLICE_X23Y73  dds1/sine/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/dds1/sine/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_1_cooolDelFlop/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         12.207      11.807     SLICE_X19Y69  dds1/triangle/dds_signed_reg[19]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         12.207      11.807     SLICE_X19Y69  dds1/triangle/dds_signed_reg[19]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         12.207      11.807     SLICE_X19Y69  dds1/triangle/dds_signed_reg[21]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         12.207      11.807     SLICE_X19Y69  dds1/triangle/dds_signed_reg[21]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         12.207      11.807     SLICE_X19Y69  dds1/triangle/dds_signed_reg[23]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         12.207      11.807     SLICE_X19Y69  dds1/triangle/dds_signed_reg[23]/C
High Pulse Width  Slow    FDSE/C              n/a            0.350         12.207      11.857     SLICE_X41Y64  FSM_onehot_current_state_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.350         12.207      11.857     SLICE_X41Y64  FSM_onehot_current_state_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         12.207      11.857     SLICE_X42Y64  FSM_onehot_current_state_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         12.207      11.857     SLICE_X42Y64  FSM_onehot_current_state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         12.207      11.857     SLICE_X42Y64  FSM_onehot_current_state_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         12.207      11.857     SLICE_X42Y64  FSM_onehot_current_state_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         12.207      11.857     SLICE_X43Y64  adc_buffer_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         12.207      11.857     SLICE_X43Y64  adc_buffer_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         12.207      11.857     SLICE_X43Y64  adc_buffer_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         12.207      11.857     SLICE_X43Y64  adc_buffer_reg[1]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay            31 Endpoints
Min Delay            31 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dds2/dds_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@12.207ns period=24.414ns})
  Destination:            dac_ch2_data[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.947ns  (logic 3.504ns (50.439%)  route 3.443ns (49.561%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R3                   IBUF (Prop_ibuf_I_O)         0.586     0.586 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.544     2.130    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=650, routed)         1.206     3.429    dds2/clk_IBUF_BUFG
    SLICE_X44Y72         FDRE                                         r  dds2/dds_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y72         FDRE (Prop_fdre_C_Q)         0.259     3.688 r  dds2/dds_out_reg[4]/Q
                         net (fo=1, routed)           3.443     7.131    dac_ch2_data_OBUF[4]
    W15                  OBUF (Prop_obuf_I_O)         3.245    10.376 r  dac_ch2_data_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.376    dac_ch2_data[4]
    W15                                                               r  dac_ch2_data[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dds2/dds_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@12.207ns period=24.414ns})
  Destination:            dac_ch2_data[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.938ns  (logic 3.514ns (50.654%)  route 3.424ns (49.346%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R3                   IBUF (Prop_ibuf_I_O)         0.586     0.586 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.544     2.130    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=650, routed)         1.206     3.429    dds2/clk_IBUF_BUFG
    SLICE_X44Y72         FDRE                                         r  dds2/dds_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y72         FDRE (Prop_fdre_C_Q)         0.259     3.688 r  dds2/dds_out_reg[8]/Q
                         net (fo=1, routed)           3.424     7.112    dac_ch2_data_OBUF[8]
    Y16                  OBUF (Prop_obuf_I_O)         3.255    10.367 r  dac_ch2_data_OBUF[8]_inst/O
                         net (fo=0)                   0.000    10.367    dac_ch2_data[8]
    Y16                                                               r  dac_ch2_data[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dds2/dds_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@12.207ns period=24.414ns})
  Destination:            dac_ch2_data[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.911ns  (logic 3.452ns (49.949%)  route 3.459ns (50.051%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R3                   IBUF (Prop_ibuf_I_O)         0.586     0.586 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.544     2.130    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=650, routed)         1.201     3.424    dds2/clk_IBUF_BUFG
    SLICE_X43Y73         FDRE                                         r  dds2/dds_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y73         FDRE (Prop_fdre_C_Q)         0.223     3.647 r  dds2/dds_out_reg[1]/Q
                         net (fo=1, routed)           3.459     7.106    dac_ch2_data_OBUF[1]
    V14                  OBUF (Prop_obuf_I_O)         3.229    10.335 r  dac_ch2_data_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.335    dac_ch2_data[1]
    V14                                                               r  dac_ch2_data[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dds2/dds_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@12.207ns period=24.414ns})
  Destination:            dac_ch2_data[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.883ns  (logic 3.513ns (51.045%)  route 3.370ns (48.955%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R3                   IBUF (Prop_ibuf_I_O)         0.586     0.586 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.544     2.130    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=650, routed)         1.201     3.424    dds2/clk_IBUF_BUFG
    SLICE_X43Y73         FDRE                                         r  dds2/dds_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y73         FDRE (Prop_fdre_C_Q)         0.223     3.647 r  dds2/dds_out_reg[2]/Q
                         net (fo=1, routed)           3.370     7.017    dac_ch2_data_OBUF[2]
    W14                  OBUF (Prop_obuf_I_O)         3.290    10.307 r  dac_ch2_data_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.307    dac_ch2_data[2]
    W14                                                               r  dac_ch2_data[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dds2/dds_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@12.207ns period=24.414ns})
  Destination:            dac_ch2_data[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.874ns  (logic 3.535ns (51.426%)  route 3.339ns (48.574%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R3                   IBUF (Prop_ibuf_I_O)         0.586     0.586 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.544     2.130    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=650, routed)         1.207     3.430    dds2/clk_IBUF_BUFG
    SLICE_X44Y71         FDRE                                         r  dds2/dds_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y71         FDRE (Prop_fdre_C_Q)         0.259     3.689 r  dds2/dds_out_reg[5]/Q
                         net (fo=1, routed)           3.339     7.028    dac_ch2_data_OBUF[5]
    Y14                  OBUF (Prop_obuf_I_O)         3.276    10.304 r  dac_ch2_data_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.304    dac_ch2_data[5]
    Y14                                                               r  dac_ch2_data[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dds2/dds_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@12.207ns period=24.414ns})
  Destination:            dac_ch2_data[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.846ns  (logic 3.463ns (50.576%)  route 3.384ns (49.424%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R3                   IBUF (Prop_ibuf_I_O)         0.586     0.586 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.544     2.130    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=650, routed)         1.201     3.424    dds2/clk_IBUF_BUFG
    SLICE_X43Y73         FDRE                                         r  dds2/dds_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y73         FDRE (Prop_fdre_C_Q)         0.223     3.647 r  dds2/dds_out_reg[3]/Q
                         net (fo=1, routed)           3.384     7.031    dac_ch2_data_OBUF[3]
    V15                  OBUF (Prop_obuf_I_O)         3.240    10.271 r  dac_ch2_data_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.271    dac_ch2_data[3]
    V15                                                               r  dac_ch2_data[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dds2/dds_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@12.207ns period=24.414ns})
  Destination:            dac_ch2_data[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.841ns  (logic 3.498ns (51.132%)  route 3.343ns (48.868%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R3                   IBUF (Prop_ibuf_I_O)         0.586     0.586 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.544     2.130    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=650, routed)         1.204     3.427    dds2/clk_IBUF_BUFG
    SLICE_X44Y73         FDRE                                         r  dds2/dds_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y73         FDRE (Prop_fdre_C_Q)         0.259     3.686 r  dds2/dds_out_reg[0]/Q
                         net (fo=1, routed)           3.343     7.029    dac_ch2_data_OBUF[0]
    T15                  OBUF (Prop_obuf_I_O)         3.239    10.268 r  dac_ch2_data_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.268    dac_ch2_data[0]
    T15                                                               r  dac_ch2_data[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dds2/dds_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@12.207ns period=24.414ns})
  Destination:            dac_ch2_data[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.816ns  (logic 3.552ns (52.121%)  route 3.263ns (47.879%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R3                   IBUF (Prop_ibuf_I_O)         0.586     0.586 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.544     2.130    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=650, routed)         1.207     3.430    dds2/clk_IBUF_BUFG
    SLICE_X44Y71         FDRE                                         r  dds2/dds_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y71         FDRE (Prop_fdre_C_Q)         0.259     3.689 r  dds2/dds_out_reg[11]/Q
                         net (fo=1, routed)           3.263     6.953    dac_ch2_data_OBUF[11]
    AB16                 OBUF (Prop_obuf_I_O)         3.293    10.246 r  dac_ch2_data_OBUF[11]_inst/O
                         net (fo=0)                   0.000    10.246    dac_ch2_data[11]
    AB16                                                              r  dac_ch2_data[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dds2/dds_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@12.207ns period=24.414ns})
  Destination:            dac_ch2_data[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.795ns  (logic 3.475ns (51.133%)  route 3.321ns (48.867%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R3                   IBUF (Prop_ibuf_I_O)         0.586     0.586 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.544     2.130    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=650, routed)         1.207     3.430    dds2/clk_IBUF_BUFG
    SLICE_X45Y71         FDRE                                         r  dds2/dds_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y71         FDRE (Prop_fdre_C_Q)         0.223     3.653 r  dds2/dds_out_reg[7]/Q
                         net (fo=1, routed)           3.321     6.974    dac_ch2_data_OBUF[7]
    W16                  OBUF (Prop_obuf_I_O)         3.252    10.225 r  dac_ch2_data_OBUF[7]_inst/O
                         net (fo=0)                   0.000    10.225    dac_ch2_data[7]
    W16                                                               r  dac_ch2_data[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dds2/dds_out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@12.207ns period=24.414ns})
  Destination:            dac_ch2_data[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.787ns  (logic 3.537ns (52.112%)  route 3.250ns (47.888%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R3                   IBUF (Prop_ibuf_I_O)         0.586     0.586 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.544     2.130    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=650, routed)         1.207     3.430    dds2/clk_IBUF_BUFG
    SLICE_X44Y71         FDRE                                         r  dds2/dds_out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y71         FDRE (Prop_fdre_C_Q)         0.259     3.689 r  dds2/dds_out_reg[12]/Q
                         net (fo=1, routed)           3.250     6.940    dac_ch2_data_OBUF[12]
    AA16                 OBUF (Prop_obuf_I_O)         3.278    10.217 r  dac_ch2_data_OBUF[12]_inst/O
                         net (fo=0)                   0.000    10.217    dac_ch2_data[12]
    AA16                                                              r  dac_ch2_data[12] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dds1/dds_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@12.207ns period=24.414ns})
  Destination:            dac_ch1_data[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.395ns  (logic 1.530ns (63.909%)  route 0.864ns (36.091%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R3                   IBUF (Prop_ibuf_I_O)         0.093     0.093 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.666     0.759    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.785 r  clk_IBUF_BUFG_inst/O
                         net (fo=650, routed)         0.540     1.325    dds1/clk_IBUF_BUFG
    SLICE_X18Y71         FDRE                                         r  dds1/dds_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y71         FDRE (Prop_fdre_C_Q)         0.118     1.443 r  dds1/dds_out_reg[10]/Q
                         net (fo=1, routed)           0.864     2.308    dac_ch1_data_OBUF[10]
    V22                  OBUF (Prop_obuf_I_O)         1.412     3.720 r  dac_ch1_data_OBUF[10]_inst/O
                         net (fo=0)                   0.000     3.720    dac_ch1_data[10]
    V22                                                               r  dac_ch1_data[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dds1/dds_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@12.207ns period=24.414ns})
  Destination:            dac_ch1_data[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.405ns  (logic 1.519ns (63.147%)  route 0.886ns (36.853%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R3                   IBUF (Prop_ibuf_I_O)         0.093     0.093 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.666     0.759    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.785 r  clk_IBUF_BUFG_inst/O
                         net (fo=650, routed)         0.541     1.326    dds1/clk_IBUF_BUFG
    SLICE_X19Y70         FDRE                                         r  dds1/dds_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y70         FDRE (Prop_fdre_C_Q)         0.100     1.426 r  dds1/dds_out_reg[9]/Q
                         net (fo=1, routed)           0.886     2.313    dac_ch1_data_OBUF[9]
    W22                  OBUF (Prop_obuf_I_O)         1.419     3.731 r  dac_ch1_data_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.731    dac_ch1_data[9]
    W22                                                               r  dac_ch1_data[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dds1/dds_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@12.207ns period=24.414ns})
  Destination:            dac_ch1_data[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.418ns  (logic 1.532ns (63.345%)  route 0.886ns (36.655%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R3                   IBUF (Prop_ibuf_I_O)         0.093     0.093 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.666     0.759    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.785 r  clk_IBUF_BUFG_inst/O
                         net (fo=650, routed)         0.540     1.325    dds1/clk_IBUF_BUFG
    SLICE_X18Y71         FDRE                                         r  dds1/dds_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y71         FDRE (Prop_fdre_C_Q)         0.118     1.443 r  dds1/dds_out_reg[8]/Q
                         net (fo=1, routed)           0.886     2.330    dac_ch1_data_OBUF[8]
    W21                  OBUF (Prop_obuf_I_O)         1.414     3.743 r  dac_ch1_data_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.743    dac_ch1_data[8]
    W21                                                               r  dac_ch1_data[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dds1/dds_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@12.207ns period=24.414ns})
  Destination:            dac_ch1_data[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.428ns  (logic 1.501ns (61.835%)  route 0.927ns (38.165%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R3                   IBUF (Prop_ibuf_I_O)         0.093     0.093 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.666     0.759    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.785 r  clk_IBUF_BUFG_inst/O
                         net (fo=650, routed)         0.542     1.327    dds1/clk_IBUF_BUFG
    SLICE_X17Y69         FDRE                                         r  dds1/dds_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y69         FDRE (Prop_fdre_C_Q)         0.100     1.427 r  dds1/dds_out_reg[2]/Q
                         net (fo=1, routed)           0.927     2.354    dac_ch1_data_OBUF[2]
    AA20                 OBUF (Prop_obuf_I_O)         1.401     3.755 r  dac_ch1_data_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.755    dac_ch1_data[2]
    AA20                                                              r  dac_ch1_data[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dds1/dds_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@12.207ns period=24.414ns})
  Destination:            dac_ch1_data[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.443ns  (logic 1.524ns (62.373%)  route 0.919ns (37.627%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R3                   IBUF (Prop_ibuf_I_O)         0.093     0.093 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.666     0.759    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.785 r  clk_IBUF_BUFG_inst/O
                         net (fo=650, routed)         0.541     1.326    dds1/clk_IBUF_BUFG
    SLICE_X19Y70         FDRE                                         r  dds1/dds_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y70         FDRE (Prop_fdre_C_Q)         0.100     1.426 r  dds1/dds_out_reg[7]/Q
                         net (fo=1, routed)           0.919     2.346    dac_ch1_data_OBUF[7]
    Y22                  OBUF (Prop_obuf_I_O)         1.424     3.769 r  dac_ch1_data_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.769    dac_ch1_data[7]
    Y22                                                               r  dac_ch1_data[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dds1/dds_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@12.207ns period=24.414ns})
  Destination:            dac_ch1_data[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.466ns  (logic 1.518ns (61.533%)  route 0.949ns (38.467%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R3                   IBUF (Prop_ibuf_I_O)         0.093     0.093 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.666     0.759    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.785 r  clk_IBUF_BUFG_inst/O
                         net (fo=650, routed)         0.542     1.327    dds1/clk_IBUF_BUFG
    SLICE_X17Y69         FDRE                                         r  dds1/dds_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y69         FDRE (Prop_fdre_C_Q)         0.100     1.427 r  dds1/dds_out_reg[3]/Q
                         net (fo=1, routed)           0.949     2.376    dac_ch1_data_OBUF[3]
    AB21                 OBUF (Prop_obuf_I_O)         1.418     3.794 r  dac_ch1_data_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.794    dac_ch1_data[3]
    AB21                                                              r  dac_ch1_data[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dds1/dds_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@12.207ns period=24.414ns})
  Destination:            dac_ch1_data[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.480ns  (logic 1.510ns (60.876%)  route 0.970ns (39.124%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R3                   IBUF (Prop_ibuf_I_O)         0.093     0.093 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.666     0.759    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.785 r  clk_IBUF_BUFG_inst/O
                         net (fo=650, routed)         0.542     1.327    dds1/clk_IBUF_BUFG
    SLICE_X17Y69         FDRE                                         r  dds1/dds_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y69         FDRE (Prop_fdre_C_Q)         0.100     1.427 r  dds1/dds_out_reg[1]/Q
                         net (fo=1, routed)           0.970     2.398    dac_ch1_data_OBUF[1]
    AB20                 OBUF (Prop_obuf_I_O)         1.410     3.807 r  dac_ch1_data_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.807    dac_ch1_data[1]
    AB20                                                              r  dac_ch1_data[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dds1/dds_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@12.207ns period=24.414ns})
  Destination:            dac_ch1_data[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.496ns  (logic 1.527ns (61.162%)  route 0.969ns (38.838%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R3                   IBUF (Prop_ibuf_I_O)         0.093     0.093 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.666     0.759    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.785 r  clk_IBUF_BUFG_inst/O
                         net (fo=650, routed)         0.542     1.327    dds1/clk_IBUF_BUFG
    SLICE_X17Y69         FDRE                                         r  dds1/dds_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y69         FDRE (Prop_fdre_C_Q)         0.100     1.427 r  dds1/dds_out_reg[4]/Q
                         net (fo=1, routed)           0.969     2.397    dac_ch1_data_OBUF[4]
    AA21                 OBUF (Prop_obuf_I_O)         1.427     3.824 r  dac_ch1_data_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.824    dac_ch1_data[4]
    AA21                                                              r  dac_ch1_data[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dds1/dds_out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@12.207ns period=24.414ns})
  Destination:            dac_ch1_data[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.512ns  (logic 1.515ns (60.318%)  route 0.997ns (39.682%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R3                   IBUF (Prop_ibuf_I_O)         0.093     0.093 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.666     0.759    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.785 r  clk_IBUF_BUFG_inst/O
                         net (fo=650, routed)         0.542     1.327    dds1/clk_IBUF_BUFG
    SLICE_X18Y69         FDRE                                         r  dds1/dds_out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y69         FDRE (Prop_fdre_C_Q)         0.118     1.445 r  dds1/dds_out_reg[13]/Q
                         net (fo=1, routed)           0.997     2.442    dac_ch1_data_OBUF[13]
    W20                  OBUF (Prop_obuf_I_O)         1.397     3.840 r  dac_ch1_data_OBUF[13]_inst/O
                         net (fo=0)                   0.000     3.840    dac_ch1_data[13]
    W20                                                               r  dac_ch1_data[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dds1/dds_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@12.207ns period=24.414ns})
  Destination:            dac_ch1_data[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.544ns  (logic 1.532ns (60.209%)  route 1.012ns (39.791%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R3                   IBUF (Prop_ibuf_I_O)         0.093     0.093 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.666     0.759    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.785 r  clk_IBUF_BUFG_inst/O
                         net (fo=650, routed)         0.540     1.325    dds1/clk_IBUF_BUFG
    SLICE_X18Y71         FDRE                                         r  dds1/dds_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y71         FDRE (Prop_fdre_C_Q)         0.118     1.443 r  dds1/dds_out_reg[6]/Q
                         net (fo=1, routed)           1.012     2.456    dac_ch1_data_OBUF[6]
    Y21                  OBUF (Prop_obuf_I_O)         1.414     3.870 r  dac_ch1_data_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.870    dac_ch1_data[6]
    Y21                                                               r  dac_ch1_data[6] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay           768 Endpoints
Min Delay           768 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            decimator_buffer/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@12.207ns period=24.414ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.158ns  (logic 1.574ns (19.296%)  route 6.584ns (80.704%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.143ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A15                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    A15                  IBUF (Prop_ibuf_I_O)         1.531     1.531 f  rstn_IBUF_inst/O
                         net (fo=67, routed)          4.189     5.720    registers/spi_receiver/rstn_IBUF
    SLICE_X46Y73         LUT1 (Prop_lut1_I0_O)        0.043     5.763 r  registers/spi_receiver/busy_edge[1]_i_1/O
                         net (fo=321, routed)         2.396     8.158    decimator_buffer/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/srst
    SLICE_X55Y57         FDRE                                         r  decimator_buffer/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R3                   IBUF (Prop_ibuf_I_O)         0.480     0.480 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.439     1.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=650, routed)         1.141     3.143    decimator_buffer/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X55Y57         FDRE                                         r  decimator_buffer/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_reg[0]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            decimator_buffer/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@12.207ns period=24.414ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.158ns  (logic 1.574ns (19.296%)  route 6.584ns (80.704%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.143ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A15                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    A15                  IBUF (Prop_ibuf_I_O)         1.531     1.531 f  rstn_IBUF_inst/O
                         net (fo=67, routed)          4.189     5.720    registers/spi_receiver/rstn_IBUF
    SLICE_X46Y73         LUT1 (Prop_lut1_I0_O)        0.043     5.763 r  registers/spi_receiver/busy_edge[1]_i_1/O
                         net (fo=321, routed)         2.396     8.158    decimator_buffer/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/srst
    SLICE_X55Y57         FDSE                                         r  decimator_buffer/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R3                   IBUF (Prop_ibuf_I_O)         0.480     0.480 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.439     1.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=650, routed)         1.141     3.143    decimator_buffer/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X55Y57         FDSE                                         r  decimator_buffer/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_reg[1]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            decimator_buffer/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@12.207ns period=24.414ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.158ns  (logic 1.574ns (19.296%)  route 6.584ns (80.704%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.143ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A15                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    A15                  IBUF (Prop_ibuf_I_O)         1.531     1.531 f  rstn_IBUF_inst/O
                         net (fo=67, routed)          4.189     5.720    registers/spi_receiver/rstn_IBUF
    SLICE_X46Y73         LUT1 (Prop_lut1_I0_O)        0.043     5.763 r  registers/spi_receiver/busy_edge[1]_i_1/O
                         net (fo=321, routed)         2.396     8.158    decimator_buffer/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/srst
    SLICE_X55Y57         FDRE                                         r  decimator_buffer/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R3                   IBUF (Prop_ibuf_I_O)         0.480     0.480 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.439     1.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=650, routed)         1.141     3.143    decimator_buffer/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X55Y57         FDRE                                         r  decimator_buffer/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_reg[2]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            decimator_buffer/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@12.207ns period=24.414ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.158ns  (logic 1.574ns (19.296%)  route 6.584ns (80.704%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.143ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A15                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    A15                  IBUF (Prop_ibuf_I_O)         1.531     1.531 f  rstn_IBUF_inst/O
                         net (fo=67, routed)          4.189     5.720    registers/spi_receiver/rstn_IBUF
    SLICE_X46Y73         LUT1 (Prop_lut1_I0_O)        0.043     5.763 r  registers/spi_receiver/busy_edge[1]_i_1/O
                         net (fo=321, routed)         2.396     8.158    decimator_buffer/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/srst
    SLICE_X55Y57         FDRE                                         r  decimator_buffer/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R3                   IBUF (Prop_ibuf_I_O)         0.480     0.480 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.439     1.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=650, routed)         1.141     3.143    decimator_buffer/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X55Y57         FDRE                                         r  decimator_buffer/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_reg[3]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            decimator_buffer/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@12.207ns period=24.414ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.110ns  (logic 1.574ns (19.412%)  route 6.535ns (80.588%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.139ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A15                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    A15                  IBUF (Prop_ibuf_I_O)         1.531     1.531 f  rstn_IBUF_inst/O
                         net (fo=67, routed)          4.189     5.720    registers/spi_receiver/rstn_IBUF
    SLICE_X46Y73         LUT1 (Prop_lut1_I0_O)        0.043     5.763 r  registers/spi_receiver/busy_edge[1]_i_1/O
                         net (fo=321, routed)         2.347     8.110    decimator_buffer/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/srst
    SLICE_X54Y64         FDRE                                         r  decimator_buffer/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R3                   IBUF (Prop_ibuf_I_O)         0.480     0.480 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.439     1.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=650, routed)         1.137     3.139    decimator_buffer/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X54Y64         FDRE                                         r  decimator_buffer/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[11]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            dds1/triangle/phase_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@12.207ns period=24.414ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.079ns  (logic 2.376ns (29.413%)  route 5.703ns (70.587%))
  Logic Levels:           9  (CARRY4=6 IBUF=1 LUT2=2)
  Clock Path Skew:        3.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.089ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A15                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    A15                  IBUF (Prop_ibuf_I_O)         1.531     1.531 r  rstn_IBUF_inst/O
                         net (fo=67, routed)          3.827     5.358    dds1/sine/rstn_IBUF
    SLICE_X44Y66         LUT2 (Prop_lut2_I0_O)        0.043     5.401 r  dds1/sine/phase[0]_i_3__0/O
                         net (fo=96, routed)          1.501     6.902    registers/phase_reg_0_sn_1
    SLICE_X22Y67         LUT2 (Prop_lut2_I1_O)        0.047     6.949 r  registers/phase[8]_i_5__0/O
                         net (fo=2, routed)           0.375     7.324    registers/phase[8]_i_5__0_n_0
    SLICE_X20Y67         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.374     7.698 r  registers/phase_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.698    registers/phase_reg[8]_i_1__0_n_0
    SLICE_X20Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.752 r  registers/phase_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.752    registers/phase_reg[12]_i_1__0_n_0
    SLICE_X20Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.806 r  registers/phase_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.806    registers/phase_reg[16]_i_1__0_n_0
    SLICE_X20Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.860 r  registers/phase_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.860    registers/phase_reg[20]_i_1__0_n_0
    SLICE_X20Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.914 r  registers/phase_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.914    registers/phase_reg[24]_i_1__0_n_0
    SLICE_X20Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     8.079 r  registers/phase_reg[28]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     8.079    dds1/triangle/phase_reg[31]_0[1]
    SLICE_X20Y72         FDRE                                         r  dds1/triangle/phase_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R3                   IBUF (Prop_ibuf_I_O)         0.480     0.480 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.439     1.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=650, routed)         1.087     3.089    dds1/triangle/clk_IBUF_BUFG
    SLICE_X20Y72         FDRE                                         r  dds1/triangle/phase_reg[29]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            decimator_buffer/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@12.207ns period=24.414ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.077ns  (logic 1.574ns (19.490%)  route 6.503ns (80.510%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.142ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A15                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    A15                  IBUF (Prop_ibuf_I_O)         1.531     1.531 f  rstn_IBUF_inst/O
                         net (fo=67, routed)          4.189     5.720    registers/spi_receiver/rstn_IBUF
    SLICE_X46Y73         LUT1 (Prop_lut1_I0_O)        0.043     5.763 r  registers/spi_receiver/busy_edge[1]_i_1/O
                         net (fo=321, routed)         2.314     8.077    decimator_buffer/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/srst
    SLICE_X55Y58         FDRE                                         r  decimator_buffer/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R3                   IBUF (Prop_ibuf_I_O)         0.480     0.480 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.439     1.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=650, routed)         1.140     3.142    decimator_buffer/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X55Y58         FDRE                                         r  decimator_buffer/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_reg[4]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            decimator_buffer/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@12.207ns period=24.414ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.077ns  (logic 1.574ns (19.490%)  route 6.503ns (80.510%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.142ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A15                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    A15                  IBUF (Prop_ibuf_I_O)         1.531     1.531 f  rstn_IBUF_inst/O
                         net (fo=67, routed)          4.189     5.720    registers/spi_receiver/rstn_IBUF
    SLICE_X46Y73         LUT1 (Prop_lut1_I0_O)        0.043     5.763 r  registers/spi_receiver/busy_edge[1]_i_1/O
                         net (fo=321, routed)         2.314     8.077    decimator_buffer/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/srst
    SLICE_X55Y58         FDRE                                         r  decimator_buffer/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R3                   IBUF (Prop_ibuf_I_O)         0.480     0.480 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.439     1.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=650, routed)         1.140     3.142    decimator_buffer/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X55Y58         FDRE                                         r  decimator_buffer/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_reg[5]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            decimator_buffer/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@12.207ns period=24.414ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.077ns  (logic 1.574ns (19.490%)  route 6.503ns (80.510%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.142ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A15                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    A15                  IBUF (Prop_ibuf_I_O)         1.531     1.531 f  rstn_IBUF_inst/O
                         net (fo=67, routed)          4.189     5.720    registers/spi_receiver/rstn_IBUF
    SLICE_X46Y73         LUT1 (Prop_lut1_I0_O)        0.043     5.763 r  registers/spi_receiver/busy_edge[1]_i_1/O
                         net (fo=321, routed)         2.314     8.077    decimator_buffer/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/srst
    SLICE_X55Y58         FDRE                                         r  decimator_buffer/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R3                   IBUF (Prop_ibuf_I_O)         0.480     0.480 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.439     1.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=650, routed)         1.140     3.142    decimator_buffer/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X55Y58         FDRE                                         r  decimator_buffer/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_reg[6]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            decimator_buffer/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@12.207ns period=24.414ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.077ns  (logic 1.574ns (19.490%)  route 6.503ns (80.510%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.142ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A15                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    A15                  IBUF (Prop_ibuf_I_O)         1.531     1.531 f  rstn_IBUF_inst/O
                         net (fo=67, routed)          4.189     5.720    registers/spi_receiver/rstn_IBUF
    SLICE_X46Y73         LUT1 (Prop_lut1_I0_O)        0.043     5.763 r  registers/spi_receiver/busy_edge[1]_i_1/O
                         net (fo=321, routed)         2.314     8.077    decimator_buffer/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/srst
    SLICE_X55Y58         FDRE                                         r  decimator_buffer/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R3                   IBUF (Prop_ibuf_I_O)         0.480     0.480 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.439     1.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=650, routed)         1.140     3.142    decimator_buffer/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X55Y58         FDRE                                         r  decimator_buffer/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_reg[7]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            dds1/sine/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@12.207ns period=24.414ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.573ns  (logic 0.456ns (28.995%)  route 1.117ns (71.005%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.786ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A15                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    A15                  IBUF (Prop_ibuf_I_O)         0.456     0.456 r  rstn_IBUF_inst/O
                         net (fo=67, routed)          1.117     1.573    dds1/sine/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/ena
    RAMB36_X0Y15         RAMB36E1                                     r  dds1/sine/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R3                   IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.728     0.987    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.017 r  clk_IBUF_BUFG_inst/O
                         net (fo=650, routed)         0.769     1.786    dds1/sine/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y15         RAMB36E1                                     r  dds1/sine/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            dds1/sine/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@12.207ns period=24.414ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.633ns  (logic 0.456ns (27.927%)  route 1.177ns (72.073%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.786ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A15                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    A15                  IBUF (Prop_ibuf_I_O)         0.456     0.456 r  rstn_IBUF_inst/O
                         net (fo=67, routed)          1.177     1.633    dds1/sine/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/ena
    RAMB36_X0Y15         RAMB36E1                                     r  dds1/sine/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R3                   IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.728     0.987    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.017 r  clk_IBUF_BUFG_inst/O
                         net (fo=650, routed)         0.769     1.786    dds1/sine/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y15         RAMB36E1                                     r  dds1/sine/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            dds1/sine/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@12.207ns period=24.414ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.653ns  (logic 0.456ns (27.580%)  route 1.197ns (72.420%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.783ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.783ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A15                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    A15                  IBUF (Prop_ibuf_I_O)         0.456     0.456 r  rstn_IBUF_inst/O
                         net (fo=67, routed)          1.197     1.653    dds1/sine/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/ena
    RAMB36_X0Y14         RAMB36E1                                     r  dds1/sine/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R3                   IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.728     0.987    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.017 r  clk_IBUF_BUFG_inst/O
                         net (fo=650, routed)         0.766     1.783    dds1/sine/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X0Y14         RAMB36E1                                     r  dds1/sine/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            dds1/sine/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@12.207ns period=24.414ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.805ns  (logic 0.456ns (25.258%)  route 1.349ns (74.742%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.789ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.789ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A15                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    A15                  IBUF (Prop_ibuf_I_O)         0.456     0.456 r  rstn_IBUF_inst/O
                         net (fo=67, routed)          1.349     1.805    dds1/sine/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/ena
    RAMB36_X0Y13         RAMB36E1                                     r  dds1/sine/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R3                   IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.728     0.987    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.017 r  clk_IBUF_BUFG_inst/O
                         net (fo=650, routed)         0.772     1.789    dds1/sine/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X0Y13         RAMB36E1                                     r  dds1/sine/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 conf_spi_clk
                            (input port)
  Destination:            registers/spi_receiver/internal_spi_clk_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@12.207ns period=24.414ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.824ns  (logic 0.472ns (25.904%)  route 1.351ns (74.096%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.739ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.739ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  conf_spi_clk (IN)
                         net (fo=0)                   0.000     0.000    conf_spi_clk
    B18                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  conf_spi_clk_IBUF_inst/O
                         net (fo=2, routed)           1.351     1.824    registers/spi_receiver/internal_spi_clk_reg[0]_0[0]
    SLICE_X39Y74         FDRE                                         r  registers/spi_receiver/internal_spi_clk_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R3                   IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.728     0.987    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.017 r  clk_IBUF_BUFG_inst/O
                         net (fo=650, routed)         0.722     1.739    registers/spi_receiver/clk_IBUF_BUFG
    SLICE_X39Y74         FDRE                                         r  registers/spi_receiver/internal_spi_clk_reg[0]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            dds1/sine/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@12.207ns period=24.414ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.865ns  (logic 0.456ns (24.444%)  route 1.409ns (75.556%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.789ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.789ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A15                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    A15                  IBUF (Prop_ibuf_I_O)         0.456     0.456 r  rstn_IBUF_inst/O
                         net (fo=67, routed)          1.409     1.865    dds1/sine/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/ena
    RAMB36_X0Y13         RAMB36E1                                     r  dds1/sine/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R3                   IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.728     0.987    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.017 r  clk_IBUF_BUFG_inst/O
                         net (fo=650, routed)         0.772     1.789    dds1/sine/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X0Y13         RAMB36E1                                     r  dds1/sine/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            dds1/enable_sin_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@12.207ns period=24.414ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.908ns  (logic 0.484ns (25.367%)  route 1.424ns (74.633%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.756ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.756ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A15                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    A15                  IBUF (Prop_ibuf_I_O)         0.456     0.456 r  rstn_IBUF_inst/O
                         net (fo=67, routed)          1.424     1.880    registers/rstn_IBUF
    SLICE_X18Y70         LUT5 (Prop_lut5_I4_O)        0.028     1.908 r  registers/enable_sin_i_1/O
                         net (fo=1, routed)           0.000     1.908    dds1/enable_sin_reg_1
    SLICE_X18Y70         FDRE                                         r  dds1/enable_sin_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R3                   IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.728     0.987    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.017 r  clk_IBUF_BUFG_inst/O
                         net (fo=650, routed)         0.739     1.756    dds1/clk_IBUF_BUFG
    SLICE_X18Y70         FDRE                                         r  dds1/enable_sin_reg/C

Slack:                    inf
  Source:                 conf_spi_clk
                            (input port)
  Destination:            registers/spi_receiver/internal_spi_clk_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@12.207ns period=24.414ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.950ns  (logic 0.500ns (25.664%)  route 1.449ns (74.336%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.739ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.739ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  conf_spi_clk (IN)
                         net (fo=0)                   0.000     0.000    conf_spi_clk
    B18                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  conf_spi_clk_IBUF_inst/O
                         net (fo=2, routed)           1.344     1.816    registers/spi_receiver/internal_spi_clk_reg[0]_0[0]
    SLICE_X39Y74         LUT4 (Prop_lut4_I0_O)        0.028     1.844 r  registers/spi_receiver/internal_spi_clk[1]_i_1/O
                         net (fo=1, routed)           0.105     1.950    registers/spi_receiver/internal_spi_clk[1]_i_1_n_0
    SLICE_X39Y74         FDRE                                         r  registers/spi_receiver/internal_spi_clk_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R3                   IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.728     0.987    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.017 r  clk_IBUF_BUFG_inst/O
                         net (fo=650, routed)         0.722     1.739    registers/spi_receiver/clk_IBUF_BUFG
    SLICE_X39Y74         FDRE                                         r  registers/spi_receiver/internal_spi_clk_reg[1]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            dds1/enable_triangle_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@12.207ns period=24.414ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.966ns  (logic 0.484ns (24.619%)  route 1.482ns (75.381%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.756ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.756ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A15                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    A15                  IBUF (Prop_ibuf_I_O)         0.456     0.456 r  rstn_IBUF_inst/O
                         net (fo=67, routed)          1.482     1.938    registers/rstn_IBUF
    SLICE_X18Y70         LUT6 (Prop_lut6_I5_O)        0.028     1.966 r  registers/enable_triangle_i_1/O
                         net (fo=1, routed)           0.000     1.966    dds1/enable_triangle_reg_0
    SLICE_X18Y70         FDRE                                         r  dds1/enable_triangle_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R3                   IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.728     0.987    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.017 r  clk_IBUF_BUFG_inst/O
                         net (fo=650, routed)         0.739     1.756    dds1/clk_IBUF_BUFG
    SLICE_X18Y70         FDRE                                         r  dds1/enable_triangle_reg/C

Slack:                    inf
  Source:                 conf_cs
                            (input port)
  Destination:            registers/spi_receiver/data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@12.207ns period=24.414ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.024ns  (logic 0.481ns (23.737%)  route 1.544ns (76.263%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.740ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.740ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B15                                               0.000     0.000 r  conf_cs (IN)
                         net (fo=0)                   0.000     0.000    conf_cs
    B15                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  conf_cs_IBUF_inst/O
                         net (fo=9, routed)           1.544     1.996    registers/spi_receiver/conf_cs_IBUF
    SLICE_X38Y73         LUT6 (Prop_lut6_I3_O)        0.028     2.024 r  registers/spi_receiver/data[0]_i_1/O
                         net (fo=1, routed)           0.000     2.024    registers/spi_receiver/data[0]_i_1_n_0
    SLICE_X38Y73         FDRE                                         r  registers/spi_receiver/data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R3                   IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.728     0.987    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.017 r  clk_IBUF_BUFG_inst/O
                         net (fo=650, routed)         0.723     1.740    registers/spi_receiver/clk_IBUF_BUFG
    SLICE_X38Y73         FDRE                                         r  registers/spi_receiver/data_reg[0]/C





