/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [19:0] _01_;
  wire [19:0] _02_;
  wire [24:0] _03_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [10:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [19:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [5:0] celloutsig_0_18z;
  wire [4:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [2:0] celloutsig_0_20z;
  wire [5:0] celloutsig_0_21z;
  wire [2:0] celloutsig_0_22z;
  wire [6:0] celloutsig_0_23z;
  wire [14:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_27z;
  wire [2:0] celloutsig_0_28z;
  wire [2:0] celloutsig_0_29z;
  wire [13:0] celloutsig_0_30z;
  wire [4:0] celloutsig_0_31z;
  wire [2:0] celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_37z;
  wire [7:0] celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_41z;
  wire [11:0] celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire celloutsig_0_52z;
  wire celloutsig_0_53z;
  wire [6:0] celloutsig_0_57z;
  wire [9:0] celloutsig_0_58z;
  wire celloutsig_0_5z;
  wire [6:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [3:0] celloutsig_0_9z;
  wire [3:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [9:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [2:0] celloutsig_1_16z;
  wire [5:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [11:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [7:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [13:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [21:0] celloutsig_1_8z;
  wire [2:0] celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_40z = ~(celloutsig_0_17z & celloutsig_0_28z[0]);
  assign celloutsig_1_2z = ~(celloutsig_1_1z[7] & celloutsig_1_0z[0]);
  assign celloutsig_1_7z = ~(celloutsig_1_6z[13] & celloutsig_1_5z);
  assign celloutsig_1_10z = ~(celloutsig_1_6z[12] & celloutsig_1_2z);
  assign celloutsig_0_11z = ~(celloutsig_0_7z[4] & in_data[4]);
  assign celloutsig_0_37z = ~(celloutsig_0_21z[3] | celloutsig_0_25z);
  assign celloutsig_1_11z = ~(celloutsig_1_5z | celloutsig_1_0z[1]);
  assign celloutsig_0_16z = ~(_00_ | in_data[55]);
  assign celloutsig_0_13z = celloutsig_0_11z | ~(celloutsig_0_12z[5]);
  assign celloutsig_0_14z = celloutsig_0_3z | ~(celloutsig_0_10z);
  assign celloutsig_1_9z = celloutsig_1_1z[7:5] + celloutsig_1_8z[20:18];
  assign celloutsig_0_15z = { _01_[19:17], _00_, _01_[15:1], celloutsig_0_13z } + { in_data[0], _02_[18:11], celloutsig_0_12z };
  assign celloutsig_0_19z = { celloutsig_0_4z[2], celloutsig_0_8z, celloutsig_0_11z, celloutsig_0_5z, celloutsig_0_1z } + celloutsig_0_4z[5:1];
  assign celloutsig_0_22z = _01_[5:3] + { celloutsig_0_7z[4:3], celloutsig_0_11z };
  reg [7:0] _18_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _18_ <= 8'h00;
    else _18_ <= { celloutsig_0_4z[6:1], celloutsig_0_5z, celloutsig_0_1z };
  assign _02_[18:11] = _18_;
  reg [24:0] _19_;
  always_ff @(posedge clkin_data[32], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _19_ <= 25'h0000000;
    else _19_ <= { in_data[80:57], celloutsig_0_0z };
  assign { _03_[24:23], _01_[19:17], _00_, _01_[15:1], _03_[3:0] } = _19_;
  assign celloutsig_0_9z = celloutsig_0_7z[5:2] & { _02_[11], celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_8z };
  assign celloutsig_0_50z = in_data[40:35] == in_data[63:58];
  assign celloutsig_0_5z = celloutsig_0_4z[7:5] == in_data[3:1];
  assign celloutsig_1_19z = { in_data[108:104], celloutsig_1_10z, celloutsig_1_9z, celloutsig_1_18z } == { in_data[132:125], celloutsig_1_11z, celloutsig_1_16z, celloutsig_1_9z };
  assign celloutsig_0_27z = in_data[55:50] == celloutsig_0_18z;
  assign celloutsig_0_10z = { celloutsig_0_9z[2], celloutsig_0_8z, celloutsig_0_1z } === { in_data[34], celloutsig_0_5z, celloutsig_0_3z };
  assign celloutsig_0_53z = { celloutsig_0_23z, celloutsig_0_41z, celloutsig_0_8z, celloutsig_0_29z, celloutsig_0_39z, celloutsig_0_40z, celloutsig_0_27z, celloutsig_0_34z, celloutsig_0_37z, celloutsig_0_50z } >= { celloutsig_0_4z[11:1], celloutsig_0_30z };
  assign celloutsig_0_17z = { celloutsig_0_4z[8:6], celloutsig_0_16z } && { _02_[17], celloutsig_0_16z, celloutsig_0_8z, celloutsig_0_5z };
  assign celloutsig_0_0z = in_data[40:34] || in_data[36:30];
  assign celloutsig_0_34z = { celloutsig_0_15z[15:4], celloutsig_0_21z, celloutsig_0_17z, celloutsig_0_33z } || { celloutsig_0_24z[12:3], celloutsig_0_0z, celloutsig_0_18z, celloutsig_0_19z };
  assign celloutsig_0_1z = { in_data[20:19], celloutsig_0_0z } || in_data[51:49];
  assign celloutsig_0_25z = _01_[9:6] || in_data[10:7];
  assign celloutsig_0_52z = celloutsig_0_37z & ~(celloutsig_0_15z[15]);
  assign celloutsig_0_8z = celloutsig_0_4z[4] & ~(celloutsig_0_4z[3]);
  assign celloutsig_0_18z = { celloutsig_0_13z, celloutsig_0_0z, celloutsig_0_9z } % { 1'h1, _01_[18:17], _00_, _01_[15:14] };
  assign celloutsig_0_24z = { in_data[57:45], celloutsig_0_8z, celloutsig_0_13z } % { 1'h1, in_data[60:59], celloutsig_0_9z, celloutsig_0_10z, celloutsig_0_19z, celloutsig_0_11z, in_data[0] };
  assign celloutsig_0_58z = { celloutsig_0_15z[19:16], celloutsig_0_1z, celloutsig_0_28z, celloutsig_0_53z, celloutsig_0_37z } * { in_data[20:12], celloutsig_0_52z };
  assign celloutsig_1_1z = in_data[129:118] * in_data[135:124];
  assign celloutsig_1_8z = { celloutsig_1_1z[9:1], celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_0z } * { in_data[147:130], celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_4z };
  assign celloutsig_0_57z = celloutsig_0_8z ? { celloutsig_0_39z[0], celloutsig_0_21z } : { in_data[73:68], celloutsig_0_16z };
  assign celloutsig_1_12z = celloutsig_1_10z ? celloutsig_1_1z[10:1] : celloutsig_1_8z[11:2];
  assign celloutsig_1_16z = celloutsig_1_4z ? celloutsig_1_12z[3:1] : { celloutsig_1_0z[2:1], celloutsig_1_2z };
  assign celloutsig_1_18z = celloutsig_1_5z ? { celloutsig_1_8z[12], celloutsig_1_13z, celloutsig_1_0z } : celloutsig_1_8z[15:10];
  assign celloutsig_0_12z = celloutsig_0_9z[1] ? { _03_[24:23], _01_[19:17], _00_, _01_[15:11] } : { _01_[14], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_0z };
  assign celloutsig_0_30z = celloutsig_0_5z ? { celloutsig_0_24z[11:10], celloutsig_0_10z, celloutsig_0_21z, celloutsig_0_28z, celloutsig_0_10z, celloutsig_0_17z } : celloutsig_0_15z[13:0];
  assign celloutsig_0_41z = ~^ { celloutsig_0_10z, celloutsig_0_39z, celloutsig_0_23z, celloutsig_0_22z, celloutsig_0_5z };
  assign celloutsig_1_5z = ~^ in_data[159:151];
  assign celloutsig_1_6z = { in_data[178:170], celloutsig_1_2z, celloutsig_1_0z } >> { in_data[178], celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_7z = celloutsig_0_4z[8:2] >> { _01_[11:6], celloutsig_0_5z };
  assign celloutsig_0_33z = { celloutsig_0_15z[3], celloutsig_0_11z, celloutsig_0_14z } <<< in_data[75:73];
  assign celloutsig_1_0z = in_data[117:114] <<< in_data[181:178];
  assign celloutsig_1_3z = celloutsig_1_1z[10:3] <<< { in_data[119:116], celloutsig_1_0z };
  assign celloutsig_0_20z = { _01_[17], _00_, celloutsig_0_1z } <<< { _02_[15:14], celloutsig_0_10z };
  assign celloutsig_0_39z = { _02_[17:13], celloutsig_0_29z } >>> { celloutsig_0_31z[4:2], celloutsig_0_28z, celloutsig_0_16z, celloutsig_0_37z };
  assign celloutsig_0_28z = celloutsig_0_19z[2:0] >>> celloutsig_0_18z[2:0];
  assign celloutsig_0_4z = { _00_, _01_[15:6], celloutsig_0_1z } - { in_data[22:14], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_31z = { _01_[2:1], celloutsig_0_28z } ~^ celloutsig_0_21z[5:1];
  assign celloutsig_0_21z = _02_[18:13] ~^ celloutsig_0_7z[6:1];
  assign celloutsig_0_23z = { _01_[13:8], celloutsig_0_0z } ~^ { celloutsig_0_18z[5:4], celloutsig_0_22z, celloutsig_0_13z, celloutsig_0_11z };
  assign celloutsig_0_29z = { _03_[23], _01_[19:18] } ~^ celloutsig_0_20z;
  assign celloutsig_0_3z = ~((celloutsig_0_1z & celloutsig_0_1z) | _01_[18]);
  assign celloutsig_1_4z = ~((celloutsig_1_3z[1] & celloutsig_1_1z[7]) | in_data[188]);
  assign celloutsig_1_13z = ~((celloutsig_1_12z[7] & celloutsig_1_6z[12]) | celloutsig_1_9z[1]);
  assign { _01_[16], _01_[0] } = { _00_, celloutsig_0_13z };
  assign { _02_[19], _02_[10:0] } = { in_data[0], celloutsig_0_12z };
  assign _03_[22:4] = { _01_[19:17], _00_, _01_[15:1] };
  assign { out_data[133:128], out_data[96], out_data[38:32], out_data[9:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_57z, celloutsig_0_58z };
endmodule
