LIBRARY IEEE;
USE ieee.std_logic_1164.all;

-------------------------------------------------------------------------------------------------------------------

ENTITY priority_encoder IS

	PORT(		x			: 	IN 	STD_LOGIC_VECTOR(7 DOWNTO 0);
			y			: 	OUT 	STD_LOGIC_VECTOR(3 DOWNTO 0)
			);

END ENTITY;
--------------------------------------------------------------------------------------------------------------------
ARCHITECTURE functional OF priority_encoder IS
	SIGNAL lt10	:	STD_LOGIC;
--------------------------------------------------------------------------------------------------------------------
BEGIN


   lt10 <= '1' WHEN x<"00001010" else --bandera que determina si el resultado recibido inicialmente es menor a 10
	   '0';
	---------------------------------------------
	y	<=	"1000" WHEN x(0)='1' ELSE --las decenas es 8 si lt="00000001"
			"0111" WHEN x(1)='1' ELSE --las decenas es 7 si lt="0000001x"
			"0110" WHEN x(2)='1' ELSE --las decenas es 6 si lt="000001xx"
			"0101" WHEN x(3)='1' ELSE --las decenas es 5 si lt="00001xxx"
			"0100" WHEN x(4)='1' ELSE --las decenas es 4 si lt="0001xxxx"
			"0011" WHEN x(5)='1' ELSE --las decenas es 3 si lt="001xxxxx"
			"0010" WHEN x(6)='1' ELSE --las decenas es 2 si lt="01xxxxxx"
			"0001" WHEN x(7)='1' AND lt10='0' ELSE --las decenas es 1 si lt="1xxxxxxx"
			"0000"; --si el nÃºmero recibido inicialmente es menor a 10
	---------------------------------------------		
		
END ARCHITECTURE;
