This directory contains an rtl folder made up of the SystemVerilog Implementation of the CV32E40P CORE
Navigate to this directory and look for the decoder source code to check for the secure instructions.
These instructions make use of a bit logic data_cacheable to enable or disable the cache
The OPCODES defined for these instructions can be found in the include folder (pkg file) present in the RTL folder.
