********************************************
*  SURELOG SystemVerilog  Compiler/Linter  *
********************************************

Copyright (c) 2017-2023 Alain Dargelas,
http://www.apache.org/licenses/LICENSE-2.0

VERSION: 1.84
BUILT  : Sep 28 2025
DATE   : 2025-10-03.10:54:13
COMMAND: -sv rtl/top.sv -DYOSYS=1 -DSYNTHESIS=1

[INF:CM0023] Creating log file "/home/vinniny/projects/spec2rtl/slpp_all/surelog.log".
[INF:CP0300] Compilation...
[INF:CP0303] /home/vinniny/projects/spec2rtl/rtl/top.sv:2:1: Compile module "work@top".
[INF:CP0302] Compile class "work@mailbox".
[INF:CP0302] Compile class "work@process".
[INF:CP0302] Compile class "work@semaphore".
[INF:EL0526] Design Elaboration...
[NTE:EL0503] /home/vinniny/projects/spec2rtl/rtl/top.sv:2:1: Top level module "work@top".
[NTE:EL0508] Nb Top level modules: 1.
[NTE:EL0509] Max instance depth: 1.
[NTE:EL0510] Nb instances: 1.
[NTE:EL0511] Nb leaf instances: 0.
[INF:UH0706] Creating UHDM Model...
[INF:UH0707] Elaborating UHDM...
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 5
