    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv.inc
    GET cydevicerv_trm.inc

; I2C_2_bI2C_UDB
I2C_2_bI2C_UDB_Master_ClkGen_u0__16BIT_A0_REG EQU CYREG_B0_UDB04_05_A0
I2C_2_bI2C_UDB_Master_ClkGen_u0__16BIT_A1_REG EQU CYREG_B0_UDB04_05_A1
I2C_2_bI2C_UDB_Master_ClkGen_u0__16BIT_D0_REG EQU CYREG_B0_UDB04_05_D0
I2C_2_bI2C_UDB_Master_ClkGen_u0__16BIT_D1_REG EQU CYREG_B0_UDB04_05_D1
I2C_2_bI2C_UDB_Master_ClkGen_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
I2C_2_bI2C_UDB_Master_ClkGen_u0__16BIT_F0_REG EQU CYREG_B0_UDB04_05_F0
I2C_2_bI2C_UDB_Master_ClkGen_u0__16BIT_F1_REG EQU CYREG_B0_UDB04_05_F1
I2C_2_bI2C_UDB_Master_ClkGen_u0__A0_A1_REG EQU CYREG_B0_UDB04_A0_A1
I2C_2_bI2C_UDB_Master_ClkGen_u0__A0_REG EQU CYREG_B0_UDB04_A0
I2C_2_bI2C_UDB_Master_ClkGen_u0__A1_REG EQU CYREG_B0_UDB04_A1
I2C_2_bI2C_UDB_Master_ClkGen_u0__D0_D1_REG EQU CYREG_B0_UDB04_D0_D1
I2C_2_bI2C_UDB_Master_ClkGen_u0__D0_REG EQU CYREG_B0_UDB04_D0
I2C_2_bI2C_UDB_Master_ClkGen_u0__D1_REG EQU CYREG_B0_UDB04_D1
I2C_2_bI2C_UDB_Master_ClkGen_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
I2C_2_bI2C_UDB_Master_ClkGen_u0__F0_F1_REG EQU CYREG_B0_UDB04_F0_F1
I2C_2_bI2C_UDB_Master_ClkGen_u0__F0_REG EQU CYREG_B0_UDB04_F0
I2C_2_bI2C_UDB_Master_ClkGen_u0__F1_REG EQU CYREG_B0_UDB04_F1
I2C_2_bI2C_UDB_Master_ClkGen_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
I2C_2_bI2C_UDB_Master_ClkGen_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
I2C_2_bI2C_UDB_Shifter_u0__A0_A1_REG EQU CYREG_B0_UDB15_A0_A1
I2C_2_bI2C_UDB_Shifter_u0__A0_REG EQU CYREG_B0_UDB15_A0
I2C_2_bI2C_UDB_Shifter_u0__A1_REG EQU CYREG_B0_UDB15_A1
I2C_2_bI2C_UDB_Shifter_u0__D0_D1_REG EQU CYREG_B0_UDB15_D0_D1
I2C_2_bI2C_UDB_Shifter_u0__D0_REG EQU CYREG_B0_UDB15_D0
I2C_2_bI2C_UDB_Shifter_u0__D1_REG EQU CYREG_B0_UDB15_D1
I2C_2_bI2C_UDB_Shifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
I2C_2_bI2C_UDB_Shifter_u0__F0_F1_REG EQU CYREG_B0_UDB15_F0_F1
I2C_2_bI2C_UDB_Shifter_u0__F0_REG EQU CYREG_B0_UDB15_F0
I2C_2_bI2C_UDB_Shifter_u0__F1_REG EQU CYREG_B0_UDB15_F1
I2C_2_bI2C_UDB_StsReg__0__MASK EQU 0x01
I2C_2_bI2C_UDB_StsReg__0__POS EQU 0
I2C_2_bI2C_UDB_StsReg__1__MASK EQU 0x02
I2C_2_bI2C_UDB_StsReg__1__POS EQU 1
I2C_2_bI2C_UDB_StsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
I2C_2_bI2C_UDB_StsReg__16BIT_STATUS_REG EQU CYREG_B0_UDB04_05_ST
I2C_2_bI2C_UDB_StsReg__2__MASK EQU 0x04
I2C_2_bI2C_UDB_StsReg__2__POS EQU 2
I2C_2_bI2C_UDB_StsReg__3__MASK EQU 0x08
I2C_2_bI2C_UDB_StsReg__3__POS EQU 3
I2C_2_bI2C_UDB_StsReg__4__MASK EQU 0x10
I2C_2_bI2C_UDB_StsReg__4__POS EQU 4
I2C_2_bI2C_UDB_StsReg__5__MASK EQU 0x20
I2C_2_bI2C_UDB_StsReg__5__POS EQU 5
I2C_2_bI2C_UDB_StsReg__MASK EQU 0x3F
I2C_2_bI2C_UDB_StsReg__MASK_REG EQU CYREG_B0_UDB04_MSK
I2C_2_bI2C_UDB_StsReg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
I2C_2_bI2C_UDB_StsReg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
I2C_2_bI2C_UDB_StsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
I2C_2_bI2C_UDB_StsReg__STATUS_CNT_REG EQU CYREG_B0_UDB04_ST_CTL
I2C_2_bI2C_UDB_StsReg__STATUS_CONTROL_REG EQU CYREG_B0_UDB04_ST_CTL
I2C_2_bI2C_UDB_StsReg__STATUS_REG EQU CYREG_B0_UDB04_ST
I2C_2_bI2C_UDB_SyncCtl_CtrlReg__1__MASK EQU 0x02
I2C_2_bI2C_UDB_SyncCtl_CtrlReg__1__POS EQU 1
I2C_2_bI2C_UDB_SyncCtl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
I2C_2_bI2C_UDB_SyncCtl_CtrlReg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB04_05_CTL
I2C_2_bI2C_UDB_SyncCtl_CtrlReg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB04_05_CTL
I2C_2_bI2C_UDB_SyncCtl_CtrlReg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB04_05_CTL
I2C_2_bI2C_UDB_SyncCtl_CtrlReg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB04_05_CTL
I2C_2_bI2C_UDB_SyncCtl_CtrlReg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB04_05_MSK
I2C_2_bI2C_UDB_SyncCtl_CtrlReg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB04_05_MSK
I2C_2_bI2C_UDB_SyncCtl_CtrlReg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB04_05_MSK
I2C_2_bI2C_UDB_SyncCtl_CtrlReg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB04_05_MSK
I2C_2_bI2C_UDB_SyncCtl_CtrlReg__2__MASK EQU 0x04
I2C_2_bI2C_UDB_SyncCtl_CtrlReg__2__POS EQU 2
I2C_2_bI2C_UDB_SyncCtl_CtrlReg__4__MASK EQU 0x10
I2C_2_bI2C_UDB_SyncCtl_CtrlReg__4__POS EQU 4
I2C_2_bI2C_UDB_SyncCtl_CtrlReg__5__MASK EQU 0x20
I2C_2_bI2C_UDB_SyncCtl_CtrlReg__5__POS EQU 5
I2C_2_bI2C_UDB_SyncCtl_CtrlReg__6__MASK EQU 0x40
I2C_2_bI2C_UDB_SyncCtl_CtrlReg__6__POS EQU 6
I2C_2_bI2C_UDB_SyncCtl_CtrlReg__7__MASK EQU 0x80
I2C_2_bI2C_UDB_SyncCtl_CtrlReg__7__POS EQU 7
I2C_2_bI2C_UDB_SyncCtl_CtrlReg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
I2C_2_bI2C_UDB_SyncCtl_CtrlReg__CONTROL_REG EQU CYREG_B0_UDB04_CTL
I2C_2_bI2C_UDB_SyncCtl_CtrlReg__CONTROL_ST_REG EQU CYREG_B0_UDB04_ST_CTL
I2C_2_bI2C_UDB_SyncCtl_CtrlReg__COUNT_REG EQU CYREG_B0_UDB04_CTL
I2C_2_bI2C_UDB_SyncCtl_CtrlReg__COUNT_ST_REG EQU CYREG_B0_UDB04_ST_CTL
I2C_2_bI2C_UDB_SyncCtl_CtrlReg__MASK EQU 0xF6
I2C_2_bI2C_UDB_SyncCtl_CtrlReg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
I2C_2_bI2C_UDB_SyncCtl_CtrlReg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
I2C_2_bI2C_UDB_SyncCtl_CtrlReg__PERIOD_REG EQU CYREG_B0_UDB04_MSK

; I2C_2_I2C_IRQ
I2C_2_I2C_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
I2C_2_I2C_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
I2C_2_I2C_IRQ__INTC_MASK EQU 0x01
I2C_2_I2C_IRQ__INTC_NUMBER EQU 0
I2C_2_I2C_IRQ__INTC_PRIOR_NUM EQU 7
I2C_2_I2C_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
I2C_2_I2C_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
I2C_2_I2C_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; I2C_2_IntClock
I2C_2_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
I2C_2_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
I2C_2_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
I2C_2_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
I2C_2_IntClock__INDEX EQU 0x00
I2C_2_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
I2C_2_IntClock__PM_ACT_MSK EQU 0x01
I2C_2_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
I2C_2_IntClock__PM_STBY_MSK EQU 0x01

; I2C_I2C_FF
I2C_I2C_FF__ADR EQU CYREG_I2C_ADR
I2C_I2C_FF__CFG EQU CYREG_I2C_CFG
I2C_I2C_FF__CLK_DIV1 EQU CYREG_I2C_CLK_DIV1
I2C_I2C_FF__CLK_DIV2 EQU CYREG_I2C_CLK_DIV2
I2C_I2C_FF__CSR EQU CYREG_I2C_CSR
I2C_I2C_FF__D EQU CYREG_I2C_D
I2C_I2C_FF__MCSR EQU CYREG_I2C_MCSR
I2C_I2C_FF__PM_ACT_CFG EQU CYREG_PM_ACT_CFG5
I2C_I2C_FF__PM_ACT_MSK EQU 0x04
I2C_I2C_FF__PM_STBY_CFG EQU CYREG_PM_STBY_CFG5
I2C_I2C_FF__PM_STBY_MSK EQU 0x04
I2C_I2C_FF__TMOUT_CFG0 EQU CYREG_I2C_TMOUT_CFG0
I2C_I2C_FF__TMOUT_CFG1 EQU CYREG_I2C_TMOUT_CFG1
I2C_I2C_FF__TMOUT_CSR EQU CYREG_I2C_TMOUT_CSR
I2C_I2C_FF__TMOUT_SR EQU CYREG_I2C_TMOUT_SR
I2C_I2C_FF__XCFG EQU CYREG_I2C_XCFG

; I2C_I2C_IRQ
I2C_I2C_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
I2C_I2C_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
I2C_I2C_IRQ__INTC_MASK EQU 0x8000
I2C_I2C_IRQ__INTC_NUMBER EQU 15
I2C_I2C_IRQ__INTC_PRIOR_NUM EQU 7
I2C_I2C_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_15
I2C_I2C_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
I2C_I2C_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; PWM_PWMUDB
PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB04_05_CTL
PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB04_05_CTL
PWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB04_05_CTL
PWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB04_05_CTL
PWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB04_05_MSK
PWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB04_05_MSK
PWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB04_05_MSK
PWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB04_05_MSK
PWM_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
PWM_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB04_CTL
PWM_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB04_ST_CTL
PWM_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B1_UDB04_CTL
PWM_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB04_ST_CTL
PWM_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
PWM_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
PWM_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB04_MSK
PWM_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWM_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWM_PWMUDB_genblk8_stsreg__1__MASK EQU 0x02
PWM_PWMUDB_genblk8_stsreg__1__POS EQU 1
PWM_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
PWM_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B1_UDB05_06_ST
PWM_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWM_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWM_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWM_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWM_PWMUDB_genblk8_stsreg__MASK EQU 0x0F
PWM_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B1_UDB05_MSK
PWM_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
PWM_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B1_UDB05_ST
PWM_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB05_06_A0
PWM_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB05_06_A1
PWM_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB05_06_D0
PWM_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB05_06_D1
PWM_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
PWM_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB05_06_F0
PWM_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB05_06_F1
PWM_PWMUDB_sP8_pwmdp_u0__A0_A1_REG EQU CYREG_B1_UDB05_A0_A1
PWM_PWMUDB_sP8_pwmdp_u0__A0_REG EQU CYREG_B1_UDB05_A0
PWM_PWMUDB_sP8_pwmdp_u0__A1_REG EQU CYREG_B1_UDB05_A1
PWM_PWMUDB_sP8_pwmdp_u0__D0_D1_REG EQU CYREG_B1_UDB05_D0_D1
PWM_PWMUDB_sP8_pwmdp_u0__D0_REG EQU CYREG_B1_UDB05_D0
PWM_PWMUDB_sP8_pwmdp_u0__D1_REG EQU CYREG_B1_UDB05_D1
PWM_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
PWM_PWMUDB_sP8_pwmdp_u0__F0_F1_REG EQU CYREG_B1_UDB05_F0_F1
PWM_PWMUDB_sP8_pwmdp_u0__F0_REG EQU CYREG_B1_UDB05_F0
PWM_PWMUDB_sP8_pwmdp_u0__F1_REG EQU CYREG_B1_UDB05_F1

; Echo
Echo__0__INTTYPE EQU CYREG_PICU2_INTTYPE6
Echo__0__MASK EQU 0x40
Echo__0__PC EQU CYREG_PRT2_PC6
Echo__0__PORT EQU 2
Echo__0__SHIFT EQU 6
Echo__AG EQU CYREG_PRT2_AG
Echo__AMUX EQU CYREG_PRT2_AMUX
Echo__BIE EQU CYREG_PRT2_BIE
Echo__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Echo__BYP EQU CYREG_PRT2_BYP
Echo__CTL EQU CYREG_PRT2_CTL
Echo__DM0 EQU CYREG_PRT2_DM0
Echo__DM1 EQU CYREG_PRT2_DM1
Echo__DM2 EQU CYREG_PRT2_DM2
Echo__DR EQU CYREG_PRT2_DR
Echo__INP_DIS EQU CYREG_PRT2_INP_DIS
Echo__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Echo__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Echo__LCD_EN EQU CYREG_PRT2_LCD_EN
Echo__MASK EQU 0x40
Echo__PORT EQU 2
Echo__PRT EQU CYREG_PRT2_PRT
Echo__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Echo__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Echo__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Echo__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Echo__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Echo__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Echo__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Echo__PS EQU CYREG_PRT2_PS
Echo__SHIFT EQU 6
Echo__SLW EQU CYREG_PRT2_SLW

; Rx_1
Rx_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE6
Rx_1__0__MASK EQU 0x40
Rx_1__0__PC EQU CYREG_PRT12_PC6
Rx_1__0__PORT EQU 12
Rx_1__0__SHIFT EQU 6
Rx_1__AG EQU CYREG_PRT12_AG
Rx_1__BIE EQU CYREG_PRT12_BIE
Rx_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Rx_1__BYP EQU CYREG_PRT12_BYP
Rx_1__DM0 EQU CYREG_PRT12_DM0
Rx_1__DM1 EQU CYREG_PRT12_DM1
Rx_1__DM2 EQU CYREG_PRT12_DM2
Rx_1__DR EQU CYREG_PRT12_DR
Rx_1__INP_DIS EQU CYREG_PRT12_INP_DIS
Rx_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Rx_1__MASK EQU 0x40
Rx_1__PORT EQU 12
Rx_1__PRT EQU CYREG_PRT12_PRT
Rx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Rx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Rx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Rx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Rx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Rx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Rx_1__PS EQU CYREG_PRT12_PS
Rx_1__SHIFT EQU 6
Rx_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Rx_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Rx_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Rx_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Rx_1__SLW EQU CYREG_PRT12_SLW

; Tx_1
Tx_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE7
Tx_1__0__MASK EQU 0x80
Tx_1__0__PC EQU CYREG_PRT12_PC7
Tx_1__0__PORT EQU 12
Tx_1__0__SHIFT EQU 7
Tx_1__AG EQU CYREG_PRT12_AG
Tx_1__BIE EQU CYREG_PRT12_BIE
Tx_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Tx_1__BYP EQU CYREG_PRT12_BYP
Tx_1__DM0 EQU CYREG_PRT12_DM0
Tx_1__DM1 EQU CYREG_PRT12_DM1
Tx_1__DM2 EQU CYREG_PRT12_DM2
Tx_1__DR EQU CYREG_PRT12_DR
Tx_1__INP_DIS EQU CYREG_PRT12_INP_DIS
Tx_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Tx_1__MASK EQU 0x80
Tx_1__PORT EQU 12
Tx_1__PRT EQU CYREG_PRT12_PRT
Tx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Tx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Tx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Tx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Tx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Tx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Tx_1__PS EQU CYREG_PRT12_PS
Tx_1__SHIFT EQU 7
Tx_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Tx_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Tx_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Tx_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Tx_1__SLW EQU CYREG_PRT12_SLW

; UART_BUART
UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB08_09_CTL
UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB08_09_CTL
UART_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB08_09_CTL
UART_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB08_09_CTL
UART_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB08_09_MSK
UART_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB08_09_MSK
UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB08_09_MSK
UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB08_09_MSK
UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
UART_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B0_UDB08_CTL
UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB08_ST_CTL
UART_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B0_UDB08_CTL
UART_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B0_UDB08_ST_CTL
UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
UART_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B0_UDB08_MSK
UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB08_09_ST
UART_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B0_UDB08_MSK
UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB08_ST_CTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB08_ST_CTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B0_UDB08_ST
UART_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB11_A0_A1
UART_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B1_UDB11_A0
UART_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B1_UDB11_A1
UART_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB11_D0_D1
UART_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B1_UDB11_D0
UART_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B1_UDB11_D1
UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
UART_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB11_F0_F1
UART_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B1_UDB11_F0
UART_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B1_UDB11_F1
UART_BUART_sRX_RxSts__3__MASK EQU 0x08
UART_BUART_sRX_RxSts__3__POS EQU 3
UART_BUART_sRX_RxSts__4__MASK EQU 0x10
UART_BUART_sRX_RxSts__4__POS EQU 4
UART_BUART_sRX_RxSts__5__MASK EQU 0x20
UART_BUART_sRX_RxSts__5__POS EQU 5
UART_BUART_sRX_RxSts__MASK EQU 0x38
UART_BUART_sRX_RxSts__MASK_REG EQU CYREG_B1_UDB11_MSK
UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
UART_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B1_UDB11_ST
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B1_UDB04_05_A0
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B1_UDB04_05_A1
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B1_UDB04_05_D0
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B1_UDB04_05_D1
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B1_UDB04_05_F0
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B1_UDB04_05_F1
UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B1_UDB04_A0_A1
UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B1_UDB04_A0
UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B1_UDB04_A1
UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B1_UDB04_D0_D1
UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B1_UDB04_D0
UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B1_UDB04_D1
UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B1_UDB04_F0_F1
UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B1_UDB04_F0
UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B1_UDB04_F1
UART_BUART_sTX_sCLOCK_TxBitClkGen__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
UART_BUART_sTX_sCLOCK_TxBitClkGen__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB09_10_A0
UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB09_10_A1
UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB09_10_D0
UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB09_10_D1
UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB09_10_F0
UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB09_10_F1
UART_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB09_A0_A1
UART_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B0_UDB09_A0
UART_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B0_UDB09_A1
UART_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB09_D0_D1
UART_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B0_UDB09_D0
UART_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B0_UDB09_D1
UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
UART_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB09_F0_F1
UART_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B0_UDB09_F0
UART_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B0_UDB09_F1
UART_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_BUART_sTX_TxSts__0__POS EQU 0
UART_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_BUART_sTX_TxSts__1__POS EQU 1
UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
UART_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB09_10_ST
UART_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_BUART_sTX_TxSts__2__POS EQU 2
UART_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_BUART_sTX_TxSts__3__POS EQU 3
UART_BUART_sTX_TxSts__MASK EQU 0x0F
UART_BUART_sTX_TxSts__MASK_REG EQU CYREG_B0_UDB09_MSK
UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
UART_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B0_UDB09_ST

; UART_IntClock
UART_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
UART_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
UART_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
UART_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
UART_IntClock__INDEX EQU 0x02
UART_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
UART_IntClock__PM_ACT_MSK EQU 0x04
UART_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
UART_IntClock__PM_STBY_MSK EQU 0x04

; SCL_1
SCL_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE0
SCL_1__0__MASK EQU 0x01
SCL_1__0__PC EQU CYREG_PRT12_PC0
SCL_1__0__PORT EQU 12
SCL_1__0__SHIFT EQU 0
SCL_1__AG EQU CYREG_PRT12_AG
SCL_1__BIE EQU CYREG_PRT12_BIE
SCL_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
SCL_1__BYP EQU CYREG_PRT12_BYP
SCL_1__DM0 EQU CYREG_PRT12_DM0
SCL_1__DM1 EQU CYREG_PRT12_DM1
SCL_1__DM2 EQU CYREG_PRT12_DM2
SCL_1__DR EQU CYREG_PRT12_DR
SCL_1__INP_DIS EQU CYREG_PRT12_INP_DIS
SCL_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
SCL_1__MASK EQU 0x01
SCL_1__PORT EQU 12
SCL_1__PRT EQU CYREG_PRT12_PRT
SCL_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
SCL_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
SCL_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
SCL_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
SCL_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
SCL_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
SCL_1__PS EQU CYREG_PRT12_PS
SCL_1__SHIFT EQU 0
SCL_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
SCL_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
SCL_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
SCL_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
SCL_1__SLW EQU CYREG_PRT12_SLW

; SCL_2
SCL_2__0__INTTYPE EQU CYREG_PICU1_INTTYPE6
SCL_2__0__MASK EQU 0x40
SCL_2__0__PC EQU CYREG_PRT1_PC6
SCL_2__0__PORT EQU 1
SCL_2__0__SHIFT EQU 6
SCL_2__AG EQU CYREG_PRT1_AG
SCL_2__AMUX EQU CYREG_PRT1_AMUX
SCL_2__BIE EQU CYREG_PRT1_BIE
SCL_2__BIT_MASK EQU CYREG_PRT1_BIT_MASK
SCL_2__BYP EQU CYREG_PRT1_BYP
SCL_2__CTL EQU CYREG_PRT1_CTL
SCL_2__DM0 EQU CYREG_PRT1_DM0
SCL_2__DM1 EQU CYREG_PRT1_DM1
SCL_2__DM2 EQU CYREG_PRT1_DM2
SCL_2__DR EQU CYREG_PRT1_DR
SCL_2__INP_DIS EQU CYREG_PRT1_INP_DIS
SCL_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
SCL_2__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
SCL_2__LCD_EN EQU CYREG_PRT1_LCD_EN
SCL_2__MASK EQU 0x40
SCL_2__PORT EQU 1
SCL_2__PRT EQU CYREG_PRT1_PRT
SCL_2__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
SCL_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
SCL_2__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
SCL_2__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
SCL_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
SCL_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
SCL_2__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
SCL_2__PS EQU CYREG_PRT1_PS
SCL_2__SHIFT EQU 6
SCL_2__SLW EQU CYREG_PRT1_SLW

; SDA_1
SDA_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE1
SDA_1__0__MASK EQU 0x02
SDA_1__0__PC EQU CYREG_PRT12_PC1
SDA_1__0__PORT EQU 12
SDA_1__0__SHIFT EQU 1
SDA_1__AG EQU CYREG_PRT12_AG
SDA_1__BIE EQU CYREG_PRT12_BIE
SDA_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
SDA_1__BYP EQU CYREG_PRT12_BYP
SDA_1__DM0 EQU CYREG_PRT12_DM0
SDA_1__DM1 EQU CYREG_PRT12_DM1
SDA_1__DM2 EQU CYREG_PRT12_DM2
SDA_1__DR EQU CYREG_PRT12_DR
SDA_1__INP_DIS EQU CYREG_PRT12_INP_DIS
SDA_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
SDA_1__MASK EQU 0x02
SDA_1__PORT EQU 12
SDA_1__PRT EQU CYREG_PRT12_PRT
SDA_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
SDA_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
SDA_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
SDA_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
SDA_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
SDA_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
SDA_1__PS EQU CYREG_PRT12_PS
SDA_1__SHIFT EQU 1
SDA_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
SDA_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
SDA_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
SDA_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
SDA_1__SLW EQU CYREG_PRT12_SLW

; SDA_2
SDA_2__0__INTTYPE EQU CYREG_PICU1_INTTYPE5
SDA_2__0__MASK EQU 0x20
SDA_2__0__PC EQU CYREG_PRT1_PC5
SDA_2__0__PORT EQU 1
SDA_2__0__SHIFT EQU 5
SDA_2__AG EQU CYREG_PRT1_AG
SDA_2__AMUX EQU CYREG_PRT1_AMUX
SDA_2__BIE EQU CYREG_PRT1_BIE
SDA_2__BIT_MASK EQU CYREG_PRT1_BIT_MASK
SDA_2__BYP EQU CYREG_PRT1_BYP
SDA_2__CTL EQU CYREG_PRT1_CTL
SDA_2__DM0 EQU CYREG_PRT1_DM0
SDA_2__DM1 EQU CYREG_PRT1_DM1
SDA_2__DM2 EQU CYREG_PRT1_DM2
SDA_2__DR EQU CYREG_PRT1_DR
SDA_2__INP_DIS EQU CYREG_PRT1_INP_DIS
SDA_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
SDA_2__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
SDA_2__LCD_EN EQU CYREG_PRT1_LCD_EN
SDA_2__MASK EQU 0x20
SDA_2__PORT EQU 1
SDA_2__PRT EQU CYREG_PRT1_PRT
SDA_2__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
SDA_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
SDA_2__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
SDA_2__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
SDA_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
SDA_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
SDA_2__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
SDA_2__PS EQU CYREG_PRT1_PS
SDA_2__SHIFT EQU 5
SDA_2__SLW EQU CYREG_PRT1_SLW

; Clock_1
Clock_1__CFG0 EQU CYREG_CLKDIST_DCFG3_CFG0
Clock_1__CFG1 EQU CYREG_CLKDIST_DCFG3_CFG1
Clock_1__CFG2 EQU CYREG_CLKDIST_DCFG3_CFG2
Clock_1__CFG2_SRC_SEL_MASK EQU 0x07
Clock_1__INDEX EQU 0x03
Clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_1__PM_ACT_MSK EQU 0x08
Clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_1__PM_STBY_MSK EQU 0x08

; Trigger
Trigger__0__INTTYPE EQU CYREG_PICU2_INTTYPE5
Trigger__0__MASK EQU 0x20
Trigger__0__PC EQU CYREG_PRT2_PC5
Trigger__0__PORT EQU 2
Trigger__0__SHIFT EQU 5
Trigger__AG EQU CYREG_PRT2_AG
Trigger__AMUX EQU CYREG_PRT2_AMUX
Trigger__BIE EQU CYREG_PRT2_BIE
Trigger__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Trigger__BYP EQU CYREG_PRT2_BYP
Trigger__CTL EQU CYREG_PRT2_CTL
Trigger__DM0 EQU CYREG_PRT2_DM0
Trigger__DM1 EQU CYREG_PRT2_DM1
Trigger__DM2 EQU CYREG_PRT2_DM2
Trigger__DR EQU CYREG_PRT2_DR
Trigger__INP_DIS EQU CYREG_PRT2_INP_DIS
Trigger__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Trigger__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Trigger__LCD_EN EQU CYREG_PRT2_LCD_EN
Trigger__MASK EQU 0x20
Trigger__PORT EQU 2
Trigger__PRT EQU CYREG_PRT2_PRT
Trigger__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Trigger__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Trigger__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Trigger__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Trigger__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Trigger__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Trigger__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Trigger__PS EQU CYREG_PRT2_PS
Trigger__SHIFT EQU 5
Trigger__SLW EQU CYREG_PRT2_SLW

; ultra_isr
ultra_isr__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ultra_isr__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ultra_isr__INTC_MASK EQU 0x02
ultra_isr__INTC_NUMBER EQU 1
ultra_isr__INTC_PRIOR_NUM EQU 7
ultra_isr__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
ultra_isr__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ultra_isr__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; timer_clock
timer_clock__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
timer_clock__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
timer_clock__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
timer_clock__CFG2_SRC_SEL_MASK EQU 0x07
timer_clock__INDEX EQU 0x01
timer_clock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
timer_clock__PM_ACT_MSK EQU 0x02
timer_clock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
timer_clock__PM_STBY_MSK EQU 0x02

; MotorDirLeft
MotorDirLeft__0__INTTYPE EQU CYREG_PICU15_INTTYPE5
MotorDirLeft__0__MASK EQU 0x20
MotorDirLeft__0__PC EQU CYREG_IO_PC_PRT15_PC5
MotorDirLeft__0__PORT EQU 15
MotorDirLeft__0__SHIFT EQU 5
MotorDirLeft__AG EQU CYREG_PRT15_AG
MotorDirLeft__AMUX EQU CYREG_PRT15_AMUX
MotorDirLeft__BIE EQU CYREG_PRT15_BIE
MotorDirLeft__BIT_MASK EQU CYREG_PRT15_BIT_MASK
MotorDirLeft__BYP EQU CYREG_PRT15_BYP
MotorDirLeft__CTL EQU CYREG_PRT15_CTL
MotorDirLeft__DM0 EQU CYREG_PRT15_DM0
MotorDirLeft__DM1 EQU CYREG_PRT15_DM1
MotorDirLeft__DM2 EQU CYREG_PRT15_DM2
MotorDirLeft__DR EQU CYREG_PRT15_DR
MotorDirLeft__INP_DIS EQU CYREG_PRT15_INP_DIS
MotorDirLeft__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
MotorDirLeft__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
MotorDirLeft__LCD_EN EQU CYREG_PRT15_LCD_EN
MotorDirLeft__MASK EQU 0x20
MotorDirLeft__PORT EQU 15
MotorDirLeft__PRT EQU CYREG_PRT15_PRT
MotorDirLeft__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
MotorDirLeft__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
MotorDirLeft__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
MotorDirLeft__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
MotorDirLeft__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
MotorDirLeft__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
MotorDirLeft__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
MotorDirLeft__PS EQU CYREG_PRT15_PS
MotorDirLeft__SHIFT EQU 5
MotorDirLeft__SLW EQU CYREG_PRT15_SLW

; MotorPwmLeft
MotorPwmLeft__0__INTTYPE EQU CYREG_PICU3_INTTYPE5
MotorPwmLeft__0__MASK EQU 0x20
MotorPwmLeft__0__PC EQU CYREG_PRT3_PC5
MotorPwmLeft__0__PORT EQU 3
MotorPwmLeft__0__SHIFT EQU 5
MotorPwmLeft__AG EQU CYREG_PRT3_AG
MotorPwmLeft__AMUX EQU CYREG_PRT3_AMUX
MotorPwmLeft__BIE EQU CYREG_PRT3_BIE
MotorPwmLeft__BIT_MASK EQU CYREG_PRT3_BIT_MASK
MotorPwmLeft__BYP EQU CYREG_PRT3_BYP
MotorPwmLeft__CTL EQU CYREG_PRT3_CTL
MotorPwmLeft__DM0 EQU CYREG_PRT3_DM0
MotorPwmLeft__DM1 EQU CYREG_PRT3_DM1
MotorPwmLeft__DM2 EQU CYREG_PRT3_DM2
MotorPwmLeft__DR EQU CYREG_PRT3_DR
MotorPwmLeft__INP_DIS EQU CYREG_PRT3_INP_DIS
MotorPwmLeft__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
MotorPwmLeft__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
MotorPwmLeft__LCD_EN EQU CYREG_PRT3_LCD_EN
MotorPwmLeft__MASK EQU 0x20
MotorPwmLeft__PORT EQU 3
MotorPwmLeft__PRT EQU CYREG_PRT3_PRT
MotorPwmLeft__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
MotorPwmLeft__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
MotorPwmLeft__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
MotorPwmLeft__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
MotorPwmLeft__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
MotorPwmLeft__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
MotorPwmLeft__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
MotorPwmLeft__PS EQU CYREG_PRT3_PS
MotorPwmLeft__SHIFT EQU 5
MotorPwmLeft__SLW EQU CYREG_PRT3_SLW

; MotorDirRight
MotorDirRight__0__INTTYPE EQU CYREG_PICU0_INTTYPE0
MotorDirRight__0__MASK EQU 0x01
MotorDirRight__0__PC EQU CYREG_PRT0_PC0
MotorDirRight__0__PORT EQU 0
MotorDirRight__0__SHIFT EQU 0
MotorDirRight__AG EQU CYREG_PRT0_AG
MotorDirRight__AMUX EQU CYREG_PRT0_AMUX
MotorDirRight__BIE EQU CYREG_PRT0_BIE
MotorDirRight__BIT_MASK EQU CYREG_PRT0_BIT_MASK
MotorDirRight__BYP EQU CYREG_PRT0_BYP
MotorDirRight__CTL EQU CYREG_PRT0_CTL
MotorDirRight__DM0 EQU CYREG_PRT0_DM0
MotorDirRight__DM1 EQU CYREG_PRT0_DM1
MotorDirRight__DM2 EQU CYREG_PRT0_DM2
MotorDirRight__DR EQU CYREG_PRT0_DR
MotorDirRight__INP_DIS EQU CYREG_PRT0_INP_DIS
MotorDirRight__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
MotorDirRight__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
MotorDirRight__LCD_EN EQU CYREG_PRT0_LCD_EN
MotorDirRight__MASK EQU 0x01
MotorDirRight__PORT EQU 0
MotorDirRight__PRT EQU CYREG_PRT0_PRT
MotorDirRight__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
MotorDirRight__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
MotorDirRight__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
MotorDirRight__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
MotorDirRight__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
MotorDirRight__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
MotorDirRight__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
MotorDirRight__PS EQU CYREG_PRT0_PS
MotorDirRight__SHIFT EQU 0
MotorDirRight__SLW EQU CYREG_PRT0_SLW

; MotorPwmRight
MotorPwmRight__0__INTTYPE EQU CYREG_PICU3_INTTYPE6
MotorPwmRight__0__MASK EQU 0x40
MotorPwmRight__0__PC EQU CYREG_PRT3_PC6
MotorPwmRight__0__PORT EQU 3
MotorPwmRight__0__SHIFT EQU 6
MotorPwmRight__AG EQU CYREG_PRT3_AG
MotorPwmRight__AMUX EQU CYREG_PRT3_AMUX
MotorPwmRight__BIE EQU CYREG_PRT3_BIE
MotorPwmRight__BIT_MASK EQU CYREG_PRT3_BIT_MASK
MotorPwmRight__BYP EQU CYREG_PRT3_BYP
MotorPwmRight__CTL EQU CYREG_PRT3_CTL
MotorPwmRight__DM0 EQU CYREG_PRT3_DM0
MotorPwmRight__DM1 EQU CYREG_PRT3_DM1
MotorPwmRight__DM2 EQU CYREG_PRT3_DM2
MotorPwmRight__DR EQU CYREG_PRT3_DR
MotorPwmRight__INP_DIS EQU CYREG_PRT3_INP_DIS
MotorPwmRight__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
MotorPwmRight__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
MotorPwmRight__LCD_EN EQU CYREG_PRT3_LCD_EN
MotorPwmRight__MASK EQU 0x40
MotorPwmRight__PORT EQU 3
MotorPwmRight__PRT EQU CYREG_PRT3_PRT
MotorPwmRight__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
MotorPwmRight__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
MotorPwmRight__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
MotorPwmRight__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
MotorPwmRight__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
MotorPwmRight__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
MotorPwmRight__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
MotorPwmRight__PS EQU CYREG_PRT3_PS
MotorPwmRight__SHIFT EQU 6
MotorPwmRight__SLW EQU CYREG_PRT3_SLW

; Timer_TimerUDB
Timer_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
Timer_TimerUDB_rstSts_stsreg__0__POS EQU 0
Timer_TimerUDB_rstSts_stsreg__1__MASK EQU 0x02
Timer_TimerUDB_rstSts_stsreg__1__POS EQU 1
Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB14_15_ACTL
Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB14_15_ST
Timer_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
Timer_TimerUDB_rstSts_stsreg__2__POS EQU 2
Timer_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
Timer_TimerUDB_rstSts_stsreg__3__POS EQU 3
Timer_TimerUDB_rstSts_stsreg__MASK EQU 0x0F
Timer_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_B0_UDB14_MSK
Timer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB14_ACTL
Timer_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_B0_UDB14_ST
Timer_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB12_13_A0
Timer_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB12_13_A1
Timer_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB12_13_D0
Timer_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB12_13_D1
Timer_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
Timer_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB12_13_F0
Timer_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB12_13_F1
Timer_TimerUDB_sT16_timerdp_u0__A0_A1_REG EQU CYREG_B0_UDB12_A0_A1
Timer_TimerUDB_sT16_timerdp_u0__A0_REG EQU CYREG_B0_UDB12_A0
Timer_TimerUDB_sT16_timerdp_u0__A1_REG EQU CYREG_B0_UDB12_A1
Timer_TimerUDB_sT16_timerdp_u0__D0_D1_REG EQU CYREG_B0_UDB12_D0_D1
Timer_TimerUDB_sT16_timerdp_u0__D0_REG EQU CYREG_B0_UDB12_D0
Timer_TimerUDB_sT16_timerdp_u0__D1_REG EQU CYREG_B0_UDB12_D1
Timer_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
Timer_TimerUDB_sT16_timerdp_u0__F0_F1_REG EQU CYREG_B0_UDB12_F0_F1
Timer_TimerUDB_sT16_timerdp_u0__F0_REG EQU CYREG_B0_UDB12_F0
Timer_TimerUDB_sT16_timerdp_u0__F1_REG EQU CYREG_B0_UDB12_F1
Timer_TimerUDB_sT16_timerdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB13_14_A0
Timer_TimerUDB_sT16_timerdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB13_14_A1
Timer_TimerUDB_sT16_timerdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB13_14_D0
Timer_TimerUDB_sT16_timerdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB13_14_D1
Timer_TimerUDB_sT16_timerdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
Timer_TimerUDB_sT16_timerdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB13_14_F0
Timer_TimerUDB_sT16_timerdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB13_14_F1
Timer_TimerUDB_sT16_timerdp_u1__A0_A1_REG EQU CYREG_B0_UDB13_A0_A1
Timer_TimerUDB_sT16_timerdp_u1__A0_REG EQU CYREG_B0_UDB13_A0
Timer_TimerUDB_sT16_timerdp_u1__A1_REG EQU CYREG_B0_UDB13_A1
Timer_TimerUDB_sT16_timerdp_u1__D0_D1_REG EQU CYREG_B0_UDB13_D0_D1
Timer_TimerUDB_sT16_timerdp_u1__D0_REG EQU CYREG_B0_UDB13_D0
Timer_TimerUDB_sT16_timerdp_u1__D1_REG EQU CYREG_B0_UDB13_D1
Timer_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
Timer_TimerUDB_sT16_timerdp_u1__F0_F1_REG EQU CYREG_B0_UDB13_F0_F1
Timer_TimerUDB_sT16_timerdp_u1__F0_REG EQU CYREG_B0_UDB13_F0
Timer_TimerUDB_sT16_timerdp_u1__F1_REG EQU CYREG_B0_UDB13_F1

; Miscellaneous
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 19
CYDEV_CHIP_DIE_PSOC4A EQU 11
CYDEV_CHIP_DIE_PSOC5LP EQU 18
CYDEV_CHIP_DIE_TMA4 EQU 2
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 11
CYDEV_CHIP_MEMBER_4C EQU 16
CYDEV_CHIP_MEMBER_4D EQU 7
CYDEV_CHIP_MEMBER_4E EQU 4
CYDEV_CHIP_MEMBER_4F EQU 12
CYDEV_CHIP_MEMBER_4G EQU 2
CYDEV_CHIP_MEMBER_4H EQU 10
CYDEV_CHIP_MEMBER_4I EQU 15
CYDEV_CHIP_MEMBER_4J EQU 8
CYDEV_CHIP_MEMBER_4K EQU 9
CYDEV_CHIP_MEMBER_4L EQU 14
CYDEV_CHIP_MEMBER_4M EQU 13
CYDEV_CHIP_MEMBER_4N EQU 6
CYDEV_CHIP_MEMBER_4O EQU 5
CYDEV_CHIP_MEMBER_4U EQU 3
CYDEV_CHIP_MEMBER_5A EQU 18
CYDEV_CHIP_MEMBER_5B EQU 17
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4C_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x200
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00008003
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
