// Copyright (C) 2017  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Intel and sold by Intel or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition"

// DATE "10/13/2023 02:18:00"

// 
// Device: Altera 5CGXFC7C7F23C8 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module DE1_SoC (
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	HEX4,
	HEX5,
	LEDR,
	V_GPIO);
output 	[6:0] HEX0;
output 	[6:0] HEX1;
output 	[6:0] HEX2;
output 	[6:0] HEX3;
output 	[6:0] HEX4;
output 	[6:0] HEX5;
output 	[9:0] LEDR;
inout 	[35:0] V_GPIO;

// Design Ports Information
// HEX0[0]	=>  Location: PIN_AA18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[1]	=>  Location: PIN_AA17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[2]	=>  Location: PIN_U15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[3]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[4]	=>  Location: PIN_T14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[5]	=>  Location: PIN_AA20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[6]	=>  Location: PIN_V20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[0]	=>  Location: PIN_AB21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[1]	=>  Location: PIN_AB18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[2]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[3]	=>  Location: PIN_P17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[4]	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[5]	=>  Location: PIN_W19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[6]	=>  Location: PIN_AB20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[0]	=>  Location: PIN_R10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[1]	=>  Location: PIN_AB8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[2]	=>  Location: PIN_M8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[3]	=>  Location: PIN_AB10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[4]	=>  Location: PIN_R11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[5]	=>  Location: PIN_AB11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[6]	=>  Location: PIN_K9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[0]	=>  Location: PIN_Y20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[1]	=>  Location: PIN_AA9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[2]	=>  Location: PIN_T9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[3]	=>  Location: PIN_AA22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[4]	=>  Location: PIN_AB22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[5]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[6]	=>  Location: PIN_R9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[0]	=>  Location: PIN_U12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[1]	=>  Location: PIN_R14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[2]	=>  Location: PIN_P19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[3]	=>  Location: PIN_U11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[4]	=>  Location: PIN_U13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[5]	=>  Location: PIN_P9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[6]	=>  Location: PIN_H9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[0]	=>  Location: PIN_Y14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[1]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[2]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[3]	=>  Location: PIN_Y15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[4]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[5]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[6]	=>  Location: PIN_L18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[0]	=>  Location: PIN_Y21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[1]	=>  Location: PIN_N9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[2]	=>  Location: PIN_C18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[3]	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[4]	=>  Location: PIN_U7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[5]	=>  Location: PIN_E20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[6]	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[7]	=>  Location: PIN_B5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[8]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[9]	=>  Location: PIN_N16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// V_GPIO[1]	=>  Location: PIN_D21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// V_GPIO[2]	=>  Location: PIN_J8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// V_GPIO[14]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// V_GPIO[15]	=>  Location: PIN_G21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// V_GPIO[16]	=>  Location: PIN_Y9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// V_GPIO[17]	=>  Location: PIN_N19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// V_GPIO[18]	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// V_GPIO[19]	=>  Location: PIN_R21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// V_GPIO[20]	=>  Location: PIN_AB7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// V_GPIO[21]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// V_GPIO[22]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// V_GPIO[23]	=>  Location: PIN_F12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// V_GPIO[24]	=>  Location: PIN_F7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// V_GPIO[25]	=>  Location: PIN_H6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// V_GPIO[26]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// V_GPIO[27]	=>  Location: PIN_V9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// V_GPIO[28]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// V_GPIO[29]	=>  Location: PIN_U8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// V_GPIO[30]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// V_GPIO[31]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// V_GPIO[32]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// V_GPIO[33]	=>  Location: PIN_AA12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// V_GPIO[34]	=>  Location: PIN_U6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// V_GPIO[35]	=>  Location: PIN_C19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// V_GPIO[0]	=>  Location: PIN_M16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// V_GPIO[3]	=>  Location: PIN_V13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// V_GPIO[4]	=>  Location: PIN_T13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// V_GPIO[5]	=>  Location: PIN_V15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// V_GPIO[6]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// V_GPIO[7]	=>  Location: PIN_V14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// V_GPIO[8]	=>  Location: PIN_T12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// V_GPIO[9]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// V_GPIO[10]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// V_GPIO[11]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// V_GPIO[12]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// V_GPIO[13]	=>  Location: PIN_T10,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \V_GPIO[1]~input_o ;
wire \V_GPIO[2]~input_o ;
wire \V_GPIO[14]~input_o ;
wire \V_GPIO[15]~input_o ;
wire \V_GPIO[16]~input_o ;
wire \V_GPIO[17]~input_o ;
wire \V_GPIO[18]~input_o ;
wire \V_GPIO[19]~input_o ;
wire \V_GPIO[20]~input_o ;
wire \V_GPIO[21]~input_o ;
wire \V_GPIO[22]~input_o ;
wire \V_GPIO[23]~input_o ;
wire \V_GPIO[24]~input_o ;
wire \V_GPIO[25]~input_o ;
wire \V_GPIO[26]~input_o ;
wire \V_GPIO[27]~input_o ;
wire \V_GPIO[28]~input_o ;
wire \V_GPIO[29]~input_o ;
wire \V_GPIO[30]~input_o ;
wire \V_GPIO[31]~input_o ;
wire \V_GPIO[32]~input_o ;
wire \V_GPIO[33]~input_o ;
wire \V_GPIO[34]~input_o ;
wire \V_GPIO[35]~input_o ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \V_GPIO[4]~input_o ;
wire \V_GPIO[0]~input_o ;
wire \V_GPIO[0]~inputCLKENA0_outclk ;
wire \V_GPIO[5]~input_o ;
wire \V_GPIO[8]~input_o ;
wire \ram2|wraddr[0]~feeder_combout ;
wire \V_GPIO[3]~input_o ;
wire \V_GPIO[13]~input_o ;
wire \ram2|rdaddr[1]~0_combout ;
wire \V_GPIO[9]~input_o ;
wire \ram2|wraddr[1]~feeder_combout ;
wire \V_GPIO[10]~input_o ;
wire \ram2|wraddr[2]~feeder_combout ;
wire \V_GPIO[11]~input_o ;
wire \V_GPIO[12]~input_o ;
wire \ram2|wraddr[4]~feeder_combout ;
wire \counter~0_combout ;
wire \ram2|rdaddr[0]~feeder_combout ;
wire \counter~1_combout ;
wire \counter~2_combout ;
wire \ram2|rdaddr[2]~feeder_combout ;
wire \counter~3_combout ;
wire \ram2|rdaddr[3]~feeder_combout ;
wire \counter~5_combout ;
wire \counter~4_combout ;
wire \V_GPIO[6]~input_o ;
wire \V_GPIO[7]~input_o ;
wire \ram1|RAM~218_combout ;
wire \ram1|RAM~220_combout ;
wire \ram1|RAM~6_q ;
wire \ram1|RAM~215_combout ;
wire \ram1|RAM~217_combout ;
wire \ram1|RAM~9_q ;
wire \ram1|RAM~216_combout ;
wire \ram1|RAM~3_q ;
wire \ram1|RAM~0feeder_combout ;
wire \ram1|RAM~219_combout ;
wire \ram1|RAM~0_q ;
wire \ram1|RAM~147_combout ;
wire \ram1|RAM~18feeder_combout ;
wire \ram1|RAM~195_combout ;
wire \ram1|RAM~199_combout ;
wire \ram1|RAM~18_q ;
wire \ram1|RAM~197_combout ;
wire \ram1|RAM~21_q ;
wire \ram1|RAM~196_combout ;
wire \ram1|RAM~15_q ;
wire \ram1|RAM~12feeder_combout ;
wire \ram1|RAM~198_combout ;
wire \ram1|RAM~12_q ;
wire \ram1|RAM~96_combout ;
wire \ram1|RAM~63feeder_combout ;
wire \ram1|RAM~204_combout ;
wire \ram1|RAM~205_combout ;
wire \ram1|RAM~63_q ;
wire \ram1|RAM~66feeder_combout ;
wire \ram1|RAM~208_combout ;
wire \ram1|RAM~66_q ;
wire \ram1|RAM~206_combout ;
wire \ram1|RAM~69_q ;
wire \ram1|RAM~211_combout ;
wire \ram1|RAM~228_combout ;
wire \ram1|RAM~54_q ;
wire \ram1|RAM~226_combout ;
wire \ram1|RAM~57_q ;
wire \ram1|RAM~209_combout ;
wire \ram1|RAM~225_combout ;
wire \ram1|RAM~51_q ;
wire \ram1|RAM~48feeder_combout ;
wire \ram1|RAM~227_combout ;
wire \ram1|RAM~48_q ;
wire \ram1|RAM~155_combout ;
wire \ram1|RAM~60feeder_combout ;
wire \ram1|RAM~207_combout ;
wire \ram1|RAM~60_q ;
wire \ram1|RAM~104_combout ;
wire \ram1|RAM~212_combout ;
wire \ram1|RAM~93_q ;
wire \ram1|RAM~214_combout ;
wire \ram1|RAM~90_q ;
wire \ram1|RAM~87feeder_combout ;
wire \ram1|RAM~210_combout ;
wire \ram1|RAM~87_q ;
wire \ram1|RAM~78feeder_combout ;
wire \ram1|RAM~232_combout ;
wire \ram1|RAM~78_q ;
wire \ram1|RAM~81feeder_combout ;
wire \ram1|RAM~230_combout ;
wire \ram1|RAM~81_q ;
wire \ram1|RAM~75feeder_combout ;
wire \ram1|RAM~229_combout ;
wire \ram1|RAM~75_q ;
wire \ram1|RAM~72feeder_combout ;
wire \ram1|RAM~231_combout ;
wire \ram1|RAM~72_q ;
wire \ram1|RAM~159_combout ;
wire \ram1|RAM~84feeder_combout ;
wire \ram1|RAM~213_combout ;
wire \ram1|RAM~84_q ;
wire \ram1|RAM~108_combout ;
wire \ram1|RAM~45feeder_combout ;
wire \ram1|RAM~201_combout ;
wire \ram1|RAM~45_q ;
wire \ram1|RAM~42feeder_combout ;
wire \ram1|RAM~203_combout ;
wire \ram1|RAM~42_q ;
wire \ram1|RAM~39feeder_combout ;
wire \ram1|RAM~200_combout ;
wire \ram1|RAM~39_q ;
wire \ram1|RAM~224_combout ;
wire \ram1|RAM~30_q ;
wire \ram1|RAM~33feeder_combout ;
wire \ram1|RAM~222_combout ;
wire \ram1|RAM~33_q ;
wire \ram1|RAM~221_combout ;
wire \ram1|RAM~27_q ;
wire \ram1|RAM~223_combout ;
wire \ram1|RAM~24_q ;
wire \ram1|RAM~151_combout ;
wire \ram1|RAM~202_combout ;
wire \ram1|RAM~36_q ;
wire \ram1|RAM~100_combout ;
wire \ram1|RAM~112_combout ;
wire \ram1|dataout~0_combout ;
wire \read[0]~0_combout ;
wire \ram1|RAM~64_q ;
wire \ram1|RAM~67_q ;
wire \ram1|RAM~70_q ;
wire \ram1|RAM~55feeder_combout ;
wire \ram1|RAM~55_q ;
wire \ram1|RAM~58_q ;
wire \ram1|RAM~52_q ;
wire \ram1|RAM~49feeder_combout ;
wire \ram1|RAM~49_q ;
wire \ram1|RAM~187_combout ;
wire \ram1|RAM~61_q ;
wire \ram1|RAM~138_combout ;
wire \ram1|RAM~16_q ;
wire \ram1|RAM~19_q ;
wire \ram1|RAM~22_q ;
wire \ram1|RAM~7_q ;
wire \ram1|RAM~4_q ;
wire \ram1|RAM~10_q ;
wire \ram1|RAM~1feeder_combout ;
wire \ram1|RAM~1_q ;
wire \ram1|RAM~179_combout ;
wire \ram1|RAM~13_q ;
wire \ram1|RAM~130_combout ;
wire \ram1|RAM~88feeder_combout ;
wire \ram1|RAM~88_q ;
wire \ram1|RAM~91feeder_combout ;
wire \ram1|RAM~91_q ;
wire \ram1|RAM~94feeder_combout ;
wire \ram1|RAM~94_q ;
wire \ram1|RAM~79_q ;
wire \ram1|RAM~82_q ;
wire \ram1|RAM~76feeder_combout ;
wire \ram1|RAM~76_q ;
wire \ram1|RAM~73_q ;
wire \ram1|RAM~191_combout ;
wire \ram1|RAM~85feeder_combout ;
wire \ram1|RAM~85_q ;
wire \ram1|RAM~142_combout ;
wire \ram1|RAM~46feeder_combout ;
wire \ram1|RAM~46_q ;
wire \ram1|RAM~40feeder_combout ;
wire \ram1|RAM~40_q ;
wire \ram1|RAM~43feeder_combout ;
wire \ram1|RAM~43_q ;
wire \ram1|RAM~31feeder_combout ;
wire \ram1|RAM~31_q ;
wire \ram1|RAM~34feeder_combout ;
wire \ram1|RAM~34_q ;
wire \ram1|RAM~28_q ;
wire \ram1|RAM~25feeder_combout ;
wire \ram1|RAM~25_q ;
wire \ram1|RAM~183_combout ;
wire \ram1|RAM~37feeder_combout ;
wire \ram1|RAM~37_q ;
wire \ram1|RAM~134_combout ;
wire \ram1|RAM~146_combout ;
wire \ram1|dataout~2_combout ;
wire \read[1]~2_combout ;
wire \ram1|RAM~47_q ;
wire \ram1|RAM~44feeder_combout ;
wire \ram1|RAM~44_q ;
wire \ram1|RAM~41feeder_combout ;
wire \ram1|RAM~41_q ;
wire \ram1|RAM~32feeder_combout ;
wire \ram1|RAM~32_q ;
wire \ram1|RAM~29_q ;
wire \ram1|RAM~35_q ;
wire \ram1|RAM~26feeder_combout ;
wire \ram1|RAM~26_q ;
wire \ram1|RAM~167_combout ;
wire \ram1|RAM~38feeder_combout ;
wire \ram1|RAM~38_q ;
wire \ram1|RAM~117_combout ;
wire \ram1|RAM~8_q ;
wire \ram1|RAM~11_q ;
wire \ram1|RAM~5_q ;
wire \ram1|RAM~2_q ;
wire \ram1|RAM~163_combout ;
wire \ram1|RAM~20_q ;
wire \ram1|RAM~17_q ;
wire \ram1|RAM~23_q ;
wire \ram1|RAM~14_q ;
wire \ram1|RAM~113_combout ;
wire \ram1|RAM~65feeder_combout ;
wire \ram1|RAM~65_q ;
wire \ram1|RAM~68feeder_combout ;
wire \ram1|RAM~68_q ;
wire \ram1|RAM~59_q ;
wire \ram1|RAM~56_q ;
wire \ram1|RAM~53feeder_combout ;
wire \ram1|RAM~53_q ;
wire \ram1|RAM~50feeder_combout ;
wire \ram1|RAM~50_q ;
wire \ram1|RAM~171_combout ;
wire \ram1|RAM~71_q ;
wire \ram1|RAM~62feeder_combout ;
wire \ram1|RAM~62_q ;
wire \ram1|RAM~121_combout ;
wire \ram1|RAM~89_q ;
wire \ram1|RAM~92feeder_combout ;
wire \ram1|RAM~92_q ;
wire \ram1|RAM~95_q ;
wire \ram1|RAM~83feeder_combout ;
wire \ram1|RAM~83_q ;
wire \ram1|RAM~80_q ;
wire \ram1|RAM~77feeder_combout ;
wire \ram1|RAM~77_q ;
wire \ram1|RAM~74feeder_combout ;
wire \ram1|RAM~74_q ;
wire \ram1|RAM~175_combout ;
wire \ram1|RAM~86feeder_combout ;
wire \ram1|RAM~86_q ;
wire \ram1|RAM~125_combout ;
wire \ram1|RAM~129_combout ;
wire \ram1|dataout~1_combout ;
wire \read[2]~1_combout ;
wire \hex0|WideOr6~0_combout ;
wire \hex0|WideOr5~0_combout ;
wire \hex0|Decoder0~0_combout ;
wire \hex0|WideOr3~0_combout ;
wire \hex0|WideOr2~0_combout ;
wire \hex0|WideOr1~0_combout ;
wire \hex0|WideOr0~0_combout ;
wire \hex1|WideOr6~0_combout ;
wire \hex1|WideOr5~0_combout ;
wire \hex1|Decoder0~0_combout ;
wire \hex1|WideOr3~0_combout ;
wire \hex1|WideOr2~0_combout ;
wire \hex1|WideOr1~0_combout ;
wire \hex1|WideOr0~0_combout ;
wire \Mod1|auto_generated|divider|divider|add_sub_3_result_int[0]~18 ;
wire \Mod1|auto_generated|divider|divider|add_sub_3_result_int[0]~19 ;
wire \Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~14 ;
wire \Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~15 ;
wire \Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~10 ;
wire \Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~11 ;
wire \Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~2 ;
wire \Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~3 ;
wire \Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~5_sumout ;
wire \Mod1|auto_generated|divider|divider|StageOut[18]~1_combout ;
wire \Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~1_sumout ;
wire \Mod1|auto_generated|divider|divider|StageOut[18]~0_combout ;
wire \Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~9_sumout ;
wire \Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~13_sumout ;
wire \Mod1|auto_generated|divider|divider|StageOut[16]~2_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[16]~3_combout ;
wire \Mod1|auto_generated|divider|divider|add_sub_3_result_int[0]~17_sumout ;
wire \Mod1|auto_generated|divider|divider|op_5~14_cout ;
wire \Mod1|auto_generated|divider|divider|op_5~6 ;
wire \Mod1|auto_generated|divider|divider|op_5~26_cout ;
wire \Mod1|auto_generated|divider|divider|op_5~22_cout ;
wire \Mod1|auto_generated|divider|divider|op_5~18_cout ;
wire \Mod1|auto_generated|divider|divider|op_5~10_cout ;
wire \Mod1|auto_generated|divider|divider|op_5~1_sumout ;
wire \Mod1|auto_generated|divider|divider|op_5~5_sumout ;
wire \HEX2~0_combout ;
wire \Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~18 ;
wire \Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~19 ;
wire \Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~14 ;
wire \Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~15 ;
wire \Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~10 ;
wire \Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~11 ;
wire \Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~1_sumout ;
wire \Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~2 ;
wire \Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~3 ;
wire \Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~5_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[18]~0_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[18]~1_combout ;
wire \Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~9_sumout ;
wire \Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~13_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[16]~2_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[16]~3_combout ;
wire \Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~17_sumout ;
wire \Div1|auto_generated|divider|divider|op_5~26_cout ;
wire \Div1|auto_generated|divider|divider|op_5~22_cout ;
wire \Div1|auto_generated|divider|divider|op_5~18_cout ;
wire \Div1|auto_generated|divider|divider|op_5~14_cout ;
wire \Div1|auto_generated|divider|divider|op_5~10_cout ;
wire \Div1|auto_generated|divider|divider|op_5~6_cout ;
wire \Div1|auto_generated|divider|divider|op_5~1_sumout ;
wire \HEX3~0_combout ;
wire \Mod0|auto_generated|divider|divider|op_5~14_cout ;
wire \Mod0|auto_generated|divider|divider|op_5~5_sumout ;
wire \Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~18 ;
wire \Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~19 ;
wire \Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~14 ;
wire \Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~15 ;
wire \Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~10 ;
wire \Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~11 ;
wire \Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~2 ;
wire \Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~3 ;
wire \Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~5_sumout ;
wire \Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~1_sumout ;
wire \Mod0|auto_generated|divider|divider|StageOut[18]~1_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[18]~2_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~9_sumout ;
wire \Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~13_sumout ;
wire \Mod0|auto_generated|divider|divider|StageOut[16]~3_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[16]~4_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~17_sumout ;
wire \Mod0|auto_generated|divider|divider|op_5~6 ;
wire \Mod0|auto_generated|divider|divider|op_5~26_cout ;
wire \Mod0|auto_generated|divider|divider|op_5~22_cout ;
wire \Mod0|auto_generated|divider|divider|op_5~18_cout ;
wire \Mod0|auto_generated|divider|divider|op_5~10_cout ;
wire \Mod0|auto_generated|divider|divider|op_5~1_sumout ;
wire \Mod0|auto_generated|divider|divider|StageOut[20]~0_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~18 ;
wire \Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~19 ;
wire \Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~14 ;
wire \Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~15 ;
wire \Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~10 ;
wire \Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~11 ;
wire \Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~2 ;
wire \Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~3 ;
wire \Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~5_sumout ;
wire \Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~1_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[18]~0_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[18]~1_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~9_sumout ;
wire \Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~13_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[16]~2_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[16]~3_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~17_sumout ;
wire \Div0|auto_generated|divider|divider|op_5~26_cout ;
wire \Div0|auto_generated|divider|divider|op_5~22_cout ;
wire \Div0|auto_generated|divider|divider|op_5~18_cout ;
wire \Div0|auto_generated|divider|divider|op_5~14_cout ;
wire \Div0|auto_generated|divider|divider|op_5~10_cout ;
wire \Div0|auto_generated|divider|divider|op_5~6_cout ;
wire \Div0|auto_generated|divider|divider|op_5~1_sumout ;
wire [2:0] \ram2|ram|altsyncram_component|auto_generated|q_b ;
wire [4:0] counter;
wire [4:0] \ram2|wraddr ;
wire [4:0] \ram2|rdaddr ;
wire [2:0] \ram1|dataout ;

wire [39:0] \ram2|ram|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;

assign \ram2|ram|altsyncram_component|auto_generated|q_b [0] = \ram2|ram|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \ram2|ram|altsyncram_component|auto_generated|q_b [1] = \ram2|ram|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \ram2|ram|altsyncram_component|auto_generated|q_b [2] = \ram2|ram|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];

// Location: IOOBUF_X60_Y0_N36
cyclonev_io_obuf \HEX0[0]~output (
	.i(\hex0|WideOr6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[0]),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
defparam \HEX0[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N53
cyclonev_io_obuf \HEX0[1]~output (
	.i(\hex0|WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[1]),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
defparam \HEX0[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cyclonev_io_obuf \HEX0[2]~output (
	.i(\hex0|Decoder0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[2]),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
defparam \HEX0[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N53
cyclonev_io_obuf \HEX0[3]~output (
	.i(\hex0|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[3]),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
defparam \HEX0[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N19
cyclonev_io_obuf \HEX0[4]~output (
	.i(\hex0|WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[4]),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
defparam \HEX0[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N36
cyclonev_io_obuf \HEX0[5]~output (
	.i(\hex0|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[5]),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
defparam \HEX0[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N19
cyclonev_io_obuf \HEX0[6]~output (
	.i(\hex0|WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[6]),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
defparam \HEX0[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N76
cyclonev_io_obuf \HEX1[0]~output (
	.i(\hex1|WideOr6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[0]),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
defparam \HEX1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N36
cyclonev_io_obuf \HEX1[1]~output (
	.i(\hex1|WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[1]),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
defparam \HEX1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N59
cyclonev_io_obuf \HEX1[2]~output (
	.i(\hex1|Decoder0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[2]),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
defparam \HEX1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N22
cyclonev_io_obuf \HEX1[3]~output (
	.i(\hex1|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[3]),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
defparam \HEX1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N42
cyclonev_io_obuf \HEX1[4]~output (
	.i(\hex1|WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[4]),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
defparam \HEX1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N2
cyclonev_io_obuf \HEX1[5]~output (
	.i(\hex1|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[5]),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
defparam \HEX1[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N93
cyclonev_io_obuf \HEX1[6]~output (
	.i(\hex1|WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[6]),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
defparam \HEX1[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N19
cyclonev_io_obuf \HEX2[0]~output (
	.i(\HEX2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[0]),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
defparam \HEX2[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N36
cyclonev_io_obuf \HEX2[1]~output (
	.i(\V_GPIO[13]~input_o ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[1]),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
defparam \HEX2[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N19
cyclonev_io_obuf \HEX2[2]~output (
	.i(\V_GPIO[13]~input_o ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[2]),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
defparam \HEX2[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N53
cyclonev_io_obuf \HEX2[3]~output (
	.i(\HEX2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[3]),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
defparam \HEX2[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N2
cyclonev_io_obuf \HEX2[4]~output (
	.i(\HEX2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[4]),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
defparam \HEX2[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N36
cyclonev_io_obuf \HEX2[5]~output (
	.i(\HEX2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[5]),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
defparam \HEX2[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y81_N53
cyclonev_io_obuf \HEX2[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[6]),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
defparam \HEX2[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N59
cyclonev_io_obuf \HEX3[0]~output (
	.i(\HEX3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[0]),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
defparam \HEX3[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N36
cyclonev_io_obuf \HEX3[1]~output (
	.i(\V_GPIO[13]~input_o ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[1]),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
defparam \HEX3[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N19
cyclonev_io_obuf \HEX3[2]~output (
	.i(\V_GPIO[13]~input_o ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[2]),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
defparam \HEX3[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N36
cyclonev_io_obuf \HEX3[3]~output (
	.i(\HEX3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[3]),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
defparam \HEX3[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N53
cyclonev_io_obuf \HEX3[4]~output (
	.i(\HEX3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[4]),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
defparam \HEX3[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N76
cyclonev_io_obuf \HEX3[5]~output (
	.i(\HEX3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[5]),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
defparam \HEX3[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N42
cyclonev_io_obuf \HEX3[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[6]),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
defparam \HEX3[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N2
cyclonev_io_obuf \HEX4[0]~output (
	.i(\Mod0|auto_generated|divider|divider|StageOut[20]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[0]),
	.obar());
// synopsys translate_off
defparam \HEX4[0]~output .bus_hold = "false";
defparam \HEX4[0]~output .open_drain_output = "false";
defparam \HEX4[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N2
cyclonev_io_obuf \HEX4[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[1]),
	.obar());
// synopsys translate_off
defparam \HEX4[1]~output .bus_hold = "false";
defparam \HEX4[1]~output .open_drain_output = "false";
defparam \HEX4[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N39
cyclonev_io_obuf \HEX4[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[2]),
	.obar());
// synopsys translate_off
defparam \HEX4[2]~output .bus_hold = "false";
defparam \HEX4[2]~output .open_drain_output = "false";
defparam \HEX4[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N19
cyclonev_io_obuf \HEX4[3]~output (
	.i(\Mod0|auto_generated|divider|divider|StageOut[20]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[3]),
	.obar());
// synopsys translate_off
defparam \HEX4[3]~output .bus_hold = "false";
defparam \HEX4[3]~output .open_drain_output = "false";
defparam \HEX4[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N42
cyclonev_io_obuf \HEX4[4]~output (
	.i(\Mod0|auto_generated|divider|divider|StageOut[20]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[4]),
	.obar());
// synopsys translate_off
defparam \HEX4[4]~output .bus_hold = "false";
defparam \HEX4[4]~output .open_drain_output = "false";
defparam \HEX4[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N19
cyclonev_io_obuf \HEX4[5]~output (
	.i(\Mod0|auto_generated|divider|divider|StageOut[20]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[5]),
	.obar());
// synopsys translate_off
defparam \HEX4[5]~output .bus_hold = "false";
defparam \HEX4[5]~output .open_drain_output = "false";
defparam \HEX4[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N19
cyclonev_io_obuf \HEX4[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[6]),
	.obar());
// synopsys translate_off
defparam \HEX4[6]~output .bus_hold = "false";
defparam \HEX4[6]~output .open_drain_output = "false";
defparam \HEX4[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N19
cyclonev_io_obuf \HEX5[0]~output (
	.i(!\Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[0]),
	.obar());
// synopsys translate_off
defparam \HEX5[0]~output .bus_hold = "false";
defparam \HEX5[0]~output .open_drain_output = "false";
defparam \HEX5[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y81_N42
cyclonev_io_obuf \HEX5[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[1]),
	.obar());
// synopsys translate_off
defparam \HEX5[1]~output .bus_hold = "false";
defparam \HEX5[1]~output .open_drain_output = "false";
defparam \HEX5[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y81_N19
cyclonev_io_obuf \HEX5[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[2]),
	.obar());
// synopsys translate_off
defparam \HEX5[2]~output .bus_hold = "false";
defparam \HEX5[2]~output .open_drain_output = "false";
defparam \HEX5[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N2
cyclonev_io_obuf \HEX5[3]~output (
	.i(!\Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[3]),
	.obar());
// synopsys translate_off
defparam \HEX5[3]~output .bus_hold = "false";
defparam \HEX5[3]~output .open_drain_output = "false";
defparam \HEX5[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N53
cyclonev_io_obuf \HEX5[4]~output (
	.i(!\Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[4]),
	.obar());
// synopsys translate_off
defparam \HEX5[4]~output .bus_hold = "false";
defparam \HEX5[4]~output .open_drain_output = "false";
defparam \HEX5[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N36
cyclonev_io_obuf \HEX5[5]~output (
	.i(!\Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[5]),
	.obar());
// synopsys translate_off
defparam \HEX5[5]~output .bus_hold = "false";
defparam \HEX5[5]~output .open_drain_output = "false";
defparam \HEX5[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y38_N22
cyclonev_io_obuf \HEX5[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[6]),
	.obar());
// synopsys translate_off
defparam \HEX5[6]~output .bus_hold = "false";
defparam \HEX5[6]~output .open_drain_output = "false";
defparam \HEX5[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N53
cyclonev_io_obuf \LEDR[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[0]),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
defparam \LEDR[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N2
cyclonev_io_obuf \LEDR[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[1]),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
defparam \LEDR[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y81_N19
cyclonev_io_obuf \LEDR[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[2]),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
defparam \LEDR[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N19
cyclonev_io_obuf \LEDR[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[3]),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
defparam \LEDR[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X2_Y0_N93
cyclonev_io_obuf \LEDR[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[4]),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
defparam \LEDR[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y81_N36
cyclonev_io_obuf \LEDR[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[5]),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
defparam \LEDR[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y81_N53
cyclonev_io_obuf \LEDR[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[6]),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
defparam \LEDR[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y81_N93
cyclonev_io_obuf \LEDR[7]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[7]),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
defparam \LEDR[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y81_N19
cyclonev_io_obuf \LEDR[8]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[8]),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
defparam \LEDR[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y35_N45
cyclonev_io_obuf \LEDR[9]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[9]),
	.obar());
// synopsys translate_off
defparam \LEDR[9]~output .bus_hold = "false";
defparam \LEDR[9]~output .open_drain_output = "false";
defparam \LEDR[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X88_Y81_N54
cyclonev_io_obuf \V_GPIO[1]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(V_GPIO[1]),
	.obar());
// synopsys translate_off
defparam \V_GPIO[1]~output .bus_hold = "false";
defparam \V_GPIO[1]~output .open_drain_output = "true";
defparam \V_GPIO[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N19
cyclonev_io_obuf \V_GPIO[2]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(V_GPIO[2]),
	.obar());
// synopsys translate_off
defparam \V_GPIO[2]~output .bus_hold = "false";
defparam \V_GPIO[2]~output .open_drain_output = "true";
defparam \V_GPIO[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N19
cyclonev_io_obuf \V_GPIO[14]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(V_GPIO[14]),
	.obar());
// synopsys translate_off
defparam \V_GPIO[14]~output .bus_hold = "false";
defparam \V_GPIO[14]~output .open_drain_output = "true";
defparam \V_GPIO[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X88_Y81_N20
cyclonev_io_obuf \V_GPIO[15]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(V_GPIO[15]),
	.obar());
// synopsys translate_off
defparam \V_GPIO[15]~output .bus_hold = "false";
defparam \V_GPIO[15]~output .open_drain_output = "true";
defparam \V_GPIO[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N76
cyclonev_io_obuf \V_GPIO[16]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(V_GPIO[16]),
	.obar());
// synopsys translate_off
defparam \V_GPIO[16]~output .bus_hold = "false";
defparam \V_GPIO[16]~output .open_drain_output = "true";
defparam \V_GPIO[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y36_N5
cyclonev_io_obuf \V_GPIO[17]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(V_GPIO[17]),
	.obar());
// synopsys translate_off
defparam \V_GPIO[17]~output .bus_hold = "false";
defparam \V_GPIO[17]~output .open_drain_output = "true";
defparam \V_GPIO[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y81_N93
cyclonev_io_obuf \V_GPIO[18]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(V_GPIO[18]),
	.obar());
// synopsys translate_off
defparam \V_GPIO[18]~output .bus_hold = "false";
defparam \V_GPIO[18]~output .open_drain_output = "true";
defparam \V_GPIO[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N39
cyclonev_io_obuf \V_GPIO[19]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(V_GPIO[19]),
	.obar());
// synopsys translate_off
defparam \V_GPIO[19]~output .bus_hold = "false";
defparam \V_GPIO[19]~output .open_drain_output = "true";
defparam \V_GPIO[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N36
cyclonev_io_obuf \V_GPIO[20]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(V_GPIO[20]),
	.obar());
// synopsys translate_off
defparam \V_GPIO[20]~output .bus_hold = "false";
defparam \V_GPIO[20]~output .open_drain_output = "true";
defparam \V_GPIO[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N36
cyclonev_io_obuf \V_GPIO[21]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(V_GPIO[21]),
	.obar());
// synopsys translate_off
defparam \V_GPIO[21]~output .bus_hold = "false";
defparam \V_GPIO[21]~output .open_drain_output = "true";
defparam \V_GPIO[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y81_N2
cyclonev_io_obuf \V_GPIO[22]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(V_GPIO[22]),
	.obar());
// synopsys translate_off
defparam \V_GPIO[22]~output .bus_hold = "false";
defparam \V_GPIO[22]~output .open_drain_output = "true";
defparam \V_GPIO[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y81_N53
cyclonev_io_obuf \V_GPIO[23]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(V_GPIO[23]),
	.obar());
// synopsys translate_off
defparam \V_GPIO[23]~output .bus_hold = "false";
defparam \V_GPIO[23]~output .open_drain_output = "true";
defparam \V_GPIO[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N76
cyclonev_io_obuf \V_GPIO[24]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(V_GPIO[24]),
	.obar());
// synopsys translate_off
defparam \V_GPIO[24]~output .bus_hold = "false";
defparam \V_GPIO[24]~output .open_drain_output = "true";
defparam \V_GPIO[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N59
cyclonev_io_obuf \V_GPIO[25]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(V_GPIO[25]),
	.obar());
// synopsys translate_off
defparam \V_GPIO[25]~output .bus_hold = "false";
defparam \V_GPIO[25]~output .open_drain_output = "true";
defparam \V_GPIO[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y81_N19
cyclonev_io_obuf \V_GPIO[26]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(V_GPIO[26]),
	.obar());
// synopsys translate_off
defparam \V_GPIO[26]~output .bus_hold = "false";
defparam \V_GPIO[26]~output .open_drain_output = "true";
defparam \V_GPIO[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N59
cyclonev_io_obuf \V_GPIO[27]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(V_GPIO[27]),
	.obar());
// synopsys translate_off
defparam \V_GPIO[27]~output .bus_hold = "false";
defparam \V_GPIO[27]~output .open_drain_output = "true";
defparam \V_GPIO[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y81_N36
cyclonev_io_obuf \V_GPIO[28]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(V_GPIO[28]),
	.obar());
// synopsys translate_off
defparam \V_GPIO[28]~output .bus_hold = "false";
defparam \V_GPIO[28]~output .open_drain_output = "true";
defparam \V_GPIO[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X2_Y0_N76
cyclonev_io_obuf \V_GPIO[29]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(V_GPIO[29]),
	.obar());
// synopsys translate_off
defparam \V_GPIO[29]~output .bus_hold = "false";
defparam \V_GPIO[29]~output .open_drain_output = "true";
defparam \V_GPIO[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y81_N36
cyclonev_io_obuf \V_GPIO[30]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(V_GPIO[30]),
	.obar());
// synopsys translate_off
defparam \V_GPIO[30]~output .bus_hold = "false";
defparam \V_GPIO[30]~output .open_drain_output = "true";
defparam \V_GPIO[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y81_N59
cyclonev_io_obuf \V_GPIO[31]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(V_GPIO[31]),
	.obar());
// synopsys translate_off
defparam \V_GPIO[31]~output .bus_hold = "false";
defparam \V_GPIO[31]~output .open_drain_output = "true";
defparam \V_GPIO[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y81_N42
cyclonev_io_obuf \V_GPIO[32]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(V_GPIO[32]),
	.obar());
// synopsys translate_off
defparam \V_GPIO[32]~output .bus_hold = "false";
defparam \V_GPIO[32]~output .open_drain_output = "true";
defparam \V_GPIO[32]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N36
cyclonev_io_obuf \V_GPIO[33]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(V_GPIO[33]),
	.obar());
// synopsys translate_off
defparam \V_GPIO[33]~output .bus_hold = "false";
defparam \V_GPIO[33]~output .open_drain_output = "true";
defparam \V_GPIO[33]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y0_N53
cyclonev_io_obuf \V_GPIO[34]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(V_GPIO[34]),
	.obar());
// synopsys translate_off
defparam \V_GPIO[34]~output .bus_hold = "false";
defparam \V_GPIO[34]~output .open_drain_output = "true";
defparam \V_GPIO[34]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y81_N2
cyclonev_io_obuf \V_GPIO[35]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(V_GPIO[35]),
	.obar());
// synopsys translate_off
defparam \V_GPIO[35]~output .bus_hold = "false";
defparam \V_GPIO[35]~output .open_drain_output = "true";
defparam \V_GPIO[35]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y35_N62
cyclonev_io_obuf \V_GPIO[0]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(V_GPIO[0]),
	.obar());
// synopsys translate_off
defparam \V_GPIO[0]~output .bus_hold = "false";
defparam \V_GPIO[0]~output .open_drain_output = "true";
defparam \V_GPIO[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N59
cyclonev_io_obuf \V_GPIO[3]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(V_GPIO[3]),
	.obar());
// synopsys translate_off
defparam \V_GPIO[3]~output .bus_hold = "false";
defparam \V_GPIO[3]~output .open_drain_output = "true";
defparam \V_GPIO[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \V_GPIO[4]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(V_GPIO[4]),
	.obar());
// synopsys translate_off
defparam \V_GPIO[4]~output .bus_hold = "false";
defparam \V_GPIO[4]~output .open_drain_output = "true";
defparam \V_GPIO[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N2
cyclonev_io_obuf \V_GPIO[5]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(V_GPIO[5]),
	.obar());
// synopsys translate_off
defparam \V_GPIO[5]~output .bus_hold = "false";
defparam \V_GPIO[5]~output .open_drain_output = "true";
defparam \V_GPIO[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N53
cyclonev_io_obuf \V_GPIO[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(V_GPIO[6]),
	.obar());
// synopsys translate_off
defparam \V_GPIO[6]~output .bus_hold = "false";
defparam \V_GPIO[6]~output .open_drain_output = "true";
defparam \V_GPIO[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N19
cyclonev_io_obuf \V_GPIO[7]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(V_GPIO[7]),
	.obar());
// synopsys translate_off
defparam \V_GPIO[7]~output .bus_hold = "false";
defparam \V_GPIO[7]~output .open_drain_output = "true";
defparam \V_GPIO[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N19
cyclonev_io_obuf \V_GPIO[8]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(V_GPIO[8]),
	.obar());
// synopsys translate_off
defparam \V_GPIO[8]~output .bus_hold = "false";
defparam \V_GPIO[8]~output .open_drain_output = "true";
defparam \V_GPIO[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N76
cyclonev_io_obuf \V_GPIO[9]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(V_GPIO[9]),
	.obar());
// synopsys translate_off
defparam \V_GPIO[9]~output .bus_hold = "false";
defparam \V_GPIO[9]~output .open_drain_output = "true";
defparam \V_GPIO[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N36
cyclonev_io_obuf \V_GPIO[10]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(V_GPIO[10]),
	.obar());
// synopsys translate_off
defparam \V_GPIO[10]~output .bus_hold = "false";
defparam \V_GPIO[10]~output .open_drain_output = "true";
defparam \V_GPIO[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N53
cyclonev_io_obuf \V_GPIO[11]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(V_GPIO[11]),
	.obar());
// synopsys translate_off
defparam \V_GPIO[11]~output .bus_hold = "false";
defparam \V_GPIO[11]~output .open_drain_output = "true";
defparam \V_GPIO[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N93
cyclonev_io_obuf \V_GPIO[12]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(V_GPIO[12]),
	.obar());
// synopsys translate_off
defparam \V_GPIO[12]~output .bus_hold = "false";
defparam \V_GPIO[12]~output .open_drain_output = "true";
defparam \V_GPIO[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N59
cyclonev_io_obuf \V_GPIO[13]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(V_GPIO[13]),
	.obar());
// synopsys translate_off
defparam \V_GPIO[13]~output .bus_hold = "false";
defparam \V_GPIO[13]~output .open_drain_output = "true";
defparam \V_GPIO[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X52_Y0_N1
cyclonev_io_ibuf \V_GPIO[4]~input (
	.i(V_GPIO[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\V_GPIO[4]~input_o ));
// synopsys translate_off
defparam \V_GPIO[4]~input .bus_hold = "false";
defparam \V_GPIO[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y35_N61
cyclonev_io_ibuf \V_GPIO[0]~input (
	.i(V_GPIO[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\V_GPIO[0]~input_o ));
// synopsys translate_off
defparam \V_GPIO[0]~input .bus_hold = "false";
defparam \V_GPIO[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G10
cyclonev_clkena \V_GPIO[0]~inputCLKENA0 (
	.inclk(\V_GPIO[0]~input_o ),
	.ena(vcc),
	.outclk(\V_GPIO[0]~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \V_GPIO[0]~inputCLKENA0 .clock_type = "global clock";
defparam \V_GPIO[0]~inputCLKENA0 .disable_mode = "low";
defparam \V_GPIO[0]~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \V_GPIO[0]~inputCLKENA0 .ena_register_power_up = "high";
defparam \V_GPIO[0]~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N1
cyclonev_io_ibuf \V_GPIO[5]~input (
	.i(V_GPIO[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\V_GPIO[5]~input_o ));
// synopsys translate_off
defparam \V_GPIO[5]~input .bus_hold = "false";
defparam \V_GPIO[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y0_N18
cyclonev_io_ibuf \V_GPIO[8]~input (
	.i(V_GPIO[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\V_GPIO[8]~input_o ));
// synopsys translate_off
defparam \V_GPIO[8]~input .bus_hold = "false";
defparam \V_GPIO[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X50_Y4_N9
cyclonev_lcell_comb \ram2|wraddr[0]~feeder (
// Equation(s):
// \ram2|wraddr[0]~feeder_combout  = ( \V_GPIO[8]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\V_GPIO[8]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram2|wraddr[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram2|wraddr[0]~feeder .extended_lut = "off";
defparam \ram2|wraddr[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ram2|wraddr[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X50_Y0_N58
cyclonev_io_ibuf \V_GPIO[3]~input (
	.i(V_GPIO[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\V_GPIO[3]~input_o ));
// synopsys translate_off
defparam \V_GPIO[3]~input .bus_hold = "false";
defparam \V_GPIO[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N58
cyclonev_io_ibuf \V_GPIO[13]~input (
	.i(V_GPIO[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\V_GPIO[13]~input_o ));
// synopsys translate_off
defparam \V_GPIO[13]~input .bus_hold = "false";
defparam \V_GPIO[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X50_Y4_N24
cyclonev_lcell_comb \ram2|rdaddr[1]~0 (
// Equation(s):
// \ram2|rdaddr[1]~0_combout  = ( \V_GPIO[13]~input_o  ) # ( !\V_GPIO[13]~input_o  & ( !\V_GPIO[3]~input_o  ) )

	.dataa(gnd),
	.datab(!\V_GPIO[3]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\V_GPIO[13]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram2|rdaddr[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram2|rdaddr[1]~0 .extended_lut = "off";
defparam \ram2|rdaddr[1]~0 .lut_mask = 64'hCCCCFFFFCCCCFFFF;
defparam \ram2|rdaddr[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y4_N10
dffeas \ram2|wraddr[0] (
	.clk(!\V_GPIO[0]~inputCLKENA0_outclk ),
	.d(\ram2|wraddr[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\V_GPIO[3]~input_o ),
	.sload(gnd),
	.ena(\ram2|rdaddr[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram2|wraddr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ram2|wraddr[0] .is_wysiwyg = "true";
defparam \ram2|wraddr[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X50_Y0_N75
cyclonev_io_ibuf \V_GPIO[9]~input (
	.i(V_GPIO[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\V_GPIO[9]~input_o ));
// synopsys translate_off
defparam \V_GPIO[9]~input .bus_hold = "false";
defparam \V_GPIO[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X50_Y4_N39
cyclonev_lcell_comb \ram2|wraddr[1]~feeder (
// Equation(s):
// \ram2|wraddr[1]~feeder_combout  = ( \V_GPIO[9]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\V_GPIO[9]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram2|wraddr[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram2|wraddr[1]~feeder .extended_lut = "off";
defparam \ram2|wraddr[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ram2|wraddr[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y4_N40
dffeas \ram2|wraddr[1] (
	.clk(!\V_GPIO[0]~inputCLKENA0_outclk ),
	.d(\ram2|wraddr[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\V_GPIO[3]~input_o ),
	.sload(gnd),
	.ena(\ram2|rdaddr[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram2|wraddr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ram2|wraddr[1] .is_wysiwyg = "true";
defparam \ram2|wraddr[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X52_Y0_N35
cyclonev_io_ibuf \V_GPIO[10]~input (
	.i(V_GPIO[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\V_GPIO[10]~input_o ));
// synopsys translate_off
defparam \V_GPIO[10]~input .bus_hold = "false";
defparam \V_GPIO[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X50_Y4_N48
cyclonev_lcell_comb \ram2|wraddr[2]~feeder (
// Equation(s):
// \ram2|wraddr[2]~feeder_combout  = ( \V_GPIO[10]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\V_GPIO[10]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram2|wraddr[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram2|wraddr[2]~feeder .extended_lut = "off";
defparam \ram2|wraddr[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ram2|wraddr[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y4_N49
dffeas \ram2|wraddr[2] (
	.clk(!\V_GPIO[0]~inputCLKENA0_outclk ),
	.d(\ram2|wraddr[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\V_GPIO[3]~input_o ),
	.sload(gnd),
	.ena(\ram2|rdaddr[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram2|wraddr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ram2|wraddr[2] .is_wysiwyg = "true";
defparam \ram2|wraddr[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X52_Y0_N52
cyclonev_io_ibuf \V_GPIO[11]~input (
	.i(V_GPIO[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\V_GPIO[11]~input_o ));
// synopsys translate_off
defparam \V_GPIO[11]~input .bus_hold = "false";
defparam \V_GPIO[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X50_Y4_N55
dffeas \ram2|wraddr[3] (
	.clk(!\V_GPIO[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\V_GPIO[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\V_GPIO[3]~input_o ),
	.sload(vcc),
	.ena(\ram2|rdaddr[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram2|wraddr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ram2|wraddr[3] .is_wysiwyg = "true";
defparam \ram2|wraddr[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X50_Y0_N92
cyclonev_io_ibuf \V_GPIO[12]~input (
	.i(V_GPIO[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\V_GPIO[12]~input_o ));
// synopsys translate_off
defparam \V_GPIO[12]~input .bus_hold = "false";
defparam \V_GPIO[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X50_Y4_N33
cyclonev_lcell_comb \ram2|wraddr[4]~feeder (
// Equation(s):
// \ram2|wraddr[4]~feeder_combout  = ( \V_GPIO[12]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\V_GPIO[12]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram2|wraddr[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram2|wraddr[4]~feeder .extended_lut = "off";
defparam \ram2|wraddr[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ram2|wraddr[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y4_N34
dffeas \ram2|wraddr[4] (
	.clk(!\V_GPIO[0]~inputCLKENA0_outclk ),
	.d(\ram2|wraddr[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\V_GPIO[3]~input_o ),
	.sload(gnd),
	.ena(\ram2|rdaddr[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram2|wraddr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ram2|wraddr[4] .is_wysiwyg = "true";
defparam \ram2|wraddr[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y5_N39
cyclonev_lcell_comb \counter~0 (
// Equation(s):
// \counter~0_combout  = ( !\V_GPIO[3]~input_o  & ( (!\V_GPIO[13]~input_o  & !counter[0]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\V_GPIO[13]~input_o ),
	.datad(!counter[0]),
	.datae(gnd),
	.dataf(!\V_GPIO[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\counter~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \counter~0 .extended_lut = "off";
defparam \counter~0 .lut_mask = 64'hF000F00000000000;
defparam \counter~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y5_N41
dffeas \counter[0] (
	.clk(!\V_GPIO[0]~inputCLKENA0_outclk ),
	.d(\counter~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[0]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[0] .is_wysiwyg = "true";
defparam \counter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y4_N18
cyclonev_lcell_comb \ram2|rdaddr[0]~feeder (
// Equation(s):
// \ram2|rdaddr[0]~feeder_combout  = ( counter[0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!counter[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram2|rdaddr[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram2|rdaddr[0]~feeder .extended_lut = "off";
defparam \ram2|rdaddr[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ram2|rdaddr[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y4_N20
dffeas \ram2|rdaddr[0] (
	.clk(!\V_GPIO[0]~inputCLKENA0_outclk ),
	.d(\ram2|rdaddr[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\V_GPIO[3]~input_o ),
	.sload(gnd),
	.ena(\ram2|rdaddr[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram2|rdaddr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ram2|rdaddr[0] .is_wysiwyg = "true";
defparam \ram2|rdaddr[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y5_N48
cyclonev_lcell_comb \counter~1 (
// Equation(s):
// \counter~1_combout  = (!\V_GPIO[3]~input_o  & (!\V_GPIO[13]~input_o  & (!counter[0] $ (!counter[1]))))

	.dataa(!\V_GPIO[3]~input_o ),
	.datab(!counter[0]),
	.datac(!\V_GPIO[13]~input_o ),
	.datad(!counter[1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\counter~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \counter~1 .extended_lut = "off";
defparam \counter~1 .lut_mask = 64'h2080208020802080;
defparam \counter~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y5_N50
dffeas \counter[1] (
	.clk(!\V_GPIO[0]~inputCLKENA0_outclk ),
	.d(\counter~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[1]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[1] .is_wysiwyg = "true";
defparam \counter[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y4_N43
dffeas \ram2|rdaddr[1] (
	.clk(!\V_GPIO[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(counter[1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\V_GPIO[3]~input_o ),
	.sload(vcc),
	.ena(\ram2|rdaddr[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram2|rdaddr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ram2|rdaddr[1] .is_wysiwyg = "true";
defparam \ram2|rdaddr[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y5_N3
cyclonev_lcell_comb \counter~2 (
// Equation(s):
// \counter~2_combout  = ( counter[1] & ( (!\V_GPIO[3]~input_o  & (!\V_GPIO[13]~input_o  & (!counter[0] $ (!counter[2])))) ) ) # ( !counter[1] & ( (!\V_GPIO[3]~input_o  & (!\V_GPIO[13]~input_o  & counter[2])) ) )

	.dataa(!\V_GPIO[3]~input_o ),
	.datab(!counter[0]),
	.datac(!\V_GPIO[13]~input_o ),
	.datad(!counter[2]),
	.datae(gnd),
	.dataf(!counter[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\counter~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \counter~2 .extended_lut = "off";
defparam \counter~2 .lut_mask = 64'h00A000A020802080;
defparam \counter~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y5_N5
dffeas \counter[2] (
	.clk(!\V_GPIO[0]~inputCLKENA0_outclk ),
	.d(\counter~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[2]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[2] .is_wysiwyg = "true";
defparam \counter[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y4_N36
cyclonev_lcell_comb \ram2|rdaddr[2]~feeder (
// Equation(s):
// \ram2|rdaddr[2]~feeder_combout  = ( counter[2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!counter[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram2|rdaddr[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram2|rdaddr[2]~feeder .extended_lut = "off";
defparam \ram2|rdaddr[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ram2|rdaddr[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y4_N38
dffeas \ram2|rdaddr[2] (
	.clk(!\V_GPIO[0]~inputCLKENA0_outclk ),
	.d(\ram2|rdaddr[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\V_GPIO[3]~input_o ),
	.sload(gnd),
	.ena(\ram2|rdaddr[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram2|rdaddr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ram2|rdaddr[2] .is_wysiwyg = "true";
defparam \ram2|rdaddr[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y5_N54
cyclonev_lcell_comb \counter~3 (
// Equation(s):
// \counter~3_combout  = ( counter[3] & ( counter[1] & ( (!\V_GPIO[3]~input_o  & (!\V_GPIO[13]~input_o  & ((!counter[2]) # (!counter[0])))) ) ) ) # ( !counter[3] & ( counter[1] & ( (counter[2] & (counter[0] & (!\V_GPIO[3]~input_o  & !\V_GPIO[13]~input_o ))) 
// ) ) ) # ( counter[3] & ( !counter[1] & ( (!\V_GPIO[3]~input_o  & !\V_GPIO[13]~input_o ) ) ) )

	.dataa(!counter[2]),
	.datab(!counter[0]),
	.datac(!\V_GPIO[3]~input_o ),
	.datad(!\V_GPIO[13]~input_o ),
	.datae(!counter[3]),
	.dataf(!counter[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\counter~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \counter~3 .extended_lut = "off";
defparam \counter~3 .lut_mask = 64'h0000F0001000E000;
defparam \counter~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y5_N56
dffeas \counter[3] (
	.clk(!\V_GPIO[0]~inputCLKENA0_outclk ),
	.d(\counter~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[3]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[3] .is_wysiwyg = "true";
defparam \counter[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y4_N48
cyclonev_lcell_comb \ram2|rdaddr[3]~feeder (
// Equation(s):
// \ram2|rdaddr[3]~feeder_combout  = ( counter[3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!counter[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram2|rdaddr[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram2|rdaddr[3]~feeder .extended_lut = "off";
defparam \ram2|rdaddr[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ram2|rdaddr[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y4_N50
dffeas \ram2|rdaddr[3] (
	.clk(!\V_GPIO[0]~inputCLKENA0_outclk ),
	.d(\ram2|rdaddr[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\V_GPIO[3]~input_o ),
	.sload(gnd),
	.ena(\ram2|rdaddr[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram2|rdaddr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ram2|rdaddr[3] .is_wysiwyg = "true";
defparam \ram2|rdaddr[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y5_N51
cyclonev_lcell_comb \counter~5 (
// Equation(s):
// \counter~5_combout  = (!\V_GPIO[3]~input_o  & !\V_GPIO[13]~input_o )

	.dataa(!\V_GPIO[3]~input_o ),
	.datab(gnd),
	.datac(!\V_GPIO[13]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\counter~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \counter~5 .extended_lut = "off";
defparam \counter~5 .lut_mask = 64'hA0A0A0A0A0A0A0A0;
defparam \counter~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y5_N6
cyclonev_lcell_comb \counter~4 (
// Equation(s):
// \counter~4_combout  = ( counter[4] & ( counter[2] & ( (\counter~5_combout  & ((!counter[3]) # ((!counter[0]) # (!counter[1])))) ) ) ) # ( !counter[4] & ( counter[2] & ( (counter[3] & (counter[0] & (counter[1] & \counter~5_combout ))) ) ) ) # ( counter[4] 
// & ( !counter[2] & ( \counter~5_combout  ) ) )

	.dataa(!counter[3]),
	.datab(!counter[0]),
	.datac(!counter[1]),
	.datad(!\counter~5_combout ),
	.datae(!counter[4]),
	.dataf(!counter[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\counter~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \counter~4 .extended_lut = "off";
defparam \counter~4 .lut_mask = 64'h000000FF000100FE;
defparam \counter~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y5_N8
dffeas \counter[4] (
	.clk(!\V_GPIO[0]~inputCLKENA0_outclk ),
	.d(\counter~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[4]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[4] .is_wysiwyg = "true";
defparam \counter[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y4_N14
dffeas \ram2|rdaddr[4] (
	.clk(!\V_GPIO[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(counter[4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\V_GPIO[3]~input_o ),
	.sload(vcc),
	.ena(\ram2|rdaddr[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram2|rdaddr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ram2|rdaddr[4] .is_wysiwyg = "true";
defparam \ram2|rdaddr[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N52
cyclonev_io_ibuf \V_GPIO[6]~input (
	.i(V_GPIO[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\V_GPIO[6]~input_o ));
// synopsys translate_off
defparam \V_GPIO[6]~input .bus_hold = "false";
defparam \V_GPIO[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N18
cyclonev_io_ibuf \V_GPIO[7]~input (
	.i(V_GPIO[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\V_GPIO[7]~input_o ));
// synopsys translate_off
defparam \V_GPIO[7]~input .bus_hold = "false";
defparam \V_GPIO[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M10K_X49_Y4_N0
cyclonev_ram_block \ram2|ram|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\V_GPIO[4]~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\V_GPIO[0]~inputCLKENA0_outclk ),
	.clk1(!\V_GPIO[0]~inputCLKENA0_outclk ),
	.ena0(\V_GPIO[4]~input_o ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\V_GPIO[7]~input_o ,\V_GPIO[6]~input_o ,\V_GPIO[5]~input_o }),
	.portaaddr({\ram2|wraddr [4],\ram2|wraddr [3],\ram2|wraddr [2],\ram2|wraddr [1],\ram2|wraddr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(40'b0000000000000000000000000000000000000000),
	.portbaddr({\ram2|rdaddr [4],\ram2|rdaddr [3],\ram2|rdaddr [2],\ram2|rdaddr [1],\ram2|rdaddr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram2|ram|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram2|ram|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \ram2|ram|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \ram2|ram|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \ram2|ram|altsyncram_component|auto_generated|ram_block1a0 .init_file = "ram32x3.mif";
defparam \ram2|ram|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \ram2|ram|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "task3:ram2|ram32x3port2:ram|altsyncram:altsyncram_component|altsyncram_1g12:auto_generated|ALTSYNCRAM";
defparam \ram2|ram|altsyncram_component|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \ram2|ram|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \ram2|ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \ram2|ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 5;
defparam \ram2|ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \ram2|ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \ram2|ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \ram2|ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 40;
defparam \ram2|ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \ram2|ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \ram2|ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 31;
defparam \ram2|ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 32;
defparam \ram2|ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 3;
defparam \ram2|ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram2|ram|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \ram2|ram|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \ram2|ram|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 5;
defparam \ram2|ram|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \ram2|ram|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clock = "clock1";
defparam \ram2|ram|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 40;
defparam \ram2|ram|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \ram2|ram|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \ram2|ram|altsyncram_component|auto_generated|ram_block1a0 .port_b_last_address = 31;
defparam \ram2|ram|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 32;
defparam \ram2|ram|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_width = 3;
defparam \ram2|ram|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram2|ram|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \ram2|ram|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \ram2|ram|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = "00000000070000000006000000000500000000040000000003000000000200000000010000000000000000000700000000060000000005000000000400000000030000000002000000000100000000000000000007000000000600000000050000000004000000000300000000020000000001000000000000000000070000000006000000000500000000040000000003000000000200000000010000000000";
// synopsys translate_on

// Location: LABCELL_X53_Y7_N12
cyclonev_lcell_comb \ram1|RAM~218 (
// Equation(s):
// \ram1|RAM~218_combout  = ( !\V_GPIO[13]~input_o  & ( (!\V_GPIO[12]~input_o  & (\V_GPIO[4]~input_o  & !\V_GPIO[8]~input_o )) ) )

	.dataa(!\V_GPIO[12]~input_o ),
	.datab(!\V_GPIO[4]~input_o ),
	.datac(!\V_GPIO[8]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\V_GPIO[13]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram1|RAM~218_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram1|RAM~218 .extended_lut = "off";
defparam \ram1|RAM~218 .lut_mask = 64'h2020202000000000;
defparam \ram1|RAM~218 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y7_N33
cyclonev_lcell_comb \ram1|RAM~220 (
// Equation(s):
// \ram1|RAM~220_combout  = ( !\V_GPIO[10]~input_o  & ( (\ram1|RAM~218_combout  & (!\V_GPIO[11]~input_o  & \V_GPIO[9]~input_o )) ) )

	.dataa(!\ram1|RAM~218_combout ),
	.datab(!\V_GPIO[11]~input_o ),
	.datac(!\V_GPIO[9]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\V_GPIO[10]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram1|RAM~220_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram1|RAM~220 .extended_lut = "off";
defparam \ram1|RAM~220 .lut_mask = 64'h0404040400000000;
defparam \ram1|RAM~220 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y7_N7
dffeas \ram1|RAM~6 (
	.clk(\V_GPIO[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\V_GPIO[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|RAM~220_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|RAM~6_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|RAM~6 .is_wysiwyg = "true";
defparam \ram1|RAM~6 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y5_N12
cyclonev_lcell_comb \ram1|RAM~215 (
// Equation(s):
// \ram1|RAM~215_combout  = ( !\V_GPIO[12]~input_o  & ( (\V_GPIO[4]~input_o  & !\V_GPIO[13]~input_o ) ) )

	.dataa(!\V_GPIO[4]~input_o ),
	.datab(!\V_GPIO[13]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\V_GPIO[12]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram1|RAM~215_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram1|RAM~215 .extended_lut = "off";
defparam \ram1|RAM~215 .lut_mask = 64'h4444444400000000;
defparam \ram1|RAM~215 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y7_N15
cyclonev_lcell_comb \ram1|RAM~217 (
// Equation(s):
// \ram1|RAM~217_combout  = ( \ram1|RAM~215_combout  & ( (!\V_GPIO[10]~input_o  & (!\V_GPIO[11]~input_o  & (\V_GPIO[8]~input_o  & \V_GPIO[9]~input_o ))) ) )

	.dataa(!\V_GPIO[10]~input_o ),
	.datab(!\V_GPIO[11]~input_o ),
	.datac(!\V_GPIO[8]~input_o ),
	.datad(!\V_GPIO[9]~input_o ),
	.datae(gnd),
	.dataf(!\ram1|RAM~215_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram1|RAM~217_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram1|RAM~217 .extended_lut = "off";
defparam \ram1|RAM~217 .lut_mask = 64'h0000000000080008;
defparam \ram1|RAM~217 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y7_N17
dffeas \ram1|RAM~9 (
	.clk(\V_GPIO[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\V_GPIO[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|RAM~217_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|RAM~9_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|RAM~9 .is_wysiwyg = "true";
defparam \ram1|RAM~9 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y7_N57
cyclonev_lcell_comb \ram1|RAM~216 (
// Equation(s):
// \ram1|RAM~216_combout  = ( !\V_GPIO[11]~input_o  & ( \ram1|RAM~215_combout  & ( (\V_GPIO[8]~input_o  & (!\V_GPIO[9]~input_o  & !\V_GPIO[10]~input_o )) ) ) )

	.dataa(!\V_GPIO[8]~input_o ),
	.datab(gnd),
	.datac(!\V_GPIO[9]~input_o ),
	.datad(!\V_GPIO[10]~input_o ),
	.datae(!\V_GPIO[11]~input_o ),
	.dataf(!\ram1|RAM~215_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram1|RAM~216_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram1|RAM~216 .extended_lut = "off";
defparam \ram1|RAM~216 .lut_mask = 64'h0000000050000000;
defparam \ram1|RAM~216 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y7_N35
dffeas \ram1|RAM~3 (
	.clk(\V_GPIO[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\V_GPIO[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|RAM~216_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|RAM~3_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|RAM~3 .is_wysiwyg = "true";
defparam \ram1|RAM~3 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y7_N33
cyclonev_lcell_comb \ram1|RAM~0feeder (
// Equation(s):
// \ram1|RAM~0feeder_combout  = ( \V_GPIO[5]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\V_GPIO[5]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram1|RAM~0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram1|RAM~0feeder .extended_lut = "off";
defparam \ram1|RAM~0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ram1|RAM~0feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y7_N12
cyclonev_lcell_comb \ram1|RAM~219 (
// Equation(s):
// \ram1|RAM~219_combout  = (!\V_GPIO[10]~input_o  & (!\V_GPIO[11]~input_o  & (\ram1|RAM~218_combout  & !\V_GPIO[9]~input_o )))

	.dataa(!\V_GPIO[10]~input_o ),
	.datab(!\V_GPIO[11]~input_o ),
	.datac(!\ram1|RAM~218_combout ),
	.datad(!\V_GPIO[9]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram1|RAM~219_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram1|RAM~219 .extended_lut = "off";
defparam \ram1|RAM~219 .lut_mask = 64'h0800080008000800;
defparam \ram1|RAM~219 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y7_N34
dffeas \ram1|RAM~0 (
	.clk(\V_GPIO[0]~inputCLKENA0_outclk ),
	.d(\ram1|RAM~0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|RAM~219_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|RAM~0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|RAM~0 .is_wysiwyg = "true";
defparam \ram1|RAM~0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y7_N48
cyclonev_lcell_comb \ram1|RAM~147 (
// Equation(s):
// \ram1|RAM~147_combout  = ( !\V_GPIO[9]~input_o  & ( (!\V_GPIO[10]~input_o  & ((!\V_GPIO[8]~input_o  & (\ram1|RAM~0_q )) # (\V_GPIO[8]~input_o  & (((\ram1|RAM~3_q )))))) # (\V_GPIO[10]~input_o  & (\V_GPIO[8]~input_o )) ) ) # ( \V_GPIO[9]~input_o  & ( 
// (!\V_GPIO[10]~input_o  & ((!\V_GPIO[8]~input_o  & (\ram1|RAM~6_q )) # (\V_GPIO[8]~input_o  & (((\ram1|RAM~9_q )))))) # (\V_GPIO[10]~input_o  & (\V_GPIO[8]~input_o )) ) )

	.dataa(!\V_GPIO[10]~input_o ),
	.datab(!\V_GPIO[8]~input_o ),
	.datac(!\ram1|RAM~6_q ),
	.datad(!\ram1|RAM~9_q ),
	.datae(!\V_GPIO[9]~input_o ),
	.dataf(!\ram1|RAM~3_q ),
	.datag(!\ram1|RAM~0_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram1|RAM~147_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram1|RAM~147 .extended_lut = "on";
defparam \ram1|RAM~147 .lut_mask = 64'h1919193B3B3B193B;
defparam \ram1|RAM~147 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y7_N36
cyclonev_lcell_comb \ram1|RAM~18feeder (
// Equation(s):
// \ram1|RAM~18feeder_combout  = ( \V_GPIO[5]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\V_GPIO[5]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram1|RAM~18feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram1|RAM~18feeder .extended_lut = "off";
defparam \ram1|RAM~18feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ram1|RAM~18feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y5_N21
cyclonev_lcell_comb \ram1|RAM~195 (
// Equation(s):
// \ram1|RAM~195_combout  = ( \V_GPIO[4]~input_o  & ( (\V_GPIO[10]~input_o  & (!\V_GPIO[13]~input_o  & !\V_GPIO[12]~input_o )) ) )

	.dataa(!\V_GPIO[10]~input_o ),
	.datab(gnd),
	.datac(!\V_GPIO[13]~input_o ),
	.datad(!\V_GPIO[12]~input_o ),
	.datae(gnd),
	.dataf(!\V_GPIO[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram1|RAM~195_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram1|RAM~195 .extended_lut = "off";
defparam \ram1|RAM~195 .lut_mask = 64'h0000000050005000;
defparam \ram1|RAM~195 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y7_N30
cyclonev_lcell_comb \ram1|RAM~199 (
// Equation(s):
// \ram1|RAM~199_combout  = ( !\V_GPIO[11]~input_o  & ( \ram1|RAM~195_combout  & ( (!\V_GPIO[8]~input_o  & \V_GPIO[9]~input_o ) ) ) )

	.dataa(!\V_GPIO[8]~input_o ),
	.datab(gnd),
	.datac(!\V_GPIO[9]~input_o ),
	.datad(gnd),
	.datae(!\V_GPIO[11]~input_o ),
	.dataf(!\ram1|RAM~195_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram1|RAM~199_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram1|RAM~199 .extended_lut = "off";
defparam \ram1|RAM~199 .lut_mask = 64'h000000000A0A0000;
defparam \ram1|RAM~199 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y7_N38
dffeas \ram1|RAM~18 (
	.clk(\V_GPIO[0]~inputCLKENA0_outclk ),
	.d(\ram1|RAM~18feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|RAM~199_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|RAM~18_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|RAM~18 .is_wysiwyg = "true";
defparam \ram1|RAM~18 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y5_N0
cyclonev_lcell_comb \ram1|RAM~197 (
// Equation(s):
// \ram1|RAM~197_combout  = ( \V_GPIO[9]~input_o  & ( (\ram1|RAM~195_combout  & (\V_GPIO[8]~input_o  & !\V_GPIO[11]~input_o )) ) )

	.dataa(!\ram1|RAM~195_combout ),
	.datab(!\V_GPIO[8]~input_o ),
	.datac(!\V_GPIO[11]~input_o ),
	.datad(gnd),
	.datae(!\V_GPIO[9]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram1|RAM~197_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram1|RAM~197 .extended_lut = "off";
defparam \ram1|RAM~197 .lut_mask = 64'h0000101000001010;
defparam \ram1|RAM~197 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y7_N32
dffeas \ram1|RAM~21 (
	.clk(\V_GPIO[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\V_GPIO[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|RAM~197_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|RAM~21_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|RAM~21 .is_wysiwyg = "true";
defparam \ram1|RAM~21 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y7_N54
cyclonev_lcell_comb \ram1|RAM~196 (
// Equation(s):
// \ram1|RAM~196_combout  = ( !\V_GPIO[11]~input_o  & ( (\V_GPIO[8]~input_o  & (\ram1|RAM~195_combout  & !\V_GPIO[9]~input_o )) ) )

	.dataa(!\V_GPIO[8]~input_o ),
	.datab(!\ram1|RAM~195_combout ),
	.datac(!\V_GPIO[9]~input_o ),
	.datad(gnd),
	.datae(!\V_GPIO[11]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram1|RAM~196_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram1|RAM~196 .extended_lut = "off";
defparam \ram1|RAM~196 .lut_mask = 64'h1010000010100000;
defparam \ram1|RAM~196 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y7_N25
dffeas \ram1|RAM~15 (
	.clk(\V_GPIO[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\V_GPIO[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|RAM~196_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|RAM~15_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|RAM~15 .is_wysiwyg = "true";
defparam \ram1|RAM~15 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y7_N36
cyclonev_lcell_comb \ram1|RAM~12feeder (
// Equation(s):
// \ram1|RAM~12feeder_combout  = ( \V_GPIO[5]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\V_GPIO[5]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram1|RAM~12feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram1|RAM~12feeder .extended_lut = "off";
defparam \ram1|RAM~12feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ram1|RAM~12feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y5_N30
cyclonev_lcell_comb \ram1|RAM~198 (
// Equation(s):
// \ram1|RAM~198_combout  = (!\V_GPIO[9]~input_o  & (!\V_GPIO[11]~input_o  & (!\V_GPIO[8]~input_o  & \ram1|RAM~195_combout )))

	.dataa(!\V_GPIO[9]~input_o ),
	.datab(!\V_GPIO[11]~input_o ),
	.datac(!\V_GPIO[8]~input_o ),
	.datad(!\ram1|RAM~195_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram1|RAM~198_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram1|RAM~198 .extended_lut = "off";
defparam \ram1|RAM~198 .lut_mask = 64'h0080008000800080;
defparam \ram1|RAM~198 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y7_N37
dffeas \ram1|RAM~12 (
	.clk(\V_GPIO[0]~inputCLKENA0_outclk ),
	.d(\ram1|RAM~12feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|RAM~198_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|RAM~12_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|RAM~12 .is_wysiwyg = "true";
defparam \ram1|RAM~12 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y7_N48
cyclonev_lcell_comb \ram1|RAM~96 (
// Equation(s):
// \ram1|RAM~96_combout  = ( !\V_GPIO[9]~input_o  & ( (!\V_GPIO[10]~input_o  & (\ram1|RAM~147_combout )) # (\V_GPIO[10]~input_o  & ((!\ram1|RAM~147_combout  & (\ram1|RAM~12_q )) # (\ram1|RAM~147_combout  & (((\ram1|RAM~15_q )))))) ) ) # ( \V_GPIO[9]~input_o  
// & ( (!\V_GPIO[10]~input_o  & (\ram1|RAM~147_combout )) # (\V_GPIO[10]~input_o  & ((!\ram1|RAM~147_combout  & (\ram1|RAM~18_q )) # (\ram1|RAM~147_combout  & (((\ram1|RAM~21_q )))))) ) )

	.dataa(!\V_GPIO[10]~input_o ),
	.datab(!\ram1|RAM~147_combout ),
	.datac(!\ram1|RAM~18_q ),
	.datad(!\ram1|RAM~21_q ),
	.datae(!\V_GPIO[9]~input_o ),
	.dataf(!\ram1|RAM~15_q ),
	.datag(!\ram1|RAM~12_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram1|RAM~96_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram1|RAM~96 .extended_lut = "on";
defparam \ram1|RAM~96 .lut_mask = 64'h2626263737372637;
defparam \ram1|RAM~96 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y6_N0
cyclonev_lcell_comb \ram1|RAM~63feeder (
// Equation(s):
// \ram1|RAM~63feeder_combout  = ( \V_GPIO[5]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\V_GPIO[5]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram1|RAM~63feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram1|RAM~63feeder .extended_lut = "off";
defparam \ram1|RAM~63feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ram1|RAM~63feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y7_N15
cyclonev_lcell_comb \ram1|RAM~204 (
// Equation(s):
// \ram1|RAM~204_combout  = ( !\V_GPIO[13]~input_o  & ( (\V_GPIO[12]~input_o  & (\V_GPIO[4]~input_o  & (!\V_GPIO[11]~input_o  & \V_GPIO[10]~input_o ))) ) )

	.dataa(!\V_GPIO[12]~input_o ),
	.datab(!\V_GPIO[4]~input_o ),
	.datac(!\V_GPIO[11]~input_o ),
	.datad(!\V_GPIO[10]~input_o ),
	.datae(gnd),
	.dataf(!\V_GPIO[13]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram1|RAM~204_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram1|RAM~204 .extended_lut = "off";
defparam \ram1|RAM~204 .lut_mask = 64'h0010001000000000;
defparam \ram1|RAM~204 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y6_N48
cyclonev_lcell_comb \ram1|RAM~205 (
// Equation(s):
// \ram1|RAM~205_combout  = ( !\V_GPIO[9]~input_o  & ( \ram1|RAM~204_combout  & ( \V_GPIO[8]~input_o  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\V_GPIO[8]~input_o ),
	.datad(gnd),
	.datae(!\V_GPIO[9]~input_o ),
	.dataf(!\ram1|RAM~204_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram1|RAM~205_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram1|RAM~205 .extended_lut = "off";
defparam \ram1|RAM~205 .lut_mask = 64'h000000000F0F0000;
defparam \ram1|RAM~205 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y6_N1
dffeas \ram1|RAM~63 (
	.clk(\V_GPIO[0]~inputCLKENA0_outclk ),
	.d(\ram1|RAM~63feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|RAM~205_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|RAM~63_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|RAM~63 .is_wysiwyg = "true";
defparam \ram1|RAM~63 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y6_N24
cyclonev_lcell_comb \ram1|RAM~66feeder (
// Equation(s):
// \ram1|RAM~66feeder_combout  = ( \V_GPIO[5]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\V_GPIO[5]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram1|RAM~66feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram1|RAM~66feeder .extended_lut = "off";
defparam \ram1|RAM~66feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ram1|RAM~66feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y6_N9
cyclonev_lcell_comb \ram1|RAM~208 (
// Equation(s):
// \ram1|RAM~208_combout  = ( \V_GPIO[9]~input_o  & ( \ram1|RAM~204_combout  & ( !\V_GPIO[8]~input_o  ) ) )

	.dataa(!\V_GPIO[8]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\V_GPIO[9]~input_o ),
	.dataf(!\ram1|RAM~204_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram1|RAM~208_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram1|RAM~208 .extended_lut = "off";
defparam \ram1|RAM~208 .lut_mask = 64'h000000000000AAAA;
defparam \ram1|RAM~208 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y6_N25
dffeas \ram1|RAM~66 (
	.clk(\V_GPIO[0]~inputCLKENA0_outclk ),
	.d(\ram1|RAM~66feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|RAM~208_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|RAM~66_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|RAM~66 .is_wysiwyg = "true";
defparam \ram1|RAM~66 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y5_N54
cyclonev_lcell_comb \ram1|RAM~206 (
// Equation(s):
// \ram1|RAM~206_combout  = ( \V_GPIO[9]~input_o  & ( \ram1|RAM~204_combout  & ( \V_GPIO[8]~input_o  ) ) )

	.dataa(gnd),
	.datab(!\V_GPIO[8]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\V_GPIO[9]~input_o ),
	.dataf(!\ram1|RAM~204_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram1|RAM~206_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram1|RAM~206 .extended_lut = "off";
defparam \ram1|RAM~206 .lut_mask = 64'h0000000000003333;
defparam \ram1|RAM~206 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y7_N11
dffeas \ram1|RAM~69 (
	.clk(\V_GPIO[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\V_GPIO[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|RAM~206_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|RAM~69_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|RAM~69 .is_wysiwyg = "true";
defparam \ram1|RAM~69 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y5_N15
cyclonev_lcell_comb \ram1|RAM~211 (
// Equation(s):
// \ram1|RAM~211_combout  = ( \V_GPIO[12]~input_o  & ( (\V_GPIO[4]~input_o  & !\V_GPIO[13]~input_o ) ) )

	.dataa(!\V_GPIO[4]~input_o ),
	.datab(!\V_GPIO[13]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\V_GPIO[12]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram1|RAM~211_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram1|RAM~211 .extended_lut = "off";
defparam \ram1|RAM~211 .lut_mask = 64'h0000000044444444;
defparam \ram1|RAM~211 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y6_N54
cyclonev_lcell_comb \ram1|RAM~228 (
// Equation(s):
// \ram1|RAM~228_combout  = ( \V_GPIO[9]~input_o  & ( \ram1|RAM~211_combout  & ( (!\V_GPIO[11]~input_o  & (!\V_GPIO[10]~input_o  & !\V_GPIO[8]~input_o )) ) ) )

	.dataa(!\V_GPIO[11]~input_o ),
	.datab(!\V_GPIO[10]~input_o ),
	.datac(!\V_GPIO[8]~input_o ),
	.datad(gnd),
	.datae(!\V_GPIO[9]~input_o ),
	.dataf(!\ram1|RAM~211_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram1|RAM~228_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram1|RAM~228 .extended_lut = "off";
defparam \ram1|RAM~228 .lut_mask = 64'h0000000000008080;
defparam \ram1|RAM~228 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y6_N2
dffeas \ram1|RAM~54 (
	.clk(\V_GPIO[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\V_GPIO[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|RAM~228_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|RAM~54_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|RAM~54 .is_wysiwyg = "true";
defparam \ram1|RAM~54 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y6_N12
cyclonev_lcell_comb \ram1|RAM~226 (
// Equation(s):
// \ram1|RAM~226_combout  = ( \V_GPIO[9]~input_o  & ( \ram1|RAM~211_combout  & ( (!\V_GPIO[11]~input_o  & (!\V_GPIO[10]~input_o  & \V_GPIO[8]~input_o )) ) ) )

	.dataa(!\V_GPIO[11]~input_o ),
	.datab(!\V_GPIO[10]~input_o ),
	.datac(!\V_GPIO[8]~input_o ),
	.datad(gnd),
	.datae(!\V_GPIO[9]~input_o ),
	.dataf(!\ram1|RAM~211_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram1|RAM~226_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram1|RAM~226 .extended_lut = "off";
defparam \ram1|RAM~226 .lut_mask = 64'h0000000000000808;
defparam \ram1|RAM~226 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y6_N20
dffeas \ram1|RAM~57 (
	.clk(\V_GPIO[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\V_GPIO[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|RAM~226_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|RAM~57_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|RAM~57 .is_wysiwyg = "true";
defparam \ram1|RAM~57 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y5_N24
cyclonev_lcell_comb \ram1|RAM~209 (
// Equation(s):
// \ram1|RAM~209_combout  = ( \V_GPIO[4]~input_o  & ( (\V_GPIO[12]~input_o  & (!\V_GPIO[9]~input_o  & !\V_GPIO[13]~input_o )) ) )

	.dataa(!\V_GPIO[12]~input_o ),
	.datab(!\V_GPIO[9]~input_o ),
	.datac(!\V_GPIO[13]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\V_GPIO[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram1|RAM~209_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram1|RAM~209 .extended_lut = "off";
defparam \ram1|RAM~209 .lut_mask = 64'h0000000040404040;
defparam \ram1|RAM~209 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y5_N9
cyclonev_lcell_comb \ram1|RAM~225 (
// Equation(s):
// \ram1|RAM~225_combout  = ( \ram1|RAM~209_combout  & ( (!\V_GPIO[10]~input_o  & (!\V_GPIO[11]~input_o  & \V_GPIO[8]~input_o )) ) )

	.dataa(!\V_GPIO[10]~input_o ),
	.datab(gnd),
	.datac(!\V_GPIO[11]~input_o ),
	.datad(!\V_GPIO[8]~input_o ),
	.datae(gnd),
	.dataf(!\ram1|RAM~209_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram1|RAM~225_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram1|RAM~225 .extended_lut = "off";
defparam \ram1|RAM~225 .lut_mask = 64'h0000000000A000A0;
defparam \ram1|RAM~225 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y6_N32
dffeas \ram1|RAM~51 (
	.clk(\V_GPIO[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\V_GPIO[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|RAM~225_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|RAM~51_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|RAM~51 .is_wysiwyg = "true";
defparam \ram1|RAM~51 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y6_N18
cyclonev_lcell_comb \ram1|RAM~48feeder (
// Equation(s):
// \ram1|RAM~48feeder_combout  = ( \V_GPIO[5]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\V_GPIO[5]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram1|RAM~48feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram1|RAM~48feeder .extended_lut = "off";
defparam \ram1|RAM~48feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ram1|RAM~48feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y5_N24
cyclonev_lcell_comb \ram1|RAM~227 (
// Equation(s):
// \ram1|RAM~227_combout  = ( !\V_GPIO[8]~input_o  & ( \ram1|RAM~209_combout  & ( (!\V_GPIO[10]~input_o  & !\V_GPIO[11]~input_o ) ) ) )

	.dataa(gnd),
	.datab(!\V_GPIO[10]~input_o ),
	.datac(!\V_GPIO[11]~input_o ),
	.datad(gnd),
	.datae(!\V_GPIO[8]~input_o ),
	.dataf(!\ram1|RAM~209_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram1|RAM~227_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram1|RAM~227 .extended_lut = "off";
defparam \ram1|RAM~227 .lut_mask = 64'h00000000C0C00000;
defparam \ram1|RAM~227 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y6_N19
dffeas \ram1|RAM~48 (
	.clk(\V_GPIO[0]~inputCLKENA0_outclk ),
	.d(\ram1|RAM~48feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|RAM~227_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|RAM~48_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|RAM~48 .is_wysiwyg = "true";
defparam \ram1|RAM~48 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y6_N39
cyclonev_lcell_comb \ram1|RAM~155 (
// Equation(s):
// \ram1|RAM~155_combout  = ( !\V_GPIO[9]~input_o  & ( (!\V_GPIO[8]~input_o  & (!\V_GPIO[10]~input_o  & (\ram1|RAM~48_q ))) # (\V_GPIO[8]~input_o  & ((((\ram1|RAM~51_q ))) # (\V_GPIO[10]~input_o ))) ) ) # ( \V_GPIO[9]~input_o  & ( (!\V_GPIO[8]~input_o  & 
// (!\V_GPIO[10]~input_o  & (\ram1|RAM~54_q ))) # (\V_GPIO[8]~input_o  & ((((\ram1|RAM~57_q ))) # (\V_GPIO[10]~input_o ))) ) )

	.dataa(!\V_GPIO[8]~input_o ),
	.datab(!\V_GPIO[10]~input_o ),
	.datac(!\ram1|RAM~54_q ),
	.datad(!\ram1|RAM~57_q ),
	.datae(!\V_GPIO[9]~input_o ),
	.dataf(!\ram1|RAM~51_q ),
	.datag(!\ram1|RAM~48_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram1|RAM~155_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram1|RAM~155 .extended_lut = "on";
defparam \ram1|RAM~155 .lut_mask = 64'h1919195D5D5D195D;
defparam \ram1|RAM~155 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y6_N54
cyclonev_lcell_comb \ram1|RAM~60feeder (
// Equation(s):
// \ram1|RAM~60feeder_combout  = ( \V_GPIO[5]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\V_GPIO[5]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram1|RAM~60feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram1|RAM~60feeder .extended_lut = "off";
defparam \ram1|RAM~60feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ram1|RAM~60feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y6_N45
cyclonev_lcell_comb \ram1|RAM~207 (
// Equation(s):
// \ram1|RAM~207_combout  = ( !\V_GPIO[9]~input_o  & ( \ram1|RAM~204_combout  & ( !\V_GPIO[8]~input_o  ) ) )

	.dataa(!\V_GPIO[8]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\V_GPIO[9]~input_o ),
	.dataf(!\ram1|RAM~204_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram1|RAM~207_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram1|RAM~207 .extended_lut = "off";
defparam \ram1|RAM~207 .lut_mask = 64'h00000000AAAA0000;
defparam \ram1|RAM~207 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y6_N56
dffeas \ram1|RAM~60 (
	.clk(\V_GPIO[0]~inputCLKENA0_outclk ),
	.d(\ram1|RAM~60feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|RAM~207_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|RAM~60_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|RAM~60 .is_wysiwyg = "true";
defparam \ram1|RAM~60 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y7_N24
cyclonev_lcell_comb \ram1|RAM~104 (
// Equation(s):
// \ram1|RAM~104_combout  = ( !\V_GPIO[9]~input_o  & ( (!\V_GPIO[10]~input_o  & ((((\ram1|RAM~155_combout ))))) # (\V_GPIO[10]~input_o  & (((!\ram1|RAM~155_combout  & ((\ram1|RAM~60_q ))) # (\ram1|RAM~155_combout  & (\ram1|RAM~63_q ))))) ) ) # ( 
// \V_GPIO[9]~input_o  & ( ((!\V_GPIO[10]~input_o  & (((\ram1|RAM~155_combout )))) # (\V_GPIO[10]~input_o  & ((!\ram1|RAM~155_combout  & (\ram1|RAM~66_q )) # (\ram1|RAM~155_combout  & ((\ram1|RAM~69_q )))))) ) )

	.dataa(!\ram1|RAM~63_q ),
	.datab(!\V_GPIO[10]~input_o ),
	.datac(!\ram1|RAM~66_q ),
	.datad(!\ram1|RAM~69_q ),
	.datae(!\V_GPIO[9]~input_o ),
	.dataf(!\ram1|RAM~155_combout ),
	.datag(!\ram1|RAM~60_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram1|RAM~104_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram1|RAM~104 .extended_lut = "on";
defparam \ram1|RAM~104 .lut_mask = 64'h03030303DDDDCCFF;
defparam \ram1|RAM~104 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y5_N33
cyclonev_lcell_comb \ram1|RAM~212 (
// Equation(s):
// \ram1|RAM~212_combout  = ( \ram1|RAM~211_combout  & ( (\V_GPIO[9]~input_o  & (\V_GPIO[11]~input_o  & (\V_GPIO[8]~input_o  & \V_GPIO[10]~input_o ))) ) )

	.dataa(!\V_GPIO[9]~input_o ),
	.datab(!\V_GPIO[11]~input_o ),
	.datac(!\V_GPIO[8]~input_o ),
	.datad(!\V_GPIO[10]~input_o ),
	.datae(gnd),
	.dataf(!\ram1|RAM~211_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram1|RAM~212_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram1|RAM~212 .extended_lut = "off";
defparam \ram1|RAM~212 .lut_mask = 64'h0000000000010001;
defparam \ram1|RAM~212 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y7_N1
dffeas \ram1|RAM~93 (
	.clk(\V_GPIO[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\V_GPIO[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|RAM~212_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|RAM~93_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|RAM~93 .is_wysiwyg = "true";
defparam \ram1|RAM~93 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y5_N33
cyclonev_lcell_comb \ram1|RAM~214 (
// Equation(s):
// \ram1|RAM~214_combout  = ( \V_GPIO[11]~input_o  & ( \ram1|RAM~211_combout  & ( (!\V_GPIO[8]~input_o  & (\V_GPIO[9]~input_o  & \V_GPIO[10]~input_o )) ) ) )

	.dataa(!\V_GPIO[8]~input_o ),
	.datab(!\V_GPIO[9]~input_o ),
	.datac(!\V_GPIO[10]~input_o ),
	.datad(gnd),
	.datae(!\V_GPIO[11]~input_o ),
	.dataf(!\ram1|RAM~211_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram1|RAM~214_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram1|RAM~214 .extended_lut = "off";
defparam \ram1|RAM~214 .lut_mask = 64'h0000000000000202;
defparam \ram1|RAM~214 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y5_N37
dffeas \ram1|RAM~90 (
	.clk(\V_GPIO[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\V_GPIO[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|RAM~214_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|RAM~90_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|RAM~90 .is_wysiwyg = "true";
defparam \ram1|RAM~90 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y7_N30
cyclonev_lcell_comb \ram1|RAM~87feeder (
// Equation(s):
// \ram1|RAM~87feeder_combout  = ( \V_GPIO[5]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\V_GPIO[5]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram1|RAM~87feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram1|RAM~87feeder .extended_lut = "off";
defparam \ram1|RAM~87feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ram1|RAM~87feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y5_N45
cyclonev_lcell_comb \ram1|RAM~210 (
// Equation(s):
// \ram1|RAM~210_combout  = ( \V_GPIO[8]~input_o  & ( \ram1|RAM~209_combout  & ( (\V_GPIO[11]~input_o  & \V_GPIO[10]~input_o ) ) ) )

	.dataa(!\V_GPIO[11]~input_o ),
	.datab(gnd),
	.datac(!\V_GPIO[10]~input_o ),
	.datad(gnd),
	.datae(!\V_GPIO[8]~input_o ),
	.dataf(!\ram1|RAM~209_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram1|RAM~210_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram1|RAM~210 .extended_lut = "off";
defparam \ram1|RAM~210 .lut_mask = 64'h0000000000000505;
defparam \ram1|RAM~210 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y7_N31
dffeas \ram1|RAM~87 (
	.clk(\V_GPIO[0]~inputCLKENA0_outclk ),
	.d(\ram1|RAM~87feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|RAM~210_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|RAM~87_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|RAM~87 .is_wysiwyg = "true";
defparam \ram1|RAM~87 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y4_N24
cyclonev_lcell_comb \ram1|RAM~78feeder (
// Equation(s):
// \ram1|RAM~78feeder_combout  = ( \V_GPIO[5]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\V_GPIO[5]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram1|RAM~78feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram1|RAM~78feeder .extended_lut = "off";
defparam \ram1|RAM~78feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ram1|RAM~78feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y4_N3
cyclonev_lcell_comb \ram1|RAM~232 (
// Equation(s):
// \ram1|RAM~232_combout  = ( \V_GPIO[9]~input_o  & ( \ram1|RAM~211_combout  & ( (\V_GPIO[11]~input_o  & (!\V_GPIO[10]~input_o  & !\V_GPIO[8]~input_o )) ) ) )

	.dataa(!\V_GPIO[11]~input_o ),
	.datab(!\V_GPIO[10]~input_o ),
	.datac(!\V_GPIO[8]~input_o ),
	.datad(gnd),
	.datae(!\V_GPIO[9]~input_o ),
	.dataf(!\ram1|RAM~211_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram1|RAM~232_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram1|RAM~232 .extended_lut = "off";
defparam \ram1|RAM~232 .lut_mask = 64'h0000000000004040;
defparam \ram1|RAM~232 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y4_N26
dffeas \ram1|RAM~78 (
	.clk(\V_GPIO[0]~inputCLKENA0_outclk ),
	.d(\ram1|RAM~78feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|RAM~232_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|RAM~78_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|RAM~78 .is_wysiwyg = "true";
defparam \ram1|RAM~78 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y4_N15
cyclonev_lcell_comb \ram1|RAM~81feeder (
// Equation(s):
// \ram1|RAM~81feeder_combout  = ( \V_GPIO[5]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\V_GPIO[5]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram1|RAM~81feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram1|RAM~81feeder .extended_lut = "off";
defparam \ram1|RAM~81feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ram1|RAM~81feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y4_N51
cyclonev_lcell_comb \ram1|RAM~230 (
// Equation(s):
// \ram1|RAM~230_combout  = ( \V_GPIO[8]~input_o  & ( (!\V_GPIO[10]~input_o  & (\ram1|RAM~211_combout  & (\V_GPIO[11]~input_o  & \V_GPIO[9]~input_o ))) ) )

	.dataa(!\V_GPIO[10]~input_o ),
	.datab(!\ram1|RAM~211_combout ),
	.datac(!\V_GPIO[11]~input_o ),
	.datad(!\V_GPIO[9]~input_o ),
	.datae(!\V_GPIO[8]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram1|RAM~230_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram1|RAM~230 .extended_lut = "off";
defparam \ram1|RAM~230 .lut_mask = 64'h0000000200000002;
defparam \ram1|RAM~230 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y4_N17
dffeas \ram1|RAM~81 (
	.clk(\V_GPIO[0]~inputCLKENA0_outclk ),
	.d(\ram1|RAM~81feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|RAM~230_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|RAM~81_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|RAM~81 .is_wysiwyg = "true";
defparam \ram1|RAM~81 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y4_N36
cyclonev_lcell_comb \ram1|RAM~75feeder (
// Equation(s):
// \ram1|RAM~75feeder_combout  = ( \V_GPIO[5]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\V_GPIO[5]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram1|RAM~75feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram1|RAM~75feeder .extended_lut = "off";
defparam \ram1|RAM~75feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ram1|RAM~75feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y4_N51
cyclonev_lcell_comb \ram1|RAM~229 (
// Equation(s):
// \ram1|RAM~229_combout  = ( !\V_GPIO[10]~input_o  & ( (\V_GPIO[11]~input_o  & (\ram1|RAM~209_combout  & \V_GPIO[8]~input_o )) ) )

	.dataa(!\V_GPIO[11]~input_o ),
	.datab(!\ram1|RAM~209_combout ),
	.datac(!\V_GPIO[8]~input_o ),
	.datad(gnd),
	.datae(!\V_GPIO[10]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram1|RAM~229_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram1|RAM~229 .extended_lut = "off";
defparam \ram1|RAM~229 .lut_mask = 64'h0101000001010000;
defparam \ram1|RAM~229 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y4_N37
dffeas \ram1|RAM~75 (
	.clk(\V_GPIO[0]~inputCLKENA0_outclk ),
	.d(\ram1|RAM~75feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|RAM~229_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|RAM~75_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|RAM~75 .is_wysiwyg = "true";
defparam \ram1|RAM~75 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y4_N54
cyclonev_lcell_comb \ram1|RAM~72feeder (
// Equation(s):
// \ram1|RAM~72feeder_combout  = ( \V_GPIO[5]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\V_GPIO[5]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram1|RAM~72feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram1|RAM~72feeder .extended_lut = "off";
defparam \ram1|RAM~72feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ram1|RAM~72feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y4_N27
cyclonev_lcell_comb \ram1|RAM~231 (
// Equation(s):
// \ram1|RAM~231_combout  = ( !\V_GPIO[8]~input_o  & ( \ram1|RAM~209_combout  & ( (!\V_GPIO[10]~input_o  & \V_GPIO[11]~input_o ) ) ) )

	.dataa(!\V_GPIO[10]~input_o ),
	.datab(gnd),
	.datac(!\V_GPIO[11]~input_o ),
	.datad(gnd),
	.datae(!\V_GPIO[8]~input_o ),
	.dataf(!\ram1|RAM~209_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram1|RAM~231_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram1|RAM~231 .extended_lut = "off";
defparam \ram1|RAM~231 .lut_mask = 64'h000000000A0A0000;
defparam \ram1|RAM~231 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y4_N56
dffeas \ram1|RAM~72 (
	.clk(\V_GPIO[0]~inputCLKENA0_outclk ),
	.d(\ram1|RAM~72feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|RAM~231_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|RAM~72_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|RAM~72 .is_wysiwyg = "true";
defparam \ram1|RAM~72 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y4_N36
cyclonev_lcell_comb \ram1|RAM~159 (
// Equation(s):
// \ram1|RAM~159_combout  = ( !\V_GPIO[9]~input_o  & ( (!\V_GPIO[10]~input_o  & ((!\V_GPIO[8]~input_o  & (\ram1|RAM~72_q )) # (\V_GPIO[8]~input_o  & (((\ram1|RAM~75_q )))))) # (\V_GPIO[10]~input_o  & (\V_GPIO[8]~input_o )) ) ) # ( \V_GPIO[9]~input_o  & ( 
// (!\V_GPIO[10]~input_o  & ((!\V_GPIO[8]~input_o  & (\ram1|RAM~78_q )) # (\V_GPIO[8]~input_o  & (((\ram1|RAM~81_q )))))) # (\V_GPIO[10]~input_o  & (\V_GPIO[8]~input_o )) ) )

	.dataa(!\V_GPIO[10]~input_o ),
	.datab(!\V_GPIO[8]~input_o ),
	.datac(!\ram1|RAM~78_q ),
	.datad(!\ram1|RAM~81_q ),
	.datae(!\V_GPIO[9]~input_o ),
	.dataf(!\ram1|RAM~75_q ),
	.datag(!\ram1|RAM~72_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram1|RAM~159_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram1|RAM~159 .extended_lut = "on";
defparam \ram1|RAM~159 .lut_mask = 64'h1919193B3B3B193B;
defparam \ram1|RAM~159 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y6_N30
cyclonev_lcell_comb \ram1|RAM~84feeder (
// Equation(s):
// \ram1|RAM~84feeder_combout  = ( \V_GPIO[5]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\V_GPIO[5]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram1|RAM~84feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram1|RAM~84feeder .extended_lut = "off";
defparam \ram1|RAM~84feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ram1|RAM~84feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y5_N51
cyclonev_lcell_comb \ram1|RAM~213 (
// Equation(s):
// \ram1|RAM~213_combout  = ( !\V_GPIO[8]~input_o  & ( \ram1|RAM~209_combout  & ( (\V_GPIO[11]~input_o  & \V_GPIO[10]~input_o ) ) ) )

	.dataa(!\V_GPIO[11]~input_o ),
	.datab(gnd),
	.datac(!\V_GPIO[10]~input_o ),
	.datad(gnd),
	.datae(!\V_GPIO[8]~input_o ),
	.dataf(!\ram1|RAM~209_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram1|RAM~213_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram1|RAM~213 .extended_lut = "off";
defparam \ram1|RAM~213 .lut_mask = 64'h0000000005050000;
defparam \ram1|RAM~213 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y6_N31
dffeas \ram1|RAM~84 (
	.clk(\V_GPIO[0]~inputCLKENA0_outclk ),
	.d(\ram1|RAM~84feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|RAM~213_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|RAM~84_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|RAM~84 .is_wysiwyg = "true";
defparam \ram1|RAM~84 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y7_N0
cyclonev_lcell_comb \ram1|RAM~108 (
// Equation(s):
// \ram1|RAM~108_combout  = ( !\V_GPIO[9]~input_o  & ( ((!\V_GPIO[10]~input_o  & (((\ram1|RAM~159_combout )))) # (\V_GPIO[10]~input_o  & ((!\ram1|RAM~159_combout  & (\ram1|RAM~84_q )) # (\ram1|RAM~159_combout  & ((\ram1|RAM~87_q )))))) ) ) # ( 
// \V_GPIO[9]~input_o  & ( (!\V_GPIO[10]~input_o  & ((((\ram1|RAM~159_combout ))))) # (\V_GPIO[10]~input_o  & (((!\ram1|RAM~159_combout  & ((\ram1|RAM~90_q ))) # (\ram1|RAM~159_combout  & (\ram1|RAM~93_q ))))) ) )

	.dataa(!\ram1|RAM~93_q ),
	.datab(!\V_GPIO[10]~input_o ),
	.datac(!\ram1|RAM~90_q ),
	.datad(!\ram1|RAM~87_q ),
	.datae(!\V_GPIO[9]~input_o ),
	.dataf(!\ram1|RAM~159_combout ),
	.datag(!\ram1|RAM~84_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram1|RAM~108_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram1|RAM~108 .extended_lut = "on";
defparam \ram1|RAM~108 .lut_mask = 64'h03030303CCFFDDDD;
defparam \ram1|RAM~108 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y7_N3
cyclonev_lcell_comb \ram1|RAM~45feeder (
// Equation(s):
// \ram1|RAM~45feeder_combout  = ( \V_GPIO[5]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\V_GPIO[5]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram1|RAM~45feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram1|RAM~45feeder .extended_lut = "off";
defparam \ram1|RAM~45feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ram1|RAM~45feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y7_N24
cyclonev_lcell_comb \ram1|RAM~201 (
// Equation(s):
// \ram1|RAM~201_combout  = ( \V_GPIO[11]~input_o  & ( \ram1|RAM~195_combout  & ( (\V_GPIO[8]~input_o  & \V_GPIO[9]~input_o ) ) ) )

	.dataa(!\V_GPIO[8]~input_o ),
	.datab(gnd),
	.datac(!\V_GPIO[9]~input_o ),
	.datad(gnd),
	.datae(!\V_GPIO[11]~input_o ),
	.dataf(!\ram1|RAM~195_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram1|RAM~201_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram1|RAM~201 .extended_lut = "off";
defparam \ram1|RAM~201 .lut_mask = 64'h0000000000000505;
defparam \ram1|RAM~201 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y7_N4
dffeas \ram1|RAM~45 (
	.clk(\V_GPIO[0]~inputCLKENA0_outclk ),
	.d(\ram1|RAM~45feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|RAM~201_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|RAM~45_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|RAM~45 .is_wysiwyg = "true";
defparam \ram1|RAM~45 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y7_N18
cyclonev_lcell_comb \ram1|RAM~42feeder (
// Equation(s):
// \ram1|RAM~42feeder_combout  = ( \V_GPIO[5]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\V_GPIO[5]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram1|RAM~42feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram1|RAM~42feeder .extended_lut = "off";
defparam \ram1|RAM~42feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ram1|RAM~42feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y7_N0
cyclonev_lcell_comb \ram1|RAM~203 (
// Equation(s):
// \ram1|RAM~203_combout  = ( \V_GPIO[11]~input_o  & ( (\ram1|RAM~195_combout  & (\V_GPIO[9]~input_o  & !\V_GPIO[8]~input_o )) ) )

	.dataa(!\ram1|RAM~195_combout ),
	.datab(!\V_GPIO[9]~input_o ),
	.datac(!\V_GPIO[8]~input_o ),
	.datad(gnd),
	.datae(!\V_GPIO[11]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram1|RAM~203_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram1|RAM~203 .extended_lut = "off";
defparam \ram1|RAM~203 .lut_mask = 64'h0000101000001010;
defparam \ram1|RAM~203 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y7_N19
dffeas \ram1|RAM~42 (
	.clk(\V_GPIO[0]~inputCLKENA0_outclk ),
	.d(\ram1|RAM~42feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|RAM~203_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|RAM~42_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|RAM~42 .is_wysiwyg = "true";
defparam \ram1|RAM~42 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y7_N3
cyclonev_lcell_comb \ram1|RAM~39feeder (
// Equation(s):
// \ram1|RAM~39feeder_combout  = ( \V_GPIO[5]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\V_GPIO[5]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram1|RAM~39feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram1|RAM~39feeder .extended_lut = "off";
defparam \ram1|RAM~39feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ram1|RAM~39feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y6_N27
cyclonev_lcell_comb \ram1|RAM~200 (
// Equation(s):
// \ram1|RAM~200_combout  = ( \V_GPIO[11]~input_o  & ( \ram1|RAM~195_combout  & ( (\V_GPIO[8]~input_o  & !\V_GPIO[9]~input_o ) ) ) )

	.dataa(!\V_GPIO[8]~input_o ),
	.datab(gnd),
	.datac(!\V_GPIO[9]~input_o ),
	.datad(gnd),
	.datae(!\V_GPIO[11]~input_o ),
	.dataf(!\ram1|RAM~195_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram1|RAM~200_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram1|RAM~200 .extended_lut = "off";
defparam \ram1|RAM~200 .lut_mask = 64'h0000000000005050;
defparam \ram1|RAM~200 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y7_N4
dffeas \ram1|RAM~39 (
	.clk(\V_GPIO[0]~inputCLKENA0_outclk ),
	.d(\ram1|RAM~39feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|RAM~200_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|RAM~39_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|RAM~39 .is_wysiwyg = "true";
defparam \ram1|RAM~39 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y7_N39
cyclonev_lcell_comb \ram1|RAM~224 (
// Equation(s):
// \ram1|RAM~224_combout  = ( \ram1|RAM~218_combout  & ( (\V_GPIO[9]~input_o  & (\V_GPIO[11]~input_o  & !\V_GPIO[10]~input_o )) ) )

	.dataa(gnd),
	.datab(!\V_GPIO[9]~input_o ),
	.datac(!\V_GPIO[11]~input_o ),
	.datad(!\V_GPIO[10]~input_o ),
	.datae(gnd),
	.dataf(!\ram1|RAM~218_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram1|RAM~224_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram1|RAM~224 .extended_lut = "off";
defparam \ram1|RAM~224 .lut_mask = 64'h0000000003000300;
defparam \ram1|RAM~224 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y7_N17
dffeas \ram1|RAM~30 (
	.clk(\V_GPIO[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\V_GPIO[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|RAM~224_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|RAM~30_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|RAM~30 .is_wysiwyg = "true";
defparam \ram1|RAM~30 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y7_N6
cyclonev_lcell_comb \ram1|RAM~33feeder (
// Equation(s):
// \ram1|RAM~33feeder_combout  = ( \V_GPIO[5]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\V_GPIO[5]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram1|RAM~33feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram1|RAM~33feeder .extended_lut = "off";
defparam \ram1|RAM~33feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ram1|RAM~33feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y7_N36
cyclonev_lcell_comb \ram1|RAM~222 (
// Equation(s):
// \ram1|RAM~222_combout  = ( \V_GPIO[11]~input_o  & ( \ram1|RAM~215_combout  & ( (!\V_GPIO[10]~input_o  & (\V_GPIO[9]~input_o  & \V_GPIO[8]~input_o )) ) ) )

	.dataa(!\V_GPIO[10]~input_o ),
	.datab(!\V_GPIO[9]~input_o ),
	.datac(!\V_GPIO[8]~input_o ),
	.datad(gnd),
	.datae(!\V_GPIO[11]~input_o ),
	.dataf(!\ram1|RAM~215_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram1|RAM~222_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram1|RAM~222 .extended_lut = "off";
defparam \ram1|RAM~222 .lut_mask = 64'h0000000000000202;
defparam \ram1|RAM~222 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y7_N8
dffeas \ram1|RAM~33 (
	.clk(\V_GPIO[0]~inputCLKENA0_outclk ),
	.d(\ram1|RAM~33feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|RAM~222_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|RAM~33_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|RAM~33 .is_wysiwyg = "true";
defparam \ram1|RAM~33 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y7_N45
cyclonev_lcell_comb \ram1|RAM~221 (
// Equation(s):
// \ram1|RAM~221_combout  = ( \V_GPIO[11]~input_o  & ( (!\V_GPIO[10]~input_o  & (\V_GPIO[8]~input_o  & (!\V_GPIO[9]~input_o  & \ram1|RAM~215_combout ))) ) )

	.dataa(!\V_GPIO[10]~input_o ),
	.datab(!\V_GPIO[8]~input_o ),
	.datac(!\V_GPIO[9]~input_o ),
	.datad(!\ram1|RAM~215_combout ),
	.datae(!\V_GPIO[11]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram1|RAM~221_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram1|RAM~221 .extended_lut = "off";
defparam \ram1|RAM~221 .lut_mask = 64'h0000002000000020;
defparam \ram1|RAM~221 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y7_N49
dffeas \ram1|RAM~27 (
	.clk(\V_GPIO[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\V_GPIO[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|RAM~221_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|RAM~27_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|RAM~27 .is_wysiwyg = "true";
defparam \ram1|RAM~27 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y7_N9
cyclonev_lcell_comb \ram1|RAM~223 (
// Equation(s):
// \ram1|RAM~223_combout  = ( \V_GPIO[11]~input_o  & ( \ram1|RAM~215_combout  & ( (!\V_GPIO[8]~input_o  & (!\V_GPIO[9]~input_o  & !\V_GPIO[10]~input_o )) ) ) )

	.dataa(!\V_GPIO[8]~input_o ),
	.datab(gnd),
	.datac(!\V_GPIO[9]~input_o ),
	.datad(!\V_GPIO[10]~input_o ),
	.datae(!\V_GPIO[11]~input_o ),
	.dataf(!\ram1|RAM~215_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram1|RAM~223_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram1|RAM~223 .extended_lut = "off";
defparam \ram1|RAM~223 .lut_mask = 64'h000000000000A000;
defparam \ram1|RAM~223 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y7_N23
dffeas \ram1|RAM~24 (
	.clk(\V_GPIO[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\V_GPIO[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|RAM~223_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|RAM~24_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|RAM~24 .is_wysiwyg = "true";
defparam \ram1|RAM~24 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y7_N42
cyclonev_lcell_comb \ram1|RAM~151 (
// Equation(s):
// \ram1|RAM~151_combout  = ( !\V_GPIO[9]~input_o  & ( (!\V_GPIO[10]~input_o  & ((!\V_GPIO[8]~input_o  & (\ram1|RAM~24_q )) # (\V_GPIO[8]~input_o  & (((\ram1|RAM~27_q )))))) # (\V_GPIO[10]~input_o  & (\V_GPIO[8]~input_o )) ) ) # ( \V_GPIO[9]~input_o  & ( 
// (!\V_GPIO[10]~input_o  & ((!\V_GPIO[8]~input_o  & (\ram1|RAM~30_q )) # (\V_GPIO[8]~input_o  & (((\ram1|RAM~33_q )))))) # (\V_GPIO[10]~input_o  & (\V_GPIO[8]~input_o )) ) )

	.dataa(!\V_GPIO[10]~input_o ),
	.datab(!\V_GPIO[8]~input_o ),
	.datac(!\ram1|RAM~30_q ),
	.datad(!\ram1|RAM~33_q ),
	.datae(!\V_GPIO[9]~input_o ),
	.dataf(!\ram1|RAM~27_q ),
	.datag(!\ram1|RAM~24_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram1|RAM~151_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram1|RAM~151 .extended_lut = "on";
defparam \ram1|RAM~151 .lut_mask = 64'h1919193B3B3B193B;
defparam \ram1|RAM~151 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y7_N6
cyclonev_lcell_comb \ram1|RAM~202 (
// Equation(s):
// \ram1|RAM~202_combout  = ( !\V_GPIO[9]~input_o  & ( \V_GPIO[11]~input_o  & ( (\ram1|RAM~195_combout  & !\V_GPIO[8]~input_o ) ) ) )

	.dataa(!\ram1|RAM~195_combout ),
	.datab(gnd),
	.datac(!\V_GPIO[8]~input_o ),
	.datad(gnd),
	.datae(!\V_GPIO[9]~input_o ),
	.dataf(!\V_GPIO[11]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram1|RAM~202_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram1|RAM~202 .extended_lut = "off";
defparam \ram1|RAM~202 .lut_mask = 64'h0000000050500000;
defparam \ram1|RAM~202 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y7_N11
dffeas \ram1|RAM~36 (
	.clk(\V_GPIO[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\V_GPIO[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|RAM~202_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|RAM~36_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|RAM~36 .is_wysiwyg = "true";
defparam \ram1|RAM~36 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y7_N12
cyclonev_lcell_comb \ram1|RAM~100 (
// Equation(s):
// \ram1|RAM~100_combout  = ( !\V_GPIO[9]~input_o  & ( (!\V_GPIO[10]~input_o  & ((((\ram1|RAM~151_combout ))))) # (\V_GPIO[10]~input_o  & (((!\ram1|RAM~151_combout  & (\ram1|RAM~36_q )) # (\ram1|RAM~151_combout  & ((\ram1|RAM~39_q )))))) ) ) # ( 
// \V_GPIO[9]~input_o  & ( (!\V_GPIO[10]~input_o  & ((((\ram1|RAM~151_combout ))))) # (\V_GPIO[10]~input_o  & (((!\ram1|RAM~151_combout  & ((\ram1|RAM~42_q ))) # (\ram1|RAM~151_combout  & (\ram1|RAM~45_q ))))) ) )

	.dataa(!\V_GPIO[10]~input_o ),
	.datab(!\ram1|RAM~45_q ),
	.datac(!\ram1|RAM~42_q ),
	.datad(!\ram1|RAM~39_q ),
	.datae(!\V_GPIO[9]~input_o ),
	.dataf(!\ram1|RAM~151_combout ),
	.datag(!\ram1|RAM~36_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram1|RAM~100_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram1|RAM~100 .extended_lut = "on";
defparam \ram1|RAM~100 .lut_mask = 64'h05050505AAFFBBBB;
defparam \ram1|RAM~100 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y7_N42
cyclonev_lcell_comb \ram1|RAM~112 (
// Equation(s):
// \ram1|RAM~112_combout  = ( \ram1|RAM~108_combout  & ( \ram1|RAM~100_combout  & ( ((!\V_GPIO[12]~input_o  & (\ram1|RAM~96_combout )) # (\V_GPIO[12]~input_o  & ((\ram1|RAM~104_combout )))) # (\V_GPIO[11]~input_o ) ) ) ) # ( !\ram1|RAM~108_combout  & ( 
// \ram1|RAM~100_combout  & ( (!\V_GPIO[12]~input_o  & (((\V_GPIO[11]~input_o )) # (\ram1|RAM~96_combout ))) # (\V_GPIO[12]~input_o  & (((\ram1|RAM~104_combout  & !\V_GPIO[11]~input_o )))) ) ) ) # ( \ram1|RAM~108_combout  & ( !\ram1|RAM~100_combout  & ( 
// (!\V_GPIO[12]~input_o  & (\ram1|RAM~96_combout  & ((!\V_GPIO[11]~input_o )))) # (\V_GPIO[12]~input_o  & (((\V_GPIO[11]~input_o ) # (\ram1|RAM~104_combout )))) ) ) ) # ( !\ram1|RAM~108_combout  & ( !\ram1|RAM~100_combout  & ( (!\V_GPIO[11]~input_o  & 
// ((!\V_GPIO[12]~input_o  & (\ram1|RAM~96_combout )) # (\V_GPIO[12]~input_o  & ((\ram1|RAM~104_combout ))))) ) ) )

	.dataa(!\V_GPIO[12]~input_o ),
	.datab(!\ram1|RAM~96_combout ),
	.datac(!\ram1|RAM~104_combout ),
	.datad(!\V_GPIO[11]~input_o ),
	.datae(!\ram1|RAM~108_combout ),
	.dataf(!\ram1|RAM~100_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram1|RAM~112_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram1|RAM~112 .extended_lut = "off";
defparam \ram1|RAM~112 .lut_mask = 64'h2700275527AA27FF;
defparam \ram1|RAM~112 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y7_N30
cyclonev_lcell_comb \ram1|dataout~0 (
// Equation(s):
// \ram1|dataout~0_combout  = ( \V_GPIO[5]~input_o  & ( \ram1|RAM~112_combout  ) ) # ( !\V_GPIO[5]~input_o  & ( \ram1|RAM~112_combout  & ( (!\V_GPIO[4]~input_o ) # (\V_GPIO[13]~input_o ) ) ) ) # ( \V_GPIO[5]~input_o  & ( !\ram1|RAM~112_combout  & ( 
// (\V_GPIO[4]~input_o  & !\V_GPIO[13]~input_o ) ) ) )

	.dataa(!\V_GPIO[4]~input_o ),
	.datab(gnd),
	.datac(!\V_GPIO[13]~input_o ),
	.datad(gnd),
	.datae(!\V_GPIO[5]~input_o ),
	.dataf(!\ram1|RAM~112_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram1|dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram1|dataout~0 .extended_lut = "off";
defparam \ram1|dataout~0 .lut_mask = 64'h00005050AFAFFFFF;
defparam \ram1|dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y7_N31
dffeas \ram1|dataout[0] (
	.clk(\V_GPIO[0]~inputCLKENA0_outclk ),
	.d(\ram1|dataout~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\V_GPIO[13]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|dataout [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|dataout[0] .is_wysiwyg = "true";
defparam \ram1|dataout[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y4_N42
cyclonev_lcell_comb \read[0]~0 (
// Equation(s):
// \read[0]~0_combout  = ( \V_GPIO[13]~input_o  & ( \ram1|dataout [0] & ( \ram2|ram|altsyncram_component|auto_generated|q_b [0] ) ) ) # ( !\V_GPIO[13]~input_o  & ( \ram1|dataout [0] ) ) # ( \V_GPIO[13]~input_o  & ( !\ram1|dataout [0] & ( 
// \ram2|ram|altsyncram_component|auto_generated|q_b [0] ) ) )

	.dataa(gnd),
	.datab(!\ram2|ram|altsyncram_component|auto_generated|q_b [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\V_GPIO[13]~input_o ),
	.dataf(!\ram1|dataout [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\read[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \read[0]~0 .extended_lut = "off";
defparam \read[0]~0 .lut_mask = 64'h00003333FFFF3333;
defparam \read[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y6_N16
dffeas \ram1|RAM~64 (
	.clk(\V_GPIO[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\V_GPIO[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|RAM~205_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|RAM~64_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|RAM~64 .is_wysiwyg = "true";
defparam \ram1|RAM~64 .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y6_N53
dffeas \ram1|RAM~67 (
	.clk(\V_GPIO[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\V_GPIO[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|RAM~208_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|RAM~67_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|RAM~67 .is_wysiwyg = "true";
defparam \ram1|RAM~67 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y5_N7
dffeas \ram1|RAM~70 (
	.clk(\V_GPIO[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\V_GPIO[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|RAM~206_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|RAM~70_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|RAM~70 .is_wysiwyg = "true";
defparam \ram1|RAM~70 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y5_N36
cyclonev_lcell_comb \ram1|RAM~55feeder (
// Equation(s):
// \ram1|RAM~55feeder_combout  = ( \V_GPIO[6]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\V_GPIO[6]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram1|RAM~55feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram1|RAM~55feeder .extended_lut = "off";
defparam \ram1|RAM~55feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ram1|RAM~55feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y5_N38
dffeas \ram1|RAM~55 (
	.clk(\V_GPIO[0]~inputCLKENA0_outclk ),
	.d(\ram1|RAM~55feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|RAM~228_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|RAM~55_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|RAM~55 .is_wysiwyg = "true";
defparam \ram1|RAM~55 .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y5_N26
dffeas \ram1|RAM~58 (
	.clk(\V_GPIO[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\V_GPIO[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|RAM~226_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|RAM~58_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|RAM~58 .is_wysiwyg = "true";
defparam \ram1|RAM~58 .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y5_N19
dffeas \ram1|RAM~52 (
	.clk(\V_GPIO[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\V_GPIO[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|RAM~225_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|RAM~52_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|RAM~52 .is_wysiwyg = "true";
defparam \ram1|RAM~52 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y5_N6
cyclonev_lcell_comb \ram1|RAM~49feeder (
// Equation(s):
// \ram1|RAM~49feeder_combout  = ( \V_GPIO[6]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\V_GPIO[6]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram1|RAM~49feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram1|RAM~49feeder .extended_lut = "off";
defparam \ram1|RAM~49feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ram1|RAM~49feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y5_N8
dffeas \ram1|RAM~49 (
	.clk(\V_GPIO[0]~inputCLKENA0_outclk ),
	.d(\ram1|RAM~49feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|RAM~227_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|RAM~49_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|RAM~49 .is_wysiwyg = "true";
defparam \ram1|RAM~49 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y5_N51
cyclonev_lcell_comb \ram1|RAM~187 (
// Equation(s):
// \ram1|RAM~187_combout  = ( !\V_GPIO[9]~input_o  & ( (!\V_GPIO[10]~input_o  & ((!\V_GPIO[8]~input_o  & (\ram1|RAM~49_q )) # (\V_GPIO[8]~input_o  & (((\ram1|RAM~52_q )))))) # (\V_GPIO[10]~input_o  & (\V_GPIO[8]~input_o )) ) ) # ( \V_GPIO[9]~input_o  & ( 
// (!\V_GPIO[10]~input_o  & ((!\V_GPIO[8]~input_o  & (\ram1|RAM~55_q )) # (\V_GPIO[8]~input_o  & (((\ram1|RAM~58_q )))))) # (\V_GPIO[10]~input_o  & (\V_GPIO[8]~input_o )) ) )

	.dataa(!\V_GPIO[10]~input_o ),
	.datab(!\V_GPIO[8]~input_o ),
	.datac(!\ram1|RAM~55_q ),
	.datad(!\ram1|RAM~58_q ),
	.datae(!\V_GPIO[9]~input_o ),
	.dataf(!\ram1|RAM~52_q ),
	.datag(!\ram1|RAM~49_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram1|RAM~187_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram1|RAM~187 .extended_lut = "on";
defparam \ram1|RAM~187 .lut_mask = 64'h1919193B3B3B193B;
defparam \ram1|RAM~187 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y6_N7
dffeas \ram1|RAM~61 (
	.clk(\V_GPIO[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\V_GPIO[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|RAM~207_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|RAM~61_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|RAM~61 .is_wysiwyg = "true";
defparam \ram1|RAM~61 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y5_N48
cyclonev_lcell_comb \ram1|RAM~138 (
// Equation(s):
// \ram1|RAM~138_combout  = ( !\V_GPIO[9]~input_o  & ( (!\V_GPIO[10]~input_o  & ((((\ram1|RAM~187_combout ))))) # (\V_GPIO[10]~input_o  & (((!\ram1|RAM~187_combout  & ((\ram1|RAM~61_q ))) # (\ram1|RAM~187_combout  & (\ram1|RAM~64_q ))))) ) ) # ( 
// \V_GPIO[9]~input_o  & ( (!\V_GPIO[10]~input_o  & ((((\ram1|RAM~187_combout ))))) # (\V_GPIO[10]~input_o  & (((!\ram1|RAM~187_combout  & (\ram1|RAM~67_q )) # (\ram1|RAM~187_combout  & ((\ram1|RAM~70_q )))))) ) )

	.dataa(!\V_GPIO[10]~input_o ),
	.datab(!\ram1|RAM~64_q ),
	.datac(!\ram1|RAM~67_q ),
	.datad(!\ram1|RAM~70_q ),
	.datae(!\V_GPIO[9]~input_o ),
	.dataf(!\ram1|RAM~187_combout ),
	.datag(!\ram1|RAM~61_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram1|RAM~138_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram1|RAM~138 .extended_lut = "on";
defparam \ram1|RAM~138 .lut_mask = 64'h05050505BBBBAAFF;
defparam \ram1|RAM~138 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y7_N1
dffeas \ram1|RAM~16 (
	.clk(\V_GPIO[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\V_GPIO[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|RAM~196_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|RAM~16_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|RAM~16 .is_wysiwyg = "true";
defparam \ram1|RAM~16 .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y7_N43
dffeas \ram1|RAM~19 (
	.clk(\V_GPIO[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\V_GPIO[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|RAM~199_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|RAM~19_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|RAM~19 .is_wysiwyg = "true";
defparam \ram1|RAM~19 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y5_N14
dffeas \ram1|RAM~22 (
	.clk(\V_GPIO[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\V_GPIO[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|RAM~197_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|RAM~22_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|RAM~22 .is_wysiwyg = "true";
defparam \ram1|RAM~22 .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y7_N56
dffeas \ram1|RAM~7 (
	.clk(\V_GPIO[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\V_GPIO[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|RAM~220_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|RAM~7_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|RAM~7 .is_wysiwyg = "true";
defparam \ram1|RAM~7 .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y7_N32
dffeas \ram1|RAM~4 (
	.clk(\V_GPIO[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\V_GPIO[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|RAM~216_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|RAM~4_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|RAM~4 .is_wysiwyg = "true";
defparam \ram1|RAM~4 .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y7_N41
dffeas \ram1|RAM~10 (
	.clk(\V_GPIO[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\V_GPIO[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|RAM~217_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|RAM~10_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|RAM~10 .is_wysiwyg = "true";
defparam \ram1|RAM~10 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y7_N6
cyclonev_lcell_comb \ram1|RAM~1feeder (
// Equation(s):
// \ram1|RAM~1feeder_combout  = ( \V_GPIO[6]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\V_GPIO[6]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram1|RAM~1feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram1|RAM~1feeder .extended_lut = "off";
defparam \ram1|RAM~1feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ram1|RAM~1feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y7_N7
dffeas \ram1|RAM~1 (
	.clk(\V_GPIO[0]~inputCLKENA0_outclk ),
	.d(\ram1|RAM~1feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|RAM~219_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|RAM~1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|RAM~1 .is_wysiwyg = "true";
defparam \ram1|RAM~1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y7_N24
cyclonev_lcell_comb \ram1|RAM~179 (
// Equation(s):
// \ram1|RAM~179_combout  = ( !\V_GPIO[9]~input_o  & ( (!\V_GPIO[10]~input_o  & ((!\V_GPIO[8]~input_o  & (\ram1|RAM~1_q )) # (\V_GPIO[8]~input_o  & (((\ram1|RAM~4_q )))))) # (\V_GPIO[10]~input_o  & (\V_GPIO[8]~input_o )) ) ) # ( \V_GPIO[9]~input_o  & ( 
// (!\V_GPIO[10]~input_o  & ((!\V_GPIO[8]~input_o  & (\ram1|RAM~7_q )) # (\V_GPIO[8]~input_o  & (((\ram1|RAM~10_q )))))) # (\V_GPIO[10]~input_o  & (\V_GPIO[8]~input_o )) ) )

	.dataa(!\V_GPIO[10]~input_o ),
	.datab(!\V_GPIO[8]~input_o ),
	.datac(!\ram1|RAM~7_q ),
	.datad(!\ram1|RAM~4_q ),
	.datae(!\V_GPIO[9]~input_o ),
	.dataf(!\ram1|RAM~10_q ),
	.datag(!\ram1|RAM~1_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram1|RAM~179_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram1|RAM~179 .extended_lut = "on";
defparam \ram1|RAM~179 .lut_mask = 64'h193B1919193B3B3B;
defparam \ram1|RAM~179 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y5_N47
dffeas \ram1|RAM~13 (
	.clk(\V_GPIO[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\V_GPIO[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|RAM~198_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|RAM~13_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|RAM~13 .is_wysiwyg = "true";
defparam \ram1|RAM~13 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y5_N36
cyclonev_lcell_comb \ram1|RAM~130 (
// Equation(s):
// \ram1|RAM~130_combout  = ( !\V_GPIO[9]~input_o  & ( (!\V_GPIO[10]~input_o  & ((((\ram1|RAM~179_combout ))))) # (\V_GPIO[10]~input_o  & (((!\ram1|RAM~179_combout  & ((\ram1|RAM~13_q ))) # (\ram1|RAM~179_combout  & (\ram1|RAM~16_q ))))) ) ) # ( 
// \V_GPIO[9]~input_o  & ( (!\V_GPIO[10]~input_o  & ((((\ram1|RAM~179_combout ))))) # (\V_GPIO[10]~input_o  & (((!\ram1|RAM~179_combout  & (\ram1|RAM~19_q )) # (\ram1|RAM~179_combout  & ((\ram1|RAM~22_q )))))) ) )

	.dataa(!\V_GPIO[10]~input_o ),
	.datab(!\ram1|RAM~16_q ),
	.datac(!\ram1|RAM~19_q ),
	.datad(!\ram1|RAM~22_q ),
	.datae(!\V_GPIO[9]~input_o ),
	.dataf(!\ram1|RAM~179_combout ),
	.datag(!\ram1|RAM~13_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram1|RAM~130_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram1|RAM~130 .extended_lut = "on";
defparam \ram1|RAM~130 .lut_mask = 64'h05050505BBBBAAFF;
defparam \ram1|RAM~130 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y5_N3
cyclonev_lcell_comb \ram1|RAM~88feeder (
// Equation(s):
// \ram1|RAM~88feeder_combout  = ( \V_GPIO[6]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\V_GPIO[6]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram1|RAM~88feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram1|RAM~88feeder .extended_lut = "off";
defparam \ram1|RAM~88feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ram1|RAM~88feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y5_N4
dffeas \ram1|RAM~88 (
	.clk(\V_GPIO[0]~inputCLKENA0_outclk ),
	.d(\ram1|RAM~88feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|RAM~210_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|RAM~88_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|RAM~88 .is_wysiwyg = "true";
defparam \ram1|RAM~88 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y5_N12
cyclonev_lcell_comb \ram1|RAM~91feeder (
// Equation(s):
// \ram1|RAM~91feeder_combout  = ( \V_GPIO[6]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\V_GPIO[6]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram1|RAM~91feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram1|RAM~91feeder .extended_lut = "off";
defparam \ram1|RAM~91feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ram1|RAM~91feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y5_N13
dffeas \ram1|RAM~91 (
	.clk(\V_GPIO[0]~inputCLKENA0_outclk ),
	.d(\ram1|RAM~91feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|RAM~214_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|RAM~91_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|RAM~91 .is_wysiwyg = "true";
defparam \ram1|RAM~91 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y5_N36
cyclonev_lcell_comb \ram1|RAM~94feeder (
// Equation(s):
// \ram1|RAM~94feeder_combout  = ( \V_GPIO[6]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\V_GPIO[6]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram1|RAM~94feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram1|RAM~94feeder .extended_lut = "off";
defparam \ram1|RAM~94feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ram1|RAM~94feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y5_N37
dffeas \ram1|RAM~94 (
	.clk(\V_GPIO[0]~inputCLKENA0_outclk ),
	.d(\ram1|RAM~94feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|RAM~212_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|RAM~94_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|RAM~94 .is_wysiwyg = "true";
defparam \ram1|RAM~94 .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y4_N23
dffeas \ram1|RAM~79 (
	.clk(\V_GPIO[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\V_GPIO[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|RAM~232_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|RAM~79_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|RAM~79 .is_wysiwyg = "true";
defparam \ram1|RAM~79 .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y4_N50
dffeas \ram1|RAM~82 (
	.clk(\V_GPIO[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\V_GPIO[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|RAM~230_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|RAM~82_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|RAM~82 .is_wysiwyg = "true";
defparam \ram1|RAM~82 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y4_N18
cyclonev_lcell_comb \ram1|RAM~76feeder (
// Equation(s):
// \ram1|RAM~76feeder_combout  = ( \V_GPIO[6]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\V_GPIO[6]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram1|RAM~76feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram1|RAM~76feeder .extended_lut = "off";
defparam \ram1|RAM~76feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ram1|RAM~76feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y4_N19
dffeas \ram1|RAM~76 (
	.clk(\V_GPIO[0]~inputCLKENA0_outclk ),
	.d(\ram1|RAM~76feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|RAM~229_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|RAM~76_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|RAM~76 .is_wysiwyg = "true";
defparam \ram1|RAM~76 .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y4_N11
dffeas \ram1|RAM~73 (
	.clk(\V_GPIO[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\V_GPIO[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|RAM~231_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|RAM~73_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|RAM~73 .is_wysiwyg = "true";
defparam \ram1|RAM~73 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y4_N33
cyclonev_lcell_comb \ram1|RAM~191 (
// Equation(s):
// \ram1|RAM~191_combout  = ( !\V_GPIO[9]~input_o  & ( (!\V_GPIO[10]~input_o  & ((!\V_GPIO[8]~input_o  & (\ram1|RAM~73_q )) # (\V_GPIO[8]~input_o  & (((\ram1|RAM~76_q )))))) # (\V_GPIO[10]~input_o  & (\V_GPIO[8]~input_o )) ) ) # ( \V_GPIO[9]~input_o  & ( 
// (!\V_GPIO[10]~input_o  & ((!\V_GPIO[8]~input_o  & (\ram1|RAM~79_q )) # (\V_GPIO[8]~input_o  & (((\ram1|RAM~82_q )))))) # (\V_GPIO[10]~input_o  & (\V_GPIO[8]~input_o )) ) )

	.dataa(!\V_GPIO[10]~input_o ),
	.datab(!\V_GPIO[8]~input_o ),
	.datac(!\ram1|RAM~79_q ),
	.datad(!\ram1|RAM~82_q ),
	.datae(!\V_GPIO[9]~input_o ),
	.dataf(!\ram1|RAM~76_q ),
	.datag(!\ram1|RAM~73_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram1|RAM~191_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram1|RAM~191 .extended_lut = "on";
defparam \ram1|RAM~191 .lut_mask = 64'h1919193B3B3B193B;
defparam \ram1|RAM~191 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y5_N18
cyclonev_lcell_comb \ram1|RAM~85feeder (
// Equation(s):
// \ram1|RAM~85feeder_combout  = ( \V_GPIO[6]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\V_GPIO[6]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram1|RAM~85feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram1|RAM~85feeder .extended_lut = "off";
defparam \ram1|RAM~85feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ram1|RAM~85feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y5_N19
dffeas \ram1|RAM~85 (
	.clk(\V_GPIO[0]~inputCLKENA0_outclk ),
	.d(\ram1|RAM~85feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|RAM~213_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|RAM~85_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|RAM~85 .is_wysiwyg = "true";
defparam \ram1|RAM~85 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y5_N57
cyclonev_lcell_comb \ram1|RAM~142 (
// Equation(s):
// \ram1|RAM~142_combout  = ( !\V_GPIO[9]~input_o  & ( (!\V_GPIO[10]~input_o  & ((((\ram1|RAM~191_combout ))))) # (\V_GPIO[10]~input_o  & (((!\ram1|RAM~191_combout  & ((\ram1|RAM~85_q ))) # (\ram1|RAM~191_combout  & (\ram1|RAM~88_q ))))) ) ) # ( 
// \V_GPIO[9]~input_o  & ( (!\V_GPIO[10]~input_o  & ((((\ram1|RAM~191_combout ))))) # (\V_GPIO[10]~input_o  & (((!\ram1|RAM~191_combout  & (\ram1|RAM~91_q )) # (\ram1|RAM~191_combout  & ((\ram1|RAM~94_q )))))) ) )

	.dataa(!\V_GPIO[10]~input_o ),
	.datab(!\ram1|RAM~88_q ),
	.datac(!\ram1|RAM~91_q ),
	.datad(!\ram1|RAM~94_q ),
	.datae(!\V_GPIO[9]~input_o ),
	.dataf(!\ram1|RAM~191_combout ),
	.datag(!\ram1|RAM~85_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram1|RAM~142_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram1|RAM~142 .extended_lut = "on";
defparam \ram1|RAM~142 .lut_mask = 64'h05050505BBBBAAFF;
defparam \ram1|RAM~142 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y7_N0
cyclonev_lcell_comb \ram1|RAM~46feeder (
// Equation(s):
// \ram1|RAM~46feeder_combout  = ( \V_GPIO[6]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\V_GPIO[6]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram1|RAM~46feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram1|RAM~46feeder .extended_lut = "off";
defparam \ram1|RAM~46feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ram1|RAM~46feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y7_N2
dffeas \ram1|RAM~46 (
	.clk(\V_GPIO[0]~inputCLKENA0_outclk ),
	.d(\ram1|RAM~46feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|RAM~201_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|RAM~46_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|RAM~46 .is_wysiwyg = "true";
defparam \ram1|RAM~46 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y7_N48
cyclonev_lcell_comb \ram1|RAM~40feeder (
// Equation(s):
// \ram1|RAM~40feeder_combout  = ( \V_GPIO[6]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\V_GPIO[6]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram1|RAM~40feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram1|RAM~40feeder .extended_lut = "off";
defparam \ram1|RAM~40feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ram1|RAM~40feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y7_N49
dffeas \ram1|RAM~40 (
	.clk(\V_GPIO[0]~inputCLKENA0_outclk ),
	.d(\ram1|RAM~40feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|RAM~200_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|RAM~40_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|RAM~40 .is_wysiwyg = "true";
defparam \ram1|RAM~40 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y7_N9
cyclonev_lcell_comb \ram1|RAM~43feeder (
// Equation(s):
// \ram1|RAM~43feeder_combout  = ( \V_GPIO[6]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\V_GPIO[6]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram1|RAM~43feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram1|RAM~43feeder .extended_lut = "off";
defparam \ram1|RAM~43feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ram1|RAM~43feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y7_N10
dffeas \ram1|RAM~43 (
	.clk(\V_GPIO[0]~inputCLKENA0_outclk ),
	.d(\ram1|RAM~43feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|RAM~203_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|RAM~43_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|RAM~43 .is_wysiwyg = "true";
defparam \ram1|RAM~43 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y7_N0
cyclonev_lcell_comb \ram1|RAM~31feeder (
// Equation(s):
// \ram1|RAM~31feeder_combout  = ( \V_GPIO[6]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\V_GPIO[6]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram1|RAM~31feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram1|RAM~31feeder .extended_lut = "off";
defparam \ram1|RAM~31feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ram1|RAM~31feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y7_N2
dffeas \ram1|RAM~31 (
	.clk(\V_GPIO[0]~inputCLKENA0_outclk ),
	.d(\ram1|RAM~31feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|RAM~224_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|RAM~31_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|RAM~31 .is_wysiwyg = "true";
defparam \ram1|RAM~31 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y7_N30
cyclonev_lcell_comb \ram1|RAM~34feeder (
// Equation(s):
// \ram1|RAM~34feeder_combout  = ( \V_GPIO[6]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\V_GPIO[6]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram1|RAM~34feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram1|RAM~34feeder .extended_lut = "off";
defparam \ram1|RAM~34feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ram1|RAM~34feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y7_N32
dffeas \ram1|RAM~34 (
	.clk(\V_GPIO[0]~inputCLKENA0_outclk ),
	.d(\ram1|RAM~34feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|RAM~222_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|RAM~34_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|RAM~34 .is_wysiwyg = "true";
defparam \ram1|RAM~34 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y7_N19
dffeas \ram1|RAM~28 (
	.clk(\V_GPIO[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\V_GPIO[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|RAM~221_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|RAM~28_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|RAM~28 .is_wysiwyg = "true";
defparam \ram1|RAM~28 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y7_N36
cyclonev_lcell_comb \ram1|RAM~25feeder (
// Equation(s):
// \ram1|RAM~25feeder_combout  = ( \V_GPIO[6]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\V_GPIO[6]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram1|RAM~25feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram1|RAM~25feeder .extended_lut = "off";
defparam \ram1|RAM~25feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ram1|RAM~25feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y7_N38
dffeas \ram1|RAM~25 (
	.clk(\V_GPIO[0]~inputCLKENA0_outclk ),
	.d(\ram1|RAM~25feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|RAM~223_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|RAM~25_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|RAM~25 .is_wysiwyg = "true";
defparam \ram1|RAM~25 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y7_N48
cyclonev_lcell_comb \ram1|RAM~183 (
// Equation(s):
// \ram1|RAM~183_combout  = ( !\V_GPIO[9]~input_o  & ( (!\V_GPIO[10]~input_o  & ((!\V_GPIO[8]~input_o  & (\ram1|RAM~25_q )) # (\V_GPIO[8]~input_o  & (((\ram1|RAM~28_q )))))) # (\V_GPIO[10]~input_o  & (\V_GPIO[8]~input_o )) ) ) # ( \V_GPIO[9]~input_o  & ( 
// (!\V_GPIO[10]~input_o  & ((!\V_GPIO[8]~input_o  & (\ram1|RAM~31_q )) # (\V_GPIO[8]~input_o  & (((\ram1|RAM~34_q )))))) # (\V_GPIO[10]~input_o  & (\V_GPIO[8]~input_o )) ) )

	.dataa(!\V_GPIO[10]~input_o ),
	.datab(!\V_GPIO[8]~input_o ),
	.datac(!\ram1|RAM~31_q ),
	.datad(!\ram1|RAM~34_q ),
	.datae(!\V_GPIO[9]~input_o ),
	.dataf(!\ram1|RAM~28_q ),
	.datag(!\ram1|RAM~25_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram1|RAM~183_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram1|RAM~183 .extended_lut = "on";
defparam \ram1|RAM~183 .lut_mask = 64'h1919193B3B3B193B;
defparam \ram1|RAM~183 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y7_N24
cyclonev_lcell_comb \ram1|RAM~37feeder (
// Equation(s):
// \ram1|RAM~37feeder_combout  = ( \V_GPIO[6]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\V_GPIO[6]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram1|RAM~37feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram1|RAM~37feeder .extended_lut = "off";
defparam \ram1|RAM~37feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ram1|RAM~37feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y7_N26
dffeas \ram1|RAM~37 (
	.clk(\V_GPIO[0]~inputCLKENA0_outclk ),
	.d(\ram1|RAM~37feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|RAM~202_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|RAM~37_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|RAM~37 .is_wysiwyg = "true";
defparam \ram1|RAM~37 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y7_N39
cyclonev_lcell_comb \ram1|RAM~134 (
// Equation(s):
// \ram1|RAM~134_combout  = ( !\V_GPIO[9]~input_o  & ( ((!\V_GPIO[10]~input_o  & (((\ram1|RAM~183_combout )))) # (\V_GPIO[10]~input_o  & ((!\ram1|RAM~183_combout  & ((\ram1|RAM~37_q ))) # (\ram1|RAM~183_combout  & (\ram1|RAM~40_q ))))) ) ) # ( 
// \V_GPIO[9]~input_o  & ( ((!\V_GPIO[10]~input_o  & (((\ram1|RAM~183_combout )))) # (\V_GPIO[10]~input_o  & ((!\ram1|RAM~183_combout  & ((\ram1|RAM~43_q ))) # (\ram1|RAM~183_combout  & (\ram1|RAM~46_q ))))) ) )

	.dataa(!\ram1|RAM~46_q ),
	.datab(!\ram1|RAM~40_q ),
	.datac(!\ram1|RAM~43_q ),
	.datad(!\V_GPIO[10]~input_o ),
	.datae(!\V_GPIO[9]~input_o ),
	.dataf(!\ram1|RAM~183_combout ),
	.datag(!\ram1|RAM~37_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram1|RAM~134_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram1|RAM~134 .extended_lut = "on";
defparam \ram1|RAM~134 .lut_mask = 64'h000F000FFF33FF55;
defparam \ram1|RAM~134 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y5_N42
cyclonev_lcell_comb \ram1|RAM~146 (
// Equation(s):
// \ram1|RAM~146_combout  = ( \ram1|RAM~142_combout  & ( \ram1|RAM~134_combout  & ( ((!\V_GPIO[12]~input_o  & ((\ram1|RAM~130_combout ))) # (\V_GPIO[12]~input_o  & (\ram1|RAM~138_combout ))) # (\V_GPIO[11]~input_o ) ) ) ) # ( !\ram1|RAM~142_combout  & ( 
// \ram1|RAM~134_combout  & ( (!\V_GPIO[11]~input_o  & ((!\V_GPIO[12]~input_o  & ((\ram1|RAM~130_combout ))) # (\V_GPIO[12]~input_o  & (\ram1|RAM~138_combout )))) # (\V_GPIO[11]~input_o  & (((!\V_GPIO[12]~input_o )))) ) ) ) # ( \ram1|RAM~142_combout  & ( 
// !\ram1|RAM~134_combout  & ( (!\V_GPIO[11]~input_o  & ((!\V_GPIO[12]~input_o  & ((\ram1|RAM~130_combout ))) # (\V_GPIO[12]~input_o  & (\ram1|RAM~138_combout )))) # (\V_GPIO[11]~input_o  & (((\V_GPIO[12]~input_o )))) ) ) ) # ( !\ram1|RAM~142_combout  & ( 
// !\ram1|RAM~134_combout  & ( (!\V_GPIO[11]~input_o  & ((!\V_GPIO[12]~input_o  & ((\ram1|RAM~130_combout ))) # (\V_GPIO[12]~input_o  & (\ram1|RAM~138_combout )))) ) ) )

	.dataa(!\ram1|RAM~138_combout ),
	.datab(!\V_GPIO[11]~input_o ),
	.datac(!\ram1|RAM~130_combout ),
	.datad(!\V_GPIO[12]~input_o ),
	.datae(!\ram1|RAM~142_combout ),
	.dataf(!\ram1|RAM~134_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram1|RAM~146_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram1|RAM~146 .extended_lut = "off";
defparam \ram1|RAM~146 .lut_mask = 64'h0C440C773F443F77;
defparam \ram1|RAM~146 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y5_N6
cyclonev_lcell_comb \ram1|dataout~2 (
// Equation(s):
// \ram1|dataout~2_combout  = ( \ram1|RAM~146_combout  & ( ((!\V_GPIO[4]~input_o ) # (\V_GPIO[6]~input_o )) # (\V_GPIO[13]~input_o ) ) ) # ( !\ram1|RAM~146_combout  & ( (!\V_GPIO[13]~input_o  & (\V_GPIO[6]~input_o  & \V_GPIO[4]~input_o )) ) )

	.dataa(gnd),
	.datab(!\V_GPIO[13]~input_o ),
	.datac(!\V_GPIO[6]~input_o ),
	.datad(!\V_GPIO[4]~input_o ),
	.datae(gnd),
	.dataf(!\ram1|RAM~146_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram1|dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram1|dataout~2 .extended_lut = "off";
defparam \ram1|dataout~2 .lut_mask = 64'h000C000CFF3FFF3F;
defparam \ram1|dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y5_N8
dffeas \ram1|dataout[1] (
	.clk(\V_GPIO[0]~inputCLKENA0_outclk ),
	.d(\ram1|dataout~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\V_GPIO[13]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|dataout [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|dataout[1] .is_wysiwyg = "true";
defparam \ram1|dataout[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y5_N27
cyclonev_lcell_comb \read[1]~2 (
// Equation(s):
// \read[1]~2_combout  = ( \ram1|dataout [1] & ( (!\V_GPIO[13]~input_o ) # (\ram2|ram|altsyncram_component|auto_generated|q_b [1]) ) ) # ( !\ram1|dataout [1] & ( (\V_GPIO[13]~input_o  & \ram2|ram|altsyncram_component|auto_generated|q_b [1]) ) )

	.dataa(gnd),
	.datab(!\V_GPIO[13]~input_o ),
	.datac(gnd),
	.datad(!\ram2|ram|altsyncram_component|auto_generated|q_b [1]),
	.datae(gnd),
	.dataf(!\ram1|dataout [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\read[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \read[1]~2 .extended_lut = "off";
defparam \read[1]~2 .lut_mask = 64'h00330033CCFFCCFF;
defparam \read[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y7_N55
dffeas \ram1|RAM~47 (
	.clk(\V_GPIO[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\V_GPIO[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|RAM~201_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|RAM~47_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|RAM~47 .is_wysiwyg = "true";
defparam \ram1|RAM~47 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y7_N54
cyclonev_lcell_comb \ram1|RAM~44feeder (
// Equation(s):
// \ram1|RAM~44feeder_combout  = ( \V_GPIO[7]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\V_GPIO[7]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram1|RAM~44feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram1|RAM~44feeder .extended_lut = "off";
defparam \ram1|RAM~44feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ram1|RAM~44feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y7_N55
dffeas \ram1|RAM~44 (
	.clk(\V_GPIO[0]~inputCLKENA0_outclk ),
	.d(\ram1|RAM~44feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|RAM~203_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|RAM~44_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|RAM~44 .is_wysiwyg = "true";
defparam \ram1|RAM~44 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y7_N36
cyclonev_lcell_comb \ram1|RAM~41feeder (
// Equation(s):
// \ram1|RAM~41feeder_combout  = ( \V_GPIO[7]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\V_GPIO[7]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram1|RAM~41feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram1|RAM~41feeder .extended_lut = "off";
defparam \ram1|RAM~41feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ram1|RAM~41feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y7_N37
dffeas \ram1|RAM~41 (
	.clk(\V_GPIO[0]~inputCLKENA0_outclk ),
	.d(\ram1|RAM~41feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|RAM~200_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|RAM~41_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|RAM~41 .is_wysiwyg = "true";
defparam \ram1|RAM~41 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y7_N30
cyclonev_lcell_comb \ram1|RAM~32feeder (
// Equation(s):
// \ram1|RAM~32feeder_combout  = ( \V_GPIO[7]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\V_GPIO[7]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram1|RAM~32feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram1|RAM~32feeder .extended_lut = "off";
defparam \ram1|RAM~32feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ram1|RAM~32feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y7_N32
dffeas \ram1|RAM~32 (
	.clk(\V_GPIO[0]~inputCLKENA0_outclk ),
	.d(\ram1|RAM~32feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|RAM~224_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|RAM~32_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|RAM~32 .is_wysiwyg = "true";
defparam \ram1|RAM~32 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y7_N41
dffeas \ram1|RAM~29 (
	.clk(\V_GPIO[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\V_GPIO[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|RAM~221_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|RAM~29_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|RAM~29 .is_wysiwyg = "true";
defparam \ram1|RAM~29 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y7_N26
dffeas \ram1|RAM~35 (
	.clk(\V_GPIO[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\V_GPIO[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|RAM~222_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|RAM~35_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|RAM~35 .is_wysiwyg = "true";
defparam \ram1|RAM~35 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y7_N42
cyclonev_lcell_comb \ram1|RAM~26feeder (
// Equation(s):
// \ram1|RAM~26feeder_combout  = ( \V_GPIO[7]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\V_GPIO[7]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram1|RAM~26feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram1|RAM~26feeder .extended_lut = "off";
defparam \ram1|RAM~26feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ram1|RAM~26feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y7_N44
dffeas \ram1|RAM~26 (
	.clk(\V_GPIO[0]~inputCLKENA0_outclk ),
	.d(\ram1|RAM~26feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|RAM~223_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|RAM~26_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|RAM~26 .is_wysiwyg = "true";
defparam \ram1|RAM~26 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y7_N18
cyclonev_lcell_comb \ram1|RAM~167 (
// Equation(s):
// \ram1|RAM~167_combout  = ( !\V_GPIO[9]~input_o  & ( (!\V_GPIO[10]~input_o  & ((!\V_GPIO[8]~input_o  & (\ram1|RAM~26_q )) # (\V_GPIO[8]~input_o  & (((\ram1|RAM~29_q )))))) # (\V_GPIO[10]~input_o  & (\V_GPIO[8]~input_o )) ) ) # ( \V_GPIO[9]~input_o  & ( 
// (!\V_GPIO[10]~input_o  & ((!\V_GPIO[8]~input_o  & (\ram1|RAM~32_q )) # (\V_GPIO[8]~input_o  & (((\ram1|RAM~35_q )))))) # (\V_GPIO[10]~input_o  & (\V_GPIO[8]~input_o )) ) )

	.dataa(!\V_GPIO[10]~input_o ),
	.datab(!\V_GPIO[8]~input_o ),
	.datac(!\ram1|RAM~32_q ),
	.datad(!\ram1|RAM~29_q ),
	.datae(!\V_GPIO[9]~input_o ),
	.dataf(!\ram1|RAM~35_q ),
	.datag(!\ram1|RAM~26_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram1|RAM~167_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram1|RAM~167 .extended_lut = "on";
defparam \ram1|RAM~167 .lut_mask = 64'h193B1919193B3B3B;
defparam \ram1|RAM~167 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y7_N48
cyclonev_lcell_comb \ram1|RAM~38feeder (
// Equation(s):
// \ram1|RAM~38feeder_combout  = ( \V_GPIO[7]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\V_GPIO[7]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram1|RAM~38feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram1|RAM~38feeder .extended_lut = "off";
defparam \ram1|RAM~38feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ram1|RAM~38feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y7_N49
dffeas \ram1|RAM~38 (
	.clk(\V_GPIO[0]~inputCLKENA0_outclk ),
	.d(\ram1|RAM~38feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|RAM~202_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|RAM~38_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|RAM~38 .is_wysiwyg = "true";
defparam \ram1|RAM~38 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y7_N54
cyclonev_lcell_comb \ram1|RAM~117 (
// Equation(s):
// \ram1|RAM~117_combout  = ( !\V_GPIO[9]~input_o  & ( (!\V_GPIO[10]~input_o  & ((((\ram1|RAM~167_combout ))))) # (\V_GPIO[10]~input_o  & (((!\ram1|RAM~167_combout  & (\ram1|RAM~38_q )) # (\ram1|RAM~167_combout  & ((\ram1|RAM~41_q )))))) ) ) # ( 
// \V_GPIO[9]~input_o  & ( (!\V_GPIO[10]~input_o  & ((((\ram1|RAM~167_combout ))))) # (\V_GPIO[10]~input_o  & (((!\ram1|RAM~167_combout  & ((\ram1|RAM~44_q ))) # (\ram1|RAM~167_combout  & (\ram1|RAM~47_q ))))) ) )

	.dataa(!\V_GPIO[10]~input_o ),
	.datab(!\ram1|RAM~47_q ),
	.datac(!\ram1|RAM~44_q ),
	.datad(!\ram1|RAM~41_q ),
	.datae(!\V_GPIO[9]~input_o ),
	.dataf(!\ram1|RAM~167_combout ),
	.datag(!\ram1|RAM~38_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram1|RAM~117_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram1|RAM~117 .extended_lut = "on";
defparam \ram1|RAM~117 .lut_mask = 64'h05050505AAFFBBBB;
defparam \ram1|RAM~117 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y7_N5
dffeas \ram1|RAM~8 (
	.clk(\V_GPIO[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\V_GPIO[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|RAM~220_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|RAM~8_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|RAM~8 .is_wysiwyg = "true";
defparam \ram1|RAM~8 .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y7_N44
dffeas \ram1|RAM~11 (
	.clk(\V_GPIO[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\V_GPIO[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|RAM~217_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|RAM~11_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|RAM~11 .is_wysiwyg = "true";
defparam \ram1|RAM~11 .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y7_N20
dffeas \ram1|RAM~5 (
	.clk(\V_GPIO[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\V_GPIO[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|RAM~216_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|RAM~5_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|RAM~5 .is_wysiwyg = "true";
defparam \ram1|RAM~5 .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y7_N49
dffeas \ram1|RAM~2 (
	.clk(\V_GPIO[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\V_GPIO[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|RAM~219_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|RAM~2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|RAM~2 .is_wysiwyg = "true";
defparam \ram1|RAM~2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y7_N18
cyclonev_lcell_comb \ram1|RAM~163 (
// Equation(s):
// \ram1|RAM~163_combout  = ( !\V_GPIO[9]~input_o  & ( (!\V_GPIO[10]~input_o  & ((!\V_GPIO[8]~input_o  & (\ram1|RAM~2_q )) # (\V_GPIO[8]~input_o  & (((\ram1|RAM~5_q )))))) # (\V_GPIO[10]~input_o  & (\V_GPIO[8]~input_o )) ) ) # ( \V_GPIO[9]~input_o  & ( 
// (!\V_GPIO[10]~input_o  & ((!\V_GPIO[8]~input_o  & (\ram1|RAM~8_q )) # (\V_GPIO[8]~input_o  & (((\ram1|RAM~11_q )))))) # (\V_GPIO[10]~input_o  & (\V_GPIO[8]~input_o )) ) )

	.dataa(!\V_GPIO[10]~input_o ),
	.datab(!\V_GPIO[8]~input_o ),
	.datac(!\ram1|RAM~8_q ),
	.datad(!\ram1|RAM~11_q ),
	.datae(!\V_GPIO[9]~input_o ),
	.dataf(!\ram1|RAM~5_q ),
	.datag(!\ram1|RAM~2_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram1|RAM~163_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram1|RAM~163 .extended_lut = "on";
defparam \ram1|RAM~163 .lut_mask = 64'h1919193B3B3B193B;
defparam \ram1|RAM~163 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y7_N59
dffeas \ram1|RAM~20 (
	.clk(\V_GPIO[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\V_GPIO[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|RAM~199_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|RAM~20_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|RAM~20 .is_wysiwyg = "true";
defparam \ram1|RAM~20 .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y7_N20
dffeas \ram1|RAM~17 (
	.clk(\V_GPIO[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\V_GPIO[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|RAM~196_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|RAM~17_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|RAM~17 .is_wysiwyg = "true";
defparam \ram1|RAM~17 .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y7_N14
dffeas \ram1|RAM~23 (
	.clk(\V_GPIO[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\V_GPIO[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|RAM~197_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|RAM~23_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|RAM~23 .is_wysiwyg = "true";
defparam \ram1|RAM~23 .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y7_N19
dffeas \ram1|RAM~14 (
	.clk(\V_GPIO[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\V_GPIO[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|RAM~198_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|RAM~14_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|RAM~14 .is_wysiwyg = "true";
defparam \ram1|RAM~14 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y7_N9
cyclonev_lcell_comb \ram1|RAM~113 (
// Equation(s):
// \ram1|RAM~113_combout  = ( !\V_GPIO[9]~input_o  & ( (!\V_GPIO[10]~input_o  & (\ram1|RAM~163_combout )) # (\V_GPIO[10]~input_o  & ((!\ram1|RAM~163_combout  & (\ram1|RAM~14_q )) # (\ram1|RAM~163_combout  & (((\ram1|RAM~17_q )))))) ) ) # ( \V_GPIO[9]~input_o 
//  & ( (!\V_GPIO[10]~input_o  & (\ram1|RAM~163_combout )) # (\V_GPIO[10]~input_o  & ((!\ram1|RAM~163_combout  & (\ram1|RAM~20_q )) # (\ram1|RAM~163_combout  & (((\ram1|RAM~23_q )))))) ) )

	.dataa(!\V_GPIO[10]~input_o ),
	.datab(!\ram1|RAM~163_combout ),
	.datac(!\ram1|RAM~20_q ),
	.datad(!\ram1|RAM~17_q ),
	.datae(!\V_GPIO[9]~input_o ),
	.dataf(!\ram1|RAM~23_q ),
	.datag(!\ram1|RAM~14_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram1|RAM~113_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram1|RAM~113 .extended_lut = "on";
defparam \ram1|RAM~113 .lut_mask = 64'h2637262626373737;
defparam \ram1|RAM~113 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y6_N30
cyclonev_lcell_comb \ram1|RAM~65feeder (
// Equation(s):
// \ram1|RAM~65feeder_combout  = ( \V_GPIO[7]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\V_GPIO[7]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram1|RAM~65feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram1|RAM~65feeder .extended_lut = "off";
defparam \ram1|RAM~65feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ram1|RAM~65feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y6_N31
dffeas \ram1|RAM~65 (
	.clk(\V_GPIO[0]~inputCLKENA0_outclk ),
	.d(\ram1|RAM~65feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|RAM~205_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|RAM~65_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|RAM~65 .is_wysiwyg = "true";
defparam \ram1|RAM~65 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y6_N18
cyclonev_lcell_comb \ram1|RAM~68feeder (
// Equation(s):
// \ram1|RAM~68feeder_combout  = ( \V_GPIO[7]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\V_GPIO[7]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram1|RAM~68feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram1|RAM~68feeder .extended_lut = "off";
defparam \ram1|RAM~68feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ram1|RAM~68feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y6_N19
dffeas \ram1|RAM~68 (
	.clk(\V_GPIO[0]~inputCLKENA0_outclk ),
	.d(\ram1|RAM~68feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|RAM~208_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|RAM~68_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|RAM~68 .is_wysiwyg = "true";
defparam \ram1|RAM~68 .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y6_N14
dffeas \ram1|RAM~59 (
	.clk(\V_GPIO[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\V_GPIO[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|RAM~226_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|RAM~59_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|RAM~59 .is_wysiwyg = "true";
defparam \ram1|RAM~59 .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y6_N56
dffeas \ram1|RAM~56 (
	.clk(\V_GPIO[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\V_GPIO[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|RAM~228_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|RAM~56_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|RAM~56 .is_wysiwyg = "true";
defparam \ram1|RAM~56 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y6_N42
cyclonev_lcell_comb \ram1|RAM~53feeder (
// Equation(s):
// \ram1|RAM~53feeder_combout  = ( \V_GPIO[7]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\V_GPIO[7]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram1|RAM~53feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram1|RAM~53feeder .extended_lut = "off";
defparam \ram1|RAM~53feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ram1|RAM~53feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y6_N44
dffeas \ram1|RAM~53 (
	.clk(\V_GPIO[0]~inputCLKENA0_outclk ),
	.d(\ram1|RAM~53feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|RAM~225_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|RAM~53_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|RAM~53 .is_wysiwyg = "true";
defparam \ram1|RAM~53 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y6_N48
cyclonev_lcell_comb \ram1|RAM~50feeder (
// Equation(s):
// \ram1|RAM~50feeder_combout  = ( \V_GPIO[7]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\V_GPIO[7]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram1|RAM~50feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram1|RAM~50feeder .extended_lut = "off";
defparam \ram1|RAM~50feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ram1|RAM~50feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y6_N49
dffeas \ram1|RAM~50 (
	.clk(\V_GPIO[0]~inputCLKENA0_outclk ),
	.d(\ram1|RAM~50feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|RAM~227_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|RAM~50_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|RAM~50 .is_wysiwyg = "true";
defparam \ram1|RAM~50 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y6_N51
cyclonev_lcell_comb \ram1|RAM~171 (
// Equation(s):
// \ram1|RAM~171_combout  = ( !\V_GPIO[9]~input_o  & ( (!\V_GPIO[8]~input_o  & (((\ram1|RAM~50_q  & (!\V_GPIO[10]~input_o ))))) # (\V_GPIO[8]~input_o  & ((((\ram1|RAM~53_q ) # (\V_GPIO[10]~input_o ))))) ) ) # ( \V_GPIO[9]~input_o  & ( (!\V_GPIO[8]~input_o  & 
// (((\ram1|RAM~56_q  & (!\V_GPIO[10]~input_o ))))) # (\V_GPIO[8]~input_o  & ((((\V_GPIO[10]~input_o ))) # (\ram1|RAM~59_q ))) ) )

	.dataa(!\V_GPIO[8]~input_o ),
	.datab(!\ram1|RAM~59_q ),
	.datac(!\ram1|RAM~56_q ),
	.datad(!\V_GPIO[10]~input_o ),
	.datae(!\V_GPIO[9]~input_o ),
	.dataf(!\ram1|RAM~53_q ),
	.datag(!\ram1|RAM~50_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram1|RAM~171_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram1|RAM~171 .extended_lut = "on";
defparam \ram1|RAM~171 .lut_mask = 64'h0A551B555F551B55;
defparam \ram1|RAM~171 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y7_N13
dffeas \ram1|RAM~71 (
	.clk(\V_GPIO[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\V_GPIO[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|RAM~206_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|RAM~71_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|RAM~71 .is_wysiwyg = "true";
defparam \ram1|RAM~71 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y6_N36
cyclonev_lcell_comb \ram1|RAM~62feeder (
// Equation(s):
// \ram1|RAM~62feeder_combout  = ( \V_GPIO[7]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\V_GPIO[7]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram1|RAM~62feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram1|RAM~62feeder .extended_lut = "off";
defparam \ram1|RAM~62feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ram1|RAM~62feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y6_N37
dffeas \ram1|RAM~62 (
	.clk(\V_GPIO[0]~inputCLKENA0_outclk ),
	.d(\ram1|RAM~62feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|RAM~207_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|RAM~62_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|RAM~62 .is_wysiwyg = "true";
defparam \ram1|RAM~62 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y7_N57
cyclonev_lcell_comb \ram1|RAM~121 (
// Equation(s):
// \ram1|RAM~121_combout  = ( !\V_GPIO[9]~input_o  & ( (!\V_GPIO[10]~input_o  & ((((\ram1|RAM~171_combout ))))) # (\V_GPIO[10]~input_o  & ((!\ram1|RAM~171_combout  & (((\ram1|RAM~62_q )))) # (\ram1|RAM~171_combout  & (\ram1|RAM~65_q )))) ) ) # ( 
// \V_GPIO[9]~input_o  & ( ((!\V_GPIO[10]~input_o  & (((\ram1|RAM~171_combout )))) # (\V_GPIO[10]~input_o  & ((!\ram1|RAM~171_combout  & (\ram1|RAM~68_q )) # (\ram1|RAM~171_combout  & ((\ram1|RAM~71_q )))))) ) )

	.dataa(!\ram1|RAM~65_q ),
	.datab(!\V_GPIO[10]~input_o ),
	.datac(!\ram1|RAM~68_q ),
	.datad(!\ram1|RAM~171_combout ),
	.datae(!\V_GPIO[9]~input_o ),
	.dataf(!\ram1|RAM~71_q ),
	.datag(!\ram1|RAM~62_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram1|RAM~121_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram1|RAM~121 .extended_lut = "on";
defparam \ram1|RAM~121 .lut_mask = 64'h03DD03CC03DD03FF;
defparam \ram1|RAM~121 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y7_N25
dffeas \ram1|RAM~89 (
	.clk(\V_GPIO[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\V_GPIO[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|RAM~210_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|RAM~89_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|RAM~89 .is_wysiwyg = "true";
defparam \ram1|RAM~89 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y5_N9
cyclonev_lcell_comb \ram1|RAM~92feeder (
// Equation(s):
// \ram1|RAM~92feeder_combout  = ( \V_GPIO[7]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\V_GPIO[7]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram1|RAM~92feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram1|RAM~92feeder .extended_lut = "off";
defparam \ram1|RAM~92feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ram1|RAM~92feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y5_N10
dffeas \ram1|RAM~92 (
	.clk(\V_GPIO[0]~inputCLKENA0_outclk ),
	.d(\ram1|RAM~92feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|RAM~214_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|RAM~92_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|RAM~92 .is_wysiwyg = "true";
defparam \ram1|RAM~92 .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y7_N19
dffeas \ram1|RAM~95 (
	.clk(\V_GPIO[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\V_GPIO[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|RAM~212_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|RAM~95_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|RAM~95 .is_wysiwyg = "true";
defparam \ram1|RAM~95 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y4_N24
cyclonev_lcell_comb \ram1|RAM~83feeder (
// Equation(s):
// \ram1|RAM~83feeder_combout  = ( \V_GPIO[7]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\V_GPIO[7]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram1|RAM~83feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram1|RAM~83feeder .extended_lut = "off";
defparam \ram1|RAM~83feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ram1|RAM~83feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y4_N26
dffeas \ram1|RAM~83 (
	.clk(\V_GPIO[0]~inputCLKENA0_outclk ),
	.d(\ram1|RAM~83feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|RAM~230_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|RAM~83_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|RAM~83 .is_wysiwyg = "true";
defparam \ram1|RAM~83 .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y4_N46
dffeas \ram1|RAM~80 (
	.clk(\V_GPIO[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\V_GPIO[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|RAM~232_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|RAM~80_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|RAM~80 .is_wysiwyg = "true";
defparam \ram1|RAM~80 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y4_N15
cyclonev_lcell_comb \ram1|RAM~77feeder (
// Equation(s):
// \ram1|RAM~77feeder_combout  = ( \V_GPIO[7]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\V_GPIO[7]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram1|RAM~77feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram1|RAM~77feeder .extended_lut = "off";
defparam \ram1|RAM~77feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ram1|RAM~77feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y4_N17
dffeas \ram1|RAM~77 (
	.clk(\V_GPIO[0]~inputCLKENA0_outclk ),
	.d(\ram1|RAM~77feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|RAM~229_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|RAM~77_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|RAM~77 .is_wysiwyg = "true";
defparam \ram1|RAM~77 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y4_N57
cyclonev_lcell_comb \ram1|RAM~74feeder (
// Equation(s):
// \ram1|RAM~74feeder_combout  = ( \V_GPIO[7]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\V_GPIO[7]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram1|RAM~74feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram1|RAM~74feeder .extended_lut = "off";
defparam \ram1|RAM~74feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ram1|RAM~74feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y4_N59
dffeas \ram1|RAM~74 (
	.clk(\V_GPIO[0]~inputCLKENA0_outclk ),
	.d(\ram1|RAM~74feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|RAM~231_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|RAM~74_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|RAM~74 .is_wysiwyg = "true";
defparam \ram1|RAM~74 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y4_N42
cyclonev_lcell_comb \ram1|RAM~175 (
// Equation(s):
// \ram1|RAM~175_combout  = ( !\V_GPIO[9]~input_o  & ( ((!\V_GPIO[10]~input_o  & ((!\V_GPIO[8]~input_o  & (\ram1|RAM~74_q )) # (\V_GPIO[8]~input_o  & ((\ram1|RAM~77_q ))))) # (\V_GPIO[10]~input_o  & (((\V_GPIO[8]~input_o ))))) ) ) # ( \V_GPIO[9]~input_o  & ( 
// (!\V_GPIO[10]~input_o  & ((!\V_GPIO[8]~input_o  & (((\ram1|RAM~80_q )))) # (\V_GPIO[8]~input_o  & (\ram1|RAM~83_q )))) # (\V_GPIO[10]~input_o  & ((((\V_GPIO[8]~input_o ))))) ) )

	.dataa(!\ram1|RAM~83_q ),
	.datab(!\V_GPIO[10]~input_o ),
	.datac(!\ram1|RAM~80_q ),
	.datad(!\V_GPIO[8]~input_o ),
	.datae(!\V_GPIO[9]~input_o ),
	.dataf(!\ram1|RAM~77_q ),
	.datag(!\ram1|RAM~74_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram1|RAM~175_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram1|RAM~175 .extended_lut = "on";
defparam \ram1|RAM~175 .lut_mask = 64'h0C330C770CFF0C77;
defparam \ram1|RAM~175 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y6_N57
cyclonev_lcell_comb \ram1|RAM~86feeder (
// Equation(s):
// \ram1|RAM~86feeder_combout  = ( \V_GPIO[7]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\V_GPIO[7]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram1|RAM~86feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram1|RAM~86feeder .extended_lut = "off";
defparam \ram1|RAM~86feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ram1|RAM~86feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y6_N58
dffeas \ram1|RAM~86 (
	.clk(\V_GPIO[0]~inputCLKENA0_outclk ),
	.d(\ram1|RAM~86feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|RAM~213_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|RAM~86_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|RAM~86 .is_wysiwyg = "true";
defparam \ram1|RAM~86 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y7_N18
cyclonev_lcell_comb \ram1|RAM~125 (
// Equation(s):
// \ram1|RAM~125_combout  = ( !\V_GPIO[9]~input_o  & ( (!\V_GPIO[10]~input_o  & ((((\ram1|RAM~175_combout ))))) # (\V_GPIO[10]~input_o  & (((!\ram1|RAM~175_combout  & ((\ram1|RAM~86_q ))) # (\ram1|RAM~175_combout  & (\ram1|RAM~89_q ))))) ) ) # ( 
// \V_GPIO[9]~input_o  & ( (!\V_GPIO[10]~input_o  & ((((\ram1|RAM~175_combout ))))) # (\V_GPIO[10]~input_o  & (((!\ram1|RAM~175_combout  & (\ram1|RAM~92_q )) # (\ram1|RAM~175_combout  & ((\ram1|RAM~95_q )))))) ) )

	.dataa(!\V_GPIO[10]~input_o ),
	.datab(!\ram1|RAM~89_q ),
	.datac(!\ram1|RAM~92_q ),
	.datad(!\ram1|RAM~95_q ),
	.datae(!\V_GPIO[9]~input_o ),
	.dataf(!\ram1|RAM~175_combout ),
	.datag(!\ram1|RAM~86_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram1|RAM~125_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram1|RAM~125 .extended_lut = "on";
defparam \ram1|RAM~125 .lut_mask = 64'h05050505BBBBAAFF;
defparam \ram1|RAM~125 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y7_N48
cyclonev_lcell_comb \ram1|RAM~129 (
// Equation(s):
// \ram1|RAM~129_combout  = ( \ram1|RAM~121_combout  & ( \ram1|RAM~125_combout  & ( ((!\V_GPIO[11]~input_o  & ((\ram1|RAM~113_combout ))) # (\V_GPIO[11]~input_o  & (\ram1|RAM~117_combout ))) # (\V_GPIO[12]~input_o ) ) ) ) # ( !\ram1|RAM~121_combout  & ( 
// \ram1|RAM~125_combout  & ( (!\V_GPIO[12]~input_o  & ((!\V_GPIO[11]~input_o  & ((\ram1|RAM~113_combout ))) # (\V_GPIO[11]~input_o  & (\ram1|RAM~117_combout )))) # (\V_GPIO[12]~input_o  & (\V_GPIO[11]~input_o )) ) ) ) # ( \ram1|RAM~121_combout  & ( 
// !\ram1|RAM~125_combout  & ( (!\V_GPIO[12]~input_o  & ((!\V_GPIO[11]~input_o  & ((\ram1|RAM~113_combout ))) # (\V_GPIO[11]~input_o  & (\ram1|RAM~117_combout )))) # (\V_GPIO[12]~input_o  & (!\V_GPIO[11]~input_o )) ) ) ) # ( !\ram1|RAM~121_combout  & ( 
// !\ram1|RAM~125_combout  & ( (!\V_GPIO[12]~input_o  & ((!\V_GPIO[11]~input_o  & ((\ram1|RAM~113_combout ))) # (\V_GPIO[11]~input_o  & (\ram1|RAM~117_combout )))) ) ) )

	.dataa(!\V_GPIO[12]~input_o ),
	.datab(!\V_GPIO[11]~input_o ),
	.datac(!\ram1|RAM~117_combout ),
	.datad(!\ram1|RAM~113_combout ),
	.datae(!\ram1|RAM~121_combout ),
	.dataf(!\ram1|RAM~125_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram1|RAM~129_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram1|RAM~129 .extended_lut = "off";
defparam \ram1|RAM~129 .lut_mask = 64'h028A46CE139B57DF;
defparam \ram1|RAM~129 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y7_N36
cyclonev_lcell_comb \ram1|dataout~1 (
// Equation(s):
// \ram1|dataout~1_combout  = ( \ram1|RAM~129_combout  & ( ((!\V_GPIO[4]~input_o ) # (\V_GPIO[7]~input_o )) # (\V_GPIO[13]~input_o ) ) ) # ( !\ram1|RAM~129_combout  & ( (!\V_GPIO[13]~input_o  & (\V_GPIO[4]~input_o  & \V_GPIO[7]~input_o )) ) )

	.dataa(!\V_GPIO[13]~input_o ),
	.datab(gnd),
	.datac(!\V_GPIO[4]~input_o ),
	.datad(!\V_GPIO[7]~input_o ),
	.datae(gnd),
	.dataf(!\ram1|RAM~129_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram1|dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram1|dataout~1 .extended_lut = "off";
defparam \ram1|dataout~1 .lut_mask = 64'h000A000AF5FFF5FF;
defparam \ram1|dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y7_N37
dffeas \ram1|dataout[2] (
	.clk(\V_GPIO[0]~inputCLKENA0_outclk ),
	.d(\ram1|dataout~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\V_GPIO[13]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|dataout [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|dataout[2] .is_wysiwyg = "true";
defparam \ram1|dataout[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y5_N24
cyclonev_lcell_comb \read[2]~1 (
// Equation(s):
// \read[2]~1_combout  = ( \ram2|ram|altsyncram_component|auto_generated|q_b [2] & ( (\ram1|dataout [2]) # (\V_GPIO[13]~input_o ) ) ) # ( !\ram2|ram|altsyncram_component|auto_generated|q_b [2] & ( (!\V_GPIO[13]~input_o  & \ram1|dataout [2]) ) )

	.dataa(gnd),
	.datab(!\V_GPIO[13]~input_o ),
	.datac(!\ram1|dataout [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ram2|ram|altsyncram_component|auto_generated|q_b [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\read[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \read[2]~1 .extended_lut = "off";
defparam \read[2]~1 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \read[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y1_N0
cyclonev_lcell_comb \hex0|WideOr6~0 (
// Equation(s):
// \hex0|WideOr6~0_combout  = ( !\read[1]~2_combout  & ( \read[2]~1_combout  & ( !\read[0]~0_combout  ) ) ) # ( !\read[1]~2_combout  & ( !\read[2]~1_combout  & ( \read[0]~0_combout  ) ) )

	.dataa(gnd),
	.datab(!\read[0]~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\read[1]~2_combout ),
	.dataf(!\read[2]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex0|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex0|WideOr6~0 .extended_lut = "off";
defparam \hex0|WideOr6~0 .lut_mask = 64'h33330000CCCC0000;
defparam \hex0|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y1_N33
cyclonev_lcell_comb \hex0|WideOr5~0 (
// Equation(s):
// \hex0|WideOr5~0_combout  = ( \read[1]~2_combout  & ( \read[2]~1_combout  & ( !\read[0]~0_combout  ) ) ) # ( !\read[1]~2_combout  & ( \read[2]~1_combout  & ( \read[0]~0_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\read[0]~0_combout ),
	.datad(gnd),
	.datae(!\read[1]~2_combout ),
	.dataf(!\read[2]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex0|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex0|WideOr5~0 .extended_lut = "off";
defparam \hex0|WideOr5~0 .lut_mask = 64'h000000000F0FF0F0;
defparam \hex0|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y1_N24
cyclonev_lcell_comb \hex0|Decoder0~0 (
// Equation(s):
// \hex0|Decoder0~0_combout  = ( \read[1]~2_combout  & ( !\read[2]~1_combout  & ( !\read[0]~0_combout  ) ) )

	.dataa(gnd),
	.datab(!\read[0]~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\read[1]~2_combout ),
	.dataf(!\read[2]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex0|Decoder0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex0|Decoder0~0 .extended_lut = "off";
defparam \hex0|Decoder0~0 .lut_mask = 64'h0000CCCC00000000;
defparam \hex0|Decoder0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y1_N45
cyclonev_lcell_comb \hex0|WideOr3~0 (
// Equation(s):
// \hex0|WideOr3~0_combout  = ( \read[1]~2_combout  & ( \read[2]~1_combout  & ( \read[0]~0_combout  ) ) ) # ( !\read[1]~2_combout  & ( \read[2]~1_combout  & ( !\read[0]~0_combout  ) ) ) # ( !\read[1]~2_combout  & ( !\read[2]~1_combout  & ( \read[0]~0_combout 
//  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\read[0]~0_combout ),
	.datad(gnd),
	.datae(!\read[1]~2_combout ),
	.dataf(!\read[2]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex0|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex0|WideOr3~0 .extended_lut = "off";
defparam \hex0|WideOr3~0 .lut_mask = 64'h0F0F0000F0F00F0F;
defparam \hex0|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y1_N12
cyclonev_lcell_comb \hex0|WideOr2~0 (
// Equation(s):
// \hex0|WideOr2~0_combout  = ( \read[1]~2_combout  & ( \read[2]~1_combout  & ( \read[0]~0_combout  ) ) ) # ( !\read[1]~2_combout  & ( \read[2]~1_combout  ) ) # ( \read[1]~2_combout  & ( !\read[2]~1_combout  & ( \read[0]~0_combout  ) ) ) # ( 
// !\read[1]~2_combout  & ( !\read[2]~1_combout  & ( \read[0]~0_combout  ) ) )

	.dataa(gnd),
	.datab(!\read[0]~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\read[1]~2_combout ),
	.dataf(!\read[2]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex0|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex0|WideOr2~0 .extended_lut = "off";
defparam \hex0|WideOr2~0 .lut_mask = 64'h33333333FFFF3333;
defparam \hex0|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y1_N57
cyclonev_lcell_comb \hex0|WideOr1~0 (
// Equation(s):
// \hex0|WideOr1~0_combout  = ( \read[1]~2_combout  & ( \read[2]~1_combout  & ( \read[0]~0_combout  ) ) ) # ( \read[1]~2_combout  & ( !\read[2]~1_combout  ) ) # ( !\read[1]~2_combout  & ( !\read[2]~1_combout  & ( \read[0]~0_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\read[0]~0_combout ),
	.datad(gnd),
	.datae(!\read[1]~2_combout ),
	.dataf(!\read[2]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex0|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex0|WideOr1~0 .extended_lut = "off";
defparam \hex0|WideOr1~0 .lut_mask = 64'h0F0FFFFF00000F0F;
defparam \hex0|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y1_N36
cyclonev_lcell_comb \hex0|WideOr0~0 (
// Equation(s):
// \hex0|WideOr0~0_combout  = ( \read[1]~2_combout  & ( \read[2]~1_combout  & ( \read[0]~0_combout  ) ) ) # ( !\read[1]~2_combout  & ( !\read[2]~1_combout  ) )

	.dataa(gnd),
	.datab(!\read[0]~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\read[1]~2_combout ),
	.dataf(!\read[2]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex0|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex0|WideOr0~0 .extended_lut = "off";
defparam \hex0|WideOr0~0 .lut_mask = 64'hFFFF000000003333;
defparam \hex0|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y1_N0
cyclonev_lcell_comb \hex1|WideOr6~0 (
// Equation(s):
// \hex1|WideOr6~0_combout  = ( \V_GPIO[5]~input_o  & ( !\V_GPIO[6]~input_o  & ( !\V_GPIO[7]~input_o  ) ) ) # ( !\V_GPIO[5]~input_o  & ( !\V_GPIO[6]~input_o  & ( \V_GPIO[7]~input_o  ) ) )

	.dataa(gnd),
	.datab(!\V_GPIO[7]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\V_GPIO[5]~input_o ),
	.dataf(!\V_GPIO[6]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex1|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex1|WideOr6~0 .extended_lut = "off";
defparam \hex1|WideOr6~0 .lut_mask = 64'h3333CCCC00000000;
defparam \hex1|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y1_N36
cyclonev_lcell_comb \hex1|WideOr5~0 (
// Equation(s):
// \hex1|WideOr5~0_combout  = ( \V_GPIO[6]~input_o  & ( (\V_GPIO[7]~input_o  & !\V_GPIO[5]~input_o ) ) ) # ( !\V_GPIO[6]~input_o  & ( (\V_GPIO[7]~input_o  & \V_GPIO[5]~input_o ) ) )

	.dataa(gnd),
	.datab(!\V_GPIO[7]~input_o ),
	.datac(!\V_GPIO[5]~input_o ),
	.datad(gnd),
	.datae(!\V_GPIO[6]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex1|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex1|WideOr5~0 .extended_lut = "off";
defparam \hex1|WideOr5~0 .lut_mask = 64'h0303303003033030;
defparam \hex1|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y1_N30
cyclonev_lcell_comb \hex1|Decoder0~0 (
// Equation(s):
// \hex1|Decoder0~0_combout  = ( !\V_GPIO[5]~input_o  & ( \V_GPIO[6]~input_o  & ( !\V_GPIO[7]~input_o  ) ) )

	.dataa(gnd),
	.datab(!\V_GPIO[7]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\V_GPIO[5]~input_o ),
	.dataf(!\V_GPIO[6]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex1|Decoder0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex1|Decoder0~0 .extended_lut = "off";
defparam \hex1|Decoder0~0 .lut_mask = 64'h00000000CCCC0000;
defparam \hex1|Decoder0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y7_N54
cyclonev_lcell_comb \hex1|WideOr3~0 (
// Equation(s):
// \hex1|WideOr3~0_combout  = ( \V_GPIO[7]~input_o  & ( !\V_GPIO[6]~input_o  $ (\V_GPIO[5]~input_o ) ) ) # ( !\V_GPIO[7]~input_o  & ( (!\V_GPIO[6]~input_o  & \V_GPIO[5]~input_o ) ) )

	.dataa(!\V_GPIO[6]~input_o ),
	.datab(gnd),
	.datac(!\V_GPIO[5]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\V_GPIO[7]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex1|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex1|WideOr3~0 .extended_lut = "off";
defparam \hex1|WideOr3~0 .lut_mask = 64'h0A0A0A0AA5A5A5A5;
defparam \hex1|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y1_N36
cyclonev_lcell_comb \hex1|WideOr2~0 (
// Equation(s):
// \hex1|WideOr2~0_combout  = ( \V_GPIO[5]~input_o  & ( \V_GPIO[6]~input_o  ) ) # ( \V_GPIO[5]~input_o  & ( !\V_GPIO[6]~input_o  ) ) # ( !\V_GPIO[5]~input_o  & ( !\V_GPIO[6]~input_o  & ( \V_GPIO[7]~input_o  ) ) )

	.dataa(gnd),
	.datab(!\V_GPIO[7]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\V_GPIO[5]~input_o ),
	.dataf(!\V_GPIO[6]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex1|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex1|WideOr2~0 .extended_lut = "off";
defparam \hex1|WideOr2~0 .lut_mask = 64'h3333FFFF0000FFFF;
defparam \hex1|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y1_N9
cyclonev_lcell_comb \hex1|WideOr1~0 (
// Equation(s):
// \hex1|WideOr1~0_combout  = ( \V_GPIO[5]~input_o  & ( \V_GPIO[6]~input_o  ) ) # ( !\V_GPIO[5]~input_o  & ( \V_GPIO[6]~input_o  & ( !\V_GPIO[7]~input_o  ) ) ) # ( \V_GPIO[5]~input_o  & ( !\V_GPIO[6]~input_o  & ( !\V_GPIO[7]~input_o  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\V_GPIO[7]~input_o ),
	.datad(gnd),
	.datae(!\V_GPIO[5]~input_o ),
	.dataf(!\V_GPIO[6]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex1|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex1|WideOr1~0 .extended_lut = "off";
defparam \hex1|WideOr1~0 .lut_mask = 64'h0000F0F0F0F0FFFF;
defparam \hex1|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y1_N15
cyclonev_lcell_comb \hex1|WideOr0~0 (
// Equation(s):
// \hex1|WideOr0~0_combout  = ( \V_GPIO[5]~input_o  & ( \V_GPIO[6]~input_o  & ( \V_GPIO[7]~input_o  ) ) ) # ( \V_GPIO[5]~input_o  & ( !\V_GPIO[6]~input_o  & ( !\V_GPIO[7]~input_o  ) ) ) # ( !\V_GPIO[5]~input_o  & ( !\V_GPIO[6]~input_o  & ( 
// !\V_GPIO[7]~input_o  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\V_GPIO[7]~input_o ),
	.datad(gnd),
	.datae(!\V_GPIO[5]~input_o ),
	.dataf(!\V_GPIO[6]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex1|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex1|WideOr0~0 .extended_lut = "off";
defparam \hex1|WideOr0~0 .lut_mask = 64'hF0F0F0F000000F0F;
defparam \hex1|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y5_N0
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|add_sub_3_result_int[0]~17 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_3_result_int[0]~17_sumout  = SUM(( counter[1] ) + ( !VCC ) + ( !VCC ))
// \Mod1|auto_generated|divider|divider|add_sub_3_result_int[0]~18  = CARRY(( counter[1] ) + ( !VCC ) + ( !VCC ))
// \Mod1|auto_generated|divider|divider|add_sub_3_result_int[0]~19  = SHARE(VCC)

	.dataa(gnd),
	.datab(gnd),
	.datac(!counter[1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|add_sub_3_result_int[0]~17_sumout ),
	.cout(\Mod1|auto_generated|divider|divider|add_sub_3_result_int[0]~18 ),
	.shareout(\Mod1|auto_generated|divider|divider|add_sub_3_result_int[0]~19 ));
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|add_sub_3_result_int[0]~17 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|add_sub_3_result_int[0]~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Mod1|auto_generated|divider|divider|add_sub_3_result_int[0]~17 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X50_Y5_N3
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~13 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~13_sumout  = SUM(( counter[2] ) + ( \Mod1|auto_generated|divider|divider|add_sub_3_result_int[0]~19  ) + ( \Mod1|auto_generated|divider|divider|add_sub_3_result_int[0]~18  ))
// \Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~14  = CARRY(( counter[2] ) + ( \Mod1|auto_generated|divider|divider|add_sub_3_result_int[0]~19  ) + ( \Mod1|auto_generated|divider|divider|add_sub_3_result_int[0]~18  ))
// \Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~15  = SHARE(GND)

	.dataa(!counter[2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|add_sub_3_result_int[0]~18 ),
	.sharein(\Mod1|auto_generated|divider|divider|add_sub_3_result_int[0]~19 ),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~13_sumout ),
	.cout(\Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~14 ),
	.shareout(\Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~15 ));
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~13 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~13 .lut_mask = 64'h0000000000005555;
defparam \Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~13 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X50_Y5_N6
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~9 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~9_sumout  = SUM(( !counter[3] ) + ( \Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~15  ) + ( \Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~14  ))
// \Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~10  = CARRY(( !counter[3] ) + ( \Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~15  ) + ( \Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~14  ))
// \Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~11  = SHARE(counter[3])

	.dataa(gnd),
	.datab(!counter[3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~14 ),
	.sharein(\Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~15 ),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~9_sumout ),
	.cout(\Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~10 ),
	.shareout(\Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~11 ));
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~9 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~9 .lut_mask = 64'h000033330000CCCC;
defparam \Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X50_Y5_N9
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~1 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~1_sumout  = SUM(( counter[4] ) + ( \Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~11  ) + ( \Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~10  ))
// \Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~2  = CARRY(( counter[4] ) + ( \Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~11  ) + ( \Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~10  ))
// \Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~3  = SHARE(GND)

	.dataa(!counter[4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~10 ),
	.sharein(\Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~11 ),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~1_sumout ),
	.cout(\Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~2 ),
	.shareout(\Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~3 ));
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~1 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~1 .lut_mask = 64'h0000000000005555;
defparam \Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X50_Y5_N12
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~5 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~5_sumout  = SUM(( VCC ) + ( \Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~3  ) + ( \Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~2 ),
	.sharein(\Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~3 ),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~5 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~5 .lut_mask = 64'h000000000000FFFF;
defparam \Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X48_Y5_N36
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[18]~1 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[18]~1_combout  = (counter[4] & \Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~5_sumout )

	.dataa(gnd),
	.datab(!counter[4]),
	.datac(!\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[18]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[18]~1 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|StageOut[18]~1 .lut_mask = 64'h0303030303030303;
defparam \Mod1|auto_generated|divider|divider|StageOut[18]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y5_N45
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[18]~0 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[18]~0_combout  = ( \Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~1_sumout  & ( !\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~5_sumout  ) )

	.dataa(!\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~5_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[18]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[18]~0 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|StageOut[18]~0 .lut_mask = 64'h00000000AAAAAAAA;
defparam \Mod1|auto_generated|divider|divider|StageOut[18]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y5_N33
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[16]~2 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[16]~2_combout  = ( \Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~13_sumout  & ( !\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~5_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~13_sumout ),
	.dataf(!\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[16]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[16]~2 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|StageOut[16]~2 .lut_mask = 64'h0000FFFF00000000;
defparam \Mod1|auto_generated|divider|divider|StageOut[16]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y5_N42
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[16]~3 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[16]~3_combout  = (\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~5_sumout  & counter[2])

	.dataa(!\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~5_sumout ),
	.datab(gnd),
	.datac(!counter[2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[16]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[16]~3 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|StageOut[16]~3 .lut_mask = 64'h0505050505050505;
defparam \Mod1|auto_generated|divider|divider|StageOut[16]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y5_N12
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_5~14 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_5~14_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Mod1|auto_generated|divider|divider|op_5~14_cout ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_5~14 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_5~14 .lut_mask = 64'h000000000000FFFF;
defparam \Mod1|auto_generated|divider|divider|op_5~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y5_N15
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_5~5 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_5~5_sumout  = SUM(( counter[0] ) + ( VCC ) + ( \Mod1|auto_generated|divider|divider|op_5~14_cout  ))
// \Mod1|auto_generated|divider|divider|op_5~6  = CARRY(( counter[0] ) + ( VCC ) + ( \Mod1|auto_generated|divider|divider|op_5~14_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!counter[0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_5~14_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_5~5_sumout ),
	.cout(\Mod1|auto_generated|divider|divider|op_5~6 ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_5~5 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_5~5 .lut_mask = 64'h0000000000000F0F;
defparam \Mod1|auto_generated|divider|divider|op_5~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y5_N18
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_5~26 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_5~26_cout  = CARRY(( (!\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~5_sumout  & ((\Mod1|auto_generated|divider|divider|add_sub_3_result_int[0]~17_sumout ))) # 
// (\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~5_sumout  & (counter[1])) ) + ( GND ) + ( \Mod1|auto_generated|divider|divider|op_5~6  ))

	.dataa(!counter[1]),
	.datab(!\Mod1|auto_generated|divider|divider|add_sub_3_result_int[0]~17_sumout ),
	.datac(!\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_5~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Mod1|auto_generated|divider|divider|op_5~26_cout ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_5~26 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_5~26 .lut_mask = 64'h0000FFFF00003535;
defparam \Mod1|auto_generated|divider|divider|op_5~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y5_N21
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_5~22 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_5~22_cout  = CARRY(( VCC ) + ( (\Mod1|auto_generated|divider|divider|StageOut[16]~3_combout ) # (\Mod1|auto_generated|divider|divider|StageOut[16]~2_combout ) ) + ( \Mod1|auto_generated|divider|divider|op_5~26_cout  
// ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mod1|auto_generated|divider|divider|StageOut[16]~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|StageOut[16]~3_combout ),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_5~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Mod1|auto_generated|divider|divider|op_5~22_cout ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_5~22 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_5~22 .lut_mask = 64'h0000F0000000FFFF;
defparam \Mod1|auto_generated|divider|divider|op_5~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y5_N24
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_5~18 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_5~18_cout  = CARRY(( GND ) + ( (!\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~5_sumout  & ((\Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~9_sumout ))) # 
// (\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~5_sumout  & (counter[3])) ) + ( \Mod1|auto_generated|divider|divider|op_5~22_cout  ))

	.dataa(gnd),
	.datab(!counter[3]),
	.datac(!\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~9_sumout ),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_5~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Mod1|auto_generated|divider|divider|op_5~18_cout ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_5~18 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_5~18 .lut_mask = 64'h0000FC0C00000000;
defparam \Mod1|auto_generated|divider|divider|op_5~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y5_N27
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_5~10 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_5~10_cout  = CARRY(( (\Mod1|auto_generated|divider|divider|StageOut[18]~0_combout ) # (\Mod1|auto_generated|divider|divider|StageOut[18]~1_combout ) ) + ( VCC ) + ( \Mod1|auto_generated|divider|divider|op_5~18_cout  
// ))

	.dataa(!\Mod1|auto_generated|divider|divider|StageOut[18]~1_combout ),
	.datab(gnd),
	.datac(!\Mod1|auto_generated|divider|divider|StageOut[18]~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_5~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Mod1|auto_generated|divider|divider|op_5~10_cout ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_5~10 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_5~10 .lut_mask = 64'h0000000000005F5F;
defparam \Mod1|auto_generated|divider|divider|op_5~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y5_N30
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_5~1 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_5~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Mod1|auto_generated|divider|divider|op_5~10_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_5~10_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_5~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_5~1 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_5~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Mod1|auto_generated|divider|divider|op_5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y5_N0
cyclonev_lcell_comb \HEX2~0 (
// Equation(s):
// \HEX2~0_combout  = ( \Mod1|auto_generated|divider|divider|op_5~5_sumout  & ( ((!\Mod1|auto_generated|divider|divider|op_5~1_sumout ) # (\V_GPIO[13]~input_o )) # (counter[0]) ) ) # ( !\Mod1|auto_generated|divider|divider|op_5~5_sumout  & ( ((counter[0] & 
// \Mod1|auto_generated|divider|divider|op_5~1_sumout )) # (\V_GPIO[13]~input_o ) ) )

	.dataa(gnd),
	.datab(!counter[0]),
	.datac(!\Mod1|auto_generated|divider|divider|op_5~1_sumout ),
	.datad(!\V_GPIO[13]~input_o ),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|op_5~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX2~0 .extended_lut = "off";
defparam \HEX2~0 .lut_mask = 64'h03FF03FFF3FFF3FF;
defparam \HEX2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y3_N30
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~17 (
// Equation(s):
// \Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~17_sumout  = SUM(( counter[1] ) + ( !VCC ) + ( !VCC ))
// \Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~18  = CARRY(( counter[1] ) + ( !VCC ) + ( !VCC ))
// \Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~19  = SHARE(VCC)

	.dataa(gnd),
	.datab(!counter[1]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~17_sumout ),
	.cout(\Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~18 ),
	.shareout(\Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~19 ));
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~17 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~17 .lut_mask = 64'h0000FFFF00003333;
defparam \Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~17 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X48_Y3_N33
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~13 (
// Equation(s):
// \Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~13_sumout  = SUM(( counter[2] ) + ( \Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~19  ) + ( \Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~18  ))
// \Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~14  = CARRY(( counter[2] ) + ( \Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~19  ) + ( \Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~18  ))
// \Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~15  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(!counter[2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~18 ),
	.sharein(\Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~19 ),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~13_sumout ),
	.cout(\Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~14 ),
	.shareout(\Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~15 ));
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~13 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~13 .lut_mask = 64'h0000000000000F0F;
defparam \Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~13 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X48_Y3_N36
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~9 (
// Equation(s):
// \Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~9_sumout  = SUM(( !counter[3] ) + ( \Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~15  ) + ( \Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~14  ))
// \Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~10  = CARRY(( !counter[3] ) + ( \Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~15  ) + ( \Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~14  ))
// \Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~11  = SHARE(counter[3])

	.dataa(gnd),
	.datab(gnd),
	.datac(!counter[3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~14 ),
	.sharein(\Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~15 ),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~9_sumout ),
	.cout(\Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~10 ),
	.shareout(\Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~11 ));
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~9 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~9 .lut_mask = 64'h00000F0F0000F0F0;
defparam \Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X48_Y3_N39
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~1 (
// Equation(s):
// \Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~1_sumout  = SUM(( counter[4] ) + ( \Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~11  ) + ( \Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~10  ))
// \Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~2  = CARRY(( counter[4] ) + ( \Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~11  ) + ( \Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~10  ))
// \Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~3  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(!counter[4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~10 ),
	.sharein(\Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~11 ),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~1_sumout ),
	.cout(\Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~2 ),
	.shareout(\Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~3 ));
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~1 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~1 .lut_mask = 64'h0000000000000F0F;
defparam \Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X48_Y3_N42
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~5 (
// Equation(s):
// \Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~5_sumout  = SUM(( VCC ) + ( \Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~3  ) + ( \Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~2 ),
	.sharein(\Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~3 ),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~5 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~5 .lut_mask = 64'h000000000000FFFF;
defparam \Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X48_Y3_N48
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[18]~0 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[18]~0_combout  = ( !\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~5_sumout  & ( \Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~1_sumout  ) )

	.dataa(gnd),
	.datab(!\Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[18]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[18]~0 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[18]~0 .lut_mask = 64'h3333333300000000;
defparam \Div1|auto_generated|divider|divider|StageOut[18]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y3_N27
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[18]~1 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[18]~1_combout  = ( counter[4] & ( \Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~5_sumout  ) )

	.dataa(gnd),
	.datab(!\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~5_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!counter[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[18]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[18]~1 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[18]~1 .lut_mask = 64'h0000000033333333;
defparam \Div1|auto_generated|divider|divider|StageOut[18]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y3_N24
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[16]~2 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[16]~2_combout  = (!\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~5_sumout  & \Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~13_sumout )

	.dataa(gnd),
	.datab(!\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~5_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[16]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[16]~2 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[16]~2 .lut_mask = 64'h0C0C0C0C0C0C0C0C;
defparam \Div1|auto_generated|divider|divider|StageOut[16]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y3_N57
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[16]~3 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[16]~3_combout  = ( \Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~5_sumout  & ( counter[2] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!counter[2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[16]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[16]~3 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[16]~3 .lut_mask = 64'h000000000F0F0F0F;
defparam \Div1|auto_generated|divider|divider|StageOut[16]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y3_N0
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_5~26 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_5~26_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div1|auto_generated|divider|divider|op_5~26_cout ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_5~26 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_5~26 .lut_mask = 64'h000000000000FFFF;
defparam \Div1|auto_generated|divider|divider|op_5~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y3_N3
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_5~22 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_5~22_cout  = CARRY(( counter[0] ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_5~26_cout  ))

	.dataa(!counter[0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_5~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div1|auto_generated|divider|divider|op_5~22_cout ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_5~22 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_5~22 .lut_mask = 64'h0000000000005555;
defparam \Div1|auto_generated|divider|divider|op_5~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y3_N6
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_5~18 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_5~18_cout  = CARRY(( GND ) + ( (!\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~5_sumout  & ((\Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~17_sumout ))) # 
// (\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~5_sumout  & (counter[1])) ) + ( \Div1|auto_generated|divider|divider|op_5~22_cout  ))

	.dataa(gnd),
	.datab(!\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~5_sumout ),
	.datac(!counter[1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~17_sumout ),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_5~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div1|auto_generated|divider|divider|op_5~18_cout ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_5~18 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_5~18 .lut_mask = 64'h0000FC3000000000;
defparam \Div1|auto_generated|divider|divider|op_5~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y3_N9
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_5~14 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_5~14_cout  = CARRY(( (\Div1|auto_generated|divider|divider|StageOut[16]~3_combout ) # (\Div1|auto_generated|divider|divider|StageOut[16]~2_combout ) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_5~18_cout  
// ))

	.dataa(!\Div1|auto_generated|divider|divider|StageOut[16]~2_combout ),
	.datab(gnd),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[16]~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_5~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div1|auto_generated|divider|divider|op_5~14_cout ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_5~14 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_5~14 .lut_mask = 64'h0000000000005F5F;
defparam \Div1|auto_generated|divider|divider|op_5~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y3_N12
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_5~10 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_5~10_cout  = CARRY(( (!\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~5_sumout  & ((\Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~9_sumout ))) # 
// (\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~5_sumout  & (counter[3])) ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_5~14_cout  ))

	.dataa(gnd),
	.datab(!\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~5_sumout ),
	.datac(!counter[3]),
	.datad(!\Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_5~14_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div1|auto_generated|divider|divider|op_5~10_cout ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_5~10 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_5~10 .lut_mask = 64'h0000FFFF000003CF;
defparam \Div1|auto_generated|divider|divider|op_5~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y3_N15
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_5~6 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_5~6_cout  = CARRY(( (\Div1|auto_generated|divider|divider|StageOut[18]~1_combout ) # (\Div1|auto_generated|divider|divider|StageOut[18]~0_combout ) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_5~10_cout  
// ))

	.dataa(!\Div1|auto_generated|divider|divider|StageOut[18]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div1|auto_generated|divider|divider|StageOut[18]~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_5~10_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div1|auto_generated|divider|divider|op_5~6_cout ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_5~6 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_5~6 .lut_mask = 64'h00000000000055FF;
defparam \Div1|auto_generated|divider|divider|op_5~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y3_N18
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_5~1 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_5~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_5~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_5~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_5~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_5~1 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_5~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div1|auto_generated|divider|divider|op_5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y3_N27
cyclonev_lcell_comb \HEX3~0 (
// Equation(s):
// \HEX3~0_combout  = ( \Div1|auto_generated|divider|divider|op_5~1_sumout  & ( \V_GPIO[13]~input_o  ) ) # ( !\Div1|auto_generated|divider|divider|op_5~1_sumout  )

	.dataa(!\V_GPIO[13]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_5~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX3~0 .extended_lut = "off";
defparam \HEX3~0 .lut_mask = 64'hFFFFFFFF55555555;
defparam \HEX3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y3_N36
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_5~14 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_5~14_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Mod0|auto_generated|divider|divider|op_5~14_cout ),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_5~14 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_5~14 .lut_mask = 64'h000000000000FFFF;
defparam \Mod0|auto_generated|divider|divider|op_5~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y3_N39
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_5~5 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_5~5_sumout  = SUM(( \V_GPIO[8]~input_o  ) + ( VCC ) + ( \Mod0|auto_generated|divider|divider|op_5~14_cout  ))
// \Mod0|auto_generated|divider|divider|op_5~6  = CARRY(( \V_GPIO[8]~input_o  ) + ( VCC ) + ( \Mod0|auto_generated|divider|divider|op_5~14_cout  ))

	.dataa(!\V_GPIO[8]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_5~14_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|op_5~5_sumout ),
	.cout(\Mod0|auto_generated|divider|divider|op_5~6 ),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_5~5 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_5~5 .lut_mask = 64'h0000000000005555;
defparam \Mod0|auto_generated|divider|divider|op_5~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y3_N0
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~17 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~17_sumout  = SUM(( \V_GPIO[9]~input_o  ) + ( !VCC ) + ( !VCC ))
// \Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~18  = CARRY(( \V_GPIO[9]~input_o  ) + ( !VCC ) + ( !VCC ))
// \Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~19  = SHARE(VCC)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\V_GPIO[9]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~17_sumout ),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~18 ),
	.shareout(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~19 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~17 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~17 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X51_Y3_N3
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~13 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~13_sumout  = SUM(( \V_GPIO[10]~input_o  ) + ( \Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~19  ) + ( \Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~18  ))
// \Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~14  = CARRY(( \V_GPIO[10]~input_o  ) + ( \Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~19  ) + ( \Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~18  ))
// \Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~15  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\V_GPIO[10]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~18 ),
	.sharein(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~19 ),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~13_sumout ),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~14 ),
	.shareout(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~15 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~13 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~13 .lut_mask = 64'h0000000000000F0F;
defparam \Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~13 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X51_Y3_N6
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~9 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~9_sumout  = SUM(( !\V_GPIO[11]~input_o  ) + ( \Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~15  ) + ( \Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~14  ))
// \Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~10  = CARRY(( !\V_GPIO[11]~input_o  ) + ( \Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~15  ) + ( \Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~14  ))
// \Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~11  = SHARE(\V_GPIO[11]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\V_GPIO[11]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~14 ),
	.sharein(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~15 ),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~9_sumout ),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~10 ),
	.shareout(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~11 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~9 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~9 .lut_mask = 64'h00000F0F0000F0F0;
defparam \Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X51_Y3_N9
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~1 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~1_sumout  = SUM(( \V_GPIO[12]~input_o  ) + ( \Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~11  ) + ( \Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~10  ))
// \Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~2  = CARRY(( \V_GPIO[12]~input_o  ) + ( \Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~11  ) + ( \Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~10  ))
// \Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~3  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\V_GPIO[12]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~10 ),
	.sharein(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~11 ),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~1_sumout ),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~2 ),
	.shareout(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~3 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~1 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~1 .lut_mask = 64'h0000000000000F0F;
defparam \Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X51_Y3_N12
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~5 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~5_sumout  = SUM(( VCC ) + ( \Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~3  ) + ( \Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~2 ),
	.sharein(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~3 ),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~5 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~5 .lut_mask = 64'h000000000000FFFF;
defparam \Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X51_Y3_N24
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[18]~1 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[18]~1_combout  = ( \Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~1_sumout  & ( !\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~5_sumout  ) )

	.dataa(gnd),
	.datab(!\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~5_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[18]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[18]~1 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[18]~1 .lut_mask = 64'h00000000CCCCCCCC;
defparam \Mod0|auto_generated|divider|divider|StageOut[18]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y3_N27
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[18]~2 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[18]~2_combout  = (\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~5_sumout  & \V_GPIO[12]~input_o )

	.dataa(gnd),
	.datab(!\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~5_sumout ),
	.datac(!\V_GPIO[12]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[18]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[18]~2 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[18]~2 .lut_mask = 64'h0303030303030303;
defparam \Mod0|auto_generated|divider|divider|StageOut[18]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y3_N33
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[16]~3 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[16]~3_combout  = ( !\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~5_sumout  & ( \Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~13_sumout  ) )

	.dataa(!\Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~13_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[16]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[16]~3 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[16]~3 .lut_mask = 64'h5555555500000000;
defparam \Mod0|auto_generated|divider|divider|StageOut[16]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y3_N18
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[16]~4 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[16]~4_combout  = ( \V_GPIO[10]~input_o  & ( \Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~5_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\V_GPIO[10]~input_o ),
	.dataf(!\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[16]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[16]~4 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[16]~4 .lut_mask = 64'h000000000000FFFF;
defparam \Mod0|auto_generated|divider|divider|StageOut[16]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y3_N42
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_5~26 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_5~26_cout  = CARRY(( (!\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~5_sumout  & ((\Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~17_sumout ))) # 
// (\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~5_sumout  & (\V_GPIO[9]~input_o )) ) + ( GND ) + ( \Mod0|auto_generated|divider|divider|op_5~6  ))

	.dataa(gnd),
	.datab(!\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~5_sumout ),
	.datac(!\V_GPIO[9]~input_o ),
	.datad(!\Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~17_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_5~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Mod0|auto_generated|divider|divider|op_5~26_cout ),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_5~26 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_5~26 .lut_mask = 64'h0000FFFF000003CF;
defparam \Mod0|auto_generated|divider|divider|op_5~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y3_N45
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_5~22 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_5~22_cout  = CARRY(( VCC ) + ( (\Mod0|auto_generated|divider|divider|StageOut[16]~4_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[16]~3_combout ) ) + ( \Mod0|auto_generated|divider|divider|op_5~26_cout  
// ))

	.dataa(!\Mod0|auto_generated|divider|divider|StageOut[16]~3_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|StageOut[16]~4_combout ),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_5~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Mod0|auto_generated|divider|divider|op_5~22_cout ),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_5~22 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_5~22 .lut_mask = 64'h0000AA000000FFFF;
defparam \Mod0|auto_generated|divider|divider|op_5~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y3_N48
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_5~18 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_5~18_cout  = CARRY(( GND ) + ( (!\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~5_sumout  & ((\Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~9_sumout ))) # 
// (\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~5_sumout  & (\V_GPIO[11]~input_o )) ) + ( \Mod0|auto_generated|divider|divider|op_5~22_cout  ))

	.dataa(gnd),
	.datab(!\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~5_sumout ),
	.datac(!\V_GPIO[11]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~9_sumout ),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_5~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Mod0|auto_generated|divider|divider|op_5~18_cout ),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_5~18 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_5~18 .lut_mask = 64'h0000FC3000000000;
defparam \Mod0|auto_generated|divider|divider|op_5~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y3_N51
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_5~10 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_5~10_cout  = CARRY(( (\Mod0|auto_generated|divider|divider|StageOut[18]~2_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[18]~1_combout ) ) + ( VCC ) + ( \Mod0|auto_generated|divider|divider|op_5~18_cout  
// ))

	.dataa(!\Mod0|auto_generated|divider|divider|StageOut[18]~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mod0|auto_generated|divider|divider|StageOut[18]~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_5~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Mod0|auto_generated|divider|divider|op_5~10_cout ),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_5~10 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_5~10 .lut_mask = 64'h00000000000055FF;
defparam \Mod0|auto_generated|divider|divider|op_5~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y3_N54
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_5~1 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_5~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Mod0|auto_generated|divider|divider|op_5~10_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_5~10_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|op_5~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_5~1 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_5~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Mod0|auto_generated|divider|divider|op_5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y3_N30
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[20]~0 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[20]~0_combout  = (!\Mod0|auto_generated|divider|divider|op_5~1_sumout  & (\Mod0|auto_generated|divider|divider|op_5~5_sumout )) # (\Mod0|auto_generated|divider|divider|op_5~1_sumout  & ((\V_GPIO[8]~input_o )))

	.dataa(gnd),
	.datab(!\Mod0|auto_generated|divider|divider|op_5~5_sumout ),
	.datac(!\V_GPIO[8]~input_o ),
	.datad(!\Mod0|auto_generated|divider|divider|op_5~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[20]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[20]~0 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[20]~0 .lut_mask = 64'h330F330F330F330F;
defparam \Mod0|auto_generated|divider|divider|StageOut[20]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y3_N30
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~17 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~17_sumout  = SUM(( \V_GPIO[9]~input_o  ) + ( !VCC ) + ( !VCC ))
// \Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~18  = CARRY(( \V_GPIO[9]~input_o  ) + ( !VCC ) + ( !VCC ))
// \Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~19  = SHARE(VCC)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\V_GPIO[9]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~17_sumout ),
	.cout(\Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~18 ),
	.shareout(\Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~19 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~17 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~17 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X50_Y3_N33
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~13 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~13_sumout  = SUM(( \V_GPIO[10]~input_o  ) + ( \Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~19  ) + ( \Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~18  ))
// \Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~14  = CARRY(( \V_GPIO[10]~input_o  ) + ( \Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~19  ) + ( \Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~18  ))
// \Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~15  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\V_GPIO[10]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~18 ),
	.sharein(\Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~19 ),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~13_sumout ),
	.cout(\Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~14 ),
	.shareout(\Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~15 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~13 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~13 .lut_mask = 64'h0000000000000F0F;
defparam \Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~13 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X50_Y3_N36
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~9 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~9_sumout  = SUM(( !\V_GPIO[11]~input_o  ) + ( \Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~15  ) + ( \Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~14  ))
// \Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~10  = CARRY(( !\V_GPIO[11]~input_o  ) + ( \Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~15  ) + ( \Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~14  ))
// \Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~11  = SHARE(\V_GPIO[11]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\V_GPIO[11]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~14 ),
	.sharein(\Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~15 ),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~9_sumout ),
	.cout(\Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~10 ),
	.shareout(\Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~11 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~9 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~9 .lut_mask = 64'h00000F0F0000F0F0;
defparam \Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X50_Y3_N39
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~1 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~1_sumout  = SUM(( \V_GPIO[12]~input_o  ) + ( \Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~11  ) + ( \Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~10  ))
// \Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~2  = CARRY(( \V_GPIO[12]~input_o  ) + ( \Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~11  ) + ( \Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~10  ))
// \Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~3  = SHARE(GND)

	.dataa(!\V_GPIO[12]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~10 ),
	.sharein(\Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~11 ),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~1_sumout ),
	.cout(\Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~2 ),
	.shareout(\Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~3 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~1 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~1 .lut_mask = 64'h0000000000005555;
defparam \Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X50_Y3_N42
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~5 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~5_sumout  = SUM(( VCC ) + ( \Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~3  ) + ( \Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~2 ),
	.sharein(\Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~3 ),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~5 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~5 .lut_mask = 64'h000000000000FFFF;
defparam \Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X50_Y3_N48
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[18]~0 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[18]~0_combout  = ( \Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~1_sumout  & ( !\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~5_sumout  ) )

	.dataa(gnd),
	.datab(!\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~5_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[18]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[18]~0 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[18]~0 .lut_mask = 64'h00000000CCCCCCCC;
defparam \Div0|auto_generated|divider|divider|StageOut[18]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y3_N51
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[18]~1 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[18]~1_combout  = (\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~5_sumout  & \V_GPIO[12]~input_o )

	.dataa(gnd),
	.datab(!\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~5_sumout ),
	.datac(gnd),
	.datad(!\V_GPIO[12]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[18]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[18]~1 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[18]~1 .lut_mask = 64'h0033003300330033;
defparam \Div0|auto_generated|divider|divider|StageOut[18]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y3_N24
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[16]~2 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[16]~2_combout  = (!\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~5_sumout  & \Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~13_sumout )

	.dataa(gnd),
	.datab(!\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~5_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[16]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[16]~2 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[16]~2 .lut_mask = 64'h0C0C0C0C0C0C0C0C;
defparam \Div0|auto_generated|divider|divider|StageOut[16]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y3_N27
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[16]~3 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[16]~3_combout  = (\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~5_sumout  & \V_GPIO[10]~input_o )

	.dataa(gnd),
	.datab(!\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~5_sumout ),
	.datac(!\V_GPIO[10]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[16]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[16]~3 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[16]~3 .lut_mask = 64'h0303030303030303;
defparam \Div0|auto_generated|divider|divider|StageOut[16]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y3_N0
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_5~26 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_5~26_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_5~26_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_5~26 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_5~26 .lut_mask = 64'h000000000000FFFF;
defparam \Div0|auto_generated|divider|divider|op_5~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y3_N3
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_5~22 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_5~22_cout  = CARRY(( \V_GPIO[8]~input_o  ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_5~26_cout  ))

	.dataa(!\V_GPIO[8]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_5~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_5~22_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_5~22 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_5~22 .lut_mask = 64'h0000000000005555;
defparam \Div0|auto_generated|divider|divider|op_5~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y3_N6
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_5~18 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_5~18_cout  = CARRY(( GND ) + ( (!\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~5_sumout  & ((\Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~17_sumout ))) # 
// (\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~5_sumout  & (\V_GPIO[9]~input_o )) ) + ( \Div0|auto_generated|divider|divider|op_5~22_cout  ))

	.dataa(gnd),
	.datab(!\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~5_sumout ),
	.datac(!\V_GPIO[9]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~17_sumout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_5~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_5~18_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_5~18 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_5~18 .lut_mask = 64'h0000FC3000000000;
defparam \Div0|auto_generated|divider|divider|op_5~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y3_N9
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_5~14 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_5~14_cout  = CARRY(( (\Div0|auto_generated|divider|divider|StageOut[16]~3_combout ) # (\Div0|auto_generated|divider|divider|StageOut[16]~2_combout ) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_5~18_cout  
// ))

	.dataa(!\Div0|auto_generated|divider|divider|StageOut[16]~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div0|auto_generated|divider|divider|StageOut[16]~3_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_5~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_5~14_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_5~14 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_5~14 .lut_mask = 64'h00000000000055FF;
defparam \Div0|auto_generated|divider|divider|op_5~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y3_N12
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_5~10 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_5~10_cout  = CARRY(( (!\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~5_sumout  & ((\Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~9_sumout ))) # 
// (\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~5_sumout  & (\V_GPIO[11]~input_o )) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_5~14_cout  ))

	.dataa(gnd),
	.datab(!\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~5_sumout ),
	.datac(!\V_GPIO[11]~input_o ),
	.datad(!\Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_5~14_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_5~10_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_5~10 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_5~10 .lut_mask = 64'h0000FFFF000003CF;
defparam \Div0|auto_generated|divider|divider|op_5~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y3_N15
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_5~6 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_5~6_cout  = CARRY(( VCC ) + ( (\Div0|auto_generated|divider|divider|StageOut[18]~1_combout ) # (\Div0|auto_generated|divider|divider|StageOut[18]~0_combout ) ) + ( \Div0|auto_generated|divider|divider|op_5~10_cout  
// ))

	.dataa(!\Div0|auto_generated|divider|divider|StageOut[18]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|StageOut[18]~1_combout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_5~10_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_5~6_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_5~6 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_5~6 .lut_mask = 64'h0000AA000000FFFF;
defparam \Div0|auto_generated|divider|divider|op_5~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y3_N18
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_5~1 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_5~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_5~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_5~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_5~1 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_5~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div0|auto_generated|divider|divider|op_5~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X88_Y81_N53
cyclonev_io_ibuf \V_GPIO[1]~input (
	.i(V_GPIO[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\V_GPIO[1]~input_o ));
// synopsys translate_off
defparam \V_GPIO[1]~input .bus_hold = "false";
defparam \V_GPIO[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y81_N18
cyclonev_io_ibuf \V_GPIO[2]~input (
	.i(V_GPIO[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\V_GPIO[2]~input_o ));
// synopsys translate_off
defparam \V_GPIO[2]~input .bus_hold = "false";
defparam \V_GPIO[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X64_Y0_N18
cyclonev_io_ibuf \V_GPIO[14]~input (
	.i(V_GPIO[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\V_GPIO[14]~input_o ));
// synopsys translate_off
defparam \V_GPIO[14]~input .bus_hold = "false";
defparam \V_GPIO[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X88_Y81_N19
cyclonev_io_ibuf \V_GPIO[15]~input (
	.i(V_GPIO[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\V_GPIO[15]~input_o ));
// synopsys translate_off
defparam \V_GPIO[15]~input .bus_hold = "false";
defparam \V_GPIO[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N75
cyclonev_io_ibuf \V_GPIO[16]~input (
	.i(V_GPIO[16]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\V_GPIO[16]~input_o ));
// synopsys translate_off
defparam \V_GPIO[16]~input .bus_hold = "false";
defparam \V_GPIO[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y36_N4
cyclonev_io_ibuf \V_GPIO[17]~input (
	.i(V_GPIO[17]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\V_GPIO[17]~input_o ));
// synopsys translate_off
defparam \V_GPIO[17]~input .bus_hold = "false";
defparam \V_GPIO[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y81_N92
cyclonev_io_ibuf \V_GPIO[18]~input (
	.i(V_GPIO[18]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\V_GPIO[18]~input_o ));
// synopsys translate_off
defparam \V_GPIO[18]~input .bus_hold = "false";
defparam \V_GPIO[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y8_N38
cyclonev_io_ibuf \V_GPIO[19]~input (
	.i(V_GPIO[19]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\V_GPIO[19]~input_o ));
// synopsys translate_off
defparam \V_GPIO[19]~input .bus_hold = "false";
defparam \V_GPIO[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X28_Y0_N35
cyclonev_io_ibuf \V_GPIO[20]~input (
	.i(V_GPIO[20]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\V_GPIO[20]~input_o ));
// synopsys translate_off
defparam \V_GPIO[20]~input .bus_hold = "false";
defparam \V_GPIO[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X70_Y0_N35
cyclonev_io_ibuf \V_GPIO[21]~input (
	.i(V_GPIO[21]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\V_GPIO[21]~input_o ));
// synopsys translate_off
defparam \V_GPIO[21]~input .bus_hold = "false";
defparam \V_GPIO[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X76_Y81_N1
cyclonev_io_ibuf \V_GPIO[22]~input (
	.i(V_GPIO[22]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\V_GPIO[22]~input_o ));
// synopsys translate_off
defparam \V_GPIO[22]~input .bus_hold = "false";
defparam \V_GPIO[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X56_Y81_N52
cyclonev_io_ibuf \V_GPIO[23]~input (
	.i(V_GPIO[23]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\V_GPIO[23]~input_o ));
// synopsys translate_off
defparam \V_GPIO[23]~input .bus_hold = "false";
defparam \V_GPIO[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X26_Y81_N75
cyclonev_io_ibuf \V_GPIO[24]~input (
	.i(V_GPIO[24]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\V_GPIO[24]~input_o ));
// synopsys translate_off
defparam \V_GPIO[24]~input .bus_hold = "false";
defparam \V_GPIO[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X26_Y81_N58
cyclonev_io_ibuf \V_GPIO[25]~input (
	.i(V_GPIO[25]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\V_GPIO[25]~input_o ));
// synopsys translate_off
defparam \V_GPIO[25]~input .bus_hold = "false";
defparam \V_GPIO[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X30_Y81_N18
cyclonev_io_ibuf \V_GPIO[26]~input (
	.i(V_GPIO[26]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\V_GPIO[26]~input_o ));
// synopsys translate_off
defparam \V_GPIO[26]~input .bus_hold = "false";
defparam \V_GPIO[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N58
cyclonev_io_ibuf \V_GPIO[27]~input (
	.i(V_GPIO[27]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\V_GPIO[27]~input_o ));
// synopsys translate_off
defparam \V_GPIO[27]~input .bus_hold = "false";
defparam \V_GPIO[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X70_Y81_N35
cyclonev_io_ibuf \V_GPIO[28]~input (
	.i(V_GPIO[28]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\V_GPIO[28]~input_o ));
// synopsys translate_off
defparam \V_GPIO[28]~input .bus_hold = "false";
defparam \V_GPIO[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N75
cyclonev_io_ibuf \V_GPIO[29]~input (
	.i(V_GPIO[29]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\V_GPIO[29]~input_o ));
// synopsys translate_off
defparam \V_GPIO[29]~input .bus_hold = "false";
defparam \V_GPIO[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X60_Y81_N35
cyclonev_io_ibuf \V_GPIO[30]~input (
	.i(V_GPIO[30]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\V_GPIO[30]~input_o ));
// synopsys translate_off
defparam \V_GPIO[30]~input .bus_hold = "false";
defparam \V_GPIO[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y81_N58
cyclonev_io_ibuf \V_GPIO[31]~input (
	.i(V_GPIO[31]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\V_GPIO[31]~input_o ));
// synopsys translate_off
defparam \V_GPIO[31]~input .bus_hold = "false";
defparam \V_GPIO[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y81_N41
cyclonev_io_ibuf \V_GPIO[32]~input (
	.i(V_GPIO[32]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\V_GPIO[32]~input_o ));
// synopsys translate_off
defparam \V_GPIO[32]~input .bus_hold = "false";
defparam \V_GPIO[32]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N35
cyclonev_io_ibuf \V_GPIO[33]~input (
	.i(V_GPIO[33]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\V_GPIO[33]~input_o ));
// synopsys translate_off
defparam \V_GPIO[33]~input .bus_hold = "false";
defparam \V_GPIO[33]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X6_Y0_N52
cyclonev_io_ibuf \V_GPIO[34]~input (
	.i(V_GPIO[34]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\V_GPIO[34]~input_o ));
// synopsys translate_off
defparam \V_GPIO[34]~input .bus_hold = "false";
defparam \V_GPIO[34]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y81_N1
cyclonev_io_ibuf \V_GPIO[35]~input (
	.i(V_GPIO[35]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\V_GPIO[35]~input_o ));
// synopsys translate_off
defparam \V_GPIO[35]~input .bus_hold = "false";
defparam \V_GPIO[35]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X83_Y60_N3
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
