{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 17 16:58:48 2021 " "Info: Processing started: Fri Dec 17 16:58:48 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off shiyan15 -c shiyan15 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off shiyan15 -c shiyan15 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "shiyan15.bdf" "" { Schematic "D:/daer/sdsy/shiyan15/shiyan15.bdf" { { 32 -128 40 48 "clk" "" } } } } { "d:/daer/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/daer/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "Verilog1:inst2\|clk_out " "Info: Detected ripple clock \"Verilog1:inst2\|clk_out\" as buffer" {  } { { "Verilog1.v" "" { Text "D:/daer/sdsy/shiyan15/Verilog1.v" 7 -1 0 } } { "d:/daer/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/daer/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Verilog1:inst2\|clk_out" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clk register memory Verilog1:inst2\|cnt\[5\] lpm_rom1:inst5\|altsyncram:altsyncram_component\|altsyncram_oi71:auto_generated\|ram_block1a0~porta_address_reg5 180.05 MHz Internal " "Info: Clock \"clk\" Internal fmax is restricted to 180.05 MHz between source register \"Verilog1:inst2\|cnt\[5\]\" and destination memory \"lpm_rom1:inst5\|altsyncram:altsyncram_component\|altsyncram_oi71:auto_generated\|ram_block1a0~porta_address_reg5\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "2.777 ns 2.777 ns 5.554 ns " "Info: fmax restricted to Clock High delay (2.777 ns) plus Clock Low delay (2.777 ns) : restricted to 5.554 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.340 ns + Longest register memory " "Info: + Longest register to memory delay is 2.340 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Verilog1:inst2\|cnt\[5\] 1 REG LCFF_X22_Y7_N11 11 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y7_N11; Fanout = 11; REG Node = 'Verilog1:inst2\|cnt\[5\]'" {  } { { "d:/daer/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/daer/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Verilog1:inst2|cnt[5] } "NODE_NAME" } } { "Verilog1.v" "" { Text "D:/daer/sdsy/shiyan15/Verilog1.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.164 ns) + CELL(0.176 ns) 2.340 ns lpm_rom1:inst5\|altsyncram:altsyncram_component\|altsyncram_oi71:auto_generated\|ram_block1a0~porta_address_reg5 2 MEM M4K_X23_Y7 4 " "Info: 2: + IC(2.164 ns) + CELL(0.176 ns) = 2.340 ns; Loc. = M4K_X23_Y7; Fanout = 4; MEM Node = 'lpm_rom1:inst5\|altsyncram:altsyncram_component\|altsyncram_oi71:auto_generated\|ram_block1a0~porta_address_reg5'" {  } { { "d:/daer/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/daer/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "2.340 ns" { Verilog1:inst2|cnt[5] lpm_rom1:inst5|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|ram_block1a0~porta_address_reg5 } "NODE_NAME" } } { "db/altsyncram_oi71.tdf" "" { Text "D:/daer/sdsy/shiyan15/db/altsyncram_oi71.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.176 ns ( 7.52 % ) " "Info: Total cell delay = 0.176 ns ( 7.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.164 ns ( 92.48 % ) " "Info: Total interconnect delay = 2.164 ns ( 92.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/daer/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/daer/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "2.340 ns" { Verilog1:inst2|cnt[5] lpm_rom1:inst5|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|ram_block1a0~porta_address_reg5 } "NODE_NAME" } } { "d:/daer/altera/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/daer/altera/quartus/bin64/Technology_Viewer.qrui" "2.340 ns" { Verilog1:inst2|cnt[5] {} lpm_rom1:inst5|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|ram_block1a0~porta_address_reg5 {} } { 0.000ns 2.164ns } { 0.000ns 0.176ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-2.063 ns - Smallest " "Info: - Smallest clock skew is -2.063 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.834 ns + Shortest memory " "Info: + Shortest clock path from clock \"clk\" to destination memory is 2.834 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 2 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'clk'" {  } { { "d:/daer/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/daer/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "shiyan15.bdf" "" { Schematic "D:/daer/sdsy/shiyan15/shiyan15.bdf" { { 32 -128 40 48 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clk~clkctrl 2 COMB CLKCTRL_G2 113 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 113; COMB Node = 'clk~clkctrl'" {  } { { "d:/daer/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/daer/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "shiyan15.bdf" "" { Schematic "D:/daer/sdsy/shiyan15/shiyan15.bdf" { { 32 -128 40 48 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.756 ns) + CELL(0.835 ns) 2.834 ns lpm_rom1:inst5\|altsyncram:altsyncram_component\|altsyncram_oi71:auto_generated\|ram_block1a0~porta_address_reg5 3 MEM M4K_X23_Y7 4 " "Info: 3: + IC(0.756 ns) + CELL(0.835 ns) = 2.834 ns; Loc. = M4K_X23_Y7; Fanout = 4; MEM Node = 'lpm_rom1:inst5\|altsyncram:altsyncram_component\|altsyncram_oi71:auto_generated\|ram_block1a0~porta_address_reg5'" {  } { { "d:/daer/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/daer/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "1.591 ns" { clk~clkctrl lpm_rom1:inst5|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|ram_block1a0~porta_address_reg5 } "NODE_NAME" } } { "db/altsyncram_oi71.tdf" "" { Text "D:/daer/sdsy/shiyan15/db/altsyncram_oi71.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.935 ns ( 68.28 % ) " "Info: Total cell delay = 1.935 ns ( 68.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.899 ns ( 31.72 % ) " "Info: Total interconnect delay = 0.899 ns ( 31.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/daer/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/daer/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "2.834 ns" { clk clk~clkctrl lpm_rom1:inst5|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|ram_block1a0~porta_address_reg5 } "NODE_NAME" } } { "d:/daer/altera/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/daer/altera/quartus/bin64/Technology_Viewer.qrui" "2.834 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_rom1:inst5|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|ram_block1a0~porta_address_reg5 {} } { 0.000ns 0.000ns 0.143ns 0.756ns } { 0.000ns 1.100ns 0.000ns 0.835ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 4.897 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 4.897 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 2 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'clk'" {  } { { "d:/daer/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/daer/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "shiyan15.bdf" "" { Schematic "D:/daer/sdsy/shiyan15/shiyan15.bdf" { { 32 -128 40 48 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.529 ns) + CELL(0.970 ns) 2.599 ns Verilog1:inst2\|clk_out 2 REG LCFF_X1_Y6_N13 2 " "Info: 2: + IC(0.529 ns) + CELL(0.970 ns) = 2.599 ns; Loc. = LCFF_X1_Y6_N13; Fanout = 2; REG Node = 'Verilog1:inst2\|clk_out'" {  } { { "d:/daer/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/daer/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "1.499 ns" { clk Verilog1:inst2|clk_out } "NODE_NAME" } } { "Verilog1.v" "" { Text "D:/daer/sdsy/shiyan15/Verilog1.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.806 ns) + CELL(0.000 ns) 3.405 ns Verilog1:inst2\|clk_out~clkctrl 3 COMB CLKCTRL_G0 10 " "Info: 3: + IC(0.806 ns) + CELL(0.000 ns) = 3.405 ns; Loc. = CLKCTRL_G0; Fanout = 10; COMB Node = 'Verilog1:inst2\|clk_out~clkctrl'" {  } { { "d:/daer/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/daer/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "0.806 ns" { Verilog1:inst2|clk_out Verilog1:inst2|clk_out~clkctrl } "NODE_NAME" } } { "Verilog1.v" "" { Text "D:/daer/sdsy/shiyan15/Verilog1.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.826 ns) + CELL(0.666 ns) 4.897 ns Verilog1:inst2\|cnt\[5\] 4 REG LCFF_X22_Y7_N11 11 " "Info: 4: + IC(0.826 ns) + CELL(0.666 ns) = 4.897 ns; Loc. = LCFF_X22_Y7_N11; Fanout = 11; REG Node = 'Verilog1:inst2\|cnt\[5\]'" {  } { { "d:/daer/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/daer/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "1.492 ns" { Verilog1:inst2|clk_out~clkctrl Verilog1:inst2|cnt[5] } "NODE_NAME" } } { "Verilog1.v" "" { Text "D:/daer/sdsy/shiyan15/Verilog1.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 55.87 % ) " "Info: Total cell delay = 2.736 ns ( 55.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.161 ns ( 44.13 % ) " "Info: Total interconnect delay = 2.161 ns ( 44.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/daer/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/daer/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "4.897 ns" { clk Verilog1:inst2|clk_out Verilog1:inst2|clk_out~clkctrl Verilog1:inst2|cnt[5] } "NODE_NAME" } } { "d:/daer/altera/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/daer/altera/quartus/bin64/Technology_Viewer.qrui" "4.897 ns" { clk {} clk~combout {} Verilog1:inst2|clk_out {} Verilog1:inst2|clk_out~clkctrl {} Verilog1:inst2|cnt[5] {} } { 0.000ns 0.000ns 0.529ns 0.806ns 0.826ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/daer/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/daer/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "2.834 ns" { clk clk~clkctrl lpm_rom1:inst5|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|ram_block1a0~porta_address_reg5 } "NODE_NAME" } } { "d:/daer/altera/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/daer/altera/quartus/bin64/Technology_Viewer.qrui" "2.834 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_rom1:inst5|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|ram_block1a0~porta_address_reg5 {} } { 0.000ns 0.000ns 0.143ns 0.756ns } { 0.000ns 1.100ns 0.000ns 0.835ns } "" } } { "d:/daer/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/daer/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "4.897 ns" { clk Verilog1:inst2|clk_out Verilog1:inst2|clk_out~clkctrl Verilog1:inst2|cnt[5] } "NODE_NAME" } } { "d:/daer/altera/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/daer/altera/quartus/bin64/Technology_Viewer.qrui" "4.897 ns" { clk {} clk~combout {} Verilog1:inst2|clk_out {} Verilog1:inst2|clk_out~clkctrl {} Verilog1:inst2|cnt[5] {} } { 0.000ns 0.000ns 0.529ns 0.806ns 0.826ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "Verilog1.v" "" { Text "D:/daer/sdsy/shiyan15/Verilog1.v" 28 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.046 ns + " "Info: + Micro setup delay of destination is 0.046 ns" {  } { { "db/altsyncram_oi71.tdf" "" { Text "D:/daer/sdsy/shiyan15/db/altsyncram_oi71.tdf" 35 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/daer/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/daer/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "2.340 ns" { Verilog1:inst2|cnt[5] lpm_rom1:inst5|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|ram_block1a0~porta_address_reg5 } "NODE_NAME" } } { "d:/daer/altera/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/daer/altera/quartus/bin64/Technology_Viewer.qrui" "2.340 ns" { Verilog1:inst2|cnt[5] {} lpm_rom1:inst5|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|ram_block1a0~porta_address_reg5 {} } { 0.000ns 2.164ns } { 0.000ns 0.176ns } "" } } { "d:/daer/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/daer/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "2.834 ns" { clk clk~clkctrl lpm_rom1:inst5|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|ram_block1a0~porta_address_reg5 } "NODE_NAME" } } { "d:/daer/altera/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/daer/altera/quartus/bin64/Technology_Viewer.qrui" "2.834 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_rom1:inst5|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|ram_block1a0~porta_address_reg5 {} } { 0.000ns 0.000ns 0.143ns 0.756ns } { 0.000ns 1.100ns 0.000ns 0.835ns } "" } } { "d:/daer/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/daer/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "4.897 ns" { clk Verilog1:inst2|clk_out Verilog1:inst2|clk_out~clkctrl Verilog1:inst2|cnt[5] } "NODE_NAME" } } { "d:/daer/altera/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/daer/altera/quartus/bin64/Technology_Viewer.qrui" "4.897 ns" { clk {} clk~combout {} Verilog1:inst2|clk_out {} Verilog1:inst2|clk_out~clkctrl {} Verilog1:inst2|cnt[5] {} } { 0.000ns 0.000ns 0.529ns 0.806ns 0.826ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "fmax restricted to Clock High delay (%1!s!) plus Clock Low delay (%2!s!) : restricted to %3!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "d:/daer/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/daer/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lpm_rom1:inst5|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|ram_block1a0~porta_address_reg5 } "NODE_NAME" } } { "d:/daer/altera/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/daer/altera/quartus/bin64/Technology_Viewer.qrui" "" { lpm_rom1:inst5|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|ram_block1a0~porta_address_reg5 {} } {  } {  } "" } } { "db/altsyncram_oi71.tdf" "" { Text "D:/daer/sdsy/shiyan15/db/altsyncram_oi71.tdf" 35 2 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "Verilog1:inst2\|i\[2\] fenp\[0\] clk 6.504 ns register " "Info: tsu for register \"Verilog1:inst2\|i\[2\]\" (data pin = \"fenp\[0\]\", clock pin = \"clk\") is 6.504 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.265 ns + Longest pin register " "Info: + Longest pin to register delay is 9.265 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.945 ns) 0.945 ns fenp\[0\] 1 PIN PIN_86 1 " "Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_86; Fanout = 1; PIN Node = 'fenp\[0\]'" {  } { { "d:/daer/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/daer/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fenp[0] } "NODE_NAME" } } { "shiyan15.bdf" "" { Schematic "D:/daer/sdsy/shiyan15/shiyan15.bdf" { { 128 -184 -16 144 "fenp\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.281 ns) + CELL(0.616 ns) 7.842 ns Verilog1:inst2\|Equal0~1 2 COMB LCCOMB_X1_Y6_N18 4 " "Info: 2: + IC(6.281 ns) + CELL(0.616 ns) = 7.842 ns; Loc. = LCCOMB_X1_Y6_N18; Fanout = 4; COMB Node = 'Verilog1:inst2\|Equal0~1'" {  } { { "d:/daer/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/daer/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "6.897 ns" { fenp[0] Verilog1:inst2|Equal0~1 } "NODE_NAME" } } { "Verilog1.v" "" { Text "D:/daer/sdsy/shiyan15/Verilog1.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.700 ns) + CELL(0.615 ns) 9.157 ns Verilog1:inst2\|i~5 3 COMB LCCOMB_X1_Y6_N20 1 " "Info: 3: + IC(0.700 ns) + CELL(0.615 ns) = 9.157 ns; Loc. = LCCOMB_X1_Y6_N20; Fanout = 1; COMB Node = 'Verilog1:inst2\|i~5'" {  } { { "d:/daer/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/daer/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "1.315 ns" { Verilog1:inst2|Equal0~1 Verilog1:inst2|i~5 } "NODE_NAME" } } { "Verilog1.v" "" { Text "D:/daer/sdsy/shiyan15/Verilog1.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 9.265 ns Verilog1:inst2\|i\[2\] 4 REG LCFF_X1_Y6_N21 5 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 9.265 ns; Loc. = LCFF_X1_Y6_N21; Fanout = 5; REG Node = 'Verilog1:inst2\|i\[2\]'" {  } { { "d:/daer/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/daer/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "0.108 ns" { Verilog1:inst2|i~5 Verilog1:inst2|i[2] } "NODE_NAME" } } { "Verilog1.v" "" { Text "D:/daer/sdsy/shiyan15/Verilog1.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.284 ns ( 24.65 % ) " "Info: Total cell delay = 2.284 ns ( 24.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.981 ns ( 75.35 % ) " "Info: Total interconnect delay = 6.981 ns ( 75.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/daer/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/daer/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "9.265 ns" { fenp[0] Verilog1:inst2|Equal0~1 Verilog1:inst2|i~5 Verilog1:inst2|i[2] } "NODE_NAME" } } { "d:/daer/altera/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/daer/altera/quartus/bin64/Technology_Viewer.qrui" "9.265 ns" { fenp[0] {} fenp[0]~combout {} Verilog1:inst2|Equal0~1 {} Verilog1:inst2|i~5 {} Verilog1:inst2|i[2] {} } { 0.000ns 0.000ns 6.281ns 0.700ns 0.000ns } { 0.000ns 0.945ns 0.616ns 0.615ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "Verilog1.v" "" { Text "D:/daer/sdsy/shiyan15/Verilog1.v" 10 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.721 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.721 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 2 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'clk'" {  } { { "d:/daer/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/daer/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "shiyan15.bdf" "" { Schematic "D:/daer/sdsy/shiyan15/shiyan15.bdf" { { 32 -128 40 48 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clk~clkctrl 2 COMB CLKCTRL_G2 113 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 113; COMB Node = 'clk~clkctrl'" {  } { { "d:/daer/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/daer/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "shiyan15.bdf" "" { Schematic "D:/daer/sdsy/shiyan15/shiyan15.bdf" { { 32 -128 40 48 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.812 ns) + CELL(0.666 ns) 2.721 ns Verilog1:inst2\|i\[2\] 3 REG LCFF_X1_Y6_N21 5 " "Info: 3: + IC(0.812 ns) + CELL(0.666 ns) = 2.721 ns; Loc. = LCFF_X1_Y6_N21; Fanout = 5; REG Node = 'Verilog1:inst2\|i\[2\]'" {  } { { "d:/daer/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/daer/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "1.478 ns" { clk~clkctrl Verilog1:inst2|i[2] } "NODE_NAME" } } { "Verilog1.v" "" { Text "D:/daer/sdsy/shiyan15/Verilog1.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.90 % ) " "Info: Total cell delay = 1.766 ns ( 64.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.955 ns ( 35.10 % ) " "Info: Total interconnect delay = 0.955 ns ( 35.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/daer/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/daer/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "2.721 ns" { clk clk~clkctrl Verilog1:inst2|i[2] } "NODE_NAME" } } { "d:/daer/altera/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/daer/altera/quartus/bin64/Technology_Viewer.qrui" "2.721 ns" { clk {} clk~combout {} clk~clkctrl {} Verilog1:inst2|i[2] {} } { 0.000ns 0.000ns 0.143ns 0.812ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/daer/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/daer/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "9.265 ns" { fenp[0] Verilog1:inst2|Equal0~1 Verilog1:inst2|i~5 Verilog1:inst2|i[2] } "NODE_NAME" } } { "d:/daer/altera/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/daer/altera/quartus/bin64/Technology_Viewer.qrui" "9.265 ns" { fenp[0] {} fenp[0]~combout {} Verilog1:inst2|Equal0~1 {} Verilog1:inst2|i~5 {} Verilog1:inst2|i[2] {} } { 0.000ns 0.000ns 6.281ns 0.700ns 0.000ns } { 0.000ns 0.945ns 0.616ns 0.615ns 0.108ns } "" } } { "d:/daer/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/daer/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "2.721 ns" { clk clk~clkctrl Verilog1:inst2|i[2] } "NODE_NAME" } } { "d:/daer/altera/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/daer/altera/quartus/bin64/Technology_Viewer.qrui" "2.721 ns" { clk {} clk~combout {} clk~clkctrl {} Verilog1:inst2|i[2] {} } { 0.000ns 0.000ns 0.143ns 0.812ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk chengq\[3\] lpm_rom1:inst5\|altsyncram:altsyncram_component\|altsyncram_oi71:auto_generated\|q_a\[5\] 14.849 ns memory " "Info: tco from clock \"clk\" to destination pin \"chengq\[3\]\" through memory \"lpm_rom1:inst5\|altsyncram:altsyncram_component\|altsyncram_oi71:auto_generated\|q_a\[5\]\" is 14.849 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.828 ns + Longest memory " "Info: + Longest clock path from clock \"clk\" to source memory is 2.828 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 2 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'clk'" {  } { { "d:/daer/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/daer/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "shiyan15.bdf" "" { Schematic "D:/daer/sdsy/shiyan15/shiyan15.bdf" { { 32 -128 40 48 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clk~clkctrl 2 COMB CLKCTRL_G2 113 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 113; COMB Node = 'clk~clkctrl'" {  } { { "d:/daer/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/daer/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "shiyan15.bdf" "" { Schematic "D:/daer/sdsy/shiyan15/shiyan15.bdf" { { 32 -128 40 48 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.770 ns) + CELL(0.815 ns) 2.828 ns lpm_rom1:inst5\|altsyncram:altsyncram_component\|altsyncram_oi71:auto_generated\|q_a\[5\] 3 MEM M4K_X23_Y4 1 " "Info: 3: + IC(0.770 ns) + CELL(0.815 ns) = 2.828 ns; Loc. = M4K_X23_Y4; Fanout = 1; MEM Node = 'lpm_rom1:inst5\|altsyncram:altsyncram_component\|altsyncram_oi71:auto_generated\|q_a\[5\]'" {  } { { "d:/daer/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/daer/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "1.585 ns" { clk~clkctrl lpm_rom1:inst5|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|q_a[5] } "NODE_NAME" } } { "db/altsyncram_oi71.tdf" "" { Text "D:/daer/sdsy/shiyan15/db/altsyncram_oi71.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.915 ns ( 67.72 % ) " "Info: Total cell delay = 1.915 ns ( 67.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.913 ns ( 32.28 % ) " "Info: Total interconnect delay = 0.913 ns ( 32.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/daer/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/daer/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "2.828 ns" { clk clk~clkctrl lpm_rom1:inst5|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|q_a[5] } "NODE_NAME" } } { "d:/daer/altera/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/daer/altera/quartus/bin64/Technology_Viewer.qrui" "2.828 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_rom1:inst5|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|q_a[5] {} } { 0.000ns 0.000ns 0.143ns 0.770ns } { 0.000ns 1.100ns 0.000ns 0.815ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.260 ns + " "Info: + Micro clock to output delay of source is 0.260 ns" {  } { { "db/altsyncram_oi71.tdf" "" { Text "D:/daer/sdsy/shiyan15/db/altsyncram_oi71.tdf" 32 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.761 ns + Longest memory pin " "Info: + Longest memory to pin delay is 11.761 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.109 ns) 0.109 ns lpm_rom1:inst5\|altsyncram:altsyncram_component\|altsyncram_oi71:auto_generated\|q_a\[5\] 1 MEM M4K_X23_Y4 1 " "Info: 1: + IC(0.000 ns) + CELL(0.109 ns) = 0.109 ns; Loc. = M4K_X23_Y4; Fanout = 1; MEM Node = 'lpm_rom1:inst5\|altsyncram:altsyncram_component\|altsyncram_oi71:auto_generated\|q_a\[5\]'" {  } { { "d:/daer/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/daer/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lpm_rom1:inst5|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|q_a[5] } "NODE_NAME" } } { "db/altsyncram_oi71.tdf" "" { Text "D:/daer/sdsy/shiyan15/db/altsyncram_oi71.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.952 ns) + CELL(0.651 ns) 2.712 ns Verilog3:inst8\|q\[5\]~5 2 COMB LCCOMB_X20_Y10_N0 4 " "Info: 2: + IC(1.952 ns) + CELL(0.651 ns) = 2.712 ns; Loc. = LCCOMB_X20_Y10_N0; Fanout = 4; COMB Node = 'Verilog3:inst8\|q\[5\]~5'" {  } { { "d:/daer/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/daer/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "2.603 ns" { lpm_rom1:inst5|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|q_a[5] Verilog3:inst8|q[5]~5 } "NODE_NAME" } } { "Verilog3.v" "" { Text "D:/daer/sdsy/shiyan15/Verilog3.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.053 ns) + CELL(0.370 ns) 4.135 ns Verilog2:inst4\|chengq\[3\]~28 3 COMB LCCOMB_X17_Y10_N22 1 " "Info: 3: + IC(1.053 ns) + CELL(0.370 ns) = 4.135 ns; Loc. = LCCOMB_X17_Y10_N22; Fanout = 1; COMB Node = 'Verilog2:inst4\|chengq\[3\]~28'" {  } { { "d:/daer/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/daer/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "1.423 ns" { Verilog3:inst8|q[5]~5 Verilog2:inst4|chengq[3]~28 } "NODE_NAME" } } { "Verilog2.v" "" { Text "D:/daer/sdsy/shiyan15/Verilog2.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.459 ns) + CELL(0.651 ns) 6.245 ns Verilog2:inst4\|chengq\[3\]~30 4 COMB LCCOMB_X15_Y11_N8 1 " "Info: 4: + IC(1.459 ns) + CELL(0.651 ns) = 6.245 ns; Loc. = LCCOMB_X15_Y11_N8; Fanout = 1; COMB Node = 'Verilog2:inst4\|chengq\[3\]~30'" {  } { { "d:/daer/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/daer/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "2.110 ns" { Verilog2:inst4|chengq[3]~28 Verilog2:inst4|chengq[3]~30 } "NODE_NAME" } } { "Verilog2.v" "" { Text "D:/daer/sdsy/shiyan15/Verilog2.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.450 ns) + CELL(3.066 ns) 11.761 ns chengq\[3\] 5 PIN PIN_26 0 " "Info: 5: + IC(2.450 ns) + CELL(3.066 ns) = 11.761 ns; Loc. = PIN_26; Fanout = 0; PIN Node = 'chengq\[3\]'" {  } { { "d:/daer/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/daer/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "5.516 ns" { Verilog2:inst4|chengq[3]~30 chengq[3] } "NODE_NAME" } } { "shiyan15.bdf" "" { Schematic "D:/daer/sdsy/shiyan15/shiyan15.bdf" { { 40 1200 1376 56 "chengq\[9..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.847 ns ( 41.21 % ) " "Info: Total cell delay = 4.847 ns ( 41.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.914 ns ( 58.79 % ) " "Info: Total interconnect delay = 6.914 ns ( 58.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/daer/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/daer/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "11.761 ns" { lpm_rom1:inst5|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|q_a[5] Verilog3:inst8|q[5]~5 Verilog2:inst4|chengq[3]~28 Verilog2:inst4|chengq[3]~30 chengq[3] } "NODE_NAME" } } { "d:/daer/altera/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/daer/altera/quartus/bin64/Technology_Viewer.qrui" "11.761 ns" { lpm_rom1:inst5|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|q_a[5] {} Verilog3:inst8|q[5]~5 {} Verilog2:inst4|chengq[3]~28 {} Verilog2:inst4|chengq[3]~30 {} chengq[3] {} } { 0.000ns 1.952ns 1.053ns 1.459ns 2.450ns } { 0.109ns 0.651ns 0.370ns 0.651ns 3.066ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/daer/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/daer/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "2.828 ns" { clk clk~clkctrl lpm_rom1:inst5|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|q_a[5] } "NODE_NAME" } } { "d:/daer/altera/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/daer/altera/quartus/bin64/Technology_Viewer.qrui" "2.828 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_rom1:inst5|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|q_a[5] {} } { 0.000ns 0.000ns 0.143ns 0.770ns } { 0.000ns 1.100ns 0.000ns 0.815ns } "" } } { "d:/daer/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/daer/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "11.761 ns" { lpm_rom1:inst5|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|q_a[5] Verilog3:inst8|q[5]~5 Verilog2:inst4|chengq[3]~28 Verilog2:inst4|chengq[3]~30 chengq[3] } "NODE_NAME" } } { "d:/daer/altera/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/daer/altera/quartus/bin64/Technology_Viewer.qrui" "11.761 ns" { lpm_rom1:inst5|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|q_a[5] {} Verilog3:inst8|q[5]~5 {} Verilog2:inst4|chengq[3]~28 {} Verilog2:inst4|chengq[3]~30 {} chengq[3] {} } { 0.000ns 1.952ns 1.053ns 1.459ns 2.450ns } { 0.109ns 0.651ns 0.370ns 0.651ns 3.066ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "cin\[0\] chengq\[8\] 17.298 ns Longest " "Info: Longest tpd from source pin \"cin\[0\]\" to destination pin \"chengq\[8\]\" is 17.298 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.935 ns) 0.935 ns cin\[0\] 1 PIN PIN_96 10 " "Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_96; Fanout = 10; PIN Node = 'cin\[0\]'" {  } { { "d:/daer/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/daer/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cin[0] } "NODE_NAME" } } { "shiyan15.bdf" "" { Schematic "D:/daer/sdsy/shiyan15/shiyan15.bdf" { { 408 560 728 424 "cin\[1..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.309 ns) + CELL(0.651 ns) 7.895 ns Verilog3:inst8\|q\[8\]~1 2 COMB LCCOMB_X20_Y10_N4 4 " "Info: 2: + IC(6.309 ns) + CELL(0.651 ns) = 7.895 ns; Loc. = LCCOMB_X20_Y10_N4; Fanout = 4; COMB Node = 'Verilog3:inst8\|q\[8\]~1'" {  } { { "d:/daer/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/daer/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "6.960 ns" { cin[0] Verilog3:inst8|q[8]~1 } "NODE_NAME" } } { "Verilog3.v" "" { Text "D:/daer/sdsy/shiyan15/Verilog3.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.729 ns) + CELL(0.650 ns) 9.274 ns Verilog2:inst4\|chengq\[8\]~4 3 COMB LCCOMB_X19_Y10_N2 1 " "Info: 3: + IC(0.729 ns) + CELL(0.650 ns) = 9.274 ns; Loc. = LCCOMB_X19_Y10_N2; Fanout = 1; COMB Node = 'Verilog2:inst4\|chengq\[8\]~4'" {  } { { "d:/daer/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/daer/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "1.379 ns" { Verilog3:inst8|q[8]~1 Verilog2:inst4|chengq[8]~4 } "NODE_NAME" } } { "Verilog2.v" "" { Text "D:/daer/sdsy/shiyan15/Verilog2.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.691 ns) + CELL(0.651 ns) 10.616 ns Verilog2:inst4\|chengq\[8\]~46 4 COMB LCCOMB_X20_Y10_N6 1 " "Info: 4: + IC(0.691 ns) + CELL(0.651 ns) = 10.616 ns; Loc. = LCCOMB_X20_Y10_N6; Fanout = 1; COMB Node = 'Verilog2:inst4\|chengq\[8\]~46'" {  } { { "d:/daer/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/daer/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "1.342 ns" { Verilog2:inst4|chengq[8]~4 Verilog2:inst4|chengq[8]~46 } "NODE_NAME" } } { "Verilog2.v" "" { Text "D:/daer/sdsy/shiyan15/Verilog2.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.626 ns) + CELL(3.056 ns) 17.298 ns chengq\[8\] 5 PIN PIN_25 0 " "Info: 5: + IC(3.626 ns) + CELL(3.056 ns) = 17.298 ns; Loc. = PIN_25; Fanout = 0; PIN Node = 'chengq\[8\]'" {  } { { "d:/daer/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/daer/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "6.682 ns" { Verilog2:inst4|chengq[8]~46 chengq[8] } "NODE_NAME" } } { "shiyan15.bdf" "" { Schematic "D:/daer/sdsy/shiyan15/shiyan15.bdf" { { 40 1200 1376 56 "chengq\[9..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.943 ns ( 34.36 % ) " "Info: Total cell delay = 5.943 ns ( 34.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.355 ns ( 65.64 % ) " "Info: Total interconnect delay = 11.355 ns ( 65.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/daer/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/daer/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "17.298 ns" { cin[0] Verilog3:inst8|q[8]~1 Verilog2:inst4|chengq[8]~4 Verilog2:inst4|chengq[8]~46 chengq[8] } "NODE_NAME" } } { "d:/daer/altera/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/daer/altera/quartus/bin64/Technology_Viewer.qrui" "17.298 ns" { cin[0] {} cin[0]~combout {} Verilog3:inst8|q[8]~1 {} Verilog2:inst4|chengq[8]~4 {} Verilog2:inst4|chengq[8]~46 {} chengq[8] {} } { 0.000ns 0.000ns 6.309ns 0.729ns 0.691ns 3.626ns } { 0.000ns 0.935ns 0.651ns 0.650ns 0.651ns 3.056ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "Verilog1:inst2\|i\[2\] fenp\[2\] clk -4.847 ns register " "Info: th for register \"Verilog1:inst2\|i\[2\]\" (data pin = \"fenp\[2\]\", clock pin = \"clk\") is -4.847 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.721 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.721 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 2 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'clk'" {  } { { "d:/daer/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/daer/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "shiyan15.bdf" "" { Schematic "D:/daer/sdsy/shiyan15/shiyan15.bdf" { { 32 -128 40 48 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clk~clkctrl 2 COMB CLKCTRL_G2 113 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 113; COMB Node = 'clk~clkctrl'" {  } { { "d:/daer/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/daer/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "shiyan15.bdf" "" { Schematic "D:/daer/sdsy/shiyan15/shiyan15.bdf" { { 32 -128 40 48 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.812 ns) + CELL(0.666 ns) 2.721 ns Verilog1:inst2\|i\[2\] 3 REG LCFF_X1_Y6_N21 5 " "Info: 3: + IC(0.812 ns) + CELL(0.666 ns) = 2.721 ns; Loc. = LCFF_X1_Y6_N21; Fanout = 5; REG Node = 'Verilog1:inst2\|i\[2\]'" {  } { { "d:/daer/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/daer/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "1.478 ns" { clk~clkctrl Verilog1:inst2|i[2] } "NODE_NAME" } } { "Verilog1.v" "" { Text "D:/daer/sdsy/shiyan15/Verilog1.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.90 % ) " "Info: Total cell delay = 1.766 ns ( 64.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.955 ns ( 35.10 % ) " "Info: Total interconnect delay = 0.955 ns ( 35.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/daer/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/daer/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "2.721 ns" { clk clk~clkctrl Verilog1:inst2|i[2] } "NODE_NAME" } } { "d:/daer/altera/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/daer/altera/quartus/bin64/Technology_Viewer.qrui" "2.721 ns" { clk {} clk~combout {} clk~clkctrl {} Verilog1:inst2|i[2] {} } { 0.000ns 0.000ns 0.143ns 0.812ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "Verilog1.v" "" { Text "D:/daer/sdsy/shiyan15/Verilog1.v" 10 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.874 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.874 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.954 ns) 0.954 ns fenp\[2\] 1 PIN PIN_41 4 " "Info: 1: + IC(0.000 ns) + CELL(0.954 ns) = 0.954 ns; Loc. = PIN_41; Fanout = 4; PIN Node = 'fenp\[2\]'" {  } { { "d:/daer/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/daer/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fenp[2] } "NODE_NAME" } } { "shiyan15.bdf" "" { Schematic "D:/daer/sdsy/shiyan15/shiyan15.bdf" { { 128 -184 -16 144 "fenp\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.232 ns) + CELL(0.580 ns) 7.766 ns Verilog1:inst2\|i~5 2 COMB LCCOMB_X1_Y6_N20 1 " "Info: 2: + IC(6.232 ns) + CELL(0.580 ns) = 7.766 ns; Loc. = LCCOMB_X1_Y6_N20; Fanout = 1; COMB Node = 'Verilog1:inst2\|i~5'" {  } { { "d:/daer/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/daer/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "6.812 ns" { fenp[2] Verilog1:inst2|i~5 } "NODE_NAME" } } { "Verilog1.v" "" { Text "D:/daer/sdsy/shiyan15/Verilog1.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 7.874 ns Verilog1:inst2\|i\[2\] 3 REG LCFF_X1_Y6_N21 5 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 7.874 ns; Loc. = LCFF_X1_Y6_N21; Fanout = 5; REG Node = 'Verilog1:inst2\|i\[2\]'" {  } { { "d:/daer/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/daer/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "0.108 ns" { Verilog1:inst2|i~5 Verilog1:inst2|i[2] } "NODE_NAME" } } { "Verilog1.v" "" { Text "D:/daer/sdsy/shiyan15/Verilog1.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.642 ns ( 20.85 % ) " "Info: Total cell delay = 1.642 ns ( 20.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.232 ns ( 79.15 % ) " "Info: Total interconnect delay = 6.232 ns ( 79.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/daer/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/daer/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "7.874 ns" { fenp[2] Verilog1:inst2|i~5 Verilog1:inst2|i[2] } "NODE_NAME" } } { "d:/daer/altera/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/daer/altera/quartus/bin64/Technology_Viewer.qrui" "7.874 ns" { fenp[2] {} fenp[2]~combout {} Verilog1:inst2|i~5 {} Verilog1:inst2|i[2] {} } { 0.000ns 0.000ns 6.232ns 0.000ns } { 0.000ns 0.954ns 0.580ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/daer/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/daer/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "2.721 ns" { clk clk~clkctrl Verilog1:inst2|i[2] } "NODE_NAME" } } { "d:/daer/altera/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/daer/altera/quartus/bin64/Technology_Viewer.qrui" "2.721 ns" { clk {} clk~combout {} clk~clkctrl {} Verilog1:inst2|i[2] {} } { 0.000ns 0.000ns 0.143ns 0.812ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "d:/daer/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/daer/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "7.874 ns" { fenp[2] Verilog1:inst2|i~5 Verilog1:inst2|i[2] } "NODE_NAME" } } { "d:/daer/altera/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/daer/altera/quartus/bin64/Technology_Viewer.qrui" "7.874 ns" { fenp[2] {} fenp[2]~combout {} Verilog1:inst2|i~5 {} Verilog1:inst2|i[2] {} } { 0.000ns 0.000ns 6.232ns 0.000ns } { 0.000ns 0.954ns 0.580ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4358 " "Info: Peak virtual memory: 4358 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 17 16:58:49 2021 " "Info: Processing ended: Fri Dec 17 16:58:49 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
