We demonstrated a minimal-mask FeFET module for 0.18\,\si{\micro\meter} CMOS with verified endurance/retention. Future work: array-level yield and sense-path co-design.
