{
  "module_name": "dma_qm_1_regs.h",
  "hash_id": "28a9711927c85e01e96e0c344a3e4bcc1b280fbc337911e6fd428f1ef3e88e8c",
  "original_prompt": "Ingested from linux-6.6.14/drivers/accel/habanalabs/include/goya/asic_reg/dma_qm_1_regs.h",
  "human_readable_source": " \n\n \n\n#ifndef ASIC_REG_DMA_QM_1_REGS_H_\n#define ASIC_REG_DMA_QM_1_REGS_H_\n\n \n\n#define mmDMA_QM_1_GLBL_CFG0                                         0x408000\n\n#define mmDMA_QM_1_GLBL_CFG1                                         0x408004\n\n#define mmDMA_QM_1_GLBL_PROT                                         0x408008\n\n#define mmDMA_QM_1_GLBL_ERR_CFG                                      0x40800C\n\n#define mmDMA_QM_1_GLBL_ERR_ADDR_LO                                  0x408010\n\n#define mmDMA_QM_1_GLBL_ERR_ADDR_HI                                  0x408014\n\n#define mmDMA_QM_1_GLBL_ERR_WDATA                                    0x408018\n\n#define mmDMA_QM_1_GLBL_SECURE_PROPS                                 0x40801C\n\n#define mmDMA_QM_1_GLBL_NON_SECURE_PROPS                             0x408020\n\n#define mmDMA_QM_1_GLBL_STS0                                         0x408024\n\n#define mmDMA_QM_1_GLBL_STS1                                         0x408028\n\n#define mmDMA_QM_1_PQ_BASE_LO                                        0x408060\n\n#define mmDMA_QM_1_PQ_BASE_HI                                        0x408064\n\n#define mmDMA_QM_1_PQ_SIZE                                           0x408068\n\n#define mmDMA_QM_1_PQ_PI                                             0x40806C\n\n#define mmDMA_QM_1_PQ_CI                                             0x408070\n\n#define mmDMA_QM_1_PQ_CFG0                                           0x408074\n\n#define mmDMA_QM_1_PQ_CFG1                                           0x408078\n\n#define mmDMA_QM_1_PQ_ARUSER                                         0x40807C\n\n#define mmDMA_QM_1_PQ_PUSH0                                          0x408080\n\n#define mmDMA_QM_1_PQ_PUSH1                                          0x408084\n\n#define mmDMA_QM_1_PQ_PUSH2                                          0x408088\n\n#define mmDMA_QM_1_PQ_PUSH3                                          0x40808C\n\n#define mmDMA_QM_1_PQ_STS0                                           0x408090\n\n#define mmDMA_QM_1_PQ_STS1                                           0x408094\n\n#define mmDMA_QM_1_PQ_RD_RATE_LIM_EN                                 0x4080A0\n\n#define mmDMA_QM_1_PQ_RD_RATE_LIM_RST_TOKEN                          0x4080A4\n\n#define mmDMA_QM_1_PQ_RD_RATE_LIM_SAT                                0x4080A8\n\n#define mmDMA_QM_1_PQ_RD_RATE_LIM_TOUT                               0x4080AC\n\n#define mmDMA_QM_1_CQ_CFG0                                           0x4080B0\n\n#define mmDMA_QM_1_CQ_CFG1                                           0x4080B4\n\n#define mmDMA_QM_1_CQ_ARUSER                                         0x4080B8\n\n#define mmDMA_QM_1_CQ_PTR_LO                                         0x4080C0\n\n#define mmDMA_QM_1_CQ_PTR_HI                                         0x4080C4\n\n#define mmDMA_QM_1_CQ_TSIZE                                          0x4080C8\n\n#define mmDMA_QM_1_CQ_CTL                                            0x4080CC\n\n#define mmDMA_QM_1_CQ_PTR_LO_STS                                     0x4080D4\n\n#define mmDMA_QM_1_CQ_PTR_HI_STS                                     0x4080D8\n\n#define mmDMA_QM_1_CQ_TSIZE_STS                                      0x4080DC\n\n#define mmDMA_QM_1_CQ_CTL_STS                                        0x4080E0\n\n#define mmDMA_QM_1_CQ_STS0                                           0x4080E4\n\n#define mmDMA_QM_1_CQ_STS1                                           0x4080E8\n\n#define mmDMA_QM_1_CQ_RD_RATE_LIM_EN                                 0x4080F0\n\n#define mmDMA_QM_1_CQ_RD_RATE_LIM_RST_TOKEN                          0x4080F4\n\n#define mmDMA_QM_1_CQ_RD_RATE_LIM_SAT                                0x4080F8\n\n#define mmDMA_QM_1_CQ_RD_RATE_LIM_TOUT                               0x4080FC\n\n#define mmDMA_QM_1_CQ_IFIFO_CNT                                      0x408108\n\n#define mmDMA_QM_1_CP_MSG_BASE0_ADDR_LO                              0x408120\n\n#define mmDMA_QM_1_CP_MSG_BASE0_ADDR_HI                              0x408124\n\n#define mmDMA_QM_1_CP_MSG_BASE1_ADDR_LO                              0x408128\n\n#define mmDMA_QM_1_CP_MSG_BASE1_ADDR_HI                              0x40812C\n\n#define mmDMA_QM_1_CP_MSG_BASE2_ADDR_LO                              0x408130\n\n#define mmDMA_QM_1_CP_MSG_BASE2_ADDR_HI                              0x408134\n\n#define mmDMA_QM_1_CP_MSG_BASE3_ADDR_LO                              0x408138\n\n#define mmDMA_QM_1_CP_MSG_BASE3_ADDR_HI                              0x40813C\n\n#define mmDMA_QM_1_CP_LDMA_TSIZE_OFFSET                              0x408140\n\n#define mmDMA_QM_1_CP_LDMA_SRC_BASE_LO_OFFSET                        0x408144\n\n#define mmDMA_QM_1_CP_LDMA_SRC_BASE_HI_OFFSET                        0x408148\n\n#define mmDMA_QM_1_CP_LDMA_DST_BASE_LO_OFFSET                        0x40814C\n\n#define mmDMA_QM_1_CP_LDMA_DST_BASE_HI_OFFSET                        0x408150\n\n#define mmDMA_QM_1_CP_LDMA_COMMIT_OFFSET                             0x408154\n\n#define mmDMA_QM_1_CP_FENCE0_RDATA                                   0x408158\n\n#define mmDMA_QM_1_CP_FENCE1_RDATA                                   0x40815C\n\n#define mmDMA_QM_1_CP_FENCE2_RDATA                                   0x408160\n\n#define mmDMA_QM_1_CP_FENCE3_RDATA                                   0x408164\n\n#define mmDMA_QM_1_CP_FENCE0_CNT                                     0x408168\n\n#define mmDMA_QM_1_CP_FENCE1_CNT                                     0x40816C\n\n#define mmDMA_QM_1_CP_FENCE2_CNT                                     0x408170\n\n#define mmDMA_QM_1_CP_FENCE3_CNT                                     0x408174\n\n#define mmDMA_QM_1_CP_STS                                            0x408178\n\n#define mmDMA_QM_1_CP_CURRENT_INST_LO                                0x40817C\n\n#define mmDMA_QM_1_CP_CURRENT_INST_HI                                0x408180\n\n#define mmDMA_QM_1_CP_BARRIER_CFG                                    0x408184\n\n#define mmDMA_QM_1_CP_DBG_0                                          0x408188\n\n#define mmDMA_QM_1_PQ_BUF_ADDR                                       0x408300\n\n#define mmDMA_QM_1_PQ_BUF_RDATA                                      0x408304\n\n#define mmDMA_QM_1_CQ_BUF_ADDR                                       0x408308\n\n#define mmDMA_QM_1_CQ_BUF_RDATA                                      0x40830C\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}