<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="altera_s10_user_rst_clkgate_1947/sim/altera_s10_user_rst_clkgate.sv"
   type="SYSTEM_VERILOG"
   library="altera_s10_user_rst_clkgate_1947" />
 <file
   path="sim/intel_reset_release.v"
   type="VERILOG"
   library="intel_reset_release"
   hasInlineConfiguration="true" />
 <topLevel name="intel_reset_release.intel_reset_release" />
 <deviceFamily name="agilex7" />
 <device name="AGIB027R29A1E2VR3" />
</simPackage>
