==39270== Cachegrind, a cache and branch-prediction profiler
==39270== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==39270== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==39270== Command: ./sift .
==39270== 
--39270-- warning: L3 cache found, using its data for the LL simulation.
--39270-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--39270-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
BIP cache replacement will be used
BIP Throttle parameter is set to 0.031250
==39270== brk segment overflow in thread #1: can't grow to 0x4cd9000
==39270== (see section Limitations in user manual)
==39270== NOTE: further instances of this message will not be shown
==39270== 
==39270== I   refs:      3,167,698,658
==39270== I1  misses:           21,677
==39270== LLi misses:            2,684
==39270== I1  miss rate:          0.00%
==39270== LLi miss rate:          0.00%
==39270== 
==39270== D   refs:        974,218,288  (676,537,038 rd   + 297,681,250 wr)
==39270== D1  misses:      110,255,994  ( 96,078,536 rd   +  14,177,458 wr)
==39270== LLd misses:        3,680,467  (  1,910,511 rd   +   1,769,956 wr)
==39270== D1  miss rate:          11.3% (       14.2%     +         4.8%  )
==39270== LLd miss rate:           0.4% (        0.3%     +         0.6%  )
==39270== 
==39270== LL refs:         110,277,671  ( 96,100,213 rd   +  14,177,458 wr)
==39270== LL misses:         3,683,151  (  1,913,195 rd   +   1,769,956 wr)
==39270== LL miss rate:            0.1% (        0.0%     +         0.6%  )
