#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Aug 11 11:19:29 2021
# Process ID: 8092
# Current directory: D:/MadziaPliki/SDUP/RLE_repo/RLE/src
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6636 D:\MadziaPliki\SDUP\RLE_repo\RLE\src\RLE.xpr
# Log file: D:/MadziaPliki/SDUP/RLE_repo/RLE/src/vivado.log
# Journal file: D:/MadziaPliki/SDUP/RLE_repo/RLE/src\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.xpr
INFO: [Project 1-313] Project file moved from 'C:/git/RLE/src' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] IP Repository Path: Could not find the directory 'D:/MadziaPliki/SDUP/RLE_repo/RLE/IPs/RLE_Encoder_1.0', nor could it be found using path 'C:/git/RLE/IPs/RLE_Encoder_1.0'.
WARNING: [filemgmt 56-2] IP Repository Path: Could not find the directory 'D:/MadziaPliki/SDUP/RLE_repo/RLE/ip_repo/RLE_encoder_1.0', nor could it be found using path 'C:/git/RLE/ip_repo/RLE_encoder_1.0'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/MadziaPliki/SDUP/RLE_repo/RLE/Encoder IP/RLE_encoder_1.0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/MadziaPliki/SDUP/RLE_repo/RLE/IPs/RLE_Encoder_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/MadziaPliki/SDUP/RLE_repo/RLE/ip_repo/RLE_encoder_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 841.938 ; gain = 206.094
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.txt'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.txt'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sources_1/ip/fifo_generator_0/sim/fifo_generator_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sources_1/new/RLE_encoder_system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RLE_encoder_system
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sources_1/new/packager.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module packager
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sources_1/new/nucleo_encoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nucleo_encoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sources_1/new/rle_encoder_beh.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rle_encoder_beh
WARNING: [VRFC 10-3380] identifier 'DATA_WIDTH' is used before its declaration [D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sources_1/new/rle_encoder_beh.sv:18]
WARNING: [VRFC 10-3380] identifier 'DATA_WIDTH' is used before its declaration [D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sources_1/new/rle_encoder_beh.sv:19]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sources_1/new/unpackager.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module unpackager
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/top_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
WARNING: [VRFC 10-3380] identifier 'NR_OF_VECTORS' is used before its declaration [D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/top_tb.sv:25]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj top_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2308d4295dca4317a75af360ea7c31ae --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_sync_stag...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_a...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_DATA_CO...
Compiling module xil_defaultlib.fifo_generator_0
Compiling module xil_defaultlib.unpackager
Compiling module xil_defaultlib.nucleo_encoder
Compiling module xil_defaultlib.rle_encoder_beh(DATA_WIDTH=2,CTR...
Compiling module xil_defaultlib.packager
Compiling module xil_defaultlib.RLE_encoder_system
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/xsim.dir/top_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Aug 11 11:34:04 2021...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 860.898 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -view {D:/MadziaPliki/SDUP/RLE_repo/RLE/src/top_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config D:/MadziaPliki/SDUP/RLE_repo/RLE/src/top_tb_behav.wcfg
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
CTR MAX=          1, DATA WIDTH=          2, CTR WIDTH=          1
Loading testvectors.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 884.723 ; gain = 23.824
run all
Warning: [Unisim MMCME2_ADV-20] Input CLKIN1 period and attribute CLKIN1_PERIOD are not same. Instance top_tb.RLE_system.clk_divider.inst.mmcm_adv_inst 
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z020clg484-1
Top: top
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 966.734 ; gain = 75.273
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sources_1/new/top.sv:13]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [D:/MadziaPliki/SDUP/RLE_repo/RLE/src/.Xil/Vivado-8092-Miki-Comp/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (1#1) [D:/MadziaPliki/SDUP/RLE_repo/RLE/src/.Xil/Vivado-8092-Miki-Comp/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'RLE_encoder_system' [D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sources_1/new/RLE_encoder_system.v:12]
INFO: [Synth 8-6157] synthesizing module 'unpackager' [D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sources_1/new/unpackager.sv:13]
INFO: [Synth 8-6157] synthesizing module 'fifo_generator_0' [D:/MadziaPliki/SDUP/RLE_repo/RLE/src/.Xil/Vivado-8092-Miki-Comp/realtime/fifo_generator_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fifo_generator_0' (2#1) [D:/MadziaPliki/SDUP/RLE_repo/RLE/src/.Xil/Vivado-8092-Miki-Comp/realtime/fifo_generator_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'unpackager' (3#1) [D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sources_1/new/unpackager.sv:13]
INFO: [Synth 8-6157] synthesizing module 'nucleo_encoder' [D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sources_1/new/nucleo_encoder.sv:13]
	Parameter a bound to: 2'b00 
	Parameter c bound to: 2'b01 
	Parameter g bound to: 2'b10 
	Parameter t bound to: 2'b11 
	Parameter invalid_code bound to: 2'b00 
WARNING: [Synth 8-6090] variable 'valid' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sources_1/new/nucleo_encoder.sv:32]
WARNING: [Synth 8-6090] variable 'valid' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sources_1/new/nucleo_encoder.sv:43]
INFO: [Synth 8-6155] done synthesizing module 'nucleo_encoder' (4#1) [D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sources_1/new/nucleo_encoder.sv:13]
INFO: [Synth 8-6157] synthesizing module 'rle_encoder_beh' [D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sources_1/new/rle_encoder_beh.sv:13]
	Parameter DATA_WIDTH bound to: 2 - type: integer 
	Parameter CTR_WIDTH bound to: 1 - type: integer 
	Parameter CTR_MAX bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rle_encoder_beh' (5#1) [D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sources_1/new/rle_encoder_beh.sv:13]
INFO: [Synth 8-6157] synthesizing module 'packager' [D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sources_1/new/packager.v:12]
INFO: [Synth 8-6155] done synthesizing module 'packager' (6#1) [D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sources_1/new/packager.v:12]
INFO: [Synth 8-6155] done synthesizing module 'RLE_encoder_system' (7#1) [D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sources_1/new/RLE_encoder_system.v:12]
INFO: [Synth 8-6155] done synthesizing module 'top' (8#1) [D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sources_1/new/top.sv:13]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1010.645 ; gain = 119.184
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1010.645 ; gain = 119.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1010.645 ; gain = 119.184
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'd:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.dcp' for cell 'clk_divider'
INFO: [Project 1-454] Reading design checkpoint 'd:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.dcp' for cell 'RLE_encoder_system_IP/unpackager/fifo'
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 35 IBUFs to IO ports without IO buffers.
WARNING: [Opt 31-35] Removing redundant IBUF, clk_divider/inst/clkin1_ibufg, from the path connected to top-level port: clk 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'clk_divider/clk_100MHz' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'RLE_encoder_system_IP/unpackager/fifo/U0'
Finished Parsing XDC File [d:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'RLE_encoder_system_IP/unpackager/fifo/U0'
Parsing XDC File [d:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0_board.xdc] for cell 'clk_divider/inst'
Finished Parsing XDC File [d:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0_board.xdc] for cell 'clk_divider/inst'
Parsing XDC File [d:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xdc] for cell 'clk_divider/inst'
Finished Parsing XDC File [d:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xdc] for cell 'clk_divider/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1388.922 ; gain = 0.000
Parsing XDC File [d:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'RLE_encoder_system_IP/unpackager/fifo/U0'
Finished Parsing XDC File [d:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'RLE_encoder_system_IP/unpackager/fifo/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [E:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'RLE_encoder_system_IP/unpackager/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [E:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'RLE_encoder_system_IP/unpackager/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [E:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'RLE_encoder_system_IP/unpackager/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [E:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'RLE_encoder_system_IP/unpackager/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [E:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'RLE_encoder_system_IP/unpackager/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [E:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'RLE_encoder_system_IP/unpackager/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [E:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'RLE_encoder_system_IP/unpackager/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [E:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'RLE_encoder_system_IP/unpackager/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [E:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'RLE_encoder_system_IP/unpackager/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [E:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'RLE_encoder_system_IP/unpackager/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [E:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'RLE_encoder_system_IP/unpackager/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [E:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'RLE_encoder_system_IP/unpackager/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1389.062 ; gain = 0.000
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1389.133 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 6 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 6 instances

RTL Elaboration Complete:  : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1413.086 ; gain = 521.625
32 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1413.086 ; gain = 521.625
close_design
close [ open D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sources_1/new/unpackager_dec.v w ]
add_files D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sources_1/new/unpackager_dec.v
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/unpackager_dec_tb.v w ]
add_files -fileset sim_1 D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/unpackager_dec_tb.v
update_compile_order -fileset sim_1
set_property file_type SystemVerilog [get_files  D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/unpackager_dec_tb.v]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.txt'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.txt'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
"xvhdl --incr --relax -prj top_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2308d4295dca4317a75af360ea7c31ae --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -view {D:/MadziaPliki/SDUP/RLE_repo/RLE/src/top_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config D:/MadziaPliki/SDUP/RLE_repo/RLE/src/top_tb_behav.wcfg
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
CTR MAX=          1, DATA WIDTH=          2, CTR WIDTH=          1
Loading testvectors.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1415.559 ; gain = 0.000
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
Warning: [Unisim MMCME2_ADV-20] Input CLKIN1 period and attribute CLKIN1_PERIOD are not same. Instance top_tb.RLE_system.clk_divider.inst.mmcm_adv_inst 
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top unpackager_dec_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'unpackager_dec_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.txt'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.txt'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj unpackager_dec_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sources_1/new/unpackager_dec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module unpackager_dec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/unpackager_dec_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module unpackager_dec_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 16 bits [D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/unpackager_dec_tb.v:32]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2308d4295dca4317a75af360ea7c31ae --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot unpackager_dec_tb_behav xil_defaultlib.unpackager_dec_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.unpackager_dec
Compiling module xil_defaultlib.unpackager_dec_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot unpackager_dec_tb_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/xsim.dir/unpackager_dec_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Aug 11 13:17:29 2021...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "unpackager_dec_tb_behav -key {Behavioral:sim_1:Functional:unpackager_dec_tb} -tclbatch {unpackager_dec_tb.tcl} -view {D:/MadziaPliki/SDUP/RLE_repo/RLE/src/top_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config D:/MadziaPliki/SDUP/RLE_repo/RLE/src/top_tb_behav.wcfg
WARNING: Simulation object /top_tb/clk was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/clk_400MHz was not found in the design.
WARNING: Simulation object /top_tb/rst was not found in the design.
WARNING: Simulation object /top_tb/data_in was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/full was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/wr_en was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/rd_en was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/valid was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/fifo/din was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/fifo/dout was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/ASCII_package_in was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/nucleo_enc/nucleotide_ASCII was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/nucleo_enc/nucleotide_code was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/nucleo_enc/valid was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/RLE_enc/compressed_stream was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/RLE_enc/valid was not found in the design.
WARNING: Simulation object /top_tb/i was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/packager/ready was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/packager/compressed_stream was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/output_data was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/packager/pkg_counter was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/packager/package was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/packager/package_nxt was not found in the design.
source unpackager_dec_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'unpackager_dec_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1415.559 ; gain = 0.000
run 100 us
run all
run 100 us
run 100 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'unpackager_dec_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.txt'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.txt'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj unpackager_dec_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/unpackager_dec_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module unpackager_dec_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 16 bits [D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/unpackager_dec_tb.v:31]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2308d4295dca4317a75af360ea7c31ae --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot unpackager_dec_tb_behav xil_defaultlib.unpackager_dec_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.unpackager_dec
Compiling module xil_defaultlib.unpackager_dec_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot unpackager_dec_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "unpackager_dec_tb_behav -key {Behavioral:sim_1:Functional:unpackager_dec_tb} -tclbatch {unpackager_dec_tb.tcl} -view {D:/MadziaPliki/SDUP/RLE_repo/RLE/src/top_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config D:/MadziaPliki/SDUP/RLE_repo/RLE/src/top_tb_behav.wcfg
WARNING: Simulation object /top_tb/clk was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/clk_400MHz was not found in the design.
WARNING: Simulation object /top_tb/rst was not found in the design.
WARNING: Simulation object /top_tb/data_in was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/full was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/wr_en was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/rd_en was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/valid was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/fifo/din was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/fifo/dout was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/ASCII_package_in was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/nucleo_enc/nucleotide_ASCII was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/nucleo_enc/nucleotide_code was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/nucleo_enc/valid was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/RLE_enc/compressed_stream was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/RLE_enc/valid was not found in the design.
WARNING: Simulation object /top_tb/i was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/packager/ready was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/packager/compressed_stream was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/output_data was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/packager/pkg_counter was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/packager/package was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/packager/package_nxt was not found in the design.
source unpackager_dec_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'unpackager_dec_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'unpackager_dec_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.txt'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.txt'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj unpackager_dec_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/unpackager_dec_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module unpackager_dec_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 16 bits [D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/unpackager_dec_tb.v:31]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2308d4295dca4317a75af360ea7c31ae --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot unpackager_dec_tb_behav xil_defaultlib.unpackager_dec_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2939] 'int64_t' is an unknown type [D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/unpackager_dec_tb.v:31]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'unpackager_dec_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.txt'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.txt'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj unpackager_dec_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/unpackager_dec_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module unpackager_dec_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 16 bits [D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/unpackager_dec_tb.v:31]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2308d4295dca4317a75af360ea7c31ae --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot unpackager_dec_tb_behav xil_defaultlib.unpackager_dec_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.unpackager_dec
Compiling module xil_defaultlib.unpackager_dec_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot unpackager_dec_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "unpackager_dec_tb_behav -key {Behavioral:sim_1:Functional:unpackager_dec_tb} -tclbatch {unpackager_dec_tb.tcl} -view {D:/MadziaPliki/SDUP/RLE_repo/RLE/src/top_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config D:/MadziaPliki/SDUP/RLE_repo/RLE/src/top_tb_behav.wcfg
WARNING: Simulation object /top_tb/clk was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/clk_400MHz was not found in the design.
WARNING: Simulation object /top_tb/rst was not found in the design.
WARNING: Simulation object /top_tb/data_in was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/full was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/wr_en was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/rd_en was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/valid was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/fifo/din was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/fifo/dout was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/ASCII_package_in was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/nucleo_enc/nucleotide_ASCII was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/nucleo_enc/nucleotide_code was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/nucleo_enc/valid was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/RLE_enc/compressed_stream was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/RLE_enc/valid was not found in the design.
WARNING: Simulation object /top_tb/i was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/packager/ready was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/packager/compressed_stream was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/output_data was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/packager/pkg_counter was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/packager/package was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/packager/package_nxt was not found in the design.
source unpackager_dec_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'unpackager_dec_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'unpackager_dec_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.txt'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.txt'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj unpackager_dec_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/unpackager_dec_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module unpackager_dec_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 16 bits [D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/unpackager_dec_tb.v:31]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2308d4295dca4317a75af360ea7c31ae --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot unpackager_dec_tb_behav xil_defaultlib.unpackager_dec_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.unpackager_dec
Compiling module xil_defaultlib.unpackager_dec_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot unpackager_dec_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "unpackager_dec_tb_behav -key {Behavioral:sim_1:Functional:unpackager_dec_tb} -tclbatch {unpackager_dec_tb.tcl} -view {D:/MadziaPliki/SDUP/RLE_repo/RLE/src/top_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config D:/MadziaPliki/SDUP/RLE_repo/RLE/src/top_tb_behav.wcfg
WARNING: Simulation object /top_tb/clk was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/clk_400MHz was not found in the design.
WARNING: Simulation object /top_tb/rst was not found in the design.
WARNING: Simulation object /top_tb/data_in was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/full was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/wr_en was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/rd_en was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/valid was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/fifo/din was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/fifo/dout was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/ASCII_package_in was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/nucleo_enc/nucleotide_ASCII was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/nucleo_enc/nucleotide_code was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/nucleo_enc/valid was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/RLE_enc/compressed_stream was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/RLE_enc/valid was not found in the design.
WARNING: Simulation object /top_tb/i was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/packager/ready was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/packager/compressed_stream was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/output_data was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/packager/pkg_counter was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/packager/package was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/packager/package_nxt was not found in the design.
source unpackager_dec_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'unpackager_dec_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'unpackager_dec_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.txt'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.txt'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj unpackager_dec_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sources_1/new/unpackager_dec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module unpackager_dec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/unpackager_dec_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module unpackager_dec_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 16 bits [D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/unpackager_dec_tb.v:31]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2308d4295dca4317a75af360ea7c31ae --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot unpackager_dec_tb_behav xil_defaultlib.unpackager_dec_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.unpackager_dec
Compiling module xil_defaultlib.unpackager_dec_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot unpackager_dec_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "unpackager_dec_tb_behav -key {Behavioral:sim_1:Functional:unpackager_dec_tb} -tclbatch {unpackager_dec_tb.tcl} -view {D:/MadziaPliki/SDUP/RLE_repo/RLE/src/top_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config D:/MadziaPliki/SDUP/RLE_repo/RLE/src/top_tb_behav.wcfg
WARNING: Simulation object /top_tb/clk was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/clk_400MHz was not found in the design.
WARNING: Simulation object /top_tb/rst was not found in the design.
WARNING: Simulation object /top_tb/data_in was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/full was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/wr_en was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/rd_en was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/valid was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/fifo/din was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/fifo/dout was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/ASCII_package_in was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/nucleo_enc/nucleotide_ASCII was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/nucleo_enc/nucleotide_code was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/nucleo_enc/valid was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/RLE_enc/compressed_stream was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/RLE_enc/valid was not found in the design.
WARNING: Simulation object /top_tb/i was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/packager/ready was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/packager/compressed_stream was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/output_data was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/packager/pkg_counter was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/packager/package was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/packager/package_nxt was not found in the design.
source unpackager_dec_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'unpackager_dec_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run 100 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'unpackager_dec_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.txt'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.txt'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj unpackager_dec_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/unpackager_dec_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module unpackager_dec_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 16 bits [D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/unpackager_dec_tb.v:31]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2308d4295dca4317a75af360ea7c31ae --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot unpackager_dec_tb_behav xil_defaultlib.unpackager_dec_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.unpackager_dec
Compiling module xil_defaultlib.unpackager_dec_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot unpackager_dec_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "unpackager_dec_tb_behav -key {Behavioral:sim_1:Functional:unpackager_dec_tb} -tclbatch {unpackager_dec_tb.tcl} -view {D:/MadziaPliki/SDUP/RLE_repo/RLE/src/top_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config D:/MadziaPliki/SDUP/RLE_repo/RLE/src/top_tb_behav.wcfg
WARNING: Simulation object /top_tb/clk was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/clk_400MHz was not found in the design.
WARNING: Simulation object /top_tb/rst was not found in the design.
WARNING: Simulation object /top_tb/data_in was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/full was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/wr_en was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/rd_en was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/valid was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/fifo/din was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/fifo/dout was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/ASCII_package_in was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/nucleo_enc/nucleotide_ASCII was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/nucleo_enc/nucleotide_code was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/nucleo_enc/valid was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/RLE_enc/compressed_stream was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/RLE_enc/valid was not found in the design.
WARNING: Simulation object /top_tb/i was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/packager/ready was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/packager/compressed_stream was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/output_data was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/packager/pkg_counter was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/packager/package was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/packager/package_nxt was not found in the design.
source unpackager_dec_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'unpackager_dec_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run 100 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'unpackager_dec_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.txt'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.txt'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj unpackager_dec_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/unpackager_dec_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module unpackager_dec_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 16 bits [D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/unpackager_dec_tb.v:31]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2308d4295dca4317a75af360ea7c31ae --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot unpackager_dec_tb_behav xil_defaultlib.unpackager_dec_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.unpackager_dec
Compiling module xil_defaultlib.unpackager_dec_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot unpackager_dec_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "unpackager_dec_tb_behav -key {Behavioral:sim_1:Functional:unpackager_dec_tb} -tclbatch {unpackager_dec_tb.tcl} -view {D:/MadziaPliki/SDUP/RLE_repo/RLE/src/top_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config D:/MadziaPliki/SDUP/RLE_repo/RLE/src/top_tb_behav.wcfg
WARNING: Simulation object /top_tb/clk was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/clk_400MHz was not found in the design.
WARNING: Simulation object /top_tb/rst was not found in the design.
WARNING: Simulation object /top_tb/data_in was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/full was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/wr_en was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/rd_en was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/valid was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/fifo/din was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/fifo/dout was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/ASCII_package_in was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/nucleo_enc/nucleotide_ASCII was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/nucleo_enc/nucleotide_code was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/nucleo_enc/valid was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/RLE_enc/compressed_stream was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/RLE_enc/valid was not found in the design.
WARNING: Simulation object /top_tb/i was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/packager/ready was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/packager/compressed_stream was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/output_data was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/packager/pkg_counter was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/packager/package was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/packager/package_nxt was not found in the design.
source unpackager_dec_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'unpackager_dec_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'unpackager_dec_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.txt'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.txt'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj unpackager_dec_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sources_1/new/unpackager_dec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module unpackager_dec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/unpackager_dec_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module unpackager_dec_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 16 bits [D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/unpackager_dec_tb.v:32]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2308d4295dca4317a75af360ea7c31ae --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot unpackager_dec_tb_behav xil_defaultlib.unpackager_dec_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.unpackager_dec
Compiling module xil_defaultlib.unpackager_dec_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot unpackager_dec_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "unpackager_dec_tb_behav -key {Behavioral:sim_1:Functional:unpackager_dec_tb} -tclbatch {unpackager_dec_tb.tcl} -view {D:/MadziaPliki/SDUP/RLE_repo/RLE/src/top_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config D:/MadziaPliki/SDUP/RLE_repo/RLE/src/top_tb_behav.wcfg
WARNING: Simulation object /top_tb/clk was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/clk_400MHz was not found in the design.
WARNING: Simulation object /top_tb/rst was not found in the design.
WARNING: Simulation object /top_tb/data_in was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/full was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/wr_en was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/rd_en was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/valid was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/fifo/din was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/fifo/dout was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/ASCII_package_in was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/nucleo_enc/nucleotide_ASCII was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/nucleo_enc/nucleotide_code was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/nucleo_enc/valid was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/RLE_enc/compressed_stream was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/RLE_enc/valid was not found in the design.
WARNING: Simulation object /top_tb/i was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/packager/ready was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/packager/compressed_stream was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/output_data was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/packager/pkg_counter was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/packager/package was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/packager/package_nxt was not found in the design.
source unpackager_dec_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'unpackager_dec_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'unpackager_dec_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.txt'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.txt'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj unpackager_dec_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sources_1/new/unpackager_dec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module unpackager_dec
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2308d4295dca4317a75af360ea7c31ae --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot unpackager_dec_tb_behav xil_defaultlib.unpackager_dec_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.unpackager_dec
Compiling module xil_defaultlib.unpackager_dec_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot unpackager_dec_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "unpackager_dec_tb_behav -key {Behavioral:sim_1:Functional:unpackager_dec_tb} -tclbatch {unpackager_dec_tb.tcl} -view {D:/MadziaPliki/SDUP/RLE_repo/RLE/src/top_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config D:/MadziaPliki/SDUP/RLE_repo/RLE/src/top_tb_behav.wcfg
WARNING: Simulation object /top_tb/clk was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/clk_400MHz was not found in the design.
WARNING: Simulation object /top_tb/rst was not found in the design.
WARNING: Simulation object /top_tb/data_in was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/full was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/wr_en was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/rd_en was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/valid was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/fifo/din was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/fifo/dout was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/ASCII_package_in was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/nucleo_enc/nucleotide_ASCII was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/nucleo_enc/nucleotide_code was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/nucleo_enc/valid was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/RLE_enc/compressed_stream was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/RLE_enc/valid was not found in the design.
WARNING: Simulation object /top_tb/i was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/packager/ready was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/packager/compressed_stream was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/output_data was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/packager/pkg_counter was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/packager/package was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/packager/package_nxt was not found in the design.
source unpackager_dec_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'unpackager_dec_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'unpackager_dec_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.txt'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.txt'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj unpackager_dec_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sources_1/new/unpackager_dec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module unpackager_dec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/unpackager_dec_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module unpackager_dec_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 16 bits [D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/unpackager_dec_tb.v:32]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2308d4295dca4317a75af360ea7c31ae --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot unpackager_dec_tb_behav xil_defaultlib.unpackager_dec_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3180] cannot find port 'rd' on this module [D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/unpackager_dec_tb.v:34]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'unpackager_dec_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.txt'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.txt'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj unpackager_dec_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/unpackager_dec_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module unpackager_dec_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 16 bits [D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/unpackager_dec_tb.v:31]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2308d4295dca4317a75af360ea7c31ae --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot unpackager_dec_tb_behav xil_defaultlib.unpackager_dec_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.unpackager_dec
Compiling module xil_defaultlib.unpackager_dec_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot unpackager_dec_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "unpackager_dec_tb_behav -key {Behavioral:sim_1:Functional:unpackager_dec_tb} -tclbatch {unpackager_dec_tb.tcl} -view {D:/MadziaPliki/SDUP/RLE_repo/RLE/src/top_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config D:/MadziaPliki/SDUP/RLE_repo/RLE/src/top_tb_behav.wcfg
WARNING: Simulation object /top_tb/clk was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/clk_400MHz was not found in the design.
WARNING: Simulation object /top_tb/rst was not found in the design.
WARNING: Simulation object /top_tb/data_in was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/full was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/wr_en was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/rd_en was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/valid was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/fifo/din was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/fifo/dout was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/ASCII_package_in was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/nucleo_enc/nucleotide_ASCII was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/nucleo_enc/nucleotide_code was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/nucleo_enc/valid was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/RLE_enc/compressed_stream was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/RLE_enc/valid was not found in the design.
WARNING: Simulation object /top_tb/i was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/packager/ready was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/packager/compressed_stream was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/output_data was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/packager/pkg_counter was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/packager/package was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/packager/package_nxt was not found in the design.
source unpackager_dec_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'unpackager_dec_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run 100 us
run 100 us
run 100 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'unpackager_dec_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.txt'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.txt'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj unpackager_dec_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/unpackager_dec_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module unpackager_dec_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 16 bits [D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/unpackager_dec_tb.v:31]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2308d4295dca4317a75af360ea7c31ae --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot unpackager_dec_tb_behav xil_defaultlib.unpackager_dec_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.unpackager_dec
Compiling module xil_defaultlib.unpackager_dec_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot unpackager_dec_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "unpackager_dec_tb_behav -key {Behavioral:sim_1:Functional:unpackager_dec_tb} -tclbatch {unpackager_dec_tb.tcl} -view {D:/MadziaPliki/SDUP/RLE_repo/RLE/src/top_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config D:/MadziaPliki/SDUP/RLE_repo/RLE/src/top_tb_behav.wcfg
WARNING: Simulation object /top_tb/clk was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/clk_400MHz was not found in the design.
WARNING: Simulation object /top_tb/rst was not found in the design.
WARNING: Simulation object /top_tb/data_in was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/full was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/wr_en was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/rd_en was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/valid was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/fifo/din was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/fifo/dout was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/ASCII_package_in was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/nucleo_enc/nucleotide_ASCII was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/nucleo_enc/nucleotide_code was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/nucleo_enc/valid was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/RLE_enc/compressed_stream was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/RLE_enc/valid was not found in the design.
WARNING: Simulation object /top_tb/i was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/packager/ready was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/packager/compressed_stream was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/output_data was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/packager/pkg_counter was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/packager/package was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/packager/package_nxt was not found in the design.
source unpackager_dec_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'unpackager_dec_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'unpackager_dec_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.txt'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.txt'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj unpackager_dec_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sources_1/new/unpackager_dec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module unpackager_dec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/unpackager_dec_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module unpackager_dec_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 16 bits [D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/unpackager_dec_tb.v:31]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2308d4295dca4317a75af360ea7c31ae --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot unpackager_dec_tb_behav xil_defaultlib.unpackager_dec_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.unpackager_dec
Compiling module xil_defaultlib.unpackager_dec_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot unpackager_dec_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "unpackager_dec_tb_behav -key {Behavioral:sim_1:Functional:unpackager_dec_tb} -tclbatch {unpackager_dec_tb.tcl} -view {D:/MadziaPliki/SDUP/RLE_repo/RLE/src/top_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config D:/MadziaPliki/SDUP/RLE_repo/RLE/src/top_tb_behav.wcfg
WARNING: Simulation object /top_tb/clk was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/clk_400MHz was not found in the design.
WARNING: Simulation object /top_tb/rst was not found in the design.
WARNING: Simulation object /top_tb/data_in was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/full was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/wr_en was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/rd_en was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/valid was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/fifo/din was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/fifo/dout was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/ASCII_package_in was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/nucleo_enc/nucleotide_ASCII was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/nucleo_enc/nucleotide_code was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/nucleo_enc/valid was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/RLE_enc/compressed_stream was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/RLE_enc/valid was not found in the design.
WARNING: Simulation object /top_tb/i was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/packager/ready was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/packager/compressed_stream was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/output_data was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/packager/pkg_counter was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/packager/package was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/packager/package_nxt was not found in the design.
source unpackager_dec_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'unpackager_dec_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'unpackager_dec_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.txt'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.txt'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj unpackager_dec_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/unpackager_dec_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module unpackager_dec_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 16 bits [D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/unpackager_dec_tb.v:31]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2308d4295dca4317a75af360ea7c31ae --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot unpackager_dec_tb_behav xil_defaultlib.unpackager_dec_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.unpackager_dec
Compiling module xil_defaultlib.unpackager_dec_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot unpackager_dec_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "unpackager_dec_tb_behav -key {Behavioral:sim_1:Functional:unpackager_dec_tb} -tclbatch {unpackager_dec_tb.tcl} -view {D:/MadziaPliki/SDUP/RLE_repo/RLE/src/top_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config D:/MadziaPliki/SDUP/RLE_repo/RLE/src/top_tb_behav.wcfg
WARNING: Simulation object /top_tb/clk was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/clk_400MHz was not found in the design.
WARNING: Simulation object /top_tb/rst was not found in the design.
WARNING: Simulation object /top_tb/data_in was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/full was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/wr_en was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/rd_en was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/valid was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/fifo/din was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/fifo/dout was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/ASCII_package_in was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/nucleo_enc/nucleotide_ASCII was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/nucleo_enc/nucleotide_code was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/nucleo_enc/valid was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/RLE_enc/compressed_stream was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/RLE_enc/valid was not found in the design.
WARNING: Simulation object /top_tb/i was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/packager/ready was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/packager/compressed_stream was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/output_data was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/packager/pkg_counter was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/packager/package was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/packager/package_nxt was not found in the design.
source unpackager_dec_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'unpackager_dec_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
close [ open D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sources_1/new/rle_decoder_dna.v w ]
add_files D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sources_1/new/rle_decoder_dna.v
update_compile_order -fileset sources_1
set_property top rle_dec_beh_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'rle_dec_beh_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.txt'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.txt'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj rle_dec_beh_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sources_1/new/rle_decoder_dna.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rle_decoder_beh
WARNING: [VRFC 10-3380] identifier 'DATA_WIDTH' is used before its declaration [D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sources_1/new/rle_decoder_dna.v:17]
WARNING: [VRFC 10-3380] identifier 'DATA_WIDTH' is used before its declaration [D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sources_1/new/rle_decoder_dna.v:18]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/rle_dec_beh_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rle_dec_beh_tb
WARNING: [VRFC 10-3380] identifier 'DATA_WIDTH' is used before its declaration [D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/rle_dec_beh_tb.v:27]
WARNING: [VRFC 10-3380] identifier 'DATA_WIDTH' is used before its declaration [D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/rle_dec_beh_tb.v:28]
WARNING: [VRFC 10-3380] identifier 'CTR_WIDTH' is used before its declaration [D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/rle_dec_beh_tb.v:30]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2308d4295dca4317a75af360ea7c31ae --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot rle_dec_beh_tb_behav xil_defaultlib.rle_dec_beh_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3180] cannot find port 'initial_stream' on this module [D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/rle_dec_beh_tb.v:38]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'rle_dec_beh_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.txt'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.txt'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj rle_dec_beh_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sources_1/new/rle_decoder_beh.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rle_decoder_beh
WARNING: [VRFC 10-3380] identifier 'DATA_WIDTH' is used before its declaration [D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sources_1/new/rle_decoder_beh.v:27]
WARNING: [VRFC 10-3380] identifier 'DATA_WIDTH' is used before its declaration [D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sources_1/new/rle_decoder_beh.v:28]
WARNING: [VRFC 10-3380] identifier 'CTR_WIDTH' is used before its declaration [D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sources_1/new/rle_decoder_beh.v:29]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2308d4295dca4317a75af360ea7c31ae --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot rle_dec_beh_tb_behav xil_defaultlib.rle_dec_beh_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.rle_decoder_beh
Compiling module xil_defaultlib.rle_dec_beh_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot rle_dec_beh_tb_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/xsim.dir/rle_dec_beh_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Aug 11 14:42:06 2021...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "rle_dec_beh_tb_behav -key {Behavioral:sim_1:Functional:rle_dec_beh_tb} -tclbatch {rle_dec_beh_tb.tcl} -view {D:/MadziaPliki/SDUP/RLE_repo/RLE/src/top_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config D:/MadziaPliki/SDUP/RLE_repo/RLE/src/top_tb_behav.wcfg
WARNING: Simulation object /top_tb/clk was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/clk_400MHz was not found in the design.
WARNING: Simulation object /top_tb/rst was not found in the design.
WARNING: Simulation object /top_tb/data_in was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/full was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/wr_en was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/rd_en was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/valid was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/fifo/din was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/fifo/dout was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/ASCII_package_in was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/nucleo_enc/nucleotide_ASCII was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/nucleo_enc/nucleotide_code was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/nucleo_enc/valid was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/RLE_enc/compressed_stream was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/RLE_enc/valid was not found in the design.
WARNING: Simulation object /top_tb/i was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/packager/ready was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/packager/compressed_stream was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/output_data was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/packager/pkg_counter was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/packager/package was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/packager/package_nxt was not found in the design.
source rle_dec_beh_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
compressed_stream_in=11a5, initial_stream=xx
compressed_stream_in=11a5, initial_stream=00
compressed_stream_in=11a5, initial_stream=00
compressed_stream_in=11a5, initial_stream=00
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=03bb, initial_stream=a5
compressed_stream_in=03bb, initial_stream=a5
compressed_stream_in=03bb, initial_stream=bb
compressed_stream_in=03bb, initial_stream=bb
compressed_stream_in=03bb, initial_stream=bb
compressed_stream_in=03bb, initial_stream=bb
compressed_stream_in=00bc, initial_stream=bb
compressed_stream_in=00bc, initial_stream=bb
compressed_stream_in=00bc, initial_stream=bc
compressed_stream_in=00bd, initial_stream=bc
compressed_stream_in=00bd, initial_stream=bc
compressed_stream_in=00bd, initial_stream=bd
compressed_stream_in=11a5, initial_stream=bd
compressed_stream_in=11a5, initial_stream=bd
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=04bb, initial_stream=a5
compressed_stream_in=04bb, initial_stream=a5
compressed_stream_in=04bb, initial_stream=bb
compressed_stream_in=04bb, initial_stream=bb
compressed_stream_in=04bb, initial_stream=bb
compressed_stream_in=04bb, initial_stream=bb
compressed_stream_in=04bb, initial_stream=bb
compressed_stream_in=00bc, initial_stream=bb
compressed_stream_in=00bc, initial_stream=bb
compressed_stream_in=00bc, initial_stream=bc
compressed_stream_in=00bd, initial_stream=bc
compressed_stream_in=00bd, initial_stream=bc
compressed_stream_in=00bd, initial_stream=bd
compressed_stream_in=05a2, initial_stream=bd
compressed_stream_in=05a2, initial_stream=bd
compressed_stream_in=05a2, initial_stream=a2
compressed_stream_in=05a2, initial_stream=a2
compressed_stream_in=05a2, initial_stream=a2
compressed_stream_in=05a2, initial_stream=a2
compressed_stream_in=05a2, initial_stream=a2
compressed_stream_in=05a2, initial_stream=a2
compressed_stream_in=01ba, initial_stream=a2
compressed_stream_in=01ba, initial_stream=a2
compressed_stream_in=01ba, initial_stream=ba
compressed_stream_in=01ba, initial_stream=ba
compressed_stream_in=01a2, initial_stream=ba
compressed_stream_in=01a2, initial_stream=ba
compressed_stream_in=01a2, initial_stream=a2
compressed_stream_in=01a2, initial_stream=a2
compressed_stream_in=03a1, initial_stream=a2
compressed_stream_in=03a1, initial_stream=a2
compressed_stream_in=03a1, initial_stream=a1
compressed_stream_in=03a1, initial_stream=a1
compressed_stream_in=03a1, initial_stream=a1
compressed_stream_in=03a1, initial_stream=a1
compressed_stream_in=00a3, initial_stream=a1
compressed_stream_in=00a3, initial_stream=a1
compressed_stream_in=00a3, initial_stream=a3
compressed_stream_in=00bb, initial_stream=a3
compressed_stream_in=00bb, initial_stream=a3
compressed_stream_in=00bb, initial_stream=bb
compressed_stream_in=12bc, initial_stream=bb
compressed_stream_in=12bc, initial_stream=bb
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
INFO: [USF-XSim-96] XSim completed. Design snapshot 'rle_dec_beh_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1436.352 ; gain = 0.000
run 10 us
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=0000, initial_stream=bc
compressed_stream_in=0000, initial_stream=bc
compressed_stream_in=0000, initial_stream=00
compressed_stream_in=11a5, initial_stream=00
compressed_stream_in=11a5, initial_stream=00
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=03bb, initial_stream=a5
compressed_stream_in=03bb, initial_stream=a5
compressed_stream_in=03bb, initial_stream=bb
compressed_stream_in=03bb, initial_stream=bb
compressed_stream_in=03bb, initial_stream=bb
compressed_stream_in=03bb, initial_stream=bb
compressed_stream_in=00bc, initial_stream=bb
compressed_stream_in=00bc, initial_stream=bb
compressed_stream_in=00bc, initial_stream=bc
compressed_stream_in=00bd, initial_stream=bc
compressed_stream_in=00bd, initial_stream=bc
compressed_stream_in=00bd, initial_stream=bd
compressed_stream_in=11a5, initial_stream=bd
compressed_stream_in=11a5, initial_stream=bd
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=04bb, initial_stream=a5
compressed_stream_in=04bb, initial_stream=a5
compressed_stream_in=04bb, initial_stream=bb
compressed_stream_in=04bb, initial_stream=bb
compressed_stream_in=04bb, initial_stream=bb
compressed_stream_in=04bb, initial_stream=bb
compressed_stream_in=04bb, initial_stream=bb
compressed_stream_in=00bc, initial_stream=bb
compressed_stream_in=00bc, initial_stream=bb
compressed_stream_in=00bc, initial_stream=bc
compressed_stream_in=00bd, initial_stream=bc
compressed_stream_in=00bd, initial_stream=bc
compressed_stream_in=00bd, initial_stream=bd
compressed_stream_in=05a2, initial_stream=bd
compressed_stream_in=05a2, initial_stream=bd
compressed_stream_in=05a2, initial_stream=a2
compressed_stream_in=05a2, initial_stream=a2
compressed_stream_in=05a2, initial_stream=a2
compressed_stream_in=05a2, initial_stream=a2
compressed_stream_in=05a2, initial_stream=a2
compressed_stream_in=05a2, initial_stream=a2
compressed_stream_in=01ba, initial_stream=a2
compressed_stream_in=01ba, initial_stream=a2
compressed_stream_in=01ba, initial_stream=ba
compressed_stream_in=01ba, initial_stream=ba
compressed_stream_in=01a2, initial_stream=ba
compressed_stream_in=01a2, initial_stream=ba
compressed_stream_in=01a2, initial_stream=a2
compressed_stream_in=01a2, initial_stream=a2
compressed_stream_in=03a1, initial_stream=a2
compressed_stream_in=03a1, initial_stream=a2
compressed_stream_in=03a1, initial_stream=a1
compressed_stream_in=03a1, initial_stream=a1
compressed_stream_in=03a1, initial_stream=a1
compressed_stream_in=03a1, initial_stream=a1
compressed_stream_in=00a3, initial_stream=a1
compressed_stream_in=00a3, initial_stream=a1
compressed_stream_in=00a3, initial_stream=a3
compressed_stream_in=00bb, initial_stream=a3
compressed_stream_in=00bb, initial_stream=a3
compressed_stream_in=00bb, initial_stream=bb
compressed_stream_in=12bc, initial_stream=bb
compressed_stream_in=12bc, initial_stream=bb
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=0000, initial_stream=bc
compressed_stream_in=0000, initial_stream=bc
compressed_stream_in=0000, initial_stream=00
compressed_stream_in=11a5, initial_stream=00
compressed_stream_in=11a5, initial_stream=00
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=03bb, initial_stream=a5
compressed_stream_in=03bb, initial_stream=a5
compressed_stream_in=03bb, initial_stream=bb
compressed_stream_in=03bb, initial_stream=bb
compressed_stream_in=03bb, initial_stream=bb
compressed_stream_in=03bb, initial_stream=bb
compressed_stream_in=00bc, initial_stream=bb
compressed_stream_in=00bc, initial_stream=bb
compressed_stream_in=00bc, initial_stream=bc
compressed_stream_in=00bd, initial_stream=bc
compressed_stream_in=00bd, initial_stream=bc
compressed_stream_in=00bd, initial_stream=bd
compressed_stream_in=11a5, initial_stream=bd
compressed_stream_in=11a5, initial_stream=bd
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=04bb, initial_stream=a5
compressed_stream_in=04bb, initial_stream=a5
compressed_stream_in=04bb, initial_stream=bb
compressed_stream_in=04bb, initial_stream=bb
compressed_stream_in=04bb, initial_stream=bb
compressed_stream_in=04bb, initial_stream=bb
compressed_stream_in=04bb, initial_stream=bb
compressed_stream_in=00bc, initial_stream=bb
compressed_stream_in=00bc, initial_stream=bb
compressed_stream_in=00bc, initial_stream=bc
compressed_stream_in=00bd, initial_stream=bc
compressed_stream_in=00bd, initial_stream=bc
compressed_stream_in=00bd, initial_stream=bd
compressed_stream_in=05a2, initial_stream=bd
compressed_stream_in=05a2, initial_stream=bd
compressed_stream_in=05a2, initial_stream=a2
compressed_stream_in=05a2, initial_stream=a2
compressed_stream_in=05a2, initial_stream=a2
compressed_stream_in=05a2, initial_stream=a2
compressed_stream_in=05a2, initial_stream=a2
compressed_stream_in=05a2, initial_stream=a2
compressed_stream_in=01ba, initial_stream=a2
compressed_stream_in=01ba, initial_stream=a2
compressed_stream_in=01ba, initial_stream=ba
compressed_stream_in=01ba, initial_stream=ba
compressed_stream_in=01a2, initial_stream=ba
compressed_stream_in=01a2, initial_stream=ba
compressed_stream_in=01a2, initial_stream=a2
compressed_stream_in=01a2, initial_stream=a2
compressed_stream_in=03a1, initial_stream=a2
compressed_stream_in=03a1, initial_stream=a2
compressed_stream_in=03a1, initial_stream=a1
compressed_stream_in=03a1, initial_stream=a1
compressed_stream_in=03a1, initial_stream=a1
compressed_stream_in=03a1, initial_stream=a1
compressed_stream_in=00a3, initial_stream=a1
compressed_stream_in=00a3, initial_stream=a1
compressed_stream_in=00a3, initial_stream=a3
compressed_stream_in=00bb, initial_stream=a3
compressed_stream_in=00bb, initial_stream=a3
compressed_stream_in=00bb, initial_stream=bb
compressed_stream_in=12bc, initial_stream=bb
compressed_stream_in=12bc, initial_stream=bb
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=0000, initial_stream=bc
compressed_stream_in=0000, initial_stream=bc
compressed_stream_in=0000, initial_stream=00
compressed_stream_in=11a5, initial_stream=00
compressed_stream_in=11a5, initial_stream=00
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=03bb, initial_stream=a5
compressed_stream_in=03bb, initial_stream=a5
compressed_stream_in=03bb, initial_stream=bb
compressed_stream_in=03bb, initial_stream=bb
compressed_stream_in=03bb, initial_stream=bb
compressed_stream_in=03bb, initial_stream=bb
compressed_stream_in=00bc, initial_stream=bb
compressed_stream_in=00bc, initial_stream=bb
compressed_stream_in=00bc, initial_stream=bc
compressed_stream_in=00bd, initial_stream=bc
compressed_stream_in=00bd, initial_stream=bc
compressed_stream_in=00bd, initial_stream=bd
compressed_stream_in=11a5, initial_stream=bd
compressed_stream_in=11a5, initial_stream=bd
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=04bb, initial_stream=a5
compressed_stream_in=04bb, initial_stream=a5
compressed_stream_in=04bb, initial_stream=bb
compressed_stream_in=04bb, initial_stream=bb
compressed_stream_in=04bb, initial_stream=bb
compressed_stream_in=04bb, initial_stream=bb
compressed_stream_in=04bb, initial_stream=bb
compressed_stream_in=00bc, initial_stream=bb
compressed_stream_in=00bc, initial_stream=bb
compressed_stream_in=00bc, initial_stream=bc
compressed_stream_in=00bd, initial_stream=bc
compressed_stream_in=00bd, initial_stream=bc
compressed_stream_in=00bd, initial_stream=bd
compressed_stream_in=05a2, initial_stream=bd
compressed_stream_in=05a2, initial_stream=bd
compressed_stream_in=05a2, initial_stream=a2
compressed_stream_in=05a2, initial_stream=a2
compressed_stream_in=05a2, initial_stream=a2
compressed_stream_in=05a2, initial_stream=a2
compressed_stream_in=05a2, initial_stream=a2
compressed_stream_in=05a2, initial_stream=a2
compressed_stream_in=01ba, initial_stream=a2
compressed_stream_in=01ba, initial_stream=a2
compressed_stream_in=01ba, initial_stream=ba
compressed_stream_in=01ba, initial_stream=ba
compressed_stream_in=01a2, initial_stream=ba
compressed_stream_in=01a2, initial_stream=ba
compressed_stream_in=01a2, initial_stream=a2
compressed_stream_in=01a2, initial_stream=a2
compressed_stream_in=03a1, initial_stream=a2
compressed_stream_in=03a1, initial_stream=a2
compressed_stream_in=03a1, initial_stream=a1
compressed_stream_in=03a1, initial_stream=a1
compressed_stream_in=03a1, initial_stream=a1
compressed_stream_in=03a1, initial_stream=a1
compressed_stream_in=00a3, initial_stream=a1
compressed_stream_in=00a3, initial_stream=a1
compressed_stream_in=00a3, initial_stream=a3
compressed_stream_in=00bb, initial_stream=a3
compressed_stream_in=00bb, initial_stream=a3
compressed_stream_in=00bb, initial_stream=bb
compressed_stream_in=12bc, initial_stream=bb
compressed_stream_in=12bc, initial_stream=bb
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=0000, initial_stream=bc
compressed_stream_in=0000, initial_stream=bc
compressed_stream_in=0000, initial_stream=00
compressed_stream_in=11a5, initial_stream=00
compressed_stream_in=11a5, initial_stream=00
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=03bb, initial_stream=a5
compressed_stream_in=03bb, initial_stream=a5
compressed_stream_in=03bb, initial_stream=bb
compressed_stream_in=03bb, initial_stream=bb
compressed_stream_in=03bb, initial_stream=bb
compressed_stream_in=03bb, initial_stream=bb
compressed_stream_in=00bc, initial_stream=bb
compressed_stream_in=00bc, initial_stream=bb
compressed_stream_in=00bc, initial_stream=bc
compressed_stream_in=00bd, initial_stream=bc
compressed_stream_in=00bd, initial_stream=bc
compressed_stream_in=00bd, initial_stream=bd
compressed_stream_in=11a5, initial_stream=bd
compressed_stream_in=11a5, initial_stream=bd
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=04bb, initial_stream=a5
compressed_stream_in=04bb, initial_stream=a5
compressed_stream_in=04bb, initial_stream=bb
compressed_stream_in=04bb, initial_stream=bb
compressed_stream_in=04bb, initial_stream=bb
compressed_stream_in=04bb, initial_stream=bb
compressed_stream_in=04bb, initial_stream=bb
compressed_stream_in=00bc, initial_stream=bb
compressed_stream_in=00bc, initial_stream=bb
compressed_stream_in=00bc, initial_stream=bc
compressed_stream_in=00bd, initial_stream=bc
compressed_stream_in=00bd, initial_stream=bc
compressed_stream_in=00bd, initial_stream=bd
compressed_stream_in=05a2, initial_stream=bd
compressed_stream_in=05a2, initial_stream=bd
compressed_stream_in=05a2, initial_stream=a2
compressed_stream_in=05a2, initial_stream=a2
compressed_stream_in=05a2, initial_stream=a2
compressed_stream_in=05a2, initial_stream=a2
compressed_stream_in=05a2, initial_stream=a2
compressed_stream_in=05a2, initial_stream=a2
compressed_stream_in=01ba, initial_stream=a2
compressed_stream_in=01ba, initial_stream=a2
compressed_stream_in=01ba, initial_stream=ba
compressed_stream_in=01ba, initial_stream=ba
compressed_stream_in=01a2, initial_stream=ba
compressed_stream_in=01a2, initial_stream=ba
compressed_stream_in=01a2, initial_stream=a2
compressed_stream_in=01a2, initial_stream=a2
compressed_stream_in=03a1, initial_stream=a2
compressed_stream_in=03a1, initial_stream=a2
compressed_stream_in=03a1, initial_stream=a1
compressed_stream_in=03a1, initial_stream=a1
compressed_stream_in=03a1, initial_stream=a1
compressed_stream_in=03a1, initial_stream=a1
compressed_stream_in=00a3, initial_stream=a1
compressed_stream_in=00a3, initial_stream=a1
compressed_stream_in=00a3, initial_stream=a3
compressed_stream_in=00bb, initial_stream=a3
compressed_stream_in=00bb, initial_stream=a3
compressed_stream_in=00bb, initial_stream=bb
compressed_stream_in=12bc, initial_stream=bb
compressed_stream_in=12bc, initial_stream=bb
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=0000, initial_stream=bc
compressed_stream_in=0000, initial_stream=bc
compressed_stream_in=0000, initial_stream=00
compressed_stream_in=11a5, initial_stream=00
compressed_stream_in=11a5, initial_stream=00
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=03bb, initial_stream=a5
compressed_stream_in=03bb, initial_stream=a5
compressed_stream_in=03bb, initial_stream=bb
compressed_stream_in=03bb, initial_stream=bb
compressed_stream_in=03bb, initial_stream=bb
compressed_stream_in=03bb, initial_stream=bb
compressed_stream_in=00bc, initial_stream=bb
compressed_stream_in=00bc, initial_stream=bb
compressed_stream_in=00bc, initial_stream=bc
compressed_stream_in=00bd, initial_stream=bc
compressed_stream_in=00bd, initial_stream=bc
compressed_stream_in=00bd, initial_stream=bd
compressed_stream_in=11a5, initial_stream=bd
compressed_stream_in=11a5, initial_stream=bd
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=04bb, initial_stream=a5
compressed_stream_in=04bb, initial_stream=a5
compressed_stream_in=04bb, initial_stream=bb
compressed_stream_in=04bb, initial_stream=bb
compressed_stream_in=04bb, initial_stream=bb
compressed_stream_in=04bb, initial_stream=bb
compressed_stream_in=04bb, initial_stream=bb
compressed_stream_in=00bc, initial_stream=bb
compressed_stream_in=00bc, initial_stream=bb
compressed_stream_in=00bc, initial_stream=bc
compressed_stream_in=00bd, initial_stream=bc
compressed_stream_in=00bd, initial_stream=bc
compressed_stream_in=00bd, initial_stream=bd
compressed_stream_in=05a2, initial_stream=bd
compressed_stream_in=05a2, initial_stream=bd
compressed_stream_in=05a2, initial_stream=a2
compressed_stream_in=05a2, initial_stream=a2
compressed_stream_in=05a2, initial_stream=a2
compressed_stream_in=05a2, initial_stream=a2
compressed_stream_in=05a2, initial_stream=a2
compressed_stream_in=05a2, initial_stream=a2
compressed_stream_in=01ba, initial_stream=a2
compressed_stream_in=01ba, initial_stream=a2
compressed_stream_in=01ba, initial_stream=ba
compressed_stream_in=01ba, initial_stream=ba
compressed_stream_in=01a2, initial_stream=ba
compressed_stream_in=01a2, initial_stream=ba
compressed_stream_in=01a2, initial_stream=a2
compressed_stream_in=01a2, initial_stream=a2
compressed_stream_in=03a1, initial_stream=a2
compressed_stream_in=03a1, initial_stream=a2
compressed_stream_in=03a1, initial_stream=a1
compressed_stream_in=03a1, initial_stream=a1
compressed_stream_in=03a1, initial_stream=a1
compressed_stream_in=03a1, initial_stream=a1
compressed_stream_in=00a3, initial_stream=a1
compressed_stream_in=00a3, initial_stream=a1
compressed_stream_in=00a3, initial_stream=a3
compressed_stream_in=00bb, initial_stream=a3
compressed_stream_in=00bb, initial_stream=a3
compressed_stream_in=00bb, initial_stream=bb
compressed_stream_in=12bc, initial_stream=bb
compressed_stream_in=12bc, initial_stream=bb
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=0000, initial_stream=bc
compressed_stream_in=0000, initial_stream=bc
compressed_stream_in=0000, initial_stream=00
compressed_stream_in=11a5, initial_stream=00
compressed_stream_in=11a5, initial_stream=00
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=03bb, initial_stream=a5
compressed_stream_in=03bb, initial_stream=a5
compressed_stream_in=03bb, initial_stream=bb
compressed_stream_in=03bb, initial_stream=bb
compressed_stream_in=03bb, initial_stream=bb
compressed_stream_in=03bb, initial_stream=bb
compressed_stream_in=00bc, initial_stream=bb
compressed_stream_in=00bc, initial_stream=bb
compressed_stream_in=00bc, initial_stream=bc
compressed_stream_in=00bd, initial_stream=bc
compressed_stream_in=00bd, initial_stream=bc
compressed_stream_in=00bd, initial_stream=bd
compressed_stream_in=11a5, initial_stream=bd
compressed_stream_in=11a5, initial_stream=bd
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=04bb, initial_stream=a5
compressed_stream_in=04bb, initial_stream=a5
compressed_stream_in=04bb, initial_stream=bb
compressed_stream_in=04bb, initial_stream=bb
compressed_stream_in=04bb, initial_stream=bb
compressed_stream_in=04bb, initial_stream=bb
compressed_stream_in=04bb, initial_stream=bb
compressed_stream_in=00bc, initial_stream=bb
compressed_stream_in=00bc, initial_stream=bb
compressed_stream_in=00bc, initial_stream=bc
compressed_stream_in=00bd, initial_stream=bc
compressed_stream_in=00bd, initial_stream=bc
compressed_stream_in=00bd, initial_stream=bd
compressed_stream_in=05a2, initial_stream=bd
compressed_stream_in=05a2, initial_stream=bd
compressed_stream_in=05a2, initial_stream=a2
compressed_stream_in=05a2, initial_stream=a2
compressed_stream_in=05a2, initial_stream=a2
compressed_stream_in=05a2, initial_stream=a2
compressed_stream_in=05a2, initial_stream=a2
compressed_stream_in=05a2, initial_stream=a2
compressed_stream_in=01ba, initial_stream=a2
compressed_stream_in=01ba, initial_stream=a2
compressed_stream_in=01ba, initial_stream=ba
compressed_stream_in=01ba, initial_stream=ba
compressed_stream_in=01a2, initial_stream=ba
compressed_stream_in=01a2, initial_stream=ba
compressed_stream_in=01a2, initial_stream=a2
compressed_stream_in=01a2, initial_stream=a2
compressed_stream_in=03a1, initial_stream=a2
compressed_stream_in=03a1, initial_stream=a2
compressed_stream_in=03a1, initial_stream=a1
compressed_stream_in=03a1, initial_stream=a1
compressed_stream_in=03a1, initial_stream=a1
compressed_stream_in=03a1, initial_stream=a1
compressed_stream_in=00a3, initial_stream=a1
compressed_stream_in=00a3, initial_stream=a1
compressed_stream_in=00a3, initial_stream=a3
compressed_stream_in=00bb, initial_stream=a3
compressed_stream_in=00bb, initial_stream=a3
compressed_stream_in=00bb, initial_stream=bb
compressed_stream_in=12bc, initial_stream=bb
compressed_stream_in=12bc, initial_stream=bb
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=0000, initial_stream=bc
compressed_stream_in=0000, initial_stream=bc
compressed_stream_in=0000, initial_stream=00
compressed_stream_in=11a5, initial_stream=00
compressed_stream_in=11a5, initial_stream=00
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=03bb, initial_stream=a5
compressed_stream_in=03bb, initial_stream=a5
compressed_stream_in=03bb, initial_stream=bb
compressed_stream_in=03bb, initial_stream=bb
compressed_stream_in=03bb, initial_stream=bb
compressed_stream_in=03bb, initial_stream=bb
compressed_stream_in=00bc, initial_stream=bb
compressed_stream_in=00bc, initial_stream=bb
compressed_stream_in=00bc, initial_stream=bc
compressed_stream_in=00bd, initial_stream=bc
compressed_stream_in=00bd, initial_stream=bc
compressed_stream_in=00bd, initial_stream=bd
compressed_stream_in=11a5, initial_stream=bd
compressed_stream_in=11a5, initial_stream=bd
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=04bb, initial_stream=a5
compressed_stream_in=04bb, initial_stream=a5
compressed_stream_in=04bb, initial_stream=bb
compressed_stream_in=04bb, initial_stream=bb
compressed_stream_in=04bb, initial_stream=bb
compressed_stream_in=04bb, initial_stream=bb
compressed_stream_in=04bb, initial_stream=bb
compressed_stream_in=00bc, initial_stream=bb
compressed_stream_in=00bc, initial_stream=bb
compressed_stream_in=00bc, initial_stream=bc
compressed_stream_in=00bd, initial_stream=bc
compressed_stream_in=00bd, initial_stream=bc
compressed_stream_in=00bd, initial_stream=bd
compressed_stream_in=05a2, initial_stream=bd
compressed_stream_in=05a2, initial_stream=bd
compressed_stream_in=05a2, initial_stream=a2
compressed_stream_in=05a2, initial_stream=a2
compressed_stream_in=05a2, initial_stream=a2
compressed_stream_in=05a2, initial_stream=a2
compressed_stream_in=05a2, initial_stream=a2
compressed_stream_in=05a2, initial_stream=a2
compressed_stream_in=01ba, initial_stream=a2
compressed_stream_in=01ba, initial_stream=a2
compressed_stream_in=01ba, initial_stream=ba
compressed_stream_in=01ba, initial_stream=ba
compressed_stream_in=01a2, initial_stream=ba
compressed_stream_in=01a2, initial_stream=ba
compressed_stream_in=01a2, initial_stream=a2
compressed_stream_in=01a2, initial_stream=a2
compressed_stream_in=03a1, initial_stream=a2
compressed_stream_in=03a1, initial_stream=a2
compressed_stream_in=03a1, initial_stream=a1
compressed_stream_in=03a1, initial_stream=a1
compressed_stream_in=03a1, initial_stream=a1
compressed_stream_in=03a1, initial_stream=a1
compressed_stream_in=00a3, initial_stream=a1
compressed_stream_in=00a3, initial_stream=a1
compressed_stream_in=00a3, initial_stream=a3
compressed_stream_in=00bb, initial_stream=a3
compressed_stream_in=00bb, initial_stream=a3
compressed_stream_in=00bb, initial_stream=bb
compressed_stream_in=12bc, initial_stream=bb
compressed_stream_in=12bc, initial_stream=bb
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=0000, initial_stream=bc
compressed_stream_in=0000, initial_stream=bc
compressed_stream_in=0000, initial_stream=00
compressed_stream_in=11a5, initial_stream=00
compressed_stream_in=11a5, initial_stream=00
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=03bb, initial_stream=a5
compressed_stream_in=03bb, initial_stream=a5
compressed_stream_in=03bb, initial_stream=bb
compressed_stream_in=03bb, initial_stream=bb
compressed_stream_in=03bb, initial_stream=bb
compressed_stream_in=03bb, initial_stream=bb
compressed_stream_in=00bc, initial_stream=bb
compressed_stream_in=00bc, initial_stream=bb
compressed_stream_in=00bc, initial_stream=bc
compressed_stream_in=00bd, initial_stream=bc
compressed_stream_in=00bd, initial_stream=bc
compressed_stream_in=00bd, initial_stream=bd
compressed_stream_in=11a5, initial_stream=bd
compressed_stream_in=11a5, initial_stream=bd
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=04bb, initial_stream=a5
compressed_stream_in=04bb, initial_stream=a5
compressed_stream_in=04bb, initial_stream=bb
compressed_stream_in=04bb, initial_stream=bb
compressed_stream_in=04bb, initial_stream=bb
compressed_stream_in=04bb, initial_stream=bb
compressed_stream_in=04bb, initial_stream=bb
compressed_stream_in=00bc, initial_stream=bb
compressed_stream_in=00bc, initial_stream=bb
compressed_stream_in=00bc, initial_stream=bc
compressed_stream_in=00bd, initial_stream=bc
compressed_stream_in=00bd, initial_stream=bc
compressed_stream_in=00bd, initial_stream=bd
compressed_stream_in=05a2, initial_stream=bd
compressed_stream_in=05a2, initial_stream=bd
compressed_stream_in=05a2, initial_stream=a2
compressed_stream_in=05a2, initial_stream=a2
compressed_stream_in=05a2, initial_stream=a2
compressed_stream_in=05a2, initial_stream=a2
compressed_stream_in=05a2, initial_stream=a2
compressed_stream_in=05a2, initial_stream=a2
compressed_stream_in=01ba, initial_stream=a2
compressed_stream_in=01ba, initial_stream=a2
compressed_stream_in=01ba, initial_stream=ba
compressed_stream_in=01ba, initial_stream=ba
compressed_stream_in=01a2, initial_stream=ba
compressed_stream_in=01a2, initial_stream=ba
compressed_stream_in=01a2, initial_stream=a2
compressed_stream_in=01a2, initial_stream=a2
compressed_stream_in=03a1, initial_stream=a2
compressed_stream_in=03a1, initial_stream=a2
compressed_stream_in=03a1, initial_stream=a1
compressed_stream_in=03a1, initial_stream=a1
compressed_stream_in=03a1, initial_stream=a1
compressed_stream_in=03a1, initial_stream=a1
compressed_stream_in=00a3, initial_stream=a1
compressed_stream_in=00a3, initial_stream=a1
compressed_stream_in=00a3, initial_stream=a3
compressed_stream_in=00bb, initial_stream=a3
compressed_stream_in=00bb, initial_stream=a3
compressed_stream_in=00bb, initial_stream=bb
compressed_stream_in=12bc, initial_stream=bb
compressed_stream_in=12bc, initial_stream=bb
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=0000, initial_stream=bc
compressed_stream_in=0000, initial_stream=bc
compressed_stream_in=0000, initial_stream=00
compressed_stream_in=11a5, initial_stream=00
compressed_stream_in=11a5, initial_stream=00
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=03bb, initial_stream=a5
compressed_stream_in=03bb, initial_stream=a5
compressed_stream_in=03bb, initial_stream=bb
compressed_stream_in=03bb, initial_stream=bb
compressed_stream_in=03bb, initial_stream=bb
compressed_stream_in=03bb, initial_stream=bb
compressed_stream_in=00bc, initial_stream=bb
compressed_stream_in=00bc, initial_stream=bb
compressed_stream_in=00bc, initial_stream=bc
compressed_stream_in=00bd, initial_stream=bc
compressed_stream_in=00bd, initial_stream=bc
compressed_stream_in=00bd, initial_stream=bd
compressed_stream_in=11a5, initial_stream=bd
compressed_stream_in=11a5, initial_stream=bd
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
run 10 us
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=04bb, initial_stream=a5
compressed_stream_in=04bb, initial_stream=a5
compressed_stream_in=04bb, initial_stream=bb
compressed_stream_in=04bb, initial_stream=bb
compressed_stream_in=04bb, initial_stream=bb
compressed_stream_in=04bb, initial_stream=bb
compressed_stream_in=04bb, initial_stream=bb
compressed_stream_in=00bc, initial_stream=bb
compressed_stream_in=00bc, initial_stream=bb
compressed_stream_in=00bc, initial_stream=bc
compressed_stream_in=00bd, initial_stream=bc
compressed_stream_in=00bd, initial_stream=bc
compressed_stream_in=00bd, initial_stream=bd
compressed_stream_in=05a2, initial_stream=bd
compressed_stream_in=05a2, initial_stream=bd
compressed_stream_in=05a2, initial_stream=a2
compressed_stream_in=05a2, initial_stream=a2
compressed_stream_in=05a2, initial_stream=a2
compressed_stream_in=05a2, initial_stream=a2
compressed_stream_in=05a2, initial_stream=a2
compressed_stream_in=05a2, initial_stream=a2
compressed_stream_in=01ba, initial_stream=a2
compressed_stream_in=01ba, initial_stream=a2
compressed_stream_in=01ba, initial_stream=ba
compressed_stream_in=01ba, initial_stream=ba
compressed_stream_in=01a2, initial_stream=ba
compressed_stream_in=01a2, initial_stream=ba
compressed_stream_in=01a2, initial_stream=a2
compressed_stream_in=01a2, initial_stream=a2
compressed_stream_in=03a1, initial_stream=a2
compressed_stream_in=03a1, initial_stream=a2
compressed_stream_in=03a1, initial_stream=a1
compressed_stream_in=03a1, initial_stream=a1
compressed_stream_in=03a1, initial_stream=a1
compressed_stream_in=03a1, initial_stream=a1
compressed_stream_in=00a3, initial_stream=a1
compressed_stream_in=00a3, initial_stream=a1
compressed_stream_in=00a3, initial_stream=a3
compressed_stream_in=00bb, initial_stream=a3
compressed_stream_in=00bb, initial_stream=a3
compressed_stream_in=00bb, initial_stream=bb
compressed_stream_in=12bc, initial_stream=bb
compressed_stream_in=12bc, initial_stream=bb
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=0000, initial_stream=bc
compressed_stream_in=0000, initial_stream=bc
compressed_stream_in=0000, initial_stream=00
compressed_stream_in=11a5, initial_stream=00
compressed_stream_in=11a5, initial_stream=00
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=03bb, initial_stream=a5
compressed_stream_in=03bb, initial_stream=a5
compressed_stream_in=03bb, initial_stream=bb
compressed_stream_in=03bb, initial_stream=bb
compressed_stream_in=03bb, initial_stream=bb
compressed_stream_in=03bb, initial_stream=bb
compressed_stream_in=00bc, initial_stream=bb
compressed_stream_in=00bc, initial_stream=bb
compressed_stream_in=00bc, initial_stream=bc
compressed_stream_in=00bd, initial_stream=bc
compressed_stream_in=00bd, initial_stream=bc
compressed_stream_in=00bd, initial_stream=bd
compressed_stream_in=11a5, initial_stream=bd
compressed_stream_in=11a5, initial_stream=bd
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=04bb, initial_stream=a5
compressed_stream_in=04bb, initial_stream=a5
compressed_stream_in=04bb, initial_stream=bb
compressed_stream_in=04bb, initial_stream=bb
compressed_stream_in=04bb, initial_stream=bb
compressed_stream_in=04bb, initial_stream=bb
compressed_stream_in=04bb, initial_stream=bb
compressed_stream_in=00bc, initial_stream=bb
compressed_stream_in=00bc, initial_stream=bb
compressed_stream_in=00bc, initial_stream=bc
compressed_stream_in=00bd, initial_stream=bc
compressed_stream_in=00bd, initial_stream=bc
compressed_stream_in=00bd, initial_stream=bd
compressed_stream_in=05a2, initial_stream=bd
compressed_stream_in=05a2, initial_stream=bd
compressed_stream_in=05a2, initial_stream=a2
compressed_stream_in=05a2, initial_stream=a2
compressed_stream_in=05a2, initial_stream=a2
compressed_stream_in=05a2, initial_stream=a2
compressed_stream_in=05a2, initial_stream=a2
compressed_stream_in=05a2, initial_stream=a2
compressed_stream_in=01ba, initial_stream=a2
compressed_stream_in=01ba, initial_stream=a2
compressed_stream_in=01ba, initial_stream=ba
compressed_stream_in=01ba, initial_stream=ba
compressed_stream_in=01a2, initial_stream=ba
compressed_stream_in=01a2, initial_stream=ba
compressed_stream_in=01a2, initial_stream=a2
compressed_stream_in=01a2, initial_stream=a2
compressed_stream_in=03a1, initial_stream=a2
compressed_stream_in=03a1, initial_stream=a2
compressed_stream_in=03a1, initial_stream=a1
compressed_stream_in=03a1, initial_stream=a1
compressed_stream_in=03a1, initial_stream=a1
compressed_stream_in=03a1, initial_stream=a1
compressed_stream_in=00a3, initial_stream=a1
compressed_stream_in=00a3, initial_stream=a1
compressed_stream_in=00a3, initial_stream=a3
compressed_stream_in=00bb, initial_stream=a3
compressed_stream_in=00bb, initial_stream=a3
compressed_stream_in=00bb, initial_stream=bb
compressed_stream_in=12bc, initial_stream=bb
compressed_stream_in=12bc, initial_stream=bb
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=0000, initial_stream=bc
compressed_stream_in=0000, initial_stream=bc
compressed_stream_in=0000, initial_stream=00
compressed_stream_in=11a5, initial_stream=00
compressed_stream_in=11a5, initial_stream=00
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=03bb, initial_stream=a5
compressed_stream_in=03bb, initial_stream=a5
compressed_stream_in=03bb, initial_stream=bb
compressed_stream_in=03bb, initial_stream=bb
compressed_stream_in=03bb, initial_stream=bb
compressed_stream_in=03bb, initial_stream=bb
compressed_stream_in=00bc, initial_stream=bb
compressed_stream_in=00bc, initial_stream=bb
compressed_stream_in=00bc, initial_stream=bc
compressed_stream_in=00bd, initial_stream=bc
compressed_stream_in=00bd, initial_stream=bc
compressed_stream_in=00bd, initial_stream=bd
compressed_stream_in=11a5, initial_stream=bd
compressed_stream_in=11a5, initial_stream=bd
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=04bb, initial_stream=a5
compressed_stream_in=04bb, initial_stream=a5
compressed_stream_in=04bb, initial_stream=bb
compressed_stream_in=04bb, initial_stream=bb
compressed_stream_in=04bb, initial_stream=bb
compressed_stream_in=04bb, initial_stream=bb
compressed_stream_in=04bb, initial_stream=bb
compressed_stream_in=00bc, initial_stream=bb
compressed_stream_in=00bc, initial_stream=bb
compressed_stream_in=00bc, initial_stream=bc
compressed_stream_in=00bd, initial_stream=bc
compressed_stream_in=00bd, initial_stream=bc
compressed_stream_in=00bd, initial_stream=bd
compressed_stream_in=05a2, initial_stream=bd
compressed_stream_in=05a2, initial_stream=bd
compressed_stream_in=05a2, initial_stream=a2
compressed_stream_in=05a2, initial_stream=a2
compressed_stream_in=05a2, initial_stream=a2
compressed_stream_in=05a2, initial_stream=a2
compressed_stream_in=05a2, initial_stream=a2
compressed_stream_in=05a2, initial_stream=a2
compressed_stream_in=01ba, initial_stream=a2
compressed_stream_in=01ba, initial_stream=a2
compressed_stream_in=01ba, initial_stream=ba
compressed_stream_in=01ba, initial_stream=ba
compressed_stream_in=01a2, initial_stream=ba
compressed_stream_in=01a2, initial_stream=ba
compressed_stream_in=01a2, initial_stream=a2
compressed_stream_in=01a2, initial_stream=a2
compressed_stream_in=03a1, initial_stream=a2
compressed_stream_in=03a1, initial_stream=a2
compressed_stream_in=03a1, initial_stream=a1
compressed_stream_in=03a1, initial_stream=a1
compressed_stream_in=03a1, initial_stream=a1
compressed_stream_in=03a1, initial_stream=a1
compressed_stream_in=00a3, initial_stream=a1
compressed_stream_in=00a3, initial_stream=a1
compressed_stream_in=00a3, initial_stream=a3
compressed_stream_in=00bb, initial_stream=a3
compressed_stream_in=00bb, initial_stream=a3
compressed_stream_in=00bb, initial_stream=bb
compressed_stream_in=12bc, initial_stream=bb
compressed_stream_in=12bc, initial_stream=bb
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=0000, initial_stream=bc
compressed_stream_in=0000, initial_stream=bc
compressed_stream_in=0000, initial_stream=00
compressed_stream_in=11a5, initial_stream=00
compressed_stream_in=11a5, initial_stream=00
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=03bb, initial_stream=a5
compressed_stream_in=03bb, initial_stream=a5
compressed_stream_in=03bb, initial_stream=bb
compressed_stream_in=03bb, initial_stream=bb
compressed_stream_in=03bb, initial_stream=bb
compressed_stream_in=03bb, initial_stream=bb
compressed_stream_in=00bc, initial_stream=bb
compressed_stream_in=00bc, initial_stream=bb
compressed_stream_in=00bc, initial_stream=bc
compressed_stream_in=00bd, initial_stream=bc
compressed_stream_in=00bd, initial_stream=bc
compressed_stream_in=00bd, initial_stream=bd
compressed_stream_in=11a5, initial_stream=bd
compressed_stream_in=11a5, initial_stream=bd
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=04bb, initial_stream=a5
compressed_stream_in=04bb, initial_stream=a5
compressed_stream_in=04bb, initial_stream=bb
compressed_stream_in=04bb, initial_stream=bb
compressed_stream_in=04bb, initial_stream=bb
compressed_stream_in=04bb, initial_stream=bb
compressed_stream_in=04bb, initial_stream=bb
compressed_stream_in=00bc, initial_stream=bb
compressed_stream_in=00bc, initial_stream=bb
compressed_stream_in=00bc, initial_stream=bc
compressed_stream_in=00bd, initial_stream=bc
compressed_stream_in=00bd, initial_stream=bc
compressed_stream_in=00bd, initial_stream=bd
compressed_stream_in=05a2, initial_stream=bd
compressed_stream_in=05a2, initial_stream=bd
compressed_stream_in=05a2, initial_stream=a2
compressed_stream_in=05a2, initial_stream=a2
compressed_stream_in=05a2, initial_stream=a2
compressed_stream_in=05a2, initial_stream=a2
compressed_stream_in=05a2, initial_stream=a2
compressed_stream_in=05a2, initial_stream=a2
compressed_stream_in=01ba, initial_stream=a2
compressed_stream_in=01ba, initial_stream=a2
compressed_stream_in=01ba, initial_stream=ba
compressed_stream_in=01ba, initial_stream=ba
compressed_stream_in=01a2, initial_stream=ba
compressed_stream_in=01a2, initial_stream=ba
compressed_stream_in=01a2, initial_stream=a2
compressed_stream_in=01a2, initial_stream=a2
compressed_stream_in=03a1, initial_stream=a2
compressed_stream_in=03a1, initial_stream=a2
compressed_stream_in=03a1, initial_stream=a1
compressed_stream_in=03a1, initial_stream=a1
compressed_stream_in=03a1, initial_stream=a1
compressed_stream_in=03a1, initial_stream=a1
compressed_stream_in=00a3, initial_stream=a1
compressed_stream_in=00a3, initial_stream=a1
compressed_stream_in=00a3, initial_stream=a3
compressed_stream_in=00bb, initial_stream=a3
compressed_stream_in=00bb, initial_stream=a3
compressed_stream_in=00bb, initial_stream=bb
compressed_stream_in=12bc, initial_stream=bb
compressed_stream_in=12bc, initial_stream=bb
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=0000, initial_stream=bc
compressed_stream_in=0000, initial_stream=bc
compressed_stream_in=0000, initial_stream=00
compressed_stream_in=11a5, initial_stream=00
compressed_stream_in=11a5, initial_stream=00
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=03bb, initial_stream=a5
compressed_stream_in=03bb, initial_stream=a5
compressed_stream_in=03bb, initial_stream=bb
compressed_stream_in=03bb, initial_stream=bb
compressed_stream_in=03bb, initial_stream=bb
compressed_stream_in=03bb, initial_stream=bb
compressed_stream_in=00bc, initial_stream=bb
compressed_stream_in=00bc, initial_stream=bb
compressed_stream_in=00bc, initial_stream=bc
compressed_stream_in=00bd, initial_stream=bc
compressed_stream_in=00bd, initial_stream=bc
compressed_stream_in=00bd, initial_stream=bd
compressed_stream_in=11a5, initial_stream=bd
compressed_stream_in=11a5, initial_stream=bd
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=04bb, initial_stream=a5
compressed_stream_in=04bb, initial_stream=a5
compressed_stream_in=04bb, initial_stream=bb
compressed_stream_in=04bb, initial_stream=bb
compressed_stream_in=04bb, initial_stream=bb
compressed_stream_in=04bb, initial_stream=bb
compressed_stream_in=04bb, initial_stream=bb
compressed_stream_in=00bc, initial_stream=bb
compressed_stream_in=00bc, initial_stream=bb
compressed_stream_in=00bc, initial_stream=bc
compressed_stream_in=00bd, initial_stream=bc
compressed_stream_in=00bd, initial_stream=bc
compressed_stream_in=00bd, initial_stream=bd
compressed_stream_in=05a2, initial_stream=bd
compressed_stream_in=05a2, initial_stream=bd
compressed_stream_in=05a2, initial_stream=a2
compressed_stream_in=05a2, initial_stream=a2
compressed_stream_in=05a2, initial_stream=a2
compressed_stream_in=05a2, initial_stream=a2
compressed_stream_in=05a2, initial_stream=a2
compressed_stream_in=05a2, initial_stream=a2
compressed_stream_in=01ba, initial_stream=a2
compressed_stream_in=01ba, initial_stream=a2
compressed_stream_in=01ba, initial_stream=ba
compressed_stream_in=01ba, initial_stream=ba
compressed_stream_in=01a2, initial_stream=ba
compressed_stream_in=01a2, initial_stream=ba
compressed_stream_in=01a2, initial_stream=a2
compressed_stream_in=01a2, initial_stream=a2
compressed_stream_in=03a1, initial_stream=a2
compressed_stream_in=03a1, initial_stream=a2
compressed_stream_in=03a1, initial_stream=a1
compressed_stream_in=03a1, initial_stream=a1
compressed_stream_in=03a1, initial_stream=a1
compressed_stream_in=03a1, initial_stream=a1
compressed_stream_in=00a3, initial_stream=a1
compressed_stream_in=00a3, initial_stream=a1
compressed_stream_in=00a3, initial_stream=a3
compressed_stream_in=00bb, initial_stream=a3
compressed_stream_in=00bb, initial_stream=a3
compressed_stream_in=00bb, initial_stream=bb
compressed_stream_in=12bc, initial_stream=bb
compressed_stream_in=12bc, initial_stream=bb
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=0000, initial_stream=bc
compressed_stream_in=0000, initial_stream=bc
compressed_stream_in=0000, initial_stream=00
compressed_stream_in=11a5, initial_stream=00
compressed_stream_in=11a5, initial_stream=00
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=03bb, initial_stream=a5
compressed_stream_in=03bb, initial_stream=a5
compressed_stream_in=03bb, initial_stream=bb
compressed_stream_in=03bb, initial_stream=bb
compressed_stream_in=03bb, initial_stream=bb
compressed_stream_in=03bb, initial_stream=bb
compressed_stream_in=00bc, initial_stream=bb
compressed_stream_in=00bc, initial_stream=bb
compressed_stream_in=00bc, initial_stream=bc
compressed_stream_in=00bd, initial_stream=bc
compressed_stream_in=00bd, initial_stream=bc
compressed_stream_in=00bd, initial_stream=bd
compressed_stream_in=11a5, initial_stream=bd
compressed_stream_in=11a5, initial_stream=bd
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=04bb, initial_stream=a5
compressed_stream_in=04bb, initial_stream=a5
compressed_stream_in=04bb, initial_stream=bb
compressed_stream_in=04bb, initial_stream=bb
compressed_stream_in=04bb, initial_stream=bb
compressed_stream_in=04bb, initial_stream=bb
compressed_stream_in=04bb, initial_stream=bb
compressed_stream_in=00bc, initial_stream=bb
compressed_stream_in=00bc, initial_stream=bb
compressed_stream_in=00bc, initial_stream=bc
compressed_stream_in=00bd, initial_stream=bc
compressed_stream_in=00bd, initial_stream=bc
compressed_stream_in=00bd, initial_stream=bd
compressed_stream_in=05a2, initial_stream=bd
compressed_stream_in=05a2, initial_stream=bd
compressed_stream_in=05a2, initial_stream=a2
compressed_stream_in=05a2, initial_stream=a2
compressed_stream_in=05a2, initial_stream=a2
compressed_stream_in=05a2, initial_stream=a2
compressed_stream_in=05a2, initial_stream=a2
compressed_stream_in=05a2, initial_stream=a2
compressed_stream_in=01ba, initial_stream=a2
compressed_stream_in=01ba, initial_stream=a2
compressed_stream_in=01ba, initial_stream=ba
compressed_stream_in=01ba, initial_stream=ba
compressed_stream_in=01a2, initial_stream=ba
compressed_stream_in=01a2, initial_stream=ba
compressed_stream_in=01a2, initial_stream=a2
compressed_stream_in=01a2, initial_stream=a2
compressed_stream_in=03a1, initial_stream=a2
compressed_stream_in=03a1, initial_stream=a2
compressed_stream_in=03a1, initial_stream=a1
compressed_stream_in=03a1, initial_stream=a1
compressed_stream_in=03a1, initial_stream=a1
compressed_stream_in=03a1, initial_stream=a1
compressed_stream_in=00a3, initial_stream=a1
compressed_stream_in=00a3, initial_stream=a1
compressed_stream_in=00a3, initial_stream=a3
compressed_stream_in=00bb, initial_stream=a3
compressed_stream_in=00bb, initial_stream=a3
compressed_stream_in=00bb, initial_stream=bb
compressed_stream_in=12bc, initial_stream=bb
compressed_stream_in=12bc, initial_stream=bb
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=0000, initial_stream=bc
compressed_stream_in=0000, initial_stream=bc
compressed_stream_in=0000, initial_stream=00
compressed_stream_in=11a5, initial_stream=00
compressed_stream_in=11a5, initial_stream=00
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=03bb, initial_stream=a5
compressed_stream_in=03bb, initial_stream=a5
compressed_stream_in=03bb, initial_stream=bb
compressed_stream_in=03bb, initial_stream=bb
compressed_stream_in=03bb, initial_stream=bb
compressed_stream_in=03bb, initial_stream=bb
compressed_stream_in=00bc, initial_stream=bb
compressed_stream_in=00bc, initial_stream=bb
compressed_stream_in=00bc, initial_stream=bc
compressed_stream_in=00bd, initial_stream=bc
compressed_stream_in=00bd, initial_stream=bc
compressed_stream_in=00bd, initial_stream=bd
compressed_stream_in=11a5, initial_stream=bd
compressed_stream_in=11a5, initial_stream=bd
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=04bb, initial_stream=a5
compressed_stream_in=04bb, initial_stream=a5
compressed_stream_in=04bb, initial_stream=bb
compressed_stream_in=04bb, initial_stream=bb
compressed_stream_in=04bb, initial_stream=bb
compressed_stream_in=04bb, initial_stream=bb
compressed_stream_in=04bb, initial_stream=bb
compressed_stream_in=00bc, initial_stream=bb
compressed_stream_in=00bc, initial_stream=bb
compressed_stream_in=00bc, initial_stream=bc
compressed_stream_in=00bd, initial_stream=bc
compressed_stream_in=00bd, initial_stream=bc
compressed_stream_in=00bd, initial_stream=bd
compressed_stream_in=05a2, initial_stream=bd
compressed_stream_in=05a2, initial_stream=bd
compressed_stream_in=05a2, initial_stream=a2
compressed_stream_in=05a2, initial_stream=a2
compressed_stream_in=05a2, initial_stream=a2
compressed_stream_in=05a2, initial_stream=a2
compressed_stream_in=05a2, initial_stream=a2
compressed_stream_in=05a2, initial_stream=a2
compressed_stream_in=01ba, initial_stream=a2
compressed_stream_in=01ba, initial_stream=a2
compressed_stream_in=01ba, initial_stream=ba
compressed_stream_in=01ba, initial_stream=ba
compressed_stream_in=01a2, initial_stream=ba
compressed_stream_in=01a2, initial_stream=ba
compressed_stream_in=01a2, initial_stream=a2
compressed_stream_in=01a2, initial_stream=a2
compressed_stream_in=03a1, initial_stream=a2
compressed_stream_in=03a1, initial_stream=a2
compressed_stream_in=03a1, initial_stream=a1
compressed_stream_in=03a1, initial_stream=a1
compressed_stream_in=03a1, initial_stream=a1
compressed_stream_in=03a1, initial_stream=a1
compressed_stream_in=00a3, initial_stream=a1
compressed_stream_in=00a3, initial_stream=a1
compressed_stream_in=00a3, initial_stream=a3
compressed_stream_in=00bb, initial_stream=a3
compressed_stream_in=00bb, initial_stream=a3
compressed_stream_in=00bb, initial_stream=bb
compressed_stream_in=12bc, initial_stream=bb
compressed_stream_in=12bc, initial_stream=bb
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=0000, initial_stream=bc
compressed_stream_in=0000, initial_stream=bc
compressed_stream_in=0000, initial_stream=00
compressed_stream_in=11a5, initial_stream=00
compressed_stream_in=11a5, initial_stream=00
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=03bb, initial_stream=a5
compressed_stream_in=03bb, initial_stream=a5
compressed_stream_in=03bb, initial_stream=bb
compressed_stream_in=03bb, initial_stream=bb
compressed_stream_in=03bb, initial_stream=bb
compressed_stream_in=03bb, initial_stream=bb
compressed_stream_in=00bc, initial_stream=bb
compressed_stream_in=00bc, initial_stream=bb
compressed_stream_in=00bc, initial_stream=bc
compressed_stream_in=00bd, initial_stream=bc
compressed_stream_in=00bd, initial_stream=bc
compressed_stream_in=00bd, initial_stream=bd
compressed_stream_in=11a5, initial_stream=bd
compressed_stream_in=11a5, initial_stream=bd
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=04bb, initial_stream=a5
compressed_stream_in=04bb, initial_stream=a5
compressed_stream_in=04bb, initial_stream=bb
compressed_stream_in=04bb, initial_stream=bb
compressed_stream_in=04bb, initial_stream=bb
compressed_stream_in=04bb, initial_stream=bb
compressed_stream_in=04bb, initial_stream=bb
compressed_stream_in=00bc, initial_stream=bb
compressed_stream_in=00bc, initial_stream=bb
compressed_stream_in=00bc, initial_stream=bc
compressed_stream_in=00bd, initial_stream=bc
compressed_stream_in=00bd, initial_stream=bc
compressed_stream_in=00bd, initial_stream=bd
compressed_stream_in=05a2, initial_stream=bd
compressed_stream_in=05a2, initial_stream=bd
compressed_stream_in=05a2, initial_stream=a2
compressed_stream_in=05a2, initial_stream=a2
compressed_stream_in=05a2, initial_stream=a2
compressed_stream_in=05a2, initial_stream=a2
compressed_stream_in=05a2, initial_stream=a2
compressed_stream_in=05a2, initial_stream=a2
compressed_stream_in=01ba, initial_stream=a2
compressed_stream_in=01ba, initial_stream=a2
compressed_stream_in=01ba, initial_stream=ba
compressed_stream_in=01ba, initial_stream=ba
compressed_stream_in=01a2, initial_stream=ba
compressed_stream_in=01a2, initial_stream=ba
compressed_stream_in=01a2, initial_stream=a2
compressed_stream_in=01a2, initial_stream=a2
compressed_stream_in=03a1, initial_stream=a2
compressed_stream_in=03a1, initial_stream=a2
compressed_stream_in=03a1, initial_stream=a1
compressed_stream_in=03a1, initial_stream=a1
compressed_stream_in=03a1, initial_stream=a1
compressed_stream_in=03a1, initial_stream=a1
compressed_stream_in=00a3, initial_stream=a1
compressed_stream_in=00a3, initial_stream=a1
compressed_stream_in=00a3, initial_stream=a3
compressed_stream_in=00bb, initial_stream=a3
compressed_stream_in=00bb, initial_stream=a3
compressed_stream_in=00bb, initial_stream=bb
compressed_stream_in=12bc, initial_stream=bb
compressed_stream_in=12bc, initial_stream=bb
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=0000, initial_stream=bc
compressed_stream_in=0000, initial_stream=bc
compressed_stream_in=0000, initial_stream=00
compressed_stream_in=11a5, initial_stream=00
compressed_stream_in=11a5, initial_stream=00
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=03bb, initial_stream=a5
compressed_stream_in=03bb, initial_stream=a5
compressed_stream_in=03bb, initial_stream=bb
compressed_stream_in=03bb, initial_stream=bb
compressed_stream_in=03bb, initial_stream=bb
compressed_stream_in=03bb, initial_stream=bb
compressed_stream_in=00bc, initial_stream=bb
compressed_stream_in=00bc, initial_stream=bb
compressed_stream_in=00bc, initial_stream=bc
compressed_stream_in=00bd, initial_stream=bc
compressed_stream_in=00bd, initial_stream=bc
compressed_stream_in=00bd, initial_stream=bd
compressed_stream_in=11a5, initial_stream=bd
compressed_stream_in=11a5, initial_stream=bd
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=04bb, initial_stream=a5
compressed_stream_in=04bb, initial_stream=a5
compressed_stream_in=04bb, initial_stream=bb
compressed_stream_in=04bb, initial_stream=bb
compressed_stream_in=04bb, initial_stream=bb
compressed_stream_in=04bb, initial_stream=bb
compressed_stream_in=04bb, initial_stream=bb
compressed_stream_in=00bc, initial_stream=bb
compressed_stream_in=00bc, initial_stream=bb
compressed_stream_in=00bc, initial_stream=bc
compressed_stream_in=00bd, initial_stream=bc
compressed_stream_in=00bd, initial_stream=bc
compressed_stream_in=00bd, initial_stream=bd
compressed_stream_in=05a2, initial_stream=bd
compressed_stream_in=05a2, initial_stream=bd
compressed_stream_in=05a2, initial_stream=a2
compressed_stream_in=05a2, initial_stream=a2
compressed_stream_in=05a2, initial_stream=a2
compressed_stream_in=05a2, initial_stream=a2
compressed_stream_in=05a2, initial_stream=a2
compressed_stream_in=05a2, initial_stream=a2
compressed_stream_in=01ba, initial_stream=a2
compressed_stream_in=01ba, initial_stream=a2
compressed_stream_in=01ba, initial_stream=ba
compressed_stream_in=01ba, initial_stream=ba
compressed_stream_in=01a2, initial_stream=ba
compressed_stream_in=01a2, initial_stream=ba
compressed_stream_in=01a2, initial_stream=a2
compressed_stream_in=01a2, initial_stream=a2
compressed_stream_in=03a1, initial_stream=a2
compressed_stream_in=03a1, initial_stream=a2
compressed_stream_in=03a1, initial_stream=a1
compressed_stream_in=03a1, initial_stream=a1
compressed_stream_in=03a1, initial_stream=a1
compressed_stream_in=03a1, initial_stream=a1
compressed_stream_in=00a3, initial_stream=a1
compressed_stream_in=00a3, initial_stream=a1
compressed_stream_in=00a3, initial_stream=a3
compressed_stream_in=00bb, initial_stream=a3
compressed_stream_in=00bb, initial_stream=a3
compressed_stream_in=00bb, initial_stream=bb
compressed_stream_in=12bc, initial_stream=bb
compressed_stream_in=12bc, initial_stream=bb
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'rle_dec_beh_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.txt'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.txt'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj rle_dec_beh_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2308d4295dca4317a75af360ea7c31ae --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot rle_dec_beh_tb_behav xil_defaultlib.rle_dec_beh_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "rle_dec_beh_tb_behav -key {Behavioral:sim_1:Functional:rle_dec_beh_tb} -tclbatch {rle_dec_beh_tb.tcl} -view {D:/MadziaPliki/SDUP/RLE_repo/RLE/src/top_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config D:/MadziaPliki/SDUP/RLE_repo/RLE/src/top_tb_behav.wcfg
WARNING: Simulation object /top_tb/clk was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/clk_400MHz was not found in the design.
WARNING: Simulation object /top_tb/rst was not found in the design.
WARNING: Simulation object /top_tb/data_in was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/full was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/wr_en was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/rd_en was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/valid was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/fifo/din was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/fifo/dout was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/ASCII_package_in was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/nucleo_enc/nucleotide_ASCII was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/nucleo_enc/nucleotide_code was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/nucleo_enc/valid was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/RLE_enc/compressed_stream was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/RLE_enc/valid was not found in the design.
WARNING: Simulation object /top_tb/i was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/packager/ready was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/packager/compressed_stream was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/output_data was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/packager/pkg_counter was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/packager/package was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/packager/package_nxt was not found in the design.
source rle_dec_beh_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
compressed_stream_in=11a5, initial_stream=xx
compressed_stream_in=11a5, initial_stream=00
compressed_stream_in=11a5, initial_stream=00
compressed_stream_in=11a5, initial_stream=00
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=03bb, initial_stream=a5
compressed_stream_in=03bb, initial_stream=a5
compressed_stream_in=03bb, initial_stream=bb
compressed_stream_in=03bb, initial_stream=bb
compressed_stream_in=03bb, initial_stream=bb
compressed_stream_in=03bb, initial_stream=bb
compressed_stream_in=00bc, initial_stream=bb
compressed_stream_in=00bc, initial_stream=bb
compressed_stream_in=00bc, initial_stream=bc
compressed_stream_in=00bd, initial_stream=bc
compressed_stream_in=00bd, initial_stream=bc
compressed_stream_in=00bd, initial_stream=bd
compressed_stream_in=11a5, initial_stream=bd
compressed_stream_in=11a5, initial_stream=bd
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=04bb, initial_stream=a5
compressed_stream_in=04bb, initial_stream=a5
compressed_stream_in=04bb, initial_stream=bb
compressed_stream_in=04bb, initial_stream=bb
compressed_stream_in=04bb, initial_stream=bb
compressed_stream_in=04bb, initial_stream=bb
compressed_stream_in=04bb, initial_stream=bb
compressed_stream_in=00bc, initial_stream=bb
compressed_stream_in=00bc, initial_stream=bb
compressed_stream_in=00bc, initial_stream=bc
compressed_stream_in=00bd, initial_stream=bc
compressed_stream_in=00bd, initial_stream=bc
compressed_stream_in=00bd, initial_stream=bd
compressed_stream_in=05a2, initial_stream=bd
compressed_stream_in=05a2, initial_stream=bd
compressed_stream_in=05a2, initial_stream=a2
compressed_stream_in=05a2, initial_stream=a2
compressed_stream_in=05a2, initial_stream=a2
compressed_stream_in=05a2, initial_stream=a2
compressed_stream_in=05a2, initial_stream=a2
compressed_stream_in=05a2, initial_stream=a2
compressed_stream_in=01ba, initial_stream=a2
compressed_stream_in=01ba, initial_stream=a2
compressed_stream_in=01ba, initial_stream=ba
compressed_stream_in=01ba, initial_stream=ba
compressed_stream_in=01a2, initial_stream=ba
compressed_stream_in=01a2, initial_stream=ba
compressed_stream_in=01a2, initial_stream=a2
compressed_stream_in=01a2, initial_stream=a2
compressed_stream_in=03a1, initial_stream=a2
compressed_stream_in=03a1, initial_stream=a2
compressed_stream_in=03a1, initial_stream=a1
compressed_stream_in=03a1, initial_stream=a1
compressed_stream_in=03a1, initial_stream=a1
compressed_stream_in=03a1, initial_stream=a1
compressed_stream_in=00a3, initial_stream=a1
compressed_stream_in=00a3, initial_stream=a1
compressed_stream_in=00a3, initial_stream=a3
compressed_stream_in=00bb, initial_stream=a3
compressed_stream_in=00bb, initial_stream=a3
compressed_stream_in=00bb, initial_stream=bb
compressed_stream_in=12bc, initial_stream=bb
compressed_stream_in=12bc, initial_stream=bb
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
INFO: [USF-XSim-96] XSim completed. Design snapshot 'rle_dec_beh_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run 100 ns
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
run 100 ns
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=0000, initial_stream=bc
compressed_stream_in=0000, initial_stream=bc
compressed_stream_in=0000, initial_stream=00
compressed_stream_in=11a5, initial_stream=00
run 100 ns
compressed_stream_in=11a5, initial_stream=00
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
run 100 ns
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=03bb, initial_stream=a5
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/rle_decoder_dna_tb.sv w ]
add_files -fileset sim_1 D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/rle_decoder_dna_tb.sv
update_compile_order -fileset sim_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top rle_decoder_dna_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'rle_decoder_dna_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.txt'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.txt'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj rle_decoder_dna_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sources_1/new/rle_decoder_dna.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rle_decoder_dna
WARNING: [VRFC 10-3380] identifier 'DATA_WIDTH' is used before its declaration [D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sources_1/new/rle_decoder_dna.v:17]
WARNING: [VRFC 10-3380] identifier 'DATA_WIDTH' is used before its declaration [D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sources_1/new/rle_decoder_dna.v:18]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/rle_decoder_dna_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rle_decoder_dna_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 16 bits [D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/rle_decoder_dna_tb.sv:29]
WARNING: [VRFC 10-3248] data object 'i' is already declared [D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/rle_decoder_dna_tb.sv:56]
ERROR: [VRFC 10-3703] second declaration of 'i' ignored [D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/rle_decoder_dna_tb.sv:56]
WARNING: [VRFC 10-3028] 'i' was previously declared with a range [D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/rle_decoder_dna_tb.sv:56]
WARNING: [VRFC 10-3380] identifier 'DATA_WIDTH' is used before its declaration [D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/rle_decoder_dna_tb.sv:17]
WARNING: [VRFC 10-3380] identifier 'DATA_WIDTH' is used before its declaration [D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/rle_decoder_dna_tb.sv:18]
ERROR: [VRFC 10-2865] module 'rle_decoder_dna_tb' ignored due to previous errors [D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/rle_decoder_dna_tb.sv:12]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'rle_decoder_dna_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.txt'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.txt'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj rle_decoder_dna_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sources_1/new/rle_decoder_dna.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rle_decoder_dna
WARNING: [VRFC 10-3380] identifier 'DATA_WIDTH' is used before its declaration [D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sources_1/new/rle_decoder_dna.v:17]
WARNING: [VRFC 10-3380] identifier 'DATA_WIDTH' is used before its declaration [D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sources_1/new/rle_decoder_dna.v:18]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/rle_decoder_dna_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rle_decoder_dna_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 16 bits [D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/rle_decoder_dna_tb.sv:29]
WARNING: [VRFC 10-3248] data object 'i' is already declared [D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/rle_decoder_dna_tb.sv:56]
ERROR: [VRFC 10-3703] second declaration of 'i' ignored [D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/rle_decoder_dna_tb.sv:56]
WARNING: [VRFC 10-3028] 'i' was previously declared with a range [D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/rle_decoder_dna_tb.sv:56]
WARNING: [VRFC 10-3380] identifier 'DATA_WIDTH' is used before its declaration [D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/rle_decoder_dna_tb.sv:18]
WARNING: [VRFC 10-3380] identifier 'DATA_WIDTH' is used before its declaration [D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/rle_decoder_dna_tb.sv:19]
ERROR: [VRFC 10-2865] module 'rle_decoder_dna_tb' ignored due to previous errors [D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/rle_decoder_dna_tb.sv:12]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'rle_decoder_dna_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.txt'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.txt'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj rle_decoder_dna_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/rle_decoder_dna_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rle_decoder_dna_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 16 bits [D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/rle_decoder_dna_tb.sv:29]
WARNING: [VRFC 10-3248] data object 'i' is already declared [D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/rle_decoder_dna_tb.sv:56]
ERROR: [VRFC 10-3703] second declaration of 'i' ignored [D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/rle_decoder_dna_tb.sv:56]
WARNING: [VRFC 10-3028] 'i' was previously declared with a range [D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/rle_decoder_dna_tb.sv:56]
ERROR: [VRFC 10-2865] module 'rle_decoder_dna_tb' ignored due to previous errors [D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/rle_decoder_dna_tb.sv:12]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'rle_decoder_dna_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.txt'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.txt'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj rle_decoder_dna_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/rle_decoder_dna_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rle_decoder_dna_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 16 bits [D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/rle_decoder_dna_tb.sv:27]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2308d4295dca4317a75af360ea7c31ae --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot rle_decoder_dna_tb_behav xil_defaultlib.rle_decoder_dna_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.unpackager_dec
Compiling module xil_defaultlib.rle_decoder_dna_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot rle_decoder_dna_tb_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/xsim.dir/rle_decoder_dna_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Aug 11 15:07:01 2021...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "rle_decoder_dna_tb_behav -key {Behavioral:sim_1:Functional:rle_decoder_dna_tb} -tclbatch {rle_decoder_dna_tb.tcl} -view {D:/MadziaPliki/SDUP/RLE_repo/RLE/src/top_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config D:/MadziaPliki/SDUP/RLE_repo/RLE/src/top_tb_behav.wcfg
WARNING: Simulation object /top_tb/clk was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/clk_400MHz was not found in the design.
WARNING: Simulation object /top_tb/rst was not found in the design.
WARNING: Simulation object /top_tb/data_in was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/full was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/wr_en was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/rd_en was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/valid was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/fifo/din was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/fifo/dout was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/ASCII_package_in was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/nucleo_enc/nucleotide_ASCII was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/nucleo_enc/nucleotide_code was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/nucleo_enc/valid was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/RLE_enc/compressed_stream was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/RLE_enc/valid was not found in the design.
WARNING: Simulation object /top_tb/i was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/packager/ready was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/packager/compressed_stream was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/output_data was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/packager/pkg_counter was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/packager/package was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/packager/package_nxt was not found in the design.
source rle_decoder_dna_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'rle_decoder_dna_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1692.395 ; gain = 4.855
run 100 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'rle_decoder_dna_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.txt'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.txt'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj rle_decoder_dna_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sources_1/new/rle_decoder_dna.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rle_decoder_dna
WARNING: [VRFC 10-3380] identifier 'DATA_WIDTH' is used before its declaration [D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sources_1/new/rle_decoder_dna.v:17]
WARNING: [VRFC 10-3380] identifier 'DATA_WIDTH' is used before its declaration [D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sources_1/new/rle_decoder_dna.v:18]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/rle_decoder_dna_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rle_decoder_dna_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 16 bits [D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/rle_decoder_dna_tb.sv:27]
INFO: [VRFC 10-2458] undeclared symbol dna_stream, assumed default net type wire [D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/rle_decoder_dna_tb.sv:31]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2308d4295dca4317a75af360ea7c31ae --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot rle_decoder_dna_tb_behav xil_defaultlib.rle_decoder_dna_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'dna_stream' [D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/rle_decoder_dna_tb.sv:31]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.unpackager_dec
Compiling module xil_defaultlib.rle_decoder_dna
Compiling module xil_defaultlib.rle_decoder_dna_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot rle_decoder_dna_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "rle_decoder_dna_tb_behav -key {Behavioral:sim_1:Functional:rle_decoder_dna_tb} -tclbatch {rle_decoder_dna_tb.tcl} -view {D:/MadziaPliki/SDUP/RLE_repo/RLE/src/top_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config D:/MadziaPliki/SDUP/RLE_repo/RLE/src/top_tb_behav.wcfg
WARNING: Simulation object /top_tb/clk was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/clk_400MHz was not found in the design.
WARNING: Simulation object /top_tb/rst was not found in the design.
WARNING: Simulation object /top_tb/data_in was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/full was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/wr_en was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/rd_en was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/valid was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/fifo/din was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/fifo/dout was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/ASCII_package_in was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/nucleo_enc/nucleotide_ASCII was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/nucleo_enc/nucleotide_code was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/nucleo_enc/valid was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/RLE_enc/compressed_stream was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/RLE_enc/valid was not found in the design.
WARNING: Simulation object /top_tb/i was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/packager/ready was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/packager/compressed_stream was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/output_data was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/packager/pkg_counter was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/packager/package was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/packager/package_nxt was not found in the design.
source rle_decoder_dna_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'rle_decoder_dna_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run all
run: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1692.395 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'rle_decoder_dna_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.txt'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.txt'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj rle_decoder_dna_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sources_1/new/rle_decoder_dna.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rle_decoder_dna
WARNING: [VRFC 10-3380] identifier 'DATA_WIDTH' is used before its declaration [D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sources_1/new/rle_decoder_dna.v:17]
WARNING: [VRFC 10-3380] identifier 'DATA_WIDTH' is used before its declaration [D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sources_1/new/rle_decoder_dna.v:18]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sources_1/new/unpackager_dec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module unpackager_dec
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2308d4295dca4317a75af360ea7c31ae --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot rle_decoder_dna_tb_behav xil_defaultlib.rle_decoder_dna_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'dna_stream' [D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/rle_decoder_dna_tb.sv:31]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.unpackager_dec
Compiling module xil_defaultlib.rle_decoder_dna
Compiling module xil_defaultlib.rle_decoder_dna_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot rle_decoder_dna_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "rle_decoder_dna_tb_behav -key {Behavioral:sim_1:Functional:rle_decoder_dna_tb} -tclbatch {rle_decoder_dna_tb.tcl} -view {D:/MadziaPliki/SDUP/RLE_repo/RLE/src/top_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config D:/MadziaPliki/SDUP/RLE_repo/RLE/src/top_tb_behav.wcfg
WARNING: Simulation object /top_tb/clk was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/clk_400MHz was not found in the design.
WARNING: Simulation object /top_tb/rst was not found in the design.
WARNING: Simulation object /top_tb/data_in was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/full was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/wr_en was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/rd_en was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/valid was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/fifo/din was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/fifo/dout was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/ASCII_package_in was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/nucleo_enc/nucleotide_ASCII was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/nucleo_enc/nucleotide_code was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/nucleo_enc/valid was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/RLE_enc/compressed_stream was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/RLE_enc/valid was not found in the design.
WARNING: Simulation object /top_tb/i was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/packager/ready was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/packager/compressed_stream was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/output_data was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/packager/pkg_counter was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/packager/package was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/packager/package_nxt was not found in the design.
source rle_decoder_dna_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'rle_decoder_dna_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'rle_decoder_dna_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.txt'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.txt'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj rle_decoder_dna_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sources_1/new/rle_decoder_dna.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rle_decoder_dna
WARNING: [VRFC 10-3380] identifier 'DATA_WIDTH' is used before its declaration [D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sources_1/new/rle_decoder_dna.v:17]
WARNING: [VRFC 10-3380] identifier 'DATA_WIDTH' is used before its declaration [D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sources_1/new/rle_decoder_dna.v:18]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sources_1/new/unpackager_dec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module unpackager_dec
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2308d4295dca4317a75af360ea7c31ae --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot rle_decoder_dna_tb_behav xil_defaultlib.rle_decoder_dna_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'dna_stream' [D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/rle_decoder_dna_tb.sv:31]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.unpackager_dec
Compiling module xil_defaultlib.rle_decoder_dna
Compiling module xil_defaultlib.rle_decoder_dna_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot rle_decoder_dna_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "rle_decoder_dna_tb_behav -key {Behavioral:sim_1:Functional:rle_decoder_dna_tb} -tclbatch {rle_decoder_dna_tb.tcl} -view {D:/MadziaPliki/SDUP/RLE_repo/RLE/src/top_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config D:/MadziaPliki/SDUP/RLE_repo/RLE/src/top_tb_behav.wcfg
WARNING: Simulation object /top_tb/clk was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/clk_400MHz was not found in the design.
WARNING: Simulation object /top_tb/rst was not found in the design.
WARNING: Simulation object /top_tb/data_in was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/full was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/wr_en was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/rd_en was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/valid was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/fifo/din was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/fifo/dout was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/ASCII_package_in was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/nucleo_enc/nucleotide_ASCII was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/nucleo_enc/nucleotide_code was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/nucleo_enc/valid was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/RLE_enc/compressed_stream was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/RLE_enc/valid was not found in the design.
WARNING: Simulation object /top_tb/i was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/packager/ready was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/packager/compressed_stream was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/output_data was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/packager/pkg_counter was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/packager/package was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/packager/package_nxt was not found in the design.
source rle_decoder_dna_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'rle_decoder_dna_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run 50 ns
run 50 ns
run 50 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'rle_decoder_dna_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.txt'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.txt'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj rle_decoder_dna_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/rle_decoder_dna_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rle_decoder_dna_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 16 bits [D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/rle_decoder_dna_tb.sv:28]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2308d4295dca4317a75af360ea7c31ae --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot rle_decoder_dna_tb_behav xil_defaultlib.rle_decoder_dna_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.unpackager_dec
Compiling module xil_defaultlib.rle_decoder_dna
Compiling module xil_defaultlib.rle_decoder_dna_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot rle_decoder_dna_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "rle_decoder_dna_tb_behav -key {Behavioral:sim_1:Functional:rle_decoder_dna_tb} -tclbatch {rle_decoder_dna_tb.tcl} -view {D:/MadziaPliki/SDUP/RLE_repo/RLE/src/top_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config D:/MadziaPliki/SDUP/RLE_repo/RLE/src/top_tb_behav.wcfg
WARNING: Simulation object /top_tb/clk was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/clk_400MHz was not found in the design.
WARNING: Simulation object /top_tb/rst was not found in the design.
WARNING: Simulation object /top_tb/data_in was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/full was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/wr_en was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/rd_en was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/valid was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/fifo/din was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/fifo/dout was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/ASCII_package_in was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/nucleo_enc/nucleotide_ASCII was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/nucleo_enc/nucleotide_code was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/nucleo_enc/valid was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/RLE_enc/compressed_stream was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/RLE_enc/valid was not found in the design.
WARNING: Simulation object /top_tb/i was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/packager/ready was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/packager/compressed_stream was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/output_data was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/packager/pkg_counter was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/packager/package was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/packager/package_nxt was not found in the design.
source rle_decoder_dna_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'rle_decoder_dna_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run 50 ns
run 50 ns
run 50 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'rle_decoder_dna_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.txt'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.txt'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj rle_decoder_dna_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/rle_decoder_dna_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rle_decoder_dna_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 16 bits [D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/rle_decoder_dna_tb.sv:28]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2308d4295dca4317a75af360ea7c31ae --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot rle_decoder_dna_tb_behav xil_defaultlib.rle_decoder_dna_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.unpackager_dec
Compiling module xil_defaultlib.rle_decoder_dna
Compiling module xil_defaultlib.rle_decoder_dna_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot rle_decoder_dna_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "rle_decoder_dna_tb_behav -key {Behavioral:sim_1:Functional:rle_decoder_dna_tb} -tclbatch {rle_decoder_dna_tb.tcl} -view {D:/MadziaPliki/SDUP/RLE_repo/RLE/src/top_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config D:/MadziaPliki/SDUP/RLE_repo/RLE/src/top_tb_behav.wcfg
WARNING: Simulation object /top_tb/clk was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/clk_400MHz was not found in the design.
WARNING: Simulation object /top_tb/rst was not found in the design.
WARNING: Simulation object /top_tb/data_in was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/full was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/wr_en was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/rd_en was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/valid was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/fifo/din was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/fifo/dout was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/ASCII_package_in was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/nucleo_enc/nucleotide_ASCII was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/nucleo_enc/nucleotide_code was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/nucleo_enc/valid was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/RLE_enc/compressed_stream was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/RLE_enc/valid was not found in the design.
WARNING: Simulation object /top_tb/i was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/packager/ready was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/packager/compressed_stream was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/output_data was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/packager/pkg_counter was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/packager/package was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/packager/package_nxt was not found in the design.
source rle_decoder_dna_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'rle_decoder_dna_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run 50 ns
run 50 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'rle_decoder_dna_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.txt'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.txt'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj rle_decoder_dna_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/rle_decoder_dna_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rle_decoder_dna_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2308d4295dca4317a75af360ea7c31ae --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot rle_decoder_dna_tb_behav xil_defaultlib.rle_decoder_dna_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.rle_decoder_dna
Compiling module xil_defaultlib.rle_decoder_dna_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot rle_decoder_dna_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "rle_decoder_dna_tb_behav -key {Behavioral:sim_1:Functional:rle_decoder_dna_tb} -tclbatch {rle_decoder_dna_tb.tcl} -view {D:/MadziaPliki/SDUP/RLE_repo/RLE/src/top_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config D:/MadziaPliki/SDUP/RLE_repo/RLE/src/top_tb_behav.wcfg
WARNING: Simulation object /top_tb/clk was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/clk_400MHz was not found in the design.
WARNING: Simulation object /top_tb/rst was not found in the design.
WARNING: Simulation object /top_tb/data_in was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/full was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/wr_en was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/rd_en was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/valid was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/fifo/din was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/fifo/dout was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/ASCII_package_in was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/nucleo_enc/nucleotide_ASCII was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/nucleo_enc/nucleotide_code was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/nucleo_enc/valid was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/RLE_enc/compressed_stream was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/RLE_enc/valid was not found in the design.
WARNING: Simulation object /top_tb/i was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/packager/ready was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/packager/compressed_stream was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/output_data was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/packager/pkg_counter was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/packager/package was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/packager/package_nxt was not found in the design.
source rle_decoder_dna_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'rle_decoder_dna_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run 50 ns
run 50 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'rle_decoder_dna_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.txt'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.txt'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj rle_decoder_dna_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sources_1/new/rle_decoder_dna.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rle_decoder_dna
WARNING: [VRFC 10-3380] identifier 'DATA_WIDTH' is used before its declaration [D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sources_1/new/rle_decoder_dna.v:17]
WARNING: [VRFC 10-3380] identifier 'DATA_WIDTH' is used before its declaration [D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sources_1/new/rle_decoder_dna.v:18]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/rle_decoder_dna_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rle_decoder_dna_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2308d4295dca4317a75af360ea7c31ae --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot rle_decoder_dna_tb_behav xil_defaultlib.rle_decoder_dna_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.rle_decoder_dna
Compiling module xil_defaultlib.rle_decoder_dna_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot rle_decoder_dna_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "rle_decoder_dna_tb_behav -key {Behavioral:sim_1:Functional:rle_decoder_dna_tb} -tclbatch {rle_decoder_dna_tb.tcl} -view {D:/MadziaPliki/SDUP/RLE_repo/RLE/src/top_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config D:/MadziaPliki/SDUP/RLE_repo/RLE/src/top_tb_behav.wcfg
WARNING: Simulation object /top_tb/clk was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/clk_400MHz was not found in the design.
WARNING: Simulation object /top_tb/rst was not found in the design.
WARNING: Simulation object /top_tb/data_in was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/full was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/wr_en was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/rd_en was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/valid was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/fifo/din was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/fifo/dout was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/ASCII_package_in was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/nucleo_enc/nucleotide_ASCII was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/nucleo_enc/nucleotide_code was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/nucleo_enc/valid was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/RLE_enc/compressed_stream was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/RLE_enc/valid was not found in the design.
WARNING: Simulation object /top_tb/i was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/packager/ready was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/packager/compressed_stream was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/output_data was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/packager/pkg_counter was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/packager/package was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/packager/package_nxt was not found in the design.
source rle_decoder_dna_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'rle_decoder_dna_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'rle_decoder_dna_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.txt'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.txt'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj rle_decoder_dna_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/rle_decoder_dna_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rle_decoder_dna_tb
WARNING: [VRFC 10-3380] identifier 'DATA_WIDTH' is used before its declaration [D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/rle_decoder_dna_tb.sv:18]
WARNING: [VRFC 10-3380] identifier 'DATA_WIDTH' is used before its declaration [D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/rle_decoder_dna_tb.sv:19]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2308d4295dca4317a75af360ea7c31ae --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot rle_decoder_dna_tb_behav xil_defaultlib.rle_decoder_dna_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.rle_decoder_dna
Compiling module xil_defaultlib.rle_decoder_dna_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot rle_decoder_dna_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "rle_decoder_dna_tb_behav -key {Behavioral:sim_1:Functional:rle_decoder_dna_tb} -tclbatch {rle_decoder_dna_tb.tcl} -view {D:/MadziaPliki/SDUP/RLE_repo/RLE/src/top_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config D:/MadziaPliki/SDUP/RLE_repo/RLE/src/top_tb_behav.wcfg
WARNING: Simulation object /top_tb/clk was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/clk_400MHz was not found in the design.
WARNING: Simulation object /top_tb/rst was not found in the design.
WARNING: Simulation object /top_tb/data_in was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/full was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/wr_en was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/rd_en was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/valid was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/fifo/din was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/fifo/dout was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/ASCII_package_in was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/nucleo_enc/nucleotide_ASCII was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/nucleo_enc/nucleotide_code was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/nucleo_enc/valid was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/RLE_enc/compressed_stream was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/RLE_enc/valid was not found in the design.
WARNING: Simulation object /top_tb/i was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/packager/ready was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/packager/compressed_stream was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/output_data was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/packager/pkg_counter was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/packager/package was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/packager/package_nxt was not found in the design.
source rle_decoder_dna_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'rle_decoder_dna_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run 50 ns
run 50 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'rle_decoder_dna_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.txt'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.txt'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj rle_decoder_dna_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sources_1/new/rle_decoder_dna.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rle_decoder_dna
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/rle_decoder_dna_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rle_decoder_dna_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2308d4295dca4317a75af360ea7c31ae --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot rle_decoder_dna_tb_behav xil_defaultlib.rle_decoder_dna_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.rle_decoder_dna
Compiling module xil_defaultlib.rle_decoder_dna_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot rle_decoder_dna_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "rle_decoder_dna_tb_behav -key {Behavioral:sim_1:Functional:rle_decoder_dna_tb} -tclbatch {rle_decoder_dna_tb.tcl} -view {D:/MadziaPliki/SDUP/RLE_repo/RLE/src/top_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config D:/MadziaPliki/SDUP/RLE_repo/RLE/src/top_tb_behav.wcfg
WARNING: Simulation object /top_tb/clk was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/clk_400MHz was not found in the design.
WARNING: Simulation object /top_tb/rst was not found in the design.
WARNING: Simulation object /top_tb/data_in was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/full was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/wr_en was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/rd_en was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/valid was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/fifo/din was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/fifo/dout was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/ASCII_package_in was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/nucleo_enc/nucleotide_ASCII was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/nucleo_enc/nucleotide_code was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/nucleo_enc/valid was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/RLE_enc/compressed_stream was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/RLE_enc/valid was not found in the design.
WARNING: Simulation object /top_tb/i was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/packager/ready was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/packager/compressed_stream was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/output_data was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/packager/pkg_counter was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/packager/package was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/packager/package_nxt was not found in the design.
source rle_decoder_dna_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'rle_decoder_dna_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run 50 ns
run 50 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'rle_decoder_dna_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.txt'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.txt'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj rle_decoder_dna_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sources_1/new/rle_decoder_dna.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rle_decoder_dna
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/rle_decoder_dna_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rle_decoder_dna_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2308d4295dca4317a75af360ea7c31ae --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot rle_decoder_dna_tb_behav xil_defaultlib.rle_decoder_dna_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.rle_decoder_dna
Compiling module xil_defaultlib.rle_decoder_dna_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot rle_decoder_dna_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "rle_decoder_dna_tb_behav -key {Behavioral:sim_1:Functional:rle_decoder_dna_tb} -tclbatch {rle_decoder_dna_tb.tcl} -view {D:/MadziaPliki/SDUP/RLE_repo/RLE/src/top_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config D:/MadziaPliki/SDUP/RLE_repo/RLE/src/top_tb_behav.wcfg
WARNING: Simulation object /top_tb/clk was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/clk_400MHz was not found in the design.
WARNING: Simulation object /top_tb/rst was not found in the design.
WARNING: Simulation object /top_tb/data_in was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/full was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/wr_en was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/rd_en was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/valid was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/fifo/din was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/fifo/dout was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/ASCII_package_in was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/nucleo_enc/nucleotide_ASCII was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/nucleo_enc/nucleotide_code was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/nucleo_enc/valid was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/RLE_enc/compressed_stream was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/RLE_enc/valid was not found in the design.
WARNING: Simulation object /top_tb/i was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/packager/ready was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/packager/compressed_stream was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/output_data was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/packager/pkg_counter was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/packager/package was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/packager/package_nxt was not found in the design.
source rle_decoder_dna_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'rle_decoder_dna_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 50 ns
run 50 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'rle_decoder_dna_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.txt'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.txt'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj rle_decoder_dna_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/rle_decoder_dna_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rle_decoder_dna_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2308d4295dca4317a75af360ea7c31ae --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot rle_decoder_dna_tb_behav xil_defaultlib.rle_decoder_dna_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.rle_decoder_dna
Compiling module xil_defaultlib.rle_decoder_dna_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot rle_decoder_dna_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "rle_decoder_dna_tb_behav -key {Behavioral:sim_1:Functional:rle_decoder_dna_tb} -tclbatch {rle_decoder_dna_tb.tcl} -view {D:/MadziaPliki/SDUP/RLE_repo/RLE/src/top_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config D:/MadziaPliki/SDUP/RLE_repo/RLE/src/top_tb_behav.wcfg
WARNING: Simulation object /top_tb/clk was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/clk_400MHz was not found in the design.
WARNING: Simulation object /top_tb/rst was not found in the design.
WARNING: Simulation object /top_tb/data_in was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/full was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/wr_en was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/rd_en was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/valid was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/fifo/din was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/fifo/dout was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/ASCII_package_in was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/nucleo_enc/nucleotide_ASCII was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/nucleo_enc/nucleotide_code was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/nucleo_enc/valid was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/RLE_enc/compressed_stream was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/RLE_enc/valid was not found in the design.
WARNING: Simulation object /top_tb/i was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/packager/ready was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/packager/compressed_stream was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/output_data was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/packager/pkg_counter was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/packager/package was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/packager/package_nxt was not found in the design.
source rle_decoder_dna_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'rle_decoder_dna_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run 50 ns
run 50 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'rle_decoder_dna_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.txt'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.txt'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj rle_decoder_dna_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sources_1/new/rle_decoder_dna.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rle_decoder_dna
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2308d4295dca4317a75af360ea7c31ae --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot rle_decoder_dna_tb_behav xil_defaultlib.rle_decoder_dna_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.rle_decoder_dna
Compiling module xil_defaultlib.rle_decoder_dna_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot rle_decoder_dna_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "rle_decoder_dna_tb_behav -key {Behavioral:sim_1:Functional:rle_decoder_dna_tb} -tclbatch {rle_decoder_dna_tb.tcl} -view {D:/MadziaPliki/SDUP/RLE_repo/RLE/src/top_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config D:/MadziaPliki/SDUP/RLE_repo/RLE/src/top_tb_behav.wcfg
WARNING: Simulation object /top_tb/clk was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/clk_400MHz was not found in the design.
WARNING: Simulation object /top_tb/rst was not found in the design.
WARNING: Simulation object /top_tb/data_in was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/full was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/wr_en was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/rd_en was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/valid was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/fifo/din was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/fifo/dout was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/ASCII_package_in was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/nucleo_enc/nucleotide_ASCII was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/nucleo_enc/nucleotide_code was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/nucleo_enc/valid was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/RLE_enc/compressed_stream was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/RLE_enc/valid was not found in the design.
WARNING: Simulation object /top_tb/i was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/packager/ready was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/packager/compressed_stream was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/output_data was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/packager/pkg_counter was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/packager/package was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/packager/package_nxt was not found in the design.
source rle_decoder_dna_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'rle_decoder_dna_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'rle_decoder_dna_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.txt'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.txt'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj rle_decoder_dna_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2308d4295dca4317a75af360ea7c31ae --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot rle_decoder_dna_tb_behav xil_defaultlib.rle_decoder_dna_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "rle_decoder_dna_tb_behav -key {Behavioral:sim_1:Functional:rle_decoder_dna_tb} -tclbatch {rle_decoder_dna_tb.tcl} -view {D:/MadziaPliki/SDUP/RLE_repo/RLE/src/top_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config D:/MadziaPliki/SDUP/RLE_repo/RLE/src/top_tb_behav.wcfg
WARNING: Simulation object /top_tb/clk was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/clk_400MHz was not found in the design.
WARNING: Simulation object /top_tb/rst was not found in the design.
WARNING: Simulation object /top_tb/data_in was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/full was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/wr_en was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/rd_en was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/valid was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/fifo/din was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/fifo/dout was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/ASCII_package_in was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/nucleo_enc/nucleotide_ASCII was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/nucleo_enc/nucleotide_code was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/nucleo_enc/valid was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/RLE_enc/compressed_stream was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/RLE_enc/valid was not found in the design.
WARNING: Simulation object /top_tb/i was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/packager/ready was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/packager/compressed_stream was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/output_data was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/packager/pkg_counter was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/packager/package was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/packager/package_nxt was not found in the design.
source rle_decoder_dna_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'rle_decoder_dna_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run all
run: Time (s): cpu = 00:00:21 ; elapsed = 00:00:20 . Memory (MB): peak = 1692.395 ; gain = 0.000
run 500 ms
run: Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 1692.395 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'rle_decoder_dna_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.txt'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.txt'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj rle_decoder_dna_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sources_1/new/rle_decoder_dna.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rle_decoder_dna
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/rle_decoder_dna_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rle_decoder_dna_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2308d4295dca4317a75af360ea7c31ae --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot rle_decoder_dna_tb_behav xil_defaultlib.rle_decoder_dna_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.rle_decoder_dna
Compiling module xil_defaultlib.rle_decoder_dna_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot rle_decoder_dna_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "rle_decoder_dna_tb_behav -key {Behavioral:sim_1:Functional:rle_decoder_dna_tb} -tclbatch {rle_decoder_dna_tb.tcl} -view {D:/MadziaPliki/SDUP/RLE_repo/RLE/src/top_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config D:/MadziaPliki/SDUP/RLE_repo/RLE/src/top_tb_behav.wcfg
WARNING: Simulation object /top_tb/clk was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/clk_400MHz was not found in the design.
WARNING: Simulation object /top_tb/rst was not found in the design.
WARNING: Simulation object /top_tb/data_in was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/full was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/wr_en was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/rd_en was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/valid was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/fifo/din was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/fifo/dout was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/ASCII_package_in was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/nucleo_enc/nucleotide_ASCII was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/nucleo_enc/nucleotide_code was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/nucleo_enc/valid was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/RLE_enc/compressed_stream was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/RLE_enc/valid was not found in the design.
WARNING: Simulation object /top_tb/i was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/packager/ready was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/packager/compressed_stream was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/output_data was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/packager/pkg_counter was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/packager/package was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/packager/package_nxt was not found in the design.
source rle_decoder_dna_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'rle_decoder_dna_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run all
run: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1692.395 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top rle_dec_beh_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'rle_dec_beh_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.txt'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.txt'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj rle_dec_beh_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2308d4295dca4317a75af360ea7c31ae --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot rle_dec_beh_tb_behav xil_defaultlib.rle_dec_beh_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "rle_dec_beh_tb_behav -key {Behavioral:sim_1:Functional:rle_dec_beh_tb} -tclbatch {rle_dec_beh_tb.tcl} -view {D:/MadziaPliki/SDUP/RLE_repo/RLE/src/top_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config D:/MadziaPliki/SDUP/RLE_repo/RLE/src/top_tb_behav.wcfg
WARNING: Simulation object /top_tb/clk was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/clk_400MHz was not found in the design.
WARNING: Simulation object /top_tb/rst was not found in the design.
WARNING: Simulation object /top_tb/data_in was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/full was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/wr_en was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/rd_en was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/valid was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/fifo/din was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/fifo/dout was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/ASCII_package_in was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/nucleo_enc/nucleotide_ASCII was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/nucleo_enc/nucleotide_code was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/nucleo_enc/valid was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/RLE_enc/compressed_stream was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/RLE_enc/valid was not found in the design.
WARNING: Simulation object /top_tb/i was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/packager/ready was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/packager/compressed_stream was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/output_data was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/packager/pkg_counter was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/packager/package was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/packager/package_nxt was not found in the design.
source rle_dec_beh_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
compressed_stream_in=11a5, initial_stream=xx
compressed_stream_in=11a5, initial_stream=00
compressed_stream_in=11a5, initial_stream=00
compressed_stream_in=11a5, initial_stream=00
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=03bb, initial_stream=a5
compressed_stream_in=03bb, initial_stream=a5
compressed_stream_in=03bb, initial_stream=bb
compressed_stream_in=03bb, initial_stream=bb
compressed_stream_in=03bb, initial_stream=bb
compressed_stream_in=03bb, initial_stream=bb
compressed_stream_in=00bc, initial_stream=bb
compressed_stream_in=00bc, initial_stream=bb
compressed_stream_in=00bc, initial_stream=bc
compressed_stream_in=00bd, initial_stream=bc
compressed_stream_in=00bd, initial_stream=bc
compressed_stream_in=00bd, initial_stream=bd
compressed_stream_in=11a5, initial_stream=bd
compressed_stream_in=11a5, initial_stream=bd
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=04bb, initial_stream=a5
compressed_stream_in=04bb, initial_stream=a5
compressed_stream_in=04bb, initial_stream=bb
compressed_stream_in=04bb, initial_stream=bb
compressed_stream_in=04bb, initial_stream=bb
compressed_stream_in=04bb, initial_stream=bb
compressed_stream_in=04bb, initial_stream=bb
compressed_stream_in=00bc, initial_stream=bb
compressed_stream_in=00bc, initial_stream=bb
compressed_stream_in=00bc, initial_stream=bc
compressed_stream_in=00bd, initial_stream=bc
compressed_stream_in=00bd, initial_stream=bc
compressed_stream_in=00bd, initial_stream=bd
compressed_stream_in=05a2, initial_stream=bd
compressed_stream_in=05a2, initial_stream=bd
compressed_stream_in=05a2, initial_stream=a2
compressed_stream_in=05a2, initial_stream=a2
compressed_stream_in=05a2, initial_stream=a2
compressed_stream_in=05a2, initial_stream=a2
compressed_stream_in=05a2, initial_stream=a2
compressed_stream_in=05a2, initial_stream=a2
compressed_stream_in=01ba, initial_stream=a2
compressed_stream_in=01ba, initial_stream=a2
compressed_stream_in=01ba, initial_stream=ba
compressed_stream_in=01ba, initial_stream=ba
compressed_stream_in=01a2, initial_stream=ba
compressed_stream_in=01a2, initial_stream=ba
compressed_stream_in=01a2, initial_stream=a2
compressed_stream_in=01a2, initial_stream=a2
compressed_stream_in=03a1, initial_stream=a2
compressed_stream_in=03a1, initial_stream=a2
compressed_stream_in=03a1, initial_stream=a1
compressed_stream_in=03a1, initial_stream=a1
compressed_stream_in=03a1, initial_stream=a1
compressed_stream_in=03a1, initial_stream=a1
compressed_stream_in=00a3, initial_stream=a1
compressed_stream_in=00a3, initial_stream=a1
compressed_stream_in=00a3, initial_stream=a3
compressed_stream_in=00bb, initial_stream=a3
compressed_stream_in=00bb, initial_stream=a3
compressed_stream_in=00bb, initial_stream=bb
compressed_stream_in=12bc, initial_stream=bb
compressed_stream_in=12bc, initial_stream=bb
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
INFO: [USF-XSim-96] XSim completed. Design snapshot 'rle_dec_beh_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run 50 ns
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
run 50 ns
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
run 50 ns
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=12bc, initial_stream=bc
run 50 ns
compressed_stream_in=12bc, initial_stream=bc
compressed_stream_in=0000, initial_stream=bc
compressed_stream_in=0000, initial_stream=bc
compressed_stream_in=0000, initial_stream=00
compressed_stream_in=11a5, initial_stream=00
run 50 ns
compressed_stream_in=11a5, initial_stream=00
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
compressed_stream_in=11a5, initial_stream=a5
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top rle_decoder_dna_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'rle_decoder_dna_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.txt'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.txt'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj rle_decoder_dna_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sources_1/new/rle_decoder_dna.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rle_decoder_dna
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2308d4295dca4317a75af360ea7c31ae --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot rle_decoder_dna_tb_behav xil_defaultlib.rle_decoder_dna_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.rle_decoder_dna
Compiling module xil_defaultlib.rle_decoder_dna_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot rle_decoder_dna_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "rle_decoder_dna_tb_behav -key {Behavioral:sim_1:Functional:rle_decoder_dna_tb} -tclbatch {rle_decoder_dna_tb.tcl} -view {D:/MadziaPliki/SDUP/RLE_repo/RLE/src/top_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config D:/MadziaPliki/SDUP/RLE_repo/RLE/src/top_tb_behav.wcfg
WARNING: Simulation object /top_tb/clk was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/clk_400MHz was not found in the design.
WARNING: Simulation object /top_tb/rst was not found in the design.
WARNING: Simulation object /top_tb/data_in was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/full was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/wr_en was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/rd_en was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/valid was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/fifo/din was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/fifo/dout was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/ASCII_package_in was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/nucleo_enc/nucleotide_ASCII was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/nucleo_enc/nucleotide_code was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/nucleo_enc/valid was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/RLE_enc/compressed_stream was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/RLE_enc/valid was not found in the design.
WARNING: Simulation object /top_tb/i was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/packager/ready was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/packager/compressed_stream was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/output_data was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/packager/pkg_counter was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/packager/package was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/packager/package_nxt was not found in the design.
source rle_decoder_dna_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'rle_decoder_dna_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'rle_decoder_dna_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.txt'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.txt'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj rle_decoder_dna_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sources_1/new/rle_decoder_dna.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rle_decoder_dna
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2308d4295dca4317a75af360ea7c31ae --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot rle_decoder_dna_tb_behav xil_defaultlib.rle_decoder_dna_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.rle_decoder_dna
Compiling module xil_defaultlib.rle_decoder_dna_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot rle_decoder_dna_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "rle_decoder_dna_tb_behav -key {Behavioral:sim_1:Functional:rle_decoder_dna_tb} -tclbatch {rle_decoder_dna_tb.tcl} -view {D:/MadziaPliki/SDUP/RLE_repo/RLE/src/top_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config D:/MadziaPliki/SDUP/RLE_repo/RLE/src/top_tb_behav.wcfg
WARNING: Simulation object /top_tb/clk was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/clk_400MHz was not found in the design.
WARNING: Simulation object /top_tb/rst was not found in the design.
WARNING: Simulation object /top_tb/data_in was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/full was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/wr_en was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/rd_en was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/valid was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/fifo/din was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/fifo/dout was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/ASCII_package_in was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/nucleo_enc/nucleotide_ASCII was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/nucleo_enc/nucleotide_code was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/nucleo_enc/valid was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/RLE_enc/compressed_stream was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/RLE_enc/valid was not found in the design.
WARNING: Simulation object /top_tb/i was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/packager/ready was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/packager/compressed_stream was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/output_data was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/packager/pkg_counter was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/packager/package was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/packager/package_nxt was not found in the design.
source rle_decoder_dna_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'rle_decoder_dna_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'rle_decoder_dna_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.txt'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.txt'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj rle_decoder_dna_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sources_1/new/rle_decoder_dna.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rle_decoder_dna
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2308d4295dca4317a75af360ea7c31ae --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot rle_decoder_dna_tb_behav xil_defaultlib.rle_decoder_dna_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'dna_stream' [D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/rle_decoder_dna_tb.sv:34]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.rle_decoder_dna
Compiling module xil_defaultlib.rle_decoder_dna_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot rle_decoder_dna_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "rle_decoder_dna_tb_behav -key {Behavioral:sim_1:Functional:rle_decoder_dna_tb} -tclbatch {rle_decoder_dna_tb.tcl} -view {D:/MadziaPliki/SDUP/RLE_repo/RLE/src/top_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config D:/MadziaPliki/SDUP/RLE_repo/RLE/src/top_tb_behav.wcfg
WARNING: Simulation object /top_tb/clk was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/clk_400MHz was not found in the design.
WARNING: Simulation object /top_tb/rst was not found in the design.
WARNING: Simulation object /top_tb/data_in was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/full was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/wr_en was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/rd_en was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/valid was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/fifo/din was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/fifo/dout was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/ASCII_package_in was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/nucleo_enc/nucleotide_ASCII was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/nucleo_enc/nucleotide_code was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/nucleo_enc/valid was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/RLE_enc/compressed_stream was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/RLE_enc/valid was not found in the design.
WARNING: Simulation object /top_tb/i was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/packager/ready was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/packager/compressed_stream was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/output_data was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/packager/pkg_counter was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/packager/package was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/packager/package_nxt was not found in the design.
source rle_decoder_dna_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'rle_decoder_dna_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'rle_decoder_dna_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.txt'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.txt'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj rle_decoder_dna_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sources_1/new/rle_decoder_dna.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rle_decoder_dna
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2308d4295dca4317a75af360ea7c31ae --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot rle_decoder_dna_tb_behav xil_defaultlib.rle_decoder_dna_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'curr_count' [D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/rle_decoder_dna_tb.sv:34]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.rle_decoder_dna
Compiling module xil_defaultlib.rle_decoder_dna_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot rle_decoder_dna_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "rle_decoder_dna_tb_behav -key {Behavioral:sim_1:Functional:rle_decoder_dna_tb} -tclbatch {rle_decoder_dna_tb.tcl} -view {D:/MadziaPliki/SDUP/RLE_repo/RLE/src/top_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config D:/MadziaPliki/SDUP/RLE_repo/RLE/src/top_tb_behav.wcfg
WARNING: Simulation object /top_tb/clk was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/clk_400MHz was not found in the design.
WARNING: Simulation object /top_tb/rst was not found in the design.
WARNING: Simulation object /top_tb/data_in was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/full was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/wr_en was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/rd_en was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/valid was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/fifo/din was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/fifo/dout was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/ASCII_package_in was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/nucleo_enc/nucleotide_ASCII was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/nucleo_enc/nucleotide_code was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/nucleo_enc/valid was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/RLE_enc/compressed_stream was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/RLE_enc/valid was not found in the design.
WARNING: Simulation object /top_tb/i was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/packager/ready was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/packager/compressed_stream was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/output_data was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/packager/pkg_counter was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/packager/package was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/packager/package_nxt was not found in the design.
source rle_decoder_dna_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'rle_decoder_dna_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run all
restart
INFO: [Simtcl 6-17] Simulation restarted
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'rle_decoder_dna_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.txt'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.txt'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj rle_decoder_dna_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/rle_decoder_dna_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rle_decoder_dna_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2308d4295dca4317a75af360ea7c31ae --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot rle_decoder_dna_tb_behav xil_defaultlib.rle_decoder_dna_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'curr_count' [D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/rle_decoder_dna_tb.sv:34]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.rle_decoder_dna
Compiling module xil_defaultlib.rle_decoder_dna_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot rle_decoder_dna_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "rle_decoder_dna_tb_behav -key {Behavioral:sim_1:Functional:rle_decoder_dna_tb} -tclbatch {rle_decoder_dna_tb.tcl} -view {D:/MadziaPliki/SDUP/RLE_repo/RLE/src/top_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config D:/MadziaPliki/SDUP/RLE_repo/RLE/src/top_tb_behav.wcfg
WARNING: Simulation object /top_tb/clk was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/clk_400MHz was not found in the design.
WARNING: Simulation object /top_tb/rst was not found in the design.
WARNING: Simulation object /top_tb/data_in was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/full was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/wr_en was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/rd_en was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/valid was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/fifo/din was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/fifo/dout was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/ASCII_package_in was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/nucleo_enc/nucleotide_ASCII was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/nucleo_enc/nucleotide_code was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/nucleo_enc/valid was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/RLE_enc/compressed_stream was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/RLE_enc/valid was not found in the design.
WARNING: Simulation object /top_tb/i was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/packager/ready was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/packager/compressed_stream was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/output_data was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/packager/pkg_counter was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/packager/package was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/packager/package_nxt was not found in the design.
source rle_decoder_dna_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'rle_decoder_dna_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'rle_decoder_dna_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.txt'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.txt'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj rle_decoder_dna_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/rle_decoder_dna_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rle_decoder_dna_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2308d4295dca4317a75af360ea7c31ae --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot rle_decoder_dna_tb_behav xil_defaultlib.rle_decoder_dna_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'curr_count' [D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/rle_decoder_dna_tb.sv:34]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.rle_decoder_dna
Compiling module xil_defaultlib.rle_decoder_dna_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot rle_decoder_dna_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "rle_decoder_dna_tb_behav -key {Behavioral:sim_1:Functional:rle_decoder_dna_tb} -tclbatch {rle_decoder_dna_tb.tcl} -view {D:/MadziaPliki/SDUP/RLE_repo/RLE/src/top_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config D:/MadziaPliki/SDUP/RLE_repo/RLE/src/top_tb_behav.wcfg
WARNING: Simulation object /top_tb/clk was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/clk_400MHz was not found in the design.
WARNING: Simulation object /top_tb/rst was not found in the design.
WARNING: Simulation object /top_tb/data_in was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/full was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/wr_en was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/rd_en was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/valid was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/fifo/din was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/fifo/dout was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/ASCII_package_in was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/nucleo_enc/nucleotide_ASCII was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/nucleo_enc/nucleotide_code was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/nucleo_enc/valid was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/RLE_enc/compressed_stream was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/RLE_enc/valid was not found in the design.
WARNING: Simulation object /top_tb/i was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/packager/ready was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/packager/compressed_stream was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/output_data was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/packager/pkg_counter was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/packager/package was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/packager/package_nxt was not found in the design.
source rle_decoder_dna_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'rle_decoder_dna_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run 1 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 ms
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Aug 11 16:20:36 2021...
