Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1.1 (win64) Build 6233196 Thu Sep 11 21:27:30 MDT 2025
| Date         : Wed Nov  5 18:04:18 2025
| Host         : LAPTOP-RN2A8KVB running 64-bit major release  (build 9200)
| Command      : report_methodology -file top_wukong_methodology_drc_routed.rpt -pb top_wukong_methodology_drc_routed.pb -rpx top_wukong_methodology_drc_routed.rpx
| Design       : top_wukong
| Device       : xc7a100tfgg676-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max checks: <unlimited>
             Checks found: 39
+-----------+----------+--------------------------------------------------------+--------+
| Rule      | Severity | Description                                            | Checks |
+-----------+----------+--------------------------------------------------------+--------+
| DPIR-1    | Warning  | Asynchronous driver check                              | 30     |
| LUTAR-1   | Warning  | LUT drives async reset alert                           | 1      |
| TIMING-16 | Warning  | Large setup violation                                  | 7      |
| XDCC-7    | Warning  | Scoped Clock constraint overwritten on the same source | 1      |
+-----------+----------+--------------------------------------------------------+--------+

2. REPORT DETAILS
-----------------
DPIR-1#1 Warning
Asynchronous driver check  
DSP u_top_coprocessor/u_dt_estimator/dT_prev_q157 input pin u_top_coprocessor/u_dt_estimator/dT_prev_q157/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#2 Warning
Asynchronous driver check  
DSP u_top_coprocessor/u_dt_estimator/dT_prev_q157 input pin u_top_coprocessor/u_dt_estimator/dT_prev_q157/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#3 Warning
Asynchronous driver check  
DSP u_top_coprocessor/u_dt_estimator/dT_prev_q157 input pin u_top_coprocessor/u_dt_estimator/dT_prev_q157/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#4 Warning
Asynchronous driver check  
DSP u_top_coprocessor/u_dt_estimator/dT_prev_q157 input pin u_top_coprocessor/u_dt_estimator/dT_prev_q157/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#5 Warning
Asynchronous driver check  
DSP u_top_coprocessor/u_dt_estimator/dT_prev_q157 input pin u_top_coprocessor/u_dt_estimator/dT_prev_q157/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#6 Warning
Asynchronous driver check  
DSP u_top_coprocessor/u_dt_estimator/dT_prev_q157 input pin u_top_coprocessor/u_dt_estimator/dT_prev_q157/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#7 Warning
Asynchronous driver check  
DSP u_top_coprocessor/u_dt_estimator/dT_prev_q157 input pin u_top_coprocessor/u_dt_estimator/dT_prev_q157/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#8 Warning
Asynchronous driver check  
DSP u_top_coprocessor/u_dt_estimator/dT_prev_q157 input pin u_top_coprocessor/u_dt_estimator/dT_prev_q157/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#9 Warning
Asynchronous driver check  
DSP u_top_coprocessor/u_dt_estimator/dT_prev_q157 input pin u_top_coprocessor/u_dt_estimator/dT_prev_q157/A[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#10 Warning
Asynchronous driver check  
DSP u_top_coprocessor/u_dt_estimator/dT_prev_q157 input pin u_top_coprocessor/u_dt_estimator/dT_prev_q157/A[18] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#11 Warning
Asynchronous driver check  
DSP u_top_coprocessor/u_dt_estimator/dT_prev_q157 input pin u_top_coprocessor/u_dt_estimator/dT_prev_q157/A[19] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#12 Warning
Asynchronous driver check  
DSP u_top_coprocessor/u_dt_estimator/dT_prev_q157 input pin u_top_coprocessor/u_dt_estimator/dT_prev_q157/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#13 Warning
Asynchronous driver check  
DSP u_top_coprocessor/u_dt_estimator/dT_prev_q157 input pin u_top_coprocessor/u_dt_estimator/dT_prev_q157/A[20] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#14 Warning
Asynchronous driver check  
DSP u_top_coprocessor/u_dt_estimator/dT_prev_q157 input pin u_top_coprocessor/u_dt_estimator/dT_prev_q157/A[21] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#15 Warning
Asynchronous driver check  
DSP u_top_coprocessor/u_dt_estimator/dT_prev_q157 input pin u_top_coprocessor/u_dt_estimator/dT_prev_q157/A[22] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#16 Warning
Asynchronous driver check  
DSP u_top_coprocessor/u_dt_estimator/dT_prev_q157 input pin u_top_coprocessor/u_dt_estimator/dT_prev_q157/A[23] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#17 Warning
Asynchronous driver check  
DSP u_top_coprocessor/u_dt_estimator/dT_prev_q157 input pin u_top_coprocessor/u_dt_estimator/dT_prev_q157/A[24] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#18 Warning
Asynchronous driver check  
DSP u_top_coprocessor/u_dt_estimator/dT_prev_q157 input pin u_top_coprocessor/u_dt_estimator/dT_prev_q157/A[25] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#19 Warning
Asynchronous driver check  
DSP u_top_coprocessor/u_dt_estimator/dT_prev_q157 input pin u_top_coprocessor/u_dt_estimator/dT_prev_q157/A[26] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#20 Warning
Asynchronous driver check  
DSP u_top_coprocessor/u_dt_estimator/dT_prev_q157 input pin u_top_coprocessor/u_dt_estimator/dT_prev_q157/A[27] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#21 Warning
Asynchronous driver check  
DSP u_top_coprocessor/u_dt_estimator/dT_prev_q157 input pin u_top_coprocessor/u_dt_estimator/dT_prev_q157/A[28] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#22 Warning
Asynchronous driver check  
DSP u_top_coprocessor/u_dt_estimator/dT_prev_q157 input pin u_top_coprocessor/u_dt_estimator/dT_prev_q157/A[29] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#23 Warning
Asynchronous driver check  
DSP u_top_coprocessor/u_dt_estimator/dT_prev_q157 input pin u_top_coprocessor/u_dt_estimator/dT_prev_q157/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#24 Warning
Asynchronous driver check  
DSP u_top_coprocessor/u_dt_estimator/dT_prev_q157 input pin u_top_coprocessor/u_dt_estimator/dT_prev_q157/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#25 Warning
Asynchronous driver check  
DSP u_top_coprocessor/u_dt_estimator/dT_prev_q157 input pin u_top_coprocessor/u_dt_estimator/dT_prev_q157/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#26 Warning
Asynchronous driver check  
DSP u_top_coprocessor/u_dt_estimator/dT_prev_q157 input pin u_top_coprocessor/u_dt_estimator/dT_prev_q157/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#27 Warning
Asynchronous driver check  
DSP u_top_coprocessor/u_dt_estimator/dT_prev_q157 input pin u_top_coprocessor/u_dt_estimator/dT_prev_q157/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#28 Warning
Asynchronous driver check  
DSP u_top_coprocessor/u_dt_estimator/dT_prev_q157 input pin u_top_coprocessor/u_dt_estimator/dT_prev_q157/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#29 Warning
Asynchronous driver check  
DSP u_top_coprocessor/u_dt_estimator/dT_prev_q157 input pin u_top_coprocessor/u_dt_estimator/dT_prev_q157/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#30 Warning
Asynchronous driver check  
DSP u_top_coprocessor/u_dt_estimator/dT_prev_q157 input pin u_top_coprocessor/u_dt_estimator/dT_prev_q157/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell u_mmio_if/G_out[6]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) rdy_o_reg/CLR, rdy_o_reg_lopt_replica/CLR, wdata_reg[0]/CLR,
wdata_reg[1]/CLR, wdata_reg[2]/CLR, wdata_reg[3]/CLR, wdata_reg[4]/CLR,
wdata_reg[5]/CLR, wdata_reg[6]/CLR, wdata_reg[7]/CLR, wr_d_reg/CLR,
wr_mm_reg/CLR, wr_s_reg[0]/CLR, wr_s_reg[1]/CLR, wr_s_reg[2]/CLR
 (the first 15 of 340 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-16#1 Warning
Large setup violation  
There is a large setup violation of -5.198 ns between u_mmio_if/dT_neg_b_reg[3]/C (clocked by clk_out1_clk_wiz_0_1) and u_top_coprocessor/u_defuzz/G_out_reg[5]/D (clocked by clk_out1_clk_wiz_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#2 Warning
Large setup violation  
There is a large setup violation of -5.313 ns between u_mmio_if/dT_neg_b_reg[3]/C (clocked by clk_out1_clk_wiz_0_1) and u_top_coprocessor/u_defuzz/G_out_reg[6]/D (clocked by clk_out1_clk_wiz_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#3 Warning
Large setup violation  
There is a large setup violation of -5.568 ns between u_mmio_if/dT_neg_b_reg[3]/C (clocked by clk_out1_clk_wiz_0_1) and u_top_coprocessor/u_defuzz/G_out_reg[3]/D (clocked by clk_out1_clk_wiz_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#4 Warning
Large setup violation  
There is a large setup violation of -5.605 ns between u_mmio_if/dT_neg_b_reg[3]/C (clocked by clk_out1_clk_wiz_0_1) and u_top_coprocessor/u_defuzz/G_out_reg[0]/D (clocked by clk_out1_clk_wiz_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#5 Warning
Large setup violation  
There is a large setup violation of -5.612 ns between u_mmio_if/dT_neg_b_reg[3]/C (clocked by clk_out1_clk_wiz_0_1) and u_top_coprocessor/u_defuzz/G_out_reg[2]/D (clocked by clk_out1_clk_wiz_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#6 Warning
Large setup violation  
There is a large setup violation of -5.616 ns between u_mmio_if/dT_neg_b_reg[3]/C (clocked by clk_out1_clk_wiz_0_1) and u_top_coprocessor/u_defuzz/G_out_reg[1]/D (clocked by clk_out1_clk_wiz_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#7 Warning
Large setup violation  
There is a large setup violation of -5.704 ns between u_mmio_if/dT_neg_b_reg[3]/C (clocked by clk_out1_clk_wiz_0_1) and u_top_coprocessor/u_defuzz/G_out_reg[4]/D (clocked by clk_out1_clk_wiz_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

XDCC-7#1 Warning
Scoped Clock constraint overwritten on the same source  
A new clock constraint create_clock overrides a previous scoped clock constraint defined on the same source. It is not recommended to override a scoped (typically an IP) clock constraint and could result in unexpected behaviors.
New: create_clock -period 20.000 -name sys_clk [get_ports clk] (Source: C:/Users/Henri/Desktop/mgr/MGR_Artix/MGR/MGR.srcs/constrs_1/new/wukong_pico.xdc (Line: 73))
Previous: create_clock -period 20.000 [get_ports clk] (Source: c:/Users/Henri/Desktop/mgr/MGR_Artix/MGR/MGR.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc (Line: 53))
Related violations: <none>


