{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 05 14:14:48 2015 " "Info: Processing started: Sun Apr 05 14:14:48 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off L2C010 -c L2C010 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off L2C010 -c L2C010 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "L2C010.v" "" { Text "C:/Users/Jesse/Desktop/All ECE/CSE140/L2C010/L2C010.v" 4 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "clk_1Hz " "Info: Detected ripple clock \"clk_1Hz\" as buffer" {  } { { "L2C010.v" "" { Text "C:/Users/Jesse/Desktop/All ECE/CSE140/L2C010/L2C010.v" 31 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_1Hz" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock register numSel\[22\] register hex2\[4\]~reg0 83.58 MHz 11.964 ns Internal " "Info: Clock \"clock\" has Internal fmax of 83.58 MHz between source register \"numSel\[22\]\" and destination register \"hex2\[4\]~reg0\" (period= 11.964 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.724 ns + Longest register register " "Info: + Longest register to register delay is 8.724 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns numSel\[22\] 1 REG LCFF_X30_Y10_N29 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y10_N29; Fanout = 3; REG Node = 'numSel\[22\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { numSel[22] } "NODE_NAME" } } { "L2C010.v" "" { Text "C:/Users/Jesse/Desktop/All ECE/CSE140/L2C010/L2C010.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.611 ns) + CELL(0.455 ns) 1.066 ns Equal98~7 2 COMB LCCOMB_X30_Y10_N26 1 " "Info: 2: + IC(0.611 ns) + CELL(0.455 ns) = 1.066 ns; Loc. = LCCOMB_X30_Y10_N26; Fanout = 1; COMB Node = 'Equal98~7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.066 ns" { numSel[22] Equal98~7 } "NODE_NAME" } } { "L2C010.v" "" { Text "C:/Users/Jesse/Desktop/All ECE/CSE140/L2C010/L2C010.v" 308 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.891 ns) + CELL(0.322 ns) 2.279 ns Equal98~9 3 COMB LCCOMB_X30_Y12_N20 1 " "Info: 3: + IC(0.891 ns) + CELL(0.322 ns) = 2.279 ns; Loc. = LCCOMB_X30_Y12_N20; Fanout = 1; COMB Node = 'Equal98~9'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.213 ns" { Equal98~7 Equal98~9 } "NODE_NAME" } } { "L2C010.v" "" { Text "C:/Users/Jesse/Desktop/All ECE/CSE140/L2C010/L2C010.v" 308 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.299 ns) + CELL(0.322 ns) 2.900 ns Equal98~10 4 COMB LCCOMB_X30_Y12_N6 4 " "Info: 4: + IC(0.299 ns) + CELL(0.322 ns) = 2.900 ns; Loc. = LCCOMB_X30_Y12_N6; Fanout = 4; COMB Node = 'Equal98~10'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.621 ns" { Equal98~9 Equal98~10 } "NODE_NAME" } } { "L2C010.v" "" { Text "C:/Users/Jesse/Desktop/All ECE/CSE140/L2C010/L2C010.v" 308 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.322 ns) + CELL(0.178 ns) 3.400 ns Equal99~2 5 COMB LCCOMB_X30_Y12_N18 10 " "Info: 5: + IC(0.322 ns) + CELL(0.178 ns) = 3.400 ns; Loc. = LCCOMB_X30_Y12_N18; Fanout = 10; COMB Node = 'Equal99~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.500 ns" { Equal98~10 Equal99~2 } "NODE_NAME" } } { "L2C010.v" "" { Text "C:/Users/Jesse/Desktop/All ECE/CSE140/L2C010/L2C010.v" 310 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.646 ns) + CELL(0.178 ns) 4.224 ns Equal113~2 6 COMB LCCOMB_X29_Y12_N30 1 " "Info: 6: + IC(0.646 ns) + CELL(0.178 ns) = 4.224 ns; Loc. = LCCOMB_X29_Y12_N30; Fanout = 1; COMB Node = 'Equal113~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.824 ns" { Equal99~2 Equal113~2 } "NODE_NAME" } } { "L2C010.v" "" { Text "C:/Users/Jesse/Desktop/All ECE/CSE140/L2C010/L2C010.v" 338 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.850 ns) + CELL(0.449 ns) 5.523 ns WideOr97~0 7 COMB LCCOMB_X30_Y12_N28 5 " "Info: 7: + IC(0.850 ns) + CELL(0.449 ns) = 5.523 ns; Loc. = LCCOMB_X30_Y12_N28; Fanout = 5; COMB Node = 'WideOr97~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.299 ns" { Equal113~2 WideOr97~0 } "NODE_NAME" } } { "L2C010.v" "" { Text "C:/Users/Jesse/Desktop/All ECE/CSE140/L2C010/L2C010.v" 307 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.306 ns) + CELL(0.178 ns) 6.007 ns hex0~79 8 COMB LCCOMB_X30_Y12_N30 3 " "Info: 8: + IC(0.306 ns) + CELL(0.178 ns) = 6.007 ns; Loc. = LCCOMB_X30_Y12_N30; Fanout = 3; COMB Node = 'hex0~79'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.484 ns" { WideOr97~0 hex0~79 } "NODE_NAME" } } { "L2C010.v" "" { Text "C:/Users/Jesse/Desktop/All ECE/CSE140/L2C010/L2C010.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.310 ns) + CELL(0.178 ns) 6.495 ns WideNor2 9 COMB LCCOMB_X30_Y12_N8 23 " "Info: 9: + IC(0.310 ns) + CELL(0.178 ns) = 6.495 ns; Loc. = LCCOMB_X30_Y12_N8; Fanout = 23; COMB Node = 'WideNor2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.488 ns" { hex0~79 WideNor2 } "NODE_NAME" } } { "L2C010.v" "" { Text "C:/Users/Jesse/Desktop/All ECE/CSE140/L2C010/L2C010.v" 307 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.951 ns) + CELL(0.322 ns) 7.768 ns Selector23~0 10 COMB LCCOMB_X30_Y16_N28 1 " "Info: 10: + IC(0.951 ns) + CELL(0.322 ns) = 7.768 ns; Loc. = LCCOMB_X30_Y16_N28; Fanout = 1; COMB Node = 'Selector23~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.273 ns" { WideNor2 Selector23~0 } "NODE_NAME" } } { "L2C010.v" "" { Text "C:/Users/Jesse/Desktop/All ECE/CSE140/L2C010/L2C010.v" 307 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.543 ns) + CELL(0.413 ns) 8.724 ns hex2\[4\]~reg0 11 REG LCFF_X30_Y16_N13 2 " "Info: 11: + IC(0.543 ns) + CELL(0.413 ns) = 8.724 ns; Loc. = LCFF_X30_Y16_N13; Fanout = 2; REG Node = 'hex2\[4\]~reg0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.956 ns" { Selector23~0 hex2[4]~reg0 } "NODE_NAME" } } { "L2C010.v" "" { Text "C:/Users/Jesse/Desktop/All ECE/CSE140/L2C010/L2C010.v" 148 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.995 ns ( 34.33 % ) " "Info: Total cell delay = 2.995 ns ( 34.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.729 ns ( 65.67 % ) " "Info: Total interconnect delay = 5.729 ns ( 65.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.724 ns" { numSel[22] Equal98~7 Equal98~9 Equal98~10 Equal99~2 Equal113~2 WideOr97~0 hex0~79 WideNor2 Selector23~0 hex2[4]~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.724 ns" { numSel[22] {} Equal98~7 {} Equal98~9 {} Equal98~10 {} Equal99~2 {} Equal113~2 {} WideOr97~0 {} hex0~79 {} WideNor2 {} Selector23~0 {} hex2[4]~reg0 {} } { 0.000ns 0.611ns 0.891ns 0.299ns 0.322ns 0.646ns 0.850ns 0.306ns 0.310ns 0.951ns 0.543ns } { 0.000ns 0.455ns 0.322ns 0.322ns 0.178ns 0.178ns 0.449ns 0.178ns 0.178ns 0.322ns 0.413ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-3.001 ns - Smallest " "Info: - Smallest clock skew is -3.001 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.846 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 2.846 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_A12 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_A12; Fanout = 2; CLK Node = 'clock'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "L2C010.v" "" { Text "C:/Users/Jesse/Desktop/All ECE/CSE140/L2C010/L2C010.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.232 ns) + CELL(0.000 ns) 1.258 ns clock~clkctrl 2 COMB CLKCTRL_G10 178 " "Info: 2: + IC(0.232 ns) + CELL(0.000 ns) = 1.258 ns; Loc. = CLKCTRL_G10; Fanout = 178; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.232 ns" { clock clock~clkctrl } "NODE_NAME" } } { "L2C010.v" "" { Text "C:/Users/Jesse/Desktop/All ECE/CSE140/L2C010/L2C010.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.986 ns) + CELL(0.602 ns) 2.846 ns hex2\[4\]~reg0 3 REG LCFF_X30_Y16_N13 2 " "Info: 3: + IC(0.986 ns) + CELL(0.602 ns) = 2.846 ns; Loc. = LCFF_X30_Y16_N13; Fanout = 2; REG Node = 'hex2\[4\]~reg0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.588 ns" { clock~clkctrl hex2[4]~reg0 } "NODE_NAME" } } { "L2C010.v" "" { Text "C:/Users/Jesse/Desktop/All ECE/CSE140/L2C010/L2C010.v" 148 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.20 % ) " "Info: Total cell delay = 1.628 ns ( 57.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.218 ns ( 42.80 % ) " "Info: Total interconnect delay = 1.218 ns ( 42.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.846 ns" { clock clock~clkctrl hex2[4]~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.846 ns" { clock {} clock~combout {} clock~clkctrl {} hex2[4]~reg0 {} } { 0.000ns 0.000ns 0.232ns 0.986ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 5.847 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 5.847 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_A12 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_A12; Fanout = 2; CLK Node = 'clock'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "L2C010.v" "" { Text "C:/Users/Jesse/Desktop/All ECE/CSE140/L2C010/L2C010.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.113 ns) + CELL(0.879 ns) 3.018 ns clk_1Hz 2 REG LCFF_X24_Y22_N13 3 " "Info: 2: + IC(1.113 ns) + CELL(0.879 ns) = 3.018 ns; Loc. = LCFF_X24_Y22_N13; Fanout = 3; REG Node = 'clk_1Hz'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.992 ns" { clock clk_1Hz } "NODE_NAME" } } { "L2C010.v" "" { Text "C:/Users/Jesse/Desktop/All ECE/CSE140/L2C010/L2C010.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.246 ns) + CELL(0.000 ns) 4.264 ns clk_1Hz~clkctrl 3 COMB CLKCTRL_G9 41 " "Info: 3: + IC(1.246 ns) + CELL(0.000 ns) = 4.264 ns; Loc. = CLKCTRL_G9; Fanout = 41; COMB Node = 'clk_1Hz~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.246 ns" { clk_1Hz clk_1Hz~clkctrl } "NODE_NAME" } } { "L2C010.v" "" { Text "C:/Users/Jesse/Desktop/All ECE/CSE140/L2C010/L2C010.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.981 ns) + CELL(0.602 ns) 5.847 ns numSel\[22\] 4 REG LCFF_X30_Y10_N29 3 " "Info: 4: + IC(0.981 ns) + CELL(0.602 ns) = 5.847 ns; Loc. = LCFF_X30_Y10_N29; Fanout = 3; REG Node = 'numSel\[22\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.583 ns" { clk_1Hz~clkctrl numSel[22] } "NODE_NAME" } } { "L2C010.v" "" { Text "C:/Users/Jesse/Desktop/All ECE/CSE140/L2C010/L2C010.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.507 ns ( 42.88 % ) " "Info: Total cell delay = 2.507 ns ( 42.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.340 ns ( 57.12 % ) " "Info: Total interconnect delay = 3.340 ns ( 57.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.847 ns" { clock clk_1Hz clk_1Hz~clkctrl numSel[22] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.847 ns" { clock {} clock~combout {} clk_1Hz {} clk_1Hz~clkctrl {} numSel[22] {} } { 0.000ns 0.000ns 1.113ns 1.246ns 0.981ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.846 ns" { clock clock~clkctrl hex2[4]~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.846 ns" { clock {} clock~combout {} clock~clkctrl {} hex2[4]~reg0 {} } { 0.000ns 0.000ns 0.232ns 0.986ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.847 ns" { clock clk_1Hz clk_1Hz~clkctrl numSel[22] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.847 ns" { clock {} clock~combout {} clk_1Hz {} clk_1Hz~clkctrl {} numSel[22] {} } { 0.000ns 0.000ns 1.113ns 1.246ns 0.981ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "L2C010.v" "" { Text "C:/Users/Jesse/Desktop/All ECE/CSE140/L2C010/L2C010.v" 100 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "L2C010.v" "" { Text "C:/Users/Jesse/Desktop/All ECE/CSE140/L2C010/L2C010.v" 148 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.724 ns" { numSel[22] Equal98~7 Equal98~9 Equal98~10 Equal99~2 Equal113~2 WideOr97~0 hex0~79 WideNor2 Selector23~0 hex2[4]~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.724 ns" { numSel[22] {} Equal98~7 {} Equal98~9 {} Equal98~10 {} Equal99~2 {} Equal113~2 {} WideOr97~0 {} hex0~79 {} WideNor2 {} Selector23~0 {} hex2[4]~reg0 {} } { 0.000ns 0.611ns 0.891ns 0.299ns 0.322ns 0.646ns 0.850ns 0.306ns 0.310ns 0.951ns 0.543ns } { 0.000ns 0.455ns 0.322ns 0.322ns 0.178ns 0.178ns 0.449ns 0.178ns 0.178ns 0.322ns 0.413ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.846 ns" { clock clock~clkctrl hex2[4]~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.846 ns" { clock {} clock~combout {} clock~clkctrl {} hex2[4]~reg0 {} } { 0.000ns 0.000ns 0.232ns 0.986ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.847 ns" { clock clk_1Hz clk_1Hz~clkctrl numSel[22] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.847 ns" { clock {} clock~combout {} clk_1Hz {} clk_1Hz~clkctrl {} numSel[22] {} } { 0.000ns 0.000ns 1.113ns 1.246ns 0.981ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clock 3 " "Warning: Circuit may not operate. Detected 3 non-operational path(s) clocked by clock \"clock\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "initialStart count2\[0\] clock 214 ps " "Info: Found hold time violation between source  pin or register \"initialStart\" and destination pin or register \"count2\[0\]\" for clock \"clock\" (Hold time is 214 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "3.018 ns + Largest " "Info: + Largest clock skew is 3.018 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 5.857 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 5.857 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_A12 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_A12; Fanout = 2; CLK Node = 'clock'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "L2C010.v" "" { Text "C:/Users/Jesse/Desktop/All ECE/CSE140/L2C010/L2C010.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.113 ns) + CELL(0.879 ns) 3.018 ns clk_1Hz 2 REG LCFF_X24_Y22_N13 3 " "Info: 2: + IC(1.113 ns) + CELL(0.879 ns) = 3.018 ns; Loc. = LCFF_X24_Y22_N13; Fanout = 3; REG Node = 'clk_1Hz'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.992 ns" { clock clk_1Hz } "NODE_NAME" } } { "L2C010.v" "" { Text "C:/Users/Jesse/Desktop/All ECE/CSE140/L2C010/L2C010.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.246 ns) + CELL(0.000 ns) 4.264 ns clk_1Hz~clkctrl 3 COMB CLKCTRL_G9 41 " "Info: 3: + IC(1.246 ns) + CELL(0.000 ns) = 4.264 ns; Loc. = CLKCTRL_G9; Fanout = 41; COMB Node = 'clk_1Hz~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.246 ns" { clk_1Hz clk_1Hz~clkctrl } "NODE_NAME" } } { "L2C010.v" "" { Text "C:/Users/Jesse/Desktop/All ECE/CSE140/L2C010/L2C010.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.991 ns) + CELL(0.602 ns) 5.857 ns count2\[0\] 4 REG LCFF_X33_Y13_N11 6 " "Info: 4: + IC(0.991 ns) + CELL(0.602 ns) = 5.857 ns; Loc. = LCFF_X33_Y13_N11; Fanout = 6; REG Node = 'count2\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.593 ns" { clk_1Hz~clkctrl count2[0] } "NODE_NAME" } } { "L2C010.v" "" { Text "C:/Users/Jesse/Desktop/All ECE/CSE140/L2C010/L2C010.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.507 ns ( 42.80 % ) " "Info: Total cell delay = 2.507 ns ( 42.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.350 ns ( 57.20 % ) " "Info: Total interconnect delay = 3.350 ns ( 57.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.857 ns" { clock clk_1Hz clk_1Hz~clkctrl count2[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.857 ns" { clock {} clock~combout {} clk_1Hz {} clk_1Hz~clkctrl {} count2[0] {} } { 0.000ns 0.000ns 1.113ns 1.246ns 0.991ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.839 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to source register is 2.839 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_A12 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_A12; Fanout = 2; CLK Node = 'clock'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "L2C010.v" "" { Text "C:/Users/Jesse/Desktop/All ECE/CSE140/L2C010/L2C010.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.232 ns) + CELL(0.000 ns) 1.258 ns clock~clkctrl 2 COMB CLKCTRL_G10 178 " "Info: 2: + IC(0.232 ns) + CELL(0.000 ns) = 1.258 ns; Loc. = CLKCTRL_G10; Fanout = 178; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.232 ns" { clock clock~clkctrl } "NODE_NAME" } } { "L2C010.v" "" { Text "C:/Users/Jesse/Desktop/All ECE/CSE140/L2C010/L2C010.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.979 ns) + CELL(0.602 ns) 2.839 ns initialStart 3 REG LCFF_X24_Y22_N17 9 " "Info: 3: + IC(0.979 ns) + CELL(0.602 ns) = 2.839 ns; Loc. = LCFF_X24_Y22_N17; Fanout = 9; REG Node = 'initialStart'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.581 ns" { clock~clkctrl initialStart } "NODE_NAME" } } { "L2C010.v" "" { Text "C:/Users/Jesse/Desktop/All ECE/CSE140/L2C010/L2C010.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.34 % ) " "Info: Total cell delay = 1.628 ns ( 57.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.211 ns ( 42.66 % ) " "Info: Total interconnect delay = 1.211 ns ( 42.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.839 ns" { clock clock~clkctrl initialStart } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.839 ns" { clock {} clock~combout {} clock~clkctrl {} initialStart {} } { 0.000ns 0.000ns 0.232ns 0.979ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.857 ns" { clock clk_1Hz clk_1Hz~clkctrl count2[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.857 ns" { clock {} clock~combout {} clk_1Hz {} clk_1Hz~clkctrl {} count2[0] {} } { 0.000ns 0.000ns 1.113ns 1.246ns 0.991ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.839 ns" { clock clock~clkctrl initialStart } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.839 ns" { clock {} clock~combout {} clock~clkctrl {} initialStart {} } { 0.000ns 0.000ns 0.232ns 0.979ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns - " "Info: - Micro clock to output delay of source is 0.277 ns" {  } { { "L2C010.v" "" { Text "C:/Users/Jesse/Desktop/All ECE/CSE140/L2C010/L2C010.v" 34 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.813 ns - Shortest register register " "Info: - Shortest register to register delay is 2.813 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns initialStart 1 REG LCFF_X24_Y22_N17 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y22_N17; Fanout = 9; REG Node = 'initialStart'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { initialStart } "NODE_NAME" } } { "L2C010.v" "" { Text "C:/Users/Jesse/Desktop/All ECE/CSE140/L2C010/L2C010.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.201 ns) + CELL(0.516 ns) 2.717 ns count2~6 2 COMB LCCOMB_X33_Y13_N10 1 " "Info: 2: + IC(2.201 ns) + CELL(0.516 ns) = 2.717 ns; Loc. = LCCOMB_X33_Y13_N10; Fanout = 1; COMB Node = 'count2~6'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.717 ns" { initialStart count2~6 } "NODE_NAME" } } { "L2C010.v" "" { Text "C:/Users/Jesse/Desktop/All ECE/CSE140/L2C010/L2C010.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 2.813 ns count2\[0\] 3 REG LCFF_X33_Y13_N11 6 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 2.813 ns; Loc. = LCFF_X33_Y13_N11; Fanout = 6; REG Node = 'count2\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { count2~6 count2[0] } "NODE_NAME" } } { "L2C010.v" "" { Text "C:/Users/Jesse/Desktop/All ECE/CSE140/L2C010/L2C010.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.612 ns ( 21.76 % ) " "Info: Total cell delay = 0.612 ns ( 21.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.201 ns ( 78.24 % ) " "Info: Total interconnect delay = 2.201 ns ( 78.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.813 ns" { initialStart count2~6 count2[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.813 ns" { initialStart {} count2~6 {} count2[0] {} } { 0.000ns 2.201ns 0.000ns } { 0.000ns 0.516ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "L2C010.v" "" { Text "C:/Users/Jesse/Desktop/All ECE/CSE140/L2C010/L2C010.v" 100 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.857 ns" { clock clk_1Hz clk_1Hz~clkctrl count2[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.857 ns" { clock {} clock~combout {} clk_1Hz {} clk_1Hz~clkctrl {} count2[0] {} } { 0.000ns 0.000ns 1.113ns 1.246ns 0.991ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.839 ns" { clock clock~clkctrl initialStart } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.839 ns" { clock {} clock~combout {} clock~clkctrl {} initialStart {} } { 0.000ns 0.000ns 0.232ns 0.979ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.813 ns" { initialStart count2~6 count2[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.813 ns" { initialStart {} count2~6 {} count2[0] {} } { 0.000ns 2.201ns 0.000ns } { 0.000ns 0.516ns 0.096ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "hex2\[5\]~reg0 key\[2\] clock 12.331 ns register " "Info: tsu for register \"hex2\[5\]~reg0\" (data pin = \"key\[2\]\", clock pin = \"clock\") is 12.331 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "15.215 ns + Longest pin register " "Info: + Longest pin to register delay is 15.215 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.874 ns) 0.874 ns key\[2\] 1 PIN PIN_T22 14 " "Info: 1: + IC(0.000 ns) + CELL(0.874 ns) = 0.874 ns; Loc. = PIN_T22; Fanout = 14; PIN Node = 'key\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { key[2] } "NODE_NAME" } } { "L2C010.v" "" { Text "C:/Users/Jesse/Desktop/All ECE/CSE140/L2C010/L2C010.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.082 ns) + CELL(0.322 ns) 7.278 ns keyCount~71 2 COMB LCCOMB_X33_Y15_N8 11 " "Info: 2: + IC(6.082 ns) + CELL(0.322 ns) = 7.278 ns; Loc. = LCCOMB_X33_Y15_N8; Fanout = 11; COMB Node = 'keyCount~71'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.404 ns" { key[2] keyCount~71 } "NODE_NAME" } } { "L2C010.v" "" { Text "C:/Users/Jesse/Desktop/All ECE/CSE140/L2C010/L2C010.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.898 ns) + CELL(0.178 ns) 8.354 ns hex2~123 3 COMB LCCOMB_X32_Y14_N10 3 " "Info: 3: + IC(0.898 ns) + CELL(0.178 ns) = 8.354 ns; Loc. = LCCOMB_X32_Y14_N10; Fanout = 3; COMB Node = 'hex2~123'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.076 ns" { keyCount~71 hex2~123 } "NODE_NAME" } } { "L2C010.v" "" { Text "C:/Users/Jesse/Desktop/All ECE/CSE140/L2C010/L2C010.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.891 ns) + CELL(0.178 ns) 9.423 ns hex2~127 4 COMB LCCOMB_X33_Y15_N30 2 " "Info: 4: + IC(0.891 ns) + CELL(0.178 ns) = 9.423 ns; Loc. = LCCOMB_X33_Y15_N30; Fanout = 2; COMB Node = 'hex2~127'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.069 ns" { hex2~123 hex2~127 } "NODE_NAME" } } { "L2C010.v" "" { Text "C:/Users/Jesse/Desktop/All ECE/CSE140/L2C010/L2C010.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.483 ns) + CELL(0.178 ns) 10.084 ns hex2~129 5 COMB LCCOMB_X32_Y15_N4 6 " "Info: 5: + IC(0.483 ns) + CELL(0.178 ns) = 10.084 ns; Loc. = LCCOMB_X32_Y15_N4; Fanout = 6; COMB Node = 'hex2~129'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.661 ns" { hex2~127 hex2~129 } "NODE_NAME" } } { "L2C010.v" "" { Text "C:/Users/Jesse/Desktop/All ECE/CSE140/L2C010/L2C010.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.554 ns) + CELL(0.178 ns) 10.816 ns hex2~164 6 COMB LCCOMB_X32_Y15_N26 1 " "Info: 6: + IC(0.554 ns) + CELL(0.178 ns) = 10.816 ns; Loc. = LCCOMB_X32_Y15_N26; Fanout = 1; COMB Node = 'hex2~164'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.732 ns" { hex2~129 hex2~164 } "NODE_NAME" } } { "L2C010.v" "" { Text "C:/Users/Jesse/Desktop/All ECE/CSE140/L2C010/L2C010.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.887 ns) + CELL(0.178 ns) 11.881 ns hex2~165 7 COMB LCCOMB_X31_Y11_N22 1 " "Info: 7: + IC(0.887 ns) + CELL(0.178 ns) = 11.881 ns; Loc. = LCCOMB_X31_Y11_N22; Fanout = 1; COMB Node = 'hex2~165'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.065 ns" { hex2~164 hex2~165 } "NODE_NAME" } } { "L2C010.v" "" { Text "C:/Users/Jesse/Desktop/All ECE/CSE140/L2C010/L2C010.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.897 ns) + CELL(0.178 ns) 12.956 ns hex2~169 8 COMB LCCOMB_X31_Y13_N24 1 " "Info: 8: + IC(0.897 ns) + CELL(0.178 ns) = 12.956 ns; Loc. = LCCOMB_X31_Y13_N24; Fanout = 1; COMB Node = 'hex2~169'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.075 ns" { hex2~165 hex2~169 } "NODE_NAME" } } { "L2C010.v" "" { Text "C:/Users/Jesse/Desktop/All ECE/CSE140/L2C010/L2C010.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.895 ns) + CELL(0.178 ns) 14.029 ns hex2\[5\]~110 9 COMB LCCOMB_X30_Y16_N6 2 " "Info: 9: + IC(0.895 ns) + CELL(0.178 ns) = 14.029 ns; Loc. = LCCOMB_X30_Y16_N6; Fanout = 2; COMB Node = 'hex2\[5\]~110'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.073 ns" { hex2~169 hex2[5]~110 } "NODE_NAME" } } { "L2C010.v" "" { Text "C:/Users/Jesse/Desktop/All ECE/CSE140/L2C010/L2C010.v" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.294 ns) + CELL(0.178 ns) 14.501 ns Selector22~1 10 COMB LCCOMB_X30_Y16_N14 1 " "Info: 10: + IC(0.294 ns) + CELL(0.178 ns) = 14.501 ns; Loc. = LCCOMB_X30_Y16_N14; Fanout = 1; COMB Node = 'Selector22~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.472 ns" { hex2[5]~110 Selector22~1 } "NODE_NAME" } } { "L2C010.v" "" { Text "C:/Users/Jesse/Desktop/All ECE/CSE140/L2C010/L2C010.v" 307 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.301 ns) + CELL(0.413 ns) 15.215 ns hex2\[5\]~reg0 11 REG LCFF_X30_Y16_N7 2 " "Info: 11: + IC(0.301 ns) + CELL(0.413 ns) = 15.215 ns; Loc. = LCFF_X30_Y16_N7; Fanout = 2; REG Node = 'hex2\[5\]~reg0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.714 ns" { Selector22~1 hex2[5]~reg0 } "NODE_NAME" } } { "L2C010.v" "" { Text "C:/Users/Jesse/Desktop/All ECE/CSE140/L2C010/L2C010.v" 148 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.033 ns ( 19.93 % ) " "Info: Total cell delay = 3.033 ns ( 19.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.182 ns ( 80.07 % ) " "Info: Total interconnect delay = 12.182 ns ( 80.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.215 ns" { key[2] keyCount~71 hex2~123 hex2~127 hex2~129 hex2~164 hex2~165 hex2~169 hex2[5]~110 Selector22~1 hex2[5]~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "15.215 ns" { key[2] {} key[2]~combout {} keyCount~71 {} hex2~123 {} hex2~127 {} hex2~129 {} hex2~164 {} hex2~165 {} hex2~169 {} hex2[5]~110 {} Selector22~1 {} hex2[5]~reg0 {} } { 0.000ns 0.000ns 6.082ns 0.898ns 0.891ns 0.483ns 0.554ns 0.887ns 0.897ns 0.895ns 0.294ns 0.301ns } { 0.000ns 0.874ns 0.322ns 0.178ns 0.178ns 0.178ns 0.178ns 0.178ns 0.178ns 0.178ns 0.178ns 0.413ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "L2C010.v" "" { Text "C:/Users/Jesse/Desktop/All ECE/CSE140/L2C010/L2C010.v" 148 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.846 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to destination register is 2.846 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_A12 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_A12; Fanout = 2; CLK Node = 'clock'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "L2C010.v" "" { Text "C:/Users/Jesse/Desktop/All ECE/CSE140/L2C010/L2C010.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.232 ns) + CELL(0.000 ns) 1.258 ns clock~clkctrl 2 COMB CLKCTRL_G10 178 " "Info: 2: + IC(0.232 ns) + CELL(0.000 ns) = 1.258 ns; Loc. = CLKCTRL_G10; Fanout = 178; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.232 ns" { clock clock~clkctrl } "NODE_NAME" } } { "L2C010.v" "" { Text "C:/Users/Jesse/Desktop/All ECE/CSE140/L2C010/L2C010.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.986 ns) + CELL(0.602 ns) 2.846 ns hex2\[5\]~reg0 3 REG LCFF_X30_Y16_N7 2 " "Info: 3: + IC(0.986 ns) + CELL(0.602 ns) = 2.846 ns; Loc. = LCFF_X30_Y16_N7; Fanout = 2; REG Node = 'hex2\[5\]~reg0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.588 ns" { clock~clkctrl hex2[5]~reg0 } "NODE_NAME" } } { "L2C010.v" "" { Text "C:/Users/Jesse/Desktop/All ECE/CSE140/L2C010/L2C010.v" 148 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.20 % ) " "Info: Total cell delay = 1.628 ns ( 57.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.218 ns ( 42.80 % ) " "Info: Total interconnect delay = 1.218 ns ( 42.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.846 ns" { clock clock~clkctrl hex2[5]~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.846 ns" { clock {} clock~combout {} clock~clkctrl {} hex2[5]~reg0 {} } { 0.000ns 0.000ns 0.232ns 0.986ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.215 ns" { key[2] keyCount~71 hex2~123 hex2~127 hex2~129 hex2~164 hex2~165 hex2~169 hex2[5]~110 Selector22~1 hex2[5]~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "15.215 ns" { key[2] {} key[2]~combout {} keyCount~71 {} hex2~123 {} hex2~127 {} hex2~129 {} hex2~164 {} hex2~165 {} hex2~169 {} hex2[5]~110 {} Selector22~1 {} hex2[5]~reg0 {} } { 0.000ns 0.000ns 6.082ns 0.898ns 0.891ns 0.483ns 0.554ns 0.887ns 0.897ns 0.895ns 0.294ns 0.301ns } { 0.000ns 0.874ns 0.322ns 0.178ns 0.178ns 0.178ns 0.178ns 0.178ns 0.178ns 0.178ns 0.178ns 0.413ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.846 ns" { clock clock~clkctrl hex2[5]~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.846 ns" { clock {} clock~combout {} clock~clkctrl {} hex2[5]~reg0 {} } { 0.000ns 0.000ns 0.232ns 0.986ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock hex3\[6\] hex3\[6\]~reg0 10.286 ns register " "Info: tco from clock \"clock\" to destination pin \"hex3\[6\]\" through register \"hex3\[6\]~reg0\" is 10.286 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.851 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 2.851 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_A12 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_A12; Fanout = 2; CLK Node = 'clock'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "L2C010.v" "" { Text "C:/Users/Jesse/Desktop/All ECE/CSE140/L2C010/L2C010.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.232 ns) + CELL(0.000 ns) 1.258 ns clock~clkctrl 2 COMB CLKCTRL_G10 178 " "Info: 2: + IC(0.232 ns) + CELL(0.000 ns) = 1.258 ns; Loc. = CLKCTRL_G10; Fanout = 178; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.232 ns" { clock clock~clkctrl } "NODE_NAME" } } { "L2C010.v" "" { Text "C:/Users/Jesse/Desktop/All ECE/CSE140/L2C010/L2C010.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.991 ns) + CELL(0.602 ns) 2.851 ns hex3\[6\]~reg0 3 REG LCFF_X31_Y13_N17 2 " "Info: 3: + IC(0.991 ns) + CELL(0.602 ns) = 2.851 ns; Loc. = LCFF_X31_Y13_N17; Fanout = 2; REG Node = 'hex3\[6\]~reg0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.593 ns" { clock~clkctrl hex3[6]~reg0 } "NODE_NAME" } } { "L2C010.v" "" { Text "C:/Users/Jesse/Desktop/All ECE/CSE140/L2C010/L2C010.v" 148 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.10 % ) " "Info: Total cell delay = 1.628 ns ( 57.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.223 ns ( 42.90 % ) " "Info: Total interconnect delay = 1.223 ns ( 42.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.851 ns" { clock clock~clkctrl hex3[6]~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.851 ns" { clock {} clock~combout {} clock~clkctrl {} hex3[6]~reg0 {} } { 0.000ns 0.000ns 0.232ns 0.991ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "L2C010.v" "" { Text "C:/Users/Jesse/Desktop/All ECE/CSE140/L2C010/L2C010.v" 148 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.158 ns + Longest register pin " "Info: + Longest register to pin delay is 7.158 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns hex3\[6\]~reg0 1 REG LCFF_X31_Y13_N17 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X31_Y13_N17; Fanout = 2; REG Node = 'hex3\[6\]~reg0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { hex3[6]~reg0 } "NODE_NAME" } } { "L2C010.v" "" { Text "C:/Users/Jesse/Desktop/All ECE/CSE140/L2C010/L2C010.v" 148 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.318 ns) + CELL(2.840 ns) 7.158 ns hex3\[6\] 2 PIN PIN_D4 0 " "Info: 2: + IC(4.318 ns) + CELL(2.840 ns) = 7.158 ns; Loc. = PIN_D4; Fanout = 0; PIN Node = 'hex3\[6\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.158 ns" { hex3[6]~reg0 hex3[6] } "NODE_NAME" } } { "L2C010.v" "" { Text "C:/Users/Jesse/Desktop/All ECE/CSE140/L2C010/L2C010.v" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.840 ns ( 39.68 % ) " "Info: Total cell delay = 2.840 ns ( 39.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.318 ns ( 60.32 % ) " "Info: Total interconnect delay = 4.318 ns ( 60.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.158 ns" { hex3[6]~reg0 hex3[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.158 ns" { hex3[6]~reg0 {} hex3[6] {} } { 0.000ns 4.318ns } { 0.000ns 2.840ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.851 ns" { clock clock~clkctrl hex3[6]~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.851 ns" { clock {} clock~combout {} clock~clkctrl {} hex3[6]~reg0 {} } { 0.000ns 0.000ns 0.232ns 0.991ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.158 ns" { hex3[6]~reg0 hex3[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.158 ns" { hex3[6]~reg0 {} hex3[6] {} } { 0.000ns 4.318ns } { 0.000ns 2.840ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "count\[0\] sw\[0\] clock 3.508 ns register " "Info: th for register \"count\[0\]\" (data pin = \"sw\[0\]\", clock pin = \"clock\") is 3.508 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 5.857 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 5.857 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_A12 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_A12; Fanout = 2; CLK Node = 'clock'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "L2C010.v" "" { Text "C:/Users/Jesse/Desktop/All ECE/CSE140/L2C010/L2C010.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.113 ns) + CELL(0.879 ns) 3.018 ns clk_1Hz 2 REG LCFF_X24_Y22_N13 3 " "Info: 2: + IC(1.113 ns) + CELL(0.879 ns) = 3.018 ns; Loc. = LCFF_X24_Y22_N13; Fanout = 3; REG Node = 'clk_1Hz'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.992 ns" { clock clk_1Hz } "NODE_NAME" } } { "L2C010.v" "" { Text "C:/Users/Jesse/Desktop/All ECE/CSE140/L2C010/L2C010.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.246 ns) + CELL(0.000 ns) 4.264 ns clk_1Hz~clkctrl 3 COMB CLKCTRL_G9 41 " "Info: 3: + IC(1.246 ns) + CELL(0.000 ns) = 4.264 ns; Loc. = CLKCTRL_G9; Fanout = 41; COMB Node = 'clk_1Hz~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.246 ns" { clk_1Hz clk_1Hz~clkctrl } "NODE_NAME" } } { "L2C010.v" "" { Text "C:/Users/Jesse/Desktop/All ECE/CSE140/L2C010/L2C010.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.991 ns) + CELL(0.602 ns) 5.857 ns count\[0\] 4 REG LCFF_X33_Y13_N17 9 " "Info: 4: + IC(0.991 ns) + CELL(0.602 ns) = 5.857 ns; Loc. = LCFF_X33_Y13_N17; Fanout = 9; REG Node = 'count\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.593 ns" { clk_1Hz~clkctrl count[0] } "NODE_NAME" } } { "L2C010.v" "" { Text "C:/Users/Jesse/Desktop/All ECE/CSE140/L2C010/L2C010.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.507 ns ( 42.80 % ) " "Info: Total cell delay = 2.507 ns ( 42.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.350 ns ( 57.20 % ) " "Info: Total interconnect delay = 3.350 ns ( 57.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.857 ns" { clock clk_1Hz clk_1Hz~clkctrl count[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.857 ns" { clock {} clock~combout {} clk_1Hz {} clk_1Hz~clkctrl {} count[0] {} } { 0.000ns 0.000ns 1.113ns 1.246ns 0.991ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "L2C010.v" "" { Text "C:/Users/Jesse/Desktop/All ECE/CSE140/L2C010/L2C010.v" 100 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.635 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.635 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns sw\[0\] 1 PIN PIN_L22 35 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L22; Fanout = 35; PIN Node = 'sw\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw[0] } "NODE_NAME" } } { "L2C010.v" "" { Text "C:/Users/Jesse/Desktop/All ECE/CSE140/L2C010/L2C010.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.336 ns) + CELL(0.177 ns) 2.539 ns count~4 2 COMB LCCOMB_X33_Y13_N16 1 " "Info: 2: + IC(1.336 ns) + CELL(0.177 ns) = 2.539 ns; Loc. = LCCOMB_X33_Y13_N16; Fanout = 1; COMB Node = 'count~4'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.513 ns" { sw[0] count~4 } "NODE_NAME" } } { "L2C010.v" "" { Text "C:/Users/Jesse/Desktop/All ECE/CSE140/L2C010/L2C010.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 2.635 ns count\[0\] 3 REG LCFF_X33_Y13_N17 9 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 2.635 ns; Loc. = LCFF_X33_Y13_N17; Fanout = 9; REG Node = 'count\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { count~4 count[0] } "NODE_NAME" } } { "L2C010.v" "" { Text "C:/Users/Jesse/Desktop/All ECE/CSE140/L2C010/L2C010.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.299 ns ( 49.30 % ) " "Info: Total cell delay = 1.299 ns ( 49.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.336 ns ( 50.70 % ) " "Info: Total interconnect delay = 1.336 ns ( 50.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.635 ns" { sw[0] count~4 count[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.635 ns" { sw[0] {} sw[0]~combout {} count~4 {} count[0] {} } { 0.000ns 0.000ns 1.336ns 0.000ns } { 0.000ns 1.026ns 0.177ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.857 ns" { clock clk_1Hz clk_1Hz~clkctrl count[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.857 ns" { clock {} clock~combout {} clk_1Hz {} clk_1Hz~clkctrl {} count[0] {} } { 0.000ns 0.000ns 1.113ns 1.246ns 0.991ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.635 ns" { sw[0] count~4 count[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.635 ns" { sw[0] {} sw[0]~combout {} count~4 {} count[0] {} } { 0.000ns 0.000ns 1.336ns 0.000ns } { 0.000ns 1.026ns 0.177ns 0.096ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "185 " "Info: Peak virtual memory: 185 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 05 14:14:49 2015 " "Info: Processing ended: Sun Apr 05 14:14:49 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
