{
  "core_name": "wb_ram",
  "version": "1.0.0",
  "description": "Wishbone RAM with selectable backends",
  "depends": [ "wb_common" ],
  "verilog_files": {
    "src_files": [ "rtl/verilog/wb_ram.v", "rtl/verilog/wb_ram_generic.v" ],
    "tb_private_src_files": [ "bench/wb_ram_tb.v" ]
  },
  "testbench": "wb_ram_tb",
  "provider": "NO_PROVIDER",
  "supported_simulators": [ "ICARUS", "MODELSIM" ],
  "modelsim": { "depend": [ "vlog_tb_utils", "wb_bfm" ] },
  "icarus": { "depend": [ "vlog_tb_utils", "wb_bfm" ] },
  "plusargs": [
    {
      "name": "transactions",
      "arg_type": "INT",
      "description": "\"Number of wishbone transactions\""
    }
  ]
}
