/*
 * Copyright 2021-2022 NXP
 *
 * SPDX-License-Identifier: Apache-2.0
 */

/dts-v1/;

#include <nxp/nxp_mimx8mp_a53.dtsi>
#include "imx8mp_evk-pinctrl.dtsi"

/ {
	compatible = "fsl,mimx8mp";
	model = "NXP i.MX8MP A53";

	chosen {
		zephyr,console = &uart4;
		zephyr,shell-uart = &uart4;
		/* sram node actually locates at DDR DRAM */
		zephyr,sram = &dram;
	};

	cpus {
		cpu@0 {
			status = "disabled";
		};

		cpu@1 {
			status = "disabled";
		};
	};

	psci {
		compatible = "arm,psci-0.2";
		method = "smc";
	};

	dram: memory@c0000000 {
		reg = <0xc0000000 DT_SIZE_M(1)>;
	};
};

&enet {
	status = "okay";
};

&enet_mac {
	pinctrl-0 = <&pinmux_enet>;
	pinctrl-names = "default";
	phy-handle = <&phy>;
	phy-connection-type = "rgmii";
	zephyr,random-mac-address;
	status = "okay";
};

&enet_mdio {
	pinctrl-0 = <&pinmux_mdio>;
	pinctrl-names = "default";
	status = "okay";

	phy: phy@1 {
		compatible = "realtek,rtl8211f";
		reg = <1>;
		status = "okay";
	};
};

&uart4 {
	current-speed = <115200>;
	pinctrl-0 = <&uart4_default>;
	pinctrl-names = "default";
	status = "okay";
};
