
IO_Tile_1_33

 (3 1)  (45 529)  (45 529)  IO control bit: IOUP_REN_1

 (2 6)  (44 535)  (44 535)  IO control bit: IOUP_REN_0



IO_Tile_2_33

 (3 1)  (99 529)  (99 529)  IO control bit: IOUP_REN_1

 (2 6)  (98 535)  (98 535)  IO control bit: IOUP_REN_0



IO_Tile_3_33

 (3 1)  (153 529)  (153 529)  IO control bit: IOUP_REN_1

 (2 6)  (152 535)  (152 535)  IO control bit: IOUP_REN_0

 (3 6)  (153 535)  (153 535)  IO control bit: IOUP_IE_1

 (16 8)  (130 536)  (130 536)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (16 9)  (130 537)  (130 537)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_4
 (17 13)  (131 541)  (131 541)  IOB_1 IO Functioning bit


IO_Tile_4_33

 (3 1)  (207 529)  (207 529)  IO control bit: IOUP_REN_1

 (17 1)  (185 529)  (185 529)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_0
 (17 3)  (185 530)  (185 530)  IOB_0 IO Functioning bit
 (2 6)  (206 535)  (206 535)  IO control bit: IOUP_REN_0

 (3 6)  (207 535)  (207 535)  IO control bit: IOUP_IE_1

 (3 9)  (207 537)  (207 537)  IO control bit: IOUP_IE_0

 (16 9)  (184 537)  (184 537)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_4
 (1 11)  (205 538)  (205 538)  Enable bit of Mux _out_links/OutMux6_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_r_2
 (17 13)  (185 541)  (185 541)  IOB_1 IO Functioning bit


IO_Tile_5_33

 (16 0)  (238 528)  (238 528)  IOB_0 IO Functioning bit
 (3 1)  (261 529)  (261 529)  IO control bit: BIOUP_REN_1

 (17 3)  (239 530)  (239 530)  IOB_0 IO Functioning bit
 (12 4)  (268 532)  (268 532)  routing T_5_33.lc_trk_g1_7 <X> T_5_33.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (269 532)  (269 532)  routing T_5_33.lc_trk_g1_7 <X> T_5_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (238 532)  (238 532)  IOB_0 IO Functioning bit
 (12 5)  (268 533)  (268 533)  routing T_5_33.lc_trk_g1_7 <X> T_5_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (269 533)  (269 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (260 535)  (260 535)  IO control bit: BIOUP_REN_0

 (5 14)  (251 543)  (251 543)  routing T_5_33.span4_vert_23 <X> T_5_33.lc_trk_g1_7
 (6 14)  (252 543)  (252 543)  routing T_5_33.span4_vert_23 <X> T_5_33.lc_trk_g1_7
 (7 14)  (253 543)  (253 543)  Enable bit of Mux _local_links/g1_mux_7 => span4_vert_23 lc_trk_g1_7


IO_Tile_6_33

 (3 1)  (315 529)  (315 529)  IO control bit: BIOUP_REN_1

 (2 6)  (314 535)  (314 535)  IO control bit: BIOUP_REN_0

 (3 6)  (315 535)  (315 535)  IO control bit: BIOUP_IE_1

 (16 9)  (292 537)  (292 537)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_4
 (17 13)  (293 541)  (293 541)  IOB_1 IO Functioning bit


IO_Tile_7_33

 (16 0)  (346 528)  (346 528)  IOB_0 IO Functioning bit
 (3 1)  (369 529)  (369 529)  IO control bit: BIOUP_REN_1

 (17 3)  (347 530)  (347 530)  IOB_0 IO Functioning bit
 (12 4)  (376 532)  (376 532)  routing T_7_33.lc_trk_g1_7 <X> T_7_33.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (377 532)  (377 532)  routing T_7_33.lc_trk_g1_7 <X> T_7_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (346 532)  (346 532)  IOB_0 IO Functioning bit
 (12 5)  (376 533)  (376 533)  routing T_7_33.lc_trk_g1_7 <X> T_7_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (377 533)  (377 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (368 535)  (368 535)  IO control bit: BIOUP_REN_0

 (3 6)  (369 535)  (369 535)  IO control bit: BIOUP_IE_1

 (16 8)  (346 536)  (346 536)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (17 13)  (347 541)  (347 541)  IOB_1 IO Functioning bit
 (6 14)  (360 543)  (360 543)  routing T_7_33.span4_vert_7 <X> T_7_33.lc_trk_g1_7
 (7 14)  (361 543)  (361 543)  Enable bit of Mux _local_links/g1_mux_7 => span4_vert_7 lc_trk_g1_7
 (8 14)  (362 543)  (362 543)  routing T_7_33.span4_vert_7 <X> T_7_33.lc_trk_g1_7


IO_Tile_8_33

 (5 0)  (413 528)  (413 528)  routing T_8_33.span4_horz_r_1 <X> T_8_33.lc_trk_g0_1
 (7 0)  (415 528)  (415 528)  Enable bit of Mux _local_links/g0_mux_1 => span4_horz_r_1 lc_trk_g0_1
 (3 1)  (423 529)  (423 529)  IO control bit: BIOUP_REN_1

 (8 1)  (416 529)  (416 529)  routing T_8_33.span4_horz_r_1 <X> T_8_33.lc_trk_g0_1
 (17 2)  (401 531)  (401 531)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_8
 (17 3)  (401 530)  (401 530)  IOB_0 IO Functioning bit
 (17 5)  (401 533)  (401 533)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_16
 (2 6)  (422 535)  (422 535)  IO control bit: BIOUP_REN_0

 (14 7)  (432 534)  (432 534)  routing T_8_33.span4_horz_l_14 <X> T_8_33.span4_horz_r_2
 (3 9)  (423 537)  (423 537)  IO control bit: BIOUP_IE_0

 (16 10)  (400 539)  (400 539)  IOB_1 IO Functioning bit
 (13 11)  (431 538)  (431 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (401 541)  (401 541)  IOB_1 IO Functioning bit
 (16 14)  (400 543)  (400 543)  IOB_1 IO Functioning bit


IO_Tile_9_33

 (3 1)  (465 529)  (465 529)  IO control bit: BIOUP_REN_1

 (2 6)  (464 535)  (464 535)  IO control bit: BIOUP_REN_0



IO_Tile_10_33

 (3 1)  (519 529)  (519 529)  IO control bit: BIOUP_REN_1

 (2 6)  (518 535)  (518 535)  IO control bit: BIOUP_REN_0

 (13 13)  (527 541)  (527 541)  routing T_10_33.span4_vert_19 <X> T_10_33.span4_horz_r_3
 (14 13)  (528 541)  (528 541)  routing T_10_33.span4_vert_19 <X> T_10_33.span4_horz_r_3


IO_Tile_11_33

 (3 1)  (573 529)  (573 529)  IO control bit: BIOUP_REN_1

 (2 6)  (572 535)  (572 535)  IO control bit: BIOUP_REN_0

 (3 6)  (573 535)  (573 535)  IO control bit: BIOUP_IE_1

 (17 9)  (551 537)  (551 537)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (17 13)  (551 541)  (551 541)  IOB_1 IO Functioning bit


IO_Tile_12_33

 (3 1)  (627 529)  (627 529)  IO control bit: BIOUP_REN_1

 (11 2)  (633 531)  (633 531)  routing T_12_33.span4_vert_7 <X> T_12_33.span4_horz_l_13
 (12 2)  (634 531)  (634 531)  routing T_12_33.span4_vert_7 <X> T_12_33.span4_horz_l_13
 (2 6)  (626 535)  (626 535)  IO control bit: BIOUP_REN_0

 (14 7)  (636 534)  (636 534)  routing T_12_33.span4_horz_l_14 <X> T_12_33.span4_horz_r_2


IO_Tile_13_33

 (3 1)  (681 529)  (681 529)  IO control bit: BIOUP_REN_1

 (2 6)  (680 535)  (680 535)  IO control bit: BIOUP_REN_0



IO_Tile_14_33

 (3 1)  (735 529)  (735 529)  IO control bit: BIOUP_REN_1

 (2 6)  (734 535)  (734 535)  IO control bit: BIOUP_REN_0

 (14 13)  (744 541)  (744 541)  routing T_14_33.span4_horz_l_15 <X> T_14_33.span4_horz_r_3


IO_Tile_15_33

 (3 1)  (789 529)  (789 529)  IO control bit: BIOUP_REN_1

 (2 6)  (788 535)  (788 535)  IO control bit: BIOUP_REN_0



IO_Tile_16_33

 (3 1)  (843 529)  (843 529)  IO control bit: GIOUP1_REN_1

 (14 4)  (852 532)  (852 532)  routing T_16_33.lc_trk_g1_2 <X> T_16_33.wire_gbuf/in
 (15 4)  (853 532)  (853 532)  Enable bit of Mux _fablink/Mux => lc_trk_g1_2 wire_gbuf/in
 (14 5)  (852 533)  (852 533)  routing T_16_33.lc_trk_g1_2 <X> T_16_33.wire_gbuf/in
 (2 6)  (842 535)  (842 535)  IO control bit: GIOUP1_REN_0

 (6 6)  (834 535)  (834 535)  routing T_16_33.span12_vert_15 <X> T_16_33.lc_trk_g0_7
 (7 6)  (835 535)  (835 535)  Enable bit of Mux _local_links/g0_mux_7 => span12_vert_15 lc_trk_g0_7
 (14 7)  (852 534)  (852 534)  routing T_16_33.span4_horz_l_14 <X> T_16_33.span4_horz_r_2
 (4 10)  (832 539)  (832 539)  routing T_16_33.span12_vert_2 <X> T_16_33.lc_trk_g1_2
 (13 10)  (851 539)  (851 539)  routing T_16_33.lc_trk_g0_7 <X> T_16_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (820 539)  (820 539)  IOB_1 IO Functioning bit
 (4 11)  (832 538)  (832 538)  routing T_16_33.span12_vert_2 <X> T_16_33.lc_trk_g1_2
 (5 11)  (833 538)  (833 538)  routing T_16_33.span12_vert_2 <X> T_16_33.lc_trk_g1_2
 (7 11)  (835 538)  (835 538)  Enable bit of Mux _local_links/g1_mux_2 => span12_vert_2 lc_trk_g1_2
 (12 11)  (850 538)  (850 538)  routing T_16_33.lc_trk_g0_7 <X> T_16_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (851 538)  (851 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (821 541)  (821 541)  IOB_1 IO Functioning bit
 (16 14)  (820 543)  (820 543)  IOB_1 IO Functioning bit


IO_Tile_17_33

 (16 0)  (878 528)  (878 528)  IOB_0 IO Functioning bit
 (3 1)  (901 529)  (901 529)  IO control bit: GIOUP0_REN_1

 (17 3)  (879 530)  (879 530)  IOB_0 IO Functioning bit
 (12 4)  (908 532)  (908 532)  routing T_17_33.lc_trk_g1_7 <X> T_17_33.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (909 532)  (909 532)  routing T_17_33.lc_trk_g1_7 <X> T_17_33.wire_io_cluster/io_0/D_OUT_0
 (14 4)  (910 532)  (910 532)  routing T_17_33.lc_trk_g1_6 <X> T_17_33.wire_gbuf/in
 (15 4)  (911 532)  (911 532)  Enable bit of Mux _fablink/Mux => lc_trk_g1_6 wire_gbuf/in
 (16 4)  (878 532)  (878 532)  IOB_0 IO Functioning bit
 (12 5)  (908 533)  (908 533)  routing T_17_33.lc_trk_g1_7 <X> T_17_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (909 533)  (909 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (14 5)  (910 533)  (910 533)  routing T_17_33.lc_trk_g1_6 <X> T_17_33.wire_gbuf/in
 (15 5)  (911 533)  (911 533)  routing T_17_33.lc_trk_g1_6 <X> T_17_33.wire_gbuf/in
 (2 6)  (900 535)  (900 535)  IO control bit: GIOUP0_REN_0

 (5 14)  (891 543)  (891 543)  routing T_17_33.span4_horz_r_15 <X> T_17_33.lc_trk_g1_7
 (7 14)  (893 543)  (893 543)  Enable bit of Mux _local_links/g1_mux_7 => span4_horz_r_15 lc_trk_g1_7
 (8 14)  (894 543)  (894 543)  routing T_17_33.span4_horz_r_15 <X> T_17_33.lc_trk_g1_7
 (4 15)  (890 542)  (890 542)  routing T_17_33.span4_horz_r_6 <X> T_17_33.lc_trk_g1_6
 (5 15)  (891 542)  (891 542)  routing T_17_33.span4_horz_r_6 <X> T_17_33.lc_trk_g1_6
 (7 15)  (893 542)  (893 542)  Enable bit of Mux _local_links/g1_mux_6 => span4_horz_r_6 lc_trk_g1_6


IO_Tile_18_33

 (3 1)  (955 529)  (955 529)  IO control bit: IOUP_REN_1

 (2 6)  (954 535)  (954 535)  IO control bit: IOUP_REN_0



IO_Tile_19_33

 (6 0)  (1000 528)  (1000 528)  routing T_19_33.span4_vert_9 <X> T_19_33.lc_trk_g0_1
 (7 0)  (1001 528)  (1001 528)  Enable bit of Mux _local_links/g0_mux_1 => span4_vert_9 lc_trk_g0_1
 (8 0)  (1002 528)  (1002 528)  routing T_19_33.span4_vert_9 <X> T_19_33.lc_trk_g0_1
 (3 1)  (1009 529)  (1009 529)  IO control bit: BIOUP_REN_1

 (8 1)  (1002 529)  (1002 529)  routing T_19_33.span4_vert_9 <X> T_19_33.lc_trk_g0_1
 (2 6)  (1008 535)  (1008 535)  IO control bit: BIOUP_REN_0

 (16 10)  (986 539)  (986 539)  IOB_1 IO Functioning bit
 (13 11)  (1017 538)  (1017 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (987 541)  (987 541)  IOB_1 IO Functioning bit
 (16 14)  (986 543)  (986 543)  IOB_1 IO Functioning bit


IO_Tile_20_33

 (16 0)  (1040 528)  (1040 528)  IOB_0 IO Functioning bit
 (3 1)  (1063 529)  (1063 529)  IO control bit: BIOUP_REN_1

 (17 3)  (1041 530)  (1041 530)  IOB_0 IO Functioning bit
 (4 4)  (1052 532)  (1052 532)  routing T_20_33.span4_vert_12 <X> T_20_33.lc_trk_g0_4
 (13 4)  (1071 532)  (1071 532)  routing T_20_33.lc_trk_g0_4 <X> T_20_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1040 532)  (1040 532)  IOB_0 IO Functioning bit
 (4 5)  (1052 533)  (1052 533)  routing T_20_33.span4_vert_12 <X> T_20_33.lc_trk_g0_4
 (6 5)  (1054 533)  (1054 533)  routing T_20_33.span4_vert_12 <X> T_20_33.lc_trk_g0_4
 (7 5)  (1055 533)  (1055 533)  Enable bit of Mux _local_links/g0_mux_4 => span4_vert_12 lc_trk_g0_4
 (13 5)  (1071 533)  (1071 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1062 535)  (1062 535)  IO control bit: BIOUP_REN_0

 (12 10)  (1070 539)  (1070 539)  routing T_20_33.lc_trk_g1_6 <X> T_20_33.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1071 539)  (1071 539)  routing T_20_33.lc_trk_g1_6 <X> T_20_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1040 539)  (1040 539)  IOB_1 IO Functioning bit
 (12 11)  (1070 538)  (1070 538)  routing T_20_33.lc_trk_g1_6 <X> T_20_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1071 538)  (1071 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_6 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1041 541)  (1041 541)  IOB_1 IO Functioning bit
 (4 14)  (1052 543)  (1052 543)  routing T_20_33.span4_horz_r_14 <X> T_20_33.lc_trk_g1_6
 (16 14)  (1040 543)  (1040 543)  IOB_1 IO Functioning bit
 (5 15)  (1053 542)  (1053 542)  routing T_20_33.span4_horz_r_14 <X> T_20_33.lc_trk_g1_6
 (7 15)  (1055 542)  (1055 542)  Enable bit of Mux _local_links/g1_mux_6 => span4_horz_r_14 lc_trk_g1_6


IO_Tile_21_33

 (3 1)  (1117 529)  (1117 529)  IO control bit: BIOUP_REN_1

 (2 6)  (1116 535)  (1116 535)  IO control bit: BIOUP_REN_0

 (11 6)  (1123 535)  (1123 535)  routing T_21_33.span4_vert_13 <X> T_21_33.span4_horz_l_14
 (12 6)  (1124 535)  (1124 535)  routing T_21_33.span4_vert_13 <X> T_21_33.span4_horz_l_14


IO_Tile_22_33

 (3 1)  (1171 529)  (1171 529)  IO control bit: BIOUP_REN_1

 (2 6)  (1170 535)  (1170 535)  IO control bit: BIOUP_REN_0



IO_Tile_23_33

 (3 1)  (1225 529)  (1225 529)  IO control bit: IOUP_REN_1

 (2 6)  (1224 535)  (1224 535)  IO control bit: IOUP_REN_0



IO_Tile_24_33

 (3 1)  (1279 529)  (1279 529)  IO control bit: IOUP_REN_1

 (2 6)  (1278 535)  (1278 535)  IO control bit: IOUP_REN_0

 (13 13)  (1287 541)  (1287 541)  routing T_24_33.span4_vert_19 <X> T_24_33.span4_horz_r_3
 (14 13)  (1288 541)  (1288 541)  routing T_24_33.span4_vert_19 <X> T_24_33.span4_horz_r_3


IO_Tile_25_33

 (16 0)  (1310 528)  (1310 528)  IOB_0 IO Functioning bit
 (3 1)  (1333 529)  (1333 529)  IO control bit: IOUP_REN_1

 (17 3)  (1311 530)  (1311 530)  IOB_0 IO Functioning bit
 (4 4)  (1322 532)  (1322 532)  routing T_25_33.span4_vert_12 <X> T_25_33.lc_trk_g0_4
 (13 4)  (1341 532)  (1341 532)  routing T_25_33.lc_trk_g0_4 <X> T_25_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1310 532)  (1310 532)  IOB_0 IO Functioning bit
 (4 5)  (1322 533)  (1322 533)  routing T_25_33.span4_vert_12 <X> T_25_33.lc_trk_g0_4
 (6 5)  (1324 533)  (1324 533)  routing T_25_33.span4_vert_12 <X> T_25_33.lc_trk_g0_4
 (7 5)  (1325 533)  (1325 533)  Enable bit of Mux _local_links/g0_mux_4 => span4_vert_12 lc_trk_g0_4
 (13 5)  (1341 533)  (1341 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1332 535)  (1332 535)  IO control bit: IOUP_REN_0



IO_Tile_26_33

 (16 0)  (1352 528)  (1352 528)  IOB_0 IO Functioning bit
 (3 1)  (1375 529)  (1375 529)  IO control bit: IOUP_REN_1

 (17 3)  (1353 530)  (1353 530)  IOB_0 IO Functioning bit
 (12 4)  (1382 532)  (1382 532)  routing T_26_33.lc_trk_g1_3 <X> T_26_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1352 532)  (1352 532)  IOB_0 IO Functioning bit
 (12 5)  (1382 533)  (1382 533)  routing T_26_33.lc_trk_g1_3 <X> T_26_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1383 533)  (1383 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1374 535)  (1374 535)  IO control bit: IOUP_REN_0

 (5 10)  (1365 539)  (1365 539)  routing T_26_33.span4_horz_r_11 <X> T_26_33.lc_trk_g1_3
 (7 10)  (1367 539)  (1367 539)  Enable bit of Mux _local_links/g1_mux_3 => span4_horz_r_11 lc_trk_g1_3
 (8 10)  (1368 539)  (1368 539)  routing T_26_33.span4_horz_r_11 <X> T_26_33.lc_trk_g1_3


IO_Tile_27_33

 (16 0)  (1406 528)  (1406 528)  IOB_0 IO Functioning bit
 (3 1)  (1429 529)  (1429 529)  IO control bit: IOUP_REN_1

 (17 3)  (1407 530)  (1407 530)  IOB_0 IO Functioning bit
 (12 4)  (1436 532)  (1436 532)  routing T_27_33.lc_trk_g1_3 <X> T_27_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1406 532)  (1406 532)  IOB_0 IO Functioning bit
 (12 5)  (1436 533)  (1436 533)  routing T_27_33.lc_trk_g1_3 <X> T_27_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1437 533)  (1437 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1428 535)  (1428 535)  IO control bit: IOUP_REN_0

 (6 10)  (1420 539)  (1420 539)  routing T_27_33.span4_vert_3 <X> T_27_33.lc_trk_g1_3
 (7 10)  (1421 539)  (1421 539)  Enable bit of Mux _local_links/g1_mux_3 => span4_vert_3 lc_trk_g1_3
 (8 10)  (1422 539)  (1422 539)  routing T_27_33.span4_vert_3 <X> T_27_33.lc_trk_g1_3


IO_Tile_28_33

 (3 1)  (1483 529)  (1483 529)  IO control bit: IOUP_REN_1

 (2 6)  (1482 535)  (1482 535)  IO control bit: IOUP_REN_0

 (12 10)  (1490 539)  (1490 539)  routing T_28_33.lc_trk_g1_6 <X> T_28_33.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1491 539)  (1491 539)  routing T_28_33.lc_trk_g1_6 <X> T_28_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1460 539)  (1460 539)  IOB_1 IO Functioning bit
 (12 11)  (1490 538)  (1490 538)  routing T_28_33.lc_trk_g1_6 <X> T_28_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1491 538)  (1491 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_6 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1461 541)  (1461 541)  IOB_1 IO Functioning bit
 (16 14)  (1460 543)  (1460 543)  IOB_1 IO Functioning bit
 (4 15)  (1472 542)  (1472 542)  routing T_28_33.span12_vert_22 <X> T_28_33.lc_trk_g1_6
 (6 15)  (1474 542)  (1474 542)  routing T_28_33.span12_vert_22 <X> T_28_33.lc_trk_g1_6
 (7 15)  (1475 542)  (1475 542)  Enable bit of Mux _local_links/g1_mux_6 => span12_vert_22 lc_trk_g1_6


IO_Tile_29_33

 (16 0)  (1514 528)  (1514 528)  IOB_0 IO Functioning bit
 (3 1)  (1537 529)  (1537 529)  IO control bit: IOUP_REN_1

 (17 3)  (1515 530)  (1515 530)  IOB_0 IO Functioning bit
 (12 4)  (1544 532)  (1544 532)  routing T_29_33.lc_trk_g1_7 <X> T_29_33.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1545 532)  (1545 532)  routing T_29_33.lc_trk_g1_7 <X> T_29_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1514 532)  (1514 532)  IOB_0 IO Functioning bit
 (12 5)  (1544 533)  (1544 533)  routing T_29_33.lc_trk_g1_7 <X> T_29_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1545 533)  (1545 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1536 535)  (1536 535)  IO control bit: IOUP_REN_0

 (12 10)  (1544 539)  (1544 539)  routing T_29_33.lc_trk_g1_2 <X> T_29_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1514 539)  (1514 539)  IOB_1 IO Functioning bit
 (4 11)  (1526 538)  (1526 538)  routing T_29_33.span12_vert_18 <X> T_29_33.lc_trk_g1_2
 (6 11)  (1528 538)  (1528 538)  routing T_29_33.span12_vert_18 <X> T_29_33.lc_trk_g1_2
 (7 11)  (1529 538)  (1529 538)  Enable bit of Mux _local_links/g1_mux_2 => span12_vert_18 lc_trk_g1_2
 (12 11)  (1544 538)  (1544 538)  routing T_29_33.lc_trk_g1_2 <X> T_29_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1545 538)  (1545 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_2 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1515 541)  (1515 541)  IOB_1 IO Functioning bit
 (6 14)  (1528 543)  (1528 543)  routing T_29_33.span12_vert_15 <X> T_29_33.lc_trk_g1_7
 (7 14)  (1529 543)  (1529 543)  Enable bit of Mux _local_links/g1_mux_7 => span12_vert_15 lc_trk_g1_7
 (16 14)  (1514 543)  (1514 543)  IOB_1 IO Functioning bit


IO_Tile_30_33

 (3 1)  (1591 529)  (1591 529)  IO control bit: IOUP_REN_1

 (17 2)  (1569 531)  (1569 531)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_8
 (17 3)  (1569 530)  (1569 530)  IOB_0 IO Functioning bit
 (17 5)  (1569 533)  (1569 533)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_16
 (2 6)  (1590 535)  (1590 535)  IO control bit: IOUP_REN_0

 (3 9)  (1591 537)  (1591 537)  IO control bit: IOUP_IE_0



IO_Tile_31_33

 (16 0)  (1622 528)  (1622 528)  IOB_0 IO Functioning bit
 (3 1)  (1645 529)  (1645 529)  IO control bit: IOUP_REN_1

 (13 3)  (1653 530)  (1653 530)  routing T_31_33.span4_vert_7 <X> T_31_33.span4_horz_r_1
 (14 3)  (1654 530)  (1654 530)  routing T_31_33.span4_vert_7 <X> T_31_33.span4_horz_r_1
 (17 3)  (1623 530)  (1623 530)  IOB_0 IO Functioning bit
 (12 4)  (1652 532)  (1652 532)  routing T_31_33.lc_trk_g1_7 <X> T_31_33.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1653 532)  (1653 532)  routing T_31_33.lc_trk_g1_7 <X> T_31_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1622 532)  (1622 532)  IOB_0 IO Functioning bit
 (12 5)  (1652 533)  (1652 533)  routing T_31_33.lc_trk_g1_7 <X> T_31_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1653 533)  (1653 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1644 535)  (1644 535)  IO control bit: IOUP_REN_0

 (4 8)  (1634 536)  (1634 536)  routing T_31_33.span4_vert_8 <X> T_31_33.lc_trk_g1_0
 (4 9)  (1634 537)  (1634 537)  routing T_31_33.span4_vert_8 <X> T_31_33.lc_trk_g1_0
 (6 9)  (1636 537)  (1636 537)  routing T_31_33.span4_vert_8 <X> T_31_33.lc_trk_g1_0
 (7 9)  (1637 537)  (1637 537)  Enable bit of Mux _local_links/g1_mux_0 => span4_vert_8 lc_trk_g1_0
 (12 10)  (1652 539)  (1652 539)  routing T_31_33.lc_trk_g1_0 <X> T_31_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1622 539)  (1622 539)  IOB_1 IO Functioning bit
 (13 11)  (1653 538)  (1653 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1623 541)  (1623 541)  IOB_1 IO Functioning bit
 (5 14)  (1635 543)  (1635 543)  routing T_31_33.span4_vert_23 <X> T_31_33.lc_trk_g1_7
 (6 14)  (1636 543)  (1636 543)  routing T_31_33.span4_vert_23 <X> T_31_33.lc_trk_g1_7
 (7 14)  (1637 543)  (1637 543)  Enable bit of Mux _local_links/g1_mux_7 => span4_vert_23 lc_trk_g1_7
 (16 14)  (1622 543)  (1622 543)  IOB_1 IO Functioning bit


IO_Tile_32_33

 (3 1)  (1699 529)  (1699 529)  IO control bit: IOUP_REN_1

 (2 6)  (1698 535)  (1698 535)  IO control bit: IOUP_REN_0



IO_Tile_0_32

 (3 1)  (14 513)  (14 513)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 518)  (15 518)  IO control bit: IOLEFT_REN_0



LogicTile_16_32

 (3 12)  (819 524)  (819 524)  routing T_16_32.sp12_v_b_1 <X> T_16_32.sp12_h_r_1
 (3 13)  (819 525)  (819 525)  routing T_16_32.sp12_v_b_1 <X> T_16_32.sp12_h_r_1


LogicTile_28_32

 (3 15)  (1459 527)  (1459 527)  routing T_28_32.sp12_h_l_22 <X> T_28_32.sp12_v_t_22


IO_Tile_33_32

 (3 1)  (1729 513)  (1729 513)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 518)  (1728 518)  IO control bit: IORIGHT_REN_0



IO_Tile_0_31

 (3 1)  (14 497)  (14 497)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 502)  (15 502)  IO control bit: IOLEFT_REN_0



LogicTile_3_31

 (3 4)  (129 500)  (129 500)  routing T_3_31.sp12_v_t_23 <X> T_3_31.sp12_h_r_0


LogicTile_7_31

 (3 0)  (345 496)  (345 496)  routing T_7_31.sp12_v_t_23 <X> T_7_31.sp12_v_b_0


LogicTile_15_31

 (3 1)  (765 497)  (765 497)  routing T_15_31.sp12_h_l_23 <X> T_15_31.sp12_v_b_0


IO_Tile_33_31

 (16 0)  (1742 496)  (1742 496)  IOB_0 IO Functioning bit
 (3 1)  (1729 497)  (1729 497)  IO control bit: IORIGHT_REN_1

 (17 3)  (1743 499)  (1743 499)  IOB_0 IO Functioning bit
 (12 4)  (1738 500)  (1738 500)  routing T_33_31.lc_trk_g1_5 <X> T_33_31.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1739 500)  (1739 500)  routing T_33_31.lc_trk_g1_5 <X> T_33_31.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 500)  (1742 500)  IOB_0 IO Functioning bit
 (13 5)  (1739 501)  (1739 501)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_5 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 502)  (1728 502)  IO control bit: IORIGHT_REN_0

 (5 12)  (1731 508)  (1731 508)  routing T_33_31.span4_vert_b_13 <X> T_33_31.lc_trk_g1_5
 (7 12)  (1733 508)  (1733 508)  Enable bit of Mux _local_links/g1_mux_5 => span4_vert_b_13 lc_trk_g1_5
 (8 12)  (1734 508)  (1734 508)  routing T_33_31.span4_vert_b_13 <X> T_33_31.lc_trk_g1_5


IO_Tile_0_30

 (3 1)  (14 481)  (14 481)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 483)  (0 483)  IOB_0 IO Functioning bit
 (17 5)  (0 485)  (0 485)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 486)  (15 486)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 486)  (14 486)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 489)  (14 489)  IO control bit: IOLEFT_IE_0

 (17 9)  (0 489)  (0 489)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (0 493)  (0 493)  IOB_1 IO Functioning bit


LogicTile_4_30

 (3 5)  (183 485)  (183 485)  routing T_4_30.sp12_h_l_23 <X> T_4_30.sp12_h_r_0


LogicTile_5_30

 (8 15)  (242 495)  (242 495)  routing T_5_30.sp4_h_r_4 <X> T_5_30.sp4_v_t_47
 (9 15)  (243 495)  (243 495)  routing T_5_30.sp4_h_r_4 <X> T_5_30.sp4_v_t_47
 (10 15)  (244 495)  (244 495)  routing T_5_30.sp4_h_r_4 <X> T_5_30.sp4_v_t_47


LogicTile_6_30

 (1 3)  (289 483)  (289 483)  Enable bit of Mux _span_links/cross_mux_horz_5 => sp12_h_r_10 sp4_h_l_4
 (3 5)  (291 485)  (291 485)  routing T_6_30.sp12_h_l_23 <X> T_6_30.sp12_h_r_0


LogicTile_10_30

 (4 10)  (496 490)  (496 490)  routing T_10_30.sp4_v_b_6 <X> T_10_30.sp4_v_t_43


LogicTile_12_30

 (2 4)  (602 484)  (602 484)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (2 8)  (602 488)  (602 488)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_13_30

 (3 11)  (657 491)  (657 491)  routing T_13_30.sp12_v_b_1 <X> T_13_30.sp12_h_l_22


LogicTile_14_30

 (2 8)  (710 488)  (710 488)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (2 12)  (710 492)  (710 492)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_15_30

 (4 4)  (766 484)  (766 484)  routing T_15_30.sp4_h_l_44 <X> T_15_30.sp4_v_b_3
 (6 4)  (768 484)  (768 484)  routing T_15_30.sp4_h_l_44 <X> T_15_30.sp4_v_b_3
 (5 5)  (767 485)  (767 485)  routing T_15_30.sp4_h_l_44 <X> T_15_30.sp4_v_b_3
 (8 9)  (770 489)  (770 489)  routing T_15_30.sp4_h_l_42 <X> T_15_30.sp4_v_b_7
 (9 9)  (771 489)  (771 489)  routing T_15_30.sp4_h_l_42 <X> T_15_30.sp4_v_b_7


LogicTile_16_30

 (3 0)  (819 480)  (819 480)  routing T_16_30.sp12_h_r_0 <X> T_16_30.sp12_v_b_0
 (3 1)  (819 481)  (819 481)  routing T_16_30.sp12_h_r_0 <X> T_16_30.sp12_v_b_0


LogicTile_17_30

 (4 4)  (878 484)  (878 484)  routing T_17_30.sp4_h_l_44 <X> T_17_30.sp4_v_b_3
 (6 4)  (880 484)  (880 484)  routing T_17_30.sp4_h_l_44 <X> T_17_30.sp4_v_b_3
 (5 5)  (879 485)  (879 485)  routing T_17_30.sp4_h_l_44 <X> T_17_30.sp4_v_b_3
 (3 12)  (877 492)  (877 492)  routing T_17_30.sp12_v_b_1 <X> T_17_30.sp12_h_r_1
 (13 12)  (887 492)  (887 492)  routing T_17_30.sp4_h_l_46 <X> T_17_30.sp4_v_b_11
 (3 13)  (877 493)  (877 493)  routing T_17_30.sp12_v_b_1 <X> T_17_30.sp12_h_r_1
 (12 13)  (886 493)  (886 493)  routing T_17_30.sp4_h_l_46 <X> T_17_30.sp4_v_b_11


LogicTile_18_30

 (3 1)  (931 481)  (931 481)  routing T_18_30.sp12_h_l_23 <X> T_18_30.sp12_v_b_0


LogicTile_20_30

 (9 3)  (1045 483)  (1045 483)  routing T_20_30.sp4_v_b_1 <X> T_20_30.sp4_v_t_36


LogicTile_21_30

 (4 2)  (1094 482)  (1094 482)  routing T_21_30.sp4_v_b_4 <X> T_21_30.sp4_v_t_37
 (6 2)  (1096 482)  (1096 482)  routing T_21_30.sp4_v_b_4 <X> T_21_30.sp4_v_t_37
 (12 8)  (1102 488)  (1102 488)  routing T_21_30.sp4_v_b_8 <X> T_21_30.sp4_h_r_8
 (11 9)  (1101 489)  (1101 489)  routing T_21_30.sp4_v_b_8 <X> T_21_30.sp4_h_r_8


LogicTile_22_30

 (3 0)  (1147 480)  (1147 480)  routing T_22_30.sp12_h_r_0 <X> T_22_30.sp12_v_b_0
 (3 1)  (1147 481)  (1147 481)  routing T_22_30.sp12_h_r_0 <X> T_22_30.sp12_v_b_0


LogicTile_24_30

 (3 0)  (1255 480)  (1255 480)  routing T_24_30.sp12_h_r_0 <X> T_24_30.sp12_v_b_0
 (3 1)  (1255 481)  (1255 481)  routing T_24_30.sp12_h_r_0 <X> T_24_30.sp12_v_b_0
 (4 10)  (1256 490)  (1256 490)  routing T_24_30.sp4_v_b_6 <X> T_24_30.sp4_v_t_43


RAM_Tile_25_30

 (10 3)  (1316 483)  (1316 483)  routing T_25_30.sp4_h_l_45 <X> T_25_30.sp4_v_t_36


LogicTile_28_30

 (3 0)  (1459 480)  (1459 480)  routing T_28_30.sp12_h_r_0 <X> T_28_30.sp12_v_b_0
 (3 1)  (1459 481)  (1459 481)  routing T_28_30.sp12_h_r_0 <X> T_28_30.sp12_v_b_0
 (3 2)  (1459 482)  (1459 482)  routing T_28_30.sp12_h_r_0 <X> T_28_30.sp12_h_l_23
 (3 3)  (1459 483)  (1459 483)  routing T_28_30.sp12_h_r_0 <X> T_28_30.sp12_h_l_23
 (2 14)  (1458 494)  (1458 494)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10


LogicTile_29_30

 (3 14)  (1513 494)  (1513 494)  routing T_29_30.sp12_v_b_1 <X> T_29_30.sp12_v_t_22


LogicTile_31_30

 (8 15)  (1626 495)  (1626 495)  routing T_31_30.sp4_h_l_47 <X> T_31_30.sp4_v_t_47


IO_Tile_33_30

 (3 1)  (1729 481)  (1729 481)  IO control bit: IORIGHT_REN_1

 (17 2)  (1743 482)  (1743 482)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (1743 483)  (1743 483)  IOB_0 IO Functioning bit
 (17 5)  (1743 485)  (1743 485)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (1728 486)  (1728 486)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 486)  (1729 486)  IO control bit: IORIGHT_IE_1

 (16 8)  (1742 488)  (1742 488)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (1729 489)  (1729 489)  IO control bit: IORIGHT_IE_0

 (17 13)  (1743 493)  (1743 493)  IOB_1 IO Functioning bit


IO_Tile_0_29

 (3 1)  (14 465)  (14 465)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 470)  (15 470)  IO control bit: IOLEFT_REN_0



LogicTile_7_29

 (8 11)  (350 475)  (350 475)  routing T_7_29.sp4_h_r_7 <X> T_7_29.sp4_v_t_42
 (9 11)  (351 475)  (351 475)  routing T_7_29.sp4_h_r_7 <X> T_7_29.sp4_v_t_42


RAM_Tile_8_29

 (3 0)  (399 464)  (399 464)  routing T_8_29.sp12_v_t_23 <X> T_8_29.sp12_v_b_0


LogicTile_10_29

 (19 6)  (511 470)  (511 470)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19


LogicTile_11_29

 (10 10)  (556 474)  (556 474)  routing T_11_29.sp4_v_b_2 <X> T_11_29.sp4_h_l_42


LogicTile_12_29

 (9 11)  (609 475)  (609 475)  routing T_12_29.sp4_v_b_7 <X> T_12_29.sp4_v_t_42


LogicTile_18_29

 (3 0)  (931 464)  (931 464)  routing T_18_29.sp12_h_r_0 <X> T_18_29.sp12_v_b_0
 (3 1)  (931 465)  (931 465)  routing T_18_29.sp12_h_r_0 <X> T_18_29.sp12_v_b_0


LogicTile_19_29

 (6 14)  (988 478)  (988 478)  routing T_19_29.sp4_v_b_6 <X> T_19_29.sp4_v_t_44
 (5 15)  (987 479)  (987 479)  routing T_19_29.sp4_v_b_6 <X> T_19_29.sp4_v_t_44


LogicTile_24_29

 (19 6)  (1271 470)  (1271 470)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19


LogicTile_27_29

 (4 6)  (1406 470)  (1406 470)  routing T_27_29.sp4_v_b_3 <X> T_27_29.sp4_v_t_38


LogicTile_30_29

 (3 0)  (1567 464)  (1567 464)  routing T_30_29.sp12_v_t_23 <X> T_30_29.sp12_v_b_0
 (3 2)  (1567 466)  (1567 466)  routing T_30_29.sp12_h_r_0 <X> T_30_29.sp12_h_l_23
 (3 3)  (1567 467)  (1567 467)  routing T_30_29.sp12_h_r_0 <X> T_30_29.sp12_h_l_23


LogicTile_31_29

 (11 10)  (1629 474)  (1629 474)  routing T_31_29.sp4_v_b_0 <X> T_31_29.sp4_v_t_45
 (13 10)  (1631 474)  (1631 474)  routing T_31_29.sp4_v_b_0 <X> T_31_29.sp4_v_t_45
 (8 11)  (1626 475)  (1626 475)  routing T_31_29.sp4_v_b_4 <X> T_31_29.sp4_v_t_42
 (10 11)  (1628 475)  (1628 475)  routing T_31_29.sp4_v_b_4 <X> T_31_29.sp4_v_t_42


LogicTile_32_29

 (8 5)  (1680 469)  (1680 469)  routing T_32_29.sp4_h_r_4 <X> T_32_29.sp4_v_b_4


IO_Tile_33_29

 (3 1)  (1729 465)  (1729 465)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 470)  (1728 470)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 470)  (1729 470)  IO control bit: IORIGHT_IE_1

 (0 9)  (1726 473)  (1726 473)  Enable bit of Mux _out_links/OutMux0_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_4
 (16 9)  (1742 473)  (1742 473)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (1743 477)  (1743 477)  IOB_1 IO Functioning bit


IO_Tile_0_28

 (3 1)  (14 449)  (14 449)  IO control bit: IOLEFT_REN_1

 (13 1)  (4 449)  (4 449)  routing T_0_28.span4_horz_1 <X> T_0_28.span4_vert_b_0
 (14 1)  (3 449)  (3 449)  routing T_0_28.span4_horz_1 <X> T_0_28.span4_vert_b_0
 (2 6)  (15 454)  (15 454)  IO control bit: IOLEFT_REN_0



LogicTile_1_28

 (19 13)  (37 461)  (37 461)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_13_28

 (3 3)  (657 451)  (657 451)  routing T_13_28.sp12_v_b_0 <X> T_13_28.sp12_h_l_23


LogicTile_16_28

 (3 6)  (819 454)  (819 454)  routing T_16_28.sp12_v_b_0 <X> T_16_28.sp12_v_t_23


LogicTile_17_28

 (3 4)  (877 452)  (877 452)  routing T_17_28.sp12_v_b_0 <X> T_17_28.sp12_h_r_0
 (3 5)  (877 453)  (877 453)  routing T_17_28.sp12_v_b_0 <X> T_17_28.sp12_h_r_0


LogicTile_28_28

 (3 0)  (1459 448)  (1459 448)  routing T_28_28.sp12_h_r_0 <X> T_28_28.sp12_v_b_0
 (3 1)  (1459 449)  (1459 449)  routing T_28_28.sp12_h_r_0 <X> T_28_28.sp12_v_b_0


LogicTile_29_28

 (3 7)  (1513 455)  (1513 455)  routing T_29_28.sp12_h_l_23 <X> T_29_28.sp12_v_t_23


LogicTile_32_28

 (3 0)  (1675 448)  (1675 448)  routing T_32_28.sp12_h_r_0 <X> T_32_28.sp12_v_b_0
 (3 1)  (1675 449)  (1675 449)  routing T_32_28.sp12_h_r_0 <X> T_32_28.sp12_v_b_0


IO_Tile_33_28

 (3 1)  (1729 449)  (1729 449)  IO control bit: IORIGHT_REN_1

 (17 1)  (1743 449)  (1743 449)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 2)  (1743 450)  (1743 450)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (1743 451)  (1743 451)  IOB_0 IO Functioning bit
 (2 6)  (1728 454)  (1728 454)  IO control bit: IORIGHT_REN_0

 (3 9)  (1729 457)  (1729 457)  IO control bit: IORIGHT_IE_0



IO_Tile_0_27

 (4 0)  (13 432)  (13 432)  routing T_0_27.span12_horz_0 <X> T_0_27.lc_trk_g0_0
 (3 1)  (14 433)  (14 433)  IO control bit: IOLEFT_REN_1

 (4 1)  (13 433)  (13 433)  routing T_0_27.span12_horz_0 <X> T_0_27.lc_trk_g0_0
 (5 1)  (12 433)  (12 433)  routing T_0_27.span12_horz_0 <X> T_0_27.lc_trk_g0_0
 (7 1)  (10 433)  (10 433)  Enable bit of Mux _local_links/g0_mux_0 => span12_horz_0 lc_trk_g0_0
 (17 3)  (0 435)  (0 435)  IOB_0 IO Functioning bit
 (17 5)  (0 437)  (0 437)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 438)  (15 438)  IO control bit: IOLEFT_REN_0

 (3 9)  (14 441)  (14 441)  IO control bit: IOLEFT_IE_0

 (12 10)  (5 442)  (5 442)  routing T_0_27.lc_trk_g1_4 <X> T_0_27.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (4 442)  (4 442)  routing T_0_27.lc_trk_g1_4 <X> T_0_27.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 442)  (1 442)  IOB_1 IO Functioning bit
 (11 11)  (6 443)  (6 443)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_0 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (4 443)  (4 443)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 13)  (13 445)  (13 445)  routing T_0_27.span4_vert_b_4 <X> T_0_27.lc_trk_g1_4
 (5 13)  (12 445)  (12 445)  routing T_0_27.span4_vert_b_4 <X> T_0_27.lc_trk_g1_4
 (7 13)  (10 445)  (10 445)  Enable bit of Mux _local_links/g1_mux_4 => span4_vert_b_4 lc_trk_g1_4
 (17 13)  (0 445)  (0 445)  IOB_1 IO Functioning bit
 (17 14)  (0 446)  (0 446)  IOB_1 IO Functioning bit


LogicTile_4_27

 (3 1)  (183 433)  (183 433)  routing T_4_27.sp12_h_l_23 <X> T_4_27.sp12_v_b_0


LogicTile_11_27

 (3 0)  (549 432)  (549 432)  routing T_11_27.sp12_v_t_23 <X> T_11_27.sp12_v_b_0


LogicTile_12_27

 (3 3)  (603 435)  (603 435)  routing T_12_27.sp12_v_b_0 <X> T_12_27.sp12_h_l_23


LogicTile_18_27

 (19 2)  (947 434)  (947 434)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15


LogicTile_22_27

 (3 0)  (1147 432)  (1147 432)  routing T_22_27.sp12_h_r_0 <X> T_22_27.sp12_v_b_0
 (3 1)  (1147 433)  (1147 433)  routing T_22_27.sp12_h_r_0 <X> T_22_27.sp12_v_b_0


IO_Tile_33_27

 (3 1)  (1729 433)  (1729 433)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 438)  (1728 438)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 438)  (1729 438)  IO control bit: IORIGHT_IE_1

 (16 8)  (1742 440)  (1742 440)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (17 13)  (1743 445)  (1743 445)  IOB_1 IO Functioning bit


IO_Tile_0_26

 (3 1)  (14 417)  (14 417)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 422)  (15 422)  IO control bit: IOLEFT_REN_0



LogicTile_6_26

 (19 8)  (307 424)  (307 424)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21


LogicTile_15_26

 (4 4)  (766 420)  (766 420)  routing T_15_26.sp4_v_t_38 <X> T_15_26.sp4_v_b_3
 (5 4)  (767 420)  (767 420)  routing T_15_26.sp4_v_t_38 <X> T_15_26.sp4_h_r_3
 (9 9)  (771 425)  (771 425)  routing T_15_26.sp4_v_t_42 <X> T_15_26.sp4_v_b_7


LogicTile_17_26

 (11 0)  (885 416)  (885 416)  routing T_17_26.sp4_v_t_46 <X> T_17_26.sp4_v_b_2
 (12 1)  (886 417)  (886 417)  routing T_17_26.sp4_v_t_46 <X> T_17_26.sp4_v_b_2
 (22 1)  (896 417)  (896 417)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (14 6)  (888 422)  (888 422)  routing T_17_26.sp4_v_b_4 <X> T_17_26.lc_trk_g1_4
 (16 7)  (890 423)  (890 423)  routing T_17_26.sp4_v_b_4 <X> T_17_26.lc_trk_g1_4
 (17 7)  (891 423)  (891 423)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_b_4 lc_trk_g1_4
 (6 8)  (880 424)  (880 424)  routing T_17_26.sp4_v_t_38 <X> T_17_26.sp4_v_b_6
 (22 8)  (896 424)  (896 424)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (897 424)  (897 424)  routing T_17_26.sp4_h_r_27 <X> T_17_26.lc_trk_g2_3
 (24 8)  (898 424)  (898 424)  routing T_17_26.sp4_h_r_27 <X> T_17_26.lc_trk_g2_3
 (5 9)  (879 425)  (879 425)  routing T_17_26.sp4_v_t_38 <X> T_17_26.sp4_v_b_6
 (21 9)  (895 425)  (895 425)  routing T_17_26.sp4_h_r_27 <X> T_17_26.lc_trk_g2_3
 (26 12)  (900 428)  (900 428)  routing T_17_26.lc_trk_g3_5 <X> T_17_26.wire_logic_cluster/lc_6/in_0
 (27 12)  (901 428)  (901 428)  routing T_17_26.lc_trk_g1_4 <X> T_17_26.wire_logic_cluster/lc_6/in_1
 (29 12)  (903 428)  (903 428)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (904 428)  (904 428)  routing T_17_26.lc_trk_g1_4 <X> T_17_26.wire_logic_cluster/lc_6/in_1
 (32 12)  (906 428)  (906 428)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (907 428)  (907 428)  routing T_17_26.lc_trk_g2_3 <X> T_17_26.wire_logic_cluster/lc_6/in_3
 (39 12)  (913 428)  (913 428)  LC_6 Logic Functioning bit
 (42 12)  (916 428)  (916 428)  LC_6 Logic Functioning bit
 (27 13)  (901 429)  (901 429)  routing T_17_26.lc_trk_g3_5 <X> T_17_26.wire_logic_cluster/lc_6/in_0
 (28 13)  (902 429)  (902 429)  routing T_17_26.lc_trk_g3_5 <X> T_17_26.wire_logic_cluster/lc_6/in_0
 (29 13)  (903 429)  (903 429)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (31 13)  (905 429)  (905 429)  routing T_17_26.lc_trk_g2_3 <X> T_17_26.wire_logic_cluster/lc_6/in_3
 (32 13)  (906 429)  (906 429)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_2 input_2_6
 (35 13)  (909 429)  (909 429)  routing T_17_26.lc_trk_g0_2 <X> T_17_26.input_2_6
 (38 13)  (912 429)  (912 429)  LC_6 Logic Functioning bit
 (39 13)  (913 429)  (913 429)  LC_6 Logic Functioning bit
 (43 13)  (917 429)  (917 429)  LC_6 Logic Functioning bit
 (46 13)  (920 429)  (920 429)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (16 14)  (890 430)  (890 430)  routing T_17_26.sp4_v_b_37 <X> T_17_26.lc_trk_g3_5
 (17 14)  (891 430)  (891 430)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (892 430)  (892 430)  routing T_17_26.sp4_v_b_37 <X> T_17_26.lc_trk_g3_5
 (18 15)  (892 431)  (892 431)  routing T_17_26.sp4_v_b_37 <X> T_17_26.lc_trk_g3_5


LogicTile_18_26

 (17 6)  (945 422)  (945 422)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_5 lc_trk_g1_5
 (26 6)  (954 422)  (954 422)  routing T_18_26.lc_trk_g2_7 <X> T_18_26.wire_logic_cluster/lc_3/in_0
 (27 6)  (955 422)  (955 422)  routing T_18_26.lc_trk_g1_5 <X> T_18_26.wire_logic_cluster/lc_3/in_1
 (29 6)  (957 422)  (957 422)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (958 422)  (958 422)  routing T_18_26.lc_trk_g1_5 <X> T_18_26.wire_logic_cluster/lc_3/in_1
 (32 6)  (960 422)  (960 422)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (961 422)  (961 422)  routing T_18_26.lc_trk_g2_2 <X> T_18_26.wire_logic_cluster/lc_3/in_3
 (35 6)  (963 422)  (963 422)  routing T_18_26.lc_trk_g3_6 <X> T_18_26.input_2_3
 (38 6)  (966 422)  (966 422)  LC_3 Logic Functioning bit
 (39 6)  (967 422)  (967 422)  LC_3 Logic Functioning bit
 (42 6)  (970 422)  (970 422)  LC_3 Logic Functioning bit
 (43 6)  (971 422)  (971 422)  LC_3 Logic Functioning bit
 (46 6)  (974 422)  (974 422)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (26 7)  (954 423)  (954 423)  routing T_18_26.lc_trk_g2_7 <X> T_18_26.wire_logic_cluster/lc_3/in_0
 (28 7)  (956 423)  (956 423)  routing T_18_26.lc_trk_g2_7 <X> T_18_26.wire_logic_cluster/lc_3/in_0
 (29 7)  (957 423)  (957 423)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (31 7)  (959 423)  (959 423)  routing T_18_26.lc_trk_g2_2 <X> T_18_26.wire_logic_cluster/lc_3/in_3
 (32 7)  (960 423)  (960 423)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_6 input_2_3
 (33 7)  (961 423)  (961 423)  routing T_18_26.lc_trk_g3_6 <X> T_18_26.input_2_3
 (34 7)  (962 423)  (962 423)  routing T_18_26.lc_trk_g3_6 <X> T_18_26.input_2_3
 (35 7)  (963 423)  (963 423)  routing T_18_26.lc_trk_g3_6 <X> T_18_26.input_2_3
 (38 7)  (966 423)  (966 423)  LC_3 Logic Functioning bit
 (43 7)  (971 423)  (971 423)  LC_3 Logic Functioning bit
 (25 8)  (953 424)  (953 424)  routing T_18_26.sp4_v_b_26 <X> T_18_26.lc_trk_g2_2
 (22 9)  (950 425)  (950 425)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (951 425)  (951 425)  routing T_18_26.sp4_v_b_26 <X> T_18_26.lc_trk_g2_2
 (22 10)  (950 426)  (950 426)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (26 10)  (954 426)  (954 426)  routing T_18_26.lc_trk_g2_7 <X> T_18_26.wire_logic_cluster/lc_5/in_0
 (27 10)  (955 426)  (955 426)  routing T_18_26.lc_trk_g1_5 <X> T_18_26.wire_logic_cluster/lc_5/in_1
 (29 10)  (957 426)  (957 426)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (958 426)  (958 426)  routing T_18_26.lc_trk_g1_5 <X> T_18_26.wire_logic_cluster/lc_5/in_1
 (32 10)  (960 426)  (960 426)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (961 426)  (961 426)  routing T_18_26.lc_trk_g2_2 <X> T_18_26.wire_logic_cluster/lc_5/in_3
 (35 10)  (963 426)  (963 426)  routing T_18_26.lc_trk_g3_6 <X> T_18_26.input_2_5
 (38 10)  (966 426)  (966 426)  LC_5 Logic Functioning bit
 (43 10)  (971 426)  (971 426)  LC_5 Logic Functioning bit
 (21 11)  (949 427)  (949 427)  routing T_18_26.sp4_r_v_b_39 <X> T_18_26.lc_trk_g2_7
 (26 11)  (954 427)  (954 427)  routing T_18_26.lc_trk_g2_7 <X> T_18_26.wire_logic_cluster/lc_5/in_0
 (28 11)  (956 427)  (956 427)  routing T_18_26.lc_trk_g2_7 <X> T_18_26.wire_logic_cluster/lc_5/in_0
 (29 11)  (957 427)  (957 427)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (31 11)  (959 427)  (959 427)  routing T_18_26.lc_trk_g2_2 <X> T_18_26.wire_logic_cluster/lc_5/in_3
 (32 11)  (960 427)  (960 427)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_6 input_2_5
 (33 11)  (961 427)  (961 427)  routing T_18_26.lc_trk_g3_6 <X> T_18_26.input_2_5
 (34 11)  (962 427)  (962 427)  routing T_18_26.lc_trk_g3_6 <X> T_18_26.input_2_5
 (35 11)  (963 427)  (963 427)  routing T_18_26.lc_trk_g3_6 <X> T_18_26.input_2_5
 (38 11)  (966 427)  (966 427)  LC_5 Logic Functioning bit
 (39 11)  (967 427)  (967 427)  LC_5 Logic Functioning bit
 (42 11)  (970 427)  (970 427)  LC_5 Logic Functioning bit
 (43 11)  (971 427)  (971 427)  LC_5 Logic Functioning bit
 (53 11)  (981 427)  (981 427)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (25 14)  (953 430)  (953 430)  routing T_18_26.sp4_h_r_38 <X> T_18_26.lc_trk_g3_6
 (26 14)  (954 430)  (954 430)  routing T_18_26.lc_trk_g2_7 <X> T_18_26.wire_logic_cluster/lc_7/in_0
 (27 14)  (955 430)  (955 430)  routing T_18_26.lc_trk_g1_5 <X> T_18_26.wire_logic_cluster/lc_7/in_1
 (29 14)  (957 430)  (957 430)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (958 430)  (958 430)  routing T_18_26.lc_trk_g1_5 <X> T_18_26.wire_logic_cluster/lc_7/in_1
 (32 14)  (960 430)  (960 430)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (961 430)  (961 430)  routing T_18_26.lc_trk_g2_2 <X> T_18_26.wire_logic_cluster/lc_7/in_3
 (35 14)  (963 430)  (963 430)  routing T_18_26.lc_trk_g3_6 <X> T_18_26.input_2_7
 (38 14)  (966 430)  (966 430)  LC_7 Logic Functioning bit
 (42 14)  (970 430)  (970 430)  LC_7 Logic Functioning bit
 (43 14)  (971 430)  (971 430)  LC_7 Logic Functioning bit
 (22 15)  (950 431)  (950 431)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_38 lc_trk_g3_6
 (23 15)  (951 431)  (951 431)  routing T_18_26.sp4_h_r_38 <X> T_18_26.lc_trk_g3_6
 (24 15)  (952 431)  (952 431)  routing T_18_26.sp4_h_r_38 <X> T_18_26.lc_trk_g3_6
 (26 15)  (954 431)  (954 431)  routing T_18_26.lc_trk_g2_7 <X> T_18_26.wire_logic_cluster/lc_7/in_0
 (28 15)  (956 431)  (956 431)  routing T_18_26.lc_trk_g2_7 <X> T_18_26.wire_logic_cluster/lc_7/in_0
 (29 15)  (957 431)  (957 431)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (31 15)  (959 431)  (959 431)  routing T_18_26.lc_trk_g2_2 <X> T_18_26.wire_logic_cluster/lc_7/in_3
 (32 15)  (960 431)  (960 431)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_6 input_2_7
 (33 15)  (961 431)  (961 431)  routing T_18_26.lc_trk_g3_6 <X> T_18_26.input_2_7
 (34 15)  (962 431)  (962 431)  routing T_18_26.lc_trk_g3_6 <X> T_18_26.input_2_7
 (35 15)  (963 431)  (963 431)  routing T_18_26.lc_trk_g3_6 <X> T_18_26.input_2_7
 (39 15)  (967 431)  (967 431)  LC_7 Logic Functioning bit
 (42 15)  (970 431)  (970 431)  LC_7 Logic Functioning bit
 (46 15)  (974 431)  (974 431)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_20_26

 (8 3)  (1044 419)  (1044 419)  routing T_20_26.sp4_h_l_36 <X> T_20_26.sp4_v_t_36


LogicTile_21_26

 (10 7)  (1100 423)  (1100 423)  routing T_21_26.sp4_h_l_46 <X> T_21_26.sp4_v_t_41
 (11 10)  (1101 426)  (1101 426)  routing T_21_26.sp4_h_l_38 <X> T_21_26.sp4_v_t_45


IO_Tile_33_26

 (3 1)  (1729 417)  (1729 417)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 422)  (1728 422)  IO control bit: IORIGHT_REN_0



IO_Tile_0_25

 (3 1)  (14 401)  (14 401)  IO control bit: IOLEFT_REN_1

 (17 2)  (0 402)  (0 402)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (0 403)  (0 403)  IOB_0 IO Functioning bit
 (17 5)  (0 405)  (0 405)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 406)  (15 406)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 406)  (14 406)  IO control bit: IOLEFT_IE_1

 (16 8)  (1 408)  (1 408)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (14 409)  (14 409)  IO control bit: IOLEFT_IE_0

 (17 13)  (0 413)  (0 413)  IOB_1 IO Functioning bit


LogicTile_1_25



LogicTile_2_25

 (3 1)  (75 401)  (75 401)  routing T_2_25.sp12_h_l_23 <X> T_2_25.sp12_v_b_0


LogicTile_3_25



LogicTile_4_25

 (3 5)  (183 405)  (183 405)  routing T_4_25.sp12_h_l_23 <X> T_4_25.sp12_h_r_0


LogicTile_5_25



LogicTile_6_25



LogicTile_7_25



RAM_Tile_8_25

 (3 0)  (399 400)  (399 400)  routing T_8_25.sp12_v_t_23 <X> T_8_25.sp12_v_b_0
 (3 5)  (399 405)  (399 405)  routing T_8_25.sp12_h_l_23 <X> T_8_25.sp12_h_r_0


LogicTile_9_25



LogicTile_10_25



LogicTile_11_25

 (11 2)  (557 402)  (557 402)  routing T_11_25.sp4_v_b_6 <X> T_11_25.sp4_v_t_39
 (13 2)  (559 402)  (559 402)  routing T_11_25.sp4_v_b_6 <X> T_11_25.sp4_v_t_39


LogicTile_12_25

 (8 11)  (608 411)  (608 411)  routing T_12_25.sp4_h_r_7 <X> T_12_25.sp4_v_t_42
 (9 11)  (609 411)  (609 411)  routing T_12_25.sp4_h_r_7 <X> T_12_25.sp4_v_t_42


LogicTile_13_25



LogicTile_14_25

 (2 4)  (710 404)  (710 404)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_15_25

 (27 10)  (789 410)  (789 410)  routing T_15_25.lc_trk_g3_7 <X> T_15_25.wire_logic_cluster/lc_5/in_1
 (28 10)  (790 410)  (790 410)  routing T_15_25.lc_trk_g3_7 <X> T_15_25.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 410)  (791 410)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (792 410)  (792 410)  routing T_15_25.lc_trk_g3_7 <X> T_15_25.wire_logic_cluster/lc_5/in_1
 (32 10)  (794 410)  (794 410)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (795 410)  (795 410)  routing T_15_25.lc_trk_g3_1 <X> T_15_25.wire_logic_cluster/lc_5/in_3
 (34 10)  (796 410)  (796 410)  routing T_15_25.lc_trk_g3_1 <X> T_15_25.wire_logic_cluster/lc_5/in_3
 (37 10)  (799 410)  (799 410)  LC_5 Logic Functioning bit
 (39 10)  (801 410)  (801 410)  LC_5 Logic Functioning bit
 (40 10)  (802 410)  (802 410)  LC_5 Logic Functioning bit
 (42 10)  (804 410)  (804 410)  LC_5 Logic Functioning bit
 (27 11)  (789 411)  (789 411)  routing T_15_25.lc_trk_g3_0 <X> T_15_25.wire_logic_cluster/lc_5/in_0
 (28 11)  (790 411)  (790 411)  routing T_15_25.lc_trk_g3_0 <X> T_15_25.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 411)  (791 411)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (792 411)  (792 411)  routing T_15_25.lc_trk_g3_7 <X> T_15_25.wire_logic_cluster/lc_5/in_1
 (41 11)  (803 411)  (803 411)  LC_5 Logic Functioning bit
 (43 11)  (805 411)  (805 411)  LC_5 Logic Functioning bit
 (47 11)  (809 411)  (809 411)  Enable bit of Mux _out_links/OutMux8_5 => wire_logic_cluster/lc_5/out sp4_h_r_42
 (17 12)  (779 412)  (779 412)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (14 13)  (776 413)  (776 413)  routing T_15_25.sp12_v_b_16 <X> T_15_25.lc_trk_g3_0
 (16 13)  (778 413)  (778 413)  routing T_15_25.sp12_v_b_16 <X> T_15_25.lc_trk_g3_0
 (17 13)  (779 413)  (779 413)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_16 lc_trk_g3_0
 (21 14)  (783 414)  (783 414)  routing T_15_25.sp4_h_r_39 <X> T_15_25.lc_trk_g3_7
 (22 14)  (784 414)  (784 414)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_39 lc_trk_g3_7
 (23 14)  (785 414)  (785 414)  routing T_15_25.sp4_h_r_39 <X> T_15_25.lc_trk_g3_7
 (24 14)  (786 414)  (786 414)  routing T_15_25.sp4_h_r_39 <X> T_15_25.lc_trk_g3_7


LogicTile_16_25

 (3 1)  (819 401)  (819 401)  routing T_16_25.sp12_h_l_23 <X> T_16_25.sp12_v_b_0
 (37 2)  (853 402)  (853 402)  LC_1 Logic Functioning bit
 (39 2)  (855 402)  (855 402)  LC_1 Logic Functioning bit
 (40 2)  (856 402)  (856 402)  LC_1 Logic Functioning bit
 (42 2)  (858 402)  (858 402)  LC_1 Logic Functioning bit
 (52 2)  (868 402)  (868 402)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (11 3)  (827 403)  (827 403)  routing T_16_25.sp4_h_r_2 <X> T_16_25.sp4_h_l_39
 (27 3)  (843 403)  (843 403)  routing T_16_25.lc_trk_g3_0 <X> T_16_25.wire_logic_cluster/lc_1/in_0
 (28 3)  (844 403)  (844 403)  routing T_16_25.lc_trk_g3_0 <X> T_16_25.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 403)  (845 403)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (36 3)  (852 403)  (852 403)  LC_1 Logic Functioning bit
 (38 3)  (854 403)  (854 403)  LC_1 Logic Functioning bit
 (41 3)  (857 403)  (857 403)  LC_1 Logic Functioning bit
 (43 3)  (859 403)  (859 403)  LC_1 Logic Functioning bit
 (19 4)  (835 404)  (835 404)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17
 (2 8)  (818 408)  (818 408)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (10 9)  (826 409)  (826 409)  routing T_16_25.sp4_h_r_2 <X> T_16_25.sp4_v_b_7
 (16 13)  (832 413)  (832 413)  routing T_16_25.sp12_v_b_8 <X> T_16_25.lc_trk_g3_0
 (17 13)  (833 413)  (833 413)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_8 lc_trk_g3_0


LogicTile_17_25

 (6 2)  (880 402)  (880 402)  routing T_17_25.sp4_h_l_42 <X> T_17_25.sp4_v_t_37


LogicTile_18_25

 (3 0)  (931 400)  (931 400)  routing T_18_25.sp12_h_r_0 <X> T_18_25.sp12_v_b_0
 (3 1)  (931 401)  (931 401)  routing T_18_25.sp12_h_r_0 <X> T_18_25.sp12_v_b_0


LogicTile_19_25

 (11 2)  (993 402)  (993 402)  routing T_19_25.sp4_h_l_44 <X> T_19_25.sp4_v_t_39
 (4 12)  (986 412)  (986 412)  routing T_19_25.sp4_h_l_44 <X> T_19_25.sp4_v_b_9
 (5 13)  (987 413)  (987 413)  routing T_19_25.sp4_h_l_44 <X> T_19_25.sp4_v_b_9


LogicTile_20_25

 (11 3)  (1047 403)  (1047 403)  routing T_20_25.sp4_h_r_6 <X> T_20_25.sp4_h_l_39
 (13 3)  (1049 403)  (1049 403)  routing T_20_25.sp4_h_r_6 <X> T_20_25.sp4_h_l_39
 (5 9)  (1041 409)  (1041 409)  routing T_20_25.sp4_h_r_6 <X> T_20_25.sp4_v_b_6


LogicTile_21_25



LogicTile_22_25



LogicTile_23_25



LogicTile_24_25

 (4 11)  (1256 411)  (1256 411)  routing T_24_25.sp4_h_r_10 <X> T_24_25.sp4_h_l_43
 (6 11)  (1258 411)  (1258 411)  routing T_24_25.sp4_h_r_10 <X> T_24_25.sp4_h_l_43


RAM_Tile_25_25



LogicTile_26_25



LogicTile_27_25

 (4 6)  (1406 406)  (1406 406)  routing T_27_25.sp4_v_b_3 <X> T_27_25.sp4_v_t_38


LogicTile_28_25

 (14 2)  (1470 402)  (1470 402)  routing T_28_25.sp4_v_b_4 <X> T_28_25.lc_trk_g0_4
 (27 2)  (1483 402)  (1483 402)  routing T_28_25.lc_trk_g3_7 <X> T_28_25.wire_logic_cluster/lc_1/in_1
 (28 2)  (1484 402)  (1484 402)  routing T_28_25.lc_trk_g3_7 <X> T_28_25.wire_logic_cluster/lc_1/in_1
 (29 2)  (1485 402)  (1485 402)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (1486 402)  (1486 402)  routing T_28_25.lc_trk_g3_7 <X> T_28_25.wire_logic_cluster/lc_1/in_1
 (32 2)  (1488 402)  (1488 402)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (1489 402)  (1489 402)  routing T_28_25.lc_trk_g3_3 <X> T_28_25.wire_logic_cluster/lc_1/in_3
 (34 2)  (1490 402)  (1490 402)  routing T_28_25.lc_trk_g3_3 <X> T_28_25.wire_logic_cluster/lc_1/in_3
 (35 2)  (1491 402)  (1491 402)  routing T_28_25.lc_trk_g3_6 <X> T_28_25.input_2_1
 (37 2)  (1493 402)  (1493 402)  LC_1 Logic Functioning bit
 (42 2)  (1498 402)  (1498 402)  LC_1 Logic Functioning bit
 (46 2)  (1502 402)  (1502 402)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (16 3)  (1472 403)  (1472 403)  routing T_28_25.sp4_v_b_4 <X> T_28_25.lc_trk_g0_4
 (17 3)  (1473 403)  (1473 403)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_b_4 lc_trk_g0_4
 (26 3)  (1482 403)  (1482 403)  routing T_28_25.lc_trk_g1_2 <X> T_28_25.wire_logic_cluster/lc_1/in_0
 (27 3)  (1483 403)  (1483 403)  routing T_28_25.lc_trk_g1_2 <X> T_28_25.wire_logic_cluster/lc_1/in_0
 (29 3)  (1485 403)  (1485 403)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (30 3)  (1486 403)  (1486 403)  routing T_28_25.lc_trk_g3_7 <X> T_28_25.wire_logic_cluster/lc_1/in_1
 (31 3)  (1487 403)  (1487 403)  routing T_28_25.lc_trk_g3_3 <X> T_28_25.wire_logic_cluster/lc_1/in_3
 (32 3)  (1488 403)  (1488 403)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_6 input_2_1
 (33 3)  (1489 403)  (1489 403)  routing T_28_25.lc_trk_g3_6 <X> T_28_25.input_2_1
 (34 3)  (1490 403)  (1490 403)  routing T_28_25.lc_trk_g3_6 <X> T_28_25.input_2_1
 (35 3)  (1491 403)  (1491 403)  routing T_28_25.lc_trk_g3_6 <X> T_28_25.input_2_1
 (37 3)  (1493 403)  (1493 403)  LC_1 Logic Functioning bit
 (39 3)  (1495 403)  (1495 403)  LC_1 Logic Functioning bit
 (42 3)  (1498 403)  (1498 403)  LC_1 Logic Functioning bit
 (25 4)  (1481 404)  (1481 404)  routing T_28_25.sp4_h_r_10 <X> T_28_25.lc_trk_g1_2
 (22 5)  (1478 405)  (1478 405)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_10 lc_trk_g1_2
 (23 5)  (1479 405)  (1479 405)  routing T_28_25.sp4_h_r_10 <X> T_28_25.lc_trk_g1_2
 (24 5)  (1480 405)  (1480 405)  routing T_28_25.sp4_h_r_10 <X> T_28_25.lc_trk_g1_2
 (28 6)  (1484 406)  (1484 406)  routing T_28_25.lc_trk_g2_4 <X> T_28_25.wire_logic_cluster/lc_3/in_1
 (29 6)  (1485 406)  (1485 406)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (1486 406)  (1486 406)  routing T_28_25.lc_trk_g2_4 <X> T_28_25.wire_logic_cluster/lc_3/in_1
 (31 6)  (1487 406)  (1487 406)  routing T_28_25.lc_trk_g0_4 <X> T_28_25.wire_logic_cluster/lc_3/in_3
 (32 6)  (1488 406)  (1488 406)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (40 6)  (1496 406)  (1496 406)  LC_3 Logic Functioning bit
 (41 6)  (1497 406)  (1497 406)  LC_3 Logic Functioning bit
 (42 6)  (1498 406)  (1498 406)  LC_3 Logic Functioning bit
 (46 6)  (1502 406)  (1502 406)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (26 7)  (1482 407)  (1482 407)  routing T_28_25.lc_trk_g1_2 <X> T_28_25.wire_logic_cluster/lc_3/in_0
 (27 7)  (1483 407)  (1483 407)  routing T_28_25.lc_trk_g1_2 <X> T_28_25.wire_logic_cluster/lc_3/in_0
 (29 7)  (1485 407)  (1485 407)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (32 7)  (1488 407)  (1488 407)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_3 input_2_3
 (33 7)  (1489 407)  (1489 407)  routing T_28_25.lc_trk_g2_3 <X> T_28_25.input_2_3
 (35 7)  (1491 407)  (1491 407)  routing T_28_25.lc_trk_g2_3 <X> T_28_25.input_2_3
 (37 7)  (1493 407)  (1493 407)  LC_3 Logic Functioning bit
 (40 7)  (1496 407)  (1496 407)  LC_3 Logic Functioning bit
 (41 7)  (1497 407)  (1497 407)  LC_3 Logic Functioning bit
 (42 7)  (1498 407)  (1498 407)  LC_3 Logic Functioning bit
 (43 7)  (1499 407)  (1499 407)  LC_3 Logic Functioning bit
 (22 8)  (1478 408)  (1478 408)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_11 lc_trk_g2_3
 (23 8)  (1479 408)  (1479 408)  routing T_28_25.sp12_v_b_11 <X> T_28_25.lc_trk_g2_3
 (14 10)  (1470 410)  (1470 410)  routing T_28_25.sp4_v_t_17 <X> T_28_25.lc_trk_g2_4
 (16 11)  (1472 411)  (1472 411)  routing T_28_25.sp4_v_t_17 <X> T_28_25.lc_trk_g2_4
 (17 11)  (1473 411)  (1473 411)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_17 lc_trk_g2_4
 (22 12)  (1478 412)  (1478 412)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_11 lc_trk_g3_3
 (23 12)  (1479 412)  (1479 412)  routing T_28_25.sp12_v_b_11 <X> T_28_25.lc_trk_g3_3
 (8 14)  (1464 414)  (1464 414)  routing T_28_25.sp4_h_r_10 <X> T_28_25.sp4_h_l_47
 (22 14)  (1478 414)  (1478 414)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (25 14)  (1481 414)  (1481 414)  routing T_28_25.sp4_v_b_38 <X> T_28_25.lc_trk_g3_6
 (21 15)  (1477 415)  (1477 415)  routing T_28_25.sp4_r_v_b_47 <X> T_28_25.lc_trk_g3_7
 (22 15)  (1478 415)  (1478 415)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (1479 415)  (1479 415)  routing T_28_25.sp4_v_b_38 <X> T_28_25.lc_trk_g3_6
 (25 15)  (1481 415)  (1481 415)  routing T_28_25.sp4_v_b_38 <X> T_28_25.lc_trk_g3_6


LogicTile_29_25



LogicTile_30_25

 (3 0)  (1567 400)  (1567 400)  routing T_30_25.sp12_v_t_23 <X> T_30_25.sp12_v_b_0
 (3 2)  (1567 402)  (1567 402)  routing T_30_25.sp12_v_t_23 <X> T_30_25.sp12_h_l_23


LogicTile_31_25

 (6 2)  (1624 402)  (1624 402)  routing T_31_25.sp4_h_l_42 <X> T_31_25.sp4_v_t_37
 (10 7)  (1628 407)  (1628 407)  routing T_31_25.sp4_h_l_46 <X> T_31_25.sp4_v_t_41


LogicTile_32_25

 (8 14)  (1680 414)  (1680 414)  routing T_32_25.sp4_v_t_41 <X> T_32_25.sp4_h_l_47
 (9 14)  (1681 414)  (1681 414)  routing T_32_25.sp4_v_t_41 <X> T_32_25.sp4_h_l_47
 (10 14)  (1682 414)  (1682 414)  routing T_32_25.sp4_v_t_41 <X> T_32_25.sp4_h_l_47


IO_Tile_33_25

 (3 1)  (1729 401)  (1729 401)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 406)  (1728 406)  IO control bit: IORIGHT_REN_0



IO_Tile_0_24

 (3 1)  (14 385)  (14 385)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 390)  (15 390)  IO control bit: IOLEFT_REN_0



LogicTile_1_24



LogicTile_2_24



LogicTile_3_24



LogicTile_4_24



LogicTile_5_24



LogicTile_6_24



LogicTile_7_24

 (7 13)  (349 397)  (349 397)  Column buffer control bit: LH_colbuf_cntl_4



RAM_Tile_8_24



LogicTile_9_24



LogicTile_10_24

 (3 6)  (495 390)  (495 390)  routing T_10_24.sp12_v_b_0 <X> T_10_24.sp12_v_t_23


LogicTile_11_24



LogicTile_12_24

 (7 13)  (607 397)  (607 397)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (607 399)  (607 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_13_24

 (7 13)  (661 397)  (661 397)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (661 399)  (661 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_14_24

 (7 13)  (715 397)  (715 397)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (715 399)  (715 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_15_24

 (19 6)  (781 390)  (781 390)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19
 (3 12)  (765 396)  (765 396)  routing T_15_24.sp12_v_b_1 <X> T_15_24.sp12_h_r_1
 (3 13)  (765 397)  (765 397)  routing T_15_24.sp12_v_b_1 <X> T_15_24.sp12_h_r_1
 (7 13)  (769 397)  (769 397)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (769 399)  (769 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_16_24

 (7 13)  (823 397)  (823 397)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (823 399)  (823 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_17_24

 (7 13)  (881 397)  (881 397)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (881 399)  (881 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_18_24



LogicTile_19_24



LogicTile_20_24



LogicTile_21_24



LogicTile_22_24



LogicTile_23_24

 (3 4)  (1201 388)  (1201 388)  routing T_23_24.sp12_v_b_0 <X> T_23_24.sp12_h_r_0
 (3 5)  (1201 389)  (1201 389)  routing T_23_24.sp12_v_b_0 <X> T_23_24.sp12_h_r_0


LogicTile_24_24

 (3 6)  (1255 390)  (1255 390)  routing T_24_24.sp12_v_b_0 <X> T_24_24.sp12_v_t_23


RAM_Tile_25_24

 (19 15)  (1325 399)  (1325 399)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_l_3


LogicTile_26_24

 (2 14)  (1350 398)  (1350 398)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10


LogicTile_27_24



LogicTile_28_24

 (5 7)  (1461 391)  (1461 391)  routing T_28_24.sp4_h_l_38 <X> T_28_24.sp4_v_t_38


LogicTile_29_24

 (8 15)  (1518 399)  (1518 399)  routing T_29_24.sp4_h_l_47 <X> T_29_24.sp4_v_t_47


LogicTile_30_24



LogicTile_31_24



LogicTile_32_24



IO_Tile_33_24

 (3 1)  (1729 385)  (1729 385)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 390)  (1728 390)  IO control bit: IORIGHT_REN_0



IO_Tile_0_23

 (3 1)  (14 369)  (14 369)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 374)  (15 374)  IO control bit: IOLEFT_REN_0



LogicTile_3_23

 (3 4)  (129 372)  (129 372)  routing T_3_23.sp12_v_t_23 <X> T_3_23.sp12_h_r_0


LogicTile_4_23

 (3 4)  (183 372)  (183 372)  routing T_4_23.sp12_v_t_23 <X> T_4_23.sp12_h_r_0


LogicTile_6_23

 (12 8)  (300 376)  (300 376)  routing T_6_23.sp4_v_t_45 <X> T_6_23.sp4_h_r_8


LogicTile_10_23

 (2 4)  (494 372)  (494 372)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (13 8)  (505 376)  (505 376)  routing T_10_23.sp4_h_l_45 <X> T_10_23.sp4_v_b_8
 (11 9)  (503 377)  (503 377)  routing T_10_23.sp4_h_l_45 <X> T_10_23.sp4_h_r_8
 (12 9)  (504 377)  (504 377)  routing T_10_23.sp4_h_l_45 <X> T_10_23.sp4_v_b_8


LogicTile_13_23

 (8 9)  (662 377)  (662 377)  routing T_13_23.sp4_h_l_42 <X> T_13_23.sp4_v_b_7
 (9 9)  (663 377)  (663 377)  routing T_13_23.sp4_h_l_42 <X> T_13_23.sp4_v_b_7
 (2 12)  (656 380)  (656 380)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_14_23

 (11 0)  (719 368)  (719 368)  routing T_14_23.sp4_h_l_45 <X> T_14_23.sp4_v_b_2
 (13 0)  (721 368)  (721 368)  routing T_14_23.sp4_h_l_45 <X> T_14_23.sp4_v_b_2
 (12 1)  (720 369)  (720 369)  routing T_14_23.sp4_h_l_45 <X> T_14_23.sp4_v_b_2


LogicTile_15_23

 (3 5)  (765 373)  (765 373)  routing T_15_23.sp12_h_l_23 <X> T_15_23.sp12_h_r_0


LogicTile_16_23

 (13 12)  (829 380)  (829 380)  routing T_16_23.sp4_h_l_46 <X> T_16_23.sp4_v_b_11
 (12 13)  (828 381)  (828 381)  routing T_16_23.sp4_h_l_46 <X> T_16_23.sp4_v_b_11


LogicTile_18_23

 (3 0)  (931 368)  (931 368)  routing T_18_23.sp12_h_r_0 <X> T_18_23.sp12_v_b_0
 (3 1)  (931 369)  (931 369)  routing T_18_23.sp12_h_r_0 <X> T_18_23.sp12_v_b_0


RAM_Tile_25_23

 (2 12)  (1308 380)  (1308 380)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_28_23

 (10 7)  (1466 375)  (1466 375)  routing T_28_23.sp4_h_l_46 <X> T_28_23.sp4_v_t_41


LogicTile_30_23

 (3 2)  (1567 370)  (1567 370)  routing T_30_23.sp12_h_r_0 <X> T_30_23.sp12_h_l_23
 (3 3)  (1567 371)  (1567 371)  routing T_30_23.sp12_h_r_0 <X> T_30_23.sp12_h_l_23


IO_Tile_33_23

 (3 1)  (1729 369)  (1729 369)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 374)  (1728 374)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 374)  (1729 374)  IO control bit: IORIGHT_IE_1

 (16 9)  (1742 377)  (1742 377)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (1743 381)  (1743 381)  IOB_1 IO Functioning bit


IO_Tile_0_22

 (3 1)  (14 353)  (14 353)  IO control bit: IOLEFT_REN_1

 (17 2)  (0 354)  (0 354)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (0 355)  (0 355)  IOB_0 IO Functioning bit
 (17 5)  (0 357)  (0 357)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 358)  (15 358)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 358)  (14 358)  IO control bit: IOLEFT_IE_1

 (16 8)  (1 360)  (1 360)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (14 361)  (14 361)  IO control bit: IOLEFT_IE_0

 (17 13)  (0 365)  (0 365)  IOB_1 IO Functioning bit


LogicTile_2_22

 (3 1)  (75 353)  (75 353)  routing T_2_22.sp12_h_l_23 <X> T_2_22.sp12_v_b_0


LogicTile_4_22

 (3 5)  (183 357)  (183 357)  routing T_4_22.sp12_h_l_23 <X> T_4_22.sp12_h_r_0


RAM_Tile_8_22

 (3 5)  (399 357)  (399 357)  routing T_8_22.sp12_h_l_23 <X> T_8_22.sp12_h_r_0


LogicTile_12_22

 (2 0)  (602 352)  (602 352)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5


LogicTile_14_22

 (0 2)  (708 354)  (708 354)  routing T_14_22.glb_netwk_6 <X> T_14_22.wire_logic_cluster/lc_7/clk
 (1 2)  (709 354)  (709 354)  routing T_14_22.glb_netwk_6 <X> T_14_22.wire_logic_cluster/lc_7/clk
 (2 2)  (710 354)  (710 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (16 2)  (724 354)  (724 354)  routing T_14_22.sp4_v_b_5 <X> T_14_22.lc_trk_g0_5
 (17 2)  (725 354)  (725 354)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_5 lc_trk_g0_5
 (18 2)  (726 354)  (726 354)  routing T_14_22.sp4_v_b_5 <X> T_14_22.lc_trk_g0_5
 (2 12)  (710 364)  (710 364)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11
 (22 12)  (730 364)  (730 364)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (27 12)  (735 364)  (735 364)  routing T_14_22.lc_trk_g3_6 <X> T_14_22.wire_logic_cluster/lc_6/in_1
 (28 12)  (736 364)  (736 364)  routing T_14_22.lc_trk_g3_6 <X> T_14_22.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 364)  (737 364)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (738 364)  (738 364)  routing T_14_22.lc_trk_g3_6 <X> T_14_22.wire_logic_cluster/lc_6/in_1
 (31 12)  (739 364)  (739 364)  routing T_14_22.lc_trk_g0_5 <X> T_14_22.wire_logic_cluster/lc_6/in_3
 (32 12)  (740 364)  (740 364)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (37 12)  (745 364)  (745 364)  LC_6 Logic Functioning bit
 (39 12)  (747 364)  (747 364)  LC_6 Logic Functioning bit
 (41 12)  (749 364)  (749 364)  LC_6 Logic Functioning bit
 (43 12)  (751 364)  (751 364)  LC_6 Logic Functioning bit
 (45 12)  (753 364)  (753 364)  LC_6 Logic Functioning bit
 (21 13)  (729 365)  (729 365)  routing T_14_22.sp4_r_v_b_43 <X> T_14_22.lc_trk_g3_3
 (26 13)  (734 365)  (734 365)  routing T_14_22.lc_trk_g3_3 <X> T_14_22.wire_logic_cluster/lc_6/in_0
 (27 13)  (735 365)  (735 365)  routing T_14_22.lc_trk_g3_3 <X> T_14_22.wire_logic_cluster/lc_6/in_0
 (28 13)  (736 365)  (736 365)  routing T_14_22.lc_trk_g3_3 <X> T_14_22.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 365)  (737 365)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (738 365)  (738 365)  routing T_14_22.lc_trk_g3_6 <X> T_14_22.wire_logic_cluster/lc_6/in_1
 (36 13)  (744 365)  (744 365)  LC_6 Logic Functioning bit
 (38 13)  (746 365)  (746 365)  LC_6 Logic Functioning bit
 (41 13)  (749 365)  (749 365)  LC_6 Logic Functioning bit
 (43 13)  (751 365)  (751 365)  LC_6 Logic Functioning bit
 (48 13)  (756 365)  (756 365)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (0 14)  (708 366)  (708 366)  routing T_14_22.glb_netwk_4 <X> T_14_22.wire_logic_cluster/lc_7/s_r
 (1 14)  (709 366)  (709 366)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (25 14)  (733 366)  (733 366)  routing T_14_22.wire_logic_cluster/lc_6/out <X> T_14_22.lc_trk_g3_6
 (22 15)  (730 367)  (730 367)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_15_22

 (4 4)  (766 356)  (766 356)  routing T_15_22.sp4_v_t_42 <X> T_15_22.sp4_v_b_3
 (6 4)  (768 356)  (768 356)  routing T_15_22.sp4_v_t_42 <X> T_15_22.sp4_v_b_3
 (13 4)  (775 356)  (775 356)  routing T_15_22.sp4_h_l_40 <X> T_15_22.sp4_v_b_5
 (11 5)  (773 357)  (773 357)  routing T_15_22.sp4_h_l_40 <X> T_15_22.sp4_h_r_5
 (12 5)  (774 357)  (774 357)  routing T_15_22.sp4_h_l_40 <X> T_15_22.sp4_v_b_5
 (6 8)  (768 360)  (768 360)  routing T_15_22.sp4_v_t_38 <X> T_15_22.sp4_v_b_6
 (9 8)  (771 360)  (771 360)  routing T_15_22.sp4_v_t_42 <X> T_15_22.sp4_h_r_7
 (5 9)  (767 361)  (767 361)  routing T_15_22.sp4_v_t_38 <X> T_15_22.sp4_v_b_6
 (13 9)  (775 361)  (775 361)  routing T_15_22.sp4_v_t_38 <X> T_15_22.sp4_h_r_8


LogicTile_16_22

 (3 1)  (819 353)  (819 353)  routing T_16_22.sp12_h_l_23 <X> T_16_22.sp12_v_b_0
 (14 1)  (830 353)  (830 353)  routing T_16_22.sp12_h_r_16 <X> T_16_22.lc_trk_g0_0
 (16 1)  (832 353)  (832 353)  routing T_16_22.sp12_h_r_16 <X> T_16_22.lc_trk_g0_0
 (17 1)  (833 353)  (833 353)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_16 lc_trk_g0_0
 (26 2)  (842 354)  (842 354)  routing T_16_22.lc_trk_g1_6 <X> T_16_22.wire_logic_cluster/lc_1/in_0
 (29 2)  (845 354)  (845 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (847 354)  (847 354)  routing T_16_22.lc_trk_g1_5 <X> T_16_22.wire_logic_cluster/lc_1/in_3
 (32 2)  (848 354)  (848 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (850 354)  (850 354)  routing T_16_22.lc_trk_g1_5 <X> T_16_22.wire_logic_cluster/lc_1/in_3
 (26 3)  (842 355)  (842 355)  routing T_16_22.lc_trk_g1_6 <X> T_16_22.wire_logic_cluster/lc_1/in_0
 (27 3)  (843 355)  (843 355)  routing T_16_22.lc_trk_g1_6 <X> T_16_22.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 355)  (845 355)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (32 3)  (848 355)  (848 355)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_2 input_2_1
 (34 3)  (850 355)  (850 355)  routing T_16_22.lc_trk_g1_2 <X> T_16_22.input_2_1
 (35 3)  (851 355)  (851 355)  routing T_16_22.lc_trk_g1_2 <X> T_16_22.input_2_1
 (38 3)  (854 355)  (854 355)  LC_1 Logic Functioning bit
 (43 3)  (859 355)  (859 355)  LC_1 Logic Functioning bit
 (25 4)  (841 356)  (841 356)  routing T_16_22.sp4_h_l_7 <X> T_16_22.lc_trk_g1_2
 (22 5)  (838 357)  (838 357)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (839 357)  (839 357)  routing T_16_22.sp4_h_l_7 <X> T_16_22.lc_trk_g1_2
 (24 5)  (840 357)  (840 357)  routing T_16_22.sp4_h_l_7 <X> T_16_22.lc_trk_g1_2
 (25 5)  (841 357)  (841 357)  routing T_16_22.sp4_h_l_7 <X> T_16_22.lc_trk_g1_2
 (15 6)  (831 358)  (831 358)  routing T_16_22.sp4_h_r_21 <X> T_16_22.lc_trk_g1_5
 (16 6)  (832 358)  (832 358)  routing T_16_22.sp4_h_r_21 <X> T_16_22.lc_trk_g1_5
 (17 6)  (833 358)  (833 358)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (834 358)  (834 358)  routing T_16_22.sp4_h_r_21 <X> T_16_22.lc_trk_g1_5
 (18 7)  (834 359)  (834 359)  routing T_16_22.sp4_h_r_21 <X> T_16_22.lc_trk_g1_5
 (22 7)  (838 359)  (838 359)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_22 lc_trk_g1_6
 (23 7)  (839 359)  (839 359)  routing T_16_22.sp4_v_b_22 <X> T_16_22.lc_trk_g1_6
 (24 7)  (840 359)  (840 359)  routing T_16_22.sp4_v_b_22 <X> T_16_22.lc_trk_g1_6


LogicTile_17_22

 (11 4)  (885 356)  (885 356)  routing T_17_22.sp4_v_t_39 <X> T_17_22.sp4_v_b_5
 (12 5)  (886 357)  (886 357)  routing T_17_22.sp4_v_t_39 <X> T_17_22.sp4_v_b_5
 (10 7)  (884 359)  (884 359)  routing T_17_22.sp4_h_l_46 <X> T_17_22.sp4_v_t_41
 (6 12)  (880 364)  (880 364)  routing T_17_22.sp4_v_t_43 <X> T_17_22.sp4_v_b_9
 (5 13)  (879 365)  (879 365)  routing T_17_22.sp4_v_t_43 <X> T_17_22.sp4_v_b_9


LogicTile_19_22

 (12 7)  (994 359)  (994 359)  routing T_19_22.sp4_h_l_40 <X> T_19_22.sp4_v_t_40
 (13 8)  (995 360)  (995 360)  routing T_19_22.sp4_h_l_45 <X> T_19_22.sp4_v_b_8
 (12 9)  (994 361)  (994 361)  routing T_19_22.sp4_h_l_45 <X> T_19_22.sp4_v_b_8
 (11 12)  (993 364)  (993 364)  routing T_19_22.sp4_h_l_40 <X> T_19_22.sp4_v_b_11
 (13 12)  (995 364)  (995 364)  routing T_19_22.sp4_h_l_40 <X> T_19_22.sp4_v_b_11
 (12 13)  (994 365)  (994 365)  routing T_19_22.sp4_h_l_40 <X> T_19_22.sp4_v_b_11


IO_Tile_33_22

 (3 1)  (1729 353)  (1729 353)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 358)  (1728 358)  IO control bit: IORIGHT_REN_0



IO_Tile_0_21

 (3 1)  (14 337)  (14 337)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 342)  (15 342)  IO control bit: IOLEFT_REN_0



LogicTile_4_21

 (3 4)  (183 340)  (183 340)  routing T_4_21.sp12_v_t_23 <X> T_4_21.sp12_h_r_0


LogicTile_10_21

 (2 4)  (494 340)  (494 340)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_11_21

 (4 10)  (550 346)  (550 346)  routing T_11_21.sp4_v_b_6 <X> T_11_21.sp4_v_t_43


LogicTile_13_21

 (17 0)  (671 336)  (671 336)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (672 336)  (672 336)  routing T_13_21.wire_logic_cluster/lc_1/out <X> T_13_21.lc_trk_g0_1
 (0 2)  (654 338)  (654 338)  routing T_13_21.glb_netwk_6 <X> T_13_21.wire_logic_cluster/lc_7/clk
 (1 2)  (655 338)  (655 338)  routing T_13_21.glb_netwk_6 <X> T_13_21.wire_logic_cluster/lc_7/clk
 (2 2)  (656 338)  (656 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (27 2)  (681 338)  (681 338)  routing T_13_21.lc_trk_g3_1 <X> T_13_21.wire_logic_cluster/lc_1/in_1
 (28 2)  (682 338)  (682 338)  routing T_13_21.lc_trk_g3_1 <X> T_13_21.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 338)  (683 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (686 338)  (686 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (687 338)  (687 338)  routing T_13_21.lc_trk_g3_3 <X> T_13_21.wire_logic_cluster/lc_1/in_3
 (34 2)  (688 338)  (688 338)  routing T_13_21.lc_trk_g3_3 <X> T_13_21.wire_logic_cluster/lc_1/in_3
 (36 2)  (690 338)  (690 338)  LC_1 Logic Functioning bit
 (43 2)  (697 338)  (697 338)  LC_1 Logic Functioning bit
 (45 2)  (699 338)  (699 338)  LC_1 Logic Functioning bit
 (52 2)  (706 338)  (706 338)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (29 3)  (683 339)  (683 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (685 339)  (685 339)  routing T_13_21.lc_trk_g3_3 <X> T_13_21.wire_logic_cluster/lc_1/in_3
 (32 3)  (686 339)  (686 339)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_2 input_2_1
 (34 3)  (688 339)  (688 339)  routing T_13_21.lc_trk_g1_2 <X> T_13_21.input_2_1
 (35 3)  (689 339)  (689 339)  routing T_13_21.lc_trk_g1_2 <X> T_13_21.input_2_1
 (37 3)  (691 339)  (691 339)  LC_1 Logic Functioning bit
 (38 3)  (692 339)  (692 339)  LC_1 Logic Functioning bit
 (39 3)  (693 339)  (693 339)  LC_1 Logic Functioning bit
 (40 3)  (694 339)  (694 339)  LC_1 Logic Functioning bit
 (42 3)  (696 339)  (696 339)  LC_1 Logic Functioning bit
 (44 3)  (698 339)  (698 339)  LC_1 Logic Functioning bit
 (31 4)  (685 340)  (685 340)  routing T_13_21.lc_trk_g2_7 <X> T_13_21.wire_logic_cluster/lc_2/in_3
 (32 4)  (686 340)  (686 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (687 340)  (687 340)  routing T_13_21.lc_trk_g2_7 <X> T_13_21.wire_logic_cluster/lc_2/in_3
 (36 4)  (690 340)  (690 340)  LC_2 Logic Functioning bit
 (37 4)  (691 340)  (691 340)  LC_2 Logic Functioning bit
 (38 4)  (692 340)  (692 340)  LC_2 Logic Functioning bit
 (39 4)  (693 340)  (693 340)  LC_2 Logic Functioning bit
 (45 4)  (699 340)  (699 340)  LC_2 Logic Functioning bit
 (22 5)  (676 341)  (676 341)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (678 341)  (678 341)  routing T_13_21.bot_op_2 <X> T_13_21.lc_trk_g1_2
 (31 5)  (685 341)  (685 341)  routing T_13_21.lc_trk_g2_7 <X> T_13_21.wire_logic_cluster/lc_2/in_3
 (36 5)  (690 341)  (690 341)  LC_2 Logic Functioning bit
 (37 5)  (691 341)  (691 341)  LC_2 Logic Functioning bit
 (38 5)  (692 341)  (692 341)  LC_2 Logic Functioning bit
 (39 5)  (693 341)  (693 341)  LC_2 Logic Functioning bit
 (44 5)  (698 341)  (698 341)  LC_2 Logic Functioning bit
 (8 9)  (662 345)  (662 345)  routing T_13_21.sp4_h_l_42 <X> T_13_21.sp4_v_b_7
 (9 9)  (663 345)  (663 345)  routing T_13_21.sp4_h_l_42 <X> T_13_21.sp4_v_b_7
 (21 10)  (675 346)  (675 346)  routing T_13_21.sp4_v_t_18 <X> T_13_21.lc_trk_g2_7
 (22 10)  (676 346)  (676 346)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_18 lc_trk_g2_7
 (23 10)  (677 346)  (677 346)  routing T_13_21.sp4_v_t_18 <X> T_13_21.lc_trk_g2_7
 (15 12)  (669 348)  (669 348)  routing T_13_21.rgt_op_1 <X> T_13_21.lc_trk_g3_1
 (17 12)  (671 348)  (671 348)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (672 348)  (672 348)  routing T_13_21.rgt_op_1 <X> T_13_21.lc_trk_g3_1
 (22 12)  (676 348)  (676 348)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (677 348)  (677 348)  routing T_13_21.sp4_h_r_27 <X> T_13_21.lc_trk_g3_3
 (24 12)  (678 348)  (678 348)  routing T_13_21.sp4_h_r_27 <X> T_13_21.lc_trk_g3_3
 (21 13)  (675 349)  (675 349)  routing T_13_21.sp4_h_r_27 <X> T_13_21.lc_trk_g3_3
 (0 14)  (654 350)  (654 350)  routing T_13_21.glb_netwk_4 <X> T_13_21.wire_logic_cluster/lc_7/s_r
 (1 14)  (655 350)  (655 350)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_14_21

 (14 0)  (722 336)  (722 336)  routing T_14_21.bnr_op_0 <X> T_14_21.lc_trk_g0_0
 (14 1)  (722 337)  (722 337)  routing T_14_21.bnr_op_0 <X> T_14_21.lc_trk_g0_0
 (17 1)  (725 337)  (725 337)  Enable bit of Mux _local_links/g0_mux_0 => bnr_op_0 lc_trk_g0_0
 (28 2)  (736 338)  (736 338)  routing T_14_21.lc_trk_g2_2 <X> T_14_21.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 338)  (737 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (740 338)  (740 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (742 338)  (742 338)  routing T_14_21.lc_trk_g1_1 <X> T_14_21.wire_logic_cluster/lc_1/in_3
 (38 2)  (746 338)  (746 338)  LC_1 Logic Functioning bit
 (42 2)  (750 338)  (750 338)  LC_1 Logic Functioning bit
 (26 3)  (734 339)  (734 339)  routing T_14_21.lc_trk_g1_2 <X> T_14_21.wire_logic_cluster/lc_1/in_0
 (27 3)  (735 339)  (735 339)  routing T_14_21.lc_trk_g1_2 <X> T_14_21.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 339)  (737 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (30 3)  (738 339)  (738 339)  routing T_14_21.lc_trk_g2_2 <X> T_14_21.wire_logic_cluster/lc_1/in_1
 (32 3)  (740 339)  (740 339)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_0 input_2_1
 (34 3)  (742 339)  (742 339)  routing T_14_21.lc_trk_g1_0 <X> T_14_21.input_2_1
 (38 3)  (746 339)  (746 339)  LC_1 Logic Functioning bit
 (43 3)  (751 339)  (751 339)  LC_1 Logic Functioning bit
 (14 4)  (722 340)  (722 340)  routing T_14_21.bnr_op_0 <X> T_14_21.lc_trk_g1_0
 (15 4)  (723 340)  (723 340)  routing T_14_21.lft_op_1 <X> T_14_21.lc_trk_g1_1
 (17 4)  (725 340)  (725 340)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (726 340)  (726 340)  routing T_14_21.lft_op_1 <X> T_14_21.lc_trk_g1_1
 (25 4)  (733 340)  (733 340)  routing T_14_21.sp4_v_b_10 <X> T_14_21.lc_trk_g1_2
 (14 5)  (722 341)  (722 341)  routing T_14_21.bnr_op_0 <X> T_14_21.lc_trk_g1_0
 (17 5)  (725 341)  (725 341)  Enable bit of Mux _local_links/g1_mux_0 => bnr_op_0 lc_trk_g1_0
 (22 5)  (730 341)  (730 341)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_10 lc_trk_g1_2
 (23 5)  (731 341)  (731 341)  routing T_14_21.sp4_v_b_10 <X> T_14_21.lc_trk_g1_2
 (25 5)  (733 341)  (733 341)  routing T_14_21.sp4_v_b_10 <X> T_14_21.lc_trk_g1_2
 (21 6)  (729 342)  (729 342)  routing T_14_21.bnr_op_7 <X> T_14_21.lc_trk_g1_7
 (22 6)  (730 342)  (730 342)  Enable bit of Mux _local_links/g1_mux_7 => bnr_op_7 lc_trk_g1_7
 (21 7)  (729 343)  (729 343)  routing T_14_21.bnr_op_7 <X> T_14_21.lc_trk_g1_7
 (22 9)  (730 345)  (730 345)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (25 12)  (733 348)  (733 348)  routing T_14_21.bnl_op_2 <X> T_14_21.lc_trk_g3_2
 (22 13)  (730 349)  (730 349)  Enable bit of Mux _local_links/g3_mux_2 => bnl_op_2 lc_trk_g3_2
 (25 13)  (733 349)  (733 349)  routing T_14_21.bnl_op_2 <X> T_14_21.lc_trk_g3_2
 (29 14)  (737 350)  (737 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (739 350)  (739 350)  routing T_14_21.lc_trk_g1_7 <X> T_14_21.wire_logic_cluster/lc_7/in_3
 (32 14)  (740 350)  (740 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (742 350)  (742 350)  routing T_14_21.lc_trk_g1_7 <X> T_14_21.wire_logic_cluster/lc_7/in_3
 (36 14)  (744 350)  (744 350)  LC_7 Logic Functioning bit
 (37 14)  (745 350)  (745 350)  LC_7 Logic Functioning bit
 (39 14)  (747 350)  (747 350)  LC_7 Logic Functioning bit
 (26 15)  (734 351)  (734 351)  routing T_14_21.lc_trk_g1_2 <X> T_14_21.wire_logic_cluster/lc_7/in_0
 (27 15)  (735 351)  (735 351)  routing T_14_21.lc_trk_g1_2 <X> T_14_21.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 351)  (737 351)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_2 wire_logic_cluster/lc_7/in_0
 (31 15)  (739 351)  (739 351)  routing T_14_21.lc_trk_g1_7 <X> T_14_21.wire_logic_cluster/lc_7/in_3
 (32 15)  (740 351)  (740 351)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_2 input_2_7
 (33 15)  (741 351)  (741 351)  routing T_14_21.lc_trk_g3_2 <X> T_14_21.input_2_7
 (34 15)  (742 351)  (742 351)  routing T_14_21.lc_trk_g3_2 <X> T_14_21.input_2_7
 (35 15)  (743 351)  (743 351)  routing T_14_21.lc_trk_g3_2 <X> T_14_21.input_2_7
 (36 15)  (744 351)  (744 351)  LC_7 Logic Functioning bit
 (37 15)  (745 351)  (745 351)  LC_7 Logic Functioning bit
 (38 15)  (746 351)  (746 351)  LC_7 Logic Functioning bit
 (39 15)  (747 351)  (747 351)  LC_7 Logic Functioning bit


LogicTile_15_21

 (25 0)  (787 336)  (787 336)  routing T_15_21.wire_logic_cluster/lc_2/out <X> T_15_21.lc_trk_g0_2
 (22 1)  (784 337)  (784 337)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (0 2)  (762 338)  (762 338)  routing T_15_21.glb_netwk_6 <X> T_15_21.wire_logic_cluster/lc_7/clk
 (1 2)  (763 338)  (763 338)  routing T_15_21.glb_netwk_6 <X> T_15_21.wire_logic_cluster/lc_7/clk
 (2 2)  (764 338)  (764 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (17 2)  (779 338)  (779 338)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (780 338)  (780 338)  routing T_15_21.wire_logic_cluster/lc_5/out <X> T_15_21.lc_trk_g0_5
 (22 2)  (784 338)  (784 338)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (786 338)  (786 338)  routing T_15_21.bot_op_7 <X> T_15_21.lc_trk_g0_7
 (25 2)  (787 338)  (787 338)  routing T_15_21.sp4_v_t_3 <X> T_15_21.lc_trk_g0_6
 (26 2)  (788 338)  (788 338)  routing T_15_21.lc_trk_g0_7 <X> T_15_21.wire_logic_cluster/lc_1/in_0
 (29 2)  (791 338)  (791 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (794 338)  (794 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (795 338)  (795 338)  routing T_15_21.lc_trk_g2_0 <X> T_15_21.wire_logic_cluster/lc_1/in_3
 (35 2)  (797 338)  (797 338)  routing T_15_21.lc_trk_g0_5 <X> T_15_21.input_2_1
 (36 2)  (798 338)  (798 338)  LC_1 Logic Functioning bit
 (38 2)  (800 338)  (800 338)  LC_1 Logic Functioning bit
 (41 2)  (803 338)  (803 338)  LC_1 Logic Functioning bit
 (42 2)  (804 338)  (804 338)  LC_1 Logic Functioning bit
 (43 2)  (805 338)  (805 338)  LC_1 Logic Functioning bit
 (22 3)  (784 339)  (784 339)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (785 339)  (785 339)  routing T_15_21.sp4_v_t_3 <X> T_15_21.lc_trk_g0_6
 (25 3)  (787 339)  (787 339)  routing T_15_21.sp4_v_t_3 <X> T_15_21.lc_trk_g0_6
 (26 3)  (788 339)  (788 339)  routing T_15_21.lc_trk_g0_7 <X> T_15_21.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 339)  (791 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (30 3)  (792 339)  (792 339)  routing T_15_21.lc_trk_g0_2 <X> T_15_21.wire_logic_cluster/lc_1/in_1
 (32 3)  (794 339)  (794 339)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_5 input_2_1
 (36 3)  (798 339)  (798 339)  LC_1 Logic Functioning bit
 (37 3)  (799 339)  (799 339)  LC_1 Logic Functioning bit
 (38 3)  (800 339)  (800 339)  LC_1 Logic Functioning bit
 (39 3)  (801 339)  (801 339)  LC_1 Logic Functioning bit
 (40 3)  (802 339)  (802 339)  LC_1 Logic Functioning bit
 (41 3)  (803 339)  (803 339)  LC_1 Logic Functioning bit
 (42 3)  (804 339)  (804 339)  LC_1 Logic Functioning bit
 (43 3)  (805 339)  (805 339)  LC_1 Logic Functioning bit
 (3 4)  (765 340)  (765 340)  routing T_15_21.sp12_v_t_23 <X> T_15_21.sp12_h_r_0
 (22 4)  (784 340)  (784 340)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (785 340)  (785 340)  routing T_15_21.sp4_v_b_19 <X> T_15_21.lc_trk_g1_3
 (24 4)  (786 340)  (786 340)  routing T_15_21.sp4_v_b_19 <X> T_15_21.lc_trk_g1_3
 (26 4)  (788 340)  (788 340)  routing T_15_21.lc_trk_g1_7 <X> T_15_21.wire_logic_cluster/lc_2/in_0
 (31 4)  (793 340)  (793 340)  routing T_15_21.lc_trk_g3_6 <X> T_15_21.wire_logic_cluster/lc_2/in_3
 (32 4)  (794 340)  (794 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (795 340)  (795 340)  routing T_15_21.lc_trk_g3_6 <X> T_15_21.wire_logic_cluster/lc_2/in_3
 (34 4)  (796 340)  (796 340)  routing T_15_21.lc_trk_g3_6 <X> T_15_21.wire_logic_cluster/lc_2/in_3
 (36 4)  (798 340)  (798 340)  LC_2 Logic Functioning bit
 (38 4)  (800 340)  (800 340)  LC_2 Logic Functioning bit
 (45 4)  (807 340)  (807 340)  LC_2 Logic Functioning bit
 (15 5)  (777 341)  (777 341)  routing T_15_21.sp4_v_t_5 <X> T_15_21.lc_trk_g1_0
 (16 5)  (778 341)  (778 341)  routing T_15_21.sp4_v_t_5 <X> T_15_21.lc_trk_g1_0
 (17 5)  (779 341)  (779 341)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (26 5)  (788 341)  (788 341)  routing T_15_21.lc_trk_g1_7 <X> T_15_21.wire_logic_cluster/lc_2/in_0
 (27 5)  (789 341)  (789 341)  routing T_15_21.lc_trk_g1_7 <X> T_15_21.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 341)  (791 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (31 5)  (793 341)  (793 341)  routing T_15_21.lc_trk_g3_6 <X> T_15_21.wire_logic_cluster/lc_2/in_3
 (37 5)  (799 341)  (799 341)  LC_2 Logic Functioning bit
 (39 5)  (801 341)  (801 341)  LC_2 Logic Functioning bit
 (3 6)  (765 342)  (765 342)  routing T_15_21.sp12_v_b_0 <X> T_15_21.sp12_v_t_23
 (5 6)  (767 342)  (767 342)  routing T_15_21.sp4_v_b_3 <X> T_15_21.sp4_h_l_38
 (14 6)  (776 342)  (776 342)  routing T_15_21.wire_logic_cluster/lc_4/out <X> T_15_21.lc_trk_g1_4
 (21 6)  (783 342)  (783 342)  routing T_15_21.sp4_v_b_7 <X> T_15_21.lc_trk_g1_7
 (22 6)  (784 342)  (784 342)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_7 lc_trk_g1_7
 (23 6)  (785 342)  (785 342)  routing T_15_21.sp4_v_b_7 <X> T_15_21.lc_trk_g1_7
 (29 6)  (791 342)  (791 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (792 342)  (792 342)  routing T_15_21.lc_trk_g0_6 <X> T_15_21.wire_logic_cluster/lc_3/in_1
 (32 6)  (794 342)  (794 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (796 342)  (796 342)  routing T_15_21.lc_trk_g1_3 <X> T_15_21.wire_logic_cluster/lc_3/in_3
 (35 6)  (797 342)  (797 342)  routing T_15_21.lc_trk_g3_4 <X> T_15_21.input_2_3
 (39 6)  (801 342)  (801 342)  LC_3 Logic Functioning bit
 (17 7)  (779 343)  (779 343)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (27 7)  (789 343)  (789 343)  routing T_15_21.lc_trk_g1_0 <X> T_15_21.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 343)  (791 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (792 343)  (792 343)  routing T_15_21.lc_trk_g0_6 <X> T_15_21.wire_logic_cluster/lc_3/in_1
 (31 7)  (793 343)  (793 343)  routing T_15_21.lc_trk_g1_3 <X> T_15_21.wire_logic_cluster/lc_3/in_3
 (32 7)  (794 343)  (794 343)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_4 input_2_3
 (33 7)  (795 343)  (795 343)  routing T_15_21.lc_trk_g3_4 <X> T_15_21.input_2_3
 (34 7)  (796 343)  (796 343)  routing T_15_21.lc_trk_g3_4 <X> T_15_21.input_2_3
 (14 8)  (776 344)  (776 344)  routing T_15_21.bnl_op_0 <X> T_15_21.lc_trk_g2_0
 (21 8)  (783 344)  (783 344)  routing T_15_21.bnl_op_3 <X> T_15_21.lc_trk_g2_3
 (22 8)  (784 344)  (784 344)  Enable bit of Mux _local_links/g2_mux_3 => bnl_op_3 lc_trk_g2_3
 (26 8)  (788 344)  (788 344)  routing T_15_21.lc_trk_g1_7 <X> T_15_21.wire_logic_cluster/lc_4/in_0
 (31 8)  (793 344)  (793 344)  routing T_15_21.lc_trk_g2_7 <X> T_15_21.wire_logic_cluster/lc_4/in_3
 (32 8)  (794 344)  (794 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (795 344)  (795 344)  routing T_15_21.lc_trk_g2_7 <X> T_15_21.wire_logic_cluster/lc_4/in_3
 (36 8)  (798 344)  (798 344)  LC_4 Logic Functioning bit
 (38 8)  (800 344)  (800 344)  LC_4 Logic Functioning bit
 (45 8)  (807 344)  (807 344)  LC_4 Logic Functioning bit
 (14 9)  (776 345)  (776 345)  routing T_15_21.bnl_op_0 <X> T_15_21.lc_trk_g2_0
 (17 9)  (779 345)  (779 345)  Enable bit of Mux _local_links/g2_mux_0 => bnl_op_0 lc_trk_g2_0
 (21 9)  (783 345)  (783 345)  routing T_15_21.bnl_op_3 <X> T_15_21.lc_trk_g2_3
 (26 9)  (788 345)  (788 345)  routing T_15_21.lc_trk_g1_7 <X> T_15_21.wire_logic_cluster/lc_4/in_0
 (27 9)  (789 345)  (789 345)  routing T_15_21.lc_trk_g1_7 <X> T_15_21.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 345)  (791 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (31 9)  (793 345)  (793 345)  routing T_15_21.lc_trk_g2_7 <X> T_15_21.wire_logic_cluster/lc_4/in_3
 (37 9)  (799 345)  (799 345)  LC_4 Logic Functioning bit
 (39 9)  (801 345)  (801 345)  LC_4 Logic Functioning bit
 (21 10)  (783 346)  (783 346)  routing T_15_21.wire_logic_cluster/lc_7/out <X> T_15_21.lc_trk_g2_7
 (22 10)  (784 346)  (784 346)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (26 10)  (788 346)  (788 346)  routing T_15_21.lc_trk_g1_4 <X> T_15_21.wire_logic_cluster/lc_5/in_0
 (27 10)  (789 346)  (789 346)  routing T_15_21.lc_trk_g1_7 <X> T_15_21.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 346)  (791 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (792 346)  (792 346)  routing T_15_21.lc_trk_g1_7 <X> T_15_21.wire_logic_cluster/lc_5/in_1
 (32 10)  (794 346)  (794 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (795 346)  (795 346)  routing T_15_21.lc_trk_g2_0 <X> T_15_21.wire_logic_cluster/lc_5/in_3
 (35 10)  (797 346)  (797 346)  routing T_15_21.lc_trk_g0_5 <X> T_15_21.input_2_5
 (36 10)  (798 346)  (798 346)  LC_5 Logic Functioning bit
 (38 10)  (800 346)  (800 346)  LC_5 Logic Functioning bit
 (41 10)  (803 346)  (803 346)  LC_5 Logic Functioning bit
 (43 10)  (805 346)  (805 346)  LC_5 Logic Functioning bit
 (45 10)  (807 346)  (807 346)  LC_5 Logic Functioning bit
 (27 11)  (789 347)  (789 347)  routing T_15_21.lc_trk_g1_4 <X> T_15_21.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 347)  (791 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (792 347)  (792 347)  routing T_15_21.lc_trk_g1_7 <X> T_15_21.wire_logic_cluster/lc_5/in_1
 (32 11)  (794 347)  (794 347)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (36 11)  (798 347)  (798 347)  LC_5 Logic Functioning bit
 (52 11)  (814 347)  (814 347)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (26 12)  (788 348)  (788 348)  routing T_15_21.lc_trk_g1_7 <X> T_15_21.wire_logic_cluster/lc_6/in_0
 (32 12)  (794 348)  (794 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (795 348)  (795 348)  routing T_15_21.lc_trk_g2_3 <X> T_15_21.wire_logic_cluster/lc_6/in_3
 (36 12)  (798 348)  (798 348)  LC_6 Logic Functioning bit
 (38 12)  (800 348)  (800 348)  LC_6 Logic Functioning bit
 (45 12)  (807 348)  (807 348)  LC_6 Logic Functioning bit
 (26 13)  (788 349)  (788 349)  routing T_15_21.lc_trk_g1_7 <X> T_15_21.wire_logic_cluster/lc_6/in_0
 (27 13)  (789 349)  (789 349)  routing T_15_21.lc_trk_g1_7 <X> T_15_21.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 349)  (791 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (31 13)  (793 349)  (793 349)  routing T_15_21.lc_trk_g2_3 <X> T_15_21.wire_logic_cluster/lc_6/in_3
 (37 13)  (799 349)  (799 349)  LC_6 Logic Functioning bit
 (39 13)  (801 349)  (801 349)  LC_6 Logic Functioning bit
 (25 14)  (787 350)  (787 350)  routing T_15_21.wire_logic_cluster/lc_6/out <X> T_15_21.lc_trk_g3_6
 (27 14)  (789 350)  (789 350)  routing T_15_21.lc_trk_g1_7 <X> T_15_21.wire_logic_cluster/lc_7/in_1
 (29 14)  (791 350)  (791 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (792 350)  (792 350)  routing T_15_21.lc_trk_g1_7 <X> T_15_21.wire_logic_cluster/lc_7/in_1
 (32 14)  (794 350)  (794 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (36 14)  (798 350)  (798 350)  LC_7 Logic Functioning bit
 (38 14)  (800 350)  (800 350)  LC_7 Logic Functioning bit
 (45 14)  (807 350)  (807 350)  LC_7 Logic Functioning bit
 (14 15)  (776 351)  (776 351)  routing T_15_21.sp12_v_b_20 <X> T_15_21.lc_trk_g3_4
 (16 15)  (778 351)  (778 351)  routing T_15_21.sp12_v_b_20 <X> T_15_21.lc_trk_g3_4
 (17 15)  (779 351)  (779 351)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_20 lc_trk_g3_4
 (22 15)  (784 351)  (784 351)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (30 15)  (792 351)  (792 351)  routing T_15_21.lc_trk_g1_7 <X> T_15_21.wire_logic_cluster/lc_7/in_1
 (31 15)  (793 351)  (793 351)  routing T_15_21.lc_trk_g0_2 <X> T_15_21.wire_logic_cluster/lc_7/in_3
 (36 15)  (798 351)  (798 351)  LC_7 Logic Functioning bit
 (38 15)  (800 351)  (800 351)  LC_7 Logic Functioning bit


LogicTile_16_21

 (15 0)  (831 336)  (831 336)  routing T_16_21.top_op_1 <X> T_16_21.lc_trk_g0_1
 (17 0)  (833 336)  (833 336)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (21 0)  (837 336)  (837 336)  routing T_16_21.wire_logic_cluster/lc_3/out <X> T_16_21.lc_trk_g0_3
 (22 0)  (838 336)  (838 336)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (15 1)  (831 337)  (831 337)  routing T_16_21.bot_op_0 <X> T_16_21.lc_trk_g0_0
 (17 1)  (833 337)  (833 337)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (18 1)  (834 337)  (834 337)  routing T_16_21.top_op_1 <X> T_16_21.lc_trk_g0_1
 (0 2)  (816 338)  (816 338)  routing T_16_21.glb_netwk_6 <X> T_16_21.wire_logic_cluster/lc_7/clk
 (1 2)  (817 338)  (817 338)  routing T_16_21.glb_netwk_6 <X> T_16_21.wire_logic_cluster/lc_7/clk
 (2 2)  (818 338)  (818 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (4 4)  (820 340)  (820 340)  routing T_16_21.sp4_v_t_42 <X> T_16_21.sp4_v_b_3
 (6 4)  (822 340)  (822 340)  routing T_16_21.sp4_v_t_42 <X> T_16_21.sp4_v_b_3
 (21 4)  (837 340)  (837 340)  routing T_16_21.lft_op_3 <X> T_16_21.lc_trk_g1_3
 (22 4)  (838 340)  (838 340)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (840 340)  (840 340)  routing T_16_21.lft_op_3 <X> T_16_21.lc_trk_g1_3
 (3 5)  (819 341)  (819 341)  routing T_16_21.sp12_h_l_23 <X> T_16_21.sp12_h_r_0
 (29 6)  (845 342)  (845 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (848 342)  (848 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (850 342)  (850 342)  routing T_16_21.lc_trk_g1_3 <X> T_16_21.wire_logic_cluster/lc_3/in_3
 (35 6)  (851 342)  (851 342)  routing T_16_21.lc_trk_g3_4 <X> T_16_21.input_2_3
 (36 6)  (852 342)  (852 342)  LC_3 Logic Functioning bit
 (38 6)  (854 342)  (854 342)  LC_3 Logic Functioning bit
 (43 6)  (859 342)  (859 342)  LC_3 Logic Functioning bit
 (45 6)  (861 342)  (861 342)  LC_3 Logic Functioning bit
 (52 6)  (868 342)  (868 342)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (26 7)  (842 343)  (842 343)  routing T_16_21.lc_trk_g0_3 <X> T_16_21.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 343)  (845 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (31 7)  (847 343)  (847 343)  routing T_16_21.lc_trk_g1_3 <X> T_16_21.wire_logic_cluster/lc_3/in_3
 (32 7)  (848 343)  (848 343)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_4 input_2_3
 (33 7)  (849 343)  (849 343)  routing T_16_21.lc_trk_g3_4 <X> T_16_21.input_2_3
 (34 7)  (850 343)  (850 343)  routing T_16_21.lc_trk_g3_4 <X> T_16_21.input_2_3
 (36 7)  (852 343)  (852 343)  LC_3 Logic Functioning bit
 (37 7)  (853 343)  (853 343)  LC_3 Logic Functioning bit
 (38 7)  (854 343)  (854 343)  LC_3 Logic Functioning bit
 (39 7)  (855 343)  (855 343)  LC_3 Logic Functioning bit
 (40 7)  (856 343)  (856 343)  LC_3 Logic Functioning bit
 (42 7)  (858 343)  (858 343)  LC_3 Logic Functioning bit
 (43 7)  (859 343)  (859 343)  LC_3 Logic Functioning bit
 (44 7)  (860 343)  (860 343)  LC_3 Logic Functioning bit
 (21 10)  (837 346)  (837 346)  routing T_16_21.wire_logic_cluster/lc_7/out <X> T_16_21.lc_trk_g2_7
 (22 10)  (838 346)  (838 346)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (17 12)  (833 348)  (833 348)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (18 13)  (834 349)  (834 349)  routing T_16_21.sp4_r_v_b_41 <X> T_16_21.lc_trk_g3_1
 (0 14)  (816 350)  (816 350)  routing T_16_21.glb_netwk_4 <X> T_16_21.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 350)  (817 350)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (29 14)  (845 350)  (845 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (848 350)  (848 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (849 350)  (849 350)  routing T_16_21.lc_trk_g3_1 <X> T_16_21.wire_logic_cluster/lc_7/in_3
 (34 14)  (850 350)  (850 350)  routing T_16_21.lc_trk_g3_1 <X> T_16_21.wire_logic_cluster/lc_7/in_3
 (35 14)  (851 350)  (851 350)  routing T_16_21.lc_trk_g2_7 <X> T_16_21.input_2_7
 (36 14)  (852 350)  (852 350)  LC_7 Logic Functioning bit
 (37 14)  (853 350)  (853 350)  LC_7 Logic Functioning bit
 (38 14)  (854 350)  (854 350)  LC_7 Logic Functioning bit
 (41 14)  (857 350)  (857 350)  LC_7 Logic Functioning bit
 (42 14)  (858 350)  (858 350)  LC_7 Logic Functioning bit
 (43 14)  (859 350)  (859 350)  LC_7 Logic Functioning bit
 (45 14)  (861 350)  (861 350)  LC_7 Logic Functioning bit
 (47 14)  (863 350)  (863 350)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (14 15)  (830 351)  (830 351)  routing T_16_21.sp4_r_v_b_44 <X> T_16_21.lc_trk_g3_4
 (17 15)  (833 351)  (833 351)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (29 15)  (845 351)  (845 351)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (32 15)  (848 351)  (848 351)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (849 351)  (849 351)  routing T_16_21.lc_trk_g2_7 <X> T_16_21.input_2_7
 (35 15)  (851 351)  (851 351)  routing T_16_21.lc_trk_g2_7 <X> T_16_21.input_2_7
 (36 15)  (852 351)  (852 351)  LC_7 Logic Functioning bit
 (37 15)  (853 351)  (853 351)  LC_7 Logic Functioning bit
 (38 15)  (854 351)  (854 351)  LC_7 Logic Functioning bit
 (42 15)  (858 351)  (858 351)  LC_7 Logic Functioning bit
 (44 15)  (860 351)  (860 351)  LC_7 Logic Functioning bit


LogicTile_18_21

 (3 0)  (931 336)  (931 336)  routing T_18_21.sp12_h_r_0 <X> T_18_21.sp12_v_b_0
 (3 1)  (931 337)  (931 337)  routing T_18_21.sp12_h_r_0 <X> T_18_21.sp12_v_b_0


LogicTile_19_21

 (6 0)  (988 336)  (988 336)  routing T_19_21.sp4_v_t_44 <X> T_19_21.sp4_v_b_0
 (5 1)  (987 337)  (987 337)  routing T_19_21.sp4_v_t_44 <X> T_19_21.sp4_v_b_0
 (6 8)  (988 344)  (988 344)  routing T_19_21.sp4_h_r_1 <X> T_19_21.sp4_v_b_6


LogicTile_20_21

 (11 0)  (1047 336)  (1047 336)  routing T_20_21.sp4_v_t_43 <X> T_20_21.sp4_v_b_2
 (13 0)  (1049 336)  (1049 336)  routing T_20_21.sp4_v_t_43 <X> T_20_21.sp4_v_b_2
 (19 13)  (1055 349)  (1055 349)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_22_21

 (2 4)  (1146 340)  (1146 340)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (19 8)  (1163 344)  (1163 344)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21


LogicTile_24_21

 (2 14)  (1254 350)  (1254 350)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10


RAM_Tile_25_21

 (8 8)  (1314 344)  (1314 344)  routing T_25_21.sp4_h_l_42 <X> T_25_21.sp4_h_r_7
 (2 12)  (1308 348)  (1308 348)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_27_21

 (6 6)  (1408 342)  (1408 342)  routing T_27_21.sp4_h_l_47 <X> T_27_21.sp4_v_t_38


LogicTile_28_21

 (3 0)  (1459 336)  (1459 336)  routing T_28_21.sp12_h_r_0 <X> T_28_21.sp12_v_b_0
 (3 1)  (1459 337)  (1459 337)  routing T_28_21.sp12_h_r_0 <X> T_28_21.sp12_v_b_0
 (10 7)  (1466 343)  (1466 343)  routing T_28_21.sp4_h_l_46 <X> T_28_21.sp4_v_t_41


LogicTile_29_21

 (8 9)  (1518 345)  (1518 345)  routing T_29_21.sp4_h_l_42 <X> T_29_21.sp4_v_b_7
 (9 9)  (1519 345)  (1519 345)  routing T_29_21.sp4_h_l_42 <X> T_29_21.sp4_v_b_7


LogicTile_30_21

 (3 2)  (1567 338)  (1567 338)  routing T_30_21.sp12_h_r_0 <X> T_30_21.sp12_h_l_23
 (3 3)  (1567 339)  (1567 339)  routing T_30_21.sp12_h_r_0 <X> T_30_21.sp12_h_l_23


LogicTile_32_21

 (3 2)  (1675 338)  (1675 338)  routing T_32_21.sp12_h_r_0 <X> T_32_21.sp12_h_l_23
 (3 3)  (1675 339)  (1675 339)  routing T_32_21.sp12_h_r_0 <X> T_32_21.sp12_h_l_23


IO_Tile_33_21

 (3 1)  (1729 337)  (1729 337)  IO control bit: IORIGHT_REN_1

 (17 1)  (1743 337)  (1743 337)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 2)  (1743 338)  (1743 338)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (1743 339)  (1743 339)  IOB_0 IO Functioning bit
 (2 6)  (1728 342)  (1728 342)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 342)  (1729 342)  IO control bit: IORIGHT_IE_1

 (3 9)  (1729 345)  (1729 345)  IO control bit: IORIGHT_IE_0

 (16 9)  (1742 345)  (1742 345)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (1743 349)  (1743 349)  IOB_1 IO Functioning bit


IO_Tile_0_20

 (3 1)  (14 321)  (14 321)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 323)  (0 323)  IOB_0 IO Functioning bit
 (17 5)  (0 325)  (0 325)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 326)  (15 326)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 326)  (14 326)  IO control bit: IOLEFT_IE_1

 (16 8)  (1 328)  (1 328)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (14 329)  (14 329)  IO control bit: IOLEFT_IE_0

 (17 13)  (0 333)  (0 333)  IOB_1 IO Functioning bit


LogicTile_2_20

 (3 5)  (75 325)  (75 325)  routing T_2_20.sp12_h_l_23 <X> T_2_20.sp12_h_r_0


LogicTile_4_20

 (3 5)  (183 325)  (183 325)  routing T_4_20.sp12_h_l_23 <X> T_4_20.sp12_h_r_0


LogicTile_7_20

 (5 5)  (347 325)  (347 325)  routing T_7_20.sp4_h_r_3 <X> T_7_20.sp4_v_b_3


LogicTile_10_20

 (31 6)  (523 326)  (523 326)  routing T_10_20.lc_trk_g3_5 <X> T_10_20.wire_logic_cluster/lc_3/in_3
 (32 6)  (524 326)  (524 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (525 326)  (525 326)  routing T_10_20.lc_trk_g3_5 <X> T_10_20.wire_logic_cluster/lc_3/in_3
 (34 6)  (526 326)  (526 326)  routing T_10_20.lc_trk_g3_5 <X> T_10_20.wire_logic_cluster/lc_3/in_3
 (40 6)  (532 326)  (532 326)  LC_3 Logic Functioning bit
 (41 6)  (533 326)  (533 326)  LC_3 Logic Functioning bit
 (42 6)  (534 326)  (534 326)  LC_3 Logic Functioning bit
 (43 6)  (535 326)  (535 326)  LC_3 Logic Functioning bit
 (40 7)  (532 327)  (532 327)  LC_3 Logic Functioning bit
 (41 7)  (533 327)  (533 327)  LC_3 Logic Functioning bit
 (42 7)  (534 327)  (534 327)  LC_3 Logic Functioning bit
 (43 7)  (535 327)  (535 327)  LC_3 Logic Functioning bit
 (46 7)  (538 327)  (538 327)  Enable bit of Mux _out_links/OutMux6_3 => wire_logic_cluster/lc_3/out sp4_h_r_6
 (47 7)  (539 327)  (539 327)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (15 14)  (507 334)  (507 334)  routing T_10_20.sp4_v_t_32 <X> T_10_20.lc_trk_g3_5
 (16 14)  (508 334)  (508 334)  routing T_10_20.sp4_v_t_32 <X> T_10_20.lc_trk_g3_5
 (17 14)  (509 334)  (509 334)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5


LogicTile_13_20

 (21 0)  (675 320)  (675 320)  routing T_13_20.wire_logic_cluster/lc_3/out <X> T_13_20.lc_trk_g0_3
 (22 0)  (676 320)  (676 320)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (27 0)  (681 320)  (681 320)  routing T_13_20.lc_trk_g3_0 <X> T_13_20.wire_logic_cluster/lc_0/in_1
 (28 0)  (682 320)  (682 320)  routing T_13_20.lc_trk_g3_0 <X> T_13_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 320)  (683 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (686 320)  (686 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (688 320)  (688 320)  routing T_13_20.lc_trk_g1_0 <X> T_13_20.wire_logic_cluster/lc_0/in_3
 (36 0)  (690 320)  (690 320)  LC_0 Logic Functioning bit
 (37 0)  (691 320)  (691 320)  LC_0 Logic Functioning bit
 (38 0)  (692 320)  (692 320)  LC_0 Logic Functioning bit
 (39 0)  (693 320)  (693 320)  LC_0 Logic Functioning bit
 (43 0)  (697 320)  (697 320)  LC_0 Logic Functioning bit
 (45 0)  (699 320)  (699 320)  LC_0 Logic Functioning bit
 (52 0)  (706 320)  (706 320)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (15 1)  (669 321)  (669 321)  routing T_13_20.sp4_v_t_5 <X> T_13_20.lc_trk_g0_0
 (16 1)  (670 321)  (670 321)  routing T_13_20.sp4_v_t_5 <X> T_13_20.lc_trk_g0_0
 (17 1)  (671 321)  (671 321)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (22 1)  (676 321)  (676 321)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (677 321)  (677 321)  routing T_13_20.sp4_v_b_18 <X> T_13_20.lc_trk_g0_2
 (24 1)  (678 321)  (678 321)  routing T_13_20.sp4_v_b_18 <X> T_13_20.lc_trk_g0_2
 (26 1)  (680 321)  (680 321)  routing T_13_20.lc_trk_g1_3 <X> T_13_20.wire_logic_cluster/lc_0/in_0
 (27 1)  (681 321)  (681 321)  routing T_13_20.lc_trk_g1_3 <X> T_13_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 321)  (683 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (32 1)  (686 321)  (686 321)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (36 1)  (690 321)  (690 321)  LC_0 Logic Functioning bit
 (37 1)  (691 321)  (691 321)  LC_0 Logic Functioning bit
 (38 1)  (692 321)  (692 321)  LC_0 Logic Functioning bit
 (39 1)  (693 321)  (693 321)  LC_0 Logic Functioning bit
 (41 1)  (695 321)  (695 321)  LC_0 Logic Functioning bit
 (43 1)  (697 321)  (697 321)  LC_0 Logic Functioning bit
 (44 1)  (698 321)  (698 321)  LC_0 Logic Functioning bit
 (0 2)  (654 322)  (654 322)  routing T_13_20.glb_netwk_6 <X> T_13_20.wire_logic_cluster/lc_7/clk
 (1 2)  (655 322)  (655 322)  routing T_13_20.glb_netwk_6 <X> T_13_20.wire_logic_cluster/lc_7/clk
 (2 2)  (656 322)  (656 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (22 2)  (676 322)  (676 322)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (678 322)  (678 322)  routing T_13_20.bot_op_7 <X> T_13_20.lc_trk_g0_7
 (25 2)  (679 322)  (679 322)  routing T_13_20.bnr_op_6 <X> T_13_20.lc_trk_g0_6
 (22 3)  (676 323)  (676 323)  Enable bit of Mux _local_links/g0_mux_6 => bnr_op_6 lc_trk_g0_6
 (25 3)  (679 323)  (679 323)  routing T_13_20.bnr_op_6 <X> T_13_20.lc_trk_g0_6
 (22 4)  (676 324)  (676 324)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (678 324)  (678 324)  routing T_13_20.bot_op_3 <X> T_13_20.lc_trk_g1_3
 (32 4)  (686 324)  (686 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (688 324)  (688 324)  routing T_13_20.lc_trk_g1_2 <X> T_13_20.wire_logic_cluster/lc_2/in_3
 (36 4)  (690 324)  (690 324)  LC_2 Logic Functioning bit
 (37 4)  (691 324)  (691 324)  LC_2 Logic Functioning bit
 (38 4)  (692 324)  (692 324)  LC_2 Logic Functioning bit
 (39 4)  (693 324)  (693 324)  LC_2 Logic Functioning bit
 (45 4)  (699 324)  (699 324)  LC_2 Logic Functioning bit
 (47 4)  (701 324)  (701 324)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (15 5)  (669 325)  (669 325)  routing T_13_20.bot_op_0 <X> T_13_20.lc_trk_g1_0
 (17 5)  (671 325)  (671 325)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (22 5)  (676 325)  (676 325)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (678 325)  (678 325)  routing T_13_20.top_op_2 <X> T_13_20.lc_trk_g1_2
 (25 5)  (679 325)  (679 325)  routing T_13_20.top_op_2 <X> T_13_20.lc_trk_g1_2
 (31 5)  (685 325)  (685 325)  routing T_13_20.lc_trk_g1_2 <X> T_13_20.wire_logic_cluster/lc_2/in_3
 (36 5)  (690 325)  (690 325)  LC_2 Logic Functioning bit
 (37 5)  (691 325)  (691 325)  LC_2 Logic Functioning bit
 (38 5)  (692 325)  (692 325)  LC_2 Logic Functioning bit
 (39 5)  (693 325)  (693 325)  LC_2 Logic Functioning bit
 (44 5)  (698 325)  (698 325)  LC_2 Logic Functioning bit
 (46 5)  (700 325)  (700 325)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (51 5)  (705 325)  (705 325)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (52 5)  (706 325)  (706 325)  Enable bit of Mux _out_links/OutMux9_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_5
 (14 6)  (668 326)  (668 326)  routing T_13_20.bnr_op_4 <X> T_13_20.lc_trk_g1_4
 (21 6)  (675 326)  (675 326)  routing T_13_20.wire_logic_cluster/lc_7/out <X> T_13_20.lc_trk_g1_7
 (22 6)  (676 326)  (676 326)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (26 6)  (680 326)  (680 326)  routing T_13_20.lc_trk_g2_7 <X> T_13_20.wire_logic_cluster/lc_3/in_0
 (36 6)  (690 326)  (690 326)  LC_3 Logic Functioning bit
 (38 6)  (692 326)  (692 326)  LC_3 Logic Functioning bit
 (41 6)  (695 326)  (695 326)  LC_3 Logic Functioning bit
 (43 6)  (697 326)  (697 326)  LC_3 Logic Functioning bit
 (45 6)  (699 326)  (699 326)  LC_3 Logic Functioning bit
 (14 7)  (668 327)  (668 327)  routing T_13_20.bnr_op_4 <X> T_13_20.lc_trk_g1_4
 (17 7)  (671 327)  (671 327)  Enable bit of Mux _local_links/g1_mux_4 => bnr_op_4 lc_trk_g1_4
 (22 7)  (676 327)  (676 327)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (678 327)  (678 327)  routing T_13_20.bot_op_6 <X> T_13_20.lc_trk_g1_6
 (26 7)  (680 327)  (680 327)  routing T_13_20.lc_trk_g2_7 <X> T_13_20.wire_logic_cluster/lc_3/in_0
 (28 7)  (682 327)  (682 327)  routing T_13_20.lc_trk_g2_7 <X> T_13_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 327)  (683 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (37 7)  (691 327)  (691 327)  LC_3 Logic Functioning bit
 (39 7)  (693 327)  (693 327)  LC_3 Logic Functioning bit
 (40 7)  (694 327)  (694 327)  LC_3 Logic Functioning bit
 (42 7)  (696 327)  (696 327)  LC_3 Logic Functioning bit
 (44 7)  (698 327)  (698 327)  LC_3 Logic Functioning bit
 (32 8)  (686 328)  (686 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (36 8)  (690 328)  (690 328)  LC_4 Logic Functioning bit
 (37 8)  (691 328)  (691 328)  LC_4 Logic Functioning bit
 (38 8)  (692 328)  (692 328)  LC_4 Logic Functioning bit
 (39 8)  (693 328)  (693 328)  LC_4 Logic Functioning bit
 (45 8)  (699 328)  (699 328)  LC_4 Logic Functioning bit
 (52 8)  (706 328)  (706 328)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (14 9)  (668 329)  (668 329)  routing T_13_20.sp4_h_r_24 <X> T_13_20.lc_trk_g2_0
 (15 9)  (669 329)  (669 329)  routing T_13_20.sp4_h_r_24 <X> T_13_20.lc_trk_g2_0
 (16 9)  (670 329)  (670 329)  routing T_13_20.sp4_h_r_24 <X> T_13_20.lc_trk_g2_0
 (17 9)  (671 329)  (671 329)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (31 9)  (685 329)  (685 329)  routing T_13_20.lc_trk_g0_3 <X> T_13_20.wire_logic_cluster/lc_4/in_3
 (36 9)  (690 329)  (690 329)  LC_4 Logic Functioning bit
 (37 9)  (691 329)  (691 329)  LC_4 Logic Functioning bit
 (38 9)  (692 329)  (692 329)  LC_4 Logic Functioning bit
 (39 9)  (693 329)  (693 329)  LC_4 Logic Functioning bit
 (44 9)  (698 329)  (698 329)  LC_4 Logic Functioning bit
 (52 9)  (706 329)  (706 329)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (22 10)  (676 330)  (676 330)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (26 10)  (680 330)  (680 330)  routing T_13_20.lc_trk_g1_6 <X> T_13_20.wire_logic_cluster/lc_5/in_0
 (27 10)  (681 330)  (681 330)  routing T_13_20.lc_trk_g1_3 <X> T_13_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 330)  (683 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (685 330)  (685 330)  routing T_13_20.lc_trk_g0_6 <X> T_13_20.wire_logic_cluster/lc_5/in_3
 (32 10)  (686 330)  (686 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (35 10)  (689 330)  (689 330)  routing T_13_20.lc_trk_g0_7 <X> T_13_20.input_2_5
 (37 10)  (691 330)  (691 330)  LC_5 Logic Functioning bit
 (45 10)  (699 330)  (699 330)  LC_5 Logic Functioning bit
 (21 11)  (675 331)  (675 331)  routing T_13_20.sp4_r_v_b_39 <X> T_13_20.lc_trk_g2_7
 (26 11)  (680 331)  (680 331)  routing T_13_20.lc_trk_g1_6 <X> T_13_20.wire_logic_cluster/lc_5/in_0
 (27 11)  (681 331)  (681 331)  routing T_13_20.lc_trk_g1_6 <X> T_13_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 331)  (683 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (30 11)  (684 331)  (684 331)  routing T_13_20.lc_trk_g1_3 <X> T_13_20.wire_logic_cluster/lc_5/in_1
 (31 11)  (685 331)  (685 331)  routing T_13_20.lc_trk_g0_6 <X> T_13_20.wire_logic_cluster/lc_5/in_3
 (32 11)  (686 331)  (686 331)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_7 input_2_5
 (35 11)  (689 331)  (689 331)  routing T_13_20.lc_trk_g0_7 <X> T_13_20.input_2_5
 (37 11)  (691 331)  (691 331)  LC_5 Logic Functioning bit
 (39 11)  (693 331)  (693 331)  LC_5 Logic Functioning bit
 (40 11)  (694 331)  (694 331)  LC_5 Logic Functioning bit
 (42 11)  (696 331)  (696 331)  LC_5 Logic Functioning bit
 (44 11)  (698 331)  (698 331)  LC_5 Logic Functioning bit
 (14 12)  (668 332)  (668 332)  routing T_13_20.wire_logic_cluster/lc_0/out <X> T_13_20.lc_trk_g3_0
 (36 12)  (690 332)  (690 332)  LC_6 Logic Functioning bit
 (38 12)  (692 332)  (692 332)  LC_6 Logic Functioning bit
 (41 12)  (695 332)  (695 332)  LC_6 Logic Functioning bit
 (43 12)  (697 332)  (697 332)  LC_6 Logic Functioning bit
 (45 12)  (699 332)  (699 332)  LC_6 Logic Functioning bit
 (17 13)  (671 333)  (671 333)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (26 13)  (680 333)  (680 333)  routing T_13_20.lc_trk_g0_2 <X> T_13_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 333)  (683 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (37 13)  (691 333)  (691 333)  LC_6 Logic Functioning bit
 (39 13)  (693 333)  (693 333)  LC_6 Logic Functioning bit
 (40 13)  (694 333)  (694 333)  LC_6 Logic Functioning bit
 (42 13)  (696 333)  (696 333)  LC_6 Logic Functioning bit
 (44 13)  (698 333)  (698 333)  LC_6 Logic Functioning bit
 (46 13)  (700 333)  (700 333)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (0 14)  (654 334)  (654 334)  routing T_13_20.glb_netwk_4 <X> T_13_20.wire_logic_cluster/lc_7/s_r
 (1 14)  (655 334)  (655 334)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (26 14)  (680 334)  (680 334)  routing T_13_20.lc_trk_g1_4 <X> T_13_20.wire_logic_cluster/lc_7/in_0
 (27 14)  (681 334)  (681 334)  routing T_13_20.lc_trk_g1_7 <X> T_13_20.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 334)  (683 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (684 334)  (684 334)  routing T_13_20.lc_trk_g1_7 <X> T_13_20.wire_logic_cluster/lc_7/in_1
 (32 14)  (686 334)  (686 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (687 334)  (687 334)  routing T_13_20.lc_trk_g2_0 <X> T_13_20.wire_logic_cluster/lc_7/in_3
 (36 14)  (690 334)  (690 334)  LC_7 Logic Functioning bit
 (38 14)  (692 334)  (692 334)  LC_7 Logic Functioning bit
 (41 14)  (695 334)  (695 334)  LC_7 Logic Functioning bit
 (43 14)  (697 334)  (697 334)  LC_7 Logic Functioning bit
 (45 14)  (699 334)  (699 334)  LC_7 Logic Functioning bit
 (27 15)  (681 335)  (681 335)  routing T_13_20.lc_trk_g1_4 <X> T_13_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 335)  (683 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (684 335)  (684 335)  routing T_13_20.lc_trk_g1_7 <X> T_13_20.wire_logic_cluster/lc_7/in_1
 (37 15)  (691 335)  (691 335)  LC_7 Logic Functioning bit
 (39 15)  (693 335)  (693 335)  LC_7 Logic Functioning bit
 (40 15)  (694 335)  (694 335)  LC_7 Logic Functioning bit
 (41 15)  (695 335)  (695 335)  LC_7 Logic Functioning bit
 (42 15)  (696 335)  (696 335)  LC_7 Logic Functioning bit
 (43 15)  (697 335)  (697 335)  LC_7 Logic Functioning bit


LogicTile_14_20

 (4 0)  (712 320)  (712 320)  routing T_14_20.sp4_h_l_43 <X> T_14_20.sp4_v_b_0
 (6 0)  (714 320)  (714 320)  routing T_14_20.sp4_h_l_43 <X> T_14_20.sp4_v_b_0
 (21 0)  (729 320)  (729 320)  routing T_14_20.sp4_v_b_3 <X> T_14_20.lc_trk_g0_3
 (22 0)  (730 320)  (730 320)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_3 lc_trk_g0_3
 (23 0)  (731 320)  (731 320)  routing T_14_20.sp4_v_b_3 <X> T_14_20.lc_trk_g0_3
 (25 0)  (733 320)  (733 320)  routing T_14_20.lft_op_2 <X> T_14_20.lc_trk_g0_2
 (27 0)  (735 320)  (735 320)  routing T_14_20.lc_trk_g1_2 <X> T_14_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 320)  (737 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (740 320)  (740 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (741 320)  (741 320)  routing T_14_20.lc_trk_g3_0 <X> T_14_20.wire_logic_cluster/lc_0/in_3
 (34 0)  (742 320)  (742 320)  routing T_14_20.lc_trk_g3_0 <X> T_14_20.wire_logic_cluster/lc_0/in_3
 (36 0)  (744 320)  (744 320)  LC_0 Logic Functioning bit
 (37 0)  (745 320)  (745 320)  LC_0 Logic Functioning bit
 (38 0)  (746 320)  (746 320)  LC_0 Logic Functioning bit
 (39 0)  (747 320)  (747 320)  LC_0 Logic Functioning bit
 (40 0)  (748 320)  (748 320)  LC_0 Logic Functioning bit
 (42 0)  (750 320)  (750 320)  LC_0 Logic Functioning bit
 (3 1)  (711 321)  (711 321)  routing T_14_20.sp12_h_l_23 <X> T_14_20.sp12_v_b_0
 (5 1)  (713 321)  (713 321)  routing T_14_20.sp4_h_l_43 <X> T_14_20.sp4_v_b_0
 (22 1)  (730 321)  (730 321)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (732 321)  (732 321)  routing T_14_20.lft_op_2 <X> T_14_20.lc_trk_g0_2
 (30 1)  (738 321)  (738 321)  routing T_14_20.lc_trk_g1_2 <X> T_14_20.wire_logic_cluster/lc_0/in_1
 (36 1)  (744 321)  (744 321)  LC_0 Logic Functioning bit
 (37 1)  (745 321)  (745 321)  LC_0 Logic Functioning bit
 (38 1)  (746 321)  (746 321)  LC_0 Logic Functioning bit
 (39 1)  (747 321)  (747 321)  LC_0 Logic Functioning bit
 (40 1)  (748 321)  (748 321)  LC_0 Logic Functioning bit
 (42 1)  (750 321)  (750 321)  LC_0 Logic Functioning bit
 (26 2)  (734 322)  (734 322)  routing T_14_20.lc_trk_g2_5 <X> T_14_20.wire_logic_cluster/lc_1/in_0
 (27 2)  (735 322)  (735 322)  routing T_14_20.lc_trk_g1_5 <X> T_14_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 322)  (737 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (738 322)  (738 322)  routing T_14_20.lc_trk_g1_5 <X> T_14_20.wire_logic_cluster/lc_1/in_1
 (31 2)  (739 322)  (739 322)  routing T_14_20.lc_trk_g2_4 <X> T_14_20.wire_logic_cluster/lc_1/in_3
 (32 2)  (740 322)  (740 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (741 322)  (741 322)  routing T_14_20.lc_trk_g2_4 <X> T_14_20.wire_logic_cluster/lc_1/in_3
 (36 2)  (744 322)  (744 322)  LC_1 Logic Functioning bit
 (50 2)  (758 322)  (758 322)  Cascade bit: LH_LC01_inmux02_5

 (28 3)  (736 323)  (736 323)  routing T_14_20.lc_trk_g2_5 <X> T_14_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 323)  (737 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (36 3)  (744 323)  (744 323)  LC_1 Logic Functioning bit
 (37 3)  (745 323)  (745 323)  LC_1 Logic Functioning bit
 (38 3)  (746 323)  (746 323)  LC_1 Logic Functioning bit
 (41 3)  (749 323)  (749 323)  LC_1 Logic Functioning bit
 (43 3)  (751 323)  (751 323)  LC_1 Logic Functioning bit
 (21 4)  (729 324)  (729 324)  routing T_14_20.sp4_v_b_3 <X> T_14_20.lc_trk_g1_3
 (22 4)  (730 324)  (730 324)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_3 lc_trk_g1_3
 (23 4)  (731 324)  (731 324)  routing T_14_20.sp4_v_b_3 <X> T_14_20.lc_trk_g1_3
 (25 4)  (733 324)  (733 324)  routing T_14_20.lft_op_2 <X> T_14_20.lc_trk_g1_2
 (22 5)  (730 325)  (730 325)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (732 325)  (732 325)  routing T_14_20.lft_op_2 <X> T_14_20.lc_trk_g1_2
 (17 6)  (725 326)  (725 326)  Enable bit of Mux _local_links/g1_mux_5 => bnr_op_5 lc_trk_g1_5
 (18 6)  (726 326)  (726 326)  routing T_14_20.bnr_op_5 <X> T_14_20.lc_trk_g1_5
 (29 6)  (737 326)  (737 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (740 326)  (740 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (742 326)  (742 326)  routing T_14_20.lc_trk_g1_3 <X> T_14_20.wire_logic_cluster/lc_3/in_3
 (18 7)  (726 327)  (726 327)  routing T_14_20.bnr_op_5 <X> T_14_20.lc_trk_g1_5
 (27 7)  (735 327)  (735 327)  routing T_14_20.lc_trk_g3_0 <X> T_14_20.wire_logic_cluster/lc_3/in_0
 (28 7)  (736 327)  (736 327)  routing T_14_20.lc_trk_g3_0 <X> T_14_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 327)  (737 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (738 327)  (738 327)  routing T_14_20.lc_trk_g0_2 <X> T_14_20.wire_logic_cluster/lc_3/in_1
 (31 7)  (739 327)  (739 327)  routing T_14_20.lc_trk_g1_3 <X> T_14_20.wire_logic_cluster/lc_3/in_3
 (37 7)  (745 327)  (745 327)  LC_3 Logic Functioning bit
 (39 7)  (747 327)  (747 327)  LC_3 Logic Functioning bit
 (26 8)  (734 328)  (734 328)  routing T_14_20.lc_trk_g2_4 <X> T_14_20.wire_logic_cluster/lc_4/in_0
 (29 8)  (737 328)  (737 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (739 328)  (739 328)  routing T_14_20.lc_trk_g2_5 <X> T_14_20.wire_logic_cluster/lc_4/in_3
 (32 8)  (740 328)  (740 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (741 328)  (741 328)  routing T_14_20.lc_trk_g2_5 <X> T_14_20.wire_logic_cluster/lc_4/in_3
 (36 8)  (744 328)  (744 328)  LC_4 Logic Functioning bit
 (38 8)  (746 328)  (746 328)  LC_4 Logic Functioning bit
 (28 9)  (736 329)  (736 329)  routing T_14_20.lc_trk_g2_4 <X> T_14_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 329)  (737 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (738 329)  (738 329)  routing T_14_20.lc_trk_g0_3 <X> T_14_20.wire_logic_cluster/lc_4/in_1
 (36 9)  (744 329)  (744 329)  LC_4 Logic Functioning bit
 (37 9)  (745 329)  (745 329)  LC_4 Logic Functioning bit
 (38 9)  (746 329)  (746 329)  LC_4 Logic Functioning bit
 (39 9)  (747 329)  (747 329)  LC_4 Logic Functioning bit
 (41 9)  (749 329)  (749 329)  LC_4 Logic Functioning bit
 (43 9)  (751 329)  (751 329)  LC_4 Logic Functioning bit
 (14 10)  (722 330)  (722 330)  routing T_14_20.sp4_v_b_36 <X> T_14_20.lc_trk_g2_4
 (15 10)  (723 330)  (723 330)  routing T_14_20.tnr_op_5 <X> T_14_20.lc_trk_g2_5
 (17 10)  (725 330)  (725 330)  Enable bit of Mux _local_links/g2_mux_5 => tnr_op_5 lc_trk_g2_5
 (14 11)  (722 331)  (722 331)  routing T_14_20.sp4_v_b_36 <X> T_14_20.lc_trk_g2_4
 (16 11)  (724 331)  (724 331)  routing T_14_20.sp4_v_b_36 <X> T_14_20.lc_trk_g2_4
 (17 11)  (725 331)  (725 331)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (14 12)  (722 332)  (722 332)  routing T_14_20.rgt_op_0 <X> T_14_20.lc_trk_g3_0
 (15 13)  (723 333)  (723 333)  routing T_14_20.rgt_op_0 <X> T_14_20.lc_trk_g3_0
 (17 13)  (725 333)  (725 333)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0


LogicTile_15_20

 (14 0)  (776 320)  (776 320)  routing T_15_20.lft_op_0 <X> T_15_20.lc_trk_g0_0
 (15 0)  (777 320)  (777 320)  routing T_15_20.top_op_1 <X> T_15_20.lc_trk_g0_1
 (17 0)  (779 320)  (779 320)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (25 0)  (787 320)  (787 320)  routing T_15_20.wire_logic_cluster/lc_2/out <X> T_15_20.lc_trk_g0_2
 (31 0)  (793 320)  (793 320)  routing T_15_20.lc_trk_g3_4 <X> T_15_20.wire_logic_cluster/lc_0/in_3
 (32 0)  (794 320)  (794 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (795 320)  (795 320)  routing T_15_20.lc_trk_g3_4 <X> T_15_20.wire_logic_cluster/lc_0/in_3
 (34 0)  (796 320)  (796 320)  routing T_15_20.lc_trk_g3_4 <X> T_15_20.wire_logic_cluster/lc_0/in_3
 (36 0)  (798 320)  (798 320)  LC_0 Logic Functioning bit
 (37 0)  (799 320)  (799 320)  LC_0 Logic Functioning bit
 (38 0)  (800 320)  (800 320)  LC_0 Logic Functioning bit
 (39 0)  (801 320)  (801 320)  LC_0 Logic Functioning bit
 (45 0)  (807 320)  (807 320)  LC_0 Logic Functioning bit
 (48 0)  (810 320)  (810 320)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (53 0)  (815 320)  (815 320)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (15 1)  (777 321)  (777 321)  routing T_15_20.lft_op_0 <X> T_15_20.lc_trk_g0_0
 (17 1)  (779 321)  (779 321)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (18 1)  (780 321)  (780 321)  routing T_15_20.top_op_1 <X> T_15_20.lc_trk_g0_1
 (22 1)  (784 321)  (784 321)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (36 1)  (798 321)  (798 321)  LC_0 Logic Functioning bit
 (37 1)  (799 321)  (799 321)  LC_0 Logic Functioning bit
 (38 1)  (800 321)  (800 321)  LC_0 Logic Functioning bit
 (39 1)  (801 321)  (801 321)  LC_0 Logic Functioning bit
 (44 1)  (806 321)  (806 321)  LC_0 Logic Functioning bit
 (0 2)  (762 322)  (762 322)  routing T_15_20.glb_netwk_6 <X> T_15_20.wire_logic_cluster/lc_7/clk
 (1 2)  (763 322)  (763 322)  routing T_15_20.glb_netwk_6 <X> T_15_20.wire_logic_cluster/lc_7/clk
 (2 2)  (764 322)  (764 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (4 3)  (766 323)  (766 323)  routing T_15_20.sp4_v_b_7 <X> T_15_20.sp4_h_l_37
 (21 4)  (783 324)  (783 324)  routing T_15_20.lft_op_3 <X> T_15_20.lc_trk_g1_3
 (22 4)  (784 324)  (784 324)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (786 324)  (786 324)  routing T_15_20.lft_op_3 <X> T_15_20.lc_trk_g1_3
 (29 4)  (791 324)  (791 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (793 324)  (793 324)  routing T_15_20.lc_trk_g1_4 <X> T_15_20.wire_logic_cluster/lc_2/in_3
 (32 4)  (794 324)  (794 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (796 324)  (796 324)  routing T_15_20.lc_trk_g1_4 <X> T_15_20.wire_logic_cluster/lc_2/in_3
 (36 4)  (798 324)  (798 324)  LC_2 Logic Functioning bit
 (37 4)  (799 324)  (799 324)  LC_2 Logic Functioning bit
 (38 4)  (800 324)  (800 324)  LC_2 Logic Functioning bit
 (42 4)  (804 324)  (804 324)  LC_2 Logic Functioning bit
 (45 4)  (807 324)  (807 324)  LC_2 Logic Functioning bit
 (26 5)  (788 325)  (788 325)  routing T_15_20.lc_trk_g1_3 <X> T_15_20.wire_logic_cluster/lc_2/in_0
 (27 5)  (789 325)  (789 325)  routing T_15_20.lc_trk_g1_3 <X> T_15_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 325)  (791 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (32 5)  (794 325)  (794 325)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (797 325)  (797 325)  routing T_15_20.lc_trk_g0_2 <X> T_15_20.input_2_2
 (36 5)  (798 325)  (798 325)  LC_2 Logic Functioning bit
 (37 5)  (799 325)  (799 325)  LC_2 Logic Functioning bit
 (38 5)  (800 325)  (800 325)  LC_2 Logic Functioning bit
 (39 5)  (801 325)  (801 325)  LC_2 Logic Functioning bit
 (51 5)  (813 325)  (813 325)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (14 6)  (776 326)  (776 326)  routing T_15_20.lft_op_4 <X> T_15_20.lc_trk_g1_4
 (15 6)  (777 326)  (777 326)  routing T_15_20.top_op_5 <X> T_15_20.lc_trk_g1_5
 (17 6)  (779 326)  (779 326)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (15 7)  (777 327)  (777 327)  routing T_15_20.lft_op_4 <X> T_15_20.lc_trk_g1_4
 (17 7)  (779 327)  (779 327)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (18 7)  (780 327)  (780 327)  routing T_15_20.top_op_5 <X> T_15_20.lc_trk_g1_5
 (22 10)  (784 330)  (784 330)  Enable bit of Mux _local_links/g2_mux_7 => tnl_op_7 lc_trk_g2_7
 (24 10)  (786 330)  (786 330)  routing T_15_20.tnl_op_7 <X> T_15_20.lc_trk_g2_7
 (21 11)  (783 331)  (783 331)  routing T_15_20.tnl_op_7 <X> T_15_20.lc_trk_g2_7
 (0 14)  (762 334)  (762 334)  routing T_15_20.glb_netwk_4 <X> T_15_20.wire_logic_cluster/lc_7/s_r
 (1 14)  (763 334)  (763 334)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (776 334)  (776 334)  routing T_15_20.sp4_h_r_36 <X> T_15_20.lc_trk_g3_4
 (26 14)  (788 334)  (788 334)  routing T_15_20.lc_trk_g2_7 <X> T_15_20.wire_logic_cluster/lc_7/in_0
 (29 14)  (791 334)  (791 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (793 334)  (793 334)  routing T_15_20.lc_trk_g1_5 <X> T_15_20.wire_logic_cluster/lc_7/in_3
 (32 14)  (794 334)  (794 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (796 334)  (796 334)  routing T_15_20.lc_trk_g1_5 <X> T_15_20.wire_logic_cluster/lc_7/in_3
 (36 14)  (798 334)  (798 334)  LC_7 Logic Functioning bit
 (37 14)  (799 334)  (799 334)  LC_7 Logic Functioning bit
 (38 14)  (800 334)  (800 334)  LC_7 Logic Functioning bit
 (39 14)  (801 334)  (801 334)  LC_7 Logic Functioning bit
 (41 14)  (803 334)  (803 334)  LC_7 Logic Functioning bit
 (43 14)  (805 334)  (805 334)  LC_7 Logic Functioning bit
 (45 14)  (807 334)  (807 334)  LC_7 Logic Functioning bit
 (15 15)  (777 335)  (777 335)  routing T_15_20.sp4_h_r_36 <X> T_15_20.lc_trk_g3_4
 (16 15)  (778 335)  (778 335)  routing T_15_20.sp4_h_r_36 <X> T_15_20.lc_trk_g3_4
 (17 15)  (779 335)  (779 335)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4
 (26 15)  (788 335)  (788 335)  routing T_15_20.lc_trk_g2_7 <X> T_15_20.wire_logic_cluster/lc_7/in_0
 (28 15)  (790 335)  (790 335)  routing T_15_20.lc_trk_g2_7 <X> T_15_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 335)  (791 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (37 15)  (799 335)  (799 335)  LC_7 Logic Functioning bit
 (39 15)  (801 335)  (801 335)  LC_7 Logic Functioning bit
 (40 15)  (802 335)  (802 335)  LC_7 Logic Functioning bit
 (42 15)  (804 335)  (804 335)  LC_7 Logic Functioning bit
 (44 15)  (806 335)  (806 335)  LC_7 Logic Functioning bit
 (48 15)  (810 335)  (810 335)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_16_20

 (14 0)  (830 320)  (830 320)  routing T_16_20.lft_op_0 <X> T_16_20.lc_trk_g0_0
 (28 0)  (844 320)  (844 320)  routing T_16_20.lc_trk_g2_1 <X> T_16_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 320)  (845 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (847 320)  (847 320)  routing T_16_20.lc_trk_g2_5 <X> T_16_20.wire_logic_cluster/lc_0/in_3
 (32 0)  (848 320)  (848 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (849 320)  (849 320)  routing T_16_20.lc_trk_g2_5 <X> T_16_20.wire_logic_cluster/lc_0/in_3
 (38 0)  (854 320)  (854 320)  LC_0 Logic Functioning bit
 (3 1)  (819 321)  (819 321)  routing T_16_20.sp12_h_l_23 <X> T_16_20.sp12_v_b_0
 (15 1)  (831 321)  (831 321)  routing T_16_20.lft_op_0 <X> T_16_20.lc_trk_g0_0
 (17 1)  (833 321)  (833 321)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (27 1)  (843 321)  (843 321)  routing T_16_20.lc_trk_g3_1 <X> T_16_20.wire_logic_cluster/lc_0/in_0
 (28 1)  (844 321)  (844 321)  routing T_16_20.lc_trk_g3_1 <X> T_16_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 321)  (845 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (32 1)  (848 321)  (848 321)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (38 1)  (854 321)  (854 321)  LC_0 Logic Functioning bit
 (39 1)  (855 321)  (855 321)  LC_0 Logic Functioning bit
 (40 1)  (856 321)  (856 321)  LC_0 Logic Functioning bit
 (17 2)  (833 322)  (833 322)  Enable bit of Mux _local_links/g0_mux_5 => glb2local_1 lc_trk_g0_5
 (26 2)  (842 322)  (842 322)  routing T_16_20.lc_trk_g0_5 <X> T_16_20.wire_logic_cluster/lc_1/in_0
 (36 2)  (852 322)  (852 322)  LC_1 Logic Functioning bit
 (37 2)  (853 322)  (853 322)  LC_1 Logic Functioning bit
 (38 2)  (854 322)  (854 322)  LC_1 Logic Functioning bit
 (41 2)  (857 322)  (857 322)  LC_1 Logic Functioning bit
 (42 2)  (858 322)  (858 322)  LC_1 Logic Functioning bit
 (43 2)  (859 322)  (859 322)  LC_1 Logic Functioning bit
 (50 2)  (866 322)  (866 322)  Cascade bit: LH_LC01_inmux02_5

 (29 3)  (845 323)  (845 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (36 3)  (852 323)  (852 323)  LC_1 Logic Functioning bit
 (37 3)  (853 323)  (853 323)  LC_1 Logic Functioning bit
 (39 3)  (855 323)  (855 323)  LC_1 Logic Functioning bit
 (40 3)  (856 323)  (856 323)  LC_1 Logic Functioning bit
 (42 3)  (858 323)  (858 323)  LC_1 Logic Functioning bit
 (43 3)  (859 323)  (859 323)  LC_1 Logic Functioning bit
 (53 3)  (869 323)  (869 323)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (1 8)  (817 328)  (817 328)  Enable bit of Mux _local_links/global_mux_1 => glb_netwk_4 glb2local_1
 (15 8)  (831 328)  (831 328)  routing T_16_20.sp4_h_r_41 <X> T_16_20.lc_trk_g2_1
 (16 8)  (832 328)  (832 328)  routing T_16_20.sp4_h_r_41 <X> T_16_20.lc_trk_g2_1
 (17 8)  (833 328)  (833 328)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_41 lc_trk_g2_1
 (18 8)  (834 328)  (834 328)  routing T_16_20.sp4_h_r_41 <X> T_16_20.lc_trk_g2_1
 (1 9)  (817 329)  (817 329)  routing T_16_20.glb_netwk_4 <X> T_16_20.glb2local_1
 (18 9)  (834 329)  (834 329)  routing T_16_20.sp4_h_r_41 <X> T_16_20.lc_trk_g2_1
 (15 10)  (831 330)  (831 330)  routing T_16_20.tnl_op_5 <X> T_16_20.lc_trk_g2_5
 (17 10)  (833 330)  (833 330)  Enable bit of Mux _local_links/g2_mux_5 => tnl_op_5 lc_trk_g2_5
 (18 11)  (834 331)  (834 331)  routing T_16_20.tnl_op_5 <X> T_16_20.lc_trk_g2_5
 (17 12)  (833 332)  (833 332)  Enable bit of Mux _local_links/g3_mux_1 => bnl_op_1 lc_trk_g3_1
 (18 12)  (834 332)  (834 332)  routing T_16_20.bnl_op_1 <X> T_16_20.lc_trk_g3_1
 (18 13)  (834 333)  (834 333)  routing T_16_20.bnl_op_1 <X> T_16_20.lc_trk_g3_1


LogicTile_17_20

 (31 0)  (905 320)  (905 320)  routing T_17_20.lc_trk_g1_4 <X> T_17_20.wire_logic_cluster/lc_0/in_3
 (32 0)  (906 320)  (906 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (908 320)  (908 320)  routing T_17_20.lc_trk_g1_4 <X> T_17_20.wire_logic_cluster/lc_0/in_3
 (36 0)  (910 320)  (910 320)  LC_0 Logic Functioning bit
 (37 0)  (911 320)  (911 320)  LC_0 Logic Functioning bit
 (38 0)  (912 320)  (912 320)  LC_0 Logic Functioning bit
 (39 0)  (913 320)  (913 320)  LC_0 Logic Functioning bit
 (45 0)  (919 320)  (919 320)  LC_0 Logic Functioning bit
 (52 0)  (926 320)  (926 320)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (36 1)  (910 321)  (910 321)  LC_0 Logic Functioning bit
 (37 1)  (911 321)  (911 321)  LC_0 Logic Functioning bit
 (38 1)  (912 321)  (912 321)  LC_0 Logic Functioning bit
 (39 1)  (913 321)  (913 321)  LC_0 Logic Functioning bit
 (44 1)  (918 321)  (918 321)  LC_0 Logic Functioning bit
 (0 2)  (874 322)  (874 322)  routing T_17_20.glb_netwk_6 <X> T_17_20.wire_logic_cluster/lc_7/clk
 (1 2)  (875 322)  (875 322)  routing T_17_20.glb_netwk_6 <X> T_17_20.wire_logic_cluster/lc_7/clk
 (2 2)  (876 322)  (876 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (0 4)  (874 324)  (874 324)  routing T_17_20.lc_trk_g3_3 <X> T_17_20.wire_logic_cluster/lc_7/cen
 (1 4)  (875 324)  (875 324)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (0 5)  (874 325)  (874 325)  routing T_17_20.lc_trk_g3_3 <X> T_17_20.wire_logic_cluster/lc_7/cen
 (1 5)  (875 325)  (875 325)  routing T_17_20.lc_trk_g3_3 <X> T_17_20.wire_logic_cluster/lc_7/cen
 (8 7)  (882 327)  (882 327)  routing T_17_20.sp4_h_l_41 <X> T_17_20.sp4_v_t_41
 (14 7)  (888 327)  (888 327)  routing T_17_20.sp12_h_r_20 <X> T_17_20.lc_trk_g1_4
 (16 7)  (890 327)  (890 327)  routing T_17_20.sp12_h_r_20 <X> T_17_20.lc_trk_g1_4
 (17 7)  (891 327)  (891 327)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_20 lc_trk_g1_4
 (21 12)  (895 332)  (895 332)  routing T_17_20.sp4_v_t_22 <X> T_17_20.lc_trk_g3_3
 (22 12)  (896 332)  (896 332)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (897 332)  (897 332)  routing T_17_20.sp4_v_t_22 <X> T_17_20.lc_trk_g3_3
 (21 13)  (895 333)  (895 333)  routing T_17_20.sp4_v_t_22 <X> T_17_20.lc_trk_g3_3
 (0 14)  (874 334)  (874 334)  routing T_17_20.glb_netwk_4 <X> T_17_20.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 334)  (875 334)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (6 14)  (880 334)  (880 334)  routing T_17_20.sp4_h_l_41 <X> T_17_20.sp4_v_t_44


LogicTile_18_20

 (3 0)  (931 320)  (931 320)  routing T_18_20.sp12_h_r_0 <X> T_18_20.sp12_v_b_0
 (22 0)  (950 320)  (950 320)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (3 1)  (931 321)  (931 321)  routing T_18_20.sp12_h_r_0 <X> T_18_20.sp12_v_b_0
 (21 1)  (949 321)  (949 321)  routing T_18_20.sp4_r_v_b_32 <X> T_18_20.lc_trk_g0_3
 (31 2)  (959 322)  (959 322)  routing T_18_20.lc_trk_g2_4 <X> T_18_20.wire_logic_cluster/lc_1/in_3
 (32 2)  (960 322)  (960 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (961 322)  (961 322)  routing T_18_20.lc_trk_g2_4 <X> T_18_20.wire_logic_cluster/lc_1/in_3
 (37 2)  (965 322)  (965 322)  LC_1 Logic Functioning bit
 (39 2)  (967 322)  (967 322)  LC_1 Logic Functioning bit
 (41 2)  (969 322)  (969 322)  LC_1 Logic Functioning bit
 (43 2)  (971 322)  (971 322)  LC_1 Logic Functioning bit
 (26 3)  (954 323)  (954 323)  routing T_18_20.lc_trk_g0_3 <X> T_18_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (957 323)  (957 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (36 3)  (964 323)  (964 323)  LC_1 Logic Functioning bit
 (38 3)  (966 323)  (966 323)  LC_1 Logic Functioning bit
 (40 3)  (968 323)  (968 323)  LC_1 Logic Functioning bit
 (42 3)  (970 323)  (970 323)  LC_1 Logic Functioning bit
 (14 11)  (942 331)  (942 331)  routing T_18_20.sp12_v_b_20 <X> T_18_20.lc_trk_g2_4
 (16 11)  (944 331)  (944 331)  routing T_18_20.sp12_v_b_20 <X> T_18_20.lc_trk_g2_4
 (17 11)  (945 331)  (945 331)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_20 lc_trk_g2_4


LogicTile_30_20

 (3 2)  (1567 322)  (1567 322)  routing T_30_20.sp12_h_r_0 <X> T_30_20.sp12_h_l_23
 (3 3)  (1567 323)  (1567 323)  routing T_30_20.sp12_h_r_0 <X> T_30_20.sp12_h_l_23


IO_Tile_33_20

 (3 1)  (1729 321)  (1729 321)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 326)  (1728 326)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 326)  (1729 326)  IO control bit: IORIGHT_IE_1

 (16 9)  (1742 329)  (1742 329)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (1743 333)  (1743 333)  IOB_1 IO Functioning bit


IO_Tile_0_19

 (3 1)  (14 305)  (14 305)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 310)  (15 310)  IO control bit: IOLEFT_REN_0



LogicTile_7_19

 (3 4)  (345 308)  (345 308)  routing T_7_19.sp12_v_t_23 <X> T_7_19.sp12_h_r_0


LogicTile_11_19

 (2 0)  (548 304)  (548 304)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5


LogicTile_12_19

 (26 0)  (626 304)  (626 304)  routing T_12_19.lc_trk_g2_6 <X> T_12_19.wire_logic_cluster/lc_0/in_0
 (27 0)  (627 304)  (627 304)  routing T_12_19.lc_trk_g1_0 <X> T_12_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 304)  (629 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (631 304)  (631 304)  routing T_12_19.lc_trk_g2_5 <X> T_12_19.wire_logic_cluster/lc_0/in_3
 (32 0)  (632 304)  (632 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (633 304)  (633 304)  routing T_12_19.lc_trk_g2_5 <X> T_12_19.wire_logic_cluster/lc_0/in_3
 (40 0)  (640 304)  (640 304)  LC_0 Logic Functioning bit
 (41 0)  (641 304)  (641 304)  LC_0 Logic Functioning bit
 (42 0)  (642 304)  (642 304)  LC_0 Logic Functioning bit
 (43 0)  (643 304)  (643 304)  LC_0 Logic Functioning bit
 (45 0)  (645 304)  (645 304)  LC_0 Logic Functioning bit
 (52 0)  (652 304)  (652 304)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (26 1)  (626 305)  (626 305)  routing T_12_19.lc_trk_g2_6 <X> T_12_19.wire_logic_cluster/lc_0/in_0
 (28 1)  (628 305)  (628 305)  routing T_12_19.lc_trk_g2_6 <X> T_12_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 305)  (629 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (36 1)  (636 305)  (636 305)  LC_0 Logic Functioning bit
 (38 1)  (638 305)  (638 305)  LC_0 Logic Functioning bit
 (40 1)  (640 305)  (640 305)  LC_0 Logic Functioning bit
 (41 1)  (641 305)  (641 305)  LC_0 Logic Functioning bit
 (42 1)  (642 305)  (642 305)  LC_0 Logic Functioning bit
 (43 1)  (643 305)  (643 305)  LC_0 Logic Functioning bit
 (0 2)  (600 306)  (600 306)  routing T_12_19.glb_netwk_6 <X> T_12_19.wire_logic_cluster/lc_7/clk
 (1 2)  (601 306)  (601 306)  routing T_12_19.glb_netwk_6 <X> T_12_19.wire_logic_cluster/lc_7/clk
 (2 2)  (602 306)  (602 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 4)  (614 308)  (614 308)  routing T_12_19.wire_logic_cluster/lc_0/out <X> T_12_19.lc_trk_g1_0
 (17 5)  (617 309)  (617 309)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (15 10)  (615 314)  (615 314)  routing T_12_19.rgt_op_5 <X> T_12_19.lc_trk_g2_5
 (17 10)  (617 314)  (617 314)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (618 314)  (618 314)  routing T_12_19.rgt_op_5 <X> T_12_19.lc_trk_g2_5
 (25 10)  (625 314)  (625 314)  routing T_12_19.rgt_op_6 <X> T_12_19.lc_trk_g2_6
 (22 11)  (622 315)  (622 315)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (624 315)  (624 315)  routing T_12_19.rgt_op_6 <X> T_12_19.lc_trk_g2_6
 (0 14)  (600 318)  (600 318)  routing T_12_19.glb_netwk_4 <X> T_12_19.wire_logic_cluster/lc_7/s_r
 (1 14)  (601 318)  (601 318)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_13_19

 (14 0)  (668 304)  (668 304)  routing T_13_19.wire_logic_cluster/lc_0/out <X> T_13_19.lc_trk_g0_0
 (21 0)  (675 304)  (675 304)  routing T_13_19.wire_logic_cluster/lc_3/out <X> T_13_19.lc_trk_g0_3
 (22 0)  (676 304)  (676 304)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (26 0)  (680 304)  (680 304)  routing T_13_19.lc_trk_g0_4 <X> T_13_19.wire_logic_cluster/lc_0/in_0
 (31 0)  (685 304)  (685 304)  routing T_13_19.lc_trk_g1_4 <X> T_13_19.wire_logic_cluster/lc_0/in_3
 (32 0)  (686 304)  (686 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (688 304)  (688 304)  routing T_13_19.lc_trk_g1_4 <X> T_13_19.wire_logic_cluster/lc_0/in_3
 (36 0)  (690 304)  (690 304)  LC_0 Logic Functioning bit
 (38 0)  (692 304)  (692 304)  LC_0 Logic Functioning bit
 (45 0)  (699 304)  (699 304)  LC_0 Logic Functioning bit
 (17 1)  (671 305)  (671 305)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (29 1)  (683 305)  (683 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (37 1)  (691 305)  (691 305)  LC_0 Logic Functioning bit
 (39 1)  (693 305)  (693 305)  LC_0 Logic Functioning bit
 (0 2)  (654 306)  (654 306)  routing T_13_19.glb_netwk_6 <X> T_13_19.wire_logic_cluster/lc_7/clk
 (1 2)  (655 306)  (655 306)  routing T_13_19.glb_netwk_6 <X> T_13_19.wire_logic_cluster/lc_7/clk
 (2 2)  (656 306)  (656 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (668 306)  (668 306)  routing T_13_19.wire_logic_cluster/lc_4/out <X> T_13_19.lc_trk_g0_4
 (22 2)  (676 306)  (676 306)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (678 306)  (678 306)  routing T_13_19.top_op_7 <X> T_13_19.lc_trk_g0_7
 (26 2)  (680 306)  (680 306)  routing T_13_19.lc_trk_g0_7 <X> T_13_19.wire_logic_cluster/lc_1/in_0
 (31 2)  (685 306)  (685 306)  routing T_13_19.lc_trk_g1_7 <X> T_13_19.wire_logic_cluster/lc_1/in_3
 (32 2)  (686 306)  (686 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (688 306)  (688 306)  routing T_13_19.lc_trk_g1_7 <X> T_13_19.wire_logic_cluster/lc_1/in_3
 (37 2)  (691 306)  (691 306)  LC_1 Logic Functioning bit
 (39 2)  (693 306)  (693 306)  LC_1 Logic Functioning bit
 (17 3)  (671 307)  (671 307)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (21 3)  (675 307)  (675 307)  routing T_13_19.top_op_7 <X> T_13_19.lc_trk_g0_7
 (26 3)  (680 307)  (680 307)  routing T_13_19.lc_trk_g0_7 <X> T_13_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 307)  (683 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (31 3)  (685 307)  (685 307)  routing T_13_19.lc_trk_g1_7 <X> T_13_19.wire_logic_cluster/lc_1/in_3
 (36 3)  (690 307)  (690 307)  LC_1 Logic Functioning bit
 (38 3)  (692 307)  (692 307)  LC_1 Logic Functioning bit
 (26 4)  (680 308)  (680 308)  routing T_13_19.lc_trk_g1_5 <X> T_13_19.wire_logic_cluster/lc_2/in_0
 (29 4)  (683 308)  (683 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (686 308)  (686 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (687 308)  (687 308)  routing T_13_19.lc_trk_g2_1 <X> T_13_19.wire_logic_cluster/lc_2/in_3
 (37 4)  (691 308)  (691 308)  LC_2 Logic Functioning bit
 (39 4)  (693 308)  (693 308)  LC_2 Logic Functioning bit
 (40 4)  (694 308)  (694 308)  LC_2 Logic Functioning bit
 (42 4)  (696 308)  (696 308)  LC_2 Logic Functioning bit
 (27 5)  (681 309)  (681 309)  routing T_13_19.lc_trk_g1_5 <X> T_13_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 309)  (683 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (684 309)  (684 309)  routing T_13_19.lc_trk_g0_3 <X> T_13_19.wire_logic_cluster/lc_2/in_1
 (32 5)  (686 309)  (686 309)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_2 input_2_2
 (33 5)  (687 309)  (687 309)  routing T_13_19.lc_trk_g2_2 <X> T_13_19.input_2_2
 (35 5)  (689 309)  (689 309)  routing T_13_19.lc_trk_g2_2 <X> T_13_19.input_2_2
 (40 5)  (694 309)  (694 309)  LC_2 Logic Functioning bit
 (15 6)  (669 310)  (669 310)  routing T_13_19.top_op_5 <X> T_13_19.lc_trk_g1_5
 (17 6)  (671 310)  (671 310)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (22 6)  (676 310)  (676 310)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (678 310)  (678 310)  routing T_13_19.bot_op_7 <X> T_13_19.lc_trk_g1_7
 (26 6)  (680 310)  (680 310)  routing T_13_19.lc_trk_g1_4 <X> T_13_19.wire_logic_cluster/lc_3/in_0
 (27 6)  (681 310)  (681 310)  routing T_13_19.lc_trk_g3_5 <X> T_13_19.wire_logic_cluster/lc_3/in_1
 (28 6)  (682 310)  (682 310)  routing T_13_19.lc_trk_g3_5 <X> T_13_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 310)  (683 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (684 310)  (684 310)  routing T_13_19.lc_trk_g3_5 <X> T_13_19.wire_logic_cluster/lc_3/in_1
 (31 6)  (685 310)  (685 310)  routing T_13_19.lc_trk_g1_5 <X> T_13_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (686 310)  (686 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (688 310)  (688 310)  routing T_13_19.lc_trk_g1_5 <X> T_13_19.wire_logic_cluster/lc_3/in_3
 (38 6)  (692 310)  (692 310)  LC_3 Logic Functioning bit
 (41 6)  (695 310)  (695 310)  LC_3 Logic Functioning bit
 (45 6)  (699 310)  (699 310)  LC_3 Logic Functioning bit
 (50 6)  (704 310)  (704 310)  Cascade bit: LH_LC03_inmux02_5

 (14 7)  (668 311)  (668 311)  routing T_13_19.sp4_r_v_b_28 <X> T_13_19.lc_trk_g1_4
 (17 7)  (671 311)  (671 311)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_28 lc_trk_g1_4
 (18 7)  (672 311)  (672 311)  routing T_13_19.top_op_5 <X> T_13_19.lc_trk_g1_5
 (27 7)  (681 311)  (681 311)  routing T_13_19.lc_trk_g1_4 <X> T_13_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 311)  (683 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (39 7)  (693 311)  (693 311)  LC_3 Logic Functioning bit
 (15 8)  (669 312)  (669 312)  routing T_13_19.sp4_h_r_25 <X> T_13_19.lc_trk_g2_1
 (16 8)  (670 312)  (670 312)  routing T_13_19.sp4_h_r_25 <X> T_13_19.lc_trk_g2_1
 (17 8)  (671 312)  (671 312)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (26 8)  (680 312)  (680 312)  routing T_13_19.lc_trk_g3_5 <X> T_13_19.wire_logic_cluster/lc_4/in_0
 (27 8)  (681 312)  (681 312)  routing T_13_19.lc_trk_g1_4 <X> T_13_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 312)  (683 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (684 312)  (684 312)  routing T_13_19.lc_trk_g1_4 <X> T_13_19.wire_logic_cluster/lc_4/in_1
 (32 8)  (686 312)  (686 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (45 8)  (699 312)  (699 312)  LC_4 Logic Functioning bit
 (4 9)  (658 313)  (658 313)  routing T_13_19.sp4_v_t_36 <X> T_13_19.sp4_h_r_6
 (18 9)  (672 313)  (672 313)  routing T_13_19.sp4_h_r_25 <X> T_13_19.lc_trk_g2_1
 (22 9)  (676 313)  (676 313)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (27 9)  (681 313)  (681 313)  routing T_13_19.lc_trk_g3_5 <X> T_13_19.wire_logic_cluster/lc_4/in_0
 (28 9)  (682 313)  (682 313)  routing T_13_19.lc_trk_g3_5 <X> T_13_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 313)  (683 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (31 9)  (685 313)  (685 313)  routing T_13_19.lc_trk_g0_3 <X> T_13_19.wire_logic_cluster/lc_4/in_3
 (36 9)  (690 313)  (690 313)  LC_4 Logic Functioning bit
 (38 9)  (692 313)  (692 313)  LC_4 Logic Functioning bit
 (28 10)  (682 314)  (682 314)  routing T_13_19.lc_trk_g2_2 <X> T_13_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 314)  (683 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (685 314)  (685 314)  routing T_13_19.lc_trk_g1_5 <X> T_13_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (686 314)  (686 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (688 314)  (688 314)  routing T_13_19.lc_trk_g1_5 <X> T_13_19.wire_logic_cluster/lc_5/in_3
 (37 10)  (691 314)  (691 314)  LC_5 Logic Functioning bit
 (39 10)  (693 314)  (693 314)  LC_5 Logic Functioning bit
 (40 10)  (694 314)  (694 314)  LC_5 Logic Functioning bit
 (41 10)  (695 314)  (695 314)  LC_5 Logic Functioning bit
 (42 10)  (696 314)  (696 314)  LC_5 Logic Functioning bit
 (43 10)  (697 314)  (697 314)  LC_5 Logic Functioning bit
 (28 11)  (682 315)  (682 315)  routing T_13_19.lc_trk_g2_1 <X> T_13_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 315)  (683 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (30 11)  (684 315)  (684 315)  routing T_13_19.lc_trk_g2_2 <X> T_13_19.wire_logic_cluster/lc_5/in_1
 (40 11)  (694 315)  (694 315)  LC_5 Logic Functioning bit
 (41 11)  (695 315)  (695 315)  LC_5 Logic Functioning bit
 (42 11)  (696 315)  (696 315)  LC_5 Logic Functioning bit
 (43 11)  (697 315)  (697 315)  LC_5 Logic Functioning bit
 (31 12)  (685 316)  (685 316)  routing T_13_19.lc_trk_g1_4 <X> T_13_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (686 316)  (686 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (688 316)  (688 316)  routing T_13_19.lc_trk_g1_4 <X> T_13_19.wire_logic_cluster/lc_6/in_3
 (36 12)  (690 316)  (690 316)  LC_6 Logic Functioning bit
 (38 12)  (692 316)  (692 316)  LC_6 Logic Functioning bit
 (45 12)  (699 316)  (699 316)  LC_6 Logic Functioning bit
 (29 13)  (683 317)  (683 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (37 13)  (691 317)  (691 317)  LC_6 Logic Functioning bit
 (39 13)  (693 317)  (693 317)  LC_6 Logic Functioning bit
 (16 14)  (670 318)  (670 318)  routing T_13_19.sp4_v_t_16 <X> T_13_19.lc_trk_g3_5
 (17 14)  (671 318)  (671 318)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_16 lc_trk_g3_5
 (18 14)  (672 318)  (672 318)  routing T_13_19.sp4_v_t_16 <X> T_13_19.lc_trk_g3_5
 (29 14)  (683 318)  (683 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (685 318)  (685 318)  routing T_13_19.lc_trk_g0_4 <X> T_13_19.wire_logic_cluster/lc_7/in_3
 (32 14)  (686 318)  (686 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (40 14)  (694 318)  (694 318)  LC_7 Logic Functioning bit
 (42 14)  (696 318)  (696 318)  LC_7 Logic Functioning bit
 (40 15)  (694 319)  (694 319)  LC_7 Logic Functioning bit
 (42 15)  (696 319)  (696 319)  LC_7 Logic Functioning bit


LogicTile_14_19

 (28 2)  (736 306)  (736 306)  routing T_14_19.lc_trk_g2_0 <X> T_14_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 306)  (737 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (739 306)  (739 306)  routing T_14_19.lc_trk_g2_4 <X> T_14_19.wire_logic_cluster/lc_1/in_3
 (32 2)  (740 306)  (740 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (741 306)  (741 306)  routing T_14_19.lc_trk_g2_4 <X> T_14_19.wire_logic_cluster/lc_1/in_3
 (37 2)  (745 306)  (745 306)  LC_1 Logic Functioning bit
 (39 2)  (747 306)  (747 306)  LC_1 Logic Functioning bit
 (40 2)  (748 306)  (748 306)  LC_1 Logic Functioning bit
 (41 2)  (749 306)  (749 306)  LC_1 Logic Functioning bit
 (42 2)  (750 306)  (750 306)  LC_1 Logic Functioning bit
 (43 2)  (751 306)  (751 306)  LC_1 Logic Functioning bit
 (37 3)  (745 307)  (745 307)  LC_1 Logic Functioning bit
 (39 3)  (747 307)  (747 307)  LC_1 Logic Functioning bit
 (40 3)  (748 307)  (748 307)  LC_1 Logic Functioning bit
 (41 3)  (749 307)  (749 307)  LC_1 Logic Functioning bit
 (42 3)  (750 307)  (750 307)  LC_1 Logic Functioning bit
 (43 3)  (751 307)  (751 307)  LC_1 Logic Functioning bit
 (25 4)  (733 308)  (733 308)  routing T_14_19.sp4_v_b_10 <X> T_14_19.lc_trk_g1_2
 (22 5)  (730 309)  (730 309)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_10 lc_trk_g1_2
 (23 5)  (731 309)  (731 309)  routing T_14_19.sp4_v_b_10 <X> T_14_19.lc_trk_g1_2
 (25 5)  (733 309)  (733 309)  routing T_14_19.sp4_v_b_10 <X> T_14_19.lc_trk_g1_2
 (26 8)  (734 312)  (734 312)  routing T_14_19.lc_trk_g3_7 <X> T_14_19.wire_logic_cluster/lc_4/in_0
 (28 8)  (736 312)  (736 312)  routing T_14_19.lc_trk_g2_7 <X> T_14_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 312)  (737 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (738 312)  (738 312)  routing T_14_19.lc_trk_g2_7 <X> T_14_19.wire_logic_cluster/lc_4/in_1
 (32 8)  (740 312)  (740 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (741 312)  (741 312)  routing T_14_19.lc_trk_g3_2 <X> T_14_19.wire_logic_cluster/lc_4/in_3
 (34 8)  (742 312)  (742 312)  routing T_14_19.lc_trk_g3_2 <X> T_14_19.wire_logic_cluster/lc_4/in_3
 (43 8)  (751 312)  (751 312)  LC_4 Logic Functioning bit
 (51 8)  (759 312)  (759 312)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (15 9)  (723 313)  (723 313)  routing T_14_19.tnr_op_0 <X> T_14_19.lc_trk_g2_0
 (17 9)  (725 313)  (725 313)  Enable bit of Mux _local_links/g2_mux_0 => tnr_op_0 lc_trk_g2_0
 (22 9)  (730 313)  (730 313)  Enable bit of Mux _local_links/g2_mux_2 => tnr_op_2 lc_trk_g2_2
 (24 9)  (732 313)  (732 313)  routing T_14_19.tnr_op_2 <X> T_14_19.lc_trk_g2_2
 (26 9)  (734 313)  (734 313)  routing T_14_19.lc_trk_g3_7 <X> T_14_19.wire_logic_cluster/lc_4/in_0
 (27 9)  (735 313)  (735 313)  routing T_14_19.lc_trk_g3_7 <X> T_14_19.wire_logic_cluster/lc_4/in_0
 (28 9)  (736 313)  (736 313)  routing T_14_19.lc_trk_g3_7 <X> T_14_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 313)  (737 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (738 313)  (738 313)  routing T_14_19.lc_trk_g2_7 <X> T_14_19.wire_logic_cluster/lc_4/in_1
 (31 9)  (739 313)  (739 313)  routing T_14_19.lc_trk_g3_2 <X> T_14_19.wire_logic_cluster/lc_4/in_3
 (32 9)  (740 313)  (740 313)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_0 input_2_4
 (33 9)  (741 313)  (741 313)  routing T_14_19.lc_trk_g2_0 <X> T_14_19.input_2_4
 (21 10)  (729 314)  (729 314)  routing T_14_19.bnl_op_7 <X> T_14_19.lc_trk_g2_7
 (22 10)  (730 314)  (730 314)  Enable bit of Mux _local_links/g2_mux_7 => bnl_op_7 lc_trk_g2_7
 (14 11)  (722 315)  (722 315)  routing T_14_19.tnl_op_4 <X> T_14_19.lc_trk_g2_4
 (15 11)  (723 315)  (723 315)  routing T_14_19.tnl_op_4 <X> T_14_19.lc_trk_g2_4
 (17 11)  (725 315)  (725 315)  Enable bit of Mux _local_links/g2_mux_4 => tnl_op_4 lc_trk_g2_4
 (21 11)  (729 315)  (729 315)  routing T_14_19.bnl_op_7 <X> T_14_19.lc_trk_g2_7
 (11 12)  (719 316)  (719 316)  routing T_14_19.sp4_h_l_40 <X> T_14_19.sp4_v_b_11
 (13 12)  (721 316)  (721 316)  routing T_14_19.sp4_h_l_40 <X> T_14_19.sp4_v_b_11
 (32 12)  (740 316)  (740 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (742 316)  (742 316)  routing T_14_19.lc_trk_g1_2 <X> T_14_19.wire_logic_cluster/lc_6/in_3
 (40 12)  (748 316)  (748 316)  LC_6 Logic Functioning bit
 (42 12)  (750 316)  (750 316)  LC_6 Logic Functioning bit
 (12 13)  (720 317)  (720 317)  routing T_14_19.sp4_h_l_40 <X> T_14_19.sp4_v_b_11
 (22 13)  (730 317)  (730 317)  Enable bit of Mux _local_links/g3_mux_2 => tnl_op_2 lc_trk_g3_2
 (24 13)  (732 317)  (732 317)  routing T_14_19.tnl_op_2 <X> T_14_19.lc_trk_g3_2
 (25 13)  (733 317)  (733 317)  routing T_14_19.tnl_op_2 <X> T_14_19.lc_trk_g3_2
 (26 13)  (734 317)  (734 317)  routing T_14_19.lc_trk_g2_2 <X> T_14_19.wire_logic_cluster/lc_6/in_0
 (28 13)  (736 317)  (736 317)  routing T_14_19.lc_trk_g2_2 <X> T_14_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 317)  (737 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (31 13)  (739 317)  (739 317)  routing T_14_19.lc_trk_g1_2 <X> T_14_19.wire_logic_cluster/lc_6/in_3
 (41 13)  (749 317)  (749 317)  LC_6 Logic Functioning bit
 (43 13)  (751 317)  (751 317)  LC_6 Logic Functioning bit
 (22 14)  (730 318)  (730 318)  Enable bit of Mux _local_links/g3_mux_7 => tnr_op_7 lc_trk_g3_7
 (24 14)  (732 318)  (732 318)  routing T_14_19.tnr_op_7 <X> T_14_19.lc_trk_g3_7
 (31 14)  (739 318)  (739 318)  routing T_14_19.lc_trk_g2_4 <X> T_14_19.wire_logic_cluster/lc_7/in_3
 (32 14)  (740 318)  (740 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (741 318)  (741 318)  routing T_14_19.lc_trk_g2_4 <X> T_14_19.wire_logic_cluster/lc_7/in_3
 (40 14)  (748 318)  (748 318)  LC_7 Logic Functioning bit
 (41 14)  (749 318)  (749 318)  LC_7 Logic Functioning bit
 (42 14)  (750 318)  (750 318)  LC_7 Logic Functioning bit
 (43 14)  (751 318)  (751 318)  LC_7 Logic Functioning bit
 (40 15)  (748 319)  (748 319)  LC_7 Logic Functioning bit
 (41 15)  (749 319)  (749 319)  LC_7 Logic Functioning bit
 (42 15)  (750 319)  (750 319)  LC_7 Logic Functioning bit
 (43 15)  (751 319)  (751 319)  LC_7 Logic Functioning bit


LogicTile_15_19

 (15 0)  (777 304)  (777 304)  routing T_15_19.lft_op_1 <X> T_15_19.lc_trk_g0_1
 (17 0)  (779 304)  (779 304)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (780 304)  (780 304)  routing T_15_19.lft_op_1 <X> T_15_19.lc_trk_g0_1
 (27 0)  (789 304)  (789 304)  routing T_15_19.lc_trk_g3_6 <X> T_15_19.wire_logic_cluster/lc_0/in_1
 (28 0)  (790 304)  (790 304)  routing T_15_19.lc_trk_g3_6 <X> T_15_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 304)  (791 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (792 304)  (792 304)  routing T_15_19.lc_trk_g3_6 <X> T_15_19.wire_logic_cluster/lc_0/in_1
 (32 0)  (794 304)  (794 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (796 304)  (796 304)  routing T_15_19.lc_trk_g1_0 <X> T_15_19.wire_logic_cluster/lc_0/in_3
 (36 0)  (798 304)  (798 304)  LC_0 Logic Functioning bit
 (37 0)  (799 304)  (799 304)  LC_0 Logic Functioning bit
 (38 0)  (800 304)  (800 304)  LC_0 Logic Functioning bit
 (39 0)  (801 304)  (801 304)  LC_0 Logic Functioning bit
 (41 0)  (803 304)  (803 304)  LC_0 Logic Functioning bit
 (43 0)  (805 304)  (805 304)  LC_0 Logic Functioning bit
 (14 1)  (776 305)  (776 305)  routing T_15_19.sp4_r_v_b_35 <X> T_15_19.lc_trk_g0_0
 (17 1)  (779 305)  (779 305)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (30 1)  (792 305)  (792 305)  routing T_15_19.lc_trk_g3_6 <X> T_15_19.wire_logic_cluster/lc_0/in_1
 (36 1)  (798 305)  (798 305)  LC_0 Logic Functioning bit
 (37 1)  (799 305)  (799 305)  LC_0 Logic Functioning bit
 (38 1)  (800 305)  (800 305)  LC_0 Logic Functioning bit
 (39 1)  (801 305)  (801 305)  LC_0 Logic Functioning bit
 (41 1)  (803 305)  (803 305)  LC_0 Logic Functioning bit
 (43 1)  (805 305)  (805 305)  LC_0 Logic Functioning bit
 (0 2)  (762 306)  (762 306)  routing T_15_19.glb_netwk_6 <X> T_15_19.wire_logic_cluster/lc_7/clk
 (1 2)  (763 306)  (763 306)  routing T_15_19.glb_netwk_6 <X> T_15_19.wire_logic_cluster/lc_7/clk
 (2 2)  (764 306)  (764 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (8 2)  (770 306)  (770 306)  routing T_15_19.sp4_v_t_36 <X> T_15_19.sp4_h_l_36
 (9 2)  (771 306)  (771 306)  routing T_15_19.sp4_v_t_36 <X> T_15_19.sp4_h_l_36
 (14 2)  (776 306)  (776 306)  routing T_15_19.lft_op_4 <X> T_15_19.lc_trk_g0_4
 (29 2)  (791 306)  (791 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (792 306)  (792 306)  routing T_15_19.lc_trk_g0_4 <X> T_15_19.wire_logic_cluster/lc_1/in_1
 (31 2)  (793 306)  (793 306)  routing T_15_19.lc_trk_g3_7 <X> T_15_19.wire_logic_cluster/lc_1/in_3
 (32 2)  (794 306)  (794 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (795 306)  (795 306)  routing T_15_19.lc_trk_g3_7 <X> T_15_19.wire_logic_cluster/lc_1/in_3
 (34 2)  (796 306)  (796 306)  routing T_15_19.lc_trk_g3_7 <X> T_15_19.wire_logic_cluster/lc_1/in_3
 (36 2)  (798 306)  (798 306)  LC_1 Logic Functioning bit
 (45 2)  (807 306)  (807 306)  LC_1 Logic Functioning bit
 (50 2)  (812 306)  (812 306)  Cascade bit: LH_LC01_inmux02_5

 (15 3)  (777 307)  (777 307)  routing T_15_19.lft_op_4 <X> T_15_19.lc_trk_g0_4
 (17 3)  (779 307)  (779 307)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (28 3)  (790 307)  (790 307)  routing T_15_19.lc_trk_g2_1 <X> T_15_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 307)  (791 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (793 307)  (793 307)  routing T_15_19.lc_trk_g3_7 <X> T_15_19.wire_logic_cluster/lc_1/in_3
 (36 3)  (798 307)  (798 307)  LC_1 Logic Functioning bit
 (37 3)  (799 307)  (799 307)  LC_1 Logic Functioning bit
 (48 3)  (810 307)  (810 307)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (51 3)  (813 307)  (813 307)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (17 4)  (779 308)  (779 308)  Enable bit of Mux _local_links/g1_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g1_1
 (18 4)  (780 308)  (780 308)  routing T_15_19.wire_logic_cluster/lc_1/out <X> T_15_19.lc_trk_g1_1
 (14 5)  (776 309)  (776 309)  routing T_15_19.top_op_0 <X> T_15_19.lc_trk_g1_0
 (15 5)  (777 309)  (777 309)  routing T_15_19.top_op_0 <X> T_15_19.lc_trk_g1_0
 (17 5)  (779 309)  (779 309)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (17 8)  (779 312)  (779 312)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (780 312)  (780 312)  routing T_15_19.wire_logic_cluster/lc_1/out <X> T_15_19.lc_trk_g2_1
 (29 8)  (791 312)  (791 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (793 312)  (793 312)  routing T_15_19.lc_trk_g2_7 <X> T_15_19.wire_logic_cluster/lc_4/in_3
 (32 8)  (794 312)  (794 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (795 312)  (795 312)  routing T_15_19.lc_trk_g2_7 <X> T_15_19.wire_logic_cluster/lc_4/in_3
 (35 8)  (797 312)  (797 312)  routing T_15_19.lc_trk_g2_6 <X> T_15_19.input_2_4
 (37 8)  (799 312)  (799 312)  LC_4 Logic Functioning bit
 (29 9)  (791 313)  (791 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (31 9)  (793 313)  (793 313)  routing T_15_19.lc_trk_g2_7 <X> T_15_19.wire_logic_cluster/lc_4/in_3
 (32 9)  (794 313)  (794 313)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_6 input_2_4
 (33 9)  (795 313)  (795 313)  routing T_15_19.lc_trk_g2_6 <X> T_15_19.input_2_4
 (35 9)  (797 313)  (797 313)  routing T_15_19.lc_trk_g2_6 <X> T_15_19.input_2_4
 (17 10)  (779 314)  (779 314)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (780 314)  (780 314)  routing T_15_19.wire_logic_cluster/lc_5/out <X> T_15_19.lc_trk_g2_5
 (21 10)  (783 314)  (783 314)  routing T_15_19.wire_logic_cluster/lc_7/out <X> T_15_19.lc_trk_g2_7
 (22 10)  (784 314)  (784 314)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (26 10)  (788 314)  (788 314)  routing T_15_19.lc_trk_g2_5 <X> T_15_19.wire_logic_cluster/lc_5/in_0
 (27 10)  (789 314)  (789 314)  routing T_15_19.lc_trk_g3_7 <X> T_15_19.wire_logic_cluster/lc_5/in_1
 (28 10)  (790 314)  (790 314)  routing T_15_19.lc_trk_g3_7 <X> T_15_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 314)  (791 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (792 314)  (792 314)  routing T_15_19.lc_trk_g3_7 <X> T_15_19.wire_logic_cluster/lc_5/in_1
 (32 10)  (794 314)  (794 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (795 314)  (795 314)  routing T_15_19.lc_trk_g3_1 <X> T_15_19.wire_logic_cluster/lc_5/in_3
 (34 10)  (796 314)  (796 314)  routing T_15_19.lc_trk_g3_1 <X> T_15_19.wire_logic_cluster/lc_5/in_3
 (36 10)  (798 314)  (798 314)  LC_5 Logic Functioning bit
 (38 10)  (800 314)  (800 314)  LC_5 Logic Functioning bit
 (43 10)  (805 314)  (805 314)  LC_5 Logic Functioning bit
 (45 10)  (807 314)  (807 314)  LC_5 Logic Functioning bit
 (50 10)  (812 314)  (812 314)  Cascade bit: LH_LC05_inmux02_5

 (52 10)  (814 314)  (814 314)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (22 11)  (784 315)  (784 315)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (785 315)  (785 315)  routing T_15_19.sp4_h_r_30 <X> T_15_19.lc_trk_g2_6
 (24 11)  (786 315)  (786 315)  routing T_15_19.sp4_h_r_30 <X> T_15_19.lc_trk_g2_6
 (25 11)  (787 315)  (787 315)  routing T_15_19.sp4_h_r_30 <X> T_15_19.lc_trk_g2_6
 (28 11)  (790 315)  (790 315)  routing T_15_19.lc_trk_g2_5 <X> T_15_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 315)  (791 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (792 315)  (792 315)  routing T_15_19.lc_trk_g3_7 <X> T_15_19.wire_logic_cluster/lc_5/in_1
 (36 11)  (798 315)  (798 315)  LC_5 Logic Functioning bit
 (37 11)  (799 315)  (799 315)  LC_5 Logic Functioning bit
 (38 11)  (800 315)  (800 315)  LC_5 Logic Functioning bit
 (39 11)  (801 315)  (801 315)  LC_5 Logic Functioning bit
 (40 11)  (802 315)  (802 315)  LC_5 Logic Functioning bit
 (42 11)  (804 315)  (804 315)  LC_5 Logic Functioning bit
 (43 11)  (805 315)  (805 315)  LC_5 Logic Functioning bit
 (15 12)  (777 316)  (777 316)  routing T_15_19.tnl_op_1 <X> T_15_19.lc_trk_g3_1
 (17 12)  (779 316)  (779 316)  Enable bit of Mux _local_links/g3_mux_1 => tnl_op_1 lc_trk_g3_1
 (27 12)  (789 316)  (789 316)  routing T_15_19.lc_trk_g1_0 <X> T_15_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 316)  (791 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (793 316)  (793 316)  routing T_15_19.lc_trk_g2_7 <X> T_15_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (794 316)  (794 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (795 316)  (795 316)  routing T_15_19.lc_trk_g2_7 <X> T_15_19.wire_logic_cluster/lc_6/in_3
 (35 12)  (797 316)  (797 316)  routing T_15_19.lc_trk_g2_6 <X> T_15_19.input_2_6
 (36 12)  (798 316)  (798 316)  LC_6 Logic Functioning bit
 (38 12)  (800 316)  (800 316)  LC_6 Logic Functioning bit
 (40 12)  (802 316)  (802 316)  LC_6 Logic Functioning bit
 (41 12)  (803 316)  (803 316)  LC_6 Logic Functioning bit
 (42 12)  (804 316)  (804 316)  LC_6 Logic Functioning bit
 (43 12)  (805 316)  (805 316)  LC_6 Logic Functioning bit
 (18 13)  (780 317)  (780 317)  routing T_15_19.tnl_op_1 <X> T_15_19.lc_trk_g3_1
 (27 13)  (789 317)  (789 317)  routing T_15_19.lc_trk_g1_1 <X> T_15_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 317)  (791 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_1 wire_logic_cluster/lc_6/in_0
 (31 13)  (793 317)  (793 317)  routing T_15_19.lc_trk_g2_7 <X> T_15_19.wire_logic_cluster/lc_6/in_3
 (32 13)  (794 317)  (794 317)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (795 317)  (795 317)  routing T_15_19.lc_trk_g2_6 <X> T_15_19.input_2_6
 (35 13)  (797 317)  (797 317)  routing T_15_19.lc_trk_g2_6 <X> T_15_19.input_2_6
 (37 13)  (799 317)  (799 317)  LC_6 Logic Functioning bit
 (41 13)  (803 317)  (803 317)  LC_6 Logic Functioning bit
 (42 13)  (804 317)  (804 317)  LC_6 Logic Functioning bit
 (43 13)  (805 317)  (805 317)  LC_6 Logic Functioning bit
 (21 14)  (783 318)  (783 318)  routing T_15_19.sp4_v_t_18 <X> T_15_19.lc_trk_g3_7
 (22 14)  (784 318)  (784 318)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_18 lc_trk_g3_7
 (23 14)  (785 318)  (785 318)  routing T_15_19.sp4_v_t_18 <X> T_15_19.lc_trk_g3_7
 (28 14)  (790 318)  (790 318)  routing T_15_19.lc_trk_g2_6 <X> T_15_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (791 318)  (791 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (792 318)  (792 318)  routing T_15_19.lc_trk_g2_6 <X> T_15_19.wire_logic_cluster/lc_7/in_1
 (31 14)  (793 318)  (793 318)  routing T_15_19.lc_trk_g3_7 <X> T_15_19.wire_logic_cluster/lc_7/in_3
 (32 14)  (794 318)  (794 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (795 318)  (795 318)  routing T_15_19.lc_trk_g3_7 <X> T_15_19.wire_logic_cluster/lc_7/in_3
 (34 14)  (796 318)  (796 318)  routing T_15_19.lc_trk_g3_7 <X> T_15_19.wire_logic_cluster/lc_7/in_3
 (38 14)  (800 318)  (800 318)  LC_7 Logic Functioning bit
 (39 14)  (801 318)  (801 318)  LC_7 Logic Functioning bit
 (45 14)  (807 318)  (807 318)  LC_7 Logic Functioning bit
 (50 14)  (812 318)  (812 318)  Cascade bit: LH_LC07_inmux02_5

 (22 15)  (784 319)  (784 319)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_30 lc_trk_g3_6
 (23 15)  (785 319)  (785 319)  routing T_15_19.sp4_h_r_30 <X> T_15_19.lc_trk_g3_6
 (24 15)  (786 319)  (786 319)  routing T_15_19.sp4_h_r_30 <X> T_15_19.lc_trk_g3_6
 (25 15)  (787 319)  (787 319)  routing T_15_19.sp4_h_r_30 <X> T_15_19.lc_trk_g3_6
 (29 15)  (791 319)  (791 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (792 319)  (792 319)  routing T_15_19.lc_trk_g2_6 <X> T_15_19.wire_logic_cluster/lc_7/in_1
 (31 15)  (793 319)  (793 319)  routing T_15_19.lc_trk_g3_7 <X> T_15_19.wire_logic_cluster/lc_7/in_3
 (39 15)  (801 319)  (801 319)  LC_7 Logic Functioning bit
 (48 15)  (810 319)  (810 319)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_16_19

 (28 0)  (844 304)  (844 304)  routing T_16_19.lc_trk_g2_7 <X> T_16_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 304)  (845 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (846 304)  (846 304)  routing T_16_19.lc_trk_g2_7 <X> T_16_19.wire_logic_cluster/lc_0/in_1
 (31 0)  (847 304)  (847 304)  routing T_16_19.lc_trk_g3_4 <X> T_16_19.wire_logic_cluster/lc_0/in_3
 (32 0)  (848 304)  (848 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (849 304)  (849 304)  routing T_16_19.lc_trk_g3_4 <X> T_16_19.wire_logic_cluster/lc_0/in_3
 (34 0)  (850 304)  (850 304)  routing T_16_19.lc_trk_g3_4 <X> T_16_19.wire_logic_cluster/lc_0/in_3
 (36 0)  (852 304)  (852 304)  LC_0 Logic Functioning bit
 (38 0)  (854 304)  (854 304)  LC_0 Logic Functioning bit
 (41 0)  (857 304)  (857 304)  LC_0 Logic Functioning bit
 (43 0)  (859 304)  (859 304)  LC_0 Logic Functioning bit
 (27 1)  (843 305)  (843 305)  routing T_16_19.lc_trk_g3_1 <X> T_16_19.wire_logic_cluster/lc_0/in_0
 (28 1)  (844 305)  (844 305)  routing T_16_19.lc_trk_g3_1 <X> T_16_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 305)  (845 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (846 305)  (846 305)  routing T_16_19.lc_trk_g2_7 <X> T_16_19.wire_logic_cluster/lc_0/in_1
 (37 1)  (853 305)  (853 305)  LC_0 Logic Functioning bit
 (39 1)  (855 305)  (855 305)  LC_0 Logic Functioning bit
 (21 10)  (837 314)  (837 314)  routing T_16_19.sp12_v_b_7 <X> T_16_19.lc_trk_g2_7
 (22 10)  (838 314)  (838 314)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_b_7 lc_trk_g2_7
 (24 10)  (840 314)  (840 314)  routing T_16_19.sp12_v_b_7 <X> T_16_19.lc_trk_g2_7
 (21 11)  (837 315)  (837 315)  routing T_16_19.sp12_v_b_7 <X> T_16_19.lc_trk_g2_7
 (13 12)  (829 316)  (829 316)  routing T_16_19.sp4_v_t_46 <X> T_16_19.sp4_v_b_11
 (17 12)  (833 316)  (833 316)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (14 15)  (830 319)  (830 319)  routing T_16_19.sp4_r_v_b_44 <X> T_16_19.lc_trk_g3_4
 (17 15)  (833 319)  (833 319)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4


LogicTile_17_19

 (15 4)  (889 308)  (889 308)  routing T_17_19.sp4_v_b_17 <X> T_17_19.lc_trk_g1_1
 (16 4)  (890 308)  (890 308)  routing T_17_19.sp4_v_b_17 <X> T_17_19.lc_trk_g1_1
 (17 4)  (891 308)  (891 308)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_17 lc_trk_g1_1
 (27 12)  (901 316)  (901 316)  routing T_17_19.lc_trk_g3_4 <X> T_17_19.wire_logic_cluster/lc_6/in_1
 (28 12)  (902 316)  (902 316)  routing T_17_19.lc_trk_g3_4 <X> T_17_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (903 316)  (903 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (904 316)  (904 316)  routing T_17_19.lc_trk_g3_4 <X> T_17_19.wire_logic_cluster/lc_6/in_1
 (32 12)  (906 316)  (906 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (907 316)  (907 316)  routing T_17_19.lc_trk_g3_0 <X> T_17_19.wire_logic_cluster/lc_6/in_3
 (34 12)  (908 316)  (908 316)  routing T_17_19.lc_trk_g3_0 <X> T_17_19.wire_logic_cluster/lc_6/in_3
 (36 12)  (910 316)  (910 316)  LC_6 Logic Functioning bit
 (38 12)  (912 316)  (912 316)  LC_6 Logic Functioning bit
 (15 13)  (889 317)  (889 317)  routing T_17_19.sp4_v_t_29 <X> T_17_19.lc_trk_g3_0
 (16 13)  (890 317)  (890 317)  routing T_17_19.sp4_v_t_29 <X> T_17_19.lc_trk_g3_0
 (17 13)  (891 317)  (891 317)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (27 13)  (901 317)  (901 317)  routing T_17_19.lc_trk_g1_1 <X> T_17_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (903 317)  (903 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_1 wire_logic_cluster/lc_6/in_0
 (40 13)  (914 317)  (914 317)  LC_6 Logic Functioning bit
 (42 13)  (916 317)  (916 317)  LC_6 Logic Functioning bit
 (15 15)  (889 319)  (889 319)  routing T_17_19.sp4_v_t_33 <X> T_17_19.lc_trk_g3_4
 (16 15)  (890 319)  (890 319)  routing T_17_19.sp4_v_t_33 <X> T_17_19.lc_trk_g3_4
 (17 15)  (891 319)  (891 319)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4


LogicTile_18_19

 (3 0)  (931 304)  (931 304)  routing T_18_19.sp12_h_r_0 <X> T_18_19.sp12_v_b_0
 (15 0)  (943 304)  (943 304)  routing T_18_19.top_op_1 <X> T_18_19.lc_trk_g0_1
 (17 0)  (945 304)  (945 304)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (29 0)  (957 304)  (957 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (959 304)  (959 304)  routing T_18_19.lc_trk_g3_6 <X> T_18_19.wire_logic_cluster/lc_0/in_3
 (32 0)  (960 304)  (960 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (961 304)  (961 304)  routing T_18_19.lc_trk_g3_6 <X> T_18_19.wire_logic_cluster/lc_0/in_3
 (34 0)  (962 304)  (962 304)  routing T_18_19.lc_trk_g3_6 <X> T_18_19.wire_logic_cluster/lc_0/in_3
 (37 0)  (965 304)  (965 304)  LC_0 Logic Functioning bit
 (42 0)  (970 304)  (970 304)  LC_0 Logic Functioning bit
 (3 1)  (931 305)  (931 305)  routing T_18_19.sp12_h_r_0 <X> T_18_19.sp12_v_b_0
 (17 1)  (945 305)  (945 305)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (18 1)  (946 305)  (946 305)  routing T_18_19.top_op_1 <X> T_18_19.lc_trk_g0_1
 (29 1)  (957 305)  (957 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (31 1)  (959 305)  (959 305)  routing T_18_19.lc_trk_g3_6 <X> T_18_19.wire_logic_cluster/lc_0/in_3
 (32 1)  (960 305)  (960 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (961 305)  (961 305)  routing T_18_19.lc_trk_g3_1 <X> T_18_19.input_2_0
 (34 1)  (962 305)  (962 305)  routing T_18_19.lc_trk_g3_1 <X> T_18_19.input_2_0
 (37 1)  (965 305)  (965 305)  LC_0 Logic Functioning bit
 (42 1)  (970 305)  (970 305)  LC_0 Logic Functioning bit
 (43 1)  (971 305)  (971 305)  LC_0 Logic Functioning bit
 (29 8)  (957 312)  (957 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (959 312)  (959 312)  routing T_18_19.lc_trk_g3_6 <X> T_18_19.wire_logic_cluster/lc_4/in_3
 (32 8)  (960 312)  (960 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (961 312)  (961 312)  routing T_18_19.lc_trk_g3_6 <X> T_18_19.wire_logic_cluster/lc_4/in_3
 (34 8)  (962 312)  (962 312)  routing T_18_19.lc_trk_g3_6 <X> T_18_19.wire_logic_cluster/lc_4/in_3
 (37 8)  (965 312)  (965 312)  LC_4 Logic Functioning bit
 (42 8)  (970 312)  (970 312)  LC_4 Logic Functioning bit
 (43 8)  (971 312)  (971 312)  LC_4 Logic Functioning bit
 (29 9)  (957 313)  (957 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (31 9)  (959 313)  (959 313)  routing T_18_19.lc_trk_g3_6 <X> T_18_19.wire_logic_cluster/lc_4/in_3
 (32 9)  (960 313)  (960 313)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_1 input_2_4
 (33 9)  (961 313)  (961 313)  routing T_18_19.lc_trk_g3_1 <X> T_18_19.input_2_4
 (34 9)  (962 313)  (962 313)  routing T_18_19.lc_trk_g3_1 <X> T_18_19.input_2_4
 (37 9)  (965 313)  (965 313)  LC_4 Logic Functioning bit
 (42 9)  (970 313)  (970 313)  LC_4 Logic Functioning bit
 (17 12)  (945 316)  (945 316)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (18 13)  (946 317)  (946 317)  routing T_18_19.sp4_r_v_b_41 <X> T_18_19.lc_trk_g3_1
 (22 15)  (950 319)  (950 319)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (953 319)  (953 319)  routing T_18_19.sp4_r_v_b_46 <X> T_18_19.lc_trk_g3_6


LogicTile_30_19

 (3 2)  (1567 306)  (1567 306)  routing T_30_19.sp12_h_r_0 <X> T_30_19.sp12_h_l_23
 (3 3)  (1567 307)  (1567 307)  routing T_30_19.sp12_h_r_0 <X> T_30_19.sp12_h_l_23


IO_Tile_33_19

 (3 1)  (1729 305)  (1729 305)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 310)  (1728 310)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 310)  (1729 310)  IO control bit: IORIGHT_IE_1

 (16 9)  (1742 313)  (1742 313)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (1743 317)  (1743 317)  IOB_1 IO Functioning bit


IO_Tile_0_18

 (3 1)  (14 289)  (14 289)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 291)  (0 291)  IOB_0 IO Functioning bit
 (17 5)  (0 293)  (0 293)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 294)  (15 294)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 294)  (14 294)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 297)  (14 297)  IO control bit: IOLEFT_IE_0

 (17 9)  (0 297)  (0 297)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (13 13)  (4 301)  (4 301)  routing T_0_18.span4_horz_19 <X> T_0_18.span4_vert_b_3
 (14 13)  (3 301)  (3 301)  routing T_0_18.span4_horz_19 <X> T_0_18.span4_vert_b_3
 (17 13)  (0 301)  (0 301)  IOB_1 IO Functioning bit


LogicTile_3_18

 (6 11)  (132 299)  (132 299)  routing T_3_18.sp4_h_r_6 <X> T_3_18.sp4_h_l_43


LogicTile_4_18

 (3 5)  (183 293)  (183 293)  routing T_4_18.sp12_h_l_23 <X> T_4_18.sp12_h_r_0
 (2 6)  (182 294)  (182 294)  Enable bit of Mux _span_links/cross_mux_horz_7 => sp12_h_r_14 sp4_h_r_19


LogicTile_6_18

 (3 5)  (291 293)  (291 293)  routing T_6_18.sp12_h_l_23 <X> T_6_18.sp12_h_r_0


LogicTile_9_18

 (3 10)  (441 298)  (441 298)  routing T_9_18.sp12_h_r_1 <X> T_9_18.sp12_h_l_22
 (3 11)  (441 299)  (441 299)  routing T_9_18.sp12_h_r_1 <X> T_9_18.sp12_h_l_22


LogicTile_13_18

 (31 0)  (685 288)  (685 288)  routing T_13_18.lc_trk_g1_6 <X> T_13_18.wire_logic_cluster/lc_0/in_3
 (32 0)  (686 288)  (686 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (688 288)  (688 288)  routing T_13_18.lc_trk_g1_6 <X> T_13_18.wire_logic_cluster/lc_0/in_3
 (36 0)  (690 288)  (690 288)  LC_0 Logic Functioning bit
 (38 0)  (692 288)  (692 288)  LC_0 Logic Functioning bit
 (45 0)  (699 288)  (699 288)  LC_0 Logic Functioning bit
 (27 1)  (681 289)  (681 289)  routing T_13_18.lc_trk_g3_1 <X> T_13_18.wire_logic_cluster/lc_0/in_0
 (28 1)  (682 289)  (682 289)  routing T_13_18.lc_trk_g3_1 <X> T_13_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 289)  (683 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (31 1)  (685 289)  (685 289)  routing T_13_18.lc_trk_g1_6 <X> T_13_18.wire_logic_cluster/lc_0/in_3
 (37 1)  (691 289)  (691 289)  LC_0 Logic Functioning bit
 (39 1)  (693 289)  (693 289)  LC_0 Logic Functioning bit
 (48 1)  (702 289)  (702 289)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (654 290)  (654 290)  routing T_13_18.glb_netwk_6 <X> T_13_18.wire_logic_cluster/lc_7/clk
 (1 2)  (655 290)  (655 290)  routing T_13_18.glb_netwk_6 <X> T_13_18.wire_logic_cluster/lc_7/clk
 (2 2)  (656 290)  (656 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 4)  (669 292)  (669 292)  routing T_13_18.top_op_1 <X> T_13_18.lc_trk_g1_1
 (17 4)  (671 292)  (671 292)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (18 5)  (672 293)  (672 293)  routing T_13_18.top_op_1 <X> T_13_18.lc_trk_g1_1
 (22 7)  (676 295)  (676 295)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_6 lc_trk_g1_6
 (23 7)  (677 295)  (677 295)  routing T_13_18.sp4_h_r_6 <X> T_13_18.lc_trk_g1_6
 (24 7)  (678 295)  (678 295)  routing T_13_18.sp4_h_r_6 <X> T_13_18.lc_trk_g1_6
 (25 7)  (679 295)  (679 295)  routing T_13_18.sp4_h_r_6 <X> T_13_18.lc_trk_g1_6
 (17 12)  (671 300)  (671 300)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (17 13)  (671 301)  (671 301)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (18 13)  (672 301)  (672 301)  routing T_13_18.sp4_r_v_b_41 <X> T_13_18.lc_trk_g3_1
 (26 14)  (680 302)  (680 302)  routing T_13_18.lc_trk_g3_6 <X> T_13_18.wire_logic_cluster/lc_7/in_0
 (27 14)  (681 302)  (681 302)  routing T_13_18.lc_trk_g3_1 <X> T_13_18.wire_logic_cluster/lc_7/in_1
 (28 14)  (682 302)  (682 302)  routing T_13_18.lc_trk_g3_1 <X> T_13_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 302)  (683 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (32 14)  (686 302)  (686 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (688 302)  (688 302)  routing T_13_18.lc_trk_g1_1 <X> T_13_18.wire_logic_cluster/lc_7/in_3
 (36 14)  (690 302)  (690 302)  LC_7 Logic Functioning bit
 (38 14)  (692 302)  (692 302)  LC_7 Logic Functioning bit
 (45 14)  (699 302)  (699 302)  LC_7 Logic Functioning bit
 (22 15)  (676 303)  (676 303)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6
 (26 15)  (680 303)  (680 303)  routing T_13_18.lc_trk_g3_6 <X> T_13_18.wire_logic_cluster/lc_7/in_0
 (27 15)  (681 303)  (681 303)  routing T_13_18.lc_trk_g3_6 <X> T_13_18.wire_logic_cluster/lc_7/in_0
 (28 15)  (682 303)  (682 303)  routing T_13_18.lc_trk_g3_6 <X> T_13_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 303)  (683 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_6 wire_logic_cluster/lc_7/in_0
 (32 15)  (686 303)  (686 303)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_0 input_2_7
 (33 15)  (687 303)  (687 303)  routing T_13_18.lc_trk_g3_0 <X> T_13_18.input_2_7
 (34 15)  (688 303)  (688 303)  routing T_13_18.lc_trk_g3_0 <X> T_13_18.input_2_7
 (36 15)  (690 303)  (690 303)  LC_7 Logic Functioning bit
 (38 15)  (692 303)  (692 303)  LC_7 Logic Functioning bit
 (41 15)  (695 303)  (695 303)  LC_7 Logic Functioning bit
 (53 15)  (707 303)  (707 303)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_14_18

 (14 0)  (722 288)  (722 288)  routing T_14_18.lft_op_0 <X> T_14_18.lc_trk_g0_0
 (27 0)  (735 288)  (735 288)  routing T_14_18.lc_trk_g1_6 <X> T_14_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 288)  (737 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (738 288)  (738 288)  routing T_14_18.lc_trk_g1_6 <X> T_14_18.wire_logic_cluster/lc_0/in_1
 (31 0)  (739 288)  (739 288)  routing T_14_18.lc_trk_g0_7 <X> T_14_18.wire_logic_cluster/lc_0/in_3
 (32 0)  (740 288)  (740 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (35 0)  (743 288)  (743 288)  routing T_14_18.lc_trk_g1_7 <X> T_14_18.input_2_0
 (36 0)  (744 288)  (744 288)  LC_0 Logic Functioning bit
 (37 0)  (745 288)  (745 288)  LC_0 Logic Functioning bit
 (38 0)  (746 288)  (746 288)  LC_0 Logic Functioning bit
 (39 0)  (747 288)  (747 288)  LC_0 Logic Functioning bit
 (44 0)  (752 288)  (752 288)  LC_0 Logic Functioning bit
 (15 1)  (723 289)  (723 289)  routing T_14_18.lft_op_0 <X> T_14_18.lc_trk_g0_0
 (17 1)  (725 289)  (725 289)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (30 1)  (738 289)  (738 289)  routing T_14_18.lc_trk_g1_6 <X> T_14_18.wire_logic_cluster/lc_0/in_1
 (31 1)  (739 289)  (739 289)  routing T_14_18.lc_trk_g0_7 <X> T_14_18.wire_logic_cluster/lc_0/in_3
 (32 1)  (740 289)  (740 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_7 input_2_0
 (34 1)  (742 289)  (742 289)  routing T_14_18.lc_trk_g1_7 <X> T_14_18.input_2_0
 (35 1)  (743 289)  (743 289)  routing T_14_18.lc_trk_g1_7 <X> T_14_18.input_2_0
 (40 1)  (748 289)  (748 289)  LC_0 Logic Functioning bit
 (41 1)  (749 289)  (749 289)  LC_0 Logic Functioning bit
 (42 1)  (750 289)  (750 289)  LC_0 Logic Functioning bit
 (43 1)  (751 289)  (751 289)  LC_0 Logic Functioning bit
 (0 2)  (708 290)  (708 290)  routing T_14_18.glb_netwk_6 <X> T_14_18.wire_logic_cluster/lc_7/clk
 (1 2)  (709 290)  (709 290)  routing T_14_18.glb_netwk_6 <X> T_14_18.wire_logic_cluster/lc_7/clk
 (2 2)  (710 290)  (710 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (722 290)  (722 290)  routing T_14_18.wire_logic_cluster/lc_4/out <X> T_14_18.lc_trk_g0_4
 (22 2)  (730 290)  (730 290)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (732 290)  (732 290)  routing T_14_18.top_op_7 <X> T_14_18.lc_trk_g0_7
 (27 2)  (735 290)  (735 290)  routing T_14_18.lc_trk_g1_5 <X> T_14_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 290)  (737 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (738 290)  (738 290)  routing T_14_18.lc_trk_g1_5 <X> T_14_18.wire_logic_cluster/lc_1/in_1
 (32 2)  (740 290)  (740 290)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (744 290)  (744 290)  LC_1 Logic Functioning bit
 (37 2)  (745 290)  (745 290)  LC_1 Logic Functioning bit
 (38 2)  (746 290)  (746 290)  LC_1 Logic Functioning bit
 (39 2)  (747 290)  (747 290)  LC_1 Logic Functioning bit
 (44 2)  (752 290)  (752 290)  LC_1 Logic Functioning bit
 (17 3)  (725 291)  (725 291)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (21 3)  (729 291)  (729 291)  routing T_14_18.top_op_7 <X> T_14_18.lc_trk_g0_7
 (40 3)  (748 291)  (748 291)  LC_1 Logic Functioning bit
 (41 3)  (749 291)  (749 291)  LC_1 Logic Functioning bit
 (42 3)  (750 291)  (750 291)  LC_1 Logic Functioning bit
 (43 3)  (751 291)  (751 291)  LC_1 Logic Functioning bit
 (27 4)  (735 292)  (735 292)  routing T_14_18.lc_trk_g1_0 <X> T_14_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 292)  (737 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (740 292)  (740 292)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (744 292)  (744 292)  LC_2 Logic Functioning bit
 (37 4)  (745 292)  (745 292)  LC_2 Logic Functioning bit
 (38 4)  (746 292)  (746 292)  LC_2 Logic Functioning bit
 (39 4)  (747 292)  (747 292)  LC_2 Logic Functioning bit
 (44 4)  (752 292)  (752 292)  LC_2 Logic Functioning bit
 (15 5)  (723 293)  (723 293)  routing T_14_18.bot_op_0 <X> T_14_18.lc_trk_g1_0
 (17 5)  (725 293)  (725 293)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (40 5)  (748 293)  (748 293)  LC_2 Logic Functioning bit
 (41 5)  (749 293)  (749 293)  LC_2 Logic Functioning bit
 (42 5)  (750 293)  (750 293)  LC_2 Logic Functioning bit
 (43 5)  (751 293)  (751 293)  LC_2 Logic Functioning bit
 (17 6)  (725 294)  (725 294)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (726 294)  (726 294)  routing T_14_18.wire_logic_cluster/lc_5/out <X> T_14_18.lc_trk_g1_5
 (22 6)  (730 294)  (730 294)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (732 294)  (732 294)  routing T_14_18.top_op_7 <X> T_14_18.lc_trk_g1_7
 (25 6)  (733 294)  (733 294)  routing T_14_18.wire_logic_cluster/lc_6/out <X> T_14_18.lc_trk_g1_6
 (29 6)  (737 294)  (737 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (738 294)  (738 294)  routing T_14_18.lc_trk_g0_4 <X> T_14_18.wire_logic_cluster/lc_3/in_1
 (32 6)  (740 294)  (740 294)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (37 6)  (745 294)  (745 294)  LC_3 Logic Functioning bit
 (39 6)  (747 294)  (747 294)  LC_3 Logic Functioning bit
 (41 6)  (749 294)  (749 294)  LC_3 Logic Functioning bit
 (43 6)  (751 294)  (751 294)  LC_3 Logic Functioning bit
 (21 7)  (729 295)  (729 295)  routing T_14_18.top_op_7 <X> T_14_18.lc_trk_g1_7
 (22 7)  (730 295)  (730 295)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (37 7)  (745 295)  (745 295)  LC_3 Logic Functioning bit
 (39 7)  (747 295)  (747 295)  LC_3 Logic Functioning bit
 (41 7)  (749 295)  (749 295)  LC_3 Logic Functioning bit
 (43 7)  (751 295)  (751 295)  LC_3 Logic Functioning bit
 (2 8)  (710 296)  (710 296)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (14 8)  (722 296)  (722 296)  routing T_14_18.wire_logic_cluster/lc_0/out <X> T_14_18.lc_trk_g2_0
 (16 8)  (724 296)  (724 296)  routing T_14_18.sp4_v_b_33 <X> T_14_18.lc_trk_g2_1
 (17 8)  (725 296)  (725 296)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (726 296)  (726 296)  routing T_14_18.sp4_v_b_33 <X> T_14_18.lc_trk_g2_1
 (27 8)  (735 296)  (735 296)  routing T_14_18.lc_trk_g3_2 <X> T_14_18.wire_logic_cluster/lc_4/in_1
 (28 8)  (736 296)  (736 296)  routing T_14_18.lc_trk_g3_2 <X> T_14_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 296)  (737 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (740 296)  (740 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (741 296)  (741 296)  routing T_14_18.lc_trk_g2_1 <X> T_14_18.wire_logic_cluster/lc_4/in_3
 (36 8)  (744 296)  (744 296)  LC_4 Logic Functioning bit
 (43 8)  (751 296)  (751 296)  LC_4 Logic Functioning bit
 (45 8)  (753 296)  (753 296)  LC_4 Logic Functioning bit
 (50 8)  (758 296)  (758 296)  Cascade bit: LH_LC04_inmux02_5

 (17 9)  (725 297)  (725 297)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (18 9)  (726 297)  (726 297)  routing T_14_18.sp4_v_b_33 <X> T_14_18.lc_trk_g2_1
 (29 9)  (737 297)  (737 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (30 9)  (738 297)  (738 297)  routing T_14_18.lc_trk_g3_2 <X> T_14_18.wire_logic_cluster/lc_4/in_1
 (36 9)  (744 297)  (744 297)  LC_4 Logic Functioning bit
 (29 10)  (737 298)  (737 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (740 298)  (740 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (741 298)  (741 298)  routing T_14_18.lc_trk_g3_1 <X> T_14_18.wire_logic_cluster/lc_5/in_3
 (34 10)  (742 298)  (742 298)  routing T_14_18.lc_trk_g3_1 <X> T_14_18.wire_logic_cluster/lc_5/in_3
 (36 10)  (744 298)  (744 298)  LC_5 Logic Functioning bit
 (38 10)  (746 298)  (746 298)  LC_5 Logic Functioning bit
 (45 10)  (753 298)  (753 298)  LC_5 Logic Functioning bit
 (26 11)  (734 299)  (734 299)  routing T_14_18.lc_trk_g3_2 <X> T_14_18.wire_logic_cluster/lc_5/in_0
 (27 11)  (735 299)  (735 299)  routing T_14_18.lc_trk_g3_2 <X> T_14_18.wire_logic_cluster/lc_5/in_0
 (28 11)  (736 299)  (736 299)  routing T_14_18.lc_trk_g3_2 <X> T_14_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 299)  (737 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (32 11)  (740 299)  (740 299)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_1 input_2_5
 (33 11)  (741 299)  (741 299)  routing T_14_18.lc_trk_g2_1 <X> T_14_18.input_2_5
 (37 11)  (745 299)  (745 299)  LC_5 Logic Functioning bit
 (2 12)  (710 300)  (710 300)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11
 (17 12)  (725 300)  (725 300)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (726 300)  (726 300)  routing T_14_18.wire_logic_cluster/lc_1/out <X> T_14_18.lc_trk_g3_1
 (28 12)  (736 300)  (736 300)  routing T_14_18.lc_trk_g2_1 <X> T_14_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 300)  (737 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (740 300)  (740 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (741 300)  (741 300)  routing T_14_18.lc_trk_g3_2 <X> T_14_18.wire_logic_cluster/lc_6/in_3
 (34 12)  (742 300)  (742 300)  routing T_14_18.lc_trk_g3_2 <X> T_14_18.wire_logic_cluster/lc_6/in_3
 (36 12)  (744 300)  (744 300)  LC_6 Logic Functioning bit
 (45 12)  (753 300)  (753 300)  LC_6 Logic Functioning bit
 (22 13)  (730 301)  (730 301)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (733 301)  (733 301)  routing T_14_18.sp4_r_v_b_42 <X> T_14_18.lc_trk_g3_2
 (29 13)  (737 301)  (737 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (31 13)  (739 301)  (739 301)  routing T_14_18.lc_trk_g3_2 <X> T_14_18.wire_logic_cluster/lc_6/in_3
 (32 13)  (740 301)  (740 301)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_0 input_2_6
 (33 13)  (741 301)  (741 301)  routing T_14_18.lc_trk_g2_0 <X> T_14_18.input_2_6
 (36 13)  (744 301)  (744 301)  LC_6 Logic Functioning bit
 (37 13)  (745 301)  (745 301)  LC_6 Logic Functioning bit


LogicTile_15_18

 (0 2)  (762 290)  (762 290)  routing T_15_18.glb_netwk_6 <X> T_15_18.wire_logic_cluster/lc_7/clk
 (1 2)  (763 290)  (763 290)  routing T_15_18.glb_netwk_6 <X> T_15_18.wire_logic_cluster/lc_7/clk
 (2 2)  (764 290)  (764 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (27 2)  (789 290)  (789 290)  routing T_15_18.lc_trk_g1_7 <X> T_15_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 290)  (791 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (792 290)  (792 290)  routing T_15_18.lc_trk_g1_7 <X> T_15_18.wire_logic_cluster/lc_1/in_1
 (32 2)  (794 290)  (794 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (795 290)  (795 290)  routing T_15_18.lc_trk_g3_3 <X> T_15_18.wire_logic_cluster/lc_1/in_3
 (34 2)  (796 290)  (796 290)  routing T_15_18.lc_trk_g3_3 <X> T_15_18.wire_logic_cluster/lc_1/in_3
 (27 3)  (789 291)  (789 291)  routing T_15_18.lc_trk_g1_0 <X> T_15_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 291)  (791 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (30 3)  (792 291)  (792 291)  routing T_15_18.lc_trk_g1_7 <X> T_15_18.wire_logic_cluster/lc_1/in_1
 (31 3)  (793 291)  (793 291)  routing T_15_18.lc_trk_g3_3 <X> T_15_18.wire_logic_cluster/lc_1/in_3
 (40 3)  (802 291)  (802 291)  LC_1 Logic Functioning bit
 (42 3)  (804 291)  (804 291)  LC_1 Logic Functioning bit
 (8 4)  (770 292)  (770 292)  routing T_15_18.sp4_v_b_4 <X> T_15_18.sp4_h_r_4
 (9 4)  (771 292)  (771 292)  routing T_15_18.sp4_v_b_4 <X> T_15_18.sp4_h_r_4
 (14 4)  (776 292)  (776 292)  routing T_15_18.sp4_v_b_8 <X> T_15_18.lc_trk_g1_0
 (14 5)  (776 293)  (776 293)  routing T_15_18.sp4_v_b_8 <X> T_15_18.lc_trk_g1_0
 (16 5)  (778 293)  (778 293)  routing T_15_18.sp4_v_b_8 <X> T_15_18.lc_trk_g1_0
 (17 5)  (779 293)  (779 293)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_8 lc_trk_g1_0
 (21 6)  (783 294)  (783 294)  routing T_15_18.sp12_h_l_4 <X> T_15_18.lc_trk_g1_7
 (22 6)  (784 294)  (784 294)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_4 lc_trk_g1_7
 (24 6)  (786 294)  (786 294)  routing T_15_18.sp12_h_l_4 <X> T_15_18.lc_trk_g1_7
 (21 7)  (783 295)  (783 295)  routing T_15_18.sp12_h_l_4 <X> T_15_18.lc_trk_g1_7
 (22 11)  (784 299)  (784 299)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (787 299)  (787 299)  routing T_15_18.sp4_r_v_b_38 <X> T_15_18.lc_trk_g2_6
 (21 12)  (783 300)  (783 300)  routing T_15_18.sp12_v_t_0 <X> T_15_18.lc_trk_g3_3
 (22 12)  (784 300)  (784 300)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_t_0 lc_trk_g3_3
 (24 12)  (786 300)  (786 300)  routing T_15_18.sp12_v_t_0 <X> T_15_18.lc_trk_g3_3
 (21 13)  (783 301)  (783 301)  routing T_15_18.sp12_v_t_0 <X> T_15_18.lc_trk_g3_3
 (22 13)  (784 301)  (784 301)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (785 301)  (785 301)  routing T_15_18.sp4_v_b_42 <X> T_15_18.lc_trk_g3_2
 (24 13)  (786 301)  (786 301)  routing T_15_18.sp4_v_b_42 <X> T_15_18.lc_trk_g3_2
 (28 14)  (790 302)  (790 302)  routing T_15_18.lc_trk_g2_6 <X> T_15_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (791 302)  (791 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (792 302)  (792 302)  routing T_15_18.lc_trk_g2_6 <X> T_15_18.wire_logic_cluster/lc_7/in_1
 (31 14)  (793 302)  (793 302)  routing T_15_18.lc_trk_g1_7 <X> T_15_18.wire_logic_cluster/lc_7/in_3
 (32 14)  (794 302)  (794 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (796 302)  (796 302)  routing T_15_18.lc_trk_g1_7 <X> T_15_18.wire_logic_cluster/lc_7/in_3
 (41 14)  (803 302)  (803 302)  LC_7 Logic Functioning bit
 (43 14)  (805 302)  (805 302)  LC_7 Logic Functioning bit
 (45 14)  (807 302)  (807 302)  LC_7 Logic Functioning bit
 (46 14)  (808 302)  (808 302)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (26 15)  (788 303)  (788 303)  routing T_15_18.lc_trk_g3_2 <X> T_15_18.wire_logic_cluster/lc_7/in_0
 (27 15)  (789 303)  (789 303)  routing T_15_18.lc_trk_g3_2 <X> T_15_18.wire_logic_cluster/lc_7/in_0
 (28 15)  (790 303)  (790 303)  routing T_15_18.lc_trk_g3_2 <X> T_15_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 303)  (791 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (30 15)  (792 303)  (792 303)  routing T_15_18.lc_trk_g2_6 <X> T_15_18.wire_logic_cluster/lc_7/in_1
 (31 15)  (793 303)  (793 303)  routing T_15_18.lc_trk_g1_7 <X> T_15_18.wire_logic_cluster/lc_7/in_3
 (37 15)  (799 303)  (799 303)  LC_7 Logic Functioning bit
 (39 15)  (801 303)  (801 303)  LC_7 Logic Functioning bit
 (40 15)  (802 303)  (802 303)  LC_7 Logic Functioning bit
 (42 15)  (804 303)  (804 303)  LC_7 Logic Functioning bit


LogicTile_16_18

 (14 0)  (830 288)  (830 288)  routing T_16_18.sp12_h_r_0 <X> T_16_18.lc_trk_g0_0
 (16 0)  (832 288)  (832 288)  routing T_16_18.sp4_v_b_9 <X> T_16_18.lc_trk_g0_1
 (17 0)  (833 288)  (833 288)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_9 lc_trk_g0_1
 (18 0)  (834 288)  (834 288)  routing T_16_18.sp4_v_b_9 <X> T_16_18.lc_trk_g0_1
 (14 1)  (830 289)  (830 289)  routing T_16_18.sp12_h_r_0 <X> T_16_18.lc_trk_g0_0
 (15 1)  (831 289)  (831 289)  routing T_16_18.sp12_h_r_0 <X> T_16_18.lc_trk_g0_0
 (17 1)  (833 289)  (833 289)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_0 lc_trk_g0_0
 (18 1)  (834 289)  (834 289)  routing T_16_18.sp4_v_b_9 <X> T_16_18.lc_trk_g0_1
 (5 4)  (821 292)  (821 292)  routing T_16_18.sp4_v_b_9 <X> T_16_18.sp4_h_r_3
 (15 4)  (831 292)  (831 292)  routing T_16_18.lft_op_1 <X> T_16_18.lc_trk_g1_1
 (17 4)  (833 292)  (833 292)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (834 292)  (834 292)  routing T_16_18.lft_op_1 <X> T_16_18.lc_trk_g1_1
 (4 5)  (820 293)  (820 293)  routing T_16_18.sp4_v_b_9 <X> T_16_18.sp4_h_r_3
 (6 5)  (822 293)  (822 293)  routing T_16_18.sp4_v_b_9 <X> T_16_18.sp4_h_r_3
 (14 5)  (830 293)  (830 293)  routing T_16_18.top_op_0 <X> T_16_18.lc_trk_g1_0
 (15 5)  (831 293)  (831 293)  routing T_16_18.top_op_0 <X> T_16_18.lc_trk_g1_0
 (17 5)  (833 293)  (833 293)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (27 10)  (843 298)  (843 298)  routing T_16_18.lc_trk_g3_7 <X> T_16_18.wire_logic_cluster/lc_5/in_1
 (28 10)  (844 298)  (844 298)  routing T_16_18.lc_trk_g3_7 <X> T_16_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 298)  (845 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (846 298)  (846 298)  routing T_16_18.lc_trk_g3_7 <X> T_16_18.wire_logic_cluster/lc_5/in_1
 (32 10)  (848 298)  (848 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (850 298)  (850 298)  routing T_16_18.lc_trk_g1_1 <X> T_16_18.wire_logic_cluster/lc_5/in_3
 (35 10)  (851 298)  (851 298)  routing T_16_18.lc_trk_g3_6 <X> T_16_18.input_2_5
 (40 10)  (856 298)  (856 298)  LC_5 Logic Functioning bit
 (52 10)  (868 298)  (868 298)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (22 11)  (838 299)  (838 299)  Enable bit of Mux _local_links/g2_mux_6 => tnr_op_6 lc_trk_g2_6
 (24 11)  (840 299)  (840 299)  routing T_16_18.tnr_op_6 <X> T_16_18.lc_trk_g2_6
 (27 11)  (843 299)  (843 299)  routing T_16_18.lc_trk_g1_0 <X> T_16_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 299)  (845 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (846 299)  (846 299)  routing T_16_18.lc_trk_g3_7 <X> T_16_18.wire_logic_cluster/lc_5/in_1
 (32 11)  (848 299)  (848 299)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_6 input_2_5
 (33 11)  (849 299)  (849 299)  routing T_16_18.lc_trk_g3_6 <X> T_16_18.input_2_5
 (34 11)  (850 299)  (850 299)  routing T_16_18.lc_trk_g3_6 <X> T_16_18.input_2_5
 (35 11)  (851 299)  (851 299)  routing T_16_18.lc_trk_g3_6 <X> T_16_18.input_2_5
 (40 11)  (856 299)  (856 299)  LC_5 Logic Functioning bit
 (41 11)  (857 299)  (857 299)  LC_5 Logic Functioning bit
 (14 12)  (830 300)  (830 300)  routing T_16_18.sp4_v_t_21 <X> T_16_18.lc_trk_g3_0
 (29 12)  (845 300)  (845 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (848 300)  (848 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (849 300)  (849 300)  routing T_16_18.lc_trk_g3_0 <X> T_16_18.wire_logic_cluster/lc_6/in_3
 (34 12)  (850 300)  (850 300)  routing T_16_18.lc_trk_g3_0 <X> T_16_18.wire_logic_cluster/lc_6/in_3
 (14 13)  (830 301)  (830 301)  routing T_16_18.sp4_v_t_21 <X> T_16_18.lc_trk_g3_0
 (16 13)  (832 301)  (832 301)  routing T_16_18.sp4_v_t_21 <X> T_16_18.lc_trk_g3_0
 (17 13)  (833 301)  (833 301)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0
 (29 13)  (845 301)  (845 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (36 13)  (852 301)  (852 301)  LC_6 Logic Functioning bit
 (38 13)  (854 301)  (854 301)  LC_6 Logic Functioning bit
 (22 14)  (838 302)  (838 302)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_t_12 lc_trk_g3_7
 (23 14)  (839 302)  (839 302)  routing T_16_18.sp12_v_t_12 <X> T_16_18.lc_trk_g3_7
 (27 14)  (843 302)  (843 302)  routing T_16_18.lc_trk_g3_7 <X> T_16_18.wire_logic_cluster/lc_7/in_1
 (28 14)  (844 302)  (844 302)  routing T_16_18.lc_trk_g3_7 <X> T_16_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (845 302)  (845 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (846 302)  (846 302)  routing T_16_18.lc_trk_g3_7 <X> T_16_18.wire_logic_cluster/lc_7/in_1
 (31 14)  (847 302)  (847 302)  routing T_16_18.lc_trk_g2_6 <X> T_16_18.wire_logic_cluster/lc_7/in_3
 (32 14)  (848 302)  (848 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (849 302)  (849 302)  routing T_16_18.lc_trk_g2_6 <X> T_16_18.wire_logic_cluster/lc_7/in_3
 (40 14)  (856 302)  (856 302)  LC_7 Logic Functioning bit
 (41 14)  (857 302)  (857 302)  LC_7 Logic Functioning bit
 (50 14)  (866 302)  (866 302)  Cascade bit: LH_LC07_inmux02_5

 (52 14)  (868 302)  (868 302)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (22 15)  (838 303)  (838 303)  Enable bit of Mux _local_links/g3_mux_6 => tnr_op_6 lc_trk_g3_6
 (24 15)  (840 303)  (840 303)  routing T_16_18.tnr_op_6 <X> T_16_18.lc_trk_g3_6
 (27 15)  (843 303)  (843 303)  routing T_16_18.lc_trk_g1_0 <X> T_16_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (845 303)  (845 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (846 303)  (846 303)  routing T_16_18.lc_trk_g3_7 <X> T_16_18.wire_logic_cluster/lc_7/in_1
 (31 15)  (847 303)  (847 303)  routing T_16_18.lc_trk_g2_6 <X> T_16_18.wire_logic_cluster/lc_7/in_3
 (41 15)  (857 303)  (857 303)  LC_7 Logic Functioning bit


LogicTile_17_18

 (4 4)  (878 292)  (878 292)  routing T_17_18.sp4_h_l_44 <X> T_17_18.sp4_v_b_3
 (6 4)  (880 292)  (880 292)  routing T_17_18.sp4_h_l_44 <X> T_17_18.sp4_v_b_3
 (5 5)  (879 293)  (879 293)  routing T_17_18.sp4_h_l_44 <X> T_17_18.sp4_v_b_3
 (13 12)  (887 300)  (887 300)  routing T_17_18.sp4_h_l_46 <X> T_17_18.sp4_v_b_11
 (12 13)  (886 301)  (886 301)  routing T_17_18.sp4_h_l_46 <X> T_17_18.sp4_v_b_11
 (3 14)  (877 302)  (877 302)  routing T_17_18.sp12_h_r_1 <X> T_17_18.sp12_v_t_22
 (3 15)  (877 303)  (877 303)  routing T_17_18.sp12_h_r_1 <X> T_17_18.sp12_v_t_22


LogicTile_18_18

 (27 2)  (955 290)  (955 290)  routing T_18_18.lc_trk_g3_1 <X> T_18_18.wire_logic_cluster/lc_1/in_1
 (28 2)  (956 290)  (956 290)  routing T_18_18.lc_trk_g3_1 <X> T_18_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (957 290)  (957 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (960 290)  (960 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (961 290)  (961 290)  routing T_18_18.lc_trk_g2_2 <X> T_18_18.wire_logic_cluster/lc_1/in_3
 (35 2)  (963 290)  (963 290)  routing T_18_18.lc_trk_g2_7 <X> T_18_18.input_2_1
 (37 2)  (965 290)  (965 290)  LC_1 Logic Functioning bit
 (39 2)  (967 290)  (967 290)  LC_1 Logic Functioning bit
 (40 2)  (968 290)  (968 290)  LC_1 Logic Functioning bit
 (42 2)  (970 290)  (970 290)  LC_1 Logic Functioning bit
 (52 2)  (980 290)  (980 290)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (27 3)  (955 291)  (955 291)  routing T_18_18.lc_trk_g1_0 <X> T_18_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (957 291)  (957 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (31 3)  (959 291)  (959 291)  routing T_18_18.lc_trk_g2_2 <X> T_18_18.wire_logic_cluster/lc_1/in_3
 (32 3)  (960 291)  (960 291)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_7 input_2_1
 (33 3)  (961 291)  (961 291)  routing T_18_18.lc_trk_g2_7 <X> T_18_18.input_2_1
 (35 3)  (963 291)  (963 291)  routing T_18_18.lc_trk_g2_7 <X> T_18_18.input_2_1
 (36 3)  (964 291)  (964 291)  LC_1 Logic Functioning bit
 (41 3)  (969 291)  (969 291)  LC_1 Logic Functioning bit
 (43 3)  (971 291)  (971 291)  LC_1 Logic Functioning bit
 (14 5)  (942 293)  (942 293)  routing T_18_18.top_op_0 <X> T_18_18.lc_trk_g1_0
 (15 5)  (943 293)  (943 293)  routing T_18_18.top_op_0 <X> T_18_18.lc_trk_g1_0
 (17 5)  (945 293)  (945 293)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (19 6)  (947 294)  (947 294)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19
 (25 8)  (953 296)  (953 296)  routing T_18_18.sp4_v_t_23 <X> T_18_18.lc_trk_g2_2
 (22 9)  (950 297)  (950 297)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (951 297)  (951 297)  routing T_18_18.sp4_v_t_23 <X> T_18_18.lc_trk_g2_2
 (25 9)  (953 297)  (953 297)  routing T_18_18.sp4_v_t_23 <X> T_18_18.lc_trk_g2_2
 (22 10)  (950 298)  (950 298)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_b_23 lc_trk_g2_7
 (23 10)  (951 298)  (951 298)  routing T_18_18.sp12_v_b_23 <X> T_18_18.lc_trk_g2_7
 (26 10)  (954 298)  (954 298)  routing T_18_18.lc_trk_g3_4 <X> T_18_18.wire_logic_cluster/lc_5/in_0
 (37 10)  (965 298)  (965 298)  LC_5 Logic Functioning bit
 (39 10)  (967 298)  (967 298)  LC_5 Logic Functioning bit
 (40 10)  (968 298)  (968 298)  LC_5 Logic Functioning bit
 (42 10)  (970 298)  (970 298)  LC_5 Logic Functioning bit
 (47 10)  (975 298)  (975 298)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (48 10)  (976 298)  (976 298)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (21 11)  (949 299)  (949 299)  routing T_18_18.sp12_v_b_23 <X> T_18_18.lc_trk_g2_7
 (27 11)  (955 299)  (955 299)  routing T_18_18.lc_trk_g3_4 <X> T_18_18.wire_logic_cluster/lc_5/in_0
 (28 11)  (956 299)  (956 299)  routing T_18_18.lc_trk_g3_4 <X> T_18_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (957 299)  (957 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (36 11)  (964 299)  (964 299)  LC_5 Logic Functioning bit
 (38 11)  (966 299)  (966 299)  LC_5 Logic Functioning bit
 (41 11)  (969 299)  (969 299)  LC_5 Logic Functioning bit
 (43 11)  (971 299)  (971 299)  LC_5 Logic Functioning bit
 (15 12)  (943 300)  (943 300)  routing T_18_18.sp4_v_t_28 <X> T_18_18.lc_trk_g3_1
 (16 12)  (944 300)  (944 300)  routing T_18_18.sp4_v_t_28 <X> T_18_18.lc_trk_g3_1
 (17 12)  (945 300)  (945 300)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (15 15)  (943 303)  (943 303)  routing T_18_18.sp4_v_t_33 <X> T_18_18.lc_trk_g3_4
 (16 15)  (944 303)  (944 303)  routing T_18_18.sp4_v_t_33 <X> T_18_18.lc_trk_g3_4
 (17 15)  (945 303)  (945 303)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4


LogicTile_19_18

 (26 2)  (1008 290)  (1008 290)  routing T_19_18.lc_trk_g3_6 <X> T_19_18.wire_logic_cluster/lc_1/in_0
 (28 2)  (1010 290)  (1010 290)  routing T_19_18.lc_trk_g2_4 <X> T_19_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (1011 290)  (1011 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (1012 290)  (1012 290)  routing T_19_18.lc_trk_g2_4 <X> T_19_18.wire_logic_cluster/lc_1/in_1
 (32 2)  (1014 290)  (1014 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (1016 290)  (1016 290)  routing T_19_18.lc_trk_g1_1 <X> T_19_18.wire_logic_cluster/lc_1/in_3
 (35 2)  (1017 290)  (1017 290)  routing T_19_18.lc_trk_g2_7 <X> T_19_18.input_2_1
 (37 2)  (1019 290)  (1019 290)  LC_1 Logic Functioning bit
 (39 2)  (1021 290)  (1021 290)  LC_1 Logic Functioning bit
 (40 2)  (1022 290)  (1022 290)  LC_1 Logic Functioning bit
 (42 2)  (1024 290)  (1024 290)  LC_1 Logic Functioning bit
 (52 2)  (1034 290)  (1034 290)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (26 3)  (1008 291)  (1008 291)  routing T_19_18.lc_trk_g3_6 <X> T_19_18.wire_logic_cluster/lc_1/in_0
 (27 3)  (1009 291)  (1009 291)  routing T_19_18.lc_trk_g3_6 <X> T_19_18.wire_logic_cluster/lc_1/in_0
 (28 3)  (1010 291)  (1010 291)  routing T_19_18.lc_trk_g3_6 <X> T_19_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (1011 291)  (1011 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (32 3)  (1014 291)  (1014 291)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_7 input_2_1
 (33 3)  (1015 291)  (1015 291)  routing T_19_18.lc_trk_g2_7 <X> T_19_18.input_2_1
 (35 3)  (1017 291)  (1017 291)  routing T_19_18.lc_trk_g2_7 <X> T_19_18.input_2_1
 (37 3)  (1019 291)  (1019 291)  LC_1 Logic Functioning bit
 (39 3)  (1021 291)  (1021 291)  LC_1 Logic Functioning bit
 (42 3)  (1024 291)  (1024 291)  LC_1 Logic Functioning bit
 (17 4)  (999 292)  (999 292)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_25 lc_trk_g1_1
 (18 5)  (1000 293)  (1000 293)  routing T_19_18.sp4_r_v_b_25 <X> T_19_18.lc_trk_g1_1
 (8 7)  (990 295)  (990 295)  routing T_19_18.sp4_h_l_41 <X> T_19_18.sp4_v_t_41
 (22 10)  (1004 298)  (1004 298)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (14 11)  (996 299)  (996 299)  routing T_19_18.tnl_op_4 <X> T_19_18.lc_trk_g2_4
 (15 11)  (997 299)  (997 299)  routing T_19_18.tnl_op_4 <X> T_19_18.lc_trk_g2_4
 (17 11)  (999 299)  (999 299)  Enable bit of Mux _local_links/g2_mux_4 => tnl_op_4 lc_trk_g2_4
 (21 11)  (1003 299)  (1003 299)  routing T_19_18.sp4_r_v_b_39 <X> T_19_18.lc_trk_g2_7
 (25 14)  (1007 302)  (1007 302)  routing T_19_18.sp4_h_r_38 <X> T_19_18.lc_trk_g3_6
 (22 15)  (1004 303)  (1004 303)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_38 lc_trk_g3_6
 (23 15)  (1005 303)  (1005 303)  routing T_19_18.sp4_h_r_38 <X> T_19_18.lc_trk_g3_6
 (24 15)  (1006 303)  (1006 303)  routing T_19_18.sp4_h_r_38 <X> T_19_18.lc_trk_g3_6


LogicTile_22_18

 (11 12)  (1155 300)  (1155 300)  routing T_22_18.sp4_v_t_45 <X> T_22_18.sp4_v_b_11
 (12 13)  (1156 301)  (1156 301)  routing T_22_18.sp4_v_t_45 <X> T_22_18.sp4_v_b_11


LogicTile_24_18

 (3 2)  (1255 290)  (1255 290)  routing T_24_18.sp12_v_t_23 <X> T_24_18.sp12_h_l_23


LogicTile_28_18

 (3 2)  (1459 290)  (1459 290)  routing T_28_18.sp12_v_t_23 <X> T_28_18.sp12_h_l_23


LogicTile_29_18

 (3 15)  (1513 303)  (1513 303)  routing T_29_18.sp12_h_l_22 <X> T_29_18.sp12_v_t_22


IO_Tile_33_18

 (3 1)  (1729 289)  (1729 289)  IO control bit: BIORIGHT_REN_1

 (2 6)  (1728 294)  (1728 294)  IO control bit: BIORIGHT_REN_0



IO_Tile_0_17

 (3 1)  (14 273)  (14 273)  IO control bit: GIOLEFT0_REN_1

 (17 1)  (0 273)  (0 273)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 275)  (0 275)  IOB_0 IO Functioning bit
 (15 4)  (2 276)  (2 276)  Enable bit of Mux _fablink/Mux => lc_trk_g1_4 wire_gbuf/in
 (14 5)  (3 277)  (3 277)  routing T_0_17.lc_trk_g1_4 <X> T_0_17.wire_gbuf/in
 (15 5)  (2 277)  (2 277)  routing T_0_17.lc_trk_g1_4 <X> T_0_17.wire_gbuf/in
 (2 6)  (15 278)  (15 278)  IO control bit: GIOLEFT0_REN_0

 (3 6)  (14 278)  (14 278)  IO control bit: GIOLEFT0_IE_1

 (3 9)  (14 281)  (14 281)  IO control bit: GIOLEFT0_IE_0

 (17 9)  (0 281)  (0 281)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (4 12)  (13 284)  (13 284)  routing T_0_17.span4_horz_4 <X> T_0_17.lc_trk_g1_4
 (6 13)  (11 285)  (11 285)  routing T_0_17.span4_horz_4 <X> T_0_17.lc_trk_g1_4
 (7 13)  (10 285)  (10 285)  Enable bit of Mux _local_links/g1_mux_4 => span4_horz_4 lc_trk_g1_4
 (17 13)  (0 285)  (0 285)  IOB_1 IO Functioning bit


LogicTile_4_17

 (9 6)  (189 278)  (189 278)  routing T_4_17.sp4_h_r_1 <X> T_4_17.sp4_h_l_41
 (10 6)  (190 278)  (190 278)  routing T_4_17.sp4_h_r_1 <X> T_4_17.sp4_h_l_41


LogicTile_6_17

 (3 5)  (291 277)  (291 277)  routing T_6_17.sp12_h_l_23 <X> T_6_17.sp12_h_r_0


LogicTile_7_17

 (17 2)  (359 274)  (359 274)  Enable bit of Mux _local_links/g0_mux_5 => glb2local_1 lc_trk_g0_5
 (29 4)  (371 276)  (371 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (372 276)  (372 276)  routing T_7_17.lc_trk_g0_5 <X> T_7_17.wire_logic_cluster/lc_2/in_1
 (31 4)  (373 276)  (373 276)  routing T_7_17.lc_trk_g3_6 <X> T_7_17.wire_logic_cluster/lc_2/in_3
 (32 4)  (374 276)  (374 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (375 276)  (375 276)  routing T_7_17.lc_trk_g3_6 <X> T_7_17.wire_logic_cluster/lc_2/in_3
 (34 4)  (376 276)  (376 276)  routing T_7_17.lc_trk_g3_6 <X> T_7_17.wire_logic_cluster/lc_2/in_3
 (36 4)  (378 276)  (378 276)  LC_2 Logic Functioning bit
 (37 4)  (379 276)  (379 276)  LC_2 Logic Functioning bit
 (38 4)  (380 276)  (380 276)  LC_2 Logic Functioning bit
 (39 4)  (381 276)  (381 276)  LC_2 Logic Functioning bit
 (41 4)  (383 276)  (383 276)  LC_2 Logic Functioning bit
 (43 4)  (385 276)  (385 276)  LC_2 Logic Functioning bit
 (31 5)  (373 277)  (373 277)  routing T_7_17.lc_trk_g3_6 <X> T_7_17.wire_logic_cluster/lc_2/in_3
 (36 5)  (378 277)  (378 277)  LC_2 Logic Functioning bit
 (37 5)  (379 277)  (379 277)  LC_2 Logic Functioning bit
 (38 5)  (380 277)  (380 277)  LC_2 Logic Functioning bit
 (39 5)  (381 277)  (381 277)  LC_2 Logic Functioning bit
 (41 5)  (383 277)  (383 277)  LC_2 Logic Functioning bit
 (43 5)  (385 277)  (385 277)  LC_2 Logic Functioning bit
 (47 5)  (389 277)  (389 277)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (1 8)  (343 280)  (343 280)  Enable bit of Mux _local_links/global_mux_1 => glb_netwk_4 glb2local_1
 (1 9)  (343 281)  (343 281)  routing T_7_17.glb_netwk_4 <X> T_7_17.glb2local_1
 (25 14)  (367 286)  (367 286)  routing T_7_17.sp4_v_b_38 <X> T_7_17.lc_trk_g3_6
 (22 15)  (364 287)  (364 287)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (365 287)  (365 287)  routing T_7_17.sp4_v_b_38 <X> T_7_17.lc_trk_g3_6
 (25 15)  (367 287)  (367 287)  routing T_7_17.sp4_v_b_38 <X> T_7_17.lc_trk_g3_6


RAM_Tile_8_17

 (3 4)  (399 276)  (399 276)  routing T_8_17.sp12_v_t_23 <X> T_8_17.sp12_h_r_0


LogicTile_11_17

 (4 10)  (550 282)  (550 282)  routing T_11_17.sp4_h_r_6 <X> T_11_17.sp4_v_t_43
 (5 11)  (551 283)  (551 283)  routing T_11_17.sp4_h_r_6 <X> T_11_17.sp4_v_t_43


LogicTile_12_17

 (3 1)  (603 273)  (603 273)  routing T_12_17.sp12_h_l_23 <X> T_12_17.sp12_v_b_0


LogicTile_13_17

 (3 0)  (657 272)  (657 272)  routing T_13_17.sp12_h_r_0 <X> T_13_17.sp12_v_b_0
 (15 0)  (669 272)  (669 272)  routing T_13_17.sp4_h_l_4 <X> T_13_17.lc_trk_g0_1
 (16 0)  (670 272)  (670 272)  routing T_13_17.sp4_h_l_4 <X> T_13_17.lc_trk_g0_1
 (17 0)  (671 272)  (671 272)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_l_4 lc_trk_g0_1
 (18 0)  (672 272)  (672 272)  routing T_13_17.sp4_h_l_4 <X> T_13_17.lc_trk_g0_1
 (3 1)  (657 273)  (657 273)  routing T_13_17.sp12_h_r_0 <X> T_13_17.sp12_v_b_0
 (18 1)  (672 273)  (672 273)  routing T_13_17.sp4_h_l_4 <X> T_13_17.lc_trk_g0_1
 (0 2)  (654 274)  (654 274)  routing T_13_17.glb_netwk_6 <X> T_13_17.wire_logic_cluster/lc_7/clk
 (1 2)  (655 274)  (655 274)  routing T_13_17.glb_netwk_6 <X> T_13_17.wire_logic_cluster/lc_7/clk
 (2 2)  (656 274)  (656 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (21 4)  (675 276)  (675 276)  routing T_13_17.bnr_op_3 <X> T_13_17.lc_trk_g1_3
 (22 4)  (676 276)  (676 276)  Enable bit of Mux _local_links/g1_mux_3 => bnr_op_3 lc_trk_g1_3
 (21 5)  (675 277)  (675 277)  routing T_13_17.bnr_op_3 <X> T_13_17.lc_trk_g1_3
 (13 6)  (667 278)  (667 278)  routing T_13_17.sp4_h_r_5 <X> T_13_17.sp4_v_t_40
 (21 6)  (675 278)  (675 278)  routing T_13_17.wire_logic_cluster/lc_7/out <X> T_13_17.lc_trk_g1_7
 (22 6)  (676 278)  (676 278)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (12 7)  (666 279)  (666 279)  routing T_13_17.sp4_h_r_5 <X> T_13_17.sp4_v_t_40
 (22 7)  (676 279)  (676 279)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_22 lc_trk_g1_6
 (23 7)  (677 279)  (677 279)  routing T_13_17.sp4_v_b_22 <X> T_13_17.lc_trk_g1_6
 (24 7)  (678 279)  (678 279)  routing T_13_17.sp4_v_b_22 <X> T_13_17.lc_trk_g1_6
 (0 14)  (654 286)  (654 286)  routing T_13_17.glb_netwk_4 <X> T_13_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (655 286)  (655 286)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (27 14)  (681 286)  (681 286)  routing T_13_17.lc_trk_g1_3 <X> T_13_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 286)  (683 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (685 286)  (685 286)  routing T_13_17.lc_trk_g1_7 <X> T_13_17.wire_logic_cluster/lc_7/in_3
 (32 14)  (686 286)  (686 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (688 286)  (688 286)  routing T_13_17.lc_trk_g1_7 <X> T_13_17.wire_logic_cluster/lc_7/in_3
 (35 14)  (689 286)  (689 286)  routing T_13_17.lc_trk_g1_6 <X> T_13_17.input_2_7
 (37 14)  (691 286)  (691 286)  LC_7 Logic Functioning bit
 (38 14)  (692 286)  (692 286)  LC_7 Logic Functioning bit
 (39 14)  (693 286)  (693 286)  LC_7 Logic Functioning bit
 (41 14)  (695 286)  (695 286)  LC_7 Logic Functioning bit
 (45 14)  (699 286)  (699 286)  LC_7 Logic Functioning bit
 (46 14)  (700 286)  (700 286)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (29 15)  (683 287)  (683 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (684 287)  (684 287)  routing T_13_17.lc_trk_g1_3 <X> T_13_17.wire_logic_cluster/lc_7/in_1
 (31 15)  (685 287)  (685 287)  routing T_13_17.lc_trk_g1_7 <X> T_13_17.wire_logic_cluster/lc_7/in_3
 (32 15)  (686 287)  (686 287)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_6 input_2_7
 (34 15)  (688 287)  (688 287)  routing T_13_17.lc_trk_g1_6 <X> T_13_17.input_2_7
 (35 15)  (689 287)  (689 287)  routing T_13_17.lc_trk_g1_6 <X> T_13_17.input_2_7
 (37 15)  (691 287)  (691 287)  LC_7 Logic Functioning bit
 (39 15)  (693 287)  (693 287)  LC_7 Logic Functioning bit


LogicTile_14_17

 (4 0)  (712 272)  (712 272)  routing T_14_17.sp4_v_t_41 <X> T_14_17.sp4_v_b_0
 (6 0)  (714 272)  (714 272)  routing T_14_17.sp4_v_t_41 <X> T_14_17.sp4_v_b_0
 (21 0)  (729 272)  (729 272)  routing T_14_17.wire_logic_cluster/lc_3/out <X> T_14_17.lc_trk_g0_3
 (22 0)  (730 272)  (730 272)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (26 0)  (734 272)  (734 272)  routing T_14_17.lc_trk_g2_4 <X> T_14_17.wire_logic_cluster/lc_0/in_0
 (27 0)  (735 272)  (735 272)  routing T_14_17.lc_trk_g1_4 <X> T_14_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 272)  (737 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (738 272)  (738 272)  routing T_14_17.lc_trk_g1_4 <X> T_14_17.wire_logic_cluster/lc_0/in_1
 (32 0)  (740 272)  (740 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (741 272)  (741 272)  routing T_14_17.lc_trk_g3_0 <X> T_14_17.wire_logic_cluster/lc_0/in_3
 (34 0)  (742 272)  (742 272)  routing T_14_17.lc_trk_g3_0 <X> T_14_17.wire_logic_cluster/lc_0/in_3
 (36 0)  (744 272)  (744 272)  LC_0 Logic Functioning bit
 (43 0)  (751 272)  (751 272)  LC_0 Logic Functioning bit
 (45 0)  (753 272)  (753 272)  LC_0 Logic Functioning bit
 (22 1)  (730 273)  (730 273)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (732 273)  (732 273)  routing T_14_17.top_op_2 <X> T_14_17.lc_trk_g0_2
 (25 1)  (733 273)  (733 273)  routing T_14_17.top_op_2 <X> T_14_17.lc_trk_g0_2
 (28 1)  (736 273)  (736 273)  routing T_14_17.lc_trk_g2_4 <X> T_14_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 273)  (737 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (32 1)  (740 273)  (740 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (743 273)  (743 273)  routing T_14_17.lc_trk_g0_2 <X> T_14_17.input_2_0
 (36 1)  (744 273)  (744 273)  LC_0 Logic Functioning bit
 (0 2)  (708 274)  (708 274)  routing T_14_17.glb_netwk_6 <X> T_14_17.wire_logic_cluster/lc_7/clk
 (1 2)  (709 274)  (709 274)  routing T_14_17.glb_netwk_6 <X> T_14_17.wire_logic_cluster/lc_7/clk
 (2 2)  (710 274)  (710 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 3)  (722 275)  (722 275)  routing T_14_17.top_op_4 <X> T_14_17.lc_trk_g0_4
 (15 3)  (723 275)  (723 275)  routing T_14_17.top_op_4 <X> T_14_17.lc_trk_g0_4
 (17 3)  (725 275)  (725 275)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (22 3)  (730 275)  (730 275)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (732 275)  (732 275)  routing T_14_17.top_op_6 <X> T_14_17.lc_trk_g0_6
 (25 3)  (733 275)  (733 275)  routing T_14_17.top_op_6 <X> T_14_17.lc_trk_g0_6
 (14 4)  (722 276)  (722 276)  routing T_14_17.wire_logic_cluster/lc_0/out <X> T_14_17.lc_trk_g1_0
 (26 4)  (734 276)  (734 276)  routing T_14_17.lc_trk_g2_6 <X> T_14_17.wire_logic_cluster/lc_2/in_0
 (29 4)  (737 276)  (737 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (739 276)  (739 276)  routing T_14_17.lc_trk_g2_5 <X> T_14_17.wire_logic_cluster/lc_2/in_3
 (32 4)  (740 276)  (740 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (741 276)  (741 276)  routing T_14_17.lc_trk_g2_5 <X> T_14_17.wire_logic_cluster/lc_2/in_3
 (35 4)  (743 276)  (743 276)  routing T_14_17.lc_trk_g2_4 <X> T_14_17.input_2_2
 (37 4)  (745 276)  (745 276)  LC_2 Logic Functioning bit
 (39 4)  (747 276)  (747 276)  LC_2 Logic Functioning bit
 (40 4)  (748 276)  (748 276)  LC_2 Logic Functioning bit
 (42 4)  (750 276)  (750 276)  LC_2 Logic Functioning bit
 (8 5)  (716 277)  (716 277)  routing T_14_17.sp4_h_r_4 <X> T_14_17.sp4_v_b_4
 (17 5)  (725 277)  (725 277)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (26 5)  (734 277)  (734 277)  routing T_14_17.lc_trk_g2_6 <X> T_14_17.wire_logic_cluster/lc_2/in_0
 (28 5)  (736 277)  (736 277)  routing T_14_17.lc_trk_g2_6 <X> T_14_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 277)  (737 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (738 277)  (738 277)  routing T_14_17.lc_trk_g0_3 <X> T_14_17.wire_logic_cluster/lc_2/in_1
 (32 5)  (740 277)  (740 277)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_4 input_2_2
 (33 5)  (741 277)  (741 277)  routing T_14_17.lc_trk_g2_4 <X> T_14_17.input_2_2
 (39 5)  (747 277)  (747 277)  LC_2 Logic Functioning bit
 (40 5)  (748 277)  (748 277)  LC_2 Logic Functioning bit
 (42 5)  (750 277)  (750 277)  LC_2 Logic Functioning bit
 (14 6)  (722 278)  (722 278)  routing T_14_17.sp12_h_l_3 <X> T_14_17.lc_trk_g1_4
 (15 6)  (723 278)  (723 278)  routing T_14_17.top_op_5 <X> T_14_17.lc_trk_g1_5
 (17 6)  (725 278)  (725 278)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (26 6)  (734 278)  (734 278)  routing T_14_17.lc_trk_g1_4 <X> T_14_17.wire_logic_cluster/lc_3/in_0
 (28 6)  (736 278)  (736 278)  routing T_14_17.lc_trk_g2_2 <X> T_14_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 278)  (737 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (740 278)  (740 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (741 278)  (741 278)  routing T_14_17.lc_trk_g2_0 <X> T_14_17.wire_logic_cluster/lc_3/in_3
 (38 6)  (746 278)  (746 278)  LC_3 Logic Functioning bit
 (45 6)  (753 278)  (753 278)  LC_3 Logic Functioning bit
 (50 6)  (758 278)  (758 278)  Cascade bit: LH_LC03_inmux02_5

 (8 7)  (716 279)  (716 279)  routing T_14_17.sp4_h_r_4 <X> T_14_17.sp4_v_t_41
 (9 7)  (717 279)  (717 279)  routing T_14_17.sp4_h_r_4 <X> T_14_17.sp4_v_t_41
 (14 7)  (722 279)  (722 279)  routing T_14_17.sp12_h_l_3 <X> T_14_17.lc_trk_g1_4
 (15 7)  (723 279)  (723 279)  routing T_14_17.sp12_h_l_3 <X> T_14_17.lc_trk_g1_4
 (17 7)  (725 279)  (725 279)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_l_3 lc_trk_g1_4
 (18 7)  (726 279)  (726 279)  routing T_14_17.top_op_5 <X> T_14_17.lc_trk_g1_5
 (27 7)  (735 279)  (735 279)  routing T_14_17.lc_trk_g1_4 <X> T_14_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 279)  (737 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (738 279)  (738 279)  routing T_14_17.lc_trk_g2_2 <X> T_14_17.wire_logic_cluster/lc_3/in_1
 (39 7)  (747 279)  (747 279)  LC_3 Logic Functioning bit
 (40 7)  (748 279)  (748 279)  LC_3 Logic Functioning bit
 (51 7)  (759 279)  (759 279)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (2 8)  (710 280)  (710 280)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (25 8)  (733 280)  (733 280)  routing T_14_17.sp4_h_r_34 <X> T_14_17.lc_trk_g2_2
 (15 9)  (723 281)  (723 281)  routing T_14_17.sp4_v_t_29 <X> T_14_17.lc_trk_g2_0
 (16 9)  (724 281)  (724 281)  routing T_14_17.sp4_v_t_29 <X> T_14_17.lc_trk_g2_0
 (17 9)  (725 281)  (725 281)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (22 9)  (730 281)  (730 281)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (731 281)  (731 281)  routing T_14_17.sp4_h_r_34 <X> T_14_17.lc_trk_g2_2
 (24 9)  (732 281)  (732 281)  routing T_14_17.sp4_h_r_34 <X> T_14_17.lc_trk_g2_2
 (17 10)  (725 282)  (725 282)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (15 11)  (723 283)  (723 283)  routing T_14_17.sp4_v_t_33 <X> T_14_17.lc_trk_g2_4
 (16 11)  (724 283)  (724 283)  routing T_14_17.sp4_v_t_33 <X> T_14_17.lc_trk_g2_4
 (17 11)  (725 283)  (725 283)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (18 11)  (726 283)  (726 283)  routing T_14_17.sp4_r_v_b_37 <X> T_14_17.lc_trk_g2_5
 (22 11)  (730 283)  (730 283)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (733 283)  (733 283)  routing T_14_17.sp4_r_v_b_38 <X> T_14_17.lc_trk_g2_6
 (6 12)  (714 284)  (714 284)  routing T_14_17.sp4_h_r_4 <X> T_14_17.sp4_v_b_9
 (26 12)  (734 284)  (734 284)  routing T_14_17.lc_trk_g0_4 <X> T_14_17.wire_logic_cluster/lc_6/in_0
 (27 12)  (735 284)  (735 284)  routing T_14_17.lc_trk_g1_0 <X> T_14_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 284)  (737 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (740 284)  (740 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (741 284)  (741 284)  routing T_14_17.lc_trk_g3_0 <X> T_14_17.wire_logic_cluster/lc_6/in_3
 (34 12)  (742 284)  (742 284)  routing T_14_17.lc_trk_g3_0 <X> T_14_17.wire_logic_cluster/lc_6/in_3
 (35 12)  (743 284)  (743 284)  routing T_14_17.lc_trk_g0_6 <X> T_14_17.input_2_6
 (14 13)  (722 285)  (722 285)  routing T_14_17.tnl_op_0 <X> T_14_17.lc_trk_g3_0
 (15 13)  (723 285)  (723 285)  routing T_14_17.tnl_op_0 <X> T_14_17.lc_trk_g3_0
 (17 13)  (725 285)  (725 285)  Enable bit of Mux _local_links/g3_mux_0 => tnl_op_0 lc_trk_g3_0
 (29 13)  (737 285)  (737 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (32 13)  (740 285)  (740 285)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_6 input_2_6
 (35 13)  (743 285)  (743 285)  routing T_14_17.lc_trk_g0_6 <X> T_14_17.input_2_6
 (37 13)  (745 285)  (745 285)  LC_6 Logic Functioning bit
 (27 14)  (735 286)  (735 286)  routing T_14_17.lc_trk_g1_5 <X> T_14_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 286)  (737 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (738 286)  (738 286)  routing T_14_17.lc_trk_g1_5 <X> T_14_17.wire_logic_cluster/lc_7/in_1
 (31 14)  (739 286)  (739 286)  routing T_14_17.lc_trk_g2_4 <X> T_14_17.wire_logic_cluster/lc_7/in_3
 (32 14)  (740 286)  (740 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (741 286)  (741 286)  routing T_14_17.lc_trk_g2_4 <X> T_14_17.wire_logic_cluster/lc_7/in_3
 (42 14)  (750 286)  (750 286)  LC_7 Logic Functioning bit
 (50 14)  (758 286)  (758 286)  Cascade bit: LH_LC07_inmux02_5

 (42 15)  (750 287)  (750 287)  LC_7 Logic Functioning bit


LogicTile_15_17

 (11 0)  (773 272)  (773 272)  routing T_15_17.sp4_h_r_9 <X> T_15_17.sp4_v_b_2
 (22 0)  (784 272)  (784 272)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_19 lc_trk_g0_3
 (23 0)  (785 272)  (785 272)  routing T_15_17.sp4_v_b_19 <X> T_15_17.lc_trk_g0_3
 (24 0)  (786 272)  (786 272)  routing T_15_17.sp4_v_b_19 <X> T_15_17.lc_trk_g0_3
 (8 1)  (770 273)  (770 273)  routing T_15_17.sp4_h_r_1 <X> T_15_17.sp4_v_b_1
 (0 2)  (762 274)  (762 274)  routing T_15_17.glb_netwk_6 <X> T_15_17.wire_logic_cluster/lc_7/clk
 (1 2)  (763 274)  (763 274)  routing T_15_17.glb_netwk_6 <X> T_15_17.wire_logic_cluster/lc_7/clk
 (2 2)  (764 274)  (764 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (4 4)  (766 276)  (766 276)  routing T_15_17.sp4_v_t_42 <X> T_15_17.sp4_v_b_3
 (6 4)  (768 276)  (768 276)  routing T_15_17.sp4_v_t_42 <X> T_15_17.sp4_v_b_3
 (22 6)  (784 278)  (784 278)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_12 lc_trk_g1_7
 (23 6)  (785 278)  (785 278)  routing T_15_17.sp12_h_l_12 <X> T_15_17.lc_trk_g1_7
 (8 11)  (770 283)  (770 283)  routing T_15_17.sp4_h_r_1 <X> T_15_17.sp4_v_t_42
 (9 11)  (771 283)  (771 283)  routing T_15_17.sp4_h_r_1 <X> T_15_17.sp4_v_t_42
 (10 11)  (772 283)  (772 283)  routing T_15_17.sp4_h_r_1 <X> T_15_17.sp4_v_t_42
 (26 12)  (788 284)  (788 284)  routing T_15_17.lc_trk_g1_7 <X> T_15_17.wire_logic_cluster/lc_6/in_0
 (27 12)  (789 284)  (789 284)  routing T_15_17.lc_trk_g3_6 <X> T_15_17.wire_logic_cluster/lc_6/in_1
 (28 12)  (790 284)  (790 284)  routing T_15_17.lc_trk_g3_6 <X> T_15_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 284)  (791 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (792 284)  (792 284)  routing T_15_17.lc_trk_g3_6 <X> T_15_17.wire_logic_cluster/lc_6/in_1
 (32 12)  (794 284)  (794 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (37 12)  (799 284)  (799 284)  LC_6 Logic Functioning bit
 (39 12)  (801 284)  (801 284)  LC_6 Logic Functioning bit
 (41 12)  (803 284)  (803 284)  LC_6 Logic Functioning bit
 (43 12)  (805 284)  (805 284)  LC_6 Logic Functioning bit
 (45 12)  (807 284)  (807 284)  LC_6 Logic Functioning bit
 (47 12)  (809 284)  (809 284)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (26 13)  (788 285)  (788 285)  routing T_15_17.lc_trk_g1_7 <X> T_15_17.wire_logic_cluster/lc_6/in_0
 (27 13)  (789 285)  (789 285)  routing T_15_17.lc_trk_g1_7 <X> T_15_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 285)  (791 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (792 285)  (792 285)  routing T_15_17.lc_trk_g3_6 <X> T_15_17.wire_logic_cluster/lc_6/in_1
 (31 13)  (793 285)  (793 285)  routing T_15_17.lc_trk_g0_3 <X> T_15_17.wire_logic_cluster/lc_6/in_3
 (36 13)  (798 285)  (798 285)  LC_6 Logic Functioning bit
 (38 13)  (800 285)  (800 285)  LC_6 Logic Functioning bit
 (41 13)  (803 285)  (803 285)  LC_6 Logic Functioning bit
 (43 13)  (805 285)  (805 285)  LC_6 Logic Functioning bit
 (44 13)  (806 285)  (806 285)  LC_6 Logic Functioning bit
 (0 14)  (762 286)  (762 286)  routing T_15_17.glb_netwk_4 <X> T_15_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (763 286)  (763 286)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (25 14)  (787 286)  (787 286)  routing T_15_17.wire_logic_cluster/lc_6/out <X> T_15_17.lc_trk_g3_6
 (22 15)  (784 287)  (784 287)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_16_17

 (3 0)  (819 272)  (819 272)  routing T_16_17.sp12_h_r_0 <X> T_16_17.sp12_v_b_0
 (3 1)  (819 273)  (819 273)  routing T_16_17.sp12_h_r_0 <X> T_16_17.sp12_v_b_0
 (3 6)  (819 278)  (819 278)  routing T_16_17.sp12_h_r_0 <X> T_16_17.sp12_v_t_23
 (9 6)  (825 278)  (825 278)  routing T_16_17.sp4_v_b_4 <X> T_16_17.sp4_h_l_41
 (3 7)  (819 279)  (819 279)  routing T_16_17.sp12_h_r_0 <X> T_16_17.sp12_v_t_23
 (2 8)  (818 280)  (818 280)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (19 13)  (835 285)  (835 285)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (8 14)  (824 286)  (824 286)  routing T_16_17.sp4_v_t_41 <X> T_16_17.sp4_h_l_47
 (9 14)  (825 286)  (825 286)  routing T_16_17.sp4_v_t_41 <X> T_16_17.sp4_h_l_47
 (10 14)  (826 286)  (826 286)  routing T_16_17.sp4_v_t_41 <X> T_16_17.sp4_h_l_47


LogicTile_17_17

 (3 4)  (877 276)  (877 276)  routing T_17_17.sp12_v_b_0 <X> T_17_17.sp12_h_r_0
 (4 4)  (878 276)  (878 276)  routing T_17_17.sp4_h_l_44 <X> T_17_17.sp4_v_b_3
 (6 4)  (880 276)  (880 276)  routing T_17_17.sp4_h_l_44 <X> T_17_17.sp4_v_b_3
 (3 5)  (877 277)  (877 277)  routing T_17_17.sp12_v_b_0 <X> T_17_17.sp12_h_r_0
 (5 5)  (879 277)  (879 277)  routing T_17_17.sp4_h_l_44 <X> T_17_17.sp4_v_b_3
 (13 7)  (887 279)  (887 279)  routing T_17_17.sp4_v_b_0 <X> T_17_17.sp4_h_l_40


LogicTile_18_17

 (8 6)  (936 278)  (936 278)  routing T_18_17.sp4_h_r_4 <X> T_18_17.sp4_h_l_41
 (8 7)  (936 279)  (936 279)  routing T_18_17.sp4_v_b_1 <X> T_18_17.sp4_v_t_41
 (10 7)  (938 279)  (938 279)  routing T_18_17.sp4_v_b_1 <X> T_18_17.sp4_v_t_41
 (4 14)  (932 286)  (932 286)  routing T_18_17.sp4_h_r_3 <X> T_18_17.sp4_v_t_44
 (6 14)  (934 286)  (934 286)  routing T_18_17.sp4_h_r_3 <X> T_18_17.sp4_v_t_44
 (5 15)  (933 287)  (933 287)  routing T_18_17.sp4_h_r_3 <X> T_18_17.sp4_v_t_44


LogicTile_19_17

 (6 12)  (988 284)  (988 284)  routing T_19_17.sp4_v_t_43 <X> T_19_17.sp4_v_b_9
 (5 13)  (987 285)  (987 285)  routing T_19_17.sp4_v_t_43 <X> T_19_17.sp4_v_b_9
 (19 15)  (1001 287)  (1001 287)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_21_17

 (12 5)  (1102 277)  (1102 277)  routing T_21_17.sp4_h_r_5 <X> T_21_17.sp4_v_b_5


LogicTile_22_17

 (2 0)  (1146 272)  (1146 272)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (10 1)  (1154 273)  (1154 273)  routing T_22_17.sp4_h_r_8 <X> T_22_17.sp4_v_b_1
 (8 6)  (1152 278)  (1152 278)  routing T_22_17.sp4_h_r_8 <X> T_22_17.sp4_h_l_41
 (10 6)  (1154 278)  (1154 278)  routing T_22_17.sp4_h_r_8 <X> T_22_17.sp4_h_l_41
 (19 8)  (1163 280)  (1163 280)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21


LogicTile_24_17

 (3 2)  (1255 274)  (1255 274)  routing T_24_17.sp12_h_r_0 <X> T_24_17.sp12_h_l_23
 (3 3)  (1255 275)  (1255 275)  routing T_24_17.sp12_h_r_0 <X> T_24_17.sp12_h_l_23


LogicTile_26_17

 (11 11)  (1359 283)  (1359 283)  routing T_26_17.sp4_h_r_8 <X> T_26_17.sp4_h_l_45


LogicTile_28_17

 (3 2)  (1459 274)  (1459 274)  routing T_28_17.sp12_h_r_0 <X> T_28_17.sp12_h_l_23
 (3 3)  (1459 275)  (1459 275)  routing T_28_17.sp12_h_r_0 <X> T_28_17.sp12_h_l_23


LogicTile_29_17

 (4 1)  (1514 273)  (1514 273)  routing T_29_17.sp4_v_t_42 <X> T_29_17.sp4_h_r_0


LogicTile_30_17

 (3 2)  (1567 274)  (1567 274)  routing T_30_17.sp12_v_t_23 <X> T_30_17.sp12_h_l_23
 (11 11)  (1575 283)  (1575 283)  routing T_30_17.sp4_h_r_0 <X> T_30_17.sp4_h_l_45
 (13 11)  (1577 283)  (1577 283)  routing T_30_17.sp4_h_r_0 <X> T_30_17.sp4_h_l_45


IO_Tile_33_17

 (1 0)  (1727 272)  (1727 272)  Enable bit of Mux _out_links/OutMux3_0 => wire_io_cluster/io_0/D_IN_0 span4_horz_24
 (3 1)  (1729 273)  (1729 273)  IO control bit: GIORIGHT0_REN_1

 (17 2)  (1743 274)  (1743 274)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (1743 275)  (1743 275)  IOB_0 IO Functioning bit
 (17 5)  (1743 277)  (1743 277)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (1728 278)  (1728 278)  IO control bit: GIORIGHT0_REN_0

 (13 7)  (1739 279)  (1739 279)  routing T_33_17.span4_horz_37 <X> T_33_17.span4_vert_b_2
 (3 9)  (1729 281)  (1729 281)  IO control bit: GIORIGHT0_IE_0



IO_Tile_0_16

 (3 1)  (14 257)  (14 257)  IO control bit: GIOLEFT1_REN_1

 (17 1)  (0 257)  (0 257)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (5 2)  (12 258)  (12 258)  routing T_0_16.span4_vert_b_11 <X> T_0_16.lc_trk_g0_3
 (7 2)  (10 258)  (10 258)  Enable bit of Mux _local_links/g0_mux_3 => span4_vert_b_11 lc_trk_g0_3
 (8 2)  (9 258)  (9 258)  routing T_0_16.span4_vert_b_11 <X> T_0_16.lc_trk_g0_3
 (17 3)  (0 259)  (0 259)  IOB_0 IO Functioning bit
 (17 5)  (0 261)  (0 261)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 262)  (15 262)  IO control bit: GIOLEFT1_REN_0

 (3 9)  (14 265)  (14 265)  IO control bit: GIOLEFT1_IE_0

 (16 10)  (1 266)  (1 266)  IOB_1 IO Functioning bit
 (12 11)  (5 267)  (5 267)  routing T_0_16.lc_trk_g0_3 <X> T_0_16.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 267)  (4 267)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 269)  (0 269)  IOB_1 IO Functioning bit
 (16 14)  (1 270)  (1 270)  IOB_1 IO Functioning bit


LogicTile_4_16

 (3 5)  (183 261)  (183 261)  routing T_4_16.sp12_h_l_23 <X> T_4_16.sp12_h_r_0


RAM_Tile_8_16

 (2 8)  (398 264)  (398 264)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_r_20


LogicTile_11_16

 (4 4)  (550 260)  (550 260)  routing T_11_16.sp4_h_l_44 <X> T_11_16.sp4_v_b_3
 (6 4)  (552 260)  (552 260)  routing T_11_16.sp4_h_l_44 <X> T_11_16.sp4_v_b_3
 (5 5)  (551 261)  (551 261)  routing T_11_16.sp4_h_l_44 <X> T_11_16.sp4_v_b_3


LogicTile_13_16

 (3 0)  (657 256)  (657 256)  routing T_13_16.sp12_v_t_23 <X> T_13_16.sp12_v_b_0
 (14 0)  (668 256)  (668 256)  routing T_13_16.sp4_v_b_8 <X> T_13_16.lc_trk_g0_0
 (21 0)  (675 256)  (675 256)  routing T_13_16.wire_logic_cluster/lc_3/out <X> T_13_16.lc_trk_g0_3
 (22 0)  (676 256)  (676 256)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (29 0)  (683 256)  (683 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (686 256)  (686 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (687 256)  (687 256)  routing T_13_16.lc_trk_g3_0 <X> T_13_16.wire_logic_cluster/lc_0/in_3
 (34 0)  (688 256)  (688 256)  routing T_13_16.lc_trk_g3_0 <X> T_13_16.wire_logic_cluster/lc_0/in_3
 (41 0)  (695 256)  (695 256)  LC_0 Logic Functioning bit
 (43 0)  (697 256)  (697 256)  LC_0 Logic Functioning bit
 (14 1)  (668 257)  (668 257)  routing T_13_16.sp4_v_b_8 <X> T_13_16.lc_trk_g0_0
 (16 1)  (670 257)  (670 257)  routing T_13_16.sp4_v_b_8 <X> T_13_16.lc_trk_g0_0
 (17 1)  (671 257)  (671 257)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_8 lc_trk_g0_0
 (26 1)  (680 257)  (680 257)  routing T_13_16.lc_trk_g2_2 <X> T_13_16.wire_logic_cluster/lc_0/in_0
 (28 1)  (682 257)  (682 257)  routing T_13_16.lc_trk_g2_2 <X> T_13_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 257)  (683 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (30 1)  (684 257)  (684 257)  routing T_13_16.lc_trk_g0_3 <X> T_13_16.wire_logic_cluster/lc_0/in_1
 (0 2)  (654 258)  (654 258)  routing T_13_16.glb_netwk_6 <X> T_13_16.wire_logic_cluster/lc_7/clk
 (1 2)  (655 258)  (655 258)  routing T_13_16.glb_netwk_6 <X> T_13_16.wire_logic_cluster/lc_7/clk
 (2 2)  (656 258)  (656 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (32 4)  (686 260)  (686 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (36 4)  (690 260)  (690 260)  LC_2 Logic Functioning bit
 (38 4)  (692 260)  (692 260)  LC_2 Logic Functioning bit
 (45 4)  (699 260)  (699 260)  LC_2 Logic Functioning bit
 (27 5)  (681 261)  (681 261)  routing T_13_16.lc_trk_g3_1 <X> T_13_16.wire_logic_cluster/lc_2/in_0
 (28 5)  (682 261)  (682 261)  routing T_13_16.lc_trk_g3_1 <X> T_13_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 261)  (683 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (31 5)  (685 261)  (685 261)  routing T_13_16.lc_trk_g0_3 <X> T_13_16.wire_logic_cluster/lc_2/in_3
 (37 5)  (691 261)  (691 261)  LC_2 Logic Functioning bit
 (39 5)  (693 261)  (693 261)  LC_2 Logic Functioning bit
 (15 6)  (669 262)  (669 262)  routing T_13_16.sp12_h_r_5 <X> T_13_16.lc_trk_g1_5
 (17 6)  (671 262)  (671 262)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_5 lc_trk_g1_5
 (18 6)  (672 262)  (672 262)  routing T_13_16.sp12_h_r_5 <X> T_13_16.lc_trk_g1_5
 (27 6)  (681 262)  (681 262)  routing T_13_16.lc_trk_g3_1 <X> T_13_16.wire_logic_cluster/lc_3/in_1
 (28 6)  (682 262)  (682 262)  routing T_13_16.lc_trk_g3_1 <X> T_13_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 262)  (683 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (685 262)  (685 262)  routing T_13_16.lc_trk_g1_5 <X> T_13_16.wire_logic_cluster/lc_3/in_3
 (32 6)  (686 262)  (686 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (688 262)  (688 262)  routing T_13_16.lc_trk_g1_5 <X> T_13_16.wire_logic_cluster/lc_3/in_3
 (36 6)  (690 262)  (690 262)  LC_3 Logic Functioning bit
 (38 6)  (692 262)  (692 262)  LC_3 Logic Functioning bit
 (45 6)  (699 262)  (699 262)  LC_3 Logic Functioning bit
 (18 7)  (672 263)  (672 263)  routing T_13_16.sp12_h_r_5 <X> T_13_16.lc_trk_g1_5
 (36 7)  (690 263)  (690 263)  LC_3 Logic Functioning bit
 (38 7)  (692 263)  (692 263)  LC_3 Logic Functioning bit
 (15 8)  (669 264)  (669 264)  routing T_13_16.rgt_op_1 <X> T_13_16.lc_trk_g2_1
 (17 8)  (671 264)  (671 264)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (672 264)  (672 264)  routing T_13_16.rgt_op_1 <X> T_13_16.lc_trk_g2_1
 (25 8)  (679 264)  (679 264)  routing T_13_16.wire_logic_cluster/lc_2/out <X> T_13_16.lc_trk_g2_2
 (14 9)  (668 265)  (668 265)  routing T_13_16.sp12_v_b_16 <X> T_13_16.lc_trk_g2_0
 (16 9)  (670 265)  (670 265)  routing T_13_16.sp12_v_b_16 <X> T_13_16.lc_trk_g2_0
 (17 9)  (671 265)  (671 265)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_16 lc_trk_g2_0
 (22 9)  (676 265)  (676 265)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (22 10)  (676 266)  (676 266)  Enable bit of Mux _local_links/g2_mux_7 => tnr_op_7 lc_trk_g2_7
 (24 10)  (678 266)  (678 266)  routing T_13_16.tnr_op_7 <X> T_13_16.lc_trk_g2_7
 (17 12)  (671 268)  (671 268)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (28 12)  (682 268)  (682 268)  routing T_13_16.lc_trk_g2_1 <X> T_13_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 268)  (683 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (685 268)  (685 268)  routing T_13_16.lc_trk_g3_4 <X> T_13_16.wire_logic_cluster/lc_6/in_3
 (32 12)  (686 268)  (686 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (687 268)  (687 268)  routing T_13_16.lc_trk_g3_4 <X> T_13_16.wire_logic_cluster/lc_6/in_3
 (34 12)  (688 268)  (688 268)  routing T_13_16.lc_trk_g3_4 <X> T_13_16.wire_logic_cluster/lc_6/in_3
 (36 12)  (690 268)  (690 268)  LC_6 Logic Functioning bit
 (38 12)  (692 268)  (692 268)  LC_6 Logic Functioning bit
 (40 12)  (694 268)  (694 268)  LC_6 Logic Functioning bit
 (41 12)  (695 268)  (695 268)  LC_6 Logic Functioning bit
 (42 12)  (696 268)  (696 268)  LC_6 Logic Functioning bit
 (43 12)  (697 268)  (697 268)  LC_6 Logic Functioning bit
 (15 13)  (669 269)  (669 269)  routing T_13_16.sp4_v_t_29 <X> T_13_16.lc_trk_g3_0
 (16 13)  (670 269)  (670 269)  routing T_13_16.sp4_v_t_29 <X> T_13_16.lc_trk_g3_0
 (17 13)  (671 269)  (671 269)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (29 13)  (683 269)  (683 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (36 13)  (690 269)  (690 269)  LC_6 Logic Functioning bit
 (38 13)  (692 269)  (692 269)  LC_6 Logic Functioning bit
 (41 13)  (695 269)  (695 269)  LC_6 Logic Functioning bit
 (43 13)  (697 269)  (697 269)  LC_6 Logic Functioning bit
 (28 14)  (682 270)  (682 270)  routing T_13_16.lc_trk_g2_0 <X> T_13_16.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 270)  (683 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (686 270)  (686 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (687 270)  (687 270)  routing T_13_16.lc_trk_g3_1 <X> T_13_16.wire_logic_cluster/lc_7/in_3
 (34 14)  (688 270)  (688 270)  routing T_13_16.lc_trk_g3_1 <X> T_13_16.wire_logic_cluster/lc_7/in_3
 (35 14)  (689 270)  (689 270)  routing T_13_16.lc_trk_g2_7 <X> T_13_16.input_2_7
 (38 14)  (692 270)  (692 270)  LC_7 Logic Functioning bit
 (39 14)  (693 270)  (693 270)  LC_7 Logic Functioning bit
 (45 14)  (699 270)  (699 270)  LC_7 Logic Functioning bit
 (52 14)  (706 270)  (706 270)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (14 15)  (668 271)  (668 271)  routing T_13_16.sp4_h_l_17 <X> T_13_16.lc_trk_g3_4
 (15 15)  (669 271)  (669 271)  routing T_13_16.sp4_h_l_17 <X> T_13_16.lc_trk_g3_4
 (16 15)  (670 271)  (670 271)  routing T_13_16.sp4_h_l_17 <X> T_13_16.lc_trk_g3_4
 (17 15)  (671 271)  (671 271)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4
 (27 15)  (681 271)  (681 271)  routing T_13_16.lc_trk_g3_0 <X> T_13_16.wire_logic_cluster/lc_7/in_0
 (28 15)  (682 271)  (682 271)  routing T_13_16.lc_trk_g3_0 <X> T_13_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 271)  (683 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (32 15)  (686 271)  (686 271)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (687 271)  (687 271)  routing T_13_16.lc_trk_g2_7 <X> T_13_16.input_2_7
 (35 15)  (689 271)  (689 271)  routing T_13_16.lc_trk_g2_7 <X> T_13_16.input_2_7
 (39 15)  (693 271)  (693 271)  LC_7 Logic Functioning bit


LogicTile_14_16

 (5 0)  (713 256)  (713 256)  routing T_14_16.sp4_v_t_37 <X> T_14_16.sp4_h_r_0
 (31 0)  (739 256)  (739 256)  routing T_14_16.lc_trk_g3_6 <X> T_14_16.wire_logic_cluster/lc_0/in_3
 (32 0)  (740 256)  (740 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (741 256)  (741 256)  routing T_14_16.lc_trk_g3_6 <X> T_14_16.wire_logic_cluster/lc_0/in_3
 (34 0)  (742 256)  (742 256)  routing T_14_16.lc_trk_g3_6 <X> T_14_16.wire_logic_cluster/lc_0/in_3
 (35 0)  (743 256)  (743 256)  routing T_14_16.lc_trk_g2_4 <X> T_14_16.input_2_0
 (42 0)  (750 256)  (750 256)  LC_0 Logic Functioning bit
 (45 0)  (753 256)  (753 256)  LC_0 Logic Functioning bit
 (52 0)  (760 256)  (760 256)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (22 1)  (730 257)  (730 257)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (732 257)  (732 257)  routing T_14_16.bot_op_2 <X> T_14_16.lc_trk_g0_2
 (27 1)  (735 257)  (735 257)  routing T_14_16.lc_trk_g1_1 <X> T_14_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 257)  (737 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_1 wire_logic_cluster/lc_0/in_0
 (31 1)  (739 257)  (739 257)  routing T_14_16.lc_trk_g3_6 <X> T_14_16.wire_logic_cluster/lc_0/in_3
 (32 1)  (740 257)  (740 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (741 257)  (741 257)  routing T_14_16.lc_trk_g2_4 <X> T_14_16.input_2_0
 (43 1)  (751 257)  (751 257)  LC_0 Logic Functioning bit
 (44 1)  (752 257)  (752 257)  LC_0 Logic Functioning bit
 (0 2)  (708 258)  (708 258)  routing T_14_16.glb_netwk_6 <X> T_14_16.wire_logic_cluster/lc_7/clk
 (1 2)  (709 258)  (709 258)  routing T_14_16.glb_netwk_6 <X> T_14_16.wire_logic_cluster/lc_7/clk
 (2 2)  (710 258)  (710 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (722 258)  (722 258)  routing T_14_16.bnr_op_4 <X> T_14_16.lc_trk_g0_4
 (28 2)  (736 258)  (736 258)  routing T_14_16.lc_trk_g2_2 <X> T_14_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 258)  (737 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (739 258)  (739 258)  routing T_14_16.lc_trk_g2_4 <X> T_14_16.wire_logic_cluster/lc_1/in_3
 (32 2)  (740 258)  (740 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (741 258)  (741 258)  routing T_14_16.lc_trk_g2_4 <X> T_14_16.wire_logic_cluster/lc_1/in_3
 (36 2)  (744 258)  (744 258)  LC_1 Logic Functioning bit
 (38 2)  (746 258)  (746 258)  LC_1 Logic Functioning bit
 (40 2)  (748 258)  (748 258)  LC_1 Logic Functioning bit
 (42 2)  (750 258)  (750 258)  LC_1 Logic Functioning bit
 (14 3)  (722 259)  (722 259)  routing T_14_16.bnr_op_4 <X> T_14_16.lc_trk_g0_4
 (17 3)  (725 259)  (725 259)  Enable bit of Mux _local_links/g0_mux_4 => bnr_op_4 lc_trk_g0_4
 (27 3)  (735 259)  (735 259)  routing T_14_16.lc_trk_g3_0 <X> T_14_16.wire_logic_cluster/lc_1/in_0
 (28 3)  (736 259)  (736 259)  routing T_14_16.lc_trk_g3_0 <X> T_14_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 259)  (737 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (30 3)  (738 259)  (738 259)  routing T_14_16.lc_trk_g2_2 <X> T_14_16.wire_logic_cluster/lc_1/in_1
 (36 3)  (744 259)  (744 259)  LC_1 Logic Functioning bit
 (37 3)  (745 259)  (745 259)  LC_1 Logic Functioning bit
 (38 3)  (746 259)  (746 259)  LC_1 Logic Functioning bit
 (39 3)  (747 259)  (747 259)  LC_1 Logic Functioning bit
 (40 3)  (748 259)  (748 259)  LC_1 Logic Functioning bit
 (42 3)  (750 259)  (750 259)  LC_1 Logic Functioning bit
 (0 4)  (708 260)  (708 260)  routing T_14_16.lc_trk_g3_3 <X> T_14_16.wire_logic_cluster/lc_7/cen
 (1 4)  (709 260)  (709 260)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (17 4)  (725 260)  (725 260)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_1 lc_trk_g1_1
 (0 5)  (708 261)  (708 261)  routing T_14_16.lc_trk_g3_3 <X> T_14_16.wire_logic_cluster/lc_7/cen
 (1 5)  (709 261)  (709 261)  routing T_14_16.lc_trk_g3_3 <X> T_14_16.wire_logic_cluster/lc_7/cen
 (29 6)  (737 262)  (737 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (739 262)  (739 262)  routing T_14_16.lc_trk_g0_4 <X> T_14_16.wire_logic_cluster/lc_3/in_3
 (32 6)  (740 262)  (740 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (744 262)  (744 262)  LC_3 Logic Functioning bit
 (37 6)  (745 262)  (745 262)  LC_3 Logic Functioning bit
 (38 6)  (746 262)  (746 262)  LC_3 Logic Functioning bit
 (39 6)  (747 262)  (747 262)  LC_3 Logic Functioning bit
 (41 6)  (749 262)  (749 262)  LC_3 Logic Functioning bit
 (43 6)  (751 262)  (751 262)  LC_3 Logic Functioning bit
 (28 7)  (736 263)  (736 263)  routing T_14_16.lc_trk_g2_1 <X> T_14_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 263)  (737 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (738 263)  (738 263)  routing T_14_16.lc_trk_g0_2 <X> T_14_16.wire_logic_cluster/lc_3/in_1
 (36 7)  (744 263)  (744 263)  LC_3 Logic Functioning bit
 (38 7)  (746 263)  (746 263)  LC_3 Logic Functioning bit
 (41 7)  (749 263)  (749 263)  LC_3 Logic Functioning bit
 (43 7)  (751 263)  (751 263)  LC_3 Logic Functioning bit
 (15 8)  (723 264)  (723 264)  routing T_14_16.sp4_h_r_33 <X> T_14_16.lc_trk_g2_1
 (16 8)  (724 264)  (724 264)  routing T_14_16.sp4_h_r_33 <X> T_14_16.lc_trk_g2_1
 (17 8)  (725 264)  (725 264)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (726 264)  (726 264)  routing T_14_16.sp4_h_r_33 <X> T_14_16.lc_trk_g2_1
 (25 8)  (733 264)  (733 264)  routing T_14_16.sp4_v_b_26 <X> T_14_16.lc_trk_g2_2
 (22 9)  (730 265)  (730 265)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (731 265)  (731 265)  routing T_14_16.sp4_v_b_26 <X> T_14_16.lc_trk_g2_2
 (14 11)  (722 267)  (722 267)  routing T_14_16.sp4_h_l_17 <X> T_14_16.lc_trk_g2_4
 (15 11)  (723 267)  (723 267)  routing T_14_16.sp4_h_l_17 <X> T_14_16.lc_trk_g2_4
 (16 11)  (724 267)  (724 267)  routing T_14_16.sp4_h_l_17 <X> T_14_16.lc_trk_g2_4
 (17 11)  (725 267)  (725 267)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (21 12)  (729 268)  (729 268)  routing T_14_16.sp4_h_r_43 <X> T_14_16.lc_trk_g3_3
 (22 12)  (730 268)  (730 268)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (731 268)  (731 268)  routing T_14_16.sp4_h_r_43 <X> T_14_16.lc_trk_g3_3
 (24 12)  (732 268)  (732 268)  routing T_14_16.sp4_h_r_43 <X> T_14_16.lc_trk_g3_3
 (10 13)  (718 269)  (718 269)  routing T_14_16.sp4_h_r_5 <X> T_14_16.sp4_v_b_10
 (17 13)  (725 269)  (725 269)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (21 13)  (729 269)  (729 269)  routing T_14_16.sp4_h_r_43 <X> T_14_16.lc_trk_g3_3
 (0 14)  (708 270)  (708 270)  routing T_14_16.glb_netwk_4 <X> T_14_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (709 270)  (709 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (25 14)  (733 270)  (733 270)  routing T_14_16.sp4_v_b_30 <X> T_14_16.lc_trk_g3_6
 (22 15)  (730 271)  (730 271)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_30 lc_trk_g3_6
 (23 15)  (731 271)  (731 271)  routing T_14_16.sp4_v_b_30 <X> T_14_16.lc_trk_g3_6


LogicTile_15_16

 (26 0)  (788 256)  (788 256)  routing T_15_16.lc_trk_g3_5 <X> T_15_16.wire_logic_cluster/lc_0/in_0
 (27 0)  (789 256)  (789 256)  routing T_15_16.lc_trk_g3_2 <X> T_15_16.wire_logic_cluster/lc_0/in_1
 (28 0)  (790 256)  (790 256)  routing T_15_16.lc_trk_g3_2 <X> T_15_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 256)  (791 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (793 256)  (793 256)  routing T_15_16.lc_trk_g0_5 <X> T_15_16.wire_logic_cluster/lc_0/in_3
 (32 0)  (794 256)  (794 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (45 0)  (807 256)  (807 256)  LC_0 Logic Functioning bit
 (46 0)  (808 256)  (808 256)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (53 0)  (815 256)  (815 256)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (27 1)  (789 257)  (789 257)  routing T_15_16.lc_trk_g3_5 <X> T_15_16.wire_logic_cluster/lc_0/in_0
 (28 1)  (790 257)  (790 257)  routing T_15_16.lc_trk_g3_5 <X> T_15_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 257)  (791 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (792 257)  (792 257)  routing T_15_16.lc_trk_g3_2 <X> T_15_16.wire_logic_cluster/lc_0/in_1
 (37 1)  (799 257)  (799 257)  LC_0 Logic Functioning bit
 (39 1)  (801 257)  (801 257)  LC_0 Logic Functioning bit
 (51 1)  (813 257)  (813 257)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (53 1)  (815 257)  (815 257)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (762 258)  (762 258)  routing T_15_16.glb_netwk_6 <X> T_15_16.wire_logic_cluster/lc_7/clk
 (1 2)  (763 258)  (763 258)  routing T_15_16.glb_netwk_6 <X> T_15_16.wire_logic_cluster/lc_7/clk
 (2 2)  (764 258)  (764 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (777 258)  (777 258)  routing T_15_16.sp4_v_b_21 <X> T_15_16.lc_trk_g0_5
 (16 2)  (778 258)  (778 258)  routing T_15_16.sp4_v_b_21 <X> T_15_16.lc_trk_g0_5
 (17 2)  (779 258)  (779 258)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_21 lc_trk_g0_5
 (0 4)  (762 260)  (762 260)  routing T_15_16.lc_trk_g2_2 <X> T_15_16.wire_logic_cluster/lc_7/cen
 (1 4)  (763 260)  (763 260)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (1 5)  (763 261)  (763 261)  routing T_15_16.lc_trk_g2_2 <X> T_15_16.wire_logic_cluster/lc_7/cen
 (9 6)  (771 262)  (771 262)  routing T_15_16.sp4_v_b_4 <X> T_15_16.sp4_h_l_41
 (25 8)  (787 264)  (787 264)  routing T_15_16.sp4_v_t_23 <X> T_15_16.lc_trk_g2_2
 (22 9)  (784 265)  (784 265)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (785 265)  (785 265)  routing T_15_16.sp4_v_t_23 <X> T_15_16.lc_trk_g2_2
 (25 9)  (787 265)  (787 265)  routing T_15_16.sp4_v_t_23 <X> T_15_16.lc_trk_g2_2
 (5 10)  (767 266)  (767 266)  routing T_15_16.sp4_v_b_6 <X> T_15_16.sp4_h_l_43
 (22 13)  (784 269)  (784 269)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (0 14)  (762 270)  (762 270)  routing T_15_16.glb_netwk_4 <X> T_15_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (763 270)  (763 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (16 14)  (778 270)  (778 270)  routing T_15_16.sp4_v_b_37 <X> T_15_16.lc_trk_g3_5
 (17 14)  (779 270)  (779 270)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (780 270)  (780 270)  routing T_15_16.sp4_v_b_37 <X> T_15_16.lc_trk_g3_5
 (18 15)  (780 271)  (780 271)  routing T_15_16.sp4_v_b_37 <X> T_15_16.lc_trk_g3_5


LogicTile_16_16

 (31 0)  (847 256)  (847 256)  routing T_16_16.lc_trk_g3_6 <X> T_16_16.wire_logic_cluster/lc_0/in_3
 (32 0)  (848 256)  (848 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (849 256)  (849 256)  routing T_16_16.lc_trk_g3_6 <X> T_16_16.wire_logic_cluster/lc_0/in_3
 (34 0)  (850 256)  (850 256)  routing T_16_16.lc_trk_g3_6 <X> T_16_16.wire_logic_cluster/lc_0/in_3
 (36 0)  (852 256)  (852 256)  LC_0 Logic Functioning bit
 (38 0)  (854 256)  (854 256)  LC_0 Logic Functioning bit
 (45 0)  (861 256)  (861 256)  LC_0 Logic Functioning bit
 (26 1)  (842 257)  (842 257)  routing T_16_16.lc_trk_g3_3 <X> T_16_16.wire_logic_cluster/lc_0/in_0
 (27 1)  (843 257)  (843 257)  routing T_16_16.lc_trk_g3_3 <X> T_16_16.wire_logic_cluster/lc_0/in_0
 (28 1)  (844 257)  (844 257)  routing T_16_16.lc_trk_g3_3 <X> T_16_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 257)  (845 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (31 1)  (847 257)  (847 257)  routing T_16_16.lc_trk_g3_6 <X> T_16_16.wire_logic_cluster/lc_0/in_3
 (37 1)  (853 257)  (853 257)  LC_0 Logic Functioning bit
 (39 1)  (855 257)  (855 257)  LC_0 Logic Functioning bit
 (0 2)  (816 258)  (816 258)  routing T_16_16.glb_netwk_6 <X> T_16_16.wire_logic_cluster/lc_7/clk
 (1 2)  (817 258)  (817 258)  routing T_16_16.glb_netwk_6 <X> T_16_16.wire_logic_cluster/lc_7/clk
 (2 2)  (818 258)  (818 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (27 2)  (843 258)  (843 258)  routing T_16_16.lc_trk_g3_3 <X> T_16_16.wire_logic_cluster/lc_1/in_1
 (28 2)  (844 258)  (844 258)  routing T_16_16.lc_trk_g3_3 <X> T_16_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 258)  (845 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (847 258)  (847 258)  routing T_16_16.lc_trk_g2_6 <X> T_16_16.wire_logic_cluster/lc_1/in_3
 (32 2)  (848 258)  (848 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (849 258)  (849 258)  routing T_16_16.lc_trk_g2_6 <X> T_16_16.wire_logic_cluster/lc_1/in_3
 (36 2)  (852 258)  (852 258)  LC_1 Logic Functioning bit
 (38 2)  (854 258)  (854 258)  LC_1 Logic Functioning bit
 (45 2)  (861 258)  (861 258)  LC_1 Logic Functioning bit
 (47 2)  (863 258)  (863 258)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (30 3)  (846 259)  (846 259)  routing T_16_16.lc_trk_g3_3 <X> T_16_16.wire_logic_cluster/lc_1/in_1
 (31 3)  (847 259)  (847 259)  routing T_16_16.lc_trk_g2_6 <X> T_16_16.wire_logic_cluster/lc_1/in_3
 (36 3)  (852 259)  (852 259)  LC_1 Logic Functioning bit
 (38 3)  (854 259)  (854 259)  LC_1 Logic Functioning bit
 (14 4)  (830 260)  (830 260)  routing T_16_16.wire_logic_cluster/lc_0/out <X> T_16_16.lc_trk_g1_0
 (5 5)  (821 261)  (821 261)  routing T_16_16.sp4_h_r_3 <X> T_16_16.sp4_v_b_3
 (17 5)  (833 261)  (833 261)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (10 6)  (826 262)  (826 262)  routing T_16_16.sp4_v_b_11 <X> T_16_16.sp4_h_l_41
 (3 7)  (819 263)  (819 263)  routing T_16_16.sp12_h_l_23 <X> T_16_16.sp12_v_t_23
 (12 8)  (828 264)  (828 264)  routing T_16_16.sp4_v_b_8 <X> T_16_16.sp4_h_r_8
 (11 9)  (827 265)  (827 265)  routing T_16_16.sp4_v_b_8 <X> T_16_16.sp4_h_r_8
 (13 10)  (829 266)  (829 266)  routing T_16_16.sp4_v_b_8 <X> T_16_16.sp4_v_t_45
 (25 10)  (841 266)  (841 266)  routing T_16_16.wire_logic_cluster/lc_6/out <X> T_16_16.lc_trk_g2_6
 (22 11)  (838 267)  (838 267)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (21 12)  (837 268)  (837 268)  routing T_16_16.sp12_v_t_0 <X> T_16_16.lc_trk_g3_3
 (22 12)  (838 268)  (838 268)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_t_0 lc_trk_g3_3
 (24 12)  (840 268)  (840 268)  routing T_16_16.sp12_v_t_0 <X> T_16_16.lc_trk_g3_3
 (32 12)  (848 268)  (848 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (850 268)  (850 268)  routing T_16_16.lc_trk_g1_0 <X> T_16_16.wire_logic_cluster/lc_6/in_3
 (36 12)  (852 268)  (852 268)  LC_6 Logic Functioning bit
 (38 12)  (854 268)  (854 268)  LC_6 Logic Functioning bit
 (45 12)  (861 268)  (861 268)  LC_6 Logic Functioning bit
 (21 13)  (837 269)  (837 269)  routing T_16_16.sp12_v_t_0 <X> T_16_16.lc_trk_g3_3
 (26 13)  (842 269)  (842 269)  routing T_16_16.lc_trk_g3_3 <X> T_16_16.wire_logic_cluster/lc_6/in_0
 (27 13)  (843 269)  (843 269)  routing T_16_16.lc_trk_g3_3 <X> T_16_16.wire_logic_cluster/lc_6/in_0
 (28 13)  (844 269)  (844 269)  routing T_16_16.lc_trk_g3_3 <X> T_16_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 269)  (845 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (37 13)  (853 269)  (853 269)  LC_6 Logic Functioning bit
 (39 13)  (855 269)  (855 269)  LC_6 Logic Functioning bit
 (4 15)  (820 271)  (820 271)  routing T_16_16.sp4_v_b_4 <X> T_16_16.sp4_h_l_44
 (22 15)  (838 271)  (838 271)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_t_21 lc_trk_g3_6
 (23 15)  (839 271)  (839 271)  routing T_16_16.sp12_v_t_21 <X> T_16_16.lc_trk_g3_6
 (25 15)  (841 271)  (841 271)  routing T_16_16.sp12_v_t_21 <X> T_16_16.lc_trk_g3_6


LogicTile_17_16

 (0 0)  (874 256)  (874 256)  Negative Clock bit

 (6 0)  (880 256)  (880 256)  routing T_17_16.sp4_h_r_7 <X> T_17_16.sp4_v_b_0
 (19 0)  (893 256)  (893 256)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_t_0 sp4_v_b_13
 (2 2)  (876 258)  (876 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (17 2)  (891 258)  (891 258)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (25 2)  (899 258)  (899 258)  routing T_17_16.sp4_h_r_14 <X> T_17_16.lc_trk_g0_6
 (0 3)  (874 259)  (874 259)  routing T_17_16.glb_netwk_1 <X> T_17_16.wire_logic_cluster/lc_7/clk
 (18 3)  (892 259)  (892 259)  routing T_17_16.sp4_r_v_b_29 <X> T_17_16.lc_trk_g0_5
 (22 3)  (896 259)  (896 259)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (897 259)  (897 259)  routing T_17_16.sp4_h_r_14 <X> T_17_16.lc_trk_g0_6
 (24 3)  (898 259)  (898 259)  routing T_17_16.sp4_h_r_14 <X> T_17_16.lc_trk_g0_6
 (5 5)  (879 261)  (879 261)  routing T_17_16.sp4_h_r_3 <X> T_17_16.sp4_v_b_3
 (9 7)  (883 263)  (883 263)  routing T_17_16.sp4_v_b_8 <X> T_17_16.sp4_v_t_41
 (10 7)  (884 263)  (884 263)  routing T_17_16.sp4_v_b_8 <X> T_17_16.sp4_v_t_41
 (15 10)  (889 266)  (889 266)  routing T_17_16.sp4_h_l_24 <X> T_17_16.lc_trk_g2_5
 (16 10)  (890 266)  (890 266)  routing T_17_16.sp4_h_l_24 <X> T_17_16.lc_trk_g2_5
 (17 10)  (891 266)  (891 266)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_24 lc_trk_g2_5
 (18 10)  (892 266)  (892 266)  routing T_17_16.sp4_h_l_24 <X> T_17_16.lc_trk_g2_5
 (22 12)  (896 268)  (896 268)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (21 13)  (895 269)  (895 269)  routing T_17_16.sp4_r_v_b_43 <X> T_17_16.lc_trk_g3_3
 (0 14)  (874 270)  (874 270)  routing T_17_16.glb_netwk_4 <X> T_17_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 270)  (875 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (26 14)  (900 270)  (900 270)  routing T_17_16.lc_trk_g2_5 <X> T_17_16.wire_logic_cluster/lc_7/in_0
 (27 14)  (901 270)  (901 270)  routing T_17_16.lc_trk_g3_3 <X> T_17_16.wire_logic_cluster/lc_7/in_1
 (28 14)  (902 270)  (902 270)  routing T_17_16.lc_trk_g3_3 <X> T_17_16.wire_logic_cluster/lc_7/in_1
 (29 14)  (903 270)  (903 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (905 270)  (905 270)  routing T_17_16.lc_trk_g0_6 <X> T_17_16.wire_logic_cluster/lc_7/in_3
 (32 14)  (906 270)  (906 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (35 14)  (909 270)  (909 270)  routing T_17_16.lc_trk_g0_5 <X> T_17_16.input_2_7
 (36 14)  (910 270)  (910 270)  LC_7 Logic Functioning bit
 (37 14)  (911 270)  (911 270)  LC_7 Logic Functioning bit
 (39 14)  (913 270)  (913 270)  LC_7 Logic Functioning bit
 (43 14)  (917 270)  (917 270)  LC_7 Logic Functioning bit
 (45 14)  (919 270)  (919 270)  LC_7 Logic Functioning bit
 (28 15)  (902 271)  (902 271)  routing T_17_16.lc_trk_g2_5 <X> T_17_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (903 271)  (903 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (904 271)  (904 271)  routing T_17_16.lc_trk_g3_3 <X> T_17_16.wire_logic_cluster/lc_7/in_1
 (31 15)  (905 271)  (905 271)  routing T_17_16.lc_trk_g0_6 <X> T_17_16.wire_logic_cluster/lc_7/in_3
 (32 15)  (906 271)  (906 271)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_5 input_2_7
 (36 15)  (910 271)  (910 271)  LC_7 Logic Functioning bit
 (38 15)  (912 271)  (912 271)  LC_7 Logic Functioning bit
 (46 15)  (920 271)  (920 271)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_18_16

 (2 4)  (930 260)  (930 260)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (19 6)  (947 262)  (947 262)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19
 (10 15)  (938 271)  (938 271)  routing T_18_16.sp4_h_l_40 <X> T_18_16.sp4_v_t_47
 (19 15)  (947 271)  (947 271)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_19_16

 (8 1)  (990 257)  (990 257)  routing T_19_16.sp4_h_r_1 <X> T_19_16.sp4_v_b_1
 (8 5)  (990 261)  (990 261)  routing T_19_16.sp4_h_r_4 <X> T_19_16.sp4_v_b_4


LogicTile_20_16

 (10 3)  (1046 259)  (1046 259)  routing T_20_16.sp4_h_l_45 <X> T_20_16.sp4_v_t_36
 (19 13)  (1055 269)  (1055 269)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_22_16

 (19 10)  (1163 266)  (1163 266)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23


LogicTile_23_16

 (9 6)  (1207 262)  (1207 262)  routing T_23_16.sp4_h_r_1 <X> T_23_16.sp4_h_l_41
 (10 6)  (1208 262)  (1208 262)  routing T_23_16.sp4_h_r_1 <X> T_23_16.sp4_h_l_41


LogicTile_24_16

 (3 2)  (1255 258)  (1255 258)  routing T_24_16.sp12_h_r_0 <X> T_24_16.sp12_h_l_23
 (3 3)  (1255 259)  (1255 259)  routing T_24_16.sp12_h_r_0 <X> T_24_16.sp12_h_l_23
 (19 13)  (1271 269)  (1271 269)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_28_16

 (3 2)  (1459 258)  (1459 258)  routing T_28_16.sp12_v_t_23 <X> T_28_16.sp12_h_l_23


LogicTile_32_16

 (3 2)  (1675 258)  (1675 258)  routing T_32_16.sp12_v_t_23 <X> T_32_16.sp12_h_l_23


IO_Tile_33_16

 (3 1)  (1729 257)  (1729 257)  IO control bit: GIORIGHT1_REN_1

 (17 3)  (1743 259)  (1743 259)  IOB_0 IO Functioning bit
 (14 4)  (1740 260)  (1740 260)  routing T_33_16.lc_trk_g1_6 <X> T_33_16.wire_gbuf/in
 (15 4)  (1741 260)  (1741 260)  Enable bit of Mux _fablink/Mux => lc_trk_g1_6 wire_gbuf/in
 (14 5)  (1740 261)  (1740 261)  routing T_33_16.lc_trk_g1_6 <X> T_33_16.wire_gbuf/in
 (15 5)  (1741 261)  (1741 261)  routing T_33_16.lc_trk_g1_6 <X> T_33_16.wire_gbuf/in
 (17 5)  (1743 261)  (1743 261)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (1728 262)  (1728 262)  IO control bit: GIORIGHT1_REN_0

 (3 9)  (1729 265)  (1729 265)  IO control bit: GIORIGHT1_IE_0

 (4 15)  (1730 271)  (1730 271)  routing T_33_16.span4_vert_b_6 <X> T_33_16.lc_trk_g1_6
 (5 15)  (1731 271)  (1731 271)  routing T_33_16.span4_vert_b_6 <X> T_33_16.lc_trk_g1_6
 (7 15)  (1733 271)  (1733 271)  Enable bit of Mux _local_links/g1_mux_6 => span4_vert_b_6 lc_trk_g1_6


IO_Tile_0_15

 (3 1)  (14 241)  (14 241)  IO control bit: BIOLEFT_REN_1

 (2 6)  (15 246)  (15 246)  IO control bit: BIOLEFT_REN_0



LogicTile_4_15

 (3 4)  (183 244)  (183 244)  routing T_4_15.sp12_v_t_23 <X> T_4_15.sp12_h_r_0


LogicTile_7_15

 (3 4)  (345 244)  (345 244)  routing T_7_15.sp12_v_b_0 <X> T_7_15.sp12_h_r_0
 (3 5)  (345 245)  (345 245)  routing T_7_15.sp12_v_b_0 <X> T_7_15.sp12_h_r_0


LogicTile_11_15

 (2 0)  (548 240)  (548 240)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (3 4)  (549 244)  (549 244)  routing T_11_15.sp12_v_t_23 <X> T_11_15.sp12_h_r_0


LogicTile_12_15

 (3 0)  (603 240)  (603 240)  routing T_12_15.sp12_v_t_23 <X> T_12_15.sp12_v_b_0
 (14 0)  (614 240)  (614 240)  routing T_12_15.sp4_h_r_8 <X> T_12_15.lc_trk_g0_0
 (25 0)  (625 240)  (625 240)  routing T_12_15.sp12_h_r_2 <X> T_12_15.lc_trk_g0_2
 (26 0)  (626 240)  (626 240)  routing T_12_15.lc_trk_g2_6 <X> T_12_15.wire_logic_cluster/lc_0/in_0
 (27 0)  (627 240)  (627 240)  routing T_12_15.lc_trk_g1_0 <X> T_12_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 240)  (629 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (632 240)  (632 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (633 240)  (633 240)  routing T_12_15.lc_trk_g3_0 <X> T_12_15.wire_logic_cluster/lc_0/in_3
 (34 0)  (634 240)  (634 240)  routing T_12_15.lc_trk_g3_0 <X> T_12_15.wire_logic_cluster/lc_0/in_3
 (36 0)  (636 240)  (636 240)  LC_0 Logic Functioning bit
 (37 0)  (637 240)  (637 240)  LC_0 Logic Functioning bit
 (38 0)  (638 240)  (638 240)  LC_0 Logic Functioning bit
 (39 0)  (639 240)  (639 240)  LC_0 Logic Functioning bit
 (40 0)  (640 240)  (640 240)  LC_0 Logic Functioning bit
 (41 0)  (641 240)  (641 240)  LC_0 Logic Functioning bit
 (42 0)  (642 240)  (642 240)  LC_0 Logic Functioning bit
 (43 0)  (643 240)  (643 240)  LC_0 Logic Functioning bit
 (15 1)  (615 241)  (615 241)  routing T_12_15.sp4_h_r_8 <X> T_12_15.lc_trk_g0_0
 (16 1)  (616 241)  (616 241)  routing T_12_15.sp4_h_r_8 <X> T_12_15.lc_trk_g0_0
 (17 1)  (617 241)  (617 241)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_8 lc_trk_g0_0
 (22 1)  (622 241)  (622 241)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_r_2 lc_trk_g0_2
 (24 1)  (624 241)  (624 241)  routing T_12_15.sp12_h_r_2 <X> T_12_15.lc_trk_g0_2
 (25 1)  (625 241)  (625 241)  routing T_12_15.sp12_h_r_2 <X> T_12_15.lc_trk_g0_2
 (26 1)  (626 241)  (626 241)  routing T_12_15.lc_trk_g2_6 <X> T_12_15.wire_logic_cluster/lc_0/in_0
 (28 1)  (628 241)  (628 241)  routing T_12_15.lc_trk_g2_6 <X> T_12_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 241)  (629 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (32 1)  (632 241)  (632 241)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (633 241)  (633 241)  routing T_12_15.lc_trk_g2_0 <X> T_12_15.input_2_0
 (36 1)  (636 241)  (636 241)  LC_0 Logic Functioning bit
 (37 1)  (637 241)  (637 241)  LC_0 Logic Functioning bit
 (38 1)  (638 241)  (638 241)  LC_0 Logic Functioning bit
 (39 1)  (639 241)  (639 241)  LC_0 Logic Functioning bit
 (40 1)  (640 241)  (640 241)  LC_0 Logic Functioning bit
 (42 1)  (642 241)  (642 241)  LC_0 Logic Functioning bit
 (43 1)  (643 241)  (643 241)  LC_0 Logic Functioning bit
 (0 2)  (600 242)  (600 242)  routing T_12_15.glb_netwk_6 <X> T_12_15.wire_logic_cluster/lc_7/clk
 (1 2)  (601 242)  (601 242)  routing T_12_15.glb_netwk_6 <X> T_12_15.wire_logic_cluster/lc_7/clk
 (2 2)  (602 242)  (602 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (25 2)  (625 242)  (625 242)  routing T_12_15.sp4_h_r_14 <X> T_12_15.lc_trk_g0_6
 (29 2)  (629 242)  (629 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (630 242)  (630 242)  routing T_12_15.lc_trk_g0_6 <X> T_12_15.wire_logic_cluster/lc_1/in_1
 (32 2)  (632 242)  (632 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (36 2)  (636 242)  (636 242)  LC_1 Logic Functioning bit
 (38 2)  (638 242)  (638 242)  LC_1 Logic Functioning bit
 (40 2)  (640 242)  (640 242)  LC_1 Logic Functioning bit
 (41 2)  (641 242)  (641 242)  LC_1 Logic Functioning bit
 (43 2)  (643 242)  (643 242)  LC_1 Logic Functioning bit
 (45 2)  (645 242)  (645 242)  LC_1 Logic Functioning bit
 (50 2)  (650 242)  (650 242)  Cascade bit: LH_LC01_inmux02_5

 (22 3)  (622 243)  (622 243)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (623 243)  (623 243)  routing T_12_15.sp4_h_r_14 <X> T_12_15.lc_trk_g0_6
 (24 3)  (624 243)  (624 243)  routing T_12_15.sp4_h_r_14 <X> T_12_15.lc_trk_g0_6
 (28 3)  (628 243)  (628 243)  routing T_12_15.lc_trk_g2_1 <X> T_12_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 243)  (629 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (630 243)  (630 243)  routing T_12_15.lc_trk_g0_6 <X> T_12_15.wire_logic_cluster/lc_1/in_1
 (31 3)  (631 243)  (631 243)  routing T_12_15.lc_trk_g0_2 <X> T_12_15.wire_logic_cluster/lc_1/in_3
 (37 3)  (637 243)  (637 243)  LC_1 Logic Functioning bit
 (38 3)  (638 243)  (638 243)  LC_1 Logic Functioning bit
 (40 3)  (640 243)  (640 243)  LC_1 Logic Functioning bit
 (41 3)  (641 243)  (641 243)  LC_1 Logic Functioning bit
 (42 3)  (642 243)  (642 243)  LC_1 Logic Functioning bit
 (47 3)  (647 243)  (647 243)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (21 4)  (621 244)  (621 244)  routing T_12_15.sp4_h_r_11 <X> T_12_15.lc_trk_g1_3
 (22 4)  (622 244)  (622 244)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (623 244)  (623 244)  routing T_12_15.sp4_h_r_11 <X> T_12_15.lc_trk_g1_3
 (24 4)  (624 244)  (624 244)  routing T_12_15.sp4_h_r_11 <X> T_12_15.lc_trk_g1_3
 (25 4)  (625 244)  (625 244)  routing T_12_15.bnr_op_2 <X> T_12_15.lc_trk_g1_2
 (14 5)  (614 245)  (614 245)  routing T_12_15.sp4_h_r_0 <X> T_12_15.lc_trk_g1_0
 (15 5)  (615 245)  (615 245)  routing T_12_15.sp4_h_r_0 <X> T_12_15.lc_trk_g1_0
 (16 5)  (616 245)  (616 245)  routing T_12_15.sp4_h_r_0 <X> T_12_15.lc_trk_g1_0
 (17 5)  (617 245)  (617 245)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_0 lc_trk_g1_0
 (22 5)  (622 245)  (622 245)  Enable bit of Mux _local_links/g1_mux_2 => bnr_op_2 lc_trk_g1_2
 (25 5)  (625 245)  (625 245)  routing T_12_15.bnr_op_2 <X> T_12_15.lc_trk_g1_2
 (17 8)  (617 248)  (617 248)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (618 248)  (618 248)  routing T_12_15.wire_logic_cluster/lc_1/out <X> T_12_15.lc_trk_g2_1
 (27 8)  (627 248)  (627 248)  routing T_12_15.lc_trk_g1_0 <X> T_12_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 248)  (629 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (631 248)  (631 248)  routing T_12_15.lc_trk_g3_6 <X> T_12_15.wire_logic_cluster/lc_4/in_3
 (32 8)  (632 248)  (632 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (633 248)  (633 248)  routing T_12_15.lc_trk_g3_6 <X> T_12_15.wire_logic_cluster/lc_4/in_3
 (34 8)  (634 248)  (634 248)  routing T_12_15.lc_trk_g3_6 <X> T_12_15.wire_logic_cluster/lc_4/in_3
 (35 8)  (635 248)  (635 248)  routing T_12_15.lc_trk_g2_4 <X> T_12_15.input_2_4
 (37 8)  (637 248)  (637 248)  LC_4 Logic Functioning bit
 (42 8)  (642 248)  (642 248)  LC_4 Logic Functioning bit
 (14 9)  (614 249)  (614 249)  routing T_12_15.sp4_h_r_24 <X> T_12_15.lc_trk_g2_0
 (15 9)  (615 249)  (615 249)  routing T_12_15.sp4_h_r_24 <X> T_12_15.lc_trk_g2_0
 (16 9)  (616 249)  (616 249)  routing T_12_15.sp4_h_r_24 <X> T_12_15.lc_trk_g2_0
 (17 9)  (617 249)  (617 249)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (29 9)  (629 249)  (629 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (31 9)  (631 249)  (631 249)  routing T_12_15.lc_trk_g3_6 <X> T_12_15.wire_logic_cluster/lc_4/in_3
 (32 9)  (632 249)  (632 249)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (633 249)  (633 249)  routing T_12_15.lc_trk_g2_4 <X> T_12_15.input_2_4
 (37 9)  (637 249)  (637 249)  LC_4 Logic Functioning bit
 (41 9)  (641 249)  (641 249)  LC_4 Logic Functioning bit
 (42 9)  (642 249)  (642 249)  LC_4 Logic Functioning bit
 (43 9)  (643 249)  (643 249)  LC_4 Logic Functioning bit
 (14 11)  (614 251)  (614 251)  routing T_12_15.sp4_r_v_b_36 <X> T_12_15.lc_trk_g2_4
 (17 11)  (617 251)  (617 251)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (22 11)  (622 251)  (622 251)  Enable bit of Mux _local_links/g2_mux_6 => tnr_op_6 lc_trk_g2_6
 (24 11)  (624 251)  (624 251)  routing T_12_15.tnr_op_6 <X> T_12_15.lc_trk_g2_6
 (14 12)  (614 252)  (614 252)  routing T_12_15.rgt_op_0 <X> T_12_15.lc_trk_g3_0
 (21 12)  (621 252)  (621 252)  routing T_12_15.rgt_op_3 <X> T_12_15.lc_trk_g3_3
 (22 12)  (622 252)  (622 252)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (624 252)  (624 252)  routing T_12_15.rgt_op_3 <X> T_12_15.lc_trk_g3_3
 (15 13)  (615 253)  (615 253)  routing T_12_15.rgt_op_0 <X> T_12_15.lc_trk_g3_0
 (17 13)  (617 253)  (617 253)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (0 14)  (600 254)  (600 254)  routing T_12_15.glb_netwk_4 <X> T_12_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (601 254)  (601 254)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (27 14)  (627 254)  (627 254)  routing T_12_15.lc_trk_g3_3 <X> T_12_15.wire_logic_cluster/lc_7/in_1
 (28 14)  (628 254)  (628 254)  routing T_12_15.lc_trk_g3_3 <X> T_12_15.wire_logic_cluster/lc_7/in_1
 (29 14)  (629 254)  (629 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (32 14)  (632 254)  (632 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (634 254)  (634 254)  routing T_12_15.lc_trk_g1_3 <X> T_12_15.wire_logic_cluster/lc_7/in_3
 (36 14)  (636 254)  (636 254)  LC_7 Logic Functioning bit
 (37 14)  (637 254)  (637 254)  LC_7 Logic Functioning bit
 (38 14)  (638 254)  (638 254)  LC_7 Logic Functioning bit
 (39 14)  (639 254)  (639 254)  LC_7 Logic Functioning bit
 (41 14)  (641 254)  (641 254)  LC_7 Logic Functioning bit
 (43 14)  (643 254)  (643 254)  LC_7 Logic Functioning bit
 (22 15)  (622 255)  (622 255)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (625 255)  (625 255)  routing T_12_15.sp4_r_v_b_46 <X> T_12_15.lc_trk_g3_6
 (26 15)  (626 255)  (626 255)  routing T_12_15.lc_trk_g1_2 <X> T_12_15.wire_logic_cluster/lc_7/in_0
 (27 15)  (627 255)  (627 255)  routing T_12_15.lc_trk_g1_2 <X> T_12_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 255)  (629 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_2 wire_logic_cluster/lc_7/in_0
 (30 15)  (630 255)  (630 255)  routing T_12_15.lc_trk_g3_3 <X> T_12_15.wire_logic_cluster/lc_7/in_1
 (31 15)  (631 255)  (631 255)  routing T_12_15.lc_trk_g1_3 <X> T_12_15.wire_logic_cluster/lc_7/in_3
 (36 15)  (636 255)  (636 255)  LC_7 Logic Functioning bit
 (37 15)  (637 255)  (637 255)  LC_7 Logic Functioning bit
 (38 15)  (638 255)  (638 255)  LC_7 Logic Functioning bit
 (39 15)  (639 255)  (639 255)  LC_7 Logic Functioning bit
 (40 15)  (640 255)  (640 255)  LC_7 Logic Functioning bit
 (41 15)  (641 255)  (641 255)  LC_7 Logic Functioning bit
 (42 15)  (642 255)  (642 255)  LC_7 Logic Functioning bit
 (43 15)  (643 255)  (643 255)  LC_7 Logic Functioning bit


LogicTile_13_15

 (14 0)  (668 240)  (668 240)  routing T_13_15.sp4_h_r_8 <X> T_13_15.lc_trk_g0_0
 (22 0)  (676 240)  (676 240)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_3 lc_trk_g0_3
 (23 0)  (677 240)  (677 240)  routing T_13_15.sp4_h_r_3 <X> T_13_15.lc_trk_g0_3
 (24 0)  (678 240)  (678 240)  routing T_13_15.sp4_h_r_3 <X> T_13_15.lc_trk_g0_3
 (29 0)  (683 240)  (683 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (686 240)  (686 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (688 240)  (688 240)  routing T_13_15.lc_trk_g1_2 <X> T_13_15.wire_logic_cluster/lc_0/in_3
 (36 0)  (690 240)  (690 240)  LC_0 Logic Functioning bit
 (37 0)  (691 240)  (691 240)  LC_0 Logic Functioning bit
 (39 0)  (693 240)  (693 240)  LC_0 Logic Functioning bit
 (40 0)  (694 240)  (694 240)  LC_0 Logic Functioning bit
 (42 0)  (696 240)  (696 240)  LC_0 Logic Functioning bit
 (43 0)  (697 240)  (697 240)  LC_0 Logic Functioning bit
 (15 1)  (669 241)  (669 241)  routing T_13_15.sp4_h_r_8 <X> T_13_15.lc_trk_g0_0
 (16 1)  (670 241)  (670 241)  routing T_13_15.sp4_h_r_8 <X> T_13_15.lc_trk_g0_0
 (17 1)  (671 241)  (671 241)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_8 lc_trk_g0_0
 (21 1)  (675 241)  (675 241)  routing T_13_15.sp4_h_r_3 <X> T_13_15.lc_trk_g0_3
 (22 1)  (676 241)  (676 241)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (679 241)  (679 241)  routing T_13_15.sp4_r_v_b_33 <X> T_13_15.lc_trk_g0_2
 (26 1)  (680 241)  (680 241)  routing T_13_15.lc_trk_g2_2 <X> T_13_15.wire_logic_cluster/lc_0/in_0
 (28 1)  (682 241)  (682 241)  routing T_13_15.lc_trk_g2_2 <X> T_13_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 241)  (683 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (30 1)  (684 241)  (684 241)  routing T_13_15.lc_trk_g0_3 <X> T_13_15.wire_logic_cluster/lc_0/in_1
 (31 1)  (685 241)  (685 241)  routing T_13_15.lc_trk_g1_2 <X> T_13_15.wire_logic_cluster/lc_0/in_3
 (32 1)  (686 241)  (686 241)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_3 input_2_0
 (33 1)  (687 241)  (687 241)  routing T_13_15.lc_trk_g3_3 <X> T_13_15.input_2_0
 (34 1)  (688 241)  (688 241)  routing T_13_15.lc_trk_g3_3 <X> T_13_15.input_2_0
 (35 1)  (689 241)  (689 241)  routing T_13_15.lc_trk_g3_3 <X> T_13_15.input_2_0
 (38 1)  (692 241)  (692 241)  LC_0 Logic Functioning bit
 (40 1)  (694 241)  (694 241)  LC_0 Logic Functioning bit
 (41 1)  (695 241)  (695 241)  LC_0 Logic Functioning bit
 (0 2)  (654 242)  (654 242)  routing T_13_15.glb_netwk_6 <X> T_13_15.wire_logic_cluster/lc_7/clk
 (1 2)  (655 242)  (655 242)  routing T_13_15.glb_netwk_6 <X> T_13_15.wire_logic_cluster/lc_7/clk
 (2 2)  (656 242)  (656 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (668 242)  (668 242)  routing T_13_15.sp12_h_l_3 <X> T_13_15.lc_trk_g0_4
 (16 2)  (670 242)  (670 242)  routing T_13_15.sp4_v_b_5 <X> T_13_15.lc_trk_g0_5
 (17 2)  (671 242)  (671 242)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_5 lc_trk_g0_5
 (18 2)  (672 242)  (672 242)  routing T_13_15.sp4_v_b_5 <X> T_13_15.lc_trk_g0_5
 (25 2)  (679 242)  (679 242)  routing T_13_15.wire_logic_cluster/lc_6/out <X> T_13_15.lc_trk_g0_6
 (27 2)  (681 242)  (681 242)  routing T_13_15.lc_trk_g1_7 <X> T_13_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 242)  (683 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (684 242)  (684 242)  routing T_13_15.lc_trk_g1_7 <X> T_13_15.wire_logic_cluster/lc_1/in_1
 (31 2)  (685 242)  (685 242)  routing T_13_15.lc_trk_g0_6 <X> T_13_15.wire_logic_cluster/lc_1/in_3
 (32 2)  (686 242)  (686 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (37 2)  (691 242)  (691 242)  LC_1 Logic Functioning bit
 (39 2)  (693 242)  (693 242)  LC_1 Logic Functioning bit
 (14 3)  (668 243)  (668 243)  routing T_13_15.sp12_h_l_3 <X> T_13_15.lc_trk_g0_4
 (15 3)  (669 243)  (669 243)  routing T_13_15.sp12_h_l_3 <X> T_13_15.lc_trk_g0_4
 (17 3)  (671 243)  (671 243)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_l_3 lc_trk_g0_4
 (22 3)  (676 243)  (676 243)  Enable bit of Mux _local_links/g0_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g0_6
 (26 3)  (680 243)  (680 243)  routing T_13_15.lc_trk_g3_2 <X> T_13_15.wire_logic_cluster/lc_1/in_0
 (27 3)  (681 243)  (681 243)  routing T_13_15.lc_trk_g3_2 <X> T_13_15.wire_logic_cluster/lc_1/in_0
 (28 3)  (682 243)  (682 243)  routing T_13_15.lc_trk_g3_2 <X> T_13_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 243)  (683 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (30 3)  (684 243)  (684 243)  routing T_13_15.lc_trk_g1_7 <X> T_13_15.wire_logic_cluster/lc_1/in_1
 (31 3)  (685 243)  (685 243)  routing T_13_15.lc_trk_g0_6 <X> T_13_15.wire_logic_cluster/lc_1/in_3
 (48 3)  (702 243)  (702 243)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (26 4)  (680 244)  (680 244)  routing T_13_15.lc_trk_g2_6 <X> T_13_15.wire_logic_cluster/lc_2/in_0
 (29 4)  (683 244)  (683 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (684 244)  (684 244)  routing T_13_15.lc_trk_g0_5 <X> T_13_15.wire_logic_cluster/lc_2/in_1
 (32 4)  (686 244)  (686 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (687 244)  (687 244)  routing T_13_15.lc_trk_g2_3 <X> T_13_15.wire_logic_cluster/lc_2/in_3
 (36 4)  (690 244)  (690 244)  LC_2 Logic Functioning bit
 (37 4)  (691 244)  (691 244)  LC_2 Logic Functioning bit
 (42 4)  (696 244)  (696 244)  LC_2 Logic Functioning bit
 (43 4)  (697 244)  (697 244)  LC_2 Logic Functioning bit
 (45 4)  (699 244)  (699 244)  LC_2 Logic Functioning bit
 (14 5)  (668 245)  (668 245)  routing T_13_15.top_op_0 <X> T_13_15.lc_trk_g1_0
 (15 5)  (669 245)  (669 245)  routing T_13_15.top_op_0 <X> T_13_15.lc_trk_g1_0
 (17 5)  (671 245)  (671 245)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (22 5)  (676 245)  (676 245)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_2 lc_trk_g1_2
 (23 5)  (677 245)  (677 245)  routing T_13_15.sp4_h_r_2 <X> T_13_15.lc_trk_g1_2
 (24 5)  (678 245)  (678 245)  routing T_13_15.sp4_h_r_2 <X> T_13_15.lc_trk_g1_2
 (25 5)  (679 245)  (679 245)  routing T_13_15.sp4_h_r_2 <X> T_13_15.lc_trk_g1_2
 (26 5)  (680 245)  (680 245)  routing T_13_15.lc_trk_g2_6 <X> T_13_15.wire_logic_cluster/lc_2/in_0
 (28 5)  (682 245)  (682 245)  routing T_13_15.lc_trk_g2_6 <X> T_13_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 245)  (683 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (31 5)  (685 245)  (685 245)  routing T_13_15.lc_trk_g2_3 <X> T_13_15.wire_logic_cluster/lc_2/in_3
 (32 5)  (686 245)  (686 245)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (689 245)  (689 245)  routing T_13_15.lc_trk_g0_2 <X> T_13_15.input_2_2
 (36 5)  (690 245)  (690 245)  LC_2 Logic Functioning bit
 (37 5)  (691 245)  (691 245)  LC_2 Logic Functioning bit
 (42 5)  (696 245)  (696 245)  LC_2 Logic Functioning bit
 (14 6)  (668 246)  (668 246)  routing T_13_15.lft_op_4 <X> T_13_15.lc_trk_g1_4
 (15 6)  (669 246)  (669 246)  routing T_13_15.sp4_v_b_21 <X> T_13_15.lc_trk_g1_5
 (16 6)  (670 246)  (670 246)  routing T_13_15.sp4_v_b_21 <X> T_13_15.lc_trk_g1_5
 (17 6)  (671 246)  (671 246)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (22 6)  (676 246)  (676 246)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (678 246)  (678 246)  routing T_13_15.top_op_7 <X> T_13_15.lc_trk_g1_7
 (26 6)  (680 246)  (680 246)  routing T_13_15.lc_trk_g3_4 <X> T_13_15.wire_logic_cluster/lc_3/in_0
 (27 6)  (681 246)  (681 246)  routing T_13_15.lc_trk_g3_3 <X> T_13_15.wire_logic_cluster/lc_3/in_1
 (28 6)  (682 246)  (682 246)  routing T_13_15.lc_trk_g3_3 <X> T_13_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 246)  (683 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (686 246)  (686 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (687 246)  (687 246)  routing T_13_15.lc_trk_g2_2 <X> T_13_15.wire_logic_cluster/lc_3/in_3
 (42 6)  (696 246)  (696 246)  LC_3 Logic Functioning bit
 (43 6)  (697 246)  (697 246)  LC_3 Logic Functioning bit
 (15 7)  (669 247)  (669 247)  routing T_13_15.lft_op_4 <X> T_13_15.lc_trk_g1_4
 (17 7)  (671 247)  (671 247)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (21 7)  (675 247)  (675 247)  routing T_13_15.top_op_7 <X> T_13_15.lc_trk_g1_7
 (27 7)  (681 247)  (681 247)  routing T_13_15.lc_trk_g3_4 <X> T_13_15.wire_logic_cluster/lc_3/in_0
 (28 7)  (682 247)  (682 247)  routing T_13_15.lc_trk_g3_4 <X> T_13_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 247)  (683 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (684 247)  (684 247)  routing T_13_15.lc_trk_g3_3 <X> T_13_15.wire_logic_cluster/lc_3/in_1
 (31 7)  (685 247)  (685 247)  routing T_13_15.lc_trk_g2_2 <X> T_13_15.wire_logic_cluster/lc_3/in_3
 (32 7)  (686 247)  (686 247)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (689 247)  (689 247)  routing T_13_15.lc_trk_g0_3 <X> T_13_15.input_2_3
 (36 7)  (690 247)  (690 247)  LC_3 Logic Functioning bit
 (38 7)  (692 247)  (692 247)  LC_3 Logic Functioning bit
 (42 7)  (696 247)  (696 247)  LC_3 Logic Functioning bit
 (43 7)  (697 247)  (697 247)  LC_3 Logic Functioning bit
 (17 8)  (671 248)  (671 248)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (22 8)  (676 248)  (676 248)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_11 lc_trk_g2_3
 (23 8)  (677 248)  (677 248)  routing T_13_15.sp12_v_b_11 <X> T_13_15.lc_trk_g2_3
 (26 8)  (680 248)  (680 248)  routing T_13_15.lc_trk_g2_4 <X> T_13_15.wire_logic_cluster/lc_4/in_0
 (28 8)  (682 248)  (682 248)  routing T_13_15.lc_trk_g2_1 <X> T_13_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 248)  (683 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (686 248)  (686 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (688 248)  (688 248)  routing T_13_15.lc_trk_g1_0 <X> T_13_15.wire_logic_cluster/lc_4/in_3
 (35 8)  (689 248)  (689 248)  routing T_13_15.lc_trk_g3_7 <X> T_13_15.input_2_4
 (36 8)  (690 248)  (690 248)  LC_4 Logic Functioning bit
 (38 8)  (692 248)  (692 248)  LC_4 Logic Functioning bit
 (41 8)  (695 248)  (695 248)  LC_4 Logic Functioning bit
 (45 8)  (699 248)  (699 248)  LC_4 Logic Functioning bit
 (46 8)  (700 248)  (700 248)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (18 9)  (672 249)  (672 249)  routing T_13_15.sp4_r_v_b_33 <X> T_13_15.lc_trk_g2_1
 (22 9)  (676 249)  (676 249)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (28 9)  (682 249)  (682 249)  routing T_13_15.lc_trk_g2_4 <X> T_13_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 249)  (683 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (32 9)  (686 249)  (686 249)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_7 input_2_4
 (33 9)  (687 249)  (687 249)  routing T_13_15.lc_trk_g3_7 <X> T_13_15.input_2_4
 (34 9)  (688 249)  (688 249)  routing T_13_15.lc_trk_g3_7 <X> T_13_15.input_2_4
 (35 9)  (689 249)  (689 249)  routing T_13_15.lc_trk_g3_7 <X> T_13_15.input_2_4
 (36 9)  (690 249)  (690 249)  LC_4 Logic Functioning bit
 (38 9)  (692 249)  (692 249)  LC_4 Logic Functioning bit
 (51 9)  (705 249)  (705 249)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (52 9)  (706 249)  (706 249)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (14 10)  (668 250)  (668 250)  routing T_13_15.wire_logic_cluster/lc_4/out <X> T_13_15.lc_trk_g2_4
 (21 10)  (675 250)  (675 250)  routing T_13_15.sp4_h_r_39 <X> T_13_15.lc_trk_g2_7
 (22 10)  (676 250)  (676 250)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_39 lc_trk_g2_7
 (23 10)  (677 250)  (677 250)  routing T_13_15.sp4_h_r_39 <X> T_13_15.lc_trk_g2_7
 (24 10)  (678 250)  (678 250)  routing T_13_15.sp4_h_r_39 <X> T_13_15.lc_trk_g2_7
 (25 10)  (679 250)  (679 250)  routing T_13_15.sp12_v_b_6 <X> T_13_15.lc_trk_g2_6
 (27 10)  (681 250)  (681 250)  routing T_13_15.lc_trk_g1_5 <X> T_13_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 250)  (683 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (684 250)  (684 250)  routing T_13_15.lc_trk_g1_5 <X> T_13_15.wire_logic_cluster/lc_5/in_1
 (31 10)  (685 250)  (685 250)  routing T_13_15.lc_trk_g0_6 <X> T_13_15.wire_logic_cluster/lc_5/in_3
 (32 10)  (686 250)  (686 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (37 10)  (691 250)  (691 250)  LC_5 Logic Functioning bit
 (39 10)  (693 250)  (693 250)  LC_5 Logic Functioning bit
 (17 11)  (671 251)  (671 251)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (22 11)  (676 251)  (676 251)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_b_6 lc_trk_g2_6
 (24 11)  (678 251)  (678 251)  routing T_13_15.sp12_v_b_6 <X> T_13_15.lc_trk_g2_6
 (25 11)  (679 251)  (679 251)  routing T_13_15.sp12_v_b_6 <X> T_13_15.lc_trk_g2_6
 (31 11)  (685 251)  (685 251)  routing T_13_15.lc_trk_g0_6 <X> T_13_15.wire_logic_cluster/lc_5/in_3
 (37 11)  (691 251)  (691 251)  LC_5 Logic Functioning bit
 (39 11)  (693 251)  (693 251)  LC_5 Logic Functioning bit
 (22 12)  (676 252)  (676 252)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (25 12)  (679 252)  (679 252)  routing T_13_15.wire_logic_cluster/lc_2/out <X> T_13_15.lc_trk_g3_2
 (26 12)  (680 252)  (680 252)  routing T_13_15.lc_trk_g0_4 <X> T_13_15.wire_logic_cluster/lc_6/in_0
 (28 12)  (682 252)  (682 252)  routing T_13_15.lc_trk_g2_7 <X> T_13_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 252)  (683 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (684 252)  (684 252)  routing T_13_15.lc_trk_g2_7 <X> T_13_15.wire_logic_cluster/lc_6/in_1
 (32 12)  (686 252)  (686 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (687 252)  (687 252)  routing T_13_15.lc_trk_g2_1 <X> T_13_15.wire_logic_cluster/lc_6/in_3
 (36 12)  (690 252)  (690 252)  LC_6 Logic Functioning bit
 (37 12)  (691 252)  (691 252)  LC_6 Logic Functioning bit
 (39 12)  (693 252)  (693 252)  LC_6 Logic Functioning bit
 (45 12)  (699 252)  (699 252)  LC_6 Logic Functioning bit
 (50 12)  (704 252)  (704 252)  Cascade bit: LH_LC06_inmux02_5

 (21 13)  (675 253)  (675 253)  routing T_13_15.sp4_r_v_b_43 <X> T_13_15.lc_trk_g3_3
 (22 13)  (676 253)  (676 253)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (29 13)  (683 253)  (683 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (684 253)  (684 253)  routing T_13_15.lc_trk_g2_7 <X> T_13_15.wire_logic_cluster/lc_6/in_1
 (36 13)  (690 253)  (690 253)  LC_6 Logic Functioning bit
 (37 13)  (691 253)  (691 253)  LC_6 Logic Functioning bit
 (14 14)  (668 254)  (668 254)  routing T_13_15.rgt_op_4 <X> T_13_15.lc_trk_g3_4
 (15 14)  (669 254)  (669 254)  routing T_13_15.sp4_h_l_24 <X> T_13_15.lc_trk_g3_5
 (16 14)  (670 254)  (670 254)  routing T_13_15.sp4_h_l_24 <X> T_13_15.lc_trk_g3_5
 (17 14)  (671 254)  (671 254)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_24 lc_trk_g3_5
 (18 14)  (672 254)  (672 254)  routing T_13_15.sp4_h_l_24 <X> T_13_15.lc_trk_g3_5
 (22 14)  (676 254)  (676 254)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (29 14)  (683 254)  (683 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (685 254)  (685 254)  routing T_13_15.lc_trk_g3_5 <X> T_13_15.wire_logic_cluster/lc_7/in_3
 (32 14)  (686 254)  (686 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (687 254)  (687 254)  routing T_13_15.lc_trk_g3_5 <X> T_13_15.wire_logic_cluster/lc_7/in_3
 (34 14)  (688 254)  (688 254)  routing T_13_15.lc_trk_g3_5 <X> T_13_15.wire_logic_cluster/lc_7/in_3
 (35 14)  (689 254)  (689 254)  routing T_13_15.lc_trk_g1_4 <X> T_13_15.input_2_7
 (36 14)  (690 254)  (690 254)  LC_7 Logic Functioning bit
 (37 14)  (691 254)  (691 254)  LC_7 Logic Functioning bit
 (38 14)  (692 254)  (692 254)  LC_7 Logic Functioning bit
 (39 14)  (693 254)  (693 254)  LC_7 Logic Functioning bit
 (40 14)  (694 254)  (694 254)  LC_7 Logic Functioning bit
 (41 14)  (695 254)  (695 254)  LC_7 Logic Functioning bit
 (42 14)  (696 254)  (696 254)  LC_7 Logic Functioning bit
 (43 14)  (697 254)  (697 254)  LC_7 Logic Functioning bit
 (15 15)  (669 255)  (669 255)  routing T_13_15.rgt_op_4 <X> T_13_15.lc_trk_g3_4
 (17 15)  (671 255)  (671 255)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (28 15)  (682 255)  (682 255)  routing T_13_15.lc_trk_g2_1 <X> T_13_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 255)  (683 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (32 15)  (686 255)  (686 255)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_4 input_2_7
 (34 15)  (688 255)  (688 255)  routing T_13_15.lc_trk_g1_4 <X> T_13_15.input_2_7
 (36 15)  (690 255)  (690 255)  LC_7 Logic Functioning bit
 (37 15)  (691 255)  (691 255)  LC_7 Logic Functioning bit
 (38 15)  (692 255)  (692 255)  LC_7 Logic Functioning bit
 (39 15)  (693 255)  (693 255)  LC_7 Logic Functioning bit
 (41 15)  (695 255)  (695 255)  LC_7 Logic Functioning bit
 (42 15)  (696 255)  (696 255)  LC_7 Logic Functioning bit
 (43 15)  (697 255)  (697 255)  LC_7 Logic Functioning bit


LogicTile_14_15

 (17 0)  (725 240)  (725 240)  Enable bit of Mux _local_links/g0_mux_1 => bnr_op_1 lc_trk_g0_1
 (18 0)  (726 240)  (726 240)  routing T_14_15.bnr_op_1 <X> T_14_15.lc_trk_g0_1
 (22 0)  (730 240)  (730 240)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_27 lc_trk_g0_3
 (26 0)  (734 240)  (734 240)  routing T_14_15.lc_trk_g2_4 <X> T_14_15.wire_logic_cluster/lc_0/in_0
 (28 0)  (736 240)  (736 240)  routing T_14_15.lc_trk_g2_1 <X> T_14_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 240)  (737 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (740 240)  (740 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (741 240)  (741 240)  routing T_14_15.lc_trk_g3_2 <X> T_14_15.wire_logic_cluster/lc_0/in_3
 (34 0)  (742 240)  (742 240)  routing T_14_15.lc_trk_g3_2 <X> T_14_15.wire_logic_cluster/lc_0/in_3
 (36 0)  (744 240)  (744 240)  LC_0 Logic Functioning bit
 (38 0)  (746 240)  (746 240)  LC_0 Logic Functioning bit
 (41 0)  (749 240)  (749 240)  LC_0 Logic Functioning bit
 (43 0)  (751 240)  (751 240)  LC_0 Logic Functioning bit
 (18 1)  (726 241)  (726 241)  routing T_14_15.bnr_op_1 <X> T_14_15.lc_trk_g0_1
 (28 1)  (736 241)  (736 241)  routing T_14_15.lc_trk_g2_4 <X> T_14_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 241)  (737 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (31 1)  (739 241)  (739 241)  routing T_14_15.lc_trk_g3_2 <X> T_14_15.wire_logic_cluster/lc_0/in_3
 (32 1)  (740 241)  (740 241)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_3 input_2_0
 (33 1)  (741 241)  (741 241)  routing T_14_15.lc_trk_g3_3 <X> T_14_15.input_2_0
 (34 1)  (742 241)  (742 241)  routing T_14_15.lc_trk_g3_3 <X> T_14_15.input_2_0
 (35 1)  (743 241)  (743 241)  routing T_14_15.lc_trk_g3_3 <X> T_14_15.input_2_0
 (36 1)  (744 241)  (744 241)  LC_0 Logic Functioning bit
 (38 1)  (746 241)  (746 241)  LC_0 Logic Functioning bit
 (41 1)  (749 241)  (749 241)  LC_0 Logic Functioning bit
 (42 1)  (750 241)  (750 241)  LC_0 Logic Functioning bit
 (43 1)  (751 241)  (751 241)  LC_0 Logic Functioning bit
 (0 2)  (708 242)  (708 242)  routing T_14_15.glb_netwk_6 <X> T_14_15.wire_logic_cluster/lc_7/clk
 (1 2)  (709 242)  (709 242)  routing T_14_15.glb_netwk_6 <X> T_14_15.wire_logic_cluster/lc_7/clk
 (2 2)  (710 242)  (710 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (5 2)  (713 242)  (713 242)  routing T_14_15.sp4_h_r_9 <X> T_14_15.sp4_h_l_37
 (12 2)  (720 242)  (720 242)  routing T_14_15.sp4_h_r_11 <X> T_14_15.sp4_h_l_39
 (17 2)  (725 242)  (725 242)  Enable bit of Mux _local_links/g0_mux_5 => glb2local_1 lc_trk_g0_5
 (26 2)  (734 242)  (734 242)  routing T_14_15.lc_trk_g0_5 <X> T_14_15.wire_logic_cluster/lc_1/in_0
 (36 2)  (744 242)  (744 242)  LC_1 Logic Functioning bit
 (37 2)  (745 242)  (745 242)  LC_1 Logic Functioning bit
 (38 2)  (746 242)  (746 242)  LC_1 Logic Functioning bit
 (41 2)  (749 242)  (749 242)  LC_1 Logic Functioning bit
 (42 2)  (750 242)  (750 242)  LC_1 Logic Functioning bit
 (43 2)  (751 242)  (751 242)  LC_1 Logic Functioning bit
 (50 2)  (758 242)  (758 242)  Cascade bit: LH_LC01_inmux02_5

 (53 2)  (761 242)  (761 242)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (4 3)  (712 243)  (712 243)  routing T_14_15.sp4_h_r_9 <X> T_14_15.sp4_h_l_37
 (13 3)  (721 243)  (721 243)  routing T_14_15.sp4_h_r_11 <X> T_14_15.sp4_h_l_39
 (15 3)  (723 243)  (723 243)  routing T_14_15.bot_op_4 <X> T_14_15.lc_trk_g0_4
 (17 3)  (725 243)  (725 243)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (22 3)  (730 243)  (730 243)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (732 243)  (732 243)  routing T_14_15.bot_op_6 <X> T_14_15.lc_trk_g0_6
 (29 3)  (737 243)  (737 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (36 3)  (744 243)  (744 243)  LC_1 Logic Functioning bit
 (37 3)  (745 243)  (745 243)  LC_1 Logic Functioning bit
 (39 3)  (747 243)  (747 243)  LC_1 Logic Functioning bit
 (40 3)  (748 243)  (748 243)  LC_1 Logic Functioning bit
 (42 3)  (750 243)  (750 243)  LC_1 Logic Functioning bit
 (43 3)  (751 243)  (751 243)  LC_1 Logic Functioning bit
 (19 4)  (727 244)  (727 244)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17
 (25 4)  (733 244)  (733 244)  routing T_14_15.wire_logic_cluster/lc_2/out <X> T_14_15.lc_trk_g1_2
 (27 4)  (735 244)  (735 244)  routing T_14_15.lc_trk_g1_6 <X> T_14_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 244)  (737 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (738 244)  (738 244)  routing T_14_15.lc_trk_g1_6 <X> T_14_15.wire_logic_cluster/lc_2/in_1
 (32 4)  (740 244)  (740 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (741 244)  (741 244)  routing T_14_15.lc_trk_g2_3 <X> T_14_15.wire_logic_cluster/lc_2/in_3
 (22 5)  (730 245)  (730 245)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (28 5)  (736 245)  (736 245)  routing T_14_15.lc_trk_g2_0 <X> T_14_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 245)  (737 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (738 245)  (738 245)  routing T_14_15.lc_trk_g1_6 <X> T_14_15.wire_logic_cluster/lc_2/in_1
 (31 5)  (739 245)  (739 245)  routing T_14_15.lc_trk_g2_3 <X> T_14_15.wire_logic_cluster/lc_2/in_3
 (37 5)  (745 245)  (745 245)  LC_2 Logic Functioning bit
 (39 5)  (747 245)  (747 245)  LC_2 Logic Functioning bit
 (14 6)  (722 246)  (722 246)  routing T_14_15.bnr_op_4 <X> T_14_15.lc_trk_g1_4
 (25 6)  (733 246)  (733 246)  routing T_14_15.bnr_op_6 <X> T_14_15.lc_trk_g1_6
 (27 6)  (735 246)  (735 246)  routing T_14_15.lc_trk_g3_1 <X> T_14_15.wire_logic_cluster/lc_3/in_1
 (28 6)  (736 246)  (736 246)  routing T_14_15.lc_trk_g3_1 <X> T_14_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 246)  (737 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (739 246)  (739 246)  routing T_14_15.lc_trk_g3_7 <X> T_14_15.wire_logic_cluster/lc_3/in_3
 (32 6)  (740 246)  (740 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (741 246)  (741 246)  routing T_14_15.lc_trk_g3_7 <X> T_14_15.wire_logic_cluster/lc_3/in_3
 (34 6)  (742 246)  (742 246)  routing T_14_15.lc_trk_g3_7 <X> T_14_15.wire_logic_cluster/lc_3/in_3
 (35 6)  (743 246)  (743 246)  routing T_14_15.lc_trk_g1_4 <X> T_14_15.input_2_3
 (12 7)  (720 247)  (720 247)  routing T_14_15.sp4_h_l_40 <X> T_14_15.sp4_v_t_40
 (14 7)  (722 247)  (722 247)  routing T_14_15.bnr_op_4 <X> T_14_15.lc_trk_g1_4
 (17 7)  (725 247)  (725 247)  Enable bit of Mux _local_links/g1_mux_4 => bnr_op_4 lc_trk_g1_4
 (22 7)  (730 247)  (730 247)  Enable bit of Mux _local_links/g1_mux_6 => bnr_op_6 lc_trk_g1_6
 (25 7)  (733 247)  (733 247)  routing T_14_15.bnr_op_6 <X> T_14_15.lc_trk_g1_6
 (26 7)  (734 247)  (734 247)  routing T_14_15.lc_trk_g3_2 <X> T_14_15.wire_logic_cluster/lc_3/in_0
 (27 7)  (735 247)  (735 247)  routing T_14_15.lc_trk_g3_2 <X> T_14_15.wire_logic_cluster/lc_3/in_0
 (28 7)  (736 247)  (736 247)  routing T_14_15.lc_trk_g3_2 <X> T_14_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 247)  (737 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (31 7)  (739 247)  (739 247)  routing T_14_15.lc_trk_g3_7 <X> T_14_15.wire_logic_cluster/lc_3/in_3
 (32 7)  (740 247)  (740 247)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_4 input_2_3
 (34 7)  (742 247)  (742 247)  routing T_14_15.lc_trk_g1_4 <X> T_14_15.input_2_3
 (38 7)  (746 247)  (746 247)  LC_3 Logic Functioning bit
 (47 7)  (755 247)  (755 247)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (1 8)  (709 248)  (709 248)  Enable bit of Mux _local_links/global_mux_1 => glb_netwk_4 glb2local_1
 (15 8)  (723 248)  (723 248)  routing T_14_15.rgt_op_1 <X> T_14_15.lc_trk_g2_1
 (17 8)  (725 248)  (725 248)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (726 248)  (726 248)  routing T_14_15.rgt_op_1 <X> T_14_15.lc_trk_g2_1
 (21 8)  (729 248)  (729 248)  routing T_14_15.rgt_op_3 <X> T_14_15.lc_trk_g2_3
 (22 8)  (730 248)  (730 248)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (732 248)  (732 248)  routing T_14_15.rgt_op_3 <X> T_14_15.lc_trk_g2_3
 (26 8)  (734 248)  (734 248)  routing T_14_15.lc_trk_g2_4 <X> T_14_15.wire_logic_cluster/lc_4/in_0
 (29 8)  (737 248)  (737 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (740 248)  (740 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (36 8)  (744 248)  (744 248)  LC_4 Logic Functioning bit
 (38 8)  (746 248)  (746 248)  LC_4 Logic Functioning bit
 (45 8)  (753 248)  (753 248)  LC_4 Logic Functioning bit
 (46 8)  (754 248)  (754 248)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (51 8)  (759 248)  (759 248)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (1 9)  (709 249)  (709 249)  routing T_14_15.glb_netwk_4 <X> T_14_15.glb2local_1
 (15 9)  (723 249)  (723 249)  routing T_14_15.tnr_op_0 <X> T_14_15.lc_trk_g2_0
 (17 9)  (725 249)  (725 249)  Enable bit of Mux _local_links/g2_mux_0 => tnr_op_0 lc_trk_g2_0
 (28 9)  (736 249)  (736 249)  routing T_14_15.lc_trk_g2_4 <X> T_14_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 249)  (737 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (31 9)  (739 249)  (739 249)  routing T_14_15.lc_trk_g0_3 <X> T_14_15.wire_logic_cluster/lc_4/in_3
 (36 9)  (744 249)  (744 249)  LC_4 Logic Functioning bit
 (37 9)  (745 249)  (745 249)  LC_4 Logic Functioning bit
 (38 9)  (746 249)  (746 249)  LC_4 Logic Functioning bit
 (39 9)  (747 249)  (747 249)  LC_4 Logic Functioning bit
 (14 10)  (722 250)  (722 250)  routing T_14_15.wire_logic_cluster/lc_4/out <X> T_14_15.lc_trk_g2_4
 (15 10)  (723 250)  (723 250)  routing T_14_15.sp4_h_l_24 <X> T_14_15.lc_trk_g2_5
 (16 10)  (724 250)  (724 250)  routing T_14_15.sp4_h_l_24 <X> T_14_15.lc_trk_g2_5
 (17 10)  (725 250)  (725 250)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_24 lc_trk_g2_5
 (18 10)  (726 250)  (726 250)  routing T_14_15.sp4_h_l_24 <X> T_14_15.lc_trk_g2_5
 (26 10)  (734 250)  (734 250)  routing T_14_15.lc_trk_g2_5 <X> T_14_15.wire_logic_cluster/lc_5/in_0
 (27 10)  (735 250)  (735 250)  routing T_14_15.lc_trk_g3_7 <X> T_14_15.wire_logic_cluster/lc_5/in_1
 (28 10)  (736 250)  (736 250)  routing T_14_15.lc_trk_g3_7 <X> T_14_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 250)  (737 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (738 250)  (738 250)  routing T_14_15.lc_trk_g3_7 <X> T_14_15.wire_logic_cluster/lc_5/in_1
 (31 10)  (739 250)  (739 250)  routing T_14_15.lc_trk_g0_6 <X> T_14_15.wire_logic_cluster/lc_5/in_3
 (32 10)  (740 250)  (740 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (17 11)  (725 251)  (725 251)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (28 11)  (736 251)  (736 251)  routing T_14_15.lc_trk_g2_5 <X> T_14_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 251)  (737 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (738 251)  (738 251)  routing T_14_15.lc_trk_g3_7 <X> T_14_15.wire_logic_cluster/lc_5/in_1
 (31 11)  (739 251)  (739 251)  routing T_14_15.lc_trk_g0_6 <X> T_14_15.wire_logic_cluster/lc_5/in_3
 (37 11)  (745 251)  (745 251)  LC_5 Logic Functioning bit
 (39 11)  (747 251)  (747 251)  LC_5 Logic Functioning bit
 (53 11)  (761 251)  (761 251)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (12 12)  (720 252)  (720 252)  routing T_14_15.sp4_v_t_46 <X> T_14_15.sp4_h_r_11
 (17 12)  (725 252)  (725 252)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (22 12)  (730 252)  (730 252)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (731 252)  (731 252)  routing T_14_15.sp4_h_r_27 <X> T_14_15.lc_trk_g3_3
 (24 12)  (732 252)  (732 252)  routing T_14_15.sp4_h_r_27 <X> T_14_15.lc_trk_g3_3
 (25 12)  (733 252)  (733 252)  routing T_14_15.rgt_op_2 <X> T_14_15.lc_trk_g3_2
 (26 12)  (734 252)  (734 252)  routing T_14_15.lc_trk_g0_4 <X> T_14_15.wire_logic_cluster/lc_6/in_0
 (27 12)  (735 252)  (735 252)  routing T_14_15.lc_trk_g1_2 <X> T_14_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 252)  (737 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (739 252)  (739 252)  routing T_14_15.lc_trk_g3_4 <X> T_14_15.wire_logic_cluster/lc_6/in_3
 (32 12)  (740 252)  (740 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (741 252)  (741 252)  routing T_14_15.lc_trk_g3_4 <X> T_14_15.wire_logic_cluster/lc_6/in_3
 (34 12)  (742 252)  (742 252)  routing T_14_15.lc_trk_g3_4 <X> T_14_15.wire_logic_cluster/lc_6/in_3
 (36 12)  (744 252)  (744 252)  LC_6 Logic Functioning bit
 (37 12)  (745 252)  (745 252)  LC_6 Logic Functioning bit
 (38 12)  (746 252)  (746 252)  LC_6 Logic Functioning bit
 (41 12)  (749 252)  (749 252)  LC_6 Logic Functioning bit
 (42 12)  (750 252)  (750 252)  LC_6 Logic Functioning bit
 (43 12)  (751 252)  (751 252)  LC_6 Logic Functioning bit
 (50 12)  (758 252)  (758 252)  Cascade bit: LH_LC06_inmux02_5

 (8 13)  (716 253)  (716 253)  routing T_14_15.sp4_h_r_10 <X> T_14_15.sp4_v_b_10
 (18 13)  (726 253)  (726 253)  routing T_14_15.sp4_r_v_b_41 <X> T_14_15.lc_trk_g3_1
 (21 13)  (729 253)  (729 253)  routing T_14_15.sp4_h_r_27 <X> T_14_15.lc_trk_g3_3
 (22 13)  (730 253)  (730 253)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (732 253)  (732 253)  routing T_14_15.rgt_op_2 <X> T_14_15.lc_trk_g3_2
 (29 13)  (737 253)  (737 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (738 253)  (738 253)  routing T_14_15.lc_trk_g1_2 <X> T_14_15.wire_logic_cluster/lc_6/in_1
 (36 13)  (744 253)  (744 253)  LC_6 Logic Functioning bit
 (37 13)  (745 253)  (745 253)  LC_6 Logic Functioning bit
 (38 13)  (746 253)  (746 253)  LC_6 Logic Functioning bit
 (39 13)  (747 253)  (747 253)  LC_6 Logic Functioning bit
 (41 13)  (749 253)  (749 253)  LC_6 Logic Functioning bit
 (42 13)  (750 253)  (750 253)  LC_6 Logic Functioning bit
 (43 13)  (751 253)  (751 253)  LC_6 Logic Functioning bit
 (52 13)  (760 253)  (760 253)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (14 14)  (722 254)  (722 254)  routing T_14_15.rgt_op_4 <X> T_14_15.lc_trk_g3_4
 (21 14)  (729 254)  (729 254)  routing T_14_15.sp4_v_t_26 <X> T_14_15.lc_trk_g3_7
 (22 14)  (730 254)  (730 254)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (731 254)  (731 254)  routing T_14_15.sp4_v_t_26 <X> T_14_15.lc_trk_g3_7
 (26 14)  (734 254)  (734 254)  routing T_14_15.lc_trk_g0_5 <X> T_14_15.wire_logic_cluster/lc_7/in_0
 (36 14)  (744 254)  (744 254)  LC_7 Logic Functioning bit
 (37 14)  (745 254)  (745 254)  LC_7 Logic Functioning bit
 (38 14)  (746 254)  (746 254)  LC_7 Logic Functioning bit
 (41 14)  (749 254)  (749 254)  LC_7 Logic Functioning bit
 (42 14)  (750 254)  (750 254)  LC_7 Logic Functioning bit
 (43 14)  (751 254)  (751 254)  LC_7 Logic Functioning bit
 (50 14)  (758 254)  (758 254)  Cascade bit: LH_LC07_inmux02_5

 (8 15)  (716 255)  (716 255)  routing T_14_15.sp4_h_l_47 <X> T_14_15.sp4_v_t_47
 (15 15)  (723 255)  (723 255)  routing T_14_15.rgt_op_4 <X> T_14_15.lc_trk_g3_4
 (17 15)  (725 255)  (725 255)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (21 15)  (729 255)  (729 255)  routing T_14_15.sp4_v_t_26 <X> T_14_15.lc_trk_g3_7
 (29 15)  (737 255)  (737 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (36 15)  (744 255)  (744 255)  LC_7 Logic Functioning bit
 (37 15)  (745 255)  (745 255)  LC_7 Logic Functioning bit
 (39 15)  (747 255)  (747 255)  LC_7 Logic Functioning bit
 (40 15)  (748 255)  (748 255)  LC_7 Logic Functioning bit
 (42 15)  (750 255)  (750 255)  LC_7 Logic Functioning bit
 (43 15)  (751 255)  (751 255)  LC_7 Logic Functioning bit
 (53 15)  (761 255)  (761 255)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_15_15

 (29 0)  (791 240)  (791 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (792 240)  (792 240)  routing T_15_15.lc_trk_g0_5 <X> T_15_15.wire_logic_cluster/lc_0/in_1
 (31 0)  (793 240)  (793 240)  routing T_15_15.lc_trk_g1_4 <X> T_15_15.wire_logic_cluster/lc_0/in_3
 (32 0)  (794 240)  (794 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (796 240)  (796 240)  routing T_15_15.lc_trk_g1_4 <X> T_15_15.wire_logic_cluster/lc_0/in_3
 (35 0)  (797 240)  (797 240)  routing T_15_15.lc_trk_g2_4 <X> T_15_15.input_2_0
 (37 0)  (799 240)  (799 240)  LC_0 Logic Functioning bit
 (39 0)  (801 240)  (801 240)  LC_0 Logic Functioning bit
 (42 0)  (804 240)  (804 240)  LC_0 Logic Functioning bit
 (43 0)  (805 240)  (805 240)  LC_0 Logic Functioning bit
 (27 1)  (789 241)  (789 241)  routing T_15_15.lc_trk_g3_1 <X> T_15_15.wire_logic_cluster/lc_0/in_0
 (28 1)  (790 241)  (790 241)  routing T_15_15.lc_trk_g3_1 <X> T_15_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 241)  (791 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (32 1)  (794 241)  (794 241)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (795 241)  (795 241)  routing T_15_15.lc_trk_g2_4 <X> T_15_15.input_2_0
 (36 1)  (798 241)  (798 241)  LC_0 Logic Functioning bit
 (37 1)  (799 241)  (799 241)  LC_0 Logic Functioning bit
 (38 1)  (800 241)  (800 241)  LC_0 Logic Functioning bit
 (39 1)  (801 241)  (801 241)  LC_0 Logic Functioning bit
 (42 1)  (804 241)  (804 241)  LC_0 Logic Functioning bit
 (43 1)  (805 241)  (805 241)  LC_0 Logic Functioning bit
 (47 1)  (809 241)  (809 241)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (0 2)  (762 242)  (762 242)  routing T_15_15.glb_netwk_6 <X> T_15_15.wire_logic_cluster/lc_7/clk
 (1 2)  (763 242)  (763 242)  routing T_15_15.glb_netwk_6 <X> T_15_15.wire_logic_cluster/lc_7/clk
 (2 2)  (764 242)  (764 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (776 242)  (776 242)  routing T_15_15.bnr_op_4 <X> T_15_15.lc_trk_g0_4
 (17 2)  (779 242)  (779 242)  Enable bit of Mux _local_links/g0_mux_5 => bnr_op_5 lc_trk_g0_5
 (18 2)  (780 242)  (780 242)  routing T_15_15.bnr_op_5 <X> T_15_15.lc_trk_g0_5
 (25 2)  (787 242)  (787 242)  routing T_15_15.wire_logic_cluster/lc_6/out <X> T_15_15.lc_trk_g0_6
 (29 2)  (791 242)  (791 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (792 242)  (792 242)  routing T_15_15.lc_trk_g0_4 <X> T_15_15.wire_logic_cluster/lc_1/in_1
 (32 2)  (794 242)  (794 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (795 242)  (795 242)  routing T_15_15.lc_trk_g2_2 <X> T_15_15.wire_logic_cluster/lc_1/in_3
 (50 2)  (812 242)  (812 242)  Cascade bit: LH_LC01_inmux02_5

 (5 3)  (767 243)  (767 243)  routing T_15_15.sp4_h_l_37 <X> T_15_15.sp4_v_t_37
 (14 3)  (776 243)  (776 243)  routing T_15_15.bnr_op_4 <X> T_15_15.lc_trk_g0_4
 (17 3)  (779 243)  (779 243)  Enable bit of Mux _local_links/g0_mux_4 => bnr_op_4 lc_trk_g0_4
 (18 3)  (780 243)  (780 243)  routing T_15_15.bnr_op_5 <X> T_15_15.lc_trk_g0_5
 (22 3)  (784 243)  (784 243)  Enable bit of Mux _local_links/g0_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g0_6
 (26 3)  (788 243)  (788 243)  routing T_15_15.lc_trk_g2_3 <X> T_15_15.wire_logic_cluster/lc_1/in_0
 (28 3)  (790 243)  (790 243)  routing T_15_15.lc_trk_g2_3 <X> T_15_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 243)  (791 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (31 3)  (793 243)  (793 243)  routing T_15_15.lc_trk_g2_2 <X> T_15_15.wire_logic_cluster/lc_1/in_3
 (40 3)  (802 243)  (802 243)  LC_1 Logic Functioning bit
 (26 4)  (788 244)  (788 244)  routing T_15_15.lc_trk_g2_6 <X> T_15_15.wire_logic_cluster/lc_2/in_0
 (28 4)  (790 244)  (790 244)  routing T_15_15.lc_trk_g2_5 <X> T_15_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 244)  (791 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (792 244)  (792 244)  routing T_15_15.lc_trk_g2_5 <X> T_15_15.wire_logic_cluster/lc_2/in_1
 (31 4)  (793 244)  (793 244)  routing T_15_15.lc_trk_g3_4 <X> T_15_15.wire_logic_cluster/lc_2/in_3
 (32 4)  (794 244)  (794 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (795 244)  (795 244)  routing T_15_15.lc_trk_g3_4 <X> T_15_15.wire_logic_cluster/lc_2/in_3
 (34 4)  (796 244)  (796 244)  routing T_15_15.lc_trk_g3_4 <X> T_15_15.wire_logic_cluster/lc_2/in_3
 (35 4)  (797 244)  (797 244)  routing T_15_15.lc_trk_g3_7 <X> T_15_15.input_2_2
 (36 4)  (798 244)  (798 244)  LC_2 Logic Functioning bit
 (37 4)  (799 244)  (799 244)  LC_2 Logic Functioning bit
 (38 4)  (800 244)  (800 244)  LC_2 Logic Functioning bit
 (39 4)  (801 244)  (801 244)  LC_2 Logic Functioning bit
 (41 4)  (803 244)  (803 244)  LC_2 Logic Functioning bit
 (42 4)  (804 244)  (804 244)  LC_2 Logic Functioning bit
 (43 4)  (805 244)  (805 244)  LC_2 Logic Functioning bit
 (46 4)  (808 244)  (808 244)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (26 5)  (788 245)  (788 245)  routing T_15_15.lc_trk_g2_6 <X> T_15_15.wire_logic_cluster/lc_2/in_0
 (28 5)  (790 245)  (790 245)  routing T_15_15.lc_trk_g2_6 <X> T_15_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 245)  (791 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (32 5)  (794 245)  (794 245)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_7 input_2_2
 (33 5)  (795 245)  (795 245)  routing T_15_15.lc_trk_g3_7 <X> T_15_15.input_2_2
 (34 5)  (796 245)  (796 245)  routing T_15_15.lc_trk_g3_7 <X> T_15_15.input_2_2
 (35 5)  (797 245)  (797 245)  routing T_15_15.lc_trk_g3_7 <X> T_15_15.input_2_2
 (36 5)  (798 245)  (798 245)  LC_2 Logic Functioning bit
 (37 5)  (799 245)  (799 245)  LC_2 Logic Functioning bit
 (38 5)  (800 245)  (800 245)  LC_2 Logic Functioning bit
 (39 5)  (801 245)  (801 245)  LC_2 Logic Functioning bit
 (40 5)  (802 245)  (802 245)  LC_2 Logic Functioning bit
 (41 5)  (803 245)  (803 245)  LC_2 Logic Functioning bit
 (42 5)  (804 245)  (804 245)  LC_2 Logic Functioning bit
 (43 5)  (805 245)  (805 245)  LC_2 Logic Functioning bit
 (48 5)  (810 245)  (810 245)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (14 6)  (776 246)  (776 246)  routing T_15_15.lft_op_4 <X> T_15_15.lc_trk_g1_4
 (26 6)  (788 246)  (788 246)  routing T_15_15.lc_trk_g1_4 <X> T_15_15.wire_logic_cluster/lc_3/in_0
 (32 6)  (794 246)  (794 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (795 246)  (795 246)  routing T_15_15.lc_trk_g3_1 <X> T_15_15.wire_logic_cluster/lc_3/in_3
 (34 6)  (796 246)  (796 246)  routing T_15_15.lc_trk_g3_1 <X> T_15_15.wire_logic_cluster/lc_3/in_3
 (38 6)  (800 246)  (800 246)  LC_3 Logic Functioning bit
 (50 6)  (812 246)  (812 246)  Cascade bit: LH_LC03_inmux02_5

 (15 7)  (777 247)  (777 247)  routing T_15_15.lft_op_4 <X> T_15_15.lc_trk_g1_4
 (17 7)  (779 247)  (779 247)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (27 7)  (789 247)  (789 247)  routing T_15_15.lc_trk_g1_4 <X> T_15_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 247)  (791 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (39 7)  (801 247)  (801 247)  LC_3 Logic Functioning bit
 (4 8)  (766 248)  (766 248)  routing T_15_15.sp4_h_l_37 <X> T_15_15.sp4_v_b_6
 (6 8)  (768 248)  (768 248)  routing T_15_15.sp4_h_l_37 <X> T_15_15.sp4_v_b_6
 (16 8)  (778 248)  (778 248)  routing T_15_15.sp4_v_t_12 <X> T_15_15.lc_trk_g2_1
 (17 8)  (779 248)  (779 248)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_12 lc_trk_g2_1
 (18 8)  (780 248)  (780 248)  routing T_15_15.sp4_v_t_12 <X> T_15_15.lc_trk_g2_1
 (21 8)  (783 248)  (783 248)  routing T_15_15.rgt_op_3 <X> T_15_15.lc_trk_g2_3
 (22 8)  (784 248)  (784 248)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (786 248)  (786 248)  routing T_15_15.rgt_op_3 <X> T_15_15.lc_trk_g2_3
 (25 8)  (787 248)  (787 248)  routing T_15_15.wire_logic_cluster/lc_2/out <X> T_15_15.lc_trk_g2_2
 (26 8)  (788 248)  (788 248)  routing T_15_15.lc_trk_g0_4 <X> T_15_15.wire_logic_cluster/lc_4/in_0
 (32 8)  (794 248)  (794 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (795 248)  (795 248)  routing T_15_15.lc_trk_g2_3 <X> T_15_15.wire_logic_cluster/lc_4/in_3
 (37 8)  (799 248)  (799 248)  LC_4 Logic Functioning bit
 (50 8)  (812 248)  (812 248)  Cascade bit: LH_LC04_inmux02_5

 (5 9)  (767 249)  (767 249)  routing T_15_15.sp4_h_l_37 <X> T_15_15.sp4_v_b_6
 (22 9)  (784 249)  (784 249)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (29 9)  (791 249)  (791 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (31 9)  (793 249)  (793 249)  routing T_15_15.lc_trk_g2_3 <X> T_15_15.wire_logic_cluster/lc_4/in_3
 (36 9)  (798 249)  (798 249)  LC_4 Logic Functioning bit
 (48 9)  (810 249)  (810 249)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (15 10)  (777 250)  (777 250)  routing T_15_15.rgt_op_5 <X> T_15_15.lc_trk_g2_5
 (17 10)  (779 250)  (779 250)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (780 250)  (780 250)  routing T_15_15.rgt_op_5 <X> T_15_15.lc_trk_g2_5
 (25 10)  (787 250)  (787 250)  routing T_15_15.rgt_op_6 <X> T_15_15.lc_trk_g2_6
 (29 10)  (791 250)  (791 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (792 250)  (792 250)  routing T_15_15.lc_trk_g0_4 <X> T_15_15.wire_logic_cluster/lc_5/in_1
 (32 10)  (794 250)  (794 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (795 250)  (795 250)  routing T_15_15.lc_trk_g3_1 <X> T_15_15.wire_logic_cluster/lc_5/in_3
 (34 10)  (796 250)  (796 250)  routing T_15_15.lc_trk_g3_1 <X> T_15_15.wire_logic_cluster/lc_5/in_3
 (35 10)  (797 250)  (797 250)  routing T_15_15.lc_trk_g1_4 <X> T_15_15.input_2_5
 (37 10)  (799 250)  (799 250)  LC_5 Logic Functioning bit
 (39 10)  (801 250)  (801 250)  LC_5 Logic Functioning bit
 (42 10)  (804 250)  (804 250)  LC_5 Logic Functioning bit
 (17 11)  (779 251)  (779 251)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (22 11)  (784 251)  (784 251)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (786 251)  (786 251)  routing T_15_15.rgt_op_6 <X> T_15_15.lc_trk_g2_6
 (26 11)  (788 251)  (788 251)  routing T_15_15.lc_trk_g2_3 <X> T_15_15.wire_logic_cluster/lc_5/in_0
 (28 11)  (790 251)  (790 251)  routing T_15_15.lc_trk_g2_3 <X> T_15_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 251)  (791 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (32 11)  (794 251)  (794 251)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_4 input_2_5
 (34 11)  (796 251)  (796 251)  routing T_15_15.lc_trk_g1_4 <X> T_15_15.input_2_5
 (39 11)  (801 251)  (801 251)  LC_5 Logic Functioning bit
 (41 11)  (803 251)  (803 251)  LC_5 Logic Functioning bit
 (15 12)  (777 252)  (777 252)  routing T_15_15.rgt_op_1 <X> T_15_15.lc_trk_g3_1
 (17 12)  (779 252)  (779 252)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (780 252)  (780 252)  routing T_15_15.rgt_op_1 <X> T_15_15.lc_trk_g3_1
 (22 12)  (784 252)  (784 252)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (785 252)  (785 252)  routing T_15_15.sp4_v_t_30 <X> T_15_15.lc_trk_g3_3
 (24 12)  (786 252)  (786 252)  routing T_15_15.sp4_v_t_30 <X> T_15_15.lc_trk_g3_3
 (25 12)  (787 252)  (787 252)  routing T_15_15.sp4_v_b_26 <X> T_15_15.lc_trk_g3_2
 (27 12)  (789 252)  (789 252)  routing T_15_15.lc_trk_g3_2 <X> T_15_15.wire_logic_cluster/lc_6/in_1
 (28 12)  (790 252)  (790 252)  routing T_15_15.lc_trk_g3_2 <X> T_15_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 252)  (791 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (794 252)  (794 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (795 252)  (795 252)  routing T_15_15.lc_trk_g2_1 <X> T_15_15.wire_logic_cluster/lc_6/in_3
 (35 12)  (797 252)  (797 252)  routing T_15_15.lc_trk_g0_6 <X> T_15_15.input_2_6
 (37 12)  (799 252)  (799 252)  LC_6 Logic Functioning bit
 (45 12)  (807 252)  (807 252)  LC_6 Logic Functioning bit
 (52 12)  (814 252)  (814 252)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (22 13)  (784 253)  (784 253)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_26 lc_trk_g3_2
 (23 13)  (785 253)  (785 253)  routing T_15_15.sp4_v_b_26 <X> T_15_15.lc_trk_g3_2
 (26 13)  (788 253)  (788 253)  routing T_15_15.lc_trk_g3_3 <X> T_15_15.wire_logic_cluster/lc_6/in_0
 (27 13)  (789 253)  (789 253)  routing T_15_15.lc_trk_g3_3 <X> T_15_15.wire_logic_cluster/lc_6/in_0
 (28 13)  (790 253)  (790 253)  routing T_15_15.lc_trk_g3_3 <X> T_15_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 253)  (791 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (792 253)  (792 253)  routing T_15_15.lc_trk_g3_2 <X> T_15_15.wire_logic_cluster/lc_6/in_1
 (32 13)  (794 253)  (794 253)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_6 input_2_6
 (35 13)  (797 253)  (797 253)  routing T_15_15.lc_trk_g0_6 <X> T_15_15.input_2_6
 (36 13)  (798 253)  (798 253)  LC_6 Logic Functioning bit
 (37 13)  (799 253)  (799 253)  LC_6 Logic Functioning bit
 (39 13)  (801 253)  (801 253)  LC_6 Logic Functioning bit
 (14 14)  (776 254)  (776 254)  routing T_15_15.rgt_op_4 <X> T_15_15.lc_trk_g3_4
 (21 14)  (783 254)  (783 254)  routing T_15_15.rgt_op_7 <X> T_15_15.lc_trk_g3_7
 (22 14)  (784 254)  (784 254)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (786 254)  (786 254)  routing T_15_15.rgt_op_7 <X> T_15_15.lc_trk_g3_7
 (29 14)  (791 254)  (791 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (792 254)  (792 254)  routing T_15_15.lc_trk_g0_4 <X> T_15_15.wire_logic_cluster/lc_7/in_1
 (32 14)  (794 254)  (794 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (795 254)  (795 254)  routing T_15_15.lc_trk_g2_2 <X> T_15_15.wire_logic_cluster/lc_7/in_3
 (35 14)  (797 254)  (797 254)  routing T_15_15.lc_trk_g0_5 <X> T_15_15.input_2_7
 (36 14)  (798 254)  (798 254)  LC_7 Logic Functioning bit
 (37 14)  (799 254)  (799 254)  LC_7 Logic Functioning bit
 (38 14)  (800 254)  (800 254)  LC_7 Logic Functioning bit
 (39 14)  (801 254)  (801 254)  LC_7 Logic Functioning bit
 (40 14)  (802 254)  (802 254)  LC_7 Logic Functioning bit
 (41 14)  (803 254)  (803 254)  LC_7 Logic Functioning bit
 (42 14)  (804 254)  (804 254)  LC_7 Logic Functioning bit
 (15 15)  (777 255)  (777 255)  routing T_15_15.rgt_op_4 <X> T_15_15.lc_trk_g3_4
 (17 15)  (779 255)  (779 255)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (28 15)  (790 255)  (790 255)  routing T_15_15.lc_trk_g2_1 <X> T_15_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 255)  (791 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (31 15)  (793 255)  (793 255)  routing T_15_15.lc_trk_g2_2 <X> T_15_15.wire_logic_cluster/lc_7/in_3
 (32 15)  (794 255)  (794 255)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_5 input_2_7
 (36 15)  (798 255)  (798 255)  LC_7 Logic Functioning bit
 (37 15)  (799 255)  (799 255)  LC_7 Logic Functioning bit
 (38 15)  (800 255)  (800 255)  LC_7 Logic Functioning bit
 (39 15)  (801 255)  (801 255)  LC_7 Logic Functioning bit
 (41 15)  (803 255)  (803 255)  LC_7 Logic Functioning bit
 (43 15)  (805 255)  (805 255)  LC_7 Logic Functioning bit
 (47 15)  (809 255)  (809 255)  Enable bit of Mux _out_links/OutMux8_7 => wire_logic_cluster/lc_7/out sp4_h_r_46


LogicTile_16_15

 (11 0)  (827 240)  (827 240)  routing T_16_15.sp4_v_t_46 <X> T_16_15.sp4_v_b_2
 (22 0)  (838 240)  (838 240)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (840 240)  (840 240)  routing T_16_15.bot_op_3 <X> T_16_15.lc_trk_g0_3
 (25 0)  (841 240)  (841 240)  routing T_16_15.sp4_h_r_10 <X> T_16_15.lc_trk_g0_2
 (27 0)  (843 240)  (843 240)  routing T_16_15.lc_trk_g1_4 <X> T_16_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 240)  (845 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (846 240)  (846 240)  routing T_16_15.lc_trk_g1_4 <X> T_16_15.wire_logic_cluster/lc_0/in_1
 (32 0)  (848 240)  (848 240)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (852 240)  (852 240)  LC_0 Logic Functioning bit
 (37 0)  (853 240)  (853 240)  LC_0 Logic Functioning bit
 (38 0)  (854 240)  (854 240)  LC_0 Logic Functioning bit
 (39 0)  (855 240)  (855 240)  LC_0 Logic Functioning bit
 (44 0)  (860 240)  (860 240)  LC_0 Logic Functioning bit
 (3 1)  (819 241)  (819 241)  routing T_16_15.sp12_h_l_23 <X> T_16_15.sp12_v_b_0
 (12 1)  (828 241)  (828 241)  routing T_16_15.sp4_v_t_46 <X> T_16_15.sp4_v_b_2
 (22 1)  (838 241)  (838 241)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (839 241)  (839 241)  routing T_16_15.sp4_h_r_10 <X> T_16_15.lc_trk_g0_2
 (24 1)  (840 241)  (840 241)  routing T_16_15.sp4_h_r_10 <X> T_16_15.lc_trk_g0_2
 (40 1)  (856 241)  (856 241)  LC_0 Logic Functioning bit
 (41 1)  (857 241)  (857 241)  LC_0 Logic Functioning bit
 (42 1)  (858 241)  (858 241)  LC_0 Logic Functioning bit
 (43 1)  (859 241)  (859 241)  LC_0 Logic Functioning bit
 (50 1)  (866 241)  (866 241)  Carry_In_Mux bit 

 (0 2)  (816 242)  (816 242)  routing T_16_15.glb_netwk_6 <X> T_16_15.wire_logic_cluster/lc_7/clk
 (1 2)  (817 242)  (817 242)  routing T_16_15.glb_netwk_6 <X> T_16_15.wire_logic_cluster/lc_7/clk
 (2 2)  (818 242)  (818 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (831 242)  (831 242)  routing T_16_15.bot_op_5 <X> T_16_15.lc_trk_g0_5
 (17 2)  (833 242)  (833 242)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (27 2)  (843 242)  (843 242)  routing T_16_15.lc_trk_g3_1 <X> T_16_15.wire_logic_cluster/lc_1/in_1
 (28 2)  (844 242)  (844 242)  routing T_16_15.lc_trk_g3_1 <X> T_16_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 242)  (845 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (848 242)  (848 242)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (37 2)  (853 242)  (853 242)  LC_1 Logic Functioning bit
 (39 2)  (855 242)  (855 242)  LC_1 Logic Functioning bit
 (44 2)  (860 242)  (860 242)  LC_1 Logic Functioning bit
 (45 2)  (861 242)  (861 242)  LC_1 Logic Functioning bit
 (47 2)  (863 242)  (863 242)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (26 3)  (842 243)  (842 243)  routing T_16_15.lc_trk_g0_3 <X> T_16_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 243)  (845 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (41 3)  (857 243)  (857 243)  LC_1 Logic Functioning bit
 (43 3)  (859 243)  (859 243)  LC_1 Logic Functioning bit
 (47 3)  (863 243)  (863 243)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (48 3)  (864 243)  (864 243)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (1 4)  (817 244)  (817 244)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (22 4)  (838 244)  (838 244)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (840 244)  (840 244)  routing T_16_15.bot_op_3 <X> T_16_15.lc_trk_g1_3
 (29 4)  (845 244)  (845 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (846 244)  (846 244)  routing T_16_15.lc_trk_g0_5 <X> T_16_15.wire_logic_cluster/lc_2/in_1
 (32 4)  (848 244)  (848 244)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (852 244)  (852 244)  LC_2 Logic Functioning bit
 (37 4)  (853 244)  (853 244)  LC_2 Logic Functioning bit
 (38 4)  (854 244)  (854 244)  LC_2 Logic Functioning bit
 (39 4)  (855 244)  (855 244)  LC_2 Logic Functioning bit
 (44 4)  (860 244)  (860 244)  LC_2 Logic Functioning bit
 (1 5)  (817 245)  (817 245)  routing T_16_15.lc_trk_g0_2 <X> T_16_15.wire_logic_cluster/lc_7/cen
 (40 5)  (856 245)  (856 245)  LC_2 Logic Functioning bit
 (41 5)  (857 245)  (857 245)  LC_2 Logic Functioning bit
 (42 5)  (858 245)  (858 245)  LC_2 Logic Functioning bit
 (43 5)  (859 245)  (859 245)  LC_2 Logic Functioning bit
 (5 6)  (821 246)  (821 246)  routing T_16_15.sp4_v_b_3 <X> T_16_15.sp4_h_l_38
 (17 6)  (833 246)  (833 246)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (834 246)  (834 246)  routing T_16_15.wire_logic_cluster/lc_5/out <X> T_16_15.lc_trk_g1_5
 (21 6)  (837 246)  (837 246)  routing T_16_15.wire_logic_cluster/lc_7/out <X> T_16_15.lc_trk_g1_7
 (22 6)  (838 246)  (838 246)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (841 246)  (841 246)  routing T_16_15.wire_logic_cluster/lc_6/out <X> T_16_15.lc_trk_g1_6
 (27 6)  (843 246)  (843 246)  routing T_16_15.lc_trk_g3_3 <X> T_16_15.wire_logic_cluster/lc_3/in_1
 (28 6)  (844 246)  (844 246)  routing T_16_15.lc_trk_g3_3 <X> T_16_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 246)  (845 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (848 246)  (848 246)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (37 6)  (853 246)  (853 246)  LC_3 Logic Functioning bit
 (39 6)  (855 246)  (855 246)  LC_3 Logic Functioning bit
 (44 6)  (860 246)  (860 246)  LC_3 Logic Functioning bit
 (45 6)  (861 246)  (861 246)  LC_3 Logic Functioning bit
 (8 7)  (824 247)  (824 247)  routing T_16_15.sp4_h_r_10 <X> T_16_15.sp4_v_t_41
 (9 7)  (825 247)  (825 247)  routing T_16_15.sp4_h_r_10 <X> T_16_15.sp4_v_t_41
 (10 7)  (826 247)  (826 247)  routing T_16_15.sp4_h_r_10 <X> T_16_15.sp4_v_t_41
 (15 7)  (831 247)  (831 247)  routing T_16_15.bot_op_4 <X> T_16_15.lc_trk_g1_4
 (17 7)  (833 247)  (833 247)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (22 7)  (838 247)  (838 247)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (26 7)  (842 247)  (842 247)  routing T_16_15.lc_trk_g0_3 <X> T_16_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 247)  (845 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (846 247)  (846 247)  routing T_16_15.lc_trk_g3_3 <X> T_16_15.wire_logic_cluster/lc_3/in_1
 (41 7)  (857 247)  (857 247)  LC_3 Logic Functioning bit
 (43 7)  (859 247)  (859 247)  LC_3 Logic Functioning bit
 (47 7)  (863 247)  (863 247)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (48 7)  (864 247)  (864 247)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (51 7)  (867 247)  (867 247)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (27 8)  (843 248)  (843 248)  routing T_16_15.lc_trk_g3_4 <X> T_16_15.wire_logic_cluster/lc_4/in_1
 (28 8)  (844 248)  (844 248)  routing T_16_15.lc_trk_g3_4 <X> T_16_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 248)  (845 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (846 248)  (846 248)  routing T_16_15.lc_trk_g3_4 <X> T_16_15.wire_logic_cluster/lc_4/in_1
 (32 8)  (848 248)  (848 248)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (37 8)  (853 248)  (853 248)  LC_4 Logic Functioning bit
 (39 8)  (855 248)  (855 248)  LC_4 Logic Functioning bit
 (44 8)  (860 248)  (860 248)  LC_4 Logic Functioning bit
 (45 8)  (861 248)  (861 248)  LC_4 Logic Functioning bit
 (8 9)  (824 249)  (824 249)  routing T_16_15.sp4_v_t_41 <X> T_16_15.sp4_v_b_7
 (10 9)  (826 249)  (826 249)  routing T_16_15.sp4_v_t_41 <X> T_16_15.sp4_v_b_7
 (26 9)  (842 249)  (842 249)  routing T_16_15.lc_trk_g1_3 <X> T_16_15.wire_logic_cluster/lc_4/in_0
 (27 9)  (843 249)  (843 249)  routing T_16_15.lc_trk_g1_3 <X> T_16_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 249)  (845 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (41 9)  (857 249)  (857 249)  LC_4 Logic Functioning bit
 (43 9)  (859 249)  (859 249)  LC_4 Logic Functioning bit
 (12 10)  (828 250)  (828 250)  routing T_16_15.sp4_v_b_8 <X> T_16_15.sp4_h_l_45
 (27 10)  (843 250)  (843 250)  routing T_16_15.lc_trk_g1_5 <X> T_16_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 250)  (845 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (846 250)  (846 250)  routing T_16_15.lc_trk_g1_5 <X> T_16_15.wire_logic_cluster/lc_5/in_1
 (32 10)  (848 250)  (848 250)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (37 10)  (853 250)  (853 250)  LC_5 Logic Functioning bit
 (39 10)  (855 250)  (855 250)  LC_5 Logic Functioning bit
 (44 10)  (860 250)  (860 250)  LC_5 Logic Functioning bit
 (45 10)  (861 250)  (861 250)  LC_5 Logic Functioning bit
 (26 11)  (842 251)  (842 251)  routing T_16_15.lc_trk_g0_3 <X> T_16_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 251)  (845 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (41 11)  (857 251)  (857 251)  LC_5 Logic Functioning bit
 (43 11)  (859 251)  (859 251)  LC_5 Logic Functioning bit
 (8 12)  (824 252)  (824 252)  routing T_16_15.sp4_v_b_4 <X> T_16_15.sp4_h_r_10
 (9 12)  (825 252)  (825 252)  routing T_16_15.sp4_v_b_4 <X> T_16_15.sp4_h_r_10
 (10 12)  (826 252)  (826 252)  routing T_16_15.sp4_v_b_4 <X> T_16_15.sp4_h_r_10
 (17 12)  (833 252)  (833 252)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (834 252)  (834 252)  routing T_16_15.wire_logic_cluster/lc_1/out <X> T_16_15.lc_trk_g3_1
 (21 12)  (837 252)  (837 252)  routing T_16_15.wire_logic_cluster/lc_3/out <X> T_16_15.lc_trk_g3_3
 (22 12)  (838 252)  (838 252)  Enable bit of Mux _local_links/g3_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g3_3
 (27 12)  (843 252)  (843 252)  routing T_16_15.lc_trk_g1_6 <X> T_16_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 252)  (845 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (846 252)  (846 252)  routing T_16_15.lc_trk_g1_6 <X> T_16_15.wire_logic_cluster/lc_6/in_1
 (32 12)  (848 252)  (848 252)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (37 12)  (853 252)  (853 252)  LC_6 Logic Functioning bit
 (39 12)  (855 252)  (855 252)  LC_6 Logic Functioning bit
 (44 12)  (860 252)  (860 252)  LC_6 Logic Functioning bit
 (45 12)  (861 252)  (861 252)  LC_6 Logic Functioning bit
 (26 13)  (842 253)  (842 253)  routing T_16_15.lc_trk_g1_3 <X> T_16_15.wire_logic_cluster/lc_6/in_0
 (27 13)  (843 253)  (843 253)  routing T_16_15.lc_trk_g1_3 <X> T_16_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 253)  (845 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (846 253)  (846 253)  routing T_16_15.lc_trk_g1_6 <X> T_16_15.wire_logic_cluster/lc_6/in_1
 (41 13)  (857 253)  (857 253)  LC_6 Logic Functioning bit
 (43 13)  (859 253)  (859 253)  LC_6 Logic Functioning bit
 (3 14)  (819 254)  (819 254)  routing T_16_15.sp12_h_r_1 <X> T_16_15.sp12_v_t_22
 (14 14)  (830 254)  (830 254)  routing T_16_15.wire_logic_cluster/lc_4/out <X> T_16_15.lc_trk_g3_4
 (27 14)  (843 254)  (843 254)  routing T_16_15.lc_trk_g1_7 <X> T_16_15.wire_logic_cluster/lc_7/in_1
 (29 14)  (845 254)  (845 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (846 254)  (846 254)  routing T_16_15.lc_trk_g1_7 <X> T_16_15.wire_logic_cluster/lc_7/in_1
 (32 14)  (848 254)  (848 254)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (37 14)  (853 254)  (853 254)  LC_7 Logic Functioning bit
 (39 14)  (855 254)  (855 254)  LC_7 Logic Functioning bit
 (45 14)  (861 254)  (861 254)  LC_7 Logic Functioning bit
 (3 15)  (819 255)  (819 255)  routing T_16_15.sp12_h_r_1 <X> T_16_15.sp12_v_t_22
 (17 15)  (833 255)  (833 255)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (26 15)  (842 255)  (842 255)  routing T_16_15.lc_trk_g0_3 <X> T_16_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (845 255)  (845 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_3 wire_logic_cluster/lc_7/in_0
 (30 15)  (846 255)  (846 255)  routing T_16_15.lc_trk_g1_7 <X> T_16_15.wire_logic_cluster/lc_7/in_1
 (41 15)  (857 255)  (857 255)  LC_7 Logic Functioning bit
 (43 15)  (859 255)  (859 255)  LC_7 Logic Functioning bit


LogicTile_17_15

 (0 0)  (874 240)  (874 240)  Negative Clock bit

 (26 0)  (900 240)  (900 240)  routing T_17_15.lc_trk_g1_7 <X> T_17_15.wire_logic_cluster/lc_0/in_0
 (28 0)  (902 240)  (902 240)  routing T_17_15.lc_trk_g2_5 <X> T_17_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (903 240)  (903 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (904 240)  (904 240)  routing T_17_15.lc_trk_g2_5 <X> T_17_15.wire_logic_cluster/lc_0/in_1
 (32 0)  (906 240)  (906 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (907 240)  (907 240)  routing T_17_15.lc_trk_g3_0 <X> T_17_15.wire_logic_cluster/lc_0/in_3
 (34 0)  (908 240)  (908 240)  routing T_17_15.lc_trk_g3_0 <X> T_17_15.wire_logic_cluster/lc_0/in_3
 (36 0)  (910 240)  (910 240)  LC_0 Logic Functioning bit
 (37 0)  (911 240)  (911 240)  LC_0 Logic Functioning bit
 (38 0)  (912 240)  (912 240)  LC_0 Logic Functioning bit
 (39 0)  (913 240)  (913 240)  LC_0 Logic Functioning bit
 (41 0)  (915 240)  (915 240)  LC_0 Logic Functioning bit
 (43 0)  (917 240)  (917 240)  LC_0 Logic Functioning bit
 (45 0)  (919 240)  (919 240)  LC_0 Logic Functioning bit
 (26 1)  (900 241)  (900 241)  routing T_17_15.lc_trk_g1_7 <X> T_17_15.wire_logic_cluster/lc_0/in_0
 (27 1)  (901 241)  (901 241)  routing T_17_15.lc_trk_g1_7 <X> T_17_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (903 241)  (903 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (37 1)  (911 241)  (911 241)  LC_0 Logic Functioning bit
 (39 1)  (913 241)  (913 241)  LC_0 Logic Functioning bit
 (48 1)  (922 241)  (922 241)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (2 2)  (876 242)  (876 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (0 3)  (874 243)  (874 243)  routing T_17_15.glb_netwk_1 <X> T_17_15.wire_logic_cluster/lc_7/clk
 (13 3)  (887 243)  (887 243)  routing T_17_15.sp4_v_b_9 <X> T_17_15.sp4_h_l_39
 (1 4)  (875 244)  (875 244)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (0 5)  (874 245)  (874 245)  routing T_17_15.glb_netwk_3 <X> T_17_15.wire_logic_cluster/lc_7/cen
 (12 5)  (886 245)  (886 245)  routing T_17_15.sp4_h_r_5 <X> T_17_15.sp4_v_b_5
 (21 6)  (895 246)  (895 246)  routing T_17_15.sp12_h_l_4 <X> T_17_15.lc_trk_g1_7
 (22 6)  (896 246)  (896 246)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_4 lc_trk_g1_7
 (24 6)  (898 246)  (898 246)  routing T_17_15.sp12_h_l_4 <X> T_17_15.lc_trk_g1_7
 (21 7)  (895 247)  (895 247)  routing T_17_15.sp12_h_l_4 <X> T_17_15.lc_trk_g1_7
 (15 10)  (889 250)  (889 250)  routing T_17_15.sp4_h_l_24 <X> T_17_15.lc_trk_g2_5
 (16 10)  (890 250)  (890 250)  routing T_17_15.sp4_h_l_24 <X> T_17_15.lc_trk_g2_5
 (17 10)  (891 250)  (891 250)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_24 lc_trk_g2_5
 (18 10)  (892 250)  (892 250)  routing T_17_15.sp4_h_l_24 <X> T_17_15.lc_trk_g2_5
 (14 13)  (888 253)  (888 253)  routing T_17_15.sp4_r_v_b_40 <X> T_17_15.lc_trk_g3_0
 (17 13)  (891 253)  (891 253)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (0 14)  (874 254)  (874 254)  routing T_17_15.glb_netwk_4 <X> T_17_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 254)  (875 254)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_18_15

 (2 0)  (930 240)  (930 240)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (11 0)  (939 240)  (939 240)  routing T_18_15.sp4_v_t_43 <X> T_18_15.sp4_v_b_2
 (13 0)  (941 240)  (941 240)  routing T_18_15.sp4_v_t_43 <X> T_18_15.sp4_v_b_2
 (0 2)  (928 242)  (928 242)  routing T_18_15.glb_netwk_7 <X> T_18_15.wire_logic_cluster/lc_7/clk
 (1 2)  (929 242)  (929 242)  routing T_18_15.glb_netwk_7 <X> T_18_15.wire_logic_cluster/lc_7/clk
 (2 2)  (930 242)  (930 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (5 2)  (933 242)  (933 242)  routing T_18_15.sp4_v_t_43 <X> T_18_15.sp4_h_l_37
 (0 3)  (928 243)  (928 243)  routing T_18_15.glb_netwk_7 <X> T_18_15.wire_logic_cluster/lc_7/clk
 (4 3)  (932 243)  (932 243)  routing T_18_15.sp4_v_t_43 <X> T_18_15.sp4_h_l_37
 (6 3)  (934 243)  (934 243)  routing T_18_15.sp4_v_t_43 <X> T_18_15.sp4_h_l_37
 (1 4)  (929 244)  (929 244)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (0 5)  (928 245)  (928 245)  routing T_18_15.glb_netwk_3 <X> T_18_15.wire_logic_cluster/lc_7/cen
 (17 8)  (945 248)  (945 248)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (26 8)  (954 248)  (954 248)  routing T_18_15.lc_trk_g2_4 <X> T_18_15.wire_logic_cluster/lc_4/in_0
 (28 8)  (956 248)  (956 248)  routing T_18_15.lc_trk_g2_1 <X> T_18_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (957 248)  (957 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (959 248)  (959 248)  routing T_18_15.lc_trk_g3_4 <X> T_18_15.wire_logic_cluster/lc_4/in_3
 (32 8)  (960 248)  (960 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (961 248)  (961 248)  routing T_18_15.lc_trk_g3_4 <X> T_18_15.wire_logic_cluster/lc_4/in_3
 (34 8)  (962 248)  (962 248)  routing T_18_15.lc_trk_g3_4 <X> T_18_15.wire_logic_cluster/lc_4/in_3
 (36 8)  (964 248)  (964 248)  LC_4 Logic Functioning bit
 (38 8)  (966 248)  (966 248)  LC_4 Logic Functioning bit
 (45 8)  (973 248)  (973 248)  LC_4 Logic Functioning bit
 (18 9)  (946 249)  (946 249)  routing T_18_15.sp4_r_v_b_33 <X> T_18_15.lc_trk_g2_1
 (28 9)  (956 249)  (956 249)  routing T_18_15.lc_trk_g2_4 <X> T_18_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (957 249)  (957 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (36 9)  (964 249)  (964 249)  LC_4 Logic Functioning bit
 (37 9)  (965 249)  (965 249)  LC_4 Logic Functioning bit
 (38 9)  (966 249)  (966 249)  LC_4 Logic Functioning bit
 (39 9)  (967 249)  (967 249)  LC_4 Logic Functioning bit
 (41 9)  (969 249)  (969 249)  LC_4 Logic Functioning bit
 (43 9)  (971 249)  (971 249)  LC_4 Logic Functioning bit
 (48 9)  (976 249)  (976 249)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (14 11)  (942 251)  (942 251)  routing T_18_15.sp12_v_b_20 <X> T_18_15.lc_trk_g2_4
 (16 11)  (944 251)  (944 251)  routing T_18_15.sp12_v_b_20 <X> T_18_15.lc_trk_g2_4
 (17 11)  (945 251)  (945 251)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_20 lc_trk_g2_4
 (3 12)  (931 252)  (931 252)  routing T_18_15.sp12_v_t_22 <X> T_18_15.sp12_h_r_1
 (0 14)  (928 254)  (928 254)  routing T_18_15.glb_netwk_4 <X> T_18_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (929 254)  (929 254)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (16 15)  (944 255)  (944 255)  routing T_18_15.sp12_v_b_12 <X> T_18_15.lc_trk_g3_4
 (17 15)  (945 255)  (945 255)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_12 lc_trk_g3_4


LogicTile_19_15

 (8 9)  (990 249)  (990 249)  routing T_19_15.sp4_h_r_7 <X> T_19_15.sp4_v_b_7
 (3 12)  (985 252)  (985 252)  routing T_19_15.sp12_v_t_22 <X> T_19_15.sp12_h_r_1


LogicTile_20_15

 (2 4)  (1038 244)  (1038 244)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_21_15

 (17 0)  (1107 240)  (1107 240)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_25 lc_trk_g0_1
 (0 2)  (1090 242)  (1090 242)  routing T_21_15.glb_netwk_6 <X> T_21_15.wire_logic_cluster/lc_7/clk
 (1 2)  (1091 242)  (1091 242)  routing T_21_15.glb_netwk_6 <X> T_21_15.wire_logic_cluster/lc_7/clk
 (2 2)  (1092 242)  (1092 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (27 2)  (1117 242)  (1117 242)  routing T_21_15.lc_trk_g1_3 <X> T_21_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (1119 242)  (1119 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (1121 242)  (1121 242)  routing T_21_15.lc_trk_g3_5 <X> T_21_15.wire_logic_cluster/lc_1/in_3
 (32 2)  (1122 242)  (1122 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (1123 242)  (1123 242)  routing T_21_15.lc_trk_g3_5 <X> T_21_15.wire_logic_cluster/lc_1/in_3
 (34 2)  (1124 242)  (1124 242)  routing T_21_15.lc_trk_g3_5 <X> T_21_15.wire_logic_cluster/lc_1/in_3
 (41 2)  (1131 242)  (1131 242)  LC_1 Logic Functioning bit
 (43 2)  (1133 242)  (1133 242)  LC_1 Logic Functioning bit
 (45 2)  (1135 242)  (1135 242)  LC_1 Logic Functioning bit
 (47 2)  (1137 242)  (1137 242)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (29 3)  (1119 243)  (1119 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (1120 243)  (1120 243)  routing T_21_15.lc_trk_g1_3 <X> T_21_15.wire_logic_cluster/lc_1/in_1
 (37 3)  (1127 243)  (1127 243)  LC_1 Logic Functioning bit
 (39 3)  (1129 243)  (1129 243)  LC_1 Logic Functioning bit
 (21 4)  (1111 244)  (1111 244)  routing T_21_15.sp12_h_r_3 <X> T_21_15.lc_trk_g1_3
 (22 4)  (1112 244)  (1112 244)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_3 lc_trk_g1_3
 (24 4)  (1114 244)  (1114 244)  routing T_21_15.sp12_h_r_3 <X> T_21_15.lc_trk_g1_3
 (21 5)  (1111 245)  (1111 245)  routing T_21_15.sp12_h_r_3 <X> T_21_15.lc_trk_g1_3
 (17 14)  (1107 254)  (1107 254)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (18 15)  (1108 255)  (1108 255)  routing T_21_15.sp4_r_v_b_45 <X> T_21_15.lc_trk_g3_5


LogicTile_26_15

 (3 2)  (1351 242)  (1351 242)  routing T_26_15.sp12_h_r_0 <X> T_26_15.sp12_h_l_23
 (3 3)  (1351 243)  (1351 243)  routing T_26_15.sp12_h_r_0 <X> T_26_15.sp12_h_l_23


LogicTile_30_15

 (3 9)  (1567 249)  (1567 249)  routing T_30_15.sp12_h_l_22 <X> T_30_15.sp12_v_b_1


LogicTile_31_15

 (3 9)  (1621 249)  (1621 249)  routing T_31_15.sp12_h_l_22 <X> T_31_15.sp12_v_b_1


LogicTile_32_15

 (3 2)  (1675 242)  (1675 242)  routing T_32_15.sp12_h_r_0 <X> T_32_15.sp12_h_l_23
 (3 3)  (1675 243)  (1675 243)  routing T_32_15.sp12_h_r_0 <X> T_32_15.sp12_h_l_23


IO_Tile_33_15

 (3 1)  (1729 241)  (1729 241)  IO control bit: IORIGHT_REN_1

 (17 1)  (1743 241)  (1743 241)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (1743 243)  (1743 243)  IOB_0 IO Functioning bit
 (2 6)  (1728 246)  (1728 246)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 246)  (1729 246)  IO control bit: IORIGHT_IE_1

 (3 9)  (1729 249)  (1729 249)  IO control bit: IORIGHT_IE_0

 (17 9)  (1743 249)  (1743 249)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (1743 253)  (1743 253)  IOB_1 IO Functioning bit


IO_Tile_0_14

 (3 1)  (14 225)  (14 225)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 230)  (15 230)  IO control bit: IOLEFT_REN_0



LogicTile_12_14

 (15 0)  (615 224)  (615 224)  routing T_12_14.sp4_h_r_1 <X> T_12_14.lc_trk_g0_1
 (16 0)  (616 224)  (616 224)  routing T_12_14.sp4_h_r_1 <X> T_12_14.lc_trk_g0_1
 (17 0)  (617 224)  (617 224)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_1 lc_trk_g0_1
 (29 0)  (629 224)  (629 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (632 224)  (632 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (633 224)  (633 224)  routing T_12_14.lc_trk_g2_1 <X> T_12_14.wire_logic_cluster/lc_0/in_3
 (35 0)  (635 224)  (635 224)  routing T_12_14.lc_trk_g0_4 <X> T_12_14.input_2_0
 (36 0)  (636 224)  (636 224)  LC_0 Logic Functioning bit
 (38 0)  (638 224)  (638 224)  LC_0 Logic Functioning bit
 (39 0)  (639 224)  (639 224)  LC_0 Logic Functioning bit
 (40 0)  (640 224)  (640 224)  LC_0 Logic Functioning bit
 (41 0)  (641 224)  (641 224)  LC_0 Logic Functioning bit
 (18 1)  (618 225)  (618 225)  routing T_12_14.sp4_h_r_1 <X> T_12_14.lc_trk_g0_1
 (28 1)  (628 225)  (628 225)  routing T_12_14.lc_trk_g2_0 <X> T_12_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 225)  (629 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (32 1)  (632 225)  (632 225)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_4 input_2_0
 (36 1)  (636 225)  (636 225)  LC_0 Logic Functioning bit
 (37 1)  (637 225)  (637 225)  LC_0 Logic Functioning bit
 (38 1)  (638 225)  (638 225)  LC_0 Logic Functioning bit
 (39 1)  (639 225)  (639 225)  LC_0 Logic Functioning bit
 (40 1)  (640 225)  (640 225)  LC_0 Logic Functioning bit
 (41 1)  (641 225)  (641 225)  LC_0 Logic Functioning bit
 (14 2)  (614 226)  (614 226)  routing T_12_14.sp4_h_l_9 <X> T_12_14.lc_trk_g0_4
 (28 2)  (628 226)  (628 226)  routing T_12_14.lc_trk_g2_6 <X> T_12_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 226)  (629 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (630 226)  (630 226)  routing T_12_14.lc_trk_g2_6 <X> T_12_14.wire_logic_cluster/lc_1/in_1
 (32 2)  (632 226)  (632 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (633 226)  (633 226)  routing T_12_14.lc_trk_g3_1 <X> T_12_14.wire_logic_cluster/lc_1/in_3
 (34 2)  (634 226)  (634 226)  routing T_12_14.lc_trk_g3_1 <X> T_12_14.wire_logic_cluster/lc_1/in_3
 (36 2)  (636 226)  (636 226)  LC_1 Logic Functioning bit
 (37 2)  (637 226)  (637 226)  LC_1 Logic Functioning bit
 (38 2)  (638 226)  (638 226)  LC_1 Logic Functioning bit
 (39 2)  (639 226)  (639 226)  LC_1 Logic Functioning bit
 (41 2)  (641 226)  (641 226)  LC_1 Logic Functioning bit
 (43 2)  (643 226)  (643 226)  LC_1 Logic Functioning bit
 (14 3)  (614 227)  (614 227)  routing T_12_14.sp4_h_l_9 <X> T_12_14.lc_trk_g0_4
 (15 3)  (615 227)  (615 227)  routing T_12_14.sp4_h_l_9 <X> T_12_14.lc_trk_g0_4
 (16 3)  (616 227)  (616 227)  routing T_12_14.sp4_h_l_9 <X> T_12_14.lc_trk_g0_4
 (17 3)  (617 227)  (617 227)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (30 3)  (630 227)  (630 227)  routing T_12_14.lc_trk_g2_6 <X> T_12_14.wire_logic_cluster/lc_1/in_1
 (36 3)  (636 227)  (636 227)  LC_1 Logic Functioning bit
 (37 3)  (637 227)  (637 227)  LC_1 Logic Functioning bit
 (38 3)  (638 227)  (638 227)  LC_1 Logic Functioning bit
 (39 3)  (639 227)  (639 227)  LC_1 Logic Functioning bit
 (41 3)  (641 227)  (641 227)  LC_1 Logic Functioning bit
 (43 3)  (643 227)  (643 227)  LC_1 Logic Functioning bit
 (48 3)  (648 227)  (648 227)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (29 4)  (629 228)  (629 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (631 228)  (631 228)  routing T_12_14.lc_trk_g1_4 <X> T_12_14.wire_logic_cluster/lc_2/in_3
 (32 4)  (632 228)  (632 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (634 228)  (634 228)  routing T_12_14.lc_trk_g1_4 <X> T_12_14.wire_logic_cluster/lc_2/in_3
 (40 4)  (640 228)  (640 228)  LC_2 Logic Functioning bit
 (41 4)  (641 228)  (641 228)  LC_2 Logic Functioning bit
 (50 4)  (650 228)  (650 228)  Cascade bit: LH_LC02_inmux02_5

 (28 5)  (628 229)  (628 229)  routing T_12_14.lc_trk_g2_0 <X> T_12_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 229)  (629 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (36 5)  (636 229)  (636 229)  LC_2 Logic Functioning bit
 (40 5)  (640 229)  (640 229)  LC_2 Logic Functioning bit
 (41 5)  (641 229)  (641 229)  LC_2 Logic Functioning bit
 (14 6)  (614 230)  (614 230)  routing T_12_14.sp4_h_l_9 <X> T_12_14.lc_trk_g1_4
 (14 7)  (614 231)  (614 231)  routing T_12_14.sp4_h_l_9 <X> T_12_14.lc_trk_g1_4
 (15 7)  (615 231)  (615 231)  routing T_12_14.sp4_h_l_9 <X> T_12_14.lc_trk_g1_4
 (16 7)  (616 231)  (616 231)  routing T_12_14.sp4_h_l_9 <X> T_12_14.lc_trk_g1_4
 (17 7)  (617 231)  (617 231)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_9 lc_trk_g1_4
 (17 8)  (617 232)  (617 232)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (618 232)  (618 232)  routing T_12_14.wire_logic_cluster/lc_1/out <X> T_12_14.lc_trk_g2_1
 (14 9)  (614 233)  (614 233)  routing T_12_14.sp4_r_v_b_32 <X> T_12_14.lc_trk_g2_0
 (17 9)  (617 233)  (617 233)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_32 lc_trk_g2_0
 (25 10)  (625 234)  (625 234)  routing T_12_14.rgt_op_6 <X> T_12_14.lc_trk_g2_6
 (22 11)  (622 235)  (622 235)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (624 235)  (624 235)  routing T_12_14.rgt_op_6 <X> T_12_14.lc_trk_g2_6
 (15 12)  (615 236)  (615 236)  routing T_12_14.rgt_op_1 <X> T_12_14.lc_trk_g3_1
 (17 12)  (617 236)  (617 236)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (618 236)  (618 236)  routing T_12_14.rgt_op_1 <X> T_12_14.lc_trk_g3_1


LogicTile_13_14

 (17 0)  (671 224)  (671 224)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (672 224)  (672 224)  routing T_13_14.wire_logic_cluster/lc_1/out <X> T_13_14.lc_trk_g0_1
 (21 0)  (675 224)  (675 224)  routing T_13_14.wire_logic_cluster/lc_3/out <X> T_13_14.lc_trk_g0_3
 (22 0)  (676 224)  (676 224)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (22 1)  (676 225)  (676 225)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (678 225)  (678 225)  routing T_13_14.top_op_2 <X> T_13_14.lc_trk_g0_2
 (25 1)  (679 225)  (679 225)  routing T_13_14.top_op_2 <X> T_13_14.lc_trk_g0_2
 (0 2)  (654 226)  (654 226)  routing T_13_14.glb_netwk_6 <X> T_13_14.wire_logic_cluster/lc_7/clk
 (1 2)  (655 226)  (655 226)  routing T_13_14.glb_netwk_6 <X> T_13_14.wire_logic_cluster/lc_7/clk
 (2 2)  (656 226)  (656 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (669 226)  (669 226)  routing T_13_14.sp4_h_r_5 <X> T_13_14.lc_trk_g0_5
 (16 2)  (670 226)  (670 226)  routing T_13_14.sp4_h_r_5 <X> T_13_14.lc_trk_g0_5
 (17 2)  (671 226)  (671 226)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_5 lc_trk_g0_5
 (22 2)  (676 226)  (676 226)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (678 226)  (678 226)  routing T_13_14.top_op_7 <X> T_13_14.lc_trk_g0_7
 (26 2)  (680 226)  (680 226)  routing T_13_14.lc_trk_g0_7 <X> T_13_14.wire_logic_cluster/lc_1/in_0
 (27 2)  (681 226)  (681 226)  routing T_13_14.lc_trk_g3_5 <X> T_13_14.wire_logic_cluster/lc_1/in_1
 (28 2)  (682 226)  (682 226)  routing T_13_14.lc_trk_g3_5 <X> T_13_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 226)  (683 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (684 226)  (684 226)  routing T_13_14.lc_trk_g3_5 <X> T_13_14.wire_logic_cluster/lc_1/in_1
 (32 2)  (686 226)  (686 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (687 226)  (687 226)  routing T_13_14.lc_trk_g2_0 <X> T_13_14.wire_logic_cluster/lc_1/in_3
 (36 2)  (690 226)  (690 226)  LC_1 Logic Functioning bit
 (37 2)  (691 226)  (691 226)  LC_1 Logic Functioning bit
 (43 2)  (697 226)  (697 226)  LC_1 Logic Functioning bit
 (45 2)  (699 226)  (699 226)  LC_1 Logic Functioning bit
 (48 2)  (702 226)  (702 226)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (8 3)  (662 227)  (662 227)  routing T_13_14.sp4_h_r_7 <X> T_13_14.sp4_v_t_36
 (9 3)  (663 227)  (663 227)  routing T_13_14.sp4_h_r_7 <X> T_13_14.sp4_v_t_36
 (10 3)  (664 227)  (664 227)  routing T_13_14.sp4_h_r_7 <X> T_13_14.sp4_v_t_36
 (14 3)  (668 227)  (668 227)  routing T_13_14.top_op_4 <X> T_13_14.lc_trk_g0_4
 (15 3)  (669 227)  (669 227)  routing T_13_14.top_op_4 <X> T_13_14.lc_trk_g0_4
 (17 3)  (671 227)  (671 227)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (18 3)  (672 227)  (672 227)  routing T_13_14.sp4_h_r_5 <X> T_13_14.lc_trk_g0_5
 (21 3)  (675 227)  (675 227)  routing T_13_14.top_op_7 <X> T_13_14.lc_trk_g0_7
 (26 3)  (680 227)  (680 227)  routing T_13_14.lc_trk_g0_7 <X> T_13_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 227)  (683 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (32 3)  (686 227)  (686 227)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (36 3)  (690 227)  (690 227)  LC_1 Logic Functioning bit
 (37 3)  (691 227)  (691 227)  LC_1 Logic Functioning bit
 (40 3)  (694 227)  (694 227)  LC_1 Logic Functioning bit
 (42 3)  (696 227)  (696 227)  LC_1 Logic Functioning bit
 (43 3)  (697 227)  (697 227)  LC_1 Logic Functioning bit
 (26 4)  (680 228)  (680 228)  routing T_13_14.lc_trk_g1_7 <X> T_13_14.wire_logic_cluster/lc_2/in_0
 (27 4)  (681 228)  (681 228)  routing T_13_14.lc_trk_g3_4 <X> T_13_14.wire_logic_cluster/lc_2/in_1
 (28 4)  (682 228)  (682 228)  routing T_13_14.lc_trk_g3_4 <X> T_13_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 228)  (683 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (684 228)  (684 228)  routing T_13_14.lc_trk_g3_4 <X> T_13_14.wire_logic_cluster/lc_2/in_1
 (31 4)  (685 228)  (685 228)  routing T_13_14.lc_trk_g0_5 <X> T_13_14.wire_logic_cluster/lc_2/in_3
 (32 4)  (686 228)  (686 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (35 4)  (689 228)  (689 228)  routing T_13_14.lc_trk_g3_7 <X> T_13_14.input_2_2
 (38 4)  (692 228)  (692 228)  LC_2 Logic Functioning bit
 (41 4)  (695 228)  (695 228)  LC_2 Logic Functioning bit
 (43 4)  (697 228)  (697 228)  LC_2 Logic Functioning bit
 (26 5)  (680 229)  (680 229)  routing T_13_14.lc_trk_g1_7 <X> T_13_14.wire_logic_cluster/lc_2/in_0
 (27 5)  (681 229)  (681 229)  routing T_13_14.lc_trk_g1_7 <X> T_13_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 229)  (683 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (32 5)  (686 229)  (686 229)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_7 input_2_2
 (33 5)  (687 229)  (687 229)  routing T_13_14.lc_trk_g3_7 <X> T_13_14.input_2_2
 (34 5)  (688 229)  (688 229)  routing T_13_14.lc_trk_g3_7 <X> T_13_14.input_2_2
 (35 5)  (689 229)  (689 229)  routing T_13_14.lc_trk_g3_7 <X> T_13_14.input_2_2
 (38 5)  (692 229)  (692 229)  LC_2 Logic Functioning bit
 (40 5)  (694 229)  (694 229)  LC_2 Logic Functioning bit
 (42 5)  (696 229)  (696 229)  LC_2 Logic Functioning bit
 (43 5)  (697 229)  (697 229)  LC_2 Logic Functioning bit
 (22 6)  (676 230)  (676 230)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_r_7 lc_trk_g1_7
 (23 6)  (677 230)  (677 230)  routing T_13_14.sp4_h_r_7 <X> T_13_14.lc_trk_g1_7
 (24 6)  (678 230)  (678 230)  routing T_13_14.sp4_h_r_7 <X> T_13_14.lc_trk_g1_7
 (27 6)  (681 230)  (681 230)  routing T_13_14.lc_trk_g3_5 <X> T_13_14.wire_logic_cluster/lc_3/in_1
 (28 6)  (682 230)  (682 230)  routing T_13_14.lc_trk_g3_5 <X> T_13_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 230)  (683 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (684 230)  (684 230)  routing T_13_14.lc_trk_g3_5 <X> T_13_14.wire_logic_cluster/lc_3/in_1
 (32 6)  (686 230)  (686 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (687 230)  (687 230)  routing T_13_14.lc_trk_g2_0 <X> T_13_14.wire_logic_cluster/lc_3/in_3
 (36 6)  (690 230)  (690 230)  LC_3 Logic Functioning bit
 (37 6)  (691 230)  (691 230)  LC_3 Logic Functioning bit
 (43 6)  (697 230)  (697 230)  LC_3 Logic Functioning bit
 (45 6)  (699 230)  (699 230)  LC_3 Logic Functioning bit
 (21 7)  (675 231)  (675 231)  routing T_13_14.sp4_h_r_7 <X> T_13_14.lc_trk_g1_7
 (22 7)  (676 231)  (676 231)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (678 231)  (678 231)  routing T_13_14.top_op_6 <X> T_13_14.lc_trk_g1_6
 (25 7)  (679 231)  (679 231)  routing T_13_14.top_op_6 <X> T_13_14.lc_trk_g1_6
 (26 7)  (680 231)  (680 231)  routing T_13_14.lc_trk_g2_3 <X> T_13_14.wire_logic_cluster/lc_3/in_0
 (28 7)  (682 231)  (682 231)  routing T_13_14.lc_trk_g2_3 <X> T_13_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 231)  (683 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (32 7)  (686 231)  (686 231)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (689 231)  (689 231)  routing T_13_14.lc_trk_g0_3 <X> T_13_14.input_2_3
 (36 7)  (690 231)  (690 231)  LC_3 Logic Functioning bit
 (37 7)  (691 231)  (691 231)  LC_3 Logic Functioning bit
 (40 7)  (694 231)  (694 231)  LC_3 Logic Functioning bit
 (42 7)  (696 231)  (696 231)  LC_3 Logic Functioning bit
 (43 7)  (697 231)  (697 231)  LC_3 Logic Functioning bit
 (52 7)  (706 231)  (706 231)  Enable bit of Mux _out_links/OutMux9_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_7
 (14 8)  (668 232)  (668 232)  routing T_13_14.rgt_op_0 <X> T_13_14.lc_trk_g2_0
 (21 8)  (675 232)  (675 232)  routing T_13_14.rgt_op_3 <X> T_13_14.lc_trk_g2_3
 (22 8)  (676 232)  (676 232)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (678 232)  (678 232)  routing T_13_14.rgt_op_3 <X> T_13_14.lc_trk_g2_3
 (26 8)  (680 232)  (680 232)  routing T_13_14.lc_trk_g0_4 <X> T_13_14.wire_logic_cluster/lc_4/in_0
 (27 8)  (681 232)  (681 232)  routing T_13_14.lc_trk_g3_2 <X> T_13_14.wire_logic_cluster/lc_4/in_1
 (28 8)  (682 232)  (682 232)  routing T_13_14.lc_trk_g3_2 <X> T_13_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 232)  (683 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (685 232)  (685 232)  routing T_13_14.lc_trk_g1_6 <X> T_13_14.wire_logic_cluster/lc_4/in_3
 (32 8)  (686 232)  (686 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (688 232)  (688 232)  routing T_13_14.lc_trk_g1_6 <X> T_13_14.wire_logic_cluster/lc_4/in_3
 (40 8)  (694 232)  (694 232)  LC_4 Logic Functioning bit
 (15 9)  (669 233)  (669 233)  routing T_13_14.rgt_op_0 <X> T_13_14.lc_trk_g2_0
 (17 9)  (671 233)  (671 233)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (29 9)  (683 233)  (683 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (684 233)  (684 233)  routing T_13_14.lc_trk_g3_2 <X> T_13_14.wire_logic_cluster/lc_4/in_1
 (31 9)  (685 233)  (685 233)  routing T_13_14.lc_trk_g1_6 <X> T_13_14.wire_logic_cluster/lc_4/in_3
 (32 9)  (686 233)  (686 233)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_2 input_2_4
 (35 9)  (689 233)  (689 233)  routing T_13_14.lc_trk_g0_2 <X> T_13_14.input_2_4
 (36 9)  (690 233)  (690 233)  LC_4 Logic Functioning bit
 (38 9)  (692 233)  (692 233)  LC_4 Logic Functioning bit
 (41 9)  (695 233)  (695 233)  LC_4 Logic Functioning bit
 (43 9)  (697 233)  (697 233)  LC_4 Logic Functioning bit
 (46 9)  (700 233)  (700 233)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (17 10)  (671 234)  (671 234)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (22 10)  (676 234)  (676 234)  Enable bit of Mux _local_links/g2_mux_7 => tnl_op_7 lc_trk_g2_7
 (24 10)  (678 234)  (678 234)  routing T_13_14.tnl_op_7 <X> T_13_14.lc_trk_g2_7
 (25 10)  (679 234)  (679 234)  routing T_13_14.rgt_op_6 <X> T_13_14.lc_trk_g2_6
 (26 10)  (680 234)  (680 234)  routing T_13_14.lc_trk_g2_5 <X> T_13_14.wire_logic_cluster/lc_5/in_0
 (27 10)  (681 234)  (681 234)  routing T_13_14.lc_trk_g1_7 <X> T_13_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 234)  (683 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (684 234)  (684 234)  routing T_13_14.lc_trk_g1_7 <X> T_13_14.wire_logic_cluster/lc_5/in_1
 (31 10)  (685 234)  (685 234)  routing T_13_14.lc_trk_g2_6 <X> T_13_14.wire_logic_cluster/lc_5/in_3
 (32 10)  (686 234)  (686 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (687 234)  (687 234)  routing T_13_14.lc_trk_g2_6 <X> T_13_14.wire_logic_cluster/lc_5/in_3
 (36 10)  (690 234)  (690 234)  LC_5 Logic Functioning bit
 (38 10)  (692 234)  (692 234)  LC_5 Logic Functioning bit
 (50 10)  (704 234)  (704 234)  Cascade bit: LH_LC05_inmux02_5

 (18 11)  (672 235)  (672 235)  routing T_13_14.sp4_r_v_b_37 <X> T_13_14.lc_trk_g2_5
 (21 11)  (675 235)  (675 235)  routing T_13_14.tnl_op_7 <X> T_13_14.lc_trk_g2_7
 (22 11)  (676 235)  (676 235)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (678 235)  (678 235)  routing T_13_14.rgt_op_6 <X> T_13_14.lc_trk_g2_6
 (28 11)  (682 235)  (682 235)  routing T_13_14.lc_trk_g2_5 <X> T_13_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 235)  (683 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (684 235)  (684 235)  routing T_13_14.lc_trk_g1_7 <X> T_13_14.wire_logic_cluster/lc_5/in_1
 (31 11)  (685 235)  (685 235)  routing T_13_14.lc_trk_g2_6 <X> T_13_14.wire_logic_cluster/lc_5/in_3
 (37 11)  (691 235)  (691 235)  LC_5 Logic Functioning bit
 (14 12)  (668 236)  (668 236)  routing T_13_14.sp4_h_r_40 <X> T_13_14.lc_trk_g3_0
 (28 12)  (682 236)  (682 236)  routing T_13_14.lc_trk_g2_7 <X> T_13_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 236)  (683 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (684 236)  (684 236)  routing T_13_14.lc_trk_g2_7 <X> T_13_14.wire_logic_cluster/lc_6/in_1
 (31 12)  (685 236)  (685 236)  routing T_13_14.lc_trk_g3_6 <X> T_13_14.wire_logic_cluster/lc_6/in_3
 (32 12)  (686 236)  (686 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (687 236)  (687 236)  routing T_13_14.lc_trk_g3_6 <X> T_13_14.wire_logic_cluster/lc_6/in_3
 (34 12)  (688 236)  (688 236)  routing T_13_14.lc_trk_g3_6 <X> T_13_14.wire_logic_cluster/lc_6/in_3
 (36 12)  (690 236)  (690 236)  LC_6 Logic Functioning bit
 (37 12)  (691 236)  (691 236)  LC_6 Logic Functioning bit
 (38 12)  (692 236)  (692 236)  LC_6 Logic Functioning bit
 (45 12)  (699 236)  (699 236)  LC_6 Logic Functioning bit
 (50 12)  (704 236)  (704 236)  Cascade bit: LH_LC06_inmux02_5

 (14 13)  (668 237)  (668 237)  routing T_13_14.sp4_h_r_40 <X> T_13_14.lc_trk_g3_0
 (15 13)  (669 237)  (669 237)  routing T_13_14.sp4_h_r_40 <X> T_13_14.lc_trk_g3_0
 (16 13)  (670 237)  (670 237)  routing T_13_14.sp4_h_r_40 <X> T_13_14.lc_trk_g3_0
 (17 13)  (671 237)  (671 237)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (22 13)  (676 237)  (676 237)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_b_18 lc_trk_g3_2
 (23 13)  (677 237)  (677 237)  routing T_13_14.sp12_v_b_18 <X> T_13_14.lc_trk_g3_2
 (25 13)  (679 237)  (679 237)  routing T_13_14.sp12_v_b_18 <X> T_13_14.lc_trk_g3_2
 (28 13)  (682 237)  (682 237)  routing T_13_14.lc_trk_g2_0 <X> T_13_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 237)  (683 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (684 237)  (684 237)  routing T_13_14.lc_trk_g2_7 <X> T_13_14.wire_logic_cluster/lc_6/in_1
 (31 13)  (685 237)  (685 237)  routing T_13_14.lc_trk_g3_6 <X> T_13_14.wire_logic_cluster/lc_6/in_3
 (36 13)  (690 237)  (690 237)  LC_6 Logic Functioning bit
 (37 13)  (691 237)  (691 237)  LC_6 Logic Functioning bit
 (38 13)  (692 237)  (692 237)  LC_6 Logic Functioning bit
 (39 13)  (693 237)  (693 237)  LC_6 Logic Functioning bit
 (41 13)  (695 237)  (695 237)  LC_6 Logic Functioning bit
 (53 13)  (707 237)  (707 237)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (11 14)  (665 238)  (665 238)  routing T_13_14.sp4_h_r_5 <X> T_13_14.sp4_v_t_46
 (13 14)  (667 238)  (667 238)  routing T_13_14.sp4_h_r_5 <X> T_13_14.sp4_v_t_46
 (17 14)  (671 238)  (671 238)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (672 238)  (672 238)  routing T_13_14.wire_logic_cluster/lc_5/out <X> T_13_14.lc_trk_g3_5
 (22 14)  (676 238)  (676 238)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (25 14)  (679 238)  (679 238)  routing T_13_14.wire_logic_cluster/lc_6/out <X> T_13_14.lc_trk_g3_6
 (26 14)  (680 238)  (680 238)  routing T_13_14.lc_trk_g3_4 <X> T_13_14.wire_logic_cluster/lc_7/in_0
 (29 14)  (683 238)  (683 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_1
 (31 14)  (685 238)  (685 238)  routing T_13_14.lc_trk_g0_4 <X> T_13_14.wire_logic_cluster/lc_7/in_3
 (32 14)  (686 238)  (686 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (38 14)  (692 238)  (692 238)  LC_7 Logic Functioning bit
 (12 15)  (666 239)  (666 239)  routing T_13_14.sp4_h_r_5 <X> T_13_14.sp4_v_t_46
 (15 15)  (669 239)  (669 239)  routing T_13_14.tnr_op_4 <X> T_13_14.lc_trk_g3_4
 (17 15)  (671 239)  (671 239)  Enable bit of Mux _local_links/g3_mux_4 => tnr_op_4 lc_trk_g3_4
 (22 15)  (676 239)  (676 239)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (27 15)  (681 239)  (681 239)  routing T_13_14.lc_trk_g3_4 <X> T_13_14.wire_logic_cluster/lc_7/in_0
 (28 15)  (682 239)  (682 239)  routing T_13_14.lc_trk_g3_4 <X> T_13_14.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 239)  (683 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (684 239)  (684 239)  routing T_13_14.lc_trk_g0_2 <X> T_13_14.wire_logic_cluster/lc_7/in_1
 (32 15)  (686 239)  (686 239)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_0 input_2_7
 (33 15)  (687 239)  (687 239)  routing T_13_14.lc_trk_g3_0 <X> T_13_14.input_2_7
 (34 15)  (688 239)  (688 239)  routing T_13_14.lc_trk_g3_0 <X> T_13_14.input_2_7
 (39 15)  (693 239)  (693 239)  LC_7 Logic Functioning bit
 (40 15)  (694 239)  (694 239)  LC_7 Logic Functioning bit


LogicTile_14_14

 (11 0)  (719 224)  (719 224)  routing T_14_14.sp4_h_r_9 <X> T_14_14.sp4_v_b_2
 (25 0)  (733 224)  (733 224)  routing T_14_14.bnr_op_2 <X> T_14_14.lc_trk_g0_2
 (26 0)  (734 224)  (734 224)  routing T_14_14.lc_trk_g2_6 <X> T_14_14.wire_logic_cluster/lc_0/in_0
 (28 0)  (736 224)  (736 224)  routing T_14_14.lc_trk_g2_1 <X> T_14_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 224)  (737 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (740 224)  (740 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (741 224)  (741 224)  routing T_14_14.lc_trk_g2_3 <X> T_14_14.wire_logic_cluster/lc_0/in_3
 (36 0)  (744 224)  (744 224)  LC_0 Logic Functioning bit
 (37 0)  (745 224)  (745 224)  LC_0 Logic Functioning bit
 (38 0)  (746 224)  (746 224)  LC_0 Logic Functioning bit
 (42 0)  (750 224)  (750 224)  LC_0 Logic Functioning bit
 (43 0)  (751 224)  (751 224)  LC_0 Logic Functioning bit
 (22 1)  (730 225)  (730 225)  Enable bit of Mux _local_links/g0_mux_2 => bnr_op_2 lc_trk_g0_2
 (25 1)  (733 225)  (733 225)  routing T_14_14.bnr_op_2 <X> T_14_14.lc_trk_g0_2
 (26 1)  (734 225)  (734 225)  routing T_14_14.lc_trk_g2_6 <X> T_14_14.wire_logic_cluster/lc_0/in_0
 (28 1)  (736 225)  (736 225)  routing T_14_14.lc_trk_g2_6 <X> T_14_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 225)  (737 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (31 1)  (739 225)  (739 225)  routing T_14_14.lc_trk_g2_3 <X> T_14_14.wire_logic_cluster/lc_0/in_3
 (32 1)  (740 225)  (740 225)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_3 input_2_0
 (34 1)  (742 225)  (742 225)  routing T_14_14.lc_trk_g1_3 <X> T_14_14.input_2_0
 (35 1)  (743 225)  (743 225)  routing T_14_14.lc_trk_g1_3 <X> T_14_14.input_2_0
 (36 1)  (744 225)  (744 225)  LC_0 Logic Functioning bit
 (37 1)  (745 225)  (745 225)  LC_0 Logic Functioning bit
 (42 1)  (750 225)  (750 225)  LC_0 Logic Functioning bit
 (43 1)  (751 225)  (751 225)  LC_0 Logic Functioning bit
 (13 2)  (721 226)  (721 226)  routing T_14_14.sp4_h_r_2 <X> T_14_14.sp4_v_t_39
 (21 2)  (729 226)  (729 226)  routing T_14_14.lft_op_7 <X> T_14_14.lc_trk_g0_7
 (22 2)  (730 226)  (730 226)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (732 226)  (732 226)  routing T_14_14.lft_op_7 <X> T_14_14.lc_trk_g0_7
 (26 2)  (734 226)  (734 226)  routing T_14_14.lc_trk_g2_7 <X> T_14_14.wire_logic_cluster/lc_1/in_0
 (27 2)  (735 226)  (735 226)  routing T_14_14.lc_trk_g3_5 <X> T_14_14.wire_logic_cluster/lc_1/in_1
 (28 2)  (736 226)  (736 226)  routing T_14_14.lc_trk_g3_5 <X> T_14_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 226)  (737 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (738 226)  (738 226)  routing T_14_14.lc_trk_g3_5 <X> T_14_14.wire_logic_cluster/lc_1/in_1
 (31 2)  (739 226)  (739 226)  routing T_14_14.lc_trk_g3_7 <X> T_14_14.wire_logic_cluster/lc_1/in_3
 (32 2)  (740 226)  (740 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (741 226)  (741 226)  routing T_14_14.lc_trk_g3_7 <X> T_14_14.wire_logic_cluster/lc_1/in_3
 (34 2)  (742 226)  (742 226)  routing T_14_14.lc_trk_g3_7 <X> T_14_14.wire_logic_cluster/lc_1/in_3
 (35 2)  (743 226)  (743 226)  routing T_14_14.lc_trk_g0_7 <X> T_14_14.input_2_1
 (36 2)  (744 226)  (744 226)  LC_1 Logic Functioning bit
 (37 2)  (745 226)  (745 226)  LC_1 Logic Functioning bit
 (38 2)  (746 226)  (746 226)  LC_1 Logic Functioning bit
 (39 2)  (747 226)  (747 226)  LC_1 Logic Functioning bit
 (40 2)  (748 226)  (748 226)  LC_1 Logic Functioning bit
 (41 2)  (749 226)  (749 226)  LC_1 Logic Functioning bit
 (42 2)  (750 226)  (750 226)  LC_1 Logic Functioning bit
 (43 2)  (751 226)  (751 226)  LC_1 Logic Functioning bit
 (12 3)  (720 227)  (720 227)  routing T_14_14.sp4_h_r_2 <X> T_14_14.sp4_v_t_39
 (14 3)  (722 227)  (722 227)  routing T_14_14.top_op_4 <X> T_14_14.lc_trk_g0_4
 (15 3)  (723 227)  (723 227)  routing T_14_14.top_op_4 <X> T_14_14.lc_trk_g0_4
 (17 3)  (725 227)  (725 227)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (26 3)  (734 227)  (734 227)  routing T_14_14.lc_trk_g2_7 <X> T_14_14.wire_logic_cluster/lc_1/in_0
 (28 3)  (736 227)  (736 227)  routing T_14_14.lc_trk_g2_7 <X> T_14_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 227)  (737 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (31 3)  (739 227)  (739 227)  routing T_14_14.lc_trk_g3_7 <X> T_14_14.wire_logic_cluster/lc_1/in_3
 (32 3)  (740 227)  (740 227)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_7 input_2_1
 (35 3)  (743 227)  (743 227)  routing T_14_14.lc_trk_g0_7 <X> T_14_14.input_2_1
 (36 3)  (744 227)  (744 227)  LC_1 Logic Functioning bit
 (37 3)  (745 227)  (745 227)  LC_1 Logic Functioning bit
 (38 3)  (746 227)  (746 227)  LC_1 Logic Functioning bit
 (39 3)  (747 227)  (747 227)  LC_1 Logic Functioning bit
 (40 3)  (748 227)  (748 227)  LC_1 Logic Functioning bit
 (42 3)  (750 227)  (750 227)  LC_1 Logic Functioning bit
 (43 3)  (751 227)  (751 227)  LC_1 Logic Functioning bit
 (12 4)  (720 228)  (720 228)  routing T_14_14.sp4_v_t_40 <X> T_14_14.sp4_h_r_5
 (21 4)  (729 228)  (729 228)  routing T_14_14.sp4_h_r_11 <X> T_14_14.lc_trk_g1_3
 (22 4)  (730 228)  (730 228)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (731 228)  (731 228)  routing T_14_14.sp4_h_r_11 <X> T_14_14.lc_trk_g1_3
 (24 4)  (732 228)  (732 228)  routing T_14_14.sp4_h_r_11 <X> T_14_14.lc_trk_g1_3
 (26 4)  (734 228)  (734 228)  routing T_14_14.lc_trk_g0_4 <X> T_14_14.wire_logic_cluster/lc_2/in_0
 (32 4)  (740 228)  (740 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (742 228)  (742 228)  routing T_14_14.lc_trk_g1_2 <X> T_14_14.wire_logic_cluster/lc_2/in_3
 (35 4)  (743 228)  (743 228)  routing T_14_14.lc_trk_g1_7 <X> T_14_14.input_2_2
 (38 4)  (746 228)  (746 228)  LC_2 Logic Functioning bit
 (22 5)  (730 229)  (730 229)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_2 lc_trk_g1_2
 (23 5)  (731 229)  (731 229)  routing T_14_14.sp4_h_r_2 <X> T_14_14.lc_trk_g1_2
 (24 5)  (732 229)  (732 229)  routing T_14_14.sp4_h_r_2 <X> T_14_14.lc_trk_g1_2
 (25 5)  (733 229)  (733 229)  routing T_14_14.sp4_h_r_2 <X> T_14_14.lc_trk_g1_2
 (29 5)  (737 229)  (737 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (31 5)  (739 229)  (739 229)  routing T_14_14.lc_trk_g1_2 <X> T_14_14.wire_logic_cluster/lc_2/in_3
 (32 5)  (740 229)  (740 229)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_7 input_2_2
 (34 5)  (742 229)  (742 229)  routing T_14_14.lc_trk_g1_7 <X> T_14_14.input_2_2
 (35 5)  (743 229)  (743 229)  routing T_14_14.lc_trk_g1_7 <X> T_14_14.input_2_2
 (39 5)  (747 229)  (747 229)  LC_2 Logic Functioning bit
 (12 6)  (720 230)  (720 230)  routing T_14_14.sp4_h_r_2 <X> T_14_14.sp4_h_l_40
 (22 6)  (730 230)  (730 230)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_23 lc_trk_g1_7
 (23 6)  (731 230)  (731 230)  routing T_14_14.sp4_v_b_23 <X> T_14_14.lc_trk_g1_7
 (24 6)  (732 230)  (732 230)  routing T_14_14.sp4_v_b_23 <X> T_14_14.lc_trk_g1_7
 (26 6)  (734 230)  (734 230)  routing T_14_14.lc_trk_g2_7 <X> T_14_14.wire_logic_cluster/lc_3/in_0
 (27 6)  (735 230)  (735 230)  routing T_14_14.lc_trk_g3_3 <X> T_14_14.wire_logic_cluster/lc_3/in_1
 (28 6)  (736 230)  (736 230)  routing T_14_14.lc_trk_g3_3 <X> T_14_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 230)  (737 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (739 230)  (739 230)  routing T_14_14.lc_trk_g3_7 <X> T_14_14.wire_logic_cluster/lc_3/in_3
 (32 6)  (740 230)  (740 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (741 230)  (741 230)  routing T_14_14.lc_trk_g3_7 <X> T_14_14.wire_logic_cluster/lc_3/in_3
 (34 6)  (742 230)  (742 230)  routing T_14_14.lc_trk_g3_7 <X> T_14_14.wire_logic_cluster/lc_3/in_3
 (36 6)  (744 230)  (744 230)  LC_3 Logic Functioning bit
 (37 6)  (745 230)  (745 230)  LC_3 Logic Functioning bit
 (38 6)  (746 230)  (746 230)  LC_3 Logic Functioning bit
 (39 6)  (747 230)  (747 230)  LC_3 Logic Functioning bit
 (41 6)  (749 230)  (749 230)  LC_3 Logic Functioning bit
 (42 6)  (750 230)  (750 230)  LC_3 Logic Functioning bit
 (43 6)  (751 230)  (751 230)  LC_3 Logic Functioning bit
 (50 6)  (758 230)  (758 230)  Cascade bit: LH_LC03_inmux02_5

 (13 7)  (721 231)  (721 231)  routing T_14_14.sp4_h_r_2 <X> T_14_14.sp4_h_l_40
 (26 7)  (734 231)  (734 231)  routing T_14_14.lc_trk_g2_7 <X> T_14_14.wire_logic_cluster/lc_3/in_0
 (28 7)  (736 231)  (736 231)  routing T_14_14.lc_trk_g2_7 <X> T_14_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 231)  (737 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (30 7)  (738 231)  (738 231)  routing T_14_14.lc_trk_g3_3 <X> T_14_14.wire_logic_cluster/lc_3/in_1
 (31 7)  (739 231)  (739 231)  routing T_14_14.lc_trk_g3_7 <X> T_14_14.wire_logic_cluster/lc_3/in_3
 (36 7)  (744 231)  (744 231)  LC_3 Logic Functioning bit
 (37 7)  (745 231)  (745 231)  LC_3 Logic Functioning bit
 (38 7)  (746 231)  (746 231)  LC_3 Logic Functioning bit
 (39 7)  (747 231)  (747 231)  LC_3 Logic Functioning bit
 (40 7)  (748 231)  (748 231)  LC_3 Logic Functioning bit
 (41 7)  (749 231)  (749 231)  LC_3 Logic Functioning bit
 (42 7)  (750 231)  (750 231)  LC_3 Logic Functioning bit
 (43 7)  (751 231)  (751 231)  LC_3 Logic Functioning bit
 (15 8)  (723 232)  (723 232)  routing T_14_14.sp4_h_r_33 <X> T_14_14.lc_trk_g2_1
 (16 8)  (724 232)  (724 232)  routing T_14_14.sp4_h_r_33 <X> T_14_14.lc_trk_g2_1
 (17 8)  (725 232)  (725 232)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (726 232)  (726 232)  routing T_14_14.sp4_h_r_33 <X> T_14_14.lc_trk_g2_1
 (22 8)  (730 232)  (730 232)  Enable bit of Mux _local_links/g2_mux_3 => tnr_op_3 lc_trk_g2_3
 (24 8)  (732 232)  (732 232)  routing T_14_14.tnr_op_3 <X> T_14_14.lc_trk_g2_3
 (27 8)  (735 232)  (735 232)  routing T_14_14.lc_trk_g3_0 <X> T_14_14.wire_logic_cluster/lc_4/in_1
 (28 8)  (736 232)  (736 232)  routing T_14_14.lc_trk_g3_0 <X> T_14_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 232)  (737 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (740 232)  (740 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (742 232)  (742 232)  routing T_14_14.lc_trk_g1_2 <X> T_14_14.wire_logic_cluster/lc_4/in_3
 (41 8)  (749 232)  (749 232)  LC_4 Logic Functioning bit
 (43 8)  (751 232)  (751 232)  LC_4 Logic Functioning bit
 (31 9)  (739 233)  (739 233)  routing T_14_14.lc_trk_g1_2 <X> T_14_14.wire_logic_cluster/lc_4/in_3
 (41 9)  (749 233)  (749 233)  LC_4 Logic Functioning bit
 (43 9)  (751 233)  (751 233)  LC_4 Logic Functioning bit
 (4 10)  (712 234)  (712 234)  routing T_14_14.sp4_h_r_0 <X> T_14_14.sp4_v_t_43
 (6 10)  (714 234)  (714 234)  routing T_14_14.sp4_h_r_0 <X> T_14_14.sp4_v_t_43
 (21 10)  (729 234)  (729 234)  routing T_14_14.rgt_op_7 <X> T_14_14.lc_trk_g2_7
 (22 10)  (730 234)  (730 234)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (732 234)  (732 234)  routing T_14_14.rgt_op_7 <X> T_14_14.lc_trk_g2_7
 (29 10)  (737 234)  (737 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (739 234)  (739 234)  routing T_14_14.lc_trk_g0_4 <X> T_14_14.wire_logic_cluster/lc_5/in_3
 (32 10)  (740 234)  (740 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (35 10)  (743 234)  (743 234)  routing T_14_14.lc_trk_g3_4 <X> T_14_14.input_2_5
 (39 10)  (747 234)  (747 234)  LC_5 Logic Functioning bit
 (53 10)  (761 234)  (761 234)  Enable bit of Mux _out_links/OutMuxa_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_27
 (5 11)  (713 235)  (713 235)  routing T_14_14.sp4_h_r_0 <X> T_14_14.sp4_v_t_43
 (14 11)  (722 235)  (722 235)  routing T_14_14.tnl_op_4 <X> T_14_14.lc_trk_g2_4
 (15 11)  (723 235)  (723 235)  routing T_14_14.tnl_op_4 <X> T_14_14.lc_trk_g2_4
 (17 11)  (725 235)  (725 235)  Enable bit of Mux _local_links/g2_mux_4 => tnl_op_4 lc_trk_g2_4
 (22 11)  (730 235)  (730 235)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (733 235)  (733 235)  routing T_14_14.sp4_r_v_b_38 <X> T_14_14.lc_trk_g2_6
 (26 11)  (734 235)  (734 235)  routing T_14_14.lc_trk_g3_2 <X> T_14_14.wire_logic_cluster/lc_5/in_0
 (27 11)  (735 235)  (735 235)  routing T_14_14.lc_trk_g3_2 <X> T_14_14.wire_logic_cluster/lc_5/in_0
 (28 11)  (736 235)  (736 235)  routing T_14_14.lc_trk_g3_2 <X> T_14_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 235)  (737 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (30 11)  (738 235)  (738 235)  routing T_14_14.lc_trk_g0_2 <X> T_14_14.wire_logic_cluster/lc_5/in_1
 (32 11)  (740 235)  (740 235)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_4 input_2_5
 (33 11)  (741 235)  (741 235)  routing T_14_14.lc_trk_g3_4 <X> T_14_14.input_2_5
 (34 11)  (742 235)  (742 235)  routing T_14_14.lc_trk_g3_4 <X> T_14_14.input_2_5
 (15 12)  (723 236)  (723 236)  routing T_14_14.tnl_op_1 <X> T_14_14.lc_trk_g3_1
 (17 12)  (725 236)  (725 236)  Enable bit of Mux _local_links/g3_mux_1 => tnl_op_1 lc_trk_g3_1
 (22 12)  (730 236)  (730 236)  Enable bit of Mux _local_links/g3_mux_3 => tnl_op_3 lc_trk_g3_3
 (24 12)  (732 236)  (732 236)  routing T_14_14.tnl_op_3 <X> T_14_14.lc_trk_g3_3
 (26 12)  (734 236)  (734 236)  routing T_14_14.lc_trk_g0_4 <X> T_14_14.wire_logic_cluster/lc_6/in_0
 (27 12)  (735 236)  (735 236)  routing T_14_14.lc_trk_g3_4 <X> T_14_14.wire_logic_cluster/lc_6/in_1
 (28 12)  (736 236)  (736 236)  routing T_14_14.lc_trk_g3_4 <X> T_14_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 236)  (737 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (738 236)  (738 236)  routing T_14_14.lc_trk_g3_4 <X> T_14_14.wire_logic_cluster/lc_6/in_1
 (32 12)  (740 236)  (740 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (741 236)  (741 236)  routing T_14_14.lc_trk_g3_2 <X> T_14_14.wire_logic_cluster/lc_6/in_3
 (34 12)  (742 236)  (742 236)  routing T_14_14.lc_trk_g3_2 <X> T_14_14.wire_logic_cluster/lc_6/in_3
 (35 12)  (743 236)  (743 236)  routing T_14_14.lc_trk_g1_7 <X> T_14_14.input_2_6
 (14 13)  (722 237)  (722 237)  routing T_14_14.sp4_r_v_b_40 <X> T_14_14.lc_trk_g3_0
 (17 13)  (725 237)  (725 237)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (18 13)  (726 237)  (726 237)  routing T_14_14.tnl_op_1 <X> T_14_14.lc_trk_g3_1
 (21 13)  (729 237)  (729 237)  routing T_14_14.tnl_op_3 <X> T_14_14.lc_trk_g3_3
 (22 13)  (730 237)  (730 237)  Enable bit of Mux _local_links/g3_mux_2 => tnr_op_2 lc_trk_g3_2
 (24 13)  (732 237)  (732 237)  routing T_14_14.tnr_op_2 <X> T_14_14.lc_trk_g3_2
 (29 13)  (737 237)  (737 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (31 13)  (739 237)  (739 237)  routing T_14_14.lc_trk_g3_2 <X> T_14_14.wire_logic_cluster/lc_6/in_3
 (32 13)  (740 237)  (740 237)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_7 input_2_6
 (34 13)  (742 237)  (742 237)  routing T_14_14.lc_trk_g1_7 <X> T_14_14.input_2_6
 (35 13)  (743 237)  (743 237)  routing T_14_14.lc_trk_g1_7 <X> T_14_14.input_2_6
 (40 13)  (748 237)  (748 237)  LC_6 Logic Functioning bit
 (53 13)  (761 237)  (761 237)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (14 14)  (722 238)  (722 238)  routing T_14_14.rgt_op_4 <X> T_14_14.lc_trk_g3_4
 (15 14)  (723 238)  (723 238)  routing T_14_14.tnr_op_5 <X> T_14_14.lc_trk_g3_5
 (17 14)  (725 238)  (725 238)  Enable bit of Mux _local_links/g3_mux_5 => tnr_op_5 lc_trk_g3_5
 (22 14)  (730 238)  (730 238)  Enable bit of Mux _local_links/g3_mux_7 => tnr_op_7 lc_trk_g3_7
 (24 14)  (732 238)  (732 238)  routing T_14_14.tnr_op_7 <X> T_14_14.lc_trk_g3_7
 (28 14)  (736 238)  (736 238)  routing T_14_14.lc_trk_g2_4 <X> T_14_14.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 238)  (737 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (738 238)  (738 238)  routing T_14_14.lc_trk_g2_4 <X> T_14_14.wire_logic_cluster/lc_7/in_1
 (32 14)  (740 238)  (740 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (741 238)  (741 238)  routing T_14_14.lc_trk_g3_1 <X> T_14_14.wire_logic_cluster/lc_7/in_3
 (34 14)  (742 238)  (742 238)  routing T_14_14.lc_trk_g3_1 <X> T_14_14.wire_logic_cluster/lc_7/in_3
 (37 14)  (745 238)  (745 238)  LC_7 Logic Functioning bit
 (50 14)  (758 238)  (758 238)  Cascade bit: LH_LC07_inmux02_5

 (15 15)  (723 239)  (723 239)  routing T_14_14.rgt_op_4 <X> T_14_14.lc_trk_g3_4
 (17 15)  (725 239)  (725 239)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (26 15)  (734 239)  (734 239)  routing T_14_14.lc_trk_g1_2 <X> T_14_14.wire_logic_cluster/lc_7/in_0
 (27 15)  (735 239)  (735 239)  routing T_14_14.lc_trk_g1_2 <X> T_14_14.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 239)  (737 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_2 wire_logic_cluster/lc_7/in_0
 (36 15)  (744 239)  (744 239)  LC_7 Logic Functioning bit
 (43 15)  (751 239)  (751 239)  LC_7 Logic Functioning bit
 (46 15)  (754 239)  (754 239)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_15_14

 (26 0)  (788 224)  (788 224)  routing T_15_14.lc_trk_g0_6 <X> T_15_14.wire_logic_cluster/lc_0/in_0
 (28 0)  (790 224)  (790 224)  routing T_15_14.lc_trk_g2_5 <X> T_15_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 224)  (791 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (792 224)  (792 224)  routing T_15_14.lc_trk_g2_5 <X> T_15_14.wire_logic_cluster/lc_0/in_1
 (31 0)  (793 224)  (793 224)  routing T_15_14.lc_trk_g3_6 <X> T_15_14.wire_logic_cluster/lc_0/in_3
 (32 0)  (794 224)  (794 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (795 224)  (795 224)  routing T_15_14.lc_trk_g3_6 <X> T_15_14.wire_logic_cluster/lc_0/in_3
 (34 0)  (796 224)  (796 224)  routing T_15_14.lc_trk_g3_6 <X> T_15_14.wire_logic_cluster/lc_0/in_3
 (36 0)  (798 224)  (798 224)  LC_0 Logic Functioning bit
 (37 0)  (799 224)  (799 224)  LC_0 Logic Functioning bit
 (38 0)  (800 224)  (800 224)  LC_0 Logic Functioning bit
 (39 0)  (801 224)  (801 224)  LC_0 Logic Functioning bit
 (40 0)  (802 224)  (802 224)  LC_0 Logic Functioning bit
 (41 0)  (803 224)  (803 224)  LC_0 Logic Functioning bit
 (42 0)  (804 224)  (804 224)  LC_0 Logic Functioning bit
 (43 0)  (805 224)  (805 224)  LC_0 Logic Functioning bit
 (53 0)  (815 224)  (815 224)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (22 1)  (784 225)  (784 225)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (786 225)  (786 225)  routing T_15_14.top_op_2 <X> T_15_14.lc_trk_g0_2
 (25 1)  (787 225)  (787 225)  routing T_15_14.top_op_2 <X> T_15_14.lc_trk_g0_2
 (26 1)  (788 225)  (788 225)  routing T_15_14.lc_trk_g0_6 <X> T_15_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 225)  (791 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (31 1)  (793 225)  (793 225)  routing T_15_14.lc_trk_g3_6 <X> T_15_14.wire_logic_cluster/lc_0/in_3
 (32 1)  (794 225)  (794 225)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (795 225)  (795 225)  routing T_15_14.lc_trk_g2_0 <X> T_15_14.input_2_0
 (36 1)  (798 225)  (798 225)  LC_0 Logic Functioning bit
 (38 1)  (800 225)  (800 225)  LC_0 Logic Functioning bit
 (39 1)  (801 225)  (801 225)  LC_0 Logic Functioning bit
 (40 1)  (802 225)  (802 225)  LC_0 Logic Functioning bit
 (41 1)  (803 225)  (803 225)  LC_0 Logic Functioning bit
 (42 1)  (804 225)  (804 225)  LC_0 Logic Functioning bit
 (43 1)  (805 225)  (805 225)  LC_0 Logic Functioning bit
 (25 2)  (787 226)  (787 226)  routing T_15_14.lft_op_6 <X> T_15_14.lc_trk_g0_6
 (28 2)  (790 226)  (790 226)  routing T_15_14.lc_trk_g2_6 <X> T_15_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 226)  (791 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (792 226)  (792 226)  routing T_15_14.lc_trk_g2_6 <X> T_15_14.wire_logic_cluster/lc_1/in_1
 (32 2)  (794 226)  (794 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (40 2)  (802 226)  (802 226)  LC_1 Logic Functioning bit
 (42 2)  (804 226)  (804 226)  LC_1 Logic Functioning bit
 (22 3)  (784 227)  (784 227)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (786 227)  (786 227)  routing T_15_14.lft_op_6 <X> T_15_14.lc_trk_g0_6
 (26 3)  (788 227)  (788 227)  routing T_15_14.lc_trk_g1_2 <X> T_15_14.wire_logic_cluster/lc_1/in_0
 (27 3)  (789 227)  (789 227)  routing T_15_14.lc_trk_g1_2 <X> T_15_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 227)  (791 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (30 3)  (792 227)  (792 227)  routing T_15_14.lc_trk_g2_6 <X> T_15_14.wire_logic_cluster/lc_1/in_1
 (31 3)  (793 227)  (793 227)  routing T_15_14.lc_trk_g0_2 <X> T_15_14.wire_logic_cluster/lc_1/in_3
 (26 4)  (788 228)  (788 228)  routing T_15_14.lc_trk_g2_4 <X> T_15_14.wire_logic_cluster/lc_2/in_0
 (28 4)  (790 228)  (790 228)  routing T_15_14.lc_trk_g2_5 <X> T_15_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 228)  (791 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (792 228)  (792 228)  routing T_15_14.lc_trk_g2_5 <X> T_15_14.wire_logic_cluster/lc_2/in_1
 (32 4)  (794 228)  (794 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (795 228)  (795 228)  routing T_15_14.lc_trk_g2_1 <X> T_15_14.wire_logic_cluster/lc_2/in_3
 (36 4)  (798 228)  (798 228)  LC_2 Logic Functioning bit
 (38 4)  (800 228)  (800 228)  LC_2 Logic Functioning bit
 (22 5)  (784 229)  (784 229)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (786 229)  (786 229)  routing T_15_14.bot_op_2 <X> T_15_14.lc_trk_g1_2
 (28 5)  (790 229)  (790 229)  routing T_15_14.lc_trk_g2_4 <X> T_15_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 229)  (791 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (36 5)  (798 229)  (798 229)  LC_2 Logic Functioning bit
 (37 5)  (799 229)  (799 229)  LC_2 Logic Functioning bit
 (38 5)  (800 229)  (800 229)  LC_2 Logic Functioning bit
 (39 5)  (801 229)  (801 229)  LC_2 Logic Functioning bit
 (40 5)  (802 229)  (802 229)  LC_2 Logic Functioning bit
 (42 5)  (804 229)  (804 229)  LC_2 Logic Functioning bit
 (26 6)  (788 230)  (788 230)  routing T_15_14.lc_trk_g3_6 <X> T_15_14.wire_logic_cluster/lc_3/in_0
 (28 6)  (790 230)  (790 230)  routing T_15_14.lc_trk_g2_6 <X> T_15_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 230)  (791 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (792 230)  (792 230)  routing T_15_14.lc_trk_g2_6 <X> T_15_14.wire_logic_cluster/lc_3/in_1
 (32 6)  (794 230)  (794 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (46 6)  (808 230)  (808 230)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (50 6)  (812 230)  (812 230)  Cascade bit: LH_LC03_inmux02_5

 (9 7)  (771 231)  (771 231)  routing T_15_14.sp4_v_b_8 <X> T_15_14.sp4_v_t_41
 (10 7)  (772 231)  (772 231)  routing T_15_14.sp4_v_b_8 <X> T_15_14.sp4_v_t_41
 (26 7)  (788 231)  (788 231)  routing T_15_14.lc_trk_g3_6 <X> T_15_14.wire_logic_cluster/lc_3/in_0
 (27 7)  (789 231)  (789 231)  routing T_15_14.lc_trk_g3_6 <X> T_15_14.wire_logic_cluster/lc_3/in_0
 (28 7)  (790 231)  (790 231)  routing T_15_14.lc_trk_g3_6 <X> T_15_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 231)  (791 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (792 231)  (792 231)  routing T_15_14.lc_trk_g2_6 <X> T_15_14.wire_logic_cluster/lc_3/in_1
 (31 7)  (793 231)  (793 231)  routing T_15_14.lc_trk_g0_2 <X> T_15_14.wire_logic_cluster/lc_3/in_3
 (42 7)  (804 231)  (804 231)  LC_3 Logic Functioning bit
 (14 8)  (776 232)  (776 232)  routing T_15_14.sp4_h_l_21 <X> T_15_14.lc_trk_g2_0
 (15 8)  (777 232)  (777 232)  routing T_15_14.tnr_op_1 <X> T_15_14.lc_trk_g2_1
 (17 8)  (779 232)  (779 232)  Enable bit of Mux _local_links/g2_mux_1 => tnr_op_1 lc_trk_g2_1
 (22 8)  (784 232)  (784 232)  Enable bit of Mux _local_links/g2_mux_3 => tnr_op_3 lc_trk_g2_3
 (24 8)  (786 232)  (786 232)  routing T_15_14.tnr_op_3 <X> T_15_14.lc_trk_g2_3
 (28 8)  (790 232)  (790 232)  routing T_15_14.lc_trk_g2_3 <X> T_15_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 232)  (791 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (793 232)  (793 232)  routing T_15_14.lc_trk_g3_4 <X> T_15_14.wire_logic_cluster/lc_4/in_3
 (32 8)  (794 232)  (794 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (795 232)  (795 232)  routing T_15_14.lc_trk_g3_4 <X> T_15_14.wire_logic_cluster/lc_4/in_3
 (34 8)  (796 232)  (796 232)  routing T_15_14.lc_trk_g3_4 <X> T_15_14.wire_logic_cluster/lc_4/in_3
 (36 8)  (798 232)  (798 232)  LC_4 Logic Functioning bit
 (37 8)  (799 232)  (799 232)  LC_4 Logic Functioning bit
 (38 8)  (800 232)  (800 232)  LC_4 Logic Functioning bit
 (39 8)  (801 232)  (801 232)  LC_4 Logic Functioning bit
 (41 8)  (803 232)  (803 232)  LC_4 Logic Functioning bit
 (43 8)  (805 232)  (805 232)  LC_4 Logic Functioning bit
 (53 8)  (815 232)  (815 232)  Enable bit of Mux _out_links/OutMuxa_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_25
 (15 9)  (777 233)  (777 233)  routing T_15_14.sp4_h_l_21 <X> T_15_14.lc_trk_g2_0
 (16 9)  (778 233)  (778 233)  routing T_15_14.sp4_h_l_21 <X> T_15_14.lc_trk_g2_0
 (17 9)  (779 233)  (779 233)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (30 9)  (792 233)  (792 233)  routing T_15_14.lc_trk_g2_3 <X> T_15_14.wire_logic_cluster/lc_4/in_1
 (36 9)  (798 233)  (798 233)  LC_4 Logic Functioning bit
 (37 9)  (799 233)  (799 233)  LC_4 Logic Functioning bit
 (38 9)  (800 233)  (800 233)  LC_4 Logic Functioning bit
 (39 9)  (801 233)  (801 233)  LC_4 Logic Functioning bit
 (41 9)  (803 233)  (803 233)  LC_4 Logic Functioning bit
 (43 9)  (805 233)  (805 233)  LC_4 Logic Functioning bit
 (15 10)  (777 234)  (777 234)  routing T_15_14.rgt_op_5 <X> T_15_14.lc_trk_g2_5
 (17 10)  (779 234)  (779 234)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (780 234)  (780 234)  routing T_15_14.rgt_op_5 <X> T_15_14.lc_trk_g2_5
 (25 10)  (787 234)  (787 234)  routing T_15_14.wire_logic_cluster/lc_6/out <X> T_15_14.lc_trk_g2_6
 (26 10)  (788 234)  (788 234)  routing T_15_14.lc_trk_g2_5 <X> T_15_14.wire_logic_cluster/lc_5/in_0
 (31 10)  (793 234)  (793 234)  routing T_15_14.lc_trk_g0_6 <X> T_15_14.wire_logic_cluster/lc_5/in_3
 (32 10)  (794 234)  (794 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (36 10)  (798 234)  (798 234)  LC_5 Logic Functioning bit
 (38 10)  (800 234)  (800 234)  LC_5 Logic Functioning bit
 (14 11)  (776 235)  (776 235)  routing T_15_14.tnl_op_4 <X> T_15_14.lc_trk_g2_4
 (15 11)  (777 235)  (777 235)  routing T_15_14.tnl_op_4 <X> T_15_14.lc_trk_g2_4
 (17 11)  (779 235)  (779 235)  Enable bit of Mux _local_links/g2_mux_4 => tnl_op_4 lc_trk_g2_4
 (22 11)  (784 235)  (784 235)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (28 11)  (790 235)  (790 235)  routing T_15_14.lc_trk_g2_5 <X> T_15_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 235)  (791 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (31 11)  (793 235)  (793 235)  routing T_15_14.lc_trk_g0_6 <X> T_15_14.wire_logic_cluster/lc_5/in_3
 (37 11)  (799 235)  (799 235)  LC_5 Logic Functioning bit
 (39 11)  (801 235)  (801 235)  LC_5 Logic Functioning bit
 (15 12)  (777 236)  (777 236)  routing T_15_14.tnr_op_1 <X> T_15_14.lc_trk_g3_1
 (17 12)  (779 236)  (779 236)  Enable bit of Mux _local_links/g3_mux_1 => tnr_op_1 lc_trk_g3_1
 (28 12)  (790 236)  (790 236)  routing T_15_14.lc_trk_g2_3 <X> T_15_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 236)  (791 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (793 236)  (793 236)  routing T_15_14.lc_trk_g3_4 <X> T_15_14.wire_logic_cluster/lc_6/in_3
 (32 12)  (794 236)  (794 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (795 236)  (795 236)  routing T_15_14.lc_trk_g3_4 <X> T_15_14.wire_logic_cluster/lc_6/in_3
 (34 12)  (796 236)  (796 236)  routing T_15_14.lc_trk_g3_4 <X> T_15_14.wire_logic_cluster/lc_6/in_3
 (37 12)  (799 236)  (799 236)  LC_6 Logic Functioning bit
 (39 12)  (801 236)  (801 236)  LC_6 Logic Functioning bit
 (40 12)  (802 236)  (802 236)  LC_6 Logic Functioning bit
 (41 12)  (803 236)  (803 236)  LC_6 Logic Functioning bit
 (42 12)  (804 236)  (804 236)  LC_6 Logic Functioning bit
 (43 12)  (805 236)  (805 236)  LC_6 Logic Functioning bit
 (30 13)  (792 237)  (792 237)  routing T_15_14.lc_trk_g2_3 <X> T_15_14.wire_logic_cluster/lc_6/in_1
 (37 13)  (799 237)  (799 237)  LC_6 Logic Functioning bit
 (39 13)  (801 237)  (801 237)  LC_6 Logic Functioning bit
 (40 13)  (802 237)  (802 237)  LC_6 Logic Functioning bit
 (41 13)  (803 237)  (803 237)  LC_6 Logic Functioning bit
 (42 13)  (804 237)  (804 237)  LC_6 Logic Functioning bit
 (43 13)  (805 237)  (805 237)  LC_6 Logic Functioning bit
 (51 13)  (813 237)  (813 237)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (14 14)  (776 238)  (776 238)  routing T_15_14.rgt_op_4 <X> T_15_14.lc_trk_g3_4
 (25 14)  (787 238)  (787 238)  routing T_15_14.sp4_v_b_38 <X> T_15_14.lc_trk_g3_6
 (26 14)  (788 238)  (788 238)  routing T_15_14.lc_trk_g2_5 <X> T_15_14.wire_logic_cluster/lc_7/in_0
 (27 14)  (789 238)  (789 238)  routing T_15_14.lc_trk_g3_1 <X> T_15_14.wire_logic_cluster/lc_7/in_1
 (28 14)  (790 238)  (790 238)  routing T_15_14.lc_trk_g3_1 <X> T_15_14.wire_logic_cluster/lc_7/in_1
 (29 14)  (791 238)  (791 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (793 238)  (793 238)  routing T_15_14.lc_trk_g2_4 <X> T_15_14.wire_logic_cluster/lc_7/in_3
 (32 14)  (794 238)  (794 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (795 238)  (795 238)  routing T_15_14.lc_trk_g2_4 <X> T_15_14.wire_logic_cluster/lc_7/in_3
 (35 14)  (797 238)  (797 238)  routing T_15_14.lc_trk_g3_4 <X> T_15_14.input_2_7
 (41 14)  (803 238)  (803 238)  LC_7 Logic Functioning bit
 (4 15)  (766 239)  (766 239)  routing T_15_14.sp4_v_b_4 <X> T_15_14.sp4_h_l_44
 (15 15)  (777 239)  (777 239)  routing T_15_14.rgt_op_4 <X> T_15_14.lc_trk_g3_4
 (17 15)  (779 239)  (779 239)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (22 15)  (784 239)  (784 239)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (785 239)  (785 239)  routing T_15_14.sp4_v_b_38 <X> T_15_14.lc_trk_g3_6
 (25 15)  (787 239)  (787 239)  routing T_15_14.sp4_v_b_38 <X> T_15_14.lc_trk_g3_6
 (28 15)  (790 239)  (790 239)  routing T_15_14.lc_trk_g2_5 <X> T_15_14.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 239)  (791 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (32 15)  (794 239)  (794 239)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_4 input_2_7
 (33 15)  (795 239)  (795 239)  routing T_15_14.lc_trk_g3_4 <X> T_15_14.input_2_7
 (34 15)  (796 239)  (796 239)  routing T_15_14.lc_trk_g3_4 <X> T_15_14.input_2_7
 (36 15)  (798 239)  (798 239)  LC_7 Logic Functioning bit
 (38 15)  (800 239)  (800 239)  LC_7 Logic Functioning bit
 (40 15)  (802 239)  (802 239)  LC_7 Logic Functioning bit


LogicTile_16_14

 (15 0)  (831 224)  (831 224)  routing T_16_14.top_op_1 <X> T_16_14.lc_trk_g0_1
 (17 0)  (833 224)  (833 224)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (26 0)  (842 224)  (842 224)  routing T_16_14.lc_trk_g1_5 <X> T_16_14.wire_logic_cluster/lc_0/in_0
 (28 0)  (844 224)  (844 224)  routing T_16_14.lc_trk_g2_1 <X> T_16_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 224)  (845 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (847 224)  (847 224)  routing T_16_14.lc_trk_g2_5 <X> T_16_14.wire_logic_cluster/lc_0/in_3
 (32 0)  (848 224)  (848 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (849 224)  (849 224)  routing T_16_14.lc_trk_g2_5 <X> T_16_14.wire_logic_cluster/lc_0/in_3
 (36 0)  (852 224)  (852 224)  LC_0 Logic Functioning bit
 (38 0)  (854 224)  (854 224)  LC_0 Logic Functioning bit
 (41 0)  (857 224)  (857 224)  LC_0 Logic Functioning bit
 (43 0)  (859 224)  (859 224)  LC_0 Logic Functioning bit
 (14 1)  (830 225)  (830 225)  routing T_16_14.top_op_0 <X> T_16_14.lc_trk_g0_0
 (15 1)  (831 225)  (831 225)  routing T_16_14.top_op_0 <X> T_16_14.lc_trk_g0_0
 (17 1)  (833 225)  (833 225)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (18 1)  (834 225)  (834 225)  routing T_16_14.top_op_1 <X> T_16_14.lc_trk_g0_1
 (22 1)  (838 225)  (838 225)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (839 225)  (839 225)  routing T_16_14.sp4_v_b_18 <X> T_16_14.lc_trk_g0_2
 (24 1)  (840 225)  (840 225)  routing T_16_14.sp4_v_b_18 <X> T_16_14.lc_trk_g0_2
 (27 1)  (843 225)  (843 225)  routing T_16_14.lc_trk_g1_5 <X> T_16_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 225)  (845 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (36 1)  (852 225)  (852 225)  LC_0 Logic Functioning bit
 (38 1)  (854 225)  (854 225)  LC_0 Logic Functioning bit
 (40 1)  (856 225)  (856 225)  LC_0 Logic Functioning bit
 (42 1)  (858 225)  (858 225)  LC_0 Logic Functioning bit
 (0 2)  (816 226)  (816 226)  routing T_16_14.glb_netwk_6 <X> T_16_14.wire_logic_cluster/lc_7/clk
 (1 2)  (817 226)  (817 226)  routing T_16_14.glb_netwk_6 <X> T_16_14.wire_logic_cluster/lc_7/clk
 (2 2)  (818 226)  (818 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (8 2)  (824 226)  (824 226)  routing T_16_14.sp4_h_r_5 <X> T_16_14.sp4_h_l_36
 (10 2)  (826 226)  (826 226)  routing T_16_14.sp4_h_r_5 <X> T_16_14.sp4_h_l_36
 (14 2)  (830 226)  (830 226)  routing T_16_14.sp4_h_l_1 <X> T_16_14.lc_trk_g0_4
 (15 2)  (831 226)  (831 226)  routing T_16_14.lft_op_5 <X> T_16_14.lc_trk_g0_5
 (17 2)  (833 226)  (833 226)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (834 226)  (834 226)  routing T_16_14.lft_op_5 <X> T_16_14.lc_trk_g0_5
 (25 2)  (841 226)  (841 226)  routing T_16_14.lft_op_6 <X> T_16_14.lc_trk_g0_6
 (29 2)  (845 226)  (845 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (846 226)  (846 226)  routing T_16_14.lc_trk_g0_6 <X> T_16_14.wire_logic_cluster/lc_1/in_1
 (32 2)  (848 226)  (848 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (849 226)  (849 226)  routing T_16_14.lc_trk_g2_2 <X> T_16_14.wire_logic_cluster/lc_1/in_3
 (50 2)  (866 226)  (866 226)  Cascade bit: LH_LC01_inmux02_5

 (15 3)  (831 227)  (831 227)  routing T_16_14.sp4_h_l_1 <X> T_16_14.lc_trk_g0_4
 (16 3)  (832 227)  (832 227)  routing T_16_14.sp4_h_l_1 <X> T_16_14.lc_trk_g0_4
 (17 3)  (833 227)  (833 227)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (22 3)  (838 227)  (838 227)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (840 227)  (840 227)  routing T_16_14.lft_op_6 <X> T_16_14.lc_trk_g0_6
 (29 3)  (845 227)  (845 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (846 227)  (846 227)  routing T_16_14.lc_trk_g0_6 <X> T_16_14.wire_logic_cluster/lc_1/in_1
 (31 3)  (847 227)  (847 227)  routing T_16_14.lc_trk_g2_2 <X> T_16_14.wire_logic_cluster/lc_1/in_3
 (42 3)  (858 227)  (858 227)  LC_1 Logic Functioning bit
 (1 4)  (817 228)  (817 228)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (16 4)  (832 228)  (832 228)  routing T_16_14.sp4_v_b_9 <X> T_16_14.lc_trk_g1_1
 (17 4)  (833 228)  (833 228)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_9 lc_trk_g1_1
 (18 4)  (834 228)  (834 228)  routing T_16_14.sp4_v_b_9 <X> T_16_14.lc_trk_g1_1
 (26 4)  (842 228)  (842 228)  routing T_16_14.lc_trk_g0_4 <X> T_16_14.wire_logic_cluster/lc_2/in_0
 (28 4)  (844 228)  (844 228)  routing T_16_14.lc_trk_g2_7 <X> T_16_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 228)  (845 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (846 228)  (846 228)  routing T_16_14.lc_trk_g2_7 <X> T_16_14.wire_logic_cluster/lc_2/in_1
 (31 4)  (847 228)  (847 228)  routing T_16_14.lc_trk_g3_4 <X> T_16_14.wire_logic_cluster/lc_2/in_3
 (32 4)  (848 228)  (848 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (849 228)  (849 228)  routing T_16_14.lc_trk_g3_4 <X> T_16_14.wire_logic_cluster/lc_2/in_3
 (34 4)  (850 228)  (850 228)  routing T_16_14.lc_trk_g3_4 <X> T_16_14.wire_logic_cluster/lc_2/in_3
 (36 4)  (852 228)  (852 228)  LC_2 Logic Functioning bit
 (37 4)  (853 228)  (853 228)  LC_2 Logic Functioning bit
 (38 4)  (854 228)  (854 228)  LC_2 Logic Functioning bit
 (39 4)  (855 228)  (855 228)  LC_2 Logic Functioning bit
 (40 4)  (856 228)  (856 228)  LC_2 Logic Functioning bit
 (42 4)  (858 228)  (858 228)  LC_2 Logic Functioning bit
 (43 4)  (859 228)  (859 228)  LC_2 Logic Functioning bit
 (50 4)  (866 228)  (866 228)  Cascade bit: LH_LC02_inmux02_5

 (1 5)  (817 229)  (817 229)  routing T_16_14.lc_trk_g0_2 <X> T_16_14.wire_logic_cluster/lc_7/cen
 (15 5)  (831 229)  (831 229)  routing T_16_14.bot_op_0 <X> T_16_14.lc_trk_g1_0
 (17 5)  (833 229)  (833 229)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (18 5)  (834 229)  (834 229)  routing T_16_14.sp4_v_b_9 <X> T_16_14.lc_trk_g1_1
 (22 5)  (838 229)  (838 229)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (840 229)  (840 229)  routing T_16_14.top_op_2 <X> T_16_14.lc_trk_g1_2
 (25 5)  (841 229)  (841 229)  routing T_16_14.top_op_2 <X> T_16_14.lc_trk_g1_2
 (29 5)  (845 229)  (845 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (846 229)  (846 229)  routing T_16_14.lc_trk_g2_7 <X> T_16_14.wire_logic_cluster/lc_2/in_1
 (36 5)  (852 229)  (852 229)  LC_2 Logic Functioning bit
 (37 5)  (853 229)  (853 229)  LC_2 Logic Functioning bit
 (39 5)  (855 229)  (855 229)  LC_2 Logic Functioning bit
 (40 5)  (856 229)  (856 229)  LC_2 Logic Functioning bit
 (42 5)  (858 229)  (858 229)  LC_2 Logic Functioning bit
 (43 5)  (859 229)  (859 229)  LC_2 Logic Functioning bit
 (17 6)  (833 230)  (833 230)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (834 230)  (834 230)  routing T_16_14.wire_logic_cluster/lc_5/out <X> T_16_14.lc_trk_g1_5
 (26 6)  (842 230)  (842 230)  routing T_16_14.lc_trk_g2_5 <X> T_16_14.wire_logic_cluster/lc_3/in_0
 (28 6)  (844 230)  (844 230)  routing T_16_14.lc_trk_g2_4 <X> T_16_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 230)  (845 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (846 230)  (846 230)  routing T_16_14.lc_trk_g2_4 <X> T_16_14.wire_logic_cluster/lc_3/in_1
 (31 6)  (847 230)  (847 230)  routing T_16_14.lc_trk_g1_5 <X> T_16_14.wire_logic_cluster/lc_3/in_3
 (32 6)  (848 230)  (848 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (850 230)  (850 230)  routing T_16_14.lc_trk_g1_5 <X> T_16_14.wire_logic_cluster/lc_3/in_3
 (36 6)  (852 230)  (852 230)  LC_3 Logic Functioning bit
 (37 6)  (853 230)  (853 230)  LC_3 Logic Functioning bit
 (38 6)  (854 230)  (854 230)  LC_3 Logic Functioning bit
 (41 6)  (857 230)  (857 230)  LC_3 Logic Functioning bit
 (42 6)  (858 230)  (858 230)  LC_3 Logic Functioning bit
 (43 6)  (859 230)  (859 230)  LC_3 Logic Functioning bit
 (50 6)  (866 230)  (866 230)  Cascade bit: LH_LC03_inmux02_5

 (28 7)  (844 231)  (844 231)  routing T_16_14.lc_trk_g2_5 <X> T_16_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 231)  (845 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (36 7)  (852 231)  (852 231)  LC_3 Logic Functioning bit
 (37 7)  (853 231)  (853 231)  LC_3 Logic Functioning bit
 (41 7)  (857 231)  (857 231)  LC_3 Logic Functioning bit
 (42 7)  (858 231)  (858 231)  LC_3 Logic Functioning bit
 (43 7)  (859 231)  (859 231)  LC_3 Logic Functioning bit
 (15 8)  (831 232)  (831 232)  routing T_16_14.sp4_v_t_28 <X> T_16_14.lc_trk_g2_1
 (16 8)  (832 232)  (832 232)  routing T_16_14.sp4_v_t_28 <X> T_16_14.lc_trk_g2_1
 (17 8)  (833 232)  (833 232)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (29 8)  (845 232)  (845 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (846 232)  (846 232)  routing T_16_14.lc_trk_g0_5 <X> T_16_14.wire_logic_cluster/lc_4/in_1
 (32 8)  (848 232)  (848 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (849 232)  (849 232)  routing T_16_14.lc_trk_g3_2 <X> T_16_14.wire_logic_cluster/lc_4/in_3
 (34 8)  (850 232)  (850 232)  routing T_16_14.lc_trk_g3_2 <X> T_16_14.wire_logic_cluster/lc_4/in_3
 (38 8)  (854 232)  (854 232)  LC_4 Logic Functioning bit
 (41 8)  (857 232)  (857 232)  LC_4 Logic Functioning bit
 (42 8)  (858 232)  (858 232)  LC_4 Logic Functioning bit
 (45 8)  (861 232)  (861 232)  LC_4 Logic Functioning bit
 (46 8)  (862 232)  (862 232)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (50 8)  (866 232)  (866 232)  Cascade bit: LH_LC04_inmux02_5

 (22 9)  (838 233)  (838 233)  Enable bit of Mux _local_links/g2_mux_2 => tnl_op_2 lc_trk_g2_2
 (24 9)  (840 233)  (840 233)  routing T_16_14.tnl_op_2 <X> T_16_14.lc_trk_g2_2
 (25 9)  (841 233)  (841 233)  routing T_16_14.tnl_op_2 <X> T_16_14.lc_trk_g2_2
 (29 9)  (845 233)  (845 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (31 9)  (847 233)  (847 233)  routing T_16_14.lc_trk_g3_2 <X> T_16_14.wire_logic_cluster/lc_4/in_3
 (39 9)  (855 233)  (855 233)  LC_4 Logic Functioning bit
 (40 9)  (856 233)  (856 233)  LC_4 Logic Functioning bit
 (42 9)  (858 233)  (858 233)  LC_4 Logic Functioning bit
 (47 9)  (863 233)  (863 233)  Enable bit of Mux _out_links/OutMux8_4 => wire_logic_cluster/lc_4/out sp4_h_r_40
 (14 10)  (830 234)  (830 234)  routing T_16_14.bnl_op_4 <X> T_16_14.lc_trk_g2_4
 (15 10)  (831 234)  (831 234)  routing T_16_14.sp4_h_l_16 <X> T_16_14.lc_trk_g2_5
 (16 10)  (832 234)  (832 234)  routing T_16_14.sp4_h_l_16 <X> T_16_14.lc_trk_g2_5
 (17 10)  (833 234)  (833 234)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (21 10)  (837 234)  (837 234)  routing T_16_14.sp12_v_b_7 <X> T_16_14.lc_trk_g2_7
 (22 10)  (838 234)  (838 234)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_b_7 lc_trk_g2_7
 (24 10)  (840 234)  (840 234)  routing T_16_14.sp12_v_b_7 <X> T_16_14.lc_trk_g2_7
 (25 10)  (841 234)  (841 234)  routing T_16_14.sp4_h_r_38 <X> T_16_14.lc_trk_g2_6
 (26 10)  (842 234)  (842 234)  routing T_16_14.lc_trk_g2_7 <X> T_16_14.wire_logic_cluster/lc_5/in_0
 (28 10)  (844 234)  (844 234)  routing T_16_14.lc_trk_g2_6 <X> T_16_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 234)  (845 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (846 234)  (846 234)  routing T_16_14.lc_trk_g2_6 <X> T_16_14.wire_logic_cluster/lc_5/in_1
 (32 10)  (848 234)  (848 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (849 234)  (849 234)  routing T_16_14.lc_trk_g3_3 <X> T_16_14.wire_logic_cluster/lc_5/in_3
 (34 10)  (850 234)  (850 234)  routing T_16_14.lc_trk_g3_3 <X> T_16_14.wire_logic_cluster/lc_5/in_3
 (36 10)  (852 234)  (852 234)  LC_5 Logic Functioning bit
 (38 10)  (854 234)  (854 234)  LC_5 Logic Functioning bit
 (42 10)  (858 234)  (858 234)  LC_5 Logic Functioning bit
 (43 10)  (859 234)  (859 234)  LC_5 Logic Functioning bit
 (45 10)  (861 234)  (861 234)  LC_5 Logic Functioning bit
 (46 10)  (862 234)  (862 234)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (51 10)  (867 234)  (867 234)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (14 11)  (830 235)  (830 235)  routing T_16_14.bnl_op_4 <X> T_16_14.lc_trk_g2_4
 (17 11)  (833 235)  (833 235)  Enable bit of Mux _local_links/g2_mux_4 => bnl_op_4 lc_trk_g2_4
 (18 11)  (834 235)  (834 235)  routing T_16_14.sp4_h_l_16 <X> T_16_14.lc_trk_g2_5
 (21 11)  (837 235)  (837 235)  routing T_16_14.sp12_v_b_7 <X> T_16_14.lc_trk_g2_7
 (22 11)  (838 235)  (838 235)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_38 lc_trk_g2_6
 (23 11)  (839 235)  (839 235)  routing T_16_14.sp4_h_r_38 <X> T_16_14.lc_trk_g2_6
 (24 11)  (840 235)  (840 235)  routing T_16_14.sp4_h_r_38 <X> T_16_14.lc_trk_g2_6
 (26 11)  (842 235)  (842 235)  routing T_16_14.lc_trk_g2_7 <X> T_16_14.wire_logic_cluster/lc_5/in_0
 (28 11)  (844 235)  (844 235)  routing T_16_14.lc_trk_g2_7 <X> T_16_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 235)  (845 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (30 11)  (846 235)  (846 235)  routing T_16_14.lc_trk_g2_6 <X> T_16_14.wire_logic_cluster/lc_5/in_1
 (31 11)  (847 235)  (847 235)  routing T_16_14.lc_trk_g3_3 <X> T_16_14.wire_logic_cluster/lc_5/in_3
 (32 11)  (848 235)  (848 235)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_2 input_2_5
 (34 11)  (850 235)  (850 235)  routing T_16_14.lc_trk_g1_2 <X> T_16_14.input_2_5
 (35 11)  (851 235)  (851 235)  routing T_16_14.lc_trk_g1_2 <X> T_16_14.input_2_5
 (42 11)  (858 235)  (858 235)  LC_5 Logic Functioning bit
 (43 11)  (859 235)  (859 235)  LC_5 Logic Functioning bit
 (47 11)  (863 235)  (863 235)  Enable bit of Mux _out_links/OutMux8_5 => wire_logic_cluster/lc_5/out sp4_h_r_42
 (21 12)  (837 236)  (837 236)  routing T_16_14.wire_logic_cluster/lc_3/out <X> T_16_14.lc_trk_g3_3
 (22 12)  (838 236)  (838 236)  Enable bit of Mux _local_links/g3_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g3_3
 (25 12)  (841 236)  (841 236)  routing T_16_14.wire_logic_cluster/lc_2/out <X> T_16_14.lc_trk_g3_2
 (26 12)  (842 236)  (842 236)  routing T_16_14.lc_trk_g1_5 <X> T_16_14.wire_logic_cluster/lc_6/in_0
 (32 12)  (848 236)  (848 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (850 236)  (850 236)  routing T_16_14.lc_trk_g1_0 <X> T_16_14.wire_logic_cluster/lc_6/in_3
 (36 12)  (852 236)  (852 236)  LC_6 Logic Functioning bit
 (37 12)  (853 236)  (853 236)  LC_6 Logic Functioning bit
 (38 12)  (854 236)  (854 236)  LC_6 Logic Functioning bit
 (39 12)  (855 236)  (855 236)  LC_6 Logic Functioning bit
 (41 12)  (857 236)  (857 236)  LC_6 Logic Functioning bit
 (43 12)  (859 236)  (859 236)  LC_6 Logic Functioning bit
 (51 12)  (867 236)  (867 236)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (22 13)  (838 237)  (838 237)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (27 13)  (843 237)  (843 237)  routing T_16_14.lc_trk_g1_5 <X> T_16_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 237)  (845 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (36 13)  (852 237)  (852 237)  LC_6 Logic Functioning bit
 (37 13)  (853 237)  (853 237)  LC_6 Logic Functioning bit
 (38 13)  (854 237)  (854 237)  LC_6 Logic Functioning bit
 (39 13)  (855 237)  (855 237)  LC_6 Logic Functioning bit
 (40 13)  (856 237)  (856 237)  LC_6 Logic Functioning bit
 (42 13)  (858 237)  (858 237)  LC_6 Logic Functioning bit
 (46 13)  (862 237)  (862 237)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (51 13)  (867 237)  (867 237)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (5 14)  (821 238)  (821 238)  routing T_16_14.sp4_v_t_38 <X> T_16_14.sp4_h_l_44
 (27 14)  (843 238)  (843 238)  routing T_16_14.lc_trk_g1_1 <X> T_16_14.wire_logic_cluster/lc_7/in_1
 (29 14)  (845 238)  (845 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (847 238)  (847 238)  routing T_16_14.lc_trk_g0_6 <X> T_16_14.wire_logic_cluster/lc_7/in_3
 (32 14)  (848 238)  (848 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (50 14)  (866 238)  (866 238)  Cascade bit: LH_LC07_inmux02_5

 (4 15)  (820 239)  (820 239)  routing T_16_14.sp4_v_t_38 <X> T_16_14.sp4_h_l_44
 (6 15)  (822 239)  (822 239)  routing T_16_14.sp4_v_t_38 <X> T_16_14.sp4_h_l_44
 (14 15)  (830 239)  (830 239)  routing T_16_14.tnl_op_4 <X> T_16_14.lc_trk_g3_4
 (15 15)  (831 239)  (831 239)  routing T_16_14.tnl_op_4 <X> T_16_14.lc_trk_g3_4
 (17 15)  (833 239)  (833 239)  Enable bit of Mux _local_links/g3_mux_4 => tnl_op_4 lc_trk_g3_4
 (29 15)  (845 239)  (845 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (31 15)  (847 239)  (847 239)  routing T_16_14.lc_trk_g0_6 <X> T_16_14.wire_logic_cluster/lc_7/in_3
 (41 15)  (857 239)  (857 239)  LC_7 Logic Functioning bit
 (48 15)  (864 239)  (864 239)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_17_14

 (11 0)  (885 224)  (885 224)  routing T_17_14.sp4_v_t_46 <X> T_17_14.sp4_v_b_2
 (31 0)  (905 224)  (905 224)  routing T_17_14.lc_trk_g2_7 <X> T_17_14.wire_logic_cluster/lc_0/in_3
 (32 0)  (906 224)  (906 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (907 224)  (907 224)  routing T_17_14.lc_trk_g2_7 <X> T_17_14.wire_logic_cluster/lc_0/in_3
 (36 0)  (910 224)  (910 224)  LC_0 Logic Functioning bit
 (37 0)  (911 224)  (911 224)  LC_0 Logic Functioning bit
 (41 0)  (915 224)  (915 224)  LC_0 Logic Functioning bit
 (43 0)  (917 224)  (917 224)  LC_0 Logic Functioning bit
 (45 0)  (919 224)  (919 224)  LC_0 Logic Functioning bit
 (46 0)  (920 224)  (920 224)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (12 1)  (886 225)  (886 225)  routing T_17_14.sp4_v_t_46 <X> T_17_14.sp4_v_b_2
 (26 1)  (900 225)  (900 225)  routing T_17_14.lc_trk_g3_3 <X> T_17_14.wire_logic_cluster/lc_0/in_0
 (27 1)  (901 225)  (901 225)  routing T_17_14.lc_trk_g3_3 <X> T_17_14.wire_logic_cluster/lc_0/in_0
 (28 1)  (902 225)  (902 225)  routing T_17_14.lc_trk_g3_3 <X> T_17_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (903 225)  (903 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (31 1)  (905 225)  (905 225)  routing T_17_14.lc_trk_g2_7 <X> T_17_14.wire_logic_cluster/lc_0/in_3
 (32 1)  (906 225)  (906 225)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (907 225)  (907 225)  routing T_17_14.lc_trk_g3_1 <X> T_17_14.input_2_0
 (34 1)  (908 225)  (908 225)  routing T_17_14.lc_trk_g3_1 <X> T_17_14.input_2_0
 (36 1)  (910 225)  (910 225)  LC_0 Logic Functioning bit
 (37 1)  (911 225)  (911 225)  LC_0 Logic Functioning bit
 (40 1)  (914 225)  (914 225)  LC_0 Logic Functioning bit
 (42 1)  (916 225)  (916 225)  LC_0 Logic Functioning bit
 (0 2)  (874 226)  (874 226)  routing T_17_14.glb_netwk_7 <X> T_17_14.wire_logic_cluster/lc_7/clk
 (1 2)  (875 226)  (875 226)  routing T_17_14.glb_netwk_7 <X> T_17_14.wire_logic_cluster/lc_7/clk
 (2 2)  (876 226)  (876 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (874 227)  (874 227)  routing T_17_14.glb_netwk_7 <X> T_17_14.wire_logic_cluster/lc_7/clk
 (1 4)  (875 228)  (875 228)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (0 5)  (874 229)  (874 229)  routing T_17_14.glb_netwk_3 <X> T_17_14.wire_logic_cluster/lc_7/cen
 (15 5)  (889 229)  (889 229)  routing T_17_14.sp4_v_t_5 <X> T_17_14.lc_trk_g1_0
 (16 5)  (890 229)  (890 229)  routing T_17_14.sp4_v_t_5 <X> T_17_14.lc_trk_g1_0
 (17 5)  (891 229)  (891 229)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (14 10)  (888 234)  (888 234)  routing T_17_14.sp4_h_r_36 <X> T_17_14.lc_trk_g2_4
 (22 10)  (896 234)  (896 234)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (15 11)  (889 235)  (889 235)  routing T_17_14.sp4_h_r_36 <X> T_17_14.lc_trk_g2_4
 (16 11)  (890 235)  (890 235)  routing T_17_14.sp4_h_r_36 <X> T_17_14.lc_trk_g2_4
 (17 11)  (891 235)  (891 235)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (11 12)  (885 236)  (885 236)  routing T_17_14.sp4_v_t_38 <X> T_17_14.sp4_v_b_11
 (13 12)  (887 236)  (887 236)  routing T_17_14.sp4_v_t_38 <X> T_17_14.sp4_v_b_11
 (17 12)  (891 236)  (891 236)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (22 12)  (896 236)  (896 236)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (26 12)  (900 236)  (900 236)  routing T_17_14.lc_trk_g2_4 <X> T_17_14.wire_logic_cluster/lc_6/in_0
 (28 12)  (902 236)  (902 236)  routing T_17_14.lc_trk_g2_7 <X> T_17_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (903 236)  (903 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (904 236)  (904 236)  routing T_17_14.lc_trk_g2_7 <X> T_17_14.wire_logic_cluster/lc_6/in_1
 (32 12)  (906 236)  (906 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (908 236)  (908 236)  routing T_17_14.lc_trk_g1_0 <X> T_17_14.wire_logic_cluster/lc_6/in_3
 (36 12)  (910 236)  (910 236)  LC_6 Logic Functioning bit
 (38 12)  (912 236)  (912 236)  LC_6 Logic Functioning bit
 (45 12)  (919 236)  (919 236)  LC_6 Logic Functioning bit
 (18 13)  (892 237)  (892 237)  routing T_17_14.sp4_r_v_b_41 <X> T_17_14.lc_trk_g3_1
 (21 13)  (895 237)  (895 237)  routing T_17_14.sp4_r_v_b_43 <X> T_17_14.lc_trk_g3_3
 (28 13)  (902 237)  (902 237)  routing T_17_14.lc_trk_g2_4 <X> T_17_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (903 237)  (903 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (904 237)  (904 237)  routing T_17_14.lc_trk_g2_7 <X> T_17_14.wire_logic_cluster/lc_6/in_1
 (36 13)  (910 237)  (910 237)  LC_6 Logic Functioning bit
 (37 13)  (911 237)  (911 237)  LC_6 Logic Functioning bit
 (38 13)  (912 237)  (912 237)  LC_6 Logic Functioning bit
 (39 13)  (913 237)  (913 237)  LC_6 Logic Functioning bit
 (40 13)  (914 237)  (914 237)  LC_6 Logic Functioning bit
 (42 13)  (916 237)  (916 237)  LC_6 Logic Functioning bit
 (47 13)  (921 237)  (921 237)  Enable bit of Mux _out_links/OutMux8_6 => wire_logic_cluster/lc_6/out sp4_h_r_44
 (0 14)  (874 238)  (874 238)  routing T_17_14.glb_netwk_4 <X> T_17_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 238)  (875 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_18_14

 (0 0)  (928 224)  (928 224)  Negative Clock bit

 (2 2)  (930 226)  (930 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (8 2)  (936 226)  (936 226)  routing T_18_14.sp4_h_r_5 <X> T_18_14.sp4_h_l_36
 (10 2)  (938 226)  (938 226)  routing T_18_14.sp4_h_r_5 <X> T_18_14.sp4_h_l_36
 (0 3)  (928 227)  (928 227)  routing T_18_14.glb_netwk_1 <X> T_18_14.wire_logic_cluster/lc_7/clk
 (1 4)  (929 228)  (929 228)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (19 4)  (947 228)  (947 228)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17
 (0 5)  (928 229)  (928 229)  routing T_18_14.glb_netwk_3 <X> T_18_14.wire_logic_cluster/lc_7/cen
 (13 6)  (941 230)  (941 230)  routing T_18_14.sp4_h_r_5 <X> T_18_14.sp4_v_t_40
 (19 6)  (947 230)  (947 230)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19
 (12 7)  (940 231)  (940 231)  routing T_18_14.sp4_h_r_5 <X> T_18_14.sp4_v_t_40
 (22 10)  (950 234)  (950 234)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_t_12 lc_trk_g2_7
 (23 10)  (951 234)  (951 234)  routing T_18_14.sp12_v_t_12 <X> T_18_14.lc_trk_g2_7
 (26 12)  (954 236)  (954 236)  routing T_18_14.lc_trk_g3_7 <X> T_18_14.wire_logic_cluster/lc_6/in_0
 (27 12)  (955 236)  (955 236)  routing T_18_14.lc_trk_g3_4 <X> T_18_14.wire_logic_cluster/lc_6/in_1
 (28 12)  (956 236)  (956 236)  routing T_18_14.lc_trk_g3_4 <X> T_18_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (957 236)  (957 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (958 236)  (958 236)  routing T_18_14.lc_trk_g3_4 <X> T_18_14.wire_logic_cluster/lc_6/in_1
 (31 12)  (959 236)  (959 236)  routing T_18_14.lc_trk_g2_7 <X> T_18_14.wire_logic_cluster/lc_6/in_3
 (32 12)  (960 236)  (960 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (961 236)  (961 236)  routing T_18_14.lc_trk_g2_7 <X> T_18_14.wire_logic_cluster/lc_6/in_3
 (36 12)  (964 236)  (964 236)  LC_6 Logic Functioning bit
 (38 12)  (966 236)  (966 236)  LC_6 Logic Functioning bit
 (45 12)  (973 236)  (973 236)  LC_6 Logic Functioning bit
 (26 13)  (954 237)  (954 237)  routing T_18_14.lc_trk_g3_7 <X> T_18_14.wire_logic_cluster/lc_6/in_0
 (27 13)  (955 237)  (955 237)  routing T_18_14.lc_trk_g3_7 <X> T_18_14.wire_logic_cluster/lc_6/in_0
 (28 13)  (956 237)  (956 237)  routing T_18_14.lc_trk_g3_7 <X> T_18_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (957 237)  (957 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (31 13)  (959 237)  (959 237)  routing T_18_14.lc_trk_g2_7 <X> T_18_14.wire_logic_cluster/lc_6/in_3
 (36 13)  (964 237)  (964 237)  LC_6 Logic Functioning bit
 (37 13)  (965 237)  (965 237)  LC_6 Logic Functioning bit
 (38 13)  (966 237)  (966 237)  LC_6 Logic Functioning bit
 (39 13)  (967 237)  (967 237)  LC_6 Logic Functioning bit
 (41 13)  (969 237)  (969 237)  LC_6 Logic Functioning bit
 (43 13)  (971 237)  (971 237)  LC_6 Logic Functioning bit
 (48 13)  (976 237)  (976 237)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (0 14)  (928 238)  (928 238)  routing T_18_14.glb_netwk_4 <X> T_18_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (929 238)  (929 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (22 14)  (950 238)  (950 238)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_23 lc_trk_g3_7
 (23 14)  (951 238)  (951 238)  routing T_18_14.sp12_v_b_23 <X> T_18_14.lc_trk_g3_7
 (14 15)  (942 239)  (942 239)  routing T_18_14.sp4_r_v_b_44 <X> T_18_14.lc_trk_g3_4
 (17 15)  (945 239)  (945 239)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (21 15)  (949 239)  (949 239)  routing T_18_14.sp12_v_b_23 <X> T_18_14.lc_trk_g3_7


LogicTile_20_14

 (0 2)  (1036 226)  (1036 226)  routing T_20_14.glb_netwk_7 <X> T_20_14.wire_logic_cluster/lc_7/clk
 (1 2)  (1037 226)  (1037 226)  routing T_20_14.glb_netwk_7 <X> T_20_14.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 226)  (1038 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (14 2)  (1050 226)  (1050 226)  routing T_20_14.sp12_h_l_3 <X> T_20_14.lc_trk_g0_4
 (0 3)  (1036 227)  (1036 227)  routing T_20_14.glb_netwk_7 <X> T_20_14.wire_logic_cluster/lc_7/clk
 (14 3)  (1050 227)  (1050 227)  routing T_20_14.sp12_h_l_3 <X> T_20_14.lc_trk_g0_4
 (15 3)  (1051 227)  (1051 227)  routing T_20_14.sp12_h_l_3 <X> T_20_14.lc_trk_g0_4
 (17 3)  (1053 227)  (1053 227)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_l_3 lc_trk_g0_4
 (1 4)  (1037 228)  (1037 228)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (26 4)  (1062 228)  (1062 228)  routing T_20_14.lc_trk_g0_4 <X> T_20_14.wire_logic_cluster/lc_2/in_0
 (27 4)  (1063 228)  (1063 228)  routing T_20_14.lc_trk_g3_0 <X> T_20_14.wire_logic_cluster/lc_2/in_1
 (28 4)  (1064 228)  (1064 228)  routing T_20_14.lc_trk_g3_0 <X> T_20_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (1065 228)  (1065 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (1067 228)  (1067 228)  routing T_20_14.lc_trk_g2_5 <X> T_20_14.wire_logic_cluster/lc_2/in_3
 (32 4)  (1068 228)  (1068 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (1069 228)  (1069 228)  routing T_20_14.lc_trk_g2_5 <X> T_20_14.wire_logic_cluster/lc_2/in_3
 (36 4)  (1072 228)  (1072 228)  LC_2 Logic Functioning bit
 (38 4)  (1074 228)  (1074 228)  LC_2 Logic Functioning bit
 (45 4)  (1081 228)  (1081 228)  LC_2 Logic Functioning bit
 (0 5)  (1036 229)  (1036 229)  routing T_20_14.glb_netwk_3 <X> T_20_14.wire_logic_cluster/lc_7/cen
 (29 5)  (1065 229)  (1065 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (36 5)  (1072 229)  (1072 229)  LC_2 Logic Functioning bit
 (37 5)  (1073 229)  (1073 229)  LC_2 Logic Functioning bit
 (38 5)  (1074 229)  (1074 229)  LC_2 Logic Functioning bit
 (39 5)  (1075 229)  (1075 229)  LC_2 Logic Functioning bit
 (40 5)  (1076 229)  (1076 229)  LC_2 Logic Functioning bit
 (42 5)  (1078 229)  (1078 229)  LC_2 Logic Functioning bit
 (15 10)  (1051 234)  (1051 234)  routing T_20_14.sp4_h_l_16 <X> T_20_14.lc_trk_g2_5
 (16 10)  (1052 234)  (1052 234)  routing T_20_14.sp4_h_l_16 <X> T_20_14.lc_trk_g2_5
 (17 10)  (1053 234)  (1053 234)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (18 11)  (1054 235)  (1054 235)  routing T_20_14.sp4_h_l_16 <X> T_20_14.lc_trk_g2_5
 (14 13)  (1050 237)  (1050 237)  routing T_20_14.sp4_r_v_b_40 <X> T_20_14.lc_trk_g3_0
 (17 13)  (1053 237)  (1053 237)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (0 14)  (1036 238)  (1036 238)  routing T_20_14.glb_netwk_4 <X> T_20_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (1037 238)  (1037 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_22_14

 (3 6)  (1147 230)  (1147 230)  routing T_22_14.sp12_h_r_0 <X> T_22_14.sp12_v_t_23
 (12 6)  (1156 230)  (1156 230)  routing T_22_14.sp4_v_t_46 <X> T_22_14.sp4_h_l_40
 (3 7)  (1147 231)  (1147 231)  routing T_22_14.sp12_h_r_0 <X> T_22_14.sp12_v_t_23
 (11 7)  (1155 231)  (1155 231)  routing T_22_14.sp4_v_t_46 <X> T_22_14.sp4_h_l_40
 (13 7)  (1157 231)  (1157 231)  routing T_22_14.sp4_v_t_46 <X> T_22_14.sp4_h_l_40


LogicTile_30_14

 (3 2)  (1567 226)  (1567 226)  routing T_30_14.sp12_h_r_0 <X> T_30_14.sp12_h_l_23
 (3 3)  (1567 227)  (1567 227)  routing T_30_14.sp12_h_r_0 <X> T_30_14.sp12_h_l_23


IO_Tile_33_14

 (3 1)  (1729 225)  (1729 225)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 230)  (1728 230)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 230)  (1729 230)  IO control bit: IORIGHT_IE_1

 (16 8)  (1742 232)  (1742 232)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (16 9)  (1742 233)  (1742 233)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (1743 237)  (1743 237)  IOB_1 IO Functioning bit


IO_Tile_0_13

 (3 1)  (14 209)  (14 209)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 214)  (15 214)  IO control bit: IOLEFT_REN_0



LogicTile_2_13

 (3 4)  (75 212)  (75 212)  routing T_2_13.sp12_v_t_23 <X> T_2_13.sp12_h_r_0


RAM_Tile_8_13

 (3 4)  (399 212)  (399 212)  routing T_8_13.sp12_v_t_23 <X> T_8_13.sp12_h_r_0


LogicTile_10_13

 (2 8)  (494 216)  (494 216)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_12_13

 (14 0)  (614 208)  (614 208)  routing T_12_13.sp4_h_r_8 <X> T_12_13.lc_trk_g0_0
 (15 1)  (615 209)  (615 209)  routing T_12_13.sp4_h_r_8 <X> T_12_13.lc_trk_g0_0
 (16 1)  (616 209)  (616 209)  routing T_12_13.sp4_h_r_8 <X> T_12_13.lc_trk_g0_0
 (17 1)  (617 209)  (617 209)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_8 lc_trk_g0_0
 (22 1)  (622 209)  (622 209)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (624 209)  (624 209)  routing T_12_13.top_op_2 <X> T_12_13.lc_trk_g0_2
 (25 1)  (625 209)  (625 209)  routing T_12_13.top_op_2 <X> T_12_13.lc_trk_g0_2
 (0 2)  (600 210)  (600 210)  routing T_12_13.glb_netwk_6 <X> T_12_13.wire_logic_cluster/lc_7/clk
 (1 2)  (601 210)  (601 210)  routing T_12_13.glb_netwk_6 <X> T_12_13.wire_logic_cluster/lc_7/clk
 (2 2)  (602 210)  (602 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (22 2)  (622 210)  (622 210)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (624 210)  (624 210)  routing T_12_13.bot_op_7 <X> T_12_13.lc_trk_g0_7
 (0 4)  (600 212)  (600 212)  routing T_12_13.lc_trk_g2_2 <X> T_12_13.wire_logic_cluster/lc_7/cen
 (1 4)  (601 212)  (601 212)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (15 4)  (615 212)  (615 212)  routing T_12_13.top_op_1 <X> T_12_13.lc_trk_g1_1
 (17 4)  (617 212)  (617 212)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (1 5)  (601 213)  (601 213)  routing T_12_13.lc_trk_g2_2 <X> T_12_13.wire_logic_cluster/lc_7/cen
 (14 5)  (614 213)  (614 213)  routing T_12_13.top_op_0 <X> T_12_13.lc_trk_g1_0
 (15 5)  (615 213)  (615 213)  routing T_12_13.top_op_0 <X> T_12_13.lc_trk_g1_0
 (17 5)  (617 213)  (617 213)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (18 5)  (618 213)  (618 213)  routing T_12_13.top_op_1 <X> T_12_13.lc_trk_g1_1
 (21 6)  (621 214)  (621 214)  routing T_12_13.bnr_op_7 <X> T_12_13.lc_trk_g1_7
 (22 6)  (622 214)  (622 214)  Enable bit of Mux _local_links/g1_mux_7 => bnr_op_7 lc_trk_g1_7
 (21 7)  (621 215)  (621 215)  routing T_12_13.bnr_op_7 <X> T_12_13.lc_trk_g1_7
 (25 8)  (625 216)  (625 216)  routing T_12_13.sp4_h_r_34 <X> T_12_13.lc_trk_g2_2
 (22 9)  (622 217)  (622 217)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (623 217)  (623 217)  routing T_12_13.sp4_h_r_34 <X> T_12_13.lc_trk_g2_2
 (24 9)  (624 217)  (624 217)  routing T_12_13.sp4_h_r_34 <X> T_12_13.lc_trk_g2_2
 (21 10)  (621 218)  (621 218)  routing T_12_13.sp4_v_t_26 <X> T_12_13.lc_trk_g2_7
 (22 10)  (622 218)  (622 218)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (623 218)  (623 218)  routing T_12_13.sp4_v_t_26 <X> T_12_13.lc_trk_g2_7
 (29 10)  (629 218)  (629 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (631 218)  (631 218)  routing T_12_13.lc_trk_g1_7 <X> T_12_13.wire_logic_cluster/lc_5/in_3
 (32 10)  (632 218)  (632 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (634 218)  (634 218)  routing T_12_13.lc_trk_g1_7 <X> T_12_13.wire_logic_cluster/lc_5/in_3
 (36 10)  (636 218)  (636 218)  LC_5 Logic Functioning bit
 (38 10)  (638 218)  (638 218)  LC_5 Logic Functioning bit
 (41 10)  (641 218)  (641 218)  LC_5 Logic Functioning bit
 (43 10)  (643 218)  (643 218)  LC_5 Logic Functioning bit
 (45 10)  (645 218)  (645 218)  LC_5 Logic Functioning bit
 (21 11)  (621 219)  (621 219)  routing T_12_13.sp4_v_t_26 <X> T_12_13.lc_trk_g2_7
 (27 11)  (627 219)  (627 219)  routing T_12_13.lc_trk_g1_0 <X> T_12_13.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 219)  (629 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (630 219)  (630 219)  routing T_12_13.lc_trk_g0_2 <X> T_12_13.wire_logic_cluster/lc_5/in_1
 (31 11)  (631 219)  (631 219)  routing T_12_13.lc_trk_g1_7 <X> T_12_13.wire_logic_cluster/lc_5/in_3
 (37 11)  (637 219)  (637 219)  LC_5 Logic Functioning bit
 (39 11)  (639 219)  (639 219)  LC_5 Logic Functioning bit
 (41 11)  (641 219)  (641 219)  LC_5 Logic Functioning bit
 (43 11)  (643 219)  (643 219)  LC_5 Logic Functioning bit
 (46 11)  (646 219)  (646 219)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (29 12)  (629 220)  (629 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (630 220)  (630 220)  routing T_12_13.lc_trk_g0_7 <X> T_12_13.wire_logic_cluster/lc_6/in_1
 (31 12)  (631 220)  (631 220)  routing T_12_13.lc_trk_g2_7 <X> T_12_13.wire_logic_cluster/lc_6/in_3
 (32 12)  (632 220)  (632 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (633 220)  (633 220)  routing T_12_13.lc_trk_g2_7 <X> T_12_13.wire_logic_cluster/lc_6/in_3
 (36 12)  (636 220)  (636 220)  LC_6 Logic Functioning bit
 (38 12)  (638 220)  (638 220)  LC_6 Logic Functioning bit
 (39 12)  (639 220)  (639 220)  LC_6 Logic Functioning bit
 (40 12)  (640 220)  (640 220)  LC_6 Logic Functioning bit
 (43 12)  (643 220)  (643 220)  LC_6 Logic Functioning bit
 (45 12)  (645 220)  (645 220)  LC_6 Logic Functioning bit
 (52 12)  (652 220)  (652 220)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (27 13)  (627 221)  (627 221)  routing T_12_13.lc_trk_g1_1 <X> T_12_13.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 221)  (629 221)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (630 221)  (630 221)  routing T_12_13.lc_trk_g0_7 <X> T_12_13.wire_logic_cluster/lc_6/in_1
 (31 13)  (631 221)  (631 221)  routing T_12_13.lc_trk_g2_7 <X> T_12_13.wire_logic_cluster/lc_6/in_3
 (32 13)  (632 221)  (632 221)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_0 input_2_6
 (38 13)  (638 221)  (638 221)  LC_6 Logic Functioning bit
 (39 13)  (639 221)  (639 221)  LC_6 Logic Functioning bit
 (41 13)  (641 221)  (641 221)  LC_6 Logic Functioning bit
 (0 14)  (600 222)  (600 222)  routing T_12_13.glb_netwk_4 <X> T_12_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (601 222)  (601 222)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_13_13

 (5 0)  (659 208)  (659 208)  routing T_13_13.sp4_h_l_44 <X> T_13_13.sp4_h_r_0
 (15 0)  (669 208)  (669 208)  routing T_13_13.top_op_1 <X> T_13_13.lc_trk_g0_1
 (17 0)  (671 208)  (671 208)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (21 0)  (675 208)  (675 208)  routing T_13_13.bnr_op_3 <X> T_13_13.lc_trk_g0_3
 (22 0)  (676 208)  (676 208)  Enable bit of Mux _local_links/g0_mux_3 => bnr_op_3 lc_trk_g0_3
 (25 0)  (679 208)  (679 208)  routing T_13_13.sp4_h_l_7 <X> T_13_13.lc_trk_g0_2
 (4 1)  (658 209)  (658 209)  routing T_13_13.sp4_h_l_44 <X> T_13_13.sp4_h_r_0
 (18 1)  (672 209)  (672 209)  routing T_13_13.top_op_1 <X> T_13_13.lc_trk_g0_1
 (21 1)  (675 209)  (675 209)  routing T_13_13.bnr_op_3 <X> T_13_13.lc_trk_g0_3
 (22 1)  (676 209)  (676 209)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (677 209)  (677 209)  routing T_13_13.sp4_h_l_7 <X> T_13_13.lc_trk_g0_2
 (24 1)  (678 209)  (678 209)  routing T_13_13.sp4_h_l_7 <X> T_13_13.lc_trk_g0_2
 (25 1)  (679 209)  (679 209)  routing T_13_13.sp4_h_l_7 <X> T_13_13.lc_trk_g0_2
 (0 2)  (654 210)  (654 210)  routing T_13_13.glb_netwk_6 <X> T_13_13.wire_logic_cluster/lc_7/clk
 (1 2)  (655 210)  (655 210)  routing T_13_13.glb_netwk_6 <X> T_13_13.wire_logic_cluster/lc_7/clk
 (2 2)  (656 210)  (656 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (0 4)  (654 212)  (654 212)  routing T_13_13.lc_trk_g2_2 <X> T_13_13.wire_logic_cluster/lc_7/cen
 (1 4)  (655 212)  (655 212)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (22 4)  (676 212)  (676 212)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (678 212)  (678 212)  routing T_13_13.top_op_3 <X> T_13_13.lc_trk_g1_3
 (25 4)  (679 212)  (679 212)  routing T_13_13.sp4_h_l_7 <X> T_13_13.lc_trk_g1_2
 (1 5)  (655 213)  (655 213)  routing T_13_13.lc_trk_g2_2 <X> T_13_13.wire_logic_cluster/lc_7/cen
 (13 5)  (667 213)  (667 213)  routing T_13_13.sp4_v_t_37 <X> T_13_13.sp4_h_r_5
 (21 5)  (675 213)  (675 213)  routing T_13_13.top_op_3 <X> T_13_13.lc_trk_g1_3
 (22 5)  (676 213)  (676 213)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (677 213)  (677 213)  routing T_13_13.sp4_h_l_7 <X> T_13_13.lc_trk_g1_2
 (24 5)  (678 213)  (678 213)  routing T_13_13.sp4_h_l_7 <X> T_13_13.lc_trk_g1_2
 (25 5)  (679 213)  (679 213)  routing T_13_13.sp4_h_l_7 <X> T_13_13.lc_trk_g1_2
 (21 6)  (675 214)  (675 214)  routing T_13_13.sp12_h_l_4 <X> T_13_13.lc_trk_g1_7
 (22 6)  (676 214)  (676 214)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_4 lc_trk_g1_7
 (24 6)  (678 214)  (678 214)  routing T_13_13.sp12_h_l_4 <X> T_13_13.lc_trk_g1_7
 (27 6)  (681 214)  (681 214)  routing T_13_13.lc_trk_g1_7 <X> T_13_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 214)  (683 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (684 214)  (684 214)  routing T_13_13.lc_trk_g1_7 <X> T_13_13.wire_logic_cluster/lc_3/in_1
 (32 6)  (686 214)  (686 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (687 214)  (687 214)  routing T_13_13.lc_trk_g3_3 <X> T_13_13.wire_logic_cluster/lc_3/in_3
 (34 6)  (688 214)  (688 214)  routing T_13_13.lc_trk_g3_3 <X> T_13_13.wire_logic_cluster/lc_3/in_3
 (36 6)  (690 214)  (690 214)  LC_3 Logic Functioning bit
 (38 6)  (692 214)  (692 214)  LC_3 Logic Functioning bit
 (43 6)  (697 214)  (697 214)  LC_3 Logic Functioning bit
 (45 6)  (699 214)  (699 214)  LC_3 Logic Functioning bit
 (51 6)  (705 214)  (705 214)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (21 7)  (675 215)  (675 215)  routing T_13_13.sp12_h_l_4 <X> T_13_13.lc_trk_g1_7
 (22 7)  (676 215)  (676 215)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (678 215)  (678 215)  routing T_13_13.top_op_6 <X> T_13_13.lc_trk_g1_6
 (25 7)  (679 215)  (679 215)  routing T_13_13.top_op_6 <X> T_13_13.lc_trk_g1_6
 (28 7)  (682 215)  (682 215)  routing T_13_13.lc_trk_g2_1 <X> T_13_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 215)  (683 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (684 215)  (684 215)  routing T_13_13.lc_trk_g1_7 <X> T_13_13.wire_logic_cluster/lc_3/in_1
 (31 7)  (685 215)  (685 215)  routing T_13_13.lc_trk_g3_3 <X> T_13_13.wire_logic_cluster/lc_3/in_3
 (32 7)  (686 215)  (686 215)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_2 input_2_3
 (34 7)  (688 215)  (688 215)  routing T_13_13.lc_trk_g1_2 <X> T_13_13.input_2_3
 (35 7)  (689 215)  (689 215)  routing T_13_13.lc_trk_g1_2 <X> T_13_13.input_2_3
 (39 7)  (693 215)  (693 215)  LC_3 Logic Functioning bit
 (14 8)  (668 216)  (668 216)  routing T_13_13.rgt_op_0 <X> T_13_13.lc_trk_g2_0
 (15 8)  (669 216)  (669 216)  routing T_13_13.tnl_op_1 <X> T_13_13.lc_trk_g2_1
 (17 8)  (671 216)  (671 216)  Enable bit of Mux _local_links/g2_mux_1 => tnl_op_1 lc_trk_g2_1
 (25 8)  (679 216)  (679 216)  routing T_13_13.rgt_op_2 <X> T_13_13.lc_trk_g2_2
 (15 9)  (669 217)  (669 217)  routing T_13_13.rgt_op_0 <X> T_13_13.lc_trk_g2_0
 (17 9)  (671 217)  (671 217)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (18 9)  (672 217)  (672 217)  routing T_13_13.tnl_op_1 <X> T_13_13.lc_trk_g2_1
 (22 9)  (676 217)  (676 217)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (678 217)  (678 217)  routing T_13_13.rgt_op_2 <X> T_13_13.lc_trk_g2_2
 (22 10)  (676 218)  (676 218)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (15 12)  (669 220)  (669 220)  routing T_13_13.tnl_op_1 <X> T_13_13.lc_trk_g3_1
 (17 12)  (671 220)  (671 220)  Enable bit of Mux _local_links/g3_mux_1 => tnl_op_1 lc_trk_g3_1
 (21 12)  (675 220)  (675 220)  routing T_13_13.sp4_v_t_14 <X> T_13_13.lc_trk_g3_3
 (22 12)  (676 220)  (676 220)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (677 220)  (677 220)  routing T_13_13.sp4_v_t_14 <X> T_13_13.lc_trk_g3_3
 (28 12)  (682 220)  (682 220)  routing T_13_13.lc_trk_g2_7 <X> T_13_13.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 220)  (683 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (684 220)  (684 220)  routing T_13_13.lc_trk_g2_7 <X> T_13_13.wire_logic_cluster/lc_6/in_1
 (32 12)  (686 220)  (686 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (36 12)  (690 220)  (690 220)  LC_6 Logic Functioning bit
 (38 12)  (692 220)  (692 220)  LC_6 Logic Functioning bit
 (43 12)  (697 220)  (697 220)  LC_6 Logic Functioning bit
 (45 12)  (699 220)  (699 220)  LC_6 Logic Functioning bit
 (52 12)  (706 220)  (706 220)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (18 13)  (672 221)  (672 221)  routing T_13_13.tnl_op_1 <X> T_13_13.lc_trk_g3_1
 (27 13)  (681 221)  (681 221)  routing T_13_13.lc_trk_g3_1 <X> T_13_13.wire_logic_cluster/lc_6/in_0
 (28 13)  (682 221)  (682 221)  routing T_13_13.lc_trk_g3_1 <X> T_13_13.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 221)  (683 221)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (684 221)  (684 221)  routing T_13_13.lc_trk_g2_7 <X> T_13_13.wire_logic_cluster/lc_6/in_1
 (31 13)  (685 221)  (685 221)  routing T_13_13.lc_trk_g0_3 <X> T_13_13.wire_logic_cluster/lc_6/in_3
 (32 13)  (686 221)  (686 221)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_2 input_2_6
 (35 13)  (689 221)  (689 221)  routing T_13_13.lc_trk_g0_2 <X> T_13_13.input_2_6
 (39 13)  (693 221)  (693 221)  LC_6 Logic Functioning bit
 (0 14)  (654 222)  (654 222)  routing T_13_13.glb_netwk_4 <X> T_13_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (655 222)  (655 222)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (26 14)  (680 222)  (680 222)  routing T_13_13.lc_trk_g1_6 <X> T_13_13.wire_logic_cluster/lc_7/in_0
 (28 14)  (682 222)  (682 222)  routing T_13_13.lc_trk_g2_0 <X> T_13_13.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 222)  (683 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (686 222)  (686 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (688 222)  (688 222)  routing T_13_13.lc_trk_g1_3 <X> T_13_13.wire_logic_cluster/lc_7/in_3
 (42 14)  (696 222)  (696 222)  LC_7 Logic Functioning bit
 (53 14)  (707 222)  (707 222)  Enable bit of Mux _out_links/OutMuxa_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_31
 (26 15)  (680 223)  (680 223)  routing T_13_13.lc_trk_g1_6 <X> T_13_13.wire_logic_cluster/lc_7/in_0
 (27 15)  (681 223)  (681 223)  routing T_13_13.lc_trk_g1_6 <X> T_13_13.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 223)  (683 223)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_6 wire_logic_cluster/lc_7/in_0
 (31 15)  (685 223)  (685 223)  routing T_13_13.lc_trk_g1_3 <X> T_13_13.wire_logic_cluster/lc_7/in_3
 (32 15)  (686 223)  (686 223)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_1 input_2_7


LogicTile_14_13

 (14 0)  (722 208)  (722 208)  routing T_14_13.wire_logic_cluster/lc_0/out <X> T_14_13.lc_trk_g0_0
 (27 0)  (735 208)  (735 208)  routing T_14_13.lc_trk_g1_0 <X> T_14_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 208)  (737 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (739 208)  (739 208)  routing T_14_13.lc_trk_g2_5 <X> T_14_13.wire_logic_cluster/lc_0/in_3
 (32 0)  (740 208)  (740 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (741 208)  (741 208)  routing T_14_13.lc_trk_g2_5 <X> T_14_13.wire_logic_cluster/lc_0/in_3
 (36 0)  (744 208)  (744 208)  LC_0 Logic Functioning bit
 (38 0)  (746 208)  (746 208)  LC_0 Logic Functioning bit
 (41 0)  (749 208)  (749 208)  LC_0 Logic Functioning bit
 (42 0)  (750 208)  (750 208)  LC_0 Logic Functioning bit
 (43 0)  (751 208)  (751 208)  LC_0 Logic Functioning bit
 (45 0)  (753 208)  (753 208)  LC_0 Logic Functioning bit
 (53 0)  (761 208)  (761 208)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (17 1)  (725 209)  (725 209)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (29 1)  (737 209)  (737 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (32 1)  (740 209)  (740 209)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (742 209)  (742 209)  routing T_14_13.lc_trk_g1_1 <X> T_14_13.input_2_0
 (37 1)  (745 209)  (745 209)  LC_0 Logic Functioning bit
 (39 1)  (747 209)  (747 209)  LC_0 Logic Functioning bit
 (42 1)  (750 209)  (750 209)  LC_0 Logic Functioning bit
 (47 1)  (755 209)  (755 209)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (51 1)  (759 209)  (759 209)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (708 210)  (708 210)  routing T_14_13.glb_netwk_6 <X> T_14_13.wire_logic_cluster/lc_7/clk
 (1 2)  (709 210)  (709 210)  routing T_14_13.glb_netwk_6 <X> T_14_13.wire_logic_cluster/lc_7/clk
 (2 2)  (710 210)  (710 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (22 2)  (730 210)  (730 210)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (732 210)  (732 210)  routing T_14_13.top_op_7 <X> T_14_13.lc_trk_g0_7
 (26 2)  (734 210)  (734 210)  routing T_14_13.lc_trk_g3_6 <X> T_14_13.wire_logic_cluster/lc_1/in_0
 (29 2)  (737 210)  (737 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (739 210)  (739 210)  routing T_14_13.lc_trk_g1_7 <X> T_14_13.wire_logic_cluster/lc_1/in_3
 (32 2)  (740 210)  (740 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (742 210)  (742 210)  routing T_14_13.lc_trk_g1_7 <X> T_14_13.wire_logic_cluster/lc_1/in_3
 (40 2)  (748 210)  (748 210)  LC_1 Logic Functioning bit
 (21 3)  (729 211)  (729 211)  routing T_14_13.top_op_7 <X> T_14_13.lc_trk_g0_7
 (22 3)  (730 211)  (730 211)  Enable bit of Mux _local_links/g0_mux_6 => glb2local_2 lc_trk_g0_6
 (26 3)  (734 211)  (734 211)  routing T_14_13.lc_trk_g3_6 <X> T_14_13.wire_logic_cluster/lc_1/in_0
 (27 3)  (735 211)  (735 211)  routing T_14_13.lc_trk_g3_6 <X> T_14_13.wire_logic_cluster/lc_1/in_0
 (28 3)  (736 211)  (736 211)  routing T_14_13.lc_trk_g3_6 <X> T_14_13.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 211)  (737 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (31 3)  (739 211)  (739 211)  routing T_14_13.lc_trk_g1_7 <X> T_14_13.wire_logic_cluster/lc_1/in_3
 (32 3)  (740 211)  (740 211)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_3 input_2_1
 (33 3)  (741 211)  (741 211)  routing T_14_13.lc_trk_g2_3 <X> T_14_13.input_2_1
 (35 3)  (743 211)  (743 211)  routing T_14_13.lc_trk_g2_3 <X> T_14_13.input_2_1
 (40 3)  (748 211)  (748 211)  LC_1 Logic Functioning bit
 (41 3)  (749 211)  (749 211)  LC_1 Logic Functioning bit
 (15 4)  (723 212)  (723 212)  routing T_14_13.top_op_1 <X> T_14_13.lc_trk_g1_1
 (17 4)  (725 212)  (725 212)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (26 4)  (734 212)  (734 212)  routing T_14_13.lc_trk_g0_6 <X> T_14_13.wire_logic_cluster/lc_2/in_0
 (36 4)  (744 212)  (744 212)  LC_2 Logic Functioning bit
 (37 4)  (745 212)  (745 212)  LC_2 Logic Functioning bit
 (38 4)  (746 212)  (746 212)  LC_2 Logic Functioning bit
 (41 4)  (749 212)  (749 212)  LC_2 Logic Functioning bit
 (42 4)  (750 212)  (750 212)  LC_2 Logic Functioning bit
 (43 4)  (751 212)  (751 212)  LC_2 Logic Functioning bit
 (50 4)  (758 212)  (758 212)  Cascade bit: LH_LC02_inmux02_5

 (52 4)  (760 212)  (760 212)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (14 5)  (722 213)  (722 213)  routing T_14_13.top_op_0 <X> T_14_13.lc_trk_g1_0
 (15 5)  (723 213)  (723 213)  routing T_14_13.top_op_0 <X> T_14_13.lc_trk_g1_0
 (17 5)  (725 213)  (725 213)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (18 5)  (726 213)  (726 213)  routing T_14_13.top_op_1 <X> T_14_13.lc_trk_g1_1
 (26 5)  (734 213)  (734 213)  routing T_14_13.lc_trk_g0_6 <X> T_14_13.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 213)  (737 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (36 5)  (744 213)  (744 213)  LC_2 Logic Functioning bit
 (37 5)  (745 213)  (745 213)  LC_2 Logic Functioning bit
 (39 5)  (747 213)  (747 213)  LC_2 Logic Functioning bit
 (40 5)  (748 213)  (748 213)  LC_2 Logic Functioning bit
 (42 5)  (750 213)  (750 213)  LC_2 Logic Functioning bit
 (43 5)  (751 213)  (751 213)  LC_2 Logic Functioning bit
 (21 6)  (729 214)  (729 214)  routing T_14_13.lft_op_7 <X> T_14_13.lc_trk_g1_7
 (22 6)  (730 214)  (730 214)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (732 214)  (732 214)  routing T_14_13.lft_op_7 <X> T_14_13.lc_trk_g1_7
 (13 8)  (721 216)  (721 216)  routing T_14_13.sp4_v_t_45 <X> T_14_13.sp4_v_b_8
 (16 8)  (724 216)  (724 216)  routing T_14_13.sp4_v_b_33 <X> T_14_13.lc_trk_g2_1
 (17 8)  (725 216)  (725 216)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (726 216)  (726 216)  routing T_14_13.sp4_v_b_33 <X> T_14_13.lc_trk_g2_1
 (22 8)  (730 216)  (730 216)  Enable bit of Mux _local_links/g2_mux_3 => tnl_op_3 lc_trk_g2_3
 (24 8)  (732 216)  (732 216)  routing T_14_13.tnl_op_3 <X> T_14_13.lc_trk_g2_3
 (26 8)  (734 216)  (734 216)  routing T_14_13.lc_trk_g0_6 <X> T_14_13.wire_logic_cluster/lc_4/in_0
 (31 8)  (739 216)  (739 216)  routing T_14_13.lc_trk_g0_7 <X> T_14_13.wire_logic_cluster/lc_4/in_3
 (32 8)  (740 216)  (740 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (36 8)  (744 216)  (744 216)  LC_4 Logic Functioning bit
 (37 8)  (745 216)  (745 216)  LC_4 Logic Functioning bit
 (38 8)  (746 216)  (746 216)  LC_4 Logic Functioning bit
 (39 8)  (747 216)  (747 216)  LC_4 Logic Functioning bit
 (41 8)  (749 216)  (749 216)  LC_4 Logic Functioning bit
 (43 8)  (751 216)  (751 216)  LC_4 Logic Functioning bit
 (46 8)  (754 216)  (754 216)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (14 9)  (722 217)  (722 217)  routing T_14_13.sp4_r_v_b_32 <X> T_14_13.lc_trk_g2_0
 (17 9)  (725 217)  (725 217)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_32 lc_trk_g2_0
 (18 9)  (726 217)  (726 217)  routing T_14_13.sp4_v_b_33 <X> T_14_13.lc_trk_g2_1
 (21 9)  (729 217)  (729 217)  routing T_14_13.tnl_op_3 <X> T_14_13.lc_trk_g2_3
 (26 9)  (734 217)  (734 217)  routing T_14_13.lc_trk_g0_6 <X> T_14_13.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 217)  (737 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (31 9)  (739 217)  (739 217)  routing T_14_13.lc_trk_g0_7 <X> T_14_13.wire_logic_cluster/lc_4/in_3
 (36 9)  (744 217)  (744 217)  LC_4 Logic Functioning bit
 (37 9)  (745 217)  (745 217)  LC_4 Logic Functioning bit
 (38 9)  (746 217)  (746 217)  LC_4 Logic Functioning bit
 (39 9)  (747 217)  (747 217)  LC_4 Logic Functioning bit
 (40 9)  (748 217)  (748 217)  LC_4 Logic Functioning bit
 (42 9)  (750 217)  (750 217)  LC_4 Logic Functioning bit
 (1 10)  (709 218)  (709 218)  Enable bit of Mux _local_links/global_mux_2 => glb_netwk_4 glb2local_2
 (15 10)  (723 218)  (723 218)  routing T_14_13.tnl_op_5 <X> T_14_13.lc_trk_g2_5
 (17 10)  (725 218)  (725 218)  Enable bit of Mux _local_links/g2_mux_5 => tnl_op_5 lc_trk_g2_5
 (27 10)  (735 218)  (735 218)  routing T_14_13.lc_trk_g3_3 <X> T_14_13.wire_logic_cluster/lc_5/in_1
 (28 10)  (736 218)  (736 218)  routing T_14_13.lc_trk_g3_3 <X> T_14_13.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 218)  (737 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (740 218)  (740 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (741 218)  (741 218)  routing T_14_13.lc_trk_g2_0 <X> T_14_13.wire_logic_cluster/lc_5/in_3
 (35 10)  (743 218)  (743 218)  routing T_14_13.lc_trk_g0_7 <X> T_14_13.input_2_5
 (36 10)  (744 218)  (744 218)  LC_5 Logic Functioning bit
 (37 10)  (745 218)  (745 218)  LC_5 Logic Functioning bit
 (38 10)  (746 218)  (746 218)  LC_5 Logic Functioning bit
 (42 10)  (750 218)  (750 218)  LC_5 Logic Functioning bit
 (1 11)  (709 219)  (709 219)  routing T_14_13.glb_netwk_4 <X> T_14_13.glb2local_2
 (18 11)  (726 219)  (726 219)  routing T_14_13.tnl_op_5 <X> T_14_13.lc_trk_g2_5
 (28 11)  (736 219)  (736 219)  routing T_14_13.lc_trk_g2_1 <X> T_14_13.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 219)  (737 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (30 11)  (738 219)  (738 219)  routing T_14_13.lc_trk_g3_3 <X> T_14_13.wire_logic_cluster/lc_5/in_1
 (32 11)  (740 219)  (740 219)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_7 input_2_5
 (35 11)  (743 219)  (743 219)  routing T_14_13.lc_trk_g0_7 <X> T_14_13.input_2_5
 (36 11)  (744 219)  (744 219)  LC_5 Logic Functioning bit
 (38 11)  (746 219)  (746 219)  LC_5 Logic Functioning bit
 (43 11)  (751 219)  (751 219)  LC_5 Logic Functioning bit
 (15 12)  (723 220)  (723 220)  routing T_14_13.tnl_op_1 <X> T_14_13.lc_trk_g3_1
 (17 12)  (725 220)  (725 220)  Enable bit of Mux _local_links/g3_mux_1 => tnl_op_1 lc_trk_g3_1
 (22 12)  (730 220)  (730 220)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (731 220)  (731 220)  routing T_14_13.sp4_h_r_27 <X> T_14_13.lc_trk_g3_3
 (24 12)  (732 220)  (732 220)  routing T_14_13.sp4_h_r_27 <X> T_14_13.lc_trk_g3_3
 (26 12)  (734 220)  (734 220)  routing T_14_13.lc_trk_g0_6 <X> T_14_13.wire_logic_cluster/lc_6/in_0
 (36 12)  (744 220)  (744 220)  LC_6 Logic Functioning bit
 (37 12)  (745 220)  (745 220)  LC_6 Logic Functioning bit
 (38 12)  (746 220)  (746 220)  LC_6 Logic Functioning bit
 (41 12)  (749 220)  (749 220)  LC_6 Logic Functioning bit
 (42 12)  (750 220)  (750 220)  LC_6 Logic Functioning bit
 (43 12)  (751 220)  (751 220)  LC_6 Logic Functioning bit
 (50 12)  (758 220)  (758 220)  Cascade bit: LH_LC06_inmux02_5

 (18 13)  (726 221)  (726 221)  routing T_14_13.tnl_op_1 <X> T_14_13.lc_trk_g3_1
 (21 13)  (729 221)  (729 221)  routing T_14_13.sp4_h_r_27 <X> T_14_13.lc_trk_g3_3
 (26 13)  (734 221)  (734 221)  routing T_14_13.lc_trk_g0_6 <X> T_14_13.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 221)  (737 221)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (36 13)  (744 221)  (744 221)  LC_6 Logic Functioning bit
 (37 13)  (745 221)  (745 221)  LC_6 Logic Functioning bit
 (39 13)  (747 221)  (747 221)  LC_6 Logic Functioning bit
 (40 13)  (748 221)  (748 221)  LC_6 Logic Functioning bit
 (42 13)  (750 221)  (750 221)  LC_6 Logic Functioning bit
 (43 13)  (751 221)  (751 221)  LC_6 Logic Functioning bit
 (53 13)  (761 221)  (761 221)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (9 14)  (717 222)  (717 222)  routing T_14_13.sp4_v_b_10 <X> T_14_13.sp4_h_l_47
 (26 14)  (734 222)  (734 222)  routing T_14_13.lc_trk_g3_6 <X> T_14_13.wire_logic_cluster/lc_7/in_0
 (29 14)  (737 222)  (737 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (740 222)  (740 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (741 222)  (741 222)  routing T_14_13.lc_trk_g3_1 <X> T_14_13.wire_logic_cluster/lc_7/in_3
 (34 14)  (742 222)  (742 222)  routing T_14_13.lc_trk_g3_1 <X> T_14_13.wire_logic_cluster/lc_7/in_3
 (37 14)  (745 222)  (745 222)  LC_7 Logic Functioning bit
 (39 14)  (747 222)  (747 222)  LC_7 Logic Functioning bit
 (40 14)  (748 222)  (748 222)  LC_7 Logic Functioning bit
 (42 14)  (750 222)  (750 222)  LC_7 Logic Functioning bit
 (47 14)  (755 222)  (755 222)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (22 15)  (730 223)  (730 223)  Enable bit of Mux _local_links/g3_mux_6 => tnl_op_6 lc_trk_g3_6
 (24 15)  (732 223)  (732 223)  routing T_14_13.tnl_op_6 <X> T_14_13.lc_trk_g3_6
 (25 15)  (733 223)  (733 223)  routing T_14_13.tnl_op_6 <X> T_14_13.lc_trk_g3_6
 (26 15)  (734 223)  (734 223)  routing T_14_13.lc_trk_g3_6 <X> T_14_13.wire_logic_cluster/lc_7/in_0
 (27 15)  (735 223)  (735 223)  routing T_14_13.lc_trk_g3_6 <X> T_14_13.wire_logic_cluster/lc_7/in_0
 (28 15)  (736 223)  (736 223)  routing T_14_13.lc_trk_g3_6 <X> T_14_13.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 223)  (737 223)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_6 wire_logic_cluster/lc_7/in_0
 (37 15)  (745 223)  (745 223)  LC_7 Logic Functioning bit
 (39 15)  (747 223)  (747 223)  LC_7 Logic Functioning bit
 (40 15)  (748 223)  (748 223)  LC_7 Logic Functioning bit
 (41 15)  (749 223)  (749 223)  LC_7 Logic Functioning bit
 (42 15)  (750 223)  (750 223)  LC_7 Logic Functioning bit
 (43 15)  (751 223)  (751 223)  LC_7 Logic Functioning bit


LogicTile_15_13

 (22 0)  (784 208)  (784 208)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_l_16 lc_trk_g0_3
 (23 0)  (785 208)  (785 208)  routing T_15_13.sp12_h_l_16 <X> T_15_13.lc_trk_g0_3
 (21 1)  (783 209)  (783 209)  routing T_15_13.sp12_h_l_16 <X> T_15_13.lc_trk_g0_3
 (0 2)  (762 210)  (762 210)  routing T_15_13.glb_netwk_6 <X> T_15_13.wire_logic_cluster/lc_7/clk
 (1 2)  (763 210)  (763 210)  routing T_15_13.glb_netwk_6 <X> T_15_13.wire_logic_cluster/lc_7/clk
 (2 2)  (764 210)  (764 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (28 2)  (790 210)  (790 210)  routing T_15_13.lc_trk_g2_6 <X> T_15_13.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 210)  (791 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (792 210)  (792 210)  routing T_15_13.lc_trk_g2_6 <X> T_15_13.wire_logic_cluster/lc_1/in_1
 (31 2)  (793 210)  (793 210)  routing T_15_13.lc_trk_g0_4 <X> T_15_13.wire_logic_cluster/lc_1/in_3
 (32 2)  (794 210)  (794 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (36 2)  (798 210)  (798 210)  LC_1 Logic Functioning bit
 (37 2)  (799 210)  (799 210)  LC_1 Logic Functioning bit
 (38 2)  (800 210)  (800 210)  LC_1 Logic Functioning bit
 (39 2)  (801 210)  (801 210)  LC_1 Logic Functioning bit
 (41 2)  (803 210)  (803 210)  LC_1 Logic Functioning bit
 (43 2)  (805 210)  (805 210)  LC_1 Logic Functioning bit
 (53 2)  (815 210)  (815 210)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (17 3)  (779 211)  (779 211)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (22 3)  (784 211)  (784 211)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (785 211)  (785 211)  routing T_15_13.sp4_v_b_22 <X> T_15_13.lc_trk_g0_6
 (24 3)  (786 211)  (786 211)  routing T_15_13.sp4_v_b_22 <X> T_15_13.lc_trk_g0_6
 (30 3)  (792 211)  (792 211)  routing T_15_13.lc_trk_g2_6 <X> T_15_13.wire_logic_cluster/lc_1/in_1
 (36 3)  (798 211)  (798 211)  LC_1 Logic Functioning bit
 (37 3)  (799 211)  (799 211)  LC_1 Logic Functioning bit
 (38 3)  (800 211)  (800 211)  LC_1 Logic Functioning bit
 (39 3)  (801 211)  (801 211)  LC_1 Logic Functioning bit
 (41 3)  (803 211)  (803 211)  LC_1 Logic Functioning bit
 (43 3)  (805 211)  (805 211)  LC_1 Logic Functioning bit
 (47 3)  (809 211)  (809 211)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (6 4)  (768 212)  (768 212)  routing T_15_13.sp4_h_r_10 <X> T_15_13.sp4_v_b_3
 (14 4)  (776 212)  (776 212)  routing T_15_13.sp4_h_r_8 <X> T_15_13.lc_trk_g1_0
 (21 4)  (783 212)  (783 212)  routing T_15_13.wire_logic_cluster/lc_3/out <X> T_15_13.lc_trk_g1_3
 (22 4)  (784 212)  (784 212)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (28 4)  (790 212)  (790 212)  routing T_15_13.lc_trk_g2_5 <X> T_15_13.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 212)  (791 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (792 212)  (792 212)  routing T_15_13.lc_trk_g2_5 <X> T_15_13.wire_logic_cluster/lc_2/in_1
 (32 4)  (794 212)  (794 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (795 212)  (795 212)  routing T_15_13.lc_trk_g3_2 <X> T_15_13.wire_logic_cluster/lc_2/in_3
 (34 4)  (796 212)  (796 212)  routing T_15_13.lc_trk_g3_2 <X> T_15_13.wire_logic_cluster/lc_2/in_3
 (37 4)  (799 212)  (799 212)  LC_2 Logic Functioning bit
 (39 4)  (801 212)  (801 212)  LC_2 Logic Functioning bit
 (40 4)  (802 212)  (802 212)  LC_2 Logic Functioning bit
 (41 4)  (803 212)  (803 212)  LC_2 Logic Functioning bit
 (42 4)  (804 212)  (804 212)  LC_2 Logic Functioning bit
 (43 4)  (805 212)  (805 212)  LC_2 Logic Functioning bit
 (15 5)  (777 213)  (777 213)  routing T_15_13.sp4_h_r_8 <X> T_15_13.lc_trk_g1_0
 (16 5)  (778 213)  (778 213)  routing T_15_13.sp4_h_r_8 <X> T_15_13.lc_trk_g1_0
 (17 5)  (779 213)  (779 213)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_8 lc_trk_g1_0
 (31 5)  (793 213)  (793 213)  routing T_15_13.lc_trk_g3_2 <X> T_15_13.wire_logic_cluster/lc_2/in_3
 (37 5)  (799 213)  (799 213)  LC_2 Logic Functioning bit
 (39 5)  (801 213)  (801 213)  LC_2 Logic Functioning bit
 (40 5)  (802 213)  (802 213)  LC_2 Logic Functioning bit
 (41 5)  (803 213)  (803 213)  LC_2 Logic Functioning bit
 (42 5)  (804 213)  (804 213)  LC_2 Logic Functioning bit
 (43 5)  (805 213)  (805 213)  LC_2 Logic Functioning bit
 (51 5)  (813 213)  (813 213)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (1 6)  (763 214)  (763 214)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_4 glb2local_0
 (13 6)  (775 214)  (775 214)  routing T_15_13.sp4_h_r_5 <X> T_15_13.sp4_v_t_40
 (25 6)  (787 214)  (787 214)  routing T_15_13.wire_logic_cluster/lc_6/out <X> T_15_13.lc_trk_g1_6
 (26 6)  (788 214)  (788 214)  routing T_15_13.lc_trk_g3_6 <X> T_15_13.wire_logic_cluster/lc_3/in_0
 (29 6)  (791 214)  (791 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (792 214)  (792 214)  routing T_15_13.lc_trk_g0_6 <X> T_15_13.wire_logic_cluster/lc_3/in_1
 (32 6)  (794 214)  (794 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (796 214)  (796 214)  routing T_15_13.lc_trk_g1_3 <X> T_15_13.wire_logic_cluster/lc_3/in_3
 (36 6)  (798 214)  (798 214)  LC_3 Logic Functioning bit
 (37 6)  (799 214)  (799 214)  LC_3 Logic Functioning bit
 (39 6)  (801 214)  (801 214)  LC_3 Logic Functioning bit
 (43 6)  (805 214)  (805 214)  LC_3 Logic Functioning bit
 (45 6)  (807 214)  (807 214)  LC_3 Logic Functioning bit
 (1 7)  (763 215)  (763 215)  routing T_15_13.glb_netwk_4 <X> T_15_13.glb2local_0
 (12 7)  (774 215)  (774 215)  routing T_15_13.sp4_h_r_5 <X> T_15_13.sp4_v_t_40
 (14 7)  (776 215)  (776 215)  routing T_15_13.top_op_4 <X> T_15_13.lc_trk_g1_4
 (15 7)  (777 215)  (777 215)  routing T_15_13.top_op_4 <X> T_15_13.lc_trk_g1_4
 (17 7)  (779 215)  (779 215)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (22 7)  (784 215)  (784 215)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (26 7)  (788 215)  (788 215)  routing T_15_13.lc_trk_g3_6 <X> T_15_13.wire_logic_cluster/lc_3/in_0
 (27 7)  (789 215)  (789 215)  routing T_15_13.lc_trk_g3_6 <X> T_15_13.wire_logic_cluster/lc_3/in_0
 (28 7)  (790 215)  (790 215)  routing T_15_13.lc_trk_g3_6 <X> T_15_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 215)  (791 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (792 215)  (792 215)  routing T_15_13.lc_trk_g0_6 <X> T_15_13.wire_logic_cluster/lc_3/in_1
 (31 7)  (793 215)  (793 215)  routing T_15_13.lc_trk_g1_3 <X> T_15_13.wire_logic_cluster/lc_3/in_3
 (32 7)  (794 215)  (794 215)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (797 215)  (797 215)  routing T_15_13.lc_trk_g0_3 <X> T_15_13.input_2_3
 (36 7)  (798 215)  (798 215)  LC_3 Logic Functioning bit
 (38 7)  (800 215)  (800 215)  LC_3 Logic Functioning bit
 (6 8)  (768 216)  (768 216)  routing T_15_13.sp4_h_r_1 <X> T_15_13.sp4_v_b_6
 (11 8)  (773 216)  (773 216)  routing T_15_13.sp4_h_r_3 <X> T_15_13.sp4_v_b_8
 (26 8)  (788 216)  (788 216)  routing T_15_13.lc_trk_g2_4 <X> T_15_13.wire_logic_cluster/lc_4/in_0
 (27 8)  (789 216)  (789 216)  routing T_15_13.lc_trk_g1_4 <X> T_15_13.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 216)  (791 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (792 216)  (792 216)  routing T_15_13.lc_trk_g1_4 <X> T_15_13.wire_logic_cluster/lc_4/in_1
 (32 8)  (794 216)  (794 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (795 216)  (795 216)  routing T_15_13.lc_trk_g3_2 <X> T_15_13.wire_logic_cluster/lc_4/in_3
 (34 8)  (796 216)  (796 216)  routing T_15_13.lc_trk_g3_2 <X> T_15_13.wire_logic_cluster/lc_4/in_3
 (40 8)  (802 216)  (802 216)  LC_4 Logic Functioning bit
 (42 8)  (804 216)  (804 216)  LC_4 Logic Functioning bit
 (28 9)  (790 217)  (790 217)  routing T_15_13.lc_trk_g2_4 <X> T_15_13.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 217)  (791 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (31 9)  (793 217)  (793 217)  routing T_15_13.lc_trk_g3_2 <X> T_15_13.wire_logic_cluster/lc_4/in_3
 (15 10)  (777 218)  (777 218)  routing T_15_13.tnr_op_5 <X> T_15_13.lc_trk_g2_5
 (17 10)  (779 218)  (779 218)  Enable bit of Mux _local_links/g2_mux_5 => tnr_op_5 lc_trk_g2_5
 (25 10)  (787 218)  (787 218)  routing T_15_13.sp4_v_b_38 <X> T_15_13.lc_trk_g2_6
 (26 10)  (788 218)  (788 218)  routing T_15_13.lc_trk_g2_5 <X> T_15_13.wire_logic_cluster/lc_5/in_0
 (37 10)  (799 218)  (799 218)  LC_5 Logic Functioning bit
 (42 10)  (804 218)  (804 218)  LC_5 Logic Functioning bit
 (50 10)  (812 218)  (812 218)  Cascade bit: LH_LC05_inmux02_5

 (15 11)  (777 219)  (777 219)  routing T_15_13.sp4_v_t_33 <X> T_15_13.lc_trk_g2_4
 (16 11)  (778 219)  (778 219)  routing T_15_13.sp4_v_t_33 <X> T_15_13.lc_trk_g2_4
 (17 11)  (779 219)  (779 219)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (22 11)  (784 219)  (784 219)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (785 219)  (785 219)  routing T_15_13.sp4_v_b_38 <X> T_15_13.lc_trk_g2_6
 (25 11)  (787 219)  (787 219)  routing T_15_13.sp4_v_b_38 <X> T_15_13.lc_trk_g2_6
 (28 11)  (790 219)  (790 219)  routing T_15_13.lc_trk_g2_5 <X> T_15_13.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 219)  (791 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (36 11)  (798 219)  (798 219)  LC_5 Logic Functioning bit
 (43 11)  (805 219)  (805 219)  LC_5 Logic Functioning bit
 (26 12)  (788 220)  (788 220)  routing T_15_13.lc_trk_g3_5 <X> T_15_13.wire_logic_cluster/lc_6/in_0
 (27 12)  (789 220)  (789 220)  routing T_15_13.lc_trk_g1_6 <X> T_15_13.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 220)  (791 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (792 220)  (792 220)  routing T_15_13.lc_trk_g1_6 <X> T_15_13.wire_logic_cluster/lc_6/in_1
 (32 12)  (794 220)  (794 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (796 220)  (796 220)  routing T_15_13.lc_trk_g1_0 <X> T_15_13.wire_logic_cluster/lc_6/in_3
 (38 12)  (800 220)  (800 220)  LC_6 Logic Functioning bit
 (41 12)  (803 220)  (803 220)  LC_6 Logic Functioning bit
 (43 12)  (805 220)  (805 220)  LC_6 Logic Functioning bit
 (45 12)  (807 220)  (807 220)  LC_6 Logic Functioning bit
 (50 12)  (812 220)  (812 220)  Cascade bit: LH_LC06_inmux02_5

 (52 12)  (814 220)  (814 220)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (22 13)  (784 221)  (784 221)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (787 221)  (787 221)  routing T_15_13.sp4_r_v_b_42 <X> T_15_13.lc_trk_g3_2
 (27 13)  (789 221)  (789 221)  routing T_15_13.lc_trk_g3_5 <X> T_15_13.wire_logic_cluster/lc_6/in_0
 (28 13)  (790 221)  (790 221)  routing T_15_13.lc_trk_g3_5 <X> T_15_13.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 221)  (791 221)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (792 221)  (792 221)  routing T_15_13.lc_trk_g1_6 <X> T_15_13.wire_logic_cluster/lc_6/in_1
 (36 13)  (798 221)  (798 221)  LC_6 Logic Functioning bit
 (38 13)  (800 221)  (800 221)  LC_6 Logic Functioning bit
 (39 13)  (801 221)  (801 221)  LC_6 Logic Functioning bit
 (40 13)  (802 221)  (802 221)  LC_6 Logic Functioning bit
 (41 13)  (803 221)  (803 221)  LC_6 Logic Functioning bit
 (42 13)  (804 221)  (804 221)  LC_6 Logic Functioning bit
 (43 13)  (805 221)  (805 221)  LC_6 Logic Functioning bit
 (44 13)  (806 221)  (806 221)  LC_6 Logic Functioning bit
 (46 13)  (808 221)  (808 221)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (53 13)  (815 221)  (815 221)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (0 14)  (762 222)  (762 222)  routing T_15_13.glb_netwk_4 <X> T_15_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (763 222)  (763 222)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (16 14)  (778 222)  (778 222)  routing T_15_13.sp4_v_b_37 <X> T_15_13.lc_trk_g3_5
 (17 14)  (779 222)  (779 222)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (780 222)  (780 222)  routing T_15_13.sp4_v_b_37 <X> T_15_13.lc_trk_g3_5
 (25 14)  (787 222)  (787 222)  routing T_15_13.sp4_v_b_38 <X> T_15_13.lc_trk_g3_6
 (18 15)  (780 223)  (780 223)  routing T_15_13.sp4_v_b_37 <X> T_15_13.lc_trk_g3_5
 (22 15)  (784 223)  (784 223)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (785 223)  (785 223)  routing T_15_13.sp4_v_b_38 <X> T_15_13.lc_trk_g3_6
 (25 15)  (787 223)  (787 223)  routing T_15_13.sp4_v_b_38 <X> T_15_13.lc_trk_g3_6


LogicTile_16_13

 (27 0)  (843 208)  (843 208)  routing T_16_13.lc_trk_g3_2 <X> T_16_13.wire_logic_cluster/lc_0/in_1
 (28 0)  (844 208)  (844 208)  routing T_16_13.lc_trk_g3_2 <X> T_16_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 208)  (845 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (848 208)  (848 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (849 208)  (849 208)  routing T_16_13.lc_trk_g3_0 <X> T_16_13.wire_logic_cluster/lc_0/in_3
 (34 0)  (850 208)  (850 208)  routing T_16_13.lc_trk_g3_0 <X> T_16_13.wire_logic_cluster/lc_0/in_3
 (37 0)  (853 208)  (853 208)  LC_0 Logic Functioning bit
 (39 0)  (855 208)  (855 208)  LC_0 Logic Functioning bit
 (40 0)  (856 208)  (856 208)  LC_0 Logic Functioning bit
 (42 0)  (858 208)  (858 208)  LC_0 Logic Functioning bit
 (45 0)  (861 208)  (861 208)  LC_0 Logic Functioning bit
 (46 0)  (862 208)  (862 208)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (14 1)  (830 209)  (830 209)  routing T_16_13.sp12_h_r_16 <X> T_16_13.lc_trk_g0_0
 (16 1)  (832 209)  (832 209)  routing T_16_13.sp12_h_r_16 <X> T_16_13.lc_trk_g0_0
 (17 1)  (833 209)  (833 209)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_16 lc_trk_g0_0
 (29 1)  (845 209)  (845 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (846 209)  (846 209)  routing T_16_13.lc_trk_g3_2 <X> T_16_13.wire_logic_cluster/lc_0/in_1
 (36 1)  (852 209)  (852 209)  LC_0 Logic Functioning bit
 (38 1)  (854 209)  (854 209)  LC_0 Logic Functioning bit
 (40 1)  (856 209)  (856 209)  LC_0 Logic Functioning bit
 (42 1)  (858 209)  (858 209)  LC_0 Logic Functioning bit
 (51 1)  (867 209)  (867 209)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (53 1)  (869 209)  (869 209)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (816 210)  (816 210)  routing T_16_13.glb_netwk_6 <X> T_16_13.wire_logic_cluster/lc_7/clk
 (1 2)  (817 210)  (817 210)  routing T_16_13.glb_netwk_6 <X> T_16_13.wire_logic_cluster/lc_7/clk
 (2 2)  (818 210)  (818 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (1 4)  (817 212)  (817 212)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (5 4)  (821 212)  (821 212)  routing T_16_13.sp4_h_l_37 <X> T_16_13.sp4_h_r_3
 (22 4)  (838 212)  (838 212)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_3 lc_trk_g1_3
 (23 4)  (839 212)  (839 212)  routing T_16_13.sp4_h_r_3 <X> T_16_13.lc_trk_g1_3
 (24 4)  (840 212)  (840 212)  routing T_16_13.sp4_h_r_3 <X> T_16_13.lc_trk_g1_3
 (0 5)  (816 213)  (816 213)  routing T_16_13.lc_trk_g1_3 <X> T_16_13.wire_logic_cluster/lc_7/cen
 (1 5)  (817 213)  (817 213)  routing T_16_13.lc_trk_g1_3 <X> T_16_13.wire_logic_cluster/lc_7/cen
 (4 5)  (820 213)  (820 213)  routing T_16_13.sp4_h_l_37 <X> T_16_13.sp4_h_r_3
 (21 5)  (837 213)  (837 213)  routing T_16_13.sp4_h_r_3 <X> T_16_13.lc_trk_g1_3
 (5 6)  (821 214)  (821 214)  routing T_16_13.sp4_v_t_44 <X> T_16_13.sp4_h_l_38
 (4 7)  (820 215)  (820 215)  routing T_16_13.sp4_v_t_44 <X> T_16_13.sp4_h_l_38
 (6 7)  (822 215)  (822 215)  routing T_16_13.sp4_v_t_44 <X> T_16_13.sp4_h_l_38
 (3 8)  (819 216)  (819 216)  routing T_16_13.sp12_v_t_22 <X> T_16_13.sp12_v_b_1
 (9 10)  (825 218)  (825 218)  routing T_16_13.sp4_v_b_7 <X> T_16_13.sp4_h_l_42
 (8 12)  (824 220)  (824 220)  routing T_16_13.sp4_v_b_4 <X> T_16_13.sp4_h_r_10
 (9 12)  (825 220)  (825 220)  routing T_16_13.sp4_v_b_4 <X> T_16_13.sp4_h_r_10
 (10 12)  (826 220)  (826 220)  routing T_16_13.sp4_v_b_4 <X> T_16_13.sp4_h_r_10
 (14 12)  (830 220)  (830 220)  routing T_16_13.sp4_h_r_40 <X> T_16_13.lc_trk_g3_0
 (25 12)  (841 220)  (841 220)  routing T_16_13.sp4_v_b_26 <X> T_16_13.lc_trk_g3_2
 (8 13)  (824 221)  (824 221)  routing T_16_13.sp4_h_l_47 <X> T_16_13.sp4_v_b_10
 (9 13)  (825 221)  (825 221)  routing T_16_13.sp4_h_l_47 <X> T_16_13.sp4_v_b_10
 (14 13)  (830 221)  (830 221)  routing T_16_13.sp4_h_r_40 <X> T_16_13.lc_trk_g3_0
 (15 13)  (831 221)  (831 221)  routing T_16_13.sp4_h_r_40 <X> T_16_13.lc_trk_g3_0
 (16 13)  (832 221)  (832 221)  routing T_16_13.sp4_h_r_40 <X> T_16_13.lc_trk_g3_0
 (17 13)  (833 221)  (833 221)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (22 13)  (838 221)  (838 221)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_26 lc_trk_g3_2
 (23 13)  (839 221)  (839 221)  routing T_16_13.sp4_v_b_26 <X> T_16_13.lc_trk_g3_2
 (0 14)  (816 222)  (816 222)  routing T_16_13.glb_netwk_4 <X> T_16_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 222)  (817 222)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_17_13

 (0 0)  (874 208)  (874 208)  Negative Clock bit

 (4 0)  (878 208)  (878 208)  routing T_17_13.sp4_h_l_37 <X> T_17_13.sp4_v_b_0
 (27 0)  (901 208)  (901 208)  routing T_17_13.lc_trk_g3_2 <X> T_17_13.wire_logic_cluster/lc_0/in_1
 (28 0)  (902 208)  (902 208)  routing T_17_13.lc_trk_g3_2 <X> T_17_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (903 208)  (903 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (905 208)  (905 208)  routing T_17_13.lc_trk_g3_6 <X> T_17_13.wire_logic_cluster/lc_0/in_3
 (32 0)  (906 208)  (906 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (907 208)  (907 208)  routing T_17_13.lc_trk_g3_6 <X> T_17_13.wire_logic_cluster/lc_0/in_3
 (34 0)  (908 208)  (908 208)  routing T_17_13.lc_trk_g3_6 <X> T_17_13.wire_logic_cluster/lc_0/in_3
 (36 0)  (910 208)  (910 208)  LC_0 Logic Functioning bit
 (38 0)  (912 208)  (912 208)  LC_0 Logic Functioning bit
 (45 0)  (919 208)  (919 208)  LC_0 Logic Functioning bit
 (5 1)  (879 209)  (879 209)  routing T_17_13.sp4_h_l_37 <X> T_17_13.sp4_v_b_0
 (22 1)  (896 209)  (896 209)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (26 1)  (900 209)  (900 209)  routing T_17_13.lc_trk_g0_2 <X> T_17_13.wire_logic_cluster/lc_0/in_0
 (29 1)  (903 209)  (903 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (30 1)  (904 209)  (904 209)  routing T_17_13.lc_trk_g3_2 <X> T_17_13.wire_logic_cluster/lc_0/in_1
 (31 1)  (905 209)  (905 209)  routing T_17_13.lc_trk_g3_6 <X> T_17_13.wire_logic_cluster/lc_0/in_3
 (36 1)  (910 209)  (910 209)  LC_0 Logic Functioning bit
 (37 1)  (911 209)  (911 209)  LC_0 Logic Functioning bit
 (38 1)  (912 209)  (912 209)  LC_0 Logic Functioning bit
 (39 1)  (913 209)  (913 209)  LC_0 Logic Functioning bit
 (41 1)  (915 209)  (915 209)  LC_0 Logic Functioning bit
 (43 1)  (917 209)  (917 209)  LC_0 Logic Functioning bit
 (47 1)  (921 209)  (921 209)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (2 2)  (876 210)  (876 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (29 2)  (903 210)  (903 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (905 210)  (905 210)  routing T_17_13.lc_trk_g3_7 <X> T_17_13.wire_logic_cluster/lc_1/in_3
 (32 2)  (906 210)  (906 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (907 210)  (907 210)  routing T_17_13.lc_trk_g3_7 <X> T_17_13.wire_logic_cluster/lc_1/in_3
 (34 2)  (908 210)  (908 210)  routing T_17_13.lc_trk_g3_7 <X> T_17_13.wire_logic_cluster/lc_1/in_3
 (36 2)  (910 210)  (910 210)  LC_1 Logic Functioning bit
 (37 2)  (911 210)  (911 210)  LC_1 Logic Functioning bit
 (38 2)  (912 210)  (912 210)  LC_1 Logic Functioning bit
 (39 2)  (913 210)  (913 210)  LC_1 Logic Functioning bit
 (41 2)  (915 210)  (915 210)  LC_1 Logic Functioning bit
 (43 2)  (917 210)  (917 210)  LC_1 Logic Functioning bit
 (45 2)  (919 210)  (919 210)  LC_1 Logic Functioning bit
 (0 3)  (874 211)  (874 211)  routing T_17_13.glb_netwk_1 <X> T_17_13.wire_logic_cluster/lc_7/clk
 (26 3)  (900 211)  (900 211)  routing T_17_13.lc_trk_g3_2 <X> T_17_13.wire_logic_cluster/lc_1/in_0
 (27 3)  (901 211)  (901 211)  routing T_17_13.lc_trk_g3_2 <X> T_17_13.wire_logic_cluster/lc_1/in_0
 (28 3)  (902 211)  (902 211)  routing T_17_13.lc_trk_g3_2 <X> T_17_13.wire_logic_cluster/lc_1/in_0
 (29 3)  (903 211)  (903 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (30 3)  (904 211)  (904 211)  routing T_17_13.lc_trk_g0_2 <X> T_17_13.wire_logic_cluster/lc_1/in_1
 (31 3)  (905 211)  (905 211)  routing T_17_13.lc_trk_g3_7 <X> T_17_13.wire_logic_cluster/lc_1/in_3
 (37 3)  (911 211)  (911 211)  LC_1 Logic Functioning bit
 (39 3)  (913 211)  (913 211)  LC_1 Logic Functioning bit
 (47 3)  (921 211)  (921 211)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (1 4)  (875 212)  (875 212)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (26 4)  (900 212)  (900 212)  routing T_17_13.lc_trk_g3_7 <X> T_17_13.wire_logic_cluster/lc_2/in_0
 (31 4)  (905 212)  (905 212)  routing T_17_13.lc_trk_g1_6 <X> T_17_13.wire_logic_cluster/lc_2/in_3
 (32 4)  (906 212)  (906 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (908 212)  (908 212)  routing T_17_13.lc_trk_g1_6 <X> T_17_13.wire_logic_cluster/lc_2/in_3
 (36 4)  (910 212)  (910 212)  LC_2 Logic Functioning bit
 (38 4)  (912 212)  (912 212)  LC_2 Logic Functioning bit
 (39 4)  (913 212)  (913 212)  LC_2 Logic Functioning bit
 (43 4)  (917 212)  (917 212)  LC_2 Logic Functioning bit
 (45 4)  (919 212)  (919 212)  LC_2 Logic Functioning bit
 (0 5)  (874 213)  (874 213)  routing T_17_13.glb_netwk_3 <X> T_17_13.wire_logic_cluster/lc_7/cen
 (26 5)  (900 213)  (900 213)  routing T_17_13.lc_trk_g3_7 <X> T_17_13.wire_logic_cluster/lc_2/in_0
 (27 5)  (901 213)  (901 213)  routing T_17_13.lc_trk_g3_7 <X> T_17_13.wire_logic_cluster/lc_2/in_0
 (28 5)  (902 213)  (902 213)  routing T_17_13.lc_trk_g3_7 <X> T_17_13.wire_logic_cluster/lc_2/in_0
 (29 5)  (903 213)  (903 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (31 5)  (905 213)  (905 213)  routing T_17_13.lc_trk_g1_6 <X> T_17_13.wire_logic_cluster/lc_2/in_3
 (32 5)  (906 213)  (906 213)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (909 213)  (909 213)  routing T_17_13.lc_trk_g0_2 <X> T_17_13.input_2_2
 (37 5)  (911 213)  (911 213)  LC_2 Logic Functioning bit
 (38 5)  (912 213)  (912 213)  LC_2 Logic Functioning bit
 (39 5)  (913 213)  (913 213)  LC_2 Logic Functioning bit
 (42 5)  (916 213)  (916 213)  LC_2 Logic Functioning bit
 (51 5)  (925 213)  (925 213)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (14 7)  (888 215)  (888 215)  routing T_17_13.sp4_r_v_b_28 <X> T_17_13.lc_trk_g1_4
 (17 7)  (891 215)  (891 215)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_28 lc_trk_g1_4
 (22 7)  (896 215)  (896 215)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_30 lc_trk_g1_6
 (25 7)  (899 215)  (899 215)  routing T_17_13.sp4_r_v_b_30 <X> T_17_13.lc_trk_g1_6
 (15 8)  (889 216)  (889 216)  routing T_17_13.sp4_h_r_33 <X> T_17_13.lc_trk_g2_1
 (16 8)  (890 216)  (890 216)  routing T_17_13.sp4_h_r_33 <X> T_17_13.lc_trk_g2_1
 (17 8)  (891 216)  (891 216)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (892 216)  (892 216)  routing T_17_13.sp4_h_r_33 <X> T_17_13.lc_trk_g2_1
 (32 8)  (906 216)  (906 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (907 216)  (907 216)  routing T_17_13.lc_trk_g2_1 <X> T_17_13.wire_logic_cluster/lc_4/in_3
 (36 8)  (910 216)  (910 216)  LC_4 Logic Functioning bit
 (37 8)  (911 216)  (911 216)  LC_4 Logic Functioning bit
 (38 8)  (912 216)  (912 216)  LC_4 Logic Functioning bit
 (41 8)  (915 216)  (915 216)  LC_4 Logic Functioning bit
 (45 8)  (919 216)  (919 216)  LC_4 Logic Functioning bit
 (4 9)  (878 217)  (878 217)  routing T_17_13.sp4_h_l_47 <X> T_17_13.sp4_h_r_6
 (5 9)  (879 217)  (879 217)  routing T_17_13.sp4_h_r_6 <X> T_17_13.sp4_v_b_6
 (6 9)  (880 217)  (880 217)  routing T_17_13.sp4_h_l_47 <X> T_17_13.sp4_h_r_6
 (26 9)  (900 217)  (900 217)  routing T_17_13.lc_trk_g3_3 <X> T_17_13.wire_logic_cluster/lc_4/in_0
 (27 9)  (901 217)  (901 217)  routing T_17_13.lc_trk_g3_3 <X> T_17_13.wire_logic_cluster/lc_4/in_0
 (28 9)  (902 217)  (902 217)  routing T_17_13.lc_trk_g3_3 <X> T_17_13.wire_logic_cluster/lc_4/in_0
 (29 9)  (903 217)  (903 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (32 9)  (906 217)  (906 217)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_2 input_2_4
 (35 9)  (909 217)  (909 217)  routing T_17_13.lc_trk_g0_2 <X> T_17_13.input_2_4
 (36 9)  (910 217)  (910 217)  LC_4 Logic Functioning bit
 (37 9)  (911 217)  (911 217)  LC_4 Logic Functioning bit
 (39 9)  (913 217)  (913 217)  LC_4 Logic Functioning bit
 (40 9)  (914 217)  (914 217)  LC_4 Logic Functioning bit
 (48 9)  (922 217)  (922 217)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (16 10)  (890 218)  (890 218)  routing T_17_13.sp4_v_t_16 <X> T_17_13.lc_trk_g2_5
 (17 10)  (891 218)  (891 218)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_16 lc_trk_g2_5
 (18 10)  (892 218)  (892 218)  routing T_17_13.sp4_v_t_16 <X> T_17_13.lc_trk_g2_5
 (26 10)  (900 218)  (900 218)  routing T_17_13.lc_trk_g1_4 <X> T_17_13.wire_logic_cluster/lc_5/in_0
 (29 10)  (903 218)  (903 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (906 218)  (906 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (907 218)  (907 218)  routing T_17_13.lc_trk_g3_3 <X> T_17_13.wire_logic_cluster/lc_5/in_3
 (34 10)  (908 218)  (908 218)  routing T_17_13.lc_trk_g3_3 <X> T_17_13.wire_logic_cluster/lc_5/in_3
 (36 10)  (910 218)  (910 218)  LC_5 Logic Functioning bit
 (38 10)  (912 218)  (912 218)  LC_5 Logic Functioning bit
 (45 10)  (919 218)  (919 218)  LC_5 Logic Functioning bit
 (27 11)  (901 219)  (901 219)  routing T_17_13.lc_trk_g1_4 <X> T_17_13.wire_logic_cluster/lc_5/in_0
 (29 11)  (903 219)  (903 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (904 219)  (904 219)  routing T_17_13.lc_trk_g0_2 <X> T_17_13.wire_logic_cluster/lc_5/in_1
 (31 11)  (905 219)  (905 219)  routing T_17_13.lc_trk_g3_3 <X> T_17_13.wire_logic_cluster/lc_5/in_3
 (36 11)  (910 219)  (910 219)  LC_5 Logic Functioning bit
 (37 11)  (911 219)  (911 219)  LC_5 Logic Functioning bit
 (38 11)  (912 219)  (912 219)  LC_5 Logic Functioning bit
 (39 11)  (913 219)  (913 219)  LC_5 Logic Functioning bit
 (40 11)  (914 219)  (914 219)  LC_5 Logic Functioning bit
 (42 11)  (916 219)  (916 219)  LC_5 Logic Functioning bit
 (48 11)  (922 219)  (922 219)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (11 12)  (885 220)  (885 220)  routing T_17_13.sp4_v_t_38 <X> T_17_13.sp4_v_b_11
 (13 12)  (887 220)  (887 220)  routing T_17_13.sp4_v_t_38 <X> T_17_13.sp4_v_b_11
 (22 12)  (896 220)  (896 220)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (25 12)  (899 220)  (899 220)  routing T_17_13.sp4_h_r_42 <X> T_17_13.lc_trk_g3_2
 (26 12)  (900 220)  (900 220)  routing T_17_13.lc_trk_g3_5 <X> T_17_13.wire_logic_cluster/lc_6/in_0
 (31 12)  (905 220)  (905 220)  routing T_17_13.lc_trk_g1_4 <X> T_17_13.wire_logic_cluster/lc_6/in_3
 (32 12)  (906 220)  (906 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (908 220)  (908 220)  routing T_17_13.lc_trk_g1_4 <X> T_17_13.wire_logic_cluster/lc_6/in_3
 (36 12)  (910 220)  (910 220)  LC_6 Logic Functioning bit
 (37 12)  (911 220)  (911 220)  LC_6 Logic Functioning bit
 (38 12)  (912 220)  (912 220)  LC_6 Logic Functioning bit
 (41 12)  (915 220)  (915 220)  LC_6 Logic Functioning bit
 (45 12)  (919 220)  (919 220)  LC_6 Logic Functioning bit
 (51 12)  (925 220)  (925 220)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (22 13)  (896 221)  (896 221)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (897 221)  (897 221)  routing T_17_13.sp4_h_r_42 <X> T_17_13.lc_trk_g3_2
 (24 13)  (898 221)  (898 221)  routing T_17_13.sp4_h_r_42 <X> T_17_13.lc_trk_g3_2
 (25 13)  (899 221)  (899 221)  routing T_17_13.sp4_h_r_42 <X> T_17_13.lc_trk_g3_2
 (27 13)  (901 221)  (901 221)  routing T_17_13.lc_trk_g3_5 <X> T_17_13.wire_logic_cluster/lc_6/in_0
 (28 13)  (902 221)  (902 221)  routing T_17_13.lc_trk_g3_5 <X> T_17_13.wire_logic_cluster/lc_6/in_0
 (29 13)  (903 221)  (903 221)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (32 13)  (906 221)  (906 221)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_2 input_2_6
 (35 13)  (909 221)  (909 221)  routing T_17_13.lc_trk_g0_2 <X> T_17_13.input_2_6
 (36 13)  (910 221)  (910 221)  LC_6 Logic Functioning bit
 (37 13)  (911 221)  (911 221)  LC_6 Logic Functioning bit
 (39 13)  (913 221)  (913 221)  LC_6 Logic Functioning bit
 (40 13)  (914 221)  (914 221)  LC_6 Logic Functioning bit
 (0 14)  (874 222)  (874 222)  routing T_17_13.glb_netwk_4 <X> T_17_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 222)  (875 222)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (16 14)  (890 222)  (890 222)  routing T_17_13.sp4_v_b_37 <X> T_17_13.lc_trk_g3_5
 (17 14)  (891 222)  (891 222)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (892 222)  (892 222)  routing T_17_13.sp4_v_b_37 <X> T_17_13.lc_trk_g3_5
 (21 14)  (895 222)  (895 222)  routing T_17_13.sp4_h_r_39 <X> T_17_13.lc_trk_g3_7
 (22 14)  (896 222)  (896 222)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_39 lc_trk_g3_7
 (23 14)  (897 222)  (897 222)  routing T_17_13.sp4_h_r_39 <X> T_17_13.lc_trk_g3_7
 (24 14)  (898 222)  (898 222)  routing T_17_13.sp4_h_r_39 <X> T_17_13.lc_trk_g3_7
 (25 14)  (899 222)  (899 222)  routing T_17_13.sp4_v_b_38 <X> T_17_13.lc_trk_g3_6
 (26 14)  (900 222)  (900 222)  routing T_17_13.lc_trk_g2_5 <X> T_17_13.wire_logic_cluster/lc_7/in_0
 (29 14)  (903 222)  (903 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_1
 (31 14)  (905 222)  (905 222)  routing T_17_13.lc_trk_g3_5 <X> T_17_13.wire_logic_cluster/lc_7/in_3
 (32 14)  (906 222)  (906 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (907 222)  (907 222)  routing T_17_13.lc_trk_g3_5 <X> T_17_13.wire_logic_cluster/lc_7/in_3
 (34 14)  (908 222)  (908 222)  routing T_17_13.lc_trk_g3_5 <X> T_17_13.wire_logic_cluster/lc_7/in_3
 (36 14)  (910 222)  (910 222)  LC_7 Logic Functioning bit
 (38 14)  (912 222)  (912 222)  LC_7 Logic Functioning bit
 (45 14)  (919 222)  (919 222)  LC_7 Logic Functioning bit
 (18 15)  (892 223)  (892 223)  routing T_17_13.sp4_v_b_37 <X> T_17_13.lc_trk_g3_5
 (22 15)  (896 223)  (896 223)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (897 223)  (897 223)  routing T_17_13.sp4_v_b_38 <X> T_17_13.lc_trk_g3_6
 (25 15)  (899 223)  (899 223)  routing T_17_13.sp4_v_b_38 <X> T_17_13.lc_trk_g3_6
 (28 15)  (902 223)  (902 223)  routing T_17_13.lc_trk_g2_5 <X> T_17_13.wire_logic_cluster/lc_7/in_0
 (29 15)  (903 223)  (903 223)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (904 223)  (904 223)  routing T_17_13.lc_trk_g0_2 <X> T_17_13.wire_logic_cluster/lc_7/in_1
 (36 15)  (910 223)  (910 223)  LC_7 Logic Functioning bit
 (37 15)  (911 223)  (911 223)  LC_7 Logic Functioning bit
 (38 15)  (912 223)  (912 223)  LC_7 Logic Functioning bit
 (39 15)  (913 223)  (913 223)  LC_7 Logic Functioning bit
 (40 15)  (914 223)  (914 223)  LC_7 Logic Functioning bit
 (42 15)  (916 223)  (916 223)  LC_7 Logic Functioning bit
 (51 15)  (925 223)  (925 223)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_18_13

 (14 0)  (942 208)  (942 208)  routing T_18_13.sp12_h_r_0 <X> T_18_13.lc_trk_g0_0
 (14 1)  (942 209)  (942 209)  routing T_18_13.sp12_h_r_0 <X> T_18_13.lc_trk_g0_0
 (15 1)  (943 209)  (943 209)  routing T_18_13.sp12_h_r_0 <X> T_18_13.lc_trk_g0_0
 (17 1)  (945 209)  (945 209)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_0 lc_trk_g0_0
 (0 2)  (928 210)  (928 210)  routing T_18_13.glb_netwk_7 <X> T_18_13.wire_logic_cluster/lc_7/clk
 (1 2)  (929 210)  (929 210)  routing T_18_13.glb_netwk_7 <X> T_18_13.wire_logic_cluster/lc_7/clk
 (2 2)  (930 210)  (930 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (3 2)  (931 210)  (931 210)  routing T_18_13.sp12_h_r_0 <X> T_18_13.sp12_h_l_23
 (12 2)  (940 210)  (940 210)  routing T_18_13.sp4_h_r_11 <X> T_18_13.sp4_h_l_39
 (22 2)  (950 210)  (950 210)  Enable bit of Mux _local_links/g0_mux_7 => sp4_r_v_b_31 lc_trk_g0_7
 (0 3)  (928 211)  (928 211)  routing T_18_13.glb_netwk_7 <X> T_18_13.wire_logic_cluster/lc_7/clk
 (3 3)  (931 211)  (931 211)  routing T_18_13.sp12_h_r_0 <X> T_18_13.sp12_h_l_23
 (8 3)  (936 211)  (936 211)  routing T_18_13.sp4_h_l_36 <X> T_18_13.sp4_v_t_36
 (13 3)  (941 211)  (941 211)  routing T_18_13.sp4_h_r_11 <X> T_18_13.sp4_h_l_39
 (21 3)  (949 211)  (949 211)  routing T_18_13.sp4_r_v_b_31 <X> T_18_13.lc_trk_g0_7
 (1 4)  (929 212)  (929 212)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (14 4)  (942 212)  (942 212)  routing T_18_13.sp12_h_r_0 <X> T_18_13.lc_trk_g1_0
 (21 4)  (949 212)  (949 212)  routing T_18_13.sp4_h_r_11 <X> T_18_13.lc_trk_g1_3
 (22 4)  (950 212)  (950 212)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (951 212)  (951 212)  routing T_18_13.sp4_h_r_11 <X> T_18_13.lc_trk_g1_3
 (24 4)  (952 212)  (952 212)  routing T_18_13.sp4_h_r_11 <X> T_18_13.lc_trk_g1_3
 (27 4)  (955 212)  (955 212)  routing T_18_13.lc_trk_g1_0 <X> T_18_13.wire_logic_cluster/lc_2/in_1
 (29 4)  (957 212)  (957 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (960 212)  (960 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (961 212)  (961 212)  routing T_18_13.lc_trk_g3_0 <X> T_18_13.wire_logic_cluster/lc_2/in_3
 (34 4)  (962 212)  (962 212)  routing T_18_13.lc_trk_g3_0 <X> T_18_13.wire_logic_cluster/lc_2/in_3
 (36 4)  (964 212)  (964 212)  LC_2 Logic Functioning bit
 (37 4)  (965 212)  (965 212)  LC_2 Logic Functioning bit
 (38 4)  (966 212)  (966 212)  LC_2 Logic Functioning bit
 (39 4)  (967 212)  (967 212)  LC_2 Logic Functioning bit
 (41 4)  (969 212)  (969 212)  LC_2 Logic Functioning bit
 (43 4)  (971 212)  (971 212)  LC_2 Logic Functioning bit
 (45 4)  (973 212)  (973 212)  LC_2 Logic Functioning bit
 (0 5)  (928 213)  (928 213)  routing T_18_13.glb_netwk_3 <X> T_18_13.wire_logic_cluster/lc_7/cen
 (14 5)  (942 213)  (942 213)  routing T_18_13.sp12_h_r_0 <X> T_18_13.lc_trk_g1_0
 (15 5)  (943 213)  (943 213)  routing T_18_13.sp12_h_r_0 <X> T_18_13.lc_trk_g1_0
 (17 5)  (945 213)  (945 213)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_0 lc_trk_g1_0
 (26 5)  (954 213)  (954 213)  routing T_18_13.lc_trk_g1_3 <X> T_18_13.wire_logic_cluster/lc_2/in_0
 (27 5)  (955 213)  (955 213)  routing T_18_13.lc_trk_g1_3 <X> T_18_13.wire_logic_cluster/lc_2/in_0
 (29 5)  (957 213)  (957 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (37 5)  (965 213)  (965 213)  LC_2 Logic Functioning bit
 (39 5)  (967 213)  (967 213)  LC_2 Logic Functioning bit
 (47 5)  (975 213)  (975 213)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (19 6)  (947 214)  (947 214)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19
 (26 6)  (954 214)  (954 214)  routing T_18_13.lc_trk_g1_4 <X> T_18_13.wire_logic_cluster/lc_3/in_0
 (29 6)  (957 214)  (957 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (959 214)  (959 214)  routing T_18_13.lc_trk_g2_4 <X> T_18_13.wire_logic_cluster/lc_3/in_3
 (32 6)  (960 214)  (960 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (961 214)  (961 214)  routing T_18_13.lc_trk_g2_4 <X> T_18_13.wire_logic_cluster/lc_3/in_3
 (36 6)  (964 214)  (964 214)  LC_3 Logic Functioning bit
 (38 6)  (966 214)  (966 214)  LC_3 Logic Functioning bit
 (45 6)  (973 214)  (973 214)  LC_3 Logic Functioning bit
 (8 7)  (936 215)  (936 215)  routing T_18_13.sp4_h_r_4 <X> T_18_13.sp4_v_t_41
 (9 7)  (937 215)  (937 215)  routing T_18_13.sp4_h_r_4 <X> T_18_13.sp4_v_t_41
 (14 7)  (942 215)  (942 215)  routing T_18_13.sp4_h_r_4 <X> T_18_13.lc_trk_g1_4
 (15 7)  (943 215)  (943 215)  routing T_18_13.sp4_h_r_4 <X> T_18_13.lc_trk_g1_4
 (16 7)  (944 215)  (944 215)  routing T_18_13.sp4_h_r_4 <X> T_18_13.lc_trk_g1_4
 (17 7)  (945 215)  (945 215)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_r_4 lc_trk_g1_4
 (27 7)  (955 215)  (955 215)  routing T_18_13.lc_trk_g1_4 <X> T_18_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (957 215)  (957 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (36 7)  (964 215)  (964 215)  LC_3 Logic Functioning bit
 (37 7)  (965 215)  (965 215)  LC_3 Logic Functioning bit
 (38 7)  (966 215)  (966 215)  LC_3 Logic Functioning bit
 (39 7)  (967 215)  (967 215)  LC_3 Logic Functioning bit
 (40 7)  (968 215)  (968 215)  LC_3 Logic Functioning bit
 (42 7)  (970 215)  (970 215)  LC_3 Logic Functioning bit
 (47 7)  (975 215)  (975 215)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (27 8)  (955 216)  (955 216)  routing T_18_13.lc_trk_g1_0 <X> T_18_13.wire_logic_cluster/lc_4/in_1
 (29 8)  (957 216)  (957 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (959 216)  (959 216)  routing T_18_13.lc_trk_g0_7 <X> T_18_13.wire_logic_cluster/lc_4/in_3
 (32 8)  (960 216)  (960 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (36 8)  (964 216)  (964 216)  LC_4 Logic Functioning bit
 (37 8)  (965 216)  (965 216)  LC_4 Logic Functioning bit
 (38 8)  (966 216)  (966 216)  LC_4 Logic Functioning bit
 (39 8)  (967 216)  (967 216)  LC_4 Logic Functioning bit
 (41 8)  (969 216)  (969 216)  LC_4 Logic Functioning bit
 (43 8)  (971 216)  (971 216)  LC_4 Logic Functioning bit
 (45 8)  (973 216)  (973 216)  LC_4 Logic Functioning bit
 (48 8)  (976 216)  (976 216)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (27 9)  (955 217)  (955 217)  routing T_18_13.lc_trk_g3_1 <X> T_18_13.wire_logic_cluster/lc_4/in_0
 (28 9)  (956 217)  (956 217)  routing T_18_13.lc_trk_g3_1 <X> T_18_13.wire_logic_cluster/lc_4/in_0
 (29 9)  (957 217)  (957 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (31 9)  (959 217)  (959 217)  routing T_18_13.lc_trk_g0_7 <X> T_18_13.wire_logic_cluster/lc_4/in_3
 (37 9)  (965 217)  (965 217)  LC_4 Logic Functioning bit
 (39 9)  (967 217)  (967 217)  LC_4 Logic Functioning bit
 (9 10)  (937 218)  (937 218)  routing T_18_13.sp4_h_r_4 <X> T_18_13.sp4_h_l_42
 (10 10)  (938 218)  (938 218)  routing T_18_13.sp4_h_r_4 <X> T_18_13.sp4_h_l_42
 (14 11)  (942 219)  (942 219)  routing T_18_13.sp4_r_v_b_36 <X> T_18_13.lc_trk_g2_4
 (17 11)  (945 219)  (945 219)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (17 12)  (945 220)  (945 220)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (27 12)  (955 220)  (955 220)  routing T_18_13.lc_trk_g1_0 <X> T_18_13.wire_logic_cluster/lc_6/in_1
 (29 12)  (957 220)  (957 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (959 220)  (959 220)  routing T_18_13.lc_trk_g3_4 <X> T_18_13.wire_logic_cluster/lc_6/in_3
 (32 12)  (960 220)  (960 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (961 220)  (961 220)  routing T_18_13.lc_trk_g3_4 <X> T_18_13.wire_logic_cluster/lc_6/in_3
 (34 12)  (962 220)  (962 220)  routing T_18_13.lc_trk_g3_4 <X> T_18_13.wire_logic_cluster/lc_6/in_3
 (36 12)  (964 220)  (964 220)  LC_6 Logic Functioning bit
 (38 12)  (966 220)  (966 220)  LC_6 Logic Functioning bit
 (45 12)  (973 220)  (973 220)  LC_6 Logic Functioning bit
 (13 13)  (941 221)  (941 221)  routing T_18_13.sp4_v_t_43 <X> T_18_13.sp4_h_r_11
 (14 13)  (942 221)  (942 221)  routing T_18_13.sp12_v_b_16 <X> T_18_13.lc_trk_g3_0
 (16 13)  (944 221)  (944 221)  routing T_18_13.sp12_v_b_16 <X> T_18_13.lc_trk_g3_0
 (17 13)  (945 221)  (945 221)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_16 lc_trk_g3_0
 (18 13)  (946 221)  (946 221)  routing T_18_13.sp4_r_v_b_41 <X> T_18_13.lc_trk_g3_1
 (27 13)  (955 221)  (955 221)  routing T_18_13.lc_trk_g3_1 <X> T_18_13.wire_logic_cluster/lc_6/in_0
 (28 13)  (956 221)  (956 221)  routing T_18_13.lc_trk_g3_1 <X> T_18_13.wire_logic_cluster/lc_6/in_0
 (29 13)  (957 221)  (957 221)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (36 13)  (964 221)  (964 221)  LC_6 Logic Functioning bit
 (37 13)  (965 221)  (965 221)  LC_6 Logic Functioning bit
 (38 13)  (966 221)  (966 221)  LC_6 Logic Functioning bit
 (39 13)  (967 221)  (967 221)  LC_6 Logic Functioning bit
 (40 13)  (968 221)  (968 221)  LC_6 Logic Functioning bit
 (42 13)  (970 221)  (970 221)  LC_6 Logic Functioning bit
 (48 13)  (976 221)  (976 221)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (0 14)  (928 222)  (928 222)  routing T_18_13.glb_netwk_4 <X> T_18_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (929 222)  (929 222)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (16 15)  (944 223)  (944 223)  routing T_18_13.sp12_v_b_12 <X> T_18_13.lc_trk_g3_4
 (17 15)  (945 223)  (945 223)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_12 lc_trk_g3_4


LogicTile_19_13

 (0 2)  (982 210)  (982 210)  routing T_19_13.glb_netwk_6 <X> T_19_13.wire_logic_cluster/lc_7/clk
 (1 2)  (983 210)  (983 210)  routing T_19_13.glb_netwk_6 <X> T_19_13.wire_logic_cluster/lc_7/clk
 (2 2)  (984 210)  (984 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (0 4)  (982 212)  (982 212)  routing T_19_13.lc_trk_g3_3 <X> T_19_13.wire_logic_cluster/lc_7/cen
 (1 4)  (983 212)  (983 212)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (16 4)  (998 212)  (998 212)  routing T_19_13.sp12_h_l_14 <X> T_19_13.lc_trk_g1_1
 (17 4)  (999 212)  (999 212)  Enable bit of Mux _local_links/g1_mux_1 => sp12_h_l_14 lc_trk_g1_1
 (0 5)  (982 213)  (982 213)  routing T_19_13.lc_trk_g3_3 <X> T_19_13.wire_logic_cluster/lc_7/cen
 (1 5)  (983 213)  (983 213)  routing T_19_13.lc_trk_g3_3 <X> T_19_13.wire_logic_cluster/lc_7/cen
 (18 5)  (1000 213)  (1000 213)  routing T_19_13.sp12_h_l_14 <X> T_19_13.lc_trk_g1_1
 (22 10)  (1004 218)  (1004 218)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (21 12)  (1003 220)  (1003 220)  routing T_19_13.sp4_v_t_14 <X> T_19_13.lc_trk_g3_3
 (22 12)  (1004 220)  (1004 220)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (1005 220)  (1005 220)  routing T_19_13.sp4_v_t_14 <X> T_19_13.lc_trk_g3_3
 (28 12)  (1010 220)  (1010 220)  routing T_19_13.lc_trk_g2_7 <X> T_19_13.wire_logic_cluster/lc_6/in_1
 (29 12)  (1011 220)  (1011 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (1012 220)  (1012 220)  routing T_19_13.lc_trk_g2_7 <X> T_19_13.wire_logic_cluster/lc_6/in_1
 (32 12)  (1014 220)  (1014 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (1015 220)  (1015 220)  routing T_19_13.lc_trk_g3_2 <X> T_19_13.wire_logic_cluster/lc_6/in_3
 (34 12)  (1016 220)  (1016 220)  routing T_19_13.lc_trk_g3_2 <X> T_19_13.wire_logic_cluster/lc_6/in_3
 (35 12)  (1017 220)  (1017 220)  routing T_19_13.lc_trk_g3_7 <X> T_19_13.input_2_6
 (39 12)  (1021 220)  (1021 220)  LC_6 Logic Functioning bit
 (45 12)  (1027 220)  (1027 220)  LC_6 Logic Functioning bit
 (47 12)  (1029 220)  (1029 220)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (22 13)  (1004 221)  (1004 221)  Enable bit of Mux _local_links/g3_mux_2 => tnr_op_2 lc_trk_g3_2
 (24 13)  (1006 221)  (1006 221)  routing T_19_13.tnr_op_2 <X> T_19_13.lc_trk_g3_2
 (27 13)  (1009 221)  (1009 221)  routing T_19_13.lc_trk_g1_1 <X> T_19_13.wire_logic_cluster/lc_6/in_0
 (29 13)  (1011 221)  (1011 221)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (1012 221)  (1012 221)  routing T_19_13.lc_trk_g2_7 <X> T_19_13.wire_logic_cluster/lc_6/in_1
 (31 13)  (1013 221)  (1013 221)  routing T_19_13.lc_trk_g3_2 <X> T_19_13.wire_logic_cluster/lc_6/in_3
 (32 13)  (1014 221)  (1014 221)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_7 input_2_6
 (33 13)  (1015 221)  (1015 221)  routing T_19_13.lc_trk_g3_7 <X> T_19_13.input_2_6
 (34 13)  (1016 221)  (1016 221)  routing T_19_13.lc_trk_g3_7 <X> T_19_13.input_2_6
 (35 13)  (1017 221)  (1017 221)  routing T_19_13.lc_trk_g3_7 <X> T_19_13.input_2_6
 (36 13)  (1018 221)  (1018 221)  LC_6 Logic Functioning bit
 (38 13)  (1020 221)  (1020 221)  LC_6 Logic Functioning bit
 (43 13)  (1025 221)  (1025 221)  LC_6 Logic Functioning bit
 (0 14)  (982 222)  (982 222)  routing T_19_13.glb_netwk_4 <X> T_19_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (983 222)  (983 222)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (5 14)  (987 222)  (987 222)  routing T_19_13.sp4_v_t_44 <X> T_19_13.sp4_h_l_44
 (21 14)  (1003 222)  (1003 222)  routing T_19_13.sp4_h_l_34 <X> T_19_13.lc_trk_g3_7
 (22 14)  (1004 222)  (1004 222)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_34 lc_trk_g3_7
 (23 14)  (1005 222)  (1005 222)  routing T_19_13.sp4_h_l_34 <X> T_19_13.lc_trk_g3_7
 (24 14)  (1006 222)  (1006 222)  routing T_19_13.sp4_h_l_34 <X> T_19_13.lc_trk_g3_7
 (6 15)  (988 223)  (988 223)  routing T_19_13.sp4_v_t_44 <X> T_19_13.sp4_h_l_44
 (21 15)  (1003 223)  (1003 223)  routing T_19_13.sp4_h_l_34 <X> T_19_13.lc_trk_g3_7


LogicTile_20_13

 (19 2)  (1055 210)  (1055 210)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15


LogicTile_22_13

 (8 6)  (1152 214)  (1152 214)  routing T_22_13.sp4_v_t_47 <X> T_22_13.sp4_h_l_41
 (9 6)  (1153 214)  (1153 214)  routing T_22_13.sp4_v_t_47 <X> T_22_13.sp4_h_l_41
 (10 6)  (1154 214)  (1154 214)  routing T_22_13.sp4_v_t_47 <X> T_22_13.sp4_h_l_41


LogicTile_27_13

 (2 12)  (1404 220)  (1404 220)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_30_13

 (3 2)  (1567 210)  (1567 210)  routing T_30_13.sp12_v_t_23 <X> T_30_13.sp12_h_l_23
 (19 3)  (1583 211)  (1583 211)  Enable bit of Mux _span_links/cross_mux_vert_2 => sp12_v_t_2 sp4_v_t_3
 (8 8)  (1572 216)  (1572 216)  routing T_30_13.sp4_h_l_46 <X> T_30_13.sp4_h_r_7
 (10 8)  (1574 216)  (1574 216)  routing T_30_13.sp4_h_l_46 <X> T_30_13.sp4_h_r_7


IO_Tile_33_13

 (3 1)  (1729 209)  (1729 209)  IO control bit: IORIGHT_REN_1

 (13 3)  (1739 211)  (1739 211)  routing T_33_13.span4_horz_31 <X> T_33_13.span4_vert_b_1
 (2 6)  (1728 214)  (1728 214)  IO control bit: IORIGHT_REN_0



IO_Tile_0_12

 (3 1)  (14 193)  (14 193)  IO control bit: IOLEFT_REN_1

 (17 1)  (0 193)  (0 193)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 195)  (0 195)  IOB_0 IO Functioning bit
 (17 5)  (0 197)  (0 197)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 198)  (15 198)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 198)  (14 198)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 201)  (14 201)  IO control bit: IOLEFT_IE_0

 (16 9)  (1 201)  (1 201)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (0 205)  (0 205)  IOB_1 IO Functioning bit


LogicTile_4_12

 (3 5)  (183 197)  (183 197)  routing T_4_12.sp12_h_l_23 <X> T_4_12.sp12_h_r_0


RAM_Tile_8_12

 (2 12)  (398 204)  (398 204)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_r_22


LogicTile_10_12

 (5 0)  (497 192)  (497 192)  routing T_10_12.sp4_v_b_6 <X> T_10_12.sp4_h_r_0
 (4 1)  (496 193)  (496 193)  routing T_10_12.sp4_v_b_6 <X> T_10_12.sp4_h_r_0
 (6 1)  (498 193)  (498 193)  routing T_10_12.sp4_v_b_6 <X> T_10_12.sp4_h_r_0
 (3 7)  (495 199)  (495 199)  routing T_10_12.sp12_h_l_23 <X> T_10_12.sp12_v_t_23


LogicTile_11_12

 (5 4)  (551 196)  (551 196)  routing T_11_12.sp4_v_t_38 <X> T_11_12.sp4_h_r_3
 (11 13)  (557 205)  (557 205)  routing T_11_12.sp4_h_l_46 <X> T_11_12.sp4_h_r_11


LogicTile_12_12

 (13 2)  (613 194)  (613 194)  routing T_12_12.sp4_h_r_2 <X> T_12_12.sp4_v_t_39
 (25 2)  (625 194)  (625 194)  routing T_12_12.sp12_h_l_5 <X> T_12_12.lc_trk_g0_6
 (12 3)  (612 195)  (612 195)  routing T_12_12.sp4_h_r_2 <X> T_12_12.sp4_v_t_39
 (22 3)  (622 195)  (622 195)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_l_5 lc_trk_g0_6
 (24 3)  (624 195)  (624 195)  routing T_12_12.sp12_h_l_5 <X> T_12_12.lc_trk_g0_6
 (25 3)  (625 195)  (625 195)  routing T_12_12.sp12_h_l_5 <X> T_12_12.lc_trk_g0_6
 (21 4)  (621 196)  (621 196)  routing T_12_12.sp12_h_r_3 <X> T_12_12.lc_trk_g1_3
 (22 4)  (622 196)  (622 196)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_3 lc_trk_g1_3
 (24 4)  (624 196)  (624 196)  routing T_12_12.sp12_h_r_3 <X> T_12_12.lc_trk_g1_3
 (3 5)  (603 197)  (603 197)  routing T_12_12.sp12_h_l_23 <X> T_12_12.sp12_h_r_0
 (21 5)  (621 197)  (621 197)  routing T_12_12.sp12_h_r_3 <X> T_12_12.lc_trk_g1_3
 (22 5)  (622 197)  (622 197)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_l_17 lc_trk_g1_2
 (23 5)  (623 197)  (623 197)  routing T_12_12.sp12_h_l_17 <X> T_12_12.lc_trk_g1_2
 (25 5)  (625 197)  (625 197)  routing T_12_12.sp12_h_l_17 <X> T_12_12.lc_trk_g1_2
 (2 8)  (602 200)  (602 200)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (32 8)  (632 200)  (632 200)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (634 200)  (634 200)  routing T_12_12.lc_trk_g1_2 <X> T_12_12.wire_logic_cluster/lc_4/in_3
 (40 8)  (640 200)  (640 200)  LC_4 Logic Functioning bit
 (42 8)  (642 200)  (642 200)  LC_4 Logic Functioning bit
 (52 8)  (652 200)  (652 200)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (26 9)  (626 201)  (626 201)  routing T_12_12.lc_trk_g1_3 <X> T_12_12.wire_logic_cluster/lc_4/in_0
 (27 9)  (627 201)  (627 201)  routing T_12_12.lc_trk_g1_3 <X> T_12_12.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 201)  (629 201)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (31 9)  (631 201)  (631 201)  routing T_12_12.lc_trk_g1_2 <X> T_12_12.wire_logic_cluster/lc_4/in_3
 (41 9)  (641 201)  (641 201)  LC_4 Logic Functioning bit
 (43 9)  (643 201)  (643 201)  LC_4 Logic Functioning bit
 (14 13)  (614 205)  (614 205)  routing T_12_12.sp4_h_r_24 <X> T_12_12.lc_trk_g3_0
 (15 13)  (615 205)  (615 205)  routing T_12_12.sp4_h_r_24 <X> T_12_12.lc_trk_g3_0
 (16 13)  (616 205)  (616 205)  routing T_12_12.sp4_h_r_24 <X> T_12_12.lc_trk_g3_0
 (17 13)  (617 205)  (617 205)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (27 14)  (627 206)  (627 206)  routing T_12_12.lc_trk_g1_3 <X> T_12_12.wire_logic_cluster/lc_7/in_1
 (29 14)  (629 206)  (629 206)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (631 206)  (631 206)  routing T_12_12.lc_trk_g0_6 <X> T_12_12.wire_logic_cluster/lc_7/in_3
 (32 14)  (632 206)  (632 206)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (36 14)  (636 206)  (636 206)  LC_7 Logic Functioning bit
 (37 14)  (637 206)  (637 206)  LC_7 Logic Functioning bit
 (38 14)  (638 206)  (638 206)  LC_7 Logic Functioning bit
 (39 14)  (639 206)  (639 206)  LC_7 Logic Functioning bit
 (41 14)  (641 206)  (641 206)  LC_7 Logic Functioning bit
 (43 14)  (643 206)  (643 206)  LC_7 Logic Functioning bit
 (27 15)  (627 207)  (627 207)  routing T_12_12.lc_trk_g3_0 <X> T_12_12.wire_logic_cluster/lc_7/in_0
 (28 15)  (628 207)  (628 207)  routing T_12_12.lc_trk_g3_0 <X> T_12_12.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 207)  (629 207)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (630 207)  (630 207)  routing T_12_12.lc_trk_g1_3 <X> T_12_12.wire_logic_cluster/lc_7/in_1
 (31 15)  (631 207)  (631 207)  routing T_12_12.lc_trk_g0_6 <X> T_12_12.wire_logic_cluster/lc_7/in_3
 (37 15)  (637 207)  (637 207)  LC_7 Logic Functioning bit
 (39 15)  (639 207)  (639 207)  LC_7 Logic Functioning bit


LogicTile_13_12

 (14 0)  (668 192)  (668 192)  routing T_13_12.sp4_h_r_8 <X> T_13_12.lc_trk_g0_0
 (15 0)  (669 192)  (669 192)  routing T_13_12.bot_op_1 <X> T_13_12.lc_trk_g0_1
 (17 0)  (671 192)  (671 192)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (29 0)  (683 192)  (683 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (686 192)  (686 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (688 192)  (688 192)  routing T_13_12.lc_trk_g1_2 <X> T_13_12.wire_logic_cluster/lc_0/in_3
 (35 0)  (689 192)  (689 192)  routing T_13_12.lc_trk_g0_4 <X> T_13_12.input_2_0
 (36 0)  (690 192)  (690 192)  LC_0 Logic Functioning bit
 (43 0)  (697 192)  (697 192)  LC_0 Logic Functioning bit
 (52 0)  (706 192)  (706 192)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (4 1)  (658 193)  (658 193)  routing T_13_12.sp4_v_t_42 <X> T_13_12.sp4_h_r_0
 (15 1)  (669 193)  (669 193)  routing T_13_12.sp4_h_r_8 <X> T_13_12.lc_trk_g0_0
 (16 1)  (670 193)  (670 193)  routing T_13_12.sp4_h_r_8 <X> T_13_12.lc_trk_g0_0
 (17 1)  (671 193)  (671 193)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_8 lc_trk_g0_0
 (26 1)  (680 193)  (680 193)  routing T_13_12.lc_trk_g1_3 <X> T_13_12.wire_logic_cluster/lc_0/in_0
 (27 1)  (681 193)  (681 193)  routing T_13_12.lc_trk_g1_3 <X> T_13_12.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 193)  (683 193)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (31 1)  (685 193)  (685 193)  routing T_13_12.lc_trk_g1_2 <X> T_13_12.wire_logic_cluster/lc_0/in_3
 (32 1)  (686 193)  (686 193)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_4 input_2_0
 (37 1)  (691 193)  (691 193)  LC_0 Logic Functioning bit
 (15 2)  (669 194)  (669 194)  routing T_13_12.bot_op_5 <X> T_13_12.lc_trk_g0_5
 (17 2)  (671 194)  (671 194)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (21 2)  (675 194)  (675 194)  routing T_13_12.sp4_h_l_10 <X> T_13_12.lc_trk_g0_7
 (22 2)  (676 194)  (676 194)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_10 lc_trk_g0_7
 (23 2)  (677 194)  (677 194)  routing T_13_12.sp4_h_l_10 <X> T_13_12.lc_trk_g0_7
 (24 2)  (678 194)  (678 194)  routing T_13_12.sp4_h_l_10 <X> T_13_12.lc_trk_g0_7
 (15 3)  (669 195)  (669 195)  routing T_13_12.bot_op_4 <X> T_13_12.lc_trk_g0_4
 (17 3)  (671 195)  (671 195)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (21 3)  (675 195)  (675 195)  routing T_13_12.sp4_h_l_10 <X> T_13_12.lc_trk_g0_7
 (22 4)  (676 196)  (676 196)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (678 196)  (678 196)  routing T_13_12.bot_op_3 <X> T_13_12.lc_trk_g1_3
 (29 4)  (683 196)  (683 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (684 196)  (684 196)  routing T_13_12.lc_trk_g0_7 <X> T_13_12.wire_logic_cluster/lc_2/in_1
 (32 4)  (686 196)  (686 196)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (687 196)  (687 196)  routing T_13_12.lc_trk_g3_0 <X> T_13_12.wire_logic_cluster/lc_2/in_3
 (34 4)  (688 196)  (688 196)  routing T_13_12.lc_trk_g3_0 <X> T_13_12.wire_logic_cluster/lc_2/in_3
 (36 4)  (690 196)  (690 196)  LC_2 Logic Functioning bit
 (38 4)  (692 196)  (692 196)  LC_2 Logic Functioning bit
 (41 4)  (695 196)  (695 196)  LC_2 Logic Functioning bit
 (43 4)  (697 196)  (697 196)  LC_2 Logic Functioning bit
 (22 5)  (676 197)  (676 197)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (678 197)  (678 197)  routing T_13_12.bot_op_2 <X> T_13_12.lc_trk_g1_2
 (27 5)  (681 197)  (681 197)  routing T_13_12.lc_trk_g3_1 <X> T_13_12.wire_logic_cluster/lc_2/in_0
 (28 5)  (682 197)  (682 197)  routing T_13_12.lc_trk_g3_1 <X> T_13_12.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 197)  (683 197)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (684 197)  (684 197)  routing T_13_12.lc_trk_g0_7 <X> T_13_12.wire_logic_cluster/lc_2/in_1
 (37 5)  (691 197)  (691 197)  LC_2 Logic Functioning bit
 (39 5)  (693 197)  (693 197)  LC_2 Logic Functioning bit
 (41 5)  (695 197)  (695 197)  LC_2 Logic Functioning bit
 (43 5)  (697 197)  (697 197)  LC_2 Logic Functioning bit
 (15 6)  (669 198)  (669 198)  routing T_13_12.sp4_h_r_5 <X> T_13_12.lc_trk_g1_5
 (16 6)  (670 198)  (670 198)  routing T_13_12.sp4_h_r_5 <X> T_13_12.lc_trk_g1_5
 (17 6)  (671 198)  (671 198)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (22 6)  (676 198)  (676 198)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_r_7 lc_trk_g1_7
 (23 6)  (677 198)  (677 198)  routing T_13_12.sp4_h_r_7 <X> T_13_12.lc_trk_g1_7
 (24 6)  (678 198)  (678 198)  routing T_13_12.sp4_h_r_7 <X> T_13_12.lc_trk_g1_7
 (29 6)  (683 198)  (683 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (685 198)  (685 198)  routing T_13_12.lc_trk_g1_5 <X> T_13_12.wire_logic_cluster/lc_3/in_3
 (32 6)  (686 198)  (686 198)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (688 198)  (688 198)  routing T_13_12.lc_trk_g1_5 <X> T_13_12.wire_logic_cluster/lc_3/in_3
 (36 6)  (690 198)  (690 198)  LC_3 Logic Functioning bit
 (37 6)  (691 198)  (691 198)  LC_3 Logic Functioning bit
 (39 6)  (693 198)  (693 198)  LC_3 Logic Functioning bit
 (43 6)  (697 198)  (697 198)  LC_3 Logic Functioning bit
 (50 6)  (704 198)  (704 198)  Cascade bit: LH_LC03_inmux02_5

 (18 7)  (672 199)  (672 199)  routing T_13_12.sp4_h_r_5 <X> T_13_12.lc_trk_g1_5
 (21 7)  (675 199)  (675 199)  routing T_13_12.sp4_h_r_7 <X> T_13_12.lc_trk_g1_7
 (22 7)  (676 199)  (676 199)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (678 199)  (678 199)  routing T_13_12.bot_op_6 <X> T_13_12.lc_trk_g1_6
 (27 7)  (681 199)  (681 199)  routing T_13_12.lc_trk_g3_0 <X> T_13_12.wire_logic_cluster/lc_3/in_0
 (28 7)  (682 199)  (682 199)  routing T_13_12.lc_trk_g3_0 <X> T_13_12.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 199)  (683 199)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (36 7)  (690 199)  (690 199)  LC_3 Logic Functioning bit
 (37 7)  (691 199)  (691 199)  LC_3 Logic Functioning bit
 (42 7)  (696 199)  (696 199)  LC_3 Logic Functioning bit
 (43 7)  (697 199)  (697 199)  LC_3 Logic Functioning bit
 (51 7)  (705 199)  (705 199)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (27 8)  (681 200)  (681 200)  routing T_13_12.lc_trk_g1_6 <X> T_13_12.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 200)  (683 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (684 200)  (684 200)  routing T_13_12.lc_trk_g1_6 <X> T_13_12.wire_logic_cluster/lc_4/in_1
 (31 8)  (685 200)  (685 200)  routing T_13_12.lc_trk_g0_5 <X> T_13_12.wire_logic_cluster/lc_4/in_3
 (32 8)  (686 200)  (686 200)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (40 8)  (694 200)  (694 200)  LC_4 Logic Functioning bit
 (42 8)  (696 200)  (696 200)  LC_4 Logic Functioning bit
 (51 8)  (705 200)  (705 200)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (30 9)  (684 201)  (684 201)  routing T_13_12.lc_trk_g1_6 <X> T_13_12.wire_logic_cluster/lc_4/in_1
 (40 9)  (694 201)  (694 201)  LC_4 Logic Functioning bit
 (42 9)  (696 201)  (696 201)  LC_4 Logic Functioning bit
 (13 10)  (667 202)  (667 202)  routing T_13_12.sp4_h_r_8 <X> T_13_12.sp4_v_t_45
 (22 10)  (676 202)  (676 202)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_31 lc_trk_g2_7
 (23 10)  (677 202)  (677 202)  routing T_13_12.sp4_h_r_31 <X> T_13_12.lc_trk_g2_7
 (24 10)  (678 202)  (678 202)  routing T_13_12.sp4_h_r_31 <X> T_13_12.lc_trk_g2_7
 (12 11)  (666 203)  (666 203)  routing T_13_12.sp4_h_r_8 <X> T_13_12.sp4_v_t_45
 (21 11)  (675 203)  (675 203)  routing T_13_12.sp4_h_r_31 <X> T_13_12.lc_trk_g2_7
 (17 12)  (671 204)  (671 204)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (21 12)  (675 204)  (675 204)  routing T_13_12.sp4_h_r_35 <X> T_13_12.lc_trk_g3_3
 (22 12)  (676 204)  (676 204)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (677 204)  (677 204)  routing T_13_12.sp4_h_r_35 <X> T_13_12.lc_trk_g3_3
 (24 12)  (678 204)  (678 204)  routing T_13_12.sp4_h_r_35 <X> T_13_12.lc_trk_g3_3
 (28 12)  (682 204)  (682 204)  routing T_13_12.lc_trk_g2_7 <X> T_13_12.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 204)  (683 204)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (684 204)  (684 204)  routing T_13_12.lc_trk_g2_7 <X> T_13_12.wire_logic_cluster/lc_6/in_1
 (32 12)  (686 204)  (686 204)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (687 204)  (687 204)  routing T_13_12.lc_trk_g3_0 <X> T_13_12.wire_logic_cluster/lc_6/in_3
 (34 12)  (688 204)  (688 204)  routing T_13_12.lc_trk_g3_0 <X> T_13_12.wire_logic_cluster/lc_6/in_3
 (36 12)  (690 204)  (690 204)  LC_6 Logic Functioning bit
 (38 12)  (692 204)  (692 204)  LC_6 Logic Functioning bit
 (41 12)  (695 204)  (695 204)  LC_6 Logic Functioning bit
 (43 12)  (697 204)  (697 204)  LC_6 Logic Functioning bit
 (15 13)  (669 205)  (669 205)  routing T_13_12.tnr_op_0 <X> T_13_12.lc_trk_g3_0
 (17 13)  (671 205)  (671 205)  Enable bit of Mux _local_links/g3_mux_0 => tnr_op_0 lc_trk_g3_0
 (26 13)  (680 205)  (680 205)  routing T_13_12.lc_trk_g3_3 <X> T_13_12.wire_logic_cluster/lc_6/in_0
 (27 13)  (681 205)  (681 205)  routing T_13_12.lc_trk_g3_3 <X> T_13_12.wire_logic_cluster/lc_6/in_0
 (28 13)  (682 205)  (682 205)  routing T_13_12.lc_trk_g3_3 <X> T_13_12.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 205)  (683 205)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (684 205)  (684 205)  routing T_13_12.lc_trk_g2_7 <X> T_13_12.wire_logic_cluster/lc_6/in_1
 (37 13)  (691 205)  (691 205)  LC_6 Logic Functioning bit
 (39 13)  (693 205)  (693 205)  LC_6 Logic Functioning bit
 (41 13)  (695 205)  (695 205)  LC_6 Logic Functioning bit
 (43 13)  (697 205)  (697 205)  LC_6 Logic Functioning bit
 (29 14)  (683 206)  (683 206)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (685 206)  (685 206)  routing T_13_12.lc_trk_g1_7 <X> T_13_12.wire_logic_cluster/lc_7/in_3
 (32 14)  (686 206)  (686 206)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (688 206)  (688 206)  routing T_13_12.lc_trk_g1_7 <X> T_13_12.wire_logic_cluster/lc_7/in_3
 (36 14)  (690 206)  (690 206)  LC_7 Logic Functioning bit
 (37 14)  (691 206)  (691 206)  LC_7 Logic Functioning bit
 (39 14)  (693 206)  (693 206)  LC_7 Logic Functioning bit
 (43 14)  (697 206)  (697 206)  LC_7 Logic Functioning bit
 (50 14)  (704 206)  (704 206)  Cascade bit: LH_LC07_inmux02_5

 (27 15)  (681 207)  (681 207)  routing T_13_12.lc_trk_g3_0 <X> T_13_12.wire_logic_cluster/lc_7/in_0
 (28 15)  (682 207)  (682 207)  routing T_13_12.lc_trk_g3_0 <X> T_13_12.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 207)  (683 207)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (31 15)  (685 207)  (685 207)  routing T_13_12.lc_trk_g1_7 <X> T_13_12.wire_logic_cluster/lc_7/in_3
 (36 15)  (690 207)  (690 207)  LC_7 Logic Functioning bit
 (37 15)  (691 207)  (691 207)  LC_7 Logic Functioning bit
 (42 15)  (696 207)  (696 207)  LC_7 Logic Functioning bit
 (43 15)  (697 207)  (697 207)  LC_7 Logic Functioning bit


LogicTile_14_12

 (14 0)  (722 192)  (722 192)  routing T_14_12.sp4_h_r_8 <X> T_14_12.lc_trk_g0_0
 (27 0)  (735 192)  (735 192)  routing T_14_12.lc_trk_g3_6 <X> T_14_12.wire_logic_cluster/lc_0/in_1
 (28 0)  (736 192)  (736 192)  routing T_14_12.lc_trk_g3_6 <X> T_14_12.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 192)  (737 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (738 192)  (738 192)  routing T_14_12.lc_trk_g3_6 <X> T_14_12.wire_logic_cluster/lc_0/in_1
 (32 0)  (740 192)  (740 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (742 192)  (742 192)  routing T_14_12.lc_trk_g1_0 <X> T_14_12.wire_logic_cluster/lc_0/in_3
 (36 0)  (744 192)  (744 192)  LC_0 Logic Functioning bit
 (38 0)  (746 192)  (746 192)  LC_0 Logic Functioning bit
 (41 0)  (749 192)  (749 192)  LC_0 Logic Functioning bit
 (43 0)  (751 192)  (751 192)  LC_0 Logic Functioning bit
 (15 1)  (723 193)  (723 193)  routing T_14_12.sp4_h_r_8 <X> T_14_12.lc_trk_g0_0
 (16 1)  (724 193)  (724 193)  routing T_14_12.sp4_h_r_8 <X> T_14_12.lc_trk_g0_0
 (17 1)  (725 193)  (725 193)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_8 lc_trk_g0_0
 (29 1)  (737 193)  (737 193)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (738 193)  (738 193)  routing T_14_12.lc_trk_g3_6 <X> T_14_12.wire_logic_cluster/lc_0/in_1
 (36 1)  (744 193)  (744 193)  LC_0 Logic Functioning bit
 (38 1)  (746 193)  (746 193)  LC_0 Logic Functioning bit
 (40 1)  (748 193)  (748 193)  LC_0 Logic Functioning bit
 (42 1)  (750 193)  (750 193)  LC_0 Logic Functioning bit
 (14 2)  (722 194)  (722 194)  routing T_14_12.sp4_h_l_9 <X> T_14_12.lc_trk_g0_4
 (28 2)  (736 194)  (736 194)  routing T_14_12.lc_trk_g2_0 <X> T_14_12.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 194)  (737 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (739 194)  (739 194)  routing T_14_12.lc_trk_g2_6 <X> T_14_12.wire_logic_cluster/lc_1/in_3
 (32 2)  (740 194)  (740 194)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (741 194)  (741 194)  routing T_14_12.lc_trk_g2_6 <X> T_14_12.wire_logic_cluster/lc_1/in_3
 (36 2)  (744 194)  (744 194)  LC_1 Logic Functioning bit
 (37 2)  (745 194)  (745 194)  LC_1 Logic Functioning bit
 (39 2)  (747 194)  (747 194)  LC_1 Logic Functioning bit
 (43 2)  (751 194)  (751 194)  LC_1 Logic Functioning bit
 (50 2)  (758 194)  (758 194)  Cascade bit: LH_LC01_inmux02_5

 (14 3)  (722 195)  (722 195)  routing T_14_12.sp4_h_l_9 <X> T_14_12.lc_trk_g0_4
 (15 3)  (723 195)  (723 195)  routing T_14_12.sp4_h_l_9 <X> T_14_12.lc_trk_g0_4
 (16 3)  (724 195)  (724 195)  routing T_14_12.sp4_h_l_9 <X> T_14_12.lc_trk_g0_4
 (17 3)  (725 195)  (725 195)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (27 3)  (735 195)  (735 195)  routing T_14_12.lc_trk_g1_0 <X> T_14_12.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 195)  (737 195)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (31 3)  (739 195)  (739 195)  routing T_14_12.lc_trk_g2_6 <X> T_14_12.wire_logic_cluster/lc_1/in_3
 (36 3)  (744 195)  (744 195)  LC_1 Logic Functioning bit
 (37 3)  (745 195)  (745 195)  LC_1 Logic Functioning bit
 (42 3)  (750 195)  (750 195)  LC_1 Logic Functioning bit
 (43 3)  (751 195)  (751 195)  LC_1 Logic Functioning bit
 (3 4)  (711 196)  (711 196)  routing T_14_12.sp12_v_t_23 <X> T_14_12.sp12_h_r_0
 (9 4)  (717 196)  (717 196)  routing T_14_12.sp4_v_t_41 <X> T_14_12.sp4_h_r_4
 (19 4)  (727 196)  (727 196)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17
 (26 4)  (734 196)  (734 196)  routing T_14_12.lc_trk_g3_7 <X> T_14_12.wire_logic_cluster/lc_2/in_0
 (28 4)  (736 196)  (736 196)  routing T_14_12.lc_trk_g2_3 <X> T_14_12.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 196)  (737 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (740 196)  (740 196)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (742 196)  (742 196)  routing T_14_12.lc_trk_g1_0 <X> T_14_12.wire_logic_cluster/lc_2/in_3
 (36 4)  (744 196)  (744 196)  LC_2 Logic Functioning bit
 (38 4)  (746 196)  (746 196)  LC_2 Logic Functioning bit
 (41 4)  (749 196)  (749 196)  LC_2 Logic Functioning bit
 (43 4)  (751 196)  (751 196)  LC_2 Logic Functioning bit
 (14 5)  (722 197)  (722 197)  routing T_14_12.top_op_0 <X> T_14_12.lc_trk_g1_0
 (15 5)  (723 197)  (723 197)  routing T_14_12.top_op_0 <X> T_14_12.lc_trk_g1_0
 (17 5)  (725 197)  (725 197)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (26 5)  (734 197)  (734 197)  routing T_14_12.lc_trk_g3_7 <X> T_14_12.wire_logic_cluster/lc_2/in_0
 (27 5)  (735 197)  (735 197)  routing T_14_12.lc_trk_g3_7 <X> T_14_12.wire_logic_cluster/lc_2/in_0
 (28 5)  (736 197)  (736 197)  routing T_14_12.lc_trk_g3_7 <X> T_14_12.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 197)  (737 197)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (738 197)  (738 197)  routing T_14_12.lc_trk_g2_3 <X> T_14_12.wire_logic_cluster/lc_2/in_1
 (37 5)  (745 197)  (745 197)  LC_2 Logic Functioning bit
 (39 5)  (747 197)  (747 197)  LC_2 Logic Functioning bit
 (41 5)  (749 197)  (749 197)  LC_2 Logic Functioning bit
 (43 5)  (751 197)  (751 197)  LC_2 Logic Functioning bit
 (25 6)  (733 198)  (733 198)  routing T_14_12.sp4_h_r_14 <X> T_14_12.lc_trk_g1_6
 (28 6)  (736 198)  (736 198)  routing T_14_12.lc_trk_g2_0 <X> T_14_12.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 198)  (737 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (740 198)  (740 198)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (741 198)  (741 198)  routing T_14_12.lc_trk_g3_3 <X> T_14_12.wire_logic_cluster/lc_3/in_3
 (34 6)  (742 198)  (742 198)  routing T_14_12.lc_trk_g3_3 <X> T_14_12.wire_logic_cluster/lc_3/in_3
 (36 6)  (744 198)  (744 198)  LC_3 Logic Functioning bit
 (37 6)  (745 198)  (745 198)  LC_3 Logic Functioning bit
 (39 6)  (747 198)  (747 198)  LC_3 Logic Functioning bit
 (43 6)  (751 198)  (751 198)  LC_3 Logic Functioning bit
 (50 6)  (758 198)  (758 198)  Cascade bit: LH_LC03_inmux02_5

 (22 7)  (730 199)  (730 199)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_14 lc_trk_g1_6
 (23 7)  (731 199)  (731 199)  routing T_14_12.sp4_h_r_14 <X> T_14_12.lc_trk_g1_6
 (24 7)  (732 199)  (732 199)  routing T_14_12.sp4_h_r_14 <X> T_14_12.lc_trk_g1_6
 (27 7)  (735 199)  (735 199)  routing T_14_12.lc_trk_g1_0 <X> T_14_12.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 199)  (737 199)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (31 7)  (739 199)  (739 199)  routing T_14_12.lc_trk_g3_3 <X> T_14_12.wire_logic_cluster/lc_3/in_3
 (36 7)  (744 199)  (744 199)  LC_3 Logic Functioning bit
 (37 7)  (745 199)  (745 199)  LC_3 Logic Functioning bit
 (42 7)  (750 199)  (750 199)  LC_3 Logic Functioning bit
 (43 7)  (751 199)  (751 199)  LC_3 Logic Functioning bit
 (14 8)  (722 200)  (722 200)  routing T_14_12.rgt_op_0 <X> T_14_12.lc_trk_g2_0
 (22 8)  (730 200)  (730 200)  Enable bit of Mux _local_links/g2_mux_3 => tnr_op_3 lc_trk_g2_3
 (24 8)  (732 200)  (732 200)  routing T_14_12.tnr_op_3 <X> T_14_12.lc_trk_g2_3
 (15 9)  (723 201)  (723 201)  routing T_14_12.rgt_op_0 <X> T_14_12.lc_trk_g2_0
 (17 9)  (725 201)  (725 201)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (19 10)  (727 202)  (727 202)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23
 (26 10)  (734 202)  (734 202)  routing T_14_12.lc_trk_g1_6 <X> T_14_12.wire_logic_cluster/lc_5/in_0
 (28 10)  (736 202)  (736 202)  routing T_14_12.lc_trk_g2_0 <X> T_14_12.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 202)  (737 202)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (739 202)  (739 202)  routing T_14_12.lc_trk_g0_4 <X> T_14_12.wire_logic_cluster/lc_5/in_3
 (32 10)  (740 202)  (740 202)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (36 10)  (744 202)  (744 202)  LC_5 Logic Functioning bit
 (37 10)  (745 202)  (745 202)  LC_5 Logic Functioning bit
 (38 10)  (746 202)  (746 202)  LC_5 Logic Functioning bit
 (39 10)  (747 202)  (747 202)  LC_5 Logic Functioning bit
 (41 10)  (749 202)  (749 202)  LC_5 Logic Functioning bit
 (43 10)  (751 202)  (751 202)  LC_5 Logic Functioning bit
 (46 10)  (754 202)  (754 202)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (22 11)  (730 203)  (730 203)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (26 11)  (734 203)  (734 203)  routing T_14_12.lc_trk_g1_6 <X> T_14_12.wire_logic_cluster/lc_5/in_0
 (27 11)  (735 203)  (735 203)  routing T_14_12.lc_trk_g1_6 <X> T_14_12.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 203)  (737 203)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (37 11)  (745 203)  (745 203)  LC_5 Logic Functioning bit
 (39 11)  (747 203)  (747 203)  LC_5 Logic Functioning bit
 (22 12)  (730 204)  (730 204)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (731 204)  (731 204)  routing T_14_12.sp4_h_r_27 <X> T_14_12.lc_trk_g3_3
 (24 12)  (732 204)  (732 204)  routing T_14_12.sp4_h_r_27 <X> T_14_12.lc_trk_g3_3
 (21 13)  (729 205)  (729 205)  routing T_14_12.sp4_h_r_27 <X> T_14_12.lc_trk_g3_3
 (22 14)  (730 206)  (730 206)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (25 14)  (733 206)  (733 206)  routing T_14_12.sp4_h_r_38 <X> T_14_12.lc_trk_g3_6
 (22 15)  (730 207)  (730 207)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_38 lc_trk_g3_6
 (23 15)  (731 207)  (731 207)  routing T_14_12.sp4_h_r_38 <X> T_14_12.lc_trk_g3_6
 (24 15)  (732 207)  (732 207)  routing T_14_12.sp4_h_r_38 <X> T_14_12.lc_trk_g3_6


LogicTile_15_12

 (29 0)  (791 192)  (791 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (792 192)  (792 192)  routing T_15_12.lc_trk_g0_5 <X> T_15_12.wire_logic_cluster/lc_0/in_1
 (32 0)  (794 192)  (794 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (795 192)  (795 192)  routing T_15_12.lc_trk_g3_0 <X> T_15_12.wire_logic_cluster/lc_0/in_3
 (34 0)  (796 192)  (796 192)  routing T_15_12.lc_trk_g3_0 <X> T_15_12.wire_logic_cluster/lc_0/in_3
 (45 0)  (807 192)  (807 192)  LC_0 Logic Functioning bit
 (47 0)  (809 192)  (809 192)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (53 0)  (815 192)  (815 192)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (26 1)  (788 193)  (788 193)  routing T_15_12.lc_trk_g3_3 <X> T_15_12.wire_logic_cluster/lc_0/in_0
 (27 1)  (789 193)  (789 193)  routing T_15_12.lc_trk_g3_3 <X> T_15_12.wire_logic_cluster/lc_0/in_0
 (28 1)  (790 193)  (790 193)  routing T_15_12.lc_trk_g3_3 <X> T_15_12.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 193)  (791 193)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (36 1)  (798 193)  (798 193)  LC_0 Logic Functioning bit
 (38 1)  (800 193)  (800 193)  LC_0 Logic Functioning bit
 (47 1)  (809 193)  (809 193)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (51 1)  (813 193)  (813 193)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (53 1)  (815 193)  (815 193)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (762 194)  (762 194)  routing T_15_12.glb_netwk_6 <X> T_15_12.wire_logic_cluster/lc_7/clk
 (1 2)  (763 194)  (763 194)  routing T_15_12.glb_netwk_6 <X> T_15_12.wire_logic_cluster/lc_7/clk
 (2 2)  (764 194)  (764 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (777 194)  (777 194)  routing T_15_12.top_op_5 <X> T_15_12.lc_trk_g0_5
 (17 2)  (779 194)  (779 194)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (18 3)  (780 195)  (780 195)  routing T_15_12.top_op_5 <X> T_15_12.lc_trk_g0_5
 (1 4)  (763 196)  (763 196)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (4 4)  (766 196)  (766 196)  routing T_15_12.sp4_h_l_44 <X> T_15_12.sp4_v_b_3
 (6 4)  (768 196)  (768 196)  routing T_15_12.sp4_h_l_44 <X> T_15_12.sp4_v_b_3
 (21 4)  (783 196)  (783 196)  routing T_15_12.sp4_v_b_11 <X> T_15_12.lc_trk_g1_3
 (22 4)  (784 196)  (784 196)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_11 lc_trk_g1_3
 (23 4)  (785 196)  (785 196)  routing T_15_12.sp4_v_b_11 <X> T_15_12.lc_trk_g1_3
 (0 5)  (762 197)  (762 197)  routing T_15_12.lc_trk_g1_3 <X> T_15_12.wire_logic_cluster/lc_7/cen
 (1 5)  (763 197)  (763 197)  routing T_15_12.lc_trk_g1_3 <X> T_15_12.wire_logic_cluster/lc_7/cen
 (5 5)  (767 197)  (767 197)  routing T_15_12.sp4_h_l_44 <X> T_15_12.sp4_v_b_3
 (21 5)  (783 197)  (783 197)  routing T_15_12.sp4_v_b_11 <X> T_15_12.lc_trk_g1_3
 (3 10)  (765 202)  (765 202)  routing T_15_12.sp12_v_t_22 <X> T_15_12.sp12_h_l_22
 (8 10)  (770 202)  (770 202)  routing T_15_12.sp4_h_r_7 <X> T_15_12.sp4_h_l_42
 (11 12)  (773 204)  (773 204)  routing T_15_12.sp4_v_t_45 <X> T_15_12.sp4_v_b_11
 (22 12)  (784 204)  (784 204)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (785 204)  (785 204)  routing T_15_12.sp4_v_t_30 <X> T_15_12.lc_trk_g3_3
 (24 12)  (786 204)  (786 204)  routing T_15_12.sp4_v_t_30 <X> T_15_12.lc_trk_g3_3
 (12 13)  (774 205)  (774 205)  routing T_15_12.sp4_v_t_45 <X> T_15_12.sp4_v_b_11
 (14 13)  (776 205)  (776 205)  routing T_15_12.sp4_h_r_24 <X> T_15_12.lc_trk_g3_0
 (15 13)  (777 205)  (777 205)  routing T_15_12.sp4_h_r_24 <X> T_15_12.lc_trk_g3_0
 (16 13)  (778 205)  (778 205)  routing T_15_12.sp4_h_r_24 <X> T_15_12.lc_trk_g3_0
 (17 13)  (779 205)  (779 205)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (0 14)  (762 206)  (762 206)  routing T_15_12.glb_netwk_4 <X> T_15_12.wire_logic_cluster/lc_7/s_r
 (1 14)  (763 206)  (763 206)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_16_12

 (31 0)  (847 192)  (847 192)  routing T_16_12.lc_trk_g2_7 <X> T_16_12.wire_logic_cluster/lc_0/in_3
 (32 0)  (848 192)  (848 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (849 192)  (849 192)  routing T_16_12.lc_trk_g2_7 <X> T_16_12.wire_logic_cluster/lc_0/in_3
 (36 0)  (852 192)  (852 192)  LC_0 Logic Functioning bit
 (37 0)  (853 192)  (853 192)  LC_0 Logic Functioning bit
 (38 0)  (854 192)  (854 192)  LC_0 Logic Functioning bit
 (39 0)  (855 192)  (855 192)  LC_0 Logic Functioning bit
 (45 0)  (861 192)  (861 192)  LC_0 Logic Functioning bit
 (22 1)  (838 193)  (838 193)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (31 1)  (847 193)  (847 193)  routing T_16_12.lc_trk_g2_7 <X> T_16_12.wire_logic_cluster/lc_0/in_3
 (36 1)  (852 193)  (852 193)  LC_0 Logic Functioning bit
 (37 1)  (853 193)  (853 193)  LC_0 Logic Functioning bit
 (38 1)  (854 193)  (854 193)  LC_0 Logic Functioning bit
 (39 1)  (855 193)  (855 193)  LC_0 Logic Functioning bit
 (47 1)  (863 193)  (863 193)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (0 2)  (816 194)  (816 194)  routing T_16_12.glb_netwk_6 <X> T_16_12.wire_logic_cluster/lc_7/clk
 (1 2)  (817 194)  (817 194)  routing T_16_12.glb_netwk_6 <X> T_16_12.wire_logic_cluster/lc_7/clk
 (2 2)  (818 194)  (818 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (26 2)  (842 194)  (842 194)  routing T_16_12.lc_trk_g2_5 <X> T_16_12.wire_logic_cluster/lc_1/in_0
 (36 2)  (852 194)  (852 194)  LC_1 Logic Functioning bit
 (38 2)  (854 194)  (854 194)  LC_1 Logic Functioning bit
 (41 2)  (857 194)  (857 194)  LC_1 Logic Functioning bit
 (43 2)  (859 194)  (859 194)  LC_1 Logic Functioning bit
 (45 2)  (861 194)  (861 194)  LC_1 Logic Functioning bit
 (46 2)  (862 194)  (862 194)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (28 3)  (844 195)  (844 195)  routing T_16_12.lc_trk_g2_5 <X> T_16_12.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 195)  (845 195)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (37 3)  (853 195)  (853 195)  LC_1 Logic Functioning bit
 (39 3)  (855 195)  (855 195)  LC_1 Logic Functioning bit
 (40 3)  (856 195)  (856 195)  LC_1 Logic Functioning bit
 (42 3)  (858 195)  (858 195)  LC_1 Logic Functioning bit
 (0 4)  (816 196)  (816 196)  routing T_16_12.lc_trk_g3_3 <X> T_16_12.wire_logic_cluster/lc_7/cen
 (1 4)  (817 196)  (817 196)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (31 4)  (847 196)  (847 196)  routing T_16_12.lc_trk_g3_4 <X> T_16_12.wire_logic_cluster/lc_2/in_3
 (32 4)  (848 196)  (848 196)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (849 196)  (849 196)  routing T_16_12.lc_trk_g3_4 <X> T_16_12.wire_logic_cluster/lc_2/in_3
 (34 4)  (850 196)  (850 196)  routing T_16_12.lc_trk_g3_4 <X> T_16_12.wire_logic_cluster/lc_2/in_3
 (36 4)  (852 196)  (852 196)  LC_2 Logic Functioning bit
 (37 4)  (853 196)  (853 196)  LC_2 Logic Functioning bit
 (38 4)  (854 196)  (854 196)  LC_2 Logic Functioning bit
 (39 4)  (855 196)  (855 196)  LC_2 Logic Functioning bit
 (45 4)  (861 196)  (861 196)  LC_2 Logic Functioning bit
 (0 5)  (816 197)  (816 197)  routing T_16_12.lc_trk_g3_3 <X> T_16_12.wire_logic_cluster/lc_7/cen
 (1 5)  (817 197)  (817 197)  routing T_16_12.lc_trk_g3_3 <X> T_16_12.wire_logic_cluster/lc_7/cen
 (36 5)  (852 197)  (852 197)  LC_2 Logic Functioning bit
 (37 5)  (853 197)  (853 197)  LC_2 Logic Functioning bit
 (38 5)  (854 197)  (854 197)  LC_2 Logic Functioning bit
 (39 5)  (855 197)  (855 197)  LC_2 Logic Functioning bit
 (5 6)  (821 198)  (821 198)  routing T_16_12.sp4_v_t_38 <X> T_16_12.sp4_h_l_38
 (17 6)  (833 198)  (833 198)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_5 lc_trk_g1_5
 (32 6)  (848 198)  (848 198)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (36 6)  (852 198)  (852 198)  LC_3 Logic Functioning bit
 (37 6)  (853 198)  (853 198)  LC_3 Logic Functioning bit
 (38 6)  (854 198)  (854 198)  LC_3 Logic Functioning bit
 (39 6)  (855 198)  (855 198)  LC_3 Logic Functioning bit
 (45 6)  (861 198)  (861 198)  LC_3 Logic Functioning bit
 (6 7)  (822 199)  (822 199)  routing T_16_12.sp4_v_t_38 <X> T_16_12.sp4_h_l_38
 (31 7)  (847 199)  (847 199)  routing T_16_12.lc_trk_g0_2 <X> T_16_12.wire_logic_cluster/lc_3/in_3
 (36 7)  (852 199)  (852 199)  LC_3 Logic Functioning bit
 (37 7)  (853 199)  (853 199)  LC_3 Logic Functioning bit
 (38 7)  (854 199)  (854 199)  LC_3 Logic Functioning bit
 (39 7)  (855 199)  (855 199)  LC_3 Logic Functioning bit
 (47 7)  (863 199)  (863 199)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (31 8)  (847 200)  (847 200)  routing T_16_12.lc_trk_g3_6 <X> T_16_12.wire_logic_cluster/lc_4/in_3
 (32 8)  (848 200)  (848 200)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (849 200)  (849 200)  routing T_16_12.lc_trk_g3_6 <X> T_16_12.wire_logic_cluster/lc_4/in_3
 (34 8)  (850 200)  (850 200)  routing T_16_12.lc_trk_g3_6 <X> T_16_12.wire_logic_cluster/lc_4/in_3
 (36 8)  (852 200)  (852 200)  LC_4 Logic Functioning bit
 (37 8)  (853 200)  (853 200)  LC_4 Logic Functioning bit
 (38 8)  (854 200)  (854 200)  LC_4 Logic Functioning bit
 (39 8)  (855 200)  (855 200)  LC_4 Logic Functioning bit
 (45 8)  (861 200)  (861 200)  LC_4 Logic Functioning bit
 (31 9)  (847 201)  (847 201)  routing T_16_12.lc_trk_g3_6 <X> T_16_12.wire_logic_cluster/lc_4/in_3
 (36 9)  (852 201)  (852 201)  LC_4 Logic Functioning bit
 (37 9)  (853 201)  (853 201)  LC_4 Logic Functioning bit
 (38 9)  (854 201)  (854 201)  LC_4 Logic Functioning bit
 (39 9)  (855 201)  (855 201)  LC_4 Logic Functioning bit
 (17 10)  (833 202)  (833 202)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (21 10)  (837 202)  (837 202)  routing T_16_12.sp12_v_b_7 <X> T_16_12.lc_trk_g2_7
 (22 10)  (838 202)  (838 202)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_b_7 lc_trk_g2_7
 (24 10)  (840 202)  (840 202)  routing T_16_12.sp12_v_b_7 <X> T_16_12.lc_trk_g2_7
 (31 10)  (847 202)  (847 202)  routing T_16_12.lc_trk_g1_5 <X> T_16_12.wire_logic_cluster/lc_5/in_3
 (32 10)  (848 202)  (848 202)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (850 202)  (850 202)  routing T_16_12.lc_trk_g1_5 <X> T_16_12.wire_logic_cluster/lc_5/in_3
 (36 10)  (852 202)  (852 202)  LC_5 Logic Functioning bit
 (37 10)  (853 202)  (853 202)  LC_5 Logic Functioning bit
 (38 10)  (854 202)  (854 202)  LC_5 Logic Functioning bit
 (39 10)  (855 202)  (855 202)  LC_5 Logic Functioning bit
 (45 10)  (861 202)  (861 202)  LC_5 Logic Functioning bit
 (21 11)  (837 203)  (837 203)  routing T_16_12.sp12_v_b_7 <X> T_16_12.lc_trk_g2_7
 (36 11)  (852 203)  (852 203)  LC_5 Logic Functioning bit
 (37 11)  (853 203)  (853 203)  LC_5 Logic Functioning bit
 (38 11)  (854 203)  (854 203)  LC_5 Logic Functioning bit
 (39 11)  (855 203)  (855 203)  LC_5 Logic Functioning bit
 (46 11)  (862 203)  (862 203)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (22 12)  (838 204)  (838 204)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (14 13)  (830 205)  (830 205)  routing T_16_12.sp12_v_b_16 <X> T_16_12.lc_trk_g3_0
 (16 13)  (832 205)  (832 205)  routing T_16_12.sp12_v_b_16 <X> T_16_12.lc_trk_g3_0
 (17 13)  (833 205)  (833 205)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_16 lc_trk_g3_0
 (0 14)  (816 206)  (816 206)  routing T_16_12.glb_netwk_4 <X> T_16_12.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 206)  (817 206)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (8 14)  (824 206)  (824 206)  routing T_16_12.sp4_h_r_10 <X> T_16_12.sp4_h_l_47
 (36 14)  (852 206)  (852 206)  LC_7 Logic Functioning bit
 (38 14)  (854 206)  (854 206)  LC_7 Logic Functioning bit
 (41 14)  (857 206)  (857 206)  LC_7 Logic Functioning bit
 (43 14)  (859 206)  (859 206)  LC_7 Logic Functioning bit
 (45 14)  (861 206)  (861 206)  LC_7 Logic Functioning bit
 (14 15)  (830 207)  (830 207)  routing T_16_12.sp4_h_l_17 <X> T_16_12.lc_trk_g3_4
 (15 15)  (831 207)  (831 207)  routing T_16_12.sp4_h_l_17 <X> T_16_12.lc_trk_g3_4
 (16 15)  (832 207)  (832 207)  routing T_16_12.sp4_h_l_17 <X> T_16_12.lc_trk_g3_4
 (17 15)  (833 207)  (833 207)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4
 (22 15)  (838 207)  (838 207)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6
 (27 15)  (843 207)  (843 207)  routing T_16_12.lc_trk_g3_0 <X> T_16_12.wire_logic_cluster/lc_7/in_0
 (28 15)  (844 207)  (844 207)  routing T_16_12.lc_trk_g3_0 <X> T_16_12.wire_logic_cluster/lc_7/in_0
 (29 15)  (845 207)  (845 207)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (37 15)  (853 207)  (853 207)  LC_7 Logic Functioning bit
 (39 15)  (855 207)  (855 207)  LC_7 Logic Functioning bit
 (40 15)  (856 207)  (856 207)  LC_7 Logic Functioning bit
 (42 15)  (858 207)  (858 207)  LC_7 Logic Functioning bit


LogicTile_17_12

 (0 2)  (874 194)  (874 194)  routing T_17_12.glb_netwk_7 <X> T_17_12.wire_logic_cluster/lc_7/clk
 (1 2)  (875 194)  (875 194)  routing T_17_12.glb_netwk_7 <X> T_17_12.wire_logic_cluster/lc_7/clk
 (2 2)  (876 194)  (876 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (25 2)  (899 194)  (899 194)  routing T_17_12.sp4_v_t_3 <X> T_17_12.lc_trk_g0_6
 (0 3)  (874 195)  (874 195)  routing T_17_12.glb_netwk_7 <X> T_17_12.wire_logic_cluster/lc_7/clk
 (22 3)  (896 195)  (896 195)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (897 195)  (897 195)  routing T_17_12.sp4_v_t_3 <X> T_17_12.lc_trk_g0_6
 (25 3)  (899 195)  (899 195)  routing T_17_12.sp4_v_t_3 <X> T_17_12.lc_trk_g0_6
 (1 4)  (875 196)  (875 196)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (0 5)  (874 197)  (874 197)  routing T_17_12.glb_netwk_3 <X> T_17_12.wire_logic_cluster/lc_7/cen
 (12 6)  (886 198)  (886 198)  routing T_17_12.sp4_v_t_40 <X> T_17_12.sp4_h_l_40
 (11 7)  (885 199)  (885 199)  routing T_17_12.sp4_v_t_40 <X> T_17_12.sp4_h_l_40
 (22 7)  (896 199)  (896 199)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_30 lc_trk_g1_6
 (25 7)  (899 199)  (899 199)  routing T_17_12.sp4_r_v_b_30 <X> T_17_12.lc_trk_g1_6
 (8 10)  (882 202)  (882 202)  routing T_17_12.sp4_v_t_36 <X> T_17_12.sp4_h_l_42
 (9 10)  (883 202)  (883 202)  routing T_17_12.sp4_v_t_36 <X> T_17_12.sp4_h_l_42
 (10 10)  (884 202)  (884 202)  routing T_17_12.sp4_v_t_36 <X> T_17_12.sp4_h_l_42
 (22 10)  (896 202)  (896 202)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (12 11)  (886 203)  (886 203)  routing T_17_12.sp4_h_l_45 <X> T_17_12.sp4_v_t_45
 (21 11)  (895 203)  (895 203)  routing T_17_12.sp4_r_v_b_39 <X> T_17_12.lc_trk_g2_7
 (26 12)  (900 204)  (900 204)  routing T_17_12.lc_trk_g0_6 <X> T_17_12.wire_logic_cluster/lc_6/in_0
 (28 12)  (902 204)  (902 204)  routing T_17_12.lc_trk_g2_7 <X> T_17_12.wire_logic_cluster/lc_6/in_1
 (29 12)  (903 204)  (903 204)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (904 204)  (904 204)  routing T_17_12.lc_trk_g2_7 <X> T_17_12.wire_logic_cluster/lc_6/in_1
 (31 12)  (905 204)  (905 204)  routing T_17_12.lc_trk_g1_6 <X> T_17_12.wire_logic_cluster/lc_6/in_3
 (32 12)  (906 204)  (906 204)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (908 204)  (908 204)  routing T_17_12.lc_trk_g1_6 <X> T_17_12.wire_logic_cluster/lc_6/in_3
 (36 12)  (910 204)  (910 204)  LC_6 Logic Functioning bit
 (37 12)  (911 204)  (911 204)  LC_6 Logic Functioning bit
 (38 12)  (912 204)  (912 204)  LC_6 Logic Functioning bit
 (39 12)  (913 204)  (913 204)  LC_6 Logic Functioning bit
 (41 12)  (915 204)  (915 204)  LC_6 Logic Functioning bit
 (43 12)  (917 204)  (917 204)  LC_6 Logic Functioning bit
 (45 12)  (919 204)  (919 204)  LC_6 Logic Functioning bit
 (26 13)  (900 205)  (900 205)  routing T_17_12.lc_trk_g0_6 <X> T_17_12.wire_logic_cluster/lc_6/in_0
 (29 13)  (903 205)  (903 205)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (904 205)  (904 205)  routing T_17_12.lc_trk_g2_7 <X> T_17_12.wire_logic_cluster/lc_6/in_1
 (31 13)  (905 205)  (905 205)  routing T_17_12.lc_trk_g1_6 <X> T_17_12.wire_logic_cluster/lc_6/in_3
 (37 13)  (911 205)  (911 205)  LC_6 Logic Functioning bit
 (39 13)  (913 205)  (913 205)  LC_6 Logic Functioning bit
 (0 14)  (874 206)  (874 206)  routing T_17_12.glb_netwk_4 <X> T_17_12.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 206)  (875 206)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (5 14)  (879 206)  (879 206)  routing T_17_12.sp4_v_t_44 <X> T_17_12.sp4_h_l_44
 (6 15)  (880 207)  (880 207)  routing T_17_12.sp4_v_t_44 <X> T_17_12.sp4_h_l_44


LogicTile_18_12

 (0 2)  (928 194)  (928 194)  routing T_18_12.glb_netwk_7 <X> T_18_12.wire_logic_cluster/lc_7/clk
 (1 2)  (929 194)  (929 194)  routing T_18_12.glb_netwk_7 <X> T_18_12.wire_logic_cluster/lc_7/clk
 (2 2)  (930 194)  (930 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (928 195)  (928 195)  routing T_18_12.glb_netwk_7 <X> T_18_12.wire_logic_cluster/lc_7/clk
 (1 4)  (929 196)  (929 196)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (0 5)  (928 197)  (928 197)  routing T_18_12.glb_netwk_3 <X> T_18_12.wire_logic_cluster/lc_7/cen
 (21 10)  (949 202)  (949 202)  routing T_18_12.sp4_v_t_26 <X> T_18_12.lc_trk_g2_7
 (22 10)  (950 202)  (950 202)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (951 202)  (951 202)  routing T_18_12.sp4_v_t_26 <X> T_18_12.lc_trk_g2_7
 (25 10)  (953 202)  (953 202)  routing T_18_12.sp4_v_b_30 <X> T_18_12.lc_trk_g2_6
 (26 10)  (954 202)  (954 202)  routing T_18_12.lc_trk_g2_7 <X> T_18_12.wire_logic_cluster/lc_5/in_0
 (27 10)  (955 202)  (955 202)  routing T_18_12.lc_trk_g3_1 <X> T_18_12.wire_logic_cluster/lc_5/in_1
 (28 10)  (956 202)  (956 202)  routing T_18_12.lc_trk_g3_1 <X> T_18_12.wire_logic_cluster/lc_5/in_1
 (29 10)  (957 202)  (957 202)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (959 202)  (959 202)  routing T_18_12.lc_trk_g2_6 <X> T_18_12.wire_logic_cluster/lc_5/in_3
 (32 10)  (960 202)  (960 202)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (961 202)  (961 202)  routing T_18_12.lc_trk_g2_6 <X> T_18_12.wire_logic_cluster/lc_5/in_3
 (36 10)  (964 202)  (964 202)  LC_5 Logic Functioning bit
 (38 10)  (966 202)  (966 202)  LC_5 Logic Functioning bit
 (45 10)  (973 202)  (973 202)  LC_5 Logic Functioning bit
 (48 10)  (976 202)  (976 202)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (21 11)  (949 203)  (949 203)  routing T_18_12.sp4_v_t_26 <X> T_18_12.lc_trk_g2_7
 (22 11)  (950 203)  (950 203)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_30 lc_trk_g2_6
 (23 11)  (951 203)  (951 203)  routing T_18_12.sp4_v_b_30 <X> T_18_12.lc_trk_g2_6
 (26 11)  (954 203)  (954 203)  routing T_18_12.lc_trk_g2_7 <X> T_18_12.wire_logic_cluster/lc_5/in_0
 (28 11)  (956 203)  (956 203)  routing T_18_12.lc_trk_g2_7 <X> T_18_12.wire_logic_cluster/lc_5/in_0
 (29 11)  (957 203)  (957 203)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (31 11)  (959 203)  (959 203)  routing T_18_12.lc_trk_g2_6 <X> T_18_12.wire_logic_cluster/lc_5/in_3
 (36 11)  (964 203)  (964 203)  LC_5 Logic Functioning bit
 (37 11)  (965 203)  (965 203)  LC_5 Logic Functioning bit
 (38 11)  (966 203)  (966 203)  LC_5 Logic Functioning bit
 (39 11)  (967 203)  (967 203)  LC_5 Logic Functioning bit
 (41 11)  (969 203)  (969 203)  LC_5 Logic Functioning bit
 (43 11)  (971 203)  (971 203)  LC_5 Logic Functioning bit
 (15 12)  (943 204)  (943 204)  routing T_18_12.sp4_v_t_28 <X> T_18_12.lc_trk_g3_1
 (16 12)  (944 204)  (944 204)  routing T_18_12.sp4_v_t_28 <X> T_18_12.lc_trk_g3_1
 (17 12)  (945 204)  (945 204)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (0 14)  (928 206)  (928 206)  routing T_18_12.glb_netwk_4 <X> T_18_12.wire_logic_cluster/lc_7/s_r
 (1 14)  (929 206)  (929 206)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_23_12

 (3 7)  (1201 199)  (1201 199)  routing T_23_12.sp12_h_l_23 <X> T_23_12.sp12_v_t_23


LogicTile_24_12

 (3 7)  (1255 199)  (1255 199)  routing T_24_12.sp12_h_l_23 <X> T_24_12.sp12_v_t_23


LogicTile_26_12

 (3 1)  (1351 193)  (1351 193)  routing T_26_12.sp12_h_l_23 <X> T_26_12.sp12_v_b_0


IO_Tile_33_12

 (3 1)  (1729 193)  (1729 193)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 198)  (1728 198)  IO control bit: IORIGHT_REN_0



IO_Tile_0_11

 (3 1)  (14 177)  (14 177)  IO control bit: IOLEFT_REN_1

 (17 2)  (0 178)  (0 178)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (0 179)  (0 179)  IOB_0 IO Functioning bit
 (2 6)  (15 182)  (15 182)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 182)  (14 182)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 185)  (14 185)  IO control bit: IOLEFT_IE_0

 (17 9)  (0 185)  (0 185)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (0 189)  (0 189)  IOB_1 IO Functioning bit


LogicTile_6_11

 (3 5)  (291 181)  (291 181)  routing T_6_11.sp12_h_l_23 <X> T_6_11.sp12_h_r_0


RAM_Tile_8_11

 (3 5)  (399 181)  (399 181)  routing T_8_11.sp12_h_l_23 <X> T_8_11.sp12_h_r_0


LogicTile_10_11

 (19 6)  (511 182)  (511 182)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19


LogicTile_12_11

 (9 8)  (609 184)  (609 184)  routing T_12_11.sp4_v_t_42 <X> T_12_11.sp4_h_r_7


LogicTile_13_11

 (27 0)  (681 176)  (681 176)  routing T_13_11.lc_trk_g3_0 <X> T_13_11.wire_logic_cluster/lc_0/in_1
 (28 0)  (682 176)  (682 176)  routing T_13_11.lc_trk_g3_0 <X> T_13_11.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 176)  (683 176)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (686 176)  (686 176)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (690 176)  (690 176)  LC_0 Logic Functioning bit
 (37 0)  (691 176)  (691 176)  LC_0 Logic Functioning bit
 (38 0)  (692 176)  (692 176)  LC_0 Logic Functioning bit
 (39 0)  (693 176)  (693 176)  LC_0 Logic Functioning bit
 (44 0)  (698 176)  (698 176)  LC_0 Logic Functioning bit
 (45 0)  (699 176)  (699 176)  LC_0 Logic Functioning bit
 (40 1)  (694 177)  (694 177)  LC_0 Logic Functioning bit
 (41 1)  (695 177)  (695 177)  LC_0 Logic Functioning bit
 (42 1)  (696 177)  (696 177)  LC_0 Logic Functioning bit
 (43 1)  (697 177)  (697 177)  LC_0 Logic Functioning bit
 (45 1)  (699 177)  (699 177)  LC_0 Logic Functioning bit
 (50 1)  (704 177)  (704 177)  Carry_In_Mux bit 

 (2 2)  (656 178)  (656 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (27 2)  (681 178)  (681 178)  routing T_13_11.lc_trk_g3_1 <X> T_13_11.wire_logic_cluster/lc_1/in_1
 (28 2)  (682 178)  (682 178)  routing T_13_11.lc_trk_g3_1 <X> T_13_11.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 178)  (683 178)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (686 178)  (686 178)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (690 178)  (690 178)  LC_1 Logic Functioning bit
 (37 2)  (691 178)  (691 178)  LC_1 Logic Functioning bit
 (38 2)  (692 178)  (692 178)  LC_1 Logic Functioning bit
 (39 2)  (693 178)  (693 178)  LC_1 Logic Functioning bit
 (44 2)  (698 178)  (698 178)  LC_1 Logic Functioning bit
 (45 2)  (699 178)  (699 178)  LC_1 Logic Functioning bit
 (0 3)  (654 179)  (654 179)  routing T_13_11.glb_netwk_1 <X> T_13_11.wire_logic_cluster/lc_7/clk
 (40 3)  (694 179)  (694 179)  LC_1 Logic Functioning bit
 (41 3)  (695 179)  (695 179)  LC_1 Logic Functioning bit
 (42 3)  (696 179)  (696 179)  LC_1 Logic Functioning bit
 (43 3)  (697 179)  (697 179)  LC_1 Logic Functioning bit
 (45 3)  (699 179)  (699 179)  LC_1 Logic Functioning bit
 (21 4)  (675 180)  (675 180)  routing T_13_11.wire_logic_cluster/lc_3/out <X> T_13_11.lc_trk_g1_3
 (22 4)  (676 180)  (676 180)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (679 180)  (679 180)  routing T_13_11.wire_logic_cluster/lc_2/out <X> T_13_11.lc_trk_g1_2
 (27 4)  (681 180)  (681 180)  routing T_13_11.lc_trk_g1_2 <X> T_13_11.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 180)  (683 180)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (686 180)  (686 180)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (690 180)  (690 180)  LC_2 Logic Functioning bit
 (37 4)  (691 180)  (691 180)  LC_2 Logic Functioning bit
 (38 4)  (692 180)  (692 180)  LC_2 Logic Functioning bit
 (39 4)  (693 180)  (693 180)  LC_2 Logic Functioning bit
 (44 4)  (698 180)  (698 180)  LC_2 Logic Functioning bit
 (45 4)  (699 180)  (699 180)  LC_2 Logic Functioning bit
 (22 5)  (676 181)  (676 181)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (684 181)  (684 181)  routing T_13_11.lc_trk_g1_2 <X> T_13_11.wire_logic_cluster/lc_2/in_1
 (40 5)  (694 181)  (694 181)  LC_2 Logic Functioning bit
 (41 5)  (695 181)  (695 181)  LC_2 Logic Functioning bit
 (42 5)  (696 181)  (696 181)  LC_2 Logic Functioning bit
 (43 5)  (697 181)  (697 181)  LC_2 Logic Functioning bit
 (45 5)  (699 181)  (699 181)  LC_2 Logic Functioning bit
 (17 6)  (671 182)  (671 182)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (672 182)  (672 182)  routing T_13_11.wire_logic_cluster/lc_5/out <X> T_13_11.lc_trk_g1_5
 (21 6)  (675 182)  (675 182)  routing T_13_11.wire_logic_cluster/lc_7/out <X> T_13_11.lc_trk_g1_7
 (22 6)  (676 182)  (676 182)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (679 182)  (679 182)  routing T_13_11.wire_logic_cluster/lc_6/out <X> T_13_11.lc_trk_g1_6
 (27 6)  (681 182)  (681 182)  routing T_13_11.lc_trk_g1_3 <X> T_13_11.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 182)  (683 182)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (686 182)  (686 182)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (690 182)  (690 182)  LC_3 Logic Functioning bit
 (37 6)  (691 182)  (691 182)  LC_3 Logic Functioning bit
 (38 6)  (692 182)  (692 182)  LC_3 Logic Functioning bit
 (39 6)  (693 182)  (693 182)  LC_3 Logic Functioning bit
 (44 6)  (698 182)  (698 182)  LC_3 Logic Functioning bit
 (45 6)  (699 182)  (699 182)  LC_3 Logic Functioning bit
 (22 7)  (676 183)  (676 183)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (684 183)  (684 183)  routing T_13_11.lc_trk_g1_3 <X> T_13_11.wire_logic_cluster/lc_3/in_1
 (40 7)  (694 183)  (694 183)  LC_3 Logic Functioning bit
 (41 7)  (695 183)  (695 183)  LC_3 Logic Functioning bit
 (42 7)  (696 183)  (696 183)  LC_3 Logic Functioning bit
 (43 7)  (697 183)  (697 183)  LC_3 Logic Functioning bit
 (45 7)  (699 183)  (699 183)  LC_3 Logic Functioning bit
 (27 8)  (681 184)  (681 184)  routing T_13_11.lc_trk_g3_4 <X> T_13_11.wire_logic_cluster/lc_4/in_1
 (28 8)  (682 184)  (682 184)  routing T_13_11.lc_trk_g3_4 <X> T_13_11.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 184)  (683 184)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (684 184)  (684 184)  routing T_13_11.lc_trk_g3_4 <X> T_13_11.wire_logic_cluster/lc_4/in_1
 (32 8)  (686 184)  (686 184)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (690 184)  (690 184)  LC_4 Logic Functioning bit
 (37 8)  (691 184)  (691 184)  LC_4 Logic Functioning bit
 (38 8)  (692 184)  (692 184)  LC_4 Logic Functioning bit
 (39 8)  (693 184)  (693 184)  LC_4 Logic Functioning bit
 (44 8)  (698 184)  (698 184)  LC_4 Logic Functioning bit
 (45 8)  (699 184)  (699 184)  LC_4 Logic Functioning bit
 (40 9)  (694 185)  (694 185)  LC_4 Logic Functioning bit
 (41 9)  (695 185)  (695 185)  LC_4 Logic Functioning bit
 (42 9)  (696 185)  (696 185)  LC_4 Logic Functioning bit
 (43 9)  (697 185)  (697 185)  LC_4 Logic Functioning bit
 (45 9)  (699 185)  (699 185)  LC_4 Logic Functioning bit
 (14 10)  (668 186)  (668 186)  routing T_13_11.sp4_h_r_36 <X> T_13_11.lc_trk_g2_4
 (27 10)  (681 186)  (681 186)  routing T_13_11.lc_trk_g1_5 <X> T_13_11.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 186)  (683 186)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (684 186)  (684 186)  routing T_13_11.lc_trk_g1_5 <X> T_13_11.wire_logic_cluster/lc_5/in_1
 (32 10)  (686 186)  (686 186)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (690 186)  (690 186)  LC_5 Logic Functioning bit
 (37 10)  (691 186)  (691 186)  LC_5 Logic Functioning bit
 (38 10)  (692 186)  (692 186)  LC_5 Logic Functioning bit
 (39 10)  (693 186)  (693 186)  LC_5 Logic Functioning bit
 (44 10)  (698 186)  (698 186)  LC_5 Logic Functioning bit
 (45 10)  (699 186)  (699 186)  LC_5 Logic Functioning bit
 (15 11)  (669 187)  (669 187)  routing T_13_11.sp4_h_r_36 <X> T_13_11.lc_trk_g2_4
 (16 11)  (670 187)  (670 187)  routing T_13_11.sp4_h_r_36 <X> T_13_11.lc_trk_g2_4
 (17 11)  (671 187)  (671 187)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (40 11)  (694 187)  (694 187)  LC_5 Logic Functioning bit
 (41 11)  (695 187)  (695 187)  LC_5 Logic Functioning bit
 (42 11)  (696 187)  (696 187)  LC_5 Logic Functioning bit
 (43 11)  (697 187)  (697 187)  LC_5 Logic Functioning bit
 (45 11)  (699 187)  (699 187)  LC_5 Logic Functioning bit
 (14 12)  (668 188)  (668 188)  routing T_13_11.wire_logic_cluster/lc_0/out <X> T_13_11.lc_trk_g3_0
 (17 12)  (671 188)  (671 188)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (672 188)  (672 188)  routing T_13_11.wire_logic_cluster/lc_1/out <X> T_13_11.lc_trk_g3_1
 (27 12)  (681 188)  (681 188)  routing T_13_11.lc_trk_g1_6 <X> T_13_11.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 188)  (683 188)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (684 188)  (684 188)  routing T_13_11.lc_trk_g1_6 <X> T_13_11.wire_logic_cluster/lc_6/in_1
 (32 12)  (686 188)  (686 188)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (690 188)  (690 188)  LC_6 Logic Functioning bit
 (37 12)  (691 188)  (691 188)  LC_6 Logic Functioning bit
 (38 12)  (692 188)  (692 188)  LC_6 Logic Functioning bit
 (39 12)  (693 188)  (693 188)  LC_6 Logic Functioning bit
 (44 12)  (698 188)  (698 188)  LC_6 Logic Functioning bit
 (45 12)  (699 188)  (699 188)  LC_6 Logic Functioning bit
 (17 13)  (671 189)  (671 189)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (30 13)  (684 189)  (684 189)  routing T_13_11.lc_trk_g1_6 <X> T_13_11.wire_logic_cluster/lc_6/in_1
 (40 13)  (694 189)  (694 189)  LC_6 Logic Functioning bit
 (41 13)  (695 189)  (695 189)  LC_6 Logic Functioning bit
 (42 13)  (696 189)  (696 189)  LC_6 Logic Functioning bit
 (43 13)  (697 189)  (697 189)  LC_6 Logic Functioning bit
 (45 13)  (699 189)  (699 189)  LC_6 Logic Functioning bit
 (0 14)  (654 190)  (654 190)  routing T_13_11.lc_trk_g2_4 <X> T_13_11.wire_logic_cluster/lc_7/s_r
 (1 14)  (655 190)  (655 190)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (668 190)  (668 190)  routing T_13_11.wire_logic_cluster/lc_4/out <X> T_13_11.lc_trk_g3_4
 (27 14)  (681 190)  (681 190)  routing T_13_11.lc_trk_g1_7 <X> T_13_11.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 190)  (683 190)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (684 190)  (684 190)  routing T_13_11.lc_trk_g1_7 <X> T_13_11.wire_logic_cluster/lc_7/in_1
 (32 14)  (686 190)  (686 190)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (37 14)  (691 190)  (691 190)  LC_7 Logic Functioning bit
 (39 14)  (693 190)  (693 190)  LC_7 Logic Functioning bit
 (41 14)  (695 190)  (695 190)  LC_7 Logic Functioning bit
 (43 14)  (697 190)  (697 190)  LC_7 Logic Functioning bit
 (45 14)  (699 190)  (699 190)  LC_7 Logic Functioning bit
 (52 14)  (706 190)  (706 190)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (1 15)  (655 191)  (655 191)  routing T_13_11.lc_trk_g2_4 <X> T_13_11.wire_logic_cluster/lc_7/s_r
 (17 15)  (671 191)  (671 191)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (684 191)  (684 191)  routing T_13_11.lc_trk_g1_7 <X> T_13_11.wire_logic_cluster/lc_7/in_1
 (37 15)  (691 191)  (691 191)  LC_7 Logic Functioning bit
 (39 15)  (693 191)  (693 191)  LC_7 Logic Functioning bit
 (41 15)  (695 191)  (695 191)  LC_7 Logic Functioning bit
 (43 15)  (697 191)  (697 191)  LC_7 Logic Functioning bit
 (45 15)  (699 191)  (699 191)  LC_7 Logic Functioning bit


LogicTile_14_11

 (14 0)  (722 176)  (722 176)  routing T_14_11.sp4_h_r_8 <X> T_14_11.lc_trk_g0_0
 (22 0)  (730 176)  (730 176)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (28 0)  (736 176)  (736 176)  routing T_14_11.lc_trk_g2_7 <X> T_14_11.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 176)  (737 176)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (738 176)  (738 176)  routing T_14_11.lc_trk_g2_7 <X> T_14_11.wire_logic_cluster/lc_0/in_1
 (32 0)  (740 176)  (740 176)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (36 0)  (744 176)  (744 176)  LC_0 Logic Functioning bit
 (38 0)  (746 176)  (746 176)  LC_0 Logic Functioning bit
 (45 0)  (753 176)  (753 176)  LC_0 Logic Functioning bit
 (47 0)  (755 176)  (755 176)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (15 1)  (723 177)  (723 177)  routing T_14_11.sp4_h_r_8 <X> T_14_11.lc_trk_g0_0
 (16 1)  (724 177)  (724 177)  routing T_14_11.sp4_h_r_8 <X> T_14_11.lc_trk_g0_0
 (17 1)  (725 177)  (725 177)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_8 lc_trk_g0_0
 (21 1)  (729 177)  (729 177)  routing T_14_11.sp4_r_v_b_32 <X> T_14_11.lc_trk_g0_3
 (26 1)  (734 177)  (734 177)  routing T_14_11.lc_trk_g1_3 <X> T_14_11.wire_logic_cluster/lc_0/in_0
 (27 1)  (735 177)  (735 177)  routing T_14_11.lc_trk_g1_3 <X> T_14_11.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 177)  (737 177)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (738 177)  (738 177)  routing T_14_11.lc_trk_g2_7 <X> T_14_11.wire_logic_cluster/lc_0/in_1
 (31 1)  (739 177)  (739 177)  routing T_14_11.lc_trk_g0_3 <X> T_14_11.wire_logic_cluster/lc_0/in_3
 (32 1)  (740 177)  (740 177)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (742 177)  (742 177)  routing T_14_11.lc_trk_g1_1 <X> T_14_11.input_2_0
 (36 1)  (744 177)  (744 177)  LC_0 Logic Functioning bit
 (43 1)  (751 177)  (751 177)  LC_0 Logic Functioning bit
 (0 2)  (708 178)  (708 178)  routing T_14_11.glb_netwk_6 <X> T_14_11.wire_logic_cluster/lc_7/clk
 (1 2)  (709 178)  (709 178)  routing T_14_11.glb_netwk_6 <X> T_14_11.wire_logic_cluster/lc_7/clk
 (2 2)  (710 178)  (710 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (8 2)  (716 178)  (716 178)  routing T_14_11.sp4_v_t_42 <X> T_14_11.sp4_h_l_36
 (9 2)  (717 178)  (717 178)  routing T_14_11.sp4_v_t_42 <X> T_14_11.sp4_h_l_36
 (10 2)  (718 178)  (718 178)  routing T_14_11.sp4_v_t_42 <X> T_14_11.sp4_h_l_36
 (0 4)  (708 180)  (708 180)  routing T_14_11.lc_trk_g2_2 <X> T_14_11.wire_logic_cluster/lc_7/cen
 (1 4)  (709 180)  (709 180)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (3 4)  (711 180)  (711 180)  routing T_14_11.sp12_v_t_23 <X> T_14_11.sp12_h_r_0
 (15 4)  (723 180)  (723 180)  routing T_14_11.top_op_1 <X> T_14_11.lc_trk_g1_1
 (17 4)  (725 180)  (725 180)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (22 4)  (730 180)  (730 180)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_3 lc_trk_g1_3
 (23 4)  (731 180)  (731 180)  routing T_14_11.sp4_h_r_3 <X> T_14_11.lc_trk_g1_3
 (24 4)  (732 180)  (732 180)  routing T_14_11.sp4_h_r_3 <X> T_14_11.lc_trk_g1_3
 (1 5)  (709 181)  (709 181)  routing T_14_11.lc_trk_g2_2 <X> T_14_11.wire_logic_cluster/lc_7/cen
 (18 5)  (726 181)  (726 181)  routing T_14_11.top_op_1 <X> T_14_11.lc_trk_g1_1
 (21 5)  (729 181)  (729 181)  routing T_14_11.sp4_h_r_3 <X> T_14_11.lc_trk_g1_3
 (22 7)  (730 183)  (730 183)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_30 lc_trk_g1_6
 (25 7)  (733 183)  (733 183)  routing T_14_11.sp4_r_v_b_30 <X> T_14_11.lc_trk_g1_6
 (12 8)  (720 184)  (720 184)  routing T_14_11.sp4_v_t_45 <X> T_14_11.sp4_h_r_8
 (25 8)  (733 184)  (733 184)  routing T_14_11.sp4_v_t_23 <X> T_14_11.lc_trk_g2_2
 (22 9)  (730 185)  (730 185)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (731 185)  (731 185)  routing T_14_11.sp4_v_t_23 <X> T_14_11.lc_trk_g2_2
 (25 9)  (733 185)  (733 185)  routing T_14_11.sp4_v_t_23 <X> T_14_11.lc_trk_g2_2
 (22 10)  (730 186)  (730 186)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_31 lc_trk_g2_7
 (23 10)  (731 186)  (731 186)  routing T_14_11.sp4_h_r_31 <X> T_14_11.lc_trk_g2_7
 (24 10)  (732 186)  (732 186)  routing T_14_11.sp4_h_r_31 <X> T_14_11.lc_trk_g2_7
 (21 11)  (729 187)  (729 187)  routing T_14_11.sp4_h_r_31 <X> T_14_11.lc_trk_g2_7
 (27 12)  (735 188)  (735 188)  routing T_14_11.lc_trk_g3_2 <X> T_14_11.wire_logic_cluster/lc_6/in_1
 (28 12)  (736 188)  (736 188)  routing T_14_11.lc_trk_g3_2 <X> T_14_11.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 188)  (737 188)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (739 188)  (739 188)  routing T_14_11.lc_trk_g2_7 <X> T_14_11.wire_logic_cluster/lc_6/in_3
 (32 12)  (740 188)  (740 188)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (741 188)  (741 188)  routing T_14_11.lc_trk_g2_7 <X> T_14_11.wire_logic_cluster/lc_6/in_3
 (45 12)  (753 188)  (753 188)  LC_6 Logic Functioning bit
 (47 12)  (755 188)  (755 188)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (22 13)  (730 189)  (730 189)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (731 189)  (731 189)  routing T_14_11.sp4_v_b_42 <X> T_14_11.lc_trk_g3_2
 (24 13)  (732 189)  (732 189)  routing T_14_11.sp4_v_b_42 <X> T_14_11.lc_trk_g3_2
 (29 13)  (737 189)  (737 189)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (738 189)  (738 189)  routing T_14_11.lc_trk_g3_2 <X> T_14_11.wire_logic_cluster/lc_6/in_1
 (31 13)  (739 189)  (739 189)  routing T_14_11.lc_trk_g2_7 <X> T_14_11.wire_logic_cluster/lc_6/in_3
 (40 13)  (748 189)  (748 189)  LC_6 Logic Functioning bit
 (42 13)  (750 189)  (750 189)  LC_6 Logic Functioning bit
 (0 14)  (708 190)  (708 190)  routing T_14_11.glb_netwk_4 <X> T_14_11.wire_logic_cluster/lc_7/s_r
 (1 14)  (709 190)  (709 190)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (15 14)  (723 190)  (723 190)  routing T_14_11.rgt_op_5 <X> T_14_11.lc_trk_g3_5
 (17 14)  (725 190)  (725 190)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (726 190)  (726 190)  routing T_14_11.rgt_op_5 <X> T_14_11.lc_trk_g3_5
 (26 14)  (734 190)  (734 190)  routing T_14_11.lc_trk_g2_7 <X> T_14_11.wire_logic_cluster/lc_7/in_0
 (27 14)  (735 190)  (735 190)  routing T_14_11.lc_trk_g1_3 <X> T_14_11.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 190)  (737 190)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (739 190)  (739 190)  routing T_14_11.lc_trk_g3_5 <X> T_14_11.wire_logic_cluster/lc_7/in_3
 (32 14)  (740 190)  (740 190)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (741 190)  (741 190)  routing T_14_11.lc_trk_g3_5 <X> T_14_11.wire_logic_cluster/lc_7/in_3
 (34 14)  (742 190)  (742 190)  routing T_14_11.lc_trk_g3_5 <X> T_14_11.wire_logic_cluster/lc_7/in_3
 (35 14)  (743 190)  (743 190)  routing T_14_11.lc_trk_g1_6 <X> T_14_11.input_2_7
 (36 14)  (744 190)  (744 190)  LC_7 Logic Functioning bit
 (43 14)  (751 190)  (751 190)  LC_7 Logic Functioning bit
 (45 14)  (753 190)  (753 190)  LC_7 Logic Functioning bit
 (48 14)  (756 190)  (756 190)  Enable bit of Mux _out_links/OutMux5_7 => wire_logic_cluster/lc_7/out sp12_h_l_21
 (26 15)  (734 191)  (734 191)  routing T_14_11.lc_trk_g2_7 <X> T_14_11.wire_logic_cluster/lc_7/in_0
 (28 15)  (736 191)  (736 191)  routing T_14_11.lc_trk_g2_7 <X> T_14_11.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 191)  (737 191)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (738 191)  (738 191)  routing T_14_11.lc_trk_g1_3 <X> T_14_11.wire_logic_cluster/lc_7/in_1
 (32 15)  (740 191)  (740 191)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_6 input_2_7
 (34 15)  (742 191)  (742 191)  routing T_14_11.lc_trk_g1_6 <X> T_14_11.input_2_7
 (35 15)  (743 191)  (743 191)  routing T_14_11.lc_trk_g1_6 <X> T_14_11.input_2_7
 (37 15)  (745 191)  (745 191)  LC_7 Logic Functioning bit
 (39 15)  (747 191)  (747 191)  LC_7 Logic Functioning bit


LogicTile_15_11

 (14 1)  (776 177)  (776 177)  routing T_15_11.top_op_0 <X> T_15_11.lc_trk_g0_0
 (15 1)  (777 177)  (777 177)  routing T_15_11.top_op_0 <X> T_15_11.lc_trk_g0_0
 (17 1)  (779 177)  (779 177)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (14 2)  (776 178)  (776 178)  routing T_15_11.sp4_h_l_1 <X> T_15_11.lc_trk_g0_4
 (15 2)  (777 178)  (777 178)  routing T_15_11.sp4_h_r_21 <X> T_15_11.lc_trk_g0_5
 (16 2)  (778 178)  (778 178)  routing T_15_11.sp4_h_r_21 <X> T_15_11.lc_trk_g0_5
 (17 2)  (779 178)  (779 178)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_21 lc_trk_g0_5
 (18 2)  (780 178)  (780 178)  routing T_15_11.sp4_h_r_21 <X> T_15_11.lc_trk_g0_5
 (25 2)  (787 178)  (787 178)  routing T_15_11.sp4_v_t_3 <X> T_15_11.lc_trk_g0_6
 (15 3)  (777 179)  (777 179)  routing T_15_11.sp4_h_l_1 <X> T_15_11.lc_trk_g0_4
 (16 3)  (778 179)  (778 179)  routing T_15_11.sp4_h_l_1 <X> T_15_11.lc_trk_g0_4
 (17 3)  (779 179)  (779 179)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (18 3)  (780 179)  (780 179)  routing T_15_11.sp4_h_r_21 <X> T_15_11.lc_trk_g0_5
 (22 3)  (784 179)  (784 179)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (785 179)  (785 179)  routing T_15_11.sp4_v_t_3 <X> T_15_11.lc_trk_g0_6
 (25 3)  (787 179)  (787 179)  routing T_15_11.sp4_v_t_3 <X> T_15_11.lc_trk_g0_6
 (22 4)  (784 180)  (784 180)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_l_16 lc_trk_g1_3
 (23 4)  (785 180)  (785 180)  routing T_15_11.sp12_h_l_16 <X> T_15_11.lc_trk_g1_3
 (28 4)  (790 180)  (790 180)  routing T_15_11.lc_trk_g2_7 <X> T_15_11.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 180)  (791 180)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (792 180)  (792 180)  routing T_15_11.lc_trk_g2_7 <X> T_15_11.wire_logic_cluster/lc_2/in_1
 (36 4)  (798 180)  (798 180)  LC_2 Logic Functioning bit
 (38 4)  (800 180)  (800 180)  LC_2 Logic Functioning bit
 (41 4)  (803 180)  (803 180)  LC_2 Logic Functioning bit
 (43 4)  (805 180)  (805 180)  LC_2 Logic Functioning bit
 (21 5)  (783 181)  (783 181)  routing T_15_11.sp12_h_l_16 <X> T_15_11.lc_trk_g1_3
 (26 5)  (788 181)  (788 181)  routing T_15_11.lc_trk_g1_3 <X> T_15_11.wire_logic_cluster/lc_2/in_0
 (27 5)  (789 181)  (789 181)  routing T_15_11.lc_trk_g1_3 <X> T_15_11.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 181)  (791 181)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (792 181)  (792 181)  routing T_15_11.lc_trk_g2_7 <X> T_15_11.wire_logic_cluster/lc_2/in_1
 (32 5)  (794 181)  (794 181)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_1 input_2_2
 (33 5)  (795 181)  (795 181)  routing T_15_11.lc_trk_g3_1 <X> T_15_11.input_2_2
 (34 5)  (796 181)  (796 181)  routing T_15_11.lc_trk_g3_1 <X> T_15_11.input_2_2
 (37 5)  (799 181)  (799 181)  LC_2 Logic Functioning bit
 (38 5)  (800 181)  (800 181)  LC_2 Logic Functioning bit
 (41 5)  (803 181)  (803 181)  LC_2 Logic Functioning bit
 (42 5)  (804 181)  (804 181)  LC_2 Logic Functioning bit
 (26 8)  (788 184)  (788 184)  routing T_15_11.lc_trk_g0_6 <X> T_15_11.wire_logic_cluster/lc_4/in_0
 (27 8)  (789 184)  (789 184)  routing T_15_11.lc_trk_g3_2 <X> T_15_11.wire_logic_cluster/lc_4/in_1
 (28 8)  (790 184)  (790 184)  routing T_15_11.lc_trk_g3_2 <X> T_15_11.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 184)  (791 184)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (36 8)  (798 184)  (798 184)  LC_4 Logic Functioning bit
 (38 8)  (800 184)  (800 184)  LC_4 Logic Functioning bit
 (41 8)  (803 184)  (803 184)  LC_4 Logic Functioning bit
 (43 8)  (805 184)  (805 184)  LC_4 Logic Functioning bit
 (3 9)  (765 185)  (765 185)  routing T_15_11.sp12_h_l_22 <X> T_15_11.sp12_v_b_1
 (26 9)  (788 185)  (788 185)  routing T_15_11.lc_trk_g0_6 <X> T_15_11.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 185)  (791 185)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (30 9)  (792 185)  (792 185)  routing T_15_11.lc_trk_g3_2 <X> T_15_11.wire_logic_cluster/lc_4/in_1
 (32 9)  (794 185)  (794 185)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_1 input_2_4
 (33 9)  (795 185)  (795 185)  routing T_15_11.lc_trk_g3_1 <X> T_15_11.input_2_4
 (34 9)  (796 185)  (796 185)  routing T_15_11.lc_trk_g3_1 <X> T_15_11.input_2_4
 (37 9)  (799 185)  (799 185)  LC_4 Logic Functioning bit
 (38 9)  (800 185)  (800 185)  LC_4 Logic Functioning bit
 (41 9)  (803 185)  (803 185)  LC_4 Logic Functioning bit
 (42 9)  (804 185)  (804 185)  LC_4 Logic Functioning bit
 (22 10)  (784 186)  (784 186)  Enable bit of Mux _local_links/g2_mux_7 => tnr_op_7 lc_trk_g2_7
 (24 10)  (786 186)  (786 186)  routing T_15_11.tnr_op_7 <X> T_15_11.lc_trk_g2_7
 (26 10)  (788 186)  (788 186)  routing T_15_11.lc_trk_g0_5 <X> T_15_11.wire_logic_cluster/lc_5/in_0
 (29 10)  (791 186)  (791 186)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (793 186)  (793 186)  routing T_15_11.lc_trk_g0_4 <X> T_15_11.wire_logic_cluster/lc_5/in_3
 (32 10)  (794 186)  (794 186)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (36 10)  (798 186)  (798 186)  LC_5 Logic Functioning bit
 (37 10)  (799 186)  (799 186)  LC_5 Logic Functioning bit
 (39 10)  (801 186)  (801 186)  LC_5 Logic Functioning bit
 (43 10)  (805 186)  (805 186)  LC_5 Logic Functioning bit
 (50 10)  (812 186)  (812 186)  Cascade bit: LH_LC05_inmux02_5

 (29 11)  (791 187)  (791 187)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (36 11)  (798 187)  (798 187)  LC_5 Logic Functioning bit
 (37 11)  (799 187)  (799 187)  LC_5 Logic Functioning bit
 (42 11)  (804 187)  (804 187)  LC_5 Logic Functioning bit
 (43 11)  (805 187)  (805 187)  LC_5 Logic Functioning bit
 (15 12)  (777 188)  (777 188)  routing T_15_11.sp4_v_t_28 <X> T_15_11.lc_trk_g3_1
 (16 12)  (778 188)  (778 188)  routing T_15_11.sp4_v_t_28 <X> T_15_11.lc_trk_g3_1
 (17 12)  (779 188)  (779 188)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (22 13)  (784 189)  (784 189)  Enable bit of Mux _local_links/g3_mux_2 => tnr_op_2 lc_trk_g3_2
 (24 13)  (786 189)  (786 189)  routing T_15_11.tnr_op_2 <X> T_15_11.lc_trk_g3_2
 (29 14)  (791 190)  (791 190)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (794 190)  (794 190)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (795 190)  (795 190)  routing T_15_11.lc_trk_g3_1 <X> T_15_11.wire_logic_cluster/lc_7/in_3
 (34 14)  (796 190)  (796 190)  routing T_15_11.lc_trk_g3_1 <X> T_15_11.wire_logic_cluster/lc_7/in_3
 (37 14)  (799 190)  (799 190)  LC_7 Logic Functioning bit
 (39 14)  (801 190)  (801 190)  LC_7 Logic Functioning bit
 (53 14)  (815 190)  (815 190)  Enable bit of Mux _out_links/OutMuxa_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_31
 (37 15)  (799 191)  (799 191)  LC_7 Logic Functioning bit
 (39 15)  (801 191)  (801 191)  LC_7 Logic Functioning bit
 (46 15)  (808 191)  (808 191)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_16_11

 (22 0)  (838 176)  (838 176)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (25 0)  (841 176)  (841 176)  routing T_16_11.lft_op_2 <X> T_16_11.lc_trk_g0_2
 (27 0)  (843 176)  (843 176)  routing T_16_11.lc_trk_g3_0 <X> T_16_11.wire_logic_cluster/lc_0/in_1
 (28 0)  (844 176)  (844 176)  routing T_16_11.lc_trk_g3_0 <X> T_16_11.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 176)  (845 176)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (848 176)  (848 176)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (36 0)  (852 176)  (852 176)  LC_0 Logic Functioning bit
 (37 0)  (853 176)  (853 176)  LC_0 Logic Functioning bit
 (39 0)  (855 176)  (855 176)  LC_0 Logic Functioning bit
 (43 0)  (859 176)  (859 176)  LC_0 Logic Functioning bit
 (14 1)  (830 177)  (830 177)  routing T_16_11.sp12_h_r_16 <X> T_16_11.lc_trk_g0_0
 (16 1)  (832 177)  (832 177)  routing T_16_11.sp12_h_r_16 <X> T_16_11.lc_trk_g0_0
 (17 1)  (833 177)  (833 177)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_16 lc_trk_g0_0
 (21 1)  (837 177)  (837 177)  routing T_16_11.sp4_r_v_b_32 <X> T_16_11.lc_trk_g0_3
 (22 1)  (838 177)  (838 177)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (840 177)  (840 177)  routing T_16_11.lft_op_2 <X> T_16_11.lc_trk_g0_2
 (28 1)  (844 177)  (844 177)  routing T_16_11.lc_trk_g2_0 <X> T_16_11.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 177)  (845 177)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (31 1)  (847 177)  (847 177)  routing T_16_11.lc_trk_g0_3 <X> T_16_11.wire_logic_cluster/lc_0/in_3
 (32 1)  (848 177)  (848 177)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (851 177)  (851 177)  routing T_16_11.lc_trk_g0_2 <X> T_16_11.input_2_0
 (36 1)  (852 177)  (852 177)  LC_0 Logic Functioning bit
 (37 1)  (853 177)  (853 177)  LC_0 Logic Functioning bit
 (42 1)  (858 177)  (858 177)  LC_0 Logic Functioning bit
 (43 1)  (859 177)  (859 177)  LC_0 Logic Functioning bit
 (0 2)  (816 178)  (816 178)  routing T_16_11.glb_netwk_6 <X> T_16_11.wire_logic_cluster/lc_7/clk
 (1 2)  (817 178)  (817 178)  routing T_16_11.glb_netwk_6 <X> T_16_11.wire_logic_cluster/lc_7/clk
 (2 2)  (818 178)  (818 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 3)  (830 179)  (830 179)  routing T_16_11.top_op_4 <X> T_16_11.lc_trk_g0_4
 (15 3)  (831 179)  (831 179)  routing T_16_11.top_op_4 <X> T_16_11.lc_trk_g0_4
 (17 3)  (833 179)  (833 179)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (0 4)  (816 180)  (816 180)  routing T_16_11.lc_trk_g3_3 <X> T_16_11.wire_logic_cluster/lc_7/cen
 (1 4)  (817 180)  (817 180)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (28 4)  (844 180)  (844 180)  routing T_16_11.lc_trk_g2_7 <X> T_16_11.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 180)  (845 180)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (846 180)  (846 180)  routing T_16_11.lc_trk_g2_7 <X> T_16_11.wire_logic_cluster/lc_2/in_1
 (32 4)  (848 180)  (848 180)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (849 180)  (849 180)  routing T_16_11.lc_trk_g3_0 <X> T_16_11.wire_logic_cluster/lc_2/in_3
 (34 4)  (850 180)  (850 180)  routing T_16_11.lc_trk_g3_0 <X> T_16_11.wire_logic_cluster/lc_2/in_3
 (36 4)  (852 180)  (852 180)  LC_2 Logic Functioning bit
 (38 4)  (854 180)  (854 180)  LC_2 Logic Functioning bit
 (41 4)  (857 180)  (857 180)  LC_2 Logic Functioning bit
 (43 4)  (859 180)  (859 180)  LC_2 Logic Functioning bit
 (0 5)  (816 181)  (816 181)  routing T_16_11.lc_trk_g3_3 <X> T_16_11.wire_logic_cluster/lc_7/cen
 (1 5)  (817 181)  (817 181)  routing T_16_11.lc_trk_g3_3 <X> T_16_11.wire_logic_cluster/lc_7/cen
 (29 5)  (845 181)  (845 181)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (846 181)  (846 181)  routing T_16_11.lc_trk_g2_7 <X> T_16_11.wire_logic_cluster/lc_2/in_1
 (37 5)  (853 181)  (853 181)  LC_2 Logic Functioning bit
 (39 5)  (855 181)  (855 181)  LC_2 Logic Functioning bit
 (41 5)  (857 181)  (857 181)  LC_2 Logic Functioning bit
 (43 5)  (859 181)  (859 181)  LC_2 Logic Functioning bit
 (28 6)  (844 182)  (844 182)  routing T_16_11.lc_trk_g2_0 <X> T_16_11.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 182)  (845 182)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (848 182)  (848 182)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (849 182)  (849 182)  routing T_16_11.lc_trk_g2_2 <X> T_16_11.wire_logic_cluster/lc_3/in_3
 (36 6)  (852 182)  (852 182)  LC_3 Logic Functioning bit
 (37 6)  (853 182)  (853 182)  LC_3 Logic Functioning bit
 (39 6)  (855 182)  (855 182)  LC_3 Logic Functioning bit
 (43 6)  (859 182)  (859 182)  LC_3 Logic Functioning bit
 (50 6)  (866 182)  (866 182)  Cascade bit: LH_LC03_inmux02_5

 (27 7)  (843 183)  (843 183)  routing T_16_11.lc_trk_g3_0 <X> T_16_11.wire_logic_cluster/lc_3/in_0
 (28 7)  (844 183)  (844 183)  routing T_16_11.lc_trk_g3_0 <X> T_16_11.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 183)  (845 183)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (31 7)  (847 183)  (847 183)  routing T_16_11.lc_trk_g2_2 <X> T_16_11.wire_logic_cluster/lc_3/in_3
 (36 7)  (852 183)  (852 183)  LC_3 Logic Functioning bit
 (37 7)  (853 183)  (853 183)  LC_3 Logic Functioning bit
 (42 7)  (858 183)  (858 183)  LC_3 Logic Functioning bit
 (43 7)  (859 183)  (859 183)  LC_3 Logic Functioning bit
 (3 8)  (819 184)  (819 184)  routing T_16_11.sp12_v_t_22 <X> T_16_11.sp12_v_b_1
 (14 9)  (830 185)  (830 185)  routing T_16_11.tnl_op_0 <X> T_16_11.lc_trk_g2_0
 (15 9)  (831 185)  (831 185)  routing T_16_11.tnl_op_0 <X> T_16_11.lc_trk_g2_0
 (17 9)  (833 185)  (833 185)  Enable bit of Mux _local_links/g2_mux_0 => tnl_op_0 lc_trk_g2_0
 (22 9)  (838 185)  (838 185)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (841 185)  (841 185)  routing T_16_11.sp4_r_v_b_34 <X> T_16_11.lc_trk_g2_2
 (15 10)  (831 186)  (831 186)  routing T_16_11.sp4_h_l_24 <X> T_16_11.lc_trk_g2_5
 (16 10)  (832 186)  (832 186)  routing T_16_11.sp4_h_l_24 <X> T_16_11.lc_trk_g2_5
 (17 10)  (833 186)  (833 186)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_24 lc_trk_g2_5
 (18 10)  (834 186)  (834 186)  routing T_16_11.sp4_h_l_24 <X> T_16_11.lc_trk_g2_5
 (21 10)  (837 186)  (837 186)  routing T_16_11.wire_logic_cluster/lc_7/out <X> T_16_11.lc_trk_g2_7
 (22 10)  (838 186)  (838 186)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (27 10)  (843 186)  (843 186)  routing T_16_11.lc_trk_g3_7 <X> T_16_11.wire_logic_cluster/lc_5/in_1
 (28 10)  (844 186)  (844 186)  routing T_16_11.lc_trk_g3_7 <X> T_16_11.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 186)  (845 186)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (846 186)  (846 186)  routing T_16_11.lc_trk_g3_7 <X> T_16_11.wire_logic_cluster/lc_5/in_1
 (31 10)  (847 186)  (847 186)  routing T_16_11.lc_trk_g0_4 <X> T_16_11.wire_logic_cluster/lc_5/in_3
 (32 10)  (848 186)  (848 186)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (36 10)  (852 186)  (852 186)  LC_5 Logic Functioning bit
 (37 10)  (853 186)  (853 186)  LC_5 Logic Functioning bit
 (38 10)  (854 186)  (854 186)  LC_5 Logic Functioning bit
 (39 10)  (855 186)  (855 186)  LC_5 Logic Functioning bit
 (41 10)  (857 186)  (857 186)  LC_5 Logic Functioning bit
 (43 10)  (859 186)  (859 186)  LC_5 Logic Functioning bit
 (27 11)  (843 187)  (843 187)  routing T_16_11.lc_trk_g3_0 <X> T_16_11.wire_logic_cluster/lc_5/in_0
 (28 11)  (844 187)  (844 187)  routing T_16_11.lc_trk_g3_0 <X> T_16_11.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 187)  (845 187)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (846 187)  (846 187)  routing T_16_11.lc_trk_g3_7 <X> T_16_11.wire_logic_cluster/lc_5/in_1
 (36 11)  (852 187)  (852 187)  LC_5 Logic Functioning bit
 (38 11)  (854 187)  (854 187)  LC_5 Logic Functioning bit
 (9 12)  (825 188)  (825 188)  routing T_16_11.sp4_h_l_42 <X> T_16_11.sp4_h_r_10
 (10 12)  (826 188)  (826 188)  routing T_16_11.sp4_h_l_42 <X> T_16_11.sp4_h_r_10
 (14 12)  (830 188)  (830 188)  routing T_16_11.sp4_h_l_21 <X> T_16_11.lc_trk_g3_0
 (22 12)  (838 188)  (838 188)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (839 188)  (839 188)  routing T_16_11.sp4_v_t_30 <X> T_16_11.lc_trk_g3_3
 (24 12)  (840 188)  (840 188)  routing T_16_11.sp4_v_t_30 <X> T_16_11.lc_trk_g3_3
 (28 12)  (844 188)  (844 188)  routing T_16_11.lc_trk_g2_5 <X> T_16_11.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 188)  (845 188)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (846 188)  (846 188)  routing T_16_11.lc_trk_g2_5 <X> T_16_11.wire_logic_cluster/lc_6/in_1
 (32 12)  (848 188)  (848 188)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (849 188)  (849 188)  routing T_16_11.lc_trk_g3_0 <X> T_16_11.wire_logic_cluster/lc_6/in_3
 (34 12)  (850 188)  (850 188)  routing T_16_11.lc_trk_g3_0 <X> T_16_11.wire_logic_cluster/lc_6/in_3
 (36 12)  (852 188)  (852 188)  LC_6 Logic Functioning bit
 (37 12)  (853 188)  (853 188)  LC_6 Logic Functioning bit
 (43 12)  (859 188)  (859 188)  LC_6 Logic Functioning bit
 (50 12)  (866 188)  (866 188)  Cascade bit: LH_LC06_inmux02_5

 (15 13)  (831 189)  (831 189)  routing T_16_11.sp4_h_l_21 <X> T_16_11.lc_trk_g3_0
 (16 13)  (832 189)  (832 189)  routing T_16_11.sp4_h_l_21 <X> T_16_11.lc_trk_g3_0
 (17 13)  (833 189)  (833 189)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (28 13)  (844 189)  (844 189)  routing T_16_11.lc_trk_g2_0 <X> T_16_11.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 189)  (845 189)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (36 13)  (852 189)  (852 189)  LC_6 Logic Functioning bit
 (37 13)  (853 189)  (853 189)  LC_6 Logic Functioning bit
 (41 13)  (857 189)  (857 189)  LC_6 Logic Functioning bit
 (42 13)  (858 189)  (858 189)  LC_6 Logic Functioning bit
 (43 13)  (859 189)  (859 189)  LC_6 Logic Functioning bit
 (0 14)  (816 190)  (816 190)  routing T_16_11.glb_netwk_4 <X> T_16_11.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 190)  (817 190)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (22 14)  (838 190)  (838 190)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_t_12 lc_trk_g3_7
 (23 14)  (839 190)  (839 190)  routing T_16_11.sp12_v_t_12 <X> T_16_11.lc_trk_g3_7
 (26 14)  (842 190)  (842 190)  routing T_16_11.lc_trk_g3_6 <X> T_16_11.wire_logic_cluster/lc_7/in_0
 (36 14)  (852 190)  (852 190)  LC_7 Logic Functioning bit
 (38 14)  (854 190)  (854 190)  LC_7 Logic Functioning bit
 (41 14)  (857 190)  (857 190)  LC_7 Logic Functioning bit
 (43 14)  (859 190)  (859 190)  LC_7 Logic Functioning bit
 (45 14)  (861 190)  (861 190)  LC_7 Logic Functioning bit
 (19 15)  (835 191)  (835 191)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14
 (22 15)  (838 191)  (838 191)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (841 191)  (841 191)  routing T_16_11.sp4_r_v_b_46 <X> T_16_11.lc_trk_g3_6
 (26 15)  (842 191)  (842 191)  routing T_16_11.lc_trk_g3_6 <X> T_16_11.wire_logic_cluster/lc_7/in_0
 (27 15)  (843 191)  (843 191)  routing T_16_11.lc_trk_g3_6 <X> T_16_11.wire_logic_cluster/lc_7/in_0
 (28 15)  (844 191)  (844 191)  routing T_16_11.lc_trk_g3_6 <X> T_16_11.wire_logic_cluster/lc_7/in_0
 (29 15)  (845 191)  (845 191)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_6 wire_logic_cluster/lc_7/in_0
 (37 15)  (853 191)  (853 191)  LC_7 Logic Functioning bit
 (39 15)  (855 191)  (855 191)  LC_7 Logic Functioning bit
 (40 15)  (856 191)  (856 191)  LC_7 Logic Functioning bit
 (42 15)  (858 191)  (858 191)  LC_7 Logic Functioning bit


LogicTile_17_11

 (21 0)  (895 176)  (895 176)  routing T_17_11.lft_op_3 <X> T_17_11.lc_trk_g0_3
 (22 0)  (896 176)  (896 176)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (898 176)  (898 176)  routing T_17_11.lft_op_3 <X> T_17_11.lc_trk_g0_3
 (0 2)  (874 178)  (874 178)  routing T_17_11.glb_netwk_6 <X> T_17_11.wire_logic_cluster/lc_7/clk
 (1 2)  (875 178)  (875 178)  routing T_17_11.glb_netwk_6 <X> T_17_11.wire_logic_cluster/lc_7/clk
 (2 2)  (876 178)  (876 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (5 2)  (879 178)  (879 178)  routing T_17_11.sp4_v_t_43 <X> T_17_11.sp4_h_l_37
 (21 2)  (895 178)  (895 178)  routing T_17_11.sp4_h_l_10 <X> T_17_11.lc_trk_g0_7
 (22 2)  (896 178)  (896 178)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_10 lc_trk_g0_7
 (23 2)  (897 178)  (897 178)  routing T_17_11.sp4_h_l_10 <X> T_17_11.lc_trk_g0_7
 (24 2)  (898 178)  (898 178)  routing T_17_11.sp4_h_l_10 <X> T_17_11.lc_trk_g0_7
 (25 2)  (899 178)  (899 178)  routing T_17_11.lft_op_6 <X> T_17_11.lc_trk_g0_6
 (4 3)  (878 179)  (878 179)  routing T_17_11.sp4_v_t_43 <X> T_17_11.sp4_h_l_37
 (6 3)  (880 179)  (880 179)  routing T_17_11.sp4_v_t_43 <X> T_17_11.sp4_h_l_37
 (21 3)  (895 179)  (895 179)  routing T_17_11.sp4_h_l_10 <X> T_17_11.lc_trk_g0_7
 (22 3)  (896 179)  (896 179)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (898 179)  (898 179)  routing T_17_11.lft_op_6 <X> T_17_11.lc_trk_g0_6
 (0 4)  (874 180)  (874 180)  routing T_17_11.lc_trk_g3_3 <X> T_17_11.wire_logic_cluster/lc_7/cen
 (1 4)  (875 180)  (875 180)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (14 4)  (888 180)  (888 180)  routing T_17_11.lft_op_0 <X> T_17_11.lc_trk_g1_0
 (0 5)  (874 181)  (874 181)  routing T_17_11.lc_trk_g3_3 <X> T_17_11.wire_logic_cluster/lc_7/cen
 (1 5)  (875 181)  (875 181)  routing T_17_11.lc_trk_g3_3 <X> T_17_11.wire_logic_cluster/lc_7/cen
 (15 5)  (889 181)  (889 181)  routing T_17_11.lft_op_0 <X> T_17_11.lc_trk_g1_0
 (17 5)  (891 181)  (891 181)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (21 6)  (895 182)  (895 182)  routing T_17_11.sp4_h_l_10 <X> T_17_11.lc_trk_g1_7
 (22 6)  (896 182)  (896 182)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_10 lc_trk_g1_7
 (23 6)  (897 182)  (897 182)  routing T_17_11.sp4_h_l_10 <X> T_17_11.lc_trk_g1_7
 (24 6)  (898 182)  (898 182)  routing T_17_11.sp4_h_l_10 <X> T_17_11.lc_trk_g1_7
 (26 6)  (900 182)  (900 182)  routing T_17_11.lc_trk_g3_6 <X> T_17_11.wire_logic_cluster/lc_3/in_0
 (27 6)  (901 182)  (901 182)  routing T_17_11.lc_trk_g1_7 <X> T_17_11.wire_logic_cluster/lc_3/in_1
 (29 6)  (903 182)  (903 182)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (904 182)  (904 182)  routing T_17_11.lc_trk_g1_7 <X> T_17_11.wire_logic_cluster/lc_3/in_1
 (31 6)  (905 182)  (905 182)  routing T_17_11.lc_trk_g3_7 <X> T_17_11.wire_logic_cluster/lc_3/in_3
 (32 6)  (906 182)  (906 182)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (907 182)  (907 182)  routing T_17_11.lc_trk_g3_7 <X> T_17_11.wire_logic_cluster/lc_3/in_3
 (34 6)  (908 182)  (908 182)  routing T_17_11.lc_trk_g3_7 <X> T_17_11.wire_logic_cluster/lc_3/in_3
 (36 6)  (910 182)  (910 182)  LC_3 Logic Functioning bit
 (38 6)  (912 182)  (912 182)  LC_3 Logic Functioning bit
 (45 6)  (919 182)  (919 182)  LC_3 Logic Functioning bit
 (51 6)  (925 182)  (925 182)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (21 7)  (895 183)  (895 183)  routing T_17_11.sp4_h_l_10 <X> T_17_11.lc_trk_g1_7
 (22 7)  (896 183)  (896 183)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (898 183)  (898 183)  routing T_17_11.top_op_6 <X> T_17_11.lc_trk_g1_6
 (25 7)  (899 183)  (899 183)  routing T_17_11.top_op_6 <X> T_17_11.lc_trk_g1_6
 (26 7)  (900 183)  (900 183)  routing T_17_11.lc_trk_g3_6 <X> T_17_11.wire_logic_cluster/lc_3/in_0
 (27 7)  (901 183)  (901 183)  routing T_17_11.lc_trk_g3_6 <X> T_17_11.wire_logic_cluster/lc_3/in_0
 (28 7)  (902 183)  (902 183)  routing T_17_11.lc_trk_g3_6 <X> T_17_11.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 183)  (903 183)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (904 183)  (904 183)  routing T_17_11.lc_trk_g1_7 <X> T_17_11.wire_logic_cluster/lc_3/in_1
 (31 7)  (905 183)  (905 183)  routing T_17_11.lc_trk_g3_7 <X> T_17_11.wire_logic_cluster/lc_3/in_3
 (32 7)  (906 183)  (906 183)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_0 input_2_3
 (34 7)  (908 183)  (908 183)  routing T_17_11.lc_trk_g1_0 <X> T_17_11.input_2_3
 (36 7)  (910 183)  (910 183)  LC_3 Logic Functioning bit
 (43 7)  (917 183)  (917 183)  LC_3 Logic Functioning bit
 (26 8)  (900 184)  (900 184)  routing T_17_11.lc_trk_g1_7 <X> T_17_11.wire_logic_cluster/lc_4/in_0
 (27 8)  (901 184)  (901 184)  routing T_17_11.lc_trk_g1_6 <X> T_17_11.wire_logic_cluster/lc_4/in_1
 (29 8)  (903 184)  (903 184)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (904 184)  (904 184)  routing T_17_11.lc_trk_g1_6 <X> T_17_11.wire_logic_cluster/lc_4/in_1
 (32 8)  (906 184)  (906 184)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (35 8)  (909 184)  (909 184)  routing T_17_11.lc_trk_g2_6 <X> T_17_11.input_2_4
 (36 8)  (910 184)  (910 184)  LC_4 Logic Functioning bit
 (38 8)  (912 184)  (912 184)  LC_4 Logic Functioning bit
 (43 8)  (917 184)  (917 184)  LC_4 Logic Functioning bit
 (45 8)  (919 184)  (919 184)  LC_4 Logic Functioning bit
 (52 8)  (926 184)  (926 184)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (26 9)  (900 185)  (900 185)  routing T_17_11.lc_trk_g1_7 <X> T_17_11.wire_logic_cluster/lc_4/in_0
 (27 9)  (901 185)  (901 185)  routing T_17_11.lc_trk_g1_7 <X> T_17_11.wire_logic_cluster/lc_4/in_0
 (29 9)  (903 185)  (903 185)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (904 185)  (904 185)  routing T_17_11.lc_trk_g1_6 <X> T_17_11.wire_logic_cluster/lc_4/in_1
 (31 9)  (905 185)  (905 185)  routing T_17_11.lc_trk_g0_3 <X> T_17_11.wire_logic_cluster/lc_4/in_3
 (32 9)  (906 185)  (906 185)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_6 input_2_4
 (33 9)  (907 185)  (907 185)  routing T_17_11.lc_trk_g2_6 <X> T_17_11.input_2_4
 (35 9)  (909 185)  (909 185)  routing T_17_11.lc_trk_g2_6 <X> T_17_11.input_2_4
 (39 9)  (913 185)  (913 185)  LC_4 Logic Functioning bit
 (25 10)  (899 186)  (899 186)  routing T_17_11.sp4_h_r_38 <X> T_17_11.lc_trk_g2_6
 (14 11)  (888 187)  (888 187)  routing T_17_11.sp4_r_v_b_36 <X> T_17_11.lc_trk_g2_4
 (17 11)  (891 187)  (891 187)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (22 11)  (896 187)  (896 187)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_38 lc_trk_g2_6
 (23 11)  (897 187)  (897 187)  routing T_17_11.sp4_h_r_38 <X> T_17_11.lc_trk_g2_6
 (24 11)  (898 187)  (898 187)  routing T_17_11.sp4_h_r_38 <X> T_17_11.lc_trk_g2_6
 (22 12)  (896 188)  (896 188)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (897 188)  (897 188)  routing T_17_11.sp4_h_r_27 <X> T_17_11.lc_trk_g3_3
 (24 12)  (898 188)  (898 188)  routing T_17_11.sp4_h_r_27 <X> T_17_11.lc_trk_g3_3
 (21 13)  (895 189)  (895 189)  routing T_17_11.sp4_h_r_27 <X> T_17_11.lc_trk_g3_3
 (0 14)  (874 190)  (874 190)  routing T_17_11.glb_netwk_4 <X> T_17_11.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 190)  (875 190)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (21 14)  (895 190)  (895 190)  routing T_17_11.sp4_h_r_39 <X> T_17_11.lc_trk_g3_7
 (22 14)  (896 190)  (896 190)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_39 lc_trk_g3_7
 (23 14)  (897 190)  (897 190)  routing T_17_11.sp4_h_r_39 <X> T_17_11.lc_trk_g3_7
 (24 14)  (898 190)  (898 190)  routing T_17_11.sp4_h_r_39 <X> T_17_11.lc_trk_g3_7
 (25 14)  (899 190)  (899 190)  routing T_17_11.sp4_h_r_38 <X> T_17_11.lc_trk_g3_6
 (26 14)  (900 190)  (900 190)  routing T_17_11.lc_trk_g0_7 <X> T_17_11.wire_logic_cluster/lc_7/in_0
 (28 14)  (902 190)  (902 190)  routing T_17_11.lc_trk_g2_4 <X> T_17_11.wire_logic_cluster/lc_7/in_1
 (29 14)  (903 190)  (903 190)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (904 190)  (904 190)  routing T_17_11.lc_trk_g2_4 <X> T_17_11.wire_logic_cluster/lc_7/in_1
 (31 14)  (905 190)  (905 190)  routing T_17_11.lc_trk_g0_6 <X> T_17_11.wire_logic_cluster/lc_7/in_3
 (32 14)  (906 190)  (906 190)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (35 14)  (909 190)  (909 190)  routing T_17_11.lc_trk_g3_6 <X> T_17_11.input_2_7
 (36 14)  (910 190)  (910 190)  LC_7 Logic Functioning bit
 (38 14)  (912 190)  (912 190)  LC_7 Logic Functioning bit
 (43 14)  (917 190)  (917 190)  LC_7 Logic Functioning bit
 (45 14)  (919 190)  (919 190)  LC_7 Logic Functioning bit
 (52 14)  (926 190)  (926 190)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (22 15)  (896 191)  (896 191)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_38 lc_trk_g3_6
 (23 15)  (897 191)  (897 191)  routing T_17_11.sp4_h_r_38 <X> T_17_11.lc_trk_g3_6
 (24 15)  (898 191)  (898 191)  routing T_17_11.sp4_h_r_38 <X> T_17_11.lc_trk_g3_6
 (26 15)  (900 191)  (900 191)  routing T_17_11.lc_trk_g0_7 <X> T_17_11.wire_logic_cluster/lc_7/in_0
 (29 15)  (903 191)  (903 191)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0
 (31 15)  (905 191)  (905 191)  routing T_17_11.lc_trk_g0_6 <X> T_17_11.wire_logic_cluster/lc_7/in_3
 (32 15)  (906 191)  (906 191)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_6 input_2_7
 (33 15)  (907 191)  (907 191)  routing T_17_11.lc_trk_g3_6 <X> T_17_11.input_2_7
 (34 15)  (908 191)  (908 191)  routing T_17_11.lc_trk_g3_6 <X> T_17_11.input_2_7
 (35 15)  (909 191)  (909 191)  routing T_17_11.lc_trk_g3_6 <X> T_17_11.input_2_7
 (39 15)  (913 191)  (913 191)  LC_7 Logic Functioning bit


LogicTile_18_11

 (0 2)  (928 178)  (928 178)  routing T_18_11.glb_netwk_6 <X> T_18_11.wire_logic_cluster/lc_7/clk
 (1 2)  (929 178)  (929 178)  routing T_18_11.glb_netwk_6 <X> T_18_11.wire_logic_cluster/lc_7/clk
 (2 2)  (930 178)  (930 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (8 2)  (936 178)  (936 178)  routing T_18_11.sp4_v_t_36 <X> T_18_11.sp4_h_l_36
 (9 2)  (937 178)  (937 178)  routing T_18_11.sp4_v_t_36 <X> T_18_11.sp4_h_l_36
 (12 2)  (940 178)  (940 178)  routing T_18_11.sp4_v_t_45 <X> T_18_11.sp4_h_l_39
 (11 3)  (939 179)  (939 179)  routing T_18_11.sp4_v_t_45 <X> T_18_11.sp4_h_l_39
 (13 3)  (941 179)  (941 179)  routing T_18_11.sp4_v_t_45 <X> T_18_11.sp4_h_l_39
 (14 3)  (942 179)  (942 179)  routing T_18_11.sp4_h_r_4 <X> T_18_11.lc_trk_g0_4
 (15 3)  (943 179)  (943 179)  routing T_18_11.sp4_h_r_4 <X> T_18_11.lc_trk_g0_4
 (16 3)  (944 179)  (944 179)  routing T_18_11.sp4_h_r_4 <X> T_18_11.lc_trk_g0_4
 (17 3)  (945 179)  (945 179)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (8 4)  (936 180)  (936 180)  routing T_18_11.sp4_h_l_45 <X> T_18_11.sp4_h_r_4
 (10 4)  (938 180)  (938 180)  routing T_18_11.sp4_h_l_45 <X> T_18_11.sp4_h_r_4
 (31 10)  (959 186)  (959 186)  routing T_18_11.lc_trk_g0_4 <X> T_18_11.wire_logic_cluster/lc_5/in_3
 (32 10)  (960 186)  (960 186)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (36 10)  (964 186)  (964 186)  LC_5 Logic Functioning bit
 (37 10)  (965 186)  (965 186)  LC_5 Logic Functioning bit
 (38 10)  (966 186)  (966 186)  LC_5 Logic Functioning bit
 (39 10)  (967 186)  (967 186)  LC_5 Logic Functioning bit
 (45 10)  (973 186)  (973 186)  LC_5 Logic Functioning bit
 (52 10)  (980 186)  (980 186)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (36 11)  (964 187)  (964 187)  LC_5 Logic Functioning bit
 (37 11)  (965 187)  (965 187)  LC_5 Logic Functioning bit
 (38 11)  (966 187)  (966 187)  LC_5 Logic Functioning bit
 (39 11)  (967 187)  (967 187)  LC_5 Logic Functioning bit
 (44 11)  (972 187)  (972 187)  LC_5 Logic Functioning bit
 (0 14)  (928 190)  (928 190)  routing T_18_11.glb_netwk_4 <X> T_18_11.wire_logic_cluster/lc_7/s_r
 (1 14)  (929 190)  (929 190)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_19_11

 (5 7)  (987 183)  (987 183)  routing T_19_11.sp4_h_l_38 <X> T_19_11.sp4_v_t_38


LogicTile_22_11

 (3 1)  (1147 177)  (1147 177)  routing T_22_11.sp12_h_l_23 <X> T_22_11.sp12_v_b_0


LogicTile_24_11

 (3 1)  (1255 177)  (1255 177)  routing T_24_11.sp12_h_l_23 <X> T_24_11.sp12_v_b_0


IO_Tile_33_11

 (3 1)  (1729 177)  (1729 177)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 182)  (1728 182)  IO control bit: IORIGHT_REN_0



IO_Tile_0_10

 (3 1)  (14 161)  (14 161)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 166)  (15 166)  IO control bit: IOLEFT_REN_0



LogicTile_2_10

 (3 4)  (75 164)  (75 164)  routing T_2_10.sp12_v_t_23 <X> T_2_10.sp12_h_r_0


LogicTile_12_10

 (2 12)  (602 172)  (602 172)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_13_10

 (12 0)  (666 160)  (666 160)  routing T_13_10.sp4_v_t_39 <X> T_13_10.sp4_h_r_2


LogicTile_14_10

 (31 0)  (739 160)  (739 160)  routing T_14_10.lc_trk_g2_5 <X> T_14_10.wire_logic_cluster/lc_0/in_3
 (32 0)  (740 160)  (740 160)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (741 160)  (741 160)  routing T_14_10.lc_trk_g2_5 <X> T_14_10.wire_logic_cluster/lc_0/in_3
 (36 0)  (744 160)  (744 160)  LC_0 Logic Functioning bit
 (37 0)  (745 160)  (745 160)  LC_0 Logic Functioning bit
 (38 0)  (746 160)  (746 160)  LC_0 Logic Functioning bit
 (39 0)  (747 160)  (747 160)  LC_0 Logic Functioning bit
 (45 0)  (753 160)  (753 160)  LC_0 Logic Functioning bit
 (47 0)  (755 160)  (755 160)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (36 1)  (744 161)  (744 161)  LC_0 Logic Functioning bit
 (37 1)  (745 161)  (745 161)  LC_0 Logic Functioning bit
 (38 1)  (746 161)  (746 161)  LC_0 Logic Functioning bit
 (39 1)  (747 161)  (747 161)  LC_0 Logic Functioning bit
 (44 1)  (752 161)  (752 161)  LC_0 Logic Functioning bit
 (0 2)  (708 162)  (708 162)  routing T_14_10.glb_netwk_6 <X> T_14_10.wire_logic_cluster/lc_7/clk
 (1 2)  (709 162)  (709 162)  routing T_14_10.glb_netwk_6 <X> T_14_10.wire_logic_cluster/lc_7/clk
 (2 2)  (710 162)  (710 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 10)  (723 170)  (723 170)  routing T_14_10.sp4_v_t_32 <X> T_14_10.lc_trk_g2_5
 (16 10)  (724 170)  (724 170)  routing T_14_10.sp4_v_t_32 <X> T_14_10.lc_trk_g2_5
 (17 10)  (725 170)  (725 170)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (8 13)  (716 173)  (716 173)  routing T_14_10.sp4_v_t_42 <X> T_14_10.sp4_v_b_10
 (10 13)  (718 173)  (718 173)  routing T_14_10.sp4_v_t_42 <X> T_14_10.sp4_v_b_10
 (0 14)  (708 174)  (708 174)  routing T_14_10.glb_netwk_4 <X> T_14_10.wire_logic_cluster/lc_7/s_r
 (1 14)  (709 174)  (709 174)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_15_10

 (12 15)  (774 175)  (774 175)  routing T_15_10.sp4_h_l_46 <X> T_15_10.sp4_v_t_46


LogicTile_16_10

 (0 2)  (816 162)  (816 162)  routing T_16_10.glb_netwk_6 <X> T_16_10.wire_logic_cluster/lc_7/clk
 (1 2)  (817 162)  (817 162)  routing T_16_10.glb_netwk_6 <X> T_16_10.wire_logic_cluster/lc_7/clk
 (2 2)  (818 162)  (818 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (0 14)  (816 174)  (816 174)  routing T_16_10.glb_netwk_4 <X> T_16_10.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 174)  (817 174)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (21 14)  (837 174)  (837 174)  routing T_16_10.sp4_h_r_39 <X> T_16_10.lc_trk_g3_7
 (22 14)  (838 174)  (838 174)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_39 lc_trk_g3_7
 (23 14)  (839 174)  (839 174)  routing T_16_10.sp4_h_r_39 <X> T_16_10.lc_trk_g3_7
 (24 14)  (840 174)  (840 174)  routing T_16_10.sp4_h_r_39 <X> T_16_10.lc_trk_g3_7
 (31 14)  (847 174)  (847 174)  routing T_16_10.lc_trk_g3_7 <X> T_16_10.wire_logic_cluster/lc_7/in_3
 (32 14)  (848 174)  (848 174)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (849 174)  (849 174)  routing T_16_10.lc_trk_g3_7 <X> T_16_10.wire_logic_cluster/lc_7/in_3
 (34 14)  (850 174)  (850 174)  routing T_16_10.lc_trk_g3_7 <X> T_16_10.wire_logic_cluster/lc_7/in_3
 (36 14)  (852 174)  (852 174)  LC_7 Logic Functioning bit
 (37 14)  (853 174)  (853 174)  LC_7 Logic Functioning bit
 (38 14)  (854 174)  (854 174)  LC_7 Logic Functioning bit
 (39 14)  (855 174)  (855 174)  LC_7 Logic Functioning bit
 (45 14)  (861 174)  (861 174)  LC_7 Logic Functioning bit
 (52 14)  (868 174)  (868 174)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (31 15)  (847 175)  (847 175)  routing T_16_10.lc_trk_g3_7 <X> T_16_10.wire_logic_cluster/lc_7/in_3
 (36 15)  (852 175)  (852 175)  LC_7 Logic Functioning bit
 (37 15)  (853 175)  (853 175)  LC_7 Logic Functioning bit
 (38 15)  (854 175)  (854 175)  LC_7 Logic Functioning bit
 (39 15)  (855 175)  (855 175)  LC_7 Logic Functioning bit
 (44 15)  (860 175)  (860 175)  LC_7 Logic Functioning bit


LogicTile_22_10

 (3 1)  (1147 161)  (1147 161)  routing T_22_10.sp12_h_l_23 <X> T_22_10.sp12_v_b_0


LogicTile_30_10

 (5 4)  (1569 164)  (1569 164)  routing T_30_10.sp4_v_t_38 <X> T_30_10.sp4_h_r_3


IO_Tile_33_10

 (3 1)  (1729 161)  (1729 161)  IO control bit: IORIGHT_REN_1

 (5 2)  (1731 162)  (1731 162)  routing T_33_10.span4_horz_27 <X> T_33_10.lc_trk_g0_3
 (6 2)  (1732 162)  (1732 162)  routing T_33_10.span4_horz_27 <X> T_33_10.lc_trk_g0_3
 (7 2)  (1733 162)  (1733 162)  Enable bit of Mux _local_links/g0_mux_3 => span4_horz_27 lc_trk_g0_3
 (8 3)  (1734 163)  (1734 163)  routing T_33_10.span4_horz_27 <X> T_33_10.lc_trk_g0_3
 (2 6)  (1728 166)  (1728 166)  IO control bit: IORIGHT_REN_0

 (16 10)  (1742 170)  (1742 170)  IOB_1 IO Functioning bit
 (12 11)  (1738 171)  (1738 171)  routing T_33_10.lc_trk_g0_3 <X> T_33_10.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 171)  (1739 171)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 173)  (1743 173)  IOB_1 IO Functioning bit
 (16 14)  (1742 174)  (1742 174)  IOB_1 IO Functioning bit


IO_Tile_0_9

 (3 1)  (14 145)  (14 145)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 150)  (15 150)  IO control bit: IOLEFT_REN_0



LogicTile_1_9



LogicTile_2_9



LogicTile_3_9



LogicTile_4_9



LogicTile_5_9



LogicTile_6_9



LogicTile_7_9



RAM_Tile_8_9



LogicTile_9_9



LogicTile_10_9



LogicTile_11_9



LogicTile_12_9

 (7 13)  (607 157)  (607 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (607 159)  (607 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_13_9

 (7 8)  (661 152)  (661 152)  Column buffer control bit: LH_colbuf_cntl_1

 (7 13)  (661 157)  (661 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (661 159)  (661 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_14_9

 (7 13)  (715 157)  (715 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (715 159)  (715 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_15_9

 (7 13)  (769 157)  (769 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (769 159)  (769 159)  Column buffer control bit: LH_colbuf_cntl_6

 (9 15)  (771 159)  (771 159)  routing T_15_9.sp4_v_b_2 <X> T_15_9.sp4_v_t_47
 (10 15)  (772 159)  (772 159)  routing T_15_9.sp4_v_b_2 <X> T_15_9.sp4_v_t_47


LogicTile_16_9

 (7 13)  (823 157)  (823 157)  Column buffer control bit: LH_colbuf_cntl_4

 (9 13)  (825 157)  (825 157)  routing T_16_9.sp4_v_t_47 <X> T_16_9.sp4_v_b_10
 (7 15)  (823 159)  (823 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_17_9

 (4 6)  (878 150)  (878 150)  routing T_17_9.sp4_h_r_3 <X> T_17_9.sp4_v_t_38
 (5 7)  (879 151)  (879 151)  routing T_17_9.sp4_h_r_3 <X> T_17_9.sp4_v_t_38
 (7 8)  (881 152)  (881 152)  Column buffer control bit: LH_colbuf_cntl_1

 (7 10)  (881 154)  (881 154)  Column buffer control bit: LH_colbuf_cntl_3

 (7 13)  (881 157)  (881 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 14)  (881 158)  (881 158)  Column buffer control bit: LH_colbuf_cntl_7

 (7 15)  (881 159)  (881 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_18_9

 (7 8)  (935 152)  (935 152)  Column buffer control bit: LH_colbuf_cntl_1

 (7 10)  (935 154)  (935 154)  Column buffer control bit: LH_colbuf_cntl_3

 (7 13)  (935 157)  (935 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 14)  (935 158)  (935 158)  Column buffer control bit: LH_colbuf_cntl_7

 (7 15)  (935 159)  (935 159)  Column buffer control bit: LH_colbuf_cntl_6

 (19 15)  (947 159)  (947 159)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_19_9

 (7 13)  (989 157)  (989 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (989 159)  (989 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_20_9

 (7 10)  (1043 154)  (1043 154)  Column buffer control bit: LH_colbuf_cntl_3

 (7 13)  (1043 157)  (1043 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 14)  (1043 158)  (1043 158)  Column buffer control bit: LH_colbuf_cntl_7



LogicTile_21_9

 (7 15)  (1097 159)  (1097 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_22_9



LogicTile_23_9



LogicTile_24_9



RAM_Tile_25_9



LogicTile_26_9

 (19 2)  (1367 146)  (1367 146)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15


LogicTile_27_9



LogicTile_28_9

 (3 2)  (1459 146)  (1459 146)  routing T_28_9.sp12_v_t_23 <X> T_28_9.sp12_h_l_23


LogicTile_29_9



LogicTile_30_9



LogicTile_31_9



LogicTile_32_9



IO_Tile_33_9

 (3 1)  (1729 145)  (1729 145)  IO control bit: IORIGHT_REN_1

 (14 3)  (1740 147)  (1740 147)  routing T_33_9.span4_vert_t_13 <X> T_33_9.span4_vert_b_1
 (2 6)  (1728 150)  (1728 150)  IO control bit: IORIGHT_REN_0



IO_Tile_0_8

 (3 1)  (14 129)  (14 129)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 134)  (15 134)  IO control bit: IOLEFT_REN_0



LogicTile_1_8



LogicTile_2_8



LogicTile_3_8



LogicTile_4_8



LogicTile_5_8



LogicTile_6_8

 (7 15)  (295 143)  (295 143)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_7_8



RAM_Tile_8_8



LogicTile_9_8



LogicTile_10_8



LogicTile_11_8



LogicTile_12_8



LogicTile_13_8



LogicTile_14_8

 (7 13)  (715 141)  (715 141)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (715 143)  (715 143)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_15_8



LogicTile_16_8



LogicTile_17_8

 (11 6)  (885 134)  (885 134)  routing T_17_8.sp4_v_b_2 <X> T_17_8.sp4_v_t_40
 (12 7)  (886 135)  (886 135)  routing T_17_8.sp4_v_b_2 <X> T_17_8.sp4_v_t_40


LogicTile_18_8



LogicTile_19_8



LogicTile_20_8



LogicTile_21_8



LogicTile_22_8



LogicTile_23_8



LogicTile_24_8



RAM_Tile_25_8



LogicTile_26_8



LogicTile_27_8



LogicTile_28_8



LogicTile_29_8



LogicTile_30_8



LogicTile_31_8



LogicTile_32_8



IO_Tile_33_8

 (3 1)  (1729 129)  (1729 129)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 134)  (1728 134)  IO control bit: IORIGHT_REN_0



IO_Tile_0_7

 (3 1)  (14 113)  (14 113)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 118)  (15 118)  IO control bit: IOLEFT_REN_0



LogicTile_4_7

 (3 0)  (183 112)  (183 112)  routing T_4_7.sp12_h_r_0 <X> T_4_7.sp12_v_b_0
 (3 1)  (183 113)  (183 113)  routing T_4_7.sp12_h_r_0 <X> T_4_7.sp12_v_b_0


LogicTile_6_7

 (17 3)  (305 115)  (305 115)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (0 6)  (288 118)  (288 118)  routing T_6_7.glb_netwk_6 <X> T_6_7.glb2local_0
 (1 6)  (289 118)  (289 118)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_6 glb2local_0
 (1 7)  (289 119)  (289 119)  routing T_6_7.glb_netwk_6 <X> T_6_7.glb2local_0
 (26 12)  (314 124)  (314 124)  routing T_6_7.lc_trk_g0_4 <X> T_6_7.wire_logic_cluster/lc_6/in_0
 (37 12)  (325 124)  (325 124)  LC_6 Logic Functioning bit
 (39 12)  (327 124)  (327 124)  LC_6 Logic Functioning bit
 (40 12)  (328 124)  (328 124)  LC_6 Logic Functioning bit
 (42 12)  (330 124)  (330 124)  LC_6 Logic Functioning bit
 (47 12)  (335 124)  (335 124)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (29 13)  (317 125)  (317 125)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (36 13)  (324 125)  (324 125)  LC_6 Logic Functioning bit
 (38 13)  (326 125)  (326 125)  LC_6 Logic Functioning bit
 (41 13)  (329 125)  (329 125)  LC_6 Logic Functioning bit
 (43 13)  (331 125)  (331 125)  LC_6 Logic Functioning bit


RAM_Tile_8_7

 (6 0)  (402 112)  (402 112)  routing T_8_7.sp4_h_r_7 <X> T_8_7.sp4_v_b_0


LogicTile_9_7

 (2 4)  (440 116)  (440 116)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_12_7

 (3 4)  (603 116)  (603 116)  routing T_12_7.sp12_v_t_23 <X> T_12_7.sp12_h_r_0


LogicTile_13_7

 (3 4)  (657 116)  (657 116)  routing T_13_7.sp12_v_t_23 <X> T_13_7.sp12_h_r_0


LogicTile_14_7

 (0 2)  (708 114)  (708 114)  routing T_14_7.glb_netwk_6 <X> T_14_7.wire_logic_cluster/lc_7/clk
 (1 2)  (709 114)  (709 114)  routing T_14_7.glb_netwk_6 <X> T_14_7.wire_logic_cluster/lc_7/clk
 (2 2)  (710 114)  (710 114)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (31 6)  (739 118)  (739 118)  routing T_14_7.lc_trk_g3_7 <X> T_14_7.wire_logic_cluster/lc_3/in_3
 (32 6)  (740 118)  (740 118)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (741 118)  (741 118)  routing T_14_7.lc_trk_g3_7 <X> T_14_7.wire_logic_cluster/lc_3/in_3
 (34 6)  (742 118)  (742 118)  routing T_14_7.lc_trk_g3_7 <X> T_14_7.wire_logic_cluster/lc_3/in_3
 (36 6)  (744 118)  (744 118)  LC_3 Logic Functioning bit
 (37 6)  (745 118)  (745 118)  LC_3 Logic Functioning bit
 (38 6)  (746 118)  (746 118)  LC_3 Logic Functioning bit
 (39 6)  (747 118)  (747 118)  LC_3 Logic Functioning bit
 (45 6)  (753 118)  (753 118)  LC_3 Logic Functioning bit
 (46 6)  (754 118)  (754 118)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (31 7)  (739 119)  (739 119)  routing T_14_7.lc_trk_g3_7 <X> T_14_7.wire_logic_cluster/lc_3/in_3
 (36 7)  (744 119)  (744 119)  LC_3 Logic Functioning bit
 (37 7)  (745 119)  (745 119)  LC_3 Logic Functioning bit
 (38 7)  (746 119)  (746 119)  LC_3 Logic Functioning bit
 (39 7)  (747 119)  (747 119)  LC_3 Logic Functioning bit
 (44 7)  (752 119)  (752 119)  LC_3 Logic Functioning bit
 (0 14)  (708 126)  (708 126)  routing T_14_7.glb_netwk_4 <X> T_14_7.wire_logic_cluster/lc_7/s_r
 (1 14)  (709 126)  (709 126)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (22 14)  (730 126)  (730 126)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (731 126)  (731 126)  routing T_14_7.sp4_v_b_47 <X> T_14_7.lc_trk_g3_7
 (24 14)  (732 126)  (732 126)  routing T_14_7.sp4_v_b_47 <X> T_14_7.lc_trk_g3_7


LogicTile_15_7

 (3 2)  (765 114)  (765 114)  routing T_15_7.sp12_v_t_23 <X> T_15_7.sp12_h_l_23


LogicTile_16_7

 (19 5)  (835 117)  (835 117)  Enable bit of Mux _span_links/cross_mux_vert_4 => sp12_v_t_6 sp4_v_t_5
 (36 12)  (852 124)  (852 124)  LC_6 Logic Functioning bit
 (37 12)  (853 124)  (853 124)  LC_6 Logic Functioning bit
 (38 12)  (854 124)  (854 124)  LC_6 Logic Functioning bit
 (39 12)  (855 124)  (855 124)  LC_6 Logic Functioning bit
 (40 12)  (856 124)  (856 124)  LC_6 Logic Functioning bit
 (41 12)  (857 124)  (857 124)  LC_6 Logic Functioning bit
 (42 12)  (858 124)  (858 124)  LC_6 Logic Functioning bit
 (43 12)  (859 124)  (859 124)  LC_6 Logic Functioning bit
 (36 13)  (852 125)  (852 125)  LC_6 Logic Functioning bit
 (37 13)  (853 125)  (853 125)  LC_6 Logic Functioning bit
 (38 13)  (854 125)  (854 125)  LC_6 Logic Functioning bit
 (39 13)  (855 125)  (855 125)  LC_6 Logic Functioning bit
 (40 13)  (856 125)  (856 125)  LC_6 Logic Functioning bit
 (41 13)  (857 125)  (857 125)  LC_6 Logic Functioning bit
 (42 13)  (858 125)  (858 125)  LC_6 Logic Functioning bit
 (43 13)  (859 125)  (859 125)  LC_6 Logic Functioning bit
 (48 13)  (864 125)  (864 125)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1


LogicTile_17_7

 (11 13)  (885 125)  (885 125)  routing T_17_7.sp4_h_l_46 <X> T_17_7.sp4_h_r_11


LogicTile_21_7

 (13 12)  (1103 124)  (1103 124)  routing T_21_7.sp4_h_l_46 <X> T_21_7.sp4_v_b_11
 (12 13)  (1102 125)  (1102 125)  routing T_21_7.sp4_h_l_46 <X> T_21_7.sp4_v_b_11


LogicTile_24_7

 (3 5)  (1255 117)  (1255 117)  routing T_24_7.sp12_h_l_23 <X> T_24_7.sp12_h_r_0


RAM_Tile_25_7

 (3 5)  (1309 117)  (1309 117)  routing T_25_7.sp12_h_l_23 <X> T_25_7.sp12_h_r_0


LogicTile_26_7

 (19 15)  (1367 127)  (1367 127)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_29_7

 (5 8)  (1515 120)  (1515 120)  routing T_29_7.sp4_h_l_38 <X> T_29_7.sp4_h_r_6
 (4 9)  (1514 121)  (1514 121)  routing T_29_7.sp4_h_l_38 <X> T_29_7.sp4_h_r_6


LogicTile_31_7

 (2 4)  (1620 116)  (1620 116)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


IO_Tile_33_7

 (3 1)  (1729 113)  (1729 113)  IO control bit: IORIGHT_REN_1

 (13 3)  (1739 115)  (1739 115)  routing T_33_7.span4_horz_31 <X> T_33_7.span4_vert_b_1
 (2 6)  (1728 118)  (1728 118)  IO control bit: IORIGHT_REN_0

 (13 13)  (1739 125)  (1739 125)  routing T_33_7.span4_horz_43 <X> T_33_7.span4_vert_b_3


IO_Tile_0_6

 (3 1)  (14 97)  (14 97)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 99)  (0 99)  IOB_0 IO Functioning bit
 (17 5)  (0 101)  (0 101)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 102)  (15 102)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 102)  (14 102)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 105)  (14 105)  IO control bit: IOLEFT_IE_0

 (16 9)  (1 105)  (1 105)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (0 109)  (0 109)  IOB_1 IO Functioning bit


LogicTile_4_6

 (3 5)  (183 101)  (183 101)  routing T_4_6.sp12_h_l_23 <X> T_4_6.sp12_h_r_0


LogicTile_10_6

 (3 7)  (495 103)  (495 103)  routing T_10_6.sp12_h_l_23 <X> T_10_6.sp12_v_t_23


LogicTile_12_6

 (19 8)  (619 104)  (619 104)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21
 (19 10)  (619 106)  (619 106)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23


LogicTile_13_6

 (19 10)  (673 106)  (673 106)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23


LogicTile_16_6

 (3 7)  (819 103)  (819 103)  routing T_16_6.sp12_h_l_23 <X> T_16_6.sp12_v_t_23


LogicTile_17_6

 (3 12)  (877 108)  (877 108)  routing T_17_6.sp12_v_t_22 <X> T_17_6.sp12_h_r_1


LogicTile_26_6

 (12 0)  (1360 96)  (1360 96)  routing T_26_6.sp4_v_t_39 <X> T_26_6.sp4_h_r_2


LogicTile_28_6

 (2 14)  (1458 110)  (1458 110)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10


LogicTile_30_6

 (12 4)  (1576 100)  (1576 100)  routing T_30_6.sp4_h_l_39 <X> T_30_6.sp4_h_r_5
 (13 5)  (1577 101)  (1577 101)  routing T_30_6.sp4_h_l_39 <X> T_30_6.sp4_h_r_5


LogicTile_31_6

 (4 9)  (1622 105)  (1622 105)  routing T_31_6.sp4_h_l_47 <X> T_31_6.sp4_h_r_6
 (6 9)  (1624 105)  (1624 105)  routing T_31_6.sp4_h_l_47 <X> T_31_6.sp4_h_r_6


IO_Tile_33_6

 (16 0)  (1742 96)  (1742 96)  IOB_0 IO Functioning bit
 (3 1)  (1729 97)  (1729 97)  IO control bit: IORIGHT_REN_1

 (17 3)  (1743 99)  (1743 99)  IOB_0 IO Functioning bit
 (5 4)  (1731 100)  (1731 100)  routing T_33_6.span4_horz_29 <X> T_33_6.lc_trk_g0_5
 (6 4)  (1732 100)  (1732 100)  routing T_33_6.span4_horz_29 <X> T_33_6.lc_trk_g0_5
 (7 4)  (1733 100)  (1733 100)  Enable bit of Mux _local_links/g0_mux_5 => span4_horz_29 lc_trk_g0_5
 (12 4)  (1738 100)  (1738 100)  routing T_33_6.lc_trk_g1_5 <X> T_33_6.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1739 100)  (1739 100)  routing T_33_6.lc_trk_g1_5 <X> T_33_6.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 100)  (1742 100)  IOB_0 IO Functioning bit
 (8 5)  (1734 101)  (1734 101)  routing T_33_6.span4_horz_29 <X> T_33_6.lc_trk_g0_5
 (13 5)  (1739 101)  (1739 101)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_5 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 102)  (1728 102)  IO control bit: IORIGHT_REN_0

 (13 10)  (1739 106)  (1739 106)  routing T_33_6.lc_trk_g0_5 <X> T_33_6.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 106)  (1742 106)  IOB_1 IO Functioning bit
 (13 11)  (1739 107)  (1739 107)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (5 12)  (1731 108)  (1731 108)  routing T_33_6.span4_vert_b_13 <X> T_33_6.lc_trk_g1_5
 (7 12)  (1733 108)  (1733 108)  Enable bit of Mux _local_links/g1_mux_5 => span4_vert_b_13 lc_trk_g1_5
 (8 12)  (1734 108)  (1734 108)  routing T_33_6.span4_vert_b_13 <X> T_33_6.lc_trk_g1_5
 (13 13)  (1739 109)  (1739 109)  routing T_33_6.span4_horz_19 <X> T_33_6.span4_vert_b_3
 (14 13)  (1740 109)  (1740 109)  routing T_33_6.span4_horz_19 <X> T_33_6.span4_vert_b_3
 (17 13)  (1743 109)  (1743 109)  IOB_1 IO Functioning bit
 (16 14)  (1742 110)  (1742 110)  IOB_1 IO Functioning bit


IO_Tile_0_5

 (3 1)  (14 81)  (14 81)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 83)  (0 83)  IOB_0 IO Functioning bit
 (17 5)  (0 85)  (0 85)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 86)  (15 86)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 86)  (14 86)  IO control bit: IOLEFT_IE_1

 (16 8)  (1 88)  (1 88)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (14 89)  (14 89)  IO control bit: IOLEFT_IE_0

 (17 13)  (0 93)  (0 93)  IOB_1 IO Functioning bit


LogicTile_2_5

 (3 5)  (75 85)  (75 85)  routing T_2_5.sp12_h_l_23 <X> T_2_5.sp12_h_r_0


LogicTile_4_5

 (3 5)  (183 85)  (183 85)  routing T_4_5.sp12_h_l_23 <X> T_4_5.sp12_h_r_0


LogicTile_12_5

 (2 8)  (602 88)  (602 88)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_14_5

 (3 7)  (711 87)  (711 87)  routing T_14_5.sp12_h_l_23 <X> T_14_5.sp12_v_t_23


LogicTile_15_5

 (11 2)  (773 82)  (773 82)  routing T_15_5.sp4_h_l_44 <X> T_15_5.sp4_v_t_39


LogicTile_16_5

 (3 12)  (819 92)  (819 92)  routing T_16_5.sp12_v_t_22 <X> T_16_5.sp12_h_r_1
 (9 13)  (825 93)  (825 93)  routing T_16_5.sp4_v_t_47 <X> T_16_5.sp4_v_b_10


LogicTile_17_5

 (3 6)  (877 86)  (877 86)  routing T_17_5.sp12_v_b_0 <X> T_17_5.sp12_v_t_23


LogicTile_27_5

 (2 14)  (1404 94)  (1404 94)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10


LogicTile_30_5

 (8 13)  (1572 93)  (1572 93)  routing T_30_5.sp4_h_l_47 <X> T_30_5.sp4_v_b_10
 (9 13)  (1573 93)  (1573 93)  routing T_30_5.sp4_h_l_47 <X> T_30_5.sp4_v_b_10


LogicTile_31_5

 (19 11)  (1637 91)  (1637 91)  Enable bit of Mux _span_links/cross_mux_vert_10 => sp12_v_b_21 sp4_v_b_22


IO_Tile_33_5

 (5 0)  (1731 80)  (1731 80)  routing T_33_5.span4_vert_b_9 <X> T_33_5.lc_trk_g0_1
 (7 0)  (1733 80)  (1733 80)  Enable bit of Mux _local_links/g0_mux_1 => span4_vert_b_9 lc_trk_g0_1
 (8 0)  (1734 80)  (1734 80)  routing T_33_5.span4_vert_b_9 <X> T_33_5.lc_trk_g0_1
 (16 0)  (1742 80)  (1742 80)  IOB_0 IO Functioning bit
 (3 1)  (1729 81)  (1729 81)  IO control bit: IORIGHT_REN_1

 (17 3)  (1743 83)  (1743 83)  IOB_0 IO Functioning bit
 (12 4)  (1738 84)  (1738 84)  routing T_33_5.lc_trk_g1_7 <X> T_33_5.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1739 84)  (1739 84)  routing T_33_5.lc_trk_g1_7 <X> T_33_5.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 84)  (1742 84)  IOB_0 IO Functioning bit
 (12 5)  (1738 85)  (1738 85)  routing T_33_5.lc_trk_g1_7 <X> T_33_5.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 85)  (1739 85)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 86)  (1728 86)  IO control bit: IORIGHT_REN_0

 (16 10)  (1742 90)  (1742 90)  IOB_1 IO Functioning bit
 (13 11)  (1739 91)  (1739 91)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 93)  (1743 93)  IOB_1 IO Functioning bit
 (5 14)  (1731 94)  (1731 94)  routing T_33_5.span4_vert_b_15 <X> T_33_5.lc_trk_g1_7
 (7 14)  (1733 94)  (1733 94)  Enable bit of Mux _local_links/g1_mux_7 => span4_vert_b_15 lc_trk_g1_7
 (8 14)  (1734 94)  (1734 94)  routing T_33_5.span4_vert_b_15 <X> T_33_5.lc_trk_g1_7
 (16 14)  (1742 94)  (1742 94)  IOB_1 IO Functioning bit


IO_Tile_0_4

 (3 1)  (14 65)  (14 65)  IO control bit: IOLEFT_REN_1

 (17 2)  (0 66)  (0 66)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (0 67)  (0 67)  IOB_0 IO Functioning bit
 (2 6)  (15 70)  (15 70)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 70)  (14 70)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 73)  (14 73)  IO control bit: IOLEFT_IE_0

 (17 9)  (0 73)  (0 73)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (0 77)  (0 77)  IOB_1 IO Functioning bit


LogicTile_6_4

 (3 5)  (291 69)  (291 69)  routing T_6_4.sp12_h_l_23 <X> T_6_4.sp12_h_r_0
 (8 9)  (296 73)  (296 73)  routing T_6_4.sp4_h_r_7 <X> T_6_4.sp4_v_b_7


LogicTile_7_4

 (2 4)  (344 68)  (344 68)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


RAM_Tile_8_4

 (3 5)  (399 69)  (399 69)  routing T_8_4.sp12_h_l_23 <X> T_8_4.sp12_h_r_0


LogicTile_12_4

 (3 0)  (603 64)  (603 64)  routing T_12_4.sp12_v_t_23 <X> T_12_4.sp12_v_b_0
 (10 13)  (610 77)  (610 77)  routing T_12_4.sp4_h_r_5 <X> T_12_4.sp4_v_b_10


LogicTile_13_4

 (3 2)  (657 66)  (657 66)  routing T_13_4.sp12_v_t_23 <X> T_13_4.sp12_h_l_23
 (3 4)  (657 68)  (657 68)  routing T_13_4.sp12_v_t_23 <X> T_13_4.sp12_h_r_0
 (3 12)  (657 76)  (657 76)  routing T_13_4.sp12_v_t_22 <X> T_13_4.sp12_h_r_1


LogicTile_14_4

 (2 8)  (710 72)  (710 72)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_16_4

 (12 6)  (828 70)  (828 70)  routing T_16_4.sp4_v_t_40 <X> T_16_4.sp4_h_l_40
 (11 7)  (827 71)  (827 71)  routing T_16_4.sp4_v_t_40 <X> T_16_4.sp4_h_l_40
 (4 9)  (820 73)  (820 73)  routing T_16_4.sp4_v_t_36 <X> T_16_4.sp4_h_r_6


LogicTile_17_4

 (11 2)  (885 66)  (885 66)  routing T_17_4.sp4_h_l_44 <X> T_17_4.sp4_v_t_39


LogicTile_18_4

 (3 12)  (931 76)  (931 76)  routing T_18_4.sp12_v_t_22 <X> T_18_4.sp12_h_r_1


LogicTile_20_4

 (4 0)  (1040 64)  (1040 64)  routing T_20_4.sp4_h_l_43 <X> T_20_4.sp4_v_b_0
 (6 0)  (1042 64)  (1042 64)  routing T_20_4.sp4_h_l_43 <X> T_20_4.sp4_v_b_0
 (5 1)  (1041 65)  (1041 65)  routing T_20_4.sp4_h_l_43 <X> T_20_4.sp4_v_b_0
 (3 7)  (1039 71)  (1039 71)  routing T_20_4.sp12_h_l_23 <X> T_20_4.sp12_v_t_23


RAM_Tile_25_4

 (3 5)  (1309 69)  (1309 69)  routing T_25_4.sp12_h_l_23 <X> T_25_4.sp12_h_r_0
 (2 6)  (1308 70)  (1308 70)  Enable bit of Mux _span_links/cross_mux_horz_7 => sp12_h_l_13 sp4_h_r_19
 (3 13)  (1309 77)  (1309 77)  routing T_25_4.sp12_h_l_22 <X> T_25_4.sp12_h_r_1


LogicTile_28_4

 (4 8)  (1460 72)  (1460 72)  routing T_28_4.sp4_h_l_43 <X> T_28_4.sp4_v_b_6
 (5 9)  (1461 73)  (1461 73)  routing T_28_4.sp4_h_l_43 <X> T_28_4.sp4_v_b_6


LogicTile_31_4

 (2 4)  (1620 68)  (1620 68)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_32_4

 (2 6)  (1674 70)  (1674 70)  Enable bit of Mux _span_links/cross_mux_horz_7 => sp12_h_r_14 sp4_h_r_19


IO_Tile_33_4

 (16 0)  (1742 64)  (1742 64)  IOB_0 IO Functioning bit
 (3 1)  (1729 65)  (1729 65)  IO control bit: IORIGHT_REN_1

 (5 2)  (1731 66)  (1731 66)  routing T_33_4.span4_vert_b_11 <X> T_33_4.lc_trk_g0_3
 (7 2)  (1733 66)  (1733 66)  Enable bit of Mux _local_links/g0_mux_3 => span4_vert_b_11 lc_trk_g0_3
 (8 2)  (1734 66)  (1734 66)  routing T_33_4.span4_vert_b_11 <X> T_33_4.lc_trk_g0_3
 (13 3)  (1739 67)  (1739 67)  routing T_33_4.span4_horz_31 <X> T_33_4.span4_vert_b_1
 (17 3)  (1743 67)  (1743 67)  IOB_0 IO Functioning bit
 (12 4)  (1738 68)  (1738 68)  routing T_33_4.lc_trk_g1_7 <X> T_33_4.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1739 68)  (1739 68)  routing T_33_4.lc_trk_g1_7 <X> T_33_4.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 68)  (1742 68)  IOB_0 IO Functioning bit
 (12 5)  (1738 69)  (1738 69)  routing T_33_4.lc_trk_g1_7 <X> T_33_4.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 69)  (1739 69)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 70)  (1728 70)  IO control bit: IORIGHT_REN_0

 (16 10)  (1742 74)  (1742 74)  IOB_1 IO Functioning bit
 (12 11)  (1738 75)  (1738 75)  routing T_33_4.lc_trk_g0_3 <X> T_33_4.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 75)  (1739 75)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (11 12)  (1737 76)  (1737 76)  routing T_33_4.span4_horz_19 <X> T_33_4.span4_vert_t_15
 (12 12)  (1738 76)  (1738 76)  routing T_33_4.span4_horz_19 <X> T_33_4.span4_vert_t_15
 (17 13)  (1743 77)  (1743 77)  IOB_1 IO Functioning bit
 (5 14)  (1731 78)  (1731 78)  routing T_33_4.span4_vert_b_15 <X> T_33_4.lc_trk_g1_7
 (7 14)  (1733 78)  (1733 78)  Enable bit of Mux _local_links/g1_mux_7 => span4_vert_b_15 lc_trk_g1_7
 (8 14)  (1734 78)  (1734 78)  routing T_33_4.span4_vert_b_15 <X> T_33_4.lc_trk_g1_7
 (16 14)  (1742 78)  (1742 78)  IOB_1 IO Functioning bit


IO_Tile_0_3

 (3 1)  (14 49)  (14 49)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 54)  (15 54)  IO control bit: IOLEFT_REN_0



LogicTile_7_3

 (3 6)  (345 54)  (345 54)  routing T_7_3.sp12_v_b_0 <X> T_7_3.sp12_v_t_23


RAM_Tile_8_3

 (10 1)  (406 49)  (406 49)  routing T_8_3.sp4_h_r_8 <X> T_8_3.sp4_v_b_1
 (11 8)  (407 56)  (407 56)  routing T_8_3.sp4_v_t_37 <X> T_8_3.sp4_v_b_8
 (13 8)  (409 56)  (409 56)  routing T_8_3.sp4_v_t_37 <X> T_8_3.sp4_v_b_8


LogicTile_12_3

 (8 1)  (608 49)  (608 49)  routing T_12_3.sp4_v_t_47 <X> T_12_3.sp4_v_b_1
 (10 1)  (610 49)  (610 49)  routing T_12_3.sp4_v_t_47 <X> T_12_3.sp4_v_b_1
 (3 4)  (603 52)  (603 52)  routing T_12_3.sp12_v_t_23 <X> T_12_3.sp12_h_r_0
 (12 10)  (612 58)  (612 58)  routing T_12_3.sp4_v_t_45 <X> T_12_3.sp4_h_l_45
 (11 11)  (611 59)  (611 59)  routing T_12_3.sp4_v_t_45 <X> T_12_3.sp4_h_l_45


LogicTile_13_3

 (8 1)  (662 49)  (662 49)  routing T_13_3.sp4_v_t_47 <X> T_13_3.sp4_v_b_1
 (10 1)  (664 49)  (664 49)  routing T_13_3.sp4_v_t_47 <X> T_13_3.sp4_v_b_1


LogicTile_17_3

 (3 4)  (877 52)  (877 52)  routing T_17_3.sp12_v_t_23 <X> T_17_3.sp12_h_r_0


LogicTile_21_3

 (9 9)  (1099 57)  (1099 57)  routing T_21_3.sp4_v_t_46 <X> T_21_3.sp4_v_b_7
 (10 9)  (1100 57)  (1100 57)  routing T_21_3.sp4_v_t_46 <X> T_21_3.sp4_v_b_7


LogicTile_22_3

 (19 6)  (1163 54)  (1163 54)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19
 (2 12)  (1146 60)  (1146 60)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


RAM_Tile_25_3

 (8 8)  (1314 56)  (1314 56)  routing T_25_3.sp4_h_l_46 <X> T_25_3.sp4_h_r_7
 (10 8)  (1316 56)  (1316 56)  routing T_25_3.sp4_h_l_46 <X> T_25_3.sp4_h_r_7


LogicTile_29_3

 (8 1)  (1518 49)  (1518 49)  routing T_29_3.sp4_h_l_42 <X> T_29_3.sp4_v_b_1
 (9 1)  (1519 49)  (1519 49)  routing T_29_3.sp4_h_l_42 <X> T_29_3.sp4_v_b_1
 (10 1)  (1520 49)  (1520 49)  routing T_29_3.sp4_h_l_42 <X> T_29_3.sp4_v_b_1
 (3 5)  (1513 53)  (1513 53)  routing T_29_3.sp12_h_l_23 <X> T_29_3.sp12_h_r_0


IO_Tile_33_3

 (3 1)  (1729 49)  (1729 49)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 54)  (1728 54)  IO control bit: IORIGHT_REN_0

 (5 6)  (1731 54)  (1731 54)  routing T_33_3.span12_horz_7 <X> T_33_3.lc_trk_g0_7
 (7 6)  (1733 54)  (1733 54)  Enable bit of Mux _local_links/g0_mux_7 => span12_horz_7 lc_trk_g0_7
 (8 6)  (1734 54)  (1734 54)  routing T_33_3.span12_horz_7 <X> T_33_3.lc_trk_g0_7
 (8 7)  (1734 55)  (1734 55)  routing T_33_3.span12_horz_7 <X> T_33_3.lc_trk_g0_7
 (13 10)  (1739 58)  (1739 58)  routing T_33_3.lc_trk_g0_7 <X> T_33_3.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 58)  (1742 58)  IOB_1 IO Functioning bit
 (12 11)  (1738 59)  (1738 59)  routing T_33_3.lc_trk_g0_7 <X> T_33_3.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 59)  (1739 59)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 61)  (1743 61)  IOB_1 IO Functioning bit
 (16 14)  (1742 62)  (1742 62)  IOB_1 IO Functioning bit


IO_Tile_0_2

 (3 1)  (14 33)  (14 33)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 38)  (15 38)  IO control bit: IOLEFT_REN_0



LogicTile_17_2

 (3 12)  (877 44)  (877 44)  routing T_17_2.sp12_v_t_22 <X> T_17_2.sp12_h_r_1


LogicTile_29_2

 (3 13)  (1513 45)  (1513 45)  routing T_29_2.sp12_h_l_22 <X> T_29_2.sp12_h_r_1


LogicTile_31_2

 (12 12)  (1630 44)  (1630 44)  routing T_31_2.sp4_v_t_46 <X> T_31_2.sp4_h_r_11


IO_Tile_33_2

 (16 0)  (1742 32)  (1742 32)  IOB_0 IO Functioning bit
 (3 1)  (1729 33)  (1729 33)  IO control bit: BIORIGHT_REN_1

 (17 3)  (1743 35)  (1743 35)  IOB_0 IO Functioning bit
 (13 4)  (1739 36)  (1739 36)  routing T_33_2.lc_trk_g0_6 <X> T_33_2.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 36)  (1742 36)  IOB_0 IO Functioning bit
 (12 5)  (1738 37)  (1738 37)  routing T_33_2.lc_trk_g0_6 <X> T_33_2.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 37)  (1739 37)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_6 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 38)  (1728 38)  IO control bit: BIORIGHT_REN_0

 (5 7)  (1731 39)  (1731 39)  routing T_33_2.span4_horz_22 <X> T_33_2.lc_trk_g0_6
 (6 7)  (1732 39)  (1732 39)  routing T_33_2.span4_horz_22 <X> T_33_2.lc_trk_g0_6
 (7 7)  (1733 39)  (1733 39)  Enable bit of Mux _local_links/g0_mux_6 => span4_horz_22 lc_trk_g0_6
 (12 10)  (1738 42)  (1738 42)  routing T_33_2.lc_trk_g1_6 <X> T_33_2.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1739 42)  (1739 42)  routing T_33_2.lc_trk_g1_6 <X> T_33_2.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 42)  (1742 42)  IOB_1 IO Functioning bit
 (12 11)  (1738 43)  (1738 43)  routing T_33_2.lc_trk_g1_6 <X> T_33_2.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 43)  (1739 43)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_6 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 45)  (1743 45)  IOB_1 IO Functioning bit
 (4 14)  (1730 46)  (1730 46)  routing T_33_2.span12_horz_6 <X> T_33_2.lc_trk_g1_6
 (16 14)  (1742 46)  (1742 46)  IOB_1 IO Functioning bit
 (4 15)  (1730 47)  (1730 47)  routing T_33_2.span12_horz_6 <X> T_33_2.lc_trk_g1_6
 (5 15)  (1731 47)  (1731 47)  routing T_33_2.span12_horz_6 <X> T_33_2.lc_trk_g1_6
 (7 15)  (1733 47)  (1733 47)  Enable bit of Mux _local_links/g1_mux_6 => span12_horz_6 lc_trk_g1_6


IO_Tile_0_1

 (3 1)  (14 17)  (14 17)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 22)  (15 22)  IO control bit: IOLEFT_REN_0



LogicTile_16_1

 (4 8)  (820 24)  (820 24)  routing T_16_1.sp4_v_t_47 <X> T_16_1.sp4_v_b_6
 (6 8)  (822 24)  (822 24)  routing T_16_1.sp4_v_t_47 <X> T_16_1.sp4_v_b_6
 (3 12)  (819 28)  (819 28)  routing T_16_1.sp12_v_t_22 <X> T_16_1.sp12_h_r_1


LogicTile_28_1

 (3 13)  (1459 29)  (1459 29)  routing T_28_1.sp12_h_l_22 <X> T_28_1.sp12_h_r_1


LogicTile_30_1

 (9 12)  (1573 28)  (1573 28)  routing T_30_1.sp4_v_t_47 <X> T_30_1.sp4_h_r_10


IO_Tile_33_1

 (6 0)  (1732 16)  (1732 16)  routing T_33_1.span12_horz_9 <X> T_33_1.lc_trk_g0_1
 (7 0)  (1733 16)  (1733 16)  Enable bit of Mux _local_links/g0_mux_1 => span12_horz_9 lc_trk_g0_1
 (16 0)  (1742 16)  (1742 16)  IOB_0 IO Functioning bit
 (3 1)  (1729 17)  (1729 17)  IO control bit: BIORIGHT_REN_1

 (4 2)  (1730 18)  (1730 18)  routing T_33_1.span4_horz_34 <X> T_33_1.lc_trk_g0_2
 (5 3)  (1731 19)  (1731 19)  routing T_33_1.span4_horz_34 <X> T_33_1.lc_trk_g0_2
 (6 3)  (1732 19)  (1732 19)  routing T_33_1.span4_horz_34 <X> T_33_1.lc_trk_g0_2
 (7 3)  (1733 19)  (1733 19)  Enable bit of Mux _local_links/g0_mux_2 => span4_horz_34 lc_trk_g0_2
 (17 3)  (1743 19)  (1743 19)  IOB_0 IO Functioning bit
 (16 4)  (1742 20)  (1742 20)  IOB_0 IO Functioning bit
 (12 5)  (1738 21)  (1738 21)  routing T_33_1.lc_trk_g0_2 <X> T_33_1.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 21)  (1739 21)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 22)  (1728 22)  IO control bit: BIORIGHT_REN_0

 (16 10)  (1742 26)  (1742 26)  IOB_1 IO Functioning bit
 (13 11)  (1739 27)  (1739 27)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 29)  (1743 29)  IOB_1 IO Functioning bit
 (16 14)  (1742 30)  (1742 30)  IOB_1 IO Functioning bit


GlobalNetwork_0_0

 (0 0)  (870 271)  (870 271)  routing T_0_0.padin_6 <X> T_0_0.glb_netwk_6


IO_Tile_1_0

 (3 1)  (45 14)  (45 14)  IO control bit: IODOWN_REN_1

 (2 6)  (44 8)  (44 8)  IO control bit: IODOWN_REN_0



IO_Tile_2_0

 (3 1)  (99 14)  (99 14)  IO control bit: IODOWN_REN_1

 (2 6)  (98 8)  (98 8)  IO control bit: IODOWN_REN_0



IO_Tile_3_0

 (3 1)  (153 14)  (153 14)  IO control bit: IODOWN_REN_1

 (2 6)  (152 8)  (152 8)  IO control bit: IODOWN_REN_0



IO_Tile_4_0

 (3 1)  (207 14)  (207 14)  IO control bit: IODOWN_REN_1

 (2 6)  (206 8)  (206 8)  IO control bit: IODOWN_REN_0

 (12 10)  (214 4)  (214 4)  routing T_4_0.lc_trk_g1_4 <X> T_4_0.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (215 4)  (215 4)  routing T_4_0.lc_trk_g1_4 <X> T_4_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (184 4)  (184 4)  IOB_1 IO Functioning bit
 (13 11)  (215 5)  (215 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (6 13)  (198 2)  (198 2)  routing T_4_0.span12_vert_12 <X> T_4_0.lc_trk_g1_4
 (7 13)  (199 2)  (199 2)  Enable bit of Mux _local_links/g1_mux_4 => span12_vert_12 lc_trk_g1_4
 (17 13)  (185 2)  (185 2)  IOB_1 IO Functioning bit
 (16 14)  (184 0)  (184 0)  IOB_1 IO Functioning bit


IO_Tile_5_0

 (3 1)  (261 14)  (261 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (260 8)  (260 8)  IO control bit: BIODOWN_REN_0



IO_Tile_6_0

 (4 0)  (304 15)  (304 15)  routing T_6_0.span4_horz_r_8 <X> T_6_0.lc_trk_g0_0
 (3 1)  (315 14)  (315 14)  IO control bit: BIODOWN_REN_1

 (5 1)  (305 14)  (305 14)  routing T_6_0.span4_horz_r_8 <X> T_6_0.lc_trk_g0_0
 (7 1)  (307 14)  (307 14)  Enable bit of Mux _local_links/g0_mux_0 => span4_horz_r_8 lc_trk_g0_0
 (2 6)  (314 8)  (314 8)  IO control bit: BIODOWN_REN_0

 (4 10)  (304 4)  (304 4)  routing T_6_0.span4_vert_42 <X> T_6_0.lc_trk_g1_2
 (12 10)  (322 4)  (322 4)  routing T_6_0.lc_trk_g1_2 <X> T_6_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (292 4)  (292 4)  IOB_1 IO Functioning bit
 (4 11)  (304 5)  (304 5)  routing T_6_0.span4_vert_42 <X> T_6_0.lc_trk_g1_2
 (5 11)  (305 5)  (305 5)  routing T_6_0.span4_vert_42 <X> T_6_0.lc_trk_g1_2
 (6 11)  (306 5)  (306 5)  routing T_6_0.span4_vert_42 <X> T_6_0.lc_trk_g1_2
 (7 11)  (307 5)  (307 5)  Enable bit of Mux _local_links/g1_mux_2 => span4_vert_42 lc_trk_g1_2
 (11 11)  (321 5)  (321 5)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_0 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (322 5)  (322 5)  routing T_6_0.lc_trk_g1_2 <X> T_6_0.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (323 5)  (323 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_2 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (293 2)  (293 2)  IOB_1 IO Functioning bit
 (17 14)  (293 0)  (293 0)  IOB_1 IO Functioning bit


IO_Tile_7_0

 (3 1)  (369 14)  (369 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (368 8)  (368 8)  IO control bit: BIODOWN_REN_0

 (3 6)  (369 8)  (369 8)  IO control bit: BIODOWN_IE_1

 (16 9)  (346 6)  (346 6)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_4
 (17 13)  (347 2)  (347 2)  IOB_1 IO Functioning bit


IO_Tile_8_0

 (4 0)  (412 15)  (412 15)  routing T_8_0.span4_vert_32 <X> T_8_0.lc_trk_g0_0
 (12 0)  (430 15)  (430 15)  routing T_8_0.span4_vert_25 <X> T_8_0.span4_horz_l_12
 (16 0)  (400 15)  (400 15)  IOB_0 IO Functioning bit
 (3 1)  (423 14)  (423 14)  IO control bit: BIODOWN_REN_1

 (5 1)  (413 14)  (413 14)  routing T_8_0.span4_vert_32 <X> T_8_0.lc_trk_g0_0
 (6 1)  (414 14)  (414 14)  routing T_8_0.span4_vert_32 <X> T_8_0.lc_trk_g0_0
 (7 1)  (415 14)  (415 14)  Enable bit of Mux _local_links/g0_mux_0 => span4_vert_32 lc_trk_g0_0
 (17 3)  (401 13)  (401 13)  IOB_0 IO Functioning bit
 (16 4)  (400 11)  (400 11)  IOB_0 IO Functioning bit
 (13 5)  (431 10)  (431 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_0 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (422 8)  (422 8)  IO control bit: BIODOWN_REN_0



IO_Tile_9_0

 (3 1)  (465 14)  (465 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (464 8)  (464 8)  IO control bit: BIODOWN_REN_0



IO_Tile_10_0

 (3 1)  (519 14)  (519 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (518 8)  (518 8)  IO control bit: BIODOWN_REN_0



IO_Tile_11_0

 (3 1)  (573 14)  (573 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (572 8)  (572 8)  IO control bit: BIODOWN_REN_0

 (4 8)  (562 7)  (562 7)  routing T_11_0.span4_horz_r_8 <X> T_11_0.lc_trk_g1_0
 (5 9)  (563 6)  (563 6)  routing T_11_0.span4_horz_r_8 <X> T_11_0.lc_trk_g1_0
 (7 9)  (565 6)  (565 6)  Enable bit of Mux _local_links/g1_mux_0 => span4_horz_r_8 lc_trk_g1_0
 (12 10)  (580 4)  (580 4)  routing T_11_0.lc_trk_g1_0 <X> T_11_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (550 4)  (550 4)  IOB_1 IO Functioning bit
 (13 11)  (581 5)  (581 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (551 2)  (551 2)  IOB_1 IO Functioning bit
 (16 14)  (550 0)  (550 0)  IOB_1 IO Functioning bit


IO_Tile_12_0

 (16 0)  (604 15)  (604 15)  IOB_0 IO Functioning bit
 (3 1)  (627 14)  (627 14)  IO control bit: BIODOWN_REN_1

 (13 1)  (635 14)  (635 14)  routing T_12_0.span4_vert_25 <X> T_12_0.span4_horz_r_0
 (17 3)  (605 13)  (605 13)  IOB_0 IO Functioning bit
 (12 4)  (634 11)  (634 11)  routing T_12_0.lc_trk_g1_7 <X> T_12_0.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (635 11)  (635 11)  routing T_12_0.lc_trk_g1_7 <X> T_12_0.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (604 11)  (604 11)  IOB_0 IO Functioning bit
 (12 5)  (634 10)  (634 10)  routing T_12_0.lc_trk_g1_7 <X> T_12_0.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (635 10)  (635 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (626 8)  (626 8)  IO control bit: BIODOWN_REN_0

 (5 6)  (617 8)  (617 8)  routing T_12_0.span4_vert_47 <X> T_12_0.lc_trk_g0_7
 (6 6)  (618 8)  (618 8)  routing T_12_0.span4_vert_47 <X> T_12_0.lc_trk_g0_7
 (7 6)  (619 8)  (619 8)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_47 lc_trk_g0_7
 (8 6)  (620 8)  (620 8)  routing T_12_0.span4_vert_47 <X> T_12_0.lc_trk_g0_7
 (8 7)  (620 9)  (620 9)  routing T_12_0.span4_vert_47 <X> T_12_0.lc_trk_g0_7
 (13 10)  (635 4)  (635 4)  routing T_12_0.lc_trk_g0_7 <X> T_12_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (604 4)  (604 4)  IOB_1 IO Functioning bit
 (12 11)  (634 5)  (634 5)  routing T_12_0.lc_trk_g0_7 <X> T_12_0.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (635 5)  (635 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (605 2)  (605 2)  IOB_1 IO Functioning bit
 (5 14)  (617 0)  (617 0)  routing T_12_0.span12_vert_7 <X> T_12_0.lc_trk_g1_7
 (7 14)  (619 0)  (619 0)  Enable bit of Mux _local_links/g1_mux_7 => span12_vert_7 lc_trk_g1_7
 (8 14)  (620 0)  (620 0)  routing T_12_0.span12_vert_7 <X> T_12_0.lc_trk_g1_7
 (16 14)  (604 0)  (604 0)  IOB_1 IO Functioning bit
 (8 15)  (620 1)  (620 1)  routing T_12_0.span12_vert_7 <X> T_12_0.lc_trk_g1_7


IO_Tile_13_0

 (12 0)  (688 15)  (688 15)  routing T_13_0.span4_vert_25 <X> T_13_0.span4_horz_l_12
 (3 1)  (681 14)  (681 14)  IO control bit: BIODOWN_REN_1

 (15 4)  (691 11)  (691 11)  Enable bit of Mux _fablink/Mux => lc_trk_g1_4 fabout
 (14 5)  (690 10)  (690 10)  routing T_13_0.lc_trk_g1_4 <X> T_13_0.fabout
 (15 5)  (691 10)  (691 10)  routing T_13_0.lc_trk_g1_4 <X> T_13_0.fabout
 (2 6)  (680 8)  (680 8)  IO control bit: BIODOWN_REN_0

 (4 13)  (670 2)  (670 2)  routing T_13_0.span4_horz_r_4 <X> T_13_0.lc_trk_g1_4
 (5 13)  (671 2)  (671 2)  routing T_13_0.span4_horz_r_4 <X> T_13_0.lc_trk_g1_4
 (7 13)  (673 2)  (673 2)  Enable bit of Mux _local_links/g1_mux_4 => span4_horz_r_4 lc_trk_g1_4


IO_Tile_14_0

 (3 1)  (735 14)  (735 14)  IO control bit: BIODOWN_REN_1

 (3 2)  (735 12)  (735 12)  PLL config bit: CLOCK_T_14_0_IODOWN_cf_bit_5

 (2 6)  (734 8)  (734 8)  IO control bit: BIODOWN_REN_0



IO_Tile_15_0

 (3 1)  (789 14)  (789 14)  IO control bit: IODOWN_REN_1

 (2 2)  (788 12)  (788 12)  PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_4

 (3 3)  (789 13)  (789 13)  PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_3

 (2 4)  (788 11)  (788 11)  PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_7

 (6 4)  (780 11)  (780 11)  routing T_15_0.span12_vert_21 <X> T_15_0.lc_trk_g0_5
 (7 4)  (781 11)  (781 11)  Enable bit of Mux _local_links/g0_mux_5 => span12_vert_21 lc_trk_g0_5
 (3 5)  (789 10)  (789 10)  PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_6

 (8 5)  (782 10)  (782 10)  routing T_15_0.span12_vert_21 <X> T_15_0.lc_trk_g0_5
 (2 6)  (788 8)  (788 8)  IO control bit: IODOWN_REN_0

 (13 10)  (797 4)  (797 4)  routing T_15_0.lc_trk_g0_5 <X> T_15_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (766 4)  (766 4)  IOB_1 IO Functioning bit
 (13 11)  (797 5)  (797 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (767 2)  (767 2)  IOB_1 IO Functioning bit
 (16 14)  (766 0)  (766 0)  IOB_1 IO Functioning bit


IO_Tile_16_0

 (3 0)  (843 15)  (843 15)  PLL config bit: CLOCK_T_16_0_IODOWN_cf_bit_2

 (16 0)  (820 15)  (820 15)  IOB_0 IO Functioning bit
 (3 1)  (843 14)  (843 14)  IO control bit: GIODOWN1_REN_1

 (3 2)  (843 12)  (843 12)  PLL config bit: CLOCK_T_16_0_IODOWN_cf_bit_5

 (17 3)  (821 13)  (821 13)  IOB_0 IO Functioning bit
 (13 4)  (851 11)  (851 11)  routing T_16_0.lc_trk_g0_6 <X> T_16_0.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (820 11)  (820 11)  IOB_0 IO Functioning bit
 (12 5)  (850 10)  (850 10)  routing T_16_0.lc_trk_g0_6 <X> T_16_0.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (851 10)  (851 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_6 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (842 8)  (842 8)  IO control bit: GIODOWN1_REN_0

 (4 6)  (832 8)  (832 8)  routing T_16_0.span4_vert_6 <X> T_16_0.lc_trk_g0_6
 (6 7)  (834 9)  (834 9)  routing T_16_0.span4_vert_6 <X> T_16_0.lc_trk_g0_6
 (7 7)  (835 9)  (835 9)  Enable bit of Mux _local_links/g0_mux_6 => span4_vert_6 lc_trk_g0_6
 (16 10)  (820 4)  (820 4)  IOB_1 IO Functioning bit
 (17 13)  (821 2)  (821 2)  IOB_1 IO Functioning bit
 (16 14)  (820 0)  (820 0)  IOB_1 IO Functioning bit


IO_Tile_17_0

 (16 0)  (878 15)  (878 15)  IOB_0 IO Functioning bit
 (3 1)  (901 14)  (901 14)  IO control bit: GIODOWN0_REN_1

 (17 2)  (879 12)  (879 12)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_8
 (17 3)  (879 13)  (879 13)  IOB_0 IO Functioning bit
 (16 4)  (878 11)  (878 11)  IOB_0 IO Functioning bit
 (2 6)  (900 8)  (900 8)  IO control bit: GIODOWN0_REN_0



IO_Tile_18_0

 (2 0)  (954 15)  (954 15)  PLL config bit: CLOCK_T_18_0_IODOWN_cf_bit_1

 (3 1)  (955 14)  (955 14)  IO control bit: BIODOWN_REN_1

 (3 3)  (955 13)  (955 13)  PLL config bit: CLOCK_T_18_0_IODOWN_cf_bit_3

 (2 6)  (954 8)  (954 8)  IO control bit: BIODOWN_REN_0



IO_Tile_19_0

 (3 1)  (1009 14)  (1009 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (1008 8)  (1008 8)  IO control bit: BIODOWN_REN_0



IO_Tile_20_0

 (3 1)  (1063 14)  (1063 14)  IO control bit: BIODOWN_REN_1

 (5 4)  (1053 11)  (1053 11)  routing T_20_0.span4_vert_37 <X> T_20_0.lc_trk_g0_5
 (6 4)  (1054 11)  (1054 11)  routing T_20_0.span4_vert_37 <X> T_20_0.lc_trk_g0_5
 (7 4)  (1055 11)  (1055 11)  Enable bit of Mux _local_links/g0_mux_5 => span4_vert_37 lc_trk_g0_5
 (8 4)  (1056 11)  (1056 11)  routing T_20_0.span4_vert_37 <X> T_20_0.lc_trk_g0_5
 (15 4)  (1073 11)  (1073 11)  Enable bit of Mux _fablink/Mux => lc_trk_g0_5 fabout
 (15 5)  (1073 10)  (1073 10)  routing T_20_0.lc_trk_g0_5 <X> T_20_0.fabout
 (2 6)  (1062 8)  (1062 8)  IO control bit: BIODOWN_REN_0



IO_Tile_21_0

 (3 1)  (1117 14)  (1117 14)  IO control bit: BIODOWN_REN_1

 (13 3)  (1125 13)  (1125 13)  routing T_21_0.span4_vert_31 <X> T_21_0.span4_horz_r_1
 (2 6)  (1116 8)  (1116 8)  IO control bit: BIODOWN_REN_0



IO_Tile_22_0

 (3 1)  (1171 14)  (1171 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (1170 8)  (1170 8)  IO control bit: BIODOWN_REN_0

 (12 10)  (1178 4)  (1178 4)  routing T_22_0.lc_trk_g1_4 <X> T_22_0.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1179 4)  (1179 4)  routing T_22_0.lc_trk_g1_4 <X> T_22_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1148 4)  (1148 4)  IOB_1 IO Functioning bit
 (13 11)  (1179 5)  (1179 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 13)  (1160 2)  (1160 2)  routing T_22_0.span12_vert_20 <X> T_22_0.lc_trk_g1_4
 (6 13)  (1162 2)  (1162 2)  routing T_22_0.span12_vert_20 <X> T_22_0.lc_trk_g1_4
 (7 13)  (1163 2)  (1163 2)  Enable bit of Mux _local_links/g1_mux_4 => span12_vert_20 lc_trk_g1_4
 (13 13)  (1179 2)  (1179 2)  routing T_22_0.span4_vert_43 <X> T_22_0.span4_horz_r_3
 (17 13)  (1149 2)  (1149 2)  IOB_1 IO Functioning bit
 (16 14)  (1148 0)  (1148 0)  IOB_1 IO Functioning bit


IO_Tile_23_0

 (3 1)  (1225 14)  (1225 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1224 8)  (1224 8)  IO control bit: IODOWN_REN_0



IO_Tile_24_0

 (16 0)  (1256 15)  (1256 15)  IOB_0 IO Functioning bit
 (3 1)  (1279 14)  (1279 14)  IO control bit: IODOWN_REN_1

 (17 3)  (1257 13)  (1257 13)  IOB_0 IO Functioning bit
 (5 4)  (1269 11)  (1269 11)  routing T_24_0.span4_horz_r_13 <X> T_24_0.lc_trk_g0_5
 (7 4)  (1271 11)  (1271 11)  Enable bit of Mux _local_links/g0_mux_5 => span4_horz_r_13 lc_trk_g0_5
 (8 4)  (1272 11)  (1272 11)  routing T_24_0.span4_horz_r_13 <X> T_24_0.lc_trk_g0_5
 (13 4)  (1287 11)  (1287 11)  routing T_24_0.lc_trk_g0_4 <X> T_24_0.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1256 11)  (1256 11)  IOB_0 IO Functioning bit
 (4 5)  (1268 10)  (1268 10)  routing T_24_0.span12_vert_20 <X> T_24_0.lc_trk_g0_4
 (6 5)  (1270 10)  (1270 10)  routing T_24_0.span12_vert_20 <X> T_24_0.lc_trk_g0_4
 (7 5)  (1271 10)  (1271 10)  Enable bit of Mux _local_links/g0_mux_4 => span12_vert_20 lc_trk_g0_4
 (13 5)  (1287 10)  (1287 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1278 8)  (1278 8)  IO control bit: IODOWN_REN_0

 (13 10)  (1287 4)  (1287 4)  routing T_24_0.lc_trk_g0_5 <X> T_24_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1256 4)  (1256 4)  IOB_1 IO Functioning bit
 (13 11)  (1287 5)  (1287 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1257 2)  (1257 2)  IOB_1 IO Functioning bit
 (16 14)  (1256 0)  (1256 0)  IOB_1 IO Functioning bit


IO_Tile_25_0

 (16 0)  (1310 15)  (1310 15)  IOB_0 IO Functioning bit
 (3 1)  (1333 14)  (1333 14)  IO control bit: IODOWN_REN_1

 (17 3)  (1311 13)  (1311 13)  IOB_0 IO Functioning bit
 (12 4)  (1340 11)  (1340 11)  routing T_25_0.lc_trk_g1_7 <X> T_25_0.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1341 11)  (1341 11)  routing T_25_0.lc_trk_g1_7 <X> T_25_0.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1310 11)  (1310 11)  IOB_0 IO Functioning bit
 (12 5)  (1340 10)  (1340 10)  routing T_25_0.lc_trk_g1_7 <X> T_25_0.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1341 10)  (1341 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1332 8)  (1332 8)  IO control bit: IODOWN_REN_0

 (5 14)  (1323 0)  (1323 0)  routing T_25_0.span4_horz_r_15 <X> T_25_0.lc_trk_g1_7
 (7 14)  (1325 0)  (1325 0)  Enable bit of Mux _local_links/g1_mux_7 => span4_horz_r_15 lc_trk_g1_7
 (8 14)  (1326 0)  (1326 0)  routing T_25_0.span4_horz_r_15 <X> T_25_0.lc_trk_g1_7


IO_Tile_26_0

 (3 1)  (1375 14)  (1375 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1374 8)  (1374 8)  IO control bit: IODOWN_REN_0



IO_Tile_27_0

 (3 1)  (1429 14)  (1429 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1428 8)  (1428 8)  IO control bit: IODOWN_REN_0



IO_Tile_28_0

 (16 0)  (1460 15)  (1460 15)  IOB_0 IO Functioning bit
 (3 1)  (1483 14)  (1483 14)  IO control bit: IODOWN_REN_1

 (17 3)  (1461 13)  (1461 13)  IOB_0 IO Functioning bit
 (12 4)  (1490 11)  (1490 11)  routing T_28_0.lc_trk_g1_3 <X> T_28_0.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1460 11)  (1460 11)  IOB_0 IO Functioning bit
 (12 5)  (1490 10)  (1490 10)  routing T_28_0.lc_trk_g1_3 <X> T_28_0.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1491 10)  (1491 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1482 8)  (1482 8)  IO control bit: IODOWN_REN_0

 (5 10)  (1473 4)  (1473 4)  routing T_28_0.span4_vert_43 <X> T_28_0.lc_trk_g1_3
 (6 10)  (1474 4)  (1474 4)  routing T_28_0.span4_vert_43 <X> T_28_0.lc_trk_g1_3
 (7 10)  (1475 4)  (1475 4)  Enable bit of Mux _local_links/g1_mux_3 => span4_vert_43 lc_trk_g1_3
 (8 10)  (1476 4)  (1476 4)  routing T_28_0.span4_vert_43 <X> T_28_0.lc_trk_g1_3
 (8 11)  (1476 5)  (1476 5)  routing T_28_0.span4_vert_43 <X> T_28_0.lc_trk_g1_3


IO_Tile_29_0

 (5 0)  (1527 15)  (1527 15)  routing T_29_0.span4_horz_r_1 <X> T_29_0.lc_trk_g0_1
 (7 0)  (1529 15)  (1529 15)  Enable bit of Mux _local_links/g0_mux_1 => span4_horz_r_1 lc_trk_g0_1
 (3 1)  (1537 14)  (1537 14)  IO control bit: IODOWN_REN_1

 (8 1)  (1530 14)  (1530 14)  routing T_29_0.span4_horz_r_1 <X> T_29_0.lc_trk_g0_1
 (2 6)  (1536 8)  (1536 8)  IO control bit: IODOWN_REN_0

 (5 8)  (1527 7)  (1527 7)  routing T_29_0.span4_vert_25 <X> T_29_0.lc_trk_g1_1
 (6 8)  (1528 7)  (1528 7)  routing T_29_0.span4_vert_25 <X> T_29_0.lc_trk_g1_1
 (7 8)  (1529 7)  (1529 7)  Enable bit of Mux _local_links/g1_mux_1 => span4_vert_25 lc_trk_g1_1
 (8 9)  (1530 6)  (1530 6)  routing T_29_0.span4_vert_25 <X> T_29_0.lc_trk_g1_1
 (11 10)  (1543 4)  (1543 4)  routing T_29_0.lc_trk_g1_1 <X> T_29_0.wire_io_cluster/io_1/OUT_ENB
 (16 10)  (1514 4)  (1514 4)  IOB_1 IO Functioning bit
 (11 11)  (1543 5)  (1543 5)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_1 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (1545 5)  (1545 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1515 2)  (1515 2)  IOB_1 IO Functioning bit
 (17 14)  (1515 0)  (1515 0)  IOB_1 IO Functioning bit


IO_Tile_30_0

 (3 1)  (1591 14)  (1591 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1590 8)  (1590 8)  IO control bit: IODOWN_REN_0



IO_Tile_31_0

 (3 1)  (1645 14)  (1645 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (1644 8)  (1644 8)  IO control bit: BIODOWN_REN_0



IO_Tile_32_0

 (3 1)  (1699 14)  (1699 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1698 8)  (1698 8)  IO control bit: IODOWN_REN_0


