--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml cpu.twx cpu.ncd -o cpu.twr cpu.pcf -ucf cpu.ucf

Design file:              cpu.ncd
Physical constraint file: cpu.pcf
Device,package,speed:     xc3s1200e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock rst
------------+------------+------------+----------------------+--------+
            |Max Setup to|Max Hold to |                      | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s)     | Phase  |
------------+------------+------------+----------------------+--------+
dataReady   |   -1.104(F)|    4.099(F)|u17/dataOut_10_not0001|   0.000|
ram1Data<0> |   -0.607(F)|    3.513(F)|u17/dataOut_10_not0001|   0.000|
ram1Data<1> |   -2.441(F)|    5.168(F)|u17/dataOut_10_not0001|   0.000|
ram1Data<2> |   -2.684(F)|    5.187(F)|u17/dataOut_10_not0001|   0.000|
ram1Data<3> |   -2.587(F)|    5.110(F)|u17/dataOut_10_not0001|   0.000|
ram1Data<4> |   -3.150(F)|    5.559(F)|u17/dataOut_10_not0001|   0.000|
ram1Data<5> |   -3.151(F)|    5.559(F)|u17/dataOut_10_not0001|   0.000|
ram1Data<6> |   -2.105(F)|    4.733(F)|u17/dataOut_10_not0001|   0.000|
ram1Data<7> |   -2.357(F)|    4.923(F)|u17/dataOut_10_not0001|   0.000|
ram2Data<0> |   -1.300(F)|    4.068(F)|u17/dataOut_10_not0001|   0.000|
            |   -1.041(F)|    3.749(F)|u17/insOut_not0001    |   0.000|
ram2Data<1> |    0.107(F)|    3.130(F)|u17/dataOut_10_not0001|   0.000|
            |   -0.963(F)|    3.687(F)|u17/insOut_not0001    |   0.000|
ram2Data<2> |   -2.161(F)|    4.769(F)|u17/dataOut_10_not0001|   0.000|
            |   -0.471(F)|    3.280(F)|u17/insOut_not0001    |   0.000|
ram2Data<3> |   -2.247(F)|    4.838(F)|u17/dataOut_10_not0001|   0.000|
            |   -0.507(F)|    3.309(F)|u17/insOut_not0001    |   0.000|
ram2Data<4> |   -1.909(F)|    4.566(F)|u17/dataOut_10_not0001|   0.000|
            |   -0.266(F)|    3.123(F)|u17/insOut_not0001    |   0.000|
ram2Data<5> |   -2.411(F)|    4.968(F)|u17/dataOut_10_not0001|   0.000|
            |   -1.419(F)|    4.046(F)|u17/insOut_not0001    |   0.000|
ram2Data<6> |   -1.595(F)|    4.326(F)|u17/dataOut_10_not0001|   0.000|
            |   -0.461(F)|    3.285(F)|u17/insOut_not0001    |   0.000|
ram2Data<7> |   -1.630(F)|    4.341(F)|u17/dataOut_10_not0001|   0.000|
            |   -1.551(F)|    4.157(F)|u17/insOut_not0001    |   0.000|
ram2Data<8> |   -2.188(F)|    4.800(F)|u17/dataOut_10_not0001|   0.000|
            |   -1.921(F)|    4.447(F)|u17/insOut_not0001    |   0.000|
ram2Data<9> |   -2.500(F)|    5.062(F)|u17/dataOut_10_not0001|   0.000|
            |   -2.304(F)|    4.753(F)|u17/insOut_not0001    |   0.000|
ram2Data<10>|   -1.863(F)|    4.518(F)|u17/dataOut_10_not0001|   0.000|
            |   -0.896(F)|    3.626(F)|u17/insOut_not0001    |   0.000|
ram2Data<11>|   -2.168(F)|    4.762(F)|u17/dataOut_10_not0001|   0.000|
            |   -0.814(F)|    3.559(F)|u17/insOut_not0001    |   0.000|
ram2Data<12>|   -2.307(F)|    4.914(F)|u17/dataOut_10_not0001|   0.000|
            |   -1.018(F)|    3.734(F)|u17/insOut_not0001    |   0.000|
ram2Data<13>|   -2.652(F)|    5.190(F)|u17/dataOut_10_not0001|   0.000|
            |   -2.296(F)|    4.757(F)|u17/insOut_not0001    |   0.000|
ram2Data<14>|   -2.088(F)|    4.740(F)|u17/dataOut_10_not0001|   0.000|
            |   -1.287(F)|    3.945(F)|u17/insOut_not0001    |   0.000|
ram2Data<15>|   -2.386(F)|    4.978(F)|u17/dataOut_10_not0001|   0.000|
            |   -1.692(F)|    4.269(F)|u17/insOut_not0001    |   0.000|
tbre        |    0.894(F)|    2.313(F)|u17/dataOut_10_not0001|   0.000|
tsre        |    1.684(F)|    1.681(F)|u17/dataOut_10_not0001|   0.000|
------------+------------+------------+----------------------+--------+

Clock rst to Pad
------------+------------+-------------------------------+--------+
            | clk (edge) |                               | Clock  |
Destination |   to PAD   |Internal Clock(s)              | Phase  |
------------+------------+-------------------------------+--------+
digit1<0>   |   24.406(F)|u5/controllerOut_not0001       |   0.000|
digit1<1>   |   24.097(F)|u5/controllerOut_not0001       |   0.000|
digit1<2>   |   23.748(F)|u5/controllerOut_not0001       |   0.000|
digit1<3>   |   23.371(F)|u5/controllerOut_not0001       |   0.000|
digit1<4>   |   23.856(F)|u5/controllerOut_not0001       |   0.000|
digit1<5>   |   25.147(F)|u5/controllerOut_not0001       |   0.000|
digit1<6>   |   25.778(F)|u5/controllerOut_not0001       |   0.000|
digit2<0>   |   21.507(F)|u5/controllerOut_not0001       |   0.000|
digit2<1>   |   23.556(F)|u5/controllerOut_not0001       |   0.000|
digit2<2>   |   21.836(F)|u5/controllerOut_not0001       |   0.000|
digit2<3>   |   21.885(F)|u5/controllerOut_not0001       |   0.000|
digit2<4>   |   22.258(F)|u5/controllerOut_not0001       |   0.000|
digit2<5>   |   22.038(F)|u5/controllerOut_not0001       |   0.000|
digit2<6>   |   22.040(F)|u5/controllerOut_not0001       |   0.000|
led<12>     |    6.271(F)|rst_IBUF                       |   0.000|
led<13>     |    6.261(F)|rst_IBUF                       |   0.000|
led<14>     |    6.338(F)|rst_IBUF                       |   0.000|
led<15>     |    6.293(F)|rst_IBUF                       |   0.000|
ram1Data<0> |   15.096(F)|u17/Mtrien_ram1_data<0>_not0001|   0.000|
ram1Data<1> |   15.096(F)|u17/Mtrien_ram1_data<0>_not0001|   0.000|
ram1Data<2> |   15.088(F)|u17/Mtrien_ram1_data<0>_not0001|   0.000|
ram1Data<3> |   15.088(F)|u17/Mtrien_ram1_data<0>_not0001|   0.000|
ram1Data<4> |   15.088(F)|u17/Mtrien_ram1_data<0>_not0001|   0.000|
ram1Data<5> |   15.088(F)|u17/Mtrien_ram1_data<0>_not0001|   0.000|
ram1Data<6> |   15.106(F)|u17/Mtrien_ram1_data<0>_not0001|   0.000|
ram1Data<7> |   15.106(F)|u17/Mtrien_ram1_data<0>_not0001|   0.000|
ram2Addr<0> |   11.355(F)|u17/ram2_addr_0_not0001        |   0.000|
ram2Addr<1> |   11.355(F)|u17/ram2_addr_0_not0001        |   0.000|
ram2Addr<2> |   11.485(F)|u17/ram2_addr_0_not0001        |   0.000|
ram2Addr<3> |   11.362(F)|u17/ram2_addr_0_not0001        |   0.000|
ram2Addr<4> |   11.498(F)|u17/ram2_addr_0_not0001        |   0.000|
ram2Addr<5> |   11.498(F)|u17/ram2_addr_0_not0001        |   0.000|
ram2Addr<6> |   11.378(F)|u17/ram2_addr_0_not0001        |   0.000|
ram2Addr<7> |   11.378(F)|u17/ram2_addr_0_not0001        |   0.000|
ram2Addr<8> |   11.738(F)|u17/ram2_addr_0_not0001        |   0.000|
ram2Addr<9> |   11.751(F)|u17/ram2_addr_0_not0001        |   0.000|
ram2Addr<10>|   11.738(F)|u17/ram2_addr_0_not0001        |   0.000|
ram2Addr<11>|   11.751(F)|u17/ram2_addr_0_not0001        |   0.000|
ram2Addr<12>|   12.562(F)|u17/ram2_addr_0_not0001        |   0.000|
ram2Addr<13>|   11.494(F)|u17/ram2_addr_0_not0001        |   0.000|
ram2Addr<14>|   11.494(F)|u17/ram2_addr_0_not0001        |   0.000|
ram2Addr<15>|   11.573(F)|u17/ram2_addr_0_not0001        |   0.000|
ram2Data<0> |    7.996(F)|rst_IBUF                       |   0.000|
            |   11.209(F)|u17/Mtrien_ram2_data_not0001   |   0.000|
ram2Data<1> |    9.212(F)|rst_IBUF                       |   0.000|
            |   11.663(F)|u17/Mtrien_ram2_data_not0001   |   0.000|
ram2Data<2> |    9.238(F)|rst_IBUF                       |   0.000|
            |   12.374(F)|u17/Mtrien_ram2_data_not0001   |   0.000|
ram2Data<3> |    8.806(F)|rst_IBUF                       |   0.000|
            |   12.555(F)|u17/Mtrien_ram2_data_not0001   |   0.000|
ram2Data<4> |    8.006(F)|rst_IBUF                       |   0.000|
            |   11.228(F)|u17/Mtrien_ram2_data_not0001   |   0.000|
ram2Data<5> |    8.263(F)|rst_IBUF                       |   0.000|
            |   11.182(F)|u17/Mtrien_ram2_data_not0001   |   0.000|
ram2Data<6> |    9.217(F)|rst_IBUF                       |   0.000|
            |   12.555(F)|u17/Mtrien_ram2_data_not0001   |   0.000|
ram2Data<7> |    8.226(F)|rst_IBUF                       |   0.000|
            |   11.228(F)|u17/Mtrien_ram2_data_not0001   |   0.000|
ram2Data<8> |    8.524(F)|rst_IBUF                       |   0.000|
            |   11.165(F)|u17/Mtrien_ram2_data_not0001   |   0.000|
ram2Data<9> |    8.636(F)|rst_IBUF                       |   0.000|
            |   11.214(F)|u17/Mtrien_ram2_data_not0001   |   0.000|
ram2Data<10>|    8.856(F)|rst_IBUF                       |   0.000|
            |   11.182(F)|u17/Mtrien_ram2_data_not0001   |   0.000|
ram2Data<11>|    8.800(F)|rst_IBUF                       |   0.000|
            |   11.203(F)|u17/Mtrien_ram2_data_not0001   |   0.000|
ram2Data<12>|    8.573(F)|rst_IBUF                       |   0.000|
            |   11.182(F)|u17/Mtrien_ram2_data_not0001   |   0.000|
ram2Data<13>|    9.052(F)|rst_IBUF                       |   0.000|
            |   11.214(F)|u17/Mtrien_ram2_data_not0001   |   0.000|
ram2Data<14>|    8.904(F)|rst_IBUF                       |   0.000|
            |   11.203(F)|u17/Mtrien_ram2_data_not0001   |   0.000|
ram2Data<15>|    8.501(F)|rst_IBUF                       |   0.000|
            |   11.182(F)|u17/Mtrien_ram2_data_not0001   |   0.000|
ram2Oe      |   10.574(F)|u17/ram2_oe_not0001            |   0.000|
ram2We      |    8.028(F)|u17/ram2_we_not0001            |   0.000|
rdn         |   13.444(F)|u17/rdn_not0001                |   0.000|
wrn         |   14.247(F)|u17/wrn_not0001                |   0.000|
------------+------------+-------------------------------+--------+

Clock to Setup on destination clock clkIn
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clkIn          |    1.664|         |         |    1.651|
rst            |    1.664|         |         |    1.651|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_50
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_50         |    2.197|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rst
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clkIn          |    1.664|         |   12.282|   12.926|
rst            |    1.664|         |   12.282|   14.995|
---------------+---------+---------+---------+---------+


Analysis completed Sun Nov 27 11:43:45 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 216 MB



