<?xml version="1.0" encoding="UTF-8" standalone="no" ?><Component xmlns="http://actel.com/sweng/afi"><name>crc_ahb_ip</name><vendor/><library/><version/><fileSets><fileSet fileSetId="OTHER_FILESET"><file fileid="0"><name>./crc_ahb_ip.sdb</name><userFileType>SDB</userFileType></file><file fileid="1"><name>./crc_ahb_ip_DataSheet.xml</name><userFileType>log</userFileType></file></fileSet><fileSet fileSetId="DESIGNER_FILESET"><file fileid="2"><name>./crc_ahb_ip.pdc</name><userFileType>PDC</userFileType></file></fileSet><fileSet fileSetId="ANY_SIMULATION_FILESET"><file fileid="3"><name>./subsystem.bfm</name><userFileType>unknown</userFileType></file></fileSet><fileSet fileSetId="COMPONENT_FILESET"><file fileid="4"><name>../../Actel/DirectCore/CoreAHBLite/5.0.100/CoreAHBLite.cxf</name><userFileType>CXF</userFileType></file></fileSet><fileSet fileSetId="HDL_FILESET"><file fileid="5"><name>./crc_ahb_ip.v</name><fileType>verilogSource</fileType></file></fileSet><fileSet fileSetId="STIMULUS_FILESET"><file fileid="6"><name>./testbench.v</name><fileType>verilogSource</fileType></file></fileSet></fileSets><hwModel><views><view><fileSetRef>OTHER_FILESET</fileSetRef><fileSetRef>DESIGNER_FILESET</fileSetRef><fileSetRef>COMPONENT_FILESET</fileSetRef><fileSetRef>STIMULUS_FILESET</fileSetRef><name>OTHER</name></view><view><fileSetRef>ANY_SIMULATION_FILESET</fileSetRef><name>SIMULATION</name></view><view><fileSetRef>HDL_FILESET</fileSetRef><name>HDL</name></view></views></hwModel><category>SmartCoreDesign</category><function>SmartDesign</function><variation>SmartDesign</variation><vendor>Actel</vendor><version>1.0</version><vendorExtension><type>SmartCoreDesign</type></vendorExtension><vendorExtension><state value="GENERATED"/></vendorExtension><vendorExtensions><previousType/><preDesignInGoodState>false</preDesignInGoodState><componentRef library="" name="" vendor="" version=""/><dependentModules><module id_library="DirectCore" id_name="CoreAHBLite" id_vendor="Actel" id_version="5.0.100" module_class="SpiritModule" name="CoreAHBLite" state="GOOD" type="3"/><module module_class="ComponentModule" name="crc_ahb_ip_MSS::work" state="GOOD" type="1"/><module file="hdl\crc_ip.v" id_library="Private" id_name="crc_ip" id_vendor="User" id_version="1.0" module_class="HDLSpiritModule" name="crc_ip" state="GOOD" type="4"/></dependentModules></vendorExtensions><busInterfaces><busInterface><name>UART_0</name><busType library="Internal" name="Group" vendor="Actel" version=""/><slave/><vendorExtensions><used>true</used></vendorExtensions><signalMap><signal><componentSignalName>UART_0_TXD</componentSignalName><busSignalName>UART_0_TXD</busSignalName></signal><signal><componentSignalName>UART_0_RXD</componentSignalName><busSignalName>UART_0_RXD</busSignalName></signal></signalMap></busInterface></busInterfaces><model><signals><signal><name>UART_0_TXD</name><direction>out</direction><export>true</export><vendorExtensions><pad>true</pad><padMacro>OUTBUF_MSS%CRC:46539%</padMacro><padMacroPin/><packagePin>Y22</packagePin><used>true</used></vendorExtensions></signal><signal><name>UART_0_RXD</name><direction>in</direction><export>true</export><vendorExtensions><pad>true</pad><padMacro>INBUF_MSS%CRC:49473%</padMacro><padMacroPin/><packagePin>U18</packagePin><used>true</used></vendorExtensions></signal><signal><name>MSS_RESET_N</name><direction>in</direction><export>true</export><vendorExtensions><pad>true</pad><padMacro>INBUF_MSS%CRC:49473%</padMacro><padMacroPin/><packagePin>R1</packagePin><used>true</used></vendorExtensions></signal></signals></model></Component>