$date
	Tue May  7 11:59:21 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module Encrypter_tb $end
$var wire 3 ! state [2:0] $end
$var wire 1 " reqOut $end
$var wire 1 # reqIn $end
$var wire 16 $ key [15:0] $end
$var wire 16 % data_in [15:0] $end
$var wire 16 & dataOut [15:0] $end
$var reg 1 ' cap $end
$var reg 1 ( clk $end
$var reg 16 ) dataIn [15:0] $end
$var reg 1 * prog $end
$var reg 1 + rdyIn $end
$var reg 1 , reset $end
$var reg 4 - rot_offset [3:0] $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx -
1,
x+
x*
bx )
1(
x'
b0 &
b0 %
b0 $
0#
0"
b0 !
$end
#5000
0(
#10000
1(
0,
#15000
0(
#20000
1(
b1100110011100011 )
#25000
0(
#30000
b1 !
1(
1*
#35000
0(
#40000
1#
b10 !
1(
#45000
b111 -
b1111000011110000 )
0(
#50000
b11 !
1+
1(
#55000
0(
#60000
0#
b100 !
b1111000011110000 %
1(
#65000
0(
#70000
b101 !
b111000111100110 $
1(
0+
#75000
1"
b1000000100010110 &
0(
#80000
1(
#85000
0(
0'
#90000
1(
#95000
b10 !
1#
1"
0(
1'
#100000
1(
#105000
b11 !
1+
0(
0'
#110000
0#
b100 !
1(
#115000
b10 !
1#
0"
0(
1'
#120000
1(
0+
#125000
b11 !
1+
0(
#130000
0#
b100 !
1(
#135000
0(
#140000
b101 !
1(
0+
#145000
1"
0(
#150000
1(
#155000
0(
0'
#160000
1(
#165000
b10 !
1#
1"
0(
1'
#170000
1(
