# This is a Makefile for a project

# Define variables
CC = gcc
CFLAGS = -Wall -Werror
OBJ_FILES = main.o helper.o

# Make all target
all: executable

# Link the executable
executable: $(OBJ_FILES)
	$(CC) $(OBJ_FILES) -o executable

# Compile main source file
main.o: main.c
	$(CC) $(CFLAGS) -c main.c

# Compile helper source file
helper.o: helper.c
	$(CC) $(CFLAGS) -c helper.c

# Clean target
clean:
	rm -f *.o executable