// Seed: 2006487048
module module_0 (
    input  wand id_0,
    output wor  id_1,
    input  tri0 id_2,
    output tri0 id_3
);
  reg id_5;
  reg id_6 = id_5;
  always id_6 <= #1 id_2 - id_5;
endmodule
module module_1 (
    input supply0 id_0,
    input wire id_1,
    output tri1 id_2,
    input tri0 id_3,
    input tri1 id_4,
    input tri0 id_5,
    input wor module_1,
    output supply0 id_7,
    input wand id_8,
    input supply1 id_9,
    output tri1 id_10,
    output wor id_11,
    output supply1 id_12,
    input supply0 id_13,
    output tri0 id_14,
    input supply1 id_15,
    input tri0 id_16,
    input tri id_17,
    input wire id_18,
    input wor id_19,
    output supply0 id_20,
    input supply1 id_21,
    input tri id_22,
    output supply1 id_23,
    input wor id_24,
    output tri id_25,
    output uwire id_26
);
  assign id_23 = 0;
  wire id_28;
  module_0(
      id_0, id_11, id_5, id_11
  );
  assign id_25 = id_8;
endmodule
