v {xschem version=3.4.3 file_version=1.2
}
G {}
K {}
V {}
S {}
E {}
N 180 -3670 180 -3630 {
lab=VDDD}
N 230 -3670 230 -3630 {
lab=VCM}
N 330 -3490 380 -3490 {
lab=Bit_10}
N -90 -3570 -40 -3570 {
lab=D_C_11}
N -90 -3550 -40 -3550 {
lab=Set}
N -90 -3530 -40 -3530 {
lab=Reset}
N -90 -3510 -40 -3510 {
lab=CK11}
N -110 -3570 -90 -3570 {
lab=D_C_11}
N -110 -3430 -40 -3430 {
lab=out_11}
N 90 -3310 90 -3270 {
lab=clks}
N 180 -3310 180 -3270 {
lab=VSSD}
N -90 -3140 -40 -3140 {
lab=D_C_10}
N -90 -3120 -40 -3120 {
lab=Set}
N -90 -3100 -40 -3100 {
lab=Reset}
N -90 -3080 -40 -3080 {
lab=CK10}
N -110 -3140 -90 -3140 {
lab=D_C_10}
N -110 -3000 -40 -3000 {
lab=out_10}
N 180 -3240 180 -3200 {
lab=VDDD}
N 230 -3240 230 -3200 {
lab=VCM}
N 330 -3060 380 -3060 {
lab=Bit_9}
N 90 -2880 90 -2840 {
lab=clks}
N 180 -2880 180 -2840 {
lab=VSSD}
N -90 -2710 -40 -2710 {
lab=D_C_9}
N -90 -2690 -40 -2690 {
lab=Set}
N -90 -2670 -40 -2670 {
lab=Reset}
N -90 -2650 -40 -2650 {
lab=CK9}
N -110 -2710 -90 -2710 {
lab=D_C_9}
N -110 -2570 -40 -2570 {
lab=out_9}
N 180 -2810 180 -2770 {
lab=VDDD}
N 230 -2810 230 -2770 {
lab=VCM}
N 330 -2630 380 -2630 {
lab=Bit_8}
N 90 -2450 90 -2410 {
lab=clks}
N 180 -2450 180 -2410 {
lab=VSSD}
N -90 -2290 -40 -2290 {
lab=D_C_8}
N -90 -2270 -40 -2270 {
lab=Set}
N -90 -2250 -40 -2250 {
lab=Reset}
N -90 -2230 -40 -2230 {
lab=CK8}
N -110 -2290 -90 -2290 {
lab=D_C_8}
N -110 -2150 -40 -2150 {
lab=out_8}
N 90 -2030 90 -1990 {
lab=clks}
N 180 -2030 180 -1990 {
lab=VSSD}
N 180 -2390 180 -2350 {
lab=VDDD}
N 230 -2390 230 -2350 {
lab=VCM}
N 330 -2210 380 -2210 {
lab=Bit_7}
N -90 -1850 -40 -1850 {
lab=D_C_7}
N -90 -1830 -40 -1830 {
lab=Set}
N -90 -1810 -40 -1810 {
lab=Reset}
N -90 -1790 -40 -1790 {
lab=CK7}
N -110 -1850 -90 -1850 {
lab=D_C_7}
N -110 -1710 -40 -1710 {
lab=out_7}
N 90 -1590 90 -1550 {
lab=clks}
N 180 -1590 180 -1550 {
lab=VSSD}
N 180 -1950 180 -1910 {
lab=VDDD}
N 230 -1950 230 -1910 {
lab=VCM}
N 330 -1770 380 -1770 {
lab=Bit_6}
N -90 -1400 -40 -1400 {
lab=D_C_6}
N -90 -1380 -40 -1380 {
lab=Set}
N -90 -1360 -40 -1360 {
lab=Reset}
N -90 -1340 -40 -1340 {
lab=CK6}
N -110 -1400 -90 -1400 {
lab=D_C_6}
N -110 -1260 -40 -1260 {
lab=out_6}
N 180 -1500 180 -1460 {
lab=VDDD}
N 230 -1500 230 -1460 {
lab=VCM}
N 330 -1320 380 -1320 {
lab=Bit_5}
N 90 -1140 90 -1100 {
lab=clks}
N 180 -1140 180 -1100 {
lab=VSSD}
N -90 -960 -40 -960 {
lab=D_C_5}
N -90 -940 -40 -940 {
lab=Set}
N -90 -920 -40 -920 {
lab=Reset}
N -90 -900 -40 -900 {
lab=CK5}
N -110 -960 -90 -960 {
lab=D_C_5}
N -110 -820 -40 -820 {
lab=out_5}
N 180 -1060 180 -1020 {
lab=VDDD}
N 230 -1060 230 -1020 {
lab=VCM}
N 330 -880 380 -880 {
lab=Bit_4}
N 90 -700 90 -660 {
lab=clks}
N 180 -700 180 -660 {
lab=VSSD}
N -90 -520 -40 -520 {
lab=D_C_4}
N -90 -500 -40 -500 {
lab=Set}
N -90 -480 -40 -480 {
lab=Reset}
N -90 -460 -40 -460 {
lab=CK4}
N -110 -520 -90 -520 {
lab=D_C_4}
N -110 -380 -40 -380 {
lab=out_4}
N 180 -620 180 -580 {
lab=VDDD}
N 230 -620 230 -580 {
lab=VCM}
N 330 -440 380 -440 {
lab=Bit_3}
N 90 -260 90 -220 {
lab=clks}
N 180 -260 180 -220 {
lab=VSSD}
N -90 -90 -40 -90 {
lab=D_C_3}
N -90 -70 -40 -70 {
lab=Set}
N -90 -50 -40 -50 {
lab=Reset}
N -90 -30 -40 -30 {
lab=CK3}
N -110 -90 -90 -90 {
lab=D_C_3}
N -110 50 -40 50 {
lab=out_3}
N 180 -190 180 -150 {
lab=VDDD}
N 230 -190 230 -150 {
lab=VCM}
N 330 -10 380 -10 {
lab=Bit_2}
N 90 170 90 210 {
lab=clks}
N 180 170 180 210 {
lab=VSSD}
N -90 340 -40 340 {
lab=D_C_2}
N -90 360 -40 360 {
lab=Set}
N -90 380 -40 380 {
lab=Reset}
N -90 400 -40 400 {
lab=CK2}
N -110 340 -90 340 {
lab=D_C_2}
N -110 480 -40 480 {
lab=out_2}
N 180 240 180 280 {
lab=VDDD}
N 230 240 230 280 {
lab=VCM}
N 330 420 380 420 {
lab=Bit_1}
N 90 600 90 640 {
lab=clks}
N 180 600 180 640 {
lab=VSSD}
N -90 780 -40 780 {
lab=D_C_1}
N -90 800 -40 800 {
lab=Set}
N -90 820 -40 820 {
lab=Reset}
N -90 840 -40 840 {
lab=CK1}
N -110 780 -90 780 {
lab=D_C_1}
N -110 920 -40 920 {
lab=out_1}
N 180 680 180 720 {
lab=VDDD}
N 230 680 230 720 {
lab=VCM}
N 330 860 380 860 {
lab=Bit_0}
N 90 1040 90 1080 {
lab=clks}
N 180 1040 180 1080 {
lab=VSSD}
C {devices/lab_wire.sym} 180 -3660 0 0 {name=p6 sig_type=std_logic lab=VDDD}
C {devices/lab_wire.sym} 230 -3660 0 0 {name=p1 sig_type=std_logic lab=VCM}
C {devices/lab_wire.sym} -50 -3570 0 0 {name=p2 sig_type=std_logic lab=D_C_11}
C {devices/lab_wire.sym} -50 -3550 0 0 {name=p3 sig_type=std_logic lab=Set}
C {devices/lab_wire.sym} -50 -3530 0 0 {name=p4 sig_type=std_logic lab=Reset}
C {devices/lab_wire.sym} -50 -3510 0 0 {name=p5 sig_type=std_logic lab=CK11}
C {devices/lab_wire.sym} 380 -3490 0 0 {name=p7 sig_type=std_logic lab=Bit_10}
C {devices/lab_wire.sym} -60 -3430 0 0 {name=p8 sig_type=std_logic lab=out_11}
C {devices/lab_wire.sym} 90 -3280 0 0 {name=p9 sig_type=std_logic lab=clks}
C {devices/lab_wire.sym} 180 -3280 0 0 {name=p10 sig_type=std_logic lab=VSSD}
C {devices/lab_wire.sym} -50 -3140 0 0 {name=p11 sig_type=std_logic lab=D_C_10}
C {devices/lab_wire.sym} -50 -3120 0 0 {name=p12 sig_type=std_logic lab=Set}
C {devices/lab_wire.sym} -50 -3100 0 0 {name=p13 sig_type=std_logic lab=Reset}
C {devices/lab_wire.sym} -50 -3080 0 0 {name=p14 sig_type=std_logic lab=CK10}
C {devices/lab_wire.sym} -60 -3000 0 0 {name=p15 sig_type=std_logic lab=out_10}
C {devices/lab_wire.sym} 180 -3230 0 0 {name=p16 sig_type=std_logic lab=VDDD}
C {devices/lab_wire.sym} 230 -3230 0 0 {name=p17 sig_type=std_logic lab=VCM}
C {devices/lab_wire.sym} 380 -3060 0 0 {name=p18 sig_type=std_logic lab=Bit_9}
C {devices/lab_wire.sym} 90 -2850 0 0 {name=p19 sig_type=std_logic lab=clks}
C {devices/lab_wire.sym} 180 -2850 0 0 {name=p20 sig_type=std_logic lab=VSSD}
C {devices/lab_wire.sym} -50 -2710 0 0 {name=p21 sig_type=std_logic lab=D_C_9}
C {devices/lab_wire.sym} -50 -2690 0 0 {name=p22 sig_type=std_logic lab=Set}
C {devices/lab_wire.sym} -50 -2670 0 0 {name=p23 sig_type=std_logic lab=Reset}
C {devices/lab_wire.sym} -50 -2650 0 0 {name=p24 sig_type=std_logic lab=CK9}
C {devices/lab_wire.sym} -60 -2570 0 0 {name=p25 sig_type=std_logic lab=out_9}
C {devices/lab_wire.sym} 180 -2800 0 0 {name=p26 sig_type=std_logic lab=VDDD}
C {devices/lab_wire.sym} 230 -2800 0 0 {name=p27 sig_type=std_logic lab=VCM}
C {devices/lab_wire.sym} 380 -2630 0 0 {name=p28 sig_type=std_logic lab=Bit_8}
C {devices/lab_wire.sym} 90 -2420 0 0 {name=p29 sig_type=std_logic lab=clks}
C {devices/lab_wire.sym} 180 -2420 0 0 {name=p30 sig_type=std_logic lab=VSSD}
C {devices/lab_wire.sym} -50 -2290 0 0 {name=p31 sig_type=std_logic lab=D_C_8}
C {devices/lab_wire.sym} -50 -2270 0 0 {name=p32 sig_type=std_logic lab=Set}
C {devices/lab_wire.sym} -50 -2250 0 0 {name=p33 sig_type=std_logic lab=Reset}
C {devices/lab_wire.sym} -50 -2230 0 0 {name=p34 sig_type=std_logic lab=CK8}
C {devices/lab_wire.sym} -60 -2150 0 0 {name=p35 sig_type=std_logic lab=out_8}
C {devices/lab_wire.sym} 90 -2000 0 0 {name=p36 sig_type=std_logic lab=clks}
C {devices/lab_wire.sym} 180 -2000 0 0 {name=p37 sig_type=std_logic lab=VSSD}
C {devices/lab_wire.sym} 180 -2380 0 0 {name=p38 sig_type=std_logic lab=VDDD}
C {devices/lab_wire.sym} 230 -2380 0 0 {name=p39 sig_type=std_logic lab=VCM}
C {devices/lab_wire.sym} 380 -2210 0 0 {name=p40 sig_type=std_logic lab=Bit_7}
C {devices/lab_wire.sym} -50 -1850 0 0 {name=p41 sig_type=std_logic lab=D_C_7}
C {devices/lab_wire.sym} -50 -1830 0 0 {name=p42 sig_type=std_logic lab=Set}
C {devices/lab_wire.sym} -50 -1810 0 0 {name=p43 sig_type=std_logic lab=Reset}
C {devices/lab_wire.sym} -50 -1790 0 0 {name=p44 sig_type=std_logic lab=CK7}
C {devices/lab_wire.sym} -60 -1710 0 0 {name=p45 sig_type=std_logic lab=out_7}
C {devices/lab_wire.sym} 90 -1560 0 0 {name=p46 sig_type=std_logic lab=clks}
C {devices/lab_wire.sym} 180 -1560 0 0 {name=p47 sig_type=std_logic lab=VSSD}
C {devices/lab_wire.sym} 180 -1940 0 0 {name=p48 sig_type=std_logic lab=VDDD}
C {devices/lab_wire.sym} 230 -1940 0 0 {name=p49 sig_type=std_logic lab=VCM}
C {devices/lab_wire.sym} 380 -1770 0 0 {name=p50 sig_type=std_logic lab=Bit_6}
C {devices/lab_wire.sym} -50 -1400 0 0 {name=p51 sig_type=std_logic lab=D_C_6}
C {devices/lab_wire.sym} -50 -1380 0 0 {name=p52 sig_type=std_logic lab=Set}
C {devices/lab_wire.sym} -50 -1360 0 0 {name=p53 sig_type=std_logic lab=Reset}
C {devices/lab_wire.sym} -50 -1340 0 0 {name=p54 sig_type=std_logic lab=CK6}
C {devices/lab_wire.sym} -60 -1260 0 0 {name=p55 sig_type=std_logic lab=out_6}
C {devices/lab_wire.sym} 180 -1490 0 0 {name=p56 sig_type=std_logic lab=VDDD}
C {devices/lab_wire.sym} 230 -1490 0 0 {name=p57 sig_type=std_logic lab=VCM}
C {devices/lab_wire.sym} 380 -1320 0 0 {name=p58 sig_type=std_logic lab=Bit_5}
C {devices/lab_wire.sym} 90 -1110 0 0 {name=p59 sig_type=std_logic lab=clks}
C {devices/lab_wire.sym} 180 -1110 0 0 {name=p60 sig_type=std_logic lab=VSSD}
C {devices/lab_wire.sym} -50 -960 0 0 {name=p61 sig_type=std_logic lab=D_C_5}
C {devices/lab_wire.sym} -50 -940 0 0 {name=p62 sig_type=std_logic lab=Set}
C {devices/lab_wire.sym} -50 -920 0 0 {name=p63 sig_type=std_logic lab=Reset}
C {devices/lab_wire.sym} -50 -900 0 0 {name=p64 sig_type=std_logic lab=CK5}
C {devices/lab_wire.sym} -60 -820 0 0 {name=p65 sig_type=std_logic lab=out_5}
C {devices/lab_wire.sym} 180 -1050 0 0 {name=p66 sig_type=std_logic lab=VDDD}
C {devices/lab_wire.sym} 230 -1050 0 0 {name=p67 sig_type=std_logic lab=VCM}
C {devices/lab_wire.sym} 380 -880 0 0 {name=p68 sig_type=std_logic lab=Bit_4}
C {devices/lab_wire.sym} 90 -670 0 0 {name=p69 sig_type=std_logic lab=clks}
C {devices/lab_wire.sym} 180 -670 0 0 {name=p70 sig_type=std_logic lab=VSSD}
C {devices/lab_wire.sym} -50 -520 0 0 {name=p71 sig_type=std_logic lab=D_C_4}
C {devices/lab_wire.sym} -50 -500 0 0 {name=p72 sig_type=std_logic lab=Set}
C {devices/lab_wire.sym} -50 -480 0 0 {name=p73 sig_type=std_logic lab=Reset}
C {devices/lab_wire.sym} -50 -460 0 0 {name=p74 sig_type=std_logic lab=CK4}
C {devices/lab_wire.sym} -60 -380 0 0 {name=p75 sig_type=std_logic lab=out_4}
C {devices/lab_wire.sym} 180 -610 0 0 {name=p76 sig_type=std_logic lab=VDDD}
C {devices/lab_wire.sym} 230 -610 0 0 {name=p77 sig_type=std_logic lab=VCM}
C {devices/lab_wire.sym} 380 -440 0 0 {name=p78 sig_type=std_logic lab=Bit_3}
C {devices/lab_wire.sym} 90 -230 0 0 {name=p79 sig_type=std_logic lab=clks}
C {devices/lab_wire.sym} 180 -230 0 0 {name=p80 sig_type=std_logic lab=VSSD}
C {devices/lab_wire.sym} -50 -90 0 0 {name=p81 sig_type=std_logic lab=D_C_3}
C {devices/lab_wire.sym} -50 -70 0 0 {name=p82 sig_type=std_logic lab=Set}
C {devices/lab_wire.sym} -50 -50 0 0 {name=p83 sig_type=std_logic lab=Reset}
C {devices/lab_wire.sym} -50 -30 0 0 {name=p84 sig_type=std_logic lab=CK3}
C {devices/lab_wire.sym} -60 50 0 0 {name=p85 sig_type=std_logic lab=out_3}
C {devices/lab_wire.sym} 180 -180 0 0 {name=p86 sig_type=std_logic lab=VDDD}
C {devices/lab_wire.sym} 230 -180 0 0 {name=p87 sig_type=std_logic lab=VCM}
C {devices/lab_wire.sym} 380 -10 0 0 {name=p88 sig_type=std_logic lab=Bit_2}
C {devices/lab_wire.sym} 90 200 0 0 {name=p89 sig_type=std_logic lab=clks}
C {devices/lab_wire.sym} 180 200 0 0 {name=p90 sig_type=std_logic lab=VSSD}
C {devices/lab_wire.sym} -50 340 0 0 {name=p91 sig_type=std_logic lab=D_C_2}
C {devices/lab_wire.sym} -50 360 0 0 {name=p92 sig_type=std_logic lab=Set}
C {devices/lab_wire.sym} -50 380 0 0 {name=p93 sig_type=std_logic lab=Reset}
C {devices/lab_wire.sym} -50 400 0 0 {name=p94 sig_type=std_logic lab=CK2}
C {devices/lab_wire.sym} -60 480 0 0 {name=p95 sig_type=std_logic lab=out_2}
C {devices/lab_wire.sym} 180 250 0 0 {name=p96 sig_type=std_logic lab=VDDD}
C {devices/lab_wire.sym} 230 250 0 0 {name=p97 sig_type=std_logic lab=VCM}
C {devices/lab_wire.sym} 380 420 0 0 {name=p98 sig_type=std_logic lab=Bit_1}
C {devices/lab_wire.sym} 90 630 0 0 {name=p99 sig_type=std_logic lab=clks}
C {devices/lab_wire.sym} 180 630 0 0 {name=p100 sig_type=std_logic lab=VSSD}
C {devices/lab_wire.sym} -50 780 0 0 {name=p101 sig_type=std_logic lab=D_C_1}
C {devices/lab_wire.sym} -50 800 0 0 {name=p102 sig_type=std_logic lab=Set}
C {devices/lab_wire.sym} -50 820 0 0 {name=p103 sig_type=std_logic lab=Reset}
C {devices/lab_wire.sym} -50 840 0 0 {name=p104 sig_type=std_logic lab=CK1}
C {devices/lab_wire.sym} -60 920 0 0 {name=p105 sig_type=std_logic lab=out_1}
C {devices/lab_wire.sym} 180 690 0 0 {name=p106 sig_type=std_logic lab=VDDD}
C {devices/lab_wire.sym} 230 690 0 0 {name=p107 sig_type=std_logic lab=VCM}
C {devices/lab_wire.sym} 380 860 0 0 {name=p108 sig_type=std_logic lab=Bit_0}
C {devices/lab_wire.sym} 90 1070 0 0 {name=p109 sig_type=std_logic lab=clks}
C {devices/lab_wire.sym} 180 1070 0 0 {name=p110 sig_type=std_logic lab=VSSD}
C {devices/iopin.sym} -660 -3540 0 0 {name=p111 lab=VDDD}
C {devices/iopin.sym} -660 -3510 0 0 {name=p112 lab=VSSD}
C {devices/ipin.sym} -640 -3400 0 0 {name=p113 lab=Set}
C {devices/ipin.sym} -640 -3370 0 0 {name=p114 lab=Reset}
C {devices/iopin.sym} -660 -3470 0 0 {name=p115 lab=VCM}
C {devices/iopin.sym} 490 -3530 0 0 {name=p116 lab=Bit_10}
C {devices/ipin.sym} -640 -3330 0 0 {name=p117 lab=clks}
C {devices/ipin.sym} -260 -3520 0 0 {name=p118 lab=D_C_11}
C {devices/ipin.sym} -260 -3490 0 0 {name=p119 lab=CK11}
C {devices/iopin.sym} -330 -3450 0 0 {name=p120 lab=out_11}
C {devices/iopin.sym} 490 -3090 0 0 {name=p121 lab=Bit_9}
C {devices/ipin.sym} -260 -3080 0 0 {name=p122 lab=D_C_10}
C {devices/ipin.sym} -260 -3050 0 0 {name=p123 lab=CK10}
C {devices/iopin.sym} -330 -3010 0 0 {name=p124 lab=out_10}
C {devices/iopin.sym} 520 -2670 0 0 {name=p125 lab=Bit_8}
C {devices/ipin.sym} -230 -2660 0 0 {name=p126 lab=D_C_9}
C {devices/ipin.sym} -230 -2630 0 0 {name=p127 lab=CK9}
C {devices/iopin.sym} -300 -2590 0 0 {name=p128 lab=out_9}
C {devices/iopin.sym} 530 -2250 0 0 {name=p129 lab=Bit_7}
C {devices/ipin.sym} -220 -2240 0 0 {name=p130 lab=D_C_8}
C {devices/ipin.sym} -220 -2210 0 0 {name=p131 lab=CK8}
C {devices/iopin.sym} -290 -2170 0 0 {name=p132 lab=out_8}
C {devices/iopin.sym} 520 -1810 0 0 {name=p133 lab=Bit_6}
C {devices/ipin.sym} -230 -1800 0 0 {name=p134 lab=D_C_7}
C {devices/ipin.sym} -230 -1770 0 0 {name=p135 lab=CK7}
C {devices/iopin.sym} -300 -1730 0 0 {name=p136 lab=out_7}
C {devices/iopin.sym} 520 -1350 0 0 {name=p137 lab=Bit_5}
C {devices/ipin.sym} -230 -1340 0 0 {name=p138 lab=D_C_6}
C {devices/ipin.sym} -230 -1310 0 0 {name=p139 lab=CK6}
C {devices/iopin.sym} -300 -1270 0 0 {name=p140 lab=out_6}
C {devices/iopin.sym} 530 -910 0 0 {name=p141 lab=Bit_4}
C {devices/ipin.sym} -220 -900 0 0 {name=p142 lab=D_C_5}
C {devices/ipin.sym} -220 -870 0 0 {name=p143 lab=CK5}
C {devices/iopin.sym} -290 -830 0 0 {name=p144 lab=out_5}
C {devices/iopin.sym} 520 -480 0 0 {name=p145 lab=Bit_3}
C {devices/ipin.sym} -230 -470 0 0 {name=p146 lab=D_C_4}
C {devices/ipin.sym} -230 -440 0 0 {name=p147 lab=CK4}
C {devices/iopin.sym} -300 -400 0 0 {name=p148 lab=out_4}
C {devices/iopin.sym} 510 -20 0 0 {name=p149 lab=Bit_2}
C {devices/ipin.sym} -240 -10 0 0 {name=p150 lab=D_C_3}
C {devices/ipin.sym} -240 20 0 0 {name=p151 lab=CK3}
C {devices/iopin.sym} -310 60 0 0 {name=p152 lab=out_3}
C {devices/iopin.sym} 500 400 0 0 {name=p153 lab=Bit_1}
C {devices/ipin.sym} -250 410 0 0 {name=p154 lab=D_C_2}
C {devices/ipin.sym} -250 440 0 0 {name=p155 lab=CK2}
C {devices/iopin.sym} -320 480 0 0 {name=p156 lab=out_2}
C {devices/iopin.sym} 500 830 0 0 {name=p157 lab=Bit_0}
C {devices/ipin.sym} -250 840 0 0 {name=p158 lab=D_C_1}
C {devices/ipin.sym} -250 870 0 0 {name=p159 lab=CK1}
C {devices/iopin.sym} -320 910 0 0 {name=p160 lab=out_1}
C {PICO_contest/SAR_Asynchronous_Logic/xschem/SAR_Asynchronous_Logic.sym} -230 -3370 0 0 {name=x12}
C {PICO_contest/SAR_Asynchronous_Logic/xschem/SAR_Asynchronous_Logic.sym} -230 -2940 0 0 {name=x1}
C {PICO_contest/SAR_Asynchronous_Logic/xschem/SAR_Asynchronous_Logic.sym} -230 -2510 0 0 {name=x2}
C {PICO_contest/SAR_Asynchronous_Logic/xschem/SAR_Asynchronous_Logic.sym} -230 -2090 0 0 {name=x3}
C {PICO_contest/SAR_Asynchronous_Logic/xschem/SAR_Asynchronous_Logic.sym} -230 -1650 0 0 {name=x4}
C {PICO_contest/SAR_Asynchronous_Logic/xschem/SAR_Asynchronous_Logic.sym} -230 -1200 0 0 {name=x5}
C {PICO_contest/SAR_Asynchronous_Logic/xschem/SAR_Asynchronous_Logic.sym} -230 -760 0 0 {name=x6}
C {PICO_contest/SAR_Asynchronous_Logic/xschem/SAR_Asynchronous_Logic.sym} -230 -320 0 0 {name=x7}
C {PICO_contest/SAR_Asynchronous_Logic/xschem/SAR_Asynchronous_Logic.sym} -230 110 0 0 {name=x8}
C {PICO_contest/SAR_Asynchronous_Logic/xschem/SAR_Asynchronous_Logic.sym} -230 540 0 0 {name=x9}
C {PICO_contest/SAR_Asynchronous_Logic/xschem/SAR_Asynchronous_Logic.sym} -230 980 0 0 {name=x10}
