Classic Timing Analyzer report for pc
Thu Dec 05 21:22:47 2024
Quartus II Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                              ;
+------------------------------+-------+---------------+------------------------------------------------+-----------+-----------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From      ; To        ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+-----------+-----------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 4.828 ns                                       ; in_pc     ; c[7]~reg0 ; --         ; clk      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 8.018 ns                                       ; c[4]~reg0 ; c[4]      ; clk        ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; 0.383 ns                                       ; a[7]      ; c[7]~reg0 ; --         ; clk      ; 0            ;
; Clock Setup: 'clk'           ; N/A   ; None          ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; c[0]~reg0 ; c[7]~reg0 ; clk        ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;           ;           ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+-----------+-----------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C5T144C6        ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 24     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                         ;
+-------+------------------------------------------------+-----------+-----------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From      ; To        ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-----------+-----------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; c[0]~reg0 ; c[7]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.719 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; c[1]~reg0 ; c[7]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.683 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; c[0]~reg0 ; c[6]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.648 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; c[1]~reg0 ; c[6]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.612 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; c[2]~reg0 ; c[7]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.577 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; c[3]~reg0 ; c[7]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.542 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; c[2]~reg0 ; c[6]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.506 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; c[0]~reg0 ; c[5]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.489 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; c[3]~reg0 ; c[6]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.471 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; c[4]~reg0 ; c[7]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.471 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; c[1]~reg0 ; c[5]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.453 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; c[0]~reg0 ; c[4]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.418 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; c[4]~reg0 ; c[6]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.400 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; c[1]~reg0 ; c[4]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.382 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; c[5]~reg0 ; c[7]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.368 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; c[0]~reg0 ; c[3]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.347 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; c[2]~reg0 ; c[5]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.347 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; c[3]~reg0 ; c[5]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.312 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; c[1]~reg0 ; c[3]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.311 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; c[5]~reg0 ; c[6]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.297 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; c[0]~reg0 ; c[2]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.276 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; c[2]~reg0 ; c[4]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.276 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; c[3]~reg0 ; c[4]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.241 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; c[4]~reg0 ; c[5]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.241 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; c[1]~reg0 ; c[2]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.240 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; c[6]~reg0 ; c[7]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.229 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; c[0]~reg0 ; c[1]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.205 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; c[2]~reg0 ; c[3]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.205 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; c[3]~reg0 ; c[3]~reg0 ; clk        ; clk      ; None                        ; None                      ; 0.855 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; c[4]~reg0 ; c[4]~reg0 ; clk        ; clk      ; None                        ; None                      ; 0.855 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; c[1]~reg0 ; c[1]~reg0 ; clk        ; clk      ; None                        ; None                      ; 0.854 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; c[6]~reg0 ; c[6]~reg0 ; clk        ; clk      ; None                        ; None                      ; 0.843 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; c[0]~reg0 ; c[0]~reg0 ; clk        ; clk      ; None                        ; None                      ; 0.822 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; c[2]~reg0 ; c[2]~reg0 ; clk        ; clk      ; None                        ; None                      ; 0.822 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; c[5]~reg0 ; c[5]~reg0 ; clk        ; clk      ; None                        ; None                      ; 0.822 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; c[7]~reg0 ; c[7]~reg0 ; clk        ; clk      ; None                        ; None                      ; 0.541 ns                ;
+-------+------------------------------------------------+-----------+-----------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------+
; tsu                                                              ;
+-------+--------------+------------+-------+-----------+----------+
; Slack ; Required tsu ; Actual tsu ; From  ; To        ; To Clock ;
+-------+--------------+------------+-------+-----------+----------+
; N/A   ; None         ; 4.828 ns   ; in_pc ; c[0]~reg0 ; clk      ;
; N/A   ; None         ; 4.828 ns   ; in_pc ; c[1]~reg0 ; clk      ;
; N/A   ; None         ; 4.828 ns   ; in_pc ; c[2]~reg0 ; clk      ;
; N/A   ; None         ; 4.828 ns   ; in_pc ; c[3]~reg0 ; clk      ;
; N/A   ; None         ; 4.828 ns   ; in_pc ; c[4]~reg0 ; clk      ;
; N/A   ; None         ; 4.828 ns   ; in_pc ; c[5]~reg0 ; clk      ;
; N/A   ; None         ; 4.828 ns   ; in_pc ; c[6]~reg0 ; clk      ;
; N/A   ; None         ; 4.828 ns   ; in_pc ; c[7]~reg0 ; clk      ;
; N/A   ; None         ; 4.526 ns   ; ld_pc ; c[0]~reg0 ; clk      ;
; N/A   ; None         ; 4.526 ns   ; ld_pc ; c[1]~reg0 ; clk      ;
; N/A   ; None         ; 4.526 ns   ; ld_pc ; c[2]~reg0 ; clk      ;
; N/A   ; None         ; 4.526 ns   ; ld_pc ; c[3]~reg0 ; clk      ;
; N/A   ; None         ; 4.526 ns   ; ld_pc ; c[4]~reg0 ; clk      ;
; N/A   ; None         ; 4.526 ns   ; ld_pc ; c[5]~reg0 ; clk      ;
; N/A   ; None         ; 4.526 ns   ; ld_pc ; c[6]~reg0 ; clk      ;
; N/A   ; None         ; 4.526 ns   ; ld_pc ; c[7]~reg0 ; clk      ;
; N/A   ; None         ; 3.839 ns   ; a[2]  ; c[2]~reg0 ; clk      ;
; N/A   ; None         ; 3.800 ns   ; a[3]  ; c[3]~reg0 ; clk      ;
; N/A   ; None         ; 3.553 ns   ; a[0]  ; c[0]~reg0 ; clk      ;
; N/A   ; None         ; 3.522 ns   ; a[4]  ; c[4]~reg0 ; clk      ;
; N/A   ; None         ; 3.520 ns   ; a[1]  ; c[1]~reg0 ; clk      ;
; N/A   ; None         ; -0.143 ns  ; a[5]  ; c[5]~reg0 ; clk      ;
; N/A   ; None         ; -0.146 ns  ; a[6]  ; c[6]~reg0 ; clk      ;
; N/A   ; None         ; -0.153 ns  ; a[7]  ; c[7]~reg0 ; clk      ;
+-------+--------------+------------+-------+-----------+----------+


+-------------------------------------------------------------------+
; tco                                                               ;
+-------+--------------+------------+-----------+------+------------+
; Slack ; Required tco ; Actual tco ; From      ; To   ; From Clock ;
+-------+--------------+------------+-----------+------+------------+
; N/A   ; None         ; 8.018 ns   ; c[4]~reg0 ; c[4] ; clk        ;
; N/A   ; None         ; 7.726 ns   ; c[5]~reg0 ; c[5] ; clk        ;
; N/A   ; None         ; 7.420 ns   ; c[2]~reg0 ; c[2] ; clk        ;
; N/A   ; None         ; 7.408 ns   ; c[0]~reg0 ; c[0] ; clk        ;
; N/A   ; None         ; 6.895 ns   ; c[3]~reg0 ; c[3] ; clk        ;
; N/A   ; None         ; 6.853 ns   ; c[7]~reg0 ; c[7] ; clk        ;
; N/A   ; None         ; 6.558 ns   ; c[6]~reg0 ; c[6] ; clk        ;
; N/A   ; None         ; 6.391 ns   ; c[1]~reg0 ; c[1] ; clk        ;
+-------+--------------+------------+-----------+------+------------+


+------------------------------------------------------------------------+
; th                                                                     ;
+---------------+-------------+-----------+-------+-----------+----------+
; Minimum Slack ; Required th ; Actual th ; From  ; To        ; To Clock ;
+---------------+-------------+-----------+-------+-----------+----------+
; N/A           ; None        ; 0.383 ns  ; a[7]  ; c[7]~reg0 ; clk      ;
; N/A           ; None        ; 0.376 ns  ; a[6]  ; c[6]~reg0 ; clk      ;
; N/A           ; None        ; 0.373 ns  ; a[5]  ; c[5]~reg0 ; clk      ;
; N/A           ; None        ; -3.290 ns ; a[1]  ; c[1]~reg0 ; clk      ;
; N/A           ; None        ; -3.292 ns ; a[4]  ; c[4]~reg0 ; clk      ;
; N/A           ; None        ; -3.323 ns ; a[0]  ; c[0]~reg0 ; clk      ;
; N/A           ; None        ; -3.570 ns ; a[3]  ; c[3]~reg0 ; clk      ;
; N/A           ; None        ; -3.609 ns ; a[2]  ; c[2]~reg0 ; clk      ;
; N/A           ; None        ; -4.291 ns ; ld_pc ; c[0]~reg0 ; clk      ;
; N/A           ; None        ; -4.291 ns ; ld_pc ; c[1]~reg0 ; clk      ;
; N/A           ; None        ; -4.291 ns ; ld_pc ; c[2]~reg0 ; clk      ;
; N/A           ; None        ; -4.291 ns ; ld_pc ; c[3]~reg0 ; clk      ;
; N/A           ; None        ; -4.291 ns ; ld_pc ; c[4]~reg0 ; clk      ;
; N/A           ; None        ; -4.291 ns ; ld_pc ; c[5]~reg0 ; clk      ;
; N/A           ; None        ; -4.291 ns ; ld_pc ; c[6]~reg0 ; clk      ;
; N/A           ; None        ; -4.291 ns ; ld_pc ; c[7]~reg0 ; clk      ;
; N/A           ; None        ; -4.568 ns ; in_pc ; c[0]~reg0 ; clk      ;
; N/A           ; None        ; -4.568 ns ; in_pc ; c[1]~reg0 ; clk      ;
; N/A           ; None        ; -4.568 ns ; in_pc ; c[2]~reg0 ; clk      ;
; N/A           ; None        ; -4.568 ns ; in_pc ; c[3]~reg0 ; clk      ;
; N/A           ; None        ; -4.568 ns ; in_pc ; c[4]~reg0 ; clk      ;
; N/A           ; None        ; -4.568 ns ; in_pc ; c[5]~reg0 ; clk      ;
; N/A           ; None        ; -4.568 ns ; in_pc ; c[6]~reg0 ; clk      ;
; N/A           ; None        ; -4.568 ns ; in_pc ; c[7]~reg0 ; clk      ;
+---------------+-------------+-----------+-------+-----------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition
    Info: Processing started: Thu Dec 05 21:22:47 2024
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off pc -c pc --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Info: Clock "clk" Internal fmax is restricted to 420.17 MHz between source register "c[0]~reg0" and destination register "c[7]~reg0"
    Info: fmax restricted to clock pin edge rate 2.38 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.719 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y5_N5; Fanout = 3; REG Node = 'c[0]~reg0'
            Info: 2: + IC(0.318 ns) + CELL(0.393 ns) = 0.711 ns; Loc. = LCCOMB_X26_Y5_N4; Fanout = 2; COMB Node = 'c[0]~25'
            Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.782 ns; Loc. = LCCOMB_X26_Y5_N6; Fanout = 2; COMB Node = 'c[1]~28'
            Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 0.853 ns; Loc. = LCCOMB_X26_Y5_N8; Fanout = 2; COMB Node = 'c[2]~30'
            Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 0.924 ns; Loc. = LCCOMB_X26_Y5_N10; Fanout = 2; COMB Node = 'c[3]~32'
            Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 0.995 ns; Loc. = LCCOMB_X26_Y5_N12; Fanout = 2; COMB Node = 'c[4]~34'
            Info: 7: + IC(0.000 ns) + CELL(0.159 ns) = 1.154 ns; Loc. = LCCOMB_X26_Y5_N14; Fanout = 2; COMB Node = 'c[5]~36'
            Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 1.225 ns; Loc. = LCCOMB_X26_Y5_N16; Fanout = 1; COMB Node = 'c[6]~38'
            Info: 9: + IC(0.000 ns) + CELL(0.410 ns) = 1.635 ns; Loc. = LCCOMB_X26_Y5_N18; Fanout = 1; COMB Node = 'c[7]~39'
            Info: 10: + IC(0.000 ns) + CELL(0.084 ns) = 1.719 ns; Loc. = LCFF_X26_Y5_N19; Fanout = 2; REG Node = 'c[7]~reg0'
            Info: Total cell delay = 1.401 ns ( 81.50 % )
            Info: Total interconnect delay = 0.318 ns ( 18.50 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "clk" to destination register is 2.362 ns
                Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'
                Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.111 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'clk~clkctrl'
                Info: 3: + IC(0.714 ns) + CELL(0.537 ns) = 2.362 ns; Loc. = LCFF_X26_Y5_N19; Fanout = 2; REG Node = 'c[7]~reg0'
                Info: Total cell delay = 1.526 ns ( 64.61 % )
                Info: Total interconnect delay = 0.836 ns ( 35.39 % )
            Info: - Longest clock path from clock "clk" to source register is 2.362 ns
                Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'
                Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.111 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'clk~clkctrl'
                Info: 3: + IC(0.714 ns) + CELL(0.537 ns) = 2.362 ns; Loc. = LCFF_X26_Y5_N5; Fanout = 3; REG Node = 'c[0]~reg0'
                Info: Total cell delay = 1.526 ns ( 64.61 % )
                Info: Total interconnect delay = 0.836 ns ( 35.39 % )
        Info: + Micro clock to output delay of source is 0.250 ns
        Info: + Micro setup delay of destination is -0.036 ns
Info: tsu for register "c[0]~reg0" (data pin = "in_pc", clock pin = "clk") is 4.828 ns
    Info: + Longest pin to register delay is 7.226 ns
        Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_73; Fanout = 2; PIN Node = 'in_pc'
        Info: 2: + IC(5.036 ns) + CELL(0.438 ns) = 6.336 ns; Loc. = LCCOMB_X26_Y5_N2; Fanout = 8; COMB Node = 'c~26'
        Info: 3: + IC(0.230 ns) + CELL(0.660 ns) = 7.226 ns; Loc. = LCFF_X26_Y5_N5; Fanout = 3; REG Node = 'c[0]~reg0'
        Info: Total cell delay = 1.960 ns ( 27.12 % )
        Info: Total interconnect delay = 5.266 ns ( 72.88 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Shortest clock path from clock "clk" to destination register is 2.362 ns
        Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.111 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.714 ns) + CELL(0.537 ns) = 2.362 ns; Loc. = LCFF_X26_Y5_N5; Fanout = 3; REG Node = 'c[0]~reg0'
        Info: Total cell delay = 1.526 ns ( 64.61 % )
        Info: Total interconnect delay = 0.836 ns ( 35.39 % )
Info: tco from clock "clk" to destination pin "c[4]" through register "c[4]~reg0" is 8.018 ns
    Info: + Longest clock path from clock "clk" to source register is 2.362 ns
        Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.111 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.714 ns) + CELL(0.537 ns) = 2.362 ns; Loc. = LCFF_X26_Y5_N13; Fanout = 3; REG Node = 'c[4]~reg0'
        Info: Total cell delay = 1.526 ns ( 64.61 % )
        Info: Total interconnect delay = 0.836 ns ( 35.39 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 5.406 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y5_N13; Fanout = 3; REG Node = 'c[4]~reg0'
        Info: 2: + IC(2.764 ns) + CELL(2.642 ns) = 5.406 ns; Loc. = PIN_9; Fanout = 0; PIN Node = 'c[4]'
        Info: Total cell delay = 2.642 ns ( 48.87 % )
        Info: Total interconnect delay = 2.764 ns ( 51.13 % )
Info: th for register "c[7]~reg0" (data pin = "a[7]", clock pin = "clk") is 0.383 ns
    Info: + Longest clock path from clock "clk" to destination register is 2.362 ns
        Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.111 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.714 ns) + CELL(0.537 ns) = 2.362 ns; Loc. = LCFF_X26_Y5_N19; Fanout = 2; REG Node = 'c[7]~reg0'
        Info: Total cell delay = 1.526 ns ( 64.61 % )
        Info: Total interconnect delay = 0.836 ns ( 35.39 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 2.245 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_90; Fanout = 1; PIN Node = 'a[7]'
        Info: 2: + IC(0.880 ns) + CELL(0.366 ns) = 2.245 ns; Loc. = LCFF_X26_Y5_N19; Fanout = 2; REG Node = 'c[7]~reg0'
        Info: Total cell delay = 1.365 ns ( 60.80 % )
        Info: Total interconnect delay = 0.880 ns ( 39.20 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 194 megabytes
    Info: Processing ended: Thu Dec 05 21:22:50 2024
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:00


