read -sv run_verilog_mid/adder_32b_11_96_71a2fa7438b2d7ab661f1c3aaa5f3469.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_11_96_71a2fa7438b2d7ab661f1c3aaa5f3469_yosys.v
