#! /usr/local/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-921-g3a70a84e)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
S_0x560244708e20 .scope module, "alu_tb" "alu_tb" 2 2;
 .timescale -9 -12;
P_0x560244712310 .param/l "BITS" 0 2 5, +C4<00000000000000000000000000010000>;
P_0x560244712350 .param/l "REG_BITS" 0 2 4, +C4<00000000000000000000000000000011>;
v0x56024474b520_0 .var "A", 15 0;
v0x56024474b600_0 .var "B", 15 0;
v0x56024474b6a0_0 .net "C", 0 0, L_0x56024474bc50;  1 drivers
v0x56024474b7a0_0 .var "CLK", 0 0;
v0x56024474b870_0 .var "RSTb", 0 0;
v0x56024474b910_0 .net "S", 0 0, L_0x56024474bd80;  1 drivers
v0x56024474b9e0_0 .net "Z", 0 0, L_0x56024474bcc0;  1 drivers
v0x56024474bab0_0 .var "aluOp", 3 0;
v0x56024474bb80_0 .net "aluOut", 15 0, L_0x56024474c7e0;  1 drivers
S_0x56024470c440 .scope module, "my_alu" "alu" 2 26, 3 3 0, S_0x560244708e20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RSTb";
    .port_info 2 /INPUT 16 "A";
    .port_info 3 /INPUT 16 "B";
    .port_info 4 /INPUT 4 "aluOp";
    .port_info 5 /OUTPUT 16 "aluOut";
    .port_info 6 /OUTPUT 1 "C";
    .port_info 7 /OUTPUT 1 "Z";
    .port_info 8 /OUTPUT 1 "S";
P_0x56024470b240 .param/l "BITS" 0 3 4, +C4<00000000000000000000000000010000>;
L_0x56024474bc50 .functor BUFZ 1, v0x560244749ef0_0, C4<0>, C4<0>, C4<0>;
L_0x56024474bcc0 .functor BUFZ 1, v0x56024474a480_0, C4<0>, C4<0>, C4<0>;
L_0x56024474bd80 .functor BUFZ 1, v0x56024474a240_0, C4<0>, C4<0>, C4<0>;
L_0x56024474c1c0 .functor OR 16, v0x56024474b520_0, v0x56024474b600_0, C4<0000000000000000>, C4<0000000000000000>;
L_0x56024474c6c0 .functor AND 16, v0x56024474b520_0, v0x56024474b600_0, C4<1111111111111111>, C4<1111111111111111>;
L_0x56024474c730 .functor XOR 16, v0x56024474b520_0, v0x56024474b600_0, C4<0000000000000000>, C4<0000000000000000>;
L_0x56024474c7e0 .functor BUFZ 16, v0x56024474b160_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x56024471d7c0_0 .net "A", 15 0, v0x56024474b520_0;  1 drivers
v0x560244749cb0_0 .net "B", 15 0, v0x56024474b600_0;  1 drivers
v0x560244749d90_0 .net "C", 0 0, L_0x56024474bc50;  alias, 1 drivers
v0x560244749e30_0 .net "CLK", 0 0, v0x56024474b7a0_0;  1 drivers
v0x560244749ef0_0 .var "C_flag_reg", 0 0;
v0x56024474a000_0 .var "C_flag_reg_next", 0 0;
v0x56024474a0c0_0 .net "RSTb", 0 0, v0x56024474b870_0;  1 drivers
v0x56024474a180_0 .net "S", 0 0, L_0x56024474bd80;  alias, 1 drivers
v0x56024474a240_0 .var "S_flag_reg", 0 0;
v0x56024474a300_0 .var "S_flag_reg_next", 0 0;
v0x56024474a3c0_0 .net "Z", 0 0, L_0x56024474bcc0;  alias, 1 drivers
v0x56024474a480_0 .var "Z_flag_reg", 0 0;
v0x56024474a540_0 .var "Z_flag_reg_next", 0 0;
L_0x7f72c820b060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x56024474a600_0 .net/2u *"_ivl_10", 0 0, L_0x7f72c820b060;  1 drivers
v0x56024474a6e0_0 .net *"_ivl_12", 16 0, L_0x56024474bfe0;  1 drivers
L_0x7f72c820b0a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x56024474a7c0_0 .net/2u *"_ivl_16", 0 0, L_0x7f72c820b0a8;  1 drivers
v0x56024474a8a0_0 .net *"_ivl_18", 16 0, L_0x56024474c2d0;  1 drivers
L_0x7f72c820b0f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x56024474a980_0 .net/2u *"_ivl_20", 0 0, L_0x7f72c820b0f0;  1 drivers
v0x56024474aa60_0 .net *"_ivl_22", 16 0, L_0x56024474c3f0;  1 drivers
L_0x7f72c820b018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x56024474ab40_0 .net/2u *"_ivl_6", 0 0, L_0x7f72c820b018;  1 drivers
v0x56024474ac20_0 .net *"_ivl_8", 16 0, L_0x56024474be70;  1 drivers
v0x56024474ad00_0 .net "addOp", 16 0, L_0x56024474c120;  1 drivers
v0x56024474ade0_0 .net "aluOp", 3 0, v0x56024474bab0_0;  1 drivers
v0x56024474aec0_0 .net "aluOut", 15 0, L_0x56024474c7e0;  alias, 1 drivers
v0x56024474afa0_0 .net "andOp", 15 0, L_0x56024474c6c0;  1 drivers
v0x56024474b080_0 .net "orOp", 15 0, L_0x56024474c1c0;  1 drivers
v0x56024474b160_0 .var "out", 15 0;
v0x56024474b240_0 .net "subOp", 16 0, L_0x56024474c510;  1 drivers
v0x56024474b320_0 .net "xorOp", 15 0, L_0x56024474c730;  1 drivers
E_0x560244723330/0 .event edge, v0x560244749ef0_0, v0x56024474a480_0, v0x56024474a240_0, v0x56024474ade0_0;
E_0x560244723330/1 .event edge, v0x56024471d7c0_0, v0x56024474ad00_0, v0x56024474b240_0, v0x56024474afa0_0;
E_0x560244723330/2 .event edge, v0x56024474b080_0, v0x56024474b320_0;
E_0x560244723330 .event/or E_0x560244723330/0, E_0x560244723330/1, E_0x560244723330/2;
E_0x560244721850 .event posedge, v0x560244749e30_0;
L_0x56024474be70 .concat [ 16 1 0 0], v0x56024474b520_0, L_0x7f72c820b018;
L_0x56024474bfe0 .concat [ 16 1 0 0], v0x56024474b600_0, L_0x7f72c820b060;
L_0x56024474c120 .arith/sum 17, L_0x56024474be70, L_0x56024474bfe0;
L_0x56024474c2d0 .concat [ 16 1 0 0], v0x56024474b520_0, L_0x7f72c820b0a8;
L_0x56024474c3f0 .concat [ 16 1 0 0], v0x56024474b600_0, L_0x7f72c820b0f0;
L_0x56024474c510 .arith/sub 17, L_0x56024474c2d0, L_0x56024474c3f0;
    .scope S_0x56024470c440;
T_0 ;
    %wait E_0x560244721850;
    %load/vec4 v0x56024474a0c0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560244749ef0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56024474a480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56024474a240_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x56024474a000_0;
    %assign/vec4 v0x560244749ef0_0, 0;
    %load/vec4 v0x56024474a540_0;
    %assign/vec4 v0x56024474a480_0, 0;
    %load/vec4 v0x56024474a300_0;
    %assign/vec4 v0x56024474a240_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x56024470c440;
T_1 ;
    %wait E_0x560244723330;
    %load/vec4 v0x560244749ef0_0;
    %store/vec4 v0x56024474a000_0, 0, 1;
    %load/vec4 v0x56024474a480_0;
    %store/vec4 v0x56024474a540_0, 0, 1;
    %load/vec4 v0x56024474a240_0;
    %store/vec4 v0x56024474a300_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x56024474b160_0, 0, 16;
    %load/vec4 v0x56024474ade0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_1.10, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_1.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_1.12, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_1.13, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_1.14, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_1.15, 6;
    %jmp T_1.16;
T_1.0 ;
    %load/vec4 v0x56024471d7c0_0;
    %store/vec4 v0x56024474b160_0, 0, 16;
    %jmp T_1.16;
T_1.1 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x56024474b160_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56024474a000_0, 0, 1;
    %jmp T_1.16;
T_1.2 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x56024474b160_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56024474a000_0, 0, 1;
    %jmp T_1.16;
T_1.3 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x56024474b160_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56024474a540_0, 0, 1;
    %jmp T_1.16;
T_1.4 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x56024474b160_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56024474a540_0, 0, 1;
    %jmp T_1.16;
T_1.5 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x56024474b160_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56024474a300_0, 0, 1;
    %jmp T_1.16;
T_1.6 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x56024474b160_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56024474a300_0, 0, 1;
    %jmp T_1.16;
T_1.7 ;
    %load/vec4 v0x56024474ad00_0;
    %pad/u 16;
    %store/vec4 v0x56024474b160_0, 0, 16;
    %load/vec4 v0x56024474ad00_0;
    %parti/s 1, 16, 6;
    %store/vec4 v0x56024474a000_0, 0, 1;
    %load/vec4 v0x56024474ad00_0;
    %parti/s 16, 0, 2;
    %cmpi/e 0, 0, 16;
    %flag_mov 8, 4;
    %jmp/0 T_1.17, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_1.18, 8;
T_1.17 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_1.18, 8;
 ; End of false expr.
    %blend;
T_1.18;
    %store/vec4 v0x56024474a540_0, 0, 1;
    %load/vec4 v0x56024474ad00_0;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_1.19, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_1.20, 8;
T_1.19 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_1.20, 8;
 ; End of false expr.
    %blend;
T_1.20;
    %store/vec4 v0x56024474a300_0, 0, 1;
    %jmp T_1.16;
T_1.8 ;
    %load/vec4 v0x56024474b240_0;
    %pad/u 16;
    %store/vec4 v0x56024474b160_0, 0, 16;
    %load/vec4 v0x56024474b240_0;
    %parti/s 1, 16, 6;
    %store/vec4 v0x56024474a000_0, 0, 1;
    %load/vec4 v0x56024474b240_0;
    %parti/s 16, 0, 2;
    %cmpi/e 0, 0, 16;
    %flag_mov 8, 4;
    %jmp/0 T_1.21, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_1.22, 8;
T_1.21 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_1.22, 8;
 ; End of false expr.
    %blend;
T_1.22;
    %store/vec4 v0x56024474a540_0, 0, 1;
    %load/vec4 v0x56024474b240_0;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_1.23, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_1.24, 8;
T_1.23 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_1.24, 8;
 ; End of false expr.
    %blend;
T_1.24;
    %store/vec4 v0x56024474a300_0, 0, 1;
    %jmp T_1.16;
T_1.9 ;
    %load/vec4 v0x56024474b240_0;
    %pad/u 16;
    %store/vec4 v0x56024474b160_0, 0, 16;
    %load/vec4 v0x56024474b240_0;
    %parti/s 1, 16, 6;
    %store/vec4 v0x56024474a000_0, 0, 1;
    %load/vec4 v0x56024474b240_0;
    %parti/s 16, 0, 2;
    %cmpi/e 0, 0, 16;
    %flag_mov 8, 4;
    %jmp/0 T_1.25, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_1.26, 8;
T_1.25 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_1.26, 8;
 ; End of false expr.
    %blend;
T_1.26;
    %store/vec4 v0x56024474a540_0, 0, 1;
    %load/vec4 v0x56024474b240_0;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_1.27, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_1.28, 8;
T_1.27 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_1.28, 8;
 ; End of false expr.
    %blend;
T_1.28;
    %store/vec4 v0x56024474a300_0, 0, 1;
    %jmp T_1.16;
T_1.10 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x56024474b160_0, 0, 16;
    %jmp T_1.16;
T_1.11 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x56024474b160_0, 0, 16;
    %jmp T_1.16;
T_1.12 ;
    %load/vec4 v0x56024474afa0_0;
    %store/vec4 v0x56024474b160_0, 0, 16;
    %load/vec4 v0x56024474afa0_0;
    %cmpi/e 0, 0, 16;
    %flag_mov 8, 4;
    %jmp/0 T_1.29, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_1.30, 8;
T_1.29 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_1.30, 8;
 ; End of false expr.
    %blend;
T_1.30;
    %store/vec4 v0x56024474a540_0, 0, 1;
    %jmp T_1.16;
T_1.13 ;
    %load/vec4 v0x56024474afa0_0;
    %store/vec4 v0x56024474b160_0, 0, 16;
    %load/vec4 v0x56024474afa0_0;
    %cmpi/e 0, 0, 16;
    %flag_mov 8, 4;
    %jmp/0 T_1.31, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_1.32, 8;
T_1.31 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_1.32, 8;
 ; End of false expr.
    %blend;
T_1.32;
    %store/vec4 v0x56024474a540_0, 0, 1;
    %jmp T_1.16;
T_1.14 ;
    %load/vec4 v0x56024474b080_0;
    %store/vec4 v0x56024474b160_0, 0, 16;
    %load/vec4 v0x56024474b080_0;
    %cmpi/e 0, 0, 16;
    %flag_mov 8, 4;
    %jmp/0 T_1.33, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_1.34, 8;
T_1.33 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_1.34, 8;
 ; End of false expr.
    %blend;
T_1.34;
    %store/vec4 v0x56024474a540_0, 0, 1;
    %jmp T_1.16;
T_1.15 ;
    %load/vec4 v0x56024474b320_0;
    %store/vec4 v0x56024474b160_0, 0, 16;
    %load/vec4 v0x56024474b320_0;
    %cmpi/e 0, 0, 16;
    %flag_mov 8, 4;
    %jmp/0 T_1.35, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_1.36, 8;
T_1.35 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_1.36, 8;
 ; End of false expr.
    %blend;
T_1.36;
    %store/vec4 v0x56024474a540_0, 0, 1;
    %jmp T_1.16;
T_1.16 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x560244708e20;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56024474b870_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56024474b7a0_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0x560244708e20;
T_3 ;
    %delay 10000, 0;
    %load/vec4 v0x56024474b7a0_0;
    %nor/r;
    %assign/vec4 v0x56024474b7a0_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_0x560244708e20;
T_4 ;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56024474b870_0, 0;
    %end;
    .thread T_4;
    .scope S_0x560244708e20;
T_5 ;
    %delay 205000, 0;
    %pushi/vec4 3, 0, 16;
    %assign/vec4 v0x56024474b520_0, 0;
    %pushi/vec4 2, 0, 16;
    %assign/vec4 v0x56024474b600_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x56024474bab0_0, 0;
    %delay 20000, 0;
    %pushi/vec4 65280, 0, 16;
    %assign/vec4 v0x56024474b520_0, 0;
    %pushi/vec4 85, 0, 16;
    %assign/vec4 v0x56024474b600_0, 0;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x56024474bab0_0, 0;
    %delay 20000, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x56024474bab0_0, 0;
    %end;
    .thread T_5;
    .scope S_0x560244708e20;
T_6 ;
    %vpi_call 2 50 "$dumpfile", "alu.vcd" {0 0 0};
    %vpi_call 2 51 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x560244708e20 {0 0 0};
    %delay 100000000, 0;
    %vpi_call 2 52 "$finish" {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "alu_tb.v";
    "../../src/alu.v";
