

================================================================
== Vivado HLS Report for 'shiftRows'
================================================================
* Date:           Sun Nov 17 11:18:49 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        encrypt.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 4.874 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- Loop 1         |        ?|        ?|         ?|          -|          -|      4|    no    |
        | + Loop 1.1      |        ?|        ?|         ?|          -|          -| 0 ~ 3 |    no    |
        |  ++ Loop 1.1.1  |        ?|        ?|         2|          -|          -|      ?|    no    |
        +-----------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    101|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    107|    -|
|Register         |        -|      -|      96|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|      96|    208|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |i_fu_101_p2           |     +    |      0|  0|  12|           3|           1|
    |j_1_fu_164_p2         |     +    |      0|  0|  39|          32|           1|
    |k_fu_153_p2           |     +    |      0|  0|  10|           2|           1|
    |icmp_ln179_fu_95_p2   |   icmp   |      0|  0|   9|           3|           4|
    |icmp_ln187_fu_147_p2  |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln190_fu_159_p2  |   icmp   |      0|  0|  18|          32|          32|
    |or_ln190_fu_128_p2    |    or    |      0|  0|   4|           4|           2|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      0|  0| 101|          79|          44|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |  38|          7|    1|          7|
    |indvars_iv_reg_62  |   9|          2|    3|          6|
    |j_0_reg_85         |   9|          2|   32|         64|
    |k_0_reg_74         |   9|          2|    2|          4|
    |state_address0     |  27|          5|    4|         20|
    |state_d0           |  15|          3|    8|         24|
    +-------------------+----+-----------+-----+-----------+
    |Total              | 107|         21|   50|        125|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------+----+----+-----+-----------+
    |         Name         | FF | LUT| Bits| Const Bits|
    +----------------------+----+----+-----+-----------+
    |ap_CS_fsm             |   6|   0|    6|          0|
    |i_reg_183             |   3|   0|    3|          0|
    |indvars_iv_reg_62     |   3|   0|    3|          0|
    |j_0_reg_85            |  32|   0|   32|          0|
    |j_1_reg_224           |  32|   0|   32|          0|
    |k_0_reg_74            |   2|   0|    2|          0|
    |k_reg_211             |   2|   0|    2|          0|
    |state_addr_1_reg_203  |   2|   0|    4|          2|
    |state_addr_reg_193    |   2|   0|    4|          2|
    |tmp_reg_216           |   8|   0|    8|          0|
    |zext_ln183_reg_188    |   2|   0|   32|         30|
    |zext_ln190_reg_198    |   2|   0|   32|         30|
    +----------------------+----+----+-----+-----------+
    |Total                 |  96|   0|  160|         64|
    +----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------+-----+-----+------------+--------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs |   shiftRows  | return value |
|ap_rst          |  in |    1| ap_ctrl_hs |   shiftRows  | return value |
|ap_start        |  in |    1| ap_ctrl_hs |   shiftRows  | return value |
|ap_done         | out |    1| ap_ctrl_hs |   shiftRows  | return value |
|ap_idle         | out |    1| ap_ctrl_hs |   shiftRows  | return value |
|ap_ready        | out |    1| ap_ctrl_hs |   shiftRows  | return value |
|state_address0  | out |    4|  ap_memory |     state    |     array    |
|state_ce0       | out |    1|  ap_memory |     state    |     array    |
|state_we0       | out |    1|  ap_memory |     state    |     array    |
|state_d0        | out |    8|  ap_memory |     state    |     array    |
|state_q0        |  in |    8|  ap_memory |     state    |     array    |
+----------------+-----+-----+------------+--------------+--------------+

