Fitter Status : Successful - Tue Dec 03 18:48:22 2024
Quartus II 64-Bit Version : 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition
Revision Name : Thesis_Project
Top-level Entity Name : wrapper_Thesis_Project
Family : Cyclone V
Device : 5CSXFC5D6F31C6
Timing Models : Preliminary
Logic utilization (in ALMs) : 5,221 / 32,070 ( 16 % )
Total registers : 3019
Total pins : 83 / 499 ( 17 % )
Total virtual pins : 0
Total block memory bits : 0 / 4,065,280 ( 0 % )
Total DSP Blocks : 0 / 87 ( 0 % )
Total HSSI RX PCSs : 0 / 9 ( 0 % )
Total HSSI PMA RX Deserializers : 0 / 9 ( 0 % )
Total HSSI PMA RX ATT Deserializers : 0
Total HSSI TX PCSs : 0 / 9 ( 0 % )
Total HSSI PMA TX Serializers : 0 / 9 ( 0 % )
Total HSSI PMA TX ATT Serializers : 0 / 9 ( 0 % )
Total PLLs : 0 / 15 ( 0 % )
Total DLLs : 0 / 4 ( 0 % )
