Release 14.2 - xst P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Reading design: HighLevel.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "HighLevel.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "HighLevel"
Output Format                      : NGC
Target Device                      : xc3s100e-4-cp132

---- Source Options
Top Module Name                    : HighLevel
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "decoder3_8.v" in library work
Compiling verilog file "mux.v" in library work
Module <decoder3_8> compiled
Compiling verilog file "decoder4_16.v" in library work
Module <mux> compiled
Compiling verilog file "sevensegment.v" in library work
Module <decoder4_16> compiled
Compiling verilog file "mux_array.v" in library work
Module <sevensegment> compiled
Compiling verilog file "ClockDivider.v" in library work
Module <mux_array> compiled
Compiling verilog file "Registers.v" in library work
Module <ClockDivider> compiled
Compiling verilog file "ProgramMemory.v" in library work
Module <Registers> compiled
Compiling verilog file "PC.v" in library work
Module <ProgramMemory> compiled
Compiling verilog file "JumpLogic.v" in library work
Module <PC> compiled
Compiling verilog file "InstructionMemory.v" in library work
Module <JumpLogic> compiled
Compiling verilog file "DoubleSevenSegment.v" in library work
Module <InstructionMemory> compiled
Compiling verilog file "ControlLogic.v" in library work
Module <DoubleSevenSegment> compiled
Compiling verilog file "Binary_BCD.v" in library work
Module <ControlLogic> compiled
Compiling verilog file "ALU.v" in library work
Module <Binary_BCD> compiled
Compiling verilog file "HighLevel.v" in library work
Module <ALU> compiled
Module <HighLevel> compiled
No errors in compilation
Analysis of file <"HighLevel.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <HighLevel> in library <work>.

Analyzing hierarchy for module <ClockDivider> in library <work>.

Analyzing hierarchy for module <PC> in library <work>.

Analyzing hierarchy for module <InstructionMemory> in library <work>.

Analyzing hierarchy for module <ControlLogic> in library <work>.

Analyzing hierarchy for module <JumpLogic> in library <work>.

Analyzing hierarchy for module <ALU> in library <work>.

Analyzing hierarchy for module <Registers> in library <work>.

Analyzing hierarchy for module <ProgramMemory> in library <work>.

Analyzing hierarchy for module <Binary_BCD> in library <work>.

Analyzing hierarchy for module <DoubleSevenSegment> in library <work>.

Analyzing hierarchy for module <decoder4_16> in library <work>.

Analyzing hierarchy for module <mux_array> in library <work> with parameters.
	SIZE = "00000000000000000000000000001000"

Analyzing hierarchy for module <ClockDivider> in library <work>.

Analyzing hierarchy for module <sevensegment> in library <work>.

Analyzing hierarchy for module <mux_array> in library <work> with parameters.
	SIZE = "00000000000000000000000000000100"

Analyzing hierarchy for module <decoder3_8> in library <work>.

Analyzing hierarchy for module <mux> in library <work>.

Analyzing hierarchy for module <decoder4_16> in library <work>.

Analyzing hierarchy for module <decoder3_8> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <HighLevel>.
Module <HighLevel> is correct for synthesis.
 
Analyzing module <ClockDivider> in library <work>.
Module <ClockDivider> is correct for synthesis.
 
Analyzing module <PC> in library <work>.
Module <PC> is correct for synthesis.
 
Analyzing module <InstructionMemory> in library <work>.
INFO:Xst:2546 - "InstructionMemory.v" line 33: reading initialization file "memory.list".
INFO:Xst:1433 - Contents of array <memory> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
Module <InstructionMemory> is correct for synthesis.
 
Analyzing module <ControlLogic> in library <work>.
Module <ControlLogic> is correct for synthesis.
 
Analyzing module <decoder4_16> in library <work>.
Module <decoder4_16> is correct for synthesis.
 
Analyzing module <decoder3_8> in library <work>.
Module <decoder3_8> is correct for synthesis.
 
Analyzing module <JumpLogic> in library <work>.
Module <JumpLogic> is correct for synthesis.
 
Analyzing module <ALU> in library <work>.
Module <ALU> is correct for synthesis.
 
Analyzing module <mux_array.1> in library <work>.
	SIZE = 32'sb00000000000000000000000000001000
Module <mux_array.1> is correct for synthesis.
 
Analyzing module <mux> in library <work>.
Module <mux> is correct for synthesis.
 
Analyzing module <Registers> in library <work>.
Module <Registers> is correct for synthesis.
 
Analyzing module <ProgramMemory> in library <work>.
INFO:Xst:1433 - Contents of array <memory> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
Module <ProgramMemory> is correct for synthesis.
 
Analyzing module <Binary_BCD> in library <work>.
Module <Binary_BCD> is correct for synthesis.
 
Analyzing module <DoubleSevenSegment> in library <work>.
Module <DoubleSevenSegment> is correct for synthesis.
 
Analyzing module <sevensegment> in library <work>.
Module <sevensegment> is correct for synthesis.
 
Analyzing module <mux_array.2> in library <work>.
	SIZE = 32'sb00000000000000000000000000000100
Module <mux_array.2> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <ClockDivider>.
    Related source file is "ClockDivider.v".
    Found 1-bit register for signal <clkout>.
    Found 26-bit up counter for signal <count>.
    Found 26-bit comparator equal for signal <count$cmp_eq0000> created at line 35.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <ClockDivider> synthesized.


Synthesizing Unit <PC>.
    Related source file is "PC.v".
WARNING:Xst:647 - Input <EN> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16-bit up counter for signal <Q>.
    Summary:
	inferred   1 Counter(s).
Unit <PC> synthesized.


Synthesizing Unit <InstructionMemory>.
    Related source file is "InstructionMemory.v".
WARNING:Xst:647 - Input <ADDRESS<15:6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EN> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1781 - Signal <memory> is used but never assigned. Tied to default value.
    Found 42x8-bit ROM for signal <IO>.
    Summary:
	inferred   1 ROM(s).
Unit <InstructionMemory> synthesized.


Synthesizing Unit <JumpLogic>.
    Related source file is "JumpLogic.v".
    Found 1-bit xor2 for signal <JUMP_CONDITION>.
    Summary:
	inferred   1 Multiplexer(s).
Unit <JumpLogic> synthesized.


Synthesizing Unit <ProgramMemory>.
    Related source file is "ProgramMemory.v".
WARNING:Xst:647 - Input <ADDRESS<15:9>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <LOAD> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INPUT_0> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <memory<0:255>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <memory<259:260>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 2088-bit register for signal <memory>.
INFO:Xst:738 - HDL ADVISOR - 2088 flip-flops were inferred for signal <memory>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
    Summary:
	inferred 2088 D-type flip-flop(s).
Unit <ProgramMemory> synthesized.


Synthesizing Unit <Binary_BCD>.
    Related source file is "Binary_BCD.v".
    Found 4-bit adder for signal <$add0000> created at line 45.
    Found 4-bit adder for signal <$add0001> created at line 45.
    Found 4-bit adder for signal <$add0002> created at line 45.
    Found 4-bit adder for signal <$add0003> created at line 43.
    Found 4-bit adder for signal <$add0004> created at line 45.
    Found 4-bit adder for signal <$add0005> created at line 43.
    Found 4-bit adder for signal <$add0006> created at line 45.
    Found 4-bit comparator greatequal for signal <hundreds_0$cmp_ge0000> created at line 42.
    Found 4-bit comparator greatequal for signal <hundreds_0$cmp_ge0001> created at line 42.
    Found 4-bit comparator greatequal for signal <tens_0$cmp_ge0000> created at line 44.
    Found 4-bit comparator greatequal for signal <tens_0$cmp_ge0001> created at line 44.
    Found 4-bit comparator greatequal for signal <tens_0$cmp_ge0002> created at line 44.
    Found 4-bit comparator greatequal for signal <tens_0$cmp_ge0003> created at line 44.
    Found 4-bit comparator greatequal for signal <tens_0$cmp_ge0004> created at line 44.
    Summary:
	inferred   7 Adder/Subtractor(s).
	inferred   7 Comparator(s).
Unit <Binary_BCD> synthesized.


Synthesizing Unit <decoder3_8>.
    Related source file is "decoder3_8.v".
Unit <decoder3_8> synthesized.


Synthesizing Unit <mux>.
    Related source file is "mux.v".
Unit <mux> synthesized.


Synthesizing Unit <decoder4_16>.
    Related source file is "decoder4_16.v".
Unit <decoder4_16> synthesized.


Synthesizing Unit <mux_array_1>.
    Related source file is "mux_array.v".
Unit <mux_array_1> synthesized.


Synthesizing Unit <mux_array_2>.
    Related source file is "mux_array.v".
Unit <mux_array_2> synthesized.


Synthesizing Unit <ControlLogic>.
    Related source file is "ControlLogic.v".
Unit <ControlLogic> synthesized.


Synthesizing Unit <ALU>.
    Related source file is "ALU.v".
WARNING:Xst:647 - Input <OR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADD> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <AND> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <TOFLAGS<5>> is used but never assigned. This sourceless signal will be automatically connected to value 0.
    Found 8-bit register for signal <FLAGS>.
    Found 8-bit adder carry in/out for signal <ADDER_RESULT$addsub0000>.
    Found 8-bit comparator greater for signal <TOFLAGS<3>>.
    Found 8-bit comparator less for signal <TOFLAGS<2>>.
    Found 8-bit comparator equal for signal <TOFLAGS<1>>.
    Summary:
	inferred   8 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   3 Comparator(s).
Unit <ALU> synthesized.


Synthesizing Unit <Registers>.
    Related source file is "Registers.v".
WARNING:Xst:1780 - Signal <REGIN_2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 128-bit register for signal <REGISTERS>.
    Found 8-bit 16-to-1 multiplexer for signal <REGOUT>.
    Summary:
	inferred 128 D-type flip-flop(s).
	inferred   8 Multiplexer(s).
Unit <Registers> synthesized.


Synthesizing Unit <sevensegment>.
    Related source file is "sevensegment.v".
WARNING:Xst:646 - Signal <d<5:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <sevensegment> synthesized.


Synthesizing Unit <DoubleSevenSegment>.
    Related source file is "DoubleSevenSegment.v".
    Found 2-bit up counter for signal <count>.
    Summary:
	inferred   1 Counter(s).
Unit <DoubleSevenSegment> synthesized.


Synthesizing Unit <HighLevel>.
    Related source file is "HighLevel.v".
WARNING:Xst:646 - Signal <OUTPUT_1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <OPCODE<15:14>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <OPCODE<7>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <OPCODE<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <MEM> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <HighLevel> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 42x8-bit ROM                                          : 1
# Adders/Subtractors                                   : 8
 4-bit adder                                           : 7
 8-bit adder carry in/out                              : 1
# Counters                                             : 4
 16-bit up counter                                     : 1
 2-bit up counter                                      : 1
 26-bit up counter                                     : 2
# Registers                                            : 22
 1-bit register                                        : 2
 8-bit register                                        : 20
# Comparators                                          : 12
 26-bit comparator equal                               : 2
 4-bit comparator greatequal                           : 7
 8-bit comparator equal                                : 1
 8-bit comparator greater                              : 1
 8-bit comparator less                                 : 1
# Multiplexers                                         : 2
 1-bit 8-to-1 multiplexer                              : 1
 8-bit 16-to-1 multiplexer                             : 1
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1290 - Hierarchical block <MUXarray[2].m> is unconnected in block <part1>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <MUXarray[3].m> is unconnected in block <part1>.
   It will be removed from the design.
INFO:Xst:2261 - The FF/Latch <FLAGS_5> in Unit <ALU> is equivalent to the following FF/Latch, which will be removed : <FLAGS_7> 
WARNING:Xst:1293 - FF/Latch <FLAGS_0> has a constant value of 1 in block <ALU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <FLAGS_5> has a constant value of 0 in block <ALU>. This FF/Latch will be trimmed during the optimization process.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 42x8-bit ROM                                          : 1
# Adders/Subtractors                                   : 8
 4-bit adder                                           : 7
 8-bit adder carry in/out                              : 1
# Counters                                             : 4
 16-bit up counter                                     : 1
 2-bit up counter                                      : 1
 26-bit up counter                                     : 2
# Registers                                            : 162
 Flip-Flops                                            : 162
# Comparators                                          : 12
 26-bit comparator equal                               : 2
 4-bit comparator greatequal                           : 7
 8-bit comparator equal                                : 1
 8-bit comparator greater                              : 1
 8-bit comparator less                                 : 1
# Multiplexers                                         : 9
 1-bit 16-to-1 multiplexer                             : 8
 1-bit 8-to-1 multiplexer                              : 1
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <FLAGS_0> has a constant value of 1 in block <ALU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <FLAGS_5> has a constant value of 0 in block <ALU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <FLAGS_7> has a constant value of 0 in block <ALU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <PC/Q_6> of sequential type is unconnected in block <HighLevel>.
WARNING:Xst:2677 - Node <PC/Q_7> of sequential type is unconnected in block <HighLevel>.
WARNING:Xst:2677 - Node <PC/Q_8> of sequential type is unconnected in block <HighLevel>.
WARNING:Xst:2677 - Node <PC/Q_9> of sequential type is unconnected in block <HighLevel>.
WARNING:Xst:2677 - Node <PC/Q_10> of sequential type is unconnected in block <HighLevel>.
WARNING:Xst:2677 - Node <PC/Q_11> of sequential type is unconnected in block <HighLevel>.
WARNING:Xst:2677 - Node <PC/Q_12> of sequential type is unconnected in block <HighLevel>.
WARNING:Xst:2677 - Node <PC/Q_13> of sequential type is unconnected in block <HighLevel>.
WARNING:Xst:2677 - Node <PC/Q_14> of sequential type is unconnected in block <HighLevel>.
WARNING:Xst:2677 - Node <PC/Q_15> of sequential type is unconnected in block <HighLevel>.

Optimizing unit <HighLevel> ...

Optimizing unit <ProgramMemory> ...

Optimizing unit <Binary_BCD> ...

Optimizing unit <ALU> ...

Optimizing unit <Registers> ...

Optimizing unit <DoubleSevenSegment> ...
WARNING:Xst:2677 - Node <PROGRAM_MEMORY/memory_257_7> of sequential type is unconnected in block <HighLevel>.
WARNING:Xst:2677 - Node <PROGRAM_MEMORY/memory_257_6> of sequential type is unconnected in block <HighLevel>.
WARNING:Xst:2677 - Node <PROGRAM_MEMORY/memory_257_5> of sequential type is unconnected in block <HighLevel>.
WARNING:Xst:2677 - Node <PROGRAM_MEMORY/memory_257_4> of sequential type is unconnected in block <HighLevel>.
WARNING:Xst:2677 - Node <PROGRAM_MEMORY/memory_257_3> of sequential type is unconnected in block <HighLevel>.
WARNING:Xst:2677 - Node <PROGRAM_MEMORY/memory_257_2> of sequential type is unconnected in block <HighLevel>.
WARNING:Xst:2677 - Node <PROGRAM_MEMORY/memory_257_1> of sequential type is unconnected in block <HighLevel>.
WARNING:Xst:2677 - Node <PROGRAM_MEMORY/memory_257_0> of sequential type is unconnected in block <HighLevel>.
WARNING:Xst:2677 - Node <PROGRAM_MEMORY/memory_258_7> of sequential type is unconnected in block <HighLevel>.
WARNING:Xst:2677 - Node <PROGRAM_MEMORY/memory_258_6> of sequential type is unconnected in block <HighLevel>.
WARNING:Xst:2677 - Node <PROGRAM_MEMORY/memory_258_5> of sequential type is unconnected in block <HighLevel>.
WARNING:Xst:2677 - Node <PROGRAM_MEMORY/memory_258_4> of sequential type is unconnected in block <HighLevel>.
WARNING:Xst:2677 - Node <PROGRAM_MEMORY/memory_258_3> of sequential type is unconnected in block <HighLevel>.
WARNING:Xst:2677 - Node <PROGRAM_MEMORY/memory_258_2> of sequential type is unconnected in block <HighLevel>.
WARNING:Xst:2677 - Node <PROGRAM_MEMORY/memory_258_1> of sequential type is unconnected in block <HighLevel>.
WARNING:Xst:2677 - Node <PROGRAM_MEMORY/memory_258_0> of sequential type is unconnected in block <HighLevel>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block HighLevel, actual ratio is 23.
FlipFlop PC/Q_0 has been replicated 1 time(s)
FlipFlop PC/Q_1 has been replicated 1 time(s)
FlipFlop PC/Q_2 has been replicated 1 time(s)
FlipFlop PC/Q_3 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 207
 Flip-Flops                                            : 207

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : HighLevel.ngr
Top Level Output File Name         : HighLevel
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 22

Cell Usage :
# BELS                             : 664
#      GND                         : 1
#      INV                         : 6
#      LUT1                        : 50
#      LUT2                        : 50
#      LUT2_D                      : 3
#      LUT2_L                      : 1
#      LUT3                        : 110
#      LUT3_D                      : 5
#      LUT3_L                      : 2
#      LUT4                        : 155
#      LUT4_D                      : 4
#      LUT4_L                      : 11
#      MUXCY                       : 93
#      MUXF5                       : 74
#      MUXF6                       : 24
#      MUXF7                       : 8
#      VCC                         : 1
#      XORCY                       : 66
# FlipFlops/Latches                : 207
#      FD                          : 11
#      FDE                         : 143
#      FDR                         : 53
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 13
#      IBUF                        : 1
#      OBUF                        : 12
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100ecp132-4 

 Number of Slices:                      237  out of    960    24%  
 Number of Slice Flip Flops:            207  out of   1920    10%  
 Number of 4 input LUTs:                397  out of   1920    20%  
 Number of IOs:                          22
 Number of bonded IOBs:                  14  out of     83    16%  
 Number of GCLKs:                         2  out of     24     8%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLOCK                              | BUFGP                  | 54    |
PRIMARYCLOCK/clkout1               | BUFG                   | 151   |
DISPLAY/DISPLAY_CLK/clkout         | NONE(DISPLAY/count_1)  | 2     |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 12.289ns (Maximum Frequency: 81.376MHz)
   Minimum input arrival time before clock: 9.721ns
   Maximum output required time after clock: 14.495ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLOCK'
  Clock period: 5.179ns (frequency: 193.101MHz)
  Total number of paths / destination ports: 2108 / 108
-------------------------------------------------------------------------
Delay:               5.179ns (Levels of Logic = 8)
  Source:            PRIMARYCLOCK/count_5 (FF)
  Destination:       PRIMARYCLOCK/count_0 (FF)
  Source Clock:      CLOCK rising
  Destination Clock: CLOCK rising

  Data Path: PRIMARYCLOCK/count_5 to PRIMARYCLOCK/count_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.591   0.622  PRIMARYCLOCK/count_5 (PRIMARYCLOCK/count_5)
     LUT2:I0->O            1   0.704   0.000  PRIMARYCLOCK/count_cmp_eq0000_wg_lut<0> (PRIMARYCLOCK/count_cmp_eq0000_wg_lut<0>)
     MUXCY:S->O            1   0.464   0.000  PRIMARYCLOCK/count_cmp_eq0000_wg_cy<0> (PRIMARYCLOCK/count_cmp_eq0000_wg_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  PRIMARYCLOCK/count_cmp_eq0000_wg_cy<1> (PRIMARYCLOCK/count_cmp_eq0000_wg_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  PRIMARYCLOCK/count_cmp_eq0000_wg_cy<2> (PRIMARYCLOCK/count_cmp_eq0000_wg_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  PRIMARYCLOCK/count_cmp_eq0000_wg_cy<3> (PRIMARYCLOCK/count_cmp_eq0000_wg_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  PRIMARYCLOCK/count_cmp_eq0000_wg_cy<4> (PRIMARYCLOCK/count_cmp_eq0000_wg_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  PRIMARYCLOCK/count_cmp_eq0000_wg_cy<5> (PRIMARYCLOCK/count_cmp_eq0000_wg_cy<5>)
     MUXCY:CI->O          27   0.331   1.261  PRIMARYCLOCK/count_cmp_eq0000_wg_cy<6> (PRIMARYCLOCK/count_cmp_eq0000)
     FDR:R                     0.911          PRIMARYCLOCK/count_0
    ----------------------------------------
    Total                      5.179ns (3.296ns logic, 1.883ns route)
                                       (63.6% logic, 36.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'PRIMARYCLOCK/clkout1'
  Clock period: 12.289ns (frequency: 81.376MHz)
  Total number of paths / destination ports: 124293 / 292
-------------------------------------------------------------------------
Delay:               12.289ns (Levels of Logic = 12)
  Source:            PC/Q_1_1 (FF)
  Destination:       ALU/FLAGS_6 (FF)
  Source Clock:      PRIMARYCLOCK/clkout1 rising
  Destination Clock: PRIMARYCLOCK/clkout1 rising

  Data Path: PC/Q_1_1 to ALU/FLAGS_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              12   0.591   1.136  PC/Q_1_1 (PC/Q_1_1)
     LUT4:I0->O            1   0.704   0.000  INSTR_MEM/Mrom_IO2 (INSTR_MEM/Mrom_IO1)
     MUXF5:I1->O           1   0.321   0.000  INSTR_MEM/Mrom_IO_f5_0 (INSTR_MEM/Mrom_IO_f51)
     MUXF6:I0->O          87   0.521   1.315  INSTR_MEM/Mrom_IO_f6 (INSTRUCTION<0>)
     LUT3:I2->O            1   0.704   0.000  REGISTERS/mux2_5 (REGISTERS/mux2_5)
     MUXF5:I1->O           1   0.321   0.000  REGISTERS/mux2_4_f5 (REGISTERS/mux2_4_f5)
     MUXF6:I1->O           1   0.521   0.000  REGISTERS/mux2_3_f6 (REGISTERS/mux2_3_f6)
     MUXF7:I1->O          12   0.521   1.040  REGISTERS/mux2_2_f7 (MEM_IO<2>)
     LUT2:I1->O            1   0.704   0.000  ALU/Madd_ADDER_RESULT_addsub0000_lut<2> (ALU/Madd_ADDER_RESULT_addsub0000_lut<2>)
     MUXCY:S->O            1   0.464   0.000  ALU/Madd_ADDER_RESULT_addsub0000_cy<2> (ALU/Madd_ADDER_RESULT_addsub0000_cy<2>)
     XORCY:CI->O           2   0.804   0.451  ALU/Madd_ADDER_RESULT_addsub0000_xor<3> (ALU/ADDER_RESULT<3>)
     LUT4:I3->O            1   0.704   0.455  ALU/TOFLAGS_6_or000025 (ALU/TOFLAGS_6_or000025)
     LUT4:I2->O            1   0.704   0.000  ALU/TOFLAGS_6_or000051 (ALU/TOFLAGS<6>)
     FDE:D                     0.308          ALU/FLAGS_6
    ----------------------------------------
    Total                     12.289ns (7.892ns logic, 4.397ns route)
                                       (64.2% logic, 35.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'DISPLAY/DISPLAY_CLK/clkout'
  Clock period: 2.739ns (frequency: 365.097MHz)
  Total number of paths / destination ports: 3 / 2
-------------------------------------------------------------------------
Delay:               2.739ns (Levels of Logic = 1)
  Source:            DISPLAY/count_0 (FF)
  Destination:       DISPLAY/count_1 (FF)
  Source Clock:      DISPLAY/DISPLAY_CLK/clkout rising
  Destination Clock: DISPLAY/DISPLAY_CLK/clkout rising

  Data Path: DISPLAY/count_0 to DISPLAY/count_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             12   0.591   1.136  DISPLAY/count_0 (DISPLAY/count_0)
     LUT2:I0->O            1   0.704   0.000  DISPLAY/Mcount_count_xor<1>11 (DISPLAY/Result<1>)
     FD:D                      0.308          DISPLAY/count_1
    ----------------------------------------
    Total                      2.739ns (1.603ns logic, 1.136ns route)
                                       (58.5% logic, 41.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'PRIMARYCLOCK/clkout1'
  Total number of paths / destination ports: 766 / 281
-------------------------------------------------------------------------
Offset:              9.721ns (Levels of Logic = 7)
  Source:            ENABLED (PAD)
  Destination:       REGISTERS/REGISTERS_0_5 (FF)
  Destination Clock: PRIMARYCLOCK/clkout1 rising

  Data Path: ENABLED to REGISTERS/REGISTERS_0_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             9   1.218   0.995  ENABLED_IBUF (ENABLED_IBUF)
     LUT2_D:I0->O          5   0.704   0.637  ControlLogic/instructionDecoder/en21 (ControlLogic/instructionDecoder/en2)
     LUT4_D:I3->O         33   0.704   1.298  ControlLogic/instructionDecoder/d2/o<3>1 (OPCODE<4>)
     LUT4:I2->O            2   0.704   0.447  REGISTERS/REGISTERS_0_mux0000<3>18_SW0 (N39)
     MUXF5:S->O            1   0.739   0.455  REGISTERS/REGISTERS_0_mux0000<3>17_SW0 (N86)
     LUT4_L:I2->LO         1   0.704   0.104  REGISTERS/REGISTERS_0_mux0000<3>54 (REGISTERS/REGISTERS_0_mux0000<3>54)
     LUT4:I3->O            1   0.704   0.000  REGISTERS/REGISTERS_0_mux0000<3>99 (REGISTERS/REGISTERS_0_mux0000<3>)
     FDE:D                     0.308          REGISTERS/REGISTERS_0_3
    ----------------------------------------
    Total                      9.721ns (5.785ns logic, 3.936ns route)
                                       (59.5% logic, 40.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLOCK'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.394ns (Levels of Logic = 1)
  Source:            PRIMARYCLOCK/clkout (FF)
  Destination:       LED (PAD)
  Source Clock:      CLOCK rising

  Data Path: PRIMARYCLOCK/clkout to LED
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              3   0.591   0.531  PRIMARYCLOCK/clkout (PRIMARYCLOCK/clkout1)
     OBUF:I->O                 3.272          LED_OBUF (LED)
    ----------------------------------------
    Total                      4.394ns (3.863ns logic, 0.531ns route)
                                       (87.9% logic, 12.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'DISPLAY/DISPLAY_CLK/clkout'
  Total number of paths / destination ports: 134 / 11
-------------------------------------------------------------------------
Offset:              10.447ns (Levels of Logic = 5)
  Source:            DISPLAY/count_1 (FF)
  Destination:       seg<4> (PAD)
  Source Clock:      DISPLAY/DISPLAY_CLK/clkout rising

  Data Path: DISPLAY/count_1 to seg<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              11   0.591   1.108  DISPLAY/count_1 (DISPLAY/count_1)
     LUT2:I0->O            4   0.704   0.762  DISPLAY/master/MUXarray[3].m/o172 (DISPLAY/master/MUXarray[0].m/o173)
     LUT4:I0->O            1   0.704   0.595  DISPLAY/master/MUXarray[3].m/o177 (DISPLAY/master/MUXarray[3].m/o177)
     LUT4:I0->O            7   0.704   0.883  DISPLAY/master/MUXarray[3].m/o188 (DISPLAY/d<3>)
     LUT4:I0->O            1   0.704   0.420  DISPLAY/seg<4>1 (seg_4_OBUF)
     OBUF:I->O                 3.272          seg_4_OBUF (seg<4>)
    ----------------------------------------
    Total                     10.447ns (6.679ns logic, 3.768ns route)
                                       (63.9% logic, 36.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'PRIMARYCLOCK/clkout1'
  Total number of paths / destination ports: 5992 / 7
-------------------------------------------------------------------------
Offset:              14.495ns (Levels of Logic = 10)
  Source:            PROGRAM_MEMORY/memory_256_3 (FF)
  Destination:       seg<1> (PAD)
  Source Clock:      PRIMARYCLOCK/clkout1 rising

  Data Path: PROGRAM_MEMORY/memory_256_3 to seg<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             24   0.591   1.256  PROGRAM_MEMORY/memory_256_3 (PROGRAM_MEMORY/memory_256_3)
     LUT4:I3->O            1   0.704   0.000  BCD/ones_mux0007_F (N154)
     MUXF5:I0->O          11   0.321   1.108  BCD/ones_mux0007 (BCD/Madd__add0004_lut<2>)
     LUT4:I0->O            1   0.704   0.000  BCD/tens_0_mux00031 (BCD/tens_0_mux0003)
     MUXF5:I1->O           9   0.321   0.995  BCD/tens_0_mux0003_f5 (BCD/Madd__add0005_cy<0>)
     LUT4:I0->O            1   0.704   0.000  DISPLAY/master/MUXarray[0].m/o44_SW0_G (N163)
     MUXF5:I1->O           1   0.321   0.424  DISPLAY/master/MUXarray[0].m/o44_SW0 (N136)
     LUT4:I3->O            1   0.704   0.455  DISPLAY/master/MUXarray[0].m/o44 (DISPLAY/master/MUXarray[0].m/o44)
     LUT4:I2->O            7   0.704   0.787  DISPLAY/master/MUXarray[0].m/o191 (DISPLAY/d<0>)
     LUT4:I1->O            1   0.704   0.420  DISPLAY/seg<1> (seg_1_OBUF)
     OBUF:I->O                 3.272          seg_1_OBUF (seg<1>)
    ----------------------------------------
    Total                     14.495ns (9.050ns logic, 5.445ns route)
                                       (62.4% logic, 37.6% route)

=========================================================================


Total REAL time to Xst completion: 14.00 secs
Total CPU time to Xst completion: 13.80 secs
 
--> 

Total memory usage is 317972 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   53 (   0 filtered)
Number of infos    :    6 (   0 filtered)

