
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack 0.65

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: binary_count[0]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: binary_count[0]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ binary_count[0]$_SDFFE_PN0P_/CK (DFF_X1)
     1    0.94    0.01    0.06    0.06 ^ binary_count[0]$_SDFFE_PN0P_/QN (DFF_X1)
                                         _00_ (net)
                  0.01    0.00    0.06 ^ _18_/B (MUX2_X1)
     1    1.73    0.01    0.04    0.09 ^ _18_/Z (MUX2_X1)
                                         _06_ (net)
                  0.01    0.00    0.09 ^ _19_/A2 (AND2_X2)
     1    1.14    0.01    0.03    0.12 ^ _19_/ZN (AND2_X2)
                                         _01_ (net)
                  0.01    0.00    0.12 ^ binary_count[0]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.12   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ binary_count[0]$_SDFFE_PN0P_/CK (DFF_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.12   data arrival time
-----------------------------------------------------------------------------
                                  0.12   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: binary_count[0]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gray_out[0] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ binary_count[0]$_SDFFE_PN0P_/CK (DFF_X1)
     4   10.38    0.03    0.10    0.10 ^ binary_count[0]$_SDFFE_PN0P_/Q (DFF_X1)
                                         binary_out[0] (net)
                  0.03    0.00    0.10 ^ _29_/A (HA_X1)
     2    0.94    0.02    0.05    0.15 ^ _29_/S (HA_X1)
                                         gray_out[0] (net)
                  0.02    0.00    0.15 ^ gray_out[0] (out)
                                  0.15   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                         -0.20    0.80   output external delay
                                  0.80   data required time
-----------------------------------------------------------------------------
                                  0.80   data required time
                                 -0.15   data arrival time
-----------------------------------------------------------------------------
                                  0.65   slack (MET)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: binary_count[0]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gray_out[0] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ binary_count[0]$_SDFFE_PN0P_/CK (DFF_X1)
     4   10.38    0.03    0.10    0.10 ^ binary_count[0]$_SDFFE_PN0P_/Q (DFF_X1)
                                         binary_out[0] (net)
                  0.03    0.00    0.10 ^ _29_/A (HA_X1)
     2    0.94    0.02    0.05    0.15 ^ _29_/S (HA_X1)
                                         gray_out[0] (net)
                  0.02    0.00    0.15 ^ gray_out[0] (out)
                                  0.15   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                         -0.20    0.80   output external delay
                                  0.80   data required time
-----------------------------------------------------------------------------
                                  0.80   data required time
                                 -0.15   data arrival time
-----------------------------------------------------------------------------
                                  0.65   slack (MET)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.74e-05   1.96e-06   3.09e-07   2.97e-05  77.1%
Combinational          6.09e-06   2.04e-06   6.90e-07   8.81e-06  22.9%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.35e-05   3.99e-06   9.99e-07   3.85e-05 100.0%
                          87.0%      10.4%       2.6%
