
roleta.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000067c8  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000244  08006958  08006958  00016958  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08006b9c  08006b9c  00016b9c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08006ba4  08006ba4  00016ba4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08006ba8  08006ba8  00016ba8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000078  20000000  08006bac  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00000210  20000078  08006c24  00020078  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  20000288  08006c24  00020288  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  00020078  2**0
                  CONTENTS, READONLY
 10 .debug_info   0001d235  00000000  00000000  000200a8  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 00003316  00000000  00000000  0003d2dd  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00001170  00000000  00000000  000405f8  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00001008  00000000  00000000  00041768  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00008f96  00000000  00000000  00042770  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    0000574b  00000000  00000000  0004b706  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  00050e51  2**0
                  CONTENTS, READONLY
 17 .debug_frame  000050dc  00000000  00000000  00050ed0  2**2
                  CONTENTS, READONLY, DEBUGGING
 18 .stab         00000084  00000000  00000000  00055fac  2**2
                  CONTENTS, READONLY, DEBUGGING
 19 .stabstr      00000117  00000000  00000000  00056030  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000078 	.word	0x20000078
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08006940 	.word	0x08006940

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000007c 	.word	0x2000007c
 80001cc:	08006940 	.word	0x08006940

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_drsub>:
 8000270:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000274:	e002      	b.n	800027c <__adddf3>
 8000276:	bf00      	nop

08000278 <__aeabi_dsub>:
 8000278:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800027c <__adddf3>:
 800027c:	b530      	push	{r4, r5, lr}
 800027e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000282:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000286:	ea94 0f05 	teq	r4, r5
 800028a:	bf08      	it	eq
 800028c:	ea90 0f02 	teqeq	r0, r2
 8000290:	bf1f      	itttt	ne
 8000292:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000296:	ea55 0c02 	orrsne.w	ip, r5, r2
 800029a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800029e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002a2:	f000 80e2 	beq.w	800046a <__adddf3+0x1ee>
 80002a6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002aa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ae:	bfb8      	it	lt
 80002b0:	426d      	neglt	r5, r5
 80002b2:	dd0c      	ble.n	80002ce <__adddf3+0x52>
 80002b4:	442c      	add	r4, r5
 80002b6:	ea80 0202 	eor.w	r2, r0, r2
 80002ba:	ea81 0303 	eor.w	r3, r1, r3
 80002be:	ea82 0000 	eor.w	r0, r2, r0
 80002c2:	ea83 0101 	eor.w	r1, r3, r1
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	2d36      	cmp	r5, #54	; 0x36
 80002d0:	bf88      	it	hi
 80002d2:	bd30      	pophi	{r4, r5, pc}
 80002d4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002d8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002dc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002e0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002e4:	d002      	beq.n	80002ec <__adddf3+0x70>
 80002e6:	4240      	negs	r0, r0
 80002e8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002ec:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80002f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002f4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002f8:	d002      	beq.n	8000300 <__adddf3+0x84>
 80002fa:	4252      	negs	r2, r2
 80002fc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000300:	ea94 0f05 	teq	r4, r5
 8000304:	f000 80a7 	beq.w	8000456 <__adddf3+0x1da>
 8000308:	f1a4 0401 	sub.w	r4, r4, #1
 800030c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000310:	db0d      	blt.n	800032e <__adddf3+0xb2>
 8000312:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000316:	fa22 f205 	lsr.w	r2, r2, r5
 800031a:	1880      	adds	r0, r0, r2
 800031c:	f141 0100 	adc.w	r1, r1, #0
 8000320:	fa03 f20e 	lsl.w	r2, r3, lr
 8000324:	1880      	adds	r0, r0, r2
 8000326:	fa43 f305 	asr.w	r3, r3, r5
 800032a:	4159      	adcs	r1, r3
 800032c:	e00e      	b.n	800034c <__adddf3+0xd0>
 800032e:	f1a5 0520 	sub.w	r5, r5, #32
 8000332:	f10e 0e20 	add.w	lr, lr, #32
 8000336:	2a01      	cmp	r2, #1
 8000338:	fa03 fc0e 	lsl.w	ip, r3, lr
 800033c:	bf28      	it	cs
 800033e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000342:	fa43 f305 	asr.w	r3, r3, r5
 8000346:	18c0      	adds	r0, r0, r3
 8000348:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800034c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000350:	d507      	bpl.n	8000362 <__adddf3+0xe6>
 8000352:	f04f 0e00 	mov.w	lr, #0
 8000356:	f1dc 0c00 	rsbs	ip, ip, #0
 800035a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800035e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000362:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000366:	d31b      	bcc.n	80003a0 <__adddf3+0x124>
 8000368:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800036c:	d30c      	bcc.n	8000388 <__adddf3+0x10c>
 800036e:	0849      	lsrs	r1, r1, #1
 8000370:	ea5f 0030 	movs.w	r0, r0, rrx
 8000374:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000378:	f104 0401 	add.w	r4, r4, #1
 800037c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000380:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000384:	f080 809a 	bcs.w	80004bc <__adddf3+0x240>
 8000388:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800038c:	bf08      	it	eq
 800038e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000392:	f150 0000 	adcs.w	r0, r0, #0
 8000396:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800039a:	ea41 0105 	orr.w	r1, r1, r5
 800039e:	bd30      	pop	{r4, r5, pc}
 80003a0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003a4:	4140      	adcs	r0, r0
 80003a6:	eb41 0101 	adc.w	r1, r1, r1
 80003aa:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003ae:	f1a4 0401 	sub.w	r4, r4, #1
 80003b2:	d1e9      	bne.n	8000388 <__adddf3+0x10c>
 80003b4:	f091 0f00 	teq	r1, #0
 80003b8:	bf04      	itt	eq
 80003ba:	4601      	moveq	r1, r0
 80003bc:	2000      	moveq	r0, #0
 80003be:	fab1 f381 	clz	r3, r1
 80003c2:	bf08      	it	eq
 80003c4:	3320      	addeq	r3, #32
 80003c6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ca:	f1b3 0220 	subs.w	r2, r3, #32
 80003ce:	da0c      	bge.n	80003ea <__adddf3+0x16e>
 80003d0:	320c      	adds	r2, #12
 80003d2:	dd08      	ble.n	80003e6 <__adddf3+0x16a>
 80003d4:	f102 0c14 	add.w	ip, r2, #20
 80003d8:	f1c2 020c 	rsb	r2, r2, #12
 80003dc:	fa01 f00c 	lsl.w	r0, r1, ip
 80003e0:	fa21 f102 	lsr.w	r1, r1, r2
 80003e4:	e00c      	b.n	8000400 <__adddf3+0x184>
 80003e6:	f102 0214 	add.w	r2, r2, #20
 80003ea:	bfd8      	it	le
 80003ec:	f1c2 0c20 	rsble	ip, r2, #32
 80003f0:	fa01 f102 	lsl.w	r1, r1, r2
 80003f4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003f8:	bfdc      	itt	le
 80003fa:	ea41 010c 	orrle.w	r1, r1, ip
 80003fe:	4090      	lslle	r0, r2
 8000400:	1ae4      	subs	r4, r4, r3
 8000402:	bfa2      	ittt	ge
 8000404:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000408:	4329      	orrge	r1, r5
 800040a:	bd30      	popge	{r4, r5, pc}
 800040c:	ea6f 0404 	mvn.w	r4, r4
 8000410:	3c1f      	subs	r4, #31
 8000412:	da1c      	bge.n	800044e <__adddf3+0x1d2>
 8000414:	340c      	adds	r4, #12
 8000416:	dc0e      	bgt.n	8000436 <__adddf3+0x1ba>
 8000418:	f104 0414 	add.w	r4, r4, #20
 800041c:	f1c4 0220 	rsb	r2, r4, #32
 8000420:	fa20 f004 	lsr.w	r0, r0, r4
 8000424:	fa01 f302 	lsl.w	r3, r1, r2
 8000428:	ea40 0003 	orr.w	r0, r0, r3
 800042c:	fa21 f304 	lsr.w	r3, r1, r4
 8000430:	ea45 0103 	orr.w	r1, r5, r3
 8000434:	bd30      	pop	{r4, r5, pc}
 8000436:	f1c4 040c 	rsb	r4, r4, #12
 800043a:	f1c4 0220 	rsb	r2, r4, #32
 800043e:	fa20 f002 	lsr.w	r0, r0, r2
 8000442:	fa01 f304 	lsl.w	r3, r1, r4
 8000446:	ea40 0003 	orr.w	r0, r0, r3
 800044a:	4629      	mov	r1, r5
 800044c:	bd30      	pop	{r4, r5, pc}
 800044e:	fa21 f004 	lsr.w	r0, r1, r4
 8000452:	4629      	mov	r1, r5
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f094 0f00 	teq	r4, #0
 800045a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800045e:	bf06      	itte	eq
 8000460:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000464:	3401      	addeq	r4, #1
 8000466:	3d01      	subne	r5, #1
 8000468:	e74e      	b.n	8000308 <__adddf3+0x8c>
 800046a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800046e:	bf18      	it	ne
 8000470:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000474:	d029      	beq.n	80004ca <__adddf3+0x24e>
 8000476:	ea94 0f05 	teq	r4, r5
 800047a:	bf08      	it	eq
 800047c:	ea90 0f02 	teqeq	r0, r2
 8000480:	d005      	beq.n	800048e <__adddf3+0x212>
 8000482:	ea54 0c00 	orrs.w	ip, r4, r0
 8000486:	bf04      	itt	eq
 8000488:	4619      	moveq	r1, r3
 800048a:	4610      	moveq	r0, r2
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	ea91 0f03 	teq	r1, r3
 8000492:	bf1e      	ittt	ne
 8000494:	2100      	movne	r1, #0
 8000496:	2000      	movne	r0, #0
 8000498:	bd30      	popne	{r4, r5, pc}
 800049a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800049e:	d105      	bne.n	80004ac <__adddf3+0x230>
 80004a0:	0040      	lsls	r0, r0, #1
 80004a2:	4149      	adcs	r1, r1
 80004a4:	bf28      	it	cs
 80004a6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004aa:	bd30      	pop	{r4, r5, pc}
 80004ac:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004b0:	bf3c      	itt	cc
 80004b2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004b6:	bd30      	popcc	{r4, r5, pc}
 80004b8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004bc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004c0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004c4:	f04f 0000 	mov.w	r0, #0
 80004c8:	bd30      	pop	{r4, r5, pc}
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf1a      	itte	ne
 80004d0:	4619      	movne	r1, r3
 80004d2:	4610      	movne	r0, r2
 80004d4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004d8:	bf1c      	itt	ne
 80004da:	460b      	movne	r3, r1
 80004dc:	4602      	movne	r2, r0
 80004de:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004e2:	bf06      	itte	eq
 80004e4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004e8:	ea91 0f03 	teqeq	r1, r3
 80004ec:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80004f0:	bd30      	pop	{r4, r5, pc}
 80004f2:	bf00      	nop

080004f4 <__aeabi_ui2d>:
 80004f4:	f090 0f00 	teq	r0, #0
 80004f8:	bf04      	itt	eq
 80004fa:	2100      	moveq	r1, #0
 80004fc:	4770      	bxeq	lr
 80004fe:	b530      	push	{r4, r5, lr}
 8000500:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000504:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000508:	f04f 0500 	mov.w	r5, #0
 800050c:	f04f 0100 	mov.w	r1, #0
 8000510:	e750      	b.n	80003b4 <__adddf3+0x138>
 8000512:	bf00      	nop

08000514 <__aeabi_i2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800052c:	bf48      	it	mi
 800052e:	4240      	negmi	r0, r0
 8000530:	f04f 0100 	mov.w	r1, #0
 8000534:	e73e      	b.n	80003b4 <__adddf3+0x138>
 8000536:	bf00      	nop

08000538 <__aeabi_f2d>:
 8000538:	0042      	lsls	r2, r0, #1
 800053a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800053e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000542:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000546:	bf1f      	itttt	ne
 8000548:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800054c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000550:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000554:	4770      	bxne	lr
 8000556:	f092 0f00 	teq	r2, #0
 800055a:	bf14      	ite	ne
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	4770      	bxeq	lr
 8000562:	b530      	push	{r4, r5, lr}
 8000564:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000568:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800056c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000570:	e720      	b.n	80003b4 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_ul2d>:
 8000574:	ea50 0201 	orrs.w	r2, r0, r1
 8000578:	bf08      	it	eq
 800057a:	4770      	bxeq	lr
 800057c:	b530      	push	{r4, r5, lr}
 800057e:	f04f 0500 	mov.w	r5, #0
 8000582:	e00a      	b.n	800059a <__aeabi_l2d+0x16>

08000584 <__aeabi_l2d>:
 8000584:	ea50 0201 	orrs.w	r2, r0, r1
 8000588:	bf08      	it	eq
 800058a:	4770      	bxeq	lr
 800058c:	b530      	push	{r4, r5, lr}
 800058e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000592:	d502      	bpl.n	800059a <__aeabi_l2d+0x16>
 8000594:	4240      	negs	r0, r0
 8000596:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800059a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800059e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005a2:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005a6:	f43f aedc 	beq.w	8000362 <__adddf3+0xe6>
 80005aa:	f04f 0203 	mov.w	r2, #3
 80005ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005b2:	bf18      	it	ne
 80005b4:	3203      	addne	r2, #3
 80005b6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ba:	bf18      	it	ne
 80005bc:	3203      	addne	r2, #3
 80005be:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005c2:	f1c2 0320 	rsb	r3, r2, #32
 80005c6:	fa00 fc03 	lsl.w	ip, r0, r3
 80005ca:	fa20 f002 	lsr.w	r0, r0, r2
 80005ce:	fa01 fe03 	lsl.w	lr, r1, r3
 80005d2:	ea40 000e 	orr.w	r0, r0, lr
 80005d6:	fa21 f102 	lsr.w	r1, r1, r2
 80005da:	4414      	add	r4, r2
 80005dc:	e6c1      	b.n	8000362 <__adddf3+0xe6>
 80005de:	bf00      	nop

080005e0 <__aeabi_dmul>:
 80005e0:	b570      	push	{r4, r5, r6, lr}
 80005e2:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005e6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005ea:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005ee:	bf1d      	ittte	ne
 80005f0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005f4:	ea94 0f0c 	teqne	r4, ip
 80005f8:	ea95 0f0c 	teqne	r5, ip
 80005fc:	f000 f8de 	bleq	80007bc <__aeabi_dmul+0x1dc>
 8000600:	442c      	add	r4, r5
 8000602:	ea81 0603 	eor.w	r6, r1, r3
 8000606:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800060a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800060e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000612:	bf18      	it	ne
 8000614:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000618:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800061c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000620:	d038      	beq.n	8000694 <__aeabi_dmul+0xb4>
 8000622:	fba0 ce02 	umull	ip, lr, r0, r2
 8000626:	f04f 0500 	mov.w	r5, #0
 800062a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800062e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000632:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000636:	f04f 0600 	mov.w	r6, #0
 800063a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800063e:	f09c 0f00 	teq	ip, #0
 8000642:	bf18      	it	ne
 8000644:	f04e 0e01 	orrne.w	lr, lr, #1
 8000648:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800064c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000650:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000654:	d204      	bcs.n	8000660 <__aeabi_dmul+0x80>
 8000656:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800065a:	416d      	adcs	r5, r5
 800065c:	eb46 0606 	adc.w	r6, r6, r6
 8000660:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000664:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000668:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800066c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000670:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000674:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000678:	bf88      	it	hi
 800067a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800067e:	d81e      	bhi.n	80006be <__aeabi_dmul+0xde>
 8000680:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000684:	bf08      	it	eq
 8000686:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800068a:	f150 0000 	adcs.w	r0, r0, #0
 800068e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000692:	bd70      	pop	{r4, r5, r6, pc}
 8000694:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000698:	ea46 0101 	orr.w	r1, r6, r1
 800069c:	ea40 0002 	orr.w	r0, r0, r2
 80006a0:	ea81 0103 	eor.w	r1, r1, r3
 80006a4:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006a8:	bfc2      	ittt	gt
 80006aa:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006ae:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006b2:	bd70      	popgt	{r4, r5, r6, pc}
 80006b4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006b8:	f04f 0e00 	mov.w	lr, #0
 80006bc:	3c01      	subs	r4, #1
 80006be:	f300 80ab 	bgt.w	8000818 <__aeabi_dmul+0x238>
 80006c2:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006c6:	bfde      	ittt	le
 80006c8:	2000      	movle	r0, #0
 80006ca:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006ce:	bd70      	pople	{r4, r5, r6, pc}
 80006d0:	f1c4 0400 	rsb	r4, r4, #0
 80006d4:	3c20      	subs	r4, #32
 80006d6:	da35      	bge.n	8000744 <__aeabi_dmul+0x164>
 80006d8:	340c      	adds	r4, #12
 80006da:	dc1b      	bgt.n	8000714 <__aeabi_dmul+0x134>
 80006dc:	f104 0414 	add.w	r4, r4, #20
 80006e0:	f1c4 0520 	rsb	r5, r4, #32
 80006e4:	fa00 f305 	lsl.w	r3, r0, r5
 80006e8:	fa20 f004 	lsr.w	r0, r0, r4
 80006ec:	fa01 f205 	lsl.w	r2, r1, r5
 80006f0:	ea40 0002 	orr.w	r0, r0, r2
 80006f4:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80006f8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80006fc:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000700:	fa21 f604 	lsr.w	r6, r1, r4
 8000704:	eb42 0106 	adc.w	r1, r2, r6
 8000708:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800070c:	bf08      	it	eq
 800070e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000712:	bd70      	pop	{r4, r5, r6, pc}
 8000714:	f1c4 040c 	rsb	r4, r4, #12
 8000718:	f1c4 0520 	rsb	r5, r4, #32
 800071c:	fa00 f304 	lsl.w	r3, r0, r4
 8000720:	fa20 f005 	lsr.w	r0, r0, r5
 8000724:	fa01 f204 	lsl.w	r2, r1, r4
 8000728:	ea40 0002 	orr.w	r0, r0, r2
 800072c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000730:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000734:	f141 0100 	adc.w	r1, r1, #0
 8000738:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800073c:	bf08      	it	eq
 800073e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000742:	bd70      	pop	{r4, r5, r6, pc}
 8000744:	f1c4 0520 	rsb	r5, r4, #32
 8000748:	fa00 f205 	lsl.w	r2, r0, r5
 800074c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000750:	fa20 f304 	lsr.w	r3, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea43 0302 	orr.w	r3, r3, r2
 800075c:	fa21 f004 	lsr.w	r0, r1, r4
 8000760:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000764:	fa21 f204 	lsr.w	r2, r1, r4
 8000768:	ea20 0002 	bic.w	r0, r0, r2
 800076c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f094 0f00 	teq	r4, #0
 8000780:	d10f      	bne.n	80007a2 <__aeabi_dmul+0x1c2>
 8000782:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000786:	0040      	lsls	r0, r0, #1
 8000788:	eb41 0101 	adc.w	r1, r1, r1
 800078c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000790:	bf08      	it	eq
 8000792:	3c01      	subeq	r4, #1
 8000794:	d0f7      	beq.n	8000786 <__aeabi_dmul+0x1a6>
 8000796:	ea41 0106 	orr.w	r1, r1, r6
 800079a:	f095 0f00 	teq	r5, #0
 800079e:	bf18      	it	ne
 80007a0:	4770      	bxne	lr
 80007a2:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007a6:	0052      	lsls	r2, r2, #1
 80007a8:	eb43 0303 	adc.w	r3, r3, r3
 80007ac:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007b0:	bf08      	it	eq
 80007b2:	3d01      	subeq	r5, #1
 80007b4:	d0f7      	beq.n	80007a6 <__aeabi_dmul+0x1c6>
 80007b6:	ea43 0306 	orr.w	r3, r3, r6
 80007ba:	4770      	bx	lr
 80007bc:	ea94 0f0c 	teq	r4, ip
 80007c0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007c4:	bf18      	it	ne
 80007c6:	ea95 0f0c 	teqne	r5, ip
 80007ca:	d00c      	beq.n	80007e6 <__aeabi_dmul+0x206>
 80007cc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007d0:	bf18      	it	ne
 80007d2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007d6:	d1d1      	bne.n	800077c <__aeabi_dmul+0x19c>
 80007d8:	ea81 0103 	eor.w	r1, r1, r3
 80007dc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007e0:	f04f 0000 	mov.w	r0, #0
 80007e4:	bd70      	pop	{r4, r5, r6, pc}
 80007e6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007ea:	bf06      	itte	eq
 80007ec:	4610      	moveq	r0, r2
 80007ee:	4619      	moveq	r1, r3
 80007f0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007f4:	d019      	beq.n	800082a <__aeabi_dmul+0x24a>
 80007f6:	ea94 0f0c 	teq	r4, ip
 80007fa:	d102      	bne.n	8000802 <__aeabi_dmul+0x222>
 80007fc:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000800:	d113      	bne.n	800082a <__aeabi_dmul+0x24a>
 8000802:	ea95 0f0c 	teq	r5, ip
 8000806:	d105      	bne.n	8000814 <__aeabi_dmul+0x234>
 8000808:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800080c:	bf1c      	itt	ne
 800080e:	4610      	movne	r0, r2
 8000810:	4619      	movne	r1, r3
 8000812:	d10a      	bne.n	800082a <__aeabi_dmul+0x24a>
 8000814:	ea81 0103 	eor.w	r1, r1, r3
 8000818:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800081c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000820:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000824:	f04f 0000 	mov.w	r0, #0
 8000828:	bd70      	pop	{r4, r5, r6, pc}
 800082a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800082e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000832:	bd70      	pop	{r4, r5, r6, pc}

08000834 <__aeabi_ddiv>:
 8000834:	b570      	push	{r4, r5, r6, lr}
 8000836:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800083a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800083e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000842:	bf1d      	ittte	ne
 8000844:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000848:	ea94 0f0c 	teqne	r4, ip
 800084c:	ea95 0f0c 	teqne	r5, ip
 8000850:	f000 f8a7 	bleq	80009a2 <__aeabi_ddiv+0x16e>
 8000854:	eba4 0405 	sub.w	r4, r4, r5
 8000858:	ea81 0e03 	eor.w	lr, r1, r3
 800085c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000860:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000864:	f000 8088 	beq.w	8000978 <__aeabi_ddiv+0x144>
 8000868:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800086c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000870:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000874:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000878:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800087c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000880:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000884:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000888:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 800088c:	429d      	cmp	r5, r3
 800088e:	bf08      	it	eq
 8000890:	4296      	cmpeq	r6, r2
 8000892:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000896:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800089a:	d202      	bcs.n	80008a2 <__aeabi_ddiv+0x6e>
 800089c:	085b      	lsrs	r3, r3, #1
 800089e:	ea4f 0232 	mov.w	r2, r2, rrx
 80008a2:	1ab6      	subs	r6, r6, r2
 80008a4:	eb65 0503 	sbc.w	r5, r5, r3
 80008a8:	085b      	lsrs	r3, r3, #1
 80008aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ae:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008b2:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008b6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ba:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008be:	bf22      	ittt	cs
 80008c0:	1ab6      	subcs	r6, r6, r2
 80008c2:	4675      	movcs	r5, lr
 80008c4:	ea40 000c 	orrcs.w	r0, r0, ip
 80008c8:	085b      	lsrs	r3, r3, #1
 80008ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000910:	ea55 0e06 	orrs.w	lr, r5, r6
 8000914:	d018      	beq.n	8000948 <__aeabi_ddiv+0x114>
 8000916:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800091a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800091e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000922:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000926:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800092a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800092e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000932:	d1c0      	bne.n	80008b6 <__aeabi_ddiv+0x82>
 8000934:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000938:	d10b      	bne.n	8000952 <__aeabi_ddiv+0x11e>
 800093a:	ea41 0100 	orr.w	r1, r1, r0
 800093e:	f04f 0000 	mov.w	r0, #0
 8000942:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000946:	e7b6      	b.n	80008b6 <__aeabi_ddiv+0x82>
 8000948:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800094c:	bf04      	itt	eq
 800094e:	4301      	orreq	r1, r0
 8000950:	2000      	moveq	r0, #0
 8000952:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000956:	bf88      	it	hi
 8000958:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800095c:	f63f aeaf 	bhi.w	80006be <__aeabi_dmul+0xde>
 8000960:	ebb5 0c03 	subs.w	ip, r5, r3
 8000964:	bf04      	itt	eq
 8000966:	ebb6 0c02 	subseq.w	ip, r6, r2
 800096a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800096e:	f150 0000 	adcs.w	r0, r0, #0
 8000972:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000976:	bd70      	pop	{r4, r5, r6, pc}
 8000978:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800097c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000980:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000984:	bfc2      	ittt	gt
 8000986:	ebd4 050c 	rsbsgt	r5, r4, ip
 800098a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800098e:	bd70      	popgt	{r4, r5, r6, pc}
 8000990:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000994:	f04f 0e00 	mov.w	lr, #0
 8000998:	3c01      	subs	r4, #1
 800099a:	e690      	b.n	80006be <__aeabi_dmul+0xde>
 800099c:	ea45 0e06 	orr.w	lr, r5, r6
 80009a0:	e68d      	b.n	80006be <__aeabi_dmul+0xde>
 80009a2:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009a6:	ea94 0f0c 	teq	r4, ip
 80009aa:	bf08      	it	eq
 80009ac:	ea95 0f0c 	teqeq	r5, ip
 80009b0:	f43f af3b 	beq.w	800082a <__aeabi_dmul+0x24a>
 80009b4:	ea94 0f0c 	teq	r4, ip
 80009b8:	d10a      	bne.n	80009d0 <__aeabi_ddiv+0x19c>
 80009ba:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009be:	f47f af34 	bne.w	800082a <__aeabi_dmul+0x24a>
 80009c2:	ea95 0f0c 	teq	r5, ip
 80009c6:	f47f af25 	bne.w	8000814 <__aeabi_dmul+0x234>
 80009ca:	4610      	mov	r0, r2
 80009cc:	4619      	mov	r1, r3
 80009ce:	e72c      	b.n	800082a <__aeabi_dmul+0x24a>
 80009d0:	ea95 0f0c 	teq	r5, ip
 80009d4:	d106      	bne.n	80009e4 <__aeabi_ddiv+0x1b0>
 80009d6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009da:	f43f aefd 	beq.w	80007d8 <__aeabi_dmul+0x1f8>
 80009de:	4610      	mov	r0, r2
 80009e0:	4619      	mov	r1, r3
 80009e2:	e722      	b.n	800082a <__aeabi_dmul+0x24a>
 80009e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009e8:	bf18      	it	ne
 80009ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009ee:	f47f aec5 	bne.w	800077c <__aeabi_dmul+0x19c>
 80009f2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009f6:	f47f af0d 	bne.w	8000814 <__aeabi_dmul+0x234>
 80009fa:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009fe:	f47f aeeb 	bne.w	80007d8 <__aeabi_dmul+0x1f8>
 8000a02:	e712      	b.n	800082a <__aeabi_dmul+0x24a>

08000a04 <__aeabi_d2uiz>:
 8000a04:	004a      	lsls	r2, r1, #1
 8000a06:	d211      	bcs.n	8000a2c <__aeabi_d2uiz+0x28>
 8000a08:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a0c:	d211      	bcs.n	8000a32 <__aeabi_d2uiz+0x2e>
 8000a0e:	d50d      	bpl.n	8000a2c <__aeabi_d2uiz+0x28>
 8000a10:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a14:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a18:	d40e      	bmi.n	8000a38 <__aeabi_d2uiz+0x34>
 8000a1a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a1e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a22:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a26:	fa23 f002 	lsr.w	r0, r3, r2
 8000a2a:	4770      	bx	lr
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a36:	d102      	bne.n	8000a3e <__aeabi_d2uiz+0x3a>
 8000a38:	f04f 30ff 	mov.w	r0, #4294967295
 8000a3c:	4770      	bx	lr
 8000a3e:	f04f 0000 	mov.w	r0, #0
 8000a42:	4770      	bx	lr

08000a44 <__aeabi_d2f>:
 8000a44:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a48:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000a4c:	bf24      	itt	cs
 8000a4e:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000a52:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000a56:	d90d      	bls.n	8000a74 <__aeabi_d2f+0x30>
 8000a58:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000a5c:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000a60:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000a64:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000a68:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000a6c:	bf08      	it	eq
 8000a6e:	f020 0001 	biceq.w	r0, r0, #1
 8000a72:	4770      	bx	lr
 8000a74:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000a78:	d121      	bne.n	8000abe <__aeabi_d2f+0x7a>
 8000a7a:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000a7e:	bfbc      	itt	lt
 8000a80:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000a84:	4770      	bxlt	lr
 8000a86:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000a8a:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000a8e:	f1c2 0218 	rsb	r2, r2, #24
 8000a92:	f1c2 0c20 	rsb	ip, r2, #32
 8000a96:	fa10 f30c 	lsls.w	r3, r0, ip
 8000a9a:	fa20 f002 	lsr.w	r0, r0, r2
 8000a9e:	bf18      	it	ne
 8000aa0:	f040 0001 	orrne.w	r0, r0, #1
 8000aa4:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aa8:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000aac:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000ab0:	ea40 000c 	orr.w	r0, r0, ip
 8000ab4:	fa23 f302 	lsr.w	r3, r3, r2
 8000ab8:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000abc:	e7cc      	b.n	8000a58 <__aeabi_d2f+0x14>
 8000abe:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000ac2:	d107      	bne.n	8000ad4 <__aeabi_d2f+0x90>
 8000ac4:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000ac8:	bf1e      	ittt	ne
 8000aca:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000ace:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000ad2:	4770      	bxne	lr
 8000ad4:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000ad8:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000adc:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ae0:	4770      	bx	lr
 8000ae2:	bf00      	nop

08000ae4 <__aeabi_uldivmod>:
 8000ae4:	b953      	cbnz	r3, 8000afc <__aeabi_uldivmod+0x18>
 8000ae6:	b94a      	cbnz	r2, 8000afc <__aeabi_uldivmod+0x18>
 8000ae8:	2900      	cmp	r1, #0
 8000aea:	bf08      	it	eq
 8000aec:	2800      	cmpeq	r0, #0
 8000aee:	bf1c      	itt	ne
 8000af0:	f04f 31ff 	movne.w	r1, #4294967295
 8000af4:	f04f 30ff 	movne.w	r0, #4294967295
 8000af8:	f000 b97a 	b.w	8000df0 <__aeabi_idiv0>
 8000afc:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b00:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b04:	f000 f806 	bl	8000b14 <__udivmoddi4>
 8000b08:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b0c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b10:	b004      	add	sp, #16
 8000b12:	4770      	bx	lr

08000b14 <__udivmoddi4>:
 8000b14:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000b18:	468c      	mov	ip, r1
 8000b1a:	460d      	mov	r5, r1
 8000b1c:	4604      	mov	r4, r0
 8000b1e:	9e08      	ldr	r6, [sp, #32]
 8000b20:	2b00      	cmp	r3, #0
 8000b22:	d151      	bne.n	8000bc8 <__udivmoddi4+0xb4>
 8000b24:	428a      	cmp	r2, r1
 8000b26:	4617      	mov	r7, r2
 8000b28:	d96d      	bls.n	8000c06 <__udivmoddi4+0xf2>
 8000b2a:	fab2 fe82 	clz	lr, r2
 8000b2e:	f1be 0f00 	cmp.w	lr, #0
 8000b32:	d00b      	beq.n	8000b4c <__udivmoddi4+0x38>
 8000b34:	f1ce 0c20 	rsb	ip, lr, #32
 8000b38:	fa01 f50e 	lsl.w	r5, r1, lr
 8000b3c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000b40:	fa02 f70e 	lsl.w	r7, r2, lr
 8000b44:	ea4c 0c05 	orr.w	ip, ip, r5
 8000b48:	fa00 f40e 	lsl.w	r4, r0, lr
 8000b4c:	ea4f 4a17 	mov.w	sl, r7, lsr #16
 8000b50:	0c25      	lsrs	r5, r4, #16
 8000b52:	fbbc f8fa 	udiv	r8, ip, sl
 8000b56:	fa1f f987 	uxth.w	r9, r7
 8000b5a:	fb0a cc18 	mls	ip, sl, r8, ip
 8000b5e:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 8000b62:	fb08 f309 	mul.w	r3, r8, r9
 8000b66:	42ab      	cmp	r3, r5
 8000b68:	d90a      	bls.n	8000b80 <__udivmoddi4+0x6c>
 8000b6a:	19ed      	adds	r5, r5, r7
 8000b6c:	f108 32ff 	add.w	r2, r8, #4294967295
 8000b70:	f080 8123 	bcs.w	8000dba <__udivmoddi4+0x2a6>
 8000b74:	42ab      	cmp	r3, r5
 8000b76:	f240 8120 	bls.w	8000dba <__udivmoddi4+0x2a6>
 8000b7a:	f1a8 0802 	sub.w	r8, r8, #2
 8000b7e:	443d      	add	r5, r7
 8000b80:	1aed      	subs	r5, r5, r3
 8000b82:	b2a4      	uxth	r4, r4
 8000b84:	fbb5 f0fa 	udiv	r0, r5, sl
 8000b88:	fb0a 5510 	mls	r5, sl, r0, r5
 8000b8c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000b90:	fb00 f909 	mul.w	r9, r0, r9
 8000b94:	45a1      	cmp	r9, r4
 8000b96:	d909      	bls.n	8000bac <__udivmoddi4+0x98>
 8000b98:	19e4      	adds	r4, r4, r7
 8000b9a:	f100 33ff 	add.w	r3, r0, #4294967295
 8000b9e:	f080 810a 	bcs.w	8000db6 <__udivmoddi4+0x2a2>
 8000ba2:	45a1      	cmp	r9, r4
 8000ba4:	f240 8107 	bls.w	8000db6 <__udivmoddi4+0x2a2>
 8000ba8:	3802      	subs	r0, #2
 8000baa:	443c      	add	r4, r7
 8000bac:	eba4 0409 	sub.w	r4, r4, r9
 8000bb0:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000bb4:	2100      	movs	r1, #0
 8000bb6:	2e00      	cmp	r6, #0
 8000bb8:	d061      	beq.n	8000c7e <__udivmoddi4+0x16a>
 8000bba:	fa24 f40e 	lsr.w	r4, r4, lr
 8000bbe:	2300      	movs	r3, #0
 8000bc0:	6034      	str	r4, [r6, #0]
 8000bc2:	6073      	str	r3, [r6, #4]
 8000bc4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000bc8:	428b      	cmp	r3, r1
 8000bca:	d907      	bls.n	8000bdc <__udivmoddi4+0xc8>
 8000bcc:	2e00      	cmp	r6, #0
 8000bce:	d054      	beq.n	8000c7a <__udivmoddi4+0x166>
 8000bd0:	2100      	movs	r1, #0
 8000bd2:	e886 0021 	stmia.w	r6, {r0, r5}
 8000bd6:	4608      	mov	r0, r1
 8000bd8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000bdc:	fab3 f183 	clz	r1, r3
 8000be0:	2900      	cmp	r1, #0
 8000be2:	f040 808e 	bne.w	8000d02 <__udivmoddi4+0x1ee>
 8000be6:	42ab      	cmp	r3, r5
 8000be8:	d302      	bcc.n	8000bf0 <__udivmoddi4+0xdc>
 8000bea:	4282      	cmp	r2, r0
 8000bec:	f200 80fa 	bhi.w	8000de4 <__udivmoddi4+0x2d0>
 8000bf0:	1a84      	subs	r4, r0, r2
 8000bf2:	eb65 0503 	sbc.w	r5, r5, r3
 8000bf6:	2001      	movs	r0, #1
 8000bf8:	46ac      	mov	ip, r5
 8000bfa:	2e00      	cmp	r6, #0
 8000bfc:	d03f      	beq.n	8000c7e <__udivmoddi4+0x16a>
 8000bfe:	e886 1010 	stmia.w	r6, {r4, ip}
 8000c02:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c06:	b912      	cbnz	r2, 8000c0e <__udivmoddi4+0xfa>
 8000c08:	2701      	movs	r7, #1
 8000c0a:	fbb7 f7f2 	udiv	r7, r7, r2
 8000c0e:	fab7 fe87 	clz	lr, r7
 8000c12:	f1be 0f00 	cmp.w	lr, #0
 8000c16:	d134      	bne.n	8000c82 <__udivmoddi4+0x16e>
 8000c18:	1beb      	subs	r3, r5, r7
 8000c1a:	0c3a      	lsrs	r2, r7, #16
 8000c1c:	fa1f fc87 	uxth.w	ip, r7
 8000c20:	2101      	movs	r1, #1
 8000c22:	fbb3 f8f2 	udiv	r8, r3, r2
 8000c26:	0c25      	lsrs	r5, r4, #16
 8000c28:	fb02 3318 	mls	r3, r2, r8, r3
 8000c2c:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000c30:	fb0c f308 	mul.w	r3, ip, r8
 8000c34:	42ab      	cmp	r3, r5
 8000c36:	d907      	bls.n	8000c48 <__udivmoddi4+0x134>
 8000c38:	19ed      	adds	r5, r5, r7
 8000c3a:	f108 30ff 	add.w	r0, r8, #4294967295
 8000c3e:	d202      	bcs.n	8000c46 <__udivmoddi4+0x132>
 8000c40:	42ab      	cmp	r3, r5
 8000c42:	f200 80d1 	bhi.w	8000de8 <__udivmoddi4+0x2d4>
 8000c46:	4680      	mov	r8, r0
 8000c48:	1aed      	subs	r5, r5, r3
 8000c4a:	b2a3      	uxth	r3, r4
 8000c4c:	fbb5 f0f2 	udiv	r0, r5, r2
 8000c50:	fb02 5510 	mls	r5, r2, r0, r5
 8000c54:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 8000c58:	fb0c fc00 	mul.w	ip, ip, r0
 8000c5c:	45a4      	cmp	ip, r4
 8000c5e:	d907      	bls.n	8000c70 <__udivmoddi4+0x15c>
 8000c60:	19e4      	adds	r4, r4, r7
 8000c62:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c66:	d202      	bcs.n	8000c6e <__udivmoddi4+0x15a>
 8000c68:	45a4      	cmp	ip, r4
 8000c6a:	f200 80b8 	bhi.w	8000dde <__udivmoddi4+0x2ca>
 8000c6e:	4618      	mov	r0, r3
 8000c70:	eba4 040c 	sub.w	r4, r4, ip
 8000c74:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000c78:	e79d      	b.n	8000bb6 <__udivmoddi4+0xa2>
 8000c7a:	4631      	mov	r1, r6
 8000c7c:	4630      	mov	r0, r6
 8000c7e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c82:	f1ce 0420 	rsb	r4, lr, #32
 8000c86:	fa05 f30e 	lsl.w	r3, r5, lr
 8000c8a:	fa07 f70e 	lsl.w	r7, r7, lr
 8000c8e:	fa20 f804 	lsr.w	r8, r0, r4
 8000c92:	0c3a      	lsrs	r2, r7, #16
 8000c94:	fa25 f404 	lsr.w	r4, r5, r4
 8000c98:	ea48 0803 	orr.w	r8, r8, r3
 8000c9c:	fbb4 f1f2 	udiv	r1, r4, r2
 8000ca0:	ea4f 4518 	mov.w	r5, r8, lsr #16
 8000ca4:	fb02 4411 	mls	r4, r2, r1, r4
 8000ca8:	fa1f fc87 	uxth.w	ip, r7
 8000cac:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
 8000cb0:	fb01 f30c 	mul.w	r3, r1, ip
 8000cb4:	42ab      	cmp	r3, r5
 8000cb6:	fa00 f40e 	lsl.w	r4, r0, lr
 8000cba:	d909      	bls.n	8000cd0 <__udivmoddi4+0x1bc>
 8000cbc:	19ed      	adds	r5, r5, r7
 8000cbe:	f101 30ff 	add.w	r0, r1, #4294967295
 8000cc2:	f080 808a 	bcs.w	8000dda <__udivmoddi4+0x2c6>
 8000cc6:	42ab      	cmp	r3, r5
 8000cc8:	f240 8087 	bls.w	8000dda <__udivmoddi4+0x2c6>
 8000ccc:	3902      	subs	r1, #2
 8000cce:	443d      	add	r5, r7
 8000cd0:	1aeb      	subs	r3, r5, r3
 8000cd2:	fa1f f588 	uxth.w	r5, r8
 8000cd6:	fbb3 f0f2 	udiv	r0, r3, r2
 8000cda:	fb02 3310 	mls	r3, r2, r0, r3
 8000cde:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000ce2:	fb00 f30c 	mul.w	r3, r0, ip
 8000ce6:	42ab      	cmp	r3, r5
 8000ce8:	d907      	bls.n	8000cfa <__udivmoddi4+0x1e6>
 8000cea:	19ed      	adds	r5, r5, r7
 8000cec:	f100 38ff 	add.w	r8, r0, #4294967295
 8000cf0:	d26f      	bcs.n	8000dd2 <__udivmoddi4+0x2be>
 8000cf2:	42ab      	cmp	r3, r5
 8000cf4:	d96d      	bls.n	8000dd2 <__udivmoddi4+0x2be>
 8000cf6:	3802      	subs	r0, #2
 8000cf8:	443d      	add	r5, r7
 8000cfa:	1aeb      	subs	r3, r5, r3
 8000cfc:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d00:	e78f      	b.n	8000c22 <__udivmoddi4+0x10e>
 8000d02:	f1c1 0720 	rsb	r7, r1, #32
 8000d06:	fa22 f807 	lsr.w	r8, r2, r7
 8000d0a:	408b      	lsls	r3, r1
 8000d0c:	fa05 f401 	lsl.w	r4, r5, r1
 8000d10:	ea48 0303 	orr.w	r3, r8, r3
 8000d14:	fa20 fe07 	lsr.w	lr, r0, r7
 8000d18:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 8000d1c:	40fd      	lsrs	r5, r7
 8000d1e:	ea4e 0e04 	orr.w	lr, lr, r4
 8000d22:	fbb5 f9fc 	udiv	r9, r5, ip
 8000d26:	ea4f 441e 	mov.w	r4, lr, lsr #16
 8000d2a:	fb0c 5519 	mls	r5, ip, r9, r5
 8000d2e:	fa1f f883 	uxth.w	r8, r3
 8000d32:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 8000d36:	fb09 f408 	mul.w	r4, r9, r8
 8000d3a:	42ac      	cmp	r4, r5
 8000d3c:	fa02 f201 	lsl.w	r2, r2, r1
 8000d40:	fa00 fa01 	lsl.w	sl, r0, r1
 8000d44:	d908      	bls.n	8000d58 <__udivmoddi4+0x244>
 8000d46:	18ed      	adds	r5, r5, r3
 8000d48:	f109 30ff 	add.w	r0, r9, #4294967295
 8000d4c:	d243      	bcs.n	8000dd6 <__udivmoddi4+0x2c2>
 8000d4e:	42ac      	cmp	r4, r5
 8000d50:	d941      	bls.n	8000dd6 <__udivmoddi4+0x2c2>
 8000d52:	f1a9 0902 	sub.w	r9, r9, #2
 8000d56:	441d      	add	r5, r3
 8000d58:	1b2d      	subs	r5, r5, r4
 8000d5a:	fa1f fe8e 	uxth.w	lr, lr
 8000d5e:	fbb5 f0fc 	udiv	r0, r5, ip
 8000d62:	fb0c 5510 	mls	r5, ip, r0, r5
 8000d66:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
 8000d6a:	fb00 f808 	mul.w	r8, r0, r8
 8000d6e:	45a0      	cmp	r8, r4
 8000d70:	d907      	bls.n	8000d82 <__udivmoddi4+0x26e>
 8000d72:	18e4      	adds	r4, r4, r3
 8000d74:	f100 35ff 	add.w	r5, r0, #4294967295
 8000d78:	d229      	bcs.n	8000dce <__udivmoddi4+0x2ba>
 8000d7a:	45a0      	cmp	r8, r4
 8000d7c:	d927      	bls.n	8000dce <__udivmoddi4+0x2ba>
 8000d7e:	3802      	subs	r0, #2
 8000d80:	441c      	add	r4, r3
 8000d82:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000d86:	eba4 0408 	sub.w	r4, r4, r8
 8000d8a:	fba0 8902 	umull	r8, r9, r0, r2
 8000d8e:	454c      	cmp	r4, r9
 8000d90:	46c6      	mov	lr, r8
 8000d92:	464d      	mov	r5, r9
 8000d94:	d315      	bcc.n	8000dc2 <__udivmoddi4+0x2ae>
 8000d96:	d012      	beq.n	8000dbe <__udivmoddi4+0x2aa>
 8000d98:	b156      	cbz	r6, 8000db0 <__udivmoddi4+0x29c>
 8000d9a:	ebba 030e 	subs.w	r3, sl, lr
 8000d9e:	eb64 0405 	sbc.w	r4, r4, r5
 8000da2:	fa04 f707 	lsl.w	r7, r4, r7
 8000da6:	40cb      	lsrs	r3, r1
 8000da8:	431f      	orrs	r7, r3
 8000daa:	40cc      	lsrs	r4, r1
 8000dac:	6037      	str	r7, [r6, #0]
 8000dae:	6074      	str	r4, [r6, #4]
 8000db0:	2100      	movs	r1, #0
 8000db2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000db6:	4618      	mov	r0, r3
 8000db8:	e6f8      	b.n	8000bac <__udivmoddi4+0x98>
 8000dba:	4690      	mov	r8, r2
 8000dbc:	e6e0      	b.n	8000b80 <__udivmoddi4+0x6c>
 8000dbe:	45c2      	cmp	sl, r8
 8000dc0:	d2ea      	bcs.n	8000d98 <__udivmoddi4+0x284>
 8000dc2:	ebb8 0e02 	subs.w	lr, r8, r2
 8000dc6:	eb69 0503 	sbc.w	r5, r9, r3
 8000dca:	3801      	subs	r0, #1
 8000dcc:	e7e4      	b.n	8000d98 <__udivmoddi4+0x284>
 8000dce:	4628      	mov	r0, r5
 8000dd0:	e7d7      	b.n	8000d82 <__udivmoddi4+0x26e>
 8000dd2:	4640      	mov	r0, r8
 8000dd4:	e791      	b.n	8000cfa <__udivmoddi4+0x1e6>
 8000dd6:	4681      	mov	r9, r0
 8000dd8:	e7be      	b.n	8000d58 <__udivmoddi4+0x244>
 8000dda:	4601      	mov	r1, r0
 8000ddc:	e778      	b.n	8000cd0 <__udivmoddi4+0x1bc>
 8000dde:	3802      	subs	r0, #2
 8000de0:	443c      	add	r4, r7
 8000de2:	e745      	b.n	8000c70 <__udivmoddi4+0x15c>
 8000de4:	4608      	mov	r0, r1
 8000de6:	e708      	b.n	8000bfa <__udivmoddi4+0xe6>
 8000de8:	f1a8 0802 	sub.w	r8, r8, #2
 8000dec:	443d      	add	r5, r7
 8000dee:	e72b      	b.n	8000c48 <__udivmoddi4+0x134>

08000df0 <__aeabi_idiv0>:
 8000df0:	4770      	bx	lr
 8000df2:	bf00      	nop

08000df4 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000df4:	b580      	push	{r7, lr}
 8000df6:	af00      	add	r7, sp, #0
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000df8:	4a08      	ldr	r2, [pc, #32]	; (8000e1c <HAL_Init+0x28>)
 8000dfa:	4b08      	ldr	r3, [pc, #32]	; (8000e1c <HAL_Init+0x28>)
 8000dfc:	681b      	ldr	r3, [r3, #0]
 8000dfe:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000e02:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000e04:	2003      	movs	r0, #3
 8000e06:	f000 f929 	bl	800105c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000e0a:	2000      	movs	r0, #0
 8000e0c:	f000 f808 	bl	8000e20 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000e10:	f004 fbdc 	bl	80055cc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000e14:	2300      	movs	r3, #0
}
 8000e16:	4618      	mov	r0, r3
 8000e18:	bd80      	pop	{r7, pc}
 8000e1a:	bf00      	nop
 8000e1c:	40022000 	.word	0x40022000

08000e20 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000e20:	b580      	push	{r7, lr}
 8000e22:	b082      	sub	sp, #8
 8000e24:	af00      	add	r7, sp, #0
 8000e26:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  HAL_SYSTICK_Config(SystemCoreClock/1000);
 8000e28:	4b09      	ldr	r3, [pc, #36]	; (8000e50 <HAL_InitTick+0x30>)
 8000e2a:	681b      	ldr	r3, [r3, #0]
 8000e2c:	4a09      	ldr	r2, [pc, #36]	; (8000e54 <HAL_InitTick+0x34>)
 8000e2e:	fba2 2303 	umull	r2, r3, r2, r3
 8000e32:	099b      	lsrs	r3, r3, #6
 8000e34:	4618      	mov	r0, r3
 8000e36:	f000 f946 	bl	80010c6 <HAL_SYSTICK_Config>

  /*Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority ,0);
 8000e3a:	2200      	movs	r2, #0
 8000e3c:	6879      	ldr	r1, [r7, #4]
 8000e3e:	f04f 30ff 	mov.w	r0, #4294967295
 8000e42:	f000 f916 	bl	8001072 <HAL_NVIC_SetPriority>

  /* Return function status */
  return HAL_OK;
 8000e46:	2300      	movs	r3, #0
}
 8000e48:	4618      	mov	r0, r3
 8000e4a:	3708      	adds	r7, #8
 8000e4c:	46bd      	mov	sp, r7
 8000e4e:	bd80      	pop	{r7, pc}
 8000e50:	20000010 	.word	0x20000010
 8000e54:	10624dd3 	.word	0x10624dd3

08000e58 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000e58:	b480      	push	{r7}
 8000e5a:	af00      	add	r7, sp, #0
  uwTick++;
 8000e5c:	4b04      	ldr	r3, [pc, #16]	; (8000e70 <HAL_IncTick+0x18>)
 8000e5e:	681b      	ldr	r3, [r3, #0]
 8000e60:	3301      	adds	r3, #1
 8000e62:	4a03      	ldr	r2, [pc, #12]	; (8000e70 <HAL_IncTick+0x18>)
 8000e64:	6013      	str	r3, [r2, #0]
}
 8000e66:	bf00      	nop
 8000e68:	46bd      	mov	sp, r7
 8000e6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e6e:	4770      	bx	lr
 8000e70:	200000e4 	.word	0x200000e4

08000e74 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000e74:	b480      	push	{r7}
 8000e76:	af00      	add	r7, sp, #0
  return uwTick;
 8000e78:	4b03      	ldr	r3, [pc, #12]	; (8000e88 <HAL_GetTick+0x14>)
 8000e7a:	681b      	ldr	r3, [r3, #0]
}
 8000e7c:	4618      	mov	r0, r3
 8000e7e:	46bd      	mov	sp, r7
 8000e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e84:	4770      	bx	lr
 8000e86:	bf00      	nop
 8000e88:	200000e4 	.word	0x200000e4

08000e8c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000e8c:	b580      	push	{r7, lr}
 8000e8e:	b084      	sub	sp, #16
 8000e90:	af00      	add	r7, sp, #0
 8000e92:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000e94:	f7ff ffee 	bl	8000e74 <HAL_GetTick>
 8000e98:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000e9a:	687b      	ldr	r3, [r7, #4]
 8000e9c:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000e9e:	68fb      	ldr	r3, [r7, #12]
 8000ea0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000ea4:	d002      	beq.n	8000eac <HAL_Delay+0x20>
  {
    wait++;
 8000ea6:	68fb      	ldr	r3, [r7, #12]
 8000ea8:	3301      	adds	r3, #1
 8000eaa:	60fb      	str	r3, [r7, #12]
  } 

  while((HAL_GetTick() - tickstart) < wait)
 8000eac:	bf00      	nop
 8000eae:	f7ff ffe1 	bl	8000e74 <HAL_GetTick>
 8000eb2:	4602      	mov	r2, r0
 8000eb4:	68bb      	ldr	r3, [r7, #8]
 8000eb6:	1ad2      	subs	r2, r2, r3
 8000eb8:	68fb      	ldr	r3, [r7, #12]
 8000eba:	429a      	cmp	r2, r3
 8000ebc:	d3f7      	bcc.n	8000eae <HAL_Delay+0x22>
  {
  }
}
 8000ebe:	bf00      	nop
 8000ec0:	3710      	adds	r7, #16
 8000ec2:	46bd      	mov	sp, r7
 8000ec4:	bd80      	pop	{r7, pc}
	...

08000ec8 <NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000ec8:	b480      	push	{r7}
 8000eca:	b085      	sub	sp, #20
 8000ecc:	af00      	add	r7, sp, #0
 8000ece:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000ed0:	687b      	ldr	r3, [r7, #4]
 8000ed2:	f003 0307 	and.w	r3, r3, #7
 8000ed6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000ed8:	4b0c      	ldr	r3, [pc, #48]	; (8000f0c <NVIC_SetPriorityGrouping+0x44>)
 8000eda:	68db      	ldr	r3, [r3, #12]
 8000edc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000ede:	68ba      	ldr	r2, [r7, #8]
 8000ee0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000ee4:	4013      	ands	r3, r2
 8000ee6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 8000ee8:	68fb      	ldr	r3, [r7, #12]
 8000eea:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000eec:	68bb      	ldr	r3, [r7, #8]
 8000eee:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000ef0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000ef4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000ef8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000efa:	4a04      	ldr	r2, [pc, #16]	; (8000f0c <NVIC_SetPriorityGrouping+0x44>)
 8000efc:	68bb      	ldr	r3, [r7, #8]
 8000efe:	60d3      	str	r3, [r2, #12]
}
 8000f00:	bf00      	nop
 8000f02:	3714      	adds	r7, #20
 8000f04:	46bd      	mov	sp, r7
 8000f06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f0a:	4770      	bx	lr
 8000f0c:	e000ed00 	.word	0xe000ed00

08000f10 <NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
 8000f10:	b480      	push	{r7}
 8000f12:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000f14:	4b04      	ldr	r3, [pc, #16]	; (8000f28 <NVIC_GetPriorityGrouping+0x18>)
 8000f16:	68db      	ldr	r3, [r3, #12]
 8000f18:	0a1b      	lsrs	r3, r3, #8
 8000f1a:	f003 0307 	and.w	r3, r3, #7
}
 8000f1e:	4618      	mov	r0, r3
 8000f20:	46bd      	mov	sp, r7
 8000f22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f26:	4770      	bx	lr
 8000f28:	e000ed00 	.word	0xe000ed00

08000f2c <NVIC_EnableIRQ>:
  \brief   Enable External Interrupt
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000f2c:	b480      	push	{r7}
 8000f2e:	b083      	sub	sp, #12
 8000f30:	af00      	add	r7, sp, #0
 8000f32:	4603      	mov	r3, r0
 8000f34:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8000f36:	4909      	ldr	r1, [pc, #36]	; (8000f5c <NVIC_EnableIRQ+0x30>)
 8000f38:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f3c:	095b      	lsrs	r3, r3, #5
 8000f3e:	79fa      	ldrb	r2, [r7, #7]
 8000f40:	f002 021f 	and.w	r2, r2, #31
 8000f44:	2001      	movs	r0, #1
 8000f46:	fa00 f202 	lsl.w	r2, r0, r2
 8000f4a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8000f4e:	bf00      	nop
 8000f50:	370c      	adds	r7, #12
 8000f52:	46bd      	mov	sp, r7
 8000f54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f58:	4770      	bx	lr
 8000f5a:	bf00      	nop
 8000f5c:	e000e100 	.word	0xe000e100

08000f60 <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000f60:	b480      	push	{r7}
 8000f62:	b083      	sub	sp, #12
 8000f64:	af00      	add	r7, sp, #0
 8000f66:	4603      	mov	r3, r0
 8000f68:	6039      	str	r1, [r7, #0]
 8000f6a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 8000f6c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f70:	2b00      	cmp	r3, #0
 8000f72:	da0b      	bge.n	8000f8c <NVIC_SetPriority+0x2c>
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f74:	490d      	ldr	r1, [pc, #52]	; (8000fac <NVIC_SetPriority+0x4c>)
 8000f76:	79fb      	ldrb	r3, [r7, #7]
 8000f78:	f003 030f 	and.w	r3, r3, #15
 8000f7c:	3b04      	subs	r3, #4
 8000f7e:	683a      	ldr	r2, [r7, #0]
 8000f80:	b2d2      	uxtb	r2, r2
 8000f82:	0112      	lsls	r2, r2, #4
 8000f84:	b2d2      	uxtb	r2, r2
 8000f86:	440b      	add	r3, r1
 8000f88:	761a      	strb	r2, [r3, #24]
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000f8a:	e009      	b.n	8000fa0 <NVIC_SetPriority+0x40>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f8c:	4908      	ldr	r1, [pc, #32]	; (8000fb0 <NVIC_SetPriority+0x50>)
 8000f8e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f92:	683a      	ldr	r2, [r7, #0]
 8000f94:	b2d2      	uxtb	r2, r2
 8000f96:	0112      	lsls	r2, r2, #4
 8000f98:	b2d2      	uxtb	r2, r2
 8000f9a:	440b      	add	r3, r1
 8000f9c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8000fa0:	bf00      	nop
 8000fa2:	370c      	adds	r7, #12
 8000fa4:	46bd      	mov	sp, r7
 8000fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000faa:	4770      	bx	lr
 8000fac:	e000ed00 	.word	0xe000ed00
 8000fb0:	e000e100 	.word	0xe000e100

08000fb4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000fb4:	b480      	push	{r7}
 8000fb6:	b089      	sub	sp, #36	; 0x24
 8000fb8:	af00      	add	r7, sp, #0
 8000fba:	60f8      	str	r0, [r7, #12]
 8000fbc:	60b9      	str	r1, [r7, #8]
 8000fbe:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000fc0:	68fb      	ldr	r3, [r7, #12]
 8000fc2:	f003 0307 	and.w	r3, r3, #7
 8000fc6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000fc8:	69fb      	ldr	r3, [r7, #28]
 8000fca:	f1c3 0307 	rsb	r3, r3, #7
 8000fce:	2b04      	cmp	r3, #4
 8000fd0:	bf28      	it	cs
 8000fd2:	2304      	movcs	r3, #4
 8000fd4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000fd6:	69fb      	ldr	r3, [r7, #28]
 8000fd8:	3304      	adds	r3, #4
 8000fda:	2b06      	cmp	r3, #6
 8000fdc:	d902      	bls.n	8000fe4 <NVIC_EncodePriority+0x30>
 8000fde:	69fb      	ldr	r3, [r7, #28]
 8000fe0:	3b03      	subs	r3, #3
 8000fe2:	e000      	b.n	8000fe6 <NVIC_EncodePriority+0x32>
 8000fe4:	2300      	movs	r3, #0
 8000fe6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000fe8:	2201      	movs	r2, #1
 8000fea:	69bb      	ldr	r3, [r7, #24]
 8000fec:	fa02 f303 	lsl.w	r3, r2, r3
 8000ff0:	1e5a      	subs	r2, r3, #1
 8000ff2:	68bb      	ldr	r3, [r7, #8]
 8000ff4:	401a      	ands	r2, r3
 8000ff6:	697b      	ldr	r3, [r7, #20]
 8000ff8:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000ffa:	2101      	movs	r1, #1
 8000ffc:	697b      	ldr	r3, [r7, #20]
 8000ffe:	fa01 f303 	lsl.w	r3, r1, r3
 8001002:	1e59      	subs	r1, r3, #1
 8001004:	687b      	ldr	r3, [r7, #4]
 8001006:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001008:	4313      	orrs	r3, r2
         );
}
 800100a:	4618      	mov	r0, r3
 800100c:	3724      	adds	r7, #36	; 0x24
 800100e:	46bd      	mov	sp, r7
 8001010:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001014:	4770      	bx	lr
	...

08001018 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001018:	b580      	push	{r7, lr}
 800101a:	b082      	sub	sp, #8
 800101c:	af00      	add	r7, sp, #0
 800101e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001020:	687b      	ldr	r3, [r7, #4]
 8001022:	3b01      	subs	r3, #1
 8001024:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001028:	d301      	bcc.n	800102e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800102a:	2301      	movs	r3, #1
 800102c:	e00f      	b.n	800104e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800102e:	4a0a      	ldr	r2, [pc, #40]	; (8001058 <SysTick_Config+0x40>)
 8001030:	687b      	ldr	r3, [r7, #4]
 8001032:	3b01      	subs	r3, #1
 8001034:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001036:	210f      	movs	r1, #15
 8001038:	f04f 30ff 	mov.w	r0, #4294967295
 800103c:	f7ff ff90 	bl	8000f60 <NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001040:	4b05      	ldr	r3, [pc, #20]	; (8001058 <SysTick_Config+0x40>)
 8001042:	2200      	movs	r2, #0
 8001044:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001046:	4b04      	ldr	r3, [pc, #16]	; (8001058 <SysTick_Config+0x40>)
 8001048:	2207      	movs	r2, #7
 800104a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800104c:	2300      	movs	r3, #0
}
 800104e:	4618      	mov	r0, r3
 8001050:	3708      	adds	r7, #8
 8001052:	46bd      	mov	sp, r7
 8001054:	bd80      	pop	{r7, pc}
 8001056:	bf00      	nop
 8001058:	e000e010 	.word	0xe000e010

0800105c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800105c:	b580      	push	{r7, lr}
 800105e:	b082      	sub	sp, #8
 8001060:	af00      	add	r7, sp, #0
 8001062:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001064:	6878      	ldr	r0, [r7, #4]
 8001066:	f7ff ff2f 	bl	8000ec8 <NVIC_SetPriorityGrouping>
}
 800106a:	bf00      	nop
 800106c:	3708      	adds	r7, #8
 800106e:	46bd      	mov	sp, r7
 8001070:	bd80      	pop	{r7, pc}

08001072 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001072:	b580      	push	{r7, lr}
 8001074:	b086      	sub	sp, #24
 8001076:	af00      	add	r7, sp, #0
 8001078:	4603      	mov	r3, r0
 800107a:	60b9      	str	r1, [r7, #8]
 800107c:	607a      	str	r2, [r7, #4]
 800107e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001080:	2300      	movs	r3, #0
 8001082:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001084:	f7ff ff44 	bl	8000f10 <NVIC_GetPriorityGrouping>
 8001088:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800108a:	687a      	ldr	r2, [r7, #4]
 800108c:	68b9      	ldr	r1, [r7, #8]
 800108e:	6978      	ldr	r0, [r7, #20]
 8001090:	f7ff ff90 	bl	8000fb4 <NVIC_EncodePriority>
 8001094:	4602      	mov	r2, r0
 8001096:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800109a:	4611      	mov	r1, r2
 800109c:	4618      	mov	r0, r3
 800109e:	f7ff ff5f 	bl	8000f60 <NVIC_SetPriority>
}
 80010a2:	bf00      	nop
 80010a4:	3718      	adds	r7, #24
 80010a6:	46bd      	mov	sp, r7
 80010a8:	bd80      	pop	{r7, pc}

080010aa <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80010aa:	b580      	push	{r7, lr}
 80010ac:	b082      	sub	sp, #8
 80010ae:	af00      	add	r7, sp, #0
 80010b0:	4603      	mov	r3, r0
 80010b2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80010b4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010b8:	4618      	mov	r0, r3
 80010ba:	f7ff ff37 	bl	8000f2c <NVIC_EnableIRQ>
}
 80010be:	bf00      	nop
 80010c0:	3708      	adds	r7, #8
 80010c2:	46bd      	mov	sp, r7
 80010c4:	bd80      	pop	{r7, pc}

080010c6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80010c6:	b580      	push	{r7, lr}
 80010c8:	b082      	sub	sp, #8
 80010ca:	af00      	add	r7, sp, #0
 80010cc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80010ce:	6878      	ldr	r0, [r7, #4]
 80010d0:	f7ff ffa2 	bl	8001018 <SysTick_Config>
 80010d4:	4603      	mov	r3, r0
}
 80010d6:	4618      	mov	r0, r3
 80010d8:	3708      	adds	r7, #8
 80010da:	46bd      	mov	sp, r7
 80010dc:	bd80      	pop	{r7, pc}
	...

080010e0 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 80010e0:	b480      	push	{r7}
 80010e2:	b083      	sub	sp, #12
 80010e4:	af00      	add	r7, sp, #0
 80010e6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 80010e8:	687b      	ldr	r3, [r7, #4]
 80010ea:	2b04      	cmp	r3, #4
 80010ec:	d106      	bne.n	80010fc <HAL_SYSTICK_CLKSourceConfig+0x1c>
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 80010ee:	4a09      	ldr	r2, [pc, #36]	; (8001114 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 80010f0:	4b08      	ldr	r3, [pc, #32]	; (8001114 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 80010f2:	681b      	ldr	r3, [r3, #0]
 80010f4:	f043 0304 	orr.w	r3, r3, #4
 80010f8:	6013      	str	r3, [r2, #0]
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
  }
}
 80010fa:	e005      	b.n	8001108 <HAL_SYSTICK_CLKSourceConfig+0x28>
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 80010fc:	4a05      	ldr	r2, [pc, #20]	; (8001114 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 80010fe:	4b05      	ldr	r3, [pc, #20]	; (8001114 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8001100:	681b      	ldr	r3, [r3, #0]
 8001102:	f023 0304 	bic.w	r3, r3, #4
 8001106:	6013      	str	r3, [r2, #0]
}
 8001108:	bf00      	nop
 800110a:	370c      	adds	r7, #12
 800110c:	46bd      	mov	sp, r7
 800110e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001112:	4770      	bx	lr
 8001114:	e000e010 	.word	0xe000e010

08001118 <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  Handle SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 8001118:	b580      	push	{r7, lr}
 800111a:	af00      	add	r7, sp, #0
  HAL_SYSTICK_Callback();
 800111c:	f000 f802 	bl	8001124 <HAL_SYSTICK_Callback>
}
 8001120:	bf00      	nop
 8001122:	bd80      	pop	{r7, pc}

08001124 <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 8001124:	b480      	push	{r7}
 8001126:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 8001128:	bf00      	nop
 800112a:	46bd      	mov	sp, r7
 800112c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001130:	4770      	bx	lr
	...

08001134 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001134:	b480      	push	{r7}
 8001136:	b085      	sub	sp, #20
 8001138:	af00      	add	r7, sp, #0
 800113a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0;
 800113c:	2300      	movs	r3, #0
 800113e:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	2b00      	cmp	r3, #0
 8001144:	d101      	bne.n	800114a <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8001146:	2301      	movs	r3, #1
 8001148:	e09c      	b.n	8001284 <HAL_DMA_Init+0x150>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800114a:	687b      	ldr	r3, [r7, #4]
 800114c:	681b      	ldr	r3, [r3, #0]
 800114e:	461a      	mov	r2, r3
 8001150:	4b4f      	ldr	r3, [pc, #316]	; (8001290 <HAL_DMA_Init+0x15c>)
 8001152:	429a      	cmp	r2, r3
 8001154:	d80f      	bhi.n	8001176 <HAL_DMA_Init+0x42>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8001156:	687b      	ldr	r3, [r7, #4]
 8001158:	681b      	ldr	r3, [r3, #0]
 800115a:	461a      	mov	r2, r3
 800115c:	4b4d      	ldr	r3, [pc, #308]	; (8001294 <HAL_DMA_Init+0x160>)
 800115e:	4413      	add	r3, r2
 8001160:	4a4d      	ldr	r2, [pc, #308]	; (8001298 <HAL_DMA_Init+0x164>)
 8001162:	fba2 2303 	umull	r2, r3, r2, r3
 8001166:	091b      	lsrs	r3, r3, #4
 8001168:	009a      	lsls	r2, r3, #2
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 800116e:	687b      	ldr	r3, [r7, #4]
 8001170:	4a4a      	ldr	r2, [pc, #296]	; (800129c <HAL_DMA_Init+0x168>)
 8001172:	641a      	str	r2, [r3, #64]	; 0x40
 8001174:	e00e      	b.n	8001194 <HAL_DMA_Init+0x60>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8001176:	687b      	ldr	r3, [r7, #4]
 8001178:	681b      	ldr	r3, [r3, #0]
 800117a:	461a      	mov	r2, r3
 800117c:	4b48      	ldr	r3, [pc, #288]	; (80012a0 <HAL_DMA_Init+0x16c>)
 800117e:	4413      	add	r3, r2
 8001180:	4a45      	ldr	r2, [pc, #276]	; (8001298 <HAL_DMA_Init+0x164>)
 8001182:	fba2 2303 	umull	r2, r3, r2, r3
 8001186:	091b      	lsrs	r3, r3, #4
 8001188:	009a      	lsls	r2, r3, #2
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 800118e:	687b      	ldr	r3, [r7, #4]
 8001190:	4a44      	ldr	r2, [pc, #272]	; (80012a4 <HAL_DMA_Init+0x170>)
 8001192:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001194:	687b      	ldr	r3, [r7, #4]
 8001196:	2202      	movs	r2, #2
 8001198:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	681b      	ldr	r3, [r3, #0]
 80011a0:	681b      	ldr	r3, [r3, #0]
 80011a2:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 80011a4:	68fb      	ldr	r3, [r7, #12]
 80011a6:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 80011aa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80011ae:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80011b0:	687b      	ldr	r3, [r7, #4]
 80011b2:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80011b4:	687b      	ldr	r3, [r7, #4]
 80011b6:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 80011b8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80011ba:	687b      	ldr	r3, [r7, #4]
 80011bc:	691b      	ldr	r3, [r3, #16]
 80011be:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80011c0:	687b      	ldr	r3, [r7, #4]
 80011c2:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80011c4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80011c6:	687b      	ldr	r3, [r7, #4]
 80011c8:	699b      	ldr	r3, [r3, #24]
 80011ca:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80011cc:	687b      	ldr	r3, [r7, #4]
 80011ce:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80011d0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80011d2:	687b      	ldr	r3, [r7, #4]
 80011d4:	6a1b      	ldr	r3, [r3, #32]
 80011d6:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80011d8:	68fa      	ldr	r2, [r7, #12]
 80011da:	4313      	orrs	r3, r2
 80011dc:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80011de:	687b      	ldr	r3, [r7, #4]
 80011e0:	681b      	ldr	r3, [r3, #0]
 80011e2:	68fa      	ldr	r2, [r7, #12]
 80011e4:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	689b      	ldr	r3, [r3, #8]
 80011ea:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80011ee:	d031      	beq.n	8001254 <HAL_DMA_Init+0x120>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011f4:	4a29      	ldr	r2, [pc, #164]	; (800129c <HAL_DMA_Init+0x168>)
 80011f6:	4293      	cmp	r3, r2
 80011f8:	d116      	bne.n	8001228 <HAL_DMA_Init+0xf4>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << hdma->ChannelIndex);
 80011fa:	492b      	ldr	r1, [pc, #172]	; (80012a8 <HAL_DMA_Init+0x174>)
 80011fc:	4b2a      	ldr	r3, [pc, #168]	; (80012a8 <HAL_DMA_Init+0x174>)
 80011fe:	681a      	ldr	r2, [r3, #0]
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001204:	200f      	movs	r0, #15
 8001206:	fa00 f303 	lsl.w	r3, r0, r3
 800120a:	43db      	mvns	r3, r3
 800120c:	4013      	ands	r3, r2
 800120e:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex));
 8001210:	4825      	ldr	r0, [pc, #148]	; (80012a8 <HAL_DMA_Init+0x174>)
 8001212:	4b25      	ldr	r3, [pc, #148]	; (80012a8 <HAL_DMA_Init+0x174>)
 8001214:	681a      	ldr	r2, [r3, #0]
 8001216:	687b      	ldr	r3, [r7, #4]
 8001218:	6859      	ldr	r1, [r3, #4]
 800121a:	687b      	ldr	r3, [r7, #4]
 800121c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800121e:	fa01 f303 	lsl.w	r3, r1, r3
 8001222:	4313      	orrs	r3, r2
 8001224:	6003      	str	r3, [r0, #0]
 8001226:	e015      	b.n	8001254 <HAL_DMA_Init+0x120>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << hdma->ChannelIndex);
 8001228:	4920      	ldr	r1, [pc, #128]	; (80012ac <HAL_DMA_Init+0x178>)
 800122a:	4b20      	ldr	r3, [pc, #128]	; (80012ac <HAL_DMA_Init+0x178>)
 800122c:	681a      	ldr	r2, [r3, #0]
 800122e:	687b      	ldr	r3, [r7, #4]
 8001230:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001232:	200f      	movs	r0, #15
 8001234:	fa00 f303 	lsl.w	r3, r0, r3
 8001238:	43db      	mvns	r3, r3
 800123a:	4013      	ands	r3, r2
 800123c:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex));
 800123e:	481b      	ldr	r0, [pc, #108]	; (80012ac <HAL_DMA_Init+0x178>)
 8001240:	4b1a      	ldr	r3, [pc, #104]	; (80012ac <HAL_DMA_Init+0x178>)
 8001242:	681a      	ldr	r2, [r3, #0]
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	6859      	ldr	r1, [r3, #4]
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800124c:	fa01 f303 	lsl.w	r3, r1, r3
 8001250:	4313      	orrs	r3, r2
 8001252:	6003      	str	r3, [r0, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
       /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
       /* STM32L496xx || STM32L4A6xx                                              */

  /* Clean callbacks */
  hdma->XferCpltCallback = NULL;
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	2200      	movs	r2, #0
 8001258:	62da      	str	r2, [r3, #44]	; 0x2c
  hdma->XferHalfCpltCallback = NULL;
 800125a:	687b      	ldr	r3, [r7, #4]
 800125c:	2200      	movs	r2, #0
 800125e:	631a      	str	r2, [r3, #48]	; 0x30
  hdma->XferErrorCallback = NULL;
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	2200      	movs	r2, #0
 8001264:	635a      	str	r2, [r3, #52]	; 0x34
  hdma->XferAbortCallback = NULL;
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	2200      	movs	r2, #0
 800126a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800126c:	687b      	ldr	r3, [r7, #4]
 800126e:	2200      	movs	r2, #0
 8001270:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8001272:	687b      	ldr	r3, [r7, #4]
 8001274:	2201      	movs	r2, #1
 8001276:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800127a:	687b      	ldr	r3, [r7, #4]
 800127c:	2200      	movs	r2, #0
 800127e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8001282:	2300      	movs	r3, #0
}
 8001284:	4618      	mov	r0, r3
 8001286:	3714      	adds	r7, #20
 8001288:	46bd      	mov	sp, r7
 800128a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800128e:	4770      	bx	lr
 8001290:	40020407 	.word	0x40020407
 8001294:	bffdfff8 	.word	0xbffdfff8
 8001298:	cccccccd 	.word	0xcccccccd
 800129c:	40020000 	.word	0x40020000
 80012a0:	bffdfbf8 	.word	0xbffdfbf8
 80012a4:	40020400 	.word	0x40020400
 80012a8:	400200a8 	.word	0x400200a8
 80012ac:	400204a8 	.word	0x400204a8

080012b0 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80012b0:	b580      	push	{r7, lr}
 80012b2:	b084      	sub	sp, #16
 80012b4:	af00      	add	r7, sp, #0
 80012b6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80012b8:	2300      	movs	r3, #0
 80012ba:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80012c2:	b2db      	uxtb	r3, r3
 80012c4:	2b02      	cmp	r3, #2
 80012c6:	d005      	beq.n	80012d4 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	2204      	movs	r2, #4
 80012cc:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 80012ce:	2301      	movs	r3, #1
 80012d0:	73fb      	strb	r3, [r7, #15]
 80012d2:	e027      	b.n	8001324 <HAL_DMA_Abort_IT+0x74>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	681b      	ldr	r3, [r3, #0]
 80012d8:	687a      	ldr	r2, [r7, #4]
 80012da:	6812      	ldr	r2, [r2, #0]
 80012dc:	6812      	ldr	r2, [r2, #0]
 80012de:	f022 020e 	bic.w	r2, r2, #14
 80012e2:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	681b      	ldr	r3, [r3, #0]
 80012e8:	687a      	ldr	r2, [r7, #4]
 80012ea:	6812      	ldr	r2, [r2, #0]
 80012ec:	6812      	ldr	r2, [r2, #0]
 80012ee:	f022 0201 	bic.w	r2, r2, #1
 80012f2:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012f8:	687a      	ldr	r2, [r7, #4]
 80012fa:	6c52      	ldr	r2, [r2, #68]	; 0x44
 80012fc:	2101      	movs	r1, #1
 80012fe:	fa01 f202 	lsl.w	r2, r1, r2
 8001302:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001304:	687b      	ldr	r3, [r7, #4]
 8001306:	2201      	movs	r2, #1
 8001308:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	2200      	movs	r2, #0
 8001310:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001318:	2b00      	cmp	r3, #0
 800131a:	d003      	beq.n	8001324 <HAL_DMA_Abort_IT+0x74>
    {
      hdma->XferAbortCallback(hdma);
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001320:	6878      	ldr	r0, [r7, #4]
 8001322:	4798      	blx	r3
    }
  }
  return status;
 8001324:	7bfb      	ldrb	r3, [r7, #15]
}
 8001326:	4618      	mov	r0, r3
 8001328:	3710      	adds	r7, #16
 800132a:	46bd      	mov	sp, r7
 800132c:	bd80      	pop	{r7, pc}
	...

08001330 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001330:	b480      	push	{r7}
 8001332:	b087      	sub	sp, #28
 8001334:	af00      	add	r7, sp, #0
 8001336:	6078      	str	r0, [r7, #4]
 8001338:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 800133a:	2300      	movs	r3, #0
 800133c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 800133e:	2300      	movs	r3, #0
 8001340:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00;
 8001342:	2300      	movs	r3, #0
 8001344:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != RESET)
 8001346:	e17f      	b.n	8001648 <HAL_GPIO_Init+0x318>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8001348:	683b      	ldr	r3, [r7, #0]
 800134a:	681a      	ldr	r2, [r3, #0]
 800134c:	2101      	movs	r1, #1
 800134e:	697b      	ldr	r3, [r7, #20]
 8001350:	fa01 f303 	lsl.w	r3, r1, r3
 8001354:	4013      	ands	r3, r2
 8001356:	60fb      	str	r3, [r7, #12]

    if(iocurrent)
 8001358:	68fb      	ldr	r3, [r7, #12]
 800135a:	2b00      	cmp	r3, #0
 800135c:	f000 8171 	beq.w	8001642 <HAL_GPIO_Init+0x312>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001360:	683b      	ldr	r3, [r7, #0]
 8001362:	685b      	ldr	r3, [r3, #4]
 8001364:	2b02      	cmp	r3, #2
 8001366:	d003      	beq.n	8001370 <HAL_GPIO_Init+0x40>
 8001368:	683b      	ldr	r3, [r7, #0]
 800136a:	685b      	ldr	r3, [r3, #4]
 800136c:	2b12      	cmp	r3, #18
 800136e:	d123      	bne.n	80013b8 <HAL_GPIO_Init+0x88>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8001370:	697b      	ldr	r3, [r7, #20]
 8001372:	08da      	lsrs	r2, r3, #3
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	3208      	adds	r2, #8
 8001378:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800137c:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 800137e:	697b      	ldr	r3, [r7, #20]
 8001380:	f003 0307 	and.w	r3, r3, #7
 8001384:	009b      	lsls	r3, r3, #2
 8001386:	220f      	movs	r2, #15
 8001388:	fa02 f303 	lsl.w	r3, r2, r3
 800138c:	43db      	mvns	r3, r3
 800138e:	693a      	ldr	r2, [r7, #16]
 8001390:	4013      	ands	r3, r2
 8001392:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8001394:	683b      	ldr	r3, [r7, #0]
 8001396:	691a      	ldr	r2, [r3, #16]
 8001398:	697b      	ldr	r3, [r7, #20]
 800139a:	f003 0307 	and.w	r3, r3, #7
 800139e:	009b      	lsls	r3, r3, #2
 80013a0:	fa02 f303 	lsl.w	r3, r2, r3
 80013a4:	693a      	ldr	r2, [r7, #16]
 80013a6:	4313      	orrs	r3, r2
 80013a8:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3] = temp;
 80013aa:	697b      	ldr	r3, [r7, #20]
 80013ac:	08da      	lsrs	r2, r3, #3
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	3208      	adds	r2, #8
 80013b2:	6939      	ldr	r1, [r7, #16]
 80013b4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	681b      	ldr	r3, [r3, #0]
 80013bc:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2));
 80013be:	697b      	ldr	r3, [r7, #20]
 80013c0:	005b      	lsls	r3, r3, #1
 80013c2:	2203      	movs	r2, #3
 80013c4:	fa02 f303 	lsl.w	r3, r2, r3
 80013c8:	43db      	mvns	r3, r3
 80013ca:	693a      	ldr	r2, [r7, #16]
 80013cc:	4013      	ands	r3, r2
 80013ce:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 80013d0:	683b      	ldr	r3, [r7, #0]
 80013d2:	685b      	ldr	r3, [r3, #4]
 80013d4:	f003 0203 	and.w	r2, r3, #3
 80013d8:	697b      	ldr	r3, [r7, #20]
 80013da:	005b      	lsls	r3, r3, #1
 80013dc:	fa02 f303 	lsl.w	r3, r2, r3
 80013e0:	693a      	ldr	r2, [r7, #16]
 80013e2:	4313      	orrs	r3, r2
 80013e4:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	693a      	ldr	r2, [r7, #16]
 80013ea:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80013ec:	683b      	ldr	r3, [r7, #0]
 80013ee:	685b      	ldr	r3, [r3, #4]
 80013f0:	2b01      	cmp	r3, #1
 80013f2:	d00b      	beq.n	800140c <HAL_GPIO_Init+0xdc>
 80013f4:	683b      	ldr	r3, [r7, #0]
 80013f6:	685b      	ldr	r3, [r3, #4]
 80013f8:	2b02      	cmp	r3, #2
 80013fa:	d007      	beq.n	800140c <HAL_GPIO_Init+0xdc>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80013fc:	683b      	ldr	r3, [r7, #0]
 80013fe:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001400:	2b11      	cmp	r3, #17
 8001402:	d003      	beq.n	800140c <HAL_GPIO_Init+0xdc>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001404:	683b      	ldr	r3, [r7, #0]
 8001406:	685b      	ldr	r3, [r3, #4]
 8001408:	2b12      	cmp	r3, #18
 800140a:	d130      	bne.n	800146e <HAL_GPIO_Init+0x13e>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	689b      	ldr	r3, [r3, #8]
 8001410:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2));
 8001412:	697b      	ldr	r3, [r7, #20]
 8001414:	005b      	lsls	r3, r3, #1
 8001416:	2203      	movs	r2, #3
 8001418:	fa02 f303 	lsl.w	r3, r2, r3
 800141c:	43db      	mvns	r3, r3
 800141e:	693a      	ldr	r2, [r7, #16]
 8001420:	4013      	ands	r3, r2
 8001422:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2));
 8001424:	683b      	ldr	r3, [r7, #0]
 8001426:	68da      	ldr	r2, [r3, #12]
 8001428:	697b      	ldr	r3, [r7, #20]
 800142a:	005b      	lsls	r3, r3, #1
 800142c:	fa02 f303 	lsl.w	r3, r2, r3
 8001430:	693a      	ldr	r2, [r7, #16]
 8001432:	4313      	orrs	r3, r2
 8001434:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	693a      	ldr	r2, [r7, #16]
 800143a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	685b      	ldr	r3, [r3, #4]
 8001440:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001442:	2201      	movs	r2, #1
 8001444:	697b      	ldr	r3, [r7, #20]
 8001446:	fa02 f303 	lsl.w	r3, r2, r3
 800144a:	43db      	mvns	r3, r3
 800144c:	693a      	ldr	r2, [r7, #16]
 800144e:	4013      	ands	r3, r2
 8001450:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 8001452:	683b      	ldr	r3, [r7, #0]
 8001454:	685b      	ldr	r3, [r3, #4]
 8001456:	091b      	lsrs	r3, r3, #4
 8001458:	f003 0201 	and.w	r2, r3, #1
 800145c:	697b      	ldr	r3, [r7, #20]
 800145e:	fa02 f303 	lsl.w	r3, r2, r3
 8001462:	693a      	ldr	r2, [r7, #16]
 8001464:	4313      	orrs	r3, r2
 8001466:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	693a      	ldr	r2, [r7, #16]
 800146c:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 800146e:	683b      	ldr	r3, [r7, #0]
 8001470:	685b      	ldr	r3, [r3, #4]
 8001472:	f003 0303 	and.w	r3, r3, #3
 8001476:	2b03      	cmp	r3, #3
 8001478:	d118      	bne.n	80014ac <HAL_GPIO_Init+0x17c>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800147e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8001480:	2201      	movs	r2, #1
 8001482:	697b      	ldr	r3, [r7, #20]
 8001484:	fa02 f303 	lsl.w	r3, r2, r3
 8001488:	43db      	mvns	r3, r3
 800148a:	693a      	ldr	r2, [r7, #16]
 800148c:	4013      	ands	r3, r2
 800148e:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & ANALOG_MODE) >> 3) << position);
 8001490:	683b      	ldr	r3, [r7, #0]
 8001492:	685b      	ldr	r3, [r3, #4]
 8001494:	08db      	lsrs	r3, r3, #3
 8001496:	f003 0201 	and.w	r2, r3, #1
 800149a:	697b      	ldr	r3, [r7, #20]
 800149c:	fa02 f303 	lsl.w	r3, r2, r3
 80014a0:	693a      	ldr	r2, [r7, #16]
 80014a2:	4313      	orrs	r3, r2
 80014a4:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	693a      	ldr	r2, [r7, #16]
 80014aa:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80014ac:	687b      	ldr	r3, [r7, #4]
 80014ae:	68db      	ldr	r3, [r3, #12]
 80014b0:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2));
 80014b2:	697b      	ldr	r3, [r7, #20]
 80014b4:	005b      	lsls	r3, r3, #1
 80014b6:	2203      	movs	r2, #3
 80014b8:	fa02 f303 	lsl.w	r3, r2, r3
 80014bc:	43db      	mvns	r3, r3
 80014be:	693a      	ldr	r2, [r7, #16]
 80014c0:	4013      	ands	r3, r2
 80014c2:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2));
 80014c4:	683b      	ldr	r3, [r7, #0]
 80014c6:	689a      	ldr	r2, [r3, #8]
 80014c8:	697b      	ldr	r3, [r7, #20]
 80014ca:	005b      	lsls	r3, r3, #1
 80014cc:	fa02 f303 	lsl.w	r3, r2, r3
 80014d0:	693a      	ldr	r2, [r7, #16]
 80014d2:	4313      	orrs	r3, r2
 80014d4:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	693a      	ldr	r2, [r7, #16]
 80014da:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80014dc:	683b      	ldr	r3, [r7, #0]
 80014de:	685b      	ldr	r3, [r3, #4]
 80014e0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80014e4:	2b00      	cmp	r3, #0
 80014e6:	f000 80ac 	beq.w	8001642 <HAL_GPIO_Init+0x312>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80014ea:	4a5e      	ldr	r2, [pc, #376]	; (8001664 <HAL_GPIO_Init+0x334>)
 80014ec:	4b5d      	ldr	r3, [pc, #372]	; (8001664 <HAL_GPIO_Init+0x334>)
 80014ee:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80014f0:	f043 0301 	orr.w	r3, r3, #1
 80014f4:	6613      	str	r3, [r2, #96]	; 0x60
 80014f6:	4b5b      	ldr	r3, [pc, #364]	; (8001664 <HAL_GPIO_Init+0x334>)
 80014f8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80014fa:	f003 0301 	and.w	r3, r3, #1
 80014fe:	60bb      	str	r3, [r7, #8]
 8001500:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2];
 8001502:	4a59      	ldr	r2, [pc, #356]	; (8001668 <HAL_GPIO_Init+0x338>)
 8001504:	697b      	ldr	r3, [r7, #20]
 8001506:	089b      	lsrs	r3, r3, #2
 8001508:	3302      	adds	r3, #2
 800150a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800150e:	613b      	str	r3, [r7, #16]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8001510:	697b      	ldr	r3, [r7, #20]
 8001512:	f003 0303 	and.w	r3, r3, #3
 8001516:	009b      	lsls	r3, r3, #2
 8001518:	220f      	movs	r2, #15
 800151a:	fa02 f303 	lsl.w	r3, r2, r3
 800151e:	43db      	mvns	r3, r3
 8001520:	693a      	ldr	r2, [r7, #16]
 8001522:	4013      	ands	r3, r2
 8001524:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4 * (position & 0x03)));
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800152c:	d025      	beq.n	800157a <HAL_GPIO_Init+0x24a>
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	4a4e      	ldr	r2, [pc, #312]	; (800166c <HAL_GPIO_Init+0x33c>)
 8001532:	4293      	cmp	r3, r2
 8001534:	d01f      	beq.n	8001576 <HAL_GPIO_Init+0x246>
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	4a4d      	ldr	r2, [pc, #308]	; (8001670 <HAL_GPIO_Init+0x340>)
 800153a:	4293      	cmp	r3, r2
 800153c:	d019      	beq.n	8001572 <HAL_GPIO_Init+0x242>
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	4a4c      	ldr	r2, [pc, #304]	; (8001674 <HAL_GPIO_Init+0x344>)
 8001542:	4293      	cmp	r3, r2
 8001544:	d013      	beq.n	800156e <HAL_GPIO_Init+0x23e>
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	4a4b      	ldr	r2, [pc, #300]	; (8001678 <HAL_GPIO_Init+0x348>)
 800154a:	4293      	cmp	r3, r2
 800154c:	d00d      	beq.n	800156a <HAL_GPIO_Init+0x23a>
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	4a4a      	ldr	r2, [pc, #296]	; (800167c <HAL_GPIO_Init+0x34c>)
 8001552:	4293      	cmp	r3, r2
 8001554:	d007      	beq.n	8001566 <HAL_GPIO_Init+0x236>
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	4a49      	ldr	r2, [pc, #292]	; (8001680 <HAL_GPIO_Init+0x350>)
 800155a:	4293      	cmp	r3, r2
 800155c:	d101      	bne.n	8001562 <HAL_GPIO_Init+0x232>
 800155e:	2306      	movs	r3, #6
 8001560:	e00c      	b.n	800157c <HAL_GPIO_Init+0x24c>
 8001562:	2307      	movs	r3, #7
 8001564:	e00a      	b.n	800157c <HAL_GPIO_Init+0x24c>
 8001566:	2305      	movs	r3, #5
 8001568:	e008      	b.n	800157c <HAL_GPIO_Init+0x24c>
 800156a:	2304      	movs	r3, #4
 800156c:	e006      	b.n	800157c <HAL_GPIO_Init+0x24c>
 800156e:	2303      	movs	r3, #3
 8001570:	e004      	b.n	800157c <HAL_GPIO_Init+0x24c>
 8001572:	2302      	movs	r3, #2
 8001574:	e002      	b.n	800157c <HAL_GPIO_Init+0x24c>
 8001576:	2301      	movs	r3, #1
 8001578:	e000      	b.n	800157c <HAL_GPIO_Init+0x24c>
 800157a:	2300      	movs	r3, #0
 800157c:	697a      	ldr	r2, [r7, #20]
 800157e:	f002 0203 	and.w	r2, r2, #3
 8001582:	0092      	lsls	r2, r2, #2
 8001584:	4093      	lsls	r3, r2
 8001586:	693a      	ldr	r2, [r7, #16]
 8001588:	4313      	orrs	r3, r2
 800158a:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2] = temp;
 800158c:	4936      	ldr	r1, [pc, #216]	; (8001668 <HAL_GPIO_Init+0x338>)
 800158e:	697b      	ldr	r3, [r7, #20]
 8001590:	089b      	lsrs	r3, r3, #2
 8001592:	3302      	adds	r3, #2
 8001594:	693a      	ldr	r2, [r7, #16]
 8001596:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800159a:	4b3a      	ldr	r3, [pc, #232]	; (8001684 <HAL_GPIO_Init+0x354>)
 800159c:	681b      	ldr	r3, [r3, #0]
 800159e:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80015a0:	68fb      	ldr	r3, [r7, #12]
 80015a2:	43db      	mvns	r3, r3
 80015a4:	693a      	ldr	r2, [r7, #16]
 80015a6:	4013      	ands	r3, r2
 80015a8:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80015aa:	683b      	ldr	r3, [r7, #0]
 80015ac:	685b      	ldr	r3, [r3, #4]
 80015ae:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80015b2:	2b00      	cmp	r3, #0
 80015b4:	d003      	beq.n	80015be <HAL_GPIO_Init+0x28e>
        {
          temp |= iocurrent;
 80015b6:	693a      	ldr	r2, [r7, #16]
 80015b8:	68fb      	ldr	r3, [r7, #12]
 80015ba:	4313      	orrs	r3, r2
 80015bc:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80015be:	4a31      	ldr	r2, [pc, #196]	; (8001684 <HAL_GPIO_Init+0x354>)
 80015c0:	693b      	ldr	r3, [r7, #16]
 80015c2:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 80015c4:	4b2f      	ldr	r3, [pc, #188]	; (8001684 <HAL_GPIO_Init+0x354>)
 80015c6:	685b      	ldr	r3, [r3, #4]
 80015c8:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80015ca:	68fb      	ldr	r3, [r7, #12]
 80015cc:	43db      	mvns	r3, r3
 80015ce:	693a      	ldr	r2, [r7, #16]
 80015d0:	4013      	ands	r3, r2
 80015d2:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80015d4:	683b      	ldr	r3, [r7, #0]
 80015d6:	685b      	ldr	r3, [r3, #4]
 80015d8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80015dc:	2b00      	cmp	r3, #0
 80015de:	d003      	beq.n	80015e8 <HAL_GPIO_Init+0x2b8>
        {
          temp |= iocurrent;
 80015e0:	693a      	ldr	r2, [r7, #16]
 80015e2:	68fb      	ldr	r3, [r7, #12]
 80015e4:	4313      	orrs	r3, r2
 80015e6:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80015e8:	4a26      	ldr	r2, [pc, #152]	; (8001684 <HAL_GPIO_Init+0x354>)
 80015ea:	693b      	ldr	r3, [r7, #16]
 80015ec:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80015ee:	4b25      	ldr	r3, [pc, #148]	; (8001684 <HAL_GPIO_Init+0x354>)
 80015f0:	689b      	ldr	r3, [r3, #8]
 80015f2:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80015f4:	68fb      	ldr	r3, [r7, #12]
 80015f6:	43db      	mvns	r3, r3
 80015f8:	693a      	ldr	r2, [r7, #16]
 80015fa:	4013      	ands	r3, r2
 80015fc:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80015fe:	683b      	ldr	r3, [r7, #0]
 8001600:	685b      	ldr	r3, [r3, #4]
 8001602:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001606:	2b00      	cmp	r3, #0
 8001608:	d003      	beq.n	8001612 <HAL_GPIO_Init+0x2e2>
        {
          temp |= iocurrent;
 800160a:	693a      	ldr	r2, [r7, #16]
 800160c:	68fb      	ldr	r3, [r7, #12]
 800160e:	4313      	orrs	r3, r2
 8001610:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001612:	4a1c      	ldr	r2, [pc, #112]	; (8001684 <HAL_GPIO_Init+0x354>)
 8001614:	693b      	ldr	r3, [r7, #16]
 8001616:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001618:	4b1a      	ldr	r3, [pc, #104]	; (8001684 <HAL_GPIO_Init+0x354>)
 800161a:	68db      	ldr	r3, [r3, #12]
 800161c:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 800161e:	68fb      	ldr	r3, [r7, #12]
 8001620:	43db      	mvns	r3, r3
 8001622:	693a      	ldr	r2, [r7, #16]
 8001624:	4013      	ands	r3, r2
 8001626:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001628:	683b      	ldr	r3, [r7, #0]
 800162a:	685b      	ldr	r3, [r3, #4]
 800162c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001630:	2b00      	cmp	r3, #0
 8001632:	d003      	beq.n	800163c <HAL_GPIO_Init+0x30c>
        {
          temp |= iocurrent;
 8001634:	693a      	ldr	r2, [r7, #16]
 8001636:	68fb      	ldr	r3, [r7, #12]
 8001638:	4313      	orrs	r3, r2
 800163a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800163c:	4a11      	ldr	r2, [pc, #68]	; (8001684 <HAL_GPIO_Init+0x354>)
 800163e:	693b      	ldr	r3, [r7, #16]
 8001640:	60d3      	str	r3, [r2, #12]
      }
    }
    
    position++;
 8001642:	697b      	ldr	r3, [r7, #20]
 8001644:	3301      	adds	r3, #1
 8001646:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != RESET)
 8001648:	683b      	ldr	r3, [r7, #0]
 800164a:	681a      	ldr	r2, [r3, #0]
 800164c:	697b      	ldr	r3, [r7, #20]
 800164e:	fa22 f303 	lsr.w	r3, r2, r3
 8001652:	2b00      	cmp	r3, #0
 8001654:	f47f ae78 	bne.w	8001348 <HAL_GPIO_Init+0x18>
  }
}
 8001658:	bf00      	nop
 800165a:	371c      	adds	r7, #28
 800165c:	46bd      	mov	sp, r7
 800165e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001662:	4770      	bx	lr
 8001664:	40021000 	.word	0x40021000
 8001668:	40010000 	.word	0x40010000
 800166c:	48000400 	.word	0x48000400
 8001670:	48000800 	.word	0x48000800
 8001674:	48000c00 	.word	0x48000c00
 8001678:	48001000 	.word	0x48001000
 800167c:	48001400 	.word	0x48001400
 8001680:	48001800 	.word	0x48001800
 8001684:	40010400 	.word	0x40010400

08001688 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001688:	b480      	push	{r7}
 800168a:	b085      	sub	sp, #20
 800168c:	af00      	add	r7, sp, #0
 800168e:	6078      	str	r0, [r7, #4]
 8001690:	460b      	mov	r3, r1
 8001692:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	691a      	ldr	r2, [r3, #16]
 8001698:	887b      	ldrh	r3, [r7, #2]
 800169a:	4013      	ands	r3, r2
 800169c:	2b00      	cmp	r3, #0
 800169e:	d002      	beq.n	80016a6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80016a0:	2301      	movs	r3, #1
 80016a2:	73fb      	strb	r3, [r7, #15]
 80016a4:	e001      	b.n	80016aa <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80016a6:	2300      	movs	r3, #0
 80016a8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80016aa:	7bfb      	ldrb	r3, [r7, #15]
}
 80016ac:	4618      	mov	r0, r3
 80016ae:	3714      	adds	r7, #20
 80016b0:	46bd      	mov	sp, r7
 80016b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016b6:	4770      	bx	lr

080016b8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80016b8:	b480      	push	{r7}
 80016ba:	b083      	sub	sp, #12
 80016bc:	af00      	add	r7, sp, #0
 80016be:	6078      	str	r0, [r7, #4]
 80016c0:	460b      	mov	r3, r1
 80016c2:	807b      	strh	r3, [r7, #2]
 80016c4:	4613      	mov	r3, r2
 80016c6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80016c8:	787b      	ldrb	r3, [r7, #1]
 80016ca:	2b00      	cmp	r3, #0
 80016cc:	d003      	beq.n	80016d6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80016ce:	887a      	ldrh	r2, [r7, #2]
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80016d4:	e002      	b.n	80016dc <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80016d6:	887a      	ldrh	r2, [r7, #2]
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	629a      	str	r2, [r3, #40]	; 0x28
}
 80016dc:	bf00      	nop
 80016de:	370c      	adds	r7, #12
 80016e0:	46bd      	mov	sp, r7
 80016e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016e6:	4770      	bx	lr

080016e8 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin: specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80016e8:	b480      	push	{r7}
 80016ea:	b083      	sub	sp, #12
 80016ec:	af00      	add	r7, sp, #0
 80016ee:	6078      	str	r0, [r7, #4]
 80016f0:	460b      	mov	r3, r1
 80016f2:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->ODR ^= GPIO_Pin;
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	695a      	ldr	r2, [r3, #20]
 80016f8:	887b      	ldrh	r3, [r7, #2]
 80016fa:	405a      	eors	r2, r3
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	615a      	str	r2, [r3, #20]
}
 8001700:	bf00      	nop
 8001702:	370c      	adds	r7, #12
 8001704:	46bd      	mov	sp, r7
 8001706:	f85d 7b04 	ldr.w	r7, [sp], #4
 800170a:	4770      	bx	lr

0800170c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800170c:	b580      	push	{r7, lr}
 800170e:	b082      	sub	sp, #8
 8001710:	af00      	add	r7, sp, #0
 8001712:	4603      	mov	r3, r0
 8001714:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8001716:	4b08      	ldr	r3, [pc, #32]	; (8001738 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001718:	695a      	ldr	r2, [r3, #20]
 800171a:	88fb      	ldrh	r3, [r7, #6]
 800171c:	4013      	ands	r3, r2
 800171e:	2b00      	cmp	r3, #0
 8001720:	d006      	beq.n	8001730 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001722:	4a05      	ldr	r2, [pc, #20]	; (8001738 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001724:	88fb      	ldrh	r3, [r7, #6]
 8001726:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001728:	88fb      	ldrh	r3, [r7, #6]
 800172a:	4618      	mov	r0, r3
 800172c:	f003 fa52 	bl	8004bd4 <HAL_GPIO_EXTI_Callback>
  }
}
 8001730:	bf00      	nop
 8001732:	3708      	adds	r7, #8
 8001734:	46bd      	mov	sp, r7
 8001736:	bd80      	pop	{r7, pc}
 8001738:	40010400 	.word	0x40010400

0800173c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800173c:	b580      	push	{r7, lr}
 800173e:	b082      	sub	sp, #8
 8001740:	af00      	add	r7, sp, #0
 8001742:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	2b00      	cmp	r3, #0
 8001748:	d101      	bne.n	800174e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800174a:	2301      	movs	r3, #1
 800174c:	e080      	b.n	8001850 <HAL_I2C_Init+0x114>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001754:	b2db      	uxtb	r3, r3
 8001756:	2b00      	cmp	r3, #0
 8001758:	d106      	bne.n	8001768 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	2200      	movs	r2, #0
 800175e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8001762:	6878      	ldr	r0, [r7, #4]
 8001764:	f003 f9e2 	bl	8004b2c <HAL_I2C_MspInit>
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	2224      	movs	r2, #36	; 0x24
 800176c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	681b      	ldr	r3, [r3, #0]
 8001774:	687a      	ldr	r2, [r7, #4]
 8001776:	6812      	ldr	r2, [r2, #0]
 8001778:	6812      	ldr	r2, [r2, #0]
 800177a:	f022 0201 	bic.w	r2, r2, #1
 800177e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	681b      	ldr	r3, [r3, #0]
 8001784:	687a      	ldr	r2, [r7, #4]
 8001786:	6852      	ldr	r2, [r2, #4]
 8001788:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800178c:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	681b      	ldr	r3, [r3, #0]
 8001792:	687a      	ldr	r2, [r7, #4]
 8001794:	6812      	ldr	r2, [r2, #0]
 8001796:	6892      	ldr	r2, [r2, #8]
 8001798:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800179c:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	68db      	ldr	r3, [r3, #12]
 80017a2:	2b01      	cmp	r3, #1
 80017a4:	d107      	bne.n	80017b6 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	681b      	ldr	r3, [r3, #0]
 80017aa:	687a      	ldr	r2, [r7, #4]
 80017ac:	6892      	ldr	r2, [r2, #8]
 80017ae:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80017b2:	609a      	str	r2, [r3, #8]
 80017b4:	e006      	b.n	80017c4 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	681b      	ldr	r3, [r3, #0]
 80017ba:	687a      	ldr	r2, [r7, #4]
 80017bc:	6892      	ldr	r2, [r2, #8]
 80017be:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 80017c2:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	68db      	ldr	r3, [r3, #12]
 80017c8:	2b02      	cmp	r3, #2
 80017ca:	d104      	bne.n	80017d6 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	681b      	ldr	r3, [r3, #0]
 80017d0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80017d4:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	681a      	ldr	r2, [r3, #0]
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	681b      	ldr	r3, [r3, #0]
 80017de:	685b      	ldr	r3, [r3, #4]
 80017e0:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80017e4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80017e8:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	681b      	ldr	r3, [r3, #0]
 80017ee:	687a      	ldr	r2, [r7, #4]
 80017f0:	6812      	ldr	r2, [r2, #0]
 80017f2:	68d2      	ldr	r2, [r2, #12]
 80017f4:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80017f8:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	681b      	ldr	r3, [r3, #0]
 80017fe:	687a      	ldr	r2, [r7, #4]
 8001800:	6911      	ldr	r1, [r2, #16]
 8001802:	687a      	ldr	r2, [r7, #4]
 8001804:	6952      	ldr	r2, [r2, #20]
 8001806:	4311      	orrs	r1, r2
 8001808:	687a      	ldr	r2, [r7, #4]
 800180a:	6992      	ldr	r2, [r2, #24]
 800180c:	0212      	lsls	r2, r2, #8
 800180e:	430a      	orrs	r2, r1
 8001810:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	681b      	ldr	r3, [r3, #0]
 8001816:	687a      	ldr	r2, [r7, #4]
 8001818:	69d1      	ldr	r1, [r2, #28]
 800181a:	687a      	ldr	r2, [r7, #4]
 800181c:	6a12      	ldr	r2, [r2, #32]
 800181e:	430a      	orrs	r2, r1
 8001820:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	681b      	ldr	r3, [r3, #0]
 8001826:	687a      	ldr	r2, [r7, #4]
 8001828:	6812      	ldr	r2, [r2, #0]
 800182a:	6812      	ldr	r2, [r2, #0]
 800182c:	f042 0201 	orr.w	r2, r2, #1
 8001830:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	2200      	movs	r2, #0
 8001836:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	2220      	movs	r2, #32
 800183c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	2200      	movs	r2, #0
 8001844:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	2200      	movs	r2, #0
 800184a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 800184e:	2300      	movs	r3, #0
}
 8001850:	4618      	mov	r0, r3
 8001852:	3708      	adds	r7, #8
 8001854:	46bd      	mov	sp, r7
 8001856:	bd80      	pop	{r7, pc}

08001858 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8001858:	b480      	push	{r7}
 800185a:	b083      	sub	sp, #12
 800185c:	af00      	add	r7, sp, #0
 800185e:	6078      	str	r0, [r7, #4]
 8001860:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001868:	b2db      	uxtb	r3, r3
 800186a:	2b20      	cmp	r3, #32
 800186c:	d138      	bne.n	80018e0 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8001874:	2b01      	cmp	r3, #1
 8001876:	d101      	bne.n	800187c <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8001878:	2302      	movs	r3, #2
 800187a:	e032      	b.n	80018e2 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	2201      	movs	r2, #1
 8001880:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	2224      	movs	r2, #36	; 0x24
 8001888:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	681b      	ldr	r3, [r3, #0]
 8001890:	687a      	ldr	r2, [r7, #4]
 8001892:	6812      	ldr	r2, [r2, #0]
 8001894:	6812      	ldr	r2, [r2, #0]
 8001896:	f022 0201 	bic.w	r2, r2, #1
 800189a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	681b      	ldr	r3, [r3, #0]
 80018a0:	687a      	ldr	r2, [r7, #4]
 80018a2:	6812      	ldr	r2, [r2, #0]
 80018a4:	6812      	ldr	r2, [r2, #0]
 80018a6:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80018aa:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	681b      	ldr	r3, [r3, #0]
 80018b0:	687a      	ldr	r2, [r7, #4]
 80018b2:	6812      	ldr	r2, [r2, #0]
 80018b4:	6811      	ldr	r1, [r2, #0]
 80018b6:	683a      	ldr	r2, [r7, #0]
 80018b8:	430a      	orrs	r2, r1
 80018ba:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	681b      	ldr	r3, [r3, #0]
 80018c0:	687a      	ldr	r2, [r7, #4]
 80018c2:	6812      	ldr	r2, [r2, #0]
 80018c4:	6812      	ldr	r2, [r2, #0]
 80018c6:	f042 0201 	orr.w	r2, r2, #1
 80018ca:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	2220      	movs	r2, #32
 80018d0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	2200      	movs	r2, #0
 80018d8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80018dc:	2300      	movs	r3, #0
 80018de:	e000      	b.n	80018e2 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80018e0:	2302      	movs	r3, #2
  }
}
 80018e2:	4618      	mov	r0, r3
 80018e4:	370c      	adds	r7, #12
 80018e6:	46bd      	mov	sp, r7
 80018e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ec:	4770      	bx	lr

080018ee <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80018ee:	b480      	push	{r7}
 80018f0:	b085      	sub	sp, #20
 80018f2:	af00      	add	r7, sp, #0
 80018f4:	6078      	str	r0, [r7, #4]
 80018f6:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 80018f8:	2300      	movs	r3, #0
 80018fa:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001902:	b2db      	uxtb	r3, r3
 8001904:	2b20      	cmp	r3, #32
 8001906:	d139      	bne.n	800197c <HAL_I2CEx_ConfigDigitalFilter+0x8e>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800190e:	2b01      	cmp	r3, #1
 8001910:	d101      	bne.n	8001916 <HAL_I2CEx_ConfigDigitalFilter+0x28>
 8001912:	2302      	movs	r3, #2
 8001914:	e033      	b.n	800197e <HAL_I2CEx_ConfigDigitalFilter+0x90>
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	2201      	movs	r2, #1
 800191a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	2224      	movs	r2, #36	; 0x24
 8001922:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	681b      	ldr	r3, [r3, #0]
 800192a:	687a      	ldr	r2, [r7, #4]
 800192c:	6812      	ldr	r2, [r2, #0]
 800192e:	6812      	ldr	r2, [r2, #0]
 8001930:	f022 0201 	bic.w	r2, r2, #1
 8001934:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	681b      	ldr	r3, [r3, #0]
 800193a:	681b      	ldr	r3, [r3, #0]
 800193c:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800193e:	68fb      	ldr	r3, [r7, #12]
 8001940:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8001944:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8001946:	683b      	ldr	r3, [r7, #0]
 8001948:	021b      	lsls	r3, r3, #8
 800194a:	68fa      	ldr	r2, [r7, #12]
 800194c:	4313      	orrs	r3, r2
 800194e:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	681b      	ldr	r3, [r3, #0]
 8001954:	68fa      	ldr	r2, [r7, #12]
 8001956:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	681b      	ldr	r3, [r3, #0]
 800195c:	687a      	ldr	r2, [r7, #4]
 800195e:	6812      	ldr	r2, [r2, #0]
 8001960:	6812      	ldr	r2, [r2, #0]
 8001962:	f042 0201 	orr.w	r2, r2, #1
 8001966:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	2220      	movs	r2, #32
 800196c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	2200      	movs	r2, #0
 8001974:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8001978:	2300      	movs	r3, #0
 800197a:	e000      	b.n	800197e <HAL_I2CEx_ConfigDigitalFilter+0x90>
  }
  else
  {
    return HAL_BUSY;
 800197c:	2302      	movs	r3, #2
  }
}
 800197e:	4618      	mov	r0, r3
 8001980:	3714      	adds	r7, #20
 8001982:	46bd      	mov	sp, r7
 8001984:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001988:	4770      	bx	lr
	...

0800198c <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_RANGE1 or PWR_REGULATOR_VOLTAGE_RANGE2 
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */  
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 800198c:	b480      	push	{r7}
 800198e:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8001990:	4b04      	ldr	r3, [pc, #16]	; (80019a4 <HAL_PWREx_GetVoltageRange+0x18>)
 8001992:	681b      	ldr	r3, [r3, #0]
 8001994:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif  
}
 8001998:	4618      	mov	r0, r3
 800199a:	46bd      	mov	sp, r7
 800199c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019a0:	4770      	bx	lr
 80019a2:	bf00      	nop
 80019a4:	40007000 	.word	0x40007000

080019a8 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.                    
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80019a8:	b480      	push	{r7}
 80019aa:	b085      	sub	sp, #20
 80019ac:	af00      	add	r7, sp, #0
 80019ae:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index = 0;  
 80019b0:	2300      	movs	r3, #0
 80019b2:	60fb      	str	r3, [r7, #12]
  }
  
#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80019ba:	d12f      	bne.n	8001a1c <HAL_PWREx_ControlVoltageScaling+0x74>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80019bc:	4b22      	ldr	r3, [pc, #136]	; (8001a48 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80019be:	681b      	ldr	r3, [r3, #0]
 80019c0:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80019c4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80019c8:	d037      	beq.n	8001a3a <HAL_PWREx_ControlVoltageScaling+0x92>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80019ca:	4a1f      	ldr	r2, [pc, #124]	; (8001a48 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80019cc:	4b1e      	ldr	r3, [pc, #120]	; (8001a48 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80019ce:	681b      	ldr	r3, [r3, #0]
 80019d0:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80019d4:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80019d8:	6013      	str	r3, [r2, #0]
      
      /* Wait until VOSF is cleared */      
      wait_loop_index = (PWR_FLAG_SETTING_DELAY_US * (SystemCoreClock / 1000000));
 80019da:	4b1c      	ldr	r3, [pc, #112]	; (8001a4c <HAL_PWREx_ControlVoltageScaling+0xa4>)
 80019dc:	681b      	ldr	r3, [r3, #0]
 80019de:	4a1c      	ldr	r2, [pc, #112]	; (8001a50 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80019e0:	fba2 2303 	umull	r2, r3, r2, r3
 80019e4:	0c9b      	lsrs	r3, r3, #18
 80019e6:	2232      	movs	r2, #50	; 0x32
 80019e8:	fb02 f303 	mul.w	r3, r2, r3
 80019ec:	60fb      	str	r3, [r7, #12]
      while ((wait_loop_index != 0) && (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)))
 80019ee:	e002      	b.n	80019f6 <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 80019f0:	68fb      	ldr	r3, [r7, #12]
 80019f2:	3b01      	subs	r3, #1
 80019f4:	60fb      	str	r3, [r7, #12]
      while ((wait_loop_index != 0) && (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)))
 80019f6:	68fb      	ldr	r3, [r7, #12]
 80019f8:	2b00      	cmp	r3, #0
 80019fa:	d006      	beq.n	8001a0a <HAL_PWREx_ControlVoltageScaling+0x62>
 80019fc:	4b12      	ldr	r3, [pc, #72]	; (8001a48 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80019fe:	695b      	ldr	r3, [r3, #20]
 8001a00:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001a04:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001a08:	d0f2      	beq.n	80019f0 <HAL_PWREx_ControlVoltageScaling+0x48>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001a0a:	4b0f      	ldr	r3, [pc, #60]	; (8001a48 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001a0c:	695b      	ldr	r3, [r3, #20]
 8001a0e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001a12:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001a16:	d110      	bne.n	8001a3a <HAL_PWREx_ControlVoltageScaling+0x92>
      {
        return HAL_TIMEOUT;
 8001a18:	2303      	movs	r3, #3
 8001a1a:	e00f      	b.n	8001a3c <HAL_PWREx_ControlVoltageScaling+0x94>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8001a1c:	4b0a      	ldr	r3, [pc, #40]	; (8001a48 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001a1e:	681b      	ldr	r3, [r3, #0]
 8001a20:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8001a24:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001a28:	d007      	beq.n	8001a3a <HAL_PWREx_ControlVoltageScaling+0x92>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8001a2a:	4a07      	ldr	r2, [pc, #28]	; (8001a48 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001a2c:	4b06      	ldr	r3, [pc, #24]	; (8001a48 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001a2e:	681b      	ldr	r3, [r3, #0]
 8001a30:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001a34:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001a38:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif  
  
  return HAL_OK;
 8001a3a:	2300      	movs	r3, #0
}  
 8001a3c:	4618      	mov	r0, r3
 8001a3e:	3714      	adds	r7, #20
 8001a40:	46bd      	mov	sp, r7
 8001a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a46:	4770      	bx	lr
 8001a48:	40007000 	.word	0x40007000
 8001a4c:	20000010 	.word	0x20000010
 8001a50:	431bde83 	.word	0x431bde83

08001a54 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001a54:	b580      	push	{r7, lr}
 8001a56:	b086      	sub	sp, #24
 8001a58:	af00      	add	r7, sp, #0
 8001a5a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8001a5c:	2300      	movs	r3, #0
 8001a5e:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	681b      	ldr	r3, [r3, #0]
 8001a64:	f003 0310 	and.w	r3, r3, #16
 8001a68:	2b00      	cmp	r3, #0
 8001a6a:	f000 80d0 	beq.w	8001c0e <HAL_RCC_OscConfig+0x1ba>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* When the MSI is used as system clock it will not be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_MSI) )
 8001a6e:	4ba1      	ldr	r3, [pc, #644]	; (8001cf4 <HAL_RCC_OscConfig+0x2a0>)
 8001a70:	689b      	ldr	r3, [r3, #8]
 8001a72:	f003 030c 	and.w	r3, r3, #12
 8001a76:	2b00      	cmp	r3, #0
 8001a78:	d179      	bne.n	8001b6e <HAL_RCC_OscConfig+0x11a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != RESET) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001a7a:	4b9e      	ldr	r3, [pc, #632]	; (8001cf4 <HAL_RCC_OscConfig+0x2a0>)
 8001a7c:	681b      	ldr	r3, [r3, #0]
 8001a7e:	f003 0302 	and.w	r3, r3, #2
 8001a82:	2b00      	cmp	r3, #0
 8001a84:	d005      	beq.n	8001a92 <HAL_RCC_OscConfig+0x3e>
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	699b      	ldr	r3, [r3, #24]
 8001a8a:	2b00      	cmp	r3, #0
 8001a8c:	d101      	bne.n	8001a92 <HAL_RCC_OscConfig+0x3e>
      {
        return HAL_ERROR;
 8001a8e:	2301      	movs	r3, #1
 8001a90:	e33c      	b.n	800210c <HAL_RCC_OscConfig+0x6b8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	6a1a      	ldr	r2, [r3, #32]
 8001a96:	4b97      	ldr	r3, [pc, #604]	; (8001cf4 <HAL_RCC_OscConfig+0x2a0>)
 8001a98:	681b      	ldr	r3, [r3, #0]
 8001a9a:	f003 0308 	and.w	r3, r3, #8
 8001a9e:	2b00      	cmp	r3, #0
 8001aa0:	d004      	beq.n	8001aac <HAL_RCC_OscConfig+0x58>
 8001aa2:	4b94      	ldr	r3, [pc, #592]	; (8001cf4 <HAL_RCC_OscConfig+0x2a0>)
 8001aa4:	681b      	ldr	r3, [r3, #0]
 8001aa6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001aaa:	e005      	b.n	8001ab8 <HAL_RCC_OscConfig+0x64>
 8001aac:	4b91      	ldr	r3, [pc, #580]	; (8001cf4 <HAL_RCC_OscConfig+0x2a0>)
 8001aae:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001ab2:	091b      	lsrs	r3, r3, #4
 8001ab4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001ab8:	429a      	cmp	r2, r3
 8001aba:	d923      	bls.n	8001b04 <HAL_RCC_OscConfig+0xb0>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	6a1b      	ldr	r3, [r3, #32]
 8001ac0:	4618      	mov	r0, r3
 8001ac2:	f000 fd25 	bl	8002510 <RCC_SetFlashLatencyFromMSIRange>
 8001ac6:	4603      	mov	r3, r0
 8001ac8:	2b00      	cmp	r3, #0
 8001aca:	d001      	beq.n	8001ad0 <HAL_RCC_OscConfig+0x7c>
          {
            return HAL_ERROR;
 8001acc:	2301      	movs	r3, #1
 8001ace:	e31d      	b.n	800210c <HAL_RCC_OscConfig+0x6b8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001ad0:	4a88      	ldr	r2, [pc, #544]	; (8001cf4 <HAL_RCC_OscConfig+0x2a0>)
 8001ad2:	4b88      	ldr	r3, [pc, #544]	; (8001cf4 <HAL_RCC_OscConfig+0x2a0>)
 8001ad4:	681b      	ldr	r3, [r3, #0]
 8001ad6:	f043 0308 	orr.w	r3, r3, #8
 8001ada:	6013      	str	r3, [r2, #0]
 8001adc:	4985      	ldr	r1, [pc, #532]	; (8001cf4 <HAL_RCC_OscConfig+0x2a0>)
 8001ade:	4b85      	ldr	r3, [pc, #532]	; (8001cf4 <HAL_RCC_OscConfig+0x2a0>)
 8001ae0:	681b      	ldr	r3, [r3, #0]
 8001ae2:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	6a1b      	ldr	r3, [r3, #32]
 8001aea:	4313      	orrs	r3, r2
 8001aec:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001aee:	4981      	ldr	r1, [pc, #516]	; (8001cf4 <HAL_RCC_OscConfig+0x2a0>)
 8001af0:	4b80      	ldr	r3, [pc, #512]	; (8001cf4 <HAL_RCC_OscConfig+0x2a0>)
 8001af2:	685b      	ldr	r3, [r3, #4]
 8001af4:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	69db      	ldr	r3, [r3, #28]
 8001afc:	021b      	lsls	r3, r3, #8
 8001afe:	4313      	orrs	r3, r2
 8001b00:	604b      	str	r3, [r1, #4]
 8001b02:	e022      	b.n	8001b4a <HAL_RCC_OscConfig+0xf6>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001b04:	4a7b      	ldr	r2, [pc, #492]	; (8001cf4 <HAL_RCC_OscConfig+0x2a0>)
 8001b06:	4b7b      	ldr	r3, [pc, #492]	; (8001cf4 <HAL_RCC_OscConfig+0x2a0>)
 8001b08:	681b      	ldr	r3, [r3, #0]
 8001b0a:	f043 0308 	orr.w	r3, r3, #8
 8001b0e:	6013      	str	r3, [r2, #0]
 8001b10:	4978      	ldr	r1, [pc, #480]	; (8001cf4 <HAL_RCC_OscConfig+0x2a0>)
 8001b12:	4b78      	ldr	r3, [pc, #480]	; (8001cf4 <HAL_RCC_OscConfig+0x2a0>)
 8001b14:	681b      	ldr	r3, [r3, #0]
 8001b16:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	6a1b      	ldr	r3, [r3, #32]
 8001b1e:	4313      	orrs	r3, r2
 8001b20:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001b22:	4974      	ldr	r1, [pc, #464]	; (8001cf4 <HAL_RCC_OscConfig+0x2a0>)
 8001b24:	4b73      	ldr	r3, [pc, #460]	; (8001cf4 <HAL_RCC_OscConfig+0x2a0>)
 8001b26:	685b      	ldr	r3, [r3, #4]
 8001b28:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	69db      	ldr	r3, [r3, #28]
 8001b30:	021b      	lsls	r3, r3, #8
 8001b32:	4313      	orrs	r3, r2
 8001b34:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	6a1b      	ldr	r3, [r3, #32]
 8001b3a:	4618      	mov	r0, r3
 8001b3c:	f000 fce8 	bl	8002510 <RCC_SetFlashLatencyFromMSIRange>
 8001b40:	4603      	mov	r3, r0
 8001b42:	2b00      	cmp	r3, #0
 8001b44:	d001      	beq.n	8001b4a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_ERROR;
 8001b46:	2301      	movs	r3, #1
 8001b48:	e2e0      	b.n	800210c <HAL_RCC_OscConfig+0x6b8>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001b4a:	f000 fbfd 	bl	8002348 <HAL_RCC_GetSysClockFreq>
 8001b4e:	4601      	mov	r1, r0
 8001b50:	4b68      	ldr	r3, [pc, #416]	; (8001cf4 <HAL_RCC_OscConfig+0x2a0>)
 8001b52:	689b      	ldr	r3, [r3, #8]
 8001b54:	091b      	lsrs	r3, r3, #4
 8001b56:	f003 030f 	and.w	r3, r3, #15
 8001b5a:	4a67      	ldr	r2, [pc, #412]	; (8001cf8 <HAL_RCC_OscConfig+0x2a4>)
 8001b5c:	5cd3      	ldrb	r3, [r2, r3]
 8001b5e:	fa21 f303 	lsr.w	r3, r1, r3
 8001b62:	4a66      	ldr	r2, [pc, #408]	; (8001cfc <HAL_RCC_OscConfig+0x2a8>)
 8001b64:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        HAL_InitTick (TICK_INT_PRIORITY);
 8001b66:	2000      	movs	r0, #0
 8001b68:	f7ff f95a 	bl	8000e20 <HAL_InitTick>
 8001b6c:	e04f      	b.n	8001c0e <HAL_RCC_OscConfig+0x1ba>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	699b      	ldr	r3, [r3, #24]
 8001b72:	2b00      	cmp	r3, #0
 8001b74:	d032      	beq.n	8001bdc <HAL_RCC_OscConfig+0x188>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8001b76:	4a5f      	ldr	r2, [pc, #380]	; (8001cf4 <HAL_RCC_OscConfig+0x2a0>)
 8001b78:	4b5e      	ldr	r3, [pc, #376]	; (8001cf4 <HAL_RCC_OscConfig+0x2a0>)
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	f043 0301 	orr.w	r3, r3, #1
 8001b80:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001b82:	f7ff f977 	bl	8000e74 <HAL_GetTick>
 8001b86:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == RESET)
 8001b88:	e008      	b.n	8001b9c <HAL_RCC_OscConfig+0x148>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001b8a:	f7ff f973 	bl	8000e74 <HAL_GetTick>
 8001b8e:	4602      	mov	r2, r0
 8001b90:	693b      	ldr	r3, [r7, #16]
 8001b92:	1ad3      	subs	r3, r2, r3
 8001b94:	2b02      	cmp	r3, #2
 8001b96:	d901      	bls.n	8001b9c <HAL_RCC_OscConfig+0x148>
          {
            return HAL_TIMEOUT;
 8001b98:	2303      	movs	r3, #3
 8001b9a:	e2b7      	b.n	800210c <HAL_RCC_OscConfig+0x6b8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == RESET)
 8001b9c:	4b55      	ldr	r3, [pc, #340]	; (8001cf4 <HAL_RCC_OscConfig+0x2a0>)
 8001b9e:	681b      	ldr	r3, [r3, #0]
 8001ba0:	f003 0302 	and.w	r3, r3, #2
 8001ba4:	2b00      	cmp	r3, #0
 8001ba6:	d0f0      	beq.n	8001b8a <HAL_RCC_OscConfig+0x136>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001ba8:	4a52      	ldr	r2, [pc, #328]	; (8001cf4 <HAL_RCC_OscConfig+0x2a0>)
 8001baa:	4b52      	ldr	r3, [pc, #328]	; (8001cf4 <HAL_RCC_OscConfig+0x2a0>)
 8001bac:	681b      	ldr	r3, [r3, #0]
 8001bae:	f043 0308 	orr.w	r3, r3, #8
 8001bb2:	6013      	str	r3, [r2, #0]
 8001bb4:	494f      	ldr	r1, [pc, #316]	; (8001cf4 <HAL_RCC_OscConfig+0x2a0>)
 8001bb6:	4b4f      	ldr	r3, [pc, #316]	; (8001cf4 <HAL_RCC_OscConfig+0x2a0>)
 8001bb8:	681b      	ldr	r3, [r3, #0]
 8001bba:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	6a1b      	ldr	r3, [r3, #32]
 8001bc2:	4313      	orrs	r3, r2
 8001bc4:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001bc6:	494b      	ldr	r1, [pc, #300]	; (8001cf4 <HAL_RCC_OscConfig+0x2a0>)
 8001bc8:	4b4a      	ldr	r3, [pc, #296]	; (8001cf4 <HAL_RCC_OscConfig+0x2a0>)
 8001bca:	685b      	ldr	r3, [r3, #4]
 8001bcc:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	69db      	ldr	r3, [r3, #28]
 8001bd4:	021b      	lsls	r3, r3, #8
 8001bd6:	4313      	orrs	r3, r2
 8001bd8:	604b      	str	r3, [r1, #4]
 8001bda:	e018      	b.n	8001c0e <HAL_RCC_OscConfig+0x1ba>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8001bdc:	4a45      	ldr	r2, [pc, #276]	; (8001cf4 <HAL_RCC_OscConfig+0x2a0>)
 8001bde:	4b45      	ldr	r3, [pc, #276]	; (8001cf4 <HAL_RCC_OscConfig+0x2a0>)
 8001be0:	681b      	ldr	r3, [r3, #0]
 8001be2:	f023 0301 	bic.w	r3, r3, #1
 8001be6:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001be8:	f7ff f944 	bl	8000e74 <HAL_GetTick>
 8001bec:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != RESET)
 8001bee:	e008      	b.n	8001c02 <HAL_RCC_OscConfig+0x1ae>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001bf0:	f7ff f940 	bl	8000e74 <HAL_GetTick>
 8001bf4:	4602      	mov	r2, r0
 8001bf6:	693b      	ldr	r3, [r7, #16]
 8001bf8:	1ad3      	subs	r3, r2, r3
 8001bfa:	2b02      	cmp	r3, #2
 8001bfc:	d901      	bls.n	8001c02 <HAL_RCC_OscConfig+0x1ae>
          {
            return HAL_TIMEOUT;
 8001bfe:	2303      	movs	r3, #3
 8001c00:	e284      	b.n	800210c <HAL_RCC_OscConfig+0x6b8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != RESET)
 8001c02:	4b3c      	ldr	r3, [pc, #240]	; (8001cf4 <HAL_RCC_OscConfig+0x2a0>)
 8001c04:	681b      	ldr	r3, [r3, #0]
 8001c06:	f003 0302 	and.w	r3, r3, #2
 8001c0a:	2b00      	cmp	r3, #0
 8001c0c:	d1f0      	bne.n	8001bf0 <HAL_RCC_OscConfig+0x19c>
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	681b      	ldr	r3, [r3, #0]
 8001c12:	f003 0301 	and.w	r3, r3, #1
 8001c16:	2b00      	cmp	r3, #0
 8001c18:	d07a      	beq.n	8001d10 <HAL_RCC_OscConfig+0x2bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||
 8001c1a:	4b36      	ldr	r3, [pc, #216]	; (8001cf4 <HAL_RCC_OscConfig+0x2a0>)
 8001c1c:	689b      	ldr	r3, [r3, #8]
 8001c1e:	f003 030c 	and.w	r3, r3, #12
 8001c22:	2b08      	cmp	r3, #8
 8001c24:	d00b      	beq.n	8001c3e <HAL_RCC_OscConfig+0x1ea>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001c26:	4b33      	ldr	r3, [pc, #204]	; (8001cf4 <HAL_RCC_OscConfig+0x2a0>)
 8001c28:	689b      	ldr	r3, [r3, #8]
 8001c2a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||
 8001c2e:	2b0c      	cmp	r3, #12
 8001c30:	d111      	bne.n	8001c56 <HAL_RCC_OscConfig+0x202>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001c32:	4b30      	ldr	r3, [pc, #192]	; (8001cf4 <HAL_RCC_OscConfig+0x2a0>)
 8001c34:	68db      	ldr	r3, [r3, #12]
 8001c36:	f003 0303 	and.w	r3, r3, #3
 8001c3a:	2b03      	cmp	r3, #3
 8001c3c:	d10b      	bne.n	8001c56 <HAL_RCC_OscConfig+0x202>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001c3e:	4b2d      	ldr	r3, [pc, #180]	; (8001cf4 <HAL_RCC_OscConfig+0x2a0>)
 8001c40:	681b      	ldr	r3, [r3, #0]
 8001c42:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c46:	2b00      	cmp	r3, #0
 8001c48:	d061      	beq.n	8001d0e <HAL_RCC_OscConfig+0x2ba>
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	685b      	ldr	r3, [r3, #4]
 8001c4e:	2b00      	cmp	r3, #0
 8001c50:	d15d      	bne.n	8001d0e <HAL_RCC_OscConfig+0x2ba>
      {
        return HAL_ERROR;
 8001c52:	2301      	movs	r3, #1
 8001c54:	e25a      	b.n	800210c <HAL_RCC_OscConfig+0x6b8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	685b      	ldr	r3, [r3, #4]
 8001c5a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001c5e:	d106      	bne.n	8001c6e <HAL_RCC_OscConfig+0x21a>
 8001c60:	4a24      	ldr	r2, [pc, #144]	; (8001cf4 <HAL_RCC_OscConfig+0x2a0>)
 8001c62:	4b24      	ldr	r3, [pc, #144]	; (8001cf4 <HAL_RCC_OscConfig+0x2a0>)
 8001c64:	681b      	ldr	r3, [r3, #0]
 8001c66:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001c6a:	6013      	str	r3, [r2, #0]
 8001c6c:	e01d      	b.n	8001caa <HAL_RCC_OscConfig+0x256>
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	685b      	ldr	r3, [r3, #4]
 8001c72:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001c76:	d10c      	bne.n	8001c92 <HAL_RCC_OscConfig+0x23e>
 8001c78:	4a1e      	ldr	r2, [pc, #120]	; (8001cf4 <HAL_RCC_OscConfig+0x2a0>)
 8001c7a:	4b1e      	ldr	r3, [pc, #120]	; (8001cf4 <HAL_RCC_OscConfig+0x2a0>)
 8001c7c:	681b      	ldr	r3, [r3, #0]
 8001c7e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001c82:	6013      	str	r3, [r2, #0]
 8001c84:	4a1b      	ldr	r2, [pc, #108]	; (8001cf4 <HAL_RCC_OscConfig+0x2a0>)
 8001c86:	4b1b      	ldr	r3, [pc, #108]	; (8001cf4 <HAL_RCC_OscConfig+0x2a0>)
 8001c88:	681b      	ldr	r3, [r3, #0]
 8001c8a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001c8e:	6013      	str	r3, [r2, #0]
 8001c90:	e00b      	b.n	8001caa <HAL_RCC_OscConfig+0x256>
 8001c92:	4a18      	ldr	r2, [pc, #96]	; (8001cf4 <HAL_RCC_OscConfig+0x2a0>)
 8001c94:	4b17      	ldr	r3, [pc, #92]	; (8001cf4 <HAL_RCC_OscConfig+0x2a0>)
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001c9c:	6013      	str	r3, [r2, #0]
 8001c9e:	4a15      	ldr	r2, [pc, #84]	; (8001cf4 <HAL_RCC_OscConfig+0x2a0>)
 8001ca0:	4b14      	ldr	r3, [pc, #80]	; (8001cf4 <HAL_RCC_OscConfig+0x2a0>)
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001ca8:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	685b      	ldr	r3, [r3, #4]
 8001cae:	2b00      	cmp	r3, #0
 8001cb0:	d013      	beq.n	8001cda <HAL_RCC_OscConfig+0x286>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001cb2:	f7ff f8df 	bl	8000e74 <HAL_GetTick>
 8001cb6:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == RESET)
 8001cb8:	e008      	b.n	8001ccc <HAL_RCC_OscConfig+0x278>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001cba:	f7ff f8db 	bl	8000e74 <HAL_GetTick>
 8001cbe:	4602      	mov	r2, r0
 8001cc0:	693b      	ldr	r3, [r7, #16]
 8001cc2:	1ad3      	subs	r3, r2, r3
 8001cc4:	2b64      	cmp	r3, #100	; 0x64
 8001cc6:	d901      	bls.n	8001ccc <HAL_RCC_OscConfig+0x278>
          {
            return HAL_TIMEOUT;
 8001cc8:	2303      	movs	r3, #3
 8001cca:	e21f      	b.n	800210c <HAL_RCC_OscConfig+0x6b8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == RESET)
 8001ccc:	4b09      	ldr	r3, [pc, #36]	; (8001cf4 <HAL_RCC_OscConfig+0x2a0>)
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001cd4:	2b00      	cmp	r3, #0
 8001cd6:	d0f0      	beq.n	8001cba <HAL_RCC_OscConfig+0x266>
 8001cd8:	e01a      	b.n	8001d10 <HAL_RCC_OscConfig+0x2bc>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001cda:	f7ff f8cb 	bl	8000e74 <HAL_GetTick>
 8001cde:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != RESET)
 8001ce0:	e00e      	b.n	8001d00 <HAL_RCC_OscConfig+0x2ac>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001ce2:	f7ff f8c7 	bl	8000e74 <HAL_GetTick>
 8001ce6:	4602      	mov	r2, r0
 8001ce8:	693b      	ldr	r3, [r7, #16]
 8001cea:	1ad3      	subs	r3, r2, r3
 8001cec:	2b64      	cmp	r3, #100	; 0x64
 8001cee:	d907      	bls.n	8001d00 <HAL_RCC_OscConfig+0x2ac>
          {
            return HAL_TIMEOUT;
 8001cf0:	2303      	movs	r3, #3
 8001cf2:	e20b      	b.n	800210c <HAL_RCC_OscConfig+0x6b8>
 8001cf4:	40021000 	.word	0x40021000
 8001cf8:	08006abc 	.word	0x08006abc
 8001cfc:	20000010 	.word	0x20000010
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != RESET)
 8001d00:	4ba9      	ldr	r3, [pc, #676]	; (8001fa8 <HAL_RCC_OscConfig+0x554>)
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001d08:	2b00      	cmp	r3, #0
 8001d0a:	d1ea      	bne.n	8001ce2 <HAL_RCC_OscConfig+0x28e>
 8001d0c:	e000      	b.n	8001d10 <HAL_RCC_OscConfig+0x2bc>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001d0e:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	f003 0302 	and.w	r3, r3, #2
 8001d18:	2b00      	cmp	r3, #0
 8001d1a:	d069      	beq.n	8001df0 <HAL_RCC_OscConfig+0x39c>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||
 8001d1c:	4ba2      	ldr	r3, [pc, #648]	; (8001fa8 <HAL_RCC_OscConfig+0x554>)
 8001d1e:	689b      	ldr	r3, [r3, #8]
 8001d20:	f003 030c 	and.w	r3, r3, #12
 8001d24:	2b04      	cmp	r3, #4
 8001d26:	d00b      	beq.n	8001d40 <HAL_RCC_OscConfig+0x2ec>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8001d28:	4b9f      	ldr	r3, [pc, #636]	; (8001fa8 <HAL_RCC_OscConfig+0x554>)
 8001d2a:	689b      	ldr	r3, [r3, #8]
 8001d2c:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||
 8001d30:	2b0c      	cmp	r3, #12
 8001d32:	d11c      	bne.n	8001d6e <HAL_RCC_OscConfig+0x31a>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8001d34:	4b9c      	ldr	r3, [pc, #624]	; (8001fa8 <HAL_RCC_OscConfig+0x554>)
 8001d36:	68db      	ldr	r3, [r3, #12]
 8001d38:	f003 0303 	and.w	r3, r3, #3
 8001d3c:	2b02      	cmp	r3, #2
 8001d3e:	d116      	bne.n	8001d6e <HAL_RCC_OscConfig+0x31a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001d40:	4b99      	ldr	r3, [pc, #612]	; (8001fa8 <HAL_RCC_OscConfig+0x554>)
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001d48:	2b00      	cmp	r3, #0
 8001d4a:	d005      	beq.n	8001d58 <HAL_RCC_OscConfig+0x304>
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	68db      	ldr	r3, [r3, #12]
 8001d50:	2b00      	cmp	r3, #0
 8001d52:	d101      	bne.n	8001d58 <HAL_RCC_OscConfig+0x304>
      {
        return HAL_ERROR;
 8001d54:	2301      	movs	r3, #1
 8001d56:	e1d9      	b.n	800210c <HAL_RCC_OscConfig+0x6b8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001d58:	4993      	ldr	r1, [pc, #588]	; (8001fa8 <HAL_RCC_OscConfig+0x554>)
 8001d5a:	4b93      	ldr	r3, [pc, #588]	; (8001fa8 <HAL_RCC_OscConfig+0x554>)
 8001d5c:	685b      	ldr	r3, [r3, #4]
 8001d5e:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	691b      	ldr	r3, [r3, #16]
 8001d66:	061b      	lsls	r3, r3, #24
 8001d68:	4313      	orrs	r3, r2
 8001d6a:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001d6c:	e040      	b.n	8001df0 <HAL_RCC_OscConfig+0x39c>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	68db      	ldr	r3, [r3, #12]
 8001d72:	2b00      	cmp	r3, #0
 8001d74:	d023      	beq.n	8001dbe <HAL_RCC_OscConfig+0x36a>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001d76:	4a8c      	ldr	r2, [pc, #560]	; (8001fa8 <HAL_RCC_OscConfig+0x554>)
 8001d78:	4b8b      	ldr	r3, [pc, #556]	; (8001fa8 <HAL_RCC_OscConfig+0x554>)
 8001d7a:	681b      	ldr	r3, [r3, #0]
 8001d7c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001d80:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d82:	f7ff f877 	bl	8000e74 <HAL_GetTick>
 8001d86:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RESET)
 8001d88:	e008      	b.n	8001d9c <HAL_RCC_OscConfig+0x348>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001d8a:	f7ff f873 	bl	8000e74 <HAL_GetTick>
 8001d8e:	4602      	mov	r2, r0
 8001d90:	693b      	ldr	r3, [r7, #16]
 8001d92:	1ad3      	subs	r3, r2, r3
 8001d94:	2b02      	cmp	r3, #2
 8001d96:	d901      	bls.n	8001d9c <HAL_RCC_OscConfig+0x348>
          {
            return HAL_TIMEOUT;
 8001d98:	2303      	movs	r3, #3
 8001d9a:	e1b7      	b.n	800210c <HAL_RCC_OscConfig+0x6b8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RESET)
 8001d9c:	4b82      	ldr	r3, [pc, #520]	; (8001fa8 <HAL_RCC_OscConfig+0x554>)
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001da4:	2b00      	cmp	r3, #0
 8001da6:	d0f0      	beq.n	8001d8a <HAL_RCC_OscConfig+0x336>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001da8:	497f      	ldr	r1, [pc, #508]	; (8001fa8 <HAL_RCC_OscConfig+0x554>)
 8001daa:	4b7f      	ldr	r3, [pc, #508]	; (8001fa8 <HAL_RCC_OscConfig+0x554>)
 8001dac:	685b      	ldr	r3, [r3, #4]
 8001dae:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	691b      	ldr	r3, [r3, #16]
 8001db6:	061b      	lsls	r3, r3, #24
 8001db8:	4313      	orrs	r3, r2
 8001dba:	604b      	str	r3, [r1, #4]
 8001dbc:	e018      	b.n	8001df0 <HAL_RCC_OscConfig+0x39c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001dbe:	4a7a      	ldr	r2, [pc, #488]	; (8001fa8 <HAL_RCC_OscConfig+0x554>)
 8001dc0:	4b79      	ldr	r3, [pc, #484]	; (8001fa8 <HAL_RCC_OscConfig+0x554>)
 8001dc2:	681b      	ldr	r3, [r3, #0]
 8001dc4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001dc8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001dca:	f7ff f853 	bl	8000e74 <HAL_GetTick>
 8001dce:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != RESET)
 8001dd0:	e008      	b.n	8001de4 <HAL_RCC_OscConfig+0x390>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001dd2:	f7ff f84f 	bl	8000e74 <HAL_GetTick>
 8001dd6:	4602      	mov	r2, r0
 8001dd8:	693b      	ldr	r3, [r7, #16]
 8001dda:	1ad3      	subs	r3, r2, r3
 8001ddc:	2b02      	cmp	r3, #2
 8001dde:	d901      	bls.n	8001de4 <HAL_RCC_OscConfig+0x390>
          {
            return HAL_TIMEOUT;
 8001de0:	2303      	movs	r3, #3
 8001de2:	e193      	b.n	800210c <HAL_RCC_OscConfig+0x6b8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != RESET)
 8001de4:	4b70      	ldr	r3, [pc, #448]	; (8001fa8 <HAL_RCC_OscConfig+0x554>)
 8001de6:	681b      	ldr	r3, [r3, #0]
 8001de8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001dec:	2b00      	cmp	r3, #0
 8001dee:	d1f0      	bne.n	8001dd2 <HAL_RCC_OscConfig+0x37e>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	f003 0308 	and.w	r3, r3, #8
 8001df8:	2b00      	cmp	r3, #0
 8001dfa:	d03c      	beq.n	8001e76 <HAL_RCC_OscConfig+0x422>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	695b      	ldr	r3, [r3, #20]
 8001e00:	2b00      	cmp	r3, #0
 8001e02:	d01c      	beq.n	8001e3e <HAL_RCC_OscConfig+0x3ea>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001e04:	4a68      	ldr	r2, [pc, #416]	; (8001fa8 <HAL_RCC_OscConfig+0x554>)
 8001e06:	4b68      	ldr	r3, [pc, #416]	; (8001fa8 <HAL_RCC_OscConfig+0x554>)
 8001e08:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001e0c:	f043 0301 	orr.w	r3, r3, #1
 8001e10:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001e14:	f7ff f82e 	bl	8000e74 <HAL_GetTick>
 8001e18:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == RESET)
 8001e1a:	e008      	b.n	8001e2e <HAL_RCC_OscConfig+0x3da>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001e1c:	f7ff f82a 	bl	8000e74 <HAL_GetTick>
 8001e20:	4602      	mov	r2, r0
 8001e22:	693b      	ldr	r3, [r7, #16]
 8001e24:	1ad3      	subs	r3, r2, r3
 8001e26:	2b02      	cmp	r3, #2
 8001e28:	d901      	bls.n	8001e2e <HAL_RCC_OscConfig+0x3da>
        {
          return HAL_TIMEOUT;
 8001e2a:	2303      	movs	r3, #3
 8001e2c:	e16e      	b.n	800210c <HAL_RCC_OscConfig+0x6b8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == RESET)
 8001e2e:	4b5e      	ldr	r3, [pc, #376]	; (8001fa8 <HAL_RCC_OscConfig+0x554>)
 8001e30:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001e34:	f003 0302 	and.w	r3, r3, #2
 8001e38:	2b00      	cmp	r3, #0
 8001e3a:	d0ef      	beq.n	8001e1c <HAL_RCC_OscConfig+0x3c8>
 8001e3c:	e01b      	b.n	8001e76 <HAL_RCC_OscConfig+0x422>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001e3e:	4a5a      	ldr	r2, [pc, #360]	; (8001fa8 <HAL_RCC_OscConfig+0x554>)
 8001e40:	4b59      	ldr	r3, [pc, #356]	; (8001fa8 <HAL_RCC_OscConfig+0x554>)
 8001e42:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001e46:	f023 0301 	bic.w	r3, r3, #1
 8001e4a:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001e4e:	f7ff f811 	bl	8000e74 <HAL_GetTick>
 8001e52:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != RESET)
 8001e54:	e008      	b.n	8001e68 <HAL_RCC_OscConfig+0x414>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001e56:	f7ff f80d 	bl	8000e74 <HAL_GetTick>
 8001e5a:	4602      	mov	r2, r0
 8001e5c:	693b      	ldr	r3, [r7, #16]
 8001e5e:	1ad3      	subs	r3, r2, r3
 8001e60:	2b02      	cmp	r3, #2
 8001e62:	d901      	bls.n	8001e68 <HAL_RCC_OscConfig+0x414>
        {
          return HAL_TIMEOUT;
 8001e64:	2303      	movs	r3, #3
 8001e66:	e151      	b.n	800210c <HAL_RCC_OscConfig+0x6b8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != RESET)
 8001e68:	4b4f      	ldr	r3, [pc, #316]	; (8001fa8 <HAL_RCC_OscConfig+0x554>)
 8001e6a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001e6e:	f003 0302 	and.w	r3, r3, #2
 8001e72:	2b00      	cmp	r3, #0
 8001e74:	d1ef      	bne.n	8001e56 <HAL_RCC_OscConfig+0x402>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	681b      	ldr	r3, [r3, #0]
 8001e7a:	f003 0304 	and.w	r3, r3, #4
 8001e7e:	2b00      	cmp	r3, #0
 8001e80:	f000 80a6 	beq.w	8001fd0 <HAL_RCC_OscConfig+0x57c>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001e84:	2300      	movs	r3, #0
 8001e86:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8001e88:	4b47      	ldr	r3, [pc, #284]	; (8001fa8 <HAL_RCC_OscConfig+0x554>)
 8001e8a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001e8c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001e90:	2b00      	cmp	r3, #0
 8001e92:	d10d      	bne.n	8001eb0 <HAL_RCC_OscConfig+0x45c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001e94:	4a44      	ldr	r2, [pc, #272]	; (8001fa8 <HAL_RCC_OscConfig+0x554>)
 8001e96:	4b44      	ldr	r3, [pc, #272]	; (8001fa8 <HAL_RCC_OscConfig+0x554>)
 8001e98:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001e9a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001e9e:	6593      	str	r3, [r2, #88]	; 0x58
 8001ea0:	4b41      	ldr	r3, [pc, #260]	; (8001fa8 <HAL_RCC_OscConfig+0x554>)
 8001ea2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001ea4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001ea8:	60fb      	str	r3, [r7, #12]
 8001eaa:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8001eac:	2301      	movs	r3, #1
 8001eae:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001eb0:	4b3e      	ldr	r3, [pc, #248]	; (8001fac <HAL_RCC_OscConfig+0x558>)
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001eb8:	2b00      	cmp	r3, #0
 8001eba:	d118      	bne.n	8001eee <HAL_RCC_OscConfig+0x49a>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001ebc:	4a3b      	ldr	r2, [pc, #236]	; (8001fac <HAL_RCC_OscConfig+0x558>)
 8001ebe:	4b3b      	ldr	r3, [pc, #236]	; (8001fac <HAL_RCC_OscConfig+0x558>)
 8001ec0:	681b      	ldr	r3, [r3, #0]
 8001ec2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001ec6:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001ec8:	f7fe ffd4 	bl	8000e74 <HAL_GetTick>
 8001ecc:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001ece:	e008      	b.n	8001ee2 <HAL_RCC_OscConfig+0x48e>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001ed0:	f7fe ffd0 	bl	8000e74 <HAL_GetTick>
 8001ed4:	4602      	mov	r2, r0
 8001ed6:	693b      	ldr	r3, [r7, #16]
 8001ed8:	1ad3      	subs	r3, r2, r3
 8001eda:	2b02      	cmp	r3, #2
 8001edc:	d901      	bls.n	8001ee2 <HAL_RCC_OscConfig+0x48e>
        {
          return HAL_TIMEOUT;
 8001ede:	2303      	movs	r3, #3
 8001ee0:	e114      	b.n	800210c <HAL_RCC_OscConfig+0x6b8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001ee2:	4b32      	ldr	r3, [pc, #200]	; (8001fac <HAL_RCC_OscConfig+0x558>)
 8001ee4:	681b      	ldr	r3, [r3, #0]
 8001ee6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001eea:	2b00      	cmp	r3, #0
 8001eec:	d0f0      	beq.n	8001ed0 <HAL_RCC_OscConfig+0x47c>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	689b      	ldr	r3, [r3, #8]
 8001ef2:	2b01      	cmp	r3, #1
 8001ef4:	d108      	bne.n	8001f08 <HAL_RCC_OscConfig+0x4b4>
 8001ef6:	4a2c      	ldr	r2, [pc, #176]	; (8001fa8 <HAL_RCC_OscConfig+0x554>)
 8001ef8:	4b2b      	ldr	r3, [pc, #172]	; (8001fa8 <HAL_RCC_OscConfig+0x554>)
 8001efa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001efe:	f043 0301 	orr.w	r3, r3, #1
 8001f02:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001f06:	e024      	b.n	8001f52 <HAL_RCC_OscConfig+0x4fe>
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	689b      	ldr	r3, [r3, #8]
 8001f0c:	2b05      	cmp	r3, #5
 8001f0e:	d110      	bne.n	8001f32 <HAL_RCC_OscConfig+0x4de>
 8001f10:	4a25      	ldr	r2, [pc, #148]	; (8001fa8 <HAL_RCC_OscConfig+0x554>)
 8001f12:	4b25      	ldr	r3, [pc, #148]	; (8001fa8 <HAL_RCC_OscConfig+0x554>)
 8001f14:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001f18:	f043 0304 	orr.w	r3, r3, #4
 8001f1c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001f20:	4a21      	ldr	r2, [pc, #132]	; (8001fa8 <HAL_RCC_OscConfig+0x554>)
 8001f22:	4b21      	ldr	r3, [pc, #132]	; (8001fa8 <HAL_RCC_OscConfig+0x554>)
 8001f24:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001f28:	f043 0301 	orr.w	r3, r3, #1
 8001f2c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001f30:	e00f      	b.n	8001f52 <HAL_RCC_OscConfig+0x4fe>
 8001f32:	4a1d      	ldr	r2, [pc, #116]	; (8001fa8 <HAL_RCC_OscConfig+0x554>)
 8001f34:	4b1c      	ldr	r3, [pc, #112]	; (8001fa8 <HAL_RCC_OscConfig+0x554>)
 8001f36:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001f3a:	f023 0301 	bic.w	r3, r3, #1
 8001f3e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001f42:	4a19      	ldr	r2, [pc, #100]	; (8001fa8 <HAL_RCC_OscConfig+0x554>)
 8001f44:	4b18      	ldr	r3, [pc, #96]	; (8001fa8 <HAL_RCC_OscConfig+0x554>)
 8001f46:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001f4a:	f023 0304 	bic.w	r3, r3, #4
 8001f4e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	689b      	ldr	r3, [r3, #8]
 8001f56:	2b00      	cmp	r3, #0
 8001f58:	d016      	beq.n	8001f88 <HAL_RCC_OscConfig+0x534>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001f5a:	f7fe ff8b 	bl	8000e74 <HAL_GetTick>
 8001f5e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == RESET)
 8001f60:	e00a      	b.n	8001f78 <HAL_RCC_OscConfig+0x524>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001f62:	f7fe ff87 	bl	8000e74 <HAL_GetTick>
 8001f66:	4602      	mov	r2, r0
 8001f68:	693b      	ldr	r3, [r7, #16]
 8001f6a:	1ad3      	subs	r3, r2, r3
 8001f6c:	f241 3288 	movw	r2, #5000	; 0x1388
 8001f70:	4293      	cmp	r3, r2
 8001f72:	d901      	bls.n	8001f78 <HAL_RCC_OscConfig+0x524>
        {
          return HAL_TIMEOUT;
 8001f74:	2303      	movs	r3, #3
 8001f76:	e0c9      	b.n	800210c <HAL_RCC_OscConfig+0x6b8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == RESET)
 8001f78:	4b0b      	ldr	r3, [pc, #44]	; (8001fa8 <HAL_RCC_OscConfig+0x554>)
 8001f7a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001f7e:	f003 0302 	and.w	r3, r3, #2
 8001f82:	2b00      	cmp	r3, #0
 8001f84:	d0ed      	beq.n	8001f62 <HAL_RCC_OscConfig+0x50e>
 8001f86:	e01a      	b.n	8001fbe <HAL_RCC_OscConfig+0x56a>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001f88:	f7fe ff74 	bl	8000e74 <HAL_GetTick>
 8001f8c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != RESET)
 8001f8e:	e00f      	b.n	8001fb0 <HAL_RCC_OscConfig+0x55c>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001f90:	f7fe ff70 	bl	8000e74 <HAL_GetTick>
 8001f94:	4602      	mov	r2, r0
 8001f96:	693b      	ldr	r3, [r7, #16]
 8001f98:	1ad3      	subs	r3, r2, r3
 8001f9a:	f241 3288 	movw	r2, #5000	; 0x1388
 8001f9e:	4293      	cmp	r3, r2
 8001fa0:	d906      	bls.n	8001fb0 <HAL_RCC_OscConfig+0x55c>
        {
          return HAL_TIMEOUT;
 8001fa2:	2303      	movs	r3, #3
 8001fa4:	e0b2      	b.n	800210c <HAL_RCC_OscConfig+0x6b8>
 8001fa6:	bf00      	nop
 8001fa8:	40021000 	.word	0x40021000
 8001fac:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != RESET)
 8001fb0:	4b58      	ldr	r3, [pc, #352]	; (8002114 <HAL_RCC_OscConfig+0x6c0>)
 8001fb2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001fb6:	f003 0302 	and.w	r3, r3, #2
 8001fba:	2b00      	cmp	r3, #0
 8001fbc:	d1e8      	bne.n	8001f90 <HAL_RCC_OscConfig+0x53c>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001fbe:	7dfb      	ldrb	r3, [r7, #23]
 8001fc0:	2b01      	cmp	r3, #1
 8001fc2:	d105      	bne.n	8001fd0 <HAL_RCC_OscConfig+0x57c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001fc4:	4a53      	ldr	r2, [pc, #332]	; (8002114 <HAL_RCC_OscConfig+0x6c0>)
 8001fc6:	4b53      	ldr	r3, [pc, #332]	; (8002114 <HAL_RCC_OscConfig+0x6c0>)
 8001fc8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001fca:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001fce:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001fd4:	2b00      	cmp	r3, #0
 8001fd6:	f000 8098 	beq.w	800210a <HAL_RCC_OscConfig+0x6b6>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001fda:	4b4e      	ldr	r3, [pc, #312]	; (8002114 <HAL_RCC_OscConfig+0x6c0>)
 8001fdc:	689b      	ldr	r3, [r3, #8]
 8001fde:	f003 030c 	and.w	r3, r3, #12
 8001fe2:	2b0c      	cmp	r3, #12
 8001fe4:	f000 808f 	beq.w	8002106 <HAL_RCC_OscConfig+0x6b2>
    {
      if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001fec:	2b02      	cmp	r3, #2
 8001fee:	d156      	bne.n	800209e <HAL_RCC_OscConfig+0x64a>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001ff0:	4a48      	ldr	r2, [pc, #288]	; (8002114 <HAL_RCC_OscConfig+0x6c0>)
 8001ff2:	4b48      	ldr	r3, [pc, #288]	; (8002114 <HAL_RCC_OscConfig+0x6c0>)
 8001ff4:	681b      	ldr	r3, [r3, #0]
 8001ff6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001ffa:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ffc:	f7fe ff3a 	bl	8000e74 <HAL_GetTick>
 8002000:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != RESET)
 8002002:	e008      	b.n	8002016 <HAL_RCC_OscConfig+0x5c2>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002004:	f7fe ff36 	bl	8000e74 <HAL_GetTick>
 8002008:	4602      	mov	r2, r0
 800200a:	693b      	ldr	r3, [r7, #16]
 800200c:	1ad3      	subs	r3, r2, r3
 800200e:	2b02      	cmp	r3, #2
 8002010:	d901      	bls.n	8002016 <HAL_RCC_OscConfig+0x5c2>
          {
            return HAL_TIMEOUT;
 8002012:	2303      	movs	r3, #3
 8002014:	e07a      	b.n	800210c <HAL_RCC_OscConfig+0x6b8>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != RESET)
 8002016:	4b3f      	ldr	r3, [pc, #252]	; (8002114 <HAL_RCC_OscConfig+0x6c0>)
 8002018:	681b      	ldr	r3, [r3, #0]
 800201a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800201e:	2b00      	cmp	r3, #0
 8002020:	d1f0      	bne.n	8002004 <HAL_RCC_OscConfig+0x5b0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002022:	493c      	ldr	r1, [pc, #240]	; (8002114 <HAL_RCC_OscConfig+0x6c0>)
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002028:	3b01      	subs	r3, #1
 800202a:	011a      	lsls	r2, r3, #4
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002030:	021b      	lsls	r3, r3, #8
 8002032:	431a      	orrs	r2, r3
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002038:	091b      	lsrs	r3, r3, #4
 800203a:	045b      	lsls	r3, r3, #17
 800203c:	431a      	orrs	r2, r3
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002042:	431a      	orrs	r2, r3
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002048:	085b      	lsrs	r3, r3, #1
 800204a:	3b01      	subs	r3, #1
 800204c:	055b      	lsls	r3, r3, #21
 800204e:	431a      	orrs	r2, r3
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002054:	085b      	lsrs	r3, r3, #1
 8002056:	3b01      	subs	r3, #1
 8002058:	065b      	lsls	r3, r3, #25
 800205a:	4313      	orrs	r3, r2
 800205c:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800205e:	4a2d      	ldr	r2, [pc, #180]	; (8002114 <HAL_RCC_OscConfig+0x6c0>)
 8002060:	4b2c      	ldr	r3, [pc, #176]	; (8002114 <HAL_RCC_OscConfig+0x6c0>)
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002068:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800206a:	4a2a      	ldr	r2, [pc, #168]	; (8002114 <HAL_RCC_OscConfig+0x6c0>)
 800206c:	4b29      	ldr	r3, [pc, #164]	; (8002114 <HAL_RCC_OscConfig+0x6c0>)
 800206e:	68db      	ldr	r3, [r3, #12]
 8002070:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002074:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002076:	f7fe fefd 	bl	8000e74 <HAL_GetTick>
 800207a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == RESET)
 800207c:	e008      	b.n	8002090 <HAL_RCC_OscConfig+0x63c>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800207e:	f7fe fef9 	bl	8000e74 <HAL_GetTick>
 8002082:	4602      	mov	r2, r0
 8002084:	693b      	ldr	r3, [r7, #16]
 8002086:	1ad3      	subs	r3, r2, r3
 8002088:	2b02      	cmp	r3, #2
 800208a:	d901      	bls.n	8002090 <HAL_RCC_OscConfig+0x63c>
          {
            return HAL_TIMEOUT;
 800208c:	2303      	movs	r3, #3
 800208e:	e03d      	b.n	800210c <HAL_RCC_OscConfig+0x6b8>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == RESET)
 8002090:	4b20      	ldr	r3, [pc, #128]	; (8002114 <HAL_RCC_OscConfig+0x6c0>)
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002098:	2b00      	cmp	r3, #0
 800209a:	d0f0      	beq.n	800207e <HAL_RCC_OscConfig+0x62a>
 800209c:	e035      	b.n	800210a <HAL_RCC_OscConfig+0x6b6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800209e:	4a1d      	ldr	r2, [pc, #116]	; (8002114 <HAL_RCC_OscConfig+0x6c0>)
 80020a0:	4b1c      	ldr	r3, [pc, #112]	; (8002114 <HAL_RCC_OscConfig+0x6c0>)
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80020a8:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
        if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == RESET)
 80020aa:	4b1a      	ldr	r3, [pc, #104]	; (8002114 <HAL_RCC_OscConfig+0x6c0>)
 80020ac:	681b      	ldr	r3, [r3, #0]
 80020ae:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80020b2:	2b00      	cmp	r3, #0
 80020b4:	d10b      	bne.n	80020ce <HAL_RCC_OscConfig+0x67a>
#if defined(RCC_PLLSAI2_SUPPORT)
           &&
           (READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == RESET)
 80020b6:	4b17      	ldr	r3, [pc, #92]	; (8002114 <HAL_RCC_OscConfig+0x6c0>)
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
           &&
 80020be:	2b00      	cmp	r3, #0
 80020c0:	d105      	bne.n	80020ce <HAL_RCC_OscConfig+0x67a>
#endif /* RCC_PLLSAI2_SUPPORT */
          )
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 80020c2:	4a14      	ldr	r2, [pc, #80]	; (8002114 <HAL_RCC_OscConfig+0x6c0>)
 80020c4:	4b13      	ldr	r3, [pc, #76]	; (8002114 <HAL_RCC_OscConfig+0x6c0>)
 80020c6:	68db      	ldr	r3, [r3, #12]
 80020c8:	f023 0303 	bic.w	r3, r3, #3
 80020cc:	60d3      	str	r3, [r2, #12]
        }

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 80020ce:	4a11      	ldr	r2, [pc, #68]	; (8002114 <HAL_RCC_OscConfig+0x6c0>)
 80020d0:	4b10      	ldr	r3, [pc, #64]	; (8002114 <HAL_RCC_OscConfig+0x6c0>)
 80020d2:	68db      	ldr	r3, [r3, #12]
 80020d4:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 80020d8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80020dc:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80020de:	f7fe fec9 	bl	8000e74 <HAL_GetTick>
 80020e2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != RESET)
 80020e4:	e008      	b.n	80020f8 <HAL_RCC_OscConfig+0x6a4>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80020e6:	f7fe fec5 	bl	8000e74 <HAL_GetTick>
 80020ea:	4602      	mov	r2, r0
 80020ec:	693b      	ldr	r3, [r7, #16]
 80020ee:	1ad3      	subs	r3, r2, r3
 80020f0:	2b02      	cmp	r3, #2
 80020f2:	d901      	bls.n	80020f8 <HAL_RCC_OscConfig+0x6a4>
          {
            return HAL_TIMEOUT;
 80020f4:	2303      	movs	r3, #3
 80020f6:	e009      	b.n	800210c <HAL_RCC_OscConfig+0x6b8>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != RESET)
 80020f8:	4b06      	ldr	r3, [pc, #24]	; (8002114 <HAL_RCC_OscConfig+0x6c0>)
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002100:	2b00      	cmp	r3, #0
 8002102:	d1f0      	bne.n	80020e6 <HAL_RCC_OscConfig+0x692>
 8002104:	e001      	b.n	800210a <HAL_RCC_OscConfig+0x6b6>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 8002106:	2301      	movs	r3, #1
 8002108:	e000      	b.n	800210c <HAL_RCC_OscConfig+0x6b8>
    }
  }
  return HAL_OK;
 800210a:	2300      	movs	r3, #0
}
 800210c:	4618      	mov	r0, r3
 800210e:	3718      	adds	r7, #24
 8002110:	46bd      	mov	sp, r7
 8002112:	bd80      	pop	{r7, pc}
 8002114:	40021000 	.word	0x40021000

08002118 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002118:	b580      	push	{r7, lr}
 800211a:	b084      	sub	sp, #16
 800211c:	af00      	add	r7, sp, #0
 800211e:	6078      	str	r0, [r7, #4]
 8002120:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8002122:	2300      	movs	r3, #0
 8002124:	60fb      	str	r3, [r7, #12]
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY))
 8002126:	4b84      	ldr	r3, [pc, #528]	; (8002338 <HAL_RCC_ClockConfig+0x220>)
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	f003 0207 	and.w	r2, r3, #7
 800212e:	683b      	ldr	r3, [r7, #0]
 8002130:	429a      	cmp	r2, r3
 8002132:	d210      	bcs.n	8002156 <HAL_RCC_ClockConfig+0x3e>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002134:	4980      	ldr	r1, [pc, #512]	; (8002338 <HAL_RCC_ClockConfig+0x220>)
 8002136:	4b80      	ldr	r3, [pc, #512]	; (8002338 <HAL_RCC_ClockConfig+0x220>)
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	f023 0207 	bic.w	r2, r3, #7
 800213e:	683b      	ldr	r3, [r7, #0]
 8002140:	4313      	orrs	r3, r2
 8002142:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY) != FLatency)
 8002144:	4b7c      	ldr	r3, [pc, #496]	; (8002338 <HAL_RCC_ClockConfig+0x220>)
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	f003 0207 	and.w	r2, r3, #7
 800214c:	683b      	ldr	r3, [r7, #0]
 800214e:	429a      	cmp	r2, r3
 8002150:	d001      	beq.n	8002156 <HAL_RCC_ClockConfig+0x3e>
    {
      return HAL_ERROR;
 8002152:	2301      	movs	r3, #1
 8002154:	e0ec      	b.n	8002330 <HAL_RCC_ClockConfig+0x218>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	681b      	ldr	r3, [r3, #0]
 800215a:	f003 0301 	and.w	r3, r3, #1
 800215e:	2b00      	cmp	r3, #0
 8002160:	f000 808e 	beq.w	8002280 <HAL_RCC_ClockConfig+0x168>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	685b      	ldr	r3, [r3, #4]
 8002168:	2b03      	cmp	r3, #3
 800216a:	d107      	bne.n	800217c <HAL_RCC_ClockConfig+0x64>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == RESET)
 800216c:	4b73      	ldr	r3, [pc, #460]	; (800233c <HAL_RCC_ClockConfig+0x224>)
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002174:	2b00      	cmp	r3, #0
 8002176:	d121      	bne.n	80021bc <HAL_RCC_ClockConfig+0xa4>
      {
        return HAL_ERROR;
 8002178:	2301      	movs	r3, #1
 800217a:	e0d9      	b.n	8002330 <HAL_RCC_ClockConfig+0x218>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	685b      	ldr	r3, [r3, #4]
 8002180:	2b02      	cmp	r3, #2
 8002182:	d107      	bne.n	8002194 <HAL_RCC_ClockConfig+0x7c>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == RESET)
 8002184:	4b6d      	ldr	r3, [pc, #436]	; (800233c <HAL_RCC_ClockConfig+0x224>)
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800218c:	2b00      	cmp	r3, #0
 800218e:	d115      	bne.n	80021bc <HAL_RCC_ClockConfig+0xa4>
        {
          return HAL_ERROR;
 8002190:	2301      	movs	r3, #1
 8002192:	e0cd      	b.n	8002330 <HAL_RCC_ClockConfig+0x218>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	685b      	ldr	r3, [r3, #4]
 8002198:	2b00      	cmp	r3, #0
 800219a:	d107      	bne.n	80021ac <HAL_RCC_ClockConfig+0x94>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == RESET)
 800219c:	4b67      	ldr	r3, [pc, #412]	; (800233c <HAL_RCC_ClockConfig+0x224>)
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	f003 0302 	and.w	r3, r3, #2
 80021a4:	2b00      	cmp	r3, #0
 80021a6:	d109      	bne.n	80021bc <HAL_RCC_ClockConfig+0xa4>
        {
          return HAL_ERROR;
 80021a8:	2301      	movs	r3, #1
 80021aa:	e0c1      	b.n	8002330 <HAL_RCC_ClockConfig+0x218>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RESET)
 80021ac:	4b63      	ldr	r3, [pc, #396]	; (800233c <HAL_RCC_ClockConfig+0x224>)
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80021b4:	2b00      	cmp	r3, #0
 80021b6:	d101      	bne.n	80021bc <HAL_RCC_ClockConfig+0xa4>
        {
          return HAL_ERROR;
 80021b8:	2301      	movs	r3, #1
 80021ba:	e0b9      	b.n	8002330 <HAL_RCC_ClockConfig+0x218>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80021bc:	495f      	ldr	r1, [pc, #380]	; (800233c <HAL_RCC_ClockConfig+0x224>)
 80021be:	4b5f      	ldr	r3, [pc, #380]	; (800233c <HAL_RCC_ClockConfig+0x224>)
 80021c0:	689b      	ldr	r3, [r3, #8]
 80021c2:	f023 0203 	bic.w	r2, r3, #3
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	685b      	ldr	r3, [r3, #4]
 80021ca:	4313      	orrs	r3, r2
 80021cc:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80021ce:	f7fe fe51 	bl	8000e74 <HAL_GetTick>
 80021d2:	60f8      	str	r0, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	685b      	ldr	r3, [r3, #4]
 80021d8:	2b03      	cmp	r3, #3
 80021da:	d112      	bne.n	8002202 <HAL_RCC_ClockConfig+0xea>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80021dc:	e00a      	b.n	80021f4 <HAL_RCC_ClockConfig+0xdc>
      {
        if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80021de:	f7fe fe49 	bl	8000e74 <HAL_GetTick>
 80021e2:	4602      	mov	r2, r0
 80021e4:	68fb      	ldr	r3, [r7, #12]
 80021e6:	1ad3      	subs	r3, r2, r3
 80021e8:	f241 3288 	movw	r2, #5000	; 0x1388
 80021ec:	4293      	cmp	r3, r2
 80021ee:	d901      	bls.n	80021f4 <HAL_RCC_ClockConfig+0xdc>
        {
          return HAL_TIMEOUT;
 80021f0:	2303      	movs	r3, #3
 80021f2:	e09d      	b.n	8002330 <HAL_RCC_ClockConfig+0x218>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80021f4:	4b51      	ldr	r3, [pc, #324]	; (800233c <HAL_RCC_ClockConfig+0x224>)
 80021f6:	689b      	ldr	r3, [r3, #8]
 80021f8:	f003 030c 	and.w	r3, r3, #12
 80021fc:	2b0c      	cmp	r3, #12
 80021fe:	d1ee      	bne.n	80021de <HAL_RCC_ClockConfig+0xc6>
 8002200:	e03e      	b.n	8002280 <HAL_RCC_ClockConfig+0x168>
        }
      }
    }
    else
    {
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	685b      	ldr	r3, [r3, #4]
 8002206:	2b02      	cmp	r3, #2
 8002208:	d112      	bne.n	8002230 <HAL_RCC_ClockConfig+0x118>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_HSE)
 800220a:	e00a      	b.n	8002222 <HAL_RCC_ClockConfig+0x10a>
        {
          if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800220c:	f7fe fe32 	bl	8000e74 <HAL_GetTick>
 8002210:	4602      	mov	r2, r0
 8002212:	68fb      	ldr	r3, [r7, #12]
 8002214:	1ad3      	subs	r3, r2, r3
 8002216:	f241 3288 	movw	r2, #5000	; 0x1388
 800221a:	4293      	cmp	r3, r2
 800221c:	d901      	bls.n	8002222 <HAL_RCC_ClockConfig+0x10a>
          {
            return HAL_TIMEOUT;
 800221e:	2303      	movs	r3, #3
 8002220:	e086      	b.n	8002330 <HAL_RCC_ClockConfig+0x218>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_HSE)
 8002222:	4b46      	ldr	r3, [pc, #280]	; (800233c <HAL_RCC_ClockConfig+0x224>)
 8002224:	689b      	ldr	r3, [r3, #8]
 8002226:	f003 030c 	and.w	r3, r3, #12
 800222a:	2b08      	cmp	r3, #8
 800222c:	d1ee      	bne.n	800220c <HAL_RCC_ClockConfig+0xf4>
 800222e:	e027      	b.n	8002280 <HAL_RCC_ClockConfig+0x168>
          }
        }
      }
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	685b      	ldr	r3, [r3, #4]
 8002234:	2b00      	cmp	r3, #0
 8002236:	d11d      	bne.n	8002274 <HAL_RCC_ClockConfig+0x15c>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_MSI)
 8002238:	e00a      	b.n	8002250 <HAL_RCC_ClockConfig+0x138>
        {
          if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800223a:	f7fe fe1b 	bl	8000e74 <HAL_GetTick>
 800223e:	4602      	mov	r2, r0
 8002240:	68fb      	ldr	r3, [r7, #12]
 8002242:	1ad3      	subs	r3, r2, r3
 8002244:	f241 3288 	movw	r2, #5000	; 0x1388
 8002248:	4293      	cmp	r3, r2
 800224a:	d901      	bls.n	8002250 <HAL_RCC_ClockConfig+0x138>
          {
            return HAL_TIMEOUT;
 800224c:	2303      	movs	r3, #3
 800224e:	e06f      	b.n	8002330 <HAL_RCC_ClockConfig+0x218>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_MSI)
 8002250:	4b3a      	ldr	r3, [pc, #232]	; (800233c <HAL_RCC_ClockConfig+0x224>)
 8002252:	689b      	ldr	r3, [r3, #8]
 8002254:	f003 030c 	and.w	r3, r3, #12
 8002258:	2b00      	cmp	r3, #0
 800225a:	d1ee      	bne.n	800223a <HAL_RCC_ClockConfig+0x122>
 800225c:	e010      	b.n	8002280 <HAL_RCC_ClockConfig+0x168>
      }
      else
      {
        while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_HSI)
        {
          if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800225e:	f7fe fe09 	bl	8000e74 <HAL_GetTick>
 8002262:	4602      	mov	r2, r0
 8002264:	68fb      	ldr	r3, [r7, #12]
 8002266:	1ad3      	subs	r3, r2, r3
 8002268:	f241 3288 	movw	r2, #5000	; 0x1388
 800226c:	4293      	cmp	r3, r2
 800226e:	d901      	bls.n	8002274 <HAL_RCC_ClockConfig+0x15c>
          {
            return HAL_TIMEOUT;
 8002270:	2303      	movs	r3, #3
 8002272:	e05d      	b.n	8002330 <HAL_RCC_ClockConfig+0x218>
        while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_HSI)
 8002274:	4b31      	ldr	r3, [pc, #196]	; (800233c <HAL_RCC_ClockConfig+0x224>)
 8002276:	689b      	ldr	r3, [r3, #8]
 8002278:	f003 030c 	and.w	r3, r3, #12
 800227c:	2b04      	cmp	r3, #4
 800227e:	d1ee      	bne.n	800225e <HAL_RCC_ClockConfig+0x146>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	f003 0302 	and.w	r3, r3, #2
 8002288:	2b00      	cmp	r3, #0
 800228a:	d008      	beq.n	800229e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800228c:	492b      	ldr	r1, [pc, #172]	; (800233c <HAL_RCC_ClockConfig+0x224>)
 800228e:	4b2b      	ldr	r3, [pc, #172]	; (800233c <HAL_RCC_ClockConfig+0x224>)
 8002290:	689b      	ldr	r3, [r3, #8]
 8002292:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	689b      	ldr	r3, [r3, #8]
 800229a:	4313      	orrs	r3, r2
 800229c:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY))
 800229e:	4b26      	ldr	r3, [pc, #152]	; (8002338 <HAL_RCC_ClockConfig+0x220>)
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	f003 0207 	and.w	r2, r3, #7
 80022a6:	683b      	ldr	r3, [r7, #0]
 80022a8:	429a      	cmp	r2, r3
 80022aa:	d910      	bls.n	80022ce <HAL_RCC_ClockConfig+0x1b6>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80022ac:	4922      	ldr	r1, [pc, #136]	; (8002338 <HAL_RCC_ClockConfig+0x220>)
 80022ae:	4b22      	ldr	r3, [pc, #136]	; (8002338 <HAL_RCC_ClockConfig+0x220>)
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	f023 0207 	bic.w	r2, r3, #7
 80022b6:	683b      	ldr	r3, [r7, #0]
 80022b8:	4313      	orrs	r3, r2
 80022ba:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY) != FLatency)
 80022bc:	4b1e      	ldr	r3, [pc, #120]	; (8002338 <HAL_RCC_ClockConfig+0x220>)
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	f003 0207 	and.w	r2, r3, #7
 80022c4:	683b      	ldr	r3, [r7, #0]
 80022c6:	429a      	cmp	r2, r3
 80022c8:	d001      	beq.n	80022ce <HAL_RCC_ClockConfig+0x1b6>
    {
      return HAL_ERROR;
 80022ca:	2301      	movs	r3, #1
 80022cc:	e030      	b.n	8002330 <HAL_RCC_ClockConfig+0x218>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	f003 0304 	and.w	r3, r3, #4
 80022d6:	2b00      	cmp	r3, #0
 80022d8:	d008      	beq.n	80022ec <HAL_RCC_ClockConfig+0x1d4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80022da:	4918      	ldr	r1, [pc, #96]	; (800233c <HAL_RCC_ClockConfig+0x224>)
 80022dc:	4b17      	ldr	r3, [pc, #92]	; (800233c <HAL_RCC_ClockConfig+0x224>)
 80022de:	689b      	ldr	r3, [r3, #8]
 80022e0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	68db      	ldr	r3, [r3, #12]
 80022e8:	4313      	orrs	r3, r2
 80022ea:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	f003 0308 	and.w	r3, r3, #8
 80022f4:	2b00      	cmp	r3, #0
 80022f6:	d009      	beq.n	800230c <HAL_RCC_ClockConfig+0x1f4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80022f8:	4910      	ldr	r1, [pc, #64]	; (800233c <HAL_RCC_ClockConfig+0x224>)
 80022fa:	4b10      	ldr	r3, [pc, #64]	; (800233c <HAL_RCC_ClockConfig+0x224>)
 80022fc:	689b      	ldr	r3, [r3, #8]
 80022fe:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	691b      	ldr	r3, [r3, #16]
 8002306:	00db      	lsls	r3, r3, #3
 8002308:	4313      	orrs	r3, r2
 800230a:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800230c:	f000 f81c 	bl	8002348 <HAL_RCC_GetSysClockFreq>
 8002310:	4601      	mov	r1, r0
 8002312:	4b0a      	ldr	r3, [pc, #40]	; (800233c <HAL_RCC_ClockConfig+0x224>)
 8002314:	689b      	ldr	r3, [r3, #8]
 8002316:	091b      	lsrs	r3, r3, #4
 8002318:	f003 030f 	and.w	r3, r3, #15
 800231c:	4a08      	ldr	r2, [pc, #32]	; (8002340 <HAL_RCC_ClockConfig+0x228>)
 800231e:	5cd3      	ldrb	r3, [r2, r3]
 8002320:	fa21 f303 	lsr.w	r3, r1, r3
 8002324:	4a07      	ldr	r2, [pc, #28]	; (8002344 <HAL_RCC_ClockConfig+0x22c>)
 8002326:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8002328:	2000      	movs	r0, #0
 800232a:	f7fe fd79 	bl	8000e20 <HAL_InitTick>

  return HAL_OK;
 800232e:	2300      	movs	r3, #0
}
 8002330:	4618      	mov	r0, r3
 8002332:	3710      	adds	r7, #16
 8002334:	46bd      	mov	sp, r7
 8002336:	bd80      	pop	{r7, pc}
 8002338:	40022000 	.word	0x40022000
 800233c:	40021000 	.word	0x40021000
 8002340:	08006abc 	.word	0x08006abc
 8002344:	20000010 	.word	0x20000010

08002348 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002348:	b480      	push	{r7}
 800234a:	b087      	sub	sp, #28
 800234c:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, pllvco = 0U, pllsource = 0U, pllr = 2U, pllm = 2U;
 800234e:	2300      	movs	r3, #0
 8002350:	617b      	str	r3, [r7, #20]
 8002352:	2300      	movs	r3, #0
 8002354:	613b      	str	r3, [r7, #16]
 8002356:	2300      	movs	r3, #0
 8002358:	60bb      	str	r3, [r7, #8]
 800235a:	2302      	movs	r3, #2
 800235c:	607b      	str	r3, [r7, #4]
 800235e:	2302      	movs	r3, #2
 8002360:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8002362:	2300      	movs	r3, #0
 8002364:	60fb      	str	r3, [r7, #12]

  if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_MSI) ||
 8002366:	4b4c      	ldr	r3, [pc, #304]	; (8002498 <HAL_RCC_GetSysClockFreq+0x150>)
 8002368:	689b      	ldr	r3, [r3, #8]
 800236a:	f003 030c 	and.w	r3, r3, #12
 800236e:	2b00      	cmp	r3, #0
 8002370:	d00b      	beq.n	800238a <HAL_RCC_GetSysClockFreq+0x42>
     ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_MSI)))
 8002372:	4b49      	ldr	r3, [pc, #292]	; (8002498 <HAL_RCC_GetSysClockFreq+0x150>)
 8002374:	689b      	ldr	r3, [r3, #8]
 8002376:	f003 030c 	and.w	r3, r3, #12
  if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_MSI) ||
 800237a:	2b0c      	cmp	r3, #12
 800237c:	d127      	bne.n	80023ce <HAL_RCC_GetSysClockFreq+0x86>
     ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_MSI)))
 800237e:	4b46      	ldr	r3, [pc, #280]	; (8002498 <HAL_RCC_GetSysClockFreq+0x150>)
 8002380:	68db      	ldr	r3, [r3, #12]
 8002382:	f003 0303 	and.w	r3, r3, #3
 8002386:	2b01      	cmp	r3, #1
 8002388:	d121      	bne.n	80023ce <HAL_RCC_GetSysClockFreq+0x86>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == RESET)
 800238a:	4b43      	ldr	r3, [pc, #268]	; (8002498 <HAL_RCC_GetSysClockFreq+0x150>)
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	f003 0308 	and.w	r3, r3, #8
 8002392:	2b00      	cmp	r3, #0
 8002394:	d107      	bne.n	80023a6 <HAL_RCC_GetSysClockFreq+0x5e>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8002396:	4b40      	ldr	r3, [pc, #256]	; (8002498 <HAL_RCC_GetSysClockFreq+0x150>)
 8002398:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800239c:	0a1b      	lsrs	r3, r3, #8
 800239e:	f003 030f 	and.w	r3, r3, #15
 80023a2:	617b      	str	r3, [r7, #20]
 80023a4:	e005      	b.n	80023b2 <HAL_RCC_GetSysClockFreq+0x6a>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80023a6:	4b3c      	ldr	r3, [pc, #240]	; (8002498 <HAL_RCC_GetSysClockFreq+0x150>)
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	091b      	lsrs	r3, r3, #4
 80023ac:	f003 030f 	and.w	r3, r3, #15
 80023b0:	617b      	str	r3, [r7, #20]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80023b2:	4a3a      	ldr	r2, [pc, #232]	; (800249c <HAL_RCC_GetSysClockFreq+0x154>)
 80023b4:	697b      	ldr	r3, [r7, #20]
 80023b6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80023ba:	617b      	str	r3, [r7, #20]

    if(__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_MSI)
 80023bc:	4b36      	ldr	r3, [pc, #216]	; (8002498 <HAL_RCC_GetSysClockFreq+0x150>)
 80023be:	689b      	ldr	r3, [r3, #8]
 80023c0:	f003 030c 	and.w	r3, r3, #12
 80023c4:	2b00      	cmp	r3, #0
 80023c6:	d113      	bne.n	80023f0 <HAL_RCC_GetSysClockFreq+0xa8>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80023c8:	697b      	ldr	r3, [r7, #20]
 80023ca:	60fb      	str	r3, [r7, #12]
    if(__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_MSI)
 80023cc:	e010      	b.n	80023f0 <HAL_RCC_GetSysClockFreq+0xa8>
    }
  }
  else if(__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 80023ce:	4b32      	ldr	r3, [pc, #200]	; (8002498 <HAL_RCC_GetSysClockFreq+0x150>)
 80023d0:	689b      	ldr	r3, [r3, #8]
 80023d2:	f003 030c 	and.w	r3, r3, #12
 80023d6:	2b04      	cmp	r3, #4
 80023d8:	d102      	bne.n	80023e0 <HAL_RCC_GetSysClockFreq+0x98>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80023da:	4b31      	ldr	r3, [pc, #196]	; (80024a0 <HAL_RCC_GetSysClockFreq+0x158>)
 80023dc:	60fb      	str	r3, [r7, #12]
 80023de:	e007      	b.n	80023f0 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if(__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80023e0:	4b2d      	ldr	r3, [pc, #180]	; (8002498 <HAL_RCC_GetSysClockFreq+0x150>)
 80023e2:	689b      	ldr	r3, [r3, #8]
 80023e4:	f003 030c 	and.w	r3, r3, #12
 80023e8:	2b08      	cmp	r3, #8
 80023ea:	d101      	bne.n	80023f0 <HAL_RCC_GetSysClockFreq+0xa8>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80023ec:	4b2d      	ldr	r3, [pc, #180]	; (80024a4 <HAL_RCC_GetSysClockFreq+0x15c>)
 80023ee:	60fb      	str	r3, [r7, #12]
  }

  if(__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 80023f0:	4b29      	ldr	r3, [pc, #164]	; (8002498 <HAL_RCC_GetSysClockFreq+0x150>)
 80023f2:	689b      	ldr	r3, [r3, #8]
 80023f4:	f003 030c 	and.w	r3, r3, #12
 80023f8:	2b0c      	cmp	r3, #12
 80023fa:	d145      	bne.n	8002488 <HAL_RCC_GetSysClockFreq+0x140>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80023fc:	4b26      	ldr	r3, [pc, #152]	; (8002498 <HAL_RCC_GetSysClockFreq+0x150>)
 80023fe:	68db      	ldr	r3, [r3, #12]
 8002400:	f003 0303 	and.w	r3, r3, #3
 8002404:	60bb      	str	r3, [r7, #8]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002406:	4b24      	ldr	r3, [pc, #144]	; (8002498 <HAL_RCC_GetSysClockFreq+0x150>)
 8002408:	68db      	ldr	r3, [r3, #12]
 800240a:	091b      	lsrs	r3, r3, #4
 800240c:	f003 0307 	and.w	r3, r3, #7
 8002410:	3301      	adds	r3, #1
 8002412:	603b      	str	r3, [r7, #0]

    switch (pllsource)
 8002414:	68bb      	ldr	r3, [r7, #8]
 8002416:	2b02      	cmp	r3, #2
 8002418:	d002      	beq.n	8002420 <HAL_RCC_GetSysClockFreq+0xd8>
 800241a:	2b03      	cmp	r3, #3
 800241c:	d00d      	beq.n	800243a <HAL_RCC_GetSysClockFreq+0xf2>
 800241e:	e019      	b.n	8002454 <HAL_RCC_GetSysClockFreq+0x10c>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002420:	4a1f      	ldr	r2, [pc, #124]	; (80024a0 <HAL_RCC_GetSysClockFreq+0x158>)
 8002422:	683b      	ldr	r3, [r7, #0]
 8002424:	fbb2 f3f3 	udiv	r3, r2, r3
 8002428:	4a1b      	ldr	r2, [pc, #108]	; (8002498 <HAL_RCC_GetSysClockFreq+0x150>)
 800242a:	68d2      	ldr	r2, [r2, #12]
 800242c:	0a12      	lsrs	r2, r2, #8
 800242e:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8002432:	fb02 f303 	mul.w	r3, r2, r3
 8002436:	613b      	str	r3, [r7, #16]
      break;
 8002438:	e019      	b.n	800246e <HAL_RCC_GetSysClockFreq+0x126>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800243a:	4a1a      	ldr	r2, [pc, #104]	; (80024a4 <HAL_RCC_GetSysClockFreq+0x15c>)
 800243c:	683b      	ldr	r3, [r7, #0]
 800243e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002442:	4a15      	ldr	r2, [pc, #84]	; (8002498 <HAL_RCC_GetSysClockFreq+0x150>)
 8002444:	68d2      	ldr	r2, [r2, #12]
 8002446:	0a12      	lsrs	r2, r2, #8
 8002448:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800244c:	fb02 f303 	mul.w	r3, r2, r3
 8002450:	613b      	str	r3, [r7, #16]
      break;
 8002452:	e00c      	b.n	800246e <HAL_RCC_GetSysClockFreq+0x126>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = (msirange / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002454:	697a      	ldr	r2, [r7, #20]
 8002456:	683b      	ldr	r3, [r7, #0]
 8002458:	fbb2 f3f3 	udiv	r3, r2, r3
 800245c:	4a0e      	ldr	r2, [pc, #56]	; (8002498 <HAL_RCC_GetSysClockFreq+0x150>)
 800245e:	68d2      	ldr	r2, [r2, #12]
 8002460:	0a12      	lsrs	r2, r2, #8
 8002462:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8002466:	fb02 f303 	mul.w	r3, r2, r3
 800246a:	613b      	str	r3, [r7, #16]
      break;
 800246c:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800246e:	4b0a      	ldr	r3, [pc, #40]	; (8002498 <HAL_RCC_GetSysClockFreq+0x150>)
 8002470:	68db      	ldr	r3, [r3, #12]
 8002472:	0e5b      	lsrs	r3, r3, #25
 8002474:	f003 0303 	and.w	r3, r3, #3
 8002478:	3301      	adds	r3, #1
 800247a:	005b      	lsls	r3, r3, #1
 800247c:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 800247e:	693a      	ldr	r2, [r7, #16]
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	fbb2 f3f3 	udiv	r3, r2, r3
 8002486:	60fb      	str	r3, [r7, #12]
  }

  return sysclockfreq;
 8002488:	68fb      	ldr	r3, [r7, #12]
}
 800248a:	4618      	mov	r0, r3
 800248c:	371c      	adds	r7, #28
 800248e:	46bd      	mov	sp, r7
 8002490:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002494:	4770      	bx	lr
 8002496:	bf00      	nop
 8002498:	40021000 	.word	0x40021000
 800249c:	08006ad4 	.word	0x08006ad4
 80024a0:	00f42400 	.word	0x00f42400
 80024a4:	007a1200 	.word	0x007a1200

080024a8 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80024a8:	b480      	push	{r7}
 80024aa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80024ac:	4b03      	ldr	r3, [pc, #12]	; (80024bc <HAL_RCC_GetHCLKFreq+0x14>)
 80024ae:	681b      	ldr	r3, [r3, #0]
}
 80024b0:	4618      	mov	r0, r3
 80024b2:	46bd      	mov	sp, r7
 80024b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024b8:	4770      	bx	lr
 80024ba:	bf00      	nop
 80024bc:	20000010 	.word	0x20000010

080024c0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80024c0:	b580      	push	{r7, lr}
 80024c2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80024c4:	f7ff fff0 	bl	80024a8 <HAL_RCC_GetHCLKFreq>
 80024c8:	4601      	mov	r1, r0
 80024ca:	4b05      	ldr	r3, [pc, #20]	; (80024e0 <HAL_RCC_GetPCLK1Freq+0x20>)
 80024cc:	689b      	ldr	r3, [r3, #8]
 80024ce:	0a1b      	lsrs	r3, r3, #8
 80024d0:	f003 0307 	and.w	r3, r3, #7
 80024d4:	4a03      	ldr	r2, [pc, #12]	; (80024e4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80024d6:	5cd3      	ldrb	r3, [r2, r3]
 80024d8:	fa21 f303 	lsr.w	r3, r1, r3
}
 80024dc:	4618      	mov	r0, r3
 80024de:	bd80      	pop	{r7, pc}
 80024e0:	40021000 	.word	0x40021000
 80024e4:	08006acc 	.word	0x08006acc

080024e8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80024e8:	b580      	push	{r7, lr}
 80024ea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80024ec:	f7ff ffdc 	bl	80024a8 <HAL_RCC_GetHCLKFreq>
 80024f0:	4601      	mov	r1, r0
 80024f2:	4b05      	ldr	r3, [pc, #20]	; (8002508 <HAL_RCC_GetPCLK2Freq+0x20>)
 80024f4:	689b      	ldr	r3, [r3, #8]
 80024f6:	0adb      	lsrs	r3, r3, #11
 80024f8:	f003 0307 	and.w	r3, r3, #7
 80024fc:	4a03      	ldr	r2, [pc, #12]	; (800250c <HAL_RCC_GetPCLK2Freq+0x24>)
 80024fe:	5cd3      	ldrb	r3, [r2, r3]
 8002500:	fa21 f303 	lsr.w	r3, r1, r3
}
 8002504:	4618      	mov	r0, r3
 8002506:	bd80      	pop	{r7, pc}
 8002508:	40021000 	.word	0x40021000
 800250c:	08006acc 	.word	0x08006acc

08002510 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8002510:	b580      	push	{r7, lr}
 8002512:	b086      	sub	sp, #24
 8002514:	af00      	add	r7, sp, #0
 8002516:	6078      	str	r0, [r7, #4]
  uint32_t vos = 0;
 8002518:	2300      	movs	r3, #0
 800251a:	617b      	str	r3, [r7, #20]
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 800251c:	2300      	movs	r3, #0
 800251e:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8002520:	4b2a      	ldr	r3, [pc, #168]	; (80025cc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002522:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002524:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002528:	2b00      	cmp	r3, #0
 800252a:	d003      	beq.n	8002534 <RCC_SetFlashLatencyFromMSIRange+0x24>
  {
    vos = HAL_PWREx_GetVoltageRange();
 800252c:	f7ff fa2e 	bl	800198c <HAL_PWREx_GetVoltageRange>
 8002530:	6178      	str	r0, [r7, #20]
 8002532:	e014      	b.n	800255e <RCC_SetFlashLatencyFromMSIRange+0x4e>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8002534:	4a25      	ldr	r2, [pc, #148]	; (80025cc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002536:	4b25      	ldr	r3, [pc, #148]	; (80025cc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002538:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800253a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800253e:	6593      	str	r3, [r2, #88]	; 0x58
 8002540:	4b22      	ldr	r3, [pc, #136]	; (80025cc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002542:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002544:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002548:	60fb      	str	r3, [r7, #12]
 800254a:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 800254c:	f7ff fa1e 	bl	800198c <HAL_PWREx_GetVoltageRange>
 8002550:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8002552:	4a1e      	ldr	r2, [pc, #120]	; (80025cc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002554:	4b1d      	ldr	r3, [pc, #116]	; (80025cc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002556:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002558:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800255c:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800255e:	697b      	ldr	r3, [r7, #20]
 8002560:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002564:	d10b      	bne.n	800257e <RCC_SetFlashLatencyFromMSIRange+0x6e>
  {
    if(msirange > RCC_MSIRANGE_8)
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	2b80      	cmp	r3, #128	; 0x80
 800256a:	d919      	bls.n	80025a0 <RCC_SetFlashLatencyFromMSIRange+0x90>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	2ba0      	cmp	r3, #160	; 0xa0
 8002570:	d902      	bls.n	8002578 <RCC_SetFlashLatencyFromMSIRange+0x68>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002572:	2302      	movs	r3, #2
 8002574:	613b      	str	r3, [r7, #16]
 8002576:	e013      	b.n	80025a0 <RCC_SetFlashLatencyFromMSIRange+0x90>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002578:	2301      	movs	r3, #1
 800257a:	613b      	str	r3, [r7, #16]
 800257c:	e010      	b.n	80025a0 <RCC_SetFlashLatencyFromMSIRange+0x90>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	2b80      	cmp	r3, #128	; 0x80
 8002582:	d902      	bls.n	800258a <RCC_SetFlashLatencyFromMSIRange+0x7a>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8002584:	2303      	movs	r3, #3
 8002586:	613b      	str	r3, [r7, #16]
 8002588:	e00a      	b.n	80025a0 <RCC_SetFlashLatencyFromMSIRange+0x90>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	2b80      	cmp	r3, #128	; 0x80
 800258e:	d102      	bne.n	8002596 <RCC_SetFlashLatencyFromMSIRange+0x86>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002590:	2302      	movs	r3, #2
 8002592:	613b      	str	r3, [r7, #16]
 8002594:	e004      	b.n	80025a0 <RCC_SetFlashLatencyFromMSIRange+0x90>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	2b70      	cmp	r3, #112	; 0x70
 800259a:	d101      	bne.n	80025a0 <RCC_SetFlashLatencyFromMSIRange+0x90>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800259c:	2301      	movs	r3, #1
 800259e:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80025a0:	490b      	ldr	r1, [pc, #44]	; (80025d0 <RCC_SetFlashLatencyFromMSIRange+0xc0>)
 80025a2:	4b0b      	ldr	r3, [pc, #44]	; (80025d0 <RCC_SetFlashLatencyFromMSIRange+0xc0>)
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	f023 0207 	bic.w	r2, r3, #7
 80025aa:	693b      	ldr	r3, [r7, #16]
 80025ac:	4313      	orrs	r3, r2
 80025ae:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY) != latency)
 80025b0:	4b07      	ldr	r3, [pc, #28]	; (80025d0 <RCC_SetFlashLatencyFromMSIRange+0xc0>)
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	f003 0207 	and.w	r2, r3, #7
 80025b8:	693b      	ldr	r3, [r7, #16]
 80025ba:	429a      	cmp	r2, r3
 80025bc:	d001      	beq.n	80025c2 <RCC_SetFlashLatencyFromMSIRange+0xb2>
  {
    return HAL_ERROR;
 80025be:	2301      	movs	r3, #1
 80025c0:	e000      	b.n	80025c4 <RCC_SetFlashLatencyFromMSIRange+0xb4>
  }

  return HAL_OK;
 80025c2:	2300      	movs	r3, #0
}
 80025c4:	4618      	mov	r0, r3
 80025c6:	3718      	adds	r7, #24
 80025c8:	46bd      	mov	sp, r7
 80025ca:	bd80      	pop	{r7, pc}
 80025cc:	40021000 	.word	0x40021000
 80025d0:	40022000 	.word	0x40022000

080025d4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80025d4:	b580      	push	{r7, lr}
 80025d6:	b086      	sub	sp, #24
 80025d8:	af00      	add	r7, sp, #0
 80025da:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister = 0;
 80025dc:	2300      	movs	r3, #0
 80025de:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = 0U;
 80025e0:	2300      	movs	r3, #0
 80025e2:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80025e4:	2300      	movs	r3, #0
 80025e6:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80025e8:	2300      	movs	r3, #0
 80025ea:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80025f4:	2b00      	cmp	r3, #0
 80025f6:	d03f      	beq.n	8002678 <HAL_RCCEx_PeriphCLKConfig+0xa4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80025fc:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002600:	d01c      	beq.n	800263c <HAL_RCCEx_PeriphCLKConfig+0x68>
 8002602:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002606:	d802      	bhi.n	800260e <HAL_RCCEx_PeriphCLKConfig+0x3a>
 8002608:	2b00      	cmp	r3, #0
 800260a:	d00e      	beq.n	800262a <HAL_RCCEx_PeriphCLKConfig+0x56>
 800260c:	e01f      	b.n	800264e <HAL_RCCEx_PeriphCLKConfig+0x7a>
 800260e:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8002612:	d003      	beq.n	800261c <HAL_RCCEx_PeriphCLKConfig+0x48>
 8002614:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8002618:	d01c      	beq.n	8002654 <HAL_RCCEx_PeriphCLKConfig+0x80>
 800261a:	e018      	b.n	800264e <HAL_RCCEx_PeriphCLKConfig+0x7a>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated form System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800261c:	4a82      	ldr	r2, [pc, #520]	; (8002828 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800261e:	4b82      	ldr	r3, [pc, #520]	; (8002828 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8002620:	68db      	ldr	r3, [r3, #12]
 8002622:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002626:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002628:	e015      	b.n	8002656 <HAL_RCCEx_PeriphCLKConfig+0x82>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	3304      	adds	r3, #4
 800262e:	2100      	movs	r1, #0
 8002630:	4618      	mov	r0, r3
 8002632:	f000 fab3 	bl	8002b9c <RCCEx_PLLSAI1_Config>
 8002636:	4603      	mov	r3, r0
 8002638:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800263a:	e00c      	b.n	8002656 <HAL_RCCEx_PeriphCLKConfig+0x82>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	3320      	adds	r3, #32
 8002640:	2100      	movs	r1, #0
 8002642:	4618      	mov	r0, r3
 8002644:	f000 fb9c 	bl	8002d80 <RCCEx_PLLSAI2_Config>
 8002648:	4603      	mov	r3, r0
 800264a:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800264c:	e003      	b.n	8002656 <HAL_RCCEx_PeriphCLKConfig+0x82>
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800264e:	2301      	movs	r3, #1
 8002650:	74fb      	strb	r3, [r7, #19]
      break;
 8002652:	e000      	b.n	8002656 <HAL_RCCEx_PeriphCLKConfig+0x82>
      break;
 8002654:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002656:	7cfb      	ldrb	r3, [r7, #19]
 8002658:	2b00      	cmp	r3, #0
 800265a:	d10b      	bne.n	8002674 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800265c:	4972      	ldr	r1, [pc, #456]	; (8002828 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800265e:	4b72      	ldr	r3, [pc, #456]	; (8002828 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8002660:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002664:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800266c:	4313      	orrs	r3, r2
 800266e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8002672:	e001      	b.n	8002678 <HAL_RCCEx_PeriphCLKConfig+0xa4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002674:	7cfb      	ldrb	r3, [r7, #19]
 8002676:	74bb      	strb	r3, [r7, #18]
  }

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002680:	2b00      	cmp	r3, #0
 8002682:	d03f      	beq.n	8002704 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002688:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800268c:	d01c      	beq.n	80026c8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800268e:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002692:	d802      	bhi.n	800269a <HAL_RCCEx_PeriphCLKConfig+0xc6>
 8002694:	2b00      	cmp	r3, #0
 8002696:	d00e      	beq.n	80026b6 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8002698:	e01f      	b.n	80026da <HAL_RCCEx_PeriphCLKConfig+0x106>
 800269a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800269e:	d003      	beq.n	80026a8 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80026a0:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 80026a4:	d01c      	beq.n	80026e0 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 80026a6:	e018      	b.n	80026da <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80026a8:	4a5f      	ldr	r2, [pc, #380]	; (8002828 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80026aa:	4b5f      	ldr	r3, [pc, #380]	; (8002828 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80026ac:	68db      	ldr	r3, [r3, #12]
 80026ae:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80026b2:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80026b4:	e015      	b.n	80026e2 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	3304      	adds	r3, #4
 80026ba:	2100      	movs	r1, #0
 80026bc:	4618      	mov	r0, r3
 80026be:	f000 fa6d 	bl	8002b9c <RCCEx_PLLSAI1_Config>
 80026c2:	4603      	mov	r3, r0
 80026c4:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80026c6:	e00c      	b.n	80026e2 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	3320      	adds	r3, #32
 80026cc:	2100      	movs	r1, #0
 80026ce:	4618      	mov	r0, r3
 80026d0:	f000 fb56 	bl	8002d80 <RCCEx_PLLSAI2_Config>
 80026d4:	4603      	mov	r3, r0
 80026d6:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80026d8:	e003      	b.n	80026e2 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80026da:	2301      	movs	r3, #1
 80026dc:	74fb      	strb	r3, [r7, #19]
      break;
 80026de:	e000      	b.n	80026e2 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 80026e0:	bf00      	nop
    }

    if(ret == HAL_OK)
 80026e2:	7cfb      	ldrb	r3, [r7, #19]
 80026e4:	2b00      	cmp	r3, #0
 80026e6:	d10b      	bne.n	8002700 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80026e8:	494f      	ldr	r1, [pc, #316]	; (8002828 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80026ea:	4b4f      	ldr	r3, [pc, #316]	; (8002828 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80026ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80026f0:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80026f8:	4313      	orrs	r3, r2
 80026fa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 80026fe:	e001      	b.n	8002704 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002700:	7cfb      	ldrb	r3, [r7, #19]
 8002702:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800270c:	2b00      	cmp	r3, #0
 800270e:	f000 809a 	beq.w	8002846 <HAL_RCCEx_PeriphCLKConfig+0x272>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002712:	2300      	movs	r3, #0
 8002714:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002716:	4b44      	ldr	r3, [pc, #272]	; (8002828 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8002718:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800271a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800271e:	2b00      	cmp	r3, #0
 8002720:	d10d      	bne.n	800273e <HAL_RCCEx_PeriphCLKConfig+0x16a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002722:	4a41      	ldr	r2, [pc, #260]	; (8002828 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8002724:	4b40      	ldr	r3, [pc, #256]	; (8002828 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8002726:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002728:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800272c:	6593      	str	r3, [r2, #88]	; 0x58
 800272e:	4b3e      	ldr	r3, [pc, #248]	; (8002828 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8002730:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002732:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002736:	60bb      	str	r3, [r7, #8]
 8002738:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800273a:	2301      	movs	r3, #1
 800273c:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800273e:	4a3b      	ldr	r2, [pc, #236]	; (800282c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002740:	4b3a      	ldr	r3, [pc, #232]	; (800282c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002748:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800274a:	f7fe fb93 	bl	8000e74 <HAL_GetTick>
 800274e:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == RESET)
 8002750:	e009      	b.n	8002766 <HAL_RCCEx_PeriphCLKConfig+0x192>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002752:	f7fe fb8f 	bl	8000e74 <HAL_GetTick>
 8002756:	4602      	mov	r2, r0
 8002758:	68fb      	ldr	r3, [r7, #12]
 800275a:	1ad3      	subs	r3, r2, r3
 800275c:	2b02      	cmp	r3, #2
 800275e:	d902      	bls.n	8002766 <HAL_RCCEx_PeriphCLKConfig+0x192>
      {
        ret = HAL_TIMEOUT;
 8002760:	2303      	movs	r3, #3
 8002762:	74fb      	strb	r3, [r7, #19]
        break;
 8002764:	e005      	b.n	8002772 <HAL_RCCEx_PeriphCLKConfig+0x19e>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == RESET)
 8002766:	4b31      	ldr	r3, [pc, #196]	; (800282c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800276e:	2b00      	cmp	r3, #0
 8002770:	d0ef      	beq.n	8002752 <HAL_RCCEx_PeriphCLKConfig+0x17e>
      }
    }

    if(ret == HAL_OK)
 8002772:	7cfb      	ldrb	r3, [r7, #19]
 8002774:	2b00      	cmp	r3, #0
 8002776:	d15b      	bne.n	8002830 <HAL_RCCEx_PeriphCLKConfig+0x25c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8002778:	4b2b      	ldr	r3, [pc, #172]	; (8002828 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800277a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800277e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002782:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002784:	697b      	ldr	r3, [r7, #20]
 8002786:	2b00      	cmp	r3, #0
 8002788:	d01f      	beq.n	80027ca <HAL_RCCEx_PeriphCLKConfig+0x1f6>
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	f8d3 2084 	ldr.w	r2, [r3, #132]	; 0x84
 8002790:	697b      	ldr	r3, [r7, #20]
 8002792:	429a      	cmp	r2, r3
 8002794:	d019      	beq.n	80027ca <HAL_RCCEx_PeriphCLKConfig+0x1f6>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002796:	4b24      	ldr	r3, [pc, #144]	; (8002828 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8002798:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800279c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80027a0:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80027a2:	4a21      	ldr	r2, [pc, #132]	; (8002828 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80027a4:	4b20      	ldr	r3, [pc, #128]	; (8002828 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80027a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80027aa:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80027ae:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80027b2:	4a1d      	ldr	r2, [pc, #116]	; (8002828 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80027b4:	4b1c      	ldr	r3, [pc, #112]	; (8002828 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80027b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80027ba:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80027be:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80027c2:	4a19      	ldr	r2, [pc, #100]	; (8002828 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80027c4:	697b      	ldr	r3, [r7, #20]
 80027c6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80027ca:	697b      	ldr	r3, [r7, #20]
 80027cc:	f003 0301 	and.w	r3, r3, #1
 80027d0:	2b00      	cmp	r3, #0
 80027d2:	d016      	beq.n	8002802 <HAL_RCCEx_PeriphCLKConfig+0x22e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80027d4:	f7fe fb4e 	bl	8000e74 <HAL_GetTick>
 80027d8:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == RESET)
 80027da:	e00b      	b.n	80027f4 <HAL_RCCEx_PeriphCLKConfig+0x220>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80027dc:	f7fe fb4a 	bl	8000e74 <HAL_GetTick>
 80027e0:	4602      	mov	r2, r0
 80027e2:	68fb      	ldr	r3, [r7, #12]
 80027e4:	1ad3      	subs	r3, r2, r3
 80027e6:	f241 3288 	movw	r2, #5000	; 0x1388
 80027ea:	4293      	cmp	r3, r2
 80027ec:	d902      	bls.n	80027f4 <HAL_RCCEx_PeriphCLKConfig+0x220>
          {
            ret = HAL_TIMEOUT;
 80027ee:	2303      	movs	r3, #3
 80027f0:	74fb      	strb	r3, [r7, #19]
            break;
 80027f2:	e006      	b.n	8002802 <HAL_RCCEx_PeriphCLKConfig+0x22e>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == RESET)
 80027f4:	4b0c      	ldr	r3, [pc, #48]	; (8002828 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80027f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80027fa:	f003 0302 	and.w	r3, r3, #2
 80027fe:	2b00      	cmp	r3, #0
 8002800:	d0ec      	beq.n	80027dc <HAL_RCCEx_PeriphCLKConfig+0x208>
          }
        }
      }

      if(ret == HAL_OK)
 8002802:	7cfb      	ldrb	r3, [r7, #19]
 8002804:	2b00      	cmp	r3, #0
 8002806:	d10c      	bne.n	8002822 <HAL_RCCEx_PeriphCLKConfig+0x24e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002808:	4907      	ldr	r1, [pc, #28]	; (8002828 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800280a:	4b07      	ldr	r3, [pc, #28]	; (8002828 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800280c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002810:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800281a:	4313      	orrs	r3, r2
 800281c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8002820:	e008      	b.n	8002834 <HAL_RCCEx_PeriphCLKConfig+0x260>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002822:	7cfb      	ldrb	r3, [r7, #19]
 8002824:	74bb      	strb	r3, [r7, #18]
 8002826:	e005      	b.n	8002834 <HAL_RCCEx_PeriphCLKConfig+0x260>
 8002828:	40021000 	.word	0x40021000
 800282c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002830:	7cfb      	ldrb	r3, [r7, #19]
 8002832:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002834:	7c7b      	ldrb	r3, [r7, #17]
 8002836:	2b01      	cmp	r3, #1
 8002838:	d105      	bne.n	8002846 <HAL_RCCEx_PeriphCLKConfig+0x272>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800283a:	4a9e      	ldr	r2, [pc, #632]	; (8002ab4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 800283c:	4b9d      	ldr	r3, [pc, #628]	; (8002ab4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 800283e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002840:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002844:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	f003 0301 	and.w	r3, r3, #1
 800284e:	2b00      	cmp	r3, #0
 8002850:	d00a      	beq.n	8002868 <HAL_RCCEx_PeriphCLKConfig+0x294>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002852:	4998      	ldr	r1, [pc, #608]	; (8002ab4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8002854:	4b97      	ldr	r3, [pc, #604]	; (8002ab4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8002856:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800285a:	f023 0203 	bic.w	r2, r3, #3
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002862:	4313      	orrs	r3, r2
 8002864:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	f003 0302 	and.w	r3, r3, #2
 8002870:	2b00      	cmp	r3, #0
 8002872:	d00a      	beq.n	800288a <HAL_RCCEx_PeriphCLKConfig+0x2b6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002874:	498f      	ldr	r1, [pc, #572]	; (8002ab4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8002876:	4b8f      	ldr	r3, [pc, #572]	; (8002ab4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8002878:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800287c:	f023 020c 	bic.w	r2, r3, #12
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002884:	4313      	orrs	r3, r2
 8002886:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	f003 0304 	and.w	r3, r3, #4
 8002892:	2b00      	cmp	r3, #0
 8002894:	d00a      	beq.n	80028ac <HAL_RCCEx_PeriphCLKConfig+0x2d8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002896:	4987      	ldr	r1, [pc, #540]	; (8002ab4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8002898:	4b86      	ldr	r3, [pc, #536]	; (8002ab4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 800289a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800289e:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028a6:	4313      	orrs	r3, r2
 80028a8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	f003 0308 	and.w	r3, r3, #8
 80028b4:	2b00      	cmp	r3, #0
 80028b6:	d00a      	beq.n	80028ce <HAL_RCCEx_PeriphCLKConfig+0x2fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80028b8:	497e      	ldr	r1, [pc, #504]	; (8002ab4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 80028ba:	4b7e      	ldr	r3, [pc, #504]	; (8002ab4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 80028bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80028c0:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80028c8:	4313      	orrs	r3, r2
 80028ca:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	f003 0310 	and.w	r3, r3, #16
 80028d6:	2b00      	cmp	r3, #0
 80028d8:	d00a      	beq.n	80028f0 <HAL_RCCEx_PeriphCLKConfig+0x31c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80028da:	4976      	ldr	r1, [pc, #472]	; (8002ab4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 80028dc:	4b75      	ldr	r3, [pc, #468]	; (8002ab4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 80028de:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80028e2:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80028ea:	4313      	orrs	r3, r2
 80028ec:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	f003 0320 	and.w	r3, r3, #32
 80028f8:	2b00      	cmp	r3, #0
 80028fa:	d00a      	beq.n	8002912 <HAL_RCCEx_PeriphCLKConfig+0x33e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80028fc:	496d      	ldr	r1, [pc, #436]	; (8002ab4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 80028fe:	4b6d      	ldr	r3, [pc, #436]	; (8002ab4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8002900:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002904:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800290c:	4313      	orrs	r3, r2
 800290e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800291a:	2b00      	cmp	r3, #0
 800291c:	d00a      	beq.n	8002934 <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800291e:	4965      	ldr	r1, [pc, #404]	; (8002ab4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8002920:	4b64      	ldr	r3, [pc, #400]	; (8002ab4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8002922:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002926:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800292e:	4313      	orrs	r3, r2
 8002930:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800293c:	2b00      	cmp	r3, #0
 800293e:	d00a      	beq.n	8002956 <HAL_RCCEx_PeriphCLKConfig+0x382>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8002940:	495c      	ldr	r1, [pc, #368]	; (8002ab4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8002942:	4b5c      	ldr	r3, [pc, #368]	; (8002ab4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8002944:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002948:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002950:	4313      	orrs	r3, r2
 8002952:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800295e:	2b00      	cmp	r3, #0
 8002960:	d00a      	beq.n	8002978 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002962:	4954      	ldr	r1, [pc, #336]	; (8002ab4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8002964:	4b53      	ldr	r3, [pc, #332]	; (8002ab4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8002966:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800296a:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002972:	4313      	orrs	r3, r2
 8002974:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002980:	2b00      	cmp	r3, #0
 8002982:	d00a      	beq.n	800299a <HAL_RCCEx_PeriphCLKConfig+0x3c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002984:	494b      	ldr	r1, [pc, #300]	; (8002ab4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8002986:	4b4b      	ldr	r3, [pc, #300]	; (8002ab4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8002988:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800298c:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002994:	4313      	orrs	r3, r2
 8002996:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80029a2:	2b00      	cmp	r3, #0
 80029a4:	d00a      	beq.n	80029bc <HAL_RCCEx_PeriphCLKConfig+0x3e8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80029a6:	4943      	ldr	r1, [pc, #268]	; (8002ab4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 80029a8:	4b42      	ldr	r3, [pc, #264]	; (8002ab4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 80029aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80029ae:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80029b6:	4313      	orrs	r3, r2
 80029b8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80029c4:	2b00      	cmp	r3, #0
 80029c6:	d028      	beq.n	8002a1a <HAL_RCCEx_PeriphCLKConfig+0x446>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80029c8:	493a      	ldr	r1, [pc, #232]	; (8002ab4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 80029ca:	4b3a      	ldr	r3, [pc, #232]	; (8002ab4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 80029cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80029d0:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80029d8:	4313      	orrs	r3, r2
 80029da:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80029e2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80029e6:	d106      	bne.n	80029f6 <HAL_RCCEx_PeriphCLKConfig+0x422>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80029e8:	4a32      	ldr	r2, [pc, #200]	; (8002ab4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 80029ea:	4b32      	ldr	r3, [pc, #200]	; (8002ab4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 80029ec:	68db      	ldr	r3, [r3, #12]
 80029ee:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80029f2:	60d3      	str	r3, [r2, #12]
 80029f4:	e011      	b.n	8002a1a <HAL_RCCEx_PeriphCLKConfig+0x446>
    }
    else
    {
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80029fa:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80029fe:	d10c      	bne.n	8002a1a <HAL_RCCEx_PeriphCLKConfig+0x446>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	3304      	adds	r3, #4
 8002a04:	2101      	movs	r1, #1
 8002a06:	4618      	mov	r0, r3
 8002a08:	f000 f8c8 	bl	8002b9c <RCCEx_PLLSAI1_Config>
 8002a0c:	4603      	mov	r3, r0
 8002a0e:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8002a10:	7cfb      	ldrb	r3, [r7, #19]
 8002a12:	2b00      	cmp	r3, #0
 8002a14:	d001      	beq.n	8002a1a <HAL_RCCEx_PeriphCLKConfig+0x446>
        {
          /* set overall return value */
          status = ret;
 8002a16:	7cfb      	ldrb	r3, [r7, #19]
 8002a18:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002a22:	2b00      	cmp	r3, #0
 8002a24:	d028      	beq.n	8002a78 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8002a26:	4923      	ldr	r1, [pc, #140]	; (8002ab4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8002a28:	4b22      	ldr	r3, [pc, #136]	; (8002ab4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8002a2a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002a2e:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002a36:	4313      	orrs	r3, r2
 8002a38:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002a40:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002a44:	d106      	bne.n	8002a54 <HAL_RCCEx_PeriphCLKConfig+0x480>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002a46:	4a1b      	ldr	r2, [pc, #108]	; (8002ab4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8002a48:	4b1a      	ldr	r3, [pc, #104]	; (8002ab4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8002a4a:	68db      	ldr	r3, [r3, #12]
 8002a4c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002a50:	60d3      	str	r3, [r2, #12]
 8002a52:	e011      	b.n	8002a78 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002a58:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002a5c:	d10c      	bne.n	8002a78 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	3304      	adds	r3, #4
 8002a62:	2101      	movs	r1, #1
 8002a64:	4618      	mov	r0, r3
 8002a66:	f000 f899 	bl	8002b9c <RCCEx_PLLSAI1_Config>
 8002a6a:	4603      	mov	r3, r0
 8002a6c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002a6e:	7cfb      	ldrb	r3, [r7, #19]
 8002a70:	2b00      	cmp	r3, #0
 8002a72:	d001      	beq.n	8002a78 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
      {
        /* set overall return value */
        status = ret;
 8002a74:	7cfb      	ldrb	r3, [r7, #19]
 8002a76:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002a80:	2b00      	cmp	r3, #0
 8002a82:	d02b      	beq.n	8002adc <HAL_RCCEx_PeriphCLKConfig+0x508>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8002a84:	490b      	ldr	r1, [pc, #44]	; (8002ab4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8002a86:	4b0b      	ldr	r3, [pc, #44]	; (8002ab4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8002a88:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002a8c:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002a94:	4313      	orrs	r3, r2
 8002a96:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002a9e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002aa2:	d109      	bne.n	8002ab8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002aa4:	4a03      	ldr	r2, [pc, #12]	; (8002ab4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8002aa6:	4b03      	ldr	r3, [pc, #12]	; (8002ab4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8002aa8:	68db      	ldr	r3, [r3, #12]
 8002aaa:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002aae:	60d3      	str	r3, [r2, #12]
 8002ab0:	e014      	b.n	8002adc <HAL_RCCEx_PeriphCLKConfig+0x508>
 8002ab2:	bf00      	nop
 8002ab4:	40021000 	.word	0x40021000
    }
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002abc:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002ac0:	d10c      	bne.n	8002adc <HAL_RCCEx_PeriphCLKConfig+0x508>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	3304      	adds	r3, #4
 8002ac6:	2101      	movs	r1, #1
 8002ac8:	4618      	mov	r0, r3
 8002aca:	f000 f867 	bl	8002b9c <RCCEx_PLLSAI1_Config>
 8002ace:	4603      	mov	r3, r0
 8002ad0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002ad2:	7cfb      	ldrb	r3, [r7, #19]
 8002ad4:	2b00      	cmp	r3, #0
 8002ad6:	d001      	beq.n	8002adc <HAL_RCCEx_PeriphCLKConfig+0x508>
      {
        /* set overall return value */
        status = ret;
 8002ad8:	7cfb      	ldrb	r3, [r7, #19]
 8002ada:	74bb      	strb	r3, [r7, #18]
      }
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002ae4:	2b00      	cmp	r3, #0
 8002ae6:	d02f      	beq.n	8002b48 <HAL_RCCEx_PeriphCLKConfig+0x574>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002ae8:	492b      	ldr	r1, [pc, #172]	; (8002b98 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8002aea:	4b2b      	ldr	r3, [pc, #172]	; (8002b98 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8002aec:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002af0:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002af8:	4313      	orrs	r3, r2
 8002afa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002b02:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8002b06:	d10d      	bne.n	8002b24 <HAL_RCCEx_PeriphCLKConfig+0x550>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	3304      	adds	r3, #4
 8002b0c:	2102      	movs	r1, #2
 8002b0e:	4618      	mov	r0, r3
 8002b10:	f000 f844 	bl	8002b9c <RCCEx_PLLSAI1_Config>
 8002b14:	4603      	mov	r3, r0
 8002b16:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002b18:	7cfb      	ldrb	r3, [r7, #19]
 8002b1a:	2b00      	cmp	r3, #0
 8002b1c:	d014      	beq.n	8002b48 <HAL_RCCEx_PeriphCLKConfig+0x574>
      {
        /* set overall return value */
        status = ret;
 8002b1e:	7cfb      	ldrb	r3, [r7, #19]
 8002b20:	74bb      	strb	r3, [r7, #18]
 8002b22:	e011      	b.n	8002b48 <HAL_RCCEx_PeriphCLKConfig+0x574>
      }
    }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002b28:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002b2c:	d10c      	bne.n	8002b48 <HAL_RCCEx_PeriphCLKConfig+0x574>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	3320      	adds	r3, #32
 8002b32:	2102      	movs	r1, #2
 8002b34:	4618      	mov	r0, r3
 8002b36:	f000 f923 	bl	8002d80 <RCCEx_PLLSAI2_Config>
 8002b3a:	4603      	mov	r3, r0
 8002b3c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002b3e:	7cfb      	ldrb	r3, [r7, #19]
 8002b40:	2b00      	cmp	r3, #0
 8002b42:	d001      	beq.n	8002b48 <HAL_RCCEx_PeriphCLKConfig+0x574>
      {
        /* set overall return value */
        status = ret;
 8002b44:	7cfb      	ldrb	r3, [r7, #19]
 8002b46:	74bb      	strb	r3, [r7, #18]
  }

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002b50:	2b00      	cmp	r3, #0
 8002b52:	d00a      	beq.n	8002b6a <HAL_RCCEx_PeriphCLKConfig+0x596>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8002b54:	4910      	ldr	r1, [pc, #64]	; (8002b98 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8002b56:	4b10      	ldr	r3, [pc, #64]	; (8002b98 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8002b58:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002b5c:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002b64:	4313      	orrs	r3, r2
 8002b66:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002b72:	2b00      	cmp	r3, #0
 8002b74:	d00b      	beq.n	8002b8e <HAL_RCCEx_PeriphCLKConfig+0x5ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8002b76:	4908      	ldr	r1, [pc, #32]	; (8002b98 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8002b78:	4b07      	ldr	r3, [pc, #28]	; (8002b98 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8002b7a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002b7e:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002b88:	4313      	orrs	r3, r2
 8002b8a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8002b8e:	7cbb      	ldrb	r3, [r7, #18]
}
 8002b90:	4618      	mov	r0, r3
 8002b92:	3718      	adds	r7, #24
 8002b94:	46bd      	mov	sp, r7
 8002b96:	bd80      	pop	{r7, pc}
 8002b98:	40021000 	.word	0x40021000

08002b9c <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8002b9c:	b580      	push	{r7, lr}
 8002b9e:	b084      	sub	sp, #16
 8002ba0:	af00      	add	r7, sp, #0
 8002ba2:	6078      	str	r0, [r7, #4]
 8002ba4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8002ba6:	2300      	movs	r3, #0
 8002ba8:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8002baa:	2300      	movs	r3, #0
 8002bac:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8002bae:	4b73      	ldr	r3, [pc, #460]	; (8002d7c <RCCEx_PLLSAI1_Config+0x1e0>)
 8002bb0:	68db      	ldr	r3, [r3, #12]
 8002bb2:	f003 0303 	and.w	r3, r3, #3
 8002bb6:	2b00      	cmp	r3, #0
 8002bb8:	d018      	beq.n	8002bec <RCCEx_PLLSAI1_Config+0x50>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8002bba:	4b70      	ldr	r3, [pc, #448]	; (8002d7c <RCCEx_PLLSAI1_Config+0x1e0>)
 8002bbc:	68db      	ldr	r3, [r3, #12]
 8002bbe:	f003 0203 	and.w	r2, r3, #3
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	429a      	cmp	r2, r3
 8002bc8:	d10d      	bne.n	8002be6 <RCCEx_PLLSAI1_Config+0x4a>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	681b      	ldr	r3, [r3, #0]
       ||
 8002bce:	2b00      	cmp	r3, #0
 8002bd0:	d009      	beq.n	8002be6 <RCCEx_PLLSAI1_Config+0x4a>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8002bd2:	4b6a      	ldr	r3, [pc, #424]	; (8002d7c <RCCEx_PLLSAI1_Config+0x1e0>)
 8002bd4:	68db      	ldr	r3, [r3, #12]
 8002bd6:	091b      	lsrs	r3, r3, #4
 8002bd8:	f003 0307 	and.w	r3, r3, #7
 8002bdc:	1c5a      	adds	r2, r3, #1
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	685b      	ldr	r3, [r3, #4]
       ||
 8002be2:	429a      	cmp	r2, r3
 8002be4:	d044      	beq.n	8002c70 <RCCEx_PLLSAI1_Config+0xd4>
#endif
      )
    {
      status = HAL_ERROR;
 8002be6:	2301      	movs	r3, #1
 8002be8:	73fb      	strb	r3, [r7, #15]
 8002bea:	e041      	b.n	8002c70 <RCCEx_PLLSAI1_Config+0xd4>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	2b02      	cmp	r3, #2
 8002bf2:	d00c      	beq.n	8002c0e <RCCEx_PLLSAI1_Config+0x72>
 8002bf4:	2b03      	cmp	r3, #3
 8002bf6:	d013      	beq.n	8002c20 <RCCEx_PLLSAI1_Config+0x84>
 8002bf8:	2b01      	cmp	r3, #1
 8002bfa:	d120      	bne.n	8002c3e <RCCEx_PLLSAI1_Config+0xa2>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8002bfc:	4b5f      	ldr	r3, [pc, #380]	; (8002d7c <RCCEx_PLLSAI1_Config+0x1e0>)
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	f003 0302 	and.w	r3, r3, #2
 8002c04:	2b00      	cmp	r3, #0
 8002c06:	d11d      	bne.n	8002c44 <RCCEx_PLLSAI1_Config+0xa8>
      {
        status = HAL_ERROR;
 8002c08:	2301      	movs	r3, #1
 8002c0a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002c0c:	e01a      	b.n	8002c44 <RCCEx_PLLSAI1_Config+0xa8>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8002c0e:	4b5b      	ldr	r3, [pc, #364]	; (8002d7c <RCCEx_PLLSAI1_Config+0x1e0>)
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002c16:	2b00      	cmp	r3, #0
 8002c18:	d116      	bne.n	8002c48 <RCCEx_PLLSAI1_Config+0xac>
      {
        status = HAL_ERROR;
 8002c1a:	2301      	movs	r3, #1
 8002c1c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002c1e:	e013      	b.n	8002c48 <RCCEx_PLLSAI1_Config+0xac>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY) && HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8002c20:	4b56      	ldr	r3, [pc, #344]	; (8002d7c <RCCEx_PLLSAI1_Config+0x1e0>)
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002c28:	2b00      	cmp	r3, #0
 8002c2a:	d10f      	bne.n	8002c4c <RCCEx_PLLSAI1_Config+0xb0>
 8002c2c:	4b53      	ldr	r3, [pc, #332]	; (8002d7c <RCCEx_PLLSAI1_Config+0x1e0>)
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002c34:	2b00      	cmp	r3, #0
 8002c36:	d109      	bne.n	8002c4c <RCCEx_PLLSAI1_Config+0xb0>
      {
        status = HAL_ERROR;
 8002c38:	2301      	movs	r3, #1
 8002c3a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002c3c:	e006      	b.n	8002c4c <RCCEx_PLLSAI1_Config+0xb0>
    default:
      status = HAL_ERROR;
 8002c3e:	2301      	movs	r3, #1
 8002c40:	73fb      	strb	r3, [r7, #15]
      break;
 8002c42:	e004      	b.n	8002c4e <RCCEx_PLLSAI1_Config+0xb2>
      break;
 8002c44:	bf00      	nop
 8002c46:	e002      	b.n	8002c4e <RCCEx_PLLSAI1_Config+0xb2>
      break;
 8002c48:	bf00      	nop
 8002c4a:	e000      	b.n	8002c4e <RCCEx_PLLSAI1_Config+0xb2>
      break;
 8002c4c:	bf00      	nop
    }

    if(status == HAL_OK)
 8002c4e:	7bfb      	ldrb	r3, [r7, #15]
 8002c50:	2b00      	cmp	r3, #0
 8002c52:	d10d      	bne.n	8002c70 <RCCEx_PLLSAI1_Config+0xd4>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8002c54:	4849      	ldr	r0, [pc, #292]	; (8002d7c <RCCEx_PLLSAI1_Config+0x1e0>)
 8002c56:	4b49      	ldr	r3, [pc, #292]	; (8002d7c <RCCEx_PLLSAI1_Config+0x1e0>)
 8002c58:	68db      	ldr	r3, [r3, #12]
 8002c5a:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	6819      	ldr	r1, [r3, #0]
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	685b      	ldr	r3, [r3, #4]
 8002c66:	3b01      	subs	r3, #1
 8002c68:	011b      	lsls	r3, r3, #4
 8002c6a:	430b      	orrs	r3, r1
 8002c6c:	4313      	orrs	r3, r2
 8002c6e:	60c3      	str	r3, [r0, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8002c70:	7bfb      	ldrb	r3, [r7, #15]
 8002c72:	2b00      	cmp	r3, #0
 8002c74:	d17d      	bne.n	8002d72 <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8002c76:	4a41      	ldr	r2, [pc, #260]	; (8002d7c <RCCEx_PLLSAI1_Config+0x1e0>)
 8002c78:	4b40      	ldr	r3, [pc, #256]	; (8002d7c <RCCEx_PLLSAI1_Config+0x1e0>)
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8002c80:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002c82:	f7fe f8f7 	bl	8000e74 <HAL_GetTick>
 8002c86:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != RESET)
 8002c88:	e009      	b.n	8002c9e <RCCEx_PLLSAI1_Config+0x102>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002c8a:	f7fe f8f3 	bl	8000e74 <HAL_GetTick>
 8002c8e:	4602      	mov	r2, r0
 8002c90:	68bb      	ldr	r3, [r7, #8]
 8002c92:	1ad3      	subs	r3, r2, r3
 8002c94:	2b02      	cmp	r3, #2
 8002c96:	d902      	bls.n	8002c9e <RCCEx_PLLSAI1_Config+0x102>
      {
        status = HAL_TIMEOUT;
 8002c98:	2303      	movs	r3, #3
 8002c9a:	73fb      	strb	r3, [r7, #15]
        break;
 8002c9c:	e005      	b.n	8002caa <RCCEx_PLLSAI1_Config+0x10e>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != RESET)
 8002c9e:	4b37      	ldr	r3, [pc, #220]	; (8002d7c <RCCEx_PLLSAI1_Config+0x1e0>)
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002ca6:	2b00      	cmp	r3, #0
 8002ca8:	d1ef      	bne.n	8002c8a <RCCEx_PLLSAI1_Config+0xee>
      }
    }

    if(status == HAL_OK)
 8002caa:	7bfb      	ldrb	r3, [r7, #15]
 8002cac:	2b00      	cmp	r3, #0
 8002cae:	d160      	bne.n	8002d72 <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8002cb0:	683b      	ldr	r3, [r7, #0]
 8002cb2:	2b00      	cmp	r3, #0
 8002cb4:	d111      	bne.n	8002cda <RCCEx_PLLSAI1_Config+0x13e>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002cb6:	4831      	ldr	r0, [pc, #196]	; (8002d7c <RCCEx_PLLSAI1_Config+0x1e0>)
 8002cb8:	4b30      	ldr	r3, [pc, #192]	; (8002d7c <RCCEx_PLLSAI1_Config+0x1e0>)
 8002cba:	691b      	ldr	r3, [r3, #16]
 8002cbc:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8002cc0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002cc4:	687a      	ldr	r2, [r7, #4]
 8002cc6:	6892      	ldr	r2, [r2, #8]
 8002cc8:	0211      	lsls	r1, r2, #8
 8002cca:	687a      	ldr	r2, [r7, #4]
 8002ccc:	68d2      	ldr	r2, [r2, #12]
 8002cce:	0912      	lsrs	r2, r2, #4
 8002cd0:	0452      	lsls	r2, r2, #17
 8002cd2:	430a      	orrs	r2, r1
 8002cd4:	4313      	orrs	r3, r2
 8002cd6:	6103      	str	r3, [r0, #16]
 8002cd8:	e027      	b.n	8002d2a <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8002cda:	683b      	ldr	r3, [r7, #0]
 8002cdc:	2b01      	cmp	r3, #1
 8002cde:	d112      	bne.n	8002d06 <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002ce0:	4826      	ldr	r0, [pc, #152]	; (8002d7c <RCCEx_PLLSAI1_Config+0x1e0>)
 8002ce2:	4b26      	ldr	r3, [pc, #152]	; (8002d7c <RCCEx_PLLSAI1_Config+0x1e0>)
 8002ce4:	691b      	ldr	r3, [r3, #16]
 8002ce6:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8002cea:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8002cee:	687a      	ldr	r2, [r7, #4]
 8002cf0:	6892      	ldr	r2, [r2, #8]
 8002cf2:	0211      	lsls	r1, r2, #8
 8002cf4:	687a      	ldr	r2, [r7, #4]
 8002cf6:	6912      	ldr	r2, [r2, #16]
 8002cf8:	0852      	lsrs	r2, r2, #1
 8002cfa:	3a01      	subs	r2, #1
 8002cfc:	0552      	lsls	r2, r2, #21
 8002cfe:	430a      	orrs	r2, r1
 8002d00:	4313      	orrs	r3, r2
 8002d02:	6103      	str	r3, [r0, #16]
 8002d04:	e011      	b.n	8002d2a <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002d06:	481d      	ldr	r0, [pc, #116]	; (8002d7c <RCCEx_PLLSAI1_Config+0x1e0>)
 8002d08:	4b1c      	ldr	r3, [pc, #112]	; (8002d7c <RCCEx_PLLSAI1_Config+0x1e0>)
 8002d0a:	691b      	ldr	r3, [r3, #16]
 8002d0c:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8002d10:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8002d14:	687a      	ldr	r2, [r7, #4]
 8002d16:	6892      	ldr	r2, [r2, #8]
 8002d18:	0211      	lsls	r1, r2, #8
 8002d1a:	687a      	ldr	r2, [r7, #4]
 8002d1c:	6952      	ldr	r2, [r2, #20]
 8002d1e:	0852      	lsrs	r2, r2, #1
 8002d20:	3a01      	subs	r2, #1
 8002d22:	0652      	lsls	r2, r2, #25
 8002d24:	430a      	orrs	r2, r1
 8002d26:	4313      	orrs	r3, r2
 8002d28:	6103      	str	r3, [r0, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8002d2a:	4a14      	ldr	r2, [pc, #80]	; (8002d7c <RCCEx_PLLSAI1_Config+0x1e0>)
 8002d2c:	4b13      	ldr	r3, [pc, #76]	; (8002d7c <RCCEx_PLLSAI1_Config+0x1e0>)
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8002d34:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002d36:	f7fe f89d 	bl	8000e74 <HAL_GetTick>
 8002d3a:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == RESET)
 8002d3c:	e009      	b.n	8002d52 <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002d3e:	f7fe f899 	bl	8000e74 <HAL_GetTick>
 8002d42:	4602      	mov	r2, r0
 8002d44:	68bb      	ldr	r3, [r7, #8]
 8002d46:	1ad3      	subs	r3, r2, r3
 8002d48:	2b02      	cmp	r3, #2
 8002d4a:	d902      	bls.n	8002d52 <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 8002d4c:	2303      	movs	r3, #3
 8002d4e:	73fb      	strb	r3, [r7, #15]
          break;
 8002d50:	e005      	b.n	8002d5e <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == RESET)
 8002d52:	4b0a      	ldr	r3, [pc, #40]	; (8002d7c <RCCEx_PLLSAI1_Config+0x1e0>)
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002d5a:	2b00      	cmp	r3, #0
 8002d5c:	d0ef      	beq.n	8002d3e <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 8002d5e:	7bfb      	ldrb	r3, [r7, #15]
 8002d60:	2b00      	cmp	r3, #0
 8002d62:	d106      	bne.n	8002d72 <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8002d64:	4905      	ldr	r1, [pc, #20]	; (8002d7c <RCCEx_PLLSAI1_Config+0x1e0>)
 8002d66:	4b05      	ldr	r3, [pc, #20]	; (8002d7c <RCCEx_PLLSAI1_Config+0x1e0>)
 8002d68:	691a      	ldr	r2, [r3, #16]
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	699b      	ldr	r3, [r3, #24]
 8002d6e:	4313      	orrs	r3, r2
 8002d70:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8002d72:	7bfb      	ldrb	r3, [r7, #15]
}
 8002d74:	4618      	mov	r0, r3
 8002d76:	3710      	adds	r7, #16
 8002d78:	46bd      	mov	sp, r7
 8002d7a:	bd80      	pop	{r7, pc}
 8002d7c:	40021000 	.word	0x40021000

08002d80 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8002d80:	b580      	push	{r7, lr}
 8002d82:	b084      	sub	sp, #16
 8002d84:	af00      	add	r7, sp, #0
 8002d86:	6078      	str	r0, [r7, #4]
 8002d88:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8002d8a:	2300      	movs	r3, #0
 8002d8c:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8002d8e:	2300      	movs	r3, #0
 8002d90:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8002d92:	4b68      	ldr	r3, [pc, #416]	; (8002f34 <RCCEx_PLLSAI2_Config+0x1b4>)
 8002d94:	68db      	ldr	r3, [r3, #12]
 8002d96:	f003 0303 	and.w	r3, r3, #3
 8002d9a:	2b00      	cmp	r3, #0
 8002d9c:	d018      	beq.n	8002dd0 <RCCEx_PLLSAI2_Config+0x50>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8002d9e:	4b65      	ldr	r3, [pc, #404]	; (8002f34 <RCCEx_PLLSAI2_Config+0x1b4>)
 8002da0:	68db      	ldr	r3, [r3, #12]
 8002da2:	f003 0203 	and.w	r2, r3, #3
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	429a      	cmp	r2, r3
 8002dac:	d10d      	bne.n	8002dca <RCCEx_PLLSAI2_Config+0x4a>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	681b      	ldr	r3, [r3, #0]
       ||
 8002db2:	2b00      	cmp	r3, #0
 8002db4:	d009      	beq.n	8002dca <RCCEx_PLLSAI2_Config+0x4a>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8002db6:	4b5f      	ldr	r3, [pc, #380]	; (8002f34 <RCCEx_PLLSAI2_Config+0x1b4>)
 8002db8:	68db      	ldr	r3, [r3, #12]
 8002dba:	091b      	lsrs	r3, r3, #4
 8002dbc:	f003 0307 	and.w	r3, r3, #7
 8002dc0:	1c5a      	adds	r2, r3, #1
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	685b      	ldr	r3, [r3, #4]
       ||
 8002dc6:	429a      	cmp	r2, r3
 8002dc8:	d044      	beq.n	8002e54 <RCCEx_PLLSAI2_Config+0xd4>
#endif
      )
    {
      status = HAL_ERROR;
 8002dca:	2301      	movs	r3, #1
 8002dcc:	73fb      	strb	r3, [r7, #15]
 8002dce:	e041      	b.n	8002e54 <RCCEx_PLLSAI2_Config+0xd4>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	2b02      	cmp	r3, #2
 8002dd6:	d00c      	beq.n	8002df2 <RCCEx_PLLSAI2_Config+0x72>
 8002dd8:	2b03      	cmp	r3, #3
 8002dda:	d013      	beq.n	8002e04 <RCCEx_PLLSAI2_Config+0x84>
 8002ddc:	2b01      	cmp	r3, #1
 8002dde:	d120      	bne.n	8002e22 <RCCEx_PLLSAI2_Config+0xa2>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8002de0:	4b54      	ldr	r3, [pc, #336]	; (8002f34 <RCCEx_PLLSAI2_Config+0x1b4>)
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	f003 0302 	and.w	r3, r3, #2
 8002de8:	2b00      	cmp	r3, #0
 8002dea:	d11d      	bne.n	8002e28 <RCCEx_PLLSAI2_Config+0xa8>
      {
        status = HAL_ERROR;
 8002dec:	2301      	movs	r3, #1
 8002dee:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002df0:	e01a      	b.n	8002e28 <RCCEx_PLLSAI2_Config+0xa8>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8002df2:	4b50      	ldr	r3, [pc, #320]	; (8002f34 <RCCEx_PLLSAI2_Config+0x1b4>)
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002dfa:	2b00      	cmp	r3, #0
 8002dfc:	d116      	bne.n	8002e2c <RCCEx_PLLSAI2_Config+0xac>
      {
        status = HAL_ERROR;
 8002dfe:	2301      	movs	r3, #1
 8002e00:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002e02:	e013      	b.n	8002e2c <RCCEx_PLLSAI2_Config+0xac>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY) && HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8002e04:	4b4b      	ldr	r3, [pc, #300]	; (8002f34 <RCCEx_PLLSAI2_Config+0x1b4>)
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002e0c:	2b00      	cmp	r3, #0
 8002e0e:	d10f      	bne.n	8002e30 <RCCEx_PLLSAI2_Config+0xb0>
 8002e10:	4b48      	ldr	r3, [pc, #288]	; (8002f34 <RCCEx_PLLSAI2_Config+0x1b4>)
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002e18:	2b00      	cmp	r3, #0
 8002e1a:	d109      	bne.n	8002e30 <RCCEx_PLLSAI2_Config+0xb0>
      {
        status = HAL_ERROR;
 8002e1c:	2301      	movs	r3, #1
 8002e1e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002e20:	e006      	b.n	8002e30 <RCCEx_PLLSAI2_Config+0xb0>
    default:
      status = HAL_ERROR;
 8002e22:	2301      	movs	r3, #1
 8002e24:	73fb      	strb	r3, [r7, #15]
      break;
 8002e26:	e004      	b.n	8002e32 <RCCEx_PLLSAI2_Config+0xb2>
      break;
 8002e28:	bf00      	nop
 8002e2a:	e002      	b.n	8002e32 <RCCEx_PLLSAI2_Config+0xb2>
      break;
 8002e2c:	bf00      	nop
 8002e2e:	e000      	b.n	8002e32 <RCCEx_PLLSAI2_Config+0xb2>
      break;
 8002e30:	bf00      	nop
    }

    if(status == HAL_OK)
 8002e32:	7bfb      	ldrb	r3, [r7, #15]
 8002e34:	2b00      	cmp	r3, #0
 8002e36:	d10d      	bne.n	8002e54 <RCCEx_PLLSAI2_Config+0xd4>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8002e38:	483e      	ldr	r0, [pc, #248]	; (8002f34 <RCCEx_PLLSAI2_Config+0x1b4>)
 8002e3a:	4b3e      	ldr	r3, [pc, #248]	; (8002f34 <RCCEx_PLLSAI2_Config+0x1b4>)
 8002e3c:	68db      	ldr	r3, [r3, #12]
 8002e3e:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	6819      	ldr	r1, [r3, #0]
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	685b      	ldr	r3, [r3, #4]
 8002e4a:	3b01      	subs	r3, #1
 8002e4c:	011b      	lsls	r3, r3, #4
 8002e4e:	430b      	orrs	r3, r1
 8002e50:	4313      	orrs	r3, r2
 8002e52:	60c3      	str	r3, [r0, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8002e54:	7bfb      	ldrb	r3, [r7, #15]
 8002e56:	2b00      	cmp	r3, #0
 8002e58:	d167      	bne.n	8002f2a <RCCEx_PLLSAI2_Config+0x1aa>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8002e5a:	4a36      	ldr	r2, [pc, #216]	; (8002f34 <RCCEx_PLLSAI2_Config+0x1b4>)
 8002e5c:	4b35      	ldr	r3, [pc, #212]	; (8002f34 <RCCEx_PLLSAI2_Config+0x1b4>)
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002e64:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002e66:	f7fe f805 	bl	8000e74 <HAL_GetTick>
 8002e6a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != RESET)
 8002e6c:	e009      	b.n	8002e82 <RCCEx_PLLSAI2_Config+0x102>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8002e6e:	f7fe f801 	bl	8000e74 <HAL_GetTick>
 8002e72:	4602      	mov	r2, r0
 8002e74:	68bb      	ldr	r3, [r7, #8]
 8002e76:	1ad3      	subs	r3, r2, r3
 8002e78:	2b02      	cmp	r3, #2
 8002e7a:	d902      	bls.n	8002e82 <RCCEx_PLLSAI2_Config+0x102>
      {
        status = HAL_TIMEOUT;
 8002e7c:	2303      	movs	r3, #3
 8002e7e:	73fb      	strb	r3, [r7, #15]
        break;
 8002e80:	e005      	b.n	8002e8e <RCCEx_PLLSAI2_Config+0x10e>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != RESET)
 8002e82:	4b2c      	ldr	r3, [pc, #176]	; (8002f34 <RCCEx_PLLSAI2_Config+0x1b4>)
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002e8a:	2b00      	cmp	r3, #0
 8002e8c:	d1ef      	bne.n	8002e6e <RCCEx_PLLSAI2_Config+0xee>
      }
    }

    if(status == HAL_OK)
 8002e8e:	7bfb      	ldrb	r3, [r7, #15]
 8002e90:	2b00      	cmp	r3, #0
 8002e92:	d14a      	bne.n	8002f2a <RCCEx_PLLSAI2_Config+0x1aa>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8002e94:	683b      	ldr	r3, [r7, #0]
 8002e96:	2b00      	cmp	r3, #0
 8002e98:	d111      	bne.n	8002ebe <RCCEx_PLLSAI2_Config+0x13e>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8002e9a:	4826      	ldr	r0, [pc, #152]	; (8002f34 <RCCEx_PLLSAI2_Config+0x1b4>)
 8002e9c:	4b25      	ldr	r3, [pc, #148]	; (8002f34 <RCCEx_PLLSAI2_Config+0x1b4>)
 8002e9e:	695b      	ldr	r3, [r3, #20]
 8002ea0:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8002ea4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002ea8:	687a      	ldr	r2, [r7, #4]
 8002eaa:	6892      	ldr	r2, [r2, #8]
 8002eac:	0211      	lsls	r1, r2, #8
 8002eae:	687a      	ldr	r2, [r7, #4]
 8002eb0:	68d2      	ldr	r2, [r2, #12]
 8002eb2:	0912      	lsrs	r2, r2, #4
 8002eb4:	0452      	lsls	r2, r2, #17
 8002eb6:	430a      	orrs	r2, r1
 8002eb8:	4313      	orrs	r3, r2
 8002eba:	6143      	str	r3, [r0, #20]
 8002ebc:	e011      	b.n	8002ee2 <RCCEx_PLLSAI2_Config+0x162>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8002ebe:	481d      	ldr	r0, [pc, #116]	; (8002f34 <RCCEx_PLLSAI2_Config+0x1b4>)
 8002ec0:	4b1c      	ldr	r3, [pc, #112]	; (8002f34 <RCCEx_PLLSAI2_Config+0x1b4>)
 8002ec2:	695b      	ldr	r3, [r3, #20]
 8002ec4:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8002ec8:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8002ecc:	687a      	ldr	r2, [r7, #4]
 8002ece:	6892      	ldr	r2, [r2, #8]
 8002ed0:	0211      	lsls	r1, r2, #8
 8002ed2:	687a      	ldr	r2, [r7, #4]
 8002ed4:	6912      	ldr	r2, [r2, #16]
 8002ed6:	0852      	lsrs	r2, r2, #1
 8002ed8:	3a01      	subs	r2, #1
 8002eda:	0652      	lsls	r2, r2, #25
 8002edc:	430a      	orrs	r2, r1
 8002ede:	4313      	orrs	r3, r2
 8002ee0:	6143      	str	r3, [r0, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8002ee2:	4a14      	ldr	r2, [pc, #80]	; (8002f34 <RCCEx_PLLSAI2_Config+0x1b4>)
 8002ee4:	4b13      	ldr	r3, [pc, #76]	; (8002f34 <RCCEx_PLLSAI2_Config+0x1b4>)
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002eec:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002eee:	f7fd ffc1 	bl	8000e74 <HAL_GetTick>
 8002ef2:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == RESET)
 8002ef4:	e009      	b.n	8002f0a <RCCEx_PLLSAI2_Config+0x18a>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8002ef6:	f7fd ffbd 	bl	8000e74 <HAL_GetTick>
 8002efa:	4602      	mov	r2, r0
 8002efc:	68bb      	ldr	r3, [r7, #8]
 8002efe:	1ad3      	subs	r3, r2, r3
 8002f00:	2b02      	cmp	r3, #2
 8002f02:	d902      	bls.n	8002f0a <RCCEx_PLLSAI2_Config+0x18a>
        {
          status = HAL_TIMEOUT;
 8002f04:	2303      	movs	r3, #3
 8002f06:	73fb      	strb	r3, [r7, #15]
          break;
 8002f08:	e005      	b.n	8002f16 <RCCEx_PLLSAI2_Config+0x196>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == RESET)
 8002f0a:	4b0a      	ldr	r3, [pc, #40]	; (8002f34 <RCCEx_PLLSAI2_Config+0x1b4>)
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002f12:	2b00      	cmp	r3, #0
 8002f14:	d0ef      	beq.n	8002ef6 <RCCEx_PLLSAI2_Config+0x176>
        }
      }

      if(status == HAL_OK)
 8002f16:	7bfb      	ldrb	r3, [r7, #15]
 8002f18:	2b00      	cmp	r3, #0
 8002f1a:	d106      	bne.n	8002f2a <RCCEx_PLLSAI2_Config+0x1aa>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8002f1c:	4905      	ldr	r1, [pc, #20]	; (8002f34 <RCCEx_PLLSAI2_Config+0x1b4>)
 8002f1e:	4b05      	ldr	r3, [pc, #20]	; (8002f34 <RCCEx_PLLSAI2_Config+0x1b4>)
 8002f20:	695a      	ldr	r2, [r3, #20]
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	695b      	ldr	r3, [r3, #20]
 8002f26:	4313      	orrs	r3, r2
 8002f28:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8002f2a:	7bfb      	ldrb	r3, [r7, #15]
}
 8002f2c:	4618      	mov	r0, r3
 8002f2e:	3710      	adds	r7, #16
 8002f30:	46bd      	mov	sp, r7
 8002f32:	bd80      	pop	{r7, pc}
 8002f34:	40021000 	.word	0x40021000

08002f38 <HAL_TIM_Base_Init>:
  *       Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002f38:	b580      	push	{r7, lr}
 8002f3a:	b082      	sub	sp, #8
 8002f3c:	af00      	add	r7, sp, #0
 8002f3e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if(htim == NULL)
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	2b00      	cmp	r3, #0
 8002f44:	d101      	bne.n	8002f4a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002f46:	2301      	movs	r3, #1
 8002f48:	e01d      	b.n	8002f86 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if(htim->State == HAL_TIM_STATE_RESET)
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002f50:	b2db      	uxtb	r3, r3
 8002f52:	2b00      	cmp	r3, #0
 8002f54:	d106      	bne.n	8002f64 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	2200      	movs	r2, #0
 8002f5a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002f5e:	6878      	ldr	r0, [r7, #4]
 8002f60:	f002 fc14 	bl	800578c <HAL_TIM_Base_MspInit>
  }

  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	2202      	movs	r2, #2
 8002f68:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	681a      	ldr	r2, [r3, #0]
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	3304      	adds	r3, #4
 8002f74:	4619      	mov	r1, r3
 8002f76:	4610      	mov	r0, r2
 8002f78:	f000 f954 	bl	8003224 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	2201      	movs	r2, #1
 8002f80:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002f84:	2300      	movs	r3, #0
}
 8002f86:	4618      	mov	r0, r3
 8002f88:	3708      	adds	r7, #8
 8002f8a:	46bd      	mov	sp, r7
 8002f8c:	bd80      	pop	{r7, pc}

08002f8e <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM handle
  * @retval HAL status
*/
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002f8e:	b480      	push	{r7}
 8002f90:	b083      	sub	sp, #12
 8002f92:	af00      	add	r7, sp, #0
 8002f94:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

   /* Enable the TIM Update interrupt */
   __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	687a      	ldr	r2, [r7, #4]
 8002f9c:	6812      	ldr	r2, [r2, #0]
 8002f9e:	68d2      	ldr	r2, [r2, #12]
 8002fa0:	f042 0201 	orr.w	r2, r2, #1
 8002fa4:	60da      	str	r2, [r3, #12]

   /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	687a      	ldr	r2, [r7, #4]
 8002fac:	6812      	ldr	r2, [r2, #0]
 8002fae:	6812      	ldr	r2, [r2, #0]
 8002fb0:	f042 0201 	orr.w	r2, r2, #1
 8002fb4:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8002fb6:	2300      	movs	r3, #0
}
 8002fb8:	4618      	mov	r0, r3
 8002fba:	370c      	adds	r7, #12
 8002fbc:	46bd      	mov	sp, r7
 8002fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fc2:	4770      	bx	lr

08002fc4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002fc4:	b580      	push	{r7, lr}
 8002fc6:	b082      	sub	sp, #8
 8002fc8:	af00      	add	r7, sp, #0
 8002fca:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	691b      	ldr	r3, [r3, #16]
 8002fd2:	f003 0302 	and.w	r3, r3, #2
 8002fd6:	2b02      	cmp	r3, #2
 8002fd8:	d122      	bne.n	8003020 <HAL_TIM_IRQHandler+0x5c>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	68db      	ldr	r3, [r3, #12]
 8002fe0:	f003 0302 	and.w	r3, r3, #2
 8002fe4:	2b02      	cmp	r3, #2
 8002fe6:	d11b      	bne.n	8003020 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	f06f 0202 	mvn.w	r2, #2
 8002ff0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	2201      	movs	r2, #1
 8002ff6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00)
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	699b      	ldr	r3, [r3, #24]
 8002ffe:	f003 0303 	and.w	r3, r3, #3
 8003002:	2b00      	cmp	r3, #0
 8003004:	d003      	beq.n	800300e <HAL_TIM_IRQHandler+0x4a>
        {
          HAL_TIM_IC_CaptureCallback(htim);
 8003006:	6878      	ldr	r0, [r7, #4]
 8003008:	f000 f8ee 	bl	80031e8 <HAL_TIM_IC_CaptureCallback>
 800300c:	e005      	b.n	800301a <HAL_TIM_IRQHandler+0x56>
        }
        /* Output compare event */
        else
        {
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800300e:	6878      	ldr	r0, [r7, #4]
 8003010:	f000 f8e0 	bl	80031d4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003014:	6878      	ldr	r0, [r7, #4]
 8003016:	f000 f8f1 	bl	80031fc <HAL_TIM_PWM_PulseFinishedCallback>
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	2200      	movs	r2, #0
 800301e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	691b      	ldr	r3, [r3, #16]
 8003026:	f003 0304 	and.w	r3, r3, #4
 800302a:	2b04      	cmp	r3, #4
 800302c:	d122      	bne.n	8003074 <HAL_TIM_IRQHandler+0xb0>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	68db      	ldr	r3, [r3, #12]
 8003034:	f003 0304 	and.w	r3, r3, #4
 8003038:	2b04      	cmp	r3, #4
 800303a:	d11b      	bne.n	8003074 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	f06f 0204 	mvn.w	r2, #4
 8003044:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	2202      	movs	r2, #2
 800304a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00)
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	699b      	ldr	r3, [r3, #24]
 8003052:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003056:	2b00      	cmp	r3, #0
 8003058:	d003      	beq.n	8003062 <HAL_TIM_IRQHandler+0x9e>
      {
        HAL_TIM_IC_CaptureCallback(htim);
 800305a:	6878      	ldr	r0, [r7, #4]
 800305c:	f000 f8c4 	bl	80031e8 <HAL_TIM_IC_CaptureCallback>
 8003060:	e005      	b.n	800306e <HAL_TIM_IRQHandler+0xaa>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003062:	6878      	ldr	r0, [r7, #4]
 8003064:	f000 f8b6 	bl	80031d4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003068:	6878      	ldr	r0, [r7, #4]
 800306a:	f000 f8c7 	bl	80031fc <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	2200      	movs	r2, #0
 8003072:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	691b      	ldr	r3, [r3, #16]
 800307a:	f003 0308 	and.w	r3, r3, #8
 800307e:	2b08      	cmp	r3, #8
 8003080:	d122      	bne.n	80030c8 <HAL_TIM_IRQHandler+0x104>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	68db      	ldr	r3, [r3, #12]
 8003088:	f003 0308 	and.w	r3, r3, #8
 800308c:	2b08      	cmp	r3, #8
 800308e:	d11b      	bne.n	80030c8 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	f06f 0208 	mvn.w	r2, #8
 8003098:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	2204      	movs	r2, #4
 800309e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00)
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	69db      	ldr	r3, [r3, #28]
 80030a6:	f003 0303 	and.w	r3, r3, #3
 80030aa:	2b00      	cmp	r3, #0
 80030ac:	d003      	beq.n	80030b6 <HAL_TIM_IRQHandler+0xf2>
      {
        HAL_TIM_IC_CaptureCallback(htim);
 80030ae:	6878      	ldr	r0, [r7, #4]
 80030b0:	f000 f89a 	bl	80031e8 <HAL_TIM_IC_CaptureCallback>
 80030b4:	e005      	b.n	80030c2 <HAL_TIM_IRQHandler+0xfe>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80030b6:	6878      	ldr	r0, [r7, #4]
 80030b8:	f000 f88c 	bl	80031d4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80030bc:	6878      	ldr	r0, [r7, #4]
 80030be:	f000 f89d 	bl	80031fc <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	2200      	movs	r2, #0
 80030c6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	691b      	ldr	r3, [r3, #16]
 80030ce:	f003 0310 	and.w	r3, r3, #16
 80030d2:	2b10      	cmp	r3, #16
 80030d4:	d122      	bne.n	800311c <HAL_TIM_IRQHandler+0x158>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	68db      	ldr	r3, [r3, #12]
 80030dc:	f003 0310 	and.w	r3, r3, #16
 80030e0:	2b10      	cmp	r3, #16
 80030e2:	d11b      	bne.n	800311c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	f06f 0210 	mvn.w	r2, #16
 80030ec:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	2208      	movs	r2, #8
 80030f2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00)
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	69db      	ldr	r3, [r3, #28]
 80030fa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80030fe:	2b00      	cmp	r3, #0
 8003100:	d003      	beq.n	800310a <HAL_TIM_IRQHandler+0x146>
      {
        HAL_TIM_IC_CaptureCallback(htim);
 8003102:	6878      	ldr	r0, [r7, #4]
 8003104:	f000 f870 	bl	80031e8 <HAL_TIM_IC_CaptureCallback>
 8003108:	e005      	b.n	8003116 <HAL_TIM_IRQHandler+0x152>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800310a:	6878      	ldr	r0, [r7, #4]
 800310c:	f000 f862 	bl	80031d4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003110:	6878      	ldr	r0, [r7, #4]
 8003112:	f000 f873 	bl	80031fc <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	2200      	movs	r2, #0
 800311a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	691b      	ldr	r3, [r3, #16]
 8003122:	f003 0301 	and.w	r3, r3, #1
 8003126:	2b01      	cmp	r3, #1
 8003128:	d10e      	bne.n	8003148 <HAL_TIM_IRQHandler+0x184>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) !=RESET)
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	68db      	ldr	r3, [r3, #12]
 8003130:	f003 0301 	and.w	r3, r3, #1
 8003134:	2b01      	cmp	r3, #1
 8003136:	d107      	bne.n	8003148 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	f06f 0201 	mvn.w	r2, #1
 8003140:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8003142:	6878      	ldr	r0, [r7, #4]
 8003144:	f001 fd36 	bl	8004bb4 <HAL_TIM_PeriodElapsedCallback>
    }
  }
  /* TIM Break input event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	691b      	ldr	r3, [r3, #16]
 800314e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003152:	2b80      	cmp	r3, #128	; 0x80
 8003154:	d10e      	bne.n	8003174 <HAL_TIM_IRQHandler+0x1b0>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	68db      	ldr	r3, [r3, #12]
 800315c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003160:	2b80      	cmp	r3, #128	; 0x80
 8003162:	d107      	bne.n	8003174 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800316c:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 800316e:	6878      	ldr	r0, [r7, #4]
 8003170:	f000 f900 	bl	8003374 <HAL_TIMEx_BreakCallback>
    }
  }
  /* TIM Trigger detection event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	691b      	ldr	r3, [r3, #16]
 800317a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800317e:	2b40      	cmp	r3, #64	; 0x40
 8003180:	d10e      	bne.n	80031a0 <HAL_TIM_IRQHandler+0x1dc>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) !=RESET)
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	68db      	ldr	r3, [r3, #12]
 8003188:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800318c:	2b40      	cmp	r3, #64	; 0x40
 800318e:	d107      	bne.n	80031a0 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8003198:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 800319a:	6878      	ldr	r0, [r7, #4]
 800319c:	f000 f838 	bl	8003210 <HAL_TIM_TriggerCallback>
    }
  }
  /* TIM commutation event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	691b      	ldr	r3, [r3, #16]
 80031a6:	f003 0320 	and.w	r3, r3, #32
 80031aa:	2b20      	cmp	r3, #32
 80031ac:	d10e      	bne.n	80031cc <HAL_TIM_IRQHandler+0x208>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	68db      	ldr	r3, [r3, #12]
 80031b4:	f003 0320 	and.w	r3, r3, #32
 80031b8:	2b20      	cmp	r3, #32
 80031ba:	d107      	bne.n	80031cc <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	f06f 0220 	mvn.w	r2, #32
 80031c4:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutationCallback(htim);
 80031c6:	6878      	ldr	r0, [r7, #4]
 80031c8:	f000 f8ca 	bl	8003360 <HAL_TIMEx_CommutationCallback>
    }
  }
}
 80031cc:	bf00      	nop
 80031ce:	3708      	adds	r7, #8
 80031d0:	46bd      	mov	sp, r7
 80031d2:	bd80      	pop	{r7, pc}

080031d4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80031d4:	b480      	push	{r7}
 80031d6:	b083      	sub	sp, #12
 80031d8:	af00      	add	r7, sp, #0
 80031da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the __HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80031dc:	bf00      	nop
 80031de:	370c      	adds	r7, #12
 80031e0:	46bd      	mov	sp, r7
 80031e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031e6:	4770      	bx	lr

080031e8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80031e8:	b480      	push	{r7}
 80031ea:	b083      	sub	sp, #12
 80031ec:	af00      	add	r7, sp, #0
 80031ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the __HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80031f0:	bf00      	nop
 80031f2:	370c      	adds	r7, #12
 80031f4:	46bd      	mov	sp, r7
 80031f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031fa:	4770      	bx	lr

080031fc <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80031fc:	b480      	push	{r7}
 80031fe:	b083      	sub	sp, #12
 8003200:	af00      	add	r7, sp, #0
 8003202:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the __HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003204:	bf00      	nop
 8003206:	370c      	adds	r7, #12
 8003208:	46bd      	mov	sp, r7
 800320a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800320e:	4770      	bx	lr

08003210 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003210:	b480      	push	{r7}
 8003212:	b083      	sub	sp, #12
 8003214:	af00      	add	r7, sp, #0
 8003216:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003218:	bf00      	nop
 800321a:	370c      	adds	r7, #12
 800321c:	46bd      	mov	sp, r7
 800321e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003222:	4770      	bx	lr

08003224 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8003224:	b480      	push	{r7}
 8003226:	b085      	sub	sp, #20
 8003228:	af00      	add	r7, sp, #0
 800322a:	6078      	str	r0, [r7, #4]
 800322c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1 = 0;
 800322e:	2300      	movs	r3, #0
 8003230:	60fb      	str	r3, [r7, #12]
  tmpcr1 = TIMx->CR1;
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	4a41      	ldr	r2, [pc, #260]	; (8003340 <TIM_Base_SetConfig+0x11c>)
 800323c:	4293      	cmp	r3, r2
 800323e:	d013      	beq.n	8003268 <TIM_Base_SetConfig+0x44>
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003246:	d00f      	beq.n	8003268 <TIM_Base_SetConfig+0x44>
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	4a3e      	ldr	r2, [pc, #248]	; (8003344 <TIM_Base_SetConfig+0x120>)
 800324c:	4293      	cmp	r3, r2
 800324e:	d00b      	beq.n	8003268 <TIM_Base_SetConfig+0x44>
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	4a3d      	ldr	r2, [pc, #244]	; (8003348 <TIM_Base_SetConfig+0x124>)
 8003254:	4293      	cmp	r3, r2
 8003256:	d007      	beq.n	8003268 <TIM_Base_SetConfig+0x44>
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	4a3c      	ldr	r2, [pc, #240]	; (800334c <TIM_Base_SetConfig+0x128>)
 800325c:	4293      	cmp	r3, r2
 800325e:	d003      	beq.n	8003268 <TIM_Base_SetConfig+0x44>
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	4a3b      	ldr	r2, [pc, #236]	; (8003350 <TIM_Base_SetConfig+0x12c>)
 8003264:	4293      	cmp	r3, r2
 8003266:	d108      	bne.n	800327a <TIM_Base_SetConfig+0x56>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003268:	68fb      	ldr	r3, [r7, #12]
 800326a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800326e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003270:	683b      	ldr	r3, [r7, #0]
 8003272:	685b      	ldr	r3, [r3, #4]
 8003274:	68fa      	ldr	r2, [r7, #12]
 8003276:	4313      	orrs	r3, r2
 8003278:	60fb      	str	r3, [r7, #12]
  }

  if(IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	4a30      	ldr	r2, [pc, #192]	; (8003340 <TIM_Base_SetConfig+0x11c>)
 800327e:	4293      	cmp	r3, r2
 8003280:	d01f      	beq.n	80032c2 <TIM_Base_SetConfig+0x9e>
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003288:	d01b      	beq.n	80032c2 <TIM_Base_SetConfig+0x9e>
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	4a2d      	ldr	r2, [pc, #180]	; (8003344 <TIM_Base_SetConfig+0x120>)
 800328e:	4293      	cmp	r3, r2
 8003290:	d017      	beq.n	80032c2 <TIM_Base_SetConfig+0x9e>
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	4a2c      	ldr	r2, [pc, #176]	; (8003348 <TIM_Base_SetConfig+0x124>)
 8003296:	4293      	cmp	r3, r2
 8003298:	d013      	beq.n	80032c2 <TIM_Base_SetConfig+0x9e>
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	4a2b      	ldr	r2, [pc, #172]	; (800334c <TIM_Base_SetConfig+0x128>)
 800329e:	4293      	cmp	r3, r2
 80032a0:	d00f      	beq.n	80032c2 <TIM_Base_SetConfig+0x9e>
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	4a2a      	ldr	r2, [pc, #168]	; (8003350 <TIM_Base_SetConfig+0x12c>)
 80032a6:	4293      	cmp	r3, r2
 80032a8:	d00b      	beq.n	80032c2 <TIM_Base_SetConfig+0x9e>
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	4a29      	ldr	r2, [pc, #164]	; (8003354 <TIM_Base_SetConfig+0x130>)
 80032ae:	4293      	cmp	r3, r2
 80032b0:	d007      	beq.n	80032c2 <TIM_Base_SetConfig+0x9e>
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	4a28      	ldr	r2, [pc, #160]	; (8003358 <TIM_Base_SetConfig+0x134>)
 80032b6:	4293      	cmp	r3, r2
 80032b8:	d003      	beq.n	80032c2 <TIM_Base_SetConfig+0x9e>
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	4a27      	ldr	r2, [pc, #156]	; (800335c <TIM_Base_SetConfig+0x138>)
 80032be:	4293      	cmp	r3, r2
 80032c0:	d108      	bne.n	80032d4 <TIM_Base_SetConfig+0xb0>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80032c2:	68fb      	ldr	r3, [r7, #12]
 80032c4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80032c8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80032ca:	683b      	ldr	r3, [r7, #0]
 80032cc:	68db      	ldr	r3, [r3, #12]
 80032ce:	68fa      	ldr	r2, [r7, #12]
 80032d0:	4313      	orrs	r3, r2
 80032d2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  tmpcr1 &= ~TIM_CR1_ARPE;
 80032d4:	68fb      	ldr	r3, [r7, #12]
 80032d6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80032da:	60fb      	str	r3, [r7, #12]
  tmpcr1 |= (uint32_t)Structure->AutoReloadPreload;
 80032dc:	683b      	ldr	r3, [r7, #0]
 80032de:	695b      	ldr	r3, [r3, #20]
 80032e0:	68fa      	ldr	r2, [r7, #12]
 80032e2:	4313      	orrs	r3, r2
 80032e4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	68fa      	ldr	r2, [r7, #12]
 80032ea:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80032ec:	683b      	ldr	r3, [r7, #0]
 80032ee:	689a      	ldr	r2, [r3, #8]
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 80032f4:	683b      	ldr	r3, [r7, #0]
 80032f6:	681a      	ldr	r2, [r3, #0]
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	4a10      	ldr	r2, [pc, #64]	; (8003340 <TIM_Base_SetConfig+0x11c>)
 8003300:	4293      	cmp	r3, r2
 8003302:	d00f      	beq.n	8003324 <TIM_Base_SetConfig+0x100>
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	4a12      	ldr	r2, [pc, #72]	; (8003350 <TIM_Base_SetConfig+0x12c>)
 8003308:	4293      	cmp	r3, r2
 800330a:	d00b      	beq.n	8003324 <TIM_Base_SetConfig+0x100>
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	4a11      	ldr	r2, [pc, #68]	; (8003354 <TIM_Base_SetConfig+0x130>)
 8003310:	4293      	cmp	r3, r2
 8003312:	d007      	beq.n	8003324 <TIM_Base_SetConfig+0x100>
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	4a10      	ldr	r2, [pc, #64]	; (8003358 <TIM_Base_SetConfig+0x134>)
 8003318:	4293      	cmp	r3, r2
 800331a:	d003      	beq.n	8003324 <TIM_Base_SetConfig+0x100>
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	4a0f      	ldr	r2, [pc, #60]	; (800335c <TIM_Base_SetConfig+0x138>)
 8003320:	4293      	cmp	r3, r2
 8003322:	d103      	bne.n	800332c <TIM_Base_SetConfig+0x108>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003324:	683b      	ldr	r3, [r7, #0]
 8003326:	691a      	ldr	r2, [r3, #16]
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter(only for TIM1 and TIM8) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	2201      	movs	r2, #1
 8003330:	615a      	str	r2, [r3, #20]
}
 8003332:	bf00      	nop
 8003334:	3714      	adds	r7, #20
 8003336:	46bd      	mov	sp, r7
 8003338:	f85d 7b04 	ldr.w	r7, [sp], #4
 800333c:	4770      	bx	lr
 800333e:	bf00      	nop
 8003340:	40012c00 	.word	0x40012c00
 8003344:	40000400 	.word	0x40000400
 8003348:	40000800 	.word	0x40000800
 800334c:	40000c00 	.word	0x40000c00
 8003350:	40013400 	.word	0x40013400
 8003354:	40014000 	.word	0x40014000
 8003358:	40014400 	.word	0x40014400
 800335c:	40014800 	.word	0x40014800

08003360 <HAL_TIMEx_CommutationCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutationCallback(TIM_HandleTypeDef *htim)
{
 8003360:	b480      	push	{r7}
 8003362:	b083      	sub	sp, #12
 8003364:	af00      	add	r7, sp, #0
 8003366:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutationCallback could be implemented in the user file
   */
}
 8003368:	bf00      	nop
 800336a:	370c      	adds	r7, #12
 800336c:	46bd      	mov	sp, r7
 800336e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003372:	4770      	bx	lr

08003374 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003374:	b480      	push	{r7}
 8003376:	b083      	sub	sp, #12
 8003378:	af00      	add	r7, sp, #0
 800337a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800337c:	bf00      	nop
 800337e:	370c      	adds	r7, #12
 8003380:	46bd      	mov	sp, r7
 8003382:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003386:	4770      	bx	lr

08003388 <HAL_UART_Init>:
  *         parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003388:	b580      	push	{r7, lr}
 800338a:	b082      	sub	sp, #8
 800338c:	af00      	add	r7, sp, #0
 800338e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if(huart == NULL)
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	2b00      	cmp	r3, #0
 8003394:	d101      	bne.n	800339a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003396:	2301      	movs	r3, #1
 8003398:	e043      	b.n	8003422 <HAL_UART_Init+0x9a>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }
  
  if(huart->gState == HAL_UART_STATE_RESET)
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	f893 3071 	ldrb.w	r3, [r3, #113]	; 0x71
 80033a0:	b2db      	uxtb	r3, r3
 80033a2:	2b00      	cmp	r3, #0
 80033a4:	d106      	bne.n	80033b4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	2200      	movs	r2, #0
 80033aa:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
    
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80033ae:	6878      	ldr	r0, [r7, #4]
 80033b0:	f002 fa46 	bl	8005840 <HAL_UART_MspInit>
  }
  
  huart->gState = HAL_UART_STATE_BUSY;
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	2224      	movs	r2, #36	; 0x24
 80033b8:	f883 2071 	strb.w	r2, [r3, #113]	; 0x71
  
  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	687a      	ldr	r2, [r7, #4]
 80033c2:	6812      	ldr	r2, [r2, #0]
 80033c4:	6812      	ldr	r2, [r2, #0]
 80033c6:	f022 0201 	bic.w	r2, r2, #1
 80033ca:	601a      	str	r2, [r3, #0]
  
  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80033cc:	6878      	ldr	r0, [r7, #4]
 80033ce:	f000 fa03 	bl	80037d8 <UART_SetConfig>
 80033d2:	4603      	mov	r3, r0
 80033d4:	2b01      	cmp	r3, #1
 80033d6:	d101      	bne.n	80033dc <HAL_UART_Init+0x54>
  {
    return HAL_ERROR;
 80033d8:	2301      	movs	r3, #1
 80033da:	e022      	b.n	8003422 <HAL_UART_Init+0x9a>
  }
  
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033e0:	2b00      	cmp	r3, #0
 80033e2:	d002      	beq.n	80033ea <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 80033e4:	6878      	ldr	r0, [r7, #4]
 80033e6:	f000 fd35 	bl	8003e54 <UART_AdvFeatureConfig>
  }
  
  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	687a      	ldr	r2, [r7, #4]
 80033f0:	6812      	ldr	r2, [r2, #0]
 80033f2:	6852      	ldr	r2, [r2, #4]
 80033f4:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80033f8:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	687a      	ldr	r2, [r7, #4]
 8003400:	6812      	ldr	r2, [r2, #0]
 8003402:	6892      	ldr	r2, [r2, #8]
 8003404:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003408:	609a      	str	r2, [r3, #8]
  
  /* Enable the Peripheral */
  __HAL_UART_ENABLE(huart);
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	687a      	ldr	r2, [r7, #4]
 8003410:	6812      	ldr	r2, [r2, #0]
 8003412:	6812      	ldr	r2, [r2, #0]
 8003414:	f042 0201 	orr.w	r2, r2, #1
 8003418:	601a      	str	r2, [r3, #0]
  
  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800341a:	6878      	ldr	r0, [r7, #4]
 800341c:	f000 fdbc 	bl	8003f98 <UART_CheckIdleState>
 8003420:	4603      	mov	r3, r0
}
 8003422:	4618      	mov	r0, r3
 8003424:	3708      	adds	r7, #8
 8003426:	46bd      	mov	sp, r7
 8003428:	bd80      	pop	{r7, pc}

0800342a <HAL_UART_Transmit>:
  * @param Size    Amount of data to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800342a:	b580      	push	{r7, lr}
 800342c:	b088      	sub	sp, #32
 800342e:	af02      	add	r7, sp, #8
 8003430:	60f8      	str	r0, [r7, #12]
 8003432:	60b9      	str	r1, [r7, #8]
 8003434:	603b      	str	r3, [r7, #0]
 8003436:	4613      	mov	r3, r2
 8003438:	80fb      	strh	r3, [r7, #6]
  uint16_t* tmp;
  uint32_t tickstart = 0U;
 800343a:	2300      	movs	r3, #0
 800343c:	617b      	str	r3, [r7, #20]
  
  /* Check that a Tx process is not already ongoing */
  if(huart->gState == HAL_UART_STATE_READY)
 800343e:	68fb      	ldr	r3, [r7, #12]
 8003440:	f893 3071 	ldrb.w	r3, [r3, #113]	; 0x71
 8003444:	b2db      	uxtb	r3, r3
 8003446:	2b20      	cmp	r3, #32
 8003448:	d177      	bne.n	800353a <HAL_UART_Transmit+0x110>
  {
    if((pData == NULL ) || (Size == 0U))
 800344a:	68bb      	ldr	r3, [r7, #8]
 800344c:	2b00      	cmp	r3, #0
 800344e:	d002      	beq.n	8003456 <HAL_UART_Transmit+0x2c>
 8003450:	88fb      	ldrh	r3, [r7, #6]
 8003452:	2b00      	cmp	r3, #0
 8003454:	d101      	bne.n	800345a <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003456:	2301      	movs	r3, #1
 8003458:	e070      	b.n	800353c <HAL_UART_Transmit+0x112>
    }
    
    /* Process Locked */
    __HAL_LOCK(huart);
 800345a:	68fb      	ldr	r3, [r7, #12]
 800345c:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8003460:	2b01      	cmp	r3, #1
 8003462:	d101      	bne.n	8003468 <HAL_UART_Transmit+0x3e>
 8003464:	2302      	movs	r3, #2
 8003466:	e069      	b.n	800353c <HAL_UART_Transmit+0x112>
 8003468:	68fb      	ldr	r3, [r7, #12]
 800346a:	2201      	movs	r2, #1
 800346c:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
    
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	2200      	movs	r2, #0
 8003474:	675a      	str	r2, [r3, #116]	; 0x74
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003476:	68fb      	ldr	r3, [r7, #12]
 8003478:	2221      	movs	r2, #33	; 0x21
 800347a:	f883 2071 	strb.w	r2, [r3, #113]	; 0x71
    
    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 800347e:	f7fd fcf9 	bl	8000e74 <HAL_GetTick>
 8003482:	6178      	str	r0, [r7, #20]
    
    huart->TxXferSize  = Size;
 8003484:	68fb      	ldr	r3, [r7, #12]
 8003486:	88fa      	ldrh	r2, [r7, #6]
 8003488:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 800348c:	68fb      	ldr	r3, [r7, #12]
 800348e:	88fa      	ldrh	r2, [r7, #6]
 8003490:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    
    while(huart->TxXferCount > 0U)
 8003494:	e034      	b.n	8003500 <HAL_UART_Transmit+0xd6>
    {
      if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003496:	683b      	ldr	r3, [r7, #0]
 8003498:	9300      	str	r3, [sp, #0]
 800349a:	697b      	ldr	r3, [r7, #20]
 800349c:	2200      	movs	r2, #0
 800349e:	2180      	movs	r1, #128	; 0x80
 80034a0:	68f8      	ldr	r0, [r7, #12]
 80034a2:	f000 fdc2 	bl	800402a <UART_WaitOnFlagUntilTimeout>
 80034a6:	4603      	mov	r3, r0
 80034a8:	2b00      	cmp	r3, #0
 80034aa:	d001      	beq.n	80034b0 <HAL_UART_Transmit+0x86>
      {
        return HAL_TIMEOUT;
 80034ac:	2303      	movs	r3, #3
 80034ae:	e045      	b.n	800353c <HAL_UART_Transmit+0x112>
      }
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80034b0:	68fb      	ldr	r3, [r7, #12]
 80034b2:	689b      	ldr	r3, [r3, #8]
 80034b4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80034b8:	d111      	bne.n	80034de <HAL_UART_Transmit+0xb4>
 80034ba:	68fb      	ldr	r3, [r7, #12]
 80034bc:	691b      	ldr	r3, [r3, #16]
 80034be:	2b00      	cmp	r3, #0
 80034c0:	d10d      	bne.n	80034de <HAL_UART_Transmit+0xb4>
      {
        tmp = (uint16_t*) pData;
 80034c2:	68bb      	ldr	r3, [r7, #8]
 80034c4:	613b      	str	r3, [r7, #16]
        huart->Instance->TDR = (*tmp & (uint16_t)0x01FFU);
 80034c6:	68fb      	ldr	r3, [r7, #12]
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	693a      	ldr	r2, [r7, #16]
 80034cc:	8812      	ldrh	r2, [r2, #0]
 80034ce:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80034d2:	b292      	uxth	r2, r2
 80034d4:	851a      	strh	r2, [r3, #40]	; 0x28
        pData += 2U;
 80034d6:	68bb      	ldr	r3, [r7, #8]
 80034d8:	3302      	adds	r3, #2
 80034da:	60bb      	str	r3, [r7, #8]
 80034dc:	e007      	b.n	80034ee <HAL_UART_Transmit+0xc4>
      }
      else
      {
        huart->Instance->TDR = (*pData++ & (uint8_t)0xFFU);
 80034de:	68fb      	ldr	r3, [r7, #12]
 80034e0:	681a      	ldr	r2, [r3, #0]
 80034e2:	68bb      	ldr	r3, [r7, #8]
 80034e4:	1c59      	adds	r1, r3, #1
 80034e6:	60b9      	str	r1, [r7, #8]
 80034e8:	781b      	ldrb	r3, [r3, #0]
 80034ea:	b29b      	uxth	r3, r3
 80034ec:	8513      	strh	r3, [r2, #40]	; 0x28
      }
      huart->TxXferCount--;
 80034ee:	68fb      	ldr	r3, [r7, #12]
 80034f0:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80034f4:	b29b      	uxth	r3, r3
 80034f6:	3b01      	subs	r3, #1
 80034f8:	b29a      	uxth	r2, r3
 80034fa:	68fb      	ldr	r3, [r7, #12]
 80034fc:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while(huart->TxXferCount > 0U)
 8003500:	68fb      	ldr	r3, [r7, #12]
 8003502:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8003506:	b29b      	uxth	r3, r3
 8003508:	2b00      	cmp	r3, #0
 800350a:	d1c4      	bne.n	8003496 <HAL_UART_Transmit+0x6c>
    }
    
    if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800350c:	683b      	ldr	r3, [r7, #0]
 800350e:	9300      	str	r3, [sp, #0]
 8003510:	697b      	ldr	r3, [r7, #20]
 8003512:	2200      	movs	r2, #0
 8003514:	2140      	movs	r1, #64	; 0x40
 8003516:	68f8      	ldr	r0, [r7, #12]
 8003518:	f000 fd87 	bl	800402a <UART_WaitOnFlagUntilTimeout>
 800351c:	4603      	mov	r3, r0
 800351e:	2b00      	cmp	r3, #0
 8003520:	d001      	beq.n	8003526 <HAL_UART_Transmit+0xfc>
    {
      return HAL_TIMEOUT;
 8003522:	2303      	movs	r3, #3
 8003524:	e00a      	b.n	800353c <HAL_UART_Transmit+0x112>
    }
    
    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003526:	68fb      	ldr	r3, [r7, #12]
 8003528:	2220      	movs	r2, #32
 800352a:	f883 2071 	strb.w	r2, [r3, #113]	; 0x71
    
    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800352e:	68fb      	ldr	r3, [r7, #12]
 8003530:	2200      	movs	r2, #0
 8003532:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
    
    return HAL_OK;
 8003536:	2300      	movs	r3, #0
 8003538:	e000      	b.n	800353c <HAL_UART_Transmit+0x112>
  }
  else
  {
    return HAL_BUSY;
 800353a:	2302      	movs	r3, #2
  }
}
 800353c:	4618      	mov	r0, r3
 800353e:	3718      	adds	r7, #24
 8003540:	46bd      	mov	sp, r7
 8003542:	bd80      	pop	{r7, pc}

08003544 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003544:	b580      	push	{r7, lr}
 8003546:	b086      	sub	sp, #24
 8003548:	af00      	add	r7, sp, #0
 800354a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	69db      	ldr	r3, [r3, #28]
 8003552:	617b      	str	r3, [r7, #20]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	613b      	str	r3, [r7, #16]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	689b      	ldr	r3, [r3, #8]
 8003562:	60fb      	str	r3, [r7, #12]
  uint32_t errorflags;
  
  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE));
 8003564:	697b      	ldr	r3, [r7, #20]
 8003566:	f003 030f 	and.w	r3, r3, #15
 800356a:	60bb      	str	r3, [r7, #8]
  if (errorflags == RESET)
 800356c:	68bb      	ldr	r3, [r7, #8]
 800356e:	2b00      	cmp	r3, #0
 8003570:	d113      	bne.n	800359a <HAL_UART_IRQHandler+0x56>
#if defined(USART_CR1_FIFOEN)
    if(((isrflags & USART_ISR_RXNE_RXFNE) != RESET) 
       && (   ((cr1its & USART_CR1_RXNEIE_RXFNEIE) != RESET)
           || ((cr3its & USART_CR3_RXFTIE) != RESET)) )
#else
    if(((isrflags & USART_ISR_RXNE) != RESET)
 8003572:	697b      	ldr	r3, [r7, #20]
 8003574:	f003 0320 	and.w	r3, r3, #32
 8003578:	2b00      	cmp	r3, #0
 800357a:	d00e      	beq.n	800359a <HAL_UART_IRQHandler+0x56>
       && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800357c:	693b      	ldr	r3, [r7, #16]
 800357e:	f003 0320 	and.w	r3, r3, #32
 8003582:	2b00      	cmp	r3, #0
 8003584:	d009      	beq.n	800359a <HAL_UART_IRQHandler+0x56>
#endif
    {
      if (huart->RxISR != NULL) {huart->RxISR(huart);}
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800358a:	2b00      	cmp	r3, #0
 800358c:	f000 8105 	beq.w	800379a <HAL_UART_IRQHandler+0x256>
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003594:	6878      	ldr	r0, [r7, #4]
 8003596:	4798      	blx	r3
      return;
 8003598:	e0ff      	b.n	800379a <HAL_UART_IRQHandler+0x256>
#if defined(USART_CR1_FIFOEN)
  if(   (errorflags != RESET)
     && (   (((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != RESET)
         ||  ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE)) != RESET))) )
#else
  if(   (errorflags != RESET)
 800359a:	68bb      	ldr	r3, [r7, #8]
 800359c:	2b00      	cmp	r3, #0
 800359e:	f000 80bf 	beq.w	8003720 <HAL_UART_IRQHandler+0x1dc>
     && (   ((cr3its & USART_CR3_EIE) != RESET)
 80035a2:	68fb      	ldr	r3, [r7, #12]
 80035a4:	f003 0301 	and.w	r3, r3, #1
 80035a8:	2b00      	cmp	r3, #0
 80035aa:	d105      	bne.n	80035b8 <HAL_UART_IRQHandler+0x74>
         || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)) )
 80035ac:	693b      	ldr	r3, [r7, #16]
 80035ae:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80035b2:	2b00      	cmp	r3, #0
 80035b4:	f000 80b4 	beq.w	8003720 <HAL_UART_IRQHandler+0x1dc>
#endif
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if(((isrflags & USART_ISR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80035b8:	697b      	ldr	r3, [r7, #20]
 80035ba:	f003 0301 	and.w	r3, r3, #1
 80035be:	2b00      	cmp	r3, #0
 80035c0:	d00e      	beq.n	80035e0 <HAL_UART_IRQHandler+0x9c>
 80035c2:	693b      	ldr	r3, [r7, #16]
 80035c4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80035c8:	2b00      	cmp	r3, #0
 80035ca:	d009      	beq.n	80035e0 <HAL_UART_IRQHandler+0x9c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	2201      	movs	r2, #1
 80035d2:	621a      	str	r2, [r3, #32]
      
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80035d8:	f043 0201 	orr.w	r2, r3, #1
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	675a      	str	r2, [r3, #116]	; 0x74
    }
    
    /* UART frame error interrupt occurred --------------------------------------*/
    if(((isrflags & USART_ISR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80035e0:	697b      	ldr	r3, [r7, #20]
 80035e2:	f003 0302 	and.w	r3, r3, #2
 80035e6:	2b00      	cmp	r3, #0
 80035e8:	d00e      	beq.n	8003608 <HAL_UART_IRQHandler+0xc4>
 80035ea:	68fb      	ldr	r3, [r7, #12]
 80035ec:	f003 0301 	and.w	r3, r3, #1
 80035f0:	2b00      	cmp	r3, #0
 80035f2:	d009      	beq.n	8003608 <HAL_UART_IRQHandler+0xc4>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	2202      	movs	r2, #2
 80035fa:	621a      	str	r2, [r3, #32]
      
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003600:	f043 0204 	orr.w	r2, r3, #4
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	675a      	str	r2, [r3, #116]	; 0x74
    }
    
    /* UART noise error interrupt occurred --------------------------------------*/
    if(((isrflags & USART_ISR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003608:	697b      	ldr	r3, [r7, #20]
 800360a:	f003 0304 	and.w	r3, r3, #4
 800360e:	2b00      	cmp	r3, #0
 8003610:	d00e      	beq.n	8003630 <HAL_UART_IRQHandler+0xec>
 8003612:	68fb      	ldr	r3, [r7, #12]
 8003614:	f003 0301 	and.w	r3, r3, #1
 8003618:	2b00      	cmp	r3, #0
 800361a:	d009      	beq.n	8003630 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	2204      	movs	r2, #4
 8003622:	621a      	str	r2, [r3, #32]
      
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003628:	f043 0202 	orr.w	r2, r3, #2
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	675a      	str	r2, [r3, #116]	; 0x74
#if defined(USART_CR1_FIFOEN)
    if(   ((isrflags & USART_ISR_ORE) != RESET)
       &&(  ((cr1its & USART_CR1_RXNEIE_RXFNEIE) != RESET) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != RESET)))
#else
    if(   ((isrflags & USART_ISR_ORE) != RESET)
 8003630:	697b      	ldr	r3, [r7, #20]
 8003632:	f003 0308 	and.w	r3, r3, #8
 8003636:	2b00      	cmp	r3, #0
 8003638:	d013      	beq.n	8003662 <HAL_UART_IRQHandler+0x11e>
       &&(  ((cr1its & USART_CR1_RXNEIE) != RESET) ||
 800363a:	693b      	ldr	r3, [r7, #16]
 800363c:	f003 0320 	and.w	r3, r3, #32
 8003640:	2b00      	cmp	r3, #0
 8003642:	d104      	bne.n	800364e <HAL_UART_IRQHandler+0x10a>
             ((cr3its & USART_CR3_EIE) != RESET)))
 8003644:	68fb      	ldr	r3, [r7, #12]
 8003646:	f003 0301 	and.w	r3, r3, #1
       &&(  ((cr1its & USART_CR1_RXNEIE) != RESET) ||
 800364a:	2b00      	cmp	r3, #0
 800364c:	d009      	beq.n	8003662 <HAL_UART_IRQHandler+0x11e>
#endif
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	2208      	movs	r2, #8
 8003654:	621a      	str	r2, [r3, #32]
      
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800365a:	f043 0208 	orr.w	r2, r3, #8
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	675a      	str	r2, [r3, #116]	; 0x74
    }
    
    /* Call UART Error Call back function if need be --------------------------*/
    if(huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003666:	2b00      	cmp	r3, #0
 8003668:	f000 8099 	beq.w	800379e <HAL_UART_IRQHandler+0x25a>
#if defined(USART_CR1_FIFOEN)
      if(((isrflags & USART_ISR_RXNE_RXFNE) != RESET) 
         && (   ((cr1its & USART_CR1_RXNEIE_RXFNEIE) != RESET)
             || ((cr3its & USART_CR3_RXFTIE) != RESET)) )
#else
      if(((isrflags & USART_ISR_RXNE) != RESET)
 800366c:	697b      	ldr	r3, [r7, #20]
 800366e:	f003 0320 	and.w	r3, r3, #32
 8003672:	2b00      	cmp	r3, #0
 8003674:	d00c      	beq.n	8003690 <HAL_UART_IRQHandler+0x14c>
         && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003676:	693b      	ldr	r3, [r7, #16]
 8003678:	f003 0320 	and.w	r3, r3, #32
 800367c:	2b00      	cmp	r3, #0
 800367e:	d007      	beq.n	8003690 <HAL_UART_IRQHandler+0x14c>
#endif
      {
        if (huart->RxISR != NULL) {huart->RxISR(huart);}
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003684:	2b00      	cmp	r3, #0
 8003686:	d003      	beq.n	8003690 <HAL_UART_IRQHandler+0x14c>
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800368c:	6878      	ldr	r0, [r7, #4]
 800368e:	4798      	blx	r3
      }
      
      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
      consider error as blocking */
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) ||
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003694:	f003 0308 	and.w	r3, r3, #8
 8003698:	2b00      	cmp	r3, #0
 800369a:	d106      	bne.n	80036aa <HAL_UART_IRQHandler+0x166>
          (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)))
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	689b      	ldr	r3, [r3, #8]
 80036a2:	f003 0340 	and.w	r3, r3, #64	; 0x40
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) ||
 80036a6:	2b40      	cmp	r3, #64	; 0x40
 80036a8:	d131      	bne.n	800370e <HAL_UART_IRQHandler+0x1ca>
      {
        /* Blocking error : transfer is aborted
        Set the UART state ready to be able to start again the process,
        Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80036aa:	6878      	ldr	r0, [r7, #4]
 80036ac:	f000 fd07 	bl	80040be <UART_EndRxTransfer>
        
        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	689b      	ldr	r3, [r3, #8]
 80036b6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80036ba:	2b40      	cmp	r3, #64	; 0x40
 80036bc:	d123      	bne.n	8003706 <HAL_UART_IRQHandler+0x1c2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	687a      	ldr	r2, [r7, #4]
 80036c4:	6812      	ldr	r2, [r2, #0]
 80036c6:	6892      	ldr	r2, [r2, #8]
 80036c8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80036cc:	609a      	str	r2, [r3, #8]
          
          /* Abort the UART DMA Rx channel */
          if(huart->hdmarx != NULL)
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80036d2:	2b00      	cmp	r3, #0
 80036d4:	d013      	beq.n	80036fe <HAL_UART_IRQHandler+0x1ba>
          {
            /* Set the UART DMA Abort callback : 
            will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80036da:	4a34      	ldr	r2, [pc, #208]	; (80037ac <HAL_UART_IRQHandler+0x268>)
 80036dc:	639a      	str	r2, [r3, #56]	; 0x38
            
            /* Abort DMA RX */
            if(HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80036e2:	4618      	mov	r0, r3
 80036e4:	f7fd fde4 	bl	80012b0 <HAL_DMA_Abort_IT>
 80036e8:	4603      	mov	r3, r0
 80036ea:	2b00      	cmp	r3, #0
 80036ec:	d016      	beq.n	800371c <HAL_UART_IRQHandler+0x1d8>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80036f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80036f4:	687a      	ldr	r2, [r7, #4]
 80036f6:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 80036f8:	4610      	mov	r0, r2
 80036fa:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80036fc:	e00e      	b.n	800371c <HAL_UART_IRQHandler+0x1d8>
            }
          }
          else
          {
            /* Call user error callback */
            HAL_UART_ErrorCallback(huart);
 80036fe:	6878      	ldr	r0, [r7, #4]
 8003700:	f000 f860 	bl	80037c4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003704:	e00a      	b.n	800371c <HAL_UART_IRQHandler+0x1d8>
          }
        }
        else
        {
          /* Call user error callback */
          HAL_UART_ErrorCallback(huart);
 8003706:	6878      	ldr	r0, [r7, #4]
 8003708:	f000 f85c 	bl	80037c4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800370c:	e006      	b.n	800371c <HAL_UART_IRQHandler+0x1d8>
      }
      else
      {
        /* Non Blocking error : transfer could go on. 
        Error is notified to user through user error callback */
        HAL_UART_ErrorCallback(huart);
 800370e:	6878      	ldr	r0, [r7, #4]
 8003710:	f000 f858 	bl	80037c4 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	2200      	movs	r2, #0
 8003718:	675a      	str	r2, [r3, #116]	; 0x74
      }
    }
    return;
 800371a:	e040      	b.n	800379e <HAL_UART_IRQHandler+0x25a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800371c:	bf00      	nop
    return;
 800371e:	e03e      	b.n	800379e <HAL_UART_IRQHandler+0x25a>
    
  } /* End if some error occurs */
  
  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if(((isrflags & USART_ISR_WUF) != RESET) && ((cr3its & USART_CR3_WUFIE) != RESET))
 8003720:	697b      	ldr	r3, [r7, #20]
 8003722:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003726:	2b00      	cmp	r3, #0
 8003728:	d015      	beq.n	8003756 <HAL_UART_IRQHandler+0x212>
 800372a:	68fb      	ldr	r3, [r7, #12]
 800372c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003730:	2b00      	cmp	r3, #0
 8003732:	d010      	beq.n	8003756 <HAL_UART_IRQHandler+0x212>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800373c:	621a      	str	r2, [r3, #32]
    /* Set the UART state ready to be able to start again the process */
    huart->gState  = HAL_UART_STATE_READY;
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	2220      	movs	r2, #32
 8003742:	f883 2071 	strb.w	r2, [r3, #113]	; 0x71
    huart->RxState = HAL_UART_STATE_READY;
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	2220      	movs	r2, #32
 800374a:	f883 2072 	strb.w	r2, [r3, #114]	; 0x72
    HAL_UARTEx_WakeupCallback(huart);
 800374e:	6878      	ldr	r0, [r7, #4]
 8003750:	f000 fd06 	bl	8004160 <HAL_UARTEx_WakeupCallback>
    return;
 8003754:	e026      	b.n	80037a4 <HAL_UART_IRQHandler+0x260>
#if defined(USART_CR1_FIFOEN)
  if(((isrflags & USART_ISR_TXE_TXFNF) != RESET) 
     && (   ((cr1its & USART_CR1_TXEIE_TXFNFIE) != RESET)
         || ((cr3its & USART_CR3_TXFTIE) != RESET)) )
#else
  if(((isrflags & USART_ISR_TXE) != RESET)
 8003756:	697b      	ldr	r3, [r7, #20]
 8003758:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800375c:	2b00      	cmp	r3, #0
 800375e:	d00d      	beq.n	800377c <HAL_UART_IRQHandler+0x238>
     && ((cr1its & USART_CR1_TXEIE) != RESET))
 8003760:	693b      	ldr	r3, [r7, #16]
 8003762:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003766:	2b00      	cmp	r3, #0
 8003768:	d008      	beq.n	800377c <HAL_UART_IRQHandler+0x238>
#endif
  {
    if (huart->TxISR != NULL) {huart->TxISR(huart);}
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800376e:	2b00      	cmp	r3, #0
 8003770:	d017      	beq.n	80037a2 <HAL_UART_IRQHandler+0x25e>
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003776:	6878      	ldr	r0, [r7, #4]
 8003778:	4798      	blx	r3
    return;
 800377a:	e012      	b.n	80037a2 <HAL_UART_IRQHandler+0x25e>
  }
  
  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if(((isrflags & USART_ISR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800377c:	697b      	ldr	r3, [r7, #20]
 800377e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003782:	2b00      	cmp	r3, #0
 8003784:	d00e      	beq.n	80037a4 <HAL_UART_IRQHandler+0x260>
 8003786:	693b      	ldr	r3, [r7, #16]
 8003788:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800378c:	2b00      	cmp	r3, #0
 800378e:	d009      	beq.n	80037a4 <HAL_UART_IRQHandler+0x260>
  {
    UART_EndTransmit_IT(huart);
 8003790:	6878      	ldr	r0, [r7, #4]
 8003792:	f000 fccb 	bl	800412c <UART_EndTransmit_IT>
    return;
 8003796:	bf00      	nop
 8003798:	e004      	b.n	80037a4 <HAL_UART_IRQHandler+0x260>
      return;
 800379a:	bf00      	nop
 800379c:	e002      	b.n	80037a4 <HAL_UART_IRQHandler+0x260>
    return;
 800379e:	bf00      	nop
 80037a0:	e000      	b.n	80037a4 <HAL_UART_IRQHandler+0x260>
    return;
 80037a2:	bf00      	nop
  {
    HAL_UARTEx_RxFifoFullCallback(huart);
    return;
  }
#endif
}
 80037a4:	3718      	adds	r7, #24
 80037a6:	46bd      	mov	sp, r7
 80037a8:	bd80      	pop	{r7, pc}
 80037aa:	bf00      	nop
 80037ac:	08004101 	.word	0x08004101

080037b0 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80037b0:	b480      	push	{r7}
 80037b2:	b083      	sub	sp, #12
 80037b4:	af00      	add	r7, sp, #0
 80037b6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 80037b8:	bf00      	nop
 80037ba:	370c      	adds	r7, #12
 80037bc:	46bd      	mov	sp, r7
 80037be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037c2:	4770      	bx	lr

080037c4 <HAL_UART_ErrorCallback>:
  * @brief UART error callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80037c4:	b480      	push	{r7}
 80037c6:	b083      	sub	sp, #12
 80037c8:	af00      	add	r7, sp, #0
 80037ca:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80037cc:	bf00      	nop
 80037ce:	370c      	adds	r7, #12
 80037d0:	46bd      	mov	sp, r7
 80037d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037d6:	4770      	bx	lr

080037d8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80037d8:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80037dc:	b088      	sub	sp, #32
 80037de:	af00      	add	r7, sp, #0
 80037e0:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg                     = 0x00000000U;
 80037e2:	2300      	movs	r3, #0
 80037e4:	61fb      	str	r3, [r7, #28]
  UART_ClockSourceTypeDef clocksource = UART_CLOCKSOURCE_UNDEFINED;
 80037e6:	2310      	movs	r3, #16
 80037e8:	76fb      	strb	r3, [r7, #27]
  uint16_t brrtemp                    = 0x0000U;
 80037ea:	2300      	movs	r3, #0
 80037ec:	817b      	strh	r3, [r7, #10]
  uint32_t usartdiv                   = 0x00000000U;
 80037ee:	2300      	movs	r3, #0
 80037f0:	617b      	str	r3, [r7, #20]
  HAL_StatusTypeDef ret               = HAL_OK;
 80037f2:	2300      	movs	r3, #0
 80037f4:	74fb      	strb	r3, [r7, #19]
  uint32_t lpuart_ker_ck_pres         = 0x00000000U;
 80037f6:	2300      	movs	r3, #0
 80037f8:	60fb      	str	r3, [r7, #12]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	689a      	ldr	r2, [r3, #8]
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	691b      	ldr	r3, [r3, #16]
 8003802:	431a      	orrs	r2, r3
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	695b      	ldr	r3, [r3, #20]
 8003808:	431a      	orrs	r2, r3
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	69db      	ldr	r3, [r3, #28]
 800380e:	4313      	orrs	r3, r2
 8003810:	61fb      	str	r3, [r7, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	681a      	ldr	r2, [r3, #0]
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	6819      	ldr	r1, [r3, #0]
 800381c:	4baa      	ldr	r3, [pc, #680]	; (8003ac8 <UART_SetConfig+0x2f0>)
 800381e:	400b      	ands	r3, r1
 8003820:	69f9      	ldr	r1, [r7, #28]
 8003822:	430b      	orrs	r3, r1
 8003824:	6013      	str	r3, [r2, #0]
  
  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	687a      	ldr	r2, [r7, #4]
 800382c:	6812      	ldr	r2, [r2, #0]
 800382e:	6852      	ldr	r2, [r2, #4]
 8003830:	f422 5140 	bic.w	r1, r2, #12288	; 0x3000
 8003834:	687a      	ldr	r2, [r7, #4]
 8003836:	68d2      	ldr	r2, [r2, #12]
 8003838:	430a      	orrs	r2, r1
 800383a:	605a      	str	r2, [r3, #4]
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART)
  * - set TXFTCFG bit according to huart->Init.TxFifoThreshold value
  * - set RXFTCFG bit according to huart->Init.RxFifoThreshold value */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	699b      	ldr	r3, [r3, #24]
 8003840:	61fb      	str	r3, [r7, #28]
  
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	4aa1      	ldr	r2, [pc, #644]	; (8003acc <UART_SetConfig+0x2f4>)
 8003848:	4293      	cmp	r3, r2
 800384a:	d004      	beq.n	8003856 <UART_SetConfig+0x7e>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	6a1b      	ldr	r3, [r3, #32]
 8003850:	69fa      	ldr	r2, [r7, #28]
 8003852:	4313      	orrs	r3, r2
 8003854:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	687a      	ldr	r2, [r7, #4]
 800385c:	6812      	ldr	r2, [r2, #0]
 800385e:	6892      	ldr	r2, [r2, #8]
 8003860:	f422 6130 	bic.w	r1, r2, #2816	; 0xb00
 8003864:	69fa      	ldr	r2, [r7, #28]
 8003866:	430a      	orrs	r2, r1
 8003868:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif
  
  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	4a98      	ldr	r2, [pc, #608]	; (8003ad0 <UART_SetConfig+0x2f8>)
 8003870:	4293      	cmp	r3, r2
 8003872:	d121      	bne.n	80038b8 <UART_SetConfig+0xe0>
 8003874:	4b97      	ldr	r3, [pc, #604]	; (8003ad4 <UART_SetConfig+0x2fc>)
 8003876:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800387a:	f003 0303 	and.w	r3, r3, #3
 800387e:	2b03      	cmp	r3, #3
 8003880:	d816      	bhi.n	80038b0 <UART_SetConfig+0xd8>
 8003882:	a201      	add	r2, pc, #4	; (adr r2, 8003888 <UART_SetConfig+0xb0>)
 8003884:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003888:	08003899 	.word	0x08003899
 800388c:	080038a5 	.word	0x080038a5
 8003890:	0800389f 	.word	0x0800389f
 8003894:	080038ab 	.word	0x080038ab
 8003898:	2301      	movs	r3, #1
 800389a:	76fb      	strb	r3, [r7, #27]
 800389c:	e0e4      	b.n	8003a68 <UART_SetConfig+0x290>
 800389e:	2302      	movs	r3, #2
 80038a0:	76fb      	strb	r3, [r7, #27]
 80038a2:	e0e1      	b.n	8003a68 <UART_SetConfig+0x290>
 80038a4:	2304      	movs	r3, #4
 80038a6:	76fb      	strb	r3, [r7, #27]
 80038a8:	e0de      	b.n	8003a68 <UART_SetConfig+0x290>
 80038aa:	2308      	movs	r3, #8
 80038ac:	76fb      	strb	r3, [r7, #27]
 80038ae:	e0db      	b.n	8003a68 <UART_SetConfig+0x290>
 80038b0:	2310      	movs	r3, #16
 80038b2:	76fb      	strb	r3, [r7, #27]
 80038b4:	bf00      	nop
 80038b6:	e0d7      	b.n	8003a68 <UART_SetConfig+0x290>
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	4a86      	ldr	r2, [pc, #536]	; (8003ad8 <UART_SetConfig+0x300>)
 80038be:	4293      	cmp	r3, r2
 80038c0:	d134      	bne.n	800392c <UART_SetConfig+0x154>
 80038c2:	4b84      	ldr	r3, [pc, #528]	; (8003ad4 <UART_SetConfig+0x2fc>)
 80038c4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80038c8:	f003 030c 	and.w	r3, r3, #12
 80038cc:	2b0c      	cmp	r3, #12
 80038ce:	d829      	bhi.n	8003924 <UART_SetConfig+0x14c>
 80038d0:	a201      	add	r2, pc, #4	; (adr r2, 80038d8 <UART_SetConfig+0x100>)
 80038d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80038d6:	bf00      	nop
 80038d8:	0800390d 	.word	0x0800390d
 80038dc:	08003925 	.word	0x08003925
 80038e0:	08003925 	.word	0x08003925
 80038e4:	08003925 	.word	0x08003925
 80038e8:	08003919 	.word	0x08003919
 80038ec:	08003925 	.word	0x08003925
 80038f0:	08003925 	.word	0x08003925
 80038f4:	08003925 	.word	0x08003925
 80038f8:	08003913 	.word	0x08003913
 80038fc:	08003925 	.word	0x08003925
 8003900:	08003925 	.word	0x08003925
 8003904:	08003925 	.word	0x08003925
 8003908:	0800391f 	.word	0x0800391f
 800390c:	2300      	movs	r3, #0
 800390e:	76fb      	strb	r3, [r7, #27]
 8003910:	e0aa      	b.n	8003a68 <UART_SetConfig+0x290>
 8003912:	2302      	movs	r3, #2
 8003914:	76fb      	strb	r3, [r7, #27]
 8003916:	e0a7      	b.n	8003a68 <UART_SetConfig+0x290>
 8003918:	2304      	movs	r3, #4
 800391a:	76fb      	strb	r3, [r7, #27]
 800391c:	e0a4      	b.n	8003a68 <UART_SetConfig+0x290>
 800391e:	2308      	movs	r3, #8
 8003920:	76fb      	strb	r3, [r7, #27]
 8003922:	e0a1      	b.n	8003a68 <UART_SetConfig+0x290>
 8003924:	2310      	movs	r3, #16
 8003926:	76fb      	strb	r3, [r7, #27]
 8003928:	bf00      	nop
 800392a:	e09d      	b.n	8003a68 <UART_SetConfig+0x290>
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	4a6a      	ldr	r2, [pc, #424]	; (8003adc <UART_SetConfig+0x304>)
 8003932:	4293      	cmp	r3, r2
 8003934:	d120      	bne.n	8003978 <UART_SetConfig+0x1a0>
 8003936:	4b67      	ldr	r3, [pc, #412]	; (8003ad4 <UART_SetConfig+0x2fc>)
 8003938:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800393c:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8003940:	2b10      	cmp	r3, #16
 8003942:	d00f      	beq.n	8003964 <UART_SetConfig+0x18c>
 8003944:	2b10      	cmp	r3, #16
 8003946:	d802      	bhi.n	800394e <UART_SetConfig+0x176>
 8003948:	2b00      	cmp	r3, #0
 800394a:	d005      	beq.n	8003958 <UART_SetConfig+0x180>
 800394c:	e010      	b.n	8003970 <UART_SetConfig+0x198>
 800394e:	2b20      	cmp	r3, #32
 8003950:	d005      	beq.n	800395e <UART_SetConfig+0x186>
 8003952:	2b30      	cmp	r3, #48	; 0x30
 8003954:	d009      	beq.n	800396a <UART_SetConfig+0x192>
 8003956:	e00b      	b.n	8003970 <UART_SetConfig+0x198>
 8003958:	2300      	movs	r3, #0
 800395a:	76fb      	strb	r3, [r7, #27]
 800395c:	e084      	b.n	8003a68 <UART_SetConfig+0x290>
 800395e:	2302      	movs	r3, #2
 8003960:	76fb      	strb	r3, [r7, #27]
 8003962:	e081      	b.n	8003a68 <UART_SetConfig+0x290>
 8003964:	2304      	movs	r3, #4
 8003966:	76fb      	strb	r3, [r7, #27]
 8003968:	e07e      	b.n	8003a68 <UART_SetConfig+0x290>
 800396a:	2308      	movs	r3, #8
 800396c:	76fb      	strb	r3, [r7, #27]
 800396e:	e07b      	b.n	8003a68 <UART_SetConfig+0x290>
 8003970:	2310      	movs	r3, #16
 8003972:	76fb      	strb	r3, [r7, #27]
 8003974:	bf00      	nop
 8003976:	e077      	b.n	8003a68 <UART_SetConfig+0x290>
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	4a58      	ldr	r2, [pc, #352]	; (8003ae0 <UART_SetConfig+0x308>)
 800397e:	4293      	cmp	r3, r2
 8003980:	d120      	bne.n	80039c4 <UART_SetConfig+0x1ec>
 8003982:	4b54      	ldr	r3, [pc, #336]	; (8003ad4 <UART_SetConfig+0x2fc>)
 8003984:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003988:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800398c:	2b40      	cmp	r3, #64	; 0x40
 800398e:	d00f      	beq.n	80039b0 <UART_SetConfig+0x1d8>
 8003990:	2b40      	cmp	r3, #64	; 0x40
 8003992:	d802      	bhi.n	800399a <UART_SetConfig+0x1c2>
 8003994:	2b00      	cmp	r3, #0
 8003996:	d005      	beq.n	80039a4 <UART_SetConfig+0x1cc>
 8003998:	e010      	b.n	80039bc <UART_SetConfig+0x1e4>
 800399a:	2b80      	cmp	r3, #128	; 0x80
 800399c:	d005      	beq.n	80039aa <UART_SetConfig+0x1d2>
 800399e:	2bc0      	cmp	r3, #192	; 0xc0
 80039a0:	d009      	beq.n	80039b6 <UART_SetConfig+0x1de>
 80039a2:	e00b      	b.n	80039bc <UART_SetConfig+0x1e4>
 80039a4:	2300      	movs	r3, #0
 80039a6:	76fb      	strb	r3, [r7, #27]
 80039a8:	e05e      	b.n	8003a68 <UART_SetConfig+0x290>
 80039aa:	2302      	movs	r3, #2
 80039ac:	76fb      	strb	r3, [r7, #27]
 80039ae:	e05b      	b.n	8003a68 <UART_SetConfig+0x290>
 80039b0:	2304      	movs	r3, #4
 80039b2:	76fb      	strb	r3, [r7, #27]
 80039b4:	e058      	b.n	8003a68 <UART_SetConfig+0x290>
 80039b6:	2308      	movs	r3, #8
 80039b8:	76fb      	strb	r3, [r7, #27]
 80039ba:	e055      	b.n	8003a68 <UART_SetConfig+0x290>
 80039bc:	2310      	movs	r3, #16
 80039be:	76fb      	strb	r3, [r7, #27]
 80039c0:	bf00      	nop
 80039c2:	e051      	b.n	8003a68 <UART_SetConfig+0x290>
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	4a46      	ldr	r2, [pc, #280]	; (8003ae4 <UART_SetConfig+0x30c>)
 80039ca:	4293      	cmp	r3, r2
 80039cc:	d124      	bne.n	8003a18 <UART_SetConfig+0x240>
 80039ce:	4b41      	ldr	r3, [pc, #260]	; (8003ad4 <UART_SetConfig+0x2fc>)
 80039d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80039d4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80039d8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80039dc:	d012      	beq.n	8003a04 <UART_SetConfig+0x22c>
 80039de:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80039e2:	d802      	bhi.n	80039ea <UART_SetConfig+0x212>
 80039e4:	2b00      	cmp	r3, #0
 80039e6:	d007      	beq.n	80039f8 <UART_SetConfig+0x220>
 80039e8:	e012      	b.n	8003a10 <UART_SetConfig+0x238>
 80039ea:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80039ee:	d006      	beq.n	80039fe <UART_SetConfig+0x226>
 80039f0:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80039f4:	d009      	beq.n	8003a0a <UART_SetConfig+0x232>
 80039f6:	e00b      	b.n	8003a10 <UART_SetConfig+0x238>
 80039f8:	2300      	movs	r3, #0
 80039fa:	76fb      	strb	r3, [r7, #27]
 80039fc:	e034      	b.n	8003a68 <UART_SetConfig+0x290>
 80039fe:	2302      	movs	r3, #2
 8003a00:	76fb      	strb	r3, [r7, #27]
 8003a02:	e031      	b.n	8003a68 <UART_SetConfig+0x290>
 8003a04:	2304      	movs	r3, #4
 8003a06:	76fb      	strb	r3, [r7, #27]
 8003a08:	e02e      	b.n	8003a68 <UART_SetConfig+0x290>
 8003a0a:	2308      	movs	r3, #8
 8003a0c:	76fb      	strb	r3, [r7, #27]
 8003a0e:	e02b      	b.n	8003a68 <UART_SetConfig+0x290>
 8003a10:	2310      	movs	r3, #16
 8003a12:	76fb      	strb	r3, [r7, #27]
 8003a14:	bf00      	nop
 8003a16:	e027      	b.n	8003a68 <UART_SetConfig+0x290>
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	4a2b      	ldr	r2, [pc, #172]	; (8003acc <UART_SetConfig+0x2f4>)
 8003a1e:	4293      	cmp	r3, r2
 8003a20:	d123      	bne.n	8003a6a <UART_SetConfig+0x292>
 8003a22:	4b2c      	ldr	r3, [pc, #176]	; (8003ad4 <UART_SetConfig+0x2fc>)
 8003a24:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003a28:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8003a2c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003a30:	d012      	beq.n	8003a58 <UART_SetConfig+0x280>
 8003a32:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003a36:	d802      	bhi.n	8003a3e <UART_SetConfig+0x266>
 8003a38:	2b00      	cmp	r3, #0
 8003a3a:	d007      	beq.n	8003a4c <UART_SetConfig+0x274>
 8003a3c:	e012      	b.n	8003a64 <UART_SetConfig+0x28c>
 8003a3e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003a42:	d006      	beq.n	8003a52 <UART_SetConfig+0x27a>
 8003a44:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8003a48:	d009      	beq.n	8003a5e <UART_SetConfig+0x286>
 8003a4a:	e00b      	b.n	8003a64 <UART_SetConfig+0x28c>
 8003a4c:	2300      	movs	r3, #0
 8003a4e:	76fb      	strb	r3, [r7, #27]
 8003a50:	e00a      	b.n	8003a68 <UART_SetConfig+0x290>
 8003a52:	2302      	movs	r3, #2
 8003a54:	76fb      	strb	r3, [r7, #27]
 8003a56:	e007      	b.n	8003a68 <UART_SetConfig+0x290>
 8003a58:	2304      	movs	r3, #4
 8003a5a:	76fb      	strb	r3, [r7, #27]
 8003a5c:	e004      	b.n	8003a68 <UART_SetConfig+0x290>
 8003a5e:	2308      	movs	r3, #8
 8003a60:	76fb      	strb	r3, [r7, #27]
 8003a62:	e001      	b.n	8003a68 <UART_SetConfig+0x290>
 8003a64:	2310      	movs	r3, #16
 8003a66:	76fb      	strb	r3, [r7, #27]
 8003a68:	bf00      	nop
  
  /* Check LPUART instance */
  if(UART_INSTANCE_LOWPOWER(huart))
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	4a17      	ldr	r2, [pc, #92]	; (8003acc <UART_SetConfig+0x2f4>)
 8003a70:	4293      	cmp	r3, r2
 8003a72:	f040 80ee 	bne.w	8003c52 <UART_SetConfig+0x47a>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8003a76:	7efb      	ldrb	r3, [r7, #27]
 8003a78:	2b08      	cmp	r3, #8
 8003a7a:	d837      	bhi.n	8003aec <UART_SetConfig+0x314>
 8003a7c:	a201      	add	r2, pc, #4	; (adr r2, 8003a84 <UART_SetConfig+0x2ac>)
 8003a7e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003a82:	bf00      	nop
 8003a84:	08003aa9 	.word	0x08003aa9
 8003a88:	08003aed 	.word	0x08003aed
 8003a8c:	08003ab1 	.word	0x08003ab1
 8003a90:	08003aed 	.word	0x08003aed
 8003a94:	08003ab7 	.word	0x08003ab7
 8003a98:	08003aed 	.word	0x08003aed
 8003a9c:	08003aed 	.word	0x08003aed
 8003aa0:	08003aed 	.word	0x08003aed
 8003aa4:	08003abf 	.word	0x08003abf
    {
    case UART_CLOCKSOURCE_PCLK1:
#if defined(USART_PRESC_PRESCALER)
      lpuart_ker_ck_pres = (HAL_RCC_GetPCLK1Freq()/UARTPrescTable[huart->Init.ClockPrescaler]);
#else
      lpuart_ker_ck_pres = HAL_RCC_GetPCLK1Freq();
 8003aa8:	f7fe fd0a 	bl	80024c0 <HAL_RCC_GetPCLK1Freq>
 8003aac:	60f8      	str	r0, [r7, #12]
#endif
      break;
 8003aae:	e020      	b.n	8003af2 <UART_SetConfig+0x31a>
    case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
      lpuart_ker_ck_pres = ((uint32_t)HSI_VALUE/UARTPrescTable[huart->Init.ClockPrescaler]);
#else
      lpuart_ker_ck_pres = (uint32_t)HSI_VALUE;
 8003ab0:	4b0d      	ldr	r3, [pc, #52]	; (8003ae8 <UART_SetConfig+0x310>)
 8003ab2:	60fb      	str	r3, [r7, #12]
#endif
      break;
 8003ab4:	e01d      	b.n	8003af2 <UART_SetConfig+0x31a>
    case UART_CLOCKSOURCE_SYSCLK:
#if defined(USART_PRESC_PRESCALER)
      lpuart_ker_ck_pres = (HAL_RCC_GetSysClockFreq()/UARTPrescTable[huart->Init.ClockPrescaler]);
#else
      lpuart_ker_ck_pres = HAL_RCC_GetSysClockFreq();
 8003ab6:	f7fe fc47 	bl	8002348 <HAL_RCC_GetSysClockFreq>
 8003aba:	60f8      	str	r0, [r7, #12]
#endif
      break;
 8003abc:	e019      	b.n	8003af2 <UART_SetConfig+0x31a>
    case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
      lpuart_ker_ck_pres = ((uint32_t)LSE_VALUE/UARTPrescTable[huart->Init.ClockPrescaler]);
#else
      lpuart_ker_ck_pres = (uint32_t)LSE_VALUE;
 8003abe:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003ac2:	60fb      	str	r3, [r7, #12]
#endif
      break;
 8003ac4:	e015      	b.n	8003af2 <UART_SetConfig+0x31a>
 8003ac6:	bf00      	nop
 8003ac8:	efff69f3 	.word	0xefff69f3
 8003acc:	40008000 	.word	0x40008000
 8003ad0:	40013800 	.word	0x40013800
 8003ad4:	40021000 	.word	0x40021000
 8003ad8:	40004400 	.word	0x40004400
 8003adc:	40004800 	.word	0x40004800
 8003ae0:	40004c00 	.word	0x40004c00
 8003ae4:	40005000 	.word	0x40005000
 8003ae8:	00f42400 	.word	0x00f42400
    case UART_CLOCKSOURCE_UNDEFINED:
    default:
      ret = HAL_ERROR;
 8003aec:	2301      	movs	r3, #1
 8003aee:	74fb      	strb	r3, [r7, #19]
      break;
 8003af0:	bf00      	nop
    }
    
    /* if proper clock source reported */
    if (lpuart_ker_ck_pres != 0U)
 8003af2:	68fb      	ldr	r3, [r7, #12]
 8003af4:	2b00      	cmp	r3, #0
 8003af6:	f000 819e 	beq.w	8003e36 <UART_SetConfig+0x65e>
    {
      /* ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	685a      	ldr	r2, [r3, #4]
 8003afe:	4613      	mov	r3, r2
 8003b00:	005b      	lsls	r3, r3, #1
 8003b02:	441a      	add	r2, r3
 8003b04:	68fb      	ldr	r3, [r7, #12]
 8003b06:	429a      	cmp	r2, r3
 8003b08:	d805      	bhi.n	8003b16 <UART_SetConfig+0x33e>
          (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) ))
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	685b      	ldr	r3, [r3, #4]
 8003b0e:	031a      	lsls	r2, r3, #12
      if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
 8003b10:	68fb      	ldr	r3, [r7, #12]
 8003b12:	429a      	cmp	r2, r3
 8003b14:	d202      	bcs.n	8003b1c <UART_SetConfig+0x344>
      {
        ret = HAL_ERROR;
 8003b16:	2301      	movs	r3, #1
 8003b18:	74fb      	strb	r3, [r7, #19]
 8003b1a:	e18c      	b.n	8003e36 <UART_SetConfig+0x65e>
      }
      else
      {
        switch (clocksource)
 8003b1c:	7efb      	ldrb	r3, [r7, #27]
 8003b1e:	2b08      	cmp	r3, #8
 8003b20:	f200 8084 	bhi.w	8003c2c <UART_SetConfig+0x454>
 8003b24:	a201      	add	r2, pc, #4	; (adr r2, 8003b2c <UART_SetConfig+0x354>)
 8003b26:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003b2a:	bf00      	nop
 8003b2c:	08003b51 	.word	0x08003b51
 8003b30:	08003c2d 	.word	0x08003c2d
 8003b34:	08003b91 	.word	0x08003b91
 8003b38:	08003c2d 	.word	0x08003c2d
 8003b3c:	08003bc5 	.word	0x08003bc5
 8003b40:	08003c2d 	.word	0x08003c2d
 8003b44:	08003c2d 	.word	0x08003c2d
 8003b48:	08003c2d 	.word	0x08003c2d
 8003b4c:	08003c03 	.word	0x08003c03
        {
        case UART_CLOCKSOURCE_PCLK1:
#if defined(USART_PRESC_PRESCALER)
          usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
          usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8003b50:	f7fe fcb6 	bl	80024c0 <HAL_RCC_GetPCLK1Freq>
 8003b54:	4603      	mov	r3, r0
 8003b56:	f04f 0400 	mov.w	r4, #0
 8003b5a:	ea4f 2904 	mov.w	r9, r4, lsl #8
 8003b5e:	ea49 6913 	orr.w	r9, r9, r3, lsr #24
 8003b62:	ea4f 2803 	mov.w	r8, r3, lsl #8
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	685b      	ldr	r3, [r3, #4]
 8003b6a:	085b      	lsrs	r3, r3, #1
 8003b6c:	f04f 0400 	mov.w	r4, #0
 8003b70:	eb18 0003 	adds.w	r0, r8, r3
 8003b74:	eb49 0104 	adc.w	r1, r9, r4
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	685b      	ldr	r3, [r3, #4]
 8003b7c:	f04f 0400 	mov.w	r4, #0
 8003b80:	461a      	mov	r2, r3
 8003b82:	4623      	mov	r3, r4
 8003b84:	f7fc ffae 	bl	8000ae4 <__aeabi_uldivmod>
 8003b88:	4603      	mov	r3, r0
 8003b8a:	460c      	mov	r4, r1
 8003b8c:	617b      	str	r3, [r7, #20]
#endif
          break;
 8003b8e:	e050      	b.n	8003c32 <UART_SetConfig+0x45a>
        case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
          usartdiv = (uint32_t)(UART_DIV_LPUART(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
          usartdiv = (uint32_t)(UART_DIV_LPUART(HSI_VALUE, huart->Init.BaudRate));
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	685b      	ldr	r3, [r3, #4]
 8003b94:	085b      	lsrs	r3, r3, #1
 8003b96:	f04f 0400 	mov.w	r4, #0
 8003b9a:	49ad      	ldr	r1, [pc, #692]	; (8003e50 <UART_SetConfig+0x678>)
 8003b9c:	f04f 0200 	mov.w	r2, #0
 8003ba0:	eb13 0801 	adds.w	r8, r3, r1
 8003ba4:	eb44 0902 	adc.w	r9, r4, r2
 8003ba8:	4640      	mov	r0, r8
 8003baa:	4649      	mov	r1, r9
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	685b      	ldr	r3, [r3, #4]
 8003bb0:	f04f 0400 	mov.w	r4, #0
 8003bb4:	461a      	mov	r2, r3
 8003bb6:	4623      	mov	r3, r4
 8003bb8:	f7fc ff94 	bl	8000ae4 <__aeabi_uldivmod>
 8003bbc:	4603      	mov	r3, r0
 8003bbe:	460c      	mov	r4, r1
 8003bc0:	617b      	str	r3, [r7, #20]
#endif
          break;
 8003bc2:	e036      	b.n	8003c32 <UART_SetConfig+0x45a>
        case UART_CLOCKSOURCE_SYSCLK:
#if defined(USART_PRESC_PRESCALER)
          usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
          usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8003bc4:	f7fe fbc0 	bl	8002348 <HAL_RCC_GetSysClockFreq>
 8003bc8:	4603      	mov	r3, r0
 8003bca:	461a      	mov	r2, r3
 8003bcc:	f04f 0300 	mov.w	r3, #0
 8003bd0:	021d      	lsls	r5, r3, #8
 8003bd2:	ea45 6512 	orr.w	r5, r5, r2, lsr #24
 8003bd6:	0214      	lsls	r4, r2, #8
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	685b      	ldr	r3, [r3, #4]
 8003bdc:	085b      	lsrs	r3, r3, #1
 8003bde:	461a      	mov	r2, r3
 8003be0:	f04f 0300 	mov.w	r3, #0
 8003be4:	18a0      	adds	r0, r4, r2
 8003be6:	eb45 0103 	adc.w	r1, r5, r3
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	685b      	ldr	r3, [r3, #4]
 8003bee:	f04f 0400 	mov.w	r4, #0
 8003bf2:	461a      	mov	r2, r3
 8003bf4:	4623      	mov	r3, r4
 8003bf6:	f7fc ff75 	bl	8000ae4 <__aeabi_uldivmod>
 8003bfa:	4603      	mov	r3, r0
 8003bfc:	460c      	mov	r4, r1
 8003bfe:	617b      	str	r3, [r7, #20]
#endif
          break;
 8003c00:	e017      	b.n	8003c32 <UART_SetConfig+0x45a>
        case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
          usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
          usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate));
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	685b      	ldr	r3, [r3, #4]
 8003c06:	085b      	lsrs	r3, r3, #1
 8003c08:	f04f 0400 	mov.w	r4, #0
 8003c0c:	f513 0000 	adds.w	r0, r3, #8388608	; 0x800000
 8003c10:	f144 0100 	adc.w	r1, r4, #0
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	685b      	ldr	r3, [r3, #4]
 8003c18:	f04f 0400 	mov.w	r4, #0
 8003c1c:	461a      	mov	r2, r3
 8003c1e:	4623      	mov	r3, r4
 8003c20:	f7fc ff60 	bl	8000ae4 <__aeabi_uldivmod>
 8003c24:	4603      	mov	r3, r0
 8003c26:	460c      	mov	r4, r1
 8003c28:	617b      	str	r3, [r7, #20]
#endif
          break;
 8003c2a:	e002      	b.n	8003c32 <UART_SetConfig+0x45a>
        case UART_CLOCKSOURCE_UNDEFINED:
        default:
          ret = HAL_ERROR;
 8003c2c:	2301      	movs	r3, #1
 8003c2e:	74fb      	strb	r3, [r7, #19]
          break;
 8003c30:	bf00      	nop
        }
        
        /* It is forbidden to write values lower than 0x300 in the LPUART_BRR register */
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8003c32:	697b      	ldr	r3, [r7, #20]
 8003c34:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003c38:	d308      	bcc.n	8003c4c <UART_SetConfig+0x474>
 8003c3a:	697b      	ldr	r3, [r7, #20]
 8003c3c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003c40:	d204      	bcs.n	8003c4c <UART_SetConfig+0x474>
        {
          huart->Instance->BRR = usartdiv;
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	697a      	ldr	r2, [r7, #20]
 8003c48:	60da      	str	r2, [r3, #12]
 8003c4a:	e0f4      	b.n	8003e36 <UART_SetConfig+0x65e>
        }
        else
        {
          ret = HAL_ERROR;
 8003c4c:	2301      	movs	r3, #1
 8003c4e:	74fb      	strb	r3, [r7, #19]
 8003c50:	e0f1      	b.n	8003e36 <UART_SetConfig+0x65e>
        }
      }  /*   if ( (tmpreg < (3 * huart->Init.BaudRate) ) || (tmpreg > (4096 * huart->Init.BaudRate) )) */
    } /* if (tmpreg != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	69db      	ldr	r3, [r3, #28]
 8003c56:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003c5a:	d17e      	bne.n	8003d5a <UART_SetConfig+0x582>
  {
    switch (clocksource)
 8003c5c:	7efb      	ldrb	r3, [r7, #27]
 8003c5e:	2b08      	cmp	r3, #8
 8003c60:	d85b      	bhi.n	8003d1a <UART_SetConfig+0x542>
 8003c62:	a201      	add	r2, pc, #4	; (adr r2, 8003c68 <UART_SetConfig+0x490>)
 8003c64:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003c68:	08003c8d 	.word	0x08003c8d
 8003c6c:	08003cab 	.word	0x08003cab
 8003c70:	08003cc9 	.word	0x08003cc9
 8003c74:	08003d1b 	.word	0x08003d1b
 8003c78:	08003ce5 	.word	0x08003ce5
 8003c7c:	08003d1b 	.word	0x08003d1b
 8003c80:	08003d1b 	.word	0x08003d1b
 8003c84:	08003d1b 	.word	0x08003d1b
 8003c88:	08003d03 	.word	0x08003d03
    {
    case UART_CLOCKSOURCE_PCLK1:
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8003c8c:	f7fe fc18 	bl	80024c0 <HAL_RCC_GetPCLK1Freq>
 8003c90:	4603      	mov	r3, r0
 8003c92:	005a      	lsls	r2, r3, #1
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	685b      	ldr	r3, [r3, #4]
 8003c98:	085b      	lsrs	r3, r3, #1
 8003c9a:	441a      	add	r2, r3
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	685b      	ldr	r3, [r3, #4]
 8003ca0:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ca4:	b29b      	uxth	r3, r3
 8003ca6:	617b      	str	r3, [r7, #20]
#endif
      break;
 8003ca8:	e03a      	b.n	8003d20 <UART_SetConfig+0x548>
    case UART_CLOCKSOURCE_PCLK2:
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8003caa:	f7fe fc1d 	bl	80024e8 <HAL_RCC_GetPCLK2Freq>
 8003cae:	4603      	mov	r3, r0
 8003cb0:	005a      	lsls	r2, r3, #1
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	685b      	ldr	r3, [r3, #4]
 8003cb6:	085b      	lsrs	r3, r3, #1
 8003cb8:	441a      	add	r2, r3
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	685b      	ldr	r3, [r3, #4]
 8003cbe:	fbb2 f3f3 	udiv	r3, r2, r3
 8003cc2:	b29b      	uxth	r3, r3
 8003cc4:	617b      	str	r3, [r7, #20]
#endif
      break;
 8003cc6:	e02b      	b.n	8003d20 <UART_SetConfig+0x548>
    case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	685b      	ldr	r3, [r3, #4]
 8003ccc:	085b      	lsrs	r3, r3, #1
 8003cce:	f103 73f4 	add.w	r3, r3, #31981568	; 0x1e80000
 8003cd2:	f503 4390 	add.w	r3, r3, #18432	; 0x4800
 8003cd6:	687a      	ldr	r2, [r7, #4]
 8003cd8:	6852      	ldr	r2, [r2, #4]
 8003cda:	fbb3 f3f2 	udiv	r3, r3, r2
 8003cde:	b29b      	uxth	r3, r3
 8003ce0:	617b      	str	r3, [r7, #20]
#endif
      break;
 8003ce2:	e01d      	b.n	8003d20 <UART_SetConfig+0x548>
    case UART_CLOCKSOURCE_SYSCLK:
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8003ce4:	f7fe fb30 	bl	8002348 <HAL_RCC_GetSysClockFreq>
 8003ce8:	4603      	mov	r3, r0
 8003cea:	005a      	lsls	r2, r3, #1
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	685b      	ldr	r3, [r3, #4]
 8003cf0:	085b      	lsrs	r3, r3, #1
 8003cf2:	441a      	add	r2, r3
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	685b      	ldr	r3, [r3, #4]
 8003cf8:	fbb2 f3f3 	udiv	r3, r2, r3
 8003cfc:	b29b      	uxth	r3, r3
 8003cfe:	617b      	str	r3, [r7, #20]
#endif
      break;
 8003d00:	e00e      	b.n	8003d20 <UART_SetConfig+0x548>
    case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	685b      	ldr	r3, [r3, #4]
 8003d06:	085b      	lsrs	r3, r3, #1
 8003d08:	f503 3280 	add.w	r2, r3, #65536	; 0x10000
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	685b      	ldr	r3, [r3, #4]
 8003d10:	fbb2 f3f3 	udiv	r3, r2, r3
 8003d14:	b29b      	uxth	r3, r3
 8003d16:	617b      	str	r3, [r7, #20]
#endif
      break;
 8003d18:	e002      	b.n	8003d20 <UART_SetConfig+0x548>
    case UART_CLOCKSOURCE_UNDEFINED:
    default:
      ret = HAL_ERROR;
 8003d1a:	2301      	movs	r3, #1
 8003d1c:	74fb      	strb	r3, [r7, #19]
      break;
 8003d1e:	bf00      	nop
    }
    
    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003d20:	697b      	ldr	r3, [r7, #20]
 8003d22:	2b0f      	cmp	r3, #15
 8003d24:	d916      	bls.n	8003d54 <UART_SetConfig+0x57c>
 8003d26:	697b      	ldr	r3, [r7, #20]
 8003d28:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003d2c:	d212      	bcs.n	8003d54 <UART_SetConfig+0x57c>
    {
      brrtemp = usartdiv & 0xFFF0U;
 8003d2e:	697b      	ldr	r3, [r7, #20]
 8003d30:	b29b      	uxth	r3, r3
 8003d32:	f023 030f 	bic.w	r3, r3, #15
 8003d36:	817b      	strh	r3, [r7, #10]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003d38:	697b      	ldr	r3, [r7, #20]
 8003d3a:	085b      	lsrs	r3, r3, #1
 8003d3c:	b29b      	uxth	r3, r3
 8003d3e:	f003 0307 	and.w	r3, r3, #7
 8003d42:	b29a      	uxth	r2, r3
 8003d44:	897b      	ldrh	r3, [r7, #10]
 8003d46:	4313      	orrs	r3, r2
 8003d48:	817b      	strh	r3, [r7, #10]
      huart->Instance->BRR = brrtemp;
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	897a      	ldrh	r2, [r7, #10]
 8003d50:	60da      	str	r2, [r3, #12]
 8003d52:	e070      	b.n	8003e36 <UART_SetConfig+0x65e>
    }
    else
    {
      ret = HAL_ERROR;
 8003d54:	2301      	movs	r3, #1
 8003d56:	74fb      	strb	r3, [r7, #19]
 8003d58:	e06d      	b.n	8003e36 <UART_SetConfig+0x65e>
    }
  }
  else
  {
    switch (clocksource)
 8003d5a:	7efb      	ldrb	r3, [r7, #27]
 8003d5c:	2b08      	cmp	r3, #8
 8003d5e:	d859      	bhi.n	8003e14 <UART_SetConfig+0x63c>
 8003d60:	a201      	add	r2, pc, #4	; (adr r2, 8003d68 <UART_SetConfig+0x590>)
 8003d62:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003d66:	bf00      	nop
 8003d68:	08003d8d 	.word	0x08003d8d
 8003d6c:	08003da9 	.word	0x08003da9
 8003d70:	08003dc5 	.word	0x08003dc5
 8003d74:	08003e15 	.word	0x08003e15
 8003d78:	08003de1 	.word	0x08003de1
 8003d7c:	08003e15 	.word	0x08003e15
 8003d80:	08003e15 	.word	0x08003e15
 8003d84:	08003e15 	.word	0x08003e15
 8003d88:	08003dfd 	.word	0x08003dfd
    {
    case UART_CLOCKSOURCE_PCLK1:
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8003d8c:	f7fe fb98 	bl	80024c0 <HAL_RCC_GetPCLK1Freq>
 8003d90:	4602      	mov	r2, r0
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	685b      	ldr	r3, [r3, #4]
 8003d96:	085b      	lsrs	r3, r3, #1
 8003d98:	441a      	add	r2, r3
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	685b      	ldr	r3, [r3, #4]
 8003d9e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003da2:	b29b      	uxth	r3, r3
 8003da4:	617b      	str	r3, [r7, #20]
#endif
      break;
 8003da6:	e038      	b.n	8003e1a <UART_SetConfig+0x642>
    case UART_CLOCKSOURCE_PCLK2:
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8003da8:	f7fe fb9e 	bl	80024e8 <HAL_RCC_GetPCLK2Freq>
 8003dac:	4602      	mov	r2, r0
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	685b      	ldr	r3, [r3, #4]
 8003db2:	085b      	lsrs	r3, r3, #1
 8003db4:	441a      	add	r2, r3
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	685b      	ldr	r3, [r3, #4]
 8003dba:	fbb2 f3f3 	udiv	r3, r2, r3
 8003dbe:	b29b      	uxth	r3, r3
 8003dc0:	617b      	str	r3, [r7, #20]
#endif
      break;
 8003dc2:	e02a      	b.n	8003e1a <UART_SetConfig+0x642>
    case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	685b      	ldr	r3, [r3, #4]
 8003dc8:	085b      	lsrs	r3, r3, #1
 8003dca:	f503 0374 	add.w	r3, r3, #15990784	; 0xf40000
 8003dce:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
 8003dd2:	687a      	ldr	r2, [r7, #4]
 8003dd4:	6852      	ldr	r2, [r2, #4]
 8003dd6:	fbb3 f3f2 	udiv	r3, r3, r2
 8003dda:	b29b      	uxth	r3, r3
 8003ddc:	617b      	str	r3, [r7, #20]
#endif
      break;
 8003dde:	e01c      	b.n	8003e1a <UART_SetConfig+0x642>
    case UART_CLOCKSOURCE_SYSCLK:
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8003de0:	f7fe fab2 	bl	8002348 <HAL_RCC_GetSysClockFreq>
 8003de4:	4602      	mov	r2, r0
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	685b      	ldr	r3, [r3, #4]
 8003dea:	085b      	lsrs	r3, r3, #1
 8003dec:	441a      	add	r2, r3
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	685b      	ldr	r3, [r3, #4]
 8003df2:	fbb2 f3f3 	udiv	r3, r2, r3
 8003df6:	b29b      	uxth	r3, r3
 8003df8:	617b      	str	r3, [r7, #20]
#endif
      break;
 8003dfa:	e00e      	b.n	8003e1a <UART_SetConfig+0x642>
    case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	685b      	ldr	r3, [r3, #4]
 8003e00:	085b      	lsrs	r3, r3, #1
 8003e02:	f503 4200 	add.w	r2, r3, #32768	; 0x8000
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	685b      	ldr	r3, [r3, #4]
 8003e0a:	fbb2 f3f3 	udiv	r3, r2, r3
 8003e0e:	b29b      	uxth	r3, r3
 8003e10:	617b      	str	r3, [r7, #20]
#endif
      break;
 8003e12:	e002      	b.n	8003e1a <UART_SetConfig+0x642>
    case UART_CLOCKSOURCE_UNDEFINED:
    default:
      ret = HAL_ERROR;
 8003e14:	2301      	movs	r3, #1
 8003e16:	74fb      	strb	r3, [r7, #19]
      break;
 8003e18:	bf00      	nop
    }
    
    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003e1a:	697b      	ldr	r3, [r7, #20]
 8003e1c:	2b0f      	cmp	r3, #15
 8003e1e:	d908      	bls.n	8003e32 <UART_SetConfig+0x65a>
 8003e20:	697b      	ldr	r3, [r7, #20]
 8003e22:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003e26:	d204      	bcs.n	8003e32 <UART_SetConfig+0x65a>
    {
      huart->Instance->BRR = usartdiv;
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	697a      	ldr	r2, [r7, #20]
 8003e2e:	60da      	str	r2, [r3, #12]
 8003e30:	e001      	b.n	8003e36 <UART_SetConfig+0x65e>
    }
    else
    {
      ret = HAL_ERROR;
 8003e32:	2301      	movs	r3, #1
 8003e34:	74fb      	strb	r3, [r7, #19]
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif
    
  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	2200      	movs	r2, #0
 8003e3a:	661a      	str	r2, [r3, #96]	; 0x60
  huart->TxISR = NULL;
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	2200      	movs	r2, #0
 8003e40:	665a      	str	r2, [r3, #100]	; 0x64
  
  return ret;
 8003e42:	7cfb      	ldrb	r3, [r7, #19]
}
 8003e44:	4618      	mov	r0, r3
 8003e46:	3720      	adds	r7, #32
 8003e48:	46bd      	mov	sp, r7
 8003e4a:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8003e4e:	bf00      	nop
 8003e50:	f4240000 	.word	0xf4240000

08003e54 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003e54:	b480      	push	{r7}
 8003e56:	b083      	sub	sp, #12
 8003e58:	af00      	add	r7, sp, #0
 8003e5a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));
  
  /* if required, configure TX pin active level inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e60:	f003 0301 	and.w	r3, r3, #1
 8003e64:	2b00      	cmp	r3, #0
 8003e66:	d00a      	beq.n	8003e7e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	687a      	ldr	r2, [r7, #4]
 8003e6e:	6812      	ldr	r2, [r2, #0]
 8003e70:	6852      	ldr	r2, [r2, #4]
 8003e72:	f422 3100 	bic.w	r1, r2, #131072	; 0x20000
 8003e76:	687a      	ldr	r2, [r7, #4]
 8003e78:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8003e7a:	430a      	orrs	r2, r1
 8003e7c:	605a      	str	r2, [r3, #4]
  }
  
  /* if required, configure RX pin active level inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e82:	f003 0302 	and.w	r3, r3, #2
 8003e86:	2b00      	cmp	r3, #0
 8003e88:	d00a      	beq.n	8003ea0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	687a      	ldr	r2, [r7, #4]
 8003e90:	6812      	ldr	r2, [r2, #0]
 8003e92:	6852      	ldr	r2, [r2, #4]
 8003e94:	f422 3180 	bic.w	r1, r2, #65536	; 0x10000
 8003e98:	687a      	ldr	r2, [r7, #4]
 8003e9a:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8003e9c:	430a      	orrs	r2, r1
 8003e9e:	605a      	str	r2, [r3, #4]
  }
  
  /* if required, configure data inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ea4:	f003 0304 	and.w	r3, r3, #4
 8003ea8:	2b00      	cmp	r3, #0
 8003eaa:	d00a      	beq.n	8003ec2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	687a      	ldr	r2, [r7, #4]
 8003eb2:	6812      	ldr	r2, [r2, #0]
 8003eb4:	6852      	ldr	r2, [r2, #4]
 8003eb6:	f422 2180 	bic.w	r1, r2, #262144	; 0x40000
 8003eba:	687a      	ldr	r2, [r7, #4]
 8003ebc:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8003ebe:	430a      	orrs	r2, r1
 8003ec0:	605a      	str	r2, [r3, #4]
  }
  
  /* if required, configure RX/TX pins swap */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ec6:	f003 0308 	and.w	r3, r3, #8
 8003eca:	2b00      	cmp	r3, #0
 8003ecc:	d00a      	beq.n	8003ee4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	687a      	ldr	r2, [r7, #4]
 8003ed4:	6812      	ldr	r2, [r2, #0]
 8003ed6:	6852      	ldr	r2, [r2, #4]
 8003ed8:	f422 4100 	bic.w	r1, r2, #32768	; 0x8000
 8003edc:	687a      	ldr	r2, [r7, #4]
 8003ede:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8003ee0:	430a      	orrs	r2, r1
 8003ee2:	605a      	str	r2, [r3, #4]
  }
  
  /* if required, configure RX overrun detection disabling */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ee8:	f003 0310 	and.w	r3, r3, #16
 8003eec:	2b00      	cmp	r3, #0
 8003eee:	d00a      	beq.n	8003f06 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	687a      	ldr	r2, [r7, #4]
 8003ef6:	6812      	ldr	r2, [r2, #0]
 8003ef8:	6892      	ldr	r2, [r2, #8]
 8003efa:	f422 5180 	bic.w	r1, r2, #4096	; 0x1000
 8003efe:	687a      	ldr	r2, [r7, #4]
 8003f00:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8003f02:	430a      	orrs	r2, r1
 8003f04:	609a      	str	r2, [r3, #8]
  }
  
  /* if required, configure DMA disabling on reception error */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f0a:	f003 0320 	and.w	r3, r3, #32
 8003f0e:	2b00      	cmp	r3, #0
 8003f10:	d00a      	beq.n	8003f28 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	687a      	ldr	r2, [r7, #4]
 8003f18:	6812      	ldr	r2, [r2, #0]
 8003f1a:	6892      	ldr	r2, [r2, #8]
 8003f1c:	f422 5100 	bic.w	r1, r2, #8192	; 0x2000
 8003f20:	687a      	ldr	r2, [r7, #4]
 8003f22:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8003f24:	430a      	orrs	r2, r1
 8003f26:	609a      	str	r2, [r3, #8]
  }
  
  /* if required, configure auto Baud rate detection scheme */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f2c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003f30:	2b00      	cmp	r3, #0
 8003f32:	d01a      	beq.n	8003f6a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	687a      	ldr	r2, [r7, #4]
 8003f3a:	6812      	ldr	r2, [r2, #0]
 8003f3c:	6852      	ldr	r2, [r2, #4]
 8003f3e:	f422 1180 	bic.w	r1, r2, #1048576	; 0x100000
 8003f42:	687a      	ldr	r2, [r7, #4]
 8003f44:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8003f46:	430a      	orrs	r2, r1
 8003f48:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if(huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f4e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003f52:	d10a      	bne.n	8003f6a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	687a      	ldr	r2, [r7, #4]
 8003f5a:	6812      	ldr	r2, [r2, #0]
 8003f5c:	6852      	ldr	r2, [r2, #4]
 8003f5e:	f422 01c0 	bic.w	r1, r2, #6291456	; 0x600000
 8003f62:	687a      	ldr	r2, [r7, #4]
 8003f64:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8003f66:	430a      	orrs	r2, r1
 8003f68:	605a      	str	r2, [r3, #4]
    }
  }
  
  /* if required, configure MSB first on communication line */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f6e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003f72:	2b00      	cmp	r3, #0
 8003f74:	d00a      	beq.n	8003f8c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	687a      	ldr	r2, [r7, #4]
 8003f7c:	6812      	ldr	r2, [r2, #0]
 8003f7e:	6852      	ldr	r2, [r2, #4]
 8003f80:	f422 2100 	bic.w	r1, r2, #524288	; 0x80000
 8003f84:	687a      	ldr	r2, [r7, #4]
 8003f86:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8003f88:	430a      	orrs	r2, r1
 8003f8a:	605a      	str	r2, [r3, #4]
  }
}
 8003f8c:	bf00      	nop
 8003f8e:	370c      	adds	r7, #12
 8003f90:	46bd      	mov	sp, r7
 8003f92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f96:	4770      	bx	lr

08003f98 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003f98:	b580      	push	{r7, lr}
 8003f9a:	b086      	sub	sp, #24
 8003f9c:	af02      	add	r7, sp, #8
 8003f9e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003fa0:	2300      	movs	r3, #0
 8003fa2:	60fb      	str	r3, [r7, #12]
  
  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	2200      	movs	r2, #0
 8003fa8:	675a      	str	r2, [r3, #116]	; 0x74
  
  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 8003faa:	f7fc ff63 	bl	8000e74 <HAL_GetTick>
 8003fae:	60f8      	str	r0, [r7, #12]
  
  /* Check if the Transmitter is enabled */
  if((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	f003 0308 	and.w	r3, r3, #8
 8003fba:	2b08      	cmp	r3, #8
 8003fbc:	d10e      	bne.n	8003fdc <UART_CheckIdleState+0x44>
  {
    /* Wait until TEACK flag is set */
    if(UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003fbe:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003fc2:	9300      	str	r3, [sp, #0]
 8003fc4:	68fb      	ldr	r3, [r7, #12]
 8003fc6:	2200      	movs	r2, #0
 8003fc8:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8003fcc:	6878      	ldr	r0, [r7, #4]
 8003fce:	f000 f82c 	bl	800402a <UART_WaitOnFlagUntilTimeout>
 8003fd2:	4603      	mov	r3, r0
 8003fd4:	2b00      	cmp	r3, #0
 8003fd6:	d001      	beq.n	8003fdc <UART_CheckIdleState+0x44>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003fd8:	2303      	movs	r3, #3
 8003fda:	e022      	b.n	8004022 <UART_CheckIdleState+0x8a>
    }
  }
  /* Check if the Receiver is enabled */
  if((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	f003 0304 	and.w	r3, r3, #4
 8003fe6:	2b04      	cmp	r3, #4
 8003fe8:	d10e      	bne.n	8004008 <UART_CheckIdleState+0x70>
  {
    /* Wait until REACK flag is set */
    if(UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003fea:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003fee:	9300      	str	r3, [sp, #0]
 8003ff0:	68fb      	ldr	r3, [r7, #12]
 8003ff2:	2200      	movs	r2, #0
 8003ff4:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8003ff8:	6878      	ldr	r0, [r7, #4]
 8003ffa:	f000 f816 	bl	800402a <UART_WaitOnFlagUntilTimeout>
 8003ffe:	4603      	mov	r3, r0
 8004000:	2b00      	cmp	r3, #0
 8004002:	d001      	beq.n	8004008 <UART_CheckIdleState+0x70>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004004:	2303      	movs	r3, #3
 8004006:	e00c      	b.n	8004022 <UART_CheckIdleState+0x8a>
    }
  }
  
  /* Initialize the UART State */
  huart->gState= HAL_UART_STATE_READY;
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	2220      	movs	r2, #32
 800400c:	f883 2071 	strb.w	r2, [r3, #113]	; 0x71
  huart->RxState= HAL_UART_STATE_READY;
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	2220      	movs	r2, #32
 8004014:	f883 2072 	strb.w	r2, [r3, #114]	; 0x72
  
  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	2200      	movs	r2, #0
 800401c:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
  
  return HAL_OK;
 8004020:	2300      	movs	r3, #0
}
 8004022:	4618      	mov	r0, r3
 8004024:	3710      	adds	r7, #16
 8004026:	46bd      	mov	sp, r7
 8004028:	bd80      	pop	{r7, pc}

0800402a <UART_WaitOnFlagUntilTimeout>:
  * @param Tickstart Tick start value
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 800402a:	b580      	push	{r7, lr}
 800402c:	b084      	sub	sp, #16
 800402e:	af00      	add	r7, sp, #0
 8004030:	60f8      	str	r0, [r7, #12]
 8004032:	60b9      	str	r1, [r7, #8]
 8004034:	603b      	str	r3, [r7, #0]
 8004036:	4613      	mov	r3, r2
 8004038:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800403a:	e02c      	b.n	8004096 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 800403c:	69bb      	ldr	r3, [r7, #24]
 800403e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004042:	d028      	beq.n	8004096 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 8004044:	69bb      	ldr	r3, [r7, #24]
 8004046:	2b00      	cmp	r3, #0
 8004048:	d007      	beq.n	800405a <UART_WaitOnFlagUntilTimeout+0x30>
 800404a:	f7fc ff13 	bl	8000e74 <HAL_GetTick>
 800404e:	4602      	mov	r2, r0
 8004050:	683b      	ldr	r3, [r7, #0]
 8004052:	1ad2      	subs	r2, r2, r3
 8004054:	69bb      	ldr	r3, [r7, #24]
 8004056:	429a      	cmp	r2, r3
 8004058:	d91d      	bls.n	8004096 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800405a:	68fb      	ldr	r3, [r7, #12]
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	68fa      	ldr	r2, [r7, #12]
 8004060:	6812      	ldr	r2, [r2, #0]
 8004062:	6812      	ldr	r2, [r2, #0]
 8004064:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8004068:	601a      	str	r2, [r3, #0]
#endif
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800406a:	68fb      	ldr	r3, [r7, #12]
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	68fa      	ldr	r2, [r7, #12]
 8004070:	6812      	ldr	r2, [r2, #0]
 8004072:	6892      	ldr	r2, [r2, #8]
 8004074:	f022 0201 	bic.w	r2, r2, #1
 8004078:	609a      	str	r2, [r3, #8]
        
        huart->gState = HAL_UART_STATE_READY;
 800407a:	68fb      	ldr	r3, [r7, #12]
 800407c:	2220      	movs	r2, #32
 800407e:	f883 2071 	strb.w	r2, [r3, #113]	; 0x71
        huart->RxState = HAL_UART_STATE_READY;
 8004082:	68fb      	ldr	r3, [r7, #12]
 8004084:	2220      	movs	r2, #32
 8004086:	f883 2072 	strb.w	r2, [r3, #114]	; 0x72
        
        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800408a:	68fb      	ldr	r3, [r7, #12]
 800408c:	2200      	movs	r2, #0
 800408e:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
        
        return HAL_TIMEOUT;
 8004092:	2303      	movs	r3, #3
 8004094:	e00f      	b.n	80040b6 <UART_WaitOnFlagUntilTimeout+0x8c>
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004096:	68fb      	ldr	r3, [r7, #12]
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	69da      	ldr	r2, [r3, #28]
 800409c:	68bb      	ldr	r3, [r7, #8]
 800409e:	401a      	ands	r2, r3
 80040a0:	68bb      	ldr	r3, [r7, #8]
 80040a2:	429a      	cmp	r2, r3
 80040a4:	bf0c      	ite	eq
 80040a6:	2301      	moveq	r3, #1
 80040a8:	2300      	movne	r3, #0
 80040aa:	b2db      	uxtb	r3, r3
 80040ac:	461a      	mov	r2, r3
 80040ae:	79fb      	ldrb	r3, [r7, #7]
 80040b0:	429a      	cmp	r2, r3
 80040b2:	d0c3      	beq.n	800403c <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80040b4:	2300      	movs	r3, #0
}
 80040b6:	4618      	mov	r0, r3
 80040b8:	3710      	adds	r7, #16
 80040ba:	46bd      	mov	sp, r7
 80040bc:	bd80      	pop	{r7, pc}

080040be <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80040be:	b480      	push	{r7}
 80040c0:	b083      	sub	sp, #12
 80040c2:	af00      	add	r7, sp, #0
 80040c4:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	687a      	ldr	r2, [r7, #4]
 80040cc:	6812      	ldr	r2, [r2, #0]
 80040ce:	6812      	ldr	r2, [r2, #0]
 80040d0:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80040d4:	601a      	str	r2, [r3, #0]
#endif
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	687a      	ldr	r2, [r7, #4]
 80040dc:	6812      	ldr	r2, [r2, #0]
 80040de:	6892      	ldr	r2, [r2, #8]
 80040e0:	f022 0201 	bic.w	r2, r2, #1
 80040e4:	609a      	str	r2, [r3, #8]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	2220      	movs	r2, #32
 80040ea:	f883 2072 	strb.w	r2, [r3, #114]	; 0x72
  
  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	2200      	movs	r2, #0
 80040f2:	661a      	str	r2, [r3, #96]	; 0x60
}
 80040f4:	bf00      	nop
 80040f6:	370c      	adds	r7, #12
 80040f8:	46bd      	mov	sp, r7
 80040fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040fe:	4770      	bx	lr

08004100 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004100:	b580      	push	{r7, lr}
 8004102:	b084      	sub	sp, #16
 8004104:	af00      	add	r7, sp, #0
 8004106:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef* huart = (UART_HandleTypeDef*)(hdma->Parent);
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800410c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800410e:	68fb      	ldr	r3, [r7, #12]
 8004110:	2200      	movs	r2, #0
 8004112:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 8004116:	68fb      	ldr	r3, [r7, #12]
 8004118:	2200      	movs	r2, #0
 800411a:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
  
  HAL_UART_ErrorCallback(huart);
 800411e:	68f8      	ldr	r0, [r7, #12]
 8004120:	f7ff fb50 	bl	80037c4 <HAL_UART_ErrorCallback>
}
 8004124:	bf00      	nop
 8004126:	3710      	adds	r7, #16
 8004128:	46bd      	mov	sp, r7
 800412a:	bd80      	pop	{r7, pc}

0800412c <UART_EndTransmit_IT>:
  * @param huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800412c:	b580      	push	{r7, lr}
 800412e:	b082      	sub	sp, #8
 8004130:	af00      	add	r7, sp, #0
 8004132:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	687a      	ldr	r2, [r7, #4]
 800413a:	6812      	ldr	r2, [r2, #0]
 800413c:	6812      	ldr	r2, [r2, #0]
 800413e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004142:	601a      	str	r2, [r3, #0]
  
  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	2220      	movs	r2, #32
 8004148:	f883 2071 	strb.w	r2, [r3, #113]	; 0x71
  
  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	2200      	movs	r2, #0
 8004150:	665a      	str	r2, [r3, #100]	; 0x64
  
  HAL_UART_TxCpltCallback(huart);
 8004152:	6878      	ldr	r0, [r7, #4]
 8004154:	f7ff fb2c 	bl	80037b0 <HAL_UART_TxCpltCallback>
}
 8004158:	bf00      	nop
 800415a:	3708      	adds	r7, #8
 800415c:	46bd      	mov	sp, r7
 800415e:	bd80      	pop	{r7, pc}

08004160 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
 __weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8004160:	b480      	push	{r7}
 8004162:	b083      	sub	sp, #12
 8004164:	af00      	add	r7, sp, #0
 8004166:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8004168:	bf00      	nop
 800416a:	370c      	adds	r7, #12
 800416c:	46bd      	mov	sp, r7
 800416e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004172:	4770      	bx	lr

08004174 <podstawa_czasowa_kominikacji>:
volatile int koniec = 0;

volatile int nr_bitu_odbieranie = 0;
volatile int kwant_bitu_odbieranie = 0;

void podstawa_czasowa_kominikacji() {
 8004174:	b580      	push	{r7, lr}
 8004176:	af00      	add	r7, sp, #0
	tik++;
 8004178:	4b1b      	ldr	r3, [pc, #108]	; (80041e8 <podstawa_czasowa_kominikacji+0x74>)
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	3301      	adds	r3, #1
 800417e:	4a1a      	ldr	r2, [pc, #104]	; (80041e8 <podstawa_czasowa_kominikacji+0x74>)
 8004180:	6013      	str	r3, [r2, #0]
	tik50_nadawanie++;
 8004182:	4b1a      	ldr	r3, [pc, #104]	; (80041ec <podstawa_czasowa_kominikacji+0x78>)
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	3301      	adds	r3, #1
 8004188:	4a18      	ldr	r2, [pc, #96]	; (80041ec <podstawa_czasowa_kominikacji+0x78>)
 800418a:	6013      	str	r3, [r2, #0]
	obsluga_odbierania_1();
 800418c:	f000 f8fc 	bl	8004388 <obsluga_odbierania_1>

	//HAL_GPIO_TogglePin(LED2_GPIO_Port, LED2_Pin);
	if (tik50_nadawanie == 50) {
 8004190:	4b16      	ldr	r3, [pc, #88]	; (80041ec <podstawa_czasowa_kominikacji+0x78>)
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	2b32      	cmp	r3, #50	; 0x32
 8004196:	d104      	bne.n	80041a2 <podstawa_czasowa_kominikacji+0x2e>
		tik50_nadawanie = 0;
 8004198:	4b14      	ldr	r3, [pc, #80]	; (80041ec <podstawa_czasowa_kominikacji+0x78>)
 800419a:	2200      	movs	r2, #0
 800419c:	601a      	str	r2, [r3, #0]
		obsluga_nadawania();
 800419e:	f000 f82d 	bl	80041fc <obsluga_nadawania>
	}
	if (tik >= czasy_start[3] && czasy_start[3] != 0) {
 80041a2:	4b13      	ldr	r3, [pc, #76]	; (80041f0 <podstawa_czasowa_kominikacji+0x7c>)
 80041a4:	68da      	ldr	r2, [r3, #12]
 80041a6:	4b10      	ldr	r3, [pc, #64]	; (80041e8 <podstawa_czasowa_kominikacji+0x74>)
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	429a      	cmp	r2, r3
 80041ac:	dc19      	bgt.n	80041e2 <podstawa_czasowa_kominikacji+0x6e>
 80041ae:	4b10      	ldr	r3, [pc, #64]	; (80041f0 <podstawa_czasowa_kominikacji+0x7c>)
 80041b0:	68db      	ldr	r3, [r3, #12]
 80041b2:	2b00      	cmp	r3, #0
 80041b4:	d015      	beq.n	80041e2 <podstawa_czasowa_kominikacji+0x6e>
		kwant_bitu_odbieranie++;
 80041b6:	4b0f      	ldr	r3, [pc, #60]	; (80041f4 <podstawa_czasowa_kominikacji+0x80>)
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	3301      	adds	r3, #1
 80041bc:	4a0d      	ldr	r2, [pc, #52]	; (80041f4 <podstawa_czasowa_kominikacji+0x80>)
 80041be:	6013      	str	r3, [r2, #0]

		if (kwant_bitu_odbieranie == 10) {
 80041c0:	4b0c      	ldr	r3, [pc, #48]	; (80041f4 <podstawa_czasowa_kominikacji+0x80>)
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	2b0a      	cmp	r3, #10
 80041c6:	d107      	bne.n	80041d8 <podstawa_czasowa_kominikacji+0x64>
			nr_bitu_odbieranie++;
 80041c8:	4b0b      	ldr	r3, [pc, #44]	; (80041f8 <podstawa_czasowa_kominikacji+0x84>)
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	3301      	adds	r3, #1
 80041ce:	4a0a      	ldr	r2, [pc, #40]	; (80041f8 <podstawa_czasowa_kominikacji+0x84>)
 80041d0:	6013      	str	r3, [r2, #0]
			kwant_bitu_odbieranie = 0;
 80041d2:	4b08      	ldr	r3, [pc, #32]	; (80041f4 <podstawa_czasowa_kominikacji+0x80>)
 80041d4:	2200      	movs	r2, #0
 80041d6:	601a      	str	r2, [r3, #0]
		}
		tik = 0;
 80041d8:	4b03      	ldr	r3, [pc, #12]	; (80041e8 <podstawa_czasowa_kominikacji+0x74>)
 80041da:	2200      	movs	r2, #0
 80041dc:	601a      	str	r2, [r3, #0]
		obsluga_odbierania_2();
 80041de:	f000 fa91 	bl	8004704 <obsluga_odbierania_2>

	}
}
 80041e2:	bf00      	nop
 80041e4:	bd80      	pop	{r7, pc}
 80041e6:	bf00      	nop
 80041e8:	200000c0 	.word	0x200000c0
 80041ec:	200000cc 	.word	0x200000cc
 80041f0:	200000a8 	.word	0x200000a8
 80041f4:	200000c8 	.word	0x200000c8
 80041f8:	200000c4 	.word	0x200000c4

080041fc <obsluga_nadawania>:

void obsluga_nadawania() {
 80041fc:	b580      	push	{r7, lr}
 80041fe:	af00      	add	r7, sp, #0
	if (nr_bitu >= 51 && MASTER) {
 8004200:	4b5c      	ldr	r3, [pc, #368]	; (8004374 <obsluga_nadawania+0x178>)
 8004202:	681b      	ldr	r3, [r3, #0]
		nr_bitu = 0;
		//	kwant_bitu = 0;
	}

	if (kwant_bitu == 10) {
 8004204:	4b5c      	ldr	r3, [pc, #368]	; (8004378 <obsluga_nadawania+0x17c>)
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	2b0a      	cmp	r3, #10
 800420a:	d107      	bne.n	800421c <obsluga_nadawania+0x20>
		//HAL_GPIO_TogglePin(PORT_Write, PIN_Write);
		nr_bitu++;
 800420c:	4b59      	ldr	r3, [pc, #356]	; (8004374 <obsluga_nadawania+0x178>)
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	3301      	adds	r3, #1
 8004212:	4a58      	ldr	r2, [pc, #352]	; (8004374 <obsluga_nadawania+0x178>)
 8004214:	6013      	str	r3, [r2, #0]
		kwant_bitu = 0;
 8004216:	4b58      	ldr	r3, [pc, #352]	; (8004378 <obsluga_nadawania+0x17c>)
 8004218:	2200      	movs	r2, #0
 800421a:	601a      	str	r2, [r3, #0]
	}

	if (flaga_nadawania == 1 ) {
 800421c:	4b57      	ldr	r3, [pc, #348]	; (800437c <obsluga_nadawania+0x180>)
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	2b01      	cmp	r3, #1
 8004222:	f040 8094 	bne.w	800434e <obsluga_nadawania+0x152>

		if (nr_bitu < 3) {
 8004226:	4b53      	ldr	r3, [pc, #332]	; (8004374 <obsluga_nadawania+0x178>)
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	2b02      	cmp	r3, #2
 800422c:	dc11      	bgt.n	8004252 <obsluga_nadawania+0x56>
			if (kwant_bitu == 0) {
 800422e:	4b52      	ldr	r3, [pc, #328]	; (8004378 <obsluga_nadawania+0x17c>)
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	2b00      	cmp	r3, #0
 8004234:	d104      	bne.n	8004240 <obsluga_nadawania+0x44>
				HAL_GPIO_WritePin(PORT_Write, PIN_Write, 1);
 8004236:	2201      	movs	r2, #1
 8004238:	2104      	movs	r1, #4
 800423a:	4851      	ldr	r0, [pc, #324]	; (8004380 <obsluga_nadawania+0x184>)
 800423c:	f7fd fa3c 	bl	80016b8 <HAL_GPIO_WritePin>
			}
			if (kwant_bitu == 5) {
 8004240:	4b4d      	ldr	r3, [pc, #308]	; (8004378 <obsluga_nadawania+0x17c>)
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	2b05      	cmp	r3, #5
 8004246:	d104      	bne.n	8004252 <obsluga_nadawania+0x56>
				HAL_GPIO_WritePin(PORT_Write, PIN_Write, 0);
 8004248:	2200      	movs	r2, #0
 800424a:	2104      	movs	r1, #4
 800424c:	484c      	ldr	r0, [pc, #304]	; (8004380 <obsluga_nadawania+0x184>)
 800424e:	f7fd fa33 	bl	80016b8 <HAL_GPIO_WritePin>
			}
		}
		if (nr_bitu >= 3 && nr_bitu < 11) {
 8004252:	4b48      	ldr	r3, [pc, #288]	; (8004374 <obsluga_nadawania+0x178>)
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	2b02      	cmp	r3, #2
 8004258:	dd25      	ble.n	80042a6 <obsluga_nadawania+0xaa>
 800425a:	4b46      	ldr	r3, [pc, #280]	; (8004374 <obsluga_nadawania+0x178>)
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	2b0a      	cmp	r3, #10
 8004260:	dc21      	bgt.n	80042a6 <obsluga_nadawania+0xaa>
			if (kwant_bitu == 0) {
 8004262:	4b45      	ldr	r3, [pc, #276]	; (8004378 <obsluga_nadawania+0x17c>)
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	2b00      	cmp	r3, #0
 8004268:	d115      	bne.n	8004296 <obsluga_nadawania+0x9a>
				if ((nadaj[0] & (1 << (nr_bitu - 3)))) {
 800426a:	4b46      	ldr	r3, [pc, #280]	; (8004384 <obsluga_nadawania+0x188>)
 800426c:	681a      	ldr	r2, [r3, #0]
 800426e:	4b41      	ldr	r3, [pc, #260]	; (8004374 <obsluga_nadawania+0x178>)
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	3b03      	subs	r3, #3
 8004274:	fa42 f303 	asr.w	r3, r2, r3
 8004278:	f003 0301 	and.w	r3, r3, #1
 800427c:	2b00      	cmp	r3, #0
 800427e:	d005      	beq.n	800428c <obsluga_nadawania+0x90>
					HAL_GPIO_WritePin(PORT_Write, PIN_Write, 1);
 8004280:	2201      	movs	r2, #1
 8004282:	2104      	movs	r1, #4
 8004284:	483e      	ldr	r0, [pc, #248]	; (8004380 <obsluga_nadawania+0x184>)
 8004286:	f7fd fa17 	bl	80016b8 <HAL_GPIO_WritePin>
 800428a:	e004      	b.n	8004296 <obsluga_nadawania+0x9a>
				} else {
					HAL_GPIO_WritePin(PORT_Write, PIN_Write, 0);
 800428c:	2200      	movs	r2, #0
 800428e:	2104      	movs	r1, #4
 8004290:	483b      	ldr	r0, [pc, #236]	; (8004380 <obsluga_nadawania+0x184>)
 8004292:	f7fd fa11 	bl	80016b8 <HAL_GPIO_WritePin>
				}
			}
			if (kwant_bitu == 5) {
 8004296:	4b38      	ldr	r3, [pc, #224]	; (8004378 <obsluga_nadawania+0x17c>)
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	2b05      	cmp	r3, #5
 800429c:	d103      	bne.n	80042a6 <obsluga_nadawania+0xaa>
				HAL_GPIO_TogglePin(PORT_Write, PIN_Write);
 800429e:	2104      	movs	r1, #4
 80042a0:	4837      	ldr	r0, [pc, #220]	; (8004380 <obsluga_nadawania+0x184>)
 80042a2:	f7fd fa21 	bl	80016e8 <HAL_GPIO_TogglePin>
			}
		}

		if (nr_bitu >= 11 && nr_bitu < 19) {
 80042a6:	4b33      	ldr	r3, [pc, #204]	; (8004374 <obsluga_nadawania+0x178>)
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	2b0a      	cmp	r3, #10
 80042ac:	dd25      	ble.n	80042fa <obsluga_nadawania+0xfe>
 80042ae:	4b31      	ldr	r3, [pc, #196]	; (8004374 <obsluga_nadawania+0x178>)
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	2b12      	cmp	r3, #18
 80042b4:	dc21      	bgt.n	80042fa <obsluga_nadawania+0xfe>
			if (kwant_bitu == 0) {
 80042b6:	4b30      	ldr	r3, [pc, #192]	; (8004378 <obsluga_nadawania+0x17c>)
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	2b00      	cmp	r3, #0
 80042bc:	d115      	bne.n	80042ea <obsluga_nadawania+0xee>
				if ((nadaj[1] & (1 << (nr_bitu - 11)))) {
 80042be:	4b31      	ldr	r3, [pc, #196]	; (8004384 <obsluga_nadawania+0x188>)
 80042c0:	685a      	ldr	r2, [r3, #4]
 80042c2:	4b2c      	ldr	r3, [pc, #176]	; (8004374 <obsluga_nadawania+0x178>)
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	3b0b      	subs	r3, #11
 80042c8:	fa42 f303 	asr.w	r3, r2, r3
 80042cc:	f003 0301 	and.w	r3, r3, #1
 80042d0:	2b00      	cmp	r3, #0
 80042d2:	d005      	beq.n	80042e0 <obsluga_nadawania+0xe4>
					HAL_GPIO_WritePin(PORT_Write, PIN_Write, 1);
 80042d4:	2201      	movs	r2, #1
 80042d6:	2104      	movs	r1, #4
 80042d8:	4829      	ldr	r0, [pc, #164]	; (8004380 <obsluga_nadawania+0x184>)
 80042da:	f7fd f9ed 	bl	80016b8 <HAL_GPIO_WritePin>
 80042de:	e004      	b.n	80042ea <obsluga_nadawania+0xee>
				} else {
					HAL_GPIO_WritePin(PORT_Write, PIN_Write, 0);
 80042e0:	2200      	movs	r2, #0
 80042e2:	2104      	movs	r1, #4
 80042e4:	4826      	ldr	r0, [pc, #152]	; (8004380 <obsluga_nadawania+0x184>)
 80042e6:	f7fd f9e7 	bl	80016b8 <HAL_GPIO_WritePin>
				}
			}
			if (kwant_bitu == 5) {
 80042ea:	4b23      	ldr	r3, [pc, #140]	; (8004378 <obsluga_nadawania+0x17c>)
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	2b05      	cmp	r3, #5
 80042f0:	d103      	bne.n	80042fa <obsluga_nadawania+0xfe>
				HAL_GPIO_TogglePin(PORT_Write, PIN_Write);
 80042f2:	2104      	movs	r1, #4
 80042f4:	4822      	ldr	r0, [pc, #136]	; (8004380 <obsluga_nadawania+0x184>)
 80042f6:	f7fd f9f7 	bl	80016e8 <HAL_GPIO_TogglePin>
			}
		}

		if (nr_bitu == 19) {
 80042fa:	4b1e      	ldr	r3, [pc, #120]	; (8004374 <obsluga_nadawania+0x178>)
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	2b13      	cmp	r3, #19
 8004300:	d104      	bne.n	800430c <obsluga_nadawania+0x110>
			HAL_GPIO_WritePin(PORT_Write, PIN_Write, 0);
 8004302:	2200      	movs	r2, #0
 8004304:	2104      	movs	r1, #4
 8004306:	481e      	ldr	r0, [pc, #120]	; (8004380 <obsluga_nadawania+0x184>)
 8004308:	f7fd f9d6 	bl	80016b8 <HAL_GPIO_WritePin>
		}
		if (nr_bitu >= 19 && MASTER == 0) {
 800430c:	4b19      	ldr	r3, [pc, #100]	; (8004374 <obsluga_nadawania+0x178>)
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	2b12      	cmp	r3, #18
 8004312:	dd05      	ble.n	8004320 <obsluga_nadawania+0x124>
			flaga_nadawania = 0;
 8004314:	4b19      	ldr	r3, [pc, #100]	; (800437c <obsluga_nadawania+0x180>)
 8004316:	2200      	movs	r2, #0
 8004318:	601a      	str	r2, [r3, #0]
			nr_bitu = 0;
 800431a:	4b16      	ldr	r3, [pc, #88]	; (8004374 <obsluga_nadawania+0x178>)
 800431c:	2200      	movs	r2, #0
 800431e:	601a      	str	r2, [r3, #0]
		}
		if (nr_bitu >= 19 && nr_bitu < 50) { //Czekanie na odpowiedz
 8004320:	4b14      	ldr	r3, [pc, #80]	; (8004374 <obsluga_nadawania+0x178>)
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	2b12      	cmp	r3, #18
 8004326:	dd08      	ble.n	800433a <obsluga_nadawania+0x13e>
 8004328:	4b12      	ldr	r3, [pc, #72]	; (8004374 <obsluga_nadawania+0x178>)
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	2b31      	cmp	r3, #49	; 0x31
 800432e:	dc04      	bgt.n	800433a <obsluga_nadawania+0x13e>
			HAL_GPIO_WritePin(PORT_Write, PIN_Write, 0);
 8004330:	2200      	movs	r2, #0
 8004332:	2104      	movs	r1, #4
 8004334:	4812      	ldr	r0, [pc, #72]	; (8004380 <obsluga_nadawania+0x184>)
 8004336:	f7fd f9bf 	bl	80016b8 <HAL_GPIO_WritePin>
		}
		if (nr_bitu > 50) {
 800433a:	4b0e      	ldr	r3, [pc, #56]	; (8004374 <obsluga_nadawania+0x178>)
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	2b32      	cmp	r3, #50	; 0x32
 8004340:	dd05      	ble.n	800434e <obsluga_nadawania+0x152>
			flaga_nadawania = 0;
 8004342:	4b0e      	ldr	r3, [pc, #56]	; (800437c <obsluga_nadawania+0x180>)
 8004344:	2200      	movs	r2, #0
 8004346:	601a      	str	r2, [r3, #0]
			nr_bitu = 0;
 8004348:	4b0a      	ldr	r3, [pc, #40]	; (8004374 <obsluga_nadawania+0x178>)
 800434a:	2200      	movs	r2, #0
 800434c:	601a      	str	r2, [r3, #0]
		}
	}

	kwant_bitu++;
 800434e:	4b0a      	ldr	r3, [pc, #40]	; (8004378 <obsluga_nadawania+0x17c>)
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	3301      	adds	r3, #1
 8004354:	4a08      	ldr	r2, [pc, #32]	; (8004378 <obsluga_nadawania+0x17c>)
 8004356:	6013      	str	r3, [r2, #0]

	if (flaga_nadawania == 0 && MASTER) { //TO
 8004358:	4b08      	ldr	r3, [pc, #32]	; (800437c <obsluga_nadawania+0x180>)
 800435a:	681b      	ldr	r3, [r3, #0]
		if (tlo_nadawania > 3) {
			tlo_nadawania = 0;
		}

	}
	if (flaga_nadawania == 2) { //ODBIERANIE
 800435c:	4b07      	ldr	r3, [pc, #28]	; (800437c <obsluga_nadawania+0x180>)
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	2b02      	cmp	r3, #2
 8004362:	d104      	bne.n	800436e <obsluga_nadawania+0x172>
		HAL_GPIO_WritePin(PORT_Write, PIN_Write, 0);
 8004364:	2200      	movs	r2, #0
 8004366:	2104      	movs	r1, #4
 8004368:	4805      	ldr	r0, [pc, #20]	; (8004380 <obsluga_nadawania+0x184>)
 800436a:	f7fd f9a5 	bl	80016b8 <HAL_GPIO_WritePin>
	}

}
 800436e:	bf00      	nop
 8004370:	bd80      	pop	{r7, pc}
 8004372:	bf00      	nop
 8004374:	200000a0 	.word	0x200000a0
 8004378:	200000a4 	.word	0x200000a4
 800437c:	20000094 	.word	0x20000094
 8004380:	48000400 	.word	0x48000400
 8004384:	20000004 	.word	0x20000004

08004388 <obsluga_odbierania_1>:

void obsluga_odbierania_1() {
 8004388:	b580      	push	{r7, lr}
 800438a:	af00      	add	r7, sp, #0

	if (flaga_odbierania == 1 && nr_bitu_odbieranie <= 2) {
 800438c:	4ba4      	ldr	r3, [pc, #656]	; (8004620 <obsluga_odbierania_1+0x298>)
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	2b01      	cmp	r3, #1
 8004392:	f040 81a8 	bne.w	80046e6 <obsluga_odbierania_1+0x35e>
 8004396:	4ba3      	ldr	r3, [pc, #652]	; (8004624 <obsluga_odbierania_1+0x29c>)
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	2b02      	cmp	r3, #2
 800439c:	f300 81a3 	bgt.w	80046e6 <obsluga_odbierania_1+0x35e>
		//HAL_GPIO_TogglePin(LED2_GPIO_Port, LED2_Pin);

		if (tryb_odbierania == 0) {
 80043a0:	4ba1      	ldr	r3, [pc, #644]	; (8004628 <obsluga_odbierania_1+0x2a0>)
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	2b00      	cmp	r3, #0
 80043a6:	d10e      	bne.n	80043c6 <obsluga_odbierania_1+0x3e>
			//printf("d0: %d nr_n:%d  kw_n:%d nr_o: %d kw_o:%d \r\n", tik,nr_bitu,kwant_bitu, nr_bitu_odbieranie,kwant_bitu_odbieranie);

			if (HAL_GPIO_ReadPin(PORT_Read, PIN_Read) == 0) { //stan 0
 80043a8:	2108      	movs	r1, #8
 80043aa:	48a0      	ldr	r0, [pc, #640]	; (800462c <obsluga_odbierania_1+0x2a4>)
 80043ac:	f7fd f96c 	bl	8001688 <HAL_GPIO_ReadPin>
 80043b0:	4603      	mov	r3, r0
 80043b2:	2b00      	cmp	r3, #0
 80043b4:	f040 8197 	bne.w	80046e6 <obsluga_odbierania_1+0x35e>
				tryb_odbierania = 1;
 80043b8:	4b9b      	ldr	r3, [pc, #620]	; (8004628 <obsluga_odbierania_1+0x2a0>)
 80043ba:	2201      	movs	r2, #1
 80043bc:	601a      	str	r2, [r3, #0]
				czasy_start[3] = 0;
 80043be:	4b9c      	ldr	r3, [pc, #624]	; (8004630 <obsluga_odbierania_1+0x2a8>)
 80043c0:	2200      	movs	r2, #0
 80043c2:	60da      	str	r2, [r3, #12]
		} else if (tryb_odbierania == 10) { //dekodowanie  danych

		}

	}
}
 80043c4:	e18f      	b.n	80046e6 <obsluga_odbierania_1+0x35e>
		} else if (tryb_odbierania == 1) { //1do 7 bity startu
 80043c6:	4b98      	ldr	r3, [pc, #608]	; (8004628 <obsluga_odbierania_1+0x2a0>)
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	2b01      	cmp	r3, #1
 80043cc:	d10e      	bne.n	80043ec <obsluga_odbierania_1+0x64>
			tik = 0;
 80043ce:	4b99      	ldr	r3, [pc, #612]	; (8004634 <obsluga_odbierania_1+0x2ac>)
 80043d0:	2200      	movs	r2, #0
 80043d2:	601a      	str	r2, [r3, #0]
			if (HAL_GPIO_ReadPin(PORT_Read, PIN_Read) == 1) { // ppierwsze zbocze narastajce
 80043d4:	2108      	movs	r1, #8
 80043d6:	4895      	ldr	r0, [pc, #596]	; (800462c <obsluga_odbierania_1+0x2a4>)
 80043d8:	f7fd f956 	bl	8001688 <HAL_GPIO_ReadPin>
 80043dc:	4603      	mov	r3, r0
 80043de:	2b01      	cmp	r3, #1
 80043e0:	f040 8181 	bne.w	80046e6 <obsluga_odbierania_1+0x35e>
				tryb_odbierania = 2;
 80043e4:	4b90      	ldr	r3, [pc, #576]	; (8004628 <obsluga_odbierania_1+0x2a0>)
 80043e6:	2202      	movs	r2, #2
 80043e8:	601a      	str	r2, [r3, #0]
}
 80043ea:	e17c      	b.n	80046e6 <obsluga_odbierania_1+0x35e>
		} else if (tryb_odbierania == 2) {
 80043ec:	4b8e      	ldr	r3, [pc, #568]	; (8004628 <obsluga_odbierania_1+0x2a0>)
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	2b02      	cmp	r3, #2
 80043f2:	d126      	bne.n	8004442 <obsluga_odbierania_1+0xba>
			printf("stat:%d\r\n",tik);
 80043f4:	4b8f      	ldr	r3, [pc, #572]	; (8004634 <obsluga_odbierania_1+0x2ac>)
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	4619      	mov	r1, r3
 80043fa:	488f      	ldr	r0, [pc, #572]	; (8004638 <obsluga_odbierania_1+0x2b0>)
 80043fc:	f001 fb06 	bl	8005a0c <iprintf>
			if ((HAL_GPIO_ReadPin(PORT_Read, PIN_Read) == 0)) { //kontrola dlugosci pierwszego stanu wysokiego
 8004400:	2108      	movs	r1, #8
 8004402:	488a      	ldr	r0, [pc, #552]	; (800462c <obsluga_odbierania_1+0x2a4>)
 8004404:	f7fd f940 	bl	8001688 <HAL_GPIO_ReadPin>
 8004408:	4603      	mov	r3, r0
 800440a:	2b00      	cmp	r3, #0
 800440c:	f040 816b 	bne.w	80046e6 <obsluga_odbierania_1+0x35e>
				if (tik > 25 * 11) {
 8004410:	4b88      	ldr	r3, [pc, #544]	; (8004634 <obsluga_odbierania_1+0x2ac>)
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	f5b3 7f8a 	cmp.w	r3, #276	; 0x114
 8004418:	db03      	blt.n	8004422 <obsluga_odbierania_1+0x9a>
					tryb_odbierania = 0;
 800441a:	4b83      	ldr	r3, [pc, #524]	; (8004628 <obsluga_odbierania_1+0x2a0>)
 800441c:	2200      	movs	r2, #0
 800441e:	601a      	str	r2, [r3, #0]
}
 8004420:	e161      	b.n	80046e6 <obsluga_odbierania_1+0x35e>
				} else if (tik < 25 * 9) {
 8004422:	4b84      	ldr	r3, [pc, #528]	; (8004634 <obsluga_odbierania_1+0x2ac>)
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	2be0      	cmp	r3, #224	; 0xe0
 8004428:	dc03      	bgt.n	8004432 <obsluga_odbierania_1+0xaa>
					tryb_odbierania = 0;
 800442a:	4b7f      	ldr	r3, [pc, #508]	; (8004628 <obsluga_odbierania_1+0x2a0>)
 800442c:	2200      	movs	r2, #0
 800442e:	601a      	str	r2, [r3, #0]
}
 8004430:	e159      	b.n	80046e6 <obsluga_odbierania_1+0x35e>
					czasy_start[0] = tik;
 8004432:	4b80      	ldr	r3, [pc, #512]	; (8004634 <obsluga_odbierania_1+0x2ac>)
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	4a7e      	ldr	r2, [pc, #504]	; (8004630 <obsluga_odbierania_1+0x2a8>)
 8004438:	6013      	str	r3, [r2, #0]
					tryb_odbierania = 3;
 800443a:	4b7b      	ldr	r3, [pc, #492]	; (8004628 <obsluga_odbierania_1+0x2a0>)
 800443c:	2203      	movs	r2, #3
 800443e:	601a      	str	r2, [r3, #0]
}
 8004440:	e151      	b.n	80046e6 <obsluga_odbierania_1+0x35e>
		} else if (tryb_odbierania == 3) {
 8004442:	4b79      	ldr	r3, [pc, #484]	; (8004628 <obsluga_odbierania_1+0x2a0>)
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	2b03      	cmp	r3, #3
 8004448:	d10e      	bne.n	8004468 <obsluga_odbierania_1+0xe0>
			tik = 0;
 800444a:	4b7a      	ldr	r3, [pc, #488]	; (8004634 <obsluga_odbierania_1+0x2ac>)
 800444c:	2200      	movs	r2, #0
 800444e:	601a      	str	r2, [r3, #0]
			if (HAL_GPIO_ReadPin(PORT_Read, PIN_Read) == 1) {
 8004450:	2108      	movs	r1, #8
 8004452:	4876      	ldr	r0, [pc, #472]	; (800462c <obsluga_odbierania_1+0x2a4>)
 8004454:	f7fd f918 	bl	8001688 <HAL_GPIO_ReadPin>
 8004458:	4603      	mov	r3, r0
 800445a:	2b01      	cmp	r3, #1
 800445c:	f040 8143 	bne.w	80046e6 <obsluga_odbierania_1+0x35e>
				tryb_odbierania = 4;
 8004460:	4b71      	ldr	r3, [pc, #452]	; (8004628 <obsluga_odbierania_1+0x2a0>)
 8004462:	2204      	movs	r2, #4
 8004464:	601a      	str	r2, [r3, #0]
}
 8004466:	e13e      	b.n	80046e6 <obsluga_odbierania_1+0x35e>
		} else if (tryb_odbierania == 4) {
 8004468:	4b6f      	ldr	r3, [pc, #444]	; (8004628 <obsluga_odbierania_1+0x2a0>)
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	2b04      	cmp	r3, #4
 800446e:	d120      	bne.n	80044b2 <obsluga_odbierania_1+0x12a>
			if ((HAL_GPIO_ReadPin(PORT_Read, PIN_Read) == 0)) {
 8004470:	2108      	movs	r1, #8
 8004472:	486e      	ldr	r0, [pc, #440]	; (800462c <obsluga_odbierania_1+0x2a4>)
 8004474:	f7fd f908 	bl	8001688 <HAL_GPIO_ReadPin>
 8004478:	4603      	mov	r3, r0
 800447a:	2b00      	cmp	r3, #0
 800447c:	f040 8133 	bne.w	80046e6 <obsluga_odbierania_1+0x35e>
				if (tik > 25 * 11) {
 8004480:	4b6c      	ldr	r3, [pc, #432]	; (8004634 <obsluga_odbierania_1+0x2ac>)
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	f5b3 7f8a 	cmp.w	r3, #276	; 0x114
 8004488:	db03      	blt.n	8004492 <obsluga_odbierania_1+0x10a>
					tryb_odbierania = 0;
 800448a:	4b67      	ldr	r3, [pc, #412]	; (8004628 <obsluga_odbierania_1+0x2a0>)
 800448c:	2200      	movs	r2, #0
 800448e:	601a      	str	r2, [r3, #0]
}
 8004490:	e129      	b.n	80046e6 <obsluga_odbierania_1+0x35e>
				} else if (tik < 25 * 9) {
 8004492:	4b68      	ldr	r3, [pc, #416]	; (8004634 <obsluga_odbierania_1+0x2ac>)
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	2be0      	cmp	r3, #224	; 0xe0
 8004498:	dc03      	bgt.n	80044a2 <obsluga_odbierania_1+0x11a>
					tryb_odbierania = 0;
 800449a:	4b63      	ldr	r3, [pc, #396]	; (8004628 <obsluga_odbierania_1+0x2a0>)
 800449c:	2200      	movs	r2, #0
 800449e:	601a      	str	r2, [r3, #0]
}
 80044a0:	e121      	b.n	80046e6 <obsluga_odbierania_1+0x35e>
					czasy_start[1] = tik;
 80044a2:	4b64      	ldr	r3, [pc, #400]	; (8004634 <obsluga_odbierania_1+0x2ac>)
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	4a62      	ldr	r2, [pc, #392]	; (8004630 <obsluga_odbierania_1+0x2a8>)
 80044a8:	6053      	str	r3, [r2, #4]
					tryb_odbierania = 5;
 80044aa:	4b5f      	ldr	r3, [pc, #380]	; (8004628 <obsluga_odbierania_1+0x2a0>)
 80044ac:	2205      	movs	r2, #5
 80044ae:	601a      	str	r2, [r3, #0]
}
 80044b0:	e119      	b.n	80046e6 <obsluga_odbierania_1+0x35e>
		} else if (tryb_odbierania == 5) {
 80044b2:	4b5d      	ldr	r3, [pc, #372]	; (8004628 <obsluga_odbierania_1+0x2a0>)
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	2b05      	cmp	r3, #5
 80044b8:	d10e      	bne.n	80044d8 <obsluga_odbierania_1+0x150>
			tik = 0;
 80044ba:	4b5e      	ldr	r3, [pc, #376]	; (8004634 <obsluga_odbierania_1+0x2ac>)
 80044bc:	2200      	movs	r2, #0
 80044be:	601a      	str	r2, [r3, #0]
			if (HAL_GPIO_ReadPin(PORT_Read, PIN_Read) == 1) {
 80044c0:	2108      	movs	r1, #8
 80044c2:	485a      	ldr	r0, [pc, #360]	; (800462c <obsluga_odbierania_1+0x2a4>)
 80044c4:	f7fd f8e0 	bl	8001688 <HAL_GPIO_ReadPin>
 80044c8:	4603      	mov	r3, r0
 80044ca:	2b01      	cmp	r3, #1
 80044cc:	f040 810b 	bne.w	80046e6 <obsluga_odbierania_1+0x35e>
				tryb_odbierania = 6;
 80044d0:	4b55      	ldr	r3, [pc, #340]	; (8004628 <obsluga_odbierania_1+0x2a0>)
 80044d2:	2206      	movs	r2, #6
 80044d4:	601a      	str	r2, [r3, #0]
}
 80044d6:	e106      	b.n	80046e6 <obsluga_odbierania_1+0x35e>
		} else if (tryb_odbierania == 6) {
 80044d8:	4b53      	ldr	r3, [pc, #332]	; (8004628 <obsluga_odbierania_1+0x2a0>)
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	2b06      	cmp	r3, #6
 80044de:	d120      	bne.n	8004522 <obsluga_odbierania_1+0x19a>
			if ((HAL_GPIO_ReadPin(PORT_Read, PIN_Read) == 0)) {
 80044e0:	2108      	movs	r1, #8
 80044e2:	4852      	ldr	r0, [pc, #328]	; (800462c <obsluga_odbierania_1+0x2a4>)
 80044e4:	f7fd f8d0 	bl	8001688 <HAL_GPIO_ReadPin>
 80044e8:	4603      	mov	r3, r0
 80044ea:	2b00      	cmp	r3, #0
 80044ec:	f040 80fb 	bne.w	80046e6 <obsluga_odbierania_1+0x35e>
				if (tik > 25 * 11) {
 80044f0:	4b50      	ldr	r3, [pc, #320]	; (8004634 <obsluga_odbierania_1+0x2ac>)
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	f5b3 7f8a 	cmp.w	r3, #276	; 0x114
 80044f8:	db03      	blt.n	8004502 <obsluga_odbierania_1+0x17a>
					tryb_odbierania = 0;
 80044fa:	4b4b      	ldr	r3, [pc, #300]	; (8004628 <obsluga_odbierania_1+0x2a0>)
 80044fc:	2200      	movs	r2, #0
 80044fe:	601a      	str	r2, [r3, #0]
}
 8004500:	e0f1      	b.n	80046e6 <obsluga_odbierania_1+0x35e>
				} else if (tik < 25 * 9) {
 8004502:	4b4c      	ldr	r3, [pc, #304]	; (8004634 <obsluga_odbierania_1+0x2ac>)
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	2be0      	cmp	r3, #224	; 0xe0
 8004508:	dc03      	bgt.n	8004512 <obsluga_odbierania_1+0x18a>
					tryb_odbierania = 0;
 800450a:	4b47      	ldr	r3, [pc, #284]	; (8004628 <obsluga_odbierania_1+0x2a0>)
 800450c:	2200      	movs	r2, #0
 800450e:	601a      	str	r2, [r3, #0]
}
 8004510:	e0e9      	b.n	80046e6 <obsluga_odbierania_1+0x35e>
					czasy_start[2] = tik;
 8004512:	4b48      	ldr	r3, [pc, #288]	; (8004634 <obsluga_odbierania_1+0x2ac>)
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	4a46      	ldr	r2, [pc, #280]	; (8004630 <obsluga_odbierania_1+0x2a8>)
 8004518:	6093      	str	r3, [r2, #8]
					tryb_odbierania = 7;
 800451a:	4b43      	ldr	r3, [pc, #268]	; (8004628 <obsluga_odbierania_1+0x2a0>)
 800451c:	2207      	movs	r2, #7
 800451e:	601a      	str	r2, [r3, #0]
}
 8004520:	e0e1      	b.n	80046e6 <obsluga_odbierania_1+0x35e>
		} else if (tryb_odbierania == 7) { //kontrola startu
 8004522:	4b41      	ldr	r3, [pc, #260]	; (8004628 <obsluga_odbierania_1+0x2a0>)
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	2b07      	cmp	r3, #7
 8004528:	f040 80da 	bne.w	80046e0 <obsluga_odbierania_1+0x358>
			if ((czasy_start[0] < czasy_start[1] + czasy_start[0] / 10)
 800452c:	4b40      	ldr	r3, [pc, #256]	; (8004630 <obsluga_odbierania_1+0x2a8>)
 800452e:	681a      	ldr	r2, [r3, #0]
 8004530:	4b3f      	ldr	r3, [pc, #252]	; (8004630 <obsluga_odbierania_1+0x2a8>)
 8004532:	6859      	ldr	r1, [r3, #4]
 8004534:	4b3e      	ldr	r3, [pc, #248]	; (8004630 <obsluga_odbierania_1+0x2a8>)
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	4840      	ldr	r0, [pc, #256]	; (800463c <obsluga_odbierania_1+0x2b4>)
 800453a:	fb80 e003 	smull	lr, r0, r0, r3
 800453e:	1080      	asrs	r0, r0, #2
 8004540:	17db      	asrs	r3, r3, #31
 8004542:	1ac3      	subs	r3, r0, r3
 8004544:	440b      	add	r3, r1
 8004546:	429a      	cmp	r2, r3
 8004548:	f280 80b1 	bge.w	80046ae <obsluga_odbierania_1+0x326>
					&& (czasy_start[0] > czasy_start[1] - czasy_start[0] / 10)) {
 800454c:	4b38      	ldr	r3, [pc, #224]	; (8004630 <obsluga_odbierania_1+0x2a8>)
 800454e:	681a      	ldr	r2, [r3, #0]
 8004550:	4b37      	ldr	r3, [pc, #220]	; (8004630 <obsluga_odbierania_1+0x2a8>)
 8004552:	6859      	ldr	r1, [r3, #4]
 8004554:	4b36      	ldr	r3, [pc, #216]	; (8004630 <obsluga_odbierania_1+0x2a8>)
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	4838      	ldr	r0, [pc, #224]	; (800463c <obsluga_odbierania_1+0x2b4>)
 800455a:	fb80 e003 	smull	lr, r0, r0, r3
 800455e:	1080      	asrs	r0, r0, #2
 8004560:	17db      	asrs	r3, r3, #31
 8004562:	1a1b      	subs	r3, r3, r0
 8004564:	440b      	add	r3, r1
 8004566:	429a      	cmp	r2, r3
 8004568:	f340 80a1 	ble.w	80046ae <obsluga_odbierania_1+0x326>
				if ((czasy_start[1] < czasy_start[2] + czasy_start[1] / 10)
 800456c:	4b30      	ldr	r3, [pc, #192]	; (8004630 <obsluga_odbierania_1+0x2a8>)
 800456e:	685a      	ldr	r2, [r3, #4]
 8004570:	4b2f      	ldr	r3, [pc, #188]	; (8004630 <obsluga_odbierania_1+0x2a8>)
 8004572:	6899      	ldr	r1, [r3, #8]
 8004574:	4b2e      	ldr	r3, [pc, #184]	; (8004630 <obsluga_odbierania_1+0x2a8>)
 8004576:	685b      	ldr	r3, [r3, #4]
 8004578:	4830      	ldr	r0, [pc, #192]	; (800463c <obsluga_odbierania_1+0x2b4>)
 800457a:	fb80 e003 	smull	lr, r0, r0, r3
 800457e:	1080      	asrs	r0, r0, #2
 8004580:	17db      	asrs	r3, r3, #31
 8004582:	1ac3      	subs	r3, r0, r3
 8004584:	440b      	add	r3, r1
 8004586:	429a      	cmp	r2, r3
 8004588:	da77      	bge.n	800467a <obsluga_odbierania_1+0x2f2>
						&& (czasy_start[1]
 800458a:	4b29      	ldr	r3, [pc, #164]	; (8004630 <obsluga_odbierania_1+0x2a8>)
 800458c:	685a      	ldr	r2, [r3, #4]
								> czasy_start[2] - czasy_start[1] / 10)) {
 800458e:	4b28      	ldr	r3, [pc, #160]	; (8004630 <obsluga_odbierania_1+0x2a8>)
 8004590:	6899      	ldr	r1, [r3, #8]
 8004592:	4b27      	ldr	r3, [pc, #156]	; (8004630 <obsluga_odbierania_1+0x2a8>)
 8004594:	685b      	ldr	r3, [r3, #4]
 8004596:	4829      	ldr	r0, [pc, #164]	; (800463c <obsluga_odbierania_1+0x2b4>)
 8004598:	fb80 e003 	smull	lr, r0, r0, r3
 800459c:	1080      	asrs	r0, r0, #2
 800459e:	17db      	asrs	r3, r3, #31
 80045a0:	1a1b      	subs	r3, r3, r0
 80045a2:	440b      	add	r3, r1
						&& (czasy_start[1]
 80045a4:	429a      	cmp	r2, r3
 80045a6:	dd68      	ble.n	800467a <obsluga_odbierania_1+0x2f2>
					if ((czasy_start[0] < czasy_start[2] + czasy_start[0] / 10)
 80045a8:	4b21      	ldr	r3, [pc, #132]	; (8004630 <obsluga_odbierania_1+0x2a8>)
 80045aa:	681a      	ldr	r2, [r3, #0]
 80045ac:	4b20      	ldr	r3, [pc, #128]	; (8004630 <obsluga_odbierania_1+0x2a8>)
 80045ae:	6899      	ldr	r1, [r3, #8]
 80045b0:	4b1f      	ldr	r3, [pc, #124]	; (8004630 <obsluga_odbierania_1+0x2a8>)
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	4821      	ldr	r0, [pc, #132]	; (800463c <obsluga_odbierania_1+0x2b4>)
 80045b6:	fb80 e003 	smull	lr, r0, r0, r3
 80045ba:	1080      	asrs	r0, r0, #2
 80045bc:	17db      	asrs	r3, r3, #31
 80045be:	1ac3      	subs	r3, r0, r3
 80045c0:	440b      	add	r3, r1
 80045c2:	429a      	cmp	r2, r3
 80045c4:	da40      	bge.n	8004648 <obsluga_odbierania_1+0x2c0>
							&& (czasy_start[0]
 80045c6:	4b1a      	ldr	r3, [pc, #104]	; (8004630 <obsluga_odbierania_1+0x2a8>)
 80045c8:	681a      	ldr	r2, [r3, #0]
									> czasy_start[2] - czasy_start[0] / 10)) {
 80045ca:	4b19      	ldr	r3, [pc, #100]	; (8004630 <obsluga_odbierania_1+0x2a8>)
 80045cc:	6899      	ldr	r1, [r3, #8]
 80045ce:	4b18      	ldr	r3, [pc, #96]	; (8004630 <obsluga_odbierania_1+0x2a8>)
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	481a      	ldr	r0, [pc, #104]	; (800463c <obsluga_odbierania_1+0x2b4>)
 80045d4:	fb80 e003 	smull	lr, r0, r0, r3
 80045d8:	1080      	asrs	r0, r0, #2
 80045da:	17db      	asrs	r3, r3, #31
 80045dc:	1a1b      	subs	r3, r3, r0
 80045de:	440b      	add	r3, r1
							&& (czasy_start[0]
 80045e0:	429a      	cmp	r2, r3
 80045e2:	dd31      	ble.n	8004648 <obsluga_odbierania_1+0x2c0>
						tryb_odbierania = 10;
 80045e4:	4b10      	ldr	r3, [pc, #64]	; (8004628 <obsluga_odbierania_1+0x2a0>)
 80045e6:	220a      	movs	r2, #10
 80045e8:	601a      	str	r2, [r3, #0]
						czasy_start[3] = (czasy_start[2]+czasy_start[1]+czasy_start[0]) / (3*5); //podstawa czasowa odbierania
 80045ea:	4b11      	ldr	r3, [pc, #68]	; (8004630 <obsluga_odbierania_1+0x2a8>)
 80045ec:	689a      	ldr	r2, [r3, #8]
 80045ee:	4b10      	ldr	r3, [pc, #64]	; (8004630 <obsluga_odbierania_1+0x2a8>)
 80045f0:	685b      	ldr	r3, [r3, #4]
 80045f2:	441a      	add	r2, r3
 80045f4:	4b0e      	ldr	r3, [pc, #56]	; (8004630 <obsluga_odbierania_1+0x2a8>)
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	4413      	add	r3, r2
 80045fa:	4a11      	ldr	r2, [pc, #68]	; (8004640 <obsluga_odbierania_1+0x2b8>)
 80045fc:	fb82 1203 	smull	r1, r2, r2, r3
 8004600:	441a      	add	r2, r3
 8004602:	10d2      	asrs	r2, r2, #3
 8004604:	17db      	asrs	r3, r3, #31
 8004606:	1ad3      	subs	r3, r2, r3
 8004608:	4a09      	ldr	r2, [pc, #36]	; (8004630 <obsluga_odbierania_1+0x2a8>)
 800460a:	60d3      	str	r3, [r2, #12]
						nr_bitu_odbieranie = 2;
 800460c:	4b05      	ldr	r3, [pc, #20]	; (8004624 <obsluga_odbierania_1+0x29c>)
 800460e:	2202      	movs	r2, #2
 8004610:	601a      	str	r2, [r3, #0]
						kwant_bitu_odbieranie = 5;
 8004612:	4b0c      	ldr	r3, [pc, #48]	; (8004644 <obsluga_odbierania_1+0x2bc>)
 8004614:	2205      	movs	r2, #5
 8004616:	601a      	str	r2, [r3, #0]
						tik = 0;
 8004618:	4b06      	ldr	r3, [pc, #24]	; (8004634 <obsluga_odbierania_1+0x2ac>)
 800461a:	2200      	movs	r2, #0
 800461c:	601a      	str	r2, [r3, #0]
					if ((czasy_start[0] < czasy_start[2] + czasy_start[0] / 10)
 800461e:	e045      	b.n	80046ac <obsluga_odbierania_1+0x324>
 8004620:	20000000 	.word	0x20000000
 8004624:	200000c4 	.word	0x200000c4
 8004628:	2000000c 	.word	0x2000000c
 800462c:	48000400 	.word	0x48000400
 8004630:	200000a8 	.word	0x200000a8
 8004634:	200000c0 	.word	0x200000c0
 8004638:	08006958 	.word	0x08006958
 800463c:	66666667 	.word	0x66666667
 8004640:	88888889 	.word	0x88888889
 8004644:	200000c8 	.word	0x200000c8
						printf("Blond Startu \r\n");
 8004648:	4828      	ldr	r0, [pc, #160]	; (80046ec <obsluga_odbierania_1+0x364>)
 800464a:	f001 fa53 	bl	8005af4 <puts>
						printf("d0: %d \r\n", czasy_start[0]);
 800464e:	4b28      	ldr	r3, [pc, #160]	; (80046f0 <obsluga_odbierania_1+0x368>)
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	4619      	mov	r1, r3
 8004654:	4827      	ldr	r0, [pc, #156]	; (80046f4 <obsluga_odbierania_1+0x36c>)
 8004656:	f001 f9d9 	bl	8005a0c <iprintf>
						printf("d1: %d \r\n", czasy_start[1]);
 800465a:	4b25      	ldr	r3, [pc, #148]	; (80046f0 <obsluga_odbierania_1+0x368>)
 800465c:	685b      	ldr	r3, [r3, #4]
 800465e:	4619      	mov	r1, r3
 8004660:	4825      	ldr	r0, [pc, #148]	; (80046f8 <obsluga_odbierania_1+0x370>)
 8004662:	f001 f9d3 	bl	8005a0c <iprintf>
						printf("d2: %d \r\n", czasy_start[2]);
 8004666:	4b22      	ldr	r3, [pc, #136]	; (80046f0 <obsluga_odbierania_1+0x368>)
 8004668:	689b      	ldr	r3, [r3, #8]
 800466a:	4619      	mov	r1, r3
 800466c:	4823      	ldr	r0, [pc, #140]	; (80046fc <obsluga_odbierania_1+0x374>)
 800466e:	f001 f9cd 	bl	8005a0c <iprintf>
						tryb_odbierania = 0;
 8004672:	4b23      	ldr	r3, [pc, #140]	; (8004700 <obsluga_odbierania_1+0x378>)
 8004674:	2200      	movs	r2, #0
 8004676:	601a      	str	r2, [r3, #0]
					if ((czasy_start[0] < czasy_start[2] + czasy_start[0] / 10)
 8004678:	e018      	b.n	80046ac <obsluga_odbierania_1+0x324>
					printf("Blond Startu \r\n");
 800467a:	481c      	ldr	r0, [pc, #112]	; (80046ec <obsluga_odbierania_1+0x364>)
 800467c:	f001 fa3a 	bl	8005af4 <puts>
					printf("d0: %d \r\n", czasy_start[0]);
 8004680:	4b1b      	ldr	r3, [pc, #108]	; (80046f0 <obsluga_odbierania_1+0x368>)
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	4619      	mov	r1, r3
 8004686:	481b      	ldr	r0, [pc, #108]	; (80046f4 <obsluga_odbierania_1+0x36c>)
 8004688:	f001 f9c0 	bl	8005a0c <iprintf>
					printf("d1: %d \r\n", czasy_start[1]);
 800468c:	4b18      	ldr	r3, [pc, #96]	; (80046f0 <obsluga_odbierania_1+0x368>)
 800468e:	685b      	ldr	r3, [r3, #4]
 8004690:	4619      	mov	r1, r3
 8004692:	4819      	ldr	r0, [pc, #100]	; (80046f8 <obsluga_odbierania_1+0x370>)
 8004694:	f001 f9ba 	bl	8005a0c <iprintf>
					printf("d2: %d \r\n", czasy_start[2]);
 8004698:	4b15      	ldr	r3, [pc, #84]	; (80046f0 <obsluga_odbierania_1+0x368>)
 800469a:	689b      	ldr	r3, [r3, #8]
 800469c:	4619      	mov	r1, r3
 800469e:	4817      	ldr	r0, [pc, #92]	; (80046fc <obsluga_odbierania_1+0x374>)
 80046a0:	f001 f9b4 	bl	8005a0c <iprintf>
					tryb_odbierania = 0;
 80046a4:	4b16      	ldr	r3, [pc, #88]	; (8004700 <obsluga_odbierania_1+0x378>)
 80046a6:	2200      	movs	r2, #0
 80046a8:	601a      	str	r2, [r3, #0]
				if ((czasy_start[1] < czasy_start[2] + czasy_start[1] / 10)
 80046aa:	e01c      	b.n	80046e6 <obsluga_odbierania_1+0x35e>
 80046ac:	e01b      	b.n	80046e6 <obsluga_odbierania_1+0x35e>
				printf("Blond Startu \r\n");
 80046ae:	480f      	ldr	r0, [pc, #60]	; (80046ec <obsluga_odbierania_1+0x364>)
 80046b0:	f001 fa20 	bl	8005af4 <puts>
				printf("d0: %d \r\n", czasy_start[0]);
 80046b4:	4b0e      	ldr	r3, [pc, #56]	; (80046f0 <obsluga_odbierania_1+0x368>)
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	4619      	mov	r1, r3
 80046ba:	480e      	ldr	r0, [pc, #56]	; (80046f4 <obsluga_odbierania_1+0x36c>)
 80046bc:	f001 f9a6 	bl	8005a0c <iprintf>
				printf("d1: %d \r\n", czasy_start[1]);
 80046c0:	4b0b      	ldr	r3, [pc, #44]	; (80046f0 <obsluga_odbierania_1+0x368>)
 80046c2:	685b      	ldr	r3, [r3, #4]
 80046c4:	4619      	mov	r1, r3
 80046c6:	480c      	ldr	r0, [pc, #48]	; (80046f8 <obsluga_odbierania_1+0x370>)
 80046c8:	f001 f9a0 	bl	8005a0c <iprintf>
				printf("d2: %d \r\n", czasy_start[2]);
 80046cc:	4b08      	ldr	r3, [pc, #32]	; (80046f0 <obsluga_odbierania_1+0x368>)
 80046ce:	689b      	ldr	r3, [r3, #8]
 80046d0:	4619      	mov	r1, r3
 80046d2:	480a      	ldr	r0, [pc, #40]	; (80046fc <obsluga_odbierania_1+0x374>)
 80046d4:	f001 f99a 	bl	8005a0c <iprintf>
				tryb_odbierania = 0;
 80046d8:	4b09      	ldr	r3, [pc, #36]	; (8004700 <obsluga_odbierania_1+0x378>)
 80046da:	2200      	movs	r2, #0
 80046dc:	601a      	str	r2, [r3, #0]
}
 80046de:	e002      	b.n	80046e6 <obsluga_odbierania_1+0x35e>
		} else if (tryb_odbierania == 10) { //dekodowanie  danych
 80046e0:	4b07      	ldr	r3, [pc, #28]	; (8004700 <obsluga_odbierania_1+0x378>)
 80046e2:	681b      	ldr	r3, [r3, #0]
}
 80046e4:	e7ff      	b.n	80046e6 <obsluga_odbierania_1+0x35e>
 80046e6:	bf00      	nop
 80046e8:	bd80      	pop	{r7, pc}
 80046ea:	bf00      	nop
 80046ec:	08006964 	.word	0x08006964
 80046f0:	200000a8 	.word	0x200000a8
 80046f4:	08006974 	.word	0x08006974
 80046f8:	08006980 	.word	0x08006980
 80046fc:	0800698c 	.word	0x0800698c
 8004700:	2000000c 	.word	0x2000000c

08004704 <obsluga_odbierania_2>:
void obsluga_odbierania_2() {
 8004704:	b580      	push	{r7, lr}
 8004706:	af00      	add	r7, sp, #0
	if (nr_bitu_odbieranie >= 3 && nr_bitu_odbieranie < 11) {
 8004708:	4b61      	ldr	r3, [pc, #388]	; (8004890 <obsluga_odbierania_2+0x18c>)
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	2b02      	cmp	r3, #2
 800470e:	dd48      	ble.n	80047a2 <obsluga_odbierania_2+0x9e>
 8004710:	4b5f      	ldr	r3, [pc, #380]	; (8004890 <obsluga_odbierania_2+0x18c>)
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	2b0a      	cmp	r3, #10
 8004716:	dc44      	bgt.n	80047a2 <obsluga_odbierania_2+0x9e>
		if (kwant_bitu_odbieranie == 2) {
 8004718:	4b5e      	ldr	r3, [pc, #376]	; (8004894 <obsluga_odbierania_2+0x190>)
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	2b02      	cmp	r3, #2
 800471e:	d10d      	bne.n	800473c <obsluga_odbierania_2+0x38>
			//printf("k_o: %d, k_w:%d, b_o:%d, b_n:%d\r\n", kwant_bitu_odbieranie,
			//		kwant_bitu, nr_bitu_odbieranie, nr_bitu);

			if (HAL_GPIO_ReadPin(PORT_Read, PIN_Read) == 1) {
 8004720:	2108      	movs	r1, #8
 8004722:	485d      	ldr	r0, [pc, #372]	; (8004898 <obsluga_odbierania_2+0x194>)
 8004724:	f7fc ffb0 	bl	8001688 <HAL_GPIO_ReadPin>
 8004728:	4603      	mov	r3, r0
 800472a:	2b01      	cmp	r3, #1
 800472c:	d103      	bne.n	8004736 <obsluga_odbierania_2+0x32>
				bit[0] = 1;
 800472e:	4b5b      	ldr	r3, [pc, #364]	; (800489c <obsluga_odbierania_2+0x198>)
 8004730:	2201      	movs	r2, #1
 8004732:	601a      	str	r2, [r3, #0]
 8004734:	e002      	b.n	800473c <obsluga_odbierania_2+0x38>
			} else {
				bit[0] = 0;
 8004736:	4b59      	ldr	r3, [pc, #356]	; (800489c <obsluga_odbierania_2+0x198>)
 8004738:	2200      	movs	r2, #0
 800473a:	601a      	str	r2, [r3, #0]
			}
		}
		if (kwant_bitu_odbieranie == 7) {
 800473c:	4b55      	ldr	r3, [pc, #340]	; (8004894 <obsluga_odbierania_2+0x190>)
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	2b07      	cmp	r3, #7
 8004742:	d10d      	bne.n	8004760 <obsluga_odbierania_2+0x5c>
			if (HAL_GPIO_ReadPin(PORT_Read, PIN_Read) == 1) {
 8004744:	2108      	movs	r1, #8
 8004746:	4854      	ldr	r0, [pc, #336]	; (8004898 <obsluga_odbierania_2+0x194>)
 8004748:	f7fc ff9e 	bl	8001688 <HAL_GPIO_ReadPin>
 800474c:	4603      	mov	r3, r0
 800474e:	2b01      	cmp	r3, #1
 8004750:	d103      	bne.n	800475a <obsluga_odbierania_2+0x56>
				bit[1] = 1;
 8004752:	4b52      	ldr	r3, [pc, #328]	; (800489c <obsluga_odbierania_2+0x198>)
 8004754:	2201      	movs	r2, #1
 8004756:	605a      	str	r2, [r3, #4]
 8004758:	e002      	b.n	8004760 <obsluga_odbierania_2+0x5c>
			} else {
				bit[1] = 0;
 800475a:	4b50      	ldr	r3, [pc, #320]	; (800489c <obsluga_odbierania_2+0x198>)
 800475c:	2200      	movs	r2, #0
 800475e:	605a      	str	r2, [r3, #4]
			}
		}
		if (bit[0] == 1 && bit[1] == 0 && kwant_bitu_odbieranie == 9) {
 8004760:	4b4e      	ldr	r3, [pc, #312]	; (800489c <obsluga_odbierania_2+0x198>)
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	2b01      	cmp	r3, #1
 8004766:	d112      	bne.n	800478e <obsluga_odbierania_2+0x8a>
 8004768:	4b4c      	ldr	r3, [pc, #304]	; (800489c <obsluga_odbierania_2+0x198>)
 800476a:	685b      	ldr	r3, [r3, #4]
 800476c:	2b00      	cmp	r3, #0
 800476e:	d10e      	bne.n	800478e <obsluga_odbierania_2+0x8a>
 8004770:	4b48      	ldr	r3, [pc, #288]	; (8004894 <obsluga_odbierania_2+0x190>)
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	2b09      	cmp	r3, #9
 8004776:	d10a      	bne.n	800478e <obsluga_odbierania_2+0x8a>
			odebrano[0] = odebrano[0] + (1 << (nr_bitu_odbieranie - 3));
 8004778:	4b49      	ldr	r3, [pc, #292]	; (80048a0 <obsluga_odbierania_2+0x19c>)
 800477a:	681a      	ldr	r2, [r3, #0]
 800477c:	4b44      	ldr	r3, [pc, #272]	; (8004890 <obsluga_odbierania_2+0x18c>)
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	3b03      	subs	r3, #3
 8004782:	2101      	movs	r1, #1
 8004784:	fa01 f303 	lsl.w	r3, r1, r3
 8004788:	4413      	add	r3, r2
 800478a:	4a45      	ldr	r2, [pc, #276]	; (80048a0 <obsluga_odbierania_2+0x19c>)
 800478c:	6013      	str	r3, [r2, #0]
		}
		if (kwant_bitu_odbieranie == 9) {
 800478e:	4b41      	ldr	r3, [pc, #260]	; (8004894 <obsluga_odbierania_2+0x190>)
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	2b09      	cmp	r3, #9
 8004794:	d105      	bne.n	80047a2 <obsluga_odbierania_2+0x9e>

			//printf("1: %d, 2: %d \r\n", bit[0], bit[1]);
			bit[0] = 0;
 8004796:	4b41      	ldr	r3, [pc, #260]	; (800489c <obsluga_odbierania_2+0x198>)
 8004798:	2200      	movs	r2, #0
 800479a:	601a      	str	r2, [r3, #0]
			bit[1] = 0;
 800479c:	4b3f      	ldr	r3, [pc, #252]	; (800489c <obsluga_odbierania_2+0x198>)
 800479e:	2200      	movs	r2, #0
 80047a0:	605a      	str	r2, [r3, #4]
		}
	}

	if (nr_bitu_odbieranie >= 11 && nr_bitu_odbieranie <= 18) {
 80047a2:	4b3b      	ldr	r3, [pc, #236]	; (8004890 <obsluga_odbierania_2+0x18c>)
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	2b0a      	cmp	r3, #10
 80047a8:	dd48      	ble.n	800483c <obsluga_odbierania_2+0x138>
 80047aa:	4b39      	ldr	r3, [pc, #228]	; (8004890 <obsluga_odbierania_2+0x18c>)
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	2b12      	cmp	r3, #18
 80047b0:	dc44      	bgt.n	800483c <obsluga_odbierania_2+0x138>
		if (kwant_bitu_odbieranie == 2) {
 80047b2:	4b38      	ldr	r3, [pc, #224]	; (8004894 <obsluga_odbierania_2+0x190>)
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	2b02      	cmp	r3, #2
 80047b8:	d10d      	bne.n	80047d6 <obsluga_odbierania_2+0xd2>
			//printf("k_o: %d, k_w:%d, b_o:%d, b_n:%d\r\n", kwant_bitu_odbieranie,
			//kwant_bitu, nr_bitu_odbieranie, nr_bitu);
			if (HAL_GPIO_ReadPin(PORT_Read, PIN_Read) == 1) {
 80047ba:	2108      	movs	r1, #8
 80047bc:	4836      	ldr	r0, [pc, #216]	; (8004898 <obsluga_odbierania_2+0x194>)
 80047be:	f7fc ff63 	bl	8001688 <HAL_GPIO_ReadPin>
 80047c2:	4603      	mov	r3, r0
 80047c4:	2b01      	cmp	r3, #1
 80047c6:	d103      	bne.n	80047d0 <obsluga_odbierania_2+0xcc>
				bit[0] = 1;
 80047c8:	4b34      	ldr	r3, [pc, #208]	; (800489c <obsluga_odbierania_2+0x198>)
 80047ca:	2201      	movs	r2, #1
 80047cc:	601a      	str	r2, [r3, #0]
 80047ce:	e002      	b.n	80047d6 <obsluga_odbierania_2+0xd2>
			} else {
				bit[0] = 0;
 80047d0:	4b32      	ldr	r3, [pc, #200]	; (800489c <obsluga_odbierania_2+0x198>)
 80047d2:	2200      	movs	r2, #0
 80047d4:	601a      	str	r2, [r3, #0]
			}
		}
		if (kwant_bitu_odbieranie == 7) {
 80047d6:	4b2f      	ldr	r3, [pc, #188]	; (8004894 <obsluga_odbierania_2+0x190>)
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	2b07      	cmp	r3, #7
 80047dc:	d10d      	bne.n	80047fa <obsluga_odbierania_2+0xf6>
			if (HAL_GPIO_ReadPin(PORT_Read, PIN_Read) == 1) {
 80047de:	2108      	movs	r1, #8
 80047e0:	482d      	ldr	r0, [pc, #180]	; (8004898 <obsluga_odbierania_2+0x194>)
 80047e2:	f7fc ff51 	bl	8001688 <HAL_GPIO_ReadPin>
 80047e6:	4603      	mov	r3, r0
 80047e8:	2b01      	cmp	r3, #1
 80047ea:	d103      	bne.n	80047f4 <obsluga_odbierania_2+0xf0>
				bit[1] = 1;
 80047ec:	4b2b      	ldr	r3, [pc, #172]	; (800489c <obsluga_odbierania_2+0x198>)
 80047ee:	2201      	movs	r2, #1
 80047f0:	605a      	str	r2, [r3, #4]
 80047f2:	e002      	b.n	80047fa <obsluga_odbierania_2+0xf6>
			} else {
				bit[1] = 0;
 80047f4:	4b29      	ldr	r3, [pc, #164]	; (800489c <obsluga_odbierania_2+0x198>)
 80047f6:	2200      	movs	r2, #0
 80047f8:	605a      	str	r2, [r3, #4]
			}
		}
		if (bit[0] == 1 && bit[1] == 0 && kwant_bitu_odbieranie == 9) {
 80047fa:	4b28      	ldr	r3, [pc, #160]	; (800489c <obsluga_odbierania_2+0x198>)
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	2b01      	cmp	r3, #1
 8004800:	d112      	bne.n	8004828 <obsluga_odbierania_2+0x124>
 8004802:	4b26      	ldr	r3, [pc, #152]	; (800489c <obsluga_odbierania_2+0x198>)
 8004804:	685b      	ldr	r3, [r3, #4]
 8004806:	2b00      	cmp	r3, #0
 8004808:	d10e      	bne.n	8004828 <obsluga_odbierania_2+0x124>
 800480a:	4b22      	ldr	r3, [pc, #136]	; (8004894 <obsluga_odbierania_2+0x190>)
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	2b09      	cmp	r3, #9
 8004810:	d10a      	bne.n	8004828 <obsluga_odbierania_2+0x124>
			odebrano[1] = odebrano[1] + (1 << (nr_bitu_odbieranie - 11));
 8004812:	4b23      	ldr	r3, [pc, #140]	; (80048a0 <obsluga_odbierania_2+0x19c>)
 8004814:	685a      	ldr	r2, [r3, #4]
 8004816:	4b1e      	ldr	r3, [pc, #120]	; (8004890 <obsluga_odbierania_2+0x18c>)
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	3b0b      	subs	r3, #11
 800481c:	2101      	movs	r1, #1
 800481e:	fa01 f303 	lsl.w	r3, r1, r3
 8004822:	4413      	add	r3, r2
 8004824:	4a1e      	ldr	r2, [pc, #120]	; (80048a0 <obsluga_odbierania_2+0x19c>)
 8004826:	6053      	str	r3, [r2, #4]
		}
		if (kwant_bitu_odbieranie == 9) {
 8004828:	4b1a      	ldr	r3, [pc, #104]	; (8004894 <obsluga_odbierania_2+0x190>)
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	2b09      	cmp	r3, #9
 800482e:	d105      	bne.n	800483c <obsluga_odbierania_2+0x138>

			//printf("2: %d, 3: %d \r\n", bit[0], bit[1]);
			bit[0] = 0;
 8004830:	4b1a      	ldr	r3, [pc, #104]	; (800489c <obsluga_odbierania_2+0x198>)
 8004832:	2200      	movs	r2, #0
 8004834:	601a      	str	r2, [r3, #0]
			bit[1] = 0;
 8004836:	4b19      	ldr	r3, [pc, #100]	; (800489c <obsluga_odbierania_2+0x198>)
 8004838:	2200      	movs	r2, #0
 800483a:	605a      	str	r2, [r3, #4]
		}
	}
	if (nr_bitu_odbieranie == 19 && kwant_bitu_odbieranie == 9) {
 800483c:	4b14      	ldr	r3, [pc, #80]	; (8004890 <obsluga_odbierania_2+0x18c>)
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	2b13      	cmp	r3, #19
 8004842:	d106      	bne.n	8004852 <obsluga_odbierania_2+0x14e>
 8004844:	4b13      	ldr	r3, [pc, #76]	; (8004894 <obsluga_odbierania_2+0x190>)
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	2b09      	cmp	r3, #9
 800484a:	d102      	bne.n	8004852 <obsluga_odbierania_2+0x14e>
		//printf("o: %d, %d \r\n", odebrano[0], odebrano[1]);
		//odebrano[0] = 0;
		//odebrano[1] = 0;

		//tryb_odbierania = 0;
		flaga_odbierania = 2;
 800484c:	4b15      	ldr	r3, [pc, #84]	; (80048a4 <obsluga_odbierania_2+0x1a0>)
 800484e:	2202      	movs	r2, #2
 8004850:	601a      	str	r2, [r3, #0]
	}
	if (nr_bitu_odbieranie >= 20) {
 8004852:	4b0f      	ldr	r3, [pc, #60]	; (8004890 <obsluga_odbierania_2+0x18c>)
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	2b13      	cmp	r3, #19
 8004858:	dd05      	ble.n	8004866 <obsluga_odbierania_2+0x162>
		nr_bitu_odbieranie = 0;
 800485a:	4b0d      	ldr	r3, [pc, #52]	; (8004890 <obsluga_odbierania_2+0x18c>)
 800485c:	2200      	movs	r2, #0
 800485e:	601a      	str	r2, [r3, #0]
		tryb_odbierania = 0;
 8004860:	4b11      	ldr	r3, [pc, #68]	; (80048a8 <obsluga_odbierania_2+0x1a4>)
 8004862:	2200      	movs	r2, #0
 8004864:	601a      	str	r2, [r3, #0]
	}

	if (nr_bitu_odbieranie >= 3 && nr_bitu_odbieranie < 11) {
 8004866:	4b0a      	ldr	r3, [pc, #40]	; (8004890 <obsluga_odbierania_2+0x18c>)
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	2b02      	cmp	r3, #2
 800486c:	dd0d      	ble.n	800488a <obsluga_odbierania_2+0x186>
 800486e:	4b08      	ldr	r3, [pc, #32]	; (8004890 <obsluga_odbierania_2+0x18c>)
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	2b0a      	cmp	r3, #10
 8004874:	dc09      	bgt.n	800488a <obsluga_odbierania_2+0x186>
		if (kwant_bitu_odbieranie == 0) {
 8004876:	4b07      	ldr	r3, [pc, #28]	; (8004894 <obsluga_odbierania_2+0x190>)
 8004878:	681b      	ldr	r3, [r3, #0]
 800487a:	2b00      	cmp	r3, #0
 800487c:	d103      	bne.n	8004886 <obsluga_odbierania_2+0x182>
			if ((nadaj[0] & (1 << (nr_bitu_odbieranie - 3)))) {
 800487e:	4b0b      	ldr	r3, [pc, #44]	; (80048ac <obsluga_odbierania_2+0x1a8>)
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	4b03      	ldr	r3, [pc, #12]	; (8004890 <obsluga_odbierania_2+0x18c>)
 8004884:	681b      	ldr	r3, [r3, #0]
				//HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, 1);
			} else {
				//HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, 0);
			}
		}
		if (kwant_bitu_odbieranie == 5) {
 8004886:	4b03      	ldr	r3, [pc, #12]	; (8004894 <obsluga_odbierania_2+0x190>)
 8004888:	681b      	ldr	r3, [r3, #0]
			//HAL_GPIO_TogglePin(LED2_GPIO_Port, LED2_Pin);
		}
	}
}
 800488a:	bf00      	nop
 800488c:	bd80      	pop	{r7, pc}
 800488e:	bf00      	nop
 8004890:	200000c4 	.word	0x200000c4
 8004894:	200000c8 	.word	0x200000c8
 8004898:	48000400 	.word	0x48000400
 800489c:	200000b8 	.word	0x200000b8
 80048a0:	20000098 	.word	0x20000098
 80048a4:	20000000 	.word	0x20000000
 80048a8:	2000000c 	.word	0x2000000c
 80048ac:	20000004 	.word	0x20000004

080048b0 <nadaj_433>:

void nadaj_433(int adres, int dana) {
 80048b0:	b480      	push	{r7}
 80048b2:	b083      	sub	sp, #12
 80048b4:	af00      	add	r7, sp, #0
 80048b6:	6078      	str	r0, [r7, #4]
 80048b8:	6039      	str	r1, [r7, #0]
	flaga_nadawania = 1;
 80048ba:	4b0a      	ldr	r3, [pc, #40]	; (80048e4 <nadaj_433+0x34>)
 80048bc:	2201      	movs	r2, #1
 80048be:	601a      	str	r2, [r3, #0]
	nr_bitu = 0;
 80048c0:	4b09      	ldr	r3, [pc, #36]	; (80048e8 <nadaj_433+0x38>)
 80048c2:	2200      	movs	r2, #0
 80048c4:	601a      	str	r2, [r3, #0]
	kwant_bitu = 0;
 80048c6:	4b09      	ldr	r3, [pc, #36]	; (80048ec <nadaj_433+0x3c>)
 80048c8:	2200      	movs	r2, #0
 80048ca:	601a      	str	r2, [r3, #0]
	nadaj[0] = adres;
 80048cc:	4a08      	ldr	r2, [pc, #32]	; (80048f0 <nadaj_433+0x40>)
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	6013      	str	r3, [r2, #0]
	nadaj[1] = dana;
 80048d2:	4a07      	ldr	r2, [pc, #28]	; (80048f0 <nadaj_433+0x40>)
 80048d4:	683b      	ldr	r3, [r7, #0]
 80048d6:	6053      	str	r3, [r2, #4]
}
 80048d8:	bf00      	nop
 80048da:	370c      	adds	r7, #12
 80048dc:	46bd      	mov	sp, r7
 80048de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048e2:	4770      	bx	lr
 80048e4:	20000094 	.word	0x20000094
 80048e8:	200000a0 	.word	0x200000a0
 80048ec:	200000a4 	.word	0x200000a4
 80048f0:	20000004 	.word	0x20000004

080048f4 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80048f4:	b580      	push	{r7, lr}
 80048f6:	b08a      	sub	sp, #40	; 0x28
 80048f8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80048fa:	4a63      	ldr	r2, [pc, #396]	; (8004a88 <MX_GPIO_Init+0x194>)
 80048fc:	4b62      	ldr	r3, [pc, #392]	; (8004a88 <MX_GPIO_Init+0x194>)
 80048fe:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004900:	f043 0304 	orr.w	r3, r3, #4
 8004904:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004906:	4b60      	ldr	r3, [pc, #384]	; (8004a88 <MX_GPIO_Init+0x194>)
 8004908:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800490a:	f003 0304 	and.w	r3, r3, #4
 800490e:	613b      	str	r3, [r7, #16]
 8004910:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8004912:	4a5d      	ldr	r2, [pc, #372]	; (8004a88 <MX_GPIO_Init+0x194>)
 8004914:	4b5c      	ldr	r3, [pc, #368]	; (8004a88 <MX_GPIO_Init+0x194>)
 8004916:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004918:	f043 0301 	orr.w	r3, r3, #1
 800491c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800491e:	4b5a      	ldr	r3, [pc, #360]	; (8004a88 <MX_GPIO_Init+0x194>)
 8004920:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004922:	f003 0301 	and.w	r3, r3, #1
 8004926:	60fb      	str	r3, [r7, #12]
 8004928:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800492a:	4a57      	ldr	r2, [pc, #348]	; (8004a88 <MX_GPIO_Init+0x194>)
 800492c:	4b56      	ldr	r3, [pc, #344]	; (8004a88 <MX_GPIO_Init+0x194>)
 800492e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004930:	f043 0302 	orr.w	r3, r3, #2
 8004934:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004936:	4b54      	ldr	r3, [pc, #336]	; (8004a88 <MX_GPIO_Init+0x194>)
 8004938:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800493a:	f003 0302 	and.w	r3, r3, #2
 800493e:	60bb      	str	r3, [r7, #8]
 8004940:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8004942:	4a51      	ldr	r2, [pc, #324]	; (8004a88 <MX_GPIO_Init+0x194>)
 8004944:	4b50      	ldr	r3, [pc, #320]	; (8004a88 <MX_GPIO_Init+0x194>)
 8004946:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004948:	f043 0310 	orr.w	r3, r3, #16
 800494c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800494e:	4b4e      	ldr	r3, [pc, #312]	; (8004a88 <MX_GPIO_Init+0x194>)
 8004950:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004952:	f003 0310 	and.w	r3, r3, #16
 8004956:	607b      	str	r3, [r7, #4]
 8004958:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800495a:	4a4b      	ldr	r2, [pc, #300]	; (8004a88 <MX_GPIO_Init+0x194>)
 800495c:	4b4a      	ldr	r3, [pc, #296]	; (8004a88 <MX_GPIO_Init+0x194>)
 800495e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004960:	f043 0308 	orr.w	r3, r3, #8
 8004964:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004966:	4b48      	ldr	r3, [pc, #288]	; (8004a88 <MX_GPIO_Init+0x194>)
 8004968:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800496a:	f003 0308 	and.w	r3, r3, #8
 800496e:	603b      	str	r3, [r7, #0]
 8004970:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, TEMP_Pin|NADAJNIK_RF_Pin, GPIO_PIN_RESET);
 8004972:	2200      	movs	r2, #0
 8004974:	f44f 4140 	mov.w	r1, #49152	; 0xc000
 8004978:	4844      	ldr	r0, [pc, #272]	; (8004a8c <MX_GPIO_Init+0x198>)
 800497a:	f7fc fe9d 	bl	80016b8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD_RR_GPIO_Port, LD_RR_Pin, GPIO_PIN_RESET);
 800497e:	2200      	movs	r2, #0
 8004980:	2104      	movs	r1, #4
 8004982:	4843      	ldr	r0, [pc, #268]	; (8004a90 <MX_GPIO_Init+0x19c>)
 8004984:	f7fc fe98 	bl	80016b8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, LD_G_Pin|DIR_PIN_Pin|STEP_PIN_Pin, GPIO_PIN_RESET);
 8004988:	2200      	movs	r2, #0
 800498a:	f44f 41c2 	mov.w	r1, #24832	; 0x6100
 800498e:	4841      	ldr	r0, [pc, #260]	; (8004a94 <MX_GPIO_Init+0x1a0>)
 8004990:	f7fc fe92 	bl	80016b8 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = TEMP_Pin|NADAJNIK_RF_Pin;
 8004994:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8004998:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800499a:	2301      	movs	r3, #1
 800499c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800499e:	2300      	movs	r3, #0
 80049a0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80049a2:	2300      	movs	r3, #0
 80049a4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80049a6:	f107 0314 	add.w	r3, r7, #20
 80049aa:	4619      	mov	r1, r3
 80049ac:	4837      	ldr	r0, [pc, #220]	; (8004a8c <MX_GPIO_Init+0x198>)
 80049ae:	f7fc fcbf 	bl	8001330 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin 
                           PAPin */
  GPIO_InitStruct.Pin = JOY_CENTER_Pin|JOY_LEFT_Pin|JOY_RIGHT_Pin|JOY_UP_Pin 
 80049b2:	232f      	movs	r3, #47	; 0x2f
 80049b4:	617b      	str	r3, [r7, #20]
                          |JOY_DOWN_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80049b6:	2300      	movs	r3, #0
 80049b8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80049ba:	2302      	movs	r3, #2
 80049bc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80049be:	f107 0314 	add.w	r3, r7, #20
 80049c2:	4619      	mov	r1, r3
 80049c4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80049c8:	f7fc fcb2 	bl	8001330 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD_RR_Pin;
 80049cc:	2304      	movs	r3, #4
 80049ce:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80049d0:	2301      	movs	r3, #1
 80049d2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80049d4:	2301      	movs	r3, #1
 80049d6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80049d8:	2303      	movs	r3, #3
 80049da:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD_RR_GPIO_Port, &GPIO_InitStruct);
 80049dc:	f107 0314 	add.w	r3, r7, #20
 80049e0:	4619      	mov	r1, r3
 80049e2:	482b      	ldr	r0, [pc, #172]	; (8004a90 <MX_GPIO_Init+0x19c>)
 80049e4:	f7fc fca4 	bl	8001330 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD_G_Pin;
 80049e8:	f44f 7380 	mov.w	r3, #256	; 0x100
 80049ec:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80049ee:	2301      	movs	r3, #1
 80049f0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80049f2:	2301      	movs	r3, #1
 80049f4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80049f6:	2303      	movs	r3, #3
 80049f8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD_G_GPIO_Port, &GPIO_InitStruct);
 80049fa:	f107 0314 	add.w	r3, r7, #20
 80049fe:	4619      	mov	r1, r3
 8004a00:	4824      	ldr	r0, [pc, #144]	; (8004a94 <MX_GPIO_Init+0x1a0>)
 8004a02:	f7fc fc95 	bl	8001330 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = KONTAKTRON_Pin;
 8004a06:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004a0a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8004a0c:	4b22      	ldr	r3, [pc, #136]	; (8004a98 <MX_GPIO_Init+0x1a4>)
 8004a0e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004a10:	2301      	movs	r3, #1
 8004a12:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(KONTAKTRON_GPIO_Port, &GPIO_InitStruct);
 8004a14:	f107 0314 	add.w	r3, r7, #20
 8004a18:	4619      	mov	r1, r3
 8004a1a:	481e      	ldr	r0, [pc, #120]	; (8004a94 <MX_GPIO_Init+0x1a0>)
 8004a1c:	f7fc fc88 	bl	8001330 <HAL_GPIO_Init>

  /*Configure GPIO pins : PEPin PEPin */
  GPIO_InitStruct.Pin = CLK_PIN_Pin|DT_PIN_Pin;
 8004a20:	f44f 4310 	mov.w	r3, #36864	; 0x9000
 8004a24:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004a26:	2300      	movs	r3, #0
 8004a28:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004a2a:	2300      	movs	r3, #0
 8004a2c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8004a2e:	f107 0314 	add.w	r3, r7, #20
 8004a32:	4619      	mov	r1, r3
 8004a34:	4817      	ldr	r0, [pc, #92]	; (8004a94 <MX_GPIO_Init+0x1a0>)
 8004a36:	f7fc fc7b 	bl	8001330 <HAL_GPIO_Init>

  /*Configure GPIO pins : PEPin PEPin */
  GPIO_InitStruct.Pin = DIR_PIN_Pin|STEP_PIN_Pin;
 8004a3a:	f44f 43c0 	mov.w	r3, #24576	; 0x6000
 8004a3e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004a40:	2301      	movs	r3, #1
 8004a42:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004a44:	2300      	movs	r3, #0
 8004a46:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004a48:	2300      	movs	r3, #0
 8004a4a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8004a4c:	f107 0314 	add.w	r3, r7, #20
 8004a50:	4619      	mov	r1, r3
 8004a52:	4810      	ldr	r0, [pc, #64]	; (8004a94 <MX_GPIO_Init+0x1a0>)
 8004a54:	f7fc fc6c 	bl	8001330 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = ODBIORNIK_RF_Pin;
 8004a58:	2308      	movs	r3, #8
 8004a5a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004a5c:	2300      	movs	r3, #0
 8004a5e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004a60:	2300      	movs	r3, #0
 8004a62:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ODBIORNIK_RF_GPIO_Port, &GPIO_InitStruct);
 8004a64:	f107 0314 	add.w	r3, r7, #20
 8004a68:	4619      	mov	r1, r3
 8004a6a:	4809      	ldr	r0, [pc, #36]	; (8004a90 <MX_GPIO_Init+0x19c>)
 8004a6c:	f7fc fc60 	bl	8001330 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8004a70:	2200      	movs	r2, #0
 8004a72:	2100      	movs	r1, #0
 8004a74:	2028      	movs	r0, #40	; 0x28
 8004a76:	f7fc fafc 	bl	8001072 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8004a7a:	2028      	movs	r0, #40	; 0x28
 8004a7c:	f7fc fb15 	bl	80010aa <HAL_NVIC_EnableIRQ>

}
 8004a80:	bf00      	nop
 8004a82:	3728      	adds	r7, #40	; 0x28
 8004a84:	46bd      	mov	sp, r7
 8004a86:	bd80      	pop	{r7, pc}
 8004a88:	40021000 	.word	0x40021000
 8004a8c:	48000800 	.word	0x48000800
 8004a90:	48000400 	.word	0x48000400
 8004a94:	48001000 	.word	0x48001000
 8004a98:	10310000 	.word	0x10310000

08004a9c <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8004a9c:	b580      	push	{r7, lr}
 8004a9e:	af00      	add	r7, sp, #0

  hi2c1.Instance = I2C1;
 8004aa0:	4b1e      	ldr	r3, [pc, #120]	; (8004b1c <MX_I2C1_Init+0x80>)
 8004aa2:	4a1f      	ldr	r2, [pc, #124]	; (8004b20 <MX_I2C1_Init+0x84>)
 8004aa4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00702991;
 8004aa6:	4b1d      	ldr	r3, [pc, #116]	; (8004b1c <MX_I2C1_Init+0x80>)
 8004aa8:	4a1e      	ldr	r2, [pc, #120]	; (8004b24 <MX_I2C1_Init+0x88>)
 8004aaa:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8004aac:	4b1b      	ldr	r3, [pc, #108]	; (8004b1c <MX_I2C1_Init+0x80>)
 8004aae:	2200      	movs	r2, #0
 8004ab0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8004ab2:	4b1a      	ldr	r3, [pc, #104]	; (8004b1c <MX_I2C1_Init+0x80>)
 8004ab4:	2201      	movs	r2, #1
 8004ab6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8004ab8:	4b18      	ldr	r3, [pc, #96]	; (8004b1c <MX_I2C1_Init+0x80>)
 8004aba:	2200      	movs	r2, #0
 8004abc:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8004abe:	4b17      	ldr	r3, [pc, #92]	; (8004b1c <MX_I2C1_Init+0x80>)
 8004ac0:	2200      	movs	r2, #0
 8004ac2:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8004ac4:	4b15      	ldr	r3, [pc, #84]	; (8004b1c <MX_I2C1_Init+0x80>)
 8004ac6:	2200      	movs	r2, #0
 8004ac8:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8004aca:	4b14      	ldr	r3, [pc, #80]	; (8004b1c <MX_I2C1_Init+0x80>)
 8004acc:	2200      	movs	r2, #0
 8004ace:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8004ad0:	4b12      	ldr	r3, [pc, #72]	; (8004b1c <MX_I2C1_Init+0x80>)
 8004ad2:	2200      	movs	r2, #0
 8004ad4:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8004ad6:	4811      	ldr	r0, [pc, #68]	; (8004b1c <MX_I2C1_Init+0x80>)
 8004ad8:	f7fc fe30 	bl	800173c <HAL_I2C_Init>
 8004adc:	4603      	mov	r3, r0
 8004ade:	2b00      	cmp	r3, #0
 8004ae0:	d003      	beq.n	8004aea <MX_I2C1_Init+0x4e>
  {
    _Error_Handler(__FILE__, __LINE__);
 8004ae2:	2142      	movs	r1, #66	; 0x42
 8004ae4:	4810      	ldr	r0, [pc, #64]	; (8004b28 <MX_I2C1_Init+0x8c>)
 8004ae6:	f000 fd6b 	bl	80055c0 <_Error_Handler>
  }

    /**Configure Analogue filter 
    */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8004aea:	2100      	movs	r1, #0
 8004aec:	480b      	ldr	r0, [pc, #44]	; (8004b1c <MX_I2C1_Init+0x80>)
 8004aee:	f7fc feb3 	bl	8001858 <HAL_I2CEx_ConfigAnalogFilter>
 8004af2:	4603      	mov	r3, r0
 8004af4:	2b00      	cmp	r3, #0
 8004af6:	d003      	beq.n	8004b00 <MX_I2C1_Init+0x64>
  {
    _Error_Handler(__FILE__, __LINE__);
 8004af8:	2149      	movs	r1, #73	; 0x49
 8004afa:	480b      	ldr	r0, [pc, #44]	; (8004b28 <MX_I2C1_Init+0x8c>)
 8004afc:	f000 fd60 	bl	80055c0 <_Error_Handler>
  }

    /**Configure Digital filter 
    */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8004b00:	2100      	movs	r1, #0
 8004b02:	4806      	ldr	r0, [pc, #24]	; (8004b1c <MX_I2C1_Init+0x80>)
 8004b04:	f7fc fef3 	bl	80018ee <HAL_I2CEx_ConfigDigitalFilter>
 8004b08:	4603      	mov	r3, r0
 8004b0a:	2b00      	cmp	r3, #0
 8004b0c:	d003      	beq.n	8004b16 <MX_I2C1_Init+0x7a>
  {
    _Error_Handler(__FILE__, __LINE__);
 8004b0e:	2150      	movs	r1, #80	; 0x50
 8004b10:	4805      	ldr	r0, [pc, #20]	; (8004b28 <MX_I2C1_Init+0x8c>)
 8004b12:	f000 fd55 	bl	80055c0 <_Error_Handler>
  }

}
 8004b16:	bf00      	nop
 8004b18:	bd80      	pop	{r7, pc}
 8004b1a:	bf00      	nop
 8004b1c:	200000e8 	.word	0x200000e8
 8004b20:	40005400 	.word	0x40005400
 8004b24:	00702991 	.word	0x00702991
 8004b28:	08006998 	.word	0x08006998

08004b2c <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8004b2c:	b580      	push	{r7, lr}
 8004b2e:	b088      	sub	sp, #32
 8004b30:	af00      	add	r7, sp, #0
 8004b32:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  if(i2cHandle->Instance==I2C1)
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	4a11      	ldr	r2, [pc, #68]	; (8004b80 <HAL_I2C_MspInit+0x54>)
 8004b3a:	4293      	cmp	r3, r2
 8004b3c:	d11b      	bne.n	8004b76 <HAL_I2C_MspInit+0x4a>
  
    /**I2C1 GPIO Configuration    
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8004b3e:	23c0      	movs	r3, #192	; 0xc0
 8004b40:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004b42:	2312      	movs	r3, #18
 8004b44:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004b46:	2301      	movs	r3, #1
 8004b48:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004b4a:	2303      	movs	r3, #3
 8004b4c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8004b4e:	2304      	movs	r3, #4
 8004b50:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004b52:	f107 030c 	add.w	r3, r7, #12
 8004b56:	4619      	mov	r1, r3
 8004b58:	480a      	ldr	r0, [pc, #40]	; (8004b84 <HAL_I2C_MspInit+0x58>)
 8004b5a:	f7fc fbe9 	bl	8001330 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8004b5e:	4a0a      	ldr	r2, [pc, #40]	; (8004b88 <HAL_I2C_MspInit+0x5c>)
 8004b60:	4b09      	ldr	r3, [pc, #36]	; (8004b88 <HAL_I2C_MspInit+0x5c>)
 8004b62:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004b64:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8004b68:	6593      	str	r3, [r2, #88]	; 0x58
 8004b6a:	4b07      	ldr	r3, [pc, #28]	; (8004b88 <HAL_I2C_MspInit+0x5c>)
 8004b6c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004b6e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004b72:	60bb      	str	r3, [r7, #8]
 8004b74:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8004b76:	bf00      	nop
 8004b78:	3720      	adds	r7, #32
 8004b7a:	46bd      	mov	sp, r7
 8004b7c:	bd80      	pop	{r7, pc}
 8004b7e:	bf00      	nop
 8004b80:	40005400 	.word	0x40005400
 8004b84:	48000400 	.word	0x48000400
 8004b88:	40021000 	.word	0x40021000

08004b8c <_write>:
/* Private function prototypes -----------------------------------------------*/
void SystemClock_Config(void);

/* USER CODE BEGIN PFP */
/* Private function prototypes -----------------------------------------------*/
int _write(int file, uint8_t *ptr, int len) {
 8004b8c:	b580      	push	{r7, lr}
 8004b8e:	b084      	sub	sp, #16
 8004b90:	af00      	add	r7, sp, #0
 8004b92:	60f8      	str	r0, [r7, #12]
 8004b94:	60b9      	str	r1, [r7, #8]
 8004b96:	607a      	str	r2, [r7, #4]
	HAL_UART_Transmit(&huart2, ptr, len, 100);
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	b29a      	uxth	r2, r3
 8004b9c:	2364      	movs	r3, #100	; 0x64
 8004b9e:	68b9      	ldr	r1, [r7, #8]
 8004ba0:	4803      	ldr	r0, [pc, #12]	; (8004bb0 <_write+0x24>)
 8004ba2:	f7fe fc42 	bl	800342a <HAL_UART_Transmit>
	return len;
 8004ba6:	687b      	ldr	r3, [r7, #4]
}
 8004ba8:	4618      	mov	r0, r3
 8004baa:	3710      	adds	r7, #16
 8004bac:	46bd      	mov	sp, r7
 8004bae:	bd80      	pop	{r7, pc}
 8004bb0:	2000020c 	.word	0x2000020c

08004bb4 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8004bb4:	b580      	push	{r7, lr}
 8004bb6:	b082      	sub	sp, #8
 8004bb8:	af00      	add	r7, sp, #0
 8004bba:	6078      	str	r0, [r7, #4]
	if (htim == &htim17) {
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	4a04      	ldr	r2, [pc, #16]	; (8004bd0 <HAL_TIM_PeriodElapsedCallback+0x1c>)
 8004bc0:	4293      	cmp	r3, r2
 8004bc2:	d101      	bne.n	8004bc8 <HAL_TIM_PeriodElapsedCallback+0x14>
		podstawa_czasowa_kominikacji();
 8004bc4:	f7ff fad6 	bl	8004174 <podstawa_czasowa_kominikacji>
	}
}
 8004bc8:	bf00      	nop
 8004bca:	3708      	adds	r7, #8
 8004bcc:	46bd      	mov	sp, r7
 8004bce:	bd80      	pop	{r7, pc}
 8004bd0:	2000013c 	.word	0x2000013c

08004bd4 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) { //przerwania, aby pobieralo dane o kontaktronie
 8004bd4:	b580      	push	{r7, lr}
 8004bd6:	b082      	sub	sp, #8
 8004bd8:	af00      	add	r7, sp, #0
 8004bda:	4603      	mov	r3, r0
 8004bdc:	80fb      	strh	r3, [r7, #6]
	//tylko gdy jest odlaczany/podlaczany
	if (GPIO_Pin == KONTAKTRON_Pin) {
 8004bde:	88fb      	ldrh	r3, [r7, #6]
 8004be0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004be4:	d111      	bne.n	8004c0a <HAL_GPIO_EXTI_Callback+0x36>
		flag_kontaktron = 1;
 8004be6:	4b0b      	ldr	r3, [pc, #44]	; (8004c14 <HAL_GPIO_EXTI_Callback+0x40>)
 8004be8:	2201      	movs	r2, #1
 8004bea:	601a      	str	r2, [r3, #0]
		if (HAL_GPIO_ReadPin(KONTAKTRON_GPIO_Port, KONTAKTRON_Pin) == GPIO_PIN_RESET)//zamkniete
 8004bec:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8004bf0:	4809      	ldr	r0, [pc, #36]	; (8004c18 <HAL_GPIO_EXTI_Callback+0x44>)
 8004bf2:	f7fc fd49 	bl	8001688 <HAL_GPIO_ReadPin>
 8004bf6:	4603      	mov	r3, r0
 8004bf8:	2b00      	cmp	r3, #0
 8004bfa:	d103      	bne.n	8004c04 <HAL_GPIO_EXTI_Callback+0x30>
			printf("Okno zamkniete\r\n");
 8004bfc:	4807      	ldr	r0, [pc, #28]	; (8004c1c <HAL_GPIO_EXTI_Callback+0x48>)
 8004bfe:	f000 ff79 	bl	8005af4 <puts>
	 flag_1=1;
	 if(GPIO_Pin==JOY_RIGHT_Pin)
	 flag_2=1;
	 if(GPIO_Pin==JOY_DOWN_Pin)
	 flag_3=1;*/
}
 8004c02:	e002      	b.n	8004c0a <HAL_GPIO_EXTI_Callback+0x36>
			printf("Okno otwarte\r\n");
 8004c04:	4806      	ldr	r0, [pc, #24]	; (8004c20 <HAL_GPIO_EXTI_Callback+0x4c>)
 8004c06:	f000 ff75 	bl	8005af4 <puts>
}
 8004c0a:	bf00      	nop
 8004c0c:	3708      	adds	r7, #8
 8004c0e:	46bd      	mov	sp, r7
 8004c10:	bd80      	pop	{r7, pc}
 8004c12:	bf00      	nop
 8004c14:	200000d4 	.word	0x200000d4
 8004c18:	48001000 	.word	0x48001000
 8004c1c:	080069a8 	.word	0x080069a8
 8004c20:	080069b8 	.word	0x080069b8
 8004c24:	00000000 	.word	0x00000000

08004c28 <stepper_rotate>:
//funkcja realizujaca zadana ilosc obrotow z zadana predkoscia
void stepper_rotate(int steps_amount, float rpm) {
 8004c28:	b5b0      	push	{r4, r5, r7, lr}
 8004c2a:	b088      	sub	sp, #32
 8004c2c:	af00      	add	r7, sp, #0
 8004c2e:	6078      	str	r0, [r7, #4]
 8004c30:	ed87 0a00 	vstr	s0, [r7]
	//calkowita ilsoc krokow w zadanej ilosci rotacji
	float total_steps;	//=rotation*steps_per_rotation;
	//czas trwania jednego obrotu [w us]
	unsigned long step_period_micro_sec;//=((60.0000/(rpm*steps_per_rotation))*(1E6/2.0000));

	if (steps_amount > 0) { //krec w prawo
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	2b00      	cmp	r3, #0
 8004c38:	f340 808e 	ble.w	8004d58 <stepper_rotate+0x130>
		HAL_GPIO_WritePin(DIR_PIN_GPIO_Port, DIR_PIN_Pin, GPIO_PIN_SET);
 8004c3c:	2201      	movs	r2, #1
 8004c3e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8004c42:	4895      	ldr	r0, [pc, #596]	; (8004e98 <stepper_rotate+0x270>)
 8004c44:	f7fc fd38 	bl	80016b8 <HAL_GPIO_WritePin>

		steps_per_rotation = ((360.00 / motor_angle) / step_size);
 8004c48:	4b94      	ldr	r3, [pc, #592]	; (8004e9c <stepper_rotate+0x274>)
 8004c4a:	4618      	mov	r0, r3
 8004c4c:	f7fb fc74 	bl	8000538 <__aeabi_f2d>
 8004c50:	4603      	mov	r3, r0
 8004c52:	460c      	mov	r4, r1
 8004c54:	461a      	mov	r2, r3
 8004c56:	4623      	mov	r3, r4
 8004c58:	f04f 0000 	mov.w	r0, #0
 8004c5c:	4990      	ldr	r1, [pc, #576]	; (8004ea0 <stepper_rotate+0x278>)
 8004c5e:	f7fb fde9 	bl	8000834 <__aeabi_ddiv>
 8004c62:	4603      	mov	r3, r0
 8004c64:	460c      	mov	r4, r1
 8004c66:	4625      	mov	r5, r4
 8004c68:	461c      	mov	r4, r3
 8004c6a:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8004c6e:	4618      	mov	r0, r3
 8004c70:	f7fb fc62 	bl	8000538 <__aeabi_f2d>
 8004c74:	4602      	mov	r2, r0
 8004c76:	460b      	mov	r3, r1
 8004c78:	4620      	mov	r0, r4
 8004c7a:	4629      	mov	r1, r5
 8004c7c:	f7fb fdda 	bl	8000834 <__aeabi_ddiv>
 8004c80:	4603      	mov	r3, r0
 8004c82:	460c      	mov	r4, r1
 8004c84:	4618      	mov	r0, r3
 8004c86:	4621      	mov	r1, r4
 8004c88:	f7fb fedc 	bl	8000a44 <__aeabi_d2f>
 8004c8c:	4603      	mov	r3, r0
 8004c8e:	617b      	str	r3, [r7, #20]
		total_steps = steps_amount; //rotation*steps_per_rotation;
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	ee07 3a90 	vmov	s15, r3
 8004c96:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004c9a:	edc7 7a04 	vstr	s15, [r7, #16]
		step_period_micro_sec = ((60.0000 / (rpm * steps_per_rotation))
 8004c9e:	ed97 7a00 	vldr	s14, [r7]
 8004ca2:	edd7 7a05 	vldr	s15, [r7, #20]
 8004ca6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004caa:	ee17 0a90 	vmov	r0, s15
 8004cae:	f7fb fc43 	bl	8000538 <__aeabi_f2d>
 8004cb2:	4603      	mov	r3, r0
 8004cb4:	460c      	mov	r4, r1
 8004cb6:	461a      	mov	r2, r3
 8004cb8:	4623      	mov	r3, r4
 8004cba:	f04f 0000 	mov.w	r0, #0
 8004cbe:	4979      	ldr	r1, [pc, #484]	; (8004ea4 <stepper_rotate+0x27c>)
 8004cc0:	f7fb fdb8 	bl	8000834 <__aeabi_ddiv>
 8004cc4:	4603      	mov	r3, r0
 8004cc6:	460c      	mov	r4, r1
 8004cc8:	4618      	mov	r0, r3
 8004cca:	4621      	mov	r1, r4
				* (1E6 / 2.0000));
 8004ccc:	a370      	add	r3, pc, #448	; (adr r3, 8004e90 <stepper_rotate+0x268>)
 8004cce:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004cd2:	f7fb fc85 	bl	80005e0 <__aeabi_dmul>
 8004cd6:	4603      	mov	r3, r0
 8004cd8:	460c      	mov	r4, r1
		step_period_micro_sec = ((60.0000 / (rpm * steps_per_rotation))
 8004cda:	4618      	mov	r0, r3
 8004cdc:	4621      	mov	r1, r4
 8004cde:	f7fb fe91 	bl	8000a04 <__aeabi_d2uiz>
 8004ce2:	4603      	mov	r3, r0
 8004ce4:	60fb      	str	r3, [r7, #12]

		for (unsigned long i = 0; i < total_steps; i++) {
 8004ce6:	2300      	movs	r3, #0
 8004ce8:	61fb      	str	r3, [r7, #28]
 8004cea:	e023      	b.n	8004d34 <stepper_rotate+0x10c>
			HAL_GPIO_WritePin(STEP_PIN_GPIO_Port, STEP_PIN_Pin, GPIO_PIN_SET);
 8004cec:	2201      	movs	r2, #1
 8004cee:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8004cf2:	4869      	ldr	r0, [pc, #420]	; (8004e98 <stepper_rotate+0x270>)
 8004cf4:	f7fc fce0 	bl	80016b8 <HAL_GPIO_WritePin>
			HAL_Delay(step_period_micro_sec / 1000);
 8004cf8:	68fb      	ldr	r3, [r7, #12]
 8004cfa:	4a6b      	ldr	r2, [pc, #428]	; (8004ea8 <stepper_rotate+0x280>)
 8004cfc:	fba2 2303 	umull	r2, r3, r2, r3
 8004d00:	099b      	lsrs	r3, r3, #6
 8004d02:	4618      	mov	r0, r3
 8004d04:	f7fc f8c2 	bl	8000e8c <HAL_Delay>
			HAL_GPIO_WritePin(STEP_PIN_GPIO_Port, STEP_PIN_Pin, GPIO_PIN_RESET);
 8004d08:	2200      	movs	r2, #0
 8004d0a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8004d0e:	4862      	ldr	r0, [pc, #392]	; (8004e98 <stepper_rotate+0x270>)
 8004d10:	f7fc fcd2 	bl	80016b8 <HAL_GPIO_WritePin>
			HAL_Delay(step_period_micro_sec / 1000);
 8004d14:	68fb      	ldr	r3, [r7, #12]
 8004d16:	4a64      	ldr	r2, [pc, #400]	; (8004ea8 <stepper_rotate+0x280>)
 8004d18:	fba2 2303 	umull	r2, r3, r2, r3
 8004d1c:	099b      	lsrs	r3, r3, #6
 8004d1e:	4618      	mov	r0, r3
 8004d20:	f7fc f8b4 	bl	8000e8c <HAL_Delay>

			steps_count++;
 8004d24:	4b61      	ldr	r3, [pc, #388]	; (8004eac <stepper_rotate+0x284>)
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	3301      	adds	r3, #1
 8004d2a:	4a60      	ldr	r2, [pc, #384]	; (8004eac <stepper_rotate+0x284>)
 8004d2c:	6013      	str	r3, [r2, #0]
		for (unsigned long i = 0; i < total_steps; i++) {
 8004d2e:	69fb      	ldr	r3, [r7, #28]
 8004d30:	3301      	adds	r3, #1
 8004d32:	61fb      	str	r3, [r7, #28]
 8004d34:	69fb      	ldr	r3, [r7, #28]
 8004d36:	ee07 3a90 	vmov	s15, r3
 8004d3a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8004d3e:	edd7 7a04 	vldr	s15, [r7, #16]
 8004d42:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004d46:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004d4a:	d4cf      	bmi.n	8004cec <stepper_rotate+0xc4>
		}
		printf("Liczba krokow: %d\r\n", steps_count);
 8004d4c:	4b57      	ldr	r3, [pc, #348]	; (8004eac <stepper_rotate+0x284>)
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	4619      	mov	r1, r3
 8004d52:	4857      	ldr	r0, [pc, #348]	; (8004eb0 <stepper_rotate+0x288>)
 8004d54:	f000 fe5a 	bl	8005a0c <iprintf>
	}
	if (steps_amount < 0) { //krec w lewo
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	2b00      	cmp	r3, #0
 8004d5c:	f280 8091 	bge.w	8004e82 <stepper_rotate+0x25a>
		HAL_GPIO_WritePin(DIR_PIN_GPIO_Port, DIR_PIN_Pin, GPIO_PIN_RESET);
 8004d60:	2200      	movs	r2, #0
 8004d62:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8004d66:	484c      	ldr	r0, [pc, #304]	; (8004e98 <stepper_rotate+0x270>)
 8004d68:	f7fc fca6 	bl	80016b8 <HAL_GPIO_WritePin>
		steps_amount = steps_amount * (-1); //zamien z powrotem na dodatnia wartosc
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	425b      	negs	r3, r3
 8004d70:	607b      	str	r3, [r7, #4]

		steps_per_rotation = ((360.00 / motor_angle) / step_size);
 8004d72:	4b4a      	ldr	r3, [pc, #296]	; (8004e9c <stepper_rotate+0x274>)
 8004d74:	4618      	mov	r0, r3
 8004d76:	f7fb fbdf 	bl	8000538 <__aeabi_f2d>
 8004d7a:	4603      	mov	r3, r0
 8004d7c:	460c      	mov	r4, r1
 8004d7e:	461a      	mov	r2, r3
 8004d80:	4623      	mov	r3, r4
 8004d82:	f04f 0000 	mov.w	r0, #0
 8004d86:	4946      	ldr	r1, [pc, #280]	; (8004ea0 <stepper_rotate+0x278>)
 8004d88:	f7fb fd54 	bl	8000834 <__aeabi_ddiv>
 8004d8c:	4603      	mov	r3, r0
 8004d8e:	460c      	mov	r4, r1
 8004d90:	4625      	mov	r5, r4
 8004d92:	461c      	mov	r4, r3
 8004d94:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8004d98:	4618      	mov	r0, r3
 8004d9a:	f7fb fbcd 	bl	8000538 <__aeabi_f2d>
 8004d9e:	4602      	mov	r2, r0
 8004da0:	460b      	mov	r3, r1
 8004da2:	4620      	mov	r0, r4
 8004da4:	4629      	mov	r1, r5
 8004da6:	f7fb fd45 	bl	8000834 <__aeabi_ddiv>
 8004daa:	4603      	mov	r3, r0
 8004dac:	460c      	mov	r4, r1
 8004dae:	4618      	mov	r0, r3
 8004db0:	4621      	mov	r1, r4
 8004db2:	f7fb fe47 	bl	8000a44 <__aeabi_d2f>
 8004db6:	4603      	mov	r3, r0
 8004db8:	617b      	str	r3, [r7, #20]
		total_steps = steps_amount; //rotation*steps_per_rotation;
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	ee07 3a90 	vmov	s15, r3
 8004dc0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004dc4:	edc7 7a04 	vstr	s15, [r7, #16]
		step_period_micro_sec = ((60.0000 / (rpm * steps_per_rotation))
 8004dc8:	ed97 7a00 	vldr	s14, [r7]
 8004dcc:	edd7 7a05 	vldr	s15, [r7, #20]
 8004dd0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004dd4:	ee17 0a90 	vmov	r0, s15
 8004dd8:	f7fb fbae 	bl	8000538 <__aeabi_f2d>
 8004ddc:	4603      	mov	r3, r0
 8004dde:	460c      	mov	r4, r1
 8004de0:	461a      	mov	r2, r3
 8004de2:	4623      	mov	r3, r4
 8004de4:	f04f 0000 	mov.w	r0, #0
 8004de8:	492e      	ldr	r1, [pc, #184]	; (8004ea4 <stepper_rotate+0x27c>)
 8004dea:	f7fb fd23 	bl	8000834 <__aeabi_ddiv>
 8004dee:	4603      	mov	r3, r0
 8004df0:	460c      	mov	r4, r1
 8004df2:	4618      	mov	r0, r3
 8004df4:	4621      	mov	r1, r4
				* (1E6 / 2.0000));
 8004df6:	a326      	add	r3, pc, #152	; (adr r3, 8004e90 <stepper_rotate+0x268>)
 8004df8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004dfc:	f7fb fbf0 	bl	80005e0 <__aeabi_dmul>
 8004e00:	4603      	mov	r3, r0
 8004e02:	460c      	mov	r4, r1
		step_period_micro_sec = ((60.0000 / (rpm * steps_per_rotation))
 8004e04:	4618      	mov	r0, r3
 8004e06:	4621      	mov	r1, r4
 8004e08:	f7fb fdfc 	bl	8000a04 <__aeabi_d2uiz>
 8004e0c:	4603      	mov	r3, r0
 8004e0e:	60fb      	str	r3, [r7, #12]

		for (unsigned long i = 0; i < total_steps; i++) {
 8004e10:	2300      	movs	r3, #0
 8004e12:	61bb      	str	r3, [r7, #24]
 8004e14:	e023      	b.n	8004e5e <stepper_rotate+0x236>
			HAL_GPIO_WritePin(STEP_PIN_GPIO_Port, STEP_PIN_Pin, GPIO_PIN_SET);
 8004e16:	2201      	movs	r2, #1
 8004e18:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8004e1c:	481e      	ldr	r0, [pc, #120]	; (8004e98 <stepper_rotate+0x270>)
 8004e1e:	f7fc fc4b 	bl	80016b8 <HAL_GPIO_WritePin>
			HAL_Delay(step_period_micro_sec / 1000);
 8004e22:	68fb      	ldr	r3, [r7, #12]
 8004e24:	4a20      	ldr	r2, [pc, #128]	; (8004ea8 <stepper_rotate+0x280>)
 8004e26:	fba2 2303 	umull	r2, r3, r2, r3
 8004e2a:	099b      	lsrs	r3, r3, #6
 8004e2c:	4618      	mov	r0, r3
 8004e2e:	f7fc f82d 	bl	8000e8c <HAL_Delay>
			HAL_GPIO_WritePin(STEP_PIN_GPIO_Port, STEP_PIN_Pin, GPIO_PIN_RESET);
 8004e32:	2200      	movs	r2, #0
 8004e34:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8004e38:	4817      	ldr	r0, [pc, #92]	; (8004e98 <stepper_rotate+0x270>)
 8004e3a:	f7fc fc3d 	bl	80016b8 <HAL_GPIO_WritePin>
			HAL_Delay(step_period_micro_sec / 1000);
 8004e3e:	68fb      	ldr	r3, [r7, #12]
 8004e40:	4a19      	ldr	r2, [pc, #100]	; (8004ea8 <stepper_rotate+0x280>)
 8004e42:	fba2 2303 	umull	r2, r3, r2, r3
 8004e46:	099b      	lsrs	r3, r3, #6
 8004e48:	4618      	mov	r0, r3
 8004e4a:	f7fc f81f 	bl	8000e8c <HAL_Delay>

			steps_count--;
 8004e4e:	4b17      	ldr	r3, [pc, #92]	; (8004eac <stepper_rotate+0x284>)
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	3b01      	subs	r3, #1
 8004e54:	4a15      	ldr	r2, [pc, #84]	; (8004eac <stepper_rotate+0x284>)
 8004e56:	6013      	str	r3, [r2, #0]
		for (unsigned long i = 0; i < total_steps; i++) {
 8004e58:	69bb      	ldr	r3, [r7, #24]
 8004e5a:	3301      	adds	r3, #1
 8004e5c:	61bb      	str	r3, [r7, #24]
 8004e5e:	69bb      	ldr	r3, [r7, #24]
 8004e60:	ee07 3a90 	vmov	s15, r3
 8004e64:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8004e68:	edd7 7a04 	vldr	s15, [r7, #16]
 8004e6c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004e70:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004e74:	d4cf      	bmi.n	8004e16 <stepper_rotate+0x1ee>
		}
		printf("Liczba krokow: %d\r\n", steps_count);
 8004e76:	4b0d      	ldr	r3, [pc, #52]	; (8004eac <stepper_rotate+0x284>)
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	4619      	mov	r1, r3
 8004e7c:	480c      	ldr	r0, [pc, #48]	; (8004eb0 <stepper_rotate+0x288>)
 8004e7e:	f000 fdc5 	bl	8005a0c <iprintf>
	}
}
 8004e82:	bf00      	nop
 8004e84:	3720      	adds	r7, #32
 8004e86:	46bd      	mov	sp, r7
 8004e88:	bdb0      	pop	{r4, r5, r7, pc}
 8004e8a:	bf00      	nop
 8004e8c:	f3af 8000 	nop.w
 8004e90:	00000000 	.word	0x00000000
 8004e94:	411e8480 	.word	0x411e8480
 8004e98:	48001000 	.word	0x48001000
 8004e9c:	3fe66666 	.word	0x3fe66666
 8004ea0:	40768000 	.word	0x40768000
 8004ea4:	404e0000 	.word	0x404e0000
 8004ea8:	10624dd3 	.word	0x10624dd3
 8004eac:	200000d0 	.word	0x200000d0
 8004eb0:	080069c8 	.word	0x080069c8

08004eb4 <pozycja0>:
void pozycja0() {
 8004eb4:	b580      	push	{r7, lr}
 8004eb6:	af00      	add	r7, sp, #0
	if (HAL_GPIO_ReadPin(KONTAKTRON_GPIO_Port, KONTAKTRON_Pin) == GPIO_PIN_RESET) { //okno zamkniete
 8004eb8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8004ebc:	4812      	ldr	r0, [pc, #72]	; (8004f08 <pozycja0+0x54>)
 8004ebe:	f7fc fbe3 	bl	8001688 <HAL_GPIO_ReadPin>
 8004ec2:	4603      	mov	r3, r0
 8004ec4:	2b00      	cmp	r3, #0
 8004ec6:	d11c      	bne.n	8004f02 <pozycja0+0x4e>
		if ((steps_count >= 0) && (steps_count <= 1200)) //miedzy poz 0-3
 8004ec8:	4b10      	ldr	r3, [pc, #64]	; (8004f0c <pozycja0+0x58>)
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	2b00      	cmp	r3, #0
 8004ece:	db0c      	blt.n	8004eea <pozycja0+0x36>
 8004ed0:	4b0e      	ldr	r3, [pc, #56]	; (8004f0c <pozycja0+0x58>)
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	f5b3 6f96 	cmp.w	r3, #1200	; 0x4b0
 8004ed8:	dc07      	bgt.n	8004eea <pozycja0+0x36>
			stepper_rotate(-steps_count, 200);
 8004eda:	4b0c      	ldr	r3, [pc, #48]	; (8004f0c <pozycja0+0x58>)
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	425b      	negs	r3, r3
 8004ee0:	ed9f 0a0b 	vldr	s0, [pc, #44]	; 8004f10 <pozycja0+0x5c>
 8004ee4:	4618      	mov	r0, r3
 8004ee6:	f7ff fe9f 	bl	8004c28 <stepper_rotate>
		if ((steps_count < 0) || (steps_count > 1200))
 8004eea:	4b08      	ldr	r3, [pc, #32]	; (8004f0c <pozycja0+0x58>)
 8004eec:	681b      	ldr	r3, [r3, #0]
 8004eee:	2b00      	cmp	r3, #0
 8004ef0:	db04      	blt.n	8004efc <pozycja0+0x48>
 8004ef2:	4b06      	ldr	r3, [pc, #24]	; (8004f0c <pozycja0+0x58>)
 8004ef4:	681b      	ldr	r3, [r3, #0]
 8004ef6:	f5b3 6f96 	cmp.w	r3, #1200	; 0x4b0
 8004efa:	dd02      	ble.n	8004f02 <pozycja0+0x4e>
			printf("Kroki poza dopuszczalnym zakresem 0-1200\r\n");
 8004efc:	4805      	ldr	r0, [pc, #20]	; (8004f14 <pozycja0+0x60>)
 8004efe:	f000 fdf9 	bl	8005af4 <puts>
	} else {} //printf("Okno otwarte - brak mozliwosci ruchu roleta\r\n");

}
 8004f02:	bf00      	nop
 8004f04:	bd80      	pop	{r7, pc}
 8004f06:	bf00      	nop
 8004f08:	48001000 	.word	0x48001000
 8004f0c:	200000d0 	.word	0x200000d0
 8004f10:	43480000 	.word	0x43480000
 8004f14:	080069dc 	.word	0x080069dc

08004f18 <pozycja1>:
void pozycja1() {
 8004f18:	b580      	push	{r7, lr}
 8004f1a:	af00      	add	r7, sp, #0
	if (HAL_GPIO_ReadPin(KONTAKTRON_GPIO_Port, KONTAKTRON_Pin) == GPIO_PIN_RESET) { //okno zamkniete
 8004f1c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8004f20:	481c      	ldr	r0, [pc, #112]	; (8004f94 <pozycja1+0x7c>)
 8004f22:	f7fc fbb1 	bl	8001688 <HAL_GPIO_ReadPin>
 8004f26:	4603      	mov	r3, r0
 8004f28:	2b00      	cmp	r3, #0
 8004f2a:	d130      	bne.n	8004f8e <pozycja1+0x76>
		if ((steps_count >= 0) && (steps_count < 400)) //miedzy poz 0-1
 8004f2c:	4b1a      	ldr	r3, [pc, #104]	; (8004f98 <pozycja1+0x80>)
 8004f2e:	681b      	ldr	r3, [r3, #0]
 8004f30:	2b00      	cmp	r3, #0
 8004f32:	db0d      	blt.n	8004f50 <pozycja1+0x38>
 8004f34:	4b18      	ldr	r3, [pc, #96]	; (8004f98 <pozycja1+0x80>)
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	f5b3 7fc8 	cmp.w	r3, #400	; 0x190
 8004f3c:	da08      	bge.n	8004f50 <pozycja1+0x38>
			stepper_rotate(400 - steps_count, 200);
 8004f3e:	4b16      	ldr	r3, [pc, #88]	; (8004f98 <pozycja1+0x80>)
 8004f40:	681b      	ldr	r3, [r3, #0]
 8004f42:	f5c3 73c8 	rsb	r3, r3, #400	; 0x190
 8004f46:	ed9f 0a15 	vldr	s0, [pc, #84]	; 8004f9c <pozycja1+0x84>
 8004f4a:	4618      	mov	r0, r3
 8004f4c:	f7ff fe6c 	bl	8004c28 <stepper_rotate>
		if ((steps_count >= 400) && (steps_count <= 1200)) //miedzy poz 1-3
 8004f50:	4b11      	ldr	r3, [pc, #68]	; (8004f98 <pozycja1+0x80>)
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	f5b3 7fc8 	cmp.w	r3, #400	; 0x190
 8004f58:	db0d      	blt.n	8004f76 <pozycja1+0x5e>
 8004f5a:	4b0f      	ldr	r3, [pc, #60]	; (8004f98 <pozycja1+0x80>)
 8004f5c:	681b      	ldr	r3, [r3, #0]
 8004f5e:	f5b3 6f96 	cmp.w	r3, #1200	; 0x4b0
 8004f62:	dc08      	bgt.n	8004f76 <pozycja1+0x5e>
			stepper_rotate(-(steps_count - 400), 200);
 8004f64:	4b0c      	ldr	r3, [pc, #48]	; (8004f98 <pozycja1+0x80>)
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	f5c3 73c8 	rsb	r3, r3, #400	; 0x190
 8004f6c:	ed9f 0a0b 	vldr	s0, [pc, #44]	; 8004f9c <pozycja1+0x84>
 8004f70:	4618      	mov	r0, r3
 8004f72:	f7ff fe59 	bl	8004c28 <stepper_rotate>
		if ((steps_count < 0) || (steps_count > 1200))
 8004f76:	4b08      	ldr	r3, [pc, #32]	; (8004f98 <pozycja1+0x80>)
 8004f78:	681b      	ldr	r3, [r3, #0]
 8004f7a:	2b00      	cmp	r3, #0
 8004f7c:	db04      	blt.n	8004f88 <pozycja1+0x70>
 8004f7e:	4b06      	ldr	r3, [pc, #24]	; (8004f98 <pozycja1+0x80>)
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	f5b3 6f96 	cmp.w	r3, #1200	; 0x4b0
 8004f86:	dd02      	ble.n	8004f8e <pozycja1+0x76>
			printf("Kroki poza dopuszczalnym zakresem 0-1200\r\n");
 8004f88:	4805      	ldr	r0, [pc, #20]	; (8004fa0 <pozycja1+0x88>)
 8004f8a:	f000 fdb3 	bl	8005af4 <puts>
	} else {} //printf("Okno otwarte - brak mozliwosci ruchu roleta\r\n");
}
 8004f8e:	bf00      	nop
 8004f90:	bd80      	pop	{r7, pc}
 8004f92:	bf00      	nop
 8004f94:	48001000 	.word	0x48001000
 8004f98:	200000d0 	.word	0x200000d0
 8004f9c:	43480000 	.word	0x43480000
 8004fa0:	080069dc 	.word	0x080069dc

08004fa4 <pozycja2>:
void pozycja2() {
 8004fa4:	b580      	push	{r7, lr}
 8004fa6:	af00      	add	r7, sp, #0
	if (HAL_GPIO_ReadPin(KONTAKTRON_GPIO_Port, KONTAKTRON_Pin) == GPIO_PIN_RESET) { //okno zamkniete
 8004fa8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8004fac:	481c      	ldr	r0, [pc, #112]	; (8005020 <pozycja2+0x7c>)
 8004fae:	f7fc fb6b 	bl	8001688 <HAL_GPIO_ReadPin>
 8004fb2:	4603      	mov	r3, r0
 8004fb4:	2b00      	cmp	r3, #0
 8004fb6:	d130      	bne.n	800501a <pozycja2+0x76>
		if ((steps_count >= 0) && (steps_count < 800)) //miedzy poz 0-2
 8004fb8:	4b1a      	ldr	r3, [pc, #104]	; (8005024 <pozycja2+0x80>)
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	2b00      	cmp	r3, #0
 8004fbe:	db0d      	blt.n	8004fdc <pozycja2+0x38>
 8004fc0:	4b18      	ldr	r3, [pc, #96]	; (8005024 <pozycja2+0x80>)
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	f5b3 7f48 	cmp.w	r3, #800	; 0x320
 8004fc8:	da08      	bge.n	8004fdc <pozycja2+0x38>
			stepper_rotate(800 - steps_count, 200);
 8004fca:	4b16      	ldr	r3, [pc, #88]	; (8005024 <pozycja2+0x80>)
 8004fcc:	681b      	ldr	r3, [r3, #0]
 8004fce:	f5c3 7348 	rsb	r3, r3, #800	; 0x320
 8004fd2:	ed9f 0a15 	vldr	s0, [pc, #84]	; 8005028 <pozycja2+0x84>
 8004fd6:	4618      	mov	r0, r3
 8004fd8:	f7ff fe26 	bl	8004c28 <stepper_rotate>
		if ((steps_count >= 800) && (steps_count <= 1200)) //miedzy poz 2-3
 8004fdc:	4b11      	ldr	r3, [pc, #68]	; (8005024 <pozycja2+0x80>)
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	f5b3 7f48 	cmp.w	r3, #800	; 0x320
 8004fe4:	db0d      	blt.n	8005002 <pozycja2+0x5e>
 8004fe6:	4b0f      	ldr	r3, [pc, #60]	; (8005024 <pozycja2+0x80>)
 8004fe8:	681b      	ldr	r3, [r3, #0]
 8004fea:	f5b3 6f96 	cmp.w	r3, #1200	; 0x4b0
 8004fee:	dc08      	bgt.n	8005002 <pozycja2+0x5e>
			stepper_rotate(-(steps_count - 800), 200);
 8004ff0:	4b0c      	ldr	r3, [pc, #48]	; (8005024 <pozycja2+0x80>)
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	f5c3 7348 	rsb	r3, r3, #800	; 0x320
 8004ff8:	ed9f 0a0b 	vldr	s0, [pc, #44]	; 8005028 <pozycja2+0x84>
 8004ffc:	4618      	mov	r0, r3
 8004ffe:	f7ff fe13 	bl	8004c28 <stepper_rotate>
		if ((steps_count < 0) || (steps_count > 1200))
 8005002:	4b08      	ldr	r3, [pc, #32]	; (8005024 <pozycja2+0x80>)
 8005004:	681b      	ldr	r3, [r3, #0]
 8005006:	2b00      	cmp	r3, #0
 8005008:	db04      	blt.n	8005014 <pozycja2+0x70>
 800500a:	4b06      	ldr	r3, [pc, #24]	; (8005024 <pozycja2+0x80>)
 800500c:	681b      	ldr	r3, [r3, #0]
 800500e:	f5b3 6f96 	cmp.w	r3, #1200	; 0x4b0
 8005012:	dd02      	ble.n	800501a <pozycja2+0x76>
			printf("Kroki poza dopuszczalnym zakresem 0-1200\r\n");
 8005014:	4805      	ldr	r0, [pc, #20]	; (800502c <pozycja2+0x88>)
 8005016:	f000 fd6d 	bl	8005af4 <puts>
	} else {} //printf("Okno otwarte - brak mozliwosci ruchu roleta\r\n");
}
 800501a:	bf00      	nop
 800501c:	bd80      	pop	{r7, pc}
 800501e:	bf00      	nop
 8005020:	48001000 	.word	0x48001000
 8005024:	200000d0 	.word	0x200000d0
 8005028:	43480000 	.word	0x43480000
 800502c:	080069dc 	.word	0x080069dc

08005030 <pozycja3>:
void pozycja3() {
 8005030:	b580      	push	{r7, lr}
 8005032:	af00      	add	r7, sp, #0
	if (HAL_GPIO_ReadPin(KONTAKTRON_GPIO_Port, KONTAKTRON_Pin) == GPIO_PIN_RESET) { //okno zamkniete
 8005034:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8005038:	4812      	ldr	r0, [pc, #72]	; (8005084 <pozycja3+0x54>)
 800503a:	f7fc fb25 	bl	8001688 <HAL_GPIO_ReadPin>
 800503e:	4603      	mov	r3, r0
 8005040:	2b00      	cmp	r3, #0
 8005042:	d11d      	bne.n	8005080 <pozycja3+0x50>
		if ((steps_count >= 0) && (steps_count <= 1200)) //miedzy poz 0-3
 8005044:	4b10      	ldr	r3, [pc, #64]	; (8005088 <pozycja3+0x58>)
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	2b00      	cmp	r3, #0
 800504a:	db0d      	blt.n	8005068 <pozycja3+0x38>
 800504c:	4b0e      	ldr	r3, [pc, #56]	; (8005088 <pozycja3+0x58>)
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	f5b3 6f96 	cmp.w	r3, #1200	; 0x4b0
 8005054:	dc08      	bgt.n	8005068 <pozycja3+0x38>
			stepper_rotate(1200 - steps_count, 200);
 8005056:	4b0c      	ldr	r3, [pc, #48]	; (8005088 <pozycja3+0x58>)
 8005058:	681b      	ldr	r3, [r3, #0]
 800505a:	f5c3 6396 	rsb	r3, r3, #1200	; 0x4b0
 800505e:	ed9f 0a0b 	vldr	s0, [pc, #44]	; 800508c <pozycja3+0x5c>
 8005062:	4618      	mov	r0, r3
 8005064:	f7ff fde0 	bl	8004c28 <stepper_rotate>
		if ((steps_count < 0) || (steps_count > 1200))
 8005068:	4b07      	ldr	r3, [pc, #28]	; (8005088 <pozycja3+0x58>)
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	2b00      	cmp	r3, #0
 800506e:	db04      	blt.n	800507a <pozycja3+0x4a>
 8005070:	4b05      	ldr	r3, [pc, #20]	; (8005088 <pozycja3+0x58>)
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	f5b3 6f96 	cmp.w	r3, #1200	; 0x4b0
 8005078:	dd02      	ble.n	8005080 <pozycja3+0x50>
			printf("Kroki poza dopuszczalnym zakresem 0-1200\r\n");
 800507a:	4805      	ldr	r0, [pc, #20]	; (8005090 <pozycja3+0x60>)
 800507c:	f000 fd3a 	bl	8005af4 <puts>
	} else {} //printf("Okno otwarte - brak mozliwosci ruchu roleta\r\n");
}
 8005080:	bf00      	nop
 8005082:	bd80      	pop	{r7, pc}
 8005084:	48001000 	.word	0x48001000
 8005088:	200000d0 	.word	0x200000d0
 800508c:	43480000 	.word	0x43480000
 8005090:	080069dc 	.word	0x080069dc

08005094 <rotateCW>:
void rotateCW() {
 8005094:	b580      	push	{r7, lr}
 8005096:	af00      	add	r7, sp, #0
	if ((steps_count < 0) || (steps_count > 1200))
 8005098:	4b13      	ldr	r3, [pc, #76]	; (80050e8 <rotateCW+0x54>)
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	2b00      	cmp	r3, #0
 800509e:	db04      	blt.n	80050aa <rotateCW+0x16>
 80050a0:	4b11      	ldr	r3, [pc, #68]	; (80050e8 <rotateCW+0x54>)
 80050a2:	681b      	ldr	r3, [r3, #0]
 80050a4:	f5b3 6f96 	cmp.w	r3, #1200	; 0x4b0
 80050a8:	dd03      	ble.n	80050b2 <rotateCW+0x1e>
		printf("Kroki poza dopuszczalnym zakresem 0-1200\r\n");
 80050aa:	4810      	ldr	r0, [pc, #64]	; (80050ec <rotateCW+0x58>)
 80050ac:	f000 fd22 	bl	8005af4 <puts>
 80050b0:	e017      	b.n	80050e2 <rotateCW+0x4e>
	else {
		HAL_GPIO_WritePin(DIR_PIN_GPIO_Port, DIR_PIN_Pin, GPIO_PIN_RESET);
 80050b2:	2200      	movs	r2, #0
 80050b4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80050b8:	480d      	ldr	r0, [pc, #52]	; (80050f0 <rotateCW+0x5c>)
 80050ba:	f7fc fafd 	bl	80016b8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(STEP_PIN_GPIO_Port, STEP_PIN_Pin, GPIO_PIN_SET);
 80050be:	2201      	movs	r2, #1
 80050c0:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80050c4:	480a      	ldr	r0, [pc, #40]	; (80050f0 <rotateCW+0x5c>)
 80050c6:	f7fc faf7 	bl	80016b8 <HAL_GPIO_WritePin>
		HAL_Delay(2);
 80050ca:	2002      	movs	r0, #2
 80050cc:	f7fb fede 	bl	8000e8c <HAL_Delay>
		HAL_GPIO_WritePin(STEP_PIN_GPIO_Port, STEP_PIN_Pin, GPIO_PIN_RESET);
 80050d0:	2200      	movs	r2, #0
 80050d2:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80050d6:	4806      	ldr	r0, [pc, #24]	; (80050f0 <rotateCW+0x5c>)
 80050d8:	f7fc faee 	bl	80016b8 <HAL_GPIO_WritePin>
		HAL_Delay(2);
 80050dc:	2002      	movs	r0, #2
 80050de:	f7fb fed5 	bl	8000e8c <HAL_Delay>
	}
}
 80050e2:	bf00      	nop
 80050e4:	bd80      	pop	{r7, pc}
 80050e6:	bf00      	nop
 80050e8:	200000d0 	.word	0x200000d0
 80050ec:	080069dc 	.word	0x080069dc
 80050f0:	48001000 	.word	0x48001000

080050f4 <rotateCCW>:
void rotateCCW() {
 80050f4:	b580      	push	{r7, lr}
 80050f6:	af00      	add	r7, sp, #0
	if ((steps_count < 0) || (steps_count > 1200))
 80050f8:	4b13      	ldr	r3, [pc, #76]	; (8005148 <rotateCCW+0x54>)
 80050fa:	681b      	ldr	r3, [r3, #0]
 80050fc:	2b00      	cmp	r3, #0
 80050fe:	db04      	blt.n	800510a <rotateCCW+0x16>
 8005100:	4b11      	ldr	r3, [pc, #68]	; (8005148 <rotateCCW+0x54>)
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	f5b3 6f96 	cmp.w	r3, #1200	; 0x4b0
 8005108:	dd03      	ble.n	8005112 <rotateCCW+0x1e>
		printf("Kroki poza dopuszczalnym zakresem 0-1200\r\n");
 800510a:	4810      	ldr	r0, [pc, #64]	; (800514c <rotateCCW+0x58>)
 800510c:	f000 fcf2 	bl	8005af4 <puts>
 8005110:	e017      	b.n	8005142 <rotateCCW+0x4e>
	else {
		HAL_GPIO_WritePin(DIR_PIN_GPIO_Port, DIR_PIN_Pin, GPIO_PIN_SET);
 8005112:	2201      	movs	r2, #1
 8005114:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8005118:	480d      	ldr	r0, [pc, #52]	; (8005150 <rotateCCW+0x5c>)
 800511a:	f7fc facd 	bl	80016b8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(STEP_PIN_GPIO_Port, STEP_PIN_Pin, GPIO_PIN_SET);
 800511e:	2201      	movs	r2, #1
 8005120:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8005124:	480a      	ldr	r0, [pc, #40]	; (8005150 <rotateCCW+0x5c>)
 8005126:	f7fc fac7 	bl	80016b8 <HAL_GPIO_WritePin>
		HAL_Delay(2);
 800512a:	2002      	movs	r0, #2
 800512c:	f7fb feae 	bl	8000e8c <HAL_Delay>
		HAL_GPIO_WritePin(STEP_PIN_GPIO_Port, STEP_PIN_Pin, GPIO_PIN_RESET);
 8005130:	2200      	movs	r2, #0
 8005132:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8005136:	4806      	ldr	r0, [pc, #24]	; (8005150 <rotateCCW+0x5c>)
 8005138:	f7fc fabe 	bl	80016b8 <HAL_GPIO_WritePin>
		HAL_Delay(2);
 800513c:	2002      	movs	r0, #2
 800513e:	f7fb fea5 	bl	8000e8c <HAL_Delay>
	}
}
 8005142:	bf00      	nop
 8005144:	bd80      	pop	{r7, pc}
 8005146:	bf00      	nop
 8005148:	200000d0 	.word	0x200000d0
 800514c:	080069dc 	.word	0x080069dc
 8005150:	48001000 	.word	0x48001000

08005154 <main>:
/**
 * @brief  The application entry point.
 *
 * @retval None
 */
int main(void) {
 8005154:	b580      	push	{r7, lr}
 8005156:	b086      	sub	sp, #24
 8005158:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN 1 */

	//odczytanie inicjalizujacej wartosci pinu CLK
	aLastState = HAL_GPIO_ReadPin(CLK_PIN_GPIO_Port, CLK_PIN_Pin);
 800515a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800515e:	48b5      	ldr	r0, [pc, #724]	; (8005434 <main+0x2e0>)
 8005160:	f7fc fa92 	bl	8001688 <HAL_GPIO_ReadPin>
 8005164:	4603      	mov	r3, r0
 8005166:	461a      	mov	r2, r3
 8005168:	4bb3      	ldr	r3, [pc, #716]	; (8005438 <main+0x2e4>)
 800516a:	601a      	str	r2, [r3, #0]
	/* USER CODE END 1 */

	/* MCU Configuration----------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 800516c:	f7fb fe42 	bl	8000df4 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8005170:	f000 f9a2 	bl	80054b8 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8005174:	f7ff fbbe 	bl	80048f4 <MX_GPIO_Init>
	MX_USART2_UART_Init();
 8005178:	f000 fb2e 	bl	80057d8 <MX_USART2_UART_Init>
	MX_I2C1_Init();
 800517c:	f7ff fc8e 	bl	8004a9c <MX_I2C1_Init>
	MX_TIM17_Init();
 8005180:	f000 fada 	bl	8005738 <MX_TIM17_Init>
	/* USER CODE BEGIN 2 */
	HAL_TIM_Base_Start_IT(&htim17);
 8005184:	48ad      	ldr	r0, [pc, #692]	; (800543c <main+0x2e8>)
 8005186:	f7fd ff02 	bl	8002f8e <HAL_TIM_Base_Start_IT>
	printf("START \r\n");
 800518a:	48ad      	ldr	r0, [pc, #692]	; (8005440 <main+0x2ec>)
 800518c:	f000 fcb2 	bl	8005af4 <puts>

	//pierwsze sprawdzenie, jednorazowe przed wejsciem do while, jaki jest stan okna
	if (HAL_GPIO_ReadPin(KONTAKTRON_GPIO_Port, KONTAKTRON_Pin) == GPIO_PIN_RESET) { //zamkniete
 8005190:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8005194:	48a7      	ldr	r0, [pc, #668]	; (8005434 <main+0x2e0>)
 8005196:	f7fc fa77 	bl	8001688 <HAL_GPIO_ReadPin>
 800519a:	4603      	mov	r3, r0
 800519c:	2b00      	cmp	r3, #0
 800519e:	d10e      	bne.n	80051be <main+0x6a>
		HAL_GPIO_WritePin(LD_G_GPIO_Port, LD_G_Pin, GPIO_PIN_SET);
 80051a0:	2201      	movs	r2, #1
 80051a2:	f44f 7180 	mov.w	r1, #256	; 0x100
 80051a6:	48a3      	ldr	r0, [pc, #652]	; (8005434 <main+0x2e0>)
 80051a8:	f7fc fa86 	bl	80016b8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LD_RR_GPIO_Port, LD_RR_Pin, GPIO_PIN_RESET);
 80051ac:	2200      	movs	r2, #0
 80051ae:	2104      	movs	r1, #4
 80051b0:	48a4      	ldr	r0, [pc, #656]	; (8005444 <main+0x2f0>)
 80051b2:	f7fc fa81 	bl	80016b8 <HAL_GPIO_WritePin>
		printf("Status okna po wlaczeniu zasilania - zamkniete\r\n");
 80051b6:	48a4      	ldr	r0, [pc, #656]	; (8005448 <main+0x2f4>)
 80051b8:	f000 fc9c 	bl	8005af4 <puts>
 80051bc:	e00d      	b.n	80051da <main+0x86>
	} else {
		HAL_GPIO_WritePin(LD_G_GPIO_Port, LD_G_Pin, GPIO_PIN_RESET);
 80051be:	2200      	movs	r2, #0
 80051c0:	f44f 7180 	mov.w	r1, #256	; 0x100
 80051c4:	489b      	ldr	r0, [pc, #620]	; (8005434 <main+0x2e0>)
 80051c6:	f7fc fa77 	bl	80016b8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LD_RR_GPIO_Port, LD_RR_Pin, GPIO_PIN_SET);
 80051ca:	2201      	movs	r2, #1
 80051cc:	2104      	movs	r1, #4
 80051ce:	489d      	ldr	r0, [pc, #628]	; (8005444 <main+0x2f0>)
 80051d0:	f7fc fa72 	bl	80016b8 <HAL_GPIO_WritePin>
		printf("Status okna po wlaczeniu zasilania - otwarte\r\n");
 80051d4:	489d      	ldr	r0, [pc, #628]	; (800544c <main+0x2f8>)
 80051d6:	f000 fc8d 	bl	8005af4 <puts>
	/* USER CODE END 2 */

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */

	int tmp = 1;
 80051da:	2301      	movs	r3, #1
 80051dc:	617b      	str	r3, [r7, #20]
	int dana = 0;
 80051de:	2300      	movs	r3, #0
 80051e0:	613b      	str	r3, [r7, #16]
	int numer = 0;
 80051e2:	2300      	movs	r3, #0
 80051e4:	60fb      	str	r3, [r7, #12]
	while (1) {

		//---------------------------------------- komunikacja 433 poczatek
		if (flaga_odbierania == 2) {
 80051e6:	4b9a      	ldr	r3, [pc, #616]	; (8005450 <main+0x2fc>)
 80051e8:	681b      	ldr	r3, [r3, #0]
 80051ea:	2b02      	cmp	r3, #2
 80051ec:	f040 8084 	bne.w	80052f8 <main+0x1a4>
			printf("odebrano: %d, %d \r\n", odebrano[0], odebrano[1]);
 80051f0:	4b98      	ldr	r3, [pc, #608]	; (8005454 <main+0x300>)
 80051f2:	6819      	ldr	r1, [r3, #0]
 80051f4:	4b97      	ldr	r3, [pc, #604]	; (8005454 <main+0x300>)
 80051f6:	685b      	ldr	r3, [r3, #4]
 80051f8:	461a      	mov	r2, r3
 80051fa:	4897      	ldr	r0, [pc, #604]	; (8005458 <main+0x304>)
 80051fc:	f000 fc06 	bl	8005a0c <iprintf>

			if (odebrano[0] == 68 && odebrano[1] == 100) {
 8005200:	4b94      	ldr	r3, [pc, #592]	; (8005454 <main+0x300>)
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	2b44      	cmp	r3, #68	; 0x44
 8005206:	d117      	bne.n	8005238 <main+0xe4>
 8005208:	4b92      	ldr	r3, [pc, #584]	; (8005454 <main+0x300>)
 800520a:	685b      	ldr	r3, [r3, #4]
 800520c:	2b64      	cmp	r3, #100	; 0x64
 800520e:	d113      	bne.n	8005238 <main+0xe4>
				pozycja0();
 8005210:	f7ff fe50 	bl	8004eb4 <pozycja0>
				for (dana = 0; dana < 100000; dana++) {
 8005214:	2300      	movs	r3, #0
 8005216:	613b      	str	r3, [r7, #16]
 8005218:	e006      	b.n	8005228 <main+0xd4>
					HAL_GPIO_TogglePin(LD_RR_GPIO_Port, LD_RR_Pin);
 800521a:	2104      	movs	r1, #4
 800521c:	4889      	ldr	r0, [pc, #548]	; (8005444 <main+0x2f0>)
 800521e:	f7fc fa63 	bl	80016e8 <HAL_GPIO_TogglePin>
				for (dana = 0; dana < 100000; dana++) {
 8005222:	693b      	ldr	r3, [r7, #16]
 8005224:	3301      	adds	r3, #1
 8005226:	613b      	str	r3, [r7, #16]
 8005228:	693b      	ldr	r3, [r7, #16]
 800522a:	4a8c      	ldr	r2, [pc, #560]	; (800545c <main+0x308>)
 800522c:	4293      	cmp	r3, r2
 800522e:	ddf4      	ble.n	800521a <main+0xc6>
				}
				nadaj_433(69, 100);
 8005230:	2164      	movs	r1, #100	; 0x64
 8005232:	2045      	movs	r0, #69	; 0x45
 8005234:	f7ff fb3c 	bl	80048b0 <nadaj_433>
			}
			if (odebrano[0] == 68 && odebrano[1] == 101) {
 8005238:	4b86      	ldr	r3, [pc, #536]	; (8005454 <main+0x300>)
 800523a:	681b      	ldr	r3, [r3, #0]
 800523c:	2b44      	cmp	r3, #68	; 0x44
 800523e:	d117      	bne.n	8005270 <main+0x11c>
 8005240:	4b84      	ldr	r3, [pc, #528]	; (8005454 <main+0x300>)
 8005242:	685b      	ldr	r3, [r3, #4]
 8005244:	2b65      	cmp	r3, #101	; 0x65
 8005246:	d113      	bne.n	8005270 <main+0x11c>
				pozycja1();
 8005248:	f7ff fe66 	bl	8004f18 <pozycja1>
				for (dana = 0; dana < 100000; dana++) {
 800524c:	2300      	movs	r3, #0
 800524e:	613b      	str	r3, [r7, #16]
 8005250:	e006      	b.n	8005260 <main+0x10c>
					HAL_GPIO_TogglePin(LD_RR_GPIO_Port, LD_RR_Pin);
 8005252:	2104      	movs	r1, #4
 8005254:	487b      	ldr	r0, [pc, #492]	; (8005444 <main+0x2f0>)
 8005256:	f7fc fa47 	bl	80016e8 <HAL_GPIO_TogglePin>
				for (dana = 0; dana < 100000; dana++) {
 800525a:	693b      	ldr	r3, [r7, #16]
 800525c:	3301      	adds	r3, #1
 800525e:	613b      	str	r3, [r7, #16]
 8005260:	693b      	ldr	r3, [r7, #16]
 8005262:	4a7e      	ldr	r2, [pc, #504]	; (800545c <main+0x308>)
 8005264:	4293      	cmp	r3, r2
 8005266:	ddf4      	ble.n	8005252 <main+0xfe>
				}
				nadaj_433(69, 101);
 8005268:	2165      	movs	r1, #101	; 0x65
 800526a:	2045      	movs	r0, #69	; 0x45
 800526c:	f7ff fb20 	bl	80048b0 <nadaj_433>
			}
			if (odebrano[0] == 68 && odebrano[1] == 102) {
 8005270:	4b78      	ldr	r3, [pc, #480]	; (8005454 <main+0x300>)
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	2b44      	cmp	r3, #68	; 0x44
 8005276:	d117      	bne.n	80052a8 <main+0x154>
 8005278:	4b76      	ldr	r3, [pc, #472]	; (8005454 <main+0x300>)
 800527a:	685b      	ldr	r3, [r3, #4]
 800527c:	2b66      	cmp	r3, #102	; 0x66
 800527e:	d113      	bne.n	80052a8 <main+0x154>
				pozycja2();
 8005280:	f7ff fe90 	bl	8004fa4 <pozycja2>
				for (dana = 0; dana < 100000; dana++) {
 8005284:	2300      	movs	r3, #0
 8005286:	613b      	str	r3, [r7, #16]
 8005288:	e006      	b.n	8005298 <main+0x144>
					HAL_GPIO_TogglePin(LD_RR_GPIO_Port, LD_RR_Pin);
 800528a:	2104      	movs	r1, #4
 800528c:	486d      	ldr	r0, [pc, #436]	; (8005444 <main+0x2f0>)
 800528e:	f7fc fa2b 	bl	80016e8 <HAL_GPIO_TogglePin>
				for (dana = 0; dana < 100000; dana++) {
 8005292:	693b      	ldr	r3, [r7, #16]
 8005294:	3301      	adds	r3, #1
 8005296:	613b      	str	r3, [r7, #16]
 8005298:	693b      	ldr	r3, [r7, #16]
 800529a:	4a70      	ldr	r2, [pc, #448]	; (800545c <main+0x308>)
 800529c:	4293      	cmp	r3, r2
 800529e:	ddf4      	ble.n	800528a <main+0x136>
				}
				nadaj_433(69, 100);
 80052a0:	2164      	movs	r1, #100	; 0x64
 80052a2:	2045      	movs	r0, #69	; 0x45
 80052a4:	f7ff fb04 	bl	80048b0 <nadaj_433>
			}
			if (odebrano[0] == 68 && odebrano[1] == 103) {
 80052a8:	4b6a      	ldr	r3, [pc, #424]	; (8005454 <main+0x300>)
 80052aa:	681b      	ldr	r3, [r3, #0]
 80052ac:	2b44      	cmp	r3, #68	; 0x44
 80052ae:	d117      	bne.n	80052e0 <main+0x18c>
 80052b0:	4b68      	ldr	r3, [pc, #416]	; (8005454 <main+0x300>)
 80052b2:	685b      	ldr	r3, [r3, #4]
 80052b4:	2b67      	cmp	r3, #103	; 0x67
 80052b6:	d113      	bne.n	80052e0 <main+0x18c>
				pozycja3();
 80052b8:	f7ff feba 	bl	8005030 <pozycja3>
				for (dana = 0; dana < 100000; dana++) {
 80052bc:	2300      	movs	r3, #0
 80052be:	613b      	str	r3, [r7, #16]
 80052c0:	e006      	b.n	80052d0 <main+0x17c>
					HAL_GPIO_TogglePin(LD_RR_GPIO_Port, LD_RR_Pin);
 80052c2:	2104      	movs	r1, #4
 80052c4:	485f      	ldr	r0, [pc, #380]	; (8005444 <main+0x2f0>)
 80052c6:	f7fc fa0f 	bl	80016e8 <HAL_GPIO_TogglePin>
				for (dana = 0; dana < 100000; dana++) {
 80052ca:	693b      	ldr	r3, [r7, #16]
 80052cc:	3301      	adds	r3, #1
 80052ce:	613b      	str	r3, [r7, #16]
 80052d0:	693b      	ldr	r3, [r7, #16]
 80052d2:	4a62      	ldr	r2, [pc, #392]	; (800545c <main+0x308>)
 80052d4:	4293      	cmp	r3, r2
 80052d6:	ddf4      	ble.n	80052c2 <main+0x16e>
				}
				nadaj_433(69, 101);
 80052d8:	2165      	movs	r1, #101	; 0x65
 80052da:	2045      	movs	r0, #69	; 0x45
 80052dc:	f7ff fae8 	bl	80048b0 <nadaj_433>
			}
			odebrano[0] = 0;
 80052e0:	4b5c      	ldr	r3, [pc, #368]	; (8005454 <main+0x300>)
 80052e2:	2200      	movs	r2, #0
 80052e4:	601a      	str	r2, [r3, #0]
			odebrano[1] = 0;
 80052e6:	4b5b      	ldr	r3, [pc, #364]	; (8005454 <main+0x300>)
 80052e8:	2200      	movs	r2, #0
 80052ea:	605a      	str	r2, [r3, #4]
			flaga_odbierania = 1;
 80052ec:	4b58      	ldr	r3, [pc, #352]	; (8005450 <main+0x2fc>)
 80052ee:	2201      	movs	r2, #1
 80052f0:	601a      	str	r2, [r3, #0]
			tryb_odbierania = 0;
 80052f2:	4b5b      	ldr	r3, [pc, #364]	; (8005460 <main+0x30c>)
 80052f4:	2200      	movs	r2, #0
 80052f6:	601a      	str	r2, [r3, #0]
		}
		tmp++;
 80052f8:	697b      	ldr	r3, [r7, #20]
 80052fa:	3301      	adds	r3, #1
 80052fc:	617b      	str	r3, [r7, #20]
		if (tmp == 400000) {
 80052fe:	697b      	ldr	r3, [r7, #20]
 8005300:	4a58      	ldr	r2, [pc, #352]	; (8005464 <main+0x310>)
 8005302:	4293      	cmp	r3, r2
 8005304:	d10c      	bne.n	8005320 <main+0x1cc>
			HAL_GPIO_TogglePin(LD_G_GPIO_Port,LD_G_Pin);
 8005306:	f44f 7180 	mov.w	r1, #256	; 0x100
 800530a:	484a      	ldr	r0, [pc, #296]	; (8005434 <main+0x2e0>)
 800530c:	f7fc f9ec 	bl	80016e8 <HAL_GPIO_TogglePin>

			//nadaj_433(20,30);
			printf("test\r\n");
 8005310:	4855      	ldr	r0, [pc, #340]	; (8005468 <main+0x314>)
 8005312:	f000 fbef 	bl	8005af4 <puts>
			tmp = 0;
 8005316:	2300      	movs	r3, #0
 8005318:	617b      	str	r3, [r7, #20]
			numer++;
 800531a:	68fb      	ldr	r3, [r7, #12]
 800531c:	3301      	adds	r3, #1
 800531e:	60fb      	str	r3, [r7, #12]

		}
		//---------------------------------------- komunikacja 433 koniec

		//sprawdzanie kontaktronu - czy okno zamkniete
		if (flag_kontaktron == 1) {
 8005320:	4b52      	ldr	r3, [pc, #328]	; (800546c <main+0x318>)
 8005322:	681b      	ldr	r3, [r3, #0]
 8005324:	2b01      	cmp	r3, #1
 8005326:	d11e      	bne.n	8005366 <main+0x212>
			if (HAL_GPIO_ReadPin(KONTAKTRON_GPIO_Port, KONTAKTRON_Pin) == GPIO_PIN_RESET) { //zamkniete
 8005328:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800532c:	4841      	ldr	r0, [pc, #260]	; (8005434 <main+0x2e0>)
 800532e:	f7fc f9ab 	bl	8001688 <HAL_GPIO_ReadPin>
 8005332:	4603      	mov	r3, r0
 8005334:	2b00      	cmp	r3, #0
 8005336:	d10b      	bne.n	8005350 <main+0x1fc>
				HAL_GPIO_WritePin(LD_G_GPIO_Port, LD_G_Pin, GPIO_PIN_SET);
 8005338:	2201      	movs	r2, #1
 800533a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800533e:	483d      	ldr	r0, [pc, #244]	; (8005434 <main+0x2e0>)
 8005340:	f7fc f9ba 	bl	80016b8 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(LD_RR_GPIO_Port, LD_RR_Pin, GPIO_PIN_RESET);
 8005344:	2200      	movs	r2, #0
 8005346:	2104      	movs	r1, #4
 8005348:	483e      	ldr	r0, [pc, #248]	; (8005444 <main+0x2f0>)
 800534a:	f7fc f9b5 	bl	80016b8 <HAL_GPIO_WritePin>
 800534e:	e00a      	b.n	8005366 <main+0x212>
				//printf("Okno zamkniete\r\n");
			} else {
				HAL_GPIO_WritePin(LD_G_GPIO_Port, LD_G_Pin, GPIO_PIN_RESET);
 8005350:	2200      	movs	r2, #0
 8005352:	f44f 7180 	mov.w	r1, #256	; 0x100
 8005356:	4837      	ldr	r0, [pc, #220]	; (8005434 <main+0x2e0>)
 8005358:	f7fc f9ae 	bl	80016b8 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(LD_RR_GPIO_Port, LD_RR_Pin, GPIO_PIN_SET);
 800535c:	2201      	movs	r2, #1
 800535e:	2104      	movs	r1, #4
 8005360:	4838      	ldr	r0, [pc, #224]	; (8005444 <main+0x2f0>)
 8005362:	f7fc f9a9 	bl	80016b8 <HAL_GPIO_WritePin>
				//printf("Okno otwarte\r\n");
			}
		}

		/*opcja 3*/
		int i = 0;
 8005366:	2300      	movs	r3, #0
 8005368:	603b      	str	r3, [r7, #0]
		if (HAL_GPIO_ReadPin(JOY_DOWN_GPIO_Port, JOY_DOWN_Pin) == GPIO_PIN_SET) {
 800536a:	2120      	movs	r1, #32
 800536c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8005370:	f7fc f98a 	bl	8001688 <HAL_GPIO_ReadPin>
 8005374:	4603      	mov	r3, r0
 8005376:	2b01      	cmp	r3, #1
 8005378:	d106      	bne.n	8005388 <main+0x234>
			pozycja3();
 800537a:	f7ff fe59 	bl	8005030 <pozycja3>
			HAL_GPIO_WritePin(LD_RR_GPIO_Port, LD_RR_Pin, GPIO_PIN_SET);
 800537e:	2201      	movs	r2, #1
 8005380:	2104      	movs	r1, #4
 8005382:	4830      	ldr	r0, [pc, #192]	; (8005444 <main+0x2f0>)
 8005384:	f7fc f998 	bl	80016b8 <HAL_GPIO_WritePin>
			//if (tlo_nadawania == 3) {
				//nadaj_433(48, 100);
			//}
		}

		if (HAL_GPIO_ReadPin(JOY_UP_GPIO_Port, JOY_UP_Pin) == GPIO_PIN_SET) {
 8005388:	2108      	movs	r1, #8
 800538a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800538e:	f7fc f97b 	bl	8001688 <HAL_GPIO_ReadPin>
 8005392:	4603      	mov	r3, r0
 8005394:	2b01      	cmp	r3, #1
 8005396:	d101      	bne.n	800539c <main+0x248>
			pozycja0();
 8005398:	f7ff fd8c 	bl	8004eb4 <pozycja0>
			//if (tlo_nadawania == 3) {
				//nadaj_433(48, 101);
			//}
		}
		if (HAL_GPIO_ReadPin(JOY_LEFT_GPIO_Port, JOY_LEFT_Pin) == GPIO_PIN_SET)
 800539c:	2102      	movs	r1, #2
 800539e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80053a2:	f7fc f971 	bl	8001688 <HAL_GPIO_ReadPin>
 80053a6:	4603      	mov	r3, r0
 80053a8:	2b01      	cmp	r3, #1
 80053aa:	d101      	bne.n	80053b0 <main+0x25c>
			pozycja1();
 80053ac:	f7ff fdb4 	bl	8004f18 <pozycja1>
		if (HAL_GPIO_ReadPin(JOY_RIGHT_GPIO_Port, JOY_RIGHT_Pin) == GPIO_PIN_SET)
 80053b0:	2104      	movs	r1, #4
 80053b2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80053b6:	f7fc f967 	bl	8001688 <HAL_GPIO_ReadPin>
 80053ba:	4603      	mov	r3, r0
 80053bc:	2b01      	cmp	r3, #1
 80053be:	d101      	bne.n	80053c4 <main+0x270>
			pozycja2();
 80053c0:	f7ff fdf0 	bl	8004fa4 <pozycja2>

		if (HAL_GPIO_ReadPin(KONTAKTRON_GPIO_Port, KONTAKTRON_Pin) == GPIO_PIN_RESET) {	//okno zamkniete
 80053c4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80053c8:	481a      	ldr	r0, [pc, #104]	; (8005434 <main+0x2e0>)
 80053ca:	f7fc f95d 	bl	8001688 <HAL_GPIO_ReadPin>
 80053ce:	4603      	mov	r3, r0
 80053d0:	2b00      	cmp	r3, #0
 80053d2:	f47f af08 	bne.w	80051e6 <main+0x92>
		//PORUSZANIE ENKODEREM I SILNIKIEM
		//odczytanie biezacego stanu pinu CLK
		aState = HAL_GPIO_ReadPin(CLK_PIN_GPIO_Port, CLK_PIN_Pin);
 80053d6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80053da:	4816      	ldr	r0, [pc, #88]	; (8005434 <main+0x2e0>)
 80053dc:	f7fc f954 	bl	8001688 <HAL_GPIO_ReadPin>
 80053e0:	4603      	mov	r3, r0
 80053e2:	461a      	mov	r2, r3
 80053e4:	4b22      	ldr	r3, [pc, #136]	; (8005470 <main+0x31c>)
 80053e6:	601a      	str	r2, [r3, #0]
		//jezeli poprzedni i obecny stan clk jest inny, tzn ze wykonano ruch
		if (aState != aLastState) {
 80053e8:	4b21      	ldr	r3, [pc, #132]	; (8005470 <main+0x31c>)
 80053ea:	681a      	ldr	r2, [r3, #0]
 80053ec:	4b12      	ldr	r3, [pc, #72]	; (8005438 <main+0x2e4>)
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	429a      	cmp	r2, r3
 80053f2:	d054      	beq.n	800549e <main+0x34a>
			if (HAL_GPIO_ReadPin(DT_PIN_GPIO_Port, DT_PIN_Pin) != aState) {
 80053f4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80053f8:	480e      	ldr	r0, [pc, #56]	; (8005434 <main+0x2e0>)
 80053fa:	f7fc f945 	bl	8001688 <HAL_GPIO_ReadPin>
 80053fe:	4603      	mov	r3, r0
 8005400:	461a      	mov	r2, r3
 8005402:	4b1b      	ldr	r3, [pc, #108]	; (8005470 <main+0x31c>)
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	429a      	cmp	r2, r3
 8005408:	d010      	beq.n	800542c <main+0x2d8>
				//za jednym pokreceniem wykonuje sie 5razy wiecej krokow
				for (int i = 0; i < 5; i++) {
 800540a:	2300      	movs	r3, #0
 800540c:	60bb      	str	r3, [r7, #8]
 800540e:	e009      	b.n	8005424 <main+0x2d0>
					steps_count--;
 8005410:	4b18      	ldr	r3, [pc, #96]	; (8005474 <main+0x320>)
 8005412:	681b      	ldr	r3, [r3, #0]
 8005414:	3b01      	subs	r3, #1
 8005416:	4a17      	ldr	r2, [pc, #92]	; (8005474 <main+0x320>)
 8005418:	6013      	str	r3, [r2, #0]
					rotateCW();
 800541a:	f7ff fe3b 	bl	8005094 <rotateCW>
				for (int i = 0; i < 5; i++) {
 800541e:	68bb      	ldr	r3, [r7, #8]
 8005420:	3301      	adds	r3, #1
 8005422:	60bb      	str	r3, [r7, #8]
 8005424:	68bb      	ldr	r3, [r7, #8]
 8005426:	2b04      	cmp	r3, #4
 8005428:	ddf2      	ble.n	8005410 <main+0x2bc>
 800542a:	e032      	b.n	8005492 <main+0x33e>
				}
			} else {
				for (int i = 0; i < 5; i++) {
 800542c:	2300      	movs	r3, #0
 800542e:	607b      	str	r3, [r7, #4]
 8005430:	e02c      	b.n	800548c <main+0x338>
 8005432:	bf00      	nop
 8005434:	48001000 	.word	0x48001000
 8005438:	20000134 	.word	0x20000134
 800543c:	2000013c 	.word	0x2000013c
 8005440:	08006a08 	.word	0x08006a08
 8005444:	48000400 	.word	0x48000400
 8005448:	08006a10 	.word	0x08006a10
 800544c:	08006a40 	.word	0x08006a40
 8005450:	20000000 	.word	0x20000000
 8005454:	20000098 	.word	0x20000098
 8005458:	08006a70 	.word	0x08006a70
 800545c:	0001869f 	.word	0x0001869f
 8005460:	2000000c 	.word	0x2000000c
 8005464:	00061a80 	.word	0x00061a80
 8005468:	08006a84 	.word	0x08006a84
 800546c:	200000d4 	.word	0x200000d4
 8005470:	20000138 	.word	0x20000138
 8005474:	200000d0 	.word	0x200000d0
					steps_count++;
 8005478:	4b0b      	ldr	r3, [pc, #44]	; (80054a8 <main+0x354>)
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	3301      	adds	r3, #1
 800547e:	4a0a      	ldr	r2, [pc, #40]	; (80054a8 <main+0x354>)
 8005480:	6013      	str	r3, [r2, #0]
					rotateCCW();
 8005482:	f7ff fe37 	bl	80050f4 <rotateCCW>
				for (int i = 0; i < 5; i++) {
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	3301      	adds	r3, #1
 800548a:	607b      	str	r3, [r7, #4]
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	2b04      	cmp	r3, #4
 8005490:	ddf2      	ble.n	8005478 <main+0x324>
				}
			}
			printf("Liczba krokow: %d\r\n", steps_count);
 8005492:	4b05      	ldr	r3, [pc, #20]	; (80054a8 <main+0x354>)
 8005494:	681b      	ldr	r3, [r3, #0]
 8005496:	4619      	mov	r1, r3
 8005498:	4804      	ldr	r0, [pc, #16]	; (80054ac <main+0x358>)
 800549a:	f000 fab7 	bl	8005a0c <iprintf>
		}
		aLastState = aState;
 800549e:	4b04      	ldr	r3, [pc, #16]	; (80054b0 <main+0x35c>)
 80054a0:	681b      	ldr	r3, [r3, #0]
 80054a2:	4a04      	ldr	r2, [pc, #16]	; (80054b4 <main+0x360>)
 80054a4:	6013      	str	r3, [r2, #0]
	while (1) {
 80054a6:	e69e      	b.n	80051e6 <main+0x92>
 80054a8:	200000d0 	.word	0x200000d0
 80054ac:	080069c8 	.word	0x080069c8
 80054b0:	20000138 	.word	0x20000138
 80054b4:	20000134 	.word	0x20000134

080054b8 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 80054b8:	b580      	push	{r7, lr}
 80054ba:	b0b8      	sub	sp, #224	; 0xe0
 80054bc:	af00      	add	r7, sp, #0
	RCC_ClkInitTypeDef RCC_ClkInitStruct;
	RCC_PeriphCLKInitTypeDef PeriphClkInit;

	/**Initializes the CPU, AHB and APB busses clocks
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 80054be:	2310      	movs	r3, #16
 80054c0:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
	RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80054c4:	2301      	movs	r3, #1
 80054c6:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
	RCC_OscInitStruct.MSICalibrationValue = 0;
 80054ca:	2300      	movs	r3, #0
 80054cc:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
	RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 80054d0:	2360      	movs	r3, #96	; 0x60
 80054d2:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80054d6:	2302      	movs	r3, #2
 80054d8:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 80054dc:	2301      	movs	r3, #1
 80054de:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
	RCC_OscInitStruct.PLL.PLLN = 40;
 80054e2:	2328      	movs	r3, #40	; 0x28
 80054e4:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 80054e8:	2307      	movs	r3, #7
 80054ea:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
	RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80054ee:	2302      	movs	r3, #2
 80054f0:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
	RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80054f4:	2302      	movs	r3, #2
 80054f6:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 80054fa:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80054fe:	4618      	mov	r0, r3
 8005500:	f7fc faa8 	bl	8001a54 <HAL_RCC_OscConfig>
 8005504:	4603      	mov	r3, r0
 8005506:	2b00      	cmp	r3, #0
 8005508:	d004      	beq.n	8005514 <SystemClock_Config+0x5c>
		_Error_Handler(__FILE__, __LINE__);
 800550a:	f44f 71d2 	mov.w	r1, #420	; 0x1a4
 800550e:	482a      	ldr	r0, [pc, #168]	; (80055b8 <SystemClock_Config+0x100>)
 8005510:	f000 f856 	bl	80055c0 <_Error_Handler>
	}

	/**Initializes the CPU, AHB and APB busses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8005514:	230f      	movs	r3, #15
 8005516:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800551a:	2303      	movs	r3, #3
 800551c:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8005520:	2300      	movs	r3, #0
 8005522:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8005526:	2300      	movs	r3, #0
 8005528:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800552c:	2300      	movs	r3, #0
 800552e:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK) {
 8005532:	f107 0388 	add.w	r3, r7, #136	; 0x88
 8005536:	2104      	movs	r1, #4
 8005538:	4618      	mov	r0, r3
 800553a:	f7fc fded 	bl	8002118 <HAL_RCC_ClockConfig>
 800553e:	4603      	mov	r3, r0
 8005540:	2b00      	cmp	r3, #0
 8005542:	d004      	beq.n	800554e <SystemClock_Config+0x96>
		_Error_Handler(__FILE__, __LINE__);
 8005544:	f240 11b1 	movw	r1, #433	; 0x1b1
 8005548:	481b      	ldr	r0, [pc, #108]	; (80055b8 <SystemClock_Config+0x100>)
 800554a:	f000 f839 	bl	80055c0 <_Error_Handler>
	}

	PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2
 800554e:	2342      	movs	r3, #66	; 0x42
 8005550:	603b      	str	r3, [r7, #0]
			| RCC_PERIPHCLK_I2C1;
	PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8005552:	2300      	movs	r3, #0
 8005554:	63fb      	str	r3, [r7, #60]	; 0x3c
	PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8005556:	2300      	movs	r3, #0
 8005558:	653b      	str	r3, [r7, #80]	; 0x50
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK) {
 800555a:	463b      	mov	r3, r7
 800555c:	4618      	mov	r0, r3
 800555e:	f7fd f839 	bl	80025d4 <HAL_RCCEx_PeriphCLKConfig>
 8005562:	4603      	mov	r3, r0
 8005564:	2b00      	cmp	r3, #0
 8005566:	d004      	beq.n	8005572 <SystemClock_Config+0xba>
		_Error_Handler(__FILE__, __LINE__);
 8005568:	f240 11b9 	movw	r1, #441	; 0x1b9
 800556c:	4812      	ldr	r0, [pc, #72]	; (80055b8 <SystemClock_Config+0x100>)
 800556e:	f000 f827 	bl	80055c0 <_Error_Handler>
	}

	/**Configure the main internal regulator output voltage
	 */
	if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1)
 8005572:	f44f 7000 	mov.w	r0, #512	; 0x200
 8005576:	f7fc fa17 	bl	80019a8 <HAL_PWREx_ControlVoltageScaling>
 800557a:	4603      	mov	r3, r0
 800557c:	2b00      	cmp	r3, #0
 800557e:	d004      	beq.n	800558a <SystemClock_Config+0xd2>
			!= HAL_OK) {
		_Error_Handler(__FILE__, __LINE__);
 8005580:	f44f 71e0 	mov.w	r1, #448	; 0x1c0
 8005584:	480c      	ldr	r0, [pc, #48]	; (80055b8 <SystemClock_Config+0x100>)
 8005586:	f000 f81b 	bl	80055c0 <_Error_Handler>
	}

	/**Configure the Systick interrupt time
	 */
	HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq() / 1000);
 800558a:	f7fc ff8d 	bl	80024a8 <HAL_RCC_GetHCLKFreq>
 800558e:	4602      	mov	r2, r0
 8005590:	4b0a      	ldr	r3, [pc, #40]	; (80055bc <SystemClock_Config+0x104>)
 8005592:	fba3 2302 	umull	r2, r3, r3, r2
 8005596:	099b      	lsrs	r3, r3, #6
 8005598:	4618      	mov	r0, r3
 800559a:	f7fb fd94 	bl	80010c6 <HAL_SYSTICK_Config>

	/**Configure the Systick
	 */
	HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 800559e:	2004      	movs	r0, #4
 80055a0:	f7fb fd9e 	bl	80010e0 <HAL_SYSTICK_CLKSourceConfig>

	/* SysTick_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 80055a4:	2200      	movs	r2, #0
 80055a6:	2100      	movs	r1, #0
 80055a8:	f04f 30ff 	mov.w	r0, #4294967295
 80055ac:	f7fb fd61 	bl	8001072 <HAL_NVIC_SetPriority>
}
 80055b0:	bf00      	nop
 80055b2:	37e0      	adds	r7, #224	; 0xe0
 80055b4:	46bd      	mov	sp, r7
 80055b6:	bd80      	pop	{r7, pc}
 80055b8:	08006a8c 	.word	0x08006a8c
 80055bc:	10624dd3 	.word	0x10624dd3

080055c0 <_Error_Handler>:
 * @brief  This function is executed in case of error occurrence.
 * @param  file: The file name as string.
 * @param  line: The line in file as a number.
 * @retval None
 */
void _Error_Handler(char *file, int line) {
 80055c0:	b480      	push	{r7}
 80055c2:	b083      	sub	sp, #12
 80055c4:	af00      	add	r7, sp, #0
 80055c6:	6078      	str	r0, [r7, #4]
 80055c8:	6039      	str	r1, [r7, #0]
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	while (1) {
 80055ca:	e7fe      	b.n	80055ca <_Error_Handler+0xa>

080055cc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80055cc:	b580      	push	{r7, lr}
 80055ce:	b082      	sub	sp, #8
 80055d0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80055d2:	4a24      	ldr	r2, [pc, #144]	; (8005664 <HAL_MspInit+0x98>)
 80055d4:	4b23      	ldr	r3, [pc, #140]	; (8005664 <HAL_MspInit+0x98>)
 80055d6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80055d8:	f043 0301 	orr.w	r3, r3, #1
 80055dc:	6613      	str	r3, [r2, #96]	; 0x60
 80055de:	4b21      	ldr	r3, [pc, #132]	; (8005664 <HAL_MspInit+0x98>)
 80055e0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80055e2:	f003 0301 	and.w	r3, r3, #1
 80055e6:	607b      	str	r3, [r7, #4]
 80055e8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80055ea:	4a1e      	ldr	r2, [pc, #120]	; (8005664 <HAL_MspInit+0x98>)
 80055ec:	4b1d      	ldr	r3, [pc, #116]	; (8005664 <HAL_MspInit+0x98>)
 80055ee:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80055f0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80055f4:	6593      	str	r3, [r2, #88]	; 0x58
 80055f6:	4b1b      	ldr	r3, [pc, #108]	; (8005664 <HAL_MspInit+0x98>)
 80055f8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80055fa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80055fe:	603b      	str	r3, [r7, #0]
 8005600:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8005602:	2003      	movs	r0, #3
 8005604:	f7fb fd2a 	bl	800105c <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
 8005608:	2200      	movs	r2, #0
 800560a:	2100      	movs	r1, #0
 800560c:	f06f 000b 	mvn.w	r0, #11
 8005610:	f7fb fd2f 	bl	8001072 <HAL_NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
 8005614:	2200      	movs	r2, #0
 8005616:	2100      	movs	r1, #0
 8005618:	f06f 000a 	mvn.w	r0, #10
 800561c:	f7fb fd29 	bl	8001072 <HAL_NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
 8005620:	2200      	movs	r2, #0
 8005622:	2100      	movs	r1, #0
 8005624:	f06f 0009 	mvn.w	r0, #9
 8005628:	f7fb fd23 	bl	8001072 <HAL_NVIC_SetPriority>
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 0, 0);
 800562c:	2200      	movs	r2, #0
 800562e:	2100      	movs	r1, #0
 8005630:	f06f 0004 	mvn.w	r0, #4
 8005634:	f7fb fd1d 	bl	8001072 <HAL_NVIC_SetPriority>
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 0, 0);
 8005638:	2200      	movs	r2, #0
 800563a:	2100      	movs	r1, #0
 800563c:	f06f 0003 	mvn.w	r0, #3
 8005640:	f7fb fd17 	bl	8001072 <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 0, 0);
 8005644:	2200      	movs	r2, #0
 8005646:	2100      	movs	r1, #0
 8005648:	f06f 0001 	mvn.w	r0, #1
 800564c:	f7fb fd11 	bl	8001072 <HAL_NVIC_SetPriority>
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8005650:	2200      	movs	r2, #0
 8005652:	2100      	movs	r1, #0
 8005654:	f04f 30ff 	mov.w	r0, #4294967295
 8005658:	f7fb fd0b 	bl	8001072 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800565c:	bf00      	nop
 800565e:	3708      	adds	r7, #8
 8005660:	46bd      	mov	sp, r7
 8005662:	bd80      	pop	{r7, pc}
 8005664:	40021000 	.word	0x40021000

08005668 <SVC_Handler>:

/**
* @brief This function handles System service call via SWI instruction.
*/
void SVC_Handler(void)
{
 8005668:	b480      	push	{r7}
 800566a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800566c:	bf00      	nop
 800566e:	46bd      	mov	sp, r7
 8005670:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005674:	4770      	bx	lr

08005676 <PendSV_Handler>:

/**
* @brief This function handles Pendable request for system service.
*/
void PendSV_Handler(void)
{
 8005676:	b480      	push	{r7}
 8005678:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800567a:	bf00      	nop
 800567c:	46bd      	mov	sp, r7
 800567e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005682:	4770      	bx	lr

08005684 <SysTick_Handler>:

/**
* @brief This function handles System tick timer.
*/
void SysTick_Handler(void)
{
 8005684:	b580      	push	{r7, lr}
 8005686:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8005688:	f7fb fbe6 	bl	8000e58 <HAL_IncTick>
  HAL_SYSTICK_IRQHandler();
 800568c:	f7fb fd44 	bl	8001118 <HAL_SYSTICK_IRQHandler>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8005690:	bf00      	nop
 8005692:	bd80      	pop	{r7, pc}

08005694 <TIM1_TRG_COM_TIM17_IRQHandler>:

/**
* @brief This function handles TIM1 trigger and commutation interrupts and TIM17 global interrupt.
*/
void TIM1_TRG_COM_TIM17_IRQHandler(void)
{
 8005694:	b580      	push	{r7, lr}
 8005696:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM17_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM17_IRQn 0 */
  HAL_TIM_IRQHandler(&htim17);
 8005698:	4802      	ldr	r0, [pc, #8]	; (80056a4 <TIM1_TRG_COM_TIM17_IRQHandler+0x10>)
 800569a:	f7fd fc93 	bl	8002fc4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM17_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM17_IRQn 1 */
}
 800569e:	bf00      	nop
 80056a0:	bd80      	pop	{r7, pc}
 80056a2:	bf00      	nop
 80056a4:	2000013c 	.word	0x2000013c

080056a8 <USART2_IRQHandler>:

/**
* @brief This function handles USART2 global interrupt.
*/
void USART2_IRQHandler(void)
{
 80056a8:	b580      	push	{r7, lr}
 80056aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80056ac:	4802      	ldr	r0, [pc, #8]	; (80056b8 <USART2_IRQHandler+0x10>)
 80056ae:	f7fd ff49 	bl	8003544 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80056b2:	bf00      	nop
 80056b4:	bd80      	pop	{r7, pc}
 80056b6:	bf00      	nop
 80056b8:	2000020c 	.word	0x2000020c

080056bc <EXTI15_10_IRQHandler>:

/**
* @brief This function handles EXTI line[15:10] interrupts.
*/
void EXTI15_10_IRQHandler(void)
{
 80056bc:	b580      	push	{r7, lr}
 80056be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_10);
 80056c0:	f44f 6080 	mov.w	r0, #1024	; 0x400
 80056c4:	f7fc f822 	bl	800170c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80056c8:	bf00      	nop
 80056ca:	bd80      	pop	{r7, pc}

080056cc <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 80056cc:	b480      	push	{r7}
 80056ce:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80056d0:	4a17      	ldr	r2, [pc, #92]	; (8005730 <SystemInit+0x64>)
 80056d2:	4b17      	ldr	r3, [pc, #92]	; (8005730 <SystemInit+0x64>)
 80056d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80056d8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80056dc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 80056e0:	4a14      	ldr	r2, [pc, #80]	; (8005734 <SystemInit+0x68>)
 80056e2:	4b14      	ldr	r3, [pc, #80]	; (8005734 <SystemInit+0x68>)
 80056e4:	681b      	ldr	r3, [r3, #0]
 80056e6:	f043 0301 	orr.w	r3, r3, #1
 80056ea:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 80056ec:	4b11      	ldr	r3, [pc, #68]	; (8005734 <SystemInit+0x68>)
 80056ee:	2200      	movs	r2, #0
 80056f0:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 80056f2:	4a10      	ldr	r2, [pc, #64]	; (8005734 <SystemInit+0x68>)
 80056f4:	4b0f      	ldr	r3, [pc, #60]	; (8005734 <SystemInit+0x68>)
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 80056fc:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 8005700:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 8005702:	4b0c      	ldr	r3, [pc, #48]	; (8005734 <SystemInit+0x68>)
 8005704:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8005708:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 800570a:	4a0a      	ldr	r2, [pc, #40]	; (8005734 <SystemInit+0x68>)
 800570c:	4b09      	ldr	r3, [pc, #36]	; (8005734 <SystemInit+0x68>)
 800570e:	681b      	ldr	r3, [r3, #0]
 8005710:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005714:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 8005716:	4b07      	ldr	r3, [pc, #28]	; (8005734 <SystemInit+0x68>)
 8005718:	2200      	movs	r2, #0
 800571a:	619a      	str	r2, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800571c:	4b04      	ldr	r3, [pc, #16]	; (8005730 <SystemInit+0x64>)
 800571e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8005722:	609a      	str	r2, [r3, #8]
#endif
}
 8005724:	bf00      	nop
 8005726:	46bd      	mov	sp, r7
 8005728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800572c:	4770      	bx	lr
 800572e:	bf00      	nop
 8005730:	e000ed00 	.word	0xe000ed00
 8005734:	40021000 	.word	0x40021000

08005738 <MX_TIM17_Init>:

TIM_HandleTypeDef htim17;

/* TIM17 init function */
void MX_TIM17_Init(void)
{
 8005738:	b580      	push	{r7, lr}
 800573a:	af00      	add	r7, sp, #0

  htim17.Instance = TIM17;
 800573c:	4b10      	ldr	r3, [pc, #64]	; (8005780 <MX_TIM17_Init+0x48>)
 800573e:	4a11      	ldr	r2, [pc, #68]	; (8005784 <MX_TIM17_Init+0x4c>)
 8005740:	601a      	str	r2, [r3, #0]
  htim17.Init.Prescaler = 80;//80
 8005742:	4b0f      	ldr	r3, [pc, #60]	; (8005780 <MX_TIM17_Init+0x48>)
 8005744:	2250      	movs	r2, #80	; 0x50
 8005746:	605a      	str	r2, [r3, #4]
  htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005748:	4b0d      	ldr	r3, [pc, #52]	; (8005780 <MX_TIM17_Init+0x48>)
 800574a:	2200      	movs	r2, #0
 800574c:	609a      	str	r2, [r3, #8]
  htim17.Init.Period = 29;//57
 800574e:	4b0c      	ldr	r3, [pc, #48]	; (8005780 <MX_TIM17_Init+0x48>)
 8005750:	221d      	movs	r2, #29
 8005752:	60da      	str	r2, [r3, #12]
  htim17.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005754:	4b0a      	ldr	r3, [pc, #40]	; (8005780 <MX_TIM17_Init+0x48>)
 8005756:	2200      	movs	r2, #0
 8005758:	611a      	str	r2, [r3, #16]
  htim17.Init.RepetitionCounter = 0;
 800575a:	4b09      	ldr	r3, [pc, #36]	; (8005780 <MX_TIM17_Init+0x48>)
 800575c:	2200      	movs	r2, #0
 800575e:	615a      	str	r2, [r3, #20]
  htim17.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005760:	4b07      	ldr	r3, [pc, #28]	; (8005780 <MX_TIM17_Init+0x48>)
 8005762:	2200      	movs	r2, #0
 8005764:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim17) != HAL_OK)
 8005766:	4806      	ldr	r0, [pc, #24]	; (8005780 <MX_TIM17_Init+0x48>)
 8005768:	f7fd fbe6 	bl	8002f38 <HAL_TIM_Base_Init>
 800576c:	4603      	mov	r3, r0
 800576e:	2b00      	cmp	r3, #0
 8005770:	d003      	beq.n	800577a <MX_TIM17_Init+0x42>
  {
    _Error_Handler(__FILE__, __LINE__);
 8005772:	213e      	movs	r1, #62	; 0x3e
 8005774:	4804      	ldr	r0, [pc, #16]	; (8005788 <MX_TIM17_Init+0x50>)
 8005776:	f7ff ff23 	bl	80055c0 <_Error_Handler>
  }

}
 800577a:	bf00      	nop
 800577c:	bd80      	pop	{r7, pc}
 800577e:	bf00      	nop
 8005780:	2000013c 	.word	0x2000013c
 8005784:	40014800 	.word	0x40014800
 8005788:	08006a9c 	.word	0x08006a9c

0800578c <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 800578c:	b580      	push	{r7, lr}
 800578e:	b084      	sub	sp, #16
 8005790:	af00      	add	r7, sp, #0
 8005792:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM17)
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	681b      	ldr	r3, [r3, #0]
 8005798:	4a0d      	ldr	r2, [pc, #52]	; (80057d0 <HAL_TIM_Base_MspInit+0x44>)
 800579a:	4293      	cmp	r3, r2
 800579c:	d113      	bne.n	80057c6 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM17_MspInit 0 */

  /* USER CODE END TIM17_MspInit 0 */
    /* TIM17 clock enable */
    __HAL_RCC_TIM17_CLK_ENABLE();
 800579e:	4a0d      	ldr	r2, [pc, #52]	; (80057d4 <HAL_TIM_Base_MspInit+0x48>)
 80057a0:	4b0c      	ldr	r3, [pc, #48]	; (80057d4 <HAL_TIM_Base_MspInit+0x48>)
 80057a2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80057a4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80057a8:	6613      	str	r3, [r2, #96]	; 0x60
 80057aa:	4b0a      	ldr	r3, [pc, #40]	; (80057d4 <HAL_TIM_Base_MspInit+0x48>)
 80057ac:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80057ae:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80057b2:	60fb      	str	r3, [r7, #12]
 80057b4:	68fb      	ldr	r3, [r7, #12]

    /* TIM17 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM17_IRQn, 0, 0);
 80057b6:	2200      	movs	r2, #0
 80057b8:	2100      	movs	r1, #0
 80057ba:	201a      	movs	r0, #26
 80057bc:	f7fb fc59 	bl	8001072 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM17_IRQn);
 80057c0:	201a      	movs	r0, #26
 80057c2:	f7fb fc72 	bl	80010aa <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM17_MspInit 1 */

  /* USER CODE END TIM17_MspInit 1 */
  }
}
 80057c6:	bf00      	nop
 80057c8:	3710      	adds	r7, #16
 80057ca:	46bd      	mov	sp, r7
 80057cc:	bd80      	pop	{r7, pc}
 80057ce:	bf00      	nop
 80057d0:	40014800 	.word	0x40014800
 80057d4:	40021000 	.word	0x40021000

080057d8 <MX_USART2_UART_Init>:
DMA_HandleTypeDef hdma_usart2_tx;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80057d8:	b580      	push	{r7, lr}
 80057da:	af00      	add	r7, sp, #0

  huart2.Instance = USART2;
 80057dc:	4b15      	ldr	r3, [pc, #84]	; (8005834 <MX_USART2_UART_Init+0x5c>)
 80057de:	4a16      	ldr	r2, [pc, #88]	; (8005838 <MX_USART2_UART_Init+0x60>)
 80057e0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80057e2:	4b14      	ldr	r3, [pc, #80]	; (8005834 <MX_USART2_UART_Init+0x5c>)
 80057e4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80057e8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80057ea:	4b12      	ldr	r3, [pc, #72]	; (8005834 <MX_USART2_UART_Init+0x5c>)
 80057ec:	2200      	movs	r2, #0
 80057ee:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80057f0:	4b10      	ldr	r3, [pc, #64]	; (8005834 <MX_USART2_UART_Init+0x5c>)
 80057f2:	2200      	movs	r2, #0
 80057f4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80057f6:	4b0f      	ldr	r3, [pc, #60]	; (8005834 <MX_USART2_UART_Init+0x5c>)
 80057f8:	2200      	movs	r2, #0
 80057fa:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80057fc:	4b0d      	ldr	r3, [pc, #52]	; (8005834 <MX_USART2_UART_Init+0x5c>)
 80057fe:	220c      	movs	r2, #12
 8005800:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8005802:	4b0c      	ldr	r3, [pc, #48]	; (8005834 <MX_USART2_UART_Init+0x5c>)
 8005804:	2200      	movs	r2, #0
 8005806:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8005808:	4b0a      	ldr	r3, [pc, #40]	; (8005834 <MX_USART2_UART_Init+0x5c>)
 800580a:	2200      	movs	r2, #0
 800580c:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800580e:	4b09      	ldr	r3, [pc, #36]	; (8005834 <MX_USART2_UART_Init+0x5c>)
 8005810:	2200      	movs	r2, #0
 8005812:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8005814:	4b07      	ldr	r3, [pc, #28]	; (8005834 <MX_USART2_UART_Init+0x5c>)
 8005816:	2200      	movs	r2, #0
 8005818:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800581a:	4806      	ldr	r0, [pc, #24]	; (8005834 <MX_USART2_UART_Init+0x5c>)
 800581c:	f7fd fdb4 	bl	8003388 <HAL_UART_Init>
 8005820:	4603      	mov	r3, r0
 8005822:	2b00      	cmp	r3, #0
 8005824:	d003      	beq.n	800582e <MX_USART2_UART_Init+0x56>
  {
    _Error_Handler(__FILE__, __LINE__);
 8005826:	2147      	movs	r1, #71	; 0x47
 8005828:	4804      	ldr	r0, [pc, #16]	; (800583c <MX_USART2_UART_Init+0x64>)
 800582a:	f7ff fec9 	bl	80055c0 <_Error_Handler>
  }

}
 800582e:	bf00      	nop
 8005830:	bd80      	pop	{r7, pc}
 8005832:	bf00      	nop
 8005834:	2000020c 	.word	0x2000020c
 8005838:	40004400 	.word	0x40004400
 800583c:	08006aac 	.word	0x08006aac

08005840 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8005840:	b580      	push	{r7, lr}
 8005842:	b088      	sub	sp, #32
 8005844:	af00      	add	r7, sp, #0
 8005846:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  if(uartHandle->Instance==USART2)
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	681b      	ldr	r3, [r3, #0]
 800584c:	4a40      	ldr	r2, [pc, #256]	; (8005950 <HAL_UART_MspInit+0x110>)
 800584e:	4293      	cmp	r3, r2
 8005850:	d179      	bne.n	8005946 <HAL_UART_MspInit+0x106>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8005852:	4a40      	ldr	r2, [pc, #256]	; (8005954 <HAL_UART_MspInit+0x114>)
 8005854:	4b3f      	ldr	r3, [pc, #252]	; (8005954 <HAL_UART_MspInit+0x114>)
 8005856:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005858:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800585c:	6593      	str	r3, [r2, #88]	; 0x58
 800585e:	4b3d      	ldr	r3, [pc, #244]	; (8005954 <HAL_UART_MspInit+0x114>)
 8005860:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005862:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005866:	60bb      	str	r3, [r7, #8]
 8005868:	68bb      	ldr	r3, [r7, #8]
  
    /**USART2 GPIO Configuration    
    PD5     ------> USART2_TX
    PD6     ------> USART2_RX 
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 800586a:	2360      	movs	r3, #96	; 0x60
 800586c:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800586e:	2302      	movs	r3, #2
 8005870:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005872:	2300      	movs	r3, #0
 8005874:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005876:	2303      	movs	r3, #3
 8005878:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800587a:	2307      	movs	r3, #7
 800587c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800587e:	f107 030c 	add.w	r3, r7, #12
 8005882:	4619      	mov	r1, r3
 8005884:	4834      	ldr	r0, [pc, #208]	; (8005958 <HAL_UART_MspInit+0x118>)
 8005886:	f7fb fd53 	bl	8001330 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Channel6;
 800588a:	4b34      	ldr	r3, [pc, #208]	; (800595c <HAL_UART_MspInit+0x11c>)
 800588c:	4a34      	ldr	r2, [pc, #208]	; (8005960 <HAL_UART_MspInit+0x120>)
 800588e:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Request = DMA_REQUEST_2;
 8005890:	4b32      	ldr	r3, [pc, #200]	; (800595c <HAL_UART_MspInit+0x11c>)
 8005892:	2202      	movs	r2, #2
 8005894:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8005896:	4b31      	ldr	r3, [pc, #196]	; (800595c <HAL_UART_MspInit+0x11c>)
 8005898:	2200      	movs	r2, #0
 800589a:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800589c:	4b2f      	ldr	r3, [pc, #188]	; (800595c <HAL_UART_MspInit+0x11c>)
 800589e:	2200      	movs	r2, #0
 80058a0:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 80058a2:	4b2e      	ldr	r3, [pc, #184]	; (800595c <HAL_UART_MspInit+0x11c>)
 80058a4:	2280      	movs	r2, #128	; 0x80
 80058a6:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80058a8:	4b2c      	ldr	r3, [pc, #176]	; (800595c <HAL_UART_MspInit+0x11c>)
 80058aa:	2200      	movs	r2, #0
 80058ac:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80058ae:	4b2b      	ldr	r3, [pc, #172]	; (800595c <HAL_UART_MspInit+0x11c>)
 80058b0:	2200      	movs	r2, #0
 80058b2:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 80058b4:	4b29      	ldr	r3, [pc, #164]	; (800595c <HAL_UART_MspInit+0x11c>)
 80058b6:	2220      	movs	r2, #32
 80058b8:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 80058ba:	4b28      	ldr	r3, [pc, #160]	; (800595c <HAL_UART_MspInit+0x11c>)
 80058bc:	2200      	movs	r2, #0
 80058be:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 80058c0:	4826      	ldr	r0, [pc, #152]	; (800595c <HAL_UART_MspInit+0x11c>)
 80058c2:	f7fb fc37 	bl	8001134 <HAL_DMA_Init>
 80058c6:	4603      	mov	r3, r0
 80058c8:	2b00      	cmp	r3, #0
 80058ca:	d003      	beq.n	80058d4 <HAL_UART_MspInit+0x94>
    {
      _Error_Handler(__FILE__, __LINE__);
 80058cc:	2170      	movs	r1, #112	; 0x70
 80058ce:	4825      	ldr	r0, [pc, #148]	; (8005964 <HAL_UART_MspInit+0x124>)
 80058d0:	f7ff fe76 	bl	80055c0 <_Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart2_rx);
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	4a21      	ldr	r2, [pc, #132]	; (800595c <HAL_UART_MspInit+0x11c>)
 80058d8:	66da      	str	r2, [r3, #108]	; 0x6c
 80058da:	4a20      	ldr	r2, [pc, #128]	; (800595c <HAL_UART_MspInit+0x11c>)
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	6293      	str	r3, [r2, #40]	; 0x28

    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Channel7;
 80058e0:	4b21      	ldr	r3, [pc, #132]	; (8005968 <HAL_UART_MspInit+0x128>)
 80058e2:	4a22      	ldr	r2, [pc, #136]	; (800596c <HAL_UART_MspInit+0x12c>)
 80058e4:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Request = DMA_REQUEST_2;
 80058e6:	4b20      	ldr	r3, [pc, #128]	; (8005968 <HAL_UART_MspInit+0x128>)
 80058e8:	2202      	movs	r2, #2
 80058ea:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80058ec:	4b1e      	ldr	r3, [pc, #120]	; (8005968 <HAL_UART_MspInit+0x128>)
 80058ee:	2210      	movs	r2, #16
 80058f0:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80058f2:	4b1d      	ldr	r3, [pc, #116]	; (8005968 <HAL_UART_MspInit+0x128>)
 80058f4:	2200      	movs	r2, #0
 80058f6:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 80058f8:	4b1b      	ldr	r3, [pc, #108]	; (8005968 <HAL_UART_MspInit+0x128>)
 80058fa:	2280      	movs	r2, #128	; 0x80
 80058fc:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80058fe:	4b1a      	ldr	r3, [pc, #104]	; (8005968 <HAL_UART_MspInit+0x128>)
 8005900:	2200      	movs	r2, #0
 8005902:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8005904:	4b18      	ldr	r3, [pc, #96]	; (8005968 <HAL_UART_MspInit+0x128>)
 8005906:	2200      	movs	r2, #0
 8005908:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_CIRCULAR;
 800590a:	4b17      	ldr	r3, [pc, #92]	; (8005968 <HAL_UART_MspInit+0x128>)
 800590c:	2220      	movs	r2, #32
 800590e:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8005910:	4b15      	ldr	r3, [pc, #84]	; (8005968 <HAL_UART_MspInit+0x128>)
 8005912:	2200      	movs	r2, #0
 8005914:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8005916:	4814      	ldr	r0, [pc, #80]	; (8005968 <HAL_UART_MspInit+0x128>)
 8005918:	f7fb fc0c 	bl	8001134 <HAL_DMA_Init>
 800591c:	4603      	mov	r3, r0
 800591e:	2b00      	cmp	r3, #0
 8005920:	d003      	beq.n	800592a <HAL_UART_MspInit+0xea>
    {
      _Error_Handler(__FILE__, __LINE__);
 8005922:	2181      	movs	r1, #129	; 0x81
 8005924:	480f      	ldr	r0, [pc, #60]	; (8005964 <HAL_UART_MspInit+0x124>)
 8005926:	f7ff fe4b 	bl	80055c0 <_Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart2_tx);
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	4a0e      	ldr	r2, [pc, #56]	; (8005968 <HAL_UART_MspInit+0x128>)
 800592e:	669a      	str	r2, [r3, #104]	; 0x68
 8005930:	4a0d      	ldr	r2, [pc, #52]	; (8005968 <HAL_UART_MspInit+0x128>)
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	6293      	str	r3, [r2, #40]	; 0x28

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8005936:	2200      	movs	r2, #0
 8005938:	2100      	movs	r1, #0
 800593a:	2026      	movs	r0, #38	; 0x26
 800593c:	f7fb fb99 	bl	8001072 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8005940:	2026      	movs	r0, #38	; 0x26
 8005942:	f7fb fbb2 	bl	80010aa <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8005946:	bf00      	nop
 8005948:	3720      	adds	r7, #32
 800594a:	46bd      	mov	sp, r7
 800594c:	bd80      	pop	{r7, pc}
 800594e:	bf00      	nop
 8005950:	40004400 	.word	0x40004400
 8005954:	40021000 	.word	0x40021000
 8005958:	48000c00 	.word	0x48000c00
 800595c:	2000017c 	.word	0x2000017c
 8005960:	4002006c 	.word	0x4002006c
 8005964:	08006aac 	.word	0x08006aac
 8005968:	200001c4 	.word	0x200001c4
 800596c:	40020080 	.word	0x40020080

08005970 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8005970:	f8df d034 	ldr.w	sp, [pc, #52]	; 80059a8 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8005974:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8005976:	e003      	b.n	8005980 <LoopCopyDataInit>

08005978 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8005978:	4b0c      	ldr	r3, [pc, #48]	; (80059ac <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 800597a:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 800597c:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 800597e:	3104      	adds	r1, #4

08005980 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8005980:	480b      	ldr	r0, [pc, #44]	; (80059b0 <LoopForever+0xa>)
	ldr	r3, =_edata
 8005982:	4b0c      	ldr	r3, [pc, #48]	; (80059b4 <LoopForever+0xe>)
	adds	r2, r0, r1
 8005984:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8005986:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8005988:	d3f6      	bcc.n	8005978 <CopyDataInit>
	ldr	r2, =_sbss
 800598a:	4a0b      	ldr	r2, [pc, #44]	; (80059b8 <LoopForever+0x12>)
	b	LoopFillZerobss
 800598c:	e002      	b.n	8005994 <LoopFillZerobss>

0800598e <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 800598e:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8005990:	f842 3b04 	str.w	r3, [r2], #4

08005994 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8005994:	4b09      	ldr	r3, [pc, #36]	; (80059bc <LoopForever+0x16>)
	cmp	r2, r3
 8005996:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8005998:	d3f9      	bcc.n	800598e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800599a:	f7ff fe97 	bl	80056cc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800599e:	f000 f811 	bl	80059c4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80059a2:	f7ff fbd7 	bl	8005154 <main>

080059a6 <LoopForever>:

LoopForever:
    b LoopForever
 80059a6:	e7fe      	b.n	80059a6 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80059a8:	20018000 	.word	0x20018000
	ldr	r3, =_sidata
 80059ac:	08006bac 	.word	0x08006bac
	ldr	r0, =_sdata
 80059b0:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 80059b4:	20000078 	.word	0x20000078
	ldr	r2, =_sbss
 80059b8:	20000078 	.word	0x20000078
	ldr	r3, = _ebss
 80059bc:	20000288 	.word	0x20000288

080059c0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80059c0:	e7fe      	b.n	80059c0 <ADC1_2_IRQHandler>
	...

080059c4 <__libc_init_array>:
 80059c4:	b570      	push	{r4, r5, r6, lr}
 80059c6:	4e0d      	ldr	r6, [pc, #52]	; (80059fc <__libc_init_array+0x38>)
 80059c8:	4c0d      	ldr	r4, [pc, #52]	; (8005a00 <__libc_init_array+0x3c>)
 80059ca:	1ba4      	subs	r4, r4, r6
 80059cc:	10a4      	asrs	r4, r4, #2
 80059ce:	2500      	movs	r5, #0
 80059d0:	42a5      	cmp	r5, r4
 80059d2:	d109      	bne.n	80059e8 <__libc_init_array+0x24>
 80059d4:	4e0b      	ldr	r6, [pc, #44]	; (8005a04 <__libc_init_array+0x40>)
 80059d6:	4c0c      	ldr	r4, [pc, #48]	; (8005a08 <__libc_init_array+0x44>)
 80059d8:	f000 ffb2 	bl	8006940 <_init>
 80059dc:	1ba4      	subs	r4, r4, r6
 80059de:	10a4      	asrs	r4, r4, #2
 80059e0:	2500      	movs	r5, #0
 80059e2:	42a5      	cmp	r5, r4
 80059e4:	d105      	bne.n	80059f2 <__libc_init_array+0x2e>
 80059e6:	bd70      	pop	{r4, r5, r6, pc}
 80059e8:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80059ec:	4798      	blx	r3
 80059ee:	3501      	adds	r5, #1
 80059f0:	e7ee      	b.n	80059d0 <__libc_init_array+0xc>
 80059f2:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80059f6:	4798      	blx	r3
 80059f8:	3501      	adds	r5, #1
 80059fa:	e7f2      	b.n	80059e2 <__libc_init_array+0x1e>
 80059fc:	08006ba4 	.word	0x08006ba4
 8005a00:	08006ba4 	.word	0x08006ba4
 8005a04:	08006ba4 	.word	0x08006ba4
 8005a08:	08006ba8 	.word	0x08006ba8

08005a0c <iprintf>:
 8005a0c:	b40f      	push	{r0, r1, r2, r3}
 8005a0e:	4b0a      	ldr	r3, [pc, #40]	; (8005a38 <iprintf+0x2c>)
 8005a10:	b513      	push	{r0, r1, r4, lr}
 8005a12:	681c      	ldr	r4, [r3, #0]
 8005a14:	b124      	cbz	r4, 8005a20 <iprintf+0x14>
 8005a16:	69a3      	ldr	r3, [r4, #24]
 8005a18:	b913      	cbnz	r3, 8005a20 <iprintf+0x14>
 8005a1a:	4620      	mov	r0, r4
 8005a1c:	f000 fa24 	bl	8005e68 <__sinit>
 8005a20:	ab05      	add	r3, sp, #20
 8005a22:	9a04      	ldr	r2, [sp, #16]
 8005a24:	68a1      	ldr	r1, [r4, #8]
 8005a26:	9301      	str	r3, [sp, #4]
 8005a28:	4620      	mov	r0, r4
 8005a2a:	f000 fbe9 	bl	8006200 <_vfiprintf_r>
 8005a2e:	b002      	add	sp, #8
 8005a30:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005a34:	b004      	add	sp, #16
 8005a36:	4770      	bx	lr
 8005a38:	20000014 	.word	0x20000014

08005a3c <_puts_r>:
 8005a3c:	b570      	push	{r4, r5, r6, lr}
 8005a3e:	460e      	mov	r6, r1
 8005a40:	4605      	mov	r5, r0
 8005a42:	b118      	cbz	r0, 8005a4c <_puts_r+0x10>
 8005a44:	6983      	ldr	r3, [r0, #24]
 8005a46:	b90b      	cbnz	r3, 8005a4c <_puts_r+0x10>
 8005a48:	f000 fa0e 	bl	8005e68 <__sinit>
 8005a4c:	69ab      	ldr	r3, [r5, #24]
 8005a4e:	68ac      	ldr	r4, [r5, #8]
 8005a50:	b913      	cbnz	r3, 8005a58 <_puts_r+0x1c>
 8005a52:	4628      	mov	r0, r5
 8005a54:	f000 fa08 	bl	8005e68 <__sinit>
 8005a58:	4b23      	ldr	r3, [pc, #140]	; (8005ae8 <_puts_r+0xac>)
 8005a5a:	429c      	cmp	r4, r3
 8005a5c:	d117      	bne.n	8005a8e <_puts_r+0x52>
 8005a5e:	686c      	ldr	r4, [r5, #4]
 8005a60:	89a3      	ldrh	r3, [r4, #12]
 8005a62:	071b      	lsls	r3, r3, #28
 8005a64:	d51d      	bpl.n	8005aa2 <_puts_r+0x66>
 8005a66:	6923      	ldr	r3, [r4, #16]
 8005a68:	b1db      	cbz	r3, 8005aa2 <_puts_r+0x66>
 8005a6a:	3e01      	subs	r6, #1
 8005a6c:	68a3      	ldr	r3, [r4, #8]
 8005a6e:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8005a72:	3b01      	subs	r3, #1
 8005a74:	60a3      	str	r3, [r4, #8]
 8005a76:	b9e9      	cbnz	r1, 8005ab4 <_puts_r+0x78>
 8005a78:	2b00      	cmp	r3, #0
 8005a7a:	da2e      	bge.n	8005ada <_puts_r+0x9e>
 8005a7c:	4622      	mov	r2, r4
 8005a7e:	210a      	movs	r1, #10
 8005a80:	4628      	mov	r0, r5
 8005a82:	f000 f83f 	bl	8005b04 <__swbuf_r>
 8005a86:	3001      	adds	r0, #1
 8005a88:	d011      	beq.n	8005aae <_puts_r+0x72>
 8005a8a:	200a      	movs	r0, #10
 8005a8c:	bd70      	pop	{r4, r5, r6, pc}
 8005a8e:	4b17      	ldr	r3, [pc, #92]	; (8005aec <_puts_r+0xb0>)
 8005a90:	429c      	cmp	r4, r3
 8005a92:	d101      	bne.n	8005a98 <_puts_r+0x5c>
 8005a94:	68ac      	ldr	r4, [r5, #8]
 8005a96:	e7e3      	b.n	8005a60 <_puts_r+0x24>
 8005a98:	4b15      	ldr	r3, [pc, #84]	; (8005af0 <_puts_r+0xb4>)
 8005a9a:	429c      	cmp	r4, r3
 8005a9c:	bf08      	it	eq
 8005a9e:	68ec      	ldreq	r4, [r5, #12]
 8005aa0:	e7de      	b.n	8005a60 <_puts_r+0x24>
 8005aa2:	4621      	mov	r1, r4
 8005aa4:	4628      	mov	r0, r5
 8005aa6:	f000 f87f 	bl	8005ba8 <__swsetup_r>
 8005aaa:	2800      	cmp	r0, #0
 8005aac:	d0dd      	beq.n	8005a6a <_puts_r+0x2e>
 8005aae:	f04f 30ff 	mov.w	r0, #4294967295
 8005ab2:	bd70      	pop	{r4, r5, r6, pc}
 8005ab4:	2b00      	cmp	r3, #0
 8005ab6:	da04      	bge.n	8005ac2 <_puts_r+0x86>
 8005ab8:	69a2      	ldr	r2, [r4, #24]
 8005aba:	4293      	cmp	r3, r2
 8005abc:	db06      	blt.n	8005acc <_puts_r+0x90>
 8005abe:	290a      	cmp	r1, #10
 8005ac0:	d004      	beq.n	8005acc <_puts_r+0x90>
 8005ac2:	6823      	ldr	r3, [r4, #0]
 8005ac4:	1c5a      	adds	r2, r3, #1
 8005ac6:	6022      	str	r2, [r4, #0]
 8005ac8:	7019      	strb	r1, [r3, #0]
 8005aca:	e7cf      	b.n	8005a6c <_puts_r+0x30>
 8005acc:	4622      	mov	r2, r4
 8005ace:	4628      	mov	r0, r5
 8005ad0:	f000 f818 	bl	8005b04 <__swbuf_r>
 8005ad4:	3001      	adds	r0, #1
 8005ad6:	d1c9      	bne.n	8005a6c <_puts_r+0x30>
 8005ad8:	e7e9      	b.n	8005aae <_puts_r+0x72>
 8005ada:	6823      	ldr	r3, [r4, #0]
 8005adc:	200a      	movs	r0, #10
 8005ade:	1c5a      	adds	r2, r3, #1
 8005ae0:	6022      	str	r2, [r4, #0]
 8005ae2:	7018      	strb	r0, [r3, #0]
 8005ae4:	bd70      	pop	{r4, r5, r6, pc}
 8005ae6:	bf00      	nop
 8005ae8:	08006b24 	.word	0x08006b24
 8005aec:	08006b44 	.word	0x08006b44
 8005af0:	08006b04 	.word	0x08006b04

08005af4 <puts>:
 8005af4:	4b02      	ldr	r3, [pc, #8]	; (8005b00 <puts+0xc>)
 8005af6:	4601      	mov	r1, r0
 8005af8:	6818      	ldr	r0, [r3, #0]
 8005afa:	f7ff bf9f 	b.w	8005a3c <_puts_r>
 8005afe:	bf00      	nop
 8005b00:	20000014 	.word	0x20000014

08005b04 <__swbuf_r>:
 8005b04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005b06:	460e      	mov	r6, r1
 8005b08:	4614      	mov	r4, r2
 8005b0a:	4605      	mov	r5, r0
 8005b0c:	b118      	cbz	r0, 8005b16 <__swbuf_r+0x12>
 8005b0e:	6983      	ldr	r3, [r0, #24]
 8005b10:	b90b      	cbnz	r3, 8005b16 <__swbuf_r+0x12>
 8005b12:	f000 f9a9 	bl	8005e68 <__sinit>
 8005b16:	4b21      	ldr	r3, [pc, #132]	; (8005b9c <__swbuf_r+0x98>)
 8005b18:	429c      	cmp	r4, r3
 8005b1a:	d12a      	bne.n	8005b72 <__swbuf_r+0x6e>
 8005b1c:	686c      	ldr	r4, [r5, #4]
 8005b1e:	69a3      	ldr	r3, [r4, #24]
 8005b20:	60a3      	str	r3, [r4, #8]
 8005b22:	89a3      	ldrh	r3, [r4, #12]
 8005b24:	071a      	lsls	r2, r3, #28
 8005b26:	d52e      	bpl.n	8005b86 <__swbuf_r+0x82>
 8005b28:	6923      	ldr	r3, [r4, #16]
 8005b2a:	b363      	cbz	r3, 8005b86 <__swbuf_r+0x82>
 8005b2c:	6923      	ldr	r3, [r4, #16]
 8005b2e:	6820      	ldr	r0, [r4, #0]
 8005b30:	1ac0      	subs	r0, r0, r3
 8005b32:	6963      	ldr	r3, [r4, #20]
 8005b34:	b2f6      	uxtb	r6, r6
 8005b36:	4298      	cmp	r0, r3
 8005b38:	4637      	mov	r7, r6
 8005b3a:	db04      	blt.n	8005b46 <__swbuf_r+0x42>
 8005b3c:	4621      	mov	r1, r4
 8005b3e:	4628      	mov	r0, r5
 8005b40:	f000 f928 	bl	8005d94 <_fflush_r>
 8005b44:	bb28      	cbnz	r0, 8005b92 <__swbuf_r+0x8e>
 8005b46:	68a3      	ldr	r3, [r4, #8]
 8005b48:	3b01      	subs	r3, #1
 8005b4a:	60a3      	str	r3, [r4, #8]
 8005b4c:	6823      	ldr	r3, [r4, #0]
 8005b4e:	1c5a      	adds	r2, r3, #1
 8005b50:	6022      	str	r2, [r4, #0]
 8005b52:	701e      	strb	r6, [r3, #0]
 8005b54:	6963      	ldr	r3, [r4, #20]
 8005b56:	3001      	adds	r0, #1
 8005b58:	4298      	cmp	r0, r3
 8005b5a:	d004      	beq.n	8005b66 <__swbuf_r+0x62>
 8005b5c:	89a3      	ldrh	r3, [r4, #12]
 8005b5e:	07db      	lsls	r3, r3, #31
 8005b60:	d519      	bpl.n	8005b96 <__swbuf_r+0x92>
 8005b62:	2e0a      	cmp	r6, #10
 8005b64:	d117      	bne.n	8005b96 <__swbuf_r+0x92>
 8005b66:	4621      	mov	r1, r4
 8005b68:	4628      	mov	r0, r5
 8005b6a:	f000 f913 	bl	8005d94 <_fflush_r>
 8005b6e:	b190      	cbz	r0, 8005b96 <__swbuf_r+0x92>
 8005b70:	e00f      	b.n	8005b92 <__swbuf_r+0x8e>
 8005b72:	4b0b      	ldr	r3, [pc, #44]	; (8005ba0 <__swbuf_r+0x9c>)
 8005b74:	429c      	cmp	r4, r3
 8005b76:	d101      	bne.n	8005b7c <__swbuf_r+0x78>
 8005b78:	68ac      	ldr	r4, [r5, #8]
 8005b7a:	e7d0      	b.n	8005b1e <__swbuf_r+0x1a>
 8005b7c:	4b09      	ldr	r3, [pc, #36]	; (8005ba4 <__swbuf_r+0xa0>)
 8005b7e:	429c      	cmp	r4, r3
 8005b80:	bf08      	it	eq
 8005b82:	68ec      	ldreq	r4, [r5, #12]
 8005b84:	e7cb      	b.n	8005b1e <__swbuf_r+0x1a>
 8005b86:	4621      	mov	r1, r4
 8005b88:	4628      	mov	r0, r5
 8005b8a:	f000 f80d 	bl	8005ba8 <__swsetup_r>
 8005b8e:	2800      	cmp	r0, #0
 8005b90:	d0cc      	beq.n	8005b2c <__swbuf_r+0x28>
 8005b92:	f04f 37ff 	mov.w	r7, #4294967295
 8005b96:	4638      	mov	r0, r7
 8005b98:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005b9a:	bf00      	nop
 8005b9c:	08006b24 	.word	0x08006b24
 8005ba0:	08006b44 	.word	0x08006b44
 8005ba4:	08006b04 	.word	0x08006b04

08005ba8 <__swsetup_r>:
 8005ba8:	4b32      	ldr	r3, [pc, #200]	; (8005c74 <__swsetup_r+0xcc>)
 8005baa:	b570      	push	{r4, r5, r6, lr}
 8005bac:	681d      	ldr	r5, [r3, #0]
 8005bae:	4606      	mov	r6, r0
 8005bb0:	460c      	mov	r4, r1
 8005bb2:	b125      	cbz	r5, 8005bbe <__swsetup_r+0x16>
 8005bb4:	69ab      	ldr	r3, [r5, #24]
 8005bb6:	b913      	cbnz	r3, 8005bbe <__swsetup_r+0x16>
 8005bb8:	4628      	mov	r0, r5
 8005bba:	f000 f955 	bl	8005e68 <__sinit>
 8005bbe:	4b2e      	ldr	r3, [pc, #184]	; (8005c78 <__swsetup_r+0xd0>)
 8005bc0:	429c      	cmp	r4, r3
 8005bc2:	d10f      	bne.n	8005be4 <__swsetup_r+0x3c>
 8005bc4:	686c      	ldr	r4, [r5, #4]
 8005bc6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005bca:	b29a      	uxth	r2, r3
 8005bcc:	0715      	lsls	r5, r2, #28
 8005bce:	d42c      	bmi.n	8005c2a <__swsetup_r+0x82>
 8005bd0:	06d0      	lsls	r0, r2, #27
 8005bd2:	d411      	bmi.n	8005bf8 <__swsetup_r+0x50>
 8005bd4:	2209      	movs	r2, #9
 8005bd6:	6032      	str	r2, [r6, #0]
 8005bd8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005bdc:	81a3      	strh	r3, [r4, #12]
 8005bde:	f04f 30ff 	mov.w	r0, #4294967295
 8005be2:	bd70      	pop	{r4, r5, r6, pc}
 8005be4:	4b25      	ldr	r3, [pc, #148]	; (8005c7c <__swsetup_r+0xd4>)
 8005be6:	429c      	cmp	r4, r3
 8005be8:	d101      	bne.n	8005bee <__swsetup_r+0x46>
 8005bea:	68ac      	ldr	r4, [r5, #8]
 8005bec:	e7eb      	b.n	8005bc6 <__swsetup_r+0x1e>
 8005bee:	4b24      	ldr	r3, [pc, #144]	; (8005c80 <__swsetup_r+0xd8>)
 8005bf0:	429c      	cmp	r4, r3
 8005bf2:	bf08      	it	eq
 8005bf4:	68ec      	ldreq	r4, [r5, #12]
 8005bf6:	e7e6      	b.n	8005bc6 <__swsetup_r+0x1e>
 8005bf8:	0751      	lsls	r1, r2, #29
 8005bfa:	d512      	bpl.n	8005c22 <__swsetup_r+0x7a>
 8005bfc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005bfe:	b141      	cbz	r1, 8005c12 <__swsetup_r+0x6a>
 8005c00:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005c04:	4299      	cmp	r1, r3
 8005c06:	d002      	beq.n	8005c0e <__swsetup_r+0x66>
 8005c08:	4630      	mov	r0, r6
 8005c0a:	f000 fa23 	bl	8006054 <_free_r>
 8005c0e:	2300      	movs	r3, #0
 8005c10:	6363      	str	r3, [r4, #52]	; 0x34
 8005c12:	89a3      	ldrh	r3, [r4, #12]
 8005c14:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8005c18:	81a3      	strh	r3, [r4, #12]
 8005c1a:	2300      	movs	r3, #0
 8005c1c:	6063      	str	r3, [r4, #4]
 8005c1e:	6923      	ldr	r3, [r4, #16]
 8005c20:	6023      	str	r3, [r4, #0]
 8005c22:	89a3      	ldrh	r3, [r4, #12]
 8005c24:	f043 0308 	orr.w	r3, r3, #8
 8005c28:	81a3      	strh	r3, [r4, #12]
 8005c2a:	6923      	ldr	r3, [r4, #16]
 8005c2c:	b94b      	cbnz	r3, 8005c42 <__swsetup_r+0x9a>
 8005c2e:	89a3      	ldrh	r3, [r4, #12]
 8005c30:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8005c34:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005c38:	d003      	beq.n	8005c42 <__swsetup_r+0x9a>
 8005c3a:	4621      	mov	r1, r4
 8005c3c:	4630      	mov	r0, r6
 8005c3e:	f000 f9c1 	bl	8005fc4 <__smakebuf_r>
 8005c42:	89a2      	ldrh	r2, [r4, #12]
 8005c44:	f012 0301 	ands.w	r3, r2, #1
 8005c48:	d00c      	beq.n	8005c64 <__swsetup_r+0xbc>
 8005c4a:	2300      	movs	r3, #0
 8005c4c:	60a3      	str	r3, [r4, #8]
 8005c4e:	6963      	ldr	r3, [r4, #20]
 8005c50:	425b      	negs	r3, r3
 8005c52:	61a3      	str	r3, [r4, #24]
 8005c54:	6923      	ldr	r3, [r4, #16]
 8005c56:	b953      	cbnz	r3, 8005c6e <__swsetup_r+0xc6>
 8005c58:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005c5c:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8005c60:	d1ba      	bne.n	8005bd8 <__swsetup_r+0x30>
 8005c62:	bd70      	pop	{r4, r5, r6, pc}
 8005c64:	0792      	lsls	r2, r2, #30
 8005c66:	bf58      	it	pl
 8005c68:	6963      	ldrpl	r3, [r4, #20]
 8005c6a:	60a3      	str	r3, [r4, #8]
 8005c6c:	e7f2      	b.n	8005c54 <__swsetup_r+0xac>
 8005c6e:	2000      	movs	r0, #0
 8005c70:	e7f7      	b.n	8005c62 <__swsetup_r+0xba>
 8005c72:	bf00      	nop
 8005c74:	20000014 	.word	0x20000014
 8005c78:	08006b24 	.word	0x08006b24
 8005c7c:	08006b44 	.word	0x08006b44
 8005c80:	08006b04 	.word	0x08006b04

08005c84 <__sflush_r>:
 8005c84:	898a      	ldrh	r2, [r1, #12]
 8005c86:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005c8a:	4605      	mov	r5, r0
 8005c8c:	0710      	lsls	r0, r2, #28
 8005c8e:	460c      	mov	r4, r1
 8005c90:	d45a      	bmi.n	8005d48 <__sflush_r+0xc4>
 8005c92:	684b      	ldr	r3, [r1, #4]
 8005c94:	2b00      	cmp	r3, #0
 8005c96:	dc05      	bgt.n	8005ca4 <__sflush_r+0x20>
 8005c98:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8005c9a:	2b00      	cmp	r3, #0
 8005c9c:	dc02      	bgt.n	8005ca4 <__sflush_r+0x20>
 8005c9e:	2000      	movs	r0, #0
 8005ca0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005ca4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8005ca6:	2e00      	cmp	r6, #0
 8005ca8:	d0f9      	beq.n	8005c9e <__sflush_r+0x1a>
 8005caa:	2300      	movs	r3, #0
 8005cac:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8005cb0:	682f      	ldr	r7, [r5, #0]
 8005cb2:	602b      	str	r3, [r5, #0]
 8005cb4:	d033      	beq.n	8005d1e <__sflush_r+0x9a>
 8005cb6:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8005cb8:	89a3      	ldrh	r3, [r4, #12]
 8005cba:	075a      	lsls	r2, r3, #29
 8005cbc:	d505      	bpl.n	8005cca <__sflush_r+0x46>
 8005cbe:	6863      	ldr	r3, [r4, #4]
 8005cc0:	1ac0      	subs	r0, r0, r3
 8005cc2:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8005cc4:	b10b      	cbz	r3, 8005cca <__sflush_r+0x46>
 8005cc6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8005cc8:	1ac0      	subs	r0, r0, r3
 8005cca:	2300      	movs	r3, #0
 8005ccc:	4602      	mov	r2, r0
 8005cce:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8005cd0:	6a21      	ldr	r1, [r4, #32]
 8005cd2:	4628      	mov	r0, r5
 8005cd4:	47b0      	blx	r6
 8005cd6:	1c43      	adds	r3, r0, #1
 8005cd8:	89a3      	ldrh	r3, [r4, #12]
 8005cda:	d106      	bne.n	8005cea <__sflush_r+0x66>
 8005cdc:	6829      	ldr	r1, [r5, #0]
 8005cde:	291d      	cmp	r1, #29
 8005ce0:	d84b      	bhi.n	8005d7a <__sflush_r+0xf6>
 8005ce2:	4a2b      	ldr	r2, [pc, #172]	; (8005d90 <__sflush_r+0x10c>)
 8005ce4:	40ca      	lsrs	r2, r1
 8005ce6:	07d6      	lsls	r6, r2, #31
 8005ce8:	d547      	bpl.n	8005d7a <__sflush_r+0xf6>
 8005cea:	2200      	movs	r2, #0
 8005cec:	6062      	str	r2, [r4, #4]
 8005cee:	04d9      	lsls	r1, r3, #19
 8005cf0:	6922      	ldr	r2, [r4, #16]
 8005cf2:	6022      	str	r2, [r4, #0]
 8005cf4:	d504      	bpl.n	8005d00 <__sflush_r+0x7c>
 8005cf6:	1c42      	adds	r2, r0, #1
 8005cf8:	d101      	bne.n	8005cfe <__sflush_r+0x7a>
 8005cfa:	682b      	ldr	r3, [r5, #0]
 8005cfc:	b903      	cbnz	r3, 8005d00 <__sflush_r+0x7c>
 8005cfe:	6560      	str	r0, [r4, #84]	; 0x54
 8005d00:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005d02:	602f      	str	r7, [r5, #0]
 8005d04:	2900      	cmp	r1, #0
 8005d06:	d0ca      	beq.n	8005c9e <__sflush_r+0x1a>
 8005d08:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005d0c:	4299      	cmp	r1, r3
 8005d0e:	d002      	beq.n	8005d16 <__sflush_r+0x92>
 8005d10:	4628      	mov	r0, r5
 8005d12:	f000 f99f 	bl	8006054 <_free_r>
 8005d16:	2000      	movs	r0, #0
 8005d18:	6360      	str	r0, [r4, #52]	; 0x34
 8005d1a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005d1e:	6a21      	ldr	r1, [r4, #32]
 8005d20:	2301      	movs	r3, #1
 8005d22:	4628      	mov	r0, r5
 8005d24:	47b0      	blx	r6
 8005d26:	1c41      	adds	r1, r0, #1
 8005d28:	d1c6      	bne.n	8005cb8 <__sflush_r+0x34>
 8005d2a:	682b      	ldr	r3, [r5, #0]
 8005d2c:	2b00      	cmp	r3, #0
 8005d2e:	d0c3      	beq.n	8005cb8 <__sflush_r+0x34>
 8005d30:	2b1d      	cmp	r3, #29
 8005d32:	d001      	beq.n	8005d38 <__sflush_r+0xb4>
 8005d34:	2b16      	cmp	r3, #22
 8005d36:	d101      	bne.n	8005d3c <__sflush_r+0xb8>
 8005d38:	602f      	str	r7, [r5, #0]
 8005d3a:	e7b0      	b.n	8005c9e <__sflush_r+0x1a>
 8005d3c:	89a3      	ldrh	r3, [r4, #12]
 8005d3e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005d42:	81a3      	strh	r3, [r4, #12]
 8005d44:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005d48:	690f      	ldr	r7, [r1, #16]
 8005d4a:	2f00      	cmp	r7, #0
 8005d4c:	d0a7      	beq.n	8005c9e <__sflush_r+0x1a>
 8005d4e:	0793      	lsls	r3, r2, #30
 8005d50:	680e      	ldr	r6, [r1, #0]
 8005d52:	bf08      	it	eq
 8005d54:	694b      	ldreq	r3, [r1, #20]
 8005d56:	600f      	str	r7, [r1, #0]
 8005d58:	bf18      	it	ne
 8005d5a:	2300      	movne	r3, #0
 8005d5c:	eba6 0807 	sub.w	r8, r6, r7
 8005d60:	608b      	str	r3, [r1, #8]
 8005d62:	f1b8 0f00 	cmp.w	r8, #0
 8005d66:	dd9a      	ble.n	8005c9e <__sflush_r+0x1a>
 8005d68:	4643      	mov	r3, r8
 8005d6a:	463a      	mov	r2, r7
 8005d6c:	6a21      	ldr	r1, [r4, #32]
 8005d6e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8005d70:	4628      	mov	r0, r5
 8005d72:	47b0      	blx	r6
 8005d74:	2800      	cmp	r0, #0
 8005d76:	dc07      	bgt.n	8005d88 <__sflush_r+0x104>
 8005d78:	89a3      	ldrh	r3, [r4, #12]
 8005d7a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005d7e:	81a3      	strh	r3, [r4, #12]
 8005d80:	f04f 30ff 	mov.w	r0, #4294967295
 8005d84:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005d88:	4407      	add	r7, r0
 8005d8a:	eba8 0800 	sub.w	r8, r8, r0
 8005d8e:	e7e8      	b.n	8005d62 <__sflush_r+0xde>
 8005d90:	20400001 	.word	0x20400001

08005d94 <_fflush_r>:
 8005d94:	b538      	push	{r3, r4, r5, lr}
 8005d96:	690b      	ldr	r3, [r1, #16]
 8005d98:	4605      	mov	r5, r0
 8005d9a:	460c      	mov	r4, r1
 8005d9c:	b1db      	cbz	r3, 8005dd6 <_fflush_r+0x42>
 8005d9e:	b118      	cbz	r0, 8005da8 <_fflush_r+0x14>
 8005da0:	6983      	ldr	r3, [r0, #24]
 8005da2:	b90b      	cbnz	r3, 8005da8 <_fflush_r+0x14>
 8005da4:	f000 f860 	bl	8005e68 <__sinit>
 8005da8:	4b0c      	ldr	r3, [pc, #48]	; (8005ddc <_fflush_r+0x48>)
 8005daa:	429c      	cmp	r4, r3
 8005dac:	d109      	bne.n	8005dc2 <_fflush_r+0x2e>
 8005dae:	686c      	ldr	r4, [r5, #4]
 8005db0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005db4:	b17b      	cbz	r3, 8005dd6 <_fflush_r+0x42>
 8005db6:	4621      	mov	r1, r4
 8005db8:	4628      	mov	r0, r5
 8005dba:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005dbe:	f7ff bf61 	b.w	8005c84 <__sflush_r>
 8005dc2:	4b07      	ldr	r3, [pc, #28]	; (8005de0 <_fflush_r+0x4c>)
 8005dc4:	429c      	cmp	r4, r3
 8005dc6:	d101      	bne.n	8005dcc <_fflush_r+0x38>
 8005dc8:	68ac      	ldr	r4, [r5, #8]
 8005dca:	e7f1      	b.n	8005db0 <_fflush_r+0x1c>
 8005dcc:	4b05      	ldr	r3, [pc, #20]	; (8005de4 <_fflush_r+0x50>)
 8005dce:	429c      	cmp	r4, r3
 8005dd0:	bf08      	it	eq
 8005dd2:	68ec      	ldreq	r4, [r5, #12]
 8005dd4:	e7ec      	b.n	8005db0 <_fflush_r+0x1c>
 8005dd6:	2000      	movs	r0, #0
 8005dd8:	bd38      	pop	{r3, r4, r5, pc}
 8005dda:	bf00      	nop
 8005ddc:	08006b24 	.word	0x08006b24
 8005de0:	08006b44 	.word	0x08006b44
 8005de4:	08006b04 	.word	0x08006b04

08005de8 <_cleanup_r>:
 8005de8:	4901      	ldr	r1, [pc, #4]	; (8005df0 <_cleanup_r+0x8>)
 8005dea:	f000 b8a9 	b.w	8005f40 <_fwalk_reent>
 8005dee:	bf00      	nop
 8005df0:	08005d95 	.word	0x08005d95

08005df4 <std.isra.0>:
 8005df4:	2300      	movs	r3, #0
 8005df6:	b510      	push	{r4, lr}
 8005df8:	4604      	mov	r4, r0
 8005dfa:	6003      	str	r3, [r0, #0]
 8005dfc:	6043      	str	r3, [r0, #4]
 8005dfe:	6083      	str	r3, [r0, #8]
 8005e00:	8181      	strh	r1, [r0, #12]
 8005e02:	6643      	str	r3, [r0, #100]	; 0x64
 8005e04:	81c2      	strh	r2, [r0, #14]
 8005e06:	6103      	str	r3, [r0, #16]
 8005e08:	6143      	str	r3, [r0, #20]
 8005e0a:	6183      	str	r3, [r0, #24]
 8005e0c:	4619      	mov	r1, r3
 8005e0e:	2208      	movs	r2, #8
 8005e10:	305c      	adds	r0, #92	; 0x5c
 8005e12:	f000 f917 	bl	8006044 <memset>
 8005e16:	4b05      	ldr	r3, [pc, #20]	; (8005e2c <std.isra.0+0x38>)
 8005e18:	6263      	str	r3, [r4, #36]	; 0x24
 8005e1a:	4b05      	ldr	r3, [pc, #20]	; (8005e30 <std.isra.0+0x3c>)
 8005e1c:	62a3      	str	r3, [r4, #40]	; 0x28
 8005e1e:	4b05      	ldr	r3, [pc, #20]	; (8005e34 <std.isra.0+0x40>)
 8005e20:	62e3      	str	r3, [r4, #44]	; 0x2c
 8005e22:	4b05      	ldr	r3, [pc, #20]	; (8005e38 <std.isra.0+0x44>)
 8005e24:	6224      	str	r4, [r4, #32]
 8005e26:	6323      	str	r3, [r4, #48]	; 0x30
 8005e28:	bd10      	pop	{r4, pc}
 8005e2a:	bf00      	nop
 8005e2c:	08006779 	.word	0x08006779
 8005e30:	0800679b 	.word	0x0800679b
 8005e34:	080067d3 	.word	0x080067d3
 8005e38:	080067f7 	.word	0x080067f7

08005e3c <__sfmoreglue>:
 8005e3c:	b570      	push	{r4, r5, r6, lr}
 8005e3e:	1e4a      	subs	r2, r1, #1
 8005e40:	2568      	movs	r5, #104	; 0x68
 8005e42:	4355      	muls	r5, r2
 8005e44:	460e      	mov	r6, r1
 8005e46:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8005e4a:	f000 f951 	bl	80060f0 <_malloc_r>
 8005e4e:	4604      	mov	r4, r0
 8005e50:	b140      	cbz	r0, 8005e64 <__sfmoreglue+0x28>
 8005e52:	2100      	movs	r1, #0
 8005e54:	e880 0042 	stmia.w	r0, {r1, r6}
 8005e58:	300c      	adds	r0, #12
 8005e5a:	60a0      	str	r0, [r4, #8]
 8005e5c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8005e60:	f000 f8f0 	bl	8006044 <memset>
 8005e64:	4620      	mov	r0, r4
 8005e66:	bd70      	pop	{r4, r5, r6, pc}

08005e68 <__sinit>:
 8005e68:	6983      	ldr	r3, [r0, #24]
 8005e6a:	b510      	push	{r4, lr}
 8005e6c:	4604      	mov	r4, r0
 8005e6e:	bb33      	cbnz	r3, 8005ebe <__sinit+0x56>
 8005e70:	6483      	str	r3, [r0, #72]	; 0x48
 8005e72:	64c3      	str	r3, [r0, #76]	; 0x4c
 8005e74:	6503      	str	r3, [r0, #80]	; 0x50
 8005e76:	4b12      	ldr	r3, [pc, #72]	; (8005ec0 <__sinit+0x58>)
 8005e78:	4a12      	ldr	r2, [pc, #72]	; (8005ec4 <__sinit+0x5c>)
 8005e7a:	681b      	ldr	r3, [r3, #0]
 8005e7c:	6282      	str	r2, [r0, #40]	; 0x28
 8005e7e:	4298      	cmp	r0, r3
 8005e80:	bf04      	itt	eq
 8005e82:	2301      	moveq	r3, #1
 8005e84:	6183      	streq	r3, [r0, #24]
 8005e86:	f000 f81f 	bl	8005ec8 <__sfp>
 8005e8a:	6060      	str	r0, [r4, #4]
 8005e8c:	4620      	mov	r0, r4
 8005e8e:	f000 f81b 	bl	8005ec8 <__sfp>
 8005e92:	60a0      	str	r0, [r4, #8]
 8005e94:	4620      	mov	r0, r4
 8005e96:	f000 f817 	bl	8005ec8 <__sfp>
 8005e9a:	2200      	movs	r2, #0
 8005e9c:	60e0      	str	r0, [r4, #12]
 8005e9e:	2104      	movs	r1, #4
 8005ea0:	6860      	ldr	r0, [r4, #4]
 8005ea2:	f7ff ffa7 	bl	8005df4 <std.isra.0>
 8005ea6:	2201      	movs	r2, #1
 8005ea8:	2109      	movs	r1, #9
 8005eaa:	68a0      	ldr	r0, [r4, #8]
 8005eac:	f7ff ffa2 	bl	8005df4 <std.isra.0>
 8005eb0:	2202      	movs	r2, #2
 8005eb2:	2112      	movs	r1, #18
 8005eb4:	68e0      	ldr	r0, [r4, #12]
 8005eb6:	f7ff ff9d 	bl	8005df4 <std.isra.0>
 8005eba:	2301      	movs	r3, #1
 8005ebc:	61a3      	str	r3, [r4, #24]
 8005ebe:	bd10      	pop	{r4, pc}
 8005ec0:	08006b64 	.word	0x08006b64
 8005ec4:	08005de9 	.word	0x08005de9

08005ec8 <__sfp>:
 8005ec8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005eca:	4b1c      	ldr	r3, [pc, #112]	; (8005f3c <__sfp+0x74>)
 8005ecc:	681e      	ldr	r6, [r3, #0]
 8005ece:	69b3      	ldr	r3, [r6, #24]
 8005ed0:	4607      	mov	r7, r0
 8005ed2:	b913      	cbnz	r3, 8005eda <__sfp+0x12>
 8005ed4:	4630      	mov	r0, r6
 8005ed6:	f7ff ffc7 	bl	8005e68 <__sinit>
 8005eda:	3648      	adds	r6, #72	; 0x48
 8005edc:	68b4      	ldr	r4, [r6, #8]
 8005ede:	6873      	ldr	r3, [r6, #4]
 8005ee0:	3b01      	subs	r3, #1
 8005ee2:	d503      	bpl.n	8005eec <__sfp+0x24>
 8005ee4:	6833      	ldr	r3, [r6, #0]
 8005ee6:	b133      	cbz	r3, 8005ef6 <__sfp+0x2e>
 8005ee8:	6836      	ldr	r6, [r6, #0]
 8005eea:	e7f7      	b.n	8005edc <__sfp+0x14>
 8005eec:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8005ef0:	b16d      	cbz	r5, 8005f0e <__sfp+0x46>
 8005ef2:	3468      	adds	r4, #104	; 0x68
 8005ef4:	e7f4      	b.n	8005ee0 <__sfp+0x18>
 8005ef6:	2104      	movs	r1, #4
 8005ef8:	4638      	mov	r0, r7
 8005efa:	f7ff ff9f 	bl	8005e3c <__sfmoreglue>
 8005efe:	6030      	str	r0, [r6, #0]
 8005f00:	2800      	cmp	r0, #0
 8005f02:	d1f1      	bne.n	8005ee8 <__sfp+0x20>
 8005f04:	230c      	movs	r3, #12
 8005f06:	603b      	str	r3, [r7, #0]
 8005f08:	4604      	mov	r4, r0
 8005f0a:	4620      	mov	r0, r4
 8005f0c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005f0e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8005f12:	81e3      	strh	r3, [r4, #14]
 8005f14:	2301      	movs	r3, #1
 8005f16:	81a3      	strh	r3, [r4, #12]
 8005f18:	6665      	str	r5, [r4, #100]	; 0x64
 8005f1a:	6025      	str	r5, [r4, #0]
 8005f1c:	60a5      	str	r5, [r4, #8]
 8005f1e:	6065      	str	r5, [r4, #4]
 8005f20:	6125      	str	r5, [r4, #16]
 8005f22:	6165      	str	r5, [r4, #20]
 8005f24:	61a5      	str	r5, [r4, #24]
 8005f26:	2208      	movs	r2, #8
 8005f28:	4629      	mov	r1, r5
 8005f2a:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8005f2e:	f000 f889 	bl	8006044 <memset>
 8005f32:	6365      	str	r5, [r4, #52]	; 0x34
 8005f34:	63a5      	str	r5, [r4, #56]	; 0x38
 8005f36:	64a5      	str	r5, [r4, #72]	; 0x48
 8005f38:	64e5      	str	r5, [r4, #76]	; 0x4c
 8005f3a:	e7e6      	b.n	8005f0a <__sfp+0x42>
 8005f3c:	08006b64 	.word	0x08006b64

08005f40 <_fwalk_reent>:
 8005f40:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005f44:	4680      	mov	r8, r0
 8005f46:	4689      	mov	r9, r1
 8005f48:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8005f4c:	2600      	movs	r6, #0
 8005f4e:	b914      	cbnz	r4, 8005f56 <_fwalk_reent+0x16>
 8005f50:	4630      	mov	r0, r6
 8005f52:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005f56:	68a5      	ldr	r5, [r4, #8]
 8005f58:	6867      	ldr	r7, [r4, #4]
 8005f5a:	3f01      	subs	r7, #1
 8005f5c:	d501      	bpl.n	8005f62 <_fwalk_reent+0x22>
 8005f5e:	6824      	ldr	r4, [r4, #0]
 8005f60:	e7f5      	b.n	8005f4e <_fwalk_reent+0xe>
 8005f62:	89ab      	ldrh	r3, [r5, #12]
 8005f64:	2b01      	cmp	r3, #1
 8005f66:	d907      	bls.n	8005f78 <_fwalk_reent+0x38>
 8005f68:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005f6c:	3301      	adds	r3, #1
 8005f6e:	d003      	beq.n	8005f78 <_fwalk_reent+0x38>
 8005f70:	4629      	mov	r1, r5
 8005f72:	4640      	mov	r0, r8
 8005f74:	47c8      	blx	r9
 8005f76:	4306      	orrs	r6, r0
 8005f78:	3568      	adds	r5, #104	; 0x68
 8005f7a:	e7ee      	b.n	8005f5a <_fwalk_reent+0x1a>

08005f7c <__swhatbuf_r>:
 8005f7c:	b570      	push	{r4, r5, r6, lr}
 8005f7e:	460e      	mov	r6, r1
 8005f80:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005f84:	2900      	cmp	r1, #0
 8005f86:	b090      	sub	sp, #64	; 0x40
 8005f88:	4614      	mov	r4, r2
 8005f8a:	461d      	mov	r5, r3
 8005f8c:	da07      	bge.n	8005f9e <__swhatbuf_r+0x22>
 8005f8e:	2300      	movs	r3, #0
 8005f90:	602b      	str	r3, [r5, #0]
 8005f92:	89b3      	ldrh	r3, [r6, #12]
 8005f94:	061a      	lsls	r2, r3, #24
 8005f96:	d410      	bmi.n	8005fba <__swhatbuf_r+0x3e>
 8005f98:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005f9c:	e00e      	b.n	8005fbc <__swhatbuf_r+0x40>
 8005f9e:	aa01      	add	r2, sp, #4
 8005fa0:	f000 fc50 	bl	8006844 <_fstat_r>
 8005fa4:	2800      	cmp	r0, #0
 8005fa6:	dbf2      	blt.n	8005f8e <__swhatbuf_r+0x12>
 8005fa8:	9a02      	ldr	r2, [sp, #8]
 8005faa:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8005fae:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8005fb2:	425a      	negs	r2, r3
 8005fb4:	415a      	adcs	r2, r3
 8005fb6:	602a      	str	r2, [r5, #0]
 8005fb8:	e7ee      	b.n	8005f98 <__swhatbuf_r+0x1c>
 8005fba:	2340      	movs	r3, #64	; 0x40
 8005fbc:	2000      	movs	r0, #0
 8005fbe:	6023      	str	r3, [r4, #0]
 8005fc0:	b010      	add	sp, #64	; 0x40
 8005fc2:	bd70      	pop	{r4, r5, r6, pc}

08005fc4 <__smakebuf_r>:
 8005fc4:	898b      	ldrh	r3, [r1, #12]
 8005fc6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8005fc8:	079d      	lsls	r5, r3, #30
 8005fca:	4606      	mov	r6, r0
 8005fcc:	460c      	mov	r4, r1
 8005fce:	d507      	bpl.n	8005fe0 <__smakebuf_r+0x1c>
 8005fd0:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8005fd4:	6023      	str	r3, [r4, #0]
 8005fd6:	6123      	str	r3, [r4, #16]
 8005fd8:	2301      	movs	r3, #1
 8005fda:	6163      	str	r3, [r4, #20]
 8005fdc:	b002      	add	sp, #8
 8005fde:	bd70      	pop	{r4, r5, r6, pc}
 8005fe0:	ab01      	add	r3, sp, #4
 8005fe2:	466a      	mov	r2, sp
 8005fe4:	f7ff ffca 	bl	8005f7c <__swhatbuf_r>
 8005fe8:	9900      	ldr	r1, [sp, #0]
 8005fea:	4605      	mov	r5, r0
 8005fec:	4630      	mov	r0, r6
 8005fee:	f000 f87f 	bl	80060f0 <_malloc_r>
 8005ff2:	b948      	cbnz	r0, 8006008 <__smakebuf_r+0x44>
 8005ff4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005ff8:	059a      	lsls	r2, r3, #22
 8005ffa:	d4ef      	bmi.n	8005fdc <__smakebuf_r+0x18>
 8005ffc:	f023 0303 	bic.w	r3, r3, #3
 8006000:	f043 0302 	orr.w	r3, r3, #2
 8006004:	81a3      	strh	r3, [r4, #12]
 8006006:	e7e3      	b.n	8005fd0 <__smakebuf_r+0xc>
 8006008:	4b0d      	ldr	r3, [pc, #52]	; (8006040 <__smakebuf_r+0x7c>)
 800600a:	62b3      	str	r3, [r6, #40]	; 0x28
 800600c:	89a3      	ldrh	r3, [r4, #12]
 800600e:	6020      	str	r0, [r4, #0]
 8006010:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006014:	81a3      	strh	r3, [r4, #12]
 8006016:	9b00      	ldr	r3, [sp, #0]
 8006018:	6163      	str	r3, [r4, #20]
 800601a:	9b01      	ldr	r3, [sp, #4]
 800601c:	6120      	str	r0, [r4, #16]
 800601e:	b15b      	cbz	r3, 8006038 <__smakebuf_r+0x74>
 8006020:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006024:	4630      	mov	r0, r6
 8006026:	f000 fc1f 	bl	8006868 <_isatty_r>
 800602a:	b128      	cbz	r0, 8006038 <__smakebuf_r+0x74>
 800602c:	89a3      	ldrh	r3, [r4, #12]
 800602e:	f023 0303 	bic.w	r3, r3, #3
 8006032:	f043 0301 	orr.w	r3, r3, #1
 8006036:	81a3      	strh	r3, [r4, #12]
 8006038:	89a3      	ldrh	r3, [r4, #12]
 800603a:	431d      	orrs	r5, r3
 800603c:	81a5      	strh	r5, [r4, #12]
 800603e:	e7cd      	b.n	8005fdc <__smakebuf_r+0x18>
 8006040:	08005de9 	.word	0x08005de9

08006044 <memset>:
 8006044:	4402      	add	r2, r0
 8006046:	4603      	mov	r3, r0
 8006048:	4293      	cmp	r3, r2
 800604a:	d100      	bne.n	800604e <memset+0xa>
 800604c:	4770      	bx	lr
 800604e:	f803 1b01 	strb.w	r1, [r3], #1
 8006052:	e7f9      	b.n	8006048 <memset+0x4>

08006054 <_free_r>:
 8006054:	b538      	push	{r3, r4, r5, lr}
 8006056:	4605      	mov	r5, r0
 8006058:	2900      	cmp	r1, #0
 800605a:	d045      	beq.n	80060e8 <_free_r+0x94>
 800605c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006060:	1f0c      	subs	r4, r1, #4
 8006062:	2b00      	cmp	r3, #0
 8006064:	bfb8      	it	lt
 8006066:	18e4      	addlt	r4, r4, r3
 8006068:	f000 fc20 	bl	80068ac <__malloc_lock>
 800606c:	4a1f      	ldr	r2, [pc, #124]	; (80060ec <_free_r+0x98>)
 800606e:	6813      	ldr	r3, [r2, #0]
 8006070:	4610      	mov	r0, r2
 8006072:	b933      	cbnz	r3, 8006082 <_free_r+0x2e>
 8006074:	6063      	str	r3, [r4, #4]
 8006076:	6014      	str	r4, [r2, #0]
 8006078:	4628      	mov	r0, r5
 800607a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800607e:	f000 bc16 	b.w	80068ae <__malloc_unlock>
 8006082:	42a3      	cmp	r3, r4
 8006084:	d90c      	bls.n	80060a0 <_free_r+0x4c>
 8006086:	6821      	ldr	r1, [r4, #0]
 8006088:	1862      	adds	r2, r4, r1
 800608a:	4293      	cmp	r3, r2
 800608c:	bf04      	itt	eq
 800608e:	681a      	ldreq	r2, [r3, #0]
 8006090:	685b      	ldreq	r3, [r3, #4]
 8006092:	6063      	str	r3, [r4, #4]
 8006094:	bf04      	itt	eq
 8006096:	1852      	addeq	r2, r2, r1
 8006098:	6022      	streq	r2, [r4, #0]
 800609a:	6004      	str	r4, [r0, #0]
 800609c:	e7ec      	b.n	8006078 <_free_r+0x24>
 800609e:	4613      	mov	r3, r2
 80060a0:	685a      	ldr	r2, [r3, #4]
 80060a2:	b10a      	cbz	r2, 80060a8 <_free_r+0x54>
 80060a4:	42a2      	cmp	r2, r4
 80060a6:	d9fa      	bls.n	800609e <_free_r+0x4a>
 80060a8:	6819      	ldr	r1, [r3, #0]
 80060aa:	1858      	adds	r0, r3, r1
 80060ac:	42a0      	cmp	r0, r4
 80060ae:	d10b      	bne.n	80060c8 <_free_r+0x74>
 80060b0:	6820      	ldr	r0, [r4, #0]
 80060b2:	4401      	add	r1, r0
 80060b4:	1858      	adds	r0, r3, r1
 80060b6:	4282      	cmp	r2, r0
 80060b8:	6019      	str	r1, [r3, #0]
 80060ba:	d1dd      	bne.n	8006078 <_free_r+0x24>
 80060bc:	6810      	ldr	r0, [r2, #0]
 80060be:	6852      	ldr	r2, [r2, #4]
 80060c0:	605a      	str	r2, [r3, #4]
 80060c2:	4401      	add	r1, r0
 80060c4:	6019      	str	r1, [r3, #0]
 80060c6:	e7d7      	b.n	8006078 <_free_r+0x24>
 80060c8:	d902      	bls.n	80060d0 <_free_r+0x7c>
 80060ca:	230c      	movs	r3, #12
 80060cc:	602b      	str	r3, [r5, #0]
 80060ce:	e7d3      	b.n	8006078 <_free_r+0x24>
 80060d0:	6820      	ldr	r0, [r4, #0]
 80060d2:	1821      	adds	r1, r4, r0
 80060d4:	428a      	cmp	r2, r1
 80060d6:	bf04      	itt	eq
 80060d8:	6811      	ldreq	r1, [r2, #0]
 80060da:	6852      	ldreq	r2, [r2, #4]
 80060dc:	6062      	str	r2, [r4, #4]
 80060de:	bf04      	itt	eq
 80060e0:	1809      	addeq	r1, r1, r0
 80060e2:	6021      	streq	r1, [r4, #0]
 80060e4:	605c      	str	r4, [r3, #4]
 80060e6:	e7c7      	b.n	8006078 <_free_r+0x24>
 80060e8:	bd38      	pop	{r3, r4, r5, pc}
 80060ea:	bf00      	nop
 80060ec:	200000d8 	.word	0x200000d8

080060f0 <_malloc_r>:
 80060f0:	b570      	push	{r4, r5, r6, lr}
 80060f2:	1ccd      	adds	r5, r1, #3
 80060f4:	f025 0503 	bic.w	r5, r5, #3
 80060f8:	3508      	adds	r5, #8
 80060fa:	2d0c      	cmp	r5, #12
 80060fc:	bf38      	it	cc
 80060fe:	250c      	movcc	r5, #12
 8006100:	2d00      	cmp	r5, #0
 8006102:	4606      	mov	r6, r0
 8006104:	db01      	blt.n	800610a <_malloc_r+0x1a>
 8006106:	42a9      	cmp	r1, r5
 8006108:	d903      	bls.n	8006112 <_malloc_r+0x22>
 800610a:	230c      	movs	r3, #12
 800610c:	6033      	str	r3, [r6, #0]
 800610e:	2000      	movs	r0, #0
 8006110:	bd70      	pop	{r4, r5, r6, pc}
 8006112:	f000 fbcb 	bl	80068ac <__malloc_lock>
 8006116:	4a23      	ldr	r2, [pc, #140]	; (80061a4 <_malloc_r+0xb4>)
 8006118:	6814      	ldr	r4, [r2, #0]
 800611a:	4621      	mov	r1, r4
 800611c:	b991      	cbnz	r1, 8006144 <_malloc_r+0x54>
 800611e:	4c22      	ldr	r4, [pc, #136]	; (80061a8 <_malloc_r+0xb8>)
 8006120:	6823      	ldr	r3, [r4, #0]
 8006122:	b91b      	cbnz	r3, 800612c <_malloc_r+0x3c>
 8006124:	4630      	mov	r0, r6
 8006126:	f000 fb17 	bl	8006758 <_sbrk_r>
 800612a:	6020      	str	r0, [r4, #0]
 800612c:	4629      	mov	r1, r5
 800612e:	4630      	mov	r0, r6
 8006130:	f000 fb12 	bl	8006758 <_sbrk_r>
 8006134:	1c43      	adds	r3, r0, #1
 8006136:	d126      	bne.n	8006186 <_malloc_r+0x96>
 8006138:	230c      	movs	r3, #12
 800613a:	6033      	str	r3, [r6, #0]
 800613c:	4630      	mov	r0, r6
 800613e:	f000 fbb6 	bl	80068ae <__malloc_unlock>
 8006142:	e7e4      	b.n	800610e <_malloc_r+0x1e>
 8006144:	680b      	ldr	r3, [r1, #0]
 8006146:	1b5b      	subs	r3, r3, r5
 8006148:	d41a      	bmi.n	8006180 <_malloc_r+0x90>
 800614a:	2b0b      	cmp	r3, #11
 800614c:	d90f      	bls.n	800616e <_malloc_r+0x7e>
 800614e:	600b      	str	r3, [r1, #0]
 8006150:	50cd      	str	r5, [r1, r3]
 8006152:	18cc      	adds	r4, r1, r3
 8006154:	4630      	mov	r0, r6
 8006156:	f000 fbaa 	bl	80068ae <__malloc_unlock>
 800615a:	f104 000b 	add.w	r0, r4, #11
 800615e:	1d23      	adds	r3, r4, #4
 8006160:	f020 0007 	bic.w	r0, r0, #7
 8006164:	1ac3      	subs	r3, r0, r3
 8006166:	d01b      	beq.n	80061a0 <_malloc_r+0xb0>
 8006168:	425a      	negs	r2, r3
 800616a:	50e2      	str	r2, [r4, r3]
 800616c:	bd70      	pop	{r4, r5, r6, pc}
 800616e:	428c      	cmp	r4, r1
 8006170:	bf0d      	iteet	eq
 8006172:	6863      	ldreq	r3, [r4, #4]
 8006174:	684b      	ldrne	r3, [r1, #4]
 8006176:	6063      	strne	r3, [r4, #4]
 8006178:	6013      	streq	r3, [r2, #0]
 800617a:	bf18      	it	ne
 800617c:	460c      	movne	r4, r1
 800617e:	e7e9      	b.n	8006154 <_malloc_r+0x64>
 8006180:	460c      	mov	r4, r1
 8006182:	6849      	ldr	r1, [r1, #4]
 8006184:	e7ca      	b.n	800611c <_malloc_r+0x2c>
 8006186:	1cc4      	adds	r4, r0, #3
 8006188:	f024 0403 	bic.w	r4, r4, #3
 800618c:	42a0      	cmp	r0, r4
 800618e:	d005      	beq.n	800619c <_malloc_r+0xac>
 8006190:	1a21      	subs	r1, r4, r0
 8006192:	4630      	mov	r0, r6
 8006194:	f000 fae0 	bl	8006758 <_sbrk_r>
 8006198:	3001      	adds	r0, #1
 800619a:	d0cd      	beq.n	8006138 <_malloc_r+0x48>
 800619c:	6025      	str	r5, [r4, #0]
 800619e:	e7d9      	b.n	8006154 <_malloc_r+0x64>
 80061a0:	bd70      	pop	{r4, r5, r6, pc}
 80061a2:	bf00      	nop
 80061a4:	200000d8 	.word	0x200000d8
 80061a8:	200000dc 	.word	0x200000dc

080061ac <__sfputc_r>:
 80061ac:	6893      	ldr	r3, [r2, #8]
 80061ae:	3b01      	subs	r3, #1
 80061b0:	2b00      	cmp	r3, #0
 80061b2:	b410      	push	{r4}
 80061b4:	6093      	str	r3, [r2, #8]
 80061b6:	da09      	bge.n	80061cc <__sfputc_r+0x20>
 80061b8:	6994      	ldr	r4, [r2, #24]
 80061ba:	42a3      	cmp	r3, r4
 80061bc:	db02      	blt.n	80061c4 <__sfputc_r+0x18>
 80061be:	b2cb      	uxtb	r3, r1
 80061c0:	2b0a      	cmp	r3, #10
 80061c2:	d103      	bne.n	80061cc <__sfputc_r+0x20>
 80061c4:	f85d 4b04 	ldr.w	r4, [sp], #4
 80061c8:	f7ff bc9c 	b.w	8005b04 <__swbuf_r>
 80061cc:	6813      	ldr	r3, [r2, #0]
 80061ce:	1c58      	adds	r0, r3, #1
 80061d0:	6010      	str	r0, [r2, #0]
 80061d2:	7019      	strb	r1, [r3, #0]
 80061d4:	b2c8      	uxtb	r0, r1
 80061d6:	f85d 4b04 	ldr.w	r4, [sp], #4
 80061da:	4770      	bx	lr

080061dc <__sfputs_r>:
 80061dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80061de:	4606      	mov	r6, r0
 80061e0:	460f      	mov	r7, r1
 80061e2:	4614      	mov	r4, r2
 80061e4:	18d5      	adds	r5, r2, r3
 80061e6:	42ac      	cmp	r4, r5
 80061e8:	d101      	bne.n	80061ee <__sfputs_r+0x12>
 80061ea:	2000      	movs	r0, #0
 80061ec:	e007      	b.n	80061fe <__sfputs_r+0x22>
 80061ee:	463a      	mov	r2, r7
 80061f0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80061f4:	4630      	mov	r0, r6
 80061f6:	f7ff ffd9 	bl	80061ac <__sfputc_r>
 80061fa:	1c43      	adds	r3, r0, #1
 80061fc:	d1f3      	bne.n	80061e6 <__sfputs_r+0xa>
 80061fe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08006200 <_vfiprintf_r>:
 8006200:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006204:	b09d      	sub	sp, #116	; 0x74
 8006206:	460c      	mov	r4, r1
 8006208:	4617      	mov	r7, r2
 800620a:	9303      	str	r3, [sp, #12]
 800620c:	4606      	mov	r6, r0
 800620e:	b118      	cbz	r0, 8006218 <_vfiprintf_r+0x18>
 8006210:	6983      	ldr	r3, [r0, #24]
 8006212:	b90b      	cbnz	r3, 8006218 <_vfiprintf_r+0x18>
 8006214:	f7ff fe28 	bl	8005e68 <__sinit>
 8006218:	4b7c      	ldr	r3, [pc, #496]	; (800640c <_vfiprintf_r+0x20c>)
 800621a:	429c      	cmp	r4, r3
 800621c:	d157      	bne.n	80062ce <_vfiprintf_r+0xce>
 800621e:	6874      	ldr	r4, [r6, #4]
 8006220:	89a3      	ldrh	r3, [r4, #12]
 8006222:	0718      	lsls	r0, r3, #28
 8006224:	d55d      	bpl.n	80062e2 <_vfiprintf_r+0xe2>
 8006226:	6923      	ldr	r3, [r4, #16]
 8006228:	2b00      	cmp	r3, #0
 800622a:	d05a      	beq.n	80062e2 <_vfiprintf_r+0xe2>
 800622c:	2300      	movs	r3, #0
 800622e:	9309      	str	r3, [sp, #36]	; 0x24
 8006230:	2320      	movs	r3, #32
 8006232:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006236:	2330      	movs	r3, #48	; 0x30
 8006238:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800623c:	f04f 0b01 	mov.w	fp, #1
 8006240:	46b8      	mov	r8, r7
 8006242:	4645      	mov	r5, r8
 8006244:	f815 3b01 	ldrb.w	r3, [r5], #1
 8006248:	2b00      	cmp	r3, #0
 800624a:	d155      	bne.n	80062f8 <_vfiprintf_r+0xf8>
 800624c:	ebb8 0a07 	subs.w	sl, r8, r7
 8006250:	d00b      	beq.n	800626a <_vfiprintf_r+0x6a>
 8006252:	4653      	mov	r3, sl
 8006254:	463a      	mov	r2, r7
 8006256:	4621      	mov	r1, r4
 8006258:	4630      	mov	r0, r6
 800625a:	f7ff ffbf 	bl	80061dc <__sfputs_r>
 800625e:	3001      	adds	r0, #1
 8006260:	f000 80c4 	beq.w	80063ec <_vfiprintf_r+0x1ec>
 8006264:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006266:	4453      	add	r3, sl
 8006268:	9309      	str	r3, [sp, #36]	; 0x24
 800626a:	f898 3000 	ldrb.w	r3, [r8]
 800626e:	2b00      	cmp	r3, #0
 8006270:	f000 80bc 	beq.w	80063ec <_vfiprintf_r+0x1ec>
 8006274:	2300      	movs	r3, #0
 8006276:	f04f 32ff 	mov.w	r2, #4294967295
 800627a:	9304      	str	r3, [sp, #16]
 800627c:	9307      	str	r3, [sp, #28]
 800627e:	9205      	str	r2, [sp, #20]
 8006280:	9306      	str	r3, [sp, #24]
 8006282:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8006286:	931a      	str	r3, [sp, #104]	; 0x68
 8006288:	2205      	movs	r2, #5
 800628a:	7829      	ldrb	r1, [r5, #0]
 800628c:	4860      	ldr	r0, [pc, #384]	; (8006410 <_vfiprintf_r+0x210>)
 800628e:	f7f9 ff9f 	bl	80001d0 <memchr>
 8006292:	f105 0801 	add.w	r8, r5, #1
 8006296:	9b04      	ldr	r3, [sp, #16]
 8006298:	2800      	cmp	r0, #0
 800629a:	d131      	bne.n	8006300 <_vfiprintf_r+0x100>
 800629c:	06d9      	lsls	r1, r3, #27
 800629e:	bf44      	itt	mi
 80062a0:	2220      	movmi	r2, #32
 80062a2:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80062a6:	071a      	lsls	r2, r3, #28
 80062a8:	bf44      	itt	mi
 80062aa:	222b      	movmi	r2, #43	; 0x2b
 80062ac:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80062b0:	782a      	ldrb	r2, [r5, #0]
 80062b2:	2a2a      	cmp	r2, #42	; 0x2a
 80062b4:	d02c      	beq.n	8006310 <_vfiprintf_r+0x110>
 80062b6:	9a07      	ldr	r2, [sp, #28]
 80062b8:	2100      	movs	r1, #0
 80062ba:	200a      	movs	r0, #10
 80062bc:	46a8      	mov	r8, r5
 80062be:	3501      	adds	r5, #1
 80062c0:	f898 3000 	ldrb.w	r3, [r8]
 80062c4:	3b30      	subs	r3, #48	; 0x30
 80062c6:	2b09      	cmp	r3, #9
 80062c8:	d96d      	bls.n	80063a6 <_vfiprintf_r+0x1a6>
 80062ca:	b371      	cbz	r1, 800632a <_vfiprintf_r+0x12a>
 80062cc:	e026      	b.n	800631c <_vfiprintf_r+0x11c>
 80062ce:	4b51      	ldr	r3, [pc, #324]	; (8006414 <_vfiprintf_r+0x214>)
 80062d0:	429c      	cmp	r4, r3
 80062d2:	d101      	bne.n	80062d8 <_vfiprintf_r+0xd8>
 80062d4:	68b4      	ldr	r4, [r6, #8]
 80062d6:	e7a3      	b.n	8006220 <_vfiprintf_r+0x20>
 80062d8:	4b4f      	ldr	r3, [pc, #316]	; (8006418 <_vfiprintf_r+0x218>)
 80062da:	429c      	cmp	r4, r3
 80062dc:	bf08      	it	eq
 80062de:	68f4      	ldreq	r4, [r6, #12]
 80062e0:	e79e      	b.n	8006220 <_vfiprintf_r+0x20>
 80062e2:	4621      	mov	r1, r4
 80062e4:	4630      	mov	r0, r6
 80062e6:	f7ff fc5f 	bl	8005ba8 <__swsetup_r>
 80062ea:	2800      	cmp	r0, #0
 80062ec:	d09e      	beq.n	800622c <_vfiprintf_r+0x2c>
 80062ee:	f04f 30ff 	mov.w	r0, #4294967295
 80062f2:	b01d      	add	sp, #116	; 0x74
 80062f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80062f8:	2b25      	cmp	r3, #37	; 0x25
 80062fa:	d0a7      	beq.n	800624c <_vfiprintf_r+0x4c>
 80062fc:	46a8      	mov	r8, r5
 80062fe:	e7a0      	b.n	8006242 <_vfiprintf_r+0x42>
 8006300:	4a43      	ldr	r2, [pc, #268]	; (8006410 <_vfiprintf_r+0x210>)
 8006302:	1a80      	subs	r0, r0, r2
 8006304:	fa0b f000 	lsl.w	r0, fp, r0
 8006308:	4318      	orrs	r0, r3
 800630a:	9004      	str	r0, [sp, #16]
 800630c:	4645      	mov	r5, r8
 800630e:	e7bb      	b.n	8006288 <_vfiprintf_r+0x88>
 8006310:	9a03      	ldr	r2, [sp, #12]
 8006312:	1d11      	adds	r1, r2, #4
 8006314:	6812      	ldr	r2, [r2, #0]
 8006316:	9103      	str	r1, [sp, #12]
 8006318:	2a00      	cmp	r2, #0
 800631a:	db01      	blt.n	8006320 <_vfiprintf_r+0x120>
 800631c:	9207      	str	r2, [sp, #28]
 800631e:	e004      	b.n	800632a <_vfiprintf_r+0x12a>
 8006320:	4252      	negs	r2, r2
 8006322:	f043 0302 	orr.w	r3, r3, #2
 8006326:	9207      	str	r2, [sp, #28]
 8006328:	9304      	str	r3, [sp, #16]
 800632a:	f898 3000 	ldrb.w	r3, [r8]
 800632e:	2b2e      	cmp	r3, #46	; 0x2e
 8006330:	d110      	bne.n	8006354 <_vfiprintf_r+0x154>
 8006332:	f898 3001 	ldrb.w	r3, [r8, #1]
 8006336:	2b2a      	cmp	r3, #42	; 0x2a
 8006338:	f108 0101 	add.w	r1, r8, #1
 800633c:	d137      	bne.n	80063ae <_vfiprintf_r+0x1ae>
 800633e:	9b03      	ldr	r3, [sp, #12]
 8006340:	1d1a      	adds	r2, r3, #4
 8006342:	681b      	ldr	r3, [r3, #0]
 8006344:	9203      	str	r2, [sp, #12]
 8006346:	2b00      	cmp	r3, #0
 8006348:	bfb8      	it	lt
 800634a:	f04f 33ff 	movlt.w	r3, #4294967295
 800634e:	f108 0802 	add.w	r8, r8, #2
 8006352:	9305      	str	r3, [sp, #20]
 8006354:	4d31      	ldr	r5, [pc, #196]	; (800641c <_vfiprintf_r+0x21c>)
 8006356:	f898 1000 	ldrb.w	r1, [r8]
 800635a:	2203      	movs	r2, #3
 800635c:	4628      	mov	r0, r5
 800635e:	f7f9 ff37 	bl	80001d0 <memchr>
 8006362:	b140      	cbz	r0, 8006376 <_vfiprintf_r+0x176>
 8006364:	2340      	movs	r3, #64	; 0x40
 8006366:	1b40      	subs	r0, r0, r5
 8006368:	fa03 f000 	lsl.w	r0, r3, r0
 800636c:	9b04      	ldr	r3, [sp, #16]
 800636e:	4303      	orrs	r3, r0
 8006370:	9304      	str	r3, [sp, #16]
 8006372:	f108 0801 	add.w	r8, r8, #1
 8006376:	f898 1000 	ldrb.w	r1, [r8]
 800637a:	4829      	ldr	r0, [pc, #164]	; (8006420 <_vfiprintf_r+0x220>)
 800637c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006380:	2206      	movs	r2, #6
 8006382:	f108 0701 	add.w	r7, r8, #1
 8006386:	f7f9 ff23 	bl	80001d0 <memchr>
 800638a:	2800      	cmp	r0, #0
 800638c:	d034      	beq.n	80063f8 <_vfiprintf_r+0x1f8>
 800638e:	4b25      	ldr	r3, [pc, #148]	; (8006424 <_vfiprintf_r+0x224>)
 8006390:	bb03      	cbnz	r3, 80063d4 <_vfiprintf_r+0x1d4>
 8006392:	9b03      	ldr	r3, [sp, #12]
 8006394:	3307      	adds	r3, #7
 8006396:	f023 0307 	bic.w	r3, r3, #7
 800639a:	3308      	adds	r3, #8
 800639c:	9303      	str	r3, [sp, #12]
 800639e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80063a0:	444b      	add	r3, r9
 80063a2:	9309      	str	r3, [sp, #36]	; 0x24
 80063a4:	e74c      	b.n	8006240 <_vfiprintf_r+0x40>
 80063a6:	fb00 3202 	mla	r2, r0, r2, r3
 80063aa:	2101      	movs	r1, #1
 80063ac:	e786      	b.n	80062bc <_vfiprintf_r+0xbc>
 80063ae:	2300      	movs	r3, #0
 80063b0:	9305      	str	r3, [sp, #20]
 80063b2:	4618      	mov	r0, r3
 80063b4:	250a      	movs	r5, #10
 80063b6:	4688      	mov	r8, r1
 80063b8:	3101      	adds	r1, #1
 80063ba:	f898 2000 	ldrb.w	r2, [r8]
 80063be:	3a30      	subs	r2, #48	; 0x30
 80063c0:	2a09      	cmp	r2, #9
 80063c2:	d903      	bls.n	80063cc <_vfiprintf_r+0x1cc>
 80063c4:	2b00      	cmp	r3, #0
 80063c6:	d0c5      	beq.n	8006354 <_vfiprintf_r+0x154>
 80063c8:	9005      	str	r0, [sp, #20]
 80063ca:	e7c3      	b.n	8006354 <_vfiprintf_r+0x154>
 80063cc:	fb05 2000 	mla	r0, r5, r0, r2
 80063d0:	2301      	movs	r3, #1
 80063d2:	e7f0      	b.n	80063b6 <_vfiprintf_r+0x1b6>
 80063d4:	ab03      	add	r3, sp, #12
 80063d6:	9300      	str	r3, [sp, #0]
 80063d8:	4622      	mov	r2, r4
 80063da:	4b13      	ldr	r3, [pc, #76]	; (8006428 <_vfiprintf_r+0x228>)
 80063dc:	a904      	add	r1, sp, #16
 80063de:	4630      	mov	r0, r6
 80063e0:	f3af 8000 	nop.w
 80063e4:	f1b0 3fff 	cmp.w	r0, #4294967295
 80063e8:	4681      	mov	r9, r0
 80063ea:	d1d8      	bne.n	800639e <_vfiprintf_r+0x19e>
 80063ec:	89a3      	ldrh	r3, [r4, #12]
 80063ee:	065b      	lsls	r3, r3, #25
 80063f0:	f53f af7d 	bmi.w	80062ee <_vfiprintf_r+0xee>
 80063f4:	9809      	ldr	r0, [sp, #36]	; 0x24
 80063f6:	e77c      	b.n	80062f2 <_vfiprintf_r+0xf2>
 80063f8:	ab03      	add	r3, sp, #12
 80063fa:	9300      	str	r3, [sp, #0]
 80063fc:	4622      	mov	r2, r4
 80063fe:	4b0a      	ldr	r3, [pc, #40]	; (8006428 <_vfiprintf_r+0x228>)
 8006400:	a904      	add	r1, sp, #16
 8006402:	4630      	mov	r0, r6
 8006404:	f000 f888 	bl	8006518 <_printf_i>
 8006408:	e7ec      	b.n	80063e4 <_vfiprintf_r+0x1e4>
 800640a:	bf00      	nop
 800640c:	08006b24 	.word	0x08006b24
 8006410:	08006b68 	.word	0x08006b68
 8006414:	08006b44 	.word	0x08006b44
 8006418:	08006b04 	.word	0x08006b04
 800641c:	08006b6e 	.word	0x08006b6e
 8006420:	08006b72 	.word	0x08006b72
 8006424:	00000000 	.word	0x00000000
 8006428:	080061dd 	.word	0x080061dd

0800642c <_printf_common>:
 800642c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006430:	4691      	mov	r9, r2
 8006432:	461f      	mov	r7, r3
 8006434:	688a      	ldr	r2, [r1, #8]
 8006436:	690b      	ldr	r3, [r1, #16]
 8006438:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800643c:	4293      	cmp	r3, r2
 800643e:	bfb8      	it	lt
 8006440:	4613      	movlt	r3, r2
 8006442:	f8c9 3000 	str.w	r3, [r9]
 8006446:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800644a:	4606      	mov	r6, r0
 800644c:	460c      	mov	r4, r1
 800644e:	b112      	cbz	r2, 8006456 <_printf_common+0x2a>
 8006450:	3301      	adds	r3, #1
 8006452:	f8c9 3000 	str.w	r3, [r9]
 8006456:	6823      	ldr	r3, [r4, #0]
 8006458:	0699      	lsls	r1, r3, #26
 800645a:	bf42      	ittt	mi
 800645c:	f8d9 3000 	ldrmi.w	r3, [r9]
 8006460:	3302      	addmi	r3, #2
 8006462:	f8c9 3000 	strmi.w	r3, [r9]
 8006466:	6825      	ldr	r5, [r4, #0]
 8006468:	f015 0506 	ands.w	r5, r5, #6
 800646c:	d107      	bne.n	800647e <_printf_common+0x52>
 800646e:	f104 0a19 	add.w	sl, r4, #25
 8006472:	68e3      	ldr	r3, [r4, #12]
 8006474:	f8d9 2000 	ldr.w	r2, [r9]
 8006478:	1a9b      	subs	r3, r3, r2
 800647a:	429d      	cmp	r5, r3
 800647c:	db29      	blt.n	80064d2 <_printf_common+0xa6>
 800647e:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8006482:	6822      	ldr	r2, [r4, #0]
 8006484:	3300      	adds	r3, #0
 8006486:	bf18      	it	ne
 8006488:	2301      	movne	r3, #1
 800648a:	0692      	lsls	r2, r2, #26
 800648c:	d42e      	bmi.n	80064ec <_printf_common+0xc0>
 800648e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006492:	4639      	mov	r1, r7
 8006494:	4630      	mov	r0, r6
 8006496:	47c0      	blx	r8
 8006498:	3001      	adds	r0, #1
 800649a:	d021      	beq.n	80064e0 <_printf_common+0xb4>
 800649c:	6823      	ldr	r3, [r4, #0]
 800649e:	68e5      	ldr	r5, [r4, #12]
 80064a0:	f8d9 2000 	ldr.w	r2, [r9]
 80064a4:	f003 0306 	and.w	r3, r3, #6
 80064a8:	2b04      	cmp	r3, #4
 80064aa:	bf08      	it	eq
 80064ac:	1aad      	subeq	r5, r5, r2
 80064ae:	68a3      	ldr	r3, [r4, #8]
 80064b0:	6922      	ldr	r2, [r4, #16]
 80064b2:	bf0c      	ite	eq
 80064b4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80064b8:	2500      	movne	r5, #0
 80064ba:	4293      	cmp	r3, r2
 80064bc:	bfc4      	itt	gt
 80064be:	1a9b      	subgt	r3, r3, r2
 80064c0:	18ed      	addgt	r5, r5, r3
 80064c2:	f04f 0900 	mov.w	r9, #0
 80064c6:	341a      	adds	r4, #26
 80064c8:	454d      	cmp	r5, r9
 80064ca:	d11b      	bne.n	8006504 <_printf_common+0xd8>
 80064cc:	2000      	movs	r0, #0
 80064ce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80064d2:	2301      	movs	r3, #1
 80064d4:	4652      	mov	r2, sl
 80064d6:	4639      	mov	r1, r7
 80064d8:	4630      	mov	r0, r6
 80064da:	47c0      	blx	r8
 80064dc:	3001      	adds	r0, #1
 80064de:	d103      	bne.n	80064e8 <_printf_common+0xbc>
 80064e0:	f04f 30ff 	mov.w	r0, #4294967295
 80064e4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80064e8:	3501      	adds	r5, #1
 80064ea:	e7c2      	b.n	8006472 <_printf_common+0x46>
 80064ec:	18e1      	adds	r1, r4, r3
 80064ee:	1c5a      	adds	r2, r3, #1
 80064f0:	2030      	movs	r0, #48	; 0x30
 80064f2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80064f6:	4422      	add	r2, r4
 80064f8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80064fc:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006500:	3302      	adds	r3, #2
 8006502:	e7c4      	b.n	800648e <_printf_common+0x62>
 8006504:	2301      	movs	r3, #1
 8006506:	4622      	mov	r2, r4
 8006508:	4639      	mov	r1, r7
 800650a:	4630      	mov	r0, r6
 800650c:	47c0      	blx	r8
 800650e:	3001      	adds	r0, #1
 8006510:	d0e6      	beq.n	80064e0 <_printf_common+0xb4>
 8006512:	f109 0901 	add.w	r9, r9, #1
 8006516:	e7d7      	b.n	80064c8 <_printf_common+0x9c>

08006518 <_printf_i>:
 8006518:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800651c:	4617      	mov	r7, r2
 800651e:	7e0a      	ldrb	r2, [r1, #24]
 8006520:	b085      	sub	sp, #20
 8006522:	2a6e      	cmp	r2, #110	; 0x6e
 8006524:	4698      	mov	r8, r3
 8006526:	4606      	mov	r6, r0
 8006528:	460c      	mov	r4, r1
 800652a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800652c:	f101 0e43 	add.w	lr, r1, #67	; 0x43
 8006530:	f000 80bc 	beq.w	80066ac <_printf_i+0x194>
 8006534:	d81a      	bhi.n	800656c <_printf_i+0x54>
 8006536:	2a63      	cmp	r2, #99	; 0x63
 8006538:	d02e      	beq.n	8006598 <_printf_i+0x80>
 800653a:	d80a      	bhi.n	8006552 <_printf_i+0x3a>
 800653c:	2a00      	cmp	r2, #0
 800653e:	f000 80c8 	beq.w	80066d2 <_printf_i+0x1ba>
 8006542:	2a58      	cmp	r2, #88	; 0x58
 8006544:	f000 808a 	beq.w	800665c <_printf_i+0x144>
 8006548:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800654c:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
 8006550:	e02a      	b.n	80065a8 <_printf_i+0x90>
 8006552:	2a64      	cmp	r2, #100	; 0x64
 8006554:	d001      	beq.n	800655a <_printf_i+0x42>
 8006556:	2a69      	cmp	r2, #105	; 0x69
 8006558:	d1f6      	bne.n	8006548 <_printf_i+0x30>
 800655a:	6821      	ldr	r1, [r4, #0]
 800655c:	681a      	ldr	r2, [r3, #0]
 800655e:	f011 0f80 	tst.w	r1, #128	; 0x80
 8006562:	d023      	beq.n	80065ac <_printf_i+0x94>
 8006564:	1d11      	adds	r1, r2, #4
 8006566:	6019      	str	r1, [r3, #0]
 8006568:	6813      	ldr	r3, [r2, #0]
 800656a:	e027      	b.n	80065bc <_printf_i+0xa4>
 800656c:	2a73      	cmp	r2, #115	; 0x73
 800656e:	f000 80b4 	beq.w	80066da <_printf_i+0x1c2>
 8006572:	d808      	bhi.n	8006586 <_printf_i+0x6e>
 8006574:	2a6f      	cmp	r2, #111	; 0x6f
 8006576:	d02a      	beq.n	80065ce <_printf_i+0xb6>
 8006578:	2a70      	cmp	r2, #112	; 0x70
 800657a:	d1e5      	bne.n	8006548 <_printf_i+0x30>
 800657c:	680a      	ldr	r2, [r1, #0]
 800657e:	f042 0220 	orr.w	r2, r2, #32
 8006582:	600a      	str	r2, [r1, #0]
 8006584:	e003      	b.n	800658e <_printf_i+0x76>
 8006586:	2a75      	cmp	r2, #117	; 0x75
 8006588:	d021      	beq.n	80065ce <_printf_i+0xb6>
 800658a:	2a78      	cmp	r2, #120	; 0x78
 800658c:	d1dc      	bne.n	8006548 <_printf_i+0x30>
 800658e:	2278      	movs	r2, #120	; 0x78
 8006590:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
 8006594:	496e      	ldr	r1, [pc, #440]	; (8006750 <_printf_i+0x238>)
 8006596:	e064      	b.n	8006662 <_printf_i+0x14a>
 8006598:	681a      	ldr	r2, [r3, #0]
 800659a:	f101 0542 	add.w	r5, r1, #66	; 0x42
 800659e:	1d11      	adds	r1, r2, #4
 80065a0:	6019      	str	r1, [r3, #0]
 80065a2:	6813      	ldr	r3, [r2, #0]
 80065a4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80065a8:	2301      	movs	r3, #1
 80065aa:	e0a3      	b.n	80066f4 <_printf_i+0x1dc>
 80065ac:	f011 0f40 	tst.w	r1, #64	; 0x40
 80065b0:	f102 0104 	add.w	r1, r2, #4
 80065b4:	6019      	str	r1, [r3, #0]
 80065b6:	d0d7      	beq.n	8006568 <_printf_i+0x50>
 80065b8:	f9b2 3000 	ldrsh.w	r3, [r2]
 80065bc:	2b00      	cmp	r3, #0
 80065be:	da03      	bge.n	80065c8 <_printf_i+0xb0>
 80065c0:	222d      	movs	r2, #45	; 0x2d
 80065c2:	425b      	negs	r3, r3
 80065c4:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 80065c8:	4962      	ldr	r1, [pc, #392]	; (8006754 <_printf_i+0x23c>)
 80065ca:	220a      	movs	r2, #10
 80065cc:	e017      	b.n	80065fe <_printf_i+0xe6>
 80065ce:	6820      	ldr	r0, [r4, #0]
 80065d0:	6819      	ldr	r1, [r3, #0]
 80065d2:	f010 0f80 	tst.w	r0, #128	; 0x80
 80065d6:	d003      	beq.n	80065e0 <_printf_i+0xc8>
 80065d8:	1d08      	adds	r0, r1, #4
 80065da:	6018      	str	r0, [r3, #0]
 80065dc:	680b      	ldr	r3, [r1, #0]
 80065de:	e006      	b.n	80065ee <_printf_i+0xd6>
 80065e0:	f010 0f40 	tst.w	r0, #64	; 0x40
 80065e4:	f101 0004 	add.w	r0, r1, #4
 80065e8:	6018      	str	r0, [r3, #0]
 80065ea:	d0f7      	beq.n	80065dc <_printf_i+0xc4>
 80065ec:	880b      	ldrh	r3, [r1, #0]
 80065ee:	4959      	ldr	r1, [pc, #356]	; (8006754 <_printf_i+0x23c>)
 80065f0:	2a6f      	cmp	r2, #111	; 0x6f
 80065f2:	bf14      	ite	ne
 80065f4:	220a      	movne	r2, #10
 80065f6:	2208      	moveq	r2, #8
 80065f8:	2000      	movs	r0, #0
 80065fa:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
 80065fe:	6865      	ldr	r5, [r4, #4]
 8006600:	60a5      	str	r5, [r4, #8]
 8006602:	2d00      	cmp	r5, #0
 8006604:	f2c0 809c 	blt.w	8006740 <_printf_i+0x228>
 8006608:	6820      	ldr	r0, [r4, #0]
 800660a:	f020 0004 	bic.w	r0, r0, #4
 800660e:	6020      	str	r0, [r4, #0]
 8006610:	2b00      	cmp	r3, #0
 8006612:	d13f      	bne.n	8006694 <_printf_i+0x17c>
 8006614:	2d00      	cmp	r5, #0
 8006616:	f040 8095 	bne.w	8006744 <_printf_i+0x22c>
 800661a:	4675      	mov	r5, lr
 800661c:	2a08      	cmp	r2, #8
 800661e:	d10b      	bne.n	8006638 <_printf_i+0x120>
 8006620:	6823      	ldr	r3, [r4, #0]
 8006622:	07da      	lsls	r2, r3, #31
 8006624:	d508      	bpl.n	8006638 <_printf_i+0x120>
 8006626:	6923      	ldr	r3, [r4, #16]
 8006628:	6862      	ldr	r2, [r4, #4]
 800662a:	429a      	cmp	r2, r3
 800662c:	bfde      	ittt	le
 800662e:	2330      	movle	r3, #48	; 0x30
 8006630:	f805 3c01 	strble.w	r3, [r5, #-1]
 8006634:	f105 35ff 	addle.w	r5, r5, #4294967295
 8006638:	ebae 0305 	sub.w	r3, lr, r5
 800663c:	6123      	str	r3, [r4, #16]
 800663e:	f8cd 8000 	str.w	r8, [sp]
 8006642:	463b      	mov	r3, r7
 8006644:	aa03      	add	r2, sp, #12
 8006646:	4621      	mov	r1, r4
 8006648:	4630      	mov	r0, r6
 800664a:	f7ff feef 	bl	800642c <_printf_common>
 800664e:	3001      	adds	r0, #1
 8006650:	d155      	bne.n	80066fe <_printf_i+0x1e6>
 8006652:	f04f 30ff 	mov.w	r0, #4294967295
 8006656:	b005      	add	sp, #20
 8006658:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800665c:	f881 2045 	strb.w	r2, [r1, #69]	; 0x45
 8006660:	493c      	ldr	r1, [pc, #240]	; (8006754 <_printf_i+0x23c>)
 8006662:	6822      	ldr	r2, [r4, #0]
 8006664:	6818      	ldr	r0, [r3, #0]
 8006666:	f012 0f80 	tst.w	r2, #128	; 0x80
 800666a:	f100 0504 	add.w	r5, r0, #4
 800666e:	601d      	str	r5, [r3, #0]
 8006670:	d001      	beq.n	8006676 <_printf_i+0x15e>
 8006672:	6803      	ldr	r3, [r0, #0]
 8006674:	e002      	b.n	800667c <_printf_i+0x164>
 8006676:	0655      	lsls	r5, r2, #25
 8006678:	d5fb      	bpl.n	8006672 <_printf_i+0x15a>
 800667a:	8803      	ldrh	r3, [r0, #0]
 800667c:	07d0      	lsls	r0, r2, #31
 800667e:	bf44      	itt	mi
 8006680:	f042 0220 	orrmi.w	r2, r2, #32
 8006684:	6022      	strmi	r2, [r4, #0]
 8006686:	b91b      	cbnz	r3, 8006690 <_printf_i+0x178>
 8006688:	6822      	ldr	r2, [r4, #0]
 800668a:	f022 0220 	bic.w	r2, r2, #32
 800668e:	6022      	str	r2, [r4, #0]
 8006690:	2210      	movs	r2, #16
 8006692:	e7b1      	b.n	80065f8 <_printf_i+0xe0>
 8006694:	4675      	mov	r5, lr
 8006696:	fbb3 f0f2 	udiv	r0, r3, r2
 800669a:	fb02 3310 	mls	r3, r2, r0, r3
 800669e:	5ccb      	ldrb	r3, [r1, r3]
 80066a0:	f805 3d01 	strb.w	r3, [r5, #-1]!
 80066a4:	4603      	mov	r3, r0
 80066a6:	2800      	cmp	r0, #0
 80066a8:	d1f5      	bne.n	8006696 <_printf_i+0x17e>
 80066aa:	e7b7      	b.n	800661c <_printf_i+0x104>
 80066ac:	6808      	ldr	r0, [r1, #0]
 80066ae:	681a      	ldr	r2, [r3, #0]
 80066b0:	6949      	ldr	r1, [r1, #20]
 80066b2:	f010 0f80 	tst.w	r0, #128	; 0x80
 80066b6:	d004      	beq.n	80066c2 <_printf_i+0x1aa>
 80066b8:	1d10      	adds	r0, r2, #4
 80066ba:	6018      	str	r0, [r3, #0]
 80066bc:	6813      	ldr	r3, [r2, #0]
 80066be:	6019      	str	r1, [r3, #0]
 80066c0:	e007      	b.n	80066d2 <_printf_i+0x1ba>
 80066c2:	f010 0f40 	tst.w	r0, #64	; 0x40
 80066c6:	f102 0004 	add.w	r0, r2, #4
 80066ca:	6018      	str	r0, [r3, #0]
 80066cc:	6813      	ldr	r3, [r2, #0]
 80066ce:	d0f6      	beq.n	80066be <_printf_i+0x1a6>
 80066d0:	8019      	strh	r1, [r3, #0]
 80066d2:	2300      	movs	r3, #0
 80066d4:	6123      	str	r3, [r4, #16]
 80066d6:	4675      	mov	r5, lr
 80066d8:	e7b1      	b.n	800663e <_printf_i+0x126>
 80066da:	681a      	ldr	r2, [r3, #0]
 80066dc:	1d11      	adds	r1, r2, #4
 80066de:	6019      	str	r1, [r3, #0]
 80066e0:	6815      	ldr	r5, [r2, #0]
 80066e2:	6862      	ldr	r2, [r4, #4]
 80066e4:	2100      	movs	r1, #0
 80066e6:	4628      	mov	r0, r5
 80066e8:	f7f9 fd72 	bl	80001d0 <memchr>
 80066ec:	b108      	cbz	r0, 80066f2 <_printf_i+0x1da>
 80066ee:	1b40      	subs	r0, r0, r5
 80066f0:	6060      	str	r0, [r4, #4]
 80066f2:	6863      	ldr	r3, [r4, #4]
 80066f4:	6123      	str	r3, [r4, #16]
 80066f6:	2300      	movs	r3, #0
 80066f8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80066fc:	e79f      	b.n	800663e <_printf_i+0x126>
 80066fe:	6923      	ldr	r3, [r4, #16]
 8006700:	462a      	mov	r2, r5
 8006702:	4639      	mov	r1, r7
 8006704:	4630      	mov	r0, r6
 8006706:	47c0      	blx	r8
 8006708:	3001      	adds	r0, #1
 800670a:	d0a2      	beq.n	8006652 <_printf_i+0x13a>
 800670c:	6823      	ldr	r3, [r4, #0]
 800670e:	079b      	lsls	r3, r3, #30
 8006710:	d507      	bpl.n	8006722 <_printf_i+0x20a>
 8006712:	2500      	movs	r5, #0
 8006714:	f104 0919 	add.w	r9, r4, #25
 8006718:	68e3      	ldr	r3, [r4, #12]
 800671a:	9a03      	ldr	r2, [sp, #12]
 800671c:	1a9b      	subs	r3, r3, r2
 800671e:	429d      	cmp	r5, r3
 8006720:	db05      	blt.n	800672e <_printf_i+0x216>
 8006722:	68e0      	ldr	r0, [r4, #12]
 8006724:	9b03      	ldr	r3, [sp, #12]
 8006726:	4298      	cmp	r0, r3
 8006728:	bfb8      	it	lt
 800672a:	4618      	movlt	r0, r3
 800672c:	e793      	b.n	8006656 <_printf_i+0x13e>
 800672e:	2301      	movs	r3, #1
 8006730:	464a      	mov	r2, r9
 8006732:	4639      	mov	r1, r7
 8006734:	4630      	mov	r0, r6
 8006736:	47c0      	blx	r8
 8006738:	3001      	adds	r0, #1
 800673a:	d08a      	beq.n	8006652 <_printf_i+0x13a>
 800673c:	3501      	adds	r5, #1
 800673e:	e7eb      	b.n	8006718 <_printf_i+0x200>
 8006740:	2b00      	cmp	r3, #0
 8006742:	d1a7      	bne.n	8006694 <_printf_i+0x17c>
 8006744:	780b      	ldrb	r3, [r1, #0]
 8006746:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800674a:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800674e:	e765      	b.n	800661c <_printf_i+0x104>
 8006750:	08006b8a 	.word	0x08006b8a
 8006754:	08006b79 	.word	0x08006b79

08006758 <_sbrk_r>:
 8006758:	b538      	push	{r3, r4, r5, lr}
 800675a:	4c06      	ldr	r4, [pc, #24]	; (8006774 <_sbrk_r+0x1c>)
 800675c:	2300      	movs	r3, #0
 800675e:	4605      	mov	r5, r0
 8006760:	4608      	mov	r0, r1
 8006762:	6023      	str	r3, [r4, #0]
 8006764:	f000 f8de 	bl	8006924 <_sbrk>
 8006768:	1c43      	adds	r3, r0, #1
 800676a:	d102      	bne.n	8006772 <_sbrk_r+0x1a>
 800676c:	6823      	ldr	r3, [r4, #0]
 800676e:	b103      	cbz	r3, 8006772 <_sbrk_r+0x1a>
 8006770:	602b      	str	r3, [r5, #0]
 8006772:	bd38      	pop	{r3, r4, r5, pc}
 8006774:	20000284 	.word	0x20000284

08006778 <__sread>:
 8006778:	b510      	push	{r4, lr}
 800677a:	460c      	mov	r4, r1
 800677c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006780:	f000 f896 	bl	80068b0 <_read_r>
 8006784:	2800      	cmp	r0, #0
 8006786:	bfab      	itete	ge
 8006788:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800678a:	89a3      	ldrhlt	r3, [r4, #12]
 800678c:	181b      	addge	r3, r3, r0
 800678e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8006792:	bfac      	ite	ge
 8006794:	6563      	strge	r3, [r4, #84]	; 0x54
 8006796:	81a3      	strhlt	r3, [r4, #12]
 8006798:	bd10      	pop	{r4, pc}

0800679a <__swrite>:
 800679a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800679e:	461f      	mov	r7, r3
 80067a0:	898b      	ldrh	r3, [r1, #12]
 80067a2:	05db      	lsls	r3, r3, #23
 80067a4:	4605      	mov	r5, r0
 80067a6:	460c      	mov	r4, r1
 80067a8:	4616      	mov	r6, r2
 80067aa:	d505      	bpl.n	80067b8 <__swrite+0x1e>
 80067ac:	2302      	movs	r3, #2
 80067ae:	2200      	movs	r2, #0
 80067b0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80067b4:	f000 f868 	bl	8006888 <_lseek_r>
 80067b8:	89a3      	ldrh	r3, [r4, #12]
 80067ba:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80067be:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80067c2:	81a3      	strh	r3, [r4, #12]
 80067c4:	4632      	mov	r2, r6
 80067c6:	463b      	mov	r3, r7
 80067c8:	4628      	mov	r0, r5
 80067ca:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80067ce:	f000 b817 	b.w	8006800 <_write_r>

080067d2 <__sseek>:
 80067d2:	b510      	push	{r4, lr}
 80067d4:	460c      	mov	r4, r1
 80067d6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80067da:	f000 f855 	bl	8006888 <_lseek_r>
 80067de:	1c43      	adds	r3, r0, #1
 80067e0:	89a3      	ldrh	r3, [r4, #12]
 80067e2:	bf15      	itete	ne
 80067e4:	6560      	strne	r0, [r4, #84]	; 0x54
 80067e6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80067ea:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80067ee:	81a3      	strheq	r3, [r4, #12]
 80067f0:	bf18      	it	ne
 80067f2:	81a3      	strhne	r3, [r4, #12]
 80067f4:	bd10      	pop	{r4, pc}

080067f6 <__sclose>:
 80067f6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80067fa:	f000 b813 	b.w	8006824 <_close_r>
	...

08006800 <_write_r>:
 8006800:	b538      	push	{r3, r4, r5, lr}
 8006802:	4c07      	ldr	r4, [pc, #28]	; (8006820 <_write_r+0x20>)
 8006804:	4605      	mov	r5, r0
 8006806:	4608      	mov	r0, r1
 8006808:	4611      	mov	r1, r2
 800680a:	2200      	movs	r2, #0
 800680c:	6022      	str	r2, [r4, #0]
 800680e:	461a      	mov	r2, r3
 8006810:	f7fe f9bc 	bl	8004b8c <_write>
 8006814:	1c43      	adds	r3, r0, #1
 8006816:	d102      	bne.n	800681e <_write_r+0x1e>
 8006818:	6823      	ldr	r3, [r4, #0]
 800681a:	b103      	cbz	r3, 800681e <_write_r+0x1e>
 800681c:	602b      	str	r3, [r5, #0]
 800681e:	bd38      	pop	{r3, r4, r5, pc}
 8006820:	20000284 	.word	0x20000284

08006824 <_close_r>:
 8006824:	b538      	push	{r3, r4, r5, lr}
 8006826:	4c06      	ldr	r4, [pc, #24]	; (8006840 <_close_r+0x1c>)
 8006828:	2300      	movs	r3, #0
 800682a:	4605      	mov	r5, r0
 800682c:	4608      	mov	r0, r1
 800682e:	6023      	str	r3, [r4, #0]
 8006830:	f000 f850 	bl	80068d4 <_close>
 8006834:	1c43      	adds	r3, r0, #1
 8006836:	d102      	bne.n	800683e <_close_r+0x1a>
 8006838:	6823      	ldr	r3, [r4, #0]
 800683a:	b103      	cbz	r3, 800683e <_close_r+0x1a>
 800683c:	602b      	str	r3, [r5, #0]
 800683e:	bd38      	pop	{r3, r4, r5, pc}
 8006840:	20000284 	.word	0x20000284

08006844 <_fstat_r>:
 8006844:	b538      	push	{r3, r4, r5, lr}
 8006846:	4c07      	ldr	r4, [pc, #28]	; (8006864 <_fstat_r+0x20>)
 8006848:	2300      	movs	r3, #0
 800684a:	4605      	mov	r5, r0
 800684c:	4608      	mov	r0, r1
 800684e:	4611      	mov	r1, r2
 8006850:	6023      	str	r3, [r4, #0]
 8006852:	f000 f847 	bl	80068e4 <_fstat>
 8006856:	1c43      	adds	r3, r0, #1
 8006858:	d102      	bne.n	8006860 <_fstat_r+0x1c>
 800685a:	6823      	ldr	r3, [r4, #0]
 800685c:	b103      	cbz	r3, 8006860 <_fstat_r+0x1c>
 800685e:	602b      	str	r3, [r5, #0]
 8006860:	bd38      	pop	{r3, r4, r5, pc}
 8006862:	bf00      	nop
 8006864:	20000284 	.word	0x20000284

08006868 <_isatty_r>:
 8006868:	b538      	push	{r3, r4, r5, lr}
 800686a:	4c06      	ldr	r4, [pc, #24]	; (8006884 <_isatty_r+0x1c>)
 800686c:	2300      	movs	r3, #0
 800686e:	4605      	mov	r5, r0
 8006870:	4608      	mov	r0, r1
 8006872:	6023      	str	r3, [r4, #0]
 8006874:	f000 f83e 	bl	80068f4 <_isatty>
 8006878:	1c43      	adds	r3, r0, #1
 800687a:	d102      	bne.n	8006882 <_isatty_r+0x1a>
 800687c:	6823      	ldr	r3, [r4, #0]
 800687e:	b103      	cbz	r3, 8006882 <_isatty_r+0x1a>
 8006880:	602b      	str	r3, [r5, #0]
 8006882:	bd38      	pop	{r3, r4, r5, pc}
 8006884:	20000284 	.word	0x20000284

08006888 <_lseek_r>:
 8006888:	b538      	push	{r3, r4, r5, lr}
 800688a:	4c07      	ldr	r4, [pc, #28]	; (80068a8 <_lseek_r+0x20>)
 800688c:	4605      	mov	r5, r0
 800688e:	4608      	mov	r0, r1
 8006890:	4611      	mov	r1, r2
 8006892:	2200      	movs	r2, #0
 8006894:	6022      	str	r2, [r4, #0]
 8006896:	461a      	mov	r2, r3
 8006898:	f000 f834 	bl	8006904 <_lseek>
 800689c:	1c43      	adds	r3, r0, #1
 800689e:	d102      	bne.n	80068a6 <_lseek_r+0x1e>
 80068a0:	6823      	ldr	r3, [r4, #0]
 80068a2:	b103      	cbz	r3, 80068a6 <_lseek_r+0x1e>
 80068a4:	602b      	str	r3, [r5, #0]
 80068a6:	bd38      	pop	{r3, r4, r5, pc}
 80068a8:	20000284 	.word	0x20000284

080068ac <__malloc_lock>:
 80068ac:	4770      	bx	lr

080068ae <__malloc_unlock>:
 80068ae:	4770      	bx	lr

080068b0 <_read_r>:
 80068b0:	b538      	push	{r3, r4, r5, lr}
 80068b2:	4c07      	ldr	r4, [pc, #28]	; (80068d0 <_read_r+0x20>)
 80068b4:	4605      	mov	r5, r0
 80068b6:	4608      	mov	r0, r1
 80068b8:	4611      	mov	r1, r2
 80068ba:	2200      	movs	r2, #0
 80068bc:	6022      	str	r2, [r4, #0]
 80068be:	461a      	mov	r2, r3
 80068c0:	f000 f828 	bl	8006914 <_read>
 80068c4:	1c43      	adds	r3, r0, #1
 80068c6:	d102      	bne.n	80068ce <_read_r+0x1e>
 80068c8:	6823      	ldr	r3, [r4, #0]
 80068ca:	b103      	cbz	r3, 80068ce <_read_r+0x1e>
 80068cc:	602b      	str	r3, [r5, #0]
 80068ce:	bd38      	pop	{r3, r4, r5, pc}
 80068d0:	20000284 	.word	0x20000284

080068d4 <_close>:
 80068d4:	4b02      	ldr	r3, [pc, #8]	; (80068e0 <_close+0xc>)
 80068d6:	2258      	movs	r2, #88	; 0x58
 80068d8:	601a      	str	r2, [r3, #0]
 80068da:	f04f 30ff 	mov.w	r0, #4294967295
 80068de:	4770      	bx	lr
 80068e0:	20000284 	.word	0x20000284

080068e4 <_fstat>:
 80068e4:	4b02      	ldr	r3, [pc, #8]	; (80068f0 <_fstat+0xc>)
 80068e6:	2258      	movs	r2, #88	; 0x58
 80068e8:	601a      	str	r2, [r3, #0]
 80068ea:	f04f 30ff 	mov.w	r0, #4294967295
 80068ee:	4770      	bx	lr
 80068f0:	20000284 	.word	0x20000284

080068f4 <_isatty>:
 80068f4:	4b02      	ldr	r3, [pc, #8]	; (8006900 <_isatty+0xc>)
 80068f6:	2258      	movs	r2, #88	; 0x58
 80068f8:	601a      	str	r2, [r3, #0]
 80068fa:	2000      	movs	r0, #0
 80068fc:	4770      	bx	lr
 80068fe:	bf00      	nop
 8006900:	20000284 	.word	0x20000284

08006904 <_lseek>:
 8006904:	4b02      	ldr	r3, [pc, #8]	; (8006910 <_lseek+0xc>)
 8006906:	2258      	movs	r2, #88	; 0x58
 8006908:	601a      	str	r2, [r3, #0]
 800690a:	f04f 30ff 	mov.w	r0, #4294967295
 800690e:	4770      	bx	lr
 8006910:	20000284 	.word	0x20000284

08006914 <_read>:
 8006914:	4b02      	ldr	r3, [pc, #8]	; (8006920 <_read+0xc>)
 8006916:	2258      	movs	r2, #88	; 0x58
 8006918:	601a      	str	r2, [r3, #0]
 800691a:	f04f 30ff 	mov.w	r0, #4294967295
 800691e:	4770      	bx	lr
 8006920:	20000284 	.word	0x20000284

08006924 <_sbrk>:
 8006924:	4b04      	ldr	r3, [pc, #16]	; (8006938 <_sbrk+0x14>)
 8006926:	6819      	ldr	r1, [r3, #0]
 8006928:	4602      	mov	r2, r0
 800692a:	b909      	cbnz	r1, 8006930 <_sbrk+0xc>
 800692c:	4903      	ldr	r1, [pc, #12]	; (800693c <_sbrk+0x18>)
 800692e:	6019      	str	r1, [r3, #0]
 8006930:	6818      	ldr	r0, [r3, #0]
 8006932:	4402      	add	r2, r0
 8006934:	601a      	str	r2, [r3, #0]
 8006936:	4770      	bx	lr
 8006938:	200000e0 	.word	0x200000e0
 800693c:	20000288 	.word	0x20000288

08006940 <_init>:
 8006940:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006942:	bf00      	nop
 8006944:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006946:	bc08      	pop	{r3}
 8006948:	469e      	mov	lr, r3
 800694a:	4770      	bx	lr

0800694c <_fini>:
 800694c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800694e:	bf00      	nop
 8006950:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006952:	bc08      	pop	{r3}
 8006954:	469e      	mov	lr, r3
 8006956:	4770      	bx	lr
