\doxysubsubsubsection{LSI Div}
\hypertarget{group__RCC__LSI__Div}{}\label{group__RCC__LSI__Div}\index{LSI Div@{LSI Div}}
\doxysubsubsubsubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group__RCC__LSI__Div_ga8f91b4aefa87631f879183b2bce4da42}{RCC\+\_\+\+LSI\+\_\+\+DIV1}}~LL\+\_\+\+RCC\+\_\+\+LSI\+\_\+\+PREDIV\+\_\+1
\item 
\#define \mbox{\hyperlink{group__RCC__LSI__Div_gaec8f6610d961d733adfa34878cf6c892}{RCC\+\_\+\+LSI\+\_\+\+DIV128}}~LL\+\_\+\+RCC\+\_\+\+LSI\+\_\+\+PREDIV\+\_\+128
\end{DoxyCompactItemize}


\doxysubsubsubsubsection{Detailed Description}


\doxysubsubsubsubsection{Macro Definition Documentation}
\Hypertarget{group__RCC__LSI__Div_ga8f91b4aefa87631f879183b2bce4da42}\label{group__RCC__LSI__Div_ga8f91b4aefa87631f879183b2bce4da42} 
\index{LSI Div@{LSI Div}!RCC\_LSI\_DIV1@{RCC\_LSI\_DIV1}}
\index{RCC\_LSI\_DIV1@{RCC\_LSI\_DIV1}!LSI Div@{LSI Div}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_LSI\_DIV1}{RCC\_LSI\_DIV1}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+LSI\+\_\+\+DIV1~LL\+\_\+\+RCC\+\_\+\+LSI\+\_\+\+PREDIV\+\_\+1}

LSI clock not divided ~\newline
 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l00400}{400}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group__RCC__LSI__Div_gaec8f6610d961d733adfa34878cf6c892}\label{group__RCC__LSI__Div_gaec8f6610d961d733adfa34878cf6c892} 
\index{LSI Div@{LSI Div}!RCC\_LSI\_DIV128@{RCC\_LSI\_DIV128}}
\index{RCC\_LSI\_DIV128@{RCC\_LSI\_DIV128}!LSI Div@{LSI Div}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_LSI\_DIV128}{RCC\_LSI\_DIV128}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+LSI\+\_\+\+DIV128~LL\+\_\+\+RCC\+\_\+\+LSI\+\_\+\+PREDIV\+\_\+128}

LSI clock divided by 128 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l00401}{401}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

