/**
 * \file IfxCpu_bf.h
 * \brief
 * \copyright Copyright (c) 2024 Infineon Technologies AG. All rights reserved.
 *
 *
 * Version: MC_ACE_A3G_HSI_CPU/V0.2.1.1.11
 * Specification: latest @ 2024-03-02 instance sheet @ MC_A3G_HWDDSOC_FUNCTIONAL_INSTANCE_SHEET/V13.2.1.1.0
 * MAY BE CHANGED BY USER [yes/no]: No
 *
 *                                 IMPORTANT NOTICE
 *
 *
 * Use of this file is subject to the terms of use agreed between (i) you or 
 * the company in which ordinary course of business you are acting and (ii) 
 * Infineon Technologies AG or its licensees. If and as long as no such 
 * terms of use are agreed, use of this file is subject to following:


 * Boost Software License - Version 1.0 - August 17th, 2003

 * Permission is hereby granted, free of charge, to any person or 
 * organization obtaining a copy of the software and accompanying 
 * documentation covered by this license (the "Software") to use, reproduce,
 * display, distribute, execute, and transmit the Software, and to prepare
 * derivative works of the Software, and to permit third-parties to whom the 
 * Software is furnished to do so, all subject to the following:

 * The copyright notices in the Software and this entire statement, including
 * the above license grant, this restriction and the following disclaimer, must
 * be included in all copies of the Software, in whole or in part, and all
 * derivative works of the Software, unless such copies or derivative works are
 * solely in the form of machine-executable object code generated by a source
 * language processor.

 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR 
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
 * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE 
 * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
 * DEALINGS IN THE SOFTWARE.
 *
 * \defgroup IfxSfr_Cpu_Registers_BitfieldsMask Bitfields mask and offset
 * \ingroup IfxSfr_Cpu_Registers
 * 
 */
#ifndef IFXCPU_BF_H
#define IFXCPU_BF_H 1

/******************************************************************************/

/******************************************************************************/

/** \addtogroup IfxSfr_Cpu_Registers_BitfieldsMask
 * \{  */
/** \brief Length for Ifx_CPU_STM_CLC_Bits.DISR */
#define IFX_CPU_STM_CLC_DISR_LEN (1u)

/** \brief Mask for Ifx_CPU_STM_CLC_Bits.DISR */
#define IFX_CPU_STM_CLC_DISR_MSK (0x1u)

/** \brief Offset for Ifx_CPU_STM_CLC_Bits.DISR */
#define IFX_CPU_STM_CLC_DISR_OFF (0u)

/** \brief Length for Ifx_CPU_STM_CLC_Bits.DISS */
#define IFX_CPU_STM_CLC_DISS_LEN (1u)

/** \brief Mask for Ifx_CPU_STM_CLC_Bits.DISS */
#define IFX_CPU_STM_CLC_DISS_MSK (0x1u)

/** \brief Offset for Ifx_CPU_STM_CLC_Bits.DISS */
#define IFX_CPU_STM_CLC_DISS_OFF (1u)

/** \brief Length for Ifx_CPU_STM_OCS_Bits.SUS */
#define IFX_CPU_STM_OCS_SUS_LEN (4u)

/** \brief Mask for Ifx_CPU_STM_OCS_Bits.SUS */
#define IFX_CPU_STM_OCS_SUS_MSK (0xfu)

/** \brief Offset for Ifx_CPU_STM_OCS_Bits.SUS */
#define IFX_CPU_STM_OCS_SUS_OFF (24u)

/** \brief Length for Ifx_CPU_STM_OCS_Bits.SUS_P */
#define IFX_CPU_STM_OCS_SUS_P_LEN (1u)

/** \brief Mask for Ifx_CPU_STM_OCS_Bits.SUS_P */
#define IFX_CPU_STM_OCS_SUS_P_MSK (0x1u)

/** \brief Offset for Ifx_CPU_STM_OCS_Bits.SUS_P */
#define IFX_CPU_STM_OCS_SUS_P_OFF (28u)

/** \brief Length for Ifx_CPU_STM_OCS_Bits.SUSSTA */
#define IFX_CPU_STM_OCS_SUSSTA_LEN (1u)

/** \brief Mask for Ifx_CPU_STM_OCS_Bits.SUSSTA */
#define IFX_CPU_STM_OCS_SUSSTA_MSK (0x1u)

/** \brief Offset for Ifx_CPU_STM_OCS_Bits.SUSSTA */
#define IFX_CPU_STM_OCS_SUSSTA_OFF (29u)

/** \brief Length for Ifx_CPU_STM_ABS_Bits.ABSVAL */
#define IFX_CPU_STM_ABS_ABSVAL_LEN (64u)

/** \brief Mask for Ifx_CPU_STM_ABS_Bits.ABSVAL */
#define IFX_CPU_STM_ABS_ABSVAL_MSK (0xffffffffffffffffu)

/** \brief Offset for Ifx_CPU_STM_ABS_Bits.ABSVAL */
#define IFX_CPU_STM_ABS_ABSVAL_OFF (0u)

/** \brief Length for Ifx_CPU_STM_CMP_Bits.CMPVAL */
#define IFX_CPU_STM_CMP_CMPVAL_LEN (32u)

/** \brief Mask for Ifx_CPU_STM_CMP_Bits.CMPVAL */
#define IFX_CPU_STM_CMP_CMPVAL_MSK (0xffffffffu)

/** \brief Offset for Ifx_CPU_STM_CMP_Bits.CMPVAL */
#define IFX_CPU_STM_CMP_CMPVAL_OFF (0u)

/** \brief Length for Ifx_CPU_STM_CMCON_Bits.MSIZE0 */
#define IFX_CPU_STM_CMCON_MSIZE0_LEN (5u)

/** \brief Mask for Ifx_CPU_STM_CMCON_Bits.MSIZE0 */
#define IFX_CPU_STM_CMCON_MSIZE0_MSK (0x1fu)

/** \brief Offset for Ifx_CPU_STM_CMCON_Bits.MSIZE0 */
#define IFX_CPU_STM_CMCON_MSIZE0_OFF (0u)

/** \brief Length for Ifx_CPU_STM_CMCON_Bits.MSTART0 */
#define IFX_CPU_STM_CMCON_MSTART0_LEN (5u)

/** \brief Mask for Ifx_CPU_STM_CMCON_Bits.MSTART0 */
#define IFX_CPU_STM_CMCON_MSTART0_MSK (0x1fu)

/** \brief Offset for Ifx_CPU_STM_CMCON_Bits.MSTART0 */
#define IFX_CPU_STM_CMCON_MSTART0_OFF (8u)

/** \brief Length for Ifx_CPU_STM_CMCON_Bits.RELCOMP0 */
#define IFX_CPU_STM_CMCON_RELCOMP0_LEN (1u)

/** \brief Mask for Ifx_CPU_STM_CMCON_Bits.RELCOMP0 */
#define IFX_CPU_STM_CMCON_RELCOMP0_MSK (0x1u)

/** \brief Offset for Ifx_CPU_STM_CMCON_Bits.RELCOMP0 */
#define IFX_CPU_STM_CMCON_RELCOMP0_OFF (15u)

/** \brief Length for Ifx_CPU_STM_CMCON_Bits.MSIZE1 */
#define IFX_CPU_STM_CMCON_MSIZE1_LEN (5u)

/** \brief Mask for Ifx_CPU_STM_CMCON_Bits.MSIZE1 */
#define IFX_CPU_STM_CMCON_MSIZE1_MSK (0x1fu)

/** \brief Offset for Ifx_CPU_STM_CMCON_Bits.MSIZE1 */
#define IFX_CPU_STM_CMCON_MSIZE1_OFF (16u)

/** \brief Length for Ifx_CPU_STM_CMCON_Bits.MSTART1 */
#define IFX_CPU_STM_CMCON_MSTART1_LEN (5u)

/** \brief Mask for Ifx_CPU_STM_CMCON_Bits.MSTART1 */
#define IFX_CPU_STM_CMCON_MSTART1_MSK (0x1fu)

/** \brief Offset for Ifx_CPU_STM_CMCON_Bits.MSTART1 */
#define IFX_CPU_STM_CMCON_MSTART1_OFF (24u)

/** \brief Length for Ifx_CPU_STM_CMCON_Bits.RELCOMP1 */
#define IFX_CPU_STM_CMCON_RELCOMP1_LEN (1u)

/** \brief Mask for Ifx_CPU_STM_CMCON_Bits.RELCOMP1 */
#define IFX_CPU_STM_CMCON_RELCOMP1_MSK (0x1u)

/** \brief Offset for Ifx_CPU_STM_CMCON_Bits.RELCOMP1 */
#define IFX_CPU_STM_CMCON_RELCOMP1_OFF (31u)

/** \brief Length for Ifx_CPU_STM_ICR_Bits.CMP0EN */
#define IFX_CPU_STM_ICR_CMP0EN_LEN (1u)

/** \brief Mask for Ifx_CPU_STM_ICR_Bits.CMP0EN */
#define IFX_CPU_STM_ICR_CMP0EN_MSK (0x1u)

/** \brief Offset for Ifx_CPU_STM_ICR_Bits.CMP0EN */
#define IFX_CPU_STM_ICR_CMP0EN_OFF (0u)

/** \brief Length for Ifx_CPU_STM_ICR_Bits.CMP0OS */
#define IFX_CPU_STM_ICR_CMP0OS_LEN (1u)

/** \brief Mask for Ifx_CPU_STM_ICR_Bits.CMP0OS */
#define IFX_CPU_STM_ICR_CMP0OS_MSK (0x1u)

/** \brief Offset for Ifx_CPU_STM_ICR_Bits.CMP0OS */
#define IFX_CPU_STM_ICR_CMP0OS_OFF (1u)

/** \brief Length for Ifx_CPU_STM_ICR_Bits.CMP1EN */
#define IFX_CPU_STM_ICR_CMP1EN_LEN (1u)

/** \brief Mask for Ifx_CPU_STM_ICR_Bits.CMP1EN */
#define IFX_CPU_STM_ICR_CMP1EN_MSK (0x1u)

/** \brief Offset for Ifx_CPU_STM_ICR_Bits.CMP1EN */
#define IFX_CPU_STM_ICR_CMP1EN_OFF (4u)

/** \brief Length for Ifx_CPU_STM_ICR_Bits.CMP1OS */
#define IFX_CPU_STM_ICR_CMP1OS_LEN (1u)

/** \brief Mask for Ifx_CPU_STM_ICR_Bits.CMP1OS */
#define IFX_CPU_STM_ICR_CMP1OS_MSK (0x1u)

/** \brief Offset for Ifx_CPU_STM_ICR_Bits.CMP1OS */
#define IFX_CPU_STM_ICR_CMP1OS_OFF (5u)

/** \brief Length for Ifx_CPU_STM_ISCR_Bits.CMP0IRR */
#define IFX_CPU_STM_ISCR_CMP0IRR_LEN (1u)

/** \brief Mask for Ifx_CPU_STM_ISCR_Bits.CMP0IRR */
#define IFX_CPU_STM_ISCR_CMP0IRR_MSK (0x1u)

/** \brief Offset for Ifx_CPU_STM_ISCR_Bits.CMP0IRR */
#define IFX_CPU_STM_ISCR_CMP0IRR_OFF (0u)

/** \brief Length for Ifx_CPU_STM_ISCR_Bits.CMP0IRS */
#define IFX_CPU_STM_ISCR_CMP0IRS_LEN (1u)

/** \brief Mask for Ifx_CPU_STM_ISCR_Bits.CMP0IRS */
#define IFX_CPU_STM_ISCR_CMP0IRS_MSK (0x1u)

/** \brief Offset for Ifx_CPU_STM_ISCR_Bits.CMP0IRS */
#define IFX_CPU_STM_ISCR_CMP0IRS_OFF (1u)

/** \brief Length for Ifx_CPU_STM_ISCR_Bits.CMP1IRR */
#define IFX_CPU_STM_ISCR_CMP1IRR_LEN (1u)

/** \brief Mask for Ifx_CPU_STM_ISCR_Bits.CMP1IRR */
#define IFX_CPU_STM_ISCR_CMP1IRR_MSK (0x1u)

/** \brief Offset for Ifx_CPU_STM_ISCR_Bits.CMP1IRR */
#define IFX_CPU_STM_ISCR_CMP1IRR_OFF (2u)

/** \brief Length for Ifx_CPU_STM_ISCR_Bits.CMP1IRS */
#define IFX_CPU_STM_ISCR_CMP1IRS_LEN (1u)

/** \brief Mask for Ifx_CPU_STM_ISCR_Bits.CMP1IRS */
#define IFX_CPU_STM_ISCR_CMP1IRS_MSK (0x1u)

/** \brief Offset for Ifx_CPU_STM_ISCR_Bits.CMP1IRS */
#define IFX_CPU_STM_ISCR_CMP1IRS_OFF (3u)

/** \brief Length for Ifx_CPU_STM_ISR_Bits.CMP0IR */
#define IFX_CPU_STM_ISR_CMP0IR_LEN (1u)

/** \brief Mask for Ifx_CPU_STM_ISR_Bits.CMP0IR */
#define IFX_CPU_STM_ISR_CMP0IR_MSK (0x1u)

/** \brief Offset for Ifx_CPU_STM_ISR_Bits.CMP0IR */
#define IFX_CPU_STM_ISR_CMP0IR_OFF (0u)

/** \brief Length for Ifx_CPU_STM_ISR_Bits.CMP1IR */
#define IFX_CPU_STM_ISR_CMP1IR_LEN (1u)

/** \brief Mask for Ifx_CPU_STM_ISR_Bits.CMP1IR */
#define IFX_CPU_STM_ISR_CMP1IR_MSK (0x1u)

/** \brief Offset for Ifx_CPU_STM_ISR_Bits.CMP1IR */
#define IFX_CPU_STM_ISR_CMP1IR_OFF (1u)

/** \brief Length for Ifx_CPU_STM_REL_Bits.REL */
#define IFX_CPU_STM_REL_REL_LEN (64u)

/** \brief Mask for Ifx_CPU_STM_REL_Bits.REL */
#define IFX_CPU_STM_REL_REL_MSK (0xffffffffffffffffu)

/** \brief Offset for Ifx_CPU_STM_REL_Bits.REL */
#define IFX_CPU_STM_REL_REL_OFF (0u)

/** \brief Length for Ifx_CPU_KRST0_Bits.RST */
#define IFX_CPU_KRST0_RST_LEN (1u)

/** \brief Mask for Ifx_CPU_KRST0_Bits.RST */
#define IFX_CPU_KRST0_RST_MSK (0x1u)

/** \brief Offset for Ifx_CPU_KRST0_Bits.RST */
#define IFX_CPU_KRST0_RST_OFF (0u)

/** \brief Length for Ifx_CPU_KRST0_Bits.RSTSTAT */
#define IFX_CPU_KRST0_RSTSTAT_LEN (2u)

/** \brief Mask for Ifx_CPU_KRST0_Bits.RSTSTAT */
#define IFX_CPU_KRST0_RSTSTAT_MSK (0x3u)

/** \brief Offset for Ifx_CPU_KRST0_Bits.RSTSTAT */
#define IFX_CPU_KRST0_RSTSTAT_OFF (1u)

/** \brief Length for Ifx_CPU_KRST1_Bits.RST */
#define IFX_CPU_KRST1_RST_LEN (1u)

/** \brief Mask for Ifx_CPU_KRST1_Bits.RST */
#define IFX_CPU_KRST1_RST_MSK (0x1u)

/** \brief Offset for Ifx_CPU_KRST1_Bits.RST */
#define IFX_CPU_KRST1_RST_OFF (0u)

/** \brief Length for Ifx_CPU_KRSTCLR_Bits.CLR */
#define IFX_CPU_KRSTCLR_CLR_LEN (1u)

/** \brief Mask for Ifx_CPU_KRSTCLR_Bits.CLR */
#define IFX_CPU_KRSTCLR_CLR_MSK (0x1u)

/** \brief Offset for Ifx_CPU_KRSTCLR_Bits.CLR */
#define IFX_CPU_KRSTCLR_CLR_OFF (0u)

/** \brief Length for Ifx_CPU_PROT_SEL16_Bits.STATE */
#define IFX_CPU_PROT_SEL16_STATE_LEN (3u)

/** \brief Mask for Ifx_CPU_PROT_SEL16_Bits.STATE */
#define IFX_CPU_PROT_SEL16_STATE_MSK (0x7u)

/** \brief Offset for Ifx_CPU_PROT_SEL16_Bits.STATE */
#define IFX_CPU_PROT_SEL16_STATE_OFF (0u)

/** \brief Length for Ifx_CPU_PROT_SEL16_Bits.SWEN */
#define IFX_CPU_PROT_SEL16_SWEN_LEN (1u)

/** \brief Mask for Ifx_CPU_PROT_SEL16_Bits.SWEN */
#define IFX_CPU_PROT_SEL16_SWEN_MSK (0x1u)

/** \brief Offset for Ifx_CPU_PROT_SEL16_Bits.SWEN */
#define IFX_CPU_PROT_SEL16_SWEN_OFF (3u)

/** \brief Length for Ifx_CPU_PROT_SEL16_Bits.SEL */
#define IFX_CPU_PROT_SEL16_SEL_LEN (4u)

/** \brief Mask for Ifx_CPU_PROT_SEL16_Bits.SEL */
#define IFX_CPU_PROT_SEL16_SEL_MSK (0xfu)

/** \brief Offset for Ifx_CPU_PROT_SEL16_Bits.SEL */
#define IFX_CPU_PROT_SEL16_SEL_OFF (8u)

/** \brief Length for Ifx_CPU_PROT_SEL16_Bits.VM */
#define IFX_CPU_PROT_SEL16_VM_LEN (3u)

/** \brief Mask for Ifx_CPU_PROT_SEL16_Bits.VM */
#define IFX_CPU_PROT_SEL16_VM_MSK (0x7u)

/** \brief Offset for Ifx_CPU_PROT_SEL16_Bits.VM */
#define IFX_CPU_PROT_SEL16_VM_OFF (16u)

/** \brief Length for Ifx_CPU_PROT_SEL16_Bits.VMEN */
#define IFX_CPU_PROT_SEL16_VMEN_LEN (1u)

/** \brief Mask for Ifx_CPU_PROT_SEL16_Bits.VMEN */
#define IFX_CPU_PROT_SEL16_VMEN_MSK (0x1u)

/** \brief Offset for Ifx_CPU_PROT_SEL16_Bits.VMEN */
#define IFX_CPU_PROT_SEL16_VMEN_OFF (19u)

/** \brief Length for Ifx_CPU_PROT_SEL16_Bits.PRS */
#define IFX_CPU_PROT_SEL16_PRS_LEN (3u)

/** \brief Mask for Ifx_CPU_PROT_SEL16_Bits.PRS */
#define IFX_CPU_PROT_SEL16_PRS_MSK (0x7u)

/** \brief Offset for Ifx_CPU_PROT_SEL16_Bits.PRS */
#define IFX_CPU_PROT_SEL16_PRS_OFF (20u)

/** \brief Length for Ifx_CPU_PROT_SEL16_Bits.PRSEN */
#define IFX_CPU_PROT_SEL16_PRSEN_LEN (1u)

/** \brief Mask for Ifx_CPU_PROT_SEL16_Bits.PRSEN */
#define IFX_CPU_PROT_SEL16_PRSEN_MSK (0x1u)

/** \brief Offset for Ifx_CPU_PROT_SEL16_Bits.PRSEN */
#define IFX_CPU_PROT_SEL16_PRSEN_OFF (23u)

/** \brief Length for Ifx_CPU_PROT_SEL16_Bits.TAGID */
#define IFX_CPU_PROT_SEL16_TAGID_LEN (6u)

/** \brief Mask for Ifx_CPU_PROT_SEL16_Bits.TAGID */
#define IFX_CPU_PROT_SEL16_TAGID_MSK (0x3fu)

/** \brief Offset for Ifx_CPU_PROT_SEL16_Bits.TAGID */
#define IFX_CPU_PROT_SEL16_TAGID_OFF (24u)

/** \brief Length for Ifx_CPU_PROT_SEL16_Bits.ODEF */
#define IFX_CPU_PROT_SEL16_ODEF_LEN (1u)

/** \brief Mask for Ifx_CPU_PROT_SEL16_Bits.ODEF */
#define IFX_CPU_PROT_SEL16_ODEF_MSK (0x1u)

/** \brief Offset for Ifx_CPU_PROT_SEL16_Bits.ODEF */
#define IFX_CPU_PROT_SEL16_ODEF_OFF (30u)

/** \brief Length for Ifx_CPU_PROT_SEL16_Bits.OWEN */
#define IFX_CPU_PROT_SEL16_OWEN_LEN (1u)

/** \brief Mask for Ifx_CPU_PROT_SEL16_Bits.OWEN */
#define IFX_CPU_PROT_SEL16_OWEN_MSK (0x1u)

/** \brief Offset for Ifx_CPU_PROT_SEL16_Bits.OWEN */
#define IFX_CPU_PROT_SEL16_OWEN_OFF (31u)

/** \brief Length for Ifx_CPU_ACCEN_WRA_Bits.EN00 */
#define IFX_CPU_ACCEN_WRA_EN00_LEN (1u)

/** \brief Mask for Ifx_CPU_ACCEN_WRA_Bits.EN00 */
#define IFX_CPU_ACCEN_WRA_EN00_MSK (0x1u)

/** \brief Offset for Ifx_CPU_ACCEN_WRA_Bits.EN00 */
#define IFX_CPU_ACCEN_WRA_EN00_OFF (0u)

/** \brief Length for Ifx_CPU_ACCEN_WRA_Bits.EN01 */
#define IFX_CPU_ACCEN_WRA_EN01_LEN (1u)

/** \brief Mask for Ifx_CPU_ACCEN_WRA_Bits.EN01 */
#define IFX_CPU_ACCEN_WRA_EN01_MSK (0x1u)

/** \brief Offset for Ifx_CPU_ACCEN_WRA_Bits.EN01 */
#define IFX_CPU_ACCEN_WRA_EN01_OFF (1u)

/** \brief Length for Ifx_CPU_ACCEN_WRA_Bits.EN02 */
#define IFX_CPU_ACCEN_WRA_EN02_LEN (1u)

/** \brief Mask for Ifx_CPU_ACCEN_WRA_Bits.EN02 */
#define IFX_CPU_ACCEN_WRA_EN02_MSK (0x1u)

/** \brief Offset for Ifx_CPU_ACCEN_WRA_Bits.EN02 */
#define IFX_CPU_ACCEN_WRA_EN02_OFF (2u)

/** \brief Length for Ifx_CPU_ACCEN_WRA_Bits.EN03 */
#define IFX_CPU_ACCEN_WRA_EN03_LEN (1u)

/** \brief Mask for Ifx_CPU_ACCEN_WRA_Bits.EN03 */
#define IFX_CPU_ACCEN_WRA_EN03_MSK (0x1u)

/** \brief Offset for Ifx_CPU_ACCEN_WRA_Bits.EN03 */
#define IFX_CPU_ACCEN_WRA_EN03_OFF (3u)

/** \brief Length for Ifx_CPU_ACCEN_WRA_Bits.EN04 */
#define IFX_CPU_ACCEN_WRA_EN04_LEN (1u)

/** \brief Mask for Ifx_CPU_ACCEN_WRA_Bits.EN04 */
#define IFX_CPU_ACCEN_WRA_EN04_MSK (0x1u)

/** \brief Offset for Ifx_CPU_ACCEN_WRA_Bits.EN04 */
#define IFX_CPU_ACCEN_WRA_EN04_OFF (4u)

/** \brief Length for Ifx_CPU_ACCEN_WRA_Bits.EN05 */
#define IFX_CPU_ACCEN_WRA_EN05_LEN (1u)

/** \brief Mask for Ifx_CPU_ACCEN_WRA_Bits.EN05 */
#define IFX_CPU_ACCEN_WRA_EN05_MSK (0x1u)

/** \brief Offset for Ifx_CPU_ACCEN_WRA_Bits.EN05 */
#define IFX_CPU_ACCEN_WRA_EN05_OFF (5u)

/** \brief Length for Ifx_CPU_ACCEN_WRA_Bits.EN06 */
#define IFX_CPU_ACCEN_WRA_EN06_LEN (1u)

/** \brief Mask for Ifx_CPU_ACCEN_WRA_Bits.EN06 */
#define IFX_CPU_ACCEN_WRA_EN06_MSK (0x1u)

/** \brief Offset for Ifx_CPU_ACCEN_WRA_Bits.EN06 */
#define IFX_CPU_ACCEN_WRA_EN06_OFF (6u)

/** \brief Length for Ifx_CPU_ACCEN_WRA_Bits.EN07 */
#define IFX_CPU_ACCEN_WRA_EN07_LEN (1u)

/** \brief Mask for Ifx_CPU_ACCEN_WRA_Bits.EN07 */
#define IFX_CPU_ACCEN_WRA_EN07_MSK (0x1u)

/** \brief Offset for Ifx_CPU_ACCEN_WRA_Bits.EN07 */
#define IFX_CPU_ACCEN_WRA_EN07_OFF (7u)

/** \brief Length for Ifx_CPU_ACCEN_WRA_Bits.EN08 */
#define IFX_CPU_ACCEN_WRA_EN08_LEN (1u)

/** \brief Mask for Ifx_CPU_ACCEN_WRA_Bits.EN08 */
#define IFX_CPU_ACCEN_WRA_EN08_MSK (0x1u)

/** \brief Offset for Ifx_CPU_ACCEN_WRA_Bits.EN08 */
#define IFX_CPU_ACCEN_WRA_EN08_OFF (8u)

/** \brief Length for Ifx_CPU_ACCEN_WRA_Bits.EN09 */
#define IFX_CPU_ACCEN_WRA_EN09_LEN (1u)

/** \brief Mask for Ifx_CPU_ACCEN_WRA_Bits.EN09 */
#define IFX_CPU_ACCEN_WRA_EN09_MSK (0x1u)

/** \brief Offset for Ifx_CPU_ACCEN_WRA_Bits.EN09 */
#define IFX_CPU_ACCEN_WRA_EN09_OFF (9u)

/** \brief Length for Ifx_CPU_ACCEN_WRA_Bits.EN10 */
#define IFX_CPU_ACCEN_WRA_EN10_LEN (1u)

/** \brief Mask for Ifx_CPU_ACCEN_WRA_Bits.EN10 */
#define IFX_CPU_ACCEN_WRA_EN10_MSK (0x1u)

/** \brief Offset for Ifx_CPU_ACCEN_WRA_Bits.EN10 */
#define IFX_CPU_ACCEN_WRA_EN10_OFF (10u)

/** \brief Length for Ifx_CPU_ACCEN_WRA_Bits.EN11 */
#define IFX_CPU_ACCEN_WRA_EN11_LEN (1u)

/** \brief Mask for Ifx_CPU_ACCEN_WRA_Bits.EN11 */
#define IFX_CPU_ACCEN_WRA_EN11_MSK (0x1u)

/** \brief Offset for Ifx_CPU_ACCEN_WRA_Bits.EN11 */
#define IFX_CPU_ACCEN_WRA_EN11_OFF (11u)

/** \brief Length for Ifx_CPU_ACCEN_WRA_Bits.EN12 */
#define IFX_CPU_ACCEN_WRA_EN12_LEN (1u)

/** \brief Mask for Ifx_CPU_ACCEN_WRA_Bits.EN12 */
#define IFX_CPU_ACCEN_WRA_EN12_MSK (0x1u)

/** \brief Offset for Ifx_CPU_ACCEN_WRA_Bits.EN12 */
#define IFX_CPU_ACCEN_WRA_EN12_OFF (12u)

/** \brief Length for Ifx_CPU_ACCEN_WRA_Bits.EN13 */
#define IFX_CPU_ACCEN_WRA_EN13_LEN (1u)

/** \brief Mask for Ifx_CPU_ACCEN_WRA_Bits.EN13 */
#define IFX_CPU_ACCEN_WRA_EN13_MSK (0x1u)

/** \brief Offset for Ifx_CPU_ACCEN_WRA_Bits.EN13 */
#define IFX_CPU_ACCEN_WRA_EN13_OFF (13u)

/** \brief Length for Ifx_CPU_ACCEN_WRA_Bits.EN14 */
#define IFX_CPU_ACCEN_WRA_EN14_LEN (1u)

/** \brief Mask for Ifx_CPU_ACCEN_WRA_Bits.EN14 */
#define IFX_CPU_ACCEN_WRA_EN14_MSK (0x1u)

/** \brief Offset for Ifx_CPU_ACCEN_WRA_Bits.EN14 */
#define IFX_CPU_ACCEN_WRA_EN14_OFF (14u)

/** \brief Length for Ifx_CPU_ACCEN_WRA_Bits.EN15 */
#define IFX_CPU_ACCEN_WRA_EN15_LEN (1u)

/** \brief Mask for Ifx_CPU_ACCEN_WRA_Bits.EN15 */
#define IFX_CPU_ACCEN_WRA_EN15_MSK (0x1u)

/** \brief Offset for Ifx_CPU_ACCEN_WRA_Bits.EN15 */
#define IFX_CPU_ACCEN_WRA_EN15_OFF (15u)

/** \brief Length for Ifx_CPU_ACCEN_WRA_Bits.EN16 */
#define IFX_CPU_ACCEN_WRA_EN16_LEN (1u)

/** \brief Mask for Ifx_CPU_ACCEN_WRA_Bits.EN16 */
#define IFX_CPU_ACCEN_WRA_EN16_MSK (0x1u)

/** \brief Offset for Ifx_CPU_ACCEN_WRA_Bits.EN16 */
#define IFX_CPU_ACCEN_WRA_EN16_OFF (16u)

/** \brief Length for Ifx_CPU_ACCEN_WRA_Bits.EN17 */
#define IFX_CPU_ACCEN_WRA_EN17_LEN (1u)

/** \brief Mask for Ifx_CPU_ACCEN_WRA_Bits.EN17 */
#define IFX_CPU_ACCEN_WRA_EN17_MSK (0x1u)

/** \brief Offset for Ifx_CPU_ACCEN_WRA_Bits.EN17 */
#define IFX_CPU_ACCEN_WRA_EN17_OFF (17u)

/** \brief Length for Ifx_CPU_ACCEN_WRA_Bits.EN18 */
#define IFX_CPU_ACCEN_WRA_EN18_LEN (1u)

/** \brief Mask for Ifx_CPU_ACCEN_WRA_Bits.EN18 */
#define IFX_CPU_ACCEN_WRA_EN18_MSK (0x1u)

/** \brief Offset for Ifx_CPU_ACCEN_WRA_Bits.EN18 */
#define IFX_CPU_ACCEN_WRA_EN18_OFF (18u)

/** \brief Length for Ifx_CPU_ACCEN_WRA_Bits.EN19 */
#define IFX_CPU_ACCEN_WRA_EN19_LEN (1u)

/** \brief Mask for Ifx_CPU_ACCEN_WRA_Bits.EN19 */
#define IFX_CPU_ACCEN_WRA_EN19_MSK (0x1u)

/** \brief Offset for Ifx_CPU_ACCEN_WRA_Bits.EN19 */
#define IFX_CPU_ACCEN_WRA_EN19_OFF (19u)

/** \brief Length for Ifx_CPU_ACCEN_WRA_Bits.EN20 */
#define IFX_CPU_ACCEN_WRA_EN20_LEN (1u)

/** \brief Mask for Ifx_CPU_ACCEN_WRA_Bits.EN20 */
#define IFX_CPU_ACCEN_WRA_EN20_MSK (0x1u)

/** \brief Offset for Ifx_CPU_ACCEN_WRA_Bits.EN20 */
#define IFX_CPU_ACCEN_WRA_EN20_OFF (20u)

/** \brief Length for Ifx_CPU_ACCEN_WRA_Bits.EN21 */
#define IFX_CPU_ACCEN_WRA_EN21_LEN (1u)

/** \brief Mask for Ifx_CPU_ACCEN_WRA_Bits.EN21 */
#define IFX_CPU_ACCEN_WRA_EN21_MSK (0x1u)

/** \brief Offset for Ifx_CPU_ACCEN_WRA_Bits.EN21 */
#define IFX_CPU_ACCEN_WRA_EN21_OFF (21u)

/** \brief Length for Ifx_CPU_ACCEN_WRA_Bits.EN22 */
#define IFX_CPU_ACCEN_WRA_EN22_LEN (1u)

/** \brief Mask for Ifx_CPU_ACCEN_WRA_Bits.EN22 */
#define IFX_CPU_ACCEN_WRA_EN22_MSK (0x1u)

/** \brief Offset for Ifx_CPU_ACCEN_WRA_Bits.EN22 */
#define IFX_CPU_ACCEN_WRA_EN22_OFF (22u)

/** \brief Length for Ifx_CPU_ACCEN_WRA_Bits.EN23 */
#define IFX_CPU_ACCEN_WRA_EN23_LEN (1u)

/** \brief Mask for Ifx_CPU_ACCEN_WRA_Bits.EN23 */
#define IFX_CPU_ACCEN_WRA_EN23_MSK (0x1u)

/** \brief Offset for Ifx_CPU_ACCEN_WRA_Bits.EN23 */
#define IFX_CPU_ACCEN_WRA_EN23_OFF (23u)

/** \brief Length for Ifx_CPU_ACCEN_WRA_Bits.EN24 */
#define IFX_CPU_ACCEN_WRA_EN24_LEN (1u)

/** \brief Mask for Ifx_CPU_ACCEN_WRA_Bits.EN24 */
#define IFX_CPU_ACCEN_WRA_EN24_MSK (0x1u)

/** \brief Offset for Ifx_CPU_ACCEN_WRA_Bits.EN24 */
#define IFX_CPU_ACCEN_WRA_EN24_OFF (24u)

/** \brief Length for Ifx_CPU_ACCEN_WRA_Bits.EN25 */
#define IFX_CPU_ACCEN_WRA_EN25_LEN (1u)

/** \brief Mask for Ifx_CPU_ACCEN_WRA_Bits.EN25 */
#define IFX_CPU_ACCEN_WRA_EN25_MSK (0x1u)

/** \brief Offset for Ifx_CPU_ACCEN_WRA_Bits.EN25 */
#define IFX_CPU_ACCEN_WRA_EN25_OFF (25u)

/** \brief Length for Ifx_CPU_ACCEN_WRA_Bits.EN26 */
#define IFX_CPU_ACCEN_WRA_EN26_LEN (1u)

/** \brief Mask for Ifx_CPU_ACCEN_WRA_Bits.EN26 */
#define IFX_CPU_ACCEN_WRA_EN26_MSK (0x1u)

/** \brief Offset for Ifx_CPU_ACCEN_WRA_Bits.EN26 */
#define IFX_CPU_ACCEN_WRA_EN26_OFF (26u)

/** \brief Length for Ifx_CPU_ACCEN_WRA_Bits.EN27 */
#define IFX_CPU_ACCEN_WRA_EN27_LEN (1u)

/** \brief Mask for Ifx_CPU_ACCEN_WRA_Bits.EN27 */
#define IFX_CPU_ACCEN_WRA_EN27_MSK (0x1u)

/** \brief Offset for Ifx_CPU_ACCEN_WRA_Bits.EN27 */
#define IFX_CPU_ACCEN_WRA_EN27_OFF (27u)

/** \brief Length for Ifx_CPU_ACCEN_WRA_Bits.EN28 */
#define IFX_CPU_ACCEN_WRA_EN28_LEN (1u)

/** \brief Mask for Ifx_CPU_ACCEN_WRA_Bits.EN28 */
#define IFX_CPU_ACCEN_WRA_EN28_MSK (0x1u)

/** \brief Offset for Ifx_CPU_ACCEN_WRA_Bits.EN28 */
#define IFX_CPU_ACCEN_WRA_EN28_OFF (28u)

/** \brief Length for Ifx_CPU_ACCEN_WRA_Bits.EN29 */
#define IFX_CPU_ACCEN_WRA_EN29_LEN (1u)

/** \brief Mask for Ifx_CPU_ACCEN_WRA_Bits.EN29 */
#define IFX_CPU_ACCEN_WRA_EN29_MSK (0x1u)

/** \brief Offset for Ifx_CPU_ACCEN_WRA_Bits.EN29 */
#define IFX_CPU_ACCEN_WRA_EN29_OFF (29u)

/** \brief Length for Ifx_CPU_ACCEN_WRA_Bits.EN30 */
#define IFX_CPU_ACCEN_WRA_EN30_LEN (1u)

/** \brief Mask for Ifx_CPU_ACCEN_WRA_Bits.EN30 */
#define IFX_CPU_ACCEN_WRA_EN30_MSK (0x1u)

/** \brief Offset for Ifx_CPU_ACCEN_WRA_Bits.EN30 */
#define IFX_CPU_ACCEN_WRA_EN30_OFF (30u)

/** \brief Length for Ifx_CPU_ACCEN_WRA_Bits.EN31 */
#define IFX_CPU_ACCEN_WRA_EN31_LEN (1u)

/** \brief Mask for Ifx_CPU_ACCEN_WRA_Bits.EN31 */
#define IFX_CPU_ACCEN_WRA_EN31_MSK (0x1u)

/** \brief Offset for Ifx_CPU_ACCEN_WRA_Bits.EN31 */
#define IFX_CPU_ACCEN_WRA_EN31_OFF (31u)

/** \brief Length for Ifx_CPU_ACCEN_WRB_SRI_Bits.EN32 */
#define IFX_CPU_ACCEN_WRB_SRI_EN32_LEN (1u)

/** \brief Mask for Ifx_CPU_ACCEN_WRB_SRI_Bits.EN32 */
#define IFX_CPU_ACCEN_WRB_SRI_EN32_MSK (0x1u)

/** \brief Offset for Ifx_CPU_ACCEN_WRB_SRI_Bits.EN32 */
#define IFX_CPU_ACCEN_WRB_SRI_EN32_OFF (0u)

/** \brief Length for Ifx_CPU_ACCEN_WRB_SRI_Bits.EN33 */
#define IFX_CPU_ACCEN_WRB_SRI_EN33_LEN (1u)

/** \brief Mask for Ifx_CPU_ACCEN_WRB_SRI_Bits.EN33 */
#define IFX_CPU_ACCEN_WRB_SRI_EN33_MSK (0x1u)

/** \brief Offset for Ifx_CPU_ACCEN_WRB_SRI_Bits.EN33 */
#define IFX_CPU_ACCEN_WRB_SRI_EN33_OFF (1u)

/** \brief Length for Ifx_CPU_ACCEN_WRB_SRI_Bits.EN34 */
#define IFX_CPU_ACCEN_WRB_SRI_EN34_LEN (1u)

/** \brief Mask for Ifx_CPU_ACCEN_WRB_SRI_Bits.EN34 */
#define IFX_CPU_ACCEN_WRB_SRI_EN34_MSK (0x1u)

/** \brief Offset for Ifx_CPU_ACCEN_WRB_SRI_Bits.EN34 */
#define IFX_CPU_ACCEN_WRB_SRI_EN34_OFF (2u)

/** \brief Length for Ifx_CPU_ACCEN_WRB_SRI_Bits.EN35 */
#define IFX_CPU_ACCEN_WRB_SRI_EN35_LEN (1u)

/** \brief Mask for Ifx_CPU_ACCEN_WRB_SRI_Bits.EN35 */
#define IFX_CPU_ACCEN_WRB_SRI_EN35_MSK (0x1u)

/** \brief Offset for Ifx_CPU_ACCEN_WRB_SRI_Bits.EN35 */
#define IFX_CPU_ACCEN_WRB_SRI_EN35_OFF (3u)

/** \brief Length for Ifx_CPU_ACCEN_WRB_SRI_Bits.EN36 */
#define IFX_CPU_ACCEN_WRB_SRI_EN36_LEN (1u)

/** \brief Mask for Ifx_CPU_ACCEN_WRB_SRI_Bits.EN36 */
#define IFX_CPU_ACCEN_WRB_SRI_EN36_MSK (0x1u)

/** \brief Offset for Ifx_CPU_ACCEN_WRB_SRI_Bits.EN36 */
#define IFX_CPU_ACCEN_WRB_SRI_EN36_OFF (4u)

/** \brief Length for Ifx_CPU_ACCEN_WRB_SRI_Bits.EN37 */
#define IFX_CPU_ACCEN_WRB_SRI_EN37_LEN (1u)

/** \brief Mask for Ifx_CPU_ACCEN_WRB_SRI_Bits.EN37 */
#define IFX_CPU_ACCEN_WRB_SRI_EN37_MSK (0x1u)

/** \brief Offset for Ifx_CPU_ACCEN_WRB_SRI_Bits.EN37 */
#define IFX_CPU_ACCEN_WRB_SRI_EN37_OFF (5u)

/** \brief Length for Ifx_CPU_ACCEN_WRB_SRI_Bits.EN38 */
#define IFX_CPU_ACCEN_WRB_SRI_EN38_LEN (1u)

/** \brief Mask for Ifx_CPU_ACCEN_WRB_SRI_Bits.EN38 */
#define IFX_CPU_ACCEN_WRB_SRI_EN38_MSK (0x1u)

/** \brief Offset for Ifx_CPU_ACCEN_WRB_SRI_Bits.EN38 */
#define IFX_CPU_ACCEN_WRB_SRI_EN38_OFF (6u)

/** \brief Length for Ifx_CPU_ACCEN_WRB_SRI_Bits.EN39 */
#define IFX_CPU_ACCEN_WRB_SRI_EN39_LEN (1u)

/** \brief Mask for Ifx_CPU_ACCEN_WRB_SRI_Bits.EN39 */
#define IFX_CPU_ACCEN_WRB_SRI_EN39_MSK (0x1u)

/** \brief Offset for Ifx_CPU_ACCEN_WRB_SRI_Bits.EN39 */
#define IFX_CPU_ACCEN_WRB_SRI_EN39_OFF (7u)

/** \brief Length for Ifx_CPU_ACCEN_WRB_SRI_Bits.EN40 */
#define IFX_CPU_ACCEN_WRB_SRI_EN40_LEN (1u)

/** \brief Mask for Ifx_CPU_ACCEN_WRB_SRI_Bits.EN40 */
#define IFX_CPU_ACCEN_WRB_SRI_EN40_MSK (0x1u)

/** \brief Offset for Ifx_CPU_ACCEN_WRB_SRI_Bits.EN40 */
#define IFX_CPU_ACCEN_WRB_SRI_EN40_OFF (8u)

/** \brief Length for Ifx_CPU_ACCEN_WRB_SRI_Bits.EN41 */
#define IFX_CPU_ACCEN_WRB_SRI_EN41_LEN (1u)

/** \brief Mask for Ifx_CPU_ACCEN_WRB_SRI_Bits.EN41 */
#define IFX_CPU_ACCEN_WRB_SRI_EN41_MSK (0x1u)

/** \brief Offset for Ifx_CPU_ACCEN_WRB_SRI_Bits.EN41 */
#define IFX_CPU_ACCEN_WRB_SRI_EN41_OFF (9u)

/** \brief Length for Ifx_CPU_ACCEN_WRB_SRI_Bits.EN42 */
#define IFX_CPU_ACCEN_WRB_SRI_EN42_LEN (1u)

/** \brief Mask for Ifx_CPU_ACCEN_WRB_SRI_Bits.EN42 */
#define IFX_CPU_ACCEN_WRB_SRI_EN42_MSK (0x1u)

/** \brief Offset for Ifx_CPU_ACCEN_WRB_SRI_Bits.EN42 */
#define IFX_CPU_ACCEN_WRB_SRI_EN42_OFF (10u)

/** \brief Length for Ifx_CPU_ACCEN_WRB_SRI_Bits.EN43 */
#define IFX_CPU_ACCEN_WRB_SRI_EN43_LEN (1u)

/** \brief Mask for Ifx_CPU_ACCEN_WRB_SRI_Bits.EN43 */
#define IFX_CPU_ACCEN_WRB_SRI_EN43_MSK (0x1u)

/** \brief Offset for Ifx_CPU_ACCEN_WRB_SRI_Bits.EN43 */
#define IFX_CPU_ACCEN_WRB_SRI_EN43_OFF (11u)

/** \brief Length for Ifx_CPU_ACCEN_WRB_SRI_Bits.EN44 */
#define IFX_CPU_ACCEN_WRB_SRI_EN44_LEN (1u)

/** \brief Mask for Ifx_CPU_ACCEN_WRB_SRI_Bits.EN44 */
#define IFX_CPU_ACCEN_WRB_SRI_EN44_MSK (0x1u)

/** \brief Offset for Ifx_CPU_ACCEN_WRB_SRI_Bits.EN44 */
#define IFX_CPU_ACCEN_WRB_SRI_EN44_OFF (12u)

/** \brief Length for Ifx_CPU_ACCEN_WRB_SRI_Bits.EN45 */
#define IFX_CPU_ACCEN_WRB_SRI_EN45_LEN (1u)

/** \brief Mask for Ifx_CPU_ACCEN_WRB_SRI_Bits.EN45 */
#define IFX_CPU_ACCEN_WRB_SRI_EN45_MSK (0x1u)

/** \brief Offset for Ifx_CPU_ACCEN_WRB_SRI_Bits.EN45 */
#define IFX_CPU_ACCEN_WRB_SRI_EN45_OFF (13u)

/** \brief Length for Ifx_CPU_ACCEN_WRB_SRI_Bits.EN46 */
#define IFX_CPU_ACCEN_WRB_SRI_EN46_LEN (1u)

/** \brief Mask for Ifx_CPU_ACCEN_WRB_SRI_Bits.EN46 */
#define IFX_CPU_ACCEN_WRB_SRI_EN46_MSK (0x1u)

/** \brief Offset for Ifx_CPU_ACCEN_WRB_SRI_Bits.EN46 */
#define IFX_CPU_ACCEN_WRB_SRI_EN46_OFF (14u)

/** \brief Length for Ifx_CPU_ACCEN_WRB_SRI_Bits.EN47 */
#define IFX_CPU_ACCEN_WRB_SRI_EN47_LEN (1u)

/** \brief Mask for Ifx_CPU_ACCEN_WRB_SRI_Bits.EN47 */
#define IFX_CPU_ACCEN_WRB_SRI_EN47_MSK (0x1u)

/** \brief Offset for Ifx_CPU_ACCEN_WRB_SRI_Bits.EN47 */
#define IFX_CPU_ACCEN_WRB_SRI_EN47_OFF (15u)

/** \brief Length for Ifx_CPU_ACCEN_WRB_SRI_Bits.EN48 */
#define IFX_CPU_ACCEN_WRB_SRI_EN48_LEN (1u)

/** \brief Mask for Ifx_CPU_ACCEN_WRB_SRI_Bits.EN48 */
#define IFX_CPU_ACCEN_WRB_SRI_EN48_MSK (0x1u)

/** \brief Offset for Ifx_CPU_ACCEN_WRB_SRI_Bits.EN48 */
#define IFX_CPU_ACCEN_WRB_SRI_EN48_OFF (16u)

/** \brief Length for Ifx_CPU_ACCEN_WRB_SRI_Bits.EN49 */
#define IFX_CPU_ACCEN_WRB_SRI_EN49_LEN (1u)

/** \brief Mask for Ifx_CPU_ACCEN_WRB_SRI_Bits.EN49 */
#define IFX_CPU_ACCEN_WRB_SRI_EN49_MSK (0x1u)

/** \brief Offset for Ifx_CPU_ACCEN_WRB_SRI_Bits.EN49 */
#define IFX_CPU_ACCEN_WRB_SRI_EN49_OFF (17u)

/** \brief Length for Ifx_CPU_ACCEN_WRB_SRI_Bits.EN50 */
#define IFX_CPU_ACCEN_WRB_SRI_EN50_LEN (1u)

/** \brief Mask for Ifx_CPU_ACCEN_WRB_SRI_Bits.EN50 */
#define IFX_CPU_ACCEN_WRB_SRI_EN50_MSK (0x1u)

/** \brief Offset for Ifx_CPU_ACCEN_WRB_SRI_Bits.EN50 */
#define IFX_CPU_ACCEN_WRB_SRI_EN50_OFF (18u)

/** \brief Length for Ifx_CPU_ACCEN_WRB_SRI_Bits.EN51 */
#define IFX_CPU_ACCEN_WRB_SRI_EN51_LEN (1u)

/** \brief Mask for Ifx_CPU_ACCEN_WRB_SRI_Bits.EN51 */
#define IFX_CPU_ACCEN_WRB_SRI_EN51_MSK (0x1u)

/** \brief Offset for Ifx_CPU_ACCEN_WRB_SRI_Bits.EN51 */
#define IFX_CPU_ACCEN_WRB_SRI_EN51_OFF (19u)

/** \brief Length for Ifx_CPU_ACCEN_WRB_SRI_Bits.EN52 */
#define IFX_CPU_ACCEN_WRB_SRI_EN52_LEN (1u)

/** \brief Mask for Ifx_CPU_ACCEN_WRB_SRI_Bits.EN52 */
#define IFX_CPU_ACCEN_WRB_SRI_EN52_MSK (0x1u)

/** \brief Offset for Ifx_CPU_ACCEN_WRB_SRI_Bits.EN52 */
#define IFX_CPU_ACCEN_WRB_SRI_EN52_OFF (20u)

/** \brief Length for Ifx_CPU_ACCEN_WRB_SRI_Bits.EN53 */
#define IFX_CPU_ACCEN_WRB_SRI_EN53_LEN (1u)

/** \brief Mask for Ifx_CPU_ACCEN_WRB_SRI_Bits.EN53 */
#define IFX_CPU_ACCEN_WRB_SRI_EN53_MSK (0x1u)

/** \brief Offset for Ifx_CPU_ACCEN_WRB_SRI_Bits.EN53 */
#define IFX_CPU_ACCEN_WRB_SRI_EN53_OFF (21u)

/** \brief Length for Ifx_CPU_ACCEN_WRB_SRI_Bits.EN54 */
#define IFX_CPU_ACCEN_WRB_SRI_EN54_LEN (1u)

/** \brief Mask for Ifx_CPU_ACCEN_WRB_SRI_Bits.EN54 */
#define IFX_CPU_ACCEN_WRB_SRI_EN54_MSK (0x1u)

/** \brief Offset for Ifx_CPU_ACCEN_WRB_SRI_Bits.EN54 */
#define IFX_CPU_ACCEN_WRB_SRI_EN54_OFF (22u)

/** \brief Length for Ifx_CPU_ACCEN_WRB_SRI_Bits.EN55 */
#define IFX_CPU_ACCEN_WRB_SRI_EN55_LEN (1u)

/** \brief Mask for Ifx_CPU_ACCEN_WRB_SRI_Bits.EN55 */
#define IFX_CPU_ACCEN_WRB_SRI_EN55_MSK (0x1u)

/** \brief Offset for Ifx_CPU_ACCEN_WRB_SRI_Bits.EN55 */
#define IFX_CPU_ACCEN_WRB_SRI_EN55_OFF (23u)

/** \brief Length for Ifx_CPU_ACCEN_WRB_SRI_Bits.EN56 */
#define IFX_CPU_ACCEN_WRB_SRI_EN56_LEN (1u)

/** \brief Mask for Ifx_CPU_ACCEN_WRB_SRI_Bits.EN56 */
#define IFX_CPU_ACCEN_WRB_SRI_EN56_MSK (0x1u)

/** \brief Offset for Ifx_CPU_ACCEN_WRB_SRI_Bits.EN56 */
#define IFX_CPU_ACCEN_WRB_SRI_EN56_OFF (24u)

/** \brief Length for Ifx_CPU_ACCEN_WRB_SRI_Bits.EN57 */
#define IFX_CPU_ACCEN_WRB_SRI_EN57_LEN (1u)

/** \brief Mask for Ifx_CPU_ACCEN_WRB_SRI_Bits.EN57 */
#define IFX_CPU_ACCEN_WRB_SRI_EN57_MSK (0x1u)

/** \brief Offset for Ifx_CPU_ACCEN_WRB_SRI_Bits.EN57 */
#define IFX_CPU_ACCEN_WRB_SRI_EN57_OFF (25u)

/** \brief Length for Ifx_CPU_ACCEN_WRB_SRI_Bits.EN58 */
#define IFX_CPU_ACCEN_WRB_SRI_EN58_LEN (1u)

/** \brief Mask for Ifx_CPU_ACCEN_WRB_SRI_Bits.EN58 */
#define IFX_CPU_ACCEN_WRB_SRI_EN58_MSK (0x1u)

/** \brief Offset for Ifx_CPU_ACCEN_WRB_SRI_Bits.EN58 */
#define IFX_CPU_ACCEN_WRB_SRI_EN58_OFF (26u)

/** \brief Length for Ifx_CPU_ACCEN_WRB_SRI_Bits.EN59 */
#define IFX_CPU_ACCEN_WRB_SRI_EN59_LEN (1u)

/** \brief Mask for Ifx_CPU_ACCEN_WRB_SRI_Bits.EN59 */
#define IFX_CPU_ACCEN_WRB_SRI_EN59_MSK (0x1u)

/** \brief Offset for Ifx_CPU_ACCEN_WRB_SRI_Bits.EN59 */
#define IFX_CPU_ACCEN_WRB_SRI_EN59_OFF (27u)

/** \brief Length for Ifx_CPU_ACCEN_WRB_SRI_Bits.EN60 */
#define IFX_CPU_ACCEN_WRB_SRI_EN60_LEN (1u)

/** \brief Mask for Ifx_CPU_ACCEN_WRB_SRI_Bits.EN60 */
#define IFX_CPU_ACCEN_WRB_SRI_EN60_MSK (0x1u)

/** \brief Offset for Ifx_CPU_ACCEN_WRB_SRI_Bits.EN60 */
#define IFX_CPU_ACCEN_WRB_SRI_EN60_OFF (28u)

/** \brief Length for Ifx_CPU_ACCEN_WRB_SRI_Bits.EN61 */
#define IFX_CPU_ACCEN_WRB_SRI_EN61_LEN (1u)

/** \brief Mask for Ifx_CPU_ACCEN_WRB_SRI_Bits.EN61 */
#define IFX_CPU_ACCEN_WRB_SRI_EN61_MSK (0x1u)

/** \brief Offset for Ifx_CPU_ACCEN_WRB_SRI_Bits.EN61 */
#define IFX_CPU_ACCEN_WRB_SRI_EN61_OFF (29u)

/** \brief Length for Ifx_CPU_ACCEN_WRB_SRI_Bits.EN62 */
#define IFX_CPU_ACCEN_WRB_SRI_EN62_LEN (1u)

/** \brief Mask for Ifx_CPU_ACCEN_WRB_SRI_Bits.EN62 */
#define IFX_CPU_ACCEN_WRB_SRI_EN62_MSK (0x1u)

/** \brief Offset for Ifx_CPU_ACCEN_WRB_SRI_Bits.EN62 */
#define IFX_CPU_ACCEN_WRB_SRI_EN62_OFF (30u)

/** \brief Length for Ifx_CPU_ACCEN_WRB_SRI_Bits.EN63 */
#define IFX_CPU_ACCEN_WRB_SRI_EN63_LEN (1u)

/** \brief Mask for Ifx_CPU_ACCEN_WRB_SRI_Bits.EN63 */
#define IFX_CPU_ACCEN_WRB_SRI_EN63_MSK (0x1u)

/** \brief Offset for Ifx_CPU_ACCEN_WRB_SRI_Bits.EN63 */
#define IFX_CPU_ACCEN_WRB_SRI_EN63_OFF (31u)

/** \brief Length for Ifx_CPU_ACCEN_RDA_Bits.EN00 */
#define IFX_CPU_ACCEN_RDA_EN00_LEN (1u)

/** \brief Mask for Ifx_CPU_ACCEN_RDA_Bits.EN00 */
#define IFX_CPU_ACCEN_RDA_EN00_MSK (0x1u)

/** \brief Offset for Ifx_CPU_ACCEN_RDA_Bits.EN00 */
#define IFX_CPU_ACCEN_RDA_EN00_OFF (0u)

/** \brief Length for Ifx_CPU_ACCEN_RDA_Bits.EN01 */
#define IFX_CPU_ACCEN_RDA_EN01_LEN (1u)

/** \brief Mask for Ifx_CPU_ACCEN_RDA_Bits.EN01 */
#define IFX_CPU_ACCEN_RDA_EN01_MSK (0x1u)

/** \brief Offset for Ifx_CPU_ACCEN_RDA_Bits.EN01 */
#define IFX_CPU_ACCEN_RDA_EN01_OFF (1u)

/** \brief Length for Ifx_CPU_ACCEN_RDA_Bits.EN02 */
#define IFX_CPU_ACCEN_RDA_EN02_LEN (1u)

/** \brief Mask for Ifx_CPU_ACCEN_RDA_Bits.EN02 */
#define IFX_CPU_ACCEN_RDA_EN02_MSK (0x1u)

/** \brief Offset for Ifx_CPU_ACCEN_RDA_Bits.EN02 */
#define IFX_CPU_ACCEN_RDA_EN02_OFF (2u)

/** \brief Length for Ifx_CPU_ACCEN_RDA_Bits.EN03 */
#define IFX_CPU_ACCEN_RDA_EN03_LEN (1u)

/** \brief Mask for Ifx_CPU_ACCEN_RDA_Bits.EN03 */
#define IFX_CPU_ACCEN_RDA_EN03_MSK (0x1u)

/** \brief Offset for Ifx_CPU_ACCEN_RDA_Bits.EN03 */
#define IFX_CPU_ACCEN_RDA_EN03_OFF (3u)

/** \brief Length for Ifx_CPU_ACCEN_RDA_Bits.EN04 */
#define IFX_CPU_ACCEN_RDA_EN04_LEN (1u)

/** \brief Mask for Ifx_CPU_ACCEN_RDA_Bits.EN04 */
#define IFX_CPU_ACCEN_RDA_EN04_MSK (0x1u)

/** \brief Offset for Ifx_CPU_ACCEN_RDA_Bits.EN04 */
#define IFX_CPU_ACCEN_RDA_EN04_OFF (4u)

/** \brief Length for Ifx_CPU_ACCEN_RDA_Bits.EN05 */
#define IFX_CPU_ACCEN_RDA_EN05_LEN (1u)

/** \brief Mask for Ifx_CPU_ACCEN_RDA_Bits.EN05 */
#define IFX_CPU_ACCEN_RDA_EN05_MSK (0x1u)

/** \brief Offset for Ifx_CPU_ACCEN_RDA_Bits.EN05 */
#define IFX_CPU_ACCEN_RDA_EN05_OFF (5u)

/** \brief Length for Ifx_CPU_ACCEN_RDA_Bits.EN06 */
#define IFX_CPU_ACCEN_RDA_EN06_LEN (1u)

/** \brief Mask for Ifx_CPU_ACCEN_RDA_Bits.EN06 */
#define IFX_CPU_ACCEN_RDA_EN06_MSK (0x1u)

/** \brief Offset for Ifx_CPU_ACCEN_RDA_Bits.EN06 */
#define IFX_CPU_ACCEN_RDA_EN06_OFF (6u)

/** \brief Length for Ifx_CPU_ACCEN_RDA_Bits.EN07 */
#define IFX_CPU_ACCEN_RDA_EN07_LEN (1u)

/** \brief Mask for Ifx_CPU_ACCEN_RDA_Bits.EN07 */
#define IFX_CPU_ACCEN_RDA_EN07_MSK (0x1u)

/** \brief Offset for Ifx_CPU_ACCEN_RDA_Bits.EN07 */
#define IFX_CPU_ACCEN_RDA_EN07_OFF (7u)

/** \brief Length for Ifx_CPU_ACCEN_RDA_Bits.EN08 */
#define IFX_CPU_ACCEN_RDA_EN08_LEN (1u)

/** \brief Mask for Ifx_CPU_ACCEN_RDA_Bits.EN08 */
#define IFX_CPU_ACCEN_RDA_EN08_MSK (0x1u)

/** \brief Offset for Ifx_CPU_ACCEN_RDA_Bits.EN08 */
#define IFX_CPU_ACCEN_RDA_EN08_OFF (8u)

/** \brief Length for Ifx_CPU_ACCEN_RDA_Bits.EN09 */
#define IFX_CPU_ACCEN_RDA_EN09_LEN (1u)

/** \brief Mask for Ifx_CPU_ACCEN_RDA_Bits.EN09 */
#define IFX_CPU_ACCEN_RDA_EN09_MSK (0x1u)

/** \brief Offset for Ifx_CPU_ACCEN_RDA_Bits.EN09 */
#define IFX_CPU_ACCEN_RDA_EN09_OFF (9u)

/** \brief Length for Ifx_CPU_ACCEN_RDA_Bits.EN10 */
#define IFX_CPU_ACCEN_RDA_EN10_LEN (1u)

/** \brief Mask for Ifx_CPU_ACCEN_RDA_Bits.EN10 */
#define IFX_CPU_ACCEN_RDA_EN10_MSK (0x1u)

/** \brief Offset for Ifx_CPU_ACCEN_RDA_Bits.EN10 */
#define IFX_CPU_ACCEN_RDA_EN10_OFF (10u)

/** \brief Length for Ifx_CPU_ACCEN_RDA_Bits.EN11 */
#define IFX_CPU_ACCEN_RDA_EN11_LEN (1u)

/** \brief Mask for Ifx_CPU_ACCEN_RDA_Bits.EN11 */
#define IFX_CPU_ACCEN_RDA_EN11_MSK (0x1u)

/** \brief Offset for Ifx_CPU_ACCEN_RDA_Bits.EN11 */
#define IFX_CPU_ACCEN_RDA_EN11_OFF (11u)

/** \brief Length for Ifx_CPU_ACCEN_RDA_Bits.EN12 */
#define IFX_CPU_ACCEN_RDA_EN12_LEN (1u)

/** \brief Mask for Ifx_CPU_ACCEN_RDA_Bits.EN12 */
#define IFX_CPU_ACCEN_RDA_EN12_MSK (0x1u)

/** \brief Offset for Ifx_CPU_ACCEN_RDA_Bits.EN12 */
#define IFX_CPU_ACCEN_RDA_EN12_OFF (12u)

/** \brief Length for Ifx_CPU_ACCEN_RDA_Bits.EN13 */
#define IFX_CPU_ACCEN_RDA_EN13_LEN (1u)

/** \brief Mask for Ifx_CPU_ACCEN_RDA_Bits.EN13 */
#define IFX_CPU_ACCEN_RDA_EN13_MSK (0x1u)

/** \brief Offset for Ifx_CPU_ACCEN_RDA_Bits.EN13 */
#define IFX_CPU_ACCEN_RDA_EN13_OFF (13u)

/** \brief Length for Ifx_CPU_ACCEN_RDA_Bits.EN14 */
#define IFX_CPU_ACCEN_RDA_EN14_LEN (1u)

/** \brief Mask for Ifx_CPU_ACCEN_RDA_Bits.EN14 */
#define IFX_CPU_ACCEN_RDA_EN14_MSK (0x1u)

/** \brief Offset for Ifx_CPU_ACCEN_RDA_Bits.EN14 */
#define IFX_CPU_ACCEN_RDA_EN14_OFF (14u)

/** \brief Length for Ifx_CPU_ACCEN_RDA_Bits.EN15 */
#define IFX_CPU_ACCEN_RDA_EN15_LEN (1u)

/** \brief Mask for Ifx_CPU_ACCEN_RDA_Bits.EN15 */
#define IFX_CPU_ACCEN_RDA_EN15_MSK (0x1u)

/** \brief Offset for Ifx_CPU_ACCEN_RDA_Bits.EN15 */
#define IFX_CPU_ACCEN_RDA_EN15_OFF (15u)

/** \brief Length for Ifx_CPU_ACCEN_RDA_Bits.EN16 */
#define IFX_CPU_ACCEN_RDA_EN16_LEN (1u)

/** \brief Mask for Ifx_CPU_ACCEN_RDA_Bits.EN16 */
#define IFX_CPU_ACCEN_RDA_EN16_MSK (0x1u)

/** \brief Offset for Ifx_CPU_ACCEN_RDA_Bits.EN16 */
#define IFX_CPU_ACCEN_RDA_EN16_OFF (16u)

/** \brief Length for Ifx_CPU_ACCEN_RDA_Bits.EN17 */
#define IFX_CPU_ACCEN_RDA_EN17_LEN (1u)

/** \brief Mask for Ifx_CPU_ACCEN_RDA_Bits.EN17 */
#define IFX_CPU_ACCEN_RDA_EN17_MSK (0x1u)

/** \brief Offset for Ifx_CPU_ACCEN_RDA_Bits.EN17 */
#define IFX_CPU_ACCEN_RDA_EN17_OFF (17u)

/** \brief Length for Ifx_CPU_ACCEN_RDA_Bits.EN18 */
#define IFX_CPU_ACCEN_RDA_EN18_LEN (1u)

/** \brief Mask for Ifx_CPU_ACCEN_RDA_Bits.EN18 */
#define IFX_CPU_ACCEN_RDA_EN18_MSK (0x1u)

/** \brief Offset for Ifx_CPU_ACCEN_RDA_Bits.EN18 */
#define IFX_CPU_ACCEN_RDA_EN18_OFF (18u)

/** \brief Length for Ifx_CPU_ACCEN_RDA_Bits.EN19 */
#define IFX_CPU_ACCEN_RDA_EN19_LEN (1u)

/** \brief Mask for Ifx_CPU_ACCEN_RDA_Bits.EN19 */
#define IFX_CPU_ACCEN_RDA_EN19_MSK (0x1u)

/** \brief Offset for Ifx_CPU_ACCEN_RDA_Bits.EN19 */
#define IFX_CPU_ACCEN_RDA_EN19_OFF (19u)

/** \brief Length for Ifx_CPU_ACCEN_RDA_Bits.EN20 */
#define IFX_CPU_ACCEN_RDA_EN20_LEN (1u)

/** \brief Mask for Ifx_CPU_ACCEN_RDA_Bits.EN20 */
#define IFX_CPU_ACCEN_RDA_EN20_MSK (0x1u)

/** \brief Offset for Ifx_CPU_ACCEN_RDA_Bits.EN20 */
#define IFX_CPU_ACCEN_RDA_EN20_OFF (20u)

/** \brief Length for Ifx_CPU_ACCEN_RDA_Bits.EN21 */
#define IFX_CPU_ACCEN_RDA_EN21_LEN (1u)

/** \brief Mask for Ifx_CPU_ACCEN_RDA_Bits.EN21 */
#define IFX_CPU_ACCEN_RDA_EN21_MSK (0x1u)

/** \brief Offset for Ifx_CPU_ACCEN_RDA_Bits.EN21 */
#define IFX_CPU_ACCEN_RDA_EN21_OFF (21u)

/** \brief Length for Ifx_CPU_ACCEN_RDA_Bits.EN22 */
#define IFX_CPU_ACCEN_RDA_EN22_LEN (1u)

/** \brief Mask for Ifx_CPU_ACCEN_RDA_Bits.EN22 */
#define IFX_CPU_ACCEN_RDA_EN22_MSK (0x1u)

/** \brief Offset for Ifx_CPU_ACCEN_RDA_Bits.EN22 */
#define IFX_CPU_ACCEN_RDA_EN22_OFF (22u)

/** \brief Length for Ifx_CPU_ACCEN_RDA_Bits.EN23 */
#define IFX_CPU_ACCEN_RDA_EN23_LEN (1u)

/** \brief Mask for Ifx_CPU_ACCEN_RDA_Bits.EN23 */
#define IFX_CPU_ACCEN_RDA_EN23_MSK (0x1u)

/** \brief Offset for Ifx_CPU_ACCEN_RDA_Bits.EN23 */
#define IFX_CPU_ACCEN_RDA_EN23_OFF (23u)

/** \brief Length for Ifx_CPU_ACCEN_RDA_Bits.EN24 */
#define IFX_CPU_ACCEN_RDA_EN24_LEN (1u)

/** \brief Mask for Ifx_CPU_ACCEN_RDA_Bits.EN24 */
#define IFX_CPU_ACCEN_RDA_EN24_MSK (0x1u)

/** \brief Offset for Ifx_CPU_ACCEN_RDA_Bits.EN24 */
#define IFX_CPU_ACCEN_RDA_EN24_OFF (24u)

/** \brief Length for Ifx_CPU_ACCEN_RDA_Bits.EN25 */
#define IFX_CPU_ACCEN_RDA_EN25_LEN (1u)

/** \brief Mask for Ifx_CPU_ACCEN_RDA_Bits.EN25 */
#define IFX_CPU_ACCEN_RDA_EN25_MSK (0x1u)

/** \brief Offset for Ifx_CPU_ACCEN_RDA_Bits.EN25 */
#define IFX_CPU_ACCEN_RDA_EN25_OFF (25u)

/** \brief Length for Ifx_CPU_ACCEN_RDA_Bits.EN26 */
#define IFX_CPU_ACCEN_RDA_EN26_LEN (1u)

/** \brief Mask for Ifx_CPU_ACCEN_RDA_Bits.EN26 */
#define IFX_CPU_ACCEN_RDA_EN26_MSK (0x1u)

/** \brief Offset for Ifx_CPU_ACCEN_RDA_Bits.EN26 */
#define IFX_CPU_ACCEN_RDA_EN26_OFF (26u)

/** \brief Length for Ifx_CPU_ACCEN_RDA_Bits.EN27 */
#define IFX_CPU_ACCEN_RDA_EN27_LEN (1u)

/** \brief Mask for Ifx_CPU_ACCEN_RDA_Bits.EN27 */
#define IFX_CPU_ACCEN_RDA_EN27_MSK (0x1u)

/** \brief Offset for Ifx_CPU_ACCEN_RDA_Bits.EN27 */
#define IFX_CPU_ACCEN_RDA_EN27_OFF (27u)

/** \brief Length for Ifx_CPU_ACCEN_RDA_Bits.EN28 */
#define IFX_CPU_ACCEN_RDA_EN28_LEN (1u)

/** \brief Mask for Ifx_CPU_ACCEN_RDA_Bits.EN28 */
#define IFX_CPU_ACCEN_RDA_EN28_MSK (0x1u)

/** \brief Offset for Ifx_CPU_ACCEN_RDA_Bits.EN28 */
#define IFX_CPU_ACCEN_RDA_EN28_OFF (28u)

/** \brief Length for Ifx_CPU_ACCEN_RDA_Bits.EN29 */
#define IFX_CPU_ACCEN_RDA_EN29_LEN (1u)

/** \brief Mask for Ifx_CPU_ACCEN_RDA_Bits.EN29 */
#define IFX_CPU_ACCEN_RDA_EN29_MSK (0x1u)

/** \brief Offset for Ifx_CPU_ACCEN_RDA_Bits.EN29 */
#define IFX_CPU_ACCEN_RDA_EN29_OFF (29u)

/** \brief Length for Ifx_CPU_ACCEN_RDA_Bits.EN30 */
#define IFX_CPU_ACCEN_RDA_EN30_LEN (1u)

/** \brief Mask for Ifx_CPU_ACCEN_RDA_Bits.EN30 */
#define IFX_CPU_ACCEN_RDA_EN30_MSK (0x1u)

/** \brief Offset for Ifx_CPU_ACCEN_RDA_Bits.EN30 */
#define IFX_CPU_ACCEN_RDA_EN30_OFF (30u)

/** \brief Length for Ifx_CPU_ACCEN_RDA_Bits.EN31 */
#define IFX_CPU_ACCEN_RDA_EN31_LEN (1u)

/** \brief Mask for Ifx_CPU_ACCEN_RDA_Bits.EN31 */
#define IFX_CPU_ACCEN_RDA_EN31_MSK (0x1u)

/** \brief Offset for Ifx_CPU_ACCEN_RDA_Bits.EN31 */
#define IFX_CPU_ACCEN_RDA_EN31_OFF (31u)

/** \brief Length for Ifx_CPU_ACCEN_RDB_SRI_Bits.EN32 */
#define IFX_CPU_ACCEN_RDB_SRI_EN32_LEN (1u)

/** \brief Mask for Ifx_CPU_ACCEN_RDB_SRI_Bits.EN32 */
#define IFX_CPU_ACCEN_RDB_SRI_EN32_MSK (0x1u)

/** \brief Offset for Ifx_CPU_ACCEN_RDB_SRI_Bits.EN32 */
#define IFX_CPU_ACCEN_RDB_SRI_EN32_OFF (0u)

/** \brief Length for Ifx_CPU_ACCEN_RDB_SRI_Bits.EN33 */
#define IFX_CPU_ACCEN_RDB_SRI_EN33_LEN (1u)

/** \brief Mask for Ifx_CPU_ACCEN_RDB_SRI_Bits.EN33 */
#define IFX_CPU_ACCEN_RDB_SRI_EN33_MSK (0x1u)

/** \brief Offset for Ifx_CPU_ACCEN_RDB_SRI_Bits.EN33 */
#define IFX_CPU_ACCEN_RDB_SRI_EN33_OFF (1u)

/** \brief Length for Ifx_CPU_ACCEN_RDB_SRI_Bits.EN34 */
#define IFX_CPU_ACCEN_RDB_SRI_EN34_LEN (1u)

/** \brief Mask for Ifx_CPU_ACCEN_RDB_SRI_Bits.EN34 */
#define IFX_CPU_ACCEN_RDB_SRI_EN34_MSK (0x1u)

/** \brief Offset for Ifx_CPU_ACCEN_RDB_SRI_Bits.EN34 */
#define IFX_CPU_ACCEN_RDB_SRI_EN34_OFF (2u)

/** \brief Length for Ifx_CPU_ACCEN_RDB_SRI_Bits.EN35 */
#define IFX_CPU_ACCEN_RDB_SRI_EN35_LEN (1u)

/** \brief Mask for Ifx_CPU_ACCEN_RDB_SRI_Bits.EN35 */
#define IFX_CPU_ACCEN_RDB_SRI_EN35_MSK (0x1u)

/** \brief Offset for Ifx_CPU_ACCEN_RDB_SRI_Bits.EN35 */
#define IFX_CPU_ACCEN_RDB_SRI_EN35_OFF (3u)

/** \brief Length for Ifx_CPU_ACCEN_RDB_SRI_Bits.EN36 */
#define IFX_CPU_ACCEN_RDB_SRI_EN36_LEN (1u)

/** \brief Mask for Ifx_CPU_ACCEN_RDB_SRI_Bits.EN36 */
#define IFX_CPU_ACCEN_RDB_SRI_EN36_MSK (0x1u)

/** \brief Offset for Ifx_CPU_ACCEN_RDB_SRI_Bits.EN36 */
#define IFX_CPU_ACCEN_RDB_SRI_EN36_OFF (4u)

/** \brief Length for Ifx_CPU_ACCEN_RDB_SRI_Bits.EN37 */
#define IFX_CPU_ACCEN_RDB_SRI_EN37_LEN (1u)

/** \brief Mask for Ifx_CPU_ACCEN_RDB_SRI_Bits.EN37 */
#define IFX_CPU_ACCEN_RDB_SRI_EN37_MSK (0x1u)

/** \brief Offset for Ifx_CPU_ACCEN_RDB_SRI_Bits.EN37 */
#define IFX_CPU_ACCEN_RDB_SRI_EN37_OFF (5u)

/** \brief Length for Ifx_CPU_ACCEN_RDB_SRI_Bits.EN38 */
#define IFX_CPU_ACCEN_RDB_SRI_EN38_LEN (1u)

/** \brief Mask for Ifx_CPU_ACCEN_RDB_SRI_Bits.EN38 */
#define IFX_CPU_ACCEN_RDB_SRI_EN38_MSK (0x1u)

/** \brief Offset for Ifx_CPU_ACCEN_RDB_SRI_Bits.EN38 */
#define IFX_CPU_ACCEN_RDB_SRI_EN38_OFF (6u)

/** \brief Length for Ifx_CPU_ACCEN_RDB_SRI_Bits.EN39 */
#define IFX_CPU_ACCEN_RDB_SRI_EN39_LEN (1u)

/** \brief Mask for Ifx_CPU_ACCEN_RDB_SRI_Bits.EN39 */
#define IFX_CPU_ACCEN_RDB_SRI_EN39_MSK (0x1u)

/** \brief Offset for Ifx_CPU_ACCEN_RDB_SRI_Bits.EN39 */
#define IFX_CPU_ACCEN_RDB_SRI_EN39_OFF (7u)

/** \brief Length for Ifx_CPU_ACCEN_RDB_SRI_Bits.EN40 */
#define IFX_CPU_ACCEN_RDB_SRI_EN40_LEN (1u)

/** \brief Mask for Ifx_CPU_ACCEN_RDB_SRI_Bits.EN40 */
#define IFX_CPU_ACCEN_RDB_SRI_EN40_MSK (0x1u)

/** \brief Offset for Ifx_CPU_ACCEN_RDB_SRI_Bits.EN40 */
#define IFX_CPU_ACCEN_RDB_SRI_EN40_OFF (8u)

/** \brief Length for Ifx_CPU_ACCEN_RDB_SRI_Bits.EN41 */
#define IFX_CPU_ACCEN_RDB_SRI_EN41_LEN (1u)

/** \brief Mask for Ifx_CPU_ACCEN_RDB_SRI_Bits.EN41 */
#define IFX_CPU_ACCEN_RDB_SRI_EN41_MSK (0x1u)

/** \brief Offset for Ifx_CPU_ACCEN_RDB_SRI_Bits.EN41 */
#define IFX_CPU_ACCEN_RDB_SRI_EN41_OFF (9u)

/** \brief Length for Ifx_CPU_ACCEN_RDB_SRI_Bits.EN42 */
#define IFX_CPU_ACCEN_RDB_SRI_EN42_LEN (1u)

/** \brief Mask for Ifx_CPU_ACCEN_RDB_SRI_Bits.EN42 */
#define IFX_CPU_ACCEN_RDB_SRI_EN42_MSK (0x1u)

/** \brief Offset for Ifx_CPU_ACCEN_RDB_SRI_Bits.EN42 */
#define IFX_CPU_ACCEN_RDB_SRI_EN42_OFF (10u)

/** \brief Length for Ifx_CPU_ACCEN_RDB_SRI_Bits.EN43 */
#define IFX_CPU_ACCEN_RDB_SRI_EN43_LEN (1u)

/** \brief Mask for Ifx_CPU_ACCEN_RDB_SRI_Bits.EN43 */
#define IFX_CPU_ACCEN_RDB_SRI_EN43_MSK (0x1u)

/** \brief Offset for Ifx_CPU_ACCEN_RDB_SRI_Bits.EN43 */
#define IFX_CPU_ACCEN_RDB_SRI_EN43_OFF (11u)

/** \brief Length for Ifx_CPU_ACCEN_RDB_SRI_Bits.EN44 */
#define IFX_CPU_ACCEN_RDB_SRI_EN44_LEN (1u)

/** \brief Mask for Ifx_CPU_ACCEN_RDB_SRI_Bits.EN44 */
#define IFX_CPU_ACCEN_RDB_SRI_EN44_MSK (0x1u)

/** \brief Offset for Ifx_CPU_ACCEN_RDB_SRI_Bits.EN44 */
#define IFX_CPU_ACCEN_RDB_SRI_EN44_OFF (12u)

/** \brief Length for Ifx_CPU_ACCEN_RDB_SRI_Bits.EN45 */
#define IFX_CPU_ACCEN_RDB_SRI_EN45_LEN (1u)

/** \brief Mask for Ifx_CPU_ACCEN_RDB_SRI_Bits.EN45 */
#define IFX_CPU_ACCEN_RDB_SRI_EN45_MSK (0x1u)

/** \brief Offset for Ifx_CPU_ACCEN_RDB_SRI_Bits.EN45 */
#define IFX_CPU_ACCEN_RDB_SRI_EN45_OFF (13u)

/** \brief Length for Ifx_CPU_ACCEN_RDB_SRI_Bits.EN46 */
#define IFX_CPU_ACCEN_RDB_SRI_EN46_LEN (1u)

/** \brief Mask for Ifx_CPU_ACCEN_RDB_SRI_Bits.EN46 */
#define IFX_CPU_ACCEN_RDB_SRI_EN46_MSK (0x1u)

/** \brief Offset for Ifx_CPU_ACCEN_RDB_SRI_Bits.EN46 */
#define IFX_CPU_ACCEN_RDB_SRI_EN46_OFF (14u)

/** \brief Length for Ifx_CPU_ACCEN_RDB_SRI_Bits.EN47 */
#define IFX_CPU_ACCEN_RDB_SRI_EN47_LEN (1u)

/** \brief Mask for Ifx_CPU_ACCEN_RDB_SRI_Bits.EN47 */
#define IFX_CPU_ACCEN_RDB_SRI_EN47_MSK (0x1u)

/** \brief Offset for Ifx_CPU_ACCEN_RDB_SRI_Bits.EN47 */
#define IFX_CPU_ACCEN_RDB_SRI_EN47_OFF (15u)

/** \brief Length for Ifx_CPU_ACCEN_RDB_SRI_Bits.EN48 */
#define IFX_CPU_ACCEN_RDB_SRI_EN48_LEN (1u)

/** \brief Mask for Ifx_CPU_ACCEN_RDB_SRI_Bits.EN48 */
#define IFX_CPU_ACCEN_RDB_SRI_EN48_MSK (0x1u)

/** \brief Offset for Ifx_CPU_ACCEN_RDB_SRI_Bits.EN48 */
#define IFX_CPU_ACCEN_RDB_SRI_EN48_OFF (16u)

/** \brief Length for Ifx_CPU_ACCEN_RDB_SRI_Bits.EN49 */
#define IFX_CPU_ACCEN_RDB_SRI_EN49_LEN (1u)

/** \brief Mask for Ifx_CPU_ACCEN_RDB_SRI_Bits.EN49 */
#define IFX_CPU_ACCEN_RDB_SRI_EN49_MSK (0x1u)

/** \brief Offset for Ifx_CPU_ACCEN_RDB_SRI_Bits.EN49 */
#define IFX_CPU_ACCEN_RDB_SRI_EN49_OFF (17u)

/** \brief Length for Ifx_CPU_ACCEN_RDB_SRI_Bits.EN50 */
#define IFX_CPU_ACCEN_RDB_SRI_EN50_LEN (1u)

/** \brief Mask for Ifx_CPU_ACCEN_RDB_SRI_Bits.EN50 */
#define IFX_CPU_ACCEN_RDB_SRI_EN50_MSK (0x1u)

/** \brief Offset for Ifx_CPU_ACCEN_RDB_SRI_Bits.EN50 */
#define IFX_CPU_ACCEN_RDB_SRI_EN50_OFF (18u)

/** \brief Length for Ifx_CPU_ACCEN_RDB_SRI_Bits.EN51 */
#define IFX_CPU_ACCEN_RDB_SRI_EN51_LEN (1u)

/** \brief Mask for Ifx_CPU_ACCEN_RDB_SRI_Bits.EN51 */
#define IFX_CPU_ACCEN_RDB_SRI_EN51_MSK (0x1u)

/** \brief Offset for Ifx_CPU_ACCEN_RDB_SRI_Bits.EN51 */
#define IFX_CPU_ACCEN_RDB_SRI_EN51_OFF (19u)

/** \brief Length for Ifx_CPU_ACCEN_RDB_SRI_Bits.EN52 */
#define IFX_CPU_ACCEN_RDB_SRI_EN52_LEN (1u)

/** \brief Mask for Ifx_CPU_ACCEN_RDB_SRI_Bits.EN52 */
#define IFX_CPU_ACCEN_RDB_SRI_EN52_MSK (0x1u)

/** \brief Offset for Ifx_CPU_ACCEN_RDB_SRI_Bits.EN52 */
#define IFX_CPU_ACCEN_RDB_SRI_EN52_OFF (20u)

/** \brief Length for Ifx_CPU_ACCEN_RDB_SRI_Bits.EN53 */
#define IFX_CPU_ACCEN_RDB_SRI_EN53_LEN (1u)

/** \brief Mask for Ifx_CPU_ACCEN_RDB_SRI_Bits.EN53 */
#define IFX_CPU_ACCEN_RDB_SRI_EN53_MSK (0x1u)

/** \brief Offset for Ifx_CPU_ACCEN_RDB_SRI_Bits.EN53 */
#define IFX_CPU_ACCEN_RDB_SRI_EN53_OFF (21u)

/** \brief Length for Ifx_CPU_ACCEN_RDB_SRI_Bits.EN54 */
#define IFX_CPU_ACCEN_RDB_SRI_EN54_LEN (1u)

/** \brief Mask for Ifx_CPU_ACCEN_RDB_SRI_Bits.EN54 */
#define IFX_CPU_ACCEN_RDB_SRI_EN54_MSK (0x1u)

/** \brief Offset for Ifx_CPU_ACCEN_RDB_SRI_Bits.EN54 */
#define IFX_CPU_ACCEN_RDB_SRI_EN54_OFF (22u)

/** \brief Length for Ifx_CPU_ACCEN_RDB_SRI_Bits.EN55 */
#define IFX_CPU_ACCEN_RDB_SRI_EN55_LEN (1u)

/** \brief Mask for Ifx_CPU_ACCEN_RDB_SRI_Bits.EN55 */
#define IFX_CPU_ACCEN_RDB_SRI_EN55_MSK (0x1u)

/** \brief Offset for Ifx_CPU_ACCEN_RDB_SRI_Bits.EN55 */
#define IFX_CPU_ACCEN_RDB_SRI_EN55_OFF (23u)

/** \brief Length for Ifx_CPU_ACCEN_RDB_SRI_Bits.EN56 */
#define IFX_CPU_ACCEN_RDB_SRI_EN56_LEN (1u)

/** \brief Mask for Ifx_CPU_ACCEN_RDB_SRI_Bits.EN56 */
#define IFX_CPU_ACCEN_RDB_SRI_EN56_MSK (0x1u)

/** \brief Offset for Ifx_CPU_ACCEN_RDB_SRI_Bits.EN56 */
#define IFX_CPU_ACCEN_RDB_SRI_EN56_OFF (24u)

/** \brief Length for Ifx_CPU_ACCEN_RDB_SRI_Bits.EN57 */
#define IFX_CPU_ACCEN_RDB_SRI_EN57_LEN (1u)

/** \brief Mask for Ifx_CPU_ACCEN_RDB_SRI_Bits.EN57 */
#define IFX_CPU_ACCEN_RDB_SRI_EN57_MSK (0x1u)

/** \brief Offset for Ifx_CPU_ACCEN_RDB_SRI_Bits.EN57 */
#define IFX_CPU_ACCEN_RDB_SRI_EN57_OFF (25u)

/** \brief Length for Ifx_CPU_ACCEN_RDB_SRI_Bits.EN58 */
#define IFX_CPU_ACCEN_RDB_SRI_EN58_LEN (1u)

/** \brief Mask for Ifx_CPU_ACCEN_RDB_SRI_Bits.EN58 */
#define IFX_CPU_ACCEN_RDB_SRI_EN58_MSK (0x1u)

/** \brief Offset for Ifx_CPU_ACCEN_RDB_SRI_Bits.EN58 */
#define IFX_CPU_ACCEN_RDB_SRI_EN58_OFF (26u)

/** \brief Length for Ifx_CPU_ACCEN_RDB_SRI_Bits.EN59 */
#define IFX_CPU_ACCEN_RDB_SRI_EN59_LEN (1u)

/** \brief Mask for Ifx_CPU_ACCEN_RDB_SRI_Bits.EN59 */
#define IFX_CPU_ACCEN_RDB_SRI_EN59_MSK (0x1u)

/** \brief Offset for Ifx_CPU_ACCEN_RDB_SRI_Bits.EN59 */
#define IFX_CPU_ACCEN_RDB_SRI_EN59_OFF (27u)

/** \brief Length for Ifx_CPU_ACCEN_RDB_SRI_Bits.EN60 */
#define IFX_CPU_ACCEN_RDB_SRI_EN60_LEN (1u)

/** \brief Mask for Ifx_CPU_ACCEN_RDB_SRI_Bits.EN60 */
#define IFX_CPU_ACCEN_RDB_SRI_EN60_MSK (0x1u)

/** \brief Offset for Ifx_CPU_ACCEN_RDB_SRI_Bits.EN60 */
#define IFX_CPU_ACCEN_RDB_SRI_EN60_OFF (28u)

/** \brief Length for Ifx_CPU_ACCEN_RDB_SRI_Bits.EN61 */
#define IFX_CPU_ACCEN_RDB_SRI_EN61_LEN (1u)

/** \brief Mask for Ifx_CPU_ACCEN_RDB_SRI_Bits.EN61 */
#define IFX_CPU_ACCEN_RDB_SRI_EN61_MSK (0x1u)

/** \brief Offset for Ifx_CPU_ACCEN_RDB_SRI_Bits.EN61 */
#define IFX_CPU_ACCEN_RDB_SRI_EN61_OFF (29u)

/** \brief Length for Ifx_CPU_ACCEN_RDB_SRI_Bits.EN62 */
#define IFX_CPU_ACCEN_RDB_SRI_EN62_LEN (1u)

/** \brief Mask for Ifx_CPU_ACCEN_RDB_SRI_Bits.EN62 */
#define IFX_CPU_ACCEN_RDB_SRI_EN62_MSK (0x1u)

/** \brief Offset for Ifx_CPU_ACCEN_RDB_SRI_Bits.EN62 */
#define IFX_CPU_ACCEN_RDB_SRI_EN62_OFF (30u)

/** \brief Length for Ifx_CPU_ACCEN_RDB_SRI_Bits.EN63 */
#define IFX_CPU_ACCEN_RDB_SRI_EN63_LEN (1u)

/** \brief Mask for Ifx_CPU_ACCEN_RDB_SRI_Bits.EN63 */
#define IFX_CPU_ACCEN_RDB_SRI_EN63_MSK (0x1u)

/** \brief Offset for Ifx_CPU_ACCEN_RDB_SRI_Bits.EN63 */
#define IFX_CPU_ACCEN_RDB_SRI_EN63_OFF (31u)

/** \brief Length for Ifx_CPU_ACCEN_VM_Bits.RD00 */
#define IFX_CPU_ACCEN_VM_RD00_LEN (1u)

/** \brief Mask for Ifx_CPU_ACCEN_VM_Bits.RD00 */
#define IFX_CPU_ACCEN_VM_RD00_MSK (0x1u)

/** \brief Offset for Ifx_CPU_ACCEN_VM_Bits.RD00 */
#define IFX_CPU_ACCEN_VM_RD00_OFF (0u)

/** \brief Length for Ifx_CPU_ACCEN_VM_Bits.RD01 */
#define IFX_CPU_ACCEN_VM_RD01_LEN (1u)

/** \brief Mask for Ifx_CPU_ACCEN_VM_Bits.RD01 */
#define IFX_CPU_ACCEN_VM_RD01_MSK (0x1u)

/** \brief Offset for Ifx_CPU_ACCEN_VM_Bits.RD01 */
#define IFX_CPU_ACCEN_VM_RD01_OFF (1u)

/** \brief Length for Ifx_CPU_ACCEN_VM_Bits.RD02 */
#define IFX_CPU_ACCEN_VM_RD02_LEN (1u)

/** \brief Mask for Ifx_CPU_ACCEN_VM_Bits.RD02 */
#define IFX_CPU_ACCEN_VM_RD02_MSK (0x1u)

/** \brief Offset for Ifx_CPU_ACCEN_VM_Bits.RD02 */
#define IFX_CPU_ACCEN_VM_RD02_OFF (2u)

/** \brief Length for Ifx_CPU_ACCEN_VM_Bits.RD03 */
#define IFX_CPU_ACCEN_VM_RD03_LEN (1u)

/** \brief Mask for Ifx_CPU_ACCEN_VM_Bits.RD03 */
#define IFX_CPU_ACCEN_VM_RD03_MSK (0x1u)

/** \brief Offset for Ifx_CPU_ACCEN_VM_Bits.RD03 */
#define IFX_CPU_ACCEN_VM_RD03_OFF (3u)

/** \brief Length for Ifx_CPU_ACCEN_VM_Bits.RD04 */
#define IFX_CPU_ACCEN_VM_RD04_LEN (1u)

/** \brief Mask for Ifx_CPU_ACCEN_VM_Bits.RD04 */
#define IFX_CPU_ACCEN_VM_RD04_MSK (0x1u)

/** \brief Offset for Ifx_CPU_ACCEN_VM_Bits.RD04 */
#define IFX_CPU_ACCEN_VM_RD04_OFF (4u)

/** \brief Length for Ifx_CPU_ACCEN_VM_Bits.RD05 */
#define IFX_CPU_ACCEN_VM_RD05_LEN (1u)

/** \brief Mask for Ifx_CPU_ACCEN_VM_Bits.RD05 */
#define IFX_CPU_ACCEN_VM_RD05_MSK (0x1u)

/** \brief Offset for Ifx_CPU_ACCEN_VM_Bits.RD05 */
#define IFX_CPU_ACCEN_VM_RD05_OFF (5u)

/** \brief Length for Ifx_CPU_ACCEN_VM_Bits.RD06 */
#define IFX_CPU_ACCEN_VM_RD06_LEN (1u)

/** \brief Mask for Ifx_CPU_ACCEN_VM_Bits.RD06 */
#define IFX_CPU_ACCEN_VM_RD06_MSK (0x1u)

/** \brief Offset for Ifx_CPU_ACCEN_VM_Bits.RD06 */
#define IFX_CPU_ACCEN_VM_RD06_OFF (6u)

/** \brief Length for Ifx_CPU_ACCEN_VM_Bits.RD07 */
#define IFX_CPU_ACCEN_VM_RD07_LEN (1u)

/** \brief Mask for Ifx_CPU_ACCEN_VM_Bits.RD07 */
#define IFX_CPU_ACCEN_VM_RD07_MSK (0x1u)

/** \brief Offset for Ifx_CPU_ACCEN_VM_Bits.RD07 */
#define IFX_CPU_ACCEN_VM_RD07_OFF (7u)

/** \brief Length for Ifx_CPU_ACCEN_VM_Bits.WR00 */
#define IFX_CPU_ACCEN_VM_WR00_LEN (1u)

/** \brief Mask for Ifx_CPU_ACCEN_VM_Bits.WR00 */
#define IFX_CPU_ACCEN_VM_WR00_MSK (0x1u)

/** \brief Offset for Ifx_CPU_ACCEN_VM_Bits.WR00 */
#define IFX_CPU_ACCEN_VM_WR00_OFF (16u)

/** \brief Length for Ifx_CPU_ACCEN_VM_Bits.WR01 */
#define IFX_CPU_ACCEN_VM_WR01_LEN (1u)

/** \brief Mask for Ifx_CPU_ACCEN_VM_Bits.WR01 */
#define IFX_CPU_ACCEN_VM_WR01_MSK (0x1u)

/** \brief Offset for Ifx_CPU_ACCEN_VM_Bits.WR01 */
#define IFX_CPU_ACCEN_VM_WR01_OFF (17u)

/** \brief Length for Ifx_CPU_ACCEN_VM_Bits.WR02 */
#define IFX_CPU_ACCEN_VM_WR02_LEN (1u)

/** \brief Mask for Ifx_CPU_ACCEN_VM_Bits.WR02 */
#define IFX_CPU_ACCEN_VM_WR02_MSK (0x1u)

/** \brief Offset for Ifx_CPU_ACCEN_VM_Bits.WR02 */
#define IFX_CPU_ACCEN_VM_WR02_OFF (18u)

/** \brief Length for Ifx_CPU_ACCEN_VM_Bits.WR03 */
#define IFX_CPU_ACCEN_VM_WR03_LEN (1u)

/** \brief Mask for Ifx_CPU_ACCEN_VM_Bits.WR03 */
#define IFX_CPU_ACCEN_VM_WR03_MSK (0x1u)

/** \brief Offset for Ifx_CPU_ACCEN_VM_Bits.WR03 */
#define IFX_CPU_ACCEN_VM_WR03_OFF (19u)

/** \brief Length for Ifx_CPU_ACCEN_VM_Bits.WR04 */
#define IFX_CPU_ACCEN_VM_WR04_LEN (1u)

/** \brief Mask for Ifx_CPU_ACCEN_VM_Bits.WR04 */
#define IFX_CPU_ACCEN_VM_WR04_MSK (0x1u)

/** \brief Offset for Ifx_CPU_ACCEN_VM_Bits.WR04 */
#define IFX_CPU_ACCEN_VM_WR04_OFF (20u)

/** \brief Length for Ifx_CPU_ACCEN_VM_Bits.WR05 */
#define IFX_CPU_ACCEN_VM_WR05_LEN (1u)

/** \brief Mask for Ifx_CPU_ACCEN_VM_Bits.WR05 */
#define IFX_CPU_ACCEN_VM_WR05_MSK (0x1u)

/** \brief Offset for Ifx_CPU_ACCEN_VM_Bits.WR05 */
#define IFX_CPU_ACCEN_VM_WR05_OFF (21u)

/** \brief Length for Ifx_CPU_ACCEN_VM_Bits.WR06 */
#define IFX_CPU_ACCEN_VM_WR06_LEN (1u)

/** \brief Mask for Ifx_CPU_ACCEN_VM_Bits.WR06 */
#define IFX_CPU_ACCEN_VM_WR06_MSK (0x1u)

/** \brief Offset for Ifx_CPU_ACCEN_VM_Bits.WR06 */
#define IFX_CPU_ACCEN_VM_WR06_OFF (22u)

/** \brief Length for Ifx_CPU_ACCEN_VM_Bits.WR07 */
#define IFX_CPU_ACCEN_VM_WR07_LEN (1u)

/** \brief Mask for Ifx_CPU_ACCEN_VM_Bits.WR07 */
#define IFX_CPU_ACCEN_VM_WR07_MSK (0x1u)

/** \brief Offset for Ifx_CPU_ACCEN_VM_Bits.WR07 */
#define IFX_CPU_ACCEN_VM_WR07_OFF (23u)

/** \brief Length for Ifx_CPU_ACCEN_PRS_Bits.RD00 */
#define IFX_CPU_ACCEN_PRS_RD00_LEN (1u)

/** \brief Mask for Ifx_CPU_ACCEN_PRS_Bits.RD00 */
#define IFX_CPU_ACCEN_PRS_RD00_MSK (0x1u)

/** \brief Offset for Ifx_CPU_ACCEN_PRS_Bits.RD00 */
#define IFX_CPU_ACCEN_PRS_RD00_OFF (0u)

/** \brief Length for Ifx_CPU_ACCEN_PRS_Bits.RD01 */
#define IFX_CPU_ACCEN_PRS_RD01_LEN (1u)

/** \brief Mask for Ifx_CPU_ACCEN_PRS_Bits.RD01 */
#define IFX_CPU_ACCEN_PRS_RD01_MSK (0x1u)

/** \brief Offset for Ifx_CPU_ACCEN_PRS_Bits.RD01 */
#define IFX_CPU_ACCEN_PRS_RD01_OFF (1u)

/** \brief Length for Ifx_CPU_ACCEN_PRS_Bits.RD02 */
#define IFX_CPU_ACCEN_PRS_RD02_LEN (1u)

/** \brief Mask for Ifx_CPU_ACCEN_PRS_Bits.RD02 */
#define IFX_CPU_ACCEN_PRS_RD02_MSK (0x1u)

/** \brief Offset for Ifx_CPU_ACCEN_PRS_Bits.RD02 */
#define IFX_CPU_ACCEN_PRS_RD02_OFF (2u)

/** \brief Length for Ifx_CPU_ACCEN_PRS_Bits.RD03 */
#define IFX_CPU_ACCEN_PRS_RD03_LEN (1u)

/** \brief Mask for Ifx_CPU_ACCEN_PRS_Bits.RD03 */
#define IFX_CPU_ACCEN_PRS_RD03_MSK (0x1u)

/** \brief Offset for Ifx_CPU_ACCEN_PRS_Bits.RD03 */
#define IFX_CPU_ACCEN_PRS_RD03_OFF (3u)

/** \brief Length for Ifx_CPU_ACCEN_PRS_Bits.RD04 */
#define IFX_CPU_ACCEN_PRS_RD04_LEN (1u)

/** \brief Mask for Ifx_CPU_ACCEN_PRS_Bits.RD04 */
#define IFX_CPU_ACCEN_PRS_RD04_MSK (0x1u)

/** \brief Offset for Ifx_CPU_ACCEN_PRS_Bits.RD04 */
#define IFX_CPU_ACCEN_PRS_RD04_OFF (4u)

/** \brief Length for Ifx_CPU_ACCEN_PRS_Bits.RD05 */
#define IFX_CPU_ACCEN_PRS_RD05_LEN (1u)

/** \brief Mask for Ifx_CPU_ACCEN_PRS_Bits.RD05 */
#define IFX_CPU_ACCEN_PRS_RD05_MSK (0x1u)

/** \brief Offset for Ifx_CPU_ACCEN_PRS_Bits.RD05 */
#define IFX_CPU_ACCEN_PRS_RD05_OFF (5u)

/** \brief Length for Ifx_CPU_ACCEN_PRS_Bits.RD06 */
#define IFX_CPU_ACCEN_PRS_RD06_LEN (1u)

/** \brief Mask for Ifx_CPU_ACCEN_PRS_Bits.RD06 */
#define IFX_CPU_ACCEN_PRS_RD06_MSK (0x1u)

/** \brief Offset for Ifx_CPU_ACCEN_PRS_Bits.RD06 */
#define IFX_CPU_ACCEN_PRS_RD06_OFF (6u)

/** \brief Length for Ifx_CPU_ACCEN_PRS_Bits.RD07 */
#define IFX_CPU_ACCEN_PRS_RD07_LEN (1u)

/** \brief Mask for Ifx_CPU_ACCEN_PRS_Bits.RD07 */
#define IFX_CPU_ACCEN_PRS_RD07_MSK (0x1u)

/** \brief Offset for Ifx_CPU_ACCEN_PRS_Bits.RD07 */
#define IFX_CPU_ACCEN_PRS_RD07_OFF (7u)

/** \brief Length for Ifx_CPU_ACCEN_PRS_Bits.WR00 */
#define IFX_CPU_ACCEN_PRS_WR00_LEN (1u)

/** \brief Mask for Ifx_CPU_ACCEN_PRS_Bits.WR00 */
#define IFX_CPU_ACCEN_PRS_WR00_MSK (0x1u)

/** \brief Offset for Ifx_CPU_ACCEN_PRS_Bits.WR00 */
#define IFX_CPU_ACCEN_PRS_WR00_OFF (16u)

/** \brief Length for Ifx_CPU_ACCEN_PRS_Bits.WR01 */
#define IFX_CPU_ACCEN_PRS_WR01_LEN (1u)

/** \brief Mask for Ifx_CPU_ACCEN_PRS_Bits.WR01 */
#define IFX_CPU_ACCEN_PRS_WR01_MSK (0x1u)

/** \brief Offset for Ifx_CPU_ACCEN_PRS_Bits.WR01 */
#define IFX_CPU_ACCEN_PRS_WR01_OFF (17u)

/** \brief Length for Ifx_CPU_ACCEN_PRS_Bits.WR02 */
#define IFX_CPU_ACCEN_PRS_WR02_LEN (1u)

/** \brief Mask for Ifx_CPU_ACCEN_PRS_Bits.WR02 */
#define IFX_CPU_ACCEN_PRS_WR02_MSK (0x1u)

/** \brief Offset for Ifx_CPU_ACCEN_PRS_Bits.WR02 */
#define IFX_CPU_ACCEN_PRS_WR02_OFF (18u)

/** \brief Length for Ifx_CPU_ACCEN_PRS_Bits.WR03 */
#define IFX_CPU_ACCEN_PRS_WR03_LEN (1u)

/** \brief Mask for Ifx_CPU_ACCEN_PRS_Bits.WR03 */
#define IFX_CPU_ACCEN_PRS_WR03_MSK (0x1u)

/** \brief Offset for Ifx_CPU_ACCEN_PRS_Bits.WR03 */
#define IFX_CPU_ACCEN_PRS_WR03_OFF (19u)

/** \brief Length for Ifx_CPU_ACCEN_PRS_Bits.WR04 */
#define IFX_CPU_ACCEN_PRS_WR04_LEN (1u)

/** \brief Mask for Ifx_CPU_ACCEN_PRS_Bits.WR04 */
#define IFX_CPU_ACCEN_PRS_WR04_MSK (0x1u)

/** \brief Offset for Ifx_CPU_ACCEN_PRS_Bits.WR04 */
#define IFX_CPU_ACCEN_PRS_WR04_OFF (20u)

/** \brief Length for Ifx_CPU_ACCEN_PRS_Bits.WR05 */
#define IFX_CPU_ACCEN_PRS_WR05_LEN (1u)

/** \brief Mask for Ifx_CPU_ACCEN_PRS_Bits.WR05 */
#define IFX_CPU_ACCEN_PRS_WR05_MSK (0x1u)

/** \brief Offset for Ifx_CPU_ACCEN_PRS_Bits.WR05 */
#define IFX_CPU_ACCEN_PRS_WR05_OFF (21u)

/** \brief Length for Ifx_CPU_ACCEN_PRS_Bits.WR06 */
#define IFX_CPU_ACCEN_PRS_WR06_LEN (1u)

/** \brief Mask for Ifx_CPU_ACCEN_PRS_Bits.WR06 */
#define IFX_CPU_ACCEN_PRS_WR06_MSK (0x1u)

/** \brief Offset for Ifx_CPU_ACCEN_PRS_Bits.WR06 */
#define IFX_CPU_ACCEN_PRS_WR06_OFF (22u)

/** \brief Length for Ifx_CPU_ACCEN_PRS_Bits.WR07 */
#define IFX_CPU_ACCEN_PRS_WR07_LEN (1u)

/** \brief Mask for Ifx_CPU_ACCEN_PRS_Bits.WR07 */
#define IFX_CPU_ACCEN_PRS_WR07_MSK (0x1u)

/** \brief Offset for Ifx_CPU_ACCEN_PRS_Bits.WR07 */
#define IFX_CPU_ACCEN_PRS_WR07_OFF (23u)

/** \brief Length for Ifx_CPU_ACCEN_RGNLA_Bits.ADDR */
#define IFX_CPU_ACCEN_RGNLA_ADDR_LEN (26u)

/** \brief Mask for Ifx_CPU_ACCEN_RGNLA_Bits.ADDR */
#define IFX_CPU_ACCEN_RGNLA_ADDR_MSK (0x3ffffffu)

/** \brief Offset for Ifx_CPU_ACCEN_RGNLA_Bits.ADDR */
#define IFX_CPU_ACCEN_RGNLA_ADDR_OFF (6u)

/** \brief Length for Ifx_CPU_ACCEN_RGNUA_Bits.ADDR */
#define IFX_CPU_ACCEN_RGNUA_ADDR_LEN (26u)

/** \brief Mask for Ifx_CPU_ACCEN_RGNUA_Bits.ADDR */
#define IFX_CPU_ACCEN_RGNUA_ADDR_MSK (0x3ffffffu)

/** \brief Offset for Ifx_CPU_ACCEN_RGNUA_Bits.ADDR */
#define IFX_CPU_ACCEN_RGNUA_ADDR_OFF (6u)

/** \brief Length for Ifx_CPU_ACCEN_RGNLA_89_Bits.ADDR */
#define IFX_CPU_ACCEN_RGNLA_89_ADDR_LEN (23u)

/** \brief Mask for Ifx_CPU_ACCEN_RGNLA_89_Bits.ADDR */
#define IFX_CPU_ACCEN_RGNLA_89_ADDR_MSK (0x7fffffu)

/** \brief Offset for Ifx_CPU_ACCEN_RGNLA_89_Bits.ADDR */
#define IFX_CPU_ACCEN_RGNLA_89_ADDR_OFF (6u)

/** \brief Length for Ifx_CPU_ACCEN_RGNLA_89_Bits.ADDRH */
#define IFX_CPU_ACCEN_RGNLA_89_ADDRH_LEN (2u)

/** \brief Mask for Ifx_CPU_ACCEN_RGNLA_89_Bits.ADDRH */
#define IFX_CPU_ACCEN_RGNLA_89_ADDRH_MSK (0x3u)

/** \brief Offset for Ifx_CPU_ACCEN_RGNLA_89_Bits.ADDRH */
#define IFX_CPU_ACCEN_RGNLA_89_ADDRH_OFF (30u)

/** \brief Length for Ifx_CPU_ACCEN_RGNUA_89_Bits.ADDR */
#define IFX_CPU_ACCEN_RGNUA_89_ADDR_LEN (23u)

/** \brief Mask for Ifx_CPU_ACCEN_RGNUA_89_Bits.ADDR */
#define IFX_CPU_ACCEN_RGNUA_89_ADDR_MSK (0x7fffffu)

/** \brief Offset for Ifx_CPU_ACCEN_RGNUA_89_Bits.ADDR */
#define IFX_CPU_ACCEN_RGNUA_89_ADDR_OFF (6u)

/** \brief Length for Ifx_CPU_ACCEN_RGNUA_89_Bits.ADDRH */
#define IFX_CPU_ACCEN_RGNUA_89_ADDRH_LEN (2u)

/** \brief Mask for Ifx_CPU_ACCEN_RGNUA_89_Bits.ADDRH */
#define IFX_CPU_ACCEN_RGNUA_89_ADDRH_MSK (0x3u)

/** \brief Offset for Ifx_CPU_ACCEN_RGNUA_89_Bits.ADDRH */
#define IFX_CPU_ACCEN_RGNUA_89_ADDRH_OFF (30u)

/** \brief Length for Ifx_CPU_PROT_Bits.STATE */
#define IFX_CPU_PROT_STATE_LEN (3u)

/** \brief Mask for Ifx_CPU_PROT_Bits.STATE */
#define IFX_CPU_PROT_STATE_MSK (0x7u)

/** \brief Offset for Ifx_CPU_PROT_Bits.STATE */
#define IFX_CPU_PROT_STATE_OFF (0u)

/** \brief Length for Ifx_CPU_PROT_Bits.SWEN */
#define IFX_CPU_PROT_SWEN_LEN (1u)

/** \brief Mask for Ifx_CPU_PROT_Bits.SWEN */
#define IFX_CPU_PROT_SWEN_MSK (0x1u)

/** \brief Offset for Ifx_CPU_PROT_Bits.SWEN */
#define IFX_CPU_PROT_SWEN_OFF (3u)

/** \brief Length for Ifx_CPU_PROT_Bits.VM */
#define IFX_CPU_PROT_VM_LEN (3u)

/** \brief Mask for Ifx_CPU_PROT_Bits.VM */
#define IFX_CPU_PROT_VM_MSK (0x7u)

/** \brief Offset for Ifx_CPU_PROT_Bits.VM */
#define IFX_CPU_PROT_VM_OFF (16u)

/** \brief Length for Ifx_CPU_PROT_Bits.VMEN */
#define IFX_CPU_PROT_VMEN_LEN (1u)

/** \brief Mask for Ifx_CPU_PROT_Bits.VMEN */
#define IFX_CPU_PROT_VMEN_MSK (0x1u)

/** \brief Offset for Ifx_CPU_PROT_Bits.VMEN */
#define IFX_CPU_PROT_VMEN_OFF (19u)

/** \brief Length for Ifx_CPU_PROT_Bits.PRS */
#define IFX_CPU_PROT_PRS_LEN (3u)

/** \brief Mask for Ifx_CPU_PROT_Bits.PRS */
#define IFX_CPU_PROT_PRS_MSK (0x7u)

/** \brief Offset for Ifx_CPU_PROT_Bits.PRS */
#define IFX_CPU_PROT_PRS_OFF (20u)

/** \brief Length for Ifx_CPU_PROT_Bits.PRSEN */
#define IFX_CPU_PROT_PRSEN_LEN (1u)

/** \brief Mask for Ifx_CPU_PROT_Bits.PRSEN */
#define IFX_CPU_PROT_PRSEN_MSK (0x1u)

/** \brief Offset for Ifx_CPU_PROT_Bits.PRSEN */
#define IFX_CPU_PROT_PRSEN_OFF (23u)

/** \brief Length for Ifx_CPU_PROT_Bits.TAGID */
#define IFX_CPU_PROT_TAGID_LEN (6u)

/** \brief Mask for Ifx_CPU_PROT_Bits.TAGID */
#define IFX_CPU_PROT_TAGID_MSK (0x3fu)

/** \brief Offset for Ifx_CPU_PROT_Bits.TAGID */
#define IFX_CPU_PROT_TAGID_OFF (24u)

/** \brief Length for Ifx_CPU_PROT_Bits.ODEF */
#define IFX_CPU_PROT_ODEF_LEN (1u)

/** \brief Mask for Ifx_CPU_PROT_Bits.ODEF */
#define IFX_CPU_PROT_ODEF_MSK (0x1u)

/** \brief Offset for Ifx_CPU_PROT_Bits.ODEF */
#define IFX_CPU_PROT_ODEF_OFF (30u)

/** \brief Length for Ifx_CPU_PROT_Bits.OWEN */
#define IFX_CPU_PROT_OWEN_LEN (1u)

/** \brief Mask for Ifx_CPU_PROT_Bits.OWEN */
#define IFX_CPU_PROT_OWEN_MSK (0x1u)

/** \brief Offset for Ifx_CPU_PROT_Bits.OWEN */
#define IFX_CPU_PROT_OWEN_OFF (31u)

/** \brief Length for Ifx_CPU_PROTSTMSE_Bits.STATE */
#define IFX_CPU_PROTSTMSE_STATE_LEN (3u)

/** \brief Mask for Ifx_CPU_PROTSTMSE_Bits.STATE */
#define IFX_CPU_PROTSTMSE_STATE_MSK (0x7u)

/** \brief Offset for Ifx_CPU_PROTSTMSE_Bits.STATE */
#define IFX_CPU_PROTSTMSE_STATE_OFF (0u)

/** \brief Length for Ifx_CPU_PROTSTMSE_Bits.SWEN */
#define IFX_CPU_PROTSTMSE_SWEN_LEN (1u)

/** \brief Mask for Ifx_CPU_PROTSTMSE_Bits.SWEN */
#define IFX_CPU_PROTSTMSE_SWEN_MSK (0x1u)

/** \brief Offset for Ifx_CPU_PROTSTMSE_Bits.SWEN */
#define IFX_CPU_PROTSTMSE_SWEN_OFF (3u)

/** \brief Length for Ifx_CPU_PROTSTMSE_Bits.SEL */
#define IFX_CPU_PROTSTMSE_SEL_LEN (3u)

/** \brief Mask for Ifx_CPU_PROTSTMSE_Bits.SEL */
#define IFX_CPU_PROTSTMSE_SEL_MSK (0x7u)

/** \brief Offset for Ifx_CPU_PROTSTMSE_Bits.SEL */
#define IFX_CPU_PROTSTMSE_SEL_OFF (8u)

/** \brief Length for Ifx_CPU_PROTSTMSE_Bits.VM */
#define IFX_CPU_PROTSTMSE_VM_LEN (3u)

/** \brief Mask for Ifx_CPU_PROTSTMSE_Bits.VM */
#define IFX_CPU_PROTSTMSE_VM_MSK (0x7u)

/** \brief Offset for Ifx_CPU_PROTSTMSE_Bits.VM */
#define IFX_CPU_PROTSTMSE_VM_OFF (16u)

/** \brief Length for Ifx_CPU_PROTSTMSE_Bits.VMEN */
#define IFX_CPU_PROTSTMSE_VMEN_LEN (1u)

/** \brief Mask for Ifx_CPU_PROTSTMSE_Bits.VMEN */
#define IFX_CPU_PROTSTMSE_VMEN_MSK (0x1u)

/** \brief Offset for Ifx_CPU_PROTSTMSE_Bits.VMEN */
#define IFX_CPU_PROTSTMSE_VMEN_OFF (19u)

/** \brief Length for Ifx_CPU_PROTSTMSE_Bits.PRS */
#define IFX_CPU_PROTSTMSE_PRS_LEN (3u)

/** \brief Mask for Ifx_CPU_PROTSTMSE_Bits.PRS */
#define IFX_CPU_PROTSTMSE_PRS_MSK (0x7u)

/** \brief Offset for Ifx_CPU_PROTSTMSE_Bits.PRS */
#define IFX_CPU_PROTSTMSE_PRS_OFF (20u)

/** \brief Length for Ifx_CPU_PROTSTMSE_Bits.PRSEN */
#define IFX_CPU_PROTSTMSE_PRSEN_LEN (1u)

/** \brief Mask for Ifx_CPU_PROTSTMSE_Bits.PRSEN */
#define IFX_CPU_PROTSTMSE_PRSEN_MSK (0x1u)

/** \brief Offset for Ifx_CPU_PROTSTMSE_Bits.PRSEN */
#define IFX_CPU_PROTSTMSE_PRSEN_OFF (23u)

/** \brief Length for Ifx_CPU_PROTSTMSE_Bits.TAGID */
#define IFX_CPU_PROTSTMSE_TAGID_LEN (6u)

/** \brief Mask for Ifx_CPU_PROTSTMSE_Bits.TAGID */
#define IFX_CPU_PROTSTMSE_TAGID_MSK (0x3fu)

/** \brief Offset for Ifx_CPU_PROTSTMSE_Bits.TAGID */
#define IFX_CPU_PROTSTMSE_TAGID_OFF (24u)

/** \brief Length for Ifx_CPU_PROTSTMSE_Bits.ODEF */
#define IFX_CPU_PROTSTMSE_ODEF_LEN (1u)

/** \brief Mask for Ifx_CPU_PROTSTMSE_Bits.ODEF */
#define IFX_CPU_PROTSTMSE_ODEF_MSK (0x1u)

/** \brief Offset for Ifx_CPU_PROTSTMSE_Bits.ODEF */
#define IFX_CPU_PROTSTMSE_ODEF_OFF (30u)

/** \brief Length for Ifx_CPU_PROTSTMSE_Bits.OWEN */
#define IFX_CPU_PROTSTMSE_OWEN_LEN (1u)

/** \brief Mask for Ifx_CPU_PROTSTMSE_Bits.OWEN */
#define IFX_CPU_PROTSTMSE_OWEN_MSK (0x1u)

/** \brief Offset for Ifx_CPU_PROTSTMSE_Bits.OWEN */
#define IFX_CPU_PROTSTMSE_OWEN_OFF (31u)

/** \brief Length for Ifx_CPU_RO_ACCEN_WRA_Bits.EN00 */
#define IFX_CPU_RO_ACCEN_WRA_EN00_LEN (1u)

/** \brief Mask for Ifx_CPU_RO_ACCEN_WRA_Bits.EN00 */
#define IFX_CPU_RO_ACCEN_WRA_EN00_MSK (0x1u)

/** \brief Offset for Ifx_CPU_RO_ACCEN_WRA_Bits.EN00 */
#define IFX_CPU_RO_ACCEN_WRA_EN00_OFF (0u)

/** \brief Length for Ifx_CPU_RO_ACCEN_WRA_Bits.EN01 */
#define IFX_CPU_RO_ACCEN_WRA_EN01_LEN (1u)

/** \brief Mask for Ifx_CPU_RO_ACCEN_WRA_Bits.EN01 */
#define IFX_CPU_RO_ACCEN_WRA_EN01_MSK (0x1u)

/** \brief Offset for Ifx_CPU_RO_ACCEN_WRA_Bits.EN01 */
#define IFX_CPU_RO_ACCEN_WRA_EN01_OFF (1u)

/** \brief Length for Ifx_CPU_RO_ACCEN_WRA_Bits.EN02 */
#define IFX_CPU_RO_ACCEN_WRA_EN02_LEN (1u)

/** \brief Mask for Ifx_CPU_RO_ACCEN_WRA_Bits.EN02 */
#define IFX_CPU_RO_ACCEN_WRA_EN02_MSK (0x1u)

/** \brief Offset for Ifx_CPU_RO_ACCEN_WRA_Bits.EN02 */
#define IFX_CPU_RO_ACCEN_WRA_EN02_OFF (2u)

/** \brief Length for Ifx_CPU_RO_ACCEN_WRA_Bits.EN03 */
#define IFX_CPU_RO_ACCEN_WRA_EN03_LEN (1u)

/** \brief Mask for Ifx_CPU_RO_ACCEN_WRA_Bits.EN03 */
#define IFX_CPU_RO_ACCEN_WRA_EN03_MSK (0x1u)

/** \brief Offset for Ifx_CPU_RO_ACCEN_WRA_Bits.EN03 */
#define IFX_CPU_RO_ACCEN_WRA_EN03_OFF (3u)

/** \brief Length for Ifx_CPU_RO_ACCEN_WRA_Bits.EN04 */
#define IFX_CPU_RO_ACCEN_WRA_EN04_LEN (1u)

/** \brief Mask for Ifx_CPU_RO_ACCEN_WRA_Bits.EN04 */
#define IFX_CPU_RO_ACCEN_WRA_EN04_MSK (0x1u)

/** \brief Offset for Ifx_CPU_RO_ACCEN_WRA_Bits.EN04 */
#define IFX_CPU_RO_ACCEN_WRA_EN04_OFF (4u)

/** \brief Length for Ifx_CPU_RO_ACCEN_WRA_Bits.EN05 */
#define IFX_CPU_RO_ACCEN_WRA_EN05_LEN (1u)

/** \brief Mask for Ifx_CPU_RO_ACCEN_WRA_Bits.EN05 */
#define IFX_CPU_RO_ACCEN_WRA_EN05_MSK (0x1u)

/** \brief Offset for Ifx_CPU_RO_ACCEN_WRA_Bits.EN05 */
#define IFX_CPU_RO_ACCEN_WRA_EN05_OFF (5u)

/** \brief Length for Ifx_CPU_RO_ACCEN_WRA_Bits.EN06 */
#define IFX_CPU_RO_ACCEN_WRA_EN06_LEN (1u)

/** \brief Mask for Ifx_CPU_RO_ACCEN_WRA_Bits.EN06 */
#define IFX_CPU_RO_ACCEN_WRA_EN06_MSK (0x1u)

/** \brief Offset for Ifx_CPU_RO_ACCEN_WRA_Bits.EN06 */
#define IFX_CPU_RO_ACCEN_WRA_EN06_OFF (6u)

/** \brief Length for Ifx_CPU_RO_ACCEN_WRA_Bits.EN07 */
#define IFX_CPU_RO_ACCEN_WRA_EN07_LEN (1u)

/** \brief Mask for Ifx_CPU_RO_ACCEN_WRA_Bits.EN07 */
#define IFX_CPU_RO_ACCEN_WRA_EN07_MSK (0x1u)

/** \brief Offset for Ifx_CPU_RO_ACCEN_WRA_Bits.EN07 */
#define IFX_CPU_RO_ACCEN_WRA_EN07_OFF (7u)

/** \brief Length for Ifx_CPU_RO_ACCEN_WRA_Bits.EN08 */
#define IFX_CPU_RO_ACCEN_WRA_EN08_LEN (1u)

/** \brief Mask for Ifx_CPU_RO_ACCEN_WRA_Bits.EN08 */
#define IFX_CPU_RO_ACCEN_WRA_EN08_MSK (0x1u)

/** \brief Offset for Ifx_CPU_RO_ACCEN_WRA_Bits.EN08 */
#define IFX_CPU_RO_ACCEN_WRA_EN08_OFF (8u)

/** \brief Length for Ifx_CPU_RO_ACCEN_WRA_Bits.EN09 */
#define IFX_CPU_RO_ACCEN_WRA_EN09_LEN (1u)

/** \brief Mask for Ifx_CPU_RO_ACCEN_WRA_Bits.EN09 */
#define IFX_CPU_RO_ACCEN_WRA_EN09_MSK (0x1u)

/** \brief Offset for Ifx_CPU_RO_ACCEN_WRA_Bits.EN09 */
#define IFX_CPU_RO_ACCEN_WRA_EN09_OFF (9u)

/** \brief Length for Ifx_CPU_RO_ACCEN_WRA_Bits.EN10 */
#define IFX_CPU_RO_ACCEN_WRA_EN10_LEN (1u)

/** \brief Mask for Ifx_CPU_RO_ACCEN_WRA_Bits.EN10 */
#define IFX_CPU_RO_ACCEN_WRA_EN10_MSK (0x1u)

/** \brief Offset for Ifx_CPU_RO_ACCEN_WRA_Bits.EN10 */
#define IFX_CPU_RO_ACCEN_WRA_EN10_OFF (10u)

/** \brief Length for Ifx_CPU_RO_ACCEN_WRA_Bits.EN11 */
#define IFX_CPU_RO_ACCEN_WRA_EN11_LEN (1u)

/** \brief Mask for Ifx_CPU_RO_ACCEN_WRA_Bits.EN11 */
#define IFX_CPU_RO_ACCEN_WRA_EN11_MSK (0x1u)

/** \brief Offset for Ifx_CPU_RO_ACCEN_WRA_Bits.EN11 */
#define IFX_CPU_RO_ACCEN_WRA_EN11_OFF (11u)

/** \brief Length for Ifx_CPU_RO_ACCEN_WRA_Bits.EN12 */
#define IFX_CPU_RO_ACCEN_WRA_EN12_LEN (1u)

/** \brief Mask for Ifx_CPU_RO_ACCEN_WRA_Bits.EN12 */
#define IFX_CPU_RO_ACCEN_WRA_EN12_MSK (0x1u)

/** \brief Offset for Ifx_CPU_RO_ACCEN_WRA_Bits.EN12 */
#define IFX_CPU_RO_ACCEN_WRA_EN12_OFF (12u)

/** \brief Length for Ifx_CPU_RO_ACCEN_WRA_Bits.EN13 */
#define IFX_CPU_RO_ACCEN_WRA_EN13_LEN (1u)

/** \brief Mask for Ifx_CPU_RO_ACCEN_WRA_Bits.EN13 */
#define IFX_CPU_RO_ACCEN_WRA_EN13_MSK (0x1u)

/** \brief Offset for Ifx_CPU_RO_ACCEN_WRA_Bits.EN13 */
#define IFX_CPU_RO_ACCEN_WRA_EN13_OFF (13u)

/** \brief Length for Ifx_CPU_RO_ACCEN_WRA_Bits.EN14 */
#define IFX_CPU_RO_ACCEN_WRA_EN14_LEN (1u)

/** \brief Mask for Ifx_CPU_RO_ACCEN_WRA_Bits.EN14 */
#define IFX_CPU_RO_ACCEN_WRA_EN14_MSK (0x1u)

/** \brief Offset for Ifx_CPU_RO_ACCEN_WRA_Bits.EN14 */
#define IFX_CPU_RO_ACCEN_WRA_EN14_OFF (14u)

/** \brief Length for Ifx_CPU_RO_ACCEN_WRA_Bits.EN15 */
#define IFX_CPU_RO_ACCEN_WRA_EN15_LEN (1u)

/** \brief Mask for Ifx_CPU_RO_ACCEN_WRA_Bits.EN15 */
#define IFX_CPU_RO_ACCEN_WRA_EN15_MSK (0x1u)

/** \brief Offset for Ifx_CPU_RO_ACCEN_WRA_Bits.EN15 */
#define IFX_CPU_RO_ACCEN_WRA_EN15_OFF (15u)

/** \brief Length for Ifx_CPU_RO_ACCEN_WRA_Bits.EN16 */
#define IFX_CPU_RO_ACCEN_WRA_EN16_LEN (1u)

/** \brief Mask for Ifx_CPU_RO_ACCEN_WRA_Bits.EN16 */
#define IFX_CPU_RO_ACCEN_WRA_EN16_MSK (0x1u)

/** \brief Offset for Ifx_CPU_RO_ACCEN_WRA_Bits.EN16 */
#define IFX_CPU_RO_ACCEN_WRA_EN16_OFF (16u)

/** \brief Length for Ifx_CPU_RO_ACCEN_WRA_Bits.EN17 */
#define IFX_CPU_RO_ACCEN_WRA_EN17_LEN (1u)

/** \brief Mask for Ifx_CPU_RO_ACCEN_WRA_Bits.EN17 */
#define IFX_CPU_RO_ACCEN_WRA_EN17_MSK (0x1u)

/** \brief Offset for Ifx_CPU_RO_ACCEN_WRA_Bits.EN17 */
#define IFX_CPU_RO_ACCEN_WRA_EN17_OFF (17u)

/** \brief Length for Ifx_CPU_RO_ACCEN_WRA_Bits.EN18 */
#define IFX_CPU_RO_ACCEN_WRA_EN18_LEN (1u)

/** \brief Mask for Ifx_CPU_RO_ACCEN_WRA_Bits.EN18 */
#define IFX_CPU_RO_ACCEN_WRA_EN18_MSK (0x1u)

/** \brief Offset for Ifx_CPU_RO_ACCEN_WRA_Bits.EN18 */
#define IFX_CPU_RO_ACCEN_WRA_EN18_OFF (18u)

/** \brief Length for Ifx_CPU_RO_ACCEN_WRA_Bits.EN19 */
#define IFX_CPU_RO_ACCEN_WRA_EN19_LEN (1u)

/** \brief Mask for Ifx_CPU_RO_ACCEN_WRA_Bits.EN19 */
#define IFX_CPU_RO_ACCEN_WRA_EN19_MSK (0x1u)

/** \brief Offset for Ifx_CPU_RO_ACCEN_WRA_Bits.EN19 */
#define IFX_CPU_RO_ACCEN_WRA_EN19_OFF (19u)

/** \brief Length for Ifx_CPU_RO_ACCEN_WRA_Bits.EN20 */
#define IFX_CPU_RO_ACCEN_WRA_EN20_LEN (1u)

/** \brief Mask for Ifx_CPU_RO_ACCEN_WRA_Bits.EN20 */
#define IFX_CPU_RO_ACCEN_WRA_EN20_MSK (0x1u)

/** \brief Offset for Ifx_CPU_RO_ACCEN_WRA_Bits.EN20 */
#define IFX_CPU_RO_ACCEN_WRA_EN20_OFF (20u)

/** \brief Length for Ifx_CPU_RO_ACCEN_WRA_Bits.EN21 */
#define IFX_CPU_RO_ACCEN_WRA_EN21_LEN (1u)

/** \brief Mask for Ifx_CPU_RO_ACCEN_WRA_Bits.EN21 */
#define IFX_CPU_RO_ACCEN_WRA_EN21_MSK (0x1u)

/** \brief Offset for Ifx_CPU_RO_ACCEN_WRA_Bits.EN21 */
#define IFX_CPU_RO_ACCEN_WRA_EN21_OFF (21u)

/** \brief Length for Ifx_CPU_RO_ACCEN_WRA_Bits.EN22 */
#define IFX_CPU_RO_ACCEN_WRA_EN22_LEN (1u)

/** \brief Mask for Ifx_CPU_RO_ACCEN_WRA_Bits.EN22 */
#define IFX_CPU_RO_ACCEN_WRA_EN22_MSK (0x1u)

/** \brief Offset for Ifx_CPU_RO_ACCEN_WRA_Bits.EN22 */
#define IFX_CPU_RO_ACCEN_WRA_EN22_OFF (22u)

/** \brief Length for Ifx_CPU_RO_ACCEN_WRA_Bits.EN23 */
#define IFX_CPU_RO_ACCEN_WRA_EN23_LEN (1u)

/** \brief Mask for Ifx_CPU_RO_ACCEN_WRA_Bits.EN23 */
#define IFX_CPU_RO_ACCEN_WRA_EN23_MSK (0x1u)

/** \brief Offset for Ifx_CPU_RO_ACCEN_WRA_Bits.EN23 */
#define IFX_CPU_RO_ACCEN_WRA_EN23_OFF (23u)

/** \brief Length for Ifx_CPU_RO_ACCEN_WRA_Bits.EN24 */
#define IFX_CPU_RO_ACCEN_WRA_EN24_LEN (1u)

/** \brief Mask for Ifx_CPU_RO_ACCEN_WRA_Bits.EN24 */
#define IFX_CPU_RO_ACCEN_WRA_EN24_MSK (0x1u)

/** \brief Offset for Ifx_CPU_RO_ACCEN_WRA_Bits.EN24 */
#define IFX_CPU_RO_ACCEN_WRA_EN24_OFF (24u)

/** \brief Length for Ifx_CPU_RO_ACCEN_WRA_Bits.EN25 */
#define IFX_CPU_RO_ACCEN_WRA_EN25_LEN (1u)

/** \brief Mask for Ifx_CPU_RO_ACCEN_WRA_Bits.EN25 */
#define IFX_CPU_RO_ACCEN_WRA_EN25_MSK (0x1u)

/** \brief Offset for Ifx_CPU_RO_ACCEN_WRA_Bits.EN25 */
#define IFX_CPU_RO_ACCEN_WRA_EN25_OFF (25u)

/** \brief Length for Ifx_CPU_RO_ACCEN_WRA_Bits.EN26 */
#define IFX_CPU_RO_ACCEN_WRA_EN26_LEN (1u)

/** \brief Mask for Ifx_CPU_RO_ACCEN_WRA_Bits.EN26 */
#define IFX_CPU_RO_ACCEN_WRA_EN26_MSK (0x1u)

/** \brief Offset for Ifx_CPU_RO_ACCEN_WRA_Bits.EN26 */
#define IFX_CPU_RO_ACCEN_WRA_EN26_OFF (26u)

/** \brief Length for Ifx_CPU_RO_ACCEN_WRA_Bits.EN27 */
#define IFX_CPU_RO_ACCEN_WRA_EN27_LEN (1u)

/** \brief Mask for Ifx_CPU_RO_ACCEN_WRA_Bits.EN27 */
#define IFX_CPU_RO_ACCEN_WRA_EN27_MSK (0x1u)

/** \brief Offset for Ifx_CPU_RO_ACCEN_WRA_Bits.EN27 */
#define IFX_CPU_RO_ACCEN_WRA_EN27_OFF (27u)

/** \brief Length for Ifx_CPU_RO_ACCEN_WRA_Bits.EN28 */
#define IFX_CPU_RO_ACCEN_WRA_EN28_LEN (1u)

/** \brief Mask for Ifx_CPU_RO_ACCEN_WRA_Bits.EN28 */
#define IFX_CPU_RO_ACCEN_WRA_EN28_MSK (0x1u)

/** \brief Offset for Ifx_CPU_RO_ACCEN_WRA_Bits.EN28 */
#define IFX_CPU_RO_ACCEN_WRA_EN28_OFF (28u)

/** \brief Length for Ifx_CPU_RO_ACCEN_WRA_Bits.EN29 */
#define IFX_CPU_RO_ACCEN_WRA_EN29_LEN (1u)

/** \brief Mask for Ifx_CPU_RO_ACCEN_WRA_Bits.EN29 */
#define IFX_CPU_RO_ACCEN_WRA_EN29_MSK (0x1u)

/** \brief Offset for Ifx_CPU_RO_ACCEN_WRA_Bits.EN29 */
#define IFX_CPU_RO_ACCEN_WRA_EN29_OFF (29u)

/** \brief Length for Ifx_CPU_RO_ACCEN_WRA_Bits.EN30 */
#define IFX_CPU_RO_ACCEN_WRA_EN30_LEN (1u)

/** \brief Mask for Ifx_CPU_RO_ACCEN_WRA_Bits.EN30 */
#define IFX_CPU_RO_ACCEN_WRA_EN30_MSK (0x1u)

/** \brief Offset for Ifx_CPU_RO_ACCEN_WRA_Bits.EN30 */
#define IFX_CPU_RO_ACCEN_WRA_EN30_OFF (30u)

/** \brief Length for Ifx_CPU_RO_ACCEN_WRA_Bits.EN31 */
#define IFX_CPU_RO_ACCEN_WRA_EN31_LEN (1u)

/** \brief Mask for Ifx_CPU_RO_ACCEN_WRA_Bits.EN31 */
#define IFX_CPU_RO_ACCEN_WRA_EN31_MSK (0x1u)

/** \brief Offset for Ifx_CPU_RO_ACCEN_WRA_Bits.EN31 */
#define IFX_CPU_RO_ACCEN_WRA_EN31_OFF (31u)

/** \brief Length for Ifx_CPU_RO_ACCEN_WRB_SRI_Bits.EN32 */
#define IFX_CPU_RO_ACCEN_WRB_SRI_EN32_LEN (1u)

/** \brief Mask for Ifx_CPU_RO_ACCEN_WRB_SRI_Bits.EN32 */
#define IFX_CPU_RO_ACCEN_WRB_SRI_EN32_MSK (0x1u)

/** \brief Offset for Ifx_CPU_RO_ACCEN_WRB_SRI_Bits.EN32 */
#define IFX_CPU_RO_ACCEN_WRB_SRI_EN32_OFF (0u)

/** \brief Length for Ifx_CPU_RO_ACCEN_WRB_SRI_Bits.EN33 */
#define IFX_CPU_RO_ACCEN_WRB_SRI_EN33_LEN (1u)

/** \brief Mask for Ifx_CPU_RO_ACCEN_WRB_SRI_Bits.EN33 */
#define IFX_CPU_RO_ACCEN_WRB_SRI_EN33_MSK (0x1u)

/** \brief Offset for Ifx_CPU_RO_ACCEN_WRB_SRI_Bits.EN33 */
#define IFX_CPU_RO_ACCEN_WRB_SRI_EN33_OFF (1u)

/** \brief Length for Ifx_CPU_RO_ACCEN_WRB_SRI_Bits.EN34 */
#define IFX_CPU_RO_ACCEN_WRB_SRI_EN34_LEN (1u)

/** \brief Mask for Ifx_CPU_RO_ACCEN_WRB_SRI_Bits.EN34 */
#define IFX_CPU_RO_ACCEN_WRB_SRI_EN34_MSK (0x1u)

/** \brief Offset for Ifx_CPU_RO_ACCEN_WRB_SRI_Bits.EN34 */
#define IFX_CPU_RO_ACCEN_WRB_SRI_EN34_OFF (2u)

/** \brief Length for Ifx_CPU_RO_ACCEN_WRB_SRI_Bits.EN35 */
#define IFX_CPU_RO_ACCEN_WRB_SRI_EN35_LEN (1u)

/** \brief Mask for Ifx_CPU_RO_ACCEN_WRB_SRI_Bits.EN35 */
#define IFX_CPU_RO_ACCEN_WRB_SRI_EN35_MSK (0x1u)

/** \brief Offset for Ifx_CPU_RO_ACCEN_WRB_SRI_Bits.EN35 */
#define IFX_CPU_RO_ACCEN_WRB_SRI_EN35_OFF (3u)

/** \brief Length for Ifx_CPU_RO_ACCEN_WRB_SRI_Bits.EN36 */
#define IFX_CPU_RO_ACCEN_WRB_SRI_EN36_LEN (1u)

/** \brief Mask for Ifx_CPU_RO_ACCEN_WRB_SRI_Bits.EN36 */
#define IFX_CPU_RO_ACCEN_WRB_SRI_EN36_MSK (0x1u)

/** \brief Offset for Ifx_CPU_RO_ACCEN_WRB_SRI_Bits.EN36 */
#define IFX_CPU_RO_ACCEN_WRB_SRI_EN36_OFF (4u)

/** \brief Length for Ifx_CPU_RO_ACCEN_WRB_SRI_Bits.EN37 */
#define IFX_CPU_RO_ACCEN_WRB_SRI_EN37_LEN (1u)

/** \brief Mask for Ifx_CPU_RO_ACCEN_WRB_SRI_Bits.EN37 */
#define IFX_CPU_RO_ACCEN_WRB_SRI_EN37_MSK (0x1u)

/** \brief Offset for Ifx_CPU_RO_ACCEN_WRB_SRI_Bits.EN37 */
#define IFX_CPU_RO_ACCEN_WRB_SRI_EN37_OFF (5u)

/** \brief Length for Ifx_CPU_RO_ACCEN_WRB_SRI_Bits.EN38 */
#define IFX_CPU_RO_ACCEN_WRB_SRI_EN38_LEN (1u)

/** \brief Mask for Ifx_CPU_RO_ACCEN_WRB_SRI_Bits.EN38 */
#define IFX_CPU_RO_ACCEN_WRB_SRI_EN38_MSK (0x1u)

/** \brief Offset for Ifx_CPU_RO_ACCEN_WRB_SRI_Bits.EN38 */
#define IFX_CPU_RO_ACCEN_WRB_SRI_EN38_OFF (6u)

/** \brief Length for Ifx_CPU_RO_ACCEN_WRB_SRI_Bits.EN39 */
#define IFX_CPU_RO_ACCEN_WRB_SRI_EN39_LEN (1u)

/** \brief Mask for Ifx_CPU_RO_ACCEN_WRB_SRI_Bits.EN39 */
#define IFX_CPU_RO_ACCEN_WRB_SRI_EN39_MSK (0x1u)

/** \brief Offset for Ifx_CPU_RO_ACCEN_WRB_SRI_Bits.EN39 */
#define IFX_CPU_RO_ACCEN_WRB_SRI_EN39_OFF (7u)

/** \brief Length for Ifx_CPU_RO_ACCEN_WRB_SRI_Bits.EN40 */
#define IFX_CPU_RO_ACCEN_WRB_SRI_EN40_LEN (1u)

/** \brief Mask for Ifx_CPU_RO_ACCEN_WRB_SRI_Bits.EN40 */
#define IFX_CPU_RO_ACCEN_WRB_SRI_EN40_MSK (0x1u)

/** \brief Offset for Ifx_CPU_RO_ACCEN_WRB_SRI_Bits.EN40 */
#define IFX_CPU_RO_ACCEN_WRB_SRI_EN40_OFF (8u)

/** \brief Length for Ifx_CPU_RO_ACCEN_WRB_SRI_Bits.EN41 */
#define IFX_CPU_RO_ACCEN_WRB_SRI_EN41_LEN (1u)

/** \brief Mask for Ifx_CPU_RO_ACCEN_WRB_SRI_Bits.EN41 */
#define IFX_CPU_RO_ACCEN_WRB_SRI_EN41_MSK (0x1u)

/** \brief Offset for Ifx_CPU_RO_ACCEN_WRB_SRI_Bits.EN41 */
#define IFX_CPU_RO_ACCEN_WRB_SRI_EN41_OFF (9u)

/** \brief Length for Ifx_CPU_RO_ACCEN_WRB_SRI_Bits.EN42 */
#define IFX_CPU_RO_ACCEN_WRB_SRI_EN42_LEN (1u)

/** \brief Mask for Ifx_CPU_RO_ACCEN_WRB_SRI_Bits.EN42 */
#define IFX_CPU_RO_ACCEN_WRB_SRI_EN42_MSK (0x1u)

/** \brief Offset for Ifx_CPU_RO_ACCEN_WRB_SRI_Bits.EN42 */
#define IFX_CPU_RO_ACCEN_WRB_SRI_EN42_OFF (10u)

/** \brief Length for Ifx_CPU_RO_ACCEN_WRB_SRI_Bits.EN43 */
#define IFX_CPU_RO_ACCEN_WRB_SRI_EN43_LEN (1u)

/** \brief Mask for Ifx_CPU_RO_ACCEN_WRB_SRI_Bits.EN43 */
#define IFX_CPU_RO_ACCEN_WRB_SRI_EN43_MSK (0x1u)

/** \brief Offset for Ifx_CPU_RO_ACCEN_WRB_SRI_Bits.EN43 */
#define IFX_CPU_RO_ACCEN_WRB_SRI_EN43_OFF (11u)

/** \brief Length for Ifx_CPU_RO_ACCEN_WRB_SRI_Bits.EN44 */
#define IFX_CPU_RO_ACCEN_WRB_SRI_EN44_LEN (1u)

/** \brief Mask for Ifx_CPU_RO_ACCEN_WRB_SRI_Bits.EN44 */
#define IFX_CPU_RO_ACCEN_WRB_SRI_EN44_MSK (0x1u)

/** \brief Offset for Ifx_CPU_RO_ACCEN_WRB_SRI_Bits.EN44 */
#define IFX_CPU_RO_ACCEN_WRB_SRI_EN44_OFF (12u)

/** \brief Length for Ifx_CPU_RO_ACCEN_WRB_SRI_Bits.EN45 */
#define IFX_CPU_RO_ACCEN_WRB_SRI_EN45_LEN (1u)

/** \brief Mask for Ifx_CPU_RO_ACCEN_WRB_SRI_Bits.EN45 */
#define IFX_CPU_RO_ACCEN_WRB_SRI_EN45_MSK (0x1u)

/** \brief Offset for Ifx_CPU_RO_ACCEN_WRB_SRI_Bits.EN45 */
#define IFX_CPU_RO_ACCEN_WRB_SRI_EN45_OFF (13u)

/** \brief Length for Ifx_CPU_RO_ACCEN_WRB_SRI_Bits.EN46 */
#define IFX_CPU_RO_ACCEN_WRB_SRI_EN46_LEN (1u)

/** \brief Mask for Ifx_CPU_RO_ACCEN_WRB_SRI_Bits.EN46 */
#define IFX_CPU_RO_ACCEN_WRB_SRI_EN46_MSK (0x1u)

/** \brief Offset for Ifx_CPU_RO_ACCEN_WRB_SRI_Bits.EN46 */
#define IFX_CPU_RO_ACCEN_WRB_SRI_EN46_OFF (14u)

/** \brief Length for Ifx_CPU_RO_ACCEN_WRB_SRI_Bits.EN47 */
#define IFX_CPU_RO_ACCEN_WRB_SRI_EN47_LEN (1u)

/** \brief Mask for Ifx_CPU_RO_ACCEN_WRB_SRI_Bits.EN47 */
#define IFX_CPU_RO_ACCEN_WRB_SRI_EN47_MSK (0x1u)

/** \brief Offset for Ifx_CPU_RO_ACCEN_WRB_SRI_Bits.EN47 */
#define IFX_CPU_RO_ACCEN_WRB_SRI_EN47_OFF (15u)

/** \brief Length for Ifx_CPU_RO_ACCEN_WRB_SRI_Bits.EN48 */
#define IFX_CPU_RO_ACCEN_WRB_SRI_EN48_LEN (1u)

/** \brief Mask for Ifx_CPU_RO_ACCEN_WRB_SRI_Bits.EN48 */
#define IFX_CPU_RO_ACCEN_WRB_SRI_EN48_MSK (0x1u)

/** \brief Offset for Ifx_CPU_RO_ACCEN_WRB_SRI_Bits.EN48 */
#define IFX_CPU_RO_ACCEN_WRB_SRI_EN48_OFF (16u)

/** \brief Length for Ifx_CPU_RO_ACCEN_WRB_SRI_Bits.EN49 */
#define IFX_CPU_RO_ACCEN_WRB_SRI_EN49_LEN (1u)

/** \brief Mask for Ifx_CPU_RO_ACCEN_WRB_SRI_Bits.EN49 */
#define IFX_CPU_RO_ACCEN_WRB_SRI_EN49_MSK (0x1u)

/** \brief Offset for Ifx_CPU_RO_ACCEN_WRB_SRI_Bits.EN49 */
#define IFX_CPU_RO_ACCEN_WRB_SRI_EN49_OFF (17u)

/** \brief Length for Ifx_CPU_RO_ACCEN_WRB_SRI_Bits.EN50 */
#define IFX_CPU_RO_ACCEN_WRB_SRI_EN50_LEN (1u)

/** \brief Mask for Ifx_CPU_RO_ACCEN_WRB_SRI_Bits.EN50 */
#define IFX_CPU_RO_ACCEN_WRB_SRI_EN50_MSK (0x1u)

/** \brief Offset for Ifx_CPU_RO_ACCEN_WRB_SRI_Bits.EN50 */
#define IFX_CPU_RO_ACCEN_WRB_SRI_EN50_OFF (18u)

/** \brief Length for Ifx_CPU_RO_ACCEN_WRB_SRI_Bits.EN51 */
#define IFX_CPU_RO_ACCEN_WRB_SRI_EN51_LEN (1u)

/** \brief Mask for Ifx_CPU_RO_ACCEN_WRB_SRI_Bits.EN51 */
#define IFX_CPU_RO_ACCEN_WRB_SRI_EN51_MSK (0x1u)

/** \brief Offset for Ifx_CPU_RO_ACCEN_WRB_SRI_Bits.EN51 */
#define IFX_CPU_RO_ACCEN_WRB_SRI_EN51_OFF (19u)

/** \brief Length for Ifx_CPU_RO_ACCEN_WRB_SRI_Bits.EN52 */
#define IFX_CPU_RO_ACCEN_WRB_SRI_EN52_LEN (1u)

/** \brief Mask for Ifx_CPU_RO_ACCEN_WRB_SRI_Bits.EN52 */
#define IFX_CPU_RO_ACCEN_WRB_SRI_EN52_MSK (0x1u)

/** \brief Offset for Ifx_CPU_RO_ACCEN_WRB_SRI_Bits.EN52 */
#define IFX_CPU_RO_ACCEN_WRB_SRI_EN52_OFF (20u)

/** \brief Length for Ifx_CPU_RO_ACCEN_WRB_SRI_Bits.EN53 */
#define IFX_CPU_RO_ACCEN_WRB_SRI_EN53_LEN (1u)

/** \brief Mask for Ifx_CPU_RO_ACCEN_WRB_SRI_Bits.EN53 */
#define IFX_CPU_RO_ACCEN_WRB_SRI_EN53_MSK (0x1u)

/** \brief Offset for Ifx_CPU_RO_ACCEN_WRB_SRI_Bits.EN53 */
#define IFX_CPU_RO_ACCEN_WRB_SRI_EN53_OFF (21u)

/** \brief Length for Ifx_CPU_RO_ACCEN_WRB_SRI_Bits.EN54 */
#define IFX_CPU_RO_ACCEN_WRB_SRI_EN54_LEN (1u)

/** \brief Mask for Ifx_CPU_RO_ACCEN_WRB_SRI_Bits.EN54 */
#define IFX_CPU_RO_ACCEN_WRB_SRI_EN54_MSK (0x1u)

/** \brief Offset for Ifx_CPU_RO_ACCEN_WRB_SRI_Bits.EN54 */
#define IFX_CPU_RO_ACCEN_WRB_SRI_EN54_OFF (22u)

/** \brief Length for Ifx_CPU_RO_ACCEN_WRB_SRI_Bits.EN55 */
#define IFX_CPU_RO_ACCEN_WRB_SRI_EN55_LEN (1u)

/** \brief Mask for Ifx_CPU_RO_ACCEN_WRB_SRI_Bits.EN55 */
#define IFX_CPU_RO_ACCEN_WRB_SRI_EN55_MSK (0x1u)

/** \brief Offset for Ifx_CPU_RO_ACCEN_WRB_SRI_Bits.EN55 */
#define IFX_CPU_RO_ACCEN_WRB_SRI_EN55_OFF (23u)

/** \brief Length for Ifx_CPU_RO_ACCEN_WRB_SRI_Bits.EN56 */
#define IFX_CPU_RO_ACCEN_WRB_SRI_EN56_LEN (1u)

/** \brief Mask for Ifx_CPU_RO_ACCEN_WRB_SRI_Bits.EN56 */
#define IFX_CPU_RO_ACCEN_WRB_SRI_EN56_MSK (0x1u)

/** \brief Offset for Ifx_CPU_RO_ACCEN_WRB_SRI_Bits.EN56 */
#define IFX_CPU_RO_ACCEN_WRB_SRI_EN56_OFF (24u)

/** \brief Length for Ifx_CPU_RO_ACCEN_WRB_SRI_Bits.EN57 */
#define IFX_CPU_RO_ACCEN_WRB_SRI_EN57_LEN (1u)

/** \brief Mask for Ifx_CPU_RO_ACCEN_WRB_SRI_Bits.EN57 */
#define IFX_CPU_RO_ACCEN_WRB_SRI_EN57_MSK (0x1u)

/** \brief Offset for Ifx_CPU_RO_ACCEN_WRB_SRI_Bits.EN57 */
#define IFX_CPU_RO_ACCEN_WRB_SRI_EN57_OFF (25u)

/** \brief Length for Ifx_CPU_RO_ACCEN_WRB_SRI_Bits.EN58 */
#define IFX_CPU_RO_ACCEN_WRB_SRI_EN58_LEN (1u)

/** \brief Mask for Ifx_CPU_RO_ACCEN_WRB_SRI_Bits.EN58 */
#define IFX_CPU_RO_ACCEN_WRB_SRI_EN58_MSK (0x1u)

/** \brief Offset for Ifx_CPU_RO_ACCEN_WRB_SRI_Bits.EN58 */
#define IFX_CPU_RO_ACCEN_WRB_SRI_EN58_OFF (26u)

/** \brief Length for Ifx_CPU_RO_ACCEN_WRB_SRI_Bits.EN59 */
#define IFX_CPU_RO_ACCEN_WRB_SRI_EN59_LEN (1u)

/** \brief Mask for Ifx_CPU_RO_ACCEN_WRB_SRI_Bits.EN59 */
#define IFX_CPU_RO_ACCEN_WRB_SRI_EN59_MSK (0x1u)

/** \brief Offset for Ifx_CPU_RO_ACCEN_WRB_SRI_Bits.EN59 */
#define IFX_CPU_RO_ACCEN_WRB_SRI_EN59_OFF (27u)

/** \brief Length for Ifx_CPU_RO_ACCEN_WRB_SRI_Bits.EN60 */
#define IFX_CPU_RO_ACCEN_WRB_SRI_EN60_LEN (1u)

/** \brief Mask for Ifx_CPU_RO_ACCEN_WRB_SRI_Bits.EN60 */
#define IFX_CPU_RO_ACCEN_WRB_SRI_EN60_MSK (0x1u)

/** \brief Offset for Ifx_CPU_RO_ACCEN_WRB_SRI_Bits.EN60 */
#define IFX_CPU_RO_ACCEN_WRB_SRI_EN60_OFF (28u)

/** \brief Length for Ifx_CPU_RO_ACCEN_WRB_SRI_Bits.EN61 */
#define IFX_CPU_RO_ACCEN_WRB_SRI_EN61_LEN (1u)

/** \brief Mask for Ifx_CPU_RO_ACCEN_WRB_SRI_Bits.EN61 */
#define IFX_CPU_RO_ACCEN_WRB_SRI_EN61_MSK (0x1u)

/** \brief Offset for Ifx_CPU_RO_ACCEN_WRB_SRI_Bits.EN61 */
#define IFX_CPU_RO_ACCEN_WRB_SRI_EN61_OFF (29u)

/** \brief Length for Ifx_CPU_RO_ACCEN_WRB_SRI_Bits.EN62 */
#define IFX_CPU_RO_ACCEN_WRB_SRI_EN62_LEN (1u)

/** \brief Mask for Ifx_CPU_RO_ACCEN_WRB_SRI_Bits.EN62 */
#define IFX_CPU_RO_ACCEN_WRB_SRI_EN62_MSK (0x1u)

/** \brief Offset for Ifx_CPU_RO_ACCEN_WRB_SRI_Bits.EN62 */
#define IFX_CPU_RO_ACCEN_WRB_SRI_EN62_OFF (30u)

/** \brief Length for Ifx_CPU_RO_ACCEN_WRB_SRI_Bits.EN63 */
#define IFX_CPU_RO_ACCEN_WRB_SRI_EN63_LEN (1u)

/** \brief Mask for Ifx_CPU_RO_ACCEN_WRB_SRI_Bits.EN63 */
#define IFX_CPU_RO_ACCEN_WRB_SRI_EN63_MSK (0x1u)

/** \brief Offset for Ifx_CPU_RO_ACCEN_WRB_SRI_Bits.EN63 */
#define IFX_CPU_RO_ACCEN_WRB_SRI_EN63_OFF (31u)

/** \brief Length for Ifx_CPU_RO_ACCEN_RDA_Bits.EN00 */
#define IFX_CPU_RO_ACCEN_RDA_EN00_LEN (1u)

/** \brief Mask for Ifx_CPU_RO_ACCEN_RDA_Bits.EN00 */
#define IFX_CPU_RO_ACCEN_RDA_EN00_MSK (0x1u)

/** \brief Offset for Ifx_CPU_RO_ACCEN_RDA_Bits.EN00 */
#define IFX_CPU_RO_ACCEN_RDA_EN00_OFF (0u)

/** \brief Length for Ifx_CPU_RO_ACCEN_RDA_Bits.EN01 */
#define IFX_CPU_RO_ACCEN_RDA_EN01_LEN (1u)

/** \brief Mask for Ifx_CPU_RO_ACCEN_RDA_Bits.EN01 */
#define IFX_CPU_RO_ACCEN_RDA_EN01_MSK (0x1u)

/** \brief Offset for Ifx_CPU_RO_ACCEN_RDA_Bits.EN01 */
#define IFX_CPU_RO_ACCEN_RDA_EN01_OFF (1u)

/** \brief Length for Ifx_CPU_RO_ACCEN_RDA_Bits.EN02 */
#define IFX_CPU_RO_ACCEN_RDA_EN02_LEN (1u)

/** \brief Mask for Ifx_CPU_RO_ACCEN_RDA_Bits.EN02 */
#define IFX_CPU_RO_ACCEN_RDA_EN02_MSK (0x1u)

/** \brief Offset for Ifx_CPU_RO_ACCEN_RDA_Bits.EN02 */
#define IFX_CPU_RO_ACCEN_RDA_EN02_OFF (2u)

/** \brief Length for Ifx_CPU_RO_ACCEN_RDA_Bits.EN03 */
#define IFX_CPU_RO_ACCEN_RDA_EN03_LEN (1u)

/** \brief Mask for Ifx_CPU_RO_ACCEN_RDA_Bits.EN03 */
#define IFX_CPU_RO_ACCEN_RDA_EN03_MSK (0x1u)

/** \brief Offset for Ifx_CPU_RO_ACCEN_RDA_Bits.EN03 */
#define IFX_CPU_RO_ACCEN_RDA_EN03_OFF (3u)

/** \brief Length for Ifx_CPU_RO_ACCEN_RDA_Bits.EN04 */
#define IFX_CPU_RO_ACCEN_RDA_EN04_LEN (1u)

/** \brief Mask for Ifx_CPU_RO_ACCEN_RDA_Bits.EN04 */
#define IFX_CPU_RO_ACCEN_RDA_EN04_MSK (0x1u)

/** \brief Offset for Ifx_CPU_RO_ACCEN_RDA_Bits.EN04 */
#define IFX_CPU_RO_ACCEN_RDA_EN04_OFF (4u)

/** \brief Length for Ifx_CPU_RO_ACCEN_RDA_Bits.EN05 */
#define IFX_CPU_RO_ACCEN_RDA_EN05_LEN (1u)

/** \brief Mask for Ifx_CPU_RO_ACCEN_RDA_Bits.EN05 */
#define IFX_CPU_RO_ACCEN_RDA_EN05_MSK (0x1u)

/** \brief Offset for Ifx_CPU_RO_ACCEN_RDA_Bits.EN05 */
#define IFX_CPU_RO_ACCEN_RDA_EN05_OFF (5u)

/** \brief Length for Ifx_CPU_RO_ACCEN_RDA_Bits.EN06 */
#define IFX_CPU_RO_ACCEN_RDA_EN06_LEN (1u)

/** \brief Mask for Ifx_CPU_RO_ACCEN_RDA_Bits.EN06 */
#define IFX_CPU_RO_ACCEN_RDA_EN06_MSK (0x1u)

/** \brief Offset for Ifx_CPU_RO_ACCEN_RDA_Bits.EN06 */
#define IFX_CPU_RO_ACCEN_RDA_EN06_OFF (6u)

/** \brief Length for Ifx_CPU_RO_ACCEN_RDA_Bits.EN07 */
#define IFX_CPU_RO_ACCEN_RDA_EN07_LEN (1u)

/** \brief Mask for Ifx_CPU_RO_ACCEN_RDA_Bits.EN07 */
#define IFX_CPU_RO_ACCEN_RDA_EN07_MSK (0x1u)

/** \brief Offset for Ifx_CPU_RO_ACCEN_RDA_Bits.EN07 */
#define IFX_CPU_RO_ACCEN_RDA_EN07_OFF (7u)

/** \brief Length for Ifx_CPU_RO_ACCEN_RDA_Bits.EN08 */
#define IFX_CPU_RO_ACCEN_RDA_EN08_LEN (1u)

/** \brief Mask for Ifx_CPU_RO_ACCEN_RDA_Bits.EN08 */
#define IFX_CPU_RO_ACCEN_RDA_EN08_MSK (0x1u)

/** \brief Offset for Ifx_CPU_RO_ACCEN_RDA_Bits.EN08 */
#define IFX_CPU_RO_ACCEN_RDA_EN08_OFF (8u)

/** \brief Length for Ifx_CPU_RO_ACCEN_RDA_Bits.EN09 */
#define IFX_CPU_RO_ACCEN_RDA_EN09_LEN (1u)

/** \brief Mask for Ifx_CPU_RO_ACCEN_RDA_Bits.EN09 */
#define IFX_CPU_RO_ACCEN_RDA_EN09_MSK (0x1u)

/** \brief Offset for Ifx_CPU_RO_ACCEN_RDA_Bits.EN09 */
#define IFX_CPU_RO_ACCEN_RDA_EN09_OFF (9u)

/** \brief Length for Ifx_CPU_RO_ACCEN_RDA_Bits.EN10 */
#define IFX_CPU_RO_ACCEN_RDA_EN10_LEN (1u)

/** \brief Mask for Ifx_CPU_RO_ACCEN_RDA_Bits.EN10 */
#define IFX_CPU_RO_ACCEN_RDA_EN10_MSK (0x1u)

/** \brief Offset for Ifx_CPU_RO_ACCEN_RDA_Bits.EN10 */
#define IFX_CPU_RO_ACCEN_RDA_EN10_OFF (10u)

/** \brief Length for Ifx_CPU_RO_ACCEN_RDA_Bits.EN11 */
#define IFX_CPU_RO_ACCEN_RDA_EN11_LEN (1u)

/** \brief Mask for Ifx_CPU_RO_ACCEN_RDA_Bits.EN11 */
#define IFX_CPU_RO_ACCEN_RDA_EN11_MSK (0x1u)

/** \brief Offset for Ifx_CPU_RO_ACCEN_RDA_Bits.EN11 */
#define IFX_CPU_RO_ACCEN_RDA_EN11_OFF (11u)

/** \brief Length for Ifx_CPU_RO_ACCEN_RDA_Bits.EN12 */
#define IFX_CPU_RO_ACCEN_RDA_EN12_LEN (1u)

/** \brief Mask for Ifx_CPU_RO_ACCEN_RDA_Bits.EN12 */
#define IFX_CPU_RO_ACCEN_RDA_EN12_MSK (0x1u)

/** \brief Offset for Ifx_CPU_RO_ACCEN_RDA_Bits.EN12 */
#define IFX_CPU_RO_ACCEN_RDA_EN12_OFF (12u)

/** \brief Length for Ifx_CPU_RO_ACCEN_RDA_Bits.EN13 */
#define IFX_CPU_RO_ACCEN_RDA_EN13_LEN (1u)

/** \brief Mask for Ifx_CPU_RO_ACCEN_RDA_Bits.EN13 */
#define IFX_CPU_RO_ACCEN_RDA_EN13_MSK (0x1u)

/** \brief Offset for Ifx_CPU_RO_ACCEN_RDA_Bits.EN13 */
#define IFX_CPU_RO_ACCEN_RDA_EN13_OFF (13u)

/** \brief Length for Ifx_CPU_RO_ACCEN_RDA_Bits.EN14 */
#define IFX_CPU_RO_ACCEN_RDA_EN14_LEN (1u)

/** \brief Mask for Ifx_CPU_RO_ACCEN_RDA_Bits.EN14 */
#define IFX_CPU_RO_ACCEN_RDA_EN14_MSK (0x1u)

/** \brief Offset for Ifx_CPU_RO_ACCEN_RDA_Bits.EN14 */
#define IFX_CPU_RO_ACCEN_RDA_EN14_OFF (14u)

/** \brief Length for Ifx_CPU_RO_ACCEN_RDA_Bits.EN15 */
#define IFX_CPU_RO_ACCEN_RDA_EN15_LEN (1u)

/** \brief Mask for Ifx_CPU_RO_ACCEN_RDA_Bits.EN15 */
#define IFX_CPU_RO_ACCEN_RDA_EN15_MSK (0x1u)

/** \brief Offset for Ifx_CPU_RO_ACCEN_RDA_Bits.EN15 */
#define IFX_CPU_RO_ACCEN_RDA_EN15_OFF (15u)

/** \brief Length for Ifx_CPU_RO_ACCEN_RDA_Bits.EN16 */
#define IFX_CPU_RO_ACCEN_RDA_EN16_LEN (1u)

/** \brief Mask for Ifx_CPU_RO_ACCEN_RDA_Bits.EN16 */
#define IFX_CPU_RO_ACCEN_RDA_EN16_MSK (0x1u)

/** \brief Offset for Ifx_CPU_RO_ACCEN_RDA_Bits.EN16 */
#define IFX_CPU_RO_ACCEN_RDA_EN16_OFF (16u)

/** \brief Length for Ifx_CPU_RO_ACCEN_RDA_Bits.EN17 */
#define IFX_CPU_RO_ACCEN_RDA_EN17_LEN (1u)

/** \brief Mask for Ifx_CPU_RO_ACCEN_RDA_Bits.EN17 */
#define IFX_CPU_RO_ACCEN_RDA_EN17_MSK (0x1u)

/** \brief Offset for Ifx_CPU_RO_ACCEN_RDA_Bits.EN17 */
#define IFX_CPU_RO_ACCEN_RDA_EN17_OFF (17u)

/** \brief Length for Ifx_CPU_RO_ACCEN_RDA_Bits.EN18 */
#define IFX_CPU_RO_ACCEN_RDA_EN18_LEN (1u)

/** \brief Mask for Ifx_CPU_RO_ACCEN_RDA_Bits.EN18 */
#define IFX_CPU_RO_ACCEN_RDA_EN18_MSK (0x1u)

/** \brief Offset for Ifx_CPU_RO_ACCEN_RDA_Bits.EN18 */
#define IFX_CPU_RO_ACCEN_RDA_EN18_OFF (18u)

/** \brief Length for Ifx_CPU_RO_ACCEN_RDA_Bits.EN19 */
#define IFX_CPU_RO_ACCEN_RDA_EN19_LEN (1u)

/** \brief Mask for Ifx_CPU_RO_ACCEN_RDA_Bits.EN19 */
#define IFX_CPU_RO_ACCEN_RDA_EN19_MSK (0x1u)

/** \brief Offset for Ifx_CPU_RO_ACCEN_RDA_Bits.EN19 */
#define IFX_CPU_RO_ACCEN_RDA_EN19_OFF (19u)

/** \brief Length for Ifx_CPU_RO_ACCEN_RDA_Bits.EN20 */
#define IFX_CPU_RO_ACCEN_RDA_EN20_LEN (1u)

/** \brief Mask for Ifx_CPU_RO_ACCEN_RDA_Bits.EN20 */
#define IFX_CPU_RO_ACCEN_RDA_EN20_MSK (0x1u)

/** \brief Offset for Ifx_CPU_RO_ACCEN_RDA_Bits.EN20 */
#define IFX_CPU_RO_ACCEN_RDA_EN20_OFF (20u)

/** \brief Length for Ifx_CPU_RO_ACCEN_RDA_Bits.EN21 */
#define IFX_CPU_RO_ACCEN_RDA_EN21_LEN (1u)

/** \brief Mask for Ifx_CPU_RO_ACCEN_RDA_Bits.EN21 */
#define IFX_CPU_RO_ACCEN_RDA_EN21_MSK (0x1u)

/** \brief Offset for Ifx_CPU_RO_ACCEN_RDA_Bits.EN21 */
#define IFX_CPU_RO_ACCEN_RDA_EN21_OFF (21u)

/** \brief Length for Ifx_CPU_RO_ACCEN_RDA_Bits.EN22 */
#define IFX_CPU_RO_ACCEN_RDA_EN22_LEN (1u)

/** \brief Mask for Ifx_CPU_RO_ACCEN_RDA_Bits.EN22 */
#define IFX_CPU_RO_ACCEN_RDA_EN22_MSK (0x1u)

/** \brief Offset for Ifx_CPU_RO_ACCEN_RDA_Bits.EN22 */
#define IFX_CPU_RO_ACCEN_RDA_EN22_OFF (22u)

/** \brief Length for Ifx_CPU_RO_ACCEN_RDA_Bits.EN23 */
#define IFX_CPU_RO_ACCEN_RDA_EN23_LEN (1u)

/** \brief Mask for Ifx_CPU_RO_ACCEN_RDA_Bits.EN23 */
#define IFX_CPU_RO_ACCEN_RDA_EN23_MSK (0x1u)

/** \brief Offset for Ifx_CPU_RO_ACCEN_RDA_Bits.EN23 */
#define IFX_CPU_RO_ACCEN_RDA_EN23_OFF (23u)

/** \brief Length for Ifx_CPU_RO_ACCEN_RDA_Bits.EN24 */
#define IFX_CPU_RO_ACCEN_RDA_EN24_LEN (1u)

/** \brief Mask for Ifx_CPU_RO_ACCEN_RDA_Bits.EN24 */
#define IFX_CPU_RO_ACCEN_RDA_EN24_MSK (0x1u)

/** \brief Offset for Ifx_CPU_RO_ACCEN_RDA_Bits.EN24 */
#define IFX_CPU_RO_ACCEN_RDA_EN24_OFF (24u)

/** \brief Length for Ifx_CPU_RO_ACCEN_RDA_Bits.EN25 */
#define IFX_CPU_RO_ACCEN_RDA_EN25_LEN (1u)

/** \brief Mask for Ifx_CPU_RO_ACCEN_RDA_Bits.EN25 */
#define IFX_CPU_RO_ACCEN_RDA_EN25_MSK (0x1u)

/** \brief Offset for Ifx_CPU_RO_ACCEN_RDA_Bits.EN25 */
#define IFX_CPU_RO_ACCEN_RDA_EN25_OFF (25u)

/** \brief Length for Ifx_CPU_RO_ACCEN_RDA_Bits.EN26 */
#define IFX_CPU_RO_ACCEN_RDA_EN26_LEN (1u)

/** \brief Mask for Ifx_CPU_RO_ACCEN_RDA_Bits.EN26 */
#define IFX_CPU_RO_ACCEN_RDA_EN26_MSK (0x1u)

/** \brief Offset for Ifx_CPU_RO_ACCEN_RDA_Bits.EN26 */
#define IFX_CPU_RO_ACCEN_RDA_EN26_OFF (26u)

/** \brief Length for Ifx_CPU_RO_ACCEN_RDA_Bits.EN27 */
#define IFX_CPU_RO_ACCEN_RDA_EN27_LEN (1u)

/** \brief Mask for Ifx_CPU_RO_ACCEN_RDA_Bits.EN27 */
#define IFX_CPU_RO_ACCEN_RDA_EN27_MSK (0x1u)

/** \brief Offset for Ifx_CPU_RO_ACCEN_RDA_Bits.EN27 */
#define IFX_CPU_RO_ACCEN_RDA_EN27_OFF (27u)

/** \brief Length for Ifx_CPU_RO_ACCEN_RDA_Bits.EN28 */
#define IFX_CPU_RO_ACCEN_RDA_EN28_LEN (1u)

/** \brief Mask for Ifx_CPU_RO_ACCEN_RDA_Bits.EN28 */
#define IFX_CPU_RO_ACCEN_RDA_EN28_MSK (0x1u)

/** \brief Offset for Ifx_CPU_RO_ACCEN_RDA_Bits.EN28 */
#define IFX_CPU_RO_ACCEN_RDA_EN28_OFF (28u)

/** \brief Length for Ifx_CPU_RO_ACCEN_RDA_Bits.EN29 */
#define IFX_CPU_RO_ACCEN_RDA_EN29_LEN (1u)

/** \brief Mask for Ifx_CPU_RO_ACCEN_RDA_Bits.EN29 */
#define IFX_CPU_RO_ACCEN_RDA_EN29_MSK (0x1u)

/** \brief Offset for Ifx_CPU_RO_ACCEN_RDA_Bits.EN29 */
#define IFX_CPU_RO_ACCEN_RDA_EN29_OFF (29u)

/** \brief Length for Ifx_CPU_RO_ACCEN_RDA_Bits.EN30 */
#define IFX_CPU_RO_ACCEN_RDA_EN30_LEN (1u)

/** \brief Mask for Ifx_CPU_RO_ACCEN_RDA_Bits.EN30 */
#define IFX_CPU_RO_ACCEN_RDA_EN30_MSK (0x1u)

/** \brief Offset for Ifx_CPU_RO_ACCEN_RDA_Bits.EN30 */
#define IFX_CPU_RO_ACCEN_RDA_EN30_OFF (30u)

/** \brief Length for Ifx_CPU_RO_ACCEN_RDA_Bits.EN31 */
#define IFX_CPU_RO_ACCEN_RDA_EN31_LEN (1u)

/** \brief Mask for Ifx_CPU_RO_ACCEN_RDA_Bits.EN31 */
#define IFX_CPU_RO_ACCEN_RDA_EN31_MSK (0x1u)

/** \brief Offset for Ifx_CPU_RO_ACCEN_RDA_Bits.EN31 */
#define IFX_CPU_RO_ACCEN_RDA_EN31_OFF (31u)

/** \brief Length for Ifx_CPU_RO_ACCEN_RDB_SRI_Bits.EN32 */
#define IFX_CPU_RO_ACCEN_RDB_SRI_EN32_LEN (1u)

/** \brief Mask for Ifx_CPU_RO_ACCEN_RDB_SRI_Bits.EN32 */
#define IFX_CPU_RO_ACCEN_RDB_SRI_EN32_MSK (0x1u)

/** \brief Offset for Ifx_CPU_RO_ACCEN_RDB_SRI_Bits.EN32 */
#define IFX_CPU_RO_ACCEN_RDB_SRI_EN32_OFF (0u)

/** \brief Length for Ifx_CPU_RO_ACCEN_RDB_SRI_Bits.EN33 */
#define IFX_CPU_RO_ACCEN_RDB_SRI_EN33_LEN (1u)

/** \brief Mask for Ifx_CPU_RO_ACCEN_RDB_SRI_Bits.EN33 */
#define IFX_CPU_RO_ACCEN_RDB_SRI_EN33_MSK (0x1u)

/** \brief Offset for Ifx_CPU_RO_ACCEN_RDB_SRI_Bits.EN33 */
#define IFX_CPU_RO_ACCEN_RDB_SRI_EN33_OFF (1u)

/** \brief Length for Ifx_CPU_RO_ACCEN_RDB_SRI_Bits.EN34 */
#define IFX_CPU_RO_ACCEN_RDB_SRI_EN34_LEN (1u)

/** \brief Mask for Ifx_CPU_RO_ACCEN_RDB_SRI_Bits.EN34 */
#define IFX_CPU_RO_ACCEN_RDB_SRI_EN34_MSK (0x1u)

/** \brief Offset for Ifx_CPU_RO_ACCEN_RDB_SRI_Bits.EN34 */
#define IFX_CPU_RO_ACCEN_RDB_SRI_EN34_OFF (2u)

/** \brief Length for Ifx_CPU_RO_ACCEN_RDB_SRI_Bits.EN35 */
#define IFX_CPU_RO_ACCEN_RDB_SRI_EN35_LEN (1u)

/** \brief Mask for Ifx_CPU_RO_ACCEN_RDB_SRI_Bits.EN35 */
#define IFX_CPU_RO_ACCEN_RDB_SRI_EN35_MSK (0x1u)

/** \brief Offset for Ifx_CPU_RO_ACCEN_RDB_SRI_Bits.EN35 */
#define IFX_CPU_RO_ACCEN_RDB_SRI_EN35_OFF (3u)

/** \brief Length for Ifx_CPU_RO_ACCEN_RDB_SRI_Bits.EN36 */
#define IFX_CPU_RO_ACCEN_RDB_SRI_EN36_LEN (1u)

/** \brief Mask for Ifx_CPU_RO_ACCEN_RDB_SRI_Bits.EN36 */
#define IFX_CPU_RO_ACCEN_RDB_SRI_EN36_MSK (0x1u)

/** \brief Offset for Ifx_CPU_RO_ACCEN_RDB_SRI_Bits.EN36 */
#define IFX_CPU_RO_ACCEN_RDB_SRI_EN36_OFF (4u)

/** \brief Length for Ifx_CPU_RO_ACCEN_RDB_SRI_Bits.EN37 */
#define IFX_CPU_RO_ACCEN_RDB_SRI_EN37_LEN (1u)

/** \brief Mask for Ifx_CPU_RO_ACCEN_RDB_SRI_Bits.EN37 */
#define IFX_CPU_RO_ACCEN_RDB_SRI_EN37_MSK (0x1u)

/** \brief Offset for Ifx_CPU_RO_ACCEN_RDB_SRI_Bits.EN37 */
#define IFX_CPU_RO_ACCEN_RDB_SRI_EN37_OFF (5u)

/** \brief Length for Ifx_CPU_RO_ACCEN_RDB_SRI_Bits.EN38 */
#define IFX_CPU_RO_ACCEN_RDB_SRI_EN38_LEN (1u)

/** \brief Mask for Ifx_CPU_RO_ACCEN_RDB_SRI_Bits.EN38 */
#define IFX_CPU_RO_ACCEN_RDB_SRI_EN38_MSK (0x1u)

/** \brief Offset for Ifx_CPU_RO_ACCEN_RDB_SRI_Bits.EN38 */
#define IFX_CPU_RO_ACCEN_RDB_SRI_EN38_OFF (6u)

/** \brief Length for Ifx_CPU_RO_ACCEN_RDB_SRI_Bits.EN39 */
#define IFX_CPU_RO_ACCEN_RDB_SRI_EN39_LEN (1u)

/** \brief Mask for Ifx_CPU_RO_ACCEN_RDB_SRI_Bits.EN39 */
#define IFX_CPU_RO_ACCEN_RDB_SRI_EN39_MSK (0x1u)

/** \brief Offset for Ifx_CPU_RO_ACCEN_RDB_SRI_Bits.EN39 */
#define IFX_CPU_RO_ACCEN_RDB_SRI_EN39_OFF (7u)

/** \brief Length for Ifx_CPU_RO_ACCEN_RDB_SRI_Bits.EN40 */
#define IFX_CPU_RO_ACCEN_RDB_SRI_EN40_LEN (1u)

/** \brief Mask for Ifx_CPU_RO_ACCEN_RDB_SRI_Bits.EN40 */
#define IFX_CPU_RO_ACCEN_RDB_SRI_EN40_MSK (0x1u)

/** \brief Offset for Ifx_CPU_RO_ACCEN_RDB_SRI_Bits.EN40 */
#define IFX_CPU_RO_ACCEN_RDB_SRI_EN40_OFF (8u)

/** \brief Length for Ifx_CPU_RO_ACCEN_RDB_SRI_Bits.EN41 */
#define IFX_CPU_RO_ACCEN_RDB_SRI_EN41_LEN (1u)

/** \brief Mask for Ifx_CPU_RO_ACCEN_RDB_SRI_Bits.EN41 */
#define IFX_CPU_RO_ACCEN_RDB_SRI_EN41_MSK (0x1u)

/** \brief Offset for Ifx_CPU_RO_ACCEN_RDB_SRI_Bits.EN41 */
#define IFX_CPU_RO_ACCEN_RDB_SRI_EN41_OFF (9u)

/** \brief Length for Ifx_CPU_RO_ACCEN_RDB_SRI_Bits.EN42 */
#define IFX_CPU_RO_ACCEN_RDB_SRI_EN42_LEN (1u)

/** \brief Mask for Ifx_CPU_RO_ACCEN_RDB_SRI_Bits.EN42 */
#define IFX_CPU_RO_ACCEN_RDB_SRI_EN42_MSK (0x1u)

/** \brief Offset for Ifx_CPU_RO_ACCEN_RDB_SRI_Bits.EN42 */
#define IFX_CPU_RO_ACCEN_RDB_SRI_EN42_OFF (10u)

/** \brief Length for Ifx_CPU_RO_ACCEN_RDB_SRI_Bits.EN43 */
#define IFX_CPU_RO_ACCEN_RDB_SRI_EN43_LEN (1u)

/** \brief Mask for Ifx_CPU_RO_ACCEN_RDB_SRI_Bits.EN43 */
#define IFX_CPU_RO_ACCEN_RDB_SRI_EN43_MSK (0x1u)

/** \brief Offset for Ifx_CPU_RO_ACCEN_RDB_SRI_Bits.EN43 */
#define IFX_CPU_RO_ACCEN_RDB_SRI_EN43_OFF (11u)

/** \brief Length for Ifx_CPU_RO_ACCEN_RDB_SRI_Bits.EN44 */
#define IFX_CPU_RO_ACCEN_RDB_SRI_EN44_LEN (1u)

/** \brief Mask for Ifx_CPU_RO_ACCEN_RDB_SRI_Bits.EN44 */
#define IFX_CPU_RO_ACCEN_RDB_SRI_EN44_MSK (0x1u)

/** \brief Offset for Ifx_CPU_RO_ACCEN_RDB_SRI_Bits.EN44 */
#define IFX_CPU_RO_ACCEN_RDB_SRI_EN44_OFF (12u)

/** \brief Length for Ifx_CPU_RO_ACCEN_RDB_SRI_Bits.EN45 */
#define IFX_CPU_RO_ACCEN_RDB_SRI_EN45_LEN (1u)

/** \brief Mask for Ifx_CPU_RO_ACCEN_RDB_SRI_Bits.EN45 */
#define IFX_CPU_RO_ACCEN_RDB_SRI_EN45_MSK (0x1u)

/** \brief Offset for Ifx_CPU_RO_ACCEN_RDB_SRI_Bits.EN45 */
#define IFX_CPU_RO_ACCEN_RDB_SRI_EN45_OFF (13u)

/** \brief Length for Ifx_CPU_RO_ACCEN_RDB_SRI_Bits.EN46 */
#define IFX_CPU_RO_ACCEN_RDB_SRI_EN46_LEN (1u)

/** \brief Mask for Ifx_CPU_RO_ACCEN_RDB_SRI_Bits.EN46 */
#define IFX_CPU_RO_ACCEN_RDB_SRI_EN46_MSK (0x1u)

/** \brief Offset for Ifx_CPU_RO_ACCEN_RDB_SRI_Bits.EN46 */
#define IFX_CPU_RO_ACCEN_RDB_SRI_EN46_OFF (14u)

/** \brief Length for Ifx_CPU_RO_ACCEN_RDB_SRI_Bits.EN47 */
#define IFX_CPU_RO_ACCEN_RDB_SRI_EN47_LEN (1u)

/** \brief Mask for Ifx_CPU_RO_ACCEN_RDB_SRI_Bits.EN47 */
#define IFX_CPU_RO_ACCEN_RDB_SRI_EN47_MSK (0x1u)

/** \brief Offset for Ifx_CPU_RO_ACCEN_RDB_SRI_Bits.EN47 */
#define IFX_CPU_RO_ACCEN_RDB_SRI_EN47_OFF (15u)

/** \brief Length for Ifx_CPU_RO_ACCEN_RDB_SRI_Bits.EN48 */
#define IFX_CPU_RO_ACCEN_RDB_SRI_EN48_LEN (1u)

/** \brief Mask for Ifx_CPU_RO_ACCEN_RDB_SRI_Bits.EN48 */
#define IFX_CPU_RO_ACCEN_RDB_SRI_EN48_MSK (0x1u)

/** \brief Offset for Ifx_CPU_RO_ACCEN_RDB_SRI_Bits.EN48 */
#define IFX_CPU_RO_ACCEN_RDB_SRI_EN48_OFF (16u)

/** \brief Length for Ifx_CPU_RO_ACCEN_RDB_SRI_Bits.EN49 */
#define IFX_CPU_RO_ACCEN_RDB_SRI_EN49_LEN (1u)

/** \brief Mask for Ifx_CPU_RO_ACCEN_RDB_SRI_Bits.EN49 */
#define IFX_CPU_RO_ACCEN_RDB_SRI_EN49_MSK (0x1u)

/** \brief Offset for Ifx_CPU_RO_ACCEN_RDB_SRI_Bits.EN49 */
#define IFX_CPU_RO_ACCEN_RDB_SRI_EN49_OFF (17u)

/** \brief Length for Ifx_CPU_RO_ACCEN_RDB_SRI_Bits.EN50 */
#define IFX_CPU_RO_ACCEN_RDB_SRI_EN50_LEN (1u)

/** \brief Mask for Ifx_CPU_RO_ACCEN_RDB_SRI_Bits.EN50 */
#define IFX_CPU_RO_ACCEN_RDB_SRI_EN50_MSK (0x1u)

/** \brief Offset for Ifx_CPU_RO_ACCEN_RDB_SRI_Bits.EN50 */
#define IFX_CPU_RO_ACCEN_RDB_SRI_EN50_OFF (18u)

/** \brief Length for Ifx_CPU_RO_ACCEN_RDB_SRI_Bits.EN51 */
#define IFX_CPU_RO_ACCEN_RDB_SRI_EN51_LEN (1u)

/** \brief Mask for Ifx_CPU_RO_ACCEN_RDB_SRI_Bits.EN51 */
#define IFX_CPU_RO_ACCEN_RDB_SRI_EN51_MSK (0x1u)

/** \brief Offset for Ifx_CPU_RO_ACCEN_RDB_SRI_Bits.EN51 */
#define IFX_CPU_RO_ACCEN_RDB_SRI_EN51_OFF (19u)

/** \brief Length for Ifx_CPU_RO_ACCEN_RDB_SRI_Bits.EN52 */
#define IFX_CPU_RO_ACCEN_RDB_SRI_EN52_LEN (1u)

/** \brief Mask for Ifx_CPU_RO_ACCEN_RDB_SRI_Bits.EN52 */
#define IFX_CPU_RO_ACCEN_RDB_SRI_EN52_MSK (0x1u)

/** \brief Offset for Ifx_CPU_RO_ACCEN_RDB_SRI_Bits.EN52 */
#define IFX_CPU_RO_ACCEN_RDB_SRI_EN52_OFF (20u)

/** \brief Length for Ifx_CPU_RO_ACCEN_RDB_SRI_Bits.EN53 */
#define IFX_CPU_RO_ACCEN_RDB_SRI_EN53_LEN (1u)

/** \brief Mask for Ifx_CPU_RO_ACCEN_RDB_SRI_Bits.EN53 */
#define IFX_CPU_RO_ACCEN_RDB_SRI_EN53_MSK (0x1u)

/** \brief Offset for Ifx_CPU_RO_ACCEN_RDB_SRI_Bits.EN53 */
#define IFX_CPU_RO_ACCEN_RDB_SRI_EN53_OFF (21u)

/** \brief Length for Ifx_CPU_RO_ACCEN_RDB_SRI_Bits.EN54 */
#define IFX_CPU_RO_ACCEN_RDB_SRI_EN54_LEN (1u)

/** \brief Mask for Ifx_CPU_RO_ACCEN_RDB_SRI_Bits.EN54 */
#define IFX_CPU_RO_ACCEN_RDB_SRI_EN54_MSK (0x1u)

/** \brief Offset for Ifx_CPU_RO_ACCEN_RDB_SRI_Bits.EN54 */
#define IFX_CPU_RO_ACCEN_RDB_SRI_EN54_OFF (22u)

/** \brief Length for Ifx_CPU_RO_ACCEN_RDB_SRI_Bits.EN55 */
#define IFX_CPU_RO_ACCEN_RDB_SRI_EN55_LEN (1u)

/** \brief Mask for Ifx_CPU_RO_ACCEN_RDB_SRI_Bits.EN55 */
#define IFX_CPU_RO_ACCEN_RDB_SRI_EN55_MSK (0x1u)

/** \brief Offset for Ifx_CPU_RO_ACCEN_RDB_SRI_Bits.EN55 */
#define IFX_CPU_RO_ACCEN_RDB_SRI_EN55_OFF (23u)

/** \brief Length for Ifx_CPU_RO_ACCEN_RDB_SRI_Bits.EN56 */
#define IFX_CPU_RO_ACCEN_RDB_SRI_EN56_LEN (1u)

/** \brief Mask for Ifx_CPU_RO_ACCEN_RDB_SRI_Bits.EN56 */
#define IFX_CPU_RO_ACCEN_RDB_SRI_EN56_MSK (0x1u)

/** \brief Offset for Ifx_CPU_RO_ACCEN_RDB_SRI_Bits.EN56 */
#define IFX_CPU_RO_ACCEN_RDB_SRI_EN56_OFF (24u)

/** \brief Length for Ifx_CPU_RO_ACCEN_RDB_SRI_Bits.EN57 */
#define IFX_CPU_RO_ACCEN_RDB_SRI_EN57_LEN (1u)

/** \brief Mask for Ifx_CPU_RO_ACCEN_RDB_SRI_Bits.EN57 */
#define IFX_CPU_RO_ACCEN_RDB_SRI_EN57_MSK (0x1u)

/** \brief Offset for Ifx_CPU_RO_ACCEN_RDB_SRI_Bits.EN57 */
#define IFX_CPU_RO_ACCEN_RDB_SRI_EN57_OFF (25u)

/** \brief Length for Ifx_CPU_RO_ACCEN_RDB_SRI_Bits.EN58 */
#define IFX_CPU_RO_ACCEN_RDB_SRI_EN58_LEN (1u)

/** \brief Mask for Ifx_CPU_RO_ACCEN_RDB_SRI_Bits.EN58 */
#define IFX_CPU_RO_ACCEN_RDB_SRI_EN58_MSK (0x1u)

/** \brief Offset for Ifx_CPU_RO_ACCEN_RDB_SRI_Bits.EN58 */
#define IFX_CPU_RO_ACCEN_RDB_SRI_EN58_OFF (26u)

/** \brief Length for Ifx_CPU_RO_ACCEN_RDB_SRI_Bits.EN59 */
#define IFX_CPU_RO_ACCEN_RDB_SRI_EN59_LEN (1u)

/** \brief Mask for Ifx_CPU_RO_ACCEN_RDB_SRI_Bits.EN59 */
#define IFX_CPU_RO_ACCEN_RDB_SRI_EN59_MSK (0x1u)

/** \brief Offset for Ifx_CPU_RO_ACCEN_RDB_SRI_Bits.EN59 */
#define IFX_CPU_RO_ACCEN_RDB_SRI_EN59_OFF (27u)

/** \brief Length for Ifx_CPU_RO_ACCEN_RDB_SRI_Bits.EN60 */
#define IFX_CPU_RO_ACCEN_RDB_SRI_EN60_LEN (1u)

/** \brief Mask for Ifx_CPU_RO_ACCEN_RDB_SRI_Bits.EN60 */
#define IFX_CPU_RO_ACCEN_RDB_SRI_EN60_MSK (0x1u)

/** \brief Offset for Ifx_CPU_RO_ACCEN_RDB_SRI_Bits.EN60 */
#define IFX_CPU_RO_ACCEN_RDB_SRI_EN60_OFF (28u)

/** \brief Length for Ifx_CPU_RO_ACCEN_RDB_SRI_Bits.EN61 */
#define IFX_CPU_RO_ACCEN_RDB_SRI_EN61_LEN (1u)

/** \brief Mask for Ifx_CPU_RO_ACCEN_RDB_SRI_Bits.EN61 */
#define IFX_CPU_RO_ACCEN_RDB_SRI_EN61_MSK (0x1u)

/** \brief Offset for Ifx_CPU_RO_ACCEN_RDB_SRI_Bits.EN61 */
#define IFX_CPU_RO_ACCEN_RDB_SRI_EN61_OFF (29u)

/** \brief Length for Ifx_CPU_RO_ACCEN_RDB_SRI_Bits.EN62 */
#define IFX_CPU_RO_ACCEN_RDB_SRI_EN62_LEN (1u)

/** \brief Mask for Ifx_CPU_RO_ACCEN_RDB_SRI_Bits.EN62 */
#define IFX_CPU_RO_ACCEN_RDB_SRI_EN62_MSK (0x1u)

/** \brief Offset for Ifx_CPU_RO_ACCEN_RDB_SRI_Bits.EN62 */
#define IFX_CPU_RO_ACCEN_RDB_SRI_EN62_OFF (30u)

/** \brief Length for Ifx_CPU_RO_ACCEN_RDB_SRI_Bits.EN63 */
#define IFX_CPU_RO_ACCEN_RDB_SRI_EN63_LEN (1u)

/** \brief Mask for Ifx_CPU_RO_ACCEN_RDB_SRI_Bits.EN63 */
#define IFX_CPU_RO_ACCEN_RDB_SRI_EN63_MSK (0x1u)

/** \brief Offset for Ifx_CPU_RO_ACCEN_RDB_SRI_Bits.EN63 */
#define IFX_CPU_RO_ACCEN_RDB_SRI_EN63_OFF (31u)

/** \brief Length for Ifx_CPU_RO_ACCEN_VM_Bits.RD00 */
#define IFX_CPU_RO_ACCEN_VM_RD00_LEN (1u)

/** \brief Mask for Ifx_CPU_RO_ACCEN_VM_Bits.RD00 */
#define IFX_CPU_RO_ACCEN_VM_RD00_MSK (0x1u)

/** \brief Offset for Ifx_CPU_RO_ACCEN_VM_Bits.RD00 */
#define IFX_CPU_RO_ACCEN_VM_RD00_OFF (0u)

/** \brief Length for Ifx_CPU_RO_ACCEN_VM_Bits.RD01 */
#define IFX_CPU_RO_ACCEN_VM_RD01_LEN (1u)

/** \brief Mask for Ifx_CPU_RO_ACCEN_VM_Bits.RD01 */
#define IFX_CPU_RO_ACCEN_VM_RD01_MSK (0x1u)

/** \brief Offset for Ifx_CPU_RO_ACCEN_VM_Bits.RD01 */
#define IFX_CPU_RO_ACCEN_VM_RD01_OFF (1u)

/** \brief Length for Ifx_CPU_RO_ACCEN_VM_Bits.RD02 */
#define IFX_CPU_RO_ACCEN_VM_RD02_LEN (1u)

/** \brief Mask for Ifx_CPU_RO_ACCEN_VM_Bits.RD02 */
#define IFX_CPU_RO_ACCEN_VM_RD02_MSK (0x1u)

/** \brief Offset for Ifx_CPU_RO_ACCEN_VM_Bits.RD02 */
#define IFX_CPU_RO_ACCEN_VM_RD02_OFF (2u)

/** \brief Length for Ifx_CPU_RO_ACCEN_VM_Bits.RD03 */
#define IFX_CPU_RO_ACCEN_VM_RD03_LEN (1u)

/** \brief Mask for Ifx_CPU_RO_ACCEN_VM_Bits.RD03 */
#define IFX_CPU_RO_ACCEN_VM_RD03_MSK (0x1u)

/** \brief Offset for Ifx_CPU_RO_ACCEN_VM_Bits.RD03 */
#define IFX_CPU_RO_ACCEN_VM_RD03_OFF (3u)

/** \brief Length for Ifx_CPU_RO_ACCEN_VM_Bits.RD04 */
#define IFX_CPU_RO_ACCEN_VM_RD04_LEN (1u)

/** \brief Mask for Ifx_CPU_RO_ACCEN_VM_Bits.RD04 */
#define IFX_CPU_RO_ACCEN_VM_RD04_MSK (0x1u)

/** \brief Offset for Ifx_CPU_RO_ACCEN_VM_Bits.RD04 */
#define IFX_CPU_RO_ACCEN_VM_RD04_OFF (4u)

/** \brief Length for Ifx_CPU_RO_ACCEN_VM_Bits.RD05 */
#define IFX_CPU_RO_ACCEN_VM_RD05_LEN (1u)

/** \brief Mask for Ifx_CPU_RO_ACCEN_VM_Bits.RD05 */
#define IFX_CPU_RO_ACCEN_VM_RD05_MSK (0x1u)

/** \brief Offset for Ifx_CPU_RO_ACCEN_VM_Bits.RD05 */
#define IFX_CPU_RO_ACCEN_VM_RD05_OFF (5u)

/** \brief Length for Ifx_CPU_RO_ACCEN_VM_Bits.RD06 */
#define IFX_CPU_RO_ACCEN_VM_RD06_LEN (1u)

/** \brief Mask for Ifx_CPU_RO_ACCEN_VM_Bits.RD06 */
#define IFX_CPU_RO_ACCEN_VM_RD06_MSK (0x1u)

/** \brief Offset for Ifx_CPU_RO_ACCEN_VM_Bits.RD06 */
#define IFX_CPU_RO_ACCEN_VM_RD06_OFF (6u)

/** \brief Length for Ifx_CPU_RO_ACCEN_VM_Bits.RD07 */
#define IFX_CPU_RO_ACCEN_VM_RD07_LEN (1u)

/** \brief Mask for Ifx_CPU_RO_ACCEN_VM_Bits.RD07 */
#define IFX_CPU_RO_ACCEN_VM_RD07_MSK (0x1u)

/** \brief Offset for Ifx_CPU_RO_ACCEN_VM_Bits.RD07 */
#define IFX_CPU_RO_ACCEN_VM_RD07_OFF (7u)

/** \brief Length for Ifx_CPU_RO_ACCEN_VM_Bits.WR00 */
#define IFX_CPU_RO_ACCEN_VM_WR00_LEN (1u)

/** \brief Mask for Ifx_CPU_RO_ACCEN_VM_Bits.WR00 */
#define IFX_CPU_RO_ACCEN_VM_WR00_MSK (0x1u)

/** \brief Offset for Ifx_CPU_RO_ACCEN_VM_Bits.WR00 */
#define IFX_CPU_RO_ACCEN_VM_WR00_OFF (16u)

/** \brief Length for Ifx_CPU_RO_ACCEN_VM_Bits.WR01 */
#define IFX_CPU_RO_ACCEN_VM_WR01_LEN (1u)

/** \brief Mask for Ifx_CPU_RO_ACCEN_VM_Bits.WR01 */
#define IFX_CPU_RO_ACCEN_VM_WR01_MSK (0x1u)

/** \brief Offset for Ifx_CPU_RO_ACCEN_VM_Bits.WR01 */
#define IFX_CPU_RO_ACCEN_VM_WR01_OFF (17u)

/** \brief Length for Ifx_CPU_RO_ACCEN_VM_Bits.WR02 */
#define IFX_CPU_RO_ACCEN_VM_WR02_LEN (1u)

/** \brief Mask for Ifx_CPU_RO_ACCEN_VM_Bits.WR02 */
#define IFX_CPU_RO_ACCEN_VM_WR02_MSK (0x1u)

/** \brief Offset for Ifx_CPU_RO_ACCEN_VM_Bits.WR02 */
#define IFX_CPU_RO_ACCEN_VM_WR02_OFF (18u)

/** \brief Length for Ifx_CPU_RO_ACCEN_VM_Bits.WR03 */
#define IFX_CPU_RO_ACCEN_VM_WR03_LEN (1u)

/** \brief Mask for Ifx_CPU_RO_ACCEN_VM_Bits.WR03 */
#define IFX_CPU_RO_ACCEN_VM_WR03_MSK (0x1u)

/** \brief Offset for Ifx_CPU_RO_ACCEN_VM_Bits.WR03 */
#define IFX_CPU_RO_ACCEN_VM_WR03_OFF (19u)

/** \brief Length for Ifx_CPU_RO_ACCEN_VM_Bits.WR04 */
#define IFX_CPU_RO_ACCEN_VM_WR04_LEN (1u)

/** \brief Mask for Ifx_CPU_RO_ACCEN_VM_Bits.WR04 */
#define IFX_CPU_RO_ACCEN_VM_WR04_MSK (0x1u)

/** \brief Offset for Ifx_CPU_RO_ACCEN_VM_Bits.WR04 */
#define IFX_CPU_RO_ACCEN_VM_WR04_OFF (20u)

/** \brief Length for Ifx_CPU_RO_ACCEN_VM_Bits.WR05 */
#define IFX_CPU_RO_ACCEN_VM_WR05_LEN (1u)

/** \brief Mask for Ifx_CPU_RO_ACCEN_VM_Bits.WR05 */
#define IFX_CPU_RO_ACCEN_VM_WR05_MSK (0x1u)

/** \brief Offset for Ifx_CPU_RO_ACCEN_VM_Bits.WR05 */
#define IFX_CPU_RO_ACCEN_VM_WR05_OFF (21u)

/** \brief Length for Ifx_CPU_RO_ACCEN_VM_Bits.WR06 */
#define IFX_CPU_RO_ACCEN_VM_WR06_LEN (1u)

/** \brief Mask for Ifx_CPU_RO_ACCEN_VM_Bits.WR06 */
#define IFX_CPU_RO_ACCEN_VM_WR06_MSK (0x1u)

/** \brief Offset for Ifx_CPU_RO_ACCEN_VM_Bits.WR06 */
#define IFX_CPU_RO_ACCEN_VM_WR06_OFF (22u)

/** \brief Length for Ifx_CPU_RO_ACCEN_VM_Bits.WR07 */
#define IFX_CPU_RO_ACCEN_VM_WR07_LEN (1u)

/** \brief Mask for Ifx_CPU_RO_ACCEN_VM_Bits.WR07 */
#define IFX_CPU_RO_ACCEN_VM_WR07_MSK (0x1u)

/** \brief Offset for Ifx_CPU_RO_ACCEN_VM_Bits.WR07 */
#define IFX_CPU_RO_ACCEN_VM_WR07_OFF (23u)

/** \brief Length for Ifx_CPU_RO_ACCEN_PRS_Bits.RD00 */
#define IFX_CPU_RO_ACCEN_PRS_RD00_LEN (1u)

/** \brief Mask for Ifx_CPU_RO_ACCEN_PRS_Bits.RD00 */
#define IFX_CPU_RO_ACCEN_PRS_RD00_MSK (0x1u)

/** \brief Offset for Ifx_CPU_RO_ACCEN_PRS_Bits.RD00 */
#define IFX_CPU_RO_ACCEN_PRS_RD00_OFF (0u)

/** \brief Length for Ifx_CPU_RO_ACCEN_PRS_Bits.RD01 */
#define IFX_CPU_RO_ACCEN_PRS_RD01_LEN (1u)

/** \brief Mask for Ifx_CPU_RO_ACCEN_PRS_Bits.RD01 */
#define IFX_CPU_RO_ACCEN_PRS_RD01_MSK (0x1u)

/** \brief Offset for Ifx_CPU_RO_ACCEN_PRS_Bits.RD01 */
#define IFX_CPU_RO_ACCEN_PRS_RD01_OFF (1u)

/** \brief Length for Ifx_CPU_RO_ACCEN_PRS_Bits.RD02 */
#define IFX_CPU_RO_ACCEN_PRS_RD02_LEN (1u)

/** \brief Mask for Ifx_CPU_RO_ACCEN_PRS_Bits.RD02 */
#define IFX_CPU_RO_ACCEN_PRS_RD02_MSK (0x1u)

/** \brief Offset for Ifx_CPU_RO_ACCEN_PRS_Bits.RD02 */
#define IFX_CPU_RO_ACCEN_PRS_RD02_OFF (2u)

/** \brief Length for Ifx_CPU_RO_ACCEN_PRS_Bits.RD03 */
#define IFX_CPU_RO_ACCEN_PRS_RD03_LEN (1u)

/** \brief Mask for Ifx_CPU_RO_ACCEN_PRS_Bits.RD03 */
#define IFX_CPU_RO_ACCEN_PRS_RD03_MSK (0x1u)

/** \brief Offset for Ifx_CPU_RO_ACCEN_PRS_Bits.RD03 */
#define IFX_CPU_RO_ACCEN_PRS_RD03_OFF (3u)

/** \brief Length for Ifx_CPU_RO_ACCEN_PRS_Bits.RD04 */
#define IFX_CPU_RO_ACCEN_PRS_RD04_LEN (1u)

/** \brief Mask for Ifx_CPU_RO_ACCEN_PRS_Bits.RD04 */
#define IFX_CPU_RO_ACCEN_PRS_RD04_MSK (0x1u)

/** \brief Offset for Ifx_CPU_RO_ACCEN_PRS_Bits.RD04 */
#define IFX_CPU_RO_ACCEN_PRS_RD04_OFF (4u)

/** \brief Length for Ifx_CPU_RO_ACCEN_PRS_Bits.RD05 */
#define IFX_CPU_RO_ACCEN_PRS_RD05_LEN (1u)

/** \brief Mask for Ifx_CPU_RO_ACCEN_PRS_Bits.RD05 */
#define IFX_CPU_RO_ACCEN_PRS_RD05_MSK (0x1u)

/** \brief Offset for Ifx_CPU_RO_ACCEN_PRS_Bits.RD05 */
#define IFX_CPU_RO_ACCEN_PRS_RD05_OFF (5u)

/** \brief Length for Ifx_CPU_RO_ACCEN_PRS_Bits.RD06 */
#define IFX_CPU_RO_ACCEN_PRS_RD06_LEN (1u)

/** \brief Mask for Ifx_CPU_RO_ACCEN_PRS_Bits.RD06 */
#define IFX_CPU_RO_ACCEN_PRS_RD06_MSK (0x1u)

/** \brief Offset for Ifx_CPU_RO_ACCEN_PRS_Bits.RD06 */
#define IFX_CPU_RO_ACCEN_PRS_RD06_OFF (6u)

/** \brief Length for Ifx_CPU_RO_ACCEN_PRS_Bits.RD07 */
#define IFX_CPU_RO_ACCEN_PRS_RD07_LEN (1u)

/** \brief Mask for Ifx_CPU_RO_ACCEN_PRS_Bits.RD07 */
#define IFX_CPU_RO_ACCEN_PRS_RD07_MSK (0x1u)

/** \brief Offset for Ifx_CPU_RO_ACCEN_PRS_Bits.RD07 */
#define IFX_CPU_RO_ACCEN_PRS_RD07_OFF (7u)

/** \brief Length for Ifx_CPU_RO_ACCEN_PRS_Bits.WR00 */
#define IFX_CPU_RO_ACCEN_PRS_WR00_LEN (1u)

/** \brief Mask for Ifx_CPU_RO_ACCEN_PRS_Bits.WR00 */
#define IFX_CPU_RO_ACCEN_PRS_WR00_MSK (0x1u)

/** \brief Offset for Ifx_CPU_RO_ACCEN_PRS_Bits.WR00 */
#define IFX_CPU_RO_ACCEN_PRS_WR00_OFF (16u)

/** \brief Length for Ifx_CPU_RO_ACCEN_PRS_Bits.WR01 */
#define IFX_CPU_RO_ACCEN_PRS_WR01_LEN (1u)

/** \brief Mask for Ifx_CPU_RO_ACCEN_PRS_Bits.WR01 */
#define IFX_CPU_RO_ACCEN_PRS_WR01_MSK (0x1u)

/** \brief Offset for Ifx_CPU_RO_ACCEN_PRS_Bits.WR01 */
#define IFX_CPU_RO_ACCEN_PRS_WR01_OFF (17u)

/** \brief Length for Ifx_CPU_RO_ACCEN_PRS_Bits.WR02 */
#define IFX_CPU_RO_ACCEN_PRS_WR02_LEN (1u)

/** \brief Mask for Ifx_CPU_RO_ACCEN_PRS_Bits.WR02 */
#define IFX_CPU_RO_ACCEN_PRS_WR02_MSK (0x1u)

/** \brief Offset for Ifx_CPU_RO_ACCEN_PRS_Bits.WR02 */
#define IFX_CPU_RO_ACCEN_PRS_WR02_OFF (18u)

/** \brief Length for Ifx_CPU_RO_ACCEN_PRS_Bits.WR03 */
#define IFX_CPU_RO_ACCEN_PRS_WR03_LEN (1u)

/** \brief Mask for Ifx_CPU_RO_ACCEN_PRS_Bits.WR03 */
#define IFX_CPU_RO_ACCEN_PRS_WR03_MSK (0x1u)

/** \brief Offset for Ifx_CPU_RO_ACCEN_PRS_Bits.WR03 */
#define IFX_CPU_RO_ACCEN_PRS_WR03_OFF (19u)

/** \brief Length for Ifx_CPU_RO_ACCEN_PRS_Bits.WR04 */
#define IFX_CPU_RO_ACCEN_PRS_WR04_LEN (1u)

/** \brief Mask for Ifx_CPU_RO_ACCEN_PRS_Bits.WR04 */
#define IFX_CPU_RO_ACCEN_PRS_WR04_MSK (0x1u)

/** \brief Offset for Ifx_CPU_RO_ACCEN_PRS_Bits.WR04 */
#define IFX_CPU_RO_ACCEN_PRS_WR04_OFF (20u)

/** \brief Length for Ifx_CPU_RO_ACCEN_PRS_Bits.WR05 */
#define IFX_CPU_RO_ACCEN_PRS_WR05_LEN (1u)

/** \brief Mask for Ifx_CPU_RO_ACCEN_PRS_Bits.WR05 */
#define IFX_CPU_RO_ACCEN_PRS_WR05_MSK (0x1u)

/** \brief Offset for Ifx_CPU_RO_ACCEN_PRS_Bits.WR05 */
#define IFX_CPU_RO_ACCEN_PRS_WR05_OFF (21u)

/** \brief Length for Ifx_CPU_RO_ACCEN_PRS_Bits.WR06 */
#define IFX_CPU_RO_ACCEN_PRS_WR06_LEN (1u)

/** \brief Mask for Ifx_CPU_RO_ACCEN_PRS_Bits.WR06 */
#define IFX_CPU_RO_ACCEN_PRS_WR06_MSK (0x1u)

/** \brief Offset for Ifx_CPU_RO_ACCEN_PRS_Bits.WR06 */
#define IFX_CPU_RO_ACCEN_PRS_WR06_OFF (22u)

/** \brief Length for Ifx_CPU_RO_ACCEN_PRS_Bits.WR07 */
#define IFX_CPU_RO_ACCEN_PRS_WR07_LEN (1u)

/** \brief Mask for Ifx_CPU_RO_ACCEN_PRS_Bits.WR07 */
#define IFX_CPU_RO_ACCEN_PRS_WR07_MSK (0x1u)

/** \brief Offset for Ifx_CPU_RO_ACCEN_PRS_Bits.WR07 */
#define IFX_CPU_RO_ACCEN_PRS_WR07_OFF (23u)

/** \brief Length for Ifx_CPU_RO_ACCEN_RGNLA_Bits.ADDR */
#define IFX_CPU_RO_ACCEN_RGNLA_ADDR_LEN (26u)

/** \brief Mask for Ifx_CPU_RO_ACCEN_RGNLA_Bits.ADDR */
#define IFX_CPU_RO_ACCEN_RGNLA_ADDR_MSK (0x3ffffffu)

/** \brief Offset for Ifx_CPU_RO_ACCEN_RGNLA_Bits.ADDR */
#define IFX_CPU_RO_ACCEN_RGNLA_ADDR_OFF (6u)

/** \brief Length for Ifx_CPU_RO_ACCEN_RGNUA_Bits.ADDR */
#define IFX_CPU_RO_ACCEN_RGNUA_ADDR_LEN (26u)

/** \brief Mask for Ifx_CPU_RO_ACCEN_RGNUA_Bits.ADDR */
#define IFX_CPU_RO_ACCEN_RGNUA_ADDR_MSK (0x3ffffffu)

/** \brief Offset for Ifx_CPU_RO_ACCEN_RGNUA_Bits.ADDR */
#define IFX_CPU_RO_ACCEN_RGNUA_ADDR_OFF (6u)

/** \brief Length for Ifx_CPU_RO_ACCEN_RGNLA_89_Bits.ADDR */
#define IFX_CPU_RO_ACCEN_RGNLA_89_ADDR_LEN (23u)

/** \brief Mask for Ifx_CPU_RO_ACCEN_RGNLA_89_Bits.ADDR */
#define IFX_CPU_RO_ACCEN_RGNLA_89_ADDR_MSK (0x7fffffu)

/** \brief Offset for Ifx_CPU_RO_ACCEN_RGNLA_89_Bits.ADDR */
#define IFX_CPU_RO_ACCEN_RGNLA_89_ADDR_OFF (6u)

/** \brief Length for Ifx_CPU_RO_ACCEN_RGNLA_89_Bits.ADDRH */
#define IFX_CPU_RO_ACCEN_RGNLA_89_ADDRH_LEN (2u)

/** \brief Mask for Ifx_CPU_RO_ACCEN_RGNLA_89_Bits.ADDRH */
#define IFX_CPU_RO_ACCEN_RGNLA_89_ADDRH_MSK (0x3u)

/** \brief Offset for Ifx_CPU_RO_ACCEN_RGNLA_89_Bits.ADDRH */
#define IFX_CPU_RO_ACCEN_RGNLA_89_ADDRH_OFF (30u)

/** \brief Length for Ifx_CPU_RO_ACCEN_RGNUA_89_Bits.ADDR */
#define IFX_CPU_RO_ACCEN_RGNUA_89_ADDR_LEN (23u)

/** \brief Mask for Ifx_CPU_RO_ACCEN_RGNUA_89_Bits.ADDR */
#define IFX_CPU_RO_ACCEN_RGNUA_89_ADDR_MSK (0x7fffffu)

/** \brief Offset for Ifx_CPU_RO_ACCEN_RGNUA_89_Bits.ADDR */
#define IFX_CPU_RO_ACCEN_RGNUA_89_ADDR_OFF (6u)

/** \brief Length for Ifx_CPU_RO_ACCEN_RGNUA_89_Bits.ADDRH */
#define IFX_CPU_RO_ACCEN_RGNUA_89_ADDRH_LEN (2u)

/** \brief Mask for Ifx_CPU_RO_ACCEN_RGNUA_89_Bits.ADDRH */
#define IFX_CPU_RO_ACCEN_RGNUA_89_ADDRH_MSK (0x3u)

/** \brief Offset for Ifx_CPU_RO_ACCEN_RGNUA_89_Bits.ADDRH */
#define IFX_CPU_RO_ACCEN_RGNUA_89_ADDRH_OFF (30u)

/** \brief Length for Ifx_CPU_OSEL_Bits.SHOVEN00 */
#define IFX_CPU_OSEL_SHOVEN00_LEN (1u)

/** \brief Mask for Ifx_CPU_OSEL_Bits.SHOVEN00 */
#define IFX_CPU_OSEL_SHOVEN00_MSK (0x1u)

/** \brief Offset for Ifx_CPU_OSEL_Bits.SHOVEN00 */
#define IFX_CPU_OSEL_SHOVEN00_OFF (0u)

/** \brief Length for Ifx_CPU_OSEL_Bits.SHOVEN01 */
#define IFX_CPU_OSEL_SHOVEN01_LEN (1u)

/** \brief Mask for Ifx_CPU_OSEL_Bits.SHOVEN01 */
#define IFX_CPU_OSEL_SHOVEN01_MSK (0x1u)

/** \brief Offset for Ifx_CPU_OSEL_Bits.SHOVEN01 */
#define IFX_CPU_OSEL_SHOVEN01_OFF (1u)

/** \brief Length for Ifx_CPU_OSEL_Bits.SHOVEN02 */
#define IFX_CPU_OSEL_SHOVEN02_LEN (1u)

/** \brief Mask for Ifx_CPU_OSEL_Bits.SHOVEN02 */
#define IFX_CPU_OSEL_SHOVEN02_MSK (0x1u)

/** \brief Offset for Ifx_CPU_OSEL_Bits.SHOVEN02 */
#define IFX_CPU_OSEL_SHOVEN02_OFF (2u)

/** \brief Length for Ifx_CPU_OSEL_Bits.SHOVEN03 */
#define IFX_CPU_OSEL_SHOVEN03_LEN (1u)

/** \brief Mask for Ifx_CPU_OSEL_Bits.SHOVEN03 */
#define IFX_CPU_OSEL_SHOVEN03_MSK (0x1u)

/** \brief Offset for Ifx_CPU_OSEL_Bits.SHOVEN03 */
#define IFX_CPU_OSEL_SHOVEN03_OFF (3u)

/** \brief Length for Ifx_CPU_OSEL_Bits.SHOVEN04 */
#define IFX_CPU_OSEL_SHOVEN04_LEN (1u)

/** \brief Mask for Ifx_CPU_OSEL_Bits.SHOVEN04 */
#define IFX_CPU_OSEL_SHOVEN04_MSK (0x1u)

/** \brief Offset for Ifx_CPU_OSEL_Bits.SHOVEN04 */
#define IFX_CPU_OSEL_SHOVEN04_OFF (4u)

/** \brief Length for Ifx_CPU_OSEL_Bits.SHOVEN05 */
#define IFX_CPU_OSEL_SHOVEN05_LEN (1u)

/** \brief Mask for Ifx_CPU_OSEL_Bits.SHOVEN05 */
#define IFX_CPU_OSEL_SHOVEN05_MSK (0x1u)

/** \brief Offset for Ifx_CPU_OSEL_Bits.SHOVEN05 */
#define IFX_CPU_OSEL_SHOVEN05_OFF (5u)

/** \brief Length for Ifx_CPU_OSEL_Bits.SHOVEN06 */
#define IFX_CPU_OSEL_SHOVEN06_LEN (1u)

/** \brief Mask for Ifx_CPU_OSEL_Bits.SHOVEN06 */
#define IFX_CPU_OSEL_SHOVEN06_MSK (0x1u)

/** \brief Offset for Ifx_CPU_OSEL_Bits.SHOVEN06 */
#define IFX_CPU_OSEL_SHOVEN06_OFF (6u)

/** \brief Length for Ifx_CPU_OSEL_Bits.SHOVEN07 */
#define IFX_CPU_OSEL_SHOVEN07_LEN (1u)

/** \brief Mask for Ifx_CPU_OSEL_Bits.SHOVEN07 */
#define IFX_CPU_OSEL_SHOVEN07_MSK (0x1u)

/** \brief Offset for Ifx_CPU_OSEL_Bits.SHOVEN07 */
#define IFX_CPU_OSEL_SHOVEN07_OFF (7u)

/** \brief Length for Ifx_CPU_OSEL_Bits.SHOVEN08 */
#define IFX_CPU_OSEL_SHOVEN08_LEN (1u)

/** \brief Mask for Ifx_CPU_OSEL_Bits.SHOVEN08 */
#define IFX_CPU_OSEL_SHOVEN08_MSK (0x1u)

/** \brief Offset for Ifx_CPU_OSEL_Bits.SHOVEN08 */
#define IFX_CPU_OSEL_SHOVEN08_OFF (8u)

/** \brief Length for Ifx_CPU_OSEL_Bits.SHOVEN09 */
#define IFX_CPU_OSEL_SHOVEN09_LEN (1u)

/** \brief Mask for Ifx_CPU_OSEL_Bits.SHOVEN09 */
#define IFX_CPU_OSEL_SHOVEN09_MSK (0x1u)

/** \brief Offset for Ifx_CPU_OSEL_Bits.SHOVEN09 */
#define IFX_CPU_OSEL_SHOVEN09_OFF (9u)

/** \brief Length for Ifx_CPU_OSEL_Bits.SHOVEN10 */
#define IFX_CPU_OSEL_SHOVEN10_LEN (1u)

/** \brief Mask for Ifx_CPU_OSEL_Bits.SHOVEN10 */
#define IFX_CPU_OSEL_SHOVEN10_MSK (0x1u)

/** \brief Offset for Ifx_CPU_OSEL_Bits.SHOVEN10 */
#define IFX_CPU_OSEL_SHOVEN10_OFF (10u)

/** \brief Length for Ifx_CPU_OSEL_Bits.SHOVEN11 */
#define IFX_CPU_OSEL_SHOVEN11_LEN (1u)

/** \brief Mask for Ifx_CPU_OSEL_Bits.SHOVEN11 */
#define IFX_CPU_OSEL_SHOVEN11_MSK (0x1u)

/** \brief Offset for Ifx_CPU_OSEL_Bits.SHOVEN11 */
#define IFX_CPU_OSEL_SHOVEN11_OFF (11u)

/** \brief Length for Ifx_CPU_OSEL_Bits.SHOVEN12 */
#define IFX_CPU_OSEL_SHOVEN12_LEN (1u)

/** \brief Mask for Ifx_CPU_OSEL_Bits.SHOVEN12 */
#define IFX_CPU_OSEL_SHOVEN12_MSK (0x1u)

/** \brief Offset for Ifx_CPU_OSEL_Bits.SHOVEN12 */
#define IFX_CPU_OSEL_SHOVEN12_OFF (12u)

/** \brief Length for Ifx_CPU_OSEL_Bits.SHOVEN13 */
#define IFX_CPU_OSEL_SHOVEN13_LEN (1u)

/** \brief Mask for Ifx_CPU_OSEL_Bits.SHOVEN13 */
#define IFX_CPU_OSEL_SHOVEN13_MSK (0x1u)

/** \brief Offset for Ifx_CPU_OSEL_Bits.SHOVEN13 */
#define IFX_CPU_OSEL_SHOVEN13_OFF (13u)

/** \brief Length for Ifx_CPU_OSEL_Bits.SHOVEN14 */
#define IFX_CPU_OSEL_SHOVEN14_LEN (1u)

/** \brief Mask for Ifx_CPU_OSEL_Bits.SHOVEN14 */
#define IFX_CPU_OSEL_SHOVEN14_MSK (0x1u)

/** \brief Offset for Ifx_CPU_OSEL_Bits.SHOVEN14 */
#define IFX_CPU_OSEL_SHOVEN14_OFF (14u)

/** \brief Length for Ifx_CPU_OSEL_Bits.SHOVEN15 */
#define IFX_CPU_OSEL_SHOVEN15_LEN (1u)

/** \brief Mask for Ifx_CPU_OSEL_Bits.SHOVEN15 */
#define IFX_CPU_OSEL_SHOVEN15_MSK (0x1u)

/** \brief Offset for Ifx_CPU_OSEL_Bits.SHOVEN15 */
#define IFX_CPU_OSEL_SHOVEN15_OFF (15u)

/** \brief Length for Ifx_CPU_OSEL_Bits.SHOVEN16 */
#define IFX_CPU_OSEL_SHOVEN16_LEN (1u)

/** \brief Mask for Ifx_CPU_OSEL_Bits.SHOVEN16 */
#define IFX_CPU_OSEL_SHOVEN16_MSK (0x1u)

/** \brief Offset for Ifx_CPU_OSEL_Bits.SHOVEN16 */
#define IFX_CPU_OSEL_SHOVEN16_OFF (16u)

/** \brief Length for Ifx_CPU_OSEL_Bits.SHOVEN17 */
#define IFX_CPU_OSEL_SHOVEN17_LEN (1u)

/** \brief Mask for Ifx_CPU_OSEL_Bits.SHOVEN17 */
#define IFX_CPU_OSEL_SHOVEN17_MSK (0x1u)

/** \brief Offset for Ifx_CPU_OSEL_Bits.SHOVEN17 */
#define IFX_CPU_OSEL_SHOVEN17_OFF (17u)

/** \brief Length for Ifx_CPU_OSEL_Bits.SHOVEN18 */
#define IFX_CPU_OSEL_SHOVEN18_LEN (1u)

/** \brief Mask for Ifx_CPU_OSEL_Bits.SHOVEN18 */
#define IFX_CPU_OSEL_SHOVEN18_MSK (0x1u)

/** \brief Offset for Ifx_CPU_OSEL_Bits.SHOVEN18 */
#define IFX_CPU_OSEL_SHOVEN18_OFF (18u)

/** \brief Length for Ifx_CPU_OSEL_Bits.SHOVEN19 */
#define IFX_CPU_OSEL_SHOVEN19_LEN (1u)

/** \brief Mask for Ifx_CPU_OSEL_Bits.SHOVEN19 */
#define IFX_CPU_OSEL_SHOVEN19_MSK (0x1u)

/** \brief Offset for Ifx_CPU_OSEL_Bits.SHOVEN19 */
#define IFX_CPU_OSEL_SHOVEN19_OFF (19u)

/** \brief Length for Ifx_CPU_OSEL_Bits.SHOVEN20 */
#define IFX_CPU_OSEL_SHOVEN20_LEN (1u)

/** \brief Mask for Ifx_CPU_OSEL_Bits.SHOVEN20 */
#define IFX_CPU_OSEL_SHOVEN20_MSK (0x1u)

/** \brief Offset for Ifx_CPU_OSEL_Bits.SHOVEN20 */
#define IFX_CPU_OSEL_SHOVEN20_OFF (20u)

/** \brief Length for Ifx_CPU_OSEL_Bits.SHOVEN21 */
#define IFX_CPU_OSEL_SHOVEN21_LEN (1u)

/** \brief Mask for Ifx_CPU_OSEL_Bits.SHOVEN21 */
#define IFX_CPU_OSEL_SHOVEN21_MSK (0x1u)

/** \brief Offset for Ifx_CPU_OSEL_Bits.SHOVEN21 */
#define IFX_CPU_OSEL_SHOVEN21_OFF (21u)

/** \brief Length for Ifx_CPU_OSEL_Bits.SHOVEN22 */
#define IFX_CPU_OSEL_SHOVEN22_LEN (1u)

/** \brief Mask for Ifx_CPU_OSEL_Bits.SHOVEN22 */
#define IFX_CPU_OSEL_SHOVEN22_MSK (0x1u)

/** \brief Offset for Ifx_CPU_OSEL_Bits.SHOVEN22 */
#define IFX_CPU_OSEL_SHOVEN22_OFF (22u)

/** \brief Length for Ifx_CPU_OSEL_Bits.SHOVEN23 */
#define IFX_CPU_OSEL_SHOVEN23_LEN (1u)

/** \brief Mask for Ifx_CPU_OSEL_Bits.SHOVEN23 */
#define IFX_CPU_OSEL_SHOVEN23_MSK (0x1u)

/** \brief Offset for Ifx_CPU_OSEL_Bits.SHOVEN23 */
#define IFX_CPU_OSEL_SHOVEN23_OFF (23u)

/** \brief Length for Ifx_CPU_OSEL_Bits.SHOVEN24 */
#define IFX_CPU_OSEL_SHOVEN24_LEN (1u)

/** \brief Mask for Ifx_CPU_OSEL_Bits.SHOVEN24 */
#define IFX_CPU_OSEL_SHOVEN24_MSK (0x1u)

/** \brief Offset for Ifx_CPU_OSEL_Bits.SHOVEN24 */
#define IFX_CPU_OSEL_SHOVEN24_OFF (24u)

/** \brief Length for Ifx_CPU_OSEL_Bits.SHOVEN25 */
#define IFX_CPU_OSEL_SHOVEN25_LEN (1u)

/** \brief Mask for Ifx_CPU_OSEL_Bits.SHOVEN25 */
#define IFX_CPU_OSEL_SHOVEN25_MSK (0x1u)

/** \brief Offset for Ifx_CPU_OSEL_Bits.SHOVEN25 */
#define IFX_CPU_OSEL_SHOVEN25_OFF (25u)

/** \brief Length for Ifx_CPU_OSEL_Bits.SHOVEN26 */
#define IFX_CPU_OSEL_SHOVEN26_LEN (1u)

/** \brief Mask for Ifx_CPU_OSEL_Bits.SHOVEN26 */
#define IFX_CPU_OSEL_SHOVEN26_MSK (0x1u)

/** \brief Offset for Ifx_CPU_OSEL_Bits.SHOVEN26 */
#define IFX_CPU_OSEL_SHOVEN26_OFF (26u)

/** \brief Length for Ifx_CPU_OSEL_Bits.SHOVEN27 */
#define IFX_CPU_OSEL_SHOVEN27_LEN (1u)

/** \brief Mask for Ifx_CPU_OSEL_Bits.SHOVEN27 */
#define IFX_CPU_OSEL_SHOVEN27_MSK (0x1u)

/** \brief Offset for Ifx_CPU_OSEL_Bits.SHOVEN27 */
#define IFX_CPU_OSEL_SHOVEN27_OFF (27u)

/** \brief Length for Ifx_CPU_OSEL_Bits.SHOVEN28 */
#define IFX_CPU_OSEL_SHOVEN28_LEN (1u)

/** \brief Mask for Ifx_CPU_OSEL_Bits.SHOVEN28 */
#define IFX_CPU_OSEL_SHOVEN28_MSK (0x1u)

/** \brief Offset for Ifx_CPU_OSEL_Bits.SHOVEN28 */
#define IFX_CPU_OSEL_SHOVEN28_OFF (28u)

/** \brief Length for Ifx_CPU_OSEL_Bits.SHOVEN29 */
#define IFX_CPU_OSEL_SHOVEN29_LEN (1u)

/** \brief Mask for Ifx_CPU_OSEL_Bits.SHOVEN29 */
#define IFX_CPU_OSEL_SHOVEN29_MSK (0x1u)

/** \brief Offset for Ifx_CPU_OSEL_Bits.SHOVEN29 */
#define IFX_CPU_OSEL_SHOVEN29_OFF (29u)

/** \brief Length for Ifx_CPU_OSEL_Bits.SHOVEN30 */
#define IFX_CPU_OSEL_SHOVEN30_LEN (1u)

/** \brief Mask for Ifx_CPU_OSEL_Bits.SHOVEN30 */
#define IFX_CPU_OSEL_SHOVEN30_MSK (0x1u)

/** \brief Offset for Ifx_CPU_OSEL_Bits.SHOVEN30 */
#define IFX_CPU_OSEL_SHOVEN30_OFF (30u)

/** \brief Length for Ifx_CPU_OSEL_Bits.SHOVEN31 */
#define IFX_CPU_OSEL_SHOVEN31_LEN (1u)

/** \brief Mask for Ifx_CPU_OSEL_Bits.SHOVEN31 */
#define IFX_CPU_OSEL_SHOVEN31_MSK (0x1u)

/** \brief Offset for Ifx_CPU_OSEL_Bits.SHOVEN31 */
#define IFX_CPU_OSEL_SHOVEN31_OFF (31u)

/** \brief Length for Ifx_CPU_BLK_RABR_Bits.OBASE */
#define IFX_CPU_BLK_RABR_OBASE_LEN (19u)

/** \brief Mask for Ifx_CPU_BLK_RABR_Bits.OBASE */
#define IFX_CPU_BLK_RABR_OBASE_MSK (0x7ffffu)

/** \brief Offset for Ifx_CPU_BLK_RABR_Bits.OBASE */
#define IFX_CPU_BLK_RABR_OBASE_OFF (5u)

/** \brief Length for Ifx_CPU_BLK_RABR_Bits.OMEM */
#define IFX_CPU_BLK_RABR_OMEM_LEN (4u)

/** \brief Mask for Ifx_CPU_BLK_RABR_Bits.OMEM */
#define IFX_CPU_BLK_RABR_OMEM_MSK (0xfu)

/** \brief Offset for Ifx_CPU_BLK_RABR_Bits.OMEM */
#define IFX_CPU_BLK_RABR_OMEM_OFF (24u)

/** \brief Length for Ifx_CPU_BLK_RABR_Bits.OVEN */
#define IFX_CPU_BLK_RABR_OVEN_LEN (1u)

/** \brief Mask for Ifx_CPU_BLK_RABR_Bits.OVEN */
#define IFX_CPU_BLK_RABR_OVEN_MSK (0x1u)

/** \brief Offset for Ifx_CPU_BLK_RABR_Bits.OVEN */
#define IFX_CPU_BLK_RABR_OVEN_OFF (31u)

/** \brief Length for Ifx_CPU_OTAR_Bits.TBASE */
#define IFX_CPU_OTAR_TBASE_LEN (23u)

/** \brief Mask for Ifx_CPU_OTAR_Bits.TBASE */
#define IFX_CPU_OTAR_TBASE_MSK (0x7fffffu)

/** \brief Offset for Ifx_CPU_OTAR_Bits.TBASE */
#define IFX_CPU_OTAR_TBASE_OFF (5u)

/** \brief Length for Ifx_CPU_BLK_OMASK_Bits.OMASK */
#define IFX_CPU_BLK_OMASK_OMASK_LEN (17u)

/** \brief Mask for Ifx_CPU_BLK_OMASK_Bits.OMASK */
#define IFX_CPU_BLK_OMASK_OMASK_MSK (0x1ffffu)

/** \brief Offset for Ifx_CPU_BLK_OMASK_Bits.OMASK */
#define IFX_CPU_BLK_OMASK_OMASK_OFF (5u)

/** \brief Length for Ifx_CPU_SEGEN_Bits.ADFLIP */
#define IFX_CPU_SEGEN_ADFLIP_LEN (8u)

/** \brief Mask for Ifx_CPU_SEGEN_Bits.ADFLIP */
#define IFX_CPU_SEGEN_ADFLIP_MSK (0xffu)

/** \brief Offset for Ifx_CPU_SEGEN_Bits.ADFLIP */
#define IFX_CPU_SEGEN_ADFLIP_OFF (0u)

/** \brief Length for Ifx_CPU_SEGEN_Bits.ADTYPE */
#define IFX_CPU_SEGEN_ADTYPE_LEN (2u)

/** \brief Mask for Ifx_CPU_SEGEN_Bits.ADTYPE */
#define IFX_CPU_SEGEN_ADTYPE_MSK (0x3u)

/** \brief Offset for Ifx_CPU_SEGEN_Bits.ADTYPE */
#define IFX_CPU_SEGEN_ADTYPE_OFF (8u)

/** \brief Length for Ifx_CPU_SEGEN_Bits.AE */
#define IFX_CPU_SEGEN_AE_LEN (1u)

/** \brief Mask for Ifx_CPU_SEGEN_Bits.AE */
#define IFX_CPU_SEGEN_AE_MSK (0x1u)

/** \brief Offset for Ifx_CPU_SEGEN_Bits.AE */
#define IFX_CPU_SEGEN_AE_OFF (31u)

/** \brief Length for Ifx_CPU_LCLTEST_Bits.LCLT */
#define IFX_CPU_LCLTEST_LCLT_LEN (1u)

/** \brief Mask for Ifx_CPU_LCLTEST_Bits.LCLT */
#define IFX_CPU_LCLTEST_LCLT_MSK (0x1u)

/** \brief Offset for Ifx_CPU_LCLTEST_Bits.LCLT */
#define IFX_CPU_LCLTEST_LCLT_OFF (0u)

/** \brief Length for Ifx_CPU_PMA0_Bits.DC0 */
#define IFX_CPU_PMA0_DC0_LEN (1u)

/** \brief Mask for Ifx_CPU_PMA0_Bits.DC0 */
#define IFX_CPU_PMA0_DC0_MSK (0x1u)

/** \brief Offset for Ifx_CPU_PMA0_Bits.DC0 */
#define IFX_CPU_PMA0_DC0_OFF (0u)

/** \brief Length for Ifx_CPU_PMA0_Bits.DC1 */
#define IFX_CPU_PMA0_DC1_LEN (1u)

/** \brief Mask for Ifx_CPU_PMA0_Bits.DC1 */
#define IFX_CPU_PMA0_DC1_MSK (0x1u)

/** \brief Offset for Ifx_CPU_PMA0_Bits.DC1 */
#define IFX_CPU_PMA0_DC1_OFF (1u)

/** \brief Length for Ifx_CPU_PMA0_Bits.DC2 */
#define IFX_CPU_PMA0_DC2_LEN (1u)

/** \brief Mask for Ifx_CPU_PMA0_Bits.DC2 */
#define IFX_CPU_PMA0_DC2_MSK (0x1u)

/** \brief Offset for Ifx_CPU_PMA0_Bits.DC2 */
#define IFX_CPU_PMA0_DC2_OFF (2u)

/** \brief Length for Ifx_CPU_PMA0_Bits.DC3 */
#define IFX_CPU_PMA0_DC3_LEN (1u)

/** \brief Mask for Ifx_CPU_PMA0_Bits.DC3 */
#define IFX_CPU_PMA0_DC3_MSK (0x1u)

/** \brief Offset for Ifx_CPU_PMA0_Bits.DC3 */
#define IFX_CPU_PMA0_DC3_OFF (3u)

/** \brief Length for Ifx_CPU_PMA0_Bits.DC4 */
#define IFX_CPU_PMA0_DC4_LEN (1u)

/** \brief Mask for Ifx_CPU_PMA0_Bits.DC4 */
#define IFX_CPU_PMA0_DC4_MSK (0x1u)

/** \brief Offset for Ifx_CPU_PMA0_Bits.DC4 */
#define IFX_CPU_PMA0_DC4_OFF (4u)

/** \brief Length for Ifx_CPU_PMA0_Bits.DC5 */
#define IFX_CPU_PMA0_DC5_LEN (1u)

/** \brief Mask for Ifx_CPU_PMA0_Bits.DC5 */
#define IFX_CPU_PMA0_DC5_MSK (0x1u)

/** \brief Offset for Ifx_CPU_PMA0_Bits.DC5 */
#define IFX_CPU_PMA0_DC5_OFF (5u)

/** \brief Length for Ifx_CPU_PMA0_Bits.DC6 */
#define IFX_CPU_PMA0_DC6_LEN (1u)

/** \brief Mask for Ifx_CPU_PMA0_Bits.DC6 */
#define IFX_CPU_PMA0_DC6_MSK (0x1u)

/** \brief Offset for Ifx_CPU_PMA0_Bits.DC6 */
#define IFX_CPU_PMA0_DC6_OFF (6u)

/** \brief Length for Ifx_CPU_PMA0_Bits.DC7 */
#define IFX_CPU_PMA0_DC7_LEN (1u)

/** \brief Mask for Ifx_CPU_PMA0_Bits.DC7 */
#define IFX_CPU_PMA0_DC7_MSK (0x1u)

/** \brief Offset for Ifx_CPU_PMA0_Bits.DC7 */
#define IFX_CPU_PMA0_DC7_OFF (7u)

/** \brief Length for Ifx_CPU_PMA0_Bits.DC8 */
#define IFX_CPU_PMA0_DC8_LEN (1u)

/** \brief Mask for Ifx_CPU_PMA0_Bits.DC8 */
#define IFX_CPU_PMA0_DC8_MSK (0x1u)

/** \brief Offset for Ifx_CPU_PMA0_Bits.DC8 */
#define IFX_CPU_PMA0_DC8_OFF (8u)

/** \brief Length for Ifx_CPU_PMA0_Bits.DC9 */
#define IFX_CPU_PMA0_DC9_LEN (1u)

/** \brief Mask for Ifx_CPU_PMA0_Bits.DC9 */
#define IFX_CPU_PMA0_DC9_MSK (0x1u)

/** \brief Offset for Ifx_CPU_PMA0_Bits.DC9 */
#define IFX_CPU_PMA0_DC9_OFF (9u)

/** \brief Length for Ifx_CPU_PMA0_Bits.DC10 */
#define IFX_CPU_PMA0_DC10_LEN (1u)

/** \brief Mask for Ifx_CPU_PMA0_Bits.DC10 */
#define IFX_CPU_PMA0_DC10_MSK (0x1u)

/** \brief Offset for Ifx_CPU_PMA0_Bits.DC10 */
#define IFX_CPU_PMA0_DC10_OFF (10u)

/** \brief Length for Ifx_CPU_PMA0_Bits.DC11 */
#define IFX_CPU_PMA0_DC11_LEN (1u)

/** \brief Mask for Ifx_CPU_PMA0_Bits.DC11 */
#define IFX_CPU_PMA0_DC11_MSK (0x1u)

/** \brief Offset for Ifx_CPU_PMA0_Bits.DC11 */
#define IFX_CPU_PMA0_DC11_OFF (11u)

/** \brief Length for Ifx_CPU_PMA0_Bits.DC12 */
#define IFX_CPU_PMA0_DC12_LEN (1u)

/** \brief Mask for Ifx_CPU_PMA0_Bits.DC12 */
#define IFX_CPU_PMA0_DC12_MSK (0x1u)

/** \brief Offset for Ifx_CPU_PMA0_Bits.DC12 */
#define IFX_CPU_PMA0_DC12_OFF (12u)

/** \brief Length for Ifx_CPU_PMA0_Bits.DC13 */
#define IFX_CPU_PMA0_DC13_LEN (1u)

/** \brief Mask for Ifx_CPU_PMA0_Bits.DC13 */
#define IFX_CPU_PMA0_DC13_MSK (0x1u)

/** \brief Offset for Ifx_CPU_PMA0_Bits.DC13 */
#define IFX_CPU_PMA0_DC13_OFF (13u)

/** \brief Length for Ifx_CPU_PMA0_Bits.DC14 */
#define IFX_CPU_PMA0_DC14_LEN (1u)

/** \brief Mask for Ifx_CPU_PMA0_Bits.DC14 */
#define IFX_CPU_PMA0_DC14_MSK (0x1u)

/** \brief Offset for Ifx_CPU_PMA0_Bits.DC14 */
#define IFX_CPU_PMA0_DC14_OFF (14u)

/** \brief Length for Ifx_CPU_PMA0_Bits.DC15 */
#define IFX_CPU_PMA0_DC15_LEN (1u)

/** \brief Mask for Ifx_CPU_PMA0_Bits.DC15 */
#define IFX_CPU_PMA0_DC15_MSK (0x1u)

/** \brief Offset for Ifx_CPU_PMA0_Bits.DC15 */
#define IFX_CPU_PMA0_DC15_OFF (15u)

/** \brief Length for Ifx_CPU_PMA1_Bits.CC0 */
#define IFX_CPU_PMA1_CC0_LEN (1u)

/** \brief Mask for Ifx_CPU_PMA1_Bits.CC0 */
#define IFX_CPU_PMA1_CC0_MSK (0x1u)

/** \brief Offset for Ifx_CPU_PMA1_Bits.CC0 */
#define IFX_CPU_PMA1_CC0_OFF (0u)

/** \brief Length for Ifx_CPU_PMA1_Bits.CC1 */
#define IFX_CPU_PMA1_CC1_LEN (1u)

/** \brief Mask for Ifx_CPU_PMA1_Bits.CC1 */
#define IFX_CPU_PMA1_CC1_MSK (0x1u)

/** \brief Offset for Ifx_CPU_PMA1_Bits.CC1 */
#define IFX_CPU_PMA1_CC1_OFF (1u)

/** \brief Length for Ifx_CPU_PMA1_Bits.CC2 */
#define IFX_CPU_PMA1_CC2_LEN (1u)

/** \brief Mask for Ifx_CPU_PMA1_Bits.CC2 */
#define IFX_CPU_PMA1_CC2_MSK (0x1u)

/** \brief Offset for Ifx_CPU_PMA1_Bits.CC2 */
#define IFX_CPU_PMA1_CC2_OFF (2u)

/** \brief Length for Ifx_CPU_PMA1_Bits.CC3 */
#define IFX_CPU_PMA1_CC3_LEN (1u)

/** \brief Mask for Ifx_CPU_PMA1_Bits.CC3 */
#define IFX_CPU_PMA1_CC3_MSK (0x1u)

/** \brief Offset for Ifx_CPU_PMA1_Bits.CC3 */
#define IFX_CPU_PMA1_CC3_OFF (3u)

/** \brief Length for Ifx_CPU_PMA1_Bits.CC4 */
#define IFX_CPU_PMA1_CC4_LEN (1u)

/** \brief Mask for Ifx_CPU_PMA1_Bits.CC4 */
#define IFX_CPU_PMA1_CC4_MSK (0x1u)

/** \brief Offset for Ifx_CPU_PMA1_Bits.CC4 */
#define IFX_CPU_PMA1_CC4_OFF (4u)

/** \brief Length for Ifx_CPU_PMA1_Bits.CC5 */
#define IFX_CPU_PMA1_CC5_LEN (1u)

/** \brief Mask for Ifx_CPU_PMA1_Bits.CC5 */
#define IFX_CPU_PMA1_CC5_MSK (0x1u)

/** \brief Offset for Ifx_CPU_PMA1_Bits.CC5 */
#define IFX_CPU_PMA1_CC5_OFF (5u)

/** \brief Length for Ifx_CPU_PMA1_Bits.CC6 */
#define IFX_CPU_PMA1_CC6_LEN (1u)

/** \brief Mask for Ifx_CPU_PMA1_Bits.CC6 */
#define IFX_CPU_PMA1_CC6_MSK (0x1u)

/** \brief Offset for Ifx_CPU_PMA1_Bits.CC6 */
#define IFX_CPU_PMA1_CC6_OFF (6u)

/** \brief Length for Ifx_CPU_PMA1_Bits.CC7 */
#define IFX_CPU_PMA1_CC7_LEN (1u)

/** \brief Mask for Ifx_CPU_PMA1_Bits.CC7 */
#define IFX_CPU_PMA1_CC7_MSK (0x1u)

/** \brief Offset for Ifx_CPU_PMA1_Bits.CC7 */
#define IFX_CPU_PMA1_CC7_OFF (7u)

/** \brief Length for Ifx_CPU_PMA1_Bits.CC8 */
#define IFX_CPU_PMA1_CC8_LEN (1u)

/** \brief Mask for Ifx_CPU_PMA1_Bits.CC8 */
#define IFX_CPU_PMA1_CC8_MSK (0x1u)

/** \brief Offset for Ifx_CPU_PMA1_Bits.CC8 */
#define IFX_CPU_PMA1_CC8_OFF (8u)

/** \brief Length for Ifx_CPU_PMA1_Bits.CC9 */
#define IFX_CPU_PMA1_CC9_LEN (1u)

/** \brief Mask for Ifx_CPU_PMA1_Bits.CC9 */
#define IFX_CPU_PMA1_CC9_MSK (0x1u)

/** \brief Offset for Ifx_CPU_PMA1_Bits.CC9 */
#define IFX_CPU_PMA1_CC9_OFF (9u)

/** \brief Length for Ifx_CPU_PMA1_Bits.CC10 */
#define IFX_CPU_PMA1_CC10_LEN (1u)

/** \brief Mask for Ifx_CPU_PMA1_Bits.CC10 */
#define IFX_CPU_PMA1_CC10_MSK (0x1u)

/** \brief Offset for Ifx_CPU_PMA1_Bits.CC10 */
#define IFX_CPU_PMA1_CC10_OFF (10u)

/** \brief Length for Ifx_CPU_PMA1_Bits.CC11 */
#define IFX_CPU_PMA1_CC11_LEN (1u)

/** \brief Mask for Ifx_CPU_PMA1_Bits.CC11 */
#define IFX_CPU_PMA1_CC11_MSK (0x1u)

/** \brief Offset for Ifx_CPU_PMA1_Bits.CC11 */
#define IFX_CPU_PMA1_CC11_OFF (11u)

/** \brief Length for Ifx_CPU_PMA1_Bits.CC12 */
#define IFX_CPU_PMA1_CC12_LEN (1u)

/** \brief Mask for Ifx_CPU_PMA1_Bits.CC12 */
#define IFX_CPU_PMA1_CC12_MSK (0x1u)

/** \brief Offset for Ifx_CPU_PMA1_Bits.CC12 */
#define IFX_CPU_PMA1_CC12_OFF (12u)

/** \brief Length for Ifx_CPU_PMA1_Bits.CC13 */
#define IFX_CPU_PMA1_CC13_LEN (1u)

/** \brief Mask for Ifx_CPU_PMA1_Bits.CC13 */
#define IFX_CPU_PMA1_CC13_MSK (0x1u)

/** \brief Offset for Ifx_CPU_PMA1_Bits.CC13 */
#define IFX_CPU_PMA1_CC13_OFF (13u)

/** \brief Length for Ifx_CPU_PMA1_Bits.CC14 */
#define IFX_CPU_PMA1_CC14_LEN (1u)

/** \brief Mask for Ifx_CPU_PMA1_Bits.CC14 */
#define IFX_CPU_PMA1_CC14_MSK (0x1u)

/** \brief Offset for Ifx_CPU_PMA1_Bits.CC14 */
#define IFX_CPU_PMA1_CC14_OFF (14u)

/** \brief Length for Ifx_CPU_PMA1_Bits.CC15 */
#define IFX_CPU_PMA1_CC15_LEN (1u)

/** \brief Mask for Ifx_CPU_PMA1_Bits.CC15 */
#define IFX_CPU_PMA1_CC15_MSK (0x1u)

/** \brief Offset for Ifx_CPU_PMA1_Bits.CC15 */
#define IFX_CPU_PMA1_CC15_OFF (15u)

/** \brief Length for Ifx_CPU_PMA2_Bits.PSI */
#define IFX_CPU_PMA2_PSI_LEN (16u)

/** \brief Mask for Ifx_CPU_PMA2_Bits.PSI */
#define IFX_CPU_PMA2_PSI_MSK (0xffffu)

/** \brief Offset for Ifx_CPU_PMA2_Bits.PSI */
#define IFX_CPU_PMA2_PSI_OFF (0u)

/** \brief Length for Ifx_CPU_DCON2_Bits.DCACHE_SZE */
#define IFX_CPU_DCON2_DCACHE_SZE_LEN (16u)

/** \brief Mask for Ifx_CPU_DCON2_Bits.DCACHE_SZE */
#define IFX_CPU_DCON2_DCACHE_SZE_MSK (0xffffu)

/** \brief Offset for Ifx_CPU_DCON2_Bits.DCACHE_SZE */
#define IFX_CPU_DCON2_DCACHE_SZE_OFF (0u)

/** \brief Length for Ifx_CPU_DCON2_Bits.DSCRATCH_SZE */
#define IFX_CPU_DCON2_DSCRATCH_SZE_LEN (16u)

/** \brief Mask for Ifx_CPU_DCON2_Bits.DSCRATCH_SZE */
#define IFX_CPU_DCON2_DSCRATCH_SZE_MSK (0xffffu)

/** \brief Offset for Ifx_CPU_DCON2_Bits.DSCRATCH_SZE */
#define IFX_CPU_DCON2_DSCRATCH_SZE_OFF (16u)

/** \brief Length for Ifx_CPU_DCON1_Bits.DCINV */
#define IFX_CPU_DCON1_DCINV_LEN (1u)

/** \brief Mask for Ifx_CPU_DCON1_Bits.DCINV */
#define IFX_CPU_DCON1_DCINV_MSK (0x1u)

/** \brief Offset for Ifx_CPU_DCON1_Bits.DCINV */
#define IFX_CPU_DCON1_DCINV_OFF (0u)

/** \brief Length for Ifx_CPU_SMACON_Bits.IODT */
#define IFX_CPU_SMACON_IODT_LEN (1u)

/** \brief Mask for Ifx_CPU_SMACON_Bits.IODT */
#define IFX_CPU_SMACON_IODT_MSK (0x1u)

/** \brief Offset for Ifx_CPU_SMACON_Bits.IODT */
#define IFX_CPU_SMACON_IODT_OFF (24u)

/** \brief Length for Ifx_CPU_DSTR_Bits.SRE */
#define IFX_CPU_DSTR_SRE_LEN (1u)

/** \brief Mask for Ifx_CPU_DSTR_Bits.SRE */
#define IFX_CPU_DSTR_SRE_MSK (0x1u)

/** \brief Offset for Ifx_CPU_DSTR_Bits.SRE */
#define IFX_CPU_DSTR_SRE_OFF (0u)

/** \brief Length for Ifx_CPU_DSTR_Bits.GAE */
#define IFX_CPU_DSTR_GAE_LEN (1u)

/** \brief Mask for Ifx_CPU_DSTR_Bits.GAE */
#define IFX_CPU_DSTR_GAE_MSK (0x1u)

/** \brief Offset for Ifx_CPU_DSTR_Bits.GAE */
#define IFX_CPU_DSTR_GAE_OFF (1u)

/** \brief Length for Ifx_CPU_DSTR_Bits.LBE */
#define IFX_CPU_DSTR_LBE_LEN (1u)

/** \brief Mask for Ifx_CPU_DSTR_Bits.LBE */
#define IFX_CPU_DSTR_LBE_MSK (0x1u)

/** \brief Offset for Ifx_CPU_DSTR_Bits.LBE */
#define IFX_CPU_DSTR_LBE_OFF (2u)

/** \brief Length for Ifx_CPU_DSTR_Bits.DRE */
#define IFX_CPU_DSTR_DRE_LEN (1u)

/** \brief Mask for Ifx_CPU_DSTR_Bits.DRE */
#define IFX_CPU_DSTR_DRE_MSK (0x1u)

/** \brief Offset for Ifx_CPU_DSTR_Bits.DRE */
#define IFX_CPU_DSTR_DRE_OFF (3u)

/** \brief Length for Ifx_CPU_DSTR_Bits.CRE */
#define IFX_CPU_DSTR_CRE_LEN (1u)

/** \brief Mask for Ifx_CPU_DSTR_Bits.CRE */
#define IFX_CPU_DSTR_CRE_MSK (0x1u)

/** \brief Offset for Ifx_CPU_DSTR_Bits.CRE */
#define IFX_CPU_DSTR_CRE_OFF (6u)

/** \brief Length for Ifx_CPU_DSTR_Bits.L2_MPE */
#define IFX_CPU_DSTR_L2_MPE_LEN (1u)

/** \brief Mask for Ifx_CPU_DSTR_Bits.L2_MPE */
#define IFX_CPU_DSTR_L2_MPE_MSK (0x1u)

/** \brief Offset for Ifx_CPU_DSTR_Bits.L2_MPE */
#define IFX_CPU_DSTR_L2_MPE_OFF (8u)

/** \brief Length for Ifx_CPU_DSTR_Bits.L2_CSA */
#define IFX_CPU_DSTR_L2_CSA_LEN (1u)

/** \brief Mask for Ifx_CPU_DSTR_Bits.L2_CSA */
#define IFX_CPU_DSTR_L2_CSA_MSK (0x1u)

/** \brief Offset for Ifx_CPU_DSTR_Bits.L2_CSA */
#define IFX_CPU_DSTR_L2_CSA_OFF (9u)

/** \brief Length for Ifx_CPU_DSTR_Bits.L2_ASYNC */
#define IFX_CPU_DSTR_L2_ASYNC_LEN (1u)

/** \brief Mask for Ifx_CPU_DSTR_Bits.L2_ASYNC */
#define IFX_CPU_DSTR_L2_ASYNC_MSK (0x1u)

/** \brief Offset for Ifx_CPU_DSTR_Bits.L2_ASYNC */
#define IFX_CPU_DSTR_L2_ASYNC_OFF (10u)

/** \brief Length for Ifx_CPU_DSTR_Bits.DTME */
#define IFX_CPU_DSTR_DTME_LEN (1u)

/** \brief Mask for Ifx_CPU_DSTR_Bits.DTME */
#define IFX_CPU_DSTR_DTME_MSK (0x1u)

/** \brief Offset for Ifx_CPU_DSTR_Bits.DTME */
#define IFX_CPU_DSTR_DTME_OFF (14u)

/** \brief Length for Ifx_CPU_DSTR_Bits.LOE */
#define IFX_CPU_DSTR_LOE_LEN (1u)

/** \brief Mask for Ifx_CPU_DSTR_Bits.LOE */
#define IFX_CPU_DSTR_LOE_MSK (0x1u)

/** \brief Offset for Ifx_CPU_DSTR_Bits.LOE */
#define IFX_CPU_DSTR_LOE_OFF (15u)

/** \brief Length for Ifx_CPU_DSTR_Bits.SDE */
#define IFX_CPU_DSTR_SDE_LEN (1u)

/** \brief Mask for Ifx_CPU_DSTR_Bits.SDE */
#define IFX_CPU_DSTR_SDE_MSK (0x1u)

/** \brief Offset for Ifx_CPU_DSTR_Bits.SDE */
#define IFX_CPU_DSTR_SDE_OFF (16u)

/** \brief Length for Ifx_CPU_DSTR_Bits.SCE */
#define IFX_CPU_DSTR_SCE_LEN (1u)

/** \brief Mask for Ifx_CPU_DSTR_Bits.SCE */
#define IFX_CPU_DSTR_SCE_MSK (0x1u)

/** \brief Offset for Ifx_CPU_DSTR_Bits.SCE */
#define IFX_CPU_DSTR_SCE_OFF (17u)

/** \brief Length for Ifx_CPU_DSTR_Bits.CAC */
#define IFX_CPU_DSTR_CAC_LEN (1u)

/** \brief Mask for Ifx_CPU_DSTR_Bits.CAC */
#define IFX_CPU_DSTR_CAC_MSK (0x1u)

/** \brief Offset for Ifx_CPU_DSTR_Bits.CAC */
#define IFX_CPU_DSTR_CAC_OFF (18u)

/** \brief Length for Ifx_CPU_DSTR_Bits.MPE */
#define IFX_CPU_DSTR_MPE_LEN (1u)

/** \brief Mask for Ifx_CPU_DSTR_Bits.MPE */
#define IFX_CPU_DSTR_MPE_MSK (0x1u)

/** \brief Offset for Ifx_CPU_DSTR_Bits.MPE */
#define IFX_CPU_DSTR_MPE_OFF (19u)

/** \brief Length for Ifx_CPU_DSTR_Bits.CLE */
#define IFX_CPU_DSTR_CLE_LEN (1u)

/** \brief Mask for Ifx_CPU_DSTR_Bits.CLE */
#define IFX_CPU_DSTR_CLE_MSK (0x1u)

/** \brief Offset for Ifx_CPU_DSTR_Bits.CLE */
#define IFX_CPU_DSTR_CLE_OFF (20u)

/** \brief Length for Ifx_CPU_DSTR_Bits.ALN */
#define IFX_CPU_DSTR_ALN_LEN (1u)

/** \brief Mask for Ifx_CPU_DSTR_Bits.ALN */
#define IFX_CPU_DSTR_ALN_MSK (0x1u)

/** \brief Offset for Ifx_CPU_DSTR_Bits.ALN */
#define IFX_CPU_DSTR_ALN_OFF (24u)

/** \brief Length for Ifx_CPU_DATR_Bits.SBE */
#define IFX_CPU_DATR_SBE_LEN (1u)

/** \brief Mask for Ifx_CPU_DATR_Bits.SBE */
#define IFX_CPU_DATR_SBE_MSK (0x1u)

/** \brief Offset for Ifx_CPU_DATR_Bits.SBE */
#define IFX_CPU_DATR_SBE_OFF (3u)

/** \brief Length for Ifx_CPU_DATR_Bits.CWE */
#define IFX_CPU_DATR_CWE_LEN (1u)

/** \brief Mask for Ifx_CPU_DATR_Bits.CWE */
#define IFX_CPU_DATR_CWE_MSK (0x1u)

/** \brief Offset for Ifx_CPU_DATR_Bits.CWE */
#define IFX_CPU_DATR_CWE_OFF (9u)

/** \brief Length for Ifx_CPU_DATR_Bits.CFE */
#define IFX_CPU_DATR_CFE_LEN (1u)

/** \brief Mask for Ifx_CPU_DATR_Bits.CFE */
#define IFX_CPU_DATR_CFE_MSK (0x1u)

/** \brief Offset for Ifx_CPU_DATR_Bits.CFE */
#define IFX_CPU_DATR_CFE_OFF (10u)

/** \brief Length for Ifx_CPU_DATR_Bits.SOE */
#define IFX_CPU_DATR_SOE_LEN (1u)

/** \brief Mask for Ifx_CPU_DATR_Bits.SOE */
#define IFX_CPU_DATR_SOE_MSK (0x1u)

/** \brief Offset for Ifx_CPU_DATR_Bits.SOE */
#define IFX_CPU_DATR_SOE_OFF (14u)

/** \brief Length for Ifx_CPU_DATR_Bits.E_PRS */
#define IFX_CPU_DATR_E_PRS_LEN (3u)

/** \brief Mask for Ifx_CPU_DATR_Bits.E_PRS */
#define IFX_CPU_DATR_E_PRS_MSK (0x7u)

/** \brief Offset for Ifx_CPU_DATR_Bits.E_PRS */
#define IFX_CPU_DATR_E_PRS_OFF (16u)

/** \brief Length for Ifx_CPU_DATR_Bits.E_PRS_EN */
#define IFX_CPU_DATR_E_PRS_EN_LEN (1u)

/** \brief Mask for Ifx_CPU_DATR_Bits.E_PRS_EN */
#define IFX_CPU_DATR_E_PRS_EN_MSK (0x1u)

/** \brief Offset for Ifx_CPU_DATR_Bits.E_PRS_EN */
#define IFX_CPU_DATR_E_PRS_EN_OFF (19u)

/** \brief Length for Ifx_CPU_DATR_Bits.E_VMN */
#define IFX_CPU_DATR_E_VMN_LEN (3u)

/** \brief Mask for Ifx_CPU_DATR_Bits.E_VMN */
#define IFX_CPU_DATR_E_VMN_MSK (0x7u)

/** \brief Offset for Ifx_CPU_DATR_Bits.E_VMN */
#define IFX_CPU_DATR_E_VMN_OFF (20u)

/** \brief Length for Ifx_CPU_DATR_Bits.E_VMN_EN */
#define IFX_CPU_DATR_E_VMN_EN_LEN (1u)

/** \brief Mask for Ifx_CPU_DATR_Bits.E_VMN_EN */
#define IFX_CPU_DATR_E_VMN_EN_MSK (0x1u)

/** \brief Offset for Ifx_CPU_DATR_Bits.E_VMN_EN */
#define IFX_CPU_DATR_E_VMN_EN_OFF (23u)

/** \brief Length for Ifx_CPU_DATR_Bits.BUS_S */
#define IFX_CPU_DATR_BUS_S_LEN (1u)

/** \brief Mask for Ifx_CPU_DATR_Bits.BUS_S */
#define IFX_CPU_DATR_BUS_S_MSK (0x1u)

/** \brief Offset for Ifx_CPU_DATR_Bits.BUS_S */
#define IFX_CPU_DATR_BUS_S_OFF (24u)

/** \brief Length for Ifx_CPU_DEADD_Bits.ERROR_ADDRESS */
#define IFX_CPU_DEADD_ERROR_ADDRESS_LEN (32u)

/** \brief Mask for Ifx_CPU_DEADD_Bits.ERROR_ADDRESS */
#define IFX_CPU_DEADD_ERROR_ADDRESS_MSK (0xffffffffu)

/** \brief Offset for Ifx_CPU_DEADD_Bits.ERROR_ADDRESS */
#define IFX_CPU_DEADD_ERROR_ADDRESS_OFF (0u)

/** \brief Length for Ifx_CPU_DPIEAR_Bits.TA */
#define IFX_CPU_DPIEAR_TA_LEN (32u)

/** \brief Mask for Ifx_CPU_DPIEAR_Bits.TA */
#define IFX_CPU_DPIEAR_TA_MSK (0xffffffffu)

/** \brief Offset for Ifx_CPU_DPIEAR_Bits.TA */
#define IFX_CPU_DPIEAR_TA_OFF (0u)

/** \brief Length for Ifx_CPU_DIETR_Bits.IED */
#define IFX_CPU_DIETR_IED_LEN (1u)

/** \brief Mask for Ifx_CPU_DIETR_Bits.IED */
#define IFX_CPU_DIETR_IED_MSK (0x1u)

/** \brief Offset for Ifx_CPU_DIETR_Bits.IED */
#define IFX_CPU_DIETR_IED_OFF (0u)

/** \brief Length for Ifx_CPU_DIETR_Bits.IE_T */
#define IFX_CPU_DIETR_IE_T_LEN (1u)

/** \brief Mask for Ifx_CPU_DIETR_Bits.IE_T */
#define IFX_CPU_DIETR_IE_T_MSK (0x1u)

/** \brief Offset for Ifx_CPU_DIETR_Bits.IE_T */
#define IFX_CPU_DIETR_IE_T_OFF (1u)

/** \brief Length for Ifx_CPU_DIETR_Bits.IE_C */
#define IFX_CPU_DIETR_IE_C_LEN (1u)

/** \brief Mask for Ifx_CPU_DIETR_Bits.IE_C */
#define IFX_CPU_DIETR_IE_C_MSK (0x1u)

/** \brief Offset for Ifx_CPU_DIETR_Bits.IE_C */
#define IFX_CPU_DIETR_IE_C_OFF (2u)

/** \brief Length for Ifx_CPU_DIETR_Bits.IE_S */
#define IFX_CPU_DIETR_IE_S_LEN (1u)

/** \brief Mask for Ifx_CPU_DIETR_Bits.IE_S */
#define IFX_CPU_DIETR_IE_S_MSK (0x1u)

/** \brief Offset for Ifx_CPU_DIETR_Bits.IE_S */
#define IFX_CPU_DIETR_IE_S_OFF (3u)

/** \brief Length for Ifx_CPU_DIETR_Bits.IE_BI */
#define IFX_CPU_DIETR_IE_BI_LEN (1u)

/** \brief Mask for Ifx_CPU_DIETR_Bits.IE_BI */
#define IFX_CPU_DIETR_IE_BI_MSK (0x1u)

/** \brief Offset for Ifx_CPU_DIETR_Bits.IE_BI */
#define IFX_CPU_DIETR_IE_BI_OFF (4u)

/** \brief Length for Ifx_CPU_DIETR_Bits.E_INFO */
#define IFX_CPU_DIETR_E_INFO_LEN (6u)

/** \brief Mask for Ifx_CPU_DIETR_Bits.E_INFO */
#define IFX_CPU_DIETR_E_INFO_MSK (0x3fu)

/** \brief Offset for Ifx_CPU_DIETR_Bits.E_INFO */
#define IFX_CPU_DIETR_E_INFO_OFF (5u)

/** \brief Length for Ifx_CPU_DIETR_Bits.IE_UNC */
#define IFX_CPU_DIETR_IE_UNC_LEN (1u)

/** \brief Mask for Ifx_CPU_DIETR_Bits.IE_UNC */
#define IFX_CPU_DIETR_IE_UNC_MSK (0x1u)

/** \brief Offset for Ifx_CPU_DIETR_Bits.IE_UNC */
#define IFX_CPU_DIETR_IE_UNC_OFF (11u)

/** \brief Length for Ifx_CPU_DIETR_Bits.IE_SP */
#define IFX_CPU_DIETR_IE_SP_LEN (1u)

/** \brief Mask for Ifx_CPU_DIETR_Bits.IE_SP */
#define IFX_CPU_DIETR_IE_SP_MSK (0x1u)

/** \brief Offset for Ifx_CPU_DIETR_Bits.IE_SP */
#define IFX_CPU_DIETR_IE_SP_OFF (12u)

/** \brief Length for Ifx_CPU_DIETR_Bits.IE_BS */
#define IFX_CPU_DIETR_IE_BS_LEN (1u)

/** \brief Mask for Ifx_CPU_DIETR_Bits.IE_BS */
#define IFX_CPU_DIETR_IE_BS_MSK (0x1u)

/** \brief Offset for Ifx_CPU_DIETR_Bits.IE_BS */
#define IFX_CPU_DIETR_IE_BS_OFF (13u)

/** \brief Length for Ifx_CPU_DIETR_Bits.IE_DLMU */
#define IFX_CPU_DIETR_IE_DLMU_LEN (1u)

/** \brief Mask for Ifx_CPU_DIETR_Bits.IE_DLMU */
#define IFX_CPU_DIETR_IE_DLMU_MSK (0x1u)

/** \brief Offset for Ifx_CPU_DIETR_Bits.IE_DLMU */
#define IFX_CPU_DIETR_IE_DLMU_OFF (14u)

/** \brief Length for Ifx_CPU_DIETR_Bits.IE_LPB */
#define IFX_CPU_DIETR_IE_LPB_LEN (1u)

/** \brief Mask for Ifx_CPU_DIETR_Bits.IE_LPB */
#define IFX_CPU_DIETR_IE_LPB_MSK (0x1u)

/** \brief Offset for Ifx_CPU_DIETR_Bits.IE_LPB */
#define IFX_CPU_DIETR_IE_LPB_OFF (15u)

/** \brief Length for Ifx_CPU_DIETR_Bits.IE_MTMV */
#define IFX_CPU_DIETR_IE_MTMV_LEN (1u)

/** \brief Mask for Ifx_CPU_DIETR_Bits.IE_MTMV */
#define IFX_CPU_DIETR_IE_MTMV_MSK (0x1u)

/** \brief Offset for Ifx_CPU_DIETR_Bits.IE_MTMV */
#define IFX_CPU_DIETR_IE_MTMV_OFF (16u)

/** \brief Length for Ifx_CPU_DIETR_Bits.E_PRS */
#define IFX_CPU_DIETR_E_PRS_LEN (3u)

/** \brief Mask for Ifx_CPU_DIETR_Bits.E_PRS */
#define IFX_CPU_DIETR_E_PRS_MSK (0x7u)

/** \brief Offset for Ifx_CPU_DIETR_Bits.E_PRS */
#define IFX_CPU_DIETR_E_PRS_OFF (20u)

/** \brief Length for Ifx_CPU_DIETR_Bits.E_PRS_EN */
#define IFX_CPU_DIETR_E_PRS_EN_LEN (1u)

/** \brief Mask for Ifx_CPU_DIETR_Bits.E_PRS_EN */
#define IFX_CPU_DIETR_E_PRS_EN_MSK (0x1u)

/** \brief Offset for Ifx_CPU_DIETR_Bits.E_PRS_EN */
#define IFX_CPU_DIETR_E_PRS_EN_OFF (23u)

/** \brief Length for Ifx_CPU_DIETR_Bits.E_VMN */
#define IFX_CPU_DIETR_E_VMN_LEN (3u)

/** \brief Mask for Ifx_CPU_DIETR_Bits.E_VMN */
#define IFX_CPU_DIETR_E_VMN_MSK (0x7u)

/** \brief Offset for Ifx_CPU_DIETR_Bits.E_VMN */
#define IFX_CPU_DIETR_E_VMN_OFF (24u)

/** \brief Length for Ifx_CPU_DIETR_Bits.E_VMN_EN */
#define IFX_CPU_DIETR_E_VMN_EN_LEN (1u)

/** \brief Mask for Ifx_CPU_DIETR_Bits.E_VMN_EN */
#define IFX_CPU_DIETR_E_VMN_EN_MSK (0x1u)

/** \brief Offset for Ifx_CPU_DIETR_Bits.E_VMN_EN */
#define IFX_CPU_DIETR_E_VMN_EN_OFF (27u)

/** \brief Length for Ifx_CPU_DCON0_Bits.DCBYP */
#define IFX_CPU_DCON0_DCBYP_LEN (1u)

/** \brief Mask for Ifx_CPU_DCON0_Bits.DCBYP */
#define IFX_CPU_DCON0_DCBYP_MSK (0x1u)

/** \brief Offset for Ifx_CPU_DCON0_Bits.DCBYP */
#define IFX_CPU_DCON0_DCBYP_OFF (1u)

/** \brief Length for Ifx_CPU_PSTR_Bits.FRE */
#define IFX_CPU_PSTR_FRE_LEN (1u)

/** \brief Mask for Ifx_CPU_PSTR_Bits.FRE */
#define IFX_CPU_PSTR_FRE_MSK (0x1u)

/** \brief Offset for Ifx_CPU_PSTR_Bits.FRE */
#define IFX_CPU_PSTR_FRE_OFF (0u)

/** \brief Length for Ifx_CPU_PSTR_Bits.FBE */
#define IFX_CPU_PSTR_FBE_LEN (1u)

/** \brief Mask for Ifx_CPU_PSTR_Bits.FBE */
#define IFX_CPU_PSTR_FBE_MSK (0x1u)

/** \brief Offset for Ifx_CPU_PSTR_Bits.FBE */
#define IFX_CPU_PSTR_FBE_OFF (2u)

/** \brief Length for Ifx_CPU_PSTR_Bits.FPE */
#define IFX_CPU_PSTR_FPE_LEN (1u)

/** \brief Mask for Ifx_CPU_PSTR_Bits.FPE */
#define IFX_CPU_PSTR_FPE_MSK (0x1u)

/** \brief Offset for Ifx_CPU_PSTR_Bits.FPE */
#define IFX_CPU_PSTR_FPE_OFF (12u)

/** \brief Length for Ifx_CPU_PSTR_Bits.FME */
#define IFX_CPU_PSTR_FME_LEN (1u)

/** \brief Mask for Ifx_CPU_PSTR_Bits.FME */
#define IFX_CPU_PSTR_FME_MSK (0x1u)

/** \brief Offset for Ifx_CPU_PSTR_Bits.FME */
#define IFX_CPU_PSTR_FME_OFF (14u)

/** \brief Length for Ifx_CPU_PCON1_Bits.PCINV */
#define IFX_CPU_PCON1_PCINV_LEN (1u)

/** \brief Mask for Ifx_CPU_PCON1_Bits.PCINV */
#define IFX_CPU_PCON1_PCINV_MSK (0x1u)

/** \brief Offset for Ifx_CPU_PCON1_Bits.PCINV */
#define IFX_CPU_PCON1_PCINV_OFF (0u)

/** \brief Length for Ifx_CPU_PCON1_Bits.PBINV */
#define IFX_CPU_PCON1_PBINV_LEN (1u)

/** \brief Mask for Ifx_CPU_PCON1_Bits.PBINV */
#define IFX_CPU_PCON1_PBINV_MSK (0x1u)

/** \brief Offset for Ifx_CPU_PCON1_Bits.PBINV */
#define IFX_CPU_PCON1_PBINV_OFF (1u)

/** \brief Length for Ifx_CPU_PCON2_Bits.PCACHE_SZE */
#define IFX_CPU_PCON2_PCACHE_SZE_LEN (16u)

/** \brief Mask for Ifx_CPU_PCON2_Bits.PCACHE_SZE */
#define IFX_CPU_PCON2_PCACHE_SZE_MSK (0xffffu)

/** \brief Offset for Ifx_CPU_PCON2_Bits.PCACHE_SZE */
#define IFX_CPU_PCON2_PCACHE_SZE_OFF (0u)

/** \brief Length for Ifx_CPU_PCON2_Bits.PSCRATCH_SZE */
#define IFX_CPU_PCON2_PSCRATCH_SZE_LEN (16u)

/** \brief Mask for Ifx_CPU_PCON2_Bits.PSCRATCH_SZE */
#define IFX_CPU_PCON2_PSCRATCH_SZE_MSK (0xffffu)

/** \brief Offset for Ifx_CPU_PCON2_Bits.PSCRATCH_SZE */
#define IFX_CPU_PCON2_PSCRATCH_SZE_OFF (16u)

/** \brief Length for Ifx_CPU_PCON0_Bits.PCBYP */
#define IFX_CPU_PCON0_PCBYP_LEN (1u)

/** \brief Mask for Ifx_CPU_PCON0_Bits.PCBYP */
#define IFX_CPU_PCON0_PCBYP_MSK (0x1u)

/** \brief Offset for Ifx_CPU_PCON0_Bits.PCBYP */
#define IFX_CPU_PCON0_PCBYP_OFF (1u)

/** \brief Length for Ifx_CPU_PIETR_Bits.IED */
#define IFX_CPU_PIETR_IED_LEN (1u)

/** \brief Mask for Ifx_CPU_PIETR_Bits.IED */
#define IFX_CPU_PIETR_IED_MSK (0x1u)

/** \brief Offset for Ifx_CPU_PIETR_Bits.IED */
#define IFX_CPU_PIETR_IED_OFF (0u)

/** \brief Length for Ifx_CPU_PIETR_Bits.IE_T */
#define IFX_CPU_PIETR_IE_T_LEN (1u)

/** \brief Mask for Ifx_CPU_PIETR_Bits.IE_T */
#define IFX_CPU_PIETR_IE_T_MSK (0x1u)

/** \brief Offset for Ifx_CPU_PIETR_Bits.IE_T */
#define IFX_CPU_PIETR_IE_T_OFF (1u)

/** \brief Length for Ifx_CPU_PIETR_Bits.IE_C */
#define IFX_CPU_PIETR_IE_C_LEN (1u)

/** \brief Mask for Ifx_CPU_PIETR_Bits.IE_C */
#define IFX_CPU_PIETR_IE_C_MSK (0x1u)

/** \brief Offset for Ifx_CPU_PIETR_Bits.IE_C */
#define IFX_CPU_PIETR_IE_C_OFF (2u)

/** \brief Length for Ifx_CPU_PIETR_Bits.IE_S */
#define IFX_CPU_PIETR_IE_S_LEN (1u)

/** \brief Mask for Ifx_CPU_PIETR_Bits.IE_S */
#define IFX_CPU_PIETR_IE_S_MSK (0x1u)

/** \brief Offset for Ifx_CPU_PIETR_Bits.IE_S */
#define IFX_CPU_PIETR_IE_S_OFF (3u)

/** \brief Length for Ifx_CPU_PIETR_Bits.IE_BI */
#define IFX_CPU_PIETR_IE_BI_LEN (1u)

/** \brief Mask for Ifx_CPU_PIETR_Bits.IE_BI */
#define IFX_CPU_PIETR_IE_BI_MSK (0x1u)

/** \brief Offset for Ifx_CPU_PIETR_Bits.IE_BI */
#define IFX_CPU_PIETR_IE_BI_OFF (4u)

/** \brief Length for Ifx_CPU_PIETR_Bits.E_INFO */
#define IFX_CPU_PIETR_E_INFO_LEN (6u)

/** \brief Mask for Ifx_CPU_PIETR_Bits.E_INFO */
#define IFX_CPU_PIETR_E_INFO_MSK (0x3fu)

/** \brief Offset for Ifx_CPU_PIETR_Bits.E_INFO */
#define IFX_CPU_PIETR_E_INFO_OFF (5u)

/** \brief Length for Ifx_CPU_PIETR_Bits.IE_UNC */
#define IFX_CPU_PIETR_IE_UNC_LEN (1u)

/** \brief Mask for Ifx_CPU_PIETR_Bits.IE_UNC */
#define IFX_CPU_PIETR_IE_UNC_MSK (0x1u)

/** \brief Offset for Ifx_CPU_PIETR_Bits.IE_UNC */
#define IFX_CPU_PIETR_IE_UNC_OFF (11u)

/** \brief Length for Ifx_CPU_PIETR_Bits.IE_SP */
#define IFX_CPU_PIETR_IE_SP_LEN (1u)

/** \brief Mask for Ifx_CPU_PIETR_Bits.IE_SP */
#define IFX_CPU_PIETR_IE_SP_MSK (0x1u)

/** \brief Offset for Ifx_CPU_PIETR_Bits.IE_SP */
#define IFX_CPU_PIETR_IE_SP_OFF (12u)

/** \brief Length for Ifx_CPU_PIETR_Bits.IE_BS */
#define IFX_CPU_PIETR_IE_BS_LEN (1u)

/** \brief Mask for Ifx_CPU_PIETR_Bits.IE_BS */
#define IFX_CPU_PIETR_IE_BS_MSK (0x1u)

/** \brief Offset for Ifx_CPU_PIETR_Bits.IE_BS */
#define IFX_CPU_PIETR_IE_BS_OFF (13u)

/** \brief Length for Ifx_CPU_PIETR_Bits.IE_ADDR */
#define IFX_CPU_PIETR_IE_ADDR_LEN (1u)

/** \brief Mask for Ifx_CPU_PIETR_Bits.IE_ADDR */
#define IFX_CPU_PIETR_IE_ADDR_MSK (0x1u)

/** \brief Offset for Ifx_CPU_PIETR_Bits.IE_ADDR */
#define IFX_CPU_PIETR_IE_ADDR_OFF (14u)

/** \brief Length for Ifx_CPU_PIETR_Bits.IE_LPB */
#define IFX_CPU_PIETR_IE_LPB_LEN (1u)

/** \brief Mask for Ifx_CPU_PIETR_Bits.IE_LPB */
#define IFX_CPU_PIETR_IE_LPB_MSK (0x1u)

/** \brief Offset for Ifx_CPU_PIETR_Bits.IE_LPB */
#define IFX_CPU_PIETR_IE_LPB_OFF (15u)

/** \brief Length for Ifx_CPU_PIETR_Bits.IE_MTMV */
#define IFX_CPU_PIETR_IE_MTMV_LEN (1u)

/** \brief Mask for Ifx_CPU_PIETR_Bits.IE_MTMV */
#define IFX_CPU_PIETR_IE_MTMV_MSK (0x1u)

/** \brief Offset for Ifx_CPU_PIETR_Bits.IE_MTMV */
#define IFX_CPU_PIETR_IE_MTMV_OFF (16u)

/** \brief Length for Ifx_CPU_PIETR_Bits.E_PRS */
#define IFX_CPU_PIETR_E_PRS_LEN (3u)

/** \brief Mask for Ifx_CPU_PIETR_Bits.E_PRS */
#define IFX_CPU_PIETR_E_PRS_MSK (0x7u)

/** \brief Offset for Ifx_CPU_PIETR_Bits.E_PRS */
#define IFX_CPU_PIETR_E_PRS_OFF (20u)

/** \brief Length for Ifx_CPU_PIETR_Bits.E_PRS_EN */
#define IFX_CPU_PIETR_E_PRS_EN_LEN (1u)

/** \brief Mask for Ifx_CPU_PIETR_Bits.E_PRS_EN */
#define IFX_CPU_PIETR_E_PRS_EN_MSK (0x1u)

/** \brief Offset for Ifx_CPU_PIETR_Bits.E_PRS_EN */
#define IFX_CPU_PIETR_E_PRS_EN_OFF (23u)

/** \brief Length for Ifx_CPU_PIETR_Bits.E_VMN */
#define IFX_CPU_PIETR_E_VMN_LEN (3u)

/** \brief Mask for Ifx_CPU_PIETR_Bits.E_VMN */
#define IFX_CPU_PIETR_E_VMN_MSK (0x7u)

/** \brief Offset for Ifx_CPU_PIETR_Bits.E_VMN */
#define IFX_CPU_PIETR_E_VMN_OFF (24u)

/** \brief Length for Ifx_CPU_PIETR_Bits.E_VMN_EN */
#define IFX_CPU_PIETR_E_VMN_EN_LEN (1u)

/** \brief Mask for Ifx_CPU_PIETR_Bits.E_VMN_EN */
#define IFX_CPU_PIETR_E_VMN_EN_MSK (0x1u)

/** \brief Offset for Ifx_CPU_PIETR_Bits.E_VMN_EN */
#define IFX_CPU_PIETR_E_VMN_EN_OFF (27u)

/** \brief Length for Ifx_CPU_COMPAT_Bits.RM */
#define IFX_CPU_COMPAT_RM_LEN (1u)

/** \brief Mask for Ifx_CPU_COMPAT_Bits.RM */
#define IFX_CPU_COMPAT_RM_MSK (0x1u)

/** \brief Offset for Ifx_CPU_COMPAT_Bits.RM */
#define IFX_CPU_COMPAT_RM_OFF (3u)

/** \brief Length for Ifx_CPU_COMPAT_Bits.SP */
#define IFX_CPU_COMPAT_SP_LEN (1u)

/** \brief Mask for Ifx_CPU_COMPAT_Bits.SP */
#define IFX_CPU_COMPAT_SP_MSK (0x1u)

/** \brief Offset for Ifx_CPU_COMPAT_Bits.SP */
#define IFX_CPU_COMPAT_SP_OFF (4u)

/** \brief Length for Ifx_CPU_COMPAT_Bits.PSPRALIAS */
#define IFX_CPU_COMPAT_PSPRALIAS_LEN (1u)

/** \brief Mask for Ifx_CPU_COMPAT_Bits.PSPRALIAS */
#define IFX_CPU_COMPAT_PSPRALIAS_MSK (0x1u)

/** \brief Offset for Ifx_CPU_COMPAT_Bits.PSPRALIAS */
#define IFX_CPU_COMPAT_PSPRALIAS_OFF (5u)

/** \brief Length for Ifx_CPU_COMPAT_Bits.ESEN */
#define IFX_CPU_COMPAT_ESEN_LEN (1u)

/** \brief Mask for Ifx_CPU_COMPAT_Bits.ESEN */
#define IFX_CPU_COMPAT_ESEN_MSK (0x1u)

/** \brief Offset for Ifx_CPU_COMPAT_Bits.ESEN */
#define IFX_CPU_COMPAT_ESEN_OFF (8u)

/** \brief Length for Ifx_CPU_COMPAT_Bits.TAGPRS */
#define IFX_CPU_COMPAT_TAGPRS_LEN (1u)

/** \brief Mask for Ifx_CPU_COMPAT_Bits.TAGPRS */
#define IFX_CPU_COMPAT_TAGPRS_MSK (0x1u)

/** \brief Offset for Ifx_CPU_COMPAT_Bits.TAGPRS */
#define IFX_CPU_COMPAT_TAGPRS_OFF (9u)

/** \brief Length for Ifx_CPU_CON_Bits.TST */
#define IFX_CPU_CON_TST_LEN (1u)

/** \brief Mask for Ifx_CPU_CON_Bits.TST */
#define IFX_CPU_CON_TST_MSK (0x1u)

/** \brief Offset for Ifx_CPU_CON_Bits.TST */
#define IFX_CPU_CON_TST_OFF (0u)

/** \brief Length for Ifx_CPU_CON_Bits.TCL */
#define IFX_CPU_CON_TCL_LEN (1u)

/** \brief Mask for Ifx_CPU_CON_Bits.TCL */
#define IFX_CPU_CON_TCL_MSK (0x1u)

/** \brief Offset for Ifx_CPU_CON_Bits.TCL */
#define IFX_CPU_CON_TCL_OFF (1u)

/** \brief Length for Ifx_CPU_CON_Bits.RM */
#define IFX_CPU_CON_RM_LEN (2u)

/** \brief Mask for Ifx_CPU_CON_Bits.RM */
#define IFX_CPU_CON_RM_MSK (0x3u)

/** \brief Offset for Ifx_CPU_CON_Bits.RM */
#define IFX_CPU_CON_RM_OFF (8u)

/** \brief Length for Ifx_CPU_CON_Bits.FXE */
#define IFX_CPU_CON_FXE_LEN (1u)

/** \brief Mask for Ifx_CPU_CON_Bits.FXE */
#define IFX_CPU_CON_FXE_MSK (0x1u)

/** \brief Offset for Ifx_CPU_CON_Bits.FXE */
#define IFX_CPU_CON_FXE_OFF (18u)

/** \brief Length for Ifx_CPU_CON_Bits.FUE */
#define IFX_CPU_CON_FUE_LEN (1u)

/** \brief Mask for Ifx_CPU_CON_Bits.FUE */
#define IFX_CPU_CON_FUE_MSK (0x1u)

/** \brief Offset for Ifx_CPU_CON_Bits.FUE */
#define IFX_CPU_CON_FUE_OFF (19u)

/** \brief Length for Ifx_CPU_CON_Bits.FVE */
#define IFX_CPU_CON_FVE_LEN (1u)

/** \brief Mask for Ifx_CPU_CON_Bits.FVE */
#define IFX_CPU_CON_FVE_MSK (0x1u)

/** \brief Offset for Ifx_CPU_CON_Bits.FVE */
#define IFX_CPU_CON_FVE_OFF (21u)

/** \brief Length for Ifx_CPU_CON_Bits.FX */
#define IFX_CPU_CON_FX_LEN (1u)

/** \brief Mask for Ifx_CPU_CON_Bits.FX */
#define IFX_CPU_CON_FX_MSK (0x1u)

/** \brief Offset for Ifx_CPU_CON_Bits.FX */
#define IFX_CPU_CON_FX_OFF (26u)

/** \brief Length for Ifx_CPU_CON_Bits.FU */
#define IFX_CPU_CON_FU_LEN (1u)

/** \brief Mask for Ifx_CPU_CON_Bits.FU */
#define IFX_CPU_CON_FU_MSK (0x1u)

/** \brief Offset for Ifx_CPU_CON_Bits.FU */
#define IFX_CPU_CON_FU_OFF (27u)

/** \brief Length for Ifx_CPU_CON_Bits.FV */
#define IFX_CPU_CON_FV_LEN (1u)

/** \brief Mask for Ifx_CPU_CON_Bits.FV */
#define IFX_CPU_CON_FV_MSK (0x1u)

/** \brief Offset for Ifx_CPU_CON_Bits.FV */
#define IFX_CPU_CON_FV_OFF (29u)

/** \brief Length for Ifx_CPU_FPUPC_Bits.PC */
#define IFX_CPU_FPUPC_PC_LEN (32u)

/** \brief Mask for Ifx_CPU_FPUPC_Bits.PC */
#define IFX_CPU_FPUPC_PC_MSK (0xffffffffu)

/** \brief Offset for Ifx_CPU_FPUPC_Bits.PC */
#define IFX_CPU_FPUPC_PC_OFF (0u)

/** \brief Length for Ifx_CPU_OPC_Bits.OPC */
#define IFX_CPU_OPC_OPC_LEN (8u)

/** \brief Mask for Ifx_CPU_OPC_Bits.OPC */
#define IFX_CPU_OPC_OPC_MSK (0xffu)

/** \brief Offset for Ifx_CPU_OPC_Bits.OPC */
#define IFX_CPU_OPC_OPC_OFF (0u)

/** \brief Length for Ifx_CPU_OPC_Bits.FMT */
#define IFX_CPU_OPC_FMT_LEN (1u)

/** \brief Mask for Ifx_CPU_OPC_Bits.FMT */
#define IFX_CPU_OPC_FMT_MSK (0x1u)

/** \brief Offset for Ifx_CPU_OPC_Bits.FMT */
#define IFX_CPU_OPC_FMT_OFF (8u)

/** \brief Length for Ifx_CPU_OPC_Bits.DP */
#define IFX_CPU_OPC_DP_LEN (1u)

/** \brief Mask for Ifx_CPU_OPC_Bits.DP */
#define IFX_CPU_OPC_DP_MSK (0x1u)

/** \brief Offset for Ifx_CPU_OPC_Bits.DP */
#define IFX_CPU_OPC_DP_OFF (9u)

/** \brief Length for Ifx_CPU_OPC_Bits.DREG */
#define IFX_CPU_OPC_DREG_LEN (4u)

/** \brief Mask for Ifx_CPU_OPC_Bits.DREG */
#define IFX_CPU_OPC_DREG_MSK (0xfu)

/** \brief Offset for Ifx_CPU_OPC_Bits.DREG */
#define IFX_CPU_OPC_DREG_OFF (16u)

/** \brief Length for Ifx_CPU_SRC1_L_Bits.SRC1_L */
#define IFX_CPU_SRC1_L_SRC1_L_LEN (32u)

/** \brief Mask for Ifx_CPU_SRC1_L_Bits.SRC1_L */
#define IFX_CPU_SRC1_L_SRC1_L_MSK (0xffffffffu)

/** \brief Offset for Ifx_CPU_SRC1_L_Bits.SRC1_L */
#define IFX_CPU_SRC1_L_SRC1_L_OFF (0u)

/** \brief Length for Ifx_CPU_SRC1_U_Bits.SRC1_U */
#define IFX_CPU_SRC1_U_SRC1_U_LEN (32u)

/** \brief Mask for Ifx_CPU_SRC1_U_Bits.SRC1_U */
#define IFX_CPU_SRC1_U_SRC1_U_MSK (0xffffffffu)

/** \brief Offset for Ifx_CPU_SRC1_U_Bits.SRC1_U */
#define IFX_CPU_SRC1_U_SRC1_U_OFF (0u)

/** \brief Length for Ifx_CPU_SRC2_L_Bits.SRC2_L */
#define IFX_CPU_SRC2_L_SRC2_L_LEN (32u)

/** \brief Mask for Ifx_CPU_SRC2_L_Bits.SRC2_L */
#define IFX_CPU_SRC2_L_SRC2_L_MSK (0xffffffffu)

/** \brief Offset for Ifx_CPU_SRC2_L_Bits.SRC2_L */
#define IFX_CPU_SRC2_L_SRC2_L_OFF (0u)

/** \brief Length for Ifx_CPU_SRC2_U_Bits.SRC2_U */
#define IFX_CPU_SRC2_U_SRC2_U_LEN (32u)

/** \brief Mask for Ifx_CPU_SRC2_U_Bits.SRC2_U */
#define IFX_CPU_SRC2_U_SRC2_U_MSK (0xffffffffu)

/** \brief Offset for Ifx_CPU_SRC2_U_Bits.SRC2_U */
#define IFX_CPU_SRC2_U_SRC2_U_OFF (0u)

/** \brief Length for Ifx_CPU_SRC3_L_Bits.SRC3_L */
#define IFX_CPU_SRC3_L_SRC3_L_LEN (32u)

/** \brief Mask for Ifx_CPU_SRC3_L_Bits.SRC3_L */
#define IFX_CPU_SRC3_L_SRC3_L_MSK (0xffffffffu)

/** \brief Offset for Ifx_CPU_SRC3_L_Bits.SRC3_L */
#define IFX_CPU_SRC3_L_SRC3_L_OFF (0u)

/** \brief Length for Ifx_CPU_SRC3_U_Bits.SRC3_U */
#define IFX_CPU_SRC3_U_SRC3_U_LEN (32u)

/** \brief Mask for Ifx_CPU_SRC3_U_Bits.SRC3_U */
#define IFX_CPU_SRC3_U_SRC3_U_MSK (0xffffffffu)

/** \brief Offset for Ifx_CPU_SRC3_U_Bits.SRC3_U */
#define IFX_CPU_SRC3_U_SRC3_U_OFF (0u)

/** \brief Length for Ifx_CPU_SYNCCON_Bits.TST */
#define IFX_CPU_SYNCCON_TST_LEN (1u)

/** \brief Mask for Ifx_CPU_SYNCCON_Bits.TST */
#define IFX_CPU_SYNCCON_TST_MSK (0x1u)

/** \brief Offset for Ifx_CPU_SYNCCON_Bits.TST */
#define IFX_CPU_SYNCCON_TST_OFF (0u)

/** \brief Length for Ifx_CPU_SYNCCON_Bits.TCL */
#define IFX_CPU_SYNCCON_TCL_LEN (1u)

/** \brief Mask for Ifx_CPU_SYNCCON_Bits.TCL */
#define IFX_CPU_SYNCCON_TCL_MSK (0x1u)

/** \brief Offset for Ifx_CPU_SYNCCON_Bits.TCL */
#define IFX_CPU_SYNCCON_TCL_OFF (1u)

/** \brief Length for Ifx_CPU_SYNCCON_Bits.RM */
#define IFX_CPU_SYNCCON_RM_LEN (2u)

/** \brief Mask for Ifx_CPU_SYNCCON_Bits.RM */
#define IFX_CPU_SYNCCON_RM_MSK (0x3u)

/** \brief Offset for Ifx_CPU_SYNCCON_Bits.RM */
#define IFX_CPU_SYNCCON_RM_OFF (8u)

/** \brief Length for Ifx_CPU_SYNCCON_Bits.FZE */
#define IFX_CPU_SYNCCON_FZE_LEN (1u)

/** \brief Mask for Ifx_CPU_SYNCCON_Bits.FZE */
#define IFX_CPU_SYNCCON_FZE_MSK (0x1u)

/** \brief Offset for Ifx_CPU_SYNCCON_Bits.FZE */
#define IFX_CPU_SYNCCON_FZE_OFF (20u)

/** \brief Length for Ifx_CPU_SYNCCON_Bits.FIE */
#define IFX_CPU_SYNCCON_FIE_LEN (1u)

/** \brief Mask for Ifx_CPU_SYNCCON_Bits.FIE */
#define IFX_CPU_SYNCCON_FIE_MSK (0x1u)

/** \brief Offset for Ifx_CPU_SYNCCON_Bits.FIE */
#define IFX_CPU_SYNCCON_FIE_OFF (22u)

/** \brief Length for Ifx_CPU_SYNCCON_Bits.FZ */
#define IFX_CPU_SYNCCON_FZ_LEN (1u)

/** \brief Mask for Ifx_CPU_SYNCCON_Bits.FZ */
#define IFX_CPU_SYNCCON_FZ_MSK (0x1u)

/** \brief Offset for Ifx_CPU_SYNCCON_Bits.FZ */
#define IFX_CPU_SYNCCON_FZ_OFF (28u)

/** \brief Length for Ifx_CPU_SYNCCON_Bits.FI */
#define IFX_CPU_SYNCCON_FI_LEN (1u)

/** \brief Mask for Ifx_CPU_SYNCCON_Bits.FI */
#define IFX_CPU_SYNCCON_FI_MSK (0x1u)

/** \brief Offset for Ifx_CPU_SYNCCON_Bits.FI */
#define IFX_CPU_SYNCCON_FI_OFF (30u)

/** \brief Length for Ifx_CPU_DPR_L_Bits.LOWBND */
#define IFX_CPU_DPR_L_LOWBND_LEN (29u)

/** \brief Mask for Ifx_CPU_DPR_L_Bits.LOWBND */
#define IFX_CPU_DPR_L_LOWBND_MSK (0x1fffffffu)

/** \brief Offset for Ifx_CPU_DPR_L_Bits.LOWBND */
#define IFX_CPU_DPR_L_LOWBND_OFF (3u)

/** \brief Length for Ifx_CPU_DPR_U_Bits.UPPBND */
#define IFX_CPU_DPR_U_UPPBND_LEN (29u)

/** \brief Mask for Ifx_CPU_DPR_U_Bits.UPPBND */
#define IFX_CPU_DPR_U_UPPBND_MSK (0x1fffffffu)

/** \brief Offset for Ifx_CPU_DPR_U_Bits.UPPBND */
#define IFX_CPU_DPR_U_UPPBND_OFF (3u)

/** \brief Length for Ifx_CPU_CPR_L_Bits.LOWBND */
#define IFX_CPU_CPR_L_LOWBND_LEN (27u)

/** \brief Mask for Ifx_CPU_CPR_L_Bits.LOWBND */
#define IFX_CPU_CPR_L_LOWBND_MSK (0x7ffffffu)

/** \brief Offset for Ifx_CPU_CPR_L_Bits.LOWBND */
#define IFX_CPU_CPR_L_LOWBND_OFF (5u)

/** \brief Length for Ifx_CPU_CPR_U_Bits.UPPBND */
#define IFX_CPU_CPR_U_UPPBND_LEN (27u)

/** \brief Mask for Ifx_CPU_CPR_U_Bits.UPPBND */
#define IFX_CPU_CPR_U_UPPBND_MSK (0x7ffffffu)

/** \brief Offset for Ifx_CPU_CPR_U_Bits.UPPBND */
#define IFX_CPU_CPR_U_UPPBND_OFF (5u)

/** \brief Length for Ifx_CPU_CPXE_Bits.XE00 */
#define IFX_CPU_CPXE_XE00_LEN (1u)

/** \brief Mask for Ifx_CPU_CPXE_Bits.XE00 */
#define IFX_CPU_CPXE_XE00_MSK (0x1u)

/** \brief Offset for Ifx_CPU_CPXE_Bits.XE00 */
#define IFX_CPU_CPXE_XE00_OFF (0u)

/** \brief Length for Ifx_CPU_CPXE_Bits.XE01 */
#define IFX_CPU_CPXE_XE01_LEN (1u)

/** \brief Mask for Ifx_CPU_CPXE_Bits.XE01 */
#define IFX_CPU_CPXE_XE01_MSK (0x1u)

/** \brief Offset for Ifx_CPU_CPXE_Bits.XE01 */
#define IFX_CPU_CPXE_XE01_OFF (1u)

/** \brief Length for Ifx_CPU_CPXE_Bits.XE02 */
#define IFX_CPU_CPXE_XE02_LEN (1u)

/** \brief Mask for Ifx_CPU_CPXE_Bits.XE02 */
#define IFX_CPU_CPXE_XE02_MSK (0x1u)

/** \brief Offset for Ifx_CPU_CPXE_Bits.XE02 */
#define IFX_CPU_CPXE_XE02_OFF (2u)

/** \brief Length for Ifx_CPU_CPXE_Bits.XE03 */
#define IFX_CPU_CPXE_XE03_LEN (1u)

/** \brief Mask for Ifx_CPU_CPXE_Bits.XE03 */
#define IFX_CPU_CPXE_XE03_MSK (0x1u)

/** \brief Offset for Ifx_CPU_CPXE_Bits.XE03 */
#define IFX_CPU_CPXE_XE03_OFF (3u)

/** \brief Length for Ifx_CPU_CPXE_Bits.XE04 */
#define IFX_CPU_CPXE_XE04_LEN (1u)

/** \brief Mask for Ifx_CPU_CPXE_Bits.XE04 */
#define IFX_CPU_CPXE_XE04_MSK (0x1u)

/** \brief Offset for Ifx_CPU_CPXE_Bits.XE04 */
#define IFX_CPU_CPXE_XE04_OFF (4u)

/** \brief Length for Ifx_CPU_CPXE_Bits.XE05 */
#define IFX_CPU_CPXE_XE05_LEN (1u)

/** \brief Mask for Ifx_CPU_CPXE_Bits.XE05 */
#define IFX_CPU_CPXE_XE05_MSK (0x1u)

/** \brief Offset for Ifx_CPU_CPXE_Bits.XE05 */
#define IFX_CPU_CPXE_XE05_OFF (5u)

/** \brief Length for Ifx_CPU_CPXE_Bits.XE06 */
#define IFX_CPU_CPXE_XE06_LEN (1u)

/** \brief Mask for Ifx_CPU_CPXE_Bits.XE06 */
#define IFX_CPU_CPXE_XE06_MSK (0x1u)

/** \brief Offset for Ifx_CPU_CPXE_Bits.XE06 */
#define IFX_CPU_CPXE_XE06_OFF (6u)

/** \brief Length for Ifx_CPU_CPXE_Bits.XE07 */
#define IFX_CPU_CPXE_XE07_LEN (1u)

/** \brief Mask for Ifx_CPU_CPXE_Bits.XE07 */
#define IFX_CPU_CPXE_XE07_MSK (0x1u)

/** \brief Offset for Ifx_CPU_CPXE_Bits.XE07 */
#define IFX_CPU_CPXE_XE07_OFF (7u)

/** \brief Length for Ifx_CPU_CPXE_Bits.XE08 */
#define IFX_CPU_CPXE_XE08_LEN (1u)

/** \brief Mask for Ifx_CPU_CPXE_Bits.XE08 */
#define IFX_CPU_CPXE_XE08_MSK (0x1u)

/** \brief Offset for Ifx_CPU_CPXE_Bits.XE08 */
#define IFX_CPU_CPXE_XE08_OFF (8u)

/** \brief Length for Ifx_CPU_CPXE_Bits.XE09 */
#define IFX_CPU_CPXE_XE09_LEN (1u)

/** \brief Mask for Ifx_CPU_CPXE_Bits.XE09 */
#define IFX_CPU_CPXE_XE09_MSK (0x1u)

/** \brief Offset for Ifx_CPU_CPXE_Bits.XE09 */
#define IFX_CPU_CPXE_XE09_OFF (9u)

/** \brief Length for Ifx_CPU_CPXE_Bits.XE10 */
#define IFX_CPU_CPXE_XE10_LEN (1u)

/** \brief Mask for Ifx_CPU_CPXE_Bits.XE10 */
#define IFX_CPU_CPXE_XE10_MSK (0x1u)

/** \brief Offset for Ifx_CPU_CPXE_Bits.XE10 */
#define IFX_CPU_CPXE_XE10_OFF (10u)

/** \brief Length for Ifx_CPU_CPXE_Bits.XE11 */
#define IFX_CPU_CPXE_XE11_LEN (1u)

/** \brief Mask for Ifx_CPU_CPXE_Bits.XE11 */
#define IFX_CPU_CPXE_XE11_MSK (0x1u)

/** \brief Offset for Ifx_CPU_CPXE_Bits.XE11 */
#define IFX_CPU_CPXE_XE11_OFF (11u)

/** \brief Length for Ifx_CPU_CPXE_Bits.XE12 */
#define IFX_CPU_CPXE_XE12_LEN (1u)

/** \brief Mask for Ifx_CPU_CPXE_Bits.XE12 */
#define IFX_CPU_CPXE_XE12_MSK (0x1u)

/** \brief Offset for Ifx_CPU_CPXE_Bits.XE12 */
#define IFX_CPU_CPXE_XE12_OFF (12u)

/** \brief Length for Ifx_CPU_CPXE_Bits.XE13 */
#define IFX_CPU_CPXE_XE13_LEN (1u)

/** \brief Mask for Ifx_CPU_CPXE_Bits.XE13 */
#define IFX_CPU_CPXE_XE13_MSK (0x1u)

/** \brief Offset for Ifx_CPU_CPXE_Bits.XE13 */
#define IFX_CPU_CPXE_XE13_OFF (13u)

/** \brief Length for Ifx_CPU_CPXE_Bits.XE14 */
#define IFX_CPU_CPXE_XE14_LEN (1u)

/** \brief Mask for Ifx_CPU_CPXE_Bits.XE14 */
#define IFX_CPU_CPXE_XE14_MSK (0x1u)

/** \brief Offset for Ifx_CPU_CPXE_Bits.XE14 */
#define IFX_CPU_CPXE_XE14_OFF (14u)

/** \brief Length for Ifx_CPU_CPXE_Bits.XE15 */
#define IFX_CPU_CPXE_XE15_LEN (1u)

/** \brief Mask for Ifx_CPU_CPXE_Bits.XE15 */
#define IFX_CPU_CPXE_XE15_MSK (0x1u)

/** \brief Offset for Ifx_CPU_CPXE_Bits.XE15 */
#define IFX_CPU_CPXE_XE15_OFF (15u)

/** \brief Length for Ifx_CPU_DPRE_Bits.RE00 */
#define IFX_CPU_DPRE_RE00_LEN (1u)

/** \brief Mask for Ifx_CPU_DPRE_Bits.RE00 */
#define IFX_CPU_DPRE_RE00_MSK (0x1u)

/** \brief Offset for Ifx_CPU_DPRE_Bits.RE00 */
#define IFX_CPU_DPRE_RE00_OFF (0u)

/** \brief Length for Ifx_CPU_DPRE_Bits.RE01 */
#define IFX_CPU_DPRE_RE01_LEN (1u)

/** \brief Mask for Ifx_CPU_DPRE_Bits.RE01 */
#define IFX_CPU_DPRE_RE01_MSK (0x1u)

/** \brief Offset for Ifx_CPU_DPRE_Bits.RE01 */
#define IFX_CPU_DPRE_RE01_OFF (1u)

/** \brief Length for Ifx_CPU_DPRE_Bits.RE02 */
#define IFX_CPU_DPRE_RE02_LEN (1u)

/** \brief Mask for Ifx_CPU_DPRE_Bits.RE02 */
#define IFX_CPU_DPRE_RE02_MSK (0x1u)

/** \brief Offset for Ifx_CPU_DPRE_Bits.RE02 */
#define IFX_CPU_DPRE_RE02_OFF (2u)

/** \brief Length for Ifx_CPU_DPRE_Bits.RE03 */
#define IFX_CPU_DPRE_RE03_LEN (1u)

/** \brief Mask for Ifx_CPU_DPRE_Bits.RE03 */
#define IFX_CPU_DPRE_RE03_MSK (0x1u)

/** \brief Offset for Ifx_CPU_DPRE_Bits.RE03 */
#define IFX_CPU_DPRE_RE03_OFF (3u)

/** \brief Length for Ifx_CPU_DPRE_Bits.RE04 */
#define IFX_CPU_DPRE_RE04_LEN (1u)

/** \brief Mask for Ifx_CPU_DPRE_Bits.RE04 */
#define IFX_CPU_DPRE_RE04_MSK (0x1u)

/** \brief Offset for Ifx_CPU_DPRE_Bits.RE04 */
#define IFX_CPU_DPRE_RE04_OFF (4u)

/** \brief Length for Ifx_CPU_DPRE_Bits.RE05 */
#define IFX_CPU_DPRE_RE05_LEN (1u)

/** \brief Mask for Ifx_CPU_DPRE_Bits.RE05 */
#define IFX_CPU_DPRE_RE05_MSK (0x1u)

/** \brief Offset for Ifx_CPU_DPRE_Bits.RE05 */
#define IFX_CPU_DPRE_RE05_OFF (5u)

/** \brief Length for Ifx_CPU_DPRE_Bits.RE06 */
#define IFX_CPU_DPRE_RE06_LEN (1u)

/** \brief Mask for Ifx_CPU_DPRE_Bits.RE06 */
#define IFX_CPU_DPRE_RE06_MSK (0x1u)

/** \brief Offset for Ifx_CPU_DPRE_Bits.RE06 */
#define IFX_CPU_DPRE_RE06_OFF (6u)

/** \brief Length for Ifx_CPU_DPRE_Bits.RE07 */
#define IFX_CPU_DPRE_RE07_LEN (1u)

/** \brief Mask for Ifx_CPU_DPRE_Bits.RE07 */
#define IFX_CPU_DPRE_RE07_MSK (0x1u)

/** \brief Offset for Ifx_CPU_DPRE_Bits.RE07 */
#define IFX_CPU_DPRE_RE07_OFF (7u)

/** \brief Length for Ifx_CPU_DPRE_Bits.RE08 */
#define IFX_CPU_DPRE_RE08_LEN (1u)

/** \brief Mask for Ifx_CPU_DPRE_Bits.RE08 */
#define IFX_CPU_DPRE_RE08_MSK (0x1u)

/** \brief Offset for Ifx_CPU_DPRE_Bits.RE08 */
#define IFX_CPU_DPRE_RE08_OFF (8u)

/** \brief Length for Ifx_CPU_DPRE_Bits.RE09 */
#define IFX_CPU_DPRE_RE09_LEN (1u)

/** \brief Mask for Ifx_CPU_DPRE_Bits.RE09 */
#define IFX_CPU_DPRE_RE09_MSK (0x1u)

/** \brief Offset for Ifx_CPU_DPRE_Bits.RE09 */
#define IFX_CPU_DPRE_RE09_OFF (9u)

/** \brief Length for Ifx_CPU_DPRE_Bits.RE10 */
#define IFX_CPU_DPRE_RE10_LEN (1u)

/** \brief Mask for Ifx_CPU_DPRE_Bits.RE10 */
#define IFX_CPU_DPRE_RE10_MSK (0x1u)

/** \brief Offset for Ifx_CPU_DPRE_Bits.RE10 */
#define IFX_CPU_DPRE_RE10_OFF (10u)

/** \brief Length for Ifx_CPU_DPRE_Bits.RE11 */
#define IFX_CPU_DPRE_RE11_LEN (1u)

/** \brief Mask for Ifx_CPU_DPRE_Bits.RE11 */
#define IFX_CPU_DPRE_RE11_MSK (0x1u)

/** \brief Offset for Ifx_CPU_DPRE_Bits.RE11 */
#define IFX_CPU_DPRE_RE11_OFF (11u)

/** \brief Length for Ifx_CPU_DPRE_Bits.RE12 */
#define IFX_CPU_DPRE_RE12_LEN (1u)

/** \brief Mask for Ifx_CPU_DPRE_Bits.RE12 */
#define IFX_CPU_DPRE_RE12_MSK (0x1u)

/** \brief Offset for Ifx_CPU_DPRE_Bits.RE12 */
#define IFX_CPU_DPRE_RE12_OFF (12u)

/** \brief Length for Ifx_CPU_DPRE_Bits.RE13 */
#define IFX_CPU_DPRE_RE13_LEN (1u)

/** \brief Mask for Ifx_CPU_DPRE_Bits.RE13 */
#define IFX_CPU_DPRE_RE13_MSK (0x1u)

/** \brief Offset for Ifx_CPU_DPRE_Bits.RE13 */
#define IFX_CPU_DPRE_RE13_OFF (13u)

/** \brief Length for Ifx_CPU_DPRE_Bits.RE14 */
#define IFX_CPU_DPRE_RE14_LEN (1u)

/** \brief Mask for Ifx_CPU_DPRE_Bits.RE14 */
#define IFX_CPU_DPRE_RE14_MSK (0x1u)

/** \brief Offset for Ifx_CPU_DPRE_Bits.RE14 */
#define IFX_CPU_DPRE_RE14_OFF (14u)

/** \brief Length for Ifx_CPU_DPRE_Bits.RE15 */
#define IFX_CPU_DPRE_RE15_LEN (1u)

/** \brief Mask for Ifx_CPU_DPRE_Bits.RE15 */
#define IFX_CPU_DPRE_RE15_MSK (0x1u)

/** \brief Offset for Ifx_CPU_DPRE_Bits.RE15 */
#define IFX_CPU_DPRE_RE15_OFF (15u)

/** \brief Length for Ifx_CPU_DPRE_Bits.RE16 */
#define IFX_CPU_DPRE_RE16_LEN (1u)

/** \brief Mask for Ifx_CPU_DPRE_Bits.RE16 */
#define IFX_CPU_DPRE_RE16_MSK (0x1u)

/** \brief Offset for Ifx_CPU_DPRE_Bits.RE16 */
#define IFX_CPU_DPRE_RE16_OFF (16u)

/** \brief Length for Ifx_CPU_DPRE_Bits.RE17 */
#define IFX_CPU_DPRE_RE17_LEN (1u)

/** \brief Mask for Ifx_CPU_DPRE_Bits.RE17 */
#define IFX_CPU_DPRE_RE17_MSK (0x1u)

/** \brief Offset for Ifx_CPU_DPRE_Bits.RE17 */
#define IFX_CPU_DPRE_RE17_OFF (17u)

/** \brief Length for Ifx_CPU_DPRE_Bits.RE18 */
#define IFX_CPU_DPRE_RE18_LEN (1u)

/** \brief Mask for Ifx_CPU_DPRE_Bits.RE18 */
#define IFX_CPU_DPRE_RE18_MSK (0x1u)

/** \brief Offset for Ifx_CPU_DPRE_Bits.RE18 */
#define IFX_CPU_DPRE_RE18_OFF (18u)

/** \brief Length for Ifx_CPU_DPRE_Bits.RE19 */
#define IFX_CPU_DPRE_RE19_LEN (1u)

/** \brief Mask for Ifx_CPU_DPRE_Bits.RE19 */
#define IFX_CPU_DPRE_RE19_MSK (0x1u)

/** \brief Offset for Ifx_CPU_DPRE_Bits.RE19 */
#define IFX_CPU_DPRE_RE19_OFF (19u)

/** \brief Length for Ifx_CPU_DPRE_Bits.RE20 */
#define IFX_CPU_DPRE_RE20_LEN (1u)

/** \brief Mask for Ifx_CPU_DPRE_Bits.RE20 */
#define IFX_CPU_DPRE_RE20_MSK (0x1u)

/** \brief Offset for Ifx_CPU_DPRE_Bits.RE20 */
#define IFX_CPU_DPRE_RE20_OFF (20u)

/** \brief Length for Ifx_CPU_DPRE_Bits.RE21 */
#define IFX_CPU_DPRE_RE21_LEN (1u)

/** \brief Mask for Ifx_CPU_DPRE_Bits.RE21 */
#define IFX_CPU_DPRE_RE21_MSK (0x1u)

/** \brief Offset for Ifx_CPU_DPRE_Bits.RE21 */
#define IFX_CPU_DPRE_RE21_OFF (21u)

/** \brief Length for Ifx_CPU_DPRE_Bits.RE22 */
#define IFX_CPU_DPRE_RE22_LEN (1u)

/** \brief Mask for Ifx_CPU_DPRE_Bits.RE22 */
#define IFX_CPU_DPRE_RE22_MSK (0x1u)

/** \brief Offset for Ifx_CPU_DPRE_Bits.RE22 */
#define IFX_CPU_DPRE_RE22_OFF (22u)

/** \brief Length for Ifx_CPU_DPRE_Bits.RE23 */
#define IFX_CPU_DPRE_RE23_LEN (1u)

/** \brief Mask for Ifx_CPU_DPRE_Bits.RE23 */
#define IFX_CPU_DPRE_RE23_MSK (0x1u)

/** \brief Offset for Ifx_CPU_DPRE_Bits.RE23 */
#define IFX_CPU_DPRE_RE23_OFF (23u)

/** \brief Length for Ifx_CPU_DPWE_Bits.WE00 */
#define IFX_CPU_DPWE_WE00_LEN (1u)

/** \brief Mask for Ifx_CPU_DPWE_Bits.WE00 */
#define IFX_CPU_DPWE_WE00_MSK (0x1u)

/** \brief Offset for Ifx_CPU_DPWE_Bits.WE00 */
#define IFX_CPU_DPWE_WE00_OFF (0u)

/** \brief Length for Ifx_CPU_DPWE_Bits.WE01 */
#define IFX_CPU_DPWE_WE01_LEN (1u)

/** \brief Mask for Ifx_CPU_DPWE_Bits.WE01 */
#define IFX_CPU_DPWE_WE01_MSK (0x1u)

/** \brief Offset for Ifx_CPU_DPWE_Bits.WE01 */
#define IFX_CPU_DPWE_WE01_OFF (1u)

/** \brief Length for Ifx_CPU_DPWE_Bits.WE02 */
#define IFX_CPU_DPWE_WE02_LEN (1u)

/** \brief Mask for Ifx_CPU_DPWE_Bits.WE02 */
#define IFX_CPU_DPWE_WE02_MSK (0x1u)

/** \brief Offset for Ifx_CPU_DPWE_Bits.WE02 */
#define IFX_CPU_DPWE_WE02_OFF (2u)

/** \brief Length for Ifx_CPU_DPWE_Bits.WE03 */
#define IFX_CPU_DPWE_WE03_LEN (1u)

/** \brief Mask for Ifx_CPU_DPWE_Bits.WE03 */
#define IFX_CPU_DPWE_WE03_MSK (0x1u)

/** \brief Offset for Ifx_CPU_DPWE_Bits.WE03 */
#define IFX_CPU_DPWE_WE03_OFF (3u)

/** \brief Length for Ifx_CPU_DPWE_Bits.WE04 */
#define IFX_CPU_DPWE_WE04_LEN (1u)

/** \brief Mask for Ifx_CPU_DPWE_Bits.WE04 */
#define IFX_CPU_DPWE_WE04_MSK (0x1u)

/** \brief Offset for Ifx_CPU_DPWE_Bits.WE04 */
#define IFX_CPU_DPWE_WE04_OFF (4u)

/** \brief Length for Ifx_CPU_DPWE_Bits.WE05 */
#define IFX_CPU_DPWE_WE05_LEN (1u)

/** \brief Mask for Ifx_CPU_DPWE_Bits.WE05 */
#define IFX_CPU_DPWE_WE05_MSK (0x1u)

/** \brief Offset for Ifx_CPU_DPWE_Bits.WE05 */
#define IFX_CPU_DPWE_WE05_OFF (5u)

/** \brief Length for Ifx_CPU_DPWE_Bits.WE06 */
#define IFX_CPU_DPWE_WE06_LEN (1u)

/** \brief Mask for Ifx_CPU_DPWE_Bits.WE06 */
#define IFX_CPU_DPWE_WE06_MSK (0x1u)

/** \brief Offset for Ifx_CPU_DPWE_Bits.WE06 */
#define IFX_CPU_DPWE_WE06_OFF (6u)

/** \brief Length for Ifx_CPU_DPWE_Bits.WE07 */
#define IFX_CPU_DPWE_WE07_LEN (1u)

/** \brief Mask for Ifx_CPU_DPWE_Bits.WE07 */
#define IFX_CPU_DPWE_WE07_MSK (0x1u)

/** \brief Offset for Ifx_CPU_DPWE_Bits.WE07 */
#define IFX_CPU_DPWE_WE07_OFF (7u)

/** \brief Length for Ifx_CPU_DPWE_Bits.WE08 */
#define IFX_CPU_DPWE_WE08_LEN (1u)

/** \brief Mask for Ifx_CPU_DPWE_Bits.WE08 */
#define IFX_CPU_DPWE_WE08_MSK (0x1u)

/** \brief Offset for Ifx_CPU_DPWE_Bits.WE08 */
#define IFX_CPU_DPWE_WE08_OFF (8u)

/** \brief Length for Ifx_CPU_DPWE_Bits.WE09 */
#define IFX_CPU_DPWE_WE09_LEN (1u)

/** \brief Mask for Ifx_CPU_DPWE_Bits.WE09 */
#define IFX_CPU_DPWE_WE09_MSK (0x1u)

/** \brief Offset for Ifx_CPU_DPWE_Bits.WE09 */
#define IFX_CPU_DPWE_WE09_OFF (9u)

/** \brief Length for Ifx_CPU_DPWE_Bits.WE10 */
#define IFX_CPU_DPWE_WE10_LEN (1u)

/** \brief Mask for Ifx_CPU_DPWE_Bits.WE10 */
#define IFX_CPU_DPWE_WE10_MSK (0x1u)

/** \brief Offset for Ifx_CPU_DPWE_Bits.WE10 */
#define IFX_CPU_DPWE_WE10_OFF (10u)

/** \brief Length for Ifx_CPU_DPWE_Bits.WE11 */
#define IFX_CPU_DPWE_WE11_LEN (1u)

/** \brief Mask for Ifx_CPU_DPWE_Bits.WE11 */
#define IFX_CPU_DPWE_WE11_MSK (0x1u)

/** \brief Offset for Ifx_CPU_DPWE_Bits.WE11 */
#define IFX_CPU_DPWE_WE11_OFF (11u)

/** \brief Length for Ifx_CPU_DPWE_Bits.WE12 */
#define IFX_CPU_DPWE_WE12_LEN (1u)

/** \brief Mask for Ifx_CPU_DPWE_Bits.WE12 */
#define IFX_CPU_DPWE_WE12_MSK (0x1u)

/** \brief Offset for Ifx_CPU_DPWE_Bits.WE12 */
#define IFX_CPU_DPWE_WE12_OFF (12u)

/** \brief Length for Ifx_CPU_DPWE_Bits.WE13 */
#define IFX_CPU_DPWE_WE13_LEN (1u)

/** \brief Mask for Ifx_CPU_DPWE_Bits.WE13 */
#define IFX_CPU_DPWE_WE13_MSK (0x1u)

/** \brief Offset for Ifx_CPU_DPWE_Bits.WE13 */
#define IFX_CPU_DPWE_WE13_OFF (13u)

/** \brief Length for Ifx_CPU_DPWE_Bits.WE14 */
#define IFX_CPU_DPWE_WE14_LEN (1u)

/** \brief Mask for Ifx_CPU_DPWE_Bits.WE14 */
#define IFX_CPU_DPWE_WE14_MSK (0x1u)

/** \brief Offset for Ifx_CPU_DPWE_Bits.WE14 */
#define IFX_CPU_DPWE_WE14_OFF (14u)

/** \brief Length for Ifx_CPU_DPWE_Bits.WE15 */
#define IFX_CPU_DPWE_WE15_LEN (1u)

/** \brief Mask for Ifx_CPU_DPWE_Bits.WE15 */
#define IFX_CPU_DPWE_WE15_MSK (0x1u)

/** \brief Offset for Ifx_CPU_DPWE_Bits.WE15 */
#define IFX_CPU_DPWE_WE15_OFF (15u)

/** \brief Length for Ifx_CPU_DPWE_Bits.WE16 */
#define IFX_CPU_DPWE_WE16_LEN (1u)

/** \brief Mask for Ifx_CPU_DPWE_Bits.WE16 */
#define IFX_CPU_DPWE_WE16_MSK (0x1u)

/** \brief Offset for Ifx_CPU_DPWE_Bits.WE16 */
#define IFX_CPU_DPWE_WE16_OFF (16u)

/** \brief Length for Ifx_CPU_DPWE_Bits.WE17 */
#define IFX_CPU_DPWE_WE17_LEN (1u)

/** \brief Mask for Ifx_CPU_DPWE_Bits.WE17 */
#define IFX_CPU_DPWE_WE17_MSK (0x1u)

/** \brief Offset for Ifx_CPU_DPWE_Bits.WE17 */
#define IFX_CPU_DPWE_WE17_OFF (17u)

/** \brief Length for Ifx_CPU_DPWE_Bits.WE18 */
#define IFX_CPU_DPWE_WE18_LEN (1u)

/** \brief Mask for Ifx_CPU_DPWE_Bits.WE18 */
#define IFX_CPU_DPWE_WE18_MSK (0x1u)

/** \brief Offset for Ifx_CPU_DPWE_Bits.WE18 */
#define IFX_CPU_DPWE_WE18_OFF (18u)

/** \brief Length for Ifx_CPU_DPWE_Bits.WE19 */
#define IFX_CPU_DPWE_WE19_LEN (1u)

/** \brief Mask for Ifx_CPU_DPWE_Bits.WE19 */
#define IFX_CPU_DPWE_WE19_MSK (0x1u)

/** \brief Offset for Ifx_CPU_DPWE_Bits.WE19 */
#define IFX_CPU_DPWE_WE19_OFF (19u)

/** \brief Length for Ifx_CPU_DPWE_Bits.WE20 */
#define IFX_CPU_DPWE_WE20_LEN (1u)

/** \brief Mask for Ifx_CPU_DPWE_Bits.WE20 */
#define IFX_CPU_DPWE_WE20_MSK (0x1u)

/** \brief Offset for Ifx_CPU_DPWE_Bits.WE20 */
#define IFX_CPU_DPWE_WE20_OFF (20u)

/** \brief Length for Ifx_CPU_DPWE_Bits.WE21 */
#define IFX_CPU_DPWE_WE21_LEN (1u)

/** \brief Mask for Ifx_CPU_DPWE_Bits.WE21 */
#define IFX_CPU_DPWE_WE21_MSK (0x1u)

/** \brief Offset for Ifx_CPU_DPWE_Bits.WE21 */
#define IFX_CPU_DPWE_WE21_OFF (21u)

/** \brief Length for Ifx_CPU_DPWE_Bits.WE22 */
#define IFX_CPU_DPWE_WE22_LEN (1u)

/** \brief Mask for Ifx_CPU_DPWE_Bits.WE22 */
#define IFX_CPU_DPWE_WE22_MSK (0x1u)

/** \brief Offset for Ifx_CPU_DPWE_Bits.WE22 */
#define IFX_CPU_DPWE_WE22_OFF (22u)

/** \brief Length for Ifx_CPU_DPWE_Bits.WE23 */
#define IFX_CPU_DPWE_WE23_LEN (1u)

/** \brief Mask for Ifx_CPU_DPWE_Bits.WE23 */
#define IFX_CPU_DPWE_WE23_MSK (0x1u)

/** \brief Offset for Ifx_CPU_DPWE_Bits.WE23 */
#define IFX_CPU_DPWE_WE23_OFF (23u)

/** \brief Length for Ifx_CPU_TPS_CON_Bits.TEXP0 */
#define IFX_CPU_TPS_CON_TEXP0_LEN (1u)

/** \brief Mask for Ifx_CPU_TPS_CON_Bits.TEXP0 */
#define IFX_CPU_TPS_CON_TEXP0_MSK (0x1u)

/** \brief Offset for Ifx_CPU_TPS_CON_Bits.TEXP0 */
#define IFX_CPU_TPS_CON_TEXP0_OFF (0u)

/** \brief Length for Ifx_CPU_TPS_CON_Bits.TEXP1 */
#define IFX_CPU_TPS_CON_TEXP1_LEN (1u)

/** \brief Mask for Ifx_CPU_TPS_CON_Bits.TEXP1 */
#define IFX_CPU_TPS_CON_TEXP1_MSK (0x1u)

/** \brief Offset for Ifx_CPU_TPS_CON_Bits.TEXP1 */
#define IFX_CPU_TPS_CON_TEXP1_OFF (1u)

/** \brief Length for Ifx_CPU_TPS_CON_Bits.TEXP2 */
#define IFX_CPU_TPS_CON_TEXP2_LEN (1u)

/** \brief Mask for Ifx_CPU_TPS_CON_Bits.TEXP2 */
#define IFX_CPU_TPS_CON_TEXP2_MSK (0x1u)

/** \brief Offset for Ifx_CPU_TPS_CON_Bits.TEXP2 */
#define IFX_CPU_TPS_CON_TEXP2_OFF (2u)

/** \brief Length for Ifx_CPU_TPS_CON_Bits.TTRAP */
#define IFX_CPU_TPS_CON_TTRAP_LEN (1u)

/** \brief Mask for Ifx_CPU_TPS_CON_Bits.TTRAP */
#define IFX_CPU_TPS_CON_TTRAP_MSK (0x1u)

/** \brief Offset for Ifx_CPU_TPS_CON_Bits.TTRAP */
#define IFX_CPU_TPS_CON_TTRAP_OFF (16u)

/** \brief Length for Ifx_CPU_TPS_CON_Bits.TPEND */
#define IFX_CPU_TPS_CON_TPEND_LEN (1u)

/** \brief Mask for Ifx_CPU_TPS_CON_Bits.TPEND */
#define IFX_CPU_TPS_CON_TPEND_MSK (0x1u)

/** \brief Offset for Ifx_CPU_TPS_CON_Bits.TPEND */
#define IFX_CPU_TPS_CON_TPEND_OFF (17u)

/** \brief Length for Ifx_CPU_TPS_TIMER_Bits.Timer */
#define IFX_CPU_TPS_TIMER_TIMER_LEN (32u)

/** \brief Mask for Ifx_CPU_TPS_TIMER_Bits.Timer */
#define IFX_CPU_TPS_TIMER_TIMER_MSK (0xffffffffu)

/** \brief Offset for Ifx_CPU_TPS_TIMER_Bits.Timer */
#define IFX_CPU_TPS_TIMER_TIMER_OFF (0u)

/** \brief Length for Ifx_CPU_TREVT_Bits.EN */
#define IFX_CPU_TREVT_EN_LEN (1u)

/** \brief Mask for Ifx_CPU_TREVT_Bits.EN */
#define IFX_CPU_TREVT_EN_MSK (0x1u)

/** \brief Offset for Ifx_CPU_TREVT_Bits.EN */
#define IFX_CPU_TREVT_EN_OFF (0u)

/** \brief Length for Ifx_CPU_TREVT_Bits.BBM */
#define IFX_CPU_TREVT_BBM_LEN (1u)

/** \brief Mask for Ifx_CPU_TREVT_Bits.BBM */
#define IFX_CPU_TREVT_BBM_MSK (0x1u)

/** \brief Offset for Ifx_CPU_TREVT_Bits.BBM */
#define IFX_CPU_TREVT_BBM_OFF (3u)

/** \brief Length for Ifx_CPU_TREVT_Bits.CNT */
#define IFX_CPU_TREVT_CNT_LEN (2u)

/** \brief Mask for Ifx_CPU_TREVT_Bits.CNT */
#define IFX_CPU_TREVT_CNT_MSK (0x3u)

/** \brief Offset for Ifx_CPU_TREVT_Bits.CNT */
#define IFX_CPU_TREVT_CNT_OFF (6u)

/** \brief Length for Ifx_CPU_TREVT_Bits.TYP */
#define IFX_CPU_TREVT_TYP_LEN (1u)

/** \brief Mask for Ifx_CPU_TREVT_Bits.TYP */
#define IFX_CPU_TREVT_TYP_MSK (0x1u)

/** \brief Offset for Ifx_CPU_TREVT_Bits.TYP */
#define IFX_CPU_TREVT_TYP_OFF (12u)

/** \brief Length for Ifx_CPU_TREVT_Bits.RNG */
#define IFX_CPU_TREVT_RNG_LEN (1u)

/** \brief Mask for Ifx_CPU_TREVT_Bits.RNG */
#define IFX_CPU_TREVT_RNG_MSK (0x1u)

/** \brief Offset for Ifx_CPU_TREVT_Bits.RNG */
#define IFX_CPU_TREVT_RNG_OFF (13u)

/** \brief Length for Ifx_CPU_TREVT_Bits.AST */
#define IFX_CPU_TREVT_AST_LEN (1u)

/** \brief Mask for Ifx_CPU_TREVT_Bits.AST */
#define IFX_CPU_TREVT_AST_MSK (0x1u)

/** \brief Offset for Ifx_CPU_TREVT_Bits.AST */
#define IFX_CPU_TREVT_AST_OFF (27u)

/** \brief Length for Ifx_CPU_TREVT_Bits.ALD */
#define IFX_CPU_TREVT_ALD_LEN (1u)

/** \brief Mask for Ifx_CPU_TREVT_Bits.ALD */
#define IFX_CPU_TREVT_ALD_MSK (0x1u)

/** \brief Offset for Ifx_CPU_TREVT_Bits.ALD */
#define IFX_CPU_TREVT_ALD_OFF (28u)

/** \brief Length for Ifx_CPU_TRADR_Bits.ADDR */
#define IFX_CPU_TRADR_ADDR_LEN (32u)

/** \brief Mask for Ifx_CPU_TRADR_Bits.ADDR */
#define IFX_CPU_TRADR_ADDR_MSK (0xffffffffu)

/** \brief Offset for Ifx_CPU_TRADR_Bits.ADDR */
#define IFX_CPU_TRADR_ADDR_OFF (0u)

/** \brief Length for Ifx_CPU_CCTRL_Bits.CM */
#define IFX_CPU_CCTRL_CM_LEN (1u)

/** \brief Mask for Ifx_CPU_CCTRL_Bits.CM */
#define IFX_CPU_CCTRL_CM_MSK (0x1u)

/** \brief Offset for Ifx_CPU_CCTRL_Bits.CM */
#define IFX_CPU_CCTRL_CM_OFF (0u)

/** \brief Length for Ifx_CPU_CCTRL_Bits.CE */
#define IFX_CPU_CCTRL_CE_LEN (1u)

/** \brief Mask for Ifx_CPU_CCTRL_Bits.CE */
#define IFX_CPU_CCTRL_CE_MSK (0x1u)

/** \brief Offset for Ifx_CPU_CCTRL_Bits.CE */
#define IFX_CPU_CCTRL_CE_OFF (1u)

/** \brief Length for Ifx_CPU_CCTRL_Bits.M1 */
#define IFX_CPU_CCTRL_M1_LEN (3u)

/** \brief Mask for Ifx_CPU_CCTRL_Bits.M1 */
#define IFX_CPU_CCTRL_M1_MSK (0x7u)

/** \brief Offset for Ifx_CPU_CCTRL_Bits.M1 */
#define IFX_CPU_CCTRL_M1_OFF (2u)

/** \brief Length for Ifx_CPU_CCTRL_Bits.M2 */
#define IFX_CPU_CCTRL_M2_LEN (3u)

/** \brief Mask for Ifx_CPU_CCTRL_Bits.M2 */
#define IFX_CPU_CCTRL_M2_MSK (0x7u)

/** \brief Offset for Ifx_CPU_CCTRL_Bits.M2 */
#define IFX_CPU_CCTRL_M2_OFF (5u)

/** \brief Length for Ifx_CPU_CCTRL_Bits.M3 */
#define IFX_CPU_CCTRL_M3_LEN (3u)

/** \brief Mask for Ifx_CPU_CCTRL_Bits.M3 */
#define IFX_CPU_CCTRL_M3_MSK (0x7u)

/** \brief Offset for Ifx_CPU_CCTRL_Bits.M3 */
#define IFX_CPU_CCTRL_M3_OFF (8u)

/** \brief Length for Ifx_CPU_CCNT_Bits.CountValue */
#define IFX_CPU_CCNT_COUNTVALUE_LEN (31u)

/** \brief Mask for Ifx_CPU_CCNT_Bits.CountValue */
#define IFX_CPU_CCNT_COUNTVALUE_MSK (0x7fffffffu)

/** \brief Offset for Ifx_CPU_CCNT_Bits.CountValue */
#define IFX_CPU_CCNT_COUNTVALUE_OFF (0u)

/** \brief Length for Ifx_CPU_CCNT_Bits.SOvf */
#define IFX_CPU_CCNT_SOVF_LEN (1u)

/** \brief Mask for Ifx_CPU_CCNT_Bits.SOvf */
#define IFX_CPU_CCNT_SOVF_MSK (0x1u)

/** \brief Offset for Ifx_CPU_CCNT_Bits.SOvf */
#define IFX_CPU_CCNT_SOVF_OFF (31u)

/** \brief Length for Ifx_CPU_ICNT_Bits.CountValue */
#define IFX_CPU_ICNT_COUNTVALUE_LEN (31u)

/** \brief Mask for Ifx_CPU_ICNT_Bits.CountValue */
#define IFX_CPU_ICNT_COUNTVALUE_MSK (0x7fffffffu)

/** \brief Offset for Ifx_CPU_ICNT_Bits.CountValue */
#define IFX_CPU_ICNT_COUNTVALUE_OFF (0u)

/** \brief Length for Ifx_CPU_ICNT_Bits.SOvf */
#define IFX_CPU_ICNT_SOVF_LEN (1u)

/** \brief Mask for Ifx_CPU_ICNT_Bits.SOvf */
#define IFX_CPU_ICNT_SOVF_MSK (0x1u)

/** \brief Offset for Ifx_CPU_ICNT_Bits.SOvf */
#define IFX_CPU_ICNT_SOVF_OFF (31u)

/** \brief Length for Ifx_CPU_M1CNT_Bits.CountValue */
#define IFX_CPU_M1CNT_COUNTVALUE_LEN (31u)

/** \brief Mask for Ifx_CPU_M1CNT_Bits.CountValue */
#define IFX_CPU_M1CNT_COUNTVALUE_MSK (0x7fffffffu)

/** \brief Offset for Ifx_CPU_M1CNT_Bits.CountValue */
#define IFX_CPU_M1CNT_COUNTVALUE_OFF (0u)

/** \brief Length for Ifx_CPU_M1CNT_Bits.SOvf */
#define IFX_CPU_M1CNT_SOVF_LEN (1u)

/** \brief Mask for Ifx_CPU_M1CNT_Bits.SOvf */
#define IFX_CPU_M1CNT_SOVF_MSK (0x1u)

/** \brief Offset for Ifx_CPU_M1CNT_Bits.SOvf */
#define IFX_CPU_M1CNT_SOVF_OFF (31u)

/** \brief Length for Ifx_CPU_M2CNT_Bits.CountValue */
#define IFX_CPU_M2CNT_COUNTVALUE_LEN (31u)

/** \brief Mask for Ifx_CPU_M2CNT_Bits.CountValue */
#define IFX_CPU_M2CNT_COUNTVALUE_MSK (0x7fffffffu)

/** \brief Offset for Ifx_CPU_M2CNT_Bits.CountValue */
#define IFX_CPU_M2CNT_COUNTVALUE_OFF (0u)

/** \brief Length for Ifx_CPU_M2CNT_Bits.SOvf */
#define IFX_CPU_M2CNT_SOVF_LEN (1u)

/** \brief Mask for Ifx_CPU_M2CNT_Bits.SOvf */
#define IFX_CPU_M2CNT_SOVF_MSK (0x1u)

/** \brief Offset for Ifx_CPU_M2CNT_Bits.SOvf */
#define IFX_CPU_M2CNT_SOVF_OFF (31u)

/** \brief Length for Ifx_CPU_M3CNT_Bits.CountValue */
#define IFX_CPU_M3CNT_COUNTVALUE_LEN (31u)

/** \brief Mask for Ifx_CPU_M3CNT_Bits.CountValue */
#define IFX_CPU_M3CNT_COUNTVALUE_MSK (0x7fffffffu)

/** \brief Offset for Ifx_CPU_M3CNT_Bits.CountValue */
#define IFX_CPU_M3CNT_COUNTVALUE_OFF (0u)

/** \brief Length for Ifx_CPU_M3CNT_Bits.SOvf */
#define IFX_CPU_M3CNT_SOVF_LEN (1u)

/** \brief Mask for Ifx_CPU_M3CNT_Bits.SOvf */
#define IFX_CPU_M3CNT_SOVF_MSK (0x1u)

/** \brief Offset for Ifx_CPU_M3CNT_Bits.SOvf */
#define IFX_CPU_M3CNT_SOVF_OFF (31u)

/** \brief Length for Ifx_CPU_DBGSR_Bits.DE */
#define IFX_CPU_DBGSR_DE_LEN (1u)

/** \brief Mask for Ifx_CPU_DBGSR_Bits.DE */
#define IFX_CPU_DBGSR_DE_MSK (0x1u)

/** \brief Offset for Ifx_CPU_DBGSR_Bits.DE */
#define IFX_CPU_DBGSR_DE_OFF (0u)

/** \brief Length for Ifx_CPU_DBGSR_Bits.HALT */
#define IFX_CPU_DBGSR_HALT_LEN (2u)

/** \brief Mask for Ifx_CPU_DBGSR_Bits.HALT */
#define IFX_CPU_DBGSR_HALT_MSK (0x3u)

/** \brief Offset for Ifx_CPU_DBGSR_Bits.HALT */
#define IFX_CPU_DBGSR_HALT_OFF (1u)

/** \brief Length for Ifx_CPU_DBGSR_Bits.SUSIN */
#define IFX_CPU_DBGSR_SUSIN_LEN (1u)

/** \brief Mask for Ifx_CPU_DBGSR_Bits.SUSIN */
#define IFX_CPU_DBGSR_SUSIN_MSK (0x1u)

/** \brief Offset for Ifx_CPU_DBGSR_Bits.SUSIN */
#define IFX_CPU_DBGSR_SUSIN_OFF (3u)

/** \brief Length for Ifx_CPU_DBGSR_Bits.SUSOUT */
#define IFX_CPU_DBGSR_SUSOUT_LEN (1u)

/** \brief Mask for Ifx_CPU_DBGSR_Bits.SUSOUT */
#define IFX_CPU_DBGSR_SUSOUT_MSK (0x1u)

/** \brief Offset for Ifx_CPU_DBGSR_Bits.SUSOUT */
#define IFX_CPU_DBGSR_SUSOUT_OFF (4u)

/** \brief Length for Ifx_CPU_DBGSR_Bits.PEVT */
#define IFX_CPU_DBGSR_PEVT_LEN (1u)

/** \brief Mask for Ifx_CPU_DBGSR_Bits.PEVT */
#define IFX_CPU_DBGSR_PEVT_MSK (0x1u)

/** \brief Offset for Ifx_CPU_DBGSR_Bits.PEVT */
#define IFX_CPU_DBGSR_PEVT_OFF (7u)

/** \brief Length for Ifx_CPU_DBGSR_Bits.EVTSRC */
#define IFX_CPU_DBGSR_EVTSRC_LEN (5u)

/** \brief Mask for Ifx_CPU_DBGSR_Bits.EVTSRC */
#define IFX_CPU_DBGSR_EVTSRC_MSK (0x1fu)

/** \brief Offset for Ifx_CPU_DBGSR_Bits.EVTSRC */
#define IFX_CPU_DBGSR_EVTSRC_OFF (8u)

/** \brief Length for Ifx_CPU_DBGSR_Bits.EVTVMN */
#define IFX_CPU_DBGSR_EVTVMN_LEN (3u)

/** \brief Mask for Ifx_CPU_DBGSR_Bits.EVTVMN */
#define IFX_CPU_DBGSR_EVTVMN_MSK (0x7u)

/** \brief Offset for Ifx_CPU_DBGSR_Bits.EVTVMN */
#define IFX_CPU_DBGSR_EVTVMN_OFF (16u)

/** \brief Length for Ifx_CPU_CR_SW_EX_EVT_Bits.EN */
#define IFX_CPU_CR_SW_EX_EVT_EN_LEN (1u)

/** \brief Mask for Ifx_CPU_CR_SW_EX_EVT_Bits.EN */
#define IFX_CPU_CR_SW_EX_EVT_EN_MSK (0x1u)

/** \brief Offset for Ifx_CPU_CR_SW_EX_EVT_Bits.EN */
#define IFX_CPU_CR_SW_EX_EVT_EN_OFF (0u)

/** \brief Length for Ifx_CPU_CR_SW_EX_EVT_Bits.BBM */
#define IFX_CPU_CR_SW_EX_EVT_BBM_LEN (1u)

/** \brief Mask for Ifx_CPU_CR_SW_EX_EVT_Bits.BBM */
#define IFX_CPU_CR_SW_EX_EVT_BBM_MSK (0x1u)

/** \brief Offset for Ifx_CPU_CR_SW_EX_EVT_Bits.BBM */
#define IFX_CPU_CR_SW_EX_EVT_BBM_OFF (3u)

/** \brief Length for Ifx_CPU_CR_SW_EX_EVT_Bits.CNT */
#define IFX_CPU_CR_SW_EX_EVT_CNT_LEN (2u)

/** \brief Mask for Ifx_CPU_CR_SW_EX_EVT_Bits.CNT */
#define IFX_CPU_CR_SW_EX_EVT_CNT_MSK (0x3u)

/** \brief Offset for Ifx_CPU_CR_SW_EX_EVT_Bits.CNT */
#define IFX_CPU_CR_SW_EX_EVT_CNT_OFF (6u)

/** \brief Length for Ifx_CPU_DBGACT_Bits.EVTA */
#define IFX_CPU_DBGACT_EVTA_LEN (3u)

/** \brief Mask for Ifx_CPU_DBGACT_Bits.EVTA */
#define IFX_CPU_DBGACT_EVTA_MSK (0x7u)

/** \brief Offset for Ifx_CPU_DBGACT_Bits.EVTA */
#define IFX_CPU_DBGACT_EVTA_OFF (0u)

/** \brief Length for Ifx_CPU_DBGACT_Bits.BOD */
#define IFX_CPU_DBGACT_BOD_LEN (1u)

/** \brief Mask for Ifx_CPU_DBGACT_Bits.BOD */
#define IFX_CPU_DBGACT_BOD_MSK (0x1u)

/** \brief Offset for Ifx_CPU_DBGACT_Bits.BOD */
#define IFX_CPU_DBGACT_BOD_OFF (3u)

/** \brief Length for Ifx_CPU_DBGACT_Bits.SUSP */
#define IFX_CPU_DBGACT_SUSP_LEN (1u)

/** \brief Mask for Ifx_CPU_DBGACT_Bits.SUSP */
#define IFX_CPU_DBGACT_SUSP_MSK (0x1u)

/** \brief Offset for Ifx_CPU_DBGACT_Bits.SUSP */
#define IFX_CPU_DBGACT_SUSP_OFF (4u)

/** \brief Length for Ifx_CPU_TRIG_ACC_Bits.T0 */
#define IFX_CPU_TRIG_ACC_T0_LEN (1u)

/** \brief Mask for Ifx_CPU_TRIG_ACC_Bits.T0 */
#define IFX_CPU_TRIG_ACC_T0_MSK (0x1u)

/** \brief Offset for Ifx_CPU_TRIG_ACC_Bits.T0 */
#define IFX_CPU_TRIG_ACC_T0_OFF (0u)

/** \brief Length for Ifx_CPU_TRIG_ACC_Bits.T1 */
#define IFX_CPU_TRIG_ACC_T1_LEN (1u)

/** \brief Mask for Ifx_CPU_TRIG_ACC_Bits.T1 */
#define IFX_CPU_TRIG_ACC_T1_MSK (0x1u)

/** \brief Offset for Ifx_CPU_TRIG_ACC_Bits.T1 */
#define IFX_CPU_TRIG_ACC_T1_OFF (1u)

/** \brief Length for Ifx_CPU_TRIG_ACC_Bits.T2 */
#define IFX_CPU_TRIG_ACC_T2_LEN (1u)

/** \brief Mask for Ifx_CPU_TRIG_ACC_Bits.T2 */
#define IFX_CPU_TRIG_ACC_T2_MSK (0x1u)

/** \brief Offset for Ifx_CPU_TRIG_ACC_Bits.T2 */
#define IFX_CPU_TRIG_ACC_T2_OFF (2u)

/** \brief Length for Ifx_CPU_TRIG_ACC_Bits.T3 */
#define IFX_CPU_TRIG_ACC_T3_LEN (1u)

/** \brief Mask for Ifx_CPU_TRIG_ACC_Bits.T3 */
#define IFX_CPU_TRIG_ACC_T3_MSK (0x1u)

/** \brief Offset for Ifx_CPU_TRIG_ACC_Bits.T3 */
#define IFX_CPU_TRIG_ACC_T3_OFF (3u)

/** \brief Length for Ifx_CPU_TRIG_ACC_Bits.T4 */
#define IFX_CPU_TRIG_ACC_T4_LEN (1u)

/** \brief Mask for Ifx_CPU_TRIG_ACC_Bits.T4 */
#define IFX_CPU_TRIG_ACC_T4_MSK (0x1u)

/** \brief Offset for Ifx_CPU_TRIG_ACC_Bits.T4 */
#define IFX_CPU_TRIG_ACC_T4_OFF (4u)

/** \brief Length for Ifx_CPU_TRIG_ACC_Bits.T5 */
#define IFX_CPU_TRIG_ACC_T5_LEN (1u)

/** \brief Mask for Ifx_CPU_TRIG_ACC_Bits.T5 */
#define IFX_CPU_TRIG_ACC_T5_MSK (0x1u)

/** \brief Offset for Ifx_CPU_TRIG_ACC_Bits.T5 */
#define IFX_CPU_TRIG_ACC_T5_OFF (5u)

/** \brief Length for Ifx_CPU_TRIG_ACC_Bits.T6 */
#define IFX_CPU_TRIG_ACC_T6_LEN (1u)

/** \brief Mask for Ifx_CPU_TRIG_ACC_Bits.T6 */
#define IFX_CPU_TRIG_ACC_T6_MSK (0x1u)

/** \brief Offset for Ifx_CPU_TRIG_ACC_Bits.T6 */
#define IFX_CPU_TRIG_ACC_T6_OFF (6u)

/** \brief Length for Ifx_CPU_TRIG_ACC_Bits.T7 */
#define IFX_CPU_TRIG_ACC_T7_LEN (1u)

/** \brief Mask for Ifx_CPU_TRIG_ACC_Bits.T7 */
#define IFX_CPU_TRIG_ACC_T7_MSK (0x1u)

/** \brief Offset for Ifx_CPU_TRIG_ACC_Bits.T7 */
#define IFX_CPU_TRIG_ACC_T7_OFF (7u)

/** \brief Length for Ifx_CPU_DMS_Bits.DMSValue */
#define IFX_CPU_DMS_DMSVALUE_LEN (31u)

/** \brief Mask for Ifx_CPU_DMS_Bits.DMSValue */
#define IFX_CPU_DMS_DMSVALUE_MSK (0x7fffffffu)

/** \brief Offset for Ifx_CPU_DMS_Bits.DMSValue */
#define IFX_CPU_DMS_DMSVALUE_OFF (1u)

/** \brief Length for Ifx_CPU_DCX_Bits.DCXValue */
#define IFX_CPU_DCX_DCXVALUE_LEN (26u)

/** \brief Mask for Ifx_CPU_DCX_Bits.DCXValue */
#define IFX_CPU_DCX_DCXVALUE_MSK (0x3ffffffu)

/** \brief Offset for Ifx_CPU_DCX_Bits.DCXValue */
#define IFX_CPU_DCX_DCXVALUE_OFF (6u)

/** \brief Length for Ifx_CPU_DBGTCR_Bits.DTA */
#define IFX_CPU_DBGTCR_DTA_LEN (1u)

/** \brief Mask for Ifx_CPU_DBGTCR_Bits.DTA */
#define IFX_CPU_DBGTCR_DTA_MSK (0x1u)

/** \brief Offset for Ifx_CPU_DBGTCR_Bits.DTA */
#define IFX_CPU_DBGTCR_DTA_OFF (0u)

/** \brief Length for Ifx_CPU_DBGCFG_Bits.TC */
#define IFX_CPU_DBGCFG_TC_LEN (1u)

/** \brief Mask for Ifx_CPU_DBGCFG_Bits.TC */
#define IFX_CPU_DBGCFG_TC_MSK (0x1u)

/** \brief Offset for Ifx_CPU_DBGCFG_Bits.TC */
#define IFX_CPU_DBGCFG_TC_OFF (0u)

/** \brief Length for Ifx_CPU_DBGCFG_Bits.TCP */
#define IFX_CPU_DBGCFG_TCP_LEN (1u)

/** \brief Mask for Ifx_CPU_DBGCFG_Bits.TCP */
#define IFX_CPU_DBGCFG_TCP_MSK (0x1u)

/** \brief Offset for Ifx_CPU_DBGCFG_Bits.TCP */
#define IFX_CPU_DBGCFG_TCP_OFF (1u)

/** \brief Length for Ifx_CPU_DBGCFG_Bits.EN */
#define IFX_CPU_DBGCFG_EN_LEN (1u)

/** \brief Mask for Ifx_CPU_DBGCFG_Bits.EN */
#define IFX_CPU_DBGCFG_EN_MSK (0x1u)

/** \brief Offset for Ifx_CPU_DBGCFG_Bits.EN */
#define IFX_CPU_DBGCFG_EN_OFF (15u)

/** \brief Length for Ifx_CPU_DBGCFG_Bits.VM0 */
#define IFX_CPU_DBGCFG_VM0_LEN (1u)

/** \brief Mask for Ifx_CPU_DBGCFG_Bits.VM0 */
#define IFX_CPU_DBGCFG_VM0_MSK (0x1u)

/** \brief Offset for Ifx_CPU_DBGCFG_Bits.VM0 */
#define IFX_CPU_DBGCFG_VM0_OFF (16u)

/** \brief Length for Ifx_CPU_DBGCFG_Bits.VM1 */
#define IFX_CPU_DBGCFG_VM1_LEN (1u)

/** \brief Mask for Ifx_CPU_DBGCFG_Bits.VM1 */
#define IFX_CPU_DBGCFG_VM1_MSK (0x1u)

/** \brief Offset for Ifx_CPU_DBGCFG_Bits.VM1 */
#define IFX_CPU_DBGCFG_VM1_OFF (17u)

/** \brief Length for Ifx_CPU_DBGCFG_Bits.VM2 */
#define IFX_CPU_DBGCFG_VM2_LEN (1u)

/** \brief Mask for Ifx_CPU_DBGCFG_Bits.VM2 */
#define IFX_CPU_DBGCFG_VM2_MSK (0x1u)

/** \brief Offset for Ifx_CPU_DBGCFG_Bits.VM2 */
#define IFX_CPU_DBGCFG_VM2_OFF (18u)

/** \brief Length for Ifx_CPU_DBGCFG_Bits.VM3 */
#define IFX_CPU_DBGCFG_VM3_LEN (1u)

/** \brief Mask for Ifx_CPU_DBGCFG_Bits.VM3 */
#define IFX_CPU_DBGCFG_VM3_MSK (0x1u)

/** \brief Offset for Ifx_CPU_DBGCFG_Bits.VM3 */
#define IFX_CPU_DBGCFG_VM3_OFF (19u)

/** \brief Length for Ifx_CPU_DBGCFG_Bits.VM4 */
#define IFX_CPU_DBGCFG_VM4_LEN (1u)

/** \brief Mask for Ifx_CPU_DBGCFG_Bits.VM4 */
#define IFX_CPU_DBGCFG_VM4_MSK (0x1u)

/** \brief Offset for Ifx_CPU_DBGCFG_Bits.VM4 */
#define IFX_CPU_DBGCFG_VM4_OFF (20u)

/** \brief Length for Ifx_CPU_DBGCFG_Bits.VM5 */
#define IFX_CPU_DBGCFG_VM5_LEN (1u)

/** \brief Mask for Ifx_CPU_DBGCFG_Bits.VM5 */
#define IFX_CPU_DBGCFG_VM5_MSK (0x1u)

/** \brief Offset for Ifx_CPU_DBGCFG_Bits.VM5 */
#define IFX_CPU_DBGCFG_VM5_OFF (21u)

/** \brief Length for Ifx_CPU_DBGCFG_Bits.VM6 */
#define IFX_CPU_DBGCFG_VM6_LEN (1u)

/** \brief Mask for Ifx_CPU_DBGCFG_Bits.VM6 */
#define IFX_CPU_DBGCFG_VM6_MSK (0x1u)

/** \brief Offset for Ifx_CPU_DBGCFG_Bits.VM6 */
#define IFX_CPU_DBGCFG_VM6_OFF (22u)

/** \brief Length for Ifx_CPU_DBGCFG_Bits.VM7 */
#define IFX_CPU_DBGCFG_VM7_LEN (1u)

/** \brief Mask for Ifx_CPU_DBGCFG_Bits.VM7 */
#define IFX_CPU_DBGCFG_VM7_MSK (0x1u)

/** \brief Offset for Ifx_CPU_DBGCFG_Bits.VM7 */
#define IFX_CPU_DBGCFG_VM7_OFF (23u)

/** \brief Length for Ifx_CPU_TRCCFG_Bits.TC */
#define IFX_CPU_TRCCFG_TC_LEN (1u)

/** \brief Mask for Ifx_CPU_TRCCFG_Bits.TC */
#define IFX_CPU_TRCCFG_TC_MSK (0x1u)

/** \brief Offset for Ifx_CPU_TRCCFG_Bits.TC */
#define IFX_CPU_TRCCFG_TC_OFF (0u)

/** \brief Length for Ifx_CPU_TRCCFG_Bits.TCP */
#define IFX_CPU_TRCCFG_TCP_LEN (1u)

/** \brief Mask for Ifx_CPU_TRCCFG_Bits.TCP */
#define IFX_CPU_TRCCFG_TCP_MSK (0x1u)

/** \brief Offset for Ifx_CPU_TRCCFG_Bits.TCP */
#define IFX_CPU_TRCCFG_TCP_OFF (1u)

/** \brief Length for Ifx_CPU_TRCCFG_Bits.EN */
#define IFX_CPU_TRCCFG_EN_LEN (1u)

/** \brief Mask for Ifx_CPU_TRCCFG_Bits.EN */
#define IFX_CPU_TRCCFG_EN_MSK (0x1u)

/** \brief Offset for Ifx_CPU_TRCCFG_Bits.EN */
#define IFX_CPU_TRCCFG_EN_OFF (15u)

/** \brief Length for Ifx_CPU_TRCCFG_Bits.VM0 */
#define IFX_CPU_TRCCFG_VM0_LEN (1u)

/** \brief Mask for Ifx_CPU_TRCCFG_Bits.VM0 */
#define IFX_CPU_TRCCFG_VM0_MSK (0x1u)

/** \brief Offset for Ifx_CPU_TRCCFG_Bits.VM0 */
#define IFX_CPU_TRCCFG_VM0_OFF (16u)

/** \brief Length for Ifx_CPU_TRCCFG_Bits.VM1 */
#define IFX_CPU_TRCCFG_VM1_LEN (1u)

/** \brief Mask for Ifx_CPU_TRCCFG_Bits.VM1 */
#define IFX_CPU_TRCCFG_VM1_MSK (0x1u)

/** \brief Offset for Ifx_CPU_TRCCFG_Bits.VM1 */
#define IFX_CPU_TRCCFG_VM1_OFF (17u)

/** \brief Length for Ifx_CPU_TRCCFG_Bits.VM2 */
#define IFX_CPU_TRCCFG_VM2_LEN (1u)

/** \brief Mask for Ifx_CPU_TRCCFG_Bits.VM2 */
#define IFX_CPU_TRCCFG_VM2_MSK (0x1u)

/** \brief Offset for Ifx_CPU_TRCCFG_Bits.VM2 */
#define IFX_CPU_TRCCFG_VM2_OFF (18u)

/** \brief Length for Ifx_CPU_TRCCFG_Bits.VM3 */
#define IFX_CPU_TRCCFG_VM3_LEN (1u)

/** \brief Mask for Ifx_CPU_TRCCFG_Bits.VM3 */
#define IFX_CPU_TRCCFG_VM3_MSK (0x1u)

/** \brief Offset for Ifx_CPU_TRCCFG_Bits.VM3 */
#define IFX_CPU_TRCCFG_VM3_OFF (19u)

/** \brief Length for Ifx_CPU_TRCCFG_Bits.VM4 */
#define IFX_CPU_TRCCFG_VM4_LEN (1u)

/** \brief Mask for Ifx_CPU_TRCCFG_Bits.VM4 */
#define IFX_CPU_TRCCFG_VM4_MSK (0x1u)

/** \brief Offset for Ifx_CPU_TRCCFG_Bits.VM4 */
#define IFX_CPU_TRCCFG_VM4_OFF (20u)

/** \brief Length for Ifx_CPU_TRCCFG_Bits.VM5 */
#define IFX_CPU_TRCCFG_VM5_LEN (1u)

/** \brief Mask for Ifx_CPU_TRCCFG_Bits.VM5 */
#define IFX_CPU_TRCCFG_VM5_MSK (0x1u)

/** \brief Offset for Ifx_CPU_TRCCFG_Bits.VM5 */
#define IFX_CPU_TRCCFG_VM5_OFF (21u)

/** \brief Length for Ifx_CPU_TRCCFG_Bits.VM6 */
#define IFX_CPU_TRCCFG_VM6_LEN (1u)

/** \brief Mask for Ifx_CPU_TRCCFG_Bits.VM6 */
#define IFX_CPU_TRCCFG_VM6_MSK (0x1u)

/** \brief Offset for Ifx_CPU_TRCCFG_Bits.VM6 */
#define IFX_CPU_TRCCFG_VM6_OFF (22u)

/** \brief Length for Ifx_CPU_TRCCFG_Bits.VM7 */
#define IFX_CPU_TRCCFG_VM7_LEN (1u)

/** \brief Mask for Ifx_CPU_TRCCFG_Bits.VM7 */
#define IFX_CPU_TRCCFG_VM7_MSK (0x1u)

/** \brief Offset for Ifx_CPU_TRCCFG_Bits.VM7 */
#define IFX_CPU_TRCCFG_VM7_OFF (23u)

/** \brief Length for Ifx_CPU_TRCFILT_Bits.TC */
#define IFX_CPU_TRCFILT_TC_LEN (1u)

/** \brief Mask for Ifx_CPU_TRCFILT_Bits.TC */
#define IFX_CPU_TRCFILT_TC_MSK (0x1u)

/** \brief Offset for Ifx_CPU_TRCFILT_Bits.TC */
#define IFX_CPU_TRCFILT_TC_OFF (0u)

/** \brief Length for Ifx_CPU_TRCFILT_Bits.TCP */
#define IFX_CPU_TRCFILT_TCP_LEN (1u)

/** \brief Mask for Ifx_CPU_TRCFILT_Bits.TCP */
#define IFX_CPU_TRCFILT_TCP_MSK (0x1u)

/** \brief Offset for Ifx_CPU_TRCFILT_Bits.TCP */
#define IFX_CPU_TRCFILT_TCP_OFF (1u)

/** \brief Length for Ifx_CPU_TRCFILT_Bits.SLF */
#define IFX_CPU_TRCFILT_SLF_LEN (2u)

/** \brief Mask for Ifx_CPU_TRCFILT_Bits.SLF */
#define IFX_CPU_TRCFILT_SLF_MSK (0x3u)

/** \brief Offset for Ifx_CPU_TRCFILT_Bits.SLF */
#define IFX_CPU_TRCFILT_SLF_OFF (4u)

/** \brief Length for Ifx_CPU_TRCFILT_Bits.AA */
#define IFX_CPU_TRCFILT_AA_LEN (1u)

/** \brief Mask for Ifx_CPU_TRCFILT_Bits.AA */
#define IFX_CPU_TRCFILT_AA_MSK (0x1u)

/** \brief Offset for Ifx_CPU_TRCFILT_Bits.AA */
#define IFX_CPU_TRCFILT_AA_OFF (7u)

/** \brief Length for Ifx_CPU_TRCFILT_Bits.CSA */
#define IFX_CPU_TRCFILT_CSA_LEN (1u)

/** \brief Mask for Ifx_CPU_TRCFILT_Bits.CSA */
#define IFX_CPU_TRCFILT_CSA_MSK (0x1u)

/** \brief Offset for Ifx_CPU_TRCFILT_Bits.CSA */
#define IFX_CPU_TRCFILT_CSA_OFF (8u)

/** \brief Length for Ifx_CPU_TRCFILT_Bits.A0 */
#define IFX_CPU_TRCFILT_A0_LEN (1u)

/** \brief Mask for Ifx_CPU_TRCFILT_Bits.A0 */
#define IFX_CPU_TRCFILT_A0_MSK (0x1u)

/** \brief Offset for Ifx_CPU_TRCFILT_Bits.A0 */
#define IFX_CPU_TRCFILT_A0_OFF (16u)

/** \brief Length for Ifx_CPU_TRCFILT_Bits.A1 */
#define IFX_CPU_TRCFILT_A1_LEN (1u)

/** \brief Mask for Ifx_CPU_TRCFILT_Bits.A1 */
#define IFX_CPU_TRCFILT_A1_MSK (0x1u)

/** \brief Offset for Ifx_CPU_TRCFILT_Bits.A1 */
#define IFX_CPU_TRCFILT_A1_OFF (17u)

/** \brief Length for Ifx_CPU_TRCFILT_Bits.A2 */
#define IFX_CPU_TRCFILT_A2_LEN (1u)

/** \brief Mask for Ifx_CPU_TRCFILT_Bits.A2 */
#define IFX_CPU_TRCFILT_A2_MSK (0x1u)

/** \brief Offset for Ifx_CPU_TRCFILT_Bits.A2 */
#define IFX_CPU_TRCFILT_A2_OFF (18u)

/** \brief Length for Ifx_CPU_TRCFILT_Bits.A3 */
#define IFX_CPU_TRCFILT_A3_LEN (1u)

/** \brief Mask for Ifx_CPU_TRCFILT_Bits.A3 */
#define IFX_CPU_TRCFILT_A3_MSK (0x1u)

/** \brief Offset for Ifx_CPU_TRCFILT_Bits.A3 */
#define IFX_CPU_TRCFILT_A3_OFF (19u)

/** \brief Length for Ifx_CPU_TRCFILT_Bits.A4 */
#define IFX_CPU_TRCFILT_A4_LEN (1u)

/** \brief Mask for Ifx_CPU_TRCFILT_Bits.A4 */
#define IFX_CPU_TRCFILT_A4_MSK (0x1u)

/** \brief Offset for Ifx_CPU_TRCFILT_Bits.A4 */
#define IFX_CPU_TRCFILT_A4_OFF (20u)

/** \brief Length for Ifx_CPU_TRCFILT_Bits.A5 */
#define IFX_CPU_TRCFILT_A5_LEN (1u)

/** \brief Mask for Ifx_CPU_TRCFILT_Bits.A5 */
#define IFX_CPU_TRCFILT_A5_MSK (0x1u)

/** \brief Offset for Ifx_CPU_TRCFILT_Bits.A5 */
#define IFX_CPU_TRCFILT_A5_OFF (21u)

/** \brief Length for Ifx_CPU_TRCFILT_Bits.A6 */
#define IFX_CPU_TRCFILT_A6_LEN (1u)

/** \brief Mask for Ifx_CPU_TRCFILT_Bits.A6 */
#define IFX_CPU_TRCFILT_A6_MSK (0x1u)

/** \brief Offset for Ifx_CPU_TRCFILT_Bits.A6 */
#define IFX_CPU_TRCFILT_A6_OFF (22u)

/** \brief Length for Ifx_CPU_TRCFILT_Bits.A7 */
#define IFX_CPU_TRCFILT_A7_LEN (1u)

/** \brief Mask for Ifx_CPU_TRCFILT_Bits.A7 */
#define IFX_CPU_TRCFILT_A7_MSK (0x1u)

/** \brief Offset for Ifx_CPU_TRCFILT_Bits.A7 */
#define IFX_CPU_TRCFILT_A7_OFF (23u)

/** \brief Length for Ifx_CPU_TRCFILT_Bits.A8 */
#define IFX_CPU_TRCFILT_A8_LEN (1u)

/** \brief Mask for Ifx_CPU_TRCFILT_Bits.A8 */
#define IFX_CPU_TRCFILT_A8_MSK (0x1u)

/** \brief Offset for Ifx_CPU_TRCFILT_Bits.A8 */
#define IFX_CPU_TRCFILT_A8_OFF (24u)

/** \brief Length for Ifx_CPU_TRCFILT_Bits.A9 */
#define IFX_CPU_TRCFILT_A9_LEN (1u)

/** \brief Mask for Ifx_CPU_TRCFILT_Bits.A9 */
#define IFX_CPU_TRCFILT_A9_MSK (0x1u)

/** \brief Offset for Ifx_CPU_TRCFILT_Bits.A9 */
#define IFX_CPU_TRCFILT_A9_OFF (25u)

/** \brief Length for Ifx_CPU_TRCFILT_Bits.A10 */
#define IFX_CPU_TRCFILT_A10_LEN (1u)

/** \brief Mask for Ifx_CPU_TRCFILT_Bits.A10 */
#define IFX_CPU_TRCFILT_A10_MSK (0x1u)

/** \brief Offset for Ifx_CPU_TRCFILT_Bits.A10 */
#define IFX_CPU_TRCFILT_A10_OFF (26u)

/** \brief Length for Ifx_CPU_TRCFILT_Bits.A11 */
#define IFX_CPU_TRCFILT_A11_LEN (1u)

/** \brief Mask for Ifx_CPU_TRCFILT_Bits.A11 */
#define IFX_CPU_TRCFILT_A11_MSK (0x1u)

/** \brief Offset for Ifx_CPU_TRCFILT_Bits.A11 */
#define IFX_CPU_TRCFILT_A11_OFF (27u)

/** \brief Length for Ifx_CPU_TRCFILT_Bits.A12 */
#define IFX_CPU_TRCFILT_A12_LEN (1u)

/** \brief Mask for Ifx_CPU_TRCFILT_Bits.A12 */
#define IFX_CPU_TRCFILT_A12_MSK (0x1u)

/** \brief Offset for Ifx_CPU_TRCFILT_Bits.A12 */
#define IFX_CPU_TRCFILT_A12_OFF (28u)

/** \brief Length for Ifx_CPU_TRCFILT_Bits.A13 */
#define IFX_CPU_TRCFILT_A13_LEN (1u)

/** \brief Mask for Ifx_CPU_TRCFILT_Bits.A13 */
#define IFX_CPU_TRCFILT_A13_MSK (0x1u)

/** \brief Offset for Ifx_CPU_TRCFILT_Bits.A13 */
#define IFX_CPU_TRCFILT_A13_OFF (29u)

/** \brief Length for Ifx_CPU_TRCFILT_Bits.A14 */
#define IFX_CPU_TRCFILT_A14_LEN (1u)

/** \brief Mask for Ifx_CPU_TRCFILT_Bits.A14 */
#define IFX_CPU_TRCFILT_A14_MSK (0x1u)

/** \brief Offset for Ifx_CPU_TRCFILT_Bits.A14 */
#define IFX_CPU_TRCFILT_A14_OFF (30u)

/** \brief Length for Ifx_CPU_TRCFILT_Bits.A15 */
#define IFX_CPU_TRCFILT_A15_LEN (1u)

/** \brief Mask for Ifx_CPU_TRCFILT_Bits.A15 */
#define IFX_CPU_TRCFILT_A15_MSK (0x1u)

/** \brief Offset for Ifx_CPU_TRCFILT_Bits.A15 */
#define IFX_CPU_TRCFILT_A15_OFF (31u)

/** \brief Length for Ifx_CPU_TRCLIM_Bits.TC */
#define IFX_CPU_TRCLIM_TC_LEN (1u)

/** \brief Mask for Ifx_CPU_TRCLIM_Bits.TC */
#define IFX_CPU_TRCLIM_TC_MSK (0x1u)

/** \brief Offset for Ifx_CPU_TRCLIM_Bits.TC */
#define IFX_CPU_TRCLIM_TC_OFF (0u)

/** \brief Length for Ifx_CPU_TRCLIM_Bits.TCP */
#define IFX_CPU_TRCLIM_TCP_LEN (1u)

/** \brief Mask for Ifx_CPU_TRCLIM_Bits.TCP */
#define IFX_CPU_TRCLIM_TCP_MSK (0x1u)

/** \brief Offset for Ifx_CPU_TRCLIM_Bits.TCP */
#define IFX_CPU_TRCLIM_TCP_OFF (1u)

/** \brief Length for Ifx_CPU_TRCLIM_Bits.STALL */
#define IFX_CPU_TRCLIM_STALL_LEN (4u)

/** \brief Mask for Ifx_CPU_TRCLIM_Bits.STALL */
#define IFX_CPU_TRCLIM_STALL_MSK (0xfu)

/** \brief Offset for Ifx_CPU_TRCLIM_Bits.STALL */
#define IFX_CPU_TRCLIM_STALL_OFF (4u)

/** \brief Length for Ifx_CPU_TRCLIM_Bits.DEPTH */
#define IFX_CPU_TRCLIM_DEPTH_LEN (3u)

/** \brief Mask for Ifx_CPU_TRCLIM_Bits.DEPTH */
#define IFX_CPU_TRCLIM_DEPTH_MSK (0x7u)

/** \brief Offset for Ifx_CPU_TRCLIM_Bits.DEPTH */
#define IFX_CPU_TRCLIM_DEPTH_OFF (8u)

/** \brief Length for Ifx_CPU_TS16P_TC_CTRL0_Bits.TGS */
#define IFX_CPU_TS16P_TC_CTRL0_TGS_LEN (2u)

/** \brief Mask for Ifx_CPU_TS16P_TC_CTRL0_Bits.TGS */
#define IFX_CPU_TS16P_TC_CTRL0_TGS_MSK (0x3u)

/** \brief Offset for Ifx_CPU_TS16P_TC_CTRL0_Bits.TGS */
#define IFX_CPU_TS16P_TC_CTRL0_TGS_OFF (0u)

/** \brief Length for Ifx_CPU_TS16P_TC_CTRL0_Bits.TGB */
#define IFX_CPU_TS16P_TC_CTRL0_TGB_LEN (1u)

/** \brief Mask for Ifx_CPU_TS16P_TC_CTRL0_Bits.TGB */
#define IFX_CPU_TS16P_TC_CTRL0_TGB_MSK (0x1u)

/** \brief Offset for Ifx_CPU_TS16P_TC_CTRL0_Bits.TGB */
#define IFX_CPU_TS16P_TC_CTRL0_TGB_OFF (2u)

/** \brief Length for Ifx_CPU_TS16P_TC_CTRL0_Bits.VM0 */
#define IFX_CPU_TS16P_TC_CTRL0_VM0_LEN (3u)

/** \brief Mask for Ifx_CPU_TS16P_TC_CTRL0_Bits.VM0 */
#define IFX_CPU_TS16P_TC_CTRL0_VM0_MSK (0x7u)

/** \brief Offset for Ifx_CPU_TS16P_TC_CTRL0_Bits.VM0 */
#define IFX_CPU_TS16P_TC_CTRL0_VM0_OFF (16u)

/** \brief Length for Ifx_CPU_TS16P_TC_CTRL0_Bits.VMEN0 */
#define IFX_CPU_TS16P_TC_CTRL0_VMEN0_LEN (1u)

/** \brief Mask for Ifx_CPU_TS16P_TC_CTRL0_Bits.VMEN0 */
#define IFX_CPU_TS16P_TC_CTRL0_VMEN0_MSK (0x1u)

/** \brief Offset for Ifx_CPU_TS16P_TC_CTRL0_Bits.VMEN0 */
#define IFX_CPU_TS16P_TC_CTRL0_VMEN0_OFF (19u)

/** \brief Length for Ifx_CPU_PCXI_Bits.PCXO */
#define IFX_CPU_PCXI_PCXO_LEN (16u)

/** \brief Mask for Ifx_CPU_PCXI_Bits.PCXO */
#define IFX_CPU_PCXI_PCXO_MSK (0xffffu)

/** \brief Offset for Ifx_CPU_PCXI_Bits.PCXO */
#define IFX_CPU_PCXI_PCXO_OFF (0u)

/** \brief Length for Ifx_CPU_PCXI_Bits.PCXS */
#define IFX_CPU_PCXI_PCXS_LEN (4u)

/** \brief Mask for Ifx_CPU_PCXI_Bits.PCXS */
#define IFX_CPU_PCXI_PCXS_MSK (0xfu)

/** \brief Offset for Ifx_CPU_PCXI_Bits.PCXS */
#define IFX_CPU_PCXI_PCXS_OFF (16u)

/** \brief Length for Ifx_CPU_PCXI_Bits.UL */
#define IFX_CPU_PCXI_UL_LEN (1u)

/** \brief Mask for Ifx_CPU_PCXI_Bits.UL */
#define IFX_CPU_PCXI_UL_MSK (0x1u)

/** \brief Offset for Ifx_CPU_PCXI_Bits.UL */
#define IFX_CPU_PCXI_UL_OFF (20u)

/** \brief Length for Ifx_CPU_PCXI_Bits.PIE */
#define IFX_CPU_PCXI_PIE_LEN (1u)

/** \brief Mask for Ifx_CPU_PCXI_Bits.PIE */
#define IFX_CPU_PCXI_PIE_MSK (0x1u)

/** \brief Offset for Ifx_CPU_PCXI_Bits.PIE */
#define IFX_CPU_PCXI_PIE_OFF (21u)

/** \brief Length for Ifx_CPU_PCXI_Bits.PCPN */
#define IFX_CPU_PCXI_PCPN_LEN (8u)

/** \brief Mask for Ifx_CPU_PCXI_Bits.PCPN */
#define IFX_CPU_PCXI_PCPN_MSK (0xffu)

/** \brief Offset for Ifx_CPU_PCXI_Bits.PCPN */
#define IFX_CPU_PCXI_PCPN_OFF (22u)

/** \brief Length for Ifx_CPU_PSW_Bits.CDC */
#define IFX_CPU_PSW_CDC_LEN (7u)

/** \brief Mask for Ifx_CPU_PSW_Bits.CDC */
#define IFX_CPU_PSW_CDC_MSK (0x7fu)

/** \brief Offset for Ifx_CPU_PSW_Bits.CDC */
#define IFX_CPU_PSW_CDC_OFF (0u)

/** \brief Length for Ifx_CPU_PSW_Bits.CDE */
#define IFX_CPU_PSW_CDE_LEN (1u)

/** \brief Mask for Ifx_CPU_PSW_Bits.CDE */
#define IFX_CPU_PSW_CDE_MSK (0x1u)

/** \brief Offset for Ifx_CPU_PSW_Bits.CDE */
#define IFX_CPU_PSW_CDE_OFF (7u)

/** \brief Length for Ifx_CPU_PSW_Bits.GW */
#define IFX_CPU_PSW_GW_LEN (1u)

/** \brief Mask for Ifx_CPU_PSW_Bits.GW */
#define IFX_CPU_PSW_GW_MSK (0x1u)

/** \brief Offset for Ifx_CPU_PSW_Bits.GW */
#define IFX_CPU_PSW_GW_OFF (8u)

/** \brief Length for Ifx_CPU_PSW_Bits.IS */
#define IFX_CPU_PSW_IS_LEN (1u)

/** \brief Mask for Ifx_CPU_PSW_Bits.IS */
#define IFX_CPU_PSW_IS_MSK (0x1u)

/** \brief Offset for Ifx_CPU_PSW_Bits.IS */
#define IFX_CPU_PSW_IS_OFF (9u)

/** \brief Length for Ifx_CPU_PSW_Bits.IO */
#define IFX_CPU_PSW_IO_LEN (2u)

/** \brief Mask for Ifx_CPU_PSW_Bits.IO */
#define IFX_CPU_PSW_IO_MSK (0x3u)

/** \brief Offset for Ifx_CPU_PSW_Bits.IO */
#define IFX_CPU_PSW_IO_OFF (10u)

/** \brief Length for Ifx_CPU_PSW_Bits.PRS */
#define IFX_CPU_PSW_PRS_LEN (2u)

/** \brief Mask for Ifx_CPU_PSW_Bits.PRS */
#define IFX_CPU_PSW_PRS_MSK (0x3u)

/** \brief Offset for Ifx_CPU_PSW_Bits.PRS */
#define IFX_CPU_PSW_PRS_OFF (12u)

/** \brief Length for Ifx_CPU_PSW_Bits.S */
#define IFX_CPU_PSW_S_LEN (1u)

/** \brief Mask for Ifx_CPU_PSW_Bits.S */
#define IFX_CPU_PSW_S_MSK (0x1u)

/** \brief Offset for Ifx_CPU_PSW_Bits.S */
#define IFX_CPU_PSW_S_OFF (14u)

/** \brief Length for Ifx_CPU_PSW_Bits.PRS2 */
#define IFX_CPU_PSW_PRS2_LEN (1u)

/** \brief Mask for Ifx_CPU_PSW_Bits.PRS2 */
#define IFX_CPU_PSW_PRS2_MSK (0x1u)

/** \brief Offset for Ifx_CPU_PSW_Bits.PRS2 */
#define IFX_CPU_PSW_PRS2_OFF (15u)

/** \brief Length for Ifx_CPU_PSW_Bits.USB */
#define IFX_CPU_PSW_USB_LEN (8u)

/** \brief Mask for Ifx_CPU_PSW_Bits.USB */
#define IFX_CPU_PSW_USB_MSK (0xffu)

/** \brief Offset for Ifx_CPU_PSW_Bits.USB */
#define IFX_CPU_PSW_USB_OFF (24u)

/** \brief Length for Ifx_CPU_PC_Bits.PC */
#define IFX_CPU_PC_PC_LEN (31u)

/** \brief Mask for Ifx_CPU_PC_Bits.PC */
#define IFX_CPU_PC_PC_MSK (0x7fffffffu)

/** \brief Offset for Ifx_CPU_PC_Bits.PC */
#define IFX_CPU_PC_PC_OFF (1u)

/** \brief Length for Ifx_CPU_CORECON_Bits.FCDSF */
#define IFX_CPU_CORECON_FCDSF_LEN (1u)

/** \brief Mask for Ifx_CPU_CORECON_Bits.FCDSF */
#define IFX_CPU_CORECON_FCDSF_MSK (0x1u)

/** \brief Offset for Ifx_CPU_CORECON_Bits.FCDSF */
#define IFX_CPU_CORECON_FCDSF_OFF (0u)

/** \brief Length for Ifx_CPU_CORECON_Bits.PROTEN */
#define IFX_CPU_CORECON_PROTEN_LEN (1u)

/** \brief Mask for Ifx_CPU_CORECON_Bits.PROTEN */
#define IFX_CPU_CORECON_PROTEN_MSK (0x1u)

/** \brief Offset for Ifx_CPU_CORECON_Bits.PROTEN */
#define IFX_CPU_CORECON_PROTEN_OFF (1u)

/** \brief Length for Ifx_CPU_CORECON_Bits.TPROTEN */
#define IFX_CPU_CORECON_TPROTEN_LEN (1u)

/** \brief Mask for Ifx_CPU_CORECON_Bits.TPROTEN */
#define IFX_CPU_CORECON_TPROTEN_MSK (0x1u)

/** \brief Offset for Ifx_CPU_CORECON_Bits.TPROTEN */
#define IFX_CPU_CORECON_TPROTEN_OFF (2u)

/** \brief Length for Ifx_CPU_CORECON_Bits.IS */
#define IFX_CPU_CORECON_IS_LEN (1u)

/** \brief Mask for Ifx_CPU_CORECON_Bits.IS */
#define IFX_CPU_CORECON_IS_MSK (0x1u)

/** \brief Offset for Ifx_CPU_CORECON_Bits.IS */
#define IFX_CPU_CORECON_IS_OFF (3u)

/** \brief Length for Ifx_CPU_CORECON_Bits.TS */
#define IFX_CPU_CORECON_TS_LEN (1u)

/** \brief Mask for Ifx_CPU_CORECON_Bits.TS */
#define IFX_CPU_CORECON_TS_MSK (0x1u)

/** \brief Offset for Ifx_CPU_CORECON_Bits.TS */
#define IFX_CPU_CORECON_TS_OFF (4u)

/** \brief Length for Ifx_CPU_CORECON_Bits.U1_IED */
#define IFX_CPU_CORECON_U1_IED_LEN (1u)

/** \brief Mask for Ifx_CPU_CORECON_Bits.U1_IED */
#define IFX_CPU_CORECON_U1_IED_MSK (0x1u)

/** \brief Offset for Ifx_CPU_CORECON_Bits.U1_IED */
#define IFX_CPU_CORECON_U1_IED_OFF (16u)

/** \brief Length for Ifx_CPU_CORECON_Bits.U1_IOS */
#define IFX_CPU_CORECON_U1_IOS_LEN (1u)

/** \brief Mask for Ifx_CPU_CORECON_Bits.U1_IOS */
#define IFX_CPU_CORECON_U1_IOS_MSK (0x1u)

/** \brief Offset for Ifx_CPU_CORECON_Bits.U1_IOS */
#define IFX_CPU_CORECON_U1_IOS_OFF (17u)

/** \brief Length for Ifx_CPU_CPU_ID_Bits.MOD_REV */
#define IFX_CPU_CPU_ID_MOD_REV_LEN (8u)

/** \brief Mask for Ifx_CPU_CPU_ID_Bits.MOD_REV */
#define IFX_CPU_CPU_ID_MOD_REV_MSK (0xffu)

/** \brief Offset for Ifx_CPU_CPU_ID_Bits.MOD_REV */
#define IFX_CPU_CPU_ID_MOD_REV_OFF (0u)

/** \brief Length for Ifx_CPU_CPU_ID_Bits.MOD_32B */
#define IFX_CPU_CPU_ID_MOD_32B_LEN (8u)

/** \brief Mask for Ifx_CPU_CPU_ID_Bits.MOD_32B */
#define IFX_CPU_CPU_ID_MOD_32B_MSK (0xffu)

/** \brief Offset for Ifx_CPU_CPU_ID_Bits.MOD_32B */
#define IFX_CPU_CPU_ID_MOD_32B_OFF (8u)

/** \brief Length for Ifx_CPU_CPU_ID_Bits.MOD_NUM */
#define IFX_CPU_CPU_ID_MOD_NUM_LEN (16u)

/** \brief Mask for Ifx_CPU_CPU_ID_Bits.MOD_NUM */
#define IFX_CPU_CPU_ID_MOD_NUM_MSK (0xffffu)

/** \brief Offset for Ifx_CPU_CPU_ID_Bits.MOD_NUM */
#define IFX_CPU_CPU_ID_MOD_NUM_OFF (16u)

/** \brief Length for Ifx_CPU_CORE_ID_Bits.CORE_ID */
#define IFX_CPU_CORE_ID_CORE_ID_LEN (3u)

/** \brief Mask for Ifx_CPU_CORE_ID_Bits.CORE_ID */
#define IFX_CPU_CORE_ID_CORE_ID_MSK (0x7u)

/** \brief Offset for Ifx_CPU_CORE_ID_Bits.CORE_ID */
#define IFX_CPU_CORE_ID_CORE_ID_OFF (0u)

/** \brief Length for Ifx_CPU_CORE_ID_Bits.VMN */
#define IFX_CPU_CORE_ID_VMN_LEN (3u)

/** \brief Mask for Ifx_CPU_CORE_ID_Bits.VMN */
#define IFX_CPU_CORE_ID_VMN_MSK (0x7u)

/** \brief Offset for Ifx_CPU_CORE_ID_Bits.VMN */
#define IFX_CPU_CORE_ID_VMN_OFF (8u)

/** \brief Length for Ifx_CPU_BIV_Bits.VSS */
#define IFX_CPU_BIV_VSS_LEN (1u)

/** \brief Mask for Ifx_CPU_BIV_Bits.VSS */
#define IFX_CPU_BIV_VSS_MSK (0x1u)

/** \brief Offset for Ifx_CPU_BIV_Bits.VSS */
#define IFX_CPU_BIV_VSS_OFF (0u)

/** \brief Length for Ifx_CPU_BIV_Bits.BIV */
#define IFX_CPU_BIV_BIV_LEN (31u)

/** \brief Mask for Ifx_CPU_BIV_Bits.BIV */
#define IFX_CPU_BIV_BIV_MSK (0x7fffffffu)

/** \brief Offset for Ifx_CPU_BIV_Bits.BIV */
#define IFX_CPU_BIV_BIV_OFF (1u)

/** \brief Length for Ifx_CPU_BTV_Bits.BTV */
#define IFX_CPU_BTV_BTV_LEN (31u)

/** \brief Mask for Ifx_CPU_BTV_Bits.BTV */
#define IFX_CPU_BTV_BTV_MSK (0x7fffffffu)

/** \brief Offset for Ifx_CPU_BTV_Bits.BTV */
#define IFX_CPU_BTV_BTV_OFF (1u)

/** \brief Length for Ifx_CPU_ISP_Bits.ISP */
#define IFX_CPU_ISP_ISP_LEN (32u)

/** \brief Mask for Ifx_CPU_ISP_Bits.ISP */
#define IFX_CPU_ISP_ISP_MSK (0xffffffffu)

/** \brief Offset for Ifx_CPU_ISP_Bits.ISP */
#define IFX_CPU_ISP_ISP_OFF (0u)

/** \brief Length for Ifx_CPU_ICR_Bits.CCPN */
#define IFX_CPU_ICR_CCPN_LEN (8u)

/** \brief Mask for Ifx_CPU_ICR_Bits.CCPN */
#define IFX_CPU_ICR_CCPN_MSK (0xffu)

/** \brief Offset for Ifx_CPU_ICR_Bits.CCPN */
#define IFX_CPU_ICR_CCPN_OFF (0u)

/** \brief Length for Ifx_CPU_ICR_Bits.IE */
#define IFX_CPU_ICR_IE_LEN (1u)

/** \brief Mask for Ifx_CPU_ICR_Bits.IE */
#define IFX_CPU_ICR_IE_MSK (0x1u)

/** \brief Offset for Ifx_CPU_ICR_Bits.IE */
#define IFX_CPU_ICR_IE_OFF (15u)

/** \brief Length for Ifx_CPU_ICR_Bits.PIPN */
#define IFX_CPU_ICR_PIPN_LEN (8u)

/** \brief Mask for Ifx_CPU_ICR_Bits.PIPN */
#define IFX_CPU_ICR_PIPN_MSK (0xffu)

/** \brief Offset for Ifx_CPU_ICR_Bits.PIPN */
#define IFX_CPU_ICR_PIPN_OFF (16u)

/** \brief Length for Ifx_CPU_PPRS_Bits.PPRS */
#define IFX_CPU_PPRS_PPRS_LEN (3u)

/** \brief Mask for Ifx_CPU_PPRS_Bits.PPRS */
#define IFX_CPU_PPRS_PPRS_MSK (0x7u)

/** \brief Offset for Ifx_CPU_PPRS_Bits.PPRS */
#define IFX_CPU_PPRS_PPRS_OFF (0u)

/** \brief Length for Ifx_CPU_FCX_Bits.FCXO */
#define IFX_CPU_FCX_FCXO_LEN (16u)

/** \brief Mask for Ifx_CPU_FCX_Bits.FCXO */
#define IFX_CPU_FCX_FCXO_MSK (0xffffu)

/** \brief Offset for Ifx_CPU_FCX_Bits.FCXO */
#define IFX_CPU_FCX_FCXO_OFF (0u)

/** \brief Length for Ifx_CPU_FCX_Bits.FCXS */
#define IFX_CPU_FCX_FCXS_LEN (4u)

/** \brief Mask for Ifx_CPU_FCX_Bits.FCXS */
#define IFX_CPU_FCX_FCXS_MSK (0xfu)

/** \brief Offset for Ifx_CPU_FCX_Bits.FCXS */
#define IFX_CPU_FCX_FCXS_OFF (16u)

/** \brief Length for Ifx_CPU_LCX_Bits.LCXO */
#define IFX_CPU_LCX_LCXO_LEN (16u)

/** \brief Mask for Ifx_CPU_LCX_Bits.LCXO */
#define IFX_CPU_LCX_LCXO_MSK (0xffffu)

/** \brief Offset for Ifx_CPU_LCX_Bits.LCXO */
#define IFX_CPU_LCX_LCXO_OFF (0u)

/** \brief Length for Ifx_CPU_LCX_Bits.LCXS */
#define IFX_CPU_LCX_LCXS_LEN (4u)

/** \brief Mask for Ifx_CPU_LCX_Bits.LCXS */
#define IFX_CPU_LCX_LCXS_MSK (0xfu)

/** \brief Offset for Ifx_CPU_LCX_Bits.LCXS */
#define IFX_CPU_LCX_LCXS_OFF (16u)

/** \brief Length for Ifx_CPU_SWID_Bits.PRS */
#define IFX_CPU_SWID_PRS_LEN (3u)

/** \brief Mask for Ifx_CPU_SWID_Bits.PRS */
#define IFX_CPU_SWID_PRS_MSK (0x7u)

/** \brief Offset for Ifx_CPU_SWID_Bits.PRS */
#define IFX_CPU_SWID_PRS_OFF (0u)

/** \brief Length for Ifx_CPU_SWID_Bits.VMN */
#define IFX_CPU_SWID_VMN_LEN (3u)

/** \brief Mask for Ifx_CPU_SWID_Bits.VMN */
#define IFX_CPU_SWID_VMN_MSK (0x7u)

/** \brief Offset for Ifx_CPU_SWID_Bits.VMN */
#define IFX_CPU_SWID_VMN_OFF (3u)

/** \brief Length for Ifx_CPU_SWID_Bits.CORE_ID */
#define IFX_CPU_SWID_CORE_ID_LEN (3u)

/** \brief Mask for Ifx_CPU_SWID_Bits.CORE_ID */
#define IFX_CPU_SWID_CORE_ID_MSK (0x7u)

/** \brief Offset for Ifx_CPU_SWID_Bits.CORE_ID */
#define IFX_CPU_SWID_CORE_ID_OFF (6u)

/** \brief Length for Ifx_CPU_CUS_ID_Bits.CID */
#define IFX_CPU_CUS_ID_CID_LEN (3u)

/** \brief Mask for Ifx_CPU_CUS_ID_Bits.CID */
#define IFX_CPU_CUS_ID_CID_MSK (0x7u)

/** \brief Offset for Ifx_CPU_CUS_ID_Bits.CID */
#define IFX_CPU_CUS_ID_CID_OFF (0u)

/** \brief Length for Ifx_CPU_BOOTCON_Bits.BHALT */
#define IFX_CPU_BOOTCON_BHALT_LEN (1u)

/** \brief Mask for Ifx_CPU_BOOTCON_Bits.BHALT */
#define IFX_CPU_BOOTCON_BHALT_MSK (0x1u)

/** \brief Offset for Ifx_CPU_BOOTCON_Bits.BHALT */
#define IFX_CPU_BOOTCON_BHALT_OFF (0u)

/** \brief Length for Ifx_CPU_LCLCON_Bits.LS */
#define IFX_CPU_LCLCON_LS_LEN (1u)

/** \brief Mask for Ifx_CPU_LCLCON_Bits.LS */
#define IFX_CPU_LCLCON_LS_MSK (0x1u)

/** \brief Offset for Ifx_CPU_LCLCON_Bits.LS */
#define IFX_CPU_LCLCON_LS_OFF (0u)

/** \brief Length for Ifx_CPU_LCLCON_Bits.LSEN */
#define IFX_CPU_LCLCON_LSEN_LEN (1u)

/** \brief Mask for Ifx_CPU_LCLCON_Bits.LSEN */
#define IFX_CPU_LCLCON_LSEN_MSK (0x1u)

/** \brief Offset for Ifx_CPU_LCLCON_Bits.LSEN */
#define IFX_CPU_LCLCON_LSEN_OFF (15u)

/** \brief Length for Ifx_CPU_CCON_Bits.DIV */
#define IFX_CPU_CCON_DIV_LEN (6u)

/** \brief Mask for Ifx_CPU_CCON_Bits.DIV */
#define IFX_CPU_CCON_DIV_MSK (0x3fu)

/** \brief Offset for Ifx_CPU_CCON_Bits.DIV */
#define IFX_CPU_CCON_DIV_OFF (0u)

/** \brief Length for Ifx_CPU_TCCON_Bits.SP_FPU */
#define IFX_CPU_TCCON_SP_FPU_LEN (1u)

/** \brief Mask for Ifx_CPU_TCCON_Bits.SP_FPU */
#define IFX_CPU_TCCON_SP_FPU_MSK (0x1u)

/** \brief Offset for Ifx_CPU_TCCON_Bits.SP_FPU */
#define IFX_CPU_TCCON_SP_FPU_OFF (0u)

/** \brief Length for Ifx_CPU_TCCON_Bits.DP_FPU */
#define IFX_CPU_TCCON_DP_FPU_LEN (1u)

/** \brief Mask for Ifx_CPU_TCCON_Bits.DP_FPU */
#define IFX_CPU_TCCON_DP_FPU_MSK (0x1u)

/** \brief Offset for Ifx_CPU_TCCON_Bits.DP_FPU */
#define IFX_CPU_TCCON_DP_FPU_OFF (1u)

/** \brief Length for Ifx_CPU_TCCON_Bits.OVC */
#define IFX_CPU_TCCON_OVC_LEN (1u)

/** \brief Mask for Ifx_CPU_TCCON_Bits.OVC */
#define IFX_CPU_TCCON_OVC_MSK (0x1u)

/** \brief Offset for Ifx_CPU_TCCON_Bits.OVC */
#define IFX_CPU_TCCON_OVC_OFF (2u)

/** \brief Length for Ifx_CPU_TCCON_Bits.VIRT */
#define IFX_CPU_TCCON_VIRT_LEN (1u)

/** \brief Mask for Ifx_CPU_TCCON_Bits.VIRT */
#define IFX_CPU_TCCON_VIRT_MSK (0x1u)

/** \brief Offset for Ifx_CPU_TCCON_Bits.VIRT */
#define IFX_CPU_TCCON_VIRT_OFF (3u)

/** \brief Length for Ifx_CPU_DREG_Bits.DATA */
#define IFX_CPU_DREG_DATA_LEN (32u)

/** \brief Mask for Ifx_CPU_DREG_Bits.DATA */
#define IFX_CPU_DREG_DATA_MSK (0xffffffffu)

/** \brief Offset for Ifx_CPU_DREG_Bits.DATA */
#define IFX_CPU_DREG_DATA_OFF (0u)

/** \brief Length for Ifx_CPU_AREG_Bits.ADDR */
#define IFX_CPU_AREG_ADDR_LEN (32u)

/** \brief Mask for Ifx_CPU_AREG_Bits.ADDR */
#define IFX_CPU_AREG_ADDR_MSK (0xffffffffu)

/** \brief Offset for Ifx_CPU_AREG_Bits.ADDR */
#define IFX_CPU_AREG_ADDR_OFF (0u)

/** \brief Length for Ifx_CPU_VCON0_Bits.EN */
#define IFX_CPU_VCON0_EN_LEN (1u)

/** \brief Mask for Ifx_CPU_VCON0_Bits.EN */
#define IFX_CPU_VCON0_EN_MSK (0x1u)

/** \brief Offset for Ifx_CPU_VCON0_Bits.EN */
#define IFX_CPU_VCON0_EN_OFF (0u)

/** \brief Length for Ifx_CPU_VCON0_Bits.NMI */
#define IFX_CPU_VCON0_NMI_LEN (1u)

/** \brief Mask for Ifx_CPU_VCON0_Bits.NMI */
#define IFX_CPU_VCON0_NMI_MSK (0x1u)

/** \brief Offset for Ifx_CPU_VCON0_Bits.NMI */
#define IFX_CPU_VCON0_NMI_OFF (1u)

/** \brief Length for Ifx_CPU_VCON1_Bits.CVMN */
#define IFX_CPU_VCON1_CVMN_LEN (3u)

/** \brief Mask for Ifx_CPU_VCON1_Bits.CVMN */
#define IFX_CPU_VCON1_CVMN_MSK (0x7u)

/** \brief Offset for Ifx_CPU_VCON1_Bits.CVMN */
#define IFX_CPU_VCON1_CVMN_OFF (0u)

/** \brief Length for Ifx_CPU_VCON2_Bits.VMN */
#define IFX_CPU_VCON2_VMN_LEN (3u)

/** \brief Mask for Ifx_CPU_VCON2_Bits.VMN */
#define IFX_CPU_VCON2_VMN_MSK (0x7u)

/** \brief Offset for Ifx_CPU_VCON2_Bits.VMN */
#define IFX_CPU_VCON2_VMN_OFF (0u)

/** \brief Length for Ifx_CPU_VCON2_Bits.L2_PRS */
#define IFX_CPU_VCON2_L2_PRS_LEN (3u)

/** \brief Mask for Ifx_CPU_VCON2_Bits.L2_PRS */
#define IFX_CPU_VCON2_L2_PRS_MSK (0x7u)

/** \brief Offset for Ifx_CPU_VCON2_Bits.L2_PRS */
#define IFX_CPU_VCON2_L2_PRS_OFF (8u)

/** \brief Length for Ifx_CPU_BHV_Bits.BHV */
#define IFX_CPU_BHV_BHV_LEN (31u)

/** \brief Mask for Ifx_CPU_BHV_Bits.BHV */
#define IFX_CPU_BHV_BHV_MSK (0x7fffffffu)

/** \brief Offset for Ifx_CPU_BHV_Bits.BHV */
#define IFX_CPU_BHV_BHV_OFF (1u)

/** \brief Length for Ifx_CPU_VMICR_Bits.CCPN */
#define IFX_CPU_VMICR_CCPN_LEN (8u)

/** \brief Mask for Ifx_CPU_VMICR_Bits.CCPN */
#define IFX_CPU_VMICR_CCPN_MSK (0xffu)

/** \brief Offset for Ifx_CPU_VMICR_Bits.CCPN */
#define IFX_CPU_VMICR_CCPN_OFF (0u)

/** \brief Length for Ifx_CPU_VMICR_Bits.IE */
#define IFX_CPU_VMICR_IE_LEN (1u)

/** \brief Mask for Ifx_CPU_VMICR_Bits.IE */
#define IFX_CPU_VMICR_IE_MSK (0x1u)

/** \brief Offset for Ifx_CPU_VMICR_Bits.IE */
#define IFX_CPU_VMICR_IE_OFF (15u)

/** \brief Length for Ifx_CPU_VMICR_Bits.PIPN */
#define IFX_CPU_VMICR_PIPN_LEN (8u)

/** \brief Mask for Ifx_CPU_VMICR_Bits.PIPN */
#define IFX_CPU_VMICR_PIPN_MSK (0xffu)

/** \brief Offset for Ifx_CPU_VMICR_Bits.PIPN */
#define IFX_CPU_VMICR_PIPN_OFF (16u)

/** \brief Length for Ifx_CPU_VMPETHRESH_Bits.PE_THRESH */
#define IFX_CPU_VMPETHRESH_PE_THRESH_LEN (8u)

/** \brief Mask for Ifx_CPU_VMPETHRESH_Bits.PE_THRESH */
#define IFX_CPU_VMPETHRESH_PE_THRESH_MSK (0xffu)

/** \brief Offset for Ifx_CPU_VMPETHRESH_Bits.PE_THRESH */
#define IFX_CPU_VMPETHRESH_PE_THRESH_OFF (0u)

/** \}  */

/******************************************************************************/

/******************************************************************************/

#endif /* IFXCPU_BF_H */
