TimeQuest Timing Analyzer report for PC_AR_RAM
Tue Nov 01 11:21:57 2022
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'T2'
 13. Slow 1200mV 85C Model Setup: 'T4'
 14. Slow 1200mV 85C Model Setup: 'T1'
 15. Slow 1200mV 85C Model Hold: 'T1'
 16. Slow 1200mV 85C Model Hold: 'T4'
 17. Slow 1200mV 85C Model Hold: 'T2'
 18. Slow 1200mV 85C Model Recovery: 'T2'
 19. Slow 1200mV 85C Model Removal: 'T2'
 20. Slow 1200mV 85C Model Metastability Summary
 21. Slow 1200mV 0C Model Fmax Summary
 22. Slow 1200mV 0C Model Setup Summary
 23. Slow 1200mV 0C Model Hold Summary
 24. Slow 1200mV 0C Model Recovery Summary
 25. Slow 1200mV 0C Model Removal Summary
 26. Slow 1200mV 0C Model Minimum Pulse Width Summary
 27. Slow 1200mV 0C Model Setup: 'T2'
 28. Slow 1200mV 0C Model Setup: 'T4'
 29. Slow 1200mV 0C Model Setup: 'T1'
 30. Slow 1200mV 0C Model Hold: 'T1'
 31. Slow 1200mV 0C Model Hold: 'T4'
 32. Slow 1200mV 0C Model Hold: 'T2'
 33. Slow 1200mV 0C Model Recovery: 'T2'
 34. Slow 1200mV 0C Model Removal: 'T2'
 35. Slow 1200mV 0C Model Metastability Summary
 36. Fast 1200mV 0C Model Setup Summary
 37. Fast 1200mV 0C Model Hold Summary
 38. Fast 1200mV 0C Model Recovery Summary
 39. Fast 1200mV 0C Model Removal Summary
 40. Fast 1200mV 0C Model Minimum Pulse Width Summary
 41. Fast 1200mV 0C Model Setup: 'T2'
 42. Fast 1200mV 0C Model Setup: 'T4'
 43. Fast 1200mV 0C Model Setup: 'T1'
 44. Fast 1200mV 0C Model Hold: 'T1'
 45. Fast 1200mV 0C Model Hold: 'T4'
 46. Fast 1200mV 0C Model Hold: 'T2'
 47. Fast 1200mV 0C Model Recovery: 'T2'
 48. Fast 1200mV 0C Model Removal: 'T2'
 49. Fast 1200mV 0C Model Metastability Summary
 50. Multicorner Timing Analysis Summary
 51. Board Trace Model Assignments
 52. Input Transition Times
 53. Signal Integrity Metrics (Slow 1200mv 0c Model)
 54. Signal Integrity Metrics (Slow 1200mv 85c Model)
 55. Signal Integrity Metrics (Fast 1200mv 0c Model)
 56. Setup Transfers
 57. Hold Transfers
 58. Recovery Transfers
 59. Removal Transfers
 60. Report TCCS
 61. Report RSKM
 62. Unconstrained Paths Summary
 63. Clock Status Summary
 64. Unconstrained Input Ports
 65. Unconstrained Output Ports
 66. Unconstrained Input Ports
 67. Unconstrained Output Ports
 68. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                           ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Timing Analyzer       ; TimeQuest                                           ;
; Revision Name         ; PC_AR_RAM                                           ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE6E22C6                                         ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.07        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-16        ;   0.5%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                           ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets  ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------+
; load       ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { load } ;
; T1         ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { T1 }   ;
; T2         ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { T2 }   ;
; T4         ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { T4 }   ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------+


+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                        ;
+------------+-----------------+------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                          ;
+------------+-----------------+------------+---------------------------------------------------------------+
; 298.24 MHz ; 250.0 MHz       ; T2         ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+-------+--------+--------------------+
; Clock ; Slack  ; End Point TNS      ;
+-------+--------+--------------------+
; T2    ; -2.745 ; -17.806            ;
; T4    ; -1.609 ; -11.192            ;
; T1    ; -0.021 ; -0.021             ;
+-------+--------+--------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; T1    ; 0.460 ; 0.000              ;
; T4    ; 0.508 ; 0.000              ;
; T2    ; 0.739 ; 0.000              ;
+-------+-------+--------------------+


+----------------------------------------+
; Slow 1200mV 85C Model Recovery Summary ;
+-------+--------+-----------------------+
; Clock ; Slack  ; End Point TNS         ;
+-------+--------+-----------------------+
; T2    ; -1.268 ; -9.828                ;
+-------+--------+-----------------------+


+---------------------------------------+
; Slow 1200mV 85C Model Removal Summary ;
+-------+-------+-----------------------+
; Clock ; Slack ; End Point TNS         ;
+-------+-------+-----------------------+
; T2    ; 1.019 ; 0.000                 ;
+-------+-------+-----------------------+


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------+--------+----------------------------------+
; Clock ; Slack  ; End Point TNS                    ;
+-------+--------+----------------------------------+
; T2    ; -3.000 ; -11.000                          ;
; T4    ; -3.000 ; -11.000                          ;
; T1    ; -3.000 ; -9.522                           ;
; load  ; -3.000 ; -3.000                           ;
+-------+--------+----------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'T2'                                                                                                                                                                                                                                                              ;
+--------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                              ; To Node                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.745 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[2]~10 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[7] ; load         ; T2          ; 0.500        ; -0.208     ; 3.012      ;
; -2.657 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[1]~9  ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[2] ; load         ; T2          ; 0.500        ; -0.209     ; 2.923      ;
; -2.594 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[1]~9  ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[7] ; load         ; T2          ; 0.500        ; -0.209     ; 2.860      ;
; -2.559 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[4]~12 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[7] ; load         ; T2          ; 0.500        ; -0.203     ; 2.831      ;
; -2.433 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[3]~11 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[7] ; load         ; T2          ; 0.500        ; -0.204     ; 2.704      ;
; -2.394 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[2]~10 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[5] ; load         ; T2          ; 0.500        ; -0.202     ; 2.667      ;
; -2.387 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[6]~14 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[7] ; load         ; T2          ; 0.500        ; -0.206     ; 2.656      ;
; -2.379 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[2]~10 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[4] ; load         ; T2          ; 0.500        ; -0.202     ; 2.652      ;
; -2.355 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[1]~9  ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[4] ; load         ; T2          ; 0.500        ; -0.203     ; 2.627      ;
; -2.353 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[1] ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[2] ; T2           ; T2          ; 1.000        ; -0.064     ; 3.284      ;
; -2.321 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[0]~8  ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[7] ; load         ; T2          ; 0.500        ; -0.182     ; 2.614      ;
; -2.290 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[1] ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[7] ; T2           ; T2          ; 1.000        ; -0.064     ; 3.221      ;
; -2.279 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[2]~10 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[3] ; load         ; T2          ; 0.500        ; -0.202     ; 2.552      ;
; -2.276 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[2]~10 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[2] ; load         ; T2          ; 0.500        ; -0.208     ; 2.543      ;
; -2.257 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[0]~8  ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[2] ; load         ; T2          ; 0.500        ; -0.182     ; 2.550      ;
; -2.237 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[1]~9  ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[5] ; load         ; T2          ; 0.500        ; -0.203     ; 2.509      ;
; -2.226 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[2]~10 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[6] ; load         ; T2          ; 0.500        ; -0.205     ; 2.496      ;
; -2.215 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[2] ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[7] ; T2           ; T2          ; 1.000        ; -0.064     ; 3.146      ;
; -2.208 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[4]~12 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[5] ; load         ; T2          ; 0.500        ; -0.197     ; 2.486      ;
; -2.203 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[1]~9  ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[6] ; load         ; T2          ; 0.500        ; -0.206     ; 2.472      ;
; -2.201 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[5]~13 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[7] ; load         ; T2          ; 0.500        ; -0.204     ; 2.472      ;
; -2.186 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[3]~11 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[4] ; load         ; T2          ; 0.500        ; -0.198     ; 2.463      ;
; -2.132 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[7]~15 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[7] ; load         ; T2          ; 0.500        ; -0.209     ; 2.398      ;
; -2.123 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[1]~9  ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[3] ; load         ; T2          ; 0.500        ; -0.203     ; 2.395      ;
; -2.091 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[0] ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[7] ; T2           ; T2          ; 1.000        ; -0.067     ; 3.019      ;
; -2.082 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[3]~11 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[5] ; load         ; T2          ; 0.500        ; -0.198     ; 2.359      ;
; -2.069 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[0]~8  ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[1] ; load         ; T2          ; 0.500        ; -0.182     ; 2.362      ;
; -2.051 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[1] ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[4] ; T2           ; T2          ; 1.000        ; -0.058     ; 2.988      ;
; -2.040 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[4]~12 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[6] ; load         ; T2          ; 0.500        ; -0.200     ; 2.315      ;
; -2.034 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[3]~11 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[6] ; load         ; T2          ; 0.500        ; -0.201     ; 2.308      ;
; -2.027 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[0] ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[2] ; T2           ; T2          ; 1.000        ; -0.067     ; 2.955      ;
; -1.970 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[0]~8  ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[5] ; load         ; T2          ; 0.500        ; -0.176     ; 2.269      ;
; -1.969 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[1]~9  ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[1] ; load         ; T2          ; 0.500        ; -0.209     ; 2.235      ;
; -1.955 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[0]~8  ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[4] ; load         ; T2          ; 0.500        ; -0.176     ; 2.254      ;
; -1.938 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[1] ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[5] ; T2           ; T2          ; 1.000        ; -0.058     ; 2.875      ;
; -1.910 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[6] ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[7] ; T2           ; T2          ; 1.000        ; -0.067     ; 2.838      ;
; -1.899 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[1] ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[6] ; T2           ; T2          ; 1.000        ; -0.061     ; 2.833      ;
; -1.879 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[4] ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[7] ; T2           ; T2          ; 1.000        ; -0.070     ; 2.804      ;
; -1.864 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[2] ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[5] ; T2           ; T2          ; 1.000        ; -0.058     ; 2.801      ;
; -1.855 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[0]~8  ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[3] ; load         ; T2          ; 0.500        ; -0.176     ; 2.154      ;
; -1.849 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[2] ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[4] ; T2           ; T2          ; 1.000        ; -0.058     ; 2.786      ;
; -1.842 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[7] ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[7] ; T2           ; T2          ; 1.000        ; -0.064     ; 2.773      ;
; -1.839 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[0] ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[1] ; T2           ; T2          ; 1.000        ; -0.067     ; 2.767      ;
; -1.823 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[1] ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[3] ; T2           ; T2          ; 1.000        ; -0.058     ; 2.760      ;
; -1.802 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[0]~8  ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[6] ; load         ; T2          ; 0.500        ; -0.179     ; 2.098      ;
; -1.797 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[5]~13 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[6] ; load         ; T2          ; 0.500        ; -0.201     ; 2.071      ;
; -1.796 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[3] ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[7] ; T2           ; T2          ; 1.000        ; -0.070     ; 2.721      ;
; -1.773 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[2] ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[2] ; T2           ; T2          ; 1.000        ; -0.064     ; 2.704      ;
; -1.769 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[4]~12 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[4] ; load         ; T2          ; 0.500        ; -0.197     ; 2.047      ;
; -1.749 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[2] ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[3] ; T2           ; T2          ; 1.000        ; -0.058     ; 2.686      ;
; -1.740 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[0] ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[5] ; T2           ; T2          ; 1.000        ; -0.061     ; 2.674      ;
; -1.725 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[0] ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[4] ; T2           ; T2          ; 1.000        ; -0.061     ; 2.659      ;
; -1.704 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[1] ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[1] ; T2           ; T2          ; 1.000        ; -0.064     ; 2.635      ;
; -1.696 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[2] ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[6] ; T2           ; T2          ; 1.000        ; -0.061     ; 2.630      ;
; -1.658 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[5] ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[7] ; T2           ; T2          ; 1.000        ; -0.070     ; 2.583      ;
; -1.625 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[0] ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[3] ; T2           ; T2          ; 1.000        ; -0.061     ; 2.559      ;
; -1.619 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[3]~11 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[3] ; load         ; T2          ; 0.500        ; -0.198     ; 1.896      ;
; -1.572 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[0] ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[6] ; T2           ; T2          ; 1.000        ; -0.064     ; 2.503      ;
; -1.557 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[3] ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[4] ; T2           ; T2          ; 1.000        ; -0.064     ; 2.488      ;
; -1.528 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[4] ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[5] ; T2           ; T2          ; 1.000        ; -0.064     ; 2.459      ;
; -1.501 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[5]~13 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[5] ; load         ; T2          ; 0.500        ; -0.198     ; 1.778      ;
; -1.470 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[6]~14 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[6] ; load         ; T2          ; 0.500        ; -0.203     ; 1.742      ;
; -1.439 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[3] ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[5] ; T2           ; T2          ; 1.000        ; -0.064     ; 2.370      ;
; -1.405 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[3] ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[6] ; T2           ; T2          ; 1.000        ; -0.067     ; 2.333      ;
; -1.360 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[4] ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[6] ; T2           ; T2          ; 1.000        ; -0.067     ; 2.288      ;
; -1.267 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[5] ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[6] ; T2           ; T2          ; 1.000        ; -0.067     ; 2.195      ;
; -1.131 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[4] ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[4] ; T2           ; T2          ; 1.000        ; -0.064     ; 2.062      ;
; -1.057 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[0]~8  ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[0] ; load         ; T2          ; 0.500        ; -0.179     ; 1.353      ;
; -0.993 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[6] ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[6] ; T2           ; T2          ; 1.000        ; -0.064     ; 1.924      ;
; -0.951 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[3] ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[3] ; T2           ; T2          ; 1.000        ; -0.064     ; 1.882      ;
; -0.937 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[5] ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[5] ; T2           ; T2          ; 1.000        ; -0.064     ; 1.868      ;
; -0.827 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[0] ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[0] ; T2           ; T2          ; 1.000        ; -0.064     ; 1.758      ;
+--------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'T4'                                                                                                                                                                              ;
+--------+--------------------------------------------------------------------------------------------------------+------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                              ; To Node                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------+------------------------+--------------+-------------+--------------+------------+------------+
; -1.609 ; load                                                                                                   ; PC_AR:inst|273:inst|13 ; load         ; T4          ; 0.500        ; 1.980      ; 4.064      ;
; -1.494 ; load                                                                                                   ; PC_AR:inst|273:inst|12 ; load         ; T4          ; 0.500        ; 1.980      ; 3.949      ;
; -1.491 ; load                                                                                                   ; PC_AR:inst|273:inst|18 ; load         ; T4          ; 0.500        ; 1.980      ; 3.946      ;
; -1.332 ; load                                                                                                   ; PC_AR:inst|273:inst|19 ; load         ; T4          ; 0.500        ; 1.983      ; 3.790      ;
; -1.322 ; load                                                                                                   ; PC_AR:inst|273:inst|14 ; load         ; T4          ; 0.500        ; 1.986      ; 3.783      ;
; -1.322 ; load                                                                                                   ; PC_AR:inst|273:inst|16 ; load         ; T4          ; 0.500        ; 1.986      ; 3.783      ;
; -1.321 ; load                                                                                                   ; PC_AR:inst|273:inst|15 ; load         ; T4          ; 0.500        ; 1.986      ; 3.782      ;
; -1.301 ; load                                                                                                   ; PC_AR:inst|273:inst|17 ; load         ; T4          ; 0.500        ; 1.980      ; 3.756      ;
; -0.871 ; load                                                                                                   ; PC_AR:inst|273:inst|13 ; load         ; T4          ; 1.000        ; 1.980      ; 3.826      ;
; -0.861 ; load                                                                                                   ; PC_AR:inst|273:inst|18 ; load         ; T4          ; 1.000        ; 1.980      ; 3.816      ;
; -0.815 ; load                                                                                                   ; PC_AR:inst|273:inst|12 ; load         ; T4          ; 1.000        ; 1.980      ; 3.770      ;
; -0.674 ; load                                                                                                   ; PC_AR:inst|273:inst|19 ; load         ; T4          ; 1.000        ; 1.983      ; 3.632      ;
; -0.670 ; load                                                                                                   ; PC_AR:inst|273:inst|14 ; load         ; T4          ; 1.000        ; 1.986      ; 3.631      ;
; -0.669 ; load                                                                                                   ; PC_AR:inst|273:inst|15 ; load         ; T4          ; 1.000        ; 1.986      ; 3.630      ;
; -0.669 ; load                                                                                                   ; PC_AR:inst|273:inst|16 ; load         ; T4          ; 1.000        ; 1.986      ; 3.630      ;
; -0.637 ; load                                                                                                   ; PC_AR:inst|273:inst|17 ; load         ; T4          ; 1.000        ; 1.980      ; 3.592      ;
; -0.495 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[7]~15 ; PC_AR:inst|273:inst|12 ; load         ; T4          ; 0.500        ; -0.209     ; 0.761      ;
; -0.419 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[6]~14 ; PC_AR:inst|273:inst|13 ; load         ; T4          ; 0.500        ; -0.206     ; 0.688      ;
; -0.310 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[2]~10 ; PC_AR:inst|273:inst|17 ; load         ; T4          ; 0.500        ; -0.208     ; 0.577      ;
; -0.260 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[7] ; PC_AR:inst|273:inst|12 ; T2           ; T4          ; 1.000        ; -0.076     ; 1.159      ;
; -0.238 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[0] ; PC_AR:inst|273:inst|19 ; T2           ; T4          ; 1.000        ; -0.076     ; 1.137      ;
; -0.200 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[6] ; PC_AR:inst|273:inst|13 ; T2           ; T4          ; 1.000        ; -0.079     ; 1.096      ;
; -0.194 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[4] ; PC_AR:inst|273:inst|15 ; T2           ; T4          ; 1.000        ; -0.076     ; 1.093      ;
; -0.192 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[3] ; PC_AR:inst|273:inst|16 ; T2           ; T4          ; 1.000        ; -0.076     ; 1.091      ;
; -0.186 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[5] ; PC_AR:inst|273:inst|14 ; T2           ; T4          ; 1.000        ; -0.076     ; 1.085      ;
; -0.173 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[5]~13 ; PC_AR:inst|273:inst|14 ; load         ; T4          ; 0.500        ; -0.198     ; 0.450      ;
; -0.171 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[1]~9  ; PC_AR:inst|273:inst|18 ; load         ; T4          ; 0.500        ; -0.209     ; 0.437      ;
; -0.164 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[2] ; PC_AR:inst|273:inst|17 ; T2           ; T4          ; 1.000        ; -0.076     ; 1.063      ;
; -0.157 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[4]~12 ; PC_AR:inst|273:inst|15 ; load         ; T4          ; 0.500        ; -0.197     ; 0.435      ;
; -0.151 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[3]~11 ; PC_AR:inst|273:inst|16 ; load         ; T4          ; 0.500        ; -0.198     ; 0.428      ;
; -0.139 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[0]~8  ; PC_AR:inst|273:inst|19 ; load         ; T4          ; 0.500        ; -0.179     ; 0.435      ;
; -0.094 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[1] ; PC_AR:inst|273:inst|18 ; T2           ; T4          ; 1.000        ; -0.076     ; 0.993      ;
+--------+--------------------------------------------------------------------------------------------------------+------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'T1'                                                                                                                                                                                        ;
+--------+------------------------+------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.021 ; PC_AR:inst|273:inst|18 ; lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_l4a1:auto_generated|ram_block1a0~porta_address_reg0 ; T4           ; T1          ; 1.000        ; 0.247      ; 1.276      ;
; 0.036  ; PC_AR:inst|273:inst|12 ; lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_l4a1:auto_generated|ram_block1a0~porta_address_reg0 ; T4           ; T1          ; 1.000        ; 0.247      ; 1.219      ;
; 0.039  ; PC_AR:inst|273:inst|17 ; lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_l4a1:auto_generated|ram_block1a0~porta_address_reg0 ; T4           ; T1          ; 1.000        ; 0.247      ; 1.216      ;
; 0.050  ; PC_AR:inst|273:inst|13 ; lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_l4a1:auto_generated|ram_block1a0~porta_address_reg0 ; T4           ; T1          ; 1.000        ; 0.247      ; 1.205      ;
; 0.059  ; PC_AR:inst|273:inst|16 ; lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_l4a1:auto_generated|ram_block1a0~porta_address_reg0 ; T4           ; T1          ; 1.000        ; 0.241      ; 1.190      ;
; 0.079  ; PC_AR:inst|273:inst|14 ; lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_l4a1:auto_generated|ram_block1a0~porta_address_reg0 ; T4           ; T1          ; 1.000        ; 0.241      ; 1.170      ;
; 0.090  ; PC_AR:inst|273:inst|15 ; lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_l4a1:auto_generated|ram_block1a0~porta_address_reg0 ; T4           ; T1          ; 1.000        ; 0.241      ; 1.159      ;
; 0.092  ; PC_AR:inst|273:inst|19 ; lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_l4a1:auto_generated|ram_block1a0~porta_address_reg0 ; T4           ; T1          ; 1.000        ; 0.244      ; 1.160      ;
+--------+------------------------+------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'T1'                                                                                                                                                                                        ;
+-------+------------------------+------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.460 ; PC_AR:inst|273:inst|19 ; lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_l4a1:auto_generated|ram_block1a0~porta_address_reg0 ; T4           ; T1          ; 0.000        ; 0.394      ; 1.081      ;
; 0.460 ; PC_AR:inst|273:inst|14 ; lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_l4a1:auto_generated|ram_block1a0~porta_address_reg0 ; T4           ; T1          ; 0.000        ; 0.391      ; 1.078      ;
; 0.462 ; PC_AR:inst|273:inst|15 ; lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_l4a1:auto_generated|ram_block1a0~porta_address_reg0 ; T4           ; T1          ; 0.000        ; 0.391      ; 1.080      ;
; 0.485 ; PC_AR:inst|273:inst|13 ; lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_l4a1:auto_generated|ram_block1a0~porta_address_reg0 ; T4           ; T1          ; 0.000        ; 0.397      ; 1.109      ;
; 0.490 ; PC_AR:inst|273:inst|16 ; lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_l4a1:auto_generated|ram_block1a0~porta_address_reg0 ; T4           ; T1          ; 0.000        ; 0.391      ; 1.108      ;
; 0.492 ; PC_AR:inst|273:inst|17 ; lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_l4a1:auto_generated|ram_block1a0~porta_address_reg0 ; T4           ; T1          ; 0.000        ; 0.397      ; 1.116      ;
; 0.501 ; PC_AR:inst|273:inst|12 ; lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_l4a1:auto_generated|ram_block1a0~porta_address_reg0 ; T4           ; T1          ; 0.000        ; 0.397      ; 1.125      ;
; 0.545 ; PC_AR:inst|273:inst|18 ; lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_l4a1:auto_generated|ram_block1a0~porta_address_reg0 ; T4           ; T1          ; 0.000        ; 0.397      ; 1.169      ;
+-------+------------------------+------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'T4'                                                                                                                                                                              ;
+-------+--------------------------------------------------------------------------------------------------------+------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                              ; To Node                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------+------------------------+--------------+-------------+--------------+------------+------------+
; 0.508 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[1] ; PC_AR:inst|273:inst|18 ; T2           ; T4          ; 0.000        ; 0.076      ; 0.781      ;
; 0.654 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[5] ; PC_AR:inst|273:inst|14 ; T2           ; T4          ; 0.000        ; 0.076      ; 0.927      ;
; 0.659 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[0] ; PC_AR:inst|273:inst|19 ; T2           ; T4          ; 0.000        ; 0.076      ; 0.932      ;
; 0.670 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[3] ; PC_AR:inst|273:inst|16 ; T2           ; T4          ; 0.000        ; 0.076      ; 0.943      ;
; 0.672 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[4] ; PC_AR:inst|273:inst|15 ; T2           ; T4          ; 0.000        ; 0.076      ; 0.945      ;
; 0.676 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[2] ; PC_AR:inst|273:inst|17 ; T2           ; T4          ; 0.000        ; 0.076      ; 0.949      ;
; 0.719 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[6] ; PC_AR:inst|273:inst|13 ; T2           ; T4          ; 0.000        ; 0.073      ; 0.989      ;
; 0.727 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[0]~8  ; PC_AR:inst|273:inst|19 ; load         ; T4          ; -0.500       ; -0.047     ; 0.377      ;
; 0.737 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[7] ; PC_AR:inst|273:inst|12 ; T2           ; T4          ; 0.000        ; 0.076      ; 1.010      ;
; 0.737 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[4]~12 ; PC_AR:inst|273:inst|15 ; load         ; T4          ; -0.500       ; -0.064     ; 0.370      ;
; 0.740 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[3]~11 ; PC_AR:inst|273:inst|16 ; load         ; T4          ; -0.500       ; -0.065     ; 0.372      ;
; 0.757 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[1]~9  ; PC_AR:inst|273:inst|18 ; load         ; T4          ; -0.500       ; -0.076     ; 0.378      ;
; 0.760 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[5]~13 ; PC_AR:inst|273:inst|14 ; load         ; T4          ; -0.500       ; -0.065     ; 0.392      ;
; 0.857 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[2]~10 ; PC_AR:inst|273:inst|17 ; load         ; T4          ; -0.500       ; -0.075     ; 0.479      ;
; 0.952 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[6]~14 ; PC_AR:inst|273:inst|13 ; load         ; T4          ; -0.500       ; -0.073     ; 0.576      ;
; 1.064 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[7]~15 ; PC_AR:inst|273:inst|12 ; load         ; T4          ; -0.500       ; -0.076     ; 0.685      ;
; 1.106 ; load                                                                                                   ; PC_AR:inst|273:inst|16 ; load         ; T4          ; 0.000        ; 2.062      ; 3.365      ;
; 1.113 ; load                                                                                                   ; PC_AR:inst|273:inst|15 ; load         ; T4          ; 0.000        ; 2.062      ; 3.372      ;
; 1.114 ; load                                                                                                   ; PC_AR:inst|273:inst|14 ; load         ; T4          ; 0.000        ; 2.062      ; 3.373      ;
; 1.143 ; load                                                                                                   ; PC_AR:inst|273:inst|17 ; load         ; T4          ; 0.000        ; 2.056      ; 3.396      ;
; 1.168 ; load                                                                                                   ; PC_AR:inst|273:inst|19 ; load         ; T4          ; 0.000        ; 2.059      ; 3.424      ;
; 1.203 ; load                                                                                                   ; PC_AR:inst|273:inst|12 ; load         ; T4          ; 0.000        ; 2.056      ; 3.456      ;
; 1.260 ; load                                                                                                   ; PC_AR:inst|273:inst|13 ; load         ; T4          ; 0.000        ; 2.056      ; 3.513      ;
; 1.316 ; load                                                                                                   ; PC_AR:inst|273:inst|18 ; load         ; T4          ; 0.000        ; 2.056      ; 3.569      ;
; 1.737 ; load                                                                                                   ; PC_AR:inst|273:inst|17 ; load         ; T4          ; -0.500       ; 2.056      ; 3.490      ;
; 1.742 ; load                                                                                                   ; PC_AR:inst|273:inst|14 ; load         ; T4          ; -0.500       ; 2.062      ; 3.501      ;
; 1.743 ; load                                                                                                   ; PC_AR:inst|273:inst|16 ; load         ; T4          ; -0.500       ; 2.062      ; 3.502      ;
; 1.751 ; load                                                                                                   ; PC_AR:inst|273:inst|15 ; load         ; T4          ; -0.500       ; 2.062      ; 3.510      ;
; 1.777 ; load                                                                                                   ; PC_AR:inst|273:inst|19 ; load         ; T4          ; -0.500       ; 2.059      ; 3.533      ;
; 1.859 ; load                                                                                                   ; PC_AR:inst|273:inst|12 ; load         ; T4          ; -0.500       ; 2.056      ; 3.612      ;
; 1.882 ; load                                                                                                   ; PC_AR:inst|273:inst|13 ; load         ; T4          ; -0.500       ; 2.056      ; 3.635      ;
; 1.961 ; load                                                                                                   ; PC_AR:inst|273:inst|18 ; load         ; T4          ; -0.500       ; 2.056      ; 3.714      ;
+-------+--------------------------------------------------------------------------------------------------------+------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'T2'                                                                                                                                                                                                                                                              ;
+-------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                              ; To Node                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.739 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[4]~12 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[4] ; load         ; T2          ; -0.500       ; -0.064     ; 0.372      ;
; 0.855 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[2]~10 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[2] ; load         ; T2          ; -0.500       ; -0.075     ; 0.477      ;
; 1.001 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[3]~11 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[3] ; load         ; T2          ; -0.500       ; -0.065     ; 0.633      ;
; 1.031 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[5]~13 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[5] ; load         ; T2          ; -0.500       ; -0.065     ; 0.663      ;
; 1.204 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[1]~9  ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[1] ; load         ; T2          ; -0.500       ; -0.076     ; 0.825      ;
; 1.249 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[0]~8  ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[0] ; load         ; T2          ; -0.500       ; -0.047     ; 0.899      ;
; 1.258 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[0] ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[0] ; T2           ; T2          ; 0.000        ; 0.064      ; 1.479      ;
; 1.322 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[6]~14 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[6] ; load         ; T2          ; -0.500       ; -0.070     ; 0.949      ;
; 1.367 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[6] ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[6] ; T2           ; T2          ; 0.000        ; 0.064      ; 1.588      ;
; 1.425 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[5] ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[5] ; T2           ; T2          ; 0.000        ; 0.064      ; 1.646      ;
; 1.441 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[3] ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[3] ; T2           ; T2          ; 0.000        ; 0.064      ; 1.662      ;
; 1.541 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[5] ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[6] ; T2           ; T2          ; 0.000        ; 0.061      ; 1.759      ;
; 1.554 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[4] ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[4] ; T2           ; T2          ; 0.000        ; 0.064      ; 1.775      ;
; 1.658 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[3] ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[6] ; T2           ; T2          ; 0.000        ; 0.061      ; 1.876      ;
; 1.659 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[4] ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[6] ; T2           ; T2          ; 0.000        ; 0.061      ; 1.877      ;
; 1.729 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[3] ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[5] ; T2           ; T2          ; 0.000        ; 0.064      ; 1.950      ;
; 1.750 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[4] ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[5] ; T2           ; T2          ; 0.000        ; 0.064      ; 1.971      ;
; 1.780 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[3] ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[4] ; T2           ; T2          ; 0.000        ; 0.064      ; 2.001      ;
; 1.799 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[0] ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[3] ; T2           ; T2          ; 0.000        ; 0.067      ; 2.023      ;
; 1.841 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[0] ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[6] ; T2           ; T2          ; 0.000        ; 0.064      ; 2.062      ;
; 1.910 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[0] ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[5] ; T2           ; T2          ; 0.000        ; 0.067      ; 2.134      ;
; 1.940 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[5] ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[7] ; T2           ; T2          ; 0.000        ; 0.058      ; 2.155      ;
; 1.963 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[0] ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[4] ; T2           ; T2          ; 0.000        ; 0.067      ; 2.187      ;
; 1.965 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[2] ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[3] ; T2           ; T2          ; 0.000        ; 0.070      ; 2.192      ;
; 1.985 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[2] ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[6] ; T2           ; T2          ; 0.000        ; 0.067      ; 2.209      ;
; 2.000 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[0] ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[1] ; T2           ; T2          ; 0.000        ; 0.061      ; 2.218      ;
; 2.022 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[6] ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[7] ; T2           ; T2          ; 0.000        ; 0.061      ; 2.240      ;
; 2.035 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[0]~8  ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[3] ; load         ; T2          ; -0.500       ; -0.044     ; 1.688      ;
; 2.058 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[5]~13 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[6] ; load         ; T2          ; -0.500       ; -0.068     ; 1.687      ;
; 2.067 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[3] ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[7] ; T2           ; T2          ; 0.000        ; 0.058      ; 2.282      ;
; 2.076 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[2] ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[5] ; T2           ; T2          ; 0.000        ; 0.070      ; 2.303      ;
; 2.078 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[0]~8  ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[6] ; load         ; T2          ; -0.500       ; -0.047     ; 1.728      ;
; 2.088 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[4] ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[7] ; T2           ; T2          ; 0.000        ; 0.058      ; 2.303      ;
; 2.097 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[2] ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[2] ; T2           ; T2          ; 0.000        ; 0.064      ; 2.318      ;
; 2.101 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[1] ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[3] ; T2           ; T2          ; 0.000        ; 0.070      ; 2.328      ;
; 2.107 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[2] ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[4] ; T2           ; T2          ; 0.000        ; 0.070      ; 2.334      ;
; 2.124 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[1] ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[1] ; T2           ; T2          ; 0.000        ; 0.064      ; 2.345      ;
; 2.138 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[1] ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[6] ; T2           ; T2          ; 0.000        ; 0.067      ; 2.362      ;
; 2.146 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[0]~8  ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[5] ; load         ; T2          ; -0.500       ; -0.044     ; 1.799      ;
; 2.179 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[0] ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[2] ; T2           ; T2          ; 0.000        ; 0.061      ; 2.397      ;
; 2.200 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[0]~8  ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[4] ; load         ; T2          ; -0.500       ; -0.044     ; 1.853      ;
; 2.212 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[1] ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[5] ; T2           ; T2          ; 0.000        ; 0.070      ; 2.439      ;
; 2.217 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[4]~12 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[6] ; load         ; T2          ; -0.500       ; -0.067     ; 1.847      ;
; 2.236 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[0]~8  ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[1] ; load         ; T2          ; -0.500       ; -0.050     ; 1.883      ;
; 2.248 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[0] ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[7] ; T2           ; T2          ; 0.000        ; 0.061      ; 2.466      ;
; 2.260 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[1] ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[4] ; T2           ; T2          ; 0.000        ; 0.070      ; 2.487      ;
; 2.275 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[3]~11 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[6] ; load         ; T2          ; -0.500       ; -0.068     ; 1.904      ;
; 2.321 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[4]~12 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[5] ; load         ; T2          ; -0.500       ; -0.064     ; 1.954      ;
; 2.341 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[7] ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[7] ; T2           ; T2          ; 0.000        ; 0.064      ; 2.562      ;
; 2.347 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[3]~11 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[5] ; load         ; T2          ; -0.500       ; -0.065     ; 1.979      ;
; 2.376 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[1]~9  ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[3] ; load         ; T2          ; -0.500       ; -0.070     ; 2.003      ;
; 2.397 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[3]~11 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[4] ; load         ; T2          ; -0.500       ; -0.065     ; 2.029      ;
; 2.414 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[2] ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[7] ; T2           ; T2          ; 0.000        ; 0.064      ; 2.635      ;
; 2.414 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[1]~9  ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[6] ; load         ; T2          ; -0.500       ; -0.073     ; 2.038      ;
; 2.416 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[0]~8  ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[2] ; load         ; T2          ; -0.500       ; -0.050     ; 2.063      ;
; 2.435 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[2]~10 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[3] ; load         ; T2          ; -0.500       ; -0.069     ; 2.063      ;
; 2.454 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[5]~13 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[7] ; load         ; T2          ; -0.500       ; -0.071     ; 2.080      ;
; 2.454 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[2]~10 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[6] ; load         ; T2          ; -0.500       ; -0.072     ; 2.079      ;
; 2.476 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[1] ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[2] ; T2           ; T2          ; 0.000        ; 0.064      ; 2.697      ;
; 2.483 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[7]~15 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[7] ; load         ; T2          ; -0.500       ; -0.076     ; 2.104      ;
; 2.484 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[0]~8  ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[7] ; load         ; T2          ; -0.500       ; -0.050     ; 2.131      ;
; 2.487 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[1]~9  ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[5] ; load         ; T2          ; -0.500       ; -0.070     ; 2.114      ;
; 2.536 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[1]~9  ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[4] ; load         ; T2          ; -0.500       ; -0.070     ; 2.163      ;
; 2.546 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[2]~10 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[5] ; load         ; T2          ; -0.500       ; -0.069     ; 2.174      ;
; 2.550 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[1] ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[7] ; T2           ; T2          ; 0.000        ; 0.064      ; 2.771      ;
; 2.560 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[6]~14 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[7] ; load         ; T2          ; -0.500       ; -0.073     ; 2.184      ;
; 2.576 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[2]~10 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[4] ; load         ; T2          ; -0.500       ; -0.069     ; 2.204      ;
; 2.659 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[4]~12 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[7] ; load         ; T2          ; -0.500       ; -0.070     ; 2.286      ;
; 2.685 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[3]~11 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[7] ; load         ; T2          ; -0.500       ; -0.071     ; 2.311      ;
; 2.752 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[1]~9  ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[2] ; load         ; T2          ; -0.500       ; -0.076     ; 2.373      ;
; 2.825 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[1]~9  ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[7] ; load         ; T2          ; -0.500       ; -0.076     ; 2.446      ;
; 2.884 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[2]~10 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[7] ; load         ; T2          ; -0.500       ; -0.075     ; 2.506      ;
+-------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'T2'                                                                                                                                                              ;
+--------+-----------+--------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+--------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.268 ; load      ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[1] ; load         ; T2          ; 0.500        ; 1.980      ; 3.723      ;
; -1.268 ; load      ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[2] ; load         ; T2          ; 0.500        ; 1.980      ; 3.723      ;
; -1.268 ; load      ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[7] ; load         ; T2          ; 0.500        ; 1.980      ; 3.723      ;
; -1.236 ; load      ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[0] ; load         ; T2          ; 0.500        ; 1.983      ; 3.694      ;
; -1.236 ; load      ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[6] ; load         ; T2          ; 0.500        ; 1.983      ; 3.694      ;
; -1.184 ; load      ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[3] ; load         ; T2          ; 0.500        ; 1.986      ; 3.645      ;
; -1.184 ; load      ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[4] ; load         ; T2          ; 0.500        ; 1.986      ; 3.645      ;
; -1.184 ; load      ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[5] ; load         ; T2          ; 0.500        ; 1.986      ; 3.645      ;
; -0.534 ; load      ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[1] ; load         ; T2          ; 1.000        ; 1.980      ; 3.489      ;
; -0.534 ; load      ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[2] ; load         ; T2          ; 1.000        ; 1.980      ; 3.489      ;
; -0.534 ; load      ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[7] ; load         ; T2          ; 1.000        ; 1.980      ; 3.489      ;
; -0.528 ; load      ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[0] ; load         ; T2          ; 1.000        ; 1.983      ; 3.486      ;
; -0.528 ; load      ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[6] ; load         ; T2          ; 1.000        ; 1.983      ; 3.486      ;
; -0.459 ; load      ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[3] ; load         ; T2          ; 1.000        ; 1.986      ; 3.420      ;
; -0.459 ; load      ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[4] ; load         ; T2          ; 1.000        ; 1.986      ; 3.420      ;
; -0.459 ; load      ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[5] ; load         ; T2          ; 1.000        ; 1.986      ; 3.420      ;
+--------+-----------+--------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'T2'                                                                                                                                                              ;
+-------+-----------+--------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+--------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.019 ; load      ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[3] ; load         ; T2          ; 0.000        ; 2.062      ; 3.278      ;
; 1.019 ; load      ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[4] ; load         ; T2          ; 0.000        ; 2.062      ; 3.278      ;
; 1.019 ; load      ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[5] ; load         ; T2          ; 0.000        ; 2.062      ; 3.278      ;
; 1.085 ; load      ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[0] ; load         ; T2          ; 0.000        ; 2.059      ; 3.341      ;
; 1.085 ; load      ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[6] ; load         ; T2          ; 0.000        ; 2.059      ; 3.341      ;
; 1.091 ; load      ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[1] ; load         ; T2          ; 0.000        ; 2.056      ; 3.344      ;
; 1.091 ; load      ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[2] ; load         ; T2          ; 0.000        ; 2.056      ; 3.344      ;
; 1.091 ; load      ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[7] ; load         ; T2          ; 0.000        ; 2.056      ; 3.344      ;
; 1.711 ; load      ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[3] ; load         ; T2          ; -0.500       ; 2.062      ; 3.470      ;
; 1.711 ; load      ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[4] ; load         ; T2          ; -0.500       ; 2.062      ; 3.470      ;
; 1.711 ; load      ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[5] ; load         ; T2          ; -0.500       ; 2.062      ; 3.470      ;
; 1.761 ; load      ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[0] ; load         ; T2          ; -0.500       ; 2.059      ; 3.517      ;
; 1.761 ; load      ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[6] ; load         ; T2          ; -0.500       ; 2.059      ; 3.517      ;
; 1.792 ; load      ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[1] ; load         ; T2          ; -0.500       ; 2.056      ; 3.545      ;
; 1.792 ; load      ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[2] ; load         ; T2          ; -0.500       ; 2.056      ; 3.545      ;
; 1.792 ; load      ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[7] ; load         ; T2          ; -0.500       ; 2.056      ; 3.545      ;
+-------+-----------+--------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                        ;
+-----------+-----------------+------------+---------------------------------------------------------------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note                                                          ;
+-----------+-----------------+------------+---------------------------------------------------------------+
; 330.8 MHz ; 250.0 MHz       ; T2         ; limit due to minimum period restriction (max I/O toggle rate) ;
+-----------+-----------------+------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; T2    ; -2.380 ; -15.313           ;
; T4    ; -1.433 ; -10.150           ;
; T1    ; 0.059  ; 0.000             ;
+-------+--------+-------------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; T1    ; 0.442 ; 0.000             ;
; T4    ; 0.453 ; 0.000             ;
; T2    ; 0.681 ; 0.000             ;
+-------+-------+-------------------+


+---------------------------------------+
; Slow 1200mV 0C Model Recovery Summary ;
+-------+--------+----------------------+
; Clock ; Slack  ; End Point TNS        ;
+-------+--------+----------------------+
; T2    ; -1.116 ; -8.696               ;
+-------+--------+----------------------+


+--------------------------------------+
; Slow 1200mV 0C Model Removal Summary ;
+-------+-------+----------------------+
; Clock ; Slack ; End Point TNS        ;
+-------+-------+----------------------+
; T2    ; 0.930 ; 0.000                ;
+-------+-------+----------------------+


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; T2    ; -3.000 ; -11.000                         ;
; T4    ; -3.000 ; -11.000                         ;
; T1    ; -3.000 ; -9.522                          ;
; load  ; -3.000 ; -3.000                          ;
+-------+--------+---------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'T2'                                                                                                                                                                                                                                                               ;
+--------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                              ; To Node                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.380 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[2]~10 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[7] ; load         ; T2          ; 0.500        ; -0.161     ; 2.694      ;
; -2.323 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[1]~9  ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[2] ; load         ; T2          ; 0.500        ; -0.162     ; 2.636      ;
; -2.230 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[1]~9  ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[7] ; load         ; T2          ; 0.500        ; -0.162     ; 2.543      ;
; -2.212 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[4]~12 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[7] ; load         ; T2          ; 0.500        ; -0.157     ; 2.530      ;
; -2.104 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[3]~11 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[7] ; load         ; T2          ; 0.500        ; -0.158     ; 2.421      ;
; -2.082 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[6]~14 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[7] ; load         ; T2          ; 0.500        ; -0.158     ; 2.399      ;
; -2.064 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[2]~10 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[5] ; load         ; T2          ; 0.500        ; -0.155     ; 2.384      ;
; -2.029 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[1]~9  ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[4] ; load         ; T2          ; 0.500        ; -0.156     ; 2.348      ;
; -2.028 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[2]~10 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[4] ; load         ; T2          ; 0.500        ; -0.155     ; 2.348      ;
; -2.023 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[1] ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[2] ; T2           ; T2          ; 1.000        ; -0.057     ; 2.961      ;
; -1.995 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[0]~8  ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[7] ; load         ; T2          ; 0.500        ; -0.140     ; 2.330      ;
; -1.976 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[2]~10 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[2] ; load         ; T2          ; 0.500        ; -0.161     ; 2.290      ;
; -1.964 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[2]~10 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[3] ; load         ; T2          ; 0.500        ; -0.155     ; 2.284      ;
; -1.947 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[1] ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[7] ; T2           ; T2          ; 1.000        ; -0.057     ; 2.885      ;
; -1.921 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[1]~9  ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[5] ; load         ; T2          ; 0.500        ; -0.156     ; 2.240      ;
; -1.912 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[0]~8  ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[2] ; load         ; T2          ; 0.500        ; -0.140     ; 2.247      ;
; -1.906 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[5]~13 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[7] ; load         ; T2          ; 0.500        ; -0.158     ; 2.223      ;
; -1.900 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[1]~9  ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[6] ; load         ; T2          ; 0.500        ; -0.159     ; 2.216      ;
; -1.899 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[2]~10 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[6] ; load         ; T2          ; 0.500        ; -0.158     ; 2.216      ;
; -1.896 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[4]~12 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[5] ; load         ; T2          ; 0.500        ; -0.151     ; 2.220      ;
; -1.883 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[7]~15 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[7] ; load         ; T2          ; 0.500        ; -0.162     ; 2.196      ;
; -1.881 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[3]~11 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[4] ; load         ; T2          ; 0.500        ; -0.152     ; 2.204      ;
; -1.874 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[2] ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[7] ; T2           ; T2          ; 1.000        ; -0.057     ; 2.812      ;
; -1.824 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[1]~9  ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[3] ; load         ; T2          ; 0.500        ; -0.156     ; 2.143      ;
; -1.788 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[3]~11 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[5] ; load         ; T2          ; 0.500        ; -0.152     ; 2.111      ;
; -1.776 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[0]~8  ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[1] ; load         ; T2          ; 0.500        ; -0.140     ; 2.111      ;
; -1.761 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[0] ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[7] ; T2           ; T2          ; 1.000        ; -0.060     ; 2.696      ;
; -1.752 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[3]~11 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[6] ; load         ; T2          ; 0.500        ; -0.155     ; 2.072      ;
; -1.731 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[4]~12 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[6] ; load         ; T2          ; 0.500        ; -0.154     ; 2.052      ;
; -1.729 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[1] ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[4] ; T2           ; T2          ; 1.000        ; -0.051     ; 2.673      ;
; -1.701 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[1]~9  ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[1] ; load         ; T2          ; 0.500        ; -0.162     ; 2.014      ;
; -1.679 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[0]~8  ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[5] ; load         ; T2          ; 0.500        ; -0.134     ; 2.020      ;
; -1.678 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[0] ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[2] ; T2           ; T2          ; 1.000        ; -0.060     ; 2.613      ;
; -1.643 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[0]~8  ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[4] ; load         ; T2          ; 0.500        ; -0.134     ; 1.984      ;
; -1.631 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[1] ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[5] ; T2           ; T2          ; 1.000        ; -0.051     ; 2.575      ;
; -1.604 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[6] ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[7] ; T2           ; T2          ; 1.000        ; -0.060     ; 2.539      ;
; -1.600 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[1] ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[6] ; T2           ; T2          ; 1.000        ; -0.054     ; 2.541      ;
; -1.582 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[7] ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[7] ; T2           ; T2          ; 1.000        ; -0.057     ; 2.520      ;
; -1.579 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[0]~8  ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[3] ; load         ; T2          ; 0.500        ; -0.134     ; 1.920      ;
; -1.576 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[4] ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[7] ; T2           ; T2          ; 1.000        ; -0.063     ; 2.508      ;
; -1.558 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[2] ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[5] ; T2           ; T2          ; 1.000        ; -0.051     ; 2.502      ;
; -1.542 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[0] ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[1] ; T2           ; T2          ; 1.000        ; -0.060     ; 2.477      ;
; -1.542 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[5]~13 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[6] ; load         ; T2          ; 0.500        ; -0.155     ; 1.862      ;
; -1.531 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[1] ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[3] ; T2           ; T2          ; 1.000        ; -0.051     ; 2.475      ;
; -1.522 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[2] ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[4] ; T2           ; T2          ; 1.000        ; -0.051     ; 2.466      ;
; -1.516 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[4]~12 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[4] ; load         ; T2          ; 0.500        ; -0.151     ; 1.840      ;
; -1.514 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[0]~8  ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[6] ; load         ; T2          ; 0.500        ; -0.137     ; 1.852      ;
; -1.495 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[2] ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[2] ; T2           ; T2          ; 1.000        ; -0.057     ; 2.433      ;
; -1.481 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[3] ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[7] ; T2           ; T2          ; 1.000        ; -0.063     ; 2.413      ;
; -1.458 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[2] ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[3] ; T2           ; T2          ; 1.000        ; -0.051     ; 2.402      ;
; -1.445 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[0] ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[5] ; T2           ; T2          ; 1.000        ; -0.054     ; 2.386      ;
; -1.424 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[1] ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[1] ; T2           ; T2          ; 1.000        ; -0.057     ; 2.362      ;
; -1.409 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[0] ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[4] ; T2           ; T2          ; 1.000        ; -0.054     ; 2.350      ;
; -1.393 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[2] ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[6] ; T2           ; T2          ; 1.000        ; -0.054     ; 2.334      ;
; -1.366 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[5] ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[7] ; T2           ; T2          ; 1.000        ; -0.063     ; 2.298      ;
; -1.364 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[3]~11 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[3] ; load         ; T2          ; 0.500        ; -0.152     ; 1.687      ;
; -1.345 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[0] ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[3] ; T2           ; T2          ; 1.000        ; -0.054     ; 2.286      ;
; -1.280 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[3] ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[4] ; T2           ; T2          ; 1.000        ; -0.057     ; 2.218      ;
; -1.280 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[0] ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[6] ; T2           ; T2          ; 1.000        ; -0.057     ; 2.218      ;
; -1.263 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[5]~13 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[5] ; load         ; T2          ; 0.500        ; -0.152     ; 1.586      ;
; -1.260 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[4] ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[5] ; T2           ; T2          ; 1.000        ; -0.057     ; 2.198      ;
; -1.255 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[6]~14 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[6] ; load         ; T2          ; 0.500        ; -0.155     ; 1.575      ;
; -1.172 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[3] ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[5] ; T2           ; T2          ; 1.000        ; -0.057     ; 2.110      ;
; -1.151 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[3] ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[6] ; T2           ; T2          ; 1.000        ; -0.060     ; 2.086      ;
; -1.095 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[4] ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[6] ; T2           ; T2          ; 1.000        ; -0.060     ; 2.030      ;
; -1.023 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[5] ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[6] ; T2           ; T2          ; 1.000        ; -0.060     ; 1.958      ;
; -0.912 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[4] ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[4] ; T2           ; T2          ; 1.000        ; -0.057     ; 1.850      ;
; -0.877 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[0]~8  ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[0] ; load         ; T2          ; 0.500        ; -0.137     ; 1.215      ;
; -0.777 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[6] ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[6] ; T2           ; T2          ; 1.000        ; -0.057     ; 1.715      ;
; -0.751 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[3] ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[3] ; T2           ; T2          ; 1.000        ; -0.057     ; 1.689      ;
; -0.723 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[5] ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[5] ; T2           ; T2          ; 1.000        ; -0.057     ; 1.661      ;
; -0.635 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[0] ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[0] ; T2           ; T2          ; 1.000        ; -0.057     ; 1.573      ;
+--------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'T4'                                                                                                                                                                               ;
+--------+--------------------------------------------------------------------------------------------------------+------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                              ; To Node                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------+------------------------+--------------+-------------+--------------+------------+------------+
; -1.433 ; load                                                                                                   ; PC_AR:inst|273:inst|13 ; load         ; T4          ; 0.500        ; 1.802      ; 3.710      ;
; -1.372 ; load                                                                                                   ; PC_AR:inst|273:inst|18 ; load         ; T4          ; 0.500        ; 1.802      ; 3.649      ;
; -1.335 ; load                                                                                                   ; PC_AR:inst|273:inst|12 ; load         ; T4          ; 0.500        ; 1.802      ; 3.612      ;
; -1.209 ; load                                                                                                   ; PC_AR:inst|273:inst|14 ; load         ; T4          ; 0.500        ; 1.808      ; 3.492      ;
; -1.209 ; load                                                                                                   ; PC_AR:inst|273:inst|16 ; load         ; T4          ; 0.500        ; 1.808      ; 3.492      ;
; -1.207 ; load                                                                                                   ; PC_AR:inst|273:inst|15 ; load         ; T4          ; 0.500        ; 1.808      ; 3.490      ;
; -1.193 ; load                                                                                                   ; PC_AR:inst|273:inst|19 ; load         ; T4          ; 0.500        ; 1.805      ; 3.473      ;
; -1.192 ; load                                                                                                   ; PC_AR:inst|273:inst|17 ; load         ; T4          ; 0.500        ; 1.802      ; 3.469      ;
; -0.698 ; load                                                                                                   ; PC_AR:inst|273:inst|13 ; load         ; T4          ; 1.000        ; 1.802      ; 3.475      ;
; -0.669 ; load                                                                                                   ; PC_AR:inst|273:inst|12 ; load         ; T4          ; 1.000        ; 1.802      ; 3.446      ;
; -0.650 ; load                                                                                                   ; PC_AR:inst|273:inst|18 ; load         ; T4          ; 1.000        ; 1.802      ; 3.427      ;
; -0.533 ; load                                                                                                   ; PC_AR:inst|273:inst|19 ; load         ; T4          ; 1.000        ; 1.805      ; 3.313      ;
; -0.520 ; load                                                                                                   ; PC_AR:inst|273:inst|17 ; load         ; T4          ; 1.000        ; 1.802      ; 3.297      ;
; -0.480 ; load                                                                                                   ; PC_AR:inst|273:inst|14 ; load         ; T4          ; 1.000        ; 1.808      ; 3.263      ;
; -0.480 ; load                                                                                                   ; PC_AR:inst|273:inst|15 ; load         ; T4          ; 1.000        ; 1.808      ; 3.263      ;
; -0.479 ; load                                                                                                   ; PC_AR:inst|273:inst|16 ; load         ; T4          ; 1.000        ; 1.808      ; 3.262      ;
; -0.370 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[7]~15 ; PC_AR:inst|273:inst|12 ; load         ; T4          ; 0.500        ; -0.162     ; 0.683      ;
; -0.300 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[6]~14 ; PC_AR:inst|273:inst|13 ; load         ; T4          ; 0.500        ; -0.158     ; 0.617      ;
; -0.199 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[2]~10 ; PC_AR:inst|273:inst|17 ; load         ; T4          ; 0.500        ; -0.161     ; 0.513      ;
; -0.135 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[7] ; PC_AR:inst|273:inst|12 ; T2           ; T4          ; 1.000        ; -0.067     ; 1.043      ;
; -0.104 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[0] ; PC_AR:inst|273:inst|19 ; T2           ; T4          ; 1.000        ; -0.067     ; 1.012      ;
; -0.084 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[5]~13 ; PC_AR:inst|273:inst|14 ; load         ; T4          ; 0.500        ; -0.152     ; 0.407      ;
; -0.081 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[1]~9  ; PC_AR:inst|273:inst|18 ; load         ; T4          ; 0.500        ; -0.162     ; 0.394      ;
; -0.069 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[4]~12 ; PC_AR:inst|273:inst|15 ; load         ; T4          ; 0.500        ; -0.151     ; 0.393      ;
; -0.068 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[6] ; PC_AR:inst|273:inst|13 ; T2           ; T4          ; 1.000        ; -0.070     ; 0.973      ;
; -0.067 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[3] ; PC_AR:inst|273:inst|16 ; T2           ; T4          ; 1.000        ; -0.067     ; 0.975      ;
; -0.064 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[4] ; PC_AR:inst|273:inst|15 ; T2           ; T4          ; 1.000        ; -0.067     ; 0.972      ;
; -0.064 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[3]~11 ; PC_AR:inst|273:inst|16 ; load         ; T4          ; 0.500        ; -0.152     ; 0.387      ;
; -0.059 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[5] ; PC_AR:inst|273:inst|14 ; T2           ; T4          ; 1.000        ; -0.067     ; 0.967      ;
; -0.054 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[0]~8  ; PC_AR:inst|273:inst|19 ; load         ; T4          ; 0.500        ; -0.137     ; 0.392      ;
; -0.036 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[2] ; PC_AR:inst|273:inst|17 ; T2           ; T4          ; 1.000        ; -0.067     ; 0.944      ;
; 0.023  ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[1] ; PC_AR:inst|273:inst|18 ; T2           ; T4          ; 1.000        ; -0.067     ; 0.885      ;
+--------+--------------------------------------------------------------------------------------------------------+------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'T1'                                                                                                                                                                                        ;
+-------+------------------------+------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.059 ; PC_AR:inst|273:inst|18 ; lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_l4a1:auto_generated|ram_block1a0~porta_address_reg0 ; T4           ; T1          ; 1.000        ; 0.213      ; 1.154      ;
; 0.117 ; PC_AR:inst|273:inst|17 ; lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_l4a1:auto_generated|ram_block1a0~porta_address_reg0 ; T4           ; T1          ; 1.000        ; 0.213      ; 1.096      ;
; 0.120 ; PC_AR:inst|273:inst|12 ; lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_l4a1:auto_generated|ram_block1a0~porta_address_reg0 ; T4           ; T1          ; 1.000        ; 0.213      ; 1.093      ;
; 0.131 ; PC_AR:inst|273:inst|13 ; lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_l4a1:auto_generated|ram_block1a0~porta_address_reg0 ; T4           ; T1          ; 1.000        ; 0.213      ; 1.082      ;
; 0.143 ; PC_AR:inst|273:inst|16 ; lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_l4a1:auto_generated|ram_block1a0~porta_address_reg0 ; T4           ; T1          ; 1.000        ; 0.207      ; 1.064      ;
; 0.169 ; PC_AR:inst|273:inst|14 ; lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_l4a1:auto_generated|ram_block1a0~porta_address_reg0 ; T4           ; T1          ; 1.000        ; 0.207      ; 1.038      ;
; 0.171 ; PC_AR:inst|273:inst|19 ; lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_l4a1:auto_generated|ram_block1a0~porta_address_reg0 ; T4           ; T1          ; 1.000        ; 0.210      ; 1.039      ;
; 0.171 ; PC_AR:inst|273:inst|15 ; lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_l4a1:auto_generated|ram_block1a0~porta_address_reg0 ; T4           ; T1          ; 1.000        ; 0.207      ; 1.036      ;
+-------+------------------------+------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'T1'                                                                                                                                                                                         ;
+-------+------------------------+------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.442 ; PC_AR:inst|273:inst|19 ; lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_l4a1:auto_generated|ram_block1a0~porta_address_reg0 ; T4           ; T1          ; 0.000        ; 0.350      ; 1.001      ;
; 0.443 ; PC_AR:inst|273:inst|15 ; lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_l4a1:auto_generated|ram_block1a0~porta_address_reg0 ; T4           ; T1          ; 0.000        ; 0.347      ; 0.999      ;
; 0.447 ; PC_AR:inst|273:inst|14 ; lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_l4a1:auto_generated|ram_block1a0~porta_address_reg0 ; T4           ; T1          ; 0.000        ; 0.347      ; 1.003      ;
; 0.463 ; PC_AR:inst|273:inst|13 ; lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_l4a1:auto_generated|ram_block1a0~porta_address_reg0 ; T4           ; T1          ; 0.000        ; 0.353      ; 1.025      ;
; 0.467 ; PC_AR:inst|273:inst|17 ; lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_l4a1:auto_generated|ram_block1a0~porta_address_reg0 ; T4           ; T1          ; 0.000        ; 0.353      ; 1.029      ;
; 0.470 ; PC_AR:inst|273:inst|16 ; lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_l4a1:auto_generated|ram_block1a0~porta_address_reg0 ; T4           ; T1          ; 0.000        ; 0.347      ; 1.026      ;
; 0.471 ; PC_AR:inst|273:inst|12 ; lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_l4a1:auto_generated|ram_block1a0~porta_address_reg0 ; T4           ; T1          ; 0.000        ; 0.353      ; 1.033      ;
; 0.519 ; PC_AR:inst|273:inst|18 ; lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_l4a1:auto_generated|ram_block1a0~porta_address_reg0 ; T4           ; T1          ; 0.000        ; 0.353      ; 1.081      ;
+-------+------------------------+------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'T4'                                                                                                                                                                               ;
+-------+--------------------------------------------------------------------------------------------------------+------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                              ; To Node                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------+------------------------+--------------+-------------+--------------+------------+------------+
; 0.453 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[1] ; PC_AR:inst|273:inst|18 ; T2           ; T4          ; 0.000        ; 0.067      ; 0.704      ;
; 0.594 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[0] ; PC_AR:inst|273:inst|19 ; T2           ; T4          ; 0.000        ; 0.067      ; 0.845      ;
; 0.599 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[5] ; PC_AR:inst|273:inst|14 ; T2           ; T4          ; 0.000        ; 0.067      ; 0.850      ;
; 0.612 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[4] ; PC_AR:inst|273:inst|15 ; T2           ; T4          ; 0.000        ; 0.067      ; 0.863      ;
; 0.614 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[3] ; PC_AR:inst|273:inst|16 ; T2           ; T4          ; 0.000        ; 0.067      ; 0.865      ;
; 0.616 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[2] ; PC_AR:inst|273:inst|17 ; T2           ; T4          ; 0.000        ; 0.067      ; 0.867      ;
; 0.654 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[6] ; PC_AR:inst|273:inst|13 ; T2           ; T4          ; 0.000        ; 0.064      ; 0.902      ;
; 0.659 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[7] ; PC_AR:inst|273:inst|12 ; T2           ; T4          ; 0.000        ; 0.067      ; 0.910      ;
; 0.674 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[0]~8  ; PC_AR:inst|273:inst|19 ; load         ; T4          ; -0.500       ; -0.021     ; 0.337      ;
; 0.680 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[4]~12 ; PC_AR:inst|273:inst|15 ; load         ; T4          ; -0.500       ; -0.035     ; 0.329      ;
; 0.684 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[3]~11 ; PC_AR:inst|273:inst|16 ; load         ; T4          ; -0.500       ; -0.036     ; 0.332      ;
; 0.699 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[1]~9  ; PC_AR:inst|273:inst|18 ; load         ; T4          ; -0.500       ; -0.046     ; 0.337      ;
; 0.703 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[5]~13 ; PC_AR:inst|273:inst|14 ; load         ; T4          ; -0.500       ; -0.036     ; 0.351      ;
; 0.785 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[2]~10 ; PC_AR:inst|273:inst|17 ; load         ; T4          ; -0.500       ; -0.045     ; 0.424      ;
; 0.878 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[6]~14 ; PC_AR:inst|273:inst|13 ; load         ; T4          ; -0.500       ; -0.042     ; 0.520      ;
; 0.980 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[7]~15 ; PC_AR:inst|273:inst|12 ; load         ; T4          ; -0.500       ; -0.046     ; 0.618      ;
; 1.013 ; load                                                                                                   ; PC_AR:inst|273:inst|16 ; load         ; T4          ; 0.000        ; 1.875      ; 3.072      ;
; 1.014 ; load                                                                                                   ; PC_AR:inst|273:inst|15 ; load         ; T4          ; 0.000        ; 1.875      ; 3.073      ;
; 1.017 ; load                                                                                                   ; PC_AR:inst|273:inst|14 ; load         ; T4          ; 0.000        ; 1.875      ; 3.076      ;
; 1.031 ; load                                                                                                   ; PC_AR:inst|273:inst|19 ; load         ; T4          ; 0.000        ; 1.872      ; 3.087      ;
; 1.059 ; load                                                                                                   ; PC_AR:inst|273:inst|17 ; load         ; T4          ; 0.000        ; 1.869      ; 3.112      ;
; 1.106 ; load                                                                                                   ; PC_AR:inst|273:inst|12 ; load         ; T4          ; 0.000        ; 1.869      ; 3.159      ;
; 1.112 ; load                                                                                                   ; PC_AR:inst|273:inst|13 ; load         ; T4          ; 0.000        ; 1.869      ; 3.165      ;
; 1.197 ; load                                                                                                   ; PC_AR:inst|273:inst|18 ; load         ; T4          ; 0.000        ; 1.869      ; 3.250      ;
; 1.631 ; load                                                                                                   ; PC_AR:inst|273:inst|14 ; load         ; T4          ; -0.500       ; 1.875      ; 3.190      ;
; 1.642 ; load                                                                                                   ; PC_AR:inst|273:inst|16 ; load         ; T4          ; -0.500       ; 1.875      ; 3.201      ;
; 1.651 ; load                                                                                                   ; PC_AR:inst|273:inst|15 ; load         ; T4          ; -0.500       ; 1.875      ; 3.210      ;
; 1.651 ; load                                                                                                   ; PC_AR:inst|273:inst|17 ; load         ; T4          ; -0.500       ; 1.869      ; 3.204      ;
; 1.695 ; load                                                                                                   ; PC_AR:inst|273:inst|19 ; load         ; T4          ; -0.500       ; 1.872      ; 3.251      ;
; 1.765 ; load                                                                                                   ; PC_AR:inst|273:inst|12 ; load         ; T4          ; -0.500       ; 1.869      ; 3.318      ;
; 1.810 ; load                                                                                                   ; PC_AR:inst|273:inst|13 ; load         ; T4          ; -0.500       ; 1.869      ; 3.363      ;
; 1.882 ; load                                                                                                   ; PC_AR:inst|273:inst|18 ; load         ; T4          ; -0.500       ; 1.869      ; 3.435      ;
+-------+--------------------------------------------------------------------------------------------------------+------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'T2'                                                                                                                                                                                                                                                               ;
+-------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                              ; To Node                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.681 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[4]~12 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[4] ; load         ; T2          ; -0.500       ; -0.035     ; 0.330      ;
; 0.783 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[2]~10 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[2] ; load         ; T2          ; -0.500       ; -0.045     ; 0.422      ;
; 0.924 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[3]~11 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[3] ; load         ; T2          ; -0.500       ; -0.036     ; 0.572      ;
; 0.949 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[5]~13 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[5] ; load         ; T2          ; -0.500       ; -0.036     ; 0.597      ;
; 1.104 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[1]~9  ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[1] ; load         ; T2          ; -0.500       ; -0.046     ; 0.742      ;
; 1.132 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[0] ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[0] ; T2           ; T2          ; 0.000        ; 0.057      ; 1.333      ;
; 1.151 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[0]~8  ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[0] ; load         ; T2          ; -0.500       ; -0.021     ; 0.814      ;
; 1.221 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[6]~14 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[6] ; load         ; T2          ; -0.500       ; -0.039     ; 0.866      ;
; 1.227 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[6] ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[6] ; T2           ; T2          ; 0.000        ; 0.057      ; 1.428      ;
; 1.292 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[3] ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[3] ; T2           ; T2          ; 0.000        ; 0.057      ; 1.493      ;
; 1.293 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[5] ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[5] ; T2           ; T2          ; 0.000        ; 0.057      ; 1.494      ;
; 1.385 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[5] ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[6] ; T2           ; T2          ; 0.000        ; 0.054      ; 1.583      ;
; 1.412 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[4] ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[4] ; T2           ; T2          ; 0.000        ; 0.057      ; 1.613      ;
; 1.478 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[3] ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[6] ; T2           ; T2          ; 0.000        ; 0.054      ; 1.676      ;
; 1.482 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[4] ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[6] ; T2           ; T2          ; 0.000        ; 0.054      ; 1.680      ;
; 1.569 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[3] ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[5] ; T2           ; T2          ; 0.000        ; 0.057      ; 1.770      ;
; 1.591 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[4] ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[5] ; T2           ; T2          ; 0.000        ; 0.057      ; 1.792      ;
; 1.599 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[3] ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[4] ; T2           ; T2          ; 0.000        ; 0.057      ; 1.800      ;
; 1.620 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[0] ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[3] ; T2           ; T2          ; 0.000        ; 0.060      ; 1.824      ;
; 1.632 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[0] ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[6] ; T2           ; T2          ; 0.000        ; 0.057      ; 1.833      ;
; 1.715 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[0] ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[5] ; T2           ; T2          ; 0.000        ; 0.060      ; 1.919      ;
; 1.753 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[0] ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[4] ; T2           ; T2          ; 0.000        ; 0.060      ; 1.957      ;
; 1.761 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[5] ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[7] ; T2           ; T2          ; 0.000        ; 0.051      ; 1.956      ;
; 1.770 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[2] ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[6] ; T2           ; T2          ; 0.000        ; 0.060      ; 1.974      ;
; 1.797 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[2] ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[3] ; T2           ; T2          ; 0.000        ; 0.063      ; 2.004      ;
; 1.809 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[0] ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[1] ; T2           ; T2          ; 0.000        ; 0.054      ; 2.007      ;
; 1.824 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[6] ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[7] ; T2           ; T2          ; 0.000        ; 0.054      ; 2.022      ;
; 1.858 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[0]~8  ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[3] ; load         ; T2          ; -0.500       ; -0.018     ; 1.524      ;
; 1.870 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[3] ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[7] ; T2           ; T2          ; 0.000        ; 0.051      ; 2.065      ;
; 1.872 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[0]~8  ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[6] ; load         ; T2          ; -0.500       ; -0.021     ; 1.535      ;
; 1.873 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[5]~13 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[6] ; load         ; T2          ; -0.500       ; -0.039     ; 1.518      ;
; 1.891 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[2] ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[4] ; T2           ; T2          ; 0.000        ; 0.063      ; 2.098      ;
; 1.892 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[2] ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[5] ; T2           ; T2          ; 0.000        ; 0.063      ; 2.099      ;
; 1.892 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[4] ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[7] ; T2           ; T2          ; 0.000        ; 0.051      ; 2.087      ;
; 1.895 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[2] ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[2] ; T2           ; T2          ; 0.000        ; 0.057      ; 2.096      ;
; 1.899 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[1] ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[6] ; T2           ; T2          ; 0.000        ; 0.060      ; 2.103      ;
; 1.906 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[1] ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[3] ; T2           ; T2          ; 0.000        ; 0.063      ; 2.113      ;
; 1.910 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[1] ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[1] ; T2           ; T2          ; 0.000        ; 0.057      ; 2.111      ;
; 1.953 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[0]~8  ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[5] ; load         ; T2          ; -0.500       ; -0.018     ; 1.619      ;
; 1.965 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[0] ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[2] ; T2           ; T2          ; 0.000        ; 0.054      ; 2.163      ;
; 1.993 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[0]~8  ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[4] ; load         ; T2          ; -0.500       ; -0.018     ; 1.659      ;
; 2.001 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[1] ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[5] ; T2           ; T2          ; 0.000        ; 0.063      ; 2.208      ;
; 2.006 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[4]~12 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[6] ; load         ; T2          ; -0.500       ; -0.038     ; 1.652      ;
; 2.016 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[0] ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[7] ; T2           ; T2          ; 0.000        ; 0.054      ; 2.214      ;
; 2.020 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[1] ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[4] ; T2           ; T2          ; 0.000        ; 0.063      ; 2.227      ;
; 2.047 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[0]~8  ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[1] ; load         ; T2          ; -0.500       ; -0.024     ; 1.707      ;
; 2.058 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[3]~11 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[6] ; load         ; T2          ; -0.500       ; -0.039     ; 1.703      ;
; 2.081 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[7] ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[7] ; T2           ; T2          ; 0.000        ; 0.057      ; 2.282      ;
; 2.122 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[4]~12 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[5] ; load         ; T2          ; -0.500       ; -0.035     ; 1.771      ;
; 2.144 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[3]~11 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[5] ; load         ; T2          ; -0.500       ; -0.036     ; 1.792      ;
; 2.173 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[1]~9  ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[6] ; load         ; T2          ; -0.500       ; -0.043     ; 1.814      ;
; 2.178 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[1]~9  ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[3] ; load         ; T2          ; -0.500       ; -0.040     ; 1.822      ;
; 2.179 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[3]~11 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[4] ; load         ; T2          ; -0.500       ; -0.036     ; 1.827      ;
; 2.193 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[2] ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[7] ; T2           ; T2          ; 0.000        ; 0.057      ; 2.394      ;
; 2.205 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[0]~8  ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[2] ; load         ; T2          ; -0.500       ; -0.024     ; 1.865      ;
; 2.208 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[2]~10 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[6] ; load         ; T2          ; -0.500       ; -0.042     ; 1.850      ;
; 2.226 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[7]~15 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[7] ; load         ; T2          ; -0.500       ; -0.046     ; 1.864      ;
; 2.232 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[1] ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[2] ; T2           ; T2          ; 0.000        ; 0.057      ; 2.433      ;
; 2.237 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[2]~10 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[3] ; load         ; T2          ; -0.500       ; -0.039     ; 1.882      ;
; 2.238 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[5]~13 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[7] ; load         ; T2          ; -0.500       ; -0.042     ; 1.880      ;
; 2.254 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[0]~8  ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[7] ; load         ; T2          ; -0.500       ; -0.024     ; 1.914      ;
; 2.273 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[1]~9  ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[5] ; load         ; T2          ; -0.500       ; -0.040     ; 1.917      ;
; 2.294 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[1]~9  ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[4] ; load         ; T2          ; -0.500       ; -0.040     ; 1.938      ;
; 2.302 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[1] ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[7] ; T2           ; T2          ; 0.000        ; 0.057      ; 2.503      ;
; 2.329 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[2]~10 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[4] ; load         ; T2          ; -0.500       ; -0.039     ; 1.974      ;
; 2.332 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[2]~10 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[5] ; load         ; T2          ; -0.500       ; -0.039     ; 1.977      ;
; 2.344 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[6]~14 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[7] ; load         ; T2          ; -0.500       ; -0.042     ; 1.986      ;
; 2.423 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[4]~12 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[7] ; load         ; T2          ; -0.500       ; -0.041     ; 2.066      ;
; 2.445 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[3]~11 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[7] ; load         ; T2          ; -0.500       ; -0.042     ; 2.087      ;
; 2.506 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[1]~9  ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[2] ; load         ; T2          ; -0.500       ; -0.046     ; 2.144      ;
; 2.574 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[1]~9  ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[7] ; load         ; T2          ; -0.500       ; -0.046     ; 2.212      ;
; 2.631 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[2]~10 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[7] ; load         ; T2          ; -0.500       ; -0.045     ; 2.270      ;
+-------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'T2'                                                                                                                                                               ;
+--------+-----------+--------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+--------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.116 ; load      ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[1] ; load         ; T2          ; 0.500        ; 1.802      ; 3.393      ;
; -1.116 ; load      ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[2] ; load         ; T2          ; 0.500        ; 1.802      ; 3.393      ;
; -1.116 ; load      ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[7] ; load         ; T2          ; 0.500        ; 1.802      ; 3.393      ;
; -1.099 ; load      ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[0] ; load         ; T2          ; 0.500        ; 1.805      ; 3.379      ;
; -1.099 ; load      ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[6] ; load         ; T2          ; 0.500        ; 1.805      ; 3.379      ;
; -1.050 ; load      ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[3] ; load         ; T2          ; 0.500        ; 1.808      ; 3.333      ;
; -1.050 ; load      ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[4] ; load         ; T2          ; 0.500        ; 1.808      ; 3.333      ;
; -1.050 ; load      ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[5] ; load         ; T2          ; 0.500        ; 1.808      ; 3.333      ;
; -0.404 ; load      ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[1] ; load         ; T2          ; 1.000        ; 1.802      ; 3.181      ;
; -0.404 ; load      ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[2] ; load         ; T2          ; 1.000        ; 1.802      ; 3.181      ;
; -0.404 ; load      ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[7] ; load         ; T2          ; 1.000        ; 1.802      ; 3.181      ;
; -0.389 ; load      ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[0] ; load         ; T2          ; 1.000        ; 1.805      ; 3.169      ;
; -0.389 ; load      ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[6] ; load         ; T2          ; 1.000        ; 1.805      ; 3.169      ;
; -0.337 ; load      ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[3] ; load         ; T2          ; 1.000        ; 1.808      ; 3.120      ;
; -0.337 ; load      ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[4] ; load         ; T2          ; 1.000        ; 1.808      ; 3.120      ;
; -0.337 ; load      ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[5] ; load         ; T2          ; 1.000        ; 1.808      ; 3.120      ;
+--------+-----------+--------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'T2'                                                                                                                                                               ;
+-------+-----------+--------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+--------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.930 ; load      ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[3] ; load         ; T2          ; 0.000        ; 1.875      ; 2.989      ;
; 0.930 ; load      ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[4] ; load         ; T2          ; 0.000        ; 1.875      ; 2.989      ;
; 0.930 ; load      ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[5] ; load         ; T2          ; 0.000        ; 1.875      ; 2.989      ;
; 0.980 ; load      ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[0] ; load         ; T2          ; 0.000        ; 1.872      ; 3.036      ;
; 0.980 ; load      ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[6] ; load         ; T2          ; 0.000        ; 1.872      ; 3.036      ;
; 0.995 ; load      ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[1] ; load         ; T2          ; 0.000        ; 1.869      ; 3.048      ;
; 0.995 ; load      ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[2] ; load         ; T2          ; 0.000        ; 1.869      ; 3.048      ;
; 0.995 ; load      ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[7] ; load         ; T2          ; 0.000        ; 1.869      ; 3.048      ;
; 1.617 ; load      ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[3] ; load         ; T2          ; -0.500       ; 1.875      ; 3.176      ;
; 1.617 ; load      ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[4] ; load         ; T2          ; -0.500       ; 1.875      ; 3.176      ;
; 1.617 ; load      ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[5] ; load         ; T2          ; -0.500       ; 1.875      ; 3.176      ;
; 1.664 ; load      ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[0] ; load         ; T2          ; -0.500       ; 1.872      ; 3.220      ;
; 1.664 ; load      ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[6] ; load         ; T2          ; -0.500       ; 1.872      ; 3.220      ;
; 1.681 ; load      ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[1] ; load         ; T2          ; -0.500       ; 1.869      ; 3.234      ;
; 1.681 ; load      ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[2] ; load         ; T2          ; -0.500       ; 1.869      ; 3.234      ;
; 1.681 ; load      ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[7] ; load         ; T2          ; -0.500       ; 1.869      ; 3.234      ;
+-------+-----------+--------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; T2    ; -1.676 ; -10.871           ;
; T4    ; -0.942 ; -6.679            ;
; T1    ; 0.361  ; 0.000             ;
+-------+--------+-------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; T1    ; 0.208 ; 0.000             ;
; T4    ; 0.253 ; 0.000             ;
; T2    ; 0.671 ; 0.000             ;
+-------+-------+-------------------+


+---------------------------------------+
; Fast 1200mV 0C Model Recovery Summary ;
+-------+--------+----------------------+
; Clock ; Slack  ; End Point TNS        ;
+-------+--------+----------------------+
; T2    ; -0.770 ; -5.917               ;
+-------+--------+----------------------+


+--------------------------------------+
; Fast 1200mV 0C Model Removal Summary ;
+-------+-------+----------------------+
; Clock ; Slack ; End Point TNS        ;
+-------+-------+----------------------+
; T2    ; 0.555 ; 0.000                ;
+-------+-------+----------------------+


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; T2    ; -3.000 ; -11.520                         ;
; T4    ; -3.000 ; -11.520                         ;
; T1    ; -3.000 ; -6.382                          ;
; load  ; -3.000 ; -3.000                          ;
+-------+--------+---------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'T2'                                                                                                                                                                                                                                                               ;
+--------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                              ; To Node                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.676 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[2]~10 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[7] ; load         ; T2          ; 0.500        ; -0.415     ; 1.728      ;
; -1.570 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[1]~9  ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[2] ; load         ; T2          ; 0.500        ; -0.416     ; 1.621      ;
; -1.569 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[1]~9  ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[7] ; load         ; T2          ; 0.500        ; -0.416     ; 1.620      ;
; -1.553 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[4]~12 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[7] ; load         ; T2          ; 0.500        ; -0.417     ; 1.603      ;
; -1.484 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[3]~11 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[7] ; load         ; T2          ; 0.500        ; -0.418     ; 1.533      ;
; -1.475 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[6]~14 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[7] ; load         ; T2          ; 0.500        ; -0.412     ; 1.530      ;
; -1.453 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[2]~10 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[5] ; load         ; T2          ; 0.500        ; -0.407     ; 1.513      ;
; -1.448 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[2]~10 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[4] ; load         ; T2          ; 0.500        ; -0.407     ; 1.508      ;
; -1.423 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[0]~8  ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[7] ; load         ; T2          ; 0.500        ; -0.406     ; 1.484      ;
; -1.389 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[2]~10 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[2] ; load         ; T2          ; 0.500        ; -0.415     ; 1.441      ;
; -1.387 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[0]~8  ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[2] ; load         ; T2          ; 0.500        ; -0.406     ; 1.448      ;
; -1.386 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[2]~10 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[3] ; load         ; T2          ; 0.500        ; -0.407     ; 1.446      ;
; -1.378 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[1]~9  ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[4] ; load         ; T2          ; 0.500        ; -0.408     ; 1.437      ;
; -1.364 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[2]~10 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[6] ; load         ; T2          ; 0.500        ; -0.408     ; 1.423      ;
; -1.364 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[7]~15 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[7] ; load         ; T2          ; 0.500        ; -0.416     ; 1.415      ;
; -1.347 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[5]~13 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[7] ; load         ; T2          ; 0.500        ; -0.418     ; 1.396      ;
; -1.346 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[1]~9  ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[5] ; load         ; T2          ; 0.500        ; -0.408     ; 1.405      ;
; -1.330 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[4]~12 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[5] ; load         ; T2          ; 0.500        ; -0.409     ; 1.388      ;
; -1.294 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[1]~9  ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[6] ; load         ; T2          ; 0.500        ; -0.409     ; 1.352      ;
; -1.289 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[0]~8  ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[1] ; load         ; T2          ; 0.500        ; -0.406     ; 1.350      ;
; -1.288 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[3]~11 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[4] ; load         ; T2          ; 0.500        ; -0.410     ; 1.345      ;
; -1.279 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[1]~9  ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[3] ; load         ; T2          ; 0.500        ; -0.408     ; 1.338      ;
; -1.261 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[3]~11 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[5] ; load         ; T2          ; 0.500        ; -0.410     ; 1.318      ;
; -1.257 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[1]~9  ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[1] ; load         ; T2          ; 0.500        ; -0.416     ; 1.308      ;
; -1.241 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[4]~12 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[6] ; load         ; T2          ; 0.500        ; -0.410     ; 1.298      ;
; -1.204 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[3]~11 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[6] ; load         ; T2          ; 0.500        ; -0.411     ; 1.260      ;
; -1.200 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[0]~8  ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[5] ; load         ; T2          ; 0.500        ; -0.398     ; 1.269      ;
; -1.195 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[0]~8  ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[4] ; load         ; T2          ; 0.500        ; -0.398     ; 1.264      ;
; -1.133 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[0]~8  ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[3] ; load         ; T2          ; 0.500        ; -0.398     ; 1.202      ;
; -1.111 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[0]~8  ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[6] ; load         ; T2          ; 0.500        ; -0.399     ; 1.179      ;
; -1.078 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[4]~12 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[4] ; load         ; T2          ; 0.500        ; -0.409     ; 1.136      ;
; -1.074 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[5]~13 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[6] ; load         ; T2          ; 0.500        ; -0.411     ; 1.130      ;
; -1.012 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[3]~11 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[3] ; load         ; T2          ; 0.500        ; -0.410     ; 1.069      ;
; -0.942 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[5]~13 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[5] ; load         ; T2          ; 0.500        ; -0.410     ; 0.999      ;
; -0.940 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[6]~14 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[6] ; load         ; T2          ; 0.500        ; -0.405     ; 1.002      ;
; -0.882 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[1] ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[7] ; T2           ; T2          ; 1.000        ; -0.036     ; 1.833      ;
; -0.860 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[1] ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[2] ; T2           ; T2          ; 1.000        ; -0.036     ; 1.811      ;
; -0.849 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[2] ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[7] ; T2           ; T2          ; 1.000        ; -0.036     ; 1.800      ;
; -0.755 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[0] ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[7] ; T2           ; T2          ; 1.000        ; -0.043     ; 1.699      ;
; -0.719 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[0] ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[2] ; T2           ; T2          ; 1.000        ; -0.043     ; 1.663      ;
; -0.685 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[0]~8  ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[0] ; load         ; T2          ; 0.500        ; -0.399     ; 0.753      ;
; -0.675 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[7] ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[7] ; T2           ; T2          ; 1.000        ; -0.036     ; 1.626      ;
; -0.668 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[1] ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[4] ; T2           ; T2          ; 1.000        ; -0.028     ; 1.627      ;
; -0.659 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[1] ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[5] ; T2           ; T2          ; 1.000        ; -0.028     ; 1.618      ;
; -0.648 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[6] ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[7] ; T2           ; T2          ; 1.000        ; -0.043     ; 1.592      ;
; -0.636 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[4] ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[7] ; T2           ; T2          ; 1.000        ; -0.044     ; 1.579      ;
; -0.626 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[2] ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[5] ; T2           ; T2          ; 1.000        ; -0.028     ; 1.585      ;
; -0.621 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[0] ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[1] ; T2           ; T2          ; 1.000        ; -0.043     ; 1.565      ;
; -0.621 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[2] ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[4] ; T2           ; T2          ; 1.000        ; -0.028     ; 1.580      ;
; -0.592 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[1] ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[3] ; T2           ; T2          ; 1.000        ; -0.028     ; 1.551      ;
; -0.584 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[1] ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[6] ; T2           ; T2          ; 1.000        ; -0.029     ; 1.542      ;
; -0.574 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[3] ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[7] ; T2           ; T2          ; 1.000        ; -0.044     ; 1.517      ;
; -0.570 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[1] ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[1] ; T2           ; T2          ; 1.000        ; -0.036     ; 1.521      ;
; -0.562 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[2] ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[2] ; T2           ; T2          ; 1.000        ; -0.036     ; 1.513      ;
; -0.559 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[2] ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[3] ; T2           ; T2          ; 1.000        ; -0.028     ; 1.518      ;
; -0.537 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[2] ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[6] ; T2           ; T2          ; 1.000        ; -0.029     ; 1.495      ;
; -0.532 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[0] ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[5] ; T2           ; T2          ; 1.000        ; -0.035     ; 1.484      ;
; -0.527 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[0] ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[4] ; T2           ; T2          ; 1.000        ; -0.035     ; 1.479      ;
; -0.501 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[5] ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[7] ; T2           ; T2          ; 1.000        ; -0.044     ; 1.444      ;
; -0.465 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[0] ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[3] ; T2           ; T2          ; 1.000        ; -0.035     ; 1.417      ;
; -0.443 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[0] ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[6] ; T2           ; T2          ; 1.000        ; -0.036     ; 1.394      ;
; -0.413 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[4] ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[5] ; T2           ; T2          ; 1.000        ; -0.036     ; 1.364      ;
; -0.401 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[3] ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[4] ; T2           ; T2          ; 1.000        ; -0.036     ; 1.352      ;
; -0.351 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[3] ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[5] ; T2           ; T2          ; 1.000        ; -0.036     ; 1.302      ;
; -0.324 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[4] ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[6] ; T2           ; T2          ; 1.000        ; -0.037     ; 1.274      ;
; -0.317 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[3] ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[6] ; T2           ; T2          ; 1.000        ; -0.037     ; 1.267      ;
; -0.249 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[5] ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[6] ; T2           ; T2          ; 1.000        ; -0.037     ; 1.199      ;
; -0.166 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[4] ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[4] ; T2           ; T2          ; 1.000        ; -0.036     ; 1.117      ;
; -0.113 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[6] ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[6] ; T2           ; T2          ; 1.000        ; -0.036     ; 1.064      ;
; -0.102 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[3] ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[3] ; T2           ; T2          ; 1.000        ; -0.036     ; 1.053      ;
; -0.094 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[5] ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[5] ; T2           ; T2          ; 1.000        ; -0.036     ; 1.045      ;
; -0.017 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[0] ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[0] ; T2           ; T2          ; 1.000        ; -0.036     ; 0.968      ;
+--------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'T4'                                                                                                                                                                               ;
+--------+--------------------------------------------------------------------------------------------------------+------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                              ; To Node                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------+------------------------+--------------+-------------+--------------+------------+------------+
; -0.942 ; load                                                                                                   ; PC_AR:inst|273:inst|12 ; load         ; T4          ; 0.500        ; 1.133      ; 2.542      ;
; -0.923 ; load                                                                                                   ; PC_AR:inst|273:inst|13 ; load         ; T4          ; 0.500        ; 1.133      ; 2.523      ;
; -0.855 ; load                                                                                                   ; PC_AR:inst|273:inst|17 ; load         ; T4          ; 0.500        ; 1.133      ; 2.455      ;
; -0.854 ; load                                                                                                   ; PC_AR:inst|273:inst|18 ; load         ; T4          ; 0.500        ; 1.133      ; 2.454      ;
; -0.818 ; load                                                                                                   ; PC_AR:inst|273:inst|19 ; load         ; T4          ; 0.500        ; 1.140      ; 2.425      ;
; -0.764 ; load                                                                                                   ; PC_AR:inst|273:inst|14 ; load         ; T4          ; 0.500        ; 1.141      ; 2.372      ;
; -0.764 ; load                                                                                                   ; PC_AR:inst|273:inst|15 ; load         ; T4          ; 0.500        ; 1.141      ; 2.372      ;
; -0.759 ; load                                                                                                   ; PC_AR:inst|273:inst|16 ; load         ; T4          ; 0.500        ; 1.141      ; 2.367      ;
; -0.366 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[7]~15 ; PC_AR:inst|273:inst|12 ; load         ; T4          ; 0.500        ; -0.416     ; 0.417      ;
; -0.327 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[6]~14 ; PC_AR:inst|273:inst|13 ; load         ; T4          ; 0.500        ; -0.412     ; 0.382      ;
; -0.265 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[2]~10 ; PC_AR:inst|273:inst|17 ; load         ; T4          ; 0.500        ; -0.415     ; 0.317      ;
; -0.193 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[5]~13 ; PC_AR:inst|273:inst|14 ; load         ; T4          ; 0.500        ; -0.410     ; 0.250      ;
; -0.189 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[1]~9  ; PC_AR:inst|273:inst|18 ; load         ; T4          ; 0.500        ; -0.416     ; 0.240      ;
; -0.184 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[4]~12 ; PC_AR:inst|273:inst|15 ; load         ; T4          ; 0.500        ; -0.409     ; 0.242      ;
; -0.179 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[3]~11 ; PC_AR:inst|273:inst|16 ; load         ; T4          ; 0.500        ; -0.410     ; 0.236      ;
; -0.171 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[0]~8  ; PC_AR:inst|273:inst|19 ; load         ; T4          ; 0.500        ; -0.399     ; 0.239      ;
; -0.128 ; load                                                                                                   ; PC_AR:inst|273:inst|18 ; load         ; T4          ; 1.000        ; 1.133      ; 2.228      ;
; -0.068 ; load                                                                                                   ; PC_AR:inst|273:inst|12 ; load         ; T4          ; 1.000        ; 1.133      ; 2.168      ;
; -0.053 ; load                                                                                                   ; PC_AR:inst|273:inst|13 ; load         ; T4          ; 1.000        ; 1.133      ; 2.153      ;
; -0.028 ; load                                                                                                   ; PC_AR:inst|273:inst|17 ; load         ; T4          ; 1.000        ; 1.133      ; 2.128      ;
; 0.000  ; load                                                                                                   ; PC_AR:inst|273:inst|14 ; load         ; T4          ; 1.000        ; 1.141      ; 2.108      ;
; 0.000  ; load                                                                                                   ; PC_AR:inst|273:inst|15 ; load         ; T4          ; 1.000        ; 1.141      ; 2.108      ;
; 0.000  ; load                                                                                                   ; PC_AR:inst|273:inst|16 ; load         ; T4          ; 1.000        ; 1.141      ; 2.108      ;
; 0.002  ; load                                                                                                   ; PC_AR:inst|273:inst|19 ; load         ; T4          ; 1.000        ; 1.140      ; 2.105      ;
; 0.289  ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[0] ; PC_AR:inst|273:inst|19 ; T2           ; T4          ; 1.000        ; -0.044     ; 0.634      ;
; 0.295  ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[7] ; PC_AR:inst|273:inst|12 ; T2           ; T4          ; 1.000        ; -0.044     ; 0.628      ;
; 0.296  ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[6] ; PC_AR:inst|273:inst|13 ; T2           ; T4          ; 1.000        ; -0.051     ; 0.620      ;
; 0.318  ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[4] ; PC_AR:inst|273:inst|15 ; T2           ; T4          ; 1.000        ; -0.044     ; 0.605      ;
; 0.318  ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[3] ; PC_AR:inst|273:inst|16 ; T2           ; T4          ; 1.000        ; -0.044     ; 0.605      ;
; 0.319  ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[5] ; PC_AR:inst|273:inst|14 ; T2           ; T4          ; 1.000        ; -0.044     ; 0.604      ;
; 0.337  ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[2] ; PC_AR:inst|273:inst|17 ; T2           ; T4          ; 1.000        ; -0.044     ; 0.586      ;
; 0.375  ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[1] ; PC_AR:inst|273:inst|18 ; T2           ; T4          ; 1.000        ; -0.044     ; 0.548      ;
+--------+--------------------------------------------------------------------------------------------------------+------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'T1'                                                                                                                                                                                        ;
+-------+------------------------+------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.361 ; PC_AR:inst|273:inst|18 ; lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_l4a1:auto_generated|ram_block1a0~porta_address_reg0 ; T4           ; T1          ; 1.000        ; 0.139      ; 0.767      ;
; 0.418 ; PC_AR:inst|273:inst|12 ; lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_l4a1:auto_generated|ram_block1a0~porta_address_reg0 ; T4           ; T1          ; 1.000        ; 0.139      ; 0.710      ;
; 0.420 ; PC_AR:inst|273:inst|17 ; lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_l4a1:auto_generated|ram_block1a0~porta_address_reg0 ; T4           ; T1          ; 1.000        ; 0.139      ; 0.708      ;
; 0.422 ; PC_AR:inst|273:inst|16 ; lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_l4a1:auto_generated|ram_block1a0~porta_address_reg0 ; T4           ; T1          ; 1.000        ; 0.131      ; 0.698      ;
; 0.427 ; PC_AR:inst|273:inst|13 ; lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_l4a1:auto_generated|ram_block1a0~porta_address_reg0 ; T4           ; T1          ; 1.000        ; 0.139      ; 0.701      ;
; 0.440 ; PC_AR:inst|273:inst|14 ; lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_l4a1:auto_generated|ram_block1a0~porta_address_reg0 ; T4           ; T1          ; 1.000        ; 0.131      ; 0.680      ;
; 0.441 ; PC_AR:inst|273:inst|15 ; lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_l4a1:auto_generated|ram_block1a0~porta_address_reg0 ; T4           ; T1          ; 1.000        ; 0.131      ; 0.679      ;
; 0.442 ; PC_AR:inst|273:inst|19 ; lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_l4a1:auto_generated|ram_block1a0~porta_address_reg0 ; T4           ; T1          ; 1.000        ; 0.132      ; 0.679      ;
+-------+------------------------+------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'T1'                                                                                                                                                                                         ;
+-------+------------------------+------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.208 ; PC_AR:inst|273:inst|15 ; lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_l4a1:auto_generated|ram_block1a0~porta_address_reg0 ; T4           ; T1          ; 0.000        ; 0.227      ; 0.579      ;
; 0.209 ; PC_AR:inst|273:inst|19 ; lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_l4a1:auto_generated|ram_block1a0~porta_address_reg0 ; T4           ; T1          ; 0.000        ; 0.228      ; 0.581      ;
; 0.209 ; PC_AR:inst|273:inst|14 ; lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_l4a1:auto_generated|ram_block1a0~porta_address_reg0 ; T4           ; T1          ; 0.000        ; 0.227      ; 0.580      ;
; 0.213 ; PC_AR:inst|273:inst|13 ; lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_l4a1:auto_generated|ram_block1a0~porta_address_reg0 ; T4           ; T1          ; 0.000        ; 0.235      ; 0.592      ;
; 0.221 ; PC_AR:inst|273:inst|17 ; lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_l4a1:auto_generated|ram_block1a0~porta_address_reg0 ; T4           ; T1          ; 0.000        ; 0.235      ; 0.600      ;
; 0.221 ; PC_AR:inst|273:inst|12 ; lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_l4a1:auto_generated|ram_block1a0~porta_address_reg0 ; T4           ; T1          ; 0.000        ; 0.235      ; 0.600      ;
; 0.223 ; PC_AR:inst|273:inst|16 ; lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_l4a1:auto_generated|ram_block1a0~porta_address_reg0 ; T4           ; T1          ; 0.000        ; 0.227      ; 0.594      ;
; 0.266 ; PC_AR:inst|273:inst|18 ; lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_l4a1:auto_generated|ram_block1a0~porta_address_reg0 ; T4           ; T1          ; 0.000        ; 0.235      ; 0.645      ;
+-------+------------------------+------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'T4'                                                                                                                                                                               ;
+-------+--------------------------------------------------------------------------------------------------------+------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                              ; To Node                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------+------------------------+--------------+-------------+--------------+------------+------------+
; 0.253 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[1] ; PC_AR:inst|273:inst|18 ; T2           ; T4          ; 0.000        ; 0.044      ; 0.421      ;
; 0.326 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[5] ; PC_AR:inst|273:inst|14 ; T2           ; T4          ; 0.000        ; 0.044      ; 0.494      ;
; 0.330 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[0] ; PC_AR:inst|273:inst|19 ; T2           ; T4          ; 0.000        ; 0.044      ; 0.498      ;
; 0.335 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[4] ; PC_AR:inst|273:inst|15 ; T2           ; T4          ; 0.000        ; 0.044      ; 0.503      ;
; 0.335 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[3] ; PC_AR:inst|273:inst|16 ; T2           ; T4          ; 0.000        ; 0.044      ; 0.503      ;
; 0.337 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[2] ; PC_AR:inst|273:inst|17 ; T2           ; T4          ; 0.000        ; 0.044      ; 0.505      ;
; 0.370 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[6] ; PC_AR:inst|273:inst|13 ; T2           ; T4          ; 0.000        ; 0.037      ; 0.531      ;
; 0.375 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[7] ; PC_AR:inst|273:inst|12 ; T2           ; T4          ; 0.000        ; 0.044      ; 0.543      ;
; 0.593 ; load                                                                                                   ; PC_AR:inst|273:inst|16 ; load         ; T4          ; 0.000        ; 1.185      ; 1.902      ;
; 0.595 ; load                                                                                                   ; PC_AR:inst|273:inst|15 ; load         ; T4          ; 0.000        ; 1.185      ; 1.904      ;
; 0.596 ; load                                                                                                   ; PC_AR:inst|273:inst|14 ; load         ; T4          ; 0.000        ; 1.185      ; 1.905      ;
; 0.664 ; load                                                                                                   ; PC_AR:inst|273:inst|12 ; load         ; T4          ; 0.000        ; 1.177      ; 1.965      ;
; 0.683 ; load                                                                                                   ; PC_AR:inst|273:inst|19 ; load         ; T4          ; 0.000        ; 1.184      ; 1.991      ;
; 0.713 ; load                                                                                                   ; PC_AR:inst|273:inst|18 ; load         ; T4          ; 0.000        ; 1.177      ; 2.014      ;
; 0.715 ; load                                                                                                   ; PC_AR:inst|273:inst|17 ; load         ; T4          ; 0.000        ; 1.177      ; 2.016      ;
; 0.739 ; load                                                                                                   ; PC_AR:inst|273:inst|13 ; load         ; T4          ; 0.000        ; 1.177      ; 2.040      ;
; 0.896 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[0]~8  ; PC_AR:inst|273:inst|19 ; load         ; T4          ; -0.500       ; -0.321     ; 0.199      ;
; 0.904 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[4]~12 ; PC_AR:inst|273:inst|15 ; load         ; T4          ; -0.500       ; -0.331     ; 0.197      ;
; 0.905 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[3]~11 ; PC_AR:inst|273:inst|16 ; load         ; T4          ; -0.500       ; -0.332     ; 0.197      ;
; 0.913 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[1]~9  ; PC_AR:inst|273:inst|18 ; load         ; T4          ; -0.500       ; -0.338     ; 0.199      ;
; 0.919 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[5]~13 ; PC_AR:inst|273:inst|14 ; load         ; T4          ; -0.500       ; -0.332     ; 0.211      ;
; 0.970 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[2]~10 ; PC_AR:inst|273:inst|17 ; load         ; T4          ; -0.500       ; -0.337     ; 0.257      ;
; 1.021 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[6]~14 ; PC_AR:inst|273:inst|13 ; load         ; T4          ; -0.500       ; -0.335     ; 0.310      ;
; 1.080 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[7]~15 ; PC_AR:inst|273:inst|12 ; load         ; T4          ; -0.500       ; -0.338     ; 0.366      ;
; 1.397 ; load                                                                                                   ; PC_AR:inst|273:inst|19 ; load         ; T4          ; -0.500       ; 1.184      ; 2.205      ;
; 1.434 ; load                                                                                                   ; PC_AR:inst|273:inst|16 ; load         ; T4          ; -0.500       ; 1.185      ; 2.243      ;
; 1.435 ; load                                                                                                   ; PC_AR:inst|273:inst|14 ; load         ; T4          ; -0.500       ; 1.185      ; 2.244      ;
; 1.436 ; load                                                                                                   ; PC_AR:inst|273:inst|15 ; load         ; T4          ; -0.500       ; 1.185      ; 2.245      ;
; 1.452 ; load                                                                                                   ; PC_AR:inst|273:inst|17 ; load         ; T4          ; -0.500       ; 1.177      ; 2.253      ;
; 1.473 ; load                                                                                                   ; PC_AR:inst|273:inst|13 ; load         ; T4          ; -0.500       ; 1.177      ; 2.274      ;
; 1.518 ; load                                                                                                   ; PC_AR:inst|273:inst|18 ; load         ; T4          ; -0.500       ; 1.177      ; 2.319      ;
; 1.539 ; load                                                                                                   ; PC_AR:inst|273:inst|12 ; load         ; T4          ; -0.500       ; 1.177      ; 2.340      ;
+-------+--------------------------------------------------------------------------------------------------------+------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'T2'                                                                                                                                                                                                                                                               ;
+-------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                              ; To Node                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.671 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[0] ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[0] ; T2           ; T2          ; 0.000        ; 0.036      ; 0.791      ;
; 0.734 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[6] ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[6] ; T2           ; T2          ; 0.000        ; 0.036      ; 0.854      ;
; 0.747 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[5] ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[5] ; T2           ; T2          ; 0.000        ; 0.036      ; 0.867      ;
; 0.757 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[3] ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[3] ; T2           ; T2          ; 0.000        ; 0.036      ; 0.877      ;
; 0.819 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[4] ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[4] ; T2           ; T2          ; 0.000        ; 0.036      ; 0.939      ;
; 0.828 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[5] ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[6] ; T2           ; T2          ; 0.000        ; 0.035      ; 0.947      ;
; 0.903 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[3] ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[6] ; T2           ; T2          ; 0.000        ; 0.035      ; 1.022      ;
; 0.903 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[4]~12 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[4] ; load         ; T2          ; -0.500       ; -0.331     ; 0.196      ;
; 0.906 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[4] ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[6] ; T2           ; T2          ; 0.000        ; 0.035      ; 1.025      ;
; 0.917 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[3] ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[5] ; T2           ; T2          ; 0.000        ; 0.036      ; 1.037      ;
; 0.920 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[4] ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[5] ; T2           ; T2          ; 0.000        ; 0.036      ; 1.040      ;
; 0.962 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[3] ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[4] ; T2           ; T2          ; 0.000        ; 0.036      ; 1.082      ;
; 0.963 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[0] ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[3] ; T2           ; T2          ; 0.000        ; 0.037      ; 1.084      ;
; 0.969 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[2]~10 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[2] ; load         ; T2          ; -0.500       ; -0.337     ; 0.256      ;
; 1.014 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[0] ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[6] ; T2           ; T2          ; 0.000        ; 0.036      ; 1.134      ;
; 1.028 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[0] ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[5] ; T2           ; T2          ; 0.000        ; 0.037      ; 1.149      ;
; 1.042 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[2] ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[3] ; T2           ; T2          ; 0.000        ; 0.044      ; 1.170      ;
; 1.042 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[3]~11 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[3] ; load         ; T2          ; -0.500       ; -0.332     ; 0.334      ;
; 1.048 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[5] ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[7] ; T2           ; T2          ; 0.000        ; 0.028      ; 1.160      ;
; 1.058 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[5]~13 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[5] ; load         ; T2          ; -0.500       ; -0.332     ; 0.350      ;
; 1.073 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[0] ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[4] ; T2           ; T2          ; 0.000        ; 0.037      ; 1.194      ;
; 1.085 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[0] ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[1] ; T2           ; T2          ; 0.000        ; 0.029      ; 1.198      ;
; 1.093 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[2] ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[6] ; T2           ; T2          ; 0.000        ; 0.043      ; 1.220      ;
; 1.100 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[6] ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[7] ; T2           ; T2          ; 0.000        ; 0.029      ; 1.213      ;
; 1.107 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[2] ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[5] ; T2           ; T2          ; 0.000        ; 0.044      ; 1.235      ;
; 1.116 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[1] ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[3] ; T2           ; T2          ; 0.000        ; 0.044      ; 1.244      ;
; 1.123 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[3] ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[7] ; T2           ; T2          ; 0.000        ; 0.028      ; 1.235      ;
; 1.126 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[4] ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[7] ; T2           ; T2          ; 0.000        ; 0.028      ; 1.238      ;
; 1.131 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[2] ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[2] ; T2           ; T2          ; 0.000        ; 0.036      ; 1.251      ;
; 1.143 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[1] ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[1] ; T2           ; T2          ; 0.000        ; 0.036      ; 1.263      ;
; 1.146 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[1]~9  ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[1] ; load         ; T2          ; -0.500       ; -0.338     ; 0.432      ;
; 1.152 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[2] ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[4] ; T2           ; T2          ; 0.000        ; 0.044      ; 1.280      ;
; 1.167 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[1] ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[6] ; T2           ; T2          ; 0.000        ; 0.043      ; 1.294      ;
; 1.176 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[0]~8  ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[0] ; load         ; T2          ; -0.500       ; -0.321     ; 0.479      ;
; 1.181 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[1] ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[5] ; T2           ; T2          ; 0.000        ; 0.044      ; 1.309      ;
; 1.198 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[0] ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[2] ; T2           ; T2          ; 0.000        ; 0.029      ; 1.311      ;
; 1.218 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[6]~14 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[6] ; load         ; T2          ; -0.500       ; -0.328     ; 0.514      ;
; 1.226 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[1] ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[4] ; T2           ; T2          ; 0.000        ; 0.044      ; 1.354      ;
; 1.234 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[0] ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[7] ; T2           ; T2          ; 0.000        ; 0.029      ; 1.347      ;
; 1.276 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[7] ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[7] ; T2           ; T2          ; 0.000        ; 0.036      ; 1.396      ;
; 1.313 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[2] ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[7] ; T2           ; T2          ; 0.000        ; 0.036      ; 1.433      ;
; 1.351 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[1] ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[2] ; T2           ; T2          ; 0.000        ; 0.036      ; 1.471      ;
; 1.387 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[1] ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[7] ; T2           ; T2          ; 0.000        ; 0.036      ; 1.507      ;
; 1.598 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[0]~8  ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[3] ; load         ; T2          ; -0.500       ; -0.320     ; 0.902      ;
; 1.616 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[5]~13 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[6] ; load         ; T2          ; -0.500       ; -0.333     ; 0.907      ;
; 1.649 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[0]~8  ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[6] ; load         ; T2          ; -0.500       ; -0.321     ; 0.952      ;
; 1.663 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[0]~8  ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[5] ; load         ; T2          ; -0.500       ; -0.320     ; 0.967      ;
; 1.708 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[0]~8  ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[4] ; load         ; T2          ; -0.500       ; -0.320     ; 1.012      ;
; 1.720 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[0]~8  ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[1] ; load         ; T2          ; -0.500       ; -0.328     ; 1.016      ;
; 1.726 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[4]~12 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[6] ; load         ; T2          ; -0.500       ; -0.332     ; 1.018      ;
; 1.740 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[3]~11 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[6] ; load         ; T2          ; -0.500       ; -0.333     ; 1.031      ;
; 1.741 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[4]~12 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[5] ; load         ; T2          ; -0.500       ; -0.331     ; 1.034      ;
; 1.754 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[3]~11 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[5] ; load         ; T2          ; -0.500       ; -0.332     ; 1.046      ;
; 1.772 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[1]~9  ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[3] ; load         ; T2          ; -0.500       ; -0.330     ; 1.066      ;
; 1.799 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[3]~11 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[4] ; load         ; T2          ; -0.500       ; -0.332     ; 1.091      ;
; 1.804 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[2]~10 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[3] ; load         ; T2          ; -0.500       ; -0.329     ; 1.099      ;
; 1.823 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[1]~9  ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[6] ; load         ; T2          ; -0.500       ; -0.331     ; 1.116      ;
; 1.833 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[0]~8  ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[2] ; load         ; T2          ; -0.500       ; -0.328     ; 1.129      ;
; 1.836 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[5]~13 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[7] ; load         ; T2          ; -0.500       ; -0.340     ; 1.120      ;
; 1.837 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[1]~9  ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[5] ; load         ; T2          ; -0.500       ; -0.330     ; 1.131      ;
; 1.849 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[7]~15 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[7] ; load         ; T2          ; -0.500       ; -0.338     ; 1.135      ;
; 1.855 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[2]~10 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[6] ; load         ; T2          ; -0.500       ; -0.330     ; 1.149      ;
; 1.869 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[2]~10 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[5] ; load         ; T2          ; -0.500       ; -0.329     ; 1.164      ;
; 1.869 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[0]~8  ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[7] ; load         ; T2          ; -0.500       ; -0.328     ; 1.165      ;
; 1.882 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[1]~9  ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[4] ; load         ; T2          ; -0.500       ; -0.330     ; 1.176      ;
; 1.891 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[6]~14 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[7] ; load         ; T2          ; -0.500       ; -0.335     ; 1.180      ;
; 1.914 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[2]~10 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[4] ; load         ; T2          ; -0.500       ; -0.329     ; 1.209      ;
; 1.947 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[4]~12 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[7] ; load         ; T2          ; -0.500       ; -0.339     ; 1.232      ;
; 1.960 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[3]~11 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[7] ; load         ; T2          ; -0.500       ; -0.340     ; 1.244      ;
; 2.007 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[1]~9  ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[2] ; load         ; T2          ; -0.500       ; -0.338     ; 1.293      ;
; 2.043 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[1]~9  ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[7] ; load         ; T2          ; -0.500       ; -0.338     ; 1.329      ;
; 2.075 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|latch_signal[2]~10 ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[7] ; load         ; T2          ; -0.500       ; -0.337     ; 1.362      ;
+-------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'T2'                                                                                                                                                               ;
+--------+-----------+--------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+--------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.770 ; load      ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[1] ; load         ; T2          ; 0.500        ; 1.133      ; 2.370      ;
; -0.770 ; load      ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[2] ; load         ; T2          ; 0.500        ; 1.133      ; 2.370      ;
; -0.770 ; load      ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[7] ; load         ; T2          ; 0.500        ; 1.133      ; 2.370      ;
; -0.737 ; load      ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[0] ; load         ; T2          ; 0.500        ; 1.140      ; 2.344      ;
; -0.737 ; load      ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[6] ; load         ; T2          ; 0.500        ; 1.140      ; 2.344      ;
; -0.711 ; load      ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[3] ; load         ; T2          ; 0.500        ; 1.141      ; 2.319      ;
; -0.711 ; load      ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[4] ; load         ; T2          ; 0.500        ; 1.141      ; 2.319      ;
; -0.711 ; load      ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[5] ; load         ; T2          ; 0.500        ; 1.141      ; 2.319      ;
; 0.103  ; load      ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[1] ; load         ; T2          ; 1.000        ; 1.133      ; 1.997      ;
; 0.103  ; load      ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[2] ; load         ; T2          ; 1.000        ; 1.133      ; 1.997      ;
; 0.103  ; load      ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[7] ; load         ; T2          ; 1.000        ; 1.133      ; 1.997      ;
; 0.137  ; load      ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[0] ; load         ; T2          ; 1.000        ; 1.140      ; 1.970      ;
; 0.137  ; load      ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[6] ; load         ; T2          ; 1.000        ; 1.140      ; 1.970      ;
; 0.161  ; load      ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[3] ; load         ; T2          ; 1.000        ; 1.141      ; 1.947      ;
; 0.161  ; load      ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[4] ; load         ; T2          ; 1.000        ; 1.141      ; 1.947      ;
; 0.161  ; load      ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[5] ; load         ; T2          ; 1.000        ; 1.141      ; 1.947      ;
+--------+-----------+--------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'T2'                                                                                                                                                               ;
+-------+-----------+--------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+--------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.555 ; load      ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[3] ; load         ; T2          ; 0.000        ; 1.185      ; 1.864      ;
; 0.555 ; load      ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[4] ; load         ; T2          ; 0.000        ; 1.185      ; 1.864      ;
; 0.555 ; load      ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[5] ; load         ; T2          ; 0.000        ; 1.185      ; 1.864      ;
; 0.579 ; load      ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[0] ; load         ; T2          ; 0.000        ; 1.184      ; 1.887      ;
; 0.579 ; load      ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[6] ; load         ; T2          ; 0.000        ; 1.184      ; 1.887      ;
; 0.611 ; load      ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[1] ; load         ; T2          ; 0.000        ; 1.177      ; 1.912      ;
; 0.611 ; load      ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[2] ; load         ; T2          ; 0.000        ; 1.177      ; 1.912      ;
; 0.611 ; load      ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[7] ; load         ; T2          ; 0.000        ; 1.177      ; 1.912      ;
; 1.407 ; load      ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[3] ; load         ; T2          ; -0.500       ; 1.185      ; 2.216      ;
; 1.407 ; load      ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[4] ; load         ; T2          ; -0.500       ; 1.185      ; 2.216      ;
; 1.407 ; load      ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[5] ; load         ; T2          ; -0.500       ; 1.185      ; 2.216      ;
; 1.432 ; load      ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[0] ; load         ; T2          ; -0.500       ; 1.184      ; 2.240      ;
; 1.432 ; load      ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[6] ; load         ; T2          ; -0.500       ; 1.184      ; 2.240      ;
; 1.464 ; load      ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[1] ; load         ; T2          ; -0.500       ; 1.177      ; 2.265      ;
; 1.464 ; load      ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[2] ; load         ; T2          ; -0.500       ; 1.177      ; 2.265      ;
; 1.464 ; load      ; PC_AR:inst|counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_b6j:auto_generated|counter_reg_bit[7] ; load         ; T2          ; -0.500       ; 1.177      ; 2.265      ;
+-------+-----------+--------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                           ;
+------------------+---------+-------+----------+---------+---------------------+
; Clock            ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack ; -2.745  ; 0.208 ; -1.268   ; 0.555   ; -3.000              ;
;  T1              ; -0.021  ; 0.208 ; N/A      ; N/A     ; -3.000              ;
;  T2              ; -2.745  ; 0.671 ; -1.268   ; 0.555   ; -3.000              ;
;  T4              ; -1.609  ; 0.253 ; N/A      ; N/A     ; -3.000              ;
;  load            ; N/A     ; N/A   ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS  ; -29.019 ; 0.0   ; -9.828   ; 0.0     ; -34.522             ;
;  T1              ; -0.021  ; 0.000 ; N/A      ; N/A     ; -9.522              ;
;  T2              ; -17.806 ; 0.000 ; -9.828   ; 0.000   ; -11.520             ;
;  T4              ; -11.192 ; 0.000 ; N/A      ; N/A     ; -11.520             ;
;  load            ; N/A     ; N/A   ; N/A      ; N/A     ; -3.000              ;
+------------------+---------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; q[7]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; q[6]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; q[5]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; q[4]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; q[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; q[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; q[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; q[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; we                      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; T1                      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data[7]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data[6]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data[5]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data[4]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data[3]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data[2]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data[1]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data[0]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PC_B                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; D[0]                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; load                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clr                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; T4                      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; D[1]                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; D[2]                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; D[3]                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; D[4]                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; D[5]                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; D[6]                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; D[7]                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; T2                      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; q[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; q[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; q[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; q[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; q[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; q[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; q[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.33 V              ; -0.00616 V          ; 0.191 V                              ; 0.099 V                              ; 2.83e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.33 V             ; -0.00616 V         ; 0.191 V                             ; 0.099 V                             ; 2.83e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; q[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.45e-09 V                   ; 2.38 V              ; -0.0609 V           ; 0.148 V                              ; 0.095 V                              ; 2.82e-10 s                  ; 2.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.45e-09 V                  ; 2.38 V             ; -0.0609 V          ; 0.148 V                             ; 0.095 V                             ; 2.82e-10 s                 ; 2.59e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.61e-09 V                   ; 2.38 V              ; -0.00274 V          ; 0.141 V                              ; 0.006 V                              ; 4.7e-10 s                   ; 6.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.61e-09 V                  ; 2.38 V             ; -0.00274 V         ; 0.141 V                             ; 0.006 V                             ; 4.7e-10 s                  ; 6.02e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; q[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; q[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; q[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; q[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; q[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; q[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; q[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.33 V              ; -0.00344 V          ; 0.134 V                              ; 0.075 V                              ; 3.33e-09 s                  ; 3.16e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.33 V             ; -0.00344 V         ; 0.134 V                             ; 0.075 V                             ; 3.33e-09 s                 ; 3.16e-09 s                 ; Yes                       ; Yes                       ;
; q[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.74e-07 V                   ; 2.36 V              ; -0.0201 V           ; 0.072 V                              ; 0.033 V                              ; 4.04e-10 s                  ; 3.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.74e-07 V                  ; 2.36 V             ; -0.0201 V          ; 0.072 V                             ; 0.033 V                             ; 4.04e-10 s                 ; 3.29e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.45e-07 V                   ; 2.35 V              ; -0.00643 V          ; 0.081 V                              ; 0.031 V                              ; 5.31e-10 s                  ; 7.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.45e-07 V                  ; 2.35 V             ; -0.00643 V         ; 0.081 V                             ; 0.031 V                             ; 5.31e-10 s                 ; 7.59e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; q[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; q[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; q[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; q[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; q[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; q[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; q[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; q[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; T4         ; T1       ; 8        ; 0        ; 0        ; 0        ;
; load       ; T2       ; 0        ; 44       ; 0        ; 0        ;
; T2         ; T2       ; 36       ; 0        ; 0        ; 0        ;
; load       ; T4       ; 16       ; 24       ; 0        ; 0        ;
; T2         ; T4       ; 8        ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; T4         ; T1       ; 8        ; 0        ; 0        ; 0        ;
; load       ; T2       ; 0        ; 44       ; 0        ; 0        ;
; T2         ; T2       ; 36       ; 0        ; 0        ; 0        ;
; load       ; T4       ; 16       ; 24       ; 0        ; 0        ;
; T2         ; T4       ; 8        ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Recovery Transfers                                                ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; load       ; T2       ; 8        ; 8        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Removal Transfers                                                 ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; load       ; T2       ; 8        ; 8        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 19    ; 19   ;
; Unconstrained Input Port Paths  ; 57    ; 57   ;
; Unconstrained Output Ports      ; 8     ; 8    ;
; Unconstrained Output Port Paths ; 8     ; 8    ;
+---------------------------------+-------+------+


+-------------------------------------+
; Clock Status Summary                ;
+--------+-------+------+-------------+
; Target ; Clock ; Type ; Status      ;
+--------+-------+------+-------------+
; T1     ; T1    ; Base ; Constrained ;
; T2     ; T2    ; Base ; Constrained ;
; T4     ; T4    ; Base ; Constrained ;
; load   ; load  ; Base ; Constrained ;
+--------+-------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; D[0]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D[1]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D[2]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D[3]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D[4]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D[5]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D[6]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D[7]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC_B       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; clr        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data[0]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data[1]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data[2]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data[3]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data[4]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data[5]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data[6]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data[7]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; we         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; q[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; q[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; q[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; q[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; q[4]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; q[5]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; q[6]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; q[7]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; D[0]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D[1]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D[2]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D[3]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D[4]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D[5]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D[6]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D[7]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC_B       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; clr        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data[0]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data[1]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data[2]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data[3]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data[4]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data[5]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data[6]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data[7]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; we         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; q[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; q[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; q[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; q[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; q[4]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; q[5]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; q[6]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; q[7]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Tue Nov 01 11:21:56 2022
Info: Command: quartus_sta PC_AR_RAM -c PC_AR_RAM
Info: qsta_default_script.tcl version: #3
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Warning (335093): TimeQuest Timing Analyzer is analyzing 8 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'PC_AR_RAM.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name T1 T1
    Info (332105): create_clock -period 1.000 -name T4 T4
    Info (332105): create_clock -period 1.000 -name T2 T2
    Info (332105): create_clock -period 1.000 -name load load
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -2.745
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.745             -17.806 T2 
    Info (332119):    -1.609             -11.192 T4 
    Info (332119):    -0.021              -0.021 T1 
Info (332146): Worst-case hold slack is 0.460
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.460               0.000 T1 
    Info (332119):     0.508               0.000 T4 
    Info (332119):     0.739               0.000 T2 
Info (332146): Worst-case recovery slack is -1.268
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.268              -9.828 T2 
Info (332146): Worst-case removal slack is 1.019
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.019               0.000 T2 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -11.000 T2 
    Info (332119):    -3.000             -11.000 T4 
    Info (332119):    -3.000              -9.522 T1 
    Info (332119):    -3.000              -3.000 load 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -2.380
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.380             -15.313 T2 
    Info (332119):    -1.433             -10.150 T4 
    Info (332119):     0.059               0.000 T1 
Info (332146): Worst-case hold slack is 0.442
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.442               0.000 T1 
    Info (332119):     0.453               0.000 T4 
    Info (332119):     0.681               0.000 T2 
Info (332146): Worst-case recovery slack is -1.116
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.116              -8.696 T2 
Info (332146): Worst-case removal slack is 0.930
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.930               0.000 T2 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -11.000 T2 
    Info (332119):    -3.000             -11.000 T4 
    Info (332119):    -3.000              -9.522 T1 
    Info (332119):    -3.000              -3.000 load 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.676
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.676             -10.871 T2 
    Info (332119):    -0.942              -6.679 T4 
    Info (332119):     0.361               0.000 T1 
Info (332146): Worst-case hold slack is 0.208
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.208               0.000 T1 
    Info (332119):     0.253               0.000 T4 
    Info (332119):     0.671               0.000 T2 
Info (332146): Worst-case recovery slack is -0.770
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.770              -5.917 T2 
Info (332146): Worst-case removal slack is 0.555
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.555               0.000 T2 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -11.520 T2 
    Info (332119):    -3.000             -11.520 T4 
    Info (332119):    -3.000              -6.382 T1 
    Info (332119):    -3.000              -3.000 load 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 4906 megabytes
    Info: Processing ended: Tue Nov 01 11:21:57 2022
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:02


