{
  "design": {
    "design_info": {
      "boundary_crc": "0xEBFE7B515FB7234C",
      "device": "xc7vx690tffg1761-2",
      "name": "design_1",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2019.1"
    },
    "design_tree": {
      "mig_7series_0": "",
      "xdma_0": "",
      "util_ds_buf": "",
      "axi_smc": "",
      "rst_mig_7series_0_200M": "",
      "rst_mig_7series_0_189M": "",
      "xdma_0_axi_periph": {
        "s00_couplers": {
          "auto_cc": ""
        }
      },
      "system_ila_0": "",
      "ASICBuffer_0": ""
    },
    "interface_ports": {
      "ddr3_sdram_socket_j1_j3": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:ddrx_rtl:1.0"
      },
      "sys_diff_clock": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "FREQ_HZ": {
            "value": "100000000"
          }
        }
      },
      "ddr3_sdram_socket_j1_j3_0": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:ddrx_rtl:1.0"
      },
      "sys_diff_clock_0": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "FREQ_HZ": {
            "value": "100000000"
          }
        }
      },
      "pci_express_x8": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:pcie_7x_mgt_rtl:1.0"
      },
      "pcie_refclk": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "FREQ_HZ": {
            "value": "100000000"
          }
        }
      }
    },
    "ports": {
      "pcie_perstn": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "POLARITY": {
            "value": "ACTIVE_LOW"
          }
        }
      },
      "reset": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "POLARITY": {
            "value": "ACTIVE_HIGH"
          }
        }
      }
    },
    "components": {
      "mig_7series_0": {
        "vlnv": "xilinx.com:ip:mig_7series:4.2",
        "xci_name": "design_1_mig_7series_0_0",
        "parameters": {
          "BOARD_MIG_PARAM": {
            "value": "ddr3_sdram_socket_j1_j3"
          },
          "RESET_BOARD_INTERFACE": {
            "value": "reset"
          }
        }
      },
      "xdma_0": {
        "vlnv": "xilinx.com:ip:xdma:4.1",
        "xci_name": "design_1_xdma_0_0",
        "parameters": {
          "PCIE_BOARD_INTERFACE": {
            "value": "pci_express_x8"
          },
          "PF0_DEVICE_ID_mqdma": {
            "value": "9038"
          },
          "PF2_DEVICE_ID_mqdma": {
            "value": "9038"
          },
          "PF3_DEVICE_ID_mqdma": {
            "value": "9038"
          },
          "SYS_RST_N_BOARD_INTERFACE": {
            "value": "pcie_perstn"
          },
          "axi_data_width": {
            "value": "256_bit"
          },
          "axil_master_64bit_en": {
            "value": "true"
          },
          "axil_master_prefetchable": {
            "value": "true"
          },
          "axilite_master_en": {
            "value": "true"
          },
          "axisten_freq": {
            "value": "250"
          },
          "pf0_base_class_menu": {
            "value": "Memory_controller"
          },
          "pf0_class_code_base": {
            "value": "05"
          },
          "pf0_class_code_interface": {
            "value": "00"
          },
          "pf0_class_code_sub": {
            "value": "80"
          },
          "pf0_device_id": {
            "value": "9018"
          },
          "pf0_sub_class_interface_menu": {
            "value": "Other_memory_controller"
          },
          "pl_link_cap_max_link_speed": {
            "value": "8.0_GT/s"
          },
          "plltype": {
            "value": "QPLL1"
          },
          "xdma_axi_intf_mm": {
            "value": "AXI_Memory_Mapped"
          },
          "xdma_rnum_chnl": {
            "value": "4"
          },
          "xdma_sts_ports": {
            "value": "false"
          },
          "xdma_wnum_chnl": {
            "value": "4"
          }
        }
      },
      "util_ds_buf": {
        "vlnv": "xilinx.com:ip:util_ds_buf:2.1",
        "xci_name": "design_1_util_ds_buf_0",
        "parameters": {
          "DIFF_CLK_IN_BOARD_INTERFACE": {
            "value": "pcie_refclk"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          }
        }
      },
      "axi_smc": {
        "vlnv": "xilinx.com:ip:smartconnect:1.0",
        "xci_name": "design_1_axi_smc_0",
        "parameters": {
          "NUM_CLKS": {
            "value": "3"
          },
          "NUM_MI": {
            "value": "2"
          },
          "NUM_SI": {
            "value": "2"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "bridges": [
              "M00_AXI",
              "M01_AXI"
            ]
          },
          "S01_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "bridges": [
              "M00_AXI",
              "M01_AXI"
            ]
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        }
      },
      "rst_mig_7series_0_200M": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "design_1_rst_mig_7series_0_200M_0"
      },
      "rst_mig_7series_0_189M": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "design_1_rst_mig_7series_0_189M_0"
      },
      "xdma_0_axi_periph": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_name": "design_1_xdma_0_axi_periph_0",
        "parameters": {
          "NUM_MI": {
            "value": "1"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_cc": {
                "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                "xci_name": "design_1_auto_cc_0"
              }
            },
            "interface_nets": {
              "s00_couplers_to_auto_cc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_cc/S_AXI"
                ]
              },
              "auto_cc_to_s00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_cc/M_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "auto_cc/m_axi_aclk"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_cc/s_axi_aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "auto_cc/m_axi_aresetn"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_cc/s_axi_aresetn"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "xdma_0_axi_periph_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "s00_couplers_to_xdma_0_axi_periph": {
            "interface_ports": [
              "M00_AXI",
              "s00_couplers/M_AXI"
            ]
          }
        },
        "nets": {
          "xdma_0_axi_periph_ACLK_net": {
            "ports": [
              "M00_ACLK",
              "s00_couplers/M_ACLK"
            ]
          },
          "xdma_0_axi_periph_ARESETN_net": {
            "ports": [
              "M00_ARESETN",
              "s00_couplers/M_ARESETN"
            ]
          },
          "S00_ACLK_1": {
            "ports": [
              "S00_ACLK",
              "s00_couplers/S_ACLK"
            ]
          },
          "S00_ARESETN_1": {
            "ports": [
              "S00_ARESETN",
              "s00_couplers/S_ARESETN"
            ]
          }
        }
      },
      "system_ila_0": {
        "vlnv": "xilinx.com:ip:system_ila:1.1",
        "xci_name": "design_1_system_ila_0_0",
        "parameters": {
          "ALL_PROBE_SAME_MU_CNT": {
            "value": "2"
          },
          "C_ADV_TRIGGER": {
            "value": "true"
          },
          "C_DATA_DEPTH": {
            "value": "4096"
          },
          "C_EN_STRG_QUAL": {
            "value": "1"
          },
          "C_MON_TYPE": {
            "value": "INTERFACE"
          },
          "C_NUM_MONITOR_SLOTS": {
            "value": "2"
          },
          "C_PROBE0_MU_CNT": {
            "value": "2"
          },
          "C_SLOT_0_APC_EN": {
            "value": "0"
          },
          "C_SLOT_0_AXI_AR_SEL_DATA": {
            "value": "1"
          },
          "C_SLOT_0_AXI_AR_SEL_TRIG": {
            "value": "1"
          },
          "C_SLOT_0_AXI_AW_SEL_DATA": {
            "value": "1"
          },
          "C_SLOT_0_AXI_AW_SEL_TRIG": {
            "value": "1"
          },
          "C_SLOT_0_AXI_B_SEL_DATA": {
            "value": "1"
          },
          "C_SLOT_0_AXI_B_SEL_TRIG": {
            "value": "1"
          },
          "C_SLOT_0_AXI_R_SEL_DATA": {
            "value": "1"
          },
          "C_SLOT_0_AXI_R_SEL_TRIG": {
            "value": "1"
          },
          "C_SLOT_0_AXI_W_SEL_DATA": {
            "value": "1"
          },
          "C_SLOT_0_AXI_W_SEL_TRIG": {
            "value": "1"
          },
          "C_SLOT_0_INTF_TYPE": {
            "value": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "C_SLOT_1_APC_EN": {
            "value": "0"
          },
          "C_SLOT_1_AXI_AR_SEL_DATA": {
            "value": "1"
          },
          "C_SLOT_1_AXI_AR_SEL_TRIG": {
            "value": "1"
          },
          "C_SLOT_1_AXI_AW_SEL_DATA": {
            "value": "1"
          },
          "C_SLOT_1_AXI_AW_SEL_TRIG": {
            "value": "1"
          },
          "C_SLOT_1_AXI_B_SEL_DATA": {
            "value": "1"
          },
          "C_SLOT_1_AXI_B_SEL_TRIG": {
            "value": "1"
          },
          "C_SLOT_1_AXI_R_SEL_DATA": {
            "value": "1"
          },
          "C_SLOT_1_AXI_R_SEL_TRIG": {
            "value": "1"
          },
          "C_SLOT_1_AXI_W_SEL_DATA": {
            "value": "1"
          },
          "C_SLOT_1_AXI_W_SEL_TRIG": {
            "value": "1"
          },
          "C_SLOT_1_INTF_TYPE": {
            "value": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "interface_ports": {
          "SLOT_0_AXI": {
            "mode": "Monitor",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "SLOT_1_AXI": {
            "mode": "Monitor",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        }
      },
      "ASICBuffer_0": {
        "vlnv": "esa.informatik.tu-darmstadt.de:user:ASICBuffer:1.0",
        "xci_name": "design_1_ASICBuffer_0_1"
      }
    },
    "interface_nets": {
      "xdma_0_axi_periph_M00_AXI": {
        "interface_ports": [
          "xdma_0_axi_periph/M00_AXI",
          "ASICBuffer_0/S00_AXI",
          "system_ila_0/SLOT_0_AXI"
        ],
        "hdl_attributes": {
          "DEBUG": {
            "value": "true"
          },
          "MARK_DEBUG": {
            "value": "true"
          }
        }
      },
      "xdma_0_pcie_mgt": {
        "interface_ports": [
          "pci_express_x8",
          "xdma_0/pcie_mgt"
        ]
      },
      "sys_diff_clock_1": {
        "interface_ports": [
          "sys_diff_clock",
          "mig_7series_0/C0_SYS_CLK"
        ]
      },
      "xdma_0_M_AXI_LITE": {
        "interface_ports": [
          "xdma_0/M_AXI_LITE",
          "xdma_0_axi_periph/S00_AXI"
        ]
      },
      "ASICBuffer_0_M00_AXI": {
        "interface_ports": [
          "ASICBuffer_0/M00_AXI",
          "axi_smc/S01_AXI",
          "system_ila_0/SLOT_1_AXI"
        ],
        "hdl_attributes": {
          "DEBUG": {
            "value": "true"
          },
          "MARK_DEBUG": {
            "value": "true"
          }
        }
      },
      "sys_diff_clock_0_1": {
        "interface_ports": [
          "sys_diff_clock_0",
          "mig_7series_0/C1_SYS_CLK"
        ]
      },
      "xdma_0_M_AXI": {
        "interface_ports": [
          "xdma_0/M_AXI",
          "axi_smc/S00_AXI"
        ]
      },
      "pcie_refclk_1": {
        "interface_ports": [
          "pcie_refclk",
          "util_ds_buf/CLK_IN_D"
        ]
      },
      "axi_smc_M01_AXI": {
        "interface_ports": [
          "axi_smc/M01_AXI",
          "mig_7series_0/S1_AXI"
        ]
      },
      "axi_smc_M00_AXI": {
        "interface_ports": [
          "axi_smc/M00_AXI",
          "mig_7series_0/S0_AXI"
        ]
      },
      "mig_7series_0_C1_DDR3": {
        "interface_ports": [
          "ddr3_sdram_socket_j1_j3_0",
          "mig_7series_0/C1_DDR3"
        ]
      },
      "mig_7series_0_C0_DDR3": {
        "interface_ports": [
          "ddr3_sdram_socket_j1_j3",
          "mig_7series_0/C0_DDR3"
        ]
      }
    },
    "nets": {
      "pcie_perstn_1": {
        "ports": [
          "pcie_perstn",
          "xdma_0/sys_rst_n"
        ]
      },
      "util_ds_buf_IBUF_OUT": {
        "ports": [
          "util_ds_buf/IBUF_OUT",
          "xdma_0/sys_clk"
        ]
      },
      "xdma_0_axi_aclk": {
        "ports": [
          "xdma_0/axi_aclk",
          "axi_smc/aclk",
          "xdma_0_axi_periph/S00_ACLK",
          "xdma_0_axi_periph/ACLK"
        ]
      },
      "mig_7series_0_c0_ui_clk": {
        "ports": [
          "mig_7series_0/c0_ui_clk",
          "axi_smc/aclk1",
          "rst_mig_7series_0_200M/slowest_sync_clk",
          "xdma_0_axi_periph/M00_ACLK",
          "system_ila_0/clk",
          "ASICBuffer_0/aclk"
        ]
      },
      "mig_7series_0_c0_mmcm_locked": {
        "ports": [
          "mig_7series_0/c0_mmcm_locked",
          "rst_mig_7series_0_200M/dcm_locked"
        ]
      },
      "mig_7series_0_c0_ui_clk_sync_rst": {
        "ports": [
          "mig_7series_0/c0_ui_clk_sync_rst",
          "rst_mig_7series_0_200M/ext_reset_in"
        ]
      },
      "rst_mig_7series_0_200M_peripheral_aresetn": {
        "ports": [
          "rst_mig_7series_0_200M/peripheral_aresetn",
          "mig_7series_0/c0_aresetn",
          "axi_smc/aresetn",
          "xdma_0_axi_periph/M00_ARESETN",
          "system_ila_0/resetn",
          "ASICBuffer_0/aresetn"
        ]
      },
      "mig_7series_0_c1_ui_clk": {
        "ports": [
          "mig_7series_0/c1_ui_clk",
          "axi_smc/aclk2",
          "rst_mig_7series_0_189M/slowest_sync_clk"
        ]
      },
      "mig_7series_0_c1_mmcm_locked": {
        "ports": [
          "mig_7series_0/c1_mmcm_locked",
          "rst_mig_7series_0_189M/dcm_locked"
        ]
      },
      "mig_7series_0_c1_ui_clk_sync_rst": {
        "ports": [
          "mig_7series_0/c1_ui_clk_sync_rst",
          "rst_mig_7series_0_189M/ext_reset_in"
        ]
      },
      "rst_mig_7series_0_189M_peripheral_aresetn": {
        "ports": [
          "rst_mig_7series_0_189M/peripheral_aresetn",
          "mig_7series_0/c1_aresetn"
        ]
      },
      "reset_1": {
        "ports": [
          "reset",
          "mig_7series_0/sys_rst"
        ]
      },
      "xdma_0_axi_aresetn": {
        "ports": [
          "xdma_0/axi_aresetn",
          "xdma_0_axi_periph/S00_ARESETN",
          "xdma_0_axi_periph/ARESETN"
        ]
      }
    },
    "addressing": {
      "/xdma_0": {
        "address_spaces": {
          "M_AXI": {
            "range": "16E",
            "width": "32",
            "segments": {
              "SEG_mig_7series_0_c0_memaddr": {
                "address_block": "/mig_7series_0/c0_memmap/c0_memaddr",
                "offset": "0x0000000000000000",
                "range": "4G"
              },
              "SEG_mig_7series_0_c1_memaddr": {
                "address_block": "/mig_7series_0/c1_memmap/c1_memaddr",
                "offset": "0x0000000100000000",
                "range": "4G"
              }
            }
          },
          "M_AXI_LITE": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_ASICBuffer_0_reg0": {
                "address_block": "/ASICBuffer_0/S00_AXI/reg0",
                "offset": "0x44A00000",
                "range": "64K"
              }
            }
          }
        }
      },
      "/ASICBuffer_0": {
        "address_spaces": {
          "M00_AXI": {
            "range": "16E",
            "width": "32",
            "segments": {
              "SEG_mig_7series_0_c0_memaddr": {
                "address_block": "/mig_7series_0/c0_memmap/c0_memaddr",
                "offset": "0x0000000000000000",
                "range": "4G"
              },
              "SEG_mig_7series_0_c1_memaddr": {
                "address_block": "/mig_7series_0/c1_memmap/c1_memaddr",
                "offset": "0x0000000100000000",
                "range": "4G"
              }
            }
          }
        }
      }
    }
  }
}