// Seed: 3253720166
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  inout wire id_12;
  input wire id_11;
  inout wire id_10;
  input wire id_9;
  assign module_1.id_5 = 0;
  inout wire id_8;
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  logic id_13;
  ;
endmodule
module module_1 (
    input  wor id_0,
    output wor id_1
);
  logic id_3 = 1, id_4 = -1, id_5;
  and primCall (id_1, id_5, id_3, id_0, id_4);
  module_0 modCall_1 (
      id_4,
      id_4,
      id_5,
      id_4,
      id_4,
      id_4,
      id_3,
      id_5,
      id_4,
      id_5,
      id_3,
      id_5
  );
endmodule
