
DWM_Anchor.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009004  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000368  080091d4  080091d4  0000a1d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800953c  0800953c  0000b060  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800953c  0800953c  0000a53c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009544  08009544  0000b060  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009544  08009544  0000a544  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08009548  08009548  0000a548  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000060  20000000  0800954c  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004c14  20000060  080095ac  0000b060  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20004c74  080095ac  0000bc74  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000b060  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001c2ec  00000000  00000000  0000b090  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004599  00000000  00000000  0002737c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000018d0  00000000  00000000  0002b918  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000132e  00000000  00000000  0002d1e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000054f2  00000000  00000000  0002e516  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001d691  00000000  00000000  00033a08  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e4d6e  00000000  00000000  00051099  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00135e07  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000070c0  00000000  00000000  00135e4c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000066  00000000  00000000  0013cf0c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000060 	.word	0x20000060
 80001ec:	00000000 	.word	0x00000000
 80001f0:	080091bc 	.word	0x080091bc

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000064 	.word	0x20000064
 800020c:	080091bc 	.word	0x080091bc

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	@ 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_uldivmod>:
 8000638:	b953      	cbnz	r3, 8000650 <__aeabi_uldivmod+0x18>
 800063a:	b94a      	cbnz	r2, 8000650 <__aeabi_uldivmod+0x18>
 800063c:	2900      	cmp	r1, #0
 800063e:	bf08      	it	eq
 8000640:	2800      	cmpeq	r0, #0
 8000642:	bf1c      	itt	ne
 8000644:	f04f 31ff 	movne.w	r1, #4294967295
 8000648:	f04f 30ff 	movne.w	r0, #4294967295
 800064c:	f000 b988 	b.w	8000960 <__aeabi_idiv0>
 8000650:	f1ad 0c08 	sub.w	ip, sp, #8
 8000654:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000658:	f000 f806 	bl	8000668 <__udivmoddi4>
 800065c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000660:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000664:	b004      	add	sp, #16
 8000666:	4770      	bx	lr

08000668 <__udivmoddi4>:
 8000668:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800066c:	9d08      	ldr	r5, [sp, #32]
 800066e:	468e      	mov	lr, r1
 8000670:	4604      	mov	r4, r0
 8000672:	4688      	mov	r8, r1
 8000674:	2b00      	cmp	r3, #0
 8000676:	d14a      	bne.n	800070e <__udivmoddi4+0xa6>
 8000678:	428a      	cmp	r2, r1
 800067a:	4617      	mov	r7, r2
 800067c:	d962      	bls.n	8000744 <__udivmoddi4+0xdc>
 800067e:	fab2 f682 	clz	r6, r2
 8000682:	b14e      	cbz	r6, 8000698 <__udivmoddi4+0x30>
 8000684:	f1c6 0320 	rsb	r3, r6, #32
 8000688:	fa01 f806 	lsl.w	r8, r1, r6
 800068c:	fa20 f303 	lsr.w	r3, r0, r3
 8000690:	40b7      	lsls	r7, r6
 8000692:	ea43 0808 	orr.w	r8, r3, r8
 8000696:	40b4      	lsls	r4, r6
 8000698:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800069c:	fa1f fc87 	uxth.w	ip, r7
 80006a0:	fbb8 f1fe 	udiv	r1, r8, lr
 80006a4:	0c23      	lsrs	r3, r4, #16
 80006a6:	fb0e 8811 	mls	r8, lr, r1, r8
 80006aa:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80006ae:	fb01 f20c 	mul.w	r2, r1, ip
 80006b2:	429a      	cmp	r2, r3
 80006b4:	d909      	bls.n	80006ca <__udivmoddi4+0x62>
 80006b6:	18fb      	adds	r3, r7, r3
 80006b8:	f101 30ff 	add.w	r0, r1, #4294967295
 80006bc:	f080 80ea 	bcs.w	8000894 <__udivmoddi4+0x22c>
 80006c0:	429a      	cmp	r2, r3
 80006c2:	f240 80e7 	bls.w	8000894 <__udivmoddi4+0x22c>
 80006c6:	3902      	subs	r1, #2
 80006c8:	443b      	add	r3, r7
 80006ca:	1a9a      	subs	r2, r3, r2
 80006cc:	b2a3      	uxth	r3, r4
 80006ce:	fbb2 f0fe 	udiv	r0, r2, lr
 80006d2:	fb0e 2210 	mls	r2, lr, r0, r2
 80006d6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80006da:	fb00 fc0c 	mul.w	ip, r0, ip
 80006de:	459c      	cmp	ip, r3
 80006e0:	d909      	bls.n	80006f6 <__udivmoddi4+0x8e>
 80006e2:	18fb      	adds	r3, r7, r3
 80006e4:	f100 32ff 	add.w	r2, r0, #4294967295
 80006e8:	f080 80d6 	bcs.w	8000898 <__udivmoddi4+0x230>
 80006ec:	459c      	cmp	ip, r3
 80006ee:	f240 80d3 	bls.w	8000898 <__udivmoddi4+0x230>
 80006f2:	443b      	add	r3, r7
 80006f4:	3802      	subs	r0, #2
 80006f6:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80006fa:	eba3 030c 	sub.w	r3, r3, ip
 80006fe:	2100      	movs	r1, #0
 8000700:	b11d      	cbz	r5, 800070a <__udivmoddi4+0xa2>
 8000702:	40f3      	lsrs	r3, r6
 8000704:	2200      	movs	r2, #0
 8000706:	e9c5 3200 	strd	r3, r2, [r5]
 800070a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800070e:	428b      	cmp	r3, r1
 8000710:	d905      	bls.n	800071e <__udivmoddi4+0xb6>
 8000712:	b10d      	cbz	r5, 8000718 <__udivmoddi4+0xb0>
 8000714:	e9c5 0100 	strd	r0, r1, [r5]
 8000718:	2100      	movs	r1, #0
 800071a:	4608      	mov	r0, r1
 800071c:	e7f5      	b.n	800070a <__udivmoddi4+0xa2>
 800071e:	fab3 f183 	clz	r1, r3
 8000722:	2900      	cmp	r1, #0
 8000724:	d146      	bne.n	80007b4 <__udivmoddi4+0x14c>
 8000726:	4573      	cmp	r3, lr
 8000728:	d302      	bcc.n	8000730 <__udivmoddi4+0xc8>
 800072a:	4282      	cmp	r2, r0
 800072c:	f200 8105 	bhi.w	800093a <__udivmoddi4+0x2d2>
 8000730:	1a84      	subs	r4, r0, r2
 8000732:	eb6e 0203 	sbc.w	r2, lr, r3
 8000736:	2001      	movs	r0, #1
 8000738:	4690      	mov	r8, r2
 800073a:	2d00      	cmp	r5, #0
 800073c:	d0e5      	beq.n	800070a <__udivmoddi4+0xa2>
 800073e:	e9c5 4800 	strd	r4, r8, [r5]
 8000742:	e7e2      	b.n	800070a <__udivmoddi4+0xa2>
 8000744:	2a00      	cmp	r2, #0
 8000746:	f000 8090 	beq.w	800086a <__udivmoddi4+0x202>
 800074a:	fab2 f682 	clz	r6, r2
 800074e:	2e00      	cmp	r6, #0
 8000750:	f040 80a4 	bne.w	800089c <__udivmoddi4+0x234>
 8000754:	1a8a      	subs	r2, r1, r2
 8000756:	0c03      	lsrs	r3, r0, #16
 8000758:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800075c:	b280      	uxth	r0, r0
 800075e:	b2bc      	uxth	r4, r7
 8000760:	2101      	movs	r1, #1
 8000762:	fbb2 fcfe 	udiv	ip, r2, lr
 8000766:	fb0e 221c 	mls	r2, lr, ip, r2
 800076a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800076e:	fb04 f20c 	mul.w	r2, r4, ip
 8000772:	429a      	cmp	r2, r3
 8000774:	d907      	bls.n	8000786 <__udivmoddi4+0x11e>
 8000776:	18fb      	adds	r3, r7, r3
 8000778:	f10c 38ff 	add.w	r8, ip, #4294967295
 800077c:	d202      	bcs.n	8000784 <__udivmoddi4+0x11c>
 800077e:	429a      	cmp	r2, r3
 8000780:	f200 80e0 	bhi.w	8000944 <__udivmoddi4+0x2dc>
 8000784:	46c4      	mov	ip, r8
 8000786:	1a9b      	subs	r3, r3, r2
 8000788:	fbb3 f2fe 	udiv	r2, r3, lr
 800078c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000790:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000794:	fb02 f404 	mul.w	r4, r2, r4
 8000798:	429c      	cmp	r4, r3
 800079a:	d907      	bls.n	80007ac <__udivmoddi4+0x144>
 800079c:	18fb      	adds	r3, r7, r3
 800079e:	f102 30ff 	add.w	r0, r2, #4294967295
 80007a2:	d202      	bcs.n	80007aa <__udivmoddi4+0x142>
 80007a4:	429c      	cmp	r4, r3
 80007a6:	f200 80ca 	bhi.w	800093e <__udivmoddi4+0x2d6>
 80007aa:	4602      	mov	r2, r0
 80007ac:	1b1b      	subs	r3, r3, r4
 80007ae:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80007b2:	e7a5      	b.n	8000700 <__udivmoddi4+0x98>
 80007b4:	f1c1 0620 	rsb	r6, r1, #32
 80007b8:	408b      	lsls	r3, r1
 80007ba:	fa22 f706 	lsr.w	r7, r2, r6
 80007be:	431f      	orrs	r7, r3
 80007c0:	fa0e f401 	lsl.w	r4, lr, r1
 80007c4:	fa20 f306 	lsr.w	r3, r0, r6
 80007c8:	fa2e fe06 	lsr.w	lr, lr, r6
 80007cc:	ea4f 4917 	mov.w	r9, r7, lsr #16
 80007d0:	4323      	orrs	r3, r4
 80007d2:	fa00 f801 	lsl.w	r8, r0, r1
 80007d6:	fa1f fc87 	uxth.w	ip, r7
 80007da:	fbbe f0f9 	udiv	r0, lr, r9
 80007de:	0c1c      	lsrs	r4, r3, #16
 80007e0:	fb09 ee10 	mls	lr, r9, r0, lr
 80007e4:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80007e8:	fb00 fe0c 	mul.w	lr, r0, ip
 80007ec:	45a6      	cmp	lr, r4
 80007ee:	fa02 f201 	lsl.w	r2, r2, r1
 80007f2:	d909      	bls.n	8000808 <__udivmoddi4+0x1a0>
 80007f4:	193c      	adds	r4, r7, r4
 80007f6:	f100 3aff 	add.w	sl, r0, #4294967295
 80007fa:	f080 809c 	bcs.w	8000936 <__udivmoddi4+0x2ce>
 80007fe:	45a6      	cmp	lr, r4
 8000800:	f240 8099 	bls.w	8000936 <__udivmoddi4+0x2ce>
 8000804:	3802      	subs	r0, #2
 8000806:	443c      	add	r4, r7
 8000808:	eba4 040e 	sub.w	r4, r4, lr
 800080c:	fa1f fe83 	uxth.w	lr, r3
 8000810:	fbb4 f3f9 	udiv	r3, r4, r9
 8000814:	fb09 4413 	mls	r4, r9, r3, r4
 8000818:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 800081c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000820:	45a4      	cmp	ip, r4
 8000822:	d908      	bls.n	8000836 <__udivmoddi4+0x1ce>
 8000824:	193c      	adds	r4, r7, r4
 8000826:	f103 3eff 	add.w	lr, r3, #4294967295
 800082a:	f080 8082 	bcs.w	8000932 <__udivmoddi4+0x2ca>
 800082e:	45a4      	cmp	ip, r4
 8000830:	d97f      	bls.n	8000932 <__udivmoddi4+0x2ca>
 8000832:	3b02      	subs	r3, #2
 8000834:	443c      	add	r4, r7
 8000836:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 800083a:	eba4 040c 	sub.w	r4, r4, ip
 800083e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000842:	4564      	cmp	r4, ip
 8000844:	4673      	mov	r3, lr
 8000846:	46e1      	mov	r9, ip
 8000848:	d362      	bcc.n	8000910 <__udivmoddi4+0x2a8>
 800084a:	d05f      	beq.n	800090c <__udivmoddi4+0x2a4>
 800084c:	b15d      	cbz	r5, 8000866 <__udivmoddi4+0x1fe>
 800084e:	ebb8 0203 	subs.w	r2, r8, r3
 8000852:	eb64 0409 	sbc.w	r4, r4, r9
 8000856:	fa04 f606 	lsl.w	r6, r4, r6
 800085a:	fa22 f301 	lsr.w	r3, r2, r1
 800085e:	431e      	orrs	r6, r3
 8000860:	40cc      	lsrs	r4, r1
 8000862:	e9c5 6400 	strd	r6, r4, [r5]
 8000866:	2100      	movs	r1, #0
 8000868:	e74f      	b.n	800070a <__udivmoddi4+0xa2>
 800086a:	fbb1 fcf2 	udiv	ip, r1, r2
 800086e:	0c01      	lsrs	r1, r0, #16
 8000870:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000874:	b280      	uxth	r0, r0
 8000876:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800087a:	463b      	mov	r3, r7
 800087c:	4638      	mov	r0, r7
 800087e:	463c      	mov	r4, r7
 8000880:	46b8      	mov	r8, r7
 8000882:	46be      	mov	lr, r7
 8000884:	2620      	movs	r6, #32
 8000886:	fbb1 f1f7 	udiv	r1, r1, r7
 800088a:	eba2 0208 	sub.w	r2, r2, r8
 800088e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000892:	e766      	b.n	8000762 <__udivmoddi4+0xfa>
 8000894:	4601      	mov	r1, r0
 8000896:	e718      	b.n	80006ca <__udivmoddi4+0x62>
 8000898:	4610      	mov	r0, r2
 800089a:	e72c      	b.n	80006f6 <__udivmoddi4+0x8e>
 800089c:	f1c6 0220 	rsb	r2, r6, #32
 80008a0:	fa2e f302 	lsr.w	r3, lr, r2
 80008a4:	40b7      	lsls	r7, r6
 80008a6:	40b1      	lsls	r1, r6
 80008a8:	fa20 f202 	lsr.w	r2, r0, r2
 80008ac:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80008b0:	430a      	orrs	r2, r1
 80008b2:	fbb3 f8fe 	udiv	r8, r3, lr
 80008b6:	b2bc      	uxth	r4, r7
 80008b8:	fb0e 3318 	mls	r3, lr, r8, r3
 80008bc:	0c11      	lsrs	r1, r2, #16
 80008be:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80008c2:	fb08 f904 	mul.w	r9, r8, r4
 80008c6:	40b0      	lsls	r0, r6
 80008c8:	4589      	cmp	r9, r1
 80008ca:	ea4f 4310 	mov.w	r3, r0, lsr #16
 80008ce:	b280      	uxth	r0, r0
 80008d0:	d93e      	bls.n	8000950 <__udivmoddi4+0x2e8>
 80008d2:	1879      	adds	r1, r7, r1
 80008d4:	f108 3cff 	add.w	ip, r8, #4294967295
 80008d8:	d201      	bcs.n	80008de <__udivmoddi4+0x276>
 80008da:	4589      	cmp	r9, r1
 80008dc:	d81f      	bhi.n	800091e <__udivmoddi4+0x2b6>
 80008de:	eba1 0109 	sub.w	r1, r1, r9
 80008e2:	fbb1 f9fe 	udiv	r9, r1, lr
 80008e6:	fb09 f804 	mul.w	r8, r9, r4
 80008ea:	fb0e 1119 	mls	r1, lr, r9, r1
 80008ee:	b292      	uxth	r2, r2
 80008f0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80008f4:	4542      	cmp	r2, r8
 80008f6:	d229      	bcs.n	800094c <__udivmoddi4+0x2e4>
 80008f8:	18ba      	adds	r2, r7, r2
 80008fa:	f109 31ff 	add.w	r1, r9, #4294967295
 80008fe:	d2c4      	bcs.n	800088a <__udivmoddi4+0x222>
 8000900:	4542      	cmp	r2, r8
 8000902:	d2c2      	bcs.n	800088a <__udivmoddi4+0x222>
 8000904:	f1a9 0102 	sub.w	r1, r9, #2
 8000908:	443a      	add	r2, r7
 800090a:	e7be      	b.n	800088a <__udivmoddi4+0x222>
 800090c:	45f0      	cmp	r8, lr
 800090e:	d29d      	bcs.n	800084c <__udivmoddi4+0x1e4>
 8000910:	ebbe 0302 	subs.w	r3, lr, r2
 8000914:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000918:	3801      	subs	r0, #1
 800091a:	46e1      	mov	r9, ip
 800091c:	e796      	b.n	800084c <__udivmoddi4+0x1e4>
 800091e:	eba7 0909 	sub.w	r9, r7, r9
 8000922:	4449      	add	r1, r9
 8000924:	f1a8 0c02 	sub.w	ip, r8, #2
 8000928:	fbb1 f9fe 	udiv	r9, r1, lr
 800092c:	fb09 f804 	mul.w	r8, r9, r4
 8000930:	e7db      	b.n	80008ea <__udivmoddi4+0x282>
 8000932:	4673      	mov	r3, lr
 8000934:	e77f      	b.n	8000836 <__udivmoddi4+0x1ce>
 8000936:	4650      	mov	r0, sl
 8000938:	e766      	b.n	8000808 <__udivmoddi4+0x1a0>
 800093a:	4608      	mov	r0, r1
 800093c:	e6fd      	b.n	800073a <__udivmoddi4+0xd2>
 800093e:	443b      	add	r3, r7
 8000940:	3a02      	subs	r2, #2
 8000942:	e733      	b.n	80007ac <__udivmoddi4+0x144>
 8000944:	f1ac 0c02 	sub.w	ip, ip, #2
 8000948:	443b      	add	r3, r7
 800094a:	e71c      	b.n	8000786 <__udivmoddi4+0x11e>
 800094c:	4649      	mov	r1, r9
 800094e:	e79c      	b.n	800088a <__udivmoddi4+0x222>
 8000950:	eba1 0109 	sub.w	r1, r1, r9
 8000954:	46c4      	mov	ip, r8
 8000956:	fbb1 f9fe 	udiv	r9, r1, lr
 800095a:	fb09 f804 	mul.w	r8, r9, r4
 800095e:	e7c4      	b.n	80008ea <__udivmoddi4+0x282>

08000960 <__aeabi_idiv0>:
 8000960:	4770      	bx	lr
 8000962:	bf00      	nop

08000964 <dw1000_init_all_cs>:
 *
 * Initialize all CS pins (set all to HIGH/inactive)
 * Call this once during initialization
 */
void dw1000_init_all_cs(void)
{
 8000964:	b580      	push	{r7, lr}
 8000966:	b082      	sub	sp, #8
 8000968:	af00      	add	r7, sp, #0
    /* Set all CS pins HIGH (inactive) */
    for (uint8_t i = 0; i < 4; i++) {
 800096a:	2300      	movs	r3, #0
 800096c:	71fb      	strb	r3, [r7, #7]
 800096e:	e00b      	b.n	8000988 <dw1000_init_all_cs+0x24>
        HAL_GPIO_WritePin(DW_NSS_PORT, cs_pins[i], GPIO_PIN_SET);
 8000970:	79fb      	ldrb	r3, [r7, #7]
 8000972:	4a09      	ldr	r2, [pc, #36]	@ (8000998 <dw1000_init_all_cs+0x34>)
 8000974:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000978:	2201      	movs	r2, #1
 800097a:	4619      	mov	r1, r3
 800097c:	4807      	ldr	r0, [pc, #28]	@ (800099c <dw1000_init_all_cs+0x38>)
 800097e:	f001 fb55 	bl	800202c <HAL_GPIO_WritePin>
    for (uint8_t i = 0; i < 4; i++) {
 8000982:	79fb      	ldrb	r3, [r7, #7]
 8000984:	3301      	adds	r3, #1
 8000986:	71fb      	strb	r3, [r7, #7]
 8000988:	79fb      	ldrb	r3, [r7, #7]
 800098a:	2b03      	cmp	r3, #3
 800098c:	d9f0      	bls.n	8000970 <dw1000_init_all_cs+0xc>
    }
}
 800098e:	bf00      	nop
 8000990:	bf00      	nop
 8000992:	3708      	adds	r7, #8
 8000994:	46bd      	mov	sp, r7
 8000996:	bd80      	pop	{r7, pc}
 8000998:	08009324 	.word	0x08009324
 800099c:	40020400 	.word	0x40020400

080009a0 <openspi>:
 *
 * Low level abstract function to open and initialise access to the SPI device.
 * returns 0 for success, or -1 for error
 */
int openspi(void)
{
 80009a0:	b580      	push	{r7, lr}
 80009a2:	af00      	add	r7, sp, #0
    /* SPI already initialized by CubeMX in main.c */
    /* Initialize all CS pins */
    dw1000_init_all_cs();
 80009a4:	f7ff ffde 	bl	8000964 <dw1000_init_all_cs>
    return 0;
 80009a8:	2300      	movs	r3, #0
}
 80009aa:	4618      	mov	r0, r3
 80009ac:	bd80      	pop	{r7, pc}
	...

080009b0 <debug_print>:

/* Private variables ---------------------------------------------------------*/
/* USER CODE BEGIN Variables */

// ============= Debug Helper =============
void debug_print(const char* msg) {
 80009b0:	b580      	push	{r7, lr}
 80009b2:	b082      	sub	sp, #8
 80009b4:	af00      	add	r7, sp, #0
 80009b6:	6078      	str	r0, [r7, #4]
    taskENTER_CRITICAL();
 80009b8:	f006 ff56 	bl	8007868 <vPortEnterCritical>
    HAL_UART_Transmit(&huart2, (uint8_t*)msg, strlen(msg), 100);
 80009bc:	6878      	ldr	r0, [r7, #4]
 80009be:	f7ff fc27 	bl	8000210 <strlen>
 80009c2:	4603      	mov	r3, r0
 80009c4:	b29a      	uxth	r2, r3
 80009c6:	2364      	movs	r3, #100	@ 0x64
 80009c8:	6879      	ldr	r1, [r7, #4]
 80009ca:	4804      	ldr	r0, [pc, #16]	@ (80009dc <debug_print+0x2c>)
 80009cc:	f003 f91a 	bl	8003c04 <HAL_UART_Transmit>
    taskEXIT_CRITICAL();
 80009d0:	f006 ff7c 	bl	80078cc <vPortExitCritical>
}
 80009d4:	bf00      	nop
 80009d6:	3708      	adds	r7, #8
 80009d8:	46bd      	mov	sp, r7
 80009da:	bd80      	pop	{r7, pc}
 80009dc:	20000190 	.word	0x20000190

080009e0 <debug_printf>:

void debug_printf(const char* format, ...) {
 80009e0:	b40f      	push	{r0, r1, r2, r3}
 80009e2:	b580      	push	{r7, lr}
 80009e4:	b0a2      	sub	sp, #136	@ 0x88
 80009e6:	af00      	add	r7, sp, #0
    char buffer[128];
    va_list args;
    va_start(args, format);
 80009e8:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 80009ec:	607b      	str	r3, [r7, #4]
    vsnprintf(buffer, sizeof(buffer), format, args);
 80009ee:	f107 0008 	add.w	r0, r7, #8
 80009f2:	687b      	ldr	r3, [r7, #4]
 80009f4:	f8d7 2090 	ldr.w	r2, [r7, #144]	@ 0x90
 80009f8:	2180      	movs	r1, #128	@ 0x80
 80009fa:	f007 fac3 	bl	8007f84 <vsniprintf>
    va_end(args);

    taskENTER_CRITICAL();
 80009fe:	f006 ff33 	bl	8007868 <vPortEnterCritical>
    HAL_UART_Transmit(&huart2, (uint8_t*)buffer, strlen(buffer), 100);
 8000a02:	f107 0308 	add.w	r3, r7, #8
 8000a06:	4618      	mov	r0, r3
 8000a08:	f7ff fc02 	bl	8000210 <strlen>
 8000a0c:	4603      	mov	r3, r0
 8000a0e:	b29a      	uxth	r2, r3
 8000a10:	f107 0108 	add.w	r1, r7, #8
 8000a14:	2364      	movs	r3, #100	@ 0x64
 8000a16:	4806      	ldr	r0, [pc, #24]	@ (8000a30 <debug_printf+0x50>)
 8000a18:	f003 f8f4 	bl	8003c04 <HAL_UART_Transmit>
    taskEXIT_CRITICAL();
 8000a1c:	f006 ff56 	bl	80078cc <vPortExitCritical>
}
 8000a20:	bf00      	nop
 8000a22:	3788      	adds	r7, #136	@ 0x88
 8000a24:	46bd      	mov	sp, r7
 8000a26:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8000a2a:	b004      	add	sp, #16
 8000a2c:	4770      	bx	lr
 8000a2e:	bf00      	nop
 8000a30:	20000190 	.word	0x20000190

08000a34 <HAL_UART_RxCpltCallback>:
// Forward declaration
void Motor_Control(int motor_num, int speed);

// UART Interrupt Callback
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8000a34:	b580      	push	{r7, lr}
 8000a36:	b088      	sub	sp, #32
 8000a38:	af02      	add	r7, sp, #8
 8000a3a:	6078      	str	r0, [r7, #4]
  if (huart->Instance == USART2) {
 8000a3c:	687b      	ldr	r3, [r7, #4]
 8000a3e:	681b      	ldr	r3, [r3, #0]
 8000a40:	4a2c      	ldr	r2, [pc, #176]	@ (8000af4 <HAL_UART_RxCpltCallback+0xc0>)
 8000a42:	4293      	cmp	r3, r2
 8000a44:	d152      	bne.n	8000aec <HAL_UART_RxCpltCallback+0xb8>
    if (rxData == '\n' || rxData == '\r') {
 8000a46:	4b2c      	ldr	r3, [pc, #176]	@ (8000af8 <HAL_UART_RxCpltCallback+0xc4>)
 8000a48:	781b      	ldrb	r3, [r3, #0]
 8000a4a:	2b0a      	cmp	r3, #10
 8000a4c:	d003      	beq.n	8000a56 <HAL_UART_RxCpltCallback+0x22>
 8000a4e:	4b2a      	ldr	r3, [pc, #168]	@ (8000af8 <HAL_UART_RxCpltCallback+0xc4>)
 8000a50:	781b      	ldrb	r3, [r3, #0]
 8000a52:	2b0d      	cmp	r3, #13
 8000a54:	d136      	bne.n	8000ac4 <HAL_UART_RxCpltCallback+0x90>
      if (rxIndex > 0) {
 8000a56:	4b29      	ldr	r3, [pc, #164]	@ (8000afc <HAL_UART_RxCpltCallback+0xc8>)
 8000a58:	781b      	ldrb	r3, [r3, #0]
 8000a5a:	2b00      	cmp	r3, #0
 8000a5c:	d041      	beq.n	8000ae2 <HAL_UART_RxCpltCallback+0xae>
        rxBuffer[rxIndex] = '\0';
 8000a5e:	4b27      	ldr	r3, [pc, #156]	@ (8000afc <HAL_UART_RxCpltCallback+0xc8>)
 8000a60:	781b      	ldrb	r3, [r3, #0]
 8000a62:	461a      	mov	r2, r3
 8000a64:	4b26      	ldr	r3, [pc, #152]	@ (8000b00 <HAL_UART_RxCpltCallback+0xcc>)
 8000a66:	2100      	movs	r1, #0
 8000a68:	5499      	strb	r1, [r3, r2]

        // Parse คำสั่ง M:m1,m2,m3,m4
        if (strncmp((char*)rxBuffer, "M:", 2) == 0) {
 8000a6a:	2202      	movs	r2, #2
 8000a6c:	4925      	ldr	r1, [pc, #148]	@ (8000b04 <HAL_UART_RxCpltCallback+0xd0>)
 8000a6e:	4824      	ldr	r0, [pc, #144]	@ (8000b00 <HAL_UART_RxCpltCallback+0xcc>)
 8000a70:	f007 fa9e 	bl	8007fb0 <strncmp>
 8000a74:	4603      	mov	r3, r0
 8000a76:	2b00      	cmp	r3, #0
 8000a78:	d120      	bne.n	8000abc <HAL_UART_RxCpltCallback+0x88>
          MotorCmd_t cmd = {0, 0, 0, 0};
 8000a7a:	f107 0308 	add.w	r3, r7, #8
 8000a7e:	2200      	movs	r2, #0
 8000a80:	601a      	str	r2, [r3, #0]
 8000a82:	605a      	str	r2, [r3, #4]
 8000a84:	609a      	str	r2, [r3, #8]
 8000a86:	60da      	str	r2, [r3, #12]

          sscanf((char*)rxBuffer, "M:%d,%d,%d,%d",
 8000a88:	f107 0308 	add.w	r3, r7, #8
 8000a8c:	1d19      	adds	r1, r3, #4
 8000a8e:	f107 0208 	add.w	r2, r7, #8
 8000a92:	f107 0308 	add.w	r3, r7, #8
 8000a96:	330c      	adds	r3, #12
 8000a98:	9301      	str	r3, [sp, #4]
 8000a9a:	f107 0308 	add.w	r3, r7, #8
 8000a9e:	3308      	adds	r3, #8
 8000aa0:	9300      	str	r3, [sp, #0]
 8000aa2:	460b      	mov	r3, r1
 8000aa4:	4918      	ldr	r1, [pc, #96]	@ (8000b08 <HAL_UART_RxCpltCallback+0xd4>)
 8000aa6:	4816      	ldr	r0, [pc, #88]	@ (8000b00 <HAL_UART_RxCpltCallback+0xcc>)
 8000aa8:	f007 fa10 	bl	8007ecc <siscanf>
                 &cmd.motor1, &cmd.motor2, &cmd.motor3, &cmd.motor4);

          // ส่งไป Motor Task
          osMessageQueuePut(MotorQueueHandle, &cmd, 0, 0);
 8000aac:	4b17      	ldr	r3, [pc, #92]	@ (8000b0c <HAL_UART_RxCpltCallback+0xd8>)
 8000aae:	6818      	ldr	r0, [r3, #0]
 8000ab0:	f107 0108 	add.w	r1, r7, #8
 8000ab4:	2300      	movs	r3, #0
 8000ab6:	2200      	movs	r2, #0
 8000ab8:	f004 fa5e 	bl	8004f78 <osMessageQueuePut>
        }

        rxIndex = 0;
 8000abc:	4b0f      	ldr	r3, [pc, #60]	@ (8000afc <HAL_UART_RxCpltCallback+0xc8>)
 8000abe:	2200      	movs	r2, #0
 8000ac0:	701a      	strb	r2, [r3, #0]
      if (rxIndex > 0) {
 8000ac2:	e00e      	b.n	8000ae2 <HAL_UART_RxCpltCallback+0xae>
      }
    }
    else if (rxIndex < sizeof(rxBuffer) - 1) {
 8000ac4:	4b0d      	ldr	r3, [pc, #52]	@ (8000afc <HAL_UART_RxCpltCallback+0xc8>)
 8000ac6:	781b      	ldrb	r3, [r3, #0]
 8000ac8:	2b30      	cmp	r3, #48	@ 0x30
 8000aca:	d80a      	bhi.n	8000ae2 <HAL_UART_RxCpltCallback+0xae>
      rxBuffer[rxIndex++] = rxData;
 8000acc:	4b0b      	ldr	r3, [pc, #44]	@ (8000afc <HAL_UART_RxCpltCallback+0xc8>)
 8000ace:	781b      	ldrb	r3, [r3, #0]
 8000ad0:	1c5a      	adds	r2, r3, #1
 8000ad2:	b2d1      	uxtb	r1, r2
 8000ad4:	4a09      	ldr	r2, [pc, #36]	@ (8000afc <HAL_UART_RxCpltCallback+0xc8>)
 8000ad6:	7011      	strb	r1, [r2, #0]
 8000ad8:	461a      	mov	r2, r3
 8000ada:	4b07      	ldr	r3, [pc, #28]	@ (8000af8 <HAL_UART_RxCpltCallback+0xc4>)
 8000adc:	7819      	ldrb	r1, [r3, #0]
 8000ade:	4b08      	ldr	r3, [pc, #32]	@ (8000b00 <HAL_UART_RxCpltCallback+0xcc>)
 8000ae0:	5499      	strb	r1, [r3, r2]
    }

    HAL_UART_Receive_IT(&huart2, &rxData, 1);
 8000ae2:	2201      	movs	r2, #1
 8000ae4:	4904      	ldr	r1, [pc, #16]	@ (8000af8 <HAL_UART_RxCpltCallback+0xc4>)
 8000ae6:	480a      	ldr	r0, [pc, #40]	@ (8000b10 <HAL_UART_RxCpltCallback+0xdc>)
 8000ae8:	f003 f917 	bl	8003d1a <HAL_UART_Receive_IT>
  }
}
 8000aec:	bf00      	nop
 8000aee:	3718      	adds	r7, #24
 8000af0:	46bd      	mov	sp, r7
 8000af2:	bd80      	pop	{r7, pc}
 8000af4:	40004400 	.word	0x40004400
 8000af8:	200000d3 	.word	0x200000d3
 8000afc:	200000d2 	.word	0x200000d2
 8000b00:	200000a0 	.word	0x200000a0
 8000b04:	080091fc 	.word	0x080091fc
 8000b08:	08009200 	.word	0x08009200
 8000b0c:	200000e4 	.word	0x200000e4
 8000b10:	20000190 	.word	0x20000190

08000b14 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8000b14:	b580      	push	{r7, lr}
 8000b16:	af00      	add	r7, sp, #0
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* creation of MotorQueue */
  MotorQueueHandle = osMessageQueueNew (5, sizeof(uint16_t), &MotorQueue_attributes);
 8000b18:	4a14      	ldr	r2, [pc, #80]	@ (8000b6c <MX_FREERTOS_Init+0x58>)
 8000b1a:	2102      	movs	r1, #2
 8000b1c:	2005      	movs	r0, #5
 8000b1e:	f004 f9b8 	bl	8004e92 <osMessageQueueNew>
 8000b22:	4603      	mov	r3, r0
 8000b24:	4a12      	ldr	r2, [pc, #72]	@ (8000b70 <MX_FREERTOS_Init+0x5c>)
 8000b26:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of UWB */
  UWBHandle = osThreadNew(StartDefaultTask, NULL, &UWB_attributes);
 8000b28:	4a12      	ldr	r2, [pc, #72]	@ (8000b74 <MX_FREERTOS_Init+0x60>)
 8000b2a:	2100      	movs	r1, #0
 8000b2c:	4812      	ldr	r0, [pc, #72]	@ (8000b78 <MX_FREERTOS_Init+0x64>)
 8000b2e:	f004 f903 	bl	8004d38 <osThreadNew>
 8000b32:	4603      	mov	r3, r0
 8000b34:	4a11      	ldr	r2, [pc, #68]	@ (8000b7c <MX_FREERTOS_Init+0x68>)
 8000b36:	6013      	str	r3, [r2, #0]

  /* creation of UART_TX */
  UART_TXHandle = osThreadNew(StartTask02, NULL, &UART_TX_attributes);
 8000b38:	4a11      	ldr	r2, [pc, #68]	@ (8000b80 <MX_FREERTOS_Init+0x6c>)
 8000b3a:	2100      	movs	r1, #0
 8000b3c:	4811      	ldr	r0, [pc, #68]	@ (8000b84 <MX_FREERTOS_Init+0x70>)
 8000b3e:	f004 f8fb 	bl	8004d38 <osThreadNew>
 8000b42:	4603      	mov	r3, r0
 8000b44:	4a10      	ldr	r2, [pc, #64]	@ (8000b88 <MX_FREERTOS_Init+0x74>)
 8000b46:	6013      	str	r3, [r2, #0]

  /* creation of Motor */
  MotorHandle = osThreadNew(StartTask03, NULL, &Motor_attributes);
 8000b48:	4a10      	ldr	r2, [pc, #64]	@ (8000b8c <MX_FREERTOS_Init+0x78>)
 8000b4a:	2100      	movs	r1, #0
 8000b4c:	4810      	ldr	r0, [pc, #64]	@ (8000b90 <MX_FREERTOS_Init+0x7c>)
 8000b4e:	f004 f8f3 	bl	8004d38 <osThreadNew>
 8000b52:	4603      	mov	r3, r0
 8000b54:	4a0f      	ldr	r2, [pc, #60]	@ (8000b94 <MX_FREERTOS_Init+0x80>)
 8000b56:	6013      	str	r3, [r2, #0]

  /* creation of idle */
  idleHandle = osThreadNew(StartTask04, NULL, &idle_attributes);
 8000b58:	4a0f      	ldr	r2, [pc, #60]	@ (8000b98 <MX_FREERTOS_Init+0x84>)
 8000b5a:	2100      	movs	r1, #0
 8000b5c:	480f      	ldr	r0, [pc, #60]	@ (8000b9c <MX_FREERTOS_Init+0x88>)
 8000b5e:	f004 f8eb 	bl	8004d38 <osThreadNew>
 8000b62:	4603      	mov	r3, r0
 8000b64:	4a0e      	ldr	r2, [pc, #56]	@ (8000ba0 <MX_FREERTOS_Init+0x8c>)
 8000b66:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 8000b68:	bf00      	nop
 8000b6a:	bd80      	pop	{r7, pc}
 8000b6c:	080093bc 	.word	0x080093bc
 8000b70:	200000e4 	.word	0x200000e4
 8000b74:	0800932c 	.word	0x0800932c
 8000b78:	08000ba5 	.word	0x08000ba5
 8000b7c:	200000d4 	.word	0x200000d4
 8000b80:	08009350 	.word	0x08009350
 8000b84:	08000c85 	.word	0x08000c85
 8000b88:	200000d8 	.word	0x200000d8
 8000b8c:	08009374 	.word	0x08009374
 8000b90:	08000d39 	.word	0x08000d39
 8000b94:	200000dc 	.word	0x200000dc
 8000b98:	08009398 	.word	0x08009398
 8000b9c:	08000ddd 	.word	0x08000ddd
 8000ba0:	200000e0 	.word	0x200000e0

08000ba4 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8000ba4:	b580      	push	{r7, lr}
 8000ba6:	b084      	sub	sp, #16
 8000ba8:	af00      	add	r7, sp, #0
 8000baa:	6078      	str	r0, [r7, #4]
    /* USER CODE BEGIN StartDefaultTask */
	debug_print("\r\n[UWB Task] Starting...\r\n");
 8000bac:	4826      	ldr	r0, [pc, #152]	@ (8000c48 <StartDefaultTask+0xa4>)
 8000bae:	f7ff feff 	bl	80009b0 <debug_print>
	// เริ่ม UART Receive Interrupt
	HAL_UART_Receive_IT(&huart2, &rxData, 1);
 8000bb2:	2201      	movs	r2, #1
 8000bb4:	4925      	ldr	r1, [pc, #148]	@ (8000c4c <StartDefaultTask+0xa8>)
 8000bb6:	4826      	ldr	r0, [pc, #152]	@ (8000c50 <StartDefaultTask+0xac>)
 8000bb8:	f003 f8af 	bl	8003d1a <HAL_UART_Receive_IT>
	debug_print("[UWB Task] UART RX Started\r\n\r\n");
 8000bbc:	4825      	ldr	r0, [pc, #148]	@ (8000c54 <StartDefaultTask+0xb0>)
 8000bbe:	f7ff fef7 	bl	80009b0 <debug_print>

	// Init UWB
	openspi();
 8000bc2:	f7ff feed 	bl	80009a0 <openspi>
	osDelay(100);
 8000bc6:	2064      	movs	r0, #100	@ 0x64
 8000bc8:	f004 f948 	bl	8004e5c <osDelay>

	// เริ่ม PWM สำหรับ Motor (ทำครั้งเดียวตอน init)
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8000bcc:	2100      	movs	r1, #0
 8000bce:	4822      	ldr	r0, [pc, #136]	@ (8000c58 <StartDefaultTask+0xb4>)
 8000bd0:	f002 f992 	bl	8002ef8 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 8000bd4:	2104      	movs	r1, #4
 8000bd6:	4820      	ldr	r0, [pc, #128]	@ (8000c58 <StartDefaultTask+0xb4>)
 8000bd8:	f002 f98e 	bl	8002ef8 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 8000bdc:	2108      	movs	r1, #8
 8000bde:	481e      	ldr	r0, [pc, #120]	@ (8000c58 <StartDefaultTask+0xb4>)
 8000be0:	f002 f98a 	bl	8002ef8 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_4);
 8000be4:	210c      	movs	r1, #12
 8000be6:	481c      	ldr	r0, [pc, #112]	@ (8000c58 <StartDefaultTask+0xb4>)
 8000be8:	f002 f986 	bl	8002ef8 <HAL_TIM_PWM_Start>

	debug_print("[UWB Task] PWM Started\r\n");
 8000bec:	481b      	ldr	r0, [pc, #108]	@ (8000c5c <StartDefaultTask+0xb8>)
 8000bee:	f7ff fedf 	bl	80009b0 <debug_print>
	debug_print("[UWB Task] Ready!\r\n\r\n");
 8000bf2:	481b      	ldr	r0, [pc, #108]	@ (8000c60 <StartDefaultTask+0xbc>)
 8000bf4:	f7ff fedc 	bl	80009b0 <debug_print>

	TickType_t xLastWakeTime = xTaskGetTickCount();
 8000bf8:	f005 fc8c 	bl	8006514 <xTaskGetTickCount>
 8000bfc:	4603      	mov	r3, r0
 8000bfe:	60bb      	str	r3, [r7, #8]
	const TickType_t xFrequency = pdMS_TO_TICKS(100); // 100ms = 10Hz
 8000c00:	2364      	movs	r3, #100	@ 0x64
 8000c02:	60fb      	str	r3, [r7, #12]

	/* Infinite loop */
	for(;;)
	{
	  // LED Heartbeat
	  HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
 8000c04:	2120      	movs	r1, #32
 8000c06:	4817      	ldr	r0, [pc, #92]	@ (8000c64 <StartDefaultTask+0xc0>)
 8000c08:	f001 fa29 	bl	800205e <HAL_GPIO_TogglePin>

	  // TODO: อ่าน UWB 4 CS (ทำในขั้นต่อไป)
	  // ตอนนี้ส่งค่า dummy ก่อน
	  distances[0] = 1.23;
 8000c0c:	4b16      	ldr	r3, [pc, #88]	@ (8000c68 <StartDefaultTask+0xc4>)
 8000c0e:	4a17      	ldr	r2, [pc, #92]	@ (8000c6c <StartDefaultTask+0xc8>)
 8000c10:	601a      	str	r2, [r3, #0]
	  distances[1] = 2.34;
 8000c12:	4b15      	ldr	r3, [pc, #84]	@ (8000c68 <StartDefaultTask+0xc4>)
 8000c14:	4a16      	ldr	r2, [pc, #88]	@ (8000c70 <StartDefaultTask+0xcc>)
 8000c16:	605a      	str	r2, [r3, #4]
	  distances[2] = 3.45;
 8000c18:	4b13      	ldr	r3, [pc, #76]	@ (8000c68 <StartDefaultTask+0xc4>)
 8000c1a:	4a16      	ldr	r2, [pc, #88]	@ (8000c74 <StartDefaultTask+0xd0>)
 8000c1c:	609a      	str	r2, [r3, #8]
	  distances[3] = 4.56;
 8000c1e:	4b12      	ldr	r3, [pc, #72]	@ (8000c68 <StartDefaultTask+0xc4>)
 8000c20:	4a15      	ldr	r2, [pc, #84]	@ (8000c78 <StartDefaultTask+0xd4>)
 8000c22:	60da      	str	r2, [r3, #12]

	  // บอก UART Task ว่าข้อมูลพร้อม
	  uwb_data_ready = 1;
 8000c24:	4b15      	ldr	r3, [pc, #84]	@ (8000c7c <StartDefaultTask+0xd8>)
 8000c26:	2201      	movs	r2, #1
 8000c28:	701a      	strb	r2, [r3, #0]
	  xTaskNotifyGive(UART_TXHandle);
 8000c2a:	4b15      	ldr	r3, [pc, #84]	@ (8000c80 <StartDefaultTask+0xdc>)
 8000c2c:	6818      	ldr	r0, [r3, #0]
 8000c2e:	2300      	movs	r3, #0
 8000c30:	2202      	movs	r2, #2
 8000c32:	2100      	movs	r1, #0
 8000c34:	f006 f87e 	bl	8006d34 <xTaskGenericNotify>

	  // Debug
	  //debug_printf("[UWB] Tick: %lu\r\n", xTaskGetTickCount());

	  // รอจนครบ 100ms พอดี (guarantee timing)
	  vTaskDelayUntil(&xLastWakeTime, xFrequency);
 8000c38:	f107 0308 	add.w	r3, r7, #8
 8000c3c:	68f9      	ldr	r1, [r7, #12]
 8000c3e:	4618      	mov	r0, r3
 8000c40:	f005 fa9e 	bl	8006180 <vTaskDelayUntil>
	  HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
 8000c44:	bf00      	nop
 8000c46:	e7dd      	b.n	8000c04 <StartDefaultTask+0x60>
 8000c48:	08009210 	.word	0x08009210
 8000c4c:	200000d3 	.word	0x200000d3
 8000c50:	20000190 	.word	0x20000190
 8000c54:	0800922c 	.word	0x0800922c
 8000c58:	20000148 	.word	0x20000148
 8000c5c:	0800924c 	.word	0x0800924c
 8000c60:	08009268 	.word	0x08009268
 8000c64:	40020000 	.word	0x40020000
 8000c68:	2000007c 	.word	0x2000007c
 8000c6c:	3f9d70a4 	.word	0x3f9d70a4
 8000c70:	4015c28f 	.word	0x4015c28f
 8000c74:	405ccccd 	.word	0x405ccccd
 8000c78:	4091eb85 	.word	0x4091eb85
 8000c7c:	2000008c 	.word	0x2000008c
 8000c80:	200000d8 	.word	0x200000d8

08000c84 <StartTask02>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask02 */
void StartTask02(void *argument)
{
 8000c84:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8000c88:	b0a2      	sub	sp, #136	@ 0x88
 8000c8a:	af06      	add	r7, sp, #24
 8000c8c:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN StartTask02 */
	char tx_buffer[100];

	debug_print("[UART TX Task] Starting...\r\n");
 8000c8e:	4825      	ldr	r0, [pc, #148]	@ (8000d24 <StartTask02+0xa0>)
 8000c90:	f7ff fe8e 	bl	80009b0 <debug_print>

	/* Infinite loop */
	for(;;)
	{
	  // รอให้ UWB Task บอกว่าข้อมูลพร้อม
	  ulTaskNotifyTake(pdTRUE, portMAX_DELAY);
 8000c94:	f04f 31ff 	mov.w	r1, #4294967295
 8000c98:	2001      	movs	r0, #1
 8000c9a:	f006 f803 	bl	8006ca4 <ulTaskNotifyTake>

	  if(uwb_data_ready) {
 8000c9e:	4b22      	ldr	r3, [pc, #136]	@ (8000d28 <StartTask02+0xa4>)
 8000ca0:	781b      	ldrb	r3, [r3, #0]
 8000ca2:	b2db      	uxtb	r3, r3
 8000ca4:	2b00      	cmp	r3, #0
 8000ca6:	d0f5      	beq.n	8000c94 <StartTask02+0x10>
	      // ส่งข้อมูล UWB ทั้ง 4 CS
	      taskENTER_CRITICAL();  // ป้องกัน race condition
 8000ca8:	f006 fdde 	bl	8007868 <vPortEnterCritical>
	      sprintf(tx_buffer, "$%.2f,%.2f,%.2f,%.2f*\r\n",
	              distances[0], distances[1],
 8000cac:	4b1f      	ldr	r3, [pc, #124]	@ (8000d2c <StartTask02+0xa8>)
 8000cae:	681b      	ldr	r3, [r3, #0]
	      sprintf(tx_buffer, "$%.2f,%.2f,%.2f,%.2f*\r\n",
 8000cb0:	4618      	mov	r0, r3
 8000cb2:	f7ff fc69 	bl	8000588 <__aeabi_f2d>
 8000cb6:	4682      	mov	sl, r0
 8000cb8:	468b      	mov	fp, r1
	              distances[0], distances[1],
 8000cba:	4b1c      	ldr	r3, [pc, #112]	@ (8000d2c <StartTask02+0xa8>)
 8000cbc:	685b      	ldr	r3, [r3, #4]
	      sprintf(tx_buffer, "$%.2f,%.2f,%.2f,%.2f*\r\n",
 8000cbe:	4618      	mov	r0, r3
 8000cc0:	f7ff fc62 	bl	8000588 <__aeabi_f2d>
 8000cc4:	4604      	mov	r4, r0
 8000cc6:	460d      	mov	r5, r1
	              distances[2], distances[3]);
 8000cc8:	4b18      	ldr	r3, [pc, #96]	@ (8000d2c <StartTask02+0xa8>)
 8000cca:	689b      	ldr	r3, [r3, #8]
	      sprintf(tx_buffer, "$%.2f,%.2f,%.2f,%.2f*\r\n",
 8000ccc:	4618      	mov	r0, r3
 8000cce:	f7ff fc5b 	bl	8000588 <__aeabi_f2d>
 8000cd2:	4680      	mov	r8, r0
 8000cd4:	4689      	mov	r9, r1
	              distances[2], distances[3]);
 8000cd6:	4b15      	ldr	r3, [pc, #84]	@ (8000d2c <StartTask02+0xa8>)
 8000cd8:	68db      	ldr	r3, [r3, #12]
	      sprintf(tx_buffer, "$%.2f,%.2f,%.2f,%.2f*\r\n",
 8000cda:	4618      	mov	r0, r3
 8000cdc:	f7ff fc54 	bl	8000588 <__aeabi_f2d>
 8000ce0:	4602      	mov	r2, r0
 8000ce2:	460b      	mov	r3, r1
 8000ce4:	f107 000c 	add.w	r0, r7, #12
 8000ce8:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8000cec:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8000cf0:	e9cd 4500 	strd	r4, r5, [sp]
 8000cf4:	4652      	mov	r2, sl
 8000cf6:	465b      	mov	r3, fp
 8000cf8:	490d      	ldr	r1, [pc, #52]	@ (8000d30 <StartTask02+0xac>)
 8000cfa:	f007 f8c5 	bl	8007e88 <siprintf>
	      uwb_data_ready = 0;
 8000cfe:	4b0a      	ldr	r3, [pc, #40]	@ (8000d28 <StartTask02+0xa4>)
 8000d00:	2200      	movs	r2, #0
 8000d02:	701a      	strb	r2, [r3, #0]
	      taskEXIT_CRITICAL();
 8000d04:	f006 fde2 	bl	80078cc <vPortExitCritical>

	      HAL_UART_Transmit(&huart2, (uint8_t*)tx_buffer, strlen(tx_buffer), 100);
 8000d08:	f107 030c 	add.w	r3, r7, #12
 8000d0c:	4618      	mov	r0, r3
 8000d0e:	f7ff fa7f 	bl	8000210 <strlen>
 8000d12:	4603      	mov	r3, r0
 8000d14:	b29a      	uxth	r2, r3
 8000d16:	f107 010c 	add.w	r1, r7, #12
 8000d1a:	2364      	movs	r3, #100	@ 0x64
 8000d1c:	4805      	ldr	r0, [pc, #20]	@ (8000d34 <StartTask02+0xb0>)
 8000d1e:	f002 ff71 	bl	8003c04 <HAL_UART_Transmit>
	  ulTaskNotifyTake(pdTRUE, portMAX_DELAY);
 8000d22:	e7b7      	b.n	8000c94 <StartTask02+0x10>
 8000d24:	08009280 	.word	0x08009280
 8000d28:	2000008c 	.word	0x2000008c
 8000d2c:	2000007c 	.word	0x2000007c
 8000d30:	080092a0 	.word	0x080092a0
 8000d34:	20000190 	.word	0x20000190

08000d38 <StartTask03>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask03 */
void StartTask03(void *argument)
{
 8000d38:	b580      	push	{r7, lr}
 8000d3a:	b088      	sub	sp, #32
 8000d3c:	af02      	add	r7, sp, #8
 8000d3e:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN StartTask03 */
	MotorCmd_t cmd;

	debug_print("[Motor Task] Starting...\r\n");
 8000d40:	481f      	ldr	r0, [pc, #124]	@ (8000dc0 <StartTask03+0x88>)
 8000d42:	f7ff fe35 	bl	80009b0 <debug_print>

	/* Infinite loop */
	for(;;)
	{
	  // รอคำสั่งจาก Queue
	  if(osMessageQueueGet(MotorQueueHandle, &cmd, NULL, 100) == osOK) {
 8000d46:	4b1f      	ldr	r3, [pc, #124]	@ (8000dc4 <StartTask03+0x8c>)
 8000d48:	6818      	ldr	r0, [r3, #0]
 8000d4a:	f107 0108 	add.w	r1, r7, #8
 8000d4e:	2364      	movs	r3, #100	@ 0x64
 8000d50:	2200      	movs	r2, #0
 8000d52:	f004 f971 	bl	8005038 <osMessageQueueGet>
 8000d56:	4603      	mov	r3, r0
 8000d58:	2b00      	cmp	r3, #0
 8000d5a:	d12c      	bne.n	8000db6 <StartTask03+0x7e>

	    motor_1_target = cmd.motor1;
 8000d5c:	68bb      	ldr	r3, [r7, #8]
 8000d5e:	4a1a      	ldr	r2, [pc, #104]	@ (8000dc8 <StartTask03+0x90>)
 8000d60:	6013      	str	r3, [r2, #0]
	    motor_2_target = cmd.motor2;
 8000d62:	68fb      	ldr	r3, [r7, #12]
 8000d64:	4a19      	ldr	r2, [pc, #100]	@ (8000dcc <StartTask03+0x94>)
 8000d66:	6013      	str	r3, [r2, #0]
	    motor_3_target = cmd.motor3;
 8000d68:	693b      	ldr	r3, [r7, #16]
 8000d6a:	4a19      	ldr	r2, [pc, #100]	@ (8000dd0 <StartTask03+0x98>)
 8000d6c:	6013      	str	r3, [r2, #0]
	    motor_4_target = cmd.motor4;
 8000d6e:	697b      	ldr	r3, [r7, #20]
 8000d70:	4a18      	ldr	r2, [pc, #96]	@ (8000dd4 <StartTask03+0x9c>)
 8000d72:	6013      	str	r3, [r2, #0]

	    debug_printf("[Motor] Received: M1=%d M2=%d M3=%d M4=%d\r\n",
 8000d74:	68b9      	ldr	r1, [r7, #8]
 8000d76:	68fa      	ldr	r2, [r7, #12]
 8000d78:	6938      	ldr	r0, [r7, #16]
 8000d7a:	697b      	ldr	r3, [r7, #20]
 8000d7c:	9300      	str	r3, [sp, #0]
 8000d7e:	4603      	mov	r3, r0
 8000d80:	4815      	ldr	r0, [pc, #84]	@ (8000dd8 <StartTask03+0xa0>)
 8000d82:	f7ff fe2d 	bl	80009e0 <debug_printf>
	                 cmd.motor1, cmd.motor2, cmd.motor3, cmd.motor4);

	    // TODO: Motor_Soft_Update() (ทำในขั้นต่อไป)
	    // ตอนนี้ควบคุมโดยตรงก่อน
	    Motor_Control(1, motor_1_target);
 8000d86:	4b10      	ldr	r3, [pc, #64]	@ (8000dc8 <StartTask03+0x90>)
 8000d88:	681b      	ldr	r3, [r3, #0]
 8000d8a:	4619      	mov	r1, r3
 8000d8c:	2001      	movs	r0, #1
 8000d8e:	f000 f82d 	bl	8000dec <Motor_Control>
	    Motor_Control(2, motor_2_target);
 8000d92:	4b0e      	ldr	r3, [pc, #56]	@ (8000dcc <StartTask03+0x94>)
 8000d94:	681b      	ldr	r3, [r3, #0]
 8000d96:	4619      	mov	r1, r3
 8000d98:	2002      	movs	r0, #2
 8000d9a:	f000 f827 	bl	8000dec <Motor_Control>
	    Motor_Control(3, motor_3_target);
 8000d9e:	4b0c      	ldr	r3, [pc, #48]	@ (8000dd0 <StartTask03+0x98>)
 8000da0:	681b      	ldr	r3, [r3, #0]
 8000da2:	4619      	mov	r1, r3
 8000da4:	2003      	movs	r0, #3
 8000da6:	f000 f821 	bl	8000dec <Motor_Control>
	    Motor_Control(4, motor_4_target);
 8000daa:	4b0a      	ldr	r3, [pc, #40]	@ (8000dd4 <StartTask03+0x9c>)
 8000dac:	681b      	ldr	r3, [r3, #0]
 8000dae:	4619      	mov	r1, r3
 8000db0:	2004      	movs	r0, #4
 8000db2:	f000 f81b 	bl	8000dec <Motor_Control>
	  }

	  osDelay(20);
 8000db6:	2014      	movs	r0, #20
 8000db8:	f004 f850 	bl	8004e5c <osDelay>
	  if(osMessageQueueGet(MotorQueueHandle, &cmd, NULL, 100) == osOK) {
 8000dbc:	e7c3      	b.n	8000d46 <StartTask03+0xe>
 8000dbe:	bf00      	nop
 8000dc0:	080092b8 	.word	0x080092b8
 8000dc4:	200000e4 	.word	0x200000e4
 8000dc8:	20000090 	.word	0x20000090
 8000dcc:	20000094 	.word	0x20000094
 8000dd0:	20000098 	.word	0x20000098
 8000dd4:	2000009c 	.word	0x2000009c
 8000dd8:	080092d4 	.word	0x080092d4

08000ddc <StartTask04>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask04 */
void StartTask04(void *argument)
{
 8000ddc:	b580      	push	{r7, lr}
 8000dde:	b082      	sub	sp, #8
 8000de0:	af00      	add	r7, sp, #0
 8000de2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask04 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8000de4:	2001      	movs	r0, #1
 8000de6:	f004 f839 	bl	8004e5c <osDelay>
 8000dea:	e7fb      	b.n	8000de4 <StartTask04+0x8>

08000dec <Motor_Control>:

/* Private application code --------------------------------------------------*/
/* USER CODE BEGIN Application */

void Motor_Control(int motor_num, int speed)
{
 8000dec:	b580      	push	{r7, lr}
 8000dee:	b086      	sub	sp, #24
 8000df0:	af00      	add	r7, sp, #0
 8000df2:	6078      	str	r0, [r7, #4]
 8000df4:	6039      	str	r1, [r7, #0]
  GPIO_TypeDef* dir_port;
  uint16_t dir_pin;
  uint32_t pwm_channel;

  switch(motor_num) {
 8000df6:	687b      	ldr	r3, [r7, #4]
 8000df8:	3b01      	subs	r3, #1
 8000dfa:	2b03      	cmp	r3, #3
 8000dfc:	f200 80e4 	bhi.w	8000fc8 <Motor_Control+0x1dc>
 8000e00:	a201      	add	r2, pc, #4	@ (adr r2, 8000e08 <Motor_Control+0x1c>)
 8000e02:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000e06:	bf00      	nop
 8000e08:	08000e19 	.word	0x08000e19
 8000e0c:	08000e29 	.word	0x08000e29
 8000e10:	08000e37 	.word	0x08000e37
 8000e14:	08000e45 	.word	0x08000e45
    case 1:
      dir_port = GPIOB;
 8000e18:	4b6d      	ldr	r3, [pc, #436]	@ (8000fd0 <Motor_Control+0x1e4>)
 8000e1a:	617b      	str	r3, [r7, #20]
      dir_pin = GPIO_PIN_10;
 8000e1c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000e20:	827b      	strh	r3, [r7, #18]
      pwm_channel = TIM_CHANNEL_1;
 8000e22:	2300      	movs	r3, #0
 8000e24:	60fb      	str	r3, [r7, #12]
      break;
 8000e26:	e014      	b.n	8000e52 <Motor_Control+0x66>
    case 2:
      dir_port = GPIOB;
 8000e28:	4b69      	ldr	r3, [pc, #420]	@ (8000fd0 <Motor_Control+0x1e4>)
 8000e2a:	617b      	str	r3, [r7, #20]
      dir_pin = GPIO_PIN_4;
 8000e2c:	2310      	movs	r3, #16
 8000e2e:	827b      	strh	r3, [r7, #18]
      pwm_channel = TIM_CHANNEL_2;
 8000e30:	2304      	movs	r3, #4
 8000e32:	60fb      	str	r3, [r7, #12]
      break;
 8000e34:	e00d      	b.n	8000e52 <Motor_Control+0x66>
    case 3:
      dir_port = GPIOB;
 8000e36:	4b66      	ldr	r3, [pc, #408]	@ (8000fd0 <Motor_Control+0x1e4>)
 8000e38:	617b      	str	r3, [r7, #20]
      dir_pin = GPIO_PIN_5;
 8000e3a:	2320      	movs	r3, #32
 8000e3c:	827b      	strh	r3, [r7, #18]
      pwm_channel = TIM_CHANNEL_3;
 8000e3e:	2308      	movs	r3, #8
 8000e40:	60fb      	str	r3, [r7, #12]
      break;
 8000e42:	e006      	b.n	8000e52 <Motor_Control+0x66>
    case 4:
      dir_port = GPIOB;
 8000e44:	4b62      	ldr	r3, [pc, #392]	@ (8000fd0 <Motor_Control+0x1e4>)
 8000e46:	617b      	str	r3, [r7, #20]
      dir_pin = GPIO_PIN_3;
 8000e48:	2308      	movs	r3, #8
 8000e4a:	827b      	strh	r3, [r7, #18]
      pwm_channel = TIM_CHANNEL_4;
 8000e4c:	230c      	movs	r3, #12
 8000e4e:	60fb      	str	r3, [r7, #12]
      break;
 8000e50:	bf00      	nop
    default:
      return;
  }

  if (speed == 0) {
 8000e52:	683b      	ldr	r3, [r7, #0]
 8000e54:	2b00      	cmp	r3, #0
 8000e56:	d11c      	bne.n	8000e92 <Motor_Control+0xa6>
    __HAL_TIM_SET_COMPARE(&htim1, pwm_channel, 0);
 8000e58:	68fb      	ldr	r3, [r7, #12]
 8000e5a:	2b00      	cmp	r3, #0
 8000e5c:	d104      	bne.n	8000e68 <Motor_Control+0x7c>
 8000e5e:	4b5d      	ldr	r3, [pc, #372]	@ (8000fd4 <Motor_Control+0x1e8>)
 8000e60:	681b      	ldr	r3, [r3, #0]
 8000e62:	2200      	movs	r2, #0
 8000e64:	635a      	str	r2, [r3, #52]	@ 0x34
 8000e66:	e0b0      	b.n	8000fca <Motor_Control+0x1de>
 8000e68:	68fb      	ldr	r3, [r7, #12]
 8000e6a:	2b04      	cmp	r3, #4
 8000e6c:	d104      	bne.n	8000e78 <Motor_Control+0x8c>
 8000e6e:	4b59      	ldr	r3, [pc, #356]	@ (8000fd4 <Motor_Control+0x1e8>)
 8000e70:	681a      	ldr	r2, [r3, #0]
 8000e72:	2300      	movs	r3, #0
 8000e74:	6393      	str	r3, [r2, #56]	@ 0x38
 8000e76:	e0a8      	b.n	8000fca <Motor_Control+0x1de>
 8000e78:	68fb      	ldr	r3, [r7, #12]
 8000e7a:	2b08      	cmp	r3, #8
 8000e7c:	d104      	bne.n	8000e88 <Motor_Control+0x9c>
 8000e7e:	4b55      	ldr	r3, [pc, #340]	@ (8000fd4 <Motor_Control+0x1e8>)
 8000e80:	681a      	ldr	r2, [r3, #0]
 8000e82:	2300      	movs	r3, #0
 8000e84:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8000e86:	e0a0      	b.n	8000fca <Motor_Control+0x1de>
 8000e88:	4b52      	ldr	r3, [pc, #328]	@ (8000fd4 <Motor_Control+0x1e8>)
 8000e8a:	681a      	ldr	r2, [r3, #0]
 8000e8c:	2300      	movs	r3, #0
 8000e8e:	6413      	str	r3, [r2, #64]	@ 0x40
 8000e90:	e09b      	b.n	8000fca <Motor_Control+0x1de>
  }
  else if (speed > 0) {
 8000e92:	683b      	ldr	r3, [r7, #0]
 8000e94:	2b00      	cmp	r3, #0
 8000e96:	dd4d      	ble.n	8000f34 <Motor_Control+0x148>
    HAL_GPIO_WritePin(dir_port, dir_pin, GPIO_PIN_RESET);
 8000e98:	8a7b      	ldrh	r3, [r7, #18]
 8000e9a:	2200      	movs	r2, #0
 8000e9c:	4619      	mov	r1, r3
 8000e9e:	6978      	ldr	r0, [r7, #20]
 8000ea0:	f001 f8c4 	bl	800202c <HAL_GPIO_WritePin>
    __HAL_TIM_SET_COMPARE(&htim1, pwm_channel, (speed * 420) / 100);
 8000ea4:	68fb      	ldr	r3, [r7, #12]
 8000ea6:	2b00      	cmp	r3, #0
 8000ea8:	d10e      	bne.n	8000ec8 <Motor_Control+0xdc>
 8000eaa:	683b      	ldr	r3, [r7, #0]
 8000eac:	f44f 72d2 	mov.w	r2, #420	@ 0x1a4
 8000eb0:	fb02 f303 	mul.w	r3, r2, r3
 8000eb4:	4a48      	ldr	r2, [pc, #288]	@ (8000fd8 <Motor_Control+0x1ec>)
 8000eb6:	fb82 1203 	smull	r1, r2, r2, r3
 8000eba:	1152      	asrs	r2, r2, #5
 8000ebc:	17db      	asrs	r3, r3, #31
 8000ebe:	1ad2      	subs	r2, r2, r3
 8000ec0:	4b44      	ldr	r3, [pc, #272]	@ (8000fd4 <Motor_Control+0x1e8>)
 8000ec2:	681b      	ldr	r3, [r3, #0]
 8000ec4:	635a      	str	r2, [r3, #52]	@ 0x34
 8000ec6:	e080      	b.n	8000fca <Motor_Control+0x1de>
 8000ec8:	68fb      	ldr	r3, [r7, #12]
 8000eca:	2b04      	cmp	r3, #4
 8000ecc:	d10f      	bne.n	8000eee <Motor_Control+0x102>
 8000ece:	683b      	ldr	r3, [r7, #0]
 8000ed0:	f44f 72d2 	mov.w	r2, #420	@ 0x1a4
 8000ed4:	fb02 f303 	mul.w	r3, r2, r3
 8000ed8:	4a3f      	ldr	r2, [pc, #252]	@ (8000fd8 <Motor_Control+0x1ec>)
 8000eda:	fb82 1203 	smull	r1, r2, r2, r3
 8000ede:	1152      	asrs	r2, r2, #5
 8000ee0:	17db      	asrs	r3, r3, #31
 8000ee2:	1ad1      	subs	r1, r2, r3
 8000ee4:	4b3b      	ldr	r3, [pc, #236]	@ (8000fd4 <Motor_Control+0x1e8>)
 8000ee6:	681a      	ldr	r2, [r3, #0]
 8000ee8:	460b      	mov	r3, r1
 8000eea:	6393      	str	r3, [r2, #56]	@ 0x38
 8000eec:	e06d      	b.n	8000fca <Motor_Control+0x1de>
 8000eee:	68fb      	ldr	r3, [r7, #12]
 8000ef0:	2b08      	cmp	r3, #8
 8000ef2:	d10f      	bne.n	8000f14 <Motor_Control+0x128>
 8000ef4:	683b      	ldr	r3, [r7, #0]
 8000ef6:	f44f 72d2 	mov.w	r2, #420	@ 0x1a4
 8000efa:	fb02 f303 	mul.w	r3, r2, r3
 8000efe:	4a36      	ldr	r2, [pc, #216]	@ (8000fd8 <Motor_Control+0x1ec>)
 8000f00:	fb82 1203 	smull	r1, r2, r2, r3
 8000f04:	1152      	asrs	r2, r2, #5
 8000f06:	17db      	asrs	r3, r3, #31
 8000f08:	1ad1      	subs	r1, r2, r3
 8000f0a:	4b32      	ldr	r3, [pc, #200]	@ (8000fd4 <Motor_Control+0x1e8>)
 8000f0c:	681a      	ldr	r2, [r3, #0]
 8000f0e:	460b      	mov	r3, r1
 8000f10:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8000f12:	e05a      	b.n	8000fca <Motor_Control+0x1de>
 8000f14:	683b      	ldr	r3, [r7, #0]
 8000f16:	f44f 72d2 	mov.w	r2, #420	@ 0x1a4
 8000f1a:	fb02 f303 	mul.w	r3, r2, r3
 8000f1e:	4a2e      	ldr	r2, [pc, #184]	@ (8000fd8 <Motor_Control+0x1ec>)
 8000f20:	fb82 1203 	smull	r1, r2, r2, r3
 8000f24:	1152      	asrs	r2, r2, #5
 8000f26:	17db      	asrs	r3, r3, #31
 8000f28:	1ad1      	subs	r1, r2, r3
 8000f2a:	4b2a      	ldr	r3, [pc, #168]	@ (8000fd4 <Motor_Control+0x1e8>)
 8000f2c:	681a      	ldr	r2, [r3, #0]
 8000f2e:	460b      	mov	r3, r1
 8000f30:	6413      	str	r3, [r2, #64]	@ 0x40
 8000f32:	e04a      	b.n	8000fca <Motor_Control+0x1de>
  }
  else {
    HAL_GPIO_WritePin(dir_port, dir_pin, GPIO_PIN_SET);
 8000f34:	8a7b      	ldrh	r3, [r7, #18]
 8000f36:	2201      	movs	r2, #1
 8000f38:	4619      	mov	r1, r3
 8000f3a:	6978      	ldr	r0, [r7, #20]
 8000f3c:	f001 f876 	bl	800202c <HAL_GPIO_WritePin>
    __HAL_TIM_SET_COMPARE(&htim1, pwm_channel, ((-speed) * 420) / 100);
 8000f40:	68fb      	ldr	r3, [r7, #12]
 8000f42:	2b00      	cmp	r3, #0
 8000f44:	d10d      	bne.n	8000f62 <Motor_Control+0x176>
 8000f46:	683b      	ldr	r3, [r7, #0]
 8000f48:	4a24      	ldr	r2, [pc, #144]	@ (8000fdc <Motor_Control+0x1f0>)
 8000f4a:	fb02 f303 	mul.w	r3, r2, r3
 8000f4e:	4a22      	ldr	r2, [pc, #136]	@ (8000fd8 <Motor_Control+0x1ec>)
 8000f50:	fb82 1203 	smull	r1, r2, r2, r3
 8000f54:	1152      	asrs	r2, r2, #5
 8000f56:	17db      	asrs	r3, r3, #31
 8000f58:	1ad2      	subs	r2, r2, r3
 8000f5a:	4b1e      	ldr	r3, [pc, #120]	@ (8000fd4 <Motor_Control+0x1e8>)
 8000f5c:	681b      	ldr	r3, [r3, #0]
 8000f5e:	635a      	str	r2, [r3, #52]	@ 0x34
 8000f60:	e033      	b.n	8000fca <Motor_Control+0x1de>
 8000f62:	68fb      	ldr	r3, [r7, #12]
 8000f64:	2b04      	cmp	r3, #4
 8000f66:	d10e      	bne.n	8000f86 <Motor_Control+0x19a>
 8000f68:	683b      	ldr	r3, [r7, #0]
 8000f6a:	4a1c      	ldr	r2, [pc, #112]	@ (8000fdc <Motor_Control+0x1f0>)
 8000f6c:	fb02 f303 	mul.w	r3, r2, r3
 8000f70:	4a19      	ldr	r2, [pc, #100]	@ (8000fd8 <Motor_Control+0x1ec>)
 8000f72:	fb82 1203 	smull	r1, r2, r2, r3
 8000f76:	1152      	asrs	r2, r2, #5
 8000f78:	17db      	asrs	r3, r3, #31
 8000f7a:	1ad1      	subs	r1, r2, r3
 8000f7c:	4b15      	ldr	r3, [pc, #84]	@ (8000fd4 <Motor_Control+0x1e8>)
 8000f7e:	681a      	ldr	r2, [r3, #0]
 8000f80:	460b      	mov	r3, r1
 8000f82:	6393      	str	r3, [r2, #56]	@ 0x38
 8000f84:	e021      	b.n	8000fca <Motor_Control+0x1de>
 8000f86:	68fb      	ldr	r3, [r7, #12]
 8000f88:	2b08      	cmp	r3, #8
 8000f8a:	d10e      	bne.n	8000faa <Motor_Control+0x1be>
 8000f8c:	683b      	ldr	r3, [r7, #0]
 8000f8e:	4a13      	ldr	r2, [pc, #76]	@ (8000fdc <Motor_Control+0x1f0>)
 8000f90:	fb02 f303 	mul.w	r3, r2, r3
 8000f94:	4a10      	ldr	r2, [pc, #64]	@ (8000fd8 <Motor_Control+0x1ec>)
 8000f96:	fb82 1203 	smull	r1, r2, r2, r3
 8000f9a:	1152      	asrs	r2, r2, #5
 8000f9c:	17db      	asrs	r3, r3, #31
 8000f9e:	1ad1      	subs	r1, r2, r3
 8000fa0:	4b0c      	ldr	r3, [pc, #48]	@ (8000fd4 <Motor_Control+0x1e8>)
 8000fa2:	681a      	ldr	r2, [r3, #0]
 8000fa4:	460b      	mov	r3, r1
 8000fa6:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8000fa8:	e00f      	b.n	8000fca <Motor_Control+0x1de>
 8000faa:	683b      	ldr	r3, [r7, #0]
 8000fac:	4a0b      	ldr	r2, [pc, #44]	@ (8000fdc <Motor_Control+0x1f0>)
 8000fae:	fb02 f303 	mul.w	r3, r2, r3
 8000fb2:	4a09      	ldr	r2, [pc, #36]	@ (8000fd8 <Motor_Control+0x1ec>)
 8000fb4:	fb82 1203 	smull	r1, r2, r2, r3
 8000fb8:	1152      	asrs	r2, r2, #5
 8000fba:	17db      	asrs	r3, r3, #31
 8000fbc:	1ad1      	subs	r1, r2, r3
 8000fbe:	4b05      	ldr	r3, [pc, #20]	@ (8000fd4 <Motor_Control+0x1e8>)
 8000fc0:	681a      	ldr	r2, [r3, #0]
 8000fc2:	460b      	mov	r3, r1
 8000fc4:	6413      	str	r3, [r2, #64]	@ 0x40
 8000fc6:	e000      	b.n	8000fca <Motor_Control+0x1de>
      return;
 8000fc8:	bf00      	nop
  }
}
 8000fca:	3718      	adds	r7, #24
 8000fcc:	46bd      	mov	sp, r7
 8000fce:	bd80      	pop	{r7, pc}
 8000fd0:	40020400 	.word	0x40020400
 8000fd4:	20000148 	.word	0x20000148
 8000fd8:	51eb851f 	.word	0x51eb851f
 8000fdc:	fffffe5c 	.word	0xfffffe5c

08000fe0 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000fe0:	b580      	push	{r7, lr}
 8000fe2:	b08a      	sub	sp, #40	@ 0x28
 8000fe4:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fe6:	f107 0314 	add.w	r3, r7, #20
 8000fea:	2200      	movs	r2, #0
 8000fec:	601a      	str	r2, [r3, #0]
 8000fee:	605a      	str	r2, [r3, #4]
 8000ff0:	609a      	str	r2, [r3, #8]
 8000ff2:	60da      	str	r2, [r3, #12]
 8000ff4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000ff6:	2300      	movs	r3, #0
 8000ff8:	613b      	str	r3, [r7, #16]
 8000ffa:	4b5a      	ldr	r3, [pc, #360]	@ (8001164 <MX_GPIO_Init+0x184>)
 8000ffc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ffe:	4a59      	ldr	r2, [pc, #356]	@ (8001164 <MX_GPIO_Init+0x184>)
 8001000:	f043 0304 	orr.w	r3, r3, #4
 8001004:	6313      	str	r3, [r2, #48]	@ 0x30
 8001006:	4b57      	ldr	r3, [pc, #348]	@ (8001164 <MX_GPIO_Init+0x184>)
 8001008:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800100a:	f003 0304 	and.w	r3, r3, #4
 800100e:	613b      	str	r3, [r7, #16]
 8001010:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001012:	2300      	movs	r3, #0
 8001014:	60fb      	str	r3, [r7, #12]
 8001016:	4b53      	ldr	r3, [pc, #332]	@ (8001164 <MX_GPIO_Init+0x184>)
 8001018:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800101a:	4a52      	ldr	r2, [pc, #328]	@ (8001164 <MX_GPIO_Init+0x184>)
 800101c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001020:	6313      	str	r3, [r2, #48]	@ 0x30
 8001022:	4b50      	ldr	r3, [pc, #320]	@ (8001164 <MX_GPIO_Init+0x184>)
 8001024:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001026:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800102a:	60fb      	str	r3, [r7, #12]
 800102c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800102e:	2300      	movs	r3, #0
 8001030:	60bb      	str	r3, [r7, #8]
 8001032:	4b4c      	ldr	r3, [pc, #304]	@ (8001164 <MX_GPIO_Init+0x184>)
 8001034:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001036:	4a4b      	ldr	r2, [pc, #300]	@ (8001164 <MX_GPIO_Init+0x184>)
 8001038:	f043 0301 	orr.w	r3, r3, #1
 800103c:	6313      	str	r3, [r2, #48]	@ 0x30
 800103e:	4b49      	ldr	r3, [pc, #292]	@ (8001164 <MX_GPIO_Init+0x184>)
 8001040:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001042:	f003 0301 	and.w	r3, r3, #1
 8001046:	60bb      	str	r3, [r7, #8]
 8001048:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800104a:	2300      	movs	r3, #0
 800104c:	607b      	str	r3, [r7, #4]
 800104e:	4b45      	ldr	r3, [pc, #276]	@ (8001164 <MX_GPIO_Init+0x184>)
 8001050:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001052:	4a44      	ldr	r2, [pc, #272]	@ (8001164 <MX_GPIO_Init+0x184>)
 8001054:	f043 0302 	orr.w	r3, r3, #2
 8001058:	6313      	str	r3, [r2, #48]	@ 0x30
 800105a:	4b42      	ldr	r3, [pc, #264]	@ (8001164 <MX_GPIO_Init+0x184>)
 800105c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800105e:	f003 0302 	and.w	r3, r3, #2
 8001062:	607b      	str	r3, [r7, #4]
 8001064:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, CS1_Pin|CS4_Pin|CS3_Pin|CS2_Pin, GPIO_PIN_SET);
 8001066:	2201      	movs	r2, #1
 8001068:	f24e 0102 	movw	r1, #57346	@ 0xe002
 800106c:	483e      	ldr	r0, [pc, #248]	@ (8001168 <MX_GPIO_Init+0x188>)
 800106e:	f000 ffdd 	bl	800202c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, DIR1_Pin|DIR4_Pin|DIR2_Pin|DIR3_Pin, GPIO_PIN_RESET);
 8001072:	2200      	movs	r2, #0
 8001074:	f44f 6187 	mov.w	r1, #1080	@ 0x438
 8001078:	483b      	ldr	r0, [pc, #236]	@ (8001168 <MX_GPIO_Init+0x188>)
 800107a:	f000 ffd7 	bl	800202c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(RST_GPIO_Port, RST_Pin, GPIO_PIN_SET);
 800107e:	2201      	movs	r2, #1
 8001080:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001084:	4839      	ldr	r0, [pc, #228]	@ (800116c <MX_GPIO_Init+0x18c>)
 8001086:	f000 ffd1 	bl	800202c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800108a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800108e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001090:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8001094:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001096:	2300      	movs	r3, #0
 8001098:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800109a:	f107 0314 	add.w	r3, r7, #20
 800109e:	4619      	mov	r1, r3
 80010a0:	4833      	ldr	r0, [pc, #204]	@ (8001170 <MX_GPIO_Init+0x190>)
 80010a2:	f000 fe2f 	bl	8001d04 <HAL_GPIO_Init>

  /*Configure GPIO pins : IRQ1_Pin IRQ2_Pin IRQ3_Pin IRQ4_Pin */
  GPIO_InitStruct.Pin = IRQ1_Pin|IRQ2_Pin|IRQ3_Pin|IRQ4_Pin;
 80010a6:	230f      	movs	r3, #15
 80010a8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80010aa:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80010ae:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80010b0:	2301      	movs	r3, #1
 80010b2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80010b4:	f107 0314 	add.w	r3, r7, #20
 80010b8:	4619      	mov	r1, r3
 80010ba:	482d      	ldr	r0, [pc, #180]	@ (8001170 <MX_GPIO_Init+0x190>)
 80010bc:	f000 fe22 	bl	8001d04 <HAL_GPIO_Init>

  /*Configure GPIO pins : CS1_Pin CS4_Pin CS3_Pin CS2_Pin */
  GPIO_InitStruct.Pin = CS1_Pin|CS4_Pin|CS3_Pin|CS2_Pin;
 80010c0:	f24e 0302 	movw	r3, #57346	@ 0xe002
 80010c4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80010c6:	2301      	movs	r3, #1
 80010c8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80010ca:	2301      	movs	r3, #1
 80010cc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 80010ce:	2301      	movs	r3, #1
 80010d0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80010d2:	f107 0314 	add.w	r3, r7, #20
 80010d6:	4619      	mov	r1, r3
 80010d8:	4823      	ldr	r0, [pc, #140]	@ (8001168 <MX_GPIO_Init+0x188>)
 80010da:	f000 fe13 	bl	8001d04 <HAL_GPIO_Init>

  /*Configure GPIO pins : DIR1_Pin DIR4_Pin DIR2_Pin DIR3_Pin */
  GPIO_InitStruct.Pin = DIR1_Pin|DIR4_Pin|DIR2_Pin|DIR3_Pin;
 80010de:	f44f 6387 	mov.w	r3, #1080	@ 0x438
 80010e2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80010e4:	2301      	movs	r3, #1
 80010e6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80010e8:	2302      	movs	r3, #2
 80010ea:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 80010ec:	2301      	movs	r3, #1
 80010ee:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80010f0:	f107 0314 	add.w	r3, r7, #20
 80010f4:	4619      	mov	r1, r3
 80010f6:	481c      	ldr	r0, [pc, #112]	@ (8001168 <MX_GPIO_Init+0x188>)
 80010f8:	f000 fe04 	bl	8001d04 <HAL_GPIO_Init>

  /*Configure GPIO pin : RST_Pin */
  GPIO_InitStruct.Pin = RST_Pin;
 80010fc:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001100:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8001102:	2311      	movs	r3, #17
 8001104:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001106:	2300      	movs	r3, #0
 8001108:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800110a:	2300      	movs	r3, #0
 800110c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(RST_GPIO_Port, &GPIO_InitStruct);
 800110e:	f107 0314 	add.w	r3, r7, #20
 8001112:	4619      	mov	r1, r3
 8001114:	4815      	ldr	r0, [pc, #84]	@ (800116c <MX_GPIO_Init+0x18c>)
 8001116:	f000 fdf5 	bl	8001d04 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 5, 0);
 800111a:	2200      	movs	r2, #0
 800111c:	2105      	movs	r1, #5
 800111e:	2006      	movs	r0, #6
 8001120:	f000 fd27 	bl	8001b72 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8001124:	2006      	movs	r0, #6
 8001126:	f000 fd40 	bl	8001baa <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI1_IRQn, 5, 0);
 800112a:	2200      	movs	r2, #0
 800112c:	2105      	movs	r1, #5
 800112e:	2007      	movs	r0, #7
 8001130:	f000 fd1f 	bl	8001b72 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8001134:	2007      	movs	r0, #7
 8001136:	f000 fd38 	bl	8001baa <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI2_IRQn, 5, 0);
 800113a:	2200      	movs	r2, #0
 800113c:	2105      	movs	r1, #5
 800113e:	2008      	movs	r0, #8
 8001140:	f000 fd17 	bl	8001b72 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 8001144:	2008      	movs	r0, #8
 8001146:	f000 fd30 	bl	8001baa <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI3_IRQn, 5, 0);
 800114a:	2200      	movs	r2, #0
 800114c:	2105      	movs	r1, #5
 800114e:	2009      	movs	r0, #9
 8001150:	f000 fd0f 	bl	8001b72 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 8001154:	2009      	movs	r0, #9
 8001156:	f000 fd28 	bl	8001baa <HAL_NVIC_EnableIRQ>

}
 800115a:	bf00      	nop
 800115c:	3728      	adds	r7, #40	@ 0x28
 800115e:	46bd      	mov	sp, r7
 8001160:	bd80      	pop	{r7, pc}
 8001162:	bf00      	nop
 8001164:	40023800 	.word	0x40023800
 8001168:	40020400 	.word	0x40020400
 800116c:	40020000 	.word	0x40020000
 8001170:	40020800 	.word	0x40020800

08001174 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001174:	b580      	push	{r7, lr}
 8001176:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001178:	f000 fbae 	bl	80018d8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800117c:	f000 f810 	bl	80011a0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001180:	f7ff ff2e 	bl	8000fe0 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8001184:	f000 fb04 	bl	8001790 <MX_USART2_UART_Init>
  MX_TIM1_Init();
 8001188:	f000 f9e2 	bl	8001550 <MX_TIM1_Init>
  MX_SPI1_Init();
 800118c:	f000 f890 	bl	80012b0 <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();  /* Call init function for freertos objects (in cmsis_os2.c) */
 8001190:	f003 fd88 	bl	8004ca4 <osKernelInitialize>
  MX_FREERTOS_Init();
 8001194:	f7ff fcbe 	bl	8000b14 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8001198:	f003 fda8 	bl	8004cec <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800119c:	bf00      	nop
 800119e:	e7fd      	b.n	800119c <main+0x28>

080011a0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80011a0:	b580      	push	{r7, lr}
 80011a2:	b094      	sub	sp, #80	@ 0x50
 80011a4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80011a6:	f107 031c 	add.w	r3, r7, #28
 80011aa:	2234      	movs	r2, #52	@ 0x34
 80011ac:	2100      	movs	r1, #0
 80011ae:	4618      	mov	r0, r3
 80011b0:	f006 fef6 	bl	8007fa0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80011b4:	f107 0308 	add.w	r3, r7, #8
 80011b8:	2200      	movs	r2, #0
 80011ba:	601a      	str	r2, [r3, #0]
 80011bc:	605a      	str	r2, [r3, #4]
 80011be:	609a      	str	r2, [r3, #8]
 80011c0:	60da      	str	r2, [r3, #12]
 80011c2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80011c4:	2300      	movs	r3, #0
 80011c6:	607b      	str	r3, [r7, #4]
 80011c8:	4b2a      	ldr	r3, [pc, #168]	@ (8001274 <SystemClock_Config+0xd4>)
 80011ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80011cc:	4a29      	ldr	r2, [pc, #164]	@ (8001274 <SystemClock_Config+0xd4>)
 80011ce:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80011d2:	6413      	str	r3, [r2, #64]	@ 0x40
 80011d4:	4b27      	ldr	r3, [pc, #156]	@ (8001274 <SystemClock_Config+0xd4>)
 80011d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80011d8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80011dc:	607b      	str	r3, [r7, #4]
 80011de:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80011e0:	2300      	movs	r3, #0
 80011e2:	603b      	str	r3, [r7, #0]
 80011e4:	4b24      	ldr	r3, [pc, #144]	@ (8001278 <SystemClock_Config+0xd8>)
 80011e6:	681b      	ldr	r3, [r3, #0]
 80011e8:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80011ec:	4a22      	ldr	r2, [pc, #136]	@ (8001278 <SystemClock_Config+0xd8>)
 80011ee:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80011f2:	6013      	str	r3, [r2, #0]
 80011f4:	4b20      	ldr	r3, [pc, #128]	@ (8001278 <SystemClock_Config+0xd8>)
 80011f6:	681b      	ldr	r3, [r3, #0]
 80011f8:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80011fc:	603b      	str	r3, [r7, #0]
 80011fe:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001200:	2302      	movs	r3, #2
 8001202:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001204:	2301      	movs	r3, #1
 8001206:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001208:	2310      	movs	r3, #16
 800120a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800120c:	2302      	movs	r3, #2
 800120e:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001210:	2300      	movs	r3, #0
 8001212:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 16;
 8001214:	2310      	movs	r3, #16
 8001216:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 336;
 8001218:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 800121c:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 800121e:	2304      	movs	r3, #4
 8001220:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8001222:	2302      	movs	r3, #2
 8001224:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001226:	2302      	movs	r3, #2
 8001228:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800122a:	f107 031c 	add.w	r3, r7, #28
 800122e:	4618      	mov	r0, r3
 8001230:	f001 fa92 	bl	8002758 <HAL_RCC_OscConfig>
 8001234:	4603      	mov	r3, r0
 8001236:	2b00      	cmp	r3, #0
 8001238:	d001      	beq.n	800123e <SystemClock_Config+0x9e>
  {
    Error_Handler();
 800123a:	f000 f81f 	bl	800127c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800123e:	230f      	movs	r3, #15
 8001240:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001242:	2302      	movs	r3, #2
 8001244:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001246:	2300      	movs	r3, #0
 8001248:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800124a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800124e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001250:	2300      	movs	r3, #0
 8001252:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001254:	f107 0308 	add.w	r3, r7, #8
 8001258:	2102      	movs	r1, #2
 800125a:	4618      	mov	r0, r3
 800125c:	f000 ff32 	bl	80020c4 <HAL_RCC_ClockConfig>
 8001260:	4603      	mov	r3, r0
 8001262:	2b00      	cmp	r3, #0
 8001264:	d001      	beq.n	800126a <SystemClock_Config+0xca>
  {
    Error_Handler();
 8001266:	f000 f809 	bl	800127c <Error_Handler>
  }
}
 800126a:	bf00      	nop
 800126c:	3750      	adds	r7, #80	@ 0x50
 800126e:	46bd      	mov	sp, r7
 8001270:	bd80      	pop	{r7, pc}
 8001272:	bf00      	nop
 8001274:	40023800 	.word	0x40023800
 8001278:	40007000 	.word	0x40007000

0800127c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800127c:	b480      	push	{r7}
 800127e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001280:	b672      	cpsid	i
}
 8001282:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001284:	bf00      	nop
 8001286:	e7fd      	b.n	8001284 <Error_Handler+0x8>

08001288 <HAL_GPIO_EXTI_Callback>:
/* @fn      HAL_GPIO_EXTI_Callback
 * @brief   IRQ HAL call-back for all EXTI configured lines
 *          i.e. DW_RESET_Pin and DW_IRQn_Pin (if configured)
 * */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001288:	b480      	push	{r7}
 800128a:	b083      	sub	sp, #12
 800128c:	af00      	add	r7, sp, #0
 800128e:	4603      	mov	r3, r0
 8001290:	80fb      	strh	r3, [r7, #6]
    if (GPIO_Pin == GPIO_PIN_15) // DW_RESET_Pin (PA15)
 8001292:	88fb      	ldrh	r3, [r7, #6]
 8001294:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8001298:	d102      	bne.n	80012a0 <HAL_GPIO_EXTI_Callback+0x18>
    {
        signalResetDone = 1;
 800129a:	4b04      	ldr	r3, [pc, #16]	@ (80012ac <HAL_GPIO_EXTI_Callback+0x24>)
 800129c:	2201      	movs	r2, #1
 800129e:	601a      	str	r2, [r3, #0]
    // Example:
    // else if (GPIO_Pin == GPIO_PIN_X) // DW_IRQn_Pin
    // {
    //     process_deca_irq();
    // }
}
 80012a0:	bf00      	nop
 80012a2:	370c      	adds	r7, #12
 80012a4:	46bd      	mov	sp, r7
 80012a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012aa:	4770      	bx	lr
 80012ac:	200000e8 	.word	0x200000e8

080012b0 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 80012b0:	b580      	push	{r7, lr}
 80012b2:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 80012b4:	4b17      	ldr	r3, [pc, #92]	@ (8001314 <MX_SPI1_Init+0x64>)
 80012b6:	4a18      	ldr	r2, [pc, #96]	@ (8001318 <MX_SPI1_Init+0x68>)
 80012b8:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80012ba:	4b16      	ldr	r3, [pc, #88]	@ (8001314 <MX_SPI1_Init+0x64>)
 80012bc:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80012c0:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80012c2:	4b14      	ldr	r3, [pc, #80]	@ (8001314 <MX_SPI1_Init+0x64>)
 80012c4:	2200      	movs	r2, #0
 80012c6:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80012c8:	4b12      	ldr	r3, [pc, #72]	@ (8001314 <MX_SPI1_Init+0x64>)
 80012ca:	2200      	movs	r2, #0
 80012cc:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80012ce:	4b11      	ldr	r3, [pc, #68]	@ (8001314 <MX_SPI1_Init+0x64>)
 80012d0:	2200      	movs	r2, #0
 80012d2:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80012d4:	4b0f      	ldr	r3, [pc, #60]	@ (8001314 <MX_SPI1_Init+0x64>)
 80012d6:	2200      	movs	r2, #0
 80012d8:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80012da:	4b0e      	ldr	r3, [pc, #56]	@ (8001314 <MX_SPI1_Init+0x64>)
 80012dc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80012e0:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 80012e2:	4b0c      	ldr	r3, [pc, #48]	@ (8001314 <MX_SPI1_Init+0x64>)
 80012e4:	2220      	movs	r2, #32
 80012e6:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80012e8:	4b0a      	ldr	r3, [pc, #40]	@ (8001314 <MX_SPI1_Init+0x64>)
 80012ea:	2200      	movs	r2, #0
 80012ec:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80012ee:	4b09      	ldr	r3, [pc, #36]	@ (8001314 <MX_SPI1_Init+0x64>)
 80012f0:	2200      	movs	r2, #0
 80012f2:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80012f4:	4b07      	ldr	r3, [pc, #28]	@ (8001314 <MX_SPI1_Init+0x64>)
 80012f6:	2200      	movs	r2, #0
 80012f8:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 80012fa:	4b06      	ldr	r3, [pc, #24]	@ (8001314 <MX_SPI1_Init+0x64>)
 80012fc:	220a      	movs	r2, #10
 80012fe:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001300:	4804      	ldr	r0, [pc, #16]	@ (8001314 <MX_SPI1_Init+0x64>)
 8001302:	f001 fcc7 	bl	8002c94 <HAL_SPI_Init>
 8001306:	4603      	mov	r3, r0
 8001308:	2b00      	cmp	r3, #0
 800130a:	d001      	beq.n	8001310 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 800130c:	f7ff ffb6 	bl	800127c <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001310:	bf00      	nop
 8001312:	bd80      	pop	{r7, pc}
 8001314:	200000ec 	.word	0x200000ec
 8001318:	40013000 	.word	0x40013000

0800131c <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 800131c:	b580      	push	{r7, lr}
 800131e:	b08a      	sub	sp, #40	@ 0x28
 8001320:	af00      	add	r7, sp, #0
 8001322:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001324:	f107 0314 	add.w	r3, r7, #20
 8001328:	2200      	movs	r2, #0
 800132a:	601a      	str	r2, [r3, #0]
 800132c:	605a      	str	r2, [r3, #4]
 800132e:	609a      	str	r2, [r3, #8]
 8001330:	60da      	str	r2, [r3, #12]
 8001332:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	681b      	ldr	r3, [r3, #0]
 8001338:	4a21      	ldr	r2, [pc, #132]	@ (80013c0 <HAL_SPI_MspInit+0xa4>)
 800133a:	4293      	cmp	r3, r2
 800133c:	d13b      	bne.n	80013b6 <HAL_SPI_MspInit+0x9a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800133e:	2300      	movs	r3, #0
 8001340:	613b      	str	r3, [r7, #16]
 8001342:	4b20      	ldr	r3, [pc, #128]	@ (80013c4 <HAL_SPI_MspInit+0xa8>)
 8001344:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001346:	4a1f      	ldr	r2, [pc, #124]	@ (80013c4 <HAL_SPI_MspInit+0xa8>)
 8001348:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800134c:	6453      	str	r3, [r2, #68]	@ 0x44
 800134e:	4b1d      	ldr	r3, [pc, #116]	@ (80013c4 <HAL_SPI_MspInit+0xa8>)
 8001350:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001352:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001356:	613b      	str	r3, [r7, #16]
 8001358:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800135a:	2300      	movs	r3, #0
 800135c:	60fb      	str	r3, [r7, #12]
 800135e:	4b19      	ldr	r3, [pc, #100]	@ (80013c4 <HAL_SPI_MspInit+0xa8>)
 8001360:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001362:	4a18      	ldr	r2, [pc, #96]	@ (80013c4 <HAL_SPI_MspInit+0xa8>)
 8001364:	f043 0301 	orr.w	r3, r3, #1
 8001368:	6313      	str	r3, [r2, #48]	@ 0x30
 800136a:	4b16      	ldr	r3, [pc, #88]	@ (80013c4 <HAL_SPI_MspInit+0xa8>)
 800136c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800136e:	f003 0301 	and.w	r3, r3, #1
 8001372:	60fb      	str	r3, [r7, #12]
 8001374:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8001376:	23a0      	movs	r3, #160	@ 0xa0
 8001378:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800137a:	2302      	movs	r3, #2
 800137c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800137e:	2300      	movs	r3, #0
 8001380:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001382:	2303      	movs	r3, #3
 8001384:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001386:	2305      	movs	r3, #5
 8001388:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800138a:	f107 0314 	add.w	r3, r7, #20
 800138e:	4619      	mov	r1, r3
 8001390:	480d      	ldr	r0, [pc, #52]	@ (80013c8 <HAL_SPI_MspInit+0xac>)
 8001392:	f000 fcb7 	bl	8001d04 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001396:	2340      	movs	r3, #64	@ 0x40
 8001398:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800139a:	2302      	movs	r3, #2
 800139c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800139e:	2301      	movs	r3, #1
 80013a0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80013a2:	2303      	movs	r3, #3
 80013a4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80013a6:	2305      	movs	r3, #5
 80013a8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80013aa:	f107 0314 	add.w	r3, r7, #20
 80013ae:	4619      	mov	r1, r3
 80013b0:	4805      	ldr	r0, [pc, #20]	@ (80013c8 <HAL_SPI_MspInit+0xac>)
 80013b2:	f000 fca7 	bl	8001d04 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 80013b6:	bf00      	nop
 80013b8:	3728      	adds	r7, #40	@ 0x28
 80013ba:	46bd      	mov	sp, r7
 80013bc:	bd80      	pop	{r7, pc}
 80013be:	bf00      	nop
 80013c0:	40013000 	.word	0x40013000
 80013c4:	40023800 	.word	0x40023800
 80013c8:	40020000 	.word	0x40020000

080013cc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80013cc:	b580      	push	{r7, lr}
 80013ce:	b082      	sub	sp, #8
 80013d0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80013d2:	2300      	movs	r3, #0
 80013d4:	607b      	str	r3, [r7, #4]
 80013d6:	4b12      	ldr	r3, [pc, #72]	@ (8001420 <HAL_MspInit+0x54>)
 80013d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80013da:	4a11      	ldr	r2, [pc, #68]	@ (8001420 <HAL_MspInit+0x54>)
 80013dc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80013e0:	6453      	str	r3, [r2, #68]	@ 0x44
 80013e2:	4b0f      	ldr	r3, [pc, #60]	@ (8001420 <HAL_MspInit+0x54>)
 80013e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80013e6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80013ea:	607b      	str	r3, [r7, #4]
 80013ec:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80013ee:	2300      	movs	r3, #0
 80013f0:	603b      	str	r3, [r7, #0]
 80013f2:	4b0b      	ldr	r3, [pc, #44]	@ (8001420 <HAL_MspInit+0x54>)
 80013f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013f6:	4a0a      	ldr	r2, [pc, #40]	@ (8001420 <HAL_MspInit+0x54>)
 80013f8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80013fc:	6413      	str	r3, [r2, #64]	@ 0x40
 80013fe:	4b08      	ldr	r3, [pc, #32]	@ (8001420 <HAL_MspInit+0x54>)
 8001400:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001402:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001406:	603b      	str	r3, [r7, #0]
 8001408:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800140a:	2200      	movs	r2, #0
 800140c:	210f      	movs	r1, #15
 800140e:	f06f 0001 	mvn.w	r0, #1
 8001412:	f000 fbae 	bl	8001b72 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001416:	bf00      	nop
 8001418:	3708      	adds	r7, #8
 800141a:	46bd      	mov	sp, r7
 800141c:	bd80      	pop	{r7, pc}
 800141e:	bf00      	nop
 8001420:	40023800 	.word	0x40023800

08001424 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001424:	b480      	push	{r7}
 8001426:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001428:	bf00      	nop
 800142a:	e7fd      	b.n	8001428 <NMI_Handler+0x4>

0800142c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800142c:	b480      	push	{r7}
 800142e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001430:	bf00      	nop
 8001432:	e7fd      	b.n	8001430 <HardFault_Handler+0x4>

08001434 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001434:	b480      	push	{r7}
 8001436:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001438:	bf00      	nop
 800143a:	e7fd      	b.n	8001438 <MemManage_Handler+0x4>

0800143c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800143c:	b480      	push	{r7}
 800143e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001440:	bf00      	nop
 8001442:	e7fd      	b.n	8001440 <BusFault_Handler+0x4>

08001444 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001444:	b480      	push	{r7}
 8001446:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001448:	bf00      	nop
 800144a:	e7fd      	b.n	8001448 <UsageFault_Handler+0x4>

0800144c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800144c:	b480      	push	{r7}
 800144e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001450:	bf00      	nop
 8001452:	46bd      	mov	sp, r7
 8001454:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001458:	4770      	bx	lr

0800145a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800145a:	b580      	push	{r7, lr}
 800145c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800145e:	f000 fa8d 	bl	800197c <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8001462:	f005 fb91 	bl	8006b88 <xTaskGetSchedulerState>
 8001466:	4603      	mov	r3, r0
 8001468:	2b01      	cmp	r3, #1
 800146a:	d001      	beq.n	8001470 <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 800146c:	f006 fa8c 	bl	8007988 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001470:	bf00      	nop
 8001472:	bd80      	pop	{r7, pc}

08001474 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line 0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8001474:	b580      	push	{r7, lr}
 8001476:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(IRQ1_Pin);
 8001478:	2001      	movs	r0, #1
 800147a:	f000 fe0b 	bl	8002094 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 800147e:	bf00      	nop
 8001480:	bd80      	pop	{r7, pc}

08001482 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line 1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8001482:	b580      	push	{r7, lr}
 8001484:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(IRQ2_Pin);
 8001486:	2002      	movs	r0, #2
 8001488:	f000 fe04 	bl	8002094 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 800148c:	bf00      	nop
 800148e:	bd80      	pop	{r7, pc}

08001490 <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line 2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 8001490:	b580      	push	{r7, lr}
 8001492:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(IRQ3_Pin);
 8001494:	2004      	movs	r0, #4
 8001496:	f000 fdfd 	bl	8002094 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 800149a:	bf00      	nop
 800149c:	bd80      	pop	{r7, pc}

0800149e <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line 3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 800149e:	b580      	push	{r7, lr}
 80014a0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(IRQ4_Pin);
 80014a2:	2008      	movs	r0, #8
 80014a4:	f000 fdf6 	bl	8002094 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 80014a8:	bf00      	nop
 80014aa:	bd80      	pop	{r7, pc}

080014ac <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80014ac:	b580      	push	{r7, lr}
 80014ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80014b0:	4802      	ldr	r0, [pc, #8]	@ (80014bc <USART2_IRQHandler+0x10>)
 80014b2:	f002 fc57 	bl	8003d64 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80014b6:	bf00      	nop
 80014b8:	bd80      	pop	{r7, pc}
 80014ba:	bf00      	nop
 80014bc:	20000190 	.word	0x20000190

080014c0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80014c0:	b580      	push	{r7, lr}
 80014c2:	b086      	sub	sp, #24
 80014c4:	af00      	add	r7, sp, #0
 80014c6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80014c8:	4a14      	ldr	r2, [pc, #80]	@ (800151c <_sbrk+0x5c>)
 80014ca:	4b15      	ldr	r3, [pc, #84]	@ (8001520 <_sbrk+0x60>)
 80014cc:	1ad3      	subs	r3, r2, r3
 80014ce:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80014d0:	697b      	ldr	r3, [r7, #20]
 80014d2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80014d4:	4b13      	ldr	r3, [pc, #76]	@ (8001524 <_sbrk+0x64>)
 80014d6:	681b      	ldr	r3, [r3, #0]
 80014d8:	2b00      	cmp	r3, #0
 80014da:	d102      	bne.n	80014e2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80014dc:	4b11      	ldr	r3, [pc, #68]	@ (8001524 <_sbrk+0x64>)
 80014de:	4a12      	ldr	r2, [pc, #72]	@ (8001528 <_sbrk+0x68>)
 80014e0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80014e2:	4b10      	ldr	r3, [pc, #64]	@ (8001524 <_sbrk+0x64>)
 80014e4:	681a      	ldr	r2, [r3, #0]
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	4413      	add	r3, r2
 80014ea:	693a      	ldr	r2, [r7, #16]
 80014ec:	429a      	cmp	r2, r3
 80014ee:	d207      	bcs.n	8001500 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80014f0:	f006 fd70 	bl	8007fd4 <__errno>
 80014f4:	4603      	mov	r3, r0
 80014f6:	220c      	movs	r2, #12
 80014f8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80014fa:	f04f 33ff 	mov.w	r3, #4294967295
 80014fe:	e009      	b.n	8001514 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001500:	4b08      	ldr	r3, [pc, #32]	@ (8001524 <_sbrk+0x64>)
 8001502:	681b      	ldr	r3, [r3, #0]
 8001504:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001506:	4b07      	ldr	r3, [pc, #28]	@ (8001524 <_sbrk+0x64>)
 8001508:	681a      	ldr	r2, [r3, #0]
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	4413      	add	r3, r2
 800150e:	4a05      	ldr	r2, [pc, #20]	@ (8001524 <_sbrk+0x64>)
 8001510:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001512:	68fb      	ldr	r3, [r7, #12]
}
 8001514:	4618      	mov	r0, r3
 8001516:	3718      	adds	r7, #24
 8001518:	46bd      	mov	sp, r7
 800151a:	bd80      	pop	{r7, pc}
 800151c:	20020000 	.word	0x20020000
 8001520:	00000400 	.word	0x00000400
 8001524:	20000144 	.word	0x20000144
 8001528:	20004c78 	.word	0x20004c78

0800152c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800152c:	b480      	push	{r7}
 800152e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001530:	4b06      	ldr	r3, [pc, #24]	@ (800154c <SystemInit+0x20>)
 8001532:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001536:	4a05      	ldr	r2, [pc, #20]	@ (800154c <SystemInit+0x20>)
 8001538:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800153c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001540:	bf00      	nop
 8001542:	46bd      	mov	sp, r7
 8001544:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001548:	4770      	bx	lr
 800154a:	bf00      	nop
 800154c:	e000ed00 	.word	0xe000ed00

08001550 <MX_TIM1_Init>:

TIM_HandleTypeDef htim1;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8001550:	b580      	push	{r7, lr}
 8001552:	b096      	sub	sp, #88	@ 0x58
 8001554:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001556:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 800155a:	2200      	movs	r2, #0
 800155c:	601a      	str	r2, [r3, #0]
 800155e:	605a      	str	r2, [r3, #4]
 8001560:	609a      	str	r2, [r3, #8]
 8001562:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001564:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8001568:	2200      	movs	r2, #0
 800156a:	601a      	str	r2, [r3, #0]
 800156c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800156e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001572:	2200      	movs	r2, #0
 8001574:	601a      	str	r2, [r3, #0]
 8001576:	605a      	str	r2, [r3, #4]
 8001578:	609a      	str	r2, [r3, #8]
 800157a:	60da      	str	r2, [r3, #12]
 800157c:	611a      	str	r2, [r3, #16]
 800157e:	615a      	str	r2, [r3, #20]
 8001580:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001582:	1d3b      	adds	r3, r7, #4
 8001584:	2220      	movs	r2, #32
 8001586:	2100      	movs	r1, #0
 8001588:	4618      	mov	r0, r3
 800158a:	f006 fd09 	bl	8007fa0 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800158e:	4b50      	ldr	r3, [pc, #320]	@ (80016d0 <MX_TIM1_Init+0x180>)
 8001590:	4a50      	ldr	r2, [pc, #320]	@ (80016d4 <MX_TIM1_Init+0x184>)
 8001592:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 9;
 8001594:	4b4e      	ldr	r3, [pc, #312]	@ (80016d0 <MX_TIM1_Init+0x180>)
 8001596:	2209      	movs	r2, #9
 8001598:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800159a:	4b4d      	ldr	r3, [pc, #308]	@ (80016d0 <MX_TIM1_Init+0x180>)
 800159c:	2200      	movs	r2, #0
 800159e:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 419;
 80015a0:	4b4b      	ldr	r3, [pc, #300]	@ (80016d0 <MX_TIM1_Init+0x180>)
 80015a2:	f240 12a3 	movw	r2, #419	@ 0x1a3
 80015a6:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80015a8:	4b49      	ldr	r3, [pc, #292]	@ (80016d0 <MX_TIM1_Init+0x180>)
 80015aa:	2200      	movs	r2, #0
 80015ac:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80015ae:	4b48      	ldr	r3, [pc, #288]	@ (80016d0 <MX_TIM1_Init+0x180>)
 80015b0:	2200      	movs	r2, #0
 80015b2:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80015b4:	4b46      	ldr	r3, [pc, #280]	@ (80016d0 <MX_TIM1_Init+0x180>)
 80015b6:	2280      	movs	r2, #128	@ 0x80
 80015b8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80015ba:	4845      	ldr	r0, [pc, #276]	@ (80016d0 <MX_TIM1_Init+0x180>)
 80015bc:	f001 fbf3 	bl	8002da6 <HAL_TIM_Base_Init>
 80015c0:	4603      	mov	r3, r0
 80015c2:	2b00      	cmp	r3, #0
 80015c4:	d001      	beq.n	80015ca <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 80015c6:	f7ff fe59 	bl	800127c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80015ca:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80015ce:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80015d0:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 80015d4:	4619      	mov	r1, r3
 80015d6:	483e      	ldr	r0, [pc, #248]	@ (80016d0 <MX_TIM1_Init+0x180>)
 80015d8:	f001 fe18 	bl	800320c <HAL_TIM_ConfigClockSource>
 80015dc:	4603      	mov	r3, r0
 80015de:	2b00      	cmp	r3, #0
 80015e0:	d001      	beq.n	80015e6 <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 80015e2:	f7ff fe4b 	bl	800127c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80015e6:	483a      	ldr	r0, [pc, #232]	@ (80016d0 <MX_TIM1_Init+0x180>)
 80015e8:	f001 fc2c 	bl	8002e44 <HAL_TIM_PWM_Init>
 80015ec:	4603      	mov	r3, r0
 80015ee:	2b00      	cmp	r3, #0
 80015f0:	d001      	beq.n	80015f6 <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 80015f2:	f7ff fe43 	bl	800127c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80015f6:	2300      	movs	r3, #0
 80015f8:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80015fa:	2300      	movs	r3, #0
 80015fc:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80015fe:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8001602:	4619      	mov	r1, r3
 8001604:	4832      	ldr	r0, [pc, #200]	@ (80016d0 <MX_TIM1_Init+0x180>)
 8001606:	f002 f9df 	bl	80039c8 <HAL_TIMEx_MasterConfigSynchronization>
 800160a:	4603      	mov	r3, r0
 800160c:	2b00      	cmp	r3, #0
 800160e:	d001      	beq.n	8001614 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8001610:	f7ff fe34 	bl	800127c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001614:	2360      	movs	r3, #96	@ 0x60
 8001616:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 5;
 8001618:	2305      	movs	r3, #5
 800161a:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800161c:	2300      	movs	r3, #0
 800161e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001620:	2300      	movs	r3, #0
 8001622:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001624:	2300      	movs	r3, #0
 8001626:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001628:	2300      	movs	r3, #0
 800162a:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800162c:	2300      	movs	r3, #0
 800162e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001630:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001634:	2200      	movs	r2, #0
 8001636:	4619      	mov	r1, r3
 8001638:	4825      	ldr	r0, [pc, #148]	@ (80016d0 <MX_TIM1_Init+0x180>)
 800163a:	f001 fd25 	bl	8003088 <HAL_TIM_PWM_ConfigChannel>
 800163e:	4603      	mov	r3, r0
 8001640:	2b00      	cmp	r3, #0
 8001642:	d001      	beq.n	8001648 <MX_TIM1_Init+0xf8>
  {
    Error_Handler();
 8001644:	f7ff fe1a 	bl	800127c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001648:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800164c:	2204      	movs	r2, #4
 800164e:	4619      	mov	r1, r3
 8001650:	481f      	ldr	r0, [pc, #124]	@ (80016d0 <MX_TIM1_Init+0x180>)
 8001652:	f001 fd19 	bl	8003088 <HAL_TIM_PWM_ConfigChannel>
 8001656:	4603      	mov	r3, r0
 8001658:	2b00      	cmp	r3, #0
 800165a:	d001      	beq.n	8001660 <MX_TIM1_Init+0x110>
  {
    Error_Handler();
 800165c:	f7ff fe0e 	bl	800127c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001660:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001664:	2208      	movs	r2, #8
 8001666:	4619      	mov	r1, r3
 8001668:	4819      	ldr	r0, [pc, #100]	@ (80016d0 <MX_TIM1_Init+0x180>)
 800166a:	f001 fd0d 	bl	8003088 <HAL_TIM_PWM_ConfigChannel>
 800166e:	4603      	mov	r3, r0
 8001670:	2b00      	cmp	r3, #0
 8001672:	d001      	beq.n	8001678 <MX_TIM1_Init+0x128>
  {
    Error_Handler();
 8001674:	f7ff fe02 	bl	800127c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001678:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800167c:	220c      	movs	r2, #12
 800167e:	4619      	mov	r1, r3
 8001680:	4813      	ldr	r0, [pc, #76]	@ (80016d0 <MX_TIM1_Init+0x180>)
 8001682:	f001 fd01 	bl	8003088 <HAL_TIM_PWM_ConfigChannel>
 8001686:	4603      	mov	r3, r0
 8001688:	2b00      	cmp	r3, #0
 800168a:	d001      	beq.n	8001690 <MX_TIM1_Init+0x140>
  {
    Error_Handler();
 800168c:	f7ff fdf6 	bl	800127c <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001690:	2300      	movs	r3, #0
 8001692:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001694:	2300      	movs	r3, #0
 8001696:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001698:	2300      	movs	r3, #0
 800169a:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 800169c:	2300      	movs	r3, #0
 800169e:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80016a0:	2300      	movs	r3, #0
 80016a2:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80016a4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80016a8:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80016aa:	2300      	movs	r3, #0
 80016ac:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80016ae:	1d3b      	adds	r3, r7, #4
 80016b0:	4619      	mov	r1, r3
 80016b2:	4807      	ldr	r0, [pc, #28]	@ (80016d0 <MX_TIM1_Init+0x180>)
 80016b4:	f002 fa04 	bl	8003ac0 <HAL_TIMEx_ConfigBreakDeadTime>
 80016b8:	4603      	mov	r3, r0
 80016ba:	2b00      	cmp	r3, #0
 80016bc:	d001      	beq.n	80016c2 <MX_TIM1_Init+0x172>
  {
    Error_Handler();
 80016be:	f7ff fddd 	bl	800127c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80016c2:	4803      	ldr	r0, [pc, #12]	@ (80016d0 <MX_TIM1_Init+0x180>)
 80016c4:	f000 f82a 	bl	800171c <HAL_TIM_MspPostInit>

}
 80016c8:	bf00      	nop
 80016ca:	3758      	adds	r7, #88	@ 0x58
 80016cc:	46bd      	mov	sp, r7
 80016ce:	bd80      	pop	{r7, pc}
 80016d0:	20000148 	.word	0x20000148
 80016d4:	40010000 	.word	0x40010000

080016d8 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80016d8:	b480      	push	{r7}
 80016da:	b085      	sub	sp, #20
 80016dc:	af00      	add	r7, sp, #0
 80016de:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	681b      	ldr	r3, [r3, #0]
 80016e4:	4a0b      	ldr	r2, [pc, #44]	@ (8001714 <HAL_TIM_Base_MspInit+0x3c>)
 80016e6:	4293      	cmp	r3, r2
 80016e8:	d10d      	bne.n	8001706 <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80016ea:	2300      	movs	r3, #0
 80016ec:	60fb      	str	r3, [r7, #12]
 80016ee:	4b0a      	ldr	r3, [pc, #40]	@ (8001718 <HAL_TIM_Base_MspInit+0x40>)
 80016f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80016f2:	4a09      	ldr	r2, [pc, #36]	@ (8001718 <HAL_TIM_Base_MspInit+0x40>)
 80016f4:	f043 0301 	orr.w	r3, r3, #1
 80016f8:	6453      	str	r3, [r2, #68]	@ 0x44
 80016fa:	4b07      	ldr	r3, [pc, #28]	@ (8001718 <HAL_TIM_Base_MspInit+0x40>)
 80016fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80016fe:	f003 0301 	and.w	r3, r3, #1
 8001702:	60fb      	str	r3, [r7, #12]
 8001704:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 8001706:	bf00      	nop
 8001708:	3714      	adds	r7, #20
 800170a:	46bd      	mov	sp, r7
 800170c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001710:	4770      	bx	lr
 8001712:	bf00      	nop
 8001714:	40010000 	.word	0x40010000
 8001718:	40023800 	.word	0x40023800

0800171c <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 800171c:	b580      	push	{r7, lr}
 800171e:	b088      	sub	sp, #32
 8001720:	af00      	add	r7, sp, #0
 8001722:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001724:	f107 030c 	add.w	r3, r7, #12
 8001728:	2200      	movs	r2, #0
 800172a:	601a      	str	r2, [r3, #0]
 800172c:	605a      	str	r2, [r3, #4]
 800172e:	609a      	str	r2, [r3, #8]
 8001730:	60da      	str	r2, [r3, #12]
 8001732:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	681b      	ldr	r3, [r3, #0]
 8001738:	4a12      	ldr	r2, [pc, #72]	@ (8001784 <HAL_TIM_MspPostInit+0x68>)
 800173a:	4293      	cmp	r3, r2
 800173c:	d11e      	bne.n	800177c <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800173e:	2300      	movs	r3, #0
 8001740:	60bb      	str	r3, [r7, #8]
 8001742:	4b11      	ldr	r3, [pc, #68]	@ (8001788 <HAL_TIM_MspPostInit+0x6c>)
 8001744:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001746:	4a10      	ldr	r2, [pc, #64]	@ (8001788 <HAL_TIM_MspPostInit+0x6c>)
 8001748:	f043 0301 	orr.w	r3, r3, #1
 800174c:	6313      	str	r3, [r2, #48]	@ 0x30
 800174e:	4b0e      	ldr	r3, [pc, #56]	@ (8001788 <HAL_TIM_MspPostInit+0x6c>)
 8001750:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001752:	f003 0301 	and.w	r3, r3, #1
 8001756:	60bb      	str	r3, [r7, #8]
 8001758:	68bb      	ldr	r3, [r7, #8]
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    PA11     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = PWM1_Pin|PWM2_Pin|PWM3_Pin|PWM4_Pin;
 800175a:	f44f 6370 	mov.w	r3, #3840	@ 0xf00
 800175e:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001760:	2302      	movs	r3, #2
 8001762:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001764:	2300      	movs	r3, #0
 8001766:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001768:	2300      	movs	r3, #0
 800176a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 800176c:	2301      	movs	r3, #1
 800176e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001770:	f107 030c 	add.w	r3, r7, #12
 8001774:	4619      	mov	r1, r3
 8001776:	4805      	ldr	r0, [pc, #20]	@ (800178c <HAL_TIM_MspPostInit+0x70>)
 8001778:	f000 fac4 	bl	8001d04 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 800177c:	bf00      	nop
 800177e:	3720      	adds	r7, #32
 8001780:	46bd      	mov	sp, r7
 8001782:	bd80      	pop	{r7, pc}
 8001784:	40010000 	.word	0x40010000
 8001788:	40023800 	.word	0x40023800
 800178c:	40020000 	.word	0x40020000

08001790 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001790:	b580      	push	{r7, lr}
 8001792:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001794:	4b11      	ldr	r3, [pc, #68]	@ (80017dc <MX_USART2_UART_Init+0x4c>)
 8001796:	4a12      	ldr	r2, [pc, #72]	@ (80017e0 <MX_USART2_UART_Init+0x50>)
 8001798:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800179a:	4b10      	ldr	r3, [pc, #64]	@ (80017dc <MX_USART2_UART_Init+0x4c>)
 800179c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80017a0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80017a2:	4b0e      	ldr	r3, [pc, #56]	@ (80017dc <MX_USART2_UART_Init+0x4c>)
 80017a4:	2200      	movs	r2, #0
 80017a6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80017a8:	4b0c      	ldr	r3, [pc, #48]	@ (80017dc <MX_USART2_UART_Init+0x4c>)
 80017aa:	2200      	movs	r2, #0
 80017ac:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80017ae:	4b0b      	ldr	r3, [pc, #44]	@ (80017dc <MX_USART2_UART_Init+0x4c>)
 80017b0:	2200      	movs	r2, #0
 80017b2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80017b4:	4b09      	ldr	r3, [pc, #36]	@ (80017dc <MX_USART2_UART_Init+0x4c>)
 80017b6:	220c      	movs	r2, #12
 80017b8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80017ba:	4b08      	ldr	r3, [pc, #32]	@ (80017dc <MX_USART2_UART_Init+0x4c>)
 80017bc:	2200      	movs	r2, #0
 80017be:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80017c0:	4b06      	ldr	r3, [pc, #24]	@ (80017dc <MX_USART2_UART_Init+0x4c>)
 80017c2:	2200      	movs	r2, #0
 80017c4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80017c6:	4805      	ldr	r0, [pc, #20]	@ (80017dc <MX_USART2_UART_Init+0x4c>)
 80017c8:	f002 f9cc 	bl	8003b64 <HAL_UART_Init>
 80017cc:	4603      	mov	r3, r0
 80017ce:	2b00      	cmp	r3, #0
 80017d0:	d001      	beq.n	80017d6 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80017d2:	f7ff fd53 	bl	800127c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80017d6:	bf00      	nop
 80017d8:	bd80      	pop	{r7, pc}
 80017da:	bf00      	nop
 80017dc:	20000190 	.word	0x20000190
 80017e0:	40004400 	.word	0x40004400

080017e4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80017e4:	b580      	push	{r7, lr}
 80017e6:	b08a      	sub	sp, #40	@ 0x28
 80017e8:	af00      	add	r7, sp, #0
 80017ea:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017ec:	f107 0314 	add.w	r3, r7, #20
 80017f0:	2200      	movs	r2, #0
 80017f2:	601a      	str	r2, [r3, #0]
 80017f4:	605a      	str	r2, [r3, #4]
 80017f6:	609a      	str	r2, [r3, #8]
 80017f8:	60da      	str	r2, [r3, #12]
 80017fa:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	681b      	ldr	r3, [r3, #0]
 8001800:	4a1d      	ldr	r2, [pc, #116]	@ (8001878 <HAL_UART_MspInit+0x94>)
 8001802:	4293      	cmp	r3, r2
 8001804:	d133      	bne.n	800186e <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001806:	2300      	movs	r3, #0
 8001808:	613b      	str	r3, [r7, #16]
 800180a:	4b1c      	ldr	r3, [pc, #112]	@ (800187c <HAL_UART_MspInit+0x98>)
 800180c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800180e:	4a1b      	ldr	r2, [pc, #108]	@ (800187c <HAL_UART_MspInit+0x98>)
 8001810:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001814:	6413      	str	r3, [r2, #64]	@ 0x40
 8001816:	4b19      	ldr	r3, [pc, #100]	@ (800187c <HAL_UART_MspInit+0x98>)
 8001818:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800181a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800181e:	613b      	str	r3, [r7, #16]
 8001820:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001822:	2300      	movs	r3, #0
 8001824:	60fb      	str	r3, [r7, #12]
 8001826:	4b15      	ldr	r3, [pc, #84]	@ (800187c <HAL_UART_MspInit+0x98>)
 8001828:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800182a:	4a14      	ldr	r2, [pc, #80]	@ (800187c <HAL_UART_MspInit+0x98>)
 800182c:	f043 0301 	orr.w	r3, r3, #1
 8001830:	6313      	str	r3, [r2, #48]	@ 0x30
 8001832:	4b12      	ldr	r3, [pc, #72]	@ (800187c <HAL_UART_MspInit+0x98>)
 8001834:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001836:	f003 0301 	and.w	r3, r3, #1
 800183a:	60fb      	str	r3, [r7, #12]
 800183c:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 800183e:	230c      	movs	r3, #12
 8001840:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001842:	2302      	movs	r3, #2
 8001844:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001846:	2300      	movs	r3, #0
 8001848:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800184a:	2303      	movs	r3, #3
 800184c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800184e:	2307      	movs	r3, #7
 8001850:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001852:	f107 0314 	add.w	r3, r7, #20
 8001856:	4619      	mov	r1, r3
 8001858:	4809      	ldr	r0, [pc, #36]	@ (8001880 <HAL_UART_MspInit+0x9c>)
 800185a:	f000 fa53 	bl	8001d04 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 800185e:	2200      	movs	r2, #0
 8001860:	2105      	movs	r1, #5
 8001862:	2026      	movs	r0, #38	@ 0x26
 8001864:	f000 f985 	bl	8001b72 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001868:	2026      	movs	r0, #38	@ 0x26
 800186a:	f000 f99e 	bl	8001baa <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 800186e:	bf00      	nop
 8001870:	3728      	adds	r7, #40	@ 0x28
 8001872:	46bd      	mov	sp, r7
 8001874:	bd80      	pop	{r7, pc}
 8001876:	bf00      	nop
 8001878:	40004400 	.word	0x40004400
 800187c:	40023800 	.word	0x40023800
 8001880:	40020000 	.word	0x40020000

08001884 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8001884:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80018bc <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 8001888:	f7ff fe50 	bl	800152c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800188c:	480c      	ldr	r0, [pc, #48]	@ (80018c0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800188e:	490d      	ldr	r1, [pc, #52]	@ (80018c4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001890:	4a0d      	ldr	r2, [pc, #52]	@ (80018c8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001892:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001894:	e002      	b.n	800189c <LoopCopyDataInit>

08001896 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001896:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001898:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800189a:	3304      	adds	r3, #4

0800189c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800189c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800189e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80018a0:	d3f9      	bcc.n	8001896 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80018a2:	4a0a      	ldr	r2, [pc, #40]	@ (80018cc <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80018a4:	4c0a      	ldr	r4, [pc, #40]	@ (80018d0 <LoopFillZerobss+0x22>)
  movs r3, #0
 80018a6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80018a8:	e001      	b.n	80018ae <LoopFillZerobss>

080018aa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80018aa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80018ac:	3204      	adds	r2, #4

080018ae <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80018ae:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80018b0:	d3fb      	bcc.n	80018aa <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80018b2:	f006 fb95 	bl	8007fe0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80018b6:	f7ff fc5d 	bl	8001174 <main>
  bx  lr
 80018ba:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80018bc:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80018c0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80018c4:	20000060 	.word	0x20000060
  ldr r2, =_sidata
 80018c8:	0800954c 	.word	0x0800954c
  ldr r2, =_sbss
 80018cc:	20000060 	.word	0x20000060
  ldr r4, =_ebss
 80018d0:	20004c74 	.word	0x20004c74

080018d4 <ADC_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80018d4:	e7fe      	b.n	80018d4 <ADC_IRQHandler>
	...

080018d8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80018d8:	b580      	push	{r7, lr}
 80018da:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80018dc:	4b0e      	ldr	r3, [pc, #56]	@ (8001918 <HAL_Init+0x40>)
 80018de:	681b      	ldr	r3, [r3, #0]
 80018e0:	4a0d      	ldr	r2, [pc, #52]	@ (8001918 <HAL_Init+0x40>)
 80018e2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80018e6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80018e8:	4b0b      	ldr	r3, [pc, #44]	@ (8001918 <HAL_Init+0x40>)
 80018ea:	681b      	ldr	r3, [r3, #0]
 80018ec:	4a0a      	ldr	r2, [pc, #40]	@ (8001918 <HAL_Init+0x40>)
 80018ee:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80018f2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80018f4:	4b08      	ldr	r3, [pc, #32]	@ (8001918 <HAL_Init+0x40>)
 80018f6:	681b      	ldr	r3, [r3, #0]
 80018f8:	4a07      	ldr	r2, [pc, #28]	@ (8001918 <HAL_Init+0x40>)
 80018fa:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80018fe:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001900:	2003      	movs	r0, #3
 8001902:	f000 f92b 	bl	8001b5c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001906:	200f      	movs	r0, #15
 8001908:	f000 f808 	bl	800191c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800190c:	f7ff fd5e 	bl	80013cc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001910:	2300      	movs	r3, #0
}
 8001912:	4618      	mov	r0, r3
 8001914:	bd80      	pop	{r7, pc}
 8001916:	bf00      	nop
 8001918:	40023c00 	.word	0x40023c00

0800191c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800191c:	b580      	push	{r7, lr}
 800191e:	b082      	sub	sp, #8
 8001920:	af00      	add	r7, sp, #0
 8001922:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001924:	4b12      	ldr	r3, [pc, #72]	@ (8001970 <HAL_InitTick+0x54>)
 8001926:	681a      	ldr	r2, [r3, #0]
 8001928:	4b12      	ldr	r3, [pc, #72]	@ (8001974 <HAL_InitTick+0x58>)
 800192a:	781b      	ldrb	r3, [r3, #0]
 800192c:	4619      	mov	r1, r3
 800192e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001932:	fbb3 f3f1 	udiv	r3, r3, r1
 8001936:	fbb2 f3f3 	udiv	r3, r2, r3
 800193a:	4618      	mov	r0, r3
 800193c:	f000 f943 	bl	8001bc6 <HAL_SYSTICK_Config>
 8001940:	4603      	mov	r3, r0
 8001942:	2b00      	cmp	r3, #0
 8001944:	d001      	beq.n	800194a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001946:	2301      	movs	r3, #1
 8001948:	e00e      	b.n	8001968 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	2b0f      	cmp	r3, #15
 800194e:	d80a      	bhi.n	8001966 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001950:	2200      	movs	r2, #0
 8001952:	6879      	ldr	r1, [r7, #4]
 8001954:	f04f 30ff 	mov.w	r0, #4294967295
 8001958:	f000 f90b 	bl	8001b72 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800195c:	4a06      	ldr	r2, [pc, #24]	@ (8001978 <HAL_InitTick+0x5c>)
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001962:	2300      	movs	r3, #0
 8001964:	e000      	b.n	8001968 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001966:	2301      	movs	r3, #1
}
 8001968:	4618      	mov	r0, r3
 800196a:	3708      	adds	r7, #8
 800196c:	46bd      	mov	sp, r7
 800196e:	bd80      	pop	{r7, pc}
 8001970:	20000000 	.word	0x20000000
 8001974:	20000008 	.word	0x20000008
 8001978:	20000004 	.word	0x20000004

0800197c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800197c:	b480      	push	{r7}
 800197e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001980:	4b06      	ldr	r3, [pc, #24]	@ (800199c <HAL_IncTick+0x20>)
 8001982:	781b      	ldrb	r3, [r3, #0]
 8001984:	461a      	mov	r2, r3
 8001986:	4b06      	ldr	r3, [pc, #24]	@ (80019a0 <HAL_IncTick+0x24>)
 8001988:	681b      	ldr	r3, [r3, #0]
 800198a:	4413      	add	r3, r2
 800198c:	4a04      	ldr	r2, [pc, #16]	@ (80019a0 <HAL_IncTick+0x24>)
 800198e:	6013      	str	r3, [r2, #0]
}
 8001990:	bf00      	nop
 8001992:	46bd      	mov	sp, r7
 8001994:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001998:	4770      	bx	lr
 800199a:	bf00      	nop
 800199c:	20000008 	.word	0x20000008
 80019a0:	200001d8 	.word	0x200001d8

080019a4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80019a4:	b480      	push	{r7}
 80019a6:	af00      	add	r7, sp, #0
  return uwTick;
 80019a8:	4b03      	ldr	r3, [pc, #12]	@ (80019b8 <HAL_GetTick+0x14>)
 80019aa:	681b      	ldr	r3, [r3, #0]
}
 80019ac:	4618      	mov	r0, r3
 80019ae:	46bd      	mov	sp, r7
 80019b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019b4:	4770      	bx	lr
 80019b6:	bf00      	nop
 80019b8:	200001d8 	.word	0x200001d8

080019bc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80019bc:	b480      	push	{r7}
 80019be:	b085      	sub	sp, #20
 80019c0:	af00      	add	r7, sp, #0
 80019c2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	f003 0307 	and.w	r3, r3, #7
 80019ca:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80019cc:	4b0c      	ldr	r3, [pc, #48]	@ (8001a00 <__NVIC_SetPriorityGrouping+0x44>)
 80019ce:	68db      	ldr	r3, [r3, #12]
 80019d0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80019d2:	68ba      	ldr	r2, [r7, #8]
 80019d4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80019d8:	4013      	ands	r3, r2
 80019da:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80019dc:	68fb      	ldr	r3, [r7, #12]
 80019de:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80019e0:	68bb      	ldr	r3, [r7, #8]
 80019e2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80019e4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80019e8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80019ec:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80019ee:	4a04      	ldr	r2, [pc, #16]	@ (8001a00 <__NVIC_SetPriorityGrouping+0x44>)
 80019f0:	68bb      	ldr	r3, [r7, #8]
 80019f2:	60d3      	str	r3, [r2, #12]
}
 80019f4:	bf00      	nop
 80019f6:	3714      	adds	r7, #20
 80019f8:	46bd      	mov	sp, r7
 80019fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019fe:	4770      	bx	lr
 8001a00:	e000ed00 	.word	0xe000ed00

08001a04 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001a04:	b480      	push	{r7}
 8001a06:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001a08:	4b04      	ldr	r3, [pc, #16]	@ (8001a1c <__NVIC_GetPriorityGrouping+0x18>)
 8001a0a:	68db      	ldr	r3, [r3, #12]
 8001a0c:	0a1b      	lsrs	r3, r3, #8
 8001a0e:	f003 0307 	and.w	r3, r3, #7
}
 8001a12:	4618      	mov	r0, r3
 8001a14:	46bd      	mov	sp, r7
 8001a16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a1a:	4770      	bx	lr
 8001a1c:	e000ed00 	.word	0xe000ed00

08001a20 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001a20:	b480      	push	{r7}
 8001a22:	b083      	sub	sp, #12
 8001a24:	af00      	add	r7, sp, #0
 8001a26:	4603      	mov	r3, r0
 8001a28:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001a2a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a2e:	2b00      	cmp	r3, #0
 8001a30:	db0b      	blt.n	8001a4a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001a32:	79fb      	ldrb	r3, [r7, #7]
 8001a34:	f003 021f 	and.w	r2, r3, #31
 8001a38:	4907      	ldr	r1, [pc, #28]	@ (8001a58 <__NVIC_EnableIRQ+0x38>)
 8001a3a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a3e:	095b      	lsrs	r3, r3, #5
 8001a40:	2001      	movs	r0, #1
 8001a42:	fa00 f202 	lsl.w	r2, r0, r2
 8001a46:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001a4a:	bf00      	nop
 8001a4c:	370c      	adds	r7, #12
 8001a4e:	46bd      	mov	sp, r7
 8001a50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a54:	4770      	bx	lr
 8001a56:	bf00      	nop
 8001a58:	e000e100 	.word	0xe000e100

08001a5c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001a5c:	b480      	push	{r7}
 8001a5e:	b083      	sub	sp, #12
 8001a60:	af00      	add	r7, sp, #0
 8001a62:	4603      	mov	r3, r0
 8001a64:	6039      	str	r1, [r7, #0]
 8001a66:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001a68:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a6c:	2b00      	cmp	r3, #0
 8001a6e:	db0a      	blt.n	8001a86 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a70:	683b      	ldr	r3, [r7, #0]
 8001a72:	b2da      	uxtb	r2, r3
 8001a74:	490c      	ldr	r1, [pc, #48]	@ (8001aa8 <__NVIC_SetPriority+0x4c>)
 8001a76:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a7a:	0112      	lsls	r2, r2, #4
 8001a7c:	b2d2      	uxtb	r2, r2
 8001a7e:	440b      	add	r3, r1
 8001a80:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001a84:	e00a      	b.n	8001a9c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a86:	683b      	ldr	r3, [r7, #0]
 8001a88:	b2da      	uxtb	r2, r3
 8001a8a:	4908      	ldr	r1, [pc, #32]	@ (8001aac <__NVIC_SetPriority+0x50>)
 8001a8c:	79fb      	ldrb	r3, [r7, #7]
 8001a8e:	f003 030f 	and.w	r3, r3, #15
 8001a92:	3b04      	subs	r3, #4
 8001a94:	0112      	lsls	r2, r2, #4
 8001a96:	b2d2      	uxtb	r2, r2
 8001a98:	440b      	add	r3, r1
 8001a9a:	761a      	strb	r2, [r3, #24]
}
 8001a9c:	bf00      	nop
 8001a9e:	370c      	adds	r7, #12
 8001aa0:	46bd      	mov	sp, r7
 8001aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aa6:	4770      	bx	lr
 8001aa8:	e000e100 	.word	0xe000e100
 8001aac:	e000ed00 	.word	0xe000ed00

08001ab0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001ab0:	b480      	push	{r7}
 8001ab2:	b089      	sub	sp, #36	@ 0x24
 8001ab4:	af00      	add	r7, sp, #0
 8001ab6:	60f8      	str	r0, [r7, #12]
 8001ab8:	60b9      	str	r1, [r7, #8]
 8001aba:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001abc:	68fb      	ldr	r3, [r7, #12]
 8001abe:	f003 0307 	and.w	r3, r3, #7
 8001ac2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001ac4:	69fb      	ldr	r3, [r7, #28]
 8001ac6:	f1c3 0307 	rsb	r3, r3, #7
 8001aca:	2b04      	cmp	r3, #4
 8001acc:	bf28      	it	cs
 8001ace:	2304      	movcs	r3, #4
 8001ad0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001ad2:	69fb      	ldr	r3, [r7, #28]
 8001ad4:	3304      	adds	r3, #4
 8001ad6:	2b06      	cmp	r3, #6
 8001ad8:	d902      	bls.n	8001ae0 <NVIC_EncodePriority+0x30>
 8001ada:	69fb      	ldr	r3, [r7, #28]
 8001adc:	3b03      	subs	r3, #3
 8001ade:	e000      	b.n	8001ae2 <NVIC_EncodePriority+0x32>
 8001ae0:	2300      	movs	r3, #0
 8001ae2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001ae4:	f04f 32ff 	mov.w	r2, #4294967295
 8001ae8:	69bb      	ldr	r3, [r7, #24]
 8001aea:	fa02 f303 	lsl.w	r3, r2, r3
 8001aee:	43da      	mvns	r2, r3
 8001af0:	68bb      	ldr	r3, [r7, #8]
 8001af2:	401a      	ands	r2, r3
 8001af4:	697b      	ldr	r3, [r7, #20]
 8001af6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001af8:	f04f 31ff 	mov.w	r1, #4294967295
 8001afc:	697b      	ldr	r3, [r7, #20]
 8001afe:	fa01 f303 	lsl.w	r3, r1, r3
 8001b02:	43d9      	mvns	r1, r3
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001b08:	4313      	orrs	r3, r2
         );
}
 8001b0a:	4618      	mov	r0, r3
 8001b0c:	3724      	adds	r7, #36	@ 0x24
 8001b0e:	46bd      	mov	sp, r7
 8001b10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b14:	4770      	bx	lr
	...

08001b18 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001b18:	b580      	push	{r7, lr}
 8001b1a:	b082      	sub	sp, #8
 8001b1c:	af00      	add	r7, sp, #0
 8001b1e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	3b01      	subs	r3, #1
 8001b24:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001b28:	d301      	bcc.n	8001b2e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001b2a:	2301      	movs	r3, #1
 8001b2c:	e00f      	b.n	8001b4e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001b2e:	4a0a      	ldr	r2, [pc, #40]	@ (8001b58 <SysTick_Config+0x40>)
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	3b01      	subs	r3, #1
 8001b34:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001b36:	210f      	movs	r1, #15
 8001b38:	f04f 30ff 	mov.w	r0, #4294967295
 8001b3c:	f7ff ff8e 	bl	8001a5c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001b40:	4b05      	ldr	r3, [pc, #20]	@ (8001b58 <SysTick_Config+0x40>)
 8001b42:	2200      	movs	r2, #0
 8001b44:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001b46:	4b04      	ldr	r3, [pc, #16]	@ (8001b58 <SysTick_Config+0x40>)
 8001b48:	2207      	movs	r2, #7
 8001b4a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001b4c:	2300      	movs	r3, #0
}
 8001b4e:	4618      	mov	r0, r3
 8001b50:	3708      	adds	r7, #8
 8001b52:	46bd      	mov	sp, r7
 8001b54:	bd80      	pop	{r7, pc}
 8001b56:	bf00      	nop
 8001b58:	e000e010 	.word	0xe000e010

08001b5c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001b5c:	b580      	push	{r7, lr}
 8001b5e:	b082      	sub	sp, #8
 8001b60:	af00      	add	r7, sp, #0
 8001b62:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001b64:	6878      	ldr	r0, [r7, #4]
 8001b66:	f7ff ff29 	bl	80019bc <__NVIC_SetPriorityGrouping>
}
 8001b6a:	bf00      	nop
 8001b6c:	3708      	adds	r7, #8
 8001b6e:	46bd      	mov	sp, r7
 8001b70:	bd80      	pop	{r7, pc}

08001b72 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001b72:	b580      	push	{r7, lr}
 8001b74:	b086      	sub	sp, #24
 8001b76:	af00      	add	r7, sp, #0
 8001b78:	4603      	mov	r3, r0
 8001b7a:	60b9      	str	r1, [r7, #8]
 8001b7c:	607a      	str	r2, [r7, #4]
 8001b7e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001b80:	2300      	movs	r3, #0
 8001b82:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001b84:	f7ff ff3e 	bl	8001a04 <__NVIC_GetPriorityGrouping>
 8001b88:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001b8a:	687a      	ldr	r2, [r7, #4]
 8001b8c:	68b9      	ldr	r1, [r7, #8]
 8001b8e:	6978      	ldr	r0, [r7, #20]
 8001b90:	f7ff ff8e 	bl	8001ab0 <NVIC_EncodePriority>
 8001b94:	4602      	mov	r2, r0
 8001b96:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001b9a:	4611      	mov	r1, r2
 8001b9c:	4618      	mov	r0, r3
 8001b9e:	f7ff ff5d 	bl	8001a5c <__NVIC_SetPriority>
}
 8001ba2:	bf00      	nop
 8001ba4:	3718      	adds	r7, #24
 8001ba6:	46bd      	mov	sp, r7
 8001ba8:	bd80      	pop	{r7, pc}

08001baa <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001baa:	b580      	push	{r7, lr}
 8001bac:	b082      	sub	sp, #8
 8001bae:	af00      	add	r7, sp, #0
 8001bb0:	4603      	mov	r3, r0
 8001bb2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001bb4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001bb8:	4618      	mov	r0, r3
 8001bba:	f7ff ff31 	bl	8001a20 <__NVIC_EnableIRQ>
}
 8001bbe:	bf00      	nop
 8001bc0:	3708      	adds	r7, #8
 8001bc2:	46bd      	mov	sp, r7
 8001bc4:	bd80      	pop	{r7, pc}

08001bc6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001bc6:	b580      	push	{r7, lr}
 8001bc8:	b082      	sub	sp, #8
 8001bca:	af00      	add	r7, sp, #0
 8001bcc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001bce:	6878      	ldr	r0, [r7, #4]
 8001bd0:	f7ff ffa2 	bl	8001b18 <SysTick_Config>
 8001bd4:	4603      	mov	r3, r0
}
 8001bd6:	4618      	mov	r0, r3
 8001bd8:	3708      	adds	r7, #8
 8001bda:	46bd      	mov	sp, r7
 8001bdc:	bd80      	pop	{r7, pc}

08001bde <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001bde:	b580      	push	{r7, lr}
 8001be0:	b084      	sub	sp, #16
 8001be2:	af00      	add	r7, sp, #0
 8001be4:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001bea:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8001bec:	f7ff feda 	bl	80019a4 <HAL_GetTick>
 8001bf0:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001bf8:	b2db      	uxtb	r3, r3
 8001bfa:	2b02      	cmp	r3, #2
 8001bfc:	d008      	beq.n	8001c10 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	2280      	movs	r2, #128	@ 0x80
 8001c02:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	2200      	movs	r2, #0
 8001c08:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8001c0c:	2301      	movs	r3, #1
 8001c0e:	e052      	b.n	8001cb6 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	681b      	ldr	r3, [r3, #0]
 8001c14:	681a      	ldr	r2, [r3, #0]
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	681b      	ldr	r3, [r3, #0]
 8001c1a:	f022 0216 	bic.w	r2, r2, #22
 8001c1e:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	681b      	ldr	r3, [r3, #0]
 8001c24:	695a      	ldr	r2, [r3, #20]
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	681b      	ldr	r3, [r3, #0]
 8001c2a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001c2e:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c34:	2b00      	cmp	r3, #0
 8001c36:	d103      	bne.n	8001c40 <HAL_DMA_Abort+0x62>
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001c3c:	2b00      	cmp	r3, #0
 8001c3e:	d007      	beq.n	8001c50 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	681a      	ldr	r2, [r3, #0]
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	681b      	ldr	r3, [r3, #0]
 8001c4a:	f022 0208 	bic.w	r2, r2, #8
 8001c4e:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	681b      	ldr	r3, [r3, #0]
 8001c54:	681a      	ldr	r2, [r3, #0]
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	681b      	ldr	r3, [r3, #0]
 8001c5a:	f022 0201 	bic.w	r2, r2, #1
 8001c5e:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001c60:	e013      	b.n	8001c8a <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001c62:	f7ff fe9f 	bl	80019a4 <HAL_GetTick>
 8001c66:	4602      	mov	r2, r0
 8001c68:	68bb      	ldr	r3, [r7, #8]
 8001c6a:	1ad3      	subs	r3, r2, r3
 8001c6c:	2b05      	cmp	r3, #5
 8001c6e:	d90c      	bls.n	8001c8a <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	2220      	movs	r2, #32
 8001c74:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	2203      	movs	r2, #3
 8001c7a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	2200      	movs	r2, #0
 8001c82:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8001c86:	2303      	movs	r3, #3
 8001c88:	e015      	b.n	8001cb6 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	681b      	ldr	r3, [r3, #0]
 8001c8e:	681b      	ldr	r3, [r3, #0]
 8001c90:	f003 0301 	and.w	r3, r3, #1
 8001c94:	2b00      	cmp	r3, #0
 8001c96:	d1e4      	bne.n	8001c62 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001c9c:	223f      	movs	r2, #63	@ 0x3f
 8001c9e:	409a      	lsls	r2, r3
 8001ca0:	68fb      	ldr	r3, [r7, #12]
 8001ca2:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	2201      	movs	r2, #1
 8001ca8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	2200      	movs	r2, #0
 8001cb0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8001cb4:	2300      	movs	r3, #0
}
 8001cb6:	4618      	mov	r0, r3
 8001cb8:	3710      	adds	r7, #16
 8001cba:	46bd      	mov	sp, r7
 8001cbc:	bd80      	pop	{r7, pc}

08001cbe <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001cbe:	b480      	push	{r7}
 8001cc0:	b083      	sub	sp, #12
 8001cc2:	af00      	add	r7, sp, #0
 8001cc4:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001ccc:	b2db      	uxtb	r3, r3
 8001cce:	2b02      	cmp	r3, #2
 8001cd0:	d004      	beq.n	8001cdc <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	2280      	movs	r2, #128	@ 0x80
 8001cd6:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8001cd8:	2301      	movs	r3, #1
 8001cda:	e00c      	b.n	8001cf6 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	2205      	movs	r2, #5
 8001ce0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	681b      	ldr	r3, [r3, #0]
 8001ce8:	681a      	ldr	r2, [r3, #0]
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	681b      	ldr	r3, [r3, #0]
 8001cee:	f022 0201 	bic.w	r2, r2, #1
 8001cf2:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8001cf4:	2300      	movs	r3, #0
}
 8001cf6:	4618      	mov	r0, r3
 8001cf8:	370c      	adds	r7, #12
 8001cfa:	46bd      	mov	sp, r7
 8001cfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d00:	4770      	bx	lr
	...

08001d04 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001d04:	b480      	push	{r7}
 8001d06:	b089      	sub	sp, #36	@ 0x24
 8001d08:	af00      	add	r7, sp, #0
 8001d0a:	6078      	str	r0, [r7, #4]
 8001d0c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001d0e:	2300      	movs	r3, #0
 8001d10:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001d12:	2300      	movs	r3, #0
 8001d14:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001d16:	2300      	movs	r3, #0
 8001d18:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001d1a:	2300      	movs	r3, #0
 8001d1c:	61fb      	str	r3, [r7, #28]
 8001d1e:	e165      	b.n	8001fec <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001d20:	2201      	movs	r2, #1
 8001d22:	69fb      	ldr	r3, [r7, #28]
 8001d24:	fa02 f303 	lsl.w	r3, r2, r3
 8001d28:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001d2a:	683b      	ldr	r3, [r7, #0]
 8001d2c:	681b      	ldr	r3, [r3, #0]
 8001d2e:	697a      	ldr	r2, [r7, #20]
 8001d30:	4013      	ands	r3, r2
 8001d32:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001d34:	693a      	ldr	r2, [r7, #16]
 8001d36:	697b      	ldr	r3, [r7, #20]
 8001d38:	429a      	cmp	r2, r3
 8001d3a:	f040 8154 	bne.w	8001fe6 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001d3e:	683b      	ldr	r3, [r7, #0]
 8001d40:	685b      	ldr	r3, [r3, #4]
 8001d42:	f003 0303 	and.w	r3, r3, #3
 8001d46:	2b01      	cmp	r3, #1
 8001d48:	d005      	beq.n	8001d56 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001d4a:	683b      	ldr	r3, [r7, #0]
 8001d4c:	685b      	ldr	r3, [r3, #4]
 8001d4e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001d52:	2b02      	cmp	r3, #2
 8001d54:	d130      	bne.n	8001db8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	689b      	ldr	r3, [r3, #8]
 8001d5a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001d5c:	69fb      	ldr	r3, [r7, #28]
 8001d5e:	005b      	lsls	r3, r3, #1
 8001d60:	2203      	movs	r2, #3
 8001d62:	fa02 f303 	lsl.w	r3, r2, r3
 8001d66:	43db      	mvns	r3, r3
 8001d68:	69ba      	ldr	r2, [r7, #24]
 8001d6a:	4013      	ands	r3, r2
 8001d6c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001d6e:	683b      	ldr	r3, [r7, #0]
 8001d70:	68da      	ldr	r2, [r3, #12]
 8001d72:	69fb      	ldr	r3, [r7, #28]
 8001d74:	005b      	lsls	r3, r3, #1
 8001d76:	fa02 f303 	lsl.w	r3, r2, r3
 8001d7a:	69ba      	ldr	r2, [r7, #24]
 8001d7c:	4313      	orrs	r3, r2
 8001d7e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	69ba      	ldr	r2, [r7, #24]
 8001d84:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	685b      	ldr	r3, [r3, #4]
 8001d8a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001d8c:	2201      	movs	r2, #1
 8001d8e:	69fb      	ldr	r3, [r7, #28]
 8001d90:	fa02 f303 	lsl.w	r3, r2, r3
 8001d94:	43db      	mvns	r3, r3
 8001d96:	69ba      	ldr	r2, [r7, #24]
 8001d98:	4013      	ands	r3, r2
 8001d9a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001d9c:	683b      	ldr	r3, [r7, #0]
 8001d9e:	685b      	ldr	r3, [r3, #4]
 8001da0:	091b      	lsrs	r3, r3, #4
 8001da2:	f003 0201 	and.w	r2, r3, #1
 8001da6:	69fb      	ldr	r3, [r7, #28]
 8001da8:	fa02 f303 	lsl.w	r3, r2, r3
 8001dac:	69ba      	ldr	r2, [r7, #24]
 8001dae:	4313      	orrs	r3, r2
 8001db0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	69ba      	ldr	r2, [r7, #24]
 8001db6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001db8:	683b      	ldr	r3, [r7, #0]
 8001dba:	685b      	ldr	r3, [r3, #4]
 8001dbc:	f003 0303 	and.w	r3, r3, #3
 8001dc0:	2b03      	cmp	r3, #3
 8001dc2:	d017      	beq.n	8001df4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	68db      	ldr	r3, [r3, #12]
 8001dc8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001dca:	69fb      	ldr	r3, [r7, #28]
 8001dcc:	005b      	lsls	r3, r3, #1
 8001dce:	2203      	movs	r2, #3
 8001dd0:	fa02 f303 	lsl.w	r3, r2, r3
 8001dd4:	43db      	mvns	r3, r3
 8001dd6:	69ba      	ldr	r2, [r7, #24]
 8001dd8:	4013      	ands	r3, r2
 8001dda:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001ddc:	683b      	ldr	r3, [r7, #0]
 8001dde:	689a      	ldr	r2, [r3, #8]
 8001de0:	69fb      	ldr	r3, [r7, #28]
 8001de2:	005b      	lsls	r3, r3, #1
 8001de4:	fa02 f303 	lsl.w	r3, r2, r3
 8001de8:	69ba      	ldr	r2, [r7, #24]
 8001dea:	4313      	orrs	r3, r2
 8001dec:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	69ba      	ldr	r2, [r7, #24]
 8001df2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001df4:	683b      	ldr	r3, [r7, #0]
 8001df6:	685b      	ldr	r3, [r3, #4]
 8001df8:	f003 0303 	and.w	r3, r3, #3
 8001dfc:	2b02      	cmp	r3, #2
 8001dfe:	d123      	bne.n	8001e48 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001e00:	69fb      	ldr	r3, [r7, #28]
 8001e02:	08da      	lsrs	r2, r3, #3
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	3208      	adds	r2, #8
 8001e08:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001e0c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001e0e:	69fb      	ldr	r3, [r7, #28]
 8001e10:	f003 0307 	and.w	r3, r3, #7
 8001e14:	009b      	lsls	r3, r3, #2
 8001e16:	220f      	movs	r2, #15
 8001e18:	fa02 f303 	lsl.w	r3, r2, r3
 8001e1c:	43db      	mvns	r3, r3
 8001e1e:	69ba      	ldr	r2, [r7, #24]
 8001e20:	4013      	ands	r3, r2
 8001e22:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001e24:	683b      	ldr	r3, [r7, #0]
 8001e26:	691a      	ldr	r2, [r3, #16]
 8001e28:	69fb      	ldr	r3, [r7, #28]
 8001e2a:	f003 0307 	and.w	r3, r3, #7
 8001e2e:	009b      	lsls	r3, r3, #2
 8001e30:	fa02 f303 	lsl.w	r3, r2, r3
 8001e34:	69ba      	ldr	r2, [r7, #24]
 8001e36:	4313      	orrs	r3, r2
 8001e38:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001e3a:	69fb      	ldr	r3, [r7, #28]
 8001e3c:	08da      	lsrs	r2, r3, #3
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	3208      	adds	r2, #8
 8001e42:	69b9      	ldr	r1, [r7, #24]
 8001e44:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	681b      	ldr	r3, [r3, #0]
 8001e4c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001e4e:	69fb      	ldr	r3, [r7, #28]
 8001e50:	005b      	lsls	r3, r3, #1
 8001e52:	2203      	movs	r2, #3
 8001e54:	fa02 f303 	lsl.w	r3, r2, r3
 8001e58:	43db      	mvns	r3, r3
 8001e5a:	69ba      	ldr	r2, [r7, #24]
 8001e5c:	4013      	ands	r3, r2
 8001e5e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001e60:	683b      	ldr	r3, [r7, #0]
 8001e62:	685b      	ldr	r3, [r3, #4]
 8001e64:	f003 0203 	and.w	r2, r3, #3
 8001e68:	69fb      	ldr	r3, [r7, #28]
 8001e6a:	005b      	lsls	r3, r3, #1
 8001e6c:	fa02 f303 	lsl.w	r3, r2, r3
 8001e70:	69ba      	ldr	r2, [r7, #24]
 8001e72:	4313      	orrs	r3, r2
 8001e74:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	69ba      	ldr	r2, [r7, #24]
 8001e7a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001e7c:	683b      	ldr	r3, [r7, #0]
 8001e7e:	685b      	ldr	r3, [r3, #4]
 8001e80:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001e84:	2b00      	cmp	r3, #0
 8001e86:	f000 80ae 	beq.w	8001fe6 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001e8a:	2300      	movs	r3, #0
 8001e8c:	60fb      	str	r3, [r7, #12]
 8001e8e:	4b5d      	ldr	r3, [pc, #372]	@ (8002004 <HAL_GPIO_Init+0x300>)
 8001e90:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e92:	4a5c      	ldr	r2, [pc, #368]	@ (8002004 <HAL_GPIO_Init+0x300>)
 8001e94:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001e98:	6453      	str	r3, [r2, #68]	@ 0x44
 8001e9a:	4b5a      	ldr	r3, [pc, #360]	@ (8002004 <HAL_GPIO_Init+0x300>)
 8001e9c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e9e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001ea2:	60fb      	str	r3, [r7, #12]
 8001ea4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001ea6:	4a58      	ldr	r2, [pc, #352]	@ (8002008 <HAL_GPIO_Init+0x304>)
 8001ea8:	69fb      	ldr	r3, [r7, #28]
 8001eaa:	089b      	lsrs	r3, r3, #2
 8001eac:	3302      	adds	r3, #2
 8001eae:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001eb2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001eb4:	69fb      	ldr	r3, [r7, #28]
 8001eb6:	f003 0303 	and.w	r3, r3, #3
 8001eba:	009b      	lsls	r3, r3, #2
 8001ebc:	220f      	movs	r2, #15
 8001ebe:	fa02 f303 	lsl.w	r3, r2, r3
 8001ec2:	43db      	mvns	r3, r3
 8001ec4:	69ba      	ldr	r2, [r7, #24]
 8001ec6:	4013      	ands	r3, r2
 8001ec8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	4a4f      	ldr	r2, [pc, #316]	@ (800200c <HAL_GPIO_Init+0x308>)
 8001ece:	4293      	cmp	r3, r2
 8001ed0:	d025      	beq.n	8001f1e <HAL_GPIO_Init+0x21a>
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	4a4e      	ldr	r2, [pc, #312]	@ (8002010 <HAL_GPIO_Init+0x30c>)
 8001ed6:	4293      	cmp	r3, r2
 8001ed8:	d01f      	beq.n	8001f1a <HAL_GPIO_Init+0x216>
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	4a4d      	ldr	r2, [pc, #308]	@ (8002014 <HAL_GPIO_Init+0x310>)
 8001ede:	4293      	cmp	r3, r2
 8001ee0:	d019      	beq.n	8001f16 <HAL_GPIO_Init+0x212>
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	4a4c      	ldr	r2, [pc, #304]	@ (8002018 <HAL_GPIO_Init+0x314>)
 8001ee6:	4293      	cmp	r3, r2
 8001ee8:	d013      	beq.n	8001f12 <HAL_GPIO_Init+0x20e>
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	4a4b      	ldr	r2, [pc, #300]	@ (800201c <HAL_GPIO_Init+0x318>)
 8001eee:	4293      	cmp	r3, r2
 8001ef0:	d00d      	beq.n	8001f0e <HAL_GPIO_Init+0x20a>
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	4a4a      	ldr	r2, [pc, #296]	@ (8002020 <HAL_GPIO_Init+0x31c>)
 8001ef6:	4293      	cmp	r3, r2
 8001ef8:	d007      	beq.n	8001f0a <HAL_GPIO_Init+0x206>
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	4a49      	ldr	r2, [pc, #292]	@ (8002024 <HAL_GPIO_Init+0x320>)
 8001efe:	4293      	cmp	r3, r2
 8001f00:	d101      	bne.n	8001f06 <HAL_GPIO_Init+0x202>
 8001f02:	2306      	movs	r3, #6
 8001f04:	e00c      	b.n	8001f20 <HAL_GPIO_Init+0x21c>
 8001f06:	2307      	movs	r3, #7
 8001f08:	e00a      	b.n	8001f20 <HAL_GPIO_Init+0x21c>
 8001f0a:	2305      	movs	r3, #5
 8001f0c:	e008      	b.n	8001f20 <HAL_GPIO_Init+0x21c>
 8001f0e:	2304      	movs	r3, #4
 8001f10:	e006      	b.n	8001f20 <HAL_GPIO_Init+0x21c>
 8001f12:	2303      	movs	r3, #3
 8001f14:	e004      	b.n	8001f20 <HAL_GPIO_Init+0x21c>
 8001f16:	2302      	movs	r3, #2
 8001f18:	e002      	b.n	8001f20 <HAL_GPIO_Init+0x21c>
 8001f1a:	2301      	movs	r3, #1
 8001f1c:	e000      	b.n	8001f20 <HAL_GPIO_Init+0x21c>
 8001f1e:	2300      	movs	r3, #0
 8001f20:	69fa      	ldr	r2, [r7, #28]
 8001f22:	f002 0203 	and.w	r2, r2, #3
 8001f26:	0092      	lsls	r2, r2, #2
 8001f28:	4093      	lsls	r3, r2
 8001f2a:	69ba      	ldr	r2, [r7, #24]
 8001f2c:	4313      	orrs	r3, r2
 8001f2e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001f30:	4935      	ldr	r1, [pc, #212]	@ (8002008 <HAL_GPIO_Init+0x304>)
 8001f32:	69fb      	ldr	r3, [r7, #28]
 8001f34:	089b      	lsrs	r3, r3, #2
 8001f36:	3302      	adds	r3, #2
 8001f38:	69ba      	ldr	r2, [r7, #24]
 8001f3a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001f3e:	4b3a      	ldr	r3, [pc, #232]	@ (8002028 <HAL_GPIO_Init+0x324>)
 8001f40:	689b      	ldr	r3, [r3, #8]
 8001f42:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001f44:	693b      	ldr	r3, [r7, #16]
 8001f46:	43db      	mvns	r3, r3
 8001f48:	69ba      	ldr	r2, [r7, #24]
 8001f4a:	4013      	ands	r3, r2
 8001f4c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001f4e:	683b      	ldr	r3, [r7, #0]
 8001f50:	685b      	ldr	r3, [r3, #4]
 8001f52:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001f56:	2b00      	cmp	r3, #0
 8001f58:	d003      	beq.n	8001f62 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8001f5a:	69ba      	ldr	r2, [r7, #24]
 8001f5c:	693b      	ldr	r3, [r7, #16]
 8001f5e:	4313      	orrs	r3, r2
 8001f60:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001f62:	4a31      	ldr	r2, [pc, #196]	@ (8002028 <HAL_GPIO_Init+0x324>)
 8001f64:	69bb      	ldr	r3, [r7, #24]
 8001f66:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001f68:	4b2f      	ldr	r3, [pc, #188]	@ (8002028 <HAL_GPIO_Init+0x324>)
 8001f6a:	68db      	ldr	r3, [r3, #12]
 8001f6c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001f6e:	693b      	ldr	r3, [r7, #16]
 8001f70:	43db      	mvns	r3, r3
 8001f72:	69ba      	ldr	r2, [r7, #24]
 8001f74:	4013      	ands	r3, r2
 8001f76:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001f78:	683b      	ldr	r3, [r7, #0]
 8001f7a:	685b      	ldr	r3, [r3, #4]
 8001f7c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001f80:	2b00      	cmp	r3, #0
 8001f82:	d003      	beq.n	8001f8c <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8001f84:	69ba      	ldr	r2, [r7, #24]
 8001f86:	693b      	ldr	r3, [r7, #16]
 8001f88:	4313      	orrs	r3, r2
 8001f8a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001f8c:	4a26      	ldr	r2, [pc, #152]	@ (8002028 <HAL_GPIO_Init+0x324>)
 8001f8e:	69bb      	ldr	r3, [r7, #24]
 8001f90:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001f92:	4b25      	ldr	r3, [pc, #148]	@ (8002028 <HAL_GPIO_Init+0x324>)
 8001f94:	685b      	ldr	r3, [r3, #4]
 8001f96:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001f98:	693b      	ldr	r3, [r7, #16]
 8001f9a:	43db      	mvns	r3, r3
 8001f9c:	69ba      	ldr	r2, [r7, #24]
 8001f9e:	4013      	ands	r3, r2
 8001fa0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001fa2:	683b      	ldr	r3, [r7, #0]
 8001fa4:	685b      	ldr	r3, [r3, #4]
 8001fa6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001faa:	2b00      	cmp	r3, #0
 8001fac:	d003      	beq.n	8001fb6 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8001fae:	69ba      	ldr	r2, [r7, #24]
 8001fb0:	693b      	ldr	r3, [r7, #16]
 8001fb2:	4313      	orrs	r3, r2
 8001fb4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001fb6:	4a1c      	ldr	r2, [pc, #112]	@ (8002028 <HAL_GPIO_Init+0x324>)
 8001fb8:	69bb      	ldr	r3, [r7, #24]
 8001fba:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001fbc:	4b1a      	ldr	r3, [pc, #104]	@ (8002028 <HAL_GPIO_Init+0x324>)
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001fc2:	693b      	ldr	r3, [r7, #16]
 8001fc4:	43db      	mvns	r3, r3
 8001fc6:	69ba      	ldr	r2, [r7, #24]
 8001fc8:	4013      	ands	r3, r2
 8001fca:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001fcc:	683b      	ldr	r3, [r7, #0]
 8001fce:	685b      	ldr	r3, [r3, #4]
 8001fd0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001fd4:	2b00      	cmp	r3, #0
 8001fd6:	d003      	beq.n	8001fe0 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8001fd8:	69ba      	ldr	r2, [r7, #24]
 8001fda:	693b      	ldr	r3, [r7, #16]
 8001fdc:	4313      	orrs	r3, r2
 8001fde:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001fe0:	4a11      	ldr	r2, [pc, #68]	@ (8002028 <HAL_GPIO_Init+0x324>)
 8001fe2:	69bb      	ldr	r3, [r7, #24]
 8001fe4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001fe6:	69fb      	ldr	r3, [r7, #28]
 8001fe8:	3301      	adds	r3, #1
 8001fea:	61fb      	str	r3, [r7, #28]
 8001fec:	69fb      	ldr	r3, [r7, #28]
 8001fee:	2b0f      	cmp	r3, #15
 8001ff0:	f67f ae96 	bls.w	8001d20 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001ff4:	bf00      	nop
 8001ff6:	bf00      	nop
 8001ff8:	3724      	adds	r7, #36	@ 0x24
 8001ffa:	46bd      	mov	sp, r7
 8001ffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002000:	4770      	bx	lr
 8002002:	bf00      	nop
 8002004:	40023800 	.word	0x40023800
 8002008:	40013800 	.word	0x40013800
 800200c:	40020000 	.word	0x40020000
 8002010:	40020400 	.word	0x40020400
 8002014:	40020800 	.word	0x40020800
 8002018:	40020c00 	.word	0x40020c00
 800201c:	40021000 	.word	0x40021000
 8002020:	40021400 	.word	0x40021400
 8002024:	40021800 	.word	0x40021800
 8002028:	40013c00 	.word	0x40013c00

0800202c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800202c:	b480      	push	{r7}
 800202e:	b083      	sub	sp, #12
 8002030:	af00      	add	r7, sp, #0
 8002032:	6078      	str	r0, [r7, #4]
 8002034:	460b      	mov	r3, r1
 8002036:	807b      	strh	r3, [r7, #2]
 8002038:	4613      	mov	r3, r2
 800203a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800203c:	787b      	ldrb	r3, [r7, #1]
 800203e:	2b00      	cmp	r3, #0
 8002040:	d003      	beq.n	800204a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002042:	887a      	ldrh	r2, [r7, #2]
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002048:	e003      	b.n	8002052 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800204a:	887b      	ldrh	r3, [r7, #2]
 800204c:	041a      	lsls	r2, r3, #16
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	619a      	str	r2, [r3, #24]
}
 8002052:	bf00      	nop
 8002054:	370c      	adds	r7, #12
 8002056:	46bd      	mov	sp, r7
 8002058:	f85d 7b04 	ldr.w	r7, [sp], #4
 800205c:	4770      	bx	lr

0800205e <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800205e:	b480      	push	{r7}
 8002060:	b085      	sub	sp, #20
 8002062:	af00      	add	r7, sp, #0
 8002064:	6078      	str	r0, [r7, #4]
 8002066:	460b      	mov	r3, r1
 8002068:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	695b      	ldr	r3, [r3, #20]
 800206e:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002070:	887a      	ldrh	r2, [r7, #2]
 8002072:	68fb      	ldr	r3, [r7, #12]
 8002074:	4013      	ands	r3, r2
 8002076:	041a      	lsls	r2, r3, #16
 8002078:	68fb      	ldr	r3, [r7, #12]
 800207a:	43d9      	mvns	r1, r3
 800207c:	887b      	ldrh	r3, [r7, #2]
 800207e:	400b      	ands	r3, r1
 8002080:	431a      	orrs	r2, r3
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	619a      	str	r2, [r3, #24]
}
 8002086:	bf00      	nop
 8002088:	3714      	adds	r7, #20
 800208a:	46bd      	mov	sp, r7
 800208c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002090:	4770      	bx	lr
	...

08002094 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002094:	b580      	push	{r7, lr}
 8002096:	b082      	sub	sp, #8
 8002098:	af00      	add	r7, sp, #0
 800209a:	4603      	mov	r3, r0
 800209c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800209e:	4b08      	ldr	r3, [pc, #32]	@ (80020c0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80020a0:	695a      	ldr	r2, [r3, #20]
 80020a2:	88fb      	ldrh	r3, [r7, #6]
 80020a4:	4013      	ands	r3, r2
 80020a6:	2b00      	cmp	r3, #0
 80020a8:	d006      	beq.n	80020b8 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80020aa:	4a05      	ldr	r2, [pc, #20]	@ (80020c0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80020ac:	88fb      	ldrh	r3, [r7, #6]
 80020ae:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80020b0:	88fb      	ldrh	r3, [r7, #6]
 80020b2:	4618      	mov	r0, r3
 80020b4:	f7ff f8e8 	bl	8001288 <HAL_GPIO_EXTI_Callback>
  }
}
 80020b8:	bf00      	nop
 80020ba:	3708      	adds	r7, #8
 80020bc:	46bd      	mov	sp, r7
 80020be:	bd80      	pop	{r7, pc}
 80020c0:	40013c00 	.word	0x40013c00

080020c4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80020c4:	b580      	push	{r7, lr}
 80020c6:	b084      	sub	sp, #16
 80020c8:	af00      	add	r7, sp, #0
 80020ca:	6078      	str	r0, [r7, #4]
 80020cc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	2b00      	cmp	r3, #0
 80020d2:	d101      	bne.n	80020d8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80020d4:	2301      	movs	r3, #1
 80020d6:	e0cc      	b.n	8002272 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80020d8:	4b68      	ldr	r3, [pc, #416]	@ (800227c <HAL_RCC_ClockConfig+0x1b8>)
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	f003 030f 	and.w	r3, r3, #15
 80020e0:	683a      	ldr	r2, [r7, #0]
 80020e2:	429a      	cmp	r2, r3
 80020e4:	d90c      	bls.n	8002100 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80020e6:	4b65      	ldr	r3, [pc, #404]	@ (800227c <HAL_RCC_ClockConfig+0x1b8>)
 80020e8:	683a      	ldr	r2, [r7, #0]
 80020ea:	b2d2      	uxtb	r2, r2
 80020ec:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80020ee:	4b63      	ldr	r3, [pc, #396]	@ (800227c <HAL_RCC_ClockConfig+0x1b8>)
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	f003 030f 	and.w	r3, r3, #15
 80020f6:	683a      	ldr	r2, [r7, #0]
 80020f8:	429a      	cmp	r2, r3
 80020fa:	d001      	beq.n	8002100 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80020fc:	2301      	movs	r3, #1
 80020fe:	e0b8      	b.n	8002272 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	f003 0302 	and.w	r3, r3, #2
 8002108:	2b00      	cmp	r3, #0
 800210a:	d020      	beq.n	800214e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	f003 0304 	and.w	r3, r3, #4
 8002114:	2b00      	cmp	r3, #0
 8002116:	d005      	beq.n	8002124 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002118:	4b59      	ldr	r3, [pc, #356]	@ (8002280 <HAL_RCC_ClockConfig+0x1bc>)
 800211a:	689b      	ldr	r3, [r3, #8]
 800211c:	4a58      	ldr	r2, [pc, #352]	@ (8002280 <HAL_RCC_ClockConfig+0x1bc>)
 800211e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8002122:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	f003 0308 	and.w	r3, r3, #8
 800212c:	2b00      	cmp	r3, #0
 800212e:	d005      	beq.n	800213c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002130:	4b53      	ldr	r3, [pc, #332]	@ (8002280 <HAL_RCC_ClockConfig+0x1bc>)
 8002132:	689b      	ldr	r3, [r3, #8]
 8002134:	4a52      	ldr	r2, [pc, #328]	@ (8002280 <HAL_RCC_ClockConfig+0x1bc>)
 8002136:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800213a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800213c:	4b50      	ldr	r3, [pc, #320]	@ (8002280 <HAL_RCC_ClockConfig+0x1bc>)
 800213e:	689b      	ldr	r3, [r3, #8]
 8002140:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	689b      	ldr	r3, [r3, #8]
 8002148:	494d      	ldr	r1, [pc, #308]	@ (8002280 <HAL_RCC_ClockConfig+0x1bc>)
 800214a:	4313      	orrs	r3, r2
 800214c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	681b      	ldr	r3, [r3, #0]
 8002152:	f003 0301 	and.w	r3, r3, #1
 8002156:	2b00      	cmp	r3, #0
 8002158:	d044      	beq.n	80021e4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	685b      	ldr	r3, [r3, #4]
 800215e:	2b01      	cmp	r3, #1
 8002160:	d107      	bne.n	8002172 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002162:	4b47      	ldr	r3, [pc, #284]	@ (8002280 <HAL_RCC_ClockConfig+0x1bc>)
 8002164:	681b      	ldr	r3, [r3, #0]
 8002166:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800216a:	2b00      	cmp	r3, #0
 800216c:	d119      	bne.n	80021a2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800216e:	2301      	movs	r3, #1
 8002170:	e07f      	b.n	8002272 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	685b      	ldr	r3, [r3, #4]
 8002176:	2b02      	cmp	r3, #2
 8002178:	d003      	beq.n	8002182 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800217e:	2b03      	cmp	r3, #3
 8002180:	d107      	bne.n	8002192 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002182:	4b3f      	ldr	r3, [pc, #252]	@ (8002280 <HAL_RCC_ClockConfig+0x1bc>)
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800218a:	2b00      	cmp	r3, #0
 800218c:	d109      	bne.n	80021a2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800218e:	2301      	movs	r3, #1
 8002190:	e06f      	b.n	8002272 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002192:	4b3b      	ldr	r3, [pc, #236]	@ (8002280 <HAL_RCC_ClockConfig+0x1bc>)
 8002194:	681b      	ldr	r3, [r3, #0]
 8002196:	f003 0302 	and.w	r3, r3, #2
 800219a:	2b00      	cmp	r3, #0
 800219c:	d101      	bne.n	80021a2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800219e:	2301      	movs	r3, #1
 80021a0:	e067      	b.n	8002272 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80021a2:	4b37      	ldr	r3, [pc, #220]	@ (8002280 <HAL_RCC_ClockConfig+0x1bc>)
 80021a4:	689b      	ldr	r3, [r3, #8]
 80021a6:	f023 0203 	bic.w	r2, r3, #3
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	685b      	ldr	r3, [r3, #4]
 80021ae:	4934      	ldr	r1, [pc, #208]	@ (8002280 <HAL_RCC_ClockConfig+0x1bc>)
 80021b0:	4313      	orrs	r3, r2
 80021b2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80021b4:	f7ff fbf6 	bl	80019a4 <HAL_GetTick>
 80021b8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80021ba:	e00a      	b.n	80021d2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80021bc:	f7ff fbf2 	bl	80019a4 <HAL_GetTick>
 80021c0:	4602      	mov	r2, r0
 80021c2:	68fb      	ldr	r3, [r7, #12]
 80021c4:	1ad3      	subs	r3, r2, r3
 80021c6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80021ca:	4293      	cmp	r3, r2
 80021cc:	d901      	bls.n	80021d2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80021ce:	2303      	movs	r3, #3
 80021d0:	e04f      	b.n	8002272 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80021d2:	4b2b      	ldr	r3, [pc, #172]	@ (8002280 <HAL_RCC_ClockConfig+0x1bc>)
 80021d4:	689b      	ldr	r3, [r3, #8]
 80021d6:	f003 020c 	and.w	r2, r3, #12
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	685b      	ldr	r3, [r3, #4]
 80021de:	009b      	lsls	r3, r3, #2
 80021e0:	429a      	cmp	r2, r3
 80021e2:	d1eb      	bne.n	80021bc <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80021e4:	4b25      	ldr	r3, [pc, #148]	@ (800227c <HAL_RCC_ClockConfig+0x1b8>)
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	f003 030f 	and.w	r3, r3, #15
 80021ec:	683a      	ldr	r2, [r7, #0]
 80021ee:	429a      	cmp	r2, r3
 80021f0:	d20c      	bcs.n	800220c <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80021f2:	4b22      	ldr	r3, [pc, #136]	@ (800227c <HAL_RCC_ClockConfig+0x1b8>)
 80021f4:	683a      	ldr	r2, [r7, #0]
 80021f6:	b2d2      	uxtb	r2, r2
 80021f8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80021fa:	4b20      	ldr	r3, [pc, #128]	@ (800227c <HAL_RCC_ClockConfig+0x1b8>)
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	f003 030f 	and.w	r3, r3, #15
 8002202:	683a      	ldr	r2, [r7, #0]
 8002204:	429a      	cmp	r2, r3
 8002206:	d001      	beq.n	800220c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002208:	2301      	movs	r3, #1
 800220a:	e032      	b.n	8002272 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	f003 0304 	and.w	r3, r3, #4
 8002214:	2b00      	cmp	r3, #0
 8002216:	d008      	beq.n	800222a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002218:	4b19      	ldr	r3, [pc, #100]	@ (8002280 <HAL_RCC_ClockConfig+0x1bc>)
 800221a:	689b      	ldr	r3, [r3, #8]
 800221c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	68db      	ldr	r3, [r3, #12]
 8002224:	4916      	ldr	r1, [pc, #88]	@ (8002280 <HAL_RCC_ClockConfig+0x1bc>)
 8002226:	4313      	orrs	r3, r2
 8002228:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	f003 0308 	and.w	r3, r3, #8
 8002232:	2b00      	cmp	r3, #0
 8002234:	d009      	beq.n	800224a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002236:	4b12      	ldr	r3, [pc, #72]	@ (8002280 <HAL_RCC_ClockConfig+0x1bc>)
 8002238:	689b      	ldr	r3, [r3, #8]
 800223a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	691b      	ldr	r3, [r3, #16]
 8002242:	00db      	lsls	r3, r3, #3
 8002244:	490e      	ldr	r1, [pc, #56]	@ (8002280 <HAL_RCC_ClockConfig+0x1bc>)
 8002246:	4313      	orrs	r3, r2
 8002248:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800224a:	f000 f855 	bl	80022f8 <HAL_RCC_GetSysClockFreq>
 800224e:	4602      	mov	r2, r0
 8002250:	4b0b      	ldr	r3, [pc, #44]	@ (8002280 <HAL_RCC_ClockConfig+0x1bc>)
 8002252:	689b      	ldr	r3, [r3, #8]
 8002254:	091b      	lsrs	r3, r3, #4
 8002256:	f003 030f 	and.w	r3, r3, #15
 800225a:	490a      	ldr	r1, [pc, #40]	@ (8002284 <HAL_RCC_ClockConfig+0x1c0>)
 800225c:	5ccb      	ldrb	r3, [r1, r3]
 800225e:	fa22 f303 	lsr.w	r3, r2, r3
 8002262:	4a09      	ldr	r2, [pc, #36]	@ (8002288 <HAL_RCC_ClockConfig+0x1c4>)
 8002264:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8002266:	4b09      	ldr	r3, [pc, #36]	@ (800228c <HAL_RCC_ClockConfig+0x1c8>)
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	4618      	mov	r0, r3
 800226c:	f7ff fb56 	bl	800191c <HAL_InitTick>

  return HAL_OK;
 8002270:	2300      	movs	r3, #0
}
 8002272:	4618      	mov	r0, r3
 8002274:	3710      	adds	r7, #16
 8002276:	46bd      	mov	sp, r7
 8002278:	bd80      	pop	{r7, pc}
 800227a:	bf00      	nop
 800227c:	40023c00 	.word	0x40023c00
 8002280:	40023800 	.word	0x40023800
 8002284:	080093d4 	.word	0x080093d4
 8002288:	20000000 	.word	0x20000000
 800228c:	20000004 	.word	0x20000004

08002290 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002290:	b480      	push	{r7}
 8002292:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002294:	4b03      	ldr	r3, [pc, #12]	@ (80022a4 <HAL_RCC_GetHCLKFreq+0x14>)
 8002296:	681b      	ldr	r3, [r3, #0]
}
 8002298:	4618      	mov	r0, r3
 800229a:	46bd      	mov	sp, r7
 800229c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022a0:	4770      	bx	lr
 80022a2:	bf00      	nop
 80022a4:	20000000 	.word	0x20000000

080022a8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80022a8:	b580      	push	{r7, lr}
 80022aa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80022ac:	f7ff fff0 	bl	8002290 <HAL_RCC_GetHCLKFreq>
 80022b0:	4602      	mov	r2, r0
 80022b2:	4b05      	ldr	r3, [pc, #20]	@ (80022c8 <HAL_RCC_GetPCLK1Freq+0x20>)
 80022b4:	689b      	ldr	r3, [r3, #8]
 80022b6:	0a9b      	lsrs	r3, r3, #10
 80022b8:	f003 0307 	and.w	r3, r3, #7
 80022bc:	4903      	ldr	r1, [pc, #12]	@ (80022cc <HAL_RCC_GetPCLK1Freq+0x24>)
 80022be:	5ccb      	ldrb	r3, [r1, r3]
 80022c0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80022c4:	4618      	mov	r0, r3
 80022c6:	bd80      	pop	{r7, pc}
 80022c8:	40023800 	.word	0x40023800
 80022cc:	080093e4 	.word	0x080093e4

080022d0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80022d0:	b580      	push	{r7, lr}
 80022d2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80022d4:	f7ff ffdc 	bl	8002290 <HAL_RCC_GetHCLKFreq>
 80022d8:	4602      	mov	r2, r0
 80022da:	4b05      	ldr	r3, [pc, #20]	@ (80022f0 <HAL_RCC_GetPCLK2Freq+0x20>)
 80022dc:	689b      	ldr	r3, [r3, #8]
 80022de:	0b5b      	lsrs	r3, r3, #13
 80022e0:	f003 0307 	and.w	r3, r3, #7
 80022e4:	4903      	ldr	r1, [pc, #12]	@ (80022f4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80022e6:	5ccb      	ldrb	r3, [r1, r3]
 80022e8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80022ec:	4618      	mov	r0, r3
 80022ee:	bd80      	pop	{r7, pc}
 80022f0:	40023800 	.word	0x40023800
 80022f4:	080093e4 	.word	0x080093e4

080022f8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80022f8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80022fc:	b0ae      	sub	sp, #184	@ 0xb8
 80022fe:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8002300:	2300      	movs	r3, #0
 8002302:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 8002306:	2300      	movs	r3, #0
 8002308:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 800230c:	2300      	movs	r3, #0
 800230e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 8002312:	2300      	movs	r3, #0
 8002314:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 8002318:	2300      	movs	r3, #0
 800231a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800231e:	4bcb      	ldr	r3, [pc, #812]	@ (800264c <HAL_RCC_GetSysClockFreq+0x354>)
 8002320:	689b      	ldr	r3, [r3, #8]
 8002322:	f003 030c 	and.w	r3, r3, #12
 8002326:	2b0c      	cmp	r3, #12
 8002328:	f200 8206 	bhi.w	8002738 <HAL_RCC_GetSysClockFreq+0x440>
 800232c:	a201      	add	r2, pc, #4	@ (adr r2, 8002334 <HAL_RCC_GetSysClockFreq+0x3c>)
 800232e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002332:	bf00      	nop
 8002334:	08002369 	.word	0x08002369
 8002338:	08002739 	.word	0x08002739
 800233c:	08002739 	.word	0x08002739
 8002340:	08002739 	.word	0x08002739
 8002344:	08002371 	.word	0x08002371
 8002348:	08002739 	.word	0x08002739
 800234c:	08002739 	.word	0x08002739
 8002350:	08002739 	.word	0x08002739
 8002354:	08002379 	.word	0x08002379
 8002358:	08002739 	.word	0x08002739
 800235c:	08002739 	.word	0x08002739
 8002360:	08002739 	.word	0x08002739
 8002364:	08002569 	.word	0x08002569
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002368:	4bb9      	ldr	r3, [pc, #740]	@ (8002650 <HAL_RCC_GetSysClockFreq+0x358>)
 800236a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800236e:	e1e7      	b.n	8002740 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002370:	4bb8      	ldr	r3, [pc, #736]	@ (8002654 <HAL_RCC_GetSysClockFreq+0x35c>)
 8002372:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8002376:	e1e3      	b.n	8002740 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002378:	4bb4      	ldr	r3, [pc, #720]	@ (800264c <HAL_RCC_GetSysClockFreq+0x354>)
 800237a:	685b      	ldr	r3, [r3, #4]
 800237c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002380:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002384:	4bb1      	ldr	r3, [pc, #708]	@ (800264c <HAL_RCC_GetSysClockFreq+0x354>)
 8002386:	685b      	ldr	r3, [r3, #4]
 8002388:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800238c:	2b00      	cmp	r3, #0
 800238e:	d071      	beq.n	8002474 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002390:	4bae      	ldr	r3, [pc, #696]	@ (800264c <HAL_RCC_GetSysClockFreq+0x354>)
 8002392:	685b      	ldr	r3, [r3, #4]
 8002394:	099b      	lsrs	r3, r3, #6
 8002396:	2200      	movs	r2, #0
 8002398:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800239c:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 80023a0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80023a4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80023a8:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80023ac:	2300      	movs	r3, #0
 80023ae:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80023b2:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80023b6:	4622      	mov	r2, r4
 80023b8:	462b      	mov	r3, r5
 80023ba:	f04f 0000 	mov.w	r0, #0
 80023be:	f04f 0100 	mov.w	r1, #0
 80023c2:	0159      	lsls	r1, r3, #5
 80023c4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80023c8:	0150      	lsls	r0, r2, #5
 80023ca:	4602      	mov	r2, r0
 80023cc:	460b      	mov	r3, r1
 80023ce:	4621      	mov	r1, r4
 80023d0:	1a51      	subs	r1, r2, r1
 80023d2:	6439      	str	r1, [r7, #64]	@ 0x40
 80023d4:	4629      	mov	r1, r5
 80023d6:	eb63 0301 	sbc.w	r3, r3, r1
 80023da:	647b      	str	r3, [r7, #68]	@ 0x44
 80023dc:	f04f 0200 	mov.w	r2, #0
 80023e0:	f04f 0300 	mov.w	r3, #0
 80023e4:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 80023e8:	4649      	mov	r1, r9
 80023ea:	018b      	lsls	r3, r1, #6
 80023ec:	4641      	mov	r1, r8
 80023ee:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80023f2:	4641      	mov	r1, r8
 80023f4:	018a      	lsls	r2, r1, #6
 80023f6:	4641      	mov	r1, r8
 80023f8:	1a51      	subs	r1, r2, r1
 80023fa:	63b9      	str	r1, [r7, #56]	@ 0x38
 80023fc:	4649      	mov	r1, r9
 80023fe:	eb63 0301 	sbc.w	r3, r3, r1
 8002402:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002404:	f04f 0200 	mov.w	r2, #0
 8002408:	f04f 0300 	mov.w	r3, #0
 800240c:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 8002410:	4649      	mov	r1, r9
 8002412:	00cb      	lsls	r3, r1, #3
 8002414:	4641      	mov	r1, r8
 8002416:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800241a:	4641      	mov	r1, r8
 800241c:	00ca      	lsls	r2, r1, #3
 800241e:	4610      	mov	r0, r2
 8002420:	4619      	mov	r1, r3
 8002422:	4603      	mov	r3, r0
 8002424:	4622      	mov	r2, r4
 8002426:	189b      	adds	r3, r3, r2
 8002428:	633b      	str	r3, [r7, #48]	@ 0x30
 800242a:	462b      	mov	r3, r5
 800242c:	460a      	mov	r2, r1
 800242e:	eb42 0303 	adc.w	r3, r2, r3
 8002432:	637b      	str	r3, [r7, #52]	@ 0x34
 8002434:	f04f 0200 	mov.w	r2, #0
 8002438:	f04f 0300 	mov.w	r3, #0
 800243c:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8002440:	4629      	mov	r1, r5
 8002442:	024b      	lsls	r3, r1, #9
 8002444:	4621      	mov	r1, r4
 8002446:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800244a:	4621      	mov	r1, r4
 800244c:	024a      	lsls	r2, r1, #9
 800244e:	4610      	mov	r0, r2
 8002450:	4619      	mov	r1, r3
 8002452:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002456:	2200      	movs	r2, #0
 8002458:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800245c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8002460:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8002464:	f7fe f8e8 	bl	8000638 <__aeabi_uldivmod>
 8002468:	4602      	mov	r2, r0
 800246a:	460b      	mov	r3, r1
 800246c:	4613      	mov	r3, r2
 800246e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8002472:	e067      	b.n	8002544 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002474:	4b75      	ldr	r3, [pc, #468]	@ (800264c <HAL_RCC_GetSysClockFreq+0x354>)
 8002476:	685b      	ldr	r3, [r3, #4]
 8002478:	099b      	lsrs	r3, r3, #6
 800247a:	2200      	movs	r2, #0
 800247c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8002480:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 8002484:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8002488:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800248c:	67bb      	str	r3, [r7, #120]	@ 0x78
 800248e:	2300      	movs	r3, #0
 8002490:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8002492:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 8002496:	4622      	mov	r2, r4
 8002498:	462b      	mov	r3, r5
 800249a:	f04f 0000 	mov.w	r0, #0
 800249e:	f04f 0100 	mov.w	r1, #0
 80024a2:	0159      	lsls	r1, r3, #5
 80024a4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80024a8:	0150      	lsls	r0, r2, #5
 80024aa:	4602      	mov	r2, r0
 80024ac:	460b      	mov	r3, r1
 80024ae:	4621      	mov	r1, r4
 80024b0:	1a51      	subs	r1, r2, r1
 80024b2:	62b9      	str	r1, [r7, #40]	@ 0x28
 80024b4:	4629      	mov	r1, r5
 80024b6:	eb63 0301 	sbc.w	r3, r3, r1
 80024ba:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80024bc:	f04f 0200 	mov.w	r2, #0
 80024c0:	f04f 0300 	mov.w	r3, #0
 80024c4:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 80024c8:	4649      	mov	r1, r9
 80024ca:	018b      	lsls	r3, r1, #6
 80024cc:	4641      	mov	r1, r8
 80024ce:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80024d2:	4641      	mov	r1, r8
 80024d4:	018a      	lsls	r2, r1, #6
 80024d6:	4641      	mov	r1, r8
 80024d8:	ebb2 0a01 	subs.w	sl, r2, r1
 80024dc:	4649      	mov	r1, r9
 80024de:	eb63 0b01 	sbc.w	fp, r3, r1
 80024e2:	f04f 0200 	mov.w	r2, #0
 80024e6:	f04f 0300 	mov.w	r3, #0
 80024ea:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80024ee:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80024f2:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80024f6:	4692      	mov	sl, r2
 80024f8:	469b      	mov	fp, r3
 80024fa:	4623      	mov	r3, r4
 80024fc:	eb1a 0303 	adds.w	r3, sl, r3
 8002500:	623b      	str	r3, [r7, #32]
 8002502:	462b      	mov	r3, r5
 8002504:	eb4b 0303 	adc.w	r3, fp, r3
 8002508:	627b      	str	r3, [r7, #36]	@ 0x24
 800250a:	f04f 0200 	mov.w	r2, #0
 800250e:	f04f 0300 	mov.w	r3, #0
 8002512:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8002516:	4629      	mov	r1, r5
 8002518:	028b      	lsls	r3, r1, #10
 800251a:	4621      	mov	r1, r4
 800251c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002520:	4621      	mov	r1, r4
 8002522:	028a      	lsls	r2, r1, #10
 8002524:	4610      	mov	r0, r2
 8002526:	4619      	mov	r1, r3
 8002528:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800252c:	2200      	movs	r2, #0
 800252e:	673b      	str	r3, [r7, #112]	@ 0x70
 8002530:	677a      	str	r2, [r7, #116]	@ 0x74
 8002532:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 8002536:	f7fe f87f 	bl	8000638 <__aeabi_uldivmod>
 800253a:	4602      	mov	r2, r0
 800253c:	460b      	mov	r3, r1
 800253e:	4613      	mov	r3, r2
 8002540:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8002544:	4b41      	ldr	r3, [pc, #260]	@ (800264c <HAL_RCC_GetSysClockFreq+0x354>)
 8002546:	685b      	ldr	r3, [r3, #4]
 8002548:	0c1b      	lsrs	r3, r3, #16
 800254a:	f003 0303 	and.w	r3, r3, #3
 800254e:	3301      	adds	r3, #1
 8002550:	005b      	lsls	r3, r3, #1
 8002552:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco / pllp;
 8002556:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800255a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800255e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002562:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8002566:	e0eb      	b.n	8002740 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002568:	4b38      	ldr	r3, [pc, #224]	@ (800264c <HAL_RCC_GetSysClockFreq+0x354>)
 800256a:	685b      	ldr	r3, [r3, #4]
 800256c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002570:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002574:	4b35      	ldr	r3, [pc, #212]	@ (800264c <HAL_RCC_GetSysClockFreq+0x354>)
 8002576:	685b      	ldr	r3, [r3, #4]
 8002578:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800257c:	2b00      	cmp	r3, #0
 800257e:	d06b      	beq.n	8002658 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002580:	4b32      	ldr	r3, [pc, #200]	@ (800264c <HAL_RCC_GetSysClockFreq+0x354>)
 8002582:	685b      	ldr	r3, [r3, #4]
 8002584:	099b      	lsrs	r3, r3, #6
 8002586:	2200      	movs	r2, #0
 8002588:	66bb      	str	r3, [r7, #104]	@ 0x68
 800258a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800258c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800258e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002592:	663b      	str	r3, [r7, #96]	@ 0x60
 8002594:	2300      	movs	r3, #0
 8002596:	667b      	str	r3, [r7, #100]	@ 0x64
 8002598:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 800259c:	4622      	mov	r2, r4
 800259e:	462b      	mov	r3, r5
 80025a0:	f04f 0000 	mov.w	r0, #0
 80025a4:	f04f 0100 	mov.w	r1, #0
 80025a8:	0159      	lsls	r1, r3, #5
 80025aa:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80025ae:	0150      	lsls	r0, r2, #5
 80025b0:	4602      	mov	r2, r0
 80025b2:	460b      	mov	r3, r1
 80025b4:	4621      	mov	r1, r4
 80025b6:	1a51      	subs	r1, r2, r1
 80025b8:	61b9      	str	r1, [r7, #24]
 80025ba:	4629      	mov	r1, r5
 80025bc:	eb63 0301 	sbc.w	r3, r3, r1
 80025c0:	61fb      	str	r3, [r7, #28]
 80025c2:	f04f 0200 	mov.w	r2, #0
 80025c6:	f04f 0300 	mov.w	r3, #0
 80025ca:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 80025ce:	4659      	mov	r1, fp
 80025d0:	018b      	lsls	r3, r1, #6
 80025d2:	4651      	mov	r1, sl
 80025d4:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80025d8:	4651      	mov	r1, sl
 80025da:	018a      	lsls	r2, r1, #6
 80025dc:	4651      	mov	r1, sl
 80025de:	ebb2 0801 	subs.w	r8, r2, r1
 80025e2:	4659      	mov	r1, fp
 80025e4:	eb63 0901 	sbc.w	r9, r3, r1
 80025e8:	f04f 0200 	mov.w	r2, #0
 80025ec:	f04f 0300 	mov.w	r3, #0
 80025f0:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80025f4:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80025f8:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80025fc:	4690      	mov	r8, r2
 80025fe:	4699      	mov	r9, r3
 8002600:	4623      	mov	r3, r4
 8002602:	eb18 0303 	adds.w	r3, r8, r3
 8002606:	613b      	str	r3, [r7, #16]
 8002608:	462b      	mov	r3, r5
 800260a:	eb49 0303 	adc.w	r3, r9, r3
 800260e:	617b      	str	r3, [r7, #20]
 8002610:	f04f 0200 	mov.w	r2, #0
 8002614:	f04f 0300 	mov.w	r3, #0
 8002618:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 800261c:	4629      	mov	r1, r5
 800261e:	024b      	lsls	r3, r1, #9
 8002620:	4621      	mov	r1, r4
 8002622:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002626:	4621      	mov	r1, r4
 8002628:	024a      	lsls	r2, r1, #9
 800262a:	4610      	mov	r0, r2
 800262c:	4619      	mov	r1, r3
 800262e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002632:	2200      	movs	r2, #0
 8002634:	65bb      	str	r3, [r7, #88]	@ 0x58
 8002636:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8002638:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800263c:	f7fd fffc 	bl	8000638 <__aeabi_uldivmod>
 8002640:	4602      	mov	r2, r0
 8002642:	460b      	mov	r3, r1
 8002644:	4613      	mov	r3, r2
 8002646:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800264a:	e065      	b.n	8002718 <HAL_RCC_GetSysClockFreq+0x420>
 800264c:	40023800 	.word	0x40023800
 8002650:	00f42400 	.word	0x00f42400
 8002654:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002658:	4b3d      	ldr	r3, [pc, #244]	@ (8002750 <HAL_RCC_GetSysClockFreq+0x458>)
 800265a:	685b      	ldr	r3, [r3, #4]
 800265c:	099b      	lsrs	r3, r3, #6
 800265e:	2200      	movs	r2, #0
 8002660:	4618      	mov	r0, r3
 8002662:	4611      	mov	r1, r2
 8002664:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8002668:	653b      	str	r3, [r7, #80]	@ 0x50
 800266a:	2300      	movs	r3, #0
 800266c:	657b      	str	r3, [r7, #84]	@ 0x54
 800266e:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 8002672:	4642      	mov	r2, r8
 8002674:	464b      	mov	r3, r9
 8002676:	f04f 0000 	mov.w	r0, #0
 800267a:	f04f 0100 	mov.w	r1, #0
 800267e:	0159      	lsls	r1, r3, #5
 8002680:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002684:	0150      	lsls	r0, r2, #5
 8002686:	4602      	mov	r2, r0
 8002688:	460b      	mov	r3, r1
 800268a:	4641      	mov	r1, r8
 800268c:	1a51      	subs	r1, r2, r1
 800268e:	60b9      	str	r1, [r7, #8]
 8002690:	4649      	mov	r1, r9
 8002692:	eb63 0301 	sbc.w	r3, r3, r1
 8002696:	60fb      	str	r3, [r7, #12]
 8002698:	f04f 0200 	mov.w	r2, #0
 800269c:	f04f 0300 	mov.w	r3, #0
 80026a0:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 80026a4:	4659      	mov	r1, fp
 80026a6:	018b      	lsls	r3, r1, #6
 80026a8:	4651      	mov	r1, sl
 80026aa:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80026ae:	4651      	mov	r1, sl
 80026b0:	018a      	lsls	r2, r1, #6
 80026b2:	4651      	mov	r1, sl
 80026b4:	1a54      	subs	r4, r2, r1
 80026b6:	4659      	mov	r1, fp
 80026b8:	eb63 0501 	sbc.w	r5, r3, r1
 80026bc:	f04f 0200 	mov.w	r2, #0
 80026c0:	f04f 0300 	mov.w	r3, #0
 80026c4:	00eb      	lsls	r3, r5, #3
 80026c6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80026ca:	00e2      	lsls	r2, r4, #3
 80026cc:	4614      	mov	r4, r2
 80026ce:	461d      	mov	r5, r3
 80026d0:	4643      	mov	r3, r8
 80026d2:	18e3      	adds	r3, r4, r3
 80026d4:	603b      	str	r3, [r7, #0]
 80026d6:	464b      	mov	r3, r9
 80026d8:	eb45 0303 	adc.w	r3, r5, r3
 80026dc:	607b      	str	r3, [r7, #4]
 80026de:	f04f 0200 	mov.w	r2, #0
 80026e2:	f04f 0300 	mov.w	r3, #0
 80026e6:	e9d7 4500 	ldrd	r4, r5, [r7]
 80026ea:	4629      	mov	r1, r5
 80026ec:	028b      	lsls	r3, r1, #10
 80026ee:	4621      	mov	r1, r4
 80026f0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80026f4:	4621      	mov	r1, r4
 80026f6:	028a      	lsls	r2, r1, #10
 80026f8:	4610      	mov	r0, r2
 80026fa:	4619      	mov	r1, r3
 80026fc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002700:	2200      	movs	r2, #0
 8002702:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002704:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8002706:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800270a:	f7fd ff95 	bl	8000638 <__aeabi_uldivmod>
 800270e:	4602      	mov	r2, r0
 8002710:	460b      	mov	r3, r1
 8002712:	4613      	mov	r3, r2
 8002714:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8002718:	4b0d      	ldr	r3, [pc, #52]	@ (8002750 <HAL_RCC_GetSysClockFreq+0x458>)
 800271a:	685b      	ldr	r3, [r3, #4]
 800271c:	0f1b      	lsrs	r3, r3, #28
 800271e:	f003 0307 	and.w	r3, r3, #7
 8002722:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco / pllr;
 8002726:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800272a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800272e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002732:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8002736:	e003      	b.n	8002740 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002738:	4b06      	ldr	r3, [pc, #24]	@ (8002754 <HAL_RCC_GetSysClockFreq+0x45c>)
 800273a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800273e:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002740:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 8002744:	4618      	mov	r0, r3
 8002746:	37b8      	adds	r7, #184	@ 0xb8
 8002748:	46bd      	mov	sp, r7
 800274a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800274e:	bf00      	nop
 8002750:	40023800 	.word	0x40023800
 8002754:	00f42400 	.word	0x00f42400

08002758 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002758:	b580      	push	{r7, lr}
 800275a:	b086      	sub	sp, #24
 800275c:	af00      	add	r7, sp, #0
 800275e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	2b00      	cmp	r3, #0
 8002764:	d101      	bne.n	800276a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002766:	2301      	movs	r3, #1
 8002768:	e28d      	b.n	8002c86 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	f003 0301 	and.w	r3, r3, #1
 8002772:	2b00      	cmp	r3, #0
 8002774:	f000 8083 	beq.w	800287e <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8002778:	4b94      	ldr	r3, [pc, #592]	@ (80029cc <HAL_RCC_OscConfig+0x274>)
 800277a:	689b      	ldr	r3, [r3, #8]
 800277c:	f003 030c 	and.w	r3, r3, #12
 8002780:	2b04      	cmp	r3, #4
 8002782:	d019      	beq.n	80027b8 <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8002784:	4b91      	ldr	r3, [pc, #580]	@ (80029cc <HAL_RCC_OscConfig+0x274>)
 8002786:	689b      	ldr	r3, [r3, #8]
 8002788:	f003 030c 	and.w	r3, r3, #12
        || \
 800278c:	2b08      	cmp	r3, #8
 800278e:	d106      	bne.n	800279e <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8002790:	4b8e      	ldr	r3, [pc, #568]	@ (80029cc <HAL_RCC_OscConfig+0x274>)
 8002792:	685b      	ldr	r3, [r3, #4]
 8002794:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002798:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800279c:	d00c      	beq.n	80027b8 <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800279e:	4b8b      	ldr	r3, [pc, #556]	@ (80029cc <HAL_RCC_OscConfig+0x274>)
 80027a0:	689b      	ldr	r3, [r3, #8]
 80027a2:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 80027a6:	2b0c      	cmp	r3, #12
 80027a8:	d112      	bne.n	80027d0 <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80027aa:	4b88      	ldr	r3, [pc, #544]	@ (80029cc <HAL_RCC_OscConfig+0x274>)
 80027ac:	685b      	ldr	r3, [r3, #4]
 80027ae:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80027b2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80027b6:	d10b      	bne.n	80027d0 <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80027b8:	4b84      	ldr	r3, [pc, #528]	@ (80029cc <HAL_RCC_OscConfig+0x274>)
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80027c0:	2b00      	cmp	r3, #0
 80027c2:	d05b      	beq.n	800287c <HAL_RCC_OscConfig+0x124>
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	685b      	ldr	r3, [r3, #4]
 80027c8:	2b00      	cmp	r3, #0
 80027ca:	d157      	bne.n	800287c <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 80027cc:	2301      	movs	r3, #1
 80027ce:	e25a      	b.n	8002c86 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	685b      	ldr	r3, [r3, #4]
 80027d4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80027d8:	d106      	bne.n	80027e8 <HAL_RCC_OscConfig+0x90>
 80027da:	4b7c      	ldr	r3, [pc, #496]	@ (80029cc <HAL_RCC_OscConfig+0x274>)
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	4a7b      	ldr	r2, [pc, #492]	@ (80029cc <HAL_RCC_OscConfig+0x274>)
 80027e0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80027e4:	6013      	str	r3, [r2, #0]
 80027e6:	e01d      	b.n	8002824 <HAL_RCC_OscConfig+0xcc>
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	685b      	ldr	r3, [r3, #4]
 80027ec:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80027f0:	d10c      	bne.n	800280c <HAL_RCC_OscConfig+0xb4>
 80027f2:	4b76      	ldr	r3, [pc, #472]	@ (80029cc <HAL_RCC_OscConfig+0x274>)
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	4a75      	ldr	r2, [pc, #468]	@ (80029cc <HAL_RCC_OscConfig+0x274>)
 80027f8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80027fc:	6013      	str	r3, [r2, #0]
 80027fe:	4b73      	ldr	r3, [pc, #460]	@ (80029cc <HAL_RCC_OscConfig+0x274>)
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	4a72      	ldr	r2, [pc, #456]	@ (80029cc <HAL_RCC_OscConfig+0x274>)
 8002804:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002808:	6013      	str	r3, [r2, #0]
 800280a:	e00b      	b.n	8002824 <HAL_RCC_OscConfig+0xcc>
 800280c:	4b6f      	ldr	r3, [pc, #444]	@ (80029cc <HAL_RCC_OscConfig+0x274>)
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	4a6e      	ldr	r2, [pc, #440]	@ (80029cc <HAL_RCC_OscConfig+0x274>)
 8002812:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002816:	6013      	str	r3, [r2, #0]
 8002818:	4b6c      	ldr	r3, [pc, #432]	@ (80029cc <HAL_RCC_OscConfig+0x274>)
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	4a6b      	ldr	r2, [pc, #428]	@ (80029cc <HAL_RCC_OscConfig+0x274>)
 800281e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002822:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	685b      	ldr	r3, [r3, #4]
 8002828:	2b00      	cmp	r3, #0
 800282a:	d013      	beq.n	8002854 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800282c:	f7ff f8ba 	bl	80019a4 <HAL_GetTick>
 8002830:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002832:	e008      	b.n	8002846 <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002834:	f7ff f8b6 	bl	80019a4 <HAL_GetTick>
 8002838:	4602      	mov	r2, r0
 800283a:	693b      	ldr	r3, [r7, #16]
 800283c:	1ad3      	subs	r3, r2, r3
 800283e:	2b64      	cmp	r3, #100	@ 0x64
 8002840:	d901      	bls.n	8002846 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8002842:	2303      	movs	r3, #3
 8002844:	e21f      	b.n	8002c86 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002846:	4b61      	ldr	r3, [pc, #388]	@ (80029cc <HAL_RCC_OscConfig+0x274>)
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800284e:	2b00      	cmp	r3, #0
 8002850:	d0f0      	beq.n	8002834 <HAL_RCC_OscConfig+0xdc>
 8002852:	e014      	b.n	800287e <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002854:	f7ff f8a6 	bl	80019a4 <HAL_GetTick>
 8002858:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800285a:	e008      	b.n	800286e <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800285c:	f7ff f8a2 	bl	80019a4 <HAL_GetTick>
 8002860:	4602      	mov	r2, r0
 8002862:	693b      	ldr	r3, [r7, #16]
 8002864:	1ad3      	subs	r3, r2, r3
 8002866:	2b64      	cmp	r3, #100	@ 0x64
 8002868:	d901      	bls.n	800286e <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 800286a:	2303      	movs	r3, #3
 800286c:	e20b      	b.n	8002c86 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800286e:	4b57      	ldr	r3, [pc, #348]	@ (80029cc <HAL_RCC_OscConfig+0x274>)
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002876:	2b00      	cmp	r3, #0
 8002878:	d1f0      	bne.n	800285c <HAL_RCC_OscConfig+0x104>
 800287a:	e000      	b.n	800287e <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800287c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	f003 0302 	and.w	r3, r3, #2
 8002886:	2b00      	cmp	r3, #0
 8002888:	d06f      	beq.n	800296a <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800288a:	4b50      	ldr	r3, [pc, #320]	@ (80029cc <HAL_RCC_OscConfig+0x274>)
 800288c:	689b      	ldr	r3, [r3, #8]
 800288e:	f003 030c 	and.w	r3, r3, #12
 8002892:	2b00      	cmp	r3, #0
 8002894:	d017      	beq.n	80028c6 <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8002896:	4b4d      	ldr	r3, [pc, #308]	@ (80029cc <HAL_RCC_OscConfig+0x274>)
 8002898:	689b      	ldr	r3, [r3, #8]
 800289a:	f003 030c 	and.w	r3, r3, #12
        || \
 800289e:	2b08      	cmp	r3, #8
 80028a0:	d105      	bne.n	80028ae <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 80028a2:	4b4a      	ldr	r3, [pc, #296]	@ (80029cc <HAL_RCC_OscConfig+0x274>)
 80028a4:	685b      	ldr	r3, [r3, #4]
 80028a6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80028aa:	2b00      	cmp	r3, #0
 80028ac:	d00b      	beq.n	80028c6 <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80028ae:	4b47      	ldr	r3, [pc, #284]	@ (80029cc <HAL_RCC_OscConfig+0x274>)
 80028b0:	689b      	ldr	r3, [r3, #8]
 80028b2:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 80028b6:	2b0c      	cmp	r3, #12
 80028b8:	d11c      	bne.n	80028f4 <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80028ba:	4b44      	ldr	r3, [pc, #272]	@ (80029cc <HAL_RCC_OscConfig+0x274>)
 80028bc:	685b      	ldr	r3, [r3, #4]
 80028be:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80028c2:	2b00      	cmp	r3, #0
 80028c4:	d116      	bne.n	80028f4 <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80028c6:	4b41      	ldr	r3, [pc, #260]	@ (80029cc <HAL_RCC_OscConfig+0x274>)
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	f003 0302 	and.w	r3, r3, #2
 80028ce:	2b00      	cmp	r3, #0
 80028d0:	d005      	beq.n	80028de <HAL_RCC_OscConfig+0x186>
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	68db      	ldr	r3, [r3, #12]
 80028d6:	2b01      	cmp	r3, #1
 80028d8:	d001      	beq.n	80028de <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 80028da:	2301      	movs	r3, #1
 80028dc:	e1d3      	b.n	8002c86 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80028de:	4b3b      	ldr	r3, [pc, #236]	@ (80029cc <HAL_RCC_OscConfig+0x274>)
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	691b      	ldr	r3, [r3, #16]
 80028ea:	00db      	lsls	r3, r3, #3
 80028ec:	4937      	ldr	r1, [pc, #220]	@ (80029cc <HAL_RCC_OscConfig+0x274>)
 80028ee:	4313      	orrs	r3, r2
 80028f0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80028f2:	e03a      	b.n	800296a <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	68db      	ldr	r3, [r3, #12]
 80028f8:	2b00      	cmp	r3, #0
 80028fa:	d020      	beq.n	800293e <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80028fc:	4b34      	ldr	r3, [pc, #208]	@ (80029d0 <HAL_RCC_OscConfig+0x278>)
 80028fe:	2201      	movs	r2, #1
 8002900:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002902:	f7ff f84f 	bl	80019a4 <HAL_GetTick>
 8002906:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002908:	e008      	b.n	800291c <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800290a:	f7ff f84b 	bl	80019a4 <HAL_GetTick>
 800290e:	4602      	mov	r2, r0
 8002910:	693b      	ldr	r3, [r7, #16]
 8002912:	1ad3      	subs	r3, r2, r3
 8002914:	2b02      	cmp	r3, #2
 8002916:	d901      	bls.n	800291c <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8002918:	2303      	movs	r3, #3
 800291a:	e1b4      	b.n	8002c86 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800291c:	4b2b      	ldr	r3, [pc, #172]	@ (80029cc <HAL_RCC_OscConfig+0x274>)
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	f003 0302 	and.w	r3, r3, #2
 8002924:	2b00      	cmp	r3, #0
 8002926:	d0f0      	beq.n	800290a <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002928:	4b28      	ldr	r3, [pc, #160]	@ (80029cc <HAL_RCC_OscConfig+0x274>)
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	691b      	ldr	r3, [r3, #16]
 8002934:	00db      	lsls	r3, r3, #3
 8002936:	4925      	ldr	r1, [pc, #148]	@ (80029cc <HAL_RCC_OscConfig+0x274>)
 8002938:	4313      	orrs	r3, r2
 800293a:	600b      	str	r3, [r1, #0]
 800293c:	e015      	b.n	800296a <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800293e:	4b24      	ldr	r3, [pc, #144]	@ (80029d0 <HAL_RCC_OscConfig+0x278>)
 8002940:	2200      	movs	r2, #0
 8002942:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002944:	f7ff f82e 	bl	80019a4 <HAL_GetTick>
 8002948:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800294a:	e008      	b.n	800295e <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800294c:	f7ff f82a 	bl	80019a4 <HAL_GetTick>
 8002950:	4602      	mov	r2, r0
 8002952:	693b      	ldr	r3, [r7, #16]
 8002954:	1ad3      	subs	r3, r2, r3
 8002956:	2b02      	cmp	r3, #2
 8002958:	d901      	bls.n	800295e <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800295a:	2303      	movs	r3, #3
 800295c:	e193      	b.n	8002c86 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800295e:	4b1b      	ldr	r3, [pc, #108]	@ (80029cc <HAL_RCC_OscConfig+0x274>)
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	f003 0302 	and.w	r3, r3, #2
 8002966:	2b00      	cmp	r3, #0
 8002968:	d1f0      	bne.n	800294c <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	f003 0308 	and.w	r3, r3, #8
 8002972:	2b00      	cmp	r3, #0
 8002974:	d036      	beq.n	80029e4 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	695b      	ldr	r3, [r3, #20]
 800297a:	2b00      	cmp	r3, #0
 800297c:	d016      	beq.n	80029ac <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800297e:	4b15      	ldr	r3, [pc, #84]	@ (80029d4 <HAL_RCC_OscConfig+0x27c>)
 8002980:	2201      	movs	r2, #1
 8002982:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002984:	f7ff f80e 	bl	80019a4 <HAL_GetTick>
 8002988:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800298a:	e008      	b.n	800299e <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800298c:	f7ff f80a 	bl	80019a4 <HAL_GetTick>
 8002990:	4602      	mov	r2, r0
 8002992:	693b      	ldr	r3, [r7, #16]
 8002994:	1ad3      	subs	r3, r2, r3
 8002996:	2b02      	cmp	r3, #2
 8002998:	d901      	bls.n	800299e <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 800299a:	2303      	movs	r3, #3
 800299c:	e173      	b.n	8002c86 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800299e:	4b0b      	ldr	r3, [pc, #44]	@ (80029cc <HAL_RCC_OscConfig+0x274>)
 80029a0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80029a2:	f003 0302 	and.w	r3, r3, #2
 80029a6:	2b00      	cmp	r3, #0
 80029a8:	d0f0      	beq.n	800298c <HAL_RCC_OscConfig+0x234>
 80029aa:	e01b      	b.n	80029e4 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80029ac:	4b09      	ldr	r3, [pc, #36]	@ (80029d4 <HAL_RCC_OscConfig+0x27c>)
 80029ae:	2200      	movs	r2, #0
 80029b0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80029b2:	f7fe fff7 	bl	80019a4 <HAL_GetTick>
 80029b6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80029b8:	e00e      	b.n	80029d8 <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80029ba:	f7fe fff3 	bl	80019a4 <HAL_GetTick>
 80029be:	4602      	mov	r2, r0
 80029c0:	693b      	ldr	r3, [r7, #16]
 80029c2:	1ad3      	subs	r3, r2, r3
 80029c4:	2b02      	cmp	r3, #2
 80029c6:	d907      	bls.n	80029d8 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 80029c8:	2303      	movs	r3, #3
 80029ca:	e15c      	b.n	8002c86 <HAL_RCC_OscConfig+0x52e>
 80029cc:	40023800 	.word	0x40023800
 80029d0:	42470000 	.word	0x42470000
 80029d4:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80029d8:	4b8a      	ldr	r3, [pc, #552]	@ (8002c04 <HAL_RCC_OscConfig+0x4ac>)
 80029da:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80029dc:	f003 0302 	and.w	r3, r3, #2
 80029e0:	2b00      	cmp	r3, #0
 80029e2:	d1ea      	bne.n	80029ba <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	f003 0304 	and.w	r3, r3, #4
 80029ec:	2b00      	cmp	r3, #0
 80029ee:	f000 8097 	beq.w	8002b20 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 80029f2:	2300      	movs	r3, #0
 80029f4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80029f6:	4b83      	ldr	r3, [pc, #524]	@ (8002c04 <HAL_RCC_OscConfig+0x4ac>)
 80029f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029fa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80029fe:	2b00      	cmp	r3, #0
 8002a00:	d10f      	bne.n	8002a22 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002a02:	2300      	movs	r3, #0
 8002a04:	60bb      	str	r3, [r7, #8]
 8002a06:	4b7f      	ldr	r3, [pc, #508]	@ (8002c04 <HAL_RCC_OscConfig+0x4ac>)
 8002a08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a0a:	4a7e      	ldr	r2, [pc, #504]	@ (8002c04 <HAL_RCC_OscConfig+0x4ac>)
 8002a0c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002a10:	6413      	str	r3, [r2, #64]	@ 0x40
 8002a12:	4b7c      	ldr	r3, [pc, #496]	@ (8002c04 <HAL_RCC_OscConfig+0x4ac>)
 8002a14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a16:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002a1a:	60bb      	str	r3, [r7, #8]
 8002a1c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002a1e:	2301      	movs	r3, #1
 8002a20:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002a22:	4b79      	ldr	r3, [pc, #484]	@ (8002c08 <HAL_RCC_OscConfig+0x4b0>)
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002a2a:	2b00      	cmp	r3, #0
 8002a2c:	d118      	bne.n	8002a60 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002a2e:	4b76      	ldr	r3, [pc, #472]	@ (8002c08 <HAL_RCC_OscConfig+0x4b0>)
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	4a75      	ldr	r2, [pc, #468]	@ (8002c08 <HAL_RCC_OscConfig+0x4b0>)
 8002a34:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002a38:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002a3a:	f7fe ffb3 	bl	80019a4 <HAL_GetTick>
 8002a3e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002a40:	e008      	b.n	8002a54 <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002a42:	f7fe ffaf 	bl	80019a4 <HAL_GetTick>
 8002a46:	4602      	mov	r2, r0
 8002a48:	693b      	ldr	r3, [r7, #16]
 8002a4a:	1ad3      	subs	r3, r2, r3
 8002a4c:	2b02      	cmp	r3, #2
 8002a4e:	d901      	bls.n	8002a54 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8002a50:	2303      	movs	r3, #3
 8002a52:	e118      	b.n	8002c86 <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002a54:	4b6c      	ldr	r3, [pc, #432]	@ (8002c08 <HAL_RCC_OscConfig+0x4b0>)
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002a5c:	2b00      	cmp	r3, #0
 8002a5e:	d0f0      	beq.n	8002a42 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	689b      	ldr	r3, [r3, #8]
 8002a64:	2b01      	cmp	r3, #1
 8002a66:	d106      	bne.n	8002a76 <HAL_RCC_OscConfig+0x31e>
 8002a68:	4b66      	ldr	r3, [pc, #408]	@ (8002c04 <HAL_RCC_OscConfig+0x4ac>)
 8002a6a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002a6c:	4a65      	ldr	r2, [pc, #404]	@ (8002c04 <HAL_RCC_OscConfig+0x4ac>)
 8002a6e:	f043 0301 	orr.w	r3, r3, #1
 8002a72:	6713      	str	r3, [r2, #112]	@ 0x70
 8002a74:	e01c      	b.n	8002ab0 <HAL_RCC_OscConfig+0x358>
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	689b      	ldr	r3, [r3, #8]
 8002a7a:	2b05      	cmp	r3, #5
 8002a7c:	d10c      	bne.n	8002a98 <HAL_RCC_OscConfig+0x340>
 8002a7e:	4b61      	ldr	r3, [pc, #388]	@ (8002c04 <HAL_RCC_OscConfig+0x4ac>)
 8002a80:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002a82:	4a60      	ldr	r2, [pc, #384]	@ (8002c04 <HAL_RCC_OscConfig+0x4ac>)
 8002a84:	f043 0304 	orr.w	r3, r3, #4
 8002a88:	6713      	str	r3, [r2, #112]	@ 0x70
 8002a8a:	4b5e      	ldr	r3, [pc, #376]	@ (8002c04 <HAL_RCC_OscConfig+0x4ac>)
 8002a8c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002a8e:	4a5d      	ldr	r2, [pc, #372]	@ (8002c04 <HAL_RCC_OscConfig+0x4ac>)
 8002a90:	f043 0301 	orr.w	r3, r3, #1
 8002a94:	6713      	str	r3, [r2, #112]	@ 0x70
 8002a96:	e00b      	b.n	8002ab0 <HAL_RCC_OscConfig+0x358>
 8002a98:	4b5a      	ldr	r3, [pc, #360]	@ (8002c04 <HAL_RCC_OscConfig+0x4ac>)
 8002a9a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002a9c:	4a59      	ldr	r2, [pc, #356]	@ (8002c04 <HAL_RCC_OscConfig+0x4ac>)
 8002a9e:	f023 0301 	bic.w	r3, r3, #1
 8002aa2:	6713      	str	r3, [r2, #112]	@ 0x70
 8002aa4:	4b57      	ldr	r3, [pc, #348]	@ (8002c04 <HAL_RCC_OscConfig+0x4ac>)
 8002aa6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002aa8:	4a56      	ldr	r2, [pc, #344]	@ (8002c04 <HAL_RCC_OscConfig+0x4ac>)
 8002aaa:	f023 0304 	bic.w	r3, r3, #4
 8002aae:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	689b      	ldr	r3, [r3, #8]
 8002ab4:	2b00      	cmp	r3, #0
 8002ab6:	d015      	beq.n	8002ae4 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002ab8:	f7fe ff74 	bl	80019a4 <HAL_GetTick>
 8002abc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002abe:	e00a      	b.n	8002ad6 <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002ac0:	f7fe ff70 	bl	80019a4 <HAL_GetTick>
 8002ac4:	4602      	mov	r2, r0
 8002ac6:	693b      	ldr	r3, [r7, #16]
 8002ac8:	1ad3      	subs	r3, r2, r3
 8002aca:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002ace:	4293      	cmp	r3, r2
 8002ad0:	d901      	bls.n	8002ad6 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8002ad2:	2303      	movs	r3, #3
 8002ad4:	e0d7      	b.n	8002c86 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002ad6:	4b4b      	ldr	r3, [pc, #300]	@ (8002c04 <HAL_RCC_OscConfig+0x4ac>)
 8002ad8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002ada:	f003 0302 	and.w	r3, r3, #2
 8002ade:	2b00      	cmp	r3, #0
 8002ae0:	d0ee      	beq.n	8002ac0 <HAL_RCC_OscConfig+0x368>
 8002ae2:	e014      	b.n	8002b0e <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002ae4:	f7fe ff5e 	bl	80019a4 <HAL_GetTick>
 8002ae8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002aea:	e00a      	b.n	8002b02 <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002aec:	f7fe ff5a 	bl	80019a4 <HAL_GetTick>
 8002af0:	4602      	mov	r2, r0
 8002af2:	693b      	ldr	r3, [r7, #16]
 8002af4:	1ad3      	subs	r3, r2, r3
 8002af6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002afa:	4293      	cmp	r3, r2
 8002afc:	d901      	bls.n	8002b02 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8002afe:	2303      	movs	r3, #3
 8002b00:	e0c1      	b.n	8002c86 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002b02:	4b40      	ldr	r3, [pc, #256]	@ (8002c04 <HAL_RCC_OscConfig+0x4ac>)
 8002b04:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002b06:	f003 0302 	and.w	r3, r3, #2
 8002b0a:	2b00      	cmp	r3, #0
 8002b0c:	d1ee      	bne.n	8002aec <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002b0e:	7dfb      	ldrb	r3, [r7, #23]
 8002b10:	2b01      	cmp	r3, #1
 8002b12:	d105      	bne.n	8002b20 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002b14:	4b3b      	ldr	r3, [pc, #236]	@ (8002c04 <HAL_RCC_OscConfig+0x4ac>)
 8002b16:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b18:	4a3a      	ldr	r2, [pc, #232]	@ (8002c04 <HAL_RCC_OscConfig+0x4ac>)
 8002b1a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002b1e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	699b      	ldr	r3, [r3, #24]
 8002b24:	2b00      	cmp	r3, #0
 8002b26:	f000 80ad 	beq.w	8002c84 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002b2a:	4b36      	ldr	r3, [pc, #216]	@ (8002c04 <HAL_RCC_OscConfig+0x4ac>)
 8002b2c:	689b      	ldr	r3, [r3, #8]
 8002b2e:	f003 030c 	and.w	r3, r3, #12
 8002b32:	2b08      	cmp	r3, #8
 8002b34:	d060      	beq.n	8002bf8 <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	699b      	ldr	r3, [r3, #24]
 8002b3a:	2b02      	cmp	r3, #2
 8002b3c:	d145      	bne.n	8002bca <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002b3e:	4b33      	ldr	r3, [pc, #204]	@ (8002c0c <HAL_RCC_OscConfig+0x4b4>)
 8002b40:	2200      	movs	r2, #0
 8002b42:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b44:	f7fe ff2e 	bl	80019a4 <HAL_GetTick>
 8002b48:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002b4a:	e008      	b.n	8002b5e <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002b4c:	f7fe ff2a 	bl	80019a4 <HAL_GetTick>
 8002b50:	4602      	mov	r2, r0
 8002b52:	693b      	ldr	r3, [r7, #16]
 8002b54:	1ad3      	subs	r3, r2, r3
 8002b56:	2b02      	cmp	r3, #2
 8002b58:	d901      	bls.n	8002b5e <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8002b5a:	2303      	movs	r3, #3
 8002b5c:	e093      	b.n	8002c86 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002b5e:	4b29      	ldr	r3, [pc, #164]	@ (8002c04 <HAL_RCC_OscConfig+0x4ac>)
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002b66:	2b00      	cmp	r3, #0
 8002b68:	d1f0      	bne.n	8002b4c <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	69da      	ldr	r2, [r3, #28]
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	6a1b      	ldr	r3, [r3, #32]
 8002b72:	431a      	orrs	r2, r3
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b78:	019b      	lsls	r3, r3, #6
 8002b7a:	431a      	orrs	r2, r3
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b80:	085b      	lsrs	r3, r3, #1
 8002b82:	3b01      	subs	r3, #1
 8002b84:	041b      	lsls	r3, r3, #16
 8002b86:	431a      	orrs	r2, r3
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b8c:	061b      	lsls	r3, r3, #24
 8002b8e:	431a      	orrs	r2, r3
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b94:	071b      	lsls	r3, r3, #28
 8002b96:	491b      	ldr	r1, [pc, #108]	@ (8002c04 <HAL_RCC_OscConfig+0x4ac>)
 8002b98:	4313      	orrs	r3, r2
 8002b9a:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002b9c:	4b1b      	ldr	r3, [pc, #108]	@ (8002c0c <HAL_RCC_OscConfig+0x4b4>)
 8002b9e:	2201      	movs	r2, #1
 8002ba0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ba2:	f7fe feff 	bl	80019a4 <HAL_GetTick>
 8002ba6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002ba8:	e008      	b.n	8002bbc <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002baa:	f7fe fefb 	bl	80019a4 <HAL_GetTick>
 8002bae:	4602      	mov	r2, r0
 8002bb0:	693b      	ldr	r3, [r7, #16]
 8002bb2:	1ad3      	subs	r3, r2, r3
 8002bb4:	2b02      	cmp	r3, #2
 8002bb6:	d901      	bls.n	8002bbc <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8002bb8:	2303      	movs	r3, #3
 8002bba:	e064      	b.n	8002c86 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002bbc:	4b11      	ldr	r3, [pc, #68]	@ (8002c04 <HAL_RCC_OscConfig+0x4ac>)
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002bc4:	2b00      	cmp	r3, #0
 8002bc6:	d0f0      	beq.n	8002baa <HAL_RCC_OscConfig+0x452>
 8002bc8:	e05c      	b.n	8002c84 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002bca:	4b10      	ldr	r3, [pc, #64]	@ (8002c0c <HAL_RCC_OscConfig+0x4b4>)
 8002bcc:	2200      	movs	r2, #0
 8002bce:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002bd0:	f7fe fee8 	bl	80019a4 <HAL_GetTick>
 8002bd4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002bd6:	e008      	b.n	8002bea <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002bd8:	f7fe fee4 	bl	80019a4 <HAL_GetTick>
 8002bdc:	4602      	mov	r2, r0
 8002bde:	693b      	ldr	r3, [r7, #16]
 8002be0:	1ad3      	subs	r3, r2, r3
 8002be2:	2b02      	cmp	r3, #2
 8002be4:	d901      	bls.n	8002bea <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8002be6:	2303      	movs	r3, #3
 8002be8:	e04d      	b.n	8002c86 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002bea:	4b06      	ldr	r3, [pc, #24]	@ (8002c04 <HAL_RCC_OscConfig+0x4ac>)
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002bf2:	2b00      	cmp	r3, #0
 8002bf4:	d1f0      	bne.n	8002bd8 <HAL_RCC_OscConfig+0x480>
 8002bf6:	e045      	b.n	8002c84 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	699b      	ldr	r3, [r3, #24]
 8002bfc:	2b01      	cmp	r3, #1
 8002bfe:	d107      	bne.n	8002c10 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8002c00:	2301      	movs	r3, #1
 8002c02:	e040      	b.n	8002c86 <HAL_RCC_OscConfig+0x52e>
 8002c04:	40023800 	.word	0x40023800
 8002c08:	40007000 	.word	0x40007000
 8002c0c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002c10:	4b1f      	ldr	r3, [pc, #124]	@ (8002c90 <HAL_RCC_OscConfig+0x538>)
 8002c12:	685b      	ldr	r3, [r3, #4]
 8002c14:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	699b      	ldr	r3, [r3, #24]
 8002c1a:	2b01      	cmp	r3, #1
 8002c1c:	d030      	beq.n	8002c80 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002c1e:	68fb      	ldr	r3, [r7, #12]
 8002c20:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002c28:	429a      	cmp	r2, r3
 8002c2a:	d129      	bne.n	8002c80 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002c2c:	68fb      	ldr	r3, [r7, #12]
 8002c2e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002c36:	429a      	cmp	r2, r3
 8002c38:	d122      	bne.n	8002c80 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002c3a:	68fa      	ldr	r2, [r7, #12]
 8002c3c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002c40:	4013      	ands	r3, r2
 8002c42:	687a      	ldr	r2, [r7, #4]
 8002c44:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002c46:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002c48:	4293      	cmp	r3, r2
 8002c4a:	d119      	bne.n	8002c80 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002c4c:	68fb      	ldr	r3, [r7, #12]
 8002c4e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c56:	085b      	lsrs	r3, r3, #1
 8002c58:	3b01      	subs	r3, #1
 8002c5a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002c5c:	429a      	cmp	r2, r3
 8002c5e:	d10f      	bne.n	8002c80 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002c60:	68fb      	ldr	r3, [r7, #12]
 8002c62:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c6a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002c6c:	429a      	cmp	r2, r3
 8002c6e:	d107      	bne.n	8002c80 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8002c70:	68fb      	ldr	r3, [r7, #12]
 8002c72:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c7a:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002c7c:	429a      	cmp	r2, r3
 8002c7e:	d001      	beq.n	8002c84 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8002c80:	2301      	movs	r3, #1
 8002c82:	e000      	b.n	8002c86 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8002c84:	2300      	movs	r3, #0
}
 8002c86:	4618      	mov	r0, r3
 8002c88:	3718      	adds	r7, #24
 8002c8a:	46bd      	mov	sp, r7
 8002c8c:	bd80      	pop	{r7, pc}
 8002c8e:	bf00      	nop
 8002c90:	40023800 	.word	0x40023800

08002c94 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002c94:	b580      	push	{r7, lr}
 8002c96:	b082      	sub	sp, #8
 8002c98:	af00      	add	r7, sp, #0
 8002c9a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	2b00      	cmp	r3, #0
 8002ca0:	d101      	bne.n	8002ca6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8002ca2:	2301      	movs	r3, #1
 8002ca4:	e07b      	b.n	8002d9e <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002caa:	2b00      	cmp	r3, #0
 8002cac:	d108      	bne.n	8002cc0 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	685b      	ldr	r3, [r3, #4]
 8002cb2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002cb6:	d009      	beq.n	8002ccc <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	2200      	movs	r2, #0
 8002cbc:	61da      	str	r2, [r3, #28]
 8002cbe:	e005      	b.n	8002ccc <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	2200      	movs	r2, #0
 8002cc4:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	2200      	movs	r2, #0
 8002cca:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	2200      	movs	r2, #0
 8002cd0:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8002cd8:	b2db      	uxtb	r3, r3
 8002cda:	2b00      	cmp	r3, #0
 8002cdc:	d106      	bne.n	8002cec <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	2200      	movs	r2, #0
 8002ce2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8002ce6:	6878      	ldr	r0, [r7, #4]
 8002ce8:	f7fe fb18 	bl	800131c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	2202      	movs	r2, #2
 8002cf0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	681a      	ldr	r2, [r3, #0]
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002d02:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	685b      	ldr	r3, [r3, #4]
 8002d08:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	689b      	ldr	r3, [r3, #8]
 8002d10:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8002d14:	431a      	orrs	r2, r3
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	68db      	ldr	r3, [r3, #12]
 8002d1a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002d1e:	431a      	orrs	r2, r3
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	691b      	ldr	r3, [r3, #16]
 8002d24:	f003 0302 	and.w	r3, r3, #2
 8002d28:	431a      	orrs	r2, r3
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	695b      	ldr	r3, [r3, #20]
 8002d2e:	f003 0301 	and.w	r3, r3, #1
 8002d32:	431a      	orrs	r2, r3
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	699b      	ldr	r3, [r3, #24]
 8002d38:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002d3c:	431a      	orrs	r2, r3
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	69db      	ldr	r3, [r3, #28]
 8002d42:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002d46:	431a      	orrs	r2, r3
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	6a1b      	ldr	r3, [r3, #32]
 8002d4c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002d50:	ea42 0103 	orr.w	r1, r2, r3
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002d58:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	430a      	orrs	r2, r1
 8002d62:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	699b      	ldr	r3, [r3, #24]
 8002d68:	0c1b      	lsrs	r3, r3, #16
 8002d6a:	f003 0104 	and.w	r1, r3, #4
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d72:	f003 0210 	and.w	r2, r3, #16
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	430a      	orrs	r2, r1
 8002d7c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	69da      	ldr	r2, [r3, #28]
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002d8c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	2200      	movs	r2, #0
 8002d92:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	2201      	movs	r2, #1
 8002d98:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8002d9c:	2300      	movs	r3, #0
}
 8002d9e:	4618      	mov	r0, r3
 8002da0:	3708      	adds	r7, #8
 8002da2:	46bd      	mov	sp, r7
 8002da4:	bd80      	pop	{r7, pc}

08002da6 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002da6:	b580      	push	{r7, lr}
 8002da8:	b082      	sub	sp, #8
 8002daa:	af00      	add	r7, sp, #0
 8002dac:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	2b00      	cmp	r3, #0
 8002db2:	d101      	bne.n	8002db8 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002db4:	2301      	movs	r3, #1
 8002db6:	e041      	b.n	8002e3c <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002dbe:	b2db      	uxtb	r3, r3
 8002dc0:	2b00      	cmp	r3, #0
 8002dc2:	d106      	bne.n	8002dd2 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	2200      	movs	r2, #0
 8002dc8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002dcc:	6878      	ldr	r0, [r7, #4]
 8002dce:	f7fe fc83 	bl	80016d8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	2202      	movs	r2, #2
 8002dd6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	681a      	ldr	r2, [r3, #0]
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	3304      	adds	r3, #4
 8002de2:	4619      	mov	r1, r3
 8002de4:	4610      	mov	r0, r2
 8002de6:	f000 fad9 	bl	800339c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	2201      	movs	r2, #1
 8002dee:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	2201      	movs	r2, #1
 8002df6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	2201      	movs	r2, #1
 8002dfe:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	2201      	movs	r2, #1
 8002e06:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	2201      	movs	r2, #1
 8002e0e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	2201      	movs	r2, #1
 8002e16:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	2201      	movs	r2, #1
 8002e1e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	2201      	movs	r2, #1
 8002e26:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	2201      	movs	r2, #1
 8002e2e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	2201      	movs	r2, #1
 8002e36:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002e3a:	2300      	movs	r3, #0
}
 8002e3c:	4618      	mov	r0, r3
 8002e3e:	3708      	adds	r7, #8
 8002e40:	46bd      	mov	sp, r7
 8002e42:	bd80      	pop	{r7, pc}

08002e44 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8002e44:	b580      	push	{r7, lr}
 8002e46:	b082      	sub	sp, #8
 8002e48:	af00      	add	r7, sp, #0
 8002e4a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	2b00      	cmp	r3, #0
 8002e50:	d101      	bne.n	8002e56 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8002e52:	2301      	movs	r3, #1
 8002e54:	e041      	b.n	8002eda <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002e5c:	b2db      	uxtb	r3, r3
 8002e5e:	2b00      	cmp	r3, #0
 8002e60:	d106      	bne.n	8002e70 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	2200      	movs	r2, #0
 8002e66:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8002e6a:	6878      	ldr	r0, [r7, #4]
 8002e6c:	f000 f839 	bl	8002ee2 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	2202      	movs	r2, #2
 8002e74:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	681a      	ldr	r2, [r3, #0]
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	3304      	adds	r3, #4
 8002e80:	4619      	mov	r1, r3
 8002e82:	4610      	mov	r0, r2
 8002e84:	f000 fa8a 	bl	800339c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	2201      	movs	r2, #1
 8002e8c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	2201      	movs	r2, #1
 8002e94:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	2201      	movs	r2, #1
 8002e9c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	2201      	movs	r2, #1
 8002ea4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	2201      	movs	r2, #1
 8002eac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	2201      	movs	r2, #1
 8002eb4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	2201      	movs	r2, #1
 8002ebc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	2201      	movs	r2, #1
 8002ec4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	2201      	movs	r2, #1
 8002ecc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	2201      	movs	r2, #1
 8002ed4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002ed8:	2300      	movs	r3, #0
}
 8002eda:	4618      	mov	r0, r3
 8002edc:	3708      	adds	r7, #8
 8002ede:	46bd      	mov	sp, r7
 8002ee0:	bd80      	pop	{r7, pc}

08002ee2 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8002ee2:	b480      	push	{r7}
 8002ee4:	b083      	sub	sp, #12
 8002ee6:	af00      	add	r7, sp, #0
 8002ee8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8002eea:	bf00      	nop
 8002eec:	370c      	adds	r7, #12
 8002eee:	46bd      	mov	sp, r7
 8002ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ef4:	4770      	bx	lr
	...

08002ef8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002ef8:	b580      	push	{r7, lr}
 8002efa:	b084      	sub	sp, #16
 8002efc:	af00      	add	r7, sp, #0
 8002efe:	6078      	str	r0, [r7, #4]
 8002f00:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8002f02:	683b      	ldr	r3, [r7, #0]
 8002f04:	2b00      	cmp	r3, #0
 8002f06:	d109      	bne.n	8002f1c <HAL_TIM_PWM_Start+0x24>
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8002f0e:	b2db      	uxtb	r3, r3
 8002f10:	2b01      	cmp	r3, #1
 8002f12:	bf14      	ite	ne
 8002f14:	2301      	movne	r3, #1
 8002f16:	2300      	moveq	r3, #0
 8002f18:	b2db      	uxtb	r3, r3
 8002f1a:	e022      	b.n	8002f62 <HAL_TIM_PWM_Start+0x6a>
 8002f1c:	683b      	ldr	r3, [r7, #0]
 8002f1e:	2b04      	cmp	r3, #4
 8002f20:	d109      	bne.n	8002f36 <HAL_TIM_PWM_Start+0x3e>
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8002f28:	b2db      	uxtb	r3, r3
 8002f2a:	2b01      	cmp	r3, #1
 8002f2c:	bf14      	ite	ne
 8002f2e:	2301      	movne	r3, #1
 8002f30:	2300      	moveq	r3, #0
 8002f32:	b2db      	uxtb	r3, r3
 8002f34:	e015      	b.n	8002f62 <HAL_TIM_PWM_Start+0x6a>
 8002f36:	683b      	ldr	r3, [r7, #0]
 8002f38:	2b08      	cmp	r3, #8
 8002f3a:	d109      	bne.n	8002f50 <HAL_TIM_PWM_Start+0x58>
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002f42:	b2db      	uxtb	r3, r3
 8002f44:	2b01      	cmp	r3, #1
 8002f46:	bf14      	ite	ne
 8002f48:	2301      	movne	r3, #1
 8002f4a:	2300      	moveq	r3, #0
 8002f4c:	b2db      	uxtb	r3, r3
 8002f4e:	e008      	b.n	8002f62 <HAL_TIM_PWM_Start+0x6a>
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002f56:	b2db      	uxtb	r3, r3
 8002f58:	2b01      	cmp	r3, #1
 8002f5a:	bf14      	ite	ne
 8002f5c:	2301      	movne	r3, #1
 8002f5e:	2300      	moveq	r3, #0
 8002f60:	b2db      	uxtb	r3, r3
 8002f62:	2b00      	cmp	r3, #0
 8002f64:	d001      	beq.n	8002f6a <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8002f66:	2301      	movs	r3, #1
 8002f68:	e07c      	b.n	8003064 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8002f6a:	683b      	ldr	r3, [r7, #0]
 8002f6c:	2b00      	cmp	r3, #0
 8002f6e:	d104      	bne.n	8002f7a <HAL_TIM_PWM_Start+0x82>
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	2202      	movs	r2, #2
 8002f74:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002f78:	e013      	b.n	8002fa2 <HAL_TIM_PWM_Start+0xaa>
 8002f7a:	683b      	ldr	r3, [r7, #0]
 8002f7c:	2b04      	cmp	r3, #4
 8002f7e:	d104      	bne.n	8002f8a <HAL_TIM_PWM_Start+0x92>
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	2202      	movs	r2, #2
 8002f84:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002f88:	e00b      	b.n	8002fa2 <HAL_TIM_PWM_Start+0xaa>
 8002f8a:	683b      	ldr	r3, [r7, #0]
 8002f8c:	2b08      	cmp	r3, #8
 8002f8e:	d104      	bne.n	8002f9a <HAL_TIM_PWM_Start+0xa2>
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	2202      	movs	r2, #2
 8002f94:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002f98:	e003      	b.n	8002fa2 <HAL_TIM_PWM_Start+0xaa>
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	2202      	movs	r2, #2
 8002f9e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	2201      	movs	r2, #1
 8002fa8:	6839      	ldr	r1, [r7, #0]
 8002faa:	4618      	mov	r0, r3
 8002fac:	f000 fce6 	bl	800397c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	4a2d      	ldr	r2, [pc, #180]	@ (800306c <HAL_TIM_PWM_Start+0x174>)
 8002fb6:	4293      	cmp	r3, r2
 8002fb8:	d004      	beq.n	8002fc4 <HAL_TIM_PWM_Start+0xcc>
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	4a2c      	ldr	r2, [pc, #176]	@ (8003070 <HAL_TIM_PWM_Start+0x178>)
 8002fc0:	4293      	cmp	r3, r2
 8002fc2:	d101      	bne.n	8002fc8 <HAL_TIM_PWM_Start+0xd0>
 8002fc4:	2301      	movs	r3, #1
 8002fc6:	e000      	b.n	8002fca <HAL_TIM_PWM_Start+0xd2>
 8002fc8:	2300      	movs	r3, #0
 8002fca:	2b00      	cmp	r3, #0
 8002fcc:	d007      	beq.n	8002fde <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002fdc:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	4a22      	ldr	r2, [pc, #136]	@ (800306c <HAL_TIM_PWM_Start+0x174>)
 8002fe4:	4293      	cmp	r3, r2
 8002fe6:	d022      	beq.n	800302e <HAL_TIM_PWM_Start+0x136>
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002ff0:	d01d      	beq.n	800302e <HAL_TIM_PWM_Start+0x136>
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	4a1f      	ldr	r2, [pc, #124]	@ (8003074 <HAL_TIM_PWM_Start+0x17c>)
 8002ff8:	4293      	cmp	r3, r2
 8002ffa:	d018      	beq.n	800302e <HAL_TIM_PWM_Start+0x136>
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	4a1d      	ldr	r2, [pc, #116]	@ (8003078 <HAL_TIM_PWM_Start+0x180>)
 8003002:	4293      	cmp	r3, r2
 8003004:	d013      	beq.n	800302e <HAL_TIM_PWM_Start+0x136>
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	4a1c      	ldr	r2, [pc, #112]	@ (800307c <HAL_TIM_PWM_Start+0x184>)
 800300c:	4293      	cmp	r3, r2
 800300e:	d00e      	beq.n	800302e <HAL_TIM_PWM_Start+0x136>
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	4a16      	ldr	r2, [pc, #88]	@ (8003070 <HAL_TIM_PWM_Start+0x178>)
 8003016:	4293      	cmp	r3, r2
 8003018:	d009      	beq.n	800302e <HAL_TIM_PWM_Start+0x136>
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	4a18      	ldr	r2, [pc, #96]	@ (8003080 <HAL_TIM_PWM_Start+0x188>)
 8003020:	4293      	cmp	r3, r2
 8003022:	d004      	beq.n	800302e <HAL_TIM_PWM_Start+0x136>
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	4a16      	ldr	r2, [pc, #88]	@ (8003084 <HAL_TIM_PWM_Start+0x18c>)
 800302a:	4293      	cmp	r3, r2
 800302c:	d111      	bne.n	8003052 <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	689b      	ldr	r3, [r3, #8]
 8003034:	f003 0307 	and.w	r3, r3, #7
 8003038:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800303a:	68fb      	ldr	r3, [r7, #12]
 800303c:	2b06      	cmp	r3, #6
 800303e:	d010      	beq.n	8003062 <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	681a      	ldr	r2, [r3, #0]
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	f042 0201 	orr.w	r2, r2, #1
 800304e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003050:	e007      	b.n	8003062 <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	681a      	ldr	r2, [r3, #0]
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	f042 0201 	orr.w	r2, r2, #1
 8003060:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003062:	2300      	movs	r3, #0
}
 8003064:	4618      	mov	r0, r3
 8003066:	3710      	adds	r7, #16
 8003068:	46bd      	mov	sp, r7
 800306a:	bd80      	pop	{r7, pc}
 800306c:	40010000 	.word	0x40010000
 8003070:	40010400 	.word	0x40010400
 8003074:	40000400 	.word	0x40000400
 8003078:	40000800 	.word	0x40000800
 800307c:	40000c00 	.word	0x40000c00
 8003080:	40014000 	.word	0x40014000
 8003084:	40001800 	.word	0x40001800

08003088 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003088:	b580      	push	{r7, lr}
 800308a:	b086      	sub	sp, #24
 800308c:	af00      	add	r7, sp, #0
 800308e:	60f8      	str	r0, [r7, #12]
 8003090:	60b9      	str	r1, [r7, #8]
 8003092:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003094:	2300      	movs	r3, #0
 8003096:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003098:	68fb      	ldr	r3, [r7, #12]
 800309a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800309e:	2b01      	cmp	r3, #1
 80030a0:	d101      	bne.n	80030a6 <HAL_TIM_PWM_ConfigChannel+0x1e>
 80030a2:	2302      	movs	r3, #2
 80030a4:	e0ae      	b.n	8003204 <HAL_TIM_PWM_ConfigChannel+0x17c>
 80030a6:	68fb      	ldr	r3, [r7, #12]
 80030a8:	2201      	movs	r2, #1
 80030aa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	2b0c      	cmp	r3, #12
 80030b2:	f200 809f 	bhi.w	80031f4 <HAL_TIM_PWM_ConfigChannel+0x16c>
 80030b6:	a201      	add	r2, pc, #4	@ (adr r2, 80030bc <HAL_TIM_PWM_ConfigChannel+0x34>)
 80030b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80030bc:	080030f1 	.word	0x080030f1
 80030c0:	080031f5 	.word	0x080031f5
 80030c4:	080031f5 	.word	0x080031f5
 80030c8:	080031f5 	.word	0x080031f5
 80030cc:	08003131 	.word	0x08003131
 80030d0:	080031f5 	.word	0x080031f5
 80030d4:	080031f5 	.word	0x080031f5
 80030d8:	080031f5 	.word	0x080031f5
 80030dc:	08003173 	.word	0x08003173
 80030e0:	080031f5 	.word	0x080031f5
 80030e4:	080031f5 	.word	0x080031f5
 80030e8:	080031f5 	.word	0x080031f5
 80030ec:	080031b3 	.word	0x080031b3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80030f0:	68fb      	ldr	r3, [r7, #12]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	68b9      	ldr	r1, [r7, #8]
 80030f6:	4618      	mov	r0, r3
 80030f8:	f000 f9f6 	bl	80034e8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80030fc:	68fb      	ldr	r3, [r7, #12]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	699a      	ldr	r2, [r3, #24]
 8003102:	68fb      	ldr	r3, [r7, #12]
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	f042 0208 	orr.w	r2, r2, #8
 800310a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800310c:	68fb      	ldr	r3, [r7, #12]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	699a      	ldr	r2, [r3, #24]
 8003112:	68fb      	ldr	r3, [r7, #12]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	f022 0204 	bic.w	r2, r2, #4
 800311a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800311c:	68fb      	ldr	r3, [r7, #12]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	6999      	ldr	r1, [r3, #24]
 8003122:	68bb      	ldr	r3, [r7, #8]
 8003124:	691a      	ldr	r2, [r3, #16]
 8003126:	68fb      	ldr	r3, [r7, #12]
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	430a      	orrs	r2, r1
 800312c:	619a      	str	r2, [r3, #24]
      break;
 800312e:	e064      	b.n	80031fa <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003130:	68fb      	ldr	r3, [r7, #12]
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	68b9      	ldr	r1, [r7, #8]
 8003136:	4618      	mov	r0, r3
 8003138:	f000 fa46 	bl	80035c8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800313c:	68fb      	ldr	r3, [r7, #12]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	699a      	ldr	r2, [r3, #24]
 8003142:	68fb      	ldr	r3, [r7, #12]
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800314a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800314c:	68fb      	ldr	r3, [r7, #12]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	699a      	ldr	r2, [r3, #24]
 8003152:	68fb      	ldr	r3, [r7, #12]
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800315a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800315c:	68fb      	ldr	r3, [r7, #12]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	6999      	ldr	r1, [r3, #24]
 8003162:	68bb      	ldr	r3, [r7, #8]
 8003164:	691b      	ldr	r3, [r3, #16]
 8003166:	021a      	lsls	r2, r3, #8
 8003168:	68fb      	ldr	r3, [r7, #12]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	430a      	orrs	r2, r1
 800316e:	619a      	str	r2, [r3, #24]
      break;
 8003170:	e043      	b.n	80031fa <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003172:	68fb      	ldr	r3, [r7, #12]
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	68b9      	ldr	r1, [r7, #8]
 8003178:	4618      	mov	r0, r3
 800317a:	f000 fa9b 	bl	80036b4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800317e:	68fb      	ldr	r3, [r7, #12]
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	69da      	ldr	r2, [r3, #28]
 8003184:	68fb      	ldr	r3, [r7, #12]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	f042 0208 	orr.w	r2, r2, #8
 800318c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800318e:	68fb      	ldr	r3, [r7, #12]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	69da      	ldr	r2, [r3, #28]
 8003194:	68fb      	ldr	r3, [r7, #12]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	f022 0204 	bic.w	r2, r2, #4
 800319c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800319e:	68fb      	ldr	r3, [r7, #12]
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	69d9      	ldr	r1, [r3, #28]
 80031a4:	68bb      	ldr	r3, [r7, #8]
 80031a6:	691a      	ldr	r2, [r3, #16]
 80031a8:	68fb      	ldr	r3, [r7, #12]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	430a      	orrs	r2, r1
 80031ae:	61da      	str	r2, [r3, #28]
      break;
 80031b0:	e023      	b.n	80031fa <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80031b2:	68fb      	ldr	r3, [r7, #12]
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	68b9      	ldr	r1, [r7, #8]
 80031b8:	4618      	mov	r0, r3
 80031ba:	f000 faef 	bl	800379c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80031be:	68fb      	ldr	r3, [r7, #12]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	69da      	ldr	r2, [r3, #28]
 80031c4:	68fb      	ldr	r3, [r7, #12]
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80031cc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80031ce:	68fb      	ldr	r3, [r7, #12]
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	69da      	ldr	r2, [r3, #28]
 80031d4:	68fb      	ldr	r3, [r7, #12]
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80031dc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80031de:	68fb      	ldr	r3, [r7, #12]
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	69d9      	ldr	r1, [r3, #28]
 80031e4:	68bb      	ldr	r3, [r7, #8]
 80031e6:	691b      	ldr	r3, [r3, #16]
 80031e8:	021a      	lsls	r2, r3, #8
 80031ea:	68fb      	ldr	r3, [r7, #12]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	430a      	orrs	r2, r1
 80031f0:	61da      	str	r2, [r3, #28]
      break;
 80031f2:	e002      	b.n	80031fa <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80031f4:	2301      	movs	r3, #1
 80031f6:	75fb      	strb	r3, [r7, #23]
      break;
 80031f8:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80031fa:	68fb      	ldr	r3, [r7, #12]
 80031fc:	2200      	movs	r2, #0
 80031fe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8003202:	7dfb      	ldrb	r3, [r7, #23]
}
 8003204:	4618      	mov	r0, r3
 8003206:	3718      	adds	r7, #24
 8003208:	46bd      	mov	sp, r7
 800320a:	bd80      	pop	{r7, pc}

0800320c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800320c:	b580      	push	{r7, lr}
 800320e:	b084      	sub	sp, #16
 8003210:	af00      	add	r7, sp, #0
 8003212:	6078      	str	r0, [r7, #4]
 8003214:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003216:	2300      	movs	r3, #0
 8003218:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003220:	2b01      	cmp	r3, #1
 8003222:	d101      	bne.n	8003228 <HAL_TIM_ConfigClockSource+0x1c>
 8003224:	2302      	movs	r3, #2
 8003226:	e0b4      	b.n	8003392 <HAL_TIM_ConfigClockSource+0x186>
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	2201      	movs	r2, #1
 800322c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	2202      	movs	r2, #2
 8003234:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	689b      	ldr	r3, [r3, #8]
 800323e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003240:	68bb      	ldr	r3, [r7, #8]
 8003242:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8003246:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003248:	68bb      	ldr	r3, [r7, #8]
 800324a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800324e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	68ba      	ldr	r2, [r7, #8]
 8003256:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003258:	683b      	ldr	r3, [r7, #0]
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003260:	d03e      	beq.n	80032e0 <HAL_TIM_ConfigClockSource+0xd4>
 8003262:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003266:	f200 8087 	bhi.w	8003378 <HAL_TIM_ConfigClockSource+0x16c>
 800326a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800326e:	f000 8086 	beq.w	800337e <HAL_TIM_ConfigClockSource+0x172>
 8003272:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003276:	d87f      	bhi.n	8003378 <HAL_TIM_ConfigClockSource+0x16c>
 8003278:	2b70      	cmp	r3, #112	@ 0x70
 800327a:	d01a      	beq.n	80032b2 <HAL_TIM_ConfigClockSource+0xa6>
 800327c:	2b70      	cmp	r3, #112	@ 0x70
 800327e:	d87b      	bhi.n	8003378 <HAL_TIM_ConfigClockSource+0x16c>
 8003280:	2b60      	cmp	r3, #96	@ 0x60
 8003282:	d050      	beq.n	8003326 <HAL_TIM_ConfigClockSource+0x11a>
 8003284:	2b60      	cmp	r3, #96	@ 0x60
 8003286:	d877      	bhi.n	8003378 <HAL_TIM_ConfigClockSource+0x16c>
 8003288:	2b50      	cmp	r3, #80	@ 0x50
 800328a:	d03c      	beq.n	8003306 <HAL_TIM_ConfigClockSource+0xfa>
 800328c:	2b50      	cmp	r3, #80	@ 0x50
 800328e:	d873      	bhi.n	8003378 <HAL_TIM_ConfigClockSource+0x16c>
 8003290:	2b40      	cmp	r3, #64	@ 0x40
 8003292:	d058      	beq.n	8003346 <HAL_TIM_ConfigClockSource+0x13a>
 8003294:	2b40      	cmp	r3, #64	@ 0x40
 8003296:	d86f      	bhi.n	8003378 <HAL_TIM_ConfigClockSource+0x16c>
 8003298:	2b30      	cmp	r3, #48	@ 0x30
 800329a:	d064      	beq.n	8003366 <HAL_TIM_ConfigClockSource+0x15a>
 800329c:	2b30      	cmp	r3, #48	@ 0x30
 800329e:	d86b      	bhi.n	8003378 <HAL_TIM_ConfigClockSource+0x16c>
 80032a0:	2b20      	cmp	r3, #32
 80032a2:	d060      	beq.n	8003366 <HAL_TIM_ConfigClockSource+0x15a>
 80032a4:	2b20      	cmp	r3, #32
 80032a6:	d867      	bhi.n	8003378 <HAL_TIM_ConfigClockSource+0x16c>
 80032a8:	2b00      	cmp	r3, #0
 80032aa:	d05c      	beq.n	8003366 <HAL_TIM_ConfigClockSource+0x15a>
 80032ac:	2b10      	cmp	r3, #16
 80032ae:	d05a      	beq.n	8003366 <HAL_TIM_ConfigClockSource+0x15a>
 80032b0:	e062      	b.n	8003378 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80032b6:	683b      	ldr	r3, [r7, #0]
 80032b8:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80032ba:	683b      	ldr	r3, [r7, #0]
 80032bc:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80032be:	683b      	ldr	r3, [r7, #0]
 80032c0:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80032c2:	f000 fb3b 	bl	800393c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	689b      	ldr	r3, [r3, #8]
 80032cc:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80032ce:	68bb      	ldr	r3, [r7, #8]
 80032d0:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80032d4:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	68ba      	ldr	r2, [r7, #8]
 80032dc:	609a      	str	r2, [r3, #8]
      break;
 80032de:	e04f      	b.n	8003380 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80032e4:	683b      	ldr	r3, [r7, #0]
 80032e6:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80032e8:	683b      	ldr	r3, [r7, #0]
 80032ea:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80032ec:	683b      	ldr	r3, [r7, #0]
 80032ee:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80032f0:	f000 fb24 	bl	800393c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	689a      	ldr	r2, [r3, #8]
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003302:	609a      	str	r2, [r3, #8]
      break;
 8003304:	e03c      	b.n	8003380 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800330a:	683b      	ldr	r3, [r7, #0]
 800330c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800330e:	683b      	ldr	r3, [r7, #0]
 8003310:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003312:	461a      	mov	r2, r3
 8003314:	f000 fa98 	bl	8003848 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	2150      	movs	r1, #80	@ 0x50
 800331e:	4618      	mov	r0, r3
 8003320:	f000 faf1 	bl	8003906 <TIM_ITRx_SetConfig>
      break;
 8003324:	e02c      	b.n	8003380 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800332a:	683b      	ldr	r3, [r7, #0]
 800332c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800332e:	683b      	ldr	r3, [r7, #0]
 8003330:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003332:	461a      	mov	r2, r3
 8003334:	f000 fab7 	bl	80038a6 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	2160      	movs	r1, #96	@ 0x60
 800333e:	4618      	mov	r0, r3
 8003340:	f000 fae1 	bl	8003906 <TIM_ITRx_SetConfig>
      break;
 8003344:	e01c      	b.n	8003380 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800334a:	683b      	ldr	r3, [r7, #0]
 800334c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800334e:	683b      	ldr	r3, [r7, #0]
 8003350:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003352:	461a      	mov	r2, r3
 8003354:	f000 fa78 	bl	8003848 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	2140      	movs	r1, #64	@ 0x40
 800335e:	4618      	mov	r0, r3
 8003360:	f000 fad1 	bl	8003906 <TIM_ITRx_SetConfig>
      break;
 8003364:	e00c      	b.n	8003380 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	681a      	ldr	r2, [r3, #0]
 800336a:	683b      	ldr	r3, [r7, #0]
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	4619      	mov	r1, r3
 8003370:	4610      	mov	r0, r2
 8003372:	f000 fac8 	bl	8003906 <TIM_ITRx_SetConfig>
      break;
 8003376:	e003      	b.n	8003380 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8003378:	2301      	movs	r3, #1
 800337a:	73fb      	strb	r3, [r7, #15]
      break;
 800337c:	e000      	b.n	8003380 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800337e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	2201      	movs	r2, #1
 8003384:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	2200      	movs	r2, #0
 800338c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8003390:	7bfb      	ldrb	r3, [r7, #15]
}
 8003392:	4618      	mov	r0, r3
 8003394:	3710      	adds	r7, #16
 8003396:	46bd      	mov	sp, r7
 8003398:	bd80      	pop	{r7, pc}
	...

0800339c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800339c:	b480      	push	{r7}
 800339e:	b085      	sub	sp, #20
 80033a0:	af00      	add	r7, sp, #0
 80033a2:	6078      	str	r0, [r7, #4]
 80033a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	4a43      	ldr	r2, [pc, #268]	@ (80034bc <TIM_Base_SetConfig+0x120>)
 80033b0:	4293      	cmp	r3, r2
 80033b2:	d013      	beq.n	80033dc <TIM_Base_SetConfig+0x40>
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80033ba:	d00f      	beq.n	80033dc <TIM_Base_SetConfig+0x40>
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	4a40      	ldr	r2, [pc, #256]	@ (80034c0 <TIM_Base_SetConfig+0x124>)
 80033c0:	4293      	cmp	r3, r2
 80033c2:	d00b      	beq.n	80033dc <TIM_Base_SetConfig+0x40>
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	4a3f      	ldr	r2, [pc, #252]	@ (80034c4 <TIM_Base_SetConfig+0x128>)
 80033c8:	4293      	cmp	r3, r2
 80033ca:	d007      	beq.n	80033dc <TIM_Base_SetConfig+0x40>
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	4a3e      	ldr	r2, [pc, #248]	@ (80034c8 <TIM_Base_SetConfig+0x12c>)
 80033d0:	4293      	cmp	r3, r2
 80033d2:	d003      	beq.n	80033dc <TIM_Base_SetConfig+0x40>
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	4a3d      	ldr	r2, [pc, #244]	@ (80034cc <TIM_Base_SetConfig+0x130>)
 80033d8:	4293      	cmp	r3, r2
 80033da:	d108      	bne.n	80033ee <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80033dc:	68fb      	ldr	r3, [r7, #12]
 80033de:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80033e2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80033e4:	683b      	ldr	r3, [r7, #0]
 80033e6:	685b      	ldr	r3, [r3, #4]
 80033e8:	68fa      	ldr	r2, [r7, #12]
 80033ea:	4313      	orrs	r3, r2
 80033ec:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	4a32      	ldr	r2, [pc, #200]	@ (80034bc <TIM_Base_SetConfig+0x120>)
 80033f2:	4293      	cmp	r3, r2
 80033f4:	d02b      	beq.n	800344e <TIM_Base_SetConfig+0xb2>
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80033fc:	d027      	beq.n	800344e <TIM_Base_SetConfig+0xb2>
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	4a2f      	ldr	r2, [pc, #188]	@ (80034c0 <TIM_Base_SetConfig+0x124>)
 8003402:	4293      	cmp	r3, r2
 8003404:	d023      	beq.n	800344e <TIM_Base_SetConfig+0xb2>
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	4a2e      	ldr	r2, [pc, #184]	@ (80034c4 <TIM_Base_SetConfig+0x128>)
 800340a:	4293      	cmp	r3, r2
 800340c:	d01f      	beq.n	800344e <TIM_Base_SetConfig+0xb2>
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	4a2d      	ldr	r2, [pc, #180]	@ (80034c8 <TIM_Base_SetConfig+0x12c>)
 8003412:	4293      	cmp	r3, r2
 8003414:	d01b      	beq.n	800344e <TIM_Base_SetConfig+0xb2>
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	4a2c      	ldr	r2, [pc, #176]	@ (80034cc <TIM_Base_SetConfig+0x130>)
 800341a:	4293      	cmp	r3, r2
 800341c:	d017      	beq.n	800344e <TIM_Base_SetConfig+0xb2>
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	4a2b      	ldr	r2, [pc, #172]	@ (80034d0 <TIM_Base_SetConfig+0x134>)
 8003422:	4293      	cmp	r3, r2
 8003424:	d013      	beq.n	800344e <TIM_Base_SetConfig+0xb2>
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	4a2a      	ldr	r2, [pc, #168]	@ (80034d4 <TIM_Base_SetConfig+0x138>)
 800342a:	4293      	cmp	r3, r2
 800342c:	d00f      	beq.n	800344e <TIM_Base_SetConfig+0xb2>
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	4a29      	ldr	r2, [pc, #164]	@ (80034d8 <TIM_Base_SetConfig+0x13c>)
 8003432:	4293      	cmp	r3, r2
 8003434:	d00b      	beq.n	800344e <TIM_Base_SetConfig+0xb2>
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	4a28      	ldr	r2, [pc, #160]	@ (80034dc <TIM_Base_SetConfig+0x140>)
 800343a:	4293      	cmp	r3, r2
 800343c:	d007      	beq.n	800344e <TIM_Base_SetConfig+0xb2>
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	4a27      	ldr	r2, [pc, #156]	@ (80034e0 <TIM_Base_SetConfig+0x144>)
 8003442:	4293      	cmp	r3, r2
 8003444:	d003      	beq.n	800344e <TIM_Base_SetConfig+0xb2>
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	4a26      	ldr	r2, [pc, #152]	@ (80034e4 <TIM_Base_SetConfig+0x148>)
 800344a:	4293      	cmp	r3, r2
 800344c:	d108      	bne.n	8003460 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800344e:	68fb      	ldr	r3, [r7, #12]
 8003450:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003454:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003456:	683b      	ldr	r3, [r7, #0]
 8003458:	68db      	ldr	r3, [r3, #12]
 800345a:	68fa      	ldr	r2, [r7, #12]
 800345c:	4313      	orrs	r3, r2
 800345e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003460:	68fb      	ldr	r3, [r7, #12]
 8003462:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8003466:	683b      	ldr	r3, [r7, #0]
 8003468:	695b      	ldr	r3, [r3, #20]
 800346a:	4313      	orrs	r3, r2
 800346c:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800346e:	683b      	ldr	r3, [r7, #0]
 8003470:	689a      	ldr	r2, [r3, #8]
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003476:	683b      	ldr	r3, [r7, #0]
 8003478:	681a      	ldr	r2, [r3, #0]
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	4a0e      	ldr	r2, [pc, #56]	@ (80034bc <TIM_Base_SetConfig+0x120>)
 8003482:	4293      	cmp	r3, r2
 8003484:	d003      	beq.n	800348e <TIM_Base_SetConfig+0xf2>
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	4a10      	ldr	r2, [pc, #64]	@ (80034cc <TIM_Base_SetConfig+0x130>)
 800348a:	4293      	cmp	r3, r2
 800348c:	d103      	bne.n	8003496 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800348e:	683b      	ldr	r3, [r7, #0]
 8003490:	691a      	ldr	r2, [r3, #16]
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	f043 0204 	orr.w	r2, r3, #4
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	2201      	movs	r2, #1
 80034a6:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	68fa      	ldr	r2, [r7, #12]
 80034ac:	601a      	str	r2, [r3, #0]
}
 80034ae:	bf00      	nop
 80034b0:	3714      	adds	r7, #20
 80034b2:	46bd      	mov	sp, r7
 80034b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034b8:	4770      	bx	lr
 80034ba:	bf00      	nop
 80034bc:	40010000 	.word	0x40010000
 80034c0:	40000400 	.word	0x40000400
 80034c4:	40000800 	.word	0x40000800
 80034c8:	40000c00 	.word	0x40000c00
 80034cc:	40010400 	.word	0x40010400
 80034d0:	40014000 	.word	0x40014000
 80034d4:	40014400 	.word	0x40014400
 80034d8:	40014800 	.word	0x40014800
 80034dc:	40001800 	.word	0x40001800
 80034e0:	40001c00 	.word	0x40001c00
 80034e4:	40002000 	.word	0x40002000

080034e8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80034e8:	b480      	push	{r7}
 80034ea:	b087      	sub	sp, #28
 80034ec:	af00      	add	r7, sp, #0
 80034ee:	6078      	str	r0, [r7, #4]
 80034f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	6a1b      	ldr	r3, [r3, #32]
 80034f6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	6a1b      	ldr	r3, [r3, #32]
 80034fc:	f023 0201 	bic.w	r2, r3, #1
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	685b      	ldr	r3, [r3, #4]
 8003508:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	699b      	ldr	r3, [r3, #24]
 800350e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003510:	68fb      	ldr	r3, [r7, #12]
 8003512:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003516:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003518:	68fb      	ldr	r3, [r7, #12]
 800351a:	f023 0303 	bic.w	r3, r3, #3
 800351e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003520:	683b      	ldr	r3, [r7, #0]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	68fa      	ldr	r2, [r7, #12]
 8003526:	4313      	orrs	r3, r2
 8003528:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800352a:	697b      	ldr	r3, [r7, #20]
 800352c:	f023 0302 	bic.w	r3, r3, #2
 8003530:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003532:	683b      	ldr	r3, [r7, #0]
 8003534:	689b      	ldr	r3, [r3, #8]
 8003536:	697a      	ldr	r2, [r7, #20]
 8003538:	4313      	orrs	r3, r2
 800353a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	4a20      	ldr	r2, [pc, #128]	@ (80035c0 <TIM_OC1_SetConfig+0xd8>)
 8003540:	4293      	cmp	r3, r2
 8003542:	d003      	beq.n	800354c <TIM_OC1_SetConfig+0x64>
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	4a1f      	ldr	r2, [pc, #124]	@ (80035c4 <TIM_OC1_SetConfig+0xdc>)
 8003548:	4293      	cmp	r3, r2
 800354a:	d10c      	bne.n	8003566 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800354c:	697b      	ldr	r3, [r7, #20]
 800354e:	f023 0308 	bic.w	r3, r3, #8
 8003552:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003554:	683b      	ldr	r3, [r7, #0]
 8003556:	68db      	ldr	r3, [r3, #12]
 8003558:	697a      	ldr	r2, [r7, #20]
 800355a:	4313      	orrs	r3, r2
 800355c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800355e:	697b      	ldr	r3, [r7, #20]
 8003560:	f023 0304 	bic.w	r3, r3, #4
 8003564:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	4a15      	ldr	r2, [pc, #84]	@ (80035c0 <TIM_OC1_SetConfig+0xd8>)
 800356a:	4293      	cmp	r3, r2
 800356c:	d003      	beq.n	8003576 <TIM_OC1_SetConfig+0x8e>
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	4a14      	ldr	r2, [pc, #80]	@ (80035c4 <TIM_OC1_SetConfig+0xdc>)
 8003572:	4293      	cmp	r3, r2
 8003574:	d111      	bne.n	800359a <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8003576:	693b      	ldr	r3, [r7, #16]
 8003578:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800357c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800357e:	693b      	ldr	r3, [r7, #16]
 8003580:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8003584:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8003586:	683b      	ldr	r3, [r7, #0]
 8003588:	695b      	ldr	r3, [r3, #20]
 800358a:	693a      	ldr	r2, [r7, #16]
 800358c:	4313      	orrs	r3, r2
 800358e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003590:	683b      	ldr	r3, [r7, #0]
 8003592:	699b      	ldr	r3, [r3, #24]
 8003594:	693a      	ldr	r2, [r7, #16]
 8003596:	4313      	orrs	r3, r2
 8003598:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	693a      	ldr	r2, [r7, #16]
 800359e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	68fa      	ldr	r2, [r7, #12]
 80035a4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80035a6:	683b      	ldr	r3, [r7, #0]
 80035a8:	685a      	ldr	r2, [r3, #4]
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	697a      	ldr	r2, [r7, #20]
 80035b2:	621a      	str	r2, [r3, #32]
}
 80035b4:	bf00      	nop
 80035b6:	371c      	adds	r7, #28
 80035b8:	46bd      	mov	sp, r7
 80035ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035be:	4770      	bx	lr
 80035c0:	40010000 	.word	0x40010000
 80035c4:	40010400 	.word	0x40010400

080035c8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80035c8:	b480      	push	{r7}
 80035ca:	b087      	sub	sp, #28
 80035cc:	af00      	add	r7, sp, #0
 80035ce:	6078      	str	r0, [r7, #4]
 80035d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	6a1b      	ldr	r3, [r3, #32]
 80035d6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	6a1b      	ldr	r3, [r3, #32]
 80035dc:	f023 0210 	bic.w	r2, r3, #16
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	685b      	ldr	r3, [r3, #4]
 80035e8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	699b      	ldr	r3, [r3, #24]
 80035ee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80035f0:	68fb      	ldr	r3, [r7, #12]
 80035f2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80035f6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80035fe:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003600:	683b      	ldr	r3, [r7, #0]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	021b      	lsls	r3, r3, #8
 8003606:	68fa      	ldr	r2, [r7, #12]
 8003608:	4313      	orrs	r3, r2
 800360a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800360c:	697b      	ldr	r3, [r7, #20]
 800360e:	f023 0320 	bic.w	r3, r3, #32
 8003612:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003614:	683b      	ldr	r3, [r7, #0]
 8003616:	689b      	ldr	r3, [r3, #8]
 8003618:	011b      	lsls	r3, r3, #4
 800361a:	697a      	ldr	r2, [r7, #20]
 800361c:	4313      	orrs	r3, r2
 800361e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	4a22      	ldr	r2, [pc, #136]	@ (80036ac <TIM_OC2_SetConfig+0xe4>)
 8003624:	4293      	cmp	r3, r2
 8003626:	d003      	beq.n	8003630 <TIM_OC2_SetConfig+0x68>
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	4a21      	ldr	r2, [pc, #132]	@ (80036b0 <TIM_OC2_SetConfig+0xe8>)
 800362c:	4293      	cmp	r3, r2
 800362e:	d10d      	bne.n	800364c <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8003630:	697b      	ldr	r3, [r7, #20]
 8003632:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003636:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003638:	683b      	ldr	r3, [r7, #0]
 800363a:	68db      	ldr	r3, [r3, #12]
 800363c:	011b      	lsls	r3, r3, #4
 800363e:	697a      	ldr	r2, [r7, #20]
 8003640:	4313      	orrs	r3, r2
 8003642:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8003644:	697b      	ldr	r3, [r7, #20]
 8003646:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800364a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	4a17      	ldr	r2, [pc, #92]	@ (80036ac <TIM_OC2_SetConfig+0xe4>)
 8003650:	4293      	cmp	r3, r2
 8003652:	d003      	beq.n	800365c <TIM_OC2_SetConfig+0x94>
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	4a16      	ldr	r2, [pc, #88]	@ (80036b0 <TIM_OC2_SetConfig+0xe8>)
 8003658:	4293      	cmp	r3, r2
 800365a:	d113      	bne.n	8003684 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800365c:	693b      	ldr	r3, [r7, #16]
 800365e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8003662:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003664:	693b      	ldr	r3, [r7, #16]
 8003666:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800366a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800366c:	683b      	ldr	r3, [r7, #0]
 800366e:	695b      	ldr	r3, [r3, #20]
 8003670:	009b      	lsls	r3, r3, #2
 8003672:	693a      	ldr	r2, [r7, #16]
 8003674:	4313      	orrs	r3, r2
 8003676:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003678:	683b      	ldr	r3, [r7, #0]
 800367a:	699b      	ldr	r3, [r3, #24]
 800367c:	009b      	lsls	r3, r3, #2
 800367e:	693a      	ldr	r2, [r7, #16]
 8003680:	4313      	orrs	r3, r2
 8003682:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	693a      	ldr	r2, [r7, #16]
 8003688:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	68fa      	ldr	r2, [r7, #12]
 800368e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003690:	683b      	ldr	r3, [r7, #0]
 8003692:	685a      	ldr	r2, [r3, #4]
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	697a      	ldr	r2, [r7, #20]
 800369c:	621a      	str	r2, [r3, #32]
}
 800369e:	bf00      	nop
 80036a0:	371c      	adds	r7, #28
 80036a2:	46bd      	mov	sp, r7
 80036a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036a8:	4770      	bx	lr
 80036aa:	bf00      	nop
 80036ac:	40010000 	.word	0x40010000
 80036b0:	40010400 	.word	0x40010400

080036b4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80036b4:	b480      	push	{r7}
 80036b6:	b087      	sub	sp, #28
 80036b8:	af00      	add	r7, sp, #0
 80036ba:	6078      	str	r0, [r7, #4]
 80036bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	6a1b      	ldr	r3, [r3, #32]
 80036c2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	6a1b      	ldr	r3, [r3, #32]
 80036c8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	685b      	ldr	r3, [r3, #4]
 80036d4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	69db      	ldr	r3, [r3, #28]
 80036da:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80036dc:	68fb      	ldr	r3, [r7, #12]
 80036de:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80036e2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80036e4:	68fb      	ldr	r3, [r7, #12]
 80036e6:	f023 0303 	bic.w	r3, r3, #3
 80036ea:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80036ec:	683b      	ldr	r3, [r7, #0]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	68fa      	ldr	r2, [r7, #12]
 80036f2:	4313      	orrs	r3, r2
 80036f4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80036f6:	697b      	ldr	r3, [r7, #20]
 80036f8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80036fc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80036fe:	683b      	ldr	r3, [r7, #0]
 8003700:	689b      	ldr	r3, [r3, #8]
 8003702:	021b      	lsls	r3, r3, #8
 8003704:	697a      	ldr	r2, [r7, #20]
 8003706:	4313      	orrs	r3, r2
 8003708:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	4a21      	ldr	r2, [pc, #132]	@ (8003794 <TIM_OC3_SetConfig+0xe0>)
 800370e:	4293      	cmp	r3, r2
 8003710:	d003      	beq.n	800371a <TIM_OC3_SetConfig+0x66>
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	4a20      	ldr	r2, [pc, #128]	@ (8003798 <TIM_OC3_SetConfig+0xe4>)
 8003716:	4293      	cmp	r3, r2
 8003718:	d10d      	bne.n	8003736 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800371a:	697b      	ldr	r3, [r7, #20]
 800371c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8003720:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003722:	683b      	ldr	r3, [r7, #0]
 8003724:	68db      	ldr	r3, [r3, #12]
 8003726:	021b      	lsls	r3, r3, #8
 8003728:	697a      	ldr	r2, [r7, #20]
 800372a:	4313      	orrs	r3, r2
 800372c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800372e:	697b      	ldr	r3, [r7, #20]
 8003730:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8003734:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	4a16      	ldr	r2, [pc, #88]	@ (8003794 <TIM_OC3_SetConfig+0xe0>)
 800373a:	4293      	cmp	r3, r2
 800373c:	d003      	beq.n	8003746 <TIM_OC3_SetConfig+0x92>
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	4a15      	ldr	r2, [pc, #84]	@ (8003798 <TIM_OC3_SetConfig+0xe4>)
 8003742:	4293      	cmp	r3, r2
 8003744:	d113      	bne.n	800376e <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8003746:	693b      	ldr	r3, [r7, #16]
 8003748:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800374c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800374e:	693b      	ldr	r3, [r7, #16]
 8003750:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8003754:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8003756:	683b      	ldr	r3, [r7, #0]
 8003758:	695b      	ldr	r3, [r3, #20]
 800375a:	011b      	lsls	r3, r3, #4
 800375c:	693a      	ldr	r2, [r7, #16]
 800375e:	4313      	orrs	r3, r2
 8003760:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003762:	683b      	ldr	r3, [r7, #0]
 8003764:	699b      	ldr	r3, [r3, #24]
 8003766:	011b      	lsls	r3, r3, #4
 8003768:	693a      	ldr	r2, [r7, #16]
 800376a:	4313      	orrs	r3, r2
 800376c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	693a      	ldr	r2, [r7, #16]
 8003772:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	68fa      	ldr	r2, [r7, #12]
 8003778:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800377a:	683b      	ldr	r3, [r7, #0]
 800377c:	685a      	ldr	r2, [r3, #4]
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	697a      	ldr	r2, [r7, #20]
 8003786:	621a      	str	r2, [r3, #32]
}
 8003788:	bf00      	nop
 800378a:	371c      	adds	r7, #28
 800378c:	46bd      	mov	sp, r7
 800378e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003792:	4770      	bx	lr
 8003794:	40010000 	.word	0x40010000
 8003798:	40010400 	.word	0x40010400

0800379c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800379c:	b480      	push	{r7}
 800379e:	b087      	sub	sp, #28
 80037a0:	af00      	add	r7, sp, #0
 80037a2:	6078      	str	r0, [r7, #4]
 80037a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	6a1b      	ldr	r3, [r3, #32]
 80037aa:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	6a1b      	ldr	r3, [r3, #32]
 80037b0:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	685b      	ldr	r3, [r3, #4]
 80037bc:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	69db      	ldr	r3, [r3, #28]
 80037c2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80037c4:	68fb      	ldr	r3, [r7, #12]
 80037c6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80037ca:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80037cc:	68fb      	ldr	r3, [r7, #12]
 80037ce:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80037d2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80037d4:	683b      	ldr	r3, [r7, #0]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	021b      	lsls	r3, r3, #8
 80037da:	68fa      	ldr	r2, [r7, #12]
 80037dc:	4313      	orrs	r3, r2
 80037de:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80037e0:	693b      	ldr	r3, [r7, #16]
 80037e2:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80037e6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80037e8:	683b      	ldr	r3, [r7, #0]
 80037ea:	689b      	ldr	r3, [r3, #8]
 80037ec:	031b      	lsls	r3, r3, #12
 80037ee:	693a      	ldr	r2, [r7, #16]
 80037f0:	4313      	orrs	r3, r2
 80037f2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	4a12      	ldr	r2, [pc, #72]	@ (8003840 <TIM_OC4_SetConfig+0xa4>)
 80037f8:	4293      	cmp	r3, r2
 80037fa:	d003      	beq.n	8003804 <TIM_OC4_SetConfig+0x68>
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	4a11      	ldr	r2, [pc, #68]	@ (8003844 <TIM_OC4_SetConfig+0xa8>)
 8003800:	4293      	cmp	r3, r2
 8003802:	d109      	bne.n	8003818 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003804:	697b      	ldr	r3, [r7, #20]
 8003806:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800380a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800380c:	683b      	ldr	r3, [r7, #0]
 800380e:	695b      	ldr	r3, [r3, #20]
 8003810:	019b      	lsls	r3, r3, #6
 8003812:	697a      	ldr	r2, [r7, #20]
 8003814:	4313      	orrs	r3, r2
 8003816:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	697a      	ldr	r2, [r7, #20]
 800381c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	68fa      	ldr	r2, [r7, #12]
 8003822:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8003824:	683b      	ldr	r3, [r7, #0]
 8003826:	685a      	ldr	r2, [r3, #4]
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	693a      	ldr	r2, [r7, #16]
 8003830:	621a      	str	r2, [r3, #32]
}
 8003832:	bf00      	nop
 8003834:	371c      	adds	r7, #28
 8003836:	46bd      	mov	sp, r7
 8003838:	f85d 7b04 	ldr.w	r7, [sp], #4
 800383c:	4770      	bx	lr
 800383e:	bf00      	nop
 8003840:	40010000 	.word	0x40010000
 8003844:	40010400 	.word	0x40010400

08003848 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003848:	b480      	push	{r7}
 800384a:	b087      	sub	sp, #28
 800384c:	af00      	add	r7, sp, #0
 800384e:	60f8      	str	r0, [r7, #12]
 8003850:	60b9      	str	r1, [r7, #8]
 8003852:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003854:	68fb      	ldr	r3, [r7, #12]
 8003856:	6a1b      	ldr	r3, [r3, #32]
 8003858:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800385a:	68fb      	ldr	r3, [r7, #12]
 800385c:	6a1b      	ldr	r3, [r3, #32]
 800385e:	f023 0201 	bic.w	r2, r3, #1
 8003862:	68fb      	ldr	r3, [r7, #12]
 8003864:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003866:	68fb      	ldr	r3, [r7, #12]
 8003868:	699b      	ldr	r3, [r3, #24]
 800386a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800386c:	693b      	ldr	r3, [r7, #16]
 800386e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003872:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	011b      	lsls	r3, r3, #4
 8003878:	693a      	ldr	r2, [r7, #16]
 800387a:	4313      	orrs	r3, r2
 800387c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800387e:	697b      	ldr	r3, [r7, #20]
 8003880:	f023 030a 	bic.w	r3, r3, #10
 8003884:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003886:	697a      	ldr	r2, [r7, #20]
 8003888:	68bb      	ldr	r3, [r7, #8]
 800388a:	4313      	orrs	r3, r2
 800388c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800388e:	68fb      	ldr	r3, [r7, #12]
 8003890:	693a      	ldr	r2, [r7, #16]
 8003892:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003894:	68fb      	ldr	r3, [r7, #12]
 8003896:	697a      	ldr	r2, [r7, #20]
 8003898:	621a      	str	r2, [r3, #32]
}
 800389a:	bf00      	nop
 800389c:	371c      	adds	r7, #28
 800389e:	46bd      	mov	sp, r7
 80038a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038a4:	4770      	bx	lr

080038a6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80038a6:	b480      	push	{r7}
 80038a8:	b087      	sub	sp, #28
 80038aa:	af00      	add	r7, sp, #0
 80038ac:	60f8      	str	r0, [r7, #12]
 80038ae:	60b9      	str	r1, [r7, #8]
 80038b0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80038b2:	68fb      	ldr	r3, [r7, #12]
 80038b4:	6a1b      	ldr	r3, [r3, #32]
 80038b6:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80038b8:	68fb      	ldr	r3, [r7, #12]
 80038ba:	6a1b      	ldr	r3, [r3, #32]
 80038bc:	f023 0210 	bic.w	r2, r3, #16
 80038c0:	68fb      	ldr	r3, [r7, #12]
 80038c2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80038c4:	68fb      	ldr	r3, [r7, #12]
 80038c6:	699b      	ldr	r3, [r3, #24]
 80038c8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80038ca:	693b      	ldr	r3, [r7, #16]
 80038cc:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80038d0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	031b      	lsls	r3, r3, #12
 80038d6:	693a      	ldr	r2, [r7, #16]
 80038d8:	4313      	orrs	r3, r2
 80038da:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80038dc:	697b      	ldr	r3, [r7, #20]
 80038de:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80038e2:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80038e4:	68bb      	ldr	r3, [r7, #8]
 80038e6:	011b      	lsls	r3, r3, #4
 80038e8:	697a      	ldr	r2, [r7, #20]
 80038ea:	4313      	orrs	r3, r2
 80038ec:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80038ee:	68fb      	ldr	r3, [r7, #12]
 80038f0:	693a      	ldr	r2, [r7, #16]
 80038f2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80038f4:	68fb      	ldr	r3, [r7, #12]
 80038f6:	697a      	ldr	r2, [r7, #20]
 80038f8:	621a      	str	r2, [r3, #32]
}
 80038fa:	bf00      	nop
 80038fc:	371c      	adds	r7, #28
 80038fe:	46bd      	mov	sp, r7
 8003900:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003904:	4770      	bx	lr

08003906 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003906:	b480      	push	{r7}
 8003908:	b085      	sub	sp, #20
 800390a:	af00      	add	r7, sp, #0
 800390c:	6078      	str	r0, [r7, #4]
 800390e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	689b      	ldr	r3, [r3, #8]
 8003914:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003916:	68fb      	ldr	r3, [r7, #12]
 8003918:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800391c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800391e:	683a      	ldr	r2, [r7, #0]
 8003920:	68fb      	ldr	r3, [r7, #12]
 8003922:	4313      	orrs	r3, r2
 8003924:	f043 0307 	orr.w	r3, r3, #7
 8003928:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	68fa      	ldr	r2, [r7, #12]
 800392e:	609a      	str	r2, [r3, #8]
}
 8003930:	bf00      	nop
 8003932:	3714      	adds	r7, #20
 8003934:	46bd      	mov	sp, r7
 8003936:	f85d 7b04 	ldr.w	r7, [sp], #4
 800393a:	4770      	bx	lr

0800393c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800393c:	b480      	push	{r7}
 800393e:	b087      	sub	sp, #28
 8003940:	af00      	add	r7, sp, #0
 8003942:	60f8      	str	r0, [r7, #12]
 8003944:	60b9      	str	r1, [r7, #8]
 8003946:	607a      	str	r2, [r7, #4]
 8003948:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800394a:	68fb      	ldr	r3, [r7, #12]
 800394c:	689b      	ldr	r3, [r3, #8]
 800394e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003950:	697b      	ldr	r3, [r7, #20]
 8003952:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003956:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003958:	683b      	ldr	r3, [r7, #0]
 800395a:	021a      	lsls	r2, r3, #8
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	431a      	orrs	r2, r3
 8003960:	68bb      	ldr	r3, [r7, #8]
 8003962:	4313      	orrs	r3, r2
 8003964:	697a      	ldr	r2, [r7, #20]
 8003966:	4313      	orrs	r3, r2
 8003968:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800396a:	68fb      	ldr	r3, [r7, #12]
 800396c:	697a      	ldr	r2, [r7, #20]
 800396e:	609a      	str	r2, [r3, #8]
}
 8003970:	bf00      	nop
 8003972:	371c      	adds	r7, #28
 8003974:	46bd      	mov	sp, r7
 8003976:	f85d 7b04 	ldr.w	r7, [sp], #4
 800397a:	4770      	bx	lr

0800397c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800397c:	b480      	push	{r7}
 800397e:	b087      	sub	sp, #28
 8003980:	af00      	add	r7, sp, #0
 8003982:	60f8      	str	r0, [r7, #12]
 8003984:	60b9      	str	r1, [r7, #8]
 8003986:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003988:	68bb      	ldr	r3, [r7, #8]
 800398a:	f003 031f 	and.w	r3, r3, #31
 800398e:	2201      	movs	r2, #1
 8003990:	fa02 f303 	lsl.w	r3, r2, r3
 8003994:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8003996:	68fb      	ldr	r3, [r7, #12]
 8003998:	6a1a      	ldr	r2, [r3, #32]
 800399a:	697b      	ldr	r3, [r7, #20]
 800399c:	43db      	mvns	r3, r3
 800399e:	401a      	ands	r2, r3
 80039a0:	68fb      	ldr	r3, [r7, #12]
 80039a2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80039a4:	68fb      	ldr	r3, [r7, #12]
 80039a6:	6a1a      	ldr	r2, [r3, #32]
 80039a8:	68bb      	ldr	r3, [r7, #8]
 80039aa:	f003 031f 	and.w	r3, r3, #31
 80039ae:	6879      	ldr	r1, [r7, #4]
 80039b0:	fa01 f303 	lsl.w	r3, r1, r3
 80039b4:	431a      	orrs	r2, r3
 80039b6:	68fb      	ldr	r3, [r7, #12]
 80039b8:	621a      	str	r2, [r3, #32]
}
 80039ba:	bf00      	nop
 80039bc:	371c      	adds	r7, #28
 80039be:	46bd      	mov	sp, r7
 80039c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039c4:	4770      	bx	lr
	...

080039c8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80039c8:	b480      	push	{r7}
 80039ca:	b085      	sub	sp, #20
 80039cc:	af00      	add	r7, sp, #0
 80039ce:	6078      	str	r0, [r7, #4]
 80039d0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80039d8:	2b01      	cmp	r3, #1
 80039da:	d101      	bne.n	80039e0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80039dc:	2302      	movs	r3, #2
 80039de:	e05a      	b.n	8003a96 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	2201      	movs	r2, #1
 80039e4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	2202      	movs	r2, #2
 80039ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	685b      	ldr	r3, [r3, #4]
 80039f6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	689b      	ldr	r3, [r3, #8]
 80039fe:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003a00:	68fb      	ldr	r3, [r7, #12]
 8003a02:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003a06:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003a08:	683b      	ldr	r3, [r7, #0]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	68fa      	ldr	r2, [r7, #12]
 8003a0e:	4313      	orrs	r3, r2
 8003a10:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	68fa      	ldr	r2, [r7, #12]
 8003a18:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	4a21      	ldr	r2, [pc, #132]	@ (8003aa4 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8003a20:	4293      	cmp	r3, r2
 8003a22:	d022      	beq.n	8003a6a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003a2c:	d01d      	beq.n	8003a6a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	4a1d      	ldr	r2, [pc, #116]	@ (8003aa8 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8003a34:	4293      	cmp	r3, r2
 8003a36:	d018      	beq.n	8003a6a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	4a1b      	ldr	r2, [pc, #108]	@ (8003aac <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8003a3e:	4293      	cmp	r3, r2
 8003a40:	d013      	beq.n	8003a6a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	4a1a      	ldr	r2, [pc, #104]	@ (8003ab0 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8003a48:	4293      	cmp	r3, r2
 8003a4a:	d00e      	beq.n	8003a6a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	4a18      	ldr	r2, [pc, #96]	@ (8003ab4 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8003a52:	4293      	cmp	r3, r2
 8003a54:	d009      	beq.n	8003a6a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	4a17      	ldr	r2, [pc, #92]	@ (8003ab8 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8003a5c:	4293      	cmp	r3, r2
 8003a5e:	d004      	beq.n	8003a6a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	4a15      	ldr	r2, [pc, #84]	@ (8003abc <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8003a66:	4293      	cmp	r3, r2
 8003a68:	d10c      	bne.n	8003a84 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003a6a:	68bb      	ldr	r3, [r7, #8]
 8003a6c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003a70:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003a72:	683b      	ldr	r3, [r7, #0]
 8003a74:	685b      	ldr	r3, [r3, #4]
 8003a76:	68ba      	ldr	r2, [r7, #8]
 8003a78:	4313      	orrs	r3, r2
 8003a7a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	68ba      	ldr	r2, [r7, #8]
 8003a82:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	2201      	movs	r2, #1
 8003a88:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	2200      	movs	r2, #0
 8003a90:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8003a94:	2300      	movs	r3, #0
}
 8003a96:	4618      	mov	r0, r3
 8003a98:	3714      	adds	r7, #20
 8003a9a:	46bd      	mov	sp, r7
 8003a9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aa0:	4770      	bx	lr
 8003aa2:	bf00      	nop
 8003aa4:	40010000 	.word	0x40010000
 8003aa8:	40000400 	.word	0x40000400
 8003aac:	40000800 	.word	0x40000800
 8003ab0:	40000c00 	.word	0x40000c00
 8003ab4:	40010400 	.word	0x40010400
 8003ab8:	40014000 	.word	0x40014000
 8003abc:	40001800 	.word	0x40001800

08003ac0 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8003ac0:	b480      	push	{r7}
 8003ac2:	b085      	sub	sp, #20
 8003ac4:	af00      	add	r7, sp, #0
 8003ac6:	6078      	str	r0, [r7, #4]
 8003ac8:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8003aca:	2300      	movs	r3, #0
 8003acc:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003ad4:	2b01      	cmp	r3, #1
 8003ad6:	d101      	bne.n	8003adc <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8003ad8:	2302      	movs	r3, #2
 8003ada:	e03d      	b.n	8003b58 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	2201      	movs	r2, #1
 8003ae0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8003ae4:	68fb      	ldr	r3, [r7, #12]
 8003ae6:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8003aea:	683b      	ldr	r3, [r7, #0]
 8003aec:	68db      	ldr	r3, [r3, #12]
 8003aee:	4313      	orrs	r3, r2
 8003af0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8003af2:	68fb      	ldr	r3, [r7, #12]
 8003af4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003af8:	683b      	ldr	r3, [r7, #0]
 8003afa:	689b      	ldr	r3, [r3, #8]
 8003afc:	4313      	orrs	r3, r2
 8003afe:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8003b00:	68fb      	ldr	r3, [r7, #12]
 8003b02:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8003b06:	683b      	ldr	r3, [r7, #0]
 8003b08:	685b      	ldr	r3, [r3, #4]
 8003b0a:	4313      	orrs	r3, r2
 8003b0c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8003b0e:	68fb      	ldr	r3, [r7, #12]
 8003b10:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8003b14:	683b      	ldr	r3, [r7, #0]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	4313      	orrs	r3, r2
 8003b1a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8003b1c:	68fb      	ldr	r3, [r7, #12]
 8003b1e:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8003b22:	683b      	ldr	r3, [r7, #0]
 8003b24:	691b      	ldr	r3, [r3, #16]
 8003b26:	4313      	orrs	r3, r2
 8003b28:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8003b2a:	68fb      	ldr	r3, [r7, #12]
 8003b2c:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8003b30:	683b      	ldr	r3, [r7, #0]
 8003b32:	695b      	ldr	r3, [r3, #20]
 8003b34:	4313      	orrs	r3, r2
 8003b36:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8003b38:	68fb      	ldr	r3, [r7, #12]
 8003b3a:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8003b3e:	683b      	ldr	r3, [r7, #0]
 8003b40:	69db      	ldr	r3, [r3, #28]
 8003b42:	4313      	orrs	r3, r2
 8003b44:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	68fa      	ldr	r2, [r7, #12]
 8003b4c:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	2200      	movs	r2, #0
 8003b52:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8003b56:	2300      	movs	r3, #0
}
 8003b58:	4618      	mov	r0, r3
 8003b5a:	3714      	adds	r7, #20
 8003b5c:	46bd      	mov	sp, r7
 8003b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b62:	4770      	bx	lr

08003b64 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003b64:	b580      	push	{r7, lr}
 8003b66:	b082      	sub	sp, #8
 8003b68:	af00      	add	r7, sp, #0
 8003b6a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	2b00      	cmp	r3, #0
 8003b70:	d101      	bne.n	8003b76 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003b72:	2301      	movs	r3, #1
 8003b74:	e042      	b.n	8003bfc <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003b7c:	b2db      	uxtb	r3, r3
 8003b7e:	2b00      	cmp	r3, #0
 8003b80:	d106      	bne.n	8003b90 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	2200      	movs	r2, #0
 8003b86:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003b8a:	6878      	ldr	r0, [r7, #4]
 8003b8c:	f7fd fe2a 	bl	80017e4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	2224      	movs	r2, #36	@ 0x24
 8003b94:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	68da      	ldr	r2, [r3, #12]
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003ba6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003ba8:	6878      	ldr	r0, [r7, #4]
 8003baa:	f000 fdd3 	bl	8004754 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	691a      	ldr	r2, [r3, #16]
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003bbc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	695a      	ldr	r2, [r3, #20]
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003bcc:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	68da      	ldr	r2, [r3, #12]
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003bdc:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	2200      	movs	r2, #0
 8003be2:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	2220      	movs	r2, #32
 8003be8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	2220      	movs	r2, #32
 8003bf0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	2200      	movs	r2, #0
 8003bf8:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8003bfa:	2300      	movs	r3, #0
}
 8003bfc:	4618      	mov	r0, r3
 8003bfe:	3708      	adds	r7, #8
 8003c00:	46bd      	mov	sp, r7
 8003c02:	bd80      	pop	{r7, pc}

08003c04 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003c04:	b580      	push	{r7, lr}
 8003c06:	b08a      	sub	sp, #40	@ 0x28
 8003c08:	af02      	add	r7, sp, #8
 8003c0a:	60f8      	str	r0, [r7, #12]
 8003c0c:	60b9      	str	r1, [r7, #8]
 8003c0e:	603b      	str	r3, [r7, #0]
 8003c10:	4613      	mov	r3, r2
 8003c12:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003c14:	2300      	movs	r3, #0
 8003c16:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003c18:	68fb      	ldr	r3, [r7, #12]
 8003c1a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003c1e:	b2db      	uxtb	r3, r3
 8003c20:	2b20      	cmp	r3, #32
 8003c22:	d175      	bne.n	8003d10 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8003c24:	68bb      	ldr	r3, [r7, #8]
 8003c26:	2b00      	cmp	r3, #0
 8003c28:	d002      	beq.n	8003c30 <HAL_UART_Transmit+0x2c>
 8003c2a:	88fb      	ldrh	r3, [r7, #6]
 8003c2c:	2b00      	cmp	r3, #0
 8003c2e:	d101      	bne.n	8003c34 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003c30:	2301      	movs	r3, #1
 8003c32:	e06e      	b.n	8003d12 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003c34:	68fb      	ldr	r3, [r7, #12]
 8003c36:	2200      	movs	r2, #0
 8003c38:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003c3a:	68fb      	ldr	r3, [r7, #12]
 8003c3c:	2221      	movs	r2, #33	@ 0x21
 8003c3e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003c42:	f7fd feaf 	bl	80019a4 <HAL_GetTick>
 8003c46:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003c48:	68fb      	ldr	r3, [r7, #12]
 8003c4a:	88fa      	ldrh	r2, [r7, #6]
 8003c4c:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8003c4e:	68fb      	ldr	r3, [r7, #12]
 8003c50:	88fa      	ldrh	r2, [r7, #6]
 8003c52:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003c54:	68fb      	ldr	r3, [r7, #12]
 8003c56:	689b      	ldr	r3, [r3, #8]
 8003c58:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003c5c:	d108      	bne.n	8003c70 <HAL_UART_Transmit+0x6c>
 8003c5e:	68fb      	ldr	r3, [r7, #12]
 8003c60:	691b      	ldr	r3, [r3, #16]
 8003c62:	2b00      	cmp	r3, #0
 8003c64:	d104      	bne.n	8003c70 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8003c66:	2300      	movs	r3, #0
 8003c68:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003c6a:	68bb      	ldr	r3, [r7, #8]
 8003c6c:	61bb      	str	r3, [r7, #24]
 8003c6e:	e003      	b.n	8003c78 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8003c70:	68bb      	ldr	r3, [r7, #8]
 8003c72:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003c74:	2300      	movs	r3, #0
 8003c76:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003c78:	e02e      	b.n	8003cd8 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003c7a:	683b      	ldr	r3, [r7, #0]
 8003c7c:	9300      	str	r3, [sp, #0]
 8003c7e:	697b      	ldr	r3, [r7, #20]
 8003c80:	2200      	movs	r2, #0
 8003c82:	2180      	movs	r1, #128	@ 0x80
 8003c84:	68f8      	ldr	r0, [r7, #12]
 8003c86:	f000 fb37 	bl	80042f8 <UART_WaitOnFlagUntilTimeout>
 8003c8a:	4603      	mov	r3, r0
 8003c8c:	2b00      	cmp	r3, #0
 8003c8e:	d005      	beq.n	8003c9c <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8003c90:	68fb      	ldr	r3, [r7, #12]
 8003c92:	2220      	movs	r2, #32
 8003c94:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8003c98:	2303      	movs	r3, #3
 8003c9a:	e03a      	b.n	8003d12 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8003c9c:	69fb      	ldr	r3, [r7, #28]
 8003c9e:	2b00      	cmp	r3, #0
 8003ca0:	d10b      	bne.n	8003cba <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003ca2:	69bb      	ldr	r3, [r7, #24]
 8003ca4:	881b      	ldrh	r3, [r3, #0]
 8003ca6:	461a      	mov	r2, r3
 8003ca8:	68fb      	ldr	r3, [r7, #12]
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003cb0:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8003cb2:	69bb      	ldr	r3, [r7, #24]
 8003cb4:	3302      	adds	r3, #2
 8003cb6:	61bb      	str	r3, [r7, #24]
 8003cb8:	e007      	b.n	8003cca <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8003cba:	69fb      	ldr	r3, [r7, #28]
 8003cbc:	781a      	ldrb	r2, [r3, #0]
 8003cbe:	68fb      	ldr	r3, [r7, #12]
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8003cc4:	69fb      	ldr	r3, [r7, #28]
 8003cc6:	3301      	adds	r3, #1
 8003cc8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003cca:	68fb      	ldr	r3, [r7, #12]
 8003ccc:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003cce:	b29b      	uxth	r3, r3
 8003cd0:	3b01      	subs	r3, #1
 8003cd2:	b29a      	uxth	r2, r3
 8003cd4:	68fb      	ldr	r3, [r7, #12]
 8003cd6:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8003cd8:	68fb      	ldr	r3, [r7, #12]
 8003cda:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003cdc:	b29b      	uxth	r3, r3
 8003cde:	2b00      	cmp	r3, #0
 8003ce0:	d1cb      	bne.n	8003c7a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003ce2:	683b      	ldr	r3, [r7, #0]
 8003ce4:	9300      	str	r3, [sp, #0]
 8003ce6:	697b      	ldr	r3, [r7, #20]
 8003ce8:	2200      	movs	r2, #0
 8003cea:	2140      	movs	r1, #64	@ 0x40
 8003cec:	68f8      	ldr	r0, [r7, #12]
 8003cee:	f000 fb03 	bl	80042f8 <UART_WaitOnFlagUntilTimeout>
 8003cf2:	4603      	mov	r3, r0
 8003cf4:	2b00      	cmp	r3, #0
 8003cf6:	d005      	beq.n	8003d04 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003cf8:	68fb      	ldr	r3, [r7, #12]
 8003cfa:	2220      	movs	r2, #32
 8003cfc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8003d00:	2303      	movs	r3, #3
 8003d02:	e006      	b.n	8003d12 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003d04:	68fb      	ldr	r3, [r7, #12]
 8003d06:	2220      	movs	r2, #32
 8003d08:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8003d0c:	2300      	movs	r3, #0
 8003d0e:	e000      	b.n	8003d12 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8003d10:	2302      	movs	r3, #2
  }
}
 8003d12:	4618      	mov	r0, r3
 8003d14:	3720      	adds	r7, #32
 8003d16:	46bd      	mov	sp, r7
 8003d18:	bd80      	pop	{r7, pc}

08003d1a <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003d1a:	b580      	push	{r7, lr}
 8003d1c:	b084      	sub	sp, #16
 8003d1e:	af00      	add	r7, sp, #0
 8003d20:	60f8      	str	r0, [r7, #12]
 8003d22:	60b9      	str	r1, [r7, #8]
 8003d24:	4613      	mov	r3, r2
 8003d26:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003d28:	68fb      	ldr	r3, [r7, #12]
 8003d2a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003d2e:	b2db      	uxtb	r3, r3
 8003d30:	2b20      	cmp	r3, #32
 8003d32:	d112      	bne.n	8003d5a <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8003d34:	68bb      	ldr	r3, [r7, #8]
 8003d36:	2b00      	cmp	r3, #0
 8003d38:	d002      	beq.n	8003d40 <HAL_UART_Receive_IT+0x26>
 8003d3a:	88fb      	ldrh	r3, [r7, #6]
 8003d3c:	2b00      	cmp	r3, #0
 8003d3e:	d101      	bne.n	8003d44 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8003d40:	2301      	movs	r3, #1
 8003d42:	e00b      	b.n	8003d5c <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003d44:	68fb      	ldr	r3, [r7, #12]
 8003d46:	2200      	movs	r2, #0
 8003d48:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8003d4a:	88fb      	ldrh	r3, [r7, #6]
 8003d4c:	461a      	mov	r2, r3
 8003d4e:	68b9      	ldr	r1, [r7, #8]
 8003d50:	68f8      	ldr	r0, [r7, #12]
 8003d52:	f000 fb2a 	bl	80043aa <UART_Start_Receive_IT>
 8003d56:	4603      	mov	r3, r0
 8003d58:	e000      	b.n	8003d5c <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8003d5a:	2302      	movs	r3, #2
  }
}
 8003d5c:	4618      	mov	r0, r3
 8003d5e:	3710      	adds	r7, #16
 8003d60:	46bd      	mov	sp, r7
 8003d62:	bd80      	pop	{r7, pc}

08003d64 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003d64:	b580      	push	{r7, lr}
 8003d66:	b0ba      	sub	sp, #232	@ 0xe8
 8003d68:	af00      	add	r7, sp, #0
 8003d6a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	68db      	ldr	r3, [r3, #12]
 8003d7c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	695b      	ldr	r3, [r3, #20]
 8003d86:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8003d8a:	2300      	movs	r3, #0
 8003d8c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8003d90:	2300      	movs	r3, #0
 8003d92:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8003d96:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003d9a:	f003 030f 	and.w	r3, r3, #15
 8003d9e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8003da2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8003da6:	2b00      	cmp	r3, #0
 8003da8:	d10f      	bne.n	8003dca <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003daa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003dae:	f003 0320 	and.w	r3, r3, #32
 8003db2:	2b00      	cmp	r3, #0
 8003db4:	d009      	beq.n	8003dca <HAL_UART_IRQHandler+0x66>
 8003db6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003dba:	f003 0320 	and.w	r3, r3, #32
 8003dbe:	2b00      	cmp	r3, #0
 8003dc0:	d003      	beq.n	8003dca <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8003dc2:	6878      	ldr	r0, [r7, #4]
 8003dc4:	f000 fc07 	bl	80045d6 <UART_Receive_IT>
      return;
 8003dc8:	e273      	b.n	80042b2 <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8003dca:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8003dce:	2b00      	cmp	r3, #0
 8003dd0:	f000 80de 	beq.w	8003f90 <HAL_UART_IRQHandler+0x22c>
 8003dd4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003dd8:	f003 0301 	and.w	r3, r3, #1
 8003ddc:	2b00      	cmp	r3, #0
 8003dde:	d106      	bne.n	8003dee <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8003de0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003de4:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8003de8:	2b00      	cmp	r3, #0
 8003dea:	f000 80d1 	beq.w	8003f90 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8003dee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003df2:	f003 0301 	and.w	r3, r3, #1
 8003df6:	2b00      	cmp	r3, #0
 8003df8:	d00b      	beq.n	8003e12 <HAL_UART_IRQHandler+0xae>
 8003dfa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003dfe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003e02:	2b00      	cmp	r3, #0
 8003e04:	d005      	beq.n	8003e12 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003e0a:	f043 0201 	orr.w	r2, r3, #1
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003e12:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003e16:	f003 0304 	and.w	r3, r3, #4
 8003e1a:	2b00      	cmp	r3, #0
 8003e1c:	d00b      	beq.n	8003e36 <HAL_UART_IRQHandler+0xd2>
 8003e1e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003e22:	f003 0301 	and.w	r3, r3, #1
 8003e26:	2b00      	cmp	r3, #0
 8003e28:	d005      	beq.n	8003e36 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003e2e:	f043 0202 	orr.w	r2, r3, #2
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003e36:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003e3a:	f003 0302 	and.w	r3, r3, #2
 8003e3e:	2b00      	cmp	r3, #0
 8003e40:	d00b      	beq.n	8003e5a <HAL_UART_IRQHandler+0xf6>
 8003e42:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003e46:	f003 0301 	and.w	r3, r3, #1
 8003e4a:	2b00      	cmp	r3, #0
 8003e4c:	d005      	beq.n	8003e5a <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003e52:	f043 0204 	orr.w	r2, r3, #4
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8003e5a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003e5e:	f003 0308 	and.w	r3, r3, #8
 8003e62:	2b00      	cmp	r3, #0
 8003e64:	d011      	beq.n	8003e8a <HAL_UART_IRQHandler+0x126>
 8003e66:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003e6a:	f003 0320 	and.w	r3, r3, #32
 8003e6e:	2b00      	cmp	r3, #0
 8003e70:	d105      	bne.n	8003e7e <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8003e72:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003e76:	f003 0301 	and.w	r3, r3, #1
 8003e7a:	2b00      	cmp	r3, #0
 8003e7c:	d005      	beq.n	8003e8a <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003e82:	f043 0208 	orr.w	r2, r3, #8
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003e8e:	2b00      	cmp	r3, #0
 8003e90:	f000 820a 	beq.w	80042a8 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003e94:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003e98:	f003 0320 	and.w	r3, r3, #32
 8003e9c:	2b00      	cmp	r3, #0
 8003e9e:	d008      	beq.n	8003eb2 <HAL_UART_IRQHandler+0x14e>
 8003ea0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003ea4:	f003 0320 	and.w	r3, r3, #32
 8003ea8:	2b00      	cmp	r3, #0
 8003eaa:	d002      	beq.n	8003eb2 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8003eac:	6878      	ldr	r0, [r7, #4]
 8003eae:	f000 fb92 	bl	80045d6 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	695b      	ldr	r3, [r3, #20]
 8003eb8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003ebc:	2b40      	cmp	r3, #64	@ 0x40
 8003ebe:	bf0c      	ite	eq
 8003ec0:	2301      	moveq	r3, #1
 8003ec2:	2300      	movne	r3, #0
 8003ec4:	b2db      	uxtb	r3, r3
 8003ec6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003ece:	f003 0308 	and.w	r3, r3, #8
 8003ed2:	2b00      	cmp	r3, #0
 8003ed4:	d103      	bne.n	8003ede <HAL_UART_IRQHandler+0x17a>
 8003ed6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003eda:	2b00      	cmp	r3, #0
 8003edc:	d04f      	beq.n	8003f7e <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8003ede:	6878      	ldr	r0, [r7, #4]
 8003ee0:	f000 fa9d 	bl	800441e <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	695b      	ldr	r3, [r3, #20]
 8003eea:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003eee:	2b40      	cmp	r3, #64	@ 0x40
 8003ef0:	d141      	bne.n	8003f76 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	3314      	adds	r3, #20
 8003ef8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003efc:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8003f00:	e853 3f00 	ldrex	r3, [r3]
 8003f04:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8003f08:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003f0c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003f10:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	3314      	adds	r3, #20
 8003f1a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8003f1e:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8003f22:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f26:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8003f2a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8003f2e:	e841 2300 	strex	r3, r2, [r1]
 8003f32:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8003f36:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8003f3a:	2b00      	cmp	r3, #0
 8003f3c:	d1d9      	bne.n	8003ef2 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003f42:	2b00      	cmp	r3, #0
 8003f44:	d013      	beq.n	8003f6e <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003f4a:	4a8a      	ldr	r2, [pc, #552]	@ (8004174 <HAL_UART_IRQHandler+0x410>)
 8003f4c:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003f52:	4618      	mov	r0, r3
 8003f54:	f7fd feb3 	bl	8001cbe <HAL_DMA_Abort_IT>
 8003f58:	4603      	mov	r3, r0
 8003f5a:	2b00      	cmp	r3, #0
 8003f5c:	d016      	beq.n	8003f8c <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003f62:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003f64:	687a      	ldr	r2, [r7, #4]
 8003f66:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8003f68:	4610      	mov	r0, r2
 8003f6a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003f6c:	e00e      	b.n	8003f8c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8003f6e:	6878      	ldr	r0, [r7, #4]
 8003f70:	f000 f9ac 	bl	80042cc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003f74:	e00a      	b.n	8003f8c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8003f76:	6878      	ldr	r0, [r7, #4]
 8003f78:	f000 f9a8 	bl	80042cc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003f7c:	e006      	b.n	8003f8c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8003f7e:	6878      	ldr	r0, [r7, #4]
 8003f80:	f000 f9a4 	bl	80042cc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	2200      	movs	r2, #0
 8003f88:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8003f8a:	e18d      	b.n	80042a8 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003f8c:	bf00      	nop
    return;
 8003f8e:	e18b      	b.n	80042a8 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f94:	2b01      	cmp	r3, #1
 8003f96:	f040 8167 	bne.w	8004268 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8003f9a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003f9e:	f003 0310 	and.w	r3, r3, #16
 8003fa2:	2b00      	cmp	r3, #0
 8003fa4:	f000 8160 	beq.w	8004268 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 8003fa8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003fac:	f003 0310 	and.w	r3, r3, #16
 8003fb0:	2b00      	cmp	r3, #0
 8003fb2:	f000 8159 	beq.w	8004268 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003fb6:	2300      	movs	r3, #0
 8003fb8:	60bb      	str	r3, [r7, #8]
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	60bb      	str	r3, [r7, #8]
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	685b      	ldr	r3, [r3, #4]
 8003fc8:	60bb      	str	r3, [r7, #8]
 8003fca:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	695b      	ldr	r3, [r3, #20]
 8003fd2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003fd6:	2b40      	cmp	r3, #64	@ 0x40
 8003fd8:	f040 80ce 	bne.w	8004178 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	685b      	ldr	r3, [r3, #4]
 8003fe4:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8003fe8:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8003fec:	2b00      	cmp	r3, #0
 8003fee:	f000 80a9 	beq.w	8004144 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8003ff6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8003ffa:	429a      	cmp	r2, r3
 8003ffc:	f080 80a2 	bcs.w	8004144 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004006:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800400c:	69db      	ldr	r3, [r3, #28]
 800400e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004012:	f000 8088 	beq.w	8004126 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	330c      	adds	r3, #12
 800401c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004020:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8004024:	e853 3f00 	ldrex	r3, [r3]
 8004028:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800402c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004030:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004034:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	330c      	adds	r3, #12
 800403e:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8004042:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8004046:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800404a:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800404e:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8004052:	e841 2300 	strex	r3, r2, [r1]
 8004056:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800405a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800405e:	2b00      	cmp	r3, #0
 8004060:	d1d9      	bne.n	8004016 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	3314      	adds	r3, #20
 8004068:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800406a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800406c:	e853 3f00 	ldrex	r3, [r3]
 8004070:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8004072:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004074:	f023 0301 	bic.w	r3, r3, #1
 8004078:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	3314      	adds	r3, #20
 8004082:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8004086:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800408a:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800408c:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800408e:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8004092:	e841 2300 	strex	r3, r2, [r1]
 8004096:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8004098:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800409a:	2b00      	cmp	r3, #0
 800409c:	d1e1      	bne.n	8004062 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	3314      	adds	r3, #20
 80040a4:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80040a6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80040a8:	e853 3f00 	ldrex	r3, [r3]
 80040ac:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80040ae:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80040b0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80040b4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	3314      	adds	r3, #20
 80040be:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80040c2:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80040c4:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80040c6:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80040c8:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80040ca:	e841 2300 	strex	r3, r2, [r1]
 80040ce:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80040d0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80040d2:	2b00      	cmp	r3, #0
 80040d4:	d1e3      	bne.n	800409e <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	2220      	movs	r2, #32
 80040da:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	2200      	movs	r2, #0
 80040e2:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	330c      	adds	r3, #12
 80040ea:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80040ec:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80040ee:	e853 3f00 	ldrex	r3, [r3]
 80040f2:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80040f4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80040f6:	f023 0310 	bic.w	r3, r3, #16
 80040fa:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	330c      	adds	r3, #12
 8004104:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8004108:	65ba      	str	r2, [r7, #88]	@ 0x58
 800410a:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800410c:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800410e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8004110:	e841 2300 	strex	r3, r2, [r1]
 8004114:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8004116:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004118:	2b00      	cmp	r3, #0
 800411a:	d1e3      	bne.n	80040e4 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004120:	4618      	mov	r0, r3
 8004122:	f7fd fd5c 	bl	8001bde <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	2202      	movs	r2, #2
 800412a:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004134:	b29b      	uxth	r3, r3
 8004136:	1ad3      	subs	r3, r2, r3
 8004138:	b29b      	uxth	r3, r3
 800413a:	4619      	mov	r1, r3
 800413c:	6878      	ldr	r0, [r7, #4]
 800413e:	f000 f8cf 	bl	80042e0 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8004142:	e0b3      	b.n	80042ac <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004148:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800414c:	429a      	cmp	r2, r3
 800414e:	f040 80ad 	bne.w	80042ac <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004156:	69db      	ldr	r3, [r3, #28]
 8004158:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800415c:	f040 80a6 	bne.w	80042ac <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	2202      	movs	r2, #2
 8004164:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800416a:	4619      	mov	r1, r3
 800416c:	6878      	ldr	r0, [r7, #4]
 800416e:	f000 f8b7 	bl	80042e0 <HAL_UARTEx_RxEventCallback>
      return;
 8004172:	e09b      	b.n	80042ac <HAL_UART_IRQHandler+0x548>
 8004174:	080044e5 	.word	0x080044e5
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004180:	b29b      	uxth	r3, r3
 8004182:	1ad3      	subs	r3, r2, r3
 8004184:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800418c:	b29b      	uxth	r3, r3
 800418e:	2b00      	cmp	r3, #0
 8004190:	f000 808e 	beq.w	80042b0 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 8004194:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8004198:	2b00      	cmp	r3, #0
 800419a:	f000 8089 	beq.w	80042b0 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	330c      	adds	r3, #12
 80041a4:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80041a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80041a8:	e853 3f00 	ldrex	r3, [r3]
 80041ac:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80041ae:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80041b0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80041b4:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	330c      	adds	r3, #12
 80041be:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 80041c2:	647a      	str	r2, [r7, #68]	@ 0x44
 80041c4:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80041c6:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80041c8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80041ca:	e841 2300 	strex	r3, r2, [r1]
 80041ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80041d0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80041d2:	2b00      	cmp	r3, #0
 80041d4:	d1e3      	bne.n	800419e <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	3314      	adds	r3, #20
 80041dc:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80041de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80041e0:	e853 3f00 	ldrex	r3, [r3]
 80041e4:	623b      	str	r3, [r7, #32]
   return(result);
 80041e6:	6a3b      	ldr	r3, [r7, #32]
 80041e8:	f023 0301 	bic.w	r3, r3, #1
 80041ec:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	3314      	adds	r3, #20
 80041f6:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80041fa:	633a      	str	r2, [r7, #48]	@ 0x30
 80041fc:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80041fe:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004200:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004202:	e841 2300 	strex	r3, r2, [r1]
 8004206:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004208:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800420a:	2b00      	cmp	r3, #0
 800420c:	d1e3      	bne.n	80041d6 <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	2220      	movs	r2, #32
 8004212:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	2200      	movs	r2, #0
 800421a:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	330c      	adds	r3, #12
 8004222:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004224:	693b      	ldr	r3, [r7, #16]
 8004226:	e853 3f00 	ldrex	r3, [r3]
 800422a:	60fb      	str	r3, [r7, #12]
   return(result);
 800422c:	68fb      	ldr	r3, [r7, #12]
 800422e:	f023 0310 	bic.w	r3, r3, #16
 8004232:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	330c      	adds	r3, #12
 800423c:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8004240:	61fa      	str	r2, [r7, #28]
 8004242:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004244:	69b9      	ldr	r1, [r7, #24]
 8004246:	69fa      	ldr	r2, [r7, #28]
 8004248:	e841 2300 	strex	r3, r2, [r1]
 800424c:	617b      	str	r3, [r7, #20]
   return(result);
 800424e:	697b      	ldr	r3, [r7, #20]
 8004250:	2b00      	cmp	r3, #0
 8004252:	d1e3      	bne.n	800421c <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	2202      	movs	r2, #2
 8004258:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800425a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800425e:	4619      	mov	r1, r3
 8004260:	6878      	ldr	r0, [r7, #4]
 8004262:	f000 f83d 	bl	80042e0 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8004266:	e023      	b.n	80042b0 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8004268:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800426c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004270:	2b00      	cmp	r3, #0
 8004272:	d009      	beq.n	8004288 <HAL_UART_IRQHandler+0x524>
 8004274:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004278:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800427c:	2b00      	cmp	r3, #0
 800427e:	d003      	beq.n	8004288 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 8004280:	6878      	ldr	r0, [r7, #4]
 8004282:	f000 f940 	bl	8004506 <UART_Transmit_IT>
    return;
 8004286:	e014      	b.n	80042b2 <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8004288:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800428c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004290:	2b00      	cmp	r3, #0
 8004292:	d00e      	beq.n	80042b2 <HAL_UART_IRQHandler+0x54e>
 8004294:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004298:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800429c:	2b00      	cmp	r3, #0
 800429e:	d008      	beq.n	80042b2 <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 80042a0:	6878      	ldr	r0, [r7, #4]
 80042a2:	f000 f980 	bl	80045a6 <UART_EndTransmit_IT>
    return;
 80042a6:	e004      	b.n	80042b2 <HAL_UART_IRQHandler+0x54e>
    return;
 80042a8:	bf00      	nop
 80042aa:	e002      	b.n	80042b2 <HAL_UART_IRQHandler+0x54e>
      return;
 80042ac:	bf00      	nop
 80042ae:	e000      	b.n	80042b2 <HAL_UART_IRQHandler+0x54e>
      return;
 80042b0:	bf00      	nop
  }
}
 80042b2:	37e8      	adds	r7, #232	@ 0xe8
 80042b4:	46bd      	mov	sp, r7
 80042b6:	bd80      	pop	{r7, pc}

080042b8 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80042b8:	b480      	push	{r7}
 80042ba:	b083      	sub	sp, #12
 80042bc:	af00      	add	r7, sp, #0
 80042be:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80042c0:	bf00      	nop
 80042c2:	370c      	adds	r7, #12
 80042c4:	46bd      	mov	sp, r7
 80042c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042ca:	4770      	bx	lr

080042cc <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80042cc:	b480      	push	{r7}
 80042ce:	b083      	sub	sp, #12
 80042d0:	af00      	add	r7, sp, #0
 80042d2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80042d4:	bf00      	nop
 80042d6:	370c      	adds	r7, #12
 80042d8:	46bd      	mov	sp, r7
 80042da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042de:	4770      	bx	lr

080042e0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80042e0:	b480      	push	{r7}
 80042e2:	b083      	sub	sp, #12
 80042e4:	af00      	add	r7, sp, #0
 80042e6:	6078      	str	r0, [r7, #4]
 80042e8:	460b      	mov	r3, r1
 80042ea:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80042ec:	bf00      	nop
 80042ee:	370c      	adds	r7, #12
 80042f0:	46bd      	mov	sp, r7
 80042f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042f6:	4770      	bx	lr

080042f8 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80042f8:	b580      	push	{r7, lr}
 80042fa:	b086      	sub	sp, #24
 80042fc:	af00      	add	r7, sp, #0
 80042fe:	60f8      	str	r0, [r7, #12]
 8004300:	60b9      	str	r1, [r7, #8]
 8004302:	603b      	str	r3, [r7, #0]
 8004304:	4613      	mov	r3, r2
 8004306:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004308:	e03b      	b.n	8004382 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800430a:	6a3b      	ldr	r3, [r7, #32]
 800430c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004310:	d037      	beq.n	8004382 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004312:	f7fd fb47 	bl	80019a4 <HAL_GetTick>
 8004316:	4602      	mov	r2, r0
 8004318:	683b      	ldr	r3, [r7, #0]
 800431a:	1ad3      	subs	r3, r2, r3
 800431c:	6a3a      	ldr	r2, [r7, #32]
 800431e:	429a      	cmp	r2, r3
 8004320:	d302      	bcc.n	8004328 <UART_WaitOnFlagUntilTimeout+0x30>
 8004322:	6a3b      	ldr	r3, [r7, #32]
 8004324:	2b00      	cmp	r3, #0
 8004326:	d101      	bne.n	800432c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004328:	2303      	movs	r3, #3
 800432a:	e03a      	b.n	80043a2 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800432c:	68fb      	ldr	r3, [r7, #12]
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	68db      	ldr	r3, [r3, #12]
 8004332:	f003 0304 	and.w	r3, r3, #4
 8004336:	2b00      	cmp	r3, #0
 8004338:	d023      	beq.n	8004382 <UART_WaitOnFlagUntilTimeout+0x8a>
 800433a:	68bb      	ldr	r3, [r7, #8]
 800433c:	2b80      	cmp	r3, #128	@ 0x80
 800433e:	d020      	beq.n	8004382 <UART_WaitOnFlagUntilTimeout+0x8a>
 8004340:	68bb      	ldr	r3, [r7, #8]
 8004342:	2b40      	cmp	r3, #64	@ 0x40
 8004344:	d01d      	beq.n	8004382 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004346:	68fb      	ldr	r3, [r7, #12]
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	f003 0308 	and.w	r3, r3, #8
 8004350:	2b08      	cmp	r3, #8
 8004352:	d116      	bne.n	8004382 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8004354:	2300      	movs	r3, #0
 8004356:	617b      	str	r3, [r7, #20]
 8004358:	68fb      	ldr	r3, [r7, #12]
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	617b      	str	r3, [r7, #20]
 8004360:	68fb      	ldr	r3, [r7, #12]
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	685b      	ldr	r3, [r3, #4]
 8004366:	617b      	str	r3, [r7, #20]
 8004368:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800436a:	68f8      	ldr	r0, [r7, #12]
 800436c:	f000 f857 	bl	800441e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004370:	68fb      	ldr	r3, [r7, #12]
 8004372:	2208      	movs	r2, #8
 8004374:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004376:	68fb      	ldr	r3, [r7, #12]
 8004378:	2200      	movs	r2, #0
 800437a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800437e:	2301      	movs	r3, #1
 8004380:	e00f      	b.n	80043a2 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004382:	68fb      	ldr	r3, [r7, #12]
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	681a      	ldr	r2, [r3, #0]
 8004388:	68bb      	ldr	r3, [r7, #8]
 800438a:	4013      	ands	r3, r2
 800438c:	68ba      	ldr	r2, [r7, #8]
 800438e:	429a      	cmp	r2, r3
 8004390:	bf0c      	ite	eq
 8004392:	2301      	moveq	r3, #1
 8004394:	2300      	movne	r3, #0
 8004396:	b2db      	uxtb	r3, r3
 8004398:	461a      	mov	r2, r3
 800439a:	79fb      	ldrb	r3, [r7, #7]
 800439c:	429a      	cmp	r2, r3
 800439e:	d0b4      	beq.n	800430a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80043a0:	2300      	movs	r3, #0
}
 80043a2:	4618      	mov	r0, r3
 80043a4:	3718      	adds	r7, #24
 80043a6:	46bd      	mov	sp, r7
 80043a8:	bd80      	pop	{r7, pc}

080043aa <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80043aa:	b480      	push	{r7}
 80043ac:	b085      	sub	sp, #20
 80043ae:	af00      	add	r7, sp, #0
 80043b0:	60f8      	str	r0, [r7, #12]
 80043b2:	60b9      	str	r1, [r7, #8]
 80043b4:	4613      	mov	r3, r2
 80043b6:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80043b8:	68fb      	ldr	r3, [r7, #12]
 80043ba:	68ba      	ldr	r2, [r7, #8]
 80043bc:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 80043be:	68fb      	ldr	r3, [r7, #12]
 80043c0:	88fa      	ldrh	r2, [r7, #6]
 80043c2:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 80043c4:	68fb      	ldr	r3, [r7, #12]
 80043c6:	88fa      	ldrh	r2, [r7, #6]
 80043c8:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80043ca:	68fb      	ldr	r3, [r7, #12]
 80043cc:	2200      	movs	r2, #0
 80043ce:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80043d0:	68fb      	ldr	r3, [r7, #12]
 80043d2:	2222      	movs	r2, #34	@ 0x22
 80043d4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 80043d8:	68fb      	ldr	r3, [r7, #12]
 80043da:	691b      	ldr	r3, [r3, #16]
 80043dc:	2b00      	cmp	r3, #0
 80043de:	d007      	beq.n	80043f0 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80043e0:	68fb      	ldr	r3, [r7, #12]
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	68da      	ldr	r2, [r3, #12]
 80043e6:	68fb      	ldr	r3, [r7, #12]
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80043ee:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80043f0:	68fb      	ldr	r3, [r7, #12]
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	695a      	ldr	r2, [r3, #20]
 80043f6:	68fb      	ldr	r3, [r7, #12]
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	f042 0201 	orr.w	r2, r2, #1
 80043fe:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8004400:	68fb      	ldr	r3, [r7, #12]
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	68da      	ldr	r2, [r3, #12]
 8004406:	68fb      	ldr	r3, [r7, #12]
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	f042 0220 	orr.w	r2, r2, #32
 800440e:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8004410:	2300      	movs	r3, #0
}
 8004412:	4618      	mov	r0, r3
 8004414:	3714      	adds	r7, #20
 8004416:	46bd      	mov	sp, r7
 8004418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800441c:	4770      	bx	lr

0800441e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800441e:	b480      	push	{r7}
 8004420:	b095      	sub	sp, #84	@ 0x54
 8004422:	af00      	add	r7, sp, #0
 8004424:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	330c      	adds	r3, #12
 800442c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800442e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004430:	e853 3f00 	ldrex	r3, [r3]
 8004434:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004436:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004438:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800443c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	330c      	adds	r3, #12
 8004444:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004446:	643a      	str	r2, [r7, #64]	@ 0x40
 8004448:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800444a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800444c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800444e:	e841 2300 	strex	r3, r2, [r1]
 8004452:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004454:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004456:	2b00      	cmp	r3, #0
 8004458:	d1e5      	bne.n	8004426 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	3314      	adds	r3, #20
 8004460:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004462:	6a3b      	ldr	r3, [r7, #32]
 8004464:	e853 3f00 	ldrex	r3, [r3]
 8004468:	61fb      	str	r3, [r7, #28]
   return(result);
 800446a:	69fb      	ldr	r3, [r7, #28]
 800446c:	f023 0301 	bic.w	r3, r3, #1
 8004470:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	3314      	adds	r3, #20
 8004478:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800447a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800447c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800447e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004480:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004482:	e841 2300 	strex	r3, r2, [r1]
 8004486:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004488:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800448a:	2b00      	cmp	r3, #0
 800448c:	d1e5      	bne.n	800445a <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004492:	2b01      	cmp	r3, #1
 8004494:	d119      	bne.n	80044ca <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	330c      	adds	r3, #12
 800449c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800449e:	68fb      	ldr	r3, [r7, #12]
 80044a0:	e853 3f00 	ldrex	r3, [r3]
 80044a4:	60bb      	str	r3, [r7, #8]
   return(result);
 80044a6:	68bb      	ldr	r3, [r7, #8]
 80044a8:	f023 0310 	bic.w	r3, r3, #16
 80044ac:	647b      	str	r3, [r7, #68]	@ 0x44
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	330c      	adds	r3, #12
 80044b4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80044b6:	61ba      	str	r2, [r7, #24]
 80044b8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80044ba:	6979      	ldr	r1, [r7, #20]
 80044bc:	69ba      	ldr	r2, [r7, #24]
 80044be:	e841 2300 	strex	r3, r2, [r1]
 80044c2:	613b      	str	r3, [r7, #16]
   return(result);
 80044c4:	693b      	ldr	r3, [r7, #16]
 80044c6:	2b00      	cmp	r3, #0
 80044c8:	d1e5      	bne.n	8004496 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	2220      	movs	r2, #32
 80044ce:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	2200      	movs	r2, #0
 80044d6:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80044d8:	bf00      	nop
 80044da:	3754      	adds	r7, #84	@ 0x54
 80044dc:	46bd      	mov	sp, r7
 80044de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044e2:	4770      	bx	lr

080044e4 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80044e4:	b580      	push	{r7, lr}
 80044e6:	b084      	sub	sp, #16
 80044e8:	af00      	add	r7, sp, #0
 80044ea:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80044f0:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80044f2:	68fb      	ldr	r3, [r7, #12]
 80044f4:	2200      	movs	r2, #0
 80044f6:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80044f8:	68f8      	ldr	r0, [r7, #12]
 80044fa:	f7ff fee7 	bl	80042cc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80044fe:	bf00      	nop
 8004500:	3710      	adds	r7, #16
 8004502:	46bd      	mov	sp, r7
 8004504:	bd80      	pop	{r7, pc}

08004506 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8004506:	b480      	push	{r7}
 8004508:	b085      	sub	sp, #20
 800450a:	af00      	add	r7, sp, #0
 800450c:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004514:	b2db      	uxtb	r3, r3
 8004516:	2b21      	cmp	r3, #33	@ 0x21
 8004518:	d13e      	bne.n	8004598 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	689b      	ldr	r3, [r3, #8]
 800451e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004522:	d114      	bne.n	800454e <UART_Transmit_IT+0x48>
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	691b      	ldr	r3, [r3, #16]
 8004528:	2b00      	cmp	r3, #0
 800452a:	d110      	bne.n	800454e <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	6a1b      	ldr	r3, [r3, #32]
 8004530:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8004532:	68fb      	ldr	r3, [r7, #12]
 8004534:	881b      	ldrh	r3, [r3, #0]
 8004536:	461a      	mov	r2, r3
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004540:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	6a1b      	ldr	r3, [r3, #32]
 8004546:	1c9a      	adds	r2, r3, #2
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	621a      	str	r2, [r3, #32]
 800454c:	e008      	b.n	8004560 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	6a1b      	ldr	r3, [r3, #32]
 8004552:	1c59      	adds	r1, r3, #1
 8004554:	687a      	ldr	r2, [r7, #4]
 8004556:	6211      	str	r1, [r2, #32]
 8004558:	781a      	ldrb	r2, [r3, #0]
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004564:	b29b      	uxth	r3, r3
 8004566:	3b01      	subs	r3, #1
 8004568:	b29b      	uxth	r3, r3
 800456a:	687a      	ldr	r2, [r7, #4]
 800456c:	4619      	mov	r1, r3
 800456e:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8004570:	2b00      	cmp	r3, #0
 8004572:	d10f      	bne.n	8004594 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	681b      	ldr	r3, [r3, #0]
 8004578:	68da      	ldr	r2, [r3, #12]
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004582:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	68da      	ldr	r2, [r3, #12]
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004592:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8004594:	2300      	movs	r3, #0
 8004596:	e000      	b.n	800459a <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8004598:	2302      	movs	r3, #2
  }
}
 800459a:	4618      	mov	r0, r3
 800459c:	3714      	adds	r7, #20
 800459e:	46bd      	mov	sp, r7
 80045a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045a4:	4770      	bx	lr

080045a6 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80045a6:	b580      	push	{r7, lr}
 80045a8:	b082      	sub	sp, #8
 80045aa:	af00      	add	r7, sp, #0
 80045ac:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	68da      	ldr	r2, [r3, #12]
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80045bc:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	2220      	movs	r2, #32
 80045c2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80045c6:	6878      	ldr	r0, [r7, #4]
 80045c8:	f7ff fe76 	bl	80042b8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80045cc:	2300      	movs	r3, #0
}
 80045ce:	4618      	mov	r0, r3
 80045d0:	3708      	adds	r7, #8
 80045d2:	46bd      	mov	sp, r7
 80045d4:	bd80      	pop	{r7, pc}

080045d6 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80045d6:	b580      	push	{r7, lr}
 80045d8:	b08c      	sub	sp, #48	@ 0x30
 80045da:	af00      	add	r7, sp, #0
 80045dc:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 80045de:	2300      	movs	r3, #0
 80045e0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 80045e2:	2300      	movs	r3, #0
 80045e4:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80045ec:	b2db      	uxtb	r3, r3
 80045ee:	2b22      	cmp	r3, #34	@ 0x22
 80045f0:	f040 80aa 	bne.w	8004748 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	689b      	ldr	r3, [r3, #8]
 80045f8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80045fc:	d115      	bne.n	800462a <UART_Receive_IT+0x54>
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	691b      	ldr	r3, [r3, #16]
 8004602:	2b00      	cmp	r3, #0
 8004604:	d111      	bne.n	800462a <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800460a:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	685b      	ldr	r3, [r3, #4]
 8004612:	b29b      	uxth	r3, r3
 8004614:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004618:	b29a      	uxth	r2, r3
 800461a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800461c:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004622:	1c9a      	adds	r2, r3, #2
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	629a      	str	r2, [r3, #40]	@ 0x28
 8004628:	e024      	b.n	8004674 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800462e:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	689b      	ldr	r3, [r3, #8]
 8004634:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004638:	d007      	beq.n	800464a <UART_Receive_IT+0x74>
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	689b      	ldr	r3, [r3, #8]
 800463e:	2b00      	cmp	r3, #0
 8004640:	d10a      	bne.n	8004658 <UART_Receive_IT+0x82>
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	691b      	ldr	r3, [r3, #16]
 8004646:	2b00      	cmp	r3, #0
 8004648:	d106      	bne.n	8004658 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	685b      	ldr	r3, [r3, #4]
 8004650:	b2da      	uxtb	r2, r3
 8004652:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004654:	701a      	strb	r2, [r3, #0]
 8004656:	e008      	b.n	800466a <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	685b      	ldr	r3, [r3, #4]
 800465e:	b2db      	uxtb	r3, r3
 8004660:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004664:	b2da      	uxtb	r2, r3
 8004666:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004668:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800466e:	1c5a      	adds	r2, r3, #1
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004678:	b29b      	uxth	r3, r3
 800467a:	3b01      	subs	r3, #1
 800467c:	b29b      	uxth	r3, r3
 800467e:	687a      	ldr	r2, [r7, #4]
 8004680:	4619      	mov	r1, r3
 8004682:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8004684:	2b00      	cmp	r3, #0
 8004686:	d15d      	bne.n	8004744 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	68da      	ldr	r2, [r3, #12]
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	f022 0220 	bic.w	r2, r2, #32
 8004696:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	68da      	ldr	r2, [r3, #12]
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80046a6:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	695a      	ldr	r2, [r3, #20]
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	f022 0201 	bic.w	r2, r2, #1
 80046b6:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	2220      	movs	r2, #32
 80046bc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	2200      	movs	r2, #0
 80046c4:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80046ca:	2b01      	cmp	r3, #1
 80046cc:	d135      	bne.n	800473a <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	2200      	movs	r2, #0
 80046d2:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	330c      	adds	r3, #12
 80046da:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80046dc:	697b      	ldr	r3, [r7, #20]
 80046de:	e853 3f00 	ldrex	r3, [r3]
 80046e2:	613b      	str	r3, [r7, #16]
   return(result);
 80046e4:	693b      	ldr	r3, [r7, #16]
 80046e6:	f023 0310 	bic.w	r3, r3, #16
 80046ea:	627b      	str	r3, [r7, #36]	@ 0x24
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	330c      	adds	r3, #12
 80046f2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80046f4:	623a      	str	r2, [r7, #32]
 80046f6:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80046f8:	69f9      	ldr	r1, [r7, #28]
 80046fa:	6a3a      	ldr	r2, [r7, #32]
 80046fc:	e841 2300 	strex	r3, r2, [r1]
 8004700:	61bb      	str	r3, [r7, #24]
   return(result);
 8004702:	69bb      	ldr	r3, [r7, #24]
 8004704:	2b00      	cmp	r3, #0
 8004706:	d1e5      	bne.n	80046d4 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	f003 0310 	and.w	r3, r3, #16
 8004712:	2b10      	cmp	r3, #16
 8004714:	d10a      	bne.n	800472c <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004716:	2300      	movs	r3, #0
 8004718:	60fb      	str	r3, [r7, #12]
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	60fb      	str	r3, [r7, #12]
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	685b      	ldr	r3, [r3, #4]
 8004728:	60fb      	str	r3, [r7, #12]
 800472a:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004730:	4619      	mov	r1, r3
 8004732:	6878      	ldr	r0, [r7, #4]
 8004734:	f7ff fdd4 	bl	80042e0 <HAL_UARTEx_RxEventCallback>
 8004738:	e002      	b.n	8004740 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800473a:	6878      	ldr	r0, [r7, #4]
 800473c:	f7fc f97a 	bl	8000a34 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8004740:	2300      	movs	r3, #0
 8004742:	e002      	b.n	800474a <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8004744:	2300      	movs	r3, #0
 8004746:	e000      	b.n	800474a <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8004748:	2302      	movs	r3, #2
  }
}
 800474a:	4618      	mov	r0, r3
 800474c:	3730      	adds	r7, #48	@ 0x30
 800474e:	46bd      	mov	sp, r7
 8004750:	bd80      	pop	{r7, pc}
	...

08004754 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004754:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004758:	b0c0      	sub	sp, #256	@ 0x100
 800475a:	af00      	add	r7, sp, #0
 800475c:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004760:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	691b      	ldr	r3, [r3, #16]
 8004768:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 800476c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004770:	68d9      	ldr	r1, [r3, #12]
 8004772:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004776:	681a      	ldr	r2, [r3, #0]
 8004778:	ea40 0301 	orr.w	r3, r0, r1
 800477c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800477e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004782:	689a      	ldr	r2, [r3, #8]
 8004784:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004788:	691b      	ldr	r3, [r3, #16]
 800478a:	431a      	orrs	r2, r3
 800478c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004790:	695b      	ldr	r3, [r3, #20]
 8004792:	431a      	orrs	r2, r3
 8004794:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004798:	69db      	ldr	r3, [r3, #28]
 800479a:	4313      	orrs	r3, r2
 800479c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80047a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	68db      	ldr	r3, [r3, #12]
 80047a8:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 80047ac:	f021 010c 	bic.w	r1, r1, #12
 80047b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80047b4:	681a      	ldr	r2, [r3, #0]
 80047b6:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80047ba:	430b      	orrs	r3, r1
 80047bc:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80047be:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	695b      	ldr	r3, [r3, #20]
 80047c6:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80047ca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80047ce:	6999      	ldr	r1, [r3, #24]
 80047d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80047d4:	681a      	ldr	r2, [r3, #0]
 80047d6:	ea40 0301 	orr.w	r3, r0, r1
 80047da:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80047dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80047e0:	681a      	ldr	r2, [r3, #0]
 80047e2:	4b8f      	ldr	r3, [pc, #572]	@ (8004a20 <UART_SetConfig+0x2cc>)
 80047e4:	429a      	cmp	r2, r3
 80047e6:	d005      	beq.n	80047f4 <UART_SetConfig+0xa0>
 80047e8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80047ec:	681a      	ldr	r2, [r3, #0]
 80047ee:	4b8d      	ldr	r3, [pc, #564]	@ (8004a24 <UART_SetConfig+0x2d0>)
 80047f0:	429a      	cmp	r2, r3
 80047f2:	d104      	bne.n	80047fe <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80047f4:	f7fd fd6c 	bl	80022d0 <HAL_RCC_GetPCLK2Freq>
 80047f8:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80047fc:	e003      	b.n	8004806 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80047fe:	f7fd fd53 	bl	80022a8 <HAL_RCC_GetPCLK1Freq>
 8004802:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004806:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800480a:	69db      	ldr	r3, [r3, #28]
 800480c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004810:	f040 810c 	bne.w	8004a2c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004814:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004818:	2200      	movs	r2, #0
 800481a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800481e:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8004822:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8004826:	4622      	mov	r2, r4
 8004828:	462b      	mov	r3, r5
 800482a:	1891      	adds	r1, r2, r2
 800482c:	65b9      	str	r1, [r7, #88]	@ 0x58
 800482e:	415b      	adcs	r3, r3
 8004830:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004832:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8004836:	4621      	mov	r1, r4
 8004838:	eb12 0801 	adds.w	r8, r2, r1
 800483c:	4629      	mov	r1, r5
 800483e:	eb43 0901 	adc.w	r9, r3, r1
 8004842:	f04f 0200 	mov.w	r2, #0
 8004846:	f04f 0300 	mov.w	r3, #0
 800484a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800484e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004852:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004856:	4690      	mov	r8, r2
 8004858:	4699      	mov	r9, r3
 800485a:	4623      	mov	r3, r4
 800485c:	eb18 0303 	adds.w	r3, r8, r3
 8004860:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8004864:	462b      	mov	r3, r5
 8004866:	eb49 0303 	adc.w	r3, r9, r3
 800486a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800486e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004872:	685b      	ldr	r3, [r3, #4]
 8004874:	2200      	movs	r2, #0
 8004876:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800487a:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800487e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8004882:	460b      	mov	r3, r1
 8004884:	18db      	adds	r3, r3, r3
 8004886:	653b      	str	r3, [r7, #80]	@ 0x50
 8004888:	4613      	mov	r3, r2
 800488a:	eb42 0303 	adc.w	r3, r2, r3
 800488e:	657b      	str	r3, [r7, #84]	@ 0x54
 8004890:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8004894:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8004898:	f7fb fece 	bl	8000638 <__aeabi_uldivmod>
 800489c:	4602      	mov	r2, r0
 800489e:	460b      	mov	r3, r1
 80048a0:	4b61      	ldr	r3, [pc, #388]	@ (8004a28 <UART_SetConfig+0x2d4>)
 80048a2:	fba3 2302 	umull	r2, r3, r3, r2
 80048a6:	095b      	lsrs	r3, r3, #5
 80048a8:	011c      	lsls	r4, r3, #4
 80048aa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80048ae:	2200      	movs	r2, #0
 80048b0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80048b4:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80048b8:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80048bc:	4642      	mov	r2, r8
 80048be:	464b      	mov	r3, r9
 80048c0:	1891      	adds	r1, r2, r2
 80048c2:	64b9      	str	r1, [r7, #72]	@ 0x48
 80048c4:	415b      	adcs	r3, r3
 80048c6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80048c8:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80048cc:	4641      	mov	r1, r8
 80048ce:	eb12 0a01 	adds.w	sl, r2, r1
 80048d2:	4649      	mov	r1, r9
 80048d4:	eb43 0b01 	adc.w	fp, r3, r1
 80048d8:	f04f 0200 	mov.w	r2, #0
 80048dc:	f04f 0300 	mov.w	r3, #0
 80048e0:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80048e4:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80048e8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80048ec:	4692      	mov	sl, r2
 80048ee:	469b      	mov	fp, r3
 80048f0:	4643      	mov	r3, r8
 80048f2:	eb1a 0303 	adds.w	r3, sl, r3
 80048f6:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80048fa:	464b      	mov	r3, r9
 80048fc:	eb4b 0303 	adc.w	r3, fp, r3
 8004900:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8004904:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004908:	685b      	ldr	r3, [r3, #4]
 800490a:	2200      	movs	r2, #0
 800490c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004910:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8004914:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8004918:	460b      	mov	r3, r1
 800491a:	18db      	adds	r3, r3, r3
 800491c:	643b      	str	r3, [r7, #64]	@ 0x40
 800491e:	4613      	mov	r3, r2
 8004920:	eb42 0303 	adc.w	r3, r2, r3
 8004924:	647b      	str	r3, [r7, #68]	@ 0x44
 8004926:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800492a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800492e:	f7fb fe83 	bl	8000638 <__aeabi_uldivmod>
 8004932:	4602      	mov	r2, r0
 8004934:	460b      	mov	r3, r1
 8004936:	4611      	mov	r1, r2
 8004938:	4b3b      	ldr	r3, [pc, #236]	@ (8004a28 <UART_SetConfig+0x2d4>)
 800493a:	fba3 2301 	umull	r2, r3, r3, r1
 800493e:	095b      	lsrs	r3, r3, #5
 8004940:	2264      	movs	r2, #100	@ 0x64
 8004942:	fb02 f303 	mul.w	r3, r2, r3
 8004946:	1acb      	subs	r3, r1, r3
 8004948:	00db      	lsls	r3, r3, #3
 800494a:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800494e:	4b36      	ldr	r3, [pc, #216]	@ (8004a28 <UART_SetConfig+0x2d4>)
 8004950:	fba3 2302 	umull	r2, r3, r3, r2
 8004954:	095b      	lsrs	r3, r3, #5
 8004956:	005b      	lsls	r3, r3, #1
 8004958:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 800495c:	441c      	add	r4, r3
 800495e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004962:	2200      	movs	r2, #0
 8004964:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004968:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 800496c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8004970:	4642      	mov	r2, r8
 8004972:	464b      	mov	r3, r9
 8004974:	1891      	adds	r1, r2, r2
 8004976:	63b9      	str	r1, [r7, #56]	@ 0x38
 8004978:	415b      	adcs	r3, r3
 800497a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800497c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8004980:	4641      	mov	r1, r8
 8004982:	1851      	adds	r1, r2, r1
 8004984:	6339      	str	r1, [r7, #48]	@ 0x30
 8004986:	4649      	mov	r1, r9
 8004988:	414b      	adcs	r3, r1
 800498a:	637b      	str	r3, [r7, #52]	@ 0x34
 800498c:	f04f 0200 	mov.w	r2, #0
 8004990:	f04f 0300 	mov.w	r3, #0
 8004994:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8004998:	4659      	mov	r1, fp
 800499a:	00cb      	lsls	r3, r1, #3
 800499c:	4651      	mov	r1, sl
 800499e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80049a2:	4651      	mov	r1, sl
 80049a4:	00ca      	lsls	r2, r1, #3
 80049a6:	4610      	mov	r0, r2
 80049a8:	4619      	mov	r1, r3
 80049aa:	4603      	mov	r3, r0
 80049ac:	4642      	mov	r2, r8
 80049ae:	189b      	adds	r3, r3, r2
 80049b0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80049b4:	464b      	mov	r3, r9
 80049b6:	460a      	mov	r2, r1
 80049b8:	eb42 0303 	adc.w	r3, r2, r3
 80049bc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80049c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80049c4:	685b      	ldr	r3, [r3, #4]
 80049c6:	2200      	movs	r2, #0
 80049c8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80049cc:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80049d0:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80049d4:	460b      	mov	r3, r1
 80049d6:	18db      	adds	r3, r3, r3
 80049d8:	62bb      	str	r3, [r7, #40]	@ 0x28
 80049da:	4613      	mov	r3, r2
 80049dc:	eb42 0303 	adc.w	r3, r2, r3
 80049e0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80049e2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80049e6:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80049ea:	f7fb fe25 	bl	8000638 <__aeabi_uldivmod>
 80049ee:	4602      	mov	r2, r0
 80049f0:	460b      	mov	r3, r1
 80049f2:	4b0d      	ldr	r3, [pc, #52]	@ (8004a28 <UART_SetConfig+0x2d4>)
 80049f4:	fba3 1302 	umull	r1, r3, r3, r2
 80049f8:	095b      	lsrs	r3, r3, #5
 80049fa:	2164      	movs	r1, #100	@ 0x64
 80049fc:	fb01 f303 	mul.w	r3, r1, r3
 8004a00:	1ad3      	subs	r3, r2, r3
 8004a02:	00db      	lsls	r3, r3, #3
 8004a04:	3332      	adds	r3, #50	@ 0x32
 8004a06:	4a08      	ldr	r2, [pc, #32]	@ (8004a28 <UART_SetConfig+0x2d4>)
 8004a08:	fba2 2303 	umull	r2, r3, r2, r3
 8004a0c:	095b      	lsrs	r3, r3, #5
 8004a0e:	f003 0207 	and.w	r2, r3, #7
 8004a12:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	4422      	add	r2, r4
 8004a1a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8004a1c:	e106      	b.n	8004c2c <UART_SetConfig+0x4d8>
 8004a1e:	bf00      	nop
 8004a20:	40011000 	.word	0x40011000
 8004a24:	40011400 	.word	0x40011400
 8004a28:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004a2c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004a30:	2200      	movs	r2, #0
 8004a32:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8004a36:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8004a3a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8004a3e:	4642      	mov	r2, r8
 8004a40:	464b      	mov	r3, r9
 8004a42:	1891      	adds	r1, r2, r2
 8004a44:	6239      	str	r1, [r7, #32]
 8004a46:	415b      	adcs	r3, r3
 8004a48:	627b      	str	r3, [r7, #36]	@ 0x24
 8004a4a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8004a4e:	4641      	mov	r1, r8
 8004a50:	1854      	adds	r4, r2, r1
 8004a52:	4649      	mov	r1, r9
 8004a54:	eb43 0501 	adc.w	r5, r3, r1
 8004a58:	f04f 0200 	mov.w	r2, #0
 8004a5c:	f04f 0300 	mov.w	r3, #0
 8004a60:	00eb      	lsls	r3, r5, #3
 8004a62:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004a66:	00e2      	lsls	r2, r4, #3
 8004a68:	4614      	mov	r4, r2
 8004a6a:	461d      	mov	r5, r3
 8004a6c:	4643      	mov	r3, r8
 8004a6e:	18e3      	adds	r3, r4, r3
 8004a70:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8004a74:	464b      	mov	r3, r9
 8004a76:	eb45 0303 	adc.w	r3, r5, r3
 8004a7a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8004a7e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004a82:	685b      	ldr	r3, [r3, #4]
 8004a84:	2200      	movs	r2, #0
 8004a86:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8004a8a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8004a8e:	f04f 0200 	mov.w	r2, #0
 8004a92:	f04f 0300 	mov.w	r3, #0
 8004a96:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8004a9a:	4629      	mov	r1, r5
 8004a9c:	008b      	lsls	r3, r1, #2
 8004a9e:	4621      	mov	r1, r4
 8004aa0:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004aa4:	4621      	mov	r1, r4
 8004aa6:	008a      	lsls	r2, r1, #2
 8004aa8:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8004aac:	f7fb fdc4 	bl	8000638 <__aeabi_uldivmod>
 8004ab0:	4602      	mov	r2, r0
 8004ab2:	460b      	mov	r3, r1
 8004ab4:	4b60      	ldr	r3, [pc, #384]	@ (8004c38 <UART_SetConfig+0x4e4>)
 8004ab6:	fba3 2302 	umull	r2, r3, r3, r2
 8004aba:	095b      	lsrs	r3, r3, #5
 8004abc:	011c      	lsls	r4, r3, #4
 8004abe:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004ac2:	2200      	movs	r2, #0
 8004ac4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8004ac8:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8004acc:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8004ad0:	4642      	mov	r2, r8
 8004ad2:	464b      	mov	r3, r9
 8004ad4:	1891      	adds	r1, r2, r2
 8004ad6:	61b9      	str	r1, [r7, #24]
 8004ad8:	415b      	adcs	r3, r3
 8004ada:	61fb      	str	r3, [r7, #28]
 8004adc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004ae0:	4641      	mov	r1, r8
 8004ae2:	1851      	adds	r1, r2, r1
 8004ae4:	6139      	str	r1, [r7, #16]
 8004ae6:	4649      	mov	r1, r9
 8004ae8:	414b      	adcs	r3, r1
 8004aea:	617b      	str	r3, [r7, #20]
 8004aec:	f04f 0200 	mov.w	r2, #0
 8004af0:	f04f 0300 	mov.w	r3, #0
 8004af4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004af8:	4659      	mov	r1, fp
 8004afa:	00cb      	lsls	r3, r1, #3
 8004afc:	4651      	mov	r1, sl
 8004afe:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004b02:	4651      	mov	r1, sl
 8004b04:	00ca      	lsls	r2, r1, #3
 8004b06:	4610      	mov	r0, r2
 8004b08:	4619      	mov	r1, r3
 8004b0a:	4603      	mov	r3, r0
 8004b0c:	4642      	mov	r2, r8
 8004b0e:	189b      	adds	r3, r3, r2
 8004b10:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8004b14:	464b      	mov	r3, r9
 8004b16:	460a      	mov	r2, r1
 8004b18:	eb42 0303 	adc.w	r3, r2, r3
 8004b1c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8004b20:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004b24:	685b      	ldr	r3, [r3, #4]
 8004b26:	2200      	movs	r2, #0
 8004b28:	67bb      	str	r3, [r7, #120]	@ 0x78
 8004b2a:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8004b2c:	f04f 0200 	mov.w	r2, #0
 8004b30:	f04f 0300 	mov.w	r3, #0
 8004b34:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8004b38:	4649      	mov	r1, r9
 8004b3a:	008b      	lsls	r3, r1, #2
 8004b3c:	4641      	mov	r1, r8
 8004b3e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004b42:	4641      	mov	r1, r8
 8004b44:	008a      	lsls	r2, r1, #2
 8004b46:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8004b4a:	f7fb fd75 	bl	8000638 <__aeabi_uldivmod>
 8004b4e:	4602      	mov	r2, r0
 8004b50:	460b      	mov	r3, r1
 8004b52:	4611      	mov	r1, r2
 8004b54:	4b38      	ldr	r3, [pc, #224]	@ (8004c38 <UART_SetConfig+0x4e4>)
 8004b56:	fba3 2301 	umull	r2, r3, r3, r1
 8004b5a:	095b      	lsrs	r3, r3, #5
 8004b5c:	2264      	movs	r2, #100	@ 0x64
 8004b5e:	fb02 f303 	mul.w	r3, r2, r3
 8004b62:	1acb      	subs	r3, r1, r3
 8004b64:	011b      	lsls	r3, r3, #4
 8004b66:	3332      	adds	r3, #50	@ 0x32
 8004b68:	4a33      	ldr	r2, [pc, #204]	@ (8004c38 <UART_SetConfig+0x4e4>)
 8004b6a:	fba2 2303 	umull	r2, r3, r2, r3
 8004b6e:	095b      	lsrs	r3, r3, #5
 8004b70:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004b74:	441c      	add	r4, r3
 8004b76:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004b7a:	2200      	movs	r2, #0
 8004b7c:	673b      	str	r3, [r7, #112]	@ 0x70
 8004b7e:	677a      	str	r2, [r7, #116]	@ 0x74
 8004b80:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8004b84:	4642      	mov	r2, r8
 8004b86:	464b      	mov	r3, r9
 8004b88:	1891      	adds	r1, r2, r2
 8004b8a:	60b9      	str	r1, [r7, #8]
 8004b8c:	415b      	adcs	r3, r3
 8004b8e:	60fb      	str	r3, [r7, #12]
 8004b90:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004b94:	4641      	mov	r1, r8
 8004b96:	1851      	adds	r1, r2, r1
 8004b98:	6039      	str	r1, [r7, #0]
 8004b9a:	4649      	mov	r1, r9
 8004b9c:	414b      	adcs	r3, r1
 8004b9e:	607b      	str	r3, [r7, #4]
 8004ba0:	f04f 0200 	mov.w	r2, #0
 8004ba4:	f04f 0300 	mov.w	r3, #0
 8004ba8:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8004bac:	4659      	mov	r1, fp
 8004bae:	00cb      	lsls	r3, r1, #3
 8004bb0:	4651      	mov	r1, sl
 8004bb2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004bb6:	4651      	mov	r1, sl
 8004bb8:	00ca      	lsls	r2, r1, #3
 8004bba:	4610      	mov	r0, r2
 8004bbc:	4619      	mov	r1, r3
 8004bbe:	4603      	mov	r3, r0
 8004bc0:	4642      	mov	r2, r8
 8004bc2:	189b      	adds	r3, r3, r2
 8004bc4:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004bc6:	464b      	mov	r3, r9
 8004bc8:	460a      	mov	r2, r1
 8004bca:	eb42 0303 	adc.w	r3, r2, r3
 8004bce:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8004bd0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004bd4:	685b      	ldr	r3, [r3, #4]
 8004bd6:	2200      	movs	r2, #0
 8004bd8:	663b      	str	r3, [r7, #96]	@ 0x60
 8004bda:	667a      	str	r2, [r7, #100]	@ 0x64
 8004bdc:	f04f 0200 	mov.w	r2, #0
 8004be0:	f04f 0300 	mov.w	r3, #0
 8004be4:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8004be8:	4649      	mov	r1, r9
 8004bea:	008b      	lsls	r3, r1, #2
 8004bec:	4641      	mov	r1, r8
 8004bee:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004bf2:	4641      	mov	r1, r8
 8004bf4:	008a      	lsls	r2, r1, #2
 8004bf6:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8004bfa:	f7fb fd1d 	bl	8000638 <__aeabi_uldivmod>
 8004bfe:	4602      	mov	r2, r0
 8004c00:	460b      	mov	r3, r1
 8004c02:	4b0d      	ldr	r3, [pc, #52]	@ (8004c38 <UART_SetConfig+0x4e4>)
 8004c04:	fba3 1302 	umull	r1, r3, r3, r2
 8004c08:	095b      	lsrs	r3, r3, #5
 8004c0a:	2164      	movs	r1, #100	@ 0x64
 8004c0c:	fb01 f303 	mul.w	r3, r1, r3
 8004c10:	1ad3      	subs	r3, r2, r3
 8004c12:	011b      	lsls	r3, r3, #4
 8004c14:	3332      	adds	r3, #50	@ 0x32
 8004c16:	4a08      	ldr	r2, [pc, #32]	@ (8004c38 <UART_SetConfig+0x4e4>)
 8004c18:	fba2 2303 	umull	r2, r3, r2, r3
 8004c1c:	095b      	lsrs	r3, r3, #5
 8004c1e:	f003 020f 	and.w	r2, r3, #15
 8004c22:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	4422      	add	r2, r4
 8004c2a:	609a      	str	r2, [r3, #8]
}
 8004c2c:	bf00      	nop
 8004c2e:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8004c32:	46bd      	mov	sp, r7
 8004c34:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004c38:	51eb851f 	.word	0x51eb851f

08004c3c <__NVIC_SetPriority>:
{
 8004c3c:	b480      	push	{r7}
 8004c3e:	b083      	sub	sp, #12
 8004c40:	af00      	add	r7, sp, #0
 8004c42:	4603      	mov	r3, r0
 8004c44:	6039      	str	r1, [r7, #0]
 8004c46:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004c48:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004c4c:	2b00      	cmp	r3, #0
 8004c4e:	db0a      	blt.n	8004c66 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004c50:	683b      	ldr	r3, [r7, #0]
 8004c52:	b2da      	uxtb	r2, r3
 8004c54:	490c      	ldr	r1, [pc, #48]	@ (8004c88 <__NVIC_SetPriority+0x4c>)
 8004c56:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004c5a:	0112      	lsls	r2, r2, #4
 8004c5c:	b2d2      	uxtb	r2, r2
 8004c5e:	440b      	add	r3, r1
 8004c60:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8004c64:	e00a      	b.n	8004c7c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004c66:	683b      	ldr	r3, [r7, #0]
 8004c68:	b2da      	uxtb	r2, r3
 8004c6a:	4908      	ldr	r1, [pc, #32]	@ (8004c8c <__NVIC_SetPriority+0x50>)
 8004c6c:	79fb      	ldrb	r3, [r7, #7]
 8004c6e:	f003 030f 	and.w	r3, r3, #15
 8004c72:	3b04      	subs	r3, #4
 8004c74:	0112      	lsls	r2, r2, #4
 8004c76:	b2d2      	uxtb	r2, r2
 8004c78:	440b      	add	r3, r1
 8004c7a:	761a      	strb	r2, [r3, #24]
}
 8004c7c:	bf00      	nop
 8004c7e:	370c      	adds	r7, #12
 8004c80:	46bd      	mov	sp, r7
 8004c82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c86:	4770      	bx	lr
 8004c88:	e000e100 	.word	0xe000e100
 8004c8c:	e000ed00 	.word	0xe000ed00

08004c90 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8004c90:	b580      	push	{r7, lr}
 8004c92:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8004c94:	2100      	movs	r1, #0
 8004c96:	f06f 0004 	mvn.w	r0, #4
 8004c9a:	f7ff ffcf 	bl	8004c3c <__NVIC_SetPriority>
#endif
}
 8004c9e:	bf00      	nop
 8004ca0:	bd80      	pop	{r7, pc}
	...

08004ca4 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8004ca4:	b480      	push	{r7}
 8004ca6:	b083      	sub	sp, #12
 8004ca8:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004caa:	f3ef 8305 	mrs	r3, IPSR
 8004cae:	603b      	str	r3, [r7, #0]
  return(result);
 8004cb0:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8004cb2:	2b00      	cmp	r3, #0
 8004cb4:	d003      	beq.n	8004cbe <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8004cb6:	f06f 0305 	mvn.w	r3, #5
 8004cba:	607b      	str	r3, [r7, #4]
 8004cbc:	e00c      	b.n	8004cd8 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8004cbe:	4b0a      	ldr	r3, [pc, #40]	@ (8004ce8 <osKernelInitialize+0x44>)
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	2b00      	cmp	r3, #0
 8004cc4:	d105      	bne.n	8004cd2 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8004cc6:	4b08      	ldr	r3, [pc, #32]	@ (8004ce8 <osKernelInitialize+0x44>)
 8004cc8:	2201      	movs	r2, #1
 8004cca:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8004ccc:	2300      	movs	r3, #0
 8004cce:	607b      	str	r3, [r7, #4]
 8004cd0:	e002      	b.n	8004cd8 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8004cd2:	f04f 33ff 	mov.w	r3, #4294967295
 8004cd6:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8004cd8:	687b      	ldr	r3, [r7, #4]
}
 8004cda:	4618      	mov	r0, r3
 8004cdc:	370c      	adds	r7, #12
 8004cde:	46bd      	mov	sp, r7
 8004ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ce4:	4770      	bx	lr
 8004ce6:	bf00      	nop
 8004ce8:	200001dc 	.word	0x200001dc

08004cec <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8004cec:	b580      	push	{r7, lr}
 8004cee:	b082      	sub	sp, #8
 8004cf0:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004cf2:	f3ef 8305 	mrs	r3, IPSR
 8004cf6:	603b      	str	r3, [r7, #0]
  return(result);
 8004cf8:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8004cfa:	2b00      	cmp	r3, #0
 8004cfc:	d003      	beq.n	8004d06 <osKernelStart+0x1a>
    stat = osErrorISR;
 8004cfe:	f06f 0305 	mvn.w	r3, #5
 8004d02:	607b      	str	r3, [r7, #4]
 8004d04:	e010      	b.n	8004d28 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8004d06:	4b0b      	ldr	r3, [pc, #44]	@ (8004d34 <osKernelStart+0x48>)
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	2b01      	cmp	r3, #1
 8004d0c:	d109      	bne.n	8004d22 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8004d0e:	f7ff ffbf 	bl	8004c90 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8004d12:	4b08      	ldr	r3, [pc, #32]	@ (8004d34 <osKernelStart+0x48>)
 8004d14:	2202      	movs	r2, #2
 8004d16:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8004d18:	f001 fae8 	bl	80062ec <vTaskStartScheduler>
      stat = osOK;
 8004d1c:	2300      	movs	r3, #0
 8004d1e:	607b      	str	r3, [r7, #4]
 8004d20:	e002      	b.n	8004d28 <osKernelStart+0x3c>
    } else {
      stat = osError;
 8004d22:	f04f 33ff 	mov.w	r3, #4294967295
 8004d26:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8004d28:	687b      	ldr	r3, [r7, #4]
}
 8004d2a:	4618      	mov	r0, r3
 8004d2c:	3708      	adds	r7, #8
 8004d2e:	46bd      	mov	sp, r7
 8004d30:	bd80      	pop	{r7, pc}
 8004d32:	bf00      	nop
 8004d34:	200001dc 	.word	0x200001dc

08004d38 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8004d38:	b580      	push	{r7, lr}
 8004d3a:	b08e      	sub	sp, #56	@ 0x38
 8004d3c:	af04      	add	r7, sp, #16
 8004d3e:	60f8      	str	r0, [r7, #12]
 8004d40:	60b9      	str	r1, [r7, #8]
 8004d42:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8004d44:	2300      	movs	r3, #0
 8004d46:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004d48:	f3ef 8305 	mrs	r3, IPSR
 8004d4c:	617b      	str	r3, [r7, #20]
  return(result);
 8004d4e:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8004d50:	2b00      	cmp	r3, #0
 8004d52:	d17e      	bne.n	8004e52 <osThreadNew+0x11a>
 8004d54:	68fb      	ldr	r3, [r7, #12]
 8004d56:	2b00      	cmp	r3, #0
 8004d58:	d07b      	beq.n	8004e52 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8004d5a:	2380      	movs	r3, #128	@ 0x80
 8004d5c:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8004d5e:	2318      	movs	r3, #24
 8004d60:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8004d62:	2300      	movs	r3, #0
 8004d64:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 8004d66:	f04f 33ff 	mov.w	r3, #4294967295
 8004d6a:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	2b00      	cmp	r3, #0
 8004d70:	d045      	beq.n	8004dfe <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	681b      	ldr	r3, [r3, #0]
 8004d76:	2b00      	cmp	r3, #0
 8004d78:	d002      	beq.n	8004d80 <osThreadNew+0x48>
        name = attr->name;
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	681b      	ldr	r3, [r3, #0]
 8004d7e:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	699b      	ldr	r3, [r3, #24]
 8004d84:	2b00      	cmp	r3, #0
 8004d86:	d002      	beq.n	8004d8e <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	699b      	ldr	r3, [r3, #24]
 8004d8c:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8004d8e:	69fb      	ldr	r3, [r7, #28]
 8004d90:	2b00      	cmp	r3, #0
 8004d92:	d008      	beq.n	8004da6 <osThreadNew+0x6e>
 8004d94:	69fb      	ldr	r3, [r7, #28]
 8004d96:	2b38      	cmp	r3, #56	@ 0x38
 8004d98:	d805      	bhi.n	8004da6 <osThreadNew+0x6e>
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	685b      	ldr	r3, [r3, #4]
 8004d9e:	f003 0301 	and.w	r3, r3, #1
 8004da2:	2b00      	cmp	r3, #0
 8004da4:	d001      	beq.n	8004daa <osThreadNew+0x72>
        return (NULL);
 8004da6:	2300      	movs	r3, #0
 8004da8:	e054      	b.n	8004e54 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	695b      	ldr	r3, [r3, #20]
 8004dae:	2b00      	cmp	r3, #0
 8004db0:	d003      	beq.n	8004dba <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	695b      	ldr	r3, [r3, #20]
 8004db6:	089b      	lsrs	r3, r3, #2
 8004db8:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	689b      	ldr	r3, [r3, #8]
 8004dbe:	2b00      	cmp	r3, #0
 8004dc0:	d00e      	beq.n	8004de0 <osThreadNew+0xa8>
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	68db      	ldr	r3, [r3, #12]
 8004dc6:	2b5b      	cmp	r3, #91	@ 0x5b
 8004dc8:	d90a      	bls.n	8004de0 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8004dce:	2b00      	cmp	r3, #0
 8004dd0:	d006      	beq.n	8004de0 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	695b      	ldr	r3, [r3, #20]
 8004dd6:	2b00      	cmp	r3, #0
 8004dd8:	d002      	beq.n	8004de0 <osThreadNew+0xa8>
        mem = 1;
 8004dda:	2301      	movs	r3, #1
 8004ddc:	61bb      	str	r3, [r7, #24]
 8004dde:	e010      	b.n	8004e02 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	689b      	ldr	r3, [r3, #8]
 8004de4:	2b00      	cmp	r3, #0
 8004de6:	d10c      	bne.n	8004e02 <osThreadNew+0xca>
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	68db      	ldr	r3, [r3, #12]
 8004dec:	2b00      	cmp	r3, #0
 8004dee:	d108      	bne.n	8004e02 <osThreadNew+0xca>
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	691b      	ldr	r3, [r3, #16]
 8004df4:	2b00      	cmp	r3, #0
 8004df6:	d104      	bne.n	8004e02 <osThreadNew+0xca>
          mem = 0;
 8004df8:	2300      	movs	r3, #0
 8004dfa:	61bb      	str	r3, [r7, #24]
 8004dfc:	e001      	b.n	8004e02 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8004dfe:	2300      	movs	r3, #0
 8004e00:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8004e02:	69bb      	ldr	r3, [r7, #24]
 8004e04:	2b01      	cmp	r3, #1
 8004e06:	d110      	bne.n	8004e2a <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8004e0c:	687a      	ldr	r2, [r7, #4]
 8004e0e:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8004e10:	9202      	str	r2, [sp, #8]
 8004e12:	9301      	str	r3, [sp, #4]
 8004e14:	69fb      	ldr	r3, [r7, #28]
 8004e16:	9300      	str	r3, [sp, #0]
 8004e18:	68bb      	ldr	r3, [r7, #8]
 8004e1a:	6a3a      	ldr	r2, [r7, #32]
 8004e1c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004e1e:	68f8      	ldr	r0, [r7, #12]
 8004e20:	f001 f808 	bl	8005e34 <xTaskCreateStatic>
 8004e24:	4603      	mov	r3, r0
 8004e26:	613b      	str	r3, [r7, #16]
 8004e28:	e013      	b.n	8004e52 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8004e2a:	69bb      	ldr	r3, [r7, #24]
 8004e2c:	2b00      	cmp	r3, #0
 8004e2e:	d110      	bne.n	8004e52 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8004e30:	6a3b      	ldr	r3, [r7, #32]
 8004e32:	b29a      	uxth	r2, r3
 8004e34:	f107 0310 	add.w	r3, r7, #16
 8004e38:	9301      	str	r3, [sp, #4]
 8004e3a:	69fb      	ldr	r3, [r7, #28]
 8004e3c:	9300      	str	r3, [sp, #0]
 8004e3e:	68bb      	ldr	r3, [r7, #8]
 8004e40:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004e42:	68f8      	ldr	r0, [r7, #12]
 8004e44:	f001 f856 	bl	8005ef4 <xTaskCreate>
 8004e48:	4603      	mov	r3, r0
 8004e4a:	2b01      	cmp	r3, #1
 8004e4c:	d001      	beq.n	8004e52 <osThreadNew+0x11a>
            hTask = NULL;
 8004e4e:	2300      	movs	r3, #0
 8004e50:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8004e52:	693b      	ldr	r3, [r7, #16]
}
 8004e54:	4618      	mov	r0, r3
 8004e56:	3728      	adds	r7, #40	@ 0x28
 8004e58:	46bd      	mov	sp, r7
 8004e5a:	bd80      	pop	{r7, pc}

08004e5c <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8004e5c:	b580      	push	{r7, lr}
 8004e5e:	b084      	sub	sp, #16
 8004e60:	af00      	add	r7, sp, #0
 8004e62:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004e64:	f3ef 8305 	mrs	r3, IPSR
 8004e68:	60bb      	str	r3, [r7, #8]
  return(result);
 8004e6a:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8004e6c:	2b00      	cmp	r3, #0
 8004e6e:	d003      	beq.n	8004e78 <osDelay+0x1c>
    stat = osErrorISR;
 8004e70:	f06f 0305 	mvn.w	r3, #5
 8004e74:	60fb      	str	r3, [r7, #12]
 8004e76:	e007      	b.n	8004e88 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8004e78:	2300      	movs	r3, #0
 8004e7a:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	2b00      	cmp	r3, #0
 8004e80:	d002      	beq.n	8004e88 <osDelay+0x2c>
      vTaskDelay(ticks);
 8004e82:	6878      	ldr	r0, [r7, #4]
 8004e84:	f001 f9fc 	bl	8006280 <vTaskDelay>
    }
  }

  return (stat);
 8004e88:	68fb      	ldr	r3, [r7, #12]
}
 8004e8a:	4618      	mov	r0, r3
 8004e8c:	3710      	adds	r7, #16
 8004e8e:	46bd      	mov	sp, r7
 8004e90:	bd80      	pop	{r7, pc}

08004e92 <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 8004e92:	b580      	push	{r7, lr}
 8004e94:	b08a      	sub	sp, #40	@ 0x28
 8004e96:	af02      	add	r7, sp, #8
 8004e98:	60f8      	str	r0, [r7, #12]
 8004e9a:	60b9      	str	r1, [r7, #8]
 8004e9c:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 8004e9e:	2300      	movs	r3, #0
 8004ea0:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004ea2:	f3ef 8305 	mrs	r3, IPSR
 8004ea6:	613b      	str	r3, [r7, #16]
  return(result);
 8004ea8:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 8004eaa:	2b00      	cmp	r3, #0
 8004eac:	d15f      	bne.n	8004f6e <osMessageQueueNew+0xdc>
 8004eae:	68fb      	ldr	r3, [r7, #12]
 8004eb0:	2b00      	cmp	r3, #0
 8004eb2:	d05c      	beq.n	8004f6e <osMessageQueueNew+0xdc>
 8004eb4:	68bb      	ldr	r3, [r7, #8]
 8004eb6:	2b00      	cmp	r3, #0
 8004eb8:	d059      	beq.n	8004f6e <osMessageQueueNew+0xdc>
    mem = -1;
 8004eba:	f04f 33ff 	mov.w	r3, #4294967295
 8004ebe:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	2b00      	cmp	r3, #0
 8004ec4:	d029      	beq.n	8004f1a <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	689b      	ldr	r3, [r3, #8]
 8004eca:	2b00      	cmp	r3, #0
 8004ecc:	d012      	beq.n	8004ef4 <osMessageQueueNew+0x62>
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	68db      	ldr	r3, [r3, #12]
 8004ed2:	2b4f      	cmp	r3, #79	@ 0x4f
 8004ed4:	d90e      	bls.n	8004ef4 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8004eda:	2b00      	cmp	r3, #0
 8004edc:	d00a      	beq.n	8004ef4 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	695a      	ldr	r2, [r3, #20]
 8004ee2:	68fb      	ldr	r3, [r7, #12]
 8004ee4:	68b9      	ldr	r1, [r7, #8]
 8004ee6:	fb01 f303 	mul.w	r3, r1, r3
 8004eea:	429a      	cmp	r2, r3
 8004eec:	d302      	bcc.n	8004ef4 <osMessageQueueNew+0x62>
        mem = 1;
 8004eee:	2301      	movs	r3, #1
 8004ef0:	61bb      	str	r3, [r7, #24]
 8004ef2:	e014      	b.n	8004f1e <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	689b      	ldr	r3, [r3, #8]
 8004ef8:	2b00      	cmp	r3, #0
 8004efa:	d110      	bne.n	8004f1e <osMessageQueueNew+0x8c>
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	68db      	ldr	r3, [r3, #12]
 8004f00:	2b00      	cmp	r3, #0
 8004f02:	d10c      	bne.n	8004f1e <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8004f08:	2b00      	cmp	r3, #0
 8004f0a:	d108      	bne.n	8004f1e <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	695b      	ldr	r3, [r3, #20]
 8004f10:	2b00      	cmp	r3, #0
 8004f12:	d104      	bne.n	8004f1e <osMessageQueueNew+0x8c>
          mem = 0;
 8004f14:	2300      	movs	r3, #0
 8004f16:	61bb      	str	r3, [r7, #24]
 8004f18:	e001      	b.n	8004f1e <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 8004f1a:	2300      	movs	r3, #0
 8004f1c:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8004f1e:	69bb      	ldr	r3, [r7, #24]
 8004f20:	2b01      	cmp	r3, #1
 8004f22:	d10b      	bne.n	8004f3c <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	691a      	ldr	r2, [r3, #16]
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	689b      	ldr	r3, [r3, #8]
 8004f2c:	2100      	movs	r1, #0
 8004f2e:	9100      	str	r1, [sp, #0]
 8004f30:	68b9      	ldr	r1, [r7, #8]
 8004f32:	68f8      	ldr	r0, [r7, #12]
 8004f34:	f000 fa30 	bl	8005398 <xQueueGenericCreateStatic>
 8004f38:	61f8      	str	r0, [r7, #28]
 8004f3a:	e008      	b.n	8004f4e <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 8004f3c:	69bb      	ldr	r3, [r7, #24]
 8004f3e:	2b00      	cmp	r3, #0
 8004f40:	d105      	bne.n	8004f4e <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 8004f42:	2200      	movs	r2, #0
 8004f44:	68b9      	ldr	r1, [r7, #8]
 8004f46:	68f8      	ldr	r0, [r7, #12]
 8004f48:	f000 faa3 	bl	8005492 <xQueueGenericCreate>
 8004f4c:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 8004f4e:	69fb      	ldr	r3, [r7, #28]
 8004f50:	2b00      	cmp	r3, #0
 8004f52:	d00c      	beq.n	8004f6e <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	2b00      	cmp	r3, #0
 8004f58:	d003      	beq.n	8004f62 <osMessageQueueNew+0xd0>
        name = attr->name;
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	681b      	ldr	r3, [r3, #0]
 8004f5e:	617b      	str	r3, [r7, #20]
 8004f60:	e001      	b.n	8004f66 <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 8004f62:	2300      	movs	r3, #0
 8004f64:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 8004f66:	6979      	ldr	r1, [r7, #20]
 8004f68:	69f8      	ldr	r0, [r7, #28]
 8004f6a:	f000 ff05 	bl	8005d78 <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 8004f6e:	69fb      	ldr	r3, [r7, #28]
}
 8004f70:	4618      	mov	r0, r3
 8004f72:	3720      	adds	r7, #32
 8004f74:	46bd      	mov	sp, r7
 8004f76:	bd80      	pop	{r7, pc}

08004f78 <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 8004f78:	b580      	push	{r7, lr}
 8004f7a:	b088      	sub	sp, #32
 8004f7c:	af00      	add	r7, sp, #0
 8004f7e:	60f8      	str	r0, [r7, #12]
 8004f80:	60b9      	str	r1, [r7, #8]
 8004f82:	603b      	str	r3, [r7, #0]
 8004f84:	4613      	mov	r3, r2
 8004f86:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8004f88:	68fb      	ldr	r3, [r7, #12]
 8004f8a:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8004f8c:	2300      	movs	r3, #0
 8004f8e:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004f90:	f3ef 8305 	mrs	r3, IPSR
 8004f94:	617b      	str	r3, [r7, #20]
  return(result);
 8004f96:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 8004f98:	2b00      	cmp	r3, #0
 8004f9a:	d028      	beq.n	8004fee <osMessageQueuePut+0x76>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8004f9c:	69bb      	ldr	r3, [r7, #24]
 8004f9e:	2b00      	cmp	r3, #0
 8004fa0:	d005      	beq.n	8004fae <osMessageQueuePut+0x36>
 8004fa2:	68bb      	ldr	r3, [r7, #8]
 8004fa4:	2b00      	cmp	r3, #0
 8004fa6:	d002      	beq.n	8004fae <osMessageQueuePut+0x36>
 8004fa8:	683b      	ldr	r3, [r7, #0]
 8004faa:	2b00      	cmp	r3, #0
 8004fac:	d003      	beq.n	8004fb6 <osMessageQueuePut+0x3e>
      stat = osErrorParameter;
 8004fae:	f06f 0303 	mvn.w	r3, #3
 8004fb2:	61fb      	str	r3, [r7, #28]
 8004fb4:	e038      	b.n	8005028 <osMessageQueuePut+0xb0>
    }
    else {
      yield = pdFALSE;
 8004fb6:	2300      	movs	r3, #0
 8004fb8:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 8004fba:	f107 0210 	add.w	r2, r7, #16
 8004fbe:	2300      	movs	r3, #0
 8004fc0:	68b9      	ldr	r1, [r7, #8]
 8004fc2:	69b8      	ldr	r0, [r7, #24]
 8004fc4:	f000 fbc6 	bl	8005754 <xQueueGenericSendFromISR>
 8004fc8:	4603      	mov	r3, r0
 8004fca:	2b01      	cmp	r3, #1
 8004fcc:	d003      	beq.n	8004fd6 <osMessageQueuePut+0x5e>
        stat = osErrorResource;
 8004fce:	f06f 0302 	mvn.w	r3, #2
 8004fd2:	61fb      	str	r3, [r7, #28]
 8004fd4:	e028      	b.n	8005028 <osMessageQueuePut+0xb0>
      } else {
        portYIELD_FROM_ISR (yield);
 8004fd6:	693b      	ldr	r3, [r7, #16]
 8004fd8:	2b00      	cmp	r3, #0
 8004fda:	d025      	beq.n	8005028 <osMessageQueuePut+0xb0>
 8004fdc:	4b15      	ldr	r3, [pc, #84]	@ (8005034 <osMessageQueuePut+0xbc>)
 8004fde:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004fe2:	601a      	str	r2, [r3, #0]
 8004fe4:	f3bf 8f4f 	dsb	sy
 8004fe8:	f3bf 8f6f 	isb	sy
 8004fec:	e01c      	b.n	8005028 <osMessageQueuePut+0xb0>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8004fee:	69bb      	ldr	r3, [r7, #24]
 8004ff0:	2b00      	cmp	r3, #0
 8004ff2:	d002      	beq.n	8004ffa <osMessageQueuePut+0x82>
 8004ff4:	68bb      	ldr	r3, [r7, #8]
 8004ff6:	2b00      	cmp	r3, #0
 8004ff8:	d103      	bne.n	8005002 <osMessageQueuePut+0x8a>
      stat = osErrorParameter;
 8004ffa:	f06f 0303 	mvn.w	r3, #3
 8004ffe:	61fb      	str	r3, [r7, #28]
 8005000:	e012      	b.n	8005028 <osMessageQueuePut+0xb0>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8005002:	2300      	movs	r3, #0
 8005004:	683a      	ldr	r2, [r7, #0]
 8005006:	68b9      	ldr	r1, [r7, #8]
 8005008:	69b8      	ldr	r0, [r7, #24]
 800500a:	f000 faa1 	bl	8005550 <xQueueGenericSend>
 800500e:	4603      	mov	r3, r0
 8005010:	2b01      	cmp	r3, #1
 8005012:	d009      	beq.n	8005028 <osMessageQueuePut+0xb0>
        if (timeout != 0U) {
 8005014:	683b      	ldr	r3, [r7, #0]
 8005016:	2b00      	cmp	r3, #0
 8005018:	d003      	beq.n	8005022 <osMessageQueuePut+0xaa>
          stat = osErrorTimeout;
 800501a:	f06f 0301 	mvn.w	r3, #1
 800501e:	61fb      	str	r3, [r7, #28]
 8005020:	e002      	b.n	8005028 <osMessageQueuePut+0xb0>
        } else {
          stat = osErrorResource;
 8005022:	f06f 0302 	mvn.w	r3, #2
 8005026:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 8005028:	69fb      	ldr	r3, [r7, #28]
}
 800502a:	4618      	mov	r0, r3
 800502c:	3720      	adds	r7, #32
 800502e:	46bd      	mov	sp, r7
 8005030:	bd80      	pop	{r7, pc}
 8005032:	bf00      	nop
 8005034:	e000ed04 	.word	0xe000ed04

08005038 <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 8005038:	b580      	push	{r7, lr}
 800503a:	b088      	sub	sp, #32
 800503c:	af00      	add	r7, sp, #0
 800503e:	60f8      	str	r0, [r7, #12]
 8005040:	60b9      	str	r1, [r7, #8]
 8005042:	607a      	str	r2, [r7, #4]
 8005044:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8005046:	68fb      	ldr	r3, [r7, #12]
 8005048:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 800504a:	2300      	movs	r3, #0
 800504c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800504e:	f3ef 8305 	mrs	r3, IPSR
 8005052:	617b      	str	r3, [r7, #20]
  return(result);
 8005054:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 8005056:	2b00      	cmp	r3, #0
 8005058:	d028      	beq.n	80050ac <osMessageQueueGet+0x74>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800505a:	69bb      	ldr	r3, [r7, #24]
 800505c:	2b00      	cmp	r3, #0
 800505e:	d005      	beq.n	800506c <osMessageQueueGet+0x34>
 8005060:	68bb      	ldr	r3, [r7, #8]
 8005062:	2b00      	cmp	r3, #0
 8005064:	d002      	beq.n	800506c <osMessageQueueGet+0x34>
 8005066:	683b      	ldr	r3, [r7, #0]
 8005068:	2b00      	cmp	r3, #0
 800506a:	d003      	beq.n	8005074 <osMessageQueueGet+0x3c>
      stat = osErrorParameter;
 800506c:	f06f 0303 	mvn.w	r3, #3
 8005070:	61fb      	str	r3, [r7, #28]
 8005072:	e037      	b.n	80050e4 <osMessageQueueGet+0xac>
    }
    else {
      yield = pdFALSE;
 8005074:	2300      	movs	r3, #0
 8005076:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 8005078:	f107 0310 	add.w	r3, r7, #16
 800507c:	461a      	mov	r2, r3
 800507e:	68b9      	ldr	r1, [r7, #8]
 8005080:	69b8      	ldr	r0, [r7, #24]
 8005082:	f000 fce7 	bl	8005a54 <xQueueReceiveFromISR>
 8005086:	4603      	mov	r3, r0
 8005088:	2b01      	cmp	r3, #1
 800508a:	d003      	beq.n	8005094 <osMessageQueueGet+0x5c>
        stat = osErrorResource;
 800508c:	f06f 0302 	mvn.w	r3, #2
 8005090:	61fb      	str	r3, [r7, #28]
 8005092:	e027      	b.n	80050e4 <osMessageQueueGet+0xac>
      } else {
        portYIELD_FROM_ISR (yield);
 8005094:	693b      	ldr	r3, [r7, #16]
 8005096:	2b00      	cmp	r3, #0
 8005098:	d024      	beq.n	80050e4 <osMessageQueueGet+0xac>
 800509a:	4b15      	ldr	r3, [pc, #84]	@ (80050f0 <osMessageQueueGet+0xb8>)
 800509c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80050a0:	601a      	str	r2, [r3, #0]
 80050a2:	f3bf 8f4f 	dsb	sy
 80050a6:	f3bf 8f6f 	isb	sy
 80050aa:	e01b      	b.n	80050e4 <osMessageQueueGet+0xac>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 80050ac:	69bb      	ldr	r3, [r7, #24]
 80050ae:	2b00      	cmp	r3, #0
 80050b0:	d002      	beq.n	80050b8 <osMessageQueueGet+0x80>
 80050b2:	68bb      	ldr	r3, [r7, #8]
 80050b4:	2b00      	cmp	r3, #0
 80050b6:	d103      	bne.n	80050c0 <osMessageQueueGet+0x88>
      stat = osErrorParameter;
 80050b8:	f06f 0303 	mvn.w	r3, #3
 80050bc:	61fb      	str	r3, [r7, #28]
 80050be:	e011      	b.n	80050e4 <osMessageQueueGet+0xac>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 80050c0:	683a      	ldr	r2, [r7, #0]
 80050c2:	68b9      	ldr	r1, [r7, #8]
 80050c4:	69b8      	ldr	r0, [r7, #24]
 80050c6:	f000 fbe3 	bl	8005890 <xQueueReceive>
 80050ca:	4603      	mov	r3, r0
 80050cc:	2b01      	cmp	r3, #1
 80050ce:	d009      	beq.n	80050e4 <osMessageQueueGet+0xac>
        if (timeout != 0U) {
 80050d0:	683b      	ldr	r3, [r7, #0]
 80050d2:	2b00      	cmp	r3, #0
 80050d4:	d003      	beq.n	80050de <osMessageQueueGet+0xa6>
          stat = osErrorTimeout;
 80050d6:	f06f 0301 	mvn.w	r3, #1
 80050da:	61fb      	str	r3, [r7, #28]
 80050dc:	e002      	b.n	80050e4 <osMessageQueueGet+0xac>
        } else {
          stat = osErrorResource;
 80050de:	f06f 0302 	mvn.w	r3, #2
 80050e2:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 80050e4:	69fb      	ldr	r3, [r7, #28]
}
 80050e6:	4618      	mov	r0, r3
 80050e8:	3720      	adds	r7, #32
 80050ea:	46bd      	mov	sp, r7
 80050ec:	bd80      	pop	{r7, pc}
 80050ee:	bf00      	nop
 80050f0:	e000ed04 	.word	0xe000ed04

080050f4 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 80050f4:	b480      	push	{r7}
 80050f6:	b085      	sub	sp, #20
 80050f8:	af00      	add	r7, sp, #0
 80050fa:	60f8      	str	r0, [r7, #12]
 80050fc:	60b9      	str	r1, [r7, #8]
 80050fe:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8005100:	68fb      	ldr	r3, [r7, #12]
 8005102:	4a07      	ldr	r2, [pc, #28]	@ (8005120 <vApplicationGetIdleTaskMemory+0x2c>)
 8005104:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8005106:	68bb      	ldr	r3, [r7, #8]
 8005108:	4a06      	ldr	r2, [pc, #24]	@ (8005124 <vApplicationGetIdleTaskMemory+0x30>)
 800510a:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	2280      	movs	r2, #128	@ 0x80
 8005110:	601a      	str	r2, [r3, #0]
}
 8005112:	bf00      	nop
 8005114:	3714      	adds	r7, #20
 8005116:	46bd      	mov	sp, r7
 8005118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800511c:	4770      	bx	lr
 800511e:	bf00      	nop
 8005120:	200001e0 	.word	0x200001e0
 8005124:	2000023c 	.word	0x2000023c

08005128 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8005128:	b480      	push	{r7}
 800512a:	b085      	sub	sp, #20
 800512c:	af00      	add	r7, sp, #0
 800512e:	60f8      	str	r0, [r7, #12]
 8005130:	60b9      	str	r1, [r7, #8]
 8005132:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8005134:	68fb      	ldr	r3, [r7, #12]
 8005136:	4a07      	ldr	r2, [pc, #28]	@ (8005154 <vApplicationGetTimerTaskMemory+0x2c>)
 8005138:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800513a:	68bb      	ldr	r3, [r7, #8]
 800513c:	4a06      	ldr	r2, [pc, #24]	@ (8005158 <vApplicationGetTimerTaskMemory+0x30>)
 800513e:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8005146:	601a      	str	r2, [r3, #0]
}
 8005148:	bf00      	nop
 800514a:	3714      	adds	r7, #20
 800514c:	46bd      	mov	sp, r7
 800514e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005152:	4770      	bx	lr
 8005154:	2000043c 	.word	0x2000043c
 8005158:	20000498 	.word	0x20000498

0800515c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800515c:	b480      	push	{r7}
 800515e:	b083      	sub	sp, #12
 8005160:	af00      	add	r7, sp, #0
 8005162:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	f103 0208 	add.w	r2, r3, #8
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	f04f 32ff 	mov.w	r2, #4294967295
 8005174:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	f103 0208 	add.w	r2, r3, #8
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	f103 0208 	add.w	r2, r3, #8
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	2200      	movs	r2, #0
 800518e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8005190:	bf00      	nop
 8005192:	370c      	adds	r7, #12
 8005194:	46bd      	mov	sp, r7
 8005196:	f85d 7b04 	ldr.w	r7, [sp], #4
 800519a:	4770      	bx	lr

0800519c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800519c:	b480      	push	{r7}
 800519e:	b083      	sub	sp, #12
 80051a0:	af00      	add	r7, sp, #0
 80051a2:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	2200      	movs	r2, #0
 80051a8:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80051aa:	bf00      	nop
 80051ac:	370c      	adds	r7, #12
 80051ae:	46bd      	mov	sp, r7
 80051b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051b4:	4770      	bx	lr

080051b6 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80051b6:	b480      	push	{r7}
 80051b8:	b085      	sub	sp, #20
 80051ba:	af00      	add	r7, sp, #0
 80051bc:	6078      	str	r0, [r7, #4]
 80051be:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	685b      	ldr	r3, [r3, #4]
 80051c4:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80051c6:	683b      	ldr	r3, [r7, #0]
 80051c8:	68fa      	ldr	r2, [r7, #12]
 80051ca:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80051cc:	68fb      	ldr	r3, [r7, #12]
 80051ce:	689a      	ldr	r2, [r3, #8]
 80051d0:	683b      	ldr	r3, [r7, #0]
 80051d2:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80051d4:	68fb      	ldr	r3, [r7, #12]
 80051d6:	689b      	ldr	r3, [r3, #8]
 80051d8:	683a      	ldr	r2, [r7, #0]
 80051da:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80051dc:	68fb      	ldr	r3, [r7, #12]
 80051de:	683a      	ldr	r2, [r7, #0]
 80051e0:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80051e2:	683b      	ldr	r3, [r7, #0]
 80051e4:	687a      	ldr	r2, [r7, #4]
 80051e6:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	681b      	ldr	r3, [r3, #0]
 80051ec:	1c5a      	adds	r2, r3, #1
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	601a      	str	r2, [r3, #0]
}
 80051f2:	bf00      	nop
 80051f4:	3714      	adds	r7, #20
 80051f6:	46bd      	mov	sp, r7
 80051f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051fc:	4770      	bx	lr

080051fe <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80051fe:	b480      	push	{r7}
 8005200:	b085      	sub	sp, #20
 8005202:	af00      	add	r7, sp, #0
 8005204:	6078      	str	r0, [r7, #4]
 8005206:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8005208:	683b      	ldr	r3, [r7, #0]
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800520e:	68bb      	ldr	r3, [r7, #8]
 8005210:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005214:	d103      	bne.n	800521e <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	691b      	ldr	r3, [r3, #16]
 800521a:	60fb      	str	r3, [r7, #12]
 800521c:	e00c      	b.n	8005238 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	3308      	adds	r3, #8
 8005222:	60fb      	str	r3, [r7, #12]
 8005224:	e002      	b.n	800522c <vListInsert+0x2e>
 8005226:	68fb      	ldr	r3, [r7, #12]
 8005228:	685b      	ldr	r3, [r3, #4]
 800522a:	60fb      	str	r3, [r7, #12]
 800522c:	68fb      	ldr	r3, [r7, #12]
 800522e:	685b      	ldr	r3, [r3, #4]
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	68ba      	ldr	r2, [r7, #8]
 8005234:	429a      	cmp	r2, r3
 8005236:	d2f6      	bcs.n	8005226 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8005238:	68fb      	ldr	r3, [r7, #12]
 800523a:	685a      	ldr	r2, [r3, #4]
 800523c:	683b      	ldr	r3, [r7, #0]
 800523e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8005240:	683b      	ldr	r3, [r7, #0]
 8005242:	685b      	ldr	r3, [r3, #4]
 8005244:	683a      	ldr	r2, [r7, #0]
 8005246:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8005248:	683b      	ldr	r3, [r7, #0]
 800524a:	68fa      	ldr	r2, [r7, #12]
 800524c:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800524e:	68fb      	ldr	r3, [r7, #12]
 8005250:	683a      	ldr	r2, [r7, #0]
 8005252:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8005254:	683b      	ldr	r3, [r7, #0]
 8005256:	687a      	ldr	r2, [r7, #4]
 8005258:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	1c5a      	adds	r2, r3, #1
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	601a      	str	r2, [r3, #0]
}
 8005264:	bf00      	nop
 8005266:	3714      	adds	r7, #20
 8005268:	46bd      	mov	sp, r7
 800526a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800526e:	4770      	bx	lr

08005270 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8005270:	b480      	push	{r7}
 8005272:	b085      	sub	sp, #20
 8005274:	af00      	add	r7, sp, #0
 8005276:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	691b      	ldr	r3, [r3, #16]
 800527c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	685b      	ldr	r3, [r3, #4]
 8005282:	687a      	ldr	r2, [r7, #4]
 8005284:	6892      	ldr	r2, [r2, #8]
 8005286:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	689b      	ldr	r3, [r3, #8]
 800528c:	687a      	ldr	r2, [r7, #4]
 800528e:	6852      	ldr	r2, [r2, #4]
 8005290:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8005292:	68fb      	ldr	r3, [r7, #12]
 8005294:	685b      	ldr	r3, [r3, #4]
 8005296:	687a      	ldr	r2, [r7, #4]
 8005298:	429a      	cmp	r2, r3
 800529a:	d103      	bne.n	80052a4 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	689a      	ldr	r2, [r3, #8]
 80052a0:	68fb      	ldr	r3, [r7, #12]
 80052a2:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	2200      	movs	r2, #0
 80052a8:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80052aa:	68fb      	ldr	r3, [r7, #12]
 80052ac:	681b      	ldr	r3, [r3, #0]
 80052ae:	1e5a      	subs	r2, r3, #1
 80052b0:	68fb      	ldr	r3, [r7, #12]
 80052b2:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80052b4:	68fb      	ldr	r3, [r7, #12]
 80052b6:	681b      	ldr	r3, [r3, #0]
}
 80052b8:	4618      	mov	r0, r3
 80052ba:	3714      	adds	r7, #20
 80052bc:	46bd      	mov	sp, r7
 80052be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052c2:	4770      	bx	lr

080052c4 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80052c4:	b580      	push	{r7, lr}
 80052c6:	b084      	sub	sp, #16
 80052c8:	af00      	add	r7, sp, #0
 80052ca:	6078      	str	r0, [r7, #4]
 80052cc:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80052d2:	68fb      	ldr	r3, [r7, #12]
 80052d4:	2b00      	cmp	r3, #0
 80052d6:	d10b      	bne.n	80052f0 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80052d8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80052dc:	f383 8811 	msr	BASEPRI, r3
 80052e0:	f3bf 8f6f 	isb	sy
 80052e4:	f3bf 8f4f 	dsb	sy
 80052e8:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80052ea:	bf00      	nop
 80052ec:	bf00      	nop
 80052ee:	e7fd      	b.n	80052ec <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 80052f0:	f002 faba 	bl	8007868 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80052f4:	68fb      	ldr	r3, [r7, #12]
 80052f6:	681a      	ldr	r2, [r3, #0]
 80052f8:	68fb      	ldr	r3, [r7, #12]
 80052fa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80052fc:	68f9      	ldr	r1, [r7, #12]
 80052fe:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8005300:	fb01 f303 	mul.w	r3, r1, r3
 8005304:	441a      	add	r2, r3
 8005306:	68fb      	ldr	r3, [r7, #12]
 8005308:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800530a:	68fb      	ldr	r3, [r7, #12]
 800530c:	2200      	movs	r2, #0
 800530e:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8005310:	68fb      	ldr	r3, [r7, #12]
 8005312:	681a      	ldr	r2, [r3, #0]
 8005314:	68fb      	ldr	r3, [r7, #12]
 8005316:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005318:	68fb      	ldr	r3, [r7, #12]
 800531a:	681a      	ldr	r2, [r3, #0]
 800531c:	68fb      	ldr	r3, [r7, #12]
 800531e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005320:	3b01      	subs	r3, #1
 8005322:	68f9      	ldr	r1, [r7, #12]
 8005324:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8005326:	fb01 f303 	mul.w	r3, r1, r3
 800532a:	441a      	add	r2, r3
 800532c:	68fb      	ldr	r3, [r7, #12]
 800532e:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8005330:	68fb      	ldr	r3, [r7, #12]
 8005332:	22ff      	movs	r2, #255	@ 0xff
 8005334:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8005338:	68fb      	ldr	r3, [r7, #12]
 800533a:	22ff      	movs	r2, #255	@ 0xff
 800533c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8005340:	683b      	ldr	r3, [r7, #0]
 8005342:	2b00      	cmp	r3, #0
 8005344:	d114      	bne.n	8005370 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005346:	68fb      	ldr	r3, [r7, #12]
 8005348:	691b      	ldr	r3, [r3, #16]
 800534a:	2b00      	cmp	r3, #0
 800534c:	d01a      	beq.n	8005384 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800534e:	68fb      	ldr	r3, [r7, #12]
 8005350:	3310      	adds	r3, #16
 8005352:	4618      	mov	r0, r3
 8005354:	f001 fa58 	bl	8006808 <xTaskRemoveFromEventList>
 8005358:	4603      	mov	r3, r0
 800535a:	2b00      	cmp	r3, #0
 800535c:	d012      	beq.n	8005384 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800535e:	4b0d      	ldr	r3, [pc, #52]	@ (8005394 <xQueueGenericReset+0xd0>)
 8005360:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005364:	601a      	str	r2, [r3, #0]
 8005366:	f3bf 8f4f 	dsb	sy
 800536a:	f3bf 8f6f 	isb	sy
 800536e:	e009      	b.n	8005384 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8005370:	68fb      	ldr	r3, [r7, #12]
 8005372:	3310      	adds	r3, #16
 8005374:	4618      	mov	r0, r3
 8005376:	f7ff fef1 	bl	800515c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800537a:	68fb      	ldr	r3, [r7, #12]
 800537c:	3324      	adds	r3, #36	@ 0x24
 800537e:	4618      	mov	r0, r3
 8005380:	f7ff feec 	bl	800515c <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8005384:	f002 faa2 	bl	80078cc <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8005388:	2301      	movs	r3, #1
}
 800538a:	4618      	mov	r0, r3
 800538c:	3710      	adds	r7, #16
 800538e:	46bd      	mov	sp, r7
 8005390:	bd80      	pop	{r7, pc}
 8005392:	bf00      	nop
 8005394:	e000ed04 	.word	0xe000ed04

08005398 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8005398:	b580      	push	{r7, lr}
 800539a:	b08e      	sub	sp, #56	@ 0x38
 800539c:	af02      	add	r7, sp, #8
 800539e:	60f8      	str	r0, [r7, #12]
 80053a0:	60b9      	str	r1, [r7, #8]
 80053a2:	607a      	str	r2, [r7, #4]
 80053a4:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80053a6:	68fb      	ldr	r3, [r7, #12]
 80053a8:	2b00      	cmp	r3, #0
 80053aa:	d10b      	bne.n	80053c4 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 80053ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80053b0:	f383 8811 	msr	BASEPRI, r3
 80053b4:	f3bf 8f6f 	isb	sy
 80053b8:	f3bf 8f4f 	dsb	sy
 80053bc:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80053be:	bf00      	nop
 80053c0:	bf00      	nop
 80053c2:	e7fd      	b.n	80053c0 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 80053c4:	683b      	ldr	r3, [r7, #0]
 80053c6:	2b00      	cmp	r3, #0
 80053c8:	d10b      	bne.n	80053e2 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 80053ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80053ce:	f383 8811 	msr	BASEPRI, r3
 80053d2:	f3bf 8f6f 	isb	sy
 80053d6:	f3bf 8f4f 	dsb	sy
 80053da:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80053dc:	bf00      	nop
 80053de:	bf00      	nop
 80053e0:	e7fd      	b.n	80053de <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	2b00      	cmp	r3, #0
 80053e6:	d002      	beq.n	80053ee <xQueueGenericCreateStatic+0x56>
 80053e8:	68bb      	ldr	r3, [r7, #8]
 80053ea:	2b00      	cmp	r3, #0
 80053ec:	d001      	beq.n	80053f2 <xQueueGenericCreateStatic+0x5a>
 80053ee:	2301      	movs	r3, #1
 80053f0:	e000      	b.n	80053f4 <xQueueGenericCreateStatic+0x5c>
 80053f2:	2300      	movs	r3, #0
 80053f4:	2b00      	cmp	r3, #0
 80053f6:	d10b      	bne.n	8005410 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 80053f8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80053fc:	f383 8811 	msr	BASEPRI, r3
 8005400:	f3bf 8f6f 	isb	sy
 8005404:	f3bf 8f4f 	dsb	sy
 8005408:	623b      	str	r3, [r7, #32]
}
 800540a:	bf00      	nop
 800540c:	bf00      	nop
 800540e:	e7fd      	b.n	800540c <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	2b00      	cmp	r3, #0
 8005414:	d102      	bne.n	800541c <xQueueGenericCreateStatic+0x84>
 8005416:	68bb      	ldr	r3, [r7, #8]
 8005418:	2b00      	cmp	r3, #0
 800541a:	d101      	bne.n	8005420 <xQueueGenericCreateStatic+0x88>
 800541c:	2301      	movs	r3, #1
 800541e:	e000      	b.n	8005422 <xQueueGenericCreateStatic+0x8a>
 8005420:	2300      	movs	r3, #0
 8005422:	2b00      	cmp	r3, #0
 8005424:	d10b      	bne.n	800543e <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8005426:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800542a:	f383 8811 	msr	BASEPRI, r3
 800542e:	f3bf 8f6f 	isb	sy
 8005432:	f3bf 8f4f 	dsb	sy
 8005436:	61fb      	str	r3, [r7, #28]
}
 8005438:	bf00      	nop
 800543a:	bf00      	nop
 800543c:	e7fd      	b.n	800543a <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800543e:	2350      	movs	r3, #80	@ 0x50
 8005440:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8005442:	697b      	ldr	r3, [r7, #20]
 8005444:	2b50      	cmp	r3, #80	@ 0x50
 8005446:	d00b      	beq.n	8005460 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8005448:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800544c:	f383 8811 	msr	BASEPRI, r3
 8005450:	f3bf 8f6f 	isb	sy
 8005454:	f3bf 8f4f 	dsb	sy
 8005458:	61bb      	str	r3, [r7, #24]
}
 800545a:	bf00      	nop
 800545c:	bf00      	nop
 800545e:	e7fd      	b.n	800545c <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8005460:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8005462:	683b      	ldr	r3, [r7, #0]
 8005464:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8005466:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005468:	2b00      	cmp	r3, #0
 800546a:	d00d      	beq.n	8005488 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800546c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800546e:	2201      	movs	r2, #1
 8005470:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8005474:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8005478:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800547a:	9300      	str	r3, [sp, #0]
 800547c:	4613      	mov	r3, r2
 800547e:	687a      	ldr	r2, [r7, #4]
 8005480:	68b9      	ldr	r1, [r7, #8]
 8005482:	68f8      	ldr	r0, [r7, #12]
 8005484:	f000 f840 	bl	8005508 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8005488:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 800548a:	4618      	mov	r0, r3
 800548c:	3730      	adds	r7, #48	@ 0x30
 800548e:	46bd      	mov	sp, r7
 8005490:	bd80      	pop	{r7, pc}

08005492 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8005492:	b580      	push	{r7, lr}
 8005494:	b08a      	sub	sp, #40	@ 0x28
 8005496:	af02      	add	r7, sp, #8
 8005498:	60f8      	str	r0, [r7, #12]
 800549a:	60b9      	str	r1, [r7, #8]
 800549c:	4613      	mov	r3, r2
 800549e:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80054a0:	68fb      	ldr	r3, [r7, #12]
 80054a2:	2b00      	cmp	r3, #0
 80054a4:	d10b      	bne.n	80054be <xQueueGenericCreate+0x2c>
	__asm volatile
 80054a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80054aa:	f383 8811 	msr	BASEPRI, r3
 80054ae:	f3bf 8f6f 	isb	sy
 80054b2:	f3bf 8f4f 	dsb	sy
 80054b6:	613b      	str	r3, [r7, #16]
}
 80054b8:	bf00      	nop
 80054ba:	bf00      	nop
 80054bc:	e7fd      	b.n	80054ba <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80054be:	68fb      	ldr	r3, [r7, #12]
 80054c0:	68ba      	ldr	r2, [r7, #8]
 80054c2:	fb02 f303 	mul.w	r3, r2, r3
 80054c6:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 80054c8:	69fb      	ldr	r3, [r7, #28]
 80054ca:	3350      	adds	r3, #80	@ 0x50
 80054cc:	4618      	mov	r0, r3
 80054ce:	f002 faed 	bl	8007aac <pvPortMalloc>
 80054d2:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 80054d4:	69bb      	ldr	r3, [r7, #24]
 80054d6:	2b00      	cmp	r3, #0
 80054d8:	d011      	beq.n	80054fe <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 80054da:	69bb      	ldr	r3, [r7, #24]
 80054dc:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80054de:	697b      	ldr	r3, [r7, #20]
 80054e0:	3350      	adds	r3, #80	@ 0x50
 80054e2:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 80054e4:	69bb      	ldr	r3, [r7, #24]
 80054e6:	2200      	movs	r2, #0
 80054e8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80054ec:	79fa      	ldrb	r2, [r7, #7]
 80054ee:	69bb      	ldr	r3, [r7, #24]
 80054f0:	9300      	str	r3, [sp, #0]
 80054f2:	4613      	mov	r3, r2
 80054f4:	697a      	ldr	r2, [r7, #20]
 80054f6:	68b9      	ldr	r1, [r7, #8]
 80054f8:	68f8      	ldr	r0, [r7, #12]
 80054fa:	f000 f805 	bl	8005508 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80054fe:	69bb      	ldr	r3, [r7, #24]
	}
 8005500:	4618      	mov	r0, r3
 8005502:	3720      	adds	r7, #32
 8005504:	46bd      	mov	sp, r7
 8005506:	bd80      	pop	{r7, pc}

08005508 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8005508:	b580      	push	{r7, lr}
 800550a:	b084      	sub	sp, #16
 800550c:	af00      	add	r7, sp, #0
 800550e:	60f8      	str	r0, [r7, #12]
 8005510:	60b9      	str	r1, [r7, #8]
 8005512:	607a      	str	r2, [r7, #4]
 8005514:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8005516:	68bb      	ldr	r3, [r7, #8]
 8005518:	2b00      	cmp	r3, #0
 800551a:	d103      	bne.n	8005524 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800551c:	69bb      	ldr	r3, [r7, #24]
 800551e:	69ba      	ldr	r2, [r7, #24]
 8005520:	601a      	str	r2, [r3, #0]
 8005522:	e002      	b.n	800552a <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8005524:	69bb      	ldr	r3, [r7, #24]
 8005526:	687a      	ldr	r2, [r7, #4]
 8005528:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800552a:	69bb      	ldr	r3, [r7, #24]
 800552c:	68fa      	ldr	r2, [r7, #12]
 800552e:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8005530:	69bb      	ldr	r3, [r7, #24]
 8005532:	68ba      	ldr	r2, [r7, #8]
 8005534:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8005536:	2101      	movs	r1, #1
 8005538:	69b8      	ldr	r0, [r7, #24]
 800553a:	f7ff fec3 	bl	80052c4 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800553e:	69bb      	ldr	r3, [r7, #24]
 8005540:	78fa      	ldrb	r2, [r7, #3]
 8005542:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8005546:	bf00      	nop
 8005548:	3710      	adds	r7, #16
 800554a:	46bd      	mov	sp, r7
 800554c:	bd80      	pop	{r7, pc}
	...

08005550 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8005550:	b580      	push	{r7, lr}
 8005552:	b08e      	sub	sp, #56	@ 0x38
 8005554:	af00      	add	r7, sp, #0
 8005556:	60f8      	str	r0, [r7, #12]
 8005558:	60b9      	str	r1, [r7, #8]
 800555a:	607a      	str	r2, [r7, #4]
 800555c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800555e:	2300      	movs	r3, #0
 8005560:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8005562:	68fb      	ldr	r3, [r7, #12]
 8005564:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8005566:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005568:	2b00      	cmp	r3, #0
 800556a:	d10b      	bne.n	8005584 <xQueueGenericSend+0x34>
	__asm volatile
 800556c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005570:	f383 8811 	msr	BASEPRI, r3
 8005574:	f3bf 8f6f 	isb	sy
 8005578:	f3bf 8f4f 	dsb	sy
 800557c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800557e:	bf00      	nop
 8005580:	bf00      	nop
 8005582:	e7fd      	b.n	8005580 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005584:	68bb      	ldr	r3, [r7, #8]
 8005586:	2b00      	cmp	r3, #0
 8005588:	d103      	bne.n	8005592 <xQueueGenericSend+0x42>
 800558a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800558c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800558e:	2b00      	cmp	r3, #0
 8005590:	d101      	bne.n	8005596 <xQueueGenericSend+0x46>
 8005592:	2301      	movs	r3, #1
 8005594:	e000      	b.n	8005598 <xQueueGenericSend+0x48>
 8005596:	2300      	movs	r3, #0
 8005598:	2b00      	cmp	r3, #0
 800559a:	d10b      	bne.n	80055b4 <xQueueGenericSend+0x64>
	__asm volatile
 800559c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80055a0:	f383 8811 	msr	BASEPRI, r3
 80055a4:	f3bf 8f6f 	isb	sy
 80055a8:	f3bf 8f4f 	dsb	sy
 80055ac:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80055ae:	bf00      	nop
 80055b0:	bf00      	nop
 80055b2:	e7fd      	b.n	80055b0 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80055b4:	683b      	ldr	r3, [r7, #0]
 80055b6:	2b02      	cmp	r3, #2
 80055b8:	d103      	bne.n	80055c2 <xQueueGenericSend+0x72>
 80055ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80055bc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80055be:	2b01      	cmp	r3, #1
 80055c0:	d101      	bne.n	80055c6 <xQueueGenericSend+0x76>
 80055c2:	2301      	movs	r3, #1
 80055c4:	e000      	b.n	80055c8 <xQueueGenericSend+0x78>
 80055c6:	2300      	movs	r3, #0
 80055c8:	2b00      	cmp	r3, #0
 80055ca:	d10b      	bne.n	80055e4 <xQueueGenericSend+0x94>
	__asm volatile
 80055cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80055d0:	f383 8811 	msr	BASEPRI, r3
 80055d4:	f3bf 8f6f 	isb	sy
 80055d8:	f3bf 8f4f 	dsb	sy
 80055dc:	623b      	str	r3, [r7, #32]
}
 80055de:	bf00      	nop
 80055e0:	bf00      	nop
 80055e2:	e7fd      	b.n	80055e0 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80055e4:	f001 fad0 	bl	8006b88 <xTaskGetSchedulerState>
 80055e8:	4603      	mov	r3, r0
 80055ea:	2b00      	cmp	r3, #0
 80055ec:	d102      	bne.n	80055f4 <xQueueGenericSend+0xa4>
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	2b00      	cmp	r3, #0
 80055f2:	d101      	bne.n	80055f8 <xQueueGenericSend+0xa8>
 80055f4:	2301      	movs	r3, #1
 80055f6:	e000      	b.n	80055fa <xQueueGenericSend+0xaa>
 80055f8:	2300      	movs	r3, #0
 80055fa:	2b00      	cmp	r3, #0
 80055fc:	d10b      	bne.n	8005616 <xQueueGenericSend+0xc6>
	__asm volatile
 80055fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005602:	f383 8811 	msr	BASEPRI, r3
 8005606:	f3bf 8f6f 	isb	sy
 800560a:	f3bf 8f4f 	dsb	sy
 800560e:	61fb      	str	r3, [r7, #28]
}
 8005610:	bf00      	nop
 8005612:	bf00      	nop
 8005614:	e7fd      	b.n	8005612 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8005616:	f002 f927 	bl	8007868 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800561a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800561c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800561e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005620:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005622:	429a      	cmp	r2, r3
 8005624:	d302      	bcc.n	800562c <xQueueGenericSend+0xdc>
 8005626:	683b      	ldr	r3, [r7, #0]
 8005628:	2b02      	cmp	r3, #2
 800562a:	d129      	bne.n	8005680 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800562c:	683a      	ldr	r2, [r7, #0]
 800562e:	68b9      	ldr	r1, [r7, #8]
 8005630:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005632:	f000 fa91 	bl	8005b58 <prvCopyDataToQueue>
 8005636:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005638:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800563a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800563c:	2b00      	cmp	r3, #0
 800563e:	d010      	beq.n	8005662 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005640:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005642:	3324      	adds	r3, #36	@ 0x24
 8005644:	4618      	mov	r0, r3
 8005646:	f001 f8df 	bl	8006808 <xTaskRemoveFromEventList>
 800564a:	4603      	mov	r3, r0
 800564c:	2b00      	cmp	r3, #0
 800564e:	d013      	beq.n	8005678 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8005650:	4b3f      	ldr	r3, [pc, #252]	@ (8005750 <xQueueGenericSend+0x200>)
 8005652:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005656:	601a      	str	r2, [r3, #0]
 8005658:	f3bf 8f4f 	dsb	sy
 800565c:	f3bf 8f6f 	isb	sy
 8005660:	e00a      	b.n	8005678 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8005662:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005664:	2b00      	cmp	r3, #0
 8005666:	d007      	beq.n	8005678 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8005668:	4b39      	ldr	r3, [pc, #228]	@ (8005750 <xQueueGenericSend+0x200>)
 800566a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800566e:	601a      	str	r2, [r3, #0]
 8005670:	f3bf 8f4f 	dsb	sy
 8005674:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8005678:	f002 f928 	bl	80078cc <vPortExitCritical>
				return pdPASS;
 800567c:	2301      	movs	r3, #1
 800567e:	e063      	b.n	8005748 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	2b00      	cmp	r3, #0
 8005684:	d103      	bne.n	800568e <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8005686:	f002 f921 	bl	80078cc <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800568a:	2300      	movs	r3, #0
 800568c:	e05c      	b.n	8005748 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800568e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005690:	2b00      	cmp	r3, #0
 8005692:	d106      	bne.n	80056a2 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8005694:	f107 0314 	add.w	r3, r7, #20
 8005698:	4618      	mov	r0, r3
 800569a:	f001 f919 	bl	80068d0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800569e:	2301      	movs	r3, #1
 80056a0:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80056a2:	f002 f913 	bl	80078cc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80056a6:	f000 fe89 	bl	80063bc <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80056aa:	f002 f8dd 	bl	8007868 <vPortEnterCritical>
 80056ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80056b0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80056b4:	b25b      	sxtb	r3, r3
 80056b6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80056ba:	d103      	bne.n	80056c4 <xQueueGenericSend+0x174>
 80056bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80056be:	2200      	movs	r2, #0
 80056c0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80056c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80056c6:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80056ca:	b25b      	sxtb	r3, r3
 80056cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80056d0:	d103      	bne.n	80056da <xQueueGenericSend+0x18a>
 80056d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80056d4:	2200      	movs	r2, #0
 80056d6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80056da:	f002 f8f7 	bl	80078cc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80056de:	1d3a      	adds	r2, r7, #4
 80056e0:	f107 0314 	add.w	r3, r7, #20
 80056e4:	4611      	mov	r1, r2
 80056e6:	4618      	mov	r0, r3
 80056e8:	f001 f908 	bl	80068fc <xTaskCheckForTimeOut>
 80056ec:	4603      	mov	r3, r0
 80056ee:	2b00      	cmp	r3, #0
 80056f0:	d124      	bne.n	800573c <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80056f2:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80056f4:	f000 fb28 	bl	8005d48 <prvIsQueueFull>
 80056f8:	4603      	mov	r3, r0
 80056fa:	2b00      	cmp	r3, #0
 80056fc:	d018      	beq.n	8005730 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80056fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005700:	3310      	adds	r3, #16
 8005702:	687a      	ldr	r2, [r7, #4]
 8005704:	4611      	mov	r1, r2
 8005706:	4618      	mov	r0, r3
 8005708:	f001 f82c 	bl	8006764 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800570c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800570e:	f000 fab3 	bl	8005c78 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8005712:	f000 fe61 	bl	80063d8 <xTaskResumeAll>
 8005716:	4603      	mov	r3, r0
 8005718:	2b00      	cmp	r3, #0
 800571a:	f47f af7c 	bne.w	8005616 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 800571e:	4b0c      	ldr	r3, [pc, #48]	@ (8005750 <xQueueGenericSend+0x200>)
 8005720:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005724:	601a      	str	r2, [r3, #0]
 8005726:	f3bf 8f4f 	dsb	sy
 800572a:	f3bf 8f6f 	isb	sy
 800572e:	e772      	b.n	8005616 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8005730:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005732:	f000 faa1 	bl	8005c78 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8005736:	f000 fe4f 	bl	80063d8 <xTaskResumeAll>
 800573a:	e76c      	b.n	8005616 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800573c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800573e:	f000 fa9b 	bl	8005c78 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8005742:	f000 fe49 	bl	80063d8 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8005746:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8005748:	4618      	mov	r0, r3
 800574a:	3738      	adds	r7, #56	@ 0x38
 800574c:	46bd      	mov	sp, r7
 800574e:	bd80      	pop	{r7, pc}
 8005750:	e000ed04 	.word	0xe000ed04

08005754 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8005754:	b580      	push	{r7, lr}
 8005756:	b090      	sub	sp, #64	@ 0x40
 8005758:	af00      	add	r7, sp, #0
 800575a:	60f8      	str	r0, [r7, #12]
 800575c:	60b9      	str	r1, [r7, #8]
 800575e:	607a      	str	r2, [r7, #4]
 8005760:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8005762:	68fb      	ldr	r3, [r7, #12]
 8005764:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8005766:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005768:	2b00      	cmp	r3, #0
 800576a:	d10b      	bne.n	8005784 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 800576c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005770:	f383 8811 	msr	BASEPRI, r3
 8005774:	f3bf 8f6f 	isb	sy
 8005778:	f3bf 8f4f 	dsb	sy
 800577c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800577e:	bf00      	nop
 8005780:	bf00      	nop
 8005782:	e7fd      	b.n	8005780 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005784:	68bb      	ldr	r3, [r7, #8]
 8005786:	2b00      	cmp	r3, #0
 8005788:	d103      	bne.n	8005792 <xQueueGenericSendFromISR+0x3e>
 800578a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800578c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800578e:	2b00      	cmp	r3, #0
 8005790:	d101      	bne.n	8005796 <xQueueGenericSendFromISR+0x42>
 8005792:	2301      	movs	r3, #1
 8005794:	e000      	b.n	8005798 <xQueueGenericSendFromISR+0x44>
 8005796:	2300      	movs	r3, #0
 8005798:	2b00      	cmp	r3, #0
 800579a:	d10b      	bne.n	80057b4 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 800579c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80057a0:	f383 8811 	msr	BASEPRI, r3
 80057a4:	f3bf 8f6f 	isb	sy
 80057a8:	f3bf 8f4f 	dsb	sy
 80057ac:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80057ae:	bf00      	nop
 80057b0:	bf00      	nop
 80057b2:	e7fd      	b.n	80057b0 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80057b4:	683b      	ldr	r3, [r7, #0]
 80057b6:	2b02      	cmp	r3, #2
 80057b8:	d103      	bne.n	80057c2 <xQueueGenericSendFromISR+0x6e>
 80057ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80057bc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80057be:	2b01      	cmp	r3, #1
 80057c0:	d101      	bne.n	80057c6 <xQueueGenericSendFromISR+0x72>
 80057c2:	2301      	movs	r3, #1
 80057c4:	e000      	b.n	80057c8 <xQueueGenericSendFromISR+0x74>
 80057c6:	2300      	movs	r3, #0
 80057c8:	2b00      	cmp	r3, #0
 80057ca:	d10b      	bne.n	80057e4 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 80057cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80057d0:	f383 8811 	msr	BASEPRI, r3
 80057d4:	f3bf 8f6f 	isb	sy
 80057d8:	f3bf 8f4f 	dsb	sy
 80057dc:	623b      	str	r3, [r7, #32]
}
 80057de:	bf00      	nop
 80057e0:	bf00      	nop
 80057e2:	e7fd      	b.n	80057e0 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80057e4:	f002 f920 	bl	8007a28 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80057e8:	f3ef 8211 	mrs	r2, BASEPRI
 80057ec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80057f0:	f383 8811 	msr	BASEPRI, r3
 80057f4:	f3bf 8f6f 	isb	sy
 80057f8:	f3bf 8f4f 	dsb	sy
 80057fc:	61fa      	str	r2, [r7, #28]
 80057fe:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8005800:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8005802:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8005804:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005806:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005808:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800580a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800580c:	429a      	cmp	r2, r3
 800580e:	d302      	bcc.n	8005816 <xQueueGenericSendFromISR+0xc2>
 8005810:	683b      	ldr	r3, [r7, #0]
 8005812:	2b02      	cmp	r3, #2
 8005814:	d12f      	bne.n	8005876 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8005816:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005818:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800581c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005820:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005822:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005824:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8005826:	683a      	ldr	r2, [r7, #0]
 8005828:	68b9      	ldr	r1, [r7, #8]
 800582a:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800582c:	f000 f994 	bl	8005b58 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8005830:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8005834:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005838:	d112      	bne.n	8005860 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800583a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800583c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800583e:	2b00      	cmp	r3, #0
 8005840:	d016      	beq.n	8005870 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005842:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005844:	3324      	adds	r3, #36	@ 0x24
 8005846:	4618      	mov	r0, r3
 8005848:	f000 ffde 	bl	8006808 <xTaskRemoveFromEventList>
 800584c:	4603      	mov	r3, r0
 800584e:	2b00      	cmp	r3, #0
 8005850:	d00e      	beq.n	8005870 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	2b00      	cmp	r3, #0
 8005856:	d00b      	beq.n	8005870 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	2201      	movs	r2, #1
 800585c:	601a      	str	r2, [r3, #0]
 800585e:	e007      	b.n	8005870 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8005860:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8005864:	3301      	adds	r3, #1
 8005866:	b2db      	uxtb	r3, r3
 8005868:	b25a      	sxtb	r2, r3
 800586a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800586c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8005870:	2301      	movs	r3, #1
 8005872:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8005874:	e001      	b.n	800587a <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8005876:	2300      	movs	r3, #0
 8005878:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800587a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800587c:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800587e:	697b      	ldr	r3, [r7, #20]
 8005880:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8005884:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8005886:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8005888:	4618      	mov	r0, r3
 800588a:	3740      	adds	r7, #64	@ 0x40
 800588c:	46bd      	mov	sp, r7
 800588e:	bd80      	pop	{r7, pc}

08005890 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8005890:	b580      	push	{r7, lr}
 8005892:	b08c      	sub	sp, #48	@ 0x30
 8005894:	af00      	add	r7, sp, #0
 8005896:	60f8      	str	r0, [r7, #12]
 8005898:	60b9      	str	r1, [r7, #8]
 800589a:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800589c:	2300      	movs	r3, #0
 800589e:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80058a0:	68fb      	ldr	r3, [r7, #12]
 80058a2:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80058a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80058a6:	2b00      	cmp	r3, #0
 80058a8:	d10b      	bne.n	80058c2 <xQueueReceive+0x32>
	__asm volatile
 80058aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80058ae:	f383 8811 	msr	BASEPRI, r3
 80058b2:	f3bf 8f6f 	isb	sy
 80058b6:	f3bf 8f4f 	dsb	sy
 80058ba:	623b      	str	r3, [r7, #32]
}
 80058bc:	bf00      	nop
 80058be:	bf00      	nop
 80058c0:	e7fd      	b.n	80058be <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80058c2:	68bb      	ldr	r3, [r7, #8]
 80058c4:	2b00      	cmp	r3, #0
 80058c6:	d103      	bne.n	80058d0 <xQueueReceive+0x40>
 80058c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80058ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80058cc:	2b00      	cmp	r3, #0
 80058ce:	d101      	bne.n	80058d4 <xQueueReceive+0x44>
 80058d0:	2301      	movs	r3, #1
 80058d2:	e000      	b.n	80058d6 <xQueueReceive+0x46>
 80058d4:	2300      	movs	r3, #0
 80058d6:	2b00      	cmp	r3, #0
 80058d8:	d10b      	bne.n	80058f2 <xQueueReceive+0x62>
	__asm volatile
 80058da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80058de:	f383 8811 	msr	BASEPRI, r3
 80058e2:	f3bf 8f6f 	isb	sy
 80058e6:	f3bf 8f4f 	dsb	sy
 80058ea:	61fb      	str	r3, [r7, #28]
}
 80058ec:	bf00      	nop
 80058ee:	bf00      	nop
 80058f0:	e7fd      	b.n	80058ee <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80058f2:	f001 f949 	bl	8006b88 <xTaskGetSchedulerState>
 80058f6:	4603      	mov	r3, r0
 80058f8:	2b00      	cmp	r3, #0
 80058fa:	d102      	bne.n	8005902 <xQueueReceive+0x72>
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	2b00      	cmp	r3, #0
 8005900:	d101      	bne.n	8005906 <xQueueReceive+0x76>
 8005902:	2301      	movs	r3, #1
 8005904:	e000      	b.n	8005908 <xQueueReceive+0x78>
 8005906:	2300      	movs	r3, #0
 8005908:	2b00      	cmp	r3, #0
 800590a:	d10b      	bne.n	8005924 <xQueueReceive+0x94>
	__asm volatile
 800590c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005910:	f383 8811 	msr	BASEPRI, r3
 8005914:	f3bf 8f6f 	isb	sy
 8005918:	f3bf 8f4f 	dsb	sy
 800591c:	61bb      	str	r3, [r7, #24]
}
 800591e:	bf00      	nop
 8005920:	bf00      	nop
 8005922:	e7fd      	b.n	8005920 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8005924:	f001 ffa0 	bl	8007868 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005928:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800592a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800592c:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800592e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005930:	2b00      	cmp	r3, #0
 8005932:	d01f      	beq.n	8005974 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8005934:	68b9      	ldr	r1, [r7, #8]
 8005936:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005938:	f000 f978 	bl	8005c2c <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800593c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800593e:	1e5a      	subs	r2, r3, #1
 8005940:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005942:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005944:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005946:	691b      	ldr	r3, [r3, #16]
 8005948:	2b00      	cmp	r3, #0
 800594a:	d00f      	beq.n	800596c <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800594c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800594e:	3310      	adds	r3, #16
 8005950:	4618      	mov	r0, r3
 8005952:	f000 ff59 	bl	8006808 <xTaskRemoveFromEventList>
 8005956:	4603      	mov	r3, r0
 8005958:	2b00      	cmp	r3, #0
 800595a:	d007      	beq.n	800596c <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800595c:	4b3c      	ldr	r3, [pc, #240]	@ (8005a50 <xQueueReceive+0x1c0>)
 800595e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005962:	601a      	str	r2, [r3, #0]
 8005964:	f3bf 8f4f 	dsb	sy
 8005968:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800596c:	f001 ffae 	bl	80078cc <vPortExitCritical>
				return pdPASS;
 8005970:	2301      	movs	r3, #1
 8005972:	e069      	b.n	8005a48 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	2b00      	cmp	r3, #0
 8005978:	d103      	bne.n	8005982 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800597a:	f001 ffa7 	bl	80078cc <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800597e:	2300      	movs	r3, #0
 8005980:	e062      	b.n	8005a48 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8005982:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005984:	2b00      	cmp	r3, #0
 8005986:	d106      	bne.n	8005996 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8005988:	f107 0310 	add.w	r3, r7, #16
 800598c:	4618      	mov	r0, r3
 800598e:	f000 ff9f 	bl	80068d0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8005992:	2301      	movs	r3, #1
 8005994:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8005996:	f001 ff99 	bl	80078cc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800599a:	f000 fd0f 	bl	80063bc <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800599e:	f001 ff63 	bl	8007868 <vPortEnterCritical>
 80059a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80059a4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80059a8:	b25b      	sxtb	r3, r3
 80059aa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80059ae:	d103      	bne.n	80059b8 <xQueueReceive+0x128>
 80059b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80059b2:	2200      	movs	r2, #0
 80059b4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80059b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80059ba:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80059be:	b25b      	sxtb	r3, r3
 80059c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80059c4:	d103      	bne.n	80059ce <xQueueReceive+0x13e>
 80059c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80059c8:	2200      	movs	r2, #0
 80059ca:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80059ce:	f001 ff7d 	bl	80078cc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80059d2:	1d3a      	adds	r2, r7, #4
 80059d4:	f107 0310 	add.w	r3, r7, #16
 80059d8:	4611      	mov	r1, r2
 80059da:	4618      	mov	r0, r3
 80059dc:	f000 ff8e 	bl	80068fc <xTaskCheckForTimeOut>
 80059e0:	4603      	mov	r3, r0
 80059e2:	2b00      	cmp	r3, #0
 80059e4:	d123      	bne.n	8005a2e <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80059e6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80059e8:	f000 f998 	bl	8005d1c <prvIsQueueEmpty>
 80059ec:	4603      	mov	r3, r0
 80059ee:	2b00      	cmp	r3, #0
 80059f0:	d017      	beq.n	8005a22 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80059f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80059f4:	3324      	adds	r3, #36	@ 0x24
 80059f6:	687a      	ldr	r2, [r7, #4]
 80059f8:	4611      	mov	r1, r2
 80059fa:	4618      	mov	r0, r3
 80059fc:	f000 feb2 	bl	8006764 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8005a00:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005a02:	f000 f939 	bl	8005c78 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8005a06:	f000 fce7 	bl	80063d8 <xTaskResumeAll>
 8005a0a:	4603      	mov	r3, r0
 8005a0c:	2b00      	cmp	r3, #0
 8005a0e:	d189      	bne.n	8005924 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8005a10:	4b0f      	ldr	r3, [pc, #60]	@ (8005a50 <xQueueReceive+0x1c0>)
 8005a12:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005a16:	601a      	str	r2, [r3, #0]
 8005a18:	f3bf 8f4f 	dsb	sy
 8005a1c:	f3bf 8f6f 	isb	sy
 8005a20:	e780      	b.n	8005924 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8005a22:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005a24:	f000 f928 	bl	8005c78 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8005a28:	f000 fcd6 	bl	80063d8 <xTaskResumeAll>
 8005a2c:	e77a      	b.n	8005924 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8005a2e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005a30:	f000 f922 	bl	8005c78 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8005a34:	f000 fcd0 	bl	80063d8 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005a38:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005a3a:	f000 f96f 	bl	8005d1c <prvIsQueueEmpty>
 8005a3e:	4603      	mov	r3, r0
 8005a40:	2b00      	cmp	r3, #0
 8005a42:	f43f af6f 	beq.w	8005924 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8005a46:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8005a48:	4618      	mov	r0, r3
 8005a4a:	3730      	adds	r7, #48	@ 0x30
 8005a4c:	46bd      	mov	sp, r7
 8005a4e:	bd80      	pop	{r7, pc}
 8005a50:	e000ed04 	.word	0xe000ed04

08005a54 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8005a54:	b580      	push	{r7, lr}
 8005a56:	b08e      	sub	sp, #56	@ 0x38
 8005a58:	af00      	add	r7, sp, #0
 8005a5a:	60f8      	str	r0, [r7, #12]
 8005a5c:	60b9      	str	r1, [r7, #8]
 8005a5e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8005a60:	68fb      	ldr	r3, [r7, #12]
 8005a62:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8005a64:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a66:	2b00      	cmp	r3, #0
 8005a68:	d10b      	bne.n	8005a82 <xQueueReceiveFromISR+0x2e>
	__asm volatile
 8005a6a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005a6e:	f383 8811 	msr	BASEPRI, r3
 8005a72:	f3bf 8f6f 	isb	sy
 8005a76:	f3bf 8f4f 	dsb	sy
 8005a7a:	623b      	str	r3, [r7, #32]
}
 8005a7c:	bf00      	nop
 8005a7e:	bf00      	nop
 8005a80:	e7fd      	b.n	8005a7e <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005a82:	68bb      	ldr	r3, [r7, #8]
 8005a84:	2b00      	cmp	r3, #0
 8005a86:	d103      	bne.n	8005a90 <xQueueReceiveFromISR+0x3c>
 8005a88:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a8a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a8c:	2b00      	cmp	r3, #0
 8005a8e:	d101      	bne.n	8005a94 <xQueueReceiveFromISR+0x40>
 8005a90:	2301      	movs	r3, #1
 8005a92:	e000      	b.n	8005a96 <xQueueReceiveFromISR+0x42>
 8005a94:	2300      	movs	r3, #0
 8005a96:	2b00      	cmp	r3, #0
 8005a98:	d10b      	bne.n	8005ab2 <xQueueReceiveFromISR+0x5e>
	__asm volatile
 8005a9a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005a9e:	f383 8811 	msr	BASEPRI, r3
 8005aa2:	f3bf 8f6f 	isb	sy
 8005aa6:	f3bf 8f4f 	dsb	sy
 8005aaa:	61fb      	str	r3, [r7, #28]
}
 8005aac:	bf00      	nop
 8005aae:	bf00      	nop
 8005ab0:	e7fd      	b.n	8005aae <xQueueReceiveFromISR+0x5a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8005ab2:	f001 ffb9 	bl	8007a28 <vPortValidateInterruptPriority>
	__asm volatile
 8005ab6:	f3ef 8211 	mrs	r2, BASEPRI
 8005aba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005abe:	f383 8811 	msr	BASEPRI, r3
 8005ac2:	f3bf 8f6f 	isb	sy
 8005ac6:	f3bf 8f4f 	dsb	sy
 8005aca:	61ba      	str	r2, [r7, #24]
 8005acc:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8005ace:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8005ad0:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005ad2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ad4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005ad6:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8005ad8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005ada:	2b00      	cmp	r3, #0
 8005adc:	d02f      	beq.n	8005b3e <xQueueReceiveFromISR+0xea>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 8005ade:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ae0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005ae4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8005ae8:	68b9      	ldr	r1, [r7, #8]
 8005aea:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005aec:	f000 f89e 	bl	8005c2c <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8005af0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005af2:	1e5a      	subs	r2, r3, #1
 8005af4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005af6:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8005af8:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8005afc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005b00:	d112      	bne.n	8005b28 <xQueueReceiveFromISR+0xd4>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005b02:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b04:	691b      	ldr	r3, [r3, #16]
 8005b06:	2b00      	cmp	r3, #0
 8005b08:	d016      	beq.n	8005b38 <xQueueReceiveFromISR+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005b0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b0c:	3310      	adds	r3, #16
 8005b0e:	4618      	mov	r0, r3
 8005b10:	f000 fe7a 	bl	8006808 <xTaskRemoveFromEventList>
 8005b14:	4603      	mov	r3, r0
 8005b16:	2b00      	cmp	r3, #0
 8005b18:	d00e      	beq.n	8005b38 <xQueueReceiveFromISR+0xe4>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	2b00      	cmp	r3, #0
 8005b1e:	d00b      	beq.n	8005b38 <xQueueReceiveFromISR+0xe4>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	2201      	movs	r2, #1
 8005b24:	601a      	str	r2, [r3, #0]
 8005b26:	e007      	b.n	8005b38 <xQueueReceiveFromISR+0xe4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8005b28:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005b2c:	3301      	adds	r3, #1
 8005b2e:	b2db      	uxtb	r3, r3
 8005b30:	b25a      	sxtb	r2, r3
 8005b32:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b34:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 8005b38:	2301      	movs	r3, #1
 8005b3a:	637b      	str	r3, [r7, #52]	@ 0x34
 8005b3c:	e001      	b.n	8005b42 <xQueueReceiveFromISR+0xee>
		}
		else
		{
			xReturn = pdFAIL;
 8005b3e:	2300      	movs	r3, #0
 8005b40:	637b      	str	r3, [r7, #52]	@ 0x34
 8005b42:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005b44:	613b      	str	r3, [r7, #16]
	__asm volatile
 8005b46:	693b      	ldr	r3, [r7, #16]
 8005b48:	f383 8811 	msr	BASEPRI, r3
}
 8005b4c:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8005b4e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8005b50:	4618      	mov	r0, r3
 8005b52:	3738      	adds	r7, #56	@ 0x38
 8005b54:	46bd      	mov	sp, r7
 8005b56:	bd80      	pop	{r7, pc}

08005b58 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8005b58:	b580      	push	{r7, lr}
 8005b5a:	b086      	sub	sp, #24
 8005b5c:	af00      	add	r7, sp, #0
 8005b5e:	60f8      	str	r0, [r7, #12]
 8005b60:	60b9      	str	r1, [r7, #8]
 8005b62:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8005b64:	2300      	movs	r3, #0
 8005b66:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005b68:	68fb      	ldr	r3, [r7, #12]
 8005b6a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005b6c:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8005b6e:	68fb      	ldr	r3, [r7, #12]
 8005b70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b72:	2b00      	cmp	r3, #0
 8005b74:	d10d      	bne.n	8005b92 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8005b76:	68fb      	ldr	r3, [r7, #12]
 8005b78:	681b      	ldr	r3, [r3, #0]
 8005b7a:	2b00      	cmp	r3, #0
 8005b7c:	d14d      	bne.n	8005c1a <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8005b7e:	68fb      	ldr	r3, [r7, #12]
 8005b80:	689b      	ldr	r3, [r3, #8]
 8005b82:	4618      	mov	r0, r3
 8005b84:	f001 f81e 	bl	8006bc4 <xTaskPriorityDisinherit>
 8005b88:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8005b8a:	68fb      	ldr	r3, [r7, #12]
 8005b8c:	2200      	movs	r2, #0
 8005b8e:	609a      	str	r2, [r3, #8]
 8005b90:	e043      	b.n	8005c1a <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	2b00      	cmp	r3, #0
 8005b96:	d119      	bne.n	8005bcc <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8005b98:	68fb      	ldr	r3, [r7, #12]
 8005b9a:	6858      	ldr	r0, [r3, #4]
 8005b9c:	68fb      	ldr	r3, [r7, #12]
 8005b9e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005ba0:	461a      	mov	r2, r3
 8005ba2:	68b9      	ldr	r1, [r7, #8]
 8005ba4:	f002 fa42 	bl	800802c <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8005ba8:	68fb      	ldr	r3, [r7, #12]
 8005baa:	685a      	ldr	r2, [r3, #4]
 8005bac:	68fb      	ldr	r3, [r7, #12]
 8005bae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005bb0:	441a      	add	r2, r3
 8005bb2:	68fb      	ldr	r3, [r7, #12]
 8005bb4:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8005bb6:	68fb      	ldr	r3, [r7, #12]
 8005bb8:	685a      	ldr	r2, [r3, #4]
 8005bba:	68fb      	ldr	r3, [r7, #12]
 8005bbc:	689b      	ldr	r3, [r3, #8]
 8005bbe:	429a      	cmp	r2, r3
 8005bc0:	d32b      	bcc.n	8005c1a <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8005bc2:	68fb      	ldr	r3, [r7, #12]
 8005bc4:	681a      	ldr	r2, [r3, #0]
 8005bc6:	68fb      	ldr	r3, [r7, #12]
 8005bc8:	605a      	str	r2, [r3, #4]
 8005bca:	e026      	b.n	8005c1a <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8005bcc:	68fb      	ldr	r3, [r7, #12]
 8005bce:	68d8      	ldr	r0, [r3, #12]
 8005bd0:	68fb      	ldr	r3, [r7, #12]
 8005bd2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005bd4:	461a      	mov	r2, r3
 8005bd6:	68b9      	ldr	r1, [r7, #8]
 8005bd8:	f002 fa28 	bl	800802c <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8005bdc:	68fb      	ldr	r3, [r7, #12]
 8005bde:	68da      	ldr	r2, [r3, #12]
 8005be0:	68fb      	ldr	r3, [r7, #12]
 8005be2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005be4:	425b      	negs	r3, r3
 8005be6:	441a      	add	r2, r3
 8005be8:	68fb      	ldr	r3, [r7, #12]
 8005bea:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8005bec:	68fb      	ldr	r3, [r7, #12]
 8005bee:	68da      	ldr	r2, [r3, #12]
 8005bf0:	68fb      	ldr	r3, [r7, #12]
 8005bf2:	681b      	ldr	r3, [r3, #0]
 8005bf4:	429a      	cmp	r2, r3
 8005bf6:	d207      	bcs.n	8005c08 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8005bf8:	68fb      	ldr	r3, [r7, #12]
 8005bfa:	689a      	ldr	r2, [r3, #8]
 8005bfc:	68fb      	ldr	r3, [r7, #12]
 8005bfe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c00:	425b      	negs	r3, r3
 8005c02:	441a      	add	r2, r3
 8005c04:	68fb      	ldr	r3, [r7, #12]
 8005c06:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	2b02      	cmp	r3, #2
 8005c0c:	d105      	bne.n	8005c1a <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8005c0e:	693b      	ldr	r3, [r7, #16]
 8005c10:	2b00      	cmp	r3, #0
 8005c12:	d002      	beq.n	8005c1a <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8005c14:	693b      	ldr	r3, [r7, #16]
 8005c16:	3b01      	subs	r3, #1
 8005c18:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8005c1a:	693b      	ldr	r3, [r7, #16]
 8005c1c:	1c5a      	adds	r2, r3, #1
 8005c1e:	68fb      	ldr	r3, [r7, #12]
 8005c20:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8005c22:	697b      	ldr	r3, [r7, #20]
}
 8005c24:	4618      	mov	r0, r3
 8005c26:	3718      	adds	r7, #24
 8005c28:	46bd      	mov	sp, r7
 8005c2a:	bd80      	pop	{r7, pc}

08005c2c <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8005c2c:	b580      	push	{r7, lr}
 8005c2e:	b082      	sub	sp, #8
 8005c30:	af00      	add	r7, sp, #0
 8005c32:	6078      	str	r0, [r7, #4]
 8005c34:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c3a:	2b00      	cmp	r3, #0
 8005c3c:	d018      	beq.n	8005c70 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	68da      	ldr	r2, [r3, #12]
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c46:	441a      	add	r2, r3
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	68da      	ldr	r2, [r3, #12]
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	689b      	ldr	r3, [r3, #8]
 8005c54:	429a      	cmp	r2, r3
 8005c56:	d303      	bcc.n	8005c60 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	681a      	ldr	r2, [r3, #0]
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	68d9      	ldr	r1, [r3, #12]
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c68:	461a      	mov	r2, r3
 8005c6a:	6838      	ldr	r0, [r7, #0]
 8005c6c:	f002 f9de 	bl	800802c <memcpy>
	}
}
 8005c70:	bf00      	nop
 8005c72:	3708      	adds	r7, #8
 8005c74:	46bd      	mov	sp, r7
 8005c76:	bd80      	pop	{r7, pc}

08005c78 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8005c78:	b580      	push	{r7, lr}
 8005c7a:	b084      	sub	sp, #16
 8005c7c:	af00      	add	r7, sp, #0
 8005c7e:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8005c80:	f001 fdf2 	bl	8007868 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005c8a:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8005c8c:	e011      	b.n	8005cb2 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c92:	2b00      	cmp	r3, #0
 8005c94:	d012      	beq.n	8005cbc <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	3324      	adds	r3, #36	@ 0x24
 8005c9a:	4618      	mov	r0, r3
 8005c9c:	f000 fdb4 	bl	8006808 <xTaskRemoveFromEventList>
 8005ca0:	4603      	mov	r3, r0
 8005ca2:	2b00      	cmp	r3, #0
 8005ca4:	d001      	beq.n	8005caa <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8005ca6:	f000 fe8d 	bl	80069c4 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8005caa:	7bfb      	ldrb	r3, [r7, #15]
 8005cac:	3b01      	subs	r3, #1
 8005cae:	b2db      	uxtb	r3, r3
 8005cb0:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8005cb2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005cb6:	2b00      	cmp	r3, #0
 8005cb8:	dce9      	bgt.n	8005c8e <prvUnlockQueue+0x16>
 8005cba:	e000      	b.n	8005cbe <prvUnlockQueue+0x46>
					break;
 8005cbc:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	22ff      	movs	r2, #255	@ 0xff
 8005cc2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8005cc6:	f001 fe01 	bl	80078cc <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8005cca:	f001 fdcd 	bl	8007868 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005cd4:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8005cd6:	e011      	b.n	8005cfc <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	691b      	ldr	r3, [r3, #16]
 8005cdc:	2b00      	cmp	r3, #0
 8005cde:	d012      	beq.n	8005d06 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	3310      	adds	r3, #16
 8005ce4:	4618      	mov	r0, r3
 8005ce6:	f000 fd8f 	bl	8006808 <xTaskRemoveFromEventList>
 8005cea:	4603      	mov	r3, r0
 8005cec:	2b00      	cmp	r3, #0
 8005cee:	d001      	beq.n	8005cf4 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8005cf0:	f000 fe68 	bl	80069c4 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8005cf4:	7bbb      	ldrb	r3, [r7, #14]
 8005cf6:	3b01      	subs	r3, #1
 8005cf8:	b2db      	uxtb	r3, r3
 8005cfa:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8005cfc:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8005d00:	2b00      	cmp	r3, #0
 8005d02:	dce9      	bgt.n	8005cd8 <prvUnlockQueue+0x60>
 8005d04:	e000      	b.n	8005d08 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8005d06:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	22ff      	movs	r2, #255	@ 0xff
 8005d0c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8005d10:	f001 fddc 	bl	80078cc <vPortExitCritical>
}
 8005d14:	bf00      	nop
 8005d16:	3710      	adds	r7, #16
 8005d18:	46bd      	mov	sp, r7
 8005d1a:	bd80      	pop	{r7, pc}

08005d1c <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8005d1c:	b580      	push	{r7, lr}
 8005d1e:	b084      	sub	sp, #16
 8005d20:	af00      	add	r7, sp, #0
 8005d22:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8005d24:	f001 fda0 	bl	8007868 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005d2c:	2b00      	cmp	r3, #0
 8005d2e:	d102      	bne.n	8005d36 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8005d30:	2301      	movs	r3, #1
 8005d32:	60fb      	str	r3, [r7, #12]
 8005d34:	e001      	b.n	8005d3a <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8005d36:	2300      	movs	r3, #0
 8005d38:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8005d3a:	f001 fdc7 	bl	80078cc <vPortExitCritical>

	return xReturn;
 8005d3e:	68fb      	ldr	r3, [r7, #12]
}
 8005d40:	4618      	mov	r0, r3
 8005d42:	3710      	adds	r7, #16
 8005d44:	46bd      	mov	sp, r7
 8005d46:	bd80      	pop	{r7, pc}

08005d48 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8005d48:	b580      	push	{r7, lr}
 8005d4a:	b084      	sub	sp, #16
 8005d4c:	af00      	add	r7, sp, #0
 8005d4e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8005d50:	f001 fd8a 	bl	8007868 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005d5c:	429a      	cmp	r2, r3
 8005d5e:	d102      	bne.n	8005d66 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8005d60:	2301      	movs	r3, #1
 8005d62:	60fb      	str	r3, [r7, #12]
 8005d64:	e001      	b.n	8005d6a <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8005d66:	2300      	movs	r3, #0
 8005d68:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8005d6a:	f001 fdaf 	bl	80078cc <vPortExitCritical>

	return xReturn;
 8005d6e:	68fb      	ldr	r3, [r7, #12]
}
 8005d70:	4618      	mov	r0, r3
 8005d72:	3710      	adds	r7, #16
 8005d74:	46bd      	mov	sp, r7
 8005d76:	bd80      	pop	{r7, pc}

08005d78 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8005d78:	b480      	push	{r7}
 8005d7a:	b085      	sub	sp, #20
 8005d7c:	af00      	add	r7, sp, #0
 8005d7e:	6078      	str	r0, [r7, #4]
 8005d80:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8005d82:	2300      	movs	r3, #0
 8005d84:	60fb      	str	r3, [r7, #12]
 8005d86:	e014      	b.n	8005db2 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8005d88:	4a0f      	ldr	r2, [pc, #60]	@ (8005dc8 <vQueueAddToRegistry+0x50>)
 8005d8a:	68fb      	ldr	r3, [r7, #12]
 8005d8c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8005d90:	2b00      	cmp	r3, #0
 8005d92:	d10b      	bne.n	8005dac <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8005d94:	490c      	ldr	r1, [pc, #48]	@ (8005dc8 <vQueueAddToRegistry+0x50>)
 8005d96:	68fb      	ldr	r3, [r7, #12]
 8005d98:	683a      	ldr	r2, [r7, #0]
 8005d9a:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8005d9e:	4a0a      	ldr	r2, [pc, #40]	@ (8005dc8 <vQueueAddToRegistry+0x50>)
 8005da0:	68fb      	ldr	r3, [r7, #12]
 8005da2:	00db      	lsls	r3, r3, #3
 8005da4:	4413      	add	r3, r2
 8005da6:	687a      	ldr	r2, [r7, #4]
 8005da8:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8005daa:	e006      	b.n	8005dba <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8005dac:	68fb      	ldr	r3, [r7, #12]
 8005dae:	3301      	adds	r3, #1
 8005db0:	60fb      	str	r3, [r7, #12]
 8005db2:	68fb      	ldr	r3, [r7, #12]
 8005db4:	2b07      	cmp	r3, #7
 8005db6:	d9e7      	bls.n	8005d88 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8005db8:	bf00      	nop
 8005dba:	bf00      	nop
 8005dbc:	3714      	adds	r7, #20
 8005dbe:	46bd      	mov	sp, r7
 8005dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dc4:	4770      	bx	lr
 8005dc6:	bf00      	nop
 8005dc8:	20000898 	.word	0x20000898

08005dcc <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8005dcc:	b580      	push	{r7, lr}
 8005dce:	b086      	sub	sp, #24
 8005dd0:	af00      	add	r7, sp, #0
 8005dd2:	60f8      	str	r0, [r7, #12]
 8005dd4:	60b9      	str	r1, [r7, #8]
 8005dd6:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8005dd8:	68fb      	ldr	r3, [r7, #12]
 8005dda:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8005ddc:	f001 fd44 	bl	8007868 <vPortEnterCritical>
 8005de0:	697b      	ldr	r3, [r7, #20]
 8005de2:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005de6:	b25b      	sxtb	r3, r3
 8005de8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005dec:	d103      	bne.n	8005df6 <vQueueWaitForMessageRestricted+0x2a>
 8005dee:	697b      	ldr	r3, [r7, #20]
 8005df0:	2200      	movs	r2, #0
 8005df2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005df6:	697b      	ldr	r3, [r7, #20]
 8005df8:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005dfc:	b25b      	sxtb	r3, r3
 8005dfe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005e02:	d103      	bne.n	8005e0c <vQueueWaitForMessageRestricted+0x40>
 8005e04:	697b      	ldr	r3, [r7, #20]
 8005e06:	2200      	movs	r2, #0
 8005e08:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005e0c:	f001 fd5e 	bl	80078cc <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8005e10:	697b      	ldr	r3, [r7, #20]
 8005e12:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005e14:	2b00      	cmp	r3, #0
 8005e16:	d106      	bne.n	8005e26 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8005e18:	697b      	ldr	r3, [r7, #20]
 8005e1a:	3324      	adds	r3, #36	@ 0x24
 8005e1c:	687a      	ldr	r2, [r7, #4]
 8005e1e:	68b9      	ldr	r1, [r7, #8]
 8005e20:	4618      	mov	r0, r3
 8005e22:	f000 fcc5 	bl	80067b0 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8005e26:	6978      	ldr	r0, [r7, #20]
 8005e28:	f7ff ff26 	bl	8005c78 <prvUnlockQueue>
	}
 8005e2c:	bf00      	nop
 8005e2e:	3718      	adds	r7, #24
 8005e30:	46bd      	mov	sp, r7
 8005e32:	bd80      	pop	{r7, pc}

08005e34 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8005e34:	b580      	push	{r7, lr}
 8005e36:	b08e      	sub	sp, #56	@ 0x38
 8005e38:	af04      	add	r7, sp, #16
 8005e3a:	60f8      	str	r0, [r7, #12]
 8005e3c:	60b9      	str	r1, [r7, #8]
 8005e3e:	607a      	str	r2, [r7, #4]
 8005e40:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8005e42:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005e44:	2b00      	cmp	r3, #0
 8005e46:	d10b      	bne.n	8005e60 <xTaskCreateStatic+0x2c>
	__asm volatile
 8005e48:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005e4c:	f383 8811 	msr	BASEPRI, r3
 8005e50:	f3bf 8f6f 	isb	sy
 8005e54:	f3bf 8f4f 	dsb	sy
 8005e58:	623b      	str	r3, [r7, #32]
}
 8005e5a:	bf00      	nop
 8005e5c:	bf00      	nop
 8005e5e:	e7fd      	b.n	8005e5c <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8005e60:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005e62:	2b00      	cmp	r3, #0
 8005e64:	d10b      	bne.n	8005e7e <xTaskCreateStatic+0x4a>
	__asm volatile
 8005e66:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005e6a:	f383 8811 	msr	BASEPRI, r3
 8005e6e:	f3bf 8f6f 	isb	sy
 8005e72:	f3bf 8f4f 	dsb	sy
 8005e76:	61fb      	str	r3, [r7, #28]
}
 8005e78:	bf00      	nop
 8005e7a:	bf00      	nop
 8005e7c:	e7fd      	b.n	8005e7a <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8005e7e:	235c      	movs	r3, #92	@ 0x5c
 8005e80:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8005e82:	693b      	ldr	r3, [r7, #16]
 8005e84:	2b5c      	cmp	r3, #92	@ 0x5c
 8005e86:	d00b      	beq.n	8005ea0 <xTaskCreateStatic+0x6c>
	__asm volatile
 8005e88:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005e8c:	f383 8811 	msr	BASEPRI, r3
 8005e90:	f3bf 8f6f 	isb	sy
 8005e94:	f3bf 8f4f 	dsb	sy
 8005e98:	61bb      	str	r3, [r7, #24]
}
 8005e9a:	bf00      	nop
 8005e9c:	bf00      	nop
 8005e9e:	e7fd      	b.n	8005e9c <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8005ea0:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8005ea2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005ea4:	2b00      	cmp	r3, #0
 8005ea6:	d01e      	beq.n	8005ee6 <xTaskCreateStatic+0xb2>
 8005ea8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005eaa:	2b00      	cmp	r3, #0
 8005eac:	d01b      	beq.n	8005ee6 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8005eae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005eb0:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8005eb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005eb4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8005eb6:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8005eb8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005eba:	2202      	movs	r2, #2
 8005ebc:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8005ec0:	2300      	movs	r3, #0
 8005ec2:	9303      	str	r3, [sp, #12]
 8005ec4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ec6:	9302      	str	r3, [sp, #8]
 8005ec8:	f107 0314 	add.w	r3, r7, #20
 8005ecc:	9301      	str	r3, [sp, #4]
 8005ece:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ed0:	9300      	str	r3, [sp, #0]
 8005ed2:	683b      	ldr	r3, [r7, #0]
 8005ed4:	687a      	ldr	r2, [r7, #4]
 8005ed6:	68b9      	ldr	r1, [r7, #8]
 8005ed8:	68f8      	ldr	r0, [r7, #12]
 8005eda:	f000 f850 	bl	8005f7e <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005ede:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8005ee0:	f000 f8de 	bl	80060a0 <prvAddNewTaskToReadyList>
 8005ee4:	e001      	b.n	8005eea <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8005ee6:	2300      	movs	r3, #0
 8005ee8:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8005eea:	697b      	ldr	r3, [r7, #20]
	}
 8005eec:	4618      	mov	r0, r3
 8005eee:	3728      	adds	r7, #40	@ 0x28
 8005ef0:	46bd      	mov	sp, r7
 8005ef2:	bd80      	pop	{r7, pc}

08005ef4 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8005ef4:	b580      	push	{r7, lr}
 8005ef6:	b08c      	sub	sp, #48	@ 0x30
 8005ef8:	af04      	add	r7, sp, #16
 8005efa:	60f8      	str	r0, [r7, #12]
 8005efc:	60b9      	str	r1, [r7, #8]
 8005efe:	603b      	str	r3, [r7, #0]
 8005f00:	4613      	mov	r3, r2
 8005f02:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8005f04:	88fb      	ldrh	r3, [r7, #6]
 8005f06:	009b      	lsls	r3, r3, #2
 8005f08:	4618      	mov	r0, r3
 8005f0a:	f001 fdcf 	bl	8007aac <pvPortMalloc>
 8005f0e:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8005f10:	697b      	ldr	r3, [r7, #20]
 8005f12:	2b00      	cmp	r3, #0
 8005f14:	d00e      	beq.n	8005f34 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8005f16:	205c      	movs	r0, #92	@ 0x5c
 8005f18:	f001 fdc8 	bl	8007aac <pvPortMalloc>
 8005f1c:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8005f1e:	69fb      	ldr	r3, [r7, #28]
 8005f20:	2b00      	cmp	r3, #0
 8005f22:	d003      	beq.n	8005f2c <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8005f24:	69fb      	ldr	r3, [r7, #28]
 8005f26:	697a      	ldr	r2, [r7, #20]
 8005f28:	631a      	str	r2, [r3, #48]	@ 0x30
 8005f2a:	e005      	b.n	8005f38 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8005f2c:	6978      	ldr	r0, [r7, #20]
 8005f2e:	f001 fe8b 	bl	8007c48 <vPortFree>
 8005f32:	e001      	b.n	8005f38 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8005f34:	2300      	movs	r3, #0
 8005f36:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8005f38:	69fb      	ldr	r3, [r7, #28]
 8005f3a:	2b00      	cmp	r3, #0
 8005f3c:	d017      	beq.n	8005f6e <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8005f3e:	69fb      	ldr	r3, [r7, #28]
 8005f40:	2200      	movs	r2, #0
 8005f42:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8005f46:	88fa      	ldrh	r2, [r7, #6]
 8005f48:	2300      	movs	r3, #0
 8005f4a:	9303      	str	r3, [sp, #12]
 8005f4c:	69fb      	ldr	r3, [r7, #28]
 8005f4e:	9302      	str	r3, [sp, #8]
 8005f50:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005f52:	9301      	str	r3, [sp, #4]
 8005f54:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005f56:	9300      	str	r3, [sp, #0]
 8005f58:	683b      	ldr	r3, [r7, #0]
 8005f5a:	68b9      	ldr	r1, [r7, #8]
 8005f5c:	68f8      	ldr	r0, [r7, #12]
 8005f5e:	f000 f80e 	bl	8005f7e <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005f62:	69f8      	ldr	r0, [r7, #28]
 8005f64:	f000 f89c 	bl	80060a0 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8005f68:	2301      	movs	r3, #1
 8005f6a:	61bb      	str	r3, [r7, #24]
 8005f6c:	e002      	b.n	8005f74 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8005f6e:	f04f 33ff 	mov.w	r3, #4294967295
 8005f72:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8005f74:	69bb      	ldr	r3, [r7, #24]
	}
 8005f76:	4618      	mov	r0, r3
 8005f78:	3720      	adds	r7, #32
 8005f7a:	46bd      	mov	sp, r7
 8005f7c:	bd80      	pop	{r7, pc}

08005f7e <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8005f7e:	b580      	push	{r7, lr}
 8005f80:	b088      	sub	sp, #32
 8005f82:	af00      	add	r7, sp, #0
 8005f84:	60f8      	str	r0, [r7, #12]
 8005f86:	60b9      	str	r1, [r7, #8]
 8005f88:	607a      	str	r2, [r7, #4]
 8005f8a:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8005f8c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f8e:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	009b      	lsls	r3, r3, #2
 8005f94:	461a      	mov	r2, r3
 8005f96:	21a5      	movs	r1, #165	@ 0xa5
 8005f98:	f002 f802 	bl	8007fa0 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8005f9c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f9e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8005fa6:	3b01      	subs	r3, #1
 8005fa8:	009b      	lsls	r3, r3, #2
 8005faa:	4413      	add	r3, r2
 8005fac:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8005fae:	69bb      	ldr	r3, [r7, #24]
 8005fb0:	f023 0307 	bic.w	r3, r3, #7
 8005fb4:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8005fb6:	69bb      	ldr	r3, [r7, #24]
 8005fb8:	f003 0307 	and.w	r3, r3, #7
 8005fbc:	2b00      	cmp	r3, #0
 8005fbe:	d00b      	beq.n	8005fd8 <prvInitialiseNewTask+0x5a>
	__asm volatile
 8005fc0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005fc4:	f383 8811 	msr	BASEPRI, r3
 8005fc8:	f3bf 8f6f 	isb	sy
 8005fcc:	f3bf 8f4f 	dsb	sy
 8005fd0:	617b      	str	r3, [r7, #20]
}
 8005fd2:	bf00      	nop
 8005fd4:	bf00      	nop
 8005fd6:	e7fd      	b.n	8005fd4 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8005fd8:	68bb      	ldr	r3, [r7, #8]
 8005fda:	2b00      	cmp	r3, #0
 8005fdc:	d01f      	beq.n	800601e <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005fde:	2300      	movs	r3, #0
 8005fe0:	61fb      	str	r3, [r7, #28]
 8005fe2:	e012      	b.n	800600a <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8005fe4:	68ba      	ldr	r2, [r7, #8]
 8005fe6:	69fb      	ldr	r3, [r7, #28]
 8005fe8:	4413      	add	r3, r2
 8005fea:	7819      	ldrb	r1, [r3, #0]
 8005fec:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005fee:	69fb      	ldr	r3, [r7, #28]
 8005ff0:	4413      	add	r3, r2
 8005ff2:	3334      	adds	r3, #52	@ 0x34
 8005ff4:	460a      	mov	r2, r1
 8005ff6:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8005ff8:	68ba      	ldr	r2, [r7, #8]
 8005ffa:	69fb      	ldr	r3, [r7, #28]
 8005ffc:	4413      	add	r3, r2
 8005ffe:	781b      	ldrb	r3, [r3, #0]
 8006000:	2b00      	cmp	r3, #0
 8006002:	d006      	beq.n	8006012 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006004:	69fb      	ldr	r3, [r7, #28]
 8006006:	3301      	adds	r3, #1
 8006008:	61fb      	str	r3, [r7, #28]
 800600a:	69fb      	ldr	r3, [r7, #28]
 800600c:	2b0f      	cmp	r3, #15
 800600e:	d9e9      	bls.n	8005fe4 <prvInitialiseNewTask+0x66>
 8006010:	e000      	b.n	8006014 <prvInitialiseNewTask+0x96>
			{
				break;
 8006012:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8006014:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006016:	2200      	movs	r2, #0
 8006018:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800601c:	e003      	b.n	8006026 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800601e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006020:	2200      	movs	r2, #0
 8006022:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8006026:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006028:	2b37      	cmp	r3, #55	@ 0x37
 800602a:	d901      	bls.n	8006030 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800602c:	2337      	movs	r3, #55	@ 0x37
 800602e:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8006030:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006032:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006034:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8006036:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006038:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800603a:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800603c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800603e:	2200      	movs	r2, #0
 8006040:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8006042:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006044:	3304      	adds	r3, #4
 8006046:	4618      	mov	r0, r3
 8006048:	f7ff f8a8 	bl	800519c <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800604c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800604e:	3318      	adds	r3, #24
 8006050:	4618      	mov	r0, r3
 8006052:	f7ff f8a3 	bl	800519c <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8006056:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006058:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800605a:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800605c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800605e:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8006062:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006064:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8006066:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006068:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800606a:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800606c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800606e:	2200      	movs	r2, #0
 8006070:	655a      	str	r2, [r3, #84]	@ 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8006072:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006074:	2200      	movs	r2, #0
 8006076:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800607a:	683a      	ldr	r2, [r7, #0]
 800607c:	68f9      	ldr	r1, [r7, #12]
 800607e:	69b8      	ldr	r0, [r7, #24]
 8006080:	f001 fac0 	bl	8007604 <pxPortInitialiseStack>
 8006084:	4602      	mov	r2, r0
 8006086:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006088:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800608a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800608c:	2b00      	cmp	r3, #0
 800608e:	d002      	beq.n	8006096 <prvInitialiseNewTask+0x118>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8006090:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006092:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006094:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006096:	bf00      	nop
 8006098:	3720      	adds	r7, #32
 800609a:	46bd      	mov	sp, r7
 800609c:	bd80      	pop	{r7, pc}
	...

080060a0 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80060a0:	b580      	push	{r7, lr}
 80060a2:	b082      	sub	sp, #8
 80060a4:	af00      	add	r7, sp, #0
 80060a6:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80060a8:	f001 fbde 	bl	8007868 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80060ac:	4b2d      	ldr	r3, [pc, #180]	@ (8006164 <prvAddNewTaskToReadyList+0xc4>)
 80060ae:	681b      	ldr	r3, [r3, #0]
 80060b0:	3301      	adds	r3, #1
 80060b2:	4a2c      	ldr	r2, [pc, #176]	@ (8006164 <prvAddNewTaskToReadyList+0xc4>)
 80060b4:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80060b6:	4b2c      	ldr	r3, [pc, #176]	@ (8006168 <prvAddNewTaskToReadyList+0xc8>)
 80060b8:	681b      	ldr	r3, [r3, #0]
 80060ba:	2b00      	cmp	r3, #0
 80060bc:	d109      	bne.n	80060d2 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80060be:	4a2a      	ldr	r2, [pc, #168]	@ (8006168 <prvAddNewTaskToReadyList+0xc8>)
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80060c4:	4b27      	ldr	r3, [pc, #156]	@ (8006164 <prvAddNewTaskToReadyList+0xc4>)
 80060c6:	681b      	ldr	r3, [r3, #0]
 80060c8:	2b01      	cmp	r3, #1
 80060ca:	d110      	bne.n	80060ee <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80060cc:	f000 fc9e 	bl	8006a0c <prvInitialiseTaskLists>
 80060d0:	e00d      	b.n	80060ee <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80060d2:	4b26      	ldr	r3, [pc, #152]	@ (800616c <prvAddNewTaskToReadyList+0xcc>)
 80060d4:	681b      	ldr	r3, [r3, #0]
 80060d6:	2b00      	cmp	r3, #0
 80060d8:	d109      	bne.n	80060ee <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80060da:	4b23      	ldr	r3, [pc, #140]	@ (8006168 <prvAddNewTaskToReadyList+0xc8>)
 80060dc:	681b      	ldr	r3, [r3, #0]
 80060de:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80060e4:	429a      	cmp	r2, r3
 80060e6:	d802      	bhi.n	80060ee <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80060e8:	4a1f      	ldr	r2, [pc, #124]	@ (8006168 <prvAddNewTaskToReadyList+0xc8>)
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80060ee:	4b20      	ldr	r3, [pc, #128]	@ (8006170 <prvAddNewTaskToReadyList+0xd0>)
 80060f0:	681b      	ldr	r3, [r3, #0]
 80060f2:	3301      	adds	r3, #1
 80060f4:	4a1e      	ldr	r2, [pc, #120]	@ (8006170 <prvAddNewTaskToReadyList+0xd0>)
 80060f6:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 80060f8:	4b1d      	ldr	r3, [pc, #116]	@ (8006170 <prvAddNewTaskToReadyList+0xd0>)
 80060fa:	681a      	ldr	r2, [r3, #0]
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006104:	4b1b      	ldr	r3, [pc, #108]	@ (8006174 <prvAddNewTaskToReadyList+0xd4>)
 8006106:	681b      	ldr	r3, [r3, #0]
 8006108:	429a      	cmp	r2, r3
 800610a:	d903      	bls.n	8006114 <prvAddNewTaskToReadyList+0x74>
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006110:	4a18      	ldr	r2, [pc, #96]	@ (8006174 <prvAddNewTaskToReadyList+0xd4>)
 8006112:	6013      	str	r3, [r2, #0]
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006118:	4613      	mov	r3, r2
 800611a:	009b      	lsls	r3, r3, #2
 800611c:	4413      	add	r3, r2
 800611e:	009b      	lsls	r3, r3, #2
 8006120:	4a15      	ldr	r2, [pc, #84]	@ (8006178 <prvAddNewTaskToReadyList+0xd8>)
 8006122:	441a      	add	r2, r3
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	3304      	adds	r3, #4
 8006128:	4619      	mov	r1, r3
 800612a:	4610      	mov	r0, r2
 800612c:	f7ff f843 	bl	80051b6 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8006130:	f001 fbcc 	bl	80078cc <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8006134:	4b0d      	ldr	r3, [pc, #52]	@ (800616c <prvAddNewTaskToReadyList+0xcc>)
 8006136:	681b      	ldr	r3, [r3, #0]
 8006138:	2b00      	cmp	r3, #0
 800613a:	d00e      	beq.n	800615a <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800613c:	4b0a      	ldr	r3, [pc, #40]	@ (8006168 <prvAddNewTaskToReadyList+0xc8>)
 800613e:	681b      	ldr	r3, [r3, #0]
 8006140:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006146:	429a      	cmp	r2, r3
 8006148:	d207      	bcs.n	800615a <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800614a:	4b0c      	ldr	r3, [pc, #48]	@ (800617c <prvAddNewTaskToReadyList+0xdc>)
 800614c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006150:	601a      	str	r2, [r3, #0]
 8006152:	f3bf 8f4f 	dsb	sy
 8006156:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800615a:	bf00      	nop
 800615c:	3708      	adds	r7, #8
 800615e:	46bd      	mov	sp, r7
 8006160:	bd80      	pop	{r7, pc}
 8006162:	bf00      	nop
 8006164:	20000dac 	.word	0x20000dac
 8006168:	200008d8 	.word	0x200008d8
 800616c:	20000db8 	.word	0x20000db8
 8006170:	20000dc8 	.word	0x20000dc8
 8006174:	20000db4 	.word	0x20000db4
 8006178:	200008dc 	.word	0x200008dc
 800617c:	e000ed04 	.word	0xe000ed04

08006180 <vTaskDelayUntil>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( TickType_t * const pxPreviousWakeTime, const TickType_t xTimeIncrement )
	{
 8006180:	b580      	push	{r7, lr}
 8006182:	b08a      	sub	sp, #40	@ 0x28
 8006184:	af00      	add	r7, sp, #0
 8006186:	6078      	str	r0, [r7, #4]
 8006188:	6039      	str	r1, [r7, #0]
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
 800618a:	2300      	movs	r3, #0
 800618c:	627b      	str	r3, [r7, #36]	@ 0x24

		configASSERT( pxPreviousWakeTime );
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	2b00      	cmp	r3, #0
 8006192:	d10b      	bne.n	80061ac <vTaskDelayUntil+0x2c>
	__asm volatile
 8006194:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006198:	f383 8811 	msr	BASEPRI, r3
 800619c:	f3bf 8f6f 	isb	sy
 80061a0:	f3bf 8f4f 	dsb	sy
 80061a4:	617b      	str	r3, [r7, #20]
}
 80061a6:	bf00      	nop
 80061a8:	bf00      	nop
 80061aa:	e7fd      	b.n	80061a8 <vTaskDelayUntil+0x28>
		configASSERT( ( xTimeIncrement > 0U ) );
 80061ac:	683b      	ldr	r3, [r7, #0]
 80061ae:	2b00      	cmp	r3, #0
 80061b0:	d10b      	bne.n	80061ca <vTaskDelayUntil+0x4a>
	__asm volatile
 80061b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80061b6:	f383 8811 	msr	BASEPRI, r3
 80061ba:	f3bf 8f6f 	isb	sy
 80061be:	f3bf 8f4f 	dsb	sy
 80061c2:	613b      	str	r3, [r7, #16]
}
 80061c4:	bf00      	nop
 80061c6:	bf00      	nop
 80061c8:	e7fd      	b.n	80061c6 <vTaskDelayUntil+0x46>
		configASSERT( uxSchedulerSuspended == 0 );
 80061ca:	4b2a      	ldr	r3, [pc, #168]	@ (8006274 <vTaskDelayUntil+0xf4>)
 80061cc:	681b      	ldr	r3, [r3, #0]
 80061ce:	2b00      	cmp	r3, #0
 80061d0:	d00b      	beq.n	80061ea <vTaskDelayUntil+0x6a>
	__asm volatile
 80061d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80061d6:	f383 8811 	msr	BASEPRI, r3
 80061da:	f3bf 8f6f 	isb	sy
 80061de:	f3bf 8f4f 	dsb	sy
 80061e2:	60fb      	str	r3, [r7, #12]
}
 80061e4:	bf00      	nop
 80061e6:	bf00      	nop
 80061e8:	e7fd      	b.n	80061e6 <vTaskDelayUntil+0x66>

		vTaskSuspendAll();
 80061ea:	f000 f8e7 	bl	80063bc <vTaskSuspendAll>
		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
 80061ee:	4b22      	ldr	r3, [pc, #136]	@ (8006278 <vTaskDelayUntil+0xf8>)
 80061f0:	681b      	ldr	r3, [r3, #0]
 80061f2:	623b      	str	r3, [r7, #32]

			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	681b      	ldr	r3, [r3, #0]
 80061f8:	683a      	ldr	r2, [r7, #0]
 80061fa:	4413      	add	r3, r2
 80061fc:	61fb      	str	r3, [r7, #28]

			if( xConstTickCount < *pxPreviousWakeTime )
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	681b      	ldr	r3, [r3, #0]
 8006202:	6a3a      	ldr	r2, [r7, #32]
 8006204:	429a      	cmp	r2, r3
 8006206:	d20b      	bcs.n	8006220 <vTaskDelayUntil+0xa0>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	681b      	ldr	r3, [r3, #0]
 800620c:	69fa      	ldr	r2, [r7, #28]
 800620e:	429a      	cmp	r2, r3
 8006210:	d211      	bcs.n	8006236 <vTaskDelayUntil+0xb6>
 8006212:	69fa      	ldr	r2, [r7, #28]
 8006214:	6a3b      	ldr	r3, [r7, #32]
 8006216:	429a      	cmp	r2, r3
 8006218:	d90d      	bls.n	8006236 <vTaskDelayUntil+0xb6>
				{
					xShouldDelay = pdTRUE;
 800621a:	2301      	movs	r3, #1
 800621c:	627b      	str	r3, [r7, #36]	@ 0x24
 800621e:	e00a      	b.n	8006236 <vTaskDelayUntil+0xb6>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	681b      	ldr	r3, [r3, #0]
 8006224:	69fa      	ldr	r2, [r7, #28]
 8006226:	429a      	cmp	r2, r3
 8006228:	d303      	bcc.n	8006232 <vTaskDelayUntil+0xb2>
 800622a:	69fa      	ldr	r2, [r7, #28]
 800622c:	6a3b      	ldr	r3, [r7, #32]
 800622e:	429a      	cmp	r2, r3
 8006230:	d901      	bls.n	8006236 <vTaskDelayUntil+0xb6>
				{
					xShouldDelay = pdTRUE;
 8006232:	2301      	movs	r3, #1
 8006234:	627b      	str	r3, [r7, #36]	@ 0x24
					mtCOVERAGE_TEST_MARKER();
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	69fa      	ldr	r2, [r7, #28]
 800623a:	601a      	str	r2, [r3, #0]

			if( xShouldDelay != pdFALSE )
 800623c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800623e:	2b00      	cmp	r3, #0
 8006240:	d006      	beq.n	8006250 <vTaskDelayUntil+0xd0>
			{
				traceTASK_DELAY_UNTIL( xTimeToWake );

				/* prvAddCurrentTaskToDelayedList() needs the block time, not
				the time to wake, so subtract the current tick count. */
				prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
 8006242:	69fa      	ldr	r2, [r7, #28]
 8006244:	6a3b      	ldr	r3, [r7, #32]
 8006246:	1ad3      	subs	r3, r2, r3
 8006248:	2100      	movs	r1, #0
 800624a:	4618      	mov	r0, r3
 800624c:	f000 fe2c 	bl	8006ea8 <prvAddCurrentTaskToDelayedList>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		xAlreadyYielded = xTaskResumeAll();
 8006250:	f000 f8c2 	bl	80063d8 <xTaskResumeAll>
 8006254:	61b8      	str	r0, [r7, #24]

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8006256:	69bb      	ldr	r3, [r7, #24]
 8006258:	2b00      	cmp	r3, #0
 800625a:	d107      	bne.n	800626c <vTaskDelayUntil+0xec>
		{
			portYIELD_WITHIN_API();
 800625c:	4b07      	ldr	r3, [pc, #28]	@ (800627c <vTaskDelayUntil+0xfc>)
 800625e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006262:	601a      	str	r2, [r3, #0]
 8006264:	f3bf 8f4f 	dsb	sy
 8006268:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800626c:	bf00      	nop
 800626e:	3728      	adds	r7, #40	@ 0x28
 8006270:	46bd      	mov	sp, r7
 8006272:	bd80      	pop	{r7, pc}
 8006274:	20000dd4 	.word	0x20000dd4
 8006278:	20000db0 	.word	0x20000db0
 800627c:	e000ed04 	.word	0xe000ed04

08006280 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8006280:	b580      	push	{r7, lr}
 8006282:	b084      	sub	sp, #16
 8006284:	af00      	add	r7, sp, #0
 8006286:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8006288:	2300      	movs	r3, #0
 800628a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	2b00      	cmp	r3, #0
 8006290:	d018      	beq.n	80062c4 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8006292:	4b14      	ldr	r3, [pc, #80]	@ (80062e4 <vTaskDelay+0x64>)
 8006294:	681b      	ldr	r3, [r3, #0]
 8006296:	2b00      	cmp	r3, #0
 8006298:	d00b      	beq.n	80062b2 <vTaskDelay+0x32>
	__asm volatile
 800629a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800629e:	f383 8811 	msr	BASEPRI, r3
 80062a2:	f3bf 8f6f 	isb	sy
 80062a6:	f3bf 8f4f 	dsb	sy
 80062aa:	60bb      	str	r3, [r7, #8]
}
 80062ac:	bf00      	nop
 80062ae:	bf00      	nop
 80062b0:	e7fd      	b.n	80062ae <vTaskDelay+0x2e>
			vTaskSuspendAll();
 80062b2:	f000 f883 	bl	80063bc <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80062b6:	2100      	movs	r1, #0
 80062b8:	6878      	ldr	r0, [r7, #4]
 80062ba:	f000 fdf5 	bl	8006ea8 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80062be:	f000 f88b 	bl	80063d8 <xTaskResumeAll>
 80062c2:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80062c4:	68fb      	ldr	r3, [r7, #12]
 80062c6:	2b00      	cmp	r3, #0
 80062c8:	d107      	bne.n	80062da <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 80062ca:	4b07      	ldr	r3, [pc, #28]	@ (80062e8 <vTaskDelay+0x68>)
 80062cc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80062d0:	601a      	str	r2, [r3, #0]
 80062d2:	f3bf 8f4f 	dsb	sy
 80062d6:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80062da:	bf00      	nop
 80062dc:	3710      	adds	r7, #16
 80062de:	46bd      	mov	sp, r7
 80062e0:	bd80      	pop	{r7, pc}
 80062e2:	bf00      	nop
 80062e4:	20000dd4 	.word	0x20000dd4
 80062e8:	e000ed04 	.word	0xe000ed04

080062ec <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80062ec:	b580      	push	{r7, lr}
 80062ee:	b08a      	sub	sp, #40	@ 0x28
 80062f0:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80062f2:	2300      	movs	r3, #0
 80062f4:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80062f6:	2300      	movs	r3, #0
 80062f8:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80062fa:	463a      	mov	r2, r7
 80062fc:	1d39      	adds	r1, r7, #4
 80062fe:	f107 0308 	add.w	r3, r7, #8
 8006302:	4618      	mov	r0, r3
 8006304:	f7fe fef6 	bl	80050f4 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8006308:	6839      	ldr	r1, [r7, #0]
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	68ba      	ldr	r2, [r7, #8]
 800630e:	9202      	str	r2, [sp, #8]
 8006310:	9301      	str	r3, [sp, #4]
 8006312:	2300      	movs	r3, #0
 8006314:	9300      	str	r3, [sp, #0]
 8006316:	2300      	movs	r3, #0
 8006318:	460a      	mov	r2, r1
 800631a:	4922      	ldr	r1, [pc, #136]	@ (80063a4 <vTaskStartScheduler+0xb8>)
 800631c:	4822      	ldr	r0, [pc, #136]	@ (80063a8 <vTaskStartScheduler+0xbc>)
 800631e:	f7ff fd89 	bl	8005e34 <xTaskCreateStatic>
 8006322:	4603      	mov	r3, r0
 8006324:	4a21      	ldr	r2, [pc, #132]	@ (80063ac <vTaskStartScheduler+0xc0>)
 8006326:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8006328:	4b20      	ldr	r3, [pc, #128]	@ (80063ac <vTaskStartScheduler+0xc0>)
 800632a:	681b      	ldr	r3, [r3, #0]
 800632c:	2b00      	cmp	r3, #0
 800632e:	d002      	beq.n	8006336 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8006330:	2301      	movs	r3, #1
 8006332:	617b      	str	r3, [r7, #20]
 8006334:	e001      	b.n	800633a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8006336:	2300      	movs	r3, #0
 8006338:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800633a:	697b      	ldr	r3, [r7, #20]
 800633c:	2b01      	cmp	r3, #1
 800633e:	d102      	bne.n	8006346 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8006340:	f000 fe06 	bl	8006f50 <xTimerCreateTimerTask>
 8006344:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8006346:	697b      	ldr	r3, [r7, #20]
 8006348:	2b01      	cmp	r3, #1
 800634a:	d116      	bne.n	800637a <vTaskStartScheduler+0x8e>
	__asm volatile
 800634c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006350:	f383 8811 	msr	BASEPRI, r3
 8006354:	f3bf 8f6f 	isb	sy
 8006358:	f3bf 8f4f 	dsb	sy
 800635c:	613b      	str	r3, [r7, #16]
}
 800635e:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8006360:	4b13      	ldr	r3, [pc, #76]	@ (80063b0 <vTaskStartScheduler+0xc4>)
 8006362:	f04f 32ff 	mov.w	r2, #4294967295
 8006366:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8006368:	4b12      	ldr	r3, [pc, #72]	@ (80063b4 <vTaskStartScheduler+0xc8>)
 800636a:	2201      	movs	r2, #1
 800636c:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800636e:	4b12      	ldr	r3, [pc, #72]	@ (80063b8 <vTaskStartScheduler+0xcc>)
 8006370:	2200      	movs	r2, #0
 8006372:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8006374:	f001 f9d4 	bl	8007720 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8006378:	e00f      	b.n	800639a <vTaskStartScheduler+0xae>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800637a:	697b      	ldr	r3, [r7, #20]
 800637c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006380:	d10b      	bne.n	800639a <vTaskStartScheduler+0xae>
	__asm volatile
 8006382:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006386:	f383 8811 	msr	BASEPRI, r3
 800638a:	f3bf 8f6f 	isb	sy
 800638e:	f3bf 8f4f 	dsb	sy
 8006392:	60fb      	str	r3, [r7, #12]
}
 8006394:	bf00      	nop
 8006396:	bf00      	nop
 8006398:	e7fd      	b.n	8006396 <vTaskStartScheduler+0xaa>
}
 800639a:	bf00      	nop
 800639c:	3718      	adds	r7, #24
 800639e:	46bd      	mov	sp, r7
 80063a0:	bd80      	pop	{r7, pc}
 80063a2:	bf00      	nop
 80063a4:	08009300 	.word	0x08009300
 80063a8:	080069dd 	.word	0x080069dd
 80063ac:	20000dd0 	.word	0x20000dd0
 80063b0:	20000dcc 	.word	0x20000dcc
 80063b4:	20000db8 	.word	0x20000db8
 80063b8:	20000db0 	.word	0x20000db0

080063bc <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80063bc:	b480      	push	{r7}
 80063be:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 80063c0:	4b04      	ldr	r3, [pc, #16]	@ (80063d4 <vTaskSuspendAll+0x18>)
 80063c2:	681b      	ldr	r3, [r3, #0]
 80063c4:	3301      	adds	r3, #1
 80063c6:	4a03      	ldr	r2, [pc, #12]	@ (80063d4 <vTaskSuspendAll+0x18>)
 80063c8:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 80063ca:	bf00      	nop
 80063cc:	46bd      	mov	sp, r7
 80063ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063d2:	4770      	bx	lr
 80063d4:	20000dd4 	.word	0x20000dd4

080063d8 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80063d8:	b580      	push	{r7, lr}
 80063da:	b084      	sub	sp, #16
 80063dc:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80063de:	2300      	movs	r3, #0
 80063e0:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80063e2:	2300      	movs	r3, #0
 80063e4:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80063e6:	4b42      	ldr	r3, [pc, #264]	@ (80064f0 <xTaskResumeAll+0x118>)
 80063e8:	681b      	ldr	r3, [r3, #0]
 80063ea:	2b00      	cmp	r3, #0
 80063ec:	d10b      	bne.n	8006406 <xTaskResumeAll+0x2e>
	__asm volatile
 80063ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80063f2:	f383 8811 	msr	BASEPRI, r3
 80063f6:	f3bf 8f6f 	isb	sy
 80063fa:	f3bf 8f4f 	dsb	sy
 80063fe:	603b      	str	r3, [r7, #0]
}
 8006400:	bf00      	nop
 8006402:	bf00      	nop
 8006404:	e7fd      	b.n	8006402 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8006406:	f001 fa2f 	bl	8007868 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800640a:	4b39      	ldr	r3, [pc, #228]	@ (80064f0 <xTaskResumeAll+0x118>)
 800640c:	681b      	ldr	r3, [r3, #0]
 800640e:	3b01      	subs	r3, #1
 8006410:	4a37      	ldr	r2, [pc, #220]	@ (80064f0 <xTaskResumeAll+0x118>)
 8006412:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006414:	4b36      	ldr	r3, [pc, #216]	@ (80064f0 <xTaskResumeAll+0x118>)
 8006416:	681b      	ldr	r3, [r3, #0]
 8006418:	2b00      	cmp	r3, #0
 800641a:	d162      	bne.n	80064e2 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800641c:	4b35      	ldr	r3, [pc, #212]	@ (80064f4 <xTaskResumeAll+0x11c>)
 800641e:	681b      	ldr	r3, [r3, #0]
 8006420:	2b00      	cmp	r3, #0
 8006422:	d05e      	beq.n	80064e2 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006424:	e02f      	b.n	8006486 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006426:	4b34      	ldr	r3, [pc, #208]	@ (80064f8 <xTaskResumeAll+0x120>)
 8006428:	68db      	ldr	r3, [r3, #12]
 800642a:	68db      	ldr	r3, [r3, #12]
 800642c:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800642e:	68fb      	ldr	r3, [r7, #12]
 8006430:	3318      	adds	r3, #24
 8006432:	4618      	mov	r0, r3
 8006434:	f7fe ff1c 	bl	8005270 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006438:	68fb      	ldr	r3, [r7, #12]
 800643a:	3304      	adds	r3, #4
 800643c:	4618      	mov	r0, r3
 800643e:	f7fe ff17 	bl	8005270 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8006442:	68fb      	ldr	r3, [r7, #12]
 8006444:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006446:	4b2d      	ldr	r3, [pc, #180]	@ (80064fc <xTaskResumeAll+0x124>)
 8006448:	681b      	ldr	r3, [r3, #0]
 800644a:	429a      	cmp	r2, r3
 800644c:	d903      	bls.n	8006456 <xTaskResumeAll+0x7e>
 800644e:	68fb      	ldr	r3, [r7, #12]
 8006450:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006452:	4a2a      	ldr	r2, [pc, #168]	@ (80064fc <xTaskResumeAll+0x124>)
 8006454:	6013      	str	r3, [r2, #0]
 8006456:	68fb      	ldr	r3, [r7, #12]
 8006458:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800645a:	4613      	mov	r3, r2
 800645c:	009b      	lsls	r3, r3, #2
 800645e:	4413      	add	r3, r2
 8006460:	009b      	lsls	r3, r3, #2
 8006462:	4a27      	ldr	r2, [pc, #156]	@ (8006500 <xTaskResumeAll+0x128>)
 8006464:	441a      	add	r2, r3
 8006466:	68fb      	ldr	r3, [r7, #12]
 8006468:	3304      	adds	r3, #4
 800646a:	4619      	mov	r1, r3
 800646c:	4610      	mov	r0, r2
 800646e:	f7fe fea2 	bl	80051b6 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006472:	68fb      	ldr	r3, [r7, #12]
 8006474:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006476:	4b23      	ldr	r3, [pc, #140]	@ (8006504 <xTaskResumeAll+0x12c>)
 8006478:	681b      	ldr	r3, [r3, #0]
 800647a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800647c:	429a      	cmp	r2, r3
 800647e:	d302      	bcc.n	8006486 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8006480:	4b21      	ldr	r3, [pc, #132]	@ (8006508 <xTaskResumeAll+0x130>)
 8006482:	2201      	movs	r2, #1
 8006484:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006486:	4b1c      	ldr	r3, [pc, #112]	@ (80064f8 <xTaskResumeAll+0x120>)
 8006488:	681b      	ldr	r3, [r3, #0]
 800648a:	2b00      	cmp	r3, #0
 800648c:	d1cb      	bne.n	8006426 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800648e:	68fb      	ldr	r3, [r7, #12]
 8006490:	2b00      	cmp	r3, #0
 8006492:	d001      	beq.n	8006498 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8006494:	f000 fb58 	bl	8006b48 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8006498:	4b1c      	ldr	r3, [pc, #112]	@ (800650c <xTaskResumeAll+0x134>)
 800649a:	681b      	ldr	r3, [r3, #0]
 800649c:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	2b00      	cmp	r3, #0
 80064a2:	d010      	beq.n	80064c6 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80064a4:	f000 f846 	bl	8006534 <xTaskIncrementTick>
 80064a8:	4603      	mov	r3, r0
 80064aa:	2b00      	cmp	r3, #0
 80064ac:	d002      	beq.n	80064b4 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 80064ae:	4b16      	ldr	r3, [pc, #88]	@ (8006508 <xTaskResumeAll+0x130>)
 80064b0:	2201      	movs	r2, #1
 80064b2:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	3b01      	subs	r3, #1
 80064b8:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	2b00      	cmp	r3, #0
 80064be:	d1f1      	bne.n	80064a4 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 80064c0:	4b12      	ldr	r3, [pc, #72]	@ (800650c <xTaskResumeAll+0x134>)
 80064c2:	2200      	movs	r2, #0
 80064c4:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80064c6:	4b10      	ldr	r3, [pc, #64]	@ (8006508 <xTaskResumeAll+0x130>)
 80064c8:	681b      	ldr	r3, [r3, #0]
 80064ca:	2b00      	cmp	r3, #0
 80064cc:	d009      	beq.n	80064e2 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80064ce:	2301      	movs	r3, #1
 80064d0:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80064d2:	4b0f      	ldr	r3, [pc, #60]	@ (8006510 <xTaskResumeAll+0x138>)
 80064d4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80064d8:	601a      	str	r2, [r3, #0]
 80064da:	f3bf 8f4f 	dsb	sy
 80064de:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80064e2:	f001 f9f3 	bl	80078cc <vPortExitCritical>

	return xAlreadyYielded;
 80064e6:	68bb      	ldr	r3, [r7, #8]
}
 80064e8:	4618      	mov	r0, r3
 80064ea:	3710      	adds	r7, #16
 80064ec:	46bd      	mov	sp, r7
 80064ee:	bd80      	pop	{r7, pc}
 80064f0:	20000dd4 	.word	0x20000dd4
 80064f4:	20000dac 	.word	0x20000dac
 80064f8:	20000d6c 	.word	0x20000d6c
 80064fc:	20000db4 	.word	0x20000db4
 8006500:	200008dc 	.word	0x200008dc
 8006504:	200008d8 	.word	0x200008d8
 8006508:	20000dc0 	.word	0x20000dc0
 800650c:	20000dbc 	.word	0x20000dbc
 8006510:	e000ed04 	.word	0xe000ed04

08006514 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8006514:	b480      	push	{r7}
 8006516:	b083      	sub	sp, #12
 8006518:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800651a:	4b05      	ldr	r3, [pc, #20]	@ (8006530 <xTaskGetTickCount+0x1c>)
 800651c:	681b      	ldr	r3, [r3, #0]
 800651e:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8006520:	687b      	ldr	r3, [r7, #4]
}
 8006522:	4618      	mov	r0, r3
 8006524:	370c      	adds	r7, #12
 8006526:	46bd      	mov	sp, r7
 8006528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800652c:	4770      	bx	lr
 800652e:	bf00      	nop
 8006530:	20000db0 	.word	0x20000db0

08006534 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8006534:	b580      	push	{r7, lr}
 8006536:	b086      	sub	sp, #24
 8006538:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800653a:	2300      	movs	r3, #0
 800653c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800653e:	4b4f      	ldr	r3, [pc, #316]	@ (800667c <xTaskIncrementTick+0x148>)
 8006540:	681b      	ldr	r3, [r3, #0]
 8006542:	2b00      	cmp	r3, #0
 8006544:	f040 8090 	bne.w	8006668 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8006548:	4b4d      	ldr	r3, [pc, #308]	@ (8006680 <xTaskIncrementTick+0x14c>)
 800654a:	681b      	ldr	r3, [r3, #0]
 800654c:	3301      	adds	r3, #1
 800654e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8006550:	4a4b      	ldr	r2, [pc, #300]	@ (8006680 <xTaskIncrementTick+0x14c>)
 8006552:	693b      	ldr	r3, [r7, #16]
 8006554:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8006556:	693b      	ldr	r3, [r7, #16]
 8006558:	2b00      	cmp	r3, #0
 800655a:	d121      	bne.n	80065a0 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 800655c:	4b49      	ldr	r3, [pc, #292]	@ (8006684 <xTaskIncrementTick+0x150>)
 800655e:	681b      	ldr	r3, [r3, #0]
 8006560:	681b      	ldr	r3, [r3, #0]
 8006562:	2b00      	cmp	r3, #0
 8006564:	d00b      	beq.n	800657e <xTaskIncrementTick+0x4a>
	__asm volatile
 8006566:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800656a:	f383 8811 	msr	BASEPRI, r3
 800656e:	f3bf 8f6f 	isb	sy
 8006572:	f3bf 8f4f 	dsb	sy
 8006576:	603b      	str	r3, [r7, #0]
}
 8006578:	bf00      	nop
 800657a:	bf00      	nop
 800657c:	e7fd      	b.n	800657a <xTaskIncrementTick+0x46>
 800657e:	4b41      	ldr	r3, [pc, #260]	@ (8006684 <xTaskIncrementTick+0x150>)
 8006580:	681b      	ldr	r3, [r3, #0]
 8006582:	60fb      	str	r3, [r7, #12]
 8006584:	4b40      	ldr	r3, [pc, #256]	@ (8006688 <xTaskIncrementTick+0x154>)
 8006586:	681b      	ldr	r3, [r3, #0]
 8006588:	4a3e      	ldr	r2, [pc, #248]	@ (8006684 <xTaskIncrementTick+0x150>)
 800658a:	6013      	str	r3, [r2, #0]
 800658c:	4a3e      	ldr	r2, [pc, #248]	@ (8006688 <xTaskIncrementTick+0x154>)
 800658e:	68fb      	ldr	r3, [r7, #12]
 8006590:	6013      	str	r3, [r2, #0]
 8006592:	4b3e      	ldr	r3, [pc, #248]	@ (800668c <xTaskIncrementTick+0x158>)
 8006594:	681b      	ldr	r3, [r3, #0]
 8006596:	3301      	adds	r3, #1
 8006598:	4a3c      	ldr	r2, [pc, #240]	@ (800668c <xTaskIncrementTick+0x158>)
 800659a:	6013      	str	r3, [r2, #0]
 800659c:	f000 fad4 	bl	8006b48 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80065a0:	4b3b      	ldr	r3, [pc, #236]	@ (8006690 <xTaskIncrementTick+0x15c>)
 80065a2:	681b      	ldr	r3, [r3, #0]
 80065a4:	693a      	ldr	r2, [r7, #16]
 80065a6:	429a      	cmp	r2, r3
 80065a8:	d349      	bcc.n	800663e <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80065aa:	4b36      	ldr	r3, [pc, #216]	@ (8006684 <xTaskIncrementTick+0x150>)
 80065ac:	681b      	ldr	r3, [r3, #0]
 80065ae:	681b      	ldr	r3, [r3, #0]
 80065b0:	2b00      	cmp	r3, #0
 80065b2:	d104      	bne.n	80065be <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80065b4:	4b36      	ldr	r3, [pc, #216]	@ (8006690 <xTaskIncrementTick+0x15c>)
 80065b6:	f04f 32ff 	mov.w	r2, #4294967295
 80065ba:	601a      	str	r2, [r3, #0]
					break;
 80065bc:	e03f      	b.n	800663e <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80065be:	4b31      	ldr	r3, [pc, #196]	@ (8006684 <xTaskIncrementTick+0x150>)
 80065c0:	681b      	ldr	r3, [r3, #0]
 80065c2:	68db      	ldr	r3, [r3, #12]
 80065c4:	68db      	ldr	r3, [r3, #12]
 80065c6:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80065c8:	68bb      	ldr	r3, [r7, #8]
 80065ca:	685b      	ldr	r3, [r3, #4]
 80065cc:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80065ce:	693a      	ldr	r2, [r7, #16]
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	429a      	cmp	r2, r3
 80065d4:	d203      	bcs.n	80065de <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80065d6:	4a2e      	ldr	r2, [pc, #184]	@ (8006690 <xTaskIncrementTick+0x15c>)
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80065dc:	e02f      	b.n	800663e <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80065de:	68bb      	ldr	r3, [r7, #8]
 80065e0:	3304      	adds	r3, #4
 80065e2:	4618      	mov	r0, r3
 80065e4:	f7fe fe44 	bl	8005270 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80065e8:	68bb      	ldr	r3, [r7, #8]
 80065ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80065ec:	2b00      	cmp	r3, #0
 80065ee:	d004      	beq.n	80065fa <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80065f0:	68bb      	ldr	r3, [r7, #8]
 80065f2:	3318      	adds	r3, #24
 80065f4:	4618      	mov	r0, r3
 80065f6:	f7fe fe3b 	bl	8005270 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80065fa:	68bb      	ldr	r3, [r7, #8]
 80065fc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80065fe:	4b25      	ldr	r3, [pc, #148]	@ (8006694 <xTaskIncrementTick+0x160>)
 8006600:	681b      	ldr	r3, [r3, #0]
 8006602:	429a      	cmp	r2, r3
 8006604:	d903      	bls.n	800660e <xTaskIncrementTick+0xda>
 8006606:	68bb      	ldr	r3, [r7, #8]
 8006608:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800660a:	4a22      	ldr	r2, [pc, #136]	@ (8006694 <xTaskIncrementTick+0x160>)
 800660c:	6013      	str	r3, [r2, #0]
 800660e:	68bb      	ldr	r3, [r7, #8]
 8006610:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006612:	4613      	mov	r3, r2
 8006614:	009b      	lsls	r3, r3, #2
 8006616:	4413      	add	r3, r2
 8006618:	009b      	lsls	r3, r3, #2
 800661a:	4a1f      	ldr	r2, [pc, #124]	@ (8006698 <xTaskIncrementTick+0x164>)
 800661c:	441a      	add	r2, r3
 800661e:	68bb      	ldr	r3, [r7, #8]
 8006620:	3304      	adds	r3, #4
 8006622:	4619      	mov	r1, r3
 8006624:	4610      	mov	r0, r2
 8006626:	f7fe fdc6 	bl	80051b6 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800662a:	68bb      	ldr	r3, [r7, #8]
 800662c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800662e:	4b1b      	ldr	r3, [pc, #108]	@ (800669c <xTaskIncrementTick+0x168>)
 8006630:	681b      	ldr	r3, [r3, #0]
 8006632:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006634:	429a      	cmp	r2, r3
 8006636:	d3b8      	bcc.n	80065aa <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8006638:	2301      	movs	r3, #1
 800663a:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800663c:	e7b5      	b.n	80065aa <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800663e:	4b17      	ldr	r3, [pc, #92]	@ (800669c <xTaskIncrementTick+0x168>)
 8006640:	681b      	ldr	r3, [r3, #0]
 8006642:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006644:	4914      	ldr	r1, [pc, #80]	@ (8006698 <xTaskIncrementTick+0x164>)
 8006646:	4613      	mov	r3, r2
 8006648:	009b      	lsls	r3, r3, #2
 800664a:	4413      	add	r3, r2
 800664c:	009b      	lsls	r3, r3, #2
 800664e:	440b      	add	r3, r1
 8006650:	681b      	ldr	r3, [r3, #0]
 8006652:	2b01      	cmp	r3, #1
 8006654:	d901      	bls.n	800665a <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8006656:	2301      	movs	r3, #1
 8006658:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800665a:	4b11      	ldr	r3, [pc, #68]	@ (80066a0 <xTaskIncrementTick+0x16c>)
 800665c:	681b      	ldr	r3, [r3, #0]
 800665e:	2b00      	cmp	r3, #0
 8006660:	d007      	beq.n	8006672 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8006662:	2301      	movs	r3, #1
 8006664:	617b      	str	r3, [r7, #20]
 8006666:	e004      	b.n	8006672 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8006668:	4b0e      	ldr	r3, [pc, #56]	@ (80066a4 <xTaskIncrementTick+0x170>)
 800666a:	681b      	ldr	r3, [r3, #0]
 800666c:	3301      	adds	r3, #1
 800666e:	4a0d      	ldr	r2, [pc, #52]	@ (80066a4 <xTaskIncrementTick+0x170>)
 8006670:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8006672:	697b      	ldr	r3, [r7, #20]
}
 8006674:	4618      	mov	r0, r3
 8006676:	3718      	adds	r7, #24
 8006678:	46bd      	mov	sp, r7
 800667a:	bd80      	pop	{r7, pc}
 800667c:	20000dd4 	.word	0x20000dd4
 8006680:	20000db0 	.word	0x20000db0
 8006684:	20000d64 	.word	0x20000d64
 8006688:	20000d68 	.word	0x20000d68
 800668c:	20000dc4 	.word	0x20000dc4
 8006690:	20000dcc 	.word	0x20000dcc
 8006694:	20000db4 	.word	0x20000db4
 8006698:	200008dc 	.word	0x200008dc
 800669c:	200008d8 	.word	0x200008d8
 80066a0:	20000dc0 	.word	0x20000dc0
 80066a4:	20000dbc 	.word	0x20000dbc

080066a8 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80066a8:	b480      	push	{r7}
 80066aa:	b085      	sub	sp, #20
 80066ac:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80066ae:	4b28      	ldr	r3, [pc, #160]	@ (8006750 <vTaskSwitchContext+0xa8>)
 80066b0:	681b      	ldr	r3, [r3, #0]
 80066b2:	2b00      	cmp	r3, #0
 80066b4:	d003      	beq.n	80066be <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80066b6:	4b27      	ldr	r3, [pc, #156]	@ (8006754 <vTaskSwitchContext+0xac>)
 80066b8:	2201      	movs	r2, #1
 80066ba:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80066bc:	e042      	b.n	8006744 <vTaskSwitchContext+0x9c>
		xYieldPending = pdFALSE;
 80066be:	4b25      	ldr	r3, [pc, #148]	@ (8006754 <vTaskSwitchContext+0xac>)
 80066c0:	2200      	movs	r2, #0
 80066c2:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80066c4:	4b24      	ldr	r3, [pc, #144]	@ (8006758 <vTaskSwitchContext+0xb0>)
 80066c6:	681b      	ldr	r3, [r3, #0]
 80066c8:	60fb      	str	r3, [r7, #12]
 80066ca:	e011      	b.n	80066f0 <vTaskSwitchContext+0x48>
 80066cc:	68fb      	ldr	r3, [r7, #12]
 80066ce:	2b00      	cmp	r3, #0
 80066d0:	d10b      	bne.n	80066ea <vTaskSwitchContext+0x42>
	__asm volatile
 80066d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80066d6:	f383 8811 	msr	BASEPRI, r3
 80066da:	f3bf 8f6f 	isb	sy
 80066de:	f3bf 8f4f 	dsb	sy
 80066e2:	607b      	str	r3, [r7, #4]
}
 80066e4:	bf00      	nop
 80066e6:	bf00      	nop
 80066e8:	e7fd      	b.n	80066e6 <vTaskSwitchContext+0x3e>
 80066ea:	68fb      	ldr	r3, [r7, #12]
 80066ec:	3b01      	subs	r3, #1
 80066ee:	60fb      	str	r3, [r7, #12]
 80066f0:	491a      	ldr	r1, [pc, #104]	@ (800675c <vTaskSwitchContext+0xb4>)
 80066f2:	68fa      	ldr	r2, [r7, #12]
 80066f4:	4613      	mov	r3, r2
 80066f6:	009b      	lsls	r3, r3, #2
 80066f8:	4413      	add	r3, r2
 80066fa:	009b      	lsls	r3, r3, #2
 80066fc:	440b      	add	r3, r1
 80066fe:	681b      	ldr	r3, [r3, #0]
 8006700:	2b00      	cmp	r3, #0
 8006702:	d0e3      	beq.n	80066cc <vTaskSwitchContext+0x24>
 8006704:	68fa      	ldr	r2, [r7, #12]
 8006706:	4613      	mov	r3, r2
 8006708:	009b      	lsls	r3, r3, #2
 800670a:	4413      	add	r3, r2
 800670c:	009b      	lsls	r3, r3, #2
 800670e:	4a13      	ldr	r2, [pc, #76]	@ (800675c <vTaskSwitchContext+0xb4>)
 8006710:	4413      	add	r3, r2
 8006712:	60bb      	str	r3, [r7, #8]
 8006714:	68bb      	ldr	r3, [r7, #8]
 8006716:	685b      	ldr	r3, [r3, #4]
 8006718:	685a      	ldr	r2, [r3, #4]
 800671a:	68bb      	ldr	r3, [r7, #8]
 800671c:	605a      	str	r2, [r3, #4]
 800671e:	68bb      	ldr	r3, [r7, #8]
 8006720:	685a      	ldr	r2, [r3, #4]
 8006722:	68bb      	ldr	r3, [r7, #8]
 8006724:	3308      	adds	r3, #8
 8006726:	429a      	cmp	r2, r3
 8006728:	d104      	bne.n	8006734 <vTaskSwitchContext+0x8c>
 800672a:	68bb      	ldr	r3, [r7, #8]
 800672c:	685b      	ldr	r3, [r3, #4]
 800672e:	685a      	ldr	r2, [r3, #4]
 8006730:	68bb      	ldr	r3, [r7, #8]
 8006732:	605a      	str	r2, [r3, #4]
 8006734:	68bb      	ldr	r3, [r7, #8]
 8006736:	685b      	ldr	r3, [r3, #4]
 8006738:	68db      	ldr	r3, [r3, #12]
 800673a:	4a09      	ldr	r2, [pc, #36]	@ (8006760 <vTaskSwitchContext+0xb8>)
 800673c:	6013      	str	r3, [r2, #0]
 800673e:	4a06      	ldr	r2, [pc, #24]	@ (8006758 <vTaskSwitchContext+0xb0>)
 8006740:	68fb      	ldr	r3, [r7, #12]
 8006742:	6013      	str	r3, [r2, #0]
}
 8006744:	bf00      	nop
 8006746:	3714      	adds	r7, #20
 8006748:	46bd      	mov	sp, r7
 800674a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800674e:	4770      	bx	lr
 8006750:	20000dd4 	.word	0x20000dd4
 8006754:	20000dc0 	.word	0x20000dc0
 8006758:	20000db4 	.word	0x20000db4
 800675c:	200008dc 	.word	0x200008dc
 8006760:	200008d8 	.word	0x200008d8

08006764 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8006764:	b580      	push	{r7, lr}
 8006766:	b084      	sub	sp, #16
 8006768:	af00      	add	r7, sp, #0
 800676a:	6078      	str	r0, [r7, #4]
 800676c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	2b00      	cmp	r3, #0
 8006772:	d10b      	bne.n	800678c <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8006774:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006778:	f383 8811 	msr	BASEPRI, r3
 800677c:	f3bf 8f6f 	isb	sy
 8006780:	f3bf 8f4f 	dsb	sy
 8006784:	60fb      	str	r3, [r7, #12]
}
 8006786:	bf00      	nop
 8006788:	bf00      	nop
 800678a:	e7fd      	b.n	8006788 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800678c:	4b07      	ldr	r3, [pc, #28]	@ (80067ac <vTaskPlaceOnEventList+0x48>)
 800678e:	681b      	ldr	r3, [r3, #0]
 8006790:	3318      	adds	r3, #24
 8006792:	4619      	mov	r1, r3
 8006794:	6878      	ldr	r0, [r7, #4]
 8006796:	f7fe fd32 	bl	80051fe <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800679a:	2101      	movs	r1, #1
 800679c:	6838      	ldr	r0, [r7, #0]
 800679e:	f000 fb83 	bl	8006ea8 <prvAddCurrentTaskToDelayedList>
}
 80067a2:	bf00      	nop
 80067a4:	3710      	adds	r7, #16
 80067a6:	46bd      	mov	sp, r7
 80067a8:	bd80      	pop	{r7, pc}
 80067aa:	bf00      	nop
 80067ac:	200008d8 	.word	0x200008d8

080067b0 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80067b0:	b580      	push	{r7, lr}
 80067b2:	b086      	sub	sp, #24
 80067b4:	af00      	add	r7, sp, #0
 80067b6:	60f8      	str	r0, [r7, #12]
 80067b8:	60b9      	str	r1, [r7, #8]
 80067ba:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 80067bc:	68fb      	ldr	r3, [r7, #12]
 80067be:	2b00      	cmp	r3, #0
 80067c0:	d10b      	bne.n	80067da <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 80067c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80067c6:	f383 8811 	msr	BASEPRI, r3
 80067ca:	f3bf 8f6f 	isb	sy
 80067ce:	f3bf 8f4f 	dsb	sy
 80067d2:	617b      	str	r3, [r7, #20]
}
 80067d4:	bf00      	nop
 80067d6:	bf00      	nop
 80067d8:	e7fd      	b.n	80067d6 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80067da:	4b0a      	ldr	r3, [pc, #40]	@ (8006804 <vTaskPlaceOnEventListRestricted+0x54>)
 80067dc:	681b      	ldr	r3, [r3, #0]
 80067de:	3318      	adds	r3, #24
 80067e0:	4619      	mov	r1, r3
 80067e2:	68f8      	ldr	r0, [r7, #12]
 80067e4:	f7fe fce7 	bl	80051b6 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	2b00      	cmp	r3, #0
 80067ec:	d002      	beq.n	80067f4 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 80067ee:	f04f 33ff 	mov.w	r3, #4294967295
 80067f2:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 80067f4:	6879      	ldr	r1, [r7, #4]
 80067f6:	68b8      	ldr	r0, [r7, #8]
 80067f8:	f000 fb56 	bl	8006ea8 <prvAddCurrentTaskToDelayedList>
	}
 80067fc:	bf00      	nop
 80067fe:	3718      	adds	r7, #24
 8006800:	46bd      	mov	sp, r7
 8006802:	bd80      	pop	{r7, pc}
 8006804:	200008d8 	.word	0x200008d8

08006808 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8006808:	b580      	push	{r7, lr}
 800680a:	b086      	sub	sp, #24
 800680c:	af00      	add	r7, sp, #0
 800680e:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	68db      	ldr	r3, [r3, #12]
 8006814:	68db      	ldr	r3, [r3, #12]
 8006816:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8006818:	693b      	ldr	r3, [r7, #16]
 800681a:	2b00      	cmp	r3, #0
 800681c:	d10b      	bne.n	8006836 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 800681e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006822:	f383 8811 	msr	BASEPRI, r3
 8006826:	f3bf 8f6f 	isb	sy
 800682a:	f3bf 8f4f 	dsb	sy
 800682e:	60fb      	str	r3, [r7, #12]
}
 8006830:	bf00      	nop
 8006832:	bf00      	nop
 8006834:	e7fd      	b.n	8006832 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8006836:	693b      	ldr	r3, [r7, #16]
 8006838:	3318      	adds	r3, #24
 800683a:	4618      	mov	r0, r3
 800683c:	f7fe fd18 	bl	8005270 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006840:	4b1d      	ldr	r3, [pc, #116]	@ (80068b8 <xTaskRemoveFromEventList+0xb0>)
 8006842:	681b      	ldr	r3, [r3, #0]
 8006844:	2b00      	cmp	r3, #0
 8006846:	d11d      	bne.n	8006884 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8006848:	693b      	ldr	r3, [r7, #16]
 800684a:	3304      	adds	r3, #4
 800684c:	4618      	mov	r0, r3
 800684e:	f7fe fd0f 	bl	8005270 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8006852:	693b      	ldr	r3, [r7, #16]
 8006854:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006856:	4b19      	ldr	r3, [pc, #100]	@ (80068bc <xTaskRemoveFromEventList+0xb4>)
 8006858:	681b      	ldr	r3, [r3, #0]
 800685a:	429a      	cmp	r2, r3
 800685c:	d903      	bls.n	8006866 <xTaskRemoveFromEventList+0x5e>
 800685e:	693b      	ldr	r3, [r7, #16]
 8006860:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006862:	4a16      	ldr	r2, [pc, #88]	@ (80068bc <xTaskRemoveFromEventList+0xb4>)
 8006864:	6013      	str	r3, [r2, #0]
 8006866:	693b      	ldr	r3, [r7, #16]
 8006868:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800686a:	4613      	mov	r3, r2
 800686c:	009b      	lsls	r3, r3, #2
 800686e:	4413      	add	r3, r2
 8006870:	009b      	lsls	r3, r3, #2
 8006872:	4a13      	ldr	r2, [pc, #76]	@ (80068c0 <xTaskRemoveFromEventList+0xb8>)
 8006874:	441a      	add	r2, r3
 8006876:	693b      	ldr	r3, [r7, #16]
 8006878:	3304      	adds	r3, #4
 800687a:	4619      	mov	r1, r3
 800687c:	4610      	mov	r0, r2
 800687e:	f7fe fc9a 	bl	80051b6 <vListInsertEnd>
 8006882:	e005      	b.n	8006890 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8006884:	693b      	ldr	r3, [r7, #16]
 8006886:	3318      	adds	r3, #24
 8006888:	4619      	mov	r1, r3
 800688a:	480e      	ldr	r0, [pc, #56]	@ (80068c4 <xTaskRemoveFromEventList+0xbc>)
 800688c:	f7fe fc93 	bl	80051b6 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8006890:	693b      	ldr	r3, [r7, #16]
 8006892:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006894:	4b0c      	ldr	r3, [pc, #48]	@ (80068c8 <xTaskRemoveFromEventList+0xc0>)
 8006896:	681b      	ldr	r3, [r3, #0]
 8006898:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800689a:	429a      	cmp	r2, r3
 800689c:	d905      	bls.n	80068aa <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800689e:	2301      	movs	r3, #1
 80068a0:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80068a2:	4b0a      	ldr	r3, [pc, #40]	@ (80068cc <xTaskRemoveFromEventList+0xc4>)
 80068a4:	2201      	movs	r2, #1
 80068a6:	601a      	str	r2, [r3, #0]
 80068a8:	e001      	b.n	80068ae <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 80068aa:	2300      	movs	r3, #0
 80068ac:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 80068ae:	697b      	ldr	r3, [r7, #20]
}
 80068b0:	4618      	mov	r0, r3
 80068b2:	3718      	adds	r7, #24
 80068b4:	46bd      	mov	sp, r7
 80068b6:	bd80      	pop	{r7, pc}
 80068b8:	20000dd4 	.word	0x20000dd4
 80068bc:	20000db4 	.word	0x20000db4
 80068c0:	200008dc 	.word	0x200008dc
 80068c4:	20000d6c 	.word	0x20000d6c
 80068c8:	200008d8 	.word	0x200008d8
 80068cc:	20000dc0 	.word	0x20000dc0

080068d0 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80068d0:	b480      	push	{r7}
 80068d2:	b083      	sub	sp, #12
 80068d4:	af00      	add	r7, sp, #0
 80068d6:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80068d8:	4b06      	ldr	r3, [pc, #24]	@ (80068f4 <vTaskInternalSetTimeOutState+0x24>)
 80068da:	681a      	ldr	r2, [r3, #0]
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80068e0:	4b05      	ldr	r3, [pc, #20]	@ (80068f8 <vTaskInternalSetTimeOutState+0x28>)
 80068e2:	681a      	ldr	r2, [r3, #0]
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	605a      	str	r2, [r3, #4]
}
 80068e8:	bf00      	nop
 80068ea:	370c      	adds	r7, #12
 80068ec:	46bd      	mov	sp, r7
 80068ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068f2:	4770      	bx	lr
 80068f4:	20000dc4 	.word	0x20000dc4
 80068f8:	20000db0 	.word	0x20000db0

080068fc <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80068fc:	b580      	push	{r7, lr}
 80068fe:	b088      	sub	sp, #32
 8006900:	af00      	add	r7, sp, #0
 8006902:	6078      	str	r0, [r7, #4]
 8006904:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	2b00      	cmp	r3, #0
 800690a:	d10b      	bne.n	8006924 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 800690c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006910:	f383 8811 	msr	BASEPRI, r3
 8006914:	f3bf 8f6f 	isb	sy
 8006918:	f3bf 8f4f 	dsb	sy
 800691c:	613b      	str	r3, [r7, #16]
}
 800691e:	bf00      	nop
 8006920:	bf00      	nop
 8006922:	e7fd      	b.n	8006920 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8006924:	683b      	ldr	r3, [r7, #0]
 8006926:	2b00      	cmp	r3, #0
 8006928:	d10b      	bne.n	8006942 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 800692a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800692e:	f383 8811 	msr	BASEPRI, r3
 8006932:	f3bf 8f6f 	isb	sy
 8006936:	f3bf 8f4f 	dsb	sy
 800693a:	60fb      	str	r3, [r7, #12]
}
 800693c:	bf00      	nop
 800693e:	bf00      	nop
 8006940:	e7fd      	b.n	800693e <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8006942:	f000 ff91 	bl	8007868 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8006946:	4b1d      	ldr	r3, [pc, #116]	@ (80069bc <xTaskCheckForTimeOut+0xc0>)
 8006948:	681b      	ldr	r3, [r3, #0]
 800694a:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	685b      	ldr	r3, [r3, #4]
 8006950:	69ba      	ldr	r2, [r7, #24]
 8006952:	1ad3      	subs	r3, r2, r3
 8006954:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8006956:	683b      	ldr	r3, [r7, #0]
 8006958:	681b      	ldr	r3, [r3, #0]
 800695a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800695e:	d102      	bne.n	8006966 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8006960:	2300      	movs	r3, #0
 8006962:	61fb      	str	r3, [r7, #28]
 8006964:	e023      	b.n	80069ae <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	681a      	ldr	r2, [r3, #0]
 800696a:	4b15      	ldr	r3, [pc, #84]	@ (80069c0 <xTaskCheckForTimeOut+0xc4>)
 800696c:	681b      	ldr	r3, [r3, #0]
 800696e:	429a      	cmp	r2, r3
 8006970:	d007      	beq.n	8006982 <xTaskCheckForTimeOut+0x86>
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	685b      	ldr	r3, [r3, #4]
 8006976:	69ba      	ldr	r2, [r7, #24]
 8006978:	429a      	cmp	r2, r3
 800697a:	d302      	bcc.n	8006982 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800697c:	2301      	movs	r3, #1
 800697e:	61fb      	str	r3, [r7, #28]
 8006980:	e015      	b.n	80069ae <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8006982:	683b      	ldr	r3, [r7, #0]
 8006984:	681b      	ldr	r3, [r3, #0]
 8006986:	697a      	ldr	r2, [r7, #20]
 8006988:	429a      	cmp	r2, r3
 800698a:	d20b      	bcs.n	80069a4 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800698c:	683b      	ldr	r3, [r7, #0]
 800698e:	681a      	ldr	r2, [r3, #0]
 8006990:	697b      	ldr	r3, [r7, #20]
 8006992:	1ad2      	subs	r2, r2, r3
 8006994:	683b      	ldr	r3, [r7, #0]
 8006996:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8006998:	6878      	ldr	r0, [r7, #4]
 800699a:	f7ff ff99 	bl	80068d0 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800699e:	2300      	movs	r3, #0
 80069a0:	61fb      	str	r3, [r7, #28]
 80069a2:	e004      	b.n	80069ae <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 80069a4:	683b      	ldr	r3, [r7, #0]
 80069a6:	2200      	movs	r2, #0
 80069a8:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80069aa:	2301      	movs	r3, #1
 80069ac:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80069ae:	f000 ff8d 	bl	80078cc <vPortExitCritical>

	return xReturn;
 80069b2:	69fb      	ldr	r3, [r7, #28]
}
 80069b4:	4618      	mov	r0, r3
 80069b6:	3720      	adds	r7, #32
 80069b8:	46bd      	mov	sp, r7
 80069ba:	bd80      	pop	{r7, pc}
 80069bc:	20000db0 	.word	0x20000db0
 80069c0:	20000dc4 	.word	0x20000dc4

080069c4 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80069c4:	b480      	push	{r7}
 80069c6:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80069c8:	4b03      	ldr	r3, [pc, #12]	@ (80069d8 <vTaskMissedYield+0x14>)
 80069ca:	2201      	movs	r2, #1
 80069cc:	601a      	str	r2, [r3, #0]
}
 80069ce:	bf00      	nop
 80069d0:	46bd      	mov	sp, r7
 80069d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069d6:	4770      	bx	lr
 80069d8:	20000dc0 	.word	0x20000dc0

080069dc <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80069dc:	b580      	push	{r7, lr}
 80069de:	b082      	sub	sp, #8
 80069e0:	af00      	add	r7, sp, #0
 80069e2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80069e4:	f000 f852 	bl	8006a8c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80069e8:	4b06      	ldr	r3, [pc, #24]	@ (8006a04 <prvIdleTask+0x28>)
 80069ea:	681b      	ldr	r3, [r3, #0]
 80069ec:	2b01      	cmp	r3, #1
 80069ee:	d9f9      	bls.n	80069e4 <prvIdleTask+0x8>
			{
				taskYIELD();
 80069f0:	4b05      	ldr	r3, [pc, #20]	@ (8006a08 <prvIdleTask+0x2c>)
 80069f2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80069f6:	601a      	str	r2, [r3, #0]
 80069f8:	f3bf 8f4f 	dsb	sy
 80069fc:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8006a00:	e7f0      	b.n	80069e4 <prvIdleTask+0x8>
 8006a02:	bf00      	nop
 8006a04:	200008dc 	.word	0x200008dc
 8006a08:	e000ed04 	.word	0xe000ed04

08006a0c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8006a0c:	b580      	push	{r7, lr}
 8006a0e:	b082      	sub	sp, #8
 8006a10:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006a12:	2300      	movs	r3, #0
 8006a14:	607b      	str	r3, [r7, #4]
 8006a16:	e00c      	b.n	8006a32 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8006a18:	687a      	ldr	r2, [r7, #4]
 8006a1a:	4613      	mov	r3, r2
 8006a1c:	009b      	lsls	r3, r3, #2
 8006a1e:	4413      	add	r3, r2
 8006a20:	009b      	lsls	r3, r3, #2
 8006a22:	4a12      	ldr	r2, [pc, #72]	@ (8006a6c <prvInitialiseTaskLists+0x60>)
 8006a24:	4413      	add	r3, r2
 8006a26:	4618      	mov	r0, r3
 8006a28:	f7fe fb98 	bl	800515c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	3301      	adds	r3, #1
 8006a30:	607b      	str	r3, [r7, #4]
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	2b37      	cmp	r3, #55	@ 0x37
 8006a36:	d9ef      	bls.n	8006a18 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8006a38:	480d      	ldr	r0, [pc, #52]	@ (8006a70 <prvInitialiseTaskLists+0x64>)
 8006a3a:	f7fe fb8f 	bl	800515c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8006a3e:	480d      	ldr	r0, [pc, #52]	@ (8006a74 <prvInitialiseTaskLists+0x68>)
 8006a40:	f7fe fb8c 	bl	800515c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8006a44:	480c      	ldr	r0, [pc, #48]	@ (8006a78 <prvInitialiseTaskLists+0x6c>)
 8006a46:	f7fe fb89 	bl	800515c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8006a4a:	480c      	ldr	r0, [pc, #48]	@ (8006a7c <prvInitialiseTaskLists+0x70>)
 8006a4c:	f7fe fb86 	bl	800515c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8006a50:	480b      	ldr	r0, [pc, #44]	@ (8006a80 <prvInitialiseTaskLists+0x74>)
 8006a52:	f7fe fb83 	bl	800515c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8006a56:	4b0b      	ldr	r3, [pc, #44]	@ (8006a84 <prvInitialiseTaskLists+0x78>)
 8006a58:	4a05      	ldr	r2, [pc, #20]	@ (8006a70 <prvInitialiseTaskLists+0x64>)
 8006a5a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8006a5c:	4b0a      	ldr	r3, [pc, #40]	@ (8006a88 <prvInitialiseTaskLists+0x7c>)
 8006a5e:	4a05      	ldr	r2, [pc, #20]	@ (8006a74 <prvInitialiseTaskLists+0x68>)
 8006a60:	601a      	str	r2, [r3, #0]
}
 8006a62:	bf00      	nop
 8006a64:	3708      	adds	r7, #8
 8006a66:	46bd      	mov	sp, r7
 8006a68:	bd80      	pop	{r7, pc}
 8006a6a:	bf00      	nop
 8006a6c:	200008dc 	.word	0x200008dc
 8006a70:	20000d3c 	.word	0x20000d3c
 8006a74:	20000d50 	.word	0x20000d50
 8006a78:	20000d6c 	.word	0x20000d6c
 8006a7c:	20000d80 	.word	0x20000d80
 8006a80:	20000d98 	.word	0x20000d98
 8006a84:	20000d64 	.word	0x20000d64
 8006a88:	20000d68 	.word	0x20000d68

08006a8c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8006a8c:	b580      	push	{r7, lr}
 8006a8e:	b082      	sub	sp, #8
 8006a90:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8006a92:	e019      	b.n	8006ac8 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8006a94:	f000 fee8 	bl	8007868 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006a98:	4b10      	ldr	r3, [pc, #64]	@ (8006adc <prvCheckTasksWaitingTermination+0x50>)
 8006a9a:	68db      	ldr	r3, [r3, #12]
 8006a9c:	68db      	ldr	r3, [r3, #12]
 8006a9e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	3304      	adds	r3, #4
 8006aa4:	4618      	mov	r0, r3
 8006aa6:	f7fe fbe3 	bl	8005270 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8006aaa:	4b0d      	ldr	r3, [pc, #52]	@ (8006ae0 <prvCheckTasksWaitingTermination+0x54>)
 8006aac:	681b      	ldr	r3, [r3, #0]
 8006aae:	3b01      	subs	r3, #1
 8006ab0:	4a0b      	ldr	r2, [pc, #44]	@ (8006ae0 <prvCheckTasksWaitingTermination+0x54>)
 8006ab2:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8006ab4:	4b0b      	ldr	r3, [pc, #44]	@ (8006ae4 <prvCheckTasksWaitingTermination+0x58>)
 8006ab6:	681b      	ldr	r3, [r3, #0]
 8006ab8:	3b01      	subs	r3, #1
 8006aba:	4a0a      	ldr	r2, [pc, #40]	@ (8006ae4 <prvCheckTasksWaitingTermination+0x58>)
 8006abc:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8006abe:	f000 ff05 	bl	80078cc <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8006ac2:	6878      	ldr	r0, [r7, #4]
 8006ac4:	f000 f810 	bl	8006ae8 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8006ac8:	4b06      	ldr	r3, [pc, #24]	@ (8006ae4 <prvCheckTasksWaitingTermination+0x58>)
 8006aca:	681b      	ldr	r3, [r3, #0]
 8006acc:	2b00      	cmp	r3, #0
 8006ace:	d1e1      	bne.n	8006a94 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8006ad0:	bf00      	nop
 8006ad2:	bf00      	nop
 8006ad4:	3708      	adds	r7, #8
 8006ad6:	46bd      	mov	sp, r7
 8006ad8:	bd80      	pop	{r7, pc}
 8006ada:	bf00      	nop
 8006adc:	20000d80 	.word	0x20000d80
 8006ae0:	20000dac 	.word	0x20000dac
 8006ae4:	20000d94 	.word	0x20000d94

08006ae8 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8006ae8:	b580      	push	{r7, lr}
 8006aea:	b084      	sub	sp, #16
 8006aec:	af00      	add	r7, sp, #0
 8006aee:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8006af6:	2b00      	cmp	r3, #0
 8006af8:	d108      	bne.n	8006b0c <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006afe:	4618      	mov	r0, r3
 8006b00:	f001 f8a2 	bl	8007c48 <vPortFree>
				vPortFree( pxTCB );
 8006b04:	6878      	ldr	r0, [r7, #4]
 8006b06:	f001 f89f 	bl	8007c48 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8006b0a:	e019      	b.n	8006b40 <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8006b12:	2b01      	cmp	r3, #1
 8006b14:	d103      	bne.n	8006b1e <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8006b16:	6878      	ldr	r0, [r7, #4]
 8006b18:	f001 f896 	bl	8007c48 <vPortFree>
	}
 8006b1c:	e010      	b.n	8006b40 <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8006b24:	2b02      	cmp	r3, #2
 8006b26:	d00b      	beq.n	8006b40 <prvDeleteTCB+0x58>
	__asm volatile
 8006b28:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006b2c:	f383 8811 	msr	BASEPRI, r3
 8006b30:	f3bf 8f6f 	isb	sy
 8006b34:	f3bf 8f4f 	dsb	sy
 8006b38:	60fb      	str	r3, [r7, #12]
}
 8006b3a:	bf00      	nop
 8006b3c:	bf00      	nop
 8006b3e:	e7fd      	b.n	8006b3c <prvDeleteTCB+0x54>
	}
 8006b40:	bf00      	nop
 8006b42:	3710      	adds	r7, #16
 8006b44:	46bd      	mov	sp, r7
 8006b46:	bd80      	pop	{r7, pc}

08006b48 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8006b48:	b480      	push	{r7}
 8006b4a:	b083      	sub	sp, #12
 8006b4c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006b4e:	4b0c      	ldr	r3, [pc, #48]	@ (8006b80 <prvResetNextTaskUnblockTime+0x38>)
 8006b50:	681b      	ldr	r3, [r3, #0]
 8006b52:	681b      	ldr	r3, [r3, #0]
 8006b54:	2b00      	cmp	r3, #0
 8006b56:	d104      	bne.n	8006b62 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8006b58:	4b0a      	ldr	r3, [pc, #40]	@ (8006b84 <prvResetNextTaskUnblockTime+0x3c>)
 8006b5a:	f04f 32ff 	mov.w	r2, #4294967295
 8006b5e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8006b60:	e008      	b.n	8006b74 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006b62:	4b07      	ldr	r3, [pc, #28]	@ (8006b80 <prvResetNextTaskUnblockTime+0x38>)
 8006b64:	681b      	ldr	r3, [r3, #0]
 8006b66:	68db      	ldr	r3, [r3, #12]
 8006b68:	68db      	ldr	r3, [r3, #12]
 8006b6a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	685b      	ldr	r3, [r3, #4]
 8006b70:	4a04      	ldr	r2, [pc, #16]	@ (8006b84 <prvResetNextTaskUnblockTime+0x3c>)
 8006b72:	6013      	str	r3, [r2, #0]
}
 8006b74:	bf00      	nop
 8006b76:	370c      	adds	r7, #12
 8006b78:	46bd      	mov	sp, r7
 8006b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b7e:	4770      	bx	lr
 8006b80:	20000d64 	.word	0x20000d64
 8006b84:	20000dcc 	.word	0x20000dcc

08006b88 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8006b88:	b480      	push	{r7}
 8006b8a:	b083      	sub	sp, #12
 8006b8c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8006b8e:	4b0b      	ldr	r3, [pc, #44]	@ (8006bbc <xTaskGetSchedulerState+0x34>)
 8006b90:	681b      	ldr	r3, [r3, #0]
 8006b92:	2b00      	cmp	r3, #0
 8006b94:	d102      	bne.n	8006b9c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8006b96:	2301      	movs	r3, #1
 8006b98:	607b      	str	r3, [r7, #4]
 8006b9a:	e008      	b.n	8006bae <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006b9c:	4b08      	ldr	r3, [pc, #32]	@ (8006bc0 <xTaskGetSchedulerState+0x38>)
 8006b9e:	681b      	ldr	r3, [r3, #0]
 8006ba0:	2b00      	cmp	r3, #0
 8006ba2:	d102      	bne.n	8006baa <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8006ba4:	2302      	movs	r3, #2
 8006ba6:	607b      	str	r3, [r7, #4]
 8006ba8:	e001      	b.n	8006bae <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8006baa:	2300      	movs	r3, #0
 8006bac:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8006bae:	687b      	ldr	r3, [r7, #4]
	}
 8006bb0:	4618      	mov	r0, r3
 8006bb2:	370c      	adds	r7, #12
 8006bb4:	46bd      	mov	sp, r7
 8006bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bba:	4770      	bx	lr
 8006bbc:	20000db8 	.word	0x20000db8
 8006bc0:	20000dd4 	.word	0x20000dd4

08006bc4 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8006bc4:	b580      	push	{r7, lr}
 8006bc6:	b086      	sub	sp, #24
 8006bc8:	af00      	add	r7, sp, #0
 8006bca:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8006bd0:	2300      	movs	r3, #0
 8006bd2:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	2b00      	cmp	r3, #0
 8006bd8:	d058      	beq.n	8006c8c <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8006bda:	4b2f      	ldr	r3, [pc, #188]	@ (8006c98 <xTaskPriorityDisinherit+0xd4>)
 8006bdc:	681b      	ldr	r3, [r3, #0]
 8006bde:	693a      	ldr	r2, [r7, #16]
 8006be0:	429a      	cmp	r2, r3
 8006be2:	d00b      	beq.n	8006bfc <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8006be4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006be8:	f383 8811 	msr	BASEPRI, r3
 8006bec:	f3bf 8f6f 	isb	sy
 8006bf0:	f3bf 8f4f 	dsb	sy
 8006bf4:	60fb      	str	r3, [r7, #12]
}
 8006bf6:	bf00      	nop
 8006bf8:	bf00      	nop
 8006bfa:	e7fd      	b.n	8006bf8 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8006bfc:	693b      	ldr	r3, [r7, #16]
 8006bfe:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006c00:	2b00      	cmp	r3, #0
 8006c02:	d10b      	bne.n	8006c1c <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8006c04:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006c08:	f383 8811 	msr	BASEPRI, r3
 8006c0c:	f3bf 8f6f 	isb	sy
 8006c10:	f3bf 8f4f 	dsb	sy
 8006c14:	60bb      	str	r3, [r7, #8]
}
 8006c16:	bf00      	nop
 8006c18:	bf00      	nop
 8006c1a:	e7fd      	b.n	8006c18 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8006c1c:	693b      	ldr	r3, [r7, #16]
 8006c1e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006c20:	1e5a      	subs	r2, r3, #1
 8006c22:	693b      	ldr	r3, [r7, #16]
 8006c24:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8006c26:	693b      	ldr	r3, [r7, #16]
 8006c28:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006c2a:	693b      	ldr	r3, [r7, #16]
 8006c2c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006c2e:	429a      	cmp	r2, r3
 8006c30:	d02c      	beq.n	8006c8c <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8006c32:	693b      	ldr	r3, [r7, #16]
 8006c34:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006c36:	2b00      	cmp	r3, #0
 8006c38:	d128      	bne.n	8006c8c <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006c3a:	693b      	ldr	r3, [r7, #16]
 8006c3c:	3304      	adds	r3, #4
 8006c3e:	4618      	mov	r0, r3
 8006c40:	f7fe fb16 	bl	8005270 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8006c44:	693b      	ldr	r3, [r7, #16]
 8006c46:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8006c48:	693b      	ldr	r3, [r7, #16]
 8006c4a:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006c4c:	693b      	ldr	r3, [r7, #16]
 8006c4e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006c50:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8006c54:	693b      	ldr	r3, [r7, #16]
 8006c56:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8006c58:	693b      	ldr	r3, [r7, #16]
 8006c5a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006c5c:	4b0f      	ldr	r3, [pc, #60]	@ (8006c9c <xTaskPriorityDisinherit+0xd8>)
 8006c5e:	681b      	ldr	r3, [r3, #0]
 8006c60:	429a      	cmp	r2, r3
 8006c62:	d903      	bls.n	8006c6c <xTaskPriorityDisinherit+0xa8>
 8006c64:	693b      	ldr	r3, [r7, #16]
 8006c66:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006c68:	4a0c      	ldr	r2, [pc, #48]	@ (8006c9c <xTaskPriorityDisinherit+0xd8>)
 8006c6a:	6013      	str	r3, [r2, #0]
 8006c6c:	693b      	ldr	r3, [r7, #16]
 8006c6e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006c70:	4613      	mov	r3, r2
 8006c72:	009b      	lsls	r3, r3, #2
 8006c74:	4413      	add	r3, r2
 8006c76:	009b      	lsls	r3, r3, #2
 8006c78:	4a09      	ldr	r2, [pc, #36]	@ (8006ca0 <xTaskPriorityDisinherit+0xdc>)
 8006c7a:	441a      	add	r2, r3
 8006c7c:	693b      	ldr	r3, [r7, #16]
 8006c7e:	3304      	adds	r3, #4
 8006c80:	4619      	mov	r1, r3
 8006c82:	4610      	mov	r0, r2
 8006c84:	f7fe fa97 	bl	80051b6 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8006c88:	2301      	movs	r3, #1
 8006c8a:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8006c8c:	697b      	ldr	r3, [r7, #20]
	}
 8006c8e:	4618      	mov	r0, r3
 8006c90:	3718      	adds	r7, #24
 8006c92:	46bd      	mov	sp, r7
 8006c94:	bd80      	pop	{r7, pc}
 8006c96:	bf00      	nop
 8006c98:	200008d8 	.word	0x200008d8
 8006c9c:	20000db4 	.word	0x20000db4
 8006ca0:	200008dc 	.word	0x200008dc

08006ca4 <ulTaskNotifyTake>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	uint32_t ulTaskNotifyTake( BaseType_t xClearCountOnExit, TickType_t xTicksToWait )
	{
 8006ca4:	b580      	push	{r7, lr}
 8006ca6:	b084      	sub	sp, #16
 8006ca8:	af00      	add	r7, sp, #0
 8006caa:	6078      	str	r0, [r7, #4]
 8006cac:	6039      	str	r1, [r7, #0]
	uint32_t ulReturn;

		taskENTER_CRITICAL();
 8006cae:	f000 fddb 	bl	8007868 <vPortEnterCritical>
		{
			/* Only block if the notification count is not already non-zero. */
			if( pxCurrentTCB->ulNotifiedValue == 0UL )
 8006cb2:	4b1e      	ldr	r3, [pc, #120]	@ (8006d2c <ulTaskNotifyTake+0x88>)
 8006cb4:	681b      	ldr	r3, [r3, #0]
 8006cb6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006cb8:	2b00      	cmp	r3, #0
 8006cba:	d113      	bne.n	8006ce4 <ulTaskNotifyTake+0x40>
			{
				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 8006cbc:	4b1b      	ldr	r3, [pc, #108]	@ (8006d2c <ulTaskNotifyTake+0x88>)
 8006cbe:	681b      	ldr	r3, [r3, #0]
 8006cc0:	2201      	movs	r2, #1
 8006cc2:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

				if( xTicksToWait > ( TickType_t ) 0 )
 8006cc6:	683b      	ldr	r3, [r7, #0]
 8006cc8:	2b00      	cmp	r3, #0
 8006cca:	d00b      	beq.n	8006ce4 <ulTaskNotifyTake+0x40>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8006ccc:	2101      	movs	r1, #1
 8006cce:	6838      	ldr	r0, [r7, #0]
 8006cd0:	f000 f8ea 	bl	8006ea8 <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 8006cd4:	4b16      	ldr	r3, [pc, #88]	@ (8006d30 <ulTaskNotifyTake+0x8c>)
 8006cd6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006cda:	601a      	str	r2, [r3, #0]
 8006cdc:	f3bf 8f4f 	dsb	sy
 8006ce0:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 8006ce4:	f000 fdf2 	bl	80078cc <vPortExitCritical>

		taskENTER_CRITICAL();
 8006ce8:	f000 fdbe 	bl	8007868 <vPortEnterCritical>
		{
			traceTASK_NOTIFY_TAKE();
			ulReturn = pxCurrentTCB->ulNotifiedValue;
 8006cec:	4b0f      	ldr	r3, [pc, #60]	@ (8006d2c <ulTaskNotifyTake+0x88>)
 8006cee:	681b      	ldr	r3, [r3, #0]
 8006cf0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006cf2:	60fb      	str	r3, [r7, #12]

			if( ulReturn != 0UL )
 8006cf4:	68fb      	ldr	r3, [r7, #12]
 8006cf6:	2b00      	cmp	r3, #0
 8006cf8:	d00c      	beq.n	8006d14 <ulTaskNotifyTake+0x70>
			{
				if( xClearCountOnExit != pdFALSE )
 8006cfa:	687b      	ldr	r3, [r7, #4]
 8006cfc:	2b00      	cmp	r3, #0
 8006cfe:	d004      	beq.n	8006d0a <ulTaskNotifyTake+0x66>
				{
					pxCurrentTCB->ulNotifiedValue = 0UL;
 8006d00:	4b0a      	ldr	r3, [pc, #40]	@ (8006d2c <ulTaskNotifyTake+0x88>)
 8006d02:	681b      	ldr	r3, [r3, #0]
 8006d04:	2200      	movs	r2, #0
 8006d06:	655a      	str	r2, [r3, #84]	@ 0x54
 8006d08:	e004      	b.n	8006d14 <ulTaskNotifyTake+0x70>
				}
				else
				{
					pxCurrentTCB->ulNotifiedValue = ulReturn - ( uint32_t ) 1;
 8006d0a:	4b08      	ldr	r3, [pc, #32]	@ (8006d2c <ulTaskNotifyTake+0x88>)
 8006d0c:	681b      	ldr	r3, [r3, #0]
 8006d0e:	68fa      	ldr	r2, [r7, #12]
 8006d10:	3a01      	subs	r2, #1
 8006d12:	655a      	str	r2, [r3, #84]	@ 0x54
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8006d14:	4b05      	ldr	r3, [pc, #20]	@ (8006d2c <ulTaskNotifyTake+0x88>)
 8006d16:	681b      	ldr	r3, [r3, #0]
 8006d18:	2200      	movs	r2, #0
 8006d1a:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
		}
		taskEXIT_CRITICAL();
 8006d1e:	f000 fdd5 	bl	80078cc <vPortExitCritical>

		return ulReturn;
 8006d22:	68fb      	ldr	r3, [r7, #12]
	}
 8006d24:	4618      	mov	r0, r3
 8006d26:	3710      	adds	r7, #16
 8006d28:	46bd      	mov	sp, r7
 8006d2a:	bd80      	pop	{r7, pc}
 8006d2c:	200008d8 	.word	0x200008d8
 8006d30:	e000ed04 	.word	0xe000ed04

08006d34 <xTaskGenericNotify>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotify( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue )
	{
 8006d34:	b580      	push	{r7, lr}
 8006d36:	b08a      	sub	sp, #40	@ 0x28
 8006d38:	af00      	add	r7, sp, #0
 8006d3a:	60f8      	str	r0, [r7, #12]
 8006d3c:	60b9      	str	r1, [r7, #8]
 8006d3e:	603b      	str	r3, [r7, #0]
 8006d40:	4613      	mov	r3, r2
 8006d42:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	BaseType_t xReturn = pdPASS;
 8006d44:	2301      	movs	r3, #1
 8006d46:	627b      	str	r3, [r7, #36]	@ 0x24
	uint8_t ucOriginalNotifyState;

		configASSERT( xTaskToNotify );
 8006d48:	68fb      	ldr	r3, [r7, #12]
 8006d4a:	2b00      	cmp	r3, #0
 8006d4c:	d10b      	bne.n	8006d66 <xTaskGenericNotify+0x32>
	__asm volatile
 8006d4e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006d52:	f383 8811 	msr	BASEPRI, r3
 8006d56:	f3bf 8f6f 	isb	sy
 8006d5a:	f3bf 8f4f 	dsb	sy
 8006d5e:	61bb      	str	r3, [r7, #24]
}
 8006d60:	bf00      	nop
 8006d62:	bf00      	nop
 8006d64:	e7fd      	b.n	8006d62 <xTaskGenericNotify+0x2e>
		pxTCB = xTaskToNotify;
 8006d66:	68fb      	ldr	r3, [r7, #12]
 8006d68:	623b      	str	r3, [r7, #32]

		taskENTER_CRITICAL();
 8006d6a:	f000 fd7d 	bl	8007868 <vPortEnterCritical>
		{
			if( pulPreviousNotificationValue != NULL )
 8006d6e:	683b      	ldr	r3, [r7, #0]
 8006d70:	2b00      	cmp	r3, #0
 8006d72:	d003      	beq.n	8006d7c <xTaskGenericNotify+0x48>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 8006d74:	6a3b      	ldr	r3, [r7, #32]
 8006d76:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8006d78:	683b      	ldr	r3, [r7, #0]
 8006d7a:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 8006d7c:	6a3b      	ldr	r3, [r7, #32]
 8006d7e:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8006d82:	77fb      	strb	r3, [r7, #31]

			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 8006d84:	6a3b      	ldr	r3, [r7, #32]
 8006d86:	2202      	movs	r2, #2
 8006d88:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

			switch( eAction )
 8006d8c:	79fb      	ldrb	r3, [r7, #7]
 8006d8e:	2b04      	cmp	r3, #4
 8006d90:	d827      	bhi.n	8006de2 <xTaskGenericNotify+0xae>
 8006d92:	a201      	add	r2, pc, #4	@ (adr r2, 8006d98 <xTaskGenericNotify+0x64>)
 8006d94:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006d98:	08006e05 	.word	0x08006e05
 8006d9c:	08006dad 	.word	0x08006dad
 8006da0:	08006dbb 	.word	0x08006dbb
 8006da4:	08006dc7 	.word	0x08006dc7
 8006da8:	08006dcf 	.word	0x08006dcf
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 8006dac:	6a3b      	ldr	r3, [r7, #32]
 8006dae:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8006db0:	68bb      	ldr	r3, [r7, #8]
 8006db2:	431a      	orrs	r2, r3
 8006db4:	6a3b      	ldr	r3, [r7, #32]
 8006db6:	655a      	str	r2, [r3, #84]	@ 0x54
					break;
 8006db8:	e027      	b.n	8006e0a <xTaskGenericNotify+0xd6>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 8006dba:	6a3b      	ldr	r3, [r7, #32]
 8006dbc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006dbe:	1c5a      	adds	r2, r3, #1
 8006dc0:	6a3b      	ldr	r3, [r7, #32]
 8006dc2:	655a      	str	r2, [r3, #84]	@ 0x54
					break;
 8006dc4:	e021      	b.n	8006e0a <xTaskGenericNotify+0xd6>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 8006dc6:	6a3b      	ldr	r3, [r7, #32]
 8006dc8:	68ba      	ldr	r2, [r7, #8]
 8006dca:	655a      	str	r2, [r3, #84]	@ 0x54
					break;
 8006dcc:	e01d      	b.n	8006e0a <xTaskGenericNotify+0xd6>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 8006dce:	7ffb      	ldrb	r3, [r7, #31]
 8006dd0:	2b02      	cmp	r3, #2
 8006dd2:	d003      	beq.n	8006ddc <xTaskGenericNotify+0xa8>
					{
						pxTCB->ulNotifiedValue = ulValue;
 8006dd4:	6a3b      	ldr	r3, [r7, #32]
 8006dd6:	68ba      	ldr	r2, [r7, #8]
 8006dd8:	655a      	str	r2, [r3, #84]	@ 0x54
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 8006dda:	e016      	b.n	8006e0a <xTaskGenericNotify+0xd6>
						xReturn = pdFAIL;
 8006ddc:	2300      	movs	r3, #0
 8006dde:	627b      	str	r3, [r7, #36]	@ 0x24
					break;
 8006de0:	e013      	b.n	8006e0a <xTaskGenericNotify+0xd6>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 8006de2:	6a3b      	ldr	r3, [r7, #32]
 8006de4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006de6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006dea:	d00d      	beq.n	8006e08 <xTaskGenericNotify+0xd4>
	__asm volatile
 8006dec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006df0:	f383 8811 	msr	BASEPRI, r3
 8006df4:	f3bf 8f6f 	isb	sy
 8006df8:	f3bf 8f4f 	dsb	sy
 8006dfc:	617b      	str	r3, [r7, #20]
}
 8006dfe:	bf00      	nop
 8006e00:	bf00      	nop
 8006e02:	e7fd      	b.n	8006e00 <xTaskGenericNotify+0xcc>
					break;
 8006e04:	bf00      	nop
 8006e06:	e000      	b.n	8006e0a <xTaskGenericNotify+0xd6>

					break;
 8006e08:	bf00      	nop

			traceTASK_NOTIFY();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 8006e0a:	7ffb      	ldrb	r3, [r7, #31]
 8006e0c:	2b01      	cmp	r3, #1
 8006e0e:	d13b      	bne.n	8006e88 <xTaskGenericNotify+0x154>
			{
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006e10:	6a3b      	ldr	r3, [r7, #32]
 8006e12:	3304      	adds	r3, #4
 8006e14:	4618      	mov	r0, r3
 8006e16:	f7fe fa2b 	bl	8005270 <uxListRemove>
				prvAddTaskToReadyList( pxTCB );
 8006e1a:	6a3b      	ldr	r3, [r7, #32]
 8006e1c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006e1e:	4b1e      	ldr	r3, [pc, #120]	@ (8006e98 <xTaskGenericNotify+0x164>)
 8006e20:	681b      	ldr	r3, [r3, #0]
 8006e22:	429a      	cmp	r2, r3
 8006e24:	d903      	bls.n	8006e2e <xTaskGenericNotify+0xfa>
 8006e26:	6a3b      	ldr	r3, [r7, #32]
 8006e28:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006e2a:	4a1b      	ldr	r2, [pc, #108]	@ (8006e98 <xTaskGenericNotify+0x164>)
 8006e2c:	6013      	str	r3, [r2, #0]
 8006e2e:	6a3b      	ldr	r3, [r7, #32]
 8006e30:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006e32:	4613      	mov	r3, r2
 8006e34:	009b      	lsls	r3, r3, #2
 8006e36:	4413      	add	r3, r2
 8006e38:	009b      	lsls	r3, r3, #2
 8006e3a:	4a18      	ldr	r2, [pc, #96]	@ (8006e9c <xTaskGenericNotify+0x168>)
 8006e3c:	441a      	add	r2, r3
 8006e3e:	6a3b      	ldr	r3, [r7, #32]
 8006e40:	3304      	adds	r3, #4
 8006e42:	4619      	mov	r1, r3
 8006e44:	4610      	mov	r0, r2
 8006e46:	f7fe f9b6 	bl	80051b6 <vListInsertEnd>

				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 8006e4a:	6a3b      	ldr	r3, [r7, #32]
 8006e4c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006e4e:	2b00      	cmp	r3, #0
 8006e50:	d00b      	beq.n	8006e6a <xTaskGenericNotify+0x136>
	__asm volatile
 8006e52:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006e56:	f383 8811 	msr	BASEPRI, r3
 8006e5a:	f3bf 8f6f 	isb	sy
 8006e5e:	f3bf 8f4f 	dsb	sy
 8006e62:	613b      	str	r3, [r7, #16]
}
 8006e64:	bf00      	nop
 8006e66:	bf00      	nop
 8006e68:	e7fd      	b.n	8006e66 <xTaskGenericNotify+0x132>
					earliest possible time. */
					prvResetNextTaskUnblockTime();
				}
				#endif

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8006e6a:	6a3b      	ldr	r3, [r7, #32]
 8006e6c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006e6e:	4b0c      	ldr	r3, [pc, #48]	@ (8006ea0 <xTaskGenericNotify+0x16c>)
 8006e70:	681b      	ldr	r3, [r3, #0]
 8006e72:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006e74:	429a      	cmp	r2, r3
 8006e76:	d907      	bls.n	8006e88 <xTaskGenericNotify+0x154>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					taskYIELD_IF_USING_PREEMPTION();
 8006e78:	4b0a      	ldr	r3, [pc, #40]	@ (8006ea4 <xTaskGenericNotify+0x170>)
 8006e7a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006e7e:	601a      	str	r2, [r3, #0]
 8006e80:	f3bf 8f4f 	dsb	sy
 8006e84:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 8006e88:	f000 fd20 	bl	80078cc <vPortExitCritical>

		return xReturn;
 8006e8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
	}
 8006e8e:	4618      	mov	r0, r3
 8006e90:	3728      	adds	r7, #40	@ 0x28
 8006e92:	46bd      	mov	sp, r7
 8006e94:	bd80      	pop	{r7, pc}
 8006e96:	bf00      	nop
 8006e98:	20000db4 	.word	0x20000db4
 8006e9c:	200008dc 	.word	0x200008dc
 8006ea0:	200008d8 	.word	0x200008d8
 8006ea4:	e000ed04 	.word	0xe000ed04

08006ea8 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8006ea8:	b580      	push	{r7, lr}
 8006eaa:	b084      	sub	sp, #16
 8006eac:	af00      	add	r7, sp, #0
 8006eae:	6078      	str	r0, [r7, #4]
 8006eb0:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8006eb2:	4b21      	ldr	r3, [pc, #132]	@ (8006f38 <prvAddCurrentTaskToDelayedList+0x90>)
 8006eb4:	681b      	ldr	r3, [r3, #0]
 8006eb6:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006eb8:	4b20      	ldr	r3, [pc, #128]	@ (8006f3c <prvAddCurrentTaskToDelayedList+0x94>)
 8006eba:	681b      	ldr	r3, [r3, #0]
 8006ebc:	3304      	adds	r3, #4
 8006ebe:	4618      	mov	r0, r3
 8006ec0:	f7fe f9d6 	bl	8005270 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006eca:	d10a      	bne.n	8006ee2 <prvAddCurrentTaskToDelayedList+0x3a>
 8006ecc:	683b      	ldr	r3, [r7, #0]
 8006ece:	2b00      	cmp	r3, #0
 8006ed0:	d007      	beq.n	8006ee2 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006ed2:	4b1a      	ldr	r3, [pc, #104]	@ (8006f3c <prvAddCurrentTaskToDelayedList+0x94>)
 8006ed4:	681b      	ldr	r3, [r3, #0]
 8006ed6:	3304      	adds	r3, #4
 8006ed8:	4619      	mov	r1, r3
 8006eda:	4819      	ldr	r0, [pc, #100]	@ (8006f40 <prvAddCurrentTaskToDelayedList+0x98>)
 8006edc:	f7fe f96b 	bl	80051b6 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8006ee0:	e026      	b.n	8006f30 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8006ee2:	68fa      	ldr	r2, [r7, #12]
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	4413      	add	r3, r2
 8006ee8:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8006eea:	4b14      	ldr	r3, [pc, #80]	@ (8006f3c <prvAddCurrentTaskToDelayedList+0x94>)
 8006eec:	681b      	ldr	r3, [r3, #0]
 8006eee:	68ba      	ldr	r2, [r7, #8]
 8006ef0:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8006ef2:	68ba      	ldr	r2, [r7, #8]
 8006ef4:	68fb      	ldr	r3, [r7, #12]
 8006ef6:	429a      	cmp	r2, r3
 8006ef8:	d209      	bcs.n	8006f0e <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006efa:	4b12      	ldr	r3, [pc, #72]	@ (8006f44 <prvAddCurrentTaskToDelayedList+0x9c>)
 8006efc:	681a      	ldr	r2, [r3, #0]
 8006efe:	4b0f      	ldr	r3, [pc, #60]	@ (8006f3c <prvAddCurrentTaskToDelayedList+0x94>)
 8006f00:	681b      	ldr	r3, [r3, #0]
 8006f02:	3304      	adds	r3, #4
 8006f04:	4619      	mov	r1, r3
 8006f06:	4610      	mov	r0, r2
 8006f08:	f7fe f979 	bl	80051fe <vListInsert>
}
 8006f0c:	e010      	b.n	8006f30 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006f0e:	4b0e      	ldr	r3, [pc, #56]	@ (8006f48 <prvAddCurrentTaskToDelayedList+0xa0>)
 8006f10:	681a      	ldr	r2, [r3, #0]
 8006f12:	4b0a      	ldr	r3, [pc, #40]	@ (8006f3c <prvAddCurrentTaskToDelayedList+0x94>)
 8006f14:	681b      	ldr	r3, [r3, #0]
 8006f16:	3304      	adds	r3, #4
 8006f18:	4619      	mov	r1, r3
 8006f1a:	4610      	mov	r0, r2
 8006f1c:	f7fe f96f 	bl	80051fe <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8006f20:	4b0a      	ldr	r3, [pc, #40]	@ (8006f4c <prvAddCurrentTaskToDelayedList+0xa4>)
 8006f22:	681b      	ldr	r3, [r3, #0]
 8006f24:	68ba      	ldr	r2, [r7, #8]
 8006f26:	429a      	cmp	r2, r3
 8006f28:	d202      	bcs.n	8006f30 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8006f2a:	4a08      	ldr	r2, [pc, #32]	@ (8006f4c <prvAddCurrentTaskToDelayedList+0xa4>)
 8006f2c:	68bb      	ldr	r3, [r7, #8]
 8006f2e:	6013      	str	r3, [r2, #0]
}
 8006f30:	bf00      	nop
 8006f32:	3710      	adds	r7, #16
 8006f34:	46bd      	mov	sp, r7
 8006f36:	bd80      	pop	{r7, pc}
 8006f38:	20000db0 	.word	0x20000db0
 8006f3c:	200008d8 	.word	0x200008d8
 8006f40:	20000d98 	.word	0x20000d98
 8006f44:	20000d68 	.word	0x20000d68
 8006f48:	20000d64 	.word	0x20000d64
 8006f4c:	20000dcc 	.word	0x20000dcc

08006f50 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8006f50:	b580      	push	{r7, lr}
 8006f52:	b08a      	sub	sp, #40	@ 0x28
 8006f54:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8006f56:	2300      	movs	r3, #0
 8006f58:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8006f5a:	f000 fb13 	bl	8007584 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8006f5e:	4b1d      	ldr	r3, [pc, #116]	@ (8006fd4 <xTimerCreateTimerTask+0x84>)
 8006f60:	681b      	ldr	r3, [r3, #0]
 8006f62:	2b00      	cmp	r3, #0
 8006f64:	d021      	beq.n	8006faa <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8006f66:	2300      	movs	r3, #0
 8006f68:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8006f6a:	2300      	movs	r3, #0
 8006f6c:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8006f6e:	1d3a      	adds	r2, r7, #4
 8006f70:	f107 0108 	add.w	r1, r7, #8
 8006f74:	f107 030c 	add.w	r3, r7, #12
 8006f78:	4618      	mov	r0, r3
 8006f7a:	f7fe f8d5 	bl	8005128 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8006f7e:	6879      	ldr	r1, [r7, #4]
 8006f80:	68bb      	ldr	r3, [r7, #8]
 8006f82:	68fa      	ldr	r2, [r7, #12]
 8006f84:	9202      	str	r2, [sp, #8]
 8006f86:	9301      	str	r3, [sp, #4]
 8006f88:	2302      	movs	r3, #2
 8006f8a:	9300      	str	r3, [sp, #0]
 8006f8c:	2300      	movs	r3, #0
 8006f8e:	460a      	mov	r2, r1
 8006f90:	4911      	ldr	r1, [pc, #68]	@ (8006fd8 <xTimerCreateTimerTask+0x88>)
 8006f92:	4812      	ldr	r0, [pc, #72]	@ (8006fdc <xTimerCreateTimerTask+0x8c>)
 8006f94:	f7fe ff4e 	bl	8005e34 <xTaskCreateStatic>
 8006f98:	4603      	mov	r3, r0
 8006f9a:	4a11      	ldr	r2, [pc, #68]	@ (8006fe0 <xTimerCreateTimerTask+0x90>)
 8006f9c:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8006f9e:	4b10      	ldr	r3, [pc, #64]	@ (8006fe0 <xTimerCreateTimerTask+0x90>)
 8006fa0:	681b      	ldr	r3, [r3, #0]
 8006fa2:	2b00      	cmp	r3, #0
 8006fa4:	d001      	beq.n	8006faa <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8006fa6:	2301      	movs	r3, #1
 8006fa8:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8006faa:	697b      	ldr	r3, [r7, #20]
 8006fac:	2b00      	cmp	r3, #0
 8006fae:	d10b      	bne.n	8006fc8 <xTimerCreateTimerTask+0x78>
	__asm volatile
 8006fb0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006fb4:	f383 8811 	msr	BASEPRI, r3
 8006fb8:	f3bf 8f6f 	isb	sy
 8006fbc:	f3bf 8f4f 	dsb	sy
 8006fc0:	613b      	str	r3, [r7, #16]
}
 8006fc2:	bf00      	nop
 8006fc4:	bf00      	nop
 8006fc6:	e7fd      	b.n	8006fc4 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8006fc8:	697b      	ldr	r3, [r7, #20]
}
 8006fca:	4618      	mov	r0, r3
 8006fcc:	3718      	adds	r7, #24
 8006fce:	46bd      	mov	sp, r7
 8006fd0:	bd80      	pop	{r7, pc}
 8006fd2:	bf00      	nop
 8006fd4:	20000e08 	.word	0x20000e08
 8006fd8:	08009308 	.word	0x08009308
 8006fdc:	0800711d 	.word	0x0800711d
 8006fe0:	20000e0c 	.word	0x20000e0c

08006fe4 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8006fe4:	b580      	push	{r7, lr}
 8006fe6:	b08a      	sub	sp, #40	@ 0x28
 8006fe8:	af00      	add	r7, sp, #0
 8006fea:	60f8      	str	r0, [r7, #12]
 8006fec:	60b9      	str	r1, [r7, #8]
 8006fee:	607a      	str	r2, [r7, #4]
 8006ff0:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8006ff2:	2300      	movs	r3, #0
 8006ff4:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8006ff6:	68fb      	ldr	r3, [r7, #12]
 8006ff8:	2b00      	cmp	r3, #0
 8006ffa:	d10b      	bne.n	8007014 <xTimerGenericCommand+0x30>
	__asm volatile
 8006ffc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007000:	f383 8811 	msr	BASEPRI, r3
 8007004:	f3bf 8f6f 	isb	sy
 8007008:	f3bf 8f4f 	dsb	sy
 800700c:	623b      	str	r3, [r7, #32]
}
 800700e:	bf00      	nop
 8007010:	bf00      	nop
 8007012:	e7fd      	b.n	8007010 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8007014:	4b19      	ldr	r3, [pc, #100]	@ (800707c <xTimerGenericCommand+0x98>)
 8007016:	681b      	ldr	r3, [r3, #0]
 8007018:	2b00      	cmp	r3, #0
 800701a:	d02a      	beq.n	8007072 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800701c:	68bb      	ldr	r3, [r7, #8]
 800701e:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8007020:	687b      	ldr	r3, [r7, #4]
 8007022:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8007024:	68fb      	ldr	r3, [r7, #12]
 8007026:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8007028:	68bb      	ldr	r3, [r7, #8]
 800702a:	2b05      	cmp	r3, #5
 800702c:	dc18      	bgt.n	8007060 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800702e:	f7ff fdab 	bl	8006b88 <xTaskGetSchedulerState>
 8007032:	4603      	mov	r3, r0
 8007034:	2b02      	cmp	r3, #2
 8007036:	d109      	bne.n	800704c <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8007038:	4b10      	ldr	r3, [pc, #64]	@ (800707c <xTimerGenericCommand+0x98>)
 800703a:	6818      	ldr	r0, [r3, #0]
 800703c:	f107 0110 	add.w	r1, r7, #16
 8007040:	2300      	movs	r3, #0
 8007042:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007044:	f7fe fa84 	bl	8005550 <xQueueGenericSend>
 8007048:	6278      	str	r0, [r7, #36]	@ 0x24
 800704a:	e012      	b.n	8007072 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800704c:	4b0b      	ldr	r3, [pc, #44]	@ (800707c <xTimerGenericCommand+0x98>)
 800704e:	6818      	ldr	r0, [r3, #0]
 8007050:	f107 0110 	add.w	r1, r7, #16
 8007054:	2300      	movs	r3, #0
 8007056:	2200      	movs	r2, #0
 8007058:	f7fe fa7a 	bl	8005550 <xQueueGenericSend>
 800705c:	6278      	str	r0, [r7, #36]	@ 0x24
 800705e:	e008      	b.n	8007072 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8007060:	4b06      	ldr	r3, [pc, #24]	@ (800707c <xTimerGenericCommand+0x98>)
 8007062:	6818      	ldr	r0, [r3, #0]
 8007064:	f107 0110 	add.w	r1, r7, #16
 8007068:	2300      	movs	r3, #0
 800706a:	683a      	ldr	r2, [r7, #0]
 800706c:	f7fe fb72 	bl	8005754 <xQueueGenericSendFromISR>
 8007070:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8007072:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8007074:	4618      	mov	r0, r3
 8007076:	3728      	adds	r7, #40	@ 0x28
 8007078:	46bd      	mov	sp, r7
 800707a:	bd80      	pop	{r7, pc}
 800707c:	20000e08 	.word	0x20000e08

08007080 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8007080:	b580      	push	{r7, lr}
 8007082:	b088      	sub	sp, #32
 8007084:	af02      	add	r7, sp, #8
 8007086:	6078      	str	r0, [r7, #4]
 8007088:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800708a:	4b23      	ldr	r3, [pc, #140]	@ (8007118 <prvProcessExpiredTimer+0x98>)
 800708c:	681b      	ldr	r3, [r3, #0]
 800708e:	68db      	ldr	r3, [r3, #12]
 8007090:	68db      	ldr	r3, [r3, #12]
 8007092:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8007094:	697b      	ldr	r3, [r7, #20]
 8007096:	3304      	adds	r3, #4
 8007098:	4618      	mov	r0, r3
 800709a:	f7fe f8e9 	bl	8005270 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800709e:	697b      	ldr	r3, [r7, #20]
 80070a0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80070a4:	f003 0304 	and.w	r3, r3, #4
 80070a8:	2b00      	cmp	r3, #0
 80070aa:	d023      	beq.n	80070f4 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 80070ac:	697b      	ldr	r3, [r7, #20]
 80070ae:	699a      	ldr	r2, [r3, #24]
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	18d1      	adds	r1, r2, r3
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	683a      	ldr	r2, [r7, #0]
 80070b8:	6978      	ldr	r0, [r7, #20]
 80070ba:	f000 f8d5 	bl	8007268 <prvInsertTimerInActiveList>
 80070be:	4603      	mov	r3, r0
 80070c0:	2b00      	cmp	r3, #0
 80070c2:	d020      	beq.n	8007106 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80070c4:	2300      	movs	r3, #0
 80070c6:	9300      	str	r3, [sp, #0]
 80070c8:	2300      	movs	r3, #0
 80070ca:	687a      	ldr	r2, [r7, #4]
 80070cc:	2100      	movs	r1, #0
 80070ce:	6978      	ldr	r0, [r7, #20]
 80070d0:	f7ff ff88 	bl	8006fe4 <xTimerGenericCommand>
 80070d4:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 80070d6:	693b      	ldr	r3, [r7, #16]
 80070d8:	2b00      	cmp	r3, #0
 80070da:	d114      	bne.n	8007106 <prvProcessExpiredTimer+0x86>
	__asm volatile
 80070dc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80070e0:	f383 8811 	msr	BASEPRI, r3
 80070e4:	f3bf 8f6f 	isb	sy
 80070e8:	f3bf 8f4f 	dsb	sy
 80070ec:	60fb      	str	r3, [r7, #12]
}
 80070ee:	bf00      	nop
 80070f0:	bf00      	nop
 80070f2:	e7fd      	b.n	80070f0 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80070f4:	697b      	ldr	r3, [r7, #20]
 80070f6:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80070fa:	f023 0301 	bic.w	r3, r3, #1
 80070fe:	b2da      	uxtb	r2, r3
 8007100:	697b      	ldr	r3, [r7, #20]
 8007102:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8007106:	697b      	ldr	r3, [r7, #20]
 8007108:	6a1b      	ldr	r3, [r3, #32]
 800710a:	6978      	ldr	r0, [r7, #20]
 800710c:	4798      	blx	r3
}
 800710e:	bf00      	nop
 8007110:	3718      	adds	r7, #24
 8007112:	46bd      	mov	sp, r7
 8007114:	bd80      	pop	{r7, pc}
 8007116:	bf00      	nop
 8007118:	20000e00 	.word	0x20000e00

0800711c <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800711c:	b580      	push	{r7, lr}
 800711e:	b084      	sub	sp, #16
 8007120:	af00      	add	r7, sp, #0
 8007122:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8007124:	f107 0308 	add.w	r3, r7, #8
 8007128:	4618      	mov	r0, r3
 800712a:	f000 f859 	bl	80071e0 <prvGetNextExpireTime>
 800712e:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8007130:	68bb      	ldr	r3, [r7, #8]
 8007132:	4619      	mov	r1, r3
 8007134:	68f8      	ldr	r0, [r7, #12]
 8007136:	f000 f805 	bl	8007144 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800713a:	f000 f8d7 	bl	80072ec <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800713e:	bf00      	nop
 8007140:	e7f0      	b.n	8007124 <prvTimerTask+0x8>
	...

08007144 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8007144:	b580      	push	{r7, lr}
 8007146:	b084      	sub	sp, #16
 8007148:	af00      	add	r7, sp, #0
 800714a:	6078      	str	r0, [r7, #4]
 800714c:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800714e:	f7ff f935 	bl	80063bc <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8007152:	f107 0308 	add.w	r3, r7, #8
 8007156:	4618      	mov	r0, r3
 8007158:	f000 f866 	bl	8007228 <prvSampleTimeNow>
 800715c:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800715e:	68bb      	ldr	r3, [r7, #8]
 8007160:	2b00      	cmp	r3, #0
 8007162:	d130      	bne.n	80071c6 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8007164:	683b      	ldr	r3, [r7, #0]
 8007166:	2b00      	cmp	r3, #0
 8007168:	d10a      	bne.n	8007180 <prvProcessTimerOrBlockTask+0x3c>
 800716a:	687a      	ldr	r2, [r7, #4]
 800716c:	68fb      	ldr	r3, [r7, #12]
 800716e:	429a      	cmp	r2, r3
 8007170:	d806      	bhi.n	8007180 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8007172:	f7ff f931 	bl	80063d8 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8007176:	68f9      	ldr	r1, [r7, #12]
 8007178:	6878      	ldr	r0, [r7, #4]
 800717a:	f7ff ff81 	bl	8007080 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800717e:	e024      	b.n	80071ca <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8007180:	683b      	ldr	r3, [r7, #0]
 8007182:	2b00      	cmp	r3, #0
 8007184:	d008      	beq.n	8007198 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8007186:	4b13      	ldr	r3, [pc, #76]	@ (80071d4 <prvProcessTimerOrBlockTask+0x90>)
 8007188:	681b      	ldr	r3, [r3, #0]
 800718a:	681b      	ldr	r3, [r3, #0]
 800718c:	2b00      	cmp	r3, #0
 800718e:	d101      	bne.n	8007194 <prvProcessTimerOrBlockTask+0x50>
 8007190:	2301      	movs	r3, #1
 8007192:	e000      	b.n	8007196 <prvProcessTimerOrBlockTask+0x52>
 8007194:	2300      	movs	r3, #0
 8007196:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8007198:	4b0f      	ldr	r3, [pc, #60]	@ (80071d8 <prvProcessTimerOrBlockTask+0x94>)
 800719a:	6818      	ldr	r0, [r3, #0]
 800719c:	687a      	ldr	r2, [r7, #4]
 800719e:	68fb      	ldr	r3, [r7, #12]
 80071a0:	1ad3      	subs	r3, r2, r3
 80071a2:	683a      	ldr	r2, [r7, #0]
 80071a4:	4619      	mov	r1, r3
 80071a6:	f7fe fe11 	bl	8005dcc <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 80071aa:	f7ff f915 	bl	80063d8 <xTaskResumeAll>
 80071ae:	4603      	mov	r3, r0
 80071b0:	2b00      	cmp	r3, #0
 80071b2:	d10a      	bne.n	80071ca <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 80071b4:	4b09      	ldr	r3, [pc, #36]	@ (80071dc <prvProcessTimerOrBlockTask+0x98>)
 80071b6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80071ba:	601a      	str	r2, [r3, #0]
 80071bc:	f3bf 8f4f 	dsb	sy
 80071c0:	f3bf 8f6f 	isb	sy
}
 80071c4:	e001      	b.n	80071ca <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 80071c6:	f7ff f907 	bl	80063d8 <xTaskResumeAll>
}
 80071ca:	bf00      	nop
 80071cc:	3710      	adds	r7, #16
 80071ce:	46bd      	mov	sp, r7
 80071d0:	bd80      	pop	{r7, pc}
 80071d2:	bf00      	nop
 80071d4:	20000e04 	.word	0x20000e04
 80071d8:	20000e08 	.word	0x20000e08
 80071dc:	e000ed04 	.word	0xe000ed04

080071e0 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 80071e0:	b480      	push	{r7}
 80071e2:	b085      	sub	sp, #20
 80071e4:	af00      	add	r7, sp, #0
 80071e6:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80071e8:	4b0e      	ldr	r3, [pc, #56]	@ (8007224 <prvGetNextExpireTime+0x44>)
 80071ea:	681b      	ldr	r3, [r3, #0]
 80071ec:	681b      	ldr	r3, [r3, #0]
 80071ee:	2b00      	cmp	r3, #0
 80071f0:	d101      	bne.n	80071f6 <prvGetNextExpireTime+0x16>
 80071f2:	2201      	movs	r2, #1
 80071f4:	e000      	b.n	80071f8 <prvGetNextExpireTime+0x18>
 80071f6:	2200      	movs	r2, #0
 80071f8:	687b      	ldr	r3, [r7, #4]
 80071fa:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	681b      	ldr	r3, [r3, #0]
 8007200:	2b00      	cmp	r3, #0
 8007202:	d105      	bne.n	8007210 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8007204:	4b07      	ldr	r3, [pc, #28]	@ (8007224 <prvGetNextExpireTime+0x44>)
 8007206:	681b      	ldr	r3, [r3, #0]
 8007208:	68db      	ldr	r3, [r3, #12]
 800720a:	681b      	ldr	r3, [r3, #0]
 800720c:	60fb      	str	r3, [r7, #12]
 800720e:	e001      	b.n	8007214 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8007210:	2300      	movs	r3, #0
 8007212:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8007214:	68fb      	ldr	r3, [r7, #12]
}
 8007216:	4618      	mov	r0, r3
 8007218:	3714      	adds	r7, #20
 800721a:	46bd      	mov	sp, r7
 800721c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007220:	4770      	bx	lr
 8007222:	bf00      	nop
 8007224:	20000e00 	.word	0x20000e00

08007228 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8007228:	b580      	push	{r7, lr}
 800722a:	b084      	sub	sp, #16
 800722c:	af00      	add	r7, sp, #0
 800722e:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8007230:	f7ff f970 	bl	8006514 <xTaskGetTickCount>
 8007234:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8007236:	4b0b      	ldr	r3, [pc, #44]	@ (8007264 <prvSampleTimeNow+0x3c>)
 8007238:	681b      	ldr	r3, [r3, #0]
 800723a:	68fa      	ldr	r2, [r7, #12]
 800723c:	429a      	cmp	r2, r3
 800723e:	d205      	bcs.n	800724c <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8007240:	f000 f93a 	bl	80074b8 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8007244:	687b      	ldr	r3, [r7, #4]
 8007246:	2201      	movs	r2, #1
 8007248:	601a      	str	r2, [r3, #0]
 800724a:	e002      	b.n	8007252 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800724c:	687b      	ldr	r3, [r7, #4]
 800724e:	2200      	movs	r2, #0
 8007250:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8007252:	4a04      	ldr	r2, [pc, #16]	@ (8007264 <prvSampleTimeNow+0x3c>)
 8007254:	68fb      	ldr	r3, [r7, #12]
 8007256:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8007258:	68fb      	ldr	r3, [r7, #12]
}
 800725a:	4618      	mov	r0, r3
 800725c:	3710      	adds	r7, #16
 800725e:	46bd      	mov	sp, r7
 8007260:	bd80      	pop	{r7, pc}
 8007262:	bf00      	nop
 8007264:	20000e10 	.word	0x20000e10

08007268 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8007268:	b580      	push	{r7, lr}
 800726a:	b086      	sub	sp, #24
 800726c:	af00      	add	r7, sp, #0
 800726e:	60f8      	str	r0, [r7, #12]
 8007270:	60b9      	str	r1, [r7, #8]
 8007272:	607a      	str	r2, [r7, #4]
 8007274:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8007276:	2300      	movs	r3, #0
 8007278:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800727a:	68fb      	ldr	r3, [r7, #12]
 800727c:	68ba      	ldr	r2, [r7, #8]
 800727e:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8007280:	68fb      	ldr	r3, [r7, #12]
 8007282:	68fa      	ldr	r2, [r7, #12]
 8007284:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8007286:	68ba      	ldr	r2, [r7, #8]
 8007288:	687b      	ldr	r3, [r7, #4]
 800728a:	429a      	cmp	r2, r3
 800728c:	d812      	bhi.n	80072b4 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800728e:	687a      	ldr	r2, [r7, #4]
 8007290:	683b      	ldr	r3, [r7, #0]
 8007292:	1ad2      	subs	r2, r2, r3
 8007294:	68fb      	ldr	r3, [r7, #12]
 8007296:	699b      	ldr	r3, [r3, #24]
 8007298:	429a      	cmp	r2, r3
 800729a:	d302      	bcc.n	80072a2 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800729c:	2301      	movs	r3, #1
 800729e:	617b      	str	r3, [r7, #20]
 80072a0:	e01b      	b.n	80072da <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 80072a2:	4b10      	ldr	r3, [pc, #64]	@ (80072e4 <prvInsertTimerInActiveList+0x7c>)
 80072a4:	681a      	ldr	r2, [r3, #0]
 80072a6:	68fb      	ldr	r3, [r7, #12]
 80072a8:	3304      	adds	r3, #4
 80072aa:	4619      	mov	r1, r3
 80072ac:	4610      	mov	r0, r2
 80072ae:	f7fd ffa6 	bl	80051fe <vListInsert>
 80072b2:	e012      	b.n	80072da <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 80072b4:	687a      	ldr	r2, [r7, #4]
 80072b6:	683b      	ldr	r3, [r7, #0]
 80072b8:	429a      	cmp	r2, r3
 80072ba:	d206      	bcs.n	80072ca <prvInsertTimerInActiveList+0x62>
 80072bc:	68ba      	ldr	r2, [r7, #8]
 80072be:	683b      	ldr	r3, [r7, #0]
 80072c0:	429a      	cmp	r2, r3
 80072c2:	d302      	bcc.n	80072ca <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 80072c4:	2301      	movs	r3, #1
 80072c6:	617b      	str	r3, [r7, #20]
 80072c8:	e007      	b.n	80072da <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80072ca:	4b07      	ldr	r3, [pc, #28]	@ (80072e8 <prvInsertTimerInActiveList+0x80>)
 80072cc:	681a      	ldr	r2, [r3, #0]
 80072ce:	68fb      	ldr	r3, [r7, #12]
 80072d0:	3304      	adds	r3, #4
 80072d2:	4619      	mov	r1, r3
 80072d4:	4610      	mov	r0, r2
 80072d6:	f7fd ff92 	bl	80051fe <vListInsert>
		}
	}

	return xProcessTimerNow;
 80072da:	697b      	ldr	r3, [r7, #20]
}
 80072dc:	4618      	mov	r0, r3
 80072de:	3718      	adds	r7, #24
 80072e0:	46bd      	mov	sp, r7
 80072e2:	bd80      	pop	{r7, pc}
 80072e4:	20000e04 	.word	0x20000e04
 80072e8:	20000e00 	.word	0x20000e00

080072ec <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 80072ec:	b580      	push	{r7, lr}
 80072ee:	b08e      	sub	sp, #56	@ 0x38
 80072f0:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80072f2:	e0ce      	b.n	8007492 <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 80072f4:	687b      	ldr	r3, [r7, #4]
 80072f6:	2b00      	cmp	r3, #0
 80072f8:	da19      	bge.n	800732e <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 80072fa:	1d3b      	adds	r3, r7, #4
 80072fc:	3304      	adds	r3, #4
 80072fe:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8007300:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007302:	2b00      	cmp	r3, #0
 8007304:	d10b      	bne.n	800731e <prvProcessReceivedCommands+0x32>
	__asm volatile
 8007306:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800730a:	f383 8811 	msr	BASEPRI, r3
 800730e:	f3bf 8f6f 	isb	sy
 8007312:	f3bf 8f4f 	dsb	sy
 8007316:	61fb      	str	r3, [r7, #28]
}
 8007318:	bf00      	nop
 800731a:	bf00      	nop
 800731c:	e7fd      	b.n	800731a <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800731e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007320:	681b      	ldr	r3, [r3, #0]
 8007322:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007324:	6850      	ldr	r0, [r2, #4]
 8007326:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007328:	6892      	ldr	r2, [r2, #8]
 800732a:	4611      	mov	r1, r2
 800732c:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	2b00      	cmp	r3, #0
 8007332:	f2c0 80ae 	blt.w	8007492 <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8007336:	68fb      	ldr	r3, [r7, #12]
 8007338:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800733a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800733c:	695b      	ldr	r3, [r3, #20]
 800733e:	2b00      	cmp	r3, #0
 8007340:	d004      	beq.n	800734c <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8007342:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007344:	3304      	adds	r3, #4
 8007346:	4618      	mov	r0, r3
 8007348:	f7fd ff92 	bl	8005270 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800734c:	463b      	mov	r3, r7
 800734e:	4618      	mov	r0, r3
 8007350:	f7ff ff6a 	bl	8007228 <prvSampleTimeNow>
 8007354:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 8007356:	687b      	ldr	r3, [r7, #4]
 8007358:	2b09      	cmp	r3, #9
 800735a:	f200 8097 	bhi.w	800748c <prvProcessReceivedCommands+0x1a0>
 800735e:	a201      	add	r2, pc, #4	@ (adr r2, 8007364 <prvProcessReceivedCommands+0x78>)
 8007360:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007364:	0800738d 	.word	0x0800738d
 8007368:	0800738d 	.word	0x0800738d
 800736c:	0800738d 	.word	0x0800738d
 8007370:	08007403 	.word	0x08007403
 8007374:	08007417 	.word	0x08007417
 8007378:	08007463 	.word	0x08007463
 800737c:	0800738d 	.word	0x0800738d
 8007380:	0800738d 	.word	0x0800738d
 8007384:	08007403 	.word	0x08007403
 8007388:	08007417 	.word	0x08007417
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800738c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800738e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007392:	f043 0301 	orr.w	r3, r3, #1
 8007396:	b2da      	uxtb	r2, r3
 8007398:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800739a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800739e:	68ba      	ldr	r2, [r7, #8]
 80073a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80073a2:	699b      	ldr	r3, [r3, #24]
 80073a4:	18d1      	adds	r1, r2, r3
 80073a6:	68bb      	ldr	r3, [r7, #8]
 80073a8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80073aa:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80073ac:	f7ff ff5c 	bl	8007268 <prvInsertTimerInActiveList>
 80073b0:	4603      	mov	r3, r0
 80073b2:	2b00      	cmp	r3, #0
 80073b4:	d06c      	beq.n	8007490 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80073b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80073b8:	6a1b      	ldr	r3, [r3, #32]
 80073ba:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80073bc:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80073be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80073c0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80073c4:	f003 0304 	and.w	r3, r3, #4
 80073c8:	2b00      	cmp	r3, #0
 80073ca:	d061      	beq.n	8007490 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 80073cc:	68ba      	ldr	r2, [r7, #8]
 80073ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80073d0:	699b      	ldr	r3, [r3, #24]
 80073d2:	441a      	add	r2, r3
 80073d4:	2300      	movs	r3, #0
 80073d6:	9300      	str	r3, [sp, #0]
 80073d8:	2300      	movs	r3, #0
 80073da:	2100      	movs	r1, #0
 80073dc:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80073de:	f7ff fe01 	bl	8006fe4 <xTimerGenericCommand>
 80073e2:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 80073e4:	6a3b      	ldr	r3, [r7, #32]
 80073e6:	2b00      	cmp	r3, #0
 80073e8:	d152      	bne.n	8007490 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 80073ea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80073ee:	f383 8811 	msr	BASEPRI, r3
 80073f2:	f3bf 8f6f 	isb	sy
 80073f6:	f3bf 8f4f 	dsb	sy
 80073fa:	61bb      	str	r3, [r7, #24]
}
 80073fc:	bf00      	nop
 80073fe:	bf00      	nop
 8007400:	e7fd      	b.n	80073fe <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8007402:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007404:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007408:	f023 0301 	bic.w	r3, r3, #1
 800740c:	b2da      	uxtb	r2, r3
 800740e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007410:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8007414:	e03d      	b.n	8007492 <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8007416:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007418:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800741c:	f043 0301 	orr.w	r3, r3, #1
 8007420:	b2da      	uxtb	r2, r3
 8007422:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007424:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8007428:	68ba      	ldr	r2, [r7, #8]
 800742a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800742c:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800742e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007430:	699b      	ldr	r3, [r3, #24]
 8007432:	2b00      	cmp	r3, #0
 8007434:	d10b      	bne.n	800744e <prvProcessReceivedCommands+0x162>
	__asm volatile
 8007436:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800743a:	f383 8811 	msr	BASEPRI, r3
 800743e:	f3bf 8f6f 	isb	sy
 8007442:	f3bf 8f4f 	dsb	sy
 8007446:	617b      	str	r3, [r7, #20]
}
 8007448:	bf00      	nop
 800744a:	bf00      	nop
 800744c:	e7fd      	b.n	800744a <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800744e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007450:	699a      	ldr	r2, [r3, #24]
 8007452:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007454:	18d1      	adds	r1, r2, r3
 8007456:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007458:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800745a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800745c:	f7ff ff04 	bl	8007268 <prvInsertTimerInActiveList>
					break;
 8007460:	e017      	b.n	8007492 <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8007462:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007464:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007468:	f003 0302 	and.w	r3, r3, #2
 800746c:	2b00      	cmp	r3, #0
 800746e:	d103      	bne.n	8007478 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8007470:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007472:	f000 fbe9 	bl	8007c48 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8007476:	e00c      	b.n	8007492 <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8007478:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800747a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800747e:	f023 0301 	bic.w	r3, r3, #1
 8007482:	b2da      	uxtb	r2, r3
 8007484:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007486:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800748a:	e002      	b.n	8007492 <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 800748c:	bf00      	nop
 800748e:	e000      	b.n	8007492 <prvProcessReceivedCommands+0x1a6>
					break;
 8007490:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8007492:	4b08      	ldr	r3, [pc, #32]	@ (80074b4 <prvProcessReceivedCommands+0x1c8>)
 8007494:	681b      	ldr	r3, [r3, #0]
 8007496:	1d39      	adds	r1, r7, #4
 8007498:	2200      	movs	r2, #0
 800749a:	4618      	mov	r0, r3
 800749c:	f7fe f9f8 	bl	8005890 <xQueueReceive>
 80074a0:	4603      	mov	r3, r0
 80074a2:	2b00      	cmp	r3, #0
 80074a4:	f47f af26 	bne.w	80072f4 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 80074a8:	bf00      	nop
 80074aa:	bf00      	nop
 80074ac:	3730      	adds	r7, #48	@ 0x30
 80074ae:	46bd      	mov	sp, r7
 80074b0:	bd80      	pop	{r7, pc}
 80074b2:	bf00      	nop
 80074b4:	20000e08 	.word	0x20000e08

080074b8 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 80074b8:	b580      	push	{r7, lr}
 80074ba:	b088      	sub	sp, #32
 80074bc:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80074be:	e049      	b.n	8007554 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80074c0:	4b2e      	ldr	r3, [pc, #184]	@ (800757c <prvSwitchTimerLists+0xc4>)
 80074c2:	681b      	ldr	r3, [r3, #0]
 80074c4:	68db      	ldr	r3, [r3, #12]
 80074c6:	681b      	ldr	r3, [r3, #0]
 80074c8:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80074ca:	4b2c      	ldr	r3, [pc, #176]	@ (800757c <prvSwitchTimerLists+0xc4>)
 80074cc:	681b      	ldr	r3, [r3, #0]
 80074ce:	68db      	ldr	r3, [r3, #12]
 80074d0:	68db      	ldr	r3, [r3, #12]
 80074d2:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80074d4:	68fb      	ldr	r3, [r7, #12]
 80074d6:	3304      	adds	r3, #4
 80074d8:	4618      	mov	r0, r3
 80074da:	f7fd fec9 	bl	8005270 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80074de:	68fb      	ldr	r3, [r7, #12]
 80074e0:	6a1b      	ldr	r3, [r3, #32]
 80074e2:	68f8      	ldr	r0, [r7, #12]
 80074e4:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80074e6:	68fb      	ldr	r3, [r7, #12]
 80074e8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80074ec:	f003 0304 	and.w	r3, r3, #4
 80074f0:	2b00      	cmp	r3, #0
 80074f2:	d02f      	beq.n	8007554 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 80074f4:	68fb      	ldr	r3, [r7, #12]
 80074f6:	699b      	ldr	r3, [r3, #24]
 80074f8:	693a      	ldr	r2, [r7, #16]
 80074fa:	4413      	add	r3, r2
 80074fc:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 80074fe:	68ba      	ldr	r2, [r7, #8]
 8007500:	693b      	ldr	r3, [r7, #16]
 8007502:	429a      	cmp	r2, r3
 8007504:	d90e      	bls.n	8007524 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8007506:	68fb      	ldr	r3, [r7, #12]
 8007508:	68ba      	ldr	r2, [r7, #8]
 800750a:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800750c:	68fb      	ldr	r3, [r7, #12]
 800750e:	68fa      	ldr	r2, [r7, #12]
 8007510:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8007512:	4b1a      	ldr	r3, [pc, #104]	@ (800757c <prvSwitchTimerLists+0xc4>)
 8007514:	681a      	ldr	r2, [r3, #0]
 8007516:	68fb      	ldr	r3, [r7, #12]
 8007518:	3304      	adds	r3, #4
 800751a:	4619      	mov	r1, r3
 800751c:	4610      	mov	r0, r2
 800751e:	f7fd fe6e 	bl	80051fe <vListInsert>
 8007522:	e017      	b.n	8007554 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8007524:	2300      	movs	r3, #0
 8007526:	9300      	str	r3, [sp, #0]
 8007528:	2300      	movs	r3, #0
 800752a:	693a      	ldr	r2, [r7, #16]
 800752c:	2100      	movs	r1, #0
 800752e:	68f8      	ldr	r0, [r7, #12]
 8007530:	f7ff fd58 	bl	8006fe4 <xTimerGenericCommand>
 8007534:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8007536:	687b      	ldr	r3, [r7, #4]
 8007538:	2b00      	cmp	r3, #0
 800753a:	d10b      	bne.n	8007554 <prvSwitchTimerLists+0x9c>
	__asm volatile
 800753c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007540:	f383 8811 	msr	BASEPRI, r3
 8007544:	f3bf 8f6f 	isb	sy
 8007548:	f3bf 8f4f 	dsb	sy
 800754c:	603b      	str	r3, [r7, #0]
}
 800754e:	bf00      	nop
 8007550:	bf00      	nop
 8007552:	e7fd      	b.n	8007550 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8007554:	4b09      	ldr	r3, [pc, #36]	@ (800757c <prvSwitchTimerLists+0xc4>)
 8007556:	681b      	ldr	r3, [r3, #0]
 8007558:	681b      	ldr	r3, [r3, #0]
 800755a:	2b00      	cmp	r3, #0
 800755c:	d1b0      	bne.n	80074c0 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800755e:	4b07      	ldr	r3, [pc, #28]	@ (800757c <prvSwitchTimerLists+0xc4>)
 8007560:	681b      	ldr	r3, [r3, #0]
 8007562:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8007564:	4b06      	ldr	r3, [pc, #24]	@ (8007580 <prvSwitchTimerLists+0xc8>)
 8007566:	681b      	ldr	r3, [r3, #0]
 8007568:	4a04      	ldr	r2, [pc, #16]	@ (800757c <prvSwitchTimerLists+0xc4>)
 800756a:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800756c:	4a04      	ldr	r2, [pc, #16]	@ (8007580 <prvSwitchTimerLists+0xc8>)
 800756e:	697b      	ldr	r3, [r7, #20]
 8007570:	6013      	str	r3, [r2, #0]
}
 8007572:	bf00      	nop
 8007574:	3718      	adds	r7, #24
 8007576:	46bd      	mov	sp, r7
 8007578:	bd80      	pop	{r7, pc}
 800757a:	bf00      	nop
 800757c:	20000e00 	.word	0x20000e00
 8007580:	20000e04 	.word	0x20000e04

08007584 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8007584:	b580      	push	{r7, lr}
 8007586:	b082      	sub	sp, #8
 8007588:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800758a:	f000 f96d 	bl	8007868 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800758e:	4b15      	ldr	r3, [pc, #84]	@ (80075e4 <prvCheckForValidListAndQueue+0x60>)
 8007590:	681b      	ldr	r3, [r3, #0]
 8007592:	2b00      	cmp	r3, #0
 8007594:	d120      	bne.n	80075d8 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8007596:	4814      	ldr	r0, [pc, #80]	@ (80075e8 <prvCheckForValidListAndQueue+0x64>)
 8007598:	f7fd fde0 	bl	800515c <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800759c:	4813      	ldr	r0, [pc, #76]	@ (80075ec <prvCheckForValidListAndQueue+0x68>)
 800759e:	f7fd fddd 	bl	800515c <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 80075a2:	4b13      	ldr	r3, [pc, #76]	@ (80075f0 <prvCheckForValidListAndQueue+0x6c>)
 80075a4:	4a10      	ldr	r2, [pc, #64]	@ (80075e8 <prvCheckForValidListAndQueue+0x64>)
 80075a6:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 80075a8:	4b12      	ldr	r3, [pc, #72]	@ (80075f4 <prvCheckForValidListAndQueue+0x70>)
 80075aa:	4a10      	ldr	r2, [pc, #64]	@ (80075ec <prvCheckForValidListAndQueue+0x68>)
 80075ac:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 80075ae:	2300      	movs	r3, #0
 80075b0:	9300      	str	r3, [sp, #0]
 80075b2:	4b11      	ldr	r3, [pc, #68]	@ (80075f8 <prvCheckForValidListAndQueue+0x74>)
 80075b4:	4a11      	ldr	r2, [pc, #68]	@ (80075fc <prvCheckForValidListAndQueue+0x78>)
 80075b6:	2110      	movs	r1, #16
 80075b8:	200a      	movs	r0, #10
 80075ba:	f7fd feed 	bl	8005398 <xQueueGenericCreateStatic>
 80075be:	4603      	mov	r3, r0
 80075c0:	4a08      	ldr	r2, [pc, #32]	@ (80075e4 <prvCheckForValidListAndQueue+0x60>)
 80075c2:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 80075c4:	4b07      	ldr	r3, [pc, #28]	@ (80075e4 <prvCheckForValidListAndQueue+0x60>)
 80075c6:	681b      	ldr	r3, [r3, #0]
 80075c8:	2b00      	cmp	r3, #0
 80075ca:	d005      	beq.n	80075d8 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 80075cc:	4b05      	ldr	r3, [pc, #20]	@ (80075e4 <prvCheckForValidListAndQueue+0x60>)
 80075ce:	681b      	ldr	r3, [r3, #0]
 80075d0:	490b      	ldr	r1, [pc, #44]	@ (8007600 <prvCheckForValidListAndQueue+0x7c>)
 80075d2:	4618      	mov	r0, r3
 80075d4:	f7fe fbd0 	bl	8005d78 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80075d8:	f000 f978 	bl	80078cc <vPortExitCritical>
}
 80075dc:	bf00      	nop
 80075de:	46bd      	mov	sp, r7
 80075e0:	bd80      	pop	{r7, pc}
 80075e2:	bf00      	nop
 80075e4:	20000e08 	.word	0x20000e08
 80075e8:	20000dd8 	.word	0x20000dd8
 80075ec:	20000dec 	.word	0x20000dec
 80075f0:	20000e00 	.word	0x20000e00
 80075f4:	20000e04 	.word	0x20000e04
 80075f8:	20000eb4 	.word	0x20000eb4
 80075fc:	20000e14 	.word	0x20000e14
 8007600:	08009310 	.word	0x08009310

08007604 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8007604:	b480      	push	{r7}
 8007606:	b085      	sub	sp, #20
 8007608:	af00      	add	r7, sp, #0
 800760a:	60f8      	str	r0, [r7, #12]
 800760c:	60b9      	str	r1, [r7, #8]
 800760e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8007610:	68fb      	ldr	r3, [r7, #12]
 8007612:	3b04      	subs	r3, #4
 8007614:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8007616:	68fb      	ldr	r3, [r7, #12]
 8007618:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800761c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800761e:	68fb      	ldr	r3, [r7, #12]
 8007620:	3b04      	subs	r3, #4
 8007622:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8007624:	68bb      	ldr	r3, [r7, #8]
 8007626:	f023 0201 	bic.w	r2, r3, #1
 800762a:	68fb      	ldr	r3, [r7, #12]
 800762c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800762e:	68fb      	ldr	r3, [r7, #12]
 8007630:	3b04      	subs	r3, #4
 8007632:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8007634:	4a0c      	ldr	r2, [pc, #48]	@ (8007668 <pxPortInitialiseStack+0x64>)
 8007636:	68fb      	ldr	r3, [r7, #12]
 8007638:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800763a:	68fb      	ldr	r3, [r7, #12]
 800763c:	3b14      	subs	r3, #20
 800763e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8007640:	687a      	ldr	r2, [r7, #4]
 8007642:	68fb      	ldr	r3, [r7, #12]
 8007644:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8007646:	68fb      	ldr	r3, [r7, #12]
 8007648:	3b04      	subs	r3, #4
 800764a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800764c:	68fb      	ldr	r3, [r7, #12]
 800764e:	f06f 0202 	mvn.w	r2, #2
 8007652:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8007654:	68fb      	ldr	r3, [r7, #12]
 8007656:	3b20      	subs	r3, #32
 8007658:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800765a:	68fb      	ldr	r3, [r7, #12]
}
 800765c:	4618      	mov	r0, r3
 800765e:	3714      	adds	r7, #20
 8007660:	46bd      	mov	sp, r7
 8007662:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007666:	4770      	bx	lr
 8007668:	0800766d 	.word	0x0800766d

0800766c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800766c:	b480      	push	{r7}
 800766e:	b085      	sub	sp, #20
 8007670:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8007672:	2300      	movs	r3, #0
 8007674:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8007676:	4b13      	ldr	r3, [pc, #76]	@ (80076c4 <prvTaskExitError+0x58>)
 8007678:	681b      	ldr	r3, [r3, #0]
 800767a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800767e:	d00b      	beq.n	8007698 <prvTaskExitError+0x2c>
	__asm volatile
 8007680:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007684:	f383 8811 	msr	BASEPRI, r3
 8007688:	f3bf 8f6f 	isb	sy
 800768c:	f3bf 8f4f 	dsb	sy
 8007690:	60fb      	str	r3, [r7, #12]
}
 8007692:	bf00      	nop
 8007694:	bf00      	nop
 8007696:	e7fd      	b.n	8007694 <prvTaskExitError+0x28>
	__asm volatile
 8007698:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800769c:	f383 8811 	msr	BASEPRI, r3
 80076a0:	f3bf 8f6f 	isb	sy
 80076a4:	f3bf 8f4f 	dsb	sy
 80076a8:	60bb      	str	r3, [r7, #8]
}
 80076aa:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80076ac:	bf00      	nop
 80076ae:	687b      	ldr	r3, [r7, #4]
 80076b0:	2b00      	cmp	r3, #0
 80076b2:	d0fc      	beq.n	80076ae <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80076b4:	bf00      	nop
 80076b6:	bf00      	nop
 80076b8:	3714      	adds	r7, #20
 80076ba:	46bd      	mov	sp, r7
 80076bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076c0:	4770      	bx	lr
 80076c2:	bf00      	nop
 80076c4:	2000000c 	.word	0x2000000c
	...

080076d0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80076d0:	4b07      	ldr	r3, [pc, #28]	@ (80076f0 <pxCurrentTCBConst2>)
 80076d2:	6819      	ldr	r1, [r3, #0]
 80076d4:	6808      	ldr	r0, [r1, #0]
 80076d6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80076da:	f380 8809 	msr	PSP, r0
 80076de:	f3bf 8f6f 	isb	sy
 80076e2:	f04f 0000 	mov.w	r0, #0
 80076e6:	f380 8811 	msr	BASEPRI, r0
 80076ea:	4770      	bx	lr
 80076ec:	f3af 8000 	nop.w

080076f0 <pxCurrentTCBConst2>:
 80076f0:	200008d8 	.word	0x200008d8
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80076f4:	bf00      	nop
 80076f6:	bf00      	nop

080076f8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80076f8:	4808      	ldr	r0, [pc, #32]	@ (800771c <prvPortStartFirstTask+0x24>)
 80076fa:	6800      	ldr	r0, [r0, #0]
 80076fc:	6800      	ldr	r0, [r0, #0]
 80076fe:	f380 8808 	msr	MSP, r0
 8007702:	f04f 0000 	mov.w	r0, #0
 8007706:	f380 8814 	msr	CONTROL, r0
 800770a:	b662      	cpsie	i
 800770c:	b661      	cpsie	f
 800770e:	f3bf 8f4f 	dsb	sy
 8007712:	f3bf 8f6f 	isb	sy
 8007716:	df00      	svc	0
 8007718:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800771a:	bf00      	nop
 800771c:	e000ed08 	.word	0xe000ed08

08007720 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8007720:	b580      	push	{r7, lr}
 8007722:	b086      	sub	sp, #24
 8007724:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8007726:	4b47      	ldr	r3, [pc, #284]	@ (8007844 <xPortStartScheduler+0x124>)
 8007728:	681b      	ldr	r3, [r3, #0]
 800772a:	4a47      	ldr	r2, [pc, #284]	@ (8007848 <xPortStartScheduler+0x128>)
 800772c:	4293      	cmp	r3, r2
 800772e:	d10b      	bne.n	8007748 <xPortStartScheduler+0x28>
	__asm volatile
 8007730:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007734:	f383 8811 	msr	BASEPRI, r3
 8007738:	f3bf 8f6f 	isb	sy
 800773c:	f3bf 8f4f 	dsb	sy
 8007740:	60fb      	str	r3, [r7, #12]
}
 8007742:	bf00      	nop
 8007744:	bf00      	nop
 8007746:	e7fd      	b.n	8007744 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8007748:	4b3e      	ldr	r3, [pc, #248]	@ (8007844 <xPortStartScheduler+0x124>)
 800774a:	681b      	ldr	r3, [r3, #0]
 800774c:	4a3f      	ldr	r2, [pc, #252]	@ (800784c <xPortStartScheduler+0x12c>)
 800774e:	4293      	cmp	r3, r2
 8007750:	d10b      	bne.n	800776a <xPortStartScheduler+0x4a>
	__asm volatile
 8007752:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007756:	f383 8811 	msr	BASEPRI, r3
 800775a:	f3bf 8f6f 	isb	sy
 800775e:	f3bf 8f4f 	dsb	sy
 8007762:	613b      	str	r3, [r7, #16]
}
 8007764:	bf00      	nop
 8007766:	bf00      	nop
 8007768:	e7fd      	b.n	8007766 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800776a:	4b39      	ldr	r3, [pc, #228]	@ (8007850 <xPortStartScheduler+0x130>)
 800776c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800776e:	697b      	ldr	r3, [r7, #20]
 8007770:	781b      	ldrb	r3, [r3, #0]
 8007772:	b2db      	uxtb	r3, r3
 8007774:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8007776:	697b      	ldr	r3, [r7, #20]
 8007778:	22ff      	movs	r2, #255	@ 0xff
 800777a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800777c:	697b      	ldr	r3, [r7, #20]
 800777e:	781b      	ldrb	r3, [r3, #0]
 8007780:	b2db      	uxtb	r3, r3
 8007782:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8007784:	78fb      	ldrb	r3, [r7, #3]
 8007786:	b2db      	uxtb	r3, r3
 8007788:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800778c:	b2da      	uxtb	r2, r3
 800778e:	4b31      	ldr	r3, [pc, #196]	@ (8007854 <xPortStartScheduler+0x134>)
 8007790:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8007792:	4b31      	ldr	r3, [pc, #196]	@ (8007858 <xPortStartScheduler+0x138>)
 8007794:	2207      	movs	r2, #7
 8007796:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8007798:	e009      	b.n	80077ae <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800779a:	4b2f      	ldr	r3, [pc, #188]	@ (8007858 <xPortStartScheduler+0x138>)
 800779c:	681b      	ldr	r3, [r3, #0]
 800779e:	3b01      	subs	r3, #1
 80077a0:	4a2d      	ldr	r2, [pc, #180]	@ (8007858 <xPortStartScheduler+0x138>)
 80077a2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80077a4:	78fb      	ldrb	r3, [r7, #3]
 80077a6:	b2db      	uxtb	r3, r3
 80077a8:	005b      	lsls	r3, r3, #1
 80077aa:	b2db      	uxtb	r3, r3
 80077ac:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80077ae:	78fb      	ldrb	r3, [r7, #3]
 80077b0:	b2db      	uxtb	r3, r3
 80077b2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80077b6:	2b80      	cmp	r3, #128	@ 0x80
 80077b8:	d0ef      	beq.n	800779a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80077ba:	4b27      	ldr	r3, [pc, #156]	@ (8007858 <xPortStartScheduler+0x138>)
 80077bc:	681b      	ldr	r3, [r3, #0]
 80077be:	f1c3 0307 	rsb	r3, r3, #7
 80077c2:	2b04      	cmp	r3, #4
 80077c4:	d00b      	beq.n	80077de <xPortStartScheduler+0xbe>
	__asm volatile
 80077c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80077ca:	f383 8811 	msr	BASEPRI, r3
 80077ce:	f3bf 8f6f 	isb	sy
 80077d2:	f3bf 8f4f 	dsb	sy
 80077d6:	60bb      	str	r3, [r7, #8]
}
 80077d8:	bf00      	nop
 80077da:	bf00      	nop
 80077dc:	e7fd      	b.n	80077da <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80077de:	4b1e      	ldr	r3, [pc, #120]	@ (8007858 <xPortStartScheduler+0x138>)
 80077e0:	681b      	ldr	r3, [r3, #0]
 80077e2:	021b      	lsls	r3, r3, #8
 80077e4:	4a1c      	ldr	r2, [pc, #112]	@ (8007858 <xPortStartScheduler+0x138>)
 80077e6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80077e8:	4b1b      	ldr	r3, [pc, #108]	@ (8007858 <xPortStartScheduler+0x138>)
 80077ea:	681b      	ldr	r3, [r3, #0]
 80077ec:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80077f0:	4a19      	ldr	r2, [pc, #100]	@ (8007858 <xPortStartScheduler+0x138>)
 80077f2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80077f4:	687b      	ldr	r3, [r7, #4]
 80077f6:	b2da      	uxtb	r2, r3
 80077f8:	697b      	ldr	r3, [r7, #20]
 80077fa:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80077fc:	4b17      	ldr	r3, [pc, #92]	@ (800785c <xPortStartScheduler+0x13c>)
 80077fe:	681b      	ldr	r3, [r3, #0]
 8007800:	4a16      	ldr	r2, [pc, #88]	@ (800785c <xPortStartScheduler+0x13c>)
 8007802:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8007806:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8007808:	4b14      	ldr	r3, [pc, #80]	@ (800785c <xPortStartScheduler+0x13c>)
 800780a:	681b      	ldr	r3, [r3, #0]
 800780c:	4a13      	ldr	r2, [pc, #76]	@ (800785c <xPortStartScheduler+0x13c>)
 800780e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8007812:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8007814:	f000 f8da 	bl	80079cc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8007818:	4b11      	ldr	r3, [pc, #68]	@ (8007860 <xPortStartScheduler+0x140>)
 800781a:	2200      	movs	r2, #0
 800781c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800781e:	f000 f8f9 	bl	8007a14 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8007822:	4b10      	ldr	r3, [pc, #64]	@ (8007864 <xPortStartScheduler+0x144>)
 8007824:	681b      	ldr	r3, [r3, #0]
 8007826:	4a0f      	ldr	r2, [pc, #60]	@ (8007864 <xPortStartScheduler+0x144>)
 8007828:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800782c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800782e:	f7ff ff63 	bl	80076f8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8007832:	f7fe ff39 	bl	80066a8 <vTaskSwitchContext>
	prvTaskExitError();
 8007836:	f7ff ff19 	bl	800766c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800783a:	2300      	movs	r3, #0
}
 800783c:	4618      	mov	r0, r3
 800783e:	3718      	adds	r7, #24
 8007840:	46bd      	mov	sp, r7
 8007842:	bd80      	pop	{r7, pc}
 8007844:	e000ed00 	.word	0xe000ed00
 8007848:	410fc271 	.word	0x410fc271
 800784c:	410fc270 	.word	0x410fc270
 8007850:	e000e400 	.word	0xe000e400
 8007854:	20000f04 	.word	0x20000f04
 8007858:	20000f08 	.word	0x20000f08
 800785c:	e000ed20 	.word	0xe000ed20
 8007860:	2000000c 	.word	0x2000000c
 8007864:	e000ef34 	.word	0xe000ef34

08007868 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8007868:	b480      	push	{r7}
 800786a:	b083      	sub	sp, #12
 800786c:	af00      	add	r7, sp, #0
	__asm volatile
 800786e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007872:	f383 8811 	msr	BASEPRI, r3
 8007876:	f3bf 8f6f 	isb	sy
 800787a:	f3bf 8f4f 	dsb	sy
 800787e:	607b      	str	r3, [r7, #4]
}
 8007880:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8007882:	4b10      	ldr	r3, [pc, #64]	@ (80078c4 <vPortEnterCritical+0x5c>)
 8007884:	681b      	ldr	r3, [r3, #0]
 8007886:	3301      	adds	r3, #1
 8007888:	4a0e      	ldr	r2, [pc, #56]	@ (80078c4 <vPortEnterCritical+0x5c>)
 800788a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800788c:	4b0d      	ldr	r3, [pc, #52]	@ (80078c4 <vPortEnterCritical+0x5c>)
 800788e:	681b      	ldr	r3, [r3, #0]
 8007890:	2b01      	cmp	r3, #1
 8007892:	d110      	bne.n	80078b6 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8007894:	4b0c      	ldr	r3, [pc, #48]	@ (80078c8 <vPortEnterCritical+0x60>)
 8007896:	681b      	ldr	r3, [r3, #0]
 8007898:	b2db      	uxtb	r3, r3
 800789a:	2b00      	cmp	r3, #0
 800789c:	d00b      	beq.n	80078b6 <vPortEnterCritical+0x4e>
	__asm volatile
 800789e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80078a2:	f383 8811 	msr	BASEPRI, r3
 80078a6:	f3bf 8f6f 	isb	sy
 80078aa:	f3bf 8f4f 	dsb	sy
 80078ae:	603b      	str	r3, [r7, #0]
}
 80078b0:	bf00      	nop
 80078b2:	bf00      	nop
 80078b4:	e7fd      	b.n	80078b2 <vPortEnterCritical+0x4a>
	}
}
 80078b6:	bf00      	nop
 80078b8:	370c      	adds	r7, #12
 80078ba:	46bd      	mov	sp, r7
 80078bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078c0:	4770      	bx	lr
 80078c2:	bf00      	nop
 80078c4:	2000000c 	.word	0x2000000c
 80078c8:	e000ed04 	.word	0xe000ed04

080078cc <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80078cc:	b480      	push	{r7}
 80078ce:	b083      	sub	sp, #12
 80078d0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80078d2:	4b12      	ldr	r3, [pc, #72]	@ (800791c <vPortExitCritical+0x50>)
 80078d4:	681b      	ldr	r3, [r3, #0]
 80078d6:	2b00      	cmp	r3, #0
 80078d8:	d10b      	bne.n	80078f2 <vPortExitCritical+0x26>
	__asm volatile
 80078da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80078de:	f383 8811 	msr	BASEPRI, r3
 80078e2:	f3bf 8f6f 	isb	sy
 80078e6:	f3bf 8f4f 	dsb	sy
 80078ea:	607b      	str	r3, [r7, #4]
}
 80078ec:	bf00      	nop
 80078ee:	bf00      	nop
 80078f0:	e7fd      	b.n	80078ee <vPortExitCritical+0x22>
	uxCriticalNesting--;
 80078f2:	4b0a      	ldr	r3, [pc, #40]	@ (800791c <vPortExitCritical+0x50>)
 80078f4:	681b      	ldr	r3, [r3, #0]
 80078f6:	3b01      	subs	r3, #1
 80078f8:	4a08      	ldr	r2, [pc, #32]	@ (800791c <vPortExitCritical+0x50>)
 80078fa:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80078fc:	4b07      	ldr	r3, [pc, #28]	@ (800791c <vPortExitCritical+0x50>)
 80078fe:	681b      	ldr	r3, [r3, #0]
 8007900:	2b00      	cmp	r3, #0
 8007902:	d105      	bne.n	8007910 <vPortExitCritical+0x44>
 8007904:	2300      	movs	r3, #0
 8007906:	603b      	str	r3, [r7, #0]
	__asm volatile
 8007908:	683b      	ldr	r3, [r7, #0]
 800790a:	f383 8811 	msr	BASEPRI, r3
}
 800790e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8007910:	bf00      	nop
 8007912:	370c      	adds	r7, #12
 8007914:	46bd      	mov	sp, r7
 8007916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800791a:	4770      	bx	lr
 800791c:	2000000c 	.word	0x2000000c

08007920 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8007920:	f3ef 8009 	mrs	r0, PSP
 8007924:	f3bf 8f6f 	isb	sy
 8007928:	4b15      	ldr	r3, [pc, #84]	@ (8007980 <pxCurrentTCBConst>)
 800792a:	681a      	ldr	r2, [r3, #0]
 800792c:	f01e 0f10 	tst.w	lr, #16
 8007930:	bf08      	it	eq
 8007932:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8007936:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800793a:	6010      	str	r0, [r2, #0]
 800793c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8007940:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8007944:	f380 8811 	msr	BASEPRI, r0
 8007948:	f3bf 8f4f 	dsb	sy
 800794c:	f3bf 8f6f 	isb	sy
 8007950:	f7fe feaa 	bl	80066a8 <vTaskSwitchContext>
 8007954:	f04f 0000 	mov.w	r0, #0
 8007958:	f380 8811 	msr	BASEPRI, r0
 800795c:	bc09      	pop	{r0, r3}
 800795e:	6819      	ldr	r1, [r3, #0]
 8007960:	6808      	ldr	r0, [r1, #0]
 8007962:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007966:	f01e 0f10 	tst.w	lr, #16
 800796a:	bf08      	it	eq
 800796c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8007970:	f380 8809 	msr	PSP, r0
 8007974:	f3bf 8f6f 	isb	sy
 8007978:	4770      	bx	lr
 800797a:	bf00      	nop
 800797c:	f3af 8000 	nop.w

08007980 <pxCurrentTCBConst>:
 8007980:	200008d8 	.word	0x200008d8
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8007984:	bf00      	nop
 8007986:	bf00      	nop

08007988 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8007988:	b580      	push	{r7, lr}
 800798a:	b082      	sub	sp, #8
 800798c:	af00      	add	r7, sp, #0
	__asm volatile
 800798e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007992:	f383 8811 	msr	BASEPRI, r3
 8007996:	f3bf 8f6f 	isb	sy
 800799a:	f3bf 8f4f 	dsb	sy
 800799e:	607b      	str	r3, [r7, #4]
}
 80079a0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80079a2:	f7fe fdc7 	bl	8006534 <xTaskIncrementTick>
 80079a6:	4603      	mov	r3, r0
 80079a8:	2b00      	cmp	r3, #0
 80079aa:	d003      	beq.n	80079b4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80079ac:	4b06      	ldr	r3, [pc, #24]	@ (80079c8 <xPortSysTickHandler+0x40>)
 80079ae:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80079b2:	601a      	str	r2, [r3, #0]
 80079b4:	2300      	movs	r3, #0
 80079b6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80079b8:	683b      	ldr	r3, [r7, #0]
 80079ba:	f383 8811 	msr	BASEPRI, r3
}
 80079be:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80079c0:	bf00      	nop
 80079c2:	3708      	adds	r7, #8
 80079c4:	46bd      	mov	sp, r7
 80079c6:	bd80      	pop	{r7, pc}
 80079c8:	e000ed04 	.word	0xe000ed04

080079cc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80079cc:	b480      	push	{r7}
 80079ce:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80079d0:	4b0b      	ldr	r3, [pc, #44]	@ (8007a00 <vPortSetupTimerInterrupt+0x34>)
 80079d2:	2200      	movs	r2, #0
 80079d4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80079d6:	4b0b      	ldr	r3, [pc, #44]	@ (8007a04 <vPortSetupTimerInterrupt+0x38>)
 80079d8:	2200      	movs	r2, #0
 80079da:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80079dc:	4b0a      	ldr	r3, [pc, #40]	@ (8007a08 <vPortSetupTimerInterrupt+0x3c>)
 80079de:	681b      	ldr	r3, [r3, #0]
 80079e0:	4a0a      	ldr	r2, [pc, #40]	@ (8007a0c <vPortSetupTimerInterrupt+0x40>)
 80079e2:	fba2 2303 	umull	r2, r3, r2, r3
 80079e6:	099b      	lsrs	r3, r3, #6
 80079e8:	4a09      	ldr	r2, [pc, #36]	@ (8007a10 <vPortSetupTimerInterrupt+0x44>)
 80079ea:	3b01      	subs	r3, #1
 80079ec:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80079ee:	4b04      	ldr	r3, [pc, #16]	@ (8007a00 <vPortSetupTimerInterrupt+0x34>)
 80079f0:	2207      	movs	r2, #7
 80079f2:	601a      	str	r2, [r3, #0]
}
 80079f4:	bf00      	nop
 80079f6:	46bd      	mov	sp, r7
 80079f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079fc:	4770      	bx	lr
 80079fe:	bf00      	nop
 8007a00:	e000e010 	.word	0xe000e010
 8007a04:	e000e018 	.word	0xe000e018
 8007a08:	20000000 	.word	0x20000000
 8007a0c:	10624dd3 	.word	0x10624dd3
 8007a10:	e000e014 	.word	0xe000e014

08007a14 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8007a14:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8007a24 <vPortEnableVFP+0x10>
 8007a18:	6801      	ldr	r1, [r0, #0]
 8007a1a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8007a1e:	6001      	str	r1, [r0, #0]
 8007a20:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8007a22:	bf00      	nop
 8007a24:	e000ed88 	.word	0xe000ed88

08007a28 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8007a28:	b480      	push	{r7}
 8007a2a:	b085      	sub	sp, #20
 8007a2c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8007a2e:	f3ef 8305 	mrs	r3, IPSR
 8007a32:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8007a34:	68fb      	ldr	r3, [r7, #12]
 8007a36:	2b0f      	cmp	r3, #15
 8007a38:	d915      	bls.n	8007a66 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8007a3a:	4a18      	ldr	r2, [pc, #96]	@ (8007a9c <vPortValidateInterruptPriority+0x74>)
 8007a3c:	68fb      	ldr	r3, [r7, #12]
 8007a3e:	4413      	add	r3, r2
 8007a40:	781b      	ldrb	r3, [r3, #0]
 8007a42:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8007a44:	4b16      	ldr	r3, [pc, #88]	@ (8007aa0 <vPortValidateInterruptPriority+0x78>)
 8007a46:	781b      	ldrb	r3, [r3, #0]
 8007a48:	7afa      	ldrb	r2, [r7, #11]
 8007a4a:	429a      	cmp	r2, r3
 8007a4c:	d20b      	bcs.n	8007a66 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 8007a4e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007a52:	f383 8811 	msr	BASEPRI, r3
 8007a56:	f3bf 8f6f 	isb	sy
 8007a5a:	f3bf 8f4f 	dsb	sy
 8007a5e:	607b      	str	r3, [r7, #4]
}
 8007a60:	bf00      	nop
 8007a62:	bf00      	nop
 8007a64:	e7fd      	b.n	8007a62 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8007a66:	4b0f      	ldr	r3, [pc, #60]	@ (8007aa4 <vPortValidateInterruptPriority+0x7c>)
 8007a68:	681b      	ldr	r3, [r3, #0]
 8007a6a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8007a6e:	4b0e      	ldr	r3, [pc, #56]	@ (8007aa8 <vPortValidateInterruptPriority+0x80>)
 8007a70:	681b      	ldr	r3, [r3, #0]
 8007a72:	429a      	cmp	r2, r3
 8007a74:	d90b      	bls.n	8007a8e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8007a76:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007a7a:	f383 8811 	msr	BASEPRI, r3
 8007a7e:	f3bf 8f6f 	isb	sy
 8007a82:	f3bf 8f4f 	dsb	sy
 8007a86:	603b      	str	r3, [r7, #0]
}
 8007a88:	bf00      	nop
 8007a8a:	bf00      	nop
 8007a8c:	e7fd      	b.n	8007a8a <vPortValidateInterruptPriority+0x62>
	}
 8007a8e:	bf00      	nop
 8007a90:	3714      	adds	r7, #20
 8007a92:	46bd      	mov	sp, r7
 8007a94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a98:	4770      	bx	lr
 8007a9a:	bf00      	nop
 8007a9c:	e000e3f0 	.word	0xe000e3f0
 8007aa0:	20000f04 	.word	0x20000f04
 8007aa4:	e000ed0c 	.word	0xe000ed0c
 8007aa8:	20000f08 	.word	0x20000f08

08007aac <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8007aac:	b580      	push	{r7, lr}
 8007aae:	b08a      	sub	sp, #40	@ 0x28
 8007ab0:	af00      	add	r7, sp, #0
 8007ab2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8007ab4:	2300      	movs	r3, #0
 8007ab6:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8007ab8:	f7fe fc80 	bl	80063bc <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8007abc:	4b5c      	ldr	r3, [pc, #368]	@ (8007c30 <pvPortMalloc+0x184>)
 8007abe:	681b      	ldr	r3, [r3, #0]
 8007ac0:	2b00      	cmp	r3, #0
 8007ac2:	d101      	bne.n	8007ac8 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8007ac4:	f000 f924 	bl	8007d10 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8007ac8:	4b5a      	ldr	r3, [pc, #360]	@ (8007c34 <pvPortMalloc+0x188>)
 8007aca:	681a      	ldr	r2, [r3, #0]
 8007acc:	687b      	ldr	r3, [r7, #4]
 8007ace:	4013      	ands	r3, r2
 8007ad0:	2b00      	cmp	r3, #0
 8007ad2:	f040 8095 	bne.w	8007c00 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8007ad6:	687b      	ldr	r3, [r7, #4]
 8007ad8:	2b00      	cmp	r3, #0
 8007ada:	d01e      	beq.n	8007b1a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8007adc:	2208      	movs	r2, #8
 8007ade:	687b      	ldr	r3, [r7, #4]
 8007ae0:	4413      	add	r3, r2
 8007ae2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8007ae4:	687b      	ldr	r3, [r7, #4]
 8007ae6:	f003 0307 	and.w	r3, r3, #7
 8007aea:	2b00      	cmp	r3, #0
 8007aec:	d015      	beq.n	8007b1a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8007aee:	687b      	ldr	r3, [r7, #4]
 8007af0:	f023 0307 	bic.w	r3, r3, #7
 8007af4:	3308      	adds	r3, #8
 8007af6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007af8:	687b      	ldr	r3, [r7, #4]
 8007afa:	f003 0307 	and.w	r3, r3, #7
 8007afe:	2b00      	cmp	r3, #0
 8007b00:	d00b      	beq.n	8007b1a <pvPortMalloc+0x6e>
	__asm volatile
 8007b02:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007b06:	f383 8811 	msr	BASEPRI, r3
 8007b0a:	f3bf 8f6f 	isb	sy
 8007b0e:	f3bf 8f4f 	dsb	sy
 8007b12:	617b      	str	r3, [r7, #20]
}
 8007b14:	bf00      	nop
 8007b16:	bf00      	nop
 8007b18:	e7fd      	b.n	8007b16 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8007b1a:	687b      	ldr	r3, [r7, #4]
 8007b1c:	2b00      	cmp	r3, #0
 8007b1e:	d06f      	beq.n	8007c00 <pvPortMalloc+0x154>
 8007b20:	4b45      	ldr	r3, [pc, #276]	@ (8007c38 <pvPortMalloc+0x18c>)
 8007b22:	681b      	ldr	r3, [r3, #0]
 8007b24:	687a      	ldr	r2, [r7, #4]
 8007b26:	429a      	cmp	r2, r3
 8007b28:	d86a      	bhi.n	8007c00 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8007b2a:	4b44      	ldr	r3, [pc, #272]	@ (8007c3c <pvPortMalloc+0x190>)
 8007b2c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8007b2e:	4b43      	ldr	r3, [pc, #268]	@ (8007c3c <pvPortMalloc+0x190>)
 8007b30:	681b      	ldr	r3, [r3, #0]
 8007b32:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8007b34:	e004      	b.n	8007b40 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8007b36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b38:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8007b3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b3c:	681b      	ldr	r3, [r3, #0]
 8007b3e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8007b40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b42:	685b      	ldr	r3, [r3, #4]
 8007b44:	687a      	ldr	r2, [r7, #4]
 8007b46:	429a      	cmp	r2, r3
 8007b48:	d903      	bls.n	8007b52 <pvPortMalloc+0xa6>
 8007b4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b4c:	681b      	ldr	r3, [r3, #0]
 8007b4e:	2b00      	cmp	r3, #0
 8007b50:	d1f1      	bne.n	8007b36 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8007b52:	4b37      	ldr	r3, [pc, #220]	@ (8007c30 <pvPortMalloc+0x184>)
 8007b54:	681b      	ldr	r3, [r3, #0]
 8007b56:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007b58:	429a      	cmp	r2, r3
 8007b5a:	d051      	beq.n	8007c00 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8007b5c:	6a3b      	ldr	r3, [r7, #32]
 8007b5e:	681b      	ldr	r3, [r3, #0]
 8007b60:	2208      	movs	r2, #8
 8007b62:	4413      	add	r3, r2
 8007b64:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8007b66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b68:	681a      	ldr	r2, [r3, #0]
 8007b6a:	6a3b      	ldr	r3, [r7, #32]
 8007b6c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8007b6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b70:	685a      	ldr	r2, [r3, #4]
 8007b72:	687b      	ldr	r3, [r7, #4]
 8007b74:	1ad2      	subs	r2, r2, r3
 8007b76:	2308      	movs	r3, #8
 8007b78:	005b      	lsls	r3, r3, #1
 8007b7a:	429a      	cmp	r2, r3
 8007b7c:	d920      	bls.n	8007bc0 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8007b7e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007b80:	687b      	ldr	r3, [r7, #4]
 8007b82:	4413      	add	r3, r2
 8007b84:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007b86:	69bb      	ldr	r3, [r7, #24]
 8007b88:	f003 0307 	and.w	r3, r3, #7
 8007b8c:	2b00      	cmp	r3, #0
 8007b8e:	d00b      	beq.n	8007ba8 <pvPortMalloc+0xfc>
	__asm volatile
 8007b90:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007b94:	f383 8811 	msr	BASEPRI, r3
 8007b98:	f3bf 8f6f 	isb	sy
 8007b9c:	f3bf 8f4f 	dsb	sy
 8007ba0:	613b      	str	r3, [r7, #16]
}
 8007ba2:	bf00      	nop
 8007ba4:	bf00      	nop
 8007ba6:	e7fd      	b.n	8007ba4 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8007ba8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007baa:	685a      	ldr	r2, [r3, #4]
 8007bac:	687b      	ldr	r3, [r7, #4]
 8007bae:	1ad2      	subs	r2, r2, r3
 8007bb0:	69bb      	ldr	r3, [r7, #24]
 8007bb2:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8007bb4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007bb6:	687a      	ldr	r2, [r7, #4]
 8007bb8:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8007bba:	69b8      	ldr	r0, [r7, #24]
 8007bbc:	f000 f90a 	bl	8007dd4 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8007bc0:	4b1d      	ldr	r3, [pc, #116]	@ (8007c38 <pvPortMalloc+0x18c>)
 8007bc2:	681a      	ldr	r2, [r3, #0]
 8007bc4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007bc6:	685b      	ldr	r3, [r3, #4]
 8007bc8:	1ad3      	subs	r3, r2, r3
 8007bca:	4a1b      	ldr	r2, [pc, #108]	@ (8007c38 <pvPortMalloc+0x18c>)
 8007bcc:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8007bce:	4b1a      	ldr	r3, [pc, #104]	@ (8007c38 <pvPortMalloc+0x18c>)
 8007bd0:	681a      	ldr	r2, [r3, #0]
 8007bd2:	4b1b      	ldr	r3, [pc, #108]	@ (8007c40 <pvPortMalloc+0x194>)
 8007bd4:	681b      	ldr	r3, [r3, #0]
 8007bd6:	429a      	cmp	r2, r3
 8007bd8:	d203      	bcs.n	8007be2 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8007bda:	4b17      	ldr	r3, [pc, #92]	@ (8007c38 <pvPortMalloc+0x18c>)
 8007bdc:	681b      	ldr	r3, [r3, #0]
 8007bde:	4a18      	ldr	r2, [pc, #96]	@ (8007c40 <pvPortMalloc+0x194>)
 8007be0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8007be2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007be4:	685a      	ldr	r2, [r3, #4]
 8007be6:	4b13      	ldr	r3, [pc, #76]	@ (8007c34 <pvPortMalloc+0x188>)
 8007be8:	681b      	ldr	r3, [r3, #0]
 8007bea:	431a      	orrs	r2, r3
 8007bec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007bee:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8007bf0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007bf2:	2200      	movs	r2, #0
 8007bf4:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8007bf6:	4b13      	ldr	r3, [pc, #76]	@ (8007c44 <pvPortMalloc+0x198>)
 8007bf8:	681b      	ldr	r3, [r3, #0]
 8007bfa:	3301      	adds	r3, #1
 8007bfc:	4a11      	ldr	r2, [pc, #68]	@ (8007c44 <pvPortMalloc+0x198>)
 8007bfe:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8007c00:	f7fe fbea 	bl	80063d8 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8007c04:	69fb      	ldr	r3, [r7, #28]
 8007c06:	f003 0307 	and.w	r3, r3, #7
 8007c0a:	2b00      	cmp	r3, #0
 8007c0c:	d00b      	beq.n	8007c26 <pvPortMalloc+0x17a>
	__asm volatile
 8007c0e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007c12:	f383 8811 	msr	BASEPRI, r3
 8007c16:	f3bf 8f6f 	isb	sy
 8007c1a:	f3bf 8f4f 	dsb	sy
 8007c1e:	60fb      	str	r3, [r7, #12]
}
 8007c20:	bf00      	nop
 8007c22:	bf00      	nop
 8007c24:	e7fd      	b.n	8007c22 <pvPortMalloc+0x176>
	return pvReturn;
 8007c26:	69fb      	ldr	r3, [r7, #28]
}
 8007c28:	4618      	mov	r0, r3
 8007c2a:	3728      	adds	r7, #40	@ 0x28
 8007c2c:	46bd      	mov	sp, r7
 8007c2e:	bd80      	pop	{r7, pc}
 8007c30:	20004b14 	.word	0x20004b14
 8007c34:	20004b28 	.word	0x20004b28
 8007c38:	20004b18 	.word	0x20004b18
 8007c3c:	20004b0c 	.word	0x20004b0c
 8007c40:	20004b1c 	.word	0x20004b1c
 8007c44:	20004b20 	.word	0x20004b20

08007c48 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8007c48:	b580      	push	{r7, lr}
 8007c4a:	b086      	sub	sp, #24
 8007c4c:	af00      	add	r7, sp, #0
 8007c4e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8007c54:	687b      	ldr	r3, [r7, #4]
 8007c56:	2b00      	cmp	r3, #0
 8007c58:	d04f      	beq.n	8007cfa <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8007c5a:	2308      	movs	r3, #8
 8007c5c:	425b      	negs	r3, r3
 8007c5e:	697a      	ldr	r2, [r7, #20]
 8007c60:	4413      	add	r3, r2
 8007c62:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8007c64:	697b      	ldr	r3, [r7, #20]
 8007c66:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8007c68:	693b      	ldr	r3, [r7, #16]
 8007c6a:	685a      	ldr	r2, [r3, #4]
 8007c6c:	4b25      	ldr	r3, [pc, #148]	@ (8007d04 <vPortFree+0xbc>)
 8007c6e:	681b      	ldr	r3, [r3, #0]
 8007c70:	4013      	ands	r3, r2
 8007c72:	2b00      	cmp	r3, #0
 8007c74:	d10b      	bne.n	8007c8e <vPortFree+0x46>
	__asm volatile
 8007c76:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007c7a:	f383 8811 	msr	BASEPRI, r3
 8007c7e:	f3bf 8f6f 	isb	sy
 8007c82:	f3bf 8f4f 	dsb	sy
 8007c86:	60fb      	str	r3, [r7, #12]
}
 8007c88:	bf00      	nop
 8007c8a:	bf00      	nop
 8007c8c:	e7fd      	b.n	8007c8a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8007c8e:	693b      	ldr	r3, [r7, #16]
 8007c90:	681b      	ldr	r3, [r3, #0]
 8007c92:	2b00      	cmp	r3, #0
 8007c94:	d00b      	beq.n	8007cae <vPortFree+0x66>
	__asm volatile
 8007c96:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007c9a:	f383 8811 	msr	BASEPRI, r3
 8007c9e:	f3bf 8f6f 	isb	sy
 8007ca2:	f3bf 8f4f 	dsb	sy
 8007ca6:	60bb      	str	r3, [r7, #8]
}
 8007ca8:	bf00      	nop
 8007caa:	bf00      	nop
 8007cac:	e7fd      	b.n	8007caa <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8007cae:	693b      	ldr	r3, [r7, #16]
 8007cb0:	685a      	ldr	r2, [r3, #4]
 8007cb2:	4b14      	ldr	r3, [pc, #80]	@ (8007d04 <vPortFree+0xbc>)
 8007cb4:	681b      	ldr	r3, [r3, #0]
 8007cb6:	4013      	ands	r3, r2
 8007cb8:	2b00      	cmp	r3, #0
 8007cba:	d01e      	beq.n	8007cfa <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8007cbc:	693b      	ldr	r3, [r7, #16]
 8007cbe:	681b      	ldr	r3, [r3, #0]
 8007cc0:	2b00      	cmp	r3, #0
 8007cc2:	d11a      	bne.n	8007cfa <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8007cc4:	693b      	ldr	r3, [r7, #16]
 8007cc6:	685a      	ldr	r2, [r3, #4]
 8007cc8:	4b0e      	ldr	r3, [pc, #56]	@ (8007d04 <vPortFree+0xbc>)
 8007cca:	681b      	ldr	r3, [r3, #0]
 8007ccc:	43db      	mvns	r3, r3
 8007cce:	401a      	ands	r2, r3
 8007cd0:	693b      	ldr	r3, [r7, #16]
 8007cd2:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8007cd4:	f7fe fb72 	bl	80063bc <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8007cd8:	693b      	ldr	r3, [r7, #16]
 8007cda:	685a      	ldr	r2, [r3, #4]
 8007cdc:	4b0a      	ldr	r3, [pc, #40]	@ (8007d08 <vPortFree+0xc0>)
 8007cde:	681b      	ldr	r3, [r3, #0]
 8007ce0:	4413      	add	r3, r2
 8007ce2:	4a09      	ldr	r2, [pc, #36]	@ (8007d08 <vPortFree+0xc0>)
 8007ce4:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8007ce6:	6938      	ldr	r0, [r7, #16]
 8007ce8:	f000 f874 	bl	8007dd4 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8007cec:	4b07      	ldr	r3, [pc, #28]	@ (8007d0c <vPortFree+0xc4>)
 8007cee:	681b      	ldr	r3, [r3, #0]
 8007cf0:	3301      	adds	r3, #1
 8007cf2:	4a06      	ldr	r2, [pc, #24]	@ (8007d0c <vPortFree+0xc4>)
 8007cf4:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8007cf6:	f7fe fb6f 	bl	80063d8 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8007cfa:	bf00      	nop
 8007cfc:	3718      	adds	r7, #24
 8007cfe:	46bd      	mov	sp, r7
 8007d00:	bd80      	pop	{r7, pc}
 8007d02:	bf00      	nop
 8007d04:	20004b28 	.word	0x20004b28
 8007d08:	20004b18 	.word	0x20004b18
 8007d0c:	20004b24 	.word	0x20004b24

08007d10 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8007d10:	b480      	push	{r7}
 8007d12:	b085      	sub	sp, #20
 8007d14:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8007d16:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 8007d1a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8007d1c:	4b27      	ldr	r3, [pc, #156]	@ (8007dbc <prvHeapInit+0xac>)
 8007d1e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8007d20:	68fb      	ldr	r3, [r7, #12]
 8007d22:	f003 0307 	and.w	r3, r3, #7
 8007d26:	2b00      	cmp	r3, #0
 8007d28:	d00c      	beq.n	8007d44 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8007d2a:	68fb      	ldr	r3, [r7, #12]
 8007d2c:	3307      	adds	r3, #7
 8007d2e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007d30:	68fb      	ldr	r3, [r7, #12]
 8007d32:	f023 0307 	bic.w	r3, r3, #7
 8007d36:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8007d38:	68ba      	ldr	r2, [r7, #8]
 8007d3a:	68fb      	ldr	r3, [r7, #12]
 8007d3c:	1ad3      	subs	r3, r2, r3
 8007d3e:	4a1f      	ldr	r2, [pc, #124]	@ (8007dbc <prvHeapInit+0xac>)
 8007d40:	4413      	add	r3, r2
 8007d42:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8007d44:	68fb      	ldr	r3, [r7, #12]
 8007d46:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8007d48:	4a1d      	ldr	r2, [pc, #116]	@ (8007dc0 <prvHeapInit+0xb0>)
 8007d4a:	687b      	ldr	r3, [r7, #4]
 8007d4c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8007d4e:	4b1c      	ldr	r3, [pc, #112]	@ (8007dc0 <prvHeapInit+0xb0>)
 8007d50:	2200      	movs	r2, #0
 8007d52:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8007d54:	687b      	ldr	r3, [r7, #4]
 8007d56:	68ba      	ldr	r2, [r7, #8]
 8007d58:	4413      	add	r3, r2
 8007d5a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8007d5c:	2208      	movs	r2, #8
 8007d5e:	68fb      	ldr	r3, [r7, #12]
 8007d60:	1a9b      	subs	r3, r3, r2
 8007d62:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007d64:	68fb      	ldr	r3, [r7, #12]
 8007d66:	f023 0307 	bic.w	r3, r3, #7
 8007d6a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8007d6c:	68fb      	ldr	r3, [r7, #12]
 8007d6e:	4a15      	ldr	r2, [pc, #84]	@ (8007dc4 <prvHeapInit+0xb4>)
 8007d70:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8007d72:	4b14      	ldr	r3, [pc, #80]	@ (8007dc4 <prvHeapInit+0xb4>)
 8007d74:	681b      	ldr	r3, [r3, #0]
 8007d76:	2200      	movs	r2, #0
 8007d78:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8007d7a:	4b12      	ldr	r3, [pc, #72]	@ (8007dc4 <prvHeapInit+0xb4>)
 8007d7c:	681b      	ldr	r3, [r3, #0]
 8007d7e:	2200      	movs	r2, #0
 8007d80:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8007d82:	687b      	ldr	r3, [r7, #4]
 8007d84:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8007d86:	683b      	ldr	r3, [r7, #0]
 8007d88:	68fa      	ldr	r2, [r7, #12]
 8007d8a:	1ad2      	subs	r2, r2, r3
 8007d8c:	683b      	ldr	r3, [r7, #0]
 8007d8e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8007d90:	4b0c      	ldr	r3, [pc, #48]	@ (8007dc4 <prvHeapInit+0xb4>)
 8007d92:	681a      	ldr	r2, [r3, #0]
 8007d94:	683b      	ldr	r3, [r7, #0]
 8007d96:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8007d98:	683b      	ldr	r3, [r7, #0]
 8007d9a:	685b      	ldr	r3, [r3, #4]
 8007d9c:	4a0a      	ldr	r2, [pc, #40]	@ (8007dc8 <prvHeapInit+0xb8>)
 8007d9e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8007da0:	683b      	ldr	r3, [r7, #0]
 8007da2:	685b      	ldr	r3, [r3, #4]
 8007da4:	4a09      	ldr	r2, [pc, #36]	@ (8007dcc <prvHeapInit+0xbc>)
 8007da6:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8007da8:	4b09      	ldr	r3, [pc, #36]	@ (8007dd0 <prvHeapInit+0xc0>)
 8007daa:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8007dae:	601a      	str	r2, [r3, #0]
}
 8007db0:	bf00      	nop
 8007db2:	3714      	adds	r7, #20
 8007db4:	46bd      	mov	sp, r7
 8007db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dba:	4770      	bx	lr
 8007dbc:	20000f0c 	.word	0x20000f0c
 8007dc0:	20004b0c 	.word	0x20004b0c
 8007dc4:	20004b14 	.word	0x20004b14
 8007dc8:	20004b1c 	.word	0x20004b1c
 8007dcc:	20004b18 	.word	0x20004b18
 8007dd0:	20004b28 	.word	0x20004b28

08007dd4 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8007dd4:	b480      	push	{r7}
 8007dd6:	b085      	sub	sp, #20
 8007dd8:	af00      	add	r7, sp, #0
 8007dda:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8007ddc:	4b28      	ldr	r3, [pc, #160]	@ (8007e80 <prvInsertBlockIntoFreeList+0xac>)
 8007dde:	60fb      	str	r3, [r7, #12]
 8007de0:	e002      	b.n	8007de8 <prvInsertBlockIntoFreeList+0x14>
 8007de2:	68fb      	ldr	r3, [r7, #12]
 8007de4:	681b      	ldr	r3, [r3, #0]
 8007de6:	60fb      	str	r3, [r7, #12]
 8007de8:	68fb      	ldr	r3, [r7, #12]
 8007dea:	681b      	ldr	r3, [r3, #0]
 8007dec:	687a      	ldr	r2, [r7, #4]
 8007dee:	429a      	cmp	r2, r3
 8007df0:	d8f7      	bhi.n	8007de2 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8007df2:	68fb      	ldr	r3, [r7, #12]
 8007df4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8007df6:	68fb      	ldr	r3, [r7, #12]
 8007df8:	685b      	ldr	r3, [r3, #4]
 8007dfa:	68ba      	ldr	r2, [r7, #8]
 8007dfc:	4413      	add	r3, r2
 8007dfe:	687a      	ldr	r2, [r7, #4]
 8007e00:	429a      	cmp	r2, r3
 8007e02:	d108      	bne.n	8007e16 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8007e04:	68fb      	ldr	r3, [r7, #12]
 8007e06:	685a      	ldr	r2, [r3, #4]
 8007e08:	687b      	ldr	r3, [r7, #4]
 8007e0a:	685b      	ldr	r3, [r3, #4]
 8007e0c:	441a      	add	r2, r3
 8007e0e:	68fb      	ldr	r3, [r7, #12]
 8007e10:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8007e12:	68fb      	ldr	r3, [r7, #12]
 8007e14:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8007e16:	687b      	ldr	r3, [r7, #4]
 8007e18:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8007e1a:	687b      	ldr	r3, [r7, #4]
 8007e1c:	685b      	ldr	r3, [r3, #4]
 8007e1e:	68ba      	ldr	r2, [r7, #8]
 8007e20:	441a      	add	r2, r3
 8007e22:	68fb      	ldr	r3, [r7, #12]
 8007e24:	681b      	ldr	r3, [r3, #0]
 8007e26:	429a      	cmp	r2, r3
 8007e28:	d118      	bne.n	8007e5c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8007e2a:	68fb      	ldr	r3, [r7, #12]
 8007e2c:	681a      	ldr	r2, [r3, #0]
 8007e2e:	4b15      	ldr	r3, [pc, #84]	@ (8007e84 <prvInsertBlockIntoFreeList+0xb0>)
 8007e30:	681b      	ldr	r3, [r3, #0]
 8007e32:	429a      	cmp	r2, r3
 8007e34:	d00d      	beq.n	8007e52 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8007e36:	687b      	ldr	r3, [r7, #4]
 8007e38:	685a      	ldr	r2, [r3, #4]
 8007e3a:	68fb      	ldr	r3, [r7, #12]
 8007e3c:	681b      	ldr	r3, [r3, #0]
 8007e3e:	685b      	ldr	r3, [r3, #4]
 8007e40:	441a      	add	r2, r3
 8007e42:	687b      	ldr	r3, [r7, #4]
 8007e44:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8007e46:	68fb      	ldr	r3, [r7, #12]
 8007e48:	681b      	ldr	r3, [r3, #0]
 8007e4a:	681a      	ldr	r2, [r3, #0]
 8007e4c:	687b      	ldr	r3, [r7, #4]
 8007e4e:	601a      	str	r2, [r3, #0]
 8007e50:	e008      	b.n	8007e64 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8007e52:	4b0c      	ldr	r3, [pc, #48]	@ (8007e84 <prvInsertBlockIntoFreeList+0xb0>)
 8007e54:	681a      	ldr	r2, [r3, #0]
 8007e56:	687b      	ldr	r3, [r7, #4]
 8007e58:	601a      	str	r2, [r3, #0]
 8007e5a:	e003      	b.n	8007e64 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8007e5c:	68fb      	ldr	r3, [r7, #12]
 8007e5e:	681a      	ldr	r2, [r3, #0]
 8007e60:	687b      	ldr	r3, [r7, #4]
 8007e62:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8007e64:	68fa      	ldr	r2, [r7, #12]
 8007e66:	687b      	ldr	r3, [r7, #4]
 8007e68:	429a      	cmp	r2, r3
 8007e6a:	d002      	beq.n	8007e72 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8007e6c:	68fb      	ldr	r3, [r7, #12]
 8007e6e:	687a      	ldr	r2, [r7, #4]
 8007e70:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007e72:	bf00      	nop
 8007e74:	3714      	adds	r7, #20
 8007e76:	46bd      	mov	sp, r7
 8007e78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e7c:	4770      	bx	lr
 8007e7e:	bf00      	nop
 8007e80:	20004b0c 	.word	0x20004b0c
 8007e84:	20004b14 	.word	0x20004b14

08007e88 <siprintf>:
 8007e88:	b40e      	push	{r1, r2, r3}
 8007e8a:	b510      	push	{r4, lr}
 8007e8c:	b09d      	sub	sp, #116	@ 0x74
 8007e8e:	ab1f      	add	r3, sp, #124	@ 0x7c
 8007e90:	9002      	str	r0, [sp, #8]
 8007e92:	9006      	str	r0, [sp, #24]
 8007e94:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8007e98:	480a      	ldr	r0, [pc, #40]	@ (8007ec4 <siprintf+0x3c>)
 8007e9a:	9107      	str	r1, [sp, #28]
 8007e9c:	9104      	str	r1, [sp, #16]
 8007e9e:	490a      	ldr	r1, [pc, #40]	@ (8007ec8 <siprintf+0x40>)
 8007ea0:	f853 2b04 	ldr.w	r2, [r3], #4
 8007ea4:	9105      	str	r1, [sp, #20]
 8007ea6:	2400      	movs	r4, #0
 8007ea8:	a902      	add	r1, sp, #8
 8007eaa:	6800      	ldr	r0, [r0, #0]
 8007eac:	9301      	str	r3, [sp, #4]
 8007eae:	941b      	str	r4, [sp, #108]	@ 0x6c
 8007eb0:	f000 fa1e 	bl	80082f0 <_svfiprintf_r>
 8007eb4:	9b02      	ldr	r3, [sp, #8]
 8007eb6:	701c      	strb	r4, [r3, #0]
 8007eb8:	b01d      	add	sp, #116	@ 0x74
 8007eba:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007ebe:	b003      	add	sp, #12
 8007ec0:	4770      	bx	lr
 8007ec2:	bf00      	nop
 8007ec4:	20000010 	.word	0x20000010
 8007ec8:	ffff0208 	.word	0xffff0208

08007ecc <siscanf>:
 8007ecc:	b40e      	push	{r1, r2, r3}
 8007ece:	b570      	push	{r4, r5, r6, lr}
 8007ed0:	b09d      	sub	sp, #116	@ 0x74
 8007ed2:	ac21      	add	r4, sp, #132	@ 0x84
 8007ed4:	2500      	movs	r5, #0
 8007ed6:	f44f 7201 	mov.w	r2, #516	@ 0x204
 8007eda:	f854 6b04 	ldr.w	r6, [r4], #4
 8007ede:	f8ad 2014 	strh.w	r2, [sp, #20]
 8007ee2:	951b      	str	r5, [sp, #108]	@ 0x6c
 8007ee4:	9002      	str	r0, [sp, #8]
 8007ee6:	9006      	str	r0, [sp, #24]
 8007ee8:	f7f8 f992 	bl	8000210 <strlen>
 8007eec:	4b0b      	ldr	r3, [pc, #44]	@ (8007f1c <siscanf+0x50>)
 8007eee:	9003      	str	r0, [sp, #12]
 8007ef0:	9007      	str	r0, [sp, #28]
 8007ef2:	480b      	ldr	r0, [pc, #44]	@ (8007f20 <siscanf+0x54>)
 8007ef4:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007ef6:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8007efa:	f8ad 3016 	strh.w	r3, [sp, #22]
 8007efe:	4632      	mov	r2, r6
 8007f00:	4623      	mov	r3, r4
 8007f02:	a902      	add	r1, sp, #8
 8007f04:	6800      	ldr	r0, [r0, #0]
 8007f06:	950f      	str	r5, [sp, #60]	@ 0x3c
 8007f08:	9514      	str	r5, [sp, #80]	@ 0x50
 8007f0a:	9401      	str	r4, [sp, #4]
 8007f0c:	f000 fb46 	bl	800859c <__ssvfiscanf_r>
 8007f10:	b01d      	add	sp, #116	@ 0x74
 8007f12:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8007f16:	b003      	add	sp, #12
 8007f18:	4770      	bx	lr
 8007f1a:	bf00      	nop
 8007f1c:	08007f25 	.word	0x08007f25
 8007f20:	20000010 	.word	0x20000010

08007f24 <__seofread>:
 8007f24:	2000      	movs	r0, #0
 8007f26:	4770      	bx	lr

08007f28 <_vsniprintf_r>:
 8007f28:	b530      	push	{r4, r5, lr}
 8007f2a:	4614      	mov	r4, r2
 8007f2c:	2c00      	cmp	r4, #0
 8007f2e:	b09b      	sub	sp, #108	@ 0x6c
 8007f30:	4605      	mov	r5, r0
 8007f32:	461a      	mov	r2, r3
 8007f34:	da05      	bge.n	8007f42 <_vsniprintf_r+0x1a>
 8007f36:	238b      	movs	r3, #139	@ 0x8b
 8007f38:	6003      	str	r3, [r0, #0]
 8007f3a:	f04f 30ff 	mov.w	r0, #4294967295
 8007f3e:	b01b      	add	sp, #108	@ 0x6c
 8007f40:	bd30      	pop	{r4, r5, pc}
 8007f42:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8007f46:	f8ad 300c 	strh.w	r3, [sp, #12]
 8007f4a:	f04f 0300 	mov.w	r3, #0
 8007f4e:	9319      	str	r3, [sp, #100]	@ 0x64
 8007f50:	bf14      	ite	ne
 8007f52:	f104 33ff 	addne.w	r3, r4, #4294967295
 8007f56:	4623      	moveq	r3, r4
 8007f58:	9302      	str	r3, [sp, #8]
 8007f5a:	9305      	str	r3, [sp, #20]
 8007f5c:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8007f60:	9100      	str	r1, [sp, #0]
 8007f62:	9104      	str	r1, [sp, #16]
 8007f64:	f8ad 300e 	strh.w	r3, [sp, #14]
 8007f68:	4669      	mov	r1, sp
 8007f6a:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 8007f6c:	f000 f9c0 	bl	80082f0 <_svfiprintf_r>
 8007f70:	1c43      	adds	r3, r0, #1
 8007f72:	bfbc      	itt	lt
 8007f74:	238b      	movlt	r3, #139	@ 0x8b
 8007f76:	602b      	strlt	r3, [r5, #0]
 8007f78:	2c00      	cmp	r4, #0
 8007f7a:	d0e0      	beq.n	8007f3e <_vsniprintf_r+0x16>
 8007f7c:	9b00      	ldr	r3, [sp, #0]
 8007f7e:	2200      	movs	r2, #0
 8007f80:	701a      	strb	r2, [r3, #0]
 8007f82:	e7dc      	b.n	8007f3e <_vsniprintf_r+0x16>

08007f84 <vsniprintf>:
 8007f84:	b507      	push	{r0, r1, r2, lr}
 8007f86:	9300      	str	r3, [sp, #0]
 8007f88:	4613      	mov	r3, r2
 8007f8a:	460a      	mov	r2, r1
 8007f8c:	4601      	mov	r1, r0
 8007f8e:	4803      	ldr	r0, [pc, #12]	@ (8007f9c <vsniprintf+0x18>)
 8007f90:	6800      	ldr	r0, [r0, #0]
 8007f92:	f7ff ffc9 	bl	8007f28 <_vsniprintf_r>
 8007f96:	b003      	add	sp, #12
 8007f98:	f85d fb04 	ldr.w	pc, [sp], #4
 8007f9c:	20000010 	.word	0x20000010

08007fa0 <memset>:
 8007fa0:	4402      	add	r2, r0
 8007fa2:	4603      	mov	r3, r0
 8007fa4:	4293      	cmp	r3, r2
 8007fa6:	d100      	bne.n	8007faa <memset+0xa>
 8007fa8:	4770      	bx	lr
 8007faa:	f803 1b01 	strb.w	r1, [r3], #1
 8007fae:	e7f9      	b.n	8007fa4 <memset+0x4>

08007fb0 <strncmp>:
 8007fb0:	b510      	push	{r4, lr}
 8007fb2:	b16a      	cbz	r2, 8007fd0 <strncmp+0x20>
 8007fb4:	3901      	subs	r1, #1
 8007fb6:	1884      	adds	r4, r0, r2
 8007fb8:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007fbc:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8007fc0:	429a      	cmp	r2, r3
 8007fc2:	d103      	bne.n	8007fcc <strncmp+0x1c>
 8007fc4:	42a0      	cmp	r0, r4
 8007fc6:	d001      	beq.n	8007fcc <strncmp+0x1c>
 8007fc8:	2a00      	cmp	r2, #0
 8007fca:	d1f5      	bne.n	8007fb8 <strncmp+0x8>
 8007fcc:	1ad0      	subs	r0, r2, r3
 8007fce:	bd10      	pop	{r4, pc}
 8007fd0:	4610      	mov	r0, r2
 8007fd2:	e7fc      	b.n	8007fce <strncmp+0x1e>

08007fd4 <__errno>:
 8007fd4:	4b01      	ldr	r3, [pc, #4]	@ (8007fdc <__errno+0x8>)
 8007fd6:	6818      	ldr	r0, [r3, #0]
 8007fd8:	4770      	bx	lr
 8007fda:	bf00      	nop
 8007fdc:	20000010 	.word	0x20000010

08007fe0 <__libc_init_array>:
 8007fe0:	b570      	push	{r4, r5, r6, lr}
 8007fe2:	4d0d      	ldr	r5, [pc, #52]	@ (8008018 <__libc_init_array+0x38>)
 8007fe4:	4c0d      	ldr	r4, [pc, #52]	@ (800801c <__libc_init_array+0x3c>)
 8007fe6:	1b64      	subs	r4, r4, r5
 8007fe8:	10a4      	asrs	r4, r4, #2
 8007fea:	2600      	movs	r6, #0
 8007fec:	42a6      	cmp	r6, r4
 8007fee:	d109      	bne.n	8008004 <__libc_init_array+0x24>
 8007ff0:	4d0b      	ldr	r5, [pc, #44]	@ (8008020 <__libc_init_array+0x40>)
 8007ff2:	4c0c      	ldr	r4, [pc, #48]	@ (8008024 <__libc_init_array+0x44>)
 8007ff4:	f001 f8e2 	bl	80091bc <_init>
 8007ff8:	1b64      	subs	r4, r4, r5
 8007ffa:	10a4      	asrs	r4, r4, #2
 8007ffc:	2600      	movs	r6, #0
 8007ffe:	42a6      	cmp	r6, r4
 8008000:	d105      	bne.n	800800e <__libc_init_array+0x2e>
 8008002:	bd70      	pop	{r4, r5, r6, pc}
 8008004:	f855 3b04 	ldr.w	r3, [r5], #4
 8008008:	4798      	blx	r3
 800800a:	3601      	adds	r6, #1
 800800c:	e7ee      	b.n	8007fec <__libc_init_array+0xc>
 800800e:	f855 3b04 	ldr.w	r3, [r5], #4
 8008012:	4798      	blx	r3
 8008014:	3601      	adds	r6, #1
 8008016:	e7f2      	b.n	8007ffe <__libc_init_array+0x1e>
 8008018:	08009544 	.word	0x08009544
 800801c:	08009544 	.word	0x08009544
 8008020:	08009544 	.word	0x08009544
 8008024:	08009548 	.word	0x08009548

08008028 <__retarget_lock_acquire_recursive>:
 8008028:	4770      	bx	lr

0800802a <__retarget_lock_release_recursive>:
 800802a:	4770      	bx	lr

0800802c <memcpy>:
 800802c:	440a      	add	r2, r1
 800802e:	4291      	cmp	r1, r2
 8008030:	f100 33ff 	add.w	r3, r0, #4294967295
 8008034:	d100      	bne.n	8008038 <memcpy+0xc>
 8008036:	4770      	bx	lr
 8008038:	b510      	push	{r4, lr}
 800803a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800803e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008042:	4291      	cmp	r1, r2
 8008044:	d1f9      	bne.n	800803a <memcpy+0xe>
 8008046:	bd10      	pop	{r4, pc}

08008048 <_free_r>:
 8008048:	b538      	push	{r3, r4, r5, lr}
 800804a:	4605      	mov	r5, r0
 800804c:	2900      	cmp	r1, #0
 800804e:	d041      	beq.n	80080d4 <_free_r+0x8c>
 8008050:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008054:	1f0c      	subs	r4, r1, #4
 8008056:	2b00      	cmp	r3, #0
 8008058:	bfb8      	it	lt
 800805a:	18e4      	addlt	r4, r4, r3
 800805c:	f000 f8e0 	bl	8008220 <__malloc_lock>
 8008060:	4a1d      	ldr	r2, [pc, #116]	@ (80080d8 <_free_r+0x90>)
 8008062:	6813      	ldr	r3, [r2, #0]
 8008064:	b933      	cbnz	r3, 8008074 <_free_r+0x2c>
 8008066:	6063      	str	r3, [r4, #4]
 8008068:	6014      	str	r4, [r2, #0]
 800806a:	4628      	mov	r0, r5
 800806c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008070:	f000 b8dc 	b.w	800822c <__malloc_unlock>
 8008074:	42a3      	cmp	r3, r4
 8008076:	d908      	bls.n	800808a <_free_r+0x42>
 8008078:	6820      	ldr	r0, [r4, #0]
 800807a:	1821      	adds	r1, r4, r0
 800807c:	428b      	cmp	r3, r1
 800807e:	bf01      	itttt	eq
 8008080:	6819      	ldreq	r1, [r3, #0]
 8008082:	685b      	ldreq	r3, [r3, #4]
 8008084:	1809      	addeq	r1, r1, r0
 8008086:	6021      	streq	r1, [r4, #0]
 8008088:	e7ed      	b.n	8008066 <_free_r+0x1e>
 800808a:	461a      	mov	r2, r3
 800808c:	685b      	ldr	r3, [r3, #4]
 800808e:	b10b      	cbz	r3, 8008094 <_free_r+0x4c>
 8008090:	42a3      	cmp	r3, r4
 8008092:	d9fa      	bls.n	800808a <_free_r+0x42>
 8008094:	6811      	ldr	r1, [r2, #0]
 8008096:	1850      	adds	r0, r2, r1
 8008098:	42a0      	cmp	r0, r4
 800809a:	d10b      	bne.n	80080b4 <_free_r+0x6c>
 800809c:	6820      	ldr	r0, [r4, #0]
 800809e:	4401      	add	r1, r0
 80080a0:	1850      	adds	r0, r2, r1
 80080a2:	4283      	cmp	r3, r0
 80080a4:	6011      	str	r1, [r2, #0]
 80080a6:	d1e0      	bne.n	800806a <_free_r+0x22>
 80080a8:	6818      	ldr	r0, [r3, #0]
 80080aa:	685b      	ldr	r3, [r3, #4]
 80080ac:	6053      	str	r3, [r2, #4]
 80080ae:	4408      	add	r0, r1
 80080b0:	6010      	str	r0, [r2, #0]
 80080b2:	e7da      	b.n	800806a <_free_r+0x22>
 80080b4:	d902      	bls.n	80080bc <_free_r+0x74>
 80080b6:	230c      	movs	r3, #12
 80080b8:	602b      	str	r3, [r5, #0]
 80080ba:	e7d6      	b.n	800806a <_free_r+0x22>
 80080bc:	6820      	ldr	r0, [r4, #0]
 80080be:	1821      	adds	r1, r4, r0
 80080c0:	428b      	cmp	r3, r1
 80080c2:	bf04      	itt	eq
 80080c4:	6819      	ldreq	r1, [r3, #0]
 80080c6:	685b      	ldreq	r3, [r3, #4]
 80080c8:	6063      	str	r3, [r4, #4]
 80080ca:	bf04      	itt	eq
 80080cc:	1809      	addeq	r1, r1, r0
 80080ce:	6021      	streq	r1, [r4, #0]
 80080d0:	6054      	str	r4, [r2, #4]
 80080d2:	e7ca      	b.n	800806a <_free_r+0x22>
 80080d4:	bd38      	pop	{r3, r4, r5, pc}
 80080d6:	bf00      	nop
 80080d8:	20004c70 	.word	0x20004c70

080080dc <sbrk_aligned>:
 80080dc:	b570      	push	{r4, r5, r6, lr}
 80080de:	4e0f      	ldr	r6, [pc, #60]	@ (800811c <sbrk_aligned+0x40>)
 80080e0:	460c      	mov	r4, r1
 80080e2:	6831      	ldr	r1, [r6, #0]
 80080e4:	4605      	mov	r5, r0
 80080e6:	b911      	cbnz	r1, 80080ee <sbrk_aligned+0x12>
 80080e8:	f000 ff36 	bl	8008f58 <_sbrk_r>
 80080ec:	6030      	str	r0, [r6, #0]
 80080ee:	4621      	mov	r1, r4
 80080f0:	4628      	mov	r0, r5
 80080f2:	f000 ff31 	bl	8008f58 <_sbrk_r>
 80080f6:	1c43      	adds	r3, r0, #1
 80080f8:	d103      	bne.n	8008102 <sbrk_aligned+0x26>
 80080fa:	f04f 34ff 	mov.w	r4, #4294967295
 80080fe:	4620      	mov	r0, r4
 8008100:	bd70      	pop	{r4, r5, r6, pc}
 8008102:	1cc4      	adds	r4, r0, #3
 8008104:	f024 0403 	bic.w	r4, r4, #3
 8008108:	42a0      	cmp	r0, r4
 800810a:	d0f8      	beq.n	80080fe <sbrk_aligned+0x22>
 800810c:	1a21      	subs	r1, r4, r0
 800810e:	4628      	mov	r0, r5
 8008110:	f000 ff22 	bl	8008f58 <_sbrk_r>
 8008114:	3001      	adds	r0, #1
 8008116:	d1f2      	bne.n	80080fe <sbrk_aligned+0x22>
 8008118:	e7ef      	b.n	80080fa <sbrk_aligned+0x1e>
 800811a:	bf00      	nop
 800811c:	20004c6c 	.word	0x20004c6c

08008120 <_malloc_r>:
 8008120:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008124:	1ccd      	adds	r5, r1, #3
 8008126:	f025 0503 	bic.w	r5, r5, #3
 800812a:	3508      	adds	r5, #8
 800812c:	2d0c      	cmp	r5, #12
 800812e:	bf38      	it	cc
 8008130:	250c      	movcc	r5, #12
 8008132:	2d00      	cmp	r5, #0
 8008134:	4606      	mov	r6, r0
 8008136:	db01      	blt.n	800813c <_malloc_r+0x1c>
 8008138:	42a9      	cmp	r1, r5
 800813a:	d904      	bls.n	8008146 <_malloc_r+0x26>
 800813c:	230c      	movs	r3, #12
 800813e:	6033      	str	r3, [r6, #0]
 8008140:	2000      	movs	r0, #0
 8008142:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008146:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800821c <_malloc_r+0xfc>
 800814a:	f000 f869 	bl	8008220 <__malloc_lock>
 800814e:	f8d8 3000 	ldr.w	r3, [r8]
 8008152:	461c      	mov	r4, r3
 8008154:	bb44      	cbnz	r4, 80081a8 <_malloc_r+0x88>
 8008156:	4629      	mov	r1, r5
 8008158:	4630      	mov	r0, r6
 800815a:	f7ff ffbf 	bl	80080dc <sbrk_aligned>
 800815e:	1c43      	adds	r3, r0, #1
 8008160:	4604      	mov	r4, r0
 8008162:	d158      	bne.n	8008216 <_malloc_r+0xf6>
 8008164:	f8d8 4000 	ldr.w	r4, [r8]
 8008168:	4627      	mov	r7, r4
 800816a:	2f00      	cmp	r7, #0
 800816c:	d143      	bne.n	80081f6 <_malloc_r+0xd6>
 800816e:	2c00      	cmp	r4, #0
 8008170:	d04b      	beq.n	800820a <_malloc_r+0xea>
 8008172:	6823      	ldr	r3, [r4, #0]
 8008174:	4639      	mov	r1, r7
 8008176:	4630      	mov	r0, r6
 8008178:	eb04 0903 	add.w	r9, r4, r3
 800817c:	f000 feec 	bl	8008f58 <_sbrk_r>
 8008180:	4581      	cmp	r9, r0
 8008182:	d142      	bne.n	800820a <_malloc_r+0xea>
 8008184:	6821      	ldr	r1, [r4, #0]
 8008186:	1a6d      	subs	r5, r5, r1
 8008188:	4629      	mov	r1, r5
 800818a:	4630      	mov	r0, r6
 800818c:	f7ff ffa6 	bl	80080dc <sbrk_aligned>
 8008190:	3001      	adds	r0, #1
 8008192:	d03a      	beq.n	800820a <_malloc_r+0xea>
 8008194:	6823      	ldr	r3, [r4, #0]
 8008196:	442b      	add	r3, r5
 8008198:	6023      	str	r3, [r4, #0]
 800819a:	f8d8 3000 	ldr.w	r3, [r8]
 800819e:	685a      	ldr	r2, [r3, #4]
 80081a0:	bb62      	cbnz	r2, 80081fc <_malloc_r+0xdc>
 80081a2:	f8c8 7000 	str.w	r7, [r8]
 80081a6:	e00f      	b.n	80081c8 <_malloc_r+0xa8>
 80081a8:	6822      	ldr	r2, [r4, #0]
 80081aa:	1b52      	subs	r2, r2, r5
 80081ac:	d420      	bmi.n	80081f0 <_malloc_r+0xd0>
 80081ae:	2a0b      	cmp	r2, #11
 80081b0:	d917      	bls.n	80081e2 <_malloc_r+0xc2>
 80081b2:	1961      	adds	r1, r4, r5
 80081b4:	42a3      	cmp	r3, r4
 80081b6:	6025      	str	r5, [r4, #0]
 80081b8:	bf18      	it	ne
 80081ba:	6059      	strne	r1, [r3, #4]
 80081bc:	6863      	ldr	r3, [r4, #4]
 80081be:	bf08      	it	eq
 80081c0:	f8c8 1000 	streq.w	r1, [r8]
 80081c4:	5162      	str	r2, [r4, r5]
 80081c6:	604b      	str	r3, [r1, #4]
 80081c8:	4630      	mov	r0, r6
 80081ca:	f000 f82f 	bl	800822c <__malloc_unlock>
 80081ce:	f104 000b 	add.w	r0, r4, #11
 80081d2:	1d23      	adds	r3, r4, #4
 80081d4:	f020 0007 	bic.w	r0, r0, #7
 80081d8:	1ac2      	subs	r2, r0, r3
 80081da:	bf1c      	itt	ne
 80081dc:	1a1b      	subne	r3, r3, r0
 80081de:	50a3      	strne	r3, [r4, r2]
 80081e0:	e7af      	b.n	8008142 <_malloc_r+0x22>
 80081e2:	6862      	ldr	r2, [r4, #4]
 80081e4:	42a3      	cmp	r3, r4
 80081e6:	bf0c      	ite	eq
 80081e8:	f8c8 2000 	streq.w	r2, [r8]
 80081ec:	605a      	strne	r2, [r3, #4]
 80081ee:	e7eb      	b.n	80081c8 <_malloc_r+0xa8>
 80081f0:	4623      	mov	r3, r4
 80081f2:	6864      	ldr	r4, [r4, #4]
 80081f4:	e7ae      	b.n	8008154 <_malloc_r+0x34>
 80081f6:	463c      	mov	r4, r7
 80081f8:	687f      	ldr	r7, [r7, #4]
 80081fa:	e7b6      	b.n	800816a <_malloc_r+0x4a>
 80081fc:	461a      	mov	r2, r3
 80081fe:	685b      	ldr	r3, [r3, #4]
 8008200:	42a3      	cmp	r3, r4
 8008202:	d1fb      	bne.n	80081fc <_malloc_r+0xdc>
 8008204:	2300      	movs	r3, #0
 8008206:	6053      	str	r3, [r2, #4]
 8008208:	e7de      	b.n	80081c8 <_malloc_r+0xa8>
 800820a:	230c      	movs	r3, #12
 800820c:	6033      	str	r3, [r6, #0]
 800820e:	4630      	mov	r0, r6
 8008210:	f000 f80c 	bl	800822c <__malloc_unlock>
 8008214:	e794      	b.n	8008140 <_malloc_r+0x20>
 8008216:	6005      	str	r5, [r0, #0]
 8008218:	e7d6      	b.n	80081c8 <_malloc_r+0xa8>
 800821a:	bf00      	nop
 800821c:	20004c70 	.word	0x20004c70

08008220 <__malloc_lock>:
 8008220:	4801      	ldr	r0, [pc, #4]	@ (8008228 <__malloc_lock+0x8>)
 8008222:	f7ff bf01 	b.w	8008028 <__retarget_lock_acquire_recursive>
 8008226:	bf00      	nop
 8008228:	20004c68 	.word	0x20004c68

0800822c <__malloc_unlock>:
 800822c:	4801      	ldr	r0, [pc, #4]	@ (8008234 <__malloc_unlock+0x8>)
 800822e:	f7ff befc 	b.w	800802a <__retarget_lock_release_recursive>
 8008232:	bf00      	nop
 8008234:	20004c68 	.word	0x20004c68

08008238 <__ssputs_r>:
 8008238:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800823c:	688e      	ldr	r6, [r1, #8]
 800823e:	461f      	mov	r7, r3
 8008240:	42be      	cmp	r6, r7
 8008242:	680b      	ldr	r3, [r1, #0]
 8008244:	4682      	mov	sl, r0
 8008246:	460c      	mov	r4, r1
 8008248:	4690      	mov	r8, r2
 800824a:	d82d      	bhi.n	80082a8 <__ssputs_r+0x70>
 800824c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008250:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8008254:	d026      	beq.n	80082a4 <__ssputs_r+0x6c>
 8008256:	6965      	ldr	r5, [r4, #20]
 8008258:	6909      	ldr	r1, [r1, #16]
 800825a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800825e:	eba3 0901 	sub.w	r9, r3, r1
 8008262:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008266:	1c7b      	adds	r3, r7, #1
 8008268:	444b      	add	r3, r9
 800826a:	106d      	asrs	r5, r5, #1
 800826c:	429d      	cmp	r5, r3
 800826e:	bf38      	it	cc
 8008270:	461d      	movcc	r5, r3
 8008272:	0553      	lsls	r3, r2, #21
 8008274:	d527      	bpl.n	80082c6 <__ssputs_r+0x8e>
 8008276:	4629      	mov	r1, r5
 8008278:	f7ff ff52 	bl	8008120 <_malloc_r>
 800827c:	4606      	mov	r6, r0
 800827e:	b360      	cbz	r0, 80082da <__ssputs_r+0xa2>
 8008280:	6921      	ldr	r1, [r4, #16]
 8008282:	464a      	mov	r2, r9
 8008284:	f7ff fed2 	bl	800802c <memcpy>
 8008288:	89a3      	ldrh	r3, [r4, #12]
 800828a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800828e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008292:	81a3      	strh	r3, [r4, #12]
 8008294:	6126      	str	r6, [r4, #16]
 8008296:	6165      	str	r5, [r4, #20]
 8008298:	444e      	add	r6, r9
 800829a:	eba5 0509 	sub.w	r5, r5, r9
 800829e:	6026      	str	r6, [r4, #0]
 80082a0:	60a5      	str	r5, [r4, #8]
 80082a2:	463e      	mov	r6, r7
 80082a4:	42be      	cmp	r6, r7
 80082a6:	d900      	bls.n	80082aa <__ssputs_r+0x72>
 80082a8:	463e      	mov	r6, r7
 80082aa:	6820      	ldr	r0, [r4, #0]
 80082ac:	4632      	mov	r2, r6
 80082ae:	4641      	mov	r1, r8
 80082b0:	f000 fe37 	bl	8008f22 <memmove>
 80082b4:	68a3      	ldr	r3, [r4, #8]
 80082b6:	1b9b      	subs	r3, r3, r6
 80082b8:	60a3      	str	r3, [r4, #8]
 80082ba:	6823      	ldr	r3, [r4, #0]
 80082bc:	4433      	add	r3, r6
 80082be:	6023      	str	r3, [r4, #0]
 80082c0:	2000      	movs	r0, #0
 80082c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80082c6:	462a      	mov	r2, r5
 80082c8:	f000 fe56 	bl	8008f78 <_realloc_r>
 80082cc:	4606      	mov	r6, r0
 80082ce:	2800      	cmp	r0, #0
 80082d0:	d1e0      	bne.n	8008294 <__ssputs_r+0x5c>
 80082d2:	6921      	ldr	r1, [r4, #16]
 80082d4:	4650      	mov	r0, sl
 80082d6:	f7ff feb7 	bl	8008048 <_free_r>
 80082da:	230c      	movs	r3, #12
 80082dc:	f8ca 3000 	str.w	r3, [sl]
 80082e0:	89a3      	ldrh	r3, [r4, #12]
 80082e2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80082e6:	81a3      	strh	r3, [r4, #12]
 80082e8:	f04f 30ff 	mov.w	r0, #4294967295
 80082ec:	e7e9      	b.n	80082c2 <__ssputs_r+0x8a>
	...

080082f0 <_svfiprintf_r>:
 80082f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80082f4:	4698      	mov	r8, r3
 80082f6:	898b      	ldrh	r3, [r1, #12]
 80082f8:	061b      	lsls	r3, r3, #24
 80082fa:	b09d      	sub	sp, #116	@ 0x74
 80082fc:	4607      	mov	r7, r0
 80082fe:	460d      	mov	r5, r1
 8008300:	4614      	mov	r4, r2
 8008302:	d510      	bpl.n	8008326 <_svfiprintf_r+0x36>
 8008304:	690b      	ldr	r3, [r1, #16]
 8008306:	b973      	cbnz	r3, 8008326 <_svfiprintf_r+0x36>
 8008308:	2140      	movs	r1, #64	@ 0x40
 800830a:	f7ff ff09 	bl	8008120 <_malloc_r>
 800830e:	6028      	str	r0, [r5, #0]
 8008310:	6128      	str	r0, [r5, #16]
 8008312:	b930      	cbnz	r0, 8008322 <_svfiprintf_r+0x32>
 8008314:	230c      	movs	r3, #12
 8008316:	603b      	str	r3, [r7, #0]
 8008318:	f04f 30ff 	mov.w	r0, #4294967295
 800831c:	b01d      	add	sp, #116	@ 0x74
 800831e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008322:	2340      	movs	r3, #64	@ 0x40
 8008324:	616b      	str	r3, [r5, #20]
 8008326:	2300      	movs	r3, #0
 8008328:	9309      	str	r3, [sp, #36]	@ 0x24
 800832a:	2320      	movs	r3, #32
 800832c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008330:	f8cd 800c 	str.w	r8, [sp, #12]
 8008334:	2330      	movs	r3, #48	@ 0x30
 8008336:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80084d4 <_svfiprintf_r+0x1e4>
 800833a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800833e:	f04f 0901 	mov.w	r9, #1
 8008342:	4623      	mov	r3, r4
 8008344:	469a      	mov	sl, r3
 8008346:	f813 2b01 	ldrb.w	r2, [r3], #1
 800834a:	b10a      	cbz	r2, 8008350 <_svfiprintf_r+0x60>
 800834c:	2a25      	cmp	r2, #37	@ 0x25
 800834e:	d1f9      	bne.n	8008344 <_svfiprintf_r+0x54>
 8008350:	ebba 0b04 	subs.w	fp, sl, r4
 8008354:	d00b      	beq.n	800836e <_svfiprintf_r+0x7e>
 8008356:	465b      	mov	r3, fp
 8008358:	4622      	mov	r2, r4
 800835a:	4629      	mov	r1, r5
 800835c:	4638      	mov	r0, r7
 800835e:	f7ff ff6b 	bl	8008238 <__ssputs_r>
 8008362:	3001      	adds	r0, #1
 8008364:	f000 80a7 	beq.w	80084b6 <_svfiprintf_r+0x1c6>
 8008368:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800836a:	445a      	add	r2, fp
 800836c:	9209      	str	r2, [sp, #36]	@ 0x24
 800836e:	f89a 3000 	ldrb.w	r3, [sl]
 8008372:	2b00      	cmp	r3, #0
 8008374:	f000 809f 	beq.w	80084b6 <_svfiprintf_r+0x1c6>
 8008378:	2300      	movs	r3, #0
 800837a:	f04f 32ff 	mov.w	r2, #4294967295
 800837e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008382:	f10a 0a01 	add.w	sl, sl, #1
 8008386:	9304      	str	r3, [sp, #16]
 8008388:	9307      	str	r3, [sp, #28]
 800838a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800838e:	931a      	str	r3, [sp, #104]	@ 0x68
 8008390:	4654      	mov	r4, sl
 8008392:	2205      	movs	r2, #5
 8008394:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008398:	484e      	ldr	r0, [pc, #312]	@ (80084d4 <_svfiprintf_r+0x1e4>)
 800839a:	f7f7 ff41 	bl	8000220 <memchr>
 800839e:	9a04      	ldr	r2, [sp, #16]
 80083a0:	b9d8      	cbnz	r0, 80083da <_svfiprintf_r+0xea>
 80083a2:	06d0      	lsls	r0, r2, #27
 80083a4:	bf44      	itt	mi
 80083a6:	2320      	movmi	r3, #32
 80083a8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80083ac:	0711      	lsls	r1, r2, #28
 80083ae:	bf44      	itt	mi
 80083b0:	232b      	movmi	r3, #43	@ 0x2b
 80083b2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80083b6:	f89a 3000 	ldrb.w	r3, [sl]
 80083ba:	2b2a      	cmp	r3, #42	@ 0x2a
 80083bc:	d015      	beq.n	80083ea <_svfiprintf_r+0xfa>
 80083be:	9a07      	ldr	r2, [sp, #28]
 80083c0:	4654      	mov	r4, sl
 80083c2:	2000      	movs	r0, #0
 80083c4:	f04f 0c0a 	mov.w	ip, #10
 80083c8:	4621      	mov	r1, r4
 80083ca:	f811 3b01 	ldrb.w	r3, [r1], #1
 80083ce:	3b30      	subs	r3, #48	@ 0x30
 80083d0:	2b09      	cmp	r3, #9
 80083d2:	d94b      	bls.n	800846c <_svfiprintf_r+0x17c>
 80083d4:	b1b0      	cbz	r0, 8008404 <_svfiprintf_r+0x114>
 80083d6:	9207      	str	r2, [sp, #28]
 80083d8:	e014      	b.n	8008404 <_svfiprintf_r+0x114>
 80083da:	eba0 0308 	sub.w	r3, r0, r8
 80083de:	fa09 f303 	lsl.w	r3, r9, r3
 80083e2:	4313      	orrs	r3, r2
 80083e4:	9304      	str	r3, [sp, #16]
 80083e6:	46a2      	mov	sl, r4
 80083e8:	e7d2      	b.n	8008390 <_svfiprintf_r+0xa0>
 80083ea:	9b03      	ldr	r3, [sp, #12]
 80083ec:	1d19      	adds	r1, r3, #4
 80083ee:	681b      	ldr	r3, [r3, #0]
 80083f0:	9103      	str	r1, [sp, #12]
 80083f2:	2b00      	cmp	r3, #0
 80083f4:	bfbb      	ittet	lt
 80083f6:	425b      	neglt	r3, r3
 80083f8:	f042 0202 	orrlt.w	r2, r2, #2
 80083fc:	9307      	strge	r3, [sp, #28]
 80083fe:	9307      	strlt	r3, [sp, #28]
 8008400:	bfb8      	it	lt
 8008402:	9204      	strlt	r2, [sp, #16]
 8008404:	7823      	ldrb	r3, [r4, #0]
 8008406:	2b2e      	cmp	r3, #46	@ 0x2e
 8008408:	d10a      	bne.n	8008420 <_svfiprintf_r+0x130>
 800840a:	7863      	ldrb	r3, [r4, #1]
 800840c:	2b2a      	cmp	r3, #42	@ 0x2a
 800840e:	d132      	bne.n	8008476 <_svfiprintf_r+0x186>
 8008410:	9b03      	ldr	r3, [sp, #12]
 8008412:	1d1a      	adds	r2, r3, #4
 8008414:	681b      	ldr	r3, [r3, #0]
 8008416:	9203      	str	r2, [sp, #12]
 8008418:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800841c:	3402      	adds	r4, #2
 800841e:	9305      	str	r3, [sp, #20]
 8008420:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80084e4 <_svfiprintf_r+0x1f4>
 8008424:	7821      	ldrb	r1, [r4, #0]
 8008426:	2203      	movs	r2, #3
 8008428:	4650      	mov	r0, sl
 800842a:	f7f7 fef9 	bl	8000220 <memchr>
 800842e:	b138      	cbz	r0, 8008440 <_svfiprintf_r+0x150>
 8008430:	9b04      	ldr	r3, [sp, #16]
 8008432:	eba0 000a 	sub.w	r0, r0, sl
 8008436:	2240      	movs	r2, #64	@ 0x40
 8008438:	4082      	lsls	r2, r0
 800843a:	4313      	orrs	r3, r2
 800843c:	3401      	adds	r4, #1
 800843e:	9304      	str	r3, [sp, #16]
 8008440:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008444:	4824      	ldr	r0, [pc, #144]	@ (80084d8 <_svfiprintf_r+0x1e8>)
 8008446:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800844a:	2206      	movs	r2, #6
 800844c:	f7f7 fee8 	bl	8000220 <memchr>
 8008450:	2800      	cmp	r0, #0
 8008452:	d036      	beq.n	80084c2 <_svfiprintf_r+0x1d2>
 8008454:	4b21      	ldr	r3, [pc, #132]	@ (80084dc <_svfiprintf_r+0x1ec>)
 8008456:	bb1b      	cbnz	r3, 80084a0 <_svfiprintf_r+0x1b0>
 8008458:	9b03      	ldr	r3, [sp, #12]
 800845a:	3307      	adds	r3, #7
 800845c:	f023 0307 	bic.w	r3, r3, #7
 8008460:	3308      	adds	r3, #8
 8008462:	9303      	str	r3, [sp, #12]
 8008464:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008466:	4433      	add	r3, r6
 8008468:	9309      	str	r3, [sp, #36]	@ 0x24
 800846a:	e76a      	b.n	8008342 <_svfiprintf_r+0x52>
 800846c:	fb0c 3202 	mla	r2, ip, r2, r3
 8008470:	460c      	mov	r4, r1
 8008472:	2001      	movs	r0, #1
 8008474:	e7a8      	b.n	80083c8 <_svfiprintf_r+0xd8>
 8008476:	2300      	movs	r3, #0
 8008478:	3401      	adds	r4, #1
 800847a:	9305      	str	r3, [sp, #20]
 800847c:	4619      	mov	r1, r3
 800847e:	f04f 0c0a 	mov.w	ip, #10
 8008482:	4620      	mov	r0, r4
 8008484:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008488:	3a30      	subs	r2, #48	@ 0x30
 800848a:	2a09      	cmp	r2, #9
 800848c:	d903      	bls.n	8008496 <_svfiprintf_r+0x1a6>
 800848e:	2b00      	cmp	r3, #0
 8008490:	d0c6      	beq.n	8008420 <_svfiprintf_r+0x130>
 8008492:	9105      	str	r1, [sp, #20]
 8008494:	e7c4      	b.n	8008420 <_svfiprintf_r+0x130>
 8008496:	fb0c 2101 	mla	r1, ip, r1, r2
 800849a:	4604      	mov	r4, r0
 800849c:	2301      	movs	r3, #1
 800849e:	e7f0      	b.n	8008482 <_svfiprintf_r+0x192>
 80084a0:	ab03      	add	r3, sp, #12
 80084a2:	9300      	str	r3, [sp, #0]
 80084a4:	462a      	mov	r2, r5
 80084a6:	4b0e      	ldr	r3, [pc, #56]	@ (80084e0 <_svfiprintf_r+0x1f0>)
 80084a8:	a904      	add	r1, sp, #16
 80084aa:	4638      	mov	r0, r7
 80084ac:	f3af 8000 	nop.w
 80084b0:	1c42      	adds	r2, r0, #1
 80084b2:	4606      	mov	r6, r0
 80084b4:	d1d6      	bne.n	8008464 <_svfiprintf_r+0x174>
 80084b6:	89ab      	ldrh	r3, [r5, #12]
 80084b8:	065b      	lsls	r3, r3, #25
 80084ba:	f53f af2d 	bmi.w	8008318 <_svfiprintf_r+0x28>
 80084be:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80084c0:	e72c      	b.n	800831c <_svfiprintf_r+0x2c>
 80084c2:	ab03      	add	r3, sp, #12
 80084c4:	9300      	str	r3, [sp, #0]
 80084c6:	462a      	mov	r2, r5
 80084c8:	4b05      	ldr	r3, [pc, #20]	@ (80084e0 <_svfiprintf_r+0x1f0>)
 80084ca:	a904      	add	r1, sp, #16
 80084cc:	4638      	mov	r0, r7
 80084ce:	f000 fa49 	bl	8008964 <_printf_i>
 80084d2:	e7ed      	b.n	80084b0 <_svfiprintf_r+0x1c0>
 80084d4:	080093ec 	.word	0x080093ec
 80084d8:	080093f6 	.word	0x080093f6
 80084dc:	00000000 	.word	0x00000000
 80084e0:	08008239 	.word	0x08008239
 80084e4:	080093f2 	.word	0x080093f2

080084e8 <_sungetc_r>:
 80084e8:	b538      	push	{r3, r4, r5, lr}
 80084ea:	1c4b      	adds	r3, r1, #1
 80084ec:	4614      	mov	r4, r2
 80084ee:	d103      	bne.n	80084f8 <_sungetc_r+0x10>
 80084f0:	f04f 35ff 	mov.w	r5, #4294967295
 80084f4:	4628      	mov	r0, r5
 80084f6:	bd38      	pop	{r3, r4, r5, pc}
 80084f8:	8993      	ldrh	r3, [r2, #12]
 80084fa:	f023 0320 	bic.w	r3, r3, #32
 80084fe:	8193      	strh	r3, [r2, #12]
 8008500:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8008502:	6852      	ldr	r2, [r2, #4]
 8008504:	b2cd      	uxtb	r5, r1
 8008506:	b18b      	cbz	r3, 800852c <_sungetc_r+0x44>
 8008508:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 800850a:	4293      	cmp	r3, r2
 800850c:	dd08      	ble.n	8008520 <_sungetc_r+0x38>
 800850e:	6823      	ldr	r3, [r4, #0]
 8008510:	1e5a      	subs	r2, r3, #1
 8008512:	6022      	str	r2, [r4, #0]
 8008514:	f803 5c01 	strb.w	r5, [r3, #-1]
 8008518:	6863      	ldr	r3, [r4, #4]
 800851a:	3301      	adds	r3, #1
 800851c:	6063      	str	r3, [r4, #4]
 800851e:	e7e9      	b.n	80084f4 <_sungetc_r+0xc>
 8008520:	4621      	mov	r1, r4
 8008522:	f000 fcc4 	bl	8008eae <__submore>
 8008526:	2800      	cmp	r0, #0
 8008528:	d0f1      	beq.n	800850e <_sungetc_r+0x26>
 800852a:	e7e1      	b.n	80084f0 <_sungetc_r+0x8>
 800852c:	6921      	ldr	r1, [r4, #16]
 800852e:	6823      	ldr	r3, [r4, #0]
 8008530:	b151      	cbz	r1, 8008548 <_sungetc_r+0x60>
 8008532:	4299      	cmp	r1, r3
 8008534:	d208      	bcs.n	8008548 <_sungetc_r+0x60>
 8008536:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 800853a:	42a9      	cmp	r1, r5
 800853c:	d104      	bne.n	8008548 <_sungetc_r+0x60>
 800853e:	3b01      	subs	r3, #1
 8008540:	3201      	adds	r2, #1
 8008542:	6023      	str	r3, [r4, #0]
 8008544:	6062      	str	r2, [r4, #4]
 8008546:	e7d5      	b.n	80084f4 <_sungetc_r+0xc>
 8008548:	e9c4 320f 	strd	r3, r2, [r4, #60]	@ 0x3c
 800854c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008550:	6363      	str	r3, [r4, #52]	@ 0x34
 8008552:	2303      	movs	r3, #3
 8008554:	63a3      	str	r3, [r4, #56]	@ 0x38
 8008556:	4623      	mov	r3, r4
 8008558:	f803 5f46 	strb.w	r5, [r3, #70]!
 800855c:	6023      	str	r3, [r4, #0]
 800855e:	2301      	movs	r3, #1
 8008560:	e7dc      	b.n	800851c <_sungetc_r+0x34>

08008562 <__ssrefill_r>:
 8008562:	b510      	push	{r4, lr}
 8008564:	460c      	mov	r4, r1
 8008566:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 8008568:	b169      	cbz	r1, 8008586 <__ssrefill_r+0x24>
 800856a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800856e:	4299      	cmp	r1, r3
 8008570:	d001      	beq.n	8008576 <__ssrefill_r+0x14>
 8008572:	f7ff fd69 	bl	8008048 <_free_r>
 8008576:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8008578:	6063      	str	r3, [r4, #4]
 800857a:	2000      	movs	r0, #0
 800857c:	6360      	str	r0, [r4, #52]	@ 0x34
 800857e:	b113      	cbz	r3, 8008586 <__ssrefill_r+0x24>
 8008580:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8008582:	6023      	str	r3, [r4, #0]
 8008584:	bd10      	pop	{r4, pc}
 8008586:	6923      	ldr	r3, [r4, #16]
 8008588:	6023      	str	r3, [r4, #0]
 800858a:	2300      	movs	r3, #0
 800858c:	6063      	str	r3, [r4, #4]
 800858e:	89a3      	ldrh	r3, [r4, #12]
 8008590:	f043 0320 	orr.w	r3, r3, #32
 8008594:	81a3      	strh	r3, [r4, #12]
 8008596:	f04f 30ff 	mov.w	r0, #4294967295
 800859a:	e7f3      	b.n	8008584 <__ssrefill_r+0x22>

0800859c <__ssvfiscanf_r>:
 800859c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80085a0:	460c      	mov	r4, r1
 80085a2:	f5ad 7d23 	sub.w	sp, sp, #652	@ 0x28c
 80085a6:	2100      	movs	r1, #0
 80085a8:	e9cd 1144 	strd	r1, r1, [sp, #272]	@ 0x110
 80085ac:	49a6      	ldr	r1, [pc, #664]	@ (8008848 <__ssvfiscanf_r+0x2ac>)
 80085ae:	91a0      	str	r1, [sp, #640]	@ 0x280
 80085b0:	f10d 0804 	add.w	r8, sp, #4
 80085b4:	49a5      	ldr	r1, [pc, #660]	@ (800884c <__ssvfiscanf_r+0x2b0>)
 80085b6:	4fa6      	ldr	r7, [pc, #664]	@ (8008850 <__ssvfiscanf_r+0x2b4>)
 80085b8:	f8cd 8118 	str.w	r8, [sp, #280]	@ 0x118
 80085bc:	4606      	mov	r6, r0
 80085be:	91a1      	str	r1, [sp, #644]	@ 0x284
 80085c0:	9300      	str	r3, [sp, #0]
 80085c2:	f892 9000 	ldrb.w	r9, [r2]
 80085c6:	f1b9 0f00 	cmp.w	r9, #0
 80085ca:	f000 8158 	beq.w	800887e <__ssvfiscanf_r+0x2e2>
 80085ce:	f817 3009 	ldrb.w	r3, [r7, r9]
 80085d2:	f013 0308 	ands.w	r3, r3, #8
 80085d6:	f102 0501 	add.w	r5, r2, #1
 80085da:	d019      	beq.n	8008610 <__ssvfiscanf_r+0x74>
 80085dc:	6863      	ldr	r3, [r4, #4]
 80085de:	2b00      	cmp	r3, #0
 80085e0:	dd0f      	ble.n	8008602 <__ssvfiscanf_r+0x66>
 80085e2:	6823      	ldr	r3, [r4, #0]
 80085e4:	781a      	ldrb	r2, [r3, #0]
 80085e6:	5cba      	ldrb	r2, [r7, r2]
 80085e8:	0712      	lsls	r2, r2, #28
 80085ea:	d401      	bmi.n	80085f0 <__ssvfiscanf_r+0x54>
 80085ec:	462a      	mov	r2, r5
 80085ee:	e7e8      	b.n	80085c2 <__ssvfiscanf_r+0x26>
 80085f0:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 80085f2:	3201      	adds	r2, #1
 80085f4:	9245      	str	r2, [sp, #276]	@ 0x114
 80085f6:	6862      	ldr	r2, [r4, #4]
 80085f8:	3301      	adds	r3, #1
 80085fa:	3a01      	subs	r2, #1
 80085fc:	6062      	str	r2, [r4, #4]
 80085fe:	6023      	str	r3, [r4, #0]
 8008600:	e7ec      	b.n	80085dc <__ssvfiscanf_r+0x40>
 8008602:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8008604:	4621      	mov	r1, r4
 8008606:	4630      	mov	r0, r6
 8008608:	4798      	blx	r3
 800860a:	2800      	cmp	r0, #0
 800860c:	d0e9      	beq.n	80085e2 <__ssvfiscanf_r+0x46>
 800860e:	e7ed      	b.n	80085ec <__ssvfiscanf_r+0x50>
 8008610:	f1b9 0f25 	cmp.w	r9, #37	@ 0x25
 8008614:	f040 8085 	bne.w	8008722 <__ssvfiscanf_r+0x186>
 8008618:	9341      	str	r3, [sp, #260]	@ 0x104
 800861a:	9343      	str	r3, [sp, #268]	@ 0x10c
 800861c:	7853      	ldrb	r3, [r2, #1]
 800861e:	2b2a      	cmp	r3, #42	@ 0x2a
 8008620:	bf02      	ittt	eq
 8008622:	2310      	moveq	r3, #16
 8008624:	1c95      	addeq	r5, r2, #2
 8008626:	9341      	streq	r3, [sp, #260]	@ 0x104
 8008628:	220a      	movs	r2, #10
 800862a:	46aa      	mov	sl, r5
 800862c:	f81a 1b01 	ldrb.w	r1, [sl], #1
 8008630:	f1a1 0330 	sub.w	r3, r1, #48	@ 0x30
 8008634:	2b09      	cmp	r3, #9
 8008636:	d91e      	bls.n	8008676 <__ssvfiscanf_r+0xda>
 8008638:	f8df b218 	ldr.w	fp, [pc, #536]	@ 8008854 <__ssvfiscanf_r+0x2b8>
 800863c:	2203      	movs	r2, #3
 800863e:	4658      	mov	r0, fp
 8008640:	f7f7 fdee 	bl	8000220 <memchr>
 8008644:	b138      	cbz	r0, 8008656 <__ssvfiscanf_r+0xba>
 8008646:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 8008648:	eba0 000b 	sub.w	r0, r0, fp
 800864c:	2301      	movs	r3, #1
 800864e:	4083      	lsls	r3, r0
 8008650:	4313      	orrs	r3, r2
 8008652:	9341      	str	r3, [sp, #260]	@ 0x104
 8008654:	4655      	mov	r5, sl
 8008656:	f815 3b01 	ldrb.w	r3, [r5], #1
 800865a:	2b78      	cmp	r3, #120	@ 0x78
 800865c:	d806      	bhi.n	800866c <__ssvfiscanf_r+0xd0>
 800865e:	2b57      	cmp	r3, #87	@ 0x57
 8008660:	d810      	bhi.n	8008684 <__ssvfiscanf_r+0xe8>
 8008662:	2b25      	cmp	r3, #37	@ 0x25
 8008664:	d05d      	beq.n	8008722 <__ssvfiscanf_r+0x186>
 8008666:	d857      	bhi.n	8008718 <__ssvfiscanf_r+0x17c>
 8008668:	2b00      	cmp	r3, #0
 800866a:	d075      	beq.n	8008758 <__ssvfiscanf_r+0x1bc>
 800866c:	2303      	movs	r3, #3
 800866e:	9347      	str	r3, [sp, #284]	@ 0x11c
 8008670:	230a      	movs	r3, #10
 8008672:	9342      	str	r3, [sp, #264]	@ 0x108
 8008674:	e088      	b.n	8008788 <__ssvfiscanf_r+0x1ec>
 8008676:	9b43      	ldr	r3, [sp, #268]	@ 0x10c
 8008678:	fb02 1103 	mla	r1, r2, r3, r1
 800867c:	3930      	subs	r1, #48	@ 0x30
 800867e:	9143      	str	r1, [sp, #268]	@ 0x10c
 8008680:	4655      	mov	r5, sl
 8008682:	e7d2      	b.n	800862a <__ssvfiscanf_r+0x8e>
 8008684:	f1a3 0258 	sub.w	r2, r3, #88	@ 0x58
 8008688:	2a20      	cmp	r2, #32
 800868a:	d8ef      	bhi.n	800866c <__ssvfiscanf_r+0xd0>
 800868c:	a101      	add	r1, pc, #4	@ (adr r1, 8008694 <__ssvfiscanf_r+0xf8>)
 800868e:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8008692:	bf00      	nop
 8008694:	08008767 	.word	0x08008767
 8008698:	0800866d 	.word	0x0800866d
 800869c:	0800866d 	.word	0x0800866d
 80086a0:	080087c1 	.word	0x080087c1
 80086a4:	0800866d 	.word	0x0800866d
 80086a8:	0800866d 	.word	0x0800866d
 80086ac:	0800866d 	.word	0x0800866d
 80086b0:	0800866d 	.word	0x0800866d
 80086b4:	0800866d 	.word	0x0800866d
 80086b8:	0800866d 	.word	0x0800866d
 80086bc:	0800866d 	.word	0x0800866d
 80086c0:	080087d7 	.word	0x080087d7
 80086c4:	080087bd 	.word	0x080087bd
 80086c8:	0800871f 	.word	0x0800871f
 80086cc:	0800871f 	.word	0x0800871f
 80086d0:	0800871f 	.word	0x0800871f
 80086d4:	0800866d 	.word	0x0800866d
 80086d8:	08008779 	.word	0x08008779
 80086dc:	0800866d 	.word	0x0800866d
 80086e0:	0800866d 	.word	0x0800866d
 80086e4:	0800866d 	.word	0x0800866d
 80086e8:	0800866d 	.word	0x0800866d
 80086ec:	080087e7 	.word	0x080087e7
 80086f0:	08008781 	.word	0x08008781
 80086f4:	0800875f 	.word	0x0800875f
 80086f8:	0800866d 	.word	0x0800866d
 80086fc:	0800866d 	.word	0x0800866d
 8008700:	080087e3 	.word	0x080087e3
 8008704:	0800866d 	.word	0x0800866d
 8008708:	080087bd 	.word	0x080087bd
 800870c:	0800866d 	.word	0x0800866d
 8008710:	0800866d 	.word	0x0800866d
 8008714:	08008767 	.word	0x08008767
 8008718:	3b45      	subs	r3, #69	@ 0x45
 800871a:	2b02      	cmp	r3, #2
 800871c:	d8a6      	bhi.n	800866c <__ssvfiscanf_r+0xd0>
 800871e:	2305      	movs	r3, #5
 8008720:	e031      	b.n	8008786 <__ssvfiscanf_r+0x1ea>
 8008722:	6863      	ldr	r3, [r4, #4]
 8008724:	2b00      	cmp	r3, #0
 8008726:	dd0d      	ble.n	8008744 <__ssvfiscanf_r+0x1a8>
 8008728:	6823      	ldr	r3, [r4, #0]
 800872a:	781a      	ldrb	r2, [r3, #0]
 800872c:	454a      	cmp	r2, r9
 800872e:	f040 80a6 	bne.w	800887e <__ssvfiscanf_r+0x2e2>
 8008732:	3301      	adds	r3, #1
 8008734:	6862      	ldr	r2, [r4, #4]
 8008736:	6023      	str	r3, [r4, #0]
 8008738:	9b45      	ldr	r3, [sp, #276]	@ 0x114
 800873a:	3a01      	subs	r2, #1
 800873c:	3301      	adds	r3, #1
 800873e:	6062      	str	r2, [r4, #4]
 8008740:	9345      	str	r3, [sp, #276]	@ 0x114
 8008742:	e753      	b.n	80085ec <__ssvfiscanf_r+0x50>
 8008744:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8008746:	4621      	mov	r1, r4
 8008748:	4630      	mov	r0, r6
 800874a:	4798      	blx	r3
 800874c:	2800      	cmp	r0, #0
 800874e:	d0eb      	beq.n	8008728 <__ssvfiscanf_r+0x18c>
 8008750:	9844      	ldr	r0, [sp, #272]	@ 0x110
 8008752:	2800      	cmp	r0, #0
 8008754:	f040 808b 	bne.w	800886e <__ssvfiscanf_r+0x2d2>
 8008758:	f04f 30ff 	mov.w	r0, #4294967295
 800875c:	e08b      	b.n	8008876 <__ssvfiscanf_r+0x2da>
 800875e:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 8008760:	f042 0220 	orr.w	r2, r2, #32
 8008764:	9241      	str	r2, [sp, #260]	@ 0x104
 8008766:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 8008768:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800876c:	9241      	str	r2, [sp, #260]	@ 0x104
 800876e:	2210      	movs	r2, #16
 8008770:	2b6e      	cmp	r3, #110	@ 0x6e
 8008772:	9242      	str	r2, [sp, #264]	@ 0x108
 8008774:	d902      	bls.n	800877c <__ssvfiscanf_r+0x1e0>
 8008776:	e005      	b.n	8008784 <__ssvfiscanf_r+0x1e8>
 8008778:	2300      	movs	r3, #0
 800877a:	9342      	str	r3, [sp, #264]	@ 0x108
 800877c:	2303      	movs	r3, #3
 800877e:	e002      	b.n	8008786 <__ssvfiscanf_r+0x1ea>
 8008780:	2308      	movs	r3, #8
 8008782:	9342      	str	r3, [sp, #264]	@ 0x108
 8008784:	2304      	movs	r3, #4
 8008786:	9347      	str	r3, [sp, #284]	@ 0x11c
 8008788:	6863      	ldr	r3, [r4, #4]
 800878a:	2b00      	cmp	r3, #0
 800878c:	dd39      	ble.n	8008802 <__ssvfiscanf_r+0x266>
 800878e:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 8008790:	0659      	lsls	r1, r3, #25
 8008792:	d404      	bmi.n	800879e <__ssvfiscanf_r+0x202>
 8008794:	6823      	ldr	r3, [r4, #0]
 8008796:	781a      	ldrb	r2, [r3, #0]
 8008798:	5cba      	ldrb	r2, [r7, r2]
 800879a:	0712      	lsls	r2, r2, #28
 800879c:	d438      	bmi.n	8008810 <__ssvfiscanf_r+0x274>
 800879e:	9b47      	ldr	r3, [sp, #284]	@ 0x11c
 80087a0:	2b02      	cmp	r3, #2
 80087a2:	dc47      	bgt.n	8008834 <__ssvfiscanf_r+0x298>
 80087a4:	466b      	mov	r3, sp
 80087a6:	4622      	mov	r2, r4
 80087a8:	a941      	add	r1, sp, #260	@ 0x104
 80087aa:	4630      	mov	r0, r6
 80087ac:	f000 f9f8 	bl	8008ba0 <_scanf_chars>
 80087b0:	2801      	cmp	r0, #1
 80087b2:	d064      	beq.n	800887e <__ssvfiscanf_r+0x2e2>
 80087b4:	2802      	cmp	r0, #2
 80087b6:	f47f af19 	bne.w	80085ec <__ssvfiscanf_r+0x50>
 80087ba:	e7c9      	b.n	8008750 <__ssvfiscanf_r+0x1b4>
 80087bc:	220a      	movs	r2, #10
 80087be:	e7d7      	b.n	8008770 <__ssvfiscanf_r+0x1d4>
 80087c0:	4629      	mov	r1, r5
 80087c2:	4640      	mov	r0, r8
 80087c4:	f000 fb3a 	bl	8008e3c <__sccl>
 80087c8:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 80087ca:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80087ce:	9341      	str	r3, [sp, #260]	@ 0x104
 80087d0:	4605      	mov	r5, r0
 80087d2:	2301      	movs	r3, #1
 80087d4:	e7d7      	b.n	8008786 <__ssvfiscanf_r+0x1ea>
 80087d6:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 80087d8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80087dc:	9341      	str	r3, [sp, #260]	@ 0x104
 80087de:	2300      	movs	r3, #0
 80087e0:	e7d1      	b.n	8008786 <__ssvfiscanf_r+0x1ea>
 80087e2:	2302      	movs	r3, #2
 80087e4:	e7cf      	b.n	8008786 <__ssvfiscanf_r+0x1ea>
 80087e6:	9841      	ldr	r0, [sp, #260]	@ 0x104
 80087e8:	06c3      	lsls	r3, r0, #27
 80087ea:	f53f aeff 	bmi.w	80085ec <__ssvfiscanf_r+0x50>
 80087ee:	9b00      	ldr	r3, [sp, #0]
 80087f0:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 80087f2:	1d19      	adds	r1, r3, #4
 80087f4:	9100      	str	r1, [sp, #0]
 80087f6:	681b      	ldr	r3, [r3, #0]
 80087f8:	07c0      	lsls	r0, r0, #31
 80087fa:	bf4c      	ite	mi
 80087fc:	801a      	strhmi	r2, [r3, #0]
 80087fe:	601a      	strpl	r2, [r3, #0]
 8008800:	e6f4      	b.n	80085ec <__ssvfiscanf_r+0x50>
 8008802:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8008804:	4621      	mov	r1, r4
 8008806:	4630      	mov	r0, r6
 8008808:	4798      	blx	r3
 800880a:	2800      	cmp	r0, #0
 800880c:	d0bf      	beq.n	800878e <__ssvfiscanf_r+0x1f2>
 800880e:	e79f      	b.n	8008750 <__ssvfiscanf_r+0x1b4>
 8008810:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 8008812:	3201      	adds	r2, #1
 8008814:	9245      	str	r2, [sp, #276]	@ 0x114
 8008816:	6862      	ldr	r2, [r4, #4]
 8008818:	3a01      	subs	r2, #1
 800881a:	2a00      	cmp	r2, #0
 800881c:	6062      	str	r2, [r4, #4]
 800881e:	dd02      	ble.n	8008826 <__ssvfiscanf_r+0x28a>
 8008820:	3301      	adds	r3, #1
 8008822:	6023      	str	r3, [r4, #0]
 8008824:	e7b6      	b.n	8008794 <__ssvfiscanf_r+0x1f8>
 8008826:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8008828:	4621      	mov	r1, r4
 800882a:	4630      	mov	r0, r6
 800882c:	4798      	blx	r3
 800882e:	2800      	cmp	r0, #0
 8008830:	d0b0      	beq.n	8008794 <__ssvfiscanf_r+0x1f8>
 8008832:	e78d      	b.n	8008750 <__ssvfiscanf_r+0x1b4>
 8008834:	2b04      	cmp	r3, #4
 8008836:	dc0f      	bgt.n	8008858 <__ssvfiscanf_r+0x2bc>
 8008838:	466b      	mov	r3, sp
 800883a:	4622      	mov	r2, r4
 800883c:	a941      	add	r1, sp, #260	@ 0x104
 800883e:	4630      	mov	r0, r6
 8008840:	f000 fa08 	bl	8008c54 <_scanf_i>
 8008844:	e7b4      	b.n	80087b0 <__ssvfiscanf_r+0x214>
 8008846:	bf00      	nop
 8008848:	080084e9 	.word	0x080084e9
 800884c:	08008563 	.word	0x08008563
 8008850:	0800943b 	.word	0x0800943b
 8008854:	080093f2 	.word	0x080093f2
 8008858:	4b0a      	ldr	r3, [pc, #40]	@ (8008884 <__ssvfiscanf_r+0x2e8>)
 800885a:	2b00      	cmp	r3, #0
 800885c:	f43f aec6 	beq.w	80085ec <__ssvfiscanf_r+0x50>
 8008860:	466b      	mov	r3, sp
 8008862:	4622      	mov	r2, r4
 8008864:	a941      	add	r1, sp, #260	@ 0x104
 8008866:	4630      	mov	r0, r6
 8008868:	f3af 8000 	nop.w
 800886c:	e7a0      	b.n	80087b0 <__ssvfiscanf_r+0x214>
 800886e:	89a3      	ldrh	r3, [r4, #12]
 8008870:	065b      	lsls	r3, r3, #25
 8008872:	f53f af71 	bmi.w	8008758 <__ssvfiscanf_r+0x1bc>
 8008876:	f50d 7d23 	add.w	sp, sp, #652	@ 0x28c
 800887a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800887e:	9844      	ldr	r0, [sp, #272]	@ 0x110
 8008880:	e7f9      	b.n	8008876 <__ssvfiscanf_r+0x2da>
 8008882:	bf00      	nop
 8008884:	00000000 	.word	0x00000000

08008888 <_printf_common>:
 8008888:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800888c:	4616      	mov	r6, r2
 800888e:	4698      	mov	r8, r3
 8008890:	688a      	ldr	r2, [r1, #8]
 8008892:	690b      	ldr	r3, [r1, #16]
 8008894:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8008898:	4293      	cmp	r3, r2
 800889a:	bfb8      	it	lt
 800889c:	4613      	movlt	r3, r2
 800889e:	6033      	str	r3, [r6, #0]
 80088a0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80088a4:	4607      	mov	r7, r0
 80088a6:	460c      	mov	r4, r1
 80088a8:	b10a      	cbz	r2, 80088ae <_printf_common+0x26>
 80088aa:	3301      	adds	r3, #1
 80088ac:	6033      	str	r3, [r6, #0]
 80088ae:	6823      	ldr	r3, [r4, #0]
 80088b0:	0699      	lsls	r1, r3, #26
 80088b2:	bf42      	ittt	mi
 80088b4:	6833      	ldrmi	r3, [r6, #0]
 80088b6:	3302      	addmi	r3, #2
 80088b8:	6033      	strmi	r3, [r6, #0]
 80088ba:	6825      	ldr	r5, [r4, #0]
 80088bc:	f015 0506 	ands.w	r5, r5, #6
 80088c0:	d106      	bne.n	80088d0 <_printf_common+0x48>
 80088c2:	f104 0a19 	add.w	sl, r4, #25
 80088c6:	68e3      	ldr	r3, [r4, #12]
 80088c8:	6832      	ldr	r2, [r6, #0]
 80088ca:	1a9b      	subs	r3, r3, r2
 80088cc:	42ab      	cmp	r3, r5
 80088ce:	dc26      	bgt.n	800891e <_printf_common+0x96>
 80088d0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80088d4:	6822      	ldr	r2, [r4, #0]
 80088d6:	3b00      	subs	r3, #0
 80088d8:	bf18      	it	ne
 80088da:	2301      	movne	r3, #1
 80088dc:	0692      	lsls	r2, r2, #26
 80088de:	d42b      	bmi.n	8008938 <_printf_common+0xb0>
 80088e0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80088e4:	4641      	mov	r1, r8
 80088e6:	4638      	mov	r0, r7
 80088e8:	47c8      	blx	r9
 80088ea:	3001      	adds	r0, #1
 80088ec:	d01e      	beq.n	800892c <_printf_common+0xa4>
 80088ee:	6823      	ldr	r3, [r4, #0]
 80088f0:	6922      	ldr	r2, [r4, #16]
 80088f2:	f003 0306 	and.w	r3, r3, #6
 80088f6:	2b04      	cmp	r3, #4
 80088f8:	bf02      	ittt	eq
 80088fa:	68e5      	ldreq	r5, [r4, #12]
 80088fc:	6833      	ldreq	r3, [r6, #0]
 80088fe:	1aed      	subeq	r5, r5, r3
 8008900:	68a3      	ldr	r3, [r4, #8]
 8008902:	bf0c      	ite	eq
 8008904:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008908:	2500      	movne	r5, #0
 800890a:	4293      	cmp	r3, r2
 800890c:	bfc4      	itt	gt
 800890e:	1a9b      	subgt	r3, r3, r2
 8008910:	18ed      	addgt	r5, r5, r3
 8008912:	2600      	movs	r6, #0
 8008914:	341a      	adds	r4, #26
 8008916:	42b5      	cmp	r5, r6
 8008918:	d11a      	bne.n	8008950 <_printf_common+0xc8>
 800891a:	2000      	movs	r0, #0
 800891c:	e008      	b.n	8008930 <_printf_common+0xa8>
 800891e:	2301      	movs	r3, #1
 8008920:	4652      	mov	r2, sl
 8008922:	4641      	mov	r1, r8
 8008924:	4638      	mov	r0, r7
 8008926:	47c8      	blx	r9
 8008928:	3001      	adds	r0, #1
 800892a:	d103      	bne.n	8008934 <_printf_common+0xac>
 800892c:	f04f 30ff 	mov.w	r0, #4294967295
 8008930:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008934:	3501      	adds	r5, #1
 8008936:	e7c6      	b.n	80088c6 <_printf_common+0x3e>
 8008938:	18e1      	adds	r1, r4, r3
 800893a:	1c5a      	adds	r2, r3, #1
 800893c:	2030      	movs	r0, #48	@ 0x30
 800893e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8008942:	4422      	add	r2, r4
 8008944:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8008948:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800894c:	3302      	adds	r3, #2
 800894e:	e7c7      	b.n	80088e0 <_printf_common+0x58>
 8008950:	2301      	movs	r3, #1
 8008952:	4622      	mov	r2, r4
 8008954:	4641      	mov	r1, r8
 8008956:	4638      	mov	r0, r7
 8008958:	47c8      	blx	r9
 800895a:	3001      	adds	r0, #1
 800895c:	d0e6      	beq.n	800892c <_printf_common+0xa4>
 800895e:	3601      	adds	r6, #1
 8008960:	e7d9      	b.n	8008916 <_printf_common+0x8e>
	...

08008964 <_printf_i>:
 8008964:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008968:	7e0f      	ldrb	r7, [r1, #24]
 800896a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800896c:	2f78      	cmp	r7, #120	@ 0x78
 800896e:	4691      	mov	r9, r2
 8008970:	4680      	mov	r8, r0
 8008972:	460c      	mov	r4, r1
 8008974:	469a      	mov	sl, r3
 8008976:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800897a:	d807      	bhi.n	800898c <_printf_i+0x28>
 800897c:	2f62      	cmp	r7, #98	@ 0x62
 800897e:	d80a      	bhi.n	8008996 <_printf_i+0x32>
 8008980:	2f00      	cmp	r7, #0
 8008982:	f000 80d1 	beq.w	8008b28 <_printf_i+0x1c4>
 8008986:	2f58      	cmp	r7, #88	@ 0x58
 8008988:	f000 80b8 	beq.w	8008afc <_printf_i+0x198>
 800898c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008990:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8008994:	e03a      	b.n	8008a0c <_printf_i+0xa8>
 8008996:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800899a:	2b15      	cmp	r3, #21
 800899c:	d8f6      	bhi.n	800898c <_printf_i+0x28>
 800899e:	a101      	add	r1, pc, #4	@ (adr r1, 80089a4 <_printf_i+0x40>)
 80089a0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80089a4:	080089fd 	.word	0x080089fd
 80089a8:	08008a11 	.word	0x08008a11
 80089ac:	0800898d 	.word	0x0800898d
 80089b0:	0800898d 	.word	0x0800898d
 80089b4:	0800898d 	.word	0x0800898d
 80089b8:	0800898d 	.word	0x0800898d
 80089bc:	08008a11 	.word	0x08008a11
 80089c0:	0800898d 	.word	0x0800898d
 80089c4:	0800898d 	.word	0x0800898d
 80089c8:	0800898d 	.word	0x0800898d
 80089cc:	0800898d 	.word	0x0800898d
 80089d0:	08008b0f 	.word	0x08008b0f
 80089d4:	08008a3b 	.word	0x08008a3b
 80089d8:	08008ac9 	.word	0x08008ac9
 80089dc:	0800898d 	.word	0x0800898d
 80089e0:	0800898d 	.word	0x0800898d
 80089e4:	08008b31 	.word	0x08008b31
 80089e8:	0800898d 	.word	0x0800898d
 80089ec:	08008a3b 	.word	0x08008a3b
 80089f0:	0800898d 	.word	0x0800898d
 80089f4:	0800898d 	.word	0x0800898d
 80089f8:	08008ad1 	.word	0x08008ad1
 80089fc:	6833      	ldr	r3, [r6, #0]
 80089fe:	1d1a      	adds	r2, r3, #4
 8008a00:	681b      	ldr	r3, [r3, #0]
 8008a02:	6032      	str	r2, [r6, #0]
 8008a04:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008a08:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8008a0c:	2301      	movs	r3, #1
 8008a0e:	e09c      	b.n	8008b4a <_printf_i+0x1e6>
 8008a10:	6833      	ldr	r3, [r6, #0]
 8008a12:	6820      	ldr	r0, [r4, #0]
 8008a14:	1d19      	adds	r1, r3, #4
 8008a16:	6031      	str	r1, [r6, #0]
 8008a18:	0606      	lsls	r6, r0, #24
 8008a1a:	d501      	bpl.n	8008a20 <_printf_i+0xbc>
 8008a1c:	681d      	ldr	r5, [r3, #0]
 8008a1e:	e003      	b.n	8008a28 <_printf_i+0xc4>
 8008a20:	0645      	lsls	r5, r0, #25
 8008a22:	d5fb      	bpl.n	8008a1c <_printf_i+0xb8>
 8008a24:	f9b3 5000 	ldrsh.w	r5, [r3]
 8008a28:	2d00      	cmp	r5, #0
 8008a2a:	da03      	bge.n	8008a34 <_printf_i+0xd0>
 8008a2c:	232d      	movs	r3, #45	@ 0x2d
 8008a2e:	426d      	negs	r5, r5
 8008a30:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008a34:	4858      	ldr	r0, [pc, #352]	@ (8008b98 <_printf_i+0x234>)
 8008a36:	230a      	movs	r3, #10
 8008a38:	e011      	b.n	8008a5e <_printf_i+0xfa>
 8008a3a:	6821      	ldr	r1, [r4, #0]
 8008a3c:	6833      	ldr	r3, [r6, #0]
 8008a3e:	0608      	lsls	r0, r1, #24
 8008a40:	f853 5b04 	ldr.w	r5, [r3], #4
 8008a44:	d402      	bmi.n	8008a4c <_printf_i+0xe8>
 8008a46:	0649      	lsls	r1, r1, #25
 8008a48:	bf48      	it	mi
 8008a4a:	b2ad      	uxthmi	r5, r5
 8008a4c:	2f6f      	cmp	r7, #111	@ 0x6f
 8008a4e:	4852      	ldr	r0, [pc, #328]	@ (8008b98 <_printf_i+0x234>)
 8008a50:	6033      	str	r3, [r6, #0]
 8008a52:	bf14      	ite	ne
 8008a54:	230a      	movne	r3, #10
 8008a56:	2308      	moveq	r3, #8
 8008a58:	2100      	movs	r1, #0
 8008a5a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8008a5e:	6866      	ldr	r6, [r4, #4]
 8008a60:	60a6      	str	r6, [r4, #8]
 8008a62:	2e00      	cmp	r6, #0
 8008a64:	db05      	blt.n	8008a72 <_printf_i+0x10e>
 8008a66:	6821      	ldr	r1, [r4, #0]
 8008a68:	432e      	orrs	r6, r5
 8008a6a:	f021 0104 	bic.w	r1, r1, #4
 8008a6e:	6021      	str	r1, [r4, #0]
 8008a70:	d04b      	beq.n	8008b0a <_printf_i+0x1a6>
 8008a72:	4616      	mov	r6, r2
 8008a74:	fbb5 f1f3 	udiv	r1, r5, r3
 8008a78:	fb03 5711 	mls	r7, r3, r1, r5
 8008a7c:	5dc7      	ldrb	r7, [r0, r7]
 8008a7e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8008a82:	462f      	mov	r7, r5
 8008a84:	42bb      	cmp	r3, r7
 8008a86:	460d      	mov	r5, r1
 8008a88:	d9f4      	bls.n	8008a74 <_printf_i+0x110>
 8008a8a:	2b08      	cmp	r3, #8
 8008a8c:	d10b      	bne.n	8008aa6 <_printf_i+0x142>
 8008a8e:	6823      	ldr	r3, [r4, #0]
 8008a90:	07df      	lsls	r7, r3, #31
 8008a92:	d508      	bpl.n	8008aa6 <_printf_i+0x142>
 8008a94:	6923      	ldr	r3, [r4, #16]
 8008a96:	6861      	ldr	r1, [r4, #4]
 8008a98:	4299      	cmp	r1, r3
 8008a9a:	bfde      	ittt	le
 8008a9c:	2330      	movle	r3, #48	@ 0x30
 8008a9e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8008aa2:	f106 36ff 	addle.w	r6, r6, #4294967295
 8008aa6:	1b92      	subs	r2, r2, r6
 8008aa8:	6122      	str	r2, [r4, #16]
 8008aaa:	f8cd a000 	str.w	sl, [sp]
 8008aae:	464b      	mov	r3, r9
 8008ab0:	aa03      	add	r2, sp, #12
 8008ab2:	4621      	mov	r1, r4
 8008ab4:	4640      	mov	r0, r8
 8008ab6:	f7ff fee7 	bl	8008888 <_printf_common>
 8008aba:	3001      	adds	r0, #1
 8008abc:	d14a      	bne.n	8008b54 <_printf_i+0x1f0>
 8008abe:	f04f 30ff 	mov.w	r0, #4294967295
 8008ac2:	b004      	add	sp, #16
 8008ac4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008ac8:	6823      	ldr	r3, [r4, #0]
 8008aca:	f043 0320 	orr.w	r3, r3, #32
 8008ace:	6023      	str	r3, [r4, #0]
 8008ad0:	4832      	ldr	r0, [pc, #200]	@ (8008b9c <_printf_i+0x238>)
 8008ad2:	2778      	movs	r7, #120	@ 0x78
 8008ad4:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8008ad8:	6823      	ldr	r3, [r4, #0]
 8008ada:	6831      	ldr	r1, [r6, #0]
 8008adc:	061f      	lsls	r7, r3, #24
 8008ade:	f851 5b04 	ldr.w	r5, [r1], #4
 8008ae2:	d402      	bmi.n	8008aea <_printf_i+0x186>
 8008ae4:	065f      	lsls	r7, r3, #25
 8008ae6:	bf48      	it	mi
 8008ae8:	b2ad      	uxthmi	r5, r5
 8008aea:	6031      	str	r1, [r6, #0]
 8008aec:	07d9      	lsls	r1, r3, #31
 8008aee:	bf44      	itt	mi
 8008af0:	f043 0320 	orrmi.w	r3, r3, #32
 8008af4:	6023      	strmi	r3, [r4, #0]
 8008af6:	b11d      	cbz	r5, 8008b00 <_printf_i+0x19c>
 8008af8:	2310      	movs	r3, #16
 8008afa:	e7ad      	b.n	8008a58 <_printf_i+0xf4>
 8008afc:	4826      	ldr	r0, [pc, #152]	@ (8008b98 <_printf_i+0x234>)
 8008afe:	e7e9      	b.n	8008ad4 <_printf_i+0x170>
 8008b00:	6823      	ldr	r3, [r4, #0]
 8008b02:	f023 0320 	bic.w	r3, r3, #32
 8008b06:	6023      	str	r3, [r4, #0]
 8008b08:	e7f6      	b.n	8008af8 <_printf_i+0x194>
 8008b0a:	4616      	mov	r6, r2
 8008b0c:	e7bd      	b.n	8008a8a <_printf_i+0x126>
 8008b0e:	6833      	ldr	r3, [r6, #0]
 8008b10:	6825      	ldr	r5, [r4, #0]
 8008b12:	6961      	ldr	r1, [r4, #20]
 8008b14:	1d18      	adds	r0, r3, #4
 8008b16:	6030      	str	r0, [r6, #0]
 8008b18:	062e      	lsls	r6, r5, #24
 8008b1a:	681b      	ldr	r3, [r3, #0]
 8008b1c:	d501      	bpl.n	8008b22 <_printf_i+0x1be>
 8008b1e:	6019      	str	r1, [r3, #0]
 8008b20:	e002      	b.n	8008b28 <_printf_i+0x1c4>
 8008b22:	0668      	lsls	r0, r5, #25
 8008b24:	d5fb      	bpl.n	8008b1e <_printf_i+0x1ba>
 8008b26:	8019      	strh	r1, [r3, #0]
 8008b28:	2300      	movs	r3, #0
 8008b2a:	6123      	str	r3, [r4, #16]
 8008b2c:	4616      	mov	r6, r2
 8008b2e:	e7bc      	b.n	8008aaa <_printf_i+0x146>
 8008b30:	6833      	ldr	r3, [r6, #0]
 8008b32:	1d1a      	adds	r2, r3, #4
 8008b34:	6032      	str	r2, [r6, #0]
 8008b36:	681e      	ldr	r6, [r3, #0]
 8008b38:	6862      	ldr	r2, [r4, #4]
 8008b3a:	2100      	movs	r1, #0
 8008b3c:	4630      	mov	r0, r6
 8008b3e:	f7f7 fb6f 	bl	8000220 <memchr>
 8008b42:	b108      	cbz	r0, 8008b48 <_printf_i+0x1e4>
 8008b44:	1b80      	subs	r0, r0, r6
 8008b46:	6060      	str	r0, [r4, #4]
 8008b48:	6863      	ldr	r3, [r4, #4]
 8008b4a:	6123      	str	r3, [r4, #16]
 8008b4c:	2300      	movs	r3, #0
 8008b4e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008b52:	e7aa      	b.n	8008aaa <_printf_i+0x146>
 8008b54:	6923      	ldr	r3, [r4, #16]
 8008b56:	4632      	mov	r2, r6
 8008b58:	4649      	mov	r1, r9
 8008b5a:	4640      	mov	r0, r8
 8008b5c:	47d0      	blx	sl
 8008b5e:	3001      	adds	r0, #1
 8008b60:	d0ad      	beq.n	8008abe <_printf_i+0x15a>
 8008b62:	6823      	ldr	r3, [r4, #0]
 8008b64:	079b      	lsls	r3, r3, #30
 8008b66:	d413      	bmi.n	8008b90 <_printf_i+0x22c>
 8008b68:	68e0      	ldr	r0, [r4, #12]
 8008b6a:	9b03      	ldr	r3, [sp, #12]
 8008b6c:	4298      	cmp	r0, r3
 8008b6e:	bfb8      	it	lt
 8008b70:	4618      	movlt	r0, r3
 8008b72:	e7a6      	b.n	8008ac2 <_printf_i+0x15e>
 8008b74:	2301      	movs	r3, #1
 8008b76:	4632      	mov	r2, r6
 8008b78:	4649      	mov	r1, r9
 8008b7a:	4640      	mov	r0, r8
 8008b7c:	47d0      	blx	sl
 8008b7e:	3001      	adds	r0, #1
 8008b80:	d09d      	beq.n	8008abe <_printf_i+0x15a>
 8008b82:	3501      	adds	r5, #1
 8008b84:	68e3      	ldr	r3, [r4, #12]
 8008b86:	9903      	ldr	r1, [sp, #12]
 8008b88:	1a5b      	subs	r3, r3, r1
 8008b8a:	42ab      	cmp	r3, r5
 8008b8c:	dcf2      	bgt.n	8008b74 <_printf_i+0x210>
 8008b8e:	e7eb      	b.n	8008b68 <_printf_i+0x204>
 8008b90:	2500      	movs	r5, #0
 8008b92:	f104 0619 	add.w	r6, r4, #25
 8008b96:	e7f5      	b.n	8008b84 <_printf_i+0x220>
 8008b98:	080093fd 	.word	0x080093fd
 8008b9c:	0800940e 	.word	0x0800940e

08008ba0 <_scanf_chars>:
 8008ba0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008ba4:	4615      	mov	r5, r2
 8008ba6:	688a      	ldr	r2, [r1, #8]
 8008ba8:	4680      	mov	r8, r0
 8008baa:	460c      	mov	r4, r1
 8008bac:	b932      	cbnz	r2, 8008bbc <_scanf_chars+0x1c>
 8008bae:	698a      	ldr	r2, [r1, #24]
 8008bb0:	2a00      	cmp	r2, #0
 8008bb2:	bf14      	ite	ne
 8008bb4:	f04f 32ff 	movne.w	r2, #4294967295
 8008bb8:	2201      	moveq	r2, #1
 8008bba:	608a      	str	r2, [r1, #8]
 8008bbc:	6822      	ldr	r2, [r4, #0]
 8008bbe:	f8df 9090 	ldr.w	r9, [pc, #144]	@ 8008c50 <_scanf_chars+0xb0>
 8008bc2:	06d1      	lsls	r1, r2, #27
 8008bc4:	bf5f      	itttt	pl
 8008bc6:	681a      	ldrpl	r2, [r3, #0]
 8008bc8:	1d11      	addpl	r1, r2, #4
 8008bca:	6019      	strpl	r1, [r3, #0]
 8008bcc:	6816      	ldrpl	r6, [r2, #0]
 8008bce:	2700      	movs	r7, #0
 8008bd0:	69a0      	ldr	r0, [r4, #24]
 8008bd2:	b188      	cbz	r0, 8008bf8 <_scanf_chars+0x58>
 8008bd4:	2801      	cmp	r0, #1
 8008bd6:	d107      	bne.n	8008be8 <_scanf_chars+0x48>
 8008bd8:	682b      	ldr	r3, [r5, #0]
 8008bda:	781a      	ldrb	r2, [r3, #0]
 8008bdc:	6963      	ldr	r3, [r4, #20]
 8008bde:	5c9b      	ldrb	r3, [r3, r2]
 8008be0:	b953      	cbnz	r3, 8008bf8 <_scanf_chars+0x58>
 8008be2:	2f00      	cmp	r7, #0
 8008be4:	d031      	beq.n	8008c4a <_scanf_chars+0xaa>
 8008be6:	e022      	b.n	8008c2e <_scanf_chars+0x8e>
 8008be8:	2802      	cmp	r0, #2
 8008bea:	d120      	bne.n	8008c2e <_scanf_chars+0x8e>
 8008bec:	682b      	ldr	r3, [r5, #0]
 8008bee:	781b      	ldrb	r3, [r3, #0]
 8008bf0:	f819 3003 	ldrb.w	r3, [r9, r3]
 8008bf4:	071b      	lsls	r3, r3, #28
 8008bf6:	d41a      	bmi.n	8008c2e <_scanf_chars+0x8e>
 8008bf8:	6823      	ldr	r3, [r4, #0]
 8008bfa:	06da      	lsls	r2, r3, #27
 8008bfc:	bf5e      	ittt	pl
 8008bfe:	682b      	ldrpl	r3, [r5, #0]
 8008c00:	781b      	ldrbpl	r3, [r3, #0]
 8008c02:	f806 3b01 	strbpl.w	r3, [r6], #1
 8008c06:	682a      	ldr	r2, [r5, #0]
 8008c08:	686b      	ldr	r3, [r5, #4]
 8008c0a:	3201      	adds	r2, #1
 8008c0c:	602a      	str	r2, [r5, #0]
 8008c0e:	68a2      	ldr	r2, [r4, #8]
 8008c10:	3b01      	subs	r3, #1
 8008c12:	3a01      	subs	r2, #1
 8008c14:	606b      	str	r3, [r5, #4]
 8008c16:	3701      	adds	r7, #1
 8008c18:	60a2      	str	r2, [r4, #8]
 8008c1a:	b142      	cbz	r2, 8008c2e <_scanf_chars+0x8e>
 8008c1c:	2b00      	cmp	r3, #0
 8008c1e:	dcd7      	bgt.n	8008bd0 <_scanf_chars+0x30>
 8008c20:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8008c24:	4629      	mov	r1, r5
 8008c26:	4640      	mov	r0, r8
 8008c28:	4798      	blx	r3
 8008c2a:	2800      	cmp	r0, #0
 8008c2c:	d0d0      	beq.n	8008bd0 <_scanf_chars+0x30>
 8008c2e:	6823      	ldr	r3, [r4, #0]
 8008c30:	f013 0310 	ands.w	r3, r3, #16
 8008c34:	d105      	bne.n	8008c42 <_scanf_chars+0xa2>
 8008c36:	68e2      	ldr	r2, [r4, #12]
 8008c38:	3201      	adds	r2, #1
 8008c3a:	60e2      	str	r2, [r4, #12]
 8008c3c:	69a2      	ldr	r2, [r4, #24]
 8008c3e:	b102      	cbz	r2, 8008c42 <_scanf_chars+0xa2>
 8008c40:	7033      	strb	r3, [r6, #0]
 8008c42:	6923      	ldr	r3, [r4, #16]
 8008c44:	443b      	add	r3, r7
 8008c46:	6123      	str	r3, [r4, #16]
 8008c48:	2000      	movs	r0, #0
 8008c4a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008c4e:	bf00      	nop
 8008c50:	0800943b 	.word	0x0800943b

08008c54 <_scanf_i>:
 8008c54:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008c58:	4698      	mov	r8, r3
 8008c5a:	4b74      	ldr	r3, [pc, #464]	@ (8008e2c <_scanf_i+0x1d8>)
 8008c5c:	460c      	mov	r4, r1
 8008c5e:	4682      	mov	sl, r0
 8008c60:	4616      	mov	r6, r2
 8008c62:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8008c66:	b087      	sub	sp, #28
 8008c68:	ab03      	add	r3, sp, #12
 8008c6a:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8008c6e:	4b70      	ldr	r3, [pc, #448]	@ (8008e30 <_scanf_i+0x1dc>)
 8008c70:	69a1      	ldr	r1, [r4, #24]
 8008c72:	4a70      	ldr	r2, [pc, #448]	@ (8008e34 <_scanf_i+0x1e0>)
 8008c74:	2903      	cmp	r1, #3
 8008c76:	bf08      	it	eq
 8008c78:	461a      	moveq	r2, r3
 8008c7a:	68a3      	ldr	r3, [r4, #8]
 8008c7c:	9201      	str	r2, [sp, #4]
 8008c7e:	1e5a      	subs	r2, r3, #1
 8008c80:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8008c84:	bf88      	it	hi
 8008c86:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8008c8a:	4627      	mov	r7, r4
 8008c8c:	bf82      	ittt	hi
 8008c8e:	eb03 0905 	addhi.w	r9, r3, r5
 8008c92:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8008c96:	60a3      	strhi	r3, [r4, #8]
 8008c98:	f857 3b1c 	ldr.w	r3, [r7], #28
 8008c9c:	f443 6350 	orr.w	r3, r3, #3328	@ 0xd00
 8008ca0:	bf98      	it	ls
 8008ca2:	f04f 0900 	movls.w	r9, #0
 8008ca6:	6023      	str	r3, [r4, #0]
 8008ca8:	463d      	mov	r5, r7
 8008caa:	f04f 0b00 	mov.w	fp, #0
 8008cae:	6831      	ldr	r1, [r6, #0]
 8008cb0:	ab03      	add	r3, sp, #12
 8008cb2:	7809      	ldrb	r1, [r1, #0]
 8008cb4:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 8008cb8:	2202      	movs	r2, #2
 8008cba:	f7f7 fab1 	bl	8000220 <memchr>
 8008cbe:	b328      	cbz	r0, 8008d0c <_scanf_i+0xb8>
 8008cc0:	f1bb 0f01 	cmp.w	fp, #1
 8008cc4:	d159      	bne.n	8008d7a <_scanf_i+0x126>
 8008cc6:	6862      	ldr	r2, [r4, #4]
 8008cc8:	b92a      	cbnz	r2, 8008cd6 <_scanf_i+0x82>
 8008cca:	6822      	ldr	r2, [r4, #0]
 8008ccc:	2108      	movs	r1, #8
 8008cce:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008cd2:	6061      	str	r1, [r4, #4]
 8008cd4:	6022      	str	r2, [r4, #0]
 8008cd6:	6822      	ldr	r2, [r4, #0]
 8008cd8:	f422 62a0 	bic.w	r2, r2, #1280	@ 0x500
 8008cdc:	6022      	str	r2, [r4, #0]
 8008cde:	68a2      	ldr	r2, [r4, #8]
 8008ce0:	1e51      	subs	r1, r2, #1
 8008ce2:	60a1      	str	r1, [r4, #8]
 8008ce4:	b192      	cbz	r2, 8008d0c <_scanf_i+0xb8>
 8008ce6:	6832      	ldr	r2, [r6, #0]
 8008ce8:	1c51      	adds	r1, r2, #1
 8008cea:	6031      	str	r1, [r6, #0]
 8008cec:	7812      	ldrb	r2, [r2, #0]
 8008cee:	f805 2b01 	strb.w	r2, [r5], #1
 8008cf2:	6872      	ldr	r2, [r6, #4]
 8008cf4:	3a01      	subs	r2, #1
 8008cf6:	2a00      	cmp	r2, #0
 8008cf8:	6072      	str	r2, [r6, #4]
 8008cfa:	dc07      	bgt.n	8008d0c <_scanf_i+0xb8>
 8008cfc:	f8d4 2180 	ldr.w	r2, [r4, #384]	@ 0x180
 8008d00:	4631      	mov	r1, r6
 8008d02:	4650      	mov	r0, sl
 8008d04:	4790      	blx	r2
 8008d06:	2800      	cmp	r0, #0
 8008d08:	f040 8085 	bne.w	8008e16 <_scanf_i+0x1c2>
 8008d0c:	f10b 0b01 	add.w	fp, fp, #1
 8008d10:	f1bb 0f03 	cmp.w	fp, #3
 8008d14:	d1cb      	bne.n	8008cae <_scanf_i+0x5a>
 8008d16:	6863      	ldr	r3, [r4, #4]
 8008d18:	b90b      	cbnz	r3, 8008d1e <_scanf_i+0xca>
 8008d1a:	230a      	movs	r3, #10
 8008d1c:	6063      	str	r3, [r4, #4]
 8008d1e:	6863      	ldr	r3, [r4, #4]
 8008d20:	4945      	ldr	r1, [pc, #276]	@ (8008e38 <_scanf_i+0x1e4>)
 8008d22:	6960      	ldr	r0, [r4, #20]
 8008d24:	1ac9      	subs	r1, r1, r3
 8008d26:	f000 f889 	bl	8008e3c <__sccl>
 8008d2a:	f04f 0b00 	mov.w	fp, #0
 8008d2e:	68a3      	ldr	r3, [r4, #8]
 8008d30:	6822      	ldr	r2, [r4, #0]
 8008d32:	2b00      	cmp	r3, #0
 8008d34:	d03d      	beq.n	8008db2 <_scanf_i+0x15e>
 8008d36:	6831      	ldr	r1, [r6, #0]
 8008d38:	6960      	ldr	r0, [r4, #20]
 8008d3a:	f891 c000 	ldrb.w	ip, [r1]
 8008d3e:	f810 000c 	ldrb.w	r0, [r0, ip]
 8008d42:	2800      	cmp	r0, #0
 8008d44:	d035      	beq.n	8008db2 <_scanf_i+0x15e>
 8008d46:	f1bc 0f30 	cmp.w	ip, #48	@ 0x30
 8008d4a:	d124      	bne.n	8008d96 <_scanf_i+0x142>
 8008d4c:	0510      	lsls	r0, r2, #20
 8008d4e:	d522      	bpl.n	8008d96 <_scanf_i+0x142>
 8008d50:	f10b 0b01 	add.w	fp, fp, #1
 8008d54:	f1b9 0f00 	cmp.w	r9, #0
 8008d58:	d003      	beq.n	8008d62 <_scanf_i+0x10e>
 8008d5a:	3301      	adds	r3, #1
 8008d5c:	f109 39ff 	add.w	r9, r9, #4294967295
 8008d60:	60a3      	str	r3, [r4, #8]
 8008d62:	6873      	ldr	r3, [r6, #4]
 8008d64:	3b01      	subs	r3, #1
 8008d66:	2b00      	cmp	r3, #0
 8008d68:	6073      	str	r3, [r6, #4]
 8008d6a:	dd1b      	ble.n	8008da4 <_scanf_i+0x150>
 8008d6c:	6833      	ldr	r3, [r6, #0]
 8008d6e:	3301      	adds	r3, #1
 8008d70:	6033      	str	r3, [r6, #0]
 8008d72:	68a3      	ldr	r3, [r4, #8]
 8008d74:	3b01      	subs	r3, #1
 8008d76:	60a3      	str	r3, [r4, #8]
 8008d78:	e7d9      	b.n	8008d2e <_scanf_i+0xda>
 8008d7a:	f1bb 0f02 	cmp.w	fp, #2
 8008d7e:	d1ae      	bne.n	8008cde <_scanf_i+0x8a>
 8008d80:	6822      	ldr	r2, [r4, #0]
 8008d82:	f402 61c0 	and.w	r1, r2, #1536	@ 0x600
 8008d86:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 8008d8a:	d1c4      	bne.n	8008d16 <_scanf_i+0xc2>
 8008d8c:	2110      	movs	r1, #16
 8008d8e:	6061      	str	r1, [r4, #4]
 8008d90:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8008d94:	e7a2      	b.n	8008cdc <_scanf_i+0x88>
 8008d96:	f422 6210 	bic.w	r2, r2, #2304	@ 0x900
 8008d9a:	6022      	str	r2, [r4, #0]
 8008d9c:	780b      	ldrb	r3, [r1, #0]
 8008d9e:	f805 3b01 	strb.w	r3, [r5], #1
 8008da2:	e7de      	b.n	8008d62 <_scanf_i+0x10e>
 8008da4:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8008da8:	4631      	mov	r1, r6
 8008daa:	4650      	mov	r0, sl
 8008dac:	4798      	blx	r3
 8008dae:	2800      	cmp	r0, #0
 8008db0:	d0df      	beq.n	8008d72 <_scanf_i+0x11e>
 8008db2:	6823      	ldr	r3, [r4, #0]
 8008db4:	05d9      	lsls	r1, r3, #23
 8008db6:	d50d      	bpl.n	8008dd4 <_scanf_i+0x180>
 8008db8:	42bd      	cmp	r5, r7
 8008dba:	d909      	bls.n	8008dd0 <_scanf_i+0x17c>
 8008dbc:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 8008dc0:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8008dc4:	4632      	mov	r2, r6
 8008dc6:	4650      	mov	r0, sl
 8008dc8:	4798      	blx	r3
 8008dca:	f105 39ff 	add.w	r9, r5, #4294967295
 8008dce:	464d      	mov	r5, r9
 8008dd0:	42bd      	cmp	r5, r7
 8008dd2:	d028      	beq.n	8008e26 <_scanf_i+0x1d2>
 8008dd4:	6822      	ldr	r2, [r4, #0]
 8008dd6:	f012 0210 	ands.w	r2, r2, #16
 8008dda:	d113      	bne.n	8008e04 <_scanf_i+0x1b0>
 8008ddc:	702a      	strb	r2, [r5, #0]
 8008dde:	6863      	ldr	r3, [r4, #4]
 8008de0:	9e01      	ldr	r6, [sp, #4]
 8008de2:	4639      	mov	r1, r7
 8008de4:	4650      	mov	r0, sl
 8008de6:	47b0      	blx	r6
 8008de8:	f8d8 3000 	ldr.w	r3, [r8]
 8008dec:	6821      	ldr	r1, [r4, #0]
 8008dee:	1d1a      	adds	r2, r3, #4
 8008df0:	f8c8 2000 	str.w	r2, [r8]
 8008df4:	f011 0f20 	tst.w	r1, #32
 8008df8:	681b      	ldr	r3, [r3, #0]
 8008dfa:	d00f      	beq.n	8008e1c <_scanf_i+0x1c8>
 8008dfc:	6018      	str	r0, [r3, #0]
 8008dfe:	68e3      	ldr	r3, [r4, #12]
 8008e00:	3301      	adds	r3, #1
 8008e02:	60e3      	str	r3, [r4, #12]
 8008e04:	6923      	ldr	r3, [r4, #16]
 8008e06:	1bed      	subs	r5, r5, r7
 8008e08:	445d      	add	r5, fp
 8008e0a:	442b      	add	r3, r5
 8008e0c:	6123      	str	r3, [r4, #16]
 8008e0e:	2000      	movs	r0, #0
 8008e10:	b007      	add	sp, #28
 8008e12:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008e16:	f04f 0b00 	mov.w	fp, #0
 8008e1a:	e7ca      	b.n	8008db2 <_scanf_i+0x15e>
 8008e1c:	07ca      	lsls	r2, r1, #31
 8008e1e:	bf4c      	ite	mi
 8008e20:	8018      	strhmi	r0, [r3, #0]
 8008e22:	6018      	strpl	r0, [r3, #0]
 8008e24:	e7eb      	b.n	8008dfe <_scanf_i+0x1aa>
 8008e26:	2001      	movs	r0, #1
 8008e28:	e7f2      	b.n	8008e10 <_scanf_i+0x1bc>
 8008e2a:	bf00      	nop
 8008e2c:	08009318 	.word	0x08009318
 8008e30:	080090c9 	.word	0x080090c9
 8008e34:	080091a9 	.word	0x080091a9
 8008e38:	0800942f 	.word	0x0800942f

08008e3c <__sccl>:
 8008e3c:	b570      	push	{r4, r5, r6, lr}
 8008e3e:	780b      	ldrb	r3, [r1, #0]
 8008e40:	4604      	mov	r4, r0
 8008e42:	2b5e      	cmp	r3, #94	@ 0x5e
 8008e44:	bf0b      	itete	eq
 8008e46:	784b      	ldrbeq	r3, [r1, #1]
 8008e48:	1c4a      	addne	r2, r1, #1
 8008e4a:	1c8a      	addeq	r2, r1, #2
 8008e4c:	2100      	movne	r1, #0
 8008e4e:	bf08      	it	eq
 8008e50:	2101      	moveq	r1, #1
 8008e52:	3801      	subs	r0, #1
 8008e54:	f104 05ff 	add.w	r5, r4, #255	@ 0xff
 8008e58:	f800 1f01 	strb.w	r1, [r0, #1]!
 8008e5c:	42a8      	cmp	r0, r5
 8008e5e:	d1fb      	bne.n	8008e58 <__sccl+0x1c>
 8008e60:	b90b      	cbnz	r3, 8008e66 <__sccl+0x2a>
 8008e62:	1e50      	subs	r0, r2, #1
 8008e64:	bd70      	pop	{r4, r5, r6, pc}
 8008e66:	f081 0101 	eor.w	r1, r1, #1
 8008e6a:	54e1      	strb	r1, [r4, r3]
 8008e6c:	4610      	mov	r0, r2
 8008e6e:	4602      	mov	r2, r0
 8008e70:	f812 5b01 	ldrb.w	r5, [r2], #1
 8008e74:	2d2d      	cmp	r5, #45	@ 0x2d
 8008e76:	d005      	beq.n	8008e84 <__sccl+0x48>
 8008e78:	2d5d      	cmp	r5, #93	@ 0x5d
 8008e7a:	d016      	beq.n	8008eaa <__sccl+0x6e>
 8008e7c:	2d00      	cmp	r5, #0
 8008e7e:	d0f1      	beq.n	8008e64 <__sccl+0x28>
 8008e80:	462b      	mov	r3, r5
 8008e82:	e7f2      	b.n	8008e6a <__sccl+0x2e>
 8008e84:	7846      	ldrb	r6, [r0, #1]
 8008e86:	2e5d      	cmp	r6, #93	@ 0x5d
 8008e88:	d0fa      	beq.n	8008e80 <__sccl+0x44>
 8008e8a:	42b3      	cmp	r3, r6
 8008e8c:	dcf8      	bgt.n	8008e80 <__sccl+0x44>
 8008e8e:	3002      	adds	r0, #2
 8008e90:	461a      	mov	r2, r3
 8008e92:	3201      	adds	r2, #1
 8008e94:	4296      	cmp	r6, r2
 8008e96:	54a1      	strb	r1, [r4, r2]
 8008e98:	dcfb      	bgt.n	8008e92 <__sccl+0x56>
 8008e9a:	1af2      	subs	r2, r6, r3
 8008e9c:	3a01      	subs	r2, #1
 8008e9e:	1c5d      	adds	r5, r3, #1
 8008ea0:	42b3      	cmp	r3, r6
 8008ea2:	bfa8      	it	ge
 8008ea4:	2200      	movge	r2, #0
 8008ea6:	18ab      	adds	r3, r5, r2
 8008ea8:	e7e1      	b.n	8008e6e <__sccl+0x32>
 8008eaa:	4610      	mov	r0, r2
 8008eac:	e7da      	b.n	8008e64 <__sccl+0x28>

08008eae <__submore>:
 8008eae:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008eb2:	460c      	mov	r4, r1
 8008eb4:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 8008eb6:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008eba:	4299      	cmp	r1, r3
 8008ebc:	d11d      	bne.n	8008efa <__submore+0x4c>
 8008ebe:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8008ec2:	f7ff f92d 	bl	8008120 <_malloc_r>
 8008ec6:	b918      	cbnz	r0, 8008ed0 <__submore+0x22>
 8008ec8:	f04f 30ff 	mov.w	r0, #4294967295
 8008ecc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008ed0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8008ed4:	63a3      	str	r3, [r4, #56]	@ 0x38
 8008ed6:	f894 3046 	ldrb.w	r3, [r4, #70]	@ 0x46
 8008eda:	6360      	str	r0, [r4, #52]	@ 0x34
 8008edc:	f880 33ff 	strb.w	r3, [r0, #1023]	@ 0x3ff
 8008ee0:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 8008ee4:	f880 33fe 	strb.w	r3, [r0, #1022]	@ 0x3fe
 8008ee8:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 8008eec:	f880 33fd 	strb.w	r3, [r0, #1021]	@ 0x3fd
 8008ef0:	f200 30fd 	addw	r0, r0, #1021	@ 0x3fd
 8008ef4:	6020      	str	r0, [r4, #0]
 8008ef6:	2000      	movs	r0, #0
 8008ef8:	e7e8      	b.n	8008ecc <__submore+0x1e>
 8008efa:	6ba6      	ldr	r6, [r4, #56]	@ 0x38
 8008efc:	0077      	lsls	r7, r6, #1
 8008efe:	463a      	mov	r2, r7
 8008f00:	f000 f83a 	bl	8008f78 <_realloc_r>
 8008f04:	4605      	mov	r5, r0
 8008f06:	2800      	cmp	r0, #0
 8008f08:	d0de      	beq.n	8008ec8 <__submore+0x1a>
 8008f0a:	eb00 0806 	add.w	r8, r0, r6
 8008f0e:	4601      	mov	r1, r0
 8008f10:	4632      	mov	r2, r6
 8008f12:	4640      	mov	r0, r8
 8008f14:	f7ff f88a 	bl	800802c <memcpy>
 8008f18:	e9c4 570d 	strd	r5, r7, [r4, #52]	@ 0x34
 8008f1c:	f8c4 8000 	str.w	r8, [r4]
 8008f20:	e7e9      	b.n	8008ef6 <__submore+0x48>

08008f22 <memmove>:
 8008f22:	4288      	cmp	r0, r1
 8008f24:	b510      	push	{r4, lr}
 8008f26:	eb01 0402 	add.w	r4, r1, r2
 8008f2a:	d902      	bls.n	8008f32 <memmove+0x10>
 8008f2c:	4284      	cmp	r4, r0
 8008f2e:	4623      	mov	r3, r4
 8008f30:	d807      	bhi.n	8008f42 <memmove+0x20>
 8008f32:	1e43      	subs	r3, r0, #1
 8008f34:	42a1      	cmp	r1, r4
 8008f36:	d008      	beq.n	8008f4a <memmove+0x28>
 8008f38:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008f3c:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008f40:	e7f8      	b.n	8008f34 <memmove+0x12>
 8008f42:	4402      	add	r2, r0
 8008f44:	4601      	mov	r1, r0
 8008f46:	428a      	cmp	r2, r1
 8008f48:	d100      	bne.n	8008f4c <memmove+0x2a>
 8008f4a:	bd10      	pop	{r4, pc}
 8008f4c:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008f50:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008f54:	e7f7      	b.n	8008f46 <memmove+0x24>
	...

08008f58 <_sbrk_r>:
 8008f58:	b538      	push	{r3, r4, r5, lr}
 8008f5a:	4d06      	ldr	r5, [pc, #24]	@ (8008f74 <_sbrk_r+0x1c>)
 8008f5c:	2300      	movs	r3, #0
 8008f5e:	4604      	mov	r4, r0
 8008f60:	4608      	mov	r0, r1
 8008f62:	602b      	str	r3, [r5, #0]
 8008f64:	f7f8 faac 	bl	80014c0 <_sbrk>
 8008f68:	1c43      	adds	r3, r0, #1
 8008f6a:	d102      	bne.n	8008f72 <_sbrk_r+0x1a>
 8008f6c:	682b      	ldr	r3, [r5, #0]
 8008f6e:	b103      	cbz	r3, 8008f72 <_sbrk_r+0x1a>
 8008f70:	6023      	str	r3, [r4, #0]
 8008f72:	bd38      	pop	{r3, r4, r5, pc}
 8008f74:	20004c64 	.word	0x20004c64

08008f78 <_realloc_r>:
 8008f78:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008f7c:	4607      	mov	r7, r0
 8008f7e:	4614      	mov	r4, r2
 8008f80:	460d      	mov	r5, r1
 8008f82:	b921      	cbnz	r1, 8008f8e <_realloc_r+0x16>
 8008f84:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008f88:	4611      	mov	r1, r2
 8008f8a:	f7ff b8c9 	b.w	8008120 <_malloc_r>
 8008f8e:	b92a      	cbnz	r2, 8008f9c <_realloc_r+0x24>
 8008f90:	f7ff f85a 	bl	8008048 <_free_r>
 8008f94:	4625      	mov	r5, r4
 8008f96:	4628      	mov	r0, r5
 8008f98:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008f9c:	f000 f906 	bl	80091ac <_malloc_usable_size_r>
 8008fa0:	4284      	cmp	r4, r0
 8008fa2:	4606      	mov	r6, r0
 8008fa4:	d802      	bhi.n	8008fac <_realloc_r+0x34>
 8008fa6:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8008faa:	d8f4      	bhi.n	8008f96 <_realloc_r+0x1e>
 8008fac:	4621      	mov	r1, r4
 8008fae:	4638      	mov	r0, r7
 8008fb0:	f7ff f8b6 	bl	8008120 <_malloc_r>
 8008fb4:	4680      	mov	r8, r0
 8008fb6:	b908      	cbnz	r0, 8008fbc <_realloc_r+0x44>
 8008fb8:	4645      	mov	r5, r8
 8008fba:	e7ec      	b.n	8008f96 <_realloc_r+0x1e>
 8008fbc:	42b4      	cmp	r4, r6
 8008fbe:	4622      	mov	r2, r4
 8008fc0:	4629      	mov	r1, r5
 8008fc2:	bf28      	it	cs
 8008fc4:	4632      	movcs	r2, r6
 8008fc6:	f7ff f831 	bl	800802c <memcpy>
 8008fca:	4629      	mov	r1, r5
 8008fcc:	4638      	mov	r0, r7
 8008fce:	f7ff f83b 	bl	8008048 <_free_r>
 8008fd2:	e7f1      	b.n	8008fb8 <_realloc_r+0x40>

08008fd4 <_strtol_l.isra.0>:
 8008fd4:	2b24      	cmp	r3, #36	@ 0x24
 8008fd6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008fda:	4686      	mov	lr, r0
 8008fdc:	4690      	mov	r8, r2
 8008fde:	d801      	bhi.n	8008fe4 <_strtol_l.isra.0+0x10>
 8008fe0:	2b01      	cmp	r3, #1
 8008fe2:	d106      	bne.n	8008ff2 <_strtol_l.isra.0+0x1e>
 8008fe4:	f7fe fff6 	bl	8007fd4 <__errno>
 8008fe8:	2316      	movs	r3, #22
 8008fea:	6003      	str	r3, [r0, #0]
 8008fec:	2000      	movs	r0, #0
 8008fee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008ff2:	4834      	ldr	r0, [pc, #208]	@ (80090c4 <_strtol_l.isra.0+0xf0>)
 8008ff4:	460d      	mov	r5, r1
 8008ff6:	462a      	mov	r2, r5
 8008ff8:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008ffc:	5d06      	ldrb	r6, [r0, r4]
 8008ffe:	f016 0608 	ands.w	r6, r6, #8
 8009002:	d1f8      	bne.n	8008ff6 <_strtol_l.isra.0+0x22>
 8009004:	2c2d      	cmp	r4, #45	@ 0x2d
 8009006:	d110      	bne.n	800902a <_strtol_l.isra.0+0x56>
 8009008:	782c      	ldrb	r4, [r5, #0]
 800900a:	2601      	movs	r6, #1
 800900c:	1c95      	adds	r5, r2, #2
 800900e:	f033 0210 	bics.w	r2, r3, #16
 8009012:	d115      	bne.n	8009040 <_strtol_l.isra.0+0x6c>
 8009014:	2c30      	cmp	r4, #48	@ 0x30
 8009016:	d10d      	bne.n	8009034 <_strtol_l.isra.0+0x60>
 8009018:	782a      	ldrb	r2, [r5, #0]
 800901a:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800901e:	2a58      	cmp	r2, #88	@ 0x58
 8009020:	d108      	bne.n	8009034 <_strtol_l.isra.0+0x60>
 8009022:	786c      	ldrb	r4, [r5, #1]
 8009024:	3502      	adds	r5, #2
 8009026:	2310      	movs	r3, #16
 8009028:	e00a      	b.n	8009040 <_strtol_l.isra.0+0x6c>
 800902a:	2c2b      	cmp	r4, #43	@ 0x2b
 800902c:	bf04      	itt	eq
 800902e:	782c      	ldrbeq	r4, [r5, #0]
 8009030:	1c95      	addeq	r5, r2, #2
 8009032:	e7ec      	b.n	800900e <_strtol_l.isra.0+0x3a>
 8009034:	2b00      	cmp	r3, #0
 8009036:	d1f6      	bne.n	8009026 <_strtol_l.isra.0+0x52>
 8009038:	2c30      	cmp	r4, #48	@ 0x30
 800903a:	bf14      	ite	ne
 800903c:	230a      	movne	r3, #10
 800903e:	2308      	moveq	r3, #8
 8009040:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8009044:	f10c 3cff 	add.w	ip, ip, #4294967295
 8009048:	2200      	movs	r2, #0
 800904a:	fbbc f9f3 	udiv	r9, ip, r3
 800904e:	4610      	mov	r0, r2
 8009050:	fb03 ca19 	mls	sl, r3, r9, ip
 8009054:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8009058:	2f09      	cmp	r7, #9
 800905a:	d80f      	bhi.n	800907c <_strtol_l.isra.0+0xa8>
 800905c:	463c      	mov	r4, r7
 800905e:	42a3      	cmp	r3, r4
 8009060:	dd1b      	ble.n	800909a <_strtol_l.isra.0+0xc6>
 8009062:	1c57      	adds	r7, r2, #1
 8009064:	d007      	beq.n	8009076 <_strtol_l.isra.0+0xa2>
 8009066:	4581      	cmp	r9, r0
 8009068:	d314      	bcc.n	8009094 <_strtol_l.isra.0+0xc0>
 800906a:	d101      	bne.n	8009070 <_strtol_l.isra.0+0x9c>
 800906c:	45a2      	cmp	sl, r4
 800906e:	db11      	blt.n	8009094 <_strtol_l.isra.0+0xc0>
 8009070:	fb00 4003 	mla	r0, r0, r3, r4
 8009074:	2201      	movs	r2, #1
 8009076:	f815 4b01 	ldrb.w	r4, [r5], #1
 800907a:	e7eb      	b.n	8009054 <_strtol_l.isra.0+0x80>
 800907c:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8009080:	2f19      	cmp	r7, #25
 8009082:	d801      	bhi.n	8009088 <_strtol_l.isra.0+0xb4>
 8009084:	3c37      	subs	r4, #55	@ 0x37
 8009086:	e7ea      	b.n	800905e <_strtol_l.isra.0+0x8a>
 8009088:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800908c:	2f19      	cmp	r7, #25
 800908e:	d804      	bhi.n	800909a <_strtol_l.isra.0+0xc6>
 8009090:	3c57      	subs	r4, #87	@ 0x57
 8009092:	e7e4      	b.n	800905e <_strtol_l.isra.0+0x8a>
 8009094:	f04f 32ff 	mov.w	r2, #4294967295
 8009098:	e7ed      	b.n	8009076 <_strtol_l.isra.0+0xa2>
 800909a:	1c53      	adds	r3, r2, #1
 800909c:	d108      	bne.n	80090b0 <_strtol_l.isra.0+0xdc>
 800909e:	2322      	movs	r3, #34	@ 0x22
 80090a0:	f8ce 3000 	str.w	r3, [lr]
 80090a4:	4660      	mov	r0, ip
 80090a6:	f1b8 0f00 	cmp.w	r8, #0
 80090aa:	d0a0      	beq.n	8008fee <_strtol_l.isra.0+0x1a>
 80090ac:	1e69      	subs	r1, r5, #1
 80090ae:	e006      	b.n	80090be <_strtol_l.isra.0+0xea>
 80090b0:	b106      	cbz	r6, 80090b4 <_strtol_l.isra.0+0xe0>
 80090b2:	4240      	negs	r0, r0
 80090b4:	f1b8 0f00 	cmp.w	r8, #0
 80090b8:	d099      	beq.n	8008fee <_strtol_l.isra.0+0x1a>
 80090ba:	2a00      	cmp	r2, #0
 80090bc:	d1f6      	bne.n	80090ac <_strtol_l.isra.0+0xd8>
 80090be:	f8c8 1000 	str.w	r1, [r8]
 80090c2:	e794      	b.n	8008fee <_strtol_l.isra.0+0x1a>
 80090c4:	0800943b 	.word	0x0800943b

080090c8 <_strtol_r>:
 80090c8:	f7ff bf84 	b.w	8008fd4 <_strtol_l.isra.0>

080090cc <_strtoul_l.isra.0>:
 80090cc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80090d0:	4e34      	ldr	r6, [pc, #208]	@ (80091a4 <_strtoul_l.isra.0+0xd8>)
 80090d2:	4686      	mov	lr, r0
 80090d4:	460d      	mov	r5, r1
 80090d6:	4628      	mov	r0, r5
 80090d8:	f815 4b01 	ldrb.w	r4, [r5], #1
 80090dc:	5d37      	ldrb	r7, [r6, r4]
 80090de:	f017 0708 	ands.w	r7, r7, #8
 80090e2:	d1f8      	bne.n	80090d6 <_strtoul_l.isra.0+0xa>
 80090e4:	2c2d      	cmp	r4, #45	@ 0x2d
 80090e6:	d110      	bne.n	800910a <_strtoul_l.isra.0+0x3e>
 80090e8:	782c      	ldrb	r4, [r5, #0]
 80090ea:	2701      	movs	r7, #1
 80090ec:	1c85      	adds	r5, r0, #2
 80090ee:	f033 0010 	bics.w	r0, r3, #16
 80090f2:	d115      	bne.n	8009120 <_strtoul_l.isra.0+0x54>
 80090f4:	2c30      	cmp	r4, #48	@ 0x30
 80090f6:	d10d      	bne.n	8009114 <_strtoul_l.isra.0+0x48>
 80090f8:	7828      	ldrb	r0, [r5, #0]
 80090fa:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 80090fe:	2858      	cmp	r0, #88	@ 0x58
 8009100:	d108      	bne.n	8009114 <_strtoul_l.isra.0+0x48>
 8009102:	786c      	ldrb	r4, [r5, #1]
 8009104:	3502      	adds	r5, #2
 8009106:	2310      	movs	r3, #16
 8009108:	e00a      	b.n	8009120 <_strtoul_l.isra.0+0x54>
 800910a:	2c2b      	cmp	r4, #43	@ 0x2b
 800910c:	bf04      	itt	eq
 800910e:	782c      	ldrbeq	r4, [r5, #0]
 8009110:	1c85      	addeq	r5, r0, #2
 8009112:	e7ec      	b.n	80090ee <_strtoul_l.isra.0+0x22>
 8009114:	2b00      	cmp	r3, #0
 8009116:	d1f6      	bne.n	8009106 <_strtoul_l.isra.0+0x3a>
 8009118:	2c30      	cmp	r4, #48	@ 0x30
 800911a:	bf14      	ite	ne
 800911c:	230a      	movne	r3, #10
 800911e:	2308      	moveq	r3, #8
 8009120:	f04f 38ff 	mov.w	r8, #4294967295
 8009124:	2600      	movs	r6, #0
 8009126:	fbb8 f8f3 	udiv	r8, r8, r3
 800912a:	fb03 f908 	mul.w	r9, r3, r8
 800912e:	ea6f 0909 	mvn.w	r9, r9
 8009132:	4630      	mov	r0, r6
 8009134:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 8009138:	f1bc 0f09 	cmp.w	ip, #9
 800913c:	d810      	bhi.n	8009160 <_strtoul_l.isra.0+0x94>
 800913e:	4664      	mov	r4, ip
 8009140:	42a3      	cmp	r3, r4
 8009142:	dd1e      	ble.n	8009182 <_strtoul_l.isra.0+0xb6>
 8009144:	f1b6 3fff 	cmp.w	r6, #4294967295
 8009148:	d007      	beq.n	800915a <_strtoul_l.isra.0+0x8e>
 800914a:	4580      	cmp	r8, r0
 800914c:	d316      	bcc.n	800917c <_strtoul_l.isra.0+0xb0>
 800914e:	d101      	bne.n	8009154 <_strtoul_l.isra.0+0x88>
 8009150:	45a1      	cmp	r9, r4
 8009152:	db13      	blt.n	800917c <_strtoul_l.isra.0+0xb0>
 8009154:	fb00 4003 	mla	r0, r0, r3, r4
 8009158:	2601      	movs	r6, #1
 800915a:	f815 4b01 	ldrb.w	r4, [r5], #1
 800915e:	e7e9      	b.n	8009134 <_strtoul_l.isra.0+0x68>
 8009160:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 8009164:	f1bc 0f19 	cmp.w	ip, #25
 8009168:	d801      	bhi.n	800916e <_strtoul_l.isra.0+0xa2>
 800916a:	3c37      	subs	r4, #55	@ 0x37
 800916c:	e7e8      	b.n	8009140 <_strtoul_l.isra.0+0x74>
 800916e:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 8009172:	f1bc 0f19 	cmp.w	ip, #25
 8009176:	d804      	bhi.n	8009182 <_strtoul_l.isra.0+0xb6>
 8009178:	3c57      	subs	r4, #87	@ 0x57
 800917a:	e7e1      	b.n	8009140 <_strtoul_l.isra.0+0x74>
 800917c:	f04f 36ff 	mov.w	r6, #4294967295
 8009180:	e7eb      	b.n	800915a <_strtoul_l.isra.0+0x8e>
 8009182:	1c73      	adds	r3, r6, #1
 8009184:	d106      	bne.n	8009194 <_strtoul_l.isra.0+0xc8>
 8009186:	2322      	movs	r3, #34	@ 0x22
 8009188:	f8ce 3000 	str.w	r3, [lr]
 800918c:	4630      	mov	r0, r6
 800918e:	b932      	cbnz	r2, 800919e <_strtoul_l.isra.0+0xd2>
 8009190:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009194:	b107      	cbz	r7, 8009198 <_strtoul_l.isra.0+0xcc>
 8009196:	4240      	negs	r0, r0
 8009198:	2a00      	cmp	r2, #0
 800919a:	d0f9      	beq.n	8009190 <_strtoul_l.isra.0+0xc4>
 800919c:	b106      	cbz	r6, 80091a0 <_strtoul_l.isra.0+0xd4>
 800919e:	1e69      	subs	r1, r5, #1
 80091a0:	6011      	str	r1, [r2, #0]
 80091a2:	e7f5      	b.n	8009190 <_strtoul_l.isra.0+0xc4>
 80091a4:	0800943b 	.word	0x0800943b

080091a8 <_strtoul_r>:
 80091a8:	f7ff bf90 	b.w	80090cc <_strtoul_l.isra.0>

080091ac <_malloc_usable_size_r>:
 80091ac:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80091b0:	1f18      	subs	r0, r3, #4
 80091b2:	2b00      	cmp	r3, #0
 80091b4:	bfbc      	itt	lt
 80091b6:	580b      	ldrlt	r3, [r1, r0]
 80091b8:	18c0      	addlt	r0, r0, r3
 80091ba:	4770      	bx	lr

080091bc <_init>:
 80091bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80091be:	bf00      	nop
 80091c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80091c2:	bc08      	pop	{r3}
 80091c4:	469e      	mov	lr, r3
 80091c6:	4770      	bx	lr

080091c8 <_fini>:
 80091c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80091ca:	bf00      	nop
 80091cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80091ce:	bc08      	pop	{r3}
 80091d0:	469e      	mov	lr, r3
 80091d2:	4770      	bx	lr
