# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do cpu_phase1_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1/register.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:37:24 on Feb 09,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1/register.v 
# -- Compiling module register
# 
# Top level modules:
# 	register
# End time: 10:37:24 on Feb 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1/bus.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:37:24 on Feb 09,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1/bus.v 
# -- Compiling module bus
# 
# Top level modules:
# 	bus
# End time: 10:37:24 on Feb 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1/alu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:37:24 on Feb 09,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1/alu.v 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 10:37:24 on Feb 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1/datapath.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:37:24 on Feb 09,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1/datapath.v 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 10:37:24 on Feb 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1/booth_multiplier.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:37:24 on Feb 09,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1/booth_multiplier.v 
# -- Compiling module booth_multiplier
# 
# Top level modules:
# 	booth_multiplier
# End time: 10:37:24 on Feb 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1/division.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:37:24 on Feb 09,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1/division.v 
# -- Compiling module division
# 
# Top level modules:
# 	division
# End time: 10:37:24 on Feb 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1/addition.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:37:24 on Feb 09,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1/addition.v 
# -- Compiling module addition
# -- Compiling module CLA16
# -- Compiling module CLA4
# 
# Top level modules:
# 	addition
# End time: 10:37:25 on Feb 09,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1/mux_2_1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:37:25 on Feb 09,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1/mux_2_1.v 
# -- Compiling module mux_2_1
# 
# Top level modules:
# 	mux_2_1
# End time: 10:37:25 on Feb 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1/encoder_32_5.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:37:25 on Feb 09,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1/encoder_32_5.v 
# -- Compiling module encoder_32_5
# 
# Top level modules:
# 	encoder_32_5
# End time: 10:37:25 on Feb 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1/negate_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:37:25 on Feb 09,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1/negate_bits.v 
# -- Compiling module negate_bits
# 
# Top level modules:
# 	negate_bits
# End time: 10:37:25 on Feb 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1/not_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:37:25 on Feb 09,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1/not_bits.v 
# -- Compiling module not_bits
# 
# Top level modules:
# 	not_bits
# End time: 10:37:25 on Feb 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1/division_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:37:25 on Feb 09,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1/division_tb.v 
# -- Compiling module division_tb
# 
# Top level modules:
# 	division_tb
# End time: 10:37:25 on Feb 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  division_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" division_tb 
# Start time: 10:37:25 on Feb 09,2025
# Loading work.division_tb
# Loading work.datapath
# Loading work.register
# Loading work.mux_2_1
# Loading work.encoder_32_5
# Loading work.bus
# Loading work.alu
# Loading work.booth_multiplier
# Loading work.negate_bits
# Loading work.not_bits
# Loading work.addition
# Loading work.CLA16
# Loading work.CLA4
# Loading work.division
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 400 ns
do div_tb
restart
run 400ns
do cpu_phase1_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1/register.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:40:24 on Feb 09,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1/register.v 
# -- Compiling module register
# 
# Top level modules:
# 	register
# End time: 10:40:24 on Feb 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1/bus.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:40:24 on Feb 09,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1/bus.v 
# -- Compiling module bus
# 
# Top level modules:
# 	bus
# End time: 10:40:24 on Feb 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1/alu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:40:24 on Feb 09,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1/alu.v 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 10:40:24 on Feb 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1/datapath.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:40:24 on Feb 09,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1/datapath.v 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 10:40:24 on Feb 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1/booth_multiplier.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:40:24 on Feb 09,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1/booth_multiplier.v 
# -- Compiling module booth_multiplier
# 
# Top level modules:
# 	booth_multiplier
# End time: 10:40:24 on Feb 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1/division.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:40:24 on Feb 09,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1/division.v 
# -- Compiling module division
# 
# Top level modules:
# 	division
# End time: 10:40:25 on Feb 09,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1/addition.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:40:25 on Feb 09,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1/addition.v 
# -- Compiling module addition
# -- Compiling module CLA16
# -- Compiling module CLA4
# 
# Top level modules:
# 	addition
# End time: 10:40:25 on Feb 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1/mux_2_1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:40:25 on Feb 09,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1/mux_2_1.v 
# -- Compiling module mux_2_1
# 
# Top level modules:
# 	mux_2_1
# End time: 10:40:25 on Feb 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1/encoder_32_5.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:40:25 on Feb 09,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1/encoder_32_5.v 
# -- Compiling module encoder_32_5
# 
# Top level modules:
# 	encoder_32_5
# End time: 10:40:25 on Feb 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1/negate_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:40:25 on Feb 09,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1/negate_bits.v 
# -- Compiling module negate_bits
# 
# Top level modules:
# 	negate_bits
# End time: 10:40:25 on Feb 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1/not_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:40:25 on Feb 09,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1/not_bits.v 
# -- Compiling module not_bits
# 
# Top level modules:
# 	not_bits
# End time: 10:40:25 on Feb 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1/division_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:40:25 on Feb 09,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1/division_tb.v 
# -- Compiling module division_tb
# 
# Top level modules:
# 	division_tb
# End time: 10:40:25 on Feb 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  division_tb
# End time: 10:40:27 on Feb 09,2025, Elapsed time: 0:03:02
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" division_tb 
# Start time: 10:40:27 on Feb 09,2025
# Loading work.division_tb
# Loading work.datapath
# Loading work.register
# Loading work.mux_2_1
# Loading work.encoder_32_5
# Loading work.bus
# Loading work.alu
# Loading work.booth_multiplier
# Loading work.negate_bits
# Loading work.not_bits
# Loading work.addition
# Loading work.CLA16
# Loading work.CLA4
# Loading work.division
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 400 ns
do div_tb
restart
run 400ns
# End time: 10:42:39 on Feb 09,2025, Elapsed time: 0:02:12
# Errors: 0, Warnings: 0
