;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	JMN 112, #263
	CMP @127, 103
	JMN 12, #263
	SUB #72, @201
	SUB @127, 106
	ADD <101, <-3
	SUB @0, <5
	JMP <121, 103
	SUB 0, -0
	SUB <12, @263
	SUB @121, 106
	SUB @127, 106
	SUB @121, 106
	ADD 30, 2
	DJN 12, #30
	MOV -1, <-20
	SPL 12, <10
	ADD <101, <-3
	ADD -1, <-20
	ADD -1, <-20
	SUB 30, 9
	SUB @0, <5
	DJN -1, @-20
	SUB 30, 9
	SLT -0, <0
	SUB @0, <5
	SUB @0, <5
	SUB 104, 50
	SUB @0, <5
	SUB @0, <5
	SUB @0, <5
	SPL 0, <402
	ADD 210, 30
	CMP @127, 103
	SUB @127, 103
	CMP @127, 103
	CMP @127, 103
	SPL 0, <402
	SPL 0, <402
	MOV -7, <-20
	ADD 210, 30
	SPL 0, <402
	CMP -207, <-120
	MOV -7, <-20
	CMP -207, <-120
	DJN -1, @-20
	JMN 112, #263
	SLT 104, 50
	JMN @12, #265
	MOV -7, <-20
