Vivado Simulator 2018.2
Time resolution is 1 ps
Note: 0000000000
Time: 0 ps  Iteration: 0  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000000000
Time: 0 ps  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000000000
Time: 5 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000000000
Time: 10 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000000001
Time: 15 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000000001
Time: 20 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000000010
Time: 25 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000000010
Time: 30 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000000011
Time: 35 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000000011
Time: 40 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000000100
Time: 45 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000000100
Time: 50 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000000101
Time: 55 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000000101
Time: 60 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000000110
Time: 65 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000000110
Time: 70 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000000111
Time: 75 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000000111
Time: 80 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000001000
Time: 85 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000001000
Time: 90 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000001001
Time: 95 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000001001
Time: 100 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000001010
Time: 105 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000001010
Time: 110 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000001011
Time: 115 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000001011
Time: 120 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000001100
Time: 125 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000001100
Time: 130 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000001101
Time: 135 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000001101
Time: 140 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000001110
Time: 145 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000001110
Time: 150 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000001111
Time: 155 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000001111
Time: 160 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000010000
Time: 165 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000010000
Time: 170 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000010001
Time: 175 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000010001
Time: 180 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000010010
Time: 185 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000010010
Time: 190 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000010011
Time: 195 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000010011
Time: 200 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000010100
Time: 205 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000010100
Time: 210 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000010101
Time: 215 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000010101
Time: 220 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000010110
Time: 225 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000010110
Time: 230 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000010111
Time: 235 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000010111
Time: 240 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000011000
Time: 245 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000011000
Time: 250 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000011001
Time: 255 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000011001
Time: 260 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000011010
Time: 265 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000011010
Time: 270 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000011011
Time: 275 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000011011
Time: 280 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000011100
Time: 285 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000011100
Time: 290 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000011101
Time: 295 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000011101
Time: 300 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000011110
Time: 305 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000011110
Time: 310 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000011111
Time: 315 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000011111
Time: 320 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000100000
Time: 325 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000100000
Time: 330 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000100001
Time: 335 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000100001
Time: 340 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000100010
Time: 345 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000100010
Time: 350 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000100011
Time: 355 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000100011
Time: 360 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000100100
Time: 365 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000100100
Time: 370 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000100101
Time: 375 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000100101
Time: 380 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000100110
Time: 385 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000100110
Time: 390 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000100111
Time: 395 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000100111
Time: 400 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000101000
Time: 405 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000101000
Time: 410 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000101001
Time: 415 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000101001
Time: 420 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000101010
Time: 425 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000101010
Time: 430 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000101011
Time: 435 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000101011
Time: 440 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000101100
Time: 445 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000101100
Time: 450 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000101101
Time: 455 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000101101
Time: 460 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000101110
Time: 465 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000101110
Time: 470 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000101111
Time: 475 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000101111
Time: 480 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000110000
Time: 485 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000110000
Time: 490 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000110001
Time: 495 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000110001
Time: 500 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000110010
Time: 505 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000110010
Time: 510 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000110011
Time: 515 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000110011
Time: 520 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000110100
Time: 525 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000110100
Time: 530 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000110101
Time: 535 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000110101
Time: 540 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000110110
Time: 545 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000110110
Time: 550 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000110111
Time: 555 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000110111
Time: 560 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000111000
Time: 565 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000111000
Time: 570 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000111001
Time: 575 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000111001
Time: 580 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000111010
Time: 585 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000111010
Time: 590 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000111011
Time: 595 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000111011
Time: 600 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000111100
Time: 605 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000111100
Time: 610 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000000000
Time: 615 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000000000
Time: 620 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000000001
Time: 625 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000000001
Time: 630 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000000010
Time: 635 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000000010
Time: 640 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000000011
Time: 645 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000000011
Time: 650 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000000100
Time: 655 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000000100
Time: 660 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000000101
Time: 665 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000000101
Time: 670 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000000110
Time: 675 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000000110
Time: 680 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000000111
Time: 685 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000000111
Time: 690 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000001000
Time: 695 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000001000
Time: 700 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000001001
Time: 705 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000001001
Time: 710 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000001010
Time: 715 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000001010
Time: 720 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000001011
Time: 725 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000001011
Time: 730 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000001100
Time: 735 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000001100
Time: 740 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000001101
Time: 745 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000001101
Time: 750 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000001110
Time: 755 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000001110
Time: 760 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000001111
Time: 765 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000001111
Time: 770 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000010000
Time: 775 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000010000
Time: 780 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000010001
Time: 785 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000010001
Time: 790 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000010010
Time: 795 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000010010
Time: 800 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000010011
Time: 805 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000010011
Time: 810 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000010100
Time: 815 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000010100
Time: 820 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000010101
Time: 825 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000010101
Time: 830 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000010110
Time: 835 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000010110
Time: 840 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000010111
Time: 845 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000010111
Time: 850 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000011000
Time: 855 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000011000
Time: 860 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000011001
Time: 865 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000011001
Time: 870 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000011010
Time: 875 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000011010
Time: 880 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000011011
Time: 885 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000011011
Time: 890 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000011100
Time: 895 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000011100
Time: 900 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000011101
Time: 905 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000011101
Time: 910 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000011110
Time: 915 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000011110
Time: 920 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000011111
Time: 925 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000011111
Time: 930 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000100000
Time: 935 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000100000
Time: 940 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000100001
Time: 945 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000100001
Time: 950 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000100010
Time: 955 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000100010
Time: 960 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000100011
Time: 965 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000100011
Time: 970 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000100100
Time: 975 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000100100
Time: 980 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000100101
Time: 985 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000100101
Time: 990 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000100110
Time: 995 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000100110
Time: 1 us  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000100111
Time: 1005 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000100111
Time: 1010 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000101000
Time: 1015 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000101000
Time: 1020 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000101001
Time: 1025 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000101001
Time: 1030 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000101010
Time: 1035 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000101010
Time: 1040 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000101011
Time: 1045 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000101011
Time: 1050 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000101100
Time: 1055 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000101100
Time: 1060 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000101101
Time: 1065 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000101101
Time: 1070 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000101110
Time: 1075 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000101110
Time: 1080 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000101111
Time: 1085 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000101111
Time: 1090 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000110000
Time: 1095 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000110000
Time: 1100 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000110001
Time: 1105 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000110001
Time: 1110 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000110010
Time: 1115 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000110010
Time: 1120 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000110011
Time: 1125 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000110011
Time: 1130 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000110100
Time: 1135 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000110100
Time: 1140 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000110101
Time: 1145 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000110101
Time: 1150 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000110110
Time: 1155 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000110110
Time: 1160 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000110111
Time: 1165 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000110111
Time: 1170 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000111000
Time: 1175 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000111000
Time: 1180 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000111001
Time: 1185 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000111001
Time: 1190 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000111010
Time: 1195 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000111010
Time: 1200 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000111011
Time: 1205 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000111011
Time: 1210 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000111100
Time: 1215 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000111100
Time: 1220 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000000000
Time: 1225 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000000000
Time: 1230 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000000001
Time: 1235 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000000001
Time: 1240 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000000010
Time: 1245 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000000010
Time: 1250 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000000011
Time: 1255 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000000011
Time: 1260 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000000100
Time: 1265 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000000100
Time: 1270 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000000101
Time: 1275 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000000101
Time: 1280 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000000110
Time: 1285 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000000110
Time: 1290 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000000111
Time: 1295 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000000111
Time: 1300 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000001000
Time: 1305 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000001000
Time: 1310 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000001001
Time: 1315 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000001001
Time: 1320 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000001010
Time: 1325 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000001010
Time: 1330 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000001011
Time: 1335 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000001011
Time: 1340 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000001100
Time: 1345 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000001100
Time: 1350 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000001101
Time: 1355 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000001101
Time: 1360 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000001110
Time: 1365 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000001110
Time: 1370 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000001111
Time: 1375 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000001111
Time: 1380 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000010000
Time: 1385 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000010000
Time: 1390 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000010001
Time: 1395 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000010001
Time: 1400 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000010010
Time: 1405 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000010010
Time: 1410 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000010011
Time: 1415 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000010011
Time: 1420 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000010100
Time: 1425 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000010100
Time: 1430 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000010101
Time: 1435 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000010101
Time: 1440 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000010110
Time: 1445 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000010110
Time: 1450 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000010111
Time: 1455 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000010111
Time: 1460 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000011000
Time: 1465 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000011000
Time: 1470 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000011001
Time: 1475 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000011001
Time: 1480 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000011010
Time: 1485 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000011010
Time: 1490 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000011011
Time: 1495 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000011011
Time: 1500 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000011100
Time: 1505 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000011100
Time: 1510 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000011101
Time: 1515 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000011101
Time: 1520 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000011110
Time: 1525 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000011110
Time: 1530 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000011111
Time: 1535 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000011111
Time: 1540 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000100000
Time: 1545 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000100000
Time: 1550 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000100001
Time: 1555 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000100001
Time: 1560 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000100010
Time: 1565 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000100010
Time: 1570 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000100011
Time: 1575 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000100011
Time: 1580 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000100100
Time: 1585 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000100100
Time: 1590 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000100101
Time: 1595 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000100101
Time: 1600 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000100110
Time: 1605 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000100110
Time: 1610 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000100111
Time: 1615 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000100111
Time: 1620 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000101000
Time: 1625 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000101000
Time: 1630 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000101001
Time: 1635 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000101001
Time: 1640 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000101010
Time: 1645 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000101010
Time: 1650 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000101011
Time: 1655 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000101011
Time: 1660 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000101100
Time: 1665 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000101100
Time: 1670 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000101101
Time: 1675 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000101101
Time: 1680 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000101110
Time: 1685 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000101110
Time: 1690 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000101111
Time: 1695 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000101111
Time: 1700 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000110000
Time: 1705 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000110000
Time: 1710 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000110001
Time: 1715 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000110001
Time: 1720 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000110010
Time: 1725 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000110010
Time: 1730 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000110011
Time: 1735 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000110011
Time: 1740 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000110100
Time: 1745 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000110100
Time: 1750 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000110101
Time: 1755 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000110101
Time: 1760 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000110110
Time: 1765 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000110110
Time: 1770 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000110111
Time: 1775 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000110111
Time: 1780 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000111000
Time: 1785 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000111000
Time: 1790 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000111001
Time: 1795 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000111001
Time: 1800 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000111010
Time: 1805 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000111010
Time: 1810 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000111011
Time: 1815 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000111011
Time: 1820 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000111100
Time: 1825 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000111100
Time: 1830 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000000000
Time: 1835 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000000000
Time: 1840 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000000000
Time: 1845 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000000000
Time: 1850 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000000000
Time: 1855 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000000000
Time: 1860 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000000000
Time: 1865 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000000000
Time: 1870 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000000000
Time: 1875 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000000000
Time: 1880 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000000000
Time: 1885 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000000000
Time: 1890 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000000000
Time: 1895 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000000000
Time: 1900 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000000000
Time: 1905 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000000000
Time: 1910 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000000000
Time: 1915 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000000000
Time: 1920 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000000000
Time: 1925 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000000000
Time: 1930 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000000000
Time: 1935 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000000000
Time: 1940 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000000000
Time: 1945 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000000000
Time: 1950 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000000000
Time: 1955 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000000000
Time: 1960 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000000000
Time: 1965 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000000000
Time: 1970 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000000000
Time: 1975 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000000000
Time: 1980 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000000000
Time: 1985 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000000000
Time: 1990 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000000000
Time: 1995 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000000000
Time: 2 us  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000000000
Time: 2005 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000000000
Time: 2010 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000000000
Time: 2015 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000000000
Time: 2020 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000000000
Time: 2025 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000000000
Time: 2030 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000000000
Time: 2035 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000000000
Time: 2040 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000000000
Time: 2045 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000000000
Time: 2050 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000000000
Time: 2055 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000000000
Time: 2060 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000000000
Time: 2065 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000000000
Time: 2070 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000000000
Time: 2075 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000000000
Time: 2080 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000000000
Time: 2085 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000000000
Time: 2090 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000000000
Time: 2095 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000000000
Time: 2100 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000000000
Time: 2105 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000000000
Time: 2110 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000000000
Time: 2115 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000000000
Time: 2120 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000000000
Time: 2125 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000000000
Time: 2130 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000000000
Time: 2135 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000000000
Time: 2140 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000000000
Time: 2145 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000000000
Time: 2150 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000000000
Time: 2155 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000000000
Time: 2160 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000000000
Time: 2165 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000000000
Time: 2170 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000000000
Time: 2175 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000000000
Time: 2180 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000000000
Time: 2185 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000000000
Time: 2190 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000000000
Time: 2195 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000000000
Time: 2200 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000000000
Time: 2205 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000000000
Time: 2210 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000000000
Time: 2215 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000000000
Time: 2220 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000000000
Time: 2225 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000000000
Time: 2230 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000000000
Time: 2235 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000000000
Time: 2240 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000000000
Time: 2245 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000000000
Time: 2250 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000000000
Time: 2255 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000000000
Time: 2260 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000000000
Time: 2265 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000000000
Time: 2270 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000000000
Time: 2275 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000000000
Time: 2280 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000000000
Time: 2285 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000000000
Time: 2290 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000000000
Time: 2295 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000000000
Time: 2300 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000000000
Time: 2305 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000000000
Time: 2310 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000000000
Time: 2315 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000000000
Time: 2320 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000000000
Time: 2325 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000000000
Time: 2330 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000000000
Time: 2335 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000000000
Time: 2340 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000000000
Time: 2345 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000000000
Time: 2350 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000000000
Time: 2355 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000000000
Time: 2360 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000000000
Time: 2365 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000000000
Time: 2370 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000000000
Time: 2375 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000000000
Time: 2380 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000000000
Time: 2385 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000000000
Time: 2390 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000000000
Time: 2395 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000000000
Time: 2400 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000000000
Time: 2405 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000000000
Time: 2410 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000000000
Time: 2415 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000000000
Time: 2420 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000000000
Time: 2425 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000000000
Time: 2430 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000000000
Time: 2435 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000000000
Time: 2440 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000000000
Time: 2445 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000000000
Time: 2450 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000000000
Time: 2455 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000000000
Time: 2460 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000000000
Time: 2465 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000000000
Time: 2470 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000000000
Time: 2475 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000000000
Time: 2480 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000000000
Time: 2485 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000000000
Time: 2490 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000000000
Time: 2495 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000000000
Time: 2500 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000000000
Time: 2505 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000000000
Time: 2510 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000000000
Time: 2515 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000000000
Time: 2520 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000000000
Time: 2525 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000000000
Time: 2530 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000000000
Time: 2535 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000000000
Time: 2540 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000000000
Time: 2545 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000000000
Time: 2550 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000000000
Time: 2555 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000000000
Time: 2560 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000000000
Time: 2565 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000000000
Time: 2570 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000000000
Time: 2575 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000000000
Time: 2580 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000000000
Time: 2585 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000000000
Time: 2590 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000000000
Time: 2595 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000000000
Time: 2600 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000000000
Time: 2605 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000000000
Time: 2610 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000000000
Time: 2615 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000000000
Time: 2620 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000000000
Time: 2625 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000000000
Time: 2630 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000000000
Time: 2635 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000000000
Time: 2640 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000000000
Time: 2645 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000000000
Time: 2650 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000000000
Time: 2655 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000000000
Time: 2660 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000000000
Time: 2665 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000000000
Time: 2670 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000000000
Time: 2675 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000000000
Time: 2680 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000000000
Time: 2685 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000000000
Time: 2690 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000000000
Time: 2695 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000000000
Time: 2700 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000000000
Time: 2705 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000000000
Time: 2710 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000000000
Time: 2715 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000000000
Time: 2720 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000000000
Time: 2725 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000000000
Time: 2730 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000000000
Time: 2735 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000000000
Time: 2740 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000000000
Time: 2745 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000000000
Time: 2750 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000000000
Time: 2755 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000000000
Time: 2760 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000000000
Time: 2765 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000000000
Time: 2770 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000000000
Time: 2775 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000000000
Time: 2780 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000000000
Time: 2785 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000000000
Time: 2790 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000000000
Time: 2795 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000000000
Time: 2800 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000000000
Time: 2805 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000000000
Time: 2810 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000000000
Time: 2815 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000000000
Time: 2820 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000000000
Time: 2825 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000000000
Time: 2830 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000000000
Time: 2835 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000000000
Time: 2840 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000000000
Time: 2845 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
Note: 0000000000
Time: 2850 ns  Iteration: 1  Process: /ca5_tb/uut/FSM  File: /home/carlos/csun/csun_comp_projects/VHDL/ca5/ca5.srcs/sources_1/new/ca5_top.vhd
