INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Documents/Projects/HW1/HW1.srcs/sources_1/new/Full_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Documents/Projects/HW1/HW1.srcs/sim_1/new/Full_Adder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Adder_tb
