Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat May 18 15:02:26 2019
| Host         : SET165-13C running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file updown_ctr_core_timing_summary_routed.rpt -pb updown_ctr_core_timing_summary_routed.pb -rpx updown_ctr_core_timing_summary_routed.rpx -warn_on_violation
| Design       : updown_ctr_core
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    196.692        0.000                      0                   25        0.275        0.000                      0                   25        3.000        0.000                       0                    31  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                Waveform(ns)         Period(ns)      Frequency(MHz)
-----                ------------         ----------      --------------
clk                  {0.000 5.000}        10.000          100.000         
  clk_out1_CLK_5MHz  {0.000 100.000}      200.000         5.000           
  clkfbout_CLK_5MHz  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_CLK_5MHz      196.692        0.000                      0                   25        0.275        0.000                      0                   25       13.360        0.000                       0                    27  
  clkfbout_CLK_5MHz                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  U1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  U1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  U1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  U1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  U1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  U1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_CLK_5MHz
  To Clock:  clk_out1_CLK_5MHz

Setup :            0  Failing Endpoints,  Worst Slack      196.692ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.275ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             196.692ns  (required time - arrival time)
  Source:                 cnt_done_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_CLK_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            count_1sec_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_CLK_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_CLK_5MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_CLK_5MHz rise@200.000ns - clk_out1_CLK_5MHz rise@0.000ns)
  Data Path Delay:        3.029ns  (logic 1.964ns (64.837%)  route 1.065ns (35.163%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 198.506 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLK_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_CLK_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_CLK_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=25, routed)          1.644    -0.896    CLK_5MHz
    SLICE_X10Y88         FDCE                                         r  cnt_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y88         FDCE (Prop_fdce_C_Q)         0.518    -0.378 f  cnt_done_reg/Q
                         net (fo=25, routed)          1.065     0.687    cnt_done
    SLICE_X11Y86         LUT2 (Prop_lut2_I1_O)        0.124     0.811 r  count_1sec[0]_i_6/O
                         net (fo=1, routed)           0.000     0.811    count_1sec[0]_i_6_n_0
    SLICE_X11Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.343 r  count_1sec_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.343    count_1sec_reg[0]_i_1_n_0
    SLICE_X11Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.457 r  count_1sec_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.457    count_1sec_reg[4]_i_1_n_0
    SLICE_X11Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.571 r  count_1sec_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.571    count_1sec_reg[8]_i_1_n_0
    SLICE_X11Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.685 r  count_1sec_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.685    count_1sec_reg[12]_i_1_n_0
    SLICE_X11Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.799 r  count_1sec_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.799    count_1sec_reg[16]_i_1_n_0
    SLICE_X11Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.133 r  count_1sec_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.133    count_1sec_reg[20]_i_1_n_6
    SLICE_X11Y91         FDCE                                         r  count_1sec_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CLK_5MHz rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/inst/clk_in1_CLK_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/inst/clk_out1_CLK_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/inst/clkout1_buf/O
                         net (fo=25, routed)          1.526   198.506    CLK_5MHz
    SLICE_X11Y91         FDCE                                         r  count_1sec_reg[21]/C
                         clock pessimism              0.575   199.081    
                         clock uncertainty           -0.318   198.764    
    SLICE_X11Y91         FDCE (Setup_fdce_C_D)        0.062   198.826    count_1sec_reg[21]
  -------------------------------------------------------------------
                         required time                        198.826    
                         arrival time                          -2.133    
  -------------------------------------------------------------------
                         slack                                196.692    

Slack (MET) :             196.787ns  (required time - arrival time)
  Source:                 cnt_done_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_CLK_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            count_1sec_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_CLK_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_CLK_5MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_CLK_5MHz rise@200.000ns - clk_out1_CLK_5MHz rise@0.000ns)
  Data Path Delay:        2.934ns  (logic 1.869ns (63.699%)  route 1.065ns (36.301%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 198.506 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLK_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_CLK_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_CLK_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=25, routed)          1.644    -0.896    CLK_5MHz
    SLICE_X10Y88         FDCE                                         r  cnt_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y88         FDCE (Prop_fdce_C_Q)         0.518    -0.378 f  cnt_done_reg/Q
                         net (fo=25, routed)          1.065     0.687    cnt_done
    SLICE_X11Y86         LUT2 (Prop_lut2_I1_O)        0.124     0.811 r  count_1sec[0]_i_6/O
                         net (fo=1, routed)           0.000     0.811    count_1sec[0]_i_6_n_0
    SLICE_X11Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.343 r  count_1sec_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.343    count_1sec_reg[0]_i_1_n_0
    SLICE_X11Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.457 r  count_1sec_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.457    count_1sec_reg[4]_i_1_n_0
    SLICE_X11Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.571 r  count_1sec_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.571    count_1sec_reg[8]_i_1_n_0
    SLICE_X11Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.685 r  count_1sec_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.685    count_1sec_reg[12]_i_1_n_0
    SLICE_X11Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.799 r  count_1sec_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.799    count_1sec_reg[16]_i_1_n_0
    SLICE_X11Y91         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.038 r  count_1sec_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.038    count_1sec_reg[20]_i_1_n_5
    SLICE_X11Y91         FDCE                                         r  count_1sec_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CLK_5MHz rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/inst/clk_in1_CLK_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/inst/clk_out1_CLK_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/inst/clkout1_buf/O
                         net (fo=25, routed)          1.526   198.506    CLK_5MHz
    SLICE_X11Y91         FDCE                                         r  count_1sec_reg[22]/C
                         clock pessimism              0.575   199.081    
                         clock uncertainty           -0.318   198.764    
    SLICE_X11Y91         FDCE (Setup_fdce_C_D)        0.062   198.826    count_1sec_reg[22]
  -------------------------------------------------------------------
                         required time                        198.826    
                         arrival time                          -2.038    
  -------------------------------------------------------------------
                         slack                                196.787    

Slack (MET) :             196.803ns  (required time - arrival time)
  Source:                 cnt_done_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_CLK_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            count_1sec_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_CLK_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_CLK_5MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_CLK_5MHz rise@200.000ns - clk_out1_CLK_5MHz rise@0.000ns)
  Data Path Delay:        2.918ns  (logic 1.853ns (63.500%)  route 1.065ns (36.500%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 198.506 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLK_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_CLK_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_CLK_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=25, routed)          1.644    -0.896    CLK_5MHz
    SLICE_X10Y88         FDCE                                         r  cnt_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y88         FDCE (Prop_fdce_C_Q)         0.518    -0.378 f  cnt_done_reg/Q
                         net (fo=25, routed)          1.065     0.687    cnt_done
    SLICE_X11Y86         LUT2 (Prop_lut2_I1_O)        0.124     0.811 r  count_1sec[0]_i_6/O
                         net (fo=1, routed)           0.000     0.811    count_1sec[0]_i_6_n_0
    SLICE_X11Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.343 r  count_1sec_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.343    count_1sec_reg[0]_i_1_n_0
    SLICE_X11Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.457 r  count_1sec_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.457    count_1sec_reg[4]_i_1_n_0
    SLICE_X11Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.571 r  count_1sec_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.571    count_1sec_reg[8]_i_1_n_0
    SLICE_X11Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.685 r  count_1sec_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.685    count_1sec_reg[12]_i_1_n_0
    SLICE_X11Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.799 r  count_1sec_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.799    count_1sec_reg[16]_i_1_n_0
    SLICE_X11Y91         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     2.022 r  count_1sec_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.022    count_1sec_reg[20]_i_1_n_7
    SLICE_X11Y91         FDCE                                         r  count_1sec_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CLK_5MHz rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/inst/clk_in1_CLK_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/inst/clk_out1_CLK_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/inst/clkout1_buf/O
                         net (fo=25, routed)          1.526   198.506    CLK_5MHz
    SLICE_X11Y91         FDCE                                         r  count_1sec_reg[20]/C
                         clock pessimism              0.575   199.081    
                         clock uncertainty           -0.318   198.764    
    SLICE_X11Y91         FDCE (Setup_fdce_C_D)        0.062   198.826    count_1sec_reg[20]
  -------------------------------------------------------------------
                         required time                        198.826    
                         arrival time                          -2.022    
  -------------------------------------------------------------------
                         slack                                196.803    

Slack (MET) :             196.805ns  (required time - arrival time)
  Source:                 cnt_done_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_CLK_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            count_1sec_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_CLK_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_CLK_5MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_CLK_5MHz rise@200.000ns - clk_out1_CLK_5MHz rise@0.000ns)
  Data Path Delay:        2.915ns  (logic 1.850ns (63.462%)  route 1.065ns (36.538%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 198.505 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLK_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_CLK_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_CLK_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=25, routed)          1.644    -0.896    CLK_5MHz
    SLICE_X10Y88         FDCE                                         r  cnt_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y88         FDCE (Prop_fdce_C_Q)         0.518    -0.378 f  cnt_done_reg/Q
                         net (fo=25, routed)          1.065     0.687    cnt_done
    SLICE_X11Y86         LUT2 (Prop_lut2_I1_O)        0.124     0.811 r  count_1sec[0]_i_6/O
                         net (fo=1, routed)           0.000     0.811    count_1sec[0]_i_6_n_0
    SLICE_X11Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.343 r  count_1sec_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.343    count_1sec_reg[0]_i_1_n_0
    SLICE_X11Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.457 r  count_1sec_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.457    count_1sec_reg[4]_i_1_n_0
    SLICE_X11Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.571 r  count_1sec_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.571    count_1sec_reg[8]_i_1_n_0
    SLICE_X11Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.685 r  count_1sec_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.685    count_1sec_reg[12]_i_1_n_0
    SLICE_X11Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.019 r  count_1sec_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.019    count_1sec_reg[16]_i_1_n_6
    SLICE_X11Y90         FDCE                                         r  count_1sec_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CLK_5MHz rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/inst/clk_in1_CLK_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/inst/clk_out1_CLK_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/inst/clkout1_buf/O
                         net (fo=25, routed)          1.525   198.505    CLK_5MHz
    SLICE_X11Y90         FDCE                                         r  count_1sec_reg[17]/C
                         clock pessimism              0.575   199.080    
                         clock uncertainty           -0.318   198.763    
    SLICE_X11Y90         FDCE (Setup_fdce_C_D)        0.062   198.825    count_1sec_reg[17]
  -------------------------------------------------------------------
                         required time                        198.825    
                         arrival time                          -2.019    
  -------------------------------------------------------------------
                         slack                                196.805    

Slack (MET) :             196.826ns  (required time - arrival time)
  Source:                 cnt_done_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_CLK_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            count_1sec_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_CLK_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_CLK_5MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_CLK_5MHz rise@200.000ns - clk_out1_CLK_5MHz rise@0.000ns)
  Data Path Delay:        2.894ns  (logic 1.829ns (63.197%)  route 1.065ns (36.803%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 198.505 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLK_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_CLK_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_CLK_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=25, routed)          1.644    -0.896    CLK_5MHz
    SLICE_X10Y88         FDCE                                         r  cnt_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y88         FDCE (Prop_fdce_C_Q)         0.518    -0.378 f  cnt_done_reg/Q
                         net (fo=25, routed)          1.065     0.687    cnt_done
    SLICE_X11Y86         LUT2 (Prop_lut2_I1_O)        0.124     0.811 r  count_1sec[0]_i_6/O
                         net (fo=1, routed)           0.000     0.811    count_1sec[0]_i_6_n_0
    SLICE_X11Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.343 r  count_1sec_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.343    count_1sec_reg[0]_i_1_n_0
    SLICE_X11Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.457 r  count_1sec_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.457    count_1sec_reg[4]_i_1_n_0
    SLICE_X11Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.571 r  count_1sec_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.571    count_1sec_reg[8]_i_1_n_0
    SLICE_X11Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.685 r  count_1sec_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.685    count_1sec_reg[12]_i_1_n_0
    SLICE_X11Y90         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.998 r  count_1sec_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.998    count_1sec_reg[16]_i_1_n_4
    SLICE_X11Y90         FDCE                                         r  count_1sec_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CLK_5MHz rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/inst/clk_in1_CLK_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/inst/clk_out1_CLK_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/inst/clkout1_buf/O
                         net (fo=25, routed)          1.525   198.505    CLK_5MHz
    SLICE_X11Y90         FDCE                                         r  count_1sec_reg[19]/C
                         clock pessimism              0.575   199.080    
                         clock uncertainty           -0.318   198.763    
    SLICE_X11Y90         FDCE (Setup_fdce_C_D)        0.062   198.825    count_1sec_reg[19]
  -------------------------------------------------------------------
                         required time                        198.825    
                         arrival time                          -1.998    
  -------------------------------------------------------------------
                         slack                                196.826    

Slack (MET) :             196.900ns  (required time - arrival time)
  Source:                 cnt_done_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_CLK_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            count_1sec_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_CLK_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_CLK_5MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_CLK_5MHz rise@200.000ns - clk_out1_CLK_5MHz rise@0.000ns)
  Data Path Delay:        2.820ns  (logic 1.755ns (62.231%)  route 1.065ns (37.769%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 198.505 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLK_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_CLK_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_CLK_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=25, routed)          1.644    -0.896    CLK_5MHz
    SLICE_X10Y88         FDCE                                         r  cnt_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y88         FDCE (Prop_fdce_C_Q)         0.518    -0.378 f  cnt_done_reg/Q
                         net (fo=25, routed)          1.065     0.687    cnt_done
    SLICE_X11Y86         LUT2 (Prop_lut2_I1_O)        0.124     0.811 r  count_1sec[0]_i_6/O
                         net (fo=1, routed)           0.000     0.811    count_1sec[0]_i_6_n_0
    SLICE_X11Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.343 r  count_1sec_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.343    count_1sec_reg[0]_i_1_n_0
    SLICE_X11Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.457 r  count_1sec_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.457    count_1sec_reg[4]_i_1_n_0
    SLICE_X11Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.571 r  count_1sec_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.571    count_1sec_reg[8]_i_1_n_0
    SLICE_X11Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.685 r  count_1sec_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.685    count_1sec_reg[12]_i_1_n_0
    SLICE_X11Y90         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.924 r  count_1sec_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.924    count_1sec_reg[16]_i_1_n_5
    SLICE_X11Y90         FDCE                                         r  count_1sec_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CLK_5MHz rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/inst/clk_in1_CLK_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/inst/clk_out1_CLK_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/inst/clkout1_buf/O
                         net (fo=25, routed)          1.525   198.505    CLK_5MHz
    SLICE_X11Y90         FDCE                                         r  count_1sec_reg[18]/C
                         clock pessimism              0.575   199.080    
                         clock uncertainty           -0.318   198.763    
    SLICE_X11Y90         FDCE (Setup_fdce_C_D)        0.062   198.825    count_1sec_reg[18]
  -------------------------------------------------------------------
                         required time                        198.825    
                         arrival time                          -1.924    
  -------------------------------------------------------------------
                         slack                                196.900    

Slack (MET) :             196.916ns  (required time - arrival time)
  Source:                 cnt_done_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_CLK_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            count_1sec_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_CLK_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_CLK_5MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_CLK_5MHz rise@200.000ns - clk_out1_CLK_5MHz rise@0.000ns)
  Data Path Delay:        2.804ns  (logic 1.739ns (62.016%)  route 1.065ns (37.984%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 198.505 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLK_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_CLK_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_CLK_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=25, routed)          1.644    -0.896    CLK_5MHz
    SLICE_X10Y88         FDCE                                         r  cnt_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y88         FDCE (Prop_fdce_C_Q)         0.518    -0.378 f  cnt_done_reg/Q
                         net (fo=25, routed)          1.065     0.687    cnt_done
    SLICE_X11Y86         LUT2 (Prop_lut2_I1_O)        0.124     0.811 r  count_1sec[0]_i_6/O
                         net (fo=1, routed)           0.000     0.811    count_1sec[0]_i_6_n_0
    SLICE_X11Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.343 r  count_1sec_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.343    count_1sec_reg[0]_i_1_n_0
    SLICE_X11Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.457 r  count_1sec_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.457    count_1sec_reg[4]_i_1_n_0
    SLICE_X11Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.571 r  count_1sec_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.571    count_1sec_reg[8]_i_1_n_0
    SLICE_X11Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.685 r  count_1sec_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.685    count_1sec_reg[12]_i_1_n_0
    SLICE_X11Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     1.908 r  count_1sec_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.908    count_1sec_reg[16]_i_1_n_7
    SLICE_X11Y90         FDCE                                         r  count_1sec_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CLK_5MHz rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/inst/clk_in1_CLK_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/inst/clk_out1_CLK_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/inst/clkout1_buf/O
                         net (fo=25, routed)          1.525   198.505    CLK_5MHz
    SLICE_X11Y90         FDCE                                         r  count_1sec_reg[16]/C
                         clock pessimism              0.575   199.080    
                         clock uncertainty           -0.318   198.763    
    SLICE_X11Y90         FDCE (Setup_fdce_C_D)        0.062   198.825    count_1sec_reg[16]
  -------------------------------------------------------------------
                         required time                        198.825    
                         arrival time                          -1.908    
  -------------------------------------------------------------------
                         slack                                196.916    

Slack (MET) :             196.919ns  (required time - arrival time)
  Source:                 cnt_done_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_CLK_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            count_1sec_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_CLK_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_CLK_5MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_CLK_5MHz rise@200.000ns - clk_out1_CLK_5MHz rise@0.000ns)
  Data Path Delay:        2.801ns  (logic 1.736ns (61.975%)  route 1.065ns (38.025%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 198.505 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLK_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_CLK_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_CLK_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=25, routed)          1.644    -0.896    CLK_5MHz
    SLICE_X10Y88         FDCE                                         r  cnt_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y88         FDCE (Prop_fdce_C_Q)         0.518    -0.378 f  cnt_done_reg/Q
                         net (fo=25, routed)          1.065     0.687    cnt_done
    SLICE_X11Y86         LUT2 (Prop_lut2_I1_O)        0.124     0.811 r  count_1sec[0]_i_6/O
                         net (fo=1, routed)           0.000     0.811    count_1sec[0]_i_6_n_0
    SLICE_X11Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.343 r  count_1sec_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.343    count_1sec_reg[0]_i_1_n_0
    SLICE_X11Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.457 r  count_1sec_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.457    count_1sec_reg[4]_i_1_n_0
    SLICE_X11Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.571 r  count_1sec_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.571    count_1sec_reg[8]_i_1_n_0
    SLICE_X11Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.905 r  count_1sec_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.905    count_1sec_reg[12]_i_1_n_6
    SLICE_X11Y89         FDCE                                         r  count_1sec_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CLK_5MHz rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/inst/clk_in1_CLK_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/inst/clk_out1_CLK_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/inst/clkout1_buf/O
                         net (fo=25, routed)          1.525   198.505    CLK_5MHz
    SLICE_X11Y89         FDCE                                         r  count_1sec_reg[13]/C
                         clock pessimism              0.575   199.080    
                         clock uncertainty           -0.318   198.763    
    SLICE_X11Y89         FDCE (Setup_fdce_C_D)        0.062   198.825    count_1sec_reg[13]
  -------------------------------------------------------------------
                         required time                        198.825    
                         arrival time                          -1.905    
  -------------------------------------------------------------------
                         slack                                196.919    

Slack (MET) :             196.940ns  (required time - arrival time)
  Source:                 cnt_done_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_CLK_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            count_1sec_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_CLK_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_CLK_5MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_CLK_5MHz rise@200.000ns - clk_out1_CLK_5MHz rise@0.000ns)
  Data Path Delay:        2.780ns  (logic 1.715ns (61.688%)  route 1.065ns (38.312%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 198.505 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLK_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_CLK_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_CLK_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=25, routed)          1.644    -0.896    CLK_5MHz
    SLICE_X10Y88         FDCE                                         r  cnt_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y88         FDCE (Prop_fdce_C_Q)         0.518    -0.378 f  cnt_done_reg/Q
                         net (fo=25, routed)          1.065     0.687    cnt_done
    SLICE_X11Y86         LUT2 (Prop_lut2_I1_O)        0.124     0.811 r  count_1sec[0]_i_6/O
                         net (fo=1, routed)           0.000     0.811    count_1sec[0]_i_6_n_0
    SLICE_X11Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.343 r  count_1sec_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.343    count_1sec_reg[0]_i_1_n_0
    SLICE_X11Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.457 r  count_1sec_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.457    count_1sec_reg[4]_i_1_n_0
    SLICE_X11Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.571 r  count_1sec_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.571    count_1sec_reg[8]_i_1_n_0
    SLICE_X11Y89         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.884 r  count_1sec_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.884    count_1sec_reg[12]_i_1_n_4
    SLICE_X11Y89         FDCE                                         r  count_1sec_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CLK_5MHz rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/inst/clk_in1_CLK_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/inst/clk_out1_CLK_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/inst/clkout1_buf/O
                         net (fo=25, routed)          1.525   198.505    CLK_5MHz
    SLICE_X11Y89         FDCE                                         r  count_1sec_reg[15]/C
                         clock pessimism              0.575   199.080    
                         clock uncertainty           -0.318   198.763    
    SLICE_X11Y89         FDCE (Setup_fdce_C_D)        0.062   198.825    count_1sec_reg[15]
  -------------------------------------------------------------------
                         required time                        198.825    
                         arrival time                          -1.884    
  -------------------------------------------------------------------
                         slack                                196.940    

Slack (MET) :             197.014ns  (required time - arrival time)
  Source:                 cnt_done_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_CLK_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            count_1sec_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_CLK_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_CLK_5MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_CLK_5MHz rise@200.000ns - clk_out1_CLK_5MHz rise@0.000ns)
  Data Path Delay:        2.706ns  (logic 1.641ns (60.640%)  route 1.065ns (39.360%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 198.505 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLK_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_CLK_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_CLK_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=25, routed)          1.644    -0.896    CLK_5MHz
    SLICE_X10Y88         FDCE                                         r  cnt_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y88         FDCE (Prop_fdce_C_Q)         0.518    -0.378 f  cnt_done_reg/Q
                         net (fo=25, routed)          1.065     0.687    cnt_done
    SLICE_X11Y86         LUT2 (Prop_lut2_I1_O)        0.124     0.811 r  count_1sec[0]_i_6/O
                         net (fo=1, routed)           0.000     0.811    count_1sec[0]_i_6_n_0
    SLICE_X11Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.343 r  count_1sec_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.343    count_1sec_reg[0]_i_1_n_0
    SLICE_X11Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.457 r  count_1sec_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.457    count_1sec_reg[4]_i_1_n_0
    SLICE_X11Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.571 r  count_1sec_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.571    count_1sec_reg[8]_i_1_n_0
    SLICE_X11Y89         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.810 r  count_1sec_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.810    count_1sec_reg[12]_i_1_n_5
    SLICE_X11Y89         FDCE                                         r  count_1sec_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CLK_5MHz rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/inst/clk_in1_CLK_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/inst/clk_out1_CLK_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/inst/clkout1_buf/O
                         net (fo=25, routed)          1.525   198.505    CLK_5MHz
    SLICE_X11Y89         FDCE                                         r  count_1sec_reg[14]/C
                         clock pessimism              0.575   199.080    
                         clock uncertainty           -0.318   198.763    
    SLICE_X11Y89         FDCE (Setup_fdce_C_D)        0.062   198.825    count_1sec_reg[14]
  -------------------------------------------------------------------
                         required time                        198.825    
                         arrival time                          -1.810    
  -------------------------------------------------------------------
                         slack                                197.014    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 count_1sec_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_CLK_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt_done_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_CLK_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_CLK_5MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CLK_5MHz rise@0.000ns - clk_out1_CLK_5MHz rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.231ns (56.248%)  route 0.180ns (43.752%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLK_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_CLK_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_CLK_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=25, routed)          0.573    -0.591    CLK_5MHz
    SLICE_X11Y89         FDCE                                         r  count_1sec_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y89         FDCE (Prop_fdce_C_Q)         0.141    -0.450 r  count_1sec_reg[14]/Q
                         net (fo=2, routed)           0.067    -0.383    count_1sec_reg[14]
    SLICE_X10Y89         LUT6 (Prop_lut6_I0_O)        0.045    -0.338 r  cnt_done_i_2/O
                         net (fo=1, routed)           0.112    -0.226    cnt_done_i_2_n_0
    SLICE_X10Y88         LUT4 (Prop_lut4_I0_O)        0.045    -0.181 r  cnt_done_i_1/O
                         net (fo=1, routed)           0.000    -0.181    cnt_done_i
    SLICE_X10Y88         FDCE                                         r  cnt_done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CLK_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_CLK_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_CLK_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=25, routed)          0.844    -0.829    CLK_5MHz
    SLICE_X10Y88         FDCE                                         r  cnt_done_reg/C
                         clock pessimism              0.254    -0.575    
    SLICE_X10Y88         FDCE (Hold_fdce_C_D)         0.120    -0.455    cnt_done_reg
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 count_1sec_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_CLK_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            count_1sec_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_CLK_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_CLK_5MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CLK_5MHz rise@0.000ns - clk_out1_CLK_5MHz rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLK_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_CLK_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_CLK_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=25, routed)          0.573    -0.591    CLK_5MHz
    SLICE_X11Y89         FDCE                                         r  count_1sec_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y89         FDCE (Prop_fdce_C_Q)         0.141    -0.450 r  count_1sec_reg[15]/Q
                         net (fo=2, routed)           0.169    -0.281    count_1sec_reg[15]
    SLICE_X11Y89         LUT2 (Prop_lut2_I0_O)        0.045    -0.236 r  count_1sec[12]_i_2/O
                         net (fo=1, routed)           0.000    -0.236    count_1sec[12]_i_2_n_0
    SLICE_X11Y89         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.173 r  count_1sec_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.173    count_1sec_reg[12]_i_1_n_4
    SLICE_X11Y89         FDCE                                         r  count_1sec_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CLK_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_CLK_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_CLK_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=25, routed)          0.844    -0.829    CLK_5MHz
    SLICE_X11Y89         FDCE                                         r  count_1sec_reg[15]/C
                         clock pessimism              0.238    -0.591    
    SLICE_X11Y89         FDCE (Hold_fdce_C_D)         0.105    -0.486    count_1sec_reg[15]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 count_1sec_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_CLK_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            count_1sec_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_CLK_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_CLK_5MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CLK_5MHz rise@0.000ns - clk_out1_CLK_5MHz rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLK_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_CLK_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_CLK_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=25, routed)          0.574    -0.590    CLK_5MHz
    SLICE_X11Y90         FDCE                                         r  count_1sec_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y90         FDCE (Prop_fdce_C_Q)         0.141    -0.449 r  count_1sec_reg[19]/Q
                         net (fo=2, routed)           0.169    -0.280    count_1sec_reg[19]
    SLICE_X11Y90         LUT2 (Prop_lut2_I0_O)        0.045    -0.235 r  count_1sec[16]_i_2/O
                         net (fo=1, routed)           0.000    -0.235    count_1sec[16]_i_2_n_0
    SLICE_X11Y90         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.172 r  count_1sec_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.172    count_1sec_reg[16]_i_1_n_4
    SLICE_X11Y90         FDCE                                         r  count_1sec_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CLK_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_CLK_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_CLK_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=25, routed)          0.845    -0.828    CLK_5MHz
    SLICE_X11Y90         FDCE                                         r  count_1sec_reg[19]/C
                         clock pessimism              0.238    -0.590    
    SLICE_X11Y90         FDCE (Hold_fdce_C_D)         0.105    -0.485    count_1sec_reg[19]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 count_1sec_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_CLK_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            count_1sec_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_CLK_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_CLK_5MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CLK_5MHz rise@0.000ns - clk_out1_CLK_5MHz rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLK_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_CLK_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_CLK_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=25, routed)          0.571    -0.593    CLK_5MHz
    SLICE_X11Y86         FDCE                                         r  count_1sec_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y86         FDCE (Prop_fdce_C_Q)         0.141    -0.452 r  count_1sec_reg[3]/Q
                         net (fo=2, routed)           0.169    -0.283    count_1sec_reg[3]
    SLICE_X11Y86         LUT2 (Prop_lut2_I0_O)        0.045    -0.238 r  count_1sec[0]_i_3/O
                         net (fo=1, routed)           0.000    -0.238    count_1sec[0]_i_3_n_0
    SLICE_X11Y86         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.175 r  count_1sec_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.175    count_1sec_reg[0]_i_1_n_4
    SLICE_X11Y86         FDCE                                         r  count_1sec_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CLK_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_CLK_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_CLK_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=25, routed)          0.841    -0.832    CLK_5MHz
    SLICE_X11Y86         FDCE                                         r  count_1sec_reg[3]/C
                         clock pessimism              0.239    -0.593    
    SLICE_X11Y86         FDCE (Hold_fdce_C_D)         0.105    -0.488    count_1sec_reg[3]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 count_1sec_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_CLK_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            count_1sec_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_CLK_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_CLK_5MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CLK_5MHz rise@0.000ns - clk_out1_CLK_5MHz rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLK_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_CLK_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_CLK_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=25, routed)          0.572    -0.592    CLK_5MHz
    SLICE_X11Y87         FDCE                                         r  count_1sec_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y87         FDCE (Prop_fdce_C_Q)         0.141    -0.451 r  count_1sec_reg[7]/Q
                         net (fo=2, routed)           0.170    -0.281    count_1sec_reg[7]
    SLICE_X11Y87         LUT2 (Prop_lut2_I0_O)        0.045    -0.236 r  count_1sec[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.236    count_1sec[4]_i_2_n_0
    SLICE_X11Y87         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.173 r  count_1sec_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.173    count_1sec_reg[4]_i_1_n_4
    SLICE_X11Y87         FDCE                                         r  count_1sec_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CLK_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_CLK_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_CLK_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=25, routed)          0.842    -0.831    CLK_5MHz
    SLICE_X11Y87         FDCE                                         r  count_1sec_reg[7]/C
                         clock pessimism              0.239    -0.592    
    SLICE_X11Y87         FDCE (Hold_fdce_C_D)         0.105    -0.487    count_1sec_reg[7]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 count_1sec_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_CLK_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            count_1sec_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_CLK_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_CLK_5MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CLK_5MHz rise@0.000ns - clk_out1_CLK_5MHz rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLK_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_CLK_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_CLK_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=25, routed)          0.573    -0.591    CLK_5MHz
    SLICE_X11Y88         FDCE                                         r  count_1sec_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y88         FDCE (Prop_fdce_C_Q)         0.141    -0.450 r  count_1sec_reg[11]/Q
                         net (fo=2, routed)           0.170    -0.280    count_1sec_reg[11]
    SLICE_X11Y88         LUT2 (Prop_lut2_I0_O)        0.045    -0.235 r  count_1sec[8]_i_2/O
                         net (fo=1, routed)           0.000    -0.235    count_1sec[8]_i_2_n_0
    SLICE_X11Y88         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.172 r  count_1sec_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.172    count_1sec_reg[8]_i_1_n_4
    SLICE_X11Y88         FDCE                                         r  count_1sec_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CLK_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_CLK_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_CLK_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=25, routed)          0.844    -0.829    CLK_5MHz
    SLICE_X11Y88         FDCE                                         r  count_1sec_reg[11]/C
                         clock pessimism              0.238    -0.591    
    SLICE_X11Y88         FDCE (Hold_fdce_C_D)         0.105    -0.486    count_1sec_reg[11]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 count_1sec_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_CLK_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            count_1sec_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_CLK_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_CLK_5MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CLK_5MHz rise@0.000ns - clk_out1_CLK_5MHz rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.256ns (60.490%)  route 0.167ns (39.510%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLK_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_CLK_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_CLK_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=25, routed)          0.571    -0.593    CLK_5MHz
    SLICE_X11Y86         FDCE                                         r  count_1sec_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y86         FDCE (Prop_fdce_C_Q)         0.141    -0.452 f  count_1sec_reg[0]/Q
                         net (fo=2, routed)           0.167    -0.285    count_1sec_reg[0]
    SLICE_X11Y86         LUT2 (Prop_lut2_I0_O)        0.045    -0.240 r  count_1sec[0]_i_6/O
                         net (fo=1, routed)           0.000    -0.240    count_1sec[0]_i_6_n_0
    SLICE_X11Y86         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.170 r  count_1sec_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.170    count_1sec_reg[0]_i_1_n_7
    SLICE_X11Y86         FDCE                                         r  count_1sec_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CLK_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_CLK_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_CLK_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=25, routed)          0.841    -0.832    CLK_5MHz
    SLICE_X11Y86         FDCE                                         r  count_1sec_reg[0]/C
                         clock pessimism              0.239    -0.593    
    SLICE_X11Y86         FDCE (Hold_fdce_C_D)         0.105    -0.488    count_1sec_reg[0]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.170    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 count_1sec_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_CLK_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            count_1sec_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_CLK_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_CLK_5MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CLK_5MHz rise@0.000ns - clk_out1_CLK_5MHz rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.256ns (60.490%)  route 0.167ns (39.510%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLK_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_CLK_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_CLK_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=25, routed)          0.573    -0.591    CLK_5MHz
    SLICE_X11Y89         FDCE                                         r  count_1sec_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y89         FDCE (Prop_fdce_C_Q)         0.141    -0.450 r  count_1sec_reg[12]/Q
                         net (fo=2, routed)           0.167    -0.283    count_1sec_reg[12]
    SLICE_X11Y89         LUT2 (Prop_lut2_I0_O)        0.045    -0.238 r  count_1sec[12]_i_5/O
                         net (fo=1, routed)           0.000    -0.238    count_1sec[12]_i_5_n_0
    SLICE_X11Y89         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.168 r  count_1sec_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.168    count_1sec_reg[12]_i_1_n_7
    SLICE_X11Y89         FDCE                                         r  count_1sec_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CLK_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_CLK_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_CLK_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=25, routed)          0.844    -0.829    CLK_5MHz
    SLICE_X11Y89         FDCE                                         r  count_1sec_reg[12]/C
                         clock pessimism              0.238    -0.591    
    SLICE_X11Y89         FDCE (Hold_fdce_C_D)         0.105    -0.486    count_1sec_reg[12]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.168    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 count_1sec_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_CLK_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            count_1sec_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_CLK_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_CLK_5MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CLK_5MHz rise@0.000ns - clk_out1_CLK_5MHz rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.256ns (60.490%)  route 0.167ns (39.510%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLK_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_CLK_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_CLK_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=25, routed)          0.573    -0.591    CLK_5MHz
    SLICE_X11Y88         FDCE                                         r  count_1sec_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y88         FDCE (Prop_fdce_C_Q)         0.141    -0.450 r  count_1sec_reg[8]/Q
                         net (fo=2, routed)           0.167    -0.283    count_1sec_reg[8]
    SLICE_X11Y88         LUT2 (Prop_lut2_I0_O)        0.045    -0.238 r  count_1sec[8]_i_5/O
                         net (fo=1, routed)           0.000    -0.238    count_1sec[8]_i_5_n_0
    SLICE_X11Y88         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.168 r  count_1sec_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.168    count_1sec_reg[8]_i_1_n_7
    SLICE_X11Y88         FDCE                                         r  count_1sec_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CLK_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_CLK_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_CLK_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=25, routed)          0.844    -0.829    CLK_5MHz
    SLICE_X11Y88         FDCE                                         r  count_1sec_reg[8]/C
                         clock pessimism              0.238    -0.591    
    SLICE_X11Y88         FDCE (Hold_fdce_C_D)         0.105    -0.486    count_1sec_reg[8]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.168    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 count_1sec_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_CLK_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            count_1sec_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_CLK_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_CLK_5MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CLK_5MHz rise@0.000ns - clk_out1_CLK_5MHz rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.256ns (60.343%)  route 0.168ns (39.657%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLK_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_CLK_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_CLK_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=25, routed)          0.572    -0.592    CLK_5MHz
    SLICE_X11Y87         FDCE                                         r  count_1sec_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y87         FDCE (Prop_fdce_C_Q)         0.141    -0.451 r  count_1sec_reg[4]/Q
                         net (fo=2, routed)           0.168    -0.283    count_1sec_reg[4]
    SLICE_X11Y87         LUT2 (Prop_lut2_I0_O)        0.045    -0.238 r  count_1sec[4]_i_5/O
                         net (fo=1, routed)           0.000    -0.238    count_1sec[4]_i_5_n_0
    SLICE_X11Y87         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.168 r  count_1sec_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.168    count_1sec_reg[4]_i_1_n_7
    SLICE_X11Y87         FDCE                                         r  count_1sec_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CLK_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_CLK_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_CLK_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=25, routed)          0.842    -0.831    CLK_5MHz
    SLICE_X11Y87         FDCE                                         r  count_1sec_reg[4]/C
                         clock pessimism              0.239    -0.592    
    SLICE_X11Y87         FDCE (Hold_fdce_C_D)         0.105    -0.487    count_1sec_reg[4]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.168    
  -------------------------------------------------------------------
                         slack                                  0.319    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_CLK_5MHz
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { U1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y16   U1/inst/clkout1_buf/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         200.000     197.846    DSP48_X0Y34      U2/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive/CLK
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         200.000     198.751    MMCME2_ADV_X1Y2  U1/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X10Y88     cnt_done_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X11Y86     count_1sec_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X11Y88     count_1sec_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X11Y88     count_1sec_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X11Y89     count_1sec_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X11Y89     count_1sec_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X11Y89     count_1sec_reg[14]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X1Y2  U1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X10Y88     cnt_done_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X11Y86     count_1sec_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X11Y88     count_1sec_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X11Y88     count_1sec_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X11Y86     count_1sec_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X11Y86     count_1sec_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X11Y86     count_1sec_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X11Y88     count_1sec_reg[8]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X11Y88     count_1sec_reg[9]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X11Y86     count_1sec_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X10Y88     cnt_done_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X11Y86     count_1sec_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X11Y88     count_1sec_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X11Y88     count_1sec_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X11Y89     count_1sec_reg[12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X11Y89     count_1sec_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X11Y89     count_1sec_reg[13]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X11Y89     count_1sec_reg[13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X11Y89     count_1sec_reg[14]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X11Y89     count_1sec_reg[14]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_CLK_5MHz
  To Clock:  clkfbout_CLK_5MHz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_CLK_5MHz
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { U1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   U1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  U1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  U1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  U1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  U1/inst/mmcm_adv_inst/CLKFBOUT



