// Seed: 3524031096
`timescale 1ps / 1ps
module module_0 (
    input id_0,
    input logic id_1,
    output id_2
);
  assign id_2 = 1 | id_0;
endmodule
