module ControlUnit(
    input      [6:0] OP,
    input      [6:0] funct7,
    input      [2:0] funct3, 
    output reg [3:0] ALUOp,     // MÃ£ Ä‘iá»?u khiá»ƒn ALU
    output reg       RegWrite,   // TÃ­n hiá»‡u ghi vÃ o thanh ghi
    output reg       MemRead,    // TÃ­n hiá»‡u Ä‘á»?c bá»™ nhá»›
    output reg       MemWrite,   // TÃ­n hiá»‡u ghi bá»™ nhá»›
    output reg       Branch,     // TÃ­n hiá»‡u nhÃ¡nh
    output reg       Jump        // TÃ­n hiá»‡u nháº£y
);
    
    always @(*) begin
        // Giáº£ sá»­ instruction Ä‘Æ°á»£c mÃ£ hoÃ¡ theo Ä‘á»‹nh dáº¡ng RISC-V hoáº·c tÆ°Æ¡ng tá»±
        case (instruction[6:0]) // Láº¥y opcode tá»« lá»‡nh
            7'b0110011: begin // R-type instructions
                ALUOp = instruction[14:12]; // ALUOp tá»« funct3
                RegWrite = 1'b1; // Ghi vÃ o thanh ghi
                MemRead = 1'b0;  // KhÃ´ng Ä‘á»?c bá»™ nhá»›
                MemWrite = 1'b0; // KhÃ´ng ghi bá»™ nhá»›
                Branch = 1'b0;   // KhÃ´ng pháº£i nhÃ¡nh
                Jump = 1'b0;     // KhÃ´ng pháº£i nháº£y
            end
            
            7'b0000011: begin // I-type load instructions
                ALUOp = 4'b0010; // ALUOp cho phÃ©p load (cá»™ng vá»›i offset)
                RegWrite = 1'b1; 
                MemRead = 1'b1;  
                MemWrite = 1'b0; 
                Branch = 1'b0;   
                Jump = 1'b0;     
            end
            
            7'b0100011: begin // S-type store instructions
                ALUOp = 4'b0010; 
                RegWrite = 1'b0; 
                MemRead = 1'b0;  
                MemWrite = 1'b1; 
                Branch = 1'b0;   
                Jump = 1'b0;     
            end
            
        endcase
    end
endmodule