$date
	Sun Oct 23 00:56:27 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#525115
b101 !
1"
#525118
b101 &
b101 %
1$
#525119
0"
#525122
b10000 &
b10000 %
#525126
b1000 &
b1000 %
#525130
b100 &
b100 %
#525134
b10 &
b10 %
#525138
b1 &
b1 %
1#
#525142
b0 &
0#
b0 %
0$
#1524628
b100 !
1"
#1524630
b100 &
b100 %
1$
#1524631
0"
#1524634
b10 &
b10 %
#1524638
b1 &
1#
b1 %
#1524642
b0 &
b0 %
0#
0$
#2566101
b1 !
1"
#2566102
b1 &
b1 %
1$
#2566103
0"
#2566106
1#
#2566110
b0 &
0#
b0 %
0$
#4500012
