// ==================================================
// RTL generated by RapidStream
//
// Copyright 2024 RapidStream Design Automation, Inc.
// All Rights Reserved.
// ==================================================
`timescale 1 ns / 1 ps
/**   Generated by RapidStream   **/
module __rs_pt_edge_list_ch_19__m_axi_9 #(
    parameter BufferSize         = 32,
    parameter BufferSizeLog      = 5,
    parameter AddrWidth          = 64,
    parameter AxiSideAddrWidth   = 64,
    parameter DataWidth          = 512,
    parameter DataWidthBytesLog  = 6,
    parameter WaitTimeWidth      = 4,
    parameter BurstLenWidth      = 8,
    parameter EnableReadChannel  = 1,
    parameter EnableWriteChannel = 1,
    parameter MaxWaitTime        = 3,
    parameter MaxBurstLen        = 15
) (
    output wire [(AddrWidth - 1):0] __rs_pt_write_addr_din,
    input wire                      __rs_pt_write_addr_full_n,
    output wire                     __rs_pt_write_addr_write,
    input wire                      clk,
    input wire                      rst,
    input wire  [(AddrWidth - 1):0] write_addr_din,
    output wire                     write_addr_full_n,
    input wire                      write_addr_write
);




__rs_pass_through #(
    .WIDTH (( ( AddrWidth - 1 ) - ( 0 ) + 1 ))
) __rs_pt_async_mmap_write_addr_din_inst /**   Generated by RapidStream   **/ (
    .din  (write_addr_din),
    .dout (__rs_pt_write_addr_din)
);


__rs_pass_through #(
    .WIDTH (1)
) __rs_pt_async_mmap_write_addr_full_n_inst /**   Generated by RapidStream   **/ (
    .din  (__rs_pt_write_addr_full_n),
    .dout (write_addr_full_n)
);


__rs_pass_through #(
    .WIDTH (1)
) __rs_pt_async_mmap_write_addr_write_inst /**   Generated by RapidStream   **/ (
    .din  (write_addr_write),
    .dout (__rs_pt_write_addr_write)
);

endmodule  // __rs_pt_edge_list_ch_19__m_axi_9