perform evalu hierarch ringbas share memori multiprocessor investig perform wordpacket slot unidirect ringbas hierarch direct network context largescal share memori multiprocessor slot unidirect ring attract electr characterist simpl interfac allow fast cycl time larg bandwidth largescal system necessari use multipl ring increas aggreg bandwidth hierarchi attract topolog ensur uniqu path node simpl node interfac simpl inter connect ensur realist region design space examin architectur network use hector prototyp adopt initi design point simul architectur develop valid measur prototyp system workload parameter reflect condit expect near futur result studi show import system balanc perform b introduct paper studi perform largescal sharedmemori multiprocessor use wordpacket ringbas hierarch network class architectur interest sever reason first distribut share memori among processor modul associ cach processor modul locat processor modul node network use direct network commun local exploit reduc network traffic memori latenc second bitparallel unidirect slot ring found effect maxim link bandwidth direct network 26 advantag unidirect ring includ 1 pointtopoint connect run high clock speed 2 easi make full use bandwidth provid natur broadcast mechan 4 allow easi addit extra node third singl slot ring scale well multipl ring need interconnect hierarch ring interconnect attract sinc allow simpl node interfac inter connect node need interfac two ring neighbor inter connect regardless system size implement use twobytwo crossbar switch moreov hierarchi provid uniqu path two node use implement cach consist protocol 13 disadvantag hierarchi limit bandwidth near root howev disadvantag mitig suffici commun local interest lie perform type network within context share memori multiprocessor isol consequ evalu overal system perform effect memori cycl time memori util aspect processor design effect request rate need consid specif issu interest effect techniqu hide memori latenc multipl outstand transact nonblock read use memori bank ring topolog commun local hot spot rel speed processor memori ring transact consid memori read write singl word block transfer approach evalu issu accur simul exist system use detail packetlevel simul valid exist system purpos use hector prototyp multiprocessor class architectur sinc interest perform system order 1024 processor sinc clear extrapol result small system found necessari use synthet workload simul instruct execut tango 12 larg system would take prohibit long use address trace system highli question result studi show import system balanc perform largescal system inher larg commun delay distant access processor effici low unless processor oper multipl outstand transact use techniqu prefetch asynchron write multipl hardwar context howev multipl outstand transact one memori bank per process modul memori quickli satur memori satur allevi multipl memori bank per process modul shift bottleneck ring subsystem topolog ring hierarchi affect perform show topolog similar branch factor level except possibl slightli smaller ring root hierarchi tend perform best ring subsystem inher limit throughput system henc increas number outstand transact per processor beyond certain point limit effect perfor manc sinc caus ring becom congest adapt maximum number outstand transact appear necessari adjust appropri tradeoff concurr content commun local chang show relationship processor ring memori speed effect perform next section describ detail system examin simul methodolog system paramet workload paramet experiment result report section three conclud section four togeth discuss relat work 2 system workload descript chosen hector architectur develop univers toronto initi design point studi design specif ringbas hierarchi implement success choos start design actual implement two reason first base studi implement help ensur perform system modul interact correctli captur abstract system model might miss second restrict studi design relat care thought implement focus attent realist section design space one believ rel promis respect scalabl briefli describ hector detail present given 29 27 comment simul system paramet workload paramet 21 hector architectur hector sharedmemori multiprocessor consist set station interconnect hierarchi unidirect ring station contain collect processor modul contain processor local cach part main memori station connect lowest level local ring hector provid flat global physic address space station assign uniqu contigu portion address space determin locat processor transpar access memori locat system inform transfer take place mean fixeds packet transfer bitparallel format along uniqu path ring hierarchi two type ring interfac control packet transfer simpl realiz station control control onstat traffic well local ring traffic station gate incom packet ring onto station outgo packet station onto ring continu packet previou ring interfac next ring interfac packet ring prioriti packet station minim time packet buffer station control inter interfac control traffic two ring logic inter interfac correspond 2 theta 2 crossbar switch fifo buffer fifo need order abl store packet collis occur happen given cycl input packet ring rout output order minim remain delay packet descend hierarchi packet higherlevel ring prioriti packet lowerlevel ring figur 1 depict hector configur two level ring hierarchi global ring connect sever local ring turn connect multipl station exampl correspond prototyp bu connect sever process modul local ring interfac commun hector occur synchron given clock cycl packet transfer two adjac ring interfac station control onto station station onto ring request access nonloc memori locat initi station station control inter interfac figur 1 structur hector two level ring hierarchi packet transfer across network follow terminolog scalabl coher interfac protocol 22 transact involv request respons subtransact subtransact typic entail transmiss singl packet event collis timeout sever packet may use exampl access remot memori locat request packet contain address target memori form process modul transfer ring via local station control packet travel around ring visit one segment ring cycl packet reach first inter interfac path either switch onto higher level ring pass next station control ring depend destin address packet first travel hierarchi level need reach target station descend hierarchi target station remov local ring target station send respons packet back request pm along similar path case read transact respons packet contain request data case write transact request packet contain data addit address inform respons packet contain acknowledg write respons packet sent back request station soon write queu target memori latenc actual memori oper hidden possibl request packet success deliv target memori happen exampl congest target memori accept request packet arriv case target station gener neg acknowledg packet sent back request station retri oper later time retransmit request packet 22 simul construct simul reflect behavior packet cyclebycycl basi simul written use smpl 19 simul librari batch mean method output analysi use first batch discard account initi bia batch mean method singl long run divid subrun call batch separ sampl mean comput batch batch mean use comput grand mean confid interv 19 batch termin criterion processor complet least minimum number request earli experi show use total number request complet entir system batch termin criterion substanti underestim mean respons time sinc request long respons time underrepres use sever workload valid simul measur collect hector prototyp base simul extend model featur present prototyp arbitrari number ring level ring cycl time differ processor cycl time 23 system paramet hierarch ringbas system character follow paramet system size processor rel processor memori ring cycl time maximum number type transact processor may outstand whether processor block read complet ring topolog number bank memori modul transact latenc refer entir time request packet transact issu processor transact complet respons packet return processor 1 base contentionfre fraction transact latenc number cycl requir travers network twice read time actual execut memori oper absenc content remain fraction transact latenc number addit cycl due content expos transact latenc fraction transact latenc processor block wait transact complet thu memori cycl time may impli transact latenc 100 processor cycl larg system target memori far sourc processor processor effici fraction time processor spend use work averag processor use work includ delay refer cach hit assum processor local cach includ addit delay cach miss processor block read write complet larg transact latenc rel processor cycl time impli low processor effici number techniqu propos increas processor util base case includ relax memori consist model prefetch multipl hardwar context 16 instead assum one techniqu versu anoth character effect vari maximum number outstand transact processor may block consid whether read block thu processor block either number outstand transact exceed maximum read block read cach miss occur goal multipl outstand transact nonblock read hide expos transact latenc one effect method allow nonblock read multipl outstand transact use multipl hardwar context consid case multipl outstand transact intent take account cycl lost due hardwar context switch assumpt base recent work suggest context switch schedul avoid lost cycl 7 prevent network satur consid implic altern ring topolog system topolog specifi branch factor level hierarchi start 1 write respons packet return upon queue request target memori possibl target memori still process write request transact complet sens number station local level 1 ring last branch factor number ring directli attach root ring thu topolog refer topolog 2 station per level 1 ring 3 level 1 ring per level 2 ring 4 level 2 ring connect root ring throughout paper assum one processor per station prevent memori satur consid use multipl memori bank per memori modul assum transact particular target memori equal like access bank memori 24 workload paramet detail system simul need order ensur import featur architectur studi captur simul larg system also import sinc extrapol result small system question key satisfi concern use synthet workload model simul instruct execut larg system tango would take prohibit long use address trace smaller system highli question contrast synthet workload model number transact need issu processor order obtain system perform measur dramat smaller number gener simul execut actual applic program moreov use synthet workload sometim allow clearer understand signific differ workload paramet cours concern address realism workload model approach character workload mean time cach miss given nonblock processor equival request rate invers mean time probabl cach miss read commun local read cach miss probabl assum 07 throughout studi consist empir statist 15 request rate consid rate 001 005 cach miss per processor cycl equiv alent 20 100 cycl cach miss rang choic support recent studi number applic program observ mean number processor cycl 6 137 share data read 7 assum code privat data refer stack alway hit local cach factor share data write share data cach hit yield realist mean number processor cycl cach miss least 20 chose workload character avoid account least explicitli cach coher traffic cach coher traffic could includ within lowlevel workload model provid translat highlevel workload model lowlevel workload model preliminari studi effect translat case softwar cach coher use approach develop adv etal 1 result rang lowlevel workload paramet consist rang consid 2 result present paper assum one word transfer transfer larger word aris sever sourc page migrat replic cach line transfer prefetch regard page migrat replic paramet valu greatli effect result sinc clear valu rang use chose ignor cach line transfer prefetch adjac word cach miss consid use pagemod dram access transfer block word thu exampl upon memori access first word provid memori say processor cycl success word might provid interv 5 10 processor cycl 2 lowlevel softwar cach coher model includ traffic due post invalid cach line assum singl word cach line possibl includ traffic within read write paramet 25 commun local hot spot direct network commun local hot spot greatli affect perform cluster local model attempt model commun local intuit model processor logic organ processor cluster around processor independ network topolog first cluster typic contain processor second cluster contain nearbi processor addit cluster contain processor away case view processor leav tree defin ring hierarchi number left right cluster defin term distanc two processor absolut differ modulo size system two processor number exampl two cluster case cluster 0 may sourc processor modul cluster 1 remain processor modul three cluster case cluster 0 may sourc processor modul cluster 1 sourc processor modul set closest neighbor cluster 2 remain processor modul defin cluster manner reason sinc like applic program manner independ particular branch factor present certain ring topolog probabl target memori transact processor modul particular cluster depend cluster given target memori particular cluster probabl processor modul within cluster contain target memori uniformli distribut commun local model specifi number cluster number cluster probabl transact target cluster thu 1024 processor system mean three cluster cluster 1 size 1 probabl 09 target cluster 2 4 closest process modul probabl 08 target given target cluster 0 cluster 3 remain 1019 process modul probabl 10 contain target given target cluster 1 cluster 2 cluster local model adopt similar simpler model shown effect studi direct network 25 2 3 model exhibit memori access pattern similar scientif applic examin hector especi true applic optim numa system migrat replic data object improv local includ migrat replic done oper system transpar applic studi extent real share memori program conform model allow applic restructur hardwar softwar dynam page cach block placement interest outsid scope paper major type nonuniform traffic hot spot singl memori unusu high probabl access mani processor earli paper 23 30 identifi hot spot memori modul major caus perform degrad sharedmemori interconnect network degrad exacerb tree satur 23 even obstruct memori traffic nonhot spot locat signific progress made reduc hot spot traffic especi hot spot traffic due synchron techniqu includ separ synchron network possibl combin 18 hotspotfre softwar algorithm use distribut data structur 20 furthermor flow control mechan may use especi hot sender processor usual high request rate high favorit hot spot factor evalu altern techniqu reduc hot spot traffic outsid scope paper instead investig signific effect due hot spot perform type architectur paramet valu descript n 1024 number processor memori system number memori bank branch factor n level rxmi r1m10 r4m60 ratio ring memori cycl processor cycl 18 maximum number outstand transact request rate r 07 probabl cach miss read 09 10 cluster probabl cluster 1 1023 cluster size cluster f 000025 favorit memori probabl tabl 1 system workload paramet use simul valu rang section present result experi primari perform metric use processor effici sinc reflect overal system perform understand differ identifi processor effici number secondari metric examin includ mean transact latenc mean remot transact latenc access direct nonloc memori mean local transact latenc rel constant network travers content avoid local transact prioriti remot transact also consid memori ring util ring util report averag util ring level largest averag util sinc ring level domin perform effect rang input paramet valu shown tabl 1 system con sider system size 1024 processor probabl transact read 07 size cluster 1 1 1 system paramet studi system topolog maximum number outstand transact per processor use block versu nonblock read number memori bank per memori modul rel speed processor ring memori refer latter cycl ratio specifi rxmi mean ring cycl x time slow processor cycl memori requir processor cycl servic one memori access workload paramet studi request rate commun local presenc hot spot simul result report section confid interv halfwidth 1 less 90 confid level except near satur confid interv halfwidth sometim increas percent section 41 describ base system perform differ request rate degre commun local follow section examin issu mention section 1 section 42 consid effect increas maximum number outstand transact whether read block section 43 present result use multipl memori bank effect variat ring topolog consid section 44 section 45 consid hot spot traffic final section 46 consid chang rel speed processor memori ring 31 base system perform base system variabl paramet fix follow system topolog 16 4 4 2 2 one memori bank per memori modul 1 one outstand transact per processor transact includ read block cycl ratio r2m30 ring cycl time twice long processor memori requir processor cycl per access cycl ratio chosen base nearterm expect time particular highperform processor obtain cycl time order 5n dec alpha 11 although ieee sci standard specifi ring cycl time 2n assum ring cycl time 10n defin ring cycl time time requir packet move input one station input next station transfer need occur singl ring cycl exampl recent perform studi sci ring 26 assum content four ring cycl packet travers station link next station assumpt memori cycl take cycl follow valu use recent studi 10 figur 2a show effici vari request rate base system cluster probabl vari request rate increas effici drop sharpli less 40 request rate 005 even 95 access go local memori high degre local cluster 1 probabl 90 higher memori util maximum ring util far satur henc noncontent compon transact latenc primari caus declin effici word effici low transact latenc expos cluster 1 probabl less 90 ring content level 4 ring one level root ring becom substanti enough effect latenc thu decreas effici next consid effect cluster size base system sever differ cluster 1 probabl 08 figur 2b plot effici function request rate case p 09 increas cluster 2 size 4 16 32 thu spread nonloc access wider rang minim effect effici cluster 1 probabl consid one reason invari base case level 1 ring contain transact target memori level 1 ring sourc processor impos load regardless logic distanc target memori processor sourc processor consequ primari caus increas load increas cluster 2 size 4 16 due increas traffic adjac level 1 ring hand increas cluster 2 size 1023 caus nonloc transact uniformli distribut across machin major effect effici due ring satur primarili level 3 ring even high local request rate caus maximum ring util 90 080 maximum ring util 100 even request rate 001 conclud base system processor effici quit low high request rate cluster 1 probabl 90 cluster 2 size order 4 32 processor low effici due long contentionfre latenc expos stem limit one outstand transact per processor cluster 1 probabl 90 cluster 2 size order system size consid cluster 1 probabl ring content becom factor increas transact latenc examin techniqu address caus low effici vari cluster probabl theta theta theta theta f f c e request rate b vari cluster2 size theta theta theta theta figur 2 base system experi figur figur 2b 32 maximum outstand transact nonblock read next examin two techniqu increas effici presenc long expos latenc increas maximum number outstand transact allow nonblock read assumpt base system cluster size cluster probabl 10 effect allow maximum number outstand transact 1 2 4 6 8 without read block describ first experi shown vari request rate differ valu assum block read might reflect exampl singl context use relax memori consist model increas 1 2 caus small increas effici 1 absolut chang increas signific effect given 70 transact read surpris increas limit effect remaind studi therefor consid nonblock read figur 3a plot effici versu request rate differ valu assum nonblock read increas effect substanti improv effici approxim 75 t4 request rate 005 howev increas traffic henc content turn increas latenc thu reduc effect increas reduc expos latenc case t6 t8 simul complet high request rate excess number packet system aris sever content figur 3b show mean transact latenc processor cycl increas differ valu request rate increas figur 4 show excess memori util primari caus content increas ring util higher request rate indirect result memori content increas packet traffic aris increas packet retri turn due request theta theta theta theta l c l e request rate b theta theta figur 3 vari nonblock read turn back satur memori retri doubl request rate increas ring traffic 10 conclud increas maximum number outstand transact given nonblock read effect increas effici commun local consid memori satur limit effici improv 33 multipl memori bank next consid divid memori modul multipl memori bank mean decreas memori util system consid initi consid previou subsect vari number memori bank 8 first seri experi vari number memori bank case fix number outstand 4 vari commun local consid case consid case shown go 1 2 memori bank effect processor effici effici request rate 005 increas 56 64 ad memori bank littl effect effici sinc expos part contentionfre transact latenc limit factor effici memori content 4 hand enough concurr contentionfre transact latenc hidden memori content limit factor rang consid shown figur 5a display effici versu request rate differ number memori bank effici increas request rate 005 90 4 memori bank 4 caus improv reduct memori util shown e u l request rate a33 theta theta theta x r u l request rate b theta theta theta theta figur 4 vari nonblock read figur 5b result similar effici somewhat higher 95 request rate memori maximum ring util chang percent figur 5c plot maximum ring util function request rate ring util still low enough littl effect transact latenc higher request rate approach level effect 1 2 memori bank ring util constrain higher request rate memori content higher number memori bank increas processor effici remov memori bottleneck turn increas offer load network thu ring util howev increas ring util due packet retri seen figur 4b longer present increas ring util shown figur 5c identifi fundament tradeoff maintain small valu improv processor effici increas potenti increas content increas memori ring util consequ increas order reduc expos latenc point provid minim improv thu tradeoff choos valu small possibl still achiev almost possibl improv processor effici experi indic 095 08 10 valu would good balanc tradeoff investig tradeoff point sensit degre commun local examin result shown indic tradeoff point highli sensit request rate 004 002 higher caus almost 100 maximum ring util request rate 002 001 higher caus 100 maximum ring util case level 4 ring alway f f c e request rate b6 theta theta theta theta theta u l request rate b33 theta theta theta theta x r u l request rate c3 theta theta theta figur 5 vari b highest util clearli degre commun local lower need given sensit rel commun local adapt level algorithm clearli desir one decentr approach processor decreas observ latenc transact higher expect indic high network memori content likewis processor increas level actual latenc transact low contentionfre latenc would altern approach use central scheme allow level adjust systemwid avoid potenti fair problem decentr approach introduc coordin overhead discuss show memori satur major limit factor increas processor effici use multipl memori bank effect techniqu remov bottleneck increas offer load due multipl outstand transact remov memori satur caus ring util increas satur reason traffic pattern appropri number outstand transact tradeoff concurr content highli sensit degre commun local adapt maximum number outstand transact may use adjust tradeoff commun local chang 34 ring topolog ring util also affect topolog ring hierarchi evalu signific ring topolog first analyz maximum transact latenc ring hierarchi access goe distant memori request respons packet must travers level go sourc target memori back request respons subtransact consid togeth travers ring complet travers exactli complet travers ring branch factor l take l 1 ring cycl ring root ring one cycl l child inter interfac station plu one parent inter interfac complet travers root ring branch factor l take ring cycl thu contentionfre maximum transact latenc ml configur r c l e number level 1 level 1054 figur latenc ring cycl optim topolog number ring level mem 3006081 l z e number level theta theta theta theta theta theta theta theta figur 7 comparison normal contentionfre maximum transact latenc normal mean remot transact latenc traffic pattern mem memori cycl time ring cycl comput ml number differ topolog topolog number level chose one lowest ml valu plot figur 6 although memori latenc 30 assum order consist r2m30 cycl ratio use simul mem simpli caus constant shift optimum topolog 5 level 4 given number level topolog best ml valu minim larg branch factor except possibl larger branch factor root sinc root ring travers rel perform topolog differ number level determin balanc two factor 1 larger branch factor disadvantag requir packet travers extra link reach next level 2 larger number level disadvantag increas total number inter interfac system although analysi show balanc topolog best analysi ignor realist traffic pattern content analysi repres worst case access memori contentionfre transact latenc maximum traffic pattern caus ring satur unless request rate extrem low unrealist next set experi consid traffic pattern realist previou experi indic probabl caus network heavili util satur preliminari comparison consid topolog best ml valu level use tabl 2 ring topolog consid differ commun local index denot topolog figur 8 traffic pattern 4 request rate normal result worst mean remot transact latenc topolog plot figur 7 qualit behavior altern topolog similar normal ml valu topolog 4 6 level tend superior figur 7 show high traffic load level hurt perform substanti low traffic load mani level also hurt perform request rate 005 larg number level degrad perform invari due root ring content best topolog ml valu larg branch factor root topolog root ring content mask perform chang due larg number level topolog 4 6 level appear perform better examin detail perform altern topolog mani level three traffic pattern three traffic pattern consid 1 2 3 besid topolog ml analysi indic optim consid sever other somewhat larger branch factor lower ring level rational previou experi indic higher ring level highest util consequ reduc branch factor higher ring level might advantag tabl 2 list topolog consid index associ topolog tabl 2 denot topolog figur 8 topolog indic 13 best number level ml valu figur 8 plot maximum ring util investig topolog three traffic pattern best topolog measur ml perform especi well baselin topolog 16 4 4 2 2 use earlier experi perform well rel perform depend traffic pattern topolog number seem accept choic none clearli superior x r u l topolog a2060100 x r u l topolog b2060100 x r u l topolog c figur 8 comparison maximum ring util altern topolog three traffic pattern plot topolog pattern list tabl 2 conclud best contentionfre topolog measur maximum transact latenc one least sensit content 4 6 level best topolog tend uniform branch factor differ level except somewhat larger branch factor lower level also well rel perform best topolog depend traffic pattern also perform measur mean remot transact latenc maximum ring util 35 hot spot traffic result present far base commun local model traffic within cluster uniformli distribut subsect examin behavior system presenc hot spot perform analysi assum transact processor probabl f address hot spot memori remain transact distribut accord standard commun local model moreov assum 095 08 10 experi report far simul system memori queue length 9 hot spot traffic four memori bank queue length suffici queue overflow extrem unlik traffic load satur memori possibl hot spot longer memori queue need consequ section consid queue length 9 36 figur 9a evalu effect hot spot overal system perform plot mean remot transact latenc remot transact system versu request rate differ favorit memori probabl memori queue length 9 request rate need caus latenc significantli increas depend greatli favorit memori probabl clear favor memori probabl 1 support reason request rate respect overal system perform figur 9b use queue length 36 chang queue length effect qualit behavior degrad perform figur 9 larg critic request rate reach neg feedback effect packet retri favorit hot spot memori impos addit load three resourc hot spot memori queue hot spot memori network near hot spot memori content hotspot memori increas access request packet destin hot spot memori neg acknowledg resent experi indic three resourc contribut perform degrad hot spot memori clearli factor due high util actual satur queue length 9 36 workload caus mean remot latenc hundr hot memori util 85 98 memori queue overflow factor sinc memori queue 36 lower mean remot latenc higher hot memori util memori queue 36 network satur ring near hot memori factor measur queue iri near hot memori show long queue mention section 2 goal respect hot spot understand signific within class system instead evalu altern solut without techniqu allevi hot spot experi indic system becom unstabl favorit memori probabl order 1 2 reason request rate memori queue inadequ length significantli lower favorit memori probabl caus insta biliti techniqu propos synchron literatur separ synchron network combin softwar algorithm use distribut data structur 20 18 may well reduc likelihood hot spot simul system provid flow control number cycl sourc process modul submit retri function number retri previous sent 27 sophist flow control mechan could consid one possibl destin modul could return neg acknowledg indic congest sourc modul could use inform choos wait period 36 rel speed far assum fix ratio processor memori ring speed name r2m30 section examin effect vari ratio conclus drawn previou section sinc processor speed seem increas faster memori speed three case consid processor speed increas 100 memori cycl remain unchang thu cycl first case assum ring cycl time remain unchang 4 processor cycl second case assum 50 reduct third case assum 75 reduct ring cycl time case denot r4m60 r2m60 r1m60 respect assum figur 10a plot effici versu request rate three case well r2m30 base case faster processor caus effici drop somewhat comparison r2m30 surprisingli drop essenti ident three case note high effici r2m30 import rememb rel speak processor case execut instruct half speed case figur 10b plot maximum ring util versu request rate case show similar behavior respect effici mask major differ respect ring util littl differ among case respect memori util fact ring satur r4m60 suggest processor effici case start drop offer load increas test hypothesi redid experi figur 11a figur 11b plot effici maximum ring util respect versu request rate commun l c l e request rate f10 22 f15 theta l c l e request rate b f10 22 f15 theta theta figur 9 hot spot larg request rate support differ favorit memori probabl overal system perform degrad measur mean remot transact latenc figur 9a memori queue 9 deep figur 9b memori queue 36 deep10305070900 f f c e request rate theta theta theta theta10305070900 001 x r u l request rate b33 theta theta theta theta figur 10 effect differ processor ring speed theta theta theta theta10305070900 001 x r u l request rate b33 theta theta theta theta figur 11 effect differ processor ring speed 10 simul r4m60 abort due satur effici maximum ring util point report case averag batch complet local result confirm hypothesi sharp drop processor effici r4m60 request rate 003 collaps perform increas request rate beyond 002 sharp request rate 003 simul complet point report mean batch simul abort explicitli consid faster ring cycl time experi r1m60 result figur 10 figur 11 plot make clear faster ring cycl time would littl effect sinc r1 memori limit factor ring util 3 return base case consid effect assumpt memori cycl equal cycl one conclus increas hide expos transact latenc memori satur becam limit factor use multipl memori bank allow higher processor effici return one memori bank see sensit result memori cycl time assum 095 08 10 ring cycl equal 2 processor cycl vari memori cycl time 10 40 processor cycl figur 12a plot effici versu request rate memori cycl time vari increas effici drop partial due increas base transact latenc partial due increas content understand degre content contribut drop effici plot memori maximum ring util versu request rate figur 12b figur 12c respect memori cycl time increas memori util increas maximum ring util decreas longer memori cycl time high 3 ringbas system ksr1 8 6 ring cycl time faster processor cycl time often system ksr1 requir sever ring cycl transact pass ring node m40 theta theta theta theta u l z request rate b33 theta theta theta x r u l request rate theta theta theta figur 12 effect differ memori cycl time request rate memori satur maximum ring util constrain memori satur case significantli differ larger valu memori util less maximum ring util appear signific transit increas 10 involv whether memori util becom bottleneck ring becom bottleneck higher valu multipl memori bank use increas effici lower valu multipl memori bank use increas effici sinc ring satur domin sinc littl room improv effici given rais adequ effici close 100 figur 12 37 block transfer increas ratio memori cycl time processor cycl time motiv develop innov memori technolog 24 21 one approach examin pagemod access pagemod access fetch first word memori requir rais rowaccess strobe line columnaccess strobe line howev subsequ word row memori retriev chang column address rerais column access strobe line thu access time first word unchang addit access time subsequ word row sharpli reduc pagemod access natur mechan support block transfer result pagemod access increas memori bandwidth reduc averag latenc measur word fetch memori assum first word fetch cach miss subsequ word prefetch use pagemod access advantag extent cach hit ratio increas spatial local prefetch pagemod access disadvantag memori network util increas increas potenti cach pollut extent prefetch word referenc caus replac word referenc addit processor stall last word fetch reach processor instead first word fetch stall time cach miss increas extent use pagemod access increas cach hit ratio highli program depend scope studi howev determin extent cach hit ratio need increas order compens disadvantag pagemod access conduct sever experi determin need hit ratio increas request rate 001 005 experi fix ring topolog ratio processor ring memori speed base case respect assum four memori bank hot spot traffic word block first word take 5 processor cycl consid four case commun local 08 four commun local consid four outstand transact also consid one outstand transact consid four block size 1 2 4 8 word block size assum processor stall end first word reach processor commun local maximum number outstand transact consid ere increas block size degrad perform request rate measur processor effici mean request latenc measur processor stall end memori util maximum ring util percentag degrad depend measur memori maximum ring util fundament sens proxim satur determin content compon processor effici request latenc sinc maximum ring util substanti higher memori util experi chose report chang maximum ring util character chang percentag mean number processor cycl cach miss must increas order maximum ring util block size b equal maximum ring util block size 1 thu implicitli identifi necessari chang cach hit ratio result commun local plot figur 13 behavior surpris need increas number processor cycl cach miss increasingli close linearli independ request rate maximum number outstand transact behavior shown three commun local similar percentag increas also quit larg exampl experi one case block size two word requir increas 13 case block size two word requir increas 33 90 whether increas block size two word would caus improv depend program cach characterist seem doubt increas block size two word would requir much addit improv seem even doubt experi assum processor stall end first word block reach processor 8 word block size repeat experi consid case processor stall end last word block reach processor comparison 8 word block size processor stall end first word return chang minor memori maximum ring util decreas percentag point expect mean remot request latenc increas extra length remain word block plu content factor processor effici drop percent conclud use block transfer pagemod dram access appear promis across mani commun local request rate maximum number outstand transact block size extra traffic result fetch extra word significantli rais network util measur maximum ring util improv cach hit ratio due larger block size program cach depend howev improv c l e e e block size t4 theta theta theta c l e e e block size b t1 theta theta theta figur 13 effect increas block size pagemod dram access effect indic percentag mean number processor cycl cach miss must increas order maximum ring util block size b equal maximum ring util block size 1 commun local cach hit ratio need compens increas maximum ring util larg enough doubt improv achiev result specif larg system type network might appli smaller system system type network conclus 41 relat work besid hector sever architectur base slot ring propos includ cdc cyberplu 14 express ring 5 ieee sci scalabl coher interfac standard 17 22 ksr1 kendal squar research 8 6 perform studi singl slot ring ringbas hierarchi previou studi sharedmemori architectur system model level detail simul tend examin small system 100 processor less 31 9 perform branch factor topolog consid bu hierarchi experi vernon jog sohi 28 indic best topolog larg branch factor low level small branch factor near root contrast contentionbas experi indic ringbas system topolog close balanc branch factor best somewhat larger branch factor lower ring level sometim well larg branch factor low ring level perform poorli recent analyt studi agarw examin effect multithread increas processor effici 4 relev sinc multithread one main approach allow multipl outstand transact howev system workload characterist agarw consid significantli differ network kari ncube memori access time 10 processor cycl traffic uniform memori equal like target memori cach miss cach miss ratio function number thread context switch overhead nonzero largest differ role memori agarw model take memori content account determin transact latenc even model signific memori satur occur network satur thu import techniqu reduc memori util would observ due memori access time 10 cycl see figur 12 42 summari paper present result simul studi assess perform sharedmemori multiprocessor base hierarch network ring ring base system interest run fast rate due use short unidirect pointto point connect use simpl node interfac inter connect hierarch system interest scalabl ensur system simul realist realiz base specif system hector ensur simul correct captur subtl system interact simul valid use measur prototyp system tracedriven simul would produc question result executiondriven simul use complet applic would take prohibit long simul system larg level detail desir realism consequ introduc synthet workload model use paramet valu rang base experi applic workload model shown system order 1024 processor evalu even network memori simul detail level main result studi ffl without high degre local data access applic run type system ring content caus memori access latenc increas significantli local achiev proper data placement migrat replic data object ffl processor support multipl outstand transact prefetch multipl hardwar context releas consist processor effici low due long memori access transact latenc even content ffl multipl outstand transact memori quickli satur one memori bank per process modul use multipl memori bank per process modul effect way reduc memori content ffl necessari limit number multipl outstand transact per processor order limit network content appropri number tradeoff concurr content found sensit degre commun local propos adapt approach adjust tradeoff commun local chang ffl respect topolog found 1024 processor system 4 6 level hierarchi tend perform better although one topolog best also found wellbalanc system similar branch factor level tend perform best slightli smaller ring root hierarchi reduc potenti congest point ffl satur hot spot memori caus substanti degrad overal system perform 1 memori traffic target singl memori ffl doubl processor speed keep memori cycl time constant caus drop processor effici due increas rel transact latenc traffic pattern consid chang ring speed major effect maximum ring util effect processor effici sensit commun local ffl vari memori cycl time significantli effect processor effici memori util maximum ring util notabl one memori bank presenc memori satur offer load caus ring satur occur memori cycl time 20 processor cycl longer ffl prefetch use block transfer impos addit load network improv cach hit ratio need compens increas maximum ring util larg enough make doubt prefetch advantag issu warrant investig includ effect synchron flow control mechan hot spot traffic effect propos adapt maximum number outstand transact use dram techniqu compens long memori access time includ traffic pattern page migrat replic transact acknowledg thank darrel kindr work earli version simul keith farka thorough comment draft paper r comparison hardwar softwar cach coher scheme perform analysi multiprocessor mesh interconnect network wormhol rout limit interconnect network perform perform tradeoff multithread processor cach coher slot ring ultracomput teraflop time improv multithread techniqu hide commun latenc multiprocessor overview ksr 1 comput system impact synchron granular parallel system reduc memori latenc via nonblock prefetch cach dec develop alpha multiprocessor simul trace use tango cach consist hierarchicalringbas multi processor cyberplu map v interprocessor commun parallel array processor system hide memori latenc use dynam schedul sharedmemori multiprocessor compar evalu latenc reduc toler techniqu scalabl coher interfac relat standard project effect synchron network hot spot access simul comput system techniqu tool synchron without content fast comput memori ballot review committe ieee microprocessor standard committe hot spot semiconductor memori multicomput network messagebas parallel process perform sci ring experi hector multiprocessor perform analysi hierarch cacheconsist multiprocessor hector hierarch structur sharedmemori multiprocessor distribut hotspot address largescal multipro cessor perform studi memori consist model tr simul comput system techniqu tool distribut hotspot address largescal multiprocessor multicomput network messagebas parallel process perform analysi hierarch cacheconsist multiprocessor hector synchron without content compar evalu latenc reduc toler techniqu comparison hardwar softwar cach coher scheme ultracomput teraflop time dec develop alpha perform studi memori consist model hide memori latenc use dynam schedul sharedmemori multiprocessor improv multithread techniqu hide commun latenc multiprocessor perform sci ring reduc memori latenc via nonblock prefetch cach effect synchron network hotspot access cach consist hierarchicalringbas multiprocessor impact synchron granular parallel system scalabl coher interfac relat standard project limit interconnect network perform perform tradeoff multithread processor ctr v carl hamach hong jiang hierarch ring network configur perform model ieee transact comput v50 n1 p112 januari 2001 jong wook kwak chu shik jhon toru ring improv perform interconnect network modifi hierarch ring parallel comput v33 n1 p220 februari 2007 karim harzallah kenneth c sevcik predict applic behavior larg scale sharedmemori multiprocessor proceed 1995 acmiee confer supercomput cdrom p53e decemb 0408 1995 san diego california unit state fadi n sibai perform hyper multicomput proceed 1998 acm symposium appli comput p598606 februari 27march 01 1998 atlanta georgia unit state gang han robert h klenk jame h aylor perform model hierarch crossbarbas multicomput system ieee transact comput v50 n9 p877890 septemb 2001 fadi n sibai optim cluster hierarch hyper multicomput journal supercomput v14 n1 p5376 juli 1999