
SPD_F401RBT_target.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008da4  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000072c  08008f44  08008f44  00018f44  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009670  08009670  00020168  2**0
                  CONTENTS
  4 .ARM          00000008  08009670  08009670  00019670  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009678  08009678  00020168  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009678  08009678  00019678  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800967c  0800967c  0001967c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000168  20000000  08009680  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002c0  20000168  080097e8  00020168  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000428  080097e8  00020428  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020168  2**0
                  CONTENTS, READONLY
 12 .debug_info   00014df4  00000000  00000000  00020198  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000033a3  00000000  00000000  00034f8c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001240  00000000  00000000  00038330  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000010f0  00000000  00000000  00039570  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00019e64  00000000  00000000  0003a660  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00017bac  00000000  00000000  000544c4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000915f3  00000000  00000000  0006c070  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000fd663  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000594c  00000000  00000000  000fd6b4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000168 	.word	0x20000168
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08008f2c 	.word	0x08008f2c

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	2000016c 	.word	0x2000016c
 80001dc:	08008f2c 	.word	0x08008f2c

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 80002a4:	f000 b974 	b.w	8000590 <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9d08      	ldr	r5, [sp, #32]
 80002c6:	4604      	mov	r4, r0
 80002c8:	468e      	mov	lr, r1
 80002ca:	2b00      	cmp	r3, #0
 80002cc:	d14d      	bne.n	800036a <__udivmoddi4+0xaa>
 80002ce:	428a      	cmp	r2, r1
 80002d0:	4694      	mov	ip, r2
 80002d2:	d969      	bls.n	80003a8 <__udivmoddi4+0xe8>
 80002d4:	fab2 f282 	clz	r2, r2
 80002d8:	b152      	cbz	r2, 80002f0 <__udivmoddi4+0x30>
 80002da:	fa01 f302 	lsl.w	r3, r1, r2
 80002de:	f1c2 0120 	rsb	r1, r2, #32
 80002e2:	fa20 f101 	lsr.w	r1, r0, r1
 80002e6:	fa0c fc02 	lsl.w	ip, ip, r2
 80002ea:	ea41 0e03 	orr.w	lr, r1, r3
 80002ee:	4094      	lsls	r4, r2
 80002f0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002f4:	0c21      	lsrs	r1, r4, #16
 80002f6:	fbbe f6f8 	udiv	r6, lr, r8
 80002fa:	fa1f f78c 	uxth.w	r7, ip
 80002fe:	fb08 e316 	mls	r3, r8, r6, lr
 8000302:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000306:	fb06 f107 	mul.w	r1, r6, r7
 800030a:	4299      	cmp	r1, r3
 800030c:	d90a      	bls.n	8000324 <__udivmoddi4+0x64>
 800030e:	eb1c 0303 	adds.w	r3, ip, r3
 8000312:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000316:	f080 811f 	bcs.w	8000558 <__udivmoddi4+0x298>
 800031a:	4299      	cmp	r1, r3
 800031c:	f240 811c 	bls.w	8000558 <__udivmoddi4+0x298>
 8000320:	3e02      	subs	r6, #2
 8000322:	4463      	add	r3, ip
 8000324:	1a5b      	subs	r3, r3, r1
 8000326:	b2a4      	uxth	r4, r4
 8000328:	fbb3 f0f8 	udiv	r0, r3, r8
 800032c:	fb08 3310 	mls	r3, r8, r0, r3
 8000330:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000334:	fb00 f707 	mul.w	r7, r0, r7
 8000338:	42a7      	cmp	r7, r4
 800033a:	d90a      	bls.n	8000352 <__udivmoddi4+0x92>
 800033c:	eb1c 0404 	adds.w	r4, ip, r4
 8000340:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000344:	f080 810a 	bcs.w	800055c <__udivmoddi4+0x29c>
 8000348:	42a7      	cmp	r7, r4
 800034a:	f240 8107 	bls.w	800055c <__udivmoddi4+0x29c>
 800034e:	4464      	add	r4, ip
 8000350:	3802      	subs	r0, #2
 8000352:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000356:	1be4      	subs	r4, r4, r7
 8000358:	2600      	movs	r6, #0
 800035a:	b11d      	cbz	r5, 8000364 <__udivmoddi4+0xa4>
 800035c:	40d4      	lsrs	r4, r2
 800035e:	2300      	movs	r3, #0
 8000360:	e9c5 4300 	strd	r4, r3, [r5]
 8000364:	4631      	mov	r1, r6
 8000366:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800036a:	428b      	cmp	r3, r1
 800036c:	d909      	bls.n	8000382 <__udivmoddi4+0xc2>
 800036e:	2d00      	cmp	r5, #0
 8000370:	f000 80ef 	beq.w	8000552 <__udivmoddi4+0x292>
 8000374:	2600      	movs	r6, #0
 8000376:	e9c5 0100 	strd	r0, r1, [r5]
 800037a:	4630      	mov	r0, r6
 800037c:	4631      	mov	r1, r6
 800037e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000382:	fab3 f683 	clz	r6, r3
 8000386:	2e00      	cmp	r6, #0
 8000388:	d14a      	bne.n	8000420 <__udivmoddi4+0x160>
 800038a:	428b      	cmp	r3, r1
 800038c:	d302      	bcc.n	8000394 <__udivmoddi4+0xd4>
 800038e:	4282      	cmp	r2, r0
 8000390:	f200 80f9 	bhi.w	8000586 <__udivmoddi4+0x2c6>
 8000394:	1a84      	subs	r4, r0, r2
 8000396:	eb61 0303 	sbc.w	r3, r1, r3
 800039a:	2001      	movs	r0, #1
 800039c:	469e      	mov	lr, r3
 800039e:	2d00      	cmp	r5, #0
 80003a0:	d0e0      	beq.n	8000364 <__udivmoddi4+0xa4>
 80003a2:	e9c5 4e00 	strd	r4, lr, [r5]
 80003a6:	e7dd      	b.n	8000364 <__udivmoddi4+0xa4>
 80003a8:	b902      	cbnz	r2, 80003ac <__udivmoddi4+0xec>
 80003aa:	deff      	udf	#255	; 0xff
 80003ac:	fab2 f282 	clz	r2, r2
 80003b0:	2a00      	cmp	r2, #0
 80003b2:	f040 8092 	bne.w	80004da <__udivmoddi4+0x21a>
 80003b6:	eba1 010c 	sub.w	r1, r1, ip
 80003ba:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003be:	fa1f fe8c 	uxth.w	lr, ip
 80003c2:	2601      	movs	r6, #1
 80003c4:	0c20      	lsrs	r0, r4, #16
 80003c6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003ca:	fb07 1113 	mls	r1, r7, r3, r1
 80003ce:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003d2:	fb0e f003 	mul.w	r0, lr, r3
 80003d6:	4288      	cmp	r0, r1
 80003d8:	d908      	bls.n	80003ec <__udivmoddi4+0x12c>
 80003da:	eb1c 0101 	adds.w	r1, ip, r1
 80003de:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 80003e2:	d202      	bcs.n	80003ea <__udivmoddi4+0x12a>
 80003e4:	4288      	cmp	r0, r1
 80003e6:	f200 80cb 	bhi.w	8000580 <__udivmoddi4+0x2c0>
 80003ea:	4643      	mov	r3, r8
 80003ec:	1a09      	subs	r1, r1, r0
 80003ee:	b2a4      	uxth	r4, r4
 80003f0:	fbb1 f0f7 	udiv	r0, r1, r7
 80003f4:	fb07 1110 	mls	r1, r7, r0, r1
 80003f8:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80003fc:	fb0e fe00 	mul.w	lr, lr, r0
 8000400:	45a6      	cmp	lr, r4
 8000402:	d908      	bls.n	8000416 <__udivmoddi4+0x156>
 8000404:	eb1c 0404 	adds.w	r4, ip, r4
 8000408:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 800040c:	d202      	bcs.n	8000414 <__udivmoddi4+0x154>
 800040e:	45a6      	cmp	lr, r4
 8000410:	f200 80bb 	bhi.w	800058a <__udivmoddi4+0x2ca>
 8000414:	4608      	mov	r0, r1
 8000416:	eba4 040e 	sub.w	r4, r4, lr
 800041a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800041e:	e79c      	b.n	800035a <__udivmoddi4+0x9a>
 8000420:	f1c6 0720 	rsb	r7, r6, #32
 8000424:	40b3      	lsls	r3, r6
 8000426:	fa22 fc07 	lsr.w	ip, r2, r7
 800042a:	ea4c 0c03 	orr.w	ip, ip, r3
 800042e:	fa20 f407 	lsr.w	r4, r0, r7
 8000432:	fa01 f306 	lsl.w	r3, r1, r6
 8000436:	431c      	orrs	r4, r3
 8000438:	40f9      	lsrs	r1, r7
 800043a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800043e:	fa00 f306 	lsl.w	r3, r0, r6
 8000442:	fbb1 f8f9 	udiv	r8, r1, r9
 8000446:	0c20      	lsrs	r0, r4, #16
 8000448:	fa1f fe8c 	uxth.w	lr, ip
 800044c:	fb09 1118 	mls	r1, r9, r8, r1
 8000450:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000454:	fb08 f00e 	mul.w	r0, r8, lr
 8000458:	4288      	cmp	r0, r1
 800045a:	fa02 f206 	lsl.w	r2, r2, r6
 800045e:	d90b      	bls.n	8000478 <__udivmoddi4+0x1b8>
 8000460:	eb1c 0101 	adds.w	r1, ip, r1
 8000464:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000468:	f080 8088 	bcs.w	800057c <__udivmoddi4+0x2bc>
 800046c:	4288      	cmp	r0, r1
 800046e:	f240 8085 	bls.w	800057c <__udivmoddi4+0x2bc>
 8000472:	f1a8 0802 	sub.w	r8, r8, #2
 8000476:	4461      	add	r1, ip
 8000478:	1a09      	subs	r1, r1, r0
 800047a:	b2a4      	uxth	r4, r4
 800047c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000480:	fb09 1110 	mls	r1, r9, r0, r1
 8000484:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000488:	fb00 fe0e 	mul.w	lr, r0, lr
 800048c:	458e      	cmp	lr, r1
 800048e:	d908      	bls.n	80004a2 <__udivmoddi4+0x1e2>
 8000490:	eb1c 0101 	adds.w	r1, ip, r1
 8000494:	f100 34ff 	add.w	r4, r0, #4294967295	; 0xffffffff
 8000498:	d26c      	bcs.n	8000574 <__udivmoddi4+0x2b4>
 800049a:	458e      	cmp	lr, r1
 800049c:	d96a      	bls.n	8000574 <__udivmoddi4+0x2b4>
 800049e:	3802      	subs	r0, #2
 80004a0:	4461      	add	r1, ip
 80004a2:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80004a6:	fba0 9402 	umull	r9, r4, r0, r2
 80004aa:	eba1 010e 	sub.w	r1, r1, lr
 80004ae:	42a1      	cmp	r1, r4
 80004b0:	46c8      	mov	r8, r9
 80004b2:	46a6      	mov	lr, r4
 80004b4:	d356      	bcc.n	8000564 <__udivmoddi4+0x2a4>
 80004b6:	d053      	beq.n	8000560 <__udivmoddi4+0x2a0>
 80004b8:	b15d      	cbz	r5, 80004d2 <__udivmoddi4+0x212>
 80004ba:	ebb3 0208 	subs.w	r2, r3, r8
 80004be:	eb61 010e 	sbc.w	r1, r1, lr
 80004c2:	fa01 f707 	lsl.w	r7, r1, r7
 80004c6:	fa22 f306 	lsr.w	r3, r2, r6
 80004ca:	40f1      	lsrs	r1, r6
 80004cc:	431f      	orrs	r7, r3
 80004ce:	e9c5 7100 	strd	r7, r1, [r5]
 80004d2:	2600      	movs	r6, #0
 80004d4:	4631      	mov	r1, r6
 80004d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004da:	f1c2 0320 	rsb	r3, r2, #32
 80004de:	40d8      	lsrs	r0, r3
 80004e0:	fa0c fc02 	lsl.w	ip, ip, r2
 80004e4:	fa21 f303 	lsr.w	r3, r1, r3
 80004e8:	4091      	lsls	r1, r2
 80004ea:	4301      	orrs	r1, r0
 80004ec:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004f0:	fa1f fe8c 	uxth.w	lr, ip
 80004f4:	fbb3 f0f7 	udiv	r0, r3, r7
 80004f8:	fb07 3610 	mls	r6, r7, r0, r3
 80004fc:	0c0b      	lsrs	r3, r1, #16
 80004fe:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000502:	fb00 f60e 	mul.w	r6, r0, lr
 8000506:	429e      	cmp	r6, r3
 8000508:	fa04 f402 	lsl.w	r4, r4, r2
 800050c:	d908      	bls.n	8000520 <__udivmoddi4+0x260>
 800050e:	eb1c 0303 	adds.w	r3, ip, r3
 8000512:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000516:	d22f      	bcs.n	8000578 <__udivmoddi4+0x2b8>
 8000518:	429e      	cmp	r6, r3
 800051a:	d92d      	bls.n	8000578 <__udivmoddi4+0x2b8>
 800051c:	3802      	subs	r0, #2
 800051e:	4463      	add	r3, ip
 8000520:	1b9b      	subs	r3, r3, r6
 8000522:	b289      	uxth	r1, r1
 8000524:	fbb3 f6f7 	udiv	r6, r3, r7
 8000528:	fb07 3316 	mls	r3, r7, r6, r3
 800052c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000530:	fb06 f30e 	mul.w	r3, r6, lr
 8000534:	428b      	cmp	r3, r1
 8000536:	d908      	bls.n	800054a <__udivmoddi4+0x28a>
 8000538:	eb1c 0101 	adds.w	r1, ip, r1
 800053c:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 8000540:	d216      	bcs.n	8000570 <__udivmoddi4+0x2b0>
 8000542:	428b      	cmp	r3, r1
 8000544:	d914      	bls.n	8000570 <__udivmoddi4+0x2b0>
 8000546:	3e02      	subs	r6, #2
 8000548:	4461      	add	r1, ip
 800054a:	1ac9      	subs	r1, r1, r3
 800054c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000550:	e738      	b.n	80003c4 <__udivmoddi4+0x104>
 8000552:	462e      	mov	r6, r5
 8000554:	4628      	mov	r0, r5
 8000556:	e705      	b.n	8000364 <__udivmoddi4+0xa4>
 8000558:	4606      	mov	r6, r0
 800055a:	e6e3      	b.n	8000324 <__udivmoddi4+0x64>
 800055c:	4618      	mov	r0, r3
 800055e:	e6f8      	b.n	8000352 <__udivmoddi4+0x92>
 8000560:	454b      	cmp	r3, r9
 8000562:	d2a9      	bcs.n	80004b8 <__udivmoddi4+0x1f8>
 8000564:	ebb9 0802 	subs.w	r8, r9, r2
 8000568:	eb64 0e0c 	sbc.w	lr, r4, ip
 800056c:	3801      	subs	r0, #1
 800056e:	e7a3      	b.n	80004b8 <__udivmoddi4+0x1f8>
 8000570:	4646      	mov	r6, r8
 8000572:	e7ea      	b.n	800054a <__udivmoddi4+0x28a>
 8000574:	4620      	mov	r0, r4
 8000576:	e794      	b.n	80004a2 <__udivmoddi4+0x1e2>
 8000578:	4640      	mov	r0, r8
 800057a:	e7d1      	b.n	8000520 <__udivmoddi4+0x260>
 800057c:	46d0      	mov	r8, sl
 800057e:	e77b      	b.n	8000478 <__udivmoddi4+0x1b8>
 8000580:	3b02      	subs	r3, #2
 8000582:	4461      	add	r1, ip
 8000584:	e732      	b.n	80003ec <__udivmoddi4+0x12c>
 8000586:	4630      	mov	r0, r6
 8000588:	e709      	b.n	800039e <__udivmoddi4+0xde>
 800058a:	4464      	add	r4, ip
 800058c:	3802      	subs	r0, #2
 800058e:	e742      	b.n	8000416 <__udivmoddi4+0x156>

08000590 <__aeabi_idiv0>:
 8000590:	4770      	bx	lr
 8000592:	bf00      	nop

08000594 <FPEC_SectorErase>:

#include "FPEC_interface.h"

/* There are 7 Flash mem sectors */
void FPEC_SectorErase(u8 Copy_u8SectorNumber)
{
 8000594:	b580      	push	{r7, lr}
 8000596:	b082      	sub	sp, #8
 8000598:	af00      	add	r7, sp, #0
 800059a:	4603      	mov	r3, r0
 800059c:	71fb      	strb	r3, [r7, #7]
  FLASH_Erase_Sector(Copy_u8SectorNumber, 0x00000002U);
 800059e:	79fb      	ldrb	r3, [r7, #7]
 80005a0:	2102      	movs	r1, #2
 80005a2:	4618      	mov	r0, r3
 80005a4:	f003 fba0 	bl	8003ce8 <FLASH_Erase_Sector>
}
 80005a8:	bf00      	nop
 80005aa:	3708      	adds	r7, #8
 80005ac:	46bd      	mov	sp, r7
 80005ae:	bd80      	pop	{r7, pc}

080005b0 <FPEC_Program>:

/* Writes a word in Flash memory */
void FPEC_Program(uint32* Copy_u32Address, uint32 Copy_u32Data, u16 use_trigger, uint32 span)
{
 80005b0:	b480      	push	{r7}
 80005b2:	b087      	sub	sp, #28
 80005b4:	af00      	add	r7, sp, #0
 80005b6:	60f8      	str	r0, [r7, #12]
 80005b8:	60b9      	str	r1, [r7, #8]
 80005ba:	603b      	str	r3, [r7, #0]
 80005bc:	4613      	mov	r3, r2
 80005be:	80fb      	strh	r3, [r7, #6]
  SET1_BIT(FPEC->CR,31); // set lock bit
 80005c0:	4b41      	ldr	r3, [pc, #260]	; (80006c8 <FPEC_Program+0x118>)
 80005c2:	691b      	ldr	r3, [r3, #16]
 80005c4:	4a40      	ldr	r2, [pc, #256]	; (80006c8 <FPEC_Program+0x118>)
 80005c6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80005ca:	6113      	str	r3, [r2, #16]

  // Wait busy flag
  while (GET_BIT(FPEC->SR,16) == 1);
 80005cc:	bf00      	nop
 80005ce:	4b3e      	ldr	r3, [pc, #248]	; (80006c8 <FPEC_Program+0x118>)
 80005d0:	68db      	ldr	r3, [r3, #12]
 80005d2:	0c1b      	lsrs	r3, r3, #16
 80005d4:	f003 0301 	and.w	r3, r3, #1
 80005d8:	2b01      	cmp	r3, #1
 80005da:	d0f8      	beq.n	80005ce <FPEC_Program+0x1e>

  // Check if FPEC is locked or not
  if ( /* FPEC_CR->BitAccess.LOCK == 1 */ GET_BIT(FPEC->CR,31) == 1 )
 80005dc:	4b3a      	ldr	r3, [pc, #232]	; (80006c8 <FPEC_Program+0x118>)
 80005de:	691b      	ldr	r3, [r3, #16]
 80005e0:	0fdb      	lsrs	r3, r3, #31
 80005e2:	f003 0301 	and.w	r3, r3, #1
 80005e6:	2b01      	cmp	r3, #1
 80005e8:	d105      	bne.n	80005f6 <FPEC_Program+0x46>
  {
    FPEC -> KEYR = 0x45670123;
 80005ea:	4b37      	ldr	r3, [pc, #220]	; (80006c8 <FPEC_Program+0x118>)
 80005ec:	4a37      	ldr	r2, [pc, #220]	; (80006cc <FPEC_Program+0x11c>)
 80005ee:	605a      	str	r2, [r3, #4]
    FPEC -> KEYR = 0xCDEF89AB;
 80005f0:	4b35      	ldr	r3, [pc, #212]	; (80006c8 <FPEC_Program+0x118>)
 80005f2:	4a37      	ldr	r2, [pc, #220]	; (80006d0 <FPEC_Program+0x120>)
 80005f4:	605a      	str	r2, [r3, #4]
  }

  // Wait Busy Flag
  while (GET_BIT(FPEC->SR,16) == 1);
 80005f6:	bf00      	nop
 80005f8:	4b33      	ldr	r3, [pc, #204]	; (80006c8 <FPEC_Program+0x118>)
 80005fa:	68db      	ldr	r3, [r3, #12]
 80005fc:	0c1b      	lsrs	r3, r3, #16
 80005fe:	f003 0301 	and.w	r3, r3, #1
 8000602:	2b01      	cmp	r3, #1
 8000604:	d0f8      	beq.n	80005f8 <FPEC_Program+0x48>

  // Write Flash Programming
  SET1_BIT(FPEC->CR,9); // Word write operation mode
 8000606:	4b30      	ldr	r3, [pc, #192]	; (80006c8 <FPEC_Program+0x118>)
 8000608:	691b      	ldr	r3, [r3, #16]
 800060a:	4a2f      	ldr	r2, [pc, #188]	; (80006c8 <FPEC_Program+0x118>)
 800060c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000610:	6113      	str	r3, [r2, #16]
  CLR_BIT(FPEC->CR,8); //
 8000612:	4b2d      	ldr	r3, [pc, #180]	; (80006c8 <FPEC_Program+0x118>)
 8000614:	691b      	ldr	r3, [r3, #16]
 8000616:	4a2c      	ldr	r2, [pc, #176]	; (80006c8 <FPEC_Program+0x118>)
 8000618:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800061c:	6113      	str	r3, [r2, #16]
  SET1_BIT(FPEC->CR,0); // set PG flag before write operation
 800061e:	4b2a      	ldr	r3, [pc, #168]	; (80006c8 <FPEC_Program+0x118>)
 8000620:	691b      	ldr	r3, [r3, #16]
 8000622:	4a29      	ldr	r2, [pc, #164]	; (80006c8 <FPEC_Program+0x118>)
 8000624:	f043 0301 	orr.w	r3, r3, #1
 8000628:	6113      	str	r3, [r2, #16]

  // Use output trigger signal or not
  if(use_trigger == 1)
 800062a:	88fb      	ldrh	r3, [r7, #6]
 800062c:	2b01      	cmp	r3, #1
 800062e:	d126      	bne.n	800067e <FPEC_Program+0xce>
  {
    //D11_GPIO_Port->BSRR = D11_Pin; // Set trigger pin high
    ASM_TRIGGER_HIGH();
 8000630:	f244 0302 	movw	r3, #16386	; 0x4002
 8000634:	ea4f 4303 	mov.w	r3, r3, lsl #16
 8000638:	f04f 0280 	mov.w	r2, #128	; 0x80
 800063c:	619a      	str	r2, [r3, #24]
    __asm("NOP");
 800063e:	bf00      	nop
    __asm("NOP");
 8000640:	bf00      	nop
    __asm("NOP");
 8000642:	bf00      	nop
    __asm("NOP");
 8000644:	bf00      	nop
    __asm("NOP");
 8000646:	bf00      	nop

    uint32_t i;
    for (i = 0; i < span; i++)
 8000648:	2300      	movs	r3, #0
 800064a:	617b      	str	r3, [r7, #20]
 800064c:	e008      	b.n	8000660 <FPEC_Program+0xb0>
      *((volatile uint32_t*) (Copy_u32Address + 4 * i)) = Copy_u32Data;  // Write word in Flash
 800064e:	697b      	ldr	r3, [r7, #20]
 8000650:	011b      	lsls	r3, r3, #4
 8000652:	68fa      	ldr	r2, [r7, #12]
 8000654:	4413      	add	r3, r2
 8000656:	68ba      	ldr	r2, [r7, #8]
 8000658:	601a      	str	r2, [r3, #0]
    for (i = 0; i < span; i++)
 800065a:	697b      	ldr	r3, [r7, #20]
 800065c:	3301      	adds	r3, #1
 800065e:	617b      	str	r3, [r7, #20]
 8000660:	697a      	ldr	r2, [r7, #20]
 8000662:	683b      	ldr	r3, [r7, #0]
 8000664:	429a      	cmp	r2, r3
 8000666:	d3f2      	bcc.n	800064e <FPEC_Program+0x9e>

    __asm("NOP");
 8000668:	bf00      	nop
    ASM_TRIGGER_LOW();
 800066a:	f244 0302 	movw	r3, #16386	; 0x4002
 800066e:	ea4f 4303 	mov.w	r3, r3, lsl #16
 8000672:	f04f 0280 	mov.w	r2, #128	; 0x80
 8000676:	ea4f 4202 	mov.w	r2, r2, lsl #16
 800067a:	619a      	str	r2, [r3, #24]
 800067c:	e00f      	b.n	800069e <FPEC_Program+0xee>
  }
  else
  {
    uint32_t i;
    for (i = 0; i < span; i++)
 800067e:	2300      	movs	r3, #0
 8000680:	613b      	str	r3, [r7, #16]
 8000682:	e008      	b.n	8000696 <FPEC_Program+0xe6>
      *((volatile uint32_t*) (Copy_u32Address + 4 * i)) = Copy_u32Data;  // Write word in Flash
 8000684:	693b      	ldr	r3, [r7, #16]
 8000686:	011b      	lsls	r3, r3, #4
 8000688:	68fa      	ldr	r2, [r7, #12]
 800068a:	4413      	add	r3, r2
 800068c:	68ba      	ldr	r2, [r7, #8]
 800068e:	601a      	str	r2, [r3, #0]
    for (i = 0; i < span; i++)
 8000690:	693b      	ldr	r3, [r7, #16]
 8000692:	3301      	adds	r3, #1
 8000694:	613b      	str	r3, [r7, #16]
 8000696:	693a      	ldr	r2, [r7, #16]
 8000698:	683b      	ldr	r3, [r7, #0]
 800069a:	429a      	cmp	r2, r3
 800069c:	d3f2      	bcc.n	8000684 <FPEC_Program+0xd4>
  }

  // Wait Busy Flag
  while (GET_BIT(FPEC->SR,16) == 1);
 800069e:	bf00      	nop
 80006a0:	4b09      	ldr	r3, [pc, #36]	; (80006c8 <FPEC_Program+0x118>)
 80006a2:	68db      	ldr	r3, [r3, #12]
 80006a4:	0c1b      	lsrs	r3, r3, #16
 80006a6:	f003 0301 	and.w	r3, r3, #1
 80006aa:	2b01      	cmp	r3, #1
 80006ac:	d0f8      	beq.n	80006a0 <FPEC_Program+0xf0>

  // EOP
  //SET_BIT(FPEC->SR,5);
  CLR_BIT(FPEC->CR,0); // disable PG bit if operation successful
 80006ae:	4b06      	ldr	r3, [pc, #24]	; (80006c8 <FPEC_Program+0x118>)
 80006b0:	691b      	ldr	r3, [r3, #16]
 80006b2:	4a05      	ldr	r2, [pc, #20]	; (80006c8 <FPEC_Program+0x118>)
 80006b4:	f023 0301 	bic.w	r3, r3, #1
 80006b8:	6113      	str	r3, [r2, #16]
}
 80006ba:	bf00      	nop
 80006bc:	371c      	adds	r7, #28
 80006be:	46bd      	mov	sp, r7
 80006c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006c4:	4770      	bx	lr
 80006c6:	bf00      	nop
 80006c8:	40023c00 	.word	0x40023c00
 80006cc:	45670123 	.word	0x45670123
 80006d0:	cdef89ab 	.word	0xcdef89ab

080006d4 <KeyExpansion>:
*/
#define getSBoxValue(num) (sbox[(num)])

// This function produces Nb(Nr+1) round keys. The round keys are used in each round to decrypt the states. 
static void KeyExpansion(uint8_t* RoundKey, const uint8_t* Key)
{
 80006d4:	b480      	push	{r7}
 80006d6:	b089      	sub	sp, #36	; 0x24
 80006d8:	af00      	add	r7, sp, #0
 80006da:	6078      	str	r0, [r7, #4]
 80006dc:	6039      	str	r1, [r7, #0]
  unsigned i, j, k;
  uint8_t tempa[4]; // Used for the column/row operations
  
  // The first round key is the key itself.
  for (i = 0; i < Nk; ++i)
 80006de:	2300      	movs	r3, #0
 80006e0:	61fb      	str	r3, [r7, #28]
 80006e2:	e030      	b.n	8000746 <KeyExpansion+0x72>
  {
    RoundKey[(i * 4) + 0] = Key[(i * 4) + 0];
 80006e4:	69fb      	ldr	r3, [r7, #28]
 80006e6:	009b      	lsls	r3, r3, #2
 80006e8:	683a      	ldr	r2, [r7, #0]
 80006ea:	441a      	add	r2, r3
 80006ec:	69fb      	ldr	r3, [r7, #28]
 80006ee:	009b      	lsls	r3, r3, #2
 80006f0:	6879      	ldr	r1, [r7, #4]
 80006f2:	440b      	add	r3, r1
 80006f4:	7812      	ldrb	r2, [r2, #0]
 80006f6:	701a      	strb	r2, [r3, #0]
    RoundKey[(i * 4) + 1] = Key[(i * 4) + 1];
 80006f8:	69fb      	ldr	r3, [r7, #28]
 80006fa:	009b      	lsls	r3, r3, #2
 80006fc:	3301      	adds	r3, #1
 80006fe:	683a      	ldr	r2, [r7, #0]
 8000700:	441a      	add	r2, r3
 8000702:	69fb      	ldr	r3, [r7, #28]
 8000704:	009b      	lsls	r3, r3, #2
 8000706:	3301      	adds	r3, #1
 8000708:	6879      	ldr	r1, [r7, #4]
 800070a:	440b      	add	r3, r1
 800070c:	7812      	ldrb	r2, [r2, #0]
 800070e:	701a      	strb	r2, [r3, #0]
    RoundKey[(i * 4) + 2] = Key[(i * 4) + 2];
 8000710:	69fb      	ldr	r3, [r7, #28]
 8000712:	009b      	lsls	r3, r3, #2
 8000714:	3302      	adds	r3, #2
 8000716:	683a      	ldr	r2, [r7, #0]
 8000718:	441a      	add	r2, r3
 800071a:	69fb      	ldr	r3, [r7, #28]
 800071c:	009b      	lsls	r3, r3, #2
 800071e:	3302      	adds	r3, #2
 8000720:	6879      	ldr	r1, [r7, #4]
 8000722:	440b      	add	r3, r1
 8000724:	7812      	ldrb	r2, [r2, #0]
 8000726:	701a      	strb	r2, [r3, #0]
    RoundKey[(i * 4) + 3] = Key[(i * 4) + 3];
 8000728:	69fb      	ldr	r3, [r7, #28]
 800072a:	009b      	lsls	r3, r3, #2
 800072c:	3303      	adds	r3, #3
 800072e:	683a      	ldr	r2, [r7, #0]
 8000730:	441a      	add	r2, r3
 8000732:	69fb      	ldr	r3, [r7, #28]
 8000734:	009b      	lsls	r3, r3, #2
 8000736:	3303      	adds	r3, #3
 8000738:	6879      	ldr	r1, [r7, #4]
 800073a:	440b      	add	r3, r1
 800073c:	7812      	ldrb	r2, [r2, #0]
 800073e:	701a      	strb	r2, [r3, #0]
  for (i = 0; i < Nk; ++i)
 8000740:	69fb      	ldr	r3, [r7, #28]
 8000742:	3301      	adds	r3, #1
 8000744:	61fb      	str	r3, [r7, #28]
 8000746:	69fb      	ldr	r3, [r7, #28]
 8000748:	2b03      	cmp	r3, #3
 800074a:	d9cb      	bls.n	80006e4 <KeyExpansion+0x10>
  }

  // All other round keys are found from the previous round keys.
  for (i = Nk; i < Nb * (Nr + 1); ++i)
 800074c:	2304      	movs	r3, #4
 800074e:	61fb      	str	r3, [r7, #28]
 8000750:	e081      	b.n	8000856 <KeyExpansion+0x182>
  {
    {
      k = (i - 1) * 4;
 8000752:	69fb      	ldr	r3, [r7, #28]
 8000754:	3b01      	subs	r3, #1
 8000756:	009b      	lsls	r3, r3, #2
 8000758:	61bb      	str	r3, [r7, #24]
      tempa[0]=RoundKey[k + 0];
 800075a:	687a      	ldr	r2, [r7, #4]
 800075c:	69bb      	ldr	r3, [r7, #24]
 800075e:	4413      	add	r3, r2
 8000760:	781b      	ldrb	r3, [r3, #0]
 8000762:	733b      	strb	r3, [r7, #12]
      tempa[1]=RoundKey[k + 1];
 8000764:	69bb      	ldr	r3, [r7, #24]
 8000766:	3301      	adds	r3, #1
 8000768:	687a      	ldr	r2, [r7, #4]
 800076a:	4413      	add	r3, r2
 800076c:	781b      	ldrb	r3, [r3, #0]
 800076e:	737b      	strb	r3, [r7, #13]
      tempa[2]=RoundKey[k + 2];
 8000770:	69bb      	ldr	r3, [r7, #24]
 8000772:	3302      	adds	r3, #2
 8000774:	687a      	ldr	r2, [r7, #4]
 8000776:	4413      	add	r3, r2
 8000778:	781b      	ldrb	r3, [r3, #0]
 800077a:	73bb      	strb	r3, [r7, #14]
      tempa[3]=RoundKey[k + 3];
 800077c:	69bb      	ldr	r3, [r7, #24]
 800077e:	3303      	adds	r3, #3
 8000780:	687a      	ldr	r2, [r7, #4]
 8000782:	4413      	add	r3, r2
 8000784:	781b      	ldrb	r3, [r3, #0]
 8000786:	73fb      	strb	r3, [r7, #15]

    }

    if (i % Nk == 0)
 8000788:	69fb      	ldr	r3, [r7, #28]
 800078a:	f003 0303 	and.w	r3, r3, #3
 800078e:	2b00      	cmp	r3, #0
 8000790:	d125      	bne.n	80007de <KeyExpansion+0x10a>
      // This function shifts the 4 bytes in a word to the left once.
      // [a0,a1,a2,a3] becomes [a1,a2,a3,a0]

      // Function RotWord()
      {
        const uint8_t u8tmp = tempa[0];
 8000792:	7b3b      	ldrb	r3, [r7, #12]
 8000794:	75fb      	strb	r3, [r7, #23]
        tempa[0] = tempa[1];
 8000796:	7b7b      	ldrb	r3, [r7, #13]
 8000798:	733b      	strb	r3, [r7, #12]
        tempa[1] = tempa[2];
 800079a:	7bbb      	ldrb	r3, [r7, #14]
 800079c:	737b      	strb	r3, [r7, #13]
        tempa[2] = tempa[3];
 800079e:	7bfb      	ldrb	r3, [r7, #15]
 80007a0:	73bb      	strb	r3, [r7, #14]
        tempa[3] = u8tmp;
 80007a2:	7dfb      	ldrb	r3, [r7, #23]
 80007a4:	73fb      	strb	r3, [r7, #15]
      // SubWord() is a function that takes a four-byte input word and 
      // applies the S-box to each of the four bytes to produce an output word.

      // Function Subword()
      {
        tempa[0] = getSBoxValue(tempa[0]);
 80007a6:	7b3b      	ldrb	r3, [r7, #12]
 80007a8:	461a      	mov	r2, r3
 80007aa:	4b30      	ldr	r3, [pc, #192]	; (800086c <KeyExpansion+0x198>)
 80007ac:	5c9b      	ldrb	r3, [r3, r2]
 80007ae:	733b      	strb	r3, [r7, #12]
        tempa[1] = getSBoxValue(tempa[1]);
 80007b0:	7b7b      	ldrb	r3, [r7, #13]
 80007b2:	461a      	mov	r2, r3
 80007b4:	4b2d      	ldr	r3, [pc, #180]	; (800086c <KeyExpansion+0x198>)
 80007b6:	5c9b      	ldrb	r3, [r3, r2]
 80007b8:	737b      	strb	r3, [r7, #13]
        tempa[2] = getSBoxValue(tempa[2]);
 80007ba:	7bbb      	ldrb	r3, [r7, #14]
 80007bc:	461a      	mov	r2, r3
 80007be:	4b2b      	ldr	r3, [pc, #172]	; (800086c <KeyExpansion+0x198>)
 80007c0:	5c9b      	ldrb	r3, [r3, r2]
 80007c2:	73bb      	strb	r3, [r7, #14]
        tempa[3] = getSBoxValue(tempa[3]);
 80007c4:	7bfb      	ldrb	r3, [r7, #15]
 80007c6:	461a      	mov	r2, r3
 80007c8:	4b28      	ldr	r3, [pc, #160]	; (800086c <KeyExpansion+0x198>)
 80007ca:	5c9b      	ldrb	r3, [r3, r2]
 80007cc:	73fb      	strb	r3, [r7, #15]
      }

      tempa[0] = tempa[0] ^ Rcon[i/Nk];
 80007ce:	7b3a      	ldrb	r2, [r7, #12]
 80007d0:	69fb      	ldr	r3, [r7, #28]
 80007d2:	089b      	lsrs	r3, r3, #2
 80007d4:	4926      	ldr	r1, [pc, #152]	; (8000870 <KeyExpansion+0x19c>)
 80007d6:	5ccb      	ldrb	r3, [r1, r3]
 80007d8:	4053      	eors	r3, r2
 80007da:	b2db      	uxtb	r3, r3
 80007dc:	733b      	strb	r3, [r7, #12]
        tempa[2] = getSBoxValue(tempa[2]);
        tempa[3] = getSBoxValue(tempa[3]);
      }
    }
#endif
    j = i * 4; k=(i - Nk) * 4;
 80007de:	69fb      	ldr	r3, [r7, #28]
 80007e0:	009b      	lsls	r3, r3, #2
 80007e2:	613b      	str	r3, [r7, #16]
 80007e4:	69fb      	ldr	r3, [r7, #28]
 80007e6:	3b04      	subs	r3, #4
 80007e8:	009b      	lsls	r3, r3, #2
 80007ea:	61bb      	str	r3, [r7, #24]
    RoundKey[j + 0] = RoundKey[k + 0] ^ tempa[0];
 80007ec:	687a      	ldr	r2, [r7, #4]
 80007ee:	69bb      	ldr	r3, [r7, #24]
 80007f0:	4413      	add	r3, r2
 80007f2:	7819      	ldrb	r1, [r3, #0]
 80007f4:	7b3a      	ldrb	r2, [r7, #12]
 80007f6:	6878      	ldr	r0, [r7, #4]
 80007f8:	693b      	ldr	r3, [r7, #16]
 80007fa:	4403      	add	r3, r0
 80007fc:	404a      	eors	r2, r1
 80007fe:	b2d2      	uxtb	r2, r2
 8000800:	701a      	strb	r2, [r3, #0]
    RoundKey[j + 1] = RoundKey[k + 1] ^ tempa[1];
 8000802:	69bb      	ldr	r3, [r7, #24]
 8000804:	3301      	adds	r3, #1
 8000806:	687a      	ldr	r2, [r7, #4]
 8000808:	4413      	add	r3, r2
 800080a:	7819      	ldrb	r1, [r3, #0]
 800080c:	7b7a      	ldrb	r2, [r7, #13]
 800080e:	693b      	ldr	r3, [r7, #16]
 8000810:	3301      	adds	r3, #1
 8000812:	6878      	ldr	r0, [r7, #4]
 8000814:	4403      	add	r3, r0
 8000816:	404a      	eors	r2, r1
 8000818:	b2d2      	uxtb	r2, r2
 800081a:	701a      	strb	r2, [r3, #0]
    RoundKey[j + 2] = RoundKey[k + 2] ^ tempa[2];
 800081c:	69bb      	ldr	r3, [r7, #24]
 800081e:	3302      	adds	r3, #2
 8000820:	687a      	ldr	r2, [r7, #4]
 8000822:	4413      	add	r3, r2
 8000824:	7819      	ldrb	r1, [r3, #0]
 8000826:	7bba      	ldrb	r2, [r7, #14]
 8000828:	693b      	ldr	r3, [r7, #16]
 800082a:	3302      	adds	r3, #2
 800082c:	6878      	ldr	r0, [r7, #4]
 800082e:	4403      	add	r3, r0
 8000830:	404a      	eors	r2, r1
 8000832:	b2d2      	uxtb	r2, r2
 8000834:	701a      	strb	r2, [r3, #0]
    RoundKey[j + 3] = RoundKey[k + 3] ^ tempa[3];
 8000836:	69bb      	ldr	r3, [r7, #24]
 8000838:	3303      	adds	r3, #3
 800083a:	687a      	ldr	r2, [r7, #4]
 800083c:	4413      	add	r3, r2
 800083e:	7819      	ldrb	r1, [r3, #0]
 8000840:	7bfa      	ldrb	r2, [r7, #15]
 8000842:	693b      	ldr	r3, [r7, #16]
 8000844:	3303      	adds	r3, #3
 8000846:	6878      	ldr	r0, [r7, #4]
 8000848:	4403      	add	r3, r0
 800084a:	404a      	eors	r2, r1
 800084c:	b2d2      	uxtb	r2, r2
 800084e:	701a      	strb	r2, [r3, #0]
  for (i = Nk; i < Nb * (Nr + 1); ++i)
 8000850:	69fb      	ldr	r3, [r7, #28]
 8000852:	3301      	adds	r3, #1
 8000854:	61fb      	str	r3, [r7, #28]
 8000856:	69fb      	ldr	r3, [r7, #28]
 8000858:	2b2b      	cmp	r3, #43	; 0x2b
 800085a:	f67f af7a 	bls.w	8000752 <KeyExpansion+0x7e>
  }
}
 800085e:	bf00      	nop
 8000860:	bf00      	nop
 8000862:	3724      	adds	r7, #36	; 0x24
 8000864:	46bd      	mov	sp, r7
 8000866:	f85d 7b04 	ldr.w	r7, [sp], #4
 800086a:	4770      	bx	lr
 800086c:	080091e0 	.word	0x080091e0
 8000870:	080093e0 	.word	0x080093e0

08000874 <AES_init_ctx>:

void AES_init_ctx(struct AES_ctx* ctx, const uint8_t* key)
{
 8000874:	b580      	push	{r7, lr}
 8000876:	b082      	sub	sp, #8
 8000878:	af00      	add	r7, sp, #0
 800087a:	6078      	str	r0, [r7, #4]
 800087c:	6039      	str	r1, [r7, #0]
  KeyExpansion(ctx->RoundKey, key);
 800087e:	687b      	ldr	r3, [r7, #4]
 8000880:	6839      	ldr	r1, [r7, #0]
 8000882:	4618      	mov	r0, r3
 8000884:	f7ff ff26 	bl	80006d4 <KeyExpansion>
}
 8000888:	bf00      	nop
 800088a:	3708      	adds	r7, #8
 800088c:	46bd      	mov	sp, r7
 800088e:	bd80      	pop	{r7, pc}

08000890 <AddRoundKey>:
#endif

// This function adds the round key to state.
// The round key is added to the state by an XOR function.
static void AddRoundKey(uint8_t round, state_t* state, const uint8_t* RoundKey)
{
 8000890:	b480      	push	{r7}
 8000892:	b087      	sub	sp, #28
 8000894:	af00      	add	r7, sp, #0
 8000896:	4603      	mov	r3, r0
 8000898:	60b9      	str	r1, [r7, #8]
 800089a:	607a      	str	r2, [r7, #4]
 800089c:	73fb      	strb	r3, [r7, #15]
  uint8_t i,j;
  for (i = 0; i < 4; ++i)
 800089e:	2300      	movs	r3, #0
 80008a0:	75fb      	strb	r3, [r7, #23]
 80008a2:	e027      	b.n	80008f4 <AddRoundKey+0x64>
  {
    for (j = 0; j < 4; ++j)
 80008a4:	2300      	movs	r3, #0
 80008a6:	75bb      	strb	r3, [r7, #22]
 80008a8:	e01e      	b.n	80008e8 <AddRoundKey+0x58>
    {
      (*state)[i][j] ^= RoundKey[(round * Nb * 4) + (i * Nb) + j];
 80008aa:	7dfa      	ldrb	r2, [r7, #23]
 80008ac:	7dbb      	ldrb	r3, [r7, #22]
 80008ae:	68b9      	ldr	r1, [r7, #8]
 80008b0:	0092      	lsls	r2, r2, #2
 80008b2:	440a      	add	r2, r1
 80008b4:	4413      	add	r3, r2
 80008b6:	7818      	ldrb	r0, [r3, #0]
 80008b8:	7bfb      	ldrb	r3, [r7, #15]
 80008ba:	009a      	lsls	r2, r3, #2
 80008bc:	7dfb      	ldrb	r3, [r7, #23]
 80008be:	4413      	add	r3, r2
 80008c0:	009a      	lsls	r2, r3, #2
 80008c2:	7dbb      	ldrb	r3, [r7, #22]
 80008c4:	4413      	add	r3, r2
 80008c6:	461a      	mov	r2, r3
 80008c8:	687b      	ldr	r3, [r7, #4]
 80008ca:	4413      	add	r3, r2
 80008cc:	7819      	ldrb	r1, [r3, #0]
 80008ce:	7dfa      	ldrb	r2, [r7, #23]
 80008d0:	7dbb      	ldrb	r3, [r7, #22]
 80008d2:	4041      	eors	r1, r0
 80008d4:	b2c8      	uxtb	r0, r1
 80008d6:	68b9      	ldr	r1, [r7, #8]
 80008d8:	0092      	lsls	r2, r2, #2
 80008da:	440a      	add	r2, r1
 80008dc:	4413      	add	r3, r2
 80008de:	4602      	mov	r2, r0
 80008e0:	701a      	strb	r2, [r3, #0]
    for (j = 0; j < 4; ++j)
 80008e2:	7dbb      	ldrb	r3, [r7, #22]
 80008e4:	3301      	adds	r3, #1
 80008e6:	75bb      	strb	r3, [r7, #22]
 80008e8:	7dbb      	ldrb	r3, [r7, #22]
 80008ea:	2b03      	cmp	r3, #3
 80008ec:	d9dd      	bls.n	80008aa <AddRoundKey+0x1a>
  for (i = 0; i < 4; ++i)
 80008ee:	7dfb      	ldrb	r3, [r7, #23]
 80008f0:	3301      	adds	r3, #1
 80008f2:	75fb      	strb	r3, [r7, #23]
 80008f4:	7dfb      	ldrb	r3, [r7, #23]
 80008f6:	2b03      	cmp	r3, #3
 80008f8:	d9d4      	bls.n	80008a4 <AddRoundKey+0x14>
    }
  }
}
 80008fa:	bf00      	nop
 80008fc:	bf00      	nop
 80008fe:	371c      	adds	r7, #28
 8000900:	46bd      	mov	sp, r7
 8000902:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000906:	4770      	bx	lr

08000908 <SubBytes>:

// The SubBytes Function Substitutes the values in the
// state matrix with values in an S-box.
static void SubBytes(state_t* state)
{
 8000908:	b480      	push	{r7}
 800090a:	b085      	sub	sp, #20
 800090c:	af00      	add	r7, sp, #0
 800090e:	6078      	str	r0, [r7, #4]
  uint8_t i, j;
  for (i = 0; i < 4; ++i)
 8000910:	2300      	movs	r3, #0
 8000912:	73fb      	strb	r3, [r7, #15]
 8000914:	e01d      	b.n	8000952 <SubBytes+0x4a>
  {
    for (j = 0; j < 4; ++j)
 8000916:	2300      	movs	r3, #0
 8000918:	73bb      	strb	r3, [r7, #14]
 800091a:	e014      	b.n	8000946 <SubBytes+0x3e>
    {
      (*state)[j][i] = getSBoxValue((*state)[j][i]);
 800091c:	7bba      	ldrb	r2, [r7, #14]
 800091e:	7bfb      	ldrb	r3, [r7, #15]
 8000920:	6879      	ldr	r1, [r7, #4]
 8000922:	0092      	lsls	r2, r2, #2
 8000924:	440a      	add	r2, r1
 8000926:	4413      	add	r3, r2
 8000928:	781b      	ldrb	r3, [r3, #0]
 800092a:	4618      	mov	r0, r3
 800092c:	7bba      	ldrb	r2, [r7, #14]
 800092e:	7bfb      	ldrb	r3, [r7, #15]
 8000930:	490d      	ldr	r1, [pc, #52]	; (8000968 <SubBytes+0x60>)
 8000932:	5c08      	ldrb	r0, [r1, r0]
 8000934:	6879      	ldr	r1, [r7, #4]
 8000936:	0092      	lsls	r2, r2, #2
 8000938:	440a      	add	r2, r1
 800093a:	4413      	add	r3, r2
 800093c:	4602      	mov	r2, r0
 800093e:	701a      	strb	r2, [r3, #0]
    for (j = 0; j < 4; ++j)
 8000940:	7bbb      	ldrb	r3, [r7, #14]
 8000942:	3301      	adds	r3, #1
 8000944:	73bb      	strb	r3, [r7, #14]
 8000946:	7bbb      	ldrb	r3, [r7, #14]
 8000948:	2b03      	cmp	r3, #3
 800094a:	d9e7      	bls.n	800091c <SubBytes+0x14>
  for (i = 0; i < 4; ++i)
 800094c:	7bfb      	ldrb	r3, [r7, #15]
 800094e:	3301      	adds	r3, #1
 8000950:	73fb      	strb	r3, [r7, #15]
 8000952:	7bfb      	ldrb	r3, [r7, #15]
 8000954:	2b03      	cmp	r3, #3
 8000956:	d9de      	bls.n	8000916 <SubBytes+0xe>
    }
  }
}
 8000958:	bf00      	nop
 800095a:	bf00      	nop
 800095c:	3714      	adds	r7, #20
 800095e:	46bd      	mov	sp, r7
 8000960:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000964:	4770      	bx	lr
 8000966:	bf00      	nop
 8000968:	080091e0 	.word	0x080091e0

0800096c <ShiftRows>:

// The ShiftRows() function shifts the rows in the state to the left.
// Each row is shifted with different offset.
// Offset = Row number. So the first row is not shifted.
static void ShiftRows(state_t* state)
{
 800096c:	b480      	push	{r7}
 800096e:	b085      	sub	sp, #20
 8000970:	af00      	add	r7, sp, #0
 8000972:	6078      	str	r0, [r7, #4]
  uint8_t temp;

  // Rotate first row 1 columns to left  
  temp           = (*state)[0][1];
 8000974:	687b      	ldr	r3, [r7, #4]
 8000976:	785b      	ldrb	r3, [r3, #1]
 8000978:	73fb      	strb	r3, [r7, #15]
  (*state)[0][1] = (*state)[1][1];
 800097a:	687b      	ldr	r3, [r7, #4]
 800097c:	795a      	ldrb	r2, [r3, #5]
 800097e:	687b      	ldr	r3, [r7, #4]
 8000980:	705a      	strb	r2, [r3, #1]
  (*state)[1][1] = (*state)[2][1];
 8000982:	687b      	ldr	r3, [r7, #4]
 8000984:	7a5a      	ldrb	r2, [r3, #9]
 8000986:	687b      	ldr	r3, [r7, #4]
 8000988:	715a      	strb	r2, [r3, #5]
  (*state)[2][1] = (*state)[3][1];
 800098a:	687b      	ldr	r3, [r7, #4]
 800098c:	7b5a      	ldrb	r2, [r3, #13]
 800098e:	687b      	ldr	r3, [r7, #4]
 8000990:	725a      	strb	r2, [r3, #9]
  (*state)[3][1] = temp;
 8000992:	687b      	ldr	r3, [r7, #4]
 8000994:	7bfa      	ldrb	r2, [r7, #15]
 8000996:	735a      	strb	r2, [r3, #13]

  // Rotate second row 2 columns to left  
  temp           = (*state)[0][2];
 8000998:	687b      	ldr	r3, [r7, #4]
 800099a:	789b      	ldrb	r3, [r3, #2]
 800099c:	73fb      	strb	r3, [r7, #15]
  (*state)[0][2] = (*state)[2][2];
 800099e:	687b      	ldr	r3, [r7, #4]
 80009a0:	7a9a      	ldrb	r2, [r3, #10]
 80009a2:	687b      	ldr	r3, [r7, #4]
 80009a4:	709a      	strb	r2, [r3, #2]
  (*state)[2][2] = temp;
 80009a6:	687b      	ldr	r3, [r7, #4]
 80009a8:	7bfa      	ldrb	r2, [r7, #15]
 80009aa:	729a      	strb	r2, [r3, #10]

  temp           = (*state)[1][2];
 80009ac:	687b      	ldr	r3, [r7, #4]
 80009ae:	799b      	ldrb	r3, [r3, #6]
 80009b0:	73fb      	strb	r3, [r7, #15]
  (*state)[1][2] = (*state)[3][2];
 80009b2:	687b      	ldr	r3, [r7, #4]
 80009b4:	7b9a      	ldrb	r2, [r3, #14]
 80009b6:	687b      	ldr	r3, [r7, #4]
 80009b8:	719a      	strb	r2, [r3, #6]
  (*state)[3][2] = temp;
 80009ba:	687b      	ldr	r3, [r7, #4]
 80009bc:	7bfa      	ldrb	r2, [r7, #15]
 80009be:	739a      	strb	r2, [r3, #14]

  // Rotate third row 3 columns to left
  temp           = (*state)[0][3];
 80009c0:	687b      	ldr	r3, [r7, #4]
 80009c2:	78db      	ldrb	r3, [r3, #3]
 80009c4:	73fb      	strb	r3, [r7, #15]
  (*state)[0][3] = (*state)[3][3];
 80009c6:	687b      	ldr	r3, [r7, #4]
 80009c8:	7bda      	ldrb	r2, [r3, #15]
 80009ca:	687b      	ldr	r3, [r7, #4]
 80009cc:	70da      	strb	r2, [r3, #3]
  (*state)[3][3] = (*state)[2][3];
 80009ce:	687b      	ldr	r3, [r7, #4]
 80009d0:	7ada      	ldrb	r2, [r3, #11]
 80009d2:	687b      	ldr	r3, [r7, #4]
 80009d4:	73da      	strb	r2, [r3, #15]
  (*state)[2][3] = (*state)[1][3];
 80009d6:	687b      	ldr	r3, [r7, #4]
 80009d8:	79da      	ldrb	r2, [r3, #7]
 80009da:	687b      	ldr	r3, [r7, #4]
 80009dc:	72da      	strb	r2, [r3, #11]
  (*state)[1][3] = temp;
 80009de:	687b      	ldr	r3, [r7, #4]
 80009e0:	7bfa      	ldrb	r2, [r7, #15]
 80009e2:	71da      	strb	r2, [r3, #7]
}
 80009e4:	bf00      	nop
 80009e6:	3714      	adds	r7, #20
 80009e8:	46bd      	mov	sp, r7
 80009ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009ee:	4770      	bx	lr

080009f0 <xtime>:

static uint8_t xtime(uint8_t x)
{
 80009f0:	b480      	push	{r7}
 80009f2:	b083      	sub	sp, #12
 80009f4:	af00      	add	r7, sp, #0
 80009f6:	4603      	mov	r3, r0
 80009f8:	71fb      	strb	r3, [r7, #7]
  return ((x<<1) ^ (((x>>7) & 1) * 0x1b));
 80009fa:	79fb      	ldrb	r3, [r7, #7]
 80009fc:	005b      	lsls	r3, r3, #1
 80009fe:	b25a      	sxtb	r2, r3
 8000a00:	79fb      	ldrb	r3, [r7, #7]
 8000a02:	09db      	lsrs	r3, r3, #7
 8000a04:	b2db      	uxtb	r3, r3
 8000a06:	4619      	mov	r1, r3
 8000a08:	0049      	lsls	r1, r1, #1
 8000a0a:	440b      	add	r3, r1
 8000a0c:	4619      	mov	r1, r3
 8000a0e:	00c8      	lsls	r0, r1, #3
 8000a10:	4619      	mov	r1, r3
 8000a12:	4603      	mov	r3, r0
 8000a14:	440b      	add	r3, r1
 8000a16:	b2db      	uxtb	r3, r3
 8000a18:	b25b      	sxtb	r3, r3
 8000a1a:	4053      	eors	r3, r2
 8000a1c:	b25b      	sxtb	r3, r3
 8000a1e:	b2db      	uxtb	r3, r3
}
 8000a20:	4618      	mov	r0, r3
 8000a22:	370c      	adds	r7, #12
 8000a24:	46bd      	mov	sp, r7
 8000a26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a2a:	4770      	bx	lr

08000a2c <MixColumns>:

// MixColumns function mixes the columns of the state matrix
static void MixColumns(state_t* state)
{
 8000a2c:	b580      	push	{r7, lr}
 8000a2e:	b084      	sub	sp, #16
 8000a30:	af00      	add	r7, sp, #0
 8000a32:	6078      	str	r0, [r7, #4]
  uint8_t i;
  uint8_t Tmp, Tm, t;
  for (i = 0; i < 4; ++i)
 8000a34:	2300      	movs	r3, #0
 8000a36:	73fb      	strb	r3, [r7, #15]
 8000a38:	e0a4      	b.n	8000b84 <MixColumns+0x158>
  {  
    t   = (*state)[i][0];
 8000a3a:	7bfa      	ldrb	r2, [r7, #15]
 8000a3c:	687b      	ldr	r3, [r7, #4]
 8000a3e:	f813 3022 	ldrb.w	r3, [r3, r2, lsl #2]
 8000a42:	73bb      	strb	r3, [r7, #14]
    Tmp = (*state)[i][0] ^ (*state)[i][1] ^ (*state)[i][2] ^ (*state)[i][3] ;
 8000a44:	7bfa      	ldrb	r2, [r7, #15]
 8000a46:	687b      	ldr	r3, [r7, #4]
 8000a48:	f813 2022 	ldrb.w	r2, [r3, r2, lsl #2]
 8000a4c:	7bfb      	ldrb	r3, [r7, #15]
 8000a4e:	6879      	ldr	r1, [r7, #4]
 8000a50:	009b      	lsls	r3, r3, #2
 8000a52:	440b      	add	r3, r1
 8000a54:	785b      	ldrb	r3, [r3, #1]
 8000a56:	4053      	eors	r3, r2
 8000a58:	b2da      	uxtb	r2, r3
 8000a5a:	7bfb      	ldrb	r3, [r7, #15]
 8000a5c:	6879      	ldr	r1, [r7, #4]
 8000a5e:	009b      	lsls	r3, r3, #2
 8000a60:	440b      	add	r3, r1
 8000a62:	789b      	ldrb	r3, [r3, #2]
 8000a64:	4053      	eors	r3, r2
 8000a66:	b2da      	uxtb	r2, r3
 8000a68:	7bfb      	ldrb	r3, [r7, #15]
 8000a6a:	6879      	ldr	r1, [r7, #4]
 8000a6c:	009b      	lsls	r3, r3, #2
 8000a6e:	440b      	add	r3, r1
 8000a70:	78db      	ldrb	r3, [r3, #3]
 8000a72:	4053      	eors	r3, r2
 8000a74:	737b      	strb	r3, [r7, #13]
    Tm  = (*state)[i][0] ^ (*state)[i][1] ; Tm = xtime(Tm);  (*state)[i][0] ^= Tm ^ Tmp ;
 8000a76:	7bfa      	ldrb	r2, [r7, #15]
 8000a78:	687b      	ldr	r3, [r7, #4]
 8000a7a:	f813 2022 	ldrb.w	r2, [r3, r2, lsl #2]
 8000a7e:	7bfb      	ldrb	r3, [r7, #15]
 8000a80:	6879      	ldr	r1, [r7, #4]
 8000a82:	009b      	lsls	r3, r3, #2
 8000a84:	440b      	add	r3, r1
 8000a86:	785b      	ldrb	r3, [r3, #1]
 8000a88:	4053      	eors	r3, r2
 8000a8a:	733b      	strb	r3, [r7, #12]
 8000a8c:	7b3b      	ldrb	r3, [r7, #12]
 8000a8e:	4618      	mov	r0, r3
 8000a90:	f7ff ffae 	bl	80009f0 <xtime>
 8000a94:	4603      	mov	r3, r0
 8000a96:	733b      	strb	r3, [r7, #12]
 8000a98:	7bfa      	ldrb	r2, [r7, #15]
 8000a9a:	687b      	ldr	r3, [r7, #4]
 8000a9c:	f813 1022 	ldrb.w	r1, [r3, r2, lsl #2]
 8000aa0:	7b3a      	ldrb	r2, [r7, #12]
 8000aa2:	7b7b      	ldrb	r3, [r7, #13]
 8000aa4:	4053      	eors	r3, r2
 8000aa6:	b2db      	uxtb	r3, r3
 8000aa8:	7bfa      	ldrb	r2, [r7, #15]
 8000aaa:	404b      	eors	r3, r1
 8000aac:	b2d9      	uxtb	r1, r3
 8000aae:	687b      	ldr	r3, [r7, #4]
 8000ab0:	f803 1022 	strb.w	r1, [r3, r2, lsl #2]
    Tm  = (*state)[i][1] ^ (*state)[i][2] ; Tm = xtime(Tm);  (*state)[i][1] ^= Tm ^ Tmp ;
 8000ab4:	7bfb      	ldrb	r3, [r7, #15]
 8000ab6:	687a      	ldr	r2, [r7, #4]
 8000ab8:	009b      	lsls	r3, r3, #2
 8000aba:	4413      	add	r3, r2
 8000abc:	785a      	ldrb	r2, [r3, #1]
 8000abe:	7bfb      	ldrb	r3, [r7, #15]
 8000ac0:	6879      	ldr	r1, [r7, #4]
 8000ac2:	009b      	lsls	r3, r3, #2
 8000ac4:	440b      	add	r3, r1
 8000ac6:	789b      	ldrb	r3, [r3, #2]
 8000ac8:	4053      	eors	r3, r2
 8000aca:	733b      	strb	r3, [r7, #12]
 8000acc:	7b3b      	ldrb	r3, [r7, #12]
 8000ace:	4618      	mov	r0, r3
 8000ad0:	f7ff ff8e 	bl	80009f0 <xtime>
 8000ad4:	4603      	mov	r3, r0
 8000ad6:	733b      	strb	r3, [r7, #12]
 8000ad8:	7bfb      	ldrb	r3, [r7, #15]
 8000ada:	687a      	ldr	r2, [r7, #4]
 8000adc:	009b      	lsls	r3, r3, #2
 8000ade:	4413      	add	r3, r2
 8000ae0:	7859      	ldrb	r1, [r3, #1]
 8000ae2:	7b3a      	ldrb	r2, [r7, #12]
 8000ae4:	7b7b      	ldrb	r3, [r7, #13]
 8000ae6:	4053      	eors	r3, r2
 8000ae8:	b2da      	uxtb	r2, r3
 8000aea:	7bfb      	ldrb	r3, [r7, #15]
 8000aec:	404a      	eors	r2, r1
 8000aee:	b2d1      	uxtb	r1, r2
 8000af0:	687a      	ldr	r2, [r7, #4]
 8000af2:	009b      	lsls	r3, r3, #2
 8000af4:	4413      	add	r3, r2
 8000af6:	460a      	mov	r2, r1
 8000af8:	705a      	strb	r2, [r3, #1]
    Tm  = (*state)[i][2] ^ (*state)[i][3] ; Tm = xtime(Tm);  (*state)[i][2] ^= Tm ^ Tmp ;
 8000afa:	7bfb      	ldrb	r3, [r7, #15]
 8000afc:	687a      	ldr	r2, [r7, #4]
 8000afe:	009b      	lsls	r3, r3, #2
 8000b00:	4413      	add	r3, r2
 8000b02:	789a      	ldrb	r2, [r3, #2]
 8000b04:	7bfb      	ldrb	r3, [r7, #15]
 8000b06:	6879      	ldr	r1, [r7, #4]
 8000b08:	009b      	lsls	r3, r3, #2
 8000b0a:	440b      	add	r3, r1
 8000b0c:	78db      	ldrb	r3, [r3, #3]
 8000b0e:	4053      	eors	r3, r2
 8000b10:	733b      	strb	r3, [r7, #12]
 8000b12:	7b3b      	ldrb	r3, [r7, #12]
 8000b14:	4618      	mov	r0, r3
 8000b16:	f7ff ff6b 	bl	80009f0 <xtime>
 8000b1a:	4603      	mov	r3, r0
 8000b1c:	733b      	strb	r3, [r7, #12]
 8000b1e:	7bfb      	ldrb	r3, [r7, #15]
 8000b20:	687a      	ldr	r2, [r7, #4]
 8000b22:	009b      	lsls	r3, r3, #2
 8000b24:	4413      	add	r3, r2
 8000b26:	7899      	ldrb	r1, [r3, #2]
 8000b28:	7b3a      	ldrb	r2, [r7, #12]
 8000b2a:	7b7b      	ldrb	r3, [r7, #13]
 8000b2c:	4053      	eors	r3, r2
 8000b2e:	b2da      	uxtb	r2, r3
 8000b30:	7bfb      	ldrb	r3, [r7, #15]
 8000b32:	404a      	eors	r2, r1
 8000b34:	b2d1      	uxtb	r1, r2
 8000b36:	687a      	ldr	r2, [r7, #4]
 8000b38:	009b      	lsls	r3, r3, #2
 8000b3a:	4413      	add	r3, r2
 8000b3c:	460a      	mov	r2, r1
 8000b3e:	709a      	strb	r2, [r3, #2]
    Tm  = (*state)[i][3] ^ t ;              Tm = xtime(Tm);  (*state)[i][3] ^= Tm ^ Tmp ;
 8000b40:	7bfb      	ldrb	r3, [r7, #15]
 8000b42:	687a      	ldr	r2, [r7, #4]
 8000b44:	009b      	lsls	r3, r3, #2
 8000b46:	4413      	add	r3, r2
 8000b48:	78da      	ldrb	r2, [r3, #3]
 8000b4a:	7bbb      	ldrb	r3, [r7, #14]
 8000b4c:	4053      	eors	r3, r2
 8000b4e:	733b      	strb	r3, [r7, #12]
 8000b50:	7b3b      	ldrb	r3, [r7, #12]
 8000b52:	4618      	mov	r0, r3
 8000b54:	f7ff ff4c 	bl	80009f0 <xtime>
 8000b58:	4603      	mov	r3, r0
 8000b5a:	733b      	strb	r3, [r7, #12]
 8000b5c:	7bfb      	ldrb	r3, [r7, #15]
 8000b5e:	687a      	ldr	r2, [r7, #4]
 8000b60:	009b      	lsls	r3, r3, #2
 8000b62:	4413      	add	r3, r2
 8000b64:	78d9      	ldrb	r1, [r3, #3]
 8000b66:	7b3a      	ldrb	r2, [r7, #12]
 8000b68:	7b7b      	ldrb	r3, [r7, #13]
 8000b6a:	4053      	eors	r3, r2
 8000b6c:	b2da      	uxtb	r2, r3
 8000b6e:	7bfb      	ldrb	r3, [r7, #15]
 8000b70:	404a      	eors	r2, r1
 8000b72:	b2d1      	uxtb	r1, r2
 8000b74:	687a      	ldr	r2, [r7, #4]
 8000b76:	009b      	lsls	r3, r3, #2
 8000b78:	4413      	add	r3, r2
 8000b7a:	460a      	mov	r2, r1
 8000b7c:	70da      	strb	r2, [r3, #3]
  for (i = 0; i < 4; ++i)
 8000b7e:	7bfb      	ldrb	r3, [r7, #15]
 8000b80:	3301      	adds	r3, #1
 8000b82:	73fb      	strb	r3, [r7, #15]
 8000b84:	7bfb      	ldrb	r3, [r7, #15]
 8000b86:	2b03      	cmp	r3, #3
 8000b88:	f67f af57 	bls.w	8000a3a <MixColumns+0xe>
  }
}
 8000b8c:	bf00      	nop
 8000b8e:	bf00      	nop
 8000b90:	3710      	adds	r7, #16
 8000b92:	46bd      	mov	sp, r7
 8000b94:	bd80      	pop	{r7, pc}

08000b96 <InvMixColumns>:

// MixColumns function mixes the columns of the state matrix.
// The method used to multiply may be difficult to understand for the inexperienced.
// Please use the references to gain more information.
static void InvMixColumns(state_t* state)
{
 8000b96:	b5b0      	push	{r4, r5, r7, lr}
 8000b98:	b084      	sub	sp, #16
 8000b9a:	af00      	add	r7, sp, #0
 8000b9c:	6078      	str	r0, [r7, #4]
  int i;
  uint8_t a, b, c, d;
  for (i = 0; i < 4; ++i)
 8000b9e:	2300      	movs	r3, #0
 8000ba0:	60fb      	str	r3, [r7, #12]
 8000ba2:	e33b      	b.n	800121c <InvMixColumns+0x686>
  { 
    a = (*state)[i][0];
 8000ba4:	687b      	ldr	r3, [r7, #4]
 8000ba6:	68fa      	ldr	r2, [r7, #12]
 8000ba8:	f813 3022 	ldrb.w	r3, [r3, r2, lsl #2]
 8000bac:	72fb      	strb	r3, [r7, #11]
    b = (*state)[i][1];
 8000bae:	687a      	ldr	r2, [r7, #4]
 8000bb0:	68fb      	ldr	r3, [r7, #12]
 8000bb2:	009b      	lsls	r3, r3, #2
 8000bb4:	4413      	add	r3, r2
 8000bb6:	785b      	ldrb	r3, [r3, #1]
 8000bb8:	72bb      	strb	r3, [r7, #10]
    c = (*state)[i][2];
 8000bba:	687a      	ldr	r2, [r7, #4]
 8000bbc:	68fb      	ldr	r3, [r7, #12]
 8000bbe:	009b      	lsls	r3, r3, #2
 8000bc0:	4413      	add	r3, r2
 8000bc2:	789b      	ldrb	r3, [r3, #2]
 8000bc4:	727b      	strb	r3, [r7, #9]
    d = (*state)[i][3];
 8000bc6:	687a      	ldr	r2, [r7, #4]
 8000bc8:	68fb      	ldr	r3, [r7, #12]
 8000bca:	009b      	lsls	r3, r3, #2
 8000bcc:	4413      	add	r3, r2
 8000bce:	78db      	ldrb	r3, [r3, #3]
 8000bd0:	723b      	strb	r3, [r7, #8]

    (*state)[i][0] = Multiply(a, 0x0e) ^ Multiply(b, 0x0b) ^ Multiply(c, 0x0d) ^ Multiply(d, 0x09);
 8000bd2:	7afb      	ldrb	r3, [r7, #11]
 8000bd4:	4618      	mov	r0, r3
 8000bd6:	f7ff ff0b 	bl	80009f0 <xtime>
 8000bda:	4603      	mov	r3, r0
 8000bdc:	4618      	mov	r0, r3
 8000bde:	f7ff ff07 	bl	80009f0 <xtime>
 8000be2:	4603      	mov	r3, r0
 8000be4:	4618      	mov	r0, r3
 8000be6:	f7ff ff03 	bl	80009f0 <xtime>
 8000bea:	4603      	mov	r3, r0
 8000bec:	4618      	mov	r0, r3
 8000bee:	f7ff feff 	bl	80009f0 <xtime>
 8000bf2:	7abb      	ldrb	r3, [r7, #10]
 8000bf4:	4618      	mov	r0, r3
 8000bf6:	f7ff fefb 	bl	80009f0 <xtime>
 8000bfa:	4603      	mov	r3, r0
 8000bfc:	4618      	mov	r0, r3
 8000bfe:	f7ff fef7 	bl	80009f0 <xtime>
 8000c02:	7abb      	ldrb	r3, [r7, #10]
 8000c04:	4618      	mov	r0, r3
 8000c06:	f7ff fef3 	bl	80009f0 <xtime>
 8000c0a:	4603      	mov	r3, r0
 8000c0c:	4618      	mov	r0, r3
 8000c0e:	f7ff feef 	bl	80009f0 <xtime>
 8000c12:	4603      	mov	r3, r0
 8000c14:	4618      	mov	r0, r3
 8000c16:	f7ff feeb 	bl	80009f0 <xtime>
 8000c1a:	4603      	mov	r3, r0
 8000c1c:	4618      	mov	r0, r3
 8000c1e:	f7ff fee7 	bl	80009f0 <xtime>
 8000c22:	7a7b      	ldrb	r3, [r7, #9]
 8000c24:	4618      	mov	r0, r3
 8000c26:	f7ff fee3 	bl	80009f0 <xtime>
 8000c2a:	7a7b      	ldrb	r3, [r7, #9]
 8000c2c:	4618      	mov	r0, r3
 8000c2e:	f7ff fedf 	bl	80009f0 <xtime>
 8000c32:	4603      	mov	r3, r0
 8000c34:	4618      	mov	r0, r3
 8000c36:	f7ff fedb 	bl	80009f0 <xtime>
 8000c3a:	4603      	mov	r3, r0
 8000c3c:	4618      	mov	r0, r3
 8000c3e:	f7ff fed7 	bl	80009f0 <xtime>
 8000c42:	4603      	mov	r3, r0
 8000c44:	4618      	mov	r0, r3
 8000c46:	f7ff fed3 	bl	80009f0 <xtime>
 8000c4a:	7a3b      	ldrb	r3, [r7, #8]
 8000c4c:	4618      	mov	r0, r3
 8000c4e:	f7ff fecf 	bl	80009f0 <xtime>
 8000c52:	7a3b      	ldrb	r3, [r7, #8]
 8000c54:	4618      	mov	r0, r3
 8000c56:	f7ff fecb 	bl	80009f0 <xtime>
 8000c5a:	4603      	mov	r3, r0
 8000c5c:	4618      	mov	r0, r3
 8000c5e:	f7ff fec7 	bl	80009f0 <xtime>
 8000c62:	7a3b      	ldrb	r3, [r7, #8]
 8000c64:	4618      	mov	r0, r3
 8000c66:	f7ff fec3 	bl	80009f0 <xtime>
 8000c6a:	4603      	mov	r3, r0
 8000c6c:	4618      	mov	r0, r3
 8000c6e:	f7ff febf 	bl	80009f0 <xtime>
 8000c72:	4603      	mov	r3, r0
 8000c74:	4618      	mov	r0, r3
 8000c76:	f7ff febb 	bl	80009f0 <xtime>
 8000c7a:	4603      	mov	r3, r0
 8000c7c:	4618      	mov	r0, r3
 8000c7e:	f7ff feb7 	bl	80009f0 <xtime>
 8000c82:	7afb      	ldrb	r3, [r7, #11]
 8000c84:	4618      	mov	r0, r3
 8000c86:	f7ff feb3 	bl	80009f0 <xtime>
 8000c8a:	4603      	mov	r3, r0
 8000c8c:	461c      	mov	r4, r3
 8000c8e:	7afb      	ldrb	r3, [r7, #11]
 8000c90:	4618      	mov	r0, r3
 8000c92:	f7ff fead 	bl	80009f0 <xtime>
 8000c96:	4603      	mov	r3, r0
 8000c98:	4618      	mov	r0, r3
 8000c9a:	f7ff fea9 	bl	80009f0 <xtime>
 8000c9e:	4603      	mov	r3, r0
 8000ca0:	4063      	eors	r3, r4
 8000ca2:	b2dc      	uxtb	r4, r3
 8000ca4:	7afb      	ldrb	r3, [r7, #11]
 8000ca6:	4618      	mov	r0, r3
 8000ca8:	f7ff fea2 	bl	80009f0 <xtime>
 8000cac:	4603      	mov	r3, r0
 8000cae:	4618      	mov	r0, r3
 8000cb0:	f7ff fe9e 	bl	80009f0 <xtime>
 8000cb4:	4603      	mov	r3, r0
 8000cb6:	4618      	mov	r0, r3
 8000cb8:	f7ff fe9a 	bl	80009f0 <xtime>
 8000cbc:	4603      	mov	r3, r0
 8000cbe:	4063      	eors	r3, r4
 8000cc0:	b2dc      	uxtb	r4, r3
 8000cc2:	7abb      	ldrb	r3, [r7, #10]
 8000cc4:	4618      	mov	r0, r3
 8000cc6:	f7ff fe93 	bl	80009f0 <xtime>
 8000cca:	4603      	mov	r3, r0
 8000ccc:	461a      	mov	r2, r3
 8000cce:	7abb      	ldrb	r3, [r7, #10]
 8000cd0:	4053      	eors	r3, r2
 8000cd2:	b2dd      	uxtb	r5, r3
 8000cd4:	7abb      	ldrb	r3, [r7, #10]
 8000cd6:	4618      	mov	r0, r3
 8000cd8:	f7ff fe8a 	bl	80009f0 <xtime>
 8000cdc:	4603      	mov	r3, r0
 8000cde:	4618      	mov	r0, r3
 8000ce0:	f7ff fe86 	bl	80009f0 <xtime>
 8000ce4:	4603      	mov	r3, r0
 8000ce6:	4618      	mov	r0, r3
 8000ce8:	f7ff fe82 	bl	80009f0 <xtime>
 8000cec:	4603      	mov	r3, r0
 8000cee:	406b      	eors	r3, r5
 8000cf0:	b2db      	uxtb	r3, r3
 8000cf2:	4063      	eors	r3, r4
 8000cf4:	b2dc      	uxtb	r4, r3
 8000cf6:	7a7b      	ldrb	r3, [r7, #9]
 8000cf8:	4618      	mov	r0, r3
 8000cfa:	f7ff fe79 	bl	80009f0 <xtime>
 8000cfe:	4603      	mov	r3, r0
 8000d00:	4618      	mov	r0, r3
 8000d02:	f7ff fe75 	bl	80009f0 <xtime>
 8000d06:	4603      	mov	r3, r0
 8000d08:	461a      	mov	r2, r3
 8000d0a:	7a7b      	ldrb	r3, [r7, #9]
 8000d0c:	4053      	eors	r3, r2
 8000d0e:	b2dd      	uxtb	r5, r3
 8000d10:	7a7b      	ldrb	r3, [r7, #9]
 8000d12:	4618      	mov	r0, r3
 8000d14:	f7ff fe6c 	bl	80009f0 <xtime>
 8000d18:	4603      	mov	r3, r0
 8000d1a:	4618      	mov	r0, r3
 8000d1c:	f7ff fe68 	bl	80009f0 <xtime>
 8000d20:	4603      	mov	r3, r0
 8000d22:	4618      	mov	r0, r3
 8000d24:	f7ff fe64 	bl	80009f0 <xtime>
 8000d28:	4603      	mov	r3, r0
 8000d2a:	406b      	eors	r3, r5
 8000d2c:	b2db      	uxtb	r3, r3
 8000d2e:	4063      	eors	r3, r4
 8000d30:	b2dc      	uxtb	r4, r3
 8000d32:	7a3b      	ldrb	r3, [r7, #8]
 8000d34:	4618      	mov	r0, r3
 8000d36:	f7ff fe5b 	bl	80009f0 <xtime>
 8000d3a:	4603      	mov	r3, r0
 8000d3c:	4618      	mov	r0, r3
 8000d3e:	f7ff fe57 	bl	80009f0 <xtime>
 8000d42:	4603      	mov	r3, r0
 8000d44:	4618      	mov	r0, r3
 8000d46:	f7ff fe53 	bl	80009f0 <xtime>
 8000d4a:	4603      	mov	r3, r0
 8000d4c:	461a      	mov	r2, r3
 8000d4e:	7a3b      	ldrb	r3, [r7, #8]
 8000d50:	4053      	eors	r3, r2
 8000d52:	b2db      	uxtb	r3, r3
 8000d54:	4063      	eors	r3, r4
 8000d56:	b2d9      	uxtb	r1, r3
 8000d58:	687b      	ldr	r3, [r7, #4]
 8000d5a:	68fa      	ldr	r2, [r7, #12]
 8000d5c:	f803 1022 	strb.w	r1, [r3, r2, lsl #2]
    (*state)[i][1] = Multiply(a, 0x09) ^ Multiply(b, 0x0e) ^ Multiply(c, 0x0b) ^ Multiply(d, 0x0d);
 8000d60:	7afb      	ldrb	r3, [r7, #11]
 8000d62:	4618      	mov	r0, r3
 8000d64:	f7ff fe44 	bl	80009f0 <xtime>
 8000d68:	7afb      	ldrb	r3, [r7, #11]
 8000d6a:	4618      	mov	r0, r3
 8000d6c:	f7ff fe40 	bl	80009f0 <xtime>
 8000d70:	4603      	mov	r3, r0
 8000d72:	4618      	mov	r0, r3
 8000d74:	f7ff fe3c 	bl	80009f0 <xtime>
 8000d78:	7afb      	ldrb	r3, [r7, #11]
 8000d7a:	4618      	mov	r0, r3
 8000d7c:	f7ff fe38 	bl	80009f0 <xtime>
 8000d80:	4603      	mov	r3, r0
 8000d82:	4618      	mov	r0, r3
 8000d84:	f7ff fe34 	bl	80009f0 <xtime>
 8000d88:	4603      	mov	r3, r0
 8000d8a:	4618      	mov	r0, r3
 8000d8c:	f7ff fe30 	bl	80009f0 <xtime>
 8000d90:	4603      	mov	r3, r0
 8000d92:	4618      	mov	r0, r3
 8000d94:	f7ff fe2c 	bl	80009f0 <xtime>
 8000d98:	7abb      	ldrb	r3, [r7, #10]
 8000d9a:	4618      	mov	r0, r3
 8000d9c:	f7ff fe28 	bl	80009f0 <xtime>
 8000da0:	4603      	mov	r3, r0
 8000da2:	4618      	mov	r0, r3
 8000da4:	f7ff fe24 	bl	80009f0 <xtime>
 8000da8:	4603      	mov	r3, r0
 8000daa:	4618      	mov	r0, r3
 8000dac:	f7ff fe20 	bl	80009f0 <xtime>
 8000db0:	4603      	mov	r3, r0
 8000db2:	4618      	mov	r0, r3
 8000db4:	f7ff fe1c 	bl	80009f0 <xtime>
 8000db8:	7a7b      	ldrb	r3, [r7, #9]
 8000dba:	4618      	mov	r0, r3
 8000dbc:	f7ff fe18 	bl	80009f0 <xtime>
 8000dc0:	4603      	mov	r3, r0
 8000dc2:	4618      	mov	r0, r3
 8000dc4:	f7ff fe14 	bl	80009f0 <xtime>
 8000dc8:	7a7b      	ldrb	r3, [r7, #9]
 8000dca:	4618      	mov	r0, r3
 8000dcc:	f7ff fe10 	bl	80009f0 <xtime>
 8000dd0:	4603      	mov	r3, r0
 8000dd2:	4618      	mov	r0, r3
 8000dd4:	f7ff fe0c 	bl	80009f0 <xtime>
 8000dd8:	4603      	mov	r3, r0
 8000dda:	4618      	mov	r0, r3
 8000ddc:	f7ff fe08 	bl	80009f0 <xtime>
 8000de0:	4603      	mov	r3, r0
 8000de2:	4618      	mov	r0, r3
 8000de4:	f7ff fe04 	bl	80009f0 <xtime>
 8000de8:	7a3b      	ldrb	r3, [r7, #8]
 8000dea:	4618      	mov	r0, r3
 8000dec:	f7ff fe00 	bl	80009f0 <xtime>
 8000df0:	7a3b      	ldrb	r3, [r7, #8]
 8000df2:	4618      	mov	r0, r3
 8000df4:	f7ff fdfc 	bl	80009f0 <xtime>
 8000df8:	4603      	mov	r3, r0
 8000dfa:	4618      	mov	r0, r3
 8000dfc:	f7ff fdf8 	bl	80009f0 <xtime>
 8000e00:	4603      	mov	r3, r0
 8000e02:	4618      	mov	r0, r3
 8000e04:	f7ff fdf4 	bl	80009f0 <xtime>
 8000e08:	4603      	mov	r3, r0
 8000e0a:	4618      	mov	r0, r3
 8000e0c:	f7ff fdf0 	bl	80009f0 <xtime>
 8000e10:	7afb      	ldrb	r3, [r7, #11]
 8000e12:	4618      	mov	r0, r3
 8000e14:	f7ff fdec 	bl	80009f0 <xtime>
 8000e18:	4603      	mov	r3, r0
 8000e1a:	4618      	mov	r0, r3
 8000e1c:	f7ff fde8 	bl	80009f0 <xtime>
 8000e20:	4603      	mov	r3, r0
 8000e22:	4618      	mov	r0, r3
 8000e24:	f7ff fde4 	bl	80009f0 <xtime>
 8000e28:	4603      	mov	r3, r0
 8000e2a:	461a      	mov	r2, r3
 8000e2c:	7afb      	ldrb	r3, [r7, #11]
 8000e2e:	4053      	eors	r3, r2
 8000e30:	b2dc      	uxtb	r4, r3
 8000e32:	7abb      	ldrb	r3, [r7, #10]
 8000e34:	4618      	mov	r0, r3
 8000e36:	f7ff fddb 	bl	80009f0 <xtime>
 8000e3a:	4603      	mov	r3, r0
 8000e3c:	461d      	mov	r5, r3
 8000e3e:	7abb      	ldrb	r3, [r7, #10]
 8000e40:	4618      	mov	r0, r3
 8000e42:	f7ff fdd5 	bl	80009f0 <xtime>
 8000e46:	4603      	mov	r3, r0
 8000e48:	4618      	mov	r0, r3
 8000e4a:	f7ff fdd1 	bl	80009f0 <xtime>
 8000e4e:	4603      	mov	r3, r0
 8000e50:	406b      	eors	r3, r5
 8000e52:	b2dd      	uxtb	r5, r3
 8000e54:	7abb      	ldrb	r3, [r7, #10]
 8000e56:	4618      	mov	r0, r3
 8000e58:	f7ff fdca 	bl	80009f0 <xtime>
 8000e5c:	4603      	mov	r3, r0
 8000e5e:	4618      	mov	r0, r3
 8000e60:	f7ff fdc6 	bl	80009f0 <xtime>
 8000e64:	4603      	mov	r3, r0
 8000e66:	4618      	mov	r0, r3
 8000e68:	f7ff fdc2 	bl	80009f0 <xtime>
 8000e6c:	4603      	mov	r3, r0
 8000e6e:	406b      	eors	r3, r5
 8000e70:	b2db      	uxtb	r3, r3
 8000e72:	4063      	eors	r3, r4
 8000e74:	b2dc      	uxtb	r4, r3
 8000e76:	7a7b      	ldrb	r3, [r7, #9]
 8000e78:	4618      	mov	r0, r3
 8000e7a:	f7ff fdb9 	bl	80009f0 <xtime>
 8000e7e:	4603      	mov	r3, r0
 8000e80:	461a      	mov	r2, r3
 8000e82:	7a7b      	ldrb	r3, [r7, #9]
 8000e84:	4053      	eors	r3, r2
 8000e86:	b2dd      	uxtb	r5, r3
 8000e88:	7a7b      	ldrb	r3, [r7, #9]
 8000e8a:	4618      	mov	r0, r3
 8000e8c:	f7ff fdb0 	bl	80009f0 <xtime>
 8000e90:	4603      	mov	r3, r0
 8000e92:	4618      	mov	r0, r3
 8000e94:	f7ff fdac 	bl	80009f0 <xtime>
 8000e98:	4603      	mov	r3, r0
 8000e9a:	4618      	mov	r0, r3
 8000e9c:	f7ff fda8 	bl	80009f0 <xtime>
 8000ea0:	4603      	mov	r3, r0
 8000ea2:	406b      	eors	r3, r5
 8000ea4:	b2db      	uxtb	r3, r3
 8000ea6:	4063      	eors	r3, r4
 8000ea8:	b2dc      	uxtb	r4, r3
 8000eaa:	7a3b      	ldrb	r3, [r7, #8]
 8000eac:	4618      	mov	r0, r3
 8000eae:	f7ff fd9f 	bl	80009f0 <xtime>
 8000eb2:	4603      	mov	r3, r0
 8000eb4:	4618      	mov	r0, r3
 8000eb6:	f7ff fd9b 	bl	80009f0 <xtime>
 8000eba:	4603      	mov	r3, r0
 8000ebc:	461a      	mov	r2, r3
 8000ebe:	7a3b      	ldrb	r3, [r7, #8]
 8000ec0:	4053      	eors	r3, r2
 8000ec2:	b2dd      	uxtb	r5, r3
 8000ec4:	7a3b      	ldrb	r3, [r7, #8]
 8000ec6:	4618      	mov	r0, r3
 8000ec8:	f7ff fd92 	bl	80009f0 <xtime>
 8000ecc:	4603      	mov	r3, r0
 8000ece:	4618      	mov	r0, r3
 8000ed0:	f7ff fd8e 	bl	80009f0 <xtime>
 8000ed4:	4603      	mov	r3, r0
 8000ed6:	4618      	mov	r0, r3
 8000ed8:	f7ff fd8a 	bl	80009f0 <xtime>
 8000edc:	4603      	mov	r3, r0
 8000ede:	406b      	eors	r3, r5
 8000ee0:	b2db      	uxtb	r3, r3
 8000ee2:	4063      	eors	r3, r4
 8000ee4:	b2d9      	uxtb	r1, r3
 8000ee6:	687a      	ldr	r2, [r7, #4]
 8000ee8:	68fb      	ldr	r3, [r7, #12]
 8000eea:	009b      	lsls	r3, r3, #2
 8000eec:	4413      	add	r3, r2
 8000eee:	460a      	mov	r2, r1
 8000ef0:	705a      	strb	r2, [r3, #1]
    (*state)[i][2] = Multiply(a, 0x0d) ^ Multiply(b, 0x09) ^ Multiply(c, 0x0e) ^ Multiply(d, 0x0b);
 8000ef2:	7afb      	ldrb	r3, [r7, #11]
 8000ef4:	4618      	mov	r0, r3
 8000ef6:	f7ff fd7b 	bl	80009f0 <xtime>
 8000efa:	7afb      	ldrb	r3, [r7, #11]
 8000efc:	4618      	mov	r0, r3
 8000efe:	f7ff fd77 	bl	80009f0 <xtime>
 8000f02:	4603      	mov	r3, r0
 8000f04:	4618      	mov	r0, r3
 8000f06:	f7ff fd73 	bl	80009f0 <xtime>
 8000f0a:	4603      	mov	r3, r0
 8000f0c:	4618      	mov	r0, r3
 8000f0e:	f7ff fd6f 	bl	80009f0 <xtime>
 8000f12:	4603      	mov	r3, r0
 8000f14:	4618      	mov	r0, r3
 8000f16:	f7ff fd6b 	bl	80009f0 <xtime>
 8000f1a:	7abb      	ldrb	r3, [r7, #10]
 8000f1c:	4618      	mov	r0, r3
 8000f1e:	f7ff fd67 	bl	80009f0 <xtime>
 8000f22:	7abb      	ldrb	r3, [r7, #10]
 8000f24:	4618      	mov	r0, r3
 8000f26:	f7ff fd63 	bl	80009f0 <xtime>
 8000f2a:	4603      	mov	r3, r0
 8000f2c:	4618      	mov	r0, r3
 8000f2e:	f7ff fd5f 	bl	80009f0 <xtime>
 8000f32:	7abb      	ldrb	r3, [r7, #10]
 8000f34:	4618      	mov	r0, r3
 8000f36:	f7ff fd5b 	bl	80009f0 <xtime>
 8000f3a:	4603      	mov	r3, r0
 8000f3c:	4618      	mov	r0, r3
 8000f3e:	f7ff fd57 	bl	80009f0 <xtime>
 8000f42:	4603      	mov	r3, r0
 8000f44:	4618      	mov	r0, r3
 8000f46:	f7ff fd53 	bl	80009f0 <xtime>
 8000f4a:	4603      	mov	r3, r0
 8000f4c:	4618      	mov	r0, r3
 8000f4e:	f7ff fd4f 	bl	80009f0 <xtime>
 8000f52:	7a7b      	ldrb	r3, [r7, #9]
 8000f54:	4618      	mov	r0, r3
 8000f56:	f7ff fd4b 	bl	80009f0 <xtime>
 8000f5a:	4603      	mov	r3, r0
 8000f5c:	4618      	mov	r0, r3
 8000f5e:	f7ff fd47 	bl	80009f0 <xtime>
 8000f62:	4603      	mov	r3, r0
 8000f64:	4618      	mov	r0, r3
 8000f66:	f7ff fd43 	bl	80009f0 <xtime>
 8000f6a:	4603      	mov	r3, r0
 8000f6c:	4618      	mov	r0, r3
 8000f6e:	f7ff fd3f 	bl	80009f0 <xtime>
 8000f72:	7a3b      	ldrb	r3, [r7, #8]
 8000f74:	4618      	mov	r0, r3
 8000f76:	f7ff fd3b 	bl	80009f0 <xtime>
 8000f7a:	4603      	mov	r3, r0
 8000f7c:	4618      	mov	r0, r3
 8000f7e:	f7ff fd37 	bl	80009f0 <xtime>
 8000f82:	7a3b      	ldrb	r3, [r7, #8]
 8000f84:	4618      	mov	r0, r3
 8000f86:	f7ff fd33 	bl	80009f0 <xtime>
 8000f8a:	4603      	mov	r3, r0
 8000f8c:	4618      	mov	r0, r3
 8000f8e:	f7ff fd2f 	bl	80009f0 <xtime>
 8000f92:	4603      	mov	r3, r0
 8000f94:	4618      	mov	r0, r3
 8000f96:	f7ff fd2b 	bl	80009f0 <xtime>
 8000f9a:	4603      	mov	r3, r0
 8000f9c:	4618      	mov	r0, r3
 8000f9e:	f7ff fd27 	bl	80009f0 <xtime>
 8000fa2:	7afb      	ldrb	r3, [r7, #11]
 8000fa4:	4618      	mov	r0, r3
 8000fa6:	f7ff fd23 	bl	80009f0 <xtime>
 8000faa:	4603      	mov	r3, r0
 8000fac:	4618      	mov	r0, r3
 8000fae:	f7ff fd1f 	bl	80009f0 <xtime>
 8000fb2:	4603      	mov	r3, r0
 8000fb4:	461a      	mov	r2, r3
 8000fb6:	7afb      	ldrb	r3, [r7, #11]
 8000fb8:	4053      	eors	r3, r2
 8000fba:	b2dc      	uxtb	r4, r3
 8000fbc:	7afb      	ldrb	r3, [r7, #11]
 8000fbe:	4618      	mov	r0, r3
 8000fc0:	f7ff fd16 	bl	80009f0 <xtime>
 8000fc4:	4603      	mov	r3, r0
 8000fc6:	4618      	mov	r0, r3
 8000fc8:	f7ff fd12 	bl	80009f0 <xtime>
 8000fcc:	4603      	mov	r3, r0
 8000fce:	4618      	mov	r0, r3
 8000fd0:	f7ff fd0e 	bl	80009f0 <xtime>
 8000fd4:	4603      	mov	r3, r0
 8000fd6:	4063      	eors	r3, r4
 8000fd8:	b2dc      	uxtb	r4, r3
 8000fda:	7abb      	ldrb	r3, [r7, #10]
 8000fdc:	4618      	mov	r0, r3
 8000fde:	f7ff fd07 	bl	80009f0 <xtime>
 8000fe2:	4603      	mov	r3, r0
 8000fe4:	4618      	mov	r0, r3
 8000fe6:	f7ff fd03 	bl	80009f0 <xtime>
 8000fea:	4603      	mov	r3, r0
 8000fec:	4618      	mov	r0, r3
 8000fee:	f7ff fcff 	bl	80009f0 <xtime>
 8000ff2:	4603      	mov	r3, r0
 8000ff4:	461a      	mov	r2, r3
 8000ff6:	7abb      	ldrb	r3, [r7, #10]
 8000ff8:	4053      	eors	r3, r2
 8000ffa:	b2db      	uxtb	r3, r3
 8000ffc:	4063      	eors	r3, r4
 8000ffe:	b2dc      	uxtb	r4, r3
 8001000:	7a7b      	ldrb	r3, [r7, #9]
 8001002:	4618      	mov	r0, r3
 8001004:	f7ff fcf4 	bl	80009f0 <xtime>
 8001008:	4603      	mov	r3, r0
 800100a:	461d      	mov	r5, r3
 800100c:	7a7b      	ldrb	r3, [r7, #9]
 800100e:	4618      	mov	r0, r3
 8001010:	f7ff fcee 	bl	80009f0 <xtime>
 8001014:	4603      	mov	r3, r0
 8001016:	4618      	mov	r0, r3
 8001018:	f7ff fcea 	bl	80009f0 <xtime>
 800101c:	4603      	mov	r3, r0
 800101e:	406b      	eors	r3, r5
 8001020:	b2dd      	uxtb	r5, r3
 8001022:	7a7b      	ldrb	r3, [r7, #9]
 8001024:	4618      	mov	r0, r3
 8001026:	f7ff fce3 	bl	80009f0 <xtime>
 800102a:	4603      	mov	r3, r0
 800102c:	4618      	mov	r0, r3
 800102e:	f7ff fcdf 	bl	80009f0 <xtime>
 8001032:	4603      	mov	r3, r0
 8001034:	4618      	mov	r0, r3
 8001036:	f7ff fcdb 	bl	80009f0 <xtime>
 800103a:	4603      	mov	r3, r0
 800103c:	406b      	eors	r3, r5
 800103e:	b2db      	uxtb	r3, r3
 8001040:	4063      	eors	r3, r4
 8001042:	b2dc      	uxtb	r4, r3
 8001044:	7a3b      	ldrb	r3, [r7, #8]
 8001046:	4618      	mov	r0, r3
 8001048:	f7ff fcd2 	bl	80009f0 <xtime>
 800104c:	4603      	mov	r3, r0
 800104e:	461a      	mov	r2, r3
 8001050:	7a3b      	ldrb	r3, [r7, #8]
 8001052:	4053      	eors	r3, r2
 8001054:	b2dd      	uxtb	r5, r3
 8001056:	7a3b      	ldrb	r3, [r7, #8]
 8001058:	4618      	mov	r0, r3
 800105a:	f7ff fcc9 	bl	80009f0 <xtime>
 800105e:	4603      	mov	r3, r0
 8001060:	4618      	mov	r0, r3
 8001062:	f7ff fcc5 	bl	80009f0 <xtime>
 8001066:	4603      	mov	r3, r0
 8001068:	4618      	mov	r0, r3
 800106a:	f7ff fcc1 	bl	80009f0 <xtime>
 800106e:	4603      	mov	r3, r0
 8001070:	406b      	eors	r3, r5
 8001072:	b2db      	uxtb	r3, r3
 8001074:	4063      	eors	r3, r4
 8001076:	b2d9      	uxtb	r1, r3
 8001078:	687a      	ldr	r2, [r7, #4]
 800107a:	68fb      	ldr	r3, [r7, #12]
 800107c:	009b      	lsls	r3, r3, #2
 800107e:	4413      	add	r3, r2
 8001080:	460a      	mov	r2, r1
 8001082:	709a      	strb	r2, [r3, #2]
    (*state)[i][3] = Multiply(a, 0x0b) ^ Multiply(b, 0x0d) ^ Multiply(c, 0x09) ^ Multiply(d, 0x0e);
 8001084:	7afb      	ldrb	r3, [r7, #11]
 8001086:	4618      	mov	r0, r3
 8001088:	f7ff fcb2 	bl	80009f0 <xtime>
 800108c:	4603      	mov	r3, r0
 800108e:	4618      	mov	r0, r3
 8001090:	f7ff fcae 	bl	80009f0 <xtime>
 8001094:	7afb      	ldrb	r3, [r7, #11]
 8001096:	4618      	mov	r0, r3
 8001098:	f7ff fcaa 	bl	80009f0 <xtime>
 800109c:	4603      	mov	r3, r0
 800109e:	4618      	mov	r0, r3
 80010a0:	f7ff fca6 	bl	80009f0 <xtime>
 80010a4:	4603      	mov	r3, r0
 80010a6:	4618      	mov	r0, r3
 80010a8:	f7ff fca2 	bl	80009f0 <xtime>
 80010ac:	4603      	mov	r3, r0
 80010ae:	4618      	mov	r0, r3
 80010b0:	f7ff fc9e 	bl	80009f0 <xtime>
 80010b4:	7abb      	ldrb	r3, [r7, #10]
 80010b6:	4618      	mov	r0, r3
 80010b8:	f7ff fc9a 	bl	80009f0 <xtime>
 80010bc:	7abb      	ldrb	r3, [r7, #10]
 80010be:	4618      	mov	r0, r3
 80010c0:	f7ff fc96 	bl	80009f0 <xtime>
 80010c4:	4603      	mov	r3, r0
 80010c6:	4618      	mov	r0, r3
 80010c8:	f7ff fc92 	bl	80009f0 <xtime>
 80010cc:	4603      	mov	r3, r0
 80010ce:	4618      	mov	r0, r3
 80010d0:	f7ff fc8e 	bl	80009f0 <xtime>
 80010d4:	4603      	mov	r3, r0
 80010d6:	4618      	mov	r0, r3
 80010d8:	f7ff fc8a 	bl	80009f0 <xtime>
 80010dc:	7a7b      	ldrb	r3, [r7, #9]
 80010de:	4618      	mov	r0, r3
 80010e0:	f7ff fc86 	bl	80009f0 <xtime>
 80010e4:	7a7b      	ldrb	r3, [r7, #9]
 80010e6:	4618      	mov	r0, r3
 80010e8:	f7ff fc82 	bl	80009f0 <xtime>
 80010ec:	4603      	mov	r3, r0
 80010ee:	4618      	mov	r0, r3
 80010f0:	f7ff fc7e 	bl	80009f0 <xtime>
 80010f4:	7a7b      	ldrb	r3, [r7, #9]
 80010f6:	4618      	mov	r0, r3
 80010f8:	f7ff fc7a 	bl	80009f0 <xtime>
 80010fc:	4603      	mov	r3, r0
 80010fe:	4618      	mov	r0, r3
 8001100:	f7ff fc76 	bl	80009f0 <xtime>
 8001104:	4603      	mov	r3, r0
 8001106:	4618      	mov	r0, r3
 8001108:	f7ff fc72 	bl	80009f0 <xtime>
 800110c:	4603      	mov	r3, r0
 800110e:	4618      	mov	r0, r3
 8001110:	f7ff fc6e 	bl	80009f0 <xtime>
 8001114:	7a3b      	ldrb	r3, [r7, #8]
 8001116:	4618      	mov	r0, r3
 8001118:	f7ff fc6a 	bl	80009f0 <xtime>
 800111c:	4603      	mov	r3, r0
 800111e:	4618      	mov	r0, r3
 8001120:	f7ff fc66 	bl	80009f0 <xtime>
 8001124:	4603      	mov	r3, r0
 8001126:	4618      	mov	r0, r3
 8001128:	f7ff fc62 	bl	80009f0 <xtime>
 800112c:	4603      	mov	r3, r0
 800112e:	4618      	mov	r0, r3
 8001130:	f7ff fc5e 	bl	80009f0 <xtime>
 8001134:	7afb      	ldrb	r3, [r7, #11]
 8001136:	4618      	mov	r0, r3
 8001138:	f7ff fc5a 	bl	80009f0 <xtime>
 800113c:	4603      	mov	r3, r0
 800113e:	461a      	mov	r2, r3
 8001140:	7afb      	ldrb	r3, [r7, #11]
 8001142:	4053      	eors	r3, r2
 8001144:	b2dc      	uxtb	r4, r3
 8001146:	7afb      	ldrb	r3, [r7, #11]
 8001148:	4618      	mov	r0, r3
 800114a:	f7ff fc51 	bl	80009f0 <xtime>
 800114e:	4603      	mov	r3, r0
 8001150:	4618      	mov	r0, r3
 8001152:	f7ff fc4d 	bl	80009f0 <xtime>
 8001156:	4603      	mov	r3, r0
 8001158:	4618      	mov	r0, r3
 800115a:	f7ff fc49 	bl	80009f0 <xtime>
 800115e:	4603      	mov	r3, r0
 8001160:	4063      	eors	r3, r4
 8001162:	b2dc      	uxtb	r4, r3
 8001164:	7abb      	ldrb	r3, [r7, #10]
 8001166:	4618      	mov	r0, r3
 8001168:	f7ff fc42 	bl	80009f0 <xtime>
 800116c:	4603      	mov	r3, r0
 800116e:	4618      	mov	r0, r3
 8001170:	f7ff fc3e 	bl	80009f0 <xtime>
 8001174:	4603      	mov	r3, r0
 8001176:	461a      	mov	r2, r3
 8001178:	7abb      	ldrb	r3, [r7, #10]
 800117a:	4053      	eors	r3, r2
 800117c:	b2dd      	uxtb	r5, r3
 800117e:	7abb      	ldrb	r3, [r7, #10]
 8001180:	4618      	mov	r0, r3
 8001182:	f7ff fc35 	bl	80009f0 <xtime>
 8001186:	4603      	mov	r3, r0
 8001188:	4618      	mov	r0, r3
 800118a:	f7ff fc31 	bl	80009f0 <xtime>
 800118e:	4603      	mov	r3, r0
 8001190:	4618      	mov	r0, r3
 8001192:	f7ff fc2d 	bl	80009f0 <xtime>
 8001196:	4603      	mov	r3, r0
 8001198:	406b      	eors	r3, r5
 800119a:	b2db      	uxtb	r3, r3
 800119c:	4063      	eors	r3, r4
 800119e:	b2dc      	uxtb	r4, r3
 80011a0:	7a7b      	ldrb	r3, [r7, #9]
 80011a2:	4618      	mov	r0, r3
 80011a4:	f7ff fc24 	bl	80009f0 <xtime>
 80011a8:	4603      	mov	r3, r0
 80011aa:	4618      	mov	r0, r3
 80011ac:	f7ff fc20 	bl	80009f0 <xtime>
 80011b0:	4603      	mov	r3, r0
 80011b2:	4618      	mov	r0, r3
 80011b4:	f7ff fc1c 	bl	80009f0 <xtime>
 80011b8:	4603      	mov	r3, r0
 80011ba:	461a      	mov	r2, r3
 80011bc:	7a7b      	ldrb	r3, [r7, #9]
 80011be:	4053      	eors	r3, r2
 80011c0:	b2db      	uxtb	r3, r3
 80011c2:	4063      	eors	r3, r4
 80011c4:	b2dc      	uxtb	r4, r3
 80011c6:	7a3b      	ldrb	r3, [r7, #8]
 80011c8:	4618      	mov	r0, r3
 80011ca:	f7ff fc11 	bl	80009f0 <xtime>
 80011ce:	4603      	mov	r3, r0
 80011d0:	461d      	mov	r5, r3
 80011d2:	7a3b      	ldrb	r3, [r7, #8]
 80011d4:	4618      	mov	r0, r3
 80011d6:	f7ff fc0b 	bl	80009f0 <xtime>
 80011da:	4603      	mov	r3, r0
 80011dc:	4618      	mov	r0, r3
 80011de:	f7ff fc07 	bl	80009f0 <xtime>
 80011e2:	4603      	mov	r3, r0
 80011e4:	406b      	eors	r3, r5
 80011e6:	b2dd      	uxtb	r5, r3
 80011e8:	7a3b      	ldrb	r3, [r7, #8]
 80011ea:	4618      	mov	r0, r3
 80011ec:	f7ff fc00 	bl	80009f0 <xtime>
 80011f0:	4603      	mov	r3, r0
 80011f2:	4618      	mov	r0, r3
 80011f4:	f7ff fbfc 	bl	80009f0 <xtime>
 80011f8:	4603      	mov	r3, r0
 80011fa:	4618      	mov	r0, r3
 80011fc:	f7ff fbf8 	bl	80009f0 <xtime>
 8001200:	4603      	mov	r3, r0
 8001202:	406b      	eors	r3, r5
 8001204:	b2db      	uxtb	r3, r3
 8001206:	4063      	eors	r3, r4
 8001208:	b2d9      	uxtb	r1, r3
 800120a:	687a      	ldr	r2, [r7, #4]
 800120c:	68fb      	ldr	r3, [r7, #12]
 800120e:	009b      	lsls	r3, r3, #2
 8001210:	4413      	add	r3, r2
 8001212:	460a      	mov	r2, r1
 8001214:	70da      	strb	r2, [r3, #3]
  for (i = 0; i < 4; ++i)
 8001216:	68fb      	ldr	r3, [r7, #12]
 8001218:	3301      	adds	r3, #1
 800121a:	60fb      	str	r3, [r7, #12]
 800121c:	68fb      	ldr	r3, [r7, #12]
 800121e:	2b03      	cmp	r3, #3
 8001220:	f77f acc0 	ble.w	8000ba4 <InvMixColumns+0xe>
  }
}
 8001224:	bf00      	nop
 8001226:	bf00      	nop
 8001228:	3710      	adds	r7, #16
 800122a:	46bd      	mov	sp, r7
 800122c:	bdb0      	pop	{r4, r5, r7, pc}
	...

08001230 <InvSubBytes>:


// The SubBytes Function Substitutes the values in the
// state matrix with values in an S-box.
static void InvSubBytes(state_t* state)
{
 8001230:	b480      	push	{r7}
 8001232:	b085      	sub	sp, #20
 8001234:	af00      	add	r7, sp, #0
 8001236:	6078      	str	r0, [r7, #4]
  uint8_t i, j;
  for (i = 0; i < 4; ++i)
 8001238:	2300      	movs	r3, #0
 800123a:	73fb      	strb	r3, [r7, #15]
 800123c:	e01d      	b.n	800127a <InvSubBytes+0x4a>
  {
    for (j = 0; j < 4; ++j)
 800123e:	2300      	movs	r3, #0
 8001240:	73bb      	strb	r3, [r7, #14]
 8001242:	e014      	b.n	800126e <InvSubBytes+0x3e>
    {
      (*state)[j][i] = getSBoxInvert((*state)[j][i]);
 8001244:	7bba      	ldrb	r2, [r7, #14]
 8001246:	7bfb      	ldrb	r3, [r7, #15]
 8001248:	6879      	ldr	r1, [r7, #4]
 800124a:	0092      	lsls	r2, r2, #2
 800124c:	440a      	add	r2, r1
 800124e:	4413      	add	r3, r2
 8001250:	781b      	ldrb	r3, [r3, #0]
 8001252:	4618      	mov	r0, r3
 8001254:	7bba      	ldrb	r2, [r7, #14]
 8001256:	7bfb      	ldrb	r3, [r7, #15]
 8001258:	490d      	ldr	r1, [pc, #52]	; (8001290 <InvSubBytes+0x60>)
 800125a:	5c08      	ldrb	r0, [r1, r0]
 800125c:	6879      	ldr	r1, [r7, #4]
 800125e:	0092      	lsls	r2, r2, #2
 8001260:	440a      	add	r2, r1
 8001262:	4413      	add	r3, r2
 8001264:	4602      	mov	r2, r0
 8001266:	701a      	strb	r2, [r3, #0]
    for (j = 0; j < 4; ++j)
 8001268:	7bbb      	ldrb	r3, [r7, #14]
 800126a:	3301      	adds	r3, #1
 800126c:	73bb      	strb	r3, [r7, #14]
 800126e:	7bbb      	ldrb	r3, [r7, #14]
 8001270:	2b03      	cmp	r3, #3
 8001272:	d9e7      	bls.n	8001244 <InvSubBytes+0x14>
  for (i = 0; i < 4; ++i)
 8001274:	7bfb      	ldrb	r3, [r7, #15]
 8001276:	3301      	adds	r3, #1
 8001278:	73fb      	strb	r3, [r7, #15]
 800127a:	7bfb      	ldrb	r3, [r7, #15]
 800127c:	2b03      	cmp	r3, #3
 800127e:	d9de      	bls.n	800123e <InvSubBytes+0xe>
    }
  }
}
 8001280:	bf00      	nop
 8001282:	bf00      	nop
 8001284:	3714      	adds	r7, #20
 8001286:	46bd      	mov	sp, r7
 8001288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800128c:	4770      	bx	lr
 800128e:	bf00      	nop
 8001290:	080092e0 	.word	0x080092e0

08001294 <InvShiftRows>:

static void InvShiftRows(state_t* state)
{
 8001294:	b480      	push	{r7}
 8001296:	b085      	sub	sp, #20
 8001298:	af00      	add	r7, sp, #0
 800129a:	6078      	str	r0, [r7, #4]
  uint8_t temp;

  // Rotate first row 1 columns to right  
  temp = (*state)[3][1];
 800129c:	687b      	ldr	r3, [r7, #4]
 800129e:	7b5b      	ldrb	r3, [r3, #13]
 80012a0:	73fb      	strb	r3, [r7, #15]
  (*state)[3][1] = (*state)[2][1];
 80012a2:	687b      	ldr	r3, [r7, #4]
 80012a4:	7a5a      	ldrb	r2, [r3, #9]
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	735a      	strb	r2, [r3, #13]
  (*state)[2][1] = (*state)[1][1];
 80012aa:	687b      	ldr	r3, [r7, #4]
 80012ac:	795a      	ldrb	r2, [r3, #5]
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	725a      	strb	r2, [r3, #9]
  (*state)[1][1] = (*state)[0][1];
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	785a      	ldrb	r2, [r3, #1]
 80012b6:	687b      	ldr	r3, [r7, #4]
 80012b8:	715a      	strb	r2, [r3, #5]
  (*state)[0][1] = temp;
 80012ba:	687b      	ldr	r3, [r7, #4]
 80012bc:	7bfa      	ldrb	r2, [r7, #15]
 80012be:	705a      	strb	r2, [r3, #1]

  // Rotate second row 2 columns to right 
  temp = (*state)[0][2];
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	789b      	ldrb	r3, [r3, #2]
 80012c4:	73fb      	strb	r3, [r7, #15]
  (*state)[0][2] = (*state)[2][2];
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	7a9a      	ldrb	r2, [r3, #10]
 80012ca:	687b      	ldr	r3, [r7, #4]
 80012cc:	709a      	strb	r2, [r3, #2]
  (*state)[2][2] = temp;
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	7bfa      	ldrb	r2, [r7, #15]
 80012d2:	729a      	strb	r2, [r3, #10]

  temp = (*state)[1][2];
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	799b      	ldrb	r3, [r3, #6]
 80012d8:	73fb      	strb	r3, [r7, #15]
  (*state)[1][2] = (*state)[3][2];
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	7b9a      	ldrb	r2, [r3, #14]
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	719a      	strb	r2, [r3, #6]
  (*state)[3][2] = temp;
 80012e2:	687b      	ldr	r3, [r7, #4]
 80012e4:	7bfa      	ldrb	r2, [r7, #15]
 80012e6:	739a      	strb	r2, [r3, #14]

  // Rotate third row 3 columns to right
  temp = (*state)[0][3];
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	78db      	ldrb	r3, [r3, #3]
 80012ec:	73fb      	strb	r3, [r7, #15]
  (*state)[0][3] = (*state)[1][3];
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	79da      	ldrb	r2, [r3, #7]
 80012f2:	687b      	ldr	r3, [r7, #4]
 80012f4:	70da      	strb	r2, [r3, #3]
  (*state)[1][3] = (*state)[2][3];
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	7ada      	ldrb	r2, [r3, #11]
 80012fa:	687b      	ldr	r3, [r7, #4]
 80012fc:	71da      	strb	r2, [r3, #7]
  (*state)[2][3] = (*state)[3][3];
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	7bda      	ldrb	r2, [r3, #15]
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	72da      	strb	r2, [r3, #11]
  (*state)[3][3] = temp;
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	7bfa      	ldrb	r2, [r7, #15]
 800130a:	73da      	strb	r2, [r3, #15]
}
 800130c:	bf00      	nop
 800130e:	3714      	adds	r7, #20
 8001310:	46bd      	mov	sp, r7
 8001312:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001316:	4770      	bx	lr

08001318 <Cipher>:
#endif // #if (defined(CBC) && CBC == 1) || (defined(ECB) && ECB == 1)

// Cipher is the main function that encrypts the PlainText.
static void Cipher(state_t* state, const uint8_t* RoundKey)
{
 8001318:	b580      	push	{r7, lr}
 800131a:	b084      	sub	sp, #16
 800131c:	af00      	add	r7, sp, #0
 800131e:	6078      	str	r0, [r7, #4]
 8001320:	6039      	str	r1, [r7, #0]
  uint8_t round = 0;
 8001322:	2300      	movs	r3, #0
 8001324:	73fb      	strb	r3, [r7, #15]

  // Add the First round key to the state before starting the rounds.
  AddRoundKey(0, state, RoundKey);
 8001326:	683a      	ldr	r2, [r7, #0]
 8001328:	6879      	ldr	r1, [r7, #4]
 800132a:	2000      	movs	r0, #0
 800132c:	f7ff fab0 	bl	8000890 <AddRoundKey>

  // There will be Nr rounds.
  // The first Nr-1 rounds are identical.
  // These Nr rounds are executed in the loop below.
  // Last one without MixColumns()
  for (round = 1; ; ++round)
 8001330:	2301      	movs	r3, #1
 8001332:	73fb      	strb	r3, [r7, #15]
  {
    SubBytes(state);
 8001334:	6878      	ldr	r0, [r7, #4]
 8001336:	f7ff fae7 	bl	8000908 <SubBytes>
    ShiftRows(state);
 800133a:	6878      	ldr	r0, [r7, #4]
 800133c:	f7ff fb16 	bl	800096c <ShiftRows>
    if (round == Nr) {
 8001340:	7bfb      	ldrb	r3, [r7, #15]
 8001342:	2b0a      	cmp	r3, #10
 8001344:	d00c      	beq.n	8001360 <Cipher+0x48>
      break;
    }
    MixColumns(state);
 8001346:	6878      	ldr	r0, [r7, #4]
 8001348:	f7ff fb70 	bl	8000a2c <MixColumns>
    AddRoundKey(round, state, RoundKey);
 800134c:	7bfb      	ldrb	r3, [r7, #15]
 800134e:	683a      	ldr	r2, [r7, #0]
 8001350:	6879      	ldr	r1, [r7, #4]
 8001352:	4618      	mov	r0, r3
 8001354:	f7ff fa9c 	bl	8000890 <AddRoundKey>
  for (round = 1; ; ++round)
 8001358:	7bfb      	ldrb	r3, [r7, #15]
 800135a:	3301      	adds	r3, #1
 800135c:	73fb      	strb	r3, [r7, #15]
    SubBytes(state);
 800135e:	e7e9      	b.n	8001334 <Cipher+0x1c>
      break;
 8001360:	bf00      	nop
  }
  // Add round key to last round
  AddRoundKey(Nr, state, RoundKey);
 8001362:	683a      	ldr	r2, [r7, #0]
 8001364:	6879      	ldr	r1, [r7, #4]
 8001366:	200a      	movs	r0, #10
 8001368:	f7ff fa92 	bl	8000890 <AddRoundKey>
}
 800136c:	bf00      	nop
 800136e:	3710      	adds	r7, #16
 8001370:	46bd      	mov	sp, r7
 8001372:	bd80      	pop	{r7, pc}

08001374 <InvCipher>:

#if (defined(CBC) && CBC == 1) || (defined(ECB) && ECB == 1)
static void InvCipher(state_t* state, const uint8_t* RoundKey)
{
 8001374:	b580      	push	{r7, lr}
 8001376:	b084      	sub	sp, #16
 8001378:	af00      	add	r7, sp, #0
 800137a:	6078      	str	r0, [r7, #4]
 800137c:	6039      	str	r1, [r7, #0]
  uint8_t round = 0;
 800137e:	2300      	movs	r3, #0
 8001380:	73fb      	strb	r3, [r7, #15]

  // Add the First round key to the state before starting the rounds.
  AddRoundKey(Nr, state, RoundKey);
 8001382:	683a      	ldr	r2, [r7, #0]
 8001384:	6879      	ldr	r1, [r7, #4]
 8001386:	200a      	movs	r0, #10
 8001388:	f7ff fa82 	bl	8000890 <AddRoundKey>

  // There will be Nr rounds.
  // The first Nr-1 rounds are identical.
  // These Nr rounds are executed in the loop below.
  // Last one without InvMixColumn()
  for (round = (Nr - 1); ; --round)
 800138c:	2309      	movs	r3, #9
 800138e:	73fb      	strb	r3, [r7, #15]
  {
    InvShiftRows(state);
 8001390:	6878      	ldr	r0, [r7, #4]
 8001392:	f7ff ff7f 	bl	8001294 <InvShiftRows>
    InvSubBytes(state);
 8001396:	6878      	ldr	r0, [r7, #4]
 8001398:	f7ff ff4a 	bl	8001230 <InvSubBytes>
    AddRoundKey(round, state, RoundKey);
 800139c:	7bfb      	ldrb	r3, [r7, #15]
 800139e:	683a      	ldr	r2, [r7, #0]
 80013a0:	6879      	ldr	r1, [r7, #4]
 80013a2:	4618      	mov	r0, r3
 80013a4:	f7ff fa74 	bl	8000890 <AddRoundKey>
    if (round == 0) {
 80013a8:	7bfb      	ldrb	r3, [r7, #15]
 80013aa:	2b00      	cmp	r3, #0
 80013ac:	d006      	beq.n	80013bc <InvCipher+0x48>
      break;
    }
    InvMixColumns(state);
 80013ae:	6878      	ldr	r0, [r7, #4]
 80013b0:	f7ff fbf1 	bl	8000b96 <InvMixColumns>
  for (round = (Nr - 1); ; --round)
 80013b4:	7bfb      	ldrb	r3, [r7, #15]
 80013b6:	3b01      	subs	r3, #1
 80013b8:	73fb      	strb	r3, [r7, #15]
    InvShiftRows(state);
 80013ba:	e7e9      	b.n	8001390 <InvCipher+0x1c>
      break;
 80013bc:	bf00      	nop
  }

}
 80013be:	bf00      	nop
 80013c0:	3710      	adds	r7, #16
 80013c2:	46bd      	mov	sp, r7
 80013c4:	bd80      	pop	{r7, pc}

080013c6 <AES_ECB_encrypt>:
/*****************************************************************************/
#if defined(ECB) && (ECB == 1)


void AES_ECB_encrypt(const struct AES_ctx* ctx, uint8_t* buf)
{
 80013c6:	b580      	push	{r7, lr}
 80013c8:	b082      	sub	sp, #8
 80013ca:	af00      	add	r7, sp, #0
 80013cc:	6078      	str	r0, [r7, #4]
 80013ce:	6039      	str	r1, [r7, #0]
  // The next function call encrypts the PlainText with the Key using AES algorithm.
  Cipher((state_t*)buf, ctx->RoundKey);
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	4619      	mov	r1, r3
 80013d4:	6838      	ldr	r0, [r7, #0]
 80013d6:	f7ff ff9f 	bl	8001318 <Cipher>
}
 80013da:	bf00      	nop
 80013dc:	3708      	adds	r7, #8
 80013de:	46bd      	mov	sp, r7
 80013e0:	bd80      	pop	{r7, pc}

080013e2 <AES_ECB_decrypt>:

void AES_ECB_decrypt(const struct AES_ctx* ctx, uint8_t* buf)
{
 80013e2:	b580      	push	{r7, lr}
 80013e4:	b082      	sub	sp, #8
 80013e6:	af00      	add	r7, sp, #0
 80013e8:	6078      	str	r0, [r7, #4]
 80013ea:	6039      	str	r1, [r7, #0]
  // The next function call decrypts the PlainText with the Key using AES algorithm.
  InvCipher((state_t*)buf, ctx->RoundKey);
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	4619      	mov	r1, r3
 80013f0:	6838      	ldr	r0, [r7, #0]
 80013f2:	f7ff ffbf 	bl	8001374 <InvCipher>
}
 80013f6:	bf00      	nop
 80013f8:	3708      	adds	r7, #8
 80013fa:	46bd      	mov	sp, r7
 80013fc:	bd80      	pop	{r7, pc}
	...

08001400 <AES_setup>:
    0
};



void AES_setup(enum AES_data_type data_type) {
 8001400:	b580      	push	{r7, lr}
 8001402:	b082      	sub	sp, #8
 8001404:	af00      	add	r7, sp, #0
 8001406:	4603      	mov	r3, r0
 8001408:	71fb      	strb	r3, [r7, #7]
  switch(data_type) {
 800140a:	79fb      	ldrb	r3, [r7, #7]
 800140c:	2b02      	cmp	r3, #2
 800140e:	d056      	beq.n	80014be <AES_setup+0xbe>
 8001410:	2b02      	cmp	r3, #2
 8001412:	f300 8084 	bgt.w	800151e <AES_setup+0x11e>
 8001416:	2b00      	cmp	r3, #0
 8001418:	d002      	beq.n	8001420 <AES_setup+0x20>
 800141a:	2b01      	cmp	r3, #1
 800141c:	d01f      	beq.n	800145e <AES_setup+0x5e>
      aes_op_context.encrypt_configured = 0; // for continuous op detection
      send_ok();
    }
    break;
  }
}
 800141e:	e07e      	b.n	800151e <AES_setup+0x11e>
    if (strlen(cmds[2]) != 32) {
 8001420:	4b41      	ldr	r3, [pc, #260]	; (8001528 <AES_setup+0x128>)
 8001422:	689b      	ldr	r3, [r3, #8]
 8001424:	4618      	mov	r0, r3
 8001426:	f7fe fedb 	bl	80001e0 <strlen>
 800142a:	4603      	mov	r3, r0
 800142c:	2b20      	cmp	r3, #32
 800142e:	d004      	beq.n	800143a <AES_setup+0x3a>
      send_answer("Error: wrong key size\r\n", 23);
 8001430:	2117      	movs	r1, #23
 8001432:	483e      	ldr	r0, [pc, #248]	; (800152c <AES_setup+0x12c>)
 8001434:	f000 fce0 	bl	8001df8 <send_answer>
    break;
 8001438:	e071      	b.n	800151e <AES_setup+0x11e>
      hex2bytes((const uint8_t *) cmds[2], 32, aes_op_context.key, 16);
 800143a:	4b3b      	ldr	r3, [pc, #236]	; (8001528 <AES_setup+0x128>)
 800143c:	6898      	ldr	r0, [r3, #8]
 800143e:	2310      	movs	r3, #16
 8001440:	4a3b      	ldr	r2, [pc, #236]	; (8001530 <AES_setup+0x130>)
 8001442:	2120      	movs	r1, #32
 8001444:	f001 f974 	bl	8002730 <hex2bytes>
      AES_init_ctx(&(aes_op_context.aes_ctx_struct), aes_op_context.key);
 8001448:	4939      	ldr	r1, [pc, #228]	; (8001530 <AES_setup+0x130>)
 800144a:	483a      	ldr	r0, [pc, #232]	; (8001534 <AES_setup+0x134>)
 800144c:	f7ff fa12 	bl	8000874 <AES_init_ctx>
      aes_op_context.key_configured = 1;
 8001450:	4b38      	ldr	r3, [pc, #224]	; (8001534 <AES_setup+0x134>)
 8001452:	2201      	movs	r2, #1
 8001454:	f883 20c0 	strb.w	r2, [r3, #192]	; 0xc0
      send_ok();
 8001458:	f000 fd18 	bl	8001e8c <send_ok>
    break;
 800145c:	e05f      	b.n	800151e <AES_setup+0x11e>
    if (cmd_is(3, "trig", 4)) {
 800145e:	2204      	movs	r2, #4
 8001460:	4935      	ldr	r1, [pc, #212]	; (8001538 <AES_setup+0x138>)
 8001462:	2003      	movs	r0, #3
 8001464:	f000 fc06 	bl	8001c74 <cmd_is>
 8001468:	4603      	mov	r3, r0
 800146a:	2b00      	cmp	r3, #0
 800146c:	d004      	beq.n	8001478 <AES_setup+0x78>
      aes_op_context.do_trig = 1;
 800146e:	4b31      	ldr	r3, [pc, #196]	; (8001534 <AES_setup+0x134>)
 8001470:	2201      	movs	r2, #1
 8001472:	f883 20f4 	strb.w	r2, [r3, #244]	; 0xf4
 8001476:	e003      	b.n	8001480 <AES_setup+0x80>
      aes_op_context.do_trig = 0;
 8001478:	4b2e      	ldr	r3, [pc, #184]	; (8001534 <AES_setup+0x134>)
 800147a:	2200      	movs	r2, #0
 800147c:	f883 20f4 	strb.w	r2, [r3, #244]	; 0xf4
    if (strlen(cmds[2]) != 32) {
 8001480:	4b29      	ldr	r3, [pc, #164]	; (8001528 <AES_setup+0x128>)
 8001482:	689b      	ldr	r3, [r3, #8]
 8001484:	4618      	mov	r0, r3
 8001486:	f7fe feab 	bl	80001e0 <strlen>
 800148a:	4603      	mov	r3, r0
 800148c:	2b20      	cmp	r3, #32
 800148e:	d004      	beq.n	800149a <AES_setup+0x9a>
      send_answer("Error: wrong plaintext size\r\n", 29);
 8001490:	211d      	movs	r1, #29
 8001492:	482a      	ldr	r0, [pc, #168]	; (800153c <AES_setup+0x13c>)
 8001494:	f000 fcb0 	bl	8001df8 <send_answer>
    break;
 8001498:	e041      	b.n	800151e <AES_setup+0x11e>
      hex2bytes((const uint8_t *) cmds[2], 32, aes_op_context.plain, 16);
 800149a:	4b23      	ldr	r3, [pc, #140]	; (8001528 <AES_setup+0x128>)
 800149c:	6898      	ldr	r0, [r3, #8]
 800149e:	2310      	movs	r3, #16
 80014a0:	4a27      	ldr	r2, [pc, #156]	; (8001540 <AES_setup+0x140>)
 80014a2:	2120      	movs	r1, #32
 80014a4:	f001 f944 	bl	8002730 <hex2bytes>
      aes_op_context.encrypt_configured = 1;
 80014a8:	4b22      	ldr	r3, [pc, #136]	; (8001534 <AES_setup+0x134>)
 80014aa:	2201      	movs	r2, #1
 80014ac:	f883 20c1 	strb.w	r2, [r3, #193]	; 0xc1
      aes_op_context.decrypt_configured = 0; // for continuous op detection
 80014b0:	4b20      	ldr	r3, [pc, #128]	; (8001534 <AES_setup+0x134>)
 80014b2:	2200      	movs	r2, #0
 80014b4:	f883 20c2 	strb.w	r2, [r3, #194]	; 0xc2
      send_ok();
 80014b8:	f000 fce8 	bl	8001e8c <send_ok>
    break;
 80014bc:	e02f      	b.n	800151e <AES_setup+0x11e>
    if (cmd_is(3, "trig", 4)) {
 80014be:	2204      	movs	r2, #4
 80014c0:	491d      	ldr	r1, [pc, #116]	; (8001538 <AES_setup+0x138>)
 80014c2:	2003      	movs	r0, #3
 80014c4:	f000 fbd6 	bl	8001c74 <cmd_is>
 80014c8:	4603      	mov	r3, r0
 80014ca:	2b00      	cmp	r3, #0
 80014cc:	d004      	beq.n	80014d8 <AES_setup+0xd8>
      aes_op_context.do_trig = 1;
 80014ce:	4b19      	ldr	r3, [pc, #100]	; (8001534 <AES_setup+0x134>)
 80014d0:	2201      	movs	r2, #1
 80014d2:	f883 20f4 	strb.w	r2, [r3, #244]	; 0xf4
 80014d6:	e003      	b.n	80014e0 <AES_setup+0xe0>
      aes_op_context.do_trig = 0;
 80014d8:	4b16      	ldr	r3, [pc, #88]	; (8001534 <AES_setup+0x134>)
 80014da:	2200      	movs	r2, #0
 80014dc:	f883 20f4 	strb.w	r2, [r3, #244]	; 0xf4
    if (strlen(cmds[2]) != 32) {
 80014e0:	4b11      	ldr	r3, [pc, #68]	; (8001528 <AES_setup+0x128>)
 80014e2:	689b      	ldr	r3, [r3, #8]
 80014e4:	4618      	mov	r0, r3
 80014e6:	f7fe fe7b 	bl	80001e0 <strlen>
 80014ea:	4603      	mov	r3, r0
 80014ec:	2b20      	cmp	r3, #32
 80014ee:	d004      	beq.n	80014fa <AES_setup+0xfa>
      send_answer("Error: wrong ciphertext size\r\n", 30);
 80014f0:	211e      	movs	r1, #30
 80014f2:	4814      	ldr	r0, [pc, #80]	; (8001544 <AES_setup+0x144>)
 80014f4:	f000 fc80 	bl	8001df8 <send_answer>
    break;
 80014f8:	e010      	b.n	800151c <AES_setup+0x11c>
      hex2bytes((const uint8_t *) cmds[2], 32, aes_op_context.cipher, 16);
 80014fa:	4b0b      	ldr	r3, [pc, #44]	; (8001528 <AES_setup+0x128>)
 80014fc:	6898      	ldr	r0, [r3, #8]
 80014fe:	2310      	movs	r3, #16
 8001500:	4a11      	ldr	r2, [pc, #68]	; (8001548 <AES_setup+0x148>)
 8001502:	2120      	movs	r1, #32
 8001504:	f001 f914 	bl	8002730 <hex2bytes>
      aes_op_context.decrypt_configured = 1;
 8001508:	4b0a      	ldr	r3, [pc, #40]	; (8001534 <AES_setup+0x134>)
 800150a:	2201      	movs	r2, #1
 800150c:	f883 20c2 	strb.w	r2, [r3, #194]	; 0xc2
      aes_op_context.encrypt_configured = 0; // for continuous op detection
 8001510:	4b08      	ldr	r3, [pc, #32]	; (8001534 <AES_setup+0x134>)
 8001512:	2200      	movs	r2, #0
 8001514:	f883 20c1 	strb.w	r2, [r3, #193]	; 0xc1
      send_ok();
 8001518:	f000 fcb8 	bl	8001e8c <send_ok>
    break;
 800151c:	bf00      	nop
}
 800151e:	bf00      	nop
 8001520:	3708      	adds	r7, #8
 8001522:	46bd      	mov	sp, r7
 8001524:	bd80      	pop	{r7, pc}
 8001526:	bf00      	nop
 8001528:	20000208 	.word	0x20000208
 800152c:	08008f44 	.word	0x08008f44
 8001530:	200000c3 	.word	0x200000c3
 8001534:	20000000 	.word	0x20000000
 8001538:	08008f5c 	.word	0x08008f5c
 800153c:	08008f64 	.word	0x08008f64
 8001540:	200000d3 	.word	0x200000d3
 8001544:	08008f84 	.word	0x08008f84
 8001548:	200000e3 	.word	0x200000e3

0800154c <AES_continuous_start>:

uint8_t AES_continuous_start(void) {
 800154c:	b580      	push	{r7, lr}
 800154e:	af00      	add	r7, sp, #0
  // configure context structure
  if (cmd_is(2, "trig", 4)) {
 8001550:	2204      	movs	r2, #4
 8001552:	4931      	ldr	r1, [pc, #196]	; (8001618 <AES_continuous_start+0xcc>)
 8001554:	2002      	movs	r0, #2
 8001556:	f000 fb8d 	bl	8001c74 <cmd_is>
 800155a:	4603      	mov	r3, r0
 800155c:	2b00      	cmp	r3, #0
 800155e:	d004      	beq.n	800156a <AES_continuous_start+0x1e>
    aes_op_context.do_trig = 1;
 8001560:	4b2e      	ldr	r3, [pc, #184]	; (800161c <AES_continuous_start+0xd0>)
 8001562:	2201      	movs	r2, #1
 8001564:	f883 20f4 	strb.w	r2, [r3, #244]	; 0xf4
 8001568:	e003      	b.n	8001572 <AES_continuous_start+0x26>
  }
  else {
    aes_op_context.do_trig = 0;
 800156a:	4b2c      	ldr	r3, [pc, #176]	; (800161c <AES_continuous_start+0xd0>)
 800156c:	2200      	movs	r2, #0
 800156e:	f883 20f4 	strb.w	r2, [r3, #244]	; 0xf4
  }

  if (aes_op_context.key_configured) {
 8001572:	4b2a      	ldr	r3, [pc, #168]	; (800161c <AES_continuous_start+0xd0>)
 8001574:	f893 30c0 	ldrb.w	r3, [r3, #192]	; 0xc0
 8001578:	2b00      	cmp	r3, #0
 800157a:	d049      	beq.n	8001610 <AES_continuous_start+0xc4>
    if (aes_op_context.encrypt_configured) {
 800157c:	4b27      	ldr	r3, [pc, #156]	; (800161c <AES_continuous_start+0xd0>)
 800157e:	f893 30c1 	ldrb.w	r3, [r3, #193]	; 0xc1
 8001582:	2b00      	cmp	r3, #0
 8001584:	d01f      	beq.n	80015c6 <AES_continuous_start+0x7a>
      aes_op_context.is_encrypt = 1;
 8001586:	4b25      	ldr	r3, [pc, #148]	; (800161c <AES_continuous_start+0xd0>)
 8001588:	2201      	movs	r2, #1
 800158a:	f883 20f3 	strb.w	r2, [r3, #243]	; 0xf3
      aes_op_context.configured = 1;
 800158e:	4b23      	ldr	r3, [pc, #140]	; (800161c <AES_continuous_start+0xd0>)
 8001590:	2201      	movs	r2, #1
 8001592:	f883 20f5 	strb.w	r2, [r3, #245]	; 0xf5

      // start timer ITs
      HAL_TIM_PWM_Init(timer);
 8001596:	4b22      	ldr	r3, [pc, #136]	; (8001620 <AES_continuous_start+0xd4>)
 8001598:	681b      	ldr	r3, [r3, #0]
 800159a:	4618      	mov	r0, r3
 800159c:	f003 fb4b 	bl	8004c36 <HAL_TIM_PWM_Init>
      HAL_TIM_PWM_Start_IT(timer, TIM_CHANNEL_1);
 80015a0:	4b1f      	ldr	r3, [pc, #124]	; (8001620 <AES_continuous_start+0xd4>)
 80015a2:	681b      	ldr	r3, [r3, #0]
 80015a4:	2100      	movs	r1, #0
 80015a6:	4618      	mov	r0, r3
 80015a8:	f003 fb9e 	bl	8004ce8 <HAL_TIM_PWM_Start_IT>
      HAL_TIM_PWM_Start_IT(timer, TIM_CHANNEL_2);
 80015ac:	4b1c      	ldr	r3, [pc, #112]	; (8001620 <AES_continuous_start+0xd4>)
 80015ae:	681b      	ldr	r3, [r3, #0]
 80015b0:	2104      	movs	r1, #4
 80015b2:	4618      	mov	r0, r3
 80015b4:	f003 fb98 	bl	8004ce8 <HAL_TIM_PWM_Start_IT>
      HAL_TIM_Base_Start_IT(timer);
 80015b8:	4b19      	ldr	r3, [pc, #100]	; (8001620 <AES_continuous_start+0xd4>)
 80015ba:	681b      	ldr	r3, [r3, #0]
 80015bc:	4618      	mov	r0, r3
 80015be:	f003 faa9 	bl	8004b14 <HAL_TIM_Base_Start_IT>
      return 1;
 80015c2:	2301      	movs	r3, #1
 80015c4:	e025      	b.n	8001612 <AES_continuous_start+0xc6>
    }
    else if (aes_op_context.decrypt_configured) {
 80015c6:	4b15      	ldr	r3, [pc, #84]	; (800161c <AES_continuous_start+0xd0>)
 80015c8:	f893 30c2 	ldrb.w	r3, [r3, #194]	; 0xc2
 80015cc:	2b00      	cmp	r3, #0
 80015ce:	d01f      	beq.n	8001610 <AES_continuous_start+0xc4>
      aes_op_context.is_encrypt = 0;
 80015d0:	4b12      	ldr	r3, [pc, #72]	; (800161c <AES_continuous_start+0xd0>)
 80015d2:	2200      	movs	r2, #0
 80015d4:	f883 20f3 	strb.w	r2, [r3, #243]	; 0xf3
      aes_op_context.configured = 1;
 80015d8:	4b10      	ldr	r3, [pc, #64]	; (800161c <AES_continuous_start+0xd0>)
 80015da:	2201      	movs	r2, #1
 80015dc:	f883 20f5 	strb.w	r2, [r3, #245]	; 0xf5

      // start timer ITs
      HAL_TIM_PWM_Init(timer);
 80015e0:	4b0f      	ldr	r3, [pc, #60]	; (8001620 <AES_continuous_start+0xd4>)
 80015e2:	681b      	ldr	r3, [r3, #0]
 80015e4:	4618      	mov	r0, r3
 80015e6:	f003 fb26 	bl	8004c36 <HAL_TIM_PWM_Init>
      HAL_TIM_PWM_Start_IT(timer, TIM_CHANNEL_1);
 80015ea:	4b0d      	ldr	r3, [pc, #52]	; (8001620 <AES_continuous_start+0xd4>)
 80015ec:	681b      	ldr	r3, [r3, #0]
 80015ee:	2100      	movs	r1, #0
 80015f0:	4618      	mov	r0, r3
 80015f2:	f003 fb79 	bl	8004ce8 <HAL_TIM_PWM_Start_IT>
      HAL_TIM_PWM_Start_IT(timer, TIM_CHANNEL_2);
 80015f6:	4b0a      	ldr	r3, [pc, #40]	; (8001620 <AES_continuous_start+0xd4>)
 80015f8:	681b      	ldr	r3, [r3, #0]
 80015fa:	2104      	movs	r1, #4
 80015fc:	4618      	mov	r0, r3
 80015fe:	f003 fb73 	bl	8004ce8 <HAL_TIM_PWM_Start_IT>
      HAL_TIM_Base_Start_IT(timer);
 8001602:	4b07      	ldr	r3, [pc, #28]	; (8001620 <AES_continuous_start+0xd4>)
 8001604:	681b      	ldr	r3, [r3, #0]
 8001606:	4618      	mov	r0, r3
 8001608:	f003 fa84 	bl	8004b14 <HAL_TIM_Base_Start_IT>
      return 1;
 800160c:	2301      	movs	r3, #1
 800160e:	e000      	b.n	8001612 <AES_continuous_start+0xc6>
    }
  }
  return 0; // Wrong configuration sequence
 8001610:	2300      	movs	r3, #0
}
 8001612:	4618      	mov	r0, r3
 8001614:	bd80      	pop	{r7, pc}
 8001616:	bf00      	nop
 8001618:	08008f5c 	.word	0x08008f5c
 800161c:	20000000 	.word	0x20000000
 8001620:	20000234 	.word	0x20000234

08001624 <AES_encrypt>:

void AES_encrypt(uint8_t verbose) {
 8001624:	b580      	push	{r7, lr}
 8001626:	b090      	sub	sp, #64	; 0x40
 8001628:	af00      	add	r7, sp, #0
 800162a:	4603      	mov	r3, r0
 800162c:	71fb      	strb	r3, [r7, #7]
  uint8_t i;
  uint8_t buf[17];

  if (aes_op_context.key_configured == 0) {
 800162e:	4b3a      	ldr	r3, [pc, #232]	; (8001718 <AES_encrypt+0xf4>)
 8001630:	f893 30c0 	ldrb.w	r3, [r3, #192]	; 0xc0
 8001634:	2b00      	cmp	r3, #0
 8001636:	d107      	bne.n	8001648 <AES_encrypt+0x24>
    if (verbose)
 8001638:	79fb      	ldrb	r3, [r7, #7]
 800163a:	2b00      	cmp	r3, #0
 800163c:	d068      	beq.n	8001710 <AES_encrypt+0xec>
      send_answer("Error: unknown key\r\n", 20);
 800163e:	2114      	movs	r1, #20
 8001640:	4836      	ldr	r0, [pc, #216]	; (800171c <AES_encrypt+0xf8>)
 8001642:	f000 fbd9 	bl	8001df8 <send_answer>
      send_answer(answer, 16);
      send_answer(answer+16, 16);
      send_answer(answer+32, 2);
    }
  }
}
 8001646:	e063      	b.n	8001710 <AES_encrypt+0xec>
    for(i = 0; i < 16;++i)
 8001648:	2300      	movs	r3, #0
 800164a:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 800164e:	e010      	b.n	8001672 <AES_encrypt+0x4e>
      buf[i] = aes_op_context.plain[i];
 8001650:	f897 203f 	ldrb.w	r2, [r7, #63]	; 0x3f
 8001654:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8001658:	492f      	ldr	r1, [pc, #188]	; (8001718 <AES_encrypt+0xf4>)
 800165a:	440a      	add	r2, r1
 800165c:	f892 20d3 	ldrb.w	r2, [r2, #211]	; 0xd3
 8001660:	3340      	adds	r3, #64	; 0x40
 8001662:	443b      	add	r3, r7
 8001664:	f803 2c14 	strb.w	r2, [r3, #-20]
    for(i = 0; i < 16;++i)
 8001668:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800166c:	3301      	adds	r3, #1
 800166e:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 8001672:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8001676:	2b0f      	cmp	r3, #15
 8001678:	d9ea      	bls.n	8001650 <AES_encrypt+0x2c>
    trigger_high(5);
 800167a:	2005      	movs	r0, #5
 800167c:	f000 fdfa 	bl	8002274 <trigger_high>
    AES_ECB_encrypt(&(aes_op_context.aes_ctx_struct), buf);
 8001680:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001684:	4619      	mov	r1, r3
 8001686:	4824      	ldr	r0, [pc, #144]	; (8001718 <AES_encrypt+0xf4>)
 8001688:	f7ff fe9d 	bl	80013c6 <AES_ECB_encrypt>
    trigger_low(1);
 800168c:	2001      	movs	r0, #1
 800168e:	f000 fe03 	bl	8002298 <trigger_low>
    for(i = 0; i < 16; ++i)
 8001692:	2300      	movs	r3, #0
 8001694:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 8001698:	e011      	b.n	80016be <AES_encrypt+0x9a>
        aes_op_context.cipher[i] = buf[i];
 800169a:	f897 203f 	ldrb.w	r2, [r7, #63]	; 0x3f
 800169e:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80016a2:	3240      	adds	r2, #64	; 0x40
 80016a4:	443a      	add	r2, r7
 80016a6:	f812 1c14 	ldrb.w	r1, [r2, #-20]
 80016aa:	4a1b      	ldr	r2, [pc, #108]	; (8001718 <AES_encrypt+0xf4>)
 80016ac:	4413      	add	r3, r2
 80016ae:	460a      	mov	r2, r1
 80016b0:	f883 20e3 	strb.w	r2, [r3, #227]	; 0xe3
    for(i = 0; i < 16; ++i)
 80016b4:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80016b8:	3301      	adds	r3, #1
 80016ba:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 80016be:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80016c2:	2b0f      	cmp	r3, #15
 80016c4:	d9e9      	bls.n	800169a <AES_encrypt+0x76>
    if (verbose) {
 80016c6:	79fb      	ldrb	r3, [r7, #7]
 80016c8:	2b00      	cmp	r3, #0
 80016ca:	d021      	beq.n	8001710 <AES_encrypt+0xec>
      bytes2hex(buf, 16, (uint8_t *) answer, 32);
 80016cc:	f107 0208 	add.w	r2, r7, #8
 80016d0:	f107 002c 	add.w	r0, r7, #44	; 0x2c
 80016d4:	2320      	movs	r3, #32
 80016d6:	2110      	movs	r1, #16
 80016d8:	f001 f86c 	bl	80027b4 <bytes2hex>
      answer[32] = '\r';
 80016dc:	230d      	movs	r3, #13
 80016de:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
      answer[33] = '\n';
 80016e2:	230a      	movs	r3, #10
 80016e4:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
      send_answer(answer, 16);
 80016e8:	f107 0308 	add.w	r3, r7, #8
 80016ec:	2110      	movs	r1, #16
 80016ee:	4618      	mov	r0, r3
 80016f0:	f000 fb82 	bl	8001df8 <send_answer>
      send_answer(answer+16, 16);
 80016f4:	f107 0308 	add.w	r3, r7, #8
 80016f8:	3310      	adds	r3, #16
 80016fa:	2110      	movs	r1, #16
 80016fc:	4618      	mov	r0, r3
 80016fe:	f000 fb7b 	bl	8001df8 <send_answer>
      send_answer(answer+32, 2);
 8001702:	f107 0308 	add.w	r3, r7, #8
 8001706:	3320      	adds	r3, #32
 8001708:	2102      	movs	r1, #2
 800170a:	4618      	mov	r0, r3
 800170c:	f000 fb74 	bl	8001df8 <send_answer>
}
 8001710:	bf00      	nop
 8001712:	3740      	adds	r7, #64	; 0x40
 8001714:	46bd      	mov	sp, r7
 8001716:	bd80      	pop	{r7, pc}
 8001718:	20000000 	.word	0x20000000
 800171c:	08008fa4 	.word	0x08008fa4

08001720 <AES_decrypt>:

void AES_decrypt(uint8_t verbose) {
 8001720:	b580      	push	{r7, lr}
 8001722:	b090      	sub	sp, #64	; 0x40
 8001724:	af00      	add	r7, sp, #0
 8001726:	4603      	mov	r3, r0
 8001728:	71fb      	strb	r3, [r7, #7]
  uint8_t i;
  uint8_t buf[16];

  if (aes_op_context.key_configured == 0) {
 800172a:	4b3a      	ldr	r3, [pc, #232]	; (8001814 <AES_decrypt+0xf4>)
 800172c:	f893 30c0 	ldrb.w	r3, [r3, #192]	; 0xc0
 8001730:	2b00      	cmp	r3, #0
 8001732:	d107      	bne.n	8001744 <AES_decrypt+0x24>
    if (verbose)
 8001734:	79fb      	ldrb	r3, [r7, #7]
 8001736:	2b00      	cmp	r3, #0
 8001738:	d068      	beq.n	800180c <AES_decrypt+0xec>
      send_answer("Error: unknown key\r\n", 20);
 800173a:	2114      	movs	r1, #20
 800173c:	4836      	ldr	r0, [pc, #216]	; (8001818 <AES_decrypt+0xf8>)
 800173e:	f000 fb5b 	bl	8001df8 <send_answer>
      send_answer(answer, 16);
      send_answer(answer+16, 16);
      send_answer(answer+32, 2);
    }
  }
}
 8001742:	e063      	b.n	800180c <AES_decrypt+0xec>
    for(i = 0; i < 16;++i)
 8001744:	2300      	movs	r3, #0
 8001746:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 800174a:	e010      	b.n	800176e <AES_decrypt+0x4e>
      buf[i] = aes_op_context.cipher[i];
 800174c:	f897 203f 	ldrb.w	r2, [r7, #63]	; 0x3f
 8001750:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8001754:	492f      	ldr	r1, [pc, #188]	; (8001814 <AES_decrypt+0xf4>)
 8001756:	440a      	add	r2, r1
 8001758:	f892 20e3 	ldrb.w	r2, [r2, #227]	; 0xe3
 800175c:	3340      	adds	r3, #64	; 0x40
 800175e:	443b      	add	r3, r7
 8001760:	f803 2c14 	strb.w	r2, [r3, #-20]
    for(i = 0; i < 16;++i)
 8001764:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8001768:	3301      	adds	r3, #1
 800176a:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 800176e:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8001772:	2b0f      	cmp	r3, #15
 8001774:	d9ea      	bls.n	800174c <AES_decrypt+0x2c>
    trigger_high(5);
 8001776:	2005      	movs	r0, #5
 8001778:	f000 fd7c 	bl	8002274 <trigger_high>
    AES_ECB_decrypt(&(aes_op_context.aes_ctx_struct), buf);
 800177c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001780:	4619      	mov	r1, r3
 8001782:	4824      	ldr	r0, [pc, #144]	; (8001814 <AES_decrypt+0xf4>)
 8001784:	f7ff fe2d 	bl	80013e2 <AES_ECB_decrypt>
    trigger_low(1);
 8001788:	2001      	movs	r0, #1
 800178a:	f000 fd85 	bl	8002298 <trigger_low>
    for(i = 0; i < 16; ++i)
 800178e:	2300      	movs	r3, #0
 8001790:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 8001794:	e011      	b.n	80017ba <AES_decrypt+0x9a>
      aes_op_context.plain[i] = buf[i];
 8001796:	f897 203f 	ldrb.w	r2, [r7, #63]	; 0x3f
 800179a:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800179e:	3240      	adds	r2, #64	; 0x40
 80017a0:	443a      	add	r2, r7
 80017a2:	f812 1c14 	ldrb.w	r1, [r2, #-20]
 80017a6:	4a1b      	ldr	r2, [pc, #108]	; (8001814 <AES_decrypt+0xf4>)
 80017a8:	4413      	add	r3, r2
 80017aa:	460a      	mov	r2, r1
 80017ac:	f883 20d3 	strb.w	r2, [r3, #211]	; 0xd3
    for(i = 0; i < 16; ++i)
 80017b0:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80017b4:	3301      	adds	r3, #1
 80017b6:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 80017ba:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80017be:	2b0f      	cmp	r3, #15
 80017c0:	d9e9      	bls.n	8001796 <AES_decrypt+0x76>
    if (verbose) {
 80017c2:	79fb      	ldrb	r3, [r7, #7]
 80017c4:	2b00      	cmp	r3, #0
 80017c6:	d021      	beq.n	800180c <AES_decrypt+0xec>
      bytes2hex(buf, 16, (uint8_t *) answer, 32);
 80017c8:	f107 0208 	add.w	r2, r7, #8
 80017cc:	f107 002c 	add.w	r0, r7, #44	; 0x2c
 80017d0:	2320      	movs	r3, #32
 80017d2:	2110      	movs	r1, #16
 80017d4:	f000 ffee 	bl	80027b4 <bytes2hex>
      answer[32] = '\r';
 80017d8:	230d      	movs	r3, #13
 80017da:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
      answer[33] = '\n';
 80017de:	230a      	movs	r3, #10
 80017e0:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
      send_answer(answer, 16);
 80017e4:	f107 0308 	add.w	r3, r7, #8
 80017e8:	2110      	movs	r1, #16
 80017ea:	4618      	mov	r0, r3
 80017ec:	f000 fb04 	bl	8001df8 <send_answer>
      send_answer(answer+16, 16);
 80017f0:	f107 0308 	add.w	r3, r7, #8
 80017f4:	3310      	adds	r3, #16
 80017f6:	2110      	movs	r1, #16
 80017f8:	4618      	mov	r0, r3
 80017fa:	f000 fafd 	bl	8001df8 <send_answer>
      send_answer(answer+32, 2);
 80017fe:	f107 0308 	add.w	r3, r7, #8
 8001802:	3320      	adds	r3, #32
 8001804:	2102      	movs	r1, #2
 8001806:	4618      	mov	r0, r3
 8001808:	f000 faf6 	bl	8001df8 <send_answer>
}
 800180c:	bf00      	nop
 800180e:	3740      	adds	r7, #64	; 0x40
 8001810:	46bd      	mov	sp, r7
 8001812:	bd80      	pop	{r7, pc}
 8001814:	20000000 	.word	0x20000000
 8001818:	08008fa4 	.word	0x08008fa4

0800181c <Init_Cmd_Handling>:

/* It is mandatory to call this function in main before any other function of this file is called.
 * It will associate the timer, uart and dma tx channel to the right pointers (to make it easier to port code to
 * other STM microcontrollers or to change which timer/uart is being used).
 **/
void Init_Cmd_Handling(TIM_HandleTypeDef *p_timer, UART_HandleTypeDef *p_uart, DMA_HandleTypeDef *p_dma_uart_tx, SPI_HandleTypeDef *p_spi) {
 800181c:	b480      	push	{r7}
 800181e:	b085      	sub	sp, #20
 8001820:	af00      	add	r7, sp, #0
 8001822:	60f8      	str	r0, [r7, #12]
 8001824:	60b9      	str	r1, [r7, #8]
 8001826:	607a      	str	r2, [r7, #4]
 8001828:	603b      	str	r3, [r7, #0]
  spi = p_spi;
 800182a:	4a09      	ldr	r2, [pc, #36]	; (8001850 <Init_Cmd_Handling+0x34>)
 800182c:	683b      	ldr	r3, [r7, #0]
 800182e:	6013      	str	r3, [r2, #0]
  timer = p_timer;
 8001830:	4a08      	ldr	r2, [pc, #32]	; (8001854 <Init_Cmd_Handling+0x38>)
 8001832:	68fb      	ldr	r3, [r7, #12]
 8001834:	6013      	str	r3, [r2, #0]
  uart = p_uart;
 8001836:	4a08      	ldr	r2, [pc, #32]	; (8001858 <Init_Cmd_Handling+0x3c>)
 8001838:	68bb      	ldr	r3, [r7, #8]
 800183a:	6013      	str	r3, [r2, #0]
  dma_uart_tx = p_dma_uart_tx;
 800183c:	4a07      	ldr	r2, [pc, #28]	; (800185c <Init_Cmd_Handling+0x40>)
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	6013      	str	r3, [r2, #0]
}
 8001842:	bf00      	nop
 8001844:	3714      	adds	r7, #20
 8001846:	46bd      	mov	sp, r7
 8001848:	f85d 7b04 	ldr.w	r7, [sp], #4
 800184c:	4770      	bx	lr
 800184e:	bf00      	nop
 8001850:	20000230 	.word	0x20000230
 8001854:	20000234 	.word	0x20000234
 8001858:	20000238 	.word	0x20000238
 800185c:	2000023c 	.word	0x2000023c

08001860 <Start_Cmd_Reception>:

void Start_Cmd_Reception(void) {
 8001860:	b580      	push	{r7, lr}
 8001862:	af00      	add	r7, sp, #0
#ifdef USE_UART
  HAL_UART_Receive_DMA(uart, Rx_data, RX_LEN);
 8001864:	4b04      	ldr	r3, [pc, #16]	; (8001878 <Start_Cmd_Reception+0x18>)
 8001866:	681b      	ldr	r3, [r3, #0]
 8001868:	2240      	movs	r2, #64	; 0x40
 800186a:	4904      	ldr	r1, [pc, #16]	; (800187c <Start_Cmd_Reception+0x1c>)
 800186c:	4618      	mov	r0, r3
 800186e:	f004 fad2 	bl	8005e16 <HAL_UART_Receive_DMA>
#else
  HAL_SPI_Receive_DMA(spi, Rx_data, RX_LEN);
#endif
}
 8001872:	bf00      	nop
 8001874:	bd80      	pop	{r7, pc}
 8001876:	bf00      	nop
 8001878:	20000238 	.word	0x20000238
 800187c:	20000188 	.word	0x20000188

08001880 <HAL_UART_RxCpltCallback>:

/* This callback is called by the HAL_UART_IRQHandler when the given number of bytes are received */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8001880:	b580      	push	{r7, lr}
 8001882:	b084      	sub	sp, #16
 8001884:	af00      	add	r7, sp, #0
 8001886:	6078      	str	r0, [r7, #4]

  // Verify that the huart that triggered the IT is the right one
  if (huart->Instance == uart->Instance) {
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	681a      	ldr	r2, [r3, #0]
 800188c:	4bae      	ldr	r3, [pc, #696]	; (8001b48 <HAL_UART_RxCpltCallback+0x2c8>)
 800188e:	681b      	ldr	r3, [r3, #0]
 8001890:	681b      	ldr	r3, [r3, #0]
 8001892:	429a      	cmp	r2, r3
 8001894:	f040 8153 	bne.w	8001b3e <HAL_UART_RxCpltCallback+0x2be>

    // Split cmd string into an array of strings
    split_cmds();
 8001898:	f000 facc 	bl	8001e34 <split_cmds>

    if (state == CONTINUOUS_IN_PROGRESS) {
 800189c:	4bab      	ldr	r3, [pc, #684]	; (8001b4c <HAL_UART_RxCpltCallback+0x2cc>)
 800189e:	781b      	ldrb	r3, [r3, #0]
 80018a0:	b2db      	uxtb	r3, r3
 80018a2:	2b01      	cmp	r3, #1
 80018a4:	d129      	bne.n	80018fa <HAL_UART_RxCpltCallback+0x7a>

      if (cmd_is(0, "STOP", 4)) {
 80018a6:	2204      	movs	r2, #4
 80018a8:	49a9      	ldr	r1, [pc, #676]	; (8001b50 <HAL_UART_RxCpltCallback+0x2d0>)
 80018aa:	2000      	movs	r0, #0
 80018ac:	f000 f9e2 	bl	8001c74 <cmd_is>
 80018b0:	4603      	mov	r3, r0
 80018b2:	2b00      	cmp	r3, #0
 80018b4:	d01c      	beq.n	80018f0 <HAL_UART_RxCpltCallback+0x70>
        // Stop timer interrupts and PWM output
        HAL_TIM_PWM_Stop_IT(timer, TIM_CHANNEL_2);
 80018b6:	4ba7      	ldr	r3, [pc, #668]	; (8001b54 <HAL_UART_RxCpltCallback+0x2d4>)
 80018b8:	681b      	ldr	r3, [r3, #0]
 80018ba:	2104      	movs	r1, #4
 80018bc:	4618      	mov	r0, r3
 80018be:	f003 fb11 	bl	8004ee4 <HAL_TIM_PWM_Stop_IT>
        HAL_TIM_Base_Stop_IT(timer);
 80018c2:	4ba4      	ldr	r3, [pc, #656]	; (8001b54 <HAL_UART_RxCpltCallback+0x2d4>)
 80018c4:	681b      	ldr	r3, [r3, #0]
 80018c6:	4618      	mov	r0, r3
 80018c8:	f003 f986 	bl	8004bd8 <HAL_TIM_Base_Stop_IT>

        sram_op_context.configured = 0;
 80018cc:	4ba2      	ldr	r3, [pc, #648]	; (8001b58 <HAL_UART_RxCpltCallback+0x2d8>)
 80018ce:	2200      	movs	r2, #0
 80018d0:	755a      	strb	r2, [r3, #21]
        flash_op_context.configured = 0;
 80018d2:	4ba2      	ldr	r3, [pc, #648]	; (8001b5c <HAL_UART_RxCpltCallback+0x2dc>)
 80018d4:	2200      	movs	r2, #0
 80018d6:	749a      	strb	r2, [r3, #18]
        aes_op_context.configured = 0;
 80018d8:	4ba1      	ldr	r3, [pc, #644]	; (8001b60 <HAL_UART_RxCpltCallback+0x2e0>)
 80018da:	2200      	movs	r2, #0
 80018dc:	f883 20f5 	strb.w	r2, [r3, #245]	; 0xf5

        state = IDLE;
 80018e0:	4b9a      	ldr	r3, [pc, #616]	; (8001b4c <HAL_UART_RxCpltCallback+0x2cc>)
 80018e2:	2200      	movs	r2, #0
 80018e4:	701a      	strb	r2, [r3, #0]
        send_answer("Continuous was stopped\r\n", 24);
 80018e6:	2118      	movs	r1, #24
 80018e8:	489e      	ldr	r0, [pc, #632]	; (8001b64 <HAL_UART_RxCpltCallback+0x2e4>)
 80018ea:	f000 fa85 	bl	8001df8 <send_answer>
 80018ee:	e11f      	b.n	8001b30 <HAL_UART_RxCpltCallback+0x2b0>
      }
      else {
        send_answer("Error: Continuous in progress\r\n", 31);
 80018f0:	211f      	movs	r1, #31
 80018f2:	489d      	ldr	r0, [pc, #628]	; (8001b68 <HAL_UART_RxCpltCallback+0x2e8>)
 80018f4:	f000 fa80 	bl	8001df8 <send_answer>
 80018f8:	e11a      	b.n	8001b30 <HAL_UART_RxCpltCallback+0x2b0>
      }
    }

    else if (state == IDLE) {
 80018fa:	4b94      	ldr	r3, [pc, #592]	; (8001b4c <HAL_UART_RxCpltCallback+0x2cc>)
 80018fc:	781b      	ldrb	r3, [r3, #0]
 80018fe:	b2db      	uxtb	r3, r3
 8001900:	2b00      	cmp	r3, #0
 8001902:	f040 8115 	bne.w	8001b30 <HAL_UART_RxCpltCallback+0x2b0>

      if (cmd_is(0, "TIMER_PSC", 9)) {
 8001906:	2209      	movs	r2, #9
 8001908:	4998      	ldr	r1, [pc, #608]	; (8001b6c <HAL_UART_RxCpltCallback+0x2ec>)
 800190a:	2000      	movs	r0, #0
 800190c:	f000 f9b2 	bl	8001c74 <cmd_is>
 8001910:	4603      	mov	r3, r0
 8001912:	2b00      	cmp	r3, #0
 8001914:	d00d      	beq.n	8001932 <HAL_UART_RxCpltCallback+0xb2>
        // TIMER_PSC>psc
        uint16_t psc = atoi(cmds[1]);
 8001916:	4b96      	ldr	r3, [pc, #600]	; (8001b70 <HAL_UART_RxCpltCallback+0x2f0>)
 8001918:	685b      	ldr	r3, [r3, #4]
 800191a:	4618      	mov	r0, r3
 800191c:	f005 fbbc 	bl	8007098 <atoi>
 8001920:	4603      	mov	r3, r0
 8001922:	817b      	strh	r3, [r7, #10]
        Update_Timer_Prescaler(psc);
 8001924:	897b      	ldrh	r3, [r7, #10]
 8001926:	4618      	mov	r0, r3
 8001928:	f000 f9c0 	bl	8001cac <Update_Timer_Prescaler>
        send_ok();
 800192c:	f000 faae 	bl	8001e8c <send_ok>
 8001930:	e0fe      	b.n	8001b30 <HAL_UART_RxCpltCallback+0x2b0>
      }
      else if (cmd_is(0, "TIMER_PWM_WIDTH", 15)) {
 8001932:	220f      	movs	r2, #15
 8001934:	498f      	ldr	r1, [pc, #572]	; (8001b74 <HAL_UART_RxCpltCallback+0x2f4>)
 8001936:	2000      	movs	r0, #0
 8001938:	f000 f99c 	bl	8001c74 <cmd_is>
 800193c:	4603      	mov	r3, r0
 800193e:	2b00      	cmp	r3, #0
 8001940:	d00d      	beq.n	800195e <HAL_UART_RxCpltCallback+0xde>
        // TIMER_PWM_WIDTH>width
        uint16_t width = atoi(cmds[1]);
 8001942:	4b8b      	ldr	r3, [pc, #556]	; (8001b70 <HAL_UART_RxCpltCallback+0x2f0>)
 8001944:	685b      	ldr	r3, [r3, #4]
 8001946:	4618      	mov	r0, r3
 8001948:	f005 fba6 	bl	8007098 <atoi>
 800194c:	4603      	mov	r3, r0
 800194e:	81bb      	strh	r3, [r7, #12]
        Update_Timer_PwmWidth(width);
 8001950:	89bb      	ldrh	r3, [r7, #12]
 8001952:	4618      	mov	r0, r3
 8001954:	f000 f9e2 	bl	8001d1c <Update_Timer_PwmWidth>
        send_ok();
 8001958:	f000 fa98 	bl	8001e8c <send_ok>
 800195c:	e0e8      	b.n	8001b30 <HAL_UART_RxCpltCallback+0x2b0>
      }
      else if (cmd_is(0, "TIMER_ARR", 9)) {
 800195e:	2209      	movs	r2, #9
 8001960:	4985      	ldr	r1, [pc, #532]	; (8001b78 <HAL_UART_RxCpltCallback+0x2f8>)
 8001962:	2000      	movs	r0, #0
 8001964:	f000 f986 	bl	8001c74 <cmd_is>
 8001968:	4603      	mov	r3, r0
 800196a:	2b00      	cmp	r3, #0
 800196c:	d00d      	beq.n	800198a <HAL_UART_RxCpltCallback+0x10a>
        // TIMER_ARR>arr
        uint16_t arr = atoi(cmds[1]);
 800196e:	4b80      	ldr	r3, [pc, #512]	; (8001b70 <HAL_UART_RxCpltCallback+0x2f0>)
 8001970:	685b      	ldr	r3, [r3, #4]
 8001972:	4618      	mov	r0, r3
 8001974:	f005 fb90 	bl	8007098 <atoi>
 8001978:	4603      	mov	r3, r0
 800197a:	81fb      	strh	r3, [r7, #14]
        Update_Timer_Autoreload(arr);
 800197c:	89fb      	ldrh	r3, [r7, #14]
 800197e:	4618      	mov	r0, r3
 8001980:	f000 fa02 	bl	8001d88 <Update_Timer_Autoreload>
        send_ok();
 8001984:	f000 fa82 	bl	8001e8c <send_ok>
 8001988:	e0d2      	b.n	8001b30 <HAL_UART_RxCpltCallback+0x2b0>
      }
      else if (cmd_is(0, "START", 5)) {
 800198a:	2205      	movs	r2, #5
 800198c:	497b      	ldr	r1, [pc, #492]	; (8001b7c <HAL_UART_RxCpltCallback+0x2fc>)
 800198e:	2000      	movs	r0, #0
 8001990:	f000 f970 	bl	8001c74 <cmd_is>
 8001994:	4603      	mov	r3, r0
 8001996:	2b00      	cmp	r3, #0
 8001998:	d03e      	beq.n	8001a18 <HAL_UART_RxCpltCallback+0x198>
        if (cmd_is(1, "SRAM", 4)) {
 800199a:	2204      	movs	r2, #4
 800199c:	4978      	ldr	r1, [pc, #480]	; (8001b80 <HAL_UART_RxCpltCallback+0x300>)
 800199e:	2001      	movs	r0, #1
 80019a0:	f000 f968 	bl	8001c74 <cmd_is>
 80019a4:	4603      	mov	r3, r0
 80019a6:	2b00      	cmp	r3, #0
 80019a8:	d009      	beq.n	80019be <HAL_UART_RxCpltCallback+0x13e>
          SRAM_continuous_start();
 80019aa:	f000 fc87 	bl	80022bc <SRAM_continuous_start>
          state = CONTINUOUS_IN_PROGRESS;
 80019ae:	4b67      	ldr	r3, [pc, #412]	; (8001b4c <HAL_UART_RxCpltCallback+0x2cc>)
 80019b0:	2201      	movs	r2, #1
 80019b2:	701a      	strb	r2, [r3, #0]
          send_answer("Continuous started\r\n", 20);
 80019b4:	2114      	movs	r1, #20
 80019b6:	4873      	ldr	r0, [pc, #460]	; (8001b84 <HAL_UART_RxCpltCallback+0x304>)
 80019b8:	f000 fa1e 	bl	8001df8 <send_answer>
 80019bc:	e0b8      	b.n	8001b30 <HAL_UART_RxCpltCallback+0x2b0>
        }
        else if (cmd_is(1, "FLASH", 5)) {
 80019be:	2205      	movs	r2, #5
 80019c0:	4971      	ldr	r1, [pc, #452]	; (8001b88 <HAL_UART_RxCpltCallback+0x308>)
 80019c2:	2001      	movs	r0, #1
 80019c4:	f000 f956 	bl	8001c74 <cmd_is>
 80019c8:	4603      	mov	r3, r0
 80019ca:	2b00      	cmp	r3, #0
 80019cc:	d009      	beq.n	80019e2 <HAL_UART_RxCpltCallback+0x162>
          FLASH_continuous_start();
 80019ce:	f000 fa67 	bl	8001ea0 <FLASH_continuous_start>
          state = CONTINUOUS_IN_PROGRESS;
 80019d2:	4b5e      	ldr	r3, [pc, #376]	; (8001b4c <HAL_UART_RxCpltCallback+0x2cc>)
 80019d4:	2201      	movs	r2, #1
 80019d6:	701a      	strb	r2, [r3, #0]
          send_answer("Continuous started\r\n", 20);
 80019d8:	2114      	movs	r1, #20
 80019da:	486a      	ldr	r0, [pc, #424]	; (8001b84 <HAL_UART_RxCpltCallback+0x304>)
 80019dc:	f000 fa0c 	bl	8001df8 <send_answer>
 80019e0:	e0a6      	b.n	8001b30 <HAL_UART_RxCpltCallback+0x2b0>
        }
        else if (cmd_is(1, "AES", 3)) {
 80019e2:	2203      	movs	r2, #3
 80019e4:	4969      	ldr	r1, [pc, #420]	; (8001b8c <HAL_UART_RxCpltCallback+0x30c>)
 80019e6:	2001      	movs	r0, #1
 80019e8:	f000 f944 	bl	8001c74 <cmd_is>
 80019ec:	4603      	mov	r3, r0
 80019ee:	2b00      	cmp	r3, #0
 80019f0:	f000 809e 	beq.w	8001b30 <HAL_UART_RxCpltCallback+0x2b0>
          if (AES_continuous_start()) {
 80019f4:	f7ff fdaa 	bl	800154c <AES_continuous_start>
 80019f8:	4603      	mov	r3, r0
 80019fa:	2b00      	cmp	r3, #0
 80019fc:	d007      	beq.n	8001a0e <HAL_UART_RxCpltCallback+0x18e>
            state = CONTINUOUS_IN_PROGRESS;
 80019fe:	4b53      	ldr	r3, [pc, #332]	; (8001b4c <HAL_UART_RxCpltCallback+0x2cc>)
 8001a00:	2201      	movs	r2, #1
 8001a02:	701a      	strb	r2, [r3, #0]
            send_answer("Continuous started\r\n", 20);
 8001a04:	2114      	movs	r1, #20
 8001a06:	485f      	ldr	r0, [pc, #380]	; (8001b84 <HAL_UART_RxCpltCallback+0x304>)
 8001a08:	f000 f9f6 	bl	8001df8 <send_answer>
 8001a0c:	e090      	b.n	8001b30 <HAL_UART_RxCpltCallback+0x2b0>
          }
          else {
            send_answer("Could not start continuous aes\r\n", 32);
 8001a0e:	2120      	movs	r1, #32
 8001a10:	485f      	ldr	r0, [pc, #380]	; (8001b90 <HAL_UART_RxCpltCallback+0x310>)
 8001a12:	f000 f9f1 	bl	8001df8 <send_answer>
 8001a16:	e08b      	b.n	8001b30 <HAL_UART_RxCpltCallback+0x2b0>
          }
        }
      }
      else if (cmd_is(0, "STOP", 4)) {
 8001a18:	2204      	movs	r2, #4
 8001a1a:	494d      	ldr	r1, [pc, #308]	; (8001b50 <HAL_UART_RxCpltCallback+0x2d0>)
 8001a1c:	2000      	movs	r0, #0
 8001a1e:	f000 f929 	bl	8001c74 <cmd_is>
 8001a22:	4603      	mov	r3, r0
 8001a24:	2b00      	cmp	r3, #0
 8001a26:	d004      	beq.n	8001a32 <HAL_UART_RxCpltCallback+0x1b2>
        send_answer("Error: Nothing to stop\r\n", 24);
 8001a28:	2118      	movs	r1, #24
 8001a2a:	485a      	ldr	r0, [pc, #360]	; (8001b94 <HAL_UART_RxCpltCallback+0x314>)
 8001a2c:	f000 f9e4 	bl	8001df8 <send_answer>
 8001a30:	e07e      	b.n	8001b30 <HAL_UART_RxCpltCallback+0x2b0>
      }
      else if (cmd_is(0, "HANDSHAKE", 4)) {
 8001a32:	2204      	movs	r2, #4
 8001a34:	4958      	ldr	r1, [pc, #352]	; (8001b98 <HAL_UART_RxCpltCallback+0x318>)
 8001a36:	2000      	movs	r0, #0
 8001a38:	f000 f91c 	bl	8001c74 <cmd_is>
 8001a3c:	4603      	mov	r3, r0
 8001a3e:	2b00      	cmp	r3, #0
 8001a40:	d002      	beq.n	8001a48 <HAL_UART_RxCpltCallback+0x1c8>
        send_ok();
 8001a42:	f000 fa23 	bl	8001e8c <send_ok>
 8001a46:	e073      	b.n	8001b30 <HAL_UART_RxCpltCallback+0x2b0>
      }
      else if (cmd_is(0, "trig", 4)) {
 8001a48:	2204      	movs	r2, #4
 8001a4a:	4954      	ldr	r1, [pc, #336]	; (8001b9c <HAL_UART_RxCpltCallback+0x31c>)
 8001a4c:	2000      	movs	r0, #0
 8001a4e:	f000 f911 	bl	8001c74 <cmd_is>
 8001a52:	4603      	mov	r3, r0
 8001a54:	2b00      	cmp	r3, #0
 8001a56:	d008      	beq.n	8001a6a <HAL_UART_RxCpltCallback+0x1ea>
        trigger_high(0);
 8001a58:	2000      	movs	r0, #0
 8001a5a:	f000 fc0b 	bl	8002274 <trigger_high>
        trigger_low(0);
 8001a5e:	2000      	movs	r0, #0
 8001a60:	f000 fc1a 	bl	8002298 <trigger_low>
        send_ok();
 8001a64:	f000 fa12 	bl	8001e8c <send_ok>
 8001a68:	e062      	b.n	8001b30 <HAL_UART_RxCpltCallback+0x2b0>
      }

      else if (cmd_is(0, "ONESHOT", 7)) {
 8001a6a:	2207      	movs	r2, #7
 8001a6c:	494c      	ldr	r1, [pc, #304]	; (8001ba0 <HAL_UART_RxCpltCallback+0x320>)
 8001a6e:	2000      	movs	r0, #0
 8001a70:	f000 f900 	bl	8001c74 <cmd_is>
 8001a74:	4603      	mov	r3, r0
 8001a76:	2b00      	cmp	r3, #0
 8001a78:	d01a      	beq.n	8001ab0 <HAL_UART_RxCpltCallback+0x230>
        if (cmd_is(1, "SRAM", 4)) {
 8001a7a:	2204      	movs	r2, #4
 8001a7c:	4940      	ldr	r1, [pc, #256]	; (8001b80 <HAL_UART_RxCpltCallback+0x300>)
 8001a7e:	2001      	movs	r0, #1
 8001a80:	f000 f8f8 	bl	8001c74 <cmd_is>
 8001a84:	4603      	mov	r3, r0
 8001a86:	2b00      	cmp	r3, #0
 8001a88:	d002      	beq.n	8001a90 <HAL_UART_RxCpltCallback+0x210>
          SRAM_oneshot();
 8001a8a:	f000 fc9d 	bl	80023c8 <SRAM_oneshot>
 8001a8e:	e04f      	b.n	8001b30 <HAL_UART_RxCpltCallback+0x2b0>
        }
        else if (cmd_is(1, "FLASH", 5)) {
 8001a90:	2205      	movs	r2, #5
 8001a92:	493d      	ldr	r1, [pc, #244]	; (8001b88 <HAL_UART_RxCpltCallback+0x308>)
 8001a94:	2001      	movs	r0, #1
 8001a96:	f000 f8ed 	bl	8001c74 <cmd_is>
 8001a9a:	4603      	mov	r3, r0
 8001a9c:	2b00      	cmp	r3, #0
 8001a9e:	d002      	beq.n	8001aa6 <HAL_UART_RxCpltCallback+0x226>
          FLASH_oneshot();
 8001aa0:	f000 fa98 	bl	8001fd4 <FLASH_oneshot>
 8001aa4:	e044      	b.n	8001b30 <HAL_UART_RxCpltCallback+0x2b0>
        }
        else {
          send_answer("Error: Unknown cmd\r\n", 20);
 8001aa6:	2114      	movs	r1, #20
 8001aa8:	483e      	ldr	r0, [pc, #248]	; (8001ba4 <HAL_UART_RxCpltCallback+0x324>)
 8001aaa:	f000 f9a5 	bl	8001df8 <send_answer>
 8001aae:	e03f      	b.n	8001b30 <HAL_UART_RxCpltCallback+0x2b0>
        }
      }
      else if (cmd_is(0, "AES_SETUP", 9)) {
 8001ab0:	2209      	movs	r2, #9
 8001ab2:	493d      	ldr	r1, [pc, #244]	; (8001ba8 <HAL_UART_RxCpltCallback+0x328>)
 8001ab4:	2000      	movs	r0, #0
 8001ab6:	f000 f8dd 	bl	8001c74 <cmd_is>
 8001aba:	4603      	mov	r3, r0
 8001abc:	2b00      	cmp	r3, #0
 8001abe:	d01b      	beq.n	8001af8 <HAL_UART_RxCpltCallback+0x278>
        if (cmd_is(1, "KEY", 3))
 8001ac0:	2203      	movs	r2, #3
 8001ac2:	493a      	ldr	r1, [pc, #232]	; (8001bac <HAL_UART_RxCpltCallback+0x32c>)
 8001ac4:	2001      	movs	r0, #1
 8001ac6:	f000 f8d5 	bl	8001c74 <cmd_is>
 8001aca:	4603      	mov	r3, r0
 8001acc:	2b00      	cmp	r3, #0
 8001ace:	d003      	beq.n	8001ad8 <HAL_UART_RxCpltCallback+0x258>
          AES_setup(KEY);
 8001ad0:	2000      	movs	r0, #0
 8001ad2:	f7ff fc95 	bl	8001400 <AES_setup>
 8001ad6:	e02b      	b.n	8001b30 <HAL_UART_RxCpltCallback+0x2b0>
        else if (cmd_is(1, "PLAIN", 5))
 8001ad8:	2205      	movs	r2, #5
 8001ada:	4935      	ldr	r1, [pc, #212]	; (8001bb0 <HAL_UART_RxCpltCallback+0x330>)
 8001adc:	2001      	movs	r0, #1
 8001ade:	f000 f8c9 	bl	8001c74 <cmd_is>
 8001ae2:	4603      	mov	r3, r0
 8001ae4:	2b00      	cmp	r3, #0
 8001ae6:	d003      	beq.n	8001af0 <HAL_UART_RxCpltCallback+0x270>
          AES_setup(PLAIN);
 8001ae8:	2001      	movs	r0, #1
 8001aea:	f7ff fc89 	bl	8001400 <AES_setup>
 8001aee:	e01f      	b.n	8001b30 <HAL_UART_RxCpltCallback+0x2b0>
        else
          AES_setup(CIPHER);
 8001af0:	2002      	movs	r0, #2
 8001af2:	f7ff fc85 	bl	8001400 <AES_setup>
 8001af6:	e01b      	b.n	8001b30 <HAL_UART_RxCpltCallback+0x2b0>
      }
      else if (cmd_is(0, "AES_ENCRYPT", 11)) {
 8001af8:	220b      	movs	r2, #11
 8001afa:	492e      	ldr	r1, [pc, #184]	; (8001bb4 <HAL_UART_RxCpltCallback+0x334>)
 8001afc:	2000      	movs	r0, #0
 8001afe:	f000 f8b9 	bl	8001c74 <cmd_is>
 8001b02:	4603      	mov	r3, r0
 8001b04:	2b00      	cmp	r3, #0
 8001b06:	d003      	beq.n	8001b10 <HAL_UART_RxCpltCallback+0x290>
        AES_encrypt(1);
 8001b08:	2001      	movs	r0, #1
 8001b0a:	f7ff fd8b 	bl	8001624 <AES_encrypt>
 8001b0e:	e00f      	b.n	8001b30 <HAL_UART_RxCpltCallback+0x2b0>
      }
      else if (cmd_is(0, "AES_DECRYPT", 11)) {
 8001b10:	220b      	movs	r2, #11
 8001b12:	4929      	ldr	r1, [pc, #164]	; (8001bb8 <HAL_UART_RxCpltCallback+0x338>)
 8001b14:	2000      	movs	r0, #0
 8001b16:	f000 f8ad 	bl	8001c74 <cmd_is>
 8001b1a:	4603      	mov	r3, r0
 8001b1c:	2b00      	cmp	r3, #0
 8001b1e:	d003      	beq.n	8001b28 <HAL_UART_RxCpltCallback+0x2a8>
        AES_decrypt(1);
 8001b20:	2001      	movs	r0, #1
 8001b22:	f7ff fdfd 	bl	8001720 <AES_decrypt>
 8001b26:	e003      	b.n	8001b30 <HAL_UART_RxCpltCallback+0x2b0>
      }
      else {
        send_answer("Error: Unknown cmd\r\n", 20);
 8001b28:	2114      	movs	r1, #20
 8001b2a:	481e      	ldr	r0, [pc, #120]	; (8001ba4 <HAL_UART_RxCpltCallback+0x324>)
 8001b2c:	f000 f964 	bl	8001df8 <send_answer>
      }
    }

    HAL_UART_Receive_DMA(uart, Rx_data, RX_LEN);
 8001b30:	4b05      	ldr	r3, [pc, #20]	; (8001b48 <HAL_UART_RxCpltCallback+0x2c8>)
 8001b32:	681b      	ldr	r3, [r3, #0]
 8001b34:	2240      	movs	r2, #64	; 0x40
 8001b36:	4921      	ldr	r1, [pc, #132]	; (8001bbc <HAL_UART_RxCpltCallback+0x33c>)
 8001b38:	4618      	mov	r0, r3
 8001b3a:	f004 f96c 	bl	8005e16 <HAL_UART_Receive_DMA>
  }
}
 8001b3e:	bf00      	nop
 8001b40:	3710      	adds	r7, #16
 8001b42:	46bd      	mov	sp, r7
 8001b44:	bd80      	pop	{r7, pc}
 8001b46:	bf00      	nop
 8001b48:	20000238 	.word	0x20000238
 8001b4c:	20000184 	.word	0x20000184
 8001b50:	08008fbc 	.word	0x08008fbc
 8001b54:	20000234 	.word	0x20000234
 8001b58:	20000254 	.word	0x20000254
 8001b5c:	20000240 	.word	0x20000240
 8001b60:	20000000 	.word	0x20000000
 8001b64:	08008fc4 	.word	0x08008fc4
 8001b68:	08008fe0 	.word	0x08008fe0
 8001b6c:	08009000 	.word	0x08009000
 8001b70:	20000208 	.word	0x20000208
 8001b74:	0800900c 	.word	0x0800900c
 8001b78:	0800901c 	.word	0x0800901c
 8001b7c:	08009028 	.word	0x08009028
 8001b80:	08009030 	.word	0x08009030
 8001b84:	08009038 	.word	0x08009038
 8001b88:	08009050 	.word	0x08009050
 8001b8c:	08009058 	.word	0x08009058
 8001b90:	0800905c 	.word	0x0800905c
 8001b94:	08009080 	.word	0x08009080
 8001b98:	0800909c 	.word	0x0800909c
 8001b9c:	080090a8 	.word	0x080090a8
 8001ba0:	080090b0 	.word	0x080090b0
 8001ba4:	080090b8 	.word	0x080090b8
 8001ba8:	080090d0 	.word	0x080090d0
 8001bac:	080090dc 	.word	0x080090dc
 8001bb0:	080090e0 	.word	0x080090e0
 8001bb4:	080090e8 	.word	0x080090e8
 8001bb8:	080090f4 	.word	0x080090f4
 8001bbc:	20000188 	.word	0x20000188

08001bc0 <HAL_TIM_PeriodElapsedCallback>:

    HAL_SPI_Receive_DMA(spi, Rx_data, RX_LEN);
  }
}

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8001bc0:	b580      	push	{r7, lr}
 8001bc2:	b082      	sub	sp, #8
 8001bc4:	af00      	add	r7, sp, #0
 8001bc6:	6078      	str	r0, [r7, #4]
  if (htim->Instance == timer->Instance) {
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	681a      	ldr	r2, [r3, #0]
 8001bcc:	4b25      	ldr	r3, [pc, #148]	; (8001c64 <HAL_TIM_PeriodElapsedCallback+0xa4>)
 8001bce:	681b      	ldr	r3, [r3, #0]
 8001bd0:	681b      	ldr	r3, [r3, #0]
 8001bd2:	429a      	cmp	r2, r3
 8001bd4:	d142      	bne.n	8001c5c <HAL_TIM_PeriodElapsedCallback+0x9c>

    LED_ON();
 8001bd6:	f000 fb41 	bl	800225c <LED_ON>

    if (sram_op_context.configured) {
 8001bda:	4b23      	ldr	r3, [pc, #140]	; (8001c68 <HAL_TIM_PeriodElapsedCallback+0xa8>)
 8001bdc:	7d5b      	ldrb	r3, [r3, #21]
 8001bde:	2b00      	cmp	r3, #0
 8001be0:	d00b      	beq.n	8001bfa <HAL_TIM_PeriodElapsedCallback+0x3a>
      if (sram_op_context.is_write) {
 8001be2:	4b21      	ldr	r3, [pc, #132]	; (8001c68 <HAL_TIM_PeriodElapsedCallback+0xa8>)
 8001be4:	781b      	ldrb	r3, [r3, #0]
 8001be6:	2b00      	cmp	r3, #0
 8001be8:	d003      	beq.n	8001bf2 <HAL_TIM_PeriodElapsedCallback+0x32>
        SRAM_write(0);
 8001bea:	2000      	movs	r0, #0
 8001bec:	f000 fc60 	bl	80024b0 <SRAM_write>
 8001bf0:	e02c      	b.n	8001c4c <HAL_TIM_PeriodElapsedCallback+0x8c>
      }
      else {
        SRAM_read(0);
 8001bf2:	2000      	movs	r0, #0
 8001bf4:	f000 fcfe 	bl	80025f4 <SRAM_read>
 8001bf8:	e028      	b.n	8001c4c <HAL_TIM_PeriodElapsedCallback+0x8c>
      }
    }
    else if (flash_op_context.configured) {
 8001bfa:	4b1c      	ldr	r3, [pc, #112]	; (8001c6c <HAL_TIM_PeriodElapsedCallback+0xac>)
 8001bfc:	7c9b      	ldrb	r3, [r3, #18]
 8001bfe:	2b00      	cmp	r3, #0
 8001c00:	d013      	beq.n	8001c2a <HAL_TIM_PeriodElapsedCallback+0x6a>
      if (flash_op_context.is_erase) {
 8001c02:	4b1a      	ldr	r3, [pc, #104]	; (8001c6c <HAL_TIM_PeriodElapsedCallback+0xac>)
 8001c04:	785b      	ldrb	r3, [r3, #1]
 8001c06:	2b00      	cmp	r3, #0
 8001c08:	d003      	beq.n	8001c12 <HAL_TIM_PeriodElapsedCallback+0x52>
        FLASH_erase(0);
 8001c0a:	2000      	movs	r0, #0
 8001c0c:	f000 fafe 	bl	800220c <FLASH_erase>
 8001c10:	e01c      	b.n	8001c4c <HAL_TIM_PeriodElapsedCallback+0x8c>
      }
      else {
        if (flash_op_context.is_write) {
 8001c12:	4b16      	ldr	r3, [pc, #88]	; (8001c6c <HAL_TIM_PeriodElapsedCallback+0xac>)
 8001c14:	781b      	ldrb	r3, [r3, #0]
 8001c16:	2b00      	cmp	r3, #0
 8001c18:	d003      	beq.n	8001c22 <HAL_TIM_PeriodElapsedCallback+0x62>
          FLASH_write(0);
 8001c1a:	2000      	movs	r0, #0
 8001c1c:	f000 fa5c 	bl	80020d8 <FLASH_write>
 8001c20:	e014      	b.n	8001c4c <HAL_TIM_PeriodElapsedCallback+0x8c>
        }
        else {
          FLASH_read(0);
 8001c22:	2000      	movs	r0, #0
 8001c24:	f000 fa84 	bl	8002130 <FLASH_read>
 8001c28:	e010      	b.n	8001c4c <HAL_TIM_PeriodElapsedCallback+0x8c>
        }
      }
    }
    else if (aes_op_context.configured) {
 8001c2a:	4b11      	ldr	r3, [pc, #68]	; (8001c70 <HAL_TIM_PeriodElapsedCallback+0xb0>)
 8001c2c:	f893 30f5 	ldrb.w	r3, [r3, #245]	; 0xf5
 8001c30:	2b00      	cmp	r3, #0
 8001c32:	d00b      	beq.n	8001c4c <HAL_TIM_PeriodElapsedCallback+0x8c>
      if (aes_op_context.is_encrypt) {
 8001c34:	4b0e      	ldr	r3, [pc, #56]	; (8001c70 <HAL_TIM_PeriodElapsedCallback+0xb0>)
 8001c36:	f893 30f3 	ldrb.w	r3, [r3, #243]	; 0xf3
 8001c3a:	2b00      	cmp	r3, #0
 8001c3c:	d003      	beq.n	8001c46 <HAL_TIM_PeriodElapsedCallback+0x86>
        AES_encrypt(0);
 8001c3e:	2000      	movs	r0, #0
 8001c40:	f7ff fcf0 	bl	8001624 <AES_encrypt>
 8001c44:	e002      	b.n	8001c4c <HAL_TIM_PeriodElapsedCallback+0x8c>
      }
      else {
        AES_decrypt(0);
 8001c46:	2000      	movs	r0, #0
 8001c48:	f7ff fd6a 	bl	8001720 <AES_decrypt>
      }
    }

    while (htim->Instance->CNT < 5) ;
 8001c4c:	bf00      	nop
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	681b      	ldr	r3, [r3, #0]
 8001c52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c54:	2b04      	cmp	r3, #4
 8001c56:	d9fa      	bls.n	8001c4e <HAL_TIM_PeriodElapsedCallback+0x8e>
    LED_OFF();
 8001c58:	f000 faf4 	bl	8002244 <LED_OFF>
  }
}
 8001c5c:	bf00      	nop
 8001c5e:	3708      	adds	r7, #8
 8001c60:	46bd      	mov	sp, r7
 8001c62:	bd80      	pop	{r7, pc}
 8001c64:	20000234 	.word	0x20000234
 8001c68:	20000254 	.word	0x20000254
 8001c6c:	20000240 	.word	0x20000240
 8001c70:	20000000 	.word	0x20000000

08001c74 <cmd_is>:

/* Compares cmds_from_UART[cmd_index] with cmd_ref and returns result */
int cmd_is(uint8_t cmd_index, const char *cmd_ref, size_t len) {
 8001c74:	b580      	push	{r7, lr}
 8001c76:	b084      	sub	sp, #16
 8001c78:	af00      	add	r7, sp, #0
 8001c7a:	4603      	mov	r3, r0
 8001c7c:	60b9      	str	r1, [r7, #8]
 8001c7e:	607a      	str	r2, [r7, #4]
 8001c80:	73fb      	strb	r3, [r7, #15]
  return (0 == strncmp((const char*)cmds[cmd_index], cmd_ref, len));
 8001c82:	7bfb      	ldrb	r3, [r7, #15]
 8001c84:	4a08      	ldr	r2, [pc, #32]	; (8001ca8 <cmd_is+0x34>)
 8001c86:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001c8a:	687a      	ldr	r2, [r7, #4]
 8001c8c:	68b9      	ldr	r1, [r7, #8]
 8001c8e:	4618      	mov	r0, r3
 8001c90:	f005 fadf 	bl	8007252 <strncmp>
 8001c94:	4603      	mov	r3, r0
 8001c96:	2b00      	cmp	r3, #0
 8001c98:	bf0c      	ite	eq
 8001c9a:	2301      	moveq	r3, #1
 8001c9c:	2300      	movne	r3, #0
 8001c9e:	b2db      	uxtb	r3, r3
}
 8001ca0:	4618      	mov	r0, r3
 8001ca2:	3710      	adds	r7, #16
 8001ca4:	46bd      	mov	sp, r7
 8001ca6:	bd80      	pop	{r7, pc}
 8001ca8:	20000208 	.word	0x20000208

08001cac <Update_Timer_Prescaler>:

/* Updates the prescaler of the timer used for continuous mode */
void Update_Timer_Prescaler(uint16_t prescaler) {
 8001cac:	b580      	push	{r7, lr}
 8001cae:	b082      	sub	sp, #8
 8001cb0:	af00      	add	r7, sp, #0
 8001cb2:	4603      	mov	r3, r0
 8001cb4:	80fb      	strh	r3, [r7, #6]
  // Disables ITs in case they were still enabled
  HAL_TIM_PWM_Stop_IT(timer, TIM_CHANNEL_2);
 8001cb6:	4b18      	ldr	r3, [pc, #96]	; (8001d18 <Update_Timer_Prescaler+0x6c>)
 8001cb8:	681b      	ldr	r3, [r3, #0]
 8001cba:	2104      	movs	r1, #4
 8001cbc:	4618      	mov	r0, r3
 8001cbe:	f003 f911 	bl	8004ee4 <HAL_TIM_PWM_Stop_IT>
  HAL_TIM_Base_Stop_IT(timer);
 8001cc2:	4b15      	ldr	r3, [pc, #84]	; (8001d18 <Update_Timer_Prescaler+0x6c>)
 8001cc4:	681b      	ldr	r3, [r3, #0]
 8001cc6:	4618      	mov	r0, r3
 8001cc8:	f002 ff86 	bl	8004bd8 <HAL_TIM_Base_Stop_IT>

  timer->Init.Prescaler = prescaler;
 8001ccc:	4b12      	ldr	r3, [pc, #72]	; (8001d18 <Update_Timer_Prescaler+0x6c>)
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	88fa      	ldrh	r2, [r7, #6]
 8001cd2:	605a      	str	r2, [r3, #4]
  timer->Init.CounterMode = TIM_COUNTERMODE_UP;
 8001cd4:	4b10      	ldr	r3, [pc, #64]	; (8001d18 <Update_Timer_Prescaler+0x6c>)
 8001cd6:	681b      	ldr	r3, [r3, #0]
 8001cd8:	2200      	movs	r2, #0
 8001cda:	609a      	str	r2, [r3, #8]
  timer->Init.Period = timer->Instance->ARR;
 8001cdc:	4b0e      	ldr	r3, [pc, #56]	; (8001d18 <Update_Timer_Prescaler+0x6c>)
 8001cde:	681b      	ldr	r3, [r3, #0]
 8001ce0:	681a      	ldr	r2, [r3, #0]
 8001ce2:	4b0d      	ldr	r3, [pc, #52]	; (8001d18 <Update_Timer_Prescaler+0x6c>)
 8001ce4:	681b      	ldr	r3, [r3, #0]
 8001ce6:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8001ce8:	60da      	str	r2, [r3, #12]
  timer->Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001cea:	4b0b      	ldr	r3, [pc, #44]	; (8001d18 <Update_Timer_Prescaler+0x6c>)
 8001cec:	681b      	ldr	r3, [r3, #0]
 8001cee:	2200      	movs	r2, #0
 8001cf0:	611a      	str	r2, [r3, #16]
  timer->Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001cf2:	4b09      	ldr	r3, [pc, #36]	; (8001d18 <Update_Timer_Prescaler+0x6c>)
 8001cf4:	681b      	ldr	r3, [r3, #0]
 8001cf6:	2280      	movs	r2, #128	; 0x80
 8001cf8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(timer) != HAL_OK)
 8001cfa:	4b07      	ldr	r3, [pc, #28]	; (8001d18 <Update_Timer_Prescaler+0x6c>)
 8001cfc:	681b      	ldr	r3, [r3, #0]
 8001cfe:	4618      	mov	r0, r3
 8001d00:	f002 feb9 	bl	8004a76 <HAL_TIM_Base_Init>
 8001d04:	4603      	mov	r3, r0
 8001d06:	2b00      	cmp	r3, #0
 8001d08:	d001      	beq.n	8001d0e <Update_Timer_Prescaler+0x62>
  {
    Error_Handler();
 8001d0a:	f000 ff7d 	bl	8002c08 <Error_Handler>
  }
}
 8001d0e:	bf00      	nop
 8001d10:	3708      	adds	r7, #8
 8001d12:	46bd      	mov	sp, r7
 8001d14:	bd80      	pop	{r7, pc}
 8001d16:	bf00      	nop
 8001d18:	20000234 	.word	0x20000234

08001d1c <Update_Timer_PwmWidth>:

void Update_Timer_PwmWidth(uint16_t pulsewidth) {
 8001d1c:	b580      	push	{r7, lr}
 8001d1e:	b08a      	sub	sp, #40	; 0x28
 8001d20:	af00      	add	r7, sp, #0
 8001d22:	4603      	mov	r3, r0
 8001d24:	80fb      	strh	r3, [r7, #6]
  // Disables ITs in case they were still enabled
  HAL_TIM_PWM_Stop_IT(timer, TIM_CHANNEL_2);
 8001d26:	4b17      	ldr	r3, [pc, #92]	; (8001d84 <Update_Timer_PwmWidth+0x68>)
 8001d28:	681b      	ldr	r3, [r3, #0]
 8001d2a:	2104      	movs	r1, #4
 8001d2c:	4618      	mov	r0, r3
 8001d2e:	f003 f8d9 	bl	8004ee4 <HAL_TIM_PWM_Stop_IT>
  HAL_TIM_Base_Stop_IT(timer);
 8001d32:	4b14      	ldr	r3, [pc, #80]	; (8001d84 <Update_Timer_PwmWidth+0x68>)
 8001d34:	681b      	ldr	r3, [r3, #0]
 8001d36:	4618      	mov	r0, r3
 8001d38:	f002 ff4e 	bl	8004bd8 <HAL_TIM_Base_Stop_IT>

  TIM_OC_InitTypeDef sConfigOC = {0};
 8001d3c:	f107 030c 	add.w	r3, r7, #12
 8001d40:	2200      	movs	r2, #0
 8001d42:	601a      	str	r2, [r3, #0]
 8001d44:	605a      	str	r2, [r3, #4]
 8001d46:	609a      	str	r2, [r3, #8]
 8001d48:	60da      	str	r2, [r3, #12]
 8001d4a:	611a      	str	r2, [r3, #16]
 8001d4c:	615a      	str	r2, [r3, #20]
 8001d4e:	619a      	str	r2, [r3, #24]

  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001d50:	2360      	movs	r3, #96	; 0x60
 8001d52:	60fb      	str	r3, [r7, #12]
  // timer counter value after which the pwm output falls to 0 (ex: if autoreload=10 and pulsewidth=5 -> 50% dutycycle)
  sConfigOC.Pulse = pulsewidth;
 8001d54:	88fb      	ldrh	r3, [r7, #6]
 8001d56:	613b      	str	r3, [r7, #16]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001d58:	2300      	movs	r3, #0
 8001d5a:	617b      	str	r3, [r7, #20]
  sConfigOC.OCFastMode = TIM_OCFAST_ENABLE;
 8001d5c:	2304      	movs	r3, #4
 8001d5e:	61fb      	str	r3, [r7, #28]
  if (HAL_TIM_PWM_ConfigChannel(timer, &sConfigOC, TIM_CHANNEL_2) != HAL_OK) // Timer Channel 2
 8001d60:	4b08      	ldr	r3, [pc, #32]	; (8001d84 <Update_Timer_PwmWidth+0x68>)
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	f107 010c 	add.w	r1, r7, #12
 8001d68:	2204      	movs	r2, #4
 8001d6a:	4618      	mov	r0, r3
 8001d6c:	f003 fa74 	bl	8005258 <HAL_TIM_PWM_ConfigChannel>
 8001d70:	4603      	mov	r3, r0
 8001d72:	2b00      	cmp	r3, #0
 8001d74:	d001      	beq.n	8001d7a <Update_Timer_PwmWidth+0x5e>
  {
    Error_Handler();
 8001d76:	f000 ff47 	bl	8002c08 <Error_Handler>
  }
}
 8001d7a:	bf00      	nop
 8001d7c:	3728      	adds	r7, #40	; 0x28
 8001d7e:	46bd      	mov	sp, r7
 8001d80:	bd80      	pop	{r7, pc}
 8001d82:	bf00      	nop
 8001d84:	20000234 	.word	0x20000234

08001d88 <Update_Timer_Autoreload>:

void Update_Timer_Autoreload(uint16_t autoreload) {
 8001d88:	b580      	push	{r7, lr}
 8001d8a:	b082      	sub	sp, #8
 8001d8c:	af00      	add	r7, sp, #0
 8001d8e:	4603      	mov	r3, r0
 8001d90:	80fb      	strh	r3, [r7, #6]
  // Disables ITs in case they were still enabled
  HAL_TIM_PWM_Stop_IT(timer, TIM_CHANNEL_2);
 8001d92:	4b18      	ldr	r3, [pc, #96]	; (8001df4 <Update_Timer_Autoreload+0x6c>)
 8001d94:	681b      	ldr	r3, [r3, #0]
 8001d96:	2104      	movs	r1, #4
 8001d98:	4618      	mov	r0, r3
 8001d9a:	f003 f8a3 	bl	8004ee4 <HAL_TIM_PWM_Stop_IT>
  HAL_TIM_Base_Stop_IT(timer);
 8001d9e:	4b15      	ldr	r3, [pc, #84]	; (8001df4 <Update_Timer_Autoreload+0x6c>)
 8001da0:	681b      	ldr	r3, [r3, #0]
 8001da2:	4618      	mov	r0, r3
 8001da4:	f002 ff18 	bl	8004bd8 <HAL_TIM_Base_Stop_IT>

  timer->Init.Prescaler = timer->Instance->PSC;
 8001da8:	4b12      	ldr	r3, [pc, #72]	; (8001df4 <Update_Timer_Autoreload+0x6c>)
 8001daa:	681b      	ldr	r3, [r3, #0]
 8001dac:	681a      	ldr	r2, [r3, #0]
 8001dae:	4b11      	ldr	r3, [pc, #68]	; (8001df4 <Update_Timer_Autoreload+0x6c>)
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8001db4:	605a      	str	r2, [r3, #4]
  timer->Init.CounterMode = TIM_COUNTERMODE_UP;
 8001db6:	4b0f      	ldr	r3, [pc, #60]	; (8001df4 <Update_Timer_Autoreload+0x6c>)
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	2200      	movs	r2, #0
 8001dbc:	609a      	str	r2, [r3, #8]
  timer->Init.Period = autoreload;
 8001dbe:	4b0d      	ldr	r3, [pc, #52]	; (8001df4 <Update_Timer_Autoreload+0x6c>)
 8001dc0:	681b      	ldr	r3, [r3, #0]
 8001dc2:	88fa      	ldrh	r2, [r7, #6]
 8001dc4:	60da      	str	r2, [r3, #12]
  timer->Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001dc6:	4b0b      	ldr	r3, [pc, #44]	; (8001df4 <Update_Timer_Autoreload+0x6c>)
 8001dc8:	681b      	ldr	r3, [r3, #0]
 8001dca:	2200      	movs	r2, #0
 8001dcc:	611a      	str	r2, [r3, #16]
  timer->Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001dce:	4b09      	ldr	r3, [pc, #36]	; (8001df4 <Update_Timer_Autoreload+0x6c>)
 8001dd0:	681b      	ldr	r3, [r3, #0]
 8001dd2:	2280      	movs	r2, #128	; 0x80
 8001dd4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(timer) != HAL_OK)
 8001dd6:	4b07      	ldr	r3, [pc, #28]	; (8001df4 <Update_Timer_Autoreload+0x6c>)
 8001dd8:	681b      	ldr	r3, [r3, #0]
 8001dda:	4618      	mov	r0, r3
 8001ddc:	f002 fe4b 	bl	8004a76 <HAL_TIM_Base_Init>
 8001de0:	4603      	mov	r3, r0
 8001de2:	2b00      	cmp	r3, #0
 8001de4:	d001      	beq.n	8001dea <Update_Timer_Autoreload+0x62>
  {
    Error_Handler();
 8001de6:	f000 ff0f 	bl	8002c08 <Error_Handler>
  }
}
 8001dea:	bf00      	nop
 8001dec:	3708      	adds	r7, #8
 8001dee:	46bd      	mov	sp, r7
 8001df0:	bd80      	pop	{r7, pc}
 8001df2:	bf00      	nop
 8001df4:	20000234 	.word	0x20000234

08001df8 <send_answer>:
  ******************************************************************************
*/

#include <com_utils.h>

void send_answer(const char* msg, size_t len) {
 8001df8:	b580      	push	{r7, lr}
 8001dfa:	b082      	sub	sp, #8
 8001dfc:	af00      	add	r7, sp, #0
 8001dfe:	6078      	str	r0, [r7, #4]
 8001e00:	6039      	str	r1, [r7, #0]
#ifdef USE_UART
  //while(HAL_DMA_GetState(&hdma_usart2_tx) != HAL_DMA_STATE_READY) ;
  while(HAL_UART_GetState(uart) != HAL_UART_STATE_READY) ;
 8001e02:	bf00      	nop
 8001e04:	4b0a      	ldr	r3, [pc, #40]	; (8001e30 <send_answer+0x38>)
 8001e06:	681b      	ldr	r3, [r3, #0]
 8001e08:	4618      	mov	r0, r3
 8001e0a:	f004 faed 	bl	80063e8 <HAL_UART_GetState>
 8001e0e:	4603      	mov	r3, r0
 8001e10:	2b20      	cmp	r3, #32
 8001e12:	d1f7      	bne.n	8001e04 <send_answer+0xc>
  // Actually does not use DMA TX request as of now because of
  // errors when chaining DMA UART TX requests.
  HAL_UART_Transmit(uart, (const uint8_t *) msg, len, HAL_MAX_DELAY);
 8001e14:	4b06      	ldr	r3, [pc, #24]	; (8001e30 <send_answer+0x38>)
 8001e16:	6818      	ldr	r0, [r3, #0]
 8001e18:	683b      	ldr	r3, [r7, #0]
 8001e1a:	b29a      	uxth	r2, r3
 8001e1c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001e20:	6879      	ldr	r1, [r7, #4]
 8001e22:	f003 ff66 	bl	8005cf2 <HAL_UART_Transmit>
#else
  while(HAL_SPI_GetState(spi) != HAL_SPI_STATE_READY) ;
  HAL_SPI_Transmit(spi, (uint8_t *) msg, len, HAL_MAX_DELAY);
#endif
}
 8001e26:	bf00      	nop
 8001e28:	3708      	adds	r7, #8
 8001e2a:	46bd      	mov	sp, r7
 8001e2c:	bd80      	pop	{r7, pc}
 8001e2e:	bf00      	nop
 8001e30:	20000238 	.word	0x20000238

08001e34 <split_cmds>:

void split_cmds(void)
{
 8001e34:	b580      	push	{r7, lr}
 8001e36:	b082      	sub	sp, #8
 8001e38:	af00      	add	r7, sp, #0
	int i = 0;
 8001e3a:	2300      	movs	r3, #0
 8001e3c:	607b      	str	r3, [r7, #4]
	strcpy((char *) Rx_data_copy, (char *) Rx_data);  // leave RX_data intact
 8001e3e:	490f      	ldr	r1, [pc, #60]	; (8001e7c <split_cmds+0x48>)
 8001e40:	480f      	ldr	r0, [pc, #60]	; (8001e80 <split_cmds+0x4c>)
 8001e42:	f005 f9fe 	bl	8007242 <strcpy>
	char *p = strtok ((char *) Rx_data_copy, ">");
 8001e46:	490f      	ldr	r1, [pc, #60]	; (8001e84 <split_cmds+0x50>)
 8001e48:	480d      	ldr	r0, [pc, #52]	; (8001e80 <split_cmds+0x4c>)
 8001e4a:	f005 fa17 	bl	800727c <strtok>
 8001e4e:	6038      	str	r0, [r7, #0]

	while (p != NULL)
 8001e50:	e00b      	b.n	8001e6a <split_cmds+0x36>
	{
		cmds[i++] = p;
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	1c5a      	adds	r2, r3, #1
 8001e56:	607a      	str	r2, [r7, #4]
 8001e58:	490b      	ldr	r1, [pc, #44]	; (8001e88 <split_cmds+0x54>)
 8001e5a:	683a      	ldr	r2, [r7, #0]
 8001e5c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		p = strtok (NULL, ">");
 8001e60:	4908      	ldr	r1, [pc, #32]	; (8001e84 <split_cmds+0x50>)
 8001e62:	2000      	movs	r0, #0
 8001e64:	f005 fa0a 	bl	800727c <strtok>
 8001e68:	6038      	str	r0, [r7, #0]
	while (p != NULL)
 8001e6a:	683b      	ldr	r3, [r7, #0]
 8001e6c:	2b00      	cmp	r3, #0
 8001e6e:	d1f0      	bne.n	8001e52 <split_cmds+0x1e>
	}
}
 8001e70:	bf00      	nop
 8001e72:	bf00      	nop
 8001e74:	3708      	adds	r7, #8
 8001e76:	46bd      	mov	sp, r7
 8001e78:	bd80      	pop	{r7, pc}
 8001e7a:	bf00      	nop
 8001e7c:	20000188 	.word	0x20000188
 8001e80:	200001c8 	.word	0x200001c8
 8001e84:	0800910c 	.word	0x0800910c
 8001e88:	20000208 	.word	0x20000208

08001e8c <send_ok>:

void send_ok(void)
{
 8001e8c:	b580      	push	{r7, lr}
 8001e8e:	af00      	add	r7, sp, #0
  send_answer("OK\r\n", 4);
 8001e90:	2104      	movs	r1, #4
 8001e92:	4802      	ldr	r0, [pc, #8]	; (8001e9c <send_ok+0x10>)
 8001e94:	f7ff ffb0 	bl	8001df8 <send_answer>
}
 8001e98:	bf00      	nop
 8001e9a:	bd80      	pop	{r7, pc}
 8001e9c:	08009110 	.word	0x08009110

08001ea0 <FLASH_continuous_start>:
  0x0807FFFF
};



void FLASH_continuous_start(void) {
 8001ea0:	b580      	push	{r7, lr}
 8001ea2:	b082      	sub	sp, #8
 8001ea4:	af00      	add	r7, sp, #0
  // configure context structure
  if (cmd_is(2, "erase", 5)) {
 8001ea6:	2205      	movs	r2, #5
 8001ea8:	4940      	ldr	r1, [pc, #256]	; (8001fac <FLASH_continuous_start+0x10c>)
 8001eaa:	2002      	movs	r0, #2
 8001eac:	f7ff fee2 	bl	8001c74 <cmd_is>
 8001eb0:	4603      	mov	r3, r0
 8001eb2:	2b00      	cmp	r3, #0
 8001eb4:	d00c      	beq.n	8001ed0 <FLASH_continuous_start+0x30>
    // START>FLASH>erase>sector
    flash_op_context.is_erase = 1;
 8001eb6:	4b3e      	ldr	r3, [pc, #248]	; (8001fb0 <FLASH_continuous_start+0x110>)
 8001eb8:	2201      	movs	r2, #1
 8001eba:	705a      	strb	r2, [r3, #1]

    flash_op_context.sector = atoi(cmds[3]);
 8001ebc:	4b3d      	ldr	r3, [pc, #244]	; (8001fb4 <FLASH_continuous_start+0x114>)
 8001ebe:	68db      	ldr	r3, [r3, #12]
 8001ec0:	4618      	mov	r0, r3
 8001ec2:	f005 f8e9 	bl	8007098 <atoi>
 8001ec6:	4603      	mov	r3, r0
 8001ec8:	b2da      	uxtb	r2, r3
 8001eca:	4b39      	ldr	r3, [pc, #228]	; (8001fb0 <FLASH_continuous_start+0x110>)
 8001ecc:	741a      	strb	r2, [r3, #16]
 8001ece:	e050      	b.n	8001f72 <FLASH_continuous_start+0xd2>
  }
  else {
    if (cmd_is(3, "trig", 4)) {
 8001ed0:	2204      	movs	r2, #4
 8001ed2:	4939      	ldr	r1, [pc, #228]	; (8001fb8 <FLASH_continuous_start+0x118>)
 8001ed4:	2003      	movs	r0, #3
 8001ed6:	f7ff fecd 	bl	8001c74 <cmd_is>
 8001eda:	4603      	mov	r3, r0
 8001edc:	2b00      	cmp	r3, #0
 8001ede:	d003      	beq.n	8001ee8 <FLASH_continuous_start+0x48>
      flash_op_context.do_trig = 1;
 8001ee0:	4b33      	ldr	r3, [pc, #204]	; (8001fb0 <FLASH_continuous_start+0x110>)
 8001ee2:	2201      	movs	r2, #1
 8001ee4:	745a      	strb	r2, [r3, #17]
 8001ee6:	e002      	b.n	8001eee <FLASH_continuous_start+0x4e>
    }
    else {
      flash_op_context.do_trig = 0;
 8001ee8:	4b31      	ldr	r3, [pc, #196]	; (8001fb0 <FLASH_continuous_start+0x110>)
 8001eea:	2200      	movs	r2, #0
 8001eec:	745a      	strb	r2, [r3, #17]
    }

    char *addr_str = cmds[4];
 8001eee:	4b31      	ldr	r3, [pc, #196]	; (8001fb4 <FLASH_continuous_start+0x114>)
 8001ef0:	691b      	ldr	r3, [r3, #16]
 8001ef2:	607b      	str	r3, [r7, #4]
    str2num(addr_str, (uint32_t *) &(flash_op_context.addr), "%8x");
 8001ef4:	4a31      	ldr	r2, [pc, #196]	; (8001fbc <FLASH_continuous_start+0x11c>)
 8001ef6:	4932      	ldr	r1, [pc, #200]	; (8001fc0 <FLASH_continuous_start+0x120>)
 8001ef8:	6878      	ldr	r0, [r7, #4]
 8001efa:	f000 fc09 	bl	8002710 <str2num>

    if (cmd_is(2, "write", 5)) {
 8001efe:	2205      	movs	r2, #5
 8001f00:	4930      	ldr	r1, [pc, #192]	; (8001fc4 <FLASH_continuous_start+0x124>)
 8001f02:	2002      	movs	r0, #2
 8001f04:	f7ff feb6 	bl	8001c74 <cmd_is>
 8001f08:	4603      	mov	r3, r0
 8001f0a:	2b00      	cmp	r3, #0
 8001f0c:	d017      	beq.n	8001f3e <FLASH_continuous_start+0x9e>
      // START>FLASH>write>trig>0xaddr>0xdata>span
      flash_op_context.is_write = 1;
 8001f0e:	4b28      	ldr	r3, [pc, #160]	; (8001fb0 <FLASH_continuous_start+0x110>)
 8001f10:	2201      	movs	r2, #1
 8001f12:	701a      	strb	r2, [r3, #0]
      flash_op_context.is_erase = 0;
 8001f14:	4b26      	ldr	r3, [pc, #152]	; (8001fb0 <FLASH_continuous_start+0x110>)
 8001f16:	2200      	movs	r2, #0
 8001f18:	705a      	strb	r2, [r3, #1]

      char *data_str = cmds[5];
 8001f1a:	4b26      	ldr	r3, [pc, #152]	; (8001fb4 <FLASH_continuous_start+0x114>)
 8001f1c:	695b      	ldr	r3, [r3, #20]
 8001f1e:	603b      	str	r3, [r7, #0]
      str2num(data_str, &(flash_op_context.data), "%8x");
 8001f20:	4a26      	ldr	r2, [pc, #152]	; (8001fbc <FLASH_continuous_start+0x11c>)
 8001f22:	4929      	ldr	r1, [pc, #164]	; (8001fc8 <FLASH_continuous_start+0x128>)
 8001f24:	6838      	ldr	r0, [r7, #0]
 8001f26:	f000 fbf3 	bl	8002710 <str2num>
      flash_op_context.span = atoi(cmds[5]);
 8001f2a:	4b22      	ldr	r3, [pc, #136]	; (8001fb4 <FLASH_continuous_start+0x114>)
 8001f2c:	695b      	ldr	r3, [r3, #20]
 8001f2e:	4618      	mov	r0, r3
 8001f30:	f005 f8b2 	bl	8007098 <atoi>
 8001f34:	4603      	mov	r3, r0
 8001f36:	461a      	mov	r2, r3
 8001f38:	4b1d      	ldr	r3, [pc, #116]	; (8001fb0 <FLASH_continuous_start+0x110>)
 8001f3a:	605a      	str	r2, [r3, #4]
 8001f3c:	e019      	b.n	8001f72 <FLASH_continuous_start+0xd2>
    }
    else if (cmd_is(2, "read", 4)) {
 8001f3e:	2204      	movs	r2, #4
 8001f40:	4922      	ldr	r1, [pc, #136]	; (8001fcc <FLASH_continuous_start+0x12c>)
 8001f42:	2002      	movs	r0, #2
 8001f44:	f7ff fe96 	bl	8001c74 <cmd_is>
 8001f48:	4603      	mov	r3, r0
 8001f4a:	2b00      	cmp	r3, #0
 8001f4c:	d011      	beq.n	8001f72 <FLASH_continuous_start+0xd2>
      // START>FLASH>read>trig>0xaddr>span
      flash_op_context.is_write = 0;
 8001f4e:	4b18      	ldr	r3, [pc, #96]	; (8001fb0 <FLASH_continuous_start+0x110>)
 8001f50:	2200      	movs	r2, #0
 8001f52:	701a      	strb	r2, [r3, #0]
      flash_op_context.is_erase = 0;
 8001f54:	4b16      	ldr	r3, [pc, #88]	; (8001fb0 <FLASH_continuous_start+0x110>)
 8001f56:	2200      	movs	r2, #0
 8001f58:	705a      	strb	r2, [r3, #1]

      flash_op_context.data = 0;
 8001f5a:	4b15      	ldr	r3, [pc, #84]	; (8001fb0 <FLASH_continuous_start+0x110>)
 8001f5c:	2200      	movs	r2, #0
 8001f5e:	609a      	str	r2, [r3, #8]
      flash_op_context.span = atoi(cmds[5]);
 8001f60:	4b14      	ldr	r3, [pc, #80]	; (8001fb4 <FLASH_continuous_start+0x114>)
 8001f62:	695b      	ldr	r3, [r3, #20]
 8001f64:	4618      	mov	r0, r3
 8001f66:	f005 f897 	bl	8007098 <atoi>
 8001f6a:	4603      	mov	r3, r0
 8001f6c:	461a      	mov	r2, r3
 8001f6e:	4b10      	ldr	r3, [pc, #64]	; (8001fb0 <FLASH_continuous_start+0x110>)
 8001f70:	605a      	str	r2, [r3, #4]
    }
  }

  flash_op_context.configured = 1;
 8001f72:	4b0f      	ldr	r3, [pc, #60]	; (8001fb0 <FLASH_continuous_start+0x110>)
 8001f74:	2201      	movs	r2, #1
 8001f76:	749a      	strb	r2, [r3, #18]

  // start timer ITs
  HAL_TIM_PWM_Init(timer);
 8001f78:	4b15      	ldr	r3, [pc, #84]	; (8001fd0 <FLASH_continuous_start+0x130>)
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	4618      	mov	r0, r3
 8001f7e:	f002 fe5a 	bl	8004c36 <HAL_TIM_PWM_Init>
  HAL_TIM_PWM_Start_IT(timer, TIM_CHANNEL_1);
 8001f82:	4b13      	ldr	r3, [pc, #76]	; (8001fd0 <FLASH_continuous_start+0x130>)
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	2100      	movs	r1, #0
 8001f88:	4618      	mov	r0, r3
 8001f8a:	f002 fead 	bl	8004ce8 <HAL_TIM_PWM_Start_IT>
  HAL_TIM_PWM_Start_IT(timer, TIM_CHANNEL_2);
 8001f8e:	4b10      	ldr	r3, [pc, #64]	; (8001fd0 <FLASH_continuous_start+0x130>)
 8001f90:	681b      	ldr	r3, [r3, #0]
 8001f92:	2104      	movs	r1, #4
 8001f94:	4618      	mov	r0, r3
 8001f96:	f002 fea7 	bl	8004ce8 <HAL_TIM_PWM_Start_IT>
  HAL_TIM_Base_Start_IT(timer);
 8001f9a:	4b0d      	ldr	r3, [pc, #52]	; (8001fd0 <FLASH_continuous_start+0x130>)
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	4618      	mov	r0, r3
 8001fa0:	f002 fdb8 	bl	8004b14 <HAL_TIM_Base_Start_IT>
}
 8001fa4:	bf00      	nop
 8001fa6:	3708      	adds	r7, #8
 8001fa8:	46bd      	mov	sp, r7
 8001faa:	bd80      	pop	{r7, pc}
 8001fac:	08009130 	.word	0x08009130
 8001fb0:	20000240 	.word	0x20000240
 8001fb4:	20000208 	.word	0x20000208
 8001fb8:	08009138 	.word	0x08009138
 8001fbc:	08009140 	.word	0x08009140
 8001fc0:	2000024c 	.word	0x2000024c
 8001fc4:	08009144 	.word	0x08009144
 8001fc8:	20000248 	.word	0x20000248
 8001fcc:	0800914c 	.word	0x0800914c
 8001fd0:	20000234 	.word	0x20000234

08001fd4 <FLASH_oneshot>:

void FLASH_oneshot(void) {
 8001fd4:	b580      	push	{r7, lr}
 8001fd6:	b082      	sub	sp, #8
 8001fd8:	af00      	add	r7, sp, #0
  // configure context structure
  flash_op_context.configured = 1;
 8001fda:	4b36      	ldr	r3, [pc, #216]	; (80020b4 <FLASH_oneshot+0xe0>)
 8001fdc:	2201      	movs	r2, #1
 8001fde:	749a      	strb	r2, [r3, #18]

  if (cmd_is(2, "erase", 5)) {
 8001fe0:	2205      	movs	r2, #5
 8001fe2:	4935      	ldr	r1, [pc, #212]	; (80020b8 <FLASH_oneshot+0xe4>)
 8001fe4:	2002      	movs	r0, #2
 8001fe6:	f7ff fe45 	bl	8001c74 <cmd_is>
 8001fea:	4603      	mov	r3, r0
 8001fec:	2b00      	cmp	r3, #0
 8001fee:	d00c      	beq.n	800200a <FLASH_oneshot+0x36>
    // ONESHOT>FLASH>erase>sector
    flash_op_context.sector = atoi(cmds[3]);
 8001ff0:	4b32      	ldr	r3, [pc, #200]	; (80020bc <FLASH_oneshot+0xe8>)
 8001ff2:	68db      	ldr	r3, [r3, #12]
 8001ff4:	4618      	mov	r0, r3
 8001ff6:	f005 f84f 	bl	8007098 <atoi>
 8001ffa:	4603      	mov	r3, r0
 8001ffc:	b2da      	uxtb	r2, r3
 8001ffe:	4b2d      	ldr	r3, [pc, #180]	; (80020b4 <FLASH_oneshot+0xe0>)
 8002000:	741a      	strb	r2, [r3, #16]

    FLASH_erase(1);
 8002002:	2001      	movs	r0, #1
 8002004:	f000 f902 	bl	800220c <FLASH_erase>
      flash_op_context.span = atoi(cmds[5]);

      FLASH_read(1);
    }
  }
}
 8002008:	e050      	b.n	80020ac <FLASH_oneshot+0xd8>
    if (cmd_is(3, "trig", 4)) {
 800200a:	2204      	movs	r2, #4
 800200c:	492c      	ldr	r1, [pc, #176]	; (80020c0 <FLASH_oneshot+0xec>)
 800200e:	2003      	movs	r0, #3
 8002010:	f7ff fe30 	bl	8001c74 <cmd_is>
 8002014:	4603      	mov	r3, r0
 8002016:	2b00      	cmp	r3, #0
 8002018:	d003      	beq.n	8002022 <FLASH_oneshot+0x4e>
      flash_op_context.do_trig = 1;
 800201a:	4b26      	ldr	r3, [pc, #152]	; (80020b4 <FLASH_oneshot+0xe0>)
 800201c:	2201      	movs	r2, #1
 800201e:	745a      	strb	r2, [r3, #17]
 8002020:	e002      	b.n	8002028 <FLASH_oneshot+0x54>
      flash_op_context.do_trig = 0;
 8002022:	4b24      	ldr	r3, [pc, #144]	; (80020b4 <FLASH_oneshot+0xe0>)
 8002024:	2200      	movs	r2, #0
 8002026:	745a      	strb	r2, [r3, #17]
    char *addr_str = cmds[4];
 8002028:	4b24      	ldr	r3, [pc, #144]	; (80020bc <FLASH_oneshot+0xe8>)
 800202a:	691b      	ldr	r3, [r3, #16]
 800202c:	607b      	str	r3, [r7, #4]
    str2num(addr_str, (uint32_t *) &(flash_op_context.addr), "%8x");
 800202e:	4a25      	ldr	r2, [pc, #148]	; (80020c4 <FLASH_oneshot+0xf0>)
 8002030:	4925      	ldr	r1, [pc, #148]	; (80020c8 <FLASH_oneshot+0xf4>)
 8002032:	6878      	ldr	r0, [r7, #4]
 8002034:	f000 fb6c 	bl	8002710 <str2num>
    if (cmd_is(2, "write", 5)) {
 8002038:	2205      	movs	r2, #5
 800203a:	4924      	ldr	r1, [pc, #144]	; (80020cc <FLASH_oneshot+0xf8>)
 800203c:	2002      	movs	r0, #2
 800203e:	f7ff fe19 	bl	8001c74 <cmd_is>
 8002042:	4603      	mov	r3, r0
 8002044:	2b00      	cmp	r3, #0
 8002046:	d017      	beq.n	8002078 <FLASH_oneshot+0xa4>
      flash_op_context.is_write = 1;
 8002048:	4b1a      	ldr	r3, [pc, #104]	; (80020b4 <FLASH_oneshot+0xe0>)
 800204a:	2201      	movs	r2, #1
 800204c:	701a      	strb	r2, [r3, #0]
      char *data_str = cmds[5];
 800204e:	4b1b      	ldr	r3, [pc, #108]	; (80020bc <FLASH_oneshot+0xe8>)
 8002050:	695b      	ldr	r3, [r3, #20]
 8002052:	603b      	str	r3, [r7, #0]
      str2num(data_str, &(flash_op_context.data), "%8x");
 8002054:	4a1b      	ldr	r2, [pc, #108]	; (80020c4 <FLASH_oneshot+0xf0>)
 8002056:	491e      	ldr	r1, [pc, #120]	; (80020d0 <FLASH_oneshot+0xfc>)
 8002058:	6838      	ldr	r0, [r7, #0]
 800205a:	f000 fb59 	bl	8002710 <str2num>
      flash_op_context.span = atoi(cmds[6]);
 800205e:	4b17      	ldr	r3, [pc, #92]	; (80020bc <FLASH_oneshot+0xe8>)
 8002060:	699b      	ldr	r3, [r3, #24]
 8002062:	4618      	mov	r0, r3
 8002064:	f005 f818 	bl	8007098 <atoi>
 8002068:	4603      	mov	r3, r0
 800206a:	461a      	mov	r2, r3
 800206c:	4b11      	ldr	r3, [pc, #68]	; (80020b4 <FLASH_oneshot+0xe0>)
 800206e:	605a      	str	r2, [r3, #4]
      FLASH_write(1);
 8002070:	2001      	movs	r0, #1
 8002072:	f000 f831 	bl	80020d8 <FLASH_write>
}
 8002076:	e019      	b.n	80020ac <FLASH_oneshot+0xd8>
    else if (cmd_is(2, "read", 4)) {
 8002078:	2204      	movs	r2, #4
 800207a:	4916      	ldr	r1, [pc, #88]	; (80020d4 <FLASH_oneshot+0x100>)
 800207c:	2002      	movs	r0, #2
 800207e:	f7ff fdf9 	bl	8001c74 <cmd_is>
 8002082:	4603      	mov	r3, r0
 8002084:	2b00      	cmp	r3, #0
 8002086:	d011      	beq.n	80020ac <FLASH_oneshot+0xd8>
      flash_op_context.is_write = 0;
 8002088:	4b0a      	ldr	r3, [pc, #40]	; (80020b4 <FLASH_oneshot+0xe0>)
 800208a:	2200      	movs	r2, #0
 800208c:	701a      	strb	r2, [r3, #0]
      flash_op_context.data = 0;
 800208e:	4b09      	ldr	r3, [pc, #36]	; (80020b4 <FLASH_oneshot+0xe0>)
 8002090:	2200      	movs	r2, #0
 8002092:	609a      	str	r2, [r3, #8]
      flash_op_context.span = atoi(cmds[5]);
 8002094:	4b09      	ldr	r3, [pc, #36]	; (80020bc <FLASH_oneshot+0xe8>)
 8002096:	695b      	ldr	r3, [r3, #20]
 8002098:	4618      	mov	r0, r3
 800209a:	f004 fffd 	bl	8007098 <atoi>
 800209e:	4603      	mov	r3, r0
 80020a0:	461a      	mov	r2, r3
 80020a2:	4b04      	ldr	r3, [pc, #16]	; (80020b4 <FLASH_oneshot+0xe0>)
 80020a4:	605a      	str	r2, [r3, #4]
      FLASH_read(1);
 80020a6:	2001      	movs	r0, #1
 80020a8:	f000 f842 	bl	8002130 <FLASH_read>
}
 80020ac:	bf00      	nop
 80020ae:	3708      	adds	r7, #8
 80020b0:	46bd      	mov	sp, r7
 80020b2:	bd80      	pop	{r7, pc}
 80020b4:	20000240 	.word	0x20000240
 80020b8:	08009130 	.word	0x08009130
 80020bc:	20000208 	.word	0x20000208
 80020c0:	08009138 	.word	0x08009138
 80020c4:	08009140 	.word	0x08009140
 80020c8:	2000024c 	.word	0x2000024c
 80020cc:	08009144 	.word	0x08009144
 80020d0:	20000248 	.word	0x20000248
 80020d4:	0800914c 	.word	0x0800914c

080020d8 <FLASH_write>:

// ====================================================================

void FLASH_write(uint8_t verbose) {
 80020d8:	b580      	push	{r7, lr}
 80020da:	b082      	sub	sp, #8
 80020dc:	af00      	add	r7, sp, #0
 80020de:	4603      	mov	r3, r0
 80020e0:	71fb      	strb	r3, [r7, #7]
  if (flash_op_context.configured == 0) {
 80020e2:	4b11      	ldr	r3, [pc, #68]	; (8002128 <FLASH_write+0x50>)
 80020e4:	7c9b      	ldrb	r3, [r3, #18]
 80020e6:	2b00      	cmp	r3, #0
 80020e8:	d107      	bne.n	80020fa <FLASH_write+0x22>
    if (verbose)
 80020ea:	79fb      	ldrb	r3, [r7, #7]
 80020ec:	2b00      	cmp	r3, #0
 80020ee:	d017      	beq.n	8002120 <FLASH_write+0x48>
      send_answer("Error: undefined flash op context\r\n", 34);
 80020f0:	2122      	movs	r1, #34	; 0x22
 80020f2:	480e      	ldr	r0, [pc, #56]	; (800212c <FLASH_write+0x54>)
 80020f4:	f7ff fe80 	bl	8001df8 <send_answer>

    flash_op_context.configured = 0; // clear context
    if (verbose)
      send_ok();
  }
}
 80020f8:	e012      	b.n	8002120 <FLASH_write+0x48>
    FPEC_Program(flash_op_context.addr, (uint32_t) flash_op_context.data, flash_op_context.do_trig, flash_op_context.span);
 80020fa:	4b0b      	ldr	r3, [pc, #44]	; (8002128 <FLASH_write+0x50>)
 80020fc:	68d8      	ldr	r0, [r3, #12]
 80020fe:	4b0a      	ldr	r3, [pc, #40]	; (8002128 <FLASH_write+0x50>)
 8002100:	6899      	ldr	r1, [r3, #8]
 8002102:	4b09      	ldr	r3, [pc, #36]	; (8002128 <FLASH_write+0x50>)
 8002104:	7c5b      	ldrb	r3, [r3, #17]
 8002106:	b29a      	uxth	r2, r3
 8002108:	4b07      	ldr	r3, [pc, #28]	; (8002128 <FLASH_write+0x50>)
 800210a:	685b      	ldr	r3, [r3, #4]
 800210c:	f7fe fa50 	bl	80005b0 <FPEC_Program>
    flash_op_context.configured = 0; // clear context
 8002110:	4b05      	ldr	r3, [pc, #20]	; (8002128 <FLASH_write+0x50>)
 8002112:	2200      	movs	r2, #0
 8002114:	749a      	strb	r2, [r3, #18]
    if (verbose)
 8002116:	79fb      	ldrb	r3, [r7, #7]
 8002118:	2b00      	cmp	r3, #0
 800211a:	d001      	beq.n	8002120 <FLASH_write+0x48>
      send_ok();
 800211c:	f7ff feb6 	bl	8001e8c <send_ok>
}
 8002120:	bf00      	nop
 8002122:	3708      	adds	r7, #8
 8002124:	46bd      	mov	sp, r7
 8002126:	bd80      	pop	{r7, pc}
 8002128:	20000240 	.word	0x20000240
 800212c:	08009154 	.word	0x08009154

08002130 <FLASH_read>:

void FLASH_read(uint8_t verbose) {
 8002130:	b580      	push	{r7, lr}
 8002132:	b088      	sub	sp, #32
 8002134:	af00      	add	r7, sp, #0
 8002136:	4603      	mov	r3, r0
 8002138:	71fb      	strb	r3, [r7, #7]
  if (flash_op_context.configured == 0) {
 800213a:	4b31      	ldr	r3, [pc, #196]	; (8002200 <FLASH_read+0xd0>)
 800213c:	7c9b      	ldrb	r3, [r3, #18]
 800213e:	2b00      	cmp	r3, #0
 8002140:	d107      	bne.n	8002152 <FLASH_read+0x22>
    if (verbose)
 8002142:	79fb      	ldrb	r3, [r7, #7]
 8002144:	2b00      	cmp	r3, #0
 8002146:	d056      	beq.n	80021f6 <FLASH_read+0xc6>
      send_answer("Error: undefined flash op context\r\n", 34);
 8002148:	2122      	movs	r1, #34	; 0x22
 800214a:	482e      	ldr	r0, [pc, #184]	; (8002204 <FLASH_read+0xd4>)
 800214c:	f7ff fe54 	bl	8001df8 <send_answer>

    // Send the value read back to UART
    if (verbose)
      send_answer(read_value_str, sizeof(read_value_str));
  }
}
 8002150:	e051      	b.n	80021f6 <FLASH_read+0xc6>
    if (flash_op_context.do_trig)
 8002152:	4b2b      	ldr	r3, [pc, #172]	; (8002200 <FLASH_read+0xd0>)
 8002154:	7c5b      	ldrb	r3, [r3, #17]
 8002156:	2b00      	cmp	r3, #0
 8002158:	d026      	beq.n	80021a8 <FLASH_read+0x78>
      ASM_TRIGGER_HIGH();
 800215a:	f244 0302 	movw	r3, #16386	; 0x4002
 800215e:	ea4f 4303 	mov.w	r3, r3, lsl #16
 8002162:	f04f 0280 	mov.w	r2, #128	; 0x80
 8002166:	619a      	str	r2, [r3, #24]
      __asm("NOP");
 8002168:	bf00      	nop
      __asm("NOP");
 800216a:	bf00      	nop
      for (i = 0; i < flash_op_context.span; i++)
 800216c:	2300      	movs	r3, #0
 800216e:	61fb      	str	r3, [r7, #28]
 8002170:	e00a      	b.n	8002188 <FLASH_read+0x58>
        flash_op_context.data = *((volatile uint32_t*) (flash_op_context.addr + 4 * i));
 8002172:	4b23      	ldr	r3, [pc, #140]	; (8002200 <FLASH_read+0xd0>)
 8002174:	68da      	ldr	r2, [r3, #12]
 8002176:	69fb      	ldr	r3, [r7, #28]
 8002178:	011b      	lsls	r3, r3, #4
 800217a:	4413      	add	r3, r2
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	4a20      	ldr	r2, [pc, #128]	; (8002200 <FLASH_read+0xd0>)
 8002180:	6093      	str	r3, [r2, #8]
      for (i = 0; i < flash_op_context.span; i++)
 8002182:	69fb      	ldr	r3, [r7, #28]
 8002184:	3301      	adds	r3, #1
 8002186:	61fb      	str	r3, [r7, #28]
 8002188:	4b1d      	ldr	r3, [pc, #116]	; (8002200 <FLASH_read+0xd0>)
 800218a:	685b      	ldr	r3, [r3, #4]
 800218c:	69fa      	ldr	r2, [r7, #28]
 800218e:	429a      	cmp	r2, r3
 8002190:	d3ef      	bcc.n	8002172 <FLASH_read+0x42>
      __asm("NOP");
 8002192:	bf00      	nop
      ASM_TRIGGER_LOW();
 8002194:	f244 0302 	movw	r3, #16386	; 0x4002
 8002198:	ea4f 4303 	mov.w	r3, r3, lsl #16
 800219c:	f04f 0280 	mov.w	r2, #128	; 0x80
 80021a0:	ea4f 4202 	mov.w	r2, r2, lsl #16
 80021a4:	619a      	str	r2, [r3, #24]
 80021a6:	e012      	b.n	80021ce <FLASH_read+0x9e>
      for (i = 0; i < flash_op_context.span; i++)
 80021a8:	2300      	movs	r3, #0
 80021aa:	61bb      	str	r3, [r7, #24]
 80021ac:	e00a      	b.n	80021c4 <FLASH_read+0x94>
        flash_op_context.data = *((volatile uint32_t*) (flash_op_context.addr + 4 * i));
 80021ae:	4b14      	ldr	r3, [pc, #80]	; (8002200 <FLASH_read+0xd0>)
 80021b0:	68da      	ldr	r2, [r3, #12]
 80021b2:	69bb      	ldr	r3, [r7, #24]
 80021b4:	011b      	lsls	r3, r3, #4
 80021b6:	4413      	add	r3, r2
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	4a11      	ldr	r2, [pc, #68]	; (8002200 <FLASH_read+0xd0>)
 80021bc:	6093      	str	r3, [r2, #8]
      for (i = 0; i < flash_op_context.span; i++)
 80021be:	69bb      	ldr	r3, [r7, #24]
 80021c0:	3301      	adds	r3, #1
 80021c2:	61bb      	str	r3, [r7, #24]
 80021c4:	4b0e      	ldr	r3, [pc, #56]	; (8002200 <FLASH_read+0xd0>)
 80021c6:	685b      	ldr	r3, [r3, #4]
 80021c8:	69ba      	ldr	r2, [r7, #24]
 80021ca:	429a      	cmp	r2, r3
 80021cc:	d3ef      	bcc.n	80021ae <FLASH_read+0x7e>
    sprintf(read_value_str, "%08X\r\n", (unsigned int) flash_op_context.data);
 80021ce:	4b0c      	ldr	r3, [pc, #48]	; (8002200 <FLASH_read+0xd0>)
 80021d0:	689a      	ldr	r2, [r3, #8]
 80021d2:	f107 030c 	add.w	r3, r7, #12
 80021d6:	490c      	ldr	r1, [pc, #48]	; (8002208 <FLASH_read+0xd8>)
 80021d8:	4618      	mov	r0, r3
 80021da:	f004 ffa1 	bl	8007120 <siprintf>
    flash_op_context.configured = 0; // clear context
 80021de:	4b08      	ldr	r3, [pc, #32]	; (8002200 <FLASH_read+0xd0>)
 80021e0:	2200      	movs	r2, #0
 80021e2:	749a      	strb	r2, [r3, #18]
    if (verbose)
 80021e4:	79fb      	ldrb	r3, [r7, #7]
 80021e6:	2b00      	cmp	r3, #0
 80021e8:	d005      	beq.n	80021f6 <FLASH_read+0xc6>
      send_answer(read_value_str, sizeof(read_value_str));
 80021ea:	f107 030c 	add.w	r3, r7, #12
 80021ee:	210b      	movs	r1, #11
 80021f0:	4618      	mov	r0, r3
 80021f2:	f7ff fe01 	bl	8001df8 <send_answer>
}
 80021f6:	bf00      	nop
 80021f8:	3720      	adds	r7, #32
 80021fa:	46bd      	mov	sp, r7
 80021fc:	bd80      	pop	{r7, pc}
 80021fe:	bf00      	nop
 8002200:	20000240 	.word	0x20000240
 8002204:	08009154 	.word	0x08009154
 8002208:	08009178 	.word	0x08009178

0800220c <FLASH_erase>:

void FLASH_erase(uint8_t verbose) {
 800220c:	b580      	push	{r7, lr}
 800220e:	b082      	sub	sp, #8
 8002210:	af00      	add	r7, sp, #0
 8002212:	4603      	mov	r3, r0
 8002214:	71fb      	strb	r3, [r7, #7]
  // sector in [0; 7]
  if (7 < flash_op_context.sector) {
 8002216:	4b0a      	ldr	r3, [pc, #40]	; (8002240 <FLASH_erase+0x34>)
 8002218:	7c1b      	ldrb	r3, [r3, #16]
 800221a:	2b07      	cmp	r3, #7
 800221c:	d902      	bls.n	8002224 <FLASH_erase+0x18>
    flash_op_context.sector = 7;
 800221e:	4b08      	ldr	r3, [pc, #32]	; (8002240 <FLASH_erase+0x34>)
 8002220:	2207      	movs	r2, #7
 8002222:	741a      	strb	r2, [r3, #16]
  }

  FPEC_SectorErase(flash_op_context.sector);
 8002224:	4b06      	ldr	r3, [pc, #24]	; (8002240 <FLASH_erase+0x34>)
 8002226:	7c1b      	ldrb	r3, [r3, #16]
 8002228:	4618      	mov	r0, r3
 800222a:	f7fe f9b3 	bl	8000594 <FPEC_SectorErase>

  if (verbose)
 800222e:	79fb      	ldrb	r3, [r7, #7]
 8002230:	2b00      	cmp	r3, #0
 8002232:	d001      	beq.n	8002238 <FLASH_erase+0x2c>
    send_ok();
 8002234:	f7ff fe2a 	bl	8001e8c <send_ok>
}
 8002238:	bf00      	nop
 800223a:	3708      	adds	r7, #8
 800223c:	46bd      	mov	sp, r7
 800223e:	bd80      	pop	{r7, pc}
 8002240:	20000240 	.word	0x20000240

08002244 <LED_OFF>:
/**
  * @brief  This function is responsible for resetting PIN3 (LED).
  * @author Raphael Viera (raphael.viera@emse.fr)
  */
void LED_OFF(void)
{
 8002244:	b580      	push	{r7, lr}
 8002246:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8002248:	2200      	movs	r2, #0
 800224a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800224e:	4802      	ldr	r0, [pc, #8]	; (8002258 <LED_OFF+0x14>)
 8002250:	f001 ff16 	bl	8004080 <HAL_GPIO_WritePin>
}
 8002254:	bf00      	nop
 8002256:	bd80      	pop	{r7, pc}
 8002258:	40020400 	.word	0x40020400

0800225c <LED_ON>:
/**
  * @brief  This function is responsible for setting PIN3 (LED).
  * @author Raphael Viera (raphael.viera@emse.fr)
  */
void LED_ON(void)
{
 800225c:	b580      	push	{r7, lr}
 800225e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_SET);
 8002260:	2201      	movs	r2, #1
 8002262:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002266:	4802      	ldr	r0, [pc, #8]	; (8002270 <LED_ON+0x14>)
 8002268:	f001 ff0a 	bl	8004080 <HAL_GPIO_WritePin>
}
 800226c:	bf00      	nop
 800226e:	bd80      	pop	{r7, pc}
 8002270:	40020400 	.word	0x40020400

08002274 <trigger_high>:
/**
  * @brief  This function is responsible for setting the trigger.
  * @author Raphael Viera (raphael.viera@emse.fr)
  */
void trigger_high(uint32_t n_nops)
{
 8002274:	b580      	push	{r7, lr}
 8002276:	b082      	sub	sp, #8
 8002278:	af00      	add	r7, sp, #0
 800227a:	6078      	str	r0, [r7, #4]
    HAL_GPIO_WritePin(TRIG_OUT0_GPIO_Port, TRIG_OUT0_Pin, GPIO_PIN_SET);
 800227c:	2201      	movs	r2, #1
 800227e:	2140      	movs	r1, #64	; 0x40
 8002280:	4804      	ldr	r0, [pc, #16]	; (8002294 <trigger_high+0x20>)
 8002282:	f001 fefd 	bl	8004080 <HAL_GPIO_WritePin>
    do_NOP(n_nops);
 8002286:	6878      	ldr	r0, [r7, #4]
 8002288:	f000 fa2c 	bl	80026e4 <do_NOP>
}
 800228c:	bf00      	nop
 800228e:	3708      	adds	r7, #8
 8002290:	46bd      	mov	sp, r7
 8002292:	bd80      	pop	{r7, pc}
 8002294:	40020400 	.word	0x40020400

08002298 <trigger_low>:
/**
  * @brief  This function is responsible for resetting the trigger.
  * @author Raphael Viera (raphael.viera@emse.fr)
  */
void trigger_low(uint32_t n_nops)
{
 8002298:	b580      	push	{r7, lr}
 800229a:	b082      	sub	sp, #8
 800229c:	af00      	add	r7, sp, #0
 800229e:	6078      	str	r0, [r7, #4]
    do_NOP(n_nops);
 80022a0:	6878      	ldr	r0, [r7, #4]
 80022a2:	f000 fa1f 	bl	80026e4 <do_NOP>
    HAL_GPIO_WritePin(TRIG_OUT0_GPIO_Port, TRIG_OUT0_Pin, GPIO_PIN_RESET);
 80022a6:	2200      	movs	r2, #0
 80022a8:	2140      	movs	r1, #64	; 0x40
 80022aa:	4803      	ldr	r0, [pc, #12]	; (80022b8 <trigger_low+0x20>)
 80022ac:	f001 fee8 	bl	8004080 <HAL_GPIO_WritePin>
}
 80022b0:	bf00      	nop
 80022b2:	3708      	adds	r7, #8
 80022b4:	46bd      	mov	sp, r7
 80022b6:	bd80      	pop	{r7, pc}
 80022b8:	40020400 	.word	0x40020400

080022bc <SRAM_continuous_start>:

#include "sram_operation.h"

struct SRAM_op_context sram_op_context = {0, 0, 0, 0, 0, 0, 0};

void SRAM_continuous_start(void) {
 80022bc:	b580      	push	{r7, lr}
 80022be:	b084      	sub	sp, #16
 80022c0:	af00      	add	r7, sp, #0
  // configure context structure
  if (cmd_is(3, "trig", 4)) {
 80022c2:	2204      	movs	r2, #4
 80022c4:	4937      	ldr	r1, [pc, #220]	; (80023a4 <SRAM_continuous_start+0xe8>)
 80022c6:	2003      	movs	r0, #3
 80022c8:	f7ff fcd4 	bl	8001c74 <cmd_is>
 80022cc:	4603      	mov	r3, r0
 80022ce:	2b00      	cmp	r3, #0
 80022d0:	d003      	beq.n	80022da <SRAM_continuous_start+0x1e>
    sram_op_context.do_trig = 1;
 80022d2:	4b35      	ldr	r3, [pc, #212]	; (80023a8 <SRAM_continuous_start+0xec>)
 80022d4:	2201      	movs	r2, #1
 80022d6:	751a      	strb	r2, [r3, #20]
 80022d8:	e002      	b.n	80022e0 <SRAM_continuous_start+0x24>
  }
  else {
    sram_op_context.do_trig = 0;
 80022da:	4b33      	ldr	r3, [pc, #204]	; (80023a8 <SRAM_continuous_start+0xec>)
 80022dc:	2200      	movs	r2, #0
 80022de:	751a      	strb	r2, [r3, #20]
  }

  sram_op_context.span = atoi(cmds[4]);
 80022e0:	4b32      	ldr	r3, [pc, #200]	; (80023ac <SRAM_continuous_start+0xf0>)
 80022e2:	691b      	ldr	r3, [r3, #16]
 80022e4:	4618      	mov	r0, r3
 80022e6:	f004 fed7 	bl	8007098 <atoi>
 80022ea:	4603      	mov	r3, r0
 80022ec:	461a      	mov	r2, r3
 80022ee:	4b2e      	ldr	r3, [pc, #184]	; (80023a8 <SRAM_continuous_start+0xec>)
 80022f0:	605a      	str	r2, [r3, #4]
  sram_op_context.nb_nops = atoi(cmds[5]);
 80022f2:	4b2e      	ldr	r3, [pc, #184]	; (80023ac <SRAM_continuous_start+0xf0>)
 80022f4:	695b      	ldr	r3, [r3, #20]
 80022f6:	4618      	mov	r0, r3
 80022f8:	f004 fece 	bl	8007098 <atoi>
 80022fc:	4603      	mov	r3, r0
 80022fe:	461a      	mov	r2, r3
 8002300:	4b29      	ldr	r3, [pc, #164]	; (80023a8 <SRAM_continuous_start+0xec>)
 8002302:	611a      	str	r2, [r3, #16]

  char *addr_str = cmds[6];
 8002304:	4b29      	ldr	r3, [pc, #164]	; (80023ac <SRAM_continuous_start+0xf0>)
 8002306:	699b      	ldr	r3, [r3, #24]
 8002308:	60fb      	str	r3, [r7, #12]
  str2num(addr_str, (uint32_t *) &(sram_op_context.addr), "%8x");
 800230a:	4a29      	ldr	r2, [pc, #164]	; (80023b0 <SRAM_continuous_start+0xf4>)
 800230c:	4929      	ldr	r1, [pc, #164]	; (80023b4 <SRAM_continuous_start+0xf8>)
 800230e:	68f8      	ldr	r0, [r7, #12]
 8002310:	f000 f9fe 	bl	8002710 <str2num>

  if (cmd_is(2, "write", 5)) {
 8002314:	2205      	movs	r2, #5
 8002316:	4928      	ldr	r1, [pc, #160]	; (80023b8 <SRAM_continuous_start+0xfc>)
 8002318:	2002      	movs	r0, #2
 800231a:	f7ff fcab 	bl	8001c74 <cmd_is>
 800231e:	4603      	mov	r3, r0
 8002320:	2b00      	cmp	r3, #0
 8002322:	d00b      	beq.n	800233c <SRAM_continuous_start+0x80>
    // START>SRAM>write>trig>span>nb_nops>0xaddr>0xdata
    sram_op_context.is_write = 1;
 8002324:	4b20      	ldr	r3, [pc, #128]	; (80023a8 <SRAM_continuous_start+0xec>)
 8002326:	2201      	movs	r2, #1
 8002328:	701a      	strb	r2, [r3, #0]

    char *data_str = cmds[7];
 800232a:	4b20      	ldr	r3, [pc, #128]	; (80023ac <SRAM_continuous_start+0xf0>)
 800232c:	69db      	ldr	r3, [r3, #28]
 800232e:	607b      	str	r3, [r7, #4]
    str2num(data_str, &(sram_op_context.data), "%8x");
 8002330:	4a1f      	ldr	r2, [pc, #124]	; (80023b0 <SRAM_continuous_start+0xf4>)
 8002332:	4922      	ldr	r1, [pc, #136]	; (80023bc <SRAM_continuous_start+0x100>)
 8002334:	6878      	ldr	r0, [r7, #4]
 8002336:	f000 f9eb 	bl	8002710 <str2num>
 800233a:	e015      	b.n	8002368 <SRAM_continuous_start+0xac>
  }
  else if (cmd_is(2, "read", 4)) {
 800233c:	2204      	movs	r2, #4
 800233e:	4920      	ldr	r1, [pc, #128]	; (80023c0 <SRAM_continuous_start+0x104>)
 8002340:	2002      	movs	r0, #2
 8002342:	f7ff fc97 	bl	8001c74 <cmd_is>
 8002346:	4603      	mov	r3, r0
 8002348:	2b00      	cmp	r3, #0
 800234a:	d00d      	beq.n	8002368 <SRAM_continuous_start+0xac>
    // START>SRAM>read>trig>span>nb_nops>0xaddr
    sram_op_context.is_write = 0;
 800234c:	4b16      	ldr	r3, [pc, #88]	; (80023a8 <SRAM_continuous_start+0xec>)
 800234e:	2200      	movs	r2, #0
 8002350:	701a      	strb	r2, [r3, #0]

    char *data_str = cmds[7];
 8002352:	4b16      	ldr	r3, [pc, #88]	; (80023ac <SRAM_continuous_start+0xf0>)
 8002354:	69db      	ldr	r3, [r3, #28]
 8002356:	60bb      	str	r3, [r7, #8]
    str2num(data_str, &(sram_op_context.data), "%8x");
 8002358:	4a15      	ldr	r2, [pc, #84]	; (80023b0 <SRAM_continuous_start+0xf4>)
 800235a:	4918      	ldr	r1, [pc, #96]	; (80023bc <SRAM_continuous_start+0x100>)
 800235c:	68b8      	ldr	r0, [r7, #8]
 800235e:	f000 f9d7 	bl	8002710 <str2num>
    sram_op_context.data = 0;
 8002362:	4b11      	ldr	r3, [pc, #68]	; (80023a8 <SRAM_continuous_start+0xec>)
 8002364:	2200      	movs	r2, #0
 8002366:	609a      	str	r2, [r3, #8]
  }
  sram_op_context.configured = 1;
 8002368:	4b0f      	ldr	r3, [pc, #60]	; (80023a8 <SRAM_continuous_start+0xec>)
 800236a:	2201      	movs	r2, #1
 800236c:	755a      	strb	r2, [r3, #21]

  // start timer ITs
  HAL_TIM_PWM_Init(timer);
 800236e:	4b15      	ldr	r3, [pc, #84]	; (80023c4 <SRAM_continuous_start+0x108>)
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	4618      	mov	r0, r3
 8002374:	f002 fc5f 	bl	8004c36 <HAL_TIM_PWM_Init>
  HAL_TIM_PWM_Start_IT(timer, TIM_CHANNEL_1);
 8002378:	4b12      	ldr	r3, [pc, #72]	; (80023c4 <SRAM_continuous_start+0x108>)
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	2100      	movs	r1, #0
 800237e:	4618      	mov	r0, r3
 8002380:	f002 fcb2 	bl	8004ce8 <HAL_TIM_PWM_Start_IT>
  HAL_TIM_PWM_Start_IT(timer, TIM_CHANNEL_2);
 8002384:	4b0f      	ldr	r3, [pc, #60]	; (80023c4 <SRAM_continuous_start+0x108>)
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	2104      	movs	r1, #4
 800238a:	4618      	mov	r0, r3
 800238c:	f002 fcac 	bl	8004ce8 <HAL_TIM_PWM_Start_IT>
  HAL_TIM_Base_Start_IT(timer);
 8002390:	4b0c      	ldr	r3, [pc, #48]	; (80023c4 <SRAM_continuous_start+0x108>)
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	4618      	mov	r0, r3
 8002396:	f002 fbbd 	bl	8004b14 <HAL_TIM_Base_Start_IT>
}
 800239a:	bf00      	nop
 800239c:	3710      	adds	r7, #16
 800239e:	46bd      	mov	sp, r7
 80023a0:	bd80      	pop	{r7, pc}
 80023a2:	bf00      	nop
 80023a4:	08009180 	.word	0x08009180
 80023a8:	20000254 	.word	0x20000254
 80023ac:	20000208 	.word	0x20000208
 80023b0:	08009188 	.word	0x08009188
 80023b4:	20000260 	.word	0x20000260
 80023b8:	0800918c 	.word	0x0800918c
 80023bc:	2000025c 	.word	0x2000025c
 80023c0:	08009194 	.word	0x08009194
 80023c4:	20000234 	.word	0x20000234

080023c8 <SRAM_oneshot>:

void SRAM_oneshot(void) {
 80023c8:	b580      	push	{r7, lr}
 80023ca:	b084      	sub	sp, #16
 80023cc:	af00      	add	r7, sp, #0
  // configure context structure
  if (cmd_is(3, "trig", 4)) {
 80023ce:	2204      	movs	r2, #4
 80023d0:	492f      	ldr	r1, [pc, #188]	; (8002490 <SRAM_oneshot+0xc8>)
 80023d2:	2003      	movs	r0, #3
 80023d4:	f7ff fc4e 	bl	8001c74 <cmd_is>
 80023d8:	4603      	mov	r3, r0
 80023da:	2b00      	cmp	r3, #0
 80023dc:	d003      	beq.n	80023e6 <SRAM_oneshot+0x1e>
    sram_op_context.do_trig = 1;
 80023de:	4b2d      	ldr	r3, [pc, #180]	; (8002494 <SRAM_oneshot+0xcc>)
 80023e0:	2201      	movs	r2, #1
 80023e2:	751a      	strb	r2, [r3, #20]
 80023e4:	e002      	b.n	80023ec <SRAM_oneshot+0x24>
  }
  else {
    sram_op_context.do_trig = 0;
 80023e6:	4b2b      	ldr	r3, [pc, #172]	; (8002494 <SRAM_oneshot+0xcc>)
 80023e8:	2200      	movs	r2, #0
 80023ea:	751a      	strb	r2, [r3, #20]
  }

  sram_op_context.span = atoi(cmds[4]);
 80023ec:	4b2a      	ldr	r3, [pc, #168]	; (8002498 <SRAM_oneshot+0xd0>)
 80023ee:	691b      	ldr	r3, [r3, #16]
 80023f0:	4618      	mov	r0, r3
 80023f2:	f004 fe51 	bl	8007098 <atoi>
 80023f6:	4603      	mov	r3, r0
 80023f8:	461a      	mov	r2, r3
 80023fa:	4b26      	ldr	r3, [pc, #152]	; (8002494 <SRAM_oneshot+0xcc>)
 80023fc:	605a      	str	r2, [r3, #4]
  sram_op_context.nb_nops = atoi(cmds[5]);
 80023fe:	4b26      	ldr	r3, [pc, #152]	; (8002498 <SRAM_oneshot+0xd0>)
 8002400:	695b      	ldr	r3, [r3, #20]
 8002402:	4618      	mov	r0, r3
 8002404:	f004 fe48 	bl	8007098 <atoi>
 8002408:	4603      	mov	r3, r0
 800240a:	461a      	mov	r2, r3
 800240c:	4b21      	ldr	r3, [pc, #132]	; (8002494 <SRAM_oneshot+0xcc>)
 800240e:	611a      	str	r2, [r3, #16]

  char *addr_str = cmds[6];
 8002410:	4b21      	ldr	r3, [pc, #132]	; (8002498 <SRAM_oneshot+0xd0>)
 8002412:	699b      	ldr	r3, [r3, #24]
 8002414:	60fb      	str	r3, [r7, #12]
  str2num(addr_str, (uint32_t *) &(sram_op_context.addr), "%8x");
 8002416:	4a21      	ldr	r2, [pc, #132]	; (800249c <SRAM_oneshot+0xd4>)
 8002418:	4921      	ldr	r1, [pc, #132]	; (80024a0 <SRAM_oneshot+0xd8>)
 800241a:	68f8      	ldr	r0, [r7, #12]
 800241c:	f000 f978 	bl	8002710 <str2num>

  sram_op_context.configured = 1;
 8002420:	4b1c      	ldr	r3, [pc, #112]	; (8002494 <SRAM_oneshot+0xcc>)
 8002422:	2201      	movs	r2, #1
 8002424:	755a      	strb	r2, [r3, #21]

  if (cmd_is(2, "write", 5)) {
 8002426:	2205      	movs	r2, #5
 8002428:	491e      	ldr	r1, [pc, #120]	; (80024a4 <SRAM_oneshot+0xdc>)
 800242a:	2002      	movs	r0, #2
 800242c:	f7ff fc22 	bl	8001c74 <cmd_is>
 8002430:	4603      	mov	r3, r0
 8002432:	2b00      	cmp	r3, #0
 8002434:	d00e      	beq.n	8002454 <SRAM_oneshot+0x8c>
    // ONESHOT>SRAM>write>trig>span>nb_nops>0xaddr>0xdata
    sram_op_context.is_write = 1;
 8002436:	4b17      	ldr	r3, [pc, #92]	; (8002494 <SRAM_oneshot+0xcc>)
 8002438:	2201      	movs	r2, #1
 800243a:	701a      	strb	r2, [r3, #0]

    char *data_str = cmds[7];
 800243c:	4b16      	ldr	r3, [pc, #88]	; (8002498 <SRAM_oneshot+0xd0>)
 800243e:	69db      	ldr	r3, [r3, #28]
 8002440:	607b      	str	r3, [r7, #4]
    str2num(data_str, &(sram_op_context.data), "%8x");
 8002442:	4a16      	ldr	r2, [pc, #88]	; (800249c <SRAM_oneshot+0xd4>)
 8002444:	4918      	ldr	r1, [pc, #96]	; (80024a8 <SRAM_oneshot+0xe0>)
 8002446:	6878      	ldr	r0, [r7, #4]
 8002448:	f000 f962 	bl	8002710 <str2num>

    SRAM_write(1);
 800244c:	2001      	movs	r0, #1
 800244e:	f000 f82f 	bl	80024b0 <SRAM_write>
    str2num(data_str, &(sram_op_context.data), "%8x");
    sram_op_context.data = 0;

    SRAM_read(1);
  }
}
 8002452:	e018      	b.n	8002486 <SRAM_oneshot+0xbe>
  else if (cmd_is(2, "read", 4)) {
 8002454:	2204      	movs	r2, #4
 8002456:	4915      	ldr	r1, [pc, #84]	; (80024ac <SRAM_oneshot+0xe4>)
 8002458:	2002      	movs	r0, #2
 800245a:	f7ff fc0b 	bl	8001c74 <cmd_is>
 800245e:	4603      	mov	r3, r0
 8002460:	2b00      	cmp	r3, #0
 8002462:	d010      	beq.n	8002486 <SRAM_oneshot+0xbe>
    sram_op_context.is_write = 0;
 8002464:	4b0b      	ldr	r3, [pc, #44]	; (8002494 <SRAM_oneshot+0xcc>)
 8002466:	2200      	movs	r2, #0
 8002468:	701a      	strb	r2, [r3, #0]
    char *data_str = cmds[7];
 800246a:	4b0b      	ldr	r3, [pc, #44]	; (8002498 <SRAM_oneshot+0xd0>)
 800246c:	69db      	ldr	r3, [r3, #28]
 800246e:	60bb      	str	r3, [r7, #8]
    str2num(data_str, &(sram_op_context.data), "%8x");
 8002470:	4a0a      	ldr	r2, [pc, #40]	; (800249c <SRAM_oneshot+0xd4>)
 8002472:	490d      	ldr	r1, [pc, #52]	; (80024a8 <SRAM_oneshot+0xe0>)
 8002474:	68b8      	ldr	r0, [r7, #8]
 8002476:	f000 f94b 	bl	8002710 <str2num>
    sram_op_context.data = 0;
 800247a:	4b06      	ldr	r3, [pc, #24]	; (8002494 <SRAM_oneshot+0xcc>)
 800247c:	2200      	movs	r2, #0
 800247e:	609a      	str	r2, [r3, #8]
    SRAM_read(1);
 8002480:	2001      	movs	r0, #1
 8002482:	f000 f8b7 	bl	80025f4 <SRAM_read>
}
 8002486:	bf00      	nop
 8002488:	3710      	adds	r7, #16
 800248a:	46bd      	mov	sp, r7
 800248c:	bd80      	pop	{r7, pc}
 800248e:	bf00      	nop
 8002490:	08009180 	.word	0x08009180
 8002494:	20000254 	.word	0x20000254
 8002498:	20000208 	.word	0x20000208
 800249c:	08009188 	.word	0x08009188
 80024a0:	20000260 	.word	0x20000260
 80024a4:	0800918c 	.word	0x0800918c
 80024a8:	2000025c 	.word	0x2000025c
 80024ac:	08009194 	.word	0x08009194

080024b0 <SRAM_write>:

// ====================================================================

void SRAM_write(uint8_t verbose) {
 80024b0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80024b4:	b08c      	sub	sp, #48	; 0x30
 80024b6:	af00      	add	r7, sp, #0
 80024b8:	4603      	mov	r3, r0
 80024ba:	77fb      	strb	r3, [r7, #31]
  uint64_t i;
  uint64_t j;
  if (sram_op_context.configured == 0) {
 80024bc:	4b4b      	ldr	r3, [pc, #300]	; (80025ec <SRAM_write+0x13c>)
 80024be:	7d5b      	ldrb	r3, [r3, #21]
 80024c0:	2b00      	cmp	r3, #0
 80024c2:	d108      	bne.n	80024d6 <SRAM_write+0x26>
    if (verbose)
 80024c4:	7ffb      	ldrb	r3, [r7, #31]
 80024c6:	2b00      	cmp	r3, #0
 80024c8:	f000 808a 	beq.w	80025e0 <SRAM_write+0x130>
      send_answer("Error: undefined sram op context\r\n", 34);
 80024cc:	2122      	movs	r1, #34	; 0x22
 80024ce:	4848      	ldr	r0, [pc, #288]	; (80025f0 <SRAM_write+0x140>)
 80024d0:	f7ff fc92 	bl	8001df8 <send_answer>
    sram_op_context.configured = 0; // clear context
    if (verbose) {
      send_ok();
    }
  }
}
 80024d4:	e084      	b.n	80025e0 <SRAM_write+0x130>
    if (sram_op_context.do_trig)
 80024d6:	4b45      	ldr	r3, [pc, #276]	; (80025ec <SRAM_write+0x13c>)
 80024d8:	7d1b      	ldrb	r3, [r3, #20]
 80024da:	2b00      	cmp	r3, #0
 80024dc:	d054      	beq.n	8002588 <SRAM_write+0xd8>
      for(i = 0; i < sram_op_context.span; ++i) {
 80024de:	f04f 0200 	mov.w	r2, #0
 80024e2:	f04f 0300 	mov.w	r3, #0
 80024e6:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
 80024ea:	e041      	b.n	8002570 <SRAM_write+0xc0>
        ASM_TRIGGER_HIGH();
 80024ec:	f244 0302 	movw	r3, #16386	; 0x4002
 80024f0:	ea4f 4303 	mov.w	r3, r3, lsl #16
 80024f4:	f04f 0280 	mov.w	r2, #128	; 0x80
 80024f8:	619a      	str	r2, [r3, #24]
        for(j = 0; j < sram_op_context.nb_nops; ++j) {
 80024fa:	f04f 0200 	mov.w	r2, #0
 80024fe:	f04f 0300 	mov.w	r3, #0
 8002502:	e9c7 2308 	strd	r2, r3, [r7, #32]
 8002506:	e00b      	b.n	8002520 <SRAM_write+0x70>
          __asm("NOP");
 8002508:	bf00      	nop
        for(j = 0; j < sram_op_context.nb_nops; ++j) {
 800250a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800250e:	1c51      	adds	r1, r2, #1
 8002510:	6139      	str	r1, [r7, #16]
 8002512:	f143 0300 	adc.w	r3, r3, #0
 8002516:	617b      	str	r3, [r7, #20]
 8002518:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 800251c:	e9c7 3408 	strd	r3, r4, [r7, #32]
 8002520:	4b32      	ldr	r3, [pc, #200]	; (80025ec <SRAM_write+0x13c>)
 8002522:	691b      	ldr	r3, [r3, #16]
 8002524:	2200      	movs	r2, #0
 8002526:	469a      	mov	sl, r3
 8002528:	4693      	mov	fp, r2
 800252a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800252e:	4552      	cmp	r2, sl
 8002530:	eb73 030b 	sbcs.w	r3, r3, fp
 8002534:	d3e8      	bcc.n	8002508 <SRAM_write+0x58>
        *(sram_op_context.addr + i) = sram_op_context.data;
 8002536:	4b2d      	ldr	r3, [pc, #180]	; (80025ec <SRAM_write+0x13c>)
 8002538:	68da      	ldr	r2, [r3, #12]
 800253a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800253c:	009b      	lsls	r3, r3, #2
 800253e:	4413      	add	r3, r2
 8002540:	4a2a      	ldr	r2, [pc, #168]	; (80025ec <SRAM_write+0x13c>)
 8002542:	6892      	ldr	r2, [r2, #8]
 8002544:	601a      	str	r2, [r3, #0]
        __asm("NOP");
 8002546:	bf00      	nop
        ASM_TRIGGER_LOW();
 8002548:	f244 0302 	movw	r3, #16386	; 0x4002
 800254c:	ea4f 4303 	mov.w	r3, r3, lsl #16
 8002550:	f04f 0280 	mov.w	r2, #128	; 0x80
 8002554:	ea4f 4202 	mov.w	r2, r2, lsl #16
 8002558:	619a      	str	r2, [r3, #24]
      for(i = 0; i < sram_op_context.span; ++i) {
 800255a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800255e:	1c51      	adds	r1, r2, #1
 8002560:	60b9      	str	r1, [r7, #8]
 8002562:	f143 0300 	adc.w	r3, r3, #0
 8002566:	60fb      	str	r3, [r7, #12]
 8002568:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 800256c:	e9c7 340a 	strd	r3, r4, [r7, #40]	; 0x28
 8002570:	4b1e      	ldr	r3, [pc, #120]	; (80025ec <SRAM_write+0x13c>)
 8002572:	685b      	ldr	r3, [r3, #4]
 8002574:	2200      	movs	r2, #0
 8002576:	4698      	mov	r8, r3
 8002578:	4691      	mov	r9, r2
 800257a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800257e:	4542      	cmp	r2, r8
 8002580:	eb73 0309 	sbcs.w	r3, r3, r9
 8002584:	d3b2      	bcc.n	80024ec <SRAM_write+0x3c>
 8002586:	e023      	b.n	80025d0 <SRAM_write+0x120>
      for(i = 0; i < sram_op_context.span; ++i) {
 8002588:	f04f 0200 	mov.w	r2, #0
 800258c:	f04f 0300 	mov.w	r3, #0
 8002590:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
 8002594:	e012      	b.n	80025bc <SRAM_write+0x10c>
        *(sram_op_context.addr + i) = sram_op_context.data;
 8002596:	4b15      	ldr	r3, [pc, #84]	; (80025ec <SRAM_write+0x13c>)
 8002598:	68da      	ldr	r2, [r3, #12]
 800259a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800259c:	009b      	lsls	r3, r3, #2
 800259e:	4413      	add	r3, r2
 80025a0:	4a12      	ldr	r2, [pc, #72]	; (80025ec <SRAM_write+0x13c>)
 80025a2:	6892      	ldr	r2, [r2, #8]
 80025a4:	601a      	str	r2, [r3, #0]
      for(i = 0; i < sram_op_context.span; ++i) {
 80025a6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80025aa:	1c51      	adds	r1, r2, #1
 80025ac:	6039      	str	r1, [r7, #0]
 80025ae:	f143 0300 	adc.w	r3, r3, #0
 80025b2:	607b      	str	r3, [r7, #4]
 80025b4:	e9d7 2300 	ldrd	r2, r3, [r7]
 80025b8:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
 80025bc:	4b0b      	ldr	r3, [pc, #44]	; (80025ec <SRAM_write+0x13c>)
 80025be:	685b      	ldr	r3, [r3, #4]
 80025c0:	2200      	movs	r2, #0
 80025c2:	461c      	mov	r4, r3
 80025c4:	4615      	mov	r5, r2
 80025c6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80025ca:	42a2      	cmp	r2, r4
 80025cc:	41ab      	sbcs	r3, r5
 80025ce:	d3e2      	bcc.n	8002596 <SRAM_write+0xe6>
    sram_op_context.configured = 0; // clear context
 80025d0:	4b06      	ldr	r3, [pc, #24]	; (80025ec <SRAM_write+0x13c>)
 80025d2:	2200      	movs	r2, #0
 80025d4:	755a      	strb	r2, [r3, #21]
    if (verbose) {
 80025d6:	7ffb      	ldrb	r3, [r7, #31]
 80025d8:	2b00      	cmp	r3, #0
 80025da:	d001      	beq.n	80025e0 <SRAM_write+0x130>
      send_ok();
 80025dc:	f7ff fc56 	bl	8001e8c <send_ok>
}
 80025e0:	bf00      	nop
 80025e2:	3730      	adds	r7, #48	; 0x30
 80025e4:	46bd      	mov	sp, r7
 80025e6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80025ea:	bf00      	nop
 80025ec:	20000254 	.word	0x20000254
 80025f0:	0800919c 	.word	0x0800919c

080025f4 <SRAM_read>:

void SRAM_read(uint8_t verbose) {
 80025f4:	b580      	push	{r7, lr}
 80025f6:	b088      	sub	sp, #32
 80025f8:	af00      	add	r7, sp, #0
 80025fa:	4603      	mov	r3, r0
 80025fc:	71fb      	strb	r3, [r7, #7]
  int i, j;
  if (sram_op_context.configured == 0) {
 80025fe:	4b36      	ldr	r3, [pc, #216]	; (80026d8 <SRAM_read+0xe4>)
 8002600:	7d5b      	ldrb	r3, [r3, #21]
 8002602:	2b00      	cmp	r3, #0
 8002604:	d107      	bne.n	8002616 <SRAM_read+0x22>
    if (verbose)
 8002606:	79fb      	ldrb	r3, [r7, #7]
 8002608:	2b00      	cmp	r3, #0
 800260a:	d060      	beq.n	80026ce <SRAM_read+0xda>
      send_answer("Error: undefined sram op context\r\n", 34);
 800260c:	2122      	movs	r1, #34	; 0x22
 800260e:	4833      	ldr	r0, [pc, #204]	; (80026dc <SRAM_read+0xe8>)
 8002610:	f7ff fbf2 	bl	8001df8 <send_answer>
    if (verbose) {
      send_answer(read_value_str, sizeof(read_value_str));
    }

  }
}
 8002614:	e05b      	b.n	80026ce <SRAM_read+0xda>
    if (sram_op_context.do_trig)
 8002616:	4b30      	ldr	r3, [pc, #192]	; (80026d8 <SRAM_read+0xe4>)
 8002618:	7d1b      	ldrb	r3, [r3, #20]
 800261a:	2b00      	cmp	r3, #0
 800261c:	d030      	beq.n	8002680 <SRAM_read+0x8c>
      for(i = 0; i < sram_op_context.span; ++i) {
 800261e:	2300      	movs	r3, #0
 8002620:	61fb      	str	r3, [r7, #28]
 8002622:	e027      	b.n	8002674 <SRAM_read+0x80>
        ASM_TRIGGER_HIGH();
 8002624:	f244 0302 	movw	r3, #16386	; 0x4002
 8002628:	ea4f 4303 	mov.w	r3, r3, lsl #16
 800262c:	f04f 0280 	mov.w	r2, #128	; 0x80
 8002630:	619a      	str	r2, [r3, #24]
        for(j = 0; j < sram_op_context.nb_nops; ++j) {
 8002632:	2300      	movs	r3, #0
 8002634:	61bb      	str	r3, [r7, #24]
 8002636:	e003      	b.n	8002640 <SRAM_read+0x4c>
          __asm("NOP");
 8002638:	bf00      	nop
        for(j = 0; j < sram_op_context.nb_nops; ++j) {
 800263a:	69bb      	ldr	r3, [r7, #24]
 800263c:	3301      	adds	r3, #1
 800263e:	61bb      	str	r3, [r7, #24]
 8002640:	4b25      	ldr	r3, [pc, #148]	; (80026d8 <SRAM_read+0xe4>)
 8002642:	691a      	ldr	r2, [r3, #16]
 8002644:	69bb      	ldr	r3, [r7, #24]
 8002646:	429a      	cmp	r2, r3
 8002648:	d8f6      	bhi.n	8002638 <SRAM_read+0x44>
        sram_op_context.data = *(sram_op_context.addr + i);
 800264a:	4b23      	ldr	r3, [pc, #140]	; (80026d8 <SRAM_read+0xe4>)
 800264c:	68da      	ldr	r2, [r3, #12]
 800264e:	69fb      	ldr	r3, [r7, #28]
 8002650:	009b      	lsls	r3, r3, #2
 8002652:	4413      	add	r3, r2
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	4a20      	ldr	r2, [pc, #128]	; (80026d8 <SRAM_read+0xe4>)
 8002658:	6093      	str	r3, [r2, #8]
        __asm("NOP");
 800265a:	bf00      	nop
        ASM_TRIGGER_LOW();
 800265c:	f244 0302 	movw	r3, #16386	; 0x4002
 8002660:	ea4f 4303 	mov.w	r3, r3, lsl #16
 8002664:	f04f 0280 	mov.w	r2, #128	; 0x80
 8002668:	ea4f 4202 	mov.w	r2, r2, lsl #16
 800266c:	619a      	str	r2, [r3, #24]
      for(i = 0; i < sram_op_context.span; ++i) {
 800266e:	69fb      	ldr	r3, [r7, #28]
 8002670:	3301      	adds	r3, #1
 8002672:	61fb      	str	r3, [r7, #28]
 8002674:	4b18      	ldr	r3, [pc, #96]	; (80026d8 <SRAM_read+0xe4>)
 8002676:	685a      	ldr	r2, [r3, #4]
 8002678:	69fb      	ldr	r3, [r7, #28]
 800267a:	429a      	cmp	r2, r3
 800267c:	d8d2      	bhi.n	8002624 <SRAM_read+0x30>
 800267e:	e012      	b.n	80026a6 <SRAM_read+0xb2>
      for(i = 0; i < sram_op_context.span; ++i) {
 8002680:	2300      	movs	r3, #0
 8002682:	61fb      	str	r3, [r7, #28]
 8002684:	e00a      	b.n	800269c <SRAM_read+0xa8>
        sram_op_context.data = *(sram_op_context.addr + i);
 8002686:	4b14      	ldr	r3, [pc, #80]	; (80026d8 <SRAM_read+0xe4>)
 8002688:	68da      	ldr	r2, [r3, #12]
 800268a:	69fb      	ldr	r3, [r7, #28]
 800268c:	009b      	lsls	r3, r3, #2
 800268e:	4413      	add	r3, r2
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	4a11      	ldr	r2, [pc, #68]	; (80026d8 <SRAM_read+0xe4>)
 8002694:	6093      	str	r3, [r2, #8]
      for(i = 0; i < sram_op_context.span; ++i) {
 8002696:	69fb      	ldr	r3, [r7, #28]
 8002698:	3301      	adds	r3, #1
 800269a:	61fb      	str	r3, [r7, #28]
 800269c:	4b0e      	ldr	r3, [pc, #56]	; (80026d8 <SRAM_read+0xe4>)
 800269e:	685a      	ldr	r2, [r3, #4]
 80026a0:	69fb      	ldr	r3, [r7, #28]
 80026a2:	429a      	cmp	r2, r3
 80026a4:	d8ef      	bhi.n	8002686 <SRAM_read+0x92>
    sprintf(read_value_str, "%08X\r\n", (unsigned int) sram_op_context.data);
 80026a6:	4b0c      	ldr	r3, [pc, #48]	; (80026d8 <SRAM_read+0xe4>)
 80026a8:	689a      	ldr	r2, [r3, #8]
 80026aa:	f107 030c 	add.w	r3, r7, #12
 80026ae:	490c      	ldr	r1, [pc, #48]	; (80026e0 <SRAM_read+0xec>)
 80026b0:	4618      	mov	r0, r3
 80026b2:	f004 fd35 	bl	8007120 <siprintf>
    sram_op_context.configured = 0; // clear context
 80026b6:	4b08      	ldr	r3, [pc, #32]	; (80026d8 <SRAM_read+0xe4>)
 80026b8:	2200      	movs	r2, #0
 80026ba:	755a      	strb	r2, [r3, #21]
    if (verbose) {
 80026bc:	79fb      	ldrb	r3, [r7, #7]
 80026be:	2b00      	cmp	r3, #0
 80026c0:	d005      	beq.n	80026ce <SRAM_read+0xda>
      send_answer(read_value_str, sizeof(read_value_str));
 80026c2:	f107 030c 	add.w	r3, r7, #12
 80026c6:	210b      	movs	r1, #11
 80026c8:	4618      	mov	r0, r3
 80026ca:	f7ff fb95 	bl	8001df8 <send_answer>
}
 80026ce:	bf00      	nop
 80026d0:	3720      	adds	r7, #32
 80026d2:	46bd      	mov	sp, r7
 80026d4:	bd80      	pop	{r7, pc}
 80026d6:	bf00      	nop
 80026d8:	20000254 	.word	0x20000254
 80026dc:	0800919c 	.word	0x0800919c
 80026e0:	080091c0 	.word	0x080091c0

080026e4 <do_NOP>:
/**
  * @brief  This function is responsible for calling NOP commands.
  * @author Raphael Viera (raphael.viera@emse.fr)
  */
void do_NOP(uint32_t ntimes)
{
 80026e4:	b480      	push	{r7}
 80026e6:	b085      	sub	sp, #20
 80026e8:	af00      	add	r7, sp, #0
 80026ea:	6078      	str	r0, [r7, #4]
	int i;

	for (i = 1; i <= ntimes; ++i)
 80026ec:	2301      	movs	r3, #1
 80026ee:	60fb      	str	r3, [r7, #12]
 80026f0:	e003      	b.n	80026fa <do_NOP+0x16>
	{
		__asm("NOP");
 80026f2:	bf00      	nop
	for (i = 1; i <= ntimes; ++i)
 80026f4:	68fb      	ldr	r3, [r7, #12]
 80026f6:	3301      	adds	r3, #1
 80026f8:	60fb      	str	r3, [r7, #12]
 80026fa:	68fb      	ldr	r3, [r7, #12]
 80026fc:	687a      	ldr	r2, [r7, #4]
 80026fe:	429a      	cmp	r2, r3
 8002700:	d2f7      	bcs.n	80026f2 <do_NOP+0xe>
	}
}
 8002702:	bf00      	nop
 8002704:	bf00      	nop
 8002706:	3714      	adds	r7, #20
 8002708:	46bd      	mov	sp, r7
 800270a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800270e:	4770      	bx	lr

08002710 <str2num>:
/**
  * @brief  This function is responsible for converting string to number.
  * @author Raphael Viera (raphael.viera@emse.fr)
  */
void str2num(char *str, uint32_t *dest, const char* type)
{
 8002710:	b580      	push	{r7, lr}
 8002712:	b084      	sub	sp, #16
 8002714:	af00      	add	r7, sp, #0
 8002716:	60f8      	str	r0, [r7, #12]
 8002718:	60b9      	str	r1, [r7, #8]
 800271a:	607a      	str	r2, [r7, #4]
	sscanf((const char*) str, type, dest);
 800271c:	68ba      	ldr	r2, [r7, #8]
 800271e:	6879      	ldr	r1, [r7, #4]
 8002720:	68f8      	ldr	r0, [r7, #12]
 8002722:	f004 fd1d 	bl	8007160 <siscanf>
}
 8002726:	bf00      	nop
 8002728:	3710      	adds	r7, #16
 800272a:	46bd      	mov	sp, r7
 800272c:	bd80      	pop	{r7, pc}
	...

08002730 <hex2bytes>:

/**
 * @brief This function is used for AES operation to transform incoming hex string key/plain/cipher into an array of bytes (ex: "FD" -> 253)
 * @author Hugo Perrin (h.perrin@emse.fr)
 */
void hex2bytes(const uint8_t *src_str, size_t src_len, uint8_t *dest_array, size_t dest_len) {
 8002730:	b580      	push	{r7, lr}
 8002732:	b086      	sub	sp, #24
 8002734:	af00      	add	r7, sp, #0
 8002736:	60f8      	str	r0, [r7, #12]
 8002738:	60b9      	str	r1, [r7, #8]
 800273a:	607a      	str	r2, [r7, #4]
 800273c:	603b      	str	r3, [r7, #0]
  uint8_t i;
  uint8_t buf[3] = "\0\0\0";
 800273e:	4a1c      	ldr	r2, [pc, #112]	; (80027b0 <hex2bytes+0x80>)
 8002740:	f107 0314 	add.w	r3, r7, #20
 8002744:	6812      	ldr	r2, [r2, #0]
 8002746:	4611      	mov	r1, r2
 8002748:	8019      	strh	r1, [r3, #0]
 800274a:	3302      	adds	r3, #2
 800274c:	0c12      	lsrs	r2, r2, #16
 800274e:	701a      	strb	r2, [r3, #0]

  // Infinite loop in case of length mismatch
  while (src_len != 2 * dest_len) ;
 8002750:	bf00      	nop
 8002752:	683b      	ldr	r3, [r7, #0]
 8002754:	005b      	lsls	r3, r3, #1
 8002756:	68ba      	ldr	r2, [r7, #8]
 8002758:	429a      	cmp	r2, r3
 800275a:	d1fa      	bne.n	8002752 <hex2bytes+0x22>

  for (i = 0; i < dest_len; ++i) {
 800275c:	2300      	movs	r3, #0
 800275e:	75fb      	strb	r3, [r7, #23]
 8002760:	e01d      	b.n	800279e <hex2bytes+0x6e>
    buf[0] = src_str[2 * i];
 8002762:	7dfb      	ldrb	r3, [r7, #23]
 8002764:	005b      	lsls	r3, r3, #1
 8002766:	461a      	mov	r2, r3
 8002768:	68fb      	ldr	r3, [r7, #12]
 800276a:	4413      	add	r3, r2
 800276c:	781b      	ldrb	r3, [r3, #0]
 800276e:	753b      	strb	r3, [r7, #20]
    buf[1] = src_str[2 * i + 1];
 8002770:	7dfb      	ldrb	r3, [r7, #23]
 8002772:	005b      	lsls	r3, r3, #1
 8002774:	3301      	adds	r3, #1
 8002776:	68fa      	ldr	r2, [r7, #12]
 8002778:	4413      	add	r3, r2
 800277a:	781b      	ldrb	r3, [r3, #0]
 800277c:	757b      	strb	r3, [r7, #21]
    dest_array[i] = strtol((const char *) buf, 0, 16);
 800277e:	f107 0314 	add.w	r3, r7, #20
 8002782:	2210      	movs	r2, #16
 8002784:	2100      	movs	r1, #0
 8002786:	4618      	mov	r0, r3
 8002788:	f004 fe58 	bl	800743c <strtol>
 800278c:	4601      	mov	r1, r0
 800278e:	7dfb      	ldrb	r3, [r7, #23]
 8002790:	687a      	ldr	r2, [r7, #4]
 8002792:	4413      	add	r3, r2
 8002794:	b2ca      	uxtb	r2, r1
 8002796:	701a      	strb	r2, [r3, #0]
  for (i = 0; i < dest_len; ++i) {
 8002798:	7dfb      	ldrb	r3, [r7, #23]
 800279a:	3301      	adds	r3, #1
 800279c:	75fb      	strb	r3, [r7, #23]
 800279e:	7dfb      	ldrb	r3, [r7, #23]
 80027a0:	683a      	ldr	r2, [r7, #0]
 80027a2:	429a      	cmp	r2, r3
 80027a4:	d8dd      	bhi.n	8002762 <hex2bytes+0x32>
  }
}
 80027a6:	bf00      	nop
 80027a8:	bf00      	nop
 80027aa:	3718      	adds	r7, #24
 80027ac:	46bd      	mov	sp, r7
 80027ae:	bd80      	pop	{r7, pc}
 80027b0:	080091c8 	.word	0x080091c8

080027b4 <bytes2hex>:

/**
 * @brief This function is used for AES operation to transform incoming hex string key/plain/cipher into an array of bytes (ex: "FD" -> 253)
 * @author Hugo Perrin (h.perrin@emse.fr)
 */
void bytes2hex(const uint8_t *src_array, size_t src_len, uint8_t *dest_str, size_t dest_len) {
 80027b4:	b580      	push	{r7, lr}
 80027b6:	b086      	sub	sp, #24
 80027b8:	af00      	add	r7, sp, #0
 80027ba:	60f8      	str	r0, [r7, #12]
 80027bc:	60b9      	str	r1, [r7, #8]
 80027be:	607a      	str	r2, [r7, #4]
 80027c0:	603b      	str	r3, [r7, #0]
  uint8_t i;
  uint8_t buf[3] = "\0\0\0";
 80027c2:	4a1b      	ldr	r2, [pc, #108]	; (8002830 <bytes2hex+0x7c>)
 80027c4:	f107 0314 	add.w	r3, r7, #20
 80027c8:	6812      	ldr	r2, [r2, #0]
 80027ca:	4611      	mov	r1, r2
 80027cc:	8019      	strh	r1, [r3, #0]
 80027ce:	3302      	adds	r3, #2
 80027d0:	0c12      	lsrs	r2, r2, #16
 80027d2:	701a      	strb	r2, [r3, #0]

  // Infinite loop in case of length mismatch
  while (2 * src_len != dest_len) ;
 80027d4:	bf00      	nop
 80027d6:	68bb      	ldr	r3, [r7, #8]
 80027d8:	005b      	lsls	r3, r3, #1
 80027da:	683a      	ldr	r2, [r7, #0]
 80027dc:	429a      	cmp	r2, r3
 80027de:	d1fa      	bne.n	80027d6 <bytes2hex+0x22>

  for (i = 0; i < src_len; ++i) {
 80027e0:	2300      	movs	r3, #0
 80027e2:	75fb      	strb	r3, [r7, #23]
 80027e4:	e01b      	b.n	800281e <bytes2hex+0x6a>
    sprintf((char *) buf, "%02X", (unsigned int) src_array[i]);
 80027e6:	7dfb      	ldrb	r3, [r7, #23]
 80027e8:	68fa      	ldr	r2, [r7, #12]
 80027ea:	4413      	add	r3, r2
 80027ec:	781b      	ldrb	r3, [r3, #0]
 80027ee:	461a      	mov	r2, r3
 80027f0:	f107 0314 	add.w	r3, r7, #20
 80027f4:	490f      	ldr	r1, [pc, #60]	; (8002834 <bytes2hex+0x80>)
 80027f6:	4618      	mov	r0, r3
 80027f8:	f004 fc92 	bl	8007120 <siprintf>
    dest_str[2 * i] = buf[0];
 80027fc:	7dfb      	ldrb	r3, [r7, #23]
 80027fe:	005b      	lsls	r3, r3, #1
 8002800:	461a      	mov	r2, r3
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	4413      	add	r3, r2
 8002806:	7d3a      	ldrb	r2, [r7, #20]
 8002808:	701a      	strb	r2, [r3, #0]
    dest_str[2 * i + 1] = buf[1];
 800280a:	7dfb      	ldrb	r3, [r7, #23]
 800280c:	005b      	lsls	r3, r3, #1
 800280e:	3301      	adds	r3, #1
 8002810:	687a      	ldr	r2, [r7, #4]
 8002812:	4413      	add	r3, r2
 8002814:	7d7a      	ldrb	r2, [r7, #21]
 8002816:	701a      	strb	r2, [r3, #0]
  for (i = 0; i < src_len; ++i) {
 8002818:	7dfb      	ldrb	r3, [r7, #23]
 800281a:	3301      	adds	r3, #1
 800281c:	75fb      	strb	r3, [r7, #23]
 800281e:	7dfb      	ldrb	r3, [r7, #23]
 8002820:	68ba      	ldr	r2, [r7, #8]
 8002822:	429a      	cmp	r2, r3
 8002824:	d8df      	bhi.n	80027e6 <bytes2hex+0x32>
  }
}
 8002826:	bf00      	nop
 8002828:	bf00      	nop
 800282a:	3718      	adds	r7, #24
 800282c:	46bd      	mov	sp, r7
 800282e:	bd80      	pop	{r7, pc}
 8002830:	080091c8 	.word	0x080091c8
 8002834:	080091cc 	.word	0x080091cc

08002838 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002838:	b580      	push	{r7, lr}
 800283a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800283c:	f000 fcce 	bl	80031dc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002840:	f000 f81c 	bl	800287c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002844:	f000 f97e 	bl	8002b44 <MX_GPIO_Init>
  MX_DMA_Init();
 8002848:	f000 f954 	bl	8002af4 <MX_DMA_Init>
  MX_TIM3_Init();
 800284c:	f000 f8b2 	bl	80029b4 <MX_TIM3_Init>
  MX_USART1_UART_Init();
 8002850:	f000 f926 	bl	8002aa0 <MX_USART1_UART_Init>
  MX_SPI3_Init();
 8002854:	f000 f87c 	bl	8002950 <MX_SPI3_Init>
  /* USER CODE BEGIN 2 */
  Init_Cmd_Handling(&htim3, &huart1, &hdma_usart1_tx, &hspi3); // Just associate the correct pointers to local ones
 8002858:	4b04      	ldr	r3, [pc, #16]	; (800286c <main+0x34>)
 800285a:	4a05      	ldr	r2, [pc, #20]	; (8002870 <main+0x38>)
 800285c:	4905      	ldr	r1, [pc, #20]	; (8002874 <main+0x3c>)
 800285e:	4806      	ldr	r0, [pc, #24]	; (8002878 <main+0x40>)
 8002860:	f7fe ffdc 	bl	800181c <Init_Cmd_Handling>

  Start_Cmd_Reception();
 8002864:	f7fe fffc 	bl	8001860 <Start_Cmd_Reception>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8002868:	e7fe      	b.n	8002868 <main+0x30>
 800286a:	bf00      	nop
 800286c:	2000026c 	.word	0x2000026c
 8002870:	200003b0 	.word	0x200003b0
 8002874:	2000030c 	.word	0x2000030c
 8002878:	200002c4 	.word	0x200002c4

0800287c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800287c:	b580      	push	{r7, lr}
 800287e:	b094      	sub	sp, #80	; 0x50
 8002880:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002882:	f107 0320 	add.w	r3, r7, #32
 8002886:	2230      	movs	r2, #48	; 0x30
 8002888:	2100      	movs	r1, #0
 800288a:	4618      	mov	r0, r3
 800288c:	f004 fc40 	bl	8007110 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002890:	f107 030c 	add.w	r3, r7, #12
 8002894:	2200      	movs	r2, #0
 8002896:	601a      	str	r2, [r3, #0]
 8002898:	605a      	str	r2, [r3, #4]
 800289a:	609a      	str	r2, [r3, #8]
 800289c:	60da      	str	r2, [r3, #12]
 800289e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80028a0:	2300      	movs	r3, #0
 80028a2:	60bb      	str	r3, [r7, #8]
 80028a4:	4b28      	ldr	r3, [pc, #160]	; (8002948 <SystemClock_Config+0xcc>)
 80028a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028a8:	4a27      	ldr	r2, [pc, #156]	; (8002948 <SystemClock_Config+0xcc>)
 80028aa:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80028ae:	6413      	str	r3, [r2, #64]	; 0x40
 80028b0:	4b25      	ldr	r3, [pc, #148]	; (8002948 <SystemClock_Config+0xcc>)
 80028b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028b4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80028b8:	60bb      	str	r3, [r7, #8]
 80028ba:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 80028bc:	2300      	movs	r3, #0
 80028be:	607b      	str	r3, [r7, #4]
 80028c0:	4b22      	ldr	r3, [pc, #136]	; (800294c <SystemClock_Config+0xd0>)
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 80028c8:	4a20      	ldr	r2, [pc, #128]	; (800294c <SystemClock_Config+0xd0>)
 80028ca:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80028ce:	6013      	str	r3, [r2, #0]
 80028d0:	4b1e      	ldr	r3, [pc, #120]	; (800294c <SystemClock_Config+0xd0>)
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80028d8:	607b      	str	r3, [r7, #4]
 80028da:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80028dc:	2302      	movs	r3, #2
 80028de:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80028e0:	2301      	movs	r3, #1
 80028e2:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80028e4:	2310      	movs	r3, #16
 80028e6:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80028e8:	2302      	movs	r3, #2
 80028ea:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80028ec:	2300      	movs	r3, #0
 80028ee:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 80028f0:	2310      	movs	r3, #16
 80028f2:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 80028f4:	23a8      	movs	r3, #168	; 0xa8
 80028f6:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80028f8:	2302      	movs	r3, #2
 80028fa:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80028fc:	2304      	movs	r3, #4
 80028fe:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002900:	f107 0320 	add.w	r3, r7, #32
 8002904:	4618      	mov	r0, r3
 8002906:	f001 fbd5 	bl	80040b4 <HAL_RCC_OscConfig>
 800290a:	4603      	mov	r3, r0
 800290c:	2b00      	cmp	r3, #0
 800290e:	d001      	beq.n	8002914 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8002910:	f000 f97a 	bl	8002c08 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002914:	230f      	movs	r3, #15
 8002916:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002918:	2302      	movs	r3, #2
 800291a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV2;
 800291c:	2380      	movs	r3, #128	; 0x80
 800291e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002920:	2300      	movs	r3, #0
 8002922:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002924:	2300      	movs	r3, #0
 8002926:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8002928:	f107 030c 	add.w	r3, r7, #12
 800292c:	2101      	movs	r1, #1
 800292e:	4618      	mov	r0, r3
 8002930:	f001 fe38 	bl	80045a4 <HAL_RCC_ClockConfig>
 8002934:	4603      	mov	r3, r0
 8002936:	2b00      	cmp	r3, #0
 8002938:	d001      	beq.n	800293e <SystemClock_Config+0xc2>
  {
    Error_Handler();
 800293a:	f000 f965 	bl	8002c08 <Error_Handler>
  }
}
 800293e:	bf00      	nop
 8002940:	3750      	adds	r7, #80	; 0x50
 8002942:	46bd      	mov	sp, r7
 8002944:	bd80      	pop	{r7, pc}
 8002946:	bf00      	nop
 8002948:	40023800 	.word	0x40023800
 800294c:	40007000 	.word	0x40007000

08002950 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 8002950:	b580      	push	{r7, lr}
 8002952:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 8002954:	4b15      	ldr	r3, [pc, #84]	; (80029ac <MX_SPI3_Init+0x5c>)
 8002956:	4a16      	ldr	r2, [pc, #88]	; (80029b0 <MX_SPI3_Init+0x60>)
 8002958:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_SLAVE;
 800295a:	4b14      	ldr	r3, [pc, #80]	; (80029ac <MX_SPI3_Init+0x5c>)
 800295c:	2200      	movs	r2, #0
 800295e:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8002960:	4b12      	ldr	r3, [pc, #72]	; (80029ac <MX_SPI3_Init+0x5c>)
 8002962:	2200      	movs	r2, #0
 8002964:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8002966:	4b11      	ldr	r3, [pc, #68]	; (80029ac <MX_SPI3_Init+0x5c>)
 8002968:	2200      	movs	r2, #0
 800296a:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 800296c:	4b0f      	ldr	r3, [pc, #60]	; (80029ac <MX_SPI3_Init+0x5c>)
 800296e:	2200      	movs	r2, #0
 8002970:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002972:	4b0e      	ldr	r3, [pc, #56]	; (80029ac <MX_SPI3_Init+0x5c>)
 8002974:	2200      	movs	r2, #0
 8002976:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8002978:	4b0c      	ldr	r3, [pc, #48]	; (80029ac <MX_SPI3_Init+0x5c>)
 800297a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800297e:	619a      	str	r2, [r3, #24]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002980:	4b0a      	ldr	r3, [pc, #40]	; (80029ac <MX_SPI3_Init+0x5c>)
 8002982:	2200      	movs	r2, #0
 8002984:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8002986:	4b09      	ldr	r3, [pc, #36]	; (80029ac <MX_SPI3_Init+0x5c>)
 8002988:	2200      	movs	r2, #0
 800298a:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800298c:	4b07      	ldr	r3, [pc, #28]	; (80029ac <MX_SPI3_Init+0x5c>)
 800298e:	2200      	movs	r2, #0
 8002990:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 10;
 8002992:	4b06      	ldr	r3, [pc, #24]	; (80029ac <MX_SPI3_Init+0x5c>)
 8002994:	220a      	movs	r2, #10
 8002996:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8002998:	4804      	ldr	r0, [pc, #16]	; (80029ac <MX_SPI3_Init+0x5c>)
 800299a:	f001 ffe3 	bl	8004964 <HAL_SPI_Init>
 800299e:	4603      	mov	r3, r0
 80029a0:	2b00      	cmp	r3, #0
 80029a2:	d001      	beq.n	80029a8 <MX_SPI3_Init+0x58>
  {
    Error_Handler();
 80029a4:	f000 f930 	bl	8002c08 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 80029a8:	bf00      	nop
 80029aa:	bd80      	pop	{r7, pc}
 80029ac:	2000026c 	.word	0x2000026c
 80029b0:	40003c00 	.word	0x40003c00

080029b4 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80029b4:	b580      	push	{r7, lr}
 80029b6:	b08e      	sub	sp, #56	; 0x38
 80029b8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80029ba:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80029be:	2200      	movs	r2, #0
 80029c0:	601a      	str	r2, [r3, #0]
 80029c2:	605a      	str	r2, [r3, #4]
 80029c4:	609a      	str	r2, [r3, #8]
 80029c6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80029c8:	f107 0320 	add.w	r3, r7, #32
 80029cc:	2200      	movs	r2, #0
 80029ce:	601a      	str	r2, [r3, #0]
 80029d0:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80029d2:	1d3b      	adds	r3, r7, #4
 80029d4:	2200      	movs	r2, #0
 80029d6:	601a      	str	r2, [r3, #0]
 80029d8:	605a      	str	r2, [r3, #4]
 80029da:	609a      	str	r2, [r3, #8]
 80029dc:	60da      	str	r2, [r3, #12]
 80029de:	611a      	str	r2, [r3, #16]
 80029e0:	615a      	str	r2, [r3, #20]
 80029e2:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80029e4:	4b2c      	ldr	r3, [pc, #176]	; (8002a98 <MX_TIM3_Init+0xe4>)
 80029e6:	4a2d      	ldr	r2, [pc, #180]	; (8002a9c <MX_TIM3_Init+0xe8>)
 80029e8:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 15999;
 80029ea:	4b2b      	ldr	r3, [pc, #172]	; (8002a98 <MX_TIM3_Init+0xe4>)
 80029ec:	f643 627f 	movw	r2, #15999	; 0x3e7f
 80029f0:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80029f2:	4b29      	ldr	r3, [pc, #164]	; (8002a98 <MX_TIM3_Init+0xe4>)
 80029f4:	2200      	movs	r2, #0
 80029f6:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 10;
 80029f8:	4b27      	ldr	r3, [pc, #156]	; (8002a98 <MX_TIM3_Init+0xe4>)
 80029fa:	220a      	movs	r2, #10
 80029fc:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80029fe:	4b26      	ldr	r3, [pc, #152]	; (8002a98 <MX_TIM3_Init+0xe4>)
 8002a00:	2200      	movs	r2, #0
 8002a02:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002a04:	4b24      	ldr	r3, [pc, #144]	; (8002a98 <MX_TIM3_Init+0xe4>)
 8002a06:	2280      	movs	r2, #128	; 0x80
 8002a08:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8002a0a:	4823      	ldr	r0, [pc, #140]	; (8002a98 <MX_TIM3_Init+0xe4>)
 8002a0c:	f002 f833 	bl	8004a76 <HAL_TIM_Base_Init>
 8002a10:	4603      	mov	r3, r0
 8002a12:	2b00      	cmp	r3, #0
 8002a14:	d001      	beq.n	8002a1a <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 8002a16:	f000 f8f7 	bl	8002c08 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002a1a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002a1e:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8002a20:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002a24:	4619      	mov	r1, r3
 8002a26:	481c      	ldr	r0, [pc, #112]	; (8002a98 <MX_TIM3_Init+0xe4>)
 8002a28:	f002 fcd8 	bl	80053dc <HAL_TIM_ConfigClockSource>
 8002a2c:	4603      	mov	r3, r0
 8002a2e:	2b00      	cmp	r3, #0
 8002a30:	d001      	beq.n	8002a36 <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 8002a32:	f000 f8e9 	bl	8002c08 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8002a36:	4818      	ldr	r0, [pc, #96]	; (8002a98 <MX_TIM3_Init+0xe4>)
 8002a38:	f002 f8fd 	bl	8004c36 <HAL_TIM_PWM_Init>
 8002a3c:	4603      	mov	r3, r0
 8002a3e:	2b00      	cmp	r3, #0
 8002a40:	d001      	beq.n	8002a46 <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 8002a42:	f000 f8e1 	bl	8002c08 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002a46:	2300      	movs	r3, #0
 8002a48:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002a4a:	2300      	movs	r3, #0
 8002a4c:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002a4e:	f107 0320 	add.w	r3, r7, #32
 8002a52:	4619      	mov	r1, r3
 8002a54:	4810      	ldr	r0, [pc, #64]	; (8002a98 <MX_TIM3_Init+0xe4>)
 8002a56:	f003 f87d 	bl	8005b54 <HAL_TIMEx_MasterConfigSynchronization>
 8002a5a:	4603      	mov	r3, r0
 8002a5c:	2b00      	cmp	r3, #0
 8002a5e:	d001      	beq.n	8002a64 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 8002a60:	f000 f8d2 	bl	8002c08 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002a64:	2360      	movs	r3, #96	; 0x60
 8002a66:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 5;
 8002a68:	2305      	movs	r3, #5
 8002a6a:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002a6c:	2300      	movs	r3, #0
 8002a6e:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_ENABLE;
 8002a70:	2304      	movs	r3, #4
 8002a72:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002a74:	1d3b      	adds	r3, r7, #4
 8002a76:	2204      	movs	r2, #4
 8002a78:	4619      	mov	r1, r3
 8002a7a:	4807      	ldr	r0, [pc, #28]	; (8002a98 <MX_TIM3_Init+0xe4>)
 8002a7c:	f002 fbec 	bl	8005258 <HAL_TIM_PWM_ConfigChannel>
 8002a80:	4603      	mov	r3, r0
 8002a82:	2b00      	cmp	r3, #0
 8002a84:	d001      	beq.n	8002a8a <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 8002a86:	f000 f8bf 	bl	8002c08 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8002a8a:	4803      	ldr	r0, [pc, #12]	; (8002a98 <MX_TIM3_Init+0xe4>)
 8002a8c:	f000 f95a 	bl	8002d44 <HAL_TIM_MspPostInit>

}
 8002a90:	bf00      	nop
 8002a92:	3738      	adds	r7, #56	; 0x38
 8002a94:	46bd      	mov	sp, r7
 8002a96:	bd80      	pop	{r7, pc}
 8002a98:	200002c4 	.word	0x200002c4
 8002a9c:	40000400 	.word	0x40000400

08002aa0 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8002aa0:	b580      	push	{r7, lr}
 8002aa2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002aa4:	4b11      	ldr	r3, [pc, #68]	; (8002aec <MX_USART1_UART_Init+0x4c>)
 8002aa6:	4a12      	ldr	r2, [pc, #72]	; (8002af0 <MX_USART1_UART_Init+0x50>)
 8002aa8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8002aaa:	4b10      	ldr	r3, [pc, #64]	; (8002aec <MX_USART1_UART_Init+0x4c>)
 8002aac:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002ab0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002ab2:	4b0e      	ldr	r3, [pc, #56]	; (8002aec <MX_USART1_UART_Init+0x4c>)
 8002ab4:	2200      	movs	r2, #0
 8002ab6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002ab8:	4b0c      	ldr	r3, [pc, #48]	; (8002aec <MX_USART1_UART_Init+0x4c>)
 8002aba:	2200      	movs	r2, #0
 8002abc:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002abe:	4b0b      	ldr	r3, [pc, #44]	; (8002aec <MX_USART1_UART_Init+0x4c>)
 8002ac0:	2200      	movs	r2, #0
 8002ac2:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002ac4:	4b09      	ldr	r3, [pc, #36]	; (8002aec <MX_USART1_UART_Init+0x4c>)
 8002ac6:	220c      	movs	r2, #12
 8002ac8:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002aca:	4b08      	ldr	r3, [pc, #32]	; (8002aec <MX_USART1_UART_Init+0x4c>)
 8002acc:	2200      	movs	r2, #0
 8002ace:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002ad0:	4b06      	ldr	r3, [pc, #24]	; (8002aec <MX_USART1_UART_Init+0x4c>)
 8002ad2:	2200      	movs	r2, #0
 8002ad4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002ad6:	4805      	ldr	r0, [pc, #20]	; (8002aec <MX_USART1_UART_Init+0x4c>)
 8002ad8:	f003 f8be 	bl	8005c58 <HAL_UART_Init>
 8002adc:	4603      	mov	r3, r0
 8002ade:	2b00      	cmp	r3, #0
 8002ae0:	d001      	beq.n	8002ae6 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8002ae2:	f000 f891 	bl	8002c08 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002ae6:	bf00      	nop
 8002ae8:	bd80      	pop	{r7, pc}
 8002aea:	bf00      	nop
 8002aec:	2000030c 	.word	0x2000030c
 8002af0:	40011000 	.word	0x40011000

08002af4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8002af4:	b580      	push	{r7, lr}
 8002af6:	b082      	sub	sp, #8
 8002af8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8002afa:	2300      	movs	r3, #0
 8002afc:	607b      	str	r3, [r7, #4]
 8002afe:	4b10      	ldr	r3, [pc, #64]	; (8002b40 <MX_DMA_Init+0x4c>)
 8002b00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b02:	4a0f      	ldr	r2, [pc, #60]	; (8002b40 <MX_DMA_Init+0x4c>)
 8002b04:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002b08:	6313      	str	r3, [r2, #48]	; 0x30
 8002b0a:	4b0d      	ldr	r3, [pc, #52]	; (8002b40 <MX_DMA_Init+0x4c>)
 8002b0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b0e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002b12:	607b      	str	r3, [r7, #4]
 8002b14:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 8002b16:	2200      	movs	r2, #0
 8002b18:	2100      	movs	r1, #0
 8002b1a:	203a      	movs	r0, #58	; 0x3a
 8002b1c:	f000 fcab 	bl	8003476 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 8002b20:	203a      	movs	r0, #58	; 0x3a
 8002b22:	f000 fcc4 	bl	80034ae <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream7_IRQn, 0, 0);
 8002b26:	2200      	movs	r2, #0
 8002b28:	2100      	movs	r1, #0
 8002b2a:	2046      	movs	r0, #70	; 0x46
 8002b2c:	f000 fca3 	bl	8003476 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream7_IRQn);
 8002b30:	2046      	movs	r0, #70	; 0x46
 8002b32:	f000 fcbc 	bl	80034ae <HAL_NVIC_EnableIRQ>

}
 8002b36:	bf00      	nop
 8002b38:	3708      	adds	r7, #8
 8002b3a:	46bd      	mov	sp, r7
 8002b3c:	bd80      	pop	{r7, pc}
 8002b3e:	bf00      	nop
 8002b40:	40023800 	.word	0x40023800

08002b44 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002b44:	b580      	push	{r7, lr}
 8002b46:	b088      	sub	sp, #32
 8002b48:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b4a:	f107 030c 	add.w	r3, r7, #12
 8002b4e:	2200      	movs	r2, #0
 8002b50:	601a      	str	r2, [r3, #0]
 8002b52:	605a      	str	r2, [r3, #4]
 8002b54:	609a      	str	r2, [r3, #8]
 8002b56:	60da      	str	r2, [r3, #12]
 8002b58:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002b5a:	2300      	movs	r3, #0
 8002b5c:	60bb      	str	r3, [r7, #8]
 8002b5e:	4b27      	ldr	r3, [pc, #156]	; (8002bfc <MX_GPIO_Init+0xb8>)
 8002b60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b62:	4a26      	ldr	r2, [pc, #152]	; (8002bfc <MX_GPIO_Init+0xb8>)
 8002b64:	f043 0304 	orr.w	r3, r3, #4
 8002b68:	6313      	str	r3, [r2, #48]	; 0x30
 8002b6a:	4b24      	ldr	r3, [pc, #144]	; (8002bfc <MX_GPIO_Init+0xb8>)
 8002b6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b6e:	f003 0304 	and.w	r3, r3, #4
 8002b72:	60bb      	str	r3, [r7, #8]
 8002b74:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002b76:	2300      	movs	r3, #0
 8002b78:	607b      	str	r3, [r7, #4]
 8002b7a:	4b20      	ldr	r3, [pc, #128]	; (8002bfc <MX_GPIO_Init+0xb8>)
 8002b7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b7e:	4a1f      	ldr	r2, [pc, #124]	; (8002bfc <MX_GPIO_Init+0xb8>)
 8002b80:	f043 0302 	orr.w	r3, r3, #2
 8002b84:	6313      	str	r3, [r2, #48]	; 0x30
 8002b86:	4b1d      	ldr	r3, [pc, #116]	; (8002bfc <MX_GPIO_Init+0xb8>)
 8002b88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b8a:	f003 0302 	and.w	r3, r3, #2
 8002b8e:	607b      	str	r3, [r7, #4]
 8002b90:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002b92:	2300      	movs	r3, #0
 8002b94:	603b      	str	r3, [r7, #0]
 8002b96:	4b19      	ldr	r3, [pc, #100]	; (8002bfc <MX_GPIO_Init+0xb8>)
 8002b98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b9a:	4a18      	ldr	r2, [pc, #96]	; (8002bfc <MX_GPIO_Init+0xb8>)
 8002b9c:	f043 0301 	orr.w	r3, r3, #1
 8002ba0:	6313      	str	r3, [r2, #48]	; 0x30
 8002ba2:	4b16      	ldr	r3, [pc, #88]	; (8002bfc <MX_GPIO_Init+0xb8>)
 8002ba4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ba6:	f003 0301 	and.w	r3, r3, #1
 8002baa:	603b      	str	r3, [r7, #0]
 8002bac:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED_Pin|TRIG_OUT0_Pin|TRIG_OUT1_Pin, GPIO_PIN_RESET);
 8002bae:	2200      	movs	r2, #0
 8002bb0:	f44f 5186 	mov.w	r1, #4288	; 0x10c0
 8002bb4:	4812      	ldr	r0, [pc, #72]	; (8002c00 <MX_GPIO_Init+0xbc>)
 8002bb6:	f001 fa63 	bl	8004080 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USER_BTN_Pin */
  GPIO_InitStruct.Pin = USER_BTN_Pin;
 8002bba:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002bbe:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002bc0:	2300      	movs	r3, #0
 8002bc2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002bc4:	2300      	movs	r3, #0
 8002bc6:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(USER_BTN_GPIO_Port, &GPIO_InitStruct);
 8002bc8:	f107 030c 	add.w	r3, r7, #12
 8002bcc:	4619      	mov	r1, r3
 8002bce:	480d      	ldr	r0, [pc, #52]	; (8002c04 <MX_GPIO_Init+0xc0>)
 8002bd0:	f001 f8d2 	bl	8003d78 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_Pin TRIG_OUT0_Pin TRIG_OUT1_Pin */
  GPIO_InitStruct.Pin = LED_Pin|TRIG_OUT0_Pin|TRIG_OUT1_Pin;
 8002bd4:	f44f 5386 	mov.w	r3, #4288	; 0x10c0
 8002bd8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002bda:	2301      	movs	r3, #1
 8002bdc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002bde:	2300      	movs	r3, #0
 8002be0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002be2:	2300      	movs	r3, #0
 8002be4:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002be6:	f107 030c 	add.w	r3, r7, #12
 8002bea:	4619      	mov	r1, r3
 8002bec:	4804      	ldr	r0, [pc, #16]	; (8002c00 <MX_GPIO_Init+0xbc>)
 8002bee:	f001 f8c3 	bl	8003d78 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8002bf2:	bf00      	nop
 8002bf4:	3720      	adds	r7, #32
 8002bf6:	46bd      	mov	sp, r7
 8002bf8:	bd80      	pop	{r7, pc}
 8002bfa:	bf00      	nop
 8002bfc:	40023800 	.word	0x40023800
 8002c00:	40020400 	.word	0x40020400
 8002c04:	40020800 	.word	0x40020800

08002c08 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002c08:	b480      	push	{r7}
 8002c0a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002c0c:	b672      	cpsid	i
}
 8002c0e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002c10:	e7fe      	b.n	8002c10 <Error_Handler+0x8>
	...

08002c14 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002c14:	b480      	push	{r7}
 8002c16:	b083      	sub	sp, #12
 8002c18:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002c1a:	2300      	movs	r3, #0
 8002c1c:	607b      	str	r3, [r7, #4]
 8002c1e:	4b10      	ldr	r3, [pc, #64]	; (8002c60 <HAL_MspInit+0x4c>)
 8002c20:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c22:	4a0f      	ldr	r2, [pc, #60]	; (8002c60 <HAL_MspInit+0x4c>)
 8002c24:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002c28:	6453      	str	r3, [r2, #68]	; 0x44
 8002c2a:	4b0d      	ldr	r3, [pc, #52]	; (8002c60 <HAL_MspInit+0x4c>)
 8002c2c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c2e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002c32:	607b      	str	r3, [r7, #4]
 8002c34:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002c36:	2300      	movs	r3, #0
 8002c38:	603b      	str	r3, [r7, #0]
 8002c3a:	4b09      	ldr	r3, [pc, #36]	; (8002c60 <HAL_MspInit+0x4c>)
 8002c3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c3e:	4a08      	ldr	r2, [pc, #32]	; (8002c60 <HAL_MspInit+0x4c>)
 8002c40:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002c44:	6413      	str	r3, [r2, #64]	; 0x40
 8002c46:	4b06      	ldr	r3, [pc, #24]	; (8002c60 <HAL_MspInit+0x4c>)
 8002c48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c4a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002c4e:	603b      	str	r3, [r7, #0]
 8002c50:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002c52:	bf00      	nop
 8002c54:	370c      	adds	r7, #12
 8002c56:	46bd      	mov	sp, r7
 8002c58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c5c:	4770      	bx	lr
 8002c5e:	bf00      	nop
 8002c60:	40023800 	.word	0x40023800

08002c64 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002c64:	b580      	push	{r7, lr}
 8002c66:	b08a      	sub	sp, #40	; 0x28
 8002c68:	af00      	add	r7, sp, #0
 8002c6a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002c6c:	f107 0314 	add.w	r3, r7, #20
 8002c70:	2200      	movs	r2, #0
 8002c72:	601a      	str	r2, [r3, #0]
 8002c74:	605a      	str	r2, [r3, #4]
 8002c76:	609a      	str	r2, [r3, #8]
 8002c78:	60da      	str	r2, [r3, #12]
 8002c7a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI3)
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	4a19      	ldr	r2, [pc, #100]	; (8002ce8 <HAL_SPI_MspInit+0x84>)
 8002c82:	4293      	cmp	r3, r2
 8002c84:	d12c      	bne.n	8002ce0 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8002c86:	2300      	movs	r3, #0
 8002c88:	613b      	str	r3, [r7, #16]
 8002c8a:	4b18      	ldr	r3, [pc, #96]	; (8002cec <HAL_SPI_MspInit+0x88>)
 8002c8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c8e:	4a17      	ldr	r2, [pc, #92]	; (8002cec <HAL_SPI_MspInit+0x88>)
 8002c90:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002c94:	6413      	str	r3, [r2, #64]	; 0x40
 8002c96:	4b15      	ldr	r3, [pc, #84]	; (8002cec <HAL_SPI_MspInit+0x88>)
 8002c98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c9a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002c9e:	613b      	str	r3, [r7, #16]
 8002ca0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002ca2:	2300      	movs	r3, #0
 8002ca4:	60fb      	str	r3, [r7, #12]
 8002ca6:	4b11      	ldr	r3, [pc, #68]	; (8002cec <HAL_SPI_MspInit+0x88>)
 8002ca8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002caa:	4a10      	ldr	r2, [pc, #64]	; (8002cec <HAL_SPI_MspInit+0x88>)
 8002cac:	f043 0304 	orr.w	r3, r3, #4
 8002cb0:	6313      	str	r3, [r2, #48]	; 0x30
 8002cb2:	4b0e      	ldr	r3, [pc, #56]	; (8002cec <HAL_SPI_MspInit+0x88>)
 8002cb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002cb6:	f003 0304 	and.w	r3, r3, #4
 8002cba:	60fb      	str	r3, [r7, #12]
 8002cbc:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PC12     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 8002cbe:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8002cc2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002cc4:	2302      	movs	r3, #2
 8002cc6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002cc8:	2300      	movs	r3, #0
 8002cca:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002ccc:	2303      	movs	r3, #3
 8002cce:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8002cd0:	2306      	movs	r3, #6
 8002cd2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002cd4:	f107 0314 	add.w	r3, r7, #20
 8002cd8:	4619      	mov	r1, r3
 8002cda:	4805      	ldr	r0, [pc, #20]	; (8002cf0 <HAL_SPI_MspInit+0x8c>)
 8002cdc:	f001 f84c 	bl	8003d78 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 8002ce0:	bf00      	nop
 8002ce2:	3728      	adds	r7, #40	; 0x28
 8002ce4:	46bd      	mov	sp, r7
 8002ce6:	bd80      	pop	{r7, pc}
 8002ce8:	40003c00 	.word	0x40003c00
 8002cec:	40023800 	.word	0x40023800
 8002cf0:	40020800 	.word	0x40020800

08002cf4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002cf4:	b580      	push	{r7, lr}
 8002cf6:	b084      	sub	sp, #16
 8002cf8:	af00      	add	r7, sp, #0
 8002cfa:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	4a0e      	ldr	r2, [pc, #56]	; (8002d3c <HAL_TIM_Base_MspInit+0x48>)
 8002d02:	4293      	cmp	r3, r2
 8002d04:	d115      	bne.n	8002d32 <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002d06:	2300      	movs	r3, #0
 8002d08:	60fb      	str	r3, [r7, #12]
 8002d0a:	4b0d      	ldr	r3, [pc, #52]	; (8002d40 <HAL_TIM_Base_MspInit+0x4c>)
 8002d0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d0e:	4a0c      	ldr	r2, [pc, #48]	; (8002d40 <HAL_TIM_Base_MspInit+0x4c>)
 8002d10:	f043 0302 	orr.w	r3, r3, #2
 8002d14:	6413      	str	r3, [r2, #64]	; 0x40
 8002d16:	4b0a      	ldr	r3, [pc, #40]	; (8002d40 <HAL_TIM_Base_MspInit+0x4c>)
 8002d18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d1a:	f003 0302 	and.w	r3, r3, #2
 8002d1e:	60fb      	str	r3, [r7, #12]
 8002d20:	68fb      	ldr	r3, [r7, #12]
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8002d22:	2200      	movs	r2, #0
 8002d24:	2100      	movs	r1, #0
 8002d26:	201d      	movs	r0, #29
 8002d28:	f000 fba5 	bl	8003476 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8002d2c:	201d      	movs	r0, #29
 8002d2e:	f000 fbbe 	bl	80034ae <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8002d32:	bf00      	nop
 8002d34:	3710      	adds	r7, #16
 8002d36:	46bd      	mov	sp, r7
 8002d38:	bd80      	pop	{r7, pc}
 8002d3a:	bf00      	nop
 8002d3c:	40000400 	.word	0x40000400
 8002d40:	40023800 	.word	0x40023800

08002d44 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002d44:	b580      	push	{r7, lr}
 8002d46:	b088      	sub	sp, #32
 8002d48:	af00      	add	r7, sp, #0
 8002d4a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002d4c:	f107 030c 	add.w	r3, r7, #12
 8002d50:	2200      	movs	r2, #0
 8002d52:	601a      	str	r2, [r3, #0]
 8002d54:	605a      	str	r2, [r3, #4]
 8002d56:	609a      	str	r2, [r3, #8]
 8002d58:	60da      	str	r2, [r3, #12]
 8002d5a:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	4a12      	ldr	r2, [pc, #72]	; (8002dac <HAL_TIM_MspPostInit+0x68>)
 8002d62:	4293      	cmp	r3, r2
 8002d64:	d11d      	bne.n	8002da2 <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002d66:	2300      	movs	r3, #0
 8002d68:	60bb      	str	r3, [r7, #8]
 8002d6a:	4b11      	ldr	r3, [pc, #68]	; (8002db0 <HAL_TIM_MspPostInit+0x6c>)
 8002d6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d6e:	4a10      	ldr	r2, [pc, #64]	; (8002db0 <HAL_TIM_MspPostInit+0x6c>)
 8002d70:	f043 0302 	orr.w	r3, r3, #2
 8002d74:	6313      	str	r3, [r2, #48]	; 0x30
 8002d76:	4b0e      	ldr	r3, [pc, #56]	; (8002db0 <HAL_TIM_MspPostInit+0x6c>)
 8002d78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d7a:	f003 0302 	and.w	r3, r3, #2
 8002d7e:	60bb      	str	r3, [r7, #8]
 8002d80:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PB5     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = TRIG_OUT_PWM_Pin;
 8002d82:	2320      	movs	r3, #32
 8002d84:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d86:	2302      	movs	r3, #2
 8002d88:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d8a:	2300      	movs	r3, #0
 8002d8c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002d8e:	2300      	movs	r3, #0
 8002d90:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002d92:	2302      	movs	r3, #2
 8002d94:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(TRIG_OUT_PWM_GPIO_Port, &GPIO_InitStruct);
 8002d96:	f107 030c 	add.w	r3, r7, #12
 8002d9a:	4619      	mov	r1, r3
 8002d9c:	4805      	ldr	r0, [pc, #20]	; (8002db4 <HAL_TIM_MspPostInit+0x70>)
 8002d9e:	f000 ffeb 	bl	8003d78 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8002da2:	bf00      	nop
 8002da4:	3720      	adds	r7, #32
 8002da6:	46bd      	mov	sp, r7
 8002da8:	bd80      	pop	{r7, pc}
 8002daa:	bf00      	nop
 8002dac:	40000400 	.word	0x40000400
 8002db0:	40023800 	.word	0x40023800
 8002db4:	40020400 	.word	0x40020400

08002db8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002db8:	b580      	push	{r7, lr}
 8002dba:	b08a      	sub	sp, #40	; 0x28
 8002dbc:	af00      	add	r7, sp, #0
 8002dbe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002dc0:	f107 0314 	add.w	r3, r7, #20
 8002dc4:	2200      	movs	r2, #0
 8002dc6:	601a      	str	r2, [r3, #0]
 8002dc8:	605a      	str	r2, [r3, #4]
 8002dca:	609a      	str	r2, [r3, #8]
 8002dcc:	60da      	str	r2, [r3, #12]
 8002dce:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	4a50      	ldr	r2, [pc, #320]	; (8002f18 <HAL_UART_MspInit+0x160>)
 8002dd6:	4293      	cmp	r3, r2
 8002dd8:	f040 809a 	bne.w	8002f10 <HAL_UART_MspInit+0x158>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002ddc:	2300      	movs	r3, #0
 8002dde:	613b      	str	r3, [r7, #16]
 8002de0:	4b4e      	ldr	r3, [pc, #312]	; (8002f1c <HAL_UART_MspInit+0x164>)
 8002de2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002de4:	4a4d      	ldr	r2, [pc, #308]	; (8002f1c <HAL_UART_MspInit+0x164>)
 8002de6:	f043 0310 	orr.w	r3, r3, #16
 8002dea:	6453      	str	r3, [r2, #68]	; 0x44
 8002dec:	4b4b      	ldr	r3, [pc, #300]	; (8002f1c <HAL_UART_MspInit+0x164>)
 8002dee:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002df0:	f003 0310 	and.w	r3, r3, #16
 8002df4:	613b      	str	r3, [r7, #16]
 8002df6:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002df8:	2300      	movs	r3, #0
 8002dfa:	60fb      	str	r3, [r7, #12]
 8002dfc:	4b47      	ldr	r3, [pc, #284]	; (8002f1c <HAL_UART_MspInit+0x164>)
 8002dfe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e00:	4a46      	ldr	r2, [pc, #280]	; (8002f1c <HAL_UART_MspInit+0x164>)
 8002e02:	f043 0301 	orr.w	r3, r3, #1
 8002e06:	6313      	str	r3, [r2, #48]	; 0x30
 8002e08:	4b44      	ldr	r3, [pc, #272]	; (8002f1c <HAL_UART_MspInit+0x164>)
 8002e0a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e0c:	f003 0301 	and.w	r3, r3, #1
 8002e10:	60fb      	str	r3, [r7, #12]
 8002e12:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8002e14:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8002e18:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e1a:	2302      	movs	r3, #2
 8002e1c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e1e:	2300      	movs	r3, #0
 8002e20:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002e22:	2303      	movs	r3, #3
 8002e24:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002e26:	2307      	movs	r3, #7
 8002e28:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002e2a:	f107 0314 	add.w	r3, r7, #20
 8002e2e:	4619      	mov	r1, r3
 8002e30:	483b      	ldr	r0, [pc, #236]	; (8002f20 <HAL_UART_MspInit+0x168>)
 8002e32:	f000 ffa1 	bl	8003d78 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA2_Stream2;
 8002e36:	4b3b      	ldr	r3, [pc, #236]	; (8002f24 <HAL_UART_MspInit+0x16c>)
 8002e38:	4a3b      	ldr	r2, [pc, #236]	; (8002f28 <HAL_UART_MspInit+0x170>)
 8002e3a:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 8002e3c:	4b39      	ldr	r3, [pc, #228]	; (8002f24 <HAL_UART_MspInit+0x16c>)
 8002e3e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002e42:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002e44:	4b37      	ldr	r3, [pc, #220]	; (8002f24 <HAL_UART_MspInit+0x16c>)
 8002e46:	2200      	movs	r2, #0
 8002e48:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002e4a:	4b36      	ldr	r3, [pc, #216]	; (8002f24 <HAL_UART_MspInit+0x16c>)
 8002e4c:	2200      	movs	r2, #0
 8002e4e:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002e50:	4b34      	ldr	r3, [pc, #208]	; (8002f24 <HAL_UART_MspInit+0x16c>)
 8002e52:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002e56:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002e58:	4b32      	ldr	r3, [pc, #200]	; (8002f24 <HAL_UART_MspInit+0x16c>)
 8002e5a:	2200      	movs	r2, #0
 8002e5c:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002e5e:	4b31      	ldr	r3, [pc, #196]	; (8002f24 <HAL_UART_MspInit+0x16c>)
 8002e60:	2200      	movs	r2, #0
 8002e62:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 8002e64:	4b2f      	ldr	r3, [pc, #188]	; (8002f24 <HAL_UART_MspInit+0x16c>)
 8002e66:	2200      	movs	r2, #0
 8002e68:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002e6a:	4b2e      	ldr	r3, [pc, #184]	; (8002f24 <HAL_UART_MspInit+0x16c>)
 8002e6c:	2200      	movs	r2, #0
 8002e6e:	621a      	str	r2, [r3, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8002e70:	4b2c      	ldr	r3, [pc, #176]	; (8002f24 <HAL_UART_MspInit+0x16c>)
 8002e72:	2204      	movs	r2, #4
 8002e74:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_usart1_rx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8002e76:	4b2b      	ldr	r3, [pc, #172]	; (8002f24 <HAL_UART_MspInit+0x16c>)
 8002e78:	2203      	movs	r2, #3
 8002e7a:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_usart1_rx.Init.MemBurst = DMA_MBURST_SINGLE;
 8002e7c:	4b29      	ldr	r3, [pc, #164]	; (8002f24 <HAL_UART_MspInit+0x16c>)
 8002e7e:	2200      	movs	r2, #0
 8002e80:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_usart1_rx.Init.PeriphBurst = DMA_PBURST_SINGLE;
 8002e82:	4b28      	ldr	r3, [pc, #160]	; (8002f24 <HAL_UART_MspInit+0x16c>)
 8002e84:	2200      	movs	r2, #0
 8002e86:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8002e88:	4826      	ldr	r0, [pc, #152]	; (8002f24 <HAL_UART_MspInit+0x16c>)
 8002e8a:	f000 fb2b 	bl	80034e4 <HAL_DMA_Init>
 8002e8e:	4603      	mov	r3, r0
 8002e90:	2b00      	cmp	r3, #0
 8002e92:	d001      	beq.n	8002e98 <HAL_UART_MspInit+0xe0>
    {
      Error_Handler();
 8002e94:	f7ff feb8 	bl	8002c08 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	4a22      	ldr	r2, [pc, #136]	; (8002f24 <HAL_UART_MspInit+0x16c>)
 8002e9c:	639a      	str	r2, [r3, #56]	; 0x38
 8002e9e:	4a21      	ldr	r2, [pc, #132]	; (8002f24 <HAL_UART_MspInit+0x16c>)
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA2_Stream7;
 8002ea4:	4b21      	ldr	r3, [pc, #132]	; (8002f2c <HAL_UART_MspInit+0x174>)
 8002ea6:	4a22      	ldr	r2, [pc, #136]	; (8002f30 <HAL_UART_MspInit+0x178>)
 8002ea8:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Channel = DMA_CHANNEL_4;
 8002eaa:	4b20      	ldr	r3, [pc, #128]	; (8002f2c <HAL_UART_MspInit+0x174>)
 8002eac:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002eb0:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002eb2:	4b1e      	ldr	r3, [pc, #120]	; (8002f2c <HAL_UART_MspInit+0x174>)
 8002eb4:	2240      	movs	r2, #64	; 0x40
 8002eb6:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002eb8:	4b1c      	ldr	r3, [pc, #112]	; (8002f2c <HAL_UART_MspInit+0x174>)
 8002eba:	2200      	movs	r2, #0
 8002ebc:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002ebe:	4b1b      	ldr	r3, [pc, #108]	; (8002f2c <HAL_UART_MspInit+0x174>)
 8002ec0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002ec4:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002ec6:	4b19      	ldr	r3, [pc, #100]	; (8002f2c <HAL_UART_MspInit+0x174>)
 8002ec8:	2200      	movs	r2, #0
 8002eca:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002ecc:	4b17      	ldr	r3, [pc, #92]	; (8002f2c <HAL_UART_MspInit+0x174>)
 8002ece:	2200      	movs	r2, #0
 8002ed0:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 8002ed2:	4b16      	ldr	r3, [pc, #88]	; (8002f2c <HAL_UART_MspInit+0x174>)
 8002ed4:	2200      	movs	r2, #0
 8002ed6:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002ed8:	4b14      	ldr	r3, [pc, #80]	; (8002f2c <HAL_UART_MspInit+0x174>)
 8002eda:	2200      	movs	r2, #0
 8002edc:	621a      	str	r2, [r3, #32]
    hdma_usart1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002ede:	4b13      	ldr	r3, [pc, #76]	; (8002f2c <HAL_UART_MspInit+0x174>)
 8002ee0:	2200      	movs	r2, #0
 8002ee2:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8002ee4:	4811      	ldr	r0, [pc, #68]	; (8002f2c <HAL_UART_MspInit+0x174>)
 8002ee6:	f000 fafd 	bl	80034e4 <HAL_DMA_Init>
 8002eea:	4603      	mov	r3, r0
 8002eec:	2b00      	cmp	r3, #0
 8002eee:	d001      	beq.n	8002ef4 <HAL_UART_MspInit+0x13c>
    {
      Error_Handler();
 8002ef0:	f7ff fe8a 	bl	8002c08 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	4a0d      	ldr	r2, [pc, #52]	; (8002f2c <HAL_UART_MspInit+0x174>)
 8002ef8:	635a      	str	r2, [r3, #52]	; 0x34
 8002efa:	4a0c      	ldr	r2, [pc, #48]	; (8002f2c <HAL_UART_MspInit+0x174>)
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8002f00:	2200      	movs	r2, #0
 8002f02:	2100      	movs	r1, #0
 8002f04:	2025      	movs	r0, #37	; 0x25
 8002f06:	f000 fab6 	bl	8003476 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002f0a:	2025      	movs	r0, #37	; 0x25
 8002f0c:	f000 facf 	bl	80034ae <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8002f10:	bf00      	nop
 8002f12:	3728      	adds	r7, #40	; 0x28
 8002f14:	46bd      	mov	sp, r7
 8002f16:	bd80      	pop	{r7, pc}
 8002f18:	40011000 	.word	0x40011000
 8002f1c:	40023800 	.word	0x40023800
 8002f20:	40020000 	.word	0x40020000
 8002f24:	20000350 	.word	0x20000350
 8002f28:	40026440 	.word	0x40026440
 8002f2c:	200003b0 	.word	0x200003b0
 8002f30:	400264b8 	.word	0x400264b8

08002f34 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002f34:	b480      	push	{r7}
 8002f36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002f38:	e7fe      	b.n	8002f38 <NMI_Handler+0x4>

08002f3a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002f3a:	b480      	push	{r7}
 8002f3c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002f3e:	e7fe      	b.n	8002f3e <HardFault_Handler+0x4>

08002f40 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002f40:	b480      	push	{r7}
 8002f42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002f44:	e7fe      	b.n	8002f44 <MemManage_Handler+0x4>

08002f46 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002f46:	b480      	push	{r7}
 8002f48:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002f4a:	e7fe      	b.n	8002f4a <BusFault_Handler+0x4>

08002f4c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002f4c:	b480      	push	{r7}
 8002f4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002f50:	e7fe      	b.n	8002f50 <UsageFault_Handler+0x4>

08002f52 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002f52:	b480      	push	{r7}
 8002f54:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002f56:	bf00      	nop
 8002f58:	46bd      	mov	sp, r7
 8002f5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f5e:	4770      	bx	lr

08002f60 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002f60:	b480      	push	{r7}
 8002f62:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002f64:	bf00      	nop
 8002f66:	46bd      	mov	sp, r7
 8002f68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f6c:	4770      	bx	lr

08002f6e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002f6e:	b480      	push	{r7}
 8002f70:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002f72:	bf00      	nop
 8002f74:	46bd      	mov	sp, r7
 8002f76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f7a:	4770      	bx	lr

08002f7c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002f7c:	b580      	push	{r7, lr}
 8002f7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002f80:	f000 f97e 	bl	8003280 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002f84:	bf00      	nop
 8002f86:	bd80      	pop	{r7, pc}

08002f88 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8002f88:	b580      	push	{r7, lr}
 8002f8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8002f8c:	4802      	ldr	r0, [pc, #8]	; (8002f98 <TIM3_IRQHandler+0x10>)
 8002f8e:	f002 f85b 	bl	8005048 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8002f92:	bf00      	nop
 8002f94:	bd80      	pop	{r7, pc}
 8002f96:	bf00      	nop
 8002f98:	200002c4 	.word	0x200002c4

08002f9c <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8002f9c:	b580      	push	{r7, lr}
 8002f9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002fa0:	4802      	ldr	r0, [pc, #8]	; (8002fac <USART1_IRQHandler+0x10>)
 8002fa2:	f002 ff69 	bl	8005e78 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8002fa6:	bf00      	nop
 8002fa8:	bd80      	pop	{r7, pc}
 8002faa:	bf00      	nop
 8002fac:	2000030c 	.word	0x2000030c

08002fb0 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 8002fb0:	b580      	push	{r7, lr}
 8002fb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8002fb4:	4802      	ldr	r0, [pc, #8]	; (8002fc0 <DMA2_Stream2_IRQHandler+0x10>)
 8002fb6:	f000 fc2d 	bl	8003814 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 8002fba:	bf00      	nop
 8002fbc:	bd80      	pop	{r7, pc}
 8002fbe:	bf00      	nop
 8002fc0:	20000350 	.word	0x20000350

08002fc4 <DMA2_Stream7_IRQHandler>:

/**
  * @brief This function handles DMA2 stream7 global interrupt.
  */
void DMA2_Stream7_IRQHandler(void)
{
 8002fc4:	b580      	push	{r7, lr}
 8002fc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream7_IRQn 0 */

  /* USER CODE END DMA2_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8002fc8:	4802      	ldr	r0, [pc, #8]	; (8002fd4 <DMA2_Stream7_IRQHandler+0x10>)
 8002fca:	f000 fc23 	bl	8003814 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream7_IRQn 1 */

  /* USER CODE END DMA2_Stream7_IRQn 1 */
}
 8002fce:	bf00      	nop
 8002fd0:	bd80      	pop	{r7, pc}
 8002fd2:	bf00      	nop
 8002fd4:	200003b0 	.word	0x200003b0

08002fd8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002fd8:	b480      	push	{r7}
 8002fda:	af00      	add	r7, sp, #0
  return 1;
 8002fdc:	2301      	movs	r3, #1
}
 8002fde:	4618      	mov	r0, r3
 8002fe0:	46bd      	mov	sp, r7
 8002fe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fe6:	4770      	bx	lr

08002fe8 <_kill>:

int _kill(int pid, int sig)
{
 8002fe8:	b580      	push	{r7, lr}
 8002fea:	b082      	sub	sp, #8
 8002fec:	af00      	add	r7, sp, #0
 8002fee:	6078      	str	r0, [r7, #4]
 8002ff0:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002ff2:	f004 f855 	bl	80070a0 <__errno>
 8002ff6:	4603      	mov	r3, r0
 8002ff8:	2216      	movs	r2, #22
 8002ffa:	601a      	str	r2, [r3, #0]
  return -1;
 8002ffc:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8003000:	4618      	mov	r0, r3
 8003002:	3708      	adds	r7, #8
 8003004:	46bd      	mov	sp, r7
 8003006:	bd80      	pop	{r7, pc}

08003008 <_exit>:

void _exit (int status)
{
 8003008:	b580      	push	{r7, lr}
 800300a:	b082      	sub	sp, #8
 800300c:	af00      	add	r7, sp, #0
 800300e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8003010:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8003014:	6878      	ldr	r0, [r7, #4]
 8003016:	f7ff ffe7 	bl	8002fe8 <_kill>
  while (1) {}    /* Make sure we hang here */
 800301a:	e7fe      	b.n	800301a <_exit+0x12>

0800301c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800301c:	b580      	push	{r7, lr}
 800301e:	b086      	sub	sp, #24
 8003020:	af00      	add	r7, sp, #0
 8003022:	60f8      	str	r0, [r7, #12]
 8003024:	60b9      	str	r1, [r7, #8]
 8003026:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003028:	2300      	movs	r3, #0
 800302a:	617b      	str	r3, [r7, #20]
 800302c:	e00a      	b.n	8003044 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800302e:	f3af 8000 	nop.w
 8003032:	4601      	mov	r1, r0
 8003034:	68bb      	ldr	r3, [r7, #8]
 8003036:	1c5a      	adds	r2, r3, #1
 8003038:	60ba      	str	r2, [r7, #8]
 800303a:	b2ca      	uxtb	r2, r1
 800303c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800303e:	697b      	ldr	r3, [r7, #20]
 8003040:	3301      	adds	r3, #1
 8003042:	617b      	str	r3, [r7, #20]
 8003044:	697a      	ldr	r2, [r7, #20]
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	429a      	cmp	r2, r3
 800304a:	dbf0      	blt.n	800302e <_read+0x12>
  }

  return len;
 800304c:	687b      	ldr	r3, [r7, #4]
}
 800304e:	4618      	mov	r0, r3
 8003050:	3718      	adds	r7, #24
 8003052:	46bd      	mov	sp, r7
 8003054:	bd80      	pop	{r7, pc}

08003056 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003056:	b580      	push	{r7, lr}
 8003058:	b086      	sub	sp, #24
 800305a:	af00      	add	r7, sp, #0
 800305c:	60f8      	str	r0, [r7, #12]
 800305e:	60b9      	str	r1, [r7, #8]
 8003060:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003062:	2300      	movs	r3, #0
 8003064:	617b      	str	r3, [r7, #20]
 8003066:	e009      	b.n	800307c <_write+0x26>
  {
    __io_putchar(*ptr++);
 8003068:	68bb      	ldr	r3, [r7, #8]
 800306a:	1c5a      	adds	r2, r3, #1
 800306c:	60ba      	str	r2, [r7, #8]
 800306e:	781b      	ldrb	r3, [r3, #0]
 8003070:	4618      	mov	r0, r3
 8003072:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003076:	697b      	ldr	r3, [r7, #20]
 8003078:	3301      	adds	r3, #1
 800307a:	617b      	str	r3, [r7, #20]
 800307c:	697a      	ldr	r2, [r7, #20]
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	429a      	cmp	r2, r3
 8003082:	dbf1      	blt.n	8003068 <_write+0x12>
  }
  return len;
 8003084:	687b      	ldr	r3, [r7, #4]
}
 8003086:	4618      	mov	r0, r3
 8003088:	3718      	adds	r7, #24
 800308a:	46bd      	mov	sp, r7
 800308c:	bd80      	pop	{r7, pc}

0800308e <_close>:

int _close(int file)
{
 800308e:	b480      	push	{r7}
 8003090:	b083      	sub	sp, #12
 8003092:	af00      	add	r7, sp, #0
 8003094:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8003096:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 800309a:	4618      	mov	r0, r3
 800309c:	370c      	adds	r7, #12
 800309e:	46bd      	mov	sp, r7
 80030a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030a4:	4770      	bx	lr

080030a6 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80030a6:	b480      	push	{r7}
 80030a8:	b083      	sub	sp, #12
 80030aa:	af00      	add	r7, sp, #0
 80030ac:	6078      	str	r0, [r7, #4]
 80030ae:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80030b0:	683b      	ldr	r3, [r7, #0]
 80030b2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80030b6:	605a      	str	r2, [r3, #4]
  return 0;
 80030b8:	2300      	movs	r3, #0
}
 80030ba:	4618      	mov	r0, r3
 80030bc:	370c      	adds	r7, #12
 80030be:	46bd      	mov	sp, r7
 80030c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030c4:	4770      	bx	lr

080030c6 <_isatty>:

int _isatty(int file)
{
 80030c6:	b480      	push	{r7}
 80030c8:	b083      	sub	sp, #12
 80030ca:	af00      	add	r7, sp, #0
 80030cc:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80030ce:	2301      	movs	r3, #1
}
 80030d0:	4618      	mov	r0, r3
 80030d2:	370c      	adds	r7, #12
 80030d4:	46bd      	mov	sp, r7
 80030d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030da:	4770      	bx	lr

080030dc <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80030dc:	b480      	push	{r7}
 80030de:	b085      	sub	sp, #20
 80030e0:	af00      	add	r7, sp, #0
 80030e2:	60f8      	str	r0, [r7, #12]
 80030e4:	60b9      	str	r1, [r7, #8]
 80030e6:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80030e8:	2300      	movs	r3, #0
}
 80030ea:	4618      	mov	r0, r3
 80030ec:	3714      	adds	r7, #20
 80030ee:	46bd      	mov	sp, r7
 80030f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030f4:	4770      	bx	lr
	...

080030f8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80030f8:	b580      	push	{r7, lr}
 80030fa:	b086      	sub	sp, #24
 80030fc:	af00      	add	r7, sp, #0
 80030fe:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003100:	4a14      	ldr	r2, [pc, #80]	; (8003154 <_sbrk+0x5c>)
 8003102:	4b15      	ldr	r3, [pc, #84]	; (8003158 <_sbrk+0x60>)
 8003104:	1ad3      	subs	r3, r2, r3
 8003106:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003108:	697b      	ldr	r3, [r7, #20]
 800310a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800310c:	4b13      	ldr	r3, [pc, #76]	; (800315c <_sbrk+0x64>)
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	2b00      	cmp	r3, #0
 8003112:	d102      	bne.n	800311a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003114:	4b11      	ldr	r3, [pc, #68]	; (800315c <_sbrk+0x64>)
 8003116:	4a12      	ldr	r2, [pc, #72]	; (8003160 <_sbrk+0x68>)
 8003118:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800311a:	4b10      	ldr	r3, [pc, #64]	; (800315c <_sbrk+0x64>)
 800311c:	681a      	ldr	r2, [r3, #0]
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	4413      	add	r3, r2
 8003122:	693a      	ldr	r2, [r7, #16]
 8003124:	429a      	cmp	r2, r3
 8003126:	d207      	bcs.n	8003138 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003128:	f003 ffba 	bl	80070a0 <__errno>
 800312c:	4603      	mov	r3, r0
 800312e:	220c      	movs	r2, #12
 8003130:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003132:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8003136:	e009      	b.n	800314c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003138:	4b08      	ldr	r3, [pc, #32]	; (800315c <_sbrk+0x64>)
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800313e:	4b07      	ldr	r3, [pc, #28]	; (800315c <_sbrk+0x64>)
 8003140:	681a      	ldr	r2, [r3, #0]
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	4413      	add	r3, r2
 8003146:	4a05      	ldr	r2, [pc, #20]	; (800315c <_sbrk+0x64>)
 8003148:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800314a:	68fb      	ldr	r3, [r7, #12]
}
 800314c:	4618      	mov	r0, r3
 800314e:	3718      	adds	r7, #24
 8003150:	46bd      	mov	sp, r7
 8003152:	bd80      	pop	{r7, pc}
 8003154:	20010000 	.word	0x20010000
 8003158:	00000400 	.word	0x00000400
 800315c:	20000410 	.word	0x20000410
 8003160:	20000428 	.word	0x20000428

08003164 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003164:	b480      	push	{r7}
 8003166:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003168:	4b06      	ldr	r3, [pc, #24]	; (8003184 <SystemInit+0x20>)
 800316a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800316e:	4a05      	ldr	r2, [pc, #20]	; (8003184 <SystemInit+0x20>)
 8003170:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003174:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003178:	bf00      	nop
 800317a:	46bd      	mov	sp, r7
 800317c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003180:	4770      	bx	lr
 8003182:	bf00      	nop
 8003184:	e000ed00 	.word	0xe000ed00

08003188 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8003188:	f8df d034 	ldr.w	sp, [pc, #52]	; 80031c0 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800318c:	480d      	ldr	r0, [pc, #52]	; (80031c4 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800318e:	490e      	ldr	r1, [pc, #56]	; (80031c8 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8003190:	4a0e      	ldr	r2, [pc, #56]	; (80031cc <LoopFillZerobss+0x1e>)
  movs r3, #0
 8003192:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003194:	e002      	b.n	800319c <LoopCopyDataInit>

08003196 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003196:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003198:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800319a:	3304      	adds	r3, #4

0800319c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800319c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800319e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80031a0:	d3f9      	bcc.n	8003196 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80031a2:	4a0b      	ldr	r2, [pc, #44]	; (80031d0 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80031a4:	4c0b      	ldr	r4, [pc, #44]	; (80031d4 <LoopFillZerobss+0x26>)
  movs r3, #0
 80031a6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80031a8:	e001      	b.n	80031ae <LoopFillZerobss>

080031aa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80031aa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80031ac:	3204      	adds	r2, #4

080031ae <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80031ae:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80031b0:	d3fb      	bcc.n	80031aa <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80031b2:	f7ff ffd7 	bl	8003164 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80031b6:	f003 ff79 	bl	80070ac <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80031ba:	f7ff fb3d 	bl	8002838 <main>
  bx  lr    
 80031be:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80031c0:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 80031c4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80031c8:	20000168 	.word	0x20000168
  ldr r2, =_sidata
 80031cc:	08009680 	.word	0x08009680
  ldr r2, =_sbss
 80031d0:	20000168 	.word	0x20000168
  ldr r4, =_ebss
 80031d4:	20000428 	.word	0x20000428

080031d8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80031d8:	e7fe      	b.n	80031d8 <ADC_IRQHandler>
	...

080031dc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80031dc:	b580      	push	{r7, lr}
 80031de:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80031e0:	4b0e      	ldr	r3, [pc, #56]	; (800321c <HAL_Init+0x40>)
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	4a0d      	ldr	r2, [pc, #52]	; (800321c <HAL_Init+0x40>)
 80031e6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80031ea:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80031ec:	4b0b      	ldr	r3, [pc, #44]	; (800321c <HAL_Init+0x40>)
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	4a0a      	ldr	r2, [pc, #40]	; (800321c <HAL_Init+0x40>)
 80031f2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80031f6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80031f8:	4b08      	ldr	r3, [pc, #32]	; (800321c <HAL_Init+0x40>)
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	4a07      	ldr	r2, [pc, #28]	; (800321c <HAL_Init+0x40>)
 80031fe:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003202:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003204:	2003      	movs	r0, #3
 8003206:	f000 f92b 	bl	8003460 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800320a:	200f      	movs	r0, #15
 800320c:	f000 f808 	bl	8003220 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003210:	f7ff fd00 	bl	8002c14 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003214:	2300      	movs	r3, #0
}
 8003216:	4618      	mov	r0, r3
 8003218:	bd80      	pop	{r7, pc}
 800321a:	bf00      	nop
 800321c:	40023c00 	.word	0x40023c00

08003220 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003220:	b580      	push	{r7, lr}
 8003222:	b082      	sub	sp, #8
 8003224:	af00      	add	r7, sp, #0
 8003226:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003228:	4b12      	ldr	r3, [pc, #72]	; (8003274 <HAL_InitTick+0x54>)
 800322a:	681a      	ldr	r2, [r3, #0]
 800322c:	4b12      	ldr	r3, [pc, #72]	; (8003278 <HAL_InitTick+0x58>)
 800322e:	781b      	ldrb	r3, [r3, #0]
 8003230:	4619      	mov	r1, r3
 8003232:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003236:	fbb3 f3f1 	udiv	r3, r3, r1
 800323a:	fbb2 f3f3 	udiv	r3, r2, r3
 800323e:	4618      	mov	r0, r3
 8003240:	f000 f943 	bl	80034ca <HAL_SYSTICK_Config>
 8003244:	4603      	mov	r3, r0
 8003246:	2b00      	cmp	r3, #0
 8003248:	d001      	beq.n	800324e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800324a:	2301      	movs	r3, #1
 800324c:	e00e      	b.n	800326c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	2b0f      	cmp	r3, #15
 8003252:	d80a      	bhi.n	800326a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003254:	2200      	movs	r2, #0
 8003256:	6879      	ldr	r1, [r7, #4]
 8003258:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800325c:	f000 f90b 	bl	8003476 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003260:	4a06      	ldr	r2, [pc, #24]	; (800327c <HAL_InitTick+0x5c>)
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003266:	2300      	movs	r3, #0
 8003268:	e000      	b.n	800326c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800326a:	2301      	movs	r3, #1
}
 800326c:	4618      	mov	r0, r3
 800326e:	3708      	adds	r7, #8
 8003270:	46bd      	mov	sp, r7
 8003272:	bd80      	pop	{r7, pc}
 8003274:	200000f8 	.word	0x200000f8
 8003278:	20000100 	.word	0x20000100
 800327c:	200000fc 	.word	0x200000fc

08003280 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003280:	b480      	push	{r7}
 8003282:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003284:	4b06      	ldr	r3, [pc, #24]	; (80032a0 <HAL_IncTick+0x20>)
 8003286:	781b      	ldrb	r3, [r3, #0]
 8003288:	461a      	mov	r2, r3
 800328a:	4b06      	ldr	r3, [pc, #24]	; (80032a4 <HAL_IncTick+0x24>)
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	4413      	add	r3, r2
 8003290:	4a04      	ldr	r2, [pc, #16]	; (80032a4 <HAL_IncTick+0x24>)
 8003292:	6013      	str	r3, [r2, #0]
}
 8003294:	bf00      	nop
 8003296:	46bd      	mov	sp, r7
 8003298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800329c:	4770      	bx	lr
 800329e:	bf00      	nop
 80032a0:	20000100 	.word	0x20000100
 80032a4:	20000414 	.word	0x20000414

080032a8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80032a8:	b480      	push	{r7}
 80032aa:	af00      	add	r7, sp, #0
  return uwTick;
 80032ac:	4b03      	ldr	r3, [pc, #12]	; (80032bc <HAL_GetTick+0x14>)
 80032ae:	681b      	ldr	r3, [r3, #0]
}
 80032b0:	4618      	mov	r0, r3
 80032b2:	46bd      	mov	sp, r7
 80032b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032b8:	4770      	bx	lr
 80032ba:	bf00      	nop
 80032bc:	20000414 	.word	0x20000414

080032c0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80032c0:	b480      	push	{r7}
 80032c2:	b085      	sub	sp, #20
 80032c4:	af00      	add	r7, sp, #0
 80032c6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	f003 0307 	and.w	r3, r3, #7
 80032ce:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80032d0:	4b0c      	ldr	r3, [pc, #48]	; (8003304 <__NVIC_SetPriorityGrouping+0x44>)
 80032d2:	68db      	ldr	r3, [r3, #12]
 80032d4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80032d6:	68ba      	ldr	r2, [r7, #8]
 80032d8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80032dc:	4013      	ands	r3, r2
 80032de:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80032e0:	68fb      	ldr	r3, [r7, #12]
 80032e2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80032e4:	68bb      	ldr	r3, [r7, #8]
 80032e6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80032e8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80032ec:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80032f0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80032f2:	4a04      	ldr	r2, [pc, #16]	; (8003304 <__NVIC_SetPriorityGrouping+0x44>)
 80032f4:	68bb      	ldr	r3, [r7, #8]
 80032f6:	60d3      	str	r3, [r2, #12]
}
 80032f8:	bf00      	nop
 80032fa:	3714      	adds	r7, #20
 80032fc:	46bd      	mov	sp, r7
 80032fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003302:	4770      	bx	lr
 8003304:	e000ed00 	.word	0xe000ed00

08003308 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003308:	b480      	push	{r7}
 800330a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800330c:	4b04      	ldr	r3, [pc, #16]	; (8003320 <__NVIC_GetPriorityGrouping+0x18>)
 800330e:	68db      	ldr	r3, [r3, #12]
 8003310:	0a1b      	lsrs	r3, r3, #8
 8003312:	f003 0307 	and.w	r3, r3, #7
}
 8003316:	4618      	mov	r0, r3
 8003318:	46bd      	mov	sp, r7
 800331a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800331e:	4770      	bx	lr
 8003320:	e000ed00 	.word	0xe000ed00

08003324 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003324:	b480      	push	{r7}
 8003326:	b083      	sub	sp, #12
 8003328:	af00      	add	r7, sp, #0
 800332a:	4603      	mov	r3, r0
 800332c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800332e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003332:	2b00      	cmp	r3, #0
 8003334:	db0b      	blt.n	800334e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003336:	79fb      	ldrb	r3, [r7, #7]
 8003338:	f003 021f 	and.w	r2, r3, #31
 800333c:	4907      	ldr	r1, [pc, #28]	; (800335c <__NVIC_EnableIRQ+0x38>)
 800333e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003342:	095b      	lsrs	r3, r3, #5
 8003344:	2001      	movs	r0, #1
 8003346:	fa00 f202 	lsl.w	r2, r0, r2
 800334a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800334e:	bf00      	nop
 8003350:	370c      	adds	r7, #12
 8003352:	46bd      	mov	sp, r7
 8003354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003358:	4770      	bx	lr
 800335a:	bf00      	nop
 800335c:	e000e100 	.word	0xe000e100

08003360 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003360:	b480      	push	{r7}
 8003362:	b083      	sub	sp, #12
 8003364:	af00      	add	r7, sp, #0
 8003366:	4603      	mov	r3, r0
 8003368:	6039      	str	r1, [r7, #0]
 800336a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800336c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003370:	2b00      	cmp	r3, #0
 8003372:	db0a      	blt.n	800338a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003374:	683b      	ldr	r3, [r7, #0]
 8003376:	b2da      	uxtb	r2, r3
 8003378:	490c      	ldr	r1, [pc, #48]	; (80033ac <__NVIC_SetPriority+0x4c>)
 800337a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800337e:	0112      	lsls	r2, r2, #4
 8003380:	b2d2      	uxtb	r2, r2
 8003382:	440b      	add	r3, r1
 8003384:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003388:	e00a      	b.n	80033a0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800338a:	683b      	ldr	r3, [r7, #0]
 800338c:	b2da      	uxtb	r2, r3
 800338e:	4908      	ldr	r1, [pc, #32]	; (80033b0 <__NVIC_SetPriority+0x50>)
 8003390:	79fb      	ldrb	r3, [r7, #7]
 8003392:	f003 030f 	and.w	r3, r3, #15
 8003396:	3b04      	subs	r3, #4
 8003398:	0112      	lsls	r2, r2, #4
 800339a:	b2d2      	uxtb	r2, r2
 800339c:	440b      	add	r3, r1
 800339e:	761a      	strb	r2, [r3, #24]
}
 80033a0:	bf00      	nop
 80033a2:	370c      	adds	r7, #12
 80033a4:	46bd      	mov	sp, r7
 80033a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033aa:	4770      	bx	lr
 80033ac:	e000e100 	.word	0xe000e100
 80033b0:	e000ed00 	.word	0xe000ed00

080033b4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80033b4:	b480      	push	{r7}
 80033b6:	b089      	sub	sp, #36	; 0x24
 80033b8:	af00      	add	r7, sp, #0
 80033ba:	60f8      	str	r0, [r7, #12]
 80033bc:	60b9      	str	r1, [r7, #8]
 80033be:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80033c0:	68fb      	ldr	r3, [r7, #12]
 80033c2:	f003 0307 	and.w	r3, r3, #7
 80033c6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80033c8:	69fb      	ldr	r3, [r7, #28]
 80033ca:	f1c3 0307 	rsb	r3, r3, #7
 80033ce:	2b04      	cmp	r3, #4
 80033d0:	bf28      	it	cs
 80033d2:	2304      	movcs	r3, #4
 80033d4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80033d6:	69fb      	ldr	r3, [r7, #28]
 80033d8:	3304      	adds	r3, #4
 80033da:	2b06      	cmp	r3, #6
 80033dc:	d902      	bls.n	80033e4 <NVIC_EncodePriority+0x30>
 80033de:	69fb      	ldr	r3, [r7, #28]
 80033e0:	3b03      	subs	r3, #3
 80033e2:	e000      	b.n	80033e6 <NVIC_EncodePriority+0x32>
 80033e4:	2300      	movs	r3, #0
 80033e6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80033e8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80033ec:	69bb      	ldr	r3, [r7, #24]
 80033ee:	fa02 f303 	lsl.w	r3, r2, r3
 80033f2:	43da      	mvns	r2, r3
 80033f4:	68bb      	ldr	r3, [r7, #8]
 80033f6:	401a      	ands	r2, r3
 80033f8:	697b      	ldr	r3, [r7, #20]
 80033fa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80033fc:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8003400:	697b      	ldr	r3, [r7, #20]
 8003402:	fa01 f303 	lsl.w	r3, r1, r3
 8003406:	43d9      	mvns	r1, r3
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800340c:	4313      	orrs	r3, r2
         );
}
 800340e:	4618      	mov	r0, r3
 8003410:	3724      	adds	r7, #36	; 0x24
 8003412:	46bd      	mov	sp, r7
 8003414:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003418:	4770      	bx	lr
	...

0800341c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800341c:	b580      	push	{r7, lr}
 800341e:	b082      	sub	sp, #8
 8003420:	af00      	add	r7, sp, #0
 8003422:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	3b01      	subs	r3, #1
 8003428:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800342c:	d301      	bcc.n	8003432 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800342e:	2301      	movs	r3, #1
 8003430:	e00f      	b.n	8003452 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003432:	4a0a      	ldr	r2, [pc, #40]	; (800345c <SysTick_Config+0x40>)
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	3b01      	subs	r3, #1
 8003438:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800343a:	210f      	movs	r1, #15
 800343c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003440:	f7ff ff8e 	bl	8003360 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003444:	4b05      	ldr	r3, [pc, #20]	; (800345c <SysTick_Config+0x40>)
 8003446:	2200      	movs	r2, #0
 8003448:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800344a:	4b04      	ldr	r3, [pc, #16]	; (800345c <SysTick_Config+0x40>)
 800344c:	2207      	movs	r2, #7
 800344e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003450:	2300      	movs	r3, #0
}
 8003452:	4618      	mov	r0, r3
 8003454:	3708      	adds	r7, #8
 8003456:	46bd      	mov	sp, r7
 8003458:	bd80      	pop	{r7, pc}
 800345a:	bf00      	nop
 800345c:	e000e010 	.word	0xe000e010

08003460 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003460:	b580      	push	{r7, lr}
 8003462:	b082      	sub	sp, #8
 8003464:	af00      	add	r7, sp, #0
 8003466:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003468:	6878      	ldr	r0, [r7, #4]
 800346a:	f7ff ff29 	bl	80032c0 <__NVIC_SetPriorityGrouping>
}
 800346e:	bf00      	nop
 8003470:	3708      	adds	r7, #8
 8003472:	46bd      	mov	sp, r7
 8003474:	bd80      	pop	{r7, pc}

08003476 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003476:	b580      	push	{r7, lr}
 8003478:	b086      	sub	sp, #24
 800347a:	af00      	add	r7, sp, #0
 800347c:	4603      	mov	r3, r0
 800347e:	60b9      	str	r1, [r7, #8]
 8003480:	607a      	str	r2, [r7, #4]
 8003482:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003484:	2300      	movs	r3, #0
 8003486:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003488:	f7ff ff3e 	bl	8003308 <__NVIC_GetPriorityGrouping>
 800348c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800348e:	687a      	ldr	r2, [r7, #4]
 8003490:	68b9      	ldr	r1, [r7, #8]
 8003492:	6978      	ldr	r0, [r7, #20]
 8003494:	f7ff ff8e 	bl	80033b4 <NVIC_EncodePriority>
 8003498:	4602      	mov	r2, r0
 800349a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800349e:	4611      	mov	r1, r2
 80034a0:	4618      	mov	r0, r3
 80034a2:	f7ff ff5d 	bl	8003360 <__NVIC_SetPriority>
}
 80034a6:	bf00      	nop
 80034a8:	3718      	adds	r7, #24
 80034aa:	46bd      	mov	sp, r7
 80034ac:	bd80      	pop	{r7, pc}

080034ae <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80034ae:	b580      	push	{r7, lr}
 80034b0:	b082      	sub	sp, #8
 80034b2:	af00      	add	r7, sp, #0
 80034b4:	4603      	mov	r3, r0
 80034b6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80034b8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80034bc:	4618      	mov	r0, r3
 80034be:	f7ff ff31 	bl	8003324 <__NVIC_EnableIRQ>
}
 80034c2:	bf00      	nop
 80034c4:	3708      	adds	r7, #8
 80034c6:	46bd      	mov	sp, r7
 80034c8:	bd80      	pop	{r7, pc}

080034ca <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80034ca:	b580      	push	{r7, lr}
 80034cc:	b082      	sub	sp, #8
 80034ce:	af00      	add	r7, sp, #0
 80034d0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80034d2:	6878      	ldr	r0, [r7, #4]
 80034d4:	f7ff ffa2 	bl	800341c <SysTick_Config>
 80034d8:	4603      	mov	r3, r0
}
 80034da:	4618      	mov	r0, r3
 80034dc:	3708      	adds	r7, #8
 80034de:	46bd      	mov	sp, r7
 80034e0:	bd80      	pop	{r7, pc}
	...

080034e4 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80034e4:	b580      	push	{r7, lr}
 80034e6:	b086      	sub	sp, #24
 80034e8:	af00      	add	r7, sp, #0
 80034ea:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80034ec:	2300      	movs	r3, #0
 80034ee:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80034f0:	f7ff feda 	bl	80032a8 <HAL_GetTick>
 80034f4:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	2b00      	cmp	r3, #0
 80034fa:	d101      	bne.n	8003500 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80034fc:	2301      	movs	r3, #1
 80034fe:	e099      	b.n	8003634 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	2202      	movs	r2, #2
 8003504:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	2200      	movs	r2, #0
 800350c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	681a      	ldr	r2, [r3, #0]
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	f022 0201 	bic.w	r2, r2, #1
 800351e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003520:	e00f      	b.n	8003542 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003522:	f7ff fec1 	bl	80032a8 <HAL_GetTick>
 8003526:	4602      	mov	r2, r0
 8003528:	693b      	ldr	r3, [r7, #16]
 800352a:	1ad3      	subs	r3, r2, r3
 800352c:	2b05      	cmp	r3, #5
 800352e:	d908      	bls.n	8003542 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	2220      	movs	r2, #32
 8003534:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	2203      	movs	r2, #3
 800353a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 800353e:	2303      	movs	r3, #3
 8003540:	e078      	b.n	8003634 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	f003 0301 	and.w	r3, r3, #1
 800354c:	2b00      	cmp	r3, #0
 800354e:	d1e8      	bne.n	8003522 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003558:	697a      	ldr	r2, [r7, #20]
 800355a:	4b38      	ldr	r3, [pc, #224]	; (800363c <HAL_DMA_Init+0x158>)
 800355c:	4013      	ands	r3, r2
 800355e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	685a      	ldr	r2, [r3, #4]
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	689b      	ldr	r3, [r3, #8]
 8003568:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800356e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	691b      	ldr	r3, [r3, #16]
 8003574:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800357a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	699b      	ldr	r3, [r3, #24]
 8003580:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003586:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	6a1b      	ldr	r3, [r3, #32]
 800358c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800358e:	697a      	ldr	r2, [r7, #20]
 8003590:	4313      	orrs	r3, r2
 8003592:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003598:	2b04      	cmp	r3, #4
 800359a:	d107      	bne.n	80035ac <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035a4:	4313      	orrs	r3, r2
 80035a6:	697a      	ldr	r2, [r7, #20]
 80035a8:	4313      	orrs	r3, r2
 80035aa:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	697a      	ldr	r2, [r7, #20]
 80035b2:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	695b      	ldr	r3, [r3, #20]
 80035ba:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80035bc:	697b      	ldr	r3, [r7, #20]
 80035be:	f023 0307 	bic.w	r3, r3, #7
 80035c2:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035c8:	697a      	ldr	r2, [r7, #20]
 80035ca:	4313      	orrs	r3, r2
 80035cc:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035d2:	2b04      	cmp	r3, #4
 80035d4:	d117      	bne.n	8003606 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80035da:	697a      	ldr	r2, [r7, #20]
 80035dc:	4313      	orrs	r3, r2
 80035de:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80035e4:	2b00      	cmp	r3, #0
 80035e6:	d00e      	beq.n	8003606 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80035e8:	6878      	ldr	r0, [r7, #4]
 80035ea:	f000 fb01 	bl	8003bf0 <DMA_CheckFifoParam>
 80035ee:	4603      	mov	r3, r0
 80035f0:	2b00      	cmp	r3, #0
 80035f2:	d008      	beq.n	8003606 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	2240      	movs	r2, #64	; 0x40
 80035f8:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	2201      	movs	r2, #1
 80035fe:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8003602:	2301      	movs	r3, #1
 8003604:	e016      	b.n	8003634 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	697a      	ldr	r2, [r7, #20]
 800360c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800360e:	6878      	ldr	r0, [r7, #4]
 8003610:	f000 fab8 	bl	8003b84 <DMA_CalcBaseAndBitshift>
 8003614:	4603      	mov	r3, r0
 8003616:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800361c:	223f      	movs	r2, #63	; 0x3f
 800361e:	409a      	lsls	r2, r3
 8003620:	68fb      	ldr	r3, [r7, #12]
 8003622:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	2200      	movs	r2, #0
 8003628:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	2201      	movs	r2, #1
 800362e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8003632:	2300      	movs	r3, #0
}
 8003634:	4618      	mov	r0, r3
 8003636:	3718      	adds	r7, #24
 8003638:	46bd      	mov	sp, r7
 800363a:	bd80      	pop	{r7, pc}
 800363c:	f010803f 	.word	0xf010803f

08003640 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003640:	b580      	push	{r7, lr}
 8003642:	b086      	sub	sp, #24
 8003644:	af00      	add	r7, sp, #0
 8003646:	60f8      	str	r0, [r7, #12]
 8003648:	60b9      	str	r1, [r7, #8]
 800364a:	607a      	str	r2, [r7, #4]
 800364c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800364e:	2300      	movs	r3, #0
 8003650:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003652:	68fb      	ldr	r3, [r7, #12]
 8003654:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003656:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8003658:	68fb      	ldr	r3, [r7, #12]
 800365a:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800365e:	2b01      	cmp	r3, #1
 8003660:	d101      	bne.n	8003666 <HAL_DMA_Start_IT+0x26>
 8003662:	2302      	movs	r3, #2
 8003664:	e040      	b.n	80036e8 <HAL_DMA_Start_IT+0xa8>
 8003666:	68fb      	ldr	r3, [r7, #12]
 8003668:	2201      	movs	r2, #1
 800366a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800366e:	68fb      	ldr	r3, [r7, #12]
 8003670:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003674:	b2db      	uxtb	r3, r3
 8003676:	2b01      	cmp	r3, #1
 8003678:	d12f      	bne.n	80036da <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800367a:	68fb      	ldr	r3, [r7, #12]
 800367c:	2202      	movs	r2, #2
 800367e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003682:	68fb      	ldr	r3, [r7, #12]
 8003684:	2200      	movs	r2, #0
 8003686:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003688:	683b      	ldr	r3, [r7, #0]
 800368a:	687a      	ldr	r2, [r7, #4]
 800368c:	68b9      	ldr	r1, [r7, #8]
 800368e:	68f8      	ldr	r0, [r7, #12]
 8003690:	f000 fa4a 	bl	8003b28 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003694:	68fb      	ldr	r3, [r7, #12]
 8003696:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003698:	223f      	movs	r2, #63	; 0x3f
 800369a:	409a      	lsls	r2, r3
 800369c:	693b      	ldr	r3, [r7, #16]
 800369e:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80036a0:	68fb      	ldr	r3, [r7, #12]
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	681a      	ldr	r2, [r3, #0]
 80036a6:	68fb      	ldr	r3, [r7, #12]
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	f042 0216 	orr.w	r2, r2, #22
 80036ae:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80036b0:	68fb      	ldr	r3, [r7, #12]
 80036b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036b4:	2b00      	cmp	r3, #0
 80036b6:	d007      	beq.n	80036c8 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80036b8:	68fb      	ldr	r3, [r7, #12]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	681a      	ldr	r2, [r3, #0]
 80036be:	68fb      	ldr	r3, [r7, #12]
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	f042 0208 	orr.w	r2, r2, #8
 80036c6:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80036c8:	68fb      	ldr	r3, [r7, #12]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	681a      	ldr	r2, [r3, #0]
 80036ce:	68fb      	ldr	r3, [r7, #12]
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	f042 0201 	orr.w	r2, r2, #1
 80036d6:	601a      	str	r2, [r3, #0]
 80036d8:	e005      	b.n	80036e6 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80036da:	68fb      	ldr	r3, [r7, #12]
 80036dc:	2200      	movs	r2, #0
 80036de:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80036e2:	2302      	movs	r3, #2
 80036e4:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80036e6:	7dfb      	ldrb	r3, [r7, #23]
}
 80036e8:	4618      	mov	r0, r3
 80036ea:	3718      	adds	r7, #24
 80036ec:	46bd      	mov	sp, r7
 80036ee:	bd80      	pop	{r7, pc}

080036f0 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80036f0:	b580      	push	{r7, lr}
 80036f2:	b084      	sub	sp, #16
 80036f4:	af00      	add	r7, sp, #0
 80036f6:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80036fc:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80036fe:	f7ff fdd3 	bl	80032a8 <HAL_GetTick>
 8003702:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800370a:	b2db      	uxtb	r3, r3
 800370c:	2b02      	cmp	r3, #2
 800370e:	d008      	beq.n	8003722 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	2280      	movs	r2, #128	; 0x80
 8003714:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	2200      	movs	r2, #0
 800371a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 800371e:	2301      	movs	r3, #1
 8003720:	e052      	b.n	80037c8 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	681a      	ldr	r2, [r3, #0]
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	f022 0216 	bic.w	r2, r2, #22
 8003730:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	695a      	ldr	r2, [r3, #20]
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003740:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003746:	2b00      	cmp	r3, #0
 8003748:	d103      	bne.n	8003752 <HAL_DMA_Abort+0x62>
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800374e:	2b00      	cmp	r3, #0
 8003750:	d007      	beq.n	8003762 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	681a      	ldr	r2, [r3, #0]
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	f022 0208 	bic.w	r2, r2, #8
 8003760:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	681a      	ldr	r2, [r3, #0]
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	f022 0201 	bic.w	r2, r2, #1
 8003770:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003772:	e013      	b.n	800379c <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003774:	f7ff fd98 	bl	80032a8 <HAL_GetTick>
 8003778:	4602      	mov	r2, r0
 800377a:	68bb      	ldr	r3, [r7, #8]
 800377c:	1ad3      	subs	r3, r2, r3
 800377e:	2b05      	cmp	r3, #5
 8003780:	d90c      	bls.n	800379c <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	2220      	movs	r2, #32
 8003786:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	2203      	movs	r2, #3
 800378c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	2200      	movs	r2, #0
 8003794:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8003798:	2303      	movs	r3, #3
 800379a:	e015      	b.n	80037c8 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	f003 0301 	and.w	r3, r3, #1
 80037a6:	2b00      	cmp	r3, #0
 80037a8:	d1e4      	bne.n	8003774 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80037ae:	223f      	movs	r2, #63	; 0x3f
 80037b0:	409a      	lsls	r2, r3
 80037b2:	68fb      	ldr	r3, [r7, #12]
 80037b4:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	2201      	movs	r2, #1
 80037ba:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	2200      	movs	r2, #0
 80037c2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 80037c6:	2300      	movs	r3, #0
}
 80037c8:	4618      	mov	r0, r3
 80037ca:	3710      	adds	r7, #16
 80037cc:	46bd      	mov	sp, r7
 80037ce:	bd80      	pop	{r7, pc}

080037d0 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80037d0:	b480      	push	{r7}
 80037d2:	b083      	sub	sp, #12
 80037d4:	af00      	add	r7, sp, #0
 80037d6:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80037de:	b2db      	uxtb	r3, r3
 80037e0:	2b02      	cmp	r3, #2
 80037e2:	d004      	beq.n	80037ee <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	2280      	movs	r2, #128	; 0x80
 80037e8:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80037ea:	2301      	movs	r3, #1
 80037ec:	e00c      	b.n	8003808 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	2205      	movs	r2, #5
 80037f2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	681a      	ldr	r2, [r3, #0]
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	f022 0201 	bic.w	r2, r2, #1
 8003804:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8003806:	2300      	movs	r3, #0
}
 8003808:	4618      	mov	r0, r3
 800380a:	370c      	adds	r7, #12
 800380c:	46bd      	mov	sp, r7
 800380e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003812:	4770      	bx	lr

08003814 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003814:	b580      	push	{r7, lr}
 8003816:	b086      	sub	sp, #24
 8003818:	af00      	add	r7, sp, #0
 800381a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 800381c:	2300      	movs	r3, #0
 800381e:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003820:	4b8e      	ldr	r3, [pc, #568]	; (8003a5c <HAL_DMA_IRQHandler+0x248>)
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	4a8e      	ldr	r2, [pc, #568]	; (8003a60 <HAL_DMA_IRQHandler+0x24c>)
 8003826:	fba2 2303 	umull	r2, r3, r2, r3
 800382a:	0a9b      	lsrs	r3, r3, #10
 800382c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003832:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8003834:	693b      	ldr	r3, [r7, #16]
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800383e:	2208      	movs	r2, #8
 8003840:	409a      	lsls	r2, r3
 8003842:	68fb      	ldr	r3, [r7, #12]
 8003844:	4013      	ands	r3, r2
 8003846:	2b00      	cmp	r3, #0
 8003848:	d01a      	beq.n	8003880 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	f003 0304 	and.w	r3, r3, #4
 8003854:	2b00      	cmp	r3, #0
 8003856:	d013      	beq.n	8003880 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	681a      	ldr	r2, [r3, #0]
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	f022 0204 	bic.w	r2, r2, #4
 8003866:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800386c:	2208      	movs	r2, #8
 800386e:	409a      	lsls	r2, r3
 8003870:	693b      	ldr	r3, [r7, #16]
 8003872:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003878:	f043 0201 	orr.w	r2, r3, #1
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003884:	2201      	movs	r2, #1
 8003886:	409a      	lsls	r2, r3
 8003888:	68fb      	ldr	r3, [r7, #12]
 800388a:	4013      	ands	r3, r2
 800388c:	2b00      	cmp	r3, #0
 800388e:	d012      	beq.n	80038b6 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	695b      	ldr	r3, [r3, #20]
 8003896:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800389a:	2b00      	cmp	r3, #0
 800389c:	d00b      	beq.n	80038b6 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80038a2:	2201      	movs	r2, #1
 80038a4:	409a      	lsls	r2, r3
 80038a6:	693b      	ldr	r3, [r7, #16]
 80038a8:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80038ae:	f043 0202 	orr.w	r2, r3, #2
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80038ba:	2204      	movs	r2, #4
 80038bc:	409a      	lsls	r2, r3
 80038be:	68fb      	ldr	r3, [r7, #12]
 80038c0:	4013      	ands	r3, r2
 80038c2:	2b00      	cmp	r3, #0
 80038c4:	d012      	beq.n	80038ec <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	f003 0302 	and.w	r3, r3, #2
 80038d0:	2b00      	cmp	r3, #0
 80038d2:	d00b      	beq.n	80038ec <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80038d8:	2204      	movs	r2, #4
 80038da:	409a      	lsls	r2, r3
 80038dc:	693b      	ldr	r3, [r7, #16]
 80038de:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80038e4:	f043 0204 	orr.w	r2, r3, #4
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80038f0:	2210      	movs	r2, #16
 80038f2:	409a      	lsls	r2, r3
 80038f4:	68fb      	ldr	r3, [r7, #12]
 80038f6:	4013      	ands	r3, r2
 80038f8:	2b00      	cmp	r3, #0
 80038fa:	d043      	beq.n	8003984 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	f003 0308 	and.w	r3, r3, #8
 8003906:	2b00      	cmp	r3, #0
 8003908:	d03c      	beq.n	8003984 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800390e:	2210      	movs	r2, #16
 8003910:	409a      	lsls	r2, r3
 8003912:	693b      	ldr	r3, [r7, #16]
 8003914:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003920:	2b00      	cmp	r3, #0
 8003922:	d018      	beq.n	8003956 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800392e:	2b00      	cmp	r3, #0
 8003930:	d108      	bne.n	8003944 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003936:	2b00      	cmp	r3, #0
 8003938:	d024      	beq.n	8003984 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800393e:	6878      	ldr	r0, [r7, #4]
 8003940:	4798      	blx	r3
 8003942:	e01f      	b.n	8003984 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003948:	2b00      	cmp	r3, #0
 800394a:	d01b      	beq.n	8003984 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003950:	6878      	ldr	r0, [r7, #4]
 8003952:	4798      	blx	r3
 8003954:	e016      	b.n	8003984 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003960:	2b00      	cmp	r3, #0
 8003962:	d107      	bne.n	8003974 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	681a      	ldr	r2, [r3, #0]
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	f022 0208 	bic.w	r2, r2, #8
 8003972:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003978:	2b00      	cmp	r3, #0
 800397a:	d003      	beq.n	8003984 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003980:	6878      	ldr	r0, [r7, #4]
 8003982:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003988:	2220      	movs	r2, #32
 800398a:	409a      	lsls	r2, r3
 800398c:	68fb      	ldr	r3, [r7, #12]
 800398e:	4013      	ands	r3, r2
 8003990:	2b00      	cmp	r3, #0
 8003992:	f000 808f 	beq.w	8003ab4 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	f003 0310 	and.w	r3, r3, #16
 80039a0:	2b00      	cmp	r3, #0
 80039a2:	f000 8087 	beq.w	8003ab4 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80039aa:	2220      	movs	r2, #32
 80039ac:	409a      	lsls	r2, r3
 80039ae:	693b      	ldr	r3, [r7, #16]
 80039b0:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80039b8:	b2db      	uxtb	r3, r3
 80039ba:	2b05      	cmp	r3, #5
 80039bc:	d136      	bne.n	8003a2c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	681a      	ldr	r2, [r3, #0]
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	f022 0216 	bic.w	r2, r2, #22
 80039cc:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	695a      	ldr	r2, [r3, #20]
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80039dc:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039e2:	2b00      	cmp	r3, #0
 80039e4:	d103      	bne.n	80039ee <HAL_DMA_IRQHandler+0x1da>
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80039ea:	2b00      	cmp	r3, #0
 80039ec:	d007      	beq.n	80039fe <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	681a      	ldr	r2, [r3, #0]
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	f022 0208 	bic.w	r2, r2, #8
 80039fc:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003a02:	223f      	movs	r2, #63	; 0x3f
 8003a04:	409a      	lsls	r2, r3
 8003a06:	693b      	ldr	r3, [r7, #16]
 8003a08:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	2201      	movs	r2, #1
 8003a0e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	2200      	movs	r2, #0
 8003a16:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003a1e:	2b00      	cmp	r3, #0
 8003a20:	d07e      	beq.n	8003b20 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003a26:	6878      	ldr	r0, [r7, #4]
 8003a28:	4798      	blx	r3
        }
        return;
 8003a2a:	e079      	b.n	8003b20 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003a36:	2b00      	cmp	r3, #0
 8003a38:	d01d      	beq.n	8003a76 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003a44:	2b00      	cmp	r3, #0
 8003a46:	d10d      	bne.n	8003a64 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a4c:	2b00      	cmp	r3, #0
 8003a4e:	d031      	beq.n	8003ab4 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a54:	6878      	ldr	r0, [r7, #4]
 8003a56:	4798      	blx	r3
 8003a58:	e02c      	b.n	8003ab4 <HAL_DMA_IRQHandler+0x2a0>
 8003a5a:	bf00      	nop
 8003a5c:	200000f8 	.word	0x200000f8
 8003a60:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003a68:	2b00      	cmp	r3, #0
 8003a6a:	d023      	beq.n	8003ab4 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003a70:	6878      	ldr	r0, [r7, #4]
 8003a72:	4798      	blx	r3
 8003a74:	e01e      	b.n	8003ab4 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003a80:	2b00      	cmp	r3, #0
 8003a82:	d10f      	bne.n	8003aa4 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	681a      	ldr	r2, [r3, #0]
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	f022 0210 	bic.w	r2, r2, #16
 8003a92:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	2201      	movs	r2, #1
 8003a98:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	2200      	movs	r2, #0
 8003aa0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003aa8:	2b00      	cmp	r3, #0
 8003aaa:	d003      	beq.n	8003ab4 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003ab0:	6878      	ldr	r0, [r7, #4]
 8003ab2:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003ab8:	2b00      	cmp	r3, #0
 8003aba:	d032      	beq.n	8003b22 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003ac0:	f003 0301 	and.w	r3, r3, #1
 8003ac4:	2b00      	cmp	r3, #0
 8003ac6:	d022      	beq.n	8003b0e <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	2205      	movs	r2, #5
 8003acc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	681a      	ldr	r2, [r3, #0]
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	f022 0201 	bic.w	r2, r2, #1
 8003ade:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8003ae0:	68bb      	ldr	r3, [r7, #8]
 8003ae2:	3301      	adds	r3, #1
 8003ae4:	60bb      	str	r3, [r7, #8]
 8003ae6:	697a      	ldr	r2, [r7, #20]
 8003ae8:	429a      	cmp	r2, r3
 8003aea:	d307      	bcc.n	8003afc <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	f003 0301 	and.w	r3, r3, #1
 8003af6:	2b00      	cmp	r3, #0
 8003af8:	d1f2      	bne.n	8003ae0 <HAL_DMA_IRQHandler+0x2cc>
 8003afa:	e000      	b.n	8003afe <HAL_DMA_IRQHandler+0x2ea>
          break;
 8003afc:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	2201      	movs	r2, #1
 8003b02:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	2200      	movs	r2, #0
 8003b0a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003b12:	2b00      	cmp	r3, #0
 8003b14:	d005      	beq.n	8003b22 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003b1a:	6878      	ldr	r0, [r7, #4]
 8003b1c:	4798      	blx	r3
 8003b1e:	e000      	b.n	8003b22 <HAL_DMA_IRQHandler+0x30e>
        return;
 8003b20:	bf00      	nop
    }
  }
}
 8003b22:	3718      	adds	r7, #24
 8003b24:	46bd      	mov	sp, r7
 8003b26:	bd80      	pop	{r7, pc}

08003b28 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003b28:	b480      	push	{r7}
 8003b2a:	b085      	sub	sp, #20
 8003b2c:	af00      	add	r7, sp, #0
 8003b2e:	60f8      	str	r0, [r7, #12]
 8003b30:	60b9      	str	r1, [r7, #8]
 8003b32:	607a      	str	r2, [r7, #4]
 8003b34:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8003b36:	68fb      	ldr	r3, [r7, #12]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	681a      	ldr	r2, [r3, #0]
 8003b3c:	68fb      	ldr	r3, [r7, #12]
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003b44:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8003b46:	68fb      	ldr	r3, [r7, #12]
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	683a      	ldr	r2, [r7, #0]
 8003b4c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003b4e:	68fb      	ldr	r3, [r7, #12]
 8003b50:	689b      	ldr	r3, [r3, #8]
 8003b52:	2b40      	cmp	r3, #64	; 0x40
 8003b54:	d108      	bne.n	8003b68 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8003b56:	68fb      	ldr	r3, [r7, #12]
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	687a      	ldr	r2, [r7, #4]
 8003b5c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8003b5e:	68fb      	ldr	r3, [r7, #12]
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	68ba      	ldr	r2, [r7, #8]
 8003b64:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8003b66:	e007      	b.n	8003b78 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8003b68:	68fb      	ldr	r3, [r7, #12]
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	68ba      	ldr	r2, [r7, #8]
 8003b6e:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8003b70:	68fb      	ldr	r3, [r7, #12]
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	687a      	ldr	r2, [r7, #4]
 8003b76:	60da      	str	r2, [r3, #12]
}
 8003b78:	bf00      	nop
 8003b7a:	3714      	adds	r7, #20
 8003b7c:	46bd      	mov	sp, r7
 8003b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b82:	4770      	bx	lr

08003b84 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003b84:	b480      	push	{r7}
 8003b86:	b085      	sub	sp, #20
 8003b88:	af00      	add	r7, sp, #0
 8003b8a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	b2db      	uxtb	r3, r3
 8003b92:	3b10      	subs	r3, #16
 8003b94:	4a14      	ldr	r2, [pc, #80]	; (8003be8 <DMA_CalcBaseAndBitshift+0x64>)
 8003b96:	fba2 2303 	umull	r2, r3, r2, r3
 8003b9a:	091b      	lsrs	r3, r3, #4
 8003b9c:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8003b9e:	4a13      	ldr	r2, [pc, #76]	; (8003bec <DMA_CalcBaseAndBitshift+0x68>)
 8003ba0:	68fb      	ldr	r3, [r7, #12]
 8003ba2:	4413      	add	r3, r2
 8003ba4:	781b      	ldrb	r3, [r3, #0]
 8003ba6:	461a      	mov	r2, r3
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8003bac:	68fb      	ldr	r3, [r7, #12]
 8003bae:	2b03      	cmp	r3, #3
 8003bb0:	d909      	bls.n	8003bc6 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003bba:	f023 0303 	bic.w	r3, r3, #3
 8003bbe:	1d1a      	adds	r2, r3, #4
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	659a      	str	r2, [r3, #88]	; 0x58
 8003bc4:	e007      	b.n	8003bd6 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003bce:	f023 0303 	bic.w	r3, r3, #3
 8003bd2:	687a      	ldr	r2, [r7, #4]
 8003bd4:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8003bda:	4618      	mov	r0, r3
 8003bdc:	3714      	adds	r7, #20
 8003bde:	46bd      	mov	sp, r7
 8003be0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003be4:	4770      	bx	lr
 8003be6:	bf00      	nop
 8003be8:	aaaaaaab 	.word	0xaaaaaaab
 8003bec:	08009404 	.word	0x08009404

08003bf0 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003bf0:	b480      	push	{r7}
 8003bf2:	b085      	sub	sp, #20
 8003bf4:	af00      	add	r7, sp, #0
 8003bf6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003bf8:	2300      	movs	r3, #0
 8003bfa:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c00:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	699b      	ldr	r3, [r3, #24]
 8003c06:	2b00      	cmp	r3, #0
 8003c08:	d11f      	bne.n	8003c4a <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8003c0a:	68bb      	ldr	r3, [r7, #8]
 8003c0c:	2b03      	cmp	r3, #3
 8003c0e:	d856      	bhi.n	8003cbe <DMA_CheckFifoParam+0xce>
 8003c10:	a201      	add	r2, pc, #4	; (adr r2, 8003c18 <DMA_CheckFifoParam+0x28>)
 8003c12:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003c16:	bf00      	nop
 8003c18:	08003c29 	.word	0x08003c29
 8003c1c:	08003c3b 	.word	0x08003c3b
 8003c20:	08003c29 	.word	0x08003c29
 8003c24:	08003cbf 	.word	0x08003cbf
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c2c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003c30:	2b00      	cmp	r3, #0
 8003c32:	d046      	beq.n	8003cc2 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8003c34:	2301      	movs	r3, #1
 8003c36:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003c38:	e043      	b.n	8003cc2 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c3e:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003c42:	d140      	bne.n	8003cc6 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8003c44:	2301      	movs	r3, #1
 8003c46:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003c48:	e03d      	b.n	8003cc6 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	699b      	ldr	r3, [r3, #24]
 8003c4e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003c52:	d121      	bne.n	8003c98 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8003c54:	68bb      	ldr	r3, [r7, #8]
 8003c56:	2b03      	cmp	r3, #3
 8003c58:	d837      	bhi.n	8003cca <DMA_CheckFifoParam+0xda>
 8003c5a:	a201      	add	r2, pc, #4	; (adr r2, 8003c60 <DMA_CheckFifoParam+0x70>)
 8003c5c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003c60:	08003c71 	.word	0x08003c71
 8003c64:	08003c77 	.word	0x08003c77
 8003c68:	08003c71 	.word	0x08003c71
 8003c6c:	08003c89 	.word	0x08003c89
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003c70:	2301      	movs	r3, #1
 8003c72:	73fb      	strb	r3, [r7, #15]
      break;
 8003c74:	e030      	b.n	8003cd8 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c7a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003c7e:	2b00      	cmp	r3, #0
 8003c80:	d025      	beq.n	8003cce <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8003c82:	2301      	movs	r3, #1
 8003c84:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003c86:	e022      	b.n	8003cce <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c8c:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003c90:	d11f      	bne.n	8003cd2 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8003c92:	2301      	movs	r3, #1
 8003c94:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8003c96:	e01c      	b.n	8003cd2 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003c98:	68bb      	ldr	r3, [r7, #8]
 8003c9a:	2b02      	cmp	r3, #2
 8003c9c:	d903      	bls.n	8003ca6 <DMA_CheckFifoParam+0xb6>
 8003c9e:	68bb      	ldr	r3, [r7, #8]
 8003ca0:	2b03      	cmp	r3, #3
 8003ca2:	d003      	beq.n	8003cac <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003ca4:	e018      	b.n	8003cd8 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8003ca6:	2301      	movs	r3, #1
 8003ca8:	73fb      	strb	r3, [r7, #15]
      break;
 8003caa:	e015      	b.n	8003cd8 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003cb0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003cb4:	2b00      	cmp	r3, #0
 8003cb6:	d00e      	beq.n	8003cd6 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8003cb8:	2301      	movs	r3, #1
 8003cba:	73fb      	strb	r3, [r7, #15]
      break;
 8003cbc:	e00b      	b.n	8003cd6 <DMA_CheckFifoParam+0xe6>
      break;
 8003cbe:	bf00      	nop
 8003cc0:	e00a      	b.n	8003cd8 <DMA_CheckFifoParam+0xe8>
      break;
 8003cc2:	bf00      	nop
 8003cc4:	e008      	b.n	8003cd8 <DMA_CheckFifoParam+0xe8>
      break;
 8003cc6:	bf00      	nop
 8003cc8:	e006      	b.n	8003cd8 <DMA_CheckFifoParam+0xe8>
      break;
 8003cca:	bf00      	nop
 8003ccc:	e004      	b.n	8003cd8 <DMA_CheckFifoParam+0xe8>
      break;
 8003cce:	bf00      	nop
 8003cd0:	e002      	b.n	8003cd8 <DMA_CheckFifoParam+0xe8>
      break;   
 8003cd2:	bf00      	nop
 8003cd4:	e000      	b.n	8003cd8 <DMA_CheckFifoParam+0xe8>
      break;
 8003cd6:	bf00      	nop
    }
  } 
  
  return status; 
 8003cd8:	7bfb      	ldrb	r3, [r7, #15]
}
 8003cda:	4618      	mov	r0, r3
 8003cdc:	3714      	adds	r7, #20
 8003cde:	46bd      	mov	sp, r7
 8003ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ce4:	4770      	bx	lr
 8003ce6:	bf00      	nop

08003ce8 <FLASH_Erase_Sector>:
  *                                  the operation will be done by double word (64-bit)
  *
  * @retval None
  */
void FLASH_Erase_Sector(uint32_t Sector, uint8_t VoltageRange)
{
 8003ce8:	b480      	push	{r7}
 8003cea:	b085      	sub	sp, #20
 8003cec:	af00      	add	r7, sp, #0
 8003cee:	6078      	str	r0, [r7, #4]
 8003cf0:	460b      	mov	r3, r1
 8003cf2:	70fb      	strb	r3, [r7, #3]
  uint32_t tmp_psize = 0U;
 8003cf4:	2300      	movs	r3, #0
 8003cf6:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_FLASH_SECTOR(Sector));
  assert_param(IS_VOLTAGERANGE(VoltageRange));

  if (VoltageRange == FLASH_VOLTAGE_RANGE_1)
 8003cf8:	78fb      	ldrb	r3, [r7, #3]
 8003cfa:	2b00      	cmp	r3, #0
 8003cfc:	d102      	bne.n	8003d04 <FLASH_Erase_Sector+0x1c>
  {
    tmp_psize = FLASH_PSIZE_BYTE;
 8003cfe:	2300      	movs	r3, #0
 8003d00:	60fb      	str	r3, [r7, #12]
 8003d02:	e010      	b.n	8003d26 <FLASH_Erase_Sector+0x3e>
  }
  else if (VoltageRange == FLASH_VOLTAGE_RANGE_2)
 8003d04:	78fb      	ldrb	r3, [r7, #3]
 8003d06:	2b01      	cmp	r3, #1
 8003d08:	d103      	bne.n	8003d12 <FLASH_Erase_Sector+0x2a>
  {
    tmp_psize = FLASH_PSIZE_HALF_WORD;
 8003d0a:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003d0e:	60fb      	str	r3, [r7, #12]
 8003d10:	e009      	b.n	8003d26 <FLASH_Erase_Sector+0x3e>
  }
  else if (VoltageRange == FLASH_VOLTAGE_RANGE_3)
 8003d12:	78fb      	ldrb	r3, [r7, #3]
 8003d14:	2b02      	cmp	r3, #2
 8003d16:	d103      	bne.n	8003d20 <FLASH_Erase_Sector+0x38>
  {
    tmp_psize = FLASH_PSIZE_WORD;
 8003d18:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003d1c:	60fb      	str	r3, [r7, #12]
 8003d1e:	e002      	b.n	8003d26 <FLASH_Erase_Sector+0x3e>
  }
  else
  {
    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
 8003d20:	f44f 7340 	mov.w	r3, #768	; 0x300
 8003d24:	60fb      	str	r3, [r7, #12]
  }

  /* If the previous operation is completed, proceed to erase the sector */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8003d26:	4b13      	ldr	r3, [pc, #76]	; (8003d74 <FLASH_Erase_Sector+0x8c>)
 8003d28:	691b      	ldr	r3, [r3, #16]
 8003d2a:	4a12      	ldr	r2, [pc, #72]	; (8003d74 <FLASH_Erase_Sector+0x8c>)
 8003d2c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003d30:	6113      	str	r3, [r2, #16]
  FLASH->CR |= tmp_psize;
 8003d32:	4b10      	ldr	r3, [pc, #64]	; (8003d74 <FLASH_Erase_Sector+0x8c>)
 8003d34:	691a      	ldr	r2, [r3, #16]
 8003d36:	490f      	ldr	r1, [pc, #60]	; (8003d74 <FLASH_Erase_Sector+0x8c>)
 8003d38:	68fb      	ldr	r3, [r7, #12]
 8003d3a:	4313      	orrs	r3, r2
 8003d3c:	610b      	str	r3, [r1, #16]
  CLEAR_BIT(FLASH->CR, FLASH_CR_SNB);
 8003d3e:	4b0d      	ldr	r3, [pc, #52]	; (8003d74 <FLASH_Erase_Sector+0x8c>)
 8003d40:	691b      	ldr	r3, [r3, #16]
 8003d42:	4a0c      	ldr	r2, [pc, #48]	; (8003d74 <FLASH_Erase_Sector+0x8c>)
 8003d44:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8003d48:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos);
 8003d4a:	4b0a      	ldr	r3, [pc, #40]	; (8003d74 <FLASH_Erase_Sector+0x8c>)
 8003d4c:	691a      	ldr	r2, [r3, #16]
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	00db      	lsls	r3, r3, #3
 8003d52:	4313      	orrs	r3, r2
 8003d54:	4a07      	ldr	r2, [pc, #28]	; (8003d74 <FLASH_Erase_Sector+0x8c>)
 8003d56:	f043 0302 	orr.w	r3, r3, #2
 8003d5a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT;
 8003d5c:	4b05      	ldr	r3, [pc, #20]	; (8003d74 <FLASH_Erase_Sector+0x8c>)
 8003d5e:	691b      	ldr	r3, [r3, #16]
 8003d60:	4a04      	ldr	r2, [pc, #16]	; (8003d74 <FLASH_Erase_Sector+0x8c>)
 8003d62:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003d66:	6113      	str	r3, [r2, #16]
}
 8003d68:	bf00      	nop
 8003d6a:	3714      	adds	r7, #20
 8003d6c:	46bd      	mov	sp, r7
 8003d6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d72:	4770      	bx	lr
 8003d74:	40023c00 	.word	0x40023c00

08003d78 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003d78:	b480      	push	{r7}
 8003d7a:	b089      	sub	sp, #36	; 0x24
 8003d7c:	af00      	add	r7, sp, #0
 8003d7e:	6078      	str	r0, [r7, #4]
 8003d80:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003d82:	2300      	movs	r3, #0
 8003d84:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003d86:	2300      	movs	r3, #0
 8003d88:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003d8a:	2300      	movs	r3, #0
 8003d8c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003d8e:	2300      	movs	r3, #0
 8003d90:	61fb      	str	r3, [r7, #28]
 8003d92:	e159      	b.n	8004048 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003d94:	2201      	movs	r2, #1
 8003d96:	69fb      	ldr	r3, [r7, #28]
 8003d98:	fa02 f303 	lsl.w	r3, r2, r3
 8003d9c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003d9e:	683b      	ldr	r3, [r7, #0]
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	697a      	ldr	r2, [r7, #20]
 8003da4:	4013      	ands	r3, r2
 8003da6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003da8:	693a      	ldr	r2, [r7, #16]
 8003daa:	697b      	ldr	r3, [r7, #20]
 8003dac:	429a      	cmp	r2, r3
 8003dae:	f040 8148 	bne.w	8004042 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003db2:	683b      	ldr	r3, [r7, #0]
 8003db4:	685b      	ldr	r3, [r3, #4]
 8003db6:	f003 0303 	and.w	r3, r3, #3
 8003dba:	2b01      	cmp	r3, #1
 8003dbc:	d005      	beq.n	8003dca <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003dbe:	683b      	ldr	r3, [r7, #0]
 8003dc0:	685b      	ldr	r3, [r3, #4]
 8003dc2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003dc6:	2b02      	cmp	r3, #2
 8003dc8:	d130      	bne.n	8003e2c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	689b      	ldr	r3, [r3, #8]
 8003dce:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003dd0:	69fb      	ldr	r3, [r7, #28]
 8003dd2:	005b      	lsls	r3, r3, #1
 8003dd4:	2203      	movs	r2, #3
 8003dd6:	fa02 f303 	lsl.w	r3, r2, r3
 8003dda:	43db      	mvns	r3, r3
 8003ddc:	69ba      	ldr	r2, [r7, #24]
 8003dde:	4013      	ands	r3, r2
 8003de0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003de2:	683b      	ldr	r3, [r7, #0]
 8003de4:	68da      	ldr	r2, [r3, #12]
 8003de6:	69fb      	ldr	r3, [r7, #28]
 8003de8:	005b      	lsls	r3, r3, #1
 8003dea:	fa02 f303 	lsl.w	r3, r2, r3
 8003dee:	69ba      	ldr	r2, [r7, #24]
 8003df0:	4313      	orrs	r3, r2
 8003df2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	69ba      	ldr	r2, [r7, #24]
 8003df8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	685b      	ldr	r3, [r3, #4]
 8003dfe:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003e00:	2201      	movs	r2, #1
 8003e02:	69fb      	ldr	r3, [r7, #28]
 8003e04:	fa02 f303 	lsl.w	r3, r2, r3
 8003e08:	43db      	mvns	r3, r3
 8003e0a:	69ba      	ldr	r2, [r7, #24]
 8003e0c:	4013      	ands	r3, r2
 8003e0e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003e10:	683b      	ldr	r3, [r7, #0]
 8003e12:	685b      	ldr	r3, [r3, #4]
 8003e14:	091b      	lsrs	r3, r3, #4
 8003e16:	f003 0201 	and.w	r2, r3, #1
 8003e1a:	69fb      	ldr	r3, [r7, #28]
 8003e1c:	fa02 f303 	lsl.w	r3, r2, r3
 8003e20:	69ba      	ldr	r2, [r7, #24]
 8003e22:	4313      	orrs	r3, r2
 8003e24:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	69ba      	ldr	r2, [r7, #24]
 8003e2a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003e2c:	683b      	ldr	r3, [r7, #0]
 8003e2e:	685b      	ldr	r3, [r3, #4]
 8003e30:	f003 0303 	and.w	r3, r3, #3
 8003e34:	2b03      	cmp	r3, #3
 8003e36:	d017      	beq.n	8003e68 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	68db      	ldr	r3, [r3, #12]
 8003e3c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003e3e:	69fb      	ldr	r3, [r7, #28]
 8003e40:	005b      	lsls	r3, r3, #1
 8003e42:	2203      	movs	r2, #3
 8003e44:	fa02 f303 	lsl.w	r3, r2, r3
 8003e48:	43db      	mvns	r3, r3
 8003e4a:	69ba      	ldr	r2, [r7, #24]
 8003e4c:	4013      	ands	r3, r2
 8003e4e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003e50:	683b      	ldr	r3, [r7, #0]
 8003e52:	689a      	ldr	r2, [r3, #8]
 8003e54:	69fb      	ldr	r3, [r7, #28]
 8003e56:	005b      	lsls	r3, r3, #1
 8003e58:	fa02 f303 	lsl.w	r3, r2, r3
 8003e5c:	69ba      	ldr	r2, [r7, #24]
 8003e5e:	4313      	orrs	r3, r2
 8003e60:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	69ba      	ldr	r2, [r7, #24]
 8003e66:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003e68:	683b      	ldr	r3, [r7, #0]
 8003e6a:	685b      	ldr	r3, [r3, #4]
 8003e6c:	f003 0303 	and.w	r3, r3, #3
 8003e70:	2b02      	cmp	r3, #2
 8003e72:	d123      	bne.n	8003ebc <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003e74:	69fb      	ldr	r3, [r7, #28]
 8003e76:	08da      	lsrs	r2, r3, #3
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	3208      	adds	r2, #8
 8003e7c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003e80:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003e82:	69fb      	ldr	r3, [r7, #28]
 8003e84:	f003 0307 	and.w	r3, r3, #7
 8003e88:	009b      	lsls	r3, r3, #2
 8003e8a:	220f      	movs	r2, #15
 8003e8c:	fa02 f303 	lsl.w	r3, r2, r3
 8003e90:	43db      	mvns	r3, r3
 8003e92:	69ba      	ldr	r2, [r7, #24]
 8003e94:	4013      	ands	r3, r2
 8003e96:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003e98:	683b      	ldr	r3, [r7, #0]
 8003e9a:	691a      	ldr	r2, [r3, #16]
 8003e9c:	69fb      	ldr	r3, [r7, #28]
 8003e9e:	f003 0307 	and.w	r3, r3, #7
 8003ea2:	009b      	lsls	r3, r3, #2
 8003ea4:	fa02 f303 	lsl.w	r3, r2, r3
 8003ea8:	69ba      	ldr	r2, [r7, #24]
 8003eaa:	4313      	orrs	r3, r2
 8003eac:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003eae:	69fb      	ldr	r3, [r7, #28]
 8003eb0:	08da      	lsrs	r2, r3, #3
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	3208      	adds	r2, #8
 8003eb6:	69b9      	ldr	r1, [r7, #24]
 8003eb8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003ec2:	69fb      	ldr	r3, [r7, #28]
 8003ec4:	005b      	lsls	r3, r3, #1
 8003ec6:	2203      	movs	r2, #3
 8003ec8:	fa02 f303 	lsl.w	r3, r2, r3
 8003ecc:	43db      	mvns	r3, r3
 8003ece:	69ba      	ldr	r2, [r7, #24]
 8003ed0:	4013      	ands	r3, r2
 8003ed2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003ed4:	683b      	ldr	r3, [r7, #0]
 8003ed6:	685b      	ldr	r3, [r3, #4]
 8003ed8:	f003 0203 	and.w	r2, r3, #3
 8003edc:	69fb      	ldr	r3, [r7, #28]
 8003ede:	005b      	lsls	r3, r3, #1
 8003ee0:	fa02 f303 	lsl.w	r3, r2, r3
 8003ee4:	69ba      	ldr	r2, [r7, #24]
 8003ee6:	4313      	orrs	r3, r2
 8003ee8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	69ba      	ldr	r2, [r7, #24]
 8003eee:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003ef0:	683b      	ldr	r3, [r7, #0]
 8003ef2:	685b      	ldr	r3, [r3, #4]
 8003ef4:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003ef8:	2b00      	cmp	r3, #0
 8003efa:	f000 80a2 	beq.w	8004042 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003efe:	2300      	movs	r3, #0
 8003f00:	60fb      	str	r3, [r7, #12]
 8003f02:	4b57      	ldr	r3, [pc, #348]	; (8004060 <HAL_GPIO_Init+0x2e8>)
 8003f04:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003f06:	4a56      	ldr	r2, [pc, #344]	; (8004060 <HAL_GPIO_Init+0x2e8>)
 8003f08:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003f0c:	6453      	str	r3, [r2, #68]	; 0x44
 8003f0e:	4b54      	ldr	r3, [pc, #336]	; (8004060 <HAL_GPIO_Init+0x2e8>)
 8003f10:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003f12:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003f16:	60fb      	str	r3, [r7, #12]
 8003f18:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003f1a:	4a52      	ldr	r2, [pc, #328]	; (8004064 <HAL_GPIO_Init+0x2ec>)
 8003f1c:	69fb      	ldr	r3, [r7, #28]
 8003f1e:	089b      	lsrs	r3, r3, #2
 8003f20:	3302      	adds	r3, #2
 8003f22:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003f26:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003f28:	69fb      	ldr	r3, [r7, #28]
 8003f2a:	f003 0303 	and.w	r3, r3, #3
 8003f2e:	009b      	lsls	r3, r3, #2
 8003f30:	220f      	movs	r2, #15
 8003f32:	fa02 f303 	lsl.w	r3, r2, r3
 8003f36:	43db      	mvns	r3, r3
 8003f38:	69ba      	ldr	r2, [r7, #24]
 8003f3a:	4013      	ands	r3, r2
 8003f3c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	4a49      	ldr	r2, [pc, #292]	; (8004068 <HAL_GPIO_Init+0x2f0>)
 8003f42:	4293      	cmp	r3, r2
 8003f44:	d019      	beq.n	8003f7a <HAL_GPIO_Init+0x202>
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	4a48      	ldr	r2, [pc, #288]	; (800406c <HAL_GPIO_Init+0x2f4>)
 8003f4a:	4293      	cmp	r3, r2
 8003f4c:	d013      	beq.n	8003f76 <HAL_GPIO_Init+0x1fe>
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	4a47      	ldr	r2, [pc, #284]	; (8004070 <HAL_GPIO_Init+0x2f8>)
 8003f52:	4293      	cmp	r3, r2
 8003f54:	d00d      	beq.n	8003f72 <HAL_GPIO_Init+0x1fa>
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	4a46      	ldr	r2, [pc, #280]	; (8004074 <HAL_GPIO_Init+0x2fc>)
 8003f5a:	4293      	cmp	r3, r2
 8003f5c:	d007      	beq.n	8003f6e <HAL_GPIO_Init+0x1f6>
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	4a45      	ldr	r2, [pc, #276]	; (8004078 <HAL_GPIO_Init+0x300>)
 8003f62:	4293      	cmp	r3, r2
 8003f64:	d101      	bne.n	8003f6a <HAL_GPIO_Init+0x1f2>
 8003f66:	2304      	movs	r3, #4
 8003f68:	e008      	b.n	8003f7c <HAL_GPIO_Init+0x204>
 8003f6a:	2307      	movs	r3, #7
 8003f6c:	e006      	b.n	8003f7c <HAL_GPIO_Init+0x204>
 8003f6e:	2303      	movs	r3, #3
 8003f70:	e004      	b.n	8003f7c <HAL_GPIO_Init+0x204>
 8003f72:	2302      	movs	r3, #2
 8003f74:	e002      	b.n	8003f7c <HAL_GPIO_Init+0x204>
 8003f76:	2301      	movs	r3, #1
 8003f78:	e000      	b.n	8003f7c <HAL_GPIO_Init+0x204>
 8003f7a:	2300      	movs	r3, #0
 8003f7c:	69fa      	ldr	r2, [r7, #28]
 8003f7e:	f002 0203 	and.w	r2, r2, #3
 8003f82:	0092      	lsls	r2, r2, #2
 8003f84:	4093      	lsls	r3, r2
 8003f86:	69ba      	ldr	r2, [r7, #24]
 8003f88:	4313      	orrs	r3, r2
 8003f8a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003f8c:	4935      	ldr	r1, [pc, #212]	; (8004064 <HAL_GPIO_Init+0x2ec>)
 8003f8e:	69fb      	ldr	r3, [r7, #28]
 8003f90:	089b      	lsrs	r3, r3, #2
 8003f92:	3302      	adds	r3, #2
 8003f94:	69ba      	ldr	r2, [r7, #24]
 8003f96:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003f9a:	4b38      	ldr	r3, [pc, #224]	; (800407c <HAL_GPIO_Init+0x304>)
 8003f9c:	689b      	ldr	r3, [r3, #8]
 8003f9e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003fa0:	693b      	ldr	r3, [r7, #16]
 8003fa2:	43db      	mvns	r3, r3
 8003fa4:	69ba      	ldr	r2, [r7, #24]
 8003fa6:	4013      	ands	r3, r2
 8003fa8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003faa:	683b      	ldr	r3, [r7, #0]
 8003fac:	685b      	ldr	r3, [r3, #4]
 8003fae:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003fb2:	2b00      	cmp	r3, #0
 8003fb4:	d003      	beq.n	8003fbe <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8003fb6:	69ba      	ldr	r2, [r7, #24]
 8003fb8:	693b      	ldr	r3, [r7, #16]
 8003fba:	4313      	orrs	r3, r2
 8003fbc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003fbe:	4a2f      	ldr	r2, [pc, #188]	; (800407c <HAL_GPIO_Init+0x304>)
 8003fc0:	69bb      	ldr	r3, [r7, #24]
 8003fc2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003fc4:	4b2d      	ldr	r3, [pc, #180]	; (800407c <HAL_GPIO_Init+0x304>)
 8003fc6:	68db      	ldr	r3, [r3, #12]
 8003fc8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003fca:	693b      	ldr	r3, [r7, #16]
 8003fcc:	43db      	mvns	r3, r3
 8003fce:	69ba      	ldr	r2, [r7, #24]
 8003fd0:	4013      	ands	r3, r2
 8003fd2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003fd4:	683b      	ldr	r3, [r7, #0]
 8003fd6:	685b      	ldr	r3, [r3, #4]
 8003fd8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003fdc:	2b00      	cmp	r3, #0
 8003fde:	d003      	beq.n	8003fe8 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8003fe0:	69ba      	ldr	r2, [r7, #24]
 8003fe2:	693b      	ldr	r3, [r7, #16]
 8003fe4:	4313      	orrs	r3, r2
 8003fe6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003fe8:	4a24      	ldr	r2, [pc, #144]	; (800407c <HAL_GPIO_Init+0x304>)
 8003fea:	69bb      	ldr	r3, [r7, #24]
 8003fec:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003fee:	4b23      	ldr	r3, [pc, #140]	; (800407c <HAL_GPIO_Init+0x304>)
 8003ff0:	685b      	ldr	r3, [r3, #4]
 8003ff2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003ff4:	693b      	ldr	r3, [r7, #16]
 8003ff6:	43db      	mvns	r3, r3
 8003ff8:	69ba      	ldr	r2, [r7, #24]
 8003ffa:	4013      	ands	r3, r2
 8003ffc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003ffe:	683b      	ldr	r3, [r7, #0]
 8004000:	685b      	ldr	r3, [r3, #4]
 8004002:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004006:	2b00      	cmp	r3, #0
 8004008:	d003      	beq.n	8004012 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 800400a:	69ba      	ldr	r2, [r7, #24]
 800400c:	693b      	ldr	r3, [r7, #16]
 800400e:	4313      	orrs	r3, r2
 8004010:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004012:	4a1a      	ldr	r2, [pc, #104]	; (800407c <HAL_GPIO_Init+0x304>)
 8004014:	69bb      	ldr	r3, [r7, #24]
 8004016:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004018:	4b18      	ldr	r3, [pc, #96]	; (800407c <HAL_GPIO_Init+0x304>)
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800401e:	693b      	ldr	r3, [r7, #16]
 8004020:	43db      	mvns	r3, r3
 8004022:	69ba      	ldr	r2, [r7, #24]
 8004024:	4013      	ands	r3, r2
 8004026:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004028:	683b      	ldr	r3, [r7, #0]
 800402a:	685b      	ldr	r3, [r3, #4]
 800402c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004030:	2b00      	cmp	r3, #0
 8004032:	d003      	beq.n	800403c <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8004034:	69ba      	ldr	r2, [r7, #24]
 8004036:	693b      	ldr	r3, [r7, #16]
 8004038:	4313      	orrs	r3, r2
 800403a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800403c:	4a0f      	ldr	r2, [pc, #60]	; (800407c <HAL_GPIO_Init+0x304>)
 800403e:	69bb      	ldr	r3, [r7, #24]
 8004040:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004042:	69fb      	ldr	r3, [r7, #28]
 8004044:	3301      	adds	r3, #1
 8004046:	61fb      	str	r3, [r7, #28]
 8004048:	69fb      	ldr	r3, [r7, #28]
 800404a:	2b0f      	cmp	r3, #15
 800404c:	f67f aea2 	bls.w	8003d94 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8004050:	bf00      	nop
 8004052:	bf00      	nop
 8004054:	3724      	adds	r7, #36	; 0x24
 8004056:	46bd      	mov	sp, r7
 8004058:	f85d 7b04 	ldr.w	r7, [sp], #4
 800405c:	4770      	bx	lr
 800405e:	bf00      	nop
 8004060:	40023800 	.word	0x40023800
 8004064:	40013800 	.word	0x40013800
 8004068:	40020000 	.word	0x40020000
 800406c:	40020400 	.word	0x40020400
 8004070:	40020800 	.word	0x40020800
 8004074:	40020c00 	.word	0x40020c00
 8004078:	40021000 	.word	0x40021000
 800407c:	40013c00 	.word	0x40013c00

08004080 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004080:	b480      	push	{r7}
 8004082:	b083      	sub	sp, #12
 8004084:	af00      	add	r7, sp, #0
 8004086:	6078      	str	r0, [r7, #4]
 8004088:	460b      	mov	r3, r1
 800408a:	807b      	strh	r3, [r7, #2]
 800408c:	4613      	mov	r3, r2
 800408e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004090:	787b      	ldrb	r3, [r7, #1]
 8004092:	2b00      	cmp	r3, #0
 8004094:	d003      	beq.n	800409e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004096:	887a      	ldrh	r2, [r7, #2]
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800409c:	e003      	b.n	80040a6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800409e:	887b      	ldrh	r3, [r7, #2]
 80040a0:	041a      	lsls	r2, r3, #16
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	619a      	str	r2, [r3, #24]
}
 80040a6:	bf00      	nop
 80040a8:	370c      	adds	r7, #12
 80040aa:	46bd      	mov	sp, r7
 80040ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040b0:	4770      	bx	lr
	...

080040b4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80040b4:	b580      	push	{r7, lr}
 80040b6:	b086      	sub	sp, #24
 80040b8:	af00      	add	r7, sp, #0
 80040ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	2b00      	cmp	r3, #0
 80040c0:	d101      	bne.n	80040c6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80040c2:	2301      	movs	r3, #1
 80040c4:	e267      	b.n	8004596 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	f003 0301 	and.w	r3, r3, #1
 80040ce:	2b00      	cmp	r3, #0
 80040d0:	d075      	beq.n	80041be <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80040d2:	4b88      	ldr	r3, [pc, #544]	; (80042f4 <HAL_RCC_OscConfig+0x240>)
 80040d4:	689b      	ldr	r3, [r3, #8]
 80040d6:	f003 030c 	and.w	r3, r3, #12
 80040da:	2b04      	cmp	r3, #4
 80040dc:	d00c      	beq.n	80040f8 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80040de:	4b85      	ldr	r3, [pc, #532]	; (80042f4 <HAL_RCC_OscConfig+0x240>)
 80040e0:	689b      	ldr	r3, [r3, #8]
 80040e2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80040e6:	2b08      	cmp	r3, #8
 80040e8:	d112      	bne.n	8004110 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80040ea:	4b82      	ldr	r3, [pc, #520]	; (80042f4 <HAL_RCC_OscConfig+0x240>)
 80040ec:	685b      	ldr	r3, [r3, #4]
 80040ee:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80040f2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80040f6:	d10b      	bne.n	8004110 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80040f8:	4b7e      	ldr	r3, [pc, #504]	; (80042f4 <HAL_RCC_OscConfig+0x240>)
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004100:	2b00      	cmp	r3, #0
 8004102:	d05b      	beq.n	80041bc <HAL_RCC_OscConfig+0x108>
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	685b      	ldr	r3, [r3, #4]
 8004108:	2b00      	cmp	r3, #0
 800410a:	d157      	bne.n	80041bc <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800410c:	2301      	movs	r3, #1
 800410e:	e242      	b.n	8004596 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	685b      	ldr	r3, [r3, #4]
 8004114:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004118:	d106      	bne.n	8004128 <HAL_RCC_OscConfig+0x74>
 800411a:	4b76      	ldr	r3, [pc, #472]	; (80042f4 <HAL_RCC_OscConfig+0x240>)
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	4a75      	ldr	r2, [pc, #468]	; (80042f4 <HAL_RCC_OscConfig+0x240>)
 8004120:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004124:	6013      	str	r3, [r2, #0]
 8004126:	e01d      	b.n	8004164 <HAL_RCC_OscConfig+0xb0>
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	685b      	ldr	r3, [r3, #4]
 800412c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004130:	d10c      	bne.n	800414c <HAL_RCC_OscConfig+0x98>
 8004132:	4b70      	ldr	r3, [pc, #448]	; (80042f4 <HAL_RCC_OscConfig+0x240>)
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	4a6f      	ldr	r2, [pc, #444]	; (80042f4 <HAL_RCC_OscConfig+0x240>)
 8004138:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800413c:	6013      	str	r3, [r2, #0]
 800413e:	4b6d      	ldr	r3, [pc, #436]	; (80042f4 <HAL_RCC_OscConfig+0x240>)
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	4a6c      	ldr	r2, [pc, #432]	; (80042f4 <HAL_RCC_OscConfig+0x240>)
 8004144:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004148:	6013      	str	r3, [r2, #0]
 800414a:	e00b      	b.n	8004164 <HAL_RCC_OscConfig+0xb0>
 800414c:	4b69      	ldr	r3, [pc, #420]	; (80042f4 <HAL_RCC_OscConfig+0x240>)
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	4a68      	ldr	r2, [pc, #416]	; (80042f4 <HAL_RCC_OscConfig+0x240>)
 8004152:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004156:	6013      	str	r3, [r2, #0]
 8004158:	4b66      	ldr	r3, [pc, #408]	; (80042f4 <HAL_RCC_OscConfig+0x240>)
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	4a65      	ldr	r2, [pc, #404]	; (80042f4 <HAL_RCC_OscConfig+0x240>)
 800415e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004162:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	685b      	ldr	r3, [r3, #4]
 8004168:	2b00      	cmp	r3, #0
 800416a:	d013      	beq.n	8004194 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800416c:	f7ff f89c 	bl	80032a8 <HAL_GetTick>
 8004170:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004172:	e008      	b.n	8004186 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004174:	f7ff f898 	bl	80032a8 <HAL_GetTick>
 8004178:	4602      	mov	r2, r0
 800417a:	693b      	ldr	r3, [r7, #16]
 800417c:	1ad3      	subs	r3, r2, r3
 800417e:	2b64      	cmp	r3, #100	; 0x64
 8004180:	d901      	bls.n	8004186 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004182:	2303      	movs	r3, #3
 8004184:	e207      	b.n	8004596 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004186:	4b5b      	ldr	r3, [pc, #364]	; (80042f4 <HAL_RCC_OscConfig+0x240>)
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800418e:	2b00      	cmp	r3, #0
 8004190:	d0f0      	beq.n	8004174 <HAL_RCC_OscConfig+0xc0>
 8004192:	e014      	b.n	80041be <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004194:	f7ff f888 	bl	80032a8 <HAL_GetTick>
 8004198:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800419a:	e008      	b.n	80041ae <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800419c:	f7ff f884 	bl	80032a8 <HAL_GetTick>
 80041a0:	4602      	mov	r2, r0
 80041a2:	693b      	ldr	r3, [r7, #16]
 80041a4:	1ad3      	subs	r3, r2, r3
 80041a6:	2b64      	cmp	r3, #100	; 0x64
 80041a8:	d901      	bls.n	80041ae <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80041aa:	2303      	movs	r3, #3
 80041ac:	e1f3      	b.n	8004596 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80041ae:	4b51      	ldr	r3, [pc, #324]	; (80042f4 <HAL_RCC_OscConfig+0x240>)
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80041b6:	2b00      	cmp	r3, #0
 80041b8:	d1f0      	bne.n	800419c <HAL_RCC_OscConfig+0xe8>
 80041ba:	e000      	b.n	80041be <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80041bc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	f003 0302 	and.w	r3, r3, #2
 80041c6:	2b00      	cmp	r3, #0
 80041c8:	d063      	beq.n	8004292 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80041ca:	4b4a      	ldr	r3, [pc, #296]	; (80042f4 <HAL_RCC_OscConfig+0x240>)
 80041cc:	689b      	ldr	r3, [r3, #8]
 80041ce:	f003 030c 	and.w	r3, r3, #12
 80041d2:	2b00      	cmp	r3, #0
 80041d4:	d00b      	beq.n	80041ee <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80041d6:	4b47      	ldr	r3, [pc, #284]	; (80042f4 <HAL_RCC_OscConfig+0x240>)
 80041d8:	689b      	ldr	r3, [r3, #8]
 80041da:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80041de:	2b08      	cmp	r3, #8
 80041e0:	d11c      	bne.n	800421c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80041e2:	4b44      	ldr	r3, [pc, #272]	; (80042f4 <HAL_RCC_OscConfig+0x240>)
 80041e4:	685b      	ldr	r3, [r3, #4]
 80041e6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80041ea:	2b00      	cmp	r3, #0
 80041ec:	d116      	bne.n	800421c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80041ee:	4b41      	ldr	r3, [pc, #260]	; (80042f4 <HAL_RCC_OscConfig+0x240>)
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	f003 0302 	and.w	r3, r3, #2
 80041f6:	2b00      	cmp	r3, #0
 80041f8:	d005      	beq.n	8004206 <HAL_RCC_OscConfig+0x152>
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	68db      	ldr	r3, [r3, #12]
 80041fe:	2b01      	cmp	r3, #1
 8004200:	d001      	beq.n	8004206 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8004202:	2301      	movs	r3, #1
 8004204:	e1c7      	b.n	8004596 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004206:	4b3b      	ldr	r3, [pc, #236]	; (80042f4 <HAL_RCC_OscConfig+0x240>)
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	691b      	ldr	r3, [r3, #16]
 8004212:	00db      	lsls	r3, r3, #3
 8004214:	4937      	ldr	r1, [pc, #220]	; (80042f4 <HAL_RCC_OscConfig+0x240>)
 8004216:	4313      	orrs	r3, r2
 8004218:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800421a:	e03a      	b.n	8004292 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	68db      	ldr	r3, [r3, #12]
 8004220:	2b00      	cmp	r3, #0
 8004222:	d020      	beq.n	8004266 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004224:	4b34      	ldr	r3, [pc, #208]	; (80042f8 <HAL_RCC_OscConfig+0x244>)
 8004226:	2201      	movs	r2, #1
 8004228:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800422a:	f7ff f83d 	bl	80032a8 <HAL_GetTick>
 800422e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004230:	e008      	b.n	8004244 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004232:	f7ff f839 	bl	80032a8 <HAL_GetTick>
 8004236:	4602      	mov	r2, r0
 8004238:	693b      	ldr	r3, [r7, #16]
 800423a:	1ad3      	subs	r3, r2, r3
 800423c:	2b02      	cmp	r3, #2
 800423e:	d901      	bls.n	8004244 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004240:	2303      	movs	r3, #3
 8004242:	e1a8      	b.n	8004596 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004244:	4b2b      	ldr	r3, [pc, #172]	; (80042f4 <HAL_RCC_OscConfig+0x240>)
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	f003 0302 	and.w	r3, r3, #2
 800424c:	2b00      	cmp	r3, #0
 800424e:	d0f0      	beq.n	8004232 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004250:	4b28      	ldr	r3, [pc, #160]	; (80042f4 <HAL_RCC_OscConfig+0x240>)
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	691b      	ldr	r3, [r3, #16]
 800425c:	00db      	lsls	r3, r3, #3
 800425e:	4925      	ldr	r1, [pc, #148]	; (80042f4 <HAL_RCC_OscConfig+0x240>)
 8004260:	4313      	orrs	r3, r2
 8004262:	600b      	str	r3, [r1, #0]
 8004264:	e015      	b.n	8004292 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004266:	4b24      	ldr	r3, [pc, #144]	; (80042f8 <HAL_RCC_OscConfig+0x244>)
 8004268:	2200      	movs	r2, #0
 800426a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800426c:	f7ff f81c 	bl	80032a8 <HAL_GetTick>
 8004270:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004272:	e008      	b.n	8004286 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004274:	f7ff f818 	bl	80032a8 <HAL_GetTick>
 8004278:	4602      	mov	r2, r0
 800427a:	693b      	ldr	r3, [r7, #16]
 800427c:	1ad3      	subs	r3, r2, r3
 800427e:	2b02      	cmp	r3, #2
 8004280:	d901      	bls.n	8004286 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8004282:	2303      	movs	r3, #3
 8004284:	e187      	b.n	8004596 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004286:	4b1b      	ldr	r3, [pc, #108]	; (80042f4 <HAL_RCC_OscConfig+0x240>)
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	f003 0302 	and.w	r3, r3, #2
 800428e:	2b00      	cmp	r3, #0
 8004290:	d1f0      	bne.n	8004274 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	f003 0308 	and.w	r3, r3, #8
 800429a:	2b00      	cmp	r3, #0
 800429c:	d036      	beq.n	800430c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	695b      	ldr	r3, [r3, #20]
 80042a2:	2b00      	cmp	r3, #0
 80042a4:	d016      	beq.n	80042d4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80042a6:	4b15      	ldr	r3, [pc, #84]	; (80042fc <HAL_RCC_OscConfig+0x248>)
 80042a8:	2201      	movs	r2, #1
 80042aa:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80042ac:	f7fe fffc 	bl	80032a8 <HAL_GetTick>
 80042b0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80042b2:	e008      	b.n	80042c6 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80042b4:	f7fe fff8 	bl	80032a8 <HAL_GetTick>
 80042b8:	4602      	mov	r2, r0
 80042ba:	693b      	ldr	r3, [r7, #16]
 80042bc:	1ad3      	subs	r3, r2, r3
 80042be:	2b02      	cmp	r3, #2
 80042c0:	d901      	bls.n	80042c6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80042c2:	2303      	movs	r3, #3
 80042c4:	e167      	b.n	8004596 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80042c6:	4b0b      	ldr	r3, [pc, #44]	; (80042f4 <HAL_RCC_OscConfig+0x240>)
 80042c8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80042ca:	f003 0302 	and.w	r3, r3, #2
 80042ce:	2b00      	cmp	r3, #0
 80042d0:	d0f0      	beq.n	80042b4 <HAL_RCC_OscConfig+0x200>
 80042d2:	e01b      	b.n	800430c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80042d4:	4b09      	ldr	r3, [pc, #36]	; (80042fc <HAL_RCC_OscConfig+0x248>)
 80042d6:	2200      	movs	r2, #0
 80042d8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80042da:	f7fe ffe5 	bl	80032a8 <HAL_GetTick>
 80042de:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80042e0:	e00e      	b.n	8004300 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80042e2:	f7fe ffe1 	bl	80032a8 <HAL_GetTick>
 80042e6:	4602      	mov	r2, r0
 80042e8:	693b      	ldr	r3, [r7, #16]
 80042ea:	1ad3      	subs	r3, r2, r3
 80042ec:	2b02      	cmp	r3, #2
 80042ee:	d907      	bls.n	8004300 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80042f0:	2303      	movs	r3, #3
 80042f2:	e150      	b.n	8004596 <HAL_RCC_OscConfig+0x4e2>
 80042f4:	40023800 	.word	0x40023800
 80042f8:	42470000 	.word	0x42470000
 80042fc:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004300:	4b88      	ldr	r3, [pc, #544]	; (8004524 <HAL_RCC_OscConfig+0x470>)
 8004302:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004304:	f003 0302 	and.w	r3, r3, #2
 8004308:	2b00      	cmp	r3, #0
 800430a:	d1ea      	bne.n	80042e2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	f003 0304 	and.w	r3, r3, #4
 8004314:	2b00      	cmp	r3, #0
 8004316:	f000 8097 	beq.w	8004448 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800431a:	2300      	movs	r3, #0
 800431c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800431e:	4b81      	ldr	r3, [pc, #516]	; (8004524 <HAL_RCC_OscConfig+0x470>)
 8004320:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004322:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004326:	2b00      	cmp	r3, #0
 8004328:	d10f      	bne.n	800434a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800432a:	2300      	movs	r3, #0
 800432c:	60bb      	str	r3, [r7, #8]
 800432e:	4b7d      	ldr	r3, [pc, #500]	; (8004524 <HAL_RCC_OscConfig+0x470>)
 8004330:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004332:	4a7c      	ldr	r2, [pc, #496]	; (8004524 <HAL_RCC_OscConfig+0x470>)
 8004334:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004338:	6413      	str	r3, [r2, #64]	; 0x40
 800433a:	4b7a      	ldr	r3, [pc, #488]	; (8004524 <HAL_RCC_OscConfig+0x470>)
 800433c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800433e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004342:	60bb      	str	r3, [r7, #8]
 8004344:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004346:	2301      	movs	r3, #1
 8004348:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800434a:	4b77      	ldr	r3, [pc, #476]	; (8004528 <HAL_RCC_OscConfig+0x474>)
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004352:	2b00      	cmp	r3, #0
 8004354:	d118      	bne.n	8004388 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004356:	4b74      	ldr	r3, [pc, #464]	; (8004528 <HAL_RCC_OscConfig+0x474>)
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	4a73      	ldr	r2, [pc, #460]	; (8004528 <HAL_RCC_OscConfig+0x474>)
 800435c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004360:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004362:	f7fe ffa1 	bl	80032a8 <HAL_GetTick>
 8004366:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004368:	e008      	b.n	800437c <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800436a:	f7fe ff9d 	bl	80032a8 <HAL_GetTick>
 800436e:	4602      	mov	r2, r0
 8004370:	693b      	ldr	r3, [r7, #16]
 8004372:	1ad3      	subs	r3, r2, r3
 8004374:	2b02      	cmp	r3, #2
 8004376:	d901      	bls.n	800437c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8004378:	2303      	movs	r3, #3
 800437a:	e10c      	b.n	8004596 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800437c:	4b6a      	ldr	r3, [pc, #424]	; (8004528 <HAL_RCC_OscConfig+0x474>)
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004384:	2b00      	cmp	r3, #0
 8004386:	d0f0      	beq.n	800436a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	689b      	ldr	r3, [r3, #8]
 800438c:	2b01      	cmp	r3, #1
 800438e:	d106      	bne.n	800439e <HAL_RCC_OscConfig+0x2ea>
 8004390:	4b64      	ldr	r3, [pc, #400]	; (8004524 <HAL_RCC_OscConfig+0x470>)
 8004392:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004394:	4a63      	ldr	r2, [pc, #396]	; (8004524 <HAL_RCC_OscConfig+0x470>)
 8004396:	f043 0301 	orr.w	r3, r3, #1
 800439a:	6713      	str	r3, [r2, #112]	; 0x70
 800439c:	e01c      	b.n	80043d8 <HAL_RCC_OscConfig+0x324>
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	689b      	ldr	r3, [r3, #8]
 80043a2:	2b05      	cmp	r3, #5
 80043a4:	d10c      	bne.n	80043c0 <HAL_RCC_OscConfig+0x30c>
 80043a6:	4b5f      	ldr	r3, [pc, #380]	; (8004524 <HAL_RCC_OscConfig+0x470>)
 80043a8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80043aa:	4a5e      	ldr	r2, [pc, #376]	; (8004524 <HAL_RCC_OscConfig+0x470>)
 80043ac:	f043 0304 	orr.w	r3, r3, #4
 80043b0:	6713      	str	r3, [r2, #112]	; 0x70
 80043b2:	4b5c      	ldr	r3, [pc, #368]	; (8004524 <HAL_RCC_OscConfig+0x470>)
 80043b4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80043b6:	4a5b      	ldr	r2, [pc, #364]	; (8004524 <HAL_RCC_OscConfig+0x470>)
 80043b8:	f043 0301 	orr.w	r3, r3, #1
 80043bc:	6713      	str	r3, [r2, #112]	; 0x70
 80043be:	e00b      	b.n	80043d8 <HAL_RCC_OscConfig+0x324>
 80043c0:	4b58      	ldr	r3, [pc, #352]	; (8004524 <HAL_RCC_OscConfig+0x470>)
 80043c2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80043c4:	4a57      	ldr	r2, [pc, #348]	; (8004524 <HAL_RCC_OscConfig+0x470>)
 80043c6:	f023 0301 	bic.w	r3, r3, #1
 80043ca:	6713      	str	r3, [r2, #112]	; 0x70
 80043cc:	4b55      	ldr	r3, [pc, #340]	; (8004524 <HAL_RCC_OscConfig+0x470>)
 80043ce:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80043d0:	4a54      	ldr	r2, [pc, #336]	; (8004524 <HAL_RCC_OscConfig+0x470>)
 80043d2:	f023 0304 	bic.w	r3, r3, #4
 80043d6:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	689b      	ldr	r3, [r3, #8]
 80043dc:	2b00      	cmp	r3, #0
 80043de:	d015      	beq.n	800440c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80043e0:	f7fe ff62 	bl	80032a8 <HAL_GetTick>
 80043e4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80043e6:	e00a      	b.n	80043fe <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80043e8:	f7fe ff5e 	bl	80032a8 <HAL_GetTick>
 80043ec:	4602      	mov	r2, r0
 80043ee:	693b      	ldr	r3, [r7, #16]
 80043f0:	1ad3      	subs	r3, r2, r3
 80043f2:	f241 3288 	movw	r2, #5000	; 0x1388
 80043f6:	4293      	cmp	r3, r2
 80043f8:	d901      	bls.n	80043fe <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80043fa:	2303      	movs	r3, #3
 80043fc:	e0cb      	b.n	8004596 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80043fe:	4b49      	ldr	r3, [pc, #292]	; (8004524 <HAL_RCC_OscConfig+0x470>)
 8004400:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004402:	f003 0302 	and.w	r3, r3, #2
 8004406:	2b00      	cmp	r3, #0
 8004408:	d0ee      	beq.n	80043e8 <HAL_RCC_OscConfig+0x334>
 800440a:	e014      	b.n	8004436 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800440c:	f7fe ff4c 	bl	80032a8 <HAL_GetTick>
 8004410:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004412:	e00a      	b.n	800442a <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004414:	f7fe ff48 	bl	80032a8 <HAL_GetTick>
 8004418:	4602      	mov	r2, r0
 800441a:	693b      	ldr	r3, [r7, #16]
 800441c:	1ad3      	subs	r3, r2, r3
 800441e:	f241 3288 	movw	r2, #5000	; 0x1388
 8004422:	4293      	cmp	r3, r2
 8004424:	d901      	bls.n	800442a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8004426:	2303      	movs	r3, #3
 8004428:	e0b5      	b.n	8004596 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800442a:	4b3e      	ldr	r3, [pc, #248]	; (8004524 <HAL_RCC_OscConfig+0x470>)
 800442c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800442e:	f003 0302 	and.w	r3, r3, #2
 8004432:	2b00      	cmp	r3, #0
 8004434:	d1ee      	bne.n	8004414 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004436:	7dfb      	ldrb	r3, [r7, #23]
 8004438:	2b01      	cmp	r3, #1
 800443a:	d105      	bne.n	8004448 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800443c:	4b39      	ldr	r3, [pc, #228]	; (8004524 <HAL_RCC_OscConfig+0x470>)
 800443e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004440:	4a38      	ldr	r2, [pc, #224]	; (8004524 <HAL_RCC_OscConfig+0x470>)
 8004442:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004446:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	699b      	ldr	r3, [r3, #24]
 800444c:	2b00      	cmp	r3, #0
 800444e:	f000 80a1 	beq.w	8004594 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004452:	4b34      	ldr	r3, [pc, #208]	; (8004524 <HAL_RCC_OscConfig+0x470>)
 8004454:	689b      	ldr	r3, [r3, #8]
 8004456:	f003 030c 	and.w	r3, r3, #12
 800445a:	2b08      	cmp	r3, #8
 800445c:	d05c      	beq.n	8004518 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	699b      	ldr	r3, [r3, #24]
 8004462:	2b02      	cmp	r3, #2
 8004464:	d141      	bne.n	80044ea <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004466:	4b31      	ldr	r3, [pc, #196]	; (800452c <HAL_RCC_OscConfig+0x478>)
 8004468:	2200      	movs	r2, #0
 800446a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800446c:	f7fe ff1c 	bl	80032a8 <HAL_GetTick>
 8004470:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004472:	e008      	b.n	8004486 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004474:	f7fe ff18 	bl	80032a8 <HAL_GetTick>
 8004478:	4602      	mov	r2, r0
 800447a:	693b      	ldr	r3, [r7, #16]
 800447c:	1ad3      	subs	r3, r2, r3
 800447e:	2b02      	cmp	r3, #2
 8004480:	d901      	bls.n	8004486 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8004482:	2303      	movs	r3, #3
 8004484:	e087      	b.n	8004596 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004486:	4b27      	ldr	r3, [pc, #156]	; (8004524 <HAL_RCC_OscConfig+0x470>)
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800448e:	2b00      	cmp	r3, #0
 8004490:	d1f0      	bne.n	8004474 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	69da      	ldr	r2, [r3, #28]
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	6a1b      	ldr	r3, [r3, #32]
 800449a:	431a      	orrs	r2, r3
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044a0:	019b      	lsls	r3, r3, #6
 80044a2:	431a      	orrs	r2, r3
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80044a8:	085b      	lsrs	r3, r3, #1
 80044aa:	3b01      	subs	r3, #1
 80044ac:	041b      	lsls	r3, r3, #16
 80044ae:	431a      	orrs	r2, r3
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80044b4:	061b      	lsls	r3, r3, #24
 80044b6:	491b      	ldr	r1, [pc, #108]	; (8004524 <HAL_RCC_OscConfig+0x470>)
 80044b8:	4313      	orrs	r3, r2
 80044ba:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80044bc:	4b1b      	ldr	r3, [pc, #108]	; (800452c <HAL_RCC_OscConfig+0x478>)
 80044be:	2201      	movs	r2, #1
 80044c0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80044c2:	f7fe fef1 	bl	80032a8 <HAL_GetTick>
 80044c6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80044c8:	e008      	b.n	80044dc <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80044ca:	f7fe feed 	bl	80032a8 <HAL_GetTick>
 80044ce:	4602      	mov	r2, r0
 80044d0:	693b      	ldr	r3, [r7, #16]
 80044d2:	1ad3      	subs	r3, r2, r3
 80044d4:	2b02      	cmp	r3, #2
 80044d6:	d901      	bls.n	80044dc <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80044d8:	2303      	movs	r3, #3
 80044da:	e05c      	b.n	8004596 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80044dc:	4b11      	ldr	r3, [pc, #68]	; (8004524 <HAL_RCC_OscConfig+0x470>)
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80044e4:	2b00      	cmp	r3, #0
 80044e6:	d0f0      	beq.n	80044ca <HAL_RCC_OscConfig+0x416>
 80044e8:	e054      	b.n	8004594 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80044ea:	4b10      	ldr	r3, [pc, #64]	; (800452c <HAL_RCC_OscConfig+0x478>)
 80044ec:	2200      	movs	r2, #0
 80044ee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80044f0:	f7fe feda 	bl	80032a8 <HAL_GetTick>
 80044f4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80044f6:	e008      	b.n	800450a <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80044f8:	f7fe fed6 	bl	80032a8 <HAL_GetTick>
 80044fc:	4602      	mov	r2, r0
 80044fe:	693b      	ldr	r3, [r7, #16]
 8004500:	1ad3      	subs	r3, r2, r3
 8004502:	2b02      	cmp	r3, #2
 8004504:	d901      	bls.n	800450a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8004506:	2303      	movs	r3, #3
 8004508:	e045      	b.n	8004596 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800450a:	4b06      	ldr	r3, [pc, #24]	; (8004524 <HAL_RCC_OscConfig+0x470>)
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004512:	2b00      	cmp	r3, #0
 8004514:	d1f0      	bne.n	80044f8 <HAL_RCC_OscConfig+0x444>
 8004516:	e03d      	b.n	8004594 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	699b      	ldr	r3, [r3, #24]
 800451c:	2b01      	cmp	r3, #1
 800451e:	d107      	bne.n	8004530 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8004520:	2301      	movs	r3, #1
 8004522:	e038      	b.n	8004596 <HAL_RCC_OscConfig+0x4e2>
 8004524:	40023800 	.word	0x40023800
 8004528:	40007000 	.word	0x40007000
 800452c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004530:	4b1b      	ldr	r3, [pc, #108]	; (80045a0 <HAL_RCC_OscConfig+0x4ec>)
 8004532:	685b      	ldr	r3, [r3, #4]
 8004534:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	699b      	ldr	r3, [r3, #24]
 800453a:	2b01      	cmp	r3, #1
 800453c:	d028      	beq.n	8004590 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800453e:	68fb      	ldr	r3, [r7, #12]
 8004540:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004548:	429a      	cmp	r2, r3
 800454a:	d121      	bne.n	8004590 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800454c:	68fb      	ldr	r3, [r7, #12]
 800454e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004556:	429a      	cmp	r2, r3
 8004558:	d11a      	bne.n	8004590 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800455a:	68fa      	ldr	r2, [r7, #12]
 800455c:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8004560:	4013      	ands	r3, r2
 8004562:	687a      	ldr	r2, [r7, #4]
 8004564:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004566:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004568:	4293      	cmp	r3, r2
 800456a:	d111      	bne.n	8004590 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800456c:	68fb      	ldr	r3, [r7, #12]
 800456e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004576:	085b      	lsrs	r3, r3, #1
 8004578:	3b01      	subs	r3, #1
 800457a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800457c:	429a      	cmp	r2, r3
 800457e:	d107      	bne.n	8004590 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004580:	68fb      	ldr	r3, [r7, #12]
 8004582:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800458a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800458c:	429a      	cmp	r2, r3
 800458e:	d001      	beq.n	8004594 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8004590:	2301      	movs	r3, #1
 8004592:	e000      	b.n	8004596 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8004594:	2300      	movs	r3, #0
}
 8004596:	4618      	mov	r0, r3
 8004598:	3718      	adds	r7, #24
 800459a:	46bd      	mov	sp, r7
 800459c:	bd80      	pop	{r7, pc}
 800459e:	bf00      	nop
 80045a0:	40023800 	.word	0x40023800

080045a4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80045a4:	b580      	push	{r7, lr}
 80045a6:	b084      	sub	sp, #16
 80045a8:	af00      	add	r7, sp, #0
 80045aa:	6078      	str	r0, [r7, #4]
 80045ac:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	2b00      	cmp	r3, #0
 80045b2:	d101      	bne.n	80045b8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80045b4:	2301      	movs	r3, #1
 80045b6:	e0cc      	b.n	8004752 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80045b8:	4b68      	ldr	r3, [pc, #416]	; (800475c <HAL_RCC_ClockConfig+0x1b8>)
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	f003 0307 	and.w	r3, r3, #7
 80045c0:	683a      	ldr	r2, [r7, #0]
 80045c2:	429a      	cmp	r2, r3
 80045c4:	d90c      	bls.n	80045e0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80045c6:	4b65      	ldr	r3, [pc, #404]	; (800475c <HAL_RCC_ClockConfig+0x1b8>)
 80045c8:	683a      	ldr	r2, [r7, #0]
 80045ca:	b2d2      	uxtb	r2, r2
 80045cc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80045ce:	4b63      	ldr	r3, [pc, #396]	; (800475c <HAL_RCC_ClockConfig+0x1b8>)
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	f003 0307 	and.w	r3, r3, #7
 80045d6:	683a      	ldr	r2, [r7, #0]
 80045d8:	429a      	cmp	r2, r3
 80045da:	d001      	beq.n	80045e0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80045dc:	2301      	movs	r3, #1
 80045de:	e0b8      	b.n	8004752 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	f003 0302 	and.w	r3, r3, #2
 80045e8:	2b00      	cmp	r3, #0
 80045ea:	d020      	beq.n	800462e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	f003 0304 	and.w	r3, r3, #4
 80045f4:	2b00      	cmp	r3, #0
 80045f6:	d005      	beq.n	8004604 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80045f8:	4b59      	ldr	r3, [pc, #356]	; (8004760 <HAL_RCC_ClockConfig+0x1bc>)
 80045fa:	689b      	ldr	r3, [r3, #8]
 80045fc:	4a58      	ldr	r2, [pc, #352]	; (8004760 <HAL_RCC_ClockConfig+0x1bc>)
 80045fe:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8004602:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	f003 0308 	and.w	r3, r3, #8
 800460c:	2b00      	cmp	r3, #0
 800460e:	d005      	beq.n	800461c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004610:	4b53      	ldr	r3, [pc, #332]	; (8004760 <HAL_RCC_ClockConfig+0x1bc>)
 8004612:	689b      	ldr	r3, [r3, #8]
 8004614:	4a52      	ldr	r2, [pc, #328]	; (8004760 <HAL_RCC_ClockConfig+0x1bc>)
 8004616:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800461a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800461c:	4b50      	ldr	r3, [pc, #320]	; (8004760 <HAL_RCC_ClockConfig+0x1bc>)
 800461e:	689b      	ldr	r3, [r3, #8]
 8004620:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	689b      	ldr	r3, [r3, #8]
 8004628:	494d      	ldr	r1, [pc, #308]	; (8004760 <HAL_RCC_ClockConfig+0x1bc>)
 800462a:	4313      	orrs	r3, r2
 800462c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	f003 0301 	and.w	r3, r3, #1
 8004636:	2b00      	cmp	r3, #0
 8004638:	d044      	beq.n	80046c4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	685b      	ldr	r3, [r3, #4]
 800463e:	2b01      	cmp	r3, #1
 8004640:	d107      	bne.n	8004652 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004642:	4b47      	ldr	r3, [pc, #284]	; (8004760 <HAL_RCC_ClockConfig+0x1bc>)
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800464a:	2b00      	cmp	r3, #0
 800464c:	d119      	bne.n	8004682 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800464e:	2301      	movs	r3, #1
 8004650:	e07f      	b.n	8004752 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	685b      	ldr	r3, [r3, #4]
 8004656:	2b02      	cmp	r3, #2
 8004658:	d003      	beq.n	8004662 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800465e:	2b03      	cmp	r3, #3
 8004660:	d107      	bne.n	8004672 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004662:	4b3f      	ldr	r3, [pc, #252]	; (8004760 <HAL_RCC_ClockConfig+0x1bc>)
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800466a:	2b00      	cmp	r3, #0
 800466c:	d109      	bne.n	8004682 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800466e:	2301      	movs	r3, #1
 8004670:	e06f      	b.n	8004752 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004672:	4b3b      	ldr	r3, [pc, #236]	; (8004760 <HAL_RCC_ClockConfig+0x1bc>)
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	f003 0302 	and.w	r3, r3, #2
 800467a:	2b00      	cmp	r3, #0
 800467c:	d101      	bne.n	8004682 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800467e:	2301      	movs	r3, #1
 8004680:	e067      	b.n	8004752 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004682:	4b37      	ldr	r3, [pc, #220]	; (8004760 <HAL_RCC_ClockConfig+0x1bc>)
 8004684:	689b      	ldr	r3, [r3, #8]
 8004686:	f023 0203 	bic.w	r2, r3, #3
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	685b      	ldr	r3, [r3, #4]
 800468e:	4934      	ldr	r1, [pc, #208]	; (8004760 <HAL_RCC_ClockConfig+0x1bc>)
 8004690:	4313      	orrs	r3, r2
 8004692:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004694:	f7fe fe08 	bl	80032a8 <HAL_GetTick>
 8004698:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800469a:	e00a      	b.n	80046b2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800469c:	f7fe fe04 	bl	80032a8 <HAL_GetTick>
 80046a0:	4602      	mov	r2, r0
 80046a2:	68fb      	ldr	r3, [r7, #12]
 80046a4:	1ad3      	subs	r3, r2, r3
 80046a6:	f241 3288 	movw	r2, #5000	; 0x1388
 80046aa:	4293      	cmp	r3, r2
 80046ac:	d901      	bls.n	80046b2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80046ae:	2303      	movs	r3, #3
 80046b0:	e04f      	b.n	8004752 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80046b2:	4b2b      	ldr	r3, [pc, #172]	; (8004760 <HAL_RCC_ClockConfig+0x1bc>)
 80046b4:	689b      	ldr	r3, [r3, #8]
 80046b6:	f003 020c 	and.w	r2, r3, #12
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	685b      	ldr	r3, [r3, #4]
 80046be:	009b      	lsls	r3, r3, #2
 80046c0:	429a      	cmp	r2, r3
 80046c2:	d1eb      	bne.n	800469c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80046c4:	4b25      	ldr	r3, [pc, #148]	; (800475c <HAL_RCC_ClockConfig+0x1b8>)
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	f003 0307 	and.w	r3, r3, #7
 80046cc:	683a      	ldr	r2, [r7, #0]
 80046ce:	429a      	cmp	r2, r3
 80046d0:	d20c      	bcs.n	80046ec <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80046d2:	4b22      	ldr	r3, [pc, #136]	; (800475c <HAL_RCC_ClockConfig+0x1b8>)
 80046d4:	683a      	ldr	r2, [r7, #0]
 80046d6:	b2d2      	uxtb	r2, r2
 80046d8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80046da:	4b20      	ldr	r3, [pc, #128]	; (800475c <HAL_RCC_ClockConfig+0x1b8>)
 80046dc:	681b      	ldr	r3, [r3, #0]
 80046de:	f003 0307 	and.w	r3, r3, #7
 80046e2:	683a      	ldr	r2, [r7, #0]
 80046e4:	429a      	cmp	r2, r3
 80046e6:	d001      	beq.n	80046ec <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80046e8:	2301      	movs	r3, #1
 80046ea:	e032      	b.n	8004752 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	f003 0304 	and.w	r3, r3, #4
 80046f4:	2b00      	cmp	r3, #0
 80046f6:	d008      	beq.n	800470a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80046f8:	4b19      	ldr	r3, [pc, #100]	; (8004760 <HAL_RCC_ClockConfig+0x1bc>)
 80046fa:	689b      	ldr	r3, [r3, #8]
 80046fc:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	68db      	ldr	r3, [r3, #12]
 8004704:	4916      	ldr	r1, [pc, #88]	; (8004760 <HAL_RCC_ClockConfig+0x1bc>)
 8004706:	4313      	orrs	r3, r2
 8004708:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	f003 0308 	and.w	r3, r3, #8
 8004712:	2b00      	cmp	r3, #0
 8004714:	d009      	beq.n	800472a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004716:	4b12      	ldr	r3, [pc, #72]	; (8004760 <HAL_RCC_ClockConfig+0x1bc>)
 8004718:	689b      	ldr	r3, [r3, #8]
 800471a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	691b      	ldr	r3, [r3, #16]
 8004722:	00db      	lsls	r3, r3, #3
 8004724:	490e      	ldr	r1, [pc, #56]	; (8004760 <HAL_RCC_ClockConfig+0x1bc>)
 8004726:	4313      	orrs	r3, r2
 8004728:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800472a:	f000 f821 	bl	8004770 <HAL_RCC_GetSysClockFreq>
 800472e:	4602      	mov	r2, r0
 8004730:	4b0b      	ldr	r3, [pc, #44]	; (8004760 <HAL_RCC_ClockConfig+0x1bc>)
 8004732:	689b      	ldr	r3, [r3, #8]
 8004734:	091b      	lsrs	r3, r3, #4
 8004736:	f003 030f 	and.w	r3, r3, #15
 800473a:	490a      	ldr	r1, [pc, #40]	; (8004764 <HAL_RCC_ClockConfig+0x1c0>)
 800473c:	5ccb      	ldrb	r3, [r1, r3]
 800473e:	fa22 f303 	lsr.w	r3, r2, r3
 8004742:	4a09      	ldr	r2, [pc, #36]	; (8004768 <HAL_RCC_ClockConfig+0x1c4>)
 8004744:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8004746:	4b09      	ldr	r3, [pc, #36]	; (800476c <HAL_RCC_ClockConfig+0x1c8>)
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	4618      	mov	r0, r3
 800474c:	f7fe fd68 	bl	8003220 <HAL_InitTick>

  return HAL_OK;
 8004750:	2300      	movs	r3, #0
}
 8004752:	4618      	mov	r0, r3
 8004754:	3710      	adds	r7, #16
 8004756:	46bd      	mov	sp, r7
 8004758:	bd80      	pop	{r7, pc}
 800475a:	bf00      	nop
 800475c:	40023c00 	.word	0x40023c00
 8004760:	40023800 	.word	0x40023800
 8004764:	080093ec 	.word	0x080093ec
 8004768:	200000f8 	.word	0x200000f8
 800476c:	200000fc 	.word	0x200000fc

08004770 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004770:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004774:	b090      	sub	sp, #64	; 0x40
 8004776:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8004778:	2300      	movs	r3, #0
 800477a:	637b      	str	r3, [r7, #52]	; 0x34
 800477c:	2300      	movs	r3, #0
 800477e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004780:	2300      	movs	r3, #0
 8004782:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 8004784:	2300      	movs	r3, #0
 8004786:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004788:	4b59      	ldr	r3, [pc, #356]	; (80048f0 <HAL_RCC_GetSysClockFreq+0x180>)
 800478a:	689b      	ldr	r3, [r3, #8]
 800478c:	f003 030c 	and.w	r3, r3, #12
 8004790:	2b08      	cmp	r3, #8
 8004792:	d00d      	beq.n	80047b0 <HAL_RCC_GetSysClockFreq+0x40>
 8004794:	2b08      	cmp	r3, #8
 8004796:	f200 80a1 	bhi.w	80048dc <HAL_RCC_GetSysClockFreq+0x16c>
 800479a:	2b00      	cmp	r3, #0
 800479c:	d002      	beq.n	80047a4 <HAL_RCC_GetSysClockFreq+0x34>
 800479e:	2b04      	cmp	r3, #4
 80047a0:	d003      	beq.n	80047aa <HAL_RCC_GetSysClockFreq+0x3a>
 80047a2:	e09b      	b.n	80048dc <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80047a4:	4b53      	ldr	r3, [pc, #332]	; (80048f4 <HAL_RCC_GetSysClockFreq+0x184>)
 80047a6:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 80047a8:	e09b      	b.n	80048e2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80047aa:	4b53      	ldr	r3, [pc, #332]	; (80048f8 <HAL_RCC_GetSysClockFreq+0x188>)
 80047ac:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80047ae:	e098      	b.n	80048e2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80047b0:	4b4f      	ldr	r3, [pc, #316]	; (80048f0 <HAL_RCC_GetSysClockFreq+0x180>)
 80047b2:	685b      	ldr	r3, [r3, #4]
 80047b4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80047b8:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80047ba:	4b4d      	ldr	r3, [pc, #308]	; (80048f0 <HAL_RCC_GetSysClockFreq+0x180>)
 80047bc:	685b      	ldr	r3, [r3, #4]
 80047be:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80047c2:	2b00      	cmp	r3, #0
 80047c4:	d028      	beq.n	8004818 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80047c6:	4b4a      	ldr	r3, [pc, #296]	; (80048f0 <HAL_RCC_GetSysClockFreq+0x180>)
 80047c8:	685b      	ldr	r3, [r3, #4]
 80047ca:	099b      	lsrs	r3, r3, #6
 80047cc:	2200      	movs	r2, #0
 80047ce:	623b      	str	r3, [r7, #32]
 80047d0:	627a      	str	r2, [r7, #36]	; 0x24
 80047d2:	6a3b      	ldr	r3, [r7, #32]
 80047d4:	f3c3 0008 	ubfx	r0, r3, #0, #9
 80047d8:	2100      	movs	r1, #0
 80047da:	4b47      	ldr	r3, [pc, #284]	; (80048f8 <HAL_RCC_GetSysClockFreq+0x188>)
 80047dc:	fb03 f201 	mul.w	r2, r3, r1
 80047e0:	2300      	movs	r3, #0
 80047e2:	fb00 f303 	mul.w	r3, r0, r3
 80047e6:	4413      	add	r3, r2
 80047e8:	4a43      	ldr	r2, [pc, #268]	; (80048f8 <HAL_RCC_GetSysClockFreq+0x188>)
 80047ea:	fba0 1202 	umull	r1, r2, r0, r2
 80047ee:	62fa      	str	r2, [r7, #44]	; 0x2c
 80047f0:	460a      	mov	r2, r1
 80047f2:	62ba      	str	r2, [r7, #40]	; 0x28
 80047f4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80047f6:	4413      	add	r3, r2
 80047f8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80047fa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80047fc:	2200      	movs	r2, #0
 80047fe:	61bb      	str	r3, [r7, #24]
 8004800:	61fa      	str	r2, [r7, #28]
 8004802:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004806:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 800480a:	f7fb fd41 	bl	8000290 <__aeabi_uldivmod>
 800480e:	4602      	mov	r2, r0
 8004810:	460b      	mov	r3, r1
 8004812:	4613      	mov	r3, r2
 8004814:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004816:	e053      	b.n	80048c0 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004818:	4b35      	ldr	r3, [pc, #212]	; (80048f0 <HAL_RCC_GetSysClockFreq+0x180>)
 800481a:	685b      	ldr	r3, [r3, #4]
 800481c:	099b      	lsrs	r3, r3, #6
 800481e:	2200      	movs	r2, #0
 8004820:	613b      	str	r3, [r7, #16]
 8004822:	617a      	str	r2, [r7, #20]
 8004824:	693b      	ldr	r3, [r7, #16]
 8004826:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 800482a:	f04f 0b00 	mov.w	fp, #0
 800482e:	4652      	mov	r2, sl
 8004830:	465b      	mov	r3, fp
 8004832:	f04f 0000 	mov.w	r0, #0
 8004836:	f04f 0100 	mov.w	r1, #0
 800483a:	0159      	lsls	r1, r3, #5
 800483c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004840:	0150      	lsls	r0, r2, #5
 8004842:	4602      	mov	r2, r0
 8004844:	460b      	mov	r3, r1
 8004846:	ebb2 080a 	subs.w	r8, r2, sl
 800484a:	eb63 090b 	sbc.w	r9, r3, fp
 800484e:	f04f 0200 	mov.w	r2, #0
 8004852:	f04f 0300 	mov.w	r3, #0
 8004856:	ea4f 1389 	mov.w	r3, r9, lsl #6
 800485a:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 800485e:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8004862:	ebb2 0408 	subs.w	r4, r2, r8
 8004866:	eb63 0509 	sbc.w	r5, r3, r9
 800486a:	f04f 0200 	mov.w	r2, #0
 800486e:	f04f 0300 	mov.w	r3, #0
 8004872:	00eb      	lsls	r3, r5, #3
 8004874:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004878:	00e2      	lsls	r2, r4, #3
 800487a:	4614      	mov	r4, r2
 800487c:	461d      	mov	r5, r3
 800487e:	eb14 030a 	adds.w	r3, r4, sl
 8004882:	603b      	str	r3, [r7, #0]
 8004884:	eb45 030b 	adc.w	r3, r5, fp
 8004888:	607b      	str	r3, [r7, #4]
 800488a:	f04f 0200 	mov.w	r2, #0
 800488e:	f04f 0300 	mov.w	r3, #0
 8004892:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004896:	4629      	mov	r1, r5
 8004898:	028b      	lsls	r3, r1, #10
 800489a:	4621      	mov	r1, r4
 800489c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80048a0:	4621      	mov	r1, r4
 80048a2:	028a      	lsls	r2, r1, #10
 80048a4:	4610      	mov	r0, r2
 80048a6:	4619      	mov	r1, r3
 80048a8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80048aa:	2200      	movs	r2, #0
 80048ac:	60bb      	str	r3, [r7, #8]
 80048ae:	60fa      	str	r2, [r7, #12]
 80048b0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80048b4:	f7fb fcec 	bl	8000290 <__aeabi_uldivmod>
 80048b8:	4602      	mov	r2, r0
 80048ba:	460b      	mov	r3, r1
 80048bc:	4613      	mov	r3, r2
 80048be:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80048c0:	4b0b      	ldr	r3, [pc, #44]	; (80048f0 <HAL_RCC_GetSysClockFreq+0x180>)
 80048c2:	685b      	ldr	r3, [r3, #4]
 80048c4:	0c1b      	lsrs	r3, r3, #16
 80048c6:	f003 0303 	and.w	r3, r3, #3
 80048ca:	3301      	adds	r3, #1
 80048cc:	005b      	lsls	r3, r3, #1
 80048ce:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 80048d0:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80048d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80048d4:	fbb2 f3f3 	udiv	r3, r2, r3
 80048d8:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80048da:	e002      	b.n	80048e2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80048dc:	4b05      	ldr	r3, [pc, #20]	; (80048f4 <HAL_RCC_GetSysClockFreq+0x184>)
 80048de:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80048e0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80048e2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 80048e4:	4618      	mov	r0, r3
 80048e6:	3740      	adds	r7, #64	; 0x40
 80048e8:	46bd      	mov	sp, r7
 80048ea:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80048ee:	bf00      	nop
 80048f0:	40023800 	.word	0x40023800
 80048f4:	00f42400 	.word	0x00f42400
 80048f8:	017d7840 	.word	0x017d7840

080048fc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80048fc:	b480      	push	{r7}
 80048fe:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004900:	4b03      	ldr	r3, [pc, #12]	; (8004910 <HAL_RCC_GetHCLKFreq+0x14>)
 8004902:	681b      	ldr	r3, [r3, #0]
}
 8004904:	4618      	mov	r0, r3
 8004906:	46bd      	mov	sp, r7
 8004908:	f85d 7b04 	ldr.w	r7, [sp], #4
 800490c:	4770      	bx	lr
 800490e:	bf00      	nop
 8004910:	200000f8 	.word	0x200000f8

08004914 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004914:	b580      	push	{r7, lr}
 8004916:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8004918:	f7ff fff0 	bl	80048fc <HAL_RCC_GetHCLKFreq>
 800491c:	4602      	mov	r2, r0
 800491e:	4b05      	ldr	r3, [pc, #20]	; (8004934 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004920:	689b      	ldr	r3, [r3, #8]
 8004922:	0a9b      	lsrs	r3, r3, #10
 8004924:	f003 0307 	and.w	r3, r3, #7
 8004928:	4903      	ldr	r1, [pc, #12]	; (8004938 <HAL_RCC_GetPCLK1Freq+0x24>)
 800492a:	5ccb      	ldrb	r3, [r1, r3]
 800492c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004930:	4618      	mov	r0, r3
 8004932:	bd80      	pop	{r7, pc}
 8004934:	40023800 	.word	0x40023800
 8004938:	080093fc 	.word	0x080093fc

0800493c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800493c:	b580      	push	{r7, lr}
 800493e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8004940:	f7ff ffdc 	bl	80048fc <HAL_RCC_GetHCLKFreq>
 8004944:	4602      	mov	r2, r0
 8004946:	4b05      	ldr	r3, [pc, #20]	; (800495c <HAL_RCC_GetPCLK2Freq+0x20>)
 8004948:	689b      	ldr	r3, [r3, #8]
 800494a:	0b5b      	lsrs	r3, r3, #13
 800494c:	f003 0307 	and.w	r3, r3, #7
 8004950:	4903      	ldr	r1, [pc, #12]	; (8004960 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004952:	5ccb      	ldrb	r3, [r1, r3]
 8004954:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004958:	4618      	mov	r0, r3
 800495a:	bd80      	pop	{r7, pc}
 800495c:	40023800 	.word	0x40023800
 8004960:	080093fc 	.word	0x080093fc

08004964 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004964:	b580      	push	{r7, lr}
 8004966:	b082      	sub	sp, #8
 8004968:	af00      	add	r7, sp, #0
 800496a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	2b00      	cmp	r3, #0
 8004970:	d101      	bne.n	8004976 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004972:	2301      	movs	r3, #1
 8004974:	e07b      	b.n	8004a6e <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800497a:	2b00      	cmp	r3, #0
 800497c:	d108      	bne.n	8004990 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	685b      	ldr	r3, [r3, #4]
 8004982:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004986:	d009      	beq.n	800499c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	2200      	movs	r2, #0
 800498c:	61da      	str	r2, [r3, #28]
 800498e:	e005      	b.n	800499c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	2200      	movs	r2, #0
 8004994:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	2200      	movs	r2, #0
 800499a:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	2200      	movs	r2, #0
 80049a0:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80049a8:	b2db      	uxtb	r3, r3
 80049aa:	2b00      	cmp	r3, #0
 80049ac:	d106      	bne.n	80049bc <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	2200      	movs	r2, #0
 80049b2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80049b6:	6878      	ldr	r0, [r7, #4]
 80049b8:	f7fe f954 	bl	8002c64 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	2202      	movs	r2, #2
 80049c0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	681a      	ldr	r2, [r3, #0]
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80049d2:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	685b      	ldr	r3, [r3, #4]
 80049d8:	f403 7282 	and.w	r2, r3, #260	; 0x104
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	689b      	ldr	r3, [r3, #8]
 80049e0:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 80049e4:	431a      	orrs	r2, r3
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	68db      	ldr	r3, [r3, #12]
 80049ea:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80049ee:	431a      	orrs	r2, r3
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	691b      	ldr	r3, [r3, #16]
 80049f4:	f003 0302 	and.w	r3, r3, #2
 80049f8:	431a      	orrs	r2, r3
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	695b      	ldr	r3, [r3, #20]
 80049fe:	f003 0301 	and.w	r3, r3, #1
 8004a02:	431a      	orrs	r2, r3
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	699b      	ldr	r3, [r3, #24]
 8004a08:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004a0c:	431a      	orrs	r2, r3
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	69db      	ldr	r3, [r3, #28]
 8004a12:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8004a16:	431a      	orrs	r2, r3
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	6a1b      	ldr	r3, [r3, #32]
 8004a1c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004a20:	ea42 0103 	orr.w	r1, r2, r3
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004a28:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	430a      	orrs	r2, r1
 8004a32:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	699b      	ldr	r3, [r3, #24]
 8004a38:	0c1b      	lsrs	r3, r3, #16
 8004a3a:	f003 0104 	and.w	r1, r3, #4
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a42:	f003 0210 	and.w	r2, r3, #16
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	430a      	orrs	r2, r1
 8004a4c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	69da      	ldr	r2, [r3, #28]
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004a5c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	2200      	movs	r2, #0
 8004a62:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	2201      	movs	r2, #1
 8004a68:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8004a6c:	2300      	movs	r3, #0
}
 8004a6e:	4618      	mov	r0, r3
 8004a70:	3708      	adds	r7, #8
 8004a72:	46bd      	mov	sp, r7
 8004a74:	bd80      	pop	{r7, pc}

08004a76 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004a76:	b580      	push	{r7, lr}
 8004a78:	b082      	sub	sp, #8
 8004a7a:	af00      	add	r7, sp, #0
 8004a7c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	2b00      	cmp	r3, #0
 8004a82:	d101      	bne.n	8004a88 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004a84:	2301      	movs	r3, #1
 8004a86:	e041      	b.n	8004b0c <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004a8e:	b2db      	uxtb	r3, r3
 8004a90:	2b00      	cmp	r3, #0
 8004a92:	d106      	bne.n	8004aa2 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	2200      	movs	r2, #0
 8004a98:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004a9c:	6878      	ldr	r0, [r7, #4]
 8004a9e:	f7fe f929 	bl	8002cf4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	2202      	movs	r2, #2
 8004aa6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	681a      	ldr	r2, [r3, #0]
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	3304      	adds	r3, #4
 8004ab2:	4619      	mov	r1, r3
 8004ab4:	4610      	mov	r0, r2
 8004ab6:	f000 fd81 	bl	80055bc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	2201      	movs	r2, #1
 8004abe:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	2201      	movs	r2, #1
 8004ac6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	2201      	movs	r2, #1
 8004ace:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	2201      	movs	r2, #1
 8004ad6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	2201      	movs	r2, #1
 8004ade:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	2201      	movs	r2, #1
 8004ae6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	2201      	movs	r2, #1
 8004aee:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	2201      	movs	r2, #1
 8004af6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	2201      	movs	r2, #1
 8004afe:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	2201      	movs	r2, #1
 8004b06:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004b0a:	2300      	movs	r3, #0
}
 8004b0c:	4618      	mov	r0, r3
 8004b0e:	3708      	adds	r7, #8
 8004b10:	46bd      	mov	sp, r7
 8004b12:	bd80      	pop	{r7, pc}

08004b14 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004b14:	b480      	push	{r7}
 8004b16:	b085      	sub	sp, #20
 8004b18:	af00      	add	r7, sp, #0
 8004b1a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004b22:	b2db      	uxtb	r3, r3
 8004b24:	2b01      	cmp	r3, #1
 8004b26:	d001      	beq.n	8004b2c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004b28:	2301      	movs	r3, #1
 8004b2a:	e044      	b.n	8004bb6 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	2202      	movs	r2, #2
 8004b30:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	68da      	ldr	r2, [r3, #12]
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	f042 0201 	orr.w	r2, r2, #1
 8004b42:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	4a1e      	ldr	r2, [pc, #120]	; (8004bc4 <HAL_TIM_Base_Start_IT+0xb0>)
 8004b4a:	4293      	cmp	r3, r2
 8004b4c:	d018      	beq.n	8004b80 <HAL_TIM_Base_Start_IT+0x6c>
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004b56:	d013      	beq.n	8004b80 <HAL_TIM_Base_Start_IT+0x6c>
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	4a1a      	ldr	r2, [pc, #104]	; (8004bc8 <HAL_TIM_Base_Start_IT+0xb4>)
 8004b5e:	4293      	cmp	r3, r2
 8004b60:	d00e      	beq.n	8004b80 <HAL_TIM_Base_Start_IT+0x6c>
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	4a19      	ldr	r2, [pc, #100]	; (8004bcc <HAL_TIM_Base_Start_IT+0xb8>)
 8004b68:	4293      	cmp	r3, r2
 8004b6a:	d009      	beq.n	8004b80 <HAL_TIM_Base_Start_IT+0x6c>
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	4a17      	ldr	r2, [pc, #92]	; (8004bd0 <HAL_TIM_Base_Start_IT+0xbc>)
 8004b72:	4293      	cmp	r3, r2
 8004b74:	d004      	beq.n	8004b80 <HAL_TIM_Base_Start_IT+0x6c>
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	4a16      	ldr	r2, [pc, #88]	; (8004bd4 <HAL_TIM_Base_Start_IT+0xc0>)
 8004b7c:	4293      	cmp	r3, r2
 8004b7e:	d111      	bne.n	8004ba4 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	689b      	ldr	r3, [r3, #8]
 8004b86:	f003 0307 	and.w	r3, r3, #7
 8004b8a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004b8c:	68fb      	ldr	r3, [r7, #12]
 8004b8e:	2b06      	cmp	r3, #6
 8004b90:	d010      	beq.n	8004bb4 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	681a      	ldr	r2, [r3, #0]
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	f042 0201 	orr.w	r2, r2, #1
 8004ba0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004ba2:	e007      	b.n	8004bb4 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	681b      	ldr	r3, [r3, #0]
 8004ba8:	681a      	ldr	r2, [r3, #0]
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	681b      	ldr	r3, [r3, #0]
 8004bae:	f042 0201 	orr.w	r2, r2, #1
 8004bb2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004bb4:	2300      	movs	r3, #0
}
 8004bb6:	4618      	mov	r0, r3
 8004bb8:	3714      	adds	r7, #20
 8004bba:	46bd      	mov	sp, r7
 8004bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bc0:	4770      	bx	lr
 8004bc2:	bf00      	nop
 8004bc4:	40010000 	.word	0x40010000
 8004bc8:	40000400 	.word	0x40000400
 8004bcc:	40000800 	.word	0x40000800
 8004bd0:	40000c00 	.word	0x40000c00
 8004bd4:	40014000 	.word	0x40014000

08004bd8 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8004bd8:	b480      	push	{r7}
 8004bda:	b083      	sub	sp, #12
 8004bdc:	af00      	add	r7, sp, #0
 8004bde:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	68da      	ldr	r2, [r3, #12]
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	f022 0201 	bic.w	r2, r2, #1
 8004bee:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	6a1a      	ldr	r2, [r3, #32]
 8004bf6:	f241 1311 	movw	r3, #4369	; 0x1111
 8004bfa:	4013      	ands	r3, r2
 8004bfc:	2b00      	cmp	r3, #0
 8004bfe:	d10f      	bne.n	8004c20 <HAL_TIM_Base_Stop_IT+0x48>
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	6a1a      	ldr	r2, [r3, #32]
 8004c06:	f240 4344 	movw	r3, #1092	; 0x444
 8004c0a:	4013      	ands	r3, r2
 8004c0c:	2b00      	cmp	r3, #0
 8004c0e:	d107      	bne.n	8004c20 <HAL_TIM_Base_Stop_IT+0x48>
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	681a      	ldr	r2, [r3, #0]
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	f022 0201 	bic.w	r2, r2, #1
 8004c1e:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	2201      	movs	r2, #1
 8004c24:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8004c28:	2300      	movs	r3, #0
}
 8004c2a:	4618      	mov	r0, r3
 8004c2c:	370c      	adds	r7, #12
 8004c2e:	46bd      	mov	sp, r7
 8004c30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c34:	4770      	bx	lr

08004c36 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004c36:	b580      	push	{r7, lr}
 8004c38:	b082      	sub	sp, #8
 8004c3a:	af00      	add	r7, sp, #0
 8004c3c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	2b00      	cmp	r3, #0
 8004c42:	d101      	bne.n	8004c48 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004c44:	2301      	movs	r3, #1
 8004c46:	e041      	b.n	8004ccc <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004c4e:	b2db      	uxtb	r3, r3
 8004c50:	2b00      	cmp	r3, #0
 8004c52:	d106      	bne.n	8004c62 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	2200      	movs	r2, #0
 8004c58:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004c5c:	6878      	ldr	r0, [r7, #4]
 8004c5e:	f000 f839 	bl	8004cd4 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	2202      	movs	r2, #2
 8004c66:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	681a      	ldr	r2, [r3, #0]
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	3304      	adds	r3, #4
 8004c72:	4619      	mov	r1, r3
 8004c74:	4610      	mov	r0, r2
 8004c76:	f000 fca1 	bl	80055bc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	2201      	movs	r2, #1
 8004c7e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	2201      	movs	r2, #1
 8004c86:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	2201      	movs	r2, #1
 8004c8e:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	2201      	movs	r2, #1
 8004c96:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	2201      	movs	r2, #1
 8004c9e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	2201      	movs	r2, #1
 8004ca6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	2201      	movs	r2, #1
 8004cae:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	2201      	movs	r2, #1
 8004cb6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	2201      	movs	r2, #1
 8004cbe:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	2201      	movs	r2, #1
 8004cc6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004cca:	2300      	movs	r3, #0
}
 8004ccc:	4618      	mov	r0, r3
 8004cce:	3708      	adds	r7, #8
 8004cd0:	46bd      	mov	sp, r7
 8004cd2:	bd80      	pop	{r7, pc}

08004cd4 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8004cd4:	b480      	push	{r7}
 8004cd6:	b083      	sub	sp, #12
 8004cd8:	af00      	add	r7, sp, #0
 8004cda:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8004cdc:	bf00      	nop
 8004cde:	370c      	adds	r7, #12
 8004ce0:	46bd      	mov	sp, r7
 8004ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ce6:	4770      	bx	lr

08004ce8 <HAL_TIM_PWM_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004ce8:	b580      	push	{r7, lr}
 8004cea:	b084      	sub	sp, #16
 8004cec:	af00      	add	r7, sp, #0
 8004cee:	6078      	str	r0, [r7, #4]
 8004cf0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004cf2:	2300      	movs	r3, #0
 8004cf4:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004cf6:	683b      	ldr	r3, [r7, #0]
 8004cf8:	2b00      	cmp	r3, #0
 8004cfa:	d109      	bne.n	8004d10 <HAL_TIM_PWM_Start_IT+0x28>
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004d02:	b2db      	uxtb	r3, r3
 8004d04:	2b01      	cmp	r3, #1
 8004d06:	bf14      	ite	ne
 8004d08:	2301      	movne	r3, #1
 8004d0a:	2300      	moveq	r3, #0
 8004d0c:	b2db      	uxtb	r3, r3
 8004d0e:	e022      	b.n	8004d56 <HAL_TIM_PWM_Start_IT+0x6e>
 8004d10:	683b      	ldr	r3, [r7, #0]
 8004d12:	2b04      	cmp	r3, #4
 8004d14:	d109      	bne.n	8004d2a <HAL_TIM_PWM_Start_IT+0x42>
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8004d1c:	b2db      	uxtb	r3, r3
 8004d1e:	2b01      	cmp	r3, #1
 8004d20:	bf14      	ite	ne
 8004d22:	2301      	movne	r3, #1
 8004d24:	2300      	moveq	r3, #0
 8004d26:	b2db      	uxtb	r3, r3
 8004d28:	e015      	b.n	8004d56 <HAL_TIM_PWM_Start_IT+0x6e>
 8004d2a:	683b      	ldr	r3, [r7, #0]
 8004d2c:	2b08      	cmp	r3, #8
 8004d2e:	d109      	bne.n	8004d44 <HAL_TIM_PWM_Start_IT+0x5c>
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004d36:	b2db      	uxtb	r3, r3
 8004d38:	2b01      	cmp	r3, #1
 8004d3a:	bf14      	ite	ne
 8004d3c:	2301      	movne	r3, #1
 8004d3e:	2300      	moveq	r3, #0
 8004d40:	b2db      	uxtb	r3, r3
 8004d42:	e008      	b.n	8004d56 <HAL_TIM_PWM_Start_IT+0x6e>
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004d4a:	b2db      	uxtb	r3, r3
 8004d4c:	2b01      	cmp	r3, #1
 8004d4e:	bf14      	ite	ne
 8004d50:	2301      	movne	r3, #1
 8004d52:	2300      	moveq	r3, #0
 8004d54:	b2db      	uxtb	r3, r3
 8004d56:	2b00      	cmp	r3, #0
 8004d58:	d001      	beq.n	8004d5e <HAL_TIM_PWM_Start_IT+0x76>
  {
    return HAL_ERROR;
 8004d5a:	2301      	movs	r3, #1
 8004d5c:	e0b3      	b.n	8004ec6 <HAL_TIM_PWM_Start_IT+0x1de>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004d5e:	683b      	ldr	r3, [r7, #0]
 8004d60:	2b00      	cmp	r3, #0
 8004d62:	d104      	bne.n	8004d6e <HAL_TIM_PWM_Start_IT+0x86>
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	2202      	movs	r2, #2
 8004d68:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004d6c:	e013      	b.n	8004d96 <HAL_TIM_PWM_Start_IT+0xae>
 8004d6e:	683b      	ldr	r3, [r7, #0]
 8004d70:	2b04      	cmp	r3, #4
 8004d72:	d104      	bne.n	8004d7e <HAL_TIM_PWM_Start_IT+0x96>
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	2202      	movs	r2, #2
 8004d78:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004d7c:	e00b      	b.n	8004d96 <HAL_TIM_PWM_Start_IT+0xae>
 8004d7e:	683b      	ldr	r3, [r7, #0]
 8004d80:	2b08      	cmp	r3, #8
 8004d82:	d104      	bne.n	8004d8e <HAL_TIM_PWM_Start_IT+0xa6>
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	2202      	movs	r2, #2
 8004d88:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004d8c:	e003      	b.n	8004d96 <HAL_TIM_PWM_Start_IT+0xae>
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	2202      	movs	r2, #2
 8004d92:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  switch (Channel)
 8004d96:	683b      	ldr	r3, [r7, #0]
 8004d98:	2b0c      	cmp	r3, #12
 8004d9a:	d841      	bhi.n	8004e20 <HAL_TIM_PWM_Start_IT+0x138>
 8004d9c:	a201      	add	r2, pc, #4	; (adr r2, 8004da4 <HAL_TIM_PWM_Start_IT+0xbc>)
 8004d9e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004da2:	bf00      	nop
 8004da4:	08004dd9 	.word	0x08004dd9
 8004da8:	08004e21 	.word	0x08004e21
 8004dac:	08004e21 	.word	0x08004e21
 8004db0:	08004e21 	.word	0x08004e21
 8004db4:	08004deb 	.word	0x08004deb
 8004db8:	08004e21 	.word	0x08004e21
 8004dbc:	08004e21 	.word	0x08004e21
 8004dc0:	08004e21 	.word	0x08004e21
 8004dc4:	08004dfd 	.word	0x08004dfd
 8004dc8:	08004e21 	.word	0x08004e21
 8004dcc:	08004e21 	.word	0x08004e21
 8004dd0:	08004e21 	.word	0x08004e21
 8004dd4:	08004e0f 	.word	0x08004e0f
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	681b      	ldr	r3, [r3, #0]
 8004ddc:	68da      	ldr	r2, [r3, #12]
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	f042 0202 	orr.w	r2, r2, #2
 8004de6:	60da      	str	r2, [r3, #12]
      break;
 8004de8:	e01d      	b.n	8004e26 <HAL_TIM_PWM_Start_IT+0x13e>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	68da      	ldr	r2, [r3, #12]
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	f042 0204 	orr.w	r2, r2, #4
 8004df8:	60da      	str	r2, [r3, #12]
      break;
 8004dfa:	e014      	b.n	8004e26 <HAL_TIM_PWM_Start_IT+0x13e>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	68da      	ldr	r2, [r3, #12]
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	f042 0208 	orr.w	r2, r2, #8
 8004e0a:	60da      	str	r2, [r3, #12]
      break;
 8004e0c:	e00b      	b.n	8004e26 <HAL_TIM_PWM_Start_IT+0x13e>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	68da      	ldr	r2, [r3, #12]
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	f042 0210 	orr.w	r2, r2, #16
 8004e1c:	60da      	str	r2, [r3, #12]
      break;
 8004e1e:	e002      	b.n	8004e26 <HAL_TIM_PWM_Start_IT+0x13e>
    }

    default:
      status = HAL_ERROR;
 8004e20:	2301      	movs	r3, #1
 8004e22:	73fb      	strb	r3, [r7, #15]
      break;
 8004e24:	bf00      	nop
  }

  if (status == HAL_OK)
 8004e26:	7bfb      	ldrb	r3, [r7, #15]
 8004e28:	2b00      	cmp	r3, #0
 8004e2a:	d14b      	bne.n	8004ec4 <HAL_TIM_PWM_Start_IT+0x1dc>
  {
    /* Enable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	2201      	movs	r2, #1
 8004e32:	6839      	ldr	r1, [r7, #0]
 8004e34:	4618      	mov	r0, r3
 8004e36:	f000 fe67 	bl	8005b08 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	4a24      	ldr	r2, [pc, #144]	; (8004ed0 <HAL_TIM_PWM_Start_IT+0x1e8>)
 8004e40:	4293      	cmp	r3, r2
 8004e42:	d107      	bne.n	8004e54 <HAL_TIM_PWM_Start_IT+0x16c>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	681b      	ldr	r3, [r3, #0]
 8004e4e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004e52:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	4a1d      	ldr	r2, [pc, #116]	; (8004ed0 <HAL_TIM_PWM_Start_IT+0x1e8>)
 8004e5a:	4293      	cmp	r3, r2
 8004e5c:	d018      	beq.n	8004e90 <HAL_TIM_PWM_Start_IT+0x1a8>
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004e66:	d013      	beq.n	8004e90 <HAL_TIM_PWM_Start_IT+0x1a8>
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	4a19      	ldr	r2, [pc, #100]	; (8004ed4 <HAL_TIM_PWM_Start_IT+0x1ec>)
 8004e6e:	4293      	cmp	r3, r2
 8004e70:	d00e      	beq.n	8004e90 <HAL_TIM_PWM_Start_IT+0x1a8>
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	4a18      	ldr	r2, [pc, #96]	; (8004ed8 <HAL_TIM_PWM_Start_IT+0x1f0>)
 8004e78:	4293      	cmp	r3, r2
 8004e7a:	d009      	beq.n	8004e90 <HAL_TIM_PWM_Start_IT+0x1a8>
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	4a16      	ldr	r2, [pc, #88]	; (8004edc <HAL_TIM_PWM_Start_IT+0x1f4>)
 8004e82:	4293      	cmp	r3, r2
 8004e84:	d004      	beq.n	8004e90 <HAL_TIM_PWM_Start_IT+0x1a8>
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	4a15      	ldr	r2, [pc, #84]	; (8004ee0 <HAL_TIM_PWM_Start_IT+0x1f8>)
 8004e8c:	4293      	cmp	r3, r2
 8004e8e:	d111      	bne.n	8004eb4 <HAL_TIM_PWM_Start_IT+0x1cc>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	689b      	ldr	r3, [r3, #8]
 8004e96:	f003 0307 	and.w	r3, r3, #7
 8004e9a:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004e9c:	68bb      	ldr	r3, [r7, #8]
 8004e9e:	2b06      	cmp	r3, #6
 8004ea0:	d010      	beq.n	8004ec4 <HAL_TIM_PWM_Start_IT+0x1dc>
      {
        __HAL_TIM_ENABLE(htim);
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	681b      	ldr	r3, [r3, #0]
 8004ea6:	681a      	ldr	r2, [r3, #0]
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	f042 0201 	orr.w	r2, r2, #1
 8004eb0:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004eb2:	e007      	b.n	8004ec4 <HAL_TIM_PWM_Start_IT+0x1dc>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	681b      	ldr	r3, [r3, #0]
 8004eb8:	681a      	ldr	r2, [r3, #0]
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	f042 0201 	orr.w	r2, r2, #1
 8004ec2:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 8004ec4:	7bfb      	ldrb	r3, [r7, #15]
}
 8004ec6:	4618      	mov	r0, r3
 8004ec8:	3710      	adds	r7, #16
 8004eca:	46bd      	mov	sp, r7
 8004ecc:	bd80      	pop	{r7, pc}
 8004ece:	bf00      	nop
 8004ed0:	40010000 	.word	0x40010000
 8004ed4:	40000400 	.word	0x40000400
 8004ed8:	40000800 	.word	0x40000800
 8004edc:	40000c00 	.word	0x40000c00
 8004ee0:	40014000 	.word	0x40014000

08004ee4 <HAL_TIM_PWM_Stop_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004ee4:	b580      	push	{r7, lr}
 8004ee6:	b084      	sub	sp, #16
 8004ee8:	af00      	add	r7, sp, #0
 8004eea:	6078      	str	r0, [r7, #4]
 8004eec:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004eee:	2300      	movs	r3, #0
 8004ef0:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 8004ef2:	683b      	ldr	r3, [r7, #0]
 8004ef4:	2b0c      	cmp	r3, #12
 8004ef6:	d841      	bhi.n	8004f7c <HAL_TIM_PWM_Stop_IT+0x98>
 8004ef8:	a201      	add	r2, pc, #4	; (adr r2, 8004f00 <HAL_TIM_PWM_Stop_IT+0x1c>)
 8004efa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004efe:	bf00      	nop
 8004f00:	08004f35 	.word	0x08004f35
 8004f04:	08004f7d 	.word	0x08004f7d
 8004f08:	08004f7d 	.word	0x08004f7d
 8004f0c:	08004f7d 	.word	0x08004f7d
 8004f10:	08004f47 	.word	0x08004f47
 8004f14:	08004f7d 	.word	0x08004f7d
 8004f18:	08004f7d 	.word	0x08004f7d
 8004f1c:	08004f7d 	.word	0x08004f7d
 8004f20:	08004f59 	.word	0x08004f59
 8004f24:	08004f7d 	.word	0x08004f7d
 8004f28:	08004f7d 	.word	0x08004f7d
 8004f2c:	08004f7d 	.word	0x08004f7d
 8004f30:	08004f6b 	.word	0x08004f6b
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	68da      	ldr	r2, [r3, #12]
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	f022 0202 	bic.w	r2, r2, #2
 8004f42:	60da      	str	r2, [r3, #12]
      break;
 8004f44:	e01d      	b.n	8004f82 <HAL_TIM_PWM_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	681b      	ldr	r3, [r3, #0]
 8004f4a:	68da      	ldr	r2, [r3, #12]
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	f022 0204 	bic.w	r2, r2, #4
 8004f54:	60da      	str	r2, [r3, #12]
      break;
 8004f56:	e014      	b.n	8004f82 <HAL_TIM_PWM_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	68da      	ldr	r2, [r3, #12]
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	681b      	ldr	r3, [r3, #0]
 8004f62:	f022 0208 	bic.w	r2, r2, #8
 8004f66:	60da      	str	r2, [r3, #12]
      break;
 8004f68:	e00b      	b.n	8004f82 <HAL_TIM_PWM_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	68da      	ldr	r2, [r3, #12]
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	f022 0210 	bic.w	r2, r2, #16
 8004f78:	60da      	str	r2, [r3, #12]
      break;
 8004f7a:	e002      	b.n	8004f82 <HAL_TIM_PWM_Stop_IT+0x9e>
    }

    default:
      status = HAL_ERROR;
 8004f7c:	2301      	movs	r3, #1
 8004f7e:	73fb      	strb	r3, [r7, #15]
      break;
 8004f80:	bf00      	nop
  }

  if (status == HAL_OK)
 8004f82:	7bfb      	ldrb	r3, [r7, #15]
 8004f84:	2b00      	cmp	r3, #0
 8004f86:	d157      	bne.n	8005038 <HAL_TIM_PWM_Stop_IT+0x154>
  {
    /* Disable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	2200      	movs	r2, #0
 8004f8e:	6839      	ldr	r1, [r7, #0]
 8004f90:	4618      	mov	r0, r3
 8004f92:	f000 fdb9 	bl	8005b08 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	4a2a      	ldr	r2, [pc, #168]	; (8005044 <HAL_TIM_PWM_Stop_IT+0x160>)
 8004f9c:	4293      	cmp	r3, r2
 8004f9e:	d117      	bne.n	8004fd0 <HAL_TIM_PWM_Stop_IT+0xec>
    {
      /* Disable the Main Output */
      __HAL_TIM_MOE_DISABLE(htim);
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	6a1a      	ldr	r2, [r3, #32]
 8004fa6:	f241 1311 	movw	r3, #4369	; 0x1111
 8004faa:	4013      	ands	r3, r2
 8004fac:	2b00      	cmp	r3, #0
 8004fae:	d10f      	bne.n	8004fd0 <HAL_TIM_PWM_Stop_IT+0xec>
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	6a1a      	ldr	r2, [r3, #32]
 8004fb6:	f240 4344 	movw	r3, #1092	; 0x444
 8004fba:	4013      	ands	r3, r2
 8004fbc:	2b00      	cmp	r3, #0
 8004fbe:	d107      	bne.n	8004fd0 <HAL_TIM_PWM_Stop_IT+0xec>
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	681b      	ldr	r3, [r3, #0]
 8004fca:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004fce:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Disable the Peripheral */
    __HAL_TIM_DISABLE(htim);
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	681b      	ldr	r3, [r3, #0]
 8004fd4:	6a1a      	ldr	r2, [r3, #32]
 8004fd6:	f241 1311 	movw	r3, #4369	; 0x1111
 8004fda:	4013      	ands	r3, r2
 8004fdc:	2b00      	cmp	r3, #0
 8004fde:	d10f      	bne.n	8005000 <HAL_TIM_PWM_Stop_IT+0x11c>
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	6a1a      	ldr	r2, [r3, #32]
 8004fe6:	f240 4344 	movw	r3, #1092	; 0x444
 8004fea:	4013      	ands	r3, r2
 8004fec:	2b00      	cmp	r3, #0
 8004fee:	d107      	bne.n	8005000 <HAL_TIM_PWM_Stop_IT+0x11c>
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	681a      	ldr	r2, [r3, #0]
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	f022 0201 	bic.w	r2, r2, #1
 8004ffe:	601a      	str	r2, [r3, #0]

    /* Set the TIM channel state */
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8005000:	683b      	ldr	r3, [r7, #0]
 8005002:	2b00      	cmp	r3, #0
 8005004:	d104      	bne.n	8005010 <HAL_TIM_PWM_Stop_IT+0x12c>
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	2201      	movs	r2, #1
 800500a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800500e:	e013      	b.n	8005038 <HAL_TIM_PWM_Stop_IT+0x154>
 8005010:	683b      	ldr	r3, [r7, #0]
 8005012:	2b04      	cmp	r3, #4
 8005014:	d104      	bne.n	8005020 <HAL_TIM_PWM_Stop_IT+0x13c>
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	2201      	movs	r2, #1
 800501a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800501e:	e00b      	b.n	8005038 <HAL_TIM_PWM_Stop_IT+0x154>
 8005020:	683b      	ldr	r3, [r7, #0]
 8005022:	2b08      	cmp	r3, #8
 8005024:	d104      	bne.n	8005030 <HAL_TIM_PWM_Stop_IT+0x14c>
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	2201      	movs	r2, #1
 800502a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800502e:	e003      	b.n	8005038 <HAL_TIM_PWM_Stop_IT+0x154>
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	2201      	movs	r2, #1
 8005034:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  }

  /* Return function status */
  return status;
 8005038:	7bfb      	ldrb	r3, [r7, #15]
}
 800503a:	4618      	mov	r0, r3
 800503c:	3710      	adds	r7, #16
 800503e:	46bd      	mov	sp, r7
 8005040:	bd80      	pop	{r7, pc}
 8005042:	bf00      	nop
 8005044:	40010000 	.word	0x40010000

08005048 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005048:	b580      	push	{r7, lr}
 800504a:	b082      	sub	sp, #8
 800504c:	af00      	add	r7, sp, #0
 800504e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	681b      	ldr	r3, [r3, #0]
 8005054:	691b      	ldr	r3, [r3, #16]
 8005056:	f003 0302 	and.w	r3, r3, #2
 800505a:	2b02      	cmp	r3, #2
 800505c:	d122      	bne.n	80050a4 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	68db      	ldr	r3, [r3, #12]
 8005064:	f003 0302 	and.w	r3, r3, #2
 8005068:	2b02      	cmp	r3, #2
 800506a:	d11b      	bne.n	80050a4 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	681b      	ldr	r3, [r3, #0]
 8005070:	f06f 0202 	mvn.w	r2, #2
 8005074:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	2201      	movs	r2, #1
 800507a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	699b      	ldr	r3, [r3, #24]
 8005082:	f003 0303 	and.w	r3, r3, #3
 8005086:	2b00      	cmp	r3, #0
 8005088:	d003      	beq.n	8005092 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800508a:	6878      	ldr	r0, [r7, #4]
 800508c:	f000 fa77 	bl	800557e <HAL_TIM_IC_CaptureCallback>
 8005090:	e005      	b.n	800509e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005092:	6878      	ldr	r0, [r7, #4]
 8005094:	f000 fa69 	bl	800556a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005098:	6878      	ldr	r0, [r7, #4]
 800509a:	f000 fa7a 	bl	8005592 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	2200      	movs	r2, #0
 80050a2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	691b      	ldr	r3, [r3, #16]
 80050aa:	f003 0304 	and.w	r3, r3, #4
 80050ae:	2b04      	cmp	r3, #4
 80050b0:	d122      	bne.n	80050f8 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	681b      	ldr	r3, [r3, #0]
 80050b6:	68db      	ldr	r3, [r3, #12]
 80050b8:	f003 0304 	and.w	r3, r3, #4
 80050bc:	2b04      	cmp	r3, #4
 80050be:	d11b      	bne.n	80050f8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	f06f 0204 	mvn.w	r2, #4
 80050c8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	2202      	movs	r2, #2
 80050ce:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	699b      	ldr	r3, [r3, #24]
 80050d6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80050da:	2b00      	cmp	r3, #0
 80050dc:	d003      	beq.n	80050e6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80050de:	6878      	ldr	r0, [r7, #4]
 80050e0:	f000 fa4d 	bl	800557e <HAL_TIM_IC_CaptureCallback>
 80050e4:	e005      	b.n	80050f2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80050e6:	6878      	ldr	r0, [r7, #4]
 80050e8:	f000 fa3f 	bl	800556a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80050ec:	6878      	ldr	r0, [r7, #4]
 80050ee:	f000 fa50 	bl	8005592 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	2200      	movs	r2, #0
 80050f6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	681b      	ldr	r3, [r3, #0]
 80050fc:	691b      	ldr	r3, [r3, #16]
 80050fe:	f003 0308 	and.w	r3, r3, #8
 8005102:	2b08      	cmp	r3, #8
 8005104:	d122      	bne.n	800514c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	68db      	ldr	r3, [r3, #12]
 800510c:	f003 0308 	and.w	r3, r3, #8
 8005110:	2b08      	cmp	r3, #8
 8005112:	d11b      	bne.n	800514c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	681b      	ldr	r3, [r3, #0]
 8005118:	f06f 0208 	mvn.w	r2, #8
 800511c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	2204      	movs	r2, #4
 8005122:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	681b      	ldr	r3, [r3, #0]
 8005128:	69db      	ldr	r3, [r3, #28]
 800512a:	f003 0303 	and.w	r3, r3, #3
 800512e:	2b00      	cmp	r3, #0
 8005130:	d003      	beq.n	800513a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005132:	6878      	ldr	r0, [r7, #4]
 8005134:	f000 fa23 	bl	800557e <HAL_TIM_IC_CaptureCallback>
 8005138:	e005      	b.n	8005146 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800513a:	6878      	ldr	r0, [r7, #4]
 800513c:	f000 fa15 	bl	800556a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005140:	6878      	ldr	r0, [r7, #4]
 8005142:	f000 fa26 	bl	8005592 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	2200      	movs	r2, #0
 800514a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	691b      	ldr	r3, [r3, #16]
 8005152:	f003 0310 	and.w	r3, r3, #16
 8005156:	2b10      	cmp	r3, #16
 8005158:	d122      	bne.n	80051a0 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	681b      	ldr	r3, [r3, #0]
 800515e:	68db      	ldr	r3, [r3, #12]
 8005160:	f003 0310 	and.w	r3, r3, #16
 8005164:	2b10      	cmp	r3, #16
 8005166:	d11b      	bne.n	80051a0 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	f06f 0210 	mvn.w	r2, #16
 8005170:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	2208      	movs	r2, #8
 8005176:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	681b      	ldr	r3, [r3, #0]
 800517c:	69db      	ldr	r3, [r3, #28]
 800517e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005182:	2b00      	cmp	r3, #0
 8005184:	d003      	beq.n	800518e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005186:	6878      	ldr	r0, [r7, #4]
 8005188:	f000 f9f9 	bl	800557e <HAL_TIM_IC_CaptureCallback>
 800518c:	e005      	b.n	800519a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800518e:	6878      	ldr	r0, [r7, #4]
 8005190:	f000 f9eb 	bl	800556a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005194:	6878      	ldr	r0, [r7, #4]
 8005196:	f000 f9fc 	bl	8005592 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	2200      	movs	r2, #0
 800519e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	681b      	ldr	r3, [r3, #0]
 80051a4:	691b      	ldr	r3, [r3, #16]
 80051a6:	f003 0301 	and.w	r3, r3, #1
 80051aa:	2b01      	cmp	r3, #1
 80051ac:	d10e      	bne.n	80051cc <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	68db      	ldr	r3, [r3, #12]
 80051b4:	f003 0301 	and.w	r3, r3, #1
 80051b8:	2b01      	cmp	r3, #1
 80051ba:	d107      	bne.n	80051cc <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	f06f 0201 	mvn.w	r2, #1
 80051c4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80051c6:	6878      	ldr	r0, [r7, #4]
 80051c8:	f7fc fcfa 	bl	8001bc0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	691b      	ldr	r3, [r3, #16]
 80051d2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80051d6:	2b80      	cmp	r3, #128	; 0x80
 80051d8:	d10e      	bne.n	80051f8 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	68db      	ldr	r3, [r3, #12]
 80051e0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80051e4:	2b80      	cmp	r3, #128	; 0x80
 80051e6:	d107      	bne.n	80051f8 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	681b      	ldr	r3, [r3, #0]
 80051ec:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80051f0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80051f2:	6878      	ldr	r0, [r7, #4]
 80051f4:	f000 fd26 	bl	8005c44 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	681b      	ldr	r3, [r3, #0]
 80051fc:	691b      	ldr	r3, [r3, #16]
 80051fe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005202:	2b40      	cmp	r3, #64	; 0x40
 8005204:	d10e      	bne.n	8005224 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	68db      	ldr	r3, [r3, #12]
 800520c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005210:	2b40      	cmp	r3, #64	; 0x40
 8005212:	d107      	bne.n	8005224 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	681b      	ldr	r3, [r3, #0]
 8005218:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800521c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800521e:	6878      	ldr	r0, [r7, #4]
 8005220:	f000 f9c1 	bl	80055a6 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	691b      	ldr	r3, [r3, #16]
 800522a:	f003 0320 	and.w	r3, r3, #32
 800522e:	2b20      	cmp	r3, #32
 8005230:	d10e      	bne.n	8005250 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	68db      	ldr	r3, [r3, #12]
 8005238:	f003 0320 	and.w	r3, r3, #32
 800523c:	2b20      	cmp	r3, #32
 800523e:	d107      	bne.n	8005250 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	f06f 0220 	mvn.w	r2, #32
 8005248:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800524a:	6878      	ldr	r0, [r7, #4]
 800524c:	f000 fcf0 	bl	8005c30 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005250:	bf00      	nop
 8005252:	3708      	adds	r7, #8
 8005254:	46bd      	mov	sp, r7
 8005256:	bd80      	pop	{r7, pc}

08005258 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005258:	b580      	push	{r7, lr}
 800525a:	b086      	sub	sp, #24
 800525c:	af00      	add	r7, sp, #0
 800525e:	60f8      	str	r0, [r7, #12]
 8005260:	60b9      	str	r1, [r7, #8]
 8005262:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005264:	2300      	movs	r3, #0
 8005266:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005268:	68fb      	ldr	r3, [r7, #12]
 800526a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800526e:	2b01      	cmp	r3, #1
 8005270:	d101      	bne.n	8005276 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8005272:	2302      	movs	r3, #2
 8005274:	e0ae      	b.n	80053d4 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8005276:	68fb      	ldr	r3, [r7, #12]
 8005278:	2201      	movs	r2, #1
 800527a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	2b0c      	cmp	r3, #12
 8005282:	f200 809f 	bhi.w	80053c4 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8005286:	a201      	add	r2, pc, #4	; (adr r2, 800528c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8005288:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800528c:	080052c1 	.word	0x080052c1
 8005290:	080053c5 	.word	0x080053c5
 8005294:	080053c5 	.word	0x080053c5
 8005298:	080053c5 	.word	0x080053c5
 800529c:	08005301 	.word	0x08005301
 80052a0:	080053c5 	.word	0x080053c5
 80052a4:	080053c5 	.word	0x080053c5
 80052a8:	080053c5 	.word	0x080053c5
 80052ac:	08005343 	.word	0x08005343
 80052b0:	080053c5 	.word	0x080053c5
 80052b4:	080053c5 	.word	0x080053c5
 80052b8:	080053c5 	.word	0x080053c5
 80052bc:	08005383 	.word	0x08005383
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80052c0:	68fb      	ldr	r3, [r7, #12]
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	68b9      	ldr	r1, [r7, #8]
 80052c6:	4618      	mov	r0, r3
 80052c8:	f000 f9f8 	bl	80056bc <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80052cc:	68fb      	ldr	r3, [r7, #12]
 80052ce:	681b      	ldr	r3, [r3, #0]
 80052d0:	699a      	ldr	r2, [r3, #24]
 80052d2:	68fb      	ldr	r3, [r7, #12]
 80052d4:	681b      	ldr	r3, [r3, #0]
 80052d6:	f042 0208 	orr.w	r2, r2, #8
 80052da:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80052dc:	68fb      	ldr	r3, [r7, #12]
 80052de:	681b      	ldr	r3, [r3, #0]
 80052e0:	699a      	ldr	r2, [r3, #24]
 80052e2:	68fb      	ldr	r3, [r7, #12]
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	f022 0204 	bic.w	r2, r2, #4
 80052ea:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80052ec:	68fb      	ldr	r3, [r7, #12]
 80052ee:	681b      	ldr	r3, [r3, #0]
 80052f0:	6999      	ldr	r1, [r3, #24]
 80052f2:	68bb      	ldr	r3, [r7, #8]
 80052f4:	691a      	ldr	r2, [r3, #16]
 80052f6:	68fb      	ldr	r3, [r7, #12]
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	430a      	orrs	r2, r1
 80052fc:	619a      	str	r2, [r3, #24]
      break;
 80052fe:	e064      	b.n	80053ca <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005300:	68fb      	ldr	r3, [r7, #12]
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	68b9      	ldr	r1, [r7, #8]
 8005306:	4618      	mov	r0, r3
 8005308:	f000 fa3e 	bl	8005788 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800530c:	68fb      	ldr	r3, [r7, #12]
 800530e:	681b      	ldr	r3, [r3, #0]
 8005310:	699a      	ldr	r2, [r3, #24]
 8005312:	68fb      	ldr	r3, [r7, #12]
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800531a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800531c:	68fb      	ldr	r3, [r7, #12]
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	699a      	ldr	r2, [r3, #24]
 8005322:	68fb      	ldr	r3, [r7, #12]
 8005324:	681b      	ldr	r3, [r3, #0]
 8005326:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800532a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800532c:	68fb      	ldr	r3, [r7, #12]
 800532e:	681b      	ldr	r3, [r3, #0]
 8005330:	6999      	ldr	r1, [r3, #24]
 8005332:	68bb      	ldr	r3, [r7, #8]
 8005334:	691b      	ldr	r3, [r3, #16]
 8005336:	021a      	lsls	r2, r3, #8
 8005338:	68fb      	ldr	r3, [r7, #12]
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	430a      	orrs	r2, r1
 800533e:	619a      	str	r2, [r3, #24]
      break;
 8005340:	e043      	b.n	80053ca <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005342:	68fb      	ldr	r3, [r7, #12]
 8005344:	681b      	ldr	r3, [r3, #0]
 8005346:	68b9      	ldr	r1, [r7, #8]
 8005348:	4618      	mov	r0, r3
 800534a:	f000 fa89 	bl	8005860 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800534e:	68fb      	ldr	r3, [r7, #12]
 8005350:	681b      	ldr	r3, [r3, #0]
 8005352:	69da      	ldr	r2, [r3, #28]
 8005354:	68fb      	ldr	r3, [r7, #12]
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	f042 0208 	orr.w	r2, r2, #8
 800535c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800535e:	68fb      	ldr	r3, [r7, #12]
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	69da      	ldr	r2, [r3, #28]
 8005364:	68fb      	ldr	r3, [r7, #12]
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	f022 0204 	bic.w	r2, r2, #4
 800536c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800536e:	68fb      	ldr	r3, [r7, #12]
 8005370:	681b      	ldr	r3, [r3, #0]
 8005372:	69d9      	ldr	r1, [r3, #28]
 8005374:	68bb      	ldr	r3, [r7, #8]
 8005376:	691a      	ldr	r2, [r3, #16]
 8005378:	68fb      	ldr	r3, [r7, #12]
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	430a      	orrs	r2, r1
 800537e:	61da      	str	r2, [r3, #28]
      break;
 8005380:	e023      	b.n	80053ca <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005382:	68fb      	ldr	r3, [r7, #12]
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	68b9      	ldr	r1, [r7, #8]
 8005388:	4618      	mov	r0, r3
 800538a:	f000 fad3 	bl	8005934 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800538e:	68fb      	ldr	r3, [r7, #12]
 8005390:	681b      	ldr	r3, [r3, #0]
 8005392:	69da      	ldr	r2, [r3, #28]
 8005394:	68fb      	ldr	r3, [r7, #12]
 8005396:	681b      	ldr	r3, [r3, #0]
 8005398:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800539c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800539e:	68fb      	ldr	r3, [r7, #12]
 80053a0:	681b      	ldr	r3, [r3, #0]
 80053a2:	69da      	ldr	r2, [r3, #28]
 80053a4:	68fb      	ldr	r3, [r7, #12]
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80053ac:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80053ae:	68fb      	ldr	r3, [r7, #12]
 80053b0:	681b      	ldr	r3, [r3, #0]
 80053b2:	69d9      	ldr	r1, [r3, #28]
 80053b4:	68bb      	ldr	r3, [r7, #8]
 80053b6:	691b      	ldr	r3, [r3, #16]
 80053b8:	021a      	lsls	r2, r3, #8
 80053ba:	68fb      	ldr	r3, [r7, #12]
 80053bc:	681b      	ldr	r3, [r3, #0]
 80053be:	430a      	orrs	r2, r1
 80053c0:	61da      	str	r2, [r3, #28]
      break;
 80053c2:	e002      	b.n	80053ca <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80053c4:	2301      	movs	r3, #1
 80053c6:	75fb      	strb	r3, [r7, #23]
      break;
 80053c8:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80053ca:	68fb      	ldr	r3, [r7, #12]
 80053cc:	2200      	movs	r2, #0
 80053ce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80053d2:	7dfb      	ldrb	r3, [r7, #23]
}
 80053d4:	4618      	mov	r0, r3
 80053d6:	3718      	adds	r7, #24
 80053d8:	46bd      	mov	sp, r7
 80053da:	bd80      	pop	{r7, pc}

080053dc <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80053dc:	b580      	push	{r7, lr}
 80053de:	b084      	sub	sp, #16
 80053e0:	af00      	add	r7, sp, #0
 80053e2:	6078      	str	r0, [r7, #4]
 80053e4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80053e6:	2300      	movs	r3, #0
 80053e8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80053f0:	2b01      	cmp	r3, #1
 80053f2:	d101      	bne.n	80053f8 <HAL_TIM_ConfigClockSource+0x1c>
 80053f4:	2302      	movs	r3, #2
 80053f6:	e0b4      	b.n	8005562 <HAL_TIM_ConfigClockSource+0x186>
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	2201      	movs	r2, #1
 80053fc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	2202      	movs	r2, #2
 8005404:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	689b      	ldr	r3, [r3, #8]
 800540e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005410:	68bb      	ldr	r3, [r7, #8]
 8005412:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8005416:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005418:	68bb      	ldr	r3, [r7, #8]
 800541a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800541e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	681b      	ldr	r3, [r3, #0]
 8005424:	68ba      	ldr	r2, [r7, #8]
 8005426:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005428:	683b      	ldr	r3, [r7, #0]
 800542a:	681b      	ldr	r3, [r3, #0]
 800542c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005430:	d03e      	beq.n	80054b0 <HAL_TIM_ConfigClockSource+0xd4>
 8005432:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005436:	f200 8087 	bhi.w	8005548 <HAL_TIM_ConfigClockSource+0x16c>
 800543a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800543e:	f000 8086 	beq.w	800554e <HAL_TIM_ConfigClockSource+0x172>
 8005442:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005446:	d87f      	bhi.n	8005548 <HAL_TIM_ConfigClockSource+0x16c>
 8005448:	2b70      	cmp	r3, #112	; 0x70
 800544a:	d01a      	beq.n	8005482 <HAL_TIM_ConfigClockSource+0xa6>
 800544c:	2b70      	cmp	r3, #112	; 0x70
 800544e:	d87b      	bhi.n	8005548 <HAL_TIM_ConfigClockSource+0x16c>
 8005450:	2b60      	cmp	r3, #96	; 0x60
 8005452:	d050      	beq.n	80054f6 <HAL_TIM_ConfigClockSource+0x11a>
 8005454:	2b60      	cmp	r3, #96	; 0x60
 8005456:	d877      	bhi.n	8005548 <HAL_TIM_ConfigClockSource+0x16c>
 8005458:	2b50      	cmp	r3, #80	; 0x50
 800545a:	d03c      	beq.n	80054d6 <HAL_TIM_ConfigClockSource+0xfa>
 800545c:	2b50      	cmp	r3, #80	; 0x50
 800545e:	d873      	bhi.n	8005548 <HAL_TIM_ConfigClockSource+0x16c>
 8005460:	2b40      	cmp	r3, #64	; 0x40
 8005462:	d058      	beq.n	8005516 <HAL_TIM_ConfigClockSource+0x13a>
 8005464:	2b40      	cmp	r3, #64	; 0x40
 8005466:	d86f      	bhi.n	8005548 <HAL_TIM_ConfigClockSource+0x16c>
 8005468:	2b30      	cmp	r3, #48	; 0x30
 800546a:	d064      	beq.n	8005536 <HAL_TIM_ConfigClockSource+0x15a>
 800546c:	2b30      	cmp	r3, #48	; 0x30
 800546e:	d86b      	bhi.n	8005548 <HAL_TIM_ConfigClockSource+0x16c>
 8005470:	2b20      	cmp	r3, #32
 8005472:	d060      	beq.n	8005536 <HAL_TIM_ConfigClockSource+0x15a>
 8005474:	2b20      	cmp	r3, #32
 8005476:	d867      	bhi.n	8005548 <HAL_TIM_ConfigClockSource+0x16c>
 8005478:	2b00      	cmp	r3, #0
 800547a:	d05c      	beq.n	8005536 <HAL_TIM_ConfigClockSource+0x15a>
 800547c:	2b10      	cmp	r3, #16
 800547e:	d05a      	beq.n	8005536 <HAL_TIM_ConfigClockSource+0x15a>
 8005480:	e062      	b.n	8005548 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	6818      	ldr	r0, [r3, #0]
 8005486:	683b      	ldr	r3, [r7, #0]
 8005488:	6899      	ldr	r1, [r3, #8]
 800548a:	683b      	ldr	r3, [r7, #0]
 800548c:	685a      	ldr	r2, [r3, #4]
 800548e:	683b      	ldr	r3, [r7, #0]
 8005490:	68db      	ldr	r3, [r3, #12]
 8005492:	f000 fb19 	bl	8005ac8 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	681b      	ldr	r3, [r3, #0]
 800549a:	689b      	ldr	r3, [r3, #8]
 800549c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800549e:	68bb      	ldr	r3, [r7, #8]
 80054a0:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80054a4:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	68ba      	ldr	r2, [r7, #8]
 80054ac:	609a      	str	r2, [r3, #8]
      break;
 80054ae:	e04f      	b.n	8005550 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	6818      	ldr	r0, [r3, #0]
 80054b4:	683b      	ldr	r3, [r7, #0]
 80054b6:	6899      	ldr	r1, [r3, #8]
 80054b8:	683b      	ldr	r3, [r7, #0]
 80054ba:	685a      	ldr	r2, [r3, #4]
 80054bc:	683b      	ldr	r3, [r7, #0]
 80054be:	68db      	ldr	r3, [r3, #12]
 80054c0:	f000 fb02 	bl	8005ac8 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	681b      	ldr	r3, [r3, #0]
 80054c8:	689a      	ldr	r2, [r3, #8]
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	681b      	ldr	r3, [r3, #0]
 80054ce:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80054d2:	609a      	str	r2, [r3, #8]
      break;
 80054d4:	e03c      	b.n	8005550 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	6818      	ldr	r0, [r3, #0]
 80054da:	683b      	ldr	r3, [r7, #0]
 80054dc:	6859      	ldr	r1, [r3, #4]
 80054de:	683b      	ldr	r3, [r7, #0]
 80054e0:	68db      	ldr	r3, [r3, #12]
 80054e2:	461a      	mov	r2, r3
 80054e4:	f000 fa76 	bl	80059d4 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	2150      	movs	r1, #80	; 0x50
 80054ee:	4618      	mov	r0, r3
 80054f0:	f000 facf 	bl	8005a92 <TIM_ITRx_SetConfig>
      break;
 80054f4:	e02c      	b.n	8005550 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	6818      	ldr	r0, [r3, #0]
 80054fa:	683b      	ldr	r3, [r7, #0]
 80054fc:	6859      	ldr	r1, [r3, #4]
 80054fe:	683b      	ldr	r3, [r7, #0]
 8005500:	68db      	ldr	r3, [r3, #12]
 8005502:	461a      	mov	r2, r3
 8005504:	f000 fa95 	bl	8005a32 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	2160      	movs	r1, #96	; 0x60
 800550e:	4618      	mov	r0, r3
 8005510:	f000 fabf 	bl	8005a92 <TIM_ITRx_SetConfig>
      break;
 8005514:	e01c      	b.n	8005550 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	6818      	ldr	r0, [r3, #0]
 800551a:	683b      	ldr	r3, [r7, #0]
 800551c:	6859      	ldr	r1, [r3, #4]
 800551e:	683b      	ldr	r3, [r7, #0]
 8005520:	68db      	ldr	r3, [r3, #12]
 8005522:	461a      	mov	r2, r3
 8005524:	f000 fa56 	bl	80059d4 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	681b      	ldr	r3, [r3, #0]
 800552c:	2140      	movs	r1, #64	; 0x40
 800552e:	4618      	mov	r0, r3
 8005530:	f000 faaf 	bl	8005a92 <TIM_ITRx_SetConfig>
      break;
 8005534:	e00c      	b.n	8005550 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	681a      	ldr	r2, [r3, #0]
 800553a:	683b      	ldr	r3, [r7, #0]
 800553c:	681b      	ldr	r3, [r3, #0]
 800553e:	4619      	mov	r1, r3
 8005540:	4610      	mov	r0, r2
 8005542:	f000 faa6 	bl	8005a92 <TIM_ITRx_SetConfig>
      break;
 8005546:	e003      	b.n	8005550 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8005548:	2301      	movs	r3, #1
 800554a:	73fb      	strb	r3, [r7, #15]
      break;
 800554c:	e000      	b.n	8005550 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800554e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	2201      	movs	r2, #1
 8005554:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	2200      	movs	r2, #0
 800555c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8005560:	7bfb      	ldrb	r3, [r7, #15]
}
 8005562:	4618      	mov	r0, r3
 8005564:	3710      	adds	r7, #16
 8005566:	46bd      	mov	sp, r7
 8005568:	bd80      	pop	{r7, pc}

0800556a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800556a:	b480      	push	{r7}
 800556c:	b083      	sub	sp, #12
 800556e:	af00      	add	r7, sp, #0
 8005570:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005572:	bf00      	nop
 8005574:	370c      	adds	r7, #12
 8005576:	46bd      	mov	sp, r7
 8005578:	f85d 7b04 	ldr.w	r7, [sp], #4
 800557c:	4770      	bx	lr

0800557e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800557e:	b480      	push	{r7}
 8005580:	b083      	sub	sp, #12
 8005582:	af00      	add	r7, sp, #0
 8005584:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005586:	bf00      	nop
 8005588:	370c      	adds	r7, #12
 800558a:	46bd      	mov	sp, r7
 800558c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005590:	4770      	bx	lr

08005592 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005592:	b480      	push	{r7}
 8005594:	b083      	sub	sp, #12
 8005596:	af00      	add	r7, sp, #0
 8005598:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800559a:	bf00      	nop
 800559c:	370c      	adds	r7, #12
 800559e:	46bd      	mov	sp, r7
 80055a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055a4:	4770      	bx	lr

080055a6 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80055a6:	b480      	push	{r7}
 80055a8:	b083      	sub	sp, #12
 80055aa:	af00      	add	r7, sp, #0
 80055ac:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80055ae:	bf00      	nop
 80055b0:	370c      	adds	r7, #12
 80055b2:	46bd      	mov	sp, r7
 80055b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055b8:	4770      	bx	lr
	...

080055bc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80055bc:	b480      	push	{r7}
 80055be:	b085      	sub	sp, #20
 80055c0:	af00      	add	r7, sp, #0
 80055c2:	6078      	str	r0, [r7, #4]
 80055c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	681b      	ldr	r3, [r3, #0]
 80055ca:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	4a34      	ldr	r2, [pc, #208]	; (80056a0 <TIM_Base_SetConfig+0xe4>)
 80055d0:	4293      	cmp	r3, r2
 80055d2:	d00f      	beq.n	80055f4 <TIM_Base_SetConfig+0x38>
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80055da:	d00b      	beq.n	80055f4 <TIM_Base_SetConfig+0x38>
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	4a31      	ldr	r2, [pc, #196]	; (80056a4 <TIM_Base_SetConfig+0xe8>)
 80055e0:	4293      	cmp	r3, r2
 80055e2:	d007      	beq.n	80055f4 <TIM_Base_SetConfig+0x38>
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	4a30      	ldr	r2, [pc, #192]	; (80056a8 <TIM_Base_SetConfig+0xec>)
 80055e8:	4293      	cmp	r3, r2
 80055ea:	d003      	beq.n	80055f4 <TIM_Base_SetConfig+0x38>
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	4a2f      	ldr	r2, [pc, #188]	; (80056ac <TIM_Base_SetConfig+0xf0>)
 80055f0:	4293      	cmp	r3, r2
 80055f2:	d108      	bne.n	8005606 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80055f4:	68fb      	ldr	r3, [r7, #12]
 80055f6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80055fa:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80055fc:	683b      	ldr	r3, [r7, #0]
 80055fe:	685b      	ldr	r3, [r3, #4]
 8005600:	68fa      	ldr	r2, [r7, #12]
 8005602:	4313      	orrs	r3, r2
 8005604:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	4a25      	ldr	r2, [pc, #148]	; (80056a0 <TIM_Base_SetConfig+0xe4>)
 800560a:	4293      	cmp	r3, r2
 800560c:	d01b      	beq.n	8005646 <TIM_Base_SetConfig+0x8a>
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005614:	d017      	beq.n	8005646 <TIM_Base_SetConfig+0x8a>
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	4a22      	ldr	r2, [pc, #136]	; (80056a4 <TIM_Base_SetConfig+0xe8>)
 800561a:	4293      	cmp	r3, r2
 800561c:	d013      	beq.n	8005646 <TIM_Base_SetConfig+0x8a>
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	4a21      	ldr	r2, [pc, #132]	; (80056a8 <TIM_Base_SetConfig+0xec>)
 8005622:	4293      	cmp	r3, r2
 8005624:	d00f      	beq.n	8005646 <TIM_Base_SetConfig+0x8a>
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	4a20      	ldr	r2, [pc, #128]	; (80056ac <TIM_Base_SetConfig+0xf0>)
 800562a:	4293      	cmp	r3, r2
 800562c:	d00b      	beq.n	8005646 <TIM_Base_SetConfig+0x8a>
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	4a1f      	ldr	r2, [pc, #124]	; (80056b0 <TIM_Base_SetConfig+0xf4>)
 8005632:	4293      	cmp	r3, r2
 8005634:	d007      	beq.n	8005646 <TIM_Base_SetConfig+0x8a>
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	4a1e      	ldr	r2, [pc, #120]	; (80056b4 <TIM_Base_SetConfig+0xf8>)
 800563a:	4293      	cmp	r3, r2
 800563c:	d003      	beq.n	8005646 <TIM_Base_SetConfig+0x8a>
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	4a1d      	ldr	r2, [pc, #116]	; (80056b8 <TIM_Base_SetConfig+0xfc>)
 8005642:	4293      	cmp	r3, r2
 8005644:	d108      	bne.n	8005658 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005646:	68fb      	ldr	r3, [r7, #12]
 8005648:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800564c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800564e:	683b      	ldr	r3, [r7, #0]
 8005650:	68db      	ldr	r3, [r3, #12]
 8005652:	68fa      	ldr	r2, [r7, #12]
 8005654:	4313      	orrs	r3, r2
 8005656:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005658:	68fb      	ldr	r3, [r7, #12]
 800565a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800565e:	683b      	ldr	r3, [r7, #0]
 8005660:	695b      	ldr	r3, [r3, #20]
 8005662:	4313      	orrs	r3, r2
 8005664:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	68fa      	ldr	r2, [r7, #12]
 800566a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800566c:	683b      	ldr	r3, [r7, #0]
 800566e:	689a      	ldr	r2, [r3, #8]
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005674:	683b      	ldr	r3, [r7, #0]
 8005676:	681a      	ldr	r2, [r3, #0]
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	4a08      	ldr	r2, [pc, #32]	; (80056a0 <TIM_Base_SetConfig+0xe4>)
 8005680:	4293      	cmp	r3, r2
 8005682:	d103      	bne.n	800568c <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005684:	683b      	ldr	r3, [r7, #0]
 8005686:	691a      	ldr	r2, [r3, #16]
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	2201      	movs	r2, #1
 8005690:	615a      	str	r2, [r3, #20]
}
 8005692:	bf00      	nop
 8005694:	3714      	adds	r7, #20
 8005696:	46bd      	mov	sp, r7
 8005698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800569c:	4770      	bx	lr
 800569e:	bf00      	nop
 80056a0:	40010000 	.word	0x40010000
 80056a4:	40000400 	.word	0x40000400
 80056a8:	40000800 	.word	0x40000800
 80056ac:	40000c00 	.word	0x40000c00
 80056b0:	40014000 	.word	0x40014000
 80056b4:	40014400 	.word	0x40014400
 80056b8:	40014800 	.word	0x40014800

080056bc <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80056bc:	b480      	push	{r7}
 80056be:	b087      	sub	sp, #28
 80056c0:	af00      	add	r7, sp, #0
 80056c2:	6078      	str	r0, [r7, #4]
 80056c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	6a1b      	ldr	r3, [r3, #32]
 80056ca:	f023 0201 	bic.w	r2, r3, #1
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	6a1b      	ldr	r3, [r3, #32]
 80056d6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	685b      	ldr	r3, [r3, #4]
 80056dc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	699b      	ldr	r3, [r3, #24]
 80056e2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80056e4:	68fb      	ldr	r3, [r7, #12]
 80056e6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80056ea:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80056ec:	68fb      	ldr	r3, [r7, #12]
 80056ee:	f023 0303 	bic.w	r3, r3, #3
 80056f2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80056f4:	683b      	ldr	r3, [r7, #0]
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	68fa      	ldr	r2, [r7, #12]
 80056fa:	4313      	orrs	r3, r2
 80056fc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80056fe:	697b      	ldr	r3, [r7, #20]
 8005700:	f023 0302 	bic.w	r3, r3, #2
 8005704:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005706:	683b      	ldr	r3, [r7, #0]
 8005708:	689b      	ldr	r3, [r3, #8]
 800570a:	697a      	ldr	r2, [r7, #20]
 800570c:	4313      	orrs	r3, r2
 800570e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	4a1c      	ldr	r2, [pc, #112]	; (8005784 <TIM_OC1_SetConfig+0xc8>)
 8005714:	4293      	cmp	r3, r2
 8005716:	d10c      	bne.n	8005732 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005718:	697b      	ldr	r3, [r7, #20]
 800571a:	f023 0308 	bic.w	r3, r3, #8
 800571e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005720:	683b      	ldr	r3, [r7, #0]
 8005722:	68db      	ldr	r3, [r3, #12]
 8005724:	697a      	ldr	r2, [r7, #20]
 8005726:	4313      	orrs	r3, r2
 8005728:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800572a:	697b      	ldr	r3, [r7, #20]
 800572c:	f023 0304 	bic.w	r3, r3, #4
 8005730:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	4a13      	ldr	r2, [pc, #76]	; (8005784 <TIM_OC1_SetConfig+0xc8>)
 8005736:	4293      	cmp	r3, r2
 8005738:	d111      	bne.n	800575e <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800573a:	693b      	ldr	r3, [r7, #16]
 800573c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005740:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005742:	693b      	ldr	r3, [r7, #16]
 8005744:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005748:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800574a:	683b      	ldr	r3, [r7, #0]
 800574c:	695b      	ldr	r3, [r3, #20]
 800574e:	693a      	ldr	r2, [r7, #16]
 8005750:	4313      	orrs	r3, r2
 8005752:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005754:	683b      	ldr	r3, [r7, #0]
 8005756:	699b      	ldr	r3, [r3, #24]
 8005758:	693a      	ldr	r2, [r7, #16]
 800575a:	4313      	orrs	r3, r2
 800575c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	693a      	ldr	r2, [r7, #16]
 8005762:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	68fa      	ldr	r2, [r7, #12]
 8005768:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800576a:	683b      	ldr	r3, [r7, #0]
 800576c:	685a      	ldr	r2, [r3, #4]
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	697a      	ldr	r2, [r7, #20]
 8005776:	621a      	str	r2, [r3, #32]
}
 8005778:	bf00      	nop
 800577a:	371c      	adds	r7, #28
 800577c:	46bd      	mov	sp, r7
 800577e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005782:	4770      	bx	lr
 8005784:	40010000 	.word	0x40010000

08005788 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005788:	b480      	push	{r7}
 800578a:	b087      	sub	sp, #28
 800578c:	af00      	add	r7, sp, #0
 800578e:	6078      	str	r0, [r7, #4]
 8005790:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	6a1b      	ldr	r3, [r3, #32]
 8005796:	f023 0210 	bic.w	r2, r3, #16
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	6a1b      	ldr	r3, [r3, #32]
 80057a2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	685b      	ldr	r3, [r3, #4]
 80057a8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	699b      	ldr	r3, [r3, #24]
 80057ae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80057b0:	68fb      	ldr	r3, [r7, #12]
 80057b2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80057b6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80057b8:	68fb      	ldr	r3, [r7, #12]
 80057ba:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80057be:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80057c0:	683b      	ldr	r3, [r7, #0]
 80057c2:	681b      	ldr	r3, [r3, #0]
 80057c4:	021b      	lsls	r3, r3, #8
 80057c6:	68fa      	ldr	r2, [r7, #12]
 80057c8:	4313      	orrs	r3, r2
 80057ca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80057cc:	697b      	ldr	r3, [r7, #20]
 80057ce:	f023 0320 	bic.w	r3, r3, #32
 80057d2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80057d4:	683b      	ldr	r3, [r7, #0]
 80057d6:	689b      	ldr	r3, [r3, #8]
 80057d8:	011b      	lsls	r3, r3, #4
 80057da:	697a      	ldr	r2, [r7, #20]
 80057dc:	4313      	orrs	r3, r2
 80057de:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	4a1e      	ldr	r2, [pc, #120]	; (800585c <TIM_OC2_SetConfig+0xd4>)
 80057e4:	4293      	cmp	r3, r2
 80057e6:	d10d      	bne.n	8005804 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80057e8:	697b      	ldr	r3, [r7, #20]
 80057ea:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80057ee:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80057f0:	683b      	ldr	r3, [r7, #0]
 80057f2:	68db      	ldr	r3, [r3, #12]
 80057f4:	011b      	lsls	r3, r3, #4
 80057f6:	697a      	ldr	r2, [r7, #20]
 80057f8:	4313      	orrs	r3, r2
 80057fa:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80057fc:	697b      	ldr	r3, [r7, #20]
 80057fe:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005802:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	4a15      	ldr	r2, [pc, #84]	; (800585c <TIM_OC2_SetConfig+0xd4>)
 8005808:	4293      	cmp	r3, r2
 800580a:	d113      	bne.n	8005834 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800580c:	693b      	ldr	r3, [r7, #16]
 800580e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005812:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005814:	693b      	ldr	r3, [r7, #16]
 8005816:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800581a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800581c:	683b      	ldr	r3, [r7, #0]
 800581e:	695b      	ldr	r3, [r3, #20]
 8005820:	009b      	lsls	r3, r3, #2
 8005822:	693a      	ldr	r2, [r7, #16]
 8005824:	4313      	orrs	r3, r2
 8005826:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005828:	683b      	ldr	r3, [r7, #0]
 800582a:	699b      	ldr	r3, [r3, #24]
 800582c:	009b      	lsls	r3, r3, #2
 800582e:	693a      	ldr	r2, [r7, #16]
 8005830:	4313      	orrs	r3, r2
 8005832:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	693a      	ldr	r2, [r7, #16]
 8005838:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	68fa      	ldr	r2, [r7, #12]
 800583e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005840:	683b      	ldr	r3, [r7, #0]
 8005842:	685a      	ldr	r2, [r3, #4]
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	697a      	ldr	r2, [r7, #20]
 800584c:	621a      	str	r2, [r3, #32]
}
 800584e:	bf00      	nop
 8005850:	371c      	adds	r7, #28
 8005852:	46bd      	mov	sp, r7
 8005854:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005858:	4770      	bx	lr
 800585a:	bf00      	nop
 800585c:	40010000 	.word	0x40010000

08005860 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005860:	b480      	push	{r7}
 8005862:	b087      	sub	sp, #28
 8005864:	af00      	add	r7, sp, #0
 8005866:	6078      	str	r0, [r7, #4]
 8005868:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	6a1b      	ldr	r3, [r3, #32]
 800586e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	6a1b      	ldr	r3, [r3, #32]
 800587a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	685b      	ldr	r3, [r3, #4]
 8005880:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	69db      	ldr	r3, [r3, #28]
 8005886:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005888:	68fb      	ldr	r3, [r7, #12]
 800588a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800588e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005890:	68fb      	ldr	r3, [r7, #12]
 8005892:	f023 0303 	bic.w	r3, r3, #3
 8005896:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005898:	683b      	ldr	r3, [r7, #0]
 800589a:	681b      	ldr	r3, [r3, #0]
 800589c:	68fa      	ldr	r2, [r7, #12]
 800589e:	4313      	orrs	r3, r2
 80058a0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80058a2:	697b      	ldr	r3, [r7, #20]
 80058a4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80058a8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80058aa:	683b      	ldr	r3, [r7, #0]
 80058ac:	689b      	ldr	r3, [r3, #8]
 80058ae:	021b      	lsls	r3, r3, #8
 80058b0:	697a      	ldr	r2, [r7, #20]
 80058b2:	4313      	orrs	r3, r2
 80058b4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	4a1d      	ldr	r2, [pc, #116]	; (8005930 <TIM_OC3_SetConfig+0xd0>)
 80058ba:	4293      	cmp	r3, r2
 80058bc:	d10d      	bne.n	80058da <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80058be:	697b      	ldr	r3, [r7, #20]
 80058c0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80058c4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80058c6:	683b      	ldr	r3, [r7, #0]
 80058c8:	68db      	ldr	r3, [r3, #12]
 80058ca:	021b      	lsls	r3, r3, #8
 80058cc:	697a      	ldr	r2, [r7, #20]
 80058ce:	4313      	orrs	r3, r2
 80058d0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80058d2:	697b      	ldr	r3, [r7, #20]
 80058d4:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80058d8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	4a14      	ldr	r2, [pc, #80]	; (8005930 <TIM_OC3_SetConfig+0xd0>)
 80058de:	4293      	cmp	r3, r2
 80058e0:	d113      	bne.n	800590a <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80058e2:	693b      	ldr	r3, [r7, #16]
 80058e4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80058e8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80058ea:	693b      	ldr	r3, [r7, #16]
 80058ec:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80058f0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80058f2:	683b      	ldr	r3, [r7, #0]
 80058f4:	695b      	ldr	r3, [r3, #20]
 80058f6:	011b      	lsls	r3, r3, #4
 80058f8:	693a      	ldr	r2, [r7, #16]
 80058fa:	4313      	orrs	r3, r2
 80058fc:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80058fe:	683b      	ldr	r3, [r7, #0]
 8005900:	699b      	ldr	r3, [r3, #24]
 8005902:	011b      	lsls	r3, r3, #4
 8005904:	693a      	ldr	r2, [r7, #16]
 8005906:	4313      	orrs	r3, r2
 8005908:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	693a      	ldr	r2, [r7, #16]
 800590e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	68fa      	ldr	r2, [r7, #12]
 8005914:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005916:	683b      	ldr	r3, [r7, #0]
 8005918:	685a      	ldr	r2, [r3, #4]
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	697a      	ldr	r2, [r7, #20]
 8005922:	621a      	str	r2, [r3, #32]
}
 8005924:	bf00      	nop
 8005926:	371c      	adds	r7, #28
 8005928:	46bd      	mov	sp, r7
 800592a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800592e:	4770      	bx	lr
 8005930:	40010000 	.word	0x40010000

08005934 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005934:	b480      	push	{r7}
 8005936:	b087      	sub	sp, #28
 8005938:	af00      	add	r7, sp, #0
 800593a:	6078      	str	r0, [r7, #4]
 800593c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	6a1b      	ldr	r3, [r3, #32]
 8005942:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	6a1b      	ldr	r3, [r3, #32]
 800594e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	685b      	ldr	r3, [r3, #4]
 8005954:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	69db      	ldr	r3, [r3, #28]
 800595a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800595c:	68fb      	ldr	r3, [r7, #12]
 800595e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005962:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005964:	68fb      	ldr	r3, [r7, #12]
 8005966:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800596a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800596c:	683b      	ldr	r3, [r7, #0]
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	021b      	lsls	r3, r3, #8
 8005972:	68fa      	ldr	r2, [r7, #12]
 8005974:	4313      	orrs	r3, r2
 8005976:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005978:	693b      	ldr	r3, [r7, #16]
 800597a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800597e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005980:	683b      	ldr	r3, [r7, #0]
 8005982:	689b      	ldr	r3, [r3, #8]
 8005984:	031b      	lsls	r3, r3, #12
 8005986:	693a      	ldr	r2, [r7, #16]
 8005988:	4313      	orrs	r3, r2
 800598a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	4a10      	ldr	r2, [pc, #64]	; (80059d0 <TIM_OC4_SetConfig+0x9c>)
 8005990:	4293      	cmp	r3, r2
 8005992:	d109      	bne.n	80059a8 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005994:	697b      	ldr	r3, [r7, #20]
 8005996:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800599a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800599c:	683b      	ldr	r3, [r7, #0]
 800599e:	695b      	ldr	r3, [r3, #20]
 80059a0:	019b      	lsls	r3, r3, #6
 80059a2:	697a      	ldr	r2, [r7, #20]
 80059a4:	4313      	orrs	r3, r2
 80059a6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	697a      	ldr	r2, [r7, #20]
 80059ac:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	68fa      	ldr	r2, [r7, #12]
 80059b2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80059b4:	683b      	ldr	r3, [r7, #0]
 80059b6:	685a      	ldr	r2, [r3, #4]
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	693a      	ldr	r2, [r7, #16]
 80059c0:	621a      	str	r2, [r3, #32]
}
 80059c2:	bf00      	nop
 80059c4:	371c      	adds	r7, #28
 80059c6:	46bd      	mov	sp, r7
 80059c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059cc:	4770      	bx	lr
 80059ce:	bf00      	nop
 80059d0:	40010000 	.word	0x40010000

080059d4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80059d4:	b480      	push	{r7}
 80059d6:	b087      	sub	sp, #28
 80059d8:	af00      	add	r7, sp, #0
 80059da:	60f8      	str	r0, [r7, #12]
 80059dc:	60b9      	str	r1, [r7, #8]
 80059de:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80059e0:	68fb      	ldr	r3, [r7, #12]
 80059e2:	6a1b      	ldr	r3, [r3, #32]
 80059e4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80059e6:	68fb      	ldr	r3, [r7, #12]
 80059e8:	6a1b      	ldr	r3, [r3, #32]
 80059ea:	f023 0201 	bic.w	r2, r3, #1
 80059ee:	68fb      	ldr	r3, [r7, #12]
 80059f0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80059f2:	68fb      	ldr	r3, [r7, #12]
 80059f4:	699b      	ldr	r3, [r3, #24]
 80059f6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80059f8:	693b      	ldr	r3, [r7, #16]
 80059fa:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80059fe:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	011b      	lsls	r3, r3, #4
 8005a04:	693a      	ldr	r2, [r7, #16]
 8005a06:	4313      	orrs	r3, r2
 8005a08:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005a0a:	697b      	ldr	r3, [r7, #20]
 8005a0c:	f023 030a 	bic.w	r3, r3, #10
 8005a10:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005a12:	697a      	ldr	r2, [r7, #20]
 8005a14:	68bb      	ldr	r3, [r7, #8]
 8005a16:	4313      	orrs	r3, r2
 8005a18:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005a1a:	68fb      	ldr	r3, [r7, #12]
 8005a1c:	693a      	ldr	r2, [r7, #16]
 8005a1e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005a20:	68fb      	ldr	r3, [r7, #12]
 8005a22:	697a      	ldr	r2, [r7, #20]
 8005a24:	621a      	str	r2, [r3, #32]
}
 8005a26:	bf00      	nop
 8005a28:	371c      	adds	r7, #28
 8005a2a:	46bd      	mov	sp, r7
 8005a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a30:	4770      	bx	lr

08005a32 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005a32:	b480      	push	{r7}
 8005a34:	b087      	sub	sp, #28
 8005a36:	af00      	add	r7, sp, #0
 8005a38:	60f8      	str	r0, [r7, #12]
 8005a3a:	60b9      	str	r1, [r7, #8]
 8005a3c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005a3e:	68fb      	ldr	r3, [r7, #12]
 8005a40:	6a1b      	ldr	r3, [r3, #32]
 8005a42:	f023 0210 	bic.w	r2, r3, #16
 8005a46:	68fb      	ldr	r3, [r7, #12]
 8005a48:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005a4a:	68fb      	ldr	r3, [r7, #12]
 8005a4c:	699b      	ldr	r3, [r3, #24]
 8005a4e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005a50:	68fb      	ldr	r3, [r7, #12]
 8005a52:	6a1b      	ldr	r3, [r3, #32]
 8005a54:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005a56:	697b      	ldr	r3, [r7, #20]
 8005a58:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005a5c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	031b      	lsls	r3, r3, #12
 8005a62:	697a      	ldr	r2, [r7, #20]
 8005a64:	4313      	orrs	r3, r2
 8005a66:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005a68:	693b      	ldr	r3, [r7, #16]
 8005a6a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8005a6e:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005a70:	68bb      	ldr	r3, [r7, #8]
 8005a72:	011b      	lsls	r3, r3, #4
 8005a74:	693a      	ldr	r2, [r7, #16]
 8005a76:	4313      	orrs	r3, r2
 8005a78:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005a7a:	68fb      	ldr	r3, [r7, #12]
 8005a7c:	697a      	ldr	r2, [r7, #20]
 8005a7e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005a80:	68fb      	ldr	r3, [r7, #12]
 8005a82:	693a      	ldr	r2, [r7, #16]
 8005a84:	621a      	str	r2, [r3, #32]
}
 8005a86:	bf00      	nop
 8005a88:	371c      	adds	r7, #28
 8005a8a:	46bd      	mov	sp, r7
 8005a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a90:	4770      	bx	lr

08005a92 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005a92:	b480      	push	{r7}
 8005a94:	b085      	sub	sp, #20
 8005a96:	af00      	add	r7, sp, #0
 8005a98:	6078      	str	r0, [r7, #4]
 8005a9a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	689b      	ldr	r3, [r3, #8]
 8005aa0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005aa2:	68fb      	ldr	r3, [r7, #12]
 8005aa4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005aa8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005aaa:	683a      	ldr	r2, [r7, #0]
 8005aac:	68fb      	ldr	r3, [r7, #12]
 8005aae:	4313      	orrs	r3, r2
 8005ab0:	f043 0307 	orr.w	r3, r3, #7
 8005ab4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	68fa      	ldr	r2, [r7, #12]
 8005aba:	609a      	str	r2, [r3, #8]
}
 8005abc:	bf00      	nop
 8005abe:	3714      	adds	r7, #20
 8005ac0:	46bd      	mov	sp, r7
 8005ac2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ac6:	4770      	bx	lr

08005ac8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005ac8:	b480      	push	{r7}
 8005aca:	b087      	sub	sp, #28
 8005acc:	af00      	add	r7, sp, #0
 8005ace:	60f8      	str	r0, [r7, #12]
 8005ad0:	60b9      	str	r1, [r7, #8]
 8005ad2:	607a      	str	r2, [r7, #4]
 8005ad4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005ad6:	68fb      	ldr	r3, [r7, #12]
 8005ad8:	689b      	ldr	r3, [r3, #8]
 8005ada:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005adc:	697b      	ldr	r3, [r7, #20]
 8005ade:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005ae2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005ae4:	683b      	ldr	r3, [r7, #0]
 8005ae6:	021a      	lsls	r2, r3, #8
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	431a      	orrs	r2, r3
 8005aec:	68bb      	ldr	r3, [r7, #8]
 8005aee:	4313      	orrs	r3, r2
 8005af0:	697a      	ldr	r2, [r7, #20]
 8005af2:	4313      	orrs	r3, r2
 8005af4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005af6:	68fb      	ldr	r3, [r7, #12]
 8005af8:	697a      	ldr	r2, [r7, #20]
 8005afa:	609a      	str	r2, [r3, #8]
}
 8005afc:	bf00      	nop
 8005afe:	371c      	adds	r7, #28
 8005b00:	46bd      	mov	sp, r7
 8005b02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b06:	4770      	bx	lr

08005b08 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005b08:	b480      	push	{r7}
 8005b0a:	b087      	sub	sp, #28
 8005b0c:	af00      	add	r7, sp, #0
 8005b0e:	60f8      	str	r0, [r7, #12]
 8005b10:	60b9      	str	r1, [r7, #8]
 8005b12:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005b14:	68bb      	ldr	r3, [r7, #8]
 8005b16:	f003 031f 	and.w	r3, r3, #31
 8005b1a:	2201      	movs	r2, #1
 8005b1c:	fa02 f303 	lsl.w	r3, r2, r3
 8005b20:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005b22:	68fb      	ldr	r3, [r7, #12]
 8005b24:	6a1a      	ldr	r2, [r3, #32]
 8005b26:	697b      	ldr	r3, [r7, #20]
 8005b28:	43db      	mvns	r3, r3
 8005b2a:	401a      	ands	r2, r3
 8005b2c:	68fb      	ldr	r3, [r7, #12]
 8005b2e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005b30:	68fb      	ldr	r3, [r7, #12]
 8005b32:	6a1a      	ldr	r2, [r3, #32]
 8005b34:	68bb      	ldr	r3, [r7, #8]
 8005b36:	f003 031f 	and.w	r3, r3, #31
 8005b3a:	6879      	ldr	r1, [r7, #4]
 8005b3c:	fa01 f303 	lsl.w	r3, r1, r3
 8005b40:	431a      	orrs	r2, r3
 8005b42:	68fb      	ldr	r3, [r7, #12]
 8005b44:	621a      	str	r2, [r3, #32]
}
 8005b46:	bf00      	nop
 8005b48:	371c      	adds	r7, #28
 8005b4a:	46bd      	mov	sp, r7
 8005b4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b50:	4770      	bx	lr
	...

08005b54 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005b54:	b480      	push	{r7}
 8005b56:	b085      	sub	sp, #20
 8005b58:	af00      	add	r7, sp, #0
 8005b5a:	6078      	str	r0, [r7, #4]
 8005b5c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005b64:	2b01      	cmp	r3, #1
 8005b66:	d101      	bne.n	8005b6c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005b68:	2302      	movs	r3, #2
 8005b6a:	e050      	b.n	8005c0e <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	2201      	movs	r2, #1
 8005b70:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	2202      	movs	r2, #2
 8005b78:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	681b      	ldr	r3, [r3, #0]
 8005b80:	685b      	ldr	r3, [r3, #4]
 8005b82:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	681b      	ldr	r3, [r3, #0]
 8005b88:	689b      	ldr	r3, [r3, #8]
 8005b8a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005b8c:	68fb      	ldr	r3, [r7, #12]
 8005b8e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005b92:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005b94:	683b      	ldr	r3, [r7, #0]
 8005b96:	681b      	ldr	r3, [r3, #0]
 8005b98:	68fa      	ldr	r2, [r7, #12]
 8005b9a:	4313      	orrs	r3, r2
 8005b9c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	681b      	ldr	r3, [r3, #0]
 8005ba2:	68fa      	ldr	r2, [r7, #12]
 8005ba4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	681b      	ldr	r3, [r3, #0]
 8005baa:	4a1c      	ldr	r2, [pc, #112]	; (8005c1c <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8005bac:	4293      	cmp	r3, r2
 8005bae:	d018      	beq.n	8005be2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	681b      	ldr	r3, [r3, #0]
 8005bb4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005bb8:	d013      	beq.n	8005be2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	681b      	ldr	r3, [r3, #0]
 8005bbe:	4a18      	ldr	r2, [pc, #96]	; (8005c20 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8005bc0:	4293      	cmp	r3, r2
 8005bc2:	d00e      	beq.n	8005be2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	681b      	ldr	r3, [r3, #0]
 8005bc8:	4a16      	ldr	r2, [pc, #88]	; (8005c24 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8005bca:	4293      	cmp	r3, r2
 8005bcc:	d009      	beq.n	8005be2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	681b      	ldr	r3, [r3, #0]
 8005bd2:	4a15      	ldr	r2, [pc, #84]	; (8005c28 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8005bd4:	4293      	cmp	r3, r2
 8005bd6:	d004      	beq.n	8005be2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	681b      	ldr	r3, [r3, #0]
 8005bdc:	4a13      	ldr	r2, [pc, #76]	; (8005c2c <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8005bde:	4293      	cmp	r3, r2
 8005be0:	d10c      	bne.n	8005bfc <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005be2:	68bb      	ldr	r3, [r7, #8]
 8005be4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005be8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005bea:	683b      	ldr	r3, [r7, #0]
 8005bec:	685b      	ldr	r3, [r3, #4]
 8005bee:	68ba      	ldr	r2, [r7, #8]
 8005bf0:	4313      	orrs	r3, r2
 8005bf2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	681b      	ldr	r3, [r3, #0]
 8005bf8:	68ba      	ldr	r2, [r7, #8]
 8005bfa:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	2201      	movs	r2, #1
 8005c00:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	2200      	movs	r2, #0
 8005c08:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005c0c:	2300      	movs	r3, #0
}
 8005c0e:	4618      	mov	r0, r3
 8005c10:	3714      	adds	r7, #20
 8005c12:	46bd      	mov	sp, r7
 8005c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c18:	4770      	bx	lr
 8005c1a:	bf00      	nop
 8005c1c:	40010000 	.word	0x40010000
 8005c20:	40000400 	.word	0x40000400
 8005c24:	40000800 	.word	0x40000800
 8005c28:	40000c00 	.word	0x40000c00
 8005c2c:	40014000 	.word	0x40014000

08005c30 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005c30:	b480      	push	{r7}
 8005c32:	b083      	sub	sp, #12
 8005c34:	af00      	add	r7, sp, #0
 8005c36:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005c38:	bf00      	nop
 8005c3a:	370c      	adds	r7, #12
 8005c3c:	46bd      	mov	sp, r7
 8005c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c42:	4770      	bx	lr

08005c44 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005c44:	b480      	push	{r7}
 8005c46:	b083      	sub	sp, #12
 8005c48:	af00      	add	r7, sp, #0
 8005c4a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005c4c:	bf00      	nop
 8005c4e:	370c      	adds	r7, #12
 8005c50:	46bd      	mov	sp, r7
 8005c52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c56:	4770      	bx	lr

08005c58 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005c58:	b580      	push	{r7, lr}
 8005c5a:	b082      	sub	sp, #8
 8005c5c:	af00      	add	r7, sp, #0
 8005c5e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	2b00      	cmp	r3, #0
 8005c64:	d101      	bne.n	8005c6a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005c66:	2301      	movs	r3, #1
 8005c68:	e03f      	b.n	8005cea <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005c70:	b2db      	uxtb	r3, r3
 8005c72:	2b00      	cmp	r3, #0
 8005c74:	d106      	bne.n	8005c84 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	2200      	movs	r2, #0
 8005c7a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005c7e:	6878      	ldr	r0, [r7, #4]
 8005c80:	f7fd f89a 	bl	8002db8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	2224      	movs	r2, #36	; 0x24
 8005c88:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	681b      	ldr	r3, [r3, #0]
 8005c90:	68da      	ldr	r2, [r3, #12]
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	681b      	ldr	r3, [r3, #0]
 8005c96:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005c9a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005c9c:	6878      	ldr	r0, [r7, #4]
 8005c9e:	f000 ff87 	bl	8006bb0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	681b      	ldr	r3, [r3, #0]
 8005ca6:	691a      	ldr	r2, [r3, #16]
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005cb0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	681b      	ldr	r3, [r3, #0]
 8005cb6:	695a      	ldr	r2, [r3, #20]
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	681b      	ldr	r3, [r3, #0]
 8005cbc:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005cc0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	681b      	ldr	r3, [r3, #0]
 8005cc6:	68da      	ldr	r2, [r3, #12]
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	681b      	ldr	r3, [r3, #0]
 8005ccc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005cd0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	2200      	movs	r2, #0
 8005cd6:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	2220      	movs	r2, #32
 8005cdc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	2220      	movs	r2, #32
 8005ce4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8005ce8:	2300      	movs	r3, #0
}
 8005cea:	4618      	mov	r0, r3
 8005cec:	3708      	adds	r7, #8
 8005cee:	46bd      	mov	sp, r7
 8005cf0:	bd80      	pop	{r7, pc}

08005cf2 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005cf2:	b580      	push	{r7, lr}
 8005cf4:	b08a      	sub	sp, #40	; 0x28
 8005cf6:	af02      	add	r7, sp, #8
 8005cf8:	60f8      	str	r0, [r7, #12]
 8005cfa:	60b9      	str	r1, [r7, #8]
 8005cfc:	603b      	str	r3, [r7, #0]
 8005cfe:	4613      	mov	r3, r2
 8005d00:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8005d02:	2300      	movs	r3, #0
 8005d04:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005d06:	68fb      	ldr	r3, [r7, #12]
 8005d08:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005d0c:	b2db      	uxtb	r3, r3
 8005d0e:	2b20      	cmp	r3, #32
 8005d10:	d17c      	bne.n	8005e0c <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8005d12:	68bb      	ldr	r3, [r7, #8]
 8005d14:	2b00      	cmp	r3, #0
 8005d16:	d002      	beq.n	8005d1e <HAL_UART_Transmit+0x2c>
 8005d18:	88fb      	ldrh	r3, [r7, #6]
 8005d1a:	2b00      	cmp	r3, #0
 8005d1c:	d101      	bne.n	8005d22 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8005d1e:	2301      	movs	r3, #1
 8005d20:	e075      	b.n	8005e0e <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8005d22:	68fb      	ldr	r3, [r7, #12]
 8005d24:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005d28:	2b01      	cmp	r3, #1
 8005d2a:	d101      	bne.n	8005d30 <HAL_UART_Transmit+0x3e>
 8005d2c:	2302      	movs	r3, #2
 8005d2e:	e06e      	b.n	8005e0e <HAL_UART_Transmit+0x11c>
 8005d30:	68fb      	ldr	r3, [r7, #12]
 8005d32:	2201      	movs	r2, #1
 8005d34:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005d38:	68fb      	ldr	r3, [r7, #12]
 8005d3a:	2200      	movs	r2, #0
 8005d3c:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005d3e:	68fb      	ldr	r3, [r7, #12]
 8005d40:	2221      	movs	r2, #33	; 0x21
 8005d42:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005d46:	f7fd faaf 	bl	80032a8 <HAL_GetTick>
 8005d4a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8005d4c:	68fb      	ldr	r3, [r7, #12]
 8005d4e:	88fa      	ldrh	r2, [r7, #6]
 8005d50:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8005d52:	68fb      	ldr	r3, [r7, #12]
 8005d54:	88fa      	ldrh	r2, [r7, #6]
 8005d56:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005d58:	68fb      	ldr	r3, [r7, #12]
 8005d5a:	689b      	ldr	r3, [r3, #8]
 8005d5c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005d60:	d108      	bne.n	8005d74 <HAL_UART_Transmit+0x82>
 8005d62:	68fb      	ldr	r3, [r7, #12]
 8005d64:	691b      	ldr	r3, [r3, #16]
 8005d66:	2b00      	cmp	r3, #0
 8005d68:	d104      	bne.n	8005d74 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8005d6a:	2300      	movs	r3, #0
 8005d6c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005d6e:	68bb      	ldr	r3, [r7, #8]
 8005d70:	61bb      	str	r3, [r7, #24]
 8005d72:	e003      	b.n	8005d7c <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8005d74:	68bb      	ldr	r3, [r7, #8]
 8005d76:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005d78:	2300      	movs	r3, #0
 8005d7a:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8005d7c:	68fb      	ldr	r3, [r7, #12]
 8005d7e:	2200      	movs	r2, #0
 8005d80:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8005d84:	e02a      	b.n	8005ddc <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005d86:	683b      	ldr	r3, [r7, #0]
 8005d88:	9300      	str	r3, [sp, #0]
 8005d8a:	697b      	ldr	r3, [r7, #20]
 8005d8c:	2200      	movs	r2, #0
 8005d8e:	2180      	movs	r1, #128	; 0x80
 8005d90:	68f8      	ldr	r0, [r7, #12]
 8005d92:	f000 fc3f 	bl	8006614 <UART_WaitOnFlagUntilTimeout>
 8005d96:	4603      	mov	r3, r0
 8005d98:	2b00      	cmp	r3, #0
 8005d9a:	d001      	beq.n	8005da0 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8005d9c:	2303      	movs	r3, #3
 8005d9e:	e036      	b.n	8005e0e <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8005da0:	69fb      	ldr	r3, [r7, #28]
 8005da2:	2b00      	cmp	r3, #0
 8005da4:	d10b      	bne.n	8005dbe <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005da6:	69bb      	ldr	r3, [r7, #24]
 8005da8:	881b      	ldrh	r3, [r3, #0]
 8005daa:	461a      	mov	r2, r3
 8005dac:	68fb      	ldr	r3, [r7, #12]
 8005dae:	681b      	ldr	r3, [r3, #0]
 8005db0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005db4:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8005db6:	69bb      	ldr	r3, [r7, #24]
 8005db8:	3302      	adds	r3, #2
 8005dba:	61bb      	str	r3, [r7, #24]
 8005dbc:	e007      	b.n	8005dce <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8005dbe:	69fb      	ldr	r3, [r7, #28]
 8005dc0:	781a      	ldrb	r2, [r3, #0]
 8005dc2:	68fb      	ldr	r3, [r7, #12]
 8005dc4:	681b      	ldr	r3, [r3, #0]
 8005dc6:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8005dc8:	69fb      	ldr	r3, [r7, #28]
 8005dca:	3301      	adds	r3, #1
 8005dcc:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005dce:	68fb      	ldr	r3, [r7, #12]
 8005dd0:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005dd2:	b29b      	uxth	r3, r3
 8005dd4:	3b01      	subs	r3, #1
 8005dd6:	b29a      	uxth	r2, r3
 8005dd8:	68fb      	ldr	r3, [r7, #12]
 8005dda:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8005ddc:	68fb      	ldr	r3, [r7, #12]
 8005dde:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005de0:	b29b      	uxth	r3, r3
 8005de2:	2b00      	cmp	r3, #0
 8005de4:	d1cf      	bne.n	8005d86 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005de6:	683b      	ldr	r3, [r7, #0]
 8005de8:	9300      	str	r3, [sp, #0]
 8005dea:	697b      	ldr	r3, [r7, #20]
 8005dec:	2200      	movs	r2, #0
 8005dee:	2140      	movs	r1, #64	; 0x40
 8005df0:	68f8      	ldr	r0, [r7, #12]
 8005df2:	f000 fc0f 	bl	8006614 <UART_WaitOnFlagUntilTimeout>
 8005df6:	4603      	mov	r3, r0
 8005df8:	2b00      	cmp	r3, #0
 8005dfa:	d001      	beq.n	8005e00 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8005dfc:	2303      	movs	r3, #3
 8005dfe:	e006      	b.n	8005e0e <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005e00:	68fb      	ldr	r3, [r7, #12]
 8005e02:	2220      	movs	r2, #32
 8005e04:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8005e08:	2300      	movs	r3, #0
 8005e0a:	e000      	b.n	8005e0e <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8005e0c:	2302      	movs	r3, #2
  }
}
 8005e0e:	4618      	mov	r0, r3
 8005e10:	3720      	adds	r7, #32
 8005e12:	46bd      	mov	sp, r7
 8005e14:	bd80      	pop	{r7, pc}

08005e16 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005e16:	b580      	push	{r7, lr}
 8005e18:	b084      	sub	sp, #16
 8005e1a:	af00      	add	r7, sp, #0
 8005e1c:	60f8      	str	r0, [r7, #12]
 8005e1e:	60b9      	str	r1, [r7, #8]
 8005e20:	4613      	mov	r3, r2
 8005e22:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005e24:	68fb      	ldr	r3, [r7, #12]
 8005e26:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005e2a:	b2db      	uxtb	r3, r3
 8005e2c:	2b20      	cmp	r3, #32
 8005e2e:	d11d      	bne.n	8005e6c <HAL_UART_Receive_DMA+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8005e30:	68bb      	ldr	r3, [r7, #8]
 8005e32:	2b00      	cmp	r3, #0
 8005e34:	d002      	beq.n	8005e3c <HAL_UART_Receive_DMA+0x26>
 8005e36:	88fb      	ldrh	r3, [r7, #6]
 8005e38:	2b00      	cmp	r3, #0
 8005e3a:	d101      	bne.n	8005e40 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 8005e3c:	2301      	movs	r3, #1
 8005e3e:	e016      	b.n	8005e6e <HAL_UART_Receive_DMA+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8005e40:	68fb      	ldr	r3, [r7, #12]
 8005e42:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005e46:	2b01      	cmp	r3, #1
 8005e48:	d101      	bne.n	8005e4e <HAL_UART_Receive_DMA+0x38>
 8005e4a:	2302      	movs	r3, #2
 8005e4c:	e00f      	b.n	8005e6e <HAL_UART_Receive_DMA+0x58>
 8005e4e:	68fb      	ldr	r3, [r7, #12]
 8005e50:	2201      	movs	r2, #1
 8005e52:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005e56:	68fb      	ldr	r3, [r7, #12]
 8005e58:	2200      	movs	r2, #0
 8005e5a:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8005e5c:	88fb      	ldrh	r3, [r7, #6]
 8005e5e:	461a      	mov	r2, r3
 8005e60:	68b9      	ldr	r1, [r7, #8]
 8005e62:	68f8      	ldr	r0, [r7, #12]
 8005e64:	f000 fc44 	bl	80066f0 <UART_Start_Receive_DMA>
 8005e68:	4603      	mov	r3, r0
 8005e6a:	e000      	b.n	8005e6e <HAL_UART_Receive_DMA+0x58>
  }
  else
  {
    return HAL_BUSY;
 8005e6c:	2302      	movs	r3, #2
  }
}
 8005e6e:	4618      	mov	r0, r3
 8005e70:	3710      	adds	r7, #16
 8005e72:	46bd      	mov	sp, r7
 8005e74:	bd80      	pop	{r7, pc}
	...

08005e78 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005e78:	b580      	push	{r7, lr}
 8005e7a:	b0ba      	sub	sp, #232	; 0xe8
 8005e7c:	af00      	add	r7, sp, #0
 8005e7e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	681b      	ldr	r3, [r3, #0]
 8005e84:	681b      	ldr	r3, [r3, #0]
 8005e86:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	681b      	ldr	r3, [r3, #0]
 8005e8e:	68db      	ldr	r3, [r3, #12]
 8005e90:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	681b      	ldr	r3, [r3, #0]
 8005e98:	695b      	ldr	r3, [r3, #20]
 8005e9a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8005e9e:	2300      	movs	r3, #0
 8005ea0:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8005ea4:	2300      	movs	r3, #0
 8005ea6:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8005eaa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005eae:	f003 030f 	and.w	r3, r3, #15
 8005eb2:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8005eb6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8005eba:	2b00      	cmp	r3, #0
 8005ebc:	d10f      	bne.n	8005ede <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005ebe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005ec2:	f003 0320 	and.w	r3, r3, #32
 8005ec6:	2b00      	cmp	r3, #0
 8005ec8:	d009      	beq.n	8005ede <HAL_UART_IRQHandler+0x66>
 8005eca:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005ece:	f003 0320 	and.w	r3, r3, #32
 8005ed2:	2b00      	cmp	r3, #0
 8005ed4:	d003      	beq.n	8005ede <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8005ed6:	6878      	ldr	r0, [r7, #4]
 8005ed8:	f000 fdaf 	bl	8006a3a <UART_Receive_IT>
      return;
 8005edc:	e256      	b.n	800638c <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8005ede:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8005ee2:	2b00      	cmp	r3, #0
 8005ee4:	f000 80de 	beq.w	80060a4 <HAL_UART_IRQHandler+0x22c>
 8005ee8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005eec:	f003 0301 	and.w	r3, r3, #1
 8005ef0:	2b00      	cmp	r3, #0
 8005ef2:	d106      	bne.n	8005f02 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8005ef4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005ef8:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8005efc:	2b00      	cmp	r3, #0
 8005efe:	f000 80d1 	beq.w	80060a4 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8005f02:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005f06:	f003 0301 	and.w	r3, r3, #1
 8005f0a:	2b00      	cmp	r3, #0
 8005f0c:	d00b      	beq.n	8005f26 <HAL_UART_IRQHandler+0xae>
 8005f0e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005f12:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005f16:	2b00      	cmp	r3, #0
 8005f18:	d005      	beq.n	8005f26 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f1e:	f043 0201 	orr.w	r2, r3, #1
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005f26:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005f2a:	f003 0304 	and.w	r3, r3, #4
 8005f2e:	2b00      	cmp	r3, #0
 8005f30:	d00b      	beq.n	8005f4a <HAL_UART_IRQHandler+0xd2>
 8005f32:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005f36:	f003 0301 	and.w	r3, r3, #1
 8005f3a:	2b00      	cmp	r3, #0
 8005f3c:	d005      	beq.n	8005f4a <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f42:	f043 0202 	orr.w	r2, r3, #2
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005f4a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005f4e:	f003 0302 	and.w	r3, r3, #2
 8005f52:	2b00      	cmp	r3, #0
 8005f54:	d00b      	beq.n	8005f6e <HAL_UART_IRQHandler+0xf6>
 8005f56:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005f5a:	f003 0301 	and.w	r3, r3, #1
 8005f5e:	2b00      	cmp	r3, #0
 8005f60:	d005      	beq.n	8005f6e <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f66:	f043 0204 	orr.w	r2, r3, #4
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8005f6e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005f72:	f003 0308 	and.w	r3, r3, #8
 8005f76:	2b00      	cmp	r3, #0
 8005f78:	d011      	beq.n	8005f9e <HAL_UART_IRQHandler+0x126>
 8005f7a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005f7e:	f003 0320 	and.w	r3, r3, #32
 8005f82:	2b00      	cmp	r3, #0
 8005f84:	d105      	bne.n	8005f92 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8005f86:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005f8a:	f003 0301 	and.w	r3, r3, #1
 8005f8e:	2b00      	cmp	r3, #0
 8005f90:	d005      	beq.n	8005f9e <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f96:	f043 0208 	orr.w	r2, r3, #8
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005fa2:	2b00      	cmp	r3, #0
 8005fa4:	f000 81ed 	beq.w	8006382 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005fa8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005fac:	f003 0320 	and.w	r3, r3, #32
 8005fb0:	2b00      	cmp	r3, #0
 8005fb2:	d008      	beq.n	8005fc6 <HAL_UART_IRQHandler+0x14e>
 8005fb4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005fb8:	f003 0320 	and.w	r3, r3, #32
 8005fbc:	2b00      	cmp	r3, #0
 8005fbe:	d002      	beq.n	8005fc6 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8005fc0:	6878      	ldr	r0, [r7, #4]
 8005fc2:	f000 fd3a 	bl	8006a3a <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	681b      	ldr	r3, [r3, #0]
 8005fca:	695b      	ldr	r3, [r3, #20]
 8005fcc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005fd0:	2b40      	cmp	r3, #64	; 0x40
 8005fd2:	bf0c      	ite	eq
 8005fd4:	2301      	moveq	r3, #1
 8005fd6:	2300      	movne	r3, #0
 8005fd8:	b2db      	uxtb	r3, r3
 8005fda:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005fe2:	f003 0308 	and.w	r3, r3, #8
 8005fe6:	2b00      	cmp	r3, #0
 8005fe8:	d103      	bne.n	8005ff2 <HAL_UART_IRQHandler+0x17a>
 8005fea:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8005fee:	2b00      	cmp	r3, #0
 8005ff0:	d04f      	beq.n	8006092 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005ff2:	6878      	ldr	r0, [r7, #4]
 8005ff4:	f000 fc42 	bl	800687c <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	681b      	ldr	r3, [r3, #0]
 8005ffc:	695b      	ldr	r3, [r3, #20]
 8005ffe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006002:	2b40      	cmp	r3, #64	; 0x40
 8006004:	d141      	bne.n	800608a <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	681b      	ldr	r3, [r3, #0]
 800600a:	3314      	adds	r3, #20
 800600c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006010:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8006014:	e853 3f00 	ldrex	r3, [r3]
 8006018:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 800601c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8006020:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006024:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	681b      	ldr	r3, [r3, #0]
 800602c:	3314      	adds	r3, #20
 800602e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8006032:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8006036:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800603a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800603e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8006042:	e841 2300 	strex	r3, r2, [r1]
 8006046:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800604a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800604e:	2b00      	cmp	r3, #0
 8006050:	d1d9      	bne.n	8006006 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006056:	2b00      	cmp	r3, #0
 8006058:	d013      	beq.n	8006082 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800605e:	4a7d      	ldr	r2, [pc, #500]	; (8006254 <HAL_UART_IRQHandler+0x3dc>)
 8006060:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006066:	4618      	mov	r0, r3
 8006068:	f7fd fbb2 	bl	80037d0 <HAL_DMA_Abort_IT>
 800606c:	4603      	mov	r3, r0
 800606e:	2b00      	cmp	r3, #0
 8006070:	d016      	beq.n	80060a0 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006076:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006078:	687a      	ldr	r2, [r7, #4]
 800607a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800607c:	4610      	mov	r0, r2
 800607e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006080:	e00e      	b.n	80060a0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8006082:	6878      	ldr	r0, [r7, #4]
 8006084:	f000 f99a 	bl	80063bc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006088:	e00a      	b.n	80060a0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800608a:	6878      	ldr	r0, [r7, #4]
 800608c:	f000 f996 	bl	80063bc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006090:	e006      	b.n	80060a0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8006092:	6878      	ldr	r0, [r7, #4]
 8006094:	f000 f992 	bl	80063bc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	2200      	movs	r2, #0
 800609c:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 800609e:	e170      	b.n	8006382 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80060a0:	bf00      	nop
    return;
 80060a2:	e16e      	b.n	8006382 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80060a8:	2b01      	cmp	r3, #1
 80060aa:	f040 814a 	bne.w	8006342 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80060ae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80060b2:	f003 0310 	and.w	r3, r3, #16
 80060b6:	2b00      	cmp	r3, #0
 80060b8:	f000 8143 	beq.w	8006342 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80060bc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80060c0:	f003 0310 	and.w	r3, r3, #16
 80060c4:	2b00      	cmp	r3, #0
 80060c6:	f000 813c 	beq.w	8006342 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80060ca:	2300      	movs	r3, #0
 80060cc:	60bb      	str	r3, [r7, #8]
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	681b      	ldr	r3, [r3, #0]
 80060d2:	681b      	ldr	r3, [r3, #0]
 80060d4:	60bb      	str	r3, [r7, #8]
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	681b      	ldr	r3, [r3, #0]
 80060da:	685b      	ldr	r3, [r3, #4]
 80060dc:	60bb      	str	r3, [r7, #8]
 80060de:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	681b      	ldr	r3, [r3, #0]
 80060e4:	695b      	ldr	r3, [r3, #20]
 80060e6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80060ea:	2b40      	cmp	r3, #64	; 0x40
 80060ec:	f040 80b4 	bne.w	8006258 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80060f4:	681b      	ldr	r3, [r3, #0]
 80060f6:	685b      	ldr	r3, [r3, #4]
 80060f8:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 80060fc:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8006100:	2b00      	cmp	r3, #0
 8006102:	f000 8140 	beq.w	8006386 <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800610a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800610e:	429a      	cmp	r2, r3
 8006110:	f080 8139 	bcs.w	8006386 <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800611a:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006120:	69db      	ldr	r3, [r3, #28]
 8006122:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006126:	f000 8088 	beq.w	800623a <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	330c      	adds	r3, #12
 8006130:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006134:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8006138:	e853 3f00 	ldrex	r3, [r3]
 800613c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8006140:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8006144:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006148:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	681b      	ldr	r3, [r3, #0]
 8006150:	330c      	adds	r3, #12
 8006152:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8006156:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800615a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800615e:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8006162:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8006166:	e841 2300 	strex	r3, r2, [r1]
 800616a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800616e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8006172:	2b00      	cmp	r3, #0
 8006174:	d1d9      	bne.n	800612a <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	681b      	ldr	r3, [r3, #0]
 800617a:	3314      	adds	r3, #20
 800617c:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800617e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006180:	e853 3f00 	ldrex	r3, [r3]
 8006184:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8006186:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8006188:	f023 0301 	bic.w	r3, r3, #1
 800618c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	681b      	ldr	r3, [r3, #0]
 8006194:	3314      	adds	r3, #20
 8006196:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800619a:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800619e:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80061a0:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 80061a2:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80061a6:	e841 2300 	strex	r3, r2, [r1]
 80061aa:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 80061ac:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80061ae:	2b00      	cmp	r3, #0
 80061b0:	d1e1      	bne.n	8006176 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	681b      	ldr	r3, [r3, #0]
 80061b6:	3314      	adds	r3, #20
 80061b8:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80061ba:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80061bc:	e853 3f00 	ldrex	r3, [r3]
 80061c0:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 80061c2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80061c4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80061c8:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	681b      	ldr	r3, [r3, #0]
 80061d0:	3314      	adds	r3, #20
 80061d2:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 80061d6:	66fa      	str	r2, [r7, #108]	; 0x6c
 80061d8:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80061da:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80061dc:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80061de:	e841 2300 	strex	r3, r2, [r1]
 80061e2:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80061e4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80061e6:	2b00      	cmp	r3, #0
 80061e8:	d1e3      	bne.n	80061b2 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	2220      	movs	r2, #32
 80061ee:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	2200      	movs	r2, #0
 80061f6:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	681b      	ldr	r3, [r3, #0]
 80061fc:	330c      	adds	r3, #12
 80061fe:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006200:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006202:	e853 3f00 	ldrex	r3, [r3]
 8006206:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8006208:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800620a:	f023 0310 	bic.w	r3, r3, #16
 800620e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	681b      	ldr	r3, [r3, #0]
 8006216:	330c      	adds	r3, #12
 8006218:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 800621c:	65ba      	str	r2, [r7, #88]	; 0x58
 800621e:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006220:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8006222:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8006224:	e841 2300 	strex	r3, r2, [r1]
 8006228:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800622a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800622c:	2b00      	cmp	r3, #0
 800622e:	d1e3      	bne.n	80061f8 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006234:	4618      	mov	r0, r3
 8006236:	f7fd fa5b 	bl	80036f0 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006242:	b29b      	uxth	r3, r3
 8006244:	1ad3      	subs	r3, r2, r3
 8006246:	b29b      	uxth	r3, r3
 8006248:	4619      	mov	r1, r3
 800624a:	6878      	ldr	r0, [r7, #4]
 800624c:	f000 f8c0 	bl	80063d0 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8006250:	e099      	b.n	8006386 <HAL_UART_IRQHandler+0x50e>
 8006252:	bf00      	nop
 8006254:	08006943 	.word	0x08006943
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006260:	b29b      	uxth	r3, r3
 8006262:	1ad3      	subs	r3, r2, r3
 8006264:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800626c:	b29b      	uxth	r3, r3
 800626e:	2b00      	cmp	r3, #0
 8006270:	f000 808b 	beq.w	800638a <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8006274:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8006278:	2b00      	cmp	r3, #0
 800627a:	f000 8086 	beq.w	800638a <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	681b      	ldr	r3, [r3, #0]
 8006282:	330c      	adds	r3, #12
 8006284:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006286:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006288:	e853 3f00 	ldrex	r3, [r3]
 800628c:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800628e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006290:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006294:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	681b      	ldr	r3, [r3, #0]
 800629c:	330c      	adds	r3, #12
 800629e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 80062a2:	647a      	str	r2, [r7, #68]	; 0x44
 80062a4:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80062a6:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80062a8:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80062aa:	e841 2300 	strex	r3, r2, [r1]
 80062ae:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80062b0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80062b2:	2b00      	cmp	r3, #0
 80062b4:	d1e3      	bne.n	800627e <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	681b      	ldr	r3, [r3, #0]
 80062ba:	3314      	adds	r3, #20
 80062bc:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80062be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80062c0:	e853 3f00 	ldrex	r3, [r3]
 80062c4:	623b      	str	r3, [r7, #32]
   return(result);
 80062c6:	6a3b      	ldr	r3, [r7, #32]
 80062c8:	f023 0301 	bic.w	r3, r3, #1
 80062cc:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	681b      	ldr	r3, [r3, #0]
 80062d4:	3314      	adds	r3, #20
 80062d6:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80062da:	633a      	str	r2, [r7, #48]	; 0x30
 80062dc:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80062de:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80062e0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80062e2:	e841 2300 	strex	r3, r2, [r1]
 80062e6:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80062e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80062ea:	2b00      	cmp	r3, #0
 80062ec:	d1e3      	bne.n	80062b6 <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	2220      	movs	r2, #32
 80062f2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	2200      	movs	r2, #0
 80062fa:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	681b      	ldr	r3, [r3, #0]
 8006300:	330c      	adds	r3, #12
 8006302:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006304:	693b      	ldr	r3, [r7, #16]
 8006306:	e853 3f00 	ldrex	r3, [r3]
 800630a:	60fb      	str	r3, [r7, #12]
   return(result);
 800630c:	68fb      	ldr	r3, [r7, #12]
 800630e:	f023 0310 	bic.w	r3, r3, #16
 8006312:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	681b      	ldr	r3, [r3, #0]
 800631a:	330c      	adds	r3, #12
 800631c:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8006320:	61fa      	str	r2, [r7, #28]
 8006322:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006324:	69b9      	ldr	r1, [r7, #24]
 8006326:	69fa      	ldr	r2, [r7, #28]
 8006328:	e841 2300 	strex	r3, r2, [r1]
 800632c:	617b      	str	r3, [r7, #20]
   return(result);
 800632e:	697b      	ldr	r3, [r7, #20]
 8006330:	2b00      	cmp	r3, #0
 8006332:	d1e3      	bne.n	80062fc <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006334:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8006338:	4619      	mov	r1, r3
 800633a:	6878      	ldr	r0, [r7, #4]
 800633c:	f000 f848 	bl	80063d0 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8006340:	e023      	b.n	800638a <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8006342:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006346:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800634a:	2b00      	cmp	r3, #0
 800634c:	d009      	beq.n	8006362 <HAL_UART_IRQHandler+0x4ea>
 800634e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006352:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006356:	2b00      	cmp	r3, #0
 8006358:	d003      	beq.n	8006362 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 800635a:	6878      	ldr	r0, [r7, #4]
 800635c:	f000 fb05 	bl	800696a <UART_Transmit_IT>
    return;
 8006360:	e014      	b.n	800638c <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8006362:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006366:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800636a:	2b00      	cmp	r3, #0
 800636c:	d00e      	beq.n	800638c <HAL_UART_IRQHandler+0x514>
 800636e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006372:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006376:	2b00      	cmp	r3, #0
 8006378:	d008      	beq.n	800638c <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 800637a:	6878      	ldr	r0, [r7, #4]
 800637c:	f000 fb45 	bl	8006a0a <UART_EndTransmit_IT>
    return;
 8006380:	e004      	b.n	800638c <HAL_UART_IRQHandler+0x514>
    return;
 8006382:	bf00      	nop
 8006384:	e002      	b.n	800638c <HAL_UART_IRQHandler+0x514>
      return;
 8006386:	bf00      	nop
 8006388:	e000      	b.n	800638c <HAL_UART_IRQHandler+0x514>
      return;
 800638a:	bf00      	nop
  }
}
 800638c:	37e8      	adds	r7, #232	; 0xe8
 800638e:	46bd      	mov	sp, r7
 8006390:	bd80      	pop	{r7, pc}
 8006392:	bf00      	nop

08006394 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006394:	b480      	push	{r7}
 8006396:	b083      	sub	sp, #12
 8006398:	af00      	add	r7, sp, #0
 800639a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800639c:	bf00      	nop
 800639e:	370c      	adds	r7, #12
 80063a0:	46bd      	mov	sp, r7
 80063a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063a6:	4770      	bx	lr

080063a8 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80063a8:	b480      	push	{r7}
 80063aa:	b083      	sub	sp, #12
 80063ac:	af00      	add	r7, sp, #0
 80063ae:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 80063b0:	bf00      	nop
 80063b2:	370c      	adds	r7, #12
 80063b4:	46bd      	mov	sp, r7
 80063b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063ba:	4770      	bx	lr

080063bc <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80063bc:	b480      	push	{r7}
 80063be:	b083      	sub	sp, #12
 80063c0:	af00      	add	r7, sp, #0
 80063c2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80063c4:	bf00      	nop
 80063c6:	370c      	adds	r7, #12
 80063c8:	46bd      	mov	sp, r7
 80063ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063ce:	4770      	bx	lr

080063d0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80063d0:	b480      	push	{r7}
 80063d2:	b083      	sub	sp, #12
 80063d4:	af00      	add	r7, sp, #0
 80063d6:	6078      	str	r0, [r7, #4]
 80063d8:	460b      	mov	r3, r1
 80063da:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80063dc:	bf00      	nop
 80063de:	370c      	adds	r7, #12
 80063e0:	46bd      	mov	sp, r7
 80063e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063e6:	4770      	bx	lr

080063e8 <HAL_UART_GetState>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL state
  */
HAL_UART_StateTypeDef HAL_UART_GetState(UART_HandleTypeDef *huart)
{
 80063e8:	b480      	push	{r7}
 80063ea:	b085      	sub	sp, #20
 80063ec:	af00      	add	r7, sp, #0
 80063ee:	6078      	str	r0, [r7, #4]
  uint32_t temp1 = 0x00U, temp2 = 0x00U;
 80063f0:	2300      	movs	r3, #0
 80063f2:	60fb      	str	r3, [r7, #12]
 80063f4:	2300      	movs	r3, #0
 80063f6:	60bb      	str	r3, [r7, #8]
  temp1 = huart->gState;
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80063fe:	b2db      	uxtb	r3, r3
 8006400:	60fb      	str	r3, [r7, #12]
  temp2 = huart->RxState;
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006408:	b2db      	uxtb	r3, r3
 800640a:	60bb      	str	r3, [r7, #8]

  return (HAL_UART_StateTypeDef)(temp1 | temp2);
 800640c:	68fb      	ldr	r3, [r7, #12]
 800640e:	b2da      	uxtb	r2, r3
 8006410:	68bb      	ldr	r3, [r7, #8]
 8006412:	b2db      	uxtb	r3, r3
 8006414:	4313      	orrs	r3, r2
 8006416:	b2db      	uxtb	r3, r3
}
 8006418:	4618      	mov	r0, r3
 800641a:	3714      	adds	r7, #20
 800641c:	46bd      	mov	sp, r7
 800641e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006422:	4770      	bx	lr

08006424 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8006424:	b580      	push	{r7, lr}
 8006426:	b09c      	sub	sp, #112	; 0x70
 8006428:	af00      	add	r7, sp, #0
 800642a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006430:	66fb      	str	r3, [r7, #108]	; 0x6c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	681b      	ldr	r3, [r3, #0]
 8006436:	681b      	ldr	r3, [r3, #0]
 8006438:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800643c:	2b00      	cmp	r3, #0
 800643e:	d172      	bne.n	8006526 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 8006440:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006442:	2200      	movs	r2, #0
 8006444:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006446:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006448:	681b      	ldr	r3, [r3, #0]
 800644a:	330c      	adds	r3, #12
 800644c:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800644e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006450:	e853 3f00 	ldrex	r3, [r3]
 8006454:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8006456:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006458:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800645c:	66bb      	str	r3, [r7, #104]	; 0x68
 800645e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006460:	681b      	ldr	r3, [r3, #0]
 8006462:	330c      	adds	r3, #12
 8006464:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8006466:	65ba      	str	r2, [r7, #88]	; 0x58
 8006468:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800646a:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800646c:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800646e:	e841 2300 	strex	r3, r2, [r1]
 8006472:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8006474:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006476:	2b00      	cmp	r3, #0
 8006478:	d1e5      	bne.n	8006446 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800647a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800647c:	681b      	ldr	r3, [r3, #0]
 800647e:	3314      	adds	r3, #20
 8006480:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006482:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006484:	e853 3f00 	ldrex	r3, [r3]
 8006488:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800648a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800648c:	f023 0301 	bic.w	r3, r3, #1
 8006490:	667b      	str	r3, [r7, #100]	; 0x64
 8006492:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006494:	681b      	ldr	r3, [r3, #0]
 8006496:	3314      	adds	r3, #20
 8006498:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800649a:	647a      	str	r2, [r7, #68]	; 0x44
 800649c:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800649e:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80064a0:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80064a2:	e841 2300 	strex	r3, r2, [r1]
 80064a6:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80064a8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80064aa:	2b00      	cmp	r3, #0
 80064ac:	d1e5      	bne.n	800647a <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80064ae:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80064b0:	681b      	ldr	r3, [r3, #0]
 80064b2:	3314      	adds	r3, #20
 80064b4:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80064b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80064b8:	e853 3f00 	ldrex	r3, [r3]
 80064bc:	623b      	str	r3, [r7, #32]
   return(result);
 80064be:	6a3b      	ldr	r3, [r7, #32]
 80064c0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80064c4:	663b      	str	r3, [r7, #96]	; 0x60
 80064c6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80064c8:	681b      	ldr	r3, [r3, #0]
 80064ca:	3314      	adds	r3, #20
 80064cc:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80064ce:	633a      	str	r2, [r7, #48]	; 0x30
 80064d0:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80064d2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80064d4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80064d6:	e841 2300 	strex	r3, r2, [r1]
 80064da:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80064dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80064de:	2b00      	cmp	r3, #0
 80064e0:	d1e5      	bne.n	80064ae <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80064e2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80064e4:	2220      	movs	r2, #32
 80064e6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80064ea:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80064ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80064ee:	2b01      	cmp	r3, #1
 80064f0:	d119      	bne.n	8006526 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80064f2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80064f4:	681b      	ldr	r3, [r3, #0]
 80064f6:	330c      	adds	r3, #12
 80064f8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80064fa:	693b      	ldr	r3, [r7, #16]
 80064fc:	e853 3f00 	ldrex	r3, [r3]
 8006500:	60fb      	str	r3, [r7, #12]
   return(result);
 8006502:	68fb      	ldr	r3, [r7, #12]
 8006504:	f023 0310 	bic.w	r3, r3, #16
 8006508:	65fb      	str	r3, [r7, #92]	; 0x5c
 800650a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800650c:	681b      	ldr	r3, [r3, #0]
 800650e:	330c      	adds	r3, #12
 8006510:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8006512:	61fa      	str	r2, [r7, #28]
 8006514:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006516:	69b9      	ldr	r1, [r7, #24]
 8006518:	69fa      	ldr	r2, [r7, #28]
 800651a:	e841 2300 	strex	r3, r2, [r1]
 800651e:	617b      	str	r3, [r7, #20]
   return(result);
 8006520:	697b      	ldr	r3, [r7, #20]
 8006522:	2b00      	cmp	r3, #0
 8006524:	d1e5      	bne.n	80064f2 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006526:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006528:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800652a:	2b01      	cmp	r3, #1
 800652c:	d106      	bne.n	800653c <UART_DMAReceiveCplt+0x118>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800652e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006530:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8006532:	4619      	mov	r1, r3
 8006534:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8006536:	f7ff ff4b 	bl	80063d0 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800653a:	e002      	b.n	8006542 <UART_DMAReceiveCplt+0x11e>
    HAL_UART_RxCpltCallback(huart);
 800653c:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 800653e:	f7fb f99f 	bl	8001880 <HAL_UART_RxCpltCallback>
}
 8006542:	bf00      	nop
 8006544:	3770      	adds	r7, #112	; 0x70
 8006546:	46bd      	mov	sp, r7
 8006548:	bd80      	pop	{r7, pc}

0800654a <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800654a:	b580      	push	{r7, lr}
 800654c:	b084      	sub	sp, #16
 800654e:	af00      	add	r7, sp, #0
 8006550:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006556:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006558:	68fb      	ldr	r3, [r7, #12]
 800655a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800655c:	2b01      	cmp	r3, #1
 800655e:	d108      	bne.n	8006572 <UART_DMARxHalfCplt+0x28>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8006560:	68fb      	ldr	r3, [r7, #12]
 8006562:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8006564:	085b      	lsrs	r3, r3, #1
 8006566:	b29b      	uxth	r3, r3
 8006568:	4619      	mov	r1, r3
 800656a:	68f8      	ldr	r0, [r7, #12]
 800656c:	f7ff ff30 	bl	80063d0 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8006570:	e002      	b.n	8006578 <UART_DMARxHalfCplt+0x2e>
    HAL_UART_RxHalfCpltCallback(huart);
 8006572:	68f8      	ldr	r0, [r7, #12]
 8006574:	f7ff ff18 	bl	80063a8 <HAL_UART_RxHalfCpltCallback>
}
 8006578:	bf00      	nop
 800657a:	3710      	adds	r7, #16
 800657c:	46bd      	mov	sp, r7
 800657e:	bd80      	pop	{r7, pc}

08006580 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8006580:	b580      	push	{r7, lr}
 8006582:	b084      	sub	sp, #16
 8006584:	af00      	add	r7, sp, #0
 8006586:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8006588:	2300      	movs	r3, #0
 800658a:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006590:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8006592:	68bb      	ldr	r3, [r7, #8]
 8006594:	681b      	ldr	r3, [r3, #0]
 8006596:	695b      	ldr	r3, [r3, #20]
 8006598:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800659c:	2b80      	cmp	r3, #128	; 0x80
 800659e:	bf0c      	ite	eq
 80065a0:	2301      	moveq	r3, #1
 80065a2:	2300      	movne	r3, #0
 80065a4:	b2db      	uxtb	r3, r3
 80065a6:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 80065a8:	68bb      	ldr	r3, [r7, #8]
 80065aa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80065ae:	b2db      	uxtb	r3, r3
 80065b0:	2b21      	cmp	r3, #33	; 0x21
 80065b2:	d108      	bne.n	80065c6 <UART_DMAError+0x46>
 80065b4:	68fb      	ldr	r3, [r7, #12]
 80065b6:	2b00      	cmp	r3, #0
 80065b8:	d005      	beq.n	80065c6 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 80065ba:	68bb      	ldr	r3, [r7, #8]
 80065bc:	2200      	movs	r2, #0
 80065be:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 80065c0:	68b8      	ldr	r0, [r7, #8]
 80065c2:	f000 f933 	bl	800682c <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80065c6:	68bb      	ldr	r3, [r7, #8]
 80065c8:	681b      	ldr	r3, [r3, #0]
 80065ca:	695b      	ldr	r3, [r3, #20]
 80065cc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80065d0:	2b40      	cmp	r3, #64	; 0x40
 80065d2:	bf0c      	ite	eq
 80065d4:	2301      	moveq	r3, #1
 80065d6:	2300      	movne	r3, #0
 80065d8:	b2db      	uxtb	r3, r3
 80065da:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 80065dc:	68bb      	ldr	r3, [r7, #8]
 80065de:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80065e2:	b2db      	uxtb	r3, r3
 80065e4:	2b22      	cmp	r3, #34	; 0x22
 80065e6:	d108      	bne.n	80065fa <UART_DMAError+0x7a>
 80065e8:	68fb      	ldr	r3, [r7, #12]
 80065ea:	2b00      	cmp	r3, #0
 80065ec:	d005      	beq.n	80065fa <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 80065ee:	68bb      	ldr	r3, [r7, #8]
 80065f0:	2200      	movs	r2, #0
 80065f2:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 80065f4:	68b8      	ldr	r0, [r7, #8]
 80065f6:	f000 f941 	bl	800687c <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80065fa:	68bb      	ldr	r3, [r7, #8]
 80065fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80065fe:	f043 0210 	orr.w	r2, r3, #16
 8006602:	68bb      	ldr	r3, [r7, #8]
 8006604:	641a      	str	r2, [r3, #64]	; 0x40
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006606:	68b8      	ldr	r0, [r7, #8]
 8006608:	f7ff fed8 	bl	80063bc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800660c:	bf00      	nop
 800660e:	3710      	adds	r7, #16
 8006610:	46bd      	mov	sp, r7
 8006612:	bd80      	pop	{r7, pc}

08006614 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8006614:	b580      	push	{r7, lr}
 8006616:	b090      	sub	sp, #64	; 0x40
 8006618:	af00      	add	r7, sp, #0
 800661a:	60f8      	str	r0, [r7, #12]
 800661c:	60b9      	str	r1, [r7, #8]
 800661e:	603b      	str	r3, [r7, #0]
 8006620:	4613      	mov	r3, r2
 8006622:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006624:	e050      	b.n	80066c8 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006626:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006628:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800662c:	d04c      	beq.n	80066c8 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800662e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006630:	2b00      	cmp	r3, #0
 8006632:	d007      	beq.n	8006644 <UART_WaitOnFlagUntilTimeout+0x30>
 8006634:	f7fc fe38 	bl	80032a8 <HAL_GetTick>
 8006638:	4602      	mov	r2, r0
 800663a:	683b      	ldr	r3, [r7, #0]
 800663c:	1ad3      	subs	r3, r2, r3
 800663e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006640:	429a      	cmp	r2, r3
 8006642:	d241      	bcs.n	80066c8 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8006644:	68fb      	ldr	r3, [r7, #12]
 8006646:	681b      	ldr	r3, [r3, #0]
 8006648:	330c      	adds	r3, #12
 800664a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800664c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800664e:	e853 3f00 	ldrex	r3, [r3]
 8006652:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006654:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006656:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800665a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800665c:	68fb      	ldr	r3, [r7, #12]
 800665e:	681b      	ldr	r3, [r3, #0]
 8006660:	330c      	adds	r3, #12
 8006662:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8006664:	637a      	str	r2, [r7, #52]	; 0x34
 8006666:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006668:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800666a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800666c:	e841 2300 	strex	r3, r2, [r1]
 8006670:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8006672:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006674:	2b00      	cmp	r3, #0
 8006676:	d1e5      	bne.n	8006644 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006678:	68fb      	ldr	r3, [r7, #12]
 800667a:	681b      	ldr	r3, [r3, #0]
 800667c:	3314      	adds	r3, #20
 800667e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006680:	697b      	ldr	r3, [r7, #20]
 8006682:	e853 3f00 	ldrex	r3, [r3]
 8006686:	613b      	str	r3, [r7, #16]
   return(result);
 8006688:	693b      	ldr	r3, [r7, #16]
 800668a:	f023 0301 	bic.w	r3, r3, #1
 800668e:	63bb      	str	r3, [r7, #56]	; 0x38
 8006690:	68fb      	ldr	r3, [r7, #12]
 8006692:	681b      	ldr	r3, [r3, #0]
 8006694:	3314      	adds	r3, #20
 8006696:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006698:	623a      	str	r2, [r7, #32]
 800669a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800669c:	69f9      	ldr	r1, [r7, #28]
 800669e:	6a3a      	ldr	r2, [r7, #32]
 80066a0:	e841 2300 	strex	r3, r2, [r1]
 80066a4:	61bb      	str	r3, [r7, #24]
   return(result);
 80066a6:	69bb      	ldr	r3, [r7, #24]
 80066a8:	2b00      	cmp	r3, #0
 80066aa:	d1e5      	bne.n	8006678 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 80066ac:	68fb      	ldr	r3, [r7, #12]
 80066ae:	2220      	movs	r2, #32
 80066b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 80066b4:	68fb      	ldr	r3, [r7, #12]
 80066b6:	2220      	movs	r2, #32
 80066b8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80066bc:	68fb      	ldr	r3, [r7, #12]
 80066be:	2200      	movs	r2, #0
 80066c0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 80066c4:	2303      	movs	r3, #3
 80066c6:	e00f      	b.n	80066e8 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80066c8:	68fb      	ldr	r3, [r7, #12]
 80066ca:	681b      	ldr	r3, [r3, #0]
 80066cc:	681a      	ldr	r2, [r3, #0]
 80066ce:	68bb      	ldr	r3, [r7, #8]
 80066d0:	4013      	ands	r3, r2
 80066d2:	68ba      	ldr	r2, [r7, #8]
 80066d4:	429a      	cmp	r2, r3
 80066d6:	bf0c      	ite	eq
 80066d8:	2301      	moveq	r3, #1
 80066da:	2300      	movne	r3, #0
 80066dc:	b2db      	uxtb	r3, r3
 80066de:	461a      	mov	r2, r3
 80066e0:	79fb      	ldrb	r3, [r7, #7]
 80066e2:	429a      	cmp	r2, r3
 80066e4:	d09f      	beq.n	8006626 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80066e6:	2300      	movs	r3, #0
}
 80066e8:	4618      	mov	r0, r3
 80066ea:	3740      	adds	r7, #64	; 0x40
 80066ec:	46bd      	mov	sp, r7
 80066ee:	bd80      	pop	{r7, pc}

080066f0 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80066f0:	b580      	push	{r7, lr}
 80066f2:	b098      	sub	sp, #96	; 0x60
 80066f4:	af00      	add	r7, sp, #0
 80066f6:	60f8      	str	r0, [r7, #12]
 80066f8:	60b9      	str	r1, [r7, #8]
 80066fa:	4613      	mov	r3, r2
 80066fc:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 80066fe:	68ba      	ldr	r2, [r7, #8]
 8006700:	68fb      	ldr	r3, [r7, #12]
 8006702:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8006704:	68fb      	ldr	r3, [r7, #12]
 8006706:	88fa      	ldrh	r2, [r7, #6]
 8006708:	859a      	strh	r2, [r3, #44]	; 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800670a:	68fb      	ldr	r3, [r7, #12]
 800670c:	2200      	movs	r2, #0
 800670e:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006710:	68fb      	ldr	r3, [r7, #12]
 8006712:	2222      	movs	r2, #34	; 0x22
 8006714:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8006718:	68fb      	ldr	r3, [r7, #12]
 800671a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800671c:	4a40      	ldr	r2, [pc, #256]	; (8006820 <UART_Start_Receive_DMA+0x130>)
 800671e:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8006720:	68fb      	ldr	r3, [r7, #12]
 8006722:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006724:	4a3f      	ldr	r2, [pc, #252]	; (8006824 <UART_Start_Receive_DMA+0x134>)
 8006726:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8006728:	68fb      	ldr	r3, [r7, #12]
 800672a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800672c:	4a3e      	ldr	r2, [pc, #248]	; (8006828 <UART_Start_Receive_DMA+0x138>)
 800672e:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8006730:	68fb      	ldr	r3, [r7, #12]
 8006732:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006734:	2200      	movs	r2, #0
 8006736:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8006738:	f107 0308 	add.w	r3, r7, #8
 800673c:	65fb      	str	r3, [r7, #92]	; 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 800673e:	68fb      	ldr	r3, [r7, #12]
 8006740:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8006742:	68fb      	ldr	r3, [r7, #12]
 8006744:	681b      	ldr	r3, [r3, #0]
 8006746:	3304      	adds	r3, #4
 8006748:	4619      	mov	r1, r3
 800674a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800674c:	681a      	ldr	r2, [r3, #0]
 800674e:	88fb      	ldrh	r3, [r7, #6]
 8006750:	f7fc ff76 	bl	8003640 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8006754:	2300      	movs	r3, #0
 8006756:	613b      	str	r3, [r7, #16]
 8006758:	68fb      	ldr	r3, [r7, #12]
 800675a:	681b      	ldr	r3, [r3, #0]
 800675c:	681b      	ldr	r3, [r3, #0]
 800675e:	613b      	str	r3, [r7, #16]
 8006760:	68fb      	ldr	r3, [r7, #12]
 8006762:	681b      	ldr	r3, [r3, #0]
 8006764:	685b      	ldr	r3, [r3, #4]
 8006766:	613b      	str	r3, [r7, #16]
 8006768:	693b      	ldr	r3, [r7, #16]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800676a:	68fb      	ldr	r3, [r7, #12]
 800676c:	2200      	movs	r2, #0
 800676e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 8006772:	68fb      	ldr	r3, [r7, #12]
 8006774:	691b      	ldr	r3, [r3, #16]
 8006776:	2b00      	cmp	r3, #0
 8006778:	d019      	beq.n	80067ae <UART_Start_Receive_DMA+0xbe>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800677a:	68fb      	ldr	r3, [r7, #12]
 800677c:	681b      	ldr	r3, [r3, #0]
 800677e:	330c      	adds	r3, #12
 8006780:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006782:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006784:	e853 3f00 	ldrex	r3, [r3]
 8006788:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800678a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800678c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006790:	65bb      	str	r3, [r7, #88]	; 0x58
 8006792:	68fb      	ldr	r3, [r7, #12]
 8006794:	681b      	ldr	r3, [r3, #0]
 8006796:	330c      	adds	r3, #12
 8006798:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800679a:	64fa      	str	r2, [r7, #76]	; 0x4c
 800679c:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800679e:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 80067a0:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80067a2:	e841 2300 	strex	r3, r2, [r1]
 80067a6:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 80067a8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80067aa:	2b00      	cmp	r3, #0
 80067ac:	d1e5      	bne.n	800677a <UART_Start_Receive_DMA+0x8a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80067ae:	68fb      	ldr	r3, [r7, #12]
 80067b0:	681b      	ldr	r3, [r3, #0]
 80067b2:	3314      	adds	r3, #20
 80067b4:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80067b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80067b8:	e853 3f00 	ldrex	r3, [r3]
 80067bc:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80067be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80067c0:	f043 0301 	orr.w	r3, r3, #1
 80067c4:	657b      	str	r3, [r7, #84]	; 0x54
 80067c6:	68fb      	ldr	r3, [r7, #12]
 80067c8:	681b      	ldr	r3, [r3, #0]
 80067ca:	3314      	adds	r3, #20
 80067cc:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80067ce:	63ba      	str	r2, [r7, #56]	; 0x38
 80067d0:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80067d2:	6b79      	ldr	r1, [r7, #52]	; 0x34
 80067d4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80067d6:	e841 2300 	strex	r3, r2, [r1]
 80067da:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80067dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80067de:	2b00      	cmp	r3, #0
 80067e0:	d1e5      	bne.n	80067ae <UART_Start_Receive_DMA+0xbe>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80067e2:	68fb      	ldr	r3, [r7, #12]
 80067e4:	681b      	ldr	r3, [r3, #0]
 80067e6:	3314      	adds	r3, #20
 80067e8:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80067ea:	69bb      	ldr	r3, [r7, #24]
 80067ec:	e853 3f00 	ldrex	r3, [r3]
 80067f0:	617b      	str	r3, [r7, #20]
   return(result);
 80067f2:	697b      	ldr	r3, [r7, #20]
 80067f4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80067f8:	653b      	str	r3, [r7, #80]	; 0x50
 80067fa:	68fb      	ldr	r3, [r7, #12]
 80067fc:	681b      	ldr	r3, [r3, #0]
 80067fe:	3314      	adds	r3, #20
 8006800:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8006802:	627a      	str	r2, [r7, #36]	; 0x24
 8006804:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006806:	6a39      	ldr	r1, [r7, #32]
 8006808:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800680a:	e841 2300 	strex	r3, r2, [r1]
 800680e:	61fb      	str	r3, [r7, #28]
   return(result);
 8006810:	69fb      	ldr	r3, [r7, #28]
 8006812:	2b00      	cmp	r3, #0
 8006814:	d1e5      	bne.n	80067e2 <UART_Start_Receive_DMA+0xf2>

  return HAL_OK;
 8006816:	2300      	movs	r3, #0
}
 8006818:	4618      	mov	r0, r3
 800681a:	3760      	adds	r7, #96	; 0x60
 800681c:	46bd      	mov	sp, r7
 800681e:	bd80      	pop	{r7, pc}
 8006820:	08006425 	.word	0x08006425
 8006824:	0800654b 	.word	0x0800654b
 8006828:	08006581 	.word	0x08006581

0800682c <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800682c:	b480      	push	{r7}
 800682e:	b089      	sub	sp, #36	; 0x24
 8006830:	af00      	add	r7, sp, #0
 8006832:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	681b      	ldr	r3, [r3, #0]
 8006838:	330c      	adds	r3, #12
 800683a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800683c:	68fb      	ldr	r3, [r7, #12]
 800683e:	e853 3f00 	ldrex	r3, [r3]
 8006842:	60bb      	str	r3, [r7, #8]
   return(result);
 8006844:	68bb      	ldr	r3, [r7, #8]
 8006846:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800684a:	61fb      	str	r3, [r7, #28]
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	681b      	ldr	r3, [r3, #0]
 8006850:	330c      	adds	r3, #12
 8006852:	69fa      	ldr	r2, [r7, #28]
 8006854:	61ba      	str	r2, [r7, #24]
 8006856:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006858:	6979      	ldr	r1, [r7, #20]
 800685a:	69ba      	ldr	r2, [r7, #24]
 800685c:	e841 2300 	strex	r3, r2, [r1]
 8006860:	613b      	str	r3, [r7, #16]
   return(result);
 8006862:	693b      	ldr	r3, [r7, #16]
 8006864:	2b00      	cmp	r3, #0
 8006866:	d1e5      	bne.n	8006834 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	2220      	movs	r2, #32
 800686c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
}
 8006870:	bf00      	nop
 8006872:	3724      	adds	r7, #36	; 0x24
 8006874:	46bd      	mov	sp, r7
 8006876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800687a:	4770      	bx	lr

0800687c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800687c:	b480      	push	{r7}
 800687e:	b095      	sub	sp, #84	; 0x54
 8006880:	af00      	add	r7, sp, #0
 8006882:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	681b      	ldr	r3, [r3, #0]
 8006888:	330c      	adds	r3, #12
 800688a:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800688c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800688e:	e853 3f00 	ldrex	r3, [r3]
 8006892:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8006894:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006896:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800689a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	681b      	ldr	r3, [r3, #0]
 80068a0:	330c      	adds	r3, #12
 80068a2:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80068a4:	643a      	str	r2, [r7, #64]	; 0x40
 80068a6:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80068a8:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80068aa:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80068ac:	e841 2300 	strex	r3, r2, [r1]
 80068b0:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80068b2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80068b4:	2b00      	cmp	r3, #0
 80068b6:	d1e5      	bne.n	8006884 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	681b      	ldr	r3, [r3, #0]
 80068bc:	3314      	adds	r3, #20
 80068be:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80068c0:	6a3b      	ldr	r3, [r7, #32]
 80068c2:	e853 3f00 	ldrex	r3, [r3]
 80068c6:	61fb      	str	r3, [r7, #28]
   return(result);
 80068c8:	69fb      	ldr	r3, [r7, #28]
 80068ca:	f023 0301 	bic.w	r3, r3, #1
 80068ce:	64bb      	str	r3, [r7, #72]	; 0x48
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	681b      	ldr	r3, [r3, #0]
 80068d4:	3314      	adds	r3, #20
 80068d6:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80068d8:	62fa      	str	r2, [r7, #44]	; 0x2c
 80068da:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80068dc:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80068de:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80068e0:	e841 2300 	strex	r3, r2, [r1]
 80068e4:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80068e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80068e8:	2b00      	cmp	r3, #0
 80068ea:	d1e5      	bne.n	80068b8 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80068f0:	2b01      	cmp	r3, #1
 80068f2:	d119      	bne.n	8006928 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	681b      	ldr	r3, [r3, #0]
 80068f8:	330c      	adds	r3, #12
 80068fa:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80068fc:	68fb      	ldr	r3, [r7, #12]
 80068fe:	e853 3f00 	ldrex	r3, [r3]
 8006902:	60bb      	str	r3, [r7, #8]
   return(result);
 8006904:	68bb      	ldr	r3, [r7, #8]
 8006906:	f023 0310 	bic.w	r3, r3, #16
 800690a:	647b      	str	r3, [r7, #68]	; 0x44
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	681b      	ldr	r3, [r3, #0]
 8006910:	330c      	adds	r3, #12
 8006912:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006914:	61ba      	str	r2, [r7, #24]
 8006916:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006918:	6979      	ldr	r1, [r7, #20]
 800691a:	69ba      	ldr	r2, [r7, #24]
 800691c:	e841 2300 	strex	r3, r2, [r1]
 8006920:	613b      	str	r3, [r7, #16]
   return(result);
 8006922:	693b      	ldr	r3, [r7, #16]
 8006924:	2b00      	cmp	r3, #0
 8006926:	d1e5      	bne.n	80068f4 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	2220      	movs	r2, #32
 800692c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	2200      	movs	r2, #0
 8006934:	631a      	str	r2, [r3, #48]	; 0x30
}
 8006936:	bf00      	nop
 8006938:	3754      	adds	r7, #84	; 0x54
 800693a:	46bd      	mov	sp, r7
 800693c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006940:	4770      	bx	lr

08006942 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006942:	b580      	push	{r7, lr}
 8006944:	b084      	sub	sp, #16
 8006946:	af00      	add	r7, sp, #0
 8006948:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800694e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8006950:	68fb      	ldr	r3, [r7, #12]
 8006952:	2200      	movs	r2, #0
 8006954:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8006956:	68fb      	ldr	r3, [r7, #12]
 8006958:	2200      	movs	r2, #0
 800695a:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800695c:	68f8      	ldr	r0, [r7, #12]
 800695e:	f7ff fd2d 	bl	80063bc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006962:	bf00      	nop
 8006964:	3710      	adds	r7, #16
 8006966:	46bd      	mov	sp, r7
 8006968:	bd80      	pop	{r7, pc}

0800696a <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800696a:	b480      	push	{r7}
 800696c:	b085      	sub	sp, #20
 800696e:	af00      	add	r7, sp, #0
 8006970:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006978:	b2db      	uxtb	r3, r3
 800697a:	2b21      	cmp	r3, #33	; 0x21
 800697c:	d13e      	bne.n	80069fc <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	689b      	ldr	r3, [r3, #8]
 8006982:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006986:	d114      	bne.n	80069b2 <UART_Transmit_IT+0x48>
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	691b      	ldr	r3, [r3, #16]
 800698c:	2b00      	cmp	r3, #0
 800698e:	d110      	bne.n	80069b2 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	6a1b      	ldr	r3, [r3, #32]
 8006994:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8006996:	68fb      	ldr	r3, [r7, #12]
 8006998:	881b      	ldrh	r3, [r3, #0]
 800699a:	461a      	mov	r2, r3
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	681b      	ldr	r3, [r3, #0]
 80069a0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80069a4:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	6a1b      	ldr	r3, [r3, #32]
 80069aa:	1c9a      	adds	r2, r3, #2
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	621a      	str	r2, [r3, #32]
 80069b0:	e008      	b.n	80069c4 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	6a1b      	ldr	r3, [r3, #32]
 80069b6:	1c59      	adds	r1, r3, #1
 80069b8:	687a      	ldr	r2, [r7, #4]
 80069ba:	6211      	str	r1, [r2, #32]
 80069bc:	781a      	ldrb	r2, [r3, #0]
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	681b      	ldr	r3, [r3, #0]
 80069c2:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80069c8:	b29b      	uxth	r3, r3
 80069ca:	3b01      	subs	r3, #1
 80069cc:	b29b      	uxth	r3, r3
 80069ce:	687a      	ldr	r2, [r7, #4]
 80069d0:	4619      	mov	r1, r3
 80069d2:	84d1      	strh	r1, [r2, #38]	; 0x26
 80069d4:	2b00      	cmp	r3, #0
 80069d6:	d10f      	bne.n	80069f8 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	681b      	ldr	r3, [r3, #0]
 80069dc:	68da      	ldr	r2, [r3, #12]
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	681b      	ldr	r3, [r3, #0]
 80069e2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80069e6:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	681b      	ldr	r3, [r3, #0]
 80069ec:	68da      	ldr	r2, [r3, #12]
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	681b      	ldr	r3, [r3, #0]
 80069f2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80069f6:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80069f8:	2300      	movs	r3, #0
 80069fa:	e000      	b.n	80069fe <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80069fc:	2302      	movs	r3, #2
  }
}
 80069fe:	4618      	mov	r0, r3
 8006a00:	3714      	adds	r7, #20
 8006a02:	46bd      	mov	sp, r7
 8006a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a08:	4770      	bx	lr

08006a0a <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006a0a:	b580      	push	{r7, lr}
 8006a0c:	b082      	sub	sp, #8
 8006a0e:	af00      	add	r7, sp, #0
 8006a10:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	681b      	ldr	r3, [r3, #0]
 8006a16:	68da      	ldr	r2, [r3, #12]
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	681b      	ldr	r3, [r3, #0]
 8006a1c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006a20:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	2220      	movs	r2, #32
 8006a26:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006a2a:	6878      	ldr	r0, [r7, #4]
 8006a2c:	f7ff fcb2 	bl	8006394 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8006a30:	2300      	movs	r3, #0
}
 8006a32:	4618      	mov	r0, r3
 8006a34:	3708      	adds	r7, #8
 8006a36:	46bd      	mov	sp, r7
 8006a38:	bd80      	pop	{r7, pc}

08006a3a <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8006a3a:	b580      	push	{r7, lr}
 8006a3c:	b08c      	sub	sp, #48	; 0x30
 8006a3e:	af00      	add	r7, sp, #0
 8006a40:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006a48:	b2db      	uxtb	r3, r3
 8006a4a:	2b22      	cmp	r3, #34	; 0x22
 8006a4c:	f040 80ab 	bne.w	8006ba6 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	689b      	ldr	r3, [r3, #8]
 8006a54:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006a58:	d117      	bne.n	8006a8a <UART_Receive_IT+0x50>
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	691b      	ldr	r3, [r3, #16]
 8006a5e:	2b00      	cmp	r3, #0
 8006a60:	d113      	bne.n	8006a8a <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8006a62:	2300      	movs	r3, #0
 8006a64:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006a6a:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	681b      	ldr	r3, [r3, #0]
 8006a70:	685b      	ldr	r3, [r3, #4]
 8006a72:	b29b      	uxth	r3, r3
 8006a74:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006a78:	b29a      	uxth	r2, r3
 8006a7a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006a7c:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006a82:	1c9a      	adds	r2, r3, #2
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	629a      	str	r2, [r3, #40]	; 0x28
 8006a88:	e026      	b.n	8006ad8 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006a8e:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8006a90:	2300      	movs	r3, #0
 8006a92:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	689b      	ldr	r3, [r3, #8]
 8006a98:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006a9c:	d007      	beq.n	8006aae <UART_Receive_IT+0x74>
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	689b      	ldr	r3, [r3, #8]
 8006aa2:	2b00      	cmp	r3, #0
 8006aa4:	d10a      	bne.n	8006abc <UART_Receive_IT+0x82>
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	691b      	ldr	r3, [r3, #16]
 8006aaa:	2b00      	cmp	r3, #0
 8006aac:	d106      	bne.n	8006abc <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	681b      	ldr	r3, [r3, #0]
 8006ab2:	685b      	ldr	r3, [r3, #4]
 8006ab4:	b2da      	uxtb	r2, r3
 8006ab6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006ab8:	701a      	strb	r2, [r3, #0]
 8006aba:	e008      	b.n	8006ace <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	681b      	ldr	r3, [r3, #0]
 8006ac0:	685b      	ldr	r3, [r3, #4]
 8006ac2:	b2db      	uxtb	r3, r3
 8006ac4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006ac8:	b2da      	uxtb	r2, r3
 8006aca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006acc:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006ad2:	1c5a      	adds	r2, r3, #1
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006adc:	b29b      	uxth	r3, r3
 8006ade:	3b01      	subs	r3, #1
 8006ae0:	b29b      	uxth	r3, r3
 8006ae2:	687a      	ldr	r2, [r7, #4]
 8006ae4:	4619      	mov	r1, r3
 8006ae6:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8006ae8:	2b00      	cmp	r3, #0
 8006aea:	d15a      	bne.n	8006ba2 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	681b      	ldr	r3, [r3, #0]
 8006af0:	68da      	ldr	r2, [r3, #12]
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	681b      	ldr	r3, [r3, #0]
 8006af6:	f022 0220 	bic.w	r2, r2, #32
 8006afa:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	681b      	ldr	r3, [r3, #0]
 8006b00:	68da      	ldr	r2, [r3, #12]
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	681b      	ldr	r3, [r3, #0]
 8006b06:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006b0a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	681b      	ldr	r3, [r3, #0]
 8006b10:	695a      	ldr	r2, [r3, #20]
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	681b      	ldr	r3, [r3, #0]
 8006b16:	f022 0201 	bic.w	r2, r2, #1
 8006b1a:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	2220      	movs	r2, #32
 8006b20:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006b28:	2b01      	cmp	r3, #1
 8006b2a:	d135      	bne.n	8006b98 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	2200      	movs	r2, #0
 8006b30:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	681b      	ldr	r3, [r3, #0]
 8006b36:	330c      	adds	r3, #12
 8006b38:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b3a:	697b      	ldr	r3, [r7, #20]
 8006b3c:	e853 3f00 	ldrex	r3, [r3]
 8006b40:	613b      	str	r3, [r7, #16]
   return(result);
 8006b42:	693b      	ldr	r3, [r7, #16]
 8006b44:	f023 0310 	bic.w	r3, r3, #16
 8006b48:	627b      	str	r3, [r7, #36]	; 0x24
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	681b      	ldr	r3, [r3, #0]
 8006b4e:	330c      	adds	r3, #12
 8006b50:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006b52:	623a      	str	r2, [r7, #32]
 8006b54:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b56:	69f9      	ldr	r1, [r7, #28]
 8006b58:	6a3a      	ldr	r2, [r7, #32]
 8006b5a:	e841 2300 	strex	r3, r2, [r1]
 8006b5e:	61bb      	str	r3, [r7, #24]
   return(result);
 8006b60:	69bb      	ldr	r3, [r7, #24]
 8006b62:	2b00      	cmp	r3, #0
 8006b64:	d1e5      	bne.n	8006b32 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	681b      	ldr	r3, [r3, #0]
 8006b6a:	681b      	ldr	r3, [r3, #0]
 8006b6c:	f003 0310 	and.w	r3, r3, #16
 8006b70:	2b10      	cmp	r3, #16
 8006b72:	d10a      	bne.n	8006b8a <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006b74:	2300      	movs	r3, #0
 8006b76:	60fb      	str	r3, [r7, #12]
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	681b      	ldr	r3, [r3, #0]
 8006b7c:	681b      	ldr	r3, [r3, #0]
 8006b7e:	60fb      	str	r3, [r7, #12]
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	681b      	ldr	r3, [r3, #0]
 8006b84:	685b      	ldr	r3, [r3, #4]
 8006b86:	60fb      	str	r3, [r7, #12]
 8006b88:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8006b8e:	4619      	mov	r1, r3
 8006b90:	6878      	ldr	r0, [r7, #4]
 8006b92:	f7ff fc1d 	bl	80063d0 <HAL_UARTEx_RxEventCallback>
 8006b96:	e002      	b.n	8006b9e <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8006b98:	6878      	ldr	r0, [r7, #4]
 8006b9a:	f7fa fe71 	bl	8001880 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8006b9e:	2300      	movs	r3, #0
 8006ba0:	e002      	b.n	8006ba8 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8006ba2:	2300      	movs	r3, #0
 8006ba4:	e000      	b.n	8006ba8 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8006ba6:	2302      	movs	r3, #2
  }
}
 8006ba8:	4618      	mov	r0, r3
 8006baa:	3730      	adds	r7, #48	; 0x30
 8006bac:	46bd      	mov	sp, r7
 8006bae:	bd80      	pop	{r7, pc}

08006bb0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006bb0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006bb4:	b0c0      	sub	sp, #256	; 0x100
 8006bb6:	af00      	add	r7, sp, #0
 8006bb8:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006bbc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006bc0:	681b      	ldr	r3, [r3, #0]
 8006bc2:	691b      	ldr	r3, [r3, #16]
 8006bc4:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8006bc8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006bcc:	68d9      	ldr	r1, [r3, #12]
 8006bce:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006bd2:	681a      	ldr	r2, [r3, #0]
 8006bd4:	ea40 0301 	orr.w	r3, r0, r1
 8006bd8:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8006bda:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006bde:	689a      	ldr	r2, [r3, #8]
 8006be0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006be4:	691b      	ldr	r3, [r3, #16]
 8006be6:	431a      	orrs	r2, r3
 8006be8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006bec:	695b      	ldr	r3, [r3, #20]
 8006bee:	431a      	orrs	r2, r3
 8006bf0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006bf4:	69db      	ldr	r3, [r3, #28]
 8006bf6:	4313      	orrs	r3, r2
 8006bf8:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8006bfc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006c00:	681b      	ldr	r3, [r3, #0]
 8006c02:	68db      	ldr	r3, [r3, #12]
 8006c04:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8006c08:	f021 010c 	bic.w	r1, r1, #12
 8006c0c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006c10:	681a      	ldr	r2, [r3, #0]
 8006c12:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8006c16:	430b      	orrs	r3, r1
 8006c18:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006c1a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006c1e:	681b      	ldr	r3, [r3, #0]
 8006c20:	695b      	ldr	r3, [r3, #20]
 8006c22:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8006c26:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006c2a:	6999      	ldr	r1, [r3, #24]
 8006c2c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006c30:	681a      	ldr	r2, [r3, #0]
 8006c32:	ea40 0301 	orr.w	r3, r0, r1
 8006c36:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8006c38:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006c3c:	681a      	ldr	r2, [r3, #0]
 8006c3e:	4b8f      	ldr	r3, [pc, #572]	; (8006e7c <UART_SetConfig+0x2cc>)
 8006c40:	429a      	cmp	r2, r3
 8006c42:	d005      	beq.n	8006c50 <UART_SetConfig+0xa0>
 8006c44:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006c48:	681a      	ldr	r2, [r3, #0]
 8006c4a:	4b8d      	ldr	r3, [pc, #564]	; (8006e80 <UART_SetConfig+0x2d0>)
 8006c4c:	429a      	cmp	r2, r3
 8006c4e:	d104      	bne.n	8006c5a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8006c50:	f7fd fe74 	bl	800493c <HAL_RCC_GetPCLK2Freq>
 8006c54:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8006c58:	e003      	b.n	8006c62 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8006c5a:	f7fd fe5b 	bl	8004914 <HAL_RCC_GetPCLK1Freq>
 8006c5e:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006c62:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006c66:	69db      	ldr	r3, [r3, #28]
 8006c68:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006c6c:	f040 810c 	bne.w	8006e88 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8006c70:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006c74:	2200      	movs	r2, #0
 8006c76:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8006c7a:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8006c7e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8006c82:	4622      	mov	r2, r4
 8006c84:	462b      	mov	r3, r5
 8006c86:	1891      	adds	r1, r2, r2
 8006c88:	65b9      	str	r1, [r7, #88]	; 0x58
 8006c8a:	415b      	adcs	r3, r3
 8006c8c:	65fb      	str	r3, [r7, #92]	; 0x5c
 8006c8e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8006c92:	4621      	mov	r1, r4
 8006c94:	eb12 0801 	adds.w	r8, r2, r1
 8006c98:	4629      	mov	r1, r5
 8006c9a:	eb43 0901 	adc.w	r9, r3, r1
 8006c9e:	f04f 0200 	mov.w	r2, #0
 8006ca2:	f04f 0300 	mov.w	r3, #0
 8006ca6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8006caa:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006cae:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006cb2:	4690      	mov	r8, r2
 8006cb4:	4699      	mov	r9, r3
 8006cb6:	4623      	mov	r3, r4
 8006cb8:	eb18 0303 	adds.w	r3, r8, r3
 8006cbc:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8006cc0:	462b      	mov	r3, r5
 8006cc2:	eb49 0303 	adc.w	r3, r9, r3
 8006cc6:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8006cca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006cce:	685b      	ldr	r3, [r3, #4]
 8006cd0:	2200      	movs	r2, #0
 8006cd2:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8006cd6:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8006cda:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8006cde:	460b      	mov	r3, r1
 8006ce0:	18db      	adds	r3, r3, r3
 8006ce2:	653b      	str	r3, [r7, #80]	; 0x50
 8006ce4:	4613      	mov	r3, r2
 8006ce6:	eb42 0303 	adc.w	r3, r2, r3
 8006cea:	657b      	str	r3, [r7, #84]	; 0x54
 8006cec:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8006cf0:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8006cf4:	f7f9 facc 	bl	8000290 <__aeabi_uldivmod>
 8006cf8:	4602      	mov	r2, r0
 8006cfa:	460b      	mov	r3, r1
 8006cfc:	4b61      	ldr	r3, [pc, #388]	; (8006e84 <UART_SetConfig+0x2d4>)
 8006cfe:	fba3 2302 	umull	r2, r3, r3, r2
 8006d02:	095b      	lsrs	r3, r3, #5
 8006d04:	011c      	lsls	r4, r3, #4
 8006d06:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006d0a:	2200      	movs	r2, #0
 8006d0c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8006d10:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8006d14:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8006d18:	4642      	mov	r2, r8
 8006d1a:	464b      	mov	r3, r9
 8006d1c:	1891      	adds	r1, r2, r2
 8006d1e:	64b9      	str	r1, [r7, #72]	; 0x48
 8006d20:	415b      	adcs	r3, r3
 8006d22:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006d24:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8006d28:	4641      	mov	r1, r8
 8006d2a:	eb12 0a01 	adds.w	sl, r2, r1
 8006d2e:	4649      	mov	r1, r9
 8006d30:	eb43 0b01 	adc.w	fp, r3, r1
 8006d34:	f04f 0200 	mov.w	r2, #0
 8006d38:	f04f 0300 	mov.w	r3, #0
 8006d3c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8006d40:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8006d44:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006d48:	4692      	mov	sl, r2
 8006d4a:	469b      	mov	fp, r3
 8006d4c:	4643      	mov	r3, r8
 8006d4e:	eb1a 0303 	adds.w	r3, sl, r3
 8006d52:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8006d56:	464b      	mov	r3, r9
 8006d58:	eb4b 0303 	adc.w	r3, fp, r3
 8006d5c:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8006d60:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006d64:	685b      	ldr	r3, [r3, #4]
 8006d66:	2200      	movs	r2, #0
 8006d68:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8006d6c:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8006d70:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8006d74:	460b      	mov	r3, r1
 8006d76:	18db      	adds	r3, r3, r3
 8006d78:	643b      	str	r3, [r7, #64]	; 0x40
 8006d7a:	4613      	mov	r3, r2
 8006d7c:	eb42 0303 	adc.w	r3, r2, r3
 8006d80:	647b      	str	r3, [r7, #68]	; 0x44
 8006d82:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8006d86:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8006d8a:	f7f9 fa81 	bl	8000290 <__aeabi_uldivmod>
 8006d8e:	4602      	mov	r2, r0
 8006d90:	460b      	mov	r3, r1
 8006d92:	4611      	mov	r1, r2
 8006d94:	4b3b      	ldr	r3, [pc, #236]	; (8006e84 <UART_SetConfig+0x2d4>)
 8006d96:	fba3 2301 	umull	r2, r3, r3, r1
 8006d9a:	095b      	lsrs	r3, r3, #5
 8006d9c:	2264      	movs	r2, #100	; 0x64
 8006d9e:	fb02 f303 	mul.w	r3, r2, r3
 8006da2:	1acb      	subs	r3, r1, r3
 8006da4:	00db      	lsls	r3, r3, #3
 8006da6:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8006daa:	4b36      	ldr	r3, [pc, #216]	; (8006e84 <UART_SetConfig+0x2d4>)
 8006dac:	fba3 2302 	umull	r2, r3, r3, r2
 8006db0:	095b      	lsrs	r3, r3, #5
 8006db2:	005b      	lsls	r3, r3, #1
 8006db4:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8006db8:	441c      	add	r4, r3
 8006dba:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006dbe:	2200      	movs	r2, #0
 8006dc0:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8006dc4:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8006dc8:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8006dcc:	4642      	mov	r2, r8
 8006dce:	464b      	mov	r3, r9
 8006dd0:	1891      	adds	r1, r2, r2
 8006dd2:	63b9      	str	r1, [r7, #56]	; 0x38
 8006dd4:	415b      	adcs	r3, r3
 8006dd6:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006dd8:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8006ddc:	4641      	mov	r1, r8
 8006dde:	1851      	adds	r1, r2, r1
 8006de0:	6339      	str	r1, [r7, #48]	; 0x30
 8006de2:	4649      	mov	r1, r9
 8006de4:	414b      	adcs	r3, r1
 8006de6:	637b      	str	r3, [r7, #52]	; 0x34
 8006de8:	f04f 0200 	mov.w	r2, #0
 8006dec:	f04f 0300 	mov.w	r3, #0
 8006df0:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8006df4:	4659      	mov	r1, fp
 8006df6:	00cb      	lsls	r3, r1, #3
 8006df8:	4651      	mov	r1, sl
 8006dfa:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006dfe:	4651      	mov	r1, sl
 8006e00:	00ca      	lsls	r2, r1, #3
 8006e02:	4610      	mov	r0, r2
 8006e04:	4619      	mov	r1, r3
 8006e06:	4603      	mov	r3, r0
 8006e08:	4642      	mov	r2, r8
 8006e0a:	189b      	adds	r3, r3, r2
 8006e0c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8006e10:	464b      	mov	r3, r9
 8006e12:	460a      	mov	r2, r1
 8006e14:	eb42 0303 	adc.w	r3, r2, r3
 8006e18:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8006e1c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006e20:	685b      	ldr	r3, [r3, #4]
 8006e22:	2200      	movs	r2, #0
 8006e24:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8006e28:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8006e2c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8006e30:	460b      	mov	r3, r1
 8006e32:	18db      	adds	r3, r3, r3
 8006e34:	62bb      	str	r3, [r7, #40]	; 0x28
 8006e36:	4613      	mov	r3, r2
 8006e38:	eb42 0303 	adc.w	r3, r2, r3
 8006e3c:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006e3e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8006e42:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8006e46:	f7f9 fa23 	bl	8000290 <__aeabi_uldivmod>
 8006e4a:	4602      	mov	r2, r0
 8006e4c:	460b      	mov	r3, r1
 8006e4e:	4b0d      	ldr	r3, [pc, #52]	; (8006e84 <UART_SetConfig+0x2d4>)
 8006e50:	fba3 1302 	umull	r1, r3, r3, r2
 8006e54:	095b      	lsrs	r3, r3, #5
 8006e56:	2164      	movs	r1, #100	; 0x64
 8006e58:	fb01 f303 	mul.w	r3, r1, r3
 8006e5c:	1ad3      	subs	r3, r2, r3
 8006e5e:	00db      	lsls	r3, r3, #3
 8006e60:	3332      	adds	r3, #50	; 0x32
 8006e62:	4a08      	ldr	r2, [pc, #32]	; (8006e84 <UART_SetConfig+0x2d4>)
 8006e64:	fba2 2303 	umull	r2, r3, r2, r3
 8006e68:	095b      	lsrs	r3, r3, #5
 8006e6a:	f003 0207 	and.w	r2, r3, #7
 8006e6e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006e72:	681b      	ldr	r3, [r3, #0]
 8006e74:	4422      	add	r2, r4
 8006e76:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8006e78:	e105      	b.n	8007086 <UART_SetConfig+0x4d6>
 8006e7a:	bf00      	nop
 8006e7c:	40011000 	.word	0x40011000
 8006e80:	40011400 	.word	0x40011400
 8006e84:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006e88:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006e8c:	2200      	movs	r2, #0
 8006e8e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8006e92:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8006e96:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8006e9a:	4642      	mov	r2, r8
 8006e9c:	464b      	mov	r3, r9
 8006e9e:	1891      	adds	r1, r2, r2
 8006ea0:	6239      	str	r1, [r7, #32]
 8006ea2:	415b      	adcs	r3, r3
 8006ea4:	627b      	str	r3, [r7, #36]	; 0x24
 8006ea6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8006eaa:	4641      	mov	r1, r8
 8006eac:	1854      	adds	r4, r2, r1
 8006eae:	4649      	mov	r1, r9
 8006eb0:	eb43 0501 	adc.w	r5, r3, r1
 8006eb4:	f04f 0200 	mov.w	r2, #0
 8006eb8:	f04f 0300 	mov.w	r3, #0
 8006ebc:	00eb      	lsls	r3, r5, #3
 8006ebe:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006ec2:	00e2      	lsls	r2, r4, #3
 8006ec4:	4614      	mov	r4, r2
 8006ec6:	461d      	mov	r5, r3
 8006ec8:	4643      	mov	r3, r8
 8006eca:	18e3      	adds	r3, r4, r3
 8006ecc:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8006ed0:	464b      	mov	r3, r9
 8006ed2:	eb45 0303 	adc.w	r3, r5, r3
 8006ed6:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8006eda:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006ede:	685b      	ldr	r3, [r3, #4]
 8006ee0:	2200      	movs	r2, #0
 8006ee2:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8006ee6:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8006eea:	f04f 0200 	mov.w	r2, #0
 8006eee:	f04f 0300 	mov.w	r3, #0
 8006ef2:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8006ef6:	4629      	mov	r1, r5
 8006ef8:	008b      	lsls	r3, r1, #2
 8006efa:	4621      	mov	r1, r4
 8006efc:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006f00:	4621      	mov	r1, r4
 8006f02:	008a      	lsls	r2, r1, #2
 8006f04:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8006f08:	f7f9 f9c2 	bl	8000290 <__aeabi_uldivmod>
 8006f0c:	4602      	mov	r2, r0
 8006f0e:	460b      	mov	r3, r1
 8006f10:	4b60      	ldr	r3, [pc, #384]	; (8007094 <UART_SetConfig+0x4e4>)
 8006f12:	fba3 2302 	umull	r2, r3, r3, r2
 8006f16:	095b      	lsrs	r3, r3, #5
 8006f18:	011c      	lsls	r4, r3, #4
 8006f1a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006f1e:	2200      	movs	r2, #0
 8006f20:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8006f24:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8006f28:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8006f2c:	4642      	mov	r2, r8
 8006f2e:	464b      	mov	r3, r9
 8006f30:	1891      	adds	r1, r2, r2
 8006f32:	61b9      	str	r1, [r7, #24]
 8006f34:	415b      	adcs	r3, r3
 8006f36:	61fb      	str	r3, [r7, #28]
 8006f38:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006f3c:	4641      	mov	r1, r8
 8006f3e:	1851      	adds	r1, r2, r1
 8006f40:	6139      	str	r1, [r7, #16]
 8006f42:	4649      	mov	r1, r9
 8006f44:	414b      	adcs	r3, r1
 8006f46:	617b      	str	r3, [r7, #20]
 8006f48:	f04f 0200 	mov.w	r2, #0
 8006f4c:	f04f 0300 	mov.w	r3, #0
 8006f50:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006f54:	4659      	mov	r1, fp
 8006f56:	00cb      	lsls	r3, r1, #3
 8006f58:	4651      	mov	r1, sl
 8006f5a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006f5e:	4651      	mov	r1, sl
 8006f60:	00ca      	lsls	r2, r1, #3
 8006f62:	4610      	mov	r0, r2
 8006f64:	4619      	mov	r1, r3
 8006f66:	4603      	mov	r3, r0
 8006f68:	4642      	mov	r2, r8
 8006f6a:	189b      	adds	r3, r3, r2
 8006f6c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8006f70:	464b      	mov	r3, r9
 8006f72:	460a      	mov	r2, r1
 8006f74:	eb42 0303 	adc.w	r3, r2, r3
 8006f78:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8006f7c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006f80:	685b      	ldr	r3, [r3, #4]
 8006f82:	2200      	movs	r2, #0
 8006f84:	67bb      	str	r3, [r7, #120]	; 0x78
 8006f86:	67fa      	str	r2, [r7, #124]	; 0x7c
 8006f88:	f04f 0200 	mov.w	r2, #0
 8006f8c:	f04f 0300 	mov.w	r3, #0
 8006f90:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8006f94:	4649      	mov	r1, r9
 8006f96:	008b      	lsls	r3, r1, #2
 8006f98:	4641      	mov	r1, r8
 8006f9a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006f9e:	4641      	mov	r1, r8
 8006fa0:	008a      	lsls	r2, r1, #2
 8006fa2:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8006fa6:	f7f9 f973 	bl	8000290 <__aeabi_uldivmod>
 8006faa:	4602      	mov	r2, r0
 8006fac:	460b      	mov	r3, r1
 8006fae:	4b39      	ldr	r3, [pc, #228]	; (8007094 <UART_SetConfig+0x4e4>)
 8006fb0:	fba3 1302 	umull	r1, r3, r3, r2
 8006fb4:	095b      	lsrs	r3, r3, #5
 8006fb6:	2164      	movs	r1, #100	; 0x64
 8006fb8:	fb01 f303 	mul.w	r3, r1, r3
 8006fbc:	1ad3      	subs	r3, r2, r3
 8006fbe:	011b      	lsls	r3, r3, #4
 8006fc0:	3332      	adds	r3, #50	; 0x32
 8006fc2:	4a34      	ldr	r2, [pc, #208]	; (8007094 <UART_SetConfig+0x4e4>)
 8006fc4:	fba2 2303 	umull	r2, r3, r2, r3
 8006fc8:	095b      	lsrs	r3, r3, #5
 8006fca:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006fce:	441c      	add	r4, r3
 8006fd0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006fd4:	2200      	movs	r2, #0
 8006fd6:	673b      	str	r3, [r7, #112]	; 0x70
 8006fd8:	677a      	str	r2, [r7, #116]	; 0x74
 8006fda:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8006fde:	4642      	mov	r2, r8
 8006fe0:	464b      	mov	r3, r9
 8006fe2:	1891      	adds	r1, r2, r2
 8006fe4:	60b9      	str	r1, [r7, #8]
 8006fe6:	415b      	adcs	r3, r3
 8006fe8:	60fb      	str	r3, [r7, #12]
 8006fea:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006fee:	4641      	mov	r1, r8
 8006ff0:	1851      	adds	r1, r2, r1
 8006ff2:	6039      	str	r1, [r7, #0]
 8006ff4:	4649      	mov	r1, r9
 8006ff6:	414b      	adcs	r3, r1
 8006ff8:	607b      	str	r3, [r7, #4]
 8006ffa:	f04f 0200 	mov.w	r2, #0
 8006ffe:	f04f 0300 	mov.w	r3, #0
 8007002:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8007006:	4659      	mov	r1, fp
 8007008:	00cb      	lsls	r3, r1, #3
 800700a:	4651      	mov	r1, sl
 800700c:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007010:	4651      	mov	r1, sl
 8007012:	00ca      	lsls	r2, r1, #3
 8007014:	4610      	mov	r0, r2
 8007016:	4619      	mov	r1, r3
 8007018:	4603      	mov	r3, r0
 800701a:	4642      	mov	r2, r8
 800701c:	189b      	adds	r3, r3, r2
 800701e:	66bb      	str	r3, [r7, #104]	; 0x68
 8007020:	464b      	mov	r3, r9
 8007022:	460a      	mov	r2, r1
 8007024:	eb42 0303 	adc.w	r3, r2, r3
 8007028:	66fb      	str	r3, [r7, #108]	; 0x6c
 800702a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800702e:	685b      	ldr	r3, [r3, #4]
 8007030:	2200      	movs	r2, #0
 8007032:	663b      	str	r3, [r7, #96]	; 0x60
 8007034:	667a      	str	r2, [r7, #100]	; 0x64
 8007036:	f04f 0200 	mov.w	r2, #0
 800703a:	f04f 0300 	mov.w	r3, #0
 800703e:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8007042:	4649      	mov	r1, r9
 8007044:	008b      	lsls	r3, r1, #2
 8007046:	4641      	mov	r1, r8
 8007048:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800704c:	4641      	mov	r1, r8
 800704e:	008a      	lsls	r2, r1, #2
 8007050:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8007054:	f7f9 f91c 	bl	8000290 <__aeabi_uldivmod>
 8007058:	4602      	mov	r2, r0
 800705a:	460b      	mov	r3, r1
 800705c:	4b0d      	ldr	r3, [pc, #52]	; (8007094 <UART_SetConfig+0x4e4>)
 800705e:	fba3 1302 	umull	r1, r3, r3, r2
 8007062:	095b      	lsrs	r3, r3, #5
 8007064:	2164      	movs	r1, #100	; 0x64
 8007066:	fb01 f303 	mul.w	r3, r1, r3
 800706a:	1ad3      	subs	r3, r2, r3
 800706c:	011b      	lsls	r3, r3, #4
 800706e:	3332      	adds	r3, #50	; 0x32
 8007070:	4a08      	ldr	r2, [pc, #32]	; (8007094 <UART_SetConfig+0x4e4>)
 8007072:	fba2 2303 	umull	r2, r3, r2, r3
 8007076:	095b      	lsrs	r3, r3, #5
 8007078:	f003 020f 	and.w	r2, r3, #15
 800707c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007080:	681b      	ldr	r3, [r3, #0]
 8007082:	4422      	add	r2, r4
 8007084:	609a      	str	r2, [r3, #8]
}
 8007086:	bf00      	nop
 8007088:	f507 7780 	add.w	r7, r7, #256	; 0x100
 800708c:	46bd      	mov	sp, r7
 800708e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007092:	bf00      	nop
 8007094:	51eb851f 	.word	0x51eb851f

08007098 <atoi>:
 8007098:	220a      	movs	r2, #10
 800709a:	2100      	movs	r1, #0
 800709c:	f000 b9ce 	b.w	800743c <strtol>

080070a0 <__errno>:
 80070a0:	4b01      	ldr	r3, [pc, #4]	; (80070a8 <__errno+0x8>)
 80070a2:	6818      	ldr	r0, [r3, #0]
 80070a4:	4770      	bx	lr
 80070a6:	bf00      	nop
 80070a8:	20000104 	.word	0x20000104

080070ac <__libc_init_array>:
 80070ac:	b570      	push	{r4, r5, r6, lr}
 80070ae:	4d0d      	ldr	r5, [pc, #52]	; (80070e4 <__libc_init_array+0x38>)
 80070b0:	4c0d      	ldr	r4, [pc, #52]	; (80070e8 <__libc_init_array+0x3c>)
 80070b2:	1b64      	subs	r4, r4, r5
 80070b4:	10a4      	asrs	r4, r4, #2
 80070b6:	2600      	movs	r6, #0
 80070b8:	42a6      	cmp	r6, r4
 80070ba:	d109      	bne.n	80070d0 <__libc_init_array+0x24>
 80070bc:	4d0b      	ldr	r5, [pc, #44]	; (80070ec <__libc_init_array+0x40>)
 80070be:	4c0c      	ldr	r4, [pc, #48]	; (80070f0 <__libc_init_array+0x44>)
 80070c0:	f001 ff34 	bl	8008f2c <_init>
 80070c4:	1b64      	subs	r4, r4, r5
 80070c6:	10a4      	asrs	r4, r4, #2
 80070c8:	2600      	movs	r6, #0
 80070ca:	42a6      	cmp	r6, r4
 80070cc:	d105      	bne.n	80070da <__libc_init_array+0x2e>
 80070ce:	bd70      	pop	{r4, r5, r6, pc}
 80070d0:	f855 3b04 	ldr.w	r3, [r5], #4
 80070d4:	4798      	blx	r3
 80070d6:	3601      	adds	r6, #1
 80070d8:	e7ee      	b.n	80070b8 <__libc_init_array+0xc>
 80070da:	f855 3b04 	ldr.w	r3, [r5], #4
 80070de:	4798      	blx	r3
 80070e0:	3601      	adds	r6, #1
 80070e2:	e7f2      	b.n	80070ca <__libc_init_array+0x1e>
 80070e4:	08009678 	.word	0x08009678
 80070e8:	08009678 	.word	0x08009678
 80070ec:	08009678 	.word	0x08009678
 80070f0:	0800967c 	.word	0x0800967c

080070f4 <memcpy>:
 80070f4:	440a      	add	r2, r1
 80070f6:	4291      	cmp	r1, r2
 80070f8:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80070fc:	d100      	bne.n	8007100 <memcpy+0xc>
 80070fe:	4770      	bx	lr
 8007100:	b510      	push	{r4, lr}
 8007102:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007106:	f803 4f01 	strb.w	r4, [r3, #1]!
 800710a:	4291      	cmp	r1, r2
 800710c:	d1f9      	bne.n	8007102 <memcpy+0xe>
 800710e:	bd10      	pop	{r4, pc}

08007110 <memset>:
 8007110:	4402      	add	r2, r0
 8007112:	4603      	mov	r3, r0
 8007114:	4293      	cmp	r3, r2
 8007116:	d100      	bne.n	800711a <memset+0xa>
 8007118:	4770      	bx	lr
 800711a:	f803 1b01 	strb.w	r1, [r3], #1
 800711e:	e7f9      	b.n	8007114 <memset+0x4>

08007120 <siprintf>:
 8007120:	b40e      	push	{r1, r2, r3}
 8007122:	b500      	push	{lr}
 8007124:	b09c      	sub	sp, #112	; 0x70
 8007126:	ab1d      	add	r3, sp, #116	; 0x74
 8007128:	9002      	str	r0, [sp, #8]
 800712a:	9006      	str	r0, [sp, #24]
 800712c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8007130:	4809      	ldr	r0, [pc, #36]	; (8007158 <siprintf+0x38>)
 8007132:	9107      	str	r1, [sp, #28]
 8007134:	9104      	str	r1, [sp, #16]
 8007136:	4909      	ldr	r1, [pc, #36]	; (800715c <siprintf+0x3c>)
 8007138:	f853 2b04 	ldr.w	r2, [r3], #4
 800713c:	9105      	str	r1, [sp, #20]
 800713e:	6800      	ldr	r0, [r0, #0]
 8007140:	9301      	str	r3, [sp, #4]
 8007142:	a902      	add	r1, sp, #8
 8007144:	f000 fb2c 	bl	80077a0 <_svfiprintf_r>
 8007148:	9b02      	ldr	r3, [sp, #8]
 800714a:	2200      	movs	r2, #0
 800714c:	701a      	strb	r2, [r3, #0]
 800714e:	b01c      	add	sp, #112	; 0x70
 8007150:	f85d eb04 	ldr.w	lr, [sp], #4
 8007154:	b003      	add	sp, #12
 8007156:	4770      	bx	lr
 8007158:	20000104 	.word	0x20000104
 800715c:	ffff0208 	.word	0xffff0208

08007160 <siscanf>:
 8007160:	b40e      	push	{r1, r2, r3}
 8007162:	b510      	push	{r4, lr}
 8007164:	b09f      	sub	sp, #124	; 0x7c
 8007166:	ac21      	add	r4, sp, #132	; 0x84
 8007168:	f44f 7101 	mov.w	r1, #516	; 0x204
 800716c:	f854 2b04 	ldr.w	r2, [r4], #4
 8007170:	9201      	str	r2, [sp, #4]
 8007172:	f8ad 101c 	strh.w	r1, [sp, #28]
 8007176:	9004      	str	r0, [sp, #16]
 8007178:	9008      	str	r0, [sp, #32]
 800717a:	f7f9 f831 	bl	80001e0 <strlen>
 800717e:	4b0c      	ldr	r3, [pc, #48]	; (80071b0 <siscanf+0x50>)
 8007180:	9005      	str	r0, [sp, #20]
 8007182:	9009      	str	r0, [sp, #36]	; 0x24
 8007184:	930d      	str	r3, [sp, #52]	; 0x34
 8007186:	480b      	ldr	r0, [pc, #44]	; (80071b4 <siscanf+0x54>)
 8007188:	9a01      	ldr	r2, [sp, #4]
 800718a:	6800      	ldr	r0, [r0, #0]
 800718c:	9403      	str	r4, [sp, #12]
 800718e:	2300      	movs	r3, #0
 8007190:	9311      	str	r3, [sp, #68]	; 0x44
 8007192:	9316      	str	r3, [sp, #88]	; 0x58
 8007194:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8007198:	f8ad 301e 	strh.w	r3, [sp, #30]
 800719c:	a904      	add	r1, sp, #16
 800719e:	4623      	mov	r3, r4
 80071a0:	f000 fc58 	bl	8007a54 <__ssvfiscanf_r>
 80071a4:	b01f      	add	sp, #124	; 0x7c
 80071a6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80071aa:	b003      	add	sp, #12
 80071ac:	4770      	bx	lr
 80071ae:	bf00      	nop
 80071b0:	080071db 	.word	0x080071db
 80071b4:	20000104 	.word	0x20000104

080071b8 <__sread>:
 80071b8:	b510      	push	{r4, lr}
 80071ba:	460c      	mov	r4, r1
 80071bc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80071c0:	f001 fa00 	bl	80085c4 <_read_r>
 80071c4:	2800      	cmp	r0, #0
 80071c6:	bfab      	itete	ge
 80071c8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80071ca:	89a3      	ldrhlt	r3, [r4, #12]
 80071cc:	181b      	addge	r3, r3, r0
 80071ce:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80071d2:	bfac      	ite	ge
 80071d4:	6563      	strge	r3, [r4, #84]	; 0x54
 80071d6:	81a3      	strhlt	r3, [r4, #12]
 80071d8:	bd10      	pop	{r4, pc}

080071da <__seofread>:
 80071da:	2000      	movs	r0, #0
 80071dc:	4770      	bx	lr

080071de <__swrite>:
 80071de:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80071e2:	461f      	mov	r7, r3
 80071e4:	898b      	ldrh	r3, [r1, #12]
 80071e6:	05db      	lsls	r3, r3, #23
 80071e8:	4605      	mov	r5, r0
 80071ea:	460c      	mov	r4, r1
 80071ec:	4616      	mov	r6, r2
 80071ee:	d505      	bpl.n	80071fc <__swrite+0x1e>
 80071f0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80071f4:	2302      	movs	r3, #2
 80071f6:	2200      	movs	r2, #0
 80071f8:	f000 f97c 	bl	80074f4 <_lseek_r>
 80071fc:	89a3      	ldrh	r3, [r4, #12]
 80071fe:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007202:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007206:	81a3      	strh	r3, [r4, #12]
 8007208:	4632      	mov	r2, r6
 800720a:	463b      	mov	r3, r7
 800720c:	4628      	mov	r0, r5
 800720e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007212:	f000 b91d 	b.w	8007450 <_write_r>

08007216 <__sseek>:
 8007216:	b510      	push	{r4, lr}
 8007218:	460c      	mov	r4, r1
 800721a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800721e:	f000 f969 	bl	80074f4 <_lseek_r>
 8007222:	1c43      	adds	r3, r0, #1
 8007224:	89a3      	ldrh	r3, [r4, #12]
 8007226:	bf15      	itete	ne
 8007228:	6560      	strne	r0, [r4, #84]	; 0x54
 800722a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800722e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8007232:	81a3      	strheq	r3, [r4, #12]
 8007234:	bf18      	it	ne
 8007236:	81a3      	strhne	r3, [r4, #12]
 8007238:	bd10      	pop	{r4, pc}

0800723a <__sclose>:
 800723a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800723e:	f000 b937 	b.w	80074b0 <_close_r>

08007242 <strcpy>:
 8007242:	4603      	mov	r3, r0
 8007244:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007248:	f803 2b01 	strb.w	r2, [r3], #1
 800724c:	2a00      	cmp	r2, #0
 800724e:	d1f9      	bne.n	8007244 <strcpy+0x2>
 8007250:	4770      	bx	lr

08007252 <strncmp>:
 8007252:	b510      	push	{r4, lr}
 8007254:	b17a      	cbz	r2, 8007276 <strncmp+0x24>
 8007256:	4603      	mov	r3, r0
 8007258:	3901      	subs	r1, #1
 800725a:	1884      	adds	r4, r0, r2
 800725c:	f813 0b01 	ldrb.w	r0, [r3], #1
 8007260:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8007264:	4290      	cmp	r0, r2
 8007266:	d101      	bne.n	800726c <strncmp+0x1a>
 8007268:	42a3      	cmp	r3, r4
 800726a:	d101      	bne.n	8007270 <strncmp+0x1e>
 800726c:	1a80      	subs	r0, r0, r2
 800726e:	bd10      	pop	{r4, pc}
 8007270:	2800      	cmp	r0, #0
 8007272:	d1f3      	bne.n	800725c <strncmp+0xa>
 8007274:	e7fa      	b.n	800726c <strncmp+0x1a>
 8007276:	4610      	mov	r0, r2
 8007278:	e7f9      	b.n	800726e <strncmp+0x1c>
	...

0800727c <strtok>:
 800727c:	4b16      	ldr	r3, [pc, #88]	; (80072d8 <strtok+0x5c>)
 800727e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8007280:	681e      	ldr	r6, [r3, #0]
 8007282:	6db4      	ldr	r4, [r6, #88]	; 0x58
 8007284:	4605      	mov	r5, r0
 8007286:	b9fc      	cbnz	r4, 80072c8 <strtok+0x4c>
 8007288:	2050      	movs	r0, #80	; 0x50
 800728a:	9101      	str	r1, [sp, #4]
 800728c:	f000 f944 	bl	8007518 <malloc>
 8007290:	9901      	ldr	r1, [sp, #4]
 8007292:	65b0      	str	r0, [r6, #88]	; 0x58
 8007294:	4602      	mov	r2, r0
 8007296:	b920      	cbnz	r0, 80072a2 <strtok+0x26>
 8007298:	4b10      	ldr	r3, [pc, #64]	; (80072dc <strtok+0x60>)
 800729a:	4811      	ldr	r0, [pc, #68]	; (80072e0 <strtok+0x64>)
 800729c:	2157      	movs	r1, #87	; 0x57
 800729e:	f000 f8e9 	bl	8007474 <__assert_func>
 80072a2:	e9c0 4400 	strd	r4, r4, [r0]
 80072a6:	e9c0 4402 	strd	r4, r4, [r0, #8]
 80072aa:	e9c0 4404 	strd	r4, r4, [r0, #16]
 80072ae:	e9c0 440a 	strd	r4, r4, [r0, #40]	; 0x28
 80072b2:	e9c0 440c 	strd	r4, r4, [r0, #48]	; 0x30
 80072b6:	e9c0 440e 	strd	r4, r4, [r0, #56]	; 0x38
 80072ba:	e9c0 4410 	strd	r4, r4, [r0, #64]	; 0x40
 80072be:	e9c0 4412 	strd	r4, r4, [r0, #72]	; 0x48
 80072c2:	6184      	str	r4, [r0, #24]
 80072c4:	7704      	strb	r4, [r0, #28]
 80072c6:	6244      	str	r4, [r0, #36]	; 0x24
 80072c8:	6db2      	ldr	r2, [r6, #88]	; 0x58
 80072ca:	2301      	movs	r3, #1
 80072cc:	4628      	mov	r0, r5
 80072ce:	b002      	add	sp, #8
 80072d0:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80072d4:	f000 b806 	b.w	80072e4 <__strtok_r>
 80072d8:	20000104 	.word	0x20000104
 80072dc:	08009410 	.word	0x08009410
 80072e0:	08009427 	.word	0x08009427

080072e4 <__strtok_r>:
 80072e4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80072e6:	b908      	cbnz	r0, 80072ec <__strtok_r+0x8>
 80072e8:	6810      	ldr	r0, [r2, #0]
 80072ea:	b188      	cbz	r0, 8007310 <__strtok_r+0x2c>
 80072ec:	4604      	mov	r4, r0
 80072ee:	4620      	mov	r0, r4
 80072f0:	f814 5b01 	ldrb.w	r5, [r4], #1
 80072f4:	460f      	mov	r7, r1
 80072f6:	f817 6b01 	ldrb.w	r6, [r7], #1
 80072fa:	b91e      	cbnz	r6, 8007304 <__strtok_r+0x20>
 80072fc:	b965      	cbnz	r5, 8007318 <__strtok_r+0x34>
 80072fe:	6015      	str	r5, [r2, #0]
 8007300:	4628      	mov	r0, r5
 8007302:	e005      	b.n	8007310 <__strtok_r+0x2c>
 8007304:	42b5      	cmp	r5, r6
 8007306:	d1f6      	bne.n	80072f6 <__strtok_r+0x12>
 8007308:	2b00      	cmp	r3, #0
 800730a:	d1f0      	bne.n	80072ee <__strtok_r+0xa>
 800730c:	6014      	str	r4, [r2, #0]
 800730e:	7003      	strb	r3, [r0, #0]
 8007310:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007312:	461c      	mov	r4, r3
 8007314:	e00c      	b.n	8007330 <__strtok_r+0x4c>
 8007316:	b915      	cbnz	r5, 800731e <__strtok_r+0x3a>
 8007318:	f814 3b01 	ldrb.w	r3, [r4], #1
 800731c:	460e      	mov	r6, r1
 800731e:	f816 5b01 	ldrb.w	r5, [r6], #1
 8007322:	42ab      	cmp	r3, r5
 8007324:	d1f7      	bne.n	8007316 <__strtok_r+0x32>
 8007326:	2b00      	cmp	r3, #0
 8007328:	d0f3      	beq.n	8007312 <__strtok_r+0x2e>
 800732a:	2300      	movs	r3, #0
 800732c:	f804 3c01 	strb.w	r3, [r4, #-1]
 8007330:	6014      	str	r4, [r2, #0]
 8007332:	e7ed      	b.n	8007310 <__strtok_r+0x2c>

08007334 <_strtol_l.constprop.0>:
 8007334:	2b01      	cmp	r3, #1
 8007336:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800733a:	d001      	beq.n	8007340 <_strtol_l.constprop.0+0xc>
 800733c:	2b24      	cmp	r3, #36	; 0x24
 800733e:	d906      	bls.n	800734e <_strtol_l.constprop.0+0x1a>
 8007340:	f7ff feae 	bl	80070a0 <__errno>
 8007344:	2316      	movs	r3, #22
 8007346:	6003      	str	r3, [r0, #0]
 8007348:	2000      	movs	r0, #0
 800734a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800734e:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 8007434 <_strtol_l.constprop.0+0x100>
 8007352:	460d      	mov	r5, r1
 8007354:	462e      	mov	r6, r5
 8007356:	f815 4b01 	ldrb.w	r4, [r5], #1
 800735a:	f814 700c 	ldrb.w	r7, [r4, ip]
 800735e:	f017 0708 	ands.w	r7, r7, #8
 8007362:	d1f7      	bne.n	8007354 <_strtol_l.constprop.0+0x20>
 8007364:	2c2d      	cmp	r4, #45	; 0x2d
 8007366:	d132      	bne.n	80073ce <_strtol_l.constprop.0+0x9a>
 8007368:	782c      	ldrb	r4, [r5, #0]
 800736a:	2701      	movs	r7, #1
 800736c:	1cb5      	adds	r5, r6, #2
 800736e:	2b00      	cmp	r3, #0
 8007370:	d05b      	beq.n	800742a <_strtol_l.constprop.0+0xf6>
 8007372:	2b10      	cmp	r3, #16
 8007374:	d109      	bne.n	800738a <_strtol_l.constprop.0+0x56>
 8007376:	2c30      	cmp	r4, #48	; 0x30
 8007378:	d107      	bne.n	800738a <_strtol_l.constprop.0+0x56>
 800737a:	782c      	ldrb	r4, [r5, #0]
 800737c:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8007380:	2c58      	cmp	r4, #88	; 0x58
 8007382:	d14d      	bne.n	8007420 <_strtol_l.constprop.0+0xec>
 8007384:	786c      	ldrb	r4, [r5, #1]
 8007386:	2310      	movs	r3, #16
 8007388:	3502      	adds	r5, #2
 800738a:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 800738e:	f108 38ff 	add.w	r8, r8, #4294967295	; 0xffffffff
 8007392:	f04f 0c00 	mov.w	ip, #0
 8007396:	fbb8 f9f3 	udiv	r9, r8, r3
 800739a:	4666      	mov	r6, ip
 800739c:	fb03 8a19 	mls	sl, r3, r9, r8
 80073a0:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 80073a4:	f1be 0f09 	cmp.w	lr, #9
 80073a8:	d816      	bhi.n	80073d8 <_strtol_l.constprop.0+0xa4>
 80073aa:	4674      	mov	r4, lr
 80073ac:	42a3      	cmp	r3, r4
 80073ae:	dd24      	ble.n	80073fa <_strtol_l.constprop.0+0xc6>
 80073b0:	f1bc 0f00 	cmp.w	ip, #0
 80073b4:	db1e      	blt.n	80073f4 <_strtol_l.constprop.0+0xc0>
 80073b6:	45b1      	cmp	r9, r6
 80073b8:	d31c      	bcc.n	80073f4 <_strtol_l.constprop.0+0xc0>
 80073ba:	d101      	bne.n	80073c0 <_strtol_l.constprop.0+0x8c>
 80073bc:	45a2      	cmp	sl, r4
 80073be:	db19      	blt.n	80073f4 <_strtol_l.constprop.0+0xc0>
 80073c0:	fb06 4603 	mla	r6, r6, r3, r4
 80073c4:	f04f 0c01 	mov.w	ip, #1
 80073c8:	f815 4b01 	ldrb.w	r4, [r5], #1
 80073cc:	e7e8      	b.n	80073a0 <_strtol_l.constprop.0+0x6c>
 80073ce:	2c2b      	cmp	r4, #43	; 0x2b
 80073d0:	bf04      	itt	eq
 80073d2:	782c      	ldrbeq	r4, [r5, #0]
 80073d4:	1cb5      	addeq	r5, r6, #2
 80073d6:	e7ca      	b.n	800736e <_strtol_l.constprop.0+0x3a>
 80073d8:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 80073dc:	f1be 0f19 	cmp.w	lr, #25
 80073e0:	d801      	bhi.n	80073e6 <_strtol_l.constprop.0+0xb2>
 80073e2:	3c37      	subs	r4, #55	; 0x37
 80073e4:	e7e2      	b.n	80073ac <_strtol_l.constprop.0+0x78>
 80073e6:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 80073ea:	f1be 0f19 	cmp.w	lr, #25
 80073ee:	d804      	bhi.n	80073fa <_strtol_l.constprop.0+0xc6>
 80073f0:	3c57      	subs	r4, #87	; 0x57
 80073f2:	e7db      	b.n	80073ac <_strtol_l.constprop.0+0x78>
 80073f4:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 80073f8:	e7e6      	b.n	80073c8 <_strtol_l.constprop.0+0x94>
 80073fa:	f1bc 0f00 	cmp.w	ip, #0
 80073fe:	da05      	bge.n	800740c <_strtol_l.constprop.0+0xd8>
 8007400:	2322      	movs	r3, #34	; 0x22
 8007402:	6003      	str	r3, [r0, #0]
 8007404:	4646      	mov	r6, r8
 8007406:	b942      	cbnz	r2, 800741a <_strtol_l.constprop.0+0xe6>
 8007408:	4630      	mov	r0, r6
 800740a:	e79e      	b.n	800734a <_strtol_l.constprop.0+0x16>
 800740c:	b107      	cbz	r7, 8007410 <_strtol_l.constprop.0+0xdc>
 800740e:	4276      	negs	r6, r6
 8007410:	2a00      	cmp	r2, #0
 8007412:	d0f9      	beq.n	8007408 <_strtol_l.constprop.0+0xd4>
 8007414:	f1bc 0f00 	cmp.w	ip, #0
 8007418:	d000      	beq.n	800741c <_strtol_l.constprop.0+0xe8>
 800741a:	1e69      	subs	r1, r5, #1
 800741c:	6011      	str	r1, [r2, #0]
 800741e:	e7f3      	b.n	8007408 <_strtol_l.constprop.0+0xd4>
 8007420:	2430      	movs	r4, #48	; 0x30
 8007422:	2b00      	cmp	r3, #0
 8007424:	d1b1      	bne.n	800738a <_strtol_l.constprop.0+0x56>
 8007426:	2308      	movs	r3, #8
 8007428:	e7af      	b.n	800738a <_strtol_l.constprop.0+0x56>
 800742a:	2c30      	cmp	r4, #48	; 0x30
 800742c:	d0a5      	beq.n	800737a <_strtol_l.constprop.0+0x46>
 800742e:	230a      	movs	r3, #10
 8007430:	e7ab      	b.n	800738a <_strtol_l.constprop.0+0x56>
 8007432:	bf00      	nop
 8007434:	080094c1 	.word	0x080094c1

08007438 <_strtol_r>:
 8007438:	f7ff bf7c 	b.w	8007334 <_strtol_l.constprop.0>

0800743c <strtol>:
 800743c:	4613      	mov	r3, r2
 800743e:	460a      	mov	r2, r1
 8007440:	4601      	mov	r1, r0
 8007442:	4802      	ldr	r0, [pc, #8]	; (800744c <strtol+0x10>)
 8007444:	6800      	ldr	r0, [r0, #0]
 8007446:	f7ff bf75 	b.w	8007334 <_strtol_l.constprop.0>
 800744a:	bf00      	nop
 800744c:	20000104 	.word	0x20000104

08007450 <_write_r>:
 8007450:	b538      	push	{r3, r4, r5, lr}
 8007452:	4d07      	ldr	r5, [pc, #28]	; (8007470 <_write_r+0x20>)
 8007454:	4604      	mov	r4, r0
 8007456:	4608      	mov	r0, r1
 8007458:	4611      	mov	r1, r2
 800745a:	2200      	movs	r2, #0
 800745c:	602a      	str	r2, [r5, #0]
 800745e:	461a      	mov	r2, r3
 8007460:	f7fb fdf9 	bl	8003056 <_write>
 8007464:	1c43      	adds	r3, r0, #1
 8007466:	d102      	bne.n	800746e <_write_r+0x1e>
 8007468:	682b      	ldr	r3, [r5, #0]
 800746a:	b103      	cbz	r3, 800746e <_write_r+0x1e>
 800746c:	6023      	str	r3, [r4, #0]
 800746e:	bd38      	pop	{r3, r4, r5, pc}
 8007470:	20000420 	.word	0x20000420

08007474 <__assert_func>:
 8007474:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8007476:	4614      	mov	r4, r2
 8007478:	461a      	mov	r2, r3
 800747a:	4b09      	ldr	r3, [pc, #36]	; (80074a0 <__assert_func+0x2c>)
 800747c:	681b      	ldr	r3, [r3, #0]
 800747e:	4605      	mov	r5, r0
 8007480:	68d8      	ldr	r0, [r3, #12]
 8007482:	b14c      	cbz	r4, 8007498 <__assert_func+0x24>
 8007484:	4b07      	ldr	r3, [pc, #28]	; (80074a4 <__assert_func+0x30>)
 8007486:	9100      	str	r1, [sp, #0]
 8007488:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800748c:	4906      	ldr	r1, [pc, #24]	; (80074a8 <__assert_func+0x34>)
 800748e:	462b      	mov	r3, r5
 8007490:	f000 f81e 	bl	80074d0 <fiprintf>
 8007494:	f001 fa5e 	bl	8008954 <abort>
 8007498:	4b04      	ldr	r3, [pc, #16]	; (80074ac <__assert_func+0x38>)
 800749a:	461c      	mov	r4, r3
 800749c:	e7f3      	b.n	8007486 <__assert_func+0x12>
 800749e:	bf00      	nop
 80074a0:	20000104 	.word	0x20000104
 80074a4:	08009484 	.word	0x08009484
 80074a8:	08009491 	.word	0x08009491
 80074ac:	080094bf 	.word	0x080094bf

080074b0 <_close_r>:
 80074b0:	b538      	push	{r3, r4, r5, lr}
 80074b2:	4d06      	ldr	r5, [pc, #24]	; (80074cc <_close_r+0x1c>)
 80074b4:	2300      	movs	r3, #0
 80074b6:	4604      	mov	r4, r0
 80074b8:	4608      	mov	r0, r1
 80074ba:	602b      	str	r3, [r5, #0]
 80074bc:	f7fb fde7 	bl	800308e <_close>
 80074c0:	1c43      	adds	r3, r0, #1
 80074c2:	d102      	bne.n	80074ca <_close_r+0x1a>
 80074c4:	682b      	ldr	r3, [r5, #0]
 80074c6:	b103      	cbz	r3, 80074ca <_close_r+0x1a>
 80074c8:	6023      	str	r3, [r4, #0]
 80074ca:	bd38      	pop	{r3, r4, r5, pc}
 80074cc:	20000420 	.word	0x20000420

080074d0 <fiprintf>:
 80074d0:	b40e      	push	{r1, r2, r3}
 80074d2:	b503      	push	{r0, r1, lr}
 80074d4:	4601      	mov	r1, r0
 80074d6:	ab03      	add	r3, sp, #12
 80074d8:	4805      	ldr	r0, [pc, #20]	; (80074f0 <fiprintf+0x20>)
 80074da:	f853 2b04 	ldr.w	r2, [r3], #4
 80074de:	6800      	ldr	r0, [r0, #0]
 80074e0:	9301      	str	r3, [sp, #4]
 80074e2:	f000 fc59 	bl	8007d98 <_vfiprintf_r>
 80074e6:	b002      	add	sp, #8
 80074e8:	f85d eb04 	ldr.w	lr, [sp], #4
 80074ec:	b003      	add	sp, #12
 80074ee:	4770      	bx	lr
 80074f0:	20000104 	.word	0x20000104

080074f4 <_lseek_r>:
 80074f4:	b538      	push	{r3, r4, r5, lr}
 80074f6:	4d07      	ldr	r5, [pc, #28]	; (8007514 <_lseek_r+0x20>)
 80074f8:	4604      	mov	r4, r0
 80074fa:	4608      	mov	r0, r1
 80074fc:	4611      	mov	r1, r2
 80074fe:	2200      	movs	r2, #0
 8007500:	602a      	str	r2, [r5, #0]
 8007502:	461a      	mov	r2, r3
 8007504:	f7fb fdea 	bl	80030dc <_lseek>
 8007508:	1c43      	adds	r3, r0, #1
 800750a:	d102      	bne.n	8007512 <_lseek_r+0x1e>
 800750c:	682b      	ldr	r3, [r5, #0]
 800750e:	b103      	cbz	r3, 8007512 <_lseek_r+0x1e>
 8007510:	6023      	str	r3, [r4, #0]
 8007512:	bd38      	pop	{r3, r4, r5, pc}
 8007514:	20000420 	.word	0x20000420

08007518 <malloc>:
 8007518:	4b02      	ldr	r3, [pc, #8]	; (8007524 <malloc+0xc>)
 800751a:	4601      	mov	r1, r0
 800751c:	6818      	ldr	r0, [r3, #0]
 800751e:	f000 b86f 	b.w	8007600 <_malloc_r>
 8007522:	bf00      	nop
 8007524:	20000104 	.word	0x20000104

08007528 <_free_r>:
 8007528:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800752a:	2900      	cmp	r1, #0
 800752c:	d044      	beq.n	80075b8 <_free_r+0x90>
 800752e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007532:	9001      	str	r0, [sp, #4]
 8007534:	2b00      	cmp	r3, #0
 8007536:	f1a1 0404 	sub.w	r4, r1, #4
 800753a:	bfb8      	it	lt
 800753c:	18e4      	addlt	r4, r4, r3
 800753e:	f001 fc4b 	bl	8008dd8 <__malloc_lock>
 8007542:	4a1e      	ldr	r2, [pc, #120]	; (80075bc <_free_r+0x94>)
 8007544:	9801      	ldr	r0, [sp, #4]
 8007546:	6813      	ldr	r3, [r2, #0]
 8007548:	b933      	cbnz	r3, 8007558 <_free_r+0x30>
 800754a:	6063      	str	r3, [r4, #4]
 800754c:	6014      	str	r4, [r2, #0]
 800754e:	b003      	add	sp, #12
 8007550:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007554:	f001 bc46 	b.w	8008de4 <__malloc_unlock>
 8007558:	42a3      	cmp	r3, r4
 800755a:	d908      	bls.n	800756e <_free_r+0x46>
 800755c:	6825      	ldr	r5, [r4, #0]
 800755e:	1961      	adds	r1, r4, r5
 8007560:	428b      	cmp	r3, r1
 8007562:	bf01      	itttt	eq
 8007564:	6819      	ldreq	r1, [r3, #0]
 8007566:	685b      	ldreq	r3, [r3, #4]
 8007568:	1949      	addeq	r1, r1, r5
 800756a:	6021      	streq	r1, [r4, #0]
 800756c:	e7ed      	b.n	800754a <_free_r+0x22>
 800756e:	461a      	mov	r2, r3
 8007570:	685b      	ldr	r3, [r3, #4]
 8007572:	b10b      	cbz	r3, 8007578 <_free_r+0x50>
 8007574:	42a3      	cmp	r3, r4
 8007576:	d9fa      	bls.n	800756e <_free_r+0x46>
 8007578:	6811      	ldr	r1, [r2, #0]
 800757a:	1855      	adds	r5, r2, r1
 800757c:	42a5      	cmp	r5, r4
 800757e:	d10b      	bne.n	8007598 <_free_r+0x70>
 8007580:	6824      	ldr	r4, [r4, #0]
 8007582:	4421      	add	r1, r4
 8007584:	1854      	adds	r4, r2, r1
 8007586:	42a3      	cmp	r3, r4
 8007588:	6011      	str	r1, [r2, #0]
 800758a:	d1e0      	bne.n	800754e <_free_r+0x26>
 800758c:	681c      	ldr	r4, [r3, #0]
 800758e:	685b      	ldr	r3, [r3, #4]
 8007590:	6053      	str	r3, [r2, #4]
 8007592:	4421      	add	r1, r4
 8007594:	6011      	str	r1, [r2, #0]
 8007596:	e7da      	b.n	800754e <_free_r+0x26>
 8007598:	d902      	bls.n	80075a0 <_free_r+0x78>
 800759a:	230c      	movs	r3, #12
 800759c:	6003      	str	r3, [r0, #0]
 800759e:	e7d6      	b.n	800754e <_free_r+0x26>
 80075a0:	6825      	ldr	r5, [r4, #0]
 80075a2:	1961      	adds	r1, r4, r5
 80075a4:	428b      	cmp	r3, r1
 80075a6:	bf04      	itt	eq
 80075a8:	6819      	ldreq	r1, [r3, #0]
 80075aa:	685b      	ldreq	r3, [r3, #4]
 80075ac:	6063      	str	r3, [r4, #4]
 80075ae:	bf04      	itt	eq
 80075b0:	1949      	addeq	r1, r1, r5
 80075b2:	6021      	streq	r1, [r4, #0]
 80075b4:	6054      	str	r4, [r2, #4]
 80075b6:	e7ca      	b.n	800754e <_free_r+0x26>
 80075b8:	b003      	add	sp, #12
 80075ba:	bd30      	pop	{r4, r5, pc}
 80075bc:	20000418 	.word	0x20000418

080075c0 <sbrk_aligned>:
 80075c0:	b570      	push	{r4, r5, r6, lr}
 80075c2:	4e0e      	ldr	r6, [pc, #56]	; (80075fc <sbrk_aligned+0x3c>)
 80075c4:	460c      	mov	r4, r1
 80075c6:	6831      	ldr	r1, [r6, #0]
 80075c8:	4605      	mov	r5, r0
 80075ca:	b911      	cbnz	r1, 80075d2 <sbrk_aligned+0x12>
 80075cc:	f001 f80c 	bl	80085e8 <_sbrk_r>
 80075d0:	6030      	str	r0, [r6, #0]
 80075d2:	4621      	mov	r1, r4
 80075d4:	4628      	mov	r0, r5
 80075d6:	f001 f807 	bl	80085e8 <_sbrk_r>
 80075da:	1c43      	adds	r3, r0, #1
 80075dc:	d00a      	beq.n	80075f4 <sbrk_aligned+0x34>
 80075de:	1cc4      	adds	r4, r0, #3
 80075e0:	f024 0403 	bic.w	r4, r4, #3
 80075e4:	42a0      	cmp	r0, r4
 80075e6:	d007      	beq.n	80075f8 <sbrk_aligned+0x38>
 80075e8:	1a21      	subs	r1, r4, r0
 80075ea:	4628      	mov	r0, r5
 80075ec:	f000 fffc 	bl	80085e8 <_sbrk_r>
 80075f0:	3001      	adds	r0, #1
 80075f2:	d101      	bne.n	80075f8 <sbrk_aligned+0x38>
 80075f4:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 80075f8:	4620      	mov	r0, r4
 80075fa:	bd70      	pop	{r4, r5, r6, pc}
 80075fc:	2000041c 	.word	0x2000041c

08007600 <_malloc_r>:
 8007600:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007604:	1ccd      	adds	r5, r1, #3
 8007606:	f025 0503 	bic.w	r5, r5, #3
 800760a:	3508      	adds	r5, #8
 800760c:	2d0c      	cmp	r5, #12
 800760e:	bf38      	it	cc
 8007610:	250c      	movcc	r5, #12
 8007612:	2d00      	cmp	r5, #0
 8007614:	4607      	mov	r7, r0
 8007616:	db01      	blt.n	800761c <_malloc_r+0x1c>
 8007618:	42a9      	cmp	r1, r5
 800761a:	d905      	bls.n	8007628 <_malloc_r+0x28>
 800761c:	230c      	movs	r3, #12
 800761e:	603b      	str	r3, [r7, #0]
 8007620:	2600      	movs	r6, #0
 8007622:	4630      	mov	r0, r6
 8007624:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007628:	4e2e      	ldr	r6, [pc, #184]	; (80076e4 <_malloc_r+0xe4>)
 800762a:	f001 fbd5 	bl	8008dd8 <__malloc_lock>
 800762e:	6833      	ldr	r3, [r6, #0]
 8007630:	461c      	mov	r4, r3
 8007632:	bb34      	cbnz	r4, 8007682 <_malloc_r+0x82>
 8007634:	4629      	mov	r1, r5
 8007636:	4638      	mov	r0, r7
 8007638:	f7ff ffc2 	bl	80075c0 <sbrk_aligned>
 800763c:	1c43      	adds	r3, r0, #1
 800763e:	4604      	mov	r4, r0
 8007640:	d14d      	bne.n	80076de <_malloc_r+0xde>
 8007642:	6834      	ldr	r4, [r6, #0]
 8007644:	4626      	mov	r6, r4
 8007646:	2e00      	cmp	r6, #0
 8007648:	d140      	bne.n	80076cc <_malloc_r+0xcc>
 800764a:	6823      	ldr	r3, [r4, #0]
 800764c:	4631      	mov	r1, r6
 800764e:	4638      	mov	r0, r7
 8007650:	eb04 0803 	add.w	r8, r4, r3
 8007654:	f000 ffc8 	bl	80085e8 <_sbrk_r>
 8007658:	4580      	cmp	r8, r0
 800765a:	d13a      	bne.n	80076d2 <_malloc_r+0xd2>
 800765c:	6821      	ldr	r1, [r4, #0]
 800765e:	3503      	adds	r5, #3
 8007660:	1a6d      	subs	r5, r5, r1
 8007662:	f025 0503 	bic.w	r5, r5, #3
 8007666:	3508      	adds	r5, #8
 8007668:	2d0c      	cmp	r5, #12
 800766a:	bf38      	it	cc
 800766c:	250c      	movcc	r5, #12
 800766e:	4629      	mov	r1, r5
 8007670:	4638      	mov	r0, r7
 8007672:	f7ff ffa5 	bl	80075c0 <sbrk_aligned>
 8007676:	3001      	adds	r0, #1
 8007678:	d02b      	beq.n	80076d2 <_malloc_r+0xd2>
 800767a:	6823      	ldr	r3, [r4, #0]
 800767c:	442b      	add	r3, r5
 800767e:	6023      	str	r3, [r4, #0]
 8007680:	e00e      	b.n	80076a0 <_malloc_r+0xa0>
 8007682:	6822      	ldr	r2, [r4, #0]
 8007684:	1b52      	subs	r2, r2, r5
 8007686:	d41e      	bmi.n	80076c6 <_malloc_r+0xc6>
 8007688:	2a0b      	cmp	r2, #11
 800768a:	d916      	bls.n	80076ba <_malloc_r+0xba>
 800768c:	1961      	adds	r1, r4, r5
 800768e:	42a3      	cmp	r3, r4
 8007690:	6025      	str	r5, [r4, #0]
 8007692:	bf18      	it	ne
 8007694:	6059      	strne	r1, [r3, #4]
 8007696:	6863      	ldr	r3, [r4, #4]
 8007698:	bf08      	it	eq
 800769a:	6031      	streq	r1, [r6, #0]
 800769c:	5162      	str	r2, [r4, r5]
 800769e:	604b      	str	r3, [r1, #4]
 80076a0:	4638      	mov	r0, r7
 80076a2:	f104 060b 	add.w	r6, r4, #11
 80076a6:	f001 fb9d 	bl	8008de4 <__malloc_unlock>
 80076aa:	f026 0607 	bic.w	r6, r6, #7
 80076ae:	1d23      	adds	r3, r4, #4
 80076b0:	1af2      	subs	r2, r6, r3
 80076b2:	d0b6      	beq.n	8007622 <_malloc_r+0x22>
 80076b4:	1b9b      	subs	r3, r3, r6
 80076b6:	50a3      	str	r3, [r4, r2]
 80076b8:	e7b3      	b.n	8007622 <_malloc_r+0x22>
 80076ba:	6862      	ldr	r2, [r4, #4]
 80076bc:	42a3      	cmp	r3, r4
 80076be:	bf0c      	ite	eq
 80076c0:	6032      	streq	r2, [r6, #0]
 80076c2:	605a      	strne	r2, [r3, #4]
 80076c4:	e7ec      	b.n	80076a0 <_malloc_r+0xa0>
 80076c6:	4623      	mov	r3, r4
 80076c8:	6864      	ldr	r4, [r4, #4]
 80076ca:	e7b2      	b.n	8007632 <_malloc_r+0x32>
 80076cc:	4634      	mov	r4, r6
 80076ce:	6876      	ldr	r6, [r6, #4]
 80076d0:	e7b9      	b.n	8007646 <_malloc_r+0x46>
 80076d2:	230c      	movs	r3, #12
 80076d4:	603b      	str	r3, [r7, #0]
 80076d6:	4638      	mov	r0, r7
 80076d8:	f001 fb84 	bl	8008de4 <__malloc_unlock>
 80076dc:	e7a1      	b.n	8007622 <_malloc_r+0x22>
 80076de:	6025      	str	r5, [r4, #0]
 80076e0:	e7de      	b.n	80076a0 <_malloc_r+0xa0>
 80076e2:	bf00      	nop
 80076e4:	20000418 	.word	0x20000418

080076e8 <__ssputs_r>:
 80076e8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80076ec:	688e      	ldr	r6, [r1, #8]
 80076ee:	429e      	cmp	r6, r3
 80076f0:	4682      	mov	sl, r0
 80076f2:	460c      	mov	r4, r1
 80076f4:	4690      	mov	r8, r2
 80076f6:	461f      	mov	r7, r3
 80076f8:	d838      	bhi.n	800776c <__ssputs_r+0x84>
 80076fa:	898a      	ldrh	r2, [r1, #12]
 80076fc:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8007700:	d032      	beq.n	8007768 <__ssputs_r+0x80>
 8007702:	6825      	ldr	r5, [r4, #0]
 8007704:	6909      	ldr	r1, [r1, #16]
 8007706:	eba5 0901 	sub.w	r9, r5, r1
 800770a:	6965      	ldr	r5, [r4, #20]
 800770c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007710:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8007714:	3301      	adds	r3, #1
 8007716:	444b      	add	r3, r9
 8007718:	106d      	asrs	r5, r5, #1
 800771a:	429d      	cmp	r5, r3
 800771c:	bf38      	it	cc
 800771e:	461d      	movcc	r5, r3
 8007720:	0553      	lsls	r3, r2, #21
 8007722:	d531      	bpl.n	8007788 <__ssputs_r+0xa0>
 8007724:	4629      	mov	r1, r5
 8007726:	f7ff ff6b 	bl	8007600 <_malloc_r>
 800772a:	4606      	mov	r6, r0
 800772c:	b950      	cbnz	r0, 8007744 <__ssputs_r+0x5c>
 800772e:	230c      	movs	r3, #12
 8007730:	f8ca 3000 	str.w	r3, [sl]
 8007734:	89a3      	ldrh	r3, [r4, #12]
 8007736:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800773a:	81a3      	strh	r3, [r4, #12]
 800773c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007740:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007744:	6921      	ldr	r1, [r4, #16]
 8007746:	464a      	mov	r2, r9
 8007748:	f7ff fcd4 	bl	80070f4 <memcpy>
 800774c:	89a3      	ldrh	r3, [r4, #12]
 800774e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8007752:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007756:	81a3      	strh	r3, [r4, #12]
 8007758:	6126      	str	r6, [r4, #16]
 800775a:	6165      	str	r5, [r4, #20]
 800775c:	444e      	add	r6, r9
 800775e:	eba5 0509 	sub.w	r5, r5, r9
 8007762:	6026      	str	r6, [r4, #0]
 8007764:	60a5      	str	r5, [r4, #8]
 8007766:	463e      	mov	r6, r7
 8007768:	42be      	cmp	r6, r7
 800776a:	d900      	bls.n	800776e <__ssputs_r+0x86>
 800776c:	463e      	mov	r6, r7
 800776e:	6820      	ldr	r0, [r4, #0]
 8007770:	4632      	mov	r2, r6
 8007772:	4641      	mov	r1, r8
 8007774:	f001 fb16 	bl	8008da4 <memmove>
 8007778:	68a3      	ldr	r3, [r4, #8]
 800777a:	1b9b      	subs	r3, r3, r6
 800777c:	60a3      	str	r3, [r4, #8]
 800777e:	6823      	ldr	r3, [r4, #0]
 8007780:	4433      	add	r3, r6
 8007782:	6023      	str	r3, [r4, #0]
 8007784:	2000      	movs	r0, #0
 8007786:	e7db      	b.n	8007740 <__ssputs_r+0x58>
 8007788:	462a      	mov	r2, r5
 800778a:	f001 fb31 	bl	8008df0 <_realloc_r>
 800778e:	4606      	mov	r6, r0
 8007790:	2800      	cmp	r0, #0
 8007792:	d1e1      	bne.n	8007758 <__ssputs_r+0x70>
 8007794:	6921      	ldr	r1, [r4, #16]
 8007796:	4650      	mov	r0, sl
 8007798:	f7ff fec6 	bl	8007528 <_free_r>
 800779c:	e7c7      	b.n	800772e <__ssputs_r+0x46>
	...

080077a0 <_svfiprintf_r>:
 80077a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80077a4:	4698      	mov	r8, r3
 80077a6:	898b      	ldrh	r3, [r1, #12]
 80077a8:	061b      	lsls	r3, r3, #24
 80077aa:	b09d      	sub	sp, #116	; 0x74
 80077ac:	4607      	mov	r7, r0
 80077ae:	460d      	mov	r5, r1
 80077b0:	4614      	mov	r4, r2
 80077b2:	d50e      	bpl.n	80077d2 <_svfiprintf_r+0x32>
 80077b4:	690b      	ldr	r3, [r1, #16]
 80077b6:	b963      	cbnz	r3, 80077d2 <_svfiprintf_r+0x32>
 80077b8:	2140      	movs	r1, #64	; 0x40
 80077ba:	f7ff ff21 	bl	8007600 <_malloc_r>
 80077be:	6028      	str	r0, [r5, #0]
 80077c0:	6128      	str	r0, [r5, #16]
 80077c2:	b920      	cbnz	r0, 80077ce <_svfiprintf_r+0x2e>
 80077c4:	230c      	movs	r3, #12
 80077c6:	603b      	str	r3, [r7, #0]
 80077c8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80077cc:	e0d1      	b.n	8007972 <_svfiprintf_r+0x1d2>
 80077ce:	2340      	movs	r3, #64	; 0x40
 80077d0:	616b      	str	r3, [r5, #20]
 80077d2:	2300      	movs	r3, #0
 80077d4:	9309      	str	r3, [sp, #36]	; 0x24
 80077d6:	2320      	movs	r3, #32
 80077d8:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80077dc:	f8cd 800c 	str.w	r8, [sp, #12]
 80077e0:	2330      	movs	r3, #48	; 0x30
 80077e2:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800798c <_svfiprintf_r+0x1ec>
 80077e6:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80077ea:	f04f 0901 	mov.w	r9, #1
 80077ee:	4623      	mov	r3, r4
 80077f0:	469a      	mov	sl, r3
 80077f2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80077f6:	b10a      	cbz	r2, 80077fc <_svfiprintf_r+0x5c>
 80077f8:	2a25      	cmp	r2, #37	; 0x25
 80077fa:	d1f9      	bne.n	80077f0 <_svfiprintf_r+0x50>
 80077fc:	ebba 0b04 	subs.w	fp, sl, r4
 8007800:	d00b      	beq.n	800781a <_svfiprintf_r+0x7a>
 8007802:	465b      	mov	r3, fp
 8007804:	4622      	mov	r2, r4
 8007806:	4629      	mov	r1, r5
 8007808:	4638      	mov	r0, r7
 800780a:	f7ff ff6d 	bl	80076e8 <__ssputs_r>
 800780e:	3001      	adds	r0, #1
 8007810:	f000 80aa 	beq.w	8007968 <_svfiprintf_r+0x1c8>
 8007814:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007816:	445a      	add	r2, fp
 8007818:	9209      	str	r2, [sp, #36]	; 0x24
 800781a:	f89a 3000 	ldrb.w	r3, [sl]
 800781e:	2b00      	cmp	r3, #0
 8007820:	f000 80a2 	beq.w	8007968 <_svfiprintf_r+0x1c8>
 8007824:	2300      	movs	r3, #0
 8007826:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800782a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800782e:	f10a 0a01 	add.w	sl, sl, #1
 8007832:	9304      	str	r3, [sp, #16]
 8007834:	9307      	str	r3, [sp, #28]
 8007836:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800783a:	931a      	str	r3, [sp, #104]	; 0x68
 800783c:	4654      	mov	r4, sl
 800783e:	2205      	movs	r2, #5
 8007840:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007844:	4851      	ldr	r0, [pc, #324]	; (800798c <_svfiprintf_r+0x1ec>)
 8007846:	f7f8 fcd3 	bl	80001f0 <memchr>
 800784a:	9a04      	ldr	r2, [sp, #16]
 800784c:	b9d8      	cbnz	r0, 8007886 <_svfiprintf_r+0xe6>
 800784e:	06d0      	lsls	r0, r2, #27
 8007850:	bf44      	itt	mi
 8007852:	2320      	movmi	r3, #32
 8007854:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007858:	0711      	lsls	r1, r2, #28
 800785a:	bf44      	itt	mi
 800785c:	232b      	movmi	r3, #43	; 0x2b
 800785e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007862:	f89a 3000 	ldrb.w	r3, [sl]
 8007866:	2b2a      	cmp	r3, #42	; 0x2a
 8007868:	d015      	beq.n	8007896 <_svfiprintf_r+0xf6>
 800786a:	9a07      	ldr	r2, [sp, #28]
 800786c:	4654      	mov	r4, sl
 800786e:	2000      	movs	r0, #0
 8007870:	f04f 0c0a 	mov.w	ip, #10
 8007874:	4621      	mov	r1, r4
 8007876:	f811 3b01 	ldrb.w	r3, [r1], #1
 800787a:	3b30      	subs	r3, #48	; 0x30
 800787c:	2b09      	cmp	r3, #9
 800787e:	d94e      	bls.n	800791e <_svfiprintf_r+0x17e>
 8007880:	b1b0      	cbz	r0, 80078b0 <_svfiprintf_r+0x110>
 8007882:	9207      	str	r2, [sp, #28]
 8007884:	e014      	b.n	80078b0 <_svfiprintf_r+0x110>
 8007886:	eba0 0308 	sub.w	r3, r0, r8
 800788a:	fa09 f303 	lsl.w	r3, r9, r3
 800788e:	4313      	orrs	r3, r2
 8007890:	9304      	str	r3, [sp, #16]
 8007892:	46a2      	mov	sl, r4
 8007894:	e7d2      	b.n	800783c <_svfiprintf_r+0x9c>
 8007896:	9b03      	ldr	r3, [sp, #12]
 8007898:	1d19      	adds	r1, r3, #4
 800789a:	681b      	ldr	r3, [r3, #0]
 800789c:	9103      	str	r1, [sp, #12]
 800789e:	2b00      	cmp	r3, #0
 80078a0:	bfbb      	ittet	lt
 80078a2:	425b      	neglt	r3, r3
 80078a4:	f042 0202 	orrlt.w	r2, r2, #2
 80078a8:	9307      	strge	r3, [sp, #28]
 80078aa:	9307      	strlt	r3, [sp, #28]
 80078ac:	bfb8      	it	lt
 80078ae:	9204      	strlt	r2, [sp, #16]
 80078b0:	7823      	ldrb	r3, [r4, #0]
 80078b2:	2b2e      	cmp	r3, #46	; 0x2e
 80078b4:	d10c      	bne.n	80078d0 <_svfiprintf_r+0x130>
 80078b6:	7863      	ldrb	r3, [r4, #1]
 80078b8:	2b2a      	cmp	r3, #42	; 0x2a
 80078ba:	d135      	bne.n	8007928 <_svfiprintf_r+0x188>
 80078bc:	9b03      	ldr	r3, [sp, #12]
 80078be:	1d1a      	adds	r2, r3, #4
 80078c0:	681b      	ldr	r3, [r3, #0]
 80078c2:	9203      	str	r2, [sp, #12]
 80078c4:	2b00      	cmp	r3, #0
 80078c6:	bfb8      	it	lt
 80078c8:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 80078cc:	3402      	adds	r4, #2
 80078ce:	9305      	str	r3, [sp, #20]
 80078d0:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800799c <_svfiprintf_r+0x1fc>
 80078d4:	7821      	ldrb	r1, [r4, #0]
 80078d6:	2203      	movs	r2, #3
 80078d8:	4650      	mov	r0, sl
 80078da:	f7f8 fc89 	bl	80001f0 <memchr>
 80078de:	b140      	cbz	r0, 80078f2 <_svfiprintf_r+0x152>
 80078e0:	2340      	movs	r3, #64	; 0x40
 80078e2:	eba0 000a 	sub.w	r0, r0, sl
 80078e6:	fa03 f000 	lsl.w	r0, r3, r0
 80078ea:	9b04      	ldr	r3, [sp, #16]
 80078ec:	4303      	orrs	r3, r0
 80078ee:	3401      	adds	r4, #1
 80078f0:	9304      	str	r3, [sp, #16]
 80078f2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80078f6:	4826      	ldr	r0, [pc, #152]	; (8007990 <_svfiprintf_r+0x1f0>)
 80078f8:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80078fc:	2206      	movs	r2, #6
 80078fe:	f7f8 fc77 	bl	80001f0 <memchr>
 8007902:	2800      	cmp	r0, #0
 8007904:	d038      	beq.n	8007978 <_svfiprintf_r+0x1d8>
 8007906:	4b23      	ldr	r3, [pc, #140]	; (8007994 <_svfiprintf_r+0x1f4>)
 8007908:	bb1b      	cbnz	r3, 8007952 <_svfiprintf_r+0x1b2>
 800790a:	9b03      	ldr	r3, [sp, #12]
 800790c:	3307      	adds	r3, #7
 800790e:	f023 0307 	bic.w	r3, r3, #7
 8007912:	3308      	adds	r3, #8
 8007914:	9303      	str	r3, [sp, #12]
 8007916:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007918:	4433      	add	r3, r6
 800791a:	9309      	str	r3, [sp, #36]	; 0x24
 800791c:	e767      	b.n	80077ee <_svfiprintf_r+0x4e>
 800791e:	fb0c 3202 	mla	r2, ip, r2, r3
 8007922:	460c      	mov	r4, r1
 8007924:	2001      	movs	r0, #1
 8007926:	e7a5      	b.n	8007874 <_svfiprintf_r+0xd4>
 8007928:	2300      	movs	r3, #0
 800792a:	3401      	adds	r4, #1
 800792c:	9305      	str	r3, [sp, #20]
 800792e:	4619      	mov	r1, r3
 8007930:	f04f 0c0a 	mov.w	ip, #10
 8007934:	4620      	mov	r0, r4
 8007936:	f810 2b01 	ldrb.w	r2, [r0], #1
 800793a:	3a30      	subs	r2, #48	; 0x30
 800793c:	2a09      	cmp	r2, #9
 800793e:	d903      	bls.n	8007948 <_svfiprintf_r+0x1a8>
 8007940:	2b00      	cmp	r3, #0
 8007942:	d0c5      	beq.n	80078d0 <_svfiprintf_r+0x130>
 8007944:	9105      	str	r1, [sp, #20]
 8007946:	e7c3      	b.n	80078d0 <_svfiprintf_r+0x130>
 8007948:	fb0c 2101 	mla	r1, ip, r1, r2
 800794c:	4604      	mov	r4, r0
 800794e:	2301      	movs	r3, #1
 8007950:	e7f0      	b.n	8007934 <_svfiprintf_r+0x194>
 8007952:	ab03      	add	r3, sp, #12
 8007954:	9300      	str	r3, [sp, #0]
 8007956:	462a      	mov	r2, r5
 8007958:	4b0f      	ldr	r3, [pc, #60]	; (8007998 <_svfiprintf_r+0x1f8>)
 800795a:	a904      	add	r1, sp, #16
 800795c:	4638      	mov	r0, r7
 800795e:	f3af 8000 	nop.w
 8007962:	1c42      	adds	r2, r0, #1
 8007964:	4606      	mov	r6, r0
 8007966:	d1d6      	bne.n	8007916 <_svfiprintf_r+0x176>
 8007968:	89ab      	ldrh	r3, [r5, #12]
 800796a:	065b      	lsls	r3, r3, #25
 800796c:	f53f af2c 	bmi.w	80077c8 <_svfiprintf_r+0x28>
 8007970:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007972:	b01d      	add	sp, #116	; 0x74
 8007974:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007978:	ab03      	add	r3, sp, #12
 800797a:	9300      	str	r3, [sp, #0]
 800797c:	462a      	mov	r2, r5
 800797e:	4b06      	ldr	r3, [pc, #24]	; (8007998 <_svfiprintf_r+0x1f8>)
 8007980:	a904      	add	r1, sp, #16
 8007982:	4638      	mov	r0, r7
 8007984:	f000 fba6 	bl	80080d4 <_printf_i>
 8007988:	e7eb      	b.n	8007962 <_svfiprintf_r+0x1c2>
 800798a:	bf00      	nop
 800798c:	080095c1 	.word	0x080095c1
 8007990:	080095cb 	.word	0x080095cb
 8007994:	00000000 	.word	0x00000000
 8007998:	080076e9 	.word	0x080076e9
 800799c:	080095c7 	.word	0x080095c7

080079a0 <_sungetc_r>:
 80079a0:	b538      	push	{r3, r4, r5, lr}
 80079a2:	1c4b      	adds	r3, r1, #1
 80079a4:	4614      	mov	r4, r2
 80079a6:	d103      	bne.n	80079b0 <_sungetc_r+0x10>
 80079a8:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 80079ac:	4628      	mov	r0, r5
 80079ae:	bd38      	pop	{r3, r4, r5, pc}
 80079b0:	8993      	ldrh	r3, [r2, #12]
 80079b2:	f023 0320 	bic.w	r3, r3, #32
 80079b6:	8193      	strh	r3, [r2, #12]
 80079b8:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80079ba:	6852      	ldr	r2, [r2, #4]
 80079bc:	b2cd      	uxtb	r5, r1
 80079be:	b18b      	cbz	r3, 80079e4 <_sungetc_r+0x44>
 80079c0:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80079c2:	4293      	cmp	r3, r2
 80079c4:	dd08      	ble.n	80079d8 <_sungetc_r+0x38>
 80079c6:	6823      	ldr	r3, [r4, #0]
 80079c8:	1e5a      	subs	r2, r3, #1
 80079ca:	6022      	str	r2, [r4, #0]
 80079cc:	f803 5c01 	strb.w	r5, [r3, #-1]
 80079d0:	6863      	ldr	r3, [r4, #4]
 80079d2:	3301      	adds	r3, #1
 80079d4:	6063      	str	r3, [r4, #4]
 80079d6:	e7e9      	b.n	80079ac <_sungetc_r+0xc>
 80079d8:	4621      	mov	r1, r4
 80079da:	f000 fec1 	bl	8008760 <__submore>
 80079de:	2800      	cmp	r0, #0
 80079e0:	d0f1      	beq.n	80079c6 <_sungetc_r+0x26>
 80079e2:	e7e1      	b.n	80079a8 <_sungetc_r+0x8>
 80079e4:	6921      	ldr	r1, [r4, #16]
 80079e6:	6823      	ldr	r3, [r4, #0]
 80079e8:	b151      	cbz	r1, 8007a00 <_sungetc_r+0x60>
 80079ea:	4299      	cmp	r1, r3
 80079ec:	d208      	bcs.n	8007a00 <_sungetc_r+0x60>
 80079ee:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 80079f2:	42a9      	cmp	r1, r5
 80079f4:	d104      	bne.n	8007a00 <_sungetc_r+0x60>
 80079f6:	3b01      	subs	r3, #1
 80079f8:	3201      	adds	r2, #1
 80079fa:	6023      	str	r3, [r4, #0]
 80079fc:	6062      	str	r2, [r4, #4]
 80079fe:	e7d5      	b.n	80079ac <_sungetc_r+0xc>
 8007a00:	e9c4 320f 	strd	r3, r2, [r4, #60]	; 0x3c
 8007a04:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007a08:	6363      	str	r3, [r4, #52]	; 0x34
 8007a0a:	2303      	movs	r3, #3
 8007a0c:	63a3      	str	r3, [r4, #56]	; 0x38
 8007a0e:	4623      	mov	r3, r4
 8007a10:	f803 5f46 	strb.w	r5, [r3, #70]!
 8007a14:	6023      	str	r3, [r4, #0]
 8007a16:	2301      	movs	r3, #1
 8007a18:	e7dc      	b.n	80079d4 <_sungetc_r+0x34>

08007a1a <__ssrefill_r>:
 8007a1a:	b510      	push	{r4, lr}
 8007a1c:	460c      	mov	r4, r1
 8007a1e:	6b49      	ldr	r1, [r1, #52]	; 0x34
 8007a20:	b169      	cbz	r1, 8007a3e <__ssrefill_r+0x24>
 8007a22:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007a26:	4299      	cmp	r1, r3
 8007a28:	d001      	beq.n	8007a2e <__ssrefill_r+0x14>
 8007a2a:	f7ff fd7d 	bl	8007528 <_free_r>
 8007a2e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8007a30:	6063      	str	r3, [r4, #4]
 8007a32:	2000      	movs	r0, #0
 8007a34:	6360      	str	r0, [r4, #52]	; 0x34
 8007a36:	b113      	cbz	r3, 8007a3e <__ssrefill_r+0x24>
 8007a38:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8007a3a:	6023      	str	r3, [r4, #0]
 8007a3c:	bd10      	pop	{r4, pc}
 8007a3e:	6923      	ldr	r3, [r4, #16]
 8007a40:	6023      	str	r3, [r4, #0]
 8007a42:	2300      	movs	r3, #0
 8007a44:	6063      	str	r3, [r4, #4]
 8007a46:	89a3      	ldrh	r3, [r4, #12]
 8007a48:	f043 0320 	orr.w	r3, r3, #32
 8007a4c:	81a3      	strh	r3, [r4, #12]
 8007a4e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007a52:	e7f3      	b.n	8007a3c <__ssrefill_r+0x22>

08007a54 <__ssvfiscanf_r>:
 8007a54:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007a58:	460c      	mov	r4, r1
 8007a5a:	f5ad 7d22 	sub.w	sp, sp, #648	; 0x288
 8007a5e:	2100      	movs	r1, #0
 8007a60:	e9cd 1144 	strd	r1, r1, [sp, #272]	; 0x110
 8007a64:	49a6      	ldr	r1, [pc, #664]	; (8007d00 <__ssvfiscanf_r+0x2ac>)
 8007a66:	91a0      	str	r1, [sp, #640]	; 0x280
 8007a68:	f10d 0804 	add.w	r8, sp, #4
 8007a6c:	49a5      	ldr	r1, [pc, #660]	; (8007d04 <__ssvfiscanf_r+0x2b0>)
 8007a6e:	4fa6      	ldr	r7, [pc, #664]	; (8007d08 <__ssvfiscanf_r+0x2b4>)
 8007a70:	f8df 9298 	ldr.w	r9, [pc, #664]	; 8007d0c <__ssvfiscanf_r+0x2b8>
 8007a74:	f8cd 8118 	str.w	r8, [sp, #280]	; 0x118
 8007a78:	4606      	mov	r6, r0
 8007a7a:	91a1      	str	r1, [sp, #644]	; 0x284
 8007a7c:	9300      	str	r3, [sp, #0]
 8007a7e:	7813      	ldrb	r3, [r2, #0]
 8007a80:	2b00      	cmp	r3, #0
 8007a82:	f000 815a 	beq.w	8007d3a <__ssvfiscanf_r+0x2e6>
 8007a86:	5dd9      	ldrb	r1, [r3, r7]
 8007a88:	f011 0108 	ands.w	r1, r1, #8
 8007a8c:	f102 0501 	add.w	r5, r2, #1
 8007a90:	d019      	beq.n	8007ac6 <__ssvfiscanf_r+0x72>
 8007a92:	6863      	ldr	r3, [r4, #4]
 8007a94:	2b00      	cmp	r3, #0
 8007a96:	dd0f      	ble.n	8007ab8 <__ssvfiscanf_r+0x64>
 8007a98:	6823      	ldr	r3, [r4, #0]
 8007a9a:	781a      	ldrb	r2, [r3, #0]
 8007a9c:	5cba      	ldrb	r2, [r7, r2]
 8007a9e:	0712      	lsls	r2, r2, #28
 8007aa0:	d401      	bmi.n	8007aa6 <__ssvfiscanf_r+0x52>
 8007aa2:	462a      	mov	r2, r5
 8007aa4:	e7eb      	b.n	8007a7e <__ssvfiscanf_r+0x2a>
 8007aa6:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8007aa8:	3201      	adds	r2, #1
 8007aaa:	9245      	str	r2, [sp, #276]	; 0x114
 8007aac:	6862      	ldr	r2, [r4, #4]
 8007aae:	3301      	adds	r3, #1
 8007ab0:	3a01      	subs	r2, #1
 8007ab2:	6062      	str	r2, [r4, #4]
 8007ab4:	6023      	str	r3, [r4, #0]
 8007ab6:	e7ec      	b.n	8007a92 <__ssvfiscanf_r+0x3e>
 8007ab8:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8007aba:	4621      	mov	r1, r4
 8007abc:	4630      	mov	r0, r6
 8007abe:	4798      	blx	r3
 8007ac0:	2800      	cmp	r0, #0
 8007ac2:	d0e9      	beq.n	8007a98 <__ssvfiscanf_r+0x44>
 8007ac4:	e7ed      	b.n	8007aa2 <__ssvfiscanf_r+0x4e>
 8007ac6:	2b25      	cmp	r3, #37	; 0x25
 8007ac8:	d012      	beq.n	8007af0 <__ssvfiscanf_r+0x9c>
 8007aca:	469a      	mov	sl, r3
 8007acc:	6863      	ldr	r3, [r4, #4]
 8007ace:	2b00      	cmp	r3, #0
 8007ad0:	f340 8091 	ble.w	8007bf6 <__ssvfiscanf_r+0x1a2>
 8007ad4:	6822      	ldr	r2, [r4, #0]
 8007ad6:	7813      	ldrb	r3, [r2, #0]
 8007ad8:	4553      	cmp	r3, sl
 8007ada:	f040 812e 	bne.w	8007d3a <__ssvfiscanf_r+0x2e6>
 8007ade:	6863      	ldr	r3, [r4, #4]
 8007ae0:	3b01      	subs	r3, #1
 8007ae2:	6063      	str	r3, [r4, #4]
 8007ae4:	9b45      	ldr	r3, [sp, #276]	; 0x114
 8007ae6:	3201      	adds	r2, #1
 8007ae8:	3301      	adds	r3, #1
 8007aea:	6022      	str	r2, [r4, #0]
 8007aec:	9345      	str	r3, [sp, #276]	; 0x114
 8007aee:	e7d8      	b.n	8007aa2 <__ssvfiscanf_r+0x4e>
 8007af0:	9141      	str	r1, [sp, #260]	; 0x104
 8007af2:	9143      	str	r1, [sp, #268]	; 0x10c
 8007af4:	7853      	ldrb	r3, [r2, #1]
 8007af6:	2b2a      	cmp	r3, #42	; 0x2a
 8007af8:	bf02      	ittt	eq
 8007afa:	2310      	moveq	r3, #16
 8007afc:	1c95      	addeq	r5, r2, #2
 8007afe:	9341      	streq	r3, [sp, #260]	; 0x104
 8007b00:	220a      	movs	r2, #10
 8007b02:	46aa      	mov	sl, r5
 8007b04:	f81a 1b01 	ldrb.w	r1, [sl], #1
 8007b08:	f1a1 0330 	sub.w	r3, r1, #48	; 0x30
 8007b0c:	2b09      	cmp	r3, #9
 8007b0e:	d91d      	bls.n	8007b4c <__ssvfiscanf_r+0xf8>
 8007b10:	487e      	ldr	r0, [pc, #504]	; (8007d0c <__ssvfiscanf_r+0x2b8>)
 8007b12:	2203      	movs	r2, #3
 8007b14:	f7f8 fb6c 	bl	80001f0 <memchr>
 8007b18:	b140      	cbz	r0, 8007b2c <__ssvfiscanf_r+0xd8>
 8007b1a:	2301      	movs	r3, #1
 8007b1c:	eba0 0009 	sub.w	r0, r0, r9
 8007b20:	fa03 f000 	lsl.w	r0, r3, r0
 8007b24:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8007b26:	4318      	orrs	r0, r3
 8007b28:	9041      	str	r0, [sp, #260]	; 0x104
 8007b2a:	4655      	mov	r5, sl
 8007b2c:	f815 3b01 	ldrb.w	r3, [r5], #1
 8007b30:	2b78      	cmp	r3, #120	; 0x78
 8007b32:	d806      	bhi.n	8007b42 <__ssvfiscanf_r+0xee>
 8007b34:	2b57      	cmp	r3, #87	; 0x57
 8007b36:	d810      	bhi.n	8007b5a <__ssvfiscanf_r+0x106>
 8007b38:	2b25      	cmp	r3, #37	; 0x25
 8007b3a:	d0c6      	beq.n	8007aca <__ssvfiscanf_r+0x76>
 8007b3c:	d856      	bhi.n	8007bec <__ssvfiscanf_r+0x198>
 8007b3e:	2b00      	cmp	r3, #0
 8007b40:	d064      	beq.n	8007c0c <__ssvfiscanf_r+0x1b8>
 8007b42:	2303      	movs	r3, #3
 8007b44:	9347      	str	r3, [sp, #284]	; 0x11c
 8007b46:	230a      	movs	r3, #10
 8007b48:	9342      	str	r3, [sp, #264]	; 0x108
 8007b4a:	e071      	b.n	8007c30 <__ssvfiscanf_r+0x1dc>
 8007b4c:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 8007b4e:	fb02 1103 	mla	r1, r2, r3, r1
 8007b52:	3930      	subs	r1, #48	; 0x30
 8007b54:	9143      	str	r1, [sp, #268]	; 0x10c
 8007b56:	4655      	mov	r5, sl
 8007b58:	e7d3      	b.n	8007b02 <__ssvfiscanf_r+0xae>
 8007b5a:	f1a3 0258 	sub.w	r2, r3, #88	; 0x58
 8007b5e:	2a20      	cmp	r2, #32
 8007b60:	d8ef      	bhi.n	8007b42 <__ssvfiscanf_r+0xee>
 8007b62:	a101      	add	r1, pc, #4	; (adr r1, 8007b68 <__ssvfiscanf_r+0x114>)
 8007b64:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8007b68:	08007c1b 	.word	0x08007c1b
 8007b6c:	08007b43 	.word	0x08007b43
 8007b70:	08007b43 	.word	0x08007b43
 8007b74:	08007c79 	.word	0x08007c79
 8007b78:	08007b43 	.word	0x08007b43
 8007b7c:	08007b43 	.word	0x08007b43
 8007b80:	08007b43 	.word	0x08007b43
 8007b84:	08007b43 	.word	0x08007b43
 8007b88:	08007b43 	.word	0x08007b43
 8007b8c:	08007b43 	.word	0x08007b43
 8007b90:	08007b43 	.word	0x08007b43
 8007b94:	08007c8f 	.word	0x08007c8f
 8007b98:	08007c65 	.word	0x08007c65
 8007b9c:	08007bf3 	.word	0x08007bf3
 8007ba0:	08007bf3 	.word	0x08007bf3
 8007ba4:	08007bf3 	.word	0x08007bf3
 8007ba8:	08007b43 	.word	0x08007b43
 8007bac:	08007c69 	.word	0x08007c69
 8007bb0:	08007b43 	.word	0x08007b43
 8007bb4:	08007b43 	.word	0x08007b43
 8007bb8:	08007b43 	.word	0x08007b43
 8007bbc:	08007b43 	.word	0x08007b43
 8007bc0:	08007c9f 	.word	0x08007c9f
 8007bc4:	08007c71 	.word	0x08007c71
 8007bc8:	08007c13 	.word	0x08007c13
 8007bcc:	08007b43 	.word	0x08007b43
 8007bd0:	08007b43 	.word	0x08007b43
 8007bd4:	08007c9b 	.word	0x08007c9b
 8007bd8:	08007b43 	.word	0x08007b43
 8007bdc:	08007c65 	.word	0x08007c65
 8007be0:	08007b43 	.word	0x08007b43
 8007be4:	08007b43 	.word	0x08007b43
 8007be8:	08007c1b 	.word	0x08007c1b
 8007bec:	3b45      	subs	r3, #69	; 0x45
 8007bee:	2b02      	cmp	r3, #2
 8007bf0:	d8a7      	bhi.n	8007b42 <__ssvfiscanf_r+0xee>
 8007bf2:	2305      	movs	r3, #5
 8007bf4:	e01b      	b.n	8007c2e <__ssvfiscanf_r+0x1da>
 8007bf6:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8007bf8:	4621      	mov	r1, r4
 8007bfa:	4630      	mov	r0, r6
 8007bfc:	4798      	blx	r3
 8007bfe:	2800      	cmp	r0, #0
 8007c00:	f43f af68 	beq.w	8007ad4 <__ssvfiscanf_r+0x80>
 8007c04:	9844      	ldr	r0, [sp, #272]	; 0x110
 8007c06:	2800      	cmp	r0, #0
 8007c08:	f040 808d 	bne.w	8007d26 <__ssvfiscanf_r+0x2d2>
 8007c0c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007c10:	e08f      	b.n	8007d32 <__ssvfiscanf_r+0x2de>
 8007c12:	9a41      	ldr	r2, [sp, #260]	; 0x104
 8007c14:	f042 0220 	orr.w	r2, r2, #32
 8007c18:	9241      	str	r2, [sp, #260]	; 0x104
 8007c1a:	9a41      	ldr	r2, [sp, #260]	; 0x104
 8007c1c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007c20:	9241      	str	r2, [sp, #260]	; 0x104
 8007c22:	2210      	movs	r2, #16
 8007c24:	2b6f      	cmp	r3, #111	; 0x6f
 8007c26:	9242      	str	r2, [sp, #264]	; 0x108
 8007c28:	bf34      	ite	cc
 8007c2a:	2303      	movcc	r3, #3
 8007c2c:	2304      	movcs	r3, #4
 8007c2e:	9347      	str	r3, [sp, #284]	; 0x11c
 8007c30:	6863      	ldr	r3, [r4, #4]
 8007c32:	2b00      	cmp	r3, #0
 8007c34:	dd42      	ble.n	8007cbc <__ssvfiscanf_r+0x268>
 8007c36:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8007c38:	0659      	lsls	r1, r3, #25
 8007c3a:	d404      	bmi.n	8007c46 <__ssvfiscanf_r+0x1f2>
 8007c3c:	6823      	ldr	r3, [r4, #0]
 8007c3e:	781a      	ldrb	r2, [r3, #0]
 8007c40:	5cba      	ldrb	r2, [r7, r2]
 8007c42:	0712      	lsls	r2, r2, #28
 8007c44:	d441      	bmi.n	8007cca <__ssvfiscanf_r+0x276>
 8007c46:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 8007c48:	2b02      	cmp	r3, #2
 8007c4a:	dc50      	bgt.n	8007cee <__ssvfiscanf_r+0x29a>
 8007c4c:	466b      	mov	r3, sp
 8007c4e:	4622      	mov	r2, r4
 8007c50:	a941      	add	r1, sp, #260	; 0x104
 8007c52:	4630      	mov	r0, r6
 8007c54:	f000 fb64 	bl	8008320 <_scanf_chars>
 8007c58:	2801      	cmp	r0, #1
 8007c5a:	d06e      	beq.n	8007d3a <__ssvfiscanf_r+0x2e6>
 8007c5c:	2802      	cmp	r0, #2
 8007c5e:	f47f af20 	bne.w	8007aa2 <__ssvfiscanf_r+0x4e>
 8007c62:	e7cf      	b.n	8007c04 <__ssvfiscanf_r+0x1b0>
 8007c64:	220a      	movs	r2, #10
 8007c66:	e7dd      	b.n	8007c24 <__ssvfiscanf_r+0x1d0>
 8007c68:	2300      	movs	r3, #0
 8007c6a:	9342      	str	r3, [sp, #264]	; 0x108
 8007c6c:	2303      	movs	r3, #3
 8007c6e:	e7de      	b.n	8007c2e <__ssvfiscanf_r+0x1da>
 8007c70:	2308      	movs	r3, #8
 8007c72:	9342      	str	r3, [sp, #264]	; 0x108
 8007c74:	2304      	movs	r3, #4
 8007c76:	e7da      	b.n	8007c2e <__ssvfiscanf_r+0x1da>
 8007c78:	4629      	mov	r1, r5
 8007c7a:	4640      	mov	r0, r8
 8007c7c:	f000 fcc4 	bl	8008608 <__sccl>
 8007c80:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8007c82:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007c86:	9341      	str	r3, [sp, #260]	; 0x104
 8007c88:	4605      	mov	r5, r0
 8007c8a:	2301      	movs	r3, #1
 8007c8c:	e7cf      	b.n	8007c2e <__ssvfiscanf_r+0x1da>
 8007c8e:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8007c90:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007c94:	9341      	str	r3, [sp, #260]	; 0x104
 8007c96:	2300      	movs	r3, #0
 8007c98:	e7c9      	b.n	8007c2e <__ssvfiscanf_r+0x1da>
 8007c9a:	2302      	movs	r3, #2
 8007c9c:	e7c7      	b.n	8007c2e <__ssvfiscanf_r+0x1da>
 8007c9e:	9841      	ldr	r0, [sp, #260]	; 0x104
 8007ca0:	06c3      	lsls	r3, r0, #27
 8007ca2:	f53f aefe 	bmi.w	8007aa2 <__ssvfiscanf_r+0x4e>
 8007ca6:	9b00      	ldr	r3, [sp, #0]
 8007ca8:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8007caa:	1d19      	adds	r1, r3, #4
 8007cac:	9100      	str	r1, [sp, #0]
 8007cae:	681b      	ldr	r3, [r3, #0]
 8007cb0:	f010 0f01 	tst.w	r0, #1
 8007cb4:	bf14      	ite	ne
 8007cb6:	801a      	strhne	r2, [r3, #0]
 8007cb8:	601a      	streq	r2, [r3, #0]
 8007cba:	e6f2      	b.n	8007aa2 <__ssvfiscanf_r+0x4e>
 8007cbc:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8007cbe:	4621      	mov	r1, r4
 8007cc0:	4630      	mov	r0, r6
 8007cc2:	4798      	blx	r3
 8007cc4:	2800      	cmp	r0, #0
 8007cc6:	d0b6      	beq.n	8007c36 <__ssvfiscanf_r+0x1e2>
 8007cc8:	e79c      	b.n	8007c04 <__ssvfiscanf_r+0x1b0>
 8007cca:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8007ccc:	3201      	adds	r2, #1
 8007cce:	9245      	str	r2, [sp, #276]	; 0x114
 8007cd0:	6862      	ldr	r2, [r4, #4]
 8007cd2:	3a01      	subs	r2, #1
 8007cd4:	2a00      	cmp	r2, #0
 8007cd6:	6062      	str	r2, [r4, #4]
 8007cd8:	dd02      	ble.n	8007ce0 <__ssvfiscanf_r+0x28c>
 8007cda:	3301      	adds	r3, #1
 8007cdc:	6023      	str	r3, [r4, #0]
 8007cde:	e7ad      	b.n	8007c3c <__ssvfiscanf_r+0x1e8>
 8007ce0:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8007ce2:	4621      	mov	r1, r4
 8007ce4:	4630      	mov	r0, r6
 8007ce6:	4798      	blx	r3
 8007ce8:	2800      	cmp	r0, #0
 8007cea:	d0a7      	beq.n	8007c3c <__ssvfiscanf_r+0x1e8>
 8007cec:	e78a      	b.n	8007c04 <__ssvfiscanf_r+0x1b0>
 8007cee:	2b04      	cmp	r3, #4
 8007cf0:	dc0e      	bgt.n	8007d10 <__ssvfiscanf_r+0x2bc>
 8007cf2:	466b      	mov	r3, sp
 8007cf4:	4622      	mov	r2, r4
 8007cf6:	a941      	add	r1, sp, #260	; 0x104
 8007cf8:	4630      	mov	r0, r6
 8007cfa:	f000 fb6b 	bl	80083d4 <_scanf_i>
 8007cfe:	e7ab      	b.n	8007c58 <__ssvfiscanf_r+0x204>
 8007d00:	080079a1 	.word	0x080079a1
 8007d04:	08007a1b 	.word	0x08007a1b
 8007d08:	080094c1 	.word	0x080094c1
 8007d0c:	080095c7 	.word	0x080095c7
 8007d10:	4b0b      	ldr	r3, [pc, #44]	; (8007d40 <__ssvfiscanf_r+0x2ec>)
 8007d12:	2b00      	cmp	r3, #0
 8007d14:	f43f aec5 	beq.w	8007aa2 <__ssvfiscanf_r+0x4e>
 8007d18:	466b      	mov	r3, sp
 8007d1a:	4622      	mov	r2, r4
 8007d1c:	a941      	add	r1, sp, #260	; 0x104
 8007d1e:	4630      	mov	r0, r6
 8007d20:	f3af 8000 	nop.w
 8007d24:	e798      	b.n	8007c58 <__ssvfiscanf_r+0x204>
 8007d26:	89a3      	ldrh	r3, [r4, #12]
 8007d28:	f013 0f40 	tst.w	r3, #64	; 0x40
 8007d2c:	bf18      	it	ne
 8007d2e:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8007d32:	f50d 7d22 	add.w	sp, sp, #648	; 0x288
 8007d36:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007d3a:	9844      	ldr	r0, [sp, #272]	; 0x110
 8007d3c:	e7f9      	b.n	8007d32 <__ssvfiscanf_r+0x2de>
 8007d3e:	bf00      	nop
 8007d40:	00000000 	.word	0x00000000

08007d44 <__sfputc_r>:
 8007d44:	6893      	ldr	r3, [r2, #8]
 8007d46:	3b01      	subs	r3, #1
 8007d48:	2b00      	cmp	r3, #0
 8007d4a:	b410      	push	{r4}
 8007d4c:	6093      	str	r3, [r2, #8]
 8007d4e:	da08      	bge.n	8007d62 <__sfputc_r+0x1e>
 8007d50:	6994      	ldr	r4, [r2, #24]
 8007d52:	42a3      	cmp	r3, r4
 8007d54:	db01      	blt.n	8007d5a <__sfputc_r+0x16>
 8007d56:	290a      	cmp	r1, #10
 8007d58:	d103      	bne.n	8007d62 <__sfputc_r+0x1e>
 8007d5a:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007d5e:	f000 bd39 	b.w	80087d4 <__swbuf_r>
 8007d62:	6813      	ldr	r3, [r2, #0]
 8007d64:	1c58      	adds	r0, r3, #1
 8007d66:	6010      	str	r0, [r2, #0]
 8007d68:	7019      	strb	r1, [r3, #0]
 8007d6a:	4608      	mov	r0, r1
 8007d6c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007d70:	4770      	bx	lr

08007d72 <__sfputs_r>:
 8007d72:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007d74:	4606      	mov	r6, r0
 8007d76:	460f      	mov	r7, r1
 8007d78:	4614      	mov	r4, r2
 8007d7a:	18d5      	adds	r5, r2, r3
 8007d7c:	42ac      	cmp	r4, r5
 8007d7e:	d101      	bne.n	8007d84 <__sfputs_r+0x12>
 8007d80:	2000      	movs	r0, #0
 8007d82:	e007      	b.n	8007d94 <__sfputs_r+0x22>
 8007d84:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007d88:	463a      	mov	r2, r7
 8007d8a:	4630      	mov	r0, r6
 8007d8c:	f7ff ffda 	bl	8007d44 <__sfputc_r>
 8007d90:	1c43      	adds	r3, r0, #1
 8007d92:	d1f3      	bne.n	8007d7c <__sfputs_r+0xa>
 8007d94:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08007d98 <_vfiprintf_r>:
 8007d98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007d9c:	460d      	mov	r5, r1
 8007d9e:	b09d      	sub	sp, #116	; 0x74
 8007da0:	4614      	mov	r4, r2
 8007da2:	4698      	mov	r8, r3
 8007da4:	4606      	mov	r6, r0
 8007da6:	b118      	cbz	r0, 8007db0 <_vfiprintf_r+0x18>
 8007da8:	6983      	ldr	r3, [r0, #24]
 8007daa:	b90b      	cbnz	r3, 8007db0 <_vfiprintf_r+0x18>
 8007dac:	f000 fef4 	bl	8008b98 <__sinit>
 8007db0:	4b89      	ldr	r3, [pc, #548]	; (8007fd8 <_vfiprintf_r+0x240>)
 8007db2:	429d      	cmp	r5, r3
 8007db4:	d11b      	bne.n	8007dee <_vfiprintf_r+0x56>
 8007db6:	6875      	ldr	r5, [r6, #4]
 8007db8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007dba:	07d9      	lsls	r1, r3, #31
 8007dbc:	d405      	bmi.n	8007dca <_vfiprintf_r+0x32>
 8007dbe:	89ab      	ldrh	r3, [r5, #12]
 8007dc0:	059a      	lsls	r2, r3, #22
 8007dc2:	d402      	bmi.n	8007dca <_vfiprintf_r+0x32>
 8007dc4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007dc6:	f000 ff85 	bl	8008cd4 <__retarget_lock_acquire_recursive>
 8007dca:	89ab      	ldrh	r3, [r5, #12]
 8007dcc:	071b      	lsls	r3, r3, #28
 8007dce:	d501      	bpl.n	8007dd4 <_vfiprintf_r+0x3c>
 8007dd0:	692b      	ldr	r3, [r5, #16]
 8007dd2:	b9eb      	cbnz	r3, 8007e10 <_vfiprintf_r+0x78>
 8007dd4:	4629      	mov	r1, r5
 8007dd6:	4630      	mov	r0, r6
 8007dd8:	f000 fd4e 	bl	8008878 <__swsetup_r>
 8007ddc:	b1c0      	cbz	r0, 8007e10 <_vfiprintf_r+0x78>
 8007dde:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007de0:	07dc      	lsls	r4, r3, #31
 8007de2:	d50e      	bpl.n	8007e02 <_vfiprintf_r+0x6a>
 8007de4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007de8:	b01d      	add	sp, #116	; 0x74
 8007dea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007dee:	4b7b      	ldr	r3, [pc, #492]	; (8007fdc <_vfiprintf_r+0x244>)
 8007df0:	429d      	cmp	r5, r3
 8007df2:	d101      	bne.n	8007df8 <_vfiprintf_r+0x60>
 8007df4:	68b5      	ldr	r5, [r6, #8]
 8007df6:	e7df      	b.n	8007db8 <_vfiprintf_r+0x20>
 8007df8:	4b79      	ldr	r3, [pc, #484]	; (8007fe0 <_vfiprintf_r+0x248>)
 8007dfa:	429d      	cmp	r5, r3
 8007dfc:	bf08      	it	eq
 8007dfe:	68f5      	ldreq	r5, [r6, #12]
 8007e00:	e7da      	b.n	8007db8 <_vfiprintf_r+0x20>
 8007e02:	89ab      	ldrh	r3, [r5, #12]
 8007e04:	0598      	lsls	r0, r3, #22
 8007e06:	d4ed      	bmi.n	8007de4 <_vfiprintf_r+0x4c>
 8007e08:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007e0a:	f000 ff64 	bl	8008cd6 <__retarget_lock_release_recursive>
 8007e0e:	e7e9      	b.n	8007de4 <_vfiprintf_r+0x4c>
 8007e10:	2300      	movs	r3, #0
 8007e12:	9309      	str	r3, [sp, #36]	; 0x24
 8007e14:	2320      	movs	r3, #32
 8007e16:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007e1a:	f8cd 800c 	str.w	r8, [sp, #12]
 8007e1e:	2330      	movs	r3, #48	; 0x30
 8007e20:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8007fe4 <_vfiprintf_r+0x24c>
 8007e24:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007e28:	f04f 0901 	mov.w	r9, #1
 8007e2c:	4623      	mov	r3, r4
 8007e2e:	469a      	mov	sl, r3
 8007e30:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007e34:	b10a      	cbz	r2, 8007e3a <_vfiprintf_r+0xa2>
 8007e36:	2a25      	cmp	r2, #37	; 0x25
 8007e38:	d1f9      	bne.n	8007e2e <_vfiprintf_r+0x96>
 8007e3a:	ebba 0b04 	subs.w	fp, sl, r4
 8007e3e:	d00b      	beq.n	8007e58 <_vfiprintf_r+0xc0>
 8007e40:	465b      	mov	r3, fp
 8007e42:	4622      	mov	r2, r4
 8007e44:	4629      	mov	r1, r5
 8007e46:	4630      	mov	r0, r6
 8007e48:	f7ff ff93 	bl	8007d72 <__sfputs_r>
 8007e4c:	3001      	adds	r0, #1
 8007e4e:	f000 80aa 	beq.w	8007fa6 <_vfiprintf_r+0x20e>
 8007e52:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007e54:	445a      	add	r2, fp
 8007e56:	9209      	str	r2, [sp, #36]	; 0x24
 8007e58:	f89a 3000 	ldrb.w	r3, [sl]
 8007e5c:	2b00      	cmp	r3, #0
 8007e5e:	f000 80a2 	beq.w	8007fa6 <_vfiprintf_r+0x20e>
 8007e62:	2300      	movs	r3, #0
 8007e64:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8007e68:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007e6c:	f10a 0a01 	add.w	sl, sl, #1
 8007e70:	9304      	str	r3, [sp, #16]
 8007e72:	9307      	str	r3, [sp, #28]
 8007e74:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007e78:	931a      	str	r3, [sp, #104]	; 0x68
 8007e7a:	4654      	mov	r4, sl
 8007e7c:	2205      	movs	r2, #5
 8007e7e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007e82:	4858      	ldr	r0, [pc, #352]	; (8007fe4 <_vfiprintf_r+0x24c>)
 8007e84:	f7f8 f9b4 	bl	80001f0 <memchr>
 8007e88:	9a04      	ldr	r2, [sp, #16]
 8007e8a:	b9d8      	cbnz	r0, 8007ec4 <_vfiprintf_r+0x12c>
 8007e8c:	06d1      	lsls	r1, r2, #27
 8007e8e:	bf44      	itt	mi
 8007e90:	2320      	movmi	r3, #32
 8007e92:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007e96:	0713      	lsls	r3, r2, #28
 8007e98:	bf44      	itt	mi
 8007e9a:	232b      	movmi	r3, #43	; 0x2b
 8007e9c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007ea0:	f89a 3000 	ldrb.w	r3, [sl]
 8007ea4:	2b2a      	cmp	r3, #42	; 0x2a
 8007ea6:	d015      	beq.n	8007ed4 <_vfiprintf_r+0x13c>
 8007ea8:	9a07      	ldr	r2, [sp, #28]
 8007eaa:	4654      	mov	r4, sl
 8007eac:	2000      	movs	r0, #0
 8007eae:	f04f 0c0a 	mov.w	ip, #10
 8007eb2:	4621      	mov	r1, r4
 8007eb4:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007eb8:	3b30      	subs	r3, #48	; 0x30
 8007eba:	2b09      	cmp	r3, #9
 8007ebc:	d94e      	bls.n	8007f5c <_vfiprintf_r+0x1c4>
 8007ebe:	b1b0      	cbz	r0, 8007eee <_vfiprintf_r+0x156>
 8007ec0:	9207      	str	r2, [sp, #28]
 8007ec2:	e014      	b.n	8007eee <_vfiprintf_r+0x156>
 8007ec4:	eba0 0308 	sub.w	r3, r0, r8
 8007ec8:	fa09 f303 	lsl.w	r3, r9, r3
 8007ecc:	4313      	orrs	r3, r2
 8007ece:	9304      	str	r3, [sp, #16]
 8007ed0:	46a2      	mov	sl, r4
 8007ed2:	e7d2      	b.n	8007e7a <_vfiprintf_r+0xe2>
 8007ed4:	9b03      	ldr	r3, [sp, #12]
 8007ed6:	1d19      	adds	r1, r3, #4
 8007ed8:	681b      	ldr	r3, [r3, #0]
 8007eda:	9103      	str	r1, [sp, #12]
 8007edc:	2b00      	cmp	r3, #0
 8007ede:	bfbb      	ittet	lt
 8007ee0:	425b      	neglt	r3, r3
 8007ee2:	f042 0202 	orrlt.w	r2, r2, #2
 8007ee6:	9307      	strge	r3, [sp, #28]
 8007ee8:	9307      	strlt	r3, [sp, #28]
 8007eea:	bfb8      	it	lt
 8007eec:	9204      	strlt	r2, [sp, #16]
 8007eee:	7823      	ldrb	r3, [r4, #0]
 8007ef0:	2b2e      	cmp	r3, #46	; 0x2e
 8007ef2:	d10c      	bne.n	8007f0e <_vfiprintf_r+0x176>
 8007ef4:	7863      	ldrb	r3, [r4, #1]
 8007ef6:	2b2a      	cmp	r3, #42	; 0x2a
 8007ef8:	d135      	bne.n	8007f66 <_vfiprintf_r+0x1ce>
 8007efa:	9b03      	ldr	r3, [sp, #12]
 8007efc:	1d1a      	adds	r2, r3, #4
 8007efe:	681b      	ldr	r3, [r3, #0]
 8007f00:	9203      	str	r2, [sp, #12]
 8007f02:	2b00      	cmp	r3, #0
 8007f04:	bfb8      	it	lt
 8007f06:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8007f0a:	3402      	adds	r4, #2
 8007f0c:	9305      	str	r3, [sp, #20]
 8007f0e:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8007ff4 <_vfiprintf_r+0x25c>
 8007f12:	7821      	ldrb	r1, [r4, #0]
 8007f14:	2203      	movs	r2, #3
 8007f16:	4650      	mov	r0, sl
 8007f18:	f7f8 f96a 	bl	80001f0 <memchr>
 8007f1c:	b140      	cbz	r0, 8007f30 <_vfiprintf_r+0x198>
 8007f1e:	2340      	movs	r3, #64	; 0x40
 8007f20:	eba0 000a 	sub.w	r0, r0, sl
 8007f24:	fa03 f000 	lsl.w	r0, r3, r0
 8007f28:	9b04      	ldr	r3, [sp, #16]
 8007f2a:	4303      	orrs	r3, r0
 8007f2c:	3401      	adds	r4, #1
 8007f2e:	9304      	str	r3, [sp, #16]
 8007f30:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007f34:	482c      	ldr	r0, [pc, #176]	; (8007fe8 <_vfiprintf_r+0x250>)
 8007f36:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007f3a:	2206      	movs	r2, #6
 8007f3c:	f7f8 f958 	bl	80001f0 <memchr>
 8007f40:	2800      	cmp	r0, #0
 8007f42:	d03f      	beq.n	8007fc4 <_vfiprintf_r+0x22c>
 8007f44:	4b29      	ldr	r3, [pc, #164]	; (8007fec <_vfiprintf_r+0x254>)
 8007f46:	bb1b      	cbnz	r3, 8007f90 <_vfiprintf_r+0x1f8>
 8007f48:	9b03      	ldr	r3, [sp, #12]
 8007f4a:	3307      	adds	r3, #7
 8007f4c:	f023 0307 	bic.w	r3, r3, #7
 8007f50:	3308      	adds	r3, #8
 8007f52:	9303      	str	r3, [sp, #12]
 8007f54:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007f56:	443b      	add	r3, r7
 8007f58:	9309      	str	r3, [sp, #36]	; 0x24
 8007f5a:	e767      	b.n	8007e2c <_vfiprintf_r+0x94>
 8007f5c:	fb0c 3202 	mla	r2, ip, r2, r3
 8007f60:	460c      	mov	r4, r1
 8007f62:	2001      	movs	r0, #1
 8007f64:	e7a5      	b.n	8007eb2 <_vfiprintf_r+0x11a>
 8007f66:	2300      	movs	r3, #0
 8007f68:	3401      	adds	r4, #1
 8007f6a:	9305      	str	r3, [sp, #20]
 8007f6c:	4619      	mov	r1, r3
 8007f6e:	f04f 0c0a 	mov.w	ip, #10
 8007f72:	4620      	mov	r0, r4
 8007f74:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007f78:	3a30      	subs	r2, #48	; 0x30
 8007f7a:	2a09      	cmp	r2, #9
 8007f7c:	d903      	bls.n	8007f86 <_vfiprintf_r+0x1ee>
 8007f7e:	2b00      	cmp	r3, #0
 8007f80:	d0c5      	beq.n	8007f0e <_vfiprintf_r+0x176>
 8007f82:	9105      	str	r1, [sp, #20]
 8007f84:	e7c3      	b.n	8007f0e <_vfiprintf_r+0x176>
 8007f86:	fb0c 2101 	mla	r1, ip, r1, r2
 8007f8a:	4604      	mov	r4, r0
 8007f8c:	2301      	movs	r3, #1
 8007f8e:	e7f0      	b.n	8007f72 <_vfiprintf_r+0x1da>
 8007f90:	ab03      	add	r3, sp, #12
 8007f92:	9300      	str	r3, [sp, #0]
 8007f94:	462a      	mov	r2, r5
 8007f96:	4b16      	ldr	r3, [pc, #88]	; (8007ff0 <_vfiprintf_r+0x258>)
 8007f98:	a904      	add	r1, sp, #16
 8007f9a:	4630      	mov	r0, r6
 8007f9c:	f3af 8000 	nop.w
 8007fa0:	4607      	mov	r7, r0
 8007fa2:	1c78      	adds	r0, r7, #1
 8007fa4:	d1d6      	bne.n	8007f54 <_vfiprintf_r+0x1bc>
 8007fa6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007fa8:	07d9      	lsls	r1, r3, #31
 8007faa:	d405      	bmi.n	8007fb8 <_vfiprintf_r+0x220>
 8007fac:	89ab      	ldrh	r3, [r5, #12]
 8007fae:	059a      	lsls	r2, r3, #22
 8007fb0:	d402      	bmi.n	8007fb8 <_vfiprintf_r+0x220>
 8007fb2:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007fb4:	f000 fe8f 	bl	8008cd6 <__retarget_lock_release_recursive>
 8007fb8:	89ab      	ldrh	r3, [r5, #12]
 8007fba:	065b      	lsls	r3, r3, #25
 8007fbc:	f53f af12 	bmi.w	8007de4 <_vfiprintf_r+0x4c>
 8007fc0:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007fc2:	e711      	b.n	8007de8 <_vfiprintf_r+0x50>
 8007fc4:	ab03      	add	r3, sp, #12
 8007fc6:	9300      	str	r3, [sp, #0]
 8007fc8:	462a      	mov	r2, r5
 8007fca:	4b09      	ldr	r3, [pc, #36]	; (8007ff0 <_vfiprintf_r+0x258>)
 8007fcc:	a904      	add	r1, sp, #16
 8007fce:	4630      	mov	r0, r6
 8007fd0:	f000 f880 	bl	80080d4 <_printf_i>
 8007fd4:	e7e4      	b.n	8007fa0 <_vfiprintf_r+0x208>
 8007fd6:	bf00      	nop
 8007fd8:	08009630 	.word	0x08009630
 8007fdc:	08009650 	.word	0x08009650
 8007fe0:	08009610 	.word	0x08009610
 8007fe4:	080095c1 	.word	0x080095c1
 8007fe8:	080095cb 	.word	0x080095cb
 8007fec:	00000000 	.word	0x00000000
 8007ff0:	08007d73 	.word	0x08007d73
 8007ff4:	080095c7 	.word	0x080095c7

08007ff8 <_printf_common>:
 8007ff8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007ffc:	4616      	mov	r6, r2
 8007ffe:	4699      	mov	r9, r3
 8008000:	688a      	ldr	r2, [r1, #8]
 8008002:	690b      	ldr	r3, [r1, #16]
 8008004:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8008008:	4293      	cmp	r3, r2
 800800a:	bfb8      	it	lt
 800800c:	4613      	movlt	r3, r2
 800800e:	6033      	str	r3, [r6, #0]
 8008010:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8008014:	4607      	mov	r7, r0
 8008016:	460c      	mov	r4, r1
 8008018:	b10a      	cbz	r2, 800801e <_printf_common+0x26>
 800801a:	3301      	adds	r3, #1
 800801c:	6033      	str	r3, [r6, #0]
 800801e:	6823      	ldr	r3, [r4, #0]
 8008020:	0699      	lsls	r1, r3, #26
 8008022:	bf42      	ittt	mi
 8008024:	6833      	ldrmi	r3, [r6, #0]
 8008026:	3302      	addmi	r3, #2
 8008028:	6033      	strmi	r3, [r6, #0]
 800802a:	6825      	ldr	r5, [r4, #0]
 800802c:	f015 0506 	ands.w	r5, r5, #6
 8008030:	d106      	bne.n	8008040 <_printf_common+0x48>
 8008032:	f104 0a19 	add.w	sl, r4, #25
 8008036:	68e3      	ldr	r3, [r4, #12]
 8008038:	6832      	ldr	r2, [r6, #0]
 800803a:	1a9b      	subs	r3, r3, r2
 800803c:	42ab      	cmp	r3, r5
 800803e:	dc26      	bgt.n	800808e <_printf_common+0x96>
 8008040:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8008044:	1e13      	subs	r3, r2, #0
 8008046:	6822      	ldr	r2, [r4, #0]
 8008048:	bf18      	it	ne
 800804a:	2301      	movne	r3, #1
 800804c:	0692      	lsls	r2, r2, #26
 800804e:	d42b      	bmi.n	80080a8 <_printf_common+0xb0>
 8008050:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8008054:	4649      	mov	r1, r9
 8008056:	4638      	mov	r0, r7
 8008058:	47c0      	blx	r8
 800805a:	3001      	adds	r0, #1
 800805c:	d01e      	beq.n	800809c <_printf_common+0xa4>
 800805e:	6823      	ldr	r3, [r4, #0]
 8008060:	68e5      	ldr	r5, [r4, #12]
 8008062:	6832      	ldr	r2, [r6, #0]
 8008064:	f003 0306 	and.w	r3, r3, #6
 8008068:	2b04      	cmp	r3, #4
 800806a:	bf08      	it	eq
 800806c:	1aad      	subeq	r5, r5, r2
 800806e:	68a3      	ldr	r3, [r4, #8]
 8008070:	6922      	ldr	r2, [r4, #16]
 8008072:	bf0c      	ite	eq
 8008074:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008078:	2500      	movne	r5, #0
 800807a:	4293      	cmp	r3, r2
 800807c:	bfc4      	itt	gt
 800807e:	1a9b      	subgt	r3, r3, r2
 8008080:	18ed      	addgt	r5, r5, r3
 8008082:	2600      	movs	r6, #0
 8008084:	341a      	adds	r4, #26
 8008086:	42b5      	cmp	r5, r6
 8008088:	d11a      	bne.n	80080c0 <_printf_common+0xc8>
 800808a:	2000      	movs	r0, #0
 800808c:	e008      	b.n	80080a0 <_printf_common+0xa8>
 800808e:	2301      	movs	r3, #1
 8008090:	4652      	mov	r2, sl
 8008092:	4649      	mov	r1, r9
 8008094:	4638      	mov	r0, r7
 8008096:	47c0      	blx	r8
 8008098:	3001      	adds	r0, #1
 800809a:	d103      	bne.n	80080a4 <_printf_common+0xac>
 800809c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80080a0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80080a4:	3501      	adds	r5, #1
 80080a6:	e7c6      	b.n	8008036 <_printf_common+0x3e>
 80080a8:	18e1      	adds	r1, r4, r3
 80080aa:	1c5a      	adds	r2, r3, #1
 80080ac:	2030      	movs	r0, #48	; 0x30
 80080ae:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80080b2:	4422      	add	r2, r4
 80080b4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80080b8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80080bc:	3302      	adds	r3, #2
 80080be:	e7c7      	b.n	8008050 <_printf_common+0x58>
 80080c0:	2301      	movs	r3, #1
 80080c2:	4622      	mov	r2, r4
 80080c4:	4649      	mov	r1, r9
 80080c6:	4638      	mov	r0, r7
 80080c8:	47c0      	blx	r8
 80080ca:	3001      	adds	r0, #1
 80080cc:	d0e6      	beq.n	800809c <_printf_common+0xa4>
 80080ce:	3601      	adds	r6, #1
 80080d0:	e7d9      	b.n	8008086 <_printf_common+0x8e>
	...

080080d4 <_printf_i>:
 80080d4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80080d8:	7e0f      	ldrb	r7, [r1, #24]
 80080da:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80080dc:	2f78      	cmp	r7, #120	; 0x78
 80080de:	4691      	mov	r9, r2
 80080e0:	4680      	mov	r8, r0
 80080e2:	460c      	mov	r4, r1
 80080e4:	469a      	mov	sl, r3
 80080e6:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80080ea:	d807      	bhi.n	80080fc <_printf_i+0x28>
 80080ec:	2f62      	cmp	r7, #98	; 0x62
 80080ee:	d80a      	bhi.n	8008106 <_printf_i+0x32>
 80080f0:	2f00      	cmp	r7, #0
 80080f2:	f000 80d8 	beq.w	80082a6 <_printf_i+0x1d2>
 80080f6:	2f58      	cmp	r7, #88	; 0x58
 80080f8:	f000 80a3 	beq.w	8008242 <_printf_i+0x16e>
 80080fc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008100:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8008104:	e03a      	b.n	800817c <_printf_i+0xa8>
 8008106:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800810a:	2b15      	cmp	r3, #21
 800810c:	d8f6      	bhi.n	80080fc <_printf_i+0x28>
 800810e:	a101      	add	r1, pc, #4	; (adr r1, 8008114 <_printf_i+0x40>)
 8008110:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008114:	0800816d 	.word	0x0800816d
 8008118:	08008181 	.word	0x08008181
 800811c:	080080fd 	.word	0x080080fd
 8008120:	080080fd 	.word	0x080080fd
 8008124:	080080fd 	.word	0x080080fd
 8008128:	080080fd 	.word	0x080080fd
 800812c:	08008181 	.word	0x08008181
 8008130:	080080fd 	.word	0x080080fd
 8008134:	080080fd 	.word	0x080080fd
 8008138:	080080fd 	.word	0x080080fd
 800813c:	080080fd 	.word	0x080080fd
 8008140:	0800828d 	.word	0x0800828d
 8008144:	080081b1 	.word	0x080081b1
 8008148:	0800826f 	.word	0x0800826f
 800814c:	080080fd 	.word	0x080080fd
 8008150:	080080fd 	.word	0x080080fd
 8008154:	080082af 	.word	0x080082af
 8008158:	080080fd 	.word	0x080080fd
 800815c:	080081b1 	.word	0x080081b1
 8008160:	080080fd 	.word	0x080080fd
 8008164:	080080fd 	.word	0x080080fd
 8008168:	08008277 	.word	0x08008277
 800816c:	682b      	ldr	r3, [r5, #0]
 800816e:	1d1a      	adds	r2, r3, #4
 8008170:	681b      	ldr	r3, [r3, #0]
 8008172:	602a      	str	r2, [r5, #0]
 8008174:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008178:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800817c:	2301      	movs	r3, #1
 800817e:	e0a3      	b.n	80082c8 <_printf_i+0x1f4>
 8008180:	6820      	ldr	r0, [r4, #0]
 8008182:	6829      	ldr	r1, [r5, #0]
 8008184:	0606      	lsls	r6, r0, #24
 8008186:	f101 0304 	add.w	r3, r1, #4
 800818a:	d50a      	bpl.n	80081a2 <_printf_i+0xce>
 800818c:	680e      	ldr	r6, [r1, #0]
 800818e:	602b      	str	r3, [r5, #0]
 8008190:	2e00      	cmp	r6, #0
 8008192:	da03      	bge.n	800819c <_printf_i+0xc8>
 8008194:	232d      	movs	r3, #45	; 0x2d
 8008196:	4276      	negs	r6, r6
 8008198:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800819c:	485e      	ldr	r0, [pc, #376]	; (8008318 <_printf_i+0x244>)
 800819e:	230a      	movs	r3, #10
 80081a0:	e019      	b.n	80081d6 <_printf_i+0x102>
 80081a2:	680e      	ldr	r6, [r1, #0]
 80081a4:	602b      	str	r3, [r5, #0]
 80081a6:	f010 0f40 	tst.w	r0, #64	; 0x40
 80081aa:	bf18      	it	ne
 80081ac:	b236      	sxthne	r6, r6
 80081ae:	e7ef      	b.n	8008190 <_printf_i+0xbc>
 80081b0:	682b      	ldr	r3, [r5, #0]
 80081b2:	6820      	ldr	r0, [r4, #0]
 80081b4:	1d19      	adds	r1, r3, #4
 80081b6:	6029      	str	r1, [r5, #0]
 80081b8:	0601      	lsls	r1, r0, #24
 80081ba:	d501      	bpl.n	80081c0 <_printf_i+0xec>
 80081bc:	681e      	ldr	r6, [r3, #0]
 80081be:	e002      	b.n	80081c6 <_printf_i+0xf2>
 80081c0:	0646      	lsls	r6, r0, #25
 80081c2:	d5fb      	bpl.n	80081bc <_printf_i+0xe8>
 80081c4:	881e      	ldrh	r6, [r3, #0]
 80081c6:	4854      	ldr	r0, [pc, #336]	; (8008318 <_printf_i+0x244>)
 80081c8:	2f6f      	cmp	r7, #111	; 0x6f
 80081ca:	bf0c      	ite	eq
 80081cc:	2308      	moveq	r3, #8
 80081ce:	230a      	movne	r3, #10
 80081d0:	2100      	movs	r1, #0
 80081d2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80081d6:	6865      	ldr	r5, [r4, #4]
 80081d8:	60a5      	str	r5, [r4, #8]
 80081da:	2d00      	cmp	r5, #0
 80081dc:	bfa2      	ittt	ge
 80081de:	6821      	ldrge	r1, [r4, #0]
 80081e0:	f021 0104 	bicge.w	r1, r1, #4
 80081e4:	6021      	strge	r1, [r4, #0]
 80081e6:	b90e      	cbnz	r6, 80081ec <_printf_i+0x118>
 80081e8:	2d00      	cmp	r5, #0
 80081ea:	d04d      	beq.n	8008288 <_printf_i+0x1b4>
 80081ec:	4615      	mov	r5, r2
 80081ee:	fbb6 f1f3 	udiv	r1, r6, r3
 80081f2:	fb03 6711 	mls	r7, r3, r1, r6
 80081f6:	5dc7      	ldrb	r7, [r0, r7]
 80081f8:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80081fc:	4637      	mov	r7, r6
 80081fe:	42bb      	cmp	r3, r7
 8008200:	460e      	mov	r6, r1
 8008202:	d9f4      	bls.n	80081ee <_printf_i+0x11a>
 8008204:	2b08      	cmp	r3, #8
 8008206:	d10b      	bne.n	8008220 <_printf_i+0x14c>
 8008208:	6823      	ldr	r3, [r4, #0]
 800820a:	07de      	lsls	r6, r3, #31
 800820c:	d508      	bpl.n	8008220 <_printf_i+0x14c>
 800820e:	6923      	ldr	r3, [r4, #16]
 8008210:	6861      	ldr	r1, [r4, #4]
 8008212:	4299      	cmp	r1, r3
 8008214:	bfde      	ittt	le
 8008216:	2330      	movle	r3, #48	; 0x30
 8008218:	f805 3c01 	strble.w	r3, [r5, #-1]
 800821c:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8008220:	1b52      	subs	r2, r2, r5
 8008222:	6122      	str	r2, [r4, #16]
 8008224:	f8cd a000 	str.w	sl, [sp]
 8008228:	464b      	mov	r3, r9
 800822a:	aa03      	add	r2, sp, #12
 800822c:	4621      	mov	r1, r4
 800822e:	4640      	mov	r0, r8
 8008230:	f7ff fee2 	bl	8007ff8 <_printf_common>
 8008234:	3001      	adds	r0, #1
 8008236:	d14c      	bne.n	80082d2 <_printf_i+0x1fe>
 8008238:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800823c:	b004      	add	sp, #16
 800823e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008242:	4835      	ldr	r0, [pc, #212]	; (8008318 <_printf_i+0x244>)
 8008244:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8008248:	6829      	ldr	r1, [r5, #0]
 800824a:	6823      	ldr	r3, [r4, #0]
 800824c:	f851 6b04 	ldr.w	r6, [r1], #4
 8008250:	6029      	str	r1, [r5, #0]
 8008252:	061d      	lsls	r5, r3, #24
 8008254:	d514      	bpl.n	8008280 <_printf_i+0x1ac>
 8008256:	07df      	lsls	r7, r3, #31
 8008258:	bf44      	itt	mi
 800825a:	f043 0320 	orrmi.w	r3, r3, #32
 800825e:	6023      	strmi	r3, [r4, #0]
 8008260:	b91e      	cbnz	r6, 800826a <_printf_i+0x196>
 8008262:	6823      	ldr	r3, [r4, #0]
 8008264:	f023 0320 	bic.w	r3, r3, #32
 8008268:	6023      	str	r3, [r4, #0]
 800826a:	2310      	movs	r3, #16
 800826c:	e7b0      	b.n	80081d0 <_printf_i+0xfc>
 800826e:	6823      	ldr	r3, [r4, #0]
 8008270:	f043 0320 	orr.w	r3, r3, #32
 8008274:	6023      	str	r3, [r4, #0]
 8008276:	2378      	movs	r3, #120	; 0x78
 8008278:	4828      	ldr	r0, [pc, #160]	; (800831c <_printf_i+0x248>)
 800827a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800827e:	e7e3      	b.n	8008248 <_printf_i+0x174>
 8008280:	0659      	lsls	r1, r3, #25
 8008282:	bf48      	it	mi
 8008284:	b2b6      	uxthmi	r6, r6
 8008286:	e7e6      	b.n	8008256 <_printf_i+0x182>
 8008288:	4615      	mov	r5, r2
 800828a:	e7bb      	b.n	8008204 <_printf_i+0x130>
 800828c:	682b      	ldr	r3, [r5, #0]
 800828e:	6826      	ldr	r6, [r4, #0]
 8008290:	6961      	ldr	r1, [r4, #20]
 8008292:	1d18      	adds	r0, r3, #4
 8008294:	6028      	str	r0, [r5, #0]
 8008296:	0635      	lsls	r5, r6, #24
 8008298:	681b      	ldr	r3, [r3, #0]
 800829a:	d501      	bpl.n	80082a0 <_printf_i+0x1cc>
 800829c:	6019      	str	r1, [r3, #0]
 800829e:	e002      	b.n	80082a6 <_printf_i+0x1d2>
 80082a0:	0670      	lsls	r0, r6, #25
 80082a2:	d5fb      	bpl.n	800829c <_printf_i+0x1c8>
 80082a4:	8019      	strh	r1, [r3, #0]
 80082a6:	2300      	movs	r3, #0
 80082a8:	6123      	str	r3, [r4, #16]
 80082aa:	4615      	mov	r5, r2
 80082ac:	e7ba      	b.n	8008224 <_printf_i+0x150>
 80082ae:	682b      	ldr	r3, [r5, #0]
 80082b0:	1d1a      	adds	r2, r3, #4
 80082b2:	602a      	str	r2, [r5, #0]
 80082b4:	681d      	ldr	r5, [r3, #0]
 80082b6:	6862      	ldr	r2, [r4, #4]
 80082b8:	2100      	movs	r1, #0
 80082ba:	4628      	mov	r0, r5
 80082bc:	f7f7 ff98 	bl	80001f0 <memchr>
 80082c0:	b108      	cbz	r0, 80082c6 <_printf_i+0x1f2>
 80082c2:	1b40      	subs	r0, r0, r5
 80082c4:	6060      	str	r0, [r4, #4]
 80082c6:	6863      	ldr	r3, [r4, #4]
 80082c8:	6123      	str	r3, [r4, #16]
 80082ca:	2300      	movs	r3, #0
 80082cc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80082d0:	e7a8      	b.n	8008224 <_printf_i+0x150>
 80082d2:	6923      	ldr	r3, [r4, #16]
 80082d4:	462a      	mov	r2, r5
 80082d6:	4649      	mov	r1, r9
 80082d8:	4640      	mov	r0, r8
 80082da:	47d0      	blx	sl
 80082dc:	3001      	adds	r0, #1
 80082de:	d0ab      	beq.n	8008238 <_printf_i+0x164>
 80082e0:	6823      	ldr	r3, [r4, #0]
 80082e2:	079b      	lsls	r3, r3, #30
 80082e4:	d413      	bmi.n	800830e <_printf_i+0x23a>
 80082e6:	68e0      	ldr	r0, [r4, #12]
 80082e8:	9b03      	ldr	r3, [sp, #12]
 80082ea:	4298      	cmp	r0, r3
 80082ec:	bfb8      	it	lt
 80082ee:	4618      	movlt	r0, r3
 80082f0:	e7a4      	b.n	800823c <_printf_i+0x168>
 80082f2:	2301      	movs	r3, #1
 80082f4:	4632      	mov	r2, r6
 80082f6:	4649      	mov	r1, r9
 80082f8:	4640      	mov	r0, r8
 80082fa:	47d0      	blx	sl
 80082fc:	3001      	adds	r0, #1
 80082fe:	d09b      	beq.n	8008238 <_printf_i+0x164>
 8008300:	3501      	adds	r5, #1
 8008302:	68e3      	ldr	r3, [r4, #12]
 8008304:	9903      	ldr	r1, [sp, #12]
 8008306:	1a5b      	subs	r3, r3, r1
 8008308:	42ab      	cmp	r3, r5
 800830a:	dcf2      	bgt.n	80082f2 <_printf_i+0x21e>
 800830c:	e7eb      	b.n	80082e6 <_printf_i+0x212>
 800830e:	2500      	movs	r5, #0
 8008310:	f104 0619 	add.w	r6, r4, #25
 8008314:	e7f5      	b.n	8008302 <_printf_i+0x22e>
 8008316:	bf00      	nop
 8008318:	080095d2 	.word	0x080095d2
 800831c:	080095e3 	.word	0x080095e3

08008320 <_scanf_chars>:
 8008320:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008324:	4615      	mov	r5, r2
 8008326:	688a      	ldr	r2, [r1, #8]
 8008328:	4680      	mov	r8, r0
 800832a:	460c      	mov	r4, r1
 800832c:	b932      	cbnz	r2, 800833c <_scanf_chars+0x1c>
 800832e:	698a      	ldr	r2, [r1, #24]
 8008330:	2a00      	cmp	r2, #0
 8008332:	bf0c      	ite	eq
 8008334:	2201      	moveq	r2, #1
 8008336:	f04f 32ff 	movne.w	r2, #4294967295	; 0xffffffff
 800833a:	608a      	str	r2, [r1, #8]
 800833c:	6822      	ldr	r2, [r4, #0]
 800833e:	f8df 9090 	ldr.w	r9, [pc, #144]	; 80083d0 <_scanf_chars+0xb0>
 8008342:	06d1      	lsls	r1, r2, #27
 8008344:	bf5f      	itttt	pl
 8008346:	681a      	ldrpl	r2, [r3, #0]
 8008348:	1d11      	addpl	r1, r2, #4
 800834a:	6019      	strpl	r1, [r3, #0]
 800834c:	6816      	ldrpl	r6, [r2, #0]
 800834e:	2700      	movs	r7, #0
 8008350:	69a0      	ldr	r0, [r4, #24]
 8008352:	b188      	cbz	r0, 8008378 <_scanf_chars+0x58>
 8008354:	2801      	cmp	r0, #1
 8008356:	d107      	bne.n	8008368 <_scanf_chars+0x48>
 8008358:	682a      	ldr	r2, [r5, #0]
 800835a:	7811      	ldrb	r1, [r2, #0]
 800835c:	6962      	ldr	r2, [r4, #20]
 800835e:	5c52      	ldrb	r2, [r2, r1]
 8008360:	b952      	cbnz	r2, 8008378 <_scanf_chars+0x58>
 8008362:	2f00      	cmp	r7, #0
 8008364:	d031      	beq.n	80083ca <_scanf_chars+0xaa>
 8008366:	e022      	b.n	80083ae <_scanf_chars+0x8e>
 8008368:	2802      	cmp	r0, #2
 800836a:	d120      	bne.n	80083ae <_scanf_chars+0x8e>
 800836c:	682b      	ldr	r3, [r5, #0]
 800836e:	781b      	ldrb	r3, [r3, #0]
 8008370:	f813 3009 	ldrb.w	r3, [r3, r9]
 8008374:	071b      	lsls	r3, r3, #28
 8008376:	d41a      	bmi.n	80083ae <_scanf_chars+0x8e>
 8008378:	6823      	ldr	r3, [r4, #0]
 800837a:	06da      	lsls	r2, r3, #27
 800837c:	bf5e      	ittt	pl
 800837e:	682b      	ldrpl	r3, [r5, #0]
 8008380:	781b      	ldrbpl	r3, [r3, #0]
 8008382:	f806 3b01 	strbpl.w	r3, [r6], #1
 8008386:	682a      	ldr	r2, [r5, #0]
 8008388:	686b      	ldr	r3, [r5, #4]
 800838a:	3201      	adds	r2, #1
 800838c:	602a      	str	r2, [r5, #0]
 800838e:	68a2      	ldr	r2, [r4, #8]
 8008390:	3b01      	subs	r3, #1
 8008392:	3a01      	subs	r2, #1
 8008394:	606b      	str	r3, [r5, #4]
 8008396:	3701      	adds	r7, #1
 8008398:	60a2      	str	r2, [r4, #8]
 800839a:	b142      	cbz	r2, 80083ae <_scanf_chars+0x8e>
 800839c:	2b00      	cmp	r3, #0
 800839e:	dcd7      	bgt.n	8008350 <_scanf_chars+0x30>
 80083a0:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 80083a4:	4629      	mov	r1, r5
 80083a6:	4640      	mov	r0, r8
 80083a8:	4798      	blx	r3
 80083aa:	2800      	cmp	r0, #0
 80083ac:	d0d0      	beq.n	8008350 <_scanf_chars+0x30>
 80083ae:	6823      	ldr	r3, [r4, #0]
 80083b0:	f013 0310 	ands.w	r3, r3, #16
 80083b4:	d105      	bne.n	80083c2 <_scanf_chars+0xa2>
 80083b6:	68e2      	ldr	r2, [r4, #12]
 80083b8:	3201      	adds	r2, #1
 80083ba:	60e2      	str	r2, [r4, #12]
 80083bc:	69a2      	ldr	r2, [r4, #24]
 80083be:	b102      	cbz	r2, 80083c2 <_scanf_chars+0xa2>
 80083c0:	7033      	strb	r3, [r6, #0]
 80083c2:	6923      	ldr	r3, [r4, #16]
 80083c4:	443b      	add	r3, r7
 80083c6:	6123      	str	r3, [r4, #16]
 80083c8:	2000      	movs	r0, #0
 80083ca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80083ce:	bf00      	nop
 80083d0:	080094c1 	.word	0x080094c1

080083d4 <_scanf_i>:
 80083d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80083d8:	4698      	mov	r8, r3
 80083da:	4b76      	ldr	r3, [pc, #472]	; (80085b4 <_scanf_i+0x1e0>)
 80083dc:	460c      	mov	r4, r1
 80083de:	4682      	mov	sl, r0
 80083e0:	4616      	mov	r6, r2
 80083e2:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80083e6:	b087      	sub	sp, #28
 80083e8:	ab03      	add	r3, sp, #12
 80083ea:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 80083ee:	4b72      	ldr	r3, [pc, #456]	; (80085b8 <_scanf_i+0x1e4>)
 80083f0:	69a1      	ldr	r1, [r4, #24]
 80083f2:	4a72      	ldr	r2, [pc, #456]	; (80085bc <_scanf_i+0x1e8>)
 80083f4:	2903      	cmp	r1, #3
 80083f6:	bf18      	it	ne
 80083f8:	461a      	movne	r2, r3
 80083fa:	68a3      	ldr	r3, [r4, #8]
 80083fc:	9201      	str	r2, [sp, #4]
 80083fe:	1e5a      	subs	r2, r3, #1
 8008400:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8008404:	bf88      	it	hi
 8008406:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 800840a:	4627      	mov	r7, r4
 800840c:	bf82      	ittt	hi
 800840e:	eb03 0905 	addhi.w	r9, r3, r5
 8008412:	f240 135d 	movwhi	r3, #349	; 0x15d
 8008416:	60a3      	strhi	r3, [r4, #8]
 8008418:	f857 3b1c 	ldr.w	r3, [r7], #28
 800841c:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 8008420:	bf98      	it	ls
 8008422:	f04f 0900 	movls.w	r9, #0
 8008426:	6023      	str	r3, [r4, #0]
 8008428:	463d      	mov	r5, r7
 800842a:	f04f 0b00 	mov.w	fp, #0
 800842e:	6831      	ldr	r1, [r6, #0]
 8008430:	ab03      	add	r3, sp, #12
 8008432:	7809      	ldrb	r1, [r1, #0]
 8008434:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 8008438:	2202      	movs	r2, #2
 800843a:	f7f7 fed9 	bl	80001f0 <memchr>
 800843e:	b328      	cbz	r0, 800848c <_scanf_i+0xb8>
 8008440:	f1bb 0f01 	cmp.w	fp, #1
 8008444:	d159      	bne.n	80084fa <_scanf_i+0x126>
 8008446:	6862      	ldr	r2, [r4, #4]
 8008448:	b92a      	cbnz	r2, 8008456 <_scanf_i+0x82>
 800844a:	6822      	ldr	r2, [r4, #0]
 800844c:	2308      	movs	r3, #8
 800844e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008452:	6063      	str	r3, [r4, #4]
 8008454:	6022      	str	r2, [r4, #0]
 8008456:	6822      	ldr	r2, [r4, #0]
 8008458:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 800845c:	6022      	str	r2, [r4, #0]
 800845e:	68a2      	ldr	r2, [r4, #8]
 8008460:	1e51      	subs	r1, r2, #1
 8008462:	60a1      	str	r1, [r4, #8]
 8008464:	b192      	cbz	r2, 800848c <_scanf_i+0xb8>
 8008466:	6832      	ldr	r2, [r6, #0]
 8008468:	1c51      	adds	r1, r2, #1
 800846a:	6031      	str	r1, [r6, #0]
 800846c:	7812      	ldrb	r2, [r2, #0]
 800846e:	f805 2b01 	strb.w	r2, [r5], #1
 8008472:	6872      	ldr	r2, [r6, #4]
 8008474:	3a01      	subs	r2, #1
 8008476:	2a00      	cmp	r2, #0
 8008478:	6072      	str	r2, [r6, #4]
 800847a:	dc07      	bgt.n	800848c <_scanf_i+0xb8>
 800847c:	f8d4 2180 	ldr.w	r2, [r4, #384]	; 0x180
 8008480:	4631      	mov	r1, r6
 8008482:	4650      	mov	r0, sl
 8008484:	4790      	blx	r2
 8008486:	2800      	cmp	r0, #0
 8008488:	f040 8085 	bne.w	8008596 <_scanf_i+0x1c2>
 800848c:	f10b 0b01 	add.w	fp, fp, #1
 8008490:	f1bb 0f03 	cmp.w	fp, #3
 8008494:	d1cb      	bne.n	800842e <_scanf_i+0x5a>
 8008496:	6863      	ldr	r3, [r4, #4]
 8008498:	b90b      	cbnz	r3, 800849e <_scanf_i+0xca>
 800849a:	230a      	movs	r3, #10
 800849c:	6063      	str	r3, [r4, #4]
 800849e:	6863      	ldr	r3, [r4, #4]
 80084a0:	4947      	ldr	r1, [pc, #284]	; (80085c0 <_scanf_i+0x1ec>)
 80084a2:	6960      	ldr	r0, [r4, #20]
 80084a4:	1ac9      	subs	r1, r1, r3
 80084a6:	f000 f8af 	bl	8008608 <__sccl>
 80084aa:	f04f 0b00 	mov.w	fp, #0
 80084ae:	68a3      	ldr	r3, [r4, #8]
 80084b0:	6822      	ldr	r2, [r4, #0]
 80084b2:	2b00      	cmp	r3, #0
 80084b4:	d03d      	beq.n	8008532 <_scanf_i+0x15e>
 80084b6:	6831      	ldr	r1, [r6, #0]
 80084b8:	6960      	ldr	r0, [r4, #20]
 80084ba:	f891 c000 	ldrb.w	ip, [r1]
 80084be:	f810 000c 	ldrb.w	r0, [r0, ip]
 80084c2:	2800      	cmp	r0, #0
 80084c4:	d035      	beq.n	8008532 <_scanf_i+0x15e>
 80084c6:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
 80084ca:	d124      	bne.n	8008516 <_scanf_i+0x142>
 80084cc:	0510      	lsls	r0, r2, #20
 80084ce:	d522      	bpl.n	8008516 <_scanf_i+0x142>
 80084d0:	f10b 0b01 	add.w	fp, fp, #1
 80084d4:	f1b9 0f00 	cmp.w	r9, #0
 80084d8:	d003      	beq.n	80084e2 <_scanf_i+0x10e>
 80084da:	3301      	adds	r3, #1
 80084dc:	f109 39ff 	add.w	r9, r9, #4294967295	; 0xffffffff
 80084e0:	60a3      	str	r3, [r4, #8]
 80084e2:	6873      	ldr	r3, [r6, #4]
 80084e4:	3b01      	subs	r3, #1
 80084e6:	2b00      	cmp	r3, #0
 80084e8:	6073      	str	r3, [r6, #4]
 80084ea:	dd1b      	ble.n	8008524 <_scanf_i+0x150>
 80084ec:	6833      	ldr	r3, [r6, #0]
 80084ee:	3301      	adds	r3, #1
 80084f0:	6033      	str	r3, [r6, #0]
 80084f2:	68a3      	ldr	r3, [r4, #8]
 80084f4:	3b01      	subs	r3, #1
 80084f6:	60a3      	str	r3, [r4, #8]
 80084f8:	e7d9      	b.n	80084ae <_scanf_i+0xda>
 80084fa:	f1bb 0f02 	cmp.w	fp, #2
 80084fe:	d1ae      	bne.n	800845e <_scanf_i+0x8a>
 8008500:	6822      	ldr	r2, [r4, #0]
 8008502:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 8008506:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 800850a:	d1bf      	bne.n	800848c <_scanf_i+0xb8>
 800850c:	2310      	movs	r3, #16
 800850e:	6063      	str	r3, [r4, #4]
 8008510:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8008514:	e7a2      	b.n	800845c <_scanf_i+0x88>
 8008516:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 800851a:	6022      	str	r2, [r4, #0]
 800851c:	780b      	ldrb	r3, [r1, #0]
 800851e:	f805 3b01 	strb.w	r3, [r5], #1
 8008522:	e7de      	b.n	80084e2 <_scanf_i+0x10e>
 8008524:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8008528:	4631      	mov	r1, r6
 800852a:	4650      	mov	r0, sl
 800852c:	4798      	blx	r3
 800852e:	2800      	cmp	r0, #0
 8008530:	d0df      	beq.n	80084f2 <_scanf_i+0x11e>
 8008532:	6823      	ldr	r3, [r4, #0]
 8008534:	05db      	lsls	r3, r3, #23
 8008536:	d50d      	bpl.n	8008554 <_scanf_i+0x180>
 8008538:	42bd      	cmp	r5, r7
 800853a:	d909      	bls.n	8008550 <_scanf_i+0x17c>
 800853c:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 8008540:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8008544:	4632      	mov	r2, r6
 8008546:	4650      	mov	r0, sl
 8008548:	4798      	blx	r3
 800854a:	f105 39ff 	add.w	r9, r5, #4294967295	; 0xffffffff
 800854e:	464d      	mov	r5, r9
 8008550:	42bd      	cmp	r5, r7
 8008552:	d02d      	beq.n	80085b0 <_scanf_i+0x1dc>
 8008554:	6822      	ldr	r2, [r4, #0]
 8008556:	f012 0210 	ands.w	r2, r2, #16
 800855a:	d113      	bne.n	8008584 <_scanf_i+0x1b0>
 800855c:	702a      	strb	r2, [r5, #0]
 800855e:	6863      	ldr	r3, [r4, #4]
 8008560:	9e01      	ldr	r6, [sp, #4]
 8008562:	4639      	mov	r1, r7
 8008564:	4650      	mov	r0, sl
 8008566:	47b0      	blx	r6
 8008568:	6821      	ldr	r1, [r4, #0]
 800856a:	f8d8 3000 	ldr.w	r3, [r8]
 800856e:	f011 0f20 	tst.w	r1, #32
 8008572:	d013      	beq.n	800859c <_scanf_i+0x1c8>
 8008574:	1d1a      	adds	r2, r3, #4
 8008576:	f8c8 2000 	str.w	r2, [r8]
 800857a:	681b      	ldr	r3, [r3, #0]
 800857c:	6018      	str	r0, [r3, #0]
 800857e:	68e3      	ldr	r3, [r4, #12]
 8008580:	3301      	adds	r3, #1
 8008582:	60e3      	str	r3, [r4, #12]
 8008584:	1bed      	subs	r5, r5, r7
 8008586:	44ab      	add	fp, r5
 8008588:	6925      	ldr	r5, [r4, #16]
 800858a:	445d      	add	r5, fp
 800858c:	6125      	str	r5, [r4, #16]
 800858e:	2000      	movs	r0, #0
 8008590:	b007      	add	sp, #28
 8008592:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008596:	f04f 0b00 	mov.w	fp, #0
 800859a:	e7ca      	b.n	8008532 <_scanf_i+0x15e>
 800859c:	1d1a      	adds	r2, r3, #4
 800859e:	f8c8 2000 	str.w	r2, [r8]
 80085a2:	681b      	ldr	r3, [r3, #0]
 80085a4:	f011 0f01 	tst.w	r1, #1
 80085a8:	bf14      	ite	ne
 80085aa:	8018      	strhne	r0, [r3, #0]
 80085ac:	6018      	streq	r0, [r3, #0]
 80085ae:	e7e6      	b.n	800857e <_scanf_i+0x1aa>
 80085b0:	2001      	movs	r0, #1
 80085b2:	e7ed      	b.n	8008590 <_scanf_i+0x1bc>
 80085b4:	080091d4 	.word	0x080091d4
 80085b8:	0800875d 	.word	0x0800875d
 80085bc:	08007439 	.word	0x08007439
 80085c0:	0800960d 	.word	0x0800960d

080085c4 <_read_r>:
 80085c4:	b538      	push	{r3, r4, r5, lr}
 80085c6:	4d07      	ldr	r5, [pc, #28]	; (80085e4 <_read_r+0x20>)
 80085c8:	4604      	mov	r4, r0
 80085ca:	4608      	mov	r0, r1
 80085cc:	4611      	mov	r1, r2
 80085ce:	2200      	movs	r2, #0
 80085d0:	602a      	str	r2, [r5, #0]
 80085d2:	461a      	mov	r2, r3
 80085d4:	f7fa fd22 	bl	800301c <_read>
 80085d8:	1c43      	adds	r3, r0, #1
 80085da:	d102      	bne.n	80085e2 <_read_r+0x1e>
 80085dc:	682b      	ldr	r3, [r5, #0]
 80085de:	b103      	cbz	r3, 80085e2 <_read_r+0x1e>
 80085e0:	6023      	str	r3, [r4, #0]
 80085e2:	bd38      	pop	{r3, r4, r5, pc}
 80085e4:	20000420 	.word	0x20000420

080085e8 <_sbrk_r>:
 80085e8:	b538      	push	{r3, r4, r5, lr}
 80085ea:	4d06      	ldr	r5, [pc, #24]	; (8008604 <_sbrk_r+0x1c>)
 80085ec:	2300      	movs	r3, #0
 80085ee:	4604      	mov	r4, r0
 80085f0:	4608      	mov	r0, r1
 80085f2:	602b      	str	r3, [r5, #0]
 80085f4:	f7fa fd80 	bl	80030f8 <_sbrk>
 80085f8:	1c43      	adds	r3, r0, #1
 80085fa:	d102      	bne.n	8008602 <_sbrk_r+0x1a>
 80085fc:	682b      	ldr	r3, [r5, #0]
 80085fe:	b103      	cbz	r3, 8008602 <_sbrk_r+0x1a>
 8008600:	6023      	str	r3, [r4, #0]
 8008602:	bd38      	pop	{r3, r4, r5, pc}
 8008604:	20000420 	.word	0x20000420

08008608 <__sccl>:
 8008608:	b570      	push	{r4, r5, r6, lr}
 800860a:	780b      	ldrb	r3, [r1, #0]
 800860c:	4604      	mov	r4, r0
 800860e:	2b5e      	cmp	r3, #94	; 0x5e
 8008610:	bf0b      	itete	eq
 8008612:	784b      	ldrbeq	r3, [r1, #1]
 8008614:	1c48      	addne	r0, r1, #1
 8008616:	1c88      	addeq	r0, r1, #2
 8008618:	2200      	movne	r2, #0
 800861a:	bf08      	it	eq
 800861c:	2201      	moveq	r2, #1
 800861e:	1e61      	subs	r1, r4, #1
 8008620:	f104 05ff 	add.w	r5, r4, #255	; 0xff
 8008624:	f801 2f01 	strb.w	r2, [r1, #1]!
 8008628:	42a9      	cmp	r1, r5
 800862a:	d1fb      	bne.n	8008624 <__sccl+0x1c>
 800862c:	b90b      	cbnz	r3, 8008632 <__sccl+0x2a>
 800862e:	3801      	subs	r0, #1
 8008630:	bd70      	pop	{r4, r5, r6, pc}
 8008632:	f082 0201 	eor.w	r2, r2, #1
 8008636:	54e2      	strb	r2, [r4, r3]
 8008638:	4605      	mov	r5, r0
 800863a:	4628      	mov	r0, r5
 800863c:	f810 1b01 	ldrb.w	r1, [r0], #1
 8008640:	292d      	cmp	r1, #45	; 0x2d
 8008642:	d006      	beq.n	8008652 <__sccl+0x4a>
 8008644:	295d      	cmp	r1, #93	; 0x5d
 8008646:	d0f3      	beq.n	8008630 <__sccl+0x28>
 8008648:	b909      	cbnz	r1, 800864e <__sccl+0x46>
 800864a:	4628      	mov	r0, r5
 800864c:	e7f0      	b.n	8008630 <__sccl+0x28>
 800864e:	460b      	mov	r3, r1
 8008650:	e7f1      	b.n	8008636 <__sccl+0x2e>
 8008652:	786e      	ldrb	r6, [r5, #1]
 8008654:	2e5d      	cmp	r6, #93	; 0x5d
 8008656:	d0fa      	beq.n	800864e <__sccl+0x46>
 8008658:	42b3      	cmp	r3, r6
 800865a:	dcf8      	bgt.n	800864e <__sccl+0x46>
 800865c:	3502      	adds	r5, #2
 800865e:	4619      	mov	r1, r3
 8008660:	3101      	adds	r1, #1
 8008662:	428e      	cmp	r6, r1
 8008664:	5462      	strb	r2, [r4, r1]
 8008666:	dcfb      	bgt.n	8008660 <__sccl+0x58>
 8008668:	1af1      	subs	r1, r6, r3
 800866a:	3901      	subs	r1, #1
 800866c:	1c58      	adds	r0, r3, #1
 800866e:	42b3      	cmp	r3, r6
 8008670:	bfa8      	it	ge
 8008672:	2100      	movge	r1, #0
 8008674:	1843      	adds	r3, r0, r1
 8008676:	e7e0      	b.n	800863a <__sccl+0x32>

08008678 <_strtoul_l.constprop.0>:
 8008678:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800867c:	4f36      	ldr	r7, [pc, #216]	; (8008758 <_strtoul_l.constprop.0+0xe0>)
 800867e:	4686      	mov	lr, r0
 8008680:	460d      	mov	r5, r1
 8008682:	4628      	mov	r0, r5
 8008684:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008688:	5de6      	ldrb	r6, [r4, r7]
 800868a:	f016 0608 	ands.w	r6, r6, #8
 800868e:	d1f8      	bne.n	8008682 <_strtoul_l.constprop.0+0xa>
 8008690:	2c2d      	cmp	r4, #45	; 0x2d
 8008692:	d12f      	bne.n	80086f4 <_strtoul_l.constprop.0+0x7c>
 8008694:	782c      	ldrb	r4, [r5, #0]
 8008696:	2601      	movs	r6, #1
 8008698:	1c85      	adds	r5, r0, #2
 800869a:	2b00      	cmp	r3, #0
 800869c:	d057      	beq.n	800874e <_strtoul_l.constprop.0+0xd6>
 800869e:	2b10      	cmp	r3, #16
 80086a0:	d109      	bne.n	80086b6 <_strtoul_l.constprop.0+0x3e>
 80086a2:	2c30      	cmp	r4, #48	; 0x30
 80086a4:	d107      	bne.n	80086b6 <_strtoul_l.constprop.0+0x3e>
 80086a6:	7828      	ldrb	r0, [r5, #0]
 80086a8:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 80086ac:	2858      	cmp	r0, #88	; 0x58
 80086ae:	d149      	bne.n	8008744 <_strtoul_l.constprop.0+0xcc>
 80086b0:	786c      	ldrb	r4, [r5, #1]
 80086b2:	2310      	movs	r3, #16
 80086b4:	3502      	adds	r5, #2
 80086b6:	f04f 38ff 	mov.w	r8, #4294967295	; 0xffffffff
 80086ba:	2700      	movs	r7, #0
 80086bc:	fbb8 f8f3 	udiv	r8, r8, r3
 80086c0:	fb03 f908 	mul.w	r9, r3, r8
 80086c4:	ea6f 0909 	mvn.w	r9, r9
 80086c8:	4638      	mov	r0, r7
 80086ca:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 80086ce:	f1bc 0f09 	cmp.w	ip, #9
 80086d2:	d814      	bhi.n	80086fe <_strtoul_l.constprop.0+0x86>
 80086d4:	4664      	mov	r4, ip
 80086d6:	42a3      	cmp	r3, r4
 80086d8:	dd22      	ble.n	8008720 <_strtoul_l.constprop.0+0xa8>
 80086da:	2f00      	cmp	r7, #0
 80086dc:	db1d      	blt.n	800871a <_strtoul_l.constprop.0+0xa2>
 80086de:	4580      	cmp	r8, r0
 80086e0:	d31b      	bcc.n	800871a <_strtoul_l.constprop.0+0xa2>
 80086e2:	d101      	bne.n	80086e8 <_strtoul_l.constprop.0+0x70>
 80086e4:	45a1      	cmp	r9, r4
 80086e6:	db18      	blt.n	800871a <_strtoul_l.constprop.0+0xa2>
 80086e8:	fb00 4003 	mla	r0, r0, r3, r4
 80086ec:	2701      	movs	r7, #1
 80086ee:	f815 4b01 	ldrb.w	r4, [r5], #1
 80086f2:	e7ea      	b.n	80086ca <_strtoul_l.constprop.0+0x52>
 80086f4:	2c2b      	cmp	r4, #43	; 0x2b
 80086f6:	bf04      	itt	eq
 80086f8:	782c      	ldrbeq	r4, [r5, #0]
 80086fa:	1c85      	addeq	r5, r0, #2
 80086fc:	e7cd      	b.n	800869a <_strtoul_l.constprop.0+0x22>
 80086fe:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 8008702:	f1bc 0f19 	cmp.w	ip, #25
 8008706:	d801      	bhi.n	800870c <_strtoul_l.constprop.0+0x94>
 8008708:	3c37      	subs	r4, #55	; 0x37
 800870a:	e7e4      	b.n	80086d6 <_strtoul_l.constprop.0+0x5e>
 800870c:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 8008710:	f1bc 0f19 	cmp.w	ip, #25
 8008714:	d804      	bhi.n	8008720 <_strtoul_l.constprop.0+0xa8>
 8008716:	3c57      	subs	r4, #87	; 0x57
 8008718:	e7dd      	b.n	80086d6 <_strtoul_l.constprop.0+0x5e>
 800871a:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 800871e:	e7e6      	b.n	80086ee <_strtoul_l.constprop.0+0x76>
 8008720:	2f00      	cmp	r7, #0
 8008722:	da07      	bge.n	8008734 <_strtoul_l.constprop.0+0xbc>
 8008724:	2322      	movs	r3, #34	; 0x22
 8008726:	f8ce 3000 	str.w	r3, [lr]
 800872a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800872e:	b932      	cbnz	r2, 800873e <_strtoul_l.constprop.0+0xc6>
 8008730:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008734:	b106      	cbz	r6, 8008738 <_strtoul_l.constprop.0+0xc0>
 8008736:	4240      	negs	r0, r0
 8008738:	2a00      	cmp	r2, #0
 800873a:	d0f9      	beq.n	8008730 <_strtoul_l.constprop.0+0xb8>
 800873c:	b107      	cbz	r7, 8008740 <_strtoul_l.constprop.0+0xc8>
 800873e:	1e69      	subs	r1, r5, #1
 8008740:	6011      	str	r1, [r2, #0]
 8008742:	e7f5      	b.n	8008730 <_strtoul_l.constprop.0+0xb8>
 8008744:	2430      	movs	r4, #48	; 0x30
 8008746:	2b00      	cmp	r3, #0
 8008748:	d1b5      	bne.n	80086b6 <_strtoul_l.constprop.0+0x3e>
 800874a:	2308      	movs	r3, #8
 800874c:	e7b3      	b.n	80086b6 <_strtoul_l.constprop.0+0x3e>
 800874e:	2c30      	cmp	r4, #48	; 0x30
 8008750:	d0a9      	beq.n	80086a6 <_strtoul_l.constprop.0+0x2e>
 8008752:	230a      	movs	r3, #10
 8008754:	e7af      	b.n	80086b6 <_strtoul_l.constprop.0+0x3e>
 8008756:	bf00      	nop
 8008758:	080094c1 	.word	0x080094c1

0800875c <_strtoul_r>:
 800875c:	f7ff bf8c 	b.w	8008678 <_strtoul_l.constprop.0>

08008760 <__submore>:
 8008760:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008764:	460c      	mov	r4, r1
 8008766:	6b49      	ldr	r1, [r1, #52]	; 0x34
 8008768:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800876c:	4299      	cmp	r1, r3
 800876e:	d11d      	bne.n	80087ac <__submore+0x4c>
 8008770:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8008774:	f7fe ff44 	bl	8007600 <_malloc_r>
 8008778:	b918      	cbnz	r0, 8008782 <__submore+0x22>
 800877a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800877e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008782:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008786:	63a3      	str	r3, [r4, #56]	; 0x38
 8008788:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 800878c:	6360      	str	r0, [r4, #52]	; 0x34
 800878e:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 8008792:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 8008796:	f880 33fe 	strb.w	r3, [r0, #1022]	; 0x3fe
 800879a:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 800879e:	f880 33fd 	strb.w	r3, [r0, #1021]	; 0x3fd
 80087a2:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 80087a6:	6020      	str	r0, [r4, #0]
 80087a8:	2000      	movs	r0, #0
 80087aa:	e7e8      	b.n	800877e <__submore+0x1e>
 80087ac:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 80087ae:	0077      	lsls	r7, r6, #1
 80087b0:	463a      	mov	r2, r7
 80087b2:	f000 fb1d 	bl	8008df0 <_realloc_r>
 80087b6:	4605      	mov	r5, r0
 80087b8:	2800      	cmp	r0, #0
 80087ba:	d0de      	beq.n	800877a <__submore+0x1a>
 80087bc:	eb00 0806 	add.w	r8, r0, r6
 80087c0:	4601      	mov	r1, r0
 80087c2:	4632      	mov	r2, r6
 80087c4:	4640      	mov	r0, r8
 80087c6:	f7fe fc95 	bl	80070f4 <memcpy>
 80087ca:	e9c4 570d 	strd	r5, r7, [r4, #52]	; 0x34
 80087ce:	f8c4 8000 	str.w	r8, [r4]
 80087d2:	e7e9      	b.n	80087a8 <__submore+0x48>

080087d4 <__swbuf_r>:
 80087d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80087d6:	460e      	mov	r6, r1
 80087d8:	4614      	mov	r4, r2
 80087da:	4605      	mov	r5, r0
 80087dc:	b118      	cbz	r0, 80087e6 <__swbuf_r+0x12>
 80087de:	6983      	ldr	r3, [r0, #24]
 80087e0:	b90b      	cbnz	r3, 80087e6 <__swbuf_r+0x12>
 80087e2:	f000 f9d9 	bl	8008b98 <__sinit>
 80087e6:	4b21      	ldr	r3, [pc, #132]	; (800886c <__swbuf_r+0x98>)
 80087e8:	429c      	cmp	r4, r3
 80087ea:	d12b      	bne.n	8008844 <__swbuf_r+0x70>
 80087ec:	686c      	ldr	r4, [r5, #4]
 80087ee:	69a3      	ldr	r3, [r4, #24]
 80087f0:	60a3      	str	r3, [r4, #8]
 80087f2:	89a3      	ldrh	r3, [r4, #12]
 80087f4:	071a      	lsls	r2, r3, #28
 80087f6:	d52f      	bpl.n	8008858 <__swbuf_r+0x84>
 80087f8:	6923      	ldr	r3, [r4, #16]
 80087fa:	b36b      	cbz	r3, 8008858 <__swbuf_r+0x84>
 80087fc:	6923      	ldr	r3, [r4, #16]
 80087fe:	6820      	ldr	r0, [r4, #0]
 8008800:	1ac0      	subs	r0, r0, r3
 8008802:	6963      	ldr	r3, [r4, #20]
 8008804:	b2f6      	uxtb	r6, r6
 8008806:	4283      	cmp	r3, r0
 8008808:	4637      	mov	r7, r6
 800880a:	dc04      	bgt.n	8008816 <__swbuf_r+0x42>
 800880c:	4621      	mov	r1, r4
 800880e:	4628      	mov	r0, r5
 8008810:	f000 f92e 	bl	8008a70 <_fflush_r>
 8008814:	bb30      	cbnz	r0, 8008864 <__swbuf_r+0x90>
 8008816:	68a3      	ldr	r3, [r4, #8]
 8008818:	3b01      	subs	r3, #1
 800881a:	60a3      	str	r3, [r4, #8]
 800881c:	6823      	ldr	r3, [r4, #0]
 800881e:	1c5a      	adds	r2, r3, #1
 8008820:	6022      	str	r2, [r4, #0]
 8008822:	701e      	strb	r6, [r3, #0]
 8008824:	6963      	ldr	r3, [r4, #20]
 8008826:	3001      	adds	r0, #1
 8008828:	4283      	cmp	r3, r0
 800882a:	d004      	beq.n	8008836 <__swbuf_r+0x62>
 800882c:	89a3      	ldrh	r3, [r4, #12]
 800882e:	07db      	lsls	r3, r3, #31
 8008830:	d506      	bpl.n	8008840 <__swbuf_r+0x6c>
 8008832:	2e0a      	cmp	r6, #10
 8008834:	d104      	bne.n	8008840 <__swbuf_r+0x6c>
 8008836:	4621      	mov	r1, r4
 8008838:	4628      	mov	r0, r5
 800883a:	f000 f919 	bl	8008a70 <_fflush_r>
 800883e:	b988      	cbnz	r0, 8008864 <__swbuf_r+0x90>
 8008840:	4638      	mov	r0, r7
 8008842:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008844:	4b0a      	ldr	r3, [pc, #40]	; (8008870 <__swbuf_r+0x9c>)
 8008846:	429c      	cmp	r4, r3
 8008848:	d101      	bne.n	800884e <__swbuf_r+0x7a>
 800884a:	68ac      	ldr	r4, [r5, #8]
 800884c:	e7cf      	b.n	80087ee <__swbuf_r+0x1a>
 800884e:	4b09      	ldr	r3, [pc, #36]	; (8008874 <__swbuf_r+0xa0>)
 8008850:	429c      	cmp	r4, r3
 8008852:	bf08      	it	eq
 8008854:	68ec      	ldreq	r4, [r5, #12]
 8008856:	e7ca      	b.n	80087ee <__swbuf_r+0x1a>
 8008858:	4621      	mov	r1, r4
 800885a:	4628      	mov	r0, r5
 800885c:	f000 f80c 	bl	8008878 <__swsetup_r>
 8008860:	2800      	cmp	r0, #0
 8008862:	d0cb      	beq.n	80087fc <__swbuf_r+0x28>
 8008864:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8008868:	e7ea      	b.n	8008840 <__swbuf_r+0x6c>
 800886a:	bf00      	nop
 800886c:	08009630 	.word	0x08009630
 8008870:	08009650 	.word	0x08009650
 8008874:	08009610 	.word	0x08009610

08008878 <__swsetup_r>:
 8008878:	4b32      	ldr	r3, [pc, #200]	; (8008944 <__swsetup_r+0xcc>)
 800887a:	b570      	push	{r4, r5, r6, lr}
 800887c:	681d      	ldr	r5, [r3, #0]
 800887e:	4606      	mov	r6, r0
 8008880:	460c      	mov	r4, r1
 8008882:	b125      	cbz	r5, 800888e <__swsetup_r+0x16>
 8008884:	69ab      	ldr	r3, [r5, #24]
 8008886:	b913      	cbnz	r3, 800888e <__swsetup_r+0x16>
 8008888:	4628      	mov	r0, r5
 800888a:	f000 f985 	bl	8008b98 <__sinit>
 800888e:	4b2e      	ldr	r3, [pc, #184]	; (8008948 <__swsetup_r+0xd0>)
 8008890:	429c      	cmp	r4, r3
 8008892:	d10f      	bne.n	80088b4 <__swsetup_r+0x3c>
 8008894:	686c      	ldr	r4, [r5, #4]
 8008896:	89a3      	ldrh	r3, [r4, #12]
 8008898:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800889c:	0719      	lsls	r1, r3, #28
 800889e:	d42c      	bmi.n	80088fa <__swsetup_r+0x82>
 80088a0:	06dd      	lsls	r5, r3, #27
 80088a2:	d411      	bmi.n	80088c8 <__swsetup_r+0x50>
 80088a4:	2309      	movs	r3, #9
 80088a6:	6033      	str	r3, [r6, #0]
 80088a8:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80088ac:	81a3      	strh	r3, [r4, #12]
 80088ae:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80088b2:	e03e      	b.n	8008932 <__swsetup_r+0xba>
 80088b4:	4b25      	ldr	r3, [pc, #148]	; (800894c <__swsetup_r+0xd4>)
 80088b6:	429c      	cmp	r4, r3
 80088b8:	d101      	bne.n	80088be <__swsetup_r+0x46>
 80088ba:	68ac      	ldr	r4, [r5, #8]
 80088bc:	e7eb      	b.n	8008896 <__swsetup_r+0x1e>
 80088be:	4b24      	ldr	r3, [pc, #144]	; (8008950 <__swsetup_r+0xd8>)
 80088c0:	429c      	cmp	r4, r3
 80088c2:	bf08      	it	eq
 80088c4:	68ec      	ldreq	r4, [r5, #12]
 80088c6:	e7e6      	b.n	8008896 <__swsetup_r+0x1e>
 80088c8:	0758      	lsls	r0, r3, #29
 80088ca:	d512      	bpl.n	80088f2 <__swsetup_r+0x7a>
 80088cc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80088ce:	b141      	cbz	r1, 80088e2 <__swsetup_r+0x6a>
 80088d0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80088d4:	4299      	cmp	r1, r3
 80088d6:	d002      	beq.n	80088de <__swsetup_r+0x66>
 80088d8:	4630      	mov	r0, r6
 80088da:	f7fe fe25 	bl	8007528 <_free_r>
 80088de:	2300      	movs	r3, #0
 80088e0:	6363      	str	r3, [r4, #52]	; 0x34
 80088e2:	89a3      	ldrh	r3, [r4, #12]
 80088e4:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80088e8:	81a3      	strh	r3, [r4, #12]
 80088ea:	2300      	movs	r3, #0
 80088ec:	6063      	str	r3, [r4, #4]
 80088ee:	6923      	ldr	r3, [r4, #16]
 80088f0:	6023      	str	r3, [r4, #0]
 80088f2:	89a3      	ldrh	r3, [r4, #12]
 80088f4:	f043 0308 	orr.w	r3, r3, #8
 80088f8:	81a3      	strh	r3, [r4, #12]
 80088fa:	6923      	ldr	r3, [r4, #16]
 80088fc:	b94b      	cbnz	r3, 8008912 <__swsetup_r+0x9a>
 80088fe:	89a3      	ldrh	r3, [r4, #12]
 8008900:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8008904:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008908:	d003      	beq.n	8008912 <__swsetup_r+0x9a>
 800890a:	4621      	mov	r1, r4
 800890c:	4630      	mov	r0, r6
 800890e:	f000 fa09 	bl	8008d24 <__smakebuf_r>
 8008912:	89a0      	ldrh	r0, [r4, #12]
 8008914:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008918:	f010 0301 	ands.w	r3, r0, #1
 800891c:	d00a      	beq.n	8008934 <__swsetup_r+0xbc>
 800891e:	2300      	movs	r3, #0
 8008920:	60a3      	str	r3, [r4, #8]
 8008922:	6963      	ldr	r3, [r4, #20]
 8008924:	425b      	negs	r3, r3
 8008926:	61a3      	str	r3, [r4, #24]
 8008928:	6923      	ldr	r3, [r4, #16]
 800892a:	b943      	cbnz	r3, 800893e <__swsetup_r+0xc6>
 800892c:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8008930:	d1ba      	bne.n	80088a8 <__swsetup_r+0x30>
 8008932:	bd70      	pop	{r4, r5, r6, pc}
 8008934:	0781      	lsls	r1, r0, #30
 8008936:	bf58      	it	pl
 8008938:	6963      	ldrpl	r3, [r4, #20]
 800893a:	60a3      	str	r3, [r4, #8]
 800893c:	e7f4      	b.n	8008928 <__swsetup_r+0xb0>
 800893e:	2000      	movs	r0, #0
 8008940:	e7f7      	b.n	8008932 <__swsetup_r+0xba>
 8008942:	bf00      	nop
 8008944:	20000104 	.word	0x20000104
 8008948:	08009630 	.word	0x08009630
 800894c:	08009650 	.word	0x08009650
 8008950:	08009610 	.word	0x08009610

08008954 <abort>:
 8008954:	b508      	push	{r3, lr}
 8008956:	2006      	movs	r0, #6
 8008958:	f000 faa2 	bl	8008ea0 <raise>
 800895c:	2001      	movs	r0, #1
 800895e:	f7fa fb53 	bl	8003008 <_exit>
	...

08008964 <__sflush_r>:
 8008964:	898a      	ldrh	r2, [r1, #12]
 8008966:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800896a:	4605      	mov	r5, r0
 800896c:	0710      	lsls	r0, r2, #28
 800896e:	460c      	mov	r4, r1
 8008970:	d458      	bmi.n	8008a24 <__sflush_r+0xc0>
 8008972:	684b      	ldr	r3, [r1, #4]
 8008974:	2b00      	cmp	r3, #0
 8008976:	dc05      	bgt.n	8008984 <__sflush_r+0x20>
 8008978:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800897a:	2b00      	cmp	r3, #0
 800897c:	dc02      	bgt.n	8008984 <__sflush_r+0x20>
 800897e:	2000      	movs	r0, #0
 8008980:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008984:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008986:	2e00      	cmp	r6, #0
 8008988:	d0f9      	beq.n	800897e <__sflush_r+0x1a>
 800898a:	2300      	movs	r3, #0
 800898c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8008990:	682f      	ldr	r7, [r5, #0]
 8008992:	602b      	str	r3, [r5, #0]
 8008994:	d032      	beq.n	80089fc <__sflush_r+0x98>
 8008996:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8008998:	89a3      	ldrh	r3, [r4, #12]
 800899a:	075a      	lsls	r2, r3, #29
 800899c:	d505      	bpl.n	80089aa <__sflush_r+0x46>
 800899e:	6863      	ldr	r3, [r4, #4]
 80089a0:	1ac0      	subs	r0, r0, r3
 80089a2:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80089a4:	b10b      	cbz	r3, 80089aa <__sflush_r+0x46>
 80089a6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80089a8:	1ac0      	subs	r0, r0, r3
 80089aa:	2300      	movs	r3, #0
 80089ac:	4602      	mov	r2, r0
 80089ae:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80089b0:	6a21      	ldr	r1, [r4, #32]
 80089b2:	4628      	mov	r0, r5
 80089b4:	47b0      	blx	r6
 80089b6:	1c43      	adds	r3, r0, #1
 80089b8:	89a3      	ldrh	r3, [r4, #12]
 80089ba:	d106      	bne.n	80089ca <__sflush_r+0x66>
 80089bc:	6829      	ldr	r1, [r5, #0]
 80089be:	291d      	cmp	r1, #29
 80089c0:	d82c      	bhi.n	8008a1c <__sflush_r+0xb8>
 80089c2:	4a2a      	ldr	r2, [pc, #168]	; (8008a6c <__sflush_r+0x108>)
 80089c4:	40ca      	lsrs	r2, r1
 80089c6:	07d6      	lsls	r6, r2, #31
 80089c8:	d528      	bpl.n	8008a1c <__sflush_r+0xb8>
 80089ca:	2200      	movs	r2, #0
 80089cc:	6062      	str	r2, [r4, #4]
 80089ce:	04d9      	lsls	r1, r3, #19
 80089d0:	6922      	ldr	r2, [r4, #16]
 80089d2:	6022      	str	r2, [r4, #0]
 80089d4:	d504      	bpl.n	80089e0 <__sflush_r+0x7c>
 80089d6:	1c42      	adds	r2, r0, #1
 80089d8:	d101      	bne.n	80089de <__sflush_r+0x7a>
 80089da:	682b      	ldr	r3, [r5, #0]
 80089dc:	b903      	cbnz	r3, 80089e0 <__sflush_r+0x7c>
 80089de:	6560      	str	r0, [r4, #84]	; 0x54
 80089e0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80089e2:	602f      	str	r7, [r5, #0]
 80089e4:	2900      	cmp	r1, #0
 80089e6:	d0ca      	beq.n	800897e <__sflush_r+0x1a>
 80089e8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80089ec:	4299      	cmp	r1, r3
 80089ee:	d002      	beq.n	80089f6 <__sflush_r+0x92>
 80089f0:	4628      	mov	r0, r5
 80089f2:	f7fe fd99 	bl	8007528 <_free_r>
 80089f6:	2000      	movs	r0, #0
 80089f8:	6360      	str	r0, [r4, #52]	; 0x34
 80089fa:	e7c1      	b.n	8008980 <__sflush_r+0x1c>
 80089fc:	6a21      	ldr	r1, [r4, #32]
 80089fe:	2301      	movs	r3, #1
 8008a00:	4628      	mov	r0, r5
 8008a02:	47b0      	blx	r6
 8008a04:	1c41      	adds	r1, r0, #1
 8008a06:	d1c7      	bne.n	8008998 <__sflush_r+0x34>
 8008a08:	682b      	ldr	r3, [r5, #0]
 8008a0a:	2b00      	cmp	r3, #0
 8008a0c:	d0c4      	beq.n	8008998 <__sflush_r+0x34>
 8008a0e:	2b1d      	cmp	r3, #29
 8008a10:	d001      	beq.n	8008a16 <__sflush_r+0xb2>
 8008a12:	2b16      	cmp	r3, #22
 8008a14:	d101      	bne.n	8008a1a <__sflush_r+0xb6>
 8008a16:	602f      	str	r7, [r5, #0]
 8008a18:	e7b1      	b.n	800897e <__sflush_r+0x1a>
 8008a1a:	89a3      	ldrh	r3, [r4, #12]
 8008a1c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008a20:	81a3      	strh	r3, [r4, #12]
 8008a22:	e7ad      	b.n	8008980 <__sflush_r+0x1c>
 8008a24:	690f      	ldr	r7, [r1, #16]
 8008a26:	2f00      	cmp	r7, #0
 8008a28:	d0a9      	beq.n	800897e <__sflush_r+0x1a>
 8008a2a:	0793      	lsls	r3, r2, #30
 8008a2c:	680e      	ldr	r6, [r1, #0]
 8008a2e:	bf08      	it	eq
 8008a30:	694b      	ldreq	r3, [r1, #20]
 8008a32:	600f      	str	r7, [r1, #0]
 8008a34:	bf18      	it	ne
 8008a36:	2300      	movne	r3, #0
 8008a38:	eba6 0807 	sub.w	r8, r6, r7
 8008a3c:	608b      	str	r3, [r1, #8]
 8008a3e:	f1b8 0f00 	cmp.w	r8, #0
 8008a42:	dd9c      	ble.n	800897e <__sflush_r+0x1a>
 8008a44:	6a21      	ldr	r1, [r4, #32]
 8008a46:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8008a48:	4643      	mov	r3, r8
 8008a4a:	463a      	mov	r2, r7
 8008a4c:	4628      	mov	r0, r5
 8008a4e:	47b0      	blx	r6
 8008a50:	2800      	cmp	r0, #0
 8008a52:	dc06      	bgt.n	8008a62 <__sflush_r+0xfe>
 8008a54:	89a3      	ldrh	r3, [r4, #12]
 8008a56:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008a5a:	81a3      	strh	r3, [r4, #12]
 8008a5c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008a60:	e78e      	b.n	8008980 <__sflush_r+0x1c>
 8008a62:	4407      	add	r7, r0
 8008a64:	eba8 0800 	sub.w	r8, r8, r0
 8008a68:	e7e9      	b.n	8008a3e <__sflush_r+0xda>
 8008a6a:	bf00      	nop
 8008a6c:	20400001 	.word	0x20400001

08008a70 <_fflush_r>:
 8008a70:	b538      	push	{r3, r4, r5, lr}
 8008a72:	690b      	ldr	r3, [r1, #16]
 8008a74:	4605      	mov	r5, r0
 8008a76:	460c      	mov	r4, r1
 8008a78:	b913      	cbnz	r3, 8008a80 <_fflush_r+0x10>
 8008a7a:	2500      	movs	r5, #0
 8008a7c:	4628      	mov	r0, r5
 8008a7e:	bd38      	pop	{r3, r4, r5, pc}
 8008a80:	b118      	cbz	r0, 8008a8a <_fflush_r+0x1a>
 8008a82:	6983      	ldr	r3, [r0, #24]
 8008a84:	b90b      	cbnz	r3, 8008a8a <_fflush_r+0x1a>
 8008a86:	f000 f887 	bl	8008b98 <__sinit>
 8008a8a:	4b14      	ldr	r3, [pc, #80]	; (8008adc <_fflush_r+0x6c>)
 8008a8c:	429c      	cmp	r4, r3
 8008a8e:	d11b      	bne.n	8008ac8 <_fflush_r+0x58>
 8008a90:	686c      	ldr	r4, [r5, #4]
 8008a92:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008a96:	2b00      	cmp	r3, #0
 8008a98:	d0ef      	beq.n	8008a7a <_fflush_r+0xa>
 8008a9a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8008a9c:	07d0      	lsls	r0, r2, #31
 8008a9e:	d404      	bmi.n	8008aaa <_fflush_r+0x3a>
 8008aa0:	0599      	lsls	r1, r3, #22
 8008aa2:	d402      	bmi.n	8008aaa <_fflush_r+0x3a>
 8008aa4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008aa6:	f000 f915 	bl	8008cd4 <__retarget_lock_acquire_recursive>
 8008aaa:	4628      	mov	r0, r5
 8008aac:	4621      	mov	r1, r4
 8008aae:	f7ff ff59 	bl	8008964 <__sflush_r>
 8008ab2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008ab4:	07da      	lsls	r2, r3, #31
 8008ab6:	4605      	mov	r5, r0
 8008ab8:	d4e0      	bmi.n	8008a7c <_fflush_r+0xc>
 8008aba:	89a3      	ldrh	r3, [r4, #12]
 8008abc:	059b      	lsls	r3, r3, #22
 8008abe:	d4dd      	bmi.n	8008a7c <_fflush_r+0xc>
 8008ac0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008ac2:	f000 f908 	bl	8008cd6 <__retarget_lock_release_recursive>
 8008ac6:	e7d9      	b.n	8008a7c <_fflush_r+0xc>
 8008ac8:	4b05      	ldr	r3, [pc, #20]	; (8008ae0 <_fflush_r+0x70>)
 8008aca:	429c      	cmp	r4, r3
 8008acc:	d101      	bne.n	8008ad2 <_fflush_r+0x62>
 8008ace:	68ac      	ldr	r4, [r5, #8]
 8008ad0:	e7df      	b.n	8008a92 <_fflush_r+0x22>
 8008ad2:	4b04      	ldr	r3, [pc, #16]	; (8008ae4 <_fflush_r+0x74>)
 8008ad4:	429c      	cmp	r4, r3
 8008ad6:	bf08      	it	eq
 8008ad8:	68ec      	ldreq	r4, [r5, #12]
 8008ada:	e7da      	b.n	8008a92 <_fflush_r+0x22>
 8008adc:	08009630 	.word	0x08009630
 8008ae0:	08009650 	.word	0x08009650
 8008ae4:	08009610 	.word	0x08009610

08008ae8 <std>:
 8008ae8:	2300      	movs	r3, #0
 8008aea:	b510      	push	{r4, lr}
 8008aec:	4604      	mov	r4, r0
 8008aee:	e9c0 3300 	strd	r3, r3, [r0]
 8008af2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8008af6:	6083      	str	r3, [r0, #8]
 8008af8:	8181      	strh	r1, [r0, #12]
 8008afa:	6643      	str	r3, [r0, #100]	; 0x64
 8008afc:	81c2      	strh	r2, [r0, #14]
 8008afe:	6183      	str	r3, [r0, #24]
 8008b00:	4619      	mov	r1, r3
 8008b02:	2208      	movs	r2, #8
 8008b04:	305c      	adds	r0, #92	; 0x5c
 8008b06:	f7fe fb03 	bl	8007110 <memset>
 8008b0a:	4b05      	ldr	r3, [pc, #20]	; (8008b20 <std+0x38>)
 8008b0c:	6263      	str	r3, [r4, #36]	; 0x24
 8008b0e:	4b05      	ldr	r3, [pc, #20]	; (8008b24 <std+0x3c>)
 8008b10:	62a3      	str	r3, [r4, #40]	; 0x28
 8008b12:	4b05      	ldr	r3, [pc, #20]	; (8008b28 <std+0x40>)
 8008b14:	62e3      	str	r3, [r4, #44]	; 0x2c
 8008b16:	4b05      	ldr	r3, [pc, #20]	; (8008b2c <std+0x44>)
 8008b18:	6224      	str	r4, [r4, #32]
 8008b1a:	6323      	str	r3, [r4, #48]	; 0x30
 8008b1c:	bd10      	pop	{r4, pc}
 8008b1e:	bf00      	nop
 8008b20:	080071b9 	.word	0x080071b9
 8008b24:	080071df 	.word	0x080071df
 8008b28:	08007217 	.word	0x08007217
 8008b2c:	0800723b 	.word	0x0800723b

08008b30 <_cleanup_r>:
 8008b30:	4901      	ldr	r1, [pc, #4]	; (8008b38 <_cleanup_r+0x8>)
 8008b32:	f000 b8af 	b.w	8008c94 <_fwalk_reent>
 8008b36:	bf00      	nop
 8008b38:	08008a71 	.word	0x08008a71

08008b3c <__sfmoreglue>:
 8008b3c:	b570      	push	{r4, r5, r6, lr}
 8008b3e:	2268      	movs	r2, #104	; 0x68
 8008b40:	1e4d      	subs	r5, r1, #1
 8008b42:	4355      	muls	r5, r2
 8008b44:	460e      	mov	r6, r1
 8008b46:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8008b4a:	f7fe fd59 	bl	8007600 <_malloc_r>
 8008b4e:	4604      	mov	r4, r0
 8008b50:	b140      	cbz	r0, 8008b64 <__sfmoreglue+0x28>
 8008b52:	2100      	movs	r1, #0
 8008b54:	e9c0 1600 	strd	r1, r6, [r0]
 8008b58:	300c      	adds	r0, #12
 8008b5a:	60a0      	str	r0, [r4, #8]
 8008b5c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8008b60:	f7fe fad6 	bl	8007110 <memset>
 8008b64:	4620      	mov	r0, r4
 8008b66:	bd70      	pop	{r4, r5, r6, pc}

08008b68 <__sfp_lock_acquire>:
 8008b68:	4801      	ldr	r0, [pc, #4]	; (8008b70 <__sfp_lock_acquire+0x8>)
 8008b6a:	f000 b8b3 	b.w	8008cd4 <__retarget_lock_acquire_recursive>
 8008b6e:	bf00      	nop
 8008b70:	20000425 	.word	0x20000425

08008b74 <__sfp_lock_release>:
 8008b74:	4801      	ldr	r0, [pc, #4]	; (8008b7c <__sfp_lock_release+0x8>)
 8008b76:	f000 b8ae 	b.w	8008cd6 <__retarget_lock_release_recursive>
 8008b7a:	bf00      	nop
 8008b7c:	20000425 	.word	0x20000425

08008b80 <__sinit_lock_acquire>:
 8008b80:	4801      	ldr	r0, [pc, #4]	; (8008b88 <__sinit_lock_acquire+0x8>)
 8008b82:	f000 b8a7 	b.w	8008cd4 <__retarget_lock_acquire_recursive>
 8008b86:	bf00      	nop
 8008b88:	20000426 	.word	0x20000426

08008b8c <__sinit_lock_release>:
 8008b8c:	4801      	ldr	r0, [pc, #4]	; (8008b94 <__sinit_lock_release+0x8>)
 8008b8e:	f000 b8a2 	b.w	8008cd6 <__retarget_lock_release_recursive>
 8008b92:	bf00      	nop
 8008b94:	20000426 	.word	0x20000426

08008b98 <__sinit>:
 8008b98:	b510      	push	{r4, lr}
 8008b9a:	4604      	mov	r4, r0
 8008b9c:	f7ff fff0 	bl	8008b80 <__sinit_lock_acquire>
 8008ba0:	69a3      	ldr	r3, [r4, #24]
 8008ba2:	b11b      	cbz	r3, 8008bac <__sinit+0x14>
 8008ba4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008ba8:	f7ff bff0 	b.w	8008b8c <__sinit_lock_release>
 8008bac:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8008bb0:	6523      	str	r3, [r4, #80]	; 0x50
 8008bb2:	4b13      	ldr	r3, [pc, #76]	; (8008c00 <__sinit+0x68>)
 8008bb4:	4a13      	ldr	r2, [pc, #76]	; (8008c04 <__sinit+0x6c>)
 8008bb6:	681b      	ldr	r3, [r3, #0]
 8008bb8:	62a2      	str	r2, [r4, #40]	; 0x28
 8008bba:	42a3      	cmp	r3, r4
 8008bbc:	bf04      	itt	eq
 8008bbe:	2301      	moveq	r3, #1
 8008bc0:	61a3      	streq	r3, [r4, #24]
 8008bc2:	4620      	mov	r0, r4
 8008bc4:	f000 f820 	bl	8008c08 <__sfp>
 8008bc8:	6060      	str	r0, [r4, #4]
 8008bca:	4620      	mov	r0, r4
 8008bcc:	f000 f81c 	bl	8008c08 <__sfp>
 8008bd0:	60a0      	str	r0, [r4, #8]
 8008bd2:	4620      	mov	r0, r4
 8008bd4:	f000 f818 	bl	8008c08 <__sfp>
 8008bd8:	2200      	movs	r2, #0
 8008bda:	60e0      	str	r0, [r4, #12]
 8008bdc:	2104      	movs	r1, #4
 8008bde:	6860      	ldr	r0, [r4, #4]
 8008be0:	f7ff ff82 	bl	8008ae8 <std>
 8008be4:	68a0      	ldr	r0, [r4, #8]
 8008be6:	2201      	movs	r2, #1
 8008be8:	2109      	movs	r1, #9
 8008bea:	f7ff ff7d 	bl	8008ae8 <std>
 8008bee:	68e0      	ldr	r0, [r4, #12]
 8008bf0:	2202      	movs	r2, #2
 8008bf2:	2112      	movs	r1, #18
 8008bf4:	f7ff ff78 	bl	8008ae8 <std>
 8008bf8:	2301      	movs	r3, #1
 8008bfa:	61a3      	str	r3, [r4, #24]
 8008bfc:	e7d2      	b.n	8008ba4 <__sinit+0xc>
 8008bfe:	bf00      	nop
 8008c00:	0800940c 	.word	0x0800940c
 8008c04:	08008b31 	.word	0x08008b31

08008c08 <__sfp>:
 8008c08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008c0a:	4607      	mov	r7, r0
 8008c0c:	f7ff ffac 	bl	8008b68 <__sfp_lock_acquire>
 8008c10:	4b1e      	ldr	r3, [pc, #120]	; (8008c8c <__sfp+0x84>)
 8008c12:	681e      	ldr	r6, [r3, #0]
 8008c14:	69b3      	ldr	r3, [r6, #24]
 8008c16:	b913      	cbnz	r3, 8008c1e <__sfp+0x16>
 8008c18:	4630      	mov	r0, r6
 8008c1a:	f7ff ffbd 	bl	8008b98 <__sinit>
 8008c1e:	3648      	adds	r6, #72	; 0x48
 8008c20:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8008c24:	3b01      	subs	r3, #1
 8008c26:	d503      	bpl.n	8008c30 <__sfp+0x28>
 8008c28:	6833      	ldr	r3, [r6, #0]
 8008c2a:	b30b      	cbz	r3, 8008c70 <__sfp+0x68>
 8008c2c:	6836      	ldr	r6, [r6, #0]
 8008c2e:	e7f7      	b.n	8008c20 <__sfp+0x18>
 8008c30:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8008c34:	b9d5      	cbnz	r5, 8008c6c <__sfp+0x64>
 8008c36:	4b16      	ldr	r3, [pc, #88]	; (8008c90 <__sfp+0x88>)
 8008c38:	60e3      	str	r3, [r4, #12]
 8008c3a:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8008c3e:	6665      	str	r5, [r4, #100]	; 0x64
 8008c40:	f000 f847 	bl	8008cd2 <__retarget_lock_init_recursive>
 8008c44:	f7ff ff96 	bl	8008b74 <__sfp_lock_release>
 8008c48:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8008c4c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8008c50:	6025      	str	r5, [r4, #0]
 8008c52:	61a5      	str	r5, [r4, #24]
 8008c54:	2208      	movs	r2, #8
 8008c56:	4629      	mov	r1, r5
 8008c58:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8008c5c:	f7fe fa58 	bl	8007110 <memset>
 8008c60:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8008c64:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8008c68:	4620      	mov	r0, r4
 8008c6a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008c6c:	3468      	adds	r4, #104	; 0x68
 8008c6e:	e7d9      	b.n	8008c24 <__sfp+0x1c>
 8008c70:	2104      	movs	r1, #4
 8008c72:	4638      	mov	r0, r7
 8008c74:	f7ff ff62 	bl	8008b3c <__sfmoreglue>
 8008c78:	4604      	mov	r4, r0
 8008c7a:	6030      	str	r0, [r6, #0]
 8008c7c:	2800      	cmp	r0, #0
 8008c7e:	d1d5      	bne.n	8008c2c <__sfp+0x24>
 8008c80:	f7ff ff78 	bl	8008b74 <__sfp_lock_release>
 8008c84:	230c      	movs	r3, #12
 8008c86:	603b      	str	r3, [r7, #0]
 8008c88:	e7ee      	b.n	8008c68 <__sfp+0x60>
 8008c8a:	bf00      	nop
 8008c8c:	0800940c 	.word	0x0800940c
 8008c90:	ffff0001 	.word	0xffff0001

08008c94 <_fwalk_reent>:
 8008c94:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008c98:	4606      	mov	r6, r0
 8008c9a:	4688      	mov	r8, r1
 8008c9c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8008ca0:	2700      	movs	r7, #0
 8008ca2:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8008ca6:	f1b9 0901 	subs.w	r9, r9, #1
 8008caa:	d505      	bpl.n	8008cb8 <_fwalk_reent+0x24>
 8008cac:	6824      	ldr	r4, [r4, #0]
 8008cae:	2c00      	cmp	r4, #0
 8008cb0:	d1f7      	bne.n	8008ca2 <_fwalk_reent+0xe>
 8008cb2:	4638      	mov	r0, r7
 8008cb4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008cb8:	89ab      	ldrh	r3, [r5, #12]
 8008cba:	2b01      	cmp	r3, #1
 8008cbc:	d907      	bls.n	8008cce <_fwalk_reent+0x3a>
 8008cbe:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008cc2:	3301      	adds	r3, #1
 8008cc4:	d003      	beq.n	8008cce <_fwalk_reent+0x3a>
 8008cc6:	4629      	mov	r1, r5
 8008cc8:	4630      	mov	r0, r6
 8008cca:	47c0      	blx	r8
 8008ccc:	4307      	orrs	r7, r0
 8008cce:	3568      	adds	r5, #104	; 0x68
 8008cd0:	e7e9      	b.n	8008ca6 <_fwalk_reent+0x12>

08008cd2 <__retarget_lock_init_recursive>:
 8008cd2:	4770      	bx	lr

08008cd4 <__retarget_lock_acquire_recursive>:
 8008cd4:	4770      	bx	lr

08008cd6 <__retarget_lock_release_recursive>:
 8008cd6:	4770      	bx	lr

08008cd8 <__swhatbuf_r>:
 8008cd8:	b570      	push	{r4, r5, r6, lr}
 8008cda:	460e      	mov	r6, r1
 8008cdc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008ce0:	2900      	cmp	r1, #0
 8008ce2:	b096      	sub	sp, #88	; 0x58
 8008ce4:	4614      	mov	r4, r2
 8008ce6:	461d      	mov	r5, r3
 8008ce8:	da08      	bge.n	8008cfc <__swhatbuf_r+0x24>
 8008cea:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8008cee:	2200      	movs	r2, #0
 8008cf0:	602a      	str	r2, [r5, #0]
 8008cf2:	061a      	lsls	r2, r3, #24
 8008cf4:	d410      	bmi.n	8008d18 <__swhatbuf_r+0x40>
 8008cf6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008cfa:	e00e      	b.n	8008d1a <__swhatbuf_r+0x42>
 8008cfc:	466a      	mov	r2, sp
 8008cfe:	f000 f8eb 	bl	8008ed8 <_fstat_r>
 8008d02:	2800      	cmp	r0, #0
 8008d04:	dbf1      	blt.n	8008cea <__swhatbuf_r+0x12>
 8008d06:	9a01      	ldr	r2, [sp, #4]
 8008d08:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8008d0c:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8008d10:	425a      	negs	r2, r3
 8008d12:	415a      	adcs	r2, r3
 8008d14:	602a      	str	r2, [r5, #0]
 8008d16:	e7ee      	b.n	8008cf6 <__swhatbuf_r+0x1e>
 8008d18:	2340      	movs	r3, #64	; 0x40
 8008d1a:	2000      	movs	r0, #0
 8008d1c:	6023      	str	r3, [r4, #0]
 8008d1e:	b016      	add	sp, #88	; 0x58
 8008d20:	bd70      	pop	{r4, r5, r6, pc}
	...

08008d24 <__smakebuf_r>:
 8008d24:	898b      	ldrh	r3, [r1, #12]
 8008d26:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8008d28:	079d      	lsls	r5, r3, #30
 8008d2a:	4606      	mov	r6, r0
 8008d2c:	460c      	mov	r4, r1
 8008d2e:	d507      	bpl.n	8008d40 <__smakebuf_r+0x1c>
 8008d30:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8008d34:	6023      	str	r3, [r4, #0]
 8008d36:	6123      	str	r3, [r4, #16]
 8008d38:	2301      	movs	r3, #1
 8008d3a:	6163      	str	r3, [r4, #20]
 8008d3c:	b002      	add	sp, #8
 8008d3e:	bd70      	pop	{r4, r5, r6, pc}
 8008d40:	ab01      	add	r3, sp, #4
 8008d42:	466a      	mov	r2, sp
 8008d44:	f7ff ffc8 	bl	8008cd8 <__swhatbuf_r>
 8008d48:	9900      	ldr	r1, [sp, #0]
 8008d4a:	4605      	mov	r5, r0
 8008d4c:	4630      	mov	r0, r6
 8008d4e:	f7fe fc57 	bl	8007600 <_malloc_r>
 8008d52:	b948      	cbnz	r0, 8008d68 <__smakebuf_r+0x44>
 8008d54:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008d58:	059a      	lsls	r2, r3, #22
 8008d5a:	d4ef      	bmi.n	8008d3c <__smakebuf_r+0x18>
 8008d5c:	f023 0303 	bic.w	r3, r3, #3
 8008d60:	f043 0302 	orr.w	r3, r3, #2
 8008d64:	81a3      	strh	r3, [r4, #12]
 8008d66:	e7e3      	b.n	8008d30 <__smakebuf_r+0xc>
 8008d68:	4b0d      	ldr	r3, [pc, #52]	; (8008da0 <__smakebuf_r+0x7c>)
 8008d6a:	62b3      	str	r3, [r6, #40]	; 0x28
 8008d6c:	89a3      	ldrh	r3, [r4, #12]
 8008d6e:	6020      	str	r0, [r4, #0]
 8008d70:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008d74:	81a3      	strh	r3, [r4, #12]
 8008d76:	9b00      	ldr	r3, [sp, #0]
 8008d78:	6163      	str	r3, [r4, #20]
 8008d7a:	9b01      	ldr	r3, [sp, #4]
 8008d7c:	6120      	str	r0, [r4, #16]
 8008d7e:	b15b      	cbz	r3, 8008d98 <__smakebuf_r+0x74>
 8008d80:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008d84:	4630      	mov	r0, r6
 8008d86:	f000 f8b9 	bl	8008efc <_isatty_r>
 8008d8a:	b128      	cbz	r0, 8008d98 <__smakebuf_r+0x74>
 8008d8c:	89a3      	ldrh	r3, [r4, #12]
 8008d8e:	f023 0303 	bic.w	r3, r3, #3
 8008d92:	f043 0301 	orr.w	r3, r3, #1
 8008d96:	81a3      	strh	r3, [r4, #12]
 8008d98:	89a0      	ldrh	r0, [r4, #12]
 8008d9a:	4305      	orrs	r5, r0
 8008d9c:	81a5      	strh	r5, [r4, #12]
 8008d9e:	e7cd      	b.n	8008d3c <__smakebuf_r+0x18>
 8008da0:	08008b31 	.word	0x08008b31

08008da4 <memmove>:
 8008da4:	4288      	cmp	r0, r1
 8008da6:	b510      	push	{r4, lr}
 8008da8:	eb01 0402 	add.w	r4, r1, r2
 8008dac:	d902      	bls.n	8008db4 <memmove+0x10>
 8008dae:	4284      	cmp	r4, r0
 8008db0:	4623      	mov	r3, r4
 8008db2:	d807      	bhi.n	8008dc4 <memmove+0x20>
 8008db4:	1e43      	subs	r3, r0, #1
 8008db6:	42a1      	cmp	r1, r4
 8008db8:	d008      	beq.n	8008dcc <memmove+0x28>
 8008dba:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008dbe:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008dc2:	e7f8      	b.n	8008db6 <memmove+0x12>
 8008dc4:	4402      	add	r2, r0
 8008dc6:	4601      	mov	r1, r0
 8008dc8:	428a      	cmp	r2, r1
 8008dca:	d100      	bne.n	8008dce <memmove+0x2a>
 8008dcc:	bd10      	pop	{r4, pc}
 8008dce:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008dd2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008dd6:	e7f7      	b.n	8008dc8 <memmove+0x24>

08008dd8 <__malloc_lock>:
 8008dd8:	4801      	ldr	r0, [pc, #4]	; (8008de0 <__malloc_lock+0x8>)
 8008dda:	f7ff bf7b 	b.w	8008cd4 <__retarget_lock_acquire_recursive>
 8008dde:	bf00      	nop
 8008de0:	20000424 	.word	0x20000424

08008de4 <__malloc_unlock>:
 8008de4:	4801      	ldr	r0, [pc, #4]	; (8008dec <__malloc_unlock+0x8>)
 8008de6:	f7ff bf76 	b.w	8008cd6 <__retarget_lock_release_recursive>
 8008dea:	bf00      	nop
 8008dec:	20000424 	.word	0x20000424

08008df0 <_realloc_r>:
 8008df0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008df4:	4680      	mov	r8, r0
 8008df6:	4614      	mov	r4, r2
 8008df8:	460e      	mov	r6, r1
 8008dfa:	b921      	cbnz	r1, 8008e06 <_realloc_r+0x16>
 8008dfc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008e00:	4611      	mov	r1, r2
 8008e02:	f7fe bbfd 	b.w	8007600 <_malloc_r>
 8008e06:	b92a      	cbnz	r2, 8008e14 <_realloc_r+0x24>
 8008e08:	f7fe fb8e 	bl	8007528 <_free_r>
 8008e0c:	4625      	mov	r5, r4
 8008e0e:	4628      	mov	r0, r5
 8008e10:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008e14:	f000 f882 	bl	8008f1c <_malloc_usable_size_r>
 8008e18:	4284      	cmp	r4, r0
 8008e1a:	4607      	mov	r7, r0
 8008e1c:	d802      	bhi.n	8008e24 <_realloc_r+0x34>
 8008e1e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8008e22:	d812      	bhi.n	8008e4a <_realloc_r+0x5a>
 8008e24:	4621      	mov	r1, r4
 8008e26:	4640      	mov	r0, r8
 8008e28:	f7fe fbea 	bl	8007600 <_malloc_r>
 8008e2c:	4605      	mov	r5, r0
 8008e2e:	2800      	cmp	r0, #0
 8008e30:	d0ed      	beq.n	8008e0e <_realloc_r+0x1e>
 8008e32:	42bc      	cmp	r4, r7
 8008e34:	4622      	mov	r2, r4
 8008e36:	4631      	mov	r1, r6
 8008e38:	bf28      	it	cs
 8008e3a:	463a      	movcs	r2, r7
 8008e3c:	f7fe f95a 	bl	80070f4 <memcpy>
 8008e40:	4631      	mov	r1, r6
 8008e42:	4640      	mov	r0, r8
 8008e44:	f7fe fb70 	bl	8007528 <_free_r>
 8008e48:	e7e1      	b.n	8008e0e <_realloc_r+0x1e>
 8008e4a:	4635      	mov	r5, r6
 8008e4c:	e7df      	b.n	8008e0e <_realloc_r+0x1e>

08008e4e <_raise_r>:
 8008e4e:	291f      	cmp	r1, #31
 8008e50:	b538      	push	{r3, r4, r5, lr}
 8008e52:	4604      	mov	r4, r0
 8008e54:	460d      	mov	r5, r1
 8008e56:	d904      	bls.n	8008e62 <_raise_r+0x14>
 8008e58:	2316      	movs	r3, #22
 8008e5a:	6003      	str	r3, [r0, #0]
 8008e5c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008e60:	bd38      	pop	{r3, r4, r5, pc}
 8008e62:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8008e64:	b112      	cbz	r2, 8008e6c <_raise_r+0x1e>
 8008e66:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008e6a:	b94b      	cbnz	r3, 8008e80 <_raise_r+0x32>
 8008e6c:	4620      	mov	r0, r4
 8008e6e:	f000 f831 	bl	8008ed4 <_getpid_r>
 8008e72:	462a      	mov	r2, r5
 8008e74:	4601      	mov	r1, r0
 8008e76:	4620      	mov	r0, r4
 8008e78:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008e7c:	f000 b818 	b.w	8008eb0 <_kill_r>
 8008e80:	2b01      	cmp	r3, #1
 8008e82:	d00a      	beq.n	8008e9a <_raise_r+0x4c>
 8008e84:	1c59      	adds	r1, r3, #1
 8008e86:	d103      	bne.n	8008e90 <_raise_r+0x42>
 8008e88:	2316      	movs	r3, #22
 8008e8a:	6003      	str	r3, [r0, #0]
 8008e8c:	2001      	movs	r0, #1
 8008e8e:	e7e7      	b.n	8008e60 <_raise_r+0x12>
 8008e90:	2400      	movs	r4, #0
 8008e92:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8008e96:	4628      	mov	r0, r5
 8008e98:	4798      	blx	r3
 8008e9a:	2000      	movs	r0, #0
 8008e9c:	e7e0      	b.n	8008e60 <_raise_r+0x12>
	...

08008ea0 <raise>:
 8008ea0:	4b02      	ldr	r3, [pc, #8]	; (8008eac <raise+0xc>)
 8008ea2:	4601      	mov	r1, r0
 8008ea4:	6818      	ldr	r0, [r3, #0]
 8008ea6:	f7ff bfd2 	b.w	8008e4e <_raise_r>
 8008eaa:	bf00      	nop
 8008eac:	20000104 	.word	0x20000104

08008eb0 <_kill_r>:
 8008eb0:	b538      	push	{r3, r4, r5, lr}
 8008eb2:	4d07      	ldr	r5, [pc, #28]	; (8008ed0 <_kill_r+0x20>)
 8008eb4:	2300      	movs	r3, #0
 8008eb6:	4604      	mov	r4, r0
 8008eb8:	4608      	mov	r0, r1
 8008eba:	4611      	mov	r1, r2
 8008ebc:	602b      	str	r3, [r5, #0]
 8008ebe:	f7fa f893 	bl	8002fe8 <_kill>
 8008ec2:	1c43      	adds	r3, r0, #1
 8008ec4:	d102      	bne.n	8008ecc <_kill_r+0x1c>
 8008ec6:	682b      	ldr	r3, [r5, #0]
 8008ec8:	b103      	cbz	r3, 8008ecc <_kill_r+0x1c>
 8008eca:	6023      	str	r3, [r4, #0]
 8008ecc:	bd38      	pop	{r3, r4, r5, pc}
 8008ece:	bf00      	nop
 8008ed0:	20000420 	.word	0x20000420

08008ed4 <_getpid_r>:
 8008ed4:	f7fa b880 	b.w	8002fd8 <_getpid>

08008ed8 <_fstat_r>:
 8008ed8:	b538      	push	{r3, r4, r5, lr}
 8008eda:	4d07      	ldr	r5, [pc, #28]	; (8008ef8 <_fstat_r+0x20>)
 8008edc:	2300      	movs	r3, #0
 8008ede:	4604      	mov	r4, r0
 8008ee0:	4608      	mov	r0, r1
 8008ee2:	4611      	mov	r1, r2
 8008ee4:	602b      	str	r3, [r5, #0]
 8008ee6:	f7fa f8de 	bl	80030a6 <_fstat>
 8008eea:	1c43      	adds	r3, r0, #1
 8008eec:	d102      	bne.n	8008ef4 <_fstat_r+0x1c>
 8008eee:	682b      	ldr	r3, [r5, #0]
 8008ef0:	b103      	cbz	r3, 8008ef4 <_fstat_r+0x1c>
 8008ef2:	6023      	str	r3, [r4, #0]
 8008ef4:	bd38      	pop	{r3, r4, r5, pc}
 8008ef6:	bf00      	nop
 8008ef8:	20000420 	.word	0x20000420

08008efc <_isatty_r>:
 8008efc:	b538      	push	{r3, r4, r5, lr}
 8008efe:	4d06      	ldr	r5, [pc, #24]	; (8008f18 <_isatty_r+0x1c>)
 8008f00:	2300      	movs	r3, #0
 8008f02:	4604      	mov	r4, r0
 8008f04:	4608      	mov	r0, r1
 8008f06:	602b      	str	r3, [r5, #0]
 8008f08:	f7fa f8dd 	bl	80030c6 <_isatty>
 8008f0c:	1c43      	adds	r3, r0, #1
 8008f0e:	d102      	bne.n	8008f16 <_isatty_r+0x1a>
 8008f10:	682b      	ldr	r3, [r5, #0]
 8008f12:	b103      	cbz	r3, 8008f16 <_isatty_r+0x1a>
 8008f14:	6023      	str	r3, [r4, #0]
 8008f16:	bd38      	pop	{r3, r4, r5, pc}
 8008f18:	20000420 	.word	0x20000420

08008f1c <_malloc_usable_size_r>:
 8008f1c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008f20:	1f18      	subs	r0, r3, #4
 8008f22:	2b00      	cmp	r3, #0
 8008f24:	bfbc      	itt	lt
 8008f26:	580b      	ldrlt	r3, [r1, r0]
 8008f28:	18c0      	addlt	r0, r0, r3
 8008f2a:	4770      	bx	lr

08008f2c <_init>:
 8008f2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008f2e:	bf00      	nop
 8008f30:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008f32:	bc08      	pop	{r3}
 8008f34:	469e      	mov	lr, r3
 8008f36:	4770      	bx	lr

08008f38 <_fini>:
 8008f38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008f3a:	bf00      	nop
 8008f3c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008f3e:	bc08      	pop	{r3}
 8008f40:	469e      	mov	lr, r3
 8008f42:	4770      	bx	lr
