$date
	Sat Sep 27 11:32:46 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module jkflipflop_tb $end
$var wire 1 ! output_led2_q_0_2 $end
$var wire 1 " output_led1_q_0_1 $end
$var integer 32 # pass_count [31:0] $end
$var integer 32 $ test_count [31:0] $end
$scope module dut $end
$var wire 1 % and_45 $end
$var wire 1 & and_46 $end
$var wire 1 ' ic_dflipflop_ic_node_71_0 $end
$var wire 1 ( ic_dflipflop_ic_node_72_0 $end
$var wire 1 ) node_36 $end
$var wire 1 * node_37 $end
$var wire 1 + node_38 $end
$var wire 1 , node_39 $end
$var wire 1 - node_40 $end
$var wire 1 . node_41 $end
$var wire 1 / node_42 $end
$var wire 1 0 node_44 $end
$var wire 1 1 not_43 $end
$var wire 1 2 or_47 $end
$var wire 1 " output_led1_q_0_1 $end
$var wire 1 ! output_led2_q_0_2 $end
$upscope $end
$scope task test_jkff_output $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x2
11
00
z/
z.
z-
z,
0+
0*
0)
z(
z'
x&
0%
b0 $
b0 #
z"
z!
$end
#50000
b1 $
#150000
b10 $
b1 #
#250000
b11 $
b10 #
#350000
b11 #
