

================================================================
== Vivado HLS Report for 'dut_max_pool'
================================================================
* Date:           Wed Oct 26 20:54:57 2022

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        bnn.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.10|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  11234|  52866|  11234|  52866|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+------+-------+------------+-----------+-----------+---------+----------+
        |                         |    Latency   |  Iteration |  Initiation Interval  |   Trip  |          |
        |        Loop Name        |  min |  max  |   Latency  |  achieved |   target  |  Count  | Pipelined|
        +-------------------------+------+-------+------------+-----------+-----------+---------+----------+
        |- Loop 1                 |  5184|   5184|           1|          -|          -|     5184|    no    |
        |- Loop 2                 |  6048|  47680| 378 ~ 1490 |          -|          -| 16 ~ 32 |    no    |
        | + Loop 2.1              |   376|   1488|  94 ~ 186  |          -|          -|  4 ~ 8  |    no    |
        |  ++ Loop 2.1.1          |    92|    184|          23|          -|          -|  4 ~ 8  |    no    |
        |   +++ Loop 2.1.1.1      |    20|     20|          10|          -|          -|        2|    no    |
        |    ++++ Loop 2.1.1.1.1  |     8|      8|           4|          -|          -|        2|    no    |
        +-------------------------+------+-------+------------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      3|       0|     86|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     62|
|Register         |        -|      -|     168|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      3|     168|    148|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      1|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |tmp7_fu_326_p2       |     *    |      1|  0|   0|           8|           4|
    |tmp9_fu_395_p2       |     *    |      1|  0|   0|           6|           9|
    |tmp_2_fu_272_p2      |     *    |      1|  0|   4|           4|           6|
    |c_2_fu_355_p2        |     +    |      0|  0|   2|           2|           1|
    |i_2_fu_231_p2        |     +    |      0|  0|  13|          13|           1|
    |i_index_fu_404_p2    |     +    |      0|  0|   1|          13|          13|
    |m_2_fu_266_p2        |     +    |      0|  0|   6|           6|           1|
    |next_mul_fu_248_p2   |     +    |      0|  0|   9|           9|           9|
    |o_index_fu_331_p2    |     +    |      0|  0|  11|          11|          11|
    |r_1_fu_375_p2        |     +    |      0|  0|   2|           2|           1|
    |tmp1_fu_381_p2       |     +    |      0|  0|   1|           9|           9|
    |tmp2_fu_400_p2       |     +    |      0|  0|   1|          13|          13|
    |tmp8_fu_387_p2       |     +    |      0|  0|   1|           9|           9|
    |tmp_fu_317_p2        |     +    |      0|  0|   8|           8|           8|
    |x_3_fu_286_p2        |     +    |      0|  0|   4|           4|           1|
    |y_3_fu_311_p2        |     +    |      0|  0|   4|           4|           1|
    |exitcond1_fu_349_p2  |   icmp   |      0|  0|   2|           2|           3|
    |exitcond2_fu_306_p2  |   icmp   |      0|  0|   2|           4|           4|
    |exitcond3_fu_225_p2  |   icmp   |      0|  0|   5|          13|          13|
    |exitcond4_fu_281_p2  |   icmp   |      0|  0|   2|           4|           4|
    |exitcond_fu_369_p2   |   icmp   |      0|  0|   2|           2|           3|
    |tmp_9_fu_261_p2      |   icmp   |      0|  0|   3|           7|           7|
    |p_max_1_fu_414_p2    |    or    |      0|  0|   1|           1|           1|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      3|  0|  86|         154|         132|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |   6|         12|    1|         12|
    |c_reg_173          |   2|          2|    2|          4|
    |i_reg_103          |  13|          2|   13|         26|
    |m_reg_114          |   6|          2|    6|         12|
    |max_1_reg_184      |   1|          2|    1|          2|
    |max_reg_160        |   1|          2|    1|          2|
    |output_r_address0  |  13|          3|   13|         39|
    |output_r_d0        |   1|          3|    1|          3|
    |phi_mul_reg_125    |   9|          2|    9|         18|
    |r_reg_196          |   2|          2|    2|          4|
    |x_reg_137          |   4|          2|    4|          8|
    |y_reg_148          |   4|          2|    4|          8|
    +-------------------+----+-----------+-----+-----------+
    |Total              |  62|         36|   57|        138|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------+----+----+-----+-----------+
    |          Name          | FF | LUT| Bits| Const Bits|
    +------------------------+----+----+-----+-----------+
    |I_cast2_reg_455         |   6|   0|    9|          3|
    |I_cast_reg_460          |   6|   0|   13|          7|
    |O_cast10_cast1_reg_437  |   4|   0|   11|          7|
    |O_cast10_cast_reg_442   |   4|   0|    8|          4|
    |O_reg_431               |   4|   0|    4|          0|
    |ap_CS_fsm               |  11|   0|   11|          0|
    |c_2_reg_532             |   2|   0|    2|          0|
    |c_cast4_reg_524         |   2|   0|   13|         11|
    |c_reg_173               |   2|   0|    2|          0|
    |i_reg_103               |  13|   0|   13|          0|
    |m_2_reg_473             |   6|   0|    6|          0|
    |m_reg_114               |   6|   0|    6|          0|
    |max_1_reg_184           |   1|   0|    1|          0|
    |max_reg_160             |   1|   0|    1|          0|
    |next_mul_reg_465        |   9|   0|    9|          0|
    |o_index_reg_514         |  11|   0|   11|          0|
    |phi_mul_reg_125         |   9|   0|    9|          0|
    |r_1_reg_540             |   2|   0|    2|          0|
    |r_reg_196               |   2|   0|    2|          0|
    |tmp7_reg_509            |  11|   0|   11|          0|
    |tmp8_reg_545            |   9|   0|    9|          0|
    |tmp9_reg_550            |  13|   0|   13|          0|
    |tmp_2_reg_478           |   8|   0|    8|          0|
    |tmp_5_cast_reg_496      |   3|   0|   13|         10|
    |tmp_6_cast_reg_519      |   3|   0|    9|          6|
    |x_3_reg_491             |   4|   0|    4|          0|
    |x_cast6_reg_483         |   4|   0|   11|          7|
    |x_reg_137               |   4|   0|    4|          0|
    |y_3_reg_504             |   4|   0|    4|          0|
    |y_reg_148               |   4|   0|    4|          0|
    +------------------------+----+----+-----+-----------+
    |Total                   | 168|   0|  223|         55|
    +------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | dut_max_pool | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | dut_max_pool | return value |
|ap_start           |  in |    1| ap_ctrl_hs | dut_max_pool | return value |
|ap_done            | out |    1| ap_ctrl_hs | dut_max_pool | return value |
|ap_idle            | out |    1| ap_ctrl_hs | dut_max_pool | return value |
|ap_ready           | out |    1| ap_ctrl_hs | dut_max_pool | return value |
|input_r_address0   | out |   13|  ap_memory |    input_r   |     array    |
|input_r_ce0        | out |    1|  ap_memory |    input_r   |     array    |
|input_r_q0         |  in |    1|  ap_memory |    input_r   |     array    |
|output_r_address0  | out |   13|  ap_memory |   output_r   |     array    |
|output_r_ce0       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_we0       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_d0        | out |    1|  ap_memory |   output_r   |     array    |
|M                  |  in |    7|   ap_none  |       M      |    scalar    |
|I                  |  in |    6|   ap_none  |       I      |    scalar    |
+-------------------+-----+-----+------------+--------------+--------------+

