# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"decoder_tb_time_synth.v" \
"../../../../../KobeBui_EE214__Project6_Challenge.srcs/sources_1/new/decoder_tb.v" \

# Do not sort compile order
nosort
