<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>SHA-2 Workbench: Transf_round Entity  Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js", "TeX/AMSmath.js", "TeX/AMSsymbols.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script><script type="text/javascript" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.5/latest.js?config=TeX-MML-AM_CHTML/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">SHA-2 Workbench
   &#160;<span id="projectnumber">1.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('class_transf__round.html','');});
</script>
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#Generics">Generics</a> &#124;
<a href="#Ports">Ports</a> &#124;
<a href="#Libraries">Libraries</a> &#124;
<a href="#Use Clauses">Use Clauses</a>  </div>
  <div class="headertitle">
<div class="title">Transf_round Entity Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Transformation round block for the Compressor pipeline.  
 <a href="class_transf__round.html#details">More...</a></p>
<div class="dynheader">
Inheritance diagram for Transf_round:</div>
<div class="dyncontent">
 <div class="center">
  <img src="class_transf__round.png" usemap="#Transf_5Fround_map" alt=""/>
  <map id="Transf_5Fround_map" name="Transf_5Fround_map">
<area href="classreg.html" title="D register. " alt="reg" shape="rect" coords="0,112,125,136"/>
<area href="class_transf__round__comb.html" title="Combinatorial part of the transformation round block. " alt="Transf_round_comb" shape="rect" coords="270,112,395,136"/>
<area href="class_c_s__adder.html" title="Carry-Save adder. " alt="CS_adder" shape="rect" coords="675,112,800,136"/>
<area href="class_d__ff.html" title="Enabled D flip-flop with asynchronous reset. " alt="D_ff" shape="rect" coords="0,56,125,80"/>
<area href="class_t1.html" title=" step function block " alt="T1" shape="rect" coords="135,56,260,80"/>
<area href="class_t2.html" title=" step function block " alt="T2" shape="rect" coords="405,56,530,80"/>
<area href="classfull__adder__array.html" title="Full adder array. " alt="full_adder_array" shape="rect" coords="607,56,732,80"/>
<area href="class_r_c__adder.html" title="Ripple-Carry adder. " alt="RC_adder" shape="rect" coords="742,56,867,80"/>
<area href="class_sigma__1.html" title=" function block " alt="Sigma_1" shape="rect" coords="67,0,192,24"/>
<area href="class_choose.html" title=" function block " alt="Choose" shape="rect" coords="202,0,327,24"/>
<area href="class_sigma__0.html" title=" function block " alt="Sigma_0" shape="rect" coords="337,0,462,24"/>
<area href="class_majority.html" title=" function block " alt="Majority" shape="rect" coords="472,0,597,24"/>
<area href="classfull__adder.html" title="Full adder. " alt="full_adder" shape="rect" coords="607,0,732,24"/>
<area href="classfull__adder.html" title="Full adder. " alt="full_adder" shape="rect" coords="742,0,867,24"/>
</map>
 </div></div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Entities</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_transf__round_1_1_naive.html">Naive</a> &#160;</td><td class="memItemRight" valign="bottom">architecture</td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Straightforward implementation of the transformation round.  <a href="class_transf__round_1_1_naive.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_transf__round_1_1_precomputed___u_f1.html">Precomputed_UF1</a> &#160;</td><td class="memItemRight" valign="bottom">architecture</td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Precomputed, non-unrolled architecture of the transformation round block.  <a href="class_transf__round_1_1_precomputed___u_f1.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_transf__round_1_1_reordered___u_f1.html">Reordered_UF1</a> &#160;</td><td class="memItemRight" valign="bottom">architecture</td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Spatially-reordered, non-unrolled architecture of the transformation round block.  <a href="class_transf__round_1_1_reordered___u_f1.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_transf__round_1_1_reordered___u_f2.html">Reordered_UF2</a> &#160;</td><td class="memItemRight" valign="bottom">architecture</td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Spatially-reordered, 2-unrolled architecture of the transformation round block.  <a href="class_transf__round_1_1_reordered___u_f2.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="Libraries"></a>
Libraries</h2></td></tr>
 <tr class="memitem:a0a6af6eef40212dbaf130d57ce711256"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_transf__round.html#a0a6af6eef40212dbaf130d57ce711256">ieee</a>&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:a0a6af6eef40212dbaf130d57ce711256"><td class="mdescLeft">&#160;</td><td class="mdescRight">Standard library.  <a href="#a0a6af6eef40212dbaf130d57ce711256"></a><br /></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="Use Clauses"></a>
Use Clauses</h2></td></tr>
 <tr class="memitem:acd03516902501cd1c7296a98e22c6fcb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_transf__round.html#acd03516902501cd1c7296a98e22c6fcb">std_logic_1164</a>&#160;</td><td class="memItemRight" valign="bottom">  </td></tr>
<tr class="memdesc:acd03516902501cd1c7296a98e22c6fcb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Standard 9-values logic library.  <a href="#acd03516902501cd1c7296a98e22c6fcb"></a><br /></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="Generics"></a>
Generics</h2></td></tr>
 <tr class="memitem:aac1a4cfe679e031328be4db514f2cce0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a> &#160;</td><td class="memItemRight" valign="bottom"><b><b><span class="vhdlchar">natural</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">32</span> <span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memdesc:aac1a4cfe679e031328be4db514f2cce0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Width of the words of the Compressor.  <a href="#aac1a4cfe679e031328be4db514f2cce0"></a><br /></td></tr>
<tr class="memitem:a430fee1c5f8e7c9f6a1f4ee2f5cd9de1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_transf__round.html#a430fee1c5f8e7c9f6a1f4ee2f5cd9de1">WORDS</a> &#160;</td><td class="memItemRight" valign="bottom"><b><b><span class="vhdlchar">natural</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">8</span> <span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memdesc:a430fee1c5f8e7c9f6a1f4ee2f5cd9de1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of words required as input by the Compressor.  <a href="#a430fee1c5f8e7c9f6a1f4ee2f5cd9de1"></a><br /></td></tr>
<tr class="memitem:aab4c48426a5cdcbd4354b3c084c9a6f5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_transf__round.html#aab4c48426a5cdcbd4354b3c084c9a6f5">UNROLLING_FACTOR</a> &#160;</td><td class="memItemRight" valign="bottom"><b><b><span class="vhdlchar">natural</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memdesc:aab4c48426a5cdcbd4354b3c084c9a6f5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of SHA-256 steps performed by a single round.  <a href="#aab4c48426a5cdcbd4354b3c084c9a6f5"></a><br /></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="Ports"></a>
Ports</h2></td></tr>
 <tr class="memitem:a4a4609c199d30b3adebbeb3a01276ec5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_transf__round.html#a4a4609c199d30b3adebbeb3a01276ec5">clk</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="vhdlchar">in</span><span class="vhdlchar"> </span></b></b> <b><span class="vhdlchar">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a4a4609c199d30b3adebbeb3a01276ec5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock of this component.  <a href="#a4a4609c199d30b3adebbeb3a01276ec5"></a><br /></td></tr>
<tr class="memitem:adb6f45b4c44644393749641d38a16f4c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_transf__round.html#adb6f45b4c44644393749641d38a16f4c">not_rst</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="vhdlchar">in</span><span class="vhdlchar"> </span></b></b> <b><span class="vhdlchar">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:adb6f45b4c44644393749641d38a16f4c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Active-low asynchronous reset signal.  <a href="#adb6f45b4c44644393749641d38a16f4c"></a><br /></td></tr>
<tr class="memitem:adcf9c6f5161d039addbda5819bee64a3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_transf__round.html#adcf9c6f5161d039addbda5819bee64a3">en</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="vhdlchar">in</span><span class="vhdlchar"> </span></b></b> <b><span class="vhdlchar">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:adcf9c6f5161d039addbda5819bee64a3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable signal.  <a href="#adcf9c6f5161d039addbda5819bee64a3"></a><br /></td></tr>
<tr class="memitem:a5d1e633cc0da74f5f625b81b99455ce2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_transf__round.html#a5d1e633cc0da74f5f625b81b99455ce2">end_major_cycle</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="vhdlchar">in</span><span class="vhdlchar"> </span></b></b> <b><span class="vhdlchar">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a5d1e633cc0da74f5f625b81b99455ce2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Derived pipeline clock.  <a href="#a5d1e633cc0da74f5f625b81b99455ce2"></a><br /></td></tr>
<tr class="memitem:a9e906bb098ab5442d2abb9f9b385ee3c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_transf__round.html#a9e906bb098ab5442d2abb9f9b385ee3c">K</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="vhdlchar">in</span><span class="vhdlchar"> </span></b></b> <b><span class="vhdlchar">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aab4c48426a5cdcbd4354b3c084c9a6f5">UNROLLING_FACTOR</a></b> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a9e906bb098ab5442d2abb9f9b385ee3c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Constant \(K\) words.  <a href="#a9e906bb098ab5442d2abb9f9b385ee3c"></a><br /></td></tr>
<tr class="memitem:ae3c27163b3e1cbd7bc5df9964f025f9a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_transf__round.html#ae3c27163b3e1cbd7bc5df9964f025f9a">W</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="vhdlchar">in</span><span class="vhdlchar"> </span></b></b> <b><span class="vhdlchar">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aab4c48426a5cdcbd4354b3c084c9a6f5">UNROLLING_FACTOR</a></b> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:ae3c27163b3e1cbd7bc5df9964f025f9a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Expanded words for the current steps.  <a href="#ae3c27163b3e1cbd7bc5df9964f025f9a"></a><br /></td></tr>
<tr class="memitem:a2ce9fdccebf684ebcf10a994e37015d6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_transf__round.html#a2ce9fdccebf684ebcf10a994e37015d6">input</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="vhdlchar">in</span><span class="vhdlchar"> </span></b></b> <b><span class="vhdlchar">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#a430fee1c5f8e7c9f6a1f4ee2f5cd9de1">WORDS</a></b> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a2ce9fdccebf684ebcf10a994e37015d6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Input of the compressor pipeline stage.  <a href="#a2ce9fdccebf684ebcf10a994e37015d6"></a><br /></td></tr>
<tr class="memitem:a5713f6482c7df4ac1d59a02dff77eb0e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_transf__round.html#a5713f6482c7df4ac1d59a02dff77eb0e">output</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="vhdlchar">out</span><span class="vhdlchar"> </span></b></b> <b><span class="vhdlchar">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#a430fee1c5f8e7c9f6a1f4ee2f5cd9de1">WORDS</a></b> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a5713f6482c7df4ac1d59a02dff77eb0e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Output of the compressor pipeline stage.  <a href="#a5713f6482c7df4ac1d59a02dff77eb0e"></a><br /></td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Transformation round block for the Compressor pipeline. </p>
<p>This component is responsible for performing the compression function within the Compressor pipeline </p>
</div><h2 class="groupheader">Member Data Documentation</h2>
<a id="a4a4609c199d30b3adebbeb3a01276ec5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4a4609c199d30b3adebbeb3a01276ec5">&#9670;&nbsp;</a></span>clk</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_transf__round.html#a4a4609c199d30b3adebbeb3a01276ec5">clk</a> <b><span class="vhdlchar">in</span><span class="vhdlchar"> </span></b> <b><span class="vhdlchar">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Clock of this component. </p>

</div>
</div>
<a id="adcf9c6f5161d039addbda5819bee64a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adcf9c6f5161d039addbda5819bee64a3">&#9670;&nbsp;</a></span>en</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_transf__round.html#adcf9c6f5161d039addbda5819bee64a3">en</a> <b><span class="vhdlchar">in</span><span class="vhdlchar"> </span></b> <b><span class="vhdlchar">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Enable signal. </p>

</div>
</div>
<a id="a5d1e633cc0da74f5f625b81b99455ce2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5d1e633cc0da74f5f625b81b99455ce2">&#9670;&nbsp;</a></span>end_major_cycle</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_transf__round.html#a5d1e633cc0da74f5f625b81b99455ce2">end_major_cycle</a> <b><span class="vhdlchar">in</span><span class="vhdlchar"> </span></b> <b><span class="vhdlchar">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Derived pipeline clock. </p>

</div>
</div>
<a id="a0a6af6eef40212dbaf130d57ce711256"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a6af6eef40212dbaf130d57ce711256">&#9670;&nbsp;</a></span>ieee</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_transf__round.html#a0a6af6eef40212dbaf130d57ce711256">ieee</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Library</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Standard library. </p>

</div>
</div>
<a id="a2ce9fdccebf684ebcf10a994e37015d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2ce9fdccebf684ebcf10a994e37015d6">&#9670;&nbsp;</a></span>input</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_transf__round.html#a2ce9fdccebf684ebcf10a994e37015d6">input</a> <b><span class="vhdlchar">in</span><span class="vhdlchar"> </span></b> <b><span class="vhdlchar">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#a430fee1c5f8e7c9f6a1f4ee2f5cd9de1">WORDS</a></b> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Input of the compressor pipeline stage. </p>

</div>
</div>
<a id="a9e906bb098ab5442d2abb9f9b385ee3c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9e906bb098ab5442d2abb9f9b385ee3c">&#9670;&nbsp;</a></span>K</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_transf__round.html#a9e906bb098ab5442d2abb9f9b385ee3c">K</a> <b><span class="vhdlchar">in</span><span class="vhdlchar"> </span></b> <b><span class="vhdlchar">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aab4c48426a5cdcbd4354b3c084c9a6f5">UNROLLING_FACTOR</a></b> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Constant \(K\) words. </p>
<p>The combinatorial block requires one constant for each step it performs within a single cycle, hence it requires a number of constants equals to the unrolling factor </p>

</div>
</div>
<a id="adb6f45b4c44644393749641d38a16f4c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adb6f45b4c44644393749641d38a16f4c">&#9670;&nbsp;</a></span>not_rst</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_transf__round.html#adb6f45b4c44644393749641d38a16f4c">not_rst</a> <b><span class="vhdlchar">in</span><span class="vhdlchar"> </span></b> <b><span class="vhdlchar">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Active-low asynchronous reset signal. </p>

</div>
</div>
<a id="a5713f6482c7df4ac1d59a02dff77eb0e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5713f6482c7df4ac1d59a02dff77eb0e">&#9670;&nbsp;</a></span>output</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_transf__round.html#a5713f6482c7df4ac1d59a02dff77eb0e">output</a> <b><span class="vhdlchar">out</span><span class="vhdlchar"> </span></b> <b><span class="vhdlchar">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#a430fee1c5f8e7c9f6a1f4ee2f5cd9de1">WORDS</a></b> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Output of the compressor pipeline stage. </p>

</div>
</div>
<a id="acd03516902501cd1c7296a98e22c6fcb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acd03516902501cd1c7296a98e22c6fcb">&#9670;&nbsp;</a></span>std_logic_1164</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_transf__round.html#acd03516902501cd1c7296a98e22c6fcb">std_logic_1164</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Package</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Standard 9-values logic library. </p>

</div>
</div>
<a id="aab4c48426a5cdcbd4354b3c084c9a6f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aab4c48426a5cdcbd4354b3c084c9a6f5">&#9670;&nbsp;</a></span>UNROLLING_FACTOR</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_transf__round.html#aab4c48426a5cdcbd4354b3c084c9a6f5">UNROLLING_FACTOR</a> <b><span class="vhdlchar"> </span></b> <b><span class="vhdlchar">natural</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Generic</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Number of SHA-256 steps performed by a single round. </p>

</div>
</div>
<a id="ae3c27163b3e1cbd7bc5df9964f025f9a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae3c27163b3e1cbd7bc5df9964f025f9a">&#9670;&nbsp;</a></span>W</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_transf__round.html#ae3c27163b3e1cbd7bc5df9964f025f9a">W</a> <b><span class="vhdlchar">in</span><span class="vhdlchar"> </span></b> <b><span class="vhdlchar">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aab4c48426a5cdcbd4354b3c084c9a6f5">UNROLLING_FACTOR</a></b> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Expanded words for the current steps. </p>
<p>The combinatorial block requires one expanded word for each step it performs within a single cycle, hence it requires a number of expanded words equals to the unrolling factor </p>

</div>
</div>
<a id="aac1a4cfe679e031328be4db514f2cce0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aac1a4cfe679e031328be4db514f2cce0">&#9670;&nbsp;</a></span>WORD_WIDTH</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a> <b><span class="vhdlchar"> </span></b> <b><span class="vhdlchar">natural</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">32</span> <span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Generic</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Width of the words of the Compressor. </p>

</div>
</div>
<a id="a430fee1c5f8e7c9f6a1f4ee2f5cd9de1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a430fee1c5f8e7c9f6a1f4ee2f5cd9de1">&#9670;&nbsp;</a></span>WORDS</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_transf__round.html#a430fee1c5f8e7c9f6a1f4ee2f5cd9de1">WORDS</a> <b><span class="vhdlchar"> </span></b> <b><span class="vhdlchar">natural</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">8</span> <span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Generic</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Number of words required as input by the Compressor. </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="class_transf__round.html">Transf_round</a></li>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.13 </li>
  </ul>
</div>
</body>
</html>
