# vcom -work work -2002 -explicit -stats=none C:/Users/Jacob/Documents/GitHub/Hazwell/Hazwell/simtest/shiftRegTB.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity shiftRegTB
# -- Compiling architecture sim of shiftRegTB
# 
# 
vsim -gui work.shiftRegTB
# vsim -gui work.shiftRegTB 
# Start time: 11:50:17 on Jun 11,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.shiftregtb(sim)
view -new wave
# -new not supported on PE
add wave -position insertpoint  \
sim:/shiftregtb/PS2_CLK \
sim:/shiftregtb/PS2_DAT \
sim:/shiftregtb/Reg \
sim:/shiftregtb/clkCnt
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Jacob  Hostname: DESKTOP-OPAUD0K  ProcessID: 33440
#           Attempting to use alternate WLF file "./wlft7xtj45".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft7xtj45
run 120 ns
