verilog work "../../Chapter 3/peripherals/sevensegment.v"
verilog work "../../Chapter 3/peripherals/clock.v"
verilog work "iterative.v"
verilog work "geniterdata.v"
verilog work "binBCDiter.v"
