//adapted from https://www.beyond-circuits.com/wordpress/2016/03/detecting-the-rising-edge-of-a-short-pulse/


//modified to first register pulse to valid clock, then synchronize to clk

`timescale 1ns/1ns
module edge_detect
  (
  	input valid,
   input pulse,
   input clk,
   output clk_aligned_pulse
   );

  reg valid_held = 0;
  always @(posedge pulse)
    valid_held <= valid;// && !notvalid_held;
    	
  reg [1:0] pulse_shift = 0;
  always @(posedge clk) begin
   valid_held <= 0;
	pulse_shift <= {pulse_shift,valid_held};
  end
  assign clk_aligned_pulse = pulse_shift == 2'b01;
endmodule