Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot maxpool_tb_behav xil_defaultlib.maxpool_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "E:/Verilog Course/Assignments/Ass_2/maxpool_tb_refactored.sv" Line 1. Module maxpool_tb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/Verilog Course/Assignments/Ass_2/maxpool_tb_refactored.sv" Line 1. Module maxpool_tb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/Verilog Course/Assignments/Ass_2/Maxpooling_bad/Maxpooling_bad.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/Verilog Course/Assignments/Ass_2/Maxpooling_bad/Maxpooling_bad.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.types
Compiling module xil_defaultlib.max_2x2
Compiling module xil_defaultlib.maxpool(R=4)
Compiling module xil_defaultlib.maxpool_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot maxpool_tb_behav
