#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Jan 11 11:12:08 2022
# Process ID: 12616
# Current directory: E:/BE_Project/Project/Project_files/DSPProc/topLevel/DSPProc/xilinxprj
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2772 E:\BE_Project\Project\Project_files\DSPProc\topLevel\DSPProc\xilinxprj\DSPProc_all.xpr
# Log file: E:/BE_Project/Project/Project_files/DSPProc/topLevel/DSPProc/xilinxprj/vivado.log
# Journal file: E:/BE_Project/Project/Project_files/DSPProc/topLevel/DSPProc/xilinxprj\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/BE_Project/Project/Project_files/DSPProc/topLevel/DSPProc/xilinxprj/DSPProc_all.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:44 ; elapsed = 00:00:34 . Memory (MB): peak = 881.891 ; gain = 265.129
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Tue Jan 11 11:14:01 2022...
/bd/DSPProc_design/DSPProc_design.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - continue_proc
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - rst
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - host_memWr
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - host_memAdd
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - host_datToMem
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - datToHost
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding component instance block -- xilinx.com:module_ref:DSPProc:1.0 - DSPProc_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /rst/gpio_io_o(undef) and /DSPProc_0/rst(rst)
Successfully read diagram <DSPProc_design> from BD file <E:/BE_Project/Project/Project_files/DSPProc/topLevel/DSPProc/xilinxprj/DSPProc_all.srcs/sources_1/bd/DSPProc_design/DSPProc_design.bd>
open_bd_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:22 . Memory (MB): peak = 1058.195 ; gain = 50.035
exit
INFO: [Common 17-206] Exiting Vivado at Tue Jan 11 11:13:40 2022...
