$comment
	File created using the following command:
		vcd file Lab6.msim.vcd -direction
$end
$date
	Tue Dec 08 00:09:43 2020
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module Block3_vlg_vec_tst $end
$var reg 8 ! A [7:0] $end
$var reg 8 " B [7:0] $end
$var reg 1 # Clock $end
$var reg 1 $ data_in $end
$var reg 1 % Enable_Decoder $end
$var reg 1 & FSM_reset $end
$var reg 1 ' Reset_A $end
$var reg 1 ( Reset_B $end
$var wire 1 ) R [0] $end
$var wire 1 * R [1] $end
$var wire 1 + R [2] $end
$var wire 1 , R [3] $end
$var wire 1 - R [4] $end
$var wire 1 . R [5] $end
$var wire 1 / R [6] $end
$var wire 1 0 student_id [0] $end
$var wire 1 1 student_id [1] $end
$var wire 1 2 student_id [2] $end
$var wire 1 3 student_id [3] $end
$var wire 1 4 student_id [4] $end
$var wire 1 5 student_id [5] $end
$var wire 1 6 student_id [6] $end
$var wire 1 7 sampler $end
$scope module i1 $end
$var wire 1 8 gnd $end
$var wire 1 9 vcc $end
$var wire 1 : unknown $end
$var tri1 1 ; devclrn $end
$var tri1 1 < devpor $end
$var tri1 1 = devoe $end
$var wire 1 > inst1|Equal1~1_combout $end
$var wire 1 ? inst|Q[0]~feeder_combout $end
$var wire 1 @ inst|Q[5]~feeder_combout $end
$var wire 1 A inst|Q[6]~feeder_combout $end
$var wire 1 B inst|Q[3]~feeder_combout $end
$var wire 1 C Clock~combout $end
$var wire 1 D Clock~clkctrl_outclk $end
$var wire 1 E Enable_Decoder~combout $end
$var wire 1 F FSM_reset~combout $end
$var wire 1 G FSM_reset~clkctrl_outclk $end
$var wire 1 H data_in~combout $end
$var wire 1 I inst15|yfsm.s3~regout $end
$var wire 1 J inst15|yfsm.s4~feeder_combout $end
$var wire 1 K inst15|yfsm.s4~regout $end
$var wire 1 L inst15|yfsm.s5~feeder_combout $end
$var wire 1 M inst15|yfsm.s5~regout $end
$var wire 1 N inst15|yfsm.s6~regout $end
$var wire 1 O inst15|yfsm.s7~regout $end
$var wire 1 P inst15|yfsm.s8~feeder_combout $end
$var wire 1 Q inst15|yfsm.s8~regout $end
$var wire 1 R inst15|yfsm.s0~0_combout $end
$var wire 1 S inst15|yfsm.s0~regout $end
$var wire 1 T inst15|yfsm.s1~0_combout $end
$var wire 1 U inst15|yfsm.s1~regout $end
$var wire 1 V inst15|yfsm.s2~regout $end
$var wire 1 W inst1|Selector0~0_combout $end
$var wire 1 X Reset_B~combout $end
$var wire 1 Y Reset_B~clkctrl_outclk $end
$var wire 1 Z inst15|WideOr9~0_combout $end
$var wire 1 [ inst1|Equal0~1_combout $end
$var wire 1 \ inst15|WideOr11~0_combout $end
$var wire 1 ] inst15|WideOr10~0_combout $end
$var wire 1 ^ inst1|Equal0~0_combout $end
$var wire 1 _ inst1|Equal1~0_combout $end
$var wire 1 ` inst1|Result~0_combout $end
$var wire 1 a inst1|Selector0~1_combout $end
$var wire 1 b inst14|Mux0~0_combout $end
$var wire 1 c inst14|Mux1~0_combout $end
$var wire 1 d inst14|Mux2~0_combout $end
$var wire 1 e inst14|Mux3~0_combout $end
$var wire 1 f inst14|Mux4~0_combout $end
$var wire 1 g inst14|Mux5~0_combout $end
$var wire 1 h inst14|Mux6~0_combout $end
$var wire 1 i inst1|Result [0] $end
$var wire 1 j inst1|Result [1] $end
$var wire 1 k inst1|Result [2] $end
$var wire 1 l inst1|Result [3] $end
$var wire 1 m inst|Q [7] $end
$var wire 1 n inst|Q [6] $end
$var wire 1 o inst|Q [5] $end
$var wire 1 p inst|Q [4] $end
$var wire 1 q inst|Q [3] $end
$var wire 1 r inst|Q [2] $end
$var wire 1 s inst|Q [1] $end
$var wire 1 t inst|Q [0] $end
$var wire 1 u B~combout [7] $end
$var wire 1 v B~combout [6] $end
$var wire 1 w B~combout [5] $end
$var wire 1 x B~combout [4] $end
$var wire 1 y B~combout [3] $end
$var wire 1 z B~combout [2] $end
$var wire 1 { B~combout [1] $end
$var wire 1 | B~combout [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b100110 !
b110110 "
0#
1$
1%
0&
1'
1(
0/
0.
0-
0,
0+
0*
0)
06
15
14
13
12
11
10
x7
08
19
x:
1;
1<
1=
1>
0?
1@
0A
0B
0C
0D
1E
0F
0G
1H
0I
0J
0K
0L
0M
0N
0O
0P
0Q
1R
0S
1T
0U
0V
1W
1X
1Y
0Z
1[
0\
0]
1^
1_
1`
1a
1b
1c
0d
0e
0f
0g
0h
0l
zk
zj
zi
0t
0s
0r
0q
0p
0o
0n
0m
0|
1{
1z
0y
1x
1w
0v
0u
$end
#50000
1#
1C
1D
07
1l
1s
1p
1U
1S
1r
1o
0_
0^
1\
0T
0>
1/
1.
1,
1+
1*
0`
1g
1f
1e
0b
0a
00
05
04
03
#100000
0#
0C
0D
17
#150000
1#
1C
1D
07
0l
1V
0U
1]
0\
0/
0.
0,
0+
0*
1h
0f
0e
1d
1b
1_
16
10
14
13
02
#200000
0#
0C
0D
17
#250000
1#
1C
1D
07
0V
1I
0W
1\
1J
1f
0d
0_
1^
1`
04
12
#300000
0#
0C
0D
17
#350000
1#
1C
1D
07
1K
0I
1Z
1W
1L
0]
0\
0J
0g
1e
0b
0[
1>
1a
0^
0`
00
15
03
0a
#400000
0#
0C
0D
17
#450000
1#
1C
1D
07
1M
0K
1\
0L
0e
0c
1b
01
10
13
#500000
0#
0C
0D
17
#550000
1#
1C
1D
07
1N
0M
1]
0\
0f
1_
1`
14
1a
#600000
0#
0C
0D
17
#650000
1#
1C
1D
07
1l
1O
0N
1\
1P
1/
1.
1,
1+
1*
0h
1g
1f
1e
1c
0_
1^
0`
06
11
05
04
03
0a
#700000
0#
0C
0D
17
#750000
1#
1C
1D
07
0l
1Q
0O
1h
0R
0>
0]
0\
0Z
0P
0/
0.
0,
0+
0*
0g
0f
0e
0^
16
15
14
13
#800000
0#
0C
0D
17
#850000
1#
1C
1D
07
0S
0Q
1T
0h
1[
1R
06
#900000
0#
0C
0D
17
#950000
1#
1C
1D
07
1U
1S
1\
0T
1g
1f
1e
0b
00
05
04
03
#1000000
