// Seed: 1563062641
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  generate
    assign id_2 = $display(1);
  endgenerate
  rtran (1, 1, 1);
endmodule
module module_1 (
    input  wire id_0,
    output wand id_1,
    input  wire id_2
);
  tri0 id_4 = 1;
  module_0(
      id_4, id_4, id_4, id_4
  );
endmodule
macromodule module_2 (
    output logic id_0,
    input supply0 id_1,
    input tri0 id_2,
    input tri id_3,
    input wire id_4,
    output uwire id_5,
    input logic id_6,
    input tri id_7,
    output uwire id_8,
    input logic id_9,
    input wire id_10,
    output tri1 id_11,
    output logic id_12,
    input logic id_13,
    input uwire id_14,
    inout logic id_15,
    input wand id_16,
    input logic id_17,
    output logic id_18,
    input tri id_19,
    output tri1 id_20,
    input tri1 id_21
);
  wire id_23;
  assign id_12 = 1;
  id_24 :
  assert property (@(posedge 1) 1'b0)
  else begin
    case (1)
      1: begin
        id_0 <= 1'h0;
      end
      id_9: begin
        id_18 <= 1;
      end
      id_13: begin
        if (id_14)
          if (1) id_0 = 1;
          else id_15 <= #1 id_17;
        else $display(1);
      end
      1'b0: assume (1);
      1: begin
        #1
        if (id_13) begin
          assume (1);
        end else begin
          id_8 = 1'b0;
        end
        id_12 <= ~id_16;
      end
      1'h0: assign id_0 = id_6;
      id_6 & id_4: disable id_25;
      default:
      if (1 - id_7) begin
        id_12 = id_15;
      end else begin
        id_24 <= 1'b0;
      end
    endcase
    id_18 <= 1'b0;
  end
  module_0(
      id_23, id_23, id_23, id_23
  );
  wire id_26;
  wire id_27;
  assign id_5 = id_16;
  wire id_28;
  wire id_29;
  wire id_30;
  wire id_31;
  always_latch id_15 <= 1;
endmodule
