// I2C vector file

// set base wave frequency to 1 MHz
frequency 1

// I2C channels

// master
node SCL_out_master		ch0.out
node SCL_in_master		ch1.in
node SDA_out_master		ch2.out
node SDA_in_master		ch3.in

// slave
node SCL_in_slave		ch10.in
node SCL_out_slave		ch11.out
node SDA_in_slave		ch12.in
node SDA_out_slave		ch13.out

// vector target lines
node SCL_out_vtarg 		ch14.out
node SDA_out_vtarg		ch15.out

// BUS LINES
node SCL_BUS	ch20.in
node SDA_BUS	ch21.in

group SCL_out_vt SCL_out_vtarg
group SDA_out_vt SDA_out_vtarg

state L 0
state H 1

// first pulse, along with SDA, produces a bad START
// second pulse, carefully timed, produces a bad STOP
wave SCL_out_vt
	H 4500 L 10 
	H 541 L 10
	(H 100) *
end

wave SDA_out_vt
	H 4501 L 9 
	(H 100) *
end
