Keyword: ITCM
Occurrences: 21
================================================================================

Page    1: RAM (inc. 64 Kbytes of ITCM RAM +
Page    8: running from ITCM, regulator ON . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 111
Page   10: running from ITCM, LDO regulator ON . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 218
Page   19: ITCM RAM
Page   25: •   64-bit ITCM interface
Page   26: •    RAM mapped to TCM interface (ITCM and DTCM):
Page   26: Both ITCM and DTCM RAMs are 0 wait state memories. either They can be accessed
Page   26: –     64 Kbytes of ITCM-RAM (instruction RAM)
Page   26: This RAM is connected to ITCM 64-bit interface designed for execution of critical
Page   26: The MDMA can be used to load code or data in ITCM or DTCM RAMs.
Page   27: •   8 ECC bits are added per 64-bit word for AXI-SRAM and ITCM-RAM.
Page   27: •   All RAM address space: ITCM, DTCM RAMs and SRAMs
Page   33: CPU             ITCM
Page   54: ITCM                    64                0x0000 0000
Page  111: running from ITCM, regulator ON(1)
Page  113: ITCM        400              2012         71                   35
Page  113: in Run mode                     ITCM        400              2012         71                   35           CoreMark
Page  117: ITCM               3.2           2.9              2.6
Page  218: running from ITCM, LDO regulator ON(1)
Page  224: ITCM              7.0            6.3        5.6      5.1
Page  351: Run mode, code with data processing running from ITCM, regulator ON, Table 31:
