INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jkali/ece385/lab7/lab7_1/lab7_1.ip_user_files/bd/mb_usb/sim/mb_usb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m00_couplers_imp_1CNVJ1L
INFO: [VRFC 10-311] analyzing module m01_couplers_imp_ADY9K
INFO: [VRFC 10-311] analyzing module m02_couplers_imp_BB516Y
INFO: [VRFC 10-311] analyzing module mb_usb
INFO: [VRFC 10-311] analyzing module mb_usb_microblaze_0_axi_periph_0
INFO: [VRFC 10-311] analyzing module microblaze_0_local_memory_imp_4XV58R
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_16FJ1YW
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jkali/ece385/lab7/lab7_1/lab7_1.ip_user_files/bd/mb_usb/ip/mb_usb_lmb_bram_2/sim/mb_usb_lmb_bram_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mb_usb_lmb_bram_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jkali/ece385/lab7/lab7_1/lab7_1.ip_user_files/bd/mb_usb/ip/mb_usb_microblaze_0_xlconcat_1/sim/mb_usb_microblaze_0_xlconcat_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mb_usb_microblaze_0_xlconcat_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jkali/ece385/lab7/lab7_1/lab7_1.ip_user_files/bd/mb_usb/ip/mb_usb_clk_wiz_1_2/mb_usb_clk_wiz_1_2_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mb_usb_clk_wiz_1_2_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jkali/ece385/lab7/lab7_1/lab7_1.ip_user_files/bd/mb_usb/ip/mb_usb_clk_wiz_1_2/mb_usb_clk_wiz_1_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mb_usb_clk_wiz_1_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jkali/ece385/lab7/lab7_1/lab7_1.ip_user_files/bd/mb_usb/ip/mb_usb_hdmi_text_controller_0_4/src/hdmi_tx_0_2/hdl/encode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jkali/ece385/lab7/lab7_1/lab7_1.ip_user_files/bd/mb_usb/ip/mb_usb_hdmi_text_controller_0_4/src/hdmi_tx_0_2/hdl/serdes_10_to_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serdes_10_to_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jkali/ece385/lab7/lab7_1/lab7_1.ip_user_files/bd/mb_usb/ip/mb_usb_hdmi_text_controller_0_4/src/hdmi_tx_0_2/hdl/srldelay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srldelay
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jkali/ece385/lab7/lab7_1/lab7_1.ip_user_files/bd/mb_usb/ip/mb_usb_hdmi_text_controller_0_4/src/hdmi_tx_0_2/hdl/hdmi_tx_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_tx_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jkali/ece385/lab7/lab7_1/lab7_1.ip_user_files/bd/mb_usb/ip/mb_usb_hdmi_text_controller_0_4/src/hdmi_tx_0_2/sim/hdmi_tx_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_tx_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jkali/ece385/lab7/lab7_1/lab7_1.ip_user_files/bd/mb_usb/ip/mb_usb_hdmi_text_controller_0_4/src/clk_wiz_0_3/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jkali/ece385/lab7/lab7_1/lab7_1.ip_user_files/bd/mb_usb/ip/mb_usb_hdmi_text_controller_0_4/src/clk_wiz_0_3/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jkali/ece385/lab7/lab7_1/lab7_1.ip_user_files/bd/mb_usb/ipshared/edf3/src/VGA_controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jkali/ece385/lab7/lab7_1/lab7_1.ip_user_files/bd/mb_usb/ipshared/edf3/src/color_mapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module color_mapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jkali/ece385/lab7/lab7_1/lab7_1.ip_user_files/bd/mb_usb/ipshared/edf3/src/font_rom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module font_rom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jkali/ece385/lab7/lab7_1/lab7_1.ip_user_files/bd/mb_usb/ipshared/edf3/src/hdmi_text_controller_v1_0_AXI.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_text_controller_v1_0_AXI
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jkali/ece385/lab7/lab7_1/lab7_1.ip_user_files/bd/mb_usb/ipshared/edf3/src/hdmi_text_controller_v1_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_text_controller_v1_0
WARNING: [VRFC 10-2938] 'rom_code_r' is already implicitly declared on line 91 [C:/Users/jkali/ece385/lab7/lab7_1/lab7_1.ip_user_files/bd/mb_usb/ipshared/edf3/src/hdmi_text_controller_v1_0.sv:96]
WARNING: [VRFC 10-2938] 'fr_cmd' is already implicitly declared on line 92 [C:/Users/jkali/ece385/lab7/lab7_1/lab7_1.ip_user_files/bd/mb_usb/ipshared/edf3/src/hdmi_text_controller_v1_0.sv:97]
WARNING: [VRFC 10-2938] 'drawX' is already implicitly declared on line 89 [C:/Users/jkali/ece385/lab7/lab7_1/lab7_1.ip_user_files/bd/mb_usb/ipshared/edf3/src/hdmi_text_controller_v1_0.sv:105]
WARNING: [VRFC 10-2938] 'font_line' is already implicitly declared on line 176 [C:/Users/jkali/ece385/lab7/lab7_1/lab7_1.ip_user_files/bd/mb_usb/ipshared/edf3/src/hdmi_text_controller_v1_0.sv:189]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jkali/ece385/lab7/lab7_1/lab7_1.ip_user_files/bd/mb_usb/ip/mb_usb_hdmi_text_controller_0_4/sim/mb_usb_hdmi_text_controller_0_4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mb_usb_hdmi_text_controller_0_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jkali/ece385/lab7/lab7_1/lab7_1.ip_user_files/bd/mb_usb/ip/mb_usb_xbar_0/sim/mb_usb_xbar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mb_usb_xbar_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jkali/ece385/lab7/lab7_1/lab7_1.srcs/sources_1/new/lab7_1_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab7_1_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jkali/ece385/lab7/lab7_1/lab7_1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jkali/ece385/lab7/lab7_1/lab7_1.ip_user_files/bd/mb_usb/ip/mb_usb_microblaze_0_2/sim/mb_usb_microblaze_0_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mb_usb_microblaze_0_2'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jkali/ece385/lab7/lab7_1/lab7_1.ip_user_files/bd/mb_usb/ip/mb_usb_dlmb_v10_2/sim/mb_usb_dlmb_v10_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mb_usb_dlmb_v10_2'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jkali/ece385/lab7/lab7_1/lab7_1.ip_user_files/bd/mb_usb/ip/mb_usb_ilmb_v10_2/sim/mb_usb_ilmb_v10_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mb_usb_ilmb_v10_2'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jkali/ece385/lab7/lab7_1/lab7_1.ip_user_files/bd/mb_usb/ip/mb_usb_dlmb_bram_if_cntlr_2/sim/mb_usb_dlmb_bram_if_cntlr_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mb_usb_dlmb_bram_if_cntlr_2'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jkali/ece385/lab7/lab7_1/lab7_1.ip_user_files/bd/mb_usb/ip/mb_usb_ilmb_bram_if_cntlr_2/sim/mb_usb_ilmb_bram_if_cntlr_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mb_usb_ilmb_bram_if_cntlr_2'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jkali/ece385/lab7/lab7_1/lab7_1.ip_user_files/bd/mb_usb/ip/mb_usb_microblaze_0_axi_intc_2/sim/mb_usb_microblaze_0_axi_intc_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mb_usb_microblaze_0_axi_intc_2'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jkali/ece385/lab7/lab7_1/lab7_1.ip_user_files/bd/mb_usb/ip/mb_usb_mdm_1_2/sim/mb_usb_mdm_1_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mb_usb_mdm_1_2'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jkali/ece385/lab7/lab7_1/lab7_1.ip_user_files/bd/mb_usb/ip/mb_usb_rst_clk_wiz_1_100M_2/sim/mb_usb_rst_clk_wiz_1_100M_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mb_usb_rst_clk_wiz_1_100M_2'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jkali/ece385/lab7/lab7_1/lab7_1.ip_user_files/bd/mb_usb/ip/mb_usb_axi_uartlite_0_0/sim/mb_usb_axi_uartlite_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mb_usb_axi_uartlite_0_0'
