Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Thu Dec  1 12:04:47 2022
| Host         : DESKTOP-15C77GH running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_mips_control_sets_placed.rpt
| Design       : top_mips
| Device       : xc7a35t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     6 |
|    Minimum number of control sets                        |     6 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    10 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     6 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     5 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               7 |            3 |
| No           | No                    | Yes                    |              77 |           33 |
| No           | Yes                   | No                     |              70 |           30 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              76 |           28 |
| Yes          | Yes                   | No                     |              96 |           39 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+----------------------+---------------------------+------------------+----------------+--------------+
|  Clock Signal  |     Enable Signal    |      Set/Reset Signal     | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+----------------------+---------------------------+------------------+----------------+--------------+
|  d1/pipe1/E[0] |                      |                           |                3 |              7 |         2.33 |
| ~clk_IBUF_BUFG | d1/pipemw/rf_reg[9]0 | d1/pipemw/RegWriteW_reg_2 |                8 |             32 |         4.00 |
| ~clk_IBUF_BUFG | d1/pipemw/rf_reg[8]0 | d1/pipemw/RegWriteW_reg_1 |               18 |             32 |         1.78 |
| ~clk_IBUF_BUFG | d1/pipemw/rf_reg[1]0 | d1/pipemw/RegWriteW_reg_0 |               13 |             32 |         2.46 |
|  clk_IBUF_BUFG | d1/pipede/E[0]       | reset_IBUF                |               28 |             76 |         2.71 |
|  clk_IBUF_BUFG |                      | reset_IBUF                |               63 |            147 |         2.33 |
+----------------+----------------------+---------------------------+------------------+----------------+--------------+


