.comment arachne-pnr 0.1+ (git sha1 ebe5a35, x86_64-w64-mingw32-g++ 5.3.0 -O2)
.device 8k
.io_tile 1 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 2 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 3 0
000001011000000010
000101110000000000
000000000000000000
000000000000000001
000000000000000010
000000000000010000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000010
000000000000010000
000000000000000000
000000000001100001
000000000000000010
000000000000000000
.io_tile 4 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 5 0
000000000000000000
000000000000000000
000000000000100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 6 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 7 0
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 8 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 9 0
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 10 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000011000
000000000000000000
000000000000000000
.io_tile 11 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 12 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
.io_tile 13 0
000001110000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 14 0
000000000000000000
000000000001100000
000100000000000000
000000000000000000
000100000000000000
000100000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001000
000000000000000000
000000000000000000
.io_tile 15 0
001000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 16 0
000000000000000000
000100000000000000
000101011000000000
000000000000000000
000000000000001100
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000010
000000000000000000
000000000000000000
000000000000010000
000000000000000001
000000000000000000
000000000000000000
.io_tile 17 0
000001110000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000100
000000000000000000
001000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
.io_tile 18 0
001000000000000000
000000000000011000
000100000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 19 0
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 20 0
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000100
000000000000001100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000011010000000000
000000000000000000
000000000000000000
.io_tile 21 0
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 22 0
000000000000000000
000000000001000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 23 0
000000000000010000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 24 0
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 25 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 26 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 27 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 28 0
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 29 0
000000000000000000
000000000001100000
000000000000000000
000000000000011000
000000000000000000
000000000000000000
000000000000000000
000000000000011000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 30 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 31 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 32 0
000000000000000000
000000000000000000
000000000000000000
000000000000100000
000000000000000000
000000000000000000
000000000000000000
000000000000100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 1
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 1
000000000010100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 3 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 4 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 5 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 6 1
000000000000001000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000101000000
010000000000000000000000000001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
.logic_tile 7 1
000000000000000111000010000000000000000000000000000000
000000001010000000100000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000011000000000001110101000010
000000000000000000000000001001001000000000110000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramb_tile 8 1
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 9 1
000001001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000110000000
000000000000000000000000000101000000000010000000000000
110000000000000000000000000000000000000000000101000000
010000000000001011000000000011000000000010000000000000
001000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000011000010010000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 10 1
000000000110000000000111110000000000000000000000000000
000000000000000000000111010000000000000000000000000000
111000000001001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
010100000000000011000000001001000000000000100000000000
010000000000000000000000000111101010000000000001000000
000010000000000000010000001000000000000000000100000000
000001000000000000000000001111000000000010000000000000
000000000000100000000000001000000000000000000100000000
000010000000000000000000000001000000000010000000000100
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000010000000000000000000000000000000
000000000000000011000000010000000000000000000100000000
000000000000000000000010111111000000000010000000000000
.logic_tile 11 1
000000000000000000000111100101011100001001000000000000
000000000000000000000100001101101100001010000000100000
111000000000000000000000000000000000000000000100000000
000000000000000000000000000011000000000010000001000000
110000000000000000000110110000000000000000000100000000
000000000000000000000010000111000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000001000001010011100000000000000000000000000100100000
000011000000100000000000001001000000000010000000000000
000000000000000001000010000000000000000000000100000000
000000000000000000100000001111000000000010000000000010
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 12 1
000000000000000000000000001001100001000001010010000000
000000001110000000000000000001001110000010010000000000
111000000000001001100000000000000000000000000000000000
000000000100000001000000000000000000000000000000000000
110000000100000000000000000000000000000000000000000000
010100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000011000000000000000000100000000
000000000000000000000011000011000000000010000000000000
000010100000001001000000001000000000000000000100000000
000001000000001011000000000011000000000010000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
.logic_tile 13 1
000001000000000011100000000011100001000001010000000000
000010000000000000100000001101001010000010010001000000
111000000000000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
110001000000000000000110000000000000000000000000000000
010010000000000000000000000000000000000000000000000000
000000000000100111000000001000000000000000000100000000
000000000001010000000000001011000000000010000000000000
000000001110001000000000010000000000000000000100000000
000000100000001011000011100011000000000010000000000001
000001000000010001100110101000000000000000000100000000
000000101100100000000100000001000000000010000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000110000000
000000001000000000000000000001000000000010000000000000
.logic_tile 14 1
000000000000000000000000010000000000000000000000000000
000000001100000000000011110000000000000000000000000000
111000000000001000000000000001101101001001000000000000
000000000010001101000000001101011011001010000000000100
010000000000000000000000000000000000000000000000000000
010000000000000000000011010000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000010100000000000000011100000000000000000000000000000
000000000000001000000000010000000000000000000000000000
000000100000001011000011100000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000011000000000010000000000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 15 1
000000000000000000000111100000000000000000000000000000
000000000000000000000111100000000000000000000000000000
111000000000100000000000000000000000000000000100000000
000000000011010000000000001001000000000010000000000100
010000000000000000000000000000000000000000000000000000
010000000000000000000011010000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000100000000000001101000000000010000000000000
000000000010000011100000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000010
000000000000000000000000000011000000000010000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000001110001000000000001000000000000000000100000000
000000000000001011000000000111000000000010000000000000
.logic_tile 16 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111001000000001001100110010000000000000000000000000000
000010000000001111000011010000000000000000000000000000
110000000100001000000000010001101011000011010000000001
010000000000001111000011110011011100000011110000000000
000000000000010000000000000001100000000001010000000000
000000001000100000000000000101001111000010010000000100
000000000000001000000000010000000000000000000000000000
000000000000000101000011000000000000000000000000000000
000000000000000000000010011011111000001001000000000000
000000000000000001000010101001111111001010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001011000000000010000000000000
.logic_tile 17 1
000001000000000000000011100101011011101000000000000000
000000000110000000000010001101111100100100000000000000
111000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
010000000000000000000110110000000000000000000100000000
010000000000000000000110000011000000000010000000000000
000000000000000000000111010000000000000000000000000000
000000000000000000000111010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000111000000000000000000000000000000000000
000100000000000000000000000000000000000000000100000100
000100000001000001000000001001000000000010000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001101000000000010000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 18 1
000000000000000000000111100000000000000000000000000000
000000001110000000000100000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110001000000000101100000000001000001000000100000000000
110000000000010000100000000011101010000000000010000000
000000000000000111100000000000000000000000000000000000
000000001110000000100000000000000000000000000000000000
000000001100001000000000000000000000000000000100000000
000000000000000011000000000101000000000010000001000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000100000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 19 1
000000000000001000000000010101000000000000110100000000
000000000000001111000011110001001010000001110001100001
111000000000000001100000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000001001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000001001101000001001000100100010
000001000000000000000000000001111100001010000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 20 1
000001001110000000000111110000000000000000000100000010
000000000000000111000111010001000000000010000000000000
111000000000000000000000000000000000000000000100000000
000000000000000000000000001001000000000010000001000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000100000000
000000001110000000000100001001000000000010000000000100
000001000000000000000000000000000000000000000000000000
000010101000000000000000000000000000000000000000000000
.logic_tile 21 1
000011000000001000000000011000000000000000000100000000
000001100110000011000011100011000000000010000000000010
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000100000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000001000000000001000000000000000000100000000
000000000000000111000011010101000000000010000000000001
000000000000000000000000000000000000000000000100000000
000000000000000000000011101001000000000010000000000001
000000000000000000000000001000000000000000000100000010
000000000000000111000000001101000000000010000000000000
000000000000000000000000000000000000000000000100000010
000000000000000000000000000001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 22 1
000000000000001000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000001000000000000000000101000000
010000000000000000000000000011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000100011000000010000000000000000000000000000
000000000000010000000011100000000000000000000000000000
000000000000000000000000000000000000000000000110000000
000000000000001001000000000011000000000010000000000000
000000000000000000000000000000000000000000000100000010
000100000000000000000000000001000000000010000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 23 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
.logic_tile 24 1
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
111000100000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000100000100
000000000000000000000000000011000000000010000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
.ramb_tile 25 1
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 26 1
000000000000000111000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
111000000001010000000000000000000000000000000100000010
000000000000100000000000000001000000000010000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001101000000000010000000000010
.logic_tile 27 1
000000000001000000000000000000000000000000000000000000
000000000000100000000011100000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000010000000000000000000000000000000000100000100
010000000000000000000000000011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 28 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000001010000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100100000
000000000000000000000000001011000000000010000000000000
.logic_tile 29 1
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 30 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 31 1
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 32 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 33 1
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000011000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 2
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 2
000000000000000001000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000010000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000001
000000000000000000000011011101000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000000000000
.logic_tile 3 2
000000000000000001000110010001001100101000000001000000
000000000000000000000010001001101011100100000000000000
111000000000001001100011111001101011010100000000000001
000000000000000101000010000001011011011000000000000000
110010000001010101100011001001100001000010100000000000
110000000000000000100000001001101010000001100000000000
000000000000001111010110111101100001000010100000000000
000000000000000001000011010101101011000001100000000000
000000101100000111000000010000000000000000000100000000
000001000000000000100011011011000000000010000000000000
000100000000000000000000000000000000000000000100000000
000100000000000000000000000001000000000010000000000000
000000000000000000000010000000000000000000000100000000
000000000000000000000100000101000000000010000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
.logic_tile 4 2
000001000000000000000000010000000000000000000000000000
000000100000000000000011110000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000001000000000000000000100000000
010000000000000000000000000101000000000010000000000000
000010000000000111100000000000000000000000000000000000
000001000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
.logic_tile 5 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000001000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000100000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000010000001011000001000000100100100000
000001000000000000000000000011101001000000000010000000
.logic_tile 6 2
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
111000000000000000000000001001001110101100010001000000
000000000000000000000000000101001010101100100000000000
110000000000000011000000000000000000000000000000000000
010000000000011011000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000001100000001000000000000000000000000000000000000
001000000000000111000000000000000000000000000100000000
000000000000000000000011100101000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000100000000000000000000000011000000000010000000000000
.logic_tile 7 2
000000001110000000000011100000000000000000000000000000
000000000000000111000000000000000000000000000000000000
111000000000001000000000000000000000000000000000000000
010000000010000001000000000000000000000000000000000000
110000000000001000000000001101001100010100000000000100
010000000000000111000000000001001110011000000000000000
000100000001000000000110100000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000111100000011011100000000010100000000000
000000000000000000000011001101001000000001100000000000
000100000000000001000000000000000000000000000100100000
000000000000000000100000001001000000000010000000000000
000100000000000111000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramt_tile 8 2
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 9 2
000000000000000001100000001001000001000010100000000000
000000000000010000000000001101001000000001100001000000
111000001101001000000000000000000000000000000100000000
000000000000001101000000000011000000000010000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000110000000000000000000000000000000
000000000000100000000100000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 10 2
000000000000001000000000000000000000000000000100000000
000000000000000111000000000001000000000010000000000100
111100000000000000000000000000000000000000000000000000
000100000000000000010000000000000000000000000000000000
110000001000000000000000000000000000000000000000000000
110000000001000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000001000000000001000000000000000000100000001
000000000000010111000000001111000000000010000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000110100000000000000000000100000001
000000000000000000000100000011000000000010000000000000
000000000000000000000010011000000000000000000100000001
000100000000000000000010111111000000000010000000000000
.logic_tile 11 2
000001000000001000000000000000000000000000000000000000
000000000000001111000010010000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000111000011100000000000000000000000000000
010000000000000000000000000000000000000000000100000010
010000000000000000000000000001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000100000000000000001000000000000000000100000000
000000001110000000000000000001000000000010000000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000001000000000000000000100000010
000000000001010000010000001001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 12 2
000000000010000111000000000111000000000000001000000000
000000000000000111000010000000100000000000000000001000
111100000000000011000000000001000000000000001000000000
000000000000000000100000000000101000000000000000000000
110100000000000000000000000011101000000011110000000010
110000000001000000000000000000000000111100000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000011100000000000000011100000000000000000000100000000
000001100110000000000000000001000000000010000010000000
000000000000000001000000000000000000000000000100000010
000000000100000000000000001011000000000010000000000000
000100000000000000000111000000000000000000000000000000
000000000000000000000111010000000000000000000000000000
000010100000000000000000001000000000000000000100000000
000001000000000000000000000001000000000010000000000000
.logic_tile 13 2
000010000000000000000111100101001101111001000000000001
000000000000000000000100001101001011111010000000000000
111000000000001011000000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
110000000000001000000110000000000000000000000000000000
110000001010001111000000000000000000000000000000000000
000000000000000000000110100000000000000000000100000000
000000000000000000000100001001000000000010000000000000
000001000001000101100000001000000000000000000100000000
000110100000100000100000000001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000001010000000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000100000000000000000000001000000000000000000100000001
000100000000000000000000000001000000000010000000000000
.logic_tile 14 2
000000000000000001000110000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
111000000000000000000000000101100000000010100000000000
000000000000000111000000001001101110000001100000000100
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000110000000000000000000000100000000
000000001000000000000000000001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000010111100000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000111101000000000000000000100000000
000010000000000001000000000001000000000010000000000000
000000000000000000000000001000000000000000000100000000
000000000010000000000000000011000000000010000000000000
.logic_tile 15 2
000000000000000111000110101001001100010100000000000001
000000000000000111000000001101101000011000000000000000
111000000000000000000011101111100000000001010000000000
000000001110000000000000001001001010000010010000000001
110000000000000111000000000000000000000000000100000000
100000000000000111000000000000000000000010000000000001
000000000000000000000010100000000000000000000100000000
000000000010000000000000000000000000000010000000000100
000000000000000111000000000000000000000000000000000000
000000001100000000100000000000000000000000000000000000
001100000000000000000000000000000000000000000100000010
000100000000000000000000000001000000000010000000000000
000000000110000000000000000000000000000000000100000100
000000000000000001010000000101000000000010000000000000
000000000000000111100000000000000000000000000100000010
000000000000000000100000000111000000000010000000000000
.logic_tile 16 2
000000000000000000000011100000000000000000000000000000
000000000000000000000010000000000000000000000000000000
111000000000000001000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
010100100000000000000000000000000000000000000000000000
010001000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000110000000
000001100000000000000000000001000000000010000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000010100000000000000000000000000000000000000110000000
000001001100000000000000001001000000000010000000000000
000001000000000000010000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000010000000000001011000000000010000000000001
.logic_tile 17 2
000000000000000000000000000000000000000000000000000000
000000001100100000000000000000000000000000000000000000
111000001010001000000000001000000000000000000100000001
000000000000001111000000000111000000000010000000000000
110010000000000000000000000000000000000000000000000000
110000000010000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000010000000000000000000001000000000000000000100000100
000011100110000000000000000001000000000010000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001010000000000000000000000000000000000
.logic_tile 18 2
000001000000000001000111000000000000000000000000000000
000010001000001011000000000000000000000000000000000000
111000000000000001100000010000000000000000000000000000
000000001000100000000010110000000000000000000000000000
110010100000001000000000001001101010010111110000000000
010001000000001111000000001011001000011011110000000001
000100000000000000000000000000000000000000000000000000
000100001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000100000000000000000010000000000000000000100000000
000001000000000000000010000001000000000010000000000000
000000000000100000000000001000000000000000000100000000
000000000000000000000000001001000000000010000000000000
000000000000000000010000000000000000000000000100000000
000100000000000000000000001001000000000010000000000000
.logic_tile 19 2
000000000000100000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
111100000000000000000000000000000000000000000000000000
000100000000001001000000000000000000000000000000000000
010000000000100000000000001000000000000000000100000000
010000000001000000000000000011000000000010000000000001
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000010100001010000000000000001000000000010000000100000
000000001010010000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
.logic_tile 20 2
000000000000000000010110010000000001011010010000000000
000000000000000011000011110000001001100101100000000000
111000000001001000000000010000000000000000000000000000
000010100000001101000010000000000000000000000000000000
010000000001001000000111100101111010101000000100000000
110000000000100001000000001011011111100100000010000001
000000000000000000000000010001011000101000000101000110
000000000000000011000011101001101101100100000000000000
001000000000000000000011010101100000000000000100000100
000000000000000000000110000001100000000001000001000001
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011001101011010101000000100100110
000000000000000000000100001001011111100100000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
.logic_tile 21 2
000001000000000000000000010000000000000000000000000000
000000000001010000000011110000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000100000000000001011000000000010000000000000
000001000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000010000000000000001000000000000000000100000000
000000000000000000000000001011000000000010000001000000
000000000000000000000000001000000000000000000100000000
000000000001000000000000000011000000000010000000000000
.logic_tile 22 2
000001000000000000000000000001100000000000001000000000
000000000000000000000000000000000000000000000000001000
111000000001000111100111100000000001000000001000000000
000001000000000000000100000000001001000000000000000000
110000000000000000000111100000001000001100111000000000
110000000000000000000011010000001100110011000000000000
000000000000000000000000000000001001001100111000000000
000100001110000000000000000000001110110011000000000000
000000000000001011100000000000001001001100111000100000
000000000000000101000000000000001100110011000000000000
000000000000000000000000000000001000001100111000000000
000000000000001111000000000000001011110011000001000000
000000000000000000000111100000001000001100110000000000
000000000000000000000100000000001011110011000000000000
000000000000001000000000000000000000000000000100000000
000000000000000101000000000011000000000010000001000000
.logic_tile 23 2
000010000000001000000110100101001111101000000101000010
000000000000000001000000000001111100100100000000100001
111100000000001000000000010000000000000000000000000000
000000000010000001000010100000000000000000000000000000
010000000000000000000010010000000000000000000000000000
110000000000000000000010100000000000000000000000000000
000000000000000000000000000001101101101000000110000111
000000000000100000000000001011111100100100000000000000
000000000000000000000110011001001111101000000100100110
000000000000000000000010100001111100100100000000000000
000010100000000001000000000000000000000000000000000000
000000000000001001100000000000000000000000000000000000
000000001010000000000000010000000000000000000000000000
000000000110000000000010100000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
.logic_tile 24 2
000000000000010011000110001101111101101100010000000001
000000000000000000100000001001011110101100100000000000
111000000000000000000000010101111111001001000000000000
000000000000000000000010001001001101001010000001000000
110000000000000011000000000001000000000001000001000000
010101000000000000000011000101000000000000000000000000
000000000000001001100000000000000000000000000100000000
000000000000000001000000001111000000000010000000000000
000000000000001000000000010000000000000000000100000000
000000000000000011000011000011000000000010000000000000
000010100010000000000111100000000000000000000100000000
000001000000000000000100001101000000000010000000000000
000000000000000000000111100000000000000000000100000000
000000000000000000000111001111000000000010000000000000
000000000000000111100000000000000000000000000000000000
000100000001010000000000000000000000000000000000000000
.ramt_tile 25 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000100000000000000000000000000000000000000
000100001001000000000000000000000000000000
.logic_tile 26 2
000010000000001111000000000000000000000000000000000000
000001000000000011000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000010000010000000
000000000000000000000000000011000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101100000000000000000000000000101000000
000000000000000000000000000001000000000010000000000000
000000000000000000000010000000000000000000000100000000
000000000000000000000100000001000000000010000000000001
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
.logic_tile 27 2
000010100000000000000000001011111011001010000000000000
000000000000000000000000000101011011001001000000000000
111000000000010001100110011111011001000000100000000000
000000000000001111000010000011011001000100100000000000
000000000000001001100000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000100000000001100110010001100000000000000001000000
000000000000000000000010000011100000000001000001000000
000000000000000101100000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000100000000000111000000001101101111000010110100000000
000000000000000000100000001101101000000000110000000000
000001100000000101100000000101000000000010000100000000
000000100000000000000010010111000000000000000000000000
010000000000000000000000000101000000000001000100100000
010000000000000000000000001111000000000011000000000000
.logic_tile 28 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111001000000001000000000001101100000000001000001000000
010010000000001111000000000101000000000011000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001001100000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000000000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000000000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
.logic_tile 29 2
000010100000001000000000000000000000000000000000000000
000001000000000011000011100000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000110000000
010000000000000000000000000001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 30 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 31 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 32 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000010000000000000
000000000000000000000000001101000000000000000000000000
.io_tile 33 2
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000110010
000000000000110000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000011000000000
000000001000000000
.io_tile 0 3
000010111000000010
000111110000000000
000000000000000000
000000000000000001
000000000000000010
000000000000010000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000
.logic_tile 1 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000010000000000000
000000000000000000000000000111000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000010000000000000
000000000000000000000000000011000000000000000000000000
000000000000000000000111111000000000000010000000000000
000000000000000000000011001011000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001011000000000010000000000010
.logic_tile 3 3
000001000000000000000010000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
111000000000000111000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
110000000000000001000000000000000000000000000000000000
010001000000000000100000000000000000000000000000000000
000000000000010000000110001000000000000010000000000000
000000000110101001000000000011000000000000000000000000
000000000001000000000000001001011010001001000000000000
000000000000000000000011101101101010001010000010000000
000000000000000001000000001000000000000000000100000001
000000000000000000000000001111000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000001000000000000000000100000000
000000000000100000000010010001000000000010000000000000
.logic_tile 4 3
000000000000001000000000000111100001000001010000000000
000000000000000001000010100011001001000010010000000000
111000001000000001100000010001001111101100010000000000
000000000000000000000011101101011100101100100010000000
010001000000000000000111110001100001000001010000000000
110000000000000001000110001001001001000010010000000000
000100000000001000000000000000000000000000000000000000
000100000000001111000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000001111000000000111000000000010000000000000
000000000000000001000000001000000000000000000100000000
000000000000000000100000000101000000000010000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000100000101111000000000000000000000000000100000010
000001000001000001000000000101000000000010000000000000
.logic_tile 5 3
000010000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000100000000000000000000000000000000000000000
000000001111010000000000000000000000000000000000000000
110000000000000000000011000000000000000000000100000000
000000000000000000000000000111000000000010000000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000101000000
000000000000000000100000001101000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 6 3
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111001000000010000000000000000000000000000000000000000
000010100000100000000000000000000000000000000000000000
011000000000000000000010000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000111000000000010000000000010
000000000000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 7 3
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
111000000001010000000000000000000000000000000000000000
000000000010100000000000000000000000000000000000000000
010000100001000000000000001000000000000000000100000100
010001001111010000000000001011000000000010000000000000
000001000000000000000000000000000000000000000000000000
000010000001010001000000000000000000000000000000000000
000010001110000000000000000000000000000000000000000000
000000000001010111000000000000000000000000000000000000
000000000001010000010000001000000000000000000100000010
000010000000100000000011010101000000000010000000000000
000000000000000000000000000000000000000000000110000000
000000000000000000000000000011000000000010000000000000
000001000010000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
.ramb_tile 8 3
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000001000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 9 3
000010000000000000000010010011001111000110000000000010
000000001110000000000111111001101100000101000000000000
111000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
110100001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001011000000000010000000000000
000000000000000111100110000000000000000000000100000000
000000000000000111000000000011000000000010000010000000
000000000000001000000010000000000000000000000100000010
000000000000001011000000001001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000011000000000010000000100000
.logic_tile 10 3
000100000000001000000010000001101001101000000000000000
000000000000000011000100000001111110100100000010000000
111000000000100000000011000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
110100000000000000000000000000000000000000000000000000
110100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000001000000000010000000000000000000110000000
000000000000001111000011001011000000000010000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000111000000000000000000000100000000
000010100000000000000000000011000000000010000010000000
000000000000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 11 3
000000001010000111100000001001101010000110000000000010
000000000000000001000000000101001000000101000000000000
111010000001000011100000000000000000000000000000000000
000001100011111001100000000000000000000000000000000000
110000000001000000000000000000000000000000000000000000
010000000000001111000000000000000000000000000000000000
000000000000001001100000001000000000000000000101000000
000000000000001111000000000101000000000010000000000000
000000001000000000000000001000000000000000000100000000
000000000000000000000011100011000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000001001000000000001000000000010000000000000
000000000011000000000000001000000000000000000100000000
000001000110000000000000000001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
.logic_tile 12 3
000000000001110000000000001001111001011100100010000000
000000000001000000000011100001101111011100010000000000
111100000001011111100010100000000000000000000000000000
000100001100000101000000000000000000000000000000000000
110000000001110000000000000000000000000000000100000001
010000001000110111000000001001000000000010000100000000
000010100000100000000000000000000000000000000000000000
000001000011010000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001100001000000000011100000000000000000000000000000
000000001000000000000000000000000000000000000100000000
000000000000000000000000000101000000000010000100000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010010100000000000000010000000000000000000000000000000
100001000000000000000100000000000000000000000000000000
.logic_tile 13 3
000010000000001001000000000000000000000000000000000000
000000001010000111000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000110000000000010000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000010000001001001100001001000000000000
000000000110000101000000000101001111001010000000000000
000000000111000000000110100000000000000000000000000000
000000000001001111000100000000000000000000000000000000
000000000000000000000000000000000000000000000100000001
000000000000000000000000001011000000000010000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000010011100000000000000000000000000000
000000000000000000000000000000000000000000000101000000
000000000000000000010000000001000000000010000000000000
.logic_tile 14 3
000001000000001000000010000000000000000000000000000000
000010000000001011000100000000000000000000000000000000
111010100000000011000000001001101010111001000000000000
000000001010000000100010100001101001111010000000000100
110010100000000011000000001000000000000000000100000000
010000000000000000100000000011000000000010000010000000
000000000001000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000001110010111100000010000000000000000000100000000
000000000000000000000011110001000000000010000000000010
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001100000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000100000000
000000000000000000010000000011000000000010000001000000
.logic_tile 15 3
000000000010000111100111110000000000000000000000000000
000000001100000000100111110000000000000000000000000000
111010100000000111000010000101001101000110110000000000
000011100100000111100100001101101001001010110000000010
010000000010000011100110011001000001000001010000000000
010000000110100000100010001011001010000010010000000000
000000100000000111000000000101000001000001010000000000
000000000010000000100000001001001000000010010000000000
000000000000001000000111100000000000000000000000000000
000000000000011111000100000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000010101100000000000011111011000000000010000001000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000001000000000010000010000000
000001000001010000000000000000000000000000000000000000
000010000010100000000000000000000000000000000000000000
.logic_tile 16 3
000000000010010000000000000000000000000000000000000000
000000000000101011000000000000000000000000000000000000
111010100000000000000111100000000000000000000000000000
000100000000000000000100000000000000000000000000000000
111100000001000111100000001101100001000001010000000010
010000000000100000100000000101001101000010010000000000
000000001100011011000000011001001011000110000000000010
000000000000101101000011011101001101000101000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000011100000000000000000000000000000
000000100000001000000010000000000000000000000000000000
000001000000100011000110010000000000000000000000000000
000000001010000000000000001000000000000000000100000000
000000000000000000000000000011000000000010000000000000
000001000000000000000000001000000000000000000100000001
000010000000000000000000001001000000000010000000000000
.logic_tile 17 3
001000000000000111100000001001011111000110000000000000
000010100000001111100010001001001101000101000000000000
111000000000000011100110010101011101000011100000000010
000000000000001001100110100101101000000011000000000000
010100000000001000000110000000000000000000000000000000
010000000000000001000000000000000000000000000000000000
000000000000000000000000001001111101010100000000000000
000000001100000000000000001011011110011000000000000000
000000001000000000000011100001111001101100010000000100
000000000000000000000000000001101101101100100000000000
000000000001000111100111000000000000000000000100100000
000010000000001001000011101011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000001111000000000011000000000010000010000000
.logic_tile 18 3
000010101000011000000110110000000000000000000000000000
000000100000001111000111100000000000000000000000000000
111000000000000101100111000000000000000000000000000000
010000000001011001100100000000000000000000000000000000
010000000000000000000000000101101001110111000000000100
010000000000000000000000000011011000110011000000000000
000000000000000000000000001001011101000110110001000000
000000000000000111000000000001001001001010110000000000
000000000000001000000011100000000000000000000000000000
000000001010000101000000000000000000000000000000000000
000111100000000000000000000000000000000000000100000000
000000000000000011000000001011000000000010000000100000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
.logic_tile 19 3
000000000100000001000110010001011011000110000000000000
000000001100000000100010001001101001001010000000000000
111000000000001111000000010000000000000000000000000000
000000000000000111100010010000000000000000000000000000
010000001010000000000111101101000001000010100000000000
110000001110000000000110010001101010000001100000000000
000010100000011111000000001111000001000010100000000000
000000000101101001100000000011101000000001100000000000
000000000000000000000000000000000000000000000000000000
000000001101000000000000000000000000000000000000000000
000000000000000011000000000000000000000000000100000000
000000100000000000100000000001000000000010000000100000
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
.logic_tile 20 3
000100000110000111100000000000000000000000000100000000
000000000100000000000000001111000000000010000000000001
111100100000000000000000001000000000000000000100000000
000101000000000000000000000011000000000010000000000010
110001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000100000000
000000000000000000000000001011000000000010000000000000
000000001110000000000111000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000001000000000001000000000000000000000000000100000000
000010100000000000000000000001000000000010000000000100
000000000000000000000010000000000000000000000000000000
000110100001010000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
.logic_tile 21 3
000000001100000111100010101001000001000001010000100000
000000000000000000100000001101001110000010010000000000
111000000000000000000000000101100001000001010001000000
000000000000000000000000001001001100000010010000000000
110000000000000000000000000000000000000000000100000100
010100000000000000000000001111000000000010000000000000
000010100000001011000010100000000000000000000000000000
000001000000011111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000100000000111000000000000000000000000000000000000
000001001000000000100011110000000000000000000000000000
000000000000000000000010001000000000000000000100100000
000000000000000000000000001011000000000010000000000000
000000000000000111000000001000000000000000000100000100
000000000000000000100000000101000000000010000000000000
.logic_tile 22 3
000010000000000000000000000001111100001001000000000100
000001000000001001000000000101111000001010000000000000
111000000000000000000110000000000000000000000100000000
000000000000000000000000001011000000000010000000000000
110000000000000001100000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000100001101000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111100011110000000000000000000100100000
000000000000000000100011111011000000000010000000000000
000000000000001000000011000000000000000000000000000000
000010000000000111000100000000000000000000000000000000
000000000010000000000010001000000000000000000100000000
000000000000000000000100000011000000000010000000000100
000000001100000000000000000000000000000000000100000000
000000000000000000000000000011000000000010000000000000
.logic_tile 23 3
000000000000000111000010000000000000000000000000000000
000000001110000101100110010000000000000000000000000000
111000000000000000000000010000000000000000000000000000
000000000010000101000010000000000000000000000000000000
010000000000000000000110011101101110101000000000000000
010000000000000000000010001001111000100100000000000000
000010000000100011100000010011111010001001000000000000
000001000000000000010010110001101111001010000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000001001011000000000000010101011000000001110000000100
000010000000100000000011111101101001000011110000000000
000000000010000111000000000000000000000000000100000000
000010100000000000100010000111000000000010000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
.logic_tile 24 3
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111100100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000001000000000000000001000000000000000000100000001
000001001110000000000000000111000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000111000000000000000000000000000000
000001000000000000010000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000001001100000001000000000000000000000000000000000000
.ramb_tile 25 3
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000100000000000000000000000000000000000000
000100000000000000000000000000000000000000
000100000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000010000000000000000000000000000000000000
.logic_tile 26 3
000001000000000000000110100000000000000000000000000000
000000000000000111000100000000000000000000000000000000
111010100000001000000011000000000000000000000000000000
000000000000000011000100000000000000000000000000000000
110000000000000000000000001001100000000001010001000000
110000001110000000000000000011101000000010010000000000
000000000000000000000000001000000000000000000100000100
000000000000000000000000000111000000000010000000000000
000000000000000000000000010000000000000000000100000000
000000000000000000000011001011000000000010000000000000
000100000000001000000000000000000000000000000000000000
000100000000000001000000000000000000000000000000000000
000100000000000000000011101000000000000000000110000000
000000000000000000000000000001000000000010000000000000
000000000000000000000000000000000000000000000100100000
000000000000000001000000001001000000000010000000000000
.logic_tile 27 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000001000000000000001111011011001001000000000000
000100000001010000000000000101001110001010000000100000
011000000000000000000011100000000000000000000000000000
110000000000010000000000000000000000000000000000000000
000001000000001111000000000000000000000000000000000000
000000100000000001100000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000010100000000000000000001011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000101100000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010001010000000000000000000000000000000000
.logic_tile 28 3
000000000110000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000100000000
000001000000000000000000000001000000000010000000000000
010001000000000000000111101000000000000000000100000001
110010000000000000000100000101000000000010000000000000
000000000000010101100000000000000000000000000000000000
000100001110100000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
.logic_tile 29 3
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000001101001110010111110000000000
000000000000000000000000000101101111011011110010000000
110000000000000000000110000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000100000000
000000000000000001000000001011000000000010000000000000
001000000000000000000111111000000000000000000100000000
000000001100000000000011110011000000000010000000000000
000000000001010000000000000000000000000000000000000000
000010000000100001000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 30 3
000010000000001000000000000000000000000000000000000000
000001000000000011000000000000000000000000000000000000
111000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000101000000
010000000000000000000000000001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000001000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 31 3
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
111000000000000001000110011001101011001001000000000001
000000000000000000100010001001111000001010000000000000
010000000000000000000010000000000000000000000000000000
010000000000001001000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001011000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000101000000000010000000000000
.logic_tile 32 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 33 3
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 4
000000000000010000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
.logic_tile 1 4
000000000000000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
111000000000001000000110000000000000000010000001000000
000000000000000001000000000011000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000001100100000000000000000000000000000000000000000
000000000000000011000000001001011110001001000110000011
000000000000000000000000000001001010001010000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000001000000000000001101000001000000100101100110
000000000000001001000000000111001001000000000000000000
.logic_tile 2 4
000000000010000101000010110001000000000000001000000000
000000000000000000000011100000100000000000000000001000
000000001000000000000000000000000000000000001000000000
010000000000000000000000000000001010000000000000000000
000000000000000101100110010011100000000000001000000000
000000000000001011000111110000101010000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000101000000000000001000000000000000000000
000000001000000000000000000011100000000000001000000000
000000000000000000000000000000101011000000000000000000
000000000000000000000010000111000001000000001000000000
000000000000000000000100000000101010000000000000000000
001000000000000000000010000000000000000000001000000000
000000000000000000000100000000001001000000000000000000
000000000000000000000000000000000000000000001000000000
000100000000000000000000000000001011000000000000000000
.logic_tile 3 4
001000100000000000000000000011000000000000001000000000
000000000000000000000000000000100000000000000000001000
000000000000000000000000000000000001000000001000000000
000000000000000000000011000000001111000000000000000000
000000000000000000000010100000000001000000001000000000
000000000000000000000000000000001001000000000000000000
000000000001000000000000000000000000000000001000000000
000000000000000000000000000000001100000000000000000000
000001000000100001100110000000000000000000001000000000
000000100001010000100100000000001011000000000000000000
000001000000000101100111000111100001000000001000000000
000000100000000000000100000000101110000000000000000000
000000000000000101100000000011100000000000001000000000
000000000110000000000000000000101110000000000000000000
000000000000001000000111010000000001000000001000000000
000000000000001001010110100000001100000000000000000000
.logic_tile 4 4
000011000000000000000000000000000000000000000000000000
000000100110000000000011100000000000000000000000000000
111100000000000000000000000000000000000010000000000000
000000001000000000000000000011000000000000000001000000
010000000110000000000111100000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000111000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000001000000000000000000000000000000010000000000000
000000000000000000000000001111000000000000000001000000
000000000000000000000000000000000000000010000000100000
000000000000000000000011101001000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000001000000000111000000000010000000000001
.logic_tile 5 4
000001000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
111000000000000000000110000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
110000000000000000000000000001101101000110000000000001
000000000000000000000000000011111101000101000000000000
000000000000000000000000001000000000000000000100000010
000000000010000000000000000111000000000010000000000000
000000000000001000000011100000000000000000000000000000
000000000000000111000100000000000000000000000000000000
000000000000000001010000010000000000000000000000000000
000000000000000000100011000000000000000000000000000000
000000000000000000000000000000000000000000000101000000
000000001110000000000000000001000000000010000000000000
000100000000001000000000001000000000000000000100000000
000100000000000111000000000011000000000010000000000000
.logic_tile 6 4
000000001010001001100011101001001000001001000000000001
000000000000001111000110000001011000001010000000000000
111000000000001111100000000000000000000000000100000000
000000001000000001000000000101000000000010000000000000
010000000000001000000011000000000000000000000000000000
010000000000000111000000000000000000000000000000000000
000010000000000000000000001000000000000000000100000010
000001000000000000000000000001000000000010000000000000
000000000000000000000000001000000000000000000100000000
000000001100000000000000000111000000000010000000000000
000000000001000000000010001000000000000000000101000000
000000000000000000000100001011000000000010000000000000
000000000000000000000000000000000000000000000100100000
000000000000000000000000001101000000000010000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
.logic_tile 7 4
000001000000010000000000000000000000000000000000000000
000000100000000001000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110100000000000000000000000000000000000000000000000000
010110100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000100100000
000000000000000111000011110001000000000010000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000100000000
000000000001010000000000000011000000000010000000100000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
.ramt_tile 8 4
000000000000100000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000110100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000100000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 9 4
000000000000000000000011100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
111000000000001111100000000001101100001001000000000100
000000000000000001000000001101011100001010000000000000
110001000000000000000000010000000000000000000100000000
110010000000000000000010000111000000000010000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000001011100000011000000000000000000100000000
000000000000001011000011000011000000000010000000000000
000100000000000000000000000000000000000000000101000000
000000000000000001000000001001000000000010000000000000
000001000000000001000011100000000000000000000100000000
000010100000000000000000000011000000000010000000000010
001000000000000000000000001000000000000000000100000000
000000000000000000000000000001000000000010000000000000
.logic_tile 10 4
000000000001011000000000000011000001000010100000000010
000000000000101011000011100001101101000001100000000000
111000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000100000000
010000000000000000000000001111000000000010000000000100
000000000000000000000000000000000000000000000000000000
000010000000000000010000000000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000100000000000010000000000000000000000000000
000000000001000000000011110000000000000000000000000000
000000000000100000000010000000000000000000000000000000
000000000000010000000100000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 11 4
000000001110100111000010011001100001000001010010000000
000000000000011111100010000101101110000010010000000000
111000000000000001000110000001001000110110000000000000
000000000000000000100000000001011110110101000000000000
010001000000000011100011100001001111011100100000000000
110010000000000001000000000101111111011100010000000000
000000000000000011100000001000000000000000000100000000
000001001100000000000000000001000000000010000000000000
000000000100000000000000000000000000000000000100000000
000000000000001001000000000011000000000010000000100000
000000000000000000000111001000000000000000000100000001
000000000000000000000110011011000000000010000000000000
000000001000000000000000001000000000000000000100000000
000000000000000001000011101011000000000010000000000000
000000000001000011100010000000000000000000000100000000
000000000000100000100000000101000000000010000000000000
.logic_tile 12 4
000011000000000101100110011001000001000001010000000000
000011101000001001000010000101001011000010010001000000
111000000000001001000011011001111101011100100000000000
000000000000101011100010101001001000011100010000000000
110001001101010001100010100111000000000001010000000000
010010001110000000000100000011101000000010010000000000
000000000000000001100010001001011111010100000000000000
000000000000001001000110000101111100011000000000000000
000000000000000000000000011011100001000010100000000100
000010000100000001000011111011101100000001100000000000
000000000000011001000110111001101011110110000000000000
000000000000100011100010011101101000110101000000000000
000010100001000000000000010000000000000000000000000000
000000000001010000000011010000000000000000000000000000
010000000000000111100010100101011110110010100100000100
100000000000000000100000001001101111110000000100000000
.logic_tile 13 4
000100000001000000000000001001101111000110000000000010
000000000000100000000000001011111111000101000000000000
111100000000000111000011101000000000000000000100000000
000000000001010000000000001101000000000010000000000001
010100000000000000010111101000000000000000000100000000
110000000000000000000100000101000000000010000000100000
000000000000000111110000010000000000000000000100000000
000000000000000000000011101011000000000010000000000000
000001000000000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110100000000000011000000000000000000100000100
000000000011000000000010100001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000100001010000010011110000000000000000000000000000
000000000000000000000111001000000000000000000100000000
000000000000000001000000000111000000000010000000000000
.logic_tile 14 4
000000001110000001100110110101001010000110000000000000
000000000000000001000011011001101101000101000001000000
111000000000001001100011001001111110001001000000000000
000000000000001111000100000001011010001010000000000000
010000000000001001000011110001000001000010100000000000
110000000001001111100010000101101111000001100000000000
000000000000000000000110000001001100010111000000000000
000000000000000000000000001011011000000011000000000100
000000001010000000000110001001101011101000000000000000
000000000001000000000111111101101111100100000000000100
000000000000000001000000001000000000000000000100000000
000000000000000000100010010011000000000010000000000000
000000001110000000000000011000000000000000000100000000
000000000000000000000011011011000000000010000000000000
000000000000000000000111100000000000000000000100000000
000000000000000000000000001111000000000010000000000000
.logic_tile 15 4
000000000000000000000000010000000000000000000000000000
000000001110000111000011110000000000000000000000000000
111001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
110000000000000000010000000101011111000110000000000010
010000000000000000000011000001111101000101000000000000
000000000110000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
001000001110000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000101000000000000000000000000000000000000100100000
000001000001010000000000001001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
.logic_tile 16 4
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
111010000001000000000000001000000000000000000100000000
000001000001110000000000000111000000000010000000000000
010000000000000111000000000000000000000000000100000100
000000000000000000000000000101000000000010000000000000
000000000001000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000001010000010000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000010000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000001000000000000000000000000000000000000
.logic_tile 17 4
000011100000010000000011000000000000000000000000000000
000001100000001001000100000000000000000000000000000000
111000000000100000000000000111001100001001000000000100
000000000000000000000000001001101111001010000000000000
110000000101010000000000000000000000000000000000000000
010000000000100000000011000000000000000000000000000000
000000000000000000000111000101100000000001010001000000
000000000010010000000000001101101101000010010000000000
000001000010001000000111000000000000000000000100000000
000000100000000011000111100001000000000010000000100000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000110110000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
.logic_tile 18 4
000001000001010000000111101101111001010111110000000000
000000000000000000000110001001101101011011110000100000
111000000000010111100000010000000000000000000000000000
000000001000100000010011110000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000100001000000000000010000000000000000000100000000
000000000000100000000010001001000000000010000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000010
000000001000100000010011111011000000000010000000000000
000010000000000001000000000000000000000000000100000000
000001000000000000100000000111000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000010000000000000000000000000000000000
.logic_tile 19 4
000000001100000000000000000000000000000000000000000000
000000001110000001000010000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
010000001110000000000000000000000000000000000000000000
000000001110000000000000001000000000000000000101000000
000000001000000011000000000101000000000010000000000000
000000000000000000000000010000000000000000000100000000
000000000000000000000011010001000000000010000000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000001000000000000001001000000000010000000000100
000001000001010000000000000000000000000000000000000000
000110100000100000000000000000000000000000000000000000
.logic_tile 20 4
000000000000010000000000011000000000000000000110000000
000000000000100000000011111101000000000010000000000000
111000000000001000000000000000000000000000000000000000
000000100000000011000000000000000000000000000000000000
010000001010000000000000001000000000000000000100000100
010000001010000000000000000001000000000010000000000000
000100000000000000000011000000000000000000000100000000
000100000000000000000000001011000000000010000000100000
000000000000000000000111100000000000000000000000000000
000000100000000000000100000000000000000000000000000000
000001000000010000000000000000000000000000000000000000
000010100000100000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
.logic_tile 21 4
000010100110000111100011001101100000000001010000000010
000011100000010001100011100101101100000010010000000000
111000000000000000000000000000000000000000000101000000
000000000000000000000000001001000000000010000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000100000000010001100000010000000000000000000000000000
000100001100100000000010000000000000000000000000000000
000000100010001000000000000000000000000000000000000000
000001001101010011000000000000000000000000000000000000
000000000001010000000000000000000000000000000100000000
000000000000000000000000000001000000000010000000000000
000011100000000000000000000000000000000000000100000000
000011000000000000000000000001000000000010000000000000
000000000110000000000000000000000000000000000000000000
000000001011000000000000000000000000000000000000000000
.logic_tile 22 4
000000000000001001000110011001011111001001000000000000
000000000010000111000011111001101010001010000001000000
111000100000100000000000010000000000000000000100000010
000000000100000000000010000001000000000010000000000000
010000000000000000000000000000000000000000000100000000
010000000000000000000000000011000000000010000000000100
000000000000000111100000000000000000000000000100000000
000000000100000000100000000011000000000010000000000000
000010100100000001000000000000000000000000000110000000
000001000000000111100000000001000000000010000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000010010000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
.logic_tile 23 4
000000000000000000000110010001001101001001000000000001
000000001100000000000010001001111100001010000000000000
111000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000110000000000000000000000000000000000100000000
010000000000000000000000001111000000000010000000000000
000010100000000000000000001000000000000000000100000000
000001000000000000000000000011000000000010000000000000
000001001010000000000111110000000000000000000000000000
000010100000001111000111000000000000000000000000000000
000000000100000001000000000000000000000000000000000000
000000000000001111100000000000000000000000000000000000
000000000000000000000010000000000000000000000101000000
000000000000010000000000000011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 24 4
000010000111010001000011110101000000000001010010000000
000000000000000111100111111001001010000010010000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010001000000000011100111100000000000000000000000000000
110010100000000001100100000000000000000000000000000000
000000000000000000000111011001011010000110000000000010
000000000000000011000010000101011000000101000000000000
001000000000000000000000000101101001011100100000000000
000010000110000000000010001011111011011100010001000000
000000000000001000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000101000000000000000000001000000000000000000100000000
000110000000000000000000000011000000000010000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramt_tile 25 4
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000110000001010000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000010001010000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
.logic_tile 26 4
000000001100000011100000010000000000000000000000000000
000000001110000000000010000000000000000000000000000000
111000000000000101100000000001001100111001000000000000
000000000000000000100000000111101100111010000000000100
010000000001000000000010001001100000000001010000000000
110000000000000000000100000111001111000010010000000000
000000000000000000000000000000000000000000000110000000
000000000000000000000000000001000000000010000000000000
000000001110001111100000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000010000001010000000000000000000000000000000000000000
000000000000001000000011100000000000000000000000000000
000000000000001111000100000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 27 4
000000000000100001100000010001001111101100010000000000
000010100000010000000010001001001100101100100000000000
111010000000000000000111101001100001000001010000000000
000000000000000111000100001101001111000010010000000000
110001000000000000000110000001100001000001010000000000
010010100000000000000000001101101101000010010000000000
000010100000000000000000011000000000000000000100000000
000000000000000000000010000011000000000010000000000000
000000000000001000000011110000000000000000000000000000
000001000000000011000111100000000000000000000000000000
000010000000001001000000010000000000000000000000000000
000000000000001111100011100000000000000000000000000000
000010000000001000000000000000000000000000000100000000
000011000000000111000000000011000000000010000000000000
000000000000000000000000010000000000000000000100000000
000000000000000000000011101011000000000010000010000000
.logic_tile 28 4
000001000001110000000111010000000000000000000000000000
000010000001000000000011000000000000000000000000000000
111100000000000000000110100000000000000000000000000000
000000000000000111000100000000000000000000000000000000
010010100000001001000000000000000000000000000000000000
010001000000001101100000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000010000000000000000000001101001000001001000000100000
000001001110000000000000000101011010001010000000000000
000000100000000000000000001000000000000000000100000000
000000000000000000000000001001000000000010000000000000
000010000000000000000000001000000000000000000100100000
000001000000000000000000000001000000000010000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
.logic_tile 29 4
001000000000000001000110001101111000001001000000000000
000000000000000000000000001101001110001010000000000000
111000000000000111100000010001100001000000110000000000
000000000000000000000011111111101100000000010000000100
110000000000000000000000001001011101010111110000000000
110000000001000000000000001011111010011011110000000000
000000000000001111100110000000000000000000000100000000
000000000110000001000000000011000000000010000000000000
000000000000001111100000000000000000000000000100000000
000010100000001011000011110011000000000010000000000000
000000001101000101100111010000000000000000000000000000
000000000000000000100010000000000000000000000000000000
000000000000000011100010010000000000000000000100000000
000000000000000000000110001011000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000000000000
.logic_tile 30 4
000000000000001000000000000000000000000000000000000000
000000001100001111000000000000000000000000000000000000
111000100000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000011110000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000101000000
000000000000000000000000000001000000000010000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 31 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 32 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000011100000000000000000000000000000
000000000000100000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000010000000000000
000000000000000000000000001001000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
.io_tile 33 4
000000000000000000
000100000000000000
000000000000011000
000000000000000000
000000011000000000
000000001000000000
000000000001000000
000000000000000000
000000000000000000
000000000000000000
000000000000010010
000000000000010000
000000000000010000
000000000000000001
000000000000000010
000000000000000000
.io_tile 0 5
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 5
000000000000000111000000011000000000000010000000000000
000000000000000000000011110011000000000000000000000010
111000000000000000000111100000000000000010000000000000
000000000000000000000100000001000000000000000000000010
010000000000000000000000001000000000000010000001000000
010000000000000000000000001011000000000000000000000000
001000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001011000011100000000000000000000000000000
000000000000000101100000000000000000000000000100000000
000000000000000000100000000111000000000010000000000100
000000000000000000000000001000000000000000000100000000
000000000000000000000000001001000000000010000000000001
.logic_tile 2 5
000000000001011000000011010000000000000000001000000000
000000000000001111000110100000001001000000000000010000
000000000000000000000000000000000000000000001000000000
000000000000000000000010010000001010000000000000000000
000000000000001011100111010000000000000000001000000000
000000000000000111000011110000001011000000000000000000
000000000000000000000000010001100000000000001000000000
000000000000000000000010110000101011000000000000000000
000000001111000000000000000000000000000000001000000000
000000000000100000000000000000001010000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001011000000000000000000
000001000000000000000000000000000000000000001000000000
000010100000000000000000000000001000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001001000000000000000000
.logic_tile 3 5
000000000000000000000000010111000000000000001000000000
000000000000001011000011110000101000000000000000010000
000000000000001000000000000011000000000000001000000000
000000000000001111000000000000101110000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000000000000000000011000001000000001000000000
000000000000001011000000000000101100000000000000000000
000000000000000101100000010111000000000000001000000000
000010000000000000000011000000101001000000000000000000
000000000000001101100000000000000000000000001000000000
000000000000000101000000000000001100000000000000000000
000000000000001000000000010111000001000000001000000000
000000000000000101000011000000101100000000000000000000
000100000000000000000000000000000001000000001000000000
000100000000000000000000000000001010000000000000000000
.logic_tile 4 5
000000000000100111000000001000000000000010000000000000
000000001000000001000000000011000000000000000001000000
111000000000000000000111001000000000000010000001000000
000000000000000000000100001001000000000000000000000000
010000000000000000000111100000000000000000000000000000
110000000010000000000100000000000000000000000000000000
000010100000000000000011100101100001000001010000000100
000000000000000000000100001111101110000010010000000000
000010000000000000000000000000000000000010000000000000
000000000000000000000000000001000000000000000001000000
000000000110000000000000010000000000000010000000000000
000000000000001001000011010001000000000000000001000000
000000000000000000000000001000000000000000000101000000
000000000000000000000011001011000000000010000000000000
000010101101000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
.logic_tile 5 5
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011100000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000001000000000000000011000000000010000000000001
.logic_tile 6 5
000000000100000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000001010000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000100000000
000000000000000000000011000001000000000010000001000000
000110100000010000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
.logic_tile 7 5
000000000000000000000000010000000000000000000100000010
000000000000000000000011010011000000000010000000000000
111000000000000000000000000000000000000000000110000000
000000001100000000000000001111000000000010000000000000
010100000000000001000000000000000000000000000100000000
010100000000000000100000000111000000000010000000100000
000000000000000000000000000000000000000000000000000000
000000001010100000000000000000000000000000000000000000
000000000000001000000000000000000000000000000100000000
000000000000001011000000000101000000000010000010000000
001000000000000000000000001000000000000000000100000000
000000000000000000000000000111000000000010000001000000
000000000000000001000000010000000000000000000000000000
000000001010000000100011000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000001001000000000000000000000000000000000000
.ramb_tile 8 5
000000000000010000000000000000000000000000
000000000000100000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000010000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001010000000000000000000000000000
.logic_tile 9 5
000000100000000111000111001000000000000010000001000000
000001000000000000000011101001000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000011010000000000000000000000000000
010000000000000000000000001001011011010111110001000000
010000000000000000000000000011101011011011110000000000
000000000000001000000111000000000000000000000000000000
000000000000001011000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000100000000000000000000001000000000000000000100000000
000100000000000000000000000111000000000010000010000000
001010100000000001000000000000000000000000000110000000
000001000001000000100000000001000000000010000000000000
.logic_tile 10 5
000000000000000000000000000000000000000000000000000000
000000101100010000000000000000000000000000000000000000
111000100000000011100000011111111000010111110001000000
000010000000000000000011100001111101011011110000000000
110000000001000000000000000000000000000000000000000000
010000001010100000000000000000000000000000000000000000
000000100000100000000000000000000000000000000000000000
000001101111000000000000000000000000000000000000000000
000100000000010000000011011000000000000000000100000100
000000000000100000000111000111000000000010000000000000
000100000000010000000000001000000000000000000100000000
000000000000100000000000001111000000000010000010000000
000000000000000001000000000000000000000000000100000000
000000000000000000100000000111000000000010000000100000
000000000000000111000110000000000000000000000000000000
000000000010000000000111010000000000000000000000000000
.logic_tile 11 5
000000000000001011100000000000000000000000000000000000
000000000000001111100000000000000000000000000000000000
111000000011010011100000000000000000000000000000000000
000000000000100000100000000000000000000000000000000000
010000000000000011000011100001000000000000110000000000
110000000000000000000000000001001100000000010000000100
000001000000000000000110001101101010111001000000000100
000011000110000000000000000011101110111010000000000000
000000000000000111100000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000010001100000001000000000000000000100000000
000000000000000000000000000001000000000010000000000000
000001000000101000000000000000000000000000000000000000
000010000000011111000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000011000000000010000000000000
.logic_tile 12 5
000000000000000000000011110000000000000000000000000000
000001000000000000000010000000000000000000000000000000
111010000000000011100000000000000000000000000000000000
000000000000000000100010110000000000000000000000000000
000000000000000001000000010101000001000001010000000000
000000001110100000000011000101101110000001100000000000
000000001110000011100000000001011001000110000000000000
000000001101000000100000001001111101000101000000000000
000000000000000000010000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000100001000000000110101011000000000000000100100000
000000000000100000000000000001000000000001000110000000
000100000000000000000000001000000000000000000100000000
000000000010000000000000000101000000000010000100000001
011000000000000011000000001000000000000000000100000000
100000000000001001000000000111000000000010000101000000
.logic_tile 13 5
000000000000001011000111100001101110001110100000000000
000000001000000111100111000001001100001100000000000000
111000000001000001000111111011111001111100110001000000
000000000000000000100110101101111001111101110000000000
010000000000100000000000000000000000000000000000000000
010000000001010000000000000000000000000000000000000000
000001000000000000000011000000000000000000000000000000
000010000000000000000011100000000000000000000000000000
000001000000001000000000000000000000000000000000000000
000010000000001011000000000000000000000000000000000000
000100000000010000000110010101100000000000110000000010
000100000100000000000011010001101001000000010000000000
000000000000010000000000000000000000000000000000000000
000010000000001111000000000000000000000000000000000000
010010000000000000000000001001100001000011010100000100
100010000000000000000000001001101101000011111100000000
.logic_tile 14 5
000000000000001111100111111011001101000110000000000000
000000100000000001100111010011011010000101000000000000
111000001110000001000000000101111110001001000000000000
000000000100100000100010010101101000001010000010000000
110000000110001111000011010101101001010100000000000000
110100000000001101000010001011111001011000000000000000
000000000000000111100110001101011011101100010001000000
000010100001001001010011100001101100101100100000000000
000001000000000111100010000101011100010100110000000000
000000100000000000000111100001101001000000110000100000
000000100001011111000000011011100001000001010000000010
000000000000111111100011110101101100000010010000000000
000010100000000000000010000000000000000000000110000000
000000000000000000000000000101000000000010000000000000
000000000001000111000000001000000000000000000100000000
000000000000100001100000000111000000000010000000000000
.logic_tile 15 5
000000000001010000010000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
111001000000000000000000000101000000000001010000000010
000011101010000000000000000101101101000010010000000000
010000000000000000000110000000000000000000000000000000
010100000000001011000000000000000000000000000000000000
000010000000000000000000000000000000000000000100000000
000000001010000000000000000011000000000010000000000000
000000000001000011100111000000000000000000000100000000
000000000000100000000100001111000000000010000010000000
000000000000100000000000000000000000000000000100000000
000000000000010000000000000111000000000010000000100000
000000000000001001000010000000000000000000000101000000
000000000000000011100100000111000000000010000000000000
000010000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
.logic_tile 16 5
000000000000000000000000000101111001001001000000000000
000000000000000000000000000101101101001010000000000001
111000000000000011100000000000000000000000000101000000
000010100110000000100000000101000000000010000000000000
010000000000000101000000000000000000000000000000000000
100000000000000001000000000000000000000000000000000000
000100100000100000000000010000000000000000000000000000
000101001100010000000010000000000000000000000000000000
000000000000000000000000001000000000000000000100100000
000000000010000000000000000111000000000010000000000000
000001000001011000000000000000000000000000000000000000
000000100000101111000010000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000011000000000010000000000000
000001000001010001000000000000000000000000000000000000
000000000010100000000000000000000000000000000000000000
.logic_tile 17 5
001001000100000011100011101101000001000001010000000000
000010000000000000100000001001101010000010010000000000
111000101110001000000000011000000000000000000100000000
000011100000001011000010000011000000000010000000000000
110000000000000000000000011000000000000000000100000000
010000000001000000000011010001000000000010000000100000
000000001000000011100000000000000000000000000100000000
000000000000000000100000001011000000000010000001000000
000001000000001000000111100000000000000000000100000001
000010100000001011000011100011000000000010000000000000
000000000000001001000000000000000000000000000100000000
000000000001001011100000000001000000000010000000000000
000010000000000000000000001000000000000000000100000000
000001000000000000000000000011000000000010000000000000
000100000000000000000000000000000000000000000100000000
000000000000000000000000001001000000000010000000000100
.logic_tile 18 5
000010100000010001000000001101100000000010100000000010
000000000000000001000011101011001000000001100000000000
111100000000000000000000000000000000000000000000000000
000100000000000000000011100000000000000000000000000000
010000000000100000000000000000000000000000000000000000
010000000001010000000000000000000000000000000000000000
000100000000100000000000000000000000000000000100000000
000000000000001011000000000001000000000010000000000001
000011100000000000000000001000000000000000000100000000
000001100010000000000000001001000000000010000001000000
000000000111000000000000010000000000000000000100000000
000001000000000000000010101111000000000010000001000000
000000000000000000000000000000000000000000000000000000
000100000000000000000011010000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 19 5
000001000000000011000000001011001111001001000000000000
000010100000000111100000001001001100001010000001000000
111010000000001000000000001001101101001001000000000010
000000000000001111000010110101001101001010000000000000
010000000000000000000000001001000000000001010000000000
000000000100000000000000000101001100000010010010000000
000000000000001001100000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000001111100000000000000000000000000100000000
000000000001000011000000000111000000000010000000000000
000000000000000000000111101000000000000000000100000000
000000001000001111000000001111000000000010000000000000
000000000000001001000000000000000000000000000100000000
000000000000000011100000000001000000000010000000000000
000000000000100000000000000000000000000000000000000000
000000001111010000000011110000000000000000000000000000
.logic_tile 20 5
000001000000000000000000010001101110110110000000000000
000000000000000000000010111001001010110101000000000100
111000000000000111100000000000000000000000000000000000
000000000000010000100000000000000000000000000000000000
110000100000000011100000000000000000000000000000000000
100011000000000000100000000000000000000000000000000000
000000101010000000000000000000000000000000000101000000
000000001100000000000000000000000000000010000000000000
000000000010100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100001000000000000000000000000000000000000000000
000000000110100000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000100000100000000000000000000000000000000000100000000
000000000000000000000000000000000000000010000000100000
.logic_tile 21 5
000000000000000000000000000000000000000000000100000010
000000000000000000000000000011000000000010000000000000
111000000000000000000000000000000000000000000000000000
000101000000000000000000000000000000000000000000000000
010000000000010000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000100100000000000000000000000000000000000100000100
000001000000000000000000000111000000000010000000000000
000010100000100000000000000000000000000000000000000000
000001001110011111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000001000000000000000000100000000
000100000000001111000000001111000000000010000001000000
000001000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 22 5
000000000000001111000010010101001000000011000000000000
000000000001011111100110111001011000101011000000000000
111000000000100000000000000000000000000000000000000000
000000000001000000000010010000000000000000000000000000
110000000000001111000111100001001001111100110001000000
010000000000000111000100000101011011010100110000000000
001000000101011000000011001101001100101100010000000000
000000000000000001000000000101101101101100100000000100
000100000000000000010011011000000000000000000100000000
000000000000001001000111101001000000000010000000000000
000010100000000011100000000000000000000000000000000000
000001000000000000100010010000000000000000000000000000
000000000000000000000000001000000000000000000110000000
000000000000000000000000001011000000000010000000000000
000000000000000000000000001000000000000000000101000000
000000000000000000000000000011000000000010000000000000
.logic_tile 23 5
000000000000000001000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
010000000000000000000010000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000110000000000000000001000000000010000000000100
000000001101000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000100000000001000000000001000000000000000000100000100
000000000000001101000000000111000000000010000000000000
.logic_tile 24 5
000000000000000001000011100001101111010111110000000000
000000001110000000000010001101101101011011110001000000
111010100000001000000110000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
010011000000000000000110001001011111001001000001000000
010011000000000000000000000001111111001010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000011000000000010000000000000
000010100000110011100000001000000000000000000100000000
000001000001100000100000000011000000000010000000000000
000000000000001000000000000000000000000000000000000000
000000000000001011000011100000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000010000000000000000000000100000000
000100000000000000000011100001000000000010000000000000
.ramb_tile 25 5
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000010000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 26 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111001000010000001000000001111101110001001000000000000
000000100000000000100000000111001110001010000000100000
110000000100000000010000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110101011001110010111110000000000
000000000000000000000000001011101110011011110000100000
000000000000000000000000010000000000000000000000000000
000000000010000000000010100000000000000000000000000000
000000000000001111100010000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000001011101100000001000000000000000000100100000
000000000000100101000000000001000000000010000000000000
.logic_tile 27 5
000000000000000111100000000000000000000000000110000000
000000000000000000100010011111000000000010000000000000
111000000000000001000000000000000000000000000100000001
000000000000000000100000000001000000000010000000000000
010000000000000000000000000000000000000000000100100000
010000000000001001000000001011000000000010000000000000
000000000000000000000000001000000000000000000100000000
000000000100000000000000001011000000000010000000000000
000010000000000000000000011000000000000000000100000000
000000000000000000000011001011000000000010000000000000
000000000000010000000010010000000000000000000100000000
000000000000000001000011100101000000000010000000000000
000000001001110000000111001000000000000000000100000000
000000000000010000000000000011000000000010000000000000
000000000000000000000000001000000000000000000100000001
000000000000000000000000000001000000000010000000000000
.logic_tile 28 5
000000000000000111100000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
111000000000000001100000001001000000000001010000000010
000000000000000000000000000001101000000010010000000000
110000000000000000000000001000000000000000000100000000
010000001100000000000000001101000000000010000000000000
000000001111011000000111000000000000000000000000000000
000000000000101011000100000000000000000000000000000000
000001000000000000000000010000000000000000000000000000
000010000000000000000011010000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000101000000000010000000000000
000011100000100000000000000000000000000000000000000000
000001000000010000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
.logic_tile 29 5
000000000000000000000111100000000000000000000000000000
000010100100000101000100000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000001100000000000010000000000000000000000000000000
000100000000001000000000000000000000000000000000000000
000100000000001011000000000000000000000000000000000000
000000000000000000000000010101101110000111110001000000
000000000000000000000011100111011000001111110000000000
000000000000000000000000000000000000000000000100000100
000000000000000000000000001001000000000010000000000000
000000000000000101100000010000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001101000000000010000000000001
.logic_tile 30 5
000000000000010001000011100000000000000000000000000000
000000000000000000010000000000000000000000000000000000
111000000000000000000110001101000000000001010000000000
000000000000000000000000001001101100000010010000000000
110000000000000000000110000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000000000000
000000000000000111100000010000000000000000000000000000
000100001010000000000011010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001001000000000010000000000000
.logic_tile 31 5
000000000000000111000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
111000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000001001111111000110000000000000
000000000000000000000000001101001101000101000000000000
000000000000000000000000010000000000000000000100000000
000000000000000000000011110001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000001000000000000000000000000000000100000000
000000000000001111000000000111000000000010000000000000
.logic_tile 32 5
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100001010000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 33 5
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 6
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 6
000000000000000000000000010000000000000000000000000000
000000000000000000000010110000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
010000000000000000000010100000000000000000000000000000
010000000000000000000100000000000000000000000000000000
000000000000000000000110001000000000000010000001000000
000000000000000000000010111101000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000000111001011000000000000110001000000
000000001010000000000100001011001100000001110000000000
000000000000000000000000000000000000000010000001000000
000000000000000000000000001101000000000000000000000000
010000000000000000000000000101100000000011000100000010
100000000000000000000000000011100000000010001100000000
.logic_tile 2 6
000000000000001000000110100000000000000000001000000000
000000000000001111000011000000001000000000000000010000
000000000000001000000000010000000000000000001000000000
000000000100000111000010110000001010000000000000000000
000000000000001000000000010000000001000000001000000000
000000000000000111000011110000001001000000000000000000
000000000000000000000000010000000001000000001000000000
000000000000000000000010100000001011000000000000000000
000000000000000000000000000000000001000000001000000000
000010000000000000000000000000001000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001011000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001001000000000000000000
.logic_tile 3 6
000000000000100000000000000001100001000000001000000000
000000100000000000000000000000101100000000000000010000
000000001100000000000111000101100000000000001000000000
000000000000000000000100000000101110000000000000000000
000010000000000000000000000000000000000000001000000000
000000000000000011000011010000001110000000000000000000
000000000000000000000111000000000000000000001000000000
000000000000000000000100000000001010000000000000000000
000000000000000000000000010000000000000000001000000000
000000000010000000000010100000001101000000000000000000
000000000000011101100000000000000001000000001000000000
000000000000100101000000000000001100000000000000000000
000000100000001101100110100000000000000000001000000000
000000000000000101000000000000001111000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001011000000000000000000
.logic_tile 4 6
000000000000011011100111100000000000000010000000000000
000000000000000111100111010001000000000000000001000000
111000000000000000000000010000000000000010000001000000
000000000000000000000011010001000000000000000000000000
110100000010000001000000000000000000000010000000000000
010000001010001001000000000101000000000000000001000000
000010000000000000000000000000000000000010000001000000
000000000000000000000000000111000000000000000000000000
000000000000000000000000011000000000000010000000000000
000000000000000000000011001001000000000000000001000000
001000000000010000000000000000000000000010000000000000
000000000110100000000000001001000000000000000001000000
000000000001000000000000000000000000000000000100000010
000000000000101001000000001001000000000010000000000000
000000000001000000000000000000000000000000000100000001
000000000000100000000000000101000000000010000000000000
.logic_tile 5 6
000010000000000111100000000000000000000000000000000000
000000000110000000100000000000000000000000000000000000
111001100001010000000000000000000000000000000100000001
000011100100000000000000000001000000000010000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000101000000
000000000000001001000000001011000000000010000000000000
000000000010000000000010001000000000000000000100000010
000000000000000000000100000011000000000010000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
.logic_tile 6 6
000010100000000001000000001000000000000000000100000001
000001000000000000000011101001000000000010000000000000
111010000000000000000000000000000000000000000000000000
000000001100000000000011010000000000000000000000000000
010000000000000000000000000000000000000000000100000100
010000000000000000000000000011000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000011000000000010000000000001
000000000000001011100000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 7 6
000000000000000000000000000000000000000000000000000000
000000100000100000000010000000000000000000000000000000
111000100000000111100000000000000000000000000100000010
000001000100000000100000001111000000000010000000000000
010000000000100000000000000000000000000000000000000000
010000000000010000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000010100001000000000000001000000000000000000100000000
000110000000100000000000000001000000000010000000100000
000000000000000101100000000000000000000000000100100000
000000000000000000100010000111000000000010000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
.ramt_tile 8 6
000000100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 9 6
000000000110000111000000000111000000000000001000000000
000000000110000000000000000000100000000000000000001000
111000000000000000000000010000000000000000001000000000
000000000100000000000010000000001101000000000000000000
110000000000000000000000000000000001000000001000000000
010000001110000000000000000000001001000000000000000000
000000000000100000000000000000000000000000001000000000
000100000000010000000000000000001110000000000000000000
000000000000010000000010100000000000000000001000000000
000000001010000000000010010000001110000000000000000000
000000000000000000000000000000001000111100000000000001
000000000000000000000000000000000000111100000000000100
000000100100101101100111100000000000000010000000000000
000001000001010101000110101111000000000000000000000000
000000000000000000000000000000000000000000000101000000
000000000000000000000000000001000000000010000000000000
.logic_tile 10 6
000000000110000000000010000000000000000010000000000000
000000000000000111000000000001000000000000000000000000
111000000100000000000000000000000000000010000000000000
000000000000000000000000001111000000000000000000000000
011010000000000000000011101101100000000001010000000010
110000000000000000000000000101001100000010010000000000
001000001110001011000000000000000000000000000101000000
000000001110001011000000001001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000100000010001000000000000000000000000000000000000
000000000000001000000000001000000000000000000100000000
000000000000001011000011000011000000000010000001000000
000000100000000000010000000000000000000000000100000000
000000000000000000000000000111000000000010000010000000
.logic_tile 11 6
000010100000001000000000000011100000000000001000000000
000000000000001111000000000000000000000000000000001000
111000000000000000000000000000000001000000001000000000
000000000001000000000011100000001110000000000000000000
110000000000000000000000000000001001001100111000000000
010000000000000000000000000000001001110011000000000000
000000000000000000000000000000001001001100110000000000
000000000000000000000000000000001111110011000000000000
000010101000100000000000011000000000000000000101000000
000001000110010000000011000011000000000010000000000000
000000000000100001000000000000000000000000000000000000
000000000001000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000100100000
000000000000000000000000000001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000001101000010110000000000000000000000000000
.logic_tile 12 6
000000100000100000000000000000000000000000000000000000
000001001111010000000000000000000000000000000000000000
111000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000001000000000110000000000000000000000000000000
010000001010010000000000000000000000000000000000000000
000000000001010101000000000111100000001111000000000000
000000000000000000000010100000000000110000110000000000
000001101110000000000000011111000000000000000000000001
000010100000000000000010100101100000000001000000000000
000000000000100000000000001101000001000000110100000010
000000000000000011000000001101101000000001111110000010
000000000001000000000000011101100001000001110100000000
000000001010000000000010100101101100000011111100000010
010100000000000001100000000000000000000000000000000000
100100000000000000000000000000000000000000000000000000
.logic_tile 13 6
000000100000000111000111010000000000000000000000000000
000000001110000000000011010000000000000000000000000000
111000000000000011100000010101011001011100100001000000
000000001000000000000011101001011000011100010000000000
110010000000110001000000001111100000000001110000000000
110101000010000000000000000111101101000011110000000000
000000100000001000000110001101101001010111110000000001
000000000010000001000000000101111000011011110000000000
000000000010000000000000010000000000000000000100000000
000010000000000000000011000111000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000111010010000000000000000000000000000000
000000001010000000000100000000000000000000000000000000
000000000001000001100000010000000000000000000100000000
000000001110000000100010010001000000000010000000000000
.logic_tile 14 6
000000000010001111100000010001011100110001010000000000
000000001010001111100010001001001100110010110000000100
111000000001011000000111001111011001100000000000000010
000000001000000001000100001101101001110000000000000000
110000000000001111000011010101100000000010000000000000
010000000000000011100011111101001000000000000000000000
000000000000000101100000011101000000000001010010000000
000000000001010001100011011111001111000001100000000000
000000001100001000000000000101011101001111110000000000
000000000000001001000011100001001110001110100000000000
000000000000000001000000000000000000000000000100000000
000000000000000000100000001101000000000010000000000000
000000100000000000000010011000000000000000000100000000
000000000000000000000111100101000000000010000000000000
000000001111000001000000010000000000000000000000000000
000000000000100000100010110000000000000000000000000000
.logic_tile 15 6
000101001110100000000000010101101101010111110000000000
000110100000000001000010110001011110011011110000000100
111000100000000000000000000011011010110110000000000010
000001000001000000000000000011011101110101000000000000
110000000000000000000000000101000001000001010000000000
010010100000001011000000001001001111000001100001000000
000000000000001000000011100000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000010000000001101100011110000000000000000000000000000
000000001100001111100111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001100000100000000000000000000000000000000000000000
000000100000010001000000000000000000000000000000000000
000000000001010111000111100000000000000000000100000000
000000000000100000100100000111000000000010000010000000
.logic_tile 16 6
001001100010001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
111000100001010111000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
010000000000000000010000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000100000001010000000000000000000000000000000000000000
000011100000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000100
000000100000000000000000000001000000000010000000000000
000000100000000000000000001000000000000000000100000001
000001000010000000000000001111000000000010000000000000
000000001010000000000000001000000000000000000100000001
000000100000000000000000000001000000000010000000000000
000111100000000000000000011000000000000000000100000000
000111100000000000000011000001000000000010000000100000
.logic_tile 17 6
000001101011010011000110011111100001000001010000000000
000011100110000101000011010101101000000010010000000100
111000100000001111000000000000000000000000000000000000
000000000000001111100000000000000000000000000000000000
010001000000001111000111110001001010000110000000000010
110010100000000011000111110001111001000101000000000000
000000000010000101000000000101000000000001010000000000
000010000100000000000000000001001010000010010000000000
000011000100000001000000011011111001101000000000100000
000011100000000000100011111011001000100100000000000000
000010100001000001000000010000000000000000000100000100
000000000000100000000010101111000000000010000100000000
000000001001010000000000010000000000000000000100100000
000000000011110000000011011011000000000010000100000000
010100001101000000000000010000000000000000000101000000
100100000000100000000011100011000000000010000100000000
.logic_tile 18 6
000000000000000111000111100000000000000000000000000000
000010000000000111100111010000000000000000000000000000
111000000001011000000000001001011010110110000000000001
000000000000000111000000000011101001110101000000000000
110000000010001000000110000000000000000000000000000000
110000000000001111000000000000000000000000000000000000
000000001100000011000000000011111000101000000000000000
000000000000000000100000000011101110100100000000000000
000000000000100001100000000000000000000000000000000000
000100001001010000100000000000000000000000000000000000
000000000000000111000000000101001110000011010000000100
000000001010000000100011010001101010000011110000000000
000000000100010001000011100000000000000000000100000000
000000000000000001100000000001000000000010000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
.logic_tile 19 6
000000000000111111000000001111001101101000000001000000
000000000000110011110000000101011011100100000000000000
111000000001001000000000011001011011101100010000000000
000000000000000011000011110111011111101100100000000000
110001000110001001100000001101001101010111110000000000
110010000000001011000000001001011101011011110000000000
000000001100010001100010000001101011111001000000000000
000001000000000000000000000001001111111010000000000100
001000000000000101100111101000000000000000000100000000
000010100000001111100000001111000000000010000000000000
000000000000010001000000000000000000000000000100000000
000100000000100000100011110011000000000010000000000000
000000000000001000000010000000000000000000000100000000
000000001010000111000000000011000000000010000000000000
000000000100011000000011101000000000000000000100000010
000000000000000111000111110011000000000010000000000000
.logic_tile 20 6
000011000000101001000000010001000001000001010000000010
000001100001001111000011100101001011000010010000000000
111000000001011011100000001001011010011100100000000000
000000000000101011100000000101011010011100010000000000
010000000000000111000111111101001100000011000000000000
110000000000000001100110100011111001000011010000000000
000101000001001000000111001000000000000000000110000000
000000000001010101000000000111000000000010000000000000
000000000000000000000110101000000000000000000100000001
000010101010000000000000000001000000000010000000000000
000010100100100001000000001000000000000000000100000000
000000000000011011100000000011000000000010000000100000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000111000000000010000001000000
000000000000000111100000001000000000000000000100100000
000000000001011111000000000001000000000010000000000000
.logic_tile 21 6
000010100000001101100011111001000000000000100000000000
000001000000000011110011111001001000000000000001000000
111010000000000011100010010000000000000000000000000000
000001001100001001000110000000000000000000000000000000
110000000000000000000111101011111100001001000000000000
010010100000000000000000000001101000001010000001000000
000000000000101111000000001011000000000000110000000000
000001001110000001100000000101001101000000010000000000
000010100000001000000011010111011000010111110000000000
000011100101010011000111011001001000011011110000000000
000000000000100111100110100000000000000000000000000000
000001000001000000000000000000000000000000000000000000
000000000000100000000000001001011100001001000000000000
000000100001011011000000000101101011001010000000000000
000000000000010000000000001000000000000000000100000010
000000000000000000000000001001000000000010000000000000
.logic_tile 22 6
000000000000000111100110000101011001011000000000000000
000000000000000101000000000001111100101000000001000000
111010000000011000000111101011100000000000000001000010
000001000000001111000000000011000000000001000001000000
010000001000001111000111111001001000110110000000000000
110000000000001011000111101111011100110101000000100000
000000000000000001010000000001111110011100100000000000
000000000000000000000000001011001010011100010000000000
000010100000000011100110101000000000000000000100000000
000010100000001011000100000101000000000010000000000001
000000001100000001000000000000000000000000000100100000
000000000000101001000000000111000000000010000000000000
000000000000001000000000000000000000000000000100000000
000000001110000011000000000101000000000010000010000000
000000000000000001000110100000000000000000000100000000
000001000001000000000000000011000000000010000000000000
.logic_tile 23 6
000000001100010001000000001000000000000000000100000000
000011100000100000000000000011000000000010000000000010
111000000010000000000000000000000000000000000000000000
000011000000000000000000000000000000000000000000000000
110001000000100000000000000000000000000000000000000000
110010100001000000000000000000000000000000000000000000
000100000000100000000000000000000000000000000100000000
000000000010010000000000001011000000000010000001000000
000001000000000000000111101000000000000000000100000000
000010000000000000000100001111000000000010000000100000
000000000000000000000000000000000000000000000000000000
000000000000000001000010000000000000000000000000000000
000000000000100000000010001000000000000000000100000000
000000000001000000000000001011000000000010000001000000
000010100000000000000111100000000000000000000100000000
000000000000000000000000000001000000000010000000000000
.logic_tile 24 6
000000000000010000000000011000000000000000000100000001
000000000000000000000011001001000000000010000000000000
111110000100001000000000010000000000000000000000000000
000101000000000111000011010000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000100000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000010000001010000000000000000000000000000000000000000
000100001010000000000000000000000000000000000000000000
000001000010000000000000000000000000000000000000000000
000100000000000000000000001000000000000000000100000010
000000000000000000000000000001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramt_tile 25 6
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100010010000000000000000000000000000
000000000001010000000000000000000000000000
000000000000100000000000000000000000000000
000000000000100000000000000000000000000000
000000000000010000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 26 6
000000000000000000000000010000000000000000000000000000
000010100000000000000011110000000000000000000000000000
111000000000000000000000000111001001101000000001000000
000010000000000000000000001111011100100100000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000110000000
000001000000000111000000000011000000000010000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011000111110000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000100000100000000000000000000000000000000000000000000
000010000001000000000000000000000000000000000000000000
.logic_tile 27 6
000000001100000011100000000000000000000000000000000000
000001001011010001000000000000000000000000000000000000
111000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000100000000
110000001010000000000000000001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000001000010100000000000000000000000000000000000000000
000010100000100000000000000000000000000000000000000000
000001000000011001000000000000000000000000000000000000
000000100000000000000000000000000000000000000110000000
000001000000000000000000000001000000000010000000000000
000000000000000000000010000000000000000000000110000000
000000000000000000000000000011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 28 6
000010100001011000000000001011111011011100100000000010
000001001110100011000000001001001100011100010000000000
111000100000000000000000010000000000000000000100000000
000000000000000000000010000011000000000010000000000000
110000000000000000000000000000000000000000000000000000
110000001010000111000000000000000000000000000000000000
000000000000001000000000000000000000000000000100000010
000000000000000011000000001011000000000010000000000000
000000000000000011100111000000000000000000000000000000
000000000000000000100100000000000000000000000000000000
000100000000000101100000000000000000000000000100000000
000000000000100111000000000101000000000010000000000010
000000001110000000000010000000000000000000000100000000
000000000000000000000100000001000000000010000000000000
001000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
.logic_tile 29 6
000000000000000011100111000101111001101100010000000000
000000001110000000100110010101111011101100100000000001
111000000000001111000111100001101000111001000000000010
000000000100000001000100001001011000111010000000000000
010000001100000101100011100001101010001100000000000000
110000001010000111000000000011001110101100000000000001
000000000000000000000010010000000000000000000000000000
000000000010000000000110000000000000000000000000000000
000000000000001000000000001000000000000000000100000000
000100001100000101000000001011000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000111000010001111000000000010000000000000
000010000000000101100000001000000000000000000100000000
000000000000000000100010010011000000000010000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 30 6
000000000000000001100000001101111100001001000000000000
000000000000000111000011101001111010001010000000000000
111000000000001011000110001101101011010100000000000000
000000000000001001000011001001001101011000000000000000
010000000000000111100010001001000001000000100001000000
010000000000000000100100000001001111000000000000000000
000000000000000001100000011000000000000000000101000000
000000000000000000000010000011000000000010000000000000
000010100000000111000000000000000000000000000100000100
000001000000000000000000001101000000000010000000000000
000000000000000111100111000000000000000000000100000000
000000000000000000100000000011000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000000000000
000000000000100000000111101000000000000000000100000000
000000000001000000000100000001000000000010000000000000
.logic_tile 31 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111001000000000000000000000000000000000000000000000000
000010101000000000000000000000000000000000000000000000
010000000000000000000011100000000000000000000000000000
110000001010000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000101000000
000000000000000011000000000011000000000010000000000000
000000000000000000000000000000000000000000000100000100
000000000010000000000000000011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 32 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 33 6
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000010010
000000000000110000
001010000000000000
000001010000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 7
000000000000010000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 7
000000000010000111000110000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
111000000000000000000110010000000000000010000001000000
000000000000000000000010110101000000000000000000000000
000000000000000111000111000000000000000010000001000000
000000000000000111000100001101000000000000000000000000
000000000000000000000000011101000000000000100110000100
000000000000000000000010111101001001000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000001010000000000010000000000000000000000000000000
000000000000000000010000001001000001000000100101100010
000000000000000000000000001001001101000000000000000010
000000000000000000000000001001011000001001000100000001
000000000000000000000000001001011000001010000010000000
.logic_tile 2 7
000001000000000000000010110000000000000000001000000000
000000000000000000000110100000001110000000000000010000
000000100110000000000000000000000001000000001000000000
000000000000000000000000000000001110000000000000000000
000000000000000101100000000000000000000000001000000000
000000000000000011000011000000001010000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001011000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001010000000000000000000
000000100100000101000000000000000001000000001000000000
000000000000000000000000000000001110000000000000000000
000000000000000101000000000000000000000000001000000000
000000000000000101000000000000001001000000000000000000
.logic_tile 3 7
000000000001010000000000000000000000000000001000000000
000000000000001011000000000000001010000000000000010000
000010100000000011000000000000000001000000001000000000
010000000000000000000011000000001010000000000000000000
000000000000000101000000000000000001000000001000000000
000000000000000000100000000000001001000000000000000000
000000000000010101000000000000000001000000001000000000
000100000000001101100000000000001000000000000000000000
000110000000000000000010100000000000000000001000000000
000000000000000000000100000000001000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000110000000000000000000001111000000000000000000
000000000000000000000000010000000001000000001000000000
000000000000010000000010100000001010000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001101000000000000000000
.logic_tile 4 7
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
111000100000010000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
110010000000000011000000000000000000000010000001000000
110001000000000000000000000101000000000000000000000000
000010000001000000000000011000000000000010000001000000
000001000010000000000011011101000000000000000000000000
000000000000000000000000010000000000000000000100000000
000000001110000000000011101011000000000010000000000010
000000101010000000000000001000000000000000000100000000
000000001100000000000000001101000000000010000000100000
000000000000000000000010001000000000000000000100000000
000000000000100000000100000111000000000010000010000000
000000000000000111000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
.logic_tile 5 7
000011001100010111000010010101111101010111110000000001
000000100000000000000111001101011110011011110000000000
111000000000000000000000000000000000000000000100000100
000000000000000000000000000001000000000010000000000000
011001000110000000000110000000000000000000000000000000
010010101010000000000000000000000000000000000000000000
000000000000001011100000000000000000000000000100000000
000000000000000001100000001001000000000010000000000000
000001000000010111100000001000000000000000000100000000
000000000000010000000000001111000000000010000000000000
000000000000000000000111000000000000000000000100000000
000000000000000000000100000011000000000010000010000000
000100000000000000000000001000000000000000000100000001
000000000000000000000000000101000000000010000000000000
000010100000000011100111100000000000000000000000000000
000000000100000000100100000000000000000000000000000000
.logic_tile 6 7
000010000000000001000000000101011010001001000001000000
000001000000000000000000001101111010001010000000000000
111010100000000000000000011111111000001001000000000010
000001000000000000000011010101011000001010000000000000
110000000000000001000110011000000000000000000100000000
110000001100000000100010001101000000000010000000000000
000000000001001111000011010000000000000000000100000000
000000000000000001000011011011000000000010000000000000
000000000000000000000111101000000000000000000100000000
000000000010000000000000000101000000000010000000000000
000010000001010000000010001000000000000000000100000000
000001000000000000000100001011000000000010000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 7 7
000011000000001000000110010000000000000000000000000000
000010000000001111010011000000000000000000000000000000
111000000000000001000000010001111011010111110010000000
000000000100000000100010001001111000011011110000000000
010000000111000101100011100011000000000000110001000000
110000000000100000100000000011001000000000100000000000
001010000000000000000010001000000000000000000100000000
000001000010000000000100001011000000000010000000000000
000110000000101011100000000000000000000000000100000010
000000000001010111100000001001000000000010000000000000
000000000000000111000111100000000000000000000100000001
000000000000000000000000000111000000000010000000000000
000100001111000000000000000000000000000000000100000000
000010000000111111000000000101000000000010000000000000
000001000001000000000000001000000000000000000100000000
000000000000100000000000000011000000000010000010000000
.ramb_tile 8 7
000011000000000000000000000000000000000000
000010001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000001000011010000000000000000000000000000
000000001100100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100001010000000000000000000000000000
.logic_tile 9 7
000000000000000000000000010011100000000000001000000000
000001000001010000000011000000000000000000000000001000
111000000000000000000000000011100000000000001000000000
000000001000000000000000000000001100000000000000000000
010000000000000000000000000011101000111100001000000000
010000101100000000000011010000101110111100000000000001
000000000000000101100000000011101000111100001000000000
000000000000000000100000000000101100111100000000000000
000010000000000111100010100011001000000011110000000000
000001000000000000000000000000100000111100000000000000
000000000000000101000010100000000000000000000100000000
000000000000000101000010100111000000000010000000000000
000000001000001111100000001000000000000000000100000000
000000000000000111000000000101000000000010000000000000
000100000000000000000000000000000000000000000100000000
000100000000000000000000001101000000000010000000000000
.logic_tile 10 7
000000000000011011000110011001111100000110000001000000
000000000000001101100110011101111100000101000000000000
111000000000001001100111100001101010000011110000000000
000000000001010111000110110000110000111100000000000000
110000000001011011000110101000000000000010000000000000
010000000000001101100000000111000000000000000000000000
000000000000100000000110101000000000000010000000000000
000000000000011101000000000101000000000000000000000000
000010000000000111000000010011001011011000000100000000
000100000000001001100010110101001100110000000010000000
000100000001001000000011010001011001111000000100000000
000100001000000001000010000001101000110000000000000010
000000001110000000000000000001001011111000000100000000
000000000000000000010010100101101101110000000000000000
000000000000000011000000000001000000000000000100100000
000000000000000000000000001111000000000001000000000000
.logic_tile 11 7
000001000000000000000010010001101000001001000000000010
000010000000000001000111011001011000001010000000000000
111000000000001111000000000001101100001001000000000010
000001000010000011100000000011001011001010000000000000
110000000001011000000000000000000000000000000000000000
100100001100100011000010010000000000000000000000000000
000001000000000101100000011111000000000010100000000000
000000100000000000000010101111101010000001100000000010
001011001100000001000000001101100000000001000000100000
000010101010001001000000000101100000000011000010000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110100000000000000000000110000000
000110001100000000000100000000000000000010000000000000
000010100000000000000000000000000000000000000000000000
000001000000100000000011010000000000000000000000000000
.logic_tile 12 7
000010000110000001100000001101100001000010100000000000
000011000000000000000011001011101000000001100000000000
111010100110001011100011000101111110010100000000000000
000000000000001111000100000101111111011000000000000000
110000001100001000000110010001011000111000000000000010
010010100000000001000011000011011011111100000000000000
000001000000000001100111011111001110000110000000000000
000000000000000000000011110001011110001010000000000000
000010000000000000000000011101001111010111110000100000
000001000000000111000011100101111111011011110000000000
000100000000000000000000011000000000000000000100000000
000000000000000000000011001111000000000010000000000000
000101000000000101100010000000000000000000000100000000
000100000000001001000010011001000000000010000000000010
000000000000000000000010000000000000000000000000000000
000000000000000000010111010000000000000000000000000000
.logic_tile 13 7
000000000000000000000000001001100001000000100000000001
000000000000000000000000000001101110000000000000000001
111011100000000111100111100101100001000010100000000000
000001100000001011000100000011101101000001100000000000
000000000000000000000000001001100001000000000001000010
000000000000000000000000000001101110000000010000000001
000000000000000000000111000000000000000000000000000000
000001001000001011000000000000000000000000000000000000
000000000011000111000000000000000000000000000000000000
000000000000100000100000000000000000000000000000000000
000000000000000000000011101111100001000000100000100011
000000000000000000000100000101001001000000000000000001
000000001010000000000000001001100001000010000010000001
000000001000000000000000000001101110000000000000000010
010000000000000111100000001000000000000000000100000000
100000000000000000100000000001000000000010000100100000
.logic_tile 14 7
000001000001001001000110000001001001000110100000000000
000000000000000101100010010001011001001111110000000000
111000000001100000000010010101101010000110100000000000
000000001010000000000110101101011010001111110000000000
110000000000001000000010010101111010010010100000000000
100100000000000101000110100001011001110011110000000000
001000000000001001100000011000000000000000000100000000
000000000000000001000010101001000000000010000000000000
001001000001011000000000000000000000000000000100000000
000010100100010111000000000000000000000010000000000000
001101000000000000000000000000000000000000000100000000
000000100000000000000000000000000000000010000000000000
000000001110000000000000000000000000000000000100000000
000000000000000000000000000011000000000010000000000100
000010100000000000000000000000000000000000000100000000
000000000000000000000000000000000000000010000000000010
.logic_tile 15 7
000001000000000011100111111101011100101100010000000000
000010000000000001010111110111101000101100100000000000
111000001000000000000110001001101010000110100000000000
010001000010001001000011010111111010001111110000100000
110000000000010111000010000111101110111001000000000000
010000000000001011010111011001101000111010000000100000
000000000000101101100000000000000000000000000000000000
000001001000011111100000000000000000000000000000000000
000010000101010001000000011001011011100100000000000000
000001000000000000100011100101101000101000000000000001
000010000000000011100000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000100001000000000000001101101001001000000000000
000000000001010001000000000101101000001010000010000000
000000000000100001100000010000000000000000000100000000
000001000000011001100010010001000000000010000000000000
.logic_tile 16 7
000000001001011000000000011001111110001001000000000010
000000000000101011000011111001101111001010000000000000
111010000001010000000110011101101111010111110000000000
000000000000000000000010000101011110011011110000000001
010001000000000000000011100000000000000000000100000000
010010100000000000000011010111000000000010000000000000
000010000000001001100000001000000000000000000100000000
000100001100000001000000001111000000000010000000000000
000000000110000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000000000000
000010100000100001000000000000000000000000000100000000
000001000001000000100000001101000000000010000000000000
000010000000000001000010000000000000000000000100000000
000001000001010000000100001101000000000010000000000000
000000101011000000000000001000000000000000000100000000
000000001100101001000010010011000000000010000000000000
.logic_tile 17 7
000001000000001001000000000001000000000001010000000000
000010000000000001100010010101001100000010010000000000
111000000000001111100000011001101111010111110000000000
010000000010000001100011001101011110011011110000000010
010000000000000001000000011001100000000001010000000000
010000000000000000000010001001001100000010010000000000
000010000000001000000000000001001111101100010000000000
000001000000001011000011101101011110101100100000000000
000000000000100000000010001000000000000000000100000000
000010101101001111000100001011000000000010000000000000
000000000000010000000000001000000000000000000100000000
000000000000000000000011110101000000000010000001000000
000001000100100000000011100000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000100100000
000000000000000111000000001011000000000010000000000000
.logic_tile 18 7
001010000001010011100010001101100001000001010000000000
000000000000100111100100001001101110000010010000000000
111000000001010000000010010000000000000000000000000000
000000001000000011000111010000000000000000000000000000
010001000100011000000010001101001000101100010000000100
110010001100000001000000001011011000101100100000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000010110000000000000000000000000000
000000000000000000000000001001100000000001010000000100
000000000000000000000000000001101000000010010000000000
000000100000000000000010011000000000000000000100100000
000001000000000001000110111011000000000010000000000000
000000001000000000000000001000000000000000000100000000
000000000000000000000000000011000000000010000000000000
000001000000000111100000000000000000000000000100000000
000000100000000000000000000001000000000010000000000001
.logic_tile 19 7
000010000000001000000110001011100001000001010000000000
000001000000000001000000001001101010000010010000000000
111000001111010000000010000000000000000000000000000000
000001000001000000000111100000000000000000000000000000
110000000000001000000000000001011100000110000000000000
010000000000000011000000000001101100000101000000000100
000000000000000011100000001011100000000001010000000000
000000000010000000000000001001101010000010010000000000
000000000000000000000000010000000000000000000000000000
000010100000001001000011100000000000000000000000000000
000000000000100001000011010000000000000000000100000000
000010000001000000000010000111000000000010000000000100
000000000010000111000000000000000000000000000100000000
000000000000001001000000000111000000000010000000000000
000000000000000000000000000000000000000000000000000000
000100000100000000000000000000000000000000000000000000
.logic_tile 20 7
000000000000001001010111100111000000000001010000000000
000000001110001011100110100001101110000010010000000000
111010000000100001100111101111001111101000000000000000
000010101001000000000100000001101001100100000000000000
110000000000001101000011101101001000100011110000000000
010000000000000001000000000111011001110011110000100000
000000000000001000000000001111101010110110000001000000
000000000000000001000000000101101101110101000000000000
000000101110000000000110111000000000000000000100000000
000000000000000000000111100011000000000010000000000000
001000000001100000000000000000000000000000000100000000
000000000000011111000000000001000000000010000000000000
000000000000000001000110100000000000000000000100000000
000000000001000000000011101101000000000010000000000000
000000000100000011110010011000000000000000000100000010
000000000000000000100111001111000000000010000000000000
.logic_tile 21 7
000000000000000000000111001001101000111001000000000000
000000000001010000000000001001011111111010000010000000
111000000001010111100111011001111110111001000000100000
000001000100100011010011111001011101111010000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000101000000000000000000000000000000000000000100000000
000010000000100000000000001111000000000010000000000000
000000001010000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000001000110000000000100000000000000000000000000000000
.logic_tile 22 7
000000000110101011100011101001000001000001010001000000
000000000000001101000000000101101111000010010000000000
111100000000000000000010000001011111001001000000000000
000000000110000000000100000001011001001010000000000100
110000000000000001000000000000000000000000000100000000
010000001100000000000000000101000000000010000000000100
000000000000000001100000001000000000000000000100000000
000001000000000000000000001011000000000010000000100000
000000000000000000000000000000000000000000000100000000
000000000000000000000011101111000000000010000010000000
000110000000000000000011101000000000000000000100000000
000000000000000000000010000111000000000010000000000000
000000000000000000000010001000000000000000000100100000
000000000100000000000000001011000000000010000000000000
000010000000000000000011000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
.logic_tile 23 7
000010000000001000000000010001111110101000000000000000
000100000000001011000011001001011000100100000001000000
111010100000001001100000000000000000000000000000000000
000000000010000011000000000000000000000000000000000000
110100000001000000000000000000000000000000000000000000
110100001110100000010000000000000000000000000000000000
000000000000000000000110001101111001101100010000000001
000000000000000001010011101101101111101100100000000000
000000101110000000000000001000000000000000000100100000
000001000000000000000000000011000000000010000000000000
000000000000000000010000001000000000000000000100000000
000000000000000111000000000101000000000010000000000000
000100000000001000000011100000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000010000111000000000010000000000000
.logic_tile 24 7
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
111000001000000000000000001111111001111001000000000000
000000100000001111000000000011001011111010000000000001
110000000000001000000000000000000000000000000000000000
110000000000000011000000000000000000000000000000000000
000000000100100000000000000000000000000000000000000000
000000000001000000000011100000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000000001001100000000000000000000000000000000000
000000000000000000000010001000000000000000000101000000
000000000000000000000000000011000000000010000000000000
000000000000000011000000000000000000000000000100000000
000000000000000000100000000101000000000010000000100000
.ramb_tile 25 7
000001000000010000000000000000000000000000
000010101110100000000000000000000000000000
000010100000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 26 7
000000000000011000000000010000000000000000000000000000
000000000000100011000011000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000110000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000100000000
000000000000100000000000000001000000000010000000000100
000000000000000000000000000000000000000000000100100000
000000000000000000000000001111000000000010000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 27 7
001010100000001000000010000101011000010100000000000010
000000000000010011000010010111101001011000000000000000
111000000000000001000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
010010000101010000000011111001000000000001010000000000
110000000000000000000010000111101000000010010000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000011111000000000011000000000010000000000100
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 28 7
000000000000000111100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
111010101110000000000111100111100000000001010000000000
000011000000000000000000001101101000000010010000000000
110000000000000000000000011000000000000000000100000000
010000000000000000000010000011000000000010000000000000
000000100110000000000000001000000000000000000100000000
000000000100000000000011101101000000000010000010000000
000010000000000000010000010000000000000000000100000000
000000000000000000000011010111000000000010000000100000
000000100000001000000000001000000000000000000100000000
000000001100000011000000001001000000000010000000000000
000010100000000001000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000011000000000110100000000000000000000000000000
000000000000100000000000000000000000000000000000000000
.logic_tile 29 7
000000000000000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
111000000000000000000000001000000000000010000000000000
000001000000000000000000001111000000000000000000000000
010000000000010000000000000000000000000000000000000000
010000000000000000000010110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000111101010000011110000000000
000000000000000000000000000000110000111100000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000011000000000000000000100000000
000000000000000000000010100011000000000010000000000000
.logic_tile 30 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000010001101110000011110000000000
000000000000000000000011110000110000111100000000000000
010000000000010001100111101111100000000001000100000000
110000000000100000000100000011000000000011000100000000
001000000000001000000000000101000000000000000110000001
000000000000000101000000001011000000000001000100000000
000000000110000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000100001011000000000000000000000000000000000000
000000000000000000000010101101100000000000000100000000
000000001010000000000100000011000000000001000100000000
010000000000000000000000000000000000000000000000000000
100000000000001101000000000000000000000000000000000000
.logic_tile 31 7
000000000000000000000010000000000000000000000000000000
000000000110000001000100000000000000000000000000000000
111000000000000000000110010000000000000000000000000000
000000000010000000000010000000000000000000000000000000
110000000000000000000010001001101000101100010000000000
010000000000000000000000001001111000101100100001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000011100000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001101000000000010000000000000
000000100000000000000000000000000000000000000100000000
000000000000000000000000001011000000000010000000000000
.logic_tile 32 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 33 7
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 8
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 8
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010100000000100000000010100000000000000000000000000000
010000000001010000000100000000000000000000000000000000
000100000000000000010000001000000000000000000100100000
000000001110000000000000000011000000000010000000000000
000100000000000000000000000000000000000000000100100000
000000000000000000000011011011000000000010000000000000
000000000000000111000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000100000010
000100000000000000000000001101000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
.logic_tile 2 8
000001000000101001100000011001001001000011100001000000
000000100001011011000011111001001000000011110000010000
111000000000000000000110001111100001000000000000000000
000000000000001101000010011011001010000000010000000000
010000000000000000000011100001100000000001010000000000
010000000000000000000100001011101011000010010010000000
000000000000001111100000001000000000000010000000000000
000000000000000001000010000011000000000000000000000000
000000000001010111100111110101101101010000000000000000
000000000000000000000011110001101010000000000000000000
000000000000000011100011101000000000000000000100000000
000000000000000000100000001101000000000010000001000000
000000001100100000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011000000000000000000000000000100000000
000000010000000000000000001011000000000010000000000000
.logic_tile 3 8
000000000001000000000110001001001000011100000000000001
000000000000001001000010011011101011111100000000010000
111000000000000111100000000000000000000010000000000000
000000000000000000000000001011000000000000000000000000
110000000000000000000010111111111101010000000000000000
010000000000000000000110000101011011000000000000000000
000000000000000101100111100001000000000000000000000000
000000000000000000100000000011001011000000010000000000
000000000000000111000110110000000000000010000000000000
000001000000000111000111000011000000000000000000000000
000010000001000000000010010000000000000010000000000000
000000000000100000000111000111000000000000000000000000
000000000000001000000000000000000000000000000100000000
000000000000001011000000001001000000000010000000000100
000000000000001000000000001000000000000000000100000010
000000010000001111000000000001000000000010000000000000
.logic_tile 4 8
000000100001010000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000110000000
000000000000000000000000000011000000000010000000000000
110010000001010000000000000000000000000000000000000000
110000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000010001000000000000000000100000000
000000000000001011000100000011000000000010000010000000
000101000000100000000000000000000000000000000100100000
000000110001000000000000000111000000000010000000000000
.logic_tile 5 8
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
111000000000000001000000000000000000000000000110000000
000000000000000000100000000011000000000010000000000000
110000000000000000000000000000000000000000000000000000
010100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000100000000000000111000000000010000000000100
000000000000000001000000000000000000000000000110000000
000000000000000000100011111111000000000010000000000000
000000001100010000000000001000000000000000000100100000
000000000000100000000000000001000000000010000000000000
000000010000000000000010000000000000000000000000000000
000100000000001001000100000000000000000000000000000000
000110101000000000000000000000000000000000000000000000
000000011010000000000000000000000000000000000000000000
.logic_tile 6 8
000000001100100000000000000000000000000000000000000000
000010100000010000000000000000000000000000000000000000
111000001110000000000000000000000000000000000110000000
000001000000000000000000000000000000000010000000000000
110100000000000000000000000000000000000000000101000000
100100000000000000000000000111000000000010000000000000
000001000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
001000001010000000000000000000000000000000000000000000
000010000001010000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100001000000001000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010100000000000000000000000000000000000000000000
.logic_tile 7 8
000000000000010000000000011000000000000000000100000000
000000000000010000000011111011000000000010000001000000
111000100000100000000000000000000000000000000000000000
000000001011010000000000000000000000000000000000000000
010100000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000001010000000000000000000000000000000000000000
000001100000000000000000001000000000000000000100000010
000010000000000000000011101111000000000010000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010010000000000000011010000000000000000000000000000
.ramt_tile 8 8
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000100000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 9 8
000001000000000001000000010101011111111000000000000000
000010000000001001110011000001111111110000000000000000
111000000000000001100011100001001010111000000001000000
000000000000001111000110100001101110110000000000000000
110000000000000101100000010011101010000011110000000000
010010100000001001100011000000100000111100000000000000
000000000001000101000000000001001110111000000001000000
000000000000100000000000000001111110110000000000000000
000000000000001011100011111001111001111001000000000000
000000000000000011000011110101101110111010000000000001
000000000000000111100110100001101100101100010000000000
000000000000000000100000001011101100101100100000000000
000000010000000000000110101000000000000000000100000001
000000000000000001000000000001000000000010000000000000
000000001000000011100010011000000000000000000100000010
000000010000000000000010100011000000000010000000000000
.logic_tile 10 8
000100000000001011000111010001011000111000000000000000
000000000000000101100010100111111101110000000000000000
111000000000000011000110001101000000000010000000000000
000001001000100000000000000011100000000000000000000000
110000001010001101000111010011100000001111000000000000
110000000000000001000010000000000000110000110000000000
000000100000001000000000001011011100111101110100000100
000000000000000001000000000111001000111100111100000000
001100000000010001100000010011011010111000010100000000
000100110000100111000011101011001110010100010100000000
000000000001000001100000000011011101111101110101000010
000000000000100001000000001101001000111100111100000000
000000000000000011100010000111001110111101110100000100
000000000010000111100010000101011000111100111100000000
010000000000001000000000000001000000000001110100000000
000000010100001001000000000111101010000000110100000100
.logic_tile 11 8
000001000001010000000000000101011001000000000010000000
000000000000001101000000001111011100100000000000000000
111000000000000001100010111001011101000000000000000000
000000000000101001000110111001001101100000000001000000
110100000000000000000000001011101011100110100000000000
010000000000001101000000001111101011100101010000000000
000011000000010000000010111101111001010000000000000001
000011001010100000000111011011101110000000000000000100
000000000000000000000000000111111011110001010000000000
000000000111000001000010010011111001110011110001000000
000000000000000000000010101000000000000010000100000001
000000010110000111000000000001000000000000000100000000
000000010000000000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
010100010001000000000110000000000000000000000000000000
100000010000000111000111000000000000000000000000000000
.logic_tile 12 8
001000000100000000000000010000000000000000000000000000
000000000110000000000011000000000000000000000000000000
111000000000000001000011001011000000000001000000000000
000000000000000011100100000101100000000011000000000100
010000000001000000000000001111111001001001000000000010
010100000000000000000000000001101011001010000000000000
000000000000000000000010000000000000000000000000000000
000000000000001011000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000010011100000000000000000000000000000
000000000001000011100000001000000000000000000100000000
000000010000000000100000000011000000000010000001000000
000001100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000011000000000000000000100000010
000000010010000000000010101001000000000010000000000000
.logic_tile 13 8
000001000001010001000110110001011011010111110000000000
000010100000101001000110001001011110011011110000000100
111000000000000000000000000101101110001111110000000000
000000000000000000000000001001001010000110100000000010
111000000000000000000000000000000000000000000100000000
110100100000000101000000000011000000000010000000000000
001000001101000101000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000100110000011100000010000000000000000000100000000
000001000000001111000011000001000000000010000000000001
000000000001010000000010000000000000000000000101000000
000000010100010000000000000011000000000010000000000000
000010000000000111000010000000000000000000000100000000
000101000000000000000100001011000000000010000000000000
000000000000000011100000001000000000000000000100000000
000000010000000000000000001011000000000010000000000100
.logic_tile 14 8
000000000000000001000010001101100000000001000000000000
000000000000000000000010101011100000000000000000000001
111100000000000011100000001101000000000010000100000010
000100001100000000100000000111000000000011000000000000
110000001100000101000111000111000000000010000110000000
110000000000000101000000001001000000000011001000000000
000000000000000001000010010011001010110011110100000100
000000000000000000000011100001111100111011111000000000
000001000000000001000000010001100000000010000100000000
000010101010001001100010010011000000000011001010000000
001000000000010000000000010101100000000010000110000000
000001000000001001000010010101100000000011001000000000
000100000000000000000111001001000000000010000110000000
000000000000000111000000000101100000000011000000000000
110000110000000000000000000000000000000000000000000000
010000010000001011000000000000000000000000000000000000
.logic_tile 15 8
000000000000000011100111101101101111010111110000000010
000000100000000001000100001001001110011011110000000000
111000100000010000000010010000000000000000000000000000
000001000010000000000110000000000000000000000000000000
010000000000000111100010000000000000000000000000000000
110000000000000000100000000000000000000000000000000000
000010100000001001000111100101011010001111110000000100
000011100000000001000100000001011001000110100000000000
000010100000000000010000000000000000000000000100000000
000001000000000000000000000001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000001111000000000101000000000010000000000000
000000010001000001000000001000000000000000000100000000
000000011100100000000000001001000000000010000000000010
.logic_tile 16 8
000000001000000111000000000000000000000000000000000000
000000000100000000100010010000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
110010100000000000000010100101011010010111110001000000
010001000000000000000010101101111001011011110000000000
000000100001000000000000001000000000000000000110000000
000000000100100000000010011011000000000010000000000000
000001011110000000000000000000000000000000000000000000
000000100000000000000011100000000000000000000000000000
001000010000000000000111000000000000000000000000000000
000001001000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000010010000000000000000000000000000000100000000
000001010000100000000000000001000000000010000001000000
.logic_tile 17 8
000000000000010000000111111001000001000010100000000000
000000001110000111000011111011101011000001100000000000
111010100000000011100000000001001010000110110000000000
010000000010000000100000000101011100001010110001000000
010001000000001000000010100000000000000000000100000000
010110000001011011000000000111000000000010000001000000
000000000000000000000010001000000000000000000100000000
000000000010000000000110010001000000000010000001000000
000000000000000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000010000000000000000000000000000000
000000000000100001000000000000000000000000000000000000
000000000011010000100000000000000000000000000000000000
000000000001010000000000001000000000000000000100000000
000000010000000000000000001101000000000010000000000000
.logic_tile 18 8
000010000000001111100000010000000000000000000000000000
000000000000000101000011010000000000000000000000000000
111000000000000000000000010000000000000000000000000000
000000000110001011000011100000000000000000000000000000
110000001010000000000011000000000000000000000000000000
010000000000000000000100000000000000000000000000000000
001000000001000000000000000001011001101011110000000010
000000001010101011000010100001111010100111110000000000
000011000000001000000011010101100001000001010000000000
000010100000000111000011011101101000000010010000000010
000000000000000000000000000001011001101000000010000000
000000000000000000000000001011011010100100000000000000
000000100000000000000000000000000000000000000100000000
000000000001010000000000000011000000000010000000000000
000010101011000000000000000000000000000000000000000000
000001011010100000000000000000000000000000000000000000
.logic_tile 19 8
000000000100000000000010010011011001001001000000000010
000000100000000000000011111011111100001010000000000000
111010100000010000000011001001101101001001000000000010
000000000000100000000110011101101001001010000000000000
010000000000000000000000000000000000000000000100000000
010001000000000000000000001111000000000010000000000000
000100000000000000000000010000000000000000000100000000
000100000000000000000011110011000000000010000000000000
000000011010000111000110011000000000000000000101000000
000000000000000111100010001011000000000010000000000000
000000000010000000000111100000000000000000000100000000
000000000000101111000110001001000000000010000000100000
000000000000000000000111101000000000000000000100000000
000000000000000000000100000111000000000010000000100000
000001000000000011100000001000000000000000000100000100
000000010000000000000000001011000000000010000000000000
.logic_tile 20 8
000000000110000001100000000001000000000010000000000000
000010101100000000000011110101001100000000000000100000
111000000000000011010111101001011100001001000000000000
000110100000000000000100001101101011001010000000000000
110000000000000101000000000001100000000000000001000000
100000000100000000000010011011100000000001000000000000
000110000000000111100000000000000000000000000000000000
000101000000000000100010100000000000000000000000000000
000010000000001000000000011000000000000000000100000000
000011000000001101010011010101000000000010000010000000
000000000000111000000000001000000000000000000110000000
000000000011010011000000000001000000000010000000000000
000000010000000000000000001000000000000000000100000000
000010100000000000000000000101000000000010000000100000
000001010000100000000000000000000000000000000100000010
000000011100010000000000000000000000000010000000000000
.logic_tile 21 8
001010100000010001000000000001111110001001000000000100
000001000000000001100000001111011101001010000000000000
111100000010001111100110000001000001000000110000000010
000111100000001111000000001101001101000000010000000000
010000000000000000000111111001101111010111110000000000
110000000000000000000110000011111101011011110000000000
000100000100000000000000000000000000000000000100000000
000000000000000000000000001011000000000010000000000000
000000000000000111000111110000000000000000000100000000
000000000000001111100111000011000000000010000000000000
000010110001011000000011010000000000000000000110000000
000000000000100001000011000001000000000010000000000000
001010011110000000000010011000000000000000000100000010
000000000000000000000011000001000000000010000000000000
001100000000000000010000010000000000000000000100000000
000000010000000000000011000011000000000010000000000000
.logic_tile 22 8
000001000000000000000011001101111001010111110000000010
000000100001010000000100000111111100011011110000000000
111000000000000111100111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000001000000000001000000011101100001000001010000000000
000100000000000000100010000001001100000010010010000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000100001110000001000000000000000000000000000100000000
000000000000000011100000001001000000000010000000000000
000000000000000000000111101000000000000000000100000000
000000000000000000000000001111000000000010000000000000
000001000000010001110010000000000000000000000000000000
000010010000000000000100000000000000000000000000000000
.logic_tile 23 8
000000000010000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
111000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000110000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000001000000000000000010001000000000000000000100000000
000100100000000000000110011101000000000010000000100000
000011100000000000000000000000000000000000000000000000
000001100000000000000000000000000000000000000000000000
000110000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000001100000000000000001000000000000000000110000000
000000000000000000000000001101000000000010000000000000
000000000011010000000000000000000000000000000000000000
000000011010000000000000000000000000000000000000000000
.logic_tile 24 8
000001100000000000000111100000000000000000000000000000
000011001100000000000111010000000000000000000000000000
111000000000000000000000001001000000000000100001000000
000000001100000000000000001111101101000000000000000000
010000000000100000000011100000000000000000000000000000
110000000001010000000000000000000000000000000000000000
000010000110000000000000000000000000000000000100000000
000010001110100000000000001001000000000010000000000100
000010000000000000000111000000000000000000000000000000
000001000000001111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000100000000000000000000000000000000100000000
000000000000000000000000000011000000000010000000000001
000000000000000000000000000000000000000000000000000000
000000010000000000000011000000000000000000000000000000
.ramt_tile 25 8
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000100000000000000000000000000000000000000
.logic_tile 26 8
000000000001000111100000000000000000000000000000000000
000000100000100000100011100000000000000000000000000000
111000000000001001000000010000000000000000000000000000
000000000000000111100011100000000000000000000000000000
010000000000000000000010000101111101000011010001000000
010000000000000000000000001101011000000011110000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000001001011100101000000000000000
000000000000000000000000001001001110100100000000000000
000000000000000111000111100000000000000000000000000000
000000000000000000100100000000000000000000000000000000
000000011010000001000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000010000000000000000000001000000000010000000100000
.logic_tile 27 8
000000001000000000000000001000000000000000000100000000
000000000001010001000000001001000000000010000000000100
111000000000000000000111110000000000000000000000000000
000000000000000000000111010000000000000000000000000000
110000000100000000000000001000000000000000000101000000
010000000100000000000000000111000000000010000000000000
000000100000000000000000001000000000000000000100000000
000000001000000000000000001001000000000010000000000010
000001000000000000000000011000000000000000000110000000
000010100000000000000011001011000000000010000000000000
000110100000000000000000000000000000000000000000000000
000100000000000000000010010000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000110000000000000000001000000000010000000100000
000000000000000011000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
.logic_tile 28 8
000010001010000000000000000011100000000000001000000000
000001000000000011000000000000000000000000000000001000
111010000111010000000000010000000000000000001000000000
000000000000000000000011100000001010000000000000000000
010000000000001001100111100000000000000000001000000000
110000000000000111100100000000001010000000000000000000
000000000000001000000000010000000001000000001000000000
000000000000001011000010000000001011000000000000000000
000000001010000000000000000000000000000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000000101100000000000001000111100000000000001
000000000100000000000000000000000000111100000010000000
000011000000000000000000001000000000000010000000000000
000001100000000000000000001001000000000000000000000000
000000001100000000000000001000000000000000000100000010
000000010000000000000000000101000000000010000000000000
.logic_tile 29 8
000000000000001000000000000101000000000000001000000000
000000000000001011000011000000000000000000000000001000
111000000000000000000000000001000000000000001000000000
000000000000000000000000000000101100000000000000000000
110000000110001000000110010101101000111100001000000000
000000000000001111000110010000101110111100000000000000
000000000100000000000000010101001000111100001000000000
000000000110000000000010010000101100111100000000000000
000000000000000111000000000101001000000011110000000000
000000000000000000100000000000100000111100000000000000
000000000000000111100000000000000000000010000000000000
000000000000000000000000000101000000000000000000000000
000000010000000111000000000000000000000000000100000100
000000000000000000100000000001000000000010000000000000
000000000000000000000000001000000000000000000100100000
000000010000000000000000000011000000000010000000000000
.logic_tile 30 8
000000000000000111100000000000000000000010000000000000
000000000000000000100010101111000000000000000001000000
111010000001010000000000000101101110001001000000000000
000000000000000000000000000101101000001010000000000100
110000000000000000000000000000000000000010000001000000
010000000000000111000000001001000000000000000000000000
000000000001000000000110000000000000000000000100000000
000000000000000000010000000011000000000010000000000100
000000000000000111100000000000000000000000000000000000
000000000100000000000011100000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000000000000111000110100000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000010000000000000000000011000000000010000000000000
.logic_tile 31 8
000000000000000001000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
110000001000100000000110010101100000001111000000000000
010000000000010000000010000000000000110000110000000000
000000000000001000000000000101000001000010000101000000
000010000000000001000000000001101010000000010100000000
000000000000000000000000011101000000000000000100000000
000000000000000000000011110001100000000001000101000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000010000000000000000000000000000000000000000000000
.logic_tile 32 8
000000000000001111100000010000000000000000000000000000
000000000000001111100011000000000000000000000000000000
111010000000000011100000000101101111010100000001000000
000000000110000000100000001101001000011000000000000000
010000000000000000000000010000000000000000000100000000
010000000000000000000010000001000000000010000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
.io_tile 33 8
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 9
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 9
000001000000010000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
110100000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000101000000
000000000000000000000000000011000000000010000100000000
000000000000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
001000000000000000010110100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000010000000000000000000000000000000000000000000000
.logic_tile 2 9
000010100000000000000110010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
111000000000001111100000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
110000000001000000000000001001101101000010000000000000
010000000000100000000000000001001010000000000000000000
000000000000000011100111000101100001000010000000000000
000000000000000000100000001011101101000000000000000000
000010111100001111000011110001000000000000010000000000
000000000000000101000111000011101001000000000000000000
000000000000000000000011000000000000000000000000000000
000000010000000000000100000000000000000000000000000000
000000000000000000000010010000000000000000000100100000
000000000000000000000111011111000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000010000000000000000001111000000000010000010000000
.logic_tile 3 9
000100000000000111100000011001011001000010000000000000
000000001010000000000011111011011100000000000000000000
111100000001001001100010001001000000000000000000000000
000000000000001101000100001111101111000000010000000000
110000000000001001100000000000000000000000000000000000
010000000000000001000000000000000000000000000000000000
000000000000000000000000000101000001000000010000000000
000000000000000000000000000101001000000000000000000000
000000000100000000000000010000000000000000000000000000
000000000000001111000011000000000000000000000000000000
000010000001010111000010001011011001000000000000000000
000001000000101111000011111011001100100000000000000000
000000000000000001000000000000000000000000000100000100
000000000000001111100010000111000000000010000000000000
000001000000000000000000010000000000000000000100100000
000010110000000000000011100111000000000010000000000000
.logic_tile 4 9
000000000001010000000111010000000000000000000000000000
000000000000000000000111110000000000000000000000000000
111010000000000000000000001101101011101100010001000000
000001000000000000000000001111101100101100100000000000
010000001100000111000000001000000000000000000100000000
010100000000000000000000000011000000000010000001000000
000001000001010000000010101000000000000000000100000100
000010100010000000000100000111000000000010000000000000
000010100000000011100000000000000000000000000000000000
000001000000000000110000000000000000000000000000000000
000000000000000001000000000000000000000000000100000010
000000010000000001000000001001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000010000000000000000000100000001
000100010000001001000011100011000000000010000000000000
.logic_tile 5 9
000010101000000000000000000000000000000000000000000000
000001001010000000000011000000000000000000000000000000
111000000000000000000000000000000000000000000100000000
000000000000000000000000000111000000000010000000100000
010000000000000000000000000000000000000000000100000000
010000000000000000000000000011000000000010000010000000
000000001110000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010001010111000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
.logic_tile 6 9
000000000000000001000111010001000001000000110000000100
000000001110000000000010001001001011000000010000000000
111000000000000000000111100000000000000000000000000000
000000000110000000000000000000000000000000000000000000
010100000000100000000010000001011000010111110000000000
110100000001010000010100000111111101011011110000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101100000010000000000000000000000000000
000100010000000000110011100000000000000000000000000000
000000000000000000000000000000000000000000000101000000
000000000000000000000000000011000000000010000000000000
000000000110000001000000000000000000000000000000000000
000000000000010000100000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
.logic_tile 7 9
000000000000101000000000001101011100001001000001000000
000000000001001111000011100011111101001010000000000000
111000000000000011100000000001000001000010000000000010
000000000000110000100000000101001101000000000000000000
010000000000001101100010010101101111010111110010000000
010000000000000111100011111101011010011011110000000000
000000000000010001000011000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000100000000000011101011011100001001000000000000
000010011100000000000011111101111101001010000000000001
000010100000001000000111101111000001000001010001000000
000011000000001101000100000001001101000010010000000000
000001001110000111000000000000000000000000000100000000
000000000000000000100011110101000000000010000010000000
000001000001000000000000001000000000000000000100000000
000010110000000001000000000111000000000010000000000000
.ramb_tile 8 9
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000001000000000000000000000000000000000000
000010000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 9 9
000000000000000011100000000001001010010100000000000000
000000000000000000000011111001001110011000000001000000
111000100000000000000010000000000000000000000000000000
000001000000010011000100000000000000000000000000000000
010001001010000000000010000000000000000000000000000000
110010100000000111000100000000000000000000000000000000
000000000000000000000000001001100001000000110000000100
000000000000001011000000001001001010000000010000000000
000000000000000000000000000000000000000000000000000000
000000010000010000000000000000000000000000000000000000
000000000000000000010111101000000000000000000100000000
000000000000001001000100001011000000000010000001000000
000101000000000001000000001000000000000000000110000000
000000100000000000000000000011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
.logic_tile 10 9
000000000000000111100111010001001101001001000000000000
000000000100000000100011111101111000001010000010000000
111010000000001000000000000000000000000000000100100000
000000000000001111000000000001000000000010000000000000
010000000111010000000110000000000000000000000000000000
010000000001110000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000100000000000010010111000000000010000000000000
000000000100000000000011000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000110100000000001000000000000000000000000000100100000
000000000000000111000000000111000000000010000000000000
000000000001000000000000001000000000000000000100000001
000000011000100000000000001101000000000010000000000000
.logic_tile 11 9
000100000000000000000110000001100000000000000000000001
000000001110000000000011011011100000000001000000000011
111110100000000000000010100000000000000000000000000000
000000100000100000000110010000000000000000000000000000
010100000000000000000000001001000000000010000000000000
010000000000000000000000000011101100000000000000000000
000000000001000001000010111111101110010100000000000000
000000000110100000000111011011101110011000000000000000
000010000000000001000000011011000000000001000000000000
000001001100000001000010101101000000000011000001000000
000000100000001000000111001001100000000001110000100000
000001010000001101000100001001101100000000110000000000
000000000000101111100000000000000000000000000000000000
000100000000001011010000000000000000000000000000000000
010000000000000000000110101000000000000010000100000000
110001011000000000000100001101000000000000000011100000
.logic_tile 12 9
000000000000010000000000010001100000000000001000000000
000010000000110000000010000000100000000000000000001000
111000000000100000000110000000000000000000001000000000
010001000001010000000000000000001101000000000000000000
010000000000010000000111000000001000001100110100000000
110000000000000000000100000000001001110011000000000000
000000100001010011100000000000000000000000000000000000
000001000100000000000000000000000000000000000000000000
000000000010000000000011100000000000000000000000000000
000000110000000000000100000000000000000000000000000000
000100010001010000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000001100000000000000000000000000000000000000000
010001000000000000000000000000000001011010010110000000
110000010000000000000000000000001001100101100000000100
.logic_tile 13 9
000000001010000111000000001001101010010100000010000000
000100000000000001000000001001101110011000000000000000
111000000000100000000110000000000000000000000100000000
000000000001000000000011100001000000000010000001000000
010000001010100001000010000000000000000000000101000000
110010001100000111000100000101000000000010000000000000
000000000000100000000000001000000000000000000100000001
000000000111010000000000000111000000000010000000000000
001000001010000000000000000000000000000000000100100000
000000000000000000000000000001000000000010000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000111001001000000000000000000000000000000000000
000000100001110011010000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000010111001001000000000111000000000010000000000000
.logic_tile 14 9
000000000000000011100111100001111001010010100000100000
000000000000001111100111101101101000110011110000000000
111000100001001011100111001011001010000110000000000000
000001001000000011100100001101101011000101000000000100
110000000000000111000111011001001111001111110000000001
100000000001001001000011111101011010000110100000000000
000100000001000011100110010000000000000010000000000110
000100000110000000000010001001000000000000000000000010
000100010110000000000000010000000000000000000000000000
000000111100001111000010110000000000000000000000000000
000000100000000000000011101111001000110110000001000000
000001010000000000000000000111011110110101000000000000
000000000000000111100000000011100000000001010000000000
000000000000001111000011110001101100000010010000000000
000010110000011000000000000000000000000000000100000000
000010110000001011000000000101000000000010000000000000
.logic_tile 15 9
000100000000100001100000001111011101110010100000000000
000000000000011111010011100101111110110000000000000000
111010100000000011100011001101001111000110000000000000
010000100100001111100111101001001101000101000000000000
010000000001010101100000011011001100101000000000000000
010000000000000111100010111011011110100100000000000000
000010100000000101000000000011011000000011100001000000
000000001000000000100000000001001101000011000000000000
000010100000001111100111101111011101100100000000000100
000010100000001111000000000011001000010100000000000000
000000010000001111000111110111011000000011000000000000
000000000000001011100110110101111011000001000000000100
000000000100001011100011010000000000000000000100000000
000000000000000001100010000001000000000010000010000000
001000010000000011000000001000000000000000000100000000
000000011110000000000000000001000000000010000000000000
.logic_tile 16 9
000010000110000011100111111001111010001001000000000000
000001000000000111000111011111011001001010000000000000
111010100000001011100110001001111001110110000000000000
000001001000000001000111101001101110110101000000000000
110000000000000000000011000001001010000110110001000000
110010100000000000000111001101011001001010110000000000
000100000001000000000000010000000000000000000000000000
000100000000100000000011010000000000000000000000000000
000000111010100000000111000001011010011100100000000000
000001000000000000000100000001111001011100010000000000
000110110000000000000000010000000000000000000101000000
000100000000000000000011101011000000000010000000000000
000001100000000000000011101000000000000000000100000000
000011000000000000000000001011000000000010000000000001
000000000100010000000110100000000000000000000000000000
000000010000000001000000000000000000000000000000000000
.logic_tile 17 9
000000001000100001000000001011001101111001000000000000
000000000100010111000011100011101001111010000000000000
111000000000000111100000011101101011101100010000000000
000000000000000011100011010111111011101100100000000000
010000001001000000000011100001000001000000110000000010
000000100000000000000000000111001000000000010000000000
000100000000000000000111111000000000000000000100000000
000101000000001001000011010011000000000010000001000000
000000010000000001100110100000000000000000000100000000
000010110000000000000000001001000000000010000000100000
000001000000011011100000001000000000000000000100000100
000000100000001011100000000001000000000010000000000000
000000000000100101100000000000000000000000000100000000
000100000001000000000000000001000000000010000000100000
000000000000001000000000001000000000000000000100000000
000000010000000101000000000101000000000010000000000000
.logic_tile 18 9
000000001010000111000000000101011000111001110000000000
000000000000100000010010001001011110111010110000000100
111000000000000001100111111001111010010111110000000000
000010100000000000000010000001101100011011110000000000
010010000000000000000111100000000000000000000000000000
110001001100001011000100000000000000000000000000000000
000000000000000111100111000000000000000000000100000000
000100000000000000100100000111000000000010000000000000
000000000000000111000000000000000000000000000100000000
000000000000000000100011001011000000000010000000000000
000000000000010000000000000000000000000000000100000000
000000000000000000000000000001000000000010000000000000
000001000110010111100000001000000000000000000100000000
000010001100000001100000001101000000000010000000000000
001000000000000000000000000000000000000000000000000000
000100011010000000000000000000000000000000000000000000
.logic_tile 19 9
000000000000000000000111011011100000000000110000000010
000000000000001011000010110001001000000000010000000000
111010000001010111000011101111100000000000110001000000
000010101010001011000111111101101010000000010000000000
010000000001000001000011101001001111110101110000000000
110000001100001011100000001001111011110110110000100000
000000000110001001000011101011001101101000110000000000
000000001010001111000111000101101111000000110000000000
000000110111100111000010010011000001000001010010000000
000000000001111001000011111001101110000010010000000000
000100000000001001100111001101011100001001000000000000
000100000010000111000100001011001111001010000000000000
000000000000100111000000001001111000110010100001000000
000000000000000000100011110101011110110000000000000000
000110100000000011100011000000000000000000000100000000
000101011000000000000010000011000000000010000000000000
.logic_tile 20 9
000010100000000001000000010001011101110101110001000000
000010000000001111110011011101011001110110110000000000
111000000000000111000000011011011000110110000000000000
000000001100011111000011110111101010110101000000100000
010001000000000000000110001101011000011100100000000010
010000100000001111000010000111101000011100010000000000
001100000000001111100110111101111100110110000000000000
000000000000000011000011010101101010110101000000000000
000000000000001000000000011000000000000000000100000000
000100000000000011000011100101000000000010000000000000
000000000000010000000010001000000000000000000100000000
000010000000001011000000001101000000000010000000000000
000000010001010000010000000000000000000000000100000100
000000100111010000000000000011000000000010000000000000
000000100000001001100000000000000000000000000000000000
000001010000000001000000000000000000000000000000000000
.logic_tile 21 9
000000000000011001000010110001011001010111110000000100
000010000000001111000011111001111010011011110000000000
111010000000001000000111001001000001000010100000000100
000100000000001011000100000111001111000001100000000000
110000000001100000000010000000000000000000000000000000
110000000000010000000100000000000000000000000000000000
000000000000000111100000011001100001000001010000000000
000001001000000000000010001101001111000010010000000100
000000000000000000000000000000000000000000000000000000
000100000000010000000000000000000000000000000000000000
000000100000100000000000000000000000000000000000000000
000001000000010000000000000000000000000000000000000000
000000010010000000000011100000000000000000000100000000
000000001100000000000000001101000000000010000000000000
000000000000000000000000000000000000000000000101000000
000000010000101011000010000001000000000010000000000000
.logic_tile 22 9
000001000000000111100000010101000001000000110000100000
000010000000101111100010001001101110000000010000000000
111000000000100000000000011101001101000100000000000000
000000001000010111000010001011011011000000000000000001
110000000000101001000011111001001010010111110000000000
110000000000001111100011010001001100011011110000000000
000000101010000111000000010000000000000000000000000000
000001000000000000000010000000000000000000000000000000
000000010000000101100000011011001110101000000000000000
000000000000001111000010110101001011100100000000000100
000000000001000000000110000000000000000000000000000000
000000000010101011000000000000000000000000000000000000
000000000000000111100111000111100001000000000100000000
000000000000001111000111110111001001000000010000000000
000000000000000011000000001001011100011000000100000000
000000010110001011000000001011001111010100000000000000
.logic_tile 23 9
000000000000001000000111100001001110010100000000000010
000000000000000111000011100001111111011000000000000000
111010000100000011100000001000000000000000000100000000
000001000000000000000000000001000000000010000000000000
010000000000000000000000000000000000000000000100000000
010000000000000000000000001011000000000010000000000010
000000000110010000000000001000000000000000000101000000
000010100100000111000000001111000000000010000000000000
000100000000010000010000001000000000000000000100000100
000000000000001111000011110011000000000010000000000000
000000100000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000100000000110100000000000000000000100000001
000000000000010000000111000011000000000010000000000000
000000110000010000010000011000000000000000000100000000
000000010000000000000010100101000000000010000000100000
.logic_tile 24 9
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111010001000000000000011110101001011001001000101000010
000000000000010000000010000001101101001010000001000000
000001000000000111000111100000000000000000000000000000
000010000000000000000100000000000000000000000000000000
001000001101100000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010101010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000111000000000111100000000000000000000000000000
000100000000000000010100000000000000000000000000000000
000010000000000000000000001111011001001001000101000110
000001000000000111000000001001011111001010000010000000
000000000000000000000111100000000000000000000000000000
000000010000000000000100000000000000000000000000000000
.ramb_tile 25 9
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000100000000100000000000000000000000000000
000000000011010000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 26 9
000000000000001111000111010000000000000000000000000000
000000000000001111000110000000000000000000000000000000
111100000000001000000000000000000000000000000000000000
000100000110000111000000000000000000000000000000000000
110000000000011000000000001101101100101100010000000000
010000001110101111000000001101011000101100100000000000
000000100000000000000110000011101000111001000000000010
000000000000000001000000001001011010111010000000000000
000000000000000000000011111000000000000000000100000000
000000000000000000000111001011000000000010000000000000
000000000000001000000000000000000000000000000000000000
000000000010010001000010000000000000000000000000000000
000000001010000000000000001000000000000000000110000000
000000000000000000000000000001000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000010001010000000000000001000000000010000000000000
.logic_tile 27 9
000000000000000000000000010101111111101000000000000010
000000000000001001000011100001111100100100000000000000
111001000000000000000000000000000000000000000100000000
000000000000000000000000000011000000000010000000000010
110000100000000011000000000000000000000000000000000000
010000000000000000100000000000000000000000000000000000
000000000001010000000000010000000000000000000000000000
000000001010100000000010000000000000000000000000000000
000010000000000011100000010000000000000000000100000000
000000000000000000100011110101000000000010000000000100
000000001110101001000000000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001001000000000010000000000000
000000000000000000000000011000000000000000000100000010
000000010000000000000011100011000000000010000000000000
.logic_tile 28 9
000000000100000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
111000100110000000000000001000000000000000000100000010
000001000000000000000000000101000000000010000000000000
110000000000000000000000000000000000000000000000000000
010000001000001111000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000001001000000000000000010000000000000000000000000000
000010000000000000000011100000000000000000000000000000
000000000001000000000000000000000000000000000100000000
000000000000000000000000000101000000000010000010000000
000010100000000000000000000000000000000000000000000000
000001001010000000000000000000000000000000000000000000
000010000110000000000000000000000000000000000000000000
000000011000000000000000000000000000000000000000000000
.logic_tile 29 9
000000000100001000000111110000000000000000000000000000
000000001100001111000111110000000000000000000000000000
111000000000001000000011000001011000010111110001000000
000000000000001011000000001011001001011011110000000000
010100000000000000000000000000000000000000000000000000
010000000001000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001110000000000000011000000000000000000000000000000
000001100000000000000000000000000000000000000000000000
000001000000000000000000001000000000000000000100000000
000000000000000000000000001001000000000010000000000100
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
.logic_tile 30 9
000000000100011000000000001101111110000110000001000000
000000000000001111000000001001011000000101000000000000
111000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
010010000000000000000110100000000000000000000000000000
110001001010000000000100000000000000000000000000000000
000000100000001000000000000000000000000000000000000000
000011100000000001000000000000000000000000000000000000
001000000000000000000000001000000000000000000100000000
000000000000000111000000000011000000000010000000000000
000000100000000000000000000000000000000000000000000000
000001000000000001010000000000000000000000000000000000
000010100000000000000000000000000000000000000100000000
000001000000000000000000000011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000011110000000000000000000000000000
.logic_tile 31 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000001000000000001101101010101000000000000001
000000000000000111000000001011111100100100000000000000
110000000000000000000010000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000001010000000111000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000011100000001000000000000000000100000000
000000000000000000100000000001000000000010000001000000
000010000000000000000110100000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000001110100000000000000000000000000000000000000000
000100010001000000000000000000000000000000000000000000
.logic_tile 32 9
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
111001000000010000000000000000000000000000000000000000
000000101000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000101100000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000001000000000001000000000000000000100000000
000000010000000111000000000111000000000010000000000000
.io_tile 33 9
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 10
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 10
000000001110000000000000001011100001000000000000000100
000000000000000000000000001011001111000000010000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000010000000000110000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000001011100001000000000000000000
000000000000000000000000001011101100000000010000000000
000000000000000000000011100000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000001000111010000000000000000000000000000
000000000000000000100110110000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
010100000000000000000111000000000000000000000100000010
100100000000000000000100001011000000000010000100000000
.logic_tile 2 10
000000100000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000110000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000111000001000000100001000000
000000000000000000000000001001001100000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011100010001000000000000000000100000010
000000000000000000100100001011000000000010000100000000
000001000000000001000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
.logic_tile 3 10
000000000001010001100010001101100001000010000000000000
000000000110001001000010000011101101000000000000000000
111000000000001101100011100101001011000100000000000000
000000000000000001100000000011101000000000000000000000
111010000000001001000010000000000000000000000000000000
110000000000000001000011100000000000000000000000000000
000000000000000001100010000101111000100000000000100000
000000000110000011000111110001001010000000000000000000
000000000000000011000000001101001000000010000000000000
000000000000000000000000001111111001000000000000000000
000000000001010000000000000001011011000010000000000000
000000000000101111000010000111011001000000000000000000
000000001110000000000010000000000000000000000000000000
000000000000000001000100000000000000000000000000000000
000000000000000000000011001000000000000000000101000000
000000000000000000000100000101000000000010000000000000
.logic_tile 4 10
000000001111000000000011110000000000000000000000000000
000000000110000000000011110000000000000000000000000000
111000000000001000000000000000000000000000000100000000
000000000000000111000000001111000000000010000010000000
010001000000000000000000001000000000000000000101000000
010000100100000000000000000001000000000010000000000000
000010100000000000000000000000000000000000000101000000
000000000000000000000000000011000000000010000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000001000000000000000000100000000
000000000000100000000000001111000000000010000000000000
000000001110100111100000000000000000000000000101000000
000000000000000000100011110111000000000010000000000000
000000000000000000010000000000000000000000000100000000
000000000000000000000011101001000000000010000000000000
.logic_tile 5 10
000000000000100111100111000001111001101100010001000000
000010100000001111000100000111011001101100100000000000
111010000000100101100111101101100000000001010000000010
000001001000000000000111111111001010000010010000000000
010000000001011000000000001000000000000000000100000000
000000000000000011000000000111000000000010000010000000
000010100000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001001100000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000100000000
000000000010000000000000000001000000000010000000000000
000100000000100011000000000000000000000000000100000000
000000000001000000000000000001000000000010000000000000
000010000000100001000000010000000000000000000101000000
000001000001110000000010001001000000000010000000000000
.logic_tile 6 10
000001000000001000000000000000000000000000000100000000
000010000001000011000011000001000000000010000000000001
111000000000000000000000000000000000000000000000000000
000000000100010000000000000000000000000000000000000000
010000000000000000000010000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000100000000010011100000000000000000000000000000000000
000100000000000000100000000000000000000000000000000000
000001000000000000000000000000000000000000000100000000
000010100000000000000000001001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000001000000000000000000101000000
000000000000000000000000000101000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 7 10
000000000000010000000011100001100001000001010001000000
000000000000100000000010010101001011000010010000000000
111000000100000011000010100000000000000000000000000000
000000000000000000100011000000000000000000000000000000
010010000000000011100000001001101011000110000000000000
010001000000000000100011101001111101000101000010000000
000101100000000000000011100000000000000000000100000001
000110100110000000000000001001000000000010000000000000
000000001000100000000000000000000000000000000000000000
000000000111000000000000000000000000000000000000000000
000011001110000000000000000000000000000000000000000000
000010100010000000000011110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000001011111000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000111000000000010000000000010
.ramt_tile 8 10
000001000110000000000000000000000000000000
000010000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000010000000000000000000000000000
000010000000000000000000000000000000000000
000001000001000000000000000000000000000000
000100000000000000000000000000000000000000
000100001100000000000000000000000000000000
.logic_tile 9 10
000010100000011111100000010001111010011100100000000000
000001000001110011100011000111101000011100010000000010
111110001000000000000011010000000000000000000100000000
000000000000000000000111100001000000000010000000000100
010000001001001000000000001000000000000000000100000000
010100000100100111000000001001000000000010000000100000
000000100000011000000000000000000000000000000100000100
000001000000000111000000000101000000000010000000000000
000010101010000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000011100111100000000000000000000101000000
000000000000000000000100001111000000000010000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
.logic_tile 10 10
000000001100000000000111001011000000000001010000000000
000000100001011001000011110101101100000010010000000001
111000000000000000000000000000000000000000000100000000
000000000000000000000000001001000000000010000001000000
110000100000000000000000000000000000000000000100000000
010001000000000000000011011001000000000010000000000000
000000000000000011100000000000000000000000000100000000
000000000000000000000000001101000000000010000000000000
000101000000000000000110010000000000000000000100000000
000000000000000011000011000001000000000010000000000000
001000000000000111100000001000000000000000000100000000
000000000110000000100000000011000000000010000000000000
000001001011010000000010000000000000000000000100000000
000000001010000000000000001111000000000010000000000000
000000000000000000000000001000000000000000000110000000
000000001000000000000010001111000000000010000000000000
.logic_tile 11 10
000000000000000011000010000101001100110110000000000001
000000000000000000000110100011101101110101000000000000
111000000000000000000000010001101010011100100000000000
000000000000000000000010101011101111011100010000000000
000100001000000111000010011101100000000001010001000000
000000000100000000000010100101001101000010010000000000
000000000000001101100000001001001110110001010000000000
000000000000000101000000001011111001110011110000000100
000000001000000001100111000000000000000000000100000000
000000000000000111000011111101000000000010000100100000
000000000000000000000110100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
001000000000010000000011100000000000000000000000000000
000000000000100000000011110000000000000000000000000000
010000000000000000000000000000000000000000000100000000
100000000000000000000000000001000000000010000100000000
.logic_tile 12 10
000010100000000011100110110001011001000011010010000000
000000001101010000000111110101111011000011110000000000
111000000000000000000111101101111110101000000000000000
000001001100000000000010010111011000100100000000000000
010000000000100001100000001000000000000000000101000000
010000000000010000000000000011000000000010000000000000
000000000000100001100010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001001010000011100000001000000000000000000100000000
000010000100000000000000001001000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000001001000000000011000000000010000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000010000000111100000000000000000000000000000
000000000000100001000000000000000000000000000000000000
.logic_tile 13 10
000100000011011000000111011101101000110110000000000000
000000000000101011000011110101011010110101000000000000
111000101110010011100000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
010000000001010011100000011011011001001001000000000000
010000000000000000100010001001001011001010000000000000
000010100000001001100111000000000000000000000000000000
000001001000000101000000000000000000000000000000000000
000000001110000111000000000101000001000000110000000000
000000000000000000100000000001101100000000010000000100
000000000000000000000000001000000000000000000100000000
000000000000001001000000001111000000000010000000000000
000011000110100000000000000000000000000000000000000000
000100000001010000000000000000000000000000000000000000
001100000000000000000000010000000000000000000000000000
000000000100000000000011000000000000000000000000000000
.logic_tile 14 10
000000000000001111100111111011000000000001000000000000
000000000000000101100110001011000000000000000010000001
111010000001011000000111001111000000000000000000000010
000000000000001101000100001001000000000001000010000000
010011000100100000000000001011000001000000100000000000
010111000010010000000000000011001101000000110000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000001010000011000000000000000000000000000000000000
000010101110100000000000000000000000000000000000000000
000000000001000000000000000001011000001100000000000000
000001000000000001000010001001001000101100000000000100
000000000100000011000000000000000000000000000110000000
000000000000000000000000000111000000000010000000000001
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
.logic_tile 15 10
000000000001100111000011011101101101101000000000000000
000000000000101001000011011111101000100100000010000000
111000000110100000000011000000000000000000000000000000
000000000000010111000111100000000000000000000000000000
010000100000010000000011100001000000000000000000000000
100101000000100000000011010001000000000001000001000000
000000000001010000000010110101111000101100010001000000
000000000000100000000010001101101100101100100000000000
000010001000000111100000000001011101000011100000000000
000000001010000000000000001001111101000011000000000000
000000000000000000000011101001111001001001000000000000
000000001110000000000011111001101111001010000000000000
000000000000000000000000000000000000000000000100000000
000000001110000000000000001101000000000010000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000111110000000000000000000000000000
.logic_tile 16 10
000001000000000000000000001101101100101000000000000000
000010100000000101000010000111101011100100000000000000
111000000000000000000111010001011000000001110000000000
000000000000000111000011110101011101000011110000000100
010000001000101000000111001101100000000010100000000000
010000000000010001000000001101001011000001100000000000
000010100001001000000110001000000000000000000100000000
000000000000101011000011011001000000000010000000000001
000001001001000001000111101000000000000000000100000000
000010100000000000000100000001000000000010000001000000
000000000001010000000000001000000000000000000100000000
000001001010100000000011111111000000000010000000000000
000101000001010000000000001000000000000000000100000100
000010000000100000000000001011000000000010000000000000
000000100000100001000000001000000000000000000100000000
000001000001001111100010000111000000000010000000000000
.logic_tile 17 10
000001000110000011100111111011100001000010100001000000
000010000001010111100111110001001011000001100000000000
111000100000000000010011110101001011001001000000000000
000000000100001001000111001101011001001010000000000000
010010100000000011000111010000000000000000000000000000
010101000000100101100010100000000000000000000000000000
000000000100000001100010010101111000110101110010000000
000000000010100000000010000011011101110110110000000000
000001000000001001100111110101011110010011110000000000
000010101110001111100011110001011110110011110000000001
000001000000000011000000001111101100111001000000000000
000000000000000000000000001101011000111010000000000000
000011000100000101100000000000000000000000000100000000
000011001010000000000000000011000000000010000000000000
000000000001000111010000000000000000000000000100000000
000000000000100000100011101001000000000010000010000000
.logic_tile 18 10
000000000000100000000110111101111101000110000000000000
000000000001000000000110000101001000000101000000000000
111000000000001111100110001001001100000001110000000000
000000000100001111000000001011101010000011110000000000
010000001000001000000010010001001011010100000000000000
110000100010000001000011111111111100011000000000000000
000010100000001011100111000000000000000000000000000000
000000000100001101000100000000000000000000000000000000
000110000000000000000000001001111001010100000000100000
000001000000011011000000001101101100011000000000000000
000100000000100001000010000000000000000000000000000000
000100000001010001000100000000000000000000000000000000
000010001011010000000011000000000000000000000000000000
000000001100100000000100000000000000000000000000000000
000010000000110000000000001000000000000000000100000000
000001001010010000000011111111000000000010000000000000
.logic_tile 19 10
000011000000001111000111110000000000000000000000000000
000011100000000011000110000000000000000000000000000000
111000000100000011100111100011000001000010100000000000
000000000000000000100100001001001000000001100000000000
110000000000100111000010100000000001011010010000000000
010000001000010000000000000000001011100101100000000000
000010000001010000000110000001011100000011010000000001
000000000001010000000000000011011111000011110000000000
000000100000001011000000000000000000000000000000000000
000001001100001111000010010000000000000000000000000000
000000000000000000000110000101000000000001000100100000
000000000000000000000011100001100000000000000000000010
001000000000100000000000000000000000000000000000000000
000000000001000000000011110000000000000000000000000000
000000001010100000000000001001001011101000000100000000
000000000100110000000000001011101001100100000000000010
.logic_tile 20 10
000010000000100011100011001011100001000001010001000000
000001000000010000000010111111001110000010010000000000
111000000000000111000010000011011111000110000000000000
000000000000000000100100001001001110000101000000000000
110011100000001001100000011111011111000110000000000000
110011000011011101000010001101001110001010000000000000
000000000000000000000011000101011101000011000000000010
000000000000000001000000000001001010000001000000000000
000000000110010000000000000101001011000011010000000100
000000000000100011000000001001011110000011110000000000
000000000000101001100000001000000000000000000100000000
000000000001011101000000000001000000000010000000000000
000000000000001000000011100000000000000000000000000000
000000001110000101000100000000000000000000000000000000
000000000001001111100110001000000000000000000100000000
000001000110001111000000001001000000000010000000000000
.logic_tile 21 10
000000000000011111100111000101100001000010100000000000
000000000000100011100011110001101001000001100000000000
111000000000000111100000010001000001000001010000000000
000001000000001111000011111001101100000010010000000010
110000000110000000000000001001100001000010100000000000
000000000000000000000000001011001001000001100000000100
000000000000100000000000010000000000000000000000000000
000000000001000000000010000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000001010000000000000000001000000000010000000100000
000000000010000111100000010000000000000000000100000000
000100000110000000100010110001000000000010000000100000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001111000000000010000000000000
000000000001000000000111000000000000000000000000000000
000001001000000000000000000000000000000000000000000000
.logic_tile 22 10
000000000000000000000000001101100000000001010000000000
000010100000001001000011101001001100000010010000000001
111001000000000000000000010101000000000001000000000010
000000100010100000000010001011000000000000000001000000
010001000000000101000011100000000000000000000100000000
110000100000000000000000001001000000000010000000000010
000000000000001000000000000000000000000000000101000000
000000000000000001000000000011000000000010000000000000
000010100000000011100011001000000000000000000100000000
000101000100000011100100000111000000000010000000000000
000000000100000000000111001000000000000000000100000001
000010000000100000010100001111000000000010000000000000
000000000111000000000000000000000000000000000100000000
000000001110100000000000000001000000000010000000000000
000010100000000111010000001000000000000000000100000100
000001100110000000100011001011000000000010000000000000
.logic_tile 23 10
000000000000001001000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
111010000000110000000000000001001100111100110000000010
000000000001110000000000000001011111111101110000000001
110100000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000010001100000000000000000000000000000000000000000000
000000001110000000010000000000000000000000000000000000
000010100000100000000000010000000000000000000100000010
000001000010010000000010110000000000000010000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000100000000000000000000000000000000000000000
.logic_tile 24 10
000000000001000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
111100000001010000000000000000000000000000000000000000
000100101010000000000000000000000000000000000000000000
110000001000000000000000000000000000000000000000000000
010000001110000000000000000000000000000000000000000000
000000000010010000000000000000000000000000000000000000
000001001110100000000000000000000000000000000000000000
000000000010000111100000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000100001010000000000000000000000000000000100000001
000001000010100000000000000011000000000010000000000000
000000000110000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
001000000000100000000000000000000000000000000000000000
000000000011000000000000000000000000000000000000000000
.ramt_tile 25 10
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000100000010000000000000000000000
000000000010000000000000000000000000000000
000100000000000000000000000000000000000000
000000000000000000010000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 26 10
000000000000000000000000010000000000000000000000000000
000100000000000000000011110000000000000000000000000000
111000000000001000000111100101111001001001000000000010
000000000000001111000000001101101001001010000000000000
110000000000100000000000011000000000000000000100000000
010000000000000000000010001011000000000010000000000000
000000000001000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000100000000000000000011100000000000000000000100000000
000000000000000000000110001011000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000100000000000000000001001000000000010000000000100
000001000000000000000000001000000000000000000100000000
000010101000000000000000001011000000000010000000000000
.logic_tile 27 10
000000000001011101100000001001000000000001010000000010
000000000100101111100011101101001010000010010000000000
111000000001011101100000001011000001000001010001000000
000000000001001111100000001101101100000010010000000000
010000000000000111000011100000000000000000000100000000
110000000000000000000000001001000000000010000000000000
000000100000010000000010010000000000000000000100000000
000000000000000000000110000011000000000010000000000100
000000000000000111100000011000000000000000000100000000
000000000000000000100010000001000000000010000001000000
000000000000000001000000001000000000000000000100100000
000000001010000000100000000001000000000010000000000000
000000000000000000000000000000000000000000000100000000
000100001100000000000000000001000000000010000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
.logic_tile 28 10
000001000000000000000000000000000000000000000000000000
000000100110000000000011100000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000010101100000000000000000000000000000000000000000000
010000000000000011100000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000001000001001000000000000000000000000000000000000
000000001000000000000000001111111100010100000000100000
000100000000000000000000001101011010011000000000000000
000000000000000000000111100000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001100001000000000000001000000000000000000100000000
000010000000100001000000000101000000000010000000000000
.logic_tile 29 10
000000000000000000000000000000000000000000000100000010
000000000000000000000000001011000000000010000000000000
111000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000100
000000000000000000000000000111000000000010000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000010000000000000000000000000000000000000000
000010000000001000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000101110000000000000000000000000000000000000000000
.logic_tile 30 10
000000000000000101100000010000000000000000000000000000
000000001000000000100011010000000000000000000000000000
111000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000111100001001100001100000001000000
110000000000000000000100001001011100101100000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000001000000111110000000000000000000000000000
000000000000001011000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000110000000
000000000000001111000000001011000000000010000000000000
000000000000000000000000000000000000000000000100100000
000000000000000000000000000111000000000010000000000000
.logic_tile 31 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000001000000000001000000000000000000100000010
000000000001011011000000000011000000000010000000000000
010000000000000000000011101000000000000000000100000000
110000000000000000000000000001000000000010000001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 32 10
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000100001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000001110000000000000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000001100000000000000000101000000000010000000100000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
.io_tile 33 10
000000000000000000
000000000001100000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 11
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 11
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
010100000000000000000000001011100000000000010000000000
010000000000000000000000001001001101000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000011000000000000000000100000000
000000000000000000000011001011000000000010000101100000
000000000000000101100000010000000000000000000000000000
000000000000000000100011000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010100000000000000000000000000000000000000000000000000
100000001010000000000000000000000000000000000000000000
.logic_tile 2 11
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000001110000000000111110000000000000000000000000000
010000000000000000000111010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000010000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000010000001101000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000100000000000000001101000000000010000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 3 11
000000000000011111100010011001011000010100000000000100
000000000000000011100111100101101000011000000000000000
111010000110000001000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
010100000000000000000000000000000000000000000000000000
010100000010000000000000000000000000000000000000000000
000010000000010101100000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000101000000
000000000000000000000000000001000000000010000000000000
.logic_tile 4 11
000000000100001000000111010011000000000001000000000000
000000000000000011000011010011100000000000000000000010
111000000000001001100000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
110000001100000111100000000000000000000000000000000000
110000000000000000100000000000000000000000000000000000
000110000000000000000110111001011110000011100001000000
000100000000001001010110000001001111000011000000000000
000000000000001000000011100101101110001001000010000000
000000000000010011000000001001101110001010000000000000
000000000000000000000000001101101010000110000000000000
000000000000000000000000000101101110000101000000000000
000110000000000001000010001000000000000000000100000000
000000000000001001110110010001000000000010000000000000
000000000000000111000000000000000000000000000100000000
000000000000000000000000001001000000000010000001000000
.logic_tile 5 11
000010001111010000000000001011001111010100000000000100
000000000000000000000000000001011100011000000000000000
111000000000011000000000000101111101010100000000000100
000000000000000111000000001101011110011000000000000000
010100000110000111100010000000000000000000000110000000
110100000000000000100011000011000000000010000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100001000011000000000000000000000000000100000000
000011000000001111000000000101000000000010000000000010
000001000000000000000000000000000000000000000000000000
000010100000001111000011100000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000001000000000011100000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000100001111000000000000000000000000000000000000
.logic_tile 6 11
000001000000000011100000001001001100000110000000000000
000010100000001001100000000001001000000101000000000001
111000000000000000000000000000000000000000000000000000
000000000001100101000000000000000000000000000000000000
111000101000000000000000000000000000000000000000000000
100001000000000000000000000000000000000000000000000000
000000100001001000000000000000000000000000000000000000
000001001000001101010000000000000000000000000000000000
000000000100000111100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000001000000000000000000101000000
000000000000000000010000000101000000000010000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000011000000000000000000000000000000000000000000
000000001000100000000000000000000000000000000000000000
.logic_tile 7 11
000010100001010001100010000000000000000000000000000000
000000000000000011000010000000000000000000000000000000
111001000000000011100011111011101010001001000000000000
000011000000000000100110000001001101001010000000000000
010000000000000001000000000000000000000000000000000000
010000000000000000100000000000000000000000000000000000
000001000110000000000000001001000000000000100000000000
000000000001011011000000000101001001000000000000000000
000010100001011000010010001001000000000000110000100000
000000100100000011000100001001001100000000010000000000
000000000000000011100000000000000000000000000000000000
000000001110001001100000000000000000000000000000000000
000000000000000000000110100001101100010111110000000000
000000001110000000000100001111111010011011110000000000
000100001110100000010000001000000000000000000100000000
000100000000000000000000000011000000000010000001000000
.ramb_tile 8 11
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000010000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000010000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
001000000000000000000000000000000000000000
000001000000000000000000000000000000000000
.logic_tile 9 11
000000000000000011100000000000000000000000000000000000
000010100000000111000011000000000000000000000000000000
111000000000010000000000001101011000000011010000000001
000100000000101011010000001011001101000011000000000000
010000000000000111100000000111000000000000000000000000
010000000000000000100000000001100000000001000000000110
000001000001010000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000010001010000000000110100000000000000000000000000000
000001000000000000000111100000000000000000000000000000
000000100000000000000111000000000000000000000101000000
000000001000000000000100000001000000000010000000000000
000100000000000000000000000000000000000000000100000000
000000000000000000000010011011000000000010000000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 10 11
000001000000010001000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
111000000000001011100000000001101011010000000000000000
000001000000000011100000000011011100110000000000000001
110110100000100000000110000000000000000000000000000000
110010100000000001000000000000000000000000000000000000
000000000000000000000000001001001100000111110000000000
000000000000000000000000000001001000001111110000000000
000010101000100011000111100000000000000000000100100000
000000000001001001010100000111000000000010000000000000
000000000000000111000000000000000000000000000100000000
000000000000000000000000001011000000000010000000000100
000000000000000001000010000000000000000000000000000000
000000000000000000100100000000000000000000000000000000
000000100000000000000000000000000000000000000101000000
000000001000000000000000000101000000000010000000000000
.logic_tile 11 11
000000001100001001000010001001101001010111110000000010
000000000000001111000000000001111011011011110000000000
111000000010001000000110000011001100010111110000000000
000000000000000001000000000011101000011011110000000000
010000000100000001100110100111000001000000110000000000
110000000110010000000100000101001100000000010001000000
000000100000000000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000011000000010000000000000000000100000000
000001000000001001100011000001000000000010000000000000
000000000100010001000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010011000000000000000000000000000000000000
000001000000010000000000001000000000000000000100000000
000010000000000000000000000011000000000010000000000000
.logic_tile 12 11
000000000000000001000111100000000000000000000000000000
000000000000000000100100000000000000000000000000000000
111110000000001000000000001011000001000001010010000000
000000001000000111000000001101001110000010010000000000
110000000000001000000000000000000000000000000000000000
010000000000000011000000000000000000000000000000000000
000010000100000000000000010000000000000000000100000100
000001000000000000000010001001000000000010000000000000
000000001010000000000000011000000000000000000100000000
000000000010000111000011000001000000000010000010000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000101000000000010000000000000
000000000000000001000000000000000000000000000100000000
000000000001010000000000000111000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000001001000000000001000000000010000000000100
.logic_tile 13 11
000100000001100011100111000101011111101011000000000000
000010001110100000000011101111011001111111000000000000
111000000000101000000000000001111111001001000000000000
000000000010011011000011110001011011001010000000000000
110001000000010011010000000111001101001111110000000000
010010000000001011100000000101111100000110100000000010
000000000000001111000110010000000000000000000000000000
000000000000000001000011010000000000000000000000000000
000000000000000001000111101001011011010111110000000000
000000000000000000100011101101111111011011110000000000
000000000000100101100000001101101001010111110000000000
000000000001000011100010000111011111011011110010000000
000010000000000001100110110101111101001100000000000000
000000000000000000000110110111001101101100000000000010
000000000000001000010011110000000000000000000100000000
000100000000001101000011010011000000000010000000000000
.logic_tile 14 11
000010000000001011100110000000000000000000000000000000
000001000000001111100010010000000000000000000000000000
111000000000100111100000000101001101110011110000000000
000000000100111001100000000001101000110010100000000100
110010000000000111100011100001001101000011000000000000
110001000001000000100000000001111100000001000010000000
000000000001000001100000001011001100000110000000000000
000100000000000000000011011101101100000101000000000000
000000001000001001000011011011100000000000110000000100
000001000111001111100111110101001110000000010000000000
000000000000001011100000001101001000010111110000000000
000000001010001011000000001111011111011011110000000000
000000000010000011100011101000000000000000000100000000
000000000000000000000011100001000000000010000000000000
000000000000000000000000010000000000000000000000000000
000000000100000000000010000000000000000000000000000000
.logic_tile 15 11
000000001010101000000000010000000000000000000000000000
000000000000001011000011010000000000000000000000000000
111010100000000001100010000000000000000000000000000000
000000000000000101000110010000000000000000000000000000
110000001001011111100111110011011010010110110000000000
010000000000001111100011000001101011011110110000000000
000000000000000000000110011001101000110011110000000000
000000000000001001000011100001011111010011110000000001
000000000101100011100111000101001110000110000000000010
000000000100111111100111110101101100000101000000000000
000111100000000000000000011011111000000110000000000000
000101000000000000000010111101111100000101000000000000
000000000001110000000000011001101101010111110000000000
000000000100001001000010001101101001011011110000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000101000000000010000000000000
.logic_tile 16 11
000000000000000111100000000011011010000110000001000000
000100001110000111110000000101011111000101000000000000
111100000000011001100000010000000000000000000000000000
000100000010000111000010000000000000000000000000000000
010000000000000001000110001111111001001010000000000000
110000000000000000000011001001101100001110000010000000
001000100000001000000000010011100001000000110000000010
000011000000000011000011110001101110000000010000000000
000000001011010111000000001001000000000001000000100000
000100001010000000000010011011000000000000000000000000
000010100000000000000000000001001111100011010000000000
000000000000000111000010011101011111010011010000000000
000000000000000000000010000101100001000001010000000000
000000000000000000000000001011001000000010010000000000
000000100001010000000000010000000000000000000100000100
000001000000001001000011000001000000000010000001000000
.logic_tile 17 11
000000000110000001000011111001101100101000000001000000
000000000000000000100011110101101110100100000000000000
111000000000001001000110011101000000000001010000000000
000000000110000101100010000011101110000010010000000000
110000000001001101000111101011100000000001000000000001
010000000000001011000000000001100000000000000000100000
000100001000101111100000000101001001001100000000000010
000100000010010111100010010001011010001000000000000000
000001000000100111000011111101100000000001000011000011
000010000001010111000111110011100000000000000000000110
001001001110011001100010001001101110000110000000000000
000010000000110011100000000001111001000101000000000000
000000000110001111000010000011000000000001010000000000
000000000100010111100100000011101110000010010000000000
000000000000010000000000000000000000000000000100000000
000000000000000000000000000101000000000010000000000000
.logic_tile 18 11
000010101010000001000010011011000001000000110000000000
000000000000000111100111010001101011000000010000000000
111000000000001101110000000001001101000001110000000001
000000000000000111000000000001101000000011110000000000
110000001010010101100011100000000000000000000000000000
010000001110100000000011110000000000000000000000000000
000001000000001001000111110111000001000001010001000000
000010000000001011100110001101101111000010010000000000
000000000000001111000110111011111110000110000000000000
000000000000000001000011110111111011000101000000000000
000000000000010000000010011101011011010100000000000000
000000100000000000000111111101001010011000000000100000
000000000000000000000011000001000001000001010000000000
000000000000000000000000000001101101000010010000000000
000000100000100001000000010000000000000000000110000000
000001000011000000000011110011000000000010000000000000
.logic_tile 19 11
000000000000001001000010011101001100000011100001000000
000000001101001111000111010001011100000011000000000000
111000100000001011000010001101011000001001000000000010
000001001000000101000110010001011001001010000000000000
010000000001010101000000000101100001000000110000000000
000000000000101101000000000001101010000000010001000000
000001000000000111100000010111011000001001000000000000
000000101110000011100010000001011001001010000000000000
000100001010010000000111001101101100000011010000100000
000000000110001001000100000111011100000011110000000000
000000000000000000000010000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000100101100000010111011000001001000000000000
000000000001000000100010111001111100001010000000000000
000000000000000011010000001000000000000000000100000000
000000000000000000000000001011000000000010000010000000
.logic_tile 20 11
000000000000000000000010010000000000000000000000000000
000100000000000000010011110000000000000000000000000000
111010000001010000000000000101101001101100010000000000
000000000000000000000000001011111110101100100000000000
110000000000000001100000011101101010000110000000000000
000000000000000000000011110111011111000101000000000000
000000100000001001110110001101101011111001000000000000
000001001000000001000000001111001110111010000001000000
000110000000000011100111101000000000000000000100000000
000001000000000000100100000011000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000111000000000011000000000010000000000000
000100000000000000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000011100000010000000000000000000100000000
000000000100001001100010111001000000000010000000000000
.logic_tile 21 11
000000000000001011100010011101111101101000000000000000
000000000000000001100011101011001111100100000000000000
111001000000000111000011100101001110000011000000000001
000000100101010011000011101101101001000001000000000000
010000000000001000000011010001011001000011010000000000
010000000000000011000110000001011100000011110000000000
000000001010010001100110010101111000000011010000000000
000000000000001001000010000101011110000011110000000000
000000000000000000000000001111111001000011000000000000
000000000000000111000000000001001110000001000000000001
000000000000000011100010011101111101010100000000000000
000000000000000111110111101101101100011000000000000000
000100000000000011000000000000000000000000000100000000
000000000000000001100000000011000000000010000000000000
000000000001000011000011101000000000000000000100000000
000000000110100011000100001011000000000010000000000000
.logic_tile 22 11
000000000001011000000010011101101111001001000000000000
000000000000000011000111001101011111001010000000000000
111001000000001000010011000000000000000000000000000000
000000100100000111000100000000000000000000000000000000
010000000000001011100000000000000000000010000001000001
010000000000000001110000000000000000000000000000000000
000000000000000000000010000101011001001100000000000100
000000000001011001010011101001001001101100000000000000
000000000000000000000000010101011100000001110000000000
000000001110001001000011000001011100000011110000000100
000101000000100000000010001111100000000010100000100000
000000100001000000000000001101001111000001100000000000
000000000000000000000000010000000000000000000100000000
000000000110000111000011111011000000000010000000000001
000000100000000101100110100000000000000000000100000001
000000000000000000000100000111000000000010000000000000
.logic_tile 23 11
000000000000010000000010010000000000000000000000000000
000000000000100000000011000000000000000000000000000000
111010000001000000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
010000100000000000000000000000000000000000000000000000
010001000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000100001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000100000000
000000000000000000000000001001000000000010000000000000
000000000110000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000010000100000000010000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
.logic_tile 24 11
000000000000000001000000010000000000000000000000000000
000000000000000011000011110000000000000000000000000000
111000000000001111000111100001100000000001010000000010
000000000000001101100100001011001100000010010000000000
010100000000000111000111101101011000001001000010000000
110000000000000000000111001101111110001010000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011100110100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000001101000000000001010000100000
000000000000000000000000000001001100000010010000000000
000000000000000011100000000111101100101000000000000000
000000000000000000000000000001101001100100000000000000
000000000001010000010000010000000000000000000100000000
000000001110000000000010110001000000000010000000000000
.ramb_tile 25 11
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000110100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001110000000000000000000000000000
000010100000010000000000000000000000000000
000001000000100000000000000000000000000000
000000100001000000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 26 11
000000000000010111100000000000000000000000000000000000
000000000000100000100011100000000000000000000000000000
111000000000000001000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
110000000000000000000000001001011000010111110000100000
110000000000000000000000000101001001011011110000000000
000000000000000101000000001000000000000000000101000000
000000000000000000000011101101000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000110000000
000000000000000000010000000011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000010000000000000000000000000000000000
.logic_tile 27 11
000000000000001111000010000111001001101000000000000000
000000000000000011000100000101111000100100000000000000
111001000000001001010000010101111001000011010000000000
000010000000100011100011010101011000000011110001000000
110010000000101011000000000000000000000000000000000000
010000001111000001000000000000000000000000000000000000
000000001010100001100000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000011001000000000000000000000000000000000000000000000
000001000000000000000011100000000000000000000000000000
000001000001000000000000001001011000001001000000000000
000010100100100000000000001111001001001010000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000100100000
000000000000000000000010100001000000000010000000000000
.logic_tile 28 11
000000000000001111100000010001011100110110000000000000
000000000010001101000011111111011100110101000000100000
111010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
010000000000000000000010000011000000000010100000000001
110000000000000000000100000001001001000001100000000000
000010000000000000000000000000000000000000000100000000
000100000000010000000000001011000000000010000000000000
000000000000001011000011000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000001110000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 29 11
000000000000000000000000001101000001000010100000000000
000000000000000000000000000111101111000001100001000000
111010000000100000000000001000000000000000000100000010
000000000001000000000000000011000000000010000000000000
110010000001010000000000010000000000000000000000000000
010001000001010000000011000000000000000000000000000000
000000001100100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000101010000000000000010000000000000000000000000000
000001000000000000000011000000000000000000000000000000
001000100000000001000000000000000000000000000000000000
000001000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101100011100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
.logic_tile 30 11
000000000000000000000111001101001111001100000001000000
000000000000000000000011101001111010101100000000000000
111000000000000001000000010000000000000000000000000000
000000000000000111100011010000000000000000000000000000
110000000000000000000000011001001100010111110000000000
010000000000000000000010000001111001011011110000000000
000010100000000111000000000000000000000000000101000000
000000000000000000000000000011000000000010000000000000
000000000000001011100010010000000000000000000000000000
000000000000001111000111100000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000001000000000010000000000000
000000000000000000000000000000000000000000000100100000
000000000000000000000011100011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 31 11
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
111000100000000000000000001000000000000000000100000000
000000000000000000000000000111000000000010000000100000
010000000000010000000000000000000000000000000000000000
010000000000100000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000001010000001000000000011000000000010000000000000
000010001110000000000000001000000000000000000100000000
000001000000000000000000000011000000000010000000000000
000000000000000001000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000001010000000000000000111000000000010000000100000
000001000000001011000000001000000000000000000100000000
000010100000000011100000000101000000000010000000000000
.logic_tile 32 11
000000000000000000000000010000000000000000000101000000
000000000000000000000011111001000000000010000000000000
111010100000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000010000000000000000000100000100
000000000000001111000011110011000000000010000000000000
000010100000000000000000000000000000000000000000000000
000010000010000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000100100000
000000000110000000000000001011000000000010000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
.io_tile 33 11
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 12
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 12
000000000000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000110000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000011100000000011000000000000000000000000
000000000000000000100000001001101101000000010000000000
000000000000000000000010110000000000000000000000000000
000000000000000000010010110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000110000000
000000000000000000000000000101000000000010000100000001
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
.logic_tile 2 12
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000111000000000000000000000100000000
000000000000000000000100000111000000000010000000000000
110000000000000000000000000000000000000000000000000000
010000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001001011000011010000000000000000000000000000
000000000000000000000000001000000000000000000100100000
000000000000000000000000001001000000000010000000000000
000000000010000000000000000000000000000000000100000000
000000000000001001000000000011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 3 12
000000000000000101100000001001011101001001000000000000
000000000000000000000000000111001101001010000000000000
111000000000000111000000010000000000000000000000000000
000000000000110000000010100000000000000000000000000000
110000001000001000000110000101011000000001110001000000
110000000000000001000000001101001100000011110000000000
000000000000000111100000011001111101101000000000000000
000000000000000000100010001101111100100100000000000000
000000000000000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000011110000000000000000000000000100000000
000000000000000000100010000111000000000010000000000000
000000000000000000000011101000000000000000000100000000
000000000000000111000000000101000000000010000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 4 12
000000001111000001000000000001000001000001010001000000
000000000000100000100010000111001010000010010000000000
111000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010010101100000000000111000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000100000001010001000000001000000000000000000100000100
000000000100100000100000000011000000000010000000000000
000000000000000000000000000000000000000000000100000000
000001000000000000000000001101000000000010000010000000
000001000000000001000011100000000000000000000000000000
000000100000000000100100000000000000000000000000000000
000010000000000101100000000000000000000000000000000000
000000000000100000100000000000000000000000000000000000
000010100000000000010000001000000000000000000100000000
000001000000000000000000001011000000000010000010000000
.logic_tile 5 12
000000000000000000000110010001111101010111110000000000
000000000000000000000011010011011110011011110000000010
111000100000000001100000000001000001000001010000000010
000001100000000000000000001001101100000010010000000000
010000000000000000000111101000000000000000000100000010
110000000000000000000100001111000000000010000000000000
000100000000000000000000010000000000000000000100000000
000000000000000000000011100011000000000010000000000000
000000000000001011100000000000000000000000000000000000
000000001010001011000000000000000000000000000000000000
000000000001000011100111001000000000000000000100000000
000000000000100000000000001101000000000010000000000000
000000000000000001000000000000000000000000000100000000
000100000000000000100000000111000000000010000000000001
000100000000000011100010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
.logic_tile 6 12
000001000000000000000000000000000000000000000100000000
000000000000000000000010010111000000000010000000100000
111000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
010000001100100000000000000000000000000000000000000000
010000000001010000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100001000000111000000001000000000000000000100100000
000000000000000000100000001111000000000010000000000000
000000000000000000000010000000000000000000000000000000
000000000100000000000100000000000000000000000000000000
.logic_tile 7 12
000100000000011011100010101111101110001001000000000000
000000000000101111000010000011101100001010000000000000
111000000000001101100110000111111011110001010001000000
000000000000001111110000001001011011110011110000000000
000010100000001111100011010001100001000001010000000000
000000001010000001100011111011001101000010010010000000
000000000000000000000111000000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000001000110000111100111000011001101010111110000100000
000010000000001111000010010001101101011011110000000000
000000000000001000000000000101001000001100000000100000
000000000000001011000010000101011011101100000000000000
000100000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000011000000011101011000001001000100000010
000000000000000000000010111001101000001010000001000000
.ramt_tile 8 12
000000001000010000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000100000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000101000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000001000000000000000000000000000000000000
000000100000000000000000000000000000000000
000010000000100000010000000000000000000000
000000001011010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 9 12
000000000000001001000000001101001111001001000000000000
000100100000001111100000001011101110001010000000000001
111001000000001111100000001101001100001001000001000000
000010000000000111100000000001101111001010000000000000
110000000000000000000111011000000000000000000100000000
010000000001010000000011010011000000000010000000100000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000001000000111101000000000000000000100000001
000000000000000011000111100001000000000010000000000000
000000000001000000000000000000000000000000000101000000
000000000000100001000011110001000000000010000000000000
000100000000001000000000010000000000000000000100000001
000100000000000011000011000001000000000010000000000000
000000000000000011100000000000000000000000000100000000
000000100000000000000000001011000000000010000000100000
.logic_tile 10 12
000000001100001001000000011001011110001001000000000000
000000100000001111000011011001001000001010000000000000
111000000000010000000000000000000000000000000000000000
000000000000101011000011100000000000000000000000000000
010100000001011000000000001101000001000000110001000000
010110000000000001000000001101001110000000010000000000
000000000000000111100011000001111011010100000000000000
000000001010000000000100000111001100011000000000000100
000001001000000000000000010000000000000000000100100000
000000100000000000000011111011000000000010000000000000
000000101110000001000000000000000000000000000000000000
000011000000000000100000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000001000001001001000000000000000000000000000000000000
000100000000101101000000000000000000000000000000000000
.logic_tile 11 12
000000100000000000000111111111000001000010100000000000
000001000000010000000111111101001110000001100000000000
111010100001001111100110011111101110010111110000000000
000000000000100001000011010001101111011011110000000000
010000000000001001100010000011000000000000110000000000
110000000000000001000010010101001001000000010000000000
000010100000000001100110100001111100010100000000000100
000000000000000000100100000101001101011000000000000000
000010100110000101110011110011100001000010100000000000
000001000000000000000110001111101110000001100000000000
000000000001000001000010001101100001000001010000000100
000000000000100001100100001001001110000010010000000000
000001000010000111100111100001001011110011110000000000
000000100000000011000010001011111001110010100000000001
000000000000001111000110101000000000000000000100000000
000000001110001011000000000011000000000010000000000000
.logic_tile 12 12
000000001000100111000000000001101010111001000010000000
000001001100000000000010011101011001111010000000000000
111000000000001001000111101001101000001001000000000000
000010101000000001100000001101011101001010000000000000
110011100001000000000110010001001100101100010000000000
010010000000111001000010000111011001101100100000000000
000001000000100000000000001000000000000000000100000000
000010000011000000000010011111000000000010000000000000
000000000000101000000010001000000000000000000100000000
000000000000000011000111100011000000000010000000000000
000100000000001000000000001000000000000000000100000010
000100000000001101000000001001000000000010000000000000
000000100000000111000000000000000000000000000100000001
000001000000000000000000000011000000000010000000000000
000000100000000000000000000000000000000000000100000000
000000000100000000000011000101000000000010000000000000
.logic_tile 13 12
000000000000000111000000000101100000000000100000000000
000000000100000111000000000001101111000000110010000000
111010000000000000000000010000000000000000000000000000
000000000000001001000010000000000000000000000000000000
110010101100000000000000001101011010100100000000000000
010011000000000101000000001001001100010100000000000010
000001000110010000000000000000000000000000000100000000
000010100000000111000011010111000000000010000000100000
000011000000000000000000011000000000000000000100000100
000010000000001111000011101011000000000010000000000000
000100000001000000000000000000000000000000000101000000
000000000000100000000011010001000000000010000000000000
000001000000000000000111101000000000000000000100000000
000000000000000011000000000001000000000010000000000000
000001000000000000000000000000000000000000000000000000
000000100001000000000000000000000000000000000000000000
.logic_tile 14 12
000000001000000111000111111001000000000000110000000000
000000000000000000000110001001001011000000010000000000
111000100000011001100111010011111110000110000000000000
000000000111001111000111100011001001000101000000000000
110000100000001001100111001001111100000001110000000000
110001001000010001000000001111001010000011110000000000
000000100000001111000110010001011011111111000000000000
000001000000001101000010110101101011010111000000000100
000001000000000001000000011001100001000001010000000010
000000000000000000100011111101101110000010010000000000
000000000000001011100000001011011001010100000000000000
000000000000001111000000000101101111011000000000000000
000000000000000111100010000000000000000000000110000000
000010101101011111000000000111000000000010000000000000
000100000001000001000010000000000000000000000100000000
000000000000100000100010010111000000000010000000000000
.logic_tile 15 12
000000001010001001100111101101001101101011110000000100
000000000000001111000011100101111000011011110000000000
111000000001000011100111001001011111000110000000000000
000011101110101111100110100001101111000101000000000000
110000000000101001000000011101001100010011110000000000
010000000001000011100011011011011111110011110000000000
000101001000000001100111101101101010000001110000000000
000010100010001111000111010101101000000011110000000000
000101000000001000000011111101100000000000110000000001
000110000000001111000011000011101000000000010000000000
000000000000000000000000000001111111000011000000000000
000000000000000001000010001001101001101011000000000000
000000000000000000000110000000000000000000000100000010
000000000000000000000000000011000000000010000000000000
000010000001010111000000000000000000000000000000000000
000000000111010000000011110000000000000000000000000000
.logic_tile 16 12
000001000010001101000111001001000001000000110000000000
000010000000001011100000001111001001000000010000000000
111001000001010111000011110000000000000000000000000000
000010001000100000000011010000000000000000000000000000
111000001100000111110000000001101100100011100000000100
010100000000000000000000000001111100000011110000000000
000010000000000000000000001000000000000000000100000001
000000000000000000010000000001000000000010000000000000
000101001100010111000111101000000000000000000100000000
000010000000100111100110011011000000000010000010000000
000000000000000000000000010000000000000000000101000000
000000001010000000000011001001000000000010000000000000
000000001010000000000000000000000000000000000110000000
000000000000000000000000000101000000000010000000000000
000011000000010000000011000000000000000000000100000000
000010100100100000000000000011000000000010000001000000
.logic_tile 17 12
000000001110011001000111001111001010000001110000000010
000010100001011111100011110011101100000011110000000000
111000000010000000000000000101001000010100000000000100
000001000000000000000011101101011000011000000000000000
110010100010001101000010011011100000000001010000000000
010001000000000101100010000111101111000010010000000000
000000000000001000000000010111011001010011110000000000
000000001000000001000010000111011111110011110000000000
000010000000000001000010001101101100111001000000000000
000001000000000011000111101011101111111010000000000000
000000000000000000000010011001000000000001010000000000
000000000110001111000111110101001001000001100001000000
000001001110001111000111110000000000000000000100000000
000010000000001111100110111101000000000010000000000000
000110000000000001000000010000000000000000000100000000
000000000000000000000011101011000000000010000000000010
.logic_tile 18 12
000000100000001011000110111001111010101000000000000000
000001000000000001100011010011111111100100000000000000
111000000000101111100111101011001010010000000000000000
000000000000001111100100000101011001000000000000000010
110000100000001000000011000101011111000011010000000000
010000000000001101000000000001011000000011110000100000
000001000001010000000010010111101111101100010000000100
000000100000101001000111000001111000101100100000000000
000010000000001001000000011000000000000000000100000010
000001001100001111100011101101000000000010000000000000
000000000001011000000011100000000000000000000100000000
000000000000101011000000000011000000000010000000000000
000000000000100000000111000000000000000000000100000000
000010100001000000000000001001000000000010000000000001
000000000111000000000110001000000000000000000100000000
000101001010100000000010001011000000000010000000000000
.logic_tile 19 12
000000000000000000000000001011101110010100000000000000
000000000110000000000010000011011001011000000000000000
111010000001000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
110000000000100000000000000000000000000000000100000100
110000001000000000000000000011000000000010000000000000
000010001010000000000000000000000000000000000000000000
000001100000000000000000000000000000000000000000000000
000101000000000111000000000000000000000000000000000000
000000100000001111000000000000000000000000000000000000
000000100000001101100000000000000000000000000000000000
000001000000000111000000000000000000000000000000000000
000000000000000000000011101000000000000000000100000000
000100000000000000000010001001000000000010000010000000
000010000001000000000000000000000000000000000100000000
000011100001000000000000000011000000000010000000000100
.logic_tile 20 12
000100000001000000000111000101001000111001000000100000
000000100001010001000000001101111000111010000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110001000000001111100011111000000000000000000100000000
110010100010001111000110001011000000000010000000000000
000010100000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000010000000000000000000100000000
000000001000000000000011010101000000000010000000000000
000000000000000000000010000000000000000000000100000100
000100000000000000000100000101000000000010000000000000
001000100001000000000000000000000000000000000100000000
000000100110110000000000000011000000000010000000000010
.logic_tile 21 12
000001000000000111100010110000000000000000000000000000
000010000000100011000011110000000000000000000000000000
111000000000000011100011000101001000000110110000000000
000000001000000000100000000011111110001010110000000010
110000000000000001000111001001000000000010100000000010
010000000000000000110000001101001010000001100000000000
000100000001000000000111100000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000110000001010011110001001101001100000000100000
000000000100000111100111010001111100101100000000000000
000000000001010000010110101011000001000000110000000000
000000000001010111000100001001001101000000010000000100
000000100000001000000000000000000000000000000000000000
000001001110000011000000000000000000000000000000000000
000000000000000000000000001000000000000000000100100000
000000000000000000000000000001000000000010000000000000
.logic_tile 22 12
000000000000000000000010011001000001000001010000000000
000000001000001001000011000011101110000010010000000000
111000000000111111000000001001111011101100010000000000
000000000001110001000000000011001110101100100000000000
110000000000101000000110000101001100111001000000000000
110000000001000001000000001101001001111010000001000000
000010000000000111100000001011100000000001010000000000
000000001110000000000010000001101110000010010000000000
000000000000000001100111000011000001000001010000000000
000000000000001111000000000001101110000010010000000000
000000001100000101100000010000000000000000000000000000
000000000000001001000011000000000000000000000000000000
000010000000001000000110100000000000000000000101000000
000011100000001011000100000011000000000010000000000000
000000101100001001010000001000000000000000000100000000
000001001010001101100000001101000000000010000000000001
.logic_tile 23 12
000000000001010000000011100000000000000000000000000000
000000000000100000000000000000000000000000000000000000
111000000000000000000110001101011100001001000000000000
000000000000000000000000001001101110001010000001000000
110000000000000111100010000011001000000010000001000000
010000000000000000100000000101011111000000000000000000
000000000010000011100011101101100001000010100001000000
000010000000000000000011101101101100000001100000000000
000000000000000001000011000000000000000000000000000000
000000000000000000100111110000000000000000000000000000
000100000001010111000000000101100001000001010000000000
000100000001000001000000001011001100000010010000000000
000000000000000000000011000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000001100001000000010000001000000000000000000100000000
000000001001010001000000000111000000000010000000000000
.logic_tile 24 12
000000000000000111100010000000000000000000000000000000
000000100000000111100000000000000000000000000000000000
111100000000001000000000000000000000000000000000000000
000000000100000001000010100000000000000000000000000000
110000000000001000000000001101001100001001000001000000
110000000000001111000000000001011000001010000000000000
000000000000000111100000000001111010000011010000000000
000000000110000000100000000001101001000011110000000100
000001000001010000000111001000000000000000000100000000
000000000000010000000100000111000000000010000000000000
000000001100000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000100011000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
.ramt_tile 25 12
000000000000000000000000000000000000000000
000000100001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010000000000000000000000000000000000000
.logic_tile 26 12
000000000000000111100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
111100001000001111100000011101111011001001000000000000
000100000000000011100011010001011011001010000010000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000001110000011000111010001111011001001000000000000
000000000000000000100011100001011011001010000001000000
000000000000100000000000001000000000000000000100000000
000000000100010000000000001001000000000010000001000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001111000000000010000000000010
001000000001000000000010000000000000000000000000000000
000000000000000000000110010000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
.logic_tile 27 12
000000000000000000000111010111001000000001110000000000
000000000000000000000011001111111100000011110000000100
111000000000000000000011000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
010000000000000111000000000001101101001001000000000000
010000000000000000000000000101101110001010000000000000
000010001010000000000010011011101111001001000000000010
000001000000000000000111011101001110001010000000000000
000000000000000111000000001000000000000000000100000000
000000000000001111000000000001000000000010000000000000
000000000000001111100000000000000000000000000000000000
000000001010110001000000000000000000000000000000000000
000000000000000111000011011000000000000000000100000000
000000000000000000000010101101000000000010000000100000
000000000000010001000000001000000000000000000110000000
000000000000000001000000000011000000000010000000000000
.logic_tile 28 12
000000000000000001000000001011100000000000110000000000
000000000001010011100011101111101100000000010000000000
111000000000001000000000001001011100000011000001000000
000001000000000111010000000111011010000001000000000000
010000001010001000000110000101111101001001000000000000
010000000000000001000000001101101010001010000000000000
000000100000000011100000000000000000000000000100000000
000001000000000000100010110011000000000010000000000000
000000000000001011100111000000000000000000000000000000
000000000000000111100100000000000000000000000000000000
000000000001000011100110110000000000000000000100000000
000001000000100000000111110001000000000010000000100000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000001000000000010000000000000
000000000000000000000011000000000000000000000100000000
000000000110001011000000001011000000000010000010000000
.logic_tile 29 12
000000000000000111100110001001011000001001000000000000
000000000000000000100000000101101110001010000001000000
111010100000000001000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000001100000111100000000000000000000000000100000000
000001000000000000100000000001000000000010000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000011100010000000000000000000000000000000
000000000001010000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
.logic_tile 30 12
000000000000000001100111101101101000010111110001000000
000000000000010000000111110101111001011011110000000000
111000001110010000000000011101000000000001010000000000
000000000110000000000011110101101011000010010000000000
110001100000001000000010001001011101000110000001000000
010000000000000011000111110011001001000101000000000000
000001000000001001100000010000000000000000000000000000
000010000000001001000010000000000000000000000000000000
000000000000010000000000000000000000000000000100000100
000000000010100000000011110111000000000010000000000000
000001000000000001000000000000000000000000000100000000
000010100000001001100010010101000000000010000000000000
000010100000000001000000001000000000000000000100000000
000001000000000000000000001011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 31 12
000000000000000000000010100001000001000001010000000000
000000000000000000000000001101101110000010010000000000
111000001110001000000010110000000000000000000000000000
000000000100000001000011100000000000000000000000000000
110000000000000000000110001001111101101100010000000000
110000000000000000000000000001101101101100100000000000
000000000000000000000000001000000000000000000100000000
000000000000001001000000000101000000000010000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001001000000000010000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000100010000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000001010000000100000000000000000000000000000000000
.logic_tile 32 12
000000000000011000000000000000000000000000000000000000
000000000000101011000000000000000000000000000000000000
111010000000000111100000010101011000001001000000000000
000000000000000000000011011101111101001010000001000000
110000000000000000000110010000000000000000000100000000
010000000000000000000010000001000000000010000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000001000000000010000000000000
000000100001000000000111100000000000000000000110000000
000001000000100111000111100011000000000010000000000000
000000000000100000000000000000000000000000000000000000
000000000011010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 33 12
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000011000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 13
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000001000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 13
000010001101010000000000000000000000000000000000000000
000001000000000000010000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010001000000000000000110000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000100000001000000000000000111000000000000000000000000
000000000000000000000000000011101101000000010000000000
000010100000000101100111100000000000000000000100000001
000001000000001111100000000011000000000010000100000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000101000000000000000110100000000000000000000000000000
000100100000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
.logic_tile 2 13
000000000001001000000000011111000001000000100000100000
000000000000100001000011111101001000000000000000000000
111000000000001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
010000000000000000000000010000000000000000000000000000
010000000100000000000010110000000000000000000000000000
000000000000001000000111100101100001000000000000100000
000000000000000111000100000111101010000000010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000011100000010000000000000000000000000000
000000000000000000100011110000000000000000000000000000
000000000000000000000000000101000001000000010010000000
000000001010000001000000000001101101000000000000000000
000000000000000000000000001000000000000000000100000000
000000001110000000000000000011000000000010000000000010
.logic_tile 3 13
000000000000000000000010000000000000000000000100000000
000000000000000000000011110011000000000010000001000000
111000000000000000000000000000000000000000000100000000
000000000000000000000000001001000000000010000000000100
010101000000000000000000001000000000000000000100000000
010111000100000000010000001011000000000010000010000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001111000000000010000010000000
000000000000000111100000000000000000000000000000000000
000000000100001111000000000000000000000000000000000000
000010000000010000000000000000000000000000000000000000
000000000000100000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000100000000000000000000000000000000100000000
000000000001000000000000000011000000000010000000000010
.logic_tile 4 13
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
111000000001010000000000010000000000000000000000000000
000000000000100000000011100000000000000000000000000000
010010100100100000000000000000000000000000000000000000
010000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000100001000000000000001111100000000001000000000000
000001000000100000000000001011000000000011000010000000
000000000010000000000000010000000000000000000000000000
000000000000000000010011100000000000000000000000000000
000000100000100000000000001000000000000000000110000010
000000001111010000000000001001000000000010000100000000
010000000000011000000000000000000000000000000000000000
100000000010100111000000000000000000000000000000000000
.logic_tile 5 13
000010000000100111100110001001001010001001000000000000
000001000000000000100011101001101001001010000000000001
111001000001001000000000010000000000000000000110000000
000010000000001011000010000001000000000010000000000000
010100000001010001000111100000000000000000000100000010
110000000000000111100100000101000000000010000000000000
000000000000000011100000001000000000000000000100000000
000000000000000111100000000101000000000010000000000000
000000000000000000000000001000000000000000000100000100
000000000001000000000000000001000000000010000000000000
000010101110000000000000000000000000000000000100000000
000000000000000000000000000111000000000010000010000000
000000000000001000000000001000000000000000000100000000
000000001010010111000000000101000000000010000000000000
000000000010000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
.logic_tile 6 13
000000000010000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
111000000000000000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
010000000000100000000011100000000000000000000000000000
110000000001000000000000000000000000000000000000000000
000000000000000001000000011101100001000001010000000010
000000001010000000000010001101001001000010010000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 7 13
000010000000000000000000000000000000000000000000000000
000010100110010000000010000000000000000000000000000000
111000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000010000000000000000000000000000000000
000000001011010000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000001010000001000000000000000000000000000100000100
000000000000000000100000000111000000000010000000000000
000000000001000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
.ramb_tile 8 13
000000001100010000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000001000001000000000000000000000000000000
000010100000100000000000000000000000000000
000010000110010000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 9 13
000001000010000000000000010011111001001001000000000100
000000100000000001000010001001001011001010000000000000
111010100000000011100000000000000000000000000000000000
000001000010000000100000000000000000000000000000000000
110101000000100000000000000000000000000000000100000000
110110100000010000000000000001000000000010000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000001001010000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000001010011100000000000000000000000000000000000
000000000000100000100000000000000000000000000000000000
000000000010000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000100000000000000000000000000000000000000000
.logic_tile 10 13
000100001100001000000111110101101000010111110000000000
000000001100011111000111001001011110011011110001000000
111000000000000011100110000000000000000000000000000000
000000001010000000100000000000000000000000000000000000
110000000000000000000110000001101000010111110000000000
110000000000000000000000001101111110011011110001000000
000000000000001000000000001000000000000000000100000000
000000000100000001000000001011000000000010000000000000
000001000000100011100000000000000000000000000100000000
000000000100010000100000000001000000000010000000000000
000000000001010000000011101000000000000000000100000000
000000000000000000000100000001000000000010000000000001
000000000010000111000010000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000011000000000010000000000000
.logic_tile 11 13
000100000010000011100000000000000000000000000000000000
000000000111000000100000000000000000000000000000000000
111000000000000111100000001011001100010100000000000000
000000001010000000100000000001101110011000000000000000
010001000000000001100111100000000000000000000000000000
110010000000001101000100000000000000000000000000000000
000000000100000000010000000101011100010111000001000000
000000000100000000000000000001001010000011000000000000
000000000000000000000000000000000000000000000000000000
000010100000001111000010010000000000000000000000000000
000000100000001000000000010000000000000000000000000000
000000001010100111000011100000000000000000000000000000
000000000100001000000000001111100000000010000000000000
000000000000001011000000001011100000000000000000000101
000000000001000000000000001000000000000000000100000100
000000000000101001000010000111000000000010000000000000
.logic_tile 12 13
000000000000011001000110000001100000000000000000000010
000000001100000011000010110001000000000001000000000000
111000000000000001100000000001100000000000000000000000
000000001000001001000000000101000000000001000000000000
011100000110001000000011100001000001000000010000000000
110000000000000011000010110011101100000000110000000000
000000000000000001100000000001100000000000000000000000
000000000000001001000000000111000000000001000000000000
000000001000000000000111001101101100110100000000000000
000000001110001001000100000101011000110000000000000000
000000000000001000000010000011000000000001000000000000
000000000000100001000000001101000000000000000000000000
000000001010000000000000001001000000000000100000000000
000001000000001001000000000111001001000000000000000000
000000100001010001000000001000000000000000000100000000
000001001000000000100000001011000000000010000000000100
.logic_tile 13 13
000110000110001001100110101101100000000000000000000000
000000001110100101000010011001000000000001000000000001
111010100000001111100000010001101011000000110000000000
000000001000010001000010101001001011000001110000000000
000001000000001101100010110111100000000001000000000000
000010000000100101000110100011000000000000000000000000
000000100001011111110110010111001011111100010100000000
000001001110000101000010100101111000111100110000000010
000101000000001000000000010001001111111100010100000000
000010000001010011000011010001011010111100110000100000
000010100001001000000000000111100000000001110100000010
000001000000101101000000000111001011000000110000000000
001100100000001000000011010001011110111000010101000010
000000000000000011000010000011111001110100010000000000
110000000000001001100000010101101101111001010100000010
010000000100000001000010000111111000110000000000000000
.logic_tile 14 13
000001000010001001000111000000000000000000000000000000
000010100000011111100111110000000000000000000000000000
111010000001010111000000010111100001000000100001000000
000000000000100000100010000111001100000000000000000000
010000000110101111100110001111101010100000000010000000
000000000000011101100011000101001000110000000000000000
000000000000001011000000000001101111001100000000000000
000000000000001111100000000001101010001000000000000000
000001000000011111000111000011001100000011000000000100
000010100000001111000011100101101011000011010000000000
000000000000000011100000000011001101000011100000000010
000000000100000101100000001001011111000011000000000000
000000001000000001000000001111001010000011000000000000
000000000000001011100010000011111001000001000000000000
000000000000001001000000011000000000000000000100000000
000000000100000111100011110001000000000010000000000000
.logic_tile 15 13
000000001000010000000111000000000000000000000000000000
000000000000100001000010100000000000000000000000000000
111000000000010111100010001001001111111100000000000000
000000000100100000000100000111111001011100000001000000
110000000000000000000111101011001100001001000000000010
100000000000000001000100001111101100001010000000000000
000000000000100000000110001101101010010010100000000000
000000001101000000000000000001111010110011110000000100
000010000000001111100110100000000000000000000100000100
000011101000000111110000000001000000000010000000000000
000010100000010000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000100001010000000010000000000000000000000100000000
000000000001110000000100000000000000000010000001000000
000000000000101000000110100000000000000000000100000000
000000000000011101000000001001000000000010000000000000
.logic_tile 16 13
001000000000010000000000010101111001110110000000000000
000000000000000000000011001111111011110101000001000000
111000000000000001100110111001111011001001000000000000
000000100110001111000110000111011111001010000000000000
010000100000100000000010001001111111010111110000000001
010001000001010000000000001001011011011011110000000000
000100100000010000000011101000000000000000000100000000
000000001110100000000110110011000000000010000000000000
000001000110110011100000001000000000000000000100000000
000000100001000000100000001011000000000010000000000010
000010100000000001000000010000000000000000000100000000
000001001000000000000011010011000000000010000000000000
000000000000000000000011000000000000000000000100000000
000000001111000000000011101101000000000010000000000000
000010000000001000010000010000000000000000000100000000
000000000000000111000011101111000000000010000000000000
.logic_tile 17 13
000001000000101000000111100011000000000000110000000000
000100100111000011000111100111001000000000100001000000
111001000000101111100010011001100000000001010000000000
000000100011000111100110001001101001000010010000000000
010000000000000111000011000101000001000001010000000000
010000001100000000100111011011101111000010010000000010
000000001010001000000000001101000000000000110000000000
000001001100010001000011110101101111000000010000000001
000011000000001111000111010011111011010111110000000000
000010000000001111100111000101011000011011110000000000
000000000000000001000000001000000000000000000100100000
000000000000000000000000000001000000000010000000000000
000001001110000111100000000000000000000000000100000000
000010000000100000000011000011000000000010000000000000
000010000000000000000010000000000000000000000100000000
000000000010000000000000001011000000000010000000000100
.logic_tile 18 13
000000000000000001000110001001011111110011110001000000
000010000000000001000000001111111001110010100000000000
111100000001001001100110010011001101011100010000000000
010100000100000001000011101101011000011101010000100000
110000000000001001000111101011011100010100000000000000
110000000001001111100111001011011010011000000000000100
000000000000000101000000011101101010010100000000000000
000000000100101111000010000101011000011000000000000000
000010000000000001000111101101101010010100000000000000
000010100000000011000010000011101010011000000000000000
000000100000000000000011111001101101110001010000000000
000000000000001011000111110111011001110011110000000000
000100000001011000000111100011000001000001010000000000
000010100000110111000100000001101111000010010000000000
000001100000001000000011110000000000000000000100000000
000000000110000101000111100111000000000010000000000000
.logic_tile 19 13
000000000000001011100110010111101010011100100000000000
000000000000000111000011111011111100011100010000000000
111010000000011101100111000111101111000011010000000000
000000001000100111100011111001111100000011110010000000
010010000001011000000111110001001110000110000000000000
110000000000000001000111001001011000000101000000000100
000000001010000111100000011101111001000010000000000000
000010000000001001010011111001001011000011000000000000
000000000001000011100000001001101100000110000000000000
000000000000101111010010110011001000000101000000000000
000010101000001001100000011001111100110100000000000000
000001001010001101000011010101111010100100000000000000
000000000001000000000010011000000000000000000100000000
000000000000000000000111110111000000000010000001000000
000100100000000001000010010000000000000000000000000000
000100100010000000100010100000000000000000000000000000
.logic_tile 20 13
000001000000111000000011100111101001000111110000000000
000010100001010111010000000001011011001111110000100000
111101100110000000000000000000000000000000000000000000
000110100000001111000000000000000000000000000000000000
110010101010000000000000001000000000000000000110000000
010001001000000000000000000011000000000010000000000000
000000000110000000000011000000000000000000000100000000
000000000000000000000100000111000000000010000001000000
000010000000000000000000000000000000000000000000000000
000001001100000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000111000000000000000000000000000000000000
000000000110000000000000001000000000000000000100000000
000000000000001001000010010001000000000010000000000000
000000100010000000000000000000000000000000000100000010
000001000000000001000000001111000000000010000000000000
.logic_tile 21 13
000001000000001001000111010001011011000011000000000000
000010000001011111100111011001111100000011010000000000
111000000011011011100000000001000001000000110000000000
000001001110000011100011100001001110000000010000000000
111000000000001001100111101101001010001100000000000000
010000000000000001000111010101101010001000000001000000
000000100000100011000111110001111101010111110000000000
000000001010010111100111001111011000011011110000000000
000000000000000000000000001111011101011100100000100000
000000100110000000000010001111001011011100010000000000
000000000000100001000010001101011011001001000000000000
000000000011011001000111101011111010001010000000000000
000000000100101000000000011000000000000000000100000000
000000000000001101000011101001000000000010000010000000
000000000000101000000110100000000000000000000000000000
000000000000011101000000000000000000000000000000000000
.logic_tile 22 13
000000000001001011100111101111100000000010100000000000
000000000000001111000100001101001100000001100000000010
111000000001000001000110101101000000000001010001000000
000000000000000000100100000101101111000010010000000000
011100000001010101100111000000000000000000000000000000
000100001010001001100100000000000000000000000000000000
000010101000001000000011100001001100001001000000000000
000000000010001111000000001011011001001010000000000001
000000000000100000000010010001101000010100000000000000
000000000000011001000111100111111101011000000000000001
001000001011010000000000000101000000000000110000000010
000000000000000000000011000001001110000000010000000000
000000000000001101100000011001100000000001000000000010
000000000000001011100011101011000000000000000000000000
000000000000001000000000000000000000000000000100000000
000000000000100101000000000101000000000010000000000000
.logic_tile 23 13
000000000000000111000111100000000000000000000000000000
000000000000010000000000000000000000000000000000000000
111000000001010000000000010101100001000001010000100000
010000100110100000000010001101101100000010010000000000
010000000000000000000011110001011100001001000000000000
110000000000010000010011100011101101001010000000000000
000000000001010000000110011001100001000001010000000000
000100001010000000000011101101101100000010010000000001
000001000000010000000000001000000000000000000100000000
000000100000101111000011111011000000000010000000000000
000101000011010111100010001000000000000000000100000000
000100000101000000000010011011000000000010000000100000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001111000000000010000000000000
000000000111000000000010000000000000000000000100000000
000000000000000000000000000001000000000010000000000000
.logic_tile 24 13
000000000000101011100111101101001001001001000001000000
000000000111011011000010010001011101001010000000000000
111010000000000111000000001101011001000110000001000000
000001000000001001000011100001111110000101000000000000
010000001000001011100110000101111010011100100000100000
010000000000001101000000000111011010011100010000000000
000000100001001000000111100101100000000001010000000000
000000001010010001000011101111101000000010010000000000
000000000010001111100000000000000000000000000100000000
000000000000000111000000000011000000000010000000000000
000101000000000000000000000000000000000000000100000000
000110100011000000000010000011000000000010000000000001
000000101100100011000000010000000000000000000100000100
000000000001010000100011010001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
.ramb_tile 25 13
000000000110100000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000001110000000000000000000000000000000
000100000000100000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010000000000000000000000000000000000000
.logic_tile 26 13
001000000000000111100000001000000000000000000100000001
000000000000000000000000000001000000000010000000000000
111000000000001000000000000000000000000000000000000000
000000000000000111010000000000000000000000000000000000
110000000000000000000000010000000000000000000000000000
010000000000000000000011110000000000000000000000000000
000001000000000111100000000000000000000000000000000000
000000100000000000100000000000000000000000000000000000
000000001110000000000000011000000000000000000110000000
000000000000000000000011100101000000000010000000000000
000000100000000000000000000000000000000000000100000000
000001000000000000000010001101000000000010000001000000
000000000000000000000000001000000000000000000101000000
000000000000000000000000001011000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000100001010000000000000001000000000010000001000000
.logic_tile 27 13
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
111101000000000000000000000001011100001001000001000000
000000100000000000000000001011011111001010000000000000
010000000000000000000011000101011100000011010000000000
110000000000000000000010100011101101000011110000000100
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000010000000001111100010010000000000000000000000000000
000000100000000101100111100000000000000000000000000000
000000000001100111000000010000000000000000000000000000
000000000001100000000011110000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000110000000000000000000000000000000000110000000
000000000000000000000000000011000000000010000000000000
.logic_tile 28 13
000001000000000011100010011001001010101000000000000000
000000100110000111000111011101101000100100000000000000
111100000000000000000000001101001011000001110001000000
000000000110100111000000001101011101000011110000000000
010000000000001001000111101000000000000000000100000000
010000001110000011100100000101000000000010000000000000
000010100000000111000010010000000000000000000000000000
000000001000000000000111100000000000000000000000000000
000000000000000000000000001000000000000000000100000010
000000001100000000000000000111000000000010000000000000
000000000001010000000010000000000000000000000100000000
000000001010010000000000000001000000000010000000000001
000000001010000000000000001000000000000000000100000000
000000000000000000000000000001000000000010000000000000
000000100000000011100000000000000000000000000000000000
000000000000100000100000000000000000000000000000000000
.logic_tile 29 13
000000000001010011100000000000000000000000000000000000
000000001100000000100000000000000000000000000000000000
111000000000000000000000000111011011101000000001000000
000000000010000000000000001011011010100100000000000000
110010000000100111100000000000000000000000000000000000
010000000000010000100000000000000000000000000000000000
000000000000000000000111000101000000000001010000000000
000000000000000111000100000011001110000010010001000000
000000000000000101100011000000000000000000000000000000
000010101100000000100111100000000000000000000000000000
000000000001110000000000000000000000000000000100000000
000000001001110000000000000001000000000010000000100000
000000000110000101100000001000000000000000000100100000
000000000000000001000000000111000000000010000000000000
000010100000000011100000000000000000000000000000000000
000010100010000000100000000000000000000000000000000000
.logic_tile 30 13
000000000001001000000000000000000000000000000000000000
000000001010001111000000000000000000000000000000000000
111100100000000000000000000111100000000010100000000000
000000000000000000000010111011001010000001100000000000
110000000000000000000000010000000000000000000000000000
010000000000001001000010010000000000000000000000000000
000010000000000000000010101101101100101000000000000000
000001000000000000000100000111101010100100000001000000
000000000000000000000110101111101010000110110000000000
000000000000001111000011101001111100001010110000000001
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000010000000
000001000000001011000000010000000000000000000000000000
000000100000000101100010100000000000000000000000000000
.logic_tile 31 13
000000000000000000000011101011100000000001010000000000
000000000000000101000010000101101100000010010000000000
111000000000001000000000000001011111000110000000000000
000000000000001111000000000101001111000101000000000100
010000000000001000000000001000000000000000000100000000
010000000110000001000000000011000000000010000000000010
000000000000000001000000000000000000000000000100000000
000000000000000001000000001001000000000010000000000000
000000000010001000000000011000000000000000000100000000
000000000000000011000011100001000000000010000000000000
000010001110001111000110101000000000000000000110000000
000000000110000011100000000011000000000010000000000000
000000000001000000000000000000000000000000000100000000
000000000000000000000000001011000000000010000000000000
000000000000010111100000001000000000000000000100000000
000000000000000000000011110101000000000010000010000000
.logic_tile 32 13
000000100000000011100000010000000000000000000000000000
000001000000000000000011110000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000001010000000000000000000000000000000000000000000
000000101111000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000000000000
.io_tile 33 13
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 14
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 14
000000001100000000000000000011000000000000100000000000
000000000000000000000010010101101011000000000000000001
111000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
010000000000000011100110000000000000000000000100000000
010000000000000000000100000011000000000010000100000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
.logic_tile 2 14
000000000000000000000000000111100000000000001000000000
000000000000000000000000000000100000000000000000001000
111000000000001000000000000001100000000000001000000000
000000000000000111000000000000001111000000000000000000
010000000000000000000000000111101000000011110000000000
000000000000000000000000000000000000111100000000000001
000000000000000000000000000000000000000000000101000000
000000000000000000000000000011000000000010000000000000
000101000000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001001000010010000000000000000000000000000
.logic_tile 3 14
000000000000100000000000010000000000000000000000000000
000000000001000000010011100000000000000000000000000000
111000000000001000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
010000101100001000000000000000000000000000000000000000
010000000000001011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000101000000000010000001000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000001000000000010000010000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
.logic_tile 4 14
000001000000000111100000000111001101111001000000000100
000000000000000000100000001101101010111010000000000000
111000000000000000000000001101111101101100010000000000
000000000000000000000000001101101100101100100000000000
110100000001010000000110001000000000000000000101000000
010110100010000000000000001111000000000010000000000000
000010000000000001000111110000000000000000000100000000
000000000000000000000010000001000000000010000000000000
000010000000100001100000010000000000000000000100000000
000000000001010000000011110111000000000010000000000100
000000000000001111100010000000000000000000000000000000
000000000000001111100100000000000000000000000000000000
000000000100000001000010010000000000000000000100000000
000000000000000000100110111111000000000010000000000000
000101000000010000000011101000000000000000000100000000
000000100000100000000000001011000000000010000010000000
.logic_tile 5 14
000000000101010001000111000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
111010000001000111000000000000000000000000000000000000
000000000110001011100000000000000000000000000000000000
010000000000001000000011101001001011010111110000000000
110000001100100111010000001101001010011011110000000001
000000001010010111010110000011111001001001000000000010
000000000000100000100000001001001000001010000000000000
000100000100011111000000000000000000000000000101000000
000000000000011011000011101011000000000010000000000000
000000000010101000000000000000000000000000000000000000
000000000000010111000000000000000000000000000000000000
001000000000000000000000000000000000000000000100000000
000000000100000000000000000011000000000010000000100000
000001000000000000000000000000000000000000000100000000
000010100000000000000000000011000000000010000000000000
.logic_tile 6 14
000000000000000000000110011001101011001001000000000000
000000000000000000010011111011101010001010000010000000
111000000000001000000110000000000000000000000000000000
000000000100000001000011100000000000000000000000000000
010000000000001000000000001001001011001001000000000001
010000000000001111000000000001101010001010000000000000
000000000000010111110000000000000000000000000100000000
000000000000000000110000001011000000000010000000000000
000011000000000101100111011000000000000000000100000000
000001000000000000100011101001000000000010000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001011000000000010000000000000
001100000000000000000000000000000000000000000100000000
000000000000000000000000000011000000000010000000000000
.logic_tile 7 14
001010101110000111100011100000000000000000000000000000
000000000110000001100010000000000000000000000000000000
111010100000001000000110010001000001000000110001000000
000100000000001111000011000111001100000000010000000000
010000001000001000000011000001001011001001000001000000
010100000000001011000111101011011110001010000000000000
000000000000000000000000000101001100010111110001000000
000000001000000000000000000101101100011011110000000000
000100000010001111000000011111100000000001000010000100
000000000000000111100011100001000000000011000000000000
000000000000000011100000001001101100010111110000100000
000000000000000001100000001001101100011011110000000000
000110100001000000000000001000000000000000000100000000
000000000001010011000000000011000000000010000000100000
000000001100000111000000000000000000000000000100000000
000000000000001001100000001001000000000010000000000000
.ramt_tile 8 14
000000000011100000000000000000000000000000
000000000111000000000000000000000000000000
000000000000000000000000000000000000000000
000001000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 9 14
000000000001010011100111011001100000000000110000000000
000000000000100011000011001001001010000000010010000000
111000000000001001100000000000000000000000000000000000
000001000000000111000011010000000000000000000000000000
000000001010100001000111010000000000000000000000000000
000000001011000111100011000000000000000000000000000000
000100000000000000000110010111001000101100010000000000
000100000110110000000010000101111001101100100000000001
000001000000101000000000000000000000000000000000000000
000000000010011011000000000000000000000000000000000000
000000000000000011000000000001001010001001000000000000
000000000000000000000000000111011011001010000000000000
000000100000000000000111101001000000000001000100000000
000001000110000011000000000001000000000011000101000000
010000000000000000000000001011011011101101010100000001
000000000000000000000000001101011100001100001100000001
.logic_tile 10 14
000010000000001000000110010000000000000000000000000000
000000000000001111010010000000000000000000000000000000
111000000100000000000010010001000001000000110001000000
000000000000000000000110001001101111000000010000000000
110110100000000111100000001101101110001001000000000000
010101000000000000100000001101001000001010000000000000
000100001001001000000110001001101010010111110000000000
000000000000001011010000001001101110011011110000000000
000010000000000111100000001000000000000000000100000001
000011100000100000100011101011000000000010000000000000
000000000001001101100000011000000000000000000100000000
000000001110100011100010110011000000000010000000000000
000000001100001000000000001000000000000000000100000000
000010100000001101000000000011000000000010000000000000
000000001010000000010000000000000000000000000100000000
000000000010000000000010010011000000000010000000000000
.logic_tile 11 14
000000000000000001000000001101111001000110000000000000
000000001110000000000010001011001110000101000000000000
111000000000000111000000001101101101001001000001000000
000000001000000000000011101111101100001010000000000000
010000000010001000000010001000000000000000000100000100
010000001100001111000100001001000000000010000000000000
000100000000001000000011100000000000000000000100000001
000000000000000001000000000001000000000010000000000000
000000000000001000000000000000000000000000000100000000
000000000000010111000000001101000000000010000000000000
000001000000000111000000010000000000000000000101000000
000000100000000000100011011111000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000000111000000000000000000000000000100000000
000000000000000000100011010101000000000010000000000010
.logic_tile 12 14
000101000000010000000000001011100000000000000000000001
000010000000100000000000000011101101000000010000000000
111000000001001000000000001001101011001001000000000010
000000000000100001000000000101011100001010000000000000
010101000001011000000011001111000000000000000000000000
100010100010100011000000001111100000000001000000000000
000000000000000000000000000000000000000000000110000000
000000001010000001000000000011000000000010000000000000
000000100000000011100111101000000000000000000100000000
000001000010000000010110101011000000000010000000000000
000011000000000111100010100000000000000000000110000000
000010000000000101100010010101000000000010000000000000
000000000000000011000000000000000000000000000110000000
000100000000000000000010100111000000000010000000000000
000000000000000000000010100000000000000000000100000000
000010100000000000000000001011000000000010000010000000
.logic_tile 13 14
000000001110000011100011010001011100101100000001000000
000000001010010001000110000001101100001100000000000000
111000000000000011100010100001011110000011010000000000
000001000010000011100100000101101000000011110000000010
110000001000001000000010101011001011101000000000000000
010100000000001101000011111101111000100100000000000000
000000000001000000000110001101000000000001000000000000
000000000110100000000100000001100000000000000000000000
000000000001011001100111110001101101000000110000000010
000000000110100101100011101111101101000001110000000000
001000000000000111000111010111001111000001110000000100
000000000000001001010110010111101111000011110000000000
000010100101010001100110001000000000000000000100000010
000000000000101001100100000011000000000010000000000000
000110000000000111000000011000000000000000000100000100
000000000000000000100010011011000000000010000000000000
.logic_tile 14 14
000001000000000011100011110101001010000001110000000000
000010000100000001100011000001011100000011110000000000
111010001010010111000000000101111001000011000000000000
000000000000001001000000000001001000000011010000000000
110000000000001000000000000000000000000000000000000000
110000001110001101000011010000000000000000000000000000
000010000000000101100000000001001101000110100000000010
000010100001010000100000001011111100001111110000000000
001100001100001000000011101000000000000010000100000000
000000101010000111000010010011000000000000000110000000
000000000001100011100000001000000000000000000110000000
000000000000011011100000001111000000000010000100000000
000000001110000000000011100000000000000000000000000000
000100000100000000000100000000000000000000000000000000
010000000001000000000000010000000000000010000100000010
100000000000100000000010111001000000000000000100000000
.logic_tile 15 14
000000100001010111000011101001001101101000110000000000
000011100000101001100011100011111011000000110001000000
111110100000000000000000000000000000000000000000000000
000001001100000000000011100000000000000000000000000000
010100000000000011000000010101001111010100000000000000
010000000110001111110010000001011001011000000000000000
000000000000101001100010011101101100101100010001000000
000000000000001111000010001101011111101100100000000000
000010100000000000000011110101001100000011100000000000
000000000000000001000011100011111101000011000000000000
000000000000000000000000000000000000000000000100000000
000000000000000111000000000001000000000010000000000000
000000000001010000000000000000000000000000000100000000
000000000001010000000011110101000000000010000000000000
000000001100000000000000001000000000000000000100000100
000000000000000000000000000101000000000010000000000000
.logic_tile 16 14
001000000100101001000010011011011101000111110000100000
000000100000000111000011001111001010001111110000000000
111010001010000001100111001101100000000000000000000000
000000000000000011000100000001100000000001000000000010
010000000000100111100111100101100001000001010000100000
100000000001001101100110000011101000000010010000000000
000000000000001011000011110101001000000000000001000000
000000000000000111100011111101111000100000000000000000
000000000000101111100000000001101000101011110000100000
000000000000001111100011100001111010011011110000000000
000000000000000011100111101111001010010000000000000000
000100000000000000100000001011011010000000000000000000
000000000100000111100000000000000000000000000100000000
000000000000000000100000001011000000000010000000000000
000010000001110000000011001000000000000000000100000000
000001000001010000000100000101000000000010000000000000
.logic_tile 17 14
000000000101011001000000011001100001000010100000000000
000010100000100001100011111001101011000001100000000000
111000000001011001000110110001101100010000000000000000
000000000000000001100011110101001011000000000000000000
110101000110000011100000011001101100100011110000000000
010000000000000111000010000011001001110011110000000000
000000000000000111000111111001011100101000000000100000
000000000001010000000010001101011111100100000000000000
000000000000001111000111111001011111001100000000000000
000000000010000011000111000011001010101100000000000000
000000000000010000000011111111100001000000100000000010
000000000000001111000011011011101111000000110000000000
000110001010000000000000010011000001000010100000000000
000001001010011001000011110101101011000001100000000000
000000100000010000000011000000000000000000000100000000
000000001100000101000011110111000000000010000000000010
.logic_tile 18 14
000010000001011011000010101111001010110011110000000000
000001000000100001100111010101001011110111110000000000
111000000000001011100111001001111101011100000001000000
000100001010000111000010011001011111111100000000000000
111000000001001101100010001001001101010100000000000000
110000000000001111000111000111001100011000000000000000
000000000000100011110010001111001100111001110000000000
000000000101000000100100000001001101110101110001000000
000010000000000011000011101011101010110000000100000000
000010000000001111000000001101111000111001010000000000
000000000000000011100010010000000000000000000000000000
000000000000000001100111000000000000000000000000000000
000101001000100111000111001111101110001100000100000000
000110100001001111100110001001011001101101010000000000
000011100001011111000000010101011101010100110100000000
000000000000001111000011101001011100000000110000000000
.logic_tile 19 14
000001000000010111000110000011111010111001000000000000
000010100000000111100011001101111101111010000000000000
111010101010000001100111000101111001111100000000000000
000001001010001001000110011001111010011100000000100000
010000000000001111100010001101001010101100000000100000
000000000000000001100010010011011000001100000000000000
000000000010000011100011001101111111000010000000000000
000000000000000001000111011111011000000011000000000000
000000001100000111100111110000000000000000000000000000
000000000000000000100011100000000000000000000000000000
000000100000001011000010000101011100001100000000000000
000011100000001111000011100001011101001000000000000000
000000000000000000000000001011111000001100000000000000
000000000000000000000000000001011001001000000000000001
000001100001010000000111100000000000000000000100000000
000010100010100000000110000011000000000010000001000000
.logic_tile 20 14
000000101100010111100000000101000001000000110000000001
000001000000100000100010001111101001000000010000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
010000000000100011100000011101111011001001000000000000
010001000110010000000010001101101110001010000000000000
000000000011000011100111011011011011010000000000000000
000000001000101011010010110011101101110000000000100000
000000000010100000000111101001011100101011110000000000
000001000010010000000011101011011010100111110001000000
000010001100000001000010001111100000000001000001100010
000001000000000000000111000101000000000000000000000000
000000000000100111000110100000000000000000000100000000
000000000000000000000000000111000000000010000000000001
000001000001010111100000000000000000000000000100000100
000010000000100000000000001011000000000010000000000000
.logic_tile 21 14
000001000000001001010010111001011000001100000000000000
000000100000001101000011000101101010101100000001000000
111000100000100001000111000000000000000000000000000000
000000000000011111100010010000000000000000000000000000
110001000000011001000110100011011100001100000000000000
110010101100000011100100000001101001001000000000000001
000000000000000101000000011101011000010111110000000000
000000000000000000010010001001101010011011110000000000
000011100110000111100111000000000000000000000000000000
000011000000000000000000000000000000000000000000000000
000000000000000001100111001001111110000011000000000000
000000000000000000000010001101111000000011010000000000
000000000000000000000010001011001011001001000000000000
000000000001010000000000001011001000001010000000000000
000011000000010000000111001000000000000000000100000000
000010101000000000000100001011000000000010000000100000
.logic_tile 22 14
000010100000100000000111011011001100000011000000000000
000001000001000000000111110001011110000010000000100000
111000000001001000000000001101000000000001000000000010
000010100000000001000000001101000000000000000000000000
010000001101010001000011001001000001000000110001000000
010001000000100001000010010011101010000000010000000000
000000101011000111000000000011001011001100000000000000
000100000000100000000010010101011101001000000000000000
000000100000001101100110010101000001000000110000000000
000000000100000101100011111111101010000000010000000000
000000000000001000000011101000000000000000000110000000
000000000000001101000100000111000000000010000000000000
000000000000010111000010000000000000000000000101000000
000000000000000000100100001011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
.logic_tile 23 14
000000000000001111000011101001001100101000000000000000
000000000110001111000000000101011100100100000000000000
111010101000010111100000000001111111000011000000000000
000000000100001001000000001101001011000011010000000000
110001000000001011000011100000000000000000000000000000
110010000000001101000110100000000000000000000000000000
000000001100100101000010000101001010101011110000000000
000000000001010000100010001111101110100111110000000000
000000100000000011100011100001101001010100000000000000
000101000000001111000100000001011101011000000000000010
000000000000001101100000010101111101000010000000000000
000011100000100111000011110101101100000011000000000001
000000000000001011100111110000000000000000000100000000
000000000000001111100011100111000000000010000010000000
000000000010000111100000000000000000000000000100000000
000000100010000000100000000011000000000010000010000000
.logic_tile 24 14
000101000000001001100011110101000001000000100000000000
000010100000001111000011111001101101000000000001000000
111000000001000111000010000001100001000010100000000000
000000000100101001100111100011001000000001100000000000
110000000000000001000110011001100001000001010000000010
110000000001001011110010110101101110000010010000000000
000000100000000111100000010001011111001001000000000000
000010100100000000100011010001001111001010000000000000
000000000000101011000000001001011111010111110000000000
000000000001011101100000001001111110011011110000000100
001001000001000000000000011101001100001100000000000000
000000001110100000000011101101101010001000000000000000
000001000001110000000011000000000000000000000101000000
000010100000110000000100000101000000000010000000000000
000010100100000111100000010000000000000000000000000000
000001000000000000000011100000000000000000000000000000
.ramt_tile 25 14
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000011000011010000000000000000000000000000
000011000000100000000000000000000000000000
000000001001000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001001010000000000000000000000000000000
000010100000000000000000000000000000000000
000001000000000000000000000000000000000000
000100001011010000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 26 14
000000000000001111100010011011000000000001010000000000
000010000000000001100011011011001110000010010000000000
111101000000000000000000011001011000000110000000000000
000000101110000000000011100011011000000101000000000100
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001101010000000000000000000000000000000000000000
000000000000000011100011100000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000010011000000010011111001101000000000000000
000000000010101001100010101001011111100100000001000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100100000
000000000000000000000010001011000000000010000000000000
.logic_tile 27 14
000000000100100000000000001101000000000010100000100000
000100001011000001000000000011101010000001100000000000
111000000011010111000000000000000000000000000000000000
000000000000100111000000000000000000000000000000000000
110001000000000111000000010000000000000000000110000000
110000100000000000000010010001000000000010000000000000
000000000000000000000000001000000000000000000100000000
000000000000010000000000000011000000000010000001000000
000100000000000000000000001000000000000000000100000000
000000000000000111000000000001000000000010000010000000
001000000000000111100000001000000000000000000110000000
000000000000001011100000000001000000000010000000000000
000100000000000000000011100000000000000000000100000000
000000000000000000000000000011000000000010000000000000
000000000010010000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
.logic_tile 28 14
000010000000101000000111110101001000000011000000000000
000001000000010011000010111101111000000011010000000000
111000000100011011000000000111111011001001000001000000
000000000000100001100000001011101111001010000000000000
110000000000010000000110011011101101010111110000000000
010000000000101001000010000001001101011011110000000000
000010000000010011100110001101111100001001000000000000
000001000010100011000000000101111100001010000000000000
000000000000010111100111000000000000000000000100000000
000000000000100111100111101001000000000010000000000000
000000001100000001100000010000000000000000000100000000
000000000000100000000011100101000000000010000000000000
000001000000000000000000000000000000000000000110000000
000000100001000000000000000011000000000010000000000000
000000000000000000000110111000000000000000000100000000
000001000010000000000111100001000000000010000000000000
.logic_tile 29 14
000100000000000001000111111101111000000110000000000000
000010100000001111100111111001101000000101000000100000
111000000000010011100111010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
010000000000110000000011101001011101010000000001000000
110000000000000000000000000011111011110000000000000000
000000000000000000000111110000000000000000000000000000
000000000000000000010010110000000000000000000000000000
000000000000000111000000000001001100000001110000100000
000010000000000000100000001001001000000011110000000000
000000000000000000000110100000000000000000000000000000
000000000000000001010100000000000000000000000000000000
000010100000000000000010000000000000000000000100000000
000001000000000000000000001111000000000010000000000000
000000000000000000000000001000000000000000000101000000
000000001010000000000000001001000000000010000000000000
.logic_tile 30 14
000010000000001001000000001001000000000001010000000000
000001000000001111100000000101001000000010010000000100
111000000000000000000000001000000000000000000100000000
000000000000000000000000001111000000000010000000000010
010000000001010000000111100000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001111100000000000000000000000000000000000
000100000000000011000000000000000000000000000000000000
000000000100000000000000000000000000000000000100000000
000000001110000000000000000011000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000011000000000010000000000000
000000000010000000000000011000000000000000000100000000
000100001000000111000011100111000000000010000000000000
.logic_tile 31 14
000000000000010011000000010000000000000000000000000000
000000000000000000010011000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000001000000
000110000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 32 14
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000010000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 33 14
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 15
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 15
000101000000000000000000001000000000000000000100000000
000000000000000000000011101001000000000010000000000100
111000000000000000000000000000000000000000000000000000
000000001010000000000011010000000000000000000000000000
010101000000000000000000000000000000000000000000000000
010000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000100000100
000000000000000000000000001101000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 15
000000000010001011100000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
111000000110000011100000001000000000000000000100000001
000000000000000000000000000001000000000010000000000000
010000000000000000000010000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000100
000000001010000000000000000011000000000010000000000000
000000000010000101100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000010000000000000000000000000000000000000000100000010
000101000000000000000000000001000000000010000000000000
000000000000000000000000010000000000000000000100000000
000000000100000000000010010001000000000010000000000100
000000000001000000000000000000000000000000000100000000
000000000000100000000000001111000000000010000000000100
.logic_tile 3 15
000000001100010000000010010001101101010100000000000100
000000000000000111000111111111111011011000000000000000
111000000000000001100111011001111010001001000000000000
000000001010000000000110000001111101001010000010000000
010101000010000000000000000000000000000000000000000000
010100000000000000000000000000000000000000000000000000
000000000000001000000010001001011100010111110001000000
000000000010000001000100000101011001011011110000000000
000000000000000111000010010000000000000000000100000000
000000000000001111000111100011000000000010000000000000
000000000000000000000000010000000000000000000100000000
000000001100000000000011000011000000000010000000000000
000100000000100000000011100000000000000000000100000000
000100000001010000000100001011000000000010000000000000
000000000001100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
.logic_tile 4 15
000000000000000011100000011101111101010111110001000000
000000000100000111100011111101011100011011110000000000
111000000000000001100000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
010000000110000000000000000011001111001001000010000000
010010000000000000000000001111001101001010000000000000
000110000000001111100110001001111100010111110001000000
000000000000000001000000000001111110011011110000000000
000000000000000011100000000000000000000000000100000000
000000000000000000000000000001000000000010000000000000
000000000000010001000010001000000000000000000100000000
000000000000101001000110010011000000000010000000000000
000000100010000000000011001000000000000000000100000000
000001000000001001000100000101000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000000000000
.logic_tile 5 15
000110000000100000000000010000000000000000000000000000
000001000001010000000011000000000000000000000000000000
111000000000000000000000011001111101101100010000000000
000000001010001001000011101101001111101100100000100000
010010000000000000000000001011000001000001010001000000
010000000000000000000000001001101100000010010000000000
000000000001010000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000010000000000011000000000000000000000100000000
000000000001010000000100001111000000000010000000100000
000000000000001011100000001000000000000000000100000001
000000000000001011100000000011000000000010000000000000
000000000000000111000111100000000000000000000100000000
000000000000000000100000000111000000000010000000000000
000000000010000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
.logic_tile 6 15
000010101000000111000010011001101000001100000001000000
000000000000000001000011111111011010101100000000000000
111000000000011011000000010000000000000000000000000000
000000000000001111100011110000000000000000000000000000
000001000000000011000011100000000000000000000000000000
000010100000001001100111100000000000000000000000000000
000000000000000001000000001011101100010111110000000000
000000000000001001100011111101111000011011110000000000
000000000000000000000110000111000000000000110000000000
000000000000000000000010011001101000000000010010000000
000001000000010000000000000101000000000000110000000000
000000000000000000000011101011101010000000010000000001
000000000000100000000000011000000000000000000100000010
000000000001010000000010111001000000000010000100000000
010100001101010000000111100101111001111110110100000000
000000001110000000000000001101001010111100111110000000
.logic_tile 7 15
000000000000100001000010000000000000000000000000000000
000000000001010011100100000000000000000000000000000000
111001000000001000000000000001011000101100000000000000
000000000000001101000000000001001011111100000000000010
110000000000000000000000000000000000000000000000000000
110000001011010000000011010000000000000000000000000000
000000000001000000000010000011011010111001000000000000
000000000000000000000100001011011001111010000000000001
000011000000000000000111000000000000000000000000000000
000010000000011111000100000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000111101000000000000000000100000100
000000001110000000000000001011000000000010000100000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramb_tile 8 15
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000100100010000000000000000000000000000
010001000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000100000000000000000000000000000000000000
000110100000000000010000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000100000000000000000000000000000000000
000000001100000000000000000000000000000000
.logic_tile 9 15
000110100000001001100010011111100000000001010000000000
000000000001000011000111001001101100000010010010000000
111001100001010000000000010001000000000001010000000000
000011100000101011000011001001001110000010010000000000
110010100000000011100000000011100000000000110000100000
010000000000000000100000001001001010000000010000000000
000000000001000000000000000000000000000000000000000000
000000000000101101000000000000000000000000000000000000
000000000000000111000000011001001101000110000001000000
000000000000000111100011000001001101000101000000000000
000000000000000011100000010000000000000000000000000000
000000000000001001100011010000000000000000000000000000
000010100000100000000000001000000000000000000100000000
000101000000010111000000000011000000000010000000000000
001100000000100000000000001000000000000000000100000000
000010000001010000010011100101000000000010000000000100
.logic_tile 10 15
000100000000010001000111011001011110000001110010000000
000000000000001001010011011111111110000011110000000000
111010000000001000000000000000000000000000000000000000
000001001000001111010010010000000000000000000000000000
011000000000010101100000000000000000000000000000000000
010000000000000000100000000000000000000000000000000000
000000001001010000000010000001111011010111110000000000
000000000010100000000100000001011101011011110000000000
000101000000001011100110001111100000000000110000000000
000100000001001111100000001001001000000000010000000010
001101000000000000000011000000000000000000000000000000
000110100000000000000100000000000000000000000000000000
000001000000000111000000000011001110001100000010000000
000000100000000000000011100011111010101100000000000000
000000000000001000000010000000000000000000000100000000
000000000000001101000011010011000000000010000010000000
.logic_tile 11 15
000010100000000000000111011111111000001001000000000000
000000001100011001000010110111101000001010000000000000
111010000011001111000000000001111000000011000001000000
000000000010100111000011110101011101101011000000000000
111001000000001001000000000111000000000000110000000000
010010100000010001100000001111101001000000010000000000
000000100000000001100111000101101101000011000001000000
000001000110000000010000001001001101000001000000000000
000011100100000000000111110000000000000000000000000000
000010100000000111010111100000000000000000000000000000
000000000000010001000011100101101011000110000000000000
000001000000100000000000000111101110000101000000000000
001000001010001000000011010000000000000000000000000000
000000001110000101000110110000000000000000000000000000
000000000000001001100000001000000000000000000100000100
000000000000000011100010000011000000000010000000000000
.logic_tile 12 15
000000000000001111000011110001000000000001010000000000
000010100000001111100111111001001000000010010000000000
111001000001010000000000000000000000000000000000000000
000000000100010000000000000000000000000000000000000000
010000000000001000000011110011111111010111110010000000
110100000100000011010010100111101100011011110000000000
000000000001000001000011000011011010001111110001000000
000001000000000000110100001101001001001110100000000000
000000001010101000000000001000000000000000000110000000
000000001111001111000000001101000000000010000000000000
000000000000000000000010000000000000000000000100000010
000000000000001001000000000111000000000010000000000000
001001000001000101100000000000000000000000000000000000
000010100000001001100000000000000000000000000000000000
000000000000100000000000000000000000000000000100100000
000001000000000001000000000101000000000010000000000000
.logic_tile 13 15
000000100011010000000011010001000000000000000010000100
000000000000010000000111111101100000000001000000000000
111000100000000000000010010000000000000000000000000000
000000001110000000000111110000000000000000000000000000
010001000000100000000011001101100000000010000000000000
010110000000010000000000000101100000000000000000000000
000000000000000001100010011101111001111001000000000000
000000000000001111000010000101111101111010000000000100
000100000000000000000000001000000000000000000100000000
000000000010000000000000001011000000000010000000100000
000000000000000000010011110000000000000000000100000000
000000000000000000000010111111000000000010000000100000
000010100000000000000000001000000000000000000110000000
000001000001000000000011001111000000000010000000000000
000001001000000000000110101000000000000000000100000000
000010100000000000000000001001000000000010000000000000
.logic_tile 14 15
000001000000001011000011110001111101001001000000000000
000010000000001111000111000001101000001010000000000000
111000100100000111000010011011001000001100000000000000
000000000110001001100110001011111000101100000000000000
001000001010001001000010010000000000000000000000000000
000000000010000001000111010000000000000000000000000000
000000000100100111000011110011101110000011000001000000
000000000001000011000011010101011000000011010000000000
000000100000000001100000011101011010001100000000000000
000001100000100000000010110101111010001000000000000000
000000000001011111000111110101111001000011000000000000
000000000000101111000111101001111110000010000010000000
000001000001010111100011100001101101001100000000000000
000000000000100000100000001101001101001000000000000000
110100000000001111000110001111101111111001010100000000
110000000000000001100011110101101111110000000000000000
.logic_tile 15 15
000001000010110000000011110111001100110000000000000001
000010101010111001000111111001111110100000000000000000
111010000000000011000000011001100000000010100000000000
000000001010000000100010001011101010000001100000000000
010010100000001111000111100000000000000000000000000000
110000000000000111000100000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000010100001100011000001101100111011110000000000
000000101000110000100111111011001000110011110000000000
000000000000000000000110100111101010010100000000000000
000000000001010001000100001001001111011000000000000000
000010000001010111000000001000000000000000000100000000
000000000010100000000011110011000000000010000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
.logic_tile 16 15
000000100000001000000111001101100000000001000000000010
000000000000001011000011000101100000000000000001000000
111100000100001011000110011001001101101011110000000000
000100000001000111100011000001111111011011110010000000
110000000001000001000000000000000000000000000000000000
110000001011110001100000000000000000000000000000000000
000011100000001011000111011111011111001001000000000010
000011000000001111000111111001011110001010000000000000
000000000001010111010000001001001111010100110000000000
000010001011110000100010011011101000000000110000000010
000001000000000011000111010001011001000011110010000000
000011000110000000100110000011011100000011100000000000
000000000000000011100111001101011100000110000000000000
000100000110001001000000001101011010000101000000000000
000000000000100000000010001000000000000000000100000000
000000000001001001000110000101000000000010000000000000
.logic_tile 17 15
000000100001001111100011110001111101000011100000000000
000001100001110001000011100101001011000011000000000000
111000000000001111000110000101001111000011000000000000
000110000000001001000100001101101101000001000000000001
010010000000111011100010001001011111010100000000000000
010101000000011111110110010111001101011000000000000001
000000001010000101110111110101101101110100000000000000
000000001010001001100110011001011110110000000001000000
000000001010001000000000000101101010111100000000000000
000000001110001011000011010011001000011100000000000100
000001000000000001000010001000000000000000000100100000
000010100110000000000011111101000000000010000100000000
000001001110000111100000001000000000000000000100100000
000010101100000000100000000001000000000010000100000000
010000001100000011000000001000000000000000000100000000
000000000000000111000000001001000000000010000101000000
.logic_tile 18 15
000001000110001111000011000001111111111111000000100000
000010100101011111100110010101011010010111000000000000
111000000110001001100111101101101000010111110001000000
000001000000000111000010011011111101011011110000000000
010011100000001111100111001001101100010111110000000000
110001000110001011100000000011101111011011110010000000
000000000000000101100110000001111100000011010000000000
000000000001000111100000000101111000000011000000000000
000000000100000001000011100111000000000000000001000000
000000001010000000100000000001000000000001000001000000
000000001010000000000011101111111000000001110000000000
000000000000001111000010000111001001000011110000000000
000001000001000001000011100000000000000000000110000000
000000100000000111000000000111000000000010000000000000
000000000000000011100000011000000000000000000100000000
000000000000001001100011000101000000000010000000000000
.logic_tile 19 15
001100000010010000000011000101111110000011010000000000
000000000000110001000110001111101110000011110000000000
111000000000001111100011100000000000000000000000000000
000000000000001101100000000000000000000000000000000000
010010000001000101100111101111100001000000110000000000
010000000000101111110100001101001000000000100000000010
000000000001000011000010010101101011001100000000000100
000010000000000000000010001001011000101100000000000000
000000000000001101110000000001111101001100000000000001
000000000000000001000000000011101100001000000000000000
000000000000001111100011100101011100010111000000000000
000000000000001101100110010101011100111111000000100000
000000000000111011100011101111011110001001000000000000
000100000000011011100100001111011000001010000000000000
000000000000100000000110001000000000000000000100000000
000010101101010111000010011011000000000010000000000000
.logic_tile 20 15
000000000000000001000010010001100000000000000000000110
000000000000000011000011110001100000000001000010000000
111110000000001000000011100001001100000011000000000000
000110100000000001000111100001101111000001000000000000
110000000000000000010000010101101001001100000000000000
110000000000000111000011010111011010101100000000000100
000001000001011011000000001111111000001100000000000100
000010000000001111100011010111001011101100000000000000
001000000000000111000000001101101001001100000000000000
000000000000001111000000001001111010101100000000000000
000000001100000000000000000000000000000000000100000000
000001000000000000000000000011000000000010000000000001
000001000000100001000010000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000100000010000011000000000000000000000000000100000010
000010100010001001100000000101000000000010000000000000
.logic_tile 21 15
000100000000001011000111001011011111010100000000000000
000000000000001111000100001101101110011000000010000000
111000001001000000000000001011011101010111110000000001
000000000100100111000000000101101101011011110000000000
010101000000000000000111101001011101000110000000000100
110010000000001011000100000001011100000101000000000000
000000000100001000000110000000000000000000000100000000
000010001110000001000000001001000000000010000000000000
000010100000000000000110001000000000000000000100000000
000001000000000000000010011111000000000010000000000000
000000000000000011100011101000000000000000000101000000
000000000000010111100000000011000000000010000000000000
000000000000000000000000000000000000000000000100000010
000001000000000000000000000001000000000010000000000000
000000000000000001000010000000000000000000000100000000
000000001010000111100000000101000000000010000000000000
.logic_tile 22 15
000000100000010001000010001001000000000000110000000000
000000000001001001110110000101001011000000010000000000
111000000000000111100111011011101001101000000000000000
000100000000000111100011110101011101100100000000000000
110010000000001111000110111001000001000001010000000010
010001000001010001000111101101101110000010010000000000
000100000001010111000110001111111101000110000001000000
000100001010001001100000000001111101000101000000000000
000000101000010001100000001101011111001110100000000000
000001001010000000000011101001101000001111110010000000
000001000000100000000011010000000000000000000000000000
000110100001000011000111110000000000000000000000000000
000100000000000000000000000011001010000001110010000000
000110001110000000000000000001001010000011110000000000
000000000010110111000011101000000000000000000100000000
000000000000110111000000001001000000000010000000000000
.logic_tile 23 15
000000001110001011100011001001011101000011010000000000
000010000100001011100111010001011011000011110000100000
111000000000011111000011100001001011001100000000000000
000010100000000001100000001001101001001000000001000000
110000000001101101000010101011001110101111110000000000
110000000000011011000000001111101011111111110010000000
000000000000000000010010000000000000000000000000000000
000000000000001001000100000000000000000000000000000000
000000100000100000000010101001111010101000000000000000
000001001001000000000000000111001000100100000000000000
000000001010000101100110101011100000000010100000000000
000100000000000111000100000011001010000001100000000000
001000000000000000000010000000000000000000000000000000
000010100000000011000000000000000000000000000000000000
000000001110000001000110101000000000000000000100000000
000000001100000000100111101111000000000010000000000000
.logic_tile 24 15
000001000000101111000111110101100001000010000001000000
000010000000011101100110000001101000000000000000000000
111000000110001111100110110111001001000011000000000000
000000000010000111100111100001011001000011010001000000
110001000000000000000010010011100001000000100000000000
010000000000000000000011111101001010000000000000000000
000000000000101101100010110111000001000001010001000000
000000000000001111100111101001101000000010010000000000
000000000000000000000111111101000001000011010000100000
000001000000000000000011001001101011000011110000000000
000001000110100111100000000000000000000000000100000000
000010100000010000000000001011000000000010000000000000
000000000000000111000010000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000010000000000001000000000000000000100000010
000000000000100000000000000101000000000010000000000000
.ramb_tile 25 15
001000000000000000000000000000000000000000
000100000000000000000000000000000000000000
000000101100000000000000000000000000000000
000001000000000000000000000000000000000000
000000100000100000000000000000000000000000
000100000001000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100001010000000000000000000000000000
.logic_tile 26 15
000001000010000000000010000000000000000000000000000000
000010000000000000000111100000000000000000000000000000
111100001100010000000000000101101000001001000000100000
000000000000001011000000000011011001001010000000000000
010000000000000000000111100000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000000011000000000000000000000000000100000000
000000000010000000000000000000000000000010000001000000
001100000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000100000000
000100000000000000000000000000000000000010000001000000
000000001010000000000000001000000000000000000111000000
000000100000000000000000000001000000000010000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 27 15
000000101110101001100111001111001100001001000000000000
000001000111010001000011111101111010001010000000000000
111000100000011101100111111011101010010111110000000000
000101000010001111100010001001001101011011110000000000
110010100000000001000000001001101100001001000000000000
110001000000000000100010011001011010001010000001000000
000000000000000000000110000001000001000000110000000000
000000000000000011000000000001001010000000010000000100
000010101110000000000010000000000000000000000100000000
000000000000000000000100001001000000000010000000000000
000001000000001000000000000000000000000000000100000000
000000100000000001000000001101000000000010000000000010
000010000010110000000010001000000000000000000100000000
000011000000010000000011110001000000000010000000000000
000000001010000000000000000000000000000000000100000000
000000000001010000000000001001000000000010000000000000
.logic_tile 28 15
000000001110100000000110111011111010001001000000000000
000000000000000111000111110101011111001010000000000010
111000000000000111000000000001011101000011010000000000
000001000000000000000000001001001101000011110000000000
010000000000000001100000001001101010001100000001000000
010000000000000101000000001011001010101100000000000000
000010100000000001000110110000000000000000000000000000
000001000000000000100111110000000000000000000000000000
000000000000000011100000001000000000000000000100000000
000000000100000000100000001101000000000010000000000100
000000100000000001100010000000000000000000000100000000
000001000010000111000110000011000000000010000000000000
000000000010000000000111010000000000000000000000000000
000000000001010000000111000000000000000000000000000000
000000000110100000000000000000000000000000000100000000
000000000000010000000000001111000000000010000000000000
.logic_tile 29 15
001000000000010000000000000011011101110101110000000000
000000000000000000000010111001001011110110110010000000
111000000000000001100111111001101110101100010000000000
000000000000000000000110001001111110101100100000000000
110010000000000001100010000101101110101000000000000010
010000001010000000000100000011001111100100000000000000
000001000000001000000011101101001010000110110000000000
000010000000000001000000000001101110001010110000000100
001001000011001101100111011000000000000000000100000000
000010100000101011100111101111000000000010000000000000
000000000000000011100010001000000000000000000100000000
000000000000000000100000001011000000000010000000000000
000010000000000111100111100000000000000000000100000000
000001000000000111000000000111000000000010000000000000
000000000010000000000011100000000000000000000100000100
000000000010000000000000001011000000000010000000000000
.logic_tile 30 15
000000000110000000000000010001111011001001000000000000
000000001100010011000011110001001011001010000001000000
111000000000000011100000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
010000000000000000000000000000000000000000000100000010
010000000000000000000000001011000000000010000000000000
000000000001000000000010000000000000000000000000000000
000000001010000111000100000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000011100000000000000000000000000000
000100100000000000000000000000000000000000000000000000
000001001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 31 15
000000000000001101000110000011111010101000000001000000
000000000000000011100000001101111000100100000000000000
111000000000000000000111100011011000000110000001000000
000000001000000000000010011001011101000101000000000000
110010100000001000000010100000000000000000000000000000
010001000000000011000100000000000000000000000000000000
000000000000000000000000000111000000000001010000000000
000010000010000000010010010001001010000010010000000000
000000000000000000000111000000000000000000000000000000
000000001100000011000111100000000000000000000000000000
000000000000000000000110101000000000000000000100000000
000000000000000000000100001001000000000010000001000000
000000000000000011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000010
000001000000000001000000000111000000000010000000000000
.logic_tile 32 15
000000000000010000000000000000000000000000000000000000
000000000000100000000011100000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
010000000000010000000000000000000000000000000101000000
010000000000100000000000000011000000000010000000000000
000000100000000000000000000000000000000000000101000000
000001000000000111000000001011000000000010000000000000
000000001010000000000111100000000000000000000000000000
000000000000000111000100000000000000000000000000000000
000000100000000111000000001000000000000000000100100000
000000001110000000000000000011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000110000000
000000000000000000000000000101000000000010000000000000
.io_tile 33 15
000000000000010000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 16
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000001010000000100
000000001000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 16
000000000000000000000010100000000000000000000000000000
000000000000000000000110010000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000100000000
010000000000000000000000001111000000000010000000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000010100000000000000000000000000000000
000000000000000000000000000000000000000000000100100000
000000000000000000000000001001000000000010000000000000
.logic_tile 2 16
000011000000000000000000010000000000000000000000000000
000000000000000000010011110000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000100000010
010000000100000000000000000111000000000010000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000100
000010000000000000000000001101000000000010000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001111000000000010000000100000
001000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000101000100000000000011100000000000000000000000000000
.logic_tile 3 16
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000001111000000001101111110000110000000000001
000000000000001101000000001101101100000101000000000000
110000000001000000000000000000000000000000000000000000
010000000000100000000000000000000000000000000000000000
000000000000000000000110010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000111000111001000000000000000000100000000
000000000000000000100111101011000000000010000010000000
000010000000000000000000001000000000000000000100100000
000000000000000000000011100001000000000010000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000001000000000010000000000000
000000000000000001000000000000000000000000000100000000
000000000000000000000000001011000000000010000000000000
.logic_tile 4 16
000100000000000011100111010101100000000000001000000000
000000000000000000100011110000000000000000000000001000
111100100000000001000110010011000001000000001000000000
000001000000000000100010000000001101000000000000000000
010010100000001001000010000101101000000011110000000001
010000000000010011100100000000100000111100000000000000
000000000000011000000000011001101011010111110000000000
000000000100000111000011101001111000011011110000000001
000000100000001011100000011101001000111001000000000100
000011001110000011100010110011011010111010000000000000
000000000000000000000011000000000000000000000100100000
000000000000001011000000000001000000000010000000000000
000000000001000000000000000000000000000000000100000000
000000000000100000000000001011000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000011000000000010000000000000
.logic_tile 5 16
000000000000001001000010000011101100001001000000000000
000000000000000111100110011001101111001010000000000000
111000000110001000000010000011001110001001000001000000
000000000000000001000111010001001101001010000000000000
010000000000001000000111111101000001000000110001000000
110000000010000001000111110001001100000000010000000000
000000000000000011100011111101101110001001000001000000
000000000010000000000010011001101101001010000000000000
000000000000001011100111001111101100010111110000000000
000000000000000111000000000101011110011011110000000000
000000000000000000000011000001101110001001000000000000
000000000000000001000000001001101101001010000000000000
000001000000000011100111000101011011110010100100100000
000000000000000000000000000001111111110000000100000000
010100000000001000000010000000000000000000000000000000
000000001010001101000100000000000000000000000000000000
.logic_tile 6 16
000010100000000111000011100000000000000000000000000000
000001000000000000100100000000000000000000000000000000
111000000001000101100000001101001100001100000001000000
000001001100000000000000000001101000101100000000000000
110000000000000000000010100000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000001000000000001000000000000000000100000000
000000001000000011000000001011000000000010000010000000
000000000000000000000000000000000000000000000100000000
000000001110000000010010011001000000000010000010000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000010000000100000000000000000000000000000000000000000
.logic_tile 7 16
000000001000000000000000000101101010010100000000000000
000000000100000000000010001101001101011000000001000000
111000000000000000000110110001000000000001010000000000
000000000000000000000111000011101111000001100010000000
110000000000000011000110100000000000000000000000000000
110000000001011001100100000000000000000000000000000000
000001000000001111000000000101111111101000000000000000
000100100000000001000000000111001101100100000010000000
000000100000000111010000000111100001000001010000000000
000100001100000000000011000111001001000010010000000000
000000000110001011000011101101001100000110000000000000
000000000000000011100000001001011010000101000001000000
000000000000000011100011111000000000000000000100000000
000000000001001001100111100011000000000010000000000001
000010000000000001000000001000000000000000000110000000
000010100000011001000000000011000000000010000000000000
.ramt_tile 8 16
000000001010010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000010000000000000000000000
000000100000000000000000000000000000000000
000011001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 9 16
000010100100001101100010000000000000000000000000000000
000001000000001111100000000000000000000000000000000000
111010100000001001000110011001011011000011000000000000
000000000000000001100010000001001110000011010010000000
000000000000000101100010000000000000000000000000000000
000000000000000000100110000000000000000000000000000000
000001000000001111000000001011100000000001010000000000
000011100000001011000010000101001100000010010010000000
001100100000100001000000000001000001000000100100100000
000101000000000000100000001101001000000000000000000010
000000000000000000000011000111100001000000110100000100
000000000000000111000000001101001101000001110000000100
000100000000000000000000001101101000001001000100000010
000000100000000000000000001001111010001010000000000001
001000001000001001100000000101000001000000100100000000
000000000001000111000000001001001001000000000001100100
.logic_tile 10 16
000000000000001000000000001101000000000001010001000000
000000000000001011000000001001001100000001100000000000
111000000101000000000111110101111111000011010000000000
000000000100100000000110001011001001000011110010000000
110000000000000011100000001011000000000000110000000000
110000000000001011000000000011001010000000010010000000
000011100000000001110011100000000000000000000000000000
000000000100001101000100000000000000000000000000000000
000000000000011111000111100101100000000001010001000000
000000000000101111000100000001001110000010010000000000
000000000101001000000000011011101111001001000000000000
000000000000001101000010011111101110001010000000000000
000100000010000001000010001000000000000010000100000000
000000001100000000100100001101000000000000000100000000
010010000000000001000000010000000000000000000000000000
000000000000001011000011010000000000000000000000000000
.logic_tile 11 16
000001000000100001000110011001011100001001000000000000
000010100001000000100011001101101101001010000000100000
111010100000000000000000000000000000000000000100000001
000000000000000000000000000011000000000010000000000000
110001000001100000000000001000000000000000000100100000
110110100000110000000000000011000000000010000000000000
000000101111000000000110000000000000000000000100000000
000001001010100000000000000111000000000010000000000000
000001000000100011100000010000000000000000000100100000
000000000000000000000011101001000000000010000000000000
001100000000001001000000000000000000000000000100100000
000100000110000111000000000001000000000010000000000000
000000000000000000010111100000000000000000000000000000
000000000001001001000000000000000000000000000000000000
000000000001010000000000001000000000000000000100000000
000000000000000000000011101111000000000010000000000000
.logic_tile 12 16
000010100011010111000111110001011100001100000001000000
000000000000000111000111010001111010001000000000000000
111000000001000111000000011011000000000000110000000000
000000000001010000010011110001001000000000010000000000
110010100000100001100000000000000000000000000000000000
010001000000010000000000000000000000000000000000000000
000000000001011111000110010001011101100111110000000000
000000101010000011110011111111101110101011110000000010
000110000000001000000110111111100001000001010000100000
000001000000000011000011000101101001000001100000000000
000000000000000000000111101101100001000001010001000000
000000000000000001000000000101101011000001100000000000
000000001001010111100000000000000000000010000100100000
000100000000000000000011010111000000000000000100000000
011000000000000000000000010000000000000000000100000000
000000000000001001000011011011000000000010000100000000
.logic_tile 13 16
000000000001010111100011110001111111101000110000000000
000100001000101111100011111001101000000000110000000000
111010000000000011000111010000000000000000000000000000
000000001110000011000010110000000000000000000000000000
010000000100001111000111011011001010001100000000000000
110010100001011101000110000011001100101100000000000000
000000100000100001000010001101111110001100000100000000
000000000000010000000100001111101000101101010000000000
000110000000000101100010100111001001110011110100000000
000000100000000111100000000001111101010010100000000010
000000001100001000000000001101011010110011110100000000
000000000000000111000010000001001101010010100001000000
000010100001011000000000010000000000000000000000000000
000010100000100001000011000000000000000000000000000000
000000000110100001000111010111111000010100110100000000
000000000001011111100010101101111110000000110010000000
.logic_tile 14 16
000000000000001111000111111011001011010111110000000000
000000100000000001000111000111011001011011110000000000
111010000100000111000011110011001111101100010000000000
000000000000000011000011001001001110101100100000000001
110000000000000111100111010001011100000110100000000000
110000001000000000000111110101001011001111110000000000
000000000000100001000010001101111100011000000000000000
000000001101011111100011011001001110101000000000000000
000111100111111011100110010101100001000000110000000010
000010101010111101100010000001101111000000010000000000
000000000000000011100000000001011001000011000000000100
000000000000101001100000001111101000000010000000000000
000000000000000001000010001011011010101100000000000000
000000001100000001000111111101101101111100000000000000
010001000000001111100010011000000000000000000110000000
000000000010000011000010101111000000000010000100000000
.logic_tile 15 16
000000001010000011100111110011100001000000110000000000
000000000000000111000111110011101011000000010010000000
111010000001000111100010010101011111101100010000000000
010000000110000101100110111111011000101100100000000000
110000000000001101000010011101101100011000000000000000
010000000000000111000111001011111000101000000000000010
000010000100001101000011110101001111000110110000100000
000100000000000011000011000001101000001010110000000000
000000000000011000000011100101011010000011000000000000
000000001010101101000111111001001111000011010000000001
000100000001000000000111100001100000000000110000100000
000100000010000000000111001101101001000000010000000000
000000001000100001100011111001101111110000000100000000
000000000001001001000110100101101000111001010000000000
000000000000000000000011100000000000000000000000000000
000010000000000000000100000000000000000000000000000000
.logic_tile 16 16
000000100010001011100011010101011000001100000001000000
000001000000000011100011011001111000001000000000000000
111010100001101011100111111001101010001100000000000000
000001000000010111000111101101001010101100000000000000
010100000110000111100110101111100000000010100000000000
000010000000001001000110010011101101000001100000000000
000000000100000001000010011101100000000010100000000000
000000000000000001000011101011101111000001100000000000
000000000000000000000000010000000000000000000000000000
000001000000000000000011000000000000000000000000000000
000010001000001000000110001111011010010000000000100000
000000000000001111000000000001001000000000000000000000
000100000000001001100000011111001000000001110000000100
000100000000000101000011001001011011000011110000000000
000000000001010000000000001000000000000000000100000000
000000100000000000000011010101000000000010000000000000
.logic_tile 17 16
000000000001000101100010010111011000010100000000000000
000000001000101001100011011111111000011000000000000000
111000001100001111000011100101111110000001110000000000
000010100000011001100111001011011001000011110000000010
010111000000000111100111101001001011000100000000000000
110001000000000000100011101001011011000000000010000000
001000000000000111100010001011111111001100000000000000
000000001110100000100011010001101011001000000001000000
000101000011100111000011100000000000000000000000000000
000010000000100001000100000000000000000000000000000000
000000001000000011000011001001011000001100000000000000
000000000000000000000111111011101100101100000000000000
000000000111110000000111100011111110000010000000100000
000000001110100000000011010101011100000000000000000000
000000000000000001100110111000000000000000000100000100
000000000000000001000111100111000000000010000000000000
.logic_tile 18 16
000000100010101011100111100101011011011011110000000000
000001000000000001000100000011001100101011110000000000
111000000000001111100111110000000000000000000000000000
000000000000000001000110000000000000000000000000000000
110001000000001011000111101111101001101100000000100000
110000000000000111100011110011011101111100000000000000
000000000000011000000000000001111101000010110000000010
000000000000101011000000000001001001000000110000000000
001010100000001011100011101101001100000110000000000000
000001001000001011000000001001101011000101000000000000
000000000000000000000000011001001010000011110000000001
000000000000100001000010110001001101000011100000000000
000001000000100000000010001000000000000000000100000000
000010000000010000010100000111000000000010000000000000
000000100000000001000000000000000000000000000000000000
000010000000000011100000000000000000000000000000000000
.logic_tile 19 16
000000000000001011100111010001011001000110000001000000
000000100000001011100011000001001111000101000000000000
000000000000001001000000001001001100011000000010000000
000000000000000001100011111011101100101000000000000000
000000000000001001000111101101101000111000000001000000
000000100100000011000011100011111010111100000000000000
000001000000000111000000010111011111010111110000000010
000000100000001101100010001101011110011011110000000000
000000000000000011100011000101011111001001000000000000
000000001000000111100000001101001111001010000000000000
000000000000100101100111011001111111000011110000000000
000010001011010001110011100101101100000011100001000000
000100000000001111000000001111001111001100000000000000
000100001000011011000011010101101101001000000000000000
000000000000010001000011101001100000000000110000000000
000000001110000001000111011111001101000000010001000000
.logic_tile 20 16
000000000001100001000111011011101111000110000000000000
000000000101010000000010001001101010000101000010000000
111000100000001001100011101101011111000100000010000000
000001000000001111000011100011001001001100000000000000
110000000110010111000110000001011010000001110000000000
110000000000000111100000001101011100000011110000000000
000000000000000011110011011111111010101000000000000000
000000001110000000100111101111101110100100000000000000
000010000001010111100011100000000000000000000000000000
000001000000001001000100000000000000000000000000000000
000010100000100001000110000001111100101100000000000000
000000001100010000000010000101011100111100000000000000
000000000000001000000011100001011001001100000000000000
000000000000000011000000001001101011001000000010000000
000000000000000111000010010000000000000000000100000000
000000100000000000000111101011000000000010000000000000
.logic_tile 21 16
001000000001011111100011000101001000000011000000100000
000000000000100111100110000001011110000010000000000000
111101000000100001000011110101001000000110000000000000
000000001111000000100011011111111100000101000001000000
110100100000100000000110101111100000000010000010000000
010101000000010001000100001001100000000000000000000011
000010100001110000000011100011000001000000110000000100
000000000000110000000100000001001101000000010000000000
000010000000001011100000001000000000000000000100000001
000100001000000111100011101101000000000010000000000000
000000000000001000000011001000000000000000000100000000
000000000000000011000100001001000000000010000000000001
000010000110000001000000001000000000000000000110000000
000001000000100000000011010011000000000010000000000000
000010100001000000000000001000000000000000000100000010
000000001000100000000010000001000000000010000000000000
.logic_tile 22 16
000010001000001011000010011001011000111001110001000000
000000000000001111100110111101011110111010110000000000
111000000000001001100111011111111101000011000001000000
000000000100001111000111100001101001000010000000000000
011000000000000111000010010111011010010111110000000000
110000000001011001100010000011011010011011110000000000
000010000001110000000010011001101011001001000001000000
000001000000100000000111111111101011001010000000000000
000000000000000011000111101011001001001100000000000000
000000000100000111000000000001111110001000000000100000
000000000000001111000000000001000001000000110000000000
000000000000010111000000001101101100000000010000000000
000000000000001011100000000011000000000000000000000000
000000000000000111100000000001000000000001000010000000
000000000000000101100011010000000000000000000100000000
000000000000000000100111000101000000000010000010000000
.logic_tile 23 16
000010000000101111000111011111100001000000110000000000
000001000111011111100111110001101100000000010001000000
111000000000001011000010100000000000000000000000000000
000000000000000001100000000000000000000000000000000000
110001100000001000000011000001101000110011110000000000
010011100000000011000100001101011000010011110001000000
001100000001110101000011101011101110101100010000000000
000100000000100000100110011101111110101100100000000010
000100000000100000000111011001101110010111110000000000
000000000000000000010111001101111110011011110000000000
000000000000100000000110010001011110000011000000100000
000010100000011001000010000001111010000001000000000000
000000000000000001000111111011100001000001010000000000
000000000000010001000011100101101110000010010000000000
000000000000000011100011000000000000000000000100000000
000010000000000000110010011011000000000010000000000000
.logic_tile 24 16
000000000000000001100010010111100000000001010001000000
000000000001000111000011010101101000000010010000000000
111000000000000000000000010101100000000010000000000010
000000000000000101000011010101100000000011000000000000
010010000000000011100000000000000000000000000000000000
010000000000000101100000000000000000000000000000000000
000000000001001000000110001011111000000110000000000000
000000000000001101000000000101011101000101000000000000
000010100000000011100010010001000000000001010000000000
000000000000000000000111000111101101000010010000000000
000000000010001000000000000001100000000011000000000000
000000000001010001000000000011000000000010000000100001
000000000100000011110000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000010100111010000000000000000000000000000000100000000
000000000001010000000011000001000000000010000000000000
.ramt_tile 25 16
000000001000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001010000000000000000000000000000000
000100000000000000000000000000000000000000
000100000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000011000000100000000000000000000000000000
000011100000010000000000000000000000000000
.logic_tile 26 16
000000000000000000000110000001100001000001010001000000
000000000000000000000010001001101100000010010000000000
111100000000000111100111010001111001001001000001000000
000100000000001111110110001001101000001010000000000000
110000000110000000000000001101111001010111110000000000
010000000000000000000000001101101000011011110000000100
000000000000000000000110001000000000000000000100000000
000000001100101011000011000101000000000010000000000000
000000000000001111000000011000000000000000000110000000
000000001110001011000011101011000000000010000000000000
000000001110000111000000011000000000000000000100000000
000000000000001001100011110011000000000010000001000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000011000000000010000000000000
000000000001100000000000000000000000000000000100000000
000000000010010000000000000011000000000010000000000000
.logic_tile 27 16
000000001110000001000111001111101111101100010001000000
000000000000001011000111100111011111101100100000000000
111000000100001000000000000101011110001001000000000000
000000000010100001000011100001011111001010000010000000
010000000000000001000010000101101011000110000000000000
010000000000001001000100001101101111000101000010000000
000000000000100000000000011001111110000110000000000000
000000000110010000000010001111011111000101000001000000
000010100000100111000000000001000001000001010000000000
000001000001000000000000000001101100000010010000000000
000010000001001001000000001000000000000000000100000100
000000000000001011110000000011000000000010000000000000
000000000000000000000000011000000000000000000100000000
000000000000000000000011101001000000000010000000000000
000000000110001101100010000000000000000000000100000000
000000001110001101000011010011000000000010000000100000
.logic_tile 28 16
000000000000000000000111100001101011110110000000000000
000100001000000000000110001101101001110101000000000000
111000000000001111100010100001101001111001110010000000
000000001010001111100011100111011000111010110000000000
110000000000110000000010100000000000000000000000000000
110100000000011101000100000000000000000000000000000000
000000000000001101000000010000000000000000000000000000
000000000000010001100011100000000000000000000000000000
000000000000000000000000001001001111001001000000000000
000000000000001001000000000101111001001010000000000000
000000101010000000000010001011000000000001010000000000
000001000000001011000000001101001111000010010000000000
000000000001001000000010011101111000000011010000000010
000000000000000001000011010011001001000011110000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001011000000000010000010000000
.logic_tile 29 16
000001000000000000000000000000000000000000000000000000
000000100000000011000010000000000000000000000000000000
111010000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
010000000110000000000000000101101011110110000000000000
010000000100001101000000000001101110110101000000000000
000000000000000000000000000000000000000000000110000000
000000000000000000000011010111000000000010000000000000
000000000000000000000000010000000000000000000000000000
000010100000000000000011010000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000001111000000001011000000000010000010000000
000000000000000011100000001000000000000000000100000000
000010100000010000000000000011000000000010000000000010
.logic_tile 30 16
000010100000000000000110001101011000001001000001000000
000000000000000000000000001101111011001010000000000000
111000000000000011100011100011101011010111110001000000
000000000100000111100110011001011001011011110000000000
110010100000000000000111111000000000000000000100000000
010000000000000000000110000001000000000010000000000000
000000000000001000000110001000000000000000000100000000
000000000000001101000000000011000000000010000000000000
000000000110000000000000001000000000000000000100000000
000000000110000000000011101001000000000010000000000000
000100000000101111100000001000000000000000000100000001
000000000000000001000010010101000000000010000000000000
000010000000000000000000001000000000000000000100000001
000000000010000000000000001011000000000010000000000000
000000100000000000000000001000000000000000000100000000
000000000000000000000000000001000000000010000000000000
.logic_tile 31 16
000000000000000001000000001001001100001001000010000000
000000000000000000000000001001001111001010000000000000
111101000000000111000000011000000000000000000100000000
000100100000000000000010000111000000000010000000000000
010000000110000000000011100000000000000000000101000000
110000000000000000000000000011000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000111000000000010000000000000
000000000000001111000000001000000000000000000101000000
000000000000001111000000000011000000000010000000000000
000000000000001000000000000000000000000000000000000000
000010000000001011000000000000000000000000000000000000
000000000000000000000010001000000000000000000100000000
000000000000001111000000000111000000000010000000000000
000000000000000001000000001000000000000000000100000000
000010000000000001100000000001000000000010000000000010
.logic_tile 32 16
000000000000011111100000000000000000000000000000000000
000000000000000011100011100000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010010100000010000000000000000000000000000000100000000
010000000000100000000000000001000000000010000001000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000100100000
000000100000000000000000000001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 33 16
000001111000000000
000000001000000000
000000000000000000
000000000000000000
000000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 17
000000000000010000
000100000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
010000110000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
.logic_tile 1 17
000000000000001001000110000011100000000000001000000000
000000000000001011000010010000100000000000000000001000
111000000000001001100110000000000000000000001000000000
000000000000000001000000000000001111000000000000000000
000000101110000001000010000000001001001100110000000000
000000000000000000100100000000001101110011000000000100
000000000000000000000000000001001000001001000100000100
000000000000000000000010001001011000001010000000000000
000010000000000001000000001101101100001001000100000010
000001000000000000100000000001101010001010000000000101
000001000000000000000010001111001000001001000100100000
000010000000000000000110010001111000001010000000000010
000100000000000000000011000000000000000000000000000000
000010000000010000000111010000000000000000000000000000
000000000000000000000000001101001000001001000101000010
000000000000000000000000001001111000001010000010000000
.logic_tile 2 17
000001000000000011100000000000000000000000000100000000
000000000000000000000000000101000000000010000000000100
111000000110000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
010000000000100111100011100000000000000000000101000000
110000000001010000100000001011000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000010000000
000000000000000000000000010000000000000000000000000000
000000001000000000000011010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000010000000000000001000000000010000000000010
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 3 17
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000100000000000000000000000000000000100000001
000010100101000000000000000111000000000010000000000000
000010100000000000000000000000000000000000000000000000
000101001100000000000000000000000000000000000000000000
000110000000000001000000000000000000000000000000000000
000101000000100000100000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000011100000000000000000000000000000000000000000000000
.logic_tile 4 17
000000000000000000000111110000000000000000000000000000
000000001010000111000111000000000000000000000000000000
111000000000000000000000000101000000001111000000000000
000000001010000000000000000000100000110000110000000000
010000000000010001100110010011001011111001000010000000
010001000110000011000010110001001100111010000000000000
000000000000000000000000000101000000000001000110000000
000000000000000000000000001101000000000011001101000100
000001000000000011000000001001000000000001000101000000
000100100110100000000000001111100000000011001100000010
000000000001000000010000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000010000000000000000000000000000000000
010100000001000000010111100000000000000000000000000000
100000000000100000000100000000000000000000000000000000
.logic_tile 5 17
000001000000100001100000010001000001000000100000000100
000010000110011001000011111101001100000000000000000000
111000000000010000000110011001111011010100000000000000
000000000000000000000010001001111010011000000000000000
010100000000000000000111100000000000000000000100000001
010100001100000000000100000001000000000010000000000000
000000000000001000000111000000000000000000000100000001
000000000000001011010100000111000000000010000000000000
000000000000001111000000001000000000000000000100000000
000000000110001111000000001011000000000010000000000000
000000000000110000000010010000000000000000000100100000
000000001010011001000011110011000000000010000000000000
000000000000100000000000000000000000000000000100000000
000000000000010001000000000011000000000010000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001011000000000010000000000000
.logic_tile 6 17
000000000110100000000000000000000000000000000000000000
000000100100001111000010000000000000000000000000000000
111010000000001001100000011001001100000110000000000000
000000000000000101000011110101001010000101000001000000
010100000010101000000000000001101010101100010001000000
010010000001011111000000001111001100101100100000000000
000000000010001000000000000001111000010111110000000000
000000000010000001000010001011011110011011110000000000
000100100001001111000111000000000000000000000100000000
000100000000100111000000000111000000000010000000000000
000000101000000000000000001000000000000000000100000000
000001000000000000000000001101000000000010000000000000
000101000000001001000011100000000000000000000000000000
000010000000000111000000000000000000000000000000000000
000000001010000000000000000000000000000000000100000000
000000000010000000000000000011000000000010000000000000
.logic_tile 7 17
000001100001010001000111100000000000000000000000000000
000000000000001001100110000000000000000000000000000000
111001000000001011000111101001011011000011110000000000
000010100000000111000011010001011001000011100000000010
010000100000001000000011101011000001000000010000100001
010000000000000111000000000001101010000000000000000000
000010100000000011000111100111001010000011010001000000
000000000000000000000100000101011000000011110000000000
000000000000000000000010001111011101000110000001000000
000000000110001111000100001001001110000101000000000000
000100001010000111100000000000000000000000000100000000
000000000010100000100000001001000000000010000000000010
000010000000001101000000000000000000000000000110000000
000001000000001011100000000011000000000010000000000000
000000100000000111000000000000000000000000000000000000
000001000000000000100000000000000000000000000000000000
.ramb_tile 8 17
000010000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000100000000000000000000000000000
000100000001010000000000000000000000000000
000001000000000000000000000000000000000000
000010100110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000001101100000000000000000000000000000
000000000000100000000000000000000000000000
000010000000000000000000000000000000000000
000001001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 9 17
000000000000010111000111000111001011000110000000000000
000000000000101111000100000001001001000101000001000000
111000000000000000000000011101100000000001010000000000
000000001010000000000011011101101010000010010000000001
110001001001000001000000000000000000000000000110000000
110000100000100111000000000011000000000010000000000000
000000000001010000000110010000000000000000000100000000
000000000010110000010011000011000000000010000000100000
000000000000001011100000000000000000000000000000000000
000000000001011111000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001001000000000010000000100000
000000000000000000000111100000000000000000000100000000
000000000000001011000000000101000000000010000000000100
000010000000000000000000000000000000000000000100000000
000001000000000000000000000001000000000010000000000000
.logic_tile 10 17
000100000000000000000111000000000000000000000000000000
000000000000001001010000000000000000000000000000000000
111000100000001000000000000001100001000010100000000100
000001000100000011010000001001001010000001100000000000
110010100000000000000000000000000000000000000000000000
110001000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000101001000000000000000000000000000000000000
000000000000100000000000000000000000000000000100000000
000100000111010000000000000001000000000010000000000000
000000001100000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000010100000000000010010000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000100100100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 11 17
000000000000100000000000000000000000000000000000000000
000000100001010000000000000000000000000000000000000000
111000000001000000000011100000000000000000000000000000
000000000000000000000110110000000000000000000000000000
110000100010000001000000001111111001010011110010000000
110001000000000000000000000011111001110011110000000000
000000000000000001100000010000000000000000000000000000
000000000110000000000010000000000000000000000000000000
000000000000000000000000001101100000000001010000000000
000000000000010000000000000101101010000010010000000000
000000001010000000000000001000000000000000000100000000
000000000000000001000000000111000000000010000000000000
000000001100100001000010000000000000000000000100000000
000000001011000000100000000111000000000010000000000000
001000000110000000010000010000000000000000000000000000
000010000001010001010010110000000000000000000000000000
.logic_tile 12 17
000011001011111000000000011011011111001001000000000010
000010100000111101000011110101001111001010000000000000
111000000001000111100000000000000000000000000000000000
000000000000000000100011100000000000000000000000000000
110101001111010000000000010001101010001100000010000000
010110100110010001000010111001011000001000000000000000
000000000000010001100111110111111011000001110000000000
000000000000100000000010000111011111000011110000000000
000000000000000111100000001101111111010111110000000000
000000000000000111100011001001111100011011110000000001
000000100000000000000000000000000000000000000100000000
000001000100000001000000000101000000000010000000000000
000000000000001000000000000000000000000000000100000000
000000000000000011000000000011000000000010000000000000
000000000000110011000010000000000000000000000000000000
000000000110000001000010010000000000000000000000000000
.logic_tile 13 17
000000000101010001000110011101011010101100000000000000
000000000000100000000010001101111011001100000010000000
111000000100001101100011101111111101000100000000000000
000000000000001011100011000001101100000000000000100000
110100001010000000000110101011111001010111110000000000
010100100000010000000010000111111000011011110000000000
000000000000000111100011100101111001001001000000000000
000000000000000000000010010011001001001010000000000000
000001000010100011000011110001000000000000110000000000
000000000001010000000011101001101111000000010000000010
000000100000001111000011000000000000000000000100000000
000000000000001111000000001011000000000010000000000010
000101001100100000000111101000000000000000000100100000
000010100000000000000000001001000000000010000000000000
000000000001100001000011100000000000000000000110000000
000000101010100000100000000001000000000010000000000000
.logic_tile 14 17
000000000000000000000111111101011010000011000000000000
000000000010000111000111111001001011000001000000000000
111000000000001111100000010001111110000010110000000000
000000000000100001100011010011011111000000110000000010
110010000001010101100011000011000000000010100000000100
110011101110010011100111110101101000000001100000000000
000000000000100011000110011011001001000100000000000000
000000000001001001000010001011111011000000000000000000
000010101111011111100011111111011100010100000000000000
000000000000100001100111001101001000011000000000000000
000000001110000111000010000000000000000000000000000000
000000000000100000100100000000000000000000000000000000
000000000000101000000011100101001001000110000000000000
000000000001001111000011110011111010001010000000000000
000000000000000000000111101000000000000000000100000000
000000000000000000000000000001000000000010000000000000
.logic_tile 15 17
000011001100101000000000010000000000000000000000000000
000111000000010011000011000000000000000000000000000000
111000000000000000000010011001001000010011110001000000
000000000000000000000111110111011100110011110000000000
110001000000100000000111000101101010010000000001000000
010000000000110000000111000111111111000000000000000000
000001000001100111000000010000000000000000000000000000
000010100101110001100010000000000000000000000000000000
000000000000001001010111111001101110110110000000000000
000000000000001111100011000011101100110101000010000000
001000000010010000000110001101011111010111110000000000
000000000000000111000000001011101111011011110010000000
000001000000000101000010011101101101100100000000000000
000011000110000111000111101001011010010100000000000000
001000000000000111000000010000000000000000000100000000
000100000000000001100011111111000000000010000000000000
.logic_tile 16 17
000000101111001000000110011101101000111001000000000000
000001000000100001000011010001111110111010000000000000
111000000001011000000111001001011010000100000000000000
010000000110000001000000000101001101001100000010000000
010001000110001000000010100011101110001001000001000000
010010100001010111000000001101001110001010000000000000
000000000000000011100000011011011111101100010000000000
000000001000100111100010001011011110101100100000000000
000000000000000000000111101000000000000000000100000000
000000000000101001000100000011000000000010000000000000
000100000000001101100110000000000000000000000100100000
000100000000001111100000000101000000000010000000000000
000000000001000001000000001000000000000000000100000000
000000001010000001100000000111000000000010000000000000
000001000000100111100010001000000000000000000100000000
000010100001010001100000001001000000000010000000000000
.logic_tile 17 17
000000000111000000010111010011011011101000000000000010
000000000000101111000111111101101100100100000000000000
111000000000001101100111111101001111101100000000000000
000000000000110001100111100011011101001100000000000001
010001000001011011000011001101111001110100000000000000
010010000001001111000110010001101111110000000000000000
000000000000001001110011111111011011110110000000000100
000000001000001111000010001111001010110101000000000000
000000000001100000000111100101011011010100000000000000
000001001110110000000000000001101100011000000000000000
000000000000000001000110110011111101011100100000000000
000000000000000001100110100101101010011100010000000000
001000000001010111000111101001001111000110000000000000
000000100001010000100110001001111011000101000000000000
001100000000000000000111001000000000000000000110000000
000000000000000000000111111001000000000010000000000000
.logic_tile 18 17
000000001010001000000000010011111000110011110000100000
000000000000000111000010000001011001010010100000000000
111000100001100111000010010011000001000000110000000000
000000000001100000100111111011101101000000010000000000
110011101110000001100000000101111001000011000000000000
110000000000000000000000000101101010000010000000000000
000000000000001011000000010000000000000000000100000000
000100001100000111100011100011000000000010000000000000
000100000001000011100011001000000000000000000100000001
000000000110000000100110001001000000000010000000000000
000000000000000111100111101000000000000000000100000000
000010000000000000000000000101000000000010000001000000
000001000010000000000010001000000000000000000100000000
000000100001010000000010011111000000000010000000000000
001000000000000000000010000000000000000000000100000000
000000001000000000000000001111000000000010000000000010
.logic_tile 19 17
000001000000001101100010000001111111111001000000000000
000000000000000011100010000101011100111010000000000000
111000000000001111100110010001001100000011000000000000
000000000000000011000010000001001010101011000000100000
110000100000011111000111100011101111010111110000000000
010011101111000001000100000111001100011011110000000000
000000000000000000000000010001100001000000110000000000
000000001000000011000011111111101011000000010000000000
000001000001001111100000011001000000000000110000000000
000010000001000011100011010001101111000000010000000000
000000000001011111000000000000000000000000000000000000
000000000010101111000011100000000000000000000000000000
000100000100001001010010010011011111001001000000000000
000000000000000111100010001101001110001010000000000000
000010000001011111000000001011101001000001110110000001
000000000011101111100011010101111001000000110000000000
.logic_tile 20 17
000001000001010111000110111001111010101100000000000000
000000000001001101100010000111001000001100000000000000
111000000000000111100011100001011011000011100001000000
000000001000001001100000000001111110000011000000000000
010000000111011001000111100001101011010100000000000000
110010001010100011100100000101101010011000000000000000
000000000000001011100111100000000000000000000000000000
000000000000001011100100000000000000000000000000000000
000000000000001101100000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000010110011100000000011011000000011000000000000
000100100001110000100000001001001100000010000000100000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000101000000010001000000001000000000000000000100100000
000000001000100001000000000011000000000010000000000000
.logic_tile 21 17
000000000000000011100000011101011101101100010000000001
000000000000000000100011101001011011101100100000000000
111010000000000111100010000111100001000000110000000100
000010000000000111000110010011101110000000010000000000
110000000000001000000000000000000000000000000000000000
010000000001001111000000000000000000000000000000000000
000000100000001001000011101011111011000110110010000000
000001000100001111000000000001101010001010110000000000
000000000000000101100000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000010100001010000000011100000000000000000000000000000
000000000110100000000011100000000000000000000000000000
000011001000110000000000000001111011001001000000000010
000001100100110000000000001001101000001010000000000000
000010100001000000000110100000000000000000000100000010
000001000000101011000100000001000000000010000000000000
.logic_tile 22 17
000001001000100001000110001001101010010111110000000000
000000000111001001100000001101001110011011110001000000
111000000000001001100000010001111000010111110000000000
000000000000000001000011111001011100011011110000000000
110000000001001000000000000000000000000000000101000000
110000000000101111000000000001000000000010000000000000
000010000000000001010010000000000000000000000100000000
000000000000010000000000001011000000000010000000000000
000100000000000111110111001000000000000000000100000000
000000000000000000000100000101000000000010000000000000
000000001100110000000000000000000000000000000100000000
000010100000010000010000000001000000000010000000000000
000010000000000111100111001000000000000000000100000100
000000001100000000000000001111000000000010000000000000
000000000000000000000010000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
.logic_tile 23 17
000010000100001000000000001101011000000010000010000000
000000000000000011000010001111011110000011000000000000
111000000000101001000111101001100000000001010000000001
000001000001010111100000000001001110000010010000000000
010000000000001000000000001111101111000110000000000000
010000000000001101000000001101001100000101000001000000
000000000000000000000110000000000000000000000100000010
000000001100000000000011100011000000000010000000000000
000000000010100111100000001000000000000000000100000010
000001000000010000000000001011000000000010000000000000
000000000000001000000000001000000000000000000100000000
000100000000001111000010001101000000000010000000000000
000000000000001011000000000000000000000000000100000001
000000001000000011100000000001000000000010000000000000
000010100000001000000111101000000000000000000100000000
000000000001010101000010011111000000000010000000000000
.logic_tile 24 17
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000001001000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001011000000000010000000000000
000001100001000000000000010000000000000000000000000000
000001001010000000000011010000000000000000000000000000
000010100000000000000010000000000000000000000000000000
000001000001010000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
.ramb_tile 25 17
000001001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 26 17
000001000001011000000011100000000000000000000000000000
000010100000001111000111100000000000000000000000000000
111010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
110001000000000000000000000000000000000000000000000000
110010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001001000000000010000001000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
001000000000000000000011100000000000000000000100000000
000000000000000000000000000001000000000010000000000000
000000001010000000000000000000000000000000000100000000
000000000000000000000000001001000000000010000010000000
.logic_tile 27 17
000000000000000000000111100111101000001100000000100000
000010001110000000000110000101011011101100000000000000
111000000001010000000000001011001100001001000000000000
000000000000000000000000001101101100001010000000000000
010000000000100001100010000000000000000000000000000000
010000000001000000000100000000000000000000000000000000
000001000010000000000000010000000000000000000000000000
000000000000100000010010100000000000000000000000000000
000010000000000111000000001000000000000000000100000000
000000001111000001100011101011000000000010000001000000
000001000000011000000000000000000000000000000000000000
000010100000000011000010010000000000000000000000000000
000000000000000000000000001000000000000000000100000001
000000000000000000000000000011000000000010000000000000
000000001100010000000000000000000000000000000000000000
000000000000100011000000000000000000000000000000000000
.logic_tile 28 17
000000000000001000000011101001101000011100100000000000
000000000000000011000000000011111011011100010000000000
111000100000011000000010001001000000000010100000000000
000001000000000011000100001101001001000001100000000000
110000000001010001000111011000000000000000000100000000
010000000000100000000111000001000000000010000000000010
000000000000000000000000010000000000000000000100000000
000000000000100000000010001101000000000010000000000000
000001000100000000000010010000000000000000000100000000
000000000000000000000011000101000000000010000000000000
000000100000001000000000010000000000000000000100000000
000101000110000001000011000111000000000010000000000000
000001000000100000000000001000000000000000000100000000
000000101011011111000000001011000000000010000000000000
000000000000010000000000000000000000000000000101000000
000000000000000000000000001011000000000010000000000000
.logic_tile 29 17
000010001111001011000010010111111110011100100000000000
000001000000100011000111110001101001011100010000000000
111000000000001011100111100001101010110110000000000000
000000000100000001100011100001101010110101000000000000
110010100000000001000000000101111000111001110001000000
110000000000000111000000000111101100111010110000000000
000000000000000000000011111001111110011100100000000000
000000000000100000000011011001011010011100010000000000
000000100010001000000000001000000000000000000100000000
000001000000000111000000000111000000000010000000000000
000010100000000000000000000000000000000000000100000000
000000000000000000000000001001000000000010000000000000
000000000001010001100111001000000000000000000100000000
000000000000100000000000001101000000000010000000000000
000010000000000111000010010000000000000000000000000000
000000000000000001100010000000000000000000000000000000
.logic_tile 30 17
000001000000000000000000011000000000000000000100000000
000000000110000000000011110011000000000010000000000010
111000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000100000000
010000000000000000000000001011000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000011000000000010000000000001
000000000000000111100000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000101000000001001000000000000000000000000000000000000
000000000000001011100000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001001010000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000011000000000010000000100000
.logic_tile 31 17
000000000001010000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000101000000
000000000000000000000000000011000000000010000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000100000000000000111000000000010000000000001
000000000001000111000000000000000000000000000000000000
000000000000100000100000000000000000000000000000000000
000000000000000001000000001000000000000000000100000000
000000000000000000100000000011000000000010000000000001
000000000000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000011001000000000000000000000000000000000000
.logic_tile 32 17
000000000000100000000111000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
111000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000100000000
000000000000000000000000001001000000000010000000100000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
.io_tile 33 17
000000000000000010
000011110000000000
000000000000000000
000000000000000001
000000111000000110
000000001000010100
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 18
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 18
000000000000000000000011100000000000000000000000000000
000000000000000000000011100000000000000000000000000000
111000000000000000000110000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010100000000000000000000000111000001000011010110000000
000000000000000000000000001001001001000011111100000000
.logic_tile 3 18
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000100000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000001000000000000000000000111100000000000000000000001
000010100000001001000000000001000000000001000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
001100000000000000000011100000000000000000000101000000
000000000000000000000000000011000000000010000000000000
000000000001000000010000001000000000000000000100000000
000000000000001101000000001011000000000010000010000000
.logic_tile 4 18
000110100000000011100111000000000000000000000000000000
000001000100000000000111100000000000000000000000000000
111000100000000111100010000000000000000000000000000000
000001000000000000000100000000000000000000000000000000
010000000000110001000010000000000000000000000000000000
010000000001010000000000000000000000000000000000000000
000000000000000000000000000111101010010100000000000000
000000000000000000000000000001011001011000000010000000
000000100000001000000000000001100000000001010001000000
000001000000000011000000000111101010000010010000000000
000000100000000000000000001000000000000000000100100000
000001000000000000000000000001000000000010000000000000
000001101100000011000000000000000000000000000110000000
000010100000000000100000000011000000000010000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
.logic_tile 5 18
000000000000000000000000001000000000000000000100000100
000000000000000111000000001111000000000010000000000000
111110000000000000000000000000000000000000000000000000
010100000100000000000000000000000000000000000000000000
110000100000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000010000000010000000111101000000000000000000100000000
000000001010000000000100001111000000000010000000000010
000110101110110000000000000000000000000000000100000000
000010000001010000000011110001000000000010000001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000001010000000000000001101000000000010000001000000
000000000000000000000111000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
.logic_tile 6 18
000000000000110011100111111001100001000010100001000000
000001000000100111000111111001101111000001100000000000
111000000000001111100010100001111010010100000000000000
000000001100000011100111110111011001011000000000000000
110000000000100000000110001101101100111001000000000000
010000001101000000000000001011101001111010000000000001
000000100001001011000111100011100001000001010000000000
000001000000100001000111011011001100000010010000000000
000011000000000011000111100001000001000001010000000000
000010000000000000000111110001001111000010010000000000
000000000000001111000000001101001001000110000001000000
000000000000001101100010010101111000000101000000000000
000010000001010000000000001000000000000000000100000000
000001000000101001000000000101000000000010000010000000
000000000000000000000010001000000000000000000100000100
000000000000100000000010001111000000000010000000000000
.logic_tile 7 18
000000001101000000000011101001101111010111110000000100
000000001010101001000000001101001101011011110000000000
111011100000100011100000000111111100001001000000000000
000000000001010000100000001111111110001010000010000000
110000000001000000000000001000000000000000000100000000
010000000000100000000000000011000000000010000000000010
000000100000000000000110000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010011110000000000000000000000000000
000010100000001000000000000000000000000000000000000000
000001000000001111000011110000000000000000000000000000
000000000000001000000000000000000000000000000100000010
000000001010000111000011010001000000000010000000000000
000000000110000000000110000000000000000000000100000000
000000000000000000000100001001000000000010000000000000
.ramt_tile 8 18
000001001010000000000000000000000000000000
000010000001010000000000000000000000000000
000000000001110000000000000000000000000000
000000000001010000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
.logic_tile 9 18
000001000010000000000000010101111001101000000001000000
000000001000000000000011111001101000100100000000000000
111000000000101011100111110101000001000010100000000000
000000000011000111000111000101101010000001100010000000
110100101100100000000110001000000000000000000100000000
010000000001001011000000001001000000000010000000100000
001000000000011000000000011000000000000000000100000000
000000000000000111000010001001000000000010000000000000
000000001100000000000000001000000000000000000110000000
000000000000000000000010000011000000000010000000000000
000000100000000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000111000000000010000000000000
000000101000000111000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
.logic_tile 10 18
000110100010000000000010111001000000000010100001000000
000000000001001111000111110001101110000001100000000000
111010001100001000000000000000000000000000000000000000
000010001110001011000000000000000000000000000000000000
010000000000000000000000000101111101000110000000100000
010000000000000000000000000001001011000101000000000000
000000000001010000010111101000000000000000000100000000
000000001110000011000100001011000000000010000010000000
000000000000100000000000001000000000000000000101000000
000000000001001111000000000011000000000010000000000000
000000000000000001000010000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
001111100000000001000000000000000000000000000100100000
000100100000000000000000000011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
.logic_tile 11 18
000000101000001000000110001001001110010100000000000000
000001000000000011000000000001111010011000000000000000
111000000000000000000011100001000000000000110001000000
000000000000000101000100001011001110000000010000000000
010000100010000111000111100000000000000000000000000000
110001000000100011000000000000000000000000000000000000
000000000000000000000000000011100001000001010000000000
000000001010000000000000000101101100000010010000000000
000110100000000000000110100000000000000000000000000000
000000000000000000010100000000000000000000000000000000
000000001010000111000111100000000000000000000000000000
000000000000000111100010110000000000000000000000000000
000001101010001111000000010011111001000001110000000000
000000101010001111000011100111111100000011110000000000
001000000000000000000000001000000000000000000100000010
000000000000000001000000000111000000000010000000000000
.logic_tile 12 18
001010100000001111100111100000000000000000000000000000
000001100110001011000100000000000000000000000000000000
111000000000000001100000000111101011001001000001000000
000000001010001101000000000111101101001010000000000000
110011101100001001000000000000000000000000000000000000
110010000000000101000000000000000000000000000000000000
000100000000000111100010010001011011010011110000000000
000100000001110001000110000001011011110011110000000001
000000000010011000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000000000000111000111100011000001000000110000000000
000100000000000000000100001001001100000000010000000000
000010100000001000000011001101011001000001110000000000
000000001110110111000000000101001000000011110000000000
000000000000000000000110001000000000000000000100000000
000000001100000000000000000101000000000010000000000000
.logic_tile 13 18
000000001000000011000111010101101010010111110000000001
000000000000000001100011110011111010011011110000000000
111010000001000111100011110011001111000011110000100000
000000000000001111000011001111111001000011100000000000
010101000000000011100110000101011110010011110000000000
010010000001000011000011110001011011110011110000000100
000000000000000000000111010001111100001111110000000000
000000001000000000000110000001001001000110100000000000
000010101010001000000000011000000000000000000100000000
000001000000001111010011001001000000000010000001000000
000000100000000000000000001000000000000000000100000100
000000000010001001000000000001000000000010000000000000
000001000001000000000011101000000000000000000100000000
000000001100000000000110001101000000000010000000000000
000000001010000000000000000000000000000000000000000000
000010000010000000000011000000000000000000000000000000
.logic_tile 14 18
000000000110001001000010000011001111000110100000000100
000000000110000111100010000001111101001111110000000000
111001000001000111100111101111101000111100000000000000
000000100000000000100111111001011100011100000010000000
010000000001001001000111010101011100110011110000000000
110100001000100011100111000101001111010010100000000000
000000000000000111000011100101100001000000110000100000
000000000000000000100000000001001101000000010000000000
000001000000101101100111011101011111000110100000000000
000010100011010111100010001111101001001111110000000010
000100101000000001010010001101100001000000110000000000
000000000000001111000110000001101101000000010001000000
000010001010000000000011010101001001000100000100000010
000000001010000000000111000011011100001100000000000000
000000000001001011100011001011000000000001000100000000
000000000100001111000011001111100000000000000000100000
.logic_tile 15 18
000001000000000011100000000000000000000000000000000000
000000100000000111000011010000000000000000000000000000
111000000000001000000000000000000000000000000000000000
000010000100000111000000000000000000000000000000000000
110010100001010000000000000011111010000011000000100000
010000000000000000000000001001011100000011010000000000
000001000000000000000000000000000000000000000110000000
000010000000000000000010010001000000000010000000000000
000000000000000000000000001000000000000000000100100000
000100000010000111000011100001000000000010000000000000
000001000001000101100111000000000000000000000000000000
000010100000000000010000000000000000000000000000000000
000000001000000000000000000000000000000000000100000000
000010100100010000000000000001000000000010000000000001
000000000000110000000000001000000000000000000100000000
000000000001010000000000001011000000000010000010000000
.logic_tile 16 18
000000000001111101000110001101101101101000000000000000
000000001011000001100010000001001100100100000000000000
111000000000000111000111100111101101000010000000000000
000001000000001011100011000001101000000011000000000000
110010100000011111100111011011101110001001000000000000
010000000000000111100110000101001001001010000000000000
000000000000000011000011101011101000010111110000000000
000000000000000001000000001011111110011011110000000000
000001000000100001000000000001001011000011000000000000
000010001001010011000011100101101011101011000000100000
000000000000100001010010001001011000000001110000000000
000000000001001111110111011001011011000011110000000000
000000000000001000000000000000000000000000000100000000
000010000010001111000000001101000000000010000010000000
000001001110000000000110100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
.logic_tile 17 18
000100001010000011100111100101111001101100000000000000
000000001010000001100110010001101000001100000000100000
111000000001001001000000011001101001000011010010000000
000000000001101011100011110101111100000011110000000000
010010100000010101100111001101001110010100000000000010
110011101010100011100010100101011101011000000000000000
000000001010001011000011110000000000000000000000000000
000000000000000001000111100000000000000000000000000000
000000000000000000000000010101000000000000110000000000
000000001110000000000011110101101111000000010000000000
000001000000101111000000000111011100001001000001000000
000000100000001111000000000111001000001010000000000000
000000001100000111000011011000000000000000000100000000
000000000001010001100011001101000000000010000010000000
000000001111010000000000000000000000000000000100000000
000000000000000000010000001001000000000010000000000010
.logic_tile 18 18
000100000000001111100000001001111001010111110000000000
000000000000000001100000000001011011011011110000000000
111010100000001001100111110101000000000001010000000000
000000000000001101000011110001101111000010010000100000
110010001101100000000010100000000000000000000000000000
110000000001010001000000000000000000000000000000000000
000000000110100011100111101001001100000011000000000000
000000001010010000100111011101011110000011010010000000
001100100001100000000010011000000000000000000100000100
000000001010100000000011100101000000000010000000000000
000000100100000000000000000000000000000000000100000000
000000000000000000000000001011000000000010000000000000
000000000000001000000010001000000000000000000101000000
000000001101010011000111111001000000000010000000000000
000010000000000000000000000000000000000000000100000000
000010100000100000000000000101000000000010000000100000
.logic_tile 19 18
000000000000000101100110001001011010111001000001000000
000000000001000000100010011101101110111010000000000000
111000100001000111100000010001101111010100000001000000
000001000000010000100011110001101101011000000000000000
010001001110000000000000001101001110010111110000000000
010000000010001011000000001011011110011011110000000100
000000000110001000000110001000000000000000000100000000
000000001010001111000000000001000000000010000000000000
000000001011000000000000010000000000000000000100100000
000010100000000000000010111011000000000010000000000000
000000000001011001000111111000000000000000000100000000
000010100000000011000010000111000000000010000010000000
000100000000000111000000001000000000000000000100000000
000000000000000000100011110011000000000010000000000000
000000100001000000000000001000000000000000000100000000
000001000000000001000000000011000000000010000000000000
.logic_tile 20 18
000010001001000001000011100101011001000001110000000000
000000000000111111100110010011111010000011110000000000
111100000001000011100111100001011110001001000000000000
000000000000000000000000000111011000001010000001000000
110000100000001011000010010011111001001001000000000000
010000000000001111000110001001001111001010000000000000
000000000000100001000010011101000001000000110000000000
000000000000010000100111001011001011000000010000000010
000000000001001101100000001011001001000011000000000000
000000001010100101100011001101011101000010000010000000
000010000000000101000010000111000001000001010000100000
000000001110000000000111010101101110000010010000000000
000010100000000000000111100000000000000000000100000000
000000001010001001010100001101000000000010000000100000
000000001000101000000111100000000000000000000000000000
000000000000010111000100000000000000000000000000000000
.logic_tile 21 18
000100000000000001100000011101111110101000000000000000
000000000010001101000011110101101001100100000000000000
111000000001000000000011001101001011010111110000000000
000000000000010000000011111011101110011011110000000000
010010000001011011100111100001101011101000000000000000
000000100010101011100110010011101001100100000000000000
000000001100010001100110010001000000000000110000000100
000000000000000000000011110001001101000000010000000000
000000000101010011100011001101001111001001000000000000
000010100000100011000100001101101001001010000010000000
000001001010000001000010101000000000000000000100000000
000100000111011111100100000011000000000010000000000000
000000001010001000010000001000000000000000000100000000
000000000000001111000000000011000000000010000000000100
000000000001001000000000000000000000000000000100000000
000000000000100111000000000011000000000010000000000000
.logic_tile 22 18
000011101000001111100000010011100000000010000000000001
000001000000001111100010101101001110000000010000000000
111001000010010011000110100001011000000011000001000000
000010100101011111100110011011001100000011010000000000
110000000000001000000010011001000000000010000010000000
010000000000000011000110110011000000000000000000000010
000010000000010000000111100001011111000011000000000000
000000001000000000000110001101101001000001000000000010
000000000110000011100111111001101011001100000000000000
000010100110000000000111111101001111101100000000000100
000000000000000111000000001000000000000000000100000000
000000000000001111100000001101000000000010000000100000
000000100000000111100000001000000000000000000100000000
000001000000000000000000001001000000000010000001000000
000000000000000011000010000000000000000000000000000000
000010000010000000000100000000000000000000000000000000
.logic_tile 23 18
000000000000000000000111000111111100101101110000000001
000000000000000111000111100011001001101111110000000000
111000000001000000000000000000000000000000000100000010
000000000000000000000000001001000000000010000000000000
110000100010100000000000001000000000000000000100000000
010000001010010000000000000011000000000010000000100000
000100000000100000000000000000000000000000000100000000
000000000001000000000000001011000000000010000000000100
000000000000001000000010010000000000000000000100000100
000000000000001011000011000001000000000010000000000000
000000000001010001000000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000100111010000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000001000000000000000000000000000000000000000
000000000001000011000000000000000000000000000000000000
.logic_tile 24 18
000001000100000001100111111011001101001001000001000000
000000000000001001000111110011011111001010000000000000
111100100000001111100111011011011001000011100000000000
000100000000000111100011100011101101000011000000000000
110000000000100000000110010001100000000001010000000000
110000000001010000000010000001101100000010010000000000
000000000100100001000010100001011011000110000000000000
000010001101000000000100001101101101000101000000000000
000000000000000001000111111001011101010111110000000000
000000000000001111100111001101111010011011110001000000
000101000010001011100111100101011001001100000000000000
000110000000001011000100000001111000001000000000100000
000000000000010000000011110000000000000000000000000000
000000000000000000000111110000000000000000000000000000
000001000110000000000111100000000000000000000100000000
000010100001000000000100001111000000000010000000000000
.ramt_tile 25 18
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000011000001000000000000000000000000000000
000011000000000000000000000000000000000000
000010000000100000000000000000000000000000
000011000001010000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000001011010000000000000000000000000000
.logic_tile 26 18
000010000000000001000011000001001011010100000000000010
000000000000001111100010000111101100011000000000000000
111000000000001011100111001101101100000001110001000000
000000001000000111000100000001101010000011110000000000
110001000001001101100010000001011011000011100010000000
010010000000101111100100000101001000000011000000000000
000011001010000111000010001001011111000011000000000000
000011101010001001000000001001011100000011010001000000
000000001000001111100000000111000001000000110000000000
000000000000001111100010001101101010000000010010000000
000000000000000011100000001001000001000001010000000000
000000000000000001000000000111101111000010010001000000
000000000000000011000000011000000000000000000110000000
000100000000000000100010110111000000000010000000000000
000000000000000111000011100000000000000000000100000000
000000000000001001100110000011000000000010000000000000
.logic_tile 27 18
000000001010000101100110100000000000000000000000000000
000000001000000000100100000000000000000000000000000000
111000001000001000000110100000000000000000000000000000
000000000000001011000000000000000000000000000000000000
110000000000000000000110001001101101101000000000000010
110000000000000000010000000101111000100100000000000000
000000000000000001000111000101111110010111110000000000
000000001000000000000100000001101101011011110000000000
000000000000000011100111100001000001000000110000100000
000000000000000001000000001101101100000000010000000000
000000000000001000000000000000000000000010000000000100
000010100110010111000000000011000000000000000000000000
000000000000000000000010000000000000000000000100000010
000000001100000000000100000011000000000010000000000000
000000000000000111000000000000000000000000000000000000
000000000001010000100000000000000000000000000000000000
.logic_tile 28 18
000010000000000101000000001101111110001001000001000000
000001000110000000000011101101111101001010000000000000
111000000000001001010000010000000000000000000000000000
000000001000000001100011000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000001000000000000000000000000000000000000000000
000000000000000000000110010001101101101000000000000010
000000100100000000000010000001011111100100000000000000
000010100000100000000000010001100001000010100000000000
000000000101000111000011110011001001000001100000000000
000000000010000000000111000000000000000000000000000000
000000000000001001000100000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000011000000000010000000000000
000010000000000000000000011000000000000000000100000000
000000000101000000000011111011000000000010000000000000
.logic_tile 29 18
000010000000001111100111110001001100000011100000000000
000000001010000011100010001001001000000011000000000100
111000100000001001110000001101101010110110000001000000
000010100110000011000000000001011001110101000000000000
110000001111011000000010110111111111000110000000000000
010000000011101111000010010011011000000101000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001001111000000000101000001000001010000100000
000000000000001101100011101111101000000010010000000000
000000000001000000000000010000000000000000000100000000
000000000000000000000011000101000000000010000000000000
000100000000000000000111001000000000000000000100000000
000000000001000000000000001011000000000010000000000001
000000000000000000000000010000000000000000000000000000
000000000000000011000011100000000000000000000000000000
.logic_tile 30 18
000000000001001011100110000001011010001001000001000000
000000001110101111000000000111111000001010000000000000
111001100000000000000000001000000000000000000100000000
000011100000000000000000000011000000000010000000000000
110000000000000111100000000000000000000000000000000000
010000000000000000100000000000000000000000000000000000
000010000000000000000000010000000000000000000100000000
000000000000000000000011110111000000000010000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000010011010000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000010100000000001110000000000000000000000000100000001
000001000000001001000000000101000000000010000000000000
000000000000000000000000000000000000000000000101000000
000000000000000000000000000001000000000010000000000000
.logic_tile 31 18
000000000000010011100000000000000000000000000000000000
000000000000001011100000000000000000000000000000000000
111000000000000000000000001001011110010111110000000000
000000000000000111000000001101001101011011110000000100
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000001000000000000000000010000000000000000000100000000
000000000000000000000010000001000000000010000001000000
000010100000000000000111101000000000000000000100100000
000000000000000000000000000001000000000010000000000000
000000000000000111100000000000000000000000000000000000
000000000000001001100000000000000000000000000000000000
000000100000000000000010001000000000000000000100000000
000001000000000000000000000011000000000010000000000000
000000000010000111000000001000000000000000000100100000
000000000000000000100000000011000000000010000000000000
.logic_tile 32 18
000000000000000000000000000000000000000000000000000000
000000000110000000000011100000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000010000000000000000000000000000000000000000
010000000000100000000000000000000000000000000000000000
000000001100000000000000011000000000000000000100000000
000000000000000000000010111101000000000010000001000000
000010100000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
.io_tile 33 18
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 19
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 19
000001000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
111011000000000000000110000000000000000000000000000000
000000100100000000000000000000000000000000000000000000
010010100000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
010000000000000000000000001111000001000010000100000010
000000000000000000000000000011001001000011000110100000
.logic_tile 2 19
000000000001010011100000001011100000000001000010000000
000000000110000000000000001111000000000000000000000000
111000000000000001100110011111101101111100110000000000
000000000000000000000011000111001011111101110010000000
000000000000000011000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011110000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000001000000000001111000001000001110000000000
000000000010001111000000001001001110000011110000000010
000000000000010011000000001101001010001001000101000001
000000000000100000100000000001101000001010000000100000
000000100000001000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000001101100010001101101010001001000101000010
000000001110000011000100001001001000001010000000000100
.logic_tile 3 19
000000000101000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000100100000010000000000000000000000000000000000000000
000111000000100000000000000000000000000000000000000000
000010100001100000000000000000000000000000000000000000
000001000001010000000000000000000000000000000000000000
000100001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000001111011111000000000100000000
000000000000000000100000001111011100100000000100000000
000000000000100101000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
010110000000000000000011110000000000000000000000000000
000100000000000000000011100000000000000000000000000000
.logic_tile 4 19
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000101011101101000000000000000
000000000000000000000000001001001010100100000000000000
010000000010100001000010000000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000001000000000000000000000000000000100000000
000000000110000111000000001011000000000010000000000000
000010000000000000010010000000000000000000000000000000
000000000100000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000001010000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 5 19
000000000000000101100011010000000000000000000000000000
000000000000000000000110000000000000000000000000000000
111000000000000001100111010000000000000000000000000000
000001000000000111010111010000000000000000000000000000
010000000000000000000011101011111111000110000000000000
110001000000000000000100001111101101000101000000000000
000000000000000000000000000111111001000001110000000000
000000000000000000000000000001001111000011110001000000
000000000000000000000000001111101110000111110000100000
000000000000000001000000001001111110001111110000000000
000000000000000001000111011011011101010100000000000000
000000000000000001000111011001011110011000000000000000
000000000000100011100000000001101001000011010000000010
000000000000000000000010001001011100000011110000000000
000000000000001011000110111000000000000000000110000000
000000000000001011000111010011000000000010000000000000
.logic_tile 6 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000001110000000000000000000000000000000100000000
110001000010000000000000000011000000000010000000000000
000000000000000011100000000000000000000000000000000000
000001000000000000100011000000000000000000000000000000
000010100000000000000000001000000000000000000100000000
000000000000000111000000001011000000000010000000000000
000000000000000000000000010000000000000000000000000000
000000000111000000000011100000000000000000000000000000
000000000000000000000010001000000000000000000101000000
000000000000000000000000000101000000000010000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001101000000000010000000000000
.logic_tile 7 19
000011100001001001000000001001100000000000100000000011
000011100100001111000000001111101100000000110000000000
111000100000000111100011101111000000000001010000000000
000000000000000000110110010101101000000010010000000100
110111000010000001000000011101011010111001000000100000
010011100000000011100010101001111010111010000000000000
000000000000011000000000000000000000000000000100000000
000000000000000101000011000011000000000010000000000010
000010101010000111100000000000000000000000000100000000
000001000000001001100011000001000000000010000000100000
000000000000000000000000000000000000000000000101000000
000000000010000000000000000101000000000010000000000000
000000000000000000000011100000000000000000000000000000
000000000111110000000000000000000000000000000000000000
000100000000000000000111001000000000000000000100000000
000000100000000000000000000001000000000010000010000000
.ramb_tile 8 19
000000001110100000000000000000000000000000
000000001010000000000000000000000000000000
000110000000000000000000000000000000000000
000100000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000011010000000000000000000000000000
000000000000100000000000000000000000000000
000000000001010000000000000000000000000000
000000000001110000000000000000000000000000
.logic_tile 9 19
000000000000000011000000001101101111001001000000000000
000000000110000000110000000001101100001010000000000000
111010000000001000000000000000000000000000000000000000
000000000110000111000000000000000000000000000000000000
011000000000000000000010000000000000000000000000000000
110100000000000000000100000000000000000000000000000000
000001000000000000000000010000000000000000000000000000
000010100000000000000010110000000000000000000000000000
000010100000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000010000000
.logic_tile 10 19
000000001010001111000010100001011111001100000000000000
000000000000100101000111110001101000101100000010000000
111000000000001011100000000101111110001001000001000000
000000000000111011000000000011011011001010000000000000
010000100000100000000010000011111100101000000000000000
010001000001010000000010011111011011100100000000000000
000000000000000011100000001000000000000000000100000000
000000000000000111100000000001000000000010000000000000
000101000100001011100000001000000000000000000100100000
000100100000000011100000001011000000000010000000000000
000100000000100001100011010000000000000000000100000000
000100000000000000000011110001000000000010000000000000
000010100010000000000011100000000000000000000100000000
000000000000000000000000000011000000000010000000000000
000010100000100000000011001000000000000000000100000000
000001000001010111000000000101000000000010000010000000
.logic_tile 11 19
000001000010001001000010010101111110000011010000000000
000000100000000001000010101001001101000011110000000000
111000000000000000000000011001111000000001110000000000
000001000000001001000011010111011111000011110001000000
110000001000001001000000000001011100001100000000000001
100000000000010011000000000001111010001000000000000000
000000100000001001010000000000000000000000000000000000
000001000110000001100000000000000000000000000000000000
001101000000101000000000010001001011001001000000000000
000000100011011011000011000011001010001010000000000000
000001000001010000000011000000000000000000000100000000
000000100000000000000100000000000000000010000000100000
001000001110010000000000000000000000000000000000000000
000100000001110000000011000000000000000000000000000000
000001000001001000000000000000000000000000000100000100
000000100000000011000000000000000000000010000000000000
.logic_tile 12 19
000000000000001000000000010011001111101000000000100000
000010000000001011010011000001001000100100000000000000
111000000000001001100111001001000000000001010000000000
000000000000000111000100001011101110000010010000000000
110001000000100001100000000000000000000000000000000000
010010101111000000000000000000000000000000000000000000
000000000001111000000000000000000000000000000000000000
000000000000010111000000000000000000000000000000000000
001100000001010111100000000001111011000110000000000000
000110000000100000100011100101001100000101000000000000
000100000000000000000110001011100000000001010000000000
000000000110100001000011101111101110000010010000000000
000000000001011000000000000000000000000000000000000000
000000000000010011000000000000000000000000000000000000
000000000000000000010000011000000000000000000100000000
000000000000000000000011101001000000000010000000000000
.logic_tile 13 19
000000000110001011100000000000000000000000000000000000
000000000000100011000000000000000000000000000000000000
111010000000000011100000000000000000000000000000000000
000101000000000000100000000000000000000000000000000000
111110100001011011000000000011011001000011000000000000
110001000000000011100000000101101100000011010010000000
000010101010000000000000000001000000000010010000000000
000000000000000000010000000011001000000010100000000100
000010101011000001000011010101000000000010000000100010
000000000010100000100111111011000000000000000000000000
000010100000000111000000000000000000000000000000000000
000001000000000001000000000000000000000000000000000000
000000000000100000000011100000000000000000000000000000
000100001010010000000000000000000000000000000000000000
001011000000000000000000001000000000000000000100100000
000110000000000000000000000011000000000010000000000000
.logic_tile 14 19
000000001010000000000000000000000000000000000000000000
000000000000100000000011100000000000000000000000000000
111010100001100000000000000000000000000000000000000000
000000001001010000000000000000000000000000000000000000
010000000111010000000000000000000000000000000000000000
010100000000000000000000000000000000000000000000000000
000101000000000000000000001000000000000000000100000000
000010100000000000000000000011000000000010000001000000
000010101010000000000000000000000000000000000000000000
000001000000000000010000000000000000000000000000000000
000000000000000111100010001000000000000000000110000000
000000000000000000100100001011000000000010000000000000
000010101000100000000000000000000000000000000000000000
000011000000000000000000000000000000000000000000000000
000000000001000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 15 19
000100001000010111000110010000000000000000000000000000
000110100000000011100011110000000000000000000000000000
111000000000000001100110000101000000000001010000000000
000000000000001011000011110101001000000010010000000000
000000000000010001000111000111011101001100000000000000
000000001000100001100111000001101011101100000000000010
000000000001000001000111001111011001101100010000000000
000000000000000000100110001011011110101100100000000000
000010001010000001100110100011001001111001000000000000
000001001010011011000000000011111100111010000000100000
000100000000001001000111100001100001000000100000000000
000000000000000011000100001101001001000000000000000000
000010100000001111100000000011001111000110110000000100
000001100010001101000010001101001010001010110000000000
000000000000001000000000001001000001000001110101100000
000000001000000011000000001101101000000000110010000100
.logic_tile 16 19
000010100000010001000000010000000000000000000000000000
000001000100000000100011110000000000000000000000000000
111000000000000000000000000101011010010000000000000000
000001000000000000000000000011011000110000000000000000
110000000000000111000000001000000000000000000101000000
010010000000000000100000000011000000000010000000000000
000000000000000000000011000000000000000000000100000000
000000000000000000000000001011000000000010000000000000
000100001010000011100011010000000000000000000100000100
000100000000000000100111101001000000000010000000000000
000000100001000000010000000000000000000000000100000010
000001001000001111000000001111000000000010000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000010010111000000000010000001000000
000000000000000001010000000000000000000000000000000000
000100000010000000100000000000000000000000000000000000
.logic_tile 17 19
001010100010000001000000000000000000000000000000000000
000000001100000111000000000000000000000000000000000000
111000000000001011000111000000000000000000000000000000
000011000000100001100110010000000000000000000000000000
110000001000000000000000001001101101000001110001000000
110010100000000000000010110001001001000000110000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000010101011000111001110000000000
000000000000100000100010111011111000111010110000000000
000000000000001000000000000000000000000000000000000000
000000100001010011000000000000000000000000000000000000
000000000000000000000011101000000000000000000100000000
000001001010000000000000000011000000000010000000100000
000000000000000000000000000000000000000000000100000010
000000000000100000000000000001000000000010000000000000
.logic_tile 18 19
000000000000000000000000000111111001010100000000000000
000000000101010000000000000101101100011000000000000100
111000000000100011000000001000000000000000000100000000
000000000000010000100000001101000000000010000000000000
110000000111000001100000000000000000000000000101000000
010000000110101001000000000111000000000010000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000011000011000000000010000001000000
001010100001000000000000000000000000000000000000000000
000000000000100000000011100000000000000000000000000000
000001000000001011100000000000000000000000000100000000
000011100000000111100000000101000000000010000000000001
000010100000100011100000000000000000000000000000000000
000001100001000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000100000000011100000000000000000000000000000
.logic_tile 19 19
000010101001001111110000000111001101101100010001000000
000001000000001011100010011101001000101100100000000000
111000000000000111100000011001001111101100010000000010
000000000000001001000010000001101010101100100000000000
110000100010101011100110001001011010000110000000000000
010001001000011111000000001101011110000101000000000000
000000001110100000010110100101000001000001010000000000
000001000001001001000111110101001011000010010000000000
000010100000010011100011111011011010001001000001000000
000011001010100000100111001001101110001010000000000000
000100000000000101100111101000000000000000000101000000
000100100010000000100100000011000000000010000000000000
000010000001101011100000000000000000000000000100000000
000001000000110101100000000001000000000010000000000000
001000000000000000000000001000000000000000000110000000
000000000000000000000000001011000000000010000000000000
.logic_tile 20 19
000001000001000011000110011001100001000001010000000000
000000100000010000100010001111001000000010010000000000
111100001110001011100011110001001111110100000000000000
000000000100000111000011111001111111110000000000000000
010000100000000001100111011101111101000110000000000000
110010100000001011000111010101001100000101000000000000
000000000001010001000111100101111101010100000000000000
000000000000000011000100000101101100011000000000000000
000000000000000111100000000011001010000011000000000000
000000000000000000100011010101011101000011010000100000
000010100000101011100000000000000000000000000100000000
000101000000110011100000000001000000000010000000000000
000010100001010000000011001000000000000000000100000001
000001000000100000000100001001000000000010000000000000
000000001110000000000111101000000000000000000100000000
000000000000000000000110011001000000000010000000000000
.logic_tile 21 19
000000000000000111100111111001011101001001000000000000
000000000000000000100111000101001111001010000000000000
111000000000001000000000000001100001000010100001000000
000010100000000001000000001001001111000001100000000000
010000000001000000000000001000000000000000000100000000
100000000000100000000000001011000000000010000010000000
000000000001000101100000011000000000000000000100000000
000000000000100001000011010101000000000010000000000100
000000000000100001000000000000000000000000000100000000
000000001111010000100011101011000000000010000000000000
000100000000100011100000010000000000000000000100000000
000000000000010000100011000011000000000010000000000000
000000000000000000000000000000000000000000000100000001
000000000000000000000000001001000000000010000000000000
000000001100000000000011101000000000000000000100000000
000000000000000000000011111101000000000010000000000010
.logic_tile 22 19
000000000001010111000110000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
111000000000001111100000000011100000000000000000000100
000010100000001101000010011111100000000001000000000000
110010100000000000000000000000000000000000000000000000
010001000000000000000000000000000000000000000000000000
000000000000000001100000000001111000010100000000000000
000000000101000000000010010001011101011000000000000000
000000000001100111000111100000000000000000000000000000
000000000011101001000111100000000000000000000000000000
000000000000000000000000001001001111000110000000000000
000100000110000000000010100001011011000101000000000000
000000001010000000000111100001011111000001110000000000
000000000000000000000110100011101010000011110001000000
000000000000000000000000000000000000000000000100000001
000100001000001011000000000011000000000010000000000000
.logic_tile 23 19
000110100000000000010000010000000000000000000000000000
000001001010000000000011000000000000000000000000000000
111000100000000000000000000000000000000000000000000000
000001000000001001000000000000000000000000000000000000
010010000000010000000010000000000000000000000000000000
110000000000100000000110110000000000000000000000000000
000000000000000101000000001001011010111011110000000000
000000000000000000100010111101101011110011110000000000
000000000000000000000000001000000000000000000100000000
000000000100000000000000000001000000000010000001000000
000010100001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010011100000000000000000000000000100000000
000100000000100000100000000111000000000010000000000010
000010000111000000000000000000000000000000000000000000
000101000000000000000000000000000000000000000000000000
.logic_tile 24 19
000010000000011000000000010001100000000000110000000000
000000000000100111000011101001001100000000010000000010
111000000001010001100010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010010000000000000000111000000000000000000000000000000
110001000000000000000000000000000000000000000000000000
000000001101010000000000010000000000000000000000000000
000000000000100000000011010000000000000000000000000000
000010100000001000000000000001100001000001010000100000
000101000000000111000010001011101101000010010000000000
000001000000000000000000011001011100001001000000000000
000010000000000000000011001111011111001010000000000000
000000000000000000000000001000000000000000000110000000
000100000000000000000010011111000000000010000000000000
001010001010000000000111001000000000000000000100000000
000111000000000000000111011101000000000010000000000000
.ramb_tile 25 19
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000001000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000100001000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 26 19
000000000000000001000010000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
111000000000001011100011110111001101010111110000000000
010000000001010001100010110001101000011011110001000000
010000000000001111100010001101100001000001010001000000
110000000000001011100100000101101100000010010000000000
000000000000100111000011010011011000010000000001000000
000000000101010000100010000101101100110000000000000000
000000000000010111000000010001011001000111110000000000
000000000000101001000010111001111011001111110000000000
000000000001011000000011001101011100001001000010000000
000000000000101011000100001011001001001010000000000000
000000001000000000000010001000000000000000000100000000
000000000000000000000000001001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 27 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000001110000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001001110000000000000000000000000000000000000000000
000010100000000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000100000000000000001000000000000000000100000000
000000001010000000000010000001000000000010000010000000
000000100000010000000000001000000000000000000100000000
000001000110000000000000001011000000000010000001000000
000010100000000000010000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
.logic_tile 28 19
000000000000001011000011100011011100010111110000000100
000000000000001101000000000001001111011011110000000000
111000000000010000000000010000000000000000000100000000
000000000000000000000010111001000000000010000000000000
110100000000001000000000000000000000000000000000000000
010000000000000011000000000000000000000000000000000000
000000000000000000000000000000000000000000000101000000
000010100000000000000000001011000000000010000000000000
000001000000000001100010011000000000000000000100000000
000010100000000000000111101001000000000010000001000000
000010100000100001000000000000000000000000000100000100
000001000100010000100000000001000000000010000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000110000000
000000000000010000000000000101000000000010000000000000
.logic_tile 29 19
000000000000000000000000010000000000000000000000000000
000000000110000000000011010000000000000000000000000000
111000000000000000000010000000000000000000000100000000
000000000000000000000100000011000000000010000010000000
010000100001000000000000000000000000000000000000000000
010001000000100000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000110000000100000000000000000000000000000000000
000010100001010000000000001000000000000000000100000010
000000000000100000000000001001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010101100000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
.logic_tile 30 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111010100001010000000110000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000100000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000001011010010100000000
000000000000000000000000000000001001100101100010000000
.logic_tile 31 19
000100000000000000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
111000000000001000000010110000000000000000000000000000
000000000000000011000110000000000000000000000000000000
010010000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001001101001010100000000000000
000000000000000000000000001001111000011000000000000001
000000000000000000000000000000000000000000000100000000
000000000000000000000000000111000000000010000001000000
000000000000000000000000000000000000000000000100000000
000000000000000111000000001101000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 32 19
000000000000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000100000000
000010000100000000010000000001000000000010000010000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000001010000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 33 19
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 20
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
.logic_tile 1 20
000000000000000000000000000000000000000000000100000000
000000000000000000000000000011000000000010000000000010
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110101000000000000010000000000000000000000000000000000
110110000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000001110001000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000000000000000000000000000000000000000000110000000
000000000000000000000000000101000000000010000000000000
000001000000000000000010000000000000000000000000000000
000010100000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 20
000110000000000001100000010000000000011010010000000000
000000000000000000000011110000001010100101100000000000
111000000000000000000000001101101100111100000100100010
000000001010000000000000001011001000011100000100000000
110000101100000001100000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000001010001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000010010000000000000000000000000000
000000000000000000000110001101101000111100000100000000
000000001010000000000100001011011000011100000110000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 3 20
000000000000010101100000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
111000000001010000000110010000000000000000000000000000
000010000000000000000010000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000101100000011001101101101100010000000000
000000000000000000000011111001101111101100100000000010
000000000001010111100000010001001101101001000000000000
000000000010001111000011011011001010010010100000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111001000000000000000000100000000
000000000000000000000100000111000000000010000000000000
000000000000000111100000001000000000000000000100000000
000000000000000000010010001101000000000010000000000000
.logic_tile 4 20
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
111001000000000111010110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110100000000000001000110000001101010111001000001000000
010000000000000011100000001101101010111010000000000000
000000100000000000000000001000000000000000000100000000
000001000000000000000000001111000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000010
000000000000000000000000000001000000000010000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000011100001000000000010000000000000
.logic_tile 5 20
001000000000010001000110010000000000000000000000000000
000000000000000001000011010000000000000000000000000000
111000000000001000000000000001101100000001110001000000
000010100000000001000000001001011101000011110000000000
010000000000000000000111100000000000000000000000000000
110000000000000011000100000000000000000000000000000000
000000000100000000000000001001001110101000000000000000
000000000000001001000011110011001000100100000000000000
000000000000000101100111001101111010001001000000000000
000000000110000000100011111011101110001010000000000000
000000000000000001000000010111001000111001000001000000
000000000000000000110011010011111101111010000000000000
000010100000000011100110100000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000101000000
000000000000000000000000000101000000000010000000000000
.logic_tile 6 20
000100000000100111100011110000000000000000000000000000
000000000000010000100011000000000000000000000000000000
111000000000001011100011100001101000001001000000000000
000000000000000001100000001001011000001010000000000000
110000000000000011100111000001101100001100000010000000
010010000000000000000100000111011010101100000000000000
000000000001000000000000001000000000000000000100000000
000000000000100000010000000011000000000010000000000000
000101100000100000000111000000000000000000000100000000
000110100001010000000011111101000000000010000000000000
001000001111000011000000000000000000000000000100100000
000000001000000000000000000111000000000010000000000000
000001000000000001100000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000100000100000000000001000000000000000000101000000
000000000000000000000000001001000000000010000000000000
.logic_tile 7 20
000000000000000111000010011011000000000000010000000100
000000000110000001000010000011001101000000000000000000
111001000000101011000000001001100000000000010000000010
000000100000011011000000000011001001000000000000000000
110100000000000011100000000101011100011100100000000000
110000000000000000100011010101111110011100010000000000
000000000000001011000111100011001000110110000010000000
000000000000001011000000000001011110110101000000000000
000010100000000111000000001101100000000000010000100000
000001000000001111000011000101001000000000000000000000
000010000000000111000111001001100000000000010001000000
000001000000001001000100000001001001000000000010000100
000000000000000001000011101000000000000000000100000000
000000000000000001000000001101000000000010000010000000
000000000000000000000000011000000000000000000100000010
000000000000000000000011011111000000000010000000000000
.ramt_tile 8 20
000010100000110000000000000000000000000000
000000000100100000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000100000000000000000000000000000000000
000001000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000001110100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000001110000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 9 20
000000000000100001000000001011011001011100100000000100
000010100000000000100000001011001110011100010000000000
111001000000000001000000000000000000000000000100000000
000000000000001001100000000111000000000010000000000000
110000000100000000000000000000000000000000000000000000
010000000001010000000000000000000000000000000000000000
000000000110000000000000000000000000000000000100100000
000000000000000000000000000001000000000010000000000000
000100000000010001100111110000000000000000000000000000
000000000000100000000111100000000000000000000000000000
000001000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000010000000000000000000001000000000000000000110000000
000000000000000001000000000001000000000010000000000000
000000000000000011100000000000000000000000000100100000
000000000000000000000000001011000000000010000000000000
.logic_tile 10 20
000010100010000000000111001011000000000000010000000100
000000000000000000000100000111101100000000000000000000
111000000000001111000110010000000000000000000000000000
000000000100100111010011100000000000000000000000000000
110000000000001000000000001001011001101100000010000000
010100000000101011000000000001101010001100000000000000
001010000001010011000010101011111001010111110000000000
000000000000000000100100001001101110011011110000000000
000101001110101000000111001011000000000000010010000100
000100000001010111000011111111101100000000000000000000
000000000000000000000000010101100000000001000000100000
000000000000000000000010001111100000000000000000000100
000000000000110000000000001000000000000000000100000000
000000100000110000000011101001000000000010000000000000
000000000000000001100010000000000000000000000100000000
000000000000000011000100000101000000000010000000000000
.logic_tile 11 20
000000000000000001000110110001001100000100000010000000
000100000000000111000111111001101011001100000000000000
111010000000001101100011111111100001000000010000100000
000000000110000011000111110001001110000000000000100000
110000000100100000000110000001111101001001000000000100
110000000000001001000000000111101001001010000000000000
000100000000000000000110011011000000000000110000000000
000100000000000000000010001101101101000000010000000000
000000000110000111000110111111101111010100000000000000
000000000000000000000111001101101001011000000000100000
000000000001010111000011101001000000000000010001000000
000000000100100000000000001011001010000000000000100000
000000000000000011000111101111001111010111110000000000
000000000000001111100111010001101001011011110000000000
000000000000010111100000000000000000000000000100000000
000000000001011111100011110001000000000010000000000000
.logic_tile 12 20
000000000000000011100000001101111000001001000001000000
000000000000000000000011100101101010001010000000000000
111100000000000011100000001000000000000000000101000000
000000000010000000100000000011000000000010000000000000
010010000010000001000000001000000000000000000101000000
010000000000000000000000001011000000000010000000000000
001000000001000001100000010000000000000000000101000000
000000000000100000000010000001000000000010000000000000
000011101000000111100000000000000000000000000110000000
000001100000001001000000000011000000000010000000000000
000001000000000001000011101000000000000000000100000000
000010100000000011100010011011000000000010000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000011000000000010000000000000
000110100000000000000000000000000000000000000100000000
000000000110100000000000000011000000000010000000000100
.logic_tile 13 20
000001001110000000000111100000000000000000000000000000
000010000000011111000010110000000000000000000000000000
111000000100000111100111100011011001010011110000100000
000000000000000111010011101111011010110011110000000000
010000000000010001000111001001101010000110000000000000
010100000001000000100010010111011011000101000000100000
000011000000001000000000000000000000000000000000000000
000010100000000001000000000000000000000000000000000000
000010100001011000000000010001011101000001110000000000
000000000001110101000011001111101000000011110000000000
001000000000000111000010001001001011000011000000000000
000000000100000000100000001001001101000010000000100000
000000000001010000000011110000000000000000000100000000
000000000000000000000111111011000000000010000000000010
000000000000001011100000001000000000000000000100000010
000100001110000011000000000111000000000010000000000000
.logic_tile 14 20
000001000001000111000010010011011000111001000000000000
000000101110100000000011111001101011111010000000000000
111000100000100111000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
010011001111010000000111001001001110011100100000000000
000010000001010000000100000101001011011100010000000010
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001010001010000000000111000000000000000000000100000000
000001001111000001000000000011000000000010000000000010
000010100000000000000000000000000000000000000100000000
000000000000000000000010011001000000000010000000000000
000001001010010000000000001000000000000000000100000000
000100100000101001000000001011000000000010000001000000
000000000000001000000000001000000000000000000100000000
000000000000001011000000000111000000000010000010000000
.logic_tile 15 20
000000001110001001000111101001001110001001000000000000
000010000000000011000010001001101101001010000000000000
111000000000001101000111110111101110000110110000000000
000000000001011111100011000001011110001010110000000001
010001000100001111100111000011001010101000000000100000
110000000001010001100110001001111000011000000000000000
000001100001001001100111001011011000000011110000000000
000001100110100111000100000001001100000011100000000010
000010000000001111000010011101000001000000110000000000
000001000000000101100111100101001011000000010000000010
000000000000000000000000001111001100010111110000000000
000000000000000000000000000101011110011011110000000000
000000000001100111100111011001101110010111110000000000
000000001110100001000111101111111010011011110000000000
000000000000000011000110011000000000000000000100000000
000000000000000000000011111111000000000010000000000000
.logic_tile 16 20
000000000000001000000011110001001010000011010000000000
000000000000000111000011101001111100000011110000000000
111010000000000101100000000000000000000000000000000000
000000100011010111100000000000000000000000000000000000
110000000000100000000110010011100001000000110000000000
010110000001010111000010001101001000000000010000000000
000001000001010000000110101001011110010111110000000000
000011100000100000000100000001001010011011110000000000
000000000000010000000000000000000000000000000000000000
000000000000001111000011100000000000000000000000000000
001000000000000011000000000000000000000000000000000000
000001001000000000000000000000000000000000000000000000
000000000000001000000000001000000000000000000101000000
000010000000000011000000001101000000000010000000000000
000000100000100111100000000000000000000000000100000000
000000000000000000100000000111000000000010000000100000
.logic_tile 17 20
000000001011000111100000000000000000000000000000000000
000000000000100000000011100000000000000000000000000000
111000000000000111000110101011000000000001010000000100
000000000000001001100110010001001111000010010000000000
010010000000000000000000010001111110000110110000000000
010001000000000000000011000111111101001010110000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000010000000000000000000000000000
000000000000101111000011110000000000000000000000000000
000000100110000001000000000111011000000110000000000001
000000000010000000000000000001101011000101000000000000
000000001111000001000011011000000000000000000100000000
000000000000100000000111111001000000000010000000000001
000000001000000000000000001000000000000000000100000000
000000000001000000000011010011000000000010000000100000
.logic_tile 18 20
000010000001011011100110001111000001000001010000000000
000001000100000001000010000001101100000010010000000000
111000000110000000000011100111011101000110000000000000
000001000001001001000000001001001011000101000000100000
010010100000101000000000000001001011000110000000000100
010000100000001011000000000001001011000101000000000000
000000000000000000000111111011100000000001010000000000
000000000000100000000111101001101010000010010000000000
000000000000000111100000000000000000000000000000000000
000010100000001001100000000000000000000000000000000000
000000000000000000000000011000000000000000000100000010
000000001100101001000010111111000000000010000000000000
000000000000100111000000010000000000000000000100000000
000000000000000000000011000011000000000010000000000001
000000000000000000000000010000000000000000000100000000
000000000000000000000011000011000000000010000000100000
.logic_tile 19 20
000000000000000011100110001111001110010111110000000000
000000001100000001000011100111011110011011110010000000
111010100000000111000110101011001010000001110000100000
000000000100000000000100000001101011000011110000000000
011110000111000101100111101001101110010100000000000000
110001001101000000100110101101111000011000000000000000
000000100000000011100011001011101110001001000000000000
000101000000000000000010111101001111001010000000000000
000000000000011000000000011001000000000000110000000100
000010000000100111000010000101101001000000010000000000
000011100000001000000010001000000000000000000100000000
000010000000000111000000001011000000000010000010000000
000100000000000001000000010000000000000000000100000010
000000000000000001000011100011000000000010000000000000
000000000000000001000000000000000000000000000100000100
000000000000000000100000000001000000000010000000000000
.logic_tile 20 20
000000000000001111010111001011001100001001000000000000
000000001110001101100100000111101101001010000000000000
111010001010000111000000011011000001000000110000000000
000010000000000000010011010001001111000000010000100000
010000000001011111000011111111101100001001000000000000
110100000000001111000010001101001101001010000000000000
000000000001010101100111110001000001000000110000000000
000001000000000000100111000001001111000000010000000010
000000000000101001000111100101000001000000110000000010
000000000000010001100010010111101101000000010000000000
000001001100101000000000000101111100110110000000000010
000000100001010101000010100101001100110101000000000000
000010000001000011000000001001000000000001010000000000
000001000100000000000000001001101010000010010001000000
000000001110000001000000001000000000000000000100000000
000000000010010001010010101101000000000010000000000001
.logic_tile 21 20
000000000000001001100010000101101100101000000000100000
000000000000101011100000001101011100100100000000000000
111000000000001111100110010001000000000011000001000000
000000000000000011000011111111001000000001000000000000
110000001110000000000110001011001010101100010000000010
110000100000001001000000000111001100101100100000000000
000000000110000000000000001001100000000010100000000000
000010000001011101000011101101101010000001100000000000
001011100001001111000111001001101010011100100000000000
000000100000100011100100000001001100011100010000000000
000000100000000000000000011011100000000001010000000010
000000000000011111000011011001101110000010010000000000
000000000000001000000010011000000000000000000100000000
000000000000000011000110100011000000000010000000000001
001000000000000001000000000000000000000000000100000000
000000000001000000100000001001000000000010000000000000
.logic_tile 22 20
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
111000000000000011000011110000000000000000000000000000
000000000100010000100011100000000000000000000000000000
110000000000000000000000000111100001000000100000000100
110000000110000000000000001011101110000000000000000000
000100000000000001100000001101111001010100000010000000
000001000000000000000000000001011101011000000000000000
000000001000101000000000010000000000000000000000000000
000000100110010111000010100000000000000000000000000000
000000100000000001000010001001000001000001010000000000
000001000000000000000100001001101110000010010000000000
000000000000000000000111000000000000000000000100000001
000000000000000000000100000011000000000010000000000000
000000001110000101100000011000000000000000000110000000
000000000000000011000010100011000000000010000000000000
.logic_tile 23 20
000000000010010000000010110000000000000000000000000000
000000000000000000000010000000000000000000000000000000
111100001110001001000110001001011101101111110000000000
000000000000000011000011000101111100101101110000000000
000010100000000001100110010001100000000001000000100000
000001000000000000000010001101100000000011000000000000
000000100000001000000000000000000000000000000100000000
000001001110000001000000000000000000000010000000000000
110110000000000000000000001011101011000010110100000000
110001000000000111000000001011011100000000110000100000
000000000000001001100000011011000000000011010110000101
000000000000000001000010000001001001000011000000000000
000000000000000000000000001111000000000011100100000001
000000000000000111000000001001001010000011000000000010
010010100000000000000000000000000000000000000100000000
010011000000000000000000000000000000000010000000000000
.logic_tile 24 20
000000000000000001000110001001111010101100010000000100
000000000000000001100011101111101001101100100000000000
111101001100000111000110100101001000010100000000100000
000100100000000000000100001001011110011000000000000000
110010101010000001000000000000000000000000000000000000
110001000000000000100000000000000000000000000000000000
000100000001010000000000000000000000000000000100000000
000000000000011001000000000001000000000010000000000000
000000000100001000000000000000000000000000000100000000
000000000000000111000000000011000000000010000000000000
000000000000000000000000001000000000000000000100000000
000100000000000000000000000001000000000010000000000010
000001000000101000000010000000000000000000000100000000
000010101100000011000000000001000000000010000000000010
000000000000100000000011000000000000000000000000000000
000000001100010000000100000000000000000000000000000000
.ramt_tile 25 20
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000100000000000000000000000000000000000
000000101000000000000000000000000000000000
000101000110000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
.logic_tile 26 20
000010100000001111100111000000000000000000000000000000
000010000100001111100111100000000000000000000000000000
111000000001011000000000000001000001000010100000000000
000000000000000011000000001001001110000001100001000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000001100000011101111000001001000000000001
000000000100000000000010001101001000001010000000000000
000010000000000000000000001000000000000000000100100000
000001000010000000000000000011000000000010000000000000
000000000000000000000011101000000000000000000100000000
000000001000001001000110011011000000000010000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
.logic_tile 27 20
000000000000000000000000001000000000000000000100000001
000000000000000000000000000011000000000010000000000000
111010100000000000000000001000000000000000000100000000
000000000000000000010000001101000000000010000001000000
010000100000000000000111100000000000000000000101000000
110000000000000000000100001011000000000010000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000010010000000000000000000000000000
000000000000100000000000000000000000000000000110000000
000000000111000000000011100111000000000010000000000000
000000100000001000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000001010000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 28 20
000000000000101011100110001001000000000001010001000000
000010100000011111100011101001101001000010010000000000
111010001001000000000000010000000000000000000000000000
000001000000000000000010000000000000000000000000000000
110010100001010000000111100000000000000000000100000000
010000000000000000000100001101000000000010000001000000
000000000000000000000000011000000000000000000100000000
000000000000000000000011001101000000000010000000000000
000000001110000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000100000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000000000001
.logic_tile 29 20
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
111010000001010000000110011001100000000001010001000000
000000000000000000000010001001101100000010010000000000
010010001000000000010000000000000000000000000000000000
010000000010000011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000001011100000000000000000000000000000000000
000001000000001011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000011000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000101000000000010000000000000
.logic_tile 30 20
000000000000000001000000001101111110011100100000000000
000000000000000000100000000011101010011100010000100000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000010000011100000001000000000000000000110000000
110000001010000000100000000111000000000010000000000000
000000000001000000000000010000000000000000000100000100
000000001010000000000010000001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000101000000000000000000000000000000000000000000000000
000110100000001011000010000000000000000000000000000000
000000000001010000000010001000000000000000000100000000
000000001100001111000000001011000000000010000000000000
000000000110000111100000000000000000000000000100000100
000000000000001001100000000111000000000010000000000000
.logic_tile 31 20
000010000000000111100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
111000000001110000000000001000000000000000000100000000
000000000000000000000000001111000000000010000000000001
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000110000000000000000000000000000000000000000
000100000001010000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000011100000000000000111001000000000000000000101000000
000010100000000000000100001011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000100000000
000000000000000000000010010001000000000010000000000000
.logic_tile 32 20
000010000000000000000011110000000000000000000000000000
000001000000000111000010000000000000000000000000000000
111000001110000011100000001001001110010111110010000000
000001000000100000000000001101101001011011110000000000
110000000000000000000000000000000000000000000100000000
010000000000000000000000000001000000000010000000000000
000010000000001000000011011000000000000000000100000000
000000000000001011000010000101000000000010000000000100
000000000010000000000000010000000000000000000000000000
000000000100000000000010110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111100000001000000000000000000100000000
000000000000000000100000001101000000000010000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000001000000000010000001000000
.io_tile 33 20
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
.io_tile 0 21
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000001100000000000111101000000000000000000100000100
110000000000000000000100001011000000000010000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000011100000000111000000000000000000000000000000000000
000001100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000110000000
000000000000000000000000000011000000000010000000000000
.logic_tile 2 21
000010100000000001100000000000000000000000000000000000
000000000000001001000010010000000000000000000000000000
111000000000001111100000000011000000001111000000000000
000000000000001111100000000000100000110000110000000000
010000000000000000000000001001000000000000110100100000
010000000000001011000000000001001000000001111100000001
000000000000000000000000000001000001000001110101000000
000000000000000000000000000101001000000011111100000000
001100000000000000000000010000000000000000000000000000
000100000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 3 21
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000100000000000000000000000000000000000000000000000
000011000000000000000000000000000000000000000000000000
110100000000000000000111000000000000000000000100000000
000000000000000000000000001101000000000010000000000010
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 4 21
000000001100000000000011111101101111001001000000000000
000010000000000000000011111001001101001010000000000010
111000000000010000000000010000000000000000000100000000
000000000000000000000010001001000000000010000000000001
010000000010001000000000001000000000000000000100000001
010000000000011011000000001101000000000010000000000000
000000000000001000000010000000000000000000000100000000
000000001010000001000000000101000000000010000000000001
000000000000000111100010000000000000000000000100000000
000000000000001111100000000011000000000010000000000000
000001000000000000000000000000000000000000000100000000
000010000000000000000010001011000000000010000000100000
000000000000000000000000001000000000000000000100000000
000000000000000001000000001111000000000010000000000000
000000000000010000000011000000000000000000000100000000
000000000110000000000000000011000000000010000000000010
.logic_tile 5 21
000100000000101111000000000000000000000000000000000000
000100000000011111100010000000000000000000000000000000
111000000000001001000000010000000000000000000000000000
000000000000001011100011010000000000000000000000000000
010000100001000000000000010001000001000001010000000000
010000000000000000000010001011001000000010010000000000
000000000000001000000000010011101111000011100000000000
000000001000000111000011010011101011000011000010000000
000000001100101011000000000101011111000110000010000000
000000000001010011100011100001101001000101000000000000
000000000000110000000000011000000000000000000100000010
000001000000100000000010110101000000000010000000000000
000000000000000111100000000000000000000000000110000000
000000000000000000000000000011000000000010000000000000
000000100000100000000000001000000000000000000100000000
000000001110000001000000000001000000000010000000000001
.logic_tile 6 21
000000000001000011110000011001111011010100000000000000
000000000100100000100011111001101100011000000001000000
111000000000001001000110010001101011101100010000000100
000110001100000001100010000001001110101100100000000000
110000000000000111100000000000000000000000000100000000
010000000000100000100000001001000000000010000000000010
000000000000001111100000001000000000000000000100000000
000000000000001111110000000011000000000010000001000000
000100000000000000000000001000000000000000000100000000
000100000000000000000010010101000000000010000000000000
000000000000100001000000000000000000000000000100000000
000000001011001111000000001111000000000010000000000010
000000100010100000000000001000000000000000000100000000
000001000000010000000010010111000000000010000000000000
000000000000000111000000001000000000000000000100000000
000000000000001111000000000001000000000010000000000000
.logic_tile 7 21
001000000000101001000010010101001111000110000000000100
000000001000011011000011111001111110000101000000000000
111000100000000000000000000101000001000000010000000000
000001000000000000000000001011001100000000000000100010
110101000000000111000000010011000001000000010000000000
010110001100001001100011011111001100000000000010000001
000000000000000000000000000111000000000000010000000100
000000000000001001000000000001001001000000000000000011
000000100100000011000011101101011111010100000000000000
000101100000000000000010011011001111011000000010000000
000000000111001111000000001000000000000000000100000000
000000000000001101100011010101000000000010000010000000
000100000000000011000011110000000000000000000100000001
000000000000010000000011000001000000000010000000000000
000000000000000111100010000000000000000000000000000000
000000100000001111000000000000000000000000000000000000
.ramb_tile 8 21
000010100001000000000000000000000000000000
000010100000000000000000000000000000000000
000010100001010000000000000000000000000000
000000000100100000000000000000000000000000
000000001011000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000100000000000000000000000000000
000010000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 9 21
000001000001010111010000000000000000000000000000000000
000010000000001001000010010000000000000000000000000000
111001000100000000010000010000000000000000000000000000
000000100000100000000011110000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000011100000000000000000000000000000
000000000101010111000000011001011110000000000000000000
000000000001000000110011111011001000100000000000000010
000100000000010111000000001101000001000001010000000000
000100100000100000000000001011101100000010010000000000
000000000000000001000111111101111111000000000000100000
000000000000000001000111111011001011100000000000100001
000000000000100000000000001011000001000000010000000110
000000000001010000000000000111001001000000000000000000
000000000100000001000000001000000000000000000101000000
000010000000000000000000000011000000000010000000000000
.logic_tile 10 21
000000000000001001000111101001100001000000110000000000
000000000000001111000110000101001100000000010000000000
111000001000001001100110010101001110000011000000000000
000000000000000101000011111001111010000001000000000010
110000000000001000000110000111000000000001000001000000
010000000000000001000011101001000000000000000001000010
000010000000010101000111010001101101000110000000000000
000001000000000000100111100001001011000101000000000000
000100001100000000000111011011001110100000000000000010
000100000000101111000111001101101000000000000000000000
000010101111011000000111101001101101001001000000000000
000001000000001011000100001011101011001010000000000000
000001000001010000000010001011001010000000000001000011
000010100000000001000000000111111000100000000000000010
000010100000000001000000001000000000000010000100000011
000000000010000000000000001001000000000000000000000000
.logic_tile 11 21
000100100000001011000111110011001100000110000000000000
000111100000000001000011011001011100000101000000000000
111000100001010000000000001111101110000110000000000000
000000000000100000000000000101101110000101000000000010
110000000110000000000010000001000000000000010001000000
110000000000010000000100001011001011000000000000000001
000110000000001111000000001011111110010100000001000000
000101000010001011000010001111101101011000000000000000
000100001001010111100111010001000001000000100000000010
000000100000101111000011010001101110000000000000000000
000000000000000000000000000011111011100000000000100010
000000000000001001000011101111001110000000000000000001
000010100000110001000111010000000000000000000000000000
000001001010011111010111010000000000000000000000000000
000000000000001111100011011000000000000000000100000010
000010000000000101000111011101000000000010000000000000
.logic_tile 12 21
000010000000000000000000010101111010001100000000000000
000011101000000111000011111101011000101100000001000000
111000000000000000000000000101011110100000000000000100
000001000110000111000010011011011011000000000010000000
010100000000000111100110011011001101000000000010000100
100100000110000001100011111011011110100000000000000000
000000000001100011100000000011011010001001000000000000
000000000001111011000010000111001010001010000000000000
000000000001000011100111000011100000000010000000000000
000100000000000001100100001001000000000000000011000000
000000000000000001000111001001101111000000000001000000
000000000001000000100011101111011101100000000000000100
000100101100001000000111001000000000000000000110000000
000100000000001011000100001001000000000010000000000000
000010100000010111000110100000000000000000000000000000
000001100010000000000111100000000000000000000000000000
.logic_tile 13 21
000010001010000001000110111001100001000000010010000000
000001100000000000100111011011001100000000000001000000
111000000001011001100000010101101111100000000001000010
000000000000001011000011010111001101000000000001000100
000000000000000000000000010001100001000000010010000000
000000000000000000000011110011001000000000000010100010
000001000000000001100000001101101111100000000000000100
000010000000000000000000001111001101000000000001100000
000100000001001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000000001011100011100111100000000001000000000000
000000000100000011100111010001100000000000000000000010
001001000000001111000000001111111101100000000000000000
000000000000001011000000001011001110000000000000000001
000001000001010111000010000001011000101100000101000000
000010000000001111110111011001111011111100000000000000
.logic_tile 14 21
000000000100000001000011110001100001000000010010000000
000000001100000001000010000001001000000000000000000110
111100000001001101100010010101000000000000010001000001
000100100001010111000110011001101111000000000000100001
110000000000100111000111001011100001000000110000000000
110010001100010001000100001001101011000000010000000000
000000000000000111000110100011001001000011000000000000
000000000000000000000100000001011100000011010010000000
000000000000001000000000000001100001000000010000000000
000000000000000011000000000101001000000000000000000010
000000000000000011100011000111000000000000000000000010
000000000000000000100000000101000000000001000000000000
000000100110000111000111010001100001000000010000000000
000000001101010000000110110001001010000000000000000101
000000001110000000000000001000000000000000000110000000
000000000110000000000000001001000000000010000000000000
.logic_tile 15 21
000011100110010000000000001111101100000000000000000101
000010000000001011000010011011001010100000000000000000
111000000100000000000011010000000000000000000000000000
010000000000000011000111000000000000000000000000000000
110000100110100111000000001101001111000110000001000000
110001000001000001000000001101011010000101000000000000
000010000000001001000010100001001101000011000000000001
000111100110001101000111011011011010000001000000000000
000100000000001111100011100001100000000000010001000001
000010001111010011000011010011101110000000000000000000
000010100000000001000000001001101000110100000000000000
000000001100000000000010011101011110110000000000000000
000001000000000111000010011000000000000000000100000000
000010001000101111100111011001000000000010000000000100
000000000000000000000000001000000000000000000110000000
000000000000000001000000000011000000000010000000000000
.logic_tile 16 21
000010100000100111100011101001111011010111110000000000
000001000000011001000011110001111010011011110001000000
111000000010001000000110000111100000000010100000000000
000000000010100011000000000001101001000001100000100000
110000000000100000000000000000000000000000000000000000
010000000001000000000000000000000000000000000000000000
000000001011010011100000001001011011001001000000000010
000000000000000000000010001111001011001010000000000000
000010100100001000000000001111111100000000000001000000
000001000110000011000011100011001100100000000000000010
000000000011000011100000000000000000000000000110000000
000000000110100111000000000111000000000010000000000000
000010101001011000000000000000000000000000000100000000
000001000000101011000010011001000000000010000000000000
000000000000001000000011010000000000000000000100000000
000000000000000111000110001111000000000010000000000000
.logic_tile 17 21
000000000000000000000110000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
111000000000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110001001101011000000010010001011001000001110000000000
000110100001001111000110001011101011000011110000000000
000000000000000000000010001101011100010100000000000000
000010101000000111000100001011111010011000000000000000
000011100000100000000011111101001100000011000000000000
000001101010000000000111100011111111000011010000100000
000000000000001000000111000000000000000000000000000000
000000000000000111000111100000000000000000000000000000
000000000000000000000011101000000000000000000100000001
000000000110100000000000000111000000000010000000000000
000000000000000011100000001000000000000000000100000010
000000000000000000000000000101000000000010000000000000
.logic_tile 18 21
000000000000001111100110011001001101000001110000000000
000000000101000111110010000001111011000011110001000000
111000000000001001100011101001011110000011000000000000
000000100000000001000100000001001110000011010000000100
110001001010001001000010000111101110010100000000000000
010000000000001011100100001101011010011000000000000000
000000000000000000000111111011101011001001000000000000
000000000000000000000110001001001100001010000000000000
000010100000100000000010011101111100101000000000000000
000010000000010001000011101111101010100100000000000000
000000000000001111000110101001001100000010000000000000
000000000000001111100100001011101010000000000000000000
000011101001001011100000000000000000000000000100000000
000001000001101111100011010111000000000010000000000000
000000000001010001000010000000000000000000000100000000
000000000000101001100000000001000000000010000001000000
.logic_tile 19 21
001110100001010111100111100001011000000011000000000001
000101000000100000100011001001101111000011010000000000
111000000000001001100111100000000000000000000000000000
000000000000001111000010010000000000000000000000000000
110000101111000011100110000101100000000000110001000000
010000000000111011000000000101001111000000010000000000
000001000001011000000000001001101101001001000000000000
000000000000000001000011101001001111001010000000000000
000010100110101000000000011101101111001001000000000000
000011100000001111000011110111101101001010000000000000
000000101100000000000111000101000000000000110000000000
000000001110000000000011110001101010000000010000000000
000100001110001000000010001000000000000000000100000000
000100000000001111000000001001000000000010000000000000
000110000100000001000000001000000000000000000100000000
000000000010000000000011111011000000000010000001000000
.logic_tile 20 21
000000000000010011100111011111011000000011010000000000
000000000000101101000111100001111011000011000000100000
111000000000001000000111110000000000000000000000000000
000010000000100001000111010000000000000000000000000000
110000000001010111100010001011001010110000000000000001
010110100100100001100000000101001110111000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000010100000000111000000010001011110111001110000000000
000000000000000000110011100001111010111010110000000000
000000000000000001000000001001011111101000000000000000
000000000000000000010000000101111100100100000000000000
000000100010000101100000011000000000000000000100000000
000101000000000000010010101001000000000010000000100000
000001000000000000000010000000000000000000000100000000
000010000000000000000010000001000000000010000001000000
.logic_tile 21 21
000000000010011111100011101011101001001001000000000000
000000000001010001100000001011011001001010000000000000
111001000000000011000011000001000001000000110000000000
000000101010001101000111100001001011000000010000000000
010000000000000000000111111001101011000011000000000000
110000000000001101000011110001001100000011010000000000
000000000000000000000111010000000000000000000000000000
000001001110000000000110000000000000000000000000000000
000000000000001000000000000101000001000010100000000000
000000000000000111000000000011101111000001100000000000
001000000110000111000010011101100001000001010000000010
000000000100001001100010111001101101000010010000000000
000000000000100000000000001111100000000001000001100111
000100001110010001000000001111000000000000000000000000
000010001010000000000010000000000000000000000101000000
000001000010001111000000000111000000000010000000000000
.logic_tile 22 21
000010100000001001000111111101000000000010100000000100
000001000000000011000010110001101100000001100000000000
111101000010001000000000000011101100101100010000100000
000110100000000111000010010001001101101100100000000000
010000000000000000000000011000000000000000000100000000
010000000000000000000010001001000000000010000000000000
000000000000000000000000000000000000000000000100000010
000000000000000001000000001001000000000010000000000000
000001001010000000000011001000000000000000000100000000
000010000010001001000000001011000000000010000000000000
000000101101011000000000001000000000000000000100000000
000001000000000001000010000101000000000010000000100000
000000000000000000000000000000000000000000000100000000
000100000001010000000000000001000000000010000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
.logic_tile 23 21
000000000000011001100111001011101111010111110000000000
000000001110000001000010001111011011011011110000000000
111010100000000011100000000111011010001001000000000000
000000000000000000000000001001011111001010000000000000
110000000000000000000111100001000001000000110000000100
010000000000000000000000000001001100000000010000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000101101001011100000010001101111010111110000000000
000100100000100011100011101101011011011011110010000000
000010000000000011000000001011011010001001000000100000
000000001000000001000000001101011111001010000000000000
000001000000000011000000000000000000000000000101000000
000100100010000000100011111001000000000010000000000000
000000000000100000010011100000000000000000000100000001
000100000000010000000100000011000000000010000000000000
.logic_tile 24 21
000000000001011111100111101001111001000110000000000000
000000001010100001100111100001101011000101000000000000
111000000000000011100010000000000000000000000000000000
000000001010000101100100000000000000000000000000000000
110010000001000000000000000001001000000011100000000000
110001000000000000000000000001011110000011000000000001
000000000110000000000111010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000101000000100000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001001000000000000000000001001111010111110000100000
000010000000000000010011110111101011011011110000000000
000000001110000001010010001000000000000000000100000000
000000000000011001000100001011000000000010000000000001
000010000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramb_tile 25 21
000100000000000000000000000000000000000000
000100000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010100000000000000000000000000000000000
.logic_tile 26 21
000000000001001011000000010011101100001001000000000000
000000000000100001100011001011101100001010000000000000
111110000000000001100000010001011000000110000000000100
000100001100000000000011011101111110000101000000000000
110000000000000000000000000011001101000110000000000000
110000000000000000000011010111101011000101000000000100
001000000000000000000111100000000000000000000000000000
000000000010000000000100000000000000000000000000000000
000000100000001001000111110001111101000011010000000000
000001001100000111100011110001001011000011110001000000
000000000000000001000110100111101100101000000000000000
000000001100000000100000000001001100100100000000000000
000000000000001101100010010000000000000000000000000000
000000000000000111000111100000000000000000000000000000
000000000000000011000000000000000000000000000100000000
000000000000000000100000001111000000000010000001000000
.logic_tile 27 21
000000000000001000000010001111001101010111110000100000
000000000110001111000011100001101110011011110000000000
111000000011001011100000001001000000000001010000000000
000000000000101111000000001101101101000010010000000000
111000000000000000000000010001101100101100010000000000
010000000000000011000010000001011110101100100000000000
000000001110000001000000010011101110010100000000000000
000100000000000000100011110101001101011000000000000100
000011100000000111100010011001001010111001000000000010
000001000000000000000011000101111110111010000000000000
000000100000001001000111001000000000000000000100000000
000001000110001111100000001011000000000010000001000000
000011100000000111100000001000000000000000000100000000
000000000000000000000011011111000000000010000000000001
000000000001000111100111101000000000000000000100000000
000001000000000000100100000011000000000010000000000000
.logic_tile 28 21
000000000110001000000000000000000000000000000000000000
000100000001010011000011000000000000000000000000000000
111000000110000000000000000000000000000000000000000000
000000100010000000000000000000000000000000000000000000
010000000000100000000000000000000000000000000101000000
010000000001010000000011010001000000000010000000000000
000000000000000000010000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000100100000
000010001000000000000000001101000000000010000000000000
.logic_tile 29 21
000001000000010000000010000000000000000000000000000000
000110000000000000000100000000000000000000000000000000
111000001001010111000000001000000000000000000100000000
000000000000100000000000000001000000000010000000000000
010010000000100000000011000000000000000000000000000000
110001000001010000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010101100000000000000000000000000000000000000000000
000010000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000001000000000000000000000000000101000000
000000000000000000100000000111000000000010000000000000
000001000001000000000000000000000000000000000100000000
000010000000000000010000001001000000000010000001000000
.logic_tile 30 21
000000100000001000000111101101001000010111110001000000
000001000000001111000100000001111100011011110000000000
111000000010001001100000001101011011010111110000000100
000000000000000001000000000001101100011011110000000000
110000000100000000000110011000000000000000000100000000
010000000000000000000010001011000000000010000000000000
000000000000100111100000001000000000000000000100000000
000000000000010000000000001011000000000010000000000000
000000000000001000000000011000000000000000000100000000
000000001010000111000011000011000000000010000000000000
001000000000001111000010000000000000000000000100000000
000000000000001011100111100111000000000010000000000000
000000000000001000000000000000000000000000000100000000
000000000000001111000000000001000000000010000010000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
.logic_tile 31 21
000000000000000111100000000000000000000000000000000000
000000000000000000100010010000000000000000000000000000
111000000000001000000110000000000000000000000000000000
000000000000001101000010010000000000000000000000000000
010010100000000000000000001001111110010111110001000000
010001000000000000000000000001111100011011110000000000
000010000000100000000000000011111001111001000000000001
000000000001000000000000001011111111111010000000000000
000010000000001000000110101000000000000000000100100000
000001000000001111000000000111000000000010000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000101100000000000000000000000000101000000
000000000000000000100000000111000000000010000000000000
000000000000000011100000000000000000000000000100000000
000100001100000000100011110001000000000010000000000000
.logic_tile 32 21
000000000000010000000111000000000000000000000000000000
000000001100100000010100000000000000000000000000000000
111001000000000000000000000101101110010111110000000000
000000100000000000000000001011111010011011110010000000
110000000000001000000000000000000000000000000000000000
010000000000001011000000000000000000000000000000000000
000000000000000111000010100000000000000000000100000000
000000000000000000000100001001000000000010000000000000
000000000000010011100111000000000000000000000000000000
000100000000100000000011100000000000000000000000000000
000000000000000011100000001000000000000000000110000000
000000000000000000100000000011000000000010000000000000
000000000000000000000111101000000000000000000100000000
000000000000000000000100000101000000000010000000000000
001000001010000000000000000000000000000000000110000000
000000000000000000000000000011000000000010000000000000
.io_tile 33 21
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000110000000000
000000001000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000
.io_tile 0 22
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 22
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000011100000001000000000000000000100000000
000000000000000000100000000001000000000010000000100000
010000000000000000000011100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000110000000
000000000000000000000000001111000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000110000111000000000011000000000010000000000001
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000100000000000000000000011000000000000000000100100000
000110000000000000000010110111000000000010000000000000
000000000001010101100000000000000000000000000000000000
000000000000100000100000000000000000000000000000000000
.logic_tile 2 22
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000100000001000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
010000000000000111100110100000000000000000000000000000
110001000000000000100100000000000000000000000000000000
000000000000000000000110010000000000000000000000000000
000000000000000001000010000000000000000000000000000000
000000000000000000000000001101100000000001010001000000
000000000000000000000000001101101010000010010000000000
000000001110000000000111001000000000000000000100000000
000000000000000000000000001011000000000010000000000001
000000100000000000000000001000000000000000000100000000
000000000000010000000000000001000000000010000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000101000000000010000000000000
.logic_tile 3 22
000000000000000000000000001101100001000001010000000000
000000000000000111000011000001101101000010010000000010
111010000000001000000000010000000000000000000000000000
010000000000000001000011110000000000000000000000000000
011000000000000000000000000000000000000000000000000000
010100000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000000000000
000000000000000000010011000000000000000000000000000000
000000001100000000000111110000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001001000000000010000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000010000001011000000000010000000000010
.logic_tile 4 22
000000000000000111010011110001111010001001000000000000
000000000000000000000010001001101011001010000000000000
111010000000000000000110010001101011010111110000000000
000000000000000000000010001011111010011011110000000000
111010000001010000000010001000000000000000000100000000
010000000000100000000000000011000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000001000000001001000000000010000000000000
000000000000001000000110010000000000000000000000000000
000000000000001011000011110000000000000000000000000000
000000000000000000000000001000000000000000000101000000
000000000000000111000000000111000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000011000000000010000000000000
000000100001010000000000000000000000000000000100000000
000001000000101001000000000001000000000010000000000000
.logic_tile 5 22
001001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
110000000000001101100000000000000000000000000000000000
010000000000000101000000000000000000000000000000000000
000000100100000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000100000000000000000000010101000001000000110001000000
000000000100000000000011110101001100000000010000000000
000000101010000000000000000000000000000000000000000000
000010000000011001000000000000000000000000000000000000
000000000000000111000000000000000000000000000100000000
000000000010000000000000000111000000000010000000000001
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 6 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000100000000000000010000000000000000000000100100000
000000000000000000000100000011000000000010000000000000
010001000000100000000010000000000000000000000000000000
110000100101010000010011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001001010000000000000000000000000000000000000000000
000000101100001011100000000000000000000000000000000000
000010000000001011100000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001101000000000010000000000010
000010000000000000000000000000000000000000000100000001
000001000000000000000000000011000000000010000000000000
000000000000000000000000001000000000000000000100000000
000010000000000000000000001001000000000010000000000001
.logic_tile 7 22
000000000000100001100011100000000000000000000000000000
000010000000001001000110110000000000000000000000000000
111000000000000111000000000111000000000000000001000000
000000000000000000000000001001000000000001000001000010
010000000000000000000010100011111000000000000001000010
000010000000000000000110110001101011100000000000000000
000000000000000001000111100111111011000000000000000000
000000000000001101000000001011011010100000000000100100
000000000000000000000010001101001101100000000000000011
000010000000000000000100001101111010000000000000100001
000010100001010000000010000001011100000000000010000000
000000000000000001000100001011101000100000000000100000
000100000000000011100000000101011001000000000000100000
000000000000000000000010000001101110100000000000100000
000000000000000001000000000000000000000000000100000000
000000000000000000100000001111000000000010000000000010
.ramt_tile 8 22
000000001010000000000000000000000000000000
000001000000000000000000000000000000000000
000010000000000000000000000000000000000000
000001000000000000000000000000000000000000
001000001111000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000001100000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000100000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 9 22
000000000110000000000000000001101011000000000010000000
000000000000000000000011101011011101100000000010000001
111000000000000111100000001011000000000001000000000000
000000000000000000000000000101100000000000000000000011
010001000000100000000011100111101101100000000000000100
110110101111000000000010001001101010000000000001100000
000000000000101111100000000000000000000000000000000000
000000000001001111000000000000000000000000000000000000
000001000001010111000000000000000000000000000100000000
000000100001111111100011110011000000000010000000000000
000000000000000000010000000000000000000000000100000000
000000000000000000000010001111000000000010000000000010
000001000000000000000000001000000000000000000100000000
000000100000000000000010011111000000000010000000000000
000000000000000000000010000000000000000000000000000000
000000000001000000000110000000000000000000000000000000
.logic_tile 10 22
000000001010001001100111001011101011001001000000000000
000010000000000001000110001001101011001010000000000000
111100000000101111100110010001111010010111110000000000
000100000100000101100010100111011010011011110000000000
110000000000101111000000000001011000010111110000000000
110010100001001111000000000101101100011011110010000000
000000000001000000000111100001000000000000110000000000
000000000110100000000100000001001100000000010000000010
000011000001010011100111110001101011001001000000000000
000111101010100011000011101001101011001010000000000010
000110000000000000000011000011011010010111110000000000
000101000000000111000100001011111010011011110000000000
000010101010001000000011111000000000000000000100000000
000001000000000011000111000011000000000010000000000100
000000000000000000000000000000000000000000000100000000
000000000000000000000000001111000000000010000000000000
.logic_tile 11 22
000000000010000000000000001101111100001001000001000000
000000001110000000000010010001101100001010000000000000
111000000010001011100011001101011110001001000000100000
000000000000101111100000001001001111001010000000000000
110001000001000011000000000000000000000000000110000000
110010000000100000100000001001000000000010000000000000
000000001010000000000000011000000000000000000100000010
000000000000000000000010000001000000000010000000000000
000000000011011111100000010000000000000000000100000000
000001000000100111000011111011000000000010000000000000
000000000000001111000011100000000000000000000100000001
000000001010001011100100000011000000000010000000000000
001001000010000000000111111000000000000000000100000000
000010001111010000000011100011000000000010000000000000
000010100000000111000000001000000000000000000100000010
000001000000000000100000001011000000000010000000000000
.logic_tile 12 22
000000001011010001000011011101100000000000000010100001
000010100000000000100111010011100000000001000001000100
111001000000000111100000001001111110101100010000000010
010000000010001111000010010001101110101100100000000000
010010000000100000000000001111100000000001010000000000
010001001101000000000000001111101100000010010000000010
001011100000000000000010110000000000000000000000000000
000011100000000000000111110000000000000000000000000000
000000000000001000000111101011001110111001000000000000
000000001110001111000100001101111100111010000000100000
000000100111001000000000010011101110010111110001000000
000001000000101101000011011001101110011011110000000000
000110000000001111100000001000000000000000000100000000
000101100000101111100011000001000000000010000000000000
000000000000000111000110010000000000000000000100000000
000000000011010000100010000001000000000010000000000000
.logic_tile 13 22
000100000000100001000011111111100001000000010000000000
000100101101010001000111010111001000000000000001100000
111000000000001111100111011101001000001001000001000000
000000000000001111000010001001111101001010000000000000
110000000000000000000110010001000000000000110000000000
010000000000000000000011010111001000000000010000000010
000000101100000000000011100011100001000010100000000000
000001001110100000000111101001001000000001100000000000
000001000001110111100111011011001100010111110000000010
000010000000010000000011101001011001011011110000000000
000000001100001111100000011011111010010111110000100000
000000000000001011000011101101111011011011110000000000
000000001000000111100111100000000000000000000100000000
000000000001010000100100001111000000000010000000000000
000000000110101011000000001000000000000000000100000000
000001000110000101100000000011000000000010000010000000
.logic_tile 14 22
000011001000000000000111110111111000000001110000000000
000010101011010111000111011101001010000011110001000000
111000000001011001100000000001111110000110000000000000
010000000000100001000011110101101011000101000000000000
010010000000000001100010010101100000000000010000000000
010000001110001101000111111111001100000000000000100010
000000000000001000000111011001100000000000010000000000
000000000000000001000111001101001110000000000000000110
001000001010011000000000000111000000000001000000100000
000100000001111111000000000001100000000000000000000000
000000000000000000000010001111100001000000110000000000
000000000000000000000100001111101101000000010000000000
000010000000001000000010011000000000000000000101000000
000000000000001111000011111101000000000010000000000000
000000000000010001000010000000000000000000000100000000
000000000000000001000110011001000000000010000000000000
.logic_tile 15 22
000100101000010011000110000111000000000001010000000000
000001000000000111100000001101001000000010010000000010
111000000000000111000011101011111010000000000001000010
000000100100000000000111011001001000100000000000000000
110010000000000000000011101001000001000000110000000000
010001001100010000000100001001101111000000010000000000
000000000000001111100110111111001101001001000000000000
000000001110000101000011010011101101001010000000000000
000000001000101000000000001101100001000000010000000010
000000000001000111000011100101001100000000000000000000
000000000000000011000011101101100001000001010000100000
000000000100001001100100001111101000000010010000000000
000000000110101000000010001000000000000000000101000000
000000001101011101000000000111000000000010000000000000
000000000000000001000111011000000000000000000100000000
000000000000000000000110111101000000000010000000000000
.logic_tile 16 22
000000000000010011000110110001001100001100000000000100
000000100000001101100110100101011001001000000000000000
111110100000001111100111110111011000000011010000000000
000100000000001111100011011001001111000011110000000000
110000000000000001100111100011011011000011100000000000
010000000000000111000011000001001111000011000000100000
000000000110001001000111101101001101001100000000000100
000000000000101111000110011001101011101100000000000000
000010100001001111100111101101011000000011000000100000
000001000000000011100011100101101111000011010000000000
000000100000001000000010000011100001000000010001000000
000000000000001111000000000101001110000000000000000000
000010000100100111000110111111101011000000000010000001
000001000000010000100111111101001001100000000000000001
000000000000101000000111101000000000000000000100000010
000001000000011011000100001011000000000010000000000000
.logic_tile 17 22
000010000000001001000011010001011011010100000000000100
000000001000000011100011001101111010011000000000000000
111000000000000111100111111011101001111001000000000000
000000000010000000000110110101111011111010000000000000
110010100001000001100111100001011000110011110000000000
110101001000100000000100000001001010110010100000000010
000010000000001111100000001001100001000001010000000100
000000100010001011000011111001101011000010010000000000
000010100001010000000000000000000000000000000000000000
000011000110100000000000000000000000000000000000000000
000100001010000000000000000000000000000000000000000000
000100000110100000000011110000000000000000000000000000
000000100000000000000010000000000000000000000000000000
000001000100001001000000000000000000000000000000000000
000000000001000000000000000000000000000000000100000000
000000000000000000000000000111000000000010000000000010
.logic_tile 18 22
000000000010001111000110011001011011001100000000000001
000000000000101101100010001111001010001000000000000000
111010100000000111000000010001001100000011000000000000
000000000000000000110010001001111110000011010000000010
110100000000000000000111101001111010010111110000000000
110000000000000000000100001001011011011011110000000000
000000000000000111100000011001001011001001000000000000
000000001000001011100011110111011011001010000000000000
000000000110011000000000000000000000000000000100000000
000100001100101111000011110011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000010000010000000000000000000000000000000000000000000
000000000000001000000010001000000000000000000100000000
000000000000000011000000000111000000000010000000000000
000010000000101011100010000000000000000000000000000000
000000000001010001000100000000000000000000000000000000
.logic_tile 19 22
000000000100000001000000000111011011001001000001000000
000000000000000000100000001101101101001010000000000000
111010100000100000000000000000000000000000000100000100
000001101001000000000000000111000000000010000000000000
110000000000000000000011100000000000000000000000000000
110100000000000000000100000000000000000000000000000000
000000001100001000000000000000000000000000000000000000
000010100000001011000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000100000000
000010100000000000000011110001000000000010000010000000
001001000000000000000011100000000000000000000000000000
000000101111000001000010010000000000000000000000000000
000101000001000000010000000000000000000000000000000000
000110000010100000000000000000000000000000000000000000
.logic_tile 20 22
000010000000001111100010110001001000110110000000000000
000001000000001111000111001101011111110101000000000000
111000001111010000000000001001011010111001000000000000
000000000001010000000000000101001101111010000000100000
010010100000000000000110001000000000000000000100000010
010000000000000000000000000011000000000010000000000000
000001000000001101000000000000000000000000000100000000
000000100000001011100000000011000000000010000000000000
000000000011010011100010000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000100001001001000000000000000000000000000000000000
000000000000000000000111101000000000000000000100000000
000000000000000000000100001111000000000010000000000001
000000000000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
.logic_tile 21 22
000011100000000111100010001101100001000000110000000000
000001100000000000100011100111001001000000010000000000
111000001111000000000000000011101011010111110000000000
000000000000000000000010101001111011011011110000000000
010001001110001001100111000000000000000000000000000000
010010100010000111000100000000000000000000000000000000
000010101100001000000110010000000000000000000000000000
000110100000001101000011000000000000000000000000000000
000010000000000000000000001101011010001001000000000000
000001000000000000000000001101011011001010000000000000
000100000001100001000000000000000000000000000000000000
000101000000100000100010010000000000000000000000000000
000000100000000000000000000011100001000000110000000010
000001000100000000000000000101001001000000010000000000
000001001001100011000000000000000000000000000100000000
000000100000000000000000000001000000000010000000000000
.logic_tile 22 22
000010000000001000000110000101001000000011000000000000
000000000000000111000010010001111011000001000000000010
111000000000000011100000010000000000000000000000000000
000100001010001001100011100000000000000000000000000000
110000000000000111100011010101111110000110000000000000
010000000000000000100010000111011010000101000000000000
000010100000101000000000001001000000000000100000000000
000001000101000001000010100001101100000000000000000000
000000101110001011100000001101100001000001010000000000
000001001100000101000010000001101001000010010000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000010001000000000111100000000010000100000010
000100000000100000000000000011000000000000000110000000
010000000000000000000000000000000000000000000000000000
100000001100000011000010000000000000000000000000000000
.logic_tile 23 22
000000000100101011100011010101100001000000000000000100
000000000000010001110110000111101011000000010000000000
111001000001001001000110011011101111000100000000000100
000010000000000001100011101001101000000000000000000000
110011100000001000000010000000000001011010010000000000
010000100000000001000100000000001011100101100000000000
000000000000100000000110010001101010001100000000000100
000010100111010000000010000011011001001000000000000000
000100100000100011000111001011001111000110000000000000
000000000001000000100111111001101100000101000000000000
000000101010000000000000010101100000000001000000000000
000000000000001111000010000001100000000000000000100000
000000000001010111000000010111000000000000000100000000
000000000000001111100010100001100000000001000100000000
011000000000000000000000000001000000000000000100000000
100000000000000000000000000101100000000001000100000000
.logic_tile 24 22
000000000000010000010000000001100000000000001000000000
000000001110000000000000000000100000000000000000001000
111000100000000000000110110000000001000000001000000000
000000000000000000000010100000001110000000000000000000
110000000000000000000000000000001001001100110000000000
010000000000000000000000000000001001110011000000000000
000000000011010000010000000000000000000000000100000010
000000000000100000000000000011000000000010000000000000
000000000010000111000000000000000000000000000000000000
000000000110000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000001000000000000000000000000000000100000000
000010000000000111000000001111000000000010000001000000
.ramt_tile 25 22
000000001110000000000000000000000000000000
000000100110000000000000000000000000000000
000010100000100000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000101100010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001010100000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000010000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 26 22
000010000000000111000000000111100001000001010000000000
000000000000000111000000001011001110000010010010000000
111100000000000000000000011001011001101000000000100000
000100000000000000000011100101011111100100000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000001000000001000000000001000000000000000000110000000
000010000000000001000000001011000000000010000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000011101011000000000010000000000000
000100000000100000000011100000000000000000000100000000
000100001100010000010110010111000000000010000001000000
000000100110000111000010000000000000000000000100000000
000000000000000001000000000111000000000010000001000000
001000000000000001000000000000000000000000000100000000
000010000000001011000010000001000000000010000001000000
.logic_tile 27 22
000000000000000000000011001001011110000011010010000000
000000000000000011000000000011111110000011110000000000
111000000000000000000111100000000000000000000000000000
010000000000000000000100000000000000000000000000000000
110000001100001001000110000000000000000000000000000000
110000000000001101010000000000000000000000000000000000
000000000000000000000000001001001101001001000000000000
000000000100000001000000001001001100001010000000000000
000001000000000011100000000101011010000011000000000010
000110000000001111000000001101001010000011010000000000
000000000000000111000000000000000000000000000101000000
000000000010100011100000000011000000000010000000000000
000000000000001111000010000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000100100000
000000000000000000000011100111000000000010000000000000
.logic_tile 28 22
000000000000010001100111100000000000000000000000000000
000000000000100000100100000000000000000000000000000000
111100000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
110000000001010000000000010000000000000000000000000000
110000000000000000000011010000000000000000000000000000
000000000001010000000000000001111100010100000001000000
000000000100000000000000000001111011011000000000000000
000001001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000010000000000000000000000000000
000000001000000000000011100000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000001110100000000000000000000000000000000100000000
000000000101010000000000001001000000000010000000000010
.logic_tile 29 22
000000000000001111000000010001100000000010100000000100
000000100000001011000011010101101011000001100000000000
111000000000000000000110000000000000000000000100000100
000000000010000000000000000001000000000010000000000000
010000000110100001000111100000000000000000000100000000
010000000000000000000100000001000000000010000000000000
000000000001000000000000000000000000000000000100000000
000000000000000000000000000011000000000010000000100000
000000000010001011000000000000000000000000000100000100
000000000000000011100000000011000000000010000000000000
000100100000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000001100000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001111000000000010000000000000
.logic_tile 30 22
000000000000001000000111001111000001000000110001000000
000000001010001111000010011001101010000000010000000000
111010000000000111100110000000000000000000000000000000
000000000000001011000010010000000000000000000000000000
110000000000000111100000000000000000000000000000000000
110000000000000000100000000000000000000000000000000000
000000000000000011100000001001101011010111110000100000
000000000000000000100000001001001000011011110000000000
000000000000000111100000000001011110001001000000100000
000000000000000000100000001001101000001010000000000000
000000001000000011100000000000000000000000000100000010
000000000000000000000000000011000000000010000000000000
000000000001010001000010010000000000000000000100100000
000000000000000000000011100111000000000010000000000000
000000000000000000000000001000000000000000000100000000
000000000000000001000000000011000000000010000000000000
.logic_tile 31 22
000000000001010000000110000001011110010111110001000000
000000000000000000000010000101101100011011110000000000
111000000000000000000000000000000000000000000100000000
000000000000000000000000000111000000000010000000000000
010000000001000001100000001000000000000000000100000000
010000000000100000000000001111000000000010000000000001
000000000000000000000000000000000000000000000100000000
000000000000000000000000001111000000000010000000000000
000010000000000000000000010000000000000000000100100000
000001000000001111000011111011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000001110000111000011010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000001111000100000000000000000000000000000000
.logic_tile 32 22
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
110000000001010000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000001110000000000000000000000000000000000100000000
000000000000000000000000001111000000000010000000000000
.io_tile 33 22
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 23
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000000010
000000000000000000
.logic_tile 1 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000101000000
000000000000000000000000000111000000000010000000000000
000010100000000000000000010000000000000000000000000000
000001000000000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 23
000000000000000000000011110101101010010100000000000100
000000000000000111000111010011001000011000000000000000
111000000000001001000110000000000000000000000000000000
000000001010001011000000000000000000000000000000000000
000100000001010001000000000000000000000000000000000000
000100000000001001000000000000000000000000000000000000
000010000000001001100000000000000000000000000000000000
000001000110000001000000000000000000000000000000000000
010000100000000000000000000011100000000001010000000000
010000000000000011000011001011101010000010010000000000
000010100000000000000010000111011011010100100111000100
000000000000000000000100001111001000111100110000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000010100000000000000000001001101000001001000111000000
000001000000000000000000001001011001001010000010100000
.logic_tile 3 23
000110000000000000000000000000000000000000000000000000
000100000110001001000011010000000000000000000000000000
111001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
110000000000100000000000000101100000000001010000000000
110000000000000000000000001001101000000010010000000000
000100000000000000000000010000000000000000000000000000
000100000000000000000010000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000010000000000000000000000000000000
000000000001010000000111001000000000000000000100000000
000000000000000000010000001011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 4 23
000001000000001000000000010000000000000000000000000000
000000100000001111000011110000000000000000000000000000
111010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
010000001101000000000000010000000000000000000000000000
010000000000100000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000110000000000000000000000101011100010100000001000000
000101001000000000000000000111101000011000000000000000
000000000000000001000000001000000000000000000100000100
000000000010000000100000001111000000000010000000000000
000000000010000011000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
.logic_tile 5 23
000000000000000111000000000111000000000000001000000000
000000000000000000100000000000000000000000000000001000
000000000000000111100000000101100001000000001000000000
000000000000000000000000000000001110000000000000000000
000010000000000000000010100001100000000000001000000000
000000000000000000000110110000001111000000000000000000
000000000000000111100000000101100000000000001000000000
000000000000000000000000000000001111000000000000000000
000100000000000000000000000001100001000000001000000000
000100000000000000000000000000001110000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000001000000110110000000000000000001000000000
000000000000000101000010100000001011000000000000000000
000000000000001101100000000000000000000000001000000000
000000000000000101000000000000001011000000000000000000
.logic_tile 6 23
000010000000000111100000001000000000000010000000000000
000000000000000000000011100111000000000000000000000000
111000000000010000000000000000000000000000000000000000
000000000000100000010000000000000000000000000000000000
010000000000000000000010100000000000000010000000000000
010000000000000000000110111101000000000000000000000000
000010100000001000000110000000000000000010000000000000
000010100000000001000000001101000000000000000000000000
000000000000000000000011001000000000000010000000000000
000000000000000000000000001101000000000000000000000000
000000000110001000000000000000000000000010000000000000
000000001000011111000000001011000000000000000000000000
000000100000100000010000001001000000000001000000000000
000001000010010000000000000111000000000000000000100000
110000000000000101000000001000000000000000000101000001
010000001010000000000000000101000000000010000000000001
.logic_tile 7 23
000100000001011101000011111001001001000000000010000010
000100000000000011000010000101011000100000000000000001
111000000000001101000111000011100000000010000000000000
000000001010000001100000001011000000000000000010000011
110000100000000001000011100111100000000001000001100001
010000000000000000100011011111000000000000000000000000
000000000000000101000000001111000000000000000001000010
000000001010000000100000000111100000000001000000000000
000010001101100000000010100111100000000000000001000000
000001000000000000000110001111000000000001000000000000
000000001111000001000000001001001011000000000001000010
000000000000101101100000000001111100100000000001100000
000100000010100000000010100101000000000001010000000000
000100100001000000000100000001101010000010010010000000
000001000000000000000000001000000000000000000100000000
000011101110001101000000001001000000000010000000000001
.ramb_tile 8 23
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000100000000000000000000000000000000000000
000110100001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000100000000000000000000000000000
000010100011000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 9 23
000000001100000111000110000011000000000000000000000100
000000000000000001000011010001000000000001000000000010
111010001100000111010000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
110000000000000000000011100000000000000000000000000000
110000000000101001000000000000000000000000000000000000
000000000000000000000000000101000000000000000001000000
000000000000000000000000000101100000000001000000000010
000110100000001111100000000001000000000000010001000100
000101000010000001000000000111001001000000000010000100
000000000000000000000000000101000000000010000000000010
000000000000000000000000000101100000000000000001000000
000001000000000001000111100001000000000001000000000000
000000000000000000100000000011100000000011000001100000
000010100000000000000000001000000000000000000100000000
000000000000000000010000000001000000000010000000000000
.logic_tile 10 23
000110100000101111100010001001111111001001000000000000
000101000000010001100110001001111000001010000000000000
111000000000000001100011111111001100000000000001000010
000000001110011001000010001011001000100000000001000000
010000100110000000000000000000000000000000000000000000
010000000100000000000011100000000000000000000000000000
000000000110000011000110011001000000000000110000000100
000000000000000000100011000001001001000000010000000000
000000100000100000000000001101000001000000010010000000
000011100000010111000000000111101010000000000000000011
000101000000000111100010001101111001010111110000000000
000010000000000000100100001101101111011011110000000000
000000000000000111100000001000000000000000000100000000
000000000110100000000000001111000000000010000000000000
001000000100000101100111101000000000000000000100000000
000000000000000000000111100011000000000010000000000000
.logic_tile 11 23
001000000000111111100111101101000001000000110000000000
000000000100111001100111011001101100000000010000100000
111010000001010001100111010001101010000110000000000100
000000000000101101000010000001011101000101000000000000
110001000000000001010111011101101010001001000000000000
110000000000011001100010001101001101001010000000000000
000000100110000111000011101011101101000000000001100000
000010000110000101000000001011101110100000000000000001
000001001100100000000010001111011000000000000000100100
000110000001001111000110011111101000100000000001000000
000000000000000001000111001001000000000000000010000000
000000001000101011100110011001100000000001000000100010
001000000000100000000111001001001100010111110000000000
000000000001010000000010000101111010011011110000000000
001000000000001000000111001000000000000000000100000000
000000000000001111000100000011000000000010000000100000
.logic_tile 12 23
000011100000101000000000010000000000000000000000000000
000001001010000011000011110000000000000000000000000000
111000001010010101110011101001101010000001110000000000
000000000000001011000011101111011011000011110000000000
110111000000100001100010010101101110000110000000000000
110111100001010101000110000001001110000101000000000000
000000100000011111100000000101001000001100000000000000
000000000000000001100000000011011111101100000000000010
001010100000000111000000011011100001000001010000000000
000001000001000000000011100011001010000010010000000000
000010000000001011100000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000010000000000001000011101101011000000000000001000101
000101001110001001100010001001001101100000000010000000
000000000000000000000000001000000000000000000100000000
000000000000100000000011101001000000000010000000000000
.logic_tile 13 23
000000000100001000000000000101111011100000000000000010
000010000000001111000010000001011010000000000000100000
111000000001001011000000000001111001100000000001000000
000000100010001001100011101111011000000000000000000000
010000000000000001000000001111000000000001010000000000
010000000000000000000000000111001100000010010000000001
000011000100001011000000001000000000000000000100000000
000011000000011001100011101011000000000010000001000000
000000000111010000000011100000000000000000000100000000
000000000000100111010100000101000000000010000000000000
000000100000000000000010000000000000000000000100000000
000000000000000111000100001011000000000010000000000000
000000000000010000000000001000000000000000000100000000
000100000001011111000011010011000000000010000000000000
000000000000000001100000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
.logic_tile 14 23
000000000000100000000000000101100000000001010000000000
000000000001001111000000000001101111000010010000000000
111000000010000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
110001001010010000000000000000000000000000000100000100
100010100000100000000000001011000000000010000000000000
001100000000000000000000010000000000000000000100000000
000000000000000000000010101111000000000010000000100000
000000000000001000000000010000000000000000000100000010
000000000000000111000010110011000000000010000000000000
000000100010000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000001110000000000011110000000000000000000100000000
000000001100000000000010110000000000000010000000000100
000100000000000000000000000000000000000000000100000000
000100001100000000000000000000000000000010000000100000
.logic_tile 15 23
000010100010000000000010000011101100000000000000000001
000001001010001011000010000111111000100000000011000000
111001000000000000010110011111101100000000000010100000
000000100000001001000010000111101010100000000000000001
010010001010000000000000001001101001010111110000000001
010101000001001011000000001001111000011011110000000000
000100000000000000000011100000000000000000000100000000
000000000110000000000000000011000000000010000000100000
000110001010011011100111101000000000000000000100000000
000001000110101111000011111101000000000010000010000000
000000000000000011100011101000000000000000000100000000
000000000000100000100100000011000000000010000000000010
000010001010100111000000000000000000000000000100000000
000001000001000001000000001011000000000010000000000000
000000000001010000000011100000000000000000000100000000
000000000000000001000100000111000000000010000000000000
.logic_tile 16 23
000000000000110001000111011001011010000110000000000000
000000100000010000100011110111011100000101000000000000
111010100000000011100111001011111010000000000000000000
000000000000000111000100000101001001100000000000000001
010010000000110011000010011111111000000000000000000001
010001000111110000000011010001001010100000000010000000
000000000000000011100000011011100001000000010001000001
000000000000000111000011100001101110000000000001000010
000000000000001000000000000000000000000000000100100000
000000000000001011000000000111000000000010000000000000
000010100000000000000000001000000000000000000100000000
000000000000100111000010011001000000000010000000000000
000000001010000001000000000000000000000000000101000000
000000000000000000100000001101000000000010000000000000
000100000000100001110000000000000000000000000110000000
000100000001000111000000001101000000000010000000000000
.logic_tile 17 23
000000001000001000000000000000000000000000000000000000
000010000110001111010000000000000000000000000000000000
111000000000100011100010000000000000000000000000000000
000000000001000000100111100000000000000000000000000000
110000000001000000000000001001101101000110000000000000
010000000100100000000000000101001100000101000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000110111000000010001111111001001000000000010
000100000000100000100011100001101001001010000000000000
000000000001011000000000000000000000000000000100000000
000000000000001011000000001111000000000010000000000000
000001000100000000000000000000000000000000000000000000
000100000000010000000010000000000000000000000000000000
000000000001001000000000000000000000000000000000000000
000000001010001011000000000000000000000000000000000000
.logic_tile 18 23
000000100000000111000010011101000001000001010000000100
000010101011011001000010100011001101000010010000000000
111000000000000001000111100101101010001100000000000000
000010100000001011100000000011001001001000000000000100
010001000000000011000111000001100001000001010000100000
110010100000000011100100000001101101000010010000000000
000000000001010001100000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000100001000000011000011000000000000000000000000000000
000000000110000000000100000000000000000000000000000000
000000000000000000000110010001000001000000010000000000
000000000010000101000011011011101000000000110000000000
000000000000000111100000001011100000000001010000000000
000100000000000000100000000001101110000010010000100000
000010000000000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000000000000
.logic_tile 19 23
000010001001011111000110001011001101001001000000000000
000010001100100111000000001001011110001010000000000000
111000000000000000000111110011000001000000110000000001
000000000000001001000011010001001110000000010000000000
110001000100100101000000010000000000000000000000000000
110000000000010000100011000000000000000000000000000000
000001000000001000000000000011111110010111110000000000
000010100000101011000000001101001101011011110000000000
000010101010001001000010000001100001000001010000000010
000011100000000001100100000101101000000010010000000000
000010000001000000000000000001000001000000110000000000
000000000000000111000010001001001110000000010000100000
000000000000100000000011001000000000000010000001000000
000000000000000000000100001011000000000000000000000000
001010100000001011100000001000000000000000000100000010
000000001010000011000000000101000000000010000000000000
.logic_tile 20 23
000010000000001000000111111000000000000010000000000000
000001000000000011010011110101000000000000000000000010
111000000000001111000000000101011110010111110000000100
000000000000000111000000000111111101011011110000000000
010100000000100000000110100000000000000000000000000000
010000000100010001000100000000000000000000000000000000
000000100000000111000110001101111000011100100000000000
000000000000000000110000000001101101011100010000000000
001000000000000000000111000111101000000011000000000000
000100000000000111000100000001011100000010000000000001
000000000000000001000010000111101111101100010000000000
000000000000000000000100000101011100101100100000000000
000010001000000000000111000000000000000000000000000000
000000000000000011000100000000000000000000000000000000
001000100000001011000010001000000000000000000100000000
000000000000000101100100001011000000000010000000000000
.logic_tile 21 23
000000000001000011100011100111000000000000001000000000
000001000000100011000000000000000000000000000000001000
111000000000100001000000010000000000000000001000000000
000000000010010000100010000000001000000000000000000000
110010100000000000000000000000000000000000001000000000
010101000000001101000000000000001000000000000000000000
000000000001000101100000000000001000111100000001000000
000000000000000000100000000000000000111100000000000000
000000001010000000010011111101001001001100000000000000
000000001110000000000011111111011010101100000000000000
000000000001000000010000001001111110010111110000000000
000000000000100000000000000001111101011011110000000100
000000000000000000000111100000000000000000000100000000
000010100000001101000000001111000000000010000000000000
000000000000000000000011100000000000000000000000000000
000000001000000000000000000000000000000000000000000000
.logic_tile 22 23
000000100000001000000010010111000001000001010000000000
000001000000000001000011110101101111000010010000000000
111010100000000011100110001001000001000000110000000100
000000001010001111000010010011101000000000010000000000
110000000000100111000000000000000000000000000000000000
110000000000000000100000000000000000000000000000000000
000010101100000000000000000001011001010100000000000000
000000000000000000000000001001011110011000000000100000
000010100000000111000000000000000000000000000000000000
000011100000000000000000000000000000000000000000000000
000100000001000001100110101001111001010111110000000000
000000001000000000000100001001011101011011110000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000111010000000000000000000000000000
000000000000101000000110100000000000000000000100000000
000000000000010111000100000011000000000010000000000000
.logic_tile 23 23
000001001000011001000111000001101000101011110000000010
000010000000001011000010000101111000100111110000000000
111000000001000000000011111001101000001001000000000010
000001000000100000000011111101111000001010000000000000
010010000000010111100111100000000000000000000000000000
110001000110100000000100000000000000000000000000000000
000000000000000000000000010000000000000000000110000000
000000000000000000000010000011000000000010000000000000
000000001010001111000000000000000000000000000110000000
000000100000000011000000000011000000000010000000000000
000000000000100000000010000000000000000000000000000000
000000000000010000000100000000000000000000000000000000
000000001000100000000010000000000000000000000100000000
000000001111000000010000001111000000000010000000000000
000000000000000000000000001000000000000000000100000100
000000000000000000000000001011000000000010000000000000
.logic_tile 24 23
000000000000001111000111010000000000000000000000000000
000100000000000111000010000000000000000000000000000000
111000000000011000000000001001001101000011010001000000
000000000110000111000000001101101100000011110000000000
010000100000000011100111000001001111101000000000000000
110001000110000000100100000101111000100100000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000100000000100000000000000000000000000000000000000000
000000000001010111000000000000000000000000000000000000
000010100000000001000000000000000000000000000000000000
000001000000000000100000000000000000000000000000000000
000000001001000000000000010000000000000000000100000010
000000000000000000000011000001000000000010000000000000
000000000000010000000000000000000000000000000100000001
000000001011110000000000000001000000000010000000000000
.ramb_tile 25 23
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000010000000000000000000000000000000000000
000001000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
.logic_tile 26 23
000000000010000111000000000000000000000000000000000000
000010000000000000000011100000000000000000000000000000
111000000000000001100110001011100001000001010000000100
000000000000000000000010111001001110000010010000000000
111000000000011000000000000000000000000000000000000000
010000000000101011000000000000000000000000000000000000
000000001100001000000000001001111100001001000000000000
000000000000000011000000000001111000001010000001000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000110000000000011000000000000000000100000000
000000001010001011000011110101000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001001000000000010000001000000
000000000000001000010000000000000000000000000100000000
000000000000000111000000000101000000000010000000000000
.logic_tile 27 23
000000000001010000000010001101101000010111110000000100
000000100100001001000000001011111000011011110000000000
111000100001001000000000000000000000000000000100000000
000000000000100111000000001011000000000010000000000010
110001000000000000000000001000000000000000000100000000
110010100000000000000000000001000000000010000000000010
000000100000100000000111010000000000000000000100000000
000000000011000000000010000011000000000010000000100000
000011000001000011100111000000000000000000000100100000
000001000000000000100000000111000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000011010000000000000000000000000000
000000000110110111000010001000000000000000000100000000
000000000100100000000010001101000000000010000000000000
000000000001010000000000000000000000000000000100000010
000000000000000000000000001111000000000010000000000000
.logic_tile 28 23
000000000000100001100000011101001101010100000000000000
000000000001001101000011001101111001011000000000000000
111000000000000000000111111011011000001001000000000000
000010000010001001000111101101011101001010000000000000
010000000000001111100000010101001110000011100000000100
010000000000000001100010010001001111000011000000000000
000100000000001000000110010000000000000000000000000000
000010000000000001000010000000000000000000000000000000
000000001100001000000111001001001110000001110000000000
000010000000000011000100000001001111000011110000000000
000100000000000011100000001111101011001100000000000000
000000000000001001000000000101001100001000000000100000
000000000001000000000010001000000000000000000100000000
000000000000100111000100000011000000000010000000000000
000000000000000011000000001000000000000000000100000000
000000000000000000000000001001000000000010000000000000
.logic_tile 29 23
000010100000001000000010000000000000000000000000000000
000001000000001011000000000000000000000000000000000000
111000100001010001000000000000000000000000000000000000
000001000000000000100000000000000000000000000000000000
110000000001010000000000000000000000000000000000000000
010000000000000001000000000000000000000000000000000000
000000000001010001100000000101100000000000110000000010
000000000000000000000000001001001010000000010000000000
001000000000000000000011110000000000000000000000000000
000000000000000111000011000000000000000000000000000000
000000000000000000000000001001001100001001000000000000
000000100000000000000000000001001101001010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000100000001010000000000001111000000000010000000100000
.logic_tile 30 23
000000000000000011100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000011100000000000000000000000000000
000000000001000000000000000000000000000000000101000000
000000000000000000000000001101000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000100000010
000000001100000000000100000001000000000010000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001011000000000010000010000000
.logic_tile 31 23
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110010000000000000000000000000000000000000000000000000
010000001110000000000000000000000000000000000000000000
000000101100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000011000000000000000000100100000
000001100000000000000011010111000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000100000100000000000000000000000000000000000
.logic_tile 32 23
000010100000001000000000000000000000000000000000000000
000001000000000011000000000000000000000000000000000000
111010000000000000000000000000000000000000000000000000
000000000100100000000000000000000000000000000000000000
010000000000000000000111100000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000100000100
000001000000000000000000000001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 33 23
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
.io_tile 0 24
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 24
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000001000000000000000000001011010010000000000
000000000000000001000000000000001010100101100000000000
000000000000000000000000000001000000000001000100000001
000000010000000000000000000111100000000000000000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101100111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
.logic_tile 2 24
000000100000000000000000001101011011010111110000000000
000000000000000000000010011101111010011011110010000000
111000000000001101000000001001100001000001000000000000
000000000000000001000000000001001110000011000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000011010000000000000000000000000000
000000000000000011100110010000000000000010000000000000
000000000000000000000011110111000000000000000000000000
000000000010000111000000000011100000000000000001000000
000000010000000000000000001001100000000001000000000000
000000000000000101100110101000000000000000000100100000
000000000000000000100000000011000000000010000000000000
000000000000000000000010000000000000000000000000000000
000000010000001101000100000000000000000000000000000000
000000000000001000000000000000000000000000000100000000
000000010000000011000000000011000000000010000000000000
.logic_tile 3 24
000000000000000000000110100111000000000000001000000000
000000000000000000000000000000000000000000000000001000
000000000000010000000000000111100000000000001000000000
000000000000000000000000000000101100000000000000000000
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000101111000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001001000000000000000000
000000000100000101000000000011100001000000001000000000
000000010000000000100000000000101101000000000000000000
000000000000000000000010000000000001000000001000000000
000000000000000000000010110000001110000000000000000000
000000010000000000000010100000000001000000001000000000
000000000000001101000100000000001110000000000000000000
000000000000000101000010000000001000111100000000000000
000000010000001101100000000000000000111100000000000000
.logic_tile 4 24
000000000000000111000000001101100000000001010000000010
000000000000001001000000000001101000000010010000000000
111010000000001000000000000000000000000000000000000000
000001000000000001000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000100000000
000000000000000000000010001011000000000010000000000010
000000000000001011100011100000000000000000000100000000
000000000000000011100111000011000000000010000000000000
000000100000010000000000000000000000000000000100000000
000001010000000000000000000011000000000010000000000010
000000000000000000000010000000000000000000000100000000
000000000000000000000000001011000000000010000000000000
000000000000000000000000000000000000000000000100000001
000000010000000000000000000001000000000010000000000000
.logic_tile 5 24
000000000000000001100111111001001000011100000000000000
000000000001000000000111100001001001111100000010010000
111000000000001111100000001011100000000010000001000000
000000000001010111000000000011101001000000000000000000
010000000000000000000010001000000000000010000000000000
110000000000000000000100001111000000000000000000000000
000000000000000000000000001000000000000010000000000000
000000000000000000000000001111000000000000000000000000
000000000000000000000000010000000000000000000100000001
000000000000000000000011111011000000000010000000000000
000000000000000101100011111000000000000000000100000000
000000000000000000000110101011000000000010000000000001
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000110111000000000000000000100000000
000000010000010000000010100001000000000010000010000000
.logic_tile 6 24
000001000000000000000110010011100000000000001000000000
000000000000000000000010000000000000000000000000001000
111000100000011001100010110000000001000000001000000000
000000000110100011000010000000001001000000000000000000
010000000000000000000111100000001000001100111101000000
110000000010000000000100000000001001110011000001000000
000001000001010000000000000000001000001100111100000000
000000000110000000000000000000001001110011000000000000
000000000000000000000000000000001001001100111100000010
000000000001010000000000000000001100110011000000000000
000000000000001101100110000000001001001100111100100000
000000000000000001000000000000001000110011000000000000
000000000110000000000000000000001001001100111100000000
000000000000000000000000000000001001110011000000000000
010100000000000000000000000000001001001100110110000000
010100010000000000000000000000001101110011000000000000
.logic_tile 7 24
000000100000100111100000000000000000000000000000000000
000010001100000000100010100000000000000000000000000000
111000000000000001100000001111100000000000000010000110
000000000000000000000000000001101011000000010001000000
110000000000000000000000010000000000000000000000000000
010000000000000000000010100000000000000000000000000000
000000000000000000000011100001000001000000010010000000
000000000000000000000011000001101011000000000000000100
000000010000001000000111101011011100001001000001000000
000000001100000111000011111101101100001010000000000000
000000000000000001000000000000000001011010010101000000
000000000000000111000000000000001000100101100000000110
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000110000000000000000000000000000000
010000010000000000000100000000000000000000000000000000
.ramt_tile 8 24
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 9 24
000000000000000001000111100000000000000000000000000000
000000000000000111000100000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000101100000000000000000000010000000000000
110000001110000000100000000101000000000000000000000100
000000000000000000000000000011000000000001010001000000
000000000000000000000000001001001000000010010000000000
000010100000000000000000000000000000000000000100100000
000001000000001111000000000001000000000010000000000000
000000000000100000000111101000000000000000000100000000
000010000000010000000100001011000000000010000000000001
000000000000000000000010000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
.logic_tile 10 24
000000000000100000000010001101111110101000000001000000
000001000001000000000110011111101110100100000000000000
111000000000000000000000000000000000000000000000000000
000001000110110000000000000000000000000000000000000000
110001001010000000000000001000000000000000000100000000
010010100000000000000000000011000000000010000000000000
000010000010000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000001001111010000000000010000000000000000000000000000
000000101100100000000011110000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
001100000010000001000000000000000000000000000100000000
000100001010000000100000001001000000000010000000000000
000000000000001000000110000000000000000000000100100000
000000010110001101000100001001000000000010000000000000
.logic_tile 11 24
000100000000011001100011110000000000000000000000000000
000000000000100011000011110000000000000000000000000000
111000000000000000000111100101111111010111110000000000
000000001110001011000100001001101100011011110000000000
010000000000000000000111111001100000000000110000000000
110000000001000000000110100101101111000000010000000001
000000000000100001100111011001111111000110000000000000
000000000000010000000010111101011100000101000000100000
000000000000001111110000000101000001000001010000000000
000000000000000011010000000111101100000010010000000000
000000001000000001000011100001011111010111110000000000
000000000000000001000100000011001100011011110000000000
000000000000000111000011000001011100001100000000000010
000110000100001001100100000011011001101100000000000000
000010110000000111000111000000000000000000000101000000
000000010000000000100100000111000000000010000000000000
.logic_tile 12 24
000000000000100000000010011111000000000000000001000000
000100000000010000000010001001000000000001000000000000
111001100001010000000010011111101000000011000000000100
000001100000000111000110001011011001000001000000000000
110000000000000111000010100111100001000000110000000000
110000000000000000000100000101001000000000010000000000
000000000000010000000111111111000001000000100000000000
000000000000001101000011101101001010000000110000000000
000000000000100011100000000101100001000000010000000000
000000001111010000000000000111001011000000000000000000
000000010000000000000110100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000001001100000111100011100011000000000001000001000000
000000000000001001000000001101000000000000000000000000
000000000000000101100000001000000000000000000100000000
000000010000100011000000001001000000000010000000100000
.logic_tile 13 24
000110100100000001000111111011011101001001000000000000
000000000000001001000110001001001100001010000000000010
111000101110000001000011111001101101000110000000000000
000001001010001001100011111001001110000101000000000000
110000000000001001100110001001011010000001110000000000
110000000100001111000000001011111010000011110000000000
000000000000000000000000000001000001000001010000000000
000000000011010000000011100101001100000010010000000000
000000100000100111100000010001001110010011110000000000
000001000000011001010011111011011001110011110000000010
000000000100101011100000001101001101000110000000000000
000000000000010011000011110001101110000101000000000000
000101000000111000000010010000000000000000000000000000
000110100000110011000010110000000000000000000000000000
000001000000001000000000000000000000000000000100000100
000000110000000011000000000111000000000010000000000000
.logic_tile 14 24
000000000001110000000010110001111011010111110000000000
000000000000010000000111001001001111011011110000000001
111000000001011011100011100101011000001100000000000000
000000100000100001000111101111111001001000000000000100
110000001000010111100110001111001010111100000000100000
110100000000100111100000001011001100111100010000000000
000000100000001111100000011001111011101000000000000000
000001000011011111100011001011001011100100000000000000
000000010000001001000000000011100001000010100000000000
000010000000001111000000000101001110000001100000000000
000000000000000011100011001111000000000000000000100000
000000000000000000100011011111001100000000010000000000
000000001010000001000011100000000000000000000000000000
000100000111010001000011100000000000000000000000000000
000001010001000001000111001000000000000000000100000000
000000110000010000100011011001000000000010000010000000
.logic_tile 15 24
000000000000100000000011010111100000000000001000000000
000000000001010000000111000000100000000000000000001000
111010100000001000000111110111100001000000001000000000
000000000000010011000010000000101100000000000000000000
010000000000000000000011110011001000000011110000000000
010000000000000000000011110000100000111100000000000000
000001000000000101100011000111101010000011010000100000
000000100000000000000000001001011100000011110000000000
000000000000100111100111101111101101110000000001000000
000000000100000000000000000101011011111000000000000000
001001100011000001010000000001101111001001000000000000
000001100000100000100000000111101001001010000000000000
000010100000000111000000001000000000000000000100000000
000001000110001011000000000001000000000010000000000000
000000001010000001100110110000000000000000000110000000
000000011000000001000010101101000000000010000000000000
.logic_tile 16 24
000101001100010000000110110111100000001111000000000000
000010000000101111000110100000100000110000110000000000
111000000000000111000011101001111011110000000000000000
000000000000000011100011011111101101011000000000000000
010000001010001001100110011101011001101000000000000000
110000000001010001000010001011011001100100000000000000
000010101010000011100110001001000000000001000000000000
000000000001010011100011011001000000000011000000000000
000000000000000000000000000101101001111100010100000000
000000000000000000000000001001111010111100000111000000
000001000001000000000110010000000000000000000000000000
000010110000100000000010000000000000000000000000000000
000000000100000000000000001111101010111100010100000000
000000001110000000000000000001111000111100110100000100
010000000000000000000000011101101011111100010100000100
100000011001000000000010000101101000111100110100000000
.logic_tile 17 24
000010101000000111100000001101100000000000110000000100
000011000000001111100011110101001001000000010000000000
111000000000001000000111011101000000000001010000100000
000000000000000111000111011101001101000010010000000000
110000001110000011100110110011101010000010000000000000
010010100000000001100111111111011011000011000000100000
001000001010001101000000000001111101010000000000000000
000000000000000001100011110101001001110000000000000000
000000001110000011100010001111101100001001000000000000
000000000000000000000111111001101000001010000000000000
000000001111011011100000000000000000000000000100000000
000000000110100111100010000001000000000010000000000010
000010110000010000000110001000000000000000000100000000
000001100000000000000000001011000000000010000001000000
000000000000000000000000000000000000000000000000000000
000000010000000000000011100000000000000000000000000000
.logic_tile 18 24
001000001110101001000111100001101101000110000000000100
000000000000011011000000000101011010000101000000000000
111010001110001001100011010000000000000000000000000000
000010100000000001000111100000000000000000000000000000
110000000000100011000010001001100000000000110001000000
110000001111000000000100000001101110000000010000000000
000000100000001111100000000001000000000001010000000000
000001000000001111000010010011001101000010010000000000
000010000000000111100111001001011011010111110000000000
000011100000000000110011101001101101011011110000000000
000000000100000000000000011101000001000001010000000000
000000000000000000000011001101101110000010010000000000
000000000000000001000010000000000000000000000100000000
000000001110000000000000001011000000000010000000000010
000000000000000000000000000000000000000000000100100000
000000010000001001000000000001000000000010000000000000
.logic_tile 19 24
000000000000101000000000000101100000000001010000000100
000000000000000011000011101101101110000010010000000000
111010000000000000000000001000000000000000000100000000
000000000000000000000000001011000000000010000000000000
010000000000001000000110000000000000000000000100000000
010000000010011111000000001011000000000010000010000000
000000000110000000000010010000000000000000000100000000
000000000000000000000110000011000000000010000000000000
000001001110010111000000010000000000000000000100000000
000100100000100000100011010001000000000010000000000000
000000000000000000000010000000000000000000000100000100
000000000000000000000000000101000000000010000000000000
000000000000000001000000001000000000000000000100000000
000001000000000000000000001101000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
.logic_tile 20 24
000000000000011000000000011000000000000010000000000000
000000000000001111000011100011000000000000000000000000
111010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000001110100011100000000000000000000000000100000000
010000000011000000100000000101000000000010000000000100
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000111000111000000010000000000000000000100000000
000010100000100000010011111001000000000010000010000000
000000000100001000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000001101000000000000000000000000000000000000110000000
000011000000000000000000000001000000000010000000000000
000000000000100000000000000000000000000000000100000000
000010110000010000000000000011000000000010000000100000
.logic_tile 21 24
000010000000000000000000011011011101110110000000000000
000001000000000000000011110001101101110101000000000000
111000000000000001100000010000000000000000000000000000
000000000000010111000010000000000000000000000000000000
110100001000010000000000000000000000000000000000000000
010100000000100000000000000000000000000000000000000000
000000000001010000000000001001111100000110000010000000
000000000000000000000000000001111111000101000000000000
000001010000000000000011000000000000000000000000000000
000010101100000000000111110000000000000000000000000000
000001010000100011100000011000000000000000000100000000
000010100000000000100011000111000000000010000000000000
000000000000000000010000010000000000000000000100000000
000000000000000000000011011001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000011010000001000000000000000000000000000000000000
.logic_tile 22 24
000100001010001011100111100011001001010111110000000000
000000000000001101000110010111111100011011110000000001
111000000000000000000010000011001110000011000000000000
000000001000001011000100000111011000000011010000000000
010000000000001000000011110101001101001100000001000000
110000000100001111000011100001001000001000000000000000
000000000000000000000000000001001110000011000000000010
000000000000000000000000001101111000000011010000000000
000000000001000001100111101000000000000000000100000001
000000000000001011000100001011000000000010000000000000
001000000000001000000000010000000000000000000000000000
000000010010001101000011010000000000000000000000000000
000000000000000011000111000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000001000000000000001000000000000000000100000000
000000010010010000000000001001000000000010000000000010
.logic_tile 23 24
000000001010010000000000001101100001000001010000000010
000000000000100000000011101001001110000010010000000000
111000000110000000000000010000000000000000000000000000
000000000000100000000010000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000100000000
000000001000000001000000000011000000000010000010000000
000000000101010111100000011000000000000000000100000000
000100000110100000100011011011000000000010000000000000
000000100000000000000010011000000000000000000100000000
000001011000000000000111001011000000000010000010000000
000000000001000000000000000000000000000000000100000000
000000000100100000000000001011000000000010000000000000
000001010000000001000000000000000000000000000000000000
000010010001000000010000000000000000000000000000000000
.logic_tile 24 24
000010000110000000000000010000000000000000000000000000
000001000010000001000011010000000000000000000000000000
111000000110000111000110001101111010001001000000000000
000000000000000000000000001001011010001010000001000000
010010100000000000000111010000000000000000000000000000
110001001100001001000110110000000000000000000000000000
000000000000000001100111000000000000000000000000000000
000000000000000111000100000000000000000000000000000000
000010000000000000000111000101011000001001000000000000
000001001100000000000000001001101000001010000001000000
000000000000000000010000000000000000000000000100000000
000000000000000000000000001011000000000010000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000010000000000000000000101000000000010000000000000
.ramt_tile 25 24
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000010000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 26 24
000000001000100001000110110001001011000011010001000000
000000000001001101100111110001101000000011110000000000
111000000001001011100000000000000000000000000100000000
000000000000001111100000000001000000000010000001000000
010000000000000000000000000000000000000000000000000000
010000000000000001000000000000000000000000000000000000
000010100000000000000000001000000000000000000100000000
000000000100000000000000000001000000000010000000100000
000000000000000000000000000000000000000000000000000000
000010000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001011000000000010000000000000
000000000000000000000000001000000000000000000100000000
000010010000000000000010011111000000000010000000100000
.logic_tile 27 24
000000000000000000000000000000000000000000000000000000
000000001110001001000011100000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011100000001011011101001001000000000000
000010000000000000100000000101011100001010000000000010
000000000000000101100111001000000000000000000100000000
000000000000000001100100000011000000000010000000000000
000000000110000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000000100000
000000000000000000000000000000000000000000000000000000
000000010001000000000000000000000000000000000000000000
.logic_tile 28 24
000000000100001000000000010101101111000110000000000000
000000000100000111000011111001111001000101000000000000
111010000000000101000000000001100000000010100001000000
000000001000001101100011100101001111000001100000000000
110000000000000000000000000001111011101000000000000100
010000000000000011000000000001001101100100000000000000
000000100001001000000110001101111101010111110010000000
000001000000101011000010110011101010011011110000000000
000000000000000111000000000000000000000000000000000000
000000001010000000100011110000000000000000000000000000
000010000000101001100000010000000000000000000100000000
000000000001001111000011000011000000000010000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000010000000000010011111111000000000010000000000000
.logic_tile 29 24
000100000000000000000000001101011100101000000001000000
000100000000000001000000001111001000100100000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000010001000000000000000000100000100
110000000000000111000000000011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000010000000000000000000000000000000000000000000000
.logic_tile 30 24
000010101000000000000000000000000000000000000100000000
000000001100000000000000000101000000000010000001000000
111000000000000011100000000000000000000000000100000000
000000000110000000000000001011000000000010000000000100
110010100000000111000000001000000000000000000101000000
010000000000000000000000000111000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000111100000000000000000000000000000
000000001110000000000111100000000000000000000000000000
000000000000000000000111101000000000000000000100000000
000000000010000000000110000001000000000010000001000000
000000000000010000000000001000000000000000000100000010
000000010000000000000000001011000000000010000000000000
000000000001000101100000001000000000000000000100000000
000000010000000000100000001011000000000010000000000000
.logic_tile 31 24
000010100000000000000010000000000000000000000000000000
000001000000000000000100000000000000000000000000000000
111000000000001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000011100000000000000000001000000000000000000101000000
000011001100000000000000000001000000000010000000000000
000000000000000000000000000000000000000000000100100000
000000010000000000000000001001000000000010000000000000
.logic_tile 32 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000001000000000000000000000000000000000000000
000000001000001111000000000000000000000000000000000000
110000000000000000000000001000000000000000000101000000
010000000000000000000000000001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000001000000000000011000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010110000000000000000000000000000000000000000000
.io_tile 33 24
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 25
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 25
000000000000000001100110000101100000000001000100000000
000000000000000000100011100101000000000000000000000010
111000000000000101000000000000000000000000000000000000
000000000000000101100000000000000000000000000000000000
010000000000000001100010100101000000000001000100000000
010000000000000000100110110101100000000000000000000000
000000000000000000000010100001100000000000000101000000
000000000000001101000110111001001000000000110000000000
000000000000000000000000000101100000000001000100000000
000000000000000000000000000101100000000000000000000000
000000000000000000000000000101000000000001000100000000
000000000000000000000000000001100000000000000000000010
000000000000000000000000000001100000000001000100000000
000000000000000000000000000101000000000000000000100000
000000000000000000000000000101100000000001000100000000
000000010000000000000000000001100000000000000000000000
.logic_tile 2 25
000000000000000000000111000000000000000010000000000000
000000000000000000000100000101000000000000000000000000
111000000000001111100110110000000000000010000000000000
000000000100000101100010101101000000000000000000000000
010000000000000011000010011000000000000010000000000000
110000000000000000100010100011000000000000000000000000
000000000000000000000000000000000000000010000000000000
000000000000000000000000001001000000000000000000000000
000000000000000000000000001000000000000010000000000000
000000010000000000000000000001000000000000000000000000
000000000000001000000000001000000000000010000000000000
000000000000001001000000001001000000000000000000000000
000000000000000000000000001000000000000010000000000000
000000000000000000000000001001000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000010000000000000000000001000000000010000000000010
.logic_tile 3 25
000001000000000000000110100101000000000000001000000000
000000100000000000000000000000100000000000000000001000
000000000000001101100000000011000000000000001000000000
000000000000000101000000000000101010000000000000000000
000000000000001101100000010000000000000000001000000000
000000000000000101000010100000001010000000000000000000
000010000000000000000000010011000000000000001000000000
000000000000000000000010100000101001000000000000000000
000000000000000000000000000000000000000000001000000000
000000010000000000000010000000001111000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001011000000000000000000
000000000100000000000110000000000001000000001000000000
000000000000000000000100000000001000000000000000000000
000000000000000000000000000000000001000000001000000000
000000011010000000000000000000001000000000000000000000
.logic_tile 4 25
000010000000100000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
111000000001000000000000000000000000000000000000000000
000000001110100000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000011100000000000000000000000000000
000000000000000000000000000001011101010111110001000000
000000000000000000000000001101001111011011110000000000
000000000000000000000000000000000000000000000000000000
000000011000000000000000000000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000010000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000010000100000000
000000010100000000000010001011000000000000000000100000
.logic_tile 5 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000001010000000000000001000000000000000000100000100
010000000000000000000000001101000000000010000000000000
000000000000000000000010000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
.logic_tile 6 25
000000000000000000000010000011111000010111110001000000
000000000000000000000100001111011101011011110000000000
111000000000000001000111101000000000000000000101000000
000000000000000000100100000001000000000010000000000000
010000000001010000000111100000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000011000000000010000000000000
000000100000000111000000000000000000000000000000000000
000000000000000111000011110000000000000000000000000000
000000000000000001100000000000000000000000000100000000
000000000100000000000000001001000000000010000000000000
000000000000000000010110000000000000000000000100000000
000000000000100000000000000011000000000010000001000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
.logic_tile 7 25
000001000000000000010000000000000000000000000000000000
000010000000001011000000000000000000000000000000000000
111010000000000000000000000001011110000110000001000000
000000000000000000000000000101011111000101000000000000
010000000000001000000011100000000000000000000000000000
110000000000011011000000000000000000000000000000000000
001000000001000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000010100010000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000000101110000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000110001000000000010000000000000000000000000000
000000000000001011000011100000000000000000000000000000
000000000000000000000111100000000000000000000100000010
000000010000000000000000000111000000000010000000000000
.ramb_tile 8 25
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001010000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000100000000000000000000000000000
.logic_tile 9 25
000000000110000000000000011000000000000000000100000100
000000000000000000000011001111000000000010000000000000
111010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
110000001000100000000000001000000000000000000100000000
010000000001000000000000000101000000000010000001000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000010000000000000000000000000000
000011110000000000000011100000000000000000000000000000
000000000001000001000000000000000000000000000000000000
000010100000100000100000000000000000000000000000000000
000000000000000000000000000000000000000000000100100000
000100000000000000000000001001000000000010000000000000
000000000000000000000010001000000000000000000100000000
000000010110000000000100000011000000000010000000000000
.logic_tile 10 25
000010100000000111110111101001101000010100000000000000
000001001010001001100100001001111111011000000000000000
111000100000000000000110110000000000000000000000000000
000001001010000000000011010000000000000000000000000000
010000000000001011000111000101011010110010100001000000
110000000000010001100000000101001000110000000000000000
000000000000000000000000000000000000000000000000000000
000000000110001001000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000010100000000001000000000000000000000000000100000000
000001000000000000100000000001000000000010000000000100
000000000000000000000110100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000100000000000001000000000000000000100000000
000000010001010000000000000011000000000010000000000001
.logic_tile 11 25
000000001100000001100110000000000000000000000000000000
000000001110000000000100000000000000000000000000000000
111000000000011000000000001001101010110001010101000000
000000000000000001000000001011001001110000000100000000
110000000000000001100110000000000000000000000000000000
010000000001000000000100000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000010100010100000000000011001011010111000000100000001
000011101011000000000010101111001011110000000100000000
000010100000000000000110100000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
010000000000000000000110100000000000000000000000000000
100000010000000000000000000000000000000000000000000000
.logic_tile 12 25
000000000000100001110110000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
111000000001000011000110000001011000000011100000000000
000000000000000101000010101101001001000011000000000000
000001000000000101100010111111100000000001000000000000
000010001010000101000010001101000000000011000000000000
000000100000001000000110010011100000000011100100000100
000001000000000101000010001101101000000011001100000000
000000000000010000000000001101100000000001110100000010
000000010000000000000000001001101011000000110110000000
000100000000000000000000010000000000000000000000000000
000100010000000000000010000000000000000000000000000000
000000001100000011100000000101101011111100100110000101
000000000000000000000000000101001011111100001100000000
011000000000101000000000001111011001111100010100000000
100000010000000001000000000001001001111100110100000000
.logic_tile 13 25
000100001010100111000011011101100001000000110000000000
000000000101000000000111111101001101000000010000000010
111000000000001000000111010000000000000000000000000000
000000000000001011000010000000000000000000000000000000
010010100110000111000010010000000000000000000000000000
110000000000000111000011000000000000000000000000000000
000001000000001000000011000001001110110101110000000100
000000101000100001010100001001111011111001110000000000
000101000000001000000000010001101010001001000000000000
000110000000001111000011101011101010001010000000000000
000000000000000000000011101001111000001001000000100000
000000000000000000000010011011101000001010000000000000
000000000000000000000111100000000000000000000100000000
000000000010000000000000000011000000000010000000000000
000000000010000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
.logic_tile 14 25
001000000000000001000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111001100000001001000000010000000000000000000000000000
000010100000000001100010000000000000000000000000000000
110000000001010111100000000000000000000000000000000000
010010100001000000110000000000000000000000000000000000
000000000000000000000000001001100001000000110000000000
000000000000000000000000000001001100000000010000000000
000010000000001000000000011001001000001001000000000000
000000000000001111000011110011011010001010000000000000
000000100000000111100000000001101010010111110000000000
000001000000001011100000000111101001011011110000000010
000000001100000000000000000000000000000000000100000000
000010000000101001000000000011000000000010000000000000
000000100000000000000000000000000000000000000000000000
000000010000000000010000000000000000000000000000000000
.logic_tile 15 25
000011100001010001000000000000000000000000000000000000
000011101100100000000000000000000000000000000000000000
111000000001011000000111101000000000000010000000000000
000000000000101011000111010011000000000000000000000000
110000001010010000000000010000000000000000000000000000
110000000000000000000011000000000000000000000000000000
000001000000000000000000001000000000000010000000000000
000000001010000000000000001001000000000000000000000000
000101001000100000000000000000000000000010000000000000
000010000000010000000011111011000000000000000000000000
000000000000000111000000000001100000000000110000000010
000000000000000000000000000001101011000000010000000000
000000000000000000000010001000000000000000000100000001
000000000000000000000000000001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000010000010000000000000000000000000000000000000000
.logic_tile 16 25
000010000000000111100000010011101111101100010000000000
000000000000000111100010000011011100101100100000000000
111000100000000001100111100000000000000000000000000000
000001000010000000000011000000000000000000000000000000
110010000000001000000111101001100000000000110000000000
110000000010010001000100001001101000000000010000000000
000000100000010000000000011001001011011100000000000001
000000000000000000010010110001111011001100000000000000
000001000000100011000000000111101011111001000000000010
000010000001010111100000000111101100111010000000000000
000000000110000011100011100011100000000000110000000000
000000000010000001000011000011101000000000010000000000
000011101010100111000111101000000000000000000100000001
000010100010000000000110010111000000000010000000000000
000000000001000011000000011000000000000000000100100000
000000010000100000000011101011000000000010000000000000
.logic_tile 17 25
000000000000010011100111110000000000000000000000000000
000010100110100111000111110000000000000000000000000000
111000000000001000000000001001011001000110000000000000
000000001000001011000000001101001111000101000000000001
110010000100000111000110000011001000000011000000000001
010000000000010000100000001101011111000001000000000000
000000000000001000000000010101001101000011010000000000
000000000010001011000010110111001111000011110000000000
000000000110100101100000010000000000000000000000000000
000000000001011111000011010000000000000000000000000000
000000000000000000000111000001011101010111110000000000
000000000110000000000011100001111010011011110000000000
000100000000001000000011000000000000000000000000000000
000000000110001101000100000000000000000000000000000000
000000000000100000000000001000000000000000000100000000
000000010000010000000011101011000000000010000000000000
.logic_tile 18 25
000000000000000000000011110000000000000000000000000000
000000000110000000000010110000000000000000000000000000
111000000001000001100110101101001100000110000000000000
000000000000100000000000001101101011000101000000000000
110010000000000000000010110000000000000000000000000000
010001000001110000000011110000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000100000000011000000000000000000000000000000
000000000000010000000000010001111000101011110010000000
000000001000101001000011111001101100100111110000000000
000000000000000000000000000101100000000000000000000011
000000000001010000000000001001000000000001000000000000
000000000000000000000011100000000000000000000100000000
000000100000010000010000001111000000000010000001000000
000000000000100000000000000000000000000000000000000000
000000010000010000000000000000000000000000000000000000
.logic_tile 19 25
000000000001010011100000000011011111001001000000000000
000000101010001101000010010101011111001010000000000000
111010100001100000000000000001001101000011000000000100
000000000000010000000000000101001101000011010000000000
010010100000001001000000001001000000000010100000000000
010000001100010001100000000111001110000001100000000010
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001001011100000000000000000000000000000000000
000000000000100111000000000000000000000000000000000000
000000000000000000000010000000000000000000000100000000
000000000000000000000000001111000000000010000000000000
000000000001010011100000011000000000000000000100000000
000000000000000000100011010101000000000010000000000100
000010000000000001100011110000000000000000000000000000
000000010000000000000111110000000000000000000000000000
.logic_tile 20 25
000000000110100001100011100001001101000011010000000000
000000000000010000000110000011001011000011110001000000
111000000001001000000110011101011111010100000000000000
000000000000000011010010001011011010011000000000000000
010001000000100111100010001001100001000001010000000010
110010000100000000010000001001101000000010010000000000
000000001001001111110111000111000000000000000001000100
000000000010100011000100000011000000000001000000000000
000000100000000111100000001111001000101111110010000000
000001000100000101100000000101111001111111110000000000
000000001000000001000010101000000000000000000100000000
000000000000000000000000000011000000000010000010000000
000001000000110011000011110000000000000000000100000000
000010101100110000000010101111000000000010000000000000
000000000000000000000010001000000000000000000100000000
000000010000100001000000000111000000000010000000000000
.logic_tile 21 25
000000001110001000000110110001100001000010100000100000
000010100000001101000111010001101100000001100000000000
111000000001001000000110000101100001000010100000000000
010000000100000001000000001011001100000001100000100000
010100000000000000000000000011111011000110000000000000
010010100001000111000000001011111011000101000000000000
000000000000000001100011100001100001000001010001000000
000000000000000000000011101001001100000010010000000000
000000001110001000000011110000000000000000000100000000
000000000000001111000010110011000000000010000000000000
000010100000000001000010000000000000000000000100000000
000000000000000001000110010111000000000010000000000000
000000000000001000000000001000000000000000000101000000
000000000000001011000000001011000000000010000000000000
000000000000000000000000000000000000000000000100000000
000010010000000000000000000101000000000010000000000000
.logic_tile 22 25
000000000000001111100111100001101101001001000000100000
000000000000001111100111101111111001001010000000000000
111000000000000000000010111011100000000001010000000000
000100000000000000000111101101101101000010010000000010
110010100000000111000110010001001101001001000000000000
010000000000100000000010000001111001001010000000000000
000000000000000000000000000001011000010111110000000000
000000000110000000000011000001111101011011110000000000
000000000000101000000110100101000000000000110000000010
000000000111001111000111101101101100000000010000000000
000000001110000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000010000000010000000111000000000000000000000100100000
000001000000100000000100000101000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
.logic_tile 23 25
000000000000000000000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111010000000001001000000010000000000000000000000000000
000000000000000001100011010000000000000000000000000000
110101000001010000000000010001100000000001010000000000
110110000000010000000010000011001101000010010000000000
000000000000000000000000000001111111000110110001000000
000000000000000000010000001101011101001010110000000000
000001000000101000000000010001000000000001010000000000
000000100000010011000011000111101101000010010000000000
000100000000000011000111101000000000000000000100000000
000100000000000000000000000011000000000010000001000000
000000000000000111000011101000000000000000000100000100
000010000000010000000000001001000000000010000000000000
000010100000100000000110100000000000000000000000000000
000001010001010000000100000000000000000000000000000000
.logic_tile 24 25
000000000000110001000000000000000000000000000000000000
000010000000110000000010000000000000000000000000000000
111000000001001000000000000000000000000000000000000000
000000000100101111000000000000000000000000000000000000
010000000000100000000000001000000000000000000100000001
010000000101010000000000000001000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000100000000000000001000000000010000000100000
000000100101010000000000010000000000000000000000000000
000011001110100000000011110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000010000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000100000010
000000000000000000000000001011000000000010000000000000
000000000001000000000000000000000000000000000000000000
000000011010100000000000000000000000000000000000000000
.ramb_tile 25 25
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 26 25
000000000000000011100000000011001010001001000000000000
000000000000000000000011101011011100001010000000000000
111000000000000000000011000101100001000001010000000100
000000000010001001010011001011001101000010010000000000
010000000000001101000110000111011111000011100000000100
010000000000000011100010011101011101000011000000000000
000000000000100001100000000101011001000110000000000000
000000000001000000000000000001001101000101000000000000
000000000000000111100011111001101010001001000000100000
000000000000001111000011101001111100001010000000000000
000000000000000101100011101000000000000000000100000000
000000000000000000100111110011000000000010000000000000
000000001110000000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000000000000000010000000000000000000100100000
000000010000000000000011100101000000000010000000000000
.logic_tile 27 25
000000000000101001100111000101111011010111110000000000
000000000001001011000011101111011110011011110000000000
111000000000000000000000000101111111001001000000000000
000000000000000000000000001011001011001010000000000000
010010100001010000000000000001000000000000110000000000
010001000001000000000000000011001000000000010000000010
000000000000001001100000001000000000000000000100000000
000000000000000001000010001011000000000010000000000000
000001000000011111000110000000000000000000000100000000
000000100000100001100000000111000000000010000000000000
000000000000000000000010000000000000000000000100000000
000001000000000000000110010011000000000010000000000000
000000000000000001000011101000000000000000000110000000
000000001010000000100000001011000000000010000000000000
000000000000000111100000000000000000000000000110000000
000000010000000000000000001001000000000010000000000000
.logic_tile 28 25
000000001100001000000000001000000000000000000100100000
000000000000001111000011100111000000000010000000000000
111000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
010010001110000000000111100000000000000000000100100000
110001000000000000000100000001000000000010000000000000
000001000000000000000000000000000000000000000000000000
000010101010000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000100000000
000001000000000111000000001001000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001111000000000010000000000000
000000000000000000000000010000000000000000000100000000
000000010000000000000011100011000000000010000000000000
000000100000000001000000000000000000000000000000000000
000011010010000000000000000000000000000000000000000000
.logic_tile 29 25
000000000000001111100110000000000000000000000000000000
000000000000001011100000000000000000000000000000000000
111000000001011000000000000001101010010111110000000000
000000000000000001000000001001011010011011110000000010
110000000000000000000011100000000000000000000100000000
010000000000000111000000000001000000000010000000000010
000000000000000000000111000000000000000000000100000000
000000000000000000000100000001000000000010000000000000
000000000000100000000000011000000000000000000100000000
000000000001000000000011001101000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
.logic_tile 30 25
000000000000000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
110000000000000000000000001000000000000010000000000010
110000001110000000000000001101000000000000000000000000
000000000000001111100011001001100000000001010001000000
000000000000000001100000000101101100000010010000000000
000000000000000111000000001000000000000000000100000000
000000000000000000100000000101000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000100100000
000001000000000000000000000001000000000010000000000000
000000000000000000000000001000000000000000000100100000
000000010000001111000000000111000000000010000000000000
.logic_tile 31 25
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
111000000000001000000000000001100001000001010000000100
000000000000100001000000001101001110000010010000000000
010000000000010000000000011000000000000000000100000000
010000000000100000000010000011000000000010000000000000
000010000000000000010111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
001000000000000000000000001000000000000000000100000000
000000000000000000000000001101000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000010000000111000000000000000000000000000000000000
.logic_tile 32 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
.io_tile 33 25
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 26
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 26
000000000000000000000010100101000000000000001000000000
000000000000000101000010100000000000000000000000001000
000000000000000101000010100000000000000000001000000000
000000000000000101000000000000001001000000000000000000
000000000000001000000000000000001000001100111000000000
000000001000000011000000000000001001110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000010100000001000110011000000000000
000000001110000000000000000000001000001100111000000000
000000000000000000000000000000001000110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001011110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001000110011000000000000
000000000000000000000000000000001001001100110000000000
000000000000000000000000000000001001110011000000000000
.logic_tile 2 26
000000000000001011100011111111101111000000000000000000
000000000000000001000011110011111110100000000000000000
111000000000000001100111010011101111010000000000000000
000000000000000000000011010001011100000000000000000000
000000000000001001100011100011011000101100000000100000
000000000000000011000010010101111100001100000000000000
000000000000000000000000010001000001000000100000000000
000000000000000000000011011111101000000000000000000000
000010100000001000000110000001101010000000000000000000
000000000000000101000000001111001000100000000000000010
000000000000001001100110011111100000000010000000000000
000000000000001011100010000111100000000000000000000000
000000000000000011000110011101001001001001000101000010
000000000000000000010110011011111001001010000000000000
000000000000001001110110011111001011001001000100100100
000000000000001001100110011011011011001010000000000010
.logic_tile 3 26
000000000000001000000000000000001000111100000000000000
000000000000000011000000000000000000111100000000010000
111000000000001000000000000000000000000000000000000000
000000001100000001000000000000000000000000000000000000
000010000000001000000000000101100000000000000000000010
000000000000000011000000000001100000000001000000000000
000000000000001011100000010000000000000000000000000000
000000000000000001100010000000000000000000000000000000
000000000000000000000000001011100000000000000000000000
000000000000000000000000000101000000000001000000000000
000000100000000101100000000001100000000010000001000000
000001000000000000000000000101000000000000000001000000
000000000000000000000000001011100000000010000000000010
000100000000000000000000000101000000000000000000000000
010000000000000000000000001000000000000000000100000000
000000000000000000000000000101000000000010000100100010
.logic_tile 4 26
000001000000000000000010100101100000000000001000000000
000000100000000000000100000000100000000000000000001000
111000000000000000000000010000000000000000001000000000
000000000000000000000010110000001001000000000000000000
010000000000000101000111000000000000000000001000000000
110000000000000011100100000000001101000000000000000000
000000000000000000000000010000000000000000001000000000
000000000000000000000010000000001101000000000000000000
000000000000000000000110110000000000000000001000000000
000000000000000000000010100000001010000000000000000000
000000000000000000000000000000001000111100000000000000
000000001000000000000000000000000000111100000000000000
000000000000000000000000001000000000000010000000000000
000000000000000000000000001001000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000101000000000010000010000000
.logic_tile 5 26
000000000000000000000000010000000000000000000000000000
000001000000000000000011110000000000000000000000000000
111000000000000000000110100000000000000000000000000000
000000001110100000000100000000000000000000000000000000
010001000000000000000000001000000000000010000000000000
010000100000000000000000001101000000000000000000000000
000000000110000000000011101000000000000010000000000000
000000001100000000000100001001000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011000000000000000000000000000100000000
000000000000000000000000000111000000000010000000000010
000000000000010000000000000000000000000000000100000000
000000000000000000000000000011000000000010000000100000
.logic_tile 6 26
000000000000000000000000001101100000000001010010000000
000000000000000000000011101011001111000010010000000000
111000000000000000000011100000000000000000000000000000
010000001110000011000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000100000001000000000000000000000000000000000000000
000001000100000001000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000001000000000010000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000101100010000000000000000000000100000010
000000000000000000100000000111000000000010000000000000
000100000000000000000000001000000000000000000100000001
000000000000000000000000001001000000000010000000000000
.logic_tile 7 26
000000001000001000000011011001101000001001000000000000
000000001010001011000111111001111100001010000010000000
111000000010000000000110011101101100010111110000000000
000000000000000000000010000101001001011011110000000000
010000000000000001000010000111100000000000110000000000
110000000000000000000000000111101010000000010000000001
000000100000001111100000000000000000000010000001000000
000001000000000001000000000111000000000000000000000000
000101000000000111000011100000000000000000000100000000
000000100000001111100100001001000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001011000000000010000000000100
000000000000000001110000000000000000000000000100000000
000000000000001111000000000001000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000011010011000000000010000000000000
.ramt_tile 8 26
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 9 26
000000000000000000000000000000000000000000000101000000
000000000000001111000000000001000000000010000000000000
111001000110000000000000000000000000000000000000000000
000011000000000000000000000000000000000000000000000000
110001000000000000000000000000000000000000000000000000
110010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000001001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 10 26
000000000000001101000000000000000000000000000000000000
000000000001010011100000000000000000000000000000000000
111010000000001000000010000000000000000000000000000000
000100000000001111000100000000000000000000000000000000
110000000000100000000000000000000000000000000000000000
110001000000000000000000000000000000000000000000000000
001110100000001000000010100000000000000000000000000000
000001000000001111010100000000000000000000000000000000
000001000000000000000000000001111010010111110000000010
000010101100001011000000000011101000011011110000000000
000000001110000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000001001000000010001001001111001001000001000000
000000000000001101000100001101001000001010000000000000
000000100000001000000000001000000000000000000100000000
000001000000000011000000000111000000000010000000100000
.logic_tile 11 26
000010000000000000000000000000000000000000000000000000
000001000000001001000000000000000000000000000000000000
111000000001011111000000000000000000000000000000000000
000000000000100001000000000000000000000000000000000000
110000000110000000000111101011101100010111110000000010
010000000000000000000100000001011011011011110000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
001000000000010011100011100000000000000000000100000000
000000000000000000100110000001000000000010000000000000
000000000000000001100000001000000000000000000100000000
000101000000000000000000000001000000000010000000000000
000001000000000000000000000000000000000000000000000000
000100100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000001010000000010000000011000000000010000000000000
.logic_tile 12 26
000000000000001000000000010000000000000000000000000000
000100000000001011000011100000000000000000000000000000
111010000010001001000110101111111101101100010000000100
000000000000000001100011100011001111101100100000000000
010000000000000000000110001001100000000000110000100000
010000000000000000000000000001001000000000010000000000
000000100000000000000110000101100000001111000000000000
000001001101010111000000000000100000110000110000000000
000001000000000000000000001001111111010111110000000000
000000100000000000000010111001101101011011110000000000
001010000010001011000010001011000000000000000100000000
000000000000001111100011111011100000000001000101000000
000000000001010000000010000101100000000000000100100000
000110000000100000000000001111000000000001000100000010
010000000000001101100000001101000000000000000100100000
000000000100001111000011111011100000000001000100000000
.logic_tile 13 26
000011100000100000000000000000000000000000000000000000
000011000100000000000000000000000000000000000000000000
111001000000000111000000000000000000000000000000000000
000010000110000000100000000000000000000000000000000000
010001001110000000010111100101111000010111110000000100
110000000001010000000100000011001111011011110000000000
000000000001011011000000000000000000000000000101000000
000000000100000001110000001111000000000010000000000000
000000000000001000000000000000000000000000000100000000
000010000000001011000000000111000000000010000000000000
000000000000000001000000001000000000000000000100000000
000001001010000000100000000011000000000010000000000000
000000000000100111100111101000000000000000000100000010
000000000000010000000111000101000000000010000000000000
001000000110000000000000000000000000000000000000000000
000010001110000000000000000000000000000000000000000000
.logic_tile 14 26
000000000000001000000111111101101000001001000001000000
000000001010001111000111111101111000001010000000000000
111000000000000001100111110000000000000000000000000000
000000000000000000000011000000000000000000000000000000
110010000000001000000000000000000000000000000000000000
110000001011001111000000000000000000000000000000000000
000000000000000000000110011011111000001001000001000000
000000000000000000000010000001111010001010000000000000
000010000001010111100000000000000000000000000100000000
000001000110101111100000000011000000000010000010000000
000000000000000000000000001000000000000000000100000000
000000000000000000000011011001000000000010000000000000
000010000000000000000011100000000000000000000100000000
000000000000000000000000001001000000000010000000000000
000000000001000000000000000000000000000000000100000000
000000000000000000000000000011000000000010000000000000
.logic_tile 15 26
000011100001110000000010100101000000000000001000000000
000010000001100000000000000000100000000000000000001000
000010000001000000000000000000000001000000001000000000
000100000000000101000000000000001011000000000000000000
000000000000000101000010100000000000000000001000000000
000000000000000000000110110000001011000000000000000000
000000000001000000000000010111100000000000001000000000
000000001000100000000010110000001101000000000000000000
000100001100000000000110100011100001000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000000001000000000111100000000000001000000000
000000000000000000000000000000001001000000000000000000
001000000100000000000000000011100000000000001000000000
000100000000000000000000000000001010000000000000000000
000000000000000001000000000000001000111100000000000000
000000000000000000000000000000000000111100000000000010
.logic_tile 16 26
000000000001101111000000011001111100010111110000000000
000000000000010001000011110101001111011011110000000000
111000000000000001100000000101101111001001000000000001
000011000000000000000000000111111100001010000000000000
010000001100001000000000000000000000000000000000000000
010000000000001111000000000000000000000000000000000000
000000100110000001000110000000000000000010000000000000
000001000000000011100000000101000000000000000000000000
000001000000000111100000000101100000000000110000000010
000010100000000111100000000001001100000000010000000000
000010000000000111100000000000000000000000000100000000
000000000000000001000000000001000000000010000000000000
000000000010001000000111101000000000000000000100000100
000000000100000111000100000011000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000010000010000000011000000000010000000000000
.logic_tile 17 26
000111000001000001100110110000000000000000000000000000
000110100001100001000111100000000000000000000000000000
111000000000000001100111000011001000010111110000000000
000000000000000000000100001001011010011011110000000000
110000000001011111000011001001101100000011000010000000
110000000000101011100100000101011010101011000000000000
000000000000000011000010000000000000000000000000000000
000000001000100000100000000000000000000000000000000000
000011001100001111000010000001001100000011000001000000
000010000000001111000000001101001000000011010000000000
000000000110011000000110001011101000010111110000000000
000000000000001111000000001011011010011011110000000000
000000000100000000000010001000000000000000000100000000
000010000000000000000100001101000000000010000000000100
000011100000000000000000001000000000000000000100000000
000011100010000000000000001001000000000010000000000000
.logic_tile 18 26
000100000000101111000111111011100000000001010000000000
000100000000010001000111110101101011000010010000000000
111010100001010000000111100000000000000000000000000000
000001000000000000000100000000000000000000000000000000
010010000010000101000111000001111100000111110000000010
010000000000101001100000000001101010001111110000000000
000000000000000101000000000000000000000000000100000100
000000000000000000100000000001000000000010000000000000
000000100010000000000000000000000000000000000000000000
000001000000000111000000000000000000000000000000000000
000000000001010001000111100000000000000000000100000000
000000001010000000100100000101000000000010000000000001
000000000001000000000000000000000000000000000100000000
000000000000000000000000000011000000000010000000000010
000001000000000000000000000000000000000000000100000000
000000000000000000000000001001000000000010000000000001
.logic_tile 19 26
001001000001000111100000010011101110010111110000000000
000000000000100111100011110101111001011011110000000000
111000000000001000000111100000000000000000000000000000
000001000000100111000000000000000000000000000000000000
110010100000110001000000010001101110010111110000000000
010001000101110000000010000111111001011011110000000000
000000000000000000000010000001101000001001000000000100
000000000000010000000100000001011111001010000000000000
000000000001010000000011110000000000000000000000000000
000000001100100000000111000000000000000000000000000000
000000000000000011100111100101100001000000110000000100
000000000000000000100100001101101100000000010000000000
000010101100100011000000010000000000000000000100100000
000001000001010000110011100001000000000010000000000000
000000000000000000000000000000000000000000000100000000
000010101010000000000000001011000000000010000000000100
.logic_tile 20 26
000010100000001000000110001011111111000110000000000000
000000001000000001000000001101011101000101000000000000
111000000110000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000010000001011010000011100000000100
110000001100000000000010010001111101000011000000000000
000000000000000000000010010111111101010100000000000000
000000000000000000000111111101111111011000000000000000
000001000000000000000000000000000000000000000100000000
000000000010000000000010001101000000000010000000100000
000000000000001001100000000000000000000000000100000000
000001000010001111000011100111000000000010000000000000
000000000000000000000010001000000000000000000100000000
000000000000000001000100000011000000000010000010000000
000000000000000000000110001000000000000000000100000000
000000001010000000000011110001000000000010000000000000
.logic_tile 21 26
000010000000001001000000010101011010000110000000000000
000001000001011011100011010111111001000101000000000000
111000001100000000000000000000000000000000000100000000
000000000000100000000000001111000000000010000000000000
110001000000110111000000010000000000000000000100000000
010000000000000000100010000101000000000010000000000000
000001100110000000000000010000000000000000000000000000
000000001000000000000011000000000000000000000000000000
000000000000100000000000010000000000000000000000000000
000000000001000000000011010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000011000000000001100000010000000000000000000100000000
000011101100000000000011100001000000000010000010000000
000000100000000000010000000000000000000000000100000000
000001000110000000000000000001000000000010000000000000
.logic_tile 22 26
000010100000000011000110110001011010010111110001000000
000001000000000000000111010101111100011011110000000000
111000000001011001000010001000000000000000000100000000
000000000000000111100100001111000000000010000000000000
010100001110010001100000001000000000000000000100000000
010100000000000000000000000001000000000010000000000100
000000000000000111100000011000000000000000000100000000
000000000000000000100011100001000000000010000000100000
000000000000001000000000001000000000000000000100100000
000000000110001101000000001011000000000010000000000000
000000000000000000000000011000000000000000000100000100
000010000000000000000011011001000000000010000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000101000000000010000000000100
001000000000000000000000010000000000000000000100000000
000000000000000000000010110001000000000010000000000000
.logic_tile 23 26
000000001010000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
010000101110000000000000000000000000000000000000000000
010001000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000010
000000000000000000000000001011000000000010000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000111000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000001100000000000000000011000000000010000000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 24 26
000001000000011111000000001001011100000011000000000100
000000100000100011100000001011001000000011010000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000100000000001000000000000000000000000000100000000
110001000000010000000011010101000000000010000000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000010000000000000000000000000000
000001000000000000100010110000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000010000000000000000000000000000000000100000000
000000000000000000000000001101000000000010000010000000
.ramt_tile 25 26
000001001010000000000000000000000000000000
000010000001000000000000000000000000000000
000000001110000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001001010000000000000000000000000000000
000001000000100000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 26 26
000010000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000011000000000010000000000000
000000000110000111100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000100000000000000000000000000000000000000100000010
000001000000000000000000001111000000000010000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 27 26
000000000000101001000011011101101001001001000000000000
000000000001011011010011110101111101001010000000100000
111010100000000000000111000101000001000001010000000100
000100001000000000000100001111101001000010010000000000
010000000000000000000110100000000000000000000101000000
010000000000000000000000001011000000000010000000000000
000000000000000001110000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000001000000000000000000000000000000100000000
000100000000000111000011110011000000000010000000000010
000000000000000000000000000000000000000000000100000000
000000000000000000000011110001000000000010000000000000
000010100000000000000000000000000000000000000100000000
000001001110000000000011000001000000000010000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 28 26
000000000000100000000000000000000000000000000000000000
000000100000010000000000000000000000000000000000000000
111100000110000001100110000000000000000000000000000000
000100000000000001000000000000000000000000000000000000
010000001100000000000010000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000001000000000000010000000000001
000000000000000000000000001001000000000000000000000000
000000000001010000000000001011100000000001000000000000
000000000000100000000000000001000000000011000001000000
110000000000000000000000001000000000000000000100000000
000000000000000000000000000001000000000010000000000000
.logic_tile 29 26
000000001000010000000000000000000000000000000000000000
000000000000101001000000000000000000000000000000000000
111000000001010000000000000000000000000000000000000000
000001000000000000000011010000000000000000000000000000
010010100000100000000111100000000000000000000100000000
110001000001000000000100000001000000000010000000100000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100010000000000000000000000000000000000000000
000000100000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000001000000000000000000100100000
000000000000010000000000001001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 30 26
000000000000000000000110010111011110000011000000000001
000000000000000111000011111011001100000011010000000000
111000000000000000000000000001101010010111110000000000
000000000000000011000000001001011010011011110001000000
010010100000000000000111101000000000000000000101000000
010000000000001011000100001011000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000011000000000010000000000000
000000000000000011100000010000000000000000000000000000
000000000000001111000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100001000000000000010000000000000000000000000000000
000000000000001000000000000000000000000000000101000000
000000000000000101000000000001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
.logic_tile 31 26
000000000000010000000110001001111110010111110000000000
000000000000100000000000001001111011011011110000000000
111000000000000000000110010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
110000000000000000000011001001011101001001000000000000
110000000000000000000100000101101101001010000000000000
000000000000000001100000000000000000000000000100000000
000000000000001001000000000011000000000010000000000000
000000000000000111000111100000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000111000000000000000000000000000100000000
000000000000000001100011111011000000000010000000000000
000000000000000000000010001000000000000000000100000000
000000000000000000000000000011000000000010000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000011110101000000000010000000000000
.logic_tile 32 26
000000000000010111000000000000000000000000000000000000
000000000000100000100011100000000000000000000000000000
111000000000000011100110000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
010000000000000000000000001001111010001001000000100000
010000000000000000000000000101101111001010000000000000
000000000000000001100000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000010000000000000000000000001000000000010000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000000000000
.io_tile 33 26
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 27
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 27
000000000000001011100000010001011010001001000110000100
000000000000000001000010000001011011001010000000000000
111000000000000000000110000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000100000000000001000010000000000000011010010100000000
000100000000000000000000000000001001100101100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000001110000000000010110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001011101010001001000100100000
000000000000000000000000001001101100001010000000000011
.logic_tile 2 27
000000000000000000000000000101000001000001010000000100
000000000000000000000000001011101010000010010000000000
111000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000010011000000000000000000100000000
110000000000000000000110001101000000000010000000000000
000000000000000001000010100000000000000000000100000000
000000000000000000000000001111000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000100000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 3 27
000010000000000001000110100000000000000000000000000000
000001000000001111000010000000000000000000000000000000
111000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000001000000000000011001000000000001010000000000
010000000000000000000011100101101000000010010000000010
000000000000000101000110001101101000001001000000000100
000000000000000000100000000001111000001010000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000000001000000001000000000000000000100000000
000000000000000000000000000011000000000010000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000110000000000000001101000000000010000000000000
.logic_tile 4 27
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000001100000001000000000000010000000000000
000000000000000000000000000001000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000010000000000000000000000000000000
000100000000000000000010011000000000000010000000000000
000000000000100000000010001101000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000011100000000000000000000000000000
000000100000001000000000000011100000000001000100000000
000000000000000101000000001101000000000011000100000000
000000000000000001000000001101100000000010000100000000
000000000000000000100000001101101110000000010100000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 5 27
000000000000000000000111100011000000000000001000000000
000010000000100000000100000000000000000000000000001000
111000001010000101100000010001100000000000001000000000
000010000000000000000010100000101001000000000000000000
010000000000000000000111100111101000111100001001000000
100000000000000000000100000000001011111100000000000000
000000000000000000000000000111001000111100001001000000
000000000000000000000000000000101001111100000000000000
000000000000000111000000000001101000000011110000000000
000000000010000000000000000000000000111100000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000011110000000000000000000000000000
000000000000100000000011100000000000000000000000000000
000000000000001000000000000000000000000000000100000010
000000000000001011000000001111000000000010000000000000
.logic_tile 6 27
000000000000000000000111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000011001000110001101111001001001000001000000
000000001110001011100000001001001000001010000000000000
110001000000000000000000000000000000000000000000000000
010000000000000000000010010000000000000000000000000000
000000100001010001100000000000000000000000000000000000
000000001100100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001101000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001001000000000010000000000000
.logic_tile 7 27
000001000000000000000000010000000000000000000000000000
000010000000001111000011110000000000000000000000000000
111000000000000000000110000000000000000000000000000000
000010100000001001000000000000000000000000000000000000
010100000001000000000000001001101101010111110000000001
010100000000101111000000001101111000011011110000000000
000000000000001000000011100000000000000000000000000000
000000000000001111000100000000000000000000000000000000
000010100000000111000010000111011010000000000000000100
000011100000001111100111110011101000100000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000101000000000000000000000101
000000000000000000000011110011001101000000010000000000
000000001100000000000000000000000000000000000100000000
000000000000000000000000000011000000000010000000000000
.ramb_tile 8 27
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000001000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 9 27
000000000000001011100000000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
111000001100000001100000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000110000101011010000011110010000000
000000000000001111000000000000010000111100000000000000
001000000000001000000000001011100000000001000000000000
000000000000011101000011010001100000000000000000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001000000000001000000000010
000000000000000000000010000001000000000000000000000101
000000000000000000000000000101100000000001000100000001
000000000000000000000000001101000000000011000101000001
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 10 27
000001000000001111000000001000000000000000000100000001
000010100000001111100000001111000000000010000000000000
111000000000000000000011101000000000000000000100000000
000000000000000000000000001001000000000010000000000000
110000000100000000000000001000000000000000000100100000
010000000000000000000000000011000000000010000000000000
000000000110000000000000000000000000000000000100000000
000000001010000000000000001011000000000010000001000000
000000000000001000000111100000000000000000000100000100
000000000000000011000111000001000000000010000000000000
000000000101000000000010001000000000000000000100000000
000000000000000111000100001011000000000010000001000000
000000000000000000000000000000000000000000000100000010
000000000000000000000000000011000000000010000000000000
000000000000000000000010000000000000000000000100000000
000001000001010000000100000001000000000010000000000000
.logic_tile 11 27
000001000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
111010100000000001100111000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
110000000000001000000000000001101010000011110000000000
110100000000001101000000000000000000111100000000000000
000000100100000011100000001000000000000000000100000100
000001000110000000100000001001000000000010000000000000
000000000000100000000000001000000000000000000100100000
000000000001000000000000000101000000000010000000000000
000000000000000000000000000000000000000000000100000010
000000000000000000000010010111000000000010000000000000
000000000001000000000011101000000000000000000100000000
000000000001110001000000001011000000000010000000000100
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
.logic_tile 12 27
000000000000000111000000010001001100000011010000000100
000000000000000000100011000101001110000011110000000000
111000000000000111100000001011011101101000000000000000
000000000110001001000000000101101000100100000000000000
010000000000000001100000001000000000000000000100000000
010000000000000000000000000001000000000010000000000000
000000000000001011000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000001000000000111000000011000000000000000000100000000
000000100000000000000010100101000000000010000000000000
000000100001000000000000000000000000000000000000000000
000001000000001001000000000000000000000000000000000000
000010000000000001000000000000000000000000000000000000
000001000100000000100000000000000000000000000000000000
001000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 13 27
000000000100000000000000010001101111101100010010000000
000000000000000000000010101001001100101100100000000000
111001000000000001100000000000000000000000000000000000
000000001010000000000011010000000000000000000000000000
010001001100000000000111001000000000000000000100000000
110000000000000000000000001001000000000010000000000000
000000000000100000000000000000000000000000000101000000
000100000000010000000000001011000000000010000000000000
000000001110000000000011100000000000000000000100100000
000000000000000111000000000011000000000010000000000000
000000000000001000000000001000000000000000000100000000
000000000000001011000000000111000000000010000000000000
000000001000000000000000000000000000000000000000000000
000000000000001111010000000000000000000000000000000000
001000000110001000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
.logic_tile 14 27
000010000000000000000000010000000000000000000000000000
000001000000000000000011110000000000000000000000000000
111000001000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
010000001110000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000010001000000000000000000111000000000010000000000100
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000001001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 15 27
000010100000000000000010000111001000010111110000000000
000100000110001001000010011001011000011011110000000010
111000000000000001100000010001100000000001010000000100
000000000010001111010010000011001010000010010000000000
110001000000001000000010000000000000000010000000000000
010000000000101011000100000001000000000000000000000000
000000000000000000000000000000000000000010000000000000
000000000000000000000010000101000000000000000000000000
000000001010000011100010011001101100000110000001000000
000000000001000000100111101001011011000101000000000000
000000000000000000000000001000000000000000000100000000
000000000000000011000000001101000000000010000000000000
000000000000101000000000001000000000000000000100000000
000000001101001011000000000011000000000010000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
.logic_tile 16 27
000001001010000000000000000000000000000000000100000000
000010100001010000000000000111000000000010000000100000
111000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000001100000000000000000000000000000000000000000000
110000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000110000000
000001000000000000000000000001000000000010000000000000
000000000000000001000011100000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 17 27
000000000000011001100000001001011101110101110000100000
000000001100001011000000001101011100110110110000000000
111000000000101000000111001001111001111001000000000000
000000000000010111000111011001101100111010000000000000
010000001110000000000010000000000000000000000100100000
110100000000000000000000000001000000000010000000000000
000000000000000001000011000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000110000000000000001000000000000000000100000000
000000001110000000000000000101000000000010000000000100
000000000000000111000011100000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000010100000000000000011100000000000000000000100000000
000001000000000000000000001111000000000010000000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 18 27
000000000000000011100110010000000000000000000000000000
000000000000000000100011110000000000000000000000000000
111000001010000000000000000101111100001001000000000000
000000000000100000000000001001111100001010000000000000
010000000000000000000000000000000000000000000000000000
010000001000000000000000000000000000000000000000000000
000010000000000000000110001000000000000000000100000000
000000000000000000000010111101000000000010000000000000
000000001100000001000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000010000000010011000000000000000000100000000
000000000000100000000111011011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000000000000
.logic_tile 19 27
000000000000000000000011100000000000000000000000000000
000000001110001001000110000000000000000000000000000000
111000000000001000000000010000000000000000000000000000
010000000110000001000010000000000000000000000000000000
010001001110001000010010001101101000001001000001000000
110010100000000111000000001001011000001010000000000000
000000000110101011100000000000000000000000000000000000
000001000011000111000000000000000000000000000000000000
000000000000000111000010010011001100001001000000000000
000000000000000000100111001011011001001010000000000000
000011000000000000000000000001100000000000110000000010
000000100000100000000000000101001110000000010000000000
000001000001001000000000001000000000000000000100000000
000010000001100011000000000101000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 20 27
000100000000000000000000001000000000000000000100000000
000000000000000000000000001111000000000010000000100000
111000000000000000000000000000000000000000000000000000
000000001100100000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000001100000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000101000000
000000000000000000000000000011000000000010000000000000
000000000000001000000000000000000000000000000110000000
000000000001010011000000000011000000000010000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
.logic_tile 21 27
000000000000000011100000010101001101011100100000100000
000000000000000000000011010011011100011100010000000000
111000001000000000000000001101001010101011110000100000
000000000100000000000000001111101101100111110000000000
010000000000000001000110001000000000000000000100000000
010000000000000011000000001111000000000010000001000000
000000000000010000000000000000000000000000000100000000
000000000000000000010000000001000000000010000000000000
000000000110101011100011100000000000000000000000000000
000000000001001011000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000010010000000000001000000000000000000100000010
000000000000000000000000000111000000000010000000000000
000000000000100111000010000000000000000000000100000000
000000000000010000000010100011000000000010000000000000
.logic_tile 22 27
000000000000001000000000010011111110000110000000000000
000000000000001011000011111011111111000101000000000000
111110000000000000000110110001111100011100100001000000
000100000000000000010010001101111101011100010000000000
010000000000010000000000001001100001000001010000000001
010000000110000000010010110011101101000010010000000000
000000000000001111100000001000000000000000000100000001
000000001000011011100000000101000000000010000000000000
000110101100000111100011111000000000000000000110000000
000001000000000000100011010101000000000010000000000000
000000000000000101100110010000000000000000000100000000
000000001000011001100011100011000000000010000000000010
000000000000100000000011100000000000000000000100000000
000001000000000000000000000001000000000010000000000000
000000000001000000000000011000000000000000000100000000
000000000000100000000011100011000000000010000000000000
.logic_tile 23 27
000000000000000001000011110000000000000000000000000000
000000000000001001000111100000000000000000000000000000
111000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000001000000111010000000000000000000000000000
110000000000100101000111000000000000000000000000000000
000000000001000001100010000101101110000011100000000100
000000000010100000000100000101001000000011000000000000
001000000000000011000000000001000000000001010000000000
000000000000000000000000001001101000000010010000100000
000000000000100000000111101101011010010100000000000000
000000000001010000010100001011111011011000000000000000
000000000000000011100010000000000000000000000000000000
000000000000000000100100000000000000000000000000000000
000000000000000000000000000000000000000000000100000010
000001000000000000000000000011000000000010000000000000
.logic_tile 24 27
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
111000000101001000000000000000000000000000000000000000
000000000010100111000000000000000000000000000000000000
010000000001000000000111001000000000000000000100000000
110000000000000000000100000001000000000010000000000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramb_tile 25 27
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000100000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
.logic_tile 26 27
000000000000001000000000011011001010110110000001000000
000000000000001011010011111101011010110101000000000000
111000000000001101000111000000000000000000000000000000
000000000000001111100110010000000000000000000000000000
010000000000000111000000000000000000000000000000000000
010000000110000000000011010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000011000000001001111001001001000000000000
000100000000000000100000000001011001001010000001000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000100000010
000000000000000000000000000001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 27 27
000001000000001000000000000000000000000000000000000000
000000000000000011000010000000000000000000000000000000
111010100100000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
010000000000000011000000000101101101010111110000000001
010000000000000000100000000101101000011011110000000000
000001000000000000000000010000000000000000000000000000
000000100000000000000010000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000001010000000000000000001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 28 27
000000000000000000000000001001101100000010000000000000
000000000000001001000000000101111010000000000000000000
111001000000000000000010100000000000000000000000000000
000010100000000000000000000000000000000000000000000000
110000000000000111100111100000000000000010000000000001
010000000000000000000000001101000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000010000000110110000000000000000000100000010
000000000000000000000011100001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110100000000000000000000100000000
000000000000000000000100001111000000000010000001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 29 27
000000000000000000000110010101000000000000001000000000
000000000000000000000010000000000000000000000000001000
111000001110001001100110010000000001000000001000000000
000000000000000001000010000000001101000000000000000000
000000000000101000000000000000001000001100111110000000
000000000001000011000000000000001001110011000000000000
000000000000000000000000000000001000001100111110000000
000000000000000000000000000000001001110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001000110011000000000000
000000000000100000000110000000001001001100111100000000
000000000001010000000100000000001000110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001001110011000000000000
110000000000000000000000000000001001001100111100000000
000000000000000000000000000000001001110011000000000000
.logic_tile 30 27
000000000110001000000000000000000000000010000000000000
000000000000001111000000000001000000000000000000000000
111000000000001000000110111101111001000000000000000001
000000000000000101000010101001001011100000000000000000
110000000000000000000000011000000000000010000000000000
010000000000000000000010101001000000000000000000000000
000000000000001101100000010000000000000010000000000000
000000000000001011000010101101000000000000000000000000
000000000000000000000000001000000000000010000000000100
000000000000000000000011100101000000000000000000000000
000000000000000000000000001000000000000010000000000000
000000000000000000000000001001000000000000000000000000
000000000000000000000000001000000000000010000000000000
000000000000000000000000000001000000000000000000000000
000000000000000000000000001000000000000000000100100000
000000000000000000000000000101000000000010000000000000
.logic_tile 31 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100100000
000000000000000000000000001011000000000010000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 32 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 33 27
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 28
000000000000000010
000100000000000000
000000110000000000
000000000000000001
000000000000010010
000000000000110000
001010000000000000
000001010000000000
000000000000000000
000000000000000000
000000000000000010
000000000000110000
000000000000000000
000000000000000001
000000000000000010
000000000000000000
.logic_tile 1 28
000000000000000000000110010101000000000000001000000000
000000000000000000000010000000100000000000000000001000
111000000000001001100110010000000001000000001000000000
000000000000000001000010000000001110000000000000000000
000000000000000000000000000000001000001100111100000000
000000000000000000000010100000001001110011000000000000
000000000000000000000000000000001000001100111100000000
000000000000000000000000000000001001110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001000110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001000110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001001110011000000000000
000000000000001000000000000000001001001100111100000000
000000000000000101000000000000001001110011000000000000
.logic_tile 2 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000011000000000000010000100000000
000000000000000000000010010001000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 3 28
000000000000000111000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
111000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 4 28
000100000000001111000000000000000000000000000000000000
000100000000001011100011010000000000000000000000000000
111000000000000000000000000000000000000010000000000000
000000000000000000000011100001000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000010000000000000
000000000000000000000000001001000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000100000000
000000000000000000010000000001000000000010000000000001
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
.logic_tile 5 28
000000000000000111000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
111000000000000000000000001011011000000110000000000100
000000000000001001000000001101101101000101000000000000
010000000000000001000010000000000000000000000000000000
110000000000000000100100000000000000000000000000000000
000000000000000000000000010000000000000010000000000000
000000000000000000000010000001000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000111010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000100000000010000000000000000000000000000000100000000
000100000000000000000000000101000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 6 28
000000000000000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
111010000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
010000001100000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000010000000000001000000000000000000101000000
000000000000000000000000000011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
.logic_tile 7 28
000001000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
111000100000000001000000001000000000000000000100000001
000100000000000000100000000001000000000010000000000000
010000000000000000000011100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000100000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000011000000000010000010000000
.ramt_tile 8 28
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 9 28
000000000000000000000000000000000000000000000000000000
000000000000000000010011100000000000000000000000000000
111000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000001101101100001001000000000000
010000000000000000000000000101011100001010000000000010
000000000000001001100000001011100000000001010000000001
000000000000000001000000001111101101000010010000000000
000000000000001111100111000000000000000000000100000000
000000000000000011100110001011000000000010000000000000
000000000000000000000000010000000000000000000100000000
000000000000000000000011100111000000000010000000000000
000100000000101000000000000000000000000000000000000000
000100000000001011000000000000000000000000000000000000
000000000000000000000000000000000000000000000101000000
000000000000000000000010010011000000000010000000000000
.logic_tile 10 28
000000000110000111000000011101101111001001000010000000
000000000000010000000011000011101001001010000000000000
111000001100000000000000010000000000000000000000000000
010000000100000011000011110000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000001100000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000100000000
000000000000000000000011010001000000000010000000000010
000000001110000000000000001000000000000000000100000000
000000000010000000000000000001000000000010000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000001011100000000000000000000000000100000010
000000000000000011100000000111000000000010000000000000
000000000101010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 11 28
000010000000000000000000000101101101010111110000000100
000001000000000000000011001001011101011011110000000000
111000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000111001101010100000000000001
010000000000000001000000001111011110011000000000000000
000010000000000000000000000000000000000000000000000000
000001000000001101000000000000000000000000000000000000
000000001110000000000111100000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000100000000000000000000000000000000000000100100000
000000000000000000000010000101000000000010000000000000
000000001000001000000111000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000110000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
.logic_tile 12 28
000001000000100111000000011111000000000001010000000000
000000100000000000000011110101101010000010010000000000
111000000000010000000000000000000000000000000100000000
000000000000000000000000000001000000000010000000000010
010000000000100001000010000000000000000000000100000000
010000000001010000100111101101000000000010000000000000
000000000000000001100000000000000000000000000100000000
000000000000000000000000000111000000000010000000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000001000000000000000001101000000000010000000000000
000000000000000000000000010000000000000000000000000000
000000000000000001000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 13 28
000000000000000000000000000000000000000000000100000000
000000000000000000000000000111000000000010000000000010
111000000000000000010000000000000000000000000000000000
000000000100000000010000000000000000000000000000000000
110000000000010000000000000000000000000000000000000000
010000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000001000001010000000000010000000000000000000000000000
000010100000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000100000000001000000001000000000000000000100000000
000001001111000000000000000011000000000010000000100000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 14 28
000000000000000000000111110011101101001001000000000100
000010000000000000000110001001011001001010000000000000
111000000000000000000000010000000000000000000000000000
000000001000000000000011110000000000000000000000000000
110000001100000000000000000000000000000000000100000000
010000000000000000000010000011000000000010000000000000
000000000000000000000000000000000000000000000100100000
000000000000000000000000001101000000000010000000000000
000100000000000111000111000000000000000000000000000000
000000000000001111000110000000000000000000000000000000
000000000000000011100000000000000000000000000100000000
000000001000000000000000000011000000000010000010000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001001000000000010000001000000
.logic_tile 15 28
000000000001101000000000000000000000000000000000000000
000000000000010011000011100000000000000000000000000000
111100001010000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
010000000001000000000000000000000000000000000000000000
010000000000100000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000100000010
000000000110000000000000000001000000000010000000000000
000000100000001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000000000000000000001000000000000000000101000000
000000000000000000000000000011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
.logic_tile 16 28
000110000000000000000000000000000000000000000100000010
000100000000000000000011100111000000000010000000000000
111100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
010000000000000000000010000000000000000000000000000000
010010001110000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110100000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000110000001000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000100100000
000000000000000000100000001101000000000010000000000000
000000000001010000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
.logic_tile 17 28
000000000000001001100111101011101011001001000000100000
000000000000101011000110010101111110001010000000000000
111000000000001001100011001101011110010111110000000000
000000000000000001000110110101001011011011110000000000
110000001010011111100010000111011000000011000000000100
110000000000001011100010011001001011000011010000000000
000000000000001101000111101101101100101100010000000100
000000000000000011100011111001101011101100100000000000
000001000000000000000000011111011100010111110000000000
000010100000001001000010111001101110011011110000000000
000000000000000011100111100011000000000000110000000000
000001000001010000000100000001101010000000010000000000
000001000000010111100111101101100000000000110000000010
000010000001101001100011110001101000000000010000000000
000000000000000011100000000000000000000000000100000000
000000000000000000000000001001000000000010000000100000
.logic_tile 18 28
000000000000101111100000010000000000000000000000000000
000000000000010011100011100000000000000000000000000000
111000000000000001100000011101100000000000110000000000
000001000000001011000010000001001010000000010000000001
000100000000001000000011001011000000000000110000000100
000000000000000011000011010001101000000000010000000000
000000000000000111000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000011100000001001000110100011001110010100000000000010
000001101010000011000100001101011100011000000000000000
001000000000000000000000000111111010010111110000000000
000000000000000000000000000001111111011011110000000000
000000000000000000000000010101000001000000100101000000
000000000000000000000011001001101001000000000000100000
000000000000000000010111000000000000000000000000000000
000000000000000000010100000000000000000000000000000000
.logic_tile 19 28
000001000001010000000000001101001100101100010001000000
000000100000100001000000001001011110101100100000000000
111000000000000000000110010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000001011000000000000000000000000000000000000
000000000000100000000000001011101110001001000000000000
000000000001010000000000001001101101001010000000000010
000000000000000111000111110000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000000001000000011000000000000000000100000000
000000001000000000000010000011000000000010000000000010
000010101110000001000000000000000000000000000100000000
000000000000000000000000000001000000000010000000000000
000001000000000000000000000000000000000000000100000000
000010100001100000000000000011000000000010000000000000
.logic_tile 20 28
001000000000011000000011110000000000000000000000000000
000000000000000111000111100000000000000000000000000000
111100000000100000000010000000000000000000000000000000
000100000010010000000111100000000000000000000000000000
010000001010000111100000000001100001000000110000000100
010000000000000000100000000001101010000000010000000000
000000100010001001000000000000000000000000000000000000
000001000000001101000000000000000000000000000000000000
000011000000000000000000000101101001111001000000000001
000011100000000000000000000101011001111010000000000000
000000000001001000000000000000000000000000000100000010
000000001100001111000000001111000000000010000000000000
000000001110000000000000001000000000000000000100000000
000000000000000000000010000011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
.logic_tile 21 28
000000000001000111100000000000000000000000000100100000
000000000000100000100000000101000000000010000000000000
111001000000000000000000000000000000000000000000000000
000010100110000000000000000000000000000000000000000000
110000000000000001000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100100000
000000000000000000000000000001000000000010000000000000
000100001010000000000000010000000000000000000000000000
000100000000000000000011100000000000000000000000000000
000000000001000001000000000000000000000000000100000010
000000000000000000000000000111000000000010000000000000
000000000000100000000000000000000000000000000000000000
000000000000011111000000000000000000000000000000000000
000000000110000000000000001000000000000000000100000100
000000000000000000000000000011000000000010000000000000
.logic_tile 22 28
000000000000000111000000001011001010010111110000000000
000000000000000001000010001101011100011011110001000000
111000000000000000000110001001000000000001010000100000
000000000000100000000000001001101110000010010000000000
010000001110000000000010011000000000000000000100000000
110000000000000000000011111011000000000010000000000000
000010000000000000000010001000000000000000000101000000
000000001010000000000100000011000000000010000000000000
000100000000001001000000000000000000000000000100000001
000000000000000011000011101011000000000010000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000100000000000000000000000000000000100000000
000000000001001001000000000001000000000010000000000000
000000000011000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000000000000
.logic_tile 23 28
000000001010000111000000010101111111001001000000000000
000000000000000000000011001101111111001010000000100000
111100000001010000000000000000000000000000000100000100
000101000000000000000000000001000000000010000000000000
010010000000010000000110000000000000000000000000000000
010000000000100000000000000000000000000000000000000000
000000001100000000000000010000000000000000000100000000
000000000000000000000010000111000000000010000000000000
000000000000000000000000000000000000000000000101000000
000000000000000000000000000111000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000001000000001000000000000000000100000000
000000000000000001000000000011000000000010000000000000
000000000000000000000011100000000000000000000000000000
000000000000010000000110000000000000000000000000000000
.logic_tile 24 28
000000000000000000000010000011001001010111110001000000
000000000001010001000000000001111001011011110000000000
111000000000000000000010000000000000000000000000000000
000000000000001001000111100000000000000000000000000000
110000001000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000011001000000000000000000100000000
000000000000000000000100000001000000000010000010000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000100000000000001000000000000000000100000010
000000000000010000000000001001000000000010000000000000
.ramt_tile 25 28
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
.logic_tile 26 28
000000000000000000000000000000000000000000000100000000
000000000000000000000010011101000000000010000000100000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000111000000000000000000000100000100
010000000000000000000000001001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000010001110000111000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 27 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000011001101101111010100000000000000
000000001000000000000100001011001100011000000000100000
110000000000000000010000010000000000000000000000000000
110000000000000000000011110000000000000000000000000000
000000000000000001100000001000000000000000000101000000
000000000000000000000000001001000000000010000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000011100010000000000000000000000100000000
000000000000000000100100001101000000000010000000000000
000000000000000001000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 28 28
000000000000010111000111100011001111000000000000000000
000100000000100101000110001111001100100000000000000000
111001000000000001100000000001001100100000000000000010
000010000000000000000000001001001011000000000000000000
110000001100001000000000011111111111000100000000000000
010000001100000011000010000111101111000000000000000000
000000000000010000000110001101101000010111110001000000
000000000000000000000000000001111000011011110000000000
000000000000001101100000011000000000000010000010000000
000000000000000001000011110111000000000000000000000000
000010000000000000000010000000000000000000000100000000
000000000000001001000100000101000000000010000000000000
000000000000001111000110100000000000000000000100000010
000000000000000101000000000111000000000010000000000000
000000000000001101100110111000000000000000000100000000
000000000000010101000010101011000000000010000000000000
.logic_tile 29 28
000000000000101001100110010000001000001100111100000000
000000000001010001000010000000001000110011000000010000
111000000000001001100110010000001000001100111100000000
000000000000000001000010000000001000110011000000000000
000000000000000000000000000000001000001100111100000000
000000000000000000000000000000001001110011000010000100
000000000000000000000000000000001000001100111110000000
000000000000000000000000000000001001110011000000000000
000000000000000000000000000000001001001100111110000000
000000000000000000000000000000001000110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001000110011000000000000
000001000000000000000000000000001001001100111110000000
000010100000000000000000000000001001110011000000000000
110000000000000000000000000000001001001100111100000000
000000000000000000000000000000001001110011000000000000
.logic_tile 30 28
000000000000000000000000000101000000000000001000000000
000000000000000000000010100000000000000000000000001000
000000000000000101000111100000000001000000001000000000
000001000000000000000010100000001010000000000000000000
000000000000000000000010100000000000000000001000000000
000000001010000101000011100000001011000000000000000000
000000000000001011100000000000000001000000001000000000
000000000000001111100000000000001001000000000000000000
000000000000000000000000000101000001000000001000000000
000000000000000000000000000000101001000000000000000000
000000000000000011100000000101100001000000001000000000
000000000000000000000000000000001100000000000000000000
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000101001000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001000000000000000000000
.logic_tile 31 28
000000000000001000000011100000000000000000000000000000
000000000000001011000000000000000000000000000000000000
111000000000000000000110000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000100010000000000000000000000000000000
000001000000000000000000001000000000000010000000000000
000000000000000001000000000111000000000000000000000000
000000000000000000000000000001101001101100010000000000
000000000000000000000000000001111100101100100001000000
000000100000000000000000000000000000000000000100000000
000000000000001111000000000011000000000010000000000000
.logic_tile 32 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 33 28
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 29
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 29
000000000000001001100110010000001000001100111100000000
000000000000000001000010000000001000110011000000010000
111000000000001001100110010000001000001100111100000000
000000000000000001000010000000001000110011000000000000
000000000000000000000000000000001000001100111100000000
000000000000000000000000000000001001110011000000000000
000000000000000000000000000000001000001100111100000000
000000000000000000000000000000001001110011000000000000
000100000000000000000000000000001001001100111100000000
000100000000000000000000000000001000110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001000110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001001110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001001110011000000000000
.logic_tile 2 29
000000000000000000000111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000010
000000000000000000000000001001000000000010000000000000
.logic_tile 3 29
000000000000000000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
111000000000001000000000000000000000000000000000000000
000000000000000001010010010000000000000000000000000000
000000000000000000000000000000000000000010000000000000
000000000000000000000000000001000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000111100000001011000001000000100100000010
000000000000000000000000001001001000000000000000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 4 29
000010000000000111000110000101000000000000001000000000
000000000000000000000100000000100000000000000000001000
000000000000000000000000000000000000000000001000000000
000000000000000101000000000000001001000000000000000000
000000001110000101000000010000000000000000001000000000
000000000000001101000010100000001010000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001010000000000000000000
000000000000100000000000000000000000000000001000000000
000000000001010000000000000000001110000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001000000000000000000000
000100000001000101000000000000000001000000001000000000
000100000000000000000000000000001000000000000000000000
000000000000000000000000000000001000111100000001000001
000000000000000000000000000000000000111100000000000000
.logic_tile 5 29
000000000000000111100111100101100000000000001000000000
000000000000000000100010000000000000000000000000001000
111010100000000000000111100011000000000000001000000000
000000000000000111000100000000101000000000000000000000
010000000000000111100011100001101000111100001000000000
010000000000000000100100000000101010111100000000000000
001000000000000000000000000001101000111100001000000001
000000000000000011000011000000001000111100000000000000
000000000000000001000000000001001000111100001000000000
000000000000000000100011100000101010111100000000000000
000000000000000000000000000101001000111100001000000000
000000000000000000000000000000101000111100000010000000
000000000000000000000000000101101000000011110001000000
000000000000000000000000000000100000111100000000000000
000001000000000000000000000000000000000000000100000100
000010000000000000000000000011000000000010000000000000
.logic_tile 6 29
000000000000001000000000001101001110001001000000000100
000000000000001111000000000101101000001010000000000000
111000000000001101100000001101111000101100010000000000
000000000000000111100000000101101110101100100010000000
110000000000000000000000010000000000000000000100000000
010000000000000001000010000111000000000010000000000000
000000000000001001100110001000000000000000000100000001
000000000000000001000000000001000000000010000000000000
000100000000000000000000011000000000000000000100000000
000100000000000000000011111111000000000010000000000000
000000000000001001000000001000000000000000000100000000
000000000100000011100000000011000000000010000000000000
000000000000001011100000001000000000000000000101000000
000000000000000111100000000011000000000010000000000000
000000000000000000000011100000000000000000000100000000
000000000000000000000000000101000000000010000000000000
.logic_tile 7 29
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000001100000000011100000000000100100100010
000000000000000000000000000001101100000000000000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000001100000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000011100001000000100101000001
000000000000000000000011110001101000000000000000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramb_tile 8 29
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000010000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 9 29
000000000000001001100000010000000000000000000000000000
000000000000001111000011000000000000000000000000000000
111000001010000001000110010001100000001111000000000000
010000000000000011100010000000100000110000110000000000
110000001110001000000110011101001101110000000000000000
110000000001001111000011001001001110011000000000000000
000001100001001001000110011001111010101000000000000000
000010100110110001000011011001001010100100000000000000
000000000000100001000000011001001100101000000000000000
000000000011000000100010001001001000100100000000000000
000000000000000001100000001011101101111101110100000100
000010001100000000000010010011111011111100110100000000
000000000000000000000111100001111011111100010100100001
000000000000000000000100001001001101111100110100000000
010000000000100001100000000101101011111100010100100000
000000000001000000000010011101111111111100110100000000
.logic_tile 10 29
000000000000001000000000010101101100001001000000000100
000000000000001111010011110101011000001010000000000000
111000000000000111100000001000000000000000000100000000
000000000110000000100000000001000000000010000000000000
110000000000100001100000000000000000000000000110000000
110000000000010000000000000011000000000010000000000000
000000000000001000000000000000000000000000000000000000
000000001010000001000000000000000000000000000000000000
000000001110001000000011000000000000000000000100000000
000000000000001011000100001001000000000010000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000100000000000000000010000000000000000000000000000000
000100000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 11 29
000000000000100000000000000101011101010111110000000000
000000000000001001000000001101101101011011110000000010
111000000000010000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
110000000000000000000110010000000000000000000100000000
010000000000000000000010000001000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001011000000000010000000000000
000000000000000000000111001000000000000000000100000000
000000000000000000000011110011000000000010000000000000
000000000000001111000000010000000000000000000000000000
000001000000000011100011110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 12 29
000000000000000000000010010000000000000000000000000000
000000000000000000000111000000000000000000000000000000
111000000000000000000000001000000000000000000100000000
000000000000000000000000001011000000000010000000000100
010100000000000000000000000000000000000000000000000000
010100001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000010000000100000000000000000000000000000000000
000000000000000000000010000000000000000000000100000001
000000000000000000000000000011000000000010000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001001000000000010000010000000
.logic_tile 13 29
000000001010000000000011000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
111000000000100000000111000000000000000000000000000000
000000000000000000010100000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000001010000000000000000000000000000000000000000
000010000000001000000000000011001101111001000000000001
000000000000001011000000001001101010111010000000000000
000100000110101000000000010000000000000000000000000000
000100000000011111000011010000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000001110000000000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000001000000000000000000100000000
000000000000000000000000001001000000000010000010000000
.logic_tile 14 29
000101000000000111000110010000000000000000000000000000
000000100000000000100011110000000000000000000000000000
111000000000001111100000000001111001001001000000000100
000000001100000001100011101001011000001010000000000000
110000000000000000000000001000000000000000000100000000
110000001100000000000010000101000000000010000000100000
000000100000000011000000000000000000000000000100000000
000001000000000000100000000001000000000010000000000000
000101001000000000000000000000000000000000000100000000
000100100000000000000000000111000000000010000000000000
000010000000000000000000000000000000000000000100000001
000000000000000000000000001101000000000010000000000000
000000000000000011100010000000000000000000000100000001
000000000000000000100100001001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 15 29
000000000000000000000000000000000000000000000000000000
000000000000001111000010110000000000000000000000000000
111000000000000000000000001001000000000001010000000010
000000000000100000010000001111001101000010010000000000
010000001100000000000111100111001100010100000000000000
110000000000100000000100001001001111011000000000000001
000010100000001000000111001000000000000000000100000100
000001000010000111000100000101000000000010000000000000
000000000000000111000111001000000000000000000100000000
000000001010000000100100001101000000000010000000100000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000001000000111000000000000000000000000000000
000001000000000101000100000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
.logic_tile 16 29
001000000000000111100000001101000001000001010000000000
000000000000000000100010000001101110000010010000000000
111000000000001000000000000000000000000000000101000000
000000000000000001000000000011000000000010000000000000
110000000000100000000000000000000000000000000000000000
010000000001010000000011000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000000000000
000000000000000111000000000000000000000000000100000000
000000000000000000000011101001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 17 29
000000000110010011100110101001000001000001010000000100
000000000000000011000010010001101010000010010000000000
111000000000001000000010100000000000000000000000000000
000000000000001011000111000000000000000000000000000000
010000000000010000000000000000000000000000000000000000
010000000000100111000000000000000000000000000000000000
000010100000000111000000001001011010001001000000000000
000000001010000000000000001001001010001010000000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000100000000
000001001100000000000000000001000000000010000000000000
000000000000100000010000001000000000000000000100000000
000010000000010000000000001001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
.logic_tile 18 29
000001000000000000000000010000000000000000000000000000
000000000001010000000011000000000000000000000000000000
111000100100010000000010111011101101111001000001000000
000000000000000000000111111111001011111010000000000000
010000000100000000000000001001111011001001000000000000
010000000000000000000000000101111001001010000000100000
000000000001000101000000010000000000000000000000000000
000000000000000000100011010000000000000000000000000000
000010000000001000000000000000000000000000000000000000
000001000000100101000000000000000000000000000000000000
000000000000001001000000001000000000000000000101000000
000000000000000101000000000011000000000010000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
.logic_tile 19 29
000000000000000000000000000011101100101100010000000000
000000000000001001000010000001111100101100100000000000
111001000000000000000111000000000000000000000100000000
000000100000000000000100000011000000000010000000000010
010010101001000000000000000000000000000000000101000000
010000000000100000000000001111000000000010000000000000
000000000000000000000000010000000000000000000000000000
000000001000000000000010110000000000000000000000000000
000001000000001111000111100000000000000000000100000000
000010100000001111100000000111000000000010000000000000
000000000000000000000110001000000000000000000101000000
000000000000000000000000001001000000000010000000000000
000000000000000011000011100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000001000000000000000000001000000000000000000100000000
000000000000000000000000001101000000000010000000000000
.logic_tile 20 29
000010000000000001000110001001011011001001000000000000
000001000000000000100011101101101101001010000001000000
111000000001000111100000001001111101010111110000000000
000000000000100000100010100001111010011011110000000000
010000000000000001100111100011100000000000110000000100
010000000000000000000100000101001011000000010000000000
000000000000011000000110000000000000000000000100000000
000000000000000011000000000111000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000011100010000000000000000000000100000000
000000000000000000100010000001000000000010000000000001
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001011000000000010000000000000
.logic_tile 21 29
000000000000000111000000010000000000000000000000000000
000000000000000111000011000000000000000000000000000000
111000000001000001100000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000001000000000000000110001101100001000001010001000000
000010100000000111000000000001101010000010010000000000
000000001100000000000000000000000000000000000100000000
000000001110000000000000000001000000000010000000100000
000000000010000000000010001000000000000000000100000000
000010100000000000000000001011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000000000000
.logic_tile 22 29
000010000000000000000000001000000000000000000100000000
000001000001000000000010010011000000000010000000100000
111010000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
010010000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000100000010
000000000100000000000000000011000000000010000000000000
000000000000001111000000000000000000000000000100000000
000100000000000011000000000011000000000010000000000001
000000000000001000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000100001110100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 23 29
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000001000000000010001100000000001010000000000
000000000000000011000010000101101101000010010000000010
110000000000000000000000000000000000000000000000000000
010000001100000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000100100000
000000000000000000000000001001000000000010000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 24 29
000000000000000001000010010001011001101100010001000000
000000000000000000100011000101111101101100100000000000
111000000000010011100111001000000000000000000100000100
000000000100000000000000000001000000000010000000000000
010000000000000101100000000000000000000000000000000000
010000001100000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000010000000000000000000000000000000
000000001100100000000000001000000000000000000100000010
000000000001000000000000000111000000000010000000000000
000000000000000101100000000000000000000000000100000000
000000001010000000100000000001000000000010000010000000
.ramb_tile 25 29
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 26 29
000000001100000011100000000101001100010100000000000100
000000000000000001000010011001111000011000000000000000
111000000000000000000000000000000000000000000000000000
000000000100100000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000011010000000000000000000000000000
000000000000000000000000000000000000000000000100000100
000000000000000000000000000011000000000010000000000000
000000000000000111000111110000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000001
000000000000000000000000000001000000000010000000000000
.logic_tile 27 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000001100000000000000000000000000000000000000000000
110000000000000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000010
000000000000000000000000001101000000000010000000000000
000010100000000000000010000000000000000000000000000000
000001000000001001000100000000000000000000000000000000
000000000000000000000000000000000000000000000101000000
000000000000000000000000000111000000000010000000000000
.logic_tile 28 29
000000000000001011000000011001011101000010000000000000
000000000000001001100011010011011101000000000000000000
111000000000000000000000000101000000000001000000000000
000000000000000000000000000101100000000000000000000100
010000000000001001100110000000000000000010000000000000
010000000000000001100000000101000000000000000001000000
000000000000000000000110000111001110000010000000000000
000000000000000000000100000111011111000000000000000000
000000000010000000000000000000000000000010000001000000
000000000000000000000000000001000000000000000000000000
000000000000001001000110110000000000000000000000000000
000000000000000101000010100000000000000000000000000000
000000000000001101100110111000000000000010000001000000
000000000000000101000010101101000000000000000000000000
000000000000000000000000001000000000000000000100000001
000000000000000000000000000011000000000010000000000000
.logic_tile 29 29
000000000000001001100110010000001000001100111100000000
000000000000000001000010000000001000110011000000010000
111000000000001001100110010000001000001100111100000000
000000000000000001000010000000001000110011000010000000
000000000110000000000000000000001000001100111100000000
000000000000000000000000000000001001110011000000000000
000000000000000000000000000000001000001100111110000000
000000000000000000010000000000001001110011000000000000
000000000000000000000000000000001001001100111110000000
000000000000000000000000000000001000110011000000000000
000000000000000000000000000000001001001100111100100000
000000000000000000000000000000001000110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001001110011000000000000
110000001100000000000000000000001001001100111100000000
000000000110000000000000000000001001110011000000000000
.logic_tile 30 29
000000100000000111100000000011100001000000001000000000
000000000000000000100000000000101000000000000000010000
000000000000001000000000000111100000000000001000000000
000000000000001101000000000000101000000000000000000000
000000000110000000000000000011100001000000001000000000
000000000000000011000000000000101010000000000000000000
000000000000000001100000000000000001000000001000000000
000000000000000000100000000000001110000000000000000000
000000000000000000000000000011100000000000001000000000
000100001000000000000000000000101110000000000000000000
000000000000000011100011110000000001000000001000000000
000000000000000000100110100000001100000000000000000000
000000000000000101100000000000000001000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000001000000011100000000000000000001000000000
000000000000000101000100000000001010000000000000000000
.logic_tile 31 29
000000000000000111100000011000000000000010000000000001
000000000000000000100011001011000000000000000000000000
111000000000000000000000001000000000000010000000000000
000000000010000000000000000011000000000000000000000000
010000000000000000000000001011000000000001010000000100
010000000000000000000000001101101100000010010000000000
000000000001000000000110000000000000000010000000000000
000000000000000000000000001111000000000000000000000000
000010000110001000000110100000000000000010000000000000
000001000000000011000000000111000000000000000000000000
000000000000000011100000010000000000000000000000000000
000000000000010111100011110000000000000000000000000000
000000000000000001000000001000000000000010000000000000
000000000000000000100011110011000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000000000000
.logic_tile 32 29
000000000000000000000000010000000000000000000000000000
000100000000000000000011110000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000111000000000010000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
.io_tile 33 29
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 30
000000000000000000
000100000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000001
001000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
.logic_tile 1 30
000000000000001001100110010000001000001100111100000000
000000000000000001000010000000001000110011000000010000
111000000000001001100110010000001000001100111100000000
000000000000000001000010000000001000110011000000000000
000000000000000000000000000000001000001100111100000000
000000000000000000000000000000001001110011000000000000
000000000000000000000000000000001000001100111100000000
000000000000000000000000000000001001110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001000110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001000110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001001110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001001110011000000000000
.logic_tile 2 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 3 30
000000000000000011100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000001101100001000001010000000000
010000000000000000000000000111001100000010010000000001
000000000000001011000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000001000000000000000000011000000000000000000100000000
000000100000000000000010110101000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000001111000000000001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 4 30
000000000000000000000000010000000000000010000000000000
000100000000000111000011110101000000000000000000000000
111000000000000000000000001111000000000001010000000100
000000000000000000000000001101101101000010010000000000
010000000000000111100111100000000000000010000000100000
110000000000000000000100001001000000000000000000000000
000000000000000000000000010000000000000000000100000000
000000000000000000000010000011000000000010000000000000
000000000000000011100010000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110000000000000000000000100000000
000000000000000000000000000001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 5 30
000000000000000001000000011001100000000001010001000000
000000000000000000100011001001001011000010010000000000
111010000000000001100000011000000000000010000000000000
000001000000000000000010001101000000000000000000000000
010000000000100000000111000000000000000000000000000000
010000000001010000000100000000000000000000000000000000
000000000010000000000000000000000000000000000110000000
000000001000000000000011000001000000000010000000000000
000100000000000000000111100000000000000000000000000000
000100000000000000000100000000000000000000000000000000
000100000000000000000000000000000000000000000100000000
000100000000000000000010001111000000000010000000000000
000000100000000000000000001000000000000000000100000000
000000000000000000000010011011000000000010000000000000
000000000000000000000000000000000000000000000100000010
000000000000000000000000001011000000000010000000000000
.logic_tile 6 30
000000000000000011000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
111000000000000001100011010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
010000000000001000000010010001101110000011110000000000
110000000000001111000010110000110000111100000000000000
000000000110000111100000001001111010101100010000000000
000000000000000000000000000001101010101100100000000000
000001000110001011100000000001011110000011110000100000
000000000000000011010000000000000000111100000000000000
000000000000000000000000000000000000000000000100000000
000010000000000000000000001101000000000010000000000000
000000001100000000000000010000000000000000000100000000
000000000000000000000010010011000000000010000000000000
000010000000001000000000000000000000000000000101000000
000001000000001001000000000011000000000010000000000000
.logic_tile 7 30
000000000000001000000000010101111000000011110000000000
000000000000000111000011110000110000111100000000000000
111000000000001111100111110000000000000000000000000000
000000000000000001100111110000000000000000000000000000
010000000000001011100111111101011000101000000000000000
010000000000000001100110100001101010100100000000000000
000010000000001011100000010000000000000000000000000000
000000000000000001000010000000000000000000000000000000
000000000000000000000000001101101110111100010100100001
000000000000000000000000001001011011111100110100000001
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000011101011010101101010110000000
000000100000000000000010000101011000001100000101000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramt_tile 8 30
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000010000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 9 30
000100000000000000000010010001011110110011110000000000
000100000000000000000010000011101110010010100001000000
111001000000000001100110011101111100101000000000000000
000000000000000000000010001001101100100100000000000000
010000000000000001100010001001000000000001000000000000
010000000000000000000100000011100000000011000001000001
000000000000001000000011010000000000000000000000000000
000000000000000001000110000000000000000000000000000000
000000000000100111100000001001111110101000000000000000
000000000001000111000000001001001110100100000000000000
000000000000000000000000010001111100000011110000000000
000000000000001001000011010000110000111100000000000000
000000000001010111100000000101111010111100010110000100
000000000000100111000000000011101011111100110100000000
010000000000000000000110000111101010111100010100100100
000000000000000001000000000111101001111100110100000000
.logic_tile 10 30
000000000000000111000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
111000000000000000000000011001000000000001010000000000
000000000000000000000011101101101010000010010000000010
110000000000001011100000001000000000000000000100000000
110000000000000011000000001001000000000010000000000000
000000000000000000000000010000000000000000000100000000
000000000000000000000010000011000000000010000000100000
000001000000000111000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000100000100000000000000000000000000000000100000010
000001000000000000000000000001000000000010000000000000
000000000000000000000010000000000000000000000100000000
000000000000000000000100000101000000000010000000000000
000001000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
.logic_tile 11 30
000000000000000000000111100101100001000001010000000000
000000000000000000000110000101001010000010010000100000
111000000000000000010000001011000000000001010010000000
000000000000000000000000001101101001000010010000000000
010000001110000101000000000000000000000000000000000000
010000000000000000100000000000000000000000000000000000
000000000000001011100000010000000000000000000000000000
000000000000000001100010000000000000000000000000000000
000000000001011000000000011000000000000000000100000000
000000000000100111000011110011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000001110000000000000000000000000000000000100000000
000000000000000000000000000011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
.logic_tile 12 30
000001000000001000000000000011111111001001000001000000
000000100000000011000011011001011011001010000000000000
111000000000001111000110000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
010000000000000000000011100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000010001001111101001001000000000010
000000000000000001000000001001011010001010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000000000000
000010000000000101100000000000000000000000000000000000
000000000000000000100011110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000011110001000000000010000000000000
.logic_tile 13 30
000000000001010000000000001111101110111001000001000000
000100000000100000000000000011001010111010000000000000
111010000000000000000010000000000000000000000000000000
000001000000000000000100000000000000000000000000000000
110000000000000011100000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000001000000000000000000001000000000000000000100000100
000000001010000000000000001001000000000010000000000000
000001000000000000010011000000000000000000000000000000
000000100000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010001101000010010000000000000000000000000000
000000000000100000000110101000000000000000000100000010
000000000001011101000100001011000000000010000000000000
000010100000001000000000000000000000000000000100000000
000000000100001101000000001011000000000010000000000100
.logic_tile 14 30
000000000000000000000000000000000000000000000100000001
000000001110000000000000000011000000000010000000000000
111000000001000000000000000000000000000000000100000000
000000000000100000000000001101000000000010000000000001
010000000001010000000010000000000000000000000000000000
110000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 15 30
000000000000001011000011000000000000000000000000000000
000010100000001111000010110000000000000000000000000000
111000000000001000000011000000000000000000000000000000
000000000000001111000011100000000000000000000000000000
010000000000000000000010000001000001000001010000000000
110000000000000000000011101001001000000010010000000000
000000100000001000000010100101100001000001010000000100
000001001000001111000100001001101010000010010000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001001011000000011000000000010
000000000000000000000000001001011011101011000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000010
000000000000000000000000001011000000000010000000000000
.logic_tile 16 30
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000100000010
000000000000000000000000000011000000000010000000000000
110000000000010000000000000000000000000000000100000100
110000000000000000000000001011000000000010000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000011000000000010000000000001
000001000000000001000111110000000000000000000101000000
000010100000000000000111010111000000000010000000000000
000000000000000011100000000000000000000000000100000000
000000000000000000000000001011000000000010000000100000
000000000000000011100010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 17 30
000000000000000000000000011101011110001001000000100000
000000001000000001000011010001101001001010000000000000
111001000000001000000000000000000000000000000000000000
000010000000000001000000000000000000000000000000000000
110000000000000000000111100000000000000000000000000000
010001000000000000000110010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000111000000010000000000000000000100000000
000001000000000000000011101101000000000010000000000000
000110100000010000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000001001100000000000000000000000000000000000100000000
000000100001000000000000000001000000000010000000000000
000000000000001000000000000000000000000000000100000000
000000000000001111000000000011000000000010000000000000
.logic_tile 18 30
000001000000100000000010010101111000010111110000000000
000010001001001111000010111101111000011011110000100000
111000000000000000000111101000000000000000000100000000
000000000000000000000100000011000000000010000001000000
110010100000000000000110001000000000000000000100000010
110011000000010000000000000101000000000010000000000000
000000000000001111000000010000000000000000000100000000
000000000001011111000010001001000000000010000000000000
000000000000000000000000000000000000000000000100000010
000000000000000111000000001001000000000010000000000000
000000000000000011100000000000000000000000000100000000
000000000000000000100000000111000000000010000000000000
000000000000011000000010000000000000000000000100000000
000000000000100011010000000011000000000010000000000000
000000000000000000000000001000000000000000000100000000
000000001010000000000000000101000000000010000000000000
.logic_tile 19 30
000000000000000000000000000001101111010111110000000000
000000000000001011000000000001111010011011110000100000
111000000000011111100110010001101101010111110000000000
000000000000001011000011011101111000011011110000000010
110000000000000000000000011000000000000000000100000000
110000000110000000000010000011000000000010000000000000
000000000001000111100000000000000000000000000100000001
000000000000000000000000001011000000000010000000000000
000000000000000000000111111000000000000000000100100000
000000000000000000000011100001000000000010000000000000
000010100001010000000000000000000000000000000100000000
000000000000100001000000000111000000000010000000000000
000000000000000000000111010000000000000000000000000000
000000000000001001000111100000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000001000000000111000000000010000000000000
.logic_tile 20 30
001011000000001001000111001001101111001001000000000000
000001100000000001000010001001101111001010000000000000
111000000000000101100011100001000000000000110000000100
000000000000000000000011001001001000000000010000000000
010000001110000000000111000000000000000000000000000000
010000001110000000000100000000000000000000000000000000
000000000000000000000000001101001101001001000000000000
000000000000000000000000000001111101001010000000000010
000000000000001011100000000000000000000000000000000000
000000000000001011000011110000000000000000000000000000
000000000000000000000111100000000000000000000100100000
000000000000000000000100000011000000000010000000000000
000000000001000000000000000000000000000000000100100000
000000000000001111000000000011000000000010000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
.logic_tile 21 30
000000000000000111100000000000000000000000000000000000
000000000000000000100010000000000000000000000000000000
111010100000000000000000001000000000000000000100000100
000000000000000000000000000011000000000010000000000000
010000000011010000000000000000000000000000000100000100
010000000000100000000000000111000000000010000000000000
000001000000010000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000101000000000000000000000000000000000000000
000000000001111011000000000000000000000000000000000000
000000000000000001000000000000000000000000000110000000
000000000000000000100000000001000000000010000000000000
000000001100000001000000000000000000000000000100000000
000000000000000000000000000011000000000010000000000001
000010000001010000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
.logic_tile 22 30
000010000000000111100000000000000000000000000000000000
000001000000000000100010000000000000000000000000000000
111000001000001111100000010001111000001001000000000010
000001000000000001100011001101011000001010000000000000
010000000000000000000000010000000000000000000100000000
010000000000001001000010000111000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000101000000000010000000000010
000010100000000111000000000000000000000000000100000000
000001000000001111000000000011000000000010000000000000
000000000000000000000000001000000000000000000100100000
000000000000000000000000000001000000000010000000000000
000001000001010001000111000000000000000000000100000010
000010100001110000000100001111000000000010000000000000
000001000000000000000000000000000000000000000110000000
000000100000000000000000000011000000000010000000000000
.logic_tile 23 30
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110100000000010000000000000000000000000000000000000000
110100000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000100000000
000000000000000000010000001011000000000010000000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 24 30
000010000000000000000110000000000000000000000000000000
000001000000001001000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001000000000000100101000000
000000000000000000000000000011001001000000000000000010
000000000000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramt_tile 25 30
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110010000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
.logic_tile 26 30
000000000000000001000000010000000000000000000100100000
000000000000000000000011111001000000000010000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000001000000000000000000000000000100000100
110000000000000000000000000101000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001001010000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000100000010
000000000000001011000000000001000000000010000000000000
000000000000000000000010001000000000000000000100000000
000000000000000000000000000011000000000010000001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 27 30
000000000000001011100111110000000000000000000000000000
000000000000000011100111110000000000000000000000000000
111000000000000000000000000000000000000000000100000100
000000000000000000000000000001000000000010000000000000
010000000000000000000000000000000000000000000100000000
010000000000000000000000000001000000000010000000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001001000000000010000000000010
.logic_tile 28 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000001100000010000000000000010000001000000
000000000000000000100010011101000000000000000000000000
010000000000001000000010011000000000000010000001000000
110000000000001001000010011101000000000000000000000000
000000000000000000000110000000000000000010000001000000
000000000000000000000100000101000000000000000000000000
000000000000000000000000011000000000000010000000100000
000000000000000000000010111001000000000000000000000000
000000000000000000000000001000000000000010000000100000
000000000000000000000000000001000000000000000000000000
000000000000000000000000000000000000000000000100100000
000000000000000000000000001011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 29 30
000000000000001001100110010000001000001100111100000000
000000000000000001000010000000001000110011000000010000
111000000000001001100110010000001000001100111100000000
000000000000000001000010000000001000110011000000000000
000000000000000000000000000000001000001100111100000000
000000000000000000000000000000001001110011000000000000
000000000000000000000000000000001000001100111100000000
000000000000000000000000000000001001110011000000000000
000000000000000000000000000000001001001100111100000000
000100000000000000000000000000001000110011000000000000
000000000000000000000000000000001001001100111100000001
000000000000000000000000000000001000110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001001110011000000000100
110000000000000000000000000000001001001100110100000000
000000000000000000000000000000001001110011000000000000
.logic_tile 30 30
000000000000000000000110000000000000000000001000000000
000000000000000000000111010000001001000000000000010000
000000000000000000000000000000000000000000001000000000
000000000000001011000011000000001001000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000001011000000000000001001000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000011010000001100000000000000000000
000000000000000111100000000000000001000000001000000000
000000000000000000000000000000001100000000000000000000
000000000000001000000000000000000001000000001000000000
000000000000000101000000000000001011000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001010000000000000000000
.logic_tile 31 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000010000000000000
000000000000000111000000000011000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 32 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
.io_tile 33 30
000000000000000000
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 31
000000000000001001100110010000001000001100111100000000
000000000000000001000010000000001000110011000000010000
111000000000000000000000000000001000001100111100000000
000010000000000000000000000000001000110011000000000000
000000000000000000000000000000001000001100111100000000
000000000000000000000000000000001001110011000000000000
000000000000000000000000000000001000001100110100000000
000000000000000000000000000000001001110011000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 3 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
110000001110000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000010000100000000
000000000000000000000000000001000000000000000100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 4 31
000000000000000111100000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
111000000000001000000110001001101111101100010000000010
000000000000000001000000001001001100101100100000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000100000000
000000000000000000000011100001000000000010000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000000000000
.logic_tile 5 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000010000100000000
000000000000000000000000000001000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000001000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
.logic_tile 6 31
000000000000000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
111000000000001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
010000000000000000000000001000000000000000000101000000
010000000000000000000000000011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000001000000000000000000001000000000000000000101000000
000000100000000000000000000001000000000010000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 7 31
000000000000000001000000010000000000000000000000000000
000000000000000000010011110000000000000000000000000000
111000000000000011000000000001101110111001000000000000
000000000000000000000010111101111000111010000010000000
010000000000000000000000010000000000000000000000000000
010000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000101000000
000000000000000000000000000001000000000010000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramb_tile 8 31
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 9 31
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000001000000000000000000100000100
110000000000000000000000000011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000001000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 10 31
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000001000000000000000000100000000
010000000000000000000000000011000000000010000000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100100000
000000000000000000000000001111000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
.logic_tile 11 31
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
111000000000000000000000000000000000000000000100000000
000000000000000000000000001011000000000010000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000001110000000111100000000000000000000000000000
000000000001110000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 12 31
000000000000001000000000000011101110101100010000000000
000000000000001101000011101101111110101100100000000000
111000000000000000000010000001001001111001000010000000
000000000000000000000100000101011110111010000000000000
110000000000000001000110000000000000000000000000000000
110100000000001011000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000011000000000010000000000000
000000000000000111100000001000000000000000000100000000
000000000000000000000000000011000000000010000000000000
000000000000000001000110001000000000000000000100000010
000010000000000001100000000011000000000010000000000000
000000000000000001000011100000000000000000000100000000
000000000000000000100010010101000000000010000000000010
000000000000000000000000001000000000000000000100000000
000000000000001001000000001001000000000010000000000000
.logic_tile 13 31
000000000000000001100000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
111000001110000000000011001011101100010111110000000000
000000000000000000000100001001111100011011110000000000
110000000000000011100000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000001000000000000011000000000000110000000100
000000000000001011000000000001001110000000010000000000
000000000000101111000000000000000000000000000000000000
000000000001000101000011100000000000000000000000000000
000000000000000000000000011000000000000000000100000000
000100000000000000000010100101000000000010000000000001
000000000000001000000111000000000000000000000100000010
000000001110000111000000000101000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 14 31
000000000000000011100110001001011100001001000000000000
000000000000000000100010000111111011001010000000000000
111000000000001111100000000101001011010111110000000010
000000000000000001100000001101011101011011110000000000
010000000000000011000010011011011100001001000000000010
010000000000000000100110110001111011001010000000000000
000000000000000111100000000000000000000000000100000000
000000000000000000000000000001000000000010000000000000
000000000000000011100111101000000000000000000100000000
000000000000000000000000001011000000000010000000000000
000000000000000000000111000000000000000000000100000000
000000000000000000000110010011000000000010000000000000
000010001000000000000000001000000000000000000100000000
000001000000000000000000000101000000000010000000000000
000000000000000001100000001000000000000000000100000000
000000000000000000000000000001000000000010000000000010
.logic_tile 15 31
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000100000000
010000000000000000000000000011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000001100000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000011000000000010000000000000
.logic_tile 16 31
000000000000000000000000000000000000000000000000000000
000000000000000000010011000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000010000000000000000000100000100
000000100000000000000011101001000000000010000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000101000000
000000000001000000000000001011000000000010000000000000
.logic_tile 17 31
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000001010000000000010001000000000000000000100000000
110000000000000000000000000101000000000010000000000001
000000000000000011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 18 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
110001000000000000010000000000000000000000000000000000
010000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000100000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000001
000000000000000000000000000001000000000010000000000000
.logic_tile 19 31
000000001100001000000000001000000000000000000110000000
000000000000001011000011100011000000000010000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000001000000000000000000100000000
000000000001000000000000001011000000000010000000000100
000000000000001000000111000000000000000000000000000000
000000000000000011000110000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000000100000
000000000000000000000000001000000000000000000100000001
000000000000000000000000001011000000000010000000000000
.logic_tile 20 31
000000000000000000000000001000000000000000000100000010
000000000000000000000011100101000000000010000000000000
111000000100000111100000001000000000000000000100000100
000000000000000000100000000011000000000010000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000001000000001000000000000000000100000000
000000000000000000000000000001000000000010000001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000001000000000000100000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
.logic_tile 21 31
000000000000000011100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000001110000000000000000000000000000000000000000000
110000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000000100000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000100000010
000000001110000000000000000011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 22 31
000000000000001000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000010000000111100000000000000000000000000000
110000000000100000000100000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 23 31
000000001000000001000110000000000000000000000000000000
000000000000000000100110000000000000000000000000000000
111000000000000000000010001101101010010111110000100000
000000000000000111010100001101001000011011110000000000
010000000000000001000000000000000000000000000000000000
010000000000000000100000000000000000000000000000000000
000000000000000001100000010000000000000000000100000000
000000000000000000000010001001000000000010000001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000100000000000000000000001001000000000010000000000000
000100000000100000000000001000000000000000000100000000
000100000000010000000000000001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 24 31
000000000000000000000000010000000000000000000000000000
000000000000000001000011000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000101000000
000000000000000000000000000011000000000010000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000010
000000000000000000000000000001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramb_tile 25 31
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000010000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 26 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000010000000000000000000000000000
000000000000000000000010110000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000011000000000000000000100000000
000000000000000000000011001001000000000010000000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 27 31
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000100110000000000000000000000000000000000000000000
010001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001011000000000010000000100000
.logic_tile 28 31
000000000000000111100000010000000000000010000001000000
000000000000000000100011010111000000000000000000000000
111000000000000000000000011001001101100000000000000000
000000000000000000000011110011101110000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100100000
000000000000000000000000000001000000000010000000000000
000000000000001000000000001000000000000000000100000000
000100000000000101000010011001000000000010000000100000
000000000000000011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
.logic_tile 29 31
000000000000010101000010100001001000000010000000000000
000000000000100101000010100001011001000000000000000000
000000000000000101000010100000000000000010000000000000
000000000000000101000010100101000000000000000000000000
000000000000000101000000000000000000000010000000000000
000000000000000101000010100101000000000000000000000000
000000000000000000000010100000000000000010000000000000
000000000000000101000000001001000000000000000000000000
000000000000000000000000001001111001000010000000000000
000000000000000000000000000001011001000000000000000000
000000000000000000000000000000000000000010000000000000
000000000000000000000000001101000000000000000000000000
000000000000000000000000001000000000000010000000000000
000000000000000000000000001101000000000000000000000000
000000000000000000000000001000000000000010000000000000
000000000000000000000000000101000000000000000000000000
.logic_tile 30 31
000000000000000101000110100000000000000000001000000000
000000000000000000100000000000001010000000000000010000
000000000000000000000000000000000000000000001000000000
000000000000000011000000000000001011000000000000000000
000000000000000101100000010000000001000000001000000000
000000000000000000000010100000001010000000000000000000
000000000000000101100110110000000000000000001000000000
000000000000000000000010100000001001000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001011000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001011000000000000000000
.logic_tile 31 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 32 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 33 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 32
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000001000000000000000000100000000
000000000000000000000000000101000000000010000100000000
.logic_tile 3 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 4 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 5 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000001011100000000001000100000000
000000000000000000000000000001100000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 6 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 7 32
000000000000001011100000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
111000000000001000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000011010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000001111101001001000000000010
000000000000000001100000001101001100001010000000000000
000000000000000000000111000000000000000000000100000000
000000000000000000000000000001000000000010000000000000
000000000000000000000000000000000000000000000100100000
000000000000000000000000000001000000000010000000000000
.ramt_tile 8 32
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000100000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 9 32
000000000000000111000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000111100000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000100000000
000000000000100000000000001001000000000010000001000000
000000000000000000000000000000000000000000000100100000
000000000000000000000000000001000000000010000000000000
.logic_tile 10 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 11 32
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
111000000000000111100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
010001000000000000000111000000000000000000000000000000
110000100000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000010
000000000000000000000000000001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 12 32
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 13 32
000000000000000000000000000000000000000000000100000000
000000000000000000000000001011000000000010000000000001
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 14 32
000000000000000011100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000011100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000010
000000000000000000000000000001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 15 32
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000001000000000000000000100000100
010000000000000000000000000011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 16 32
000000000000000101100010000000000000000000000000000000
000000000000000000100100000000000000000000000000000000
111000000000000000000000000101011000010111110000000100
000000000000000000000010010001011001011011110000000000
010000000000000011000111100000000000000000000100000000
110000000000000000100100000011000000000010000000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 17 32
000000000000000000000000000000000000000000000100000001
000000000000000000000011100101000000000010000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000001000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000111000000000000000000000000000000000000
000000100000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000100000010
000000000000000000000000000011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 18 32
000001000001000000000111100000000000000000000000000000
000010000010000000000100000000000000000000000000000000
111000000000000001000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000111000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000100
000000000000000000000000000001000000000010000000000000
000100000000000000000000010000000000000000000000000000
000100000000000000000011010000000000000000000000000000
000000000000000000000000000000000000000000000100000100
000000000000000000000000000101000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001001000000000010000000000010
.logic_tile 19 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000001010000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
110000000000000111000000000000000000000000000110000000
110000000000000000000000000101000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000010001000000000000000000100000000
000010100000000000000100000111000000000010000000000001
000000000000000011100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 20 32
000000000001000000000000011001111000001001000000100000
000000000000001001000011011101011000001010000000000000
111000000000000001100111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010001000000000000000000100000000
000000000000000000000000000111000000000010000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000001000000001011000000000010000000000000
.logic_tile 21 32
000000000000000000000000011101101100010111110000000000
000000000000000001000011110101111000011011110000000001
111000000000000000000000001000000000000000000101000000
000000000000000000000000000011000000000010000000000000
010000000000000000000000000000000000000000000110000000
010000000000000000000000000111000000000010000000000000
000000000000000001100000010000000000000000000100000010
000000000000000111000010000111000000000010000000000000
000000000000000111100111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000111000000000000000000000000000100000000
000000000000000000100010000011000000000010000000000000
000000000000000011100000001000000000000000000100000000
000000000000001111100000001011000000000010000000000000
000000000000000000000000001000000000000000000101000000
000000000000000000000000000101000000000010000000000000
.logic_tile 22 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000111000000000000000000000100000001
010000000000000000000000001101000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000010000000000000000000000000000
000001000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 23 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 24 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramt_tile 25 32
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 26 32
000000000000000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
111000000000001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
110000000000000000000000001000000000000000000100000000
110000000000000000000000000001000000000010000000000001
000000000000000000000000000000000000000000000100100000
000000000000000000000000000001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 27 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 28 32
000000000000001101000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001000000000011000000000100
000000000000000000000000000001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 29 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 30 32
000000000000000000000111000000001000111100000000000000
000000001000000000000000000000000000111100000001010000
000000000000000000000000000000000000000010000000000000
000000000000000000000000001001000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 31 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 32 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 33 32
000000000000000000
000000000001000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 1 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 2 33
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000011000000000
000000001000000000
000000000000000000
000000000000000000
000000000000010010
000000000000110000
000000000000000000
000000000000000001
000000000000000010
000000000000000000
.io_tile 3 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 4 33
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000010010
000000110000010000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 5 33
000000000000000000
000100000000000000
000000011000000000
000000001000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000010
000000000000110000
000000000000000000
000000000000000001
000000000000000010
000000000000000000
.io_tile 6 33
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000000010
000000000000000000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000011000
000000000000000000
000000000000000000
000000000000000000
.io_tile 7 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 8 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 9 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 10 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000100000
000000000000000000
000000000000000000
000000000000000000
.io_tile 11 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 12 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
.io_tile 13 33
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 14 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 15 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 16 33
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000001011000000100
000000001000000100
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 17 33
000000000000000000
000000000000000000
000000111000000000
000000000000000000
000000000000001100
000000000000000000
001000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 18 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 19 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
.io_tile 20 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 21 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 22 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 23 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
.io_tile 24 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
.io_tile 25 33
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 26 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 27 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 28 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 29 33
000000000000000000
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 30 33
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000110010
000000000000010000
000010000000000000
000011010000000001
000000000000000010
000000000000000000
.io_tile 31 33
000000000000000000
000000000000011000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 32 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.sym 1 $abc$41427$n884$2
.sym 2 $abc$41427$n5635$2
.sym 3 $abc$41427$n886$2
.sym 4 $abc$41427$n5633$2
.sym 5 $abc$41427$n143$2
.sym 6 $abc$41427$n5587$2
.sym 7 blink_simple_LED2.i_clk$2
.sym 8 $abc$41427$n5631$2
.sym 264 w_spi_master_tx_data_ready
.sym 269 spiMasterADC.SPI_Master_Inst.o_SPI_MOSI
.sym 292 $abc$41427$n829
.sym 295 r_adc_master_rx_buffer_1[9]
.sym 298 r_adc_master_rx_buffer_1[28]
.sym 405 $abc$41427$n756
.sym 406 $abc$41427$n821
.sym 407 $abc$41427$n759
.sym 411 r_spi_master_adc_rx_data[2]
.sym 412 r_spi_master_adc_rx_data[3]
.sym 522 $abc$41427$n805
.sym 524 $abc$41427$n632
.sym 525 $abc$41427$n811
.sym 526 spiMasterADC.SPI_Master_Inst.r_RX_Bit_Count[1]
.sym 634 $abc$41427$n800
.sym 635 $abc$41427$n797
.sym 636 r_adc_master_rx_buffer_1[19]
.sym 639 r_adc_master_rx_buffer_1[23]
.sym 640 r_adc_master_rx_buffer_1[16]
.sym 750 r_spi_master_adc_rx_data[15]
.sym 751 r_spi_master_adc_rx_data[10]
.sym 753 r_spi_master_adc_rx_data[9]
.sym 864 spiMasterADC.SPI_Master_Inst.o_RX_Byte[1]
.sym 975 $abc$41427$n642
.sym 978 $abc$41427$n646
.sym 982 spiMasterADC.SPI_Master_Inst.o_RX_Byte[2]
.sym 1091 $abc$41427$n666
.sym 1093 spiMasterADC.SPI_Master_Inst.o_RX_Byte[7]
.sym 1206 $abc$41427$n662
.sym 1209 spiMasterADC.SPI_Master_Inst.o_RX_Byte[6]
.sym 1320 $abc$41427$n658
.sym 1321 spiMasterADC.SPI_Master_Inst.o_RX_Byte[5]
.sym 1431 $abc$41427$n654
.sym 1433 spiMasterADC.SPI_Master_Inst.o_RX_Byte[4]
.sym 1545 r_spi_master_adc_rx_data[8]
.sym 1548 r_spi_master_adc_rx_data[12]
.sym 1660 r_adc_master_tx_buffer_2[33][7]
.sym 1665 r_adc_master_tx_buffer_2[35][2]
.sym 1742 blink_simple_LED2.i_clk
.sym 1774 $abc$41427$n3108
.sym 1775 r_adc_master_rx_buffer_1[2]
.sym 1776 r_adc_master_rx_buffer_1[14]
.sym 1777 r_adc_master_rx_buffer_1[3]
.sym 1779 r_adc_master_rx_buffer_1[15]
.sym 1856 $abc$41427$n5633
.sym 1862 PIN_8$2
.sym 2007 spiMasterCS.SPI_Master_Inst.r_SPI_Clk_Count[1]
.sym 2114 r_adc_master_tx_buffer_1[106][1]
.sym 2119 r_adc_master_tx_buffer_1[107][6]
.sym 2230 r_adc_master_tx_buffer_2[6][0]
.sym 2235 r_adc_master_tx_buffer_2[4][2]
.sym 2343 r_adc_master_tx_buffer_1[58][6]
.sym 2345 r_adc_master_tx_buffer_1[56][4]
.sym 2346 r_adc_master_tx_buffer_1[57][6]
.sym 2348 r_adc_master_tx_buffer_1[58][7]
.sym 2459 r_adc_master_tx_buffer_2[38][4]
.sym 2548 $undef
.sym 2573 $abc$41427$n1375
.sym 2574 r_adc_sample_delay[0]
.sym 2684 r_adc_sample_delay[4]
.sym 2686 r_adc_sample_delay[2]
.sym 2687 r_adc_sample_delay[1]
.sym 2688 r_adc_sample_delay[6]
.sym 2689 r_adc_sample_delay[3]
.sym 2690 r_adc_sample_delay[5]
.sym 2691 r_adc_sample_delay[7]
.sym 2800 $abc$41427$n1379
.sym 2801 $abc$41427$n1381
.sym 2802 $abc$41427$n1383
.sym 2803 $abc$41427$n1385
.sym 2804 $abc$41427$n1387
.sym 2805 $abc$41427$n1389
.sym 2912 r_adc_master_rx_buffer_1[12]
.sym 2914 blink_simple_LED2.r_clock_counter[0]
.sym 2919 r_adc_master_rx_buffer_1[6]
.sym 3028 blink_simple_LED2.r_clock_counter[2]
.sym 3029 blink_simple_LED2.r_clock_counter[3]
.sym 3030 blink_simple_LED2.r_clock_counter[4]
.sym 3031 blink_simple_LED2.r_clock_counter[5]
.sym 3032 blink_simple_LED2.r_clock_counter[6]
.sym 3033 blink_simple_LED2.r_clock_counter[7]
.sym 3113 spiMasterCS.r_CS_n
.sym 3118 spiMasterCS.SPI_Master_Inst.o_SPI_MOSI
.sym 3140 blink_simple_LED2.r_clock_counter[8]
.sym 3141 blink_simple_LED2.r_clock_counter[9]
.sym 3142 blink_simple_LED2.r_clock_counter[10]
.sym 3143 blink_simple_LED2.r_clock_counter[11]
.sym 3144 blink_simple_LED2.r_clock_counter[12]
.sym 3145 blink_simple_LED2.r_clock_counter[13]
.sym 3146 blink_simple_LED2.r_clock_counter[14]
.sym 3147 blink_simple_LED2.r_clock_counter[15]
.sym 3254 blink_simple_LED2.r_clock_counter[16]
.sym 3255 blink_simple_LED2.r_clock_counter[17]
.sym 3256 blink_simple_LED2.r_clock_counter[18]
.sym 3257 blink_simple_LED2.r_clock_counter[19]
.sym 3258 blink_simple_LED2.r_clock_counter[20]
.sym 3259 blink_simple_LED2.r_clock_counter[21]
.sym 3260 blink_simple_LED2.r_clock_counter[22]
.sym 3261 blink_simple_LED2.r_clock_counter[23]
.sym 3339 CLK$2
.sym 3368 blink_simple_LED2.r_clock_counter[24]
.sym 3369 blink_simple_LED2.r_clock_counter[25]
.sym 3370 blink_simple_LED2.r_clock_counter[26]
.sym 3371 blink_simple_LED2.r_clock_counter[27]
.sym 3890 r_adc_master_tx_buffer_2[6][2]
.sym 3891 r_adc_master_tx_buffer_2[7][0]
.sym 3894 r_adc_master_tx_buffer_2[7][2]
.sym 4059 $abc$41427$n767
.sym 4061 $abc$41427$n832
.sym 4062 $abc$41427$n5397
.sym 4065 r_adc_master_tx_buffer_2[112][7]
.sym 4285 r_adc_master_rx_buffer_1[2]
.sym 4286 $false
.sym 4287 $false
.sym 4288 $false
.sym 4303 r_adc_master_rx_buffer_1[9]
.sym 4304 r_spi_master_adc_rx_data[15]
.sym 4305 $abc$41427$n4675_1
.sym 4306 $abc$41427$n3279
.sym 4321 $abc$41427$n3279
.sym 4322 $abc$41427$n4675_1
.sym 4323 r_adc_master_rx_buffer_1[28]
.sym 4324 $false
.sym 4325 $true
.sym 4326 blink_simple_LED2.i_clk$2
.sym 4327 $false
.sym 4414 r_adc_master_rx_buffer_1[12]
.sym 4415 $false
.sym 4416 $false
.sym 4417 $false
.sym 4420 r_adc_master_rx_buffer_1[10]
.sym 4421 $false
.sym 4422 $false
.sym 4423 $false
.sym 4426 r_adc_master_rx_buffer_1[8]
.sym 4427 $false
.sym 4428 $false
.sym 4429 $false
.sym 4450 spiMasterADC.SPI_Master_Inst.o_RX_Byte[2]
.sym 4451 $false
.sym 4452 $false
.sym 4453 $false
.sym 4456 spiMasterADC.SPI_Master_Inst.o_RX_Byte[3]
.sym 4457 $false
.sym 4458 $false
.sym 4459 $false
.sym 4460 $abc$41427$n549
.sym 4461 blink_simple_LED2.i_clk$2
.sym 4462 $false
.sym 4567 r_adc_master_rx_buffer_1[23]
.sym 4568 $false
.sym 4569 $false
.sym 4570 $false
.sym 4579 spiMasterADC.SPI_Master_Inst.r_RX_Bit_Count[0]
.sym 4580 spiMasterADC.SPI_Master_Inst.r_Leading_Edge
.sym 4581 spiMasterADC.SPI_Master_Inst.o_TX_Ready
.sym 4582 $false
.sym 4585 r_adc_master_rx_buffer_1[19]
.sym 4586 $false
.sym 4587 $false
.sym 4588 $false
.sym 4591 spiMasterADC.SPI_Master_Inst.o_TX_Ready
.sym 4592 spiMasterADC.SPI_Master_Inst.r_RX_Bit_Count[1]
.sym 4593 $false
.sym 4594 $false
.sym 4595 $abc$41427$n632
.sym 4596 blink_simple_LED2.i_clk$2
.sym 4597 $abc$41427$n886$2
.sym 4690 r_adc_master_rx_buffer_1[26]
.sym 4691 $false
.sym 4692 $false
.sym 4693 $false
.sym 4696 r_adc_master_rx_buffer_1[28]
.sym 4697 $false
.sym 4698 $false
.sym 4699 $false
.sym 4702 $abc$41427$n3279
.sym 4703 $abc$41427$n4675_1
.sym 4704 r_adc_master_rx_buffer_1[19]
.sym 4705 $false
.sym 4720 $abc$41427$n3279
.sym 4721 $abc$41427$n4675_1
.sym 4722 r_adc_master_rx_buffer_1[23]
.sym 4723 $false
.sym 4726 r_adc_master_rx_buffer_1[16]
.sym 4727 r_spi_master_adc_rx_data[6]
.sym 4728 $abc$41427$n4675_1
.sym 4729 $abc$41427$n3279
.sym 4730 $true
.sym 4731 blink_simple_LED2.i_clk$2
.sym 4732 $false
.sym 4733 $abc$41427$n2679
.sym 4734 $abc$41427$n2680
.sym 4735 $abc$41427$n5048_1
.sym 4736 $abc$41427$n793
.sym 4737 $abc$41427$n2681
.sym 4738 r_adc_master_tx_buffer_1[94][0]
.sym 4740 r_adc_master_tx_buffer_1[95][0]
.sym 4837 spiMasterADC.SPI_Master_Inst.o_RX_Byte[7]
.sym 4838 $false
.sym 4839 $false
.sym 4840 $false
.sym 4843 spiMasterADC.SPI_Master_Inst.o_RX_Byte[2]
.sym 4844 $false
.sym 4845 $false
.sym 4846 $false
.sym 4855 spiMasterADC.SPI_Master_Inst.o_RX_Byte[1]
.sym 4856 $false
.sym 4857 $false
.sym 4858 $false
.sym 4865 $abc$41427$n558
.sym 4866 blink_simple_LED2.i_clk$2
.sym 4867 $false
.sym 4870 $abc$41427$n2684
.sym 4871 $abc$41427$n2683
.sym 4872 $abc$41427$n2682
.sym 4874 r_adc_master_tx_buffer_2[18][0]
.sym 4875 r_adc_master_tx_buffer_2[19][7]
.sym 4972 PIN_8$2
.sym 4973 $false
.sym 4974 $false
.sym 4975 $false
.sym 5000 $abc$41427$n642
.sym 5001 blink_simple_LED2.i_clk$2
.sym 5002 $abc$41427$n886$2
.sym 5006 $abc$41427$n2848
.sym 5008 spiMasterADC.SPI_Master_Inst.o_RX_Byte[0]
.sym 5089 spiMasterADC.SPI_Master_Inst.r_RX_Bit_Count[1]
.sym 5090 $abc$41427$n3308
.sym 5091 spiMasterADC.SPI_Master_Inst.r_RX_Bit_Count[0]
.sym 5092 $false
.sym 5107 spiMasterADC.SPI_Master_Inst.r_RX_Bit_Count[0]
.sym 5108 spiMasterADC.SPI_Master_Inst.r_RX_Bit_Count[1]
.sym 5109 $abc$41427$n3308
.sym 5110 $false
.sym 5131 PIN_8$2
.sym 5132 $false
.sym 5133 $false
.sym 5134 $false
.sym 5135 $abc$41427$n646
.sym 5136 blink_simple_LED2.i_clk$2
.sym 5137 $abc$41427$n886$2
.sym 5143 r_adc_master_tx_buffer_2[115][7]
.sym 5144 r_adc_master_tx_buffer_2[114][6]
.sym 5236 $abc$41427$n3313
.sym 5237 spiMasterADC.SPI_Master_Inst.r_RX_Bit_Count[1]
.sym 5238 spiMasterADC.SPI_Master_Inst.r_RX_Bit_Count[0]
.sym 5239 $false
.sym 5248 PIN_8$2
.sym 5249 $false
.sym 5250 $false
.sym 5251 $false
.sym 5270 $abc$41427$n666
.sym 5271 blink_simple_LED2.i_clk$2
.sym 5272 $abc$41427$n886$2
.sym 5274 r_adc_master_tx_buffer_1[100][1]
.sym 5278 r_adc_master_tx_buffer_1[103][3]
.sym 5279 r_adc_master_tx_buffer_1[101][1]
.sym 5377 spiMasterADC.SPI_Master_Inst.r_RX_Bit_Count[0]
.sym 5378 spiMasterADC.SPI_Master_Inst.r_RX_Bit_Count[1]
.sym 5379 $abc$41427$n3313
.sym 5380 $false
.sym 5395 PIN_8$2
.sym 5396 $false
.sym 5397 $false
.sym 5398 $false
.sym 5405 $abc$41427$n662
.sym 5406 blink_simple_LED2.i_clk$2
.sym 5407 $abc$41427$n886$2
.sym 5408 $abc$41427$n3308
.sym 5411 $abc$41427$n3313
.sym 5414 $abc$41427$n650
.sym 5415 r_adc_master_tx_buffer_2[59][6]
.sym 5512 spiMasterADC.SPI_Master_Inst.r_RX_Bit_Count[1]
.sym 5513 $abc$41427$n3313
.sym 5514 spiMasterADC.SPI_Master_Inst.r_RX_Bit_Count[0]
.sym 5515 $false
.sym 5518 PIN_8$2
.sym 5519 $false
.sym 5520 $false
.sym 5521 $false
.sym 5540 $abc$41427$n658
.sym 5541 blink_simple_LED2.i_clk$2
.sym 5542 $abc$41427$n886$2
.sym 5545 $abc$41427$n2853
.sym 5546 r_adc_master_tx_buffer_1[18][3]
.sym 5629 spiMasterADC.SPI_Master_Inst.r_RX_Bit_Count[1]
.sym 5630 spiMasterADC.SPI_Master_Inst.r_RX_Bit_Count[0]
.sym 5631 $abc$41427$n3313
.sym 5632 $false
.sym 5641 PIN_8$2
.sym 5642 $false
.sym 5643 $false
.sym 5644 $false
.sym 5675 $abc$41427$n654
.sym 5676 blink_simple_LED2.i_clk$2
.sym 5677 $abc$41427$n886$2
.sym 5679 r_spi_master_adc_rx_data[7]
.sym 5681 r_spi_master_adc_rx_data[0]
.sym 5683 r_spi_master_adc_rx_data[5]
.sym 5684 r_spi_master_adc_rx_data[6]
.sym 5685 r_spi_master_adc_rx_data[4]
.sym 5764 spiMasterADC.SPI_Master_Inst.o_RX_Byte[0]
.sym 5765 $false
.sym 5766 $false
.sym 5767 $false
.sym 5782 spiMasterADC.SPI_Master_Inst.o_RX_Byte[4]
.sym 5783 $false
.sym 5784 $false
.sym 5785 $false
.sym 5810 $abc$41427$n558
.sym 5811 blink_simple_LED2.i_clk$2
.sym 5812 $false
.sym 5815 r_spi_master_adc_rx_data[13]
.sym 5817 r_spi_master_adc_rx_data[11]
.sym 5818 r_spi_master_adc_rx_data[14]
.sym 5911 r_adc_master_rx_buffer_1[23]
.sym 5912 $false
.sym 5913 $false
.sym 5914 $false
.sym 5941 r_adc_master_rx_buffer_1[2]
.sym 5942 $false
.sym 5943 $false
.sym 5944 $false
.sym 5945 $abc$41427$n5566
.sym 5946 blink_simple_LED2.i_clk$2
.sym 5947 $false
.sym 5948 r_adc_master_tx_buffer_1[34][4]
.sym 5950 r_adc_master_tx_buffer_1[35][7]
.sym 5951 r_adc_master_tx_buffer_1[32][4]
.sym 5954 r_adc_master_tx_buffer_1[33][2]
.sym 5996 $true
.sym 6033 spiMasterCS.SPI_Master_Inst.r_SPI_Clk_Count[0]$2
.sym 6034 $false
.sym 6035 spiMasterCS.SPI_Master_Inst.r_SPI_Clk_Count[0]
.sym 6036 $false
.sym 6037 $false
.sym 6039 $auto$alumacc.cc:474:replace_alu$1675.C[2]
.sym 6041 $false
.sym 6042 spiMasterCS.SPI_Master_Inst.r_SPI_Clk_Count[1]
.sym 6046 $false
.sym 6047 $false
.sym 6048 spiMasterCS.SPI_Master_Inst.r_SPI_Clk_Count[2]
.sym 6049 $auto$alumacc.cc:474:replace_alu$1675.C[2]
.sym 6052 r_adc_master_rx_buffer_1[2]
.sym 6053 r_spi_master_adc_rx_data[8]
.sym 6054 $abc$41427$n4675_1
.sym 6055 $abc$41427$n3279
.sym 6058 r_adc_master_rx_buffer_1[14]
.sym 6059 r_spi_master_adc_rx_data[4]
.sym 6060 $abc$41427$n4675_1
.sym 6061 $abc$41427$n3279
.sym 6064 r_adc_master_rx_buffer_1[3]
.sym 6065 r_spi_master_adc_rx_data[9]
.sym 6066 $abc$41427$n4675_1
.sym 6067 $abc$41427$n3279
.sym 6076 r_adc_master_rx_buffer_1[15]
.sym 6077 r_spi_master_adc_rx_data[5]
.sym 6078 $abc$41427$n4675_1
.sym 6079 $abc$41427$n3279
.sym 6080 $true
.sym 6081 blink_simple_LED2.i_clk$2
.sym 6082 $false
.sym 6090 spiMasterCS.SPI_Master_Inst.r_TX_Bit_Count[1]
.sym 6218 $abc$41427$n683
.sym 6219 $abc$41427$n694
.sym 6222 $abc$41427$n693
.sym 6223 r_adc_master_rx_buffer_1[7]
.sym 6225 r_adc_master_rx_buffer_1[5]
.sym 6346 spiMasterCS.SPI_Master_Inst.r_SPI_Clk_Count[2]
.sym 6347 spiMasterCS.SPI_Master_Inst.r_SPI_Clk_Count[0]
.sym 6348 spiMasterCS.SPI_Master_Inst.r_SPI_Clk_Count[1]
.sym 6349 $false
.sym 6350 $abc$41427$n683
.sym 6351 blink_simple_LED2.i_clk$2
.sym 6352 $abc$41427$n884$2
.sym 6353 $abc$41427$n3104
.sym 6354 spiMasterCS.SPI_Master_Inst.r_SPI_Clk_Count[0]
.sym 6358 spiMasterCS.SPI_Master_Inst.r_SPI_Clk_Count[2]
.sym 6439 r_adc_master_rx_buffer_1[9]
.sym 6440 $false
.sym 6441 $false
.sym 6442 $false
.sym 6469 r_adc_master_rx_buffer_1[6]
.sym 6470 $false
.sym 6471 $false
.sym 6472 $false
.sym 6485 $abc$41427$n5545
.sym 6486 blink_simple_LED2.i_clk$2
.sym 6487 $false
.sym 6489 $abc$41427$n3131
.sym 6490 spiMasterCS.SPI_Master_Inst.r_TX_Bit_Count[0]
.sym 6491 spiMasterCS.SPI_Master_Inst.r_TX_Bit_Count[2]
.sym 6586 r_adc_master_rx_buffer_1[8]
.sym 6587 $false
.sym 6588 $false
.sym 6589 $false
.sym 6616 r_adc_master_rx_buffer_1[26]
.sym 6617 $false
.sym 6618 $false
.sym 6619 $false
.sym 6620 $abc$41427$n5557
.sym 6621 blink_simple_LED2.i_clk$2
.sym 6622 $false
.sym 6627 $abc$41427$n4347_1
.sym 6628 r_adc_master_tx_buffer_1[34][6]
.sym 6629 r_adc_master_tx_buffer_1[33][6]
.sym 6630 r_adc_master_tx_buffer_1[32][6]
.sym 6715 r_adc_master_rx_buffer_1[14]
.sym 6716 $false
.sym 6717 $false
.sym 6718 $false
.sym 6727 r_adc_master_rx_buffer_1[28]
.sym 6728 $false
.sym 6729 $false
.sym 6730 $false
.sym 6733 r_adc_master_rx_buffer_1[22]
.sym 6734 $false
.sym 6735 $false
.sym 6736 $false
.sym 6745 r_adc_master_rx_buffer_1[15]
.sym 6746 $false
.sym 6747 $false
.sym 6748 $false
.sym 6755 $abc$41427$n5513
.sym 6756 blink_simple_LED2.i_clk$2
.sym 6757 $false
.sym 6758 $abc$41427$n2914
.sym 6762 $abc$41427$n2915
.sym 6763 r_adc_master_conversion
.sym 6765 r_adc_master_rx_buffer_1[8]
.sym 6862 r_adc_master_rx_buffer_1[12]
.sym 6863 $false
.sym 6864 $false
.sym 6865 $false
.sym 6890 $abc$41427$n5567
.sym 6891 blink_simple_LED2.i_clk$2
.sym 6892 $false
.sym 6893 $abc$41427$n4170_1
.sym 6894 $abc$41427$n4610_1
.sym 6896 $abc$41427$n66
.sym 6897 $abc$41427$n3205
.sym 6898 r_adc_master_tx_buffer_1[59][5]
.sym 6900 r_adc_master_tx_buffer_1[58][5]
.sym 6997 $false
.sym 6998 $false
.sym 6999 r_adc_sample_delay[0]
.sym 7000 $false
.sym 7003 $abc$41427$n4610_1
.sym 7004 $abc$41427$n1375
.sym 7005 $false
.sym 7006 $false
.sym 7025 $abc$41427$n5632
.sym 7026 blink_simple_LED2.i_clk$2
.sym 7027 $false
.sym 7028 $abc$41427$n852
.sym 7029 $abc$41427$n69
.sym 7030 $abc$41427$n72
.sym 7031 $abc$41427$n5402
.sym 7032 $abc$41427$n63
.sym 7033 $abc$41427$n62
.sym 7034 $abc$41427$n65
.sym 7035 r_adc_master_tx_buffer_2[39][2]
.sym 7114 $abc$41427$n4610_1
.sym 7115 $abc$41427$n1383
.sym 7116 $false
.sym 7117 $false
.sym 7126 $abc$41427$n4610_1
.sym 7127 $abc$41427$n1379
.sym 7128 $false
.sym 7129 $false
.sym 7132 r_adc_sample_delay[1]
.sym 7133 r_adc_sample_delay[0]
.sym 7134 $abc$41427$n4610_1
.sym 7135 $false
.sym 7138 $abc$41427$n4610_1
.sym 7139 $abc$41427$n1387
.sym 7140 $false
.sym 7141 $false
.sym 7144 $abc$41427$n4610_1
.sym 7145 $abc$41427$n1381
.sym 7146 $false
.sym 7147 $false
.sym 7150 $abc$41427$n4610_1
.sym 7151 $abc$41427$n1385
.sym 7152 $false
.sym 7153 $false
.sym 7156 $abc$41427$n4610_1
.sym 7157 $abc$41427$n1389
.sym 7158 $false
.sym 7159 $false
.sym 7160 $abc$41427$n5632
.sym 7161 blink_simple_LED2.i_clk$2
.sym 7162 $false
.sym 7163 $abc$41427$n3207
.sym 7164 $abc$41427$n4613_1
.sym 7165 $abc$41427$n4611_1
.sym 7166 $abc$41427$n4612_1
.sym 7167 $abc$41427$n3206
.sym 7168 $abc$41427$n3208
.sym 7169 r_adc_master_rx_buffer_1[17]
.sym 7170 r_adc_master_rx_buffer_1[10]
.sym 7211 $true
.sym 7248 r_adc_sample_delay[0]$2
.sym 7249 $false
.sym 7250 r_adc_sample_delay[0]
.sym 7251 $false
.sym 7252 $false
.sym 7254 $auto$alumacc.cc:474:replace_alu$1627.C[2]
.sym 7256 $false
.sym 7257 r_adc_sample_delay[1]
.sym 7260 $auto$alumacc.cc:474:replace_alu$1627.C[3]
.sym 7261 $false
.sym 7262 $false
.sym 7263 r_adc_sample_delay[2]
.sym 7264 $auto$alumacc.cc:474:replace_alu$1627.C[2]
.sym 7266 $auto$alumacc.cc:474:replace_alu$1627.C[4]
.sym 7267 $false
.sym 7268 $false
.sym 7269 r_adc_sample_delay[3]
.sym 7270 $auto$alumacc.cc:474:replace_alu$1627.C[3]
.sym 7272 $auto$alumacc.cc:474:replace_alu$1627.C[5]
.sym 7273 $false
.sym 7274 $false
.sym 7275 r_adc_sample_delay[4]
.sym 7276 $auto$alumacc.cc:474:replace_alu$1627.C[4]
.sym 7278 $auto$alumacc.cc:474:replace_alu$1627.C[6]
.sym 7279 $false
.sym 7280 $false
.sym 7281 r_adc_sample_delay[5]
.sym 7282 $auto$alumacc.cc:474:replace_alu$1627.C[5]
.sym 7284 $auto$alumacc.cc:474:replace_alu$1627.C[7]
.sym 7285 $false
.sym 7286 $false
.sym 7287 r_adc_sample_delay[6]
.sym 7288 $auto$alumacc.cc:474:replace_alu$1627.C[6]
.sym 7291 $false
.sym 7292 $false
.sym 7293 r_adc_sample_delay[7]
.sym 7294 $auto$alumacc.cc:474:replace_alu$1627.C[7]
.sym 7298 $abc$41427$n2916
.sym 7300 r_adc_master_tx_buffer_2[38][2]
.sym 7301 r_adc_master_tx_buffer_2[36][2]
.sym 7384 r_adc_master_rx_buffer_1[12]
.sym 7385 r_spi_master_adc_rx_data[2]
.sym 7386 $abc$41427$n4675_1
.sym 7387 $abc$41427$n3279
.sym 7396 $false
.sym 7397 $false
.sym 7398 blink_simple_LED2.r_clock_counter[0]
.sym 7399 $false
.sym 7426 r_adc_master_rx_buffer_1[6]
.sym 7427 r_spi_master_adc_rx_data[12]
.sym 7428 $abc$41427$n4675_1
.sym 7429 $abc$41427$n3279
.sym 7430 $true
.sym 7431 blink_simple_LED2.i_clk$2
.sym 7432 $false
.sym 7437 blink_simple_LED2.r_clock_counter[1]
.sym 7481 $true
.sym 7518 blink_simple_LED2.r_clock_counter[0]$2
.sym 7519 $false
.sym 7520 blink_simple_LED2.r_clock_counter[0]
.sym 7521 $false
.sym 7522 $false
.sym 7524 $auto$alumacc.cc:474:replace_alu$1645.C[2]
.sym 7526 $false
.sym 7527 blink_simple_LED2.r_clock_counter[1]
.sym 7530 $auto$alumacc.cc:474:replace_alu$1645.C[3]
.sym 7531 $false
.sym 7532 $false
.sym 7533 blink_simple_LED2.r_clock_counter[2]
.sym 7534 $auto$alumacc.cc:474:replace_alu$1645.C[2]
.sym 7536 $auto$alumacc.cc:474:replace_alu$1645.C[4]
.sym 7537 $false
.sym 7538 $false
.sym 7539 blink_simple_LED2.r_clock_counter[3]
.sym 7540 $auto$alumacc.cc:474:replace_alu$1645.C[3]
.sym 7542 $auto$alumacc.cc:474:replace_alu$1645.C[5]
.sym 7543 $false
.sym 7544 $false
.sym 7545 blink_simple_LED2.r_clock_counter[4]
.sym 7546 $auto$alumacc.cc:474:replace_alu$1645.C[4]
.sym 7548 $auto$alumacc.cc:474:replace_alu$1645.C[6]
.sym 7549 $false
.sym 7550 $false
.sym 7551 blink_simple_LED2.r_clock_counter[5]
.sym 7552 $auto$alumacc.cc:474:replace_alu$1645.C[5]
.sym 7554 $auto$alumacc.cc:474:replace_alu$1645.C[7]
.sym 7555 $false
.sym 7556 $false
.sym 7557 blink_simple_LED2.r_clock_counter[6]
.sym 7558 $auto$alumacc.cc:474:replace_alu$1645.C[6]
.sym 7560 $auto$alumacc.cc:474:replace_alu$1645.C[8]
.sym 7561 $false
.sym 7562 $false
.sym 7563 blink_simple_LED2.r_clock_counter[7]
.sym 7564 $auto$alumacc.cc:474:replace_alu$1645.C[7]
.sym 7565 $true
.sym 7566 blink_simple_LED2.i_clk$2
.sym 7567 $false
.sym 7575 r_adc_master_tx_buffer_2[34][2]
.sym 7616 $auto$alumacc.cc:474:replace_alu$1645.C[8]
.sym 7653 $auto$alumacc.cc:474:replace_alu$1645.C[9]
.sym 7654 $false
.sym 7655 $false
.sym 7656 blink_simple_LED2.r_clock_counter[8]
.sym 7657 $auto$alumacc.cc:474:replace_alu$1645.C[8]
.sym 7659 $auto$alumacc.cc:474:replace_alu$1645.C[10]
.sym 7660 $false
.sym 7661 $false
.sym 7662 blink_simple_LED2.r_clock_counter[9]
.sym 7663 $auto$alumacc.cc:474:replace_alu$1645.C[9]
.sym 7665 $auto$alumacc.cc:474:replace_alu$1645.C[11]
.sym 7666 $false
.sym 7667 $false
.sym 7668 blink_simple_LED2.r_clock_counter[10]
.sym 7669 $auto$alumacc.cc:474:replace_alu$1645.C[10]
.sym 7671 $auto$alumacc.cc:474:replace_alu$1645.C[12]
.sym 7672 $false
.sym 7673 $false
.sym 7674 blink_simple_LED2.r_clock_counter[11]
.sym 7675 $auto$alumacc.cc:474:replace_alu$1645.C[11]
.sym 7677 $auto$alumacc.cc:474:replace_alu$1645.C[13]
.sym 7678 $false
.sym 7679 $false
.sym 7680 blink_simple_LED2.r_clock_counter[12]
.sym 7681 $auto$alumacc.cc:474:replace_alu$1645.C[12]
.sym 7683 $auto$alumacc.cc:474:replace_alu$1645.C[14]
.sym 7684 $false
.sym 7685 $false
.sym 7686 blink_simple_LED2.r_clock_counter[13]
.sym 7687 $auto$alumacc.cc:474:replace_alu$1645.C[13]
.sym 7689 $auto$alumacc.cc:474:replace_alu$1645.C[15]
.sym 7690 $false
.sym 7691 $false
.sym 7692 blink_simple_LED2.r_clock_counter[14]
.sym 7693 $auto$alumacc.cc:474:replace_alu$1645.C[14]
.sym 7695 $auto$alumacc.cc:474:replace_alu$1645.C[16]
.sym 7696 $false
.sym 7697 $false
.sym 7698 blink_simple_LED2.r_clock_counter[15]
.sym 7699 $auto$alumacc.cc:474:replace_alu$1645.C[15]
.sym 7700 $true
.sym 7701 blink_simple_LED2.i_clk$2
.sym 7702 $false
.sym 7751 $auto$alumacc.cc:474:replace_alu$1645.C[16]
.sym 7788 $auto$alumacc.cc:474:replace_alu$1645.C[17]
.sym 7789 $false
.sym 7790 $false
.sym 7791 blink_simple_LED2.r_clock_counter[16]
.sym 7792 $auto$alumacc.cc:474:replace_alu$1645.C[16]
.sym 7794 $auto$alumacc.cc:474:replace_alu$1645.C[18]
.sym 7795 $false
.sym 7796 $false
.sym 7797 blink_simple_LED2.r_clock_counter[17]
.sym 7798 $auto$alumacc.cc:474:replace_alu$1645.C[17]
.sym 7800 $auto$alumacc.cc:474:replace_alu$1645.C[19]
.sym 7801 $false
.sym 7802 $false
.sym 7803 blink_simple_LED2.r_clock_counter[18]
.sym 7804 $auto$alumacc.cc:474:replace_alu$1645.C[18]
.sym 7806 $auto$alumacc.cc:474:replace_alu$1645.C[20]
.sym 7807 $false
.sym 7808 $false
.sym 7809 blink_simple_LED2.r_clock_counter[19]
.sym 7810 $auto$alumacc.cc:474:replace_alu$1645.C[19]
.sym 7812 $auto$alumacc.cc:474:replace_alu$1645.C[21]
.sym 7813 $false
.sym 7814 $false
.sym 7815 blink_simple_LED2.r_clock_counter[20]
.sym 7816 $auto$alumacc.cc:474:replace_alu$1645.C[20]
.sym 7818 $auto$alumacc.cc:474:replace_alu$1645.C[22]
.sym 7819 $false
.sym 7820 $false
.sym 7821 blink_simple_LED2.r_clock_counter[21]
.sym 7822 $auto$alumacc.cc:474:replace_alu$1645.C[21]
.sym 7824 $auto$alumacc.cc:474:replace_alu$1645.C[23]
.sym 7825 $false
.sym 7826 $false
.sym 7827 blink_simple_LED2.r_clock_counter[22]
.sym 7828 $auto$alumacc.cc:474:replace_alu$1645.C[22]
.sym 7830 $auto$alumacc.cc:474:replace_alu$1645.C[24]
.sym 7831 $false
.sym 7832 $false
.sym 7833 blink_simple_LED2.r_clock_counter[23]
.sym 7834 $auto$alumacc.cc:474:replace_alu$1645.C[23]
.sym 7835 $true
.sym 7836 blink_simple_LED2.i_clk$2
.sym 7837 $false
.sym 7886 $auto$alumacc.cc:474:replace_alu$1645.C[24]
.sym 7923 $auto$alumacc.cc:474:replace_alu$1645.C[25]
.sym 7924 $false
.sym 7925 $false
.sym 7926 blink_simple_LED2.r_clock_counter[24]
.sym 7927 $auto$alumacc.cc:474:replace_alu$1645.C[24]
.sym 7929 $auto$alumacc.cc:474:replace_alu$1645.C[26]
.sym 7930 $false
.sym 7931 $false
.sym 7932 blink_simple_LED2.r_clock_counter[25]
.sym 7933 $auto$alumacc.cc:474:replace_alu$1645.C[25]
.sym 7935 $auto$alumacc.cc:474:replace_alu$1645.C[27]
.sym 7936 $false
.sym 7937 $false
.sym 7938 blink_simple_LED2.r_clock_counter[26]
.sym 7939 $auto$alumacc.cc:474:replace_alu$1645.C[26]
.sym 7942 $false
.sym 7943 $false
.sym 7944 blink_simple_LED2.r_clock_counter[27]
.sym 7945 $auto$alumacc.cc:474:replace_alu$1645.C[27]
.sym 7970 $true
.sym 7971 blink_simple_LED2.i_clk$2
.sym 7972 $false
.sym 7980 spiMasterCS.SPI_Master_Inst.o_SPI_Clk
.sym 8349 $abc$41427$n2883
.sym 8350 $abc$41427$n3353
.sym 8351 $abc$41427$n2885
.sym 8352 $abc$41427$n2884
.sym 8353 r_adc_master_tx_buffer_2[3][2]
.sym 8354 r_adc_master_tx_buffer_2[3][0]
.sym 8355 r_adc_master_tx_buffer_2[2][2]
.sym 8477 r_adc_master_rx_buffer_1[10]
.sym 8478 $false
.sym 8479 $false
.sym 8480 $false
.sym 8483 r_adc_master_rx_buffer_1[0]
.sym 8484 $false
.sym 8485 $false
.sym 8486 $false
.sym 8501 r_adc_master_rx_buffer_1[2]
.sym 8502 $false
.sym 8503 $false
.sym 8504 $false
.sym 8505 $abc$41427$n5557
.sym 8506 blink_simple_LED2.i_clk$2
.sym 8507 $false
.sym 8511 $abc$41427$n827
.sym 8512 $abc$41427$n3584
.sym 8513 r_adc_master_tx_buffer_1[77][1]
.sym 8515 r_adc_master_tx_buffer_1[76][1]
.sym 8588 r_adc_master_rx_buffer_1[3]
.sym 8589 $false
.sym 8590 $false
.sym 8591 $false
.sym 8600 r_adc_master_rx_buffer_1[0]
.sym 8601 $false
.sym 8602 $false
.sym 8603 $false
.sym 8606 r_adc_master_rx_buffer_1[5]
.sym 8607 $false
.sym 8608 $false
.sym 8609 $false
.sym 8624 r_adc_master_rx_buffer_1[31]
.sym 8625 $false
.sym 8626 $false
.sym 8627 $false
.sym 8628 $abc$41427$n5586
.sym 8629 blink_simple_LED2.i_clk$2
.sym 8630 $false
.sym 8667 $true
.sym 8704 $abc$41427$n832$2
.sym 8705 $false
.sym 8706 $abc$41427$n832
.sym 8707 $false
.sym 8708 $false
.sym 8710 $auto$alumacc.cc:474:replace_alu$1572.C[2]
.sym 8712 $false
.sym 8713 $abc$41427$n831
.sym 8716 $auto$alumacc.cc:474:replace_alu$1572.C[3]
.sym 8718 $true$2
.sym 8719 $abc$41427$n829
.sym 8722 $auto$alumacc.cc:474:replace_alu$1572.C[4]
.sym 8724 $false
.sym 8725 $abc$41427$n767
.sym 8728 $auto$alumacc.cc:474:replace_alu$1572.C[5]
.sym 8730 $true$2
.sym 8731 $abc$41427$n827
.sym 8734 $auto$alumacc.cc:474:replace_alu$1572.C[6]
.sym 8736 $true$2
.sym 8737 $abc$41427$n5397
.sym 8740 $auto$alumacc.cc:474:replace_alu$1572.C[7]
.sym 8742 $false
.sym 8743 $abc$41427$n762
.sym 8746 $auto$alumacc.cc:474:replace_alu$1572.C[8]
.sym 8748 $false
.sym 8749 $abc$41427$n761
.sym 8790 $auto$alumacc.cc:474:replace_alu$1572.C[8]
.sym 8827 $auto$alumacc.cc:474:replace_alu$1572.C[9]
.sym 8829 $false
.sym 8830 $abc$41427$n759
.sym 8833 $auto$alumacc.cc:474:replace_alu$1572.C[10]
.sym 8835 $false
.sym 8836 $abc$41427$n758
.sym 8839 $auto$alumacc.cc:474:replace_alu$1572.C[11]
.sym 8841 $false
.sym 8842 $abc$41427$n821
.sym 8845 $auto$alumacc.cc:474:replace_alu$1572.C[12]
.sym 8847 $true$2
.sym 8848 $abc$41427$n5398
.sym 8851 $auto$alumacc.cc:474:replace_alu$1572.C[13]
.sym 8853 $false
.sym 8854 $abc$41427$n756
.sym 8857 $auto$alumacc.cc:474:replace_alu$1572.C[14]
.sym 8859 $false
.sym 8860 $abc$41427$n755
.sym 8863 $auto$alumacc.cc:474:replace_alu$1572.C[15]
.sym 8865 $false
.sym 8866 $abc$41427$n753
.sym 8869 $auto$alumacc.cc:474:replace_alu$1572.C[16]
.sym 8871 $false
.sym 8872 $abc$41427$n752
.sym 8913 $auto$alumacc.cc:474:replace_alu$1572.C[16]
.sym 8950 $auto$alumacc.cc:474:replace_alu$1572.C[17]
.sym 8952 $false
.sym 8953 $abc$41427$n750
.sym 8956 $auto$alumacc.cc:474:replace_alu$1572.C[18]
.sym 8958 $false
.sym 8959 $abc$41427$n749
.sym 8962 $auto$alumacc.cc:474:replace_alu$1572.C[19]
.sym 8964 $false
.sym 8965 $abc$41427$n812
.sym 8968 $auto$alumacc.cc:474:replace_alu$1572.C[20]
.sym 8970 $false
.sym 8971 $abc$41427$n811
.sym 8974 $auto$alumacc.cc:474:replace_alu$1572.C[21]
.sym 8976 $false
.sym 8977 $abc$41427$n809
.sym 8980 $auto$alumacc.cc:474:replace_alu$1572.C[22]
.sym 8982 $false
.sym 8983 $abc$41427$n808
.sym 8986 $auto$alumacc.cc:474:replace_alu$1572.C[23]
.sym 8988 $false
.sym 8989 $abc$41427$n806
.sym 8992 $auto$alumacc.cc:474:replace_alu$1572.C[24]
.sym 8994 $false
.sym 8995 $abc$41427$n805
.sym 9036 $auto$alumacc.cc:474:replace_alu$1572.C[24]
.sym 9073 $auto$alumacc.cc:474:replace_alu$1572.C[25]
.sym 9075 $false
.sym 9076 $abc$41427$n803
.sym 9079 $auto$alumacc.cc:474:replace_alu$1572.C[26]
.sym 9081 $false
.sym 9082 $abc$41427$n802
.sym 9085 $auto$alumacc.cc:474:replace_alu$1572.C[27]
.sym 9087 $false
.sym 9088 $abc$41427$n800
.sym 9091 $auto$alumacc.cc:474:replace_alu$1572.C[28]
.sym 9093 $false
.sym 9094 $abc$41427$n799
.sym 9097 $auto$alumacc.cc:474:replace_alu$1572.C[29]
.sym 9099 $false
.sym 9100 $abc$41427$n797
.sym 9103 $auto$alumacc.cc:474:replace_alu$1572.C[30]
.sym 9105 $false
.sym 9106 $abc$41427$n796
.sym 9109 $auto$alumacc.cc:474:replace_alu$1572.C[31]
.sym 9111 $false
.sym 9112 $abc$41427$n794
.sym 9115 $abc$41427$n5468
.sym 9117 $false
.sym 9118 $abc$41427$n793
.sym 9123 $abc$41427$n2664
.sym 9124 $abc$41427$n803
.sym 9125 $abc$41427$n2671
.sym 9126 $abc$41427$n2670
.sym 9127 $abc$41427$n802
.sym 9128 $abc$41427$n794
.sym 9129 r_adc_master_tx_buffer_1[79][3]
.sym 9130 r_adc_master_tx_buffer_1[77][7]
.sym 9197 $abc$41427$n2665
.sym 9198 $abc$41427$n2680
.sym 9199 $abc$41427$n2682
.sym 9200 $abc$41427$n5468
.sym 9203 r_adc_master_rx_buffer_1[7]
.sym 9204 r_adc_master_rx_buffer_1[5]
.sym 9205 $abc$41427$n2681
.sym 9206 $false
.sym 9209 r_adc_master_tx_buffer_1[94][0]
.sym 9210 r_adc_master_tx_buffer_1[95][0]
.sym 9211 r_spi_master_tx_counter[0]
.sym 9212 $false
.sym 9215 r_adc_master_rx_buffer_1[31]
.sym 9216 $false
.sym 9217 $false
.sym 9218 $false
.sym 9221 r_adc_master_rx_buffer_1[6]
.sym 9222 r_adc_master_rx_buffer_1[8]
.sym 9223 r_adc_master_rx_buffer_1[2]
.sym 9224 r_adc_master_rx_buffer_1[4]
.sym 9227 r_adc_master_rx_buffer_1[8]
.sym 9228 $false
.sym 9229 $false
.sym 9230 $false
.sym 9239 r_adc_master_rx_buffer_1[0]
.sym 9240 $false
.sym 9241 $false
.sym 9242 $false
.sym 9243 $abc$41427$n5536
.sym 9244 blink_simple_LED2.i_clk$2
.sym 9245 $false
.sym 9246 $abc$41427$n2673
.sym 9247 $abc$41427$n2674
.sym 9249 $abc$41427$n2672
.sym 9251 $abc$41427$n2675
.sym 9252 r_adc_master_tx_buffer_1[59][6]
.sym 9253 r_adc_master_tx_buffer_1[58][4]
.sym 9332 r_adc_master_rx_buffer_1[9]
.sym 9333 r_adc_master_rx_buffer_1[12]
.sym 9334 r_adc_master_rx_buffer_1[13]
.sym 9335 r_adc_master_rx_buffer_1[14]
.sym 9338 r_adc_master_rx_buffer_1[15]
.sym 9339 r_adc_master_rx_buffer_1[16]
.sym 9340 r_adc_master_rx_buffer_1[17]
.sym 9341 $false
.sym 9344 $abc$41427$n2673
.sym 9345 $abc$41427$n2683
.sym 9346 $abc$41427$n2684
.sym 9347 $false
.sym 9356 r_adc_master_rx_buffer_1[8]
.sym 9357 $false
.sym 9358 $false
.sym 9359 $false
.sym 9362 r_adc_master_rx_buffer_1[7]
.sym 9363 $false
.sym 9364 $false
.sym 9365 $false
.sym 9366 $abc$41427$n5561
.sym 9367 blink_simple_LED2.i_clk$2
.sym 9368 $false
.sym 9369 $abc$41427$n2668
.sym 9370 $abc$41427$n2666
.sym 9372 $abc$41427$n2665
.sym 9373 $abc$41427$n2669
.sym 9374 $abc$41427$n2667
.sym 9376 r_adc_master_tx_buffer_2[82][5]
.sym 9461 spiMasterADC.SPI_Master_Inst.r_RX_Bit_Count[1]
.sym 9462 spiMasterADC.SPI_Master_Inst.r_RX_Bit_Count[0]
.sym 9463 $abc$41427$n3308
.sym 9464 $false
.sym 9473 PIN_8$2
.sym 9474 $false
.sym 9475 $false
.sym 9476 $false
.sym 9489 $abc$41427$n2848
.sym 9490 blink_simple_LED2.i_clk$2
.sym 9491 $abc$41427$n886$2
.sym 9492 $abc$41427$n4575_1
.sym 9499 r_adc_master_tx_buffer_1[99][7]
.sym 9596 r_adc_master_rx_buffer_1[7]
.sym 9597 $false
.sym 9598 $false
.sym 9599 $false
.sym 9602 r_adc_master_rx_buffer_1[14]
.sym 9603 $false
.sym 9604 $false
.sym 9605 $false
.sym 9612 $abc$41427$n5586
.sym 9613 blink_simple_LED2.i_clk$2
.sym 9614 $false
.sym 9615 $abc$41427$n3557
.sym 9617 $abc$41427$n3555
.sym 9618 $abc$41427$n3556
.sym 9620 r_adc_master_tx_buffer_1[96][1]
.sym 9621 r_adc_master_tx_buffer_1[97][1]
.sym 9695 r_adc_master_rx_buffer_1[25]
.sym 9696 $false
.sym 9697 $false
.sym 9698 $false
.sym 9719 r_adc_master_rx_buffer_1[3]
.sym 9720 $false
.sym 9721 $false
.sym 9722 $false
.sym 9725 r_adc_master_rx_buffer_1[17]
.sym 9726 $false
.sym 9727 $false
.sym 9728 $false
.sym 9735 $abc$41427$n5542
.sym 9736 blink_simple_LED2.i_clk$2
.sym 9737 $false
.sym 9738 r_adc_master_tx_buffer_2[65][4]
.sym 9739 r_adc_master_tx_buffer_2[64][7]
.sym 9740 r_adc_master_tx_buffer_2[65][1]
.sym 9741 r_adc_master_tx_buffer_2[64][3]
.sym 9745 r_adc_master_tx_buffer_2[67][2]
.sym 9812 spiMasterADC.SPI_Master_Inst.r_RX_Bit_Count[2]
.sym 9813 spiMasterADC.SPI_Master_Inst.o_TX_Ready
.sym 9814 spiMasterADC.SPI_Master_Inst.r_Leading_Edge
.sym 9815 $false
.sym 9830 spiMasterADC.SPI_Master_Inst.o_TX_Ready
.sym 9831 spiMasterADC.SPI_Master_Inst.r_RX_Bit_Count[2]
.sym 9832 spiMasterADC.SPI_Master_Inst.r_Leading_Edge
.sym 9833 $false
.sym 9848 $abc$41427$n3308
.sym 9849 spiMasterADC.SPI_Master_Inst.r_RX_Bit_Count[1]
.sym 9850 spiMasterADC.SPI_Master_Inst.r_RX_Bit_Count[0]
.sym 9851 $false
.sym 9854 r_adc_master_rx_buffer_1[6]
.sym 9855 $false
.sym 9856 $false
.sym 9857 $false
.sym 9858 $abc$41427$n5572
.sym 9859 blink_simple_LED2.i_clk$2
.sym 9860 $false
.sym 9866 r_adc_master_tx_buffer_2[5][3]
.sym 9867 r_adc_master_tx_buffer_2[4][6]
.sym 9897 $true
.sym 9934 spiMasterADC.SPI_Master_Inst.r_RX_Bit_Count[0]$2
.sym 9935 $false
.sym 9936 spiMasterADC.SPI_Master_Inst.r_RX_Bit_Count[0]
.sym 9937 $false
.sym 9938 $false
.sym 9940 $auto$alumacc.cc:474:replace_alu$1666.C[2]
.sym 9942 spiMasterADC.SPI_Master_Inst.r_RX_Bit_Count[1]
.sym 9943 $true$2
.sym 9947 $false
.sym 9948 spiMasterADC.SPI_Master_Inst.r_RX_Bit_Count[2]
.sym 9949 $false
.sym 9950 $auto$alumacc.cc:474:replace_alu$1666.C[2]
.sym 9953 r_adc_master_rx_buffer_1[11]
.sym 9954 $false
.sym 9955 $false
.sym 9956 $false
.sym 9981 $abc$41427$n5635$2
.sym 9982 blink_simple_LED2.i_clk$2
.sym 9983 $false
.sym 9984 $abc$41427$n4369_1
.sym 9985 $abc$41427$n4335_1
.sym 9987 $abc$41427$n4336_1
.sym 9988 r_adc_master_tx_buffer_1[106][6]
.sym 9989 r_adc_master_tx_buffer_1[104][6]
.sym 9990 r_adc_master_tx_buffer_1[105][6]
.sym 10064 spiMasterADC.SPI_Master_Inst.o_RX_Byte[7]
.sym 10065 $false
.sym 10066 $false
.sym 10067 $false
.sym 10076 spiMasterADC.SPI_Master_Inst.o_RX_Byte[0]
.sym 10077 $false
.sym 10078 $false
.sym 10079 $false
.sym 10088 spiMasterADC.SPI_Master_Inst.o_RX_Byte[5]
.sym 10089 $false
.sym 10090 $false
.sym 10091 $false
.sym 10094 spiMasterADC.SPI_Master_Inst.o_RX_Byte[6]
.sym 10095 $false
.sym 10096 $false
.sym 10097 $false
.sym 10100 spiMasterADC.SPI_Master_Inst.o_RX_Byte[4]
.sym 10101 $false
.sym 10102 $false
.sym 10103 $false
.sym 10104 $abc$41427$n549
.sym 10105 blink_simple_LED2.i_clk$2
.sym 10106 $false
.sym 10108 $abc$41427$n2975
.sym 10111 r_adc_master_tx_buffer_1[25][6]
.sym 10112 r_adc_master_tx_buffer_1[25][5]
.sym 10113 r_adc_master_tx_buffer_1[24][3]
.sym 10114 r_adc_master_tx_buffer_1[25][3]
.sym 10193 spiMasterADC.SPI_Master_Inst.o_RX_Byte[5]
.sym 10194 $false
.sym 10195 $false
.sym 10196 $false
.sym 10205 spiMasterADC.SPI_Master_Inst.o_RX_Byte[3]
.sym 10206 $false
.sym 10207 $false
.sym 10208 $false
.sym 10211 spiMasterADC.SPI_Master_Inst.o_RX_Byte[6]
.sym 10212 $false
.sym 10213 $false
.sym 10214 $false
.sym 10227 $abc$41427$n558
.sym 10228 blink_simple_LED2.i_clk$2
.sym 10229 $false
.sym 10234 r_adc_master_tx_buffer_2[115][6]
.sym 10304 r_adc_master_rx_buffer_1[12]
.sym 10305 $false
.sym 10306 $false
.sym 10307 $false
.sym 10316 r_adc_master_rx_buffer_1[7]
.sym 10317 $false
.sym 10318 $false
.sym 10319 $false
.sym 10322 r_adc_master_rx_buffer_1[28]
.sym 10323 $false
.sym 10324 $false
.sym 10325 $false
.sym 10340 r_adc_master_rx_buffer_1[18]
.sym 10341 $false
.sym 10342 $false
.sym 10343 $false
.sym 10350 $abc$41427$n5496
.sym 10351 blink_simple_LED2.i_clk$2
.sym 10352 $false
.sym 10357 $abc$41427$n696
.sym 10359 r_adc_master_tx_buffer_2[64][2]
.sym 10360 r_adc_master_tx_buffer_2[67][5]
.sym 10469 spiMasterCS.SPI_Master_Inst.r_TX_DV
.sym 10470 spiMasterCS.SPI_Master_Inst.o_TX_Ready
.sym 10471 spiMasterCS.SPI_Master_Inst.r_TX_Bit_Count[1]
.sym 10472 $false
.sym 10473 $abc$41427$n694
.sym 10474 blink_simple_LED2.i_clk$2
.sym 10475 $abc$41427$n884$2
.sym 10481 spiMasterCS.SPI_Master_Inst.r_Trailing_Edge
.sym 10550 $abc$41427$n679
.sym 10551 spiMasterCS.SPI_Master_Inst.r_SPI_Clk_Count[0]
.sym 10552 $false
.sym 10553 $false
.sym 10556 spiMasterCS.SPI_Master_Inst.r_TX_Bit_Count[0]
.sym 10557 spiMasterCS.SPI_Master_Inst.r_Trailing_Edge
.sym 10558 spiMasterCS.SPI_Master_Inst.r_TX_DV
.sym 10559 spiMasterCS.SPI_Master_Inst.o_TX_Ready
.sym 10574 spiMasterCS.SPI_Master_Inst.r_TX_DV
.sym 10575 spiMasterCS.SPI_Master_Inst.o_TX_Ready
.sym 10576 spiMasterCS.SPI_Master_Inst.r_Trailing_Edge
.sym 10577 $false
.sym 10580 r_adc_master_rx_buffer_1[7]
.sym 10581 r_spi_master_adc_rx_data[13]
.sym 10582 $abc$41427$n4675_1
.sym 10583 $abc$41427$n3279
.sym 10592 r_adc_master_rx_buffer_1[5]
.sym 10593 r_spi_master_adc_rx_data[11]
.sym 10594 $abc$41427$n4675_1
.sym 10595 $abc$41427$n3279
.sym 10596 $true
.sym 10597 blink_simple_LED2.i_clk$2
.sym 10598 $false
.sym 10602 $abc$41427$n5103_1
.sym 10603 $abc$41427$n3318
.sym 10605 r_adc_master_tx_buffer_2[59][4]
.sym 10606 r_adc_master_tx_buffer_2[57][4]
.sym 10673 $false
.sym 10674 $false
.sym 10675 spiMasterCS.SPI_Master_Inst.r_SPI_Clk_Count[0]
.sym 10676 $false
.sym 10679 spiMasterCS.SPI_Master_Inst.r_SPI_Clk_Count[1]
.sym 10680 spiMasterCS.SPI_Master_Inst.r_SPI_Clk_Count[2]
.sym 10681 spiMasterCS.SPI_Master_Inst.r_SPI_Clk_Count[0]
.sym 10682 $abc$41427$n3104
.sym 10703 spiMasterCS.SPI_Master_Inst.r_SPI_Clk_Count[1]
.sym 10704 spiMasterCS.SPI_Master_Inst.r_SPI_Clk_Count[2]
.sym 10705 spiMasterCS.SPI_Master_Inst.r_SPI_Clk_Count[0]
.sym 10706 $abc$41427$n3108
.sym 10719 $abc$41427$n679
.sym 10720 blink_simple_LED2.i_clk$2
.sym 10721 $abc$41427$n884$2
.sym 10724 r_adc_master_tx_buffer_2[119][7]
.sym 10802 $false
.sym 10803 spiMasterCS.SPI_Master_Inst.r_TX_Bit_Count[0]
.sym 10804 $false
.sym 10805 $false
.sym 10808 spiMasterCS.SPI_Master_Inst.r_TX_DV
.sym 10809 $abc$41427$n3131
.sym 10810 spiMasterCS.SPI_Master_Inst.o_TX_Ready
.sym 10811 $false
.sym 10814 spiMasterCS.SPI_Master_Inst.r_TX_DV
.sym 10815 spiMasterCS.SPI_Master_Inst.o_TX_Ready
.sym 10816 $abc$41427$n3133
.sym 10817 $false
.sym 10842 $abc$41427$n693
.sym 10843 blink_simple_LED2.i_clk$2
.sym 10844 $abc$41427$n884$2
.sym 10845 $abc$41427$n4272_1
.sym 10849 r_adc_master_tx_buffer_2[34][6]
.sym 10851 r_adc_master_tx_buffer_2[35][6]
.sym 10852 r_adc_master_tx_buffer_2[32][0]
.sym 10943 r_adc_master_tx_buffer_1[32][6]
.sym 10944 r_adc_master_tx_buffer_1[33][6]
.sym 10945 r_spi_master_tx_counter[0]
.sym 10946 $false
.sym 10949 r_adc_master_rx_buffer_1[14]
.sym 10950 $false
.sym 10951 $false
.sym 10952 $false
.sym 10955 r_adc_master_rx_buffer_1[22]
.sym 10956 $false
.sym 10957 $false
.sym 10958 $false
.sym 10961 r_adc_master_rx_buffer_1[30]
.sym 10962 $false
.sym 10963 $false
.sym 10964 $false
.sym 10965 $abc$41427$n5496
.sym 10966 blink_simple_LED2.i_clk$2
.sym 10967 $false
.sym 10970 $abc$41427$n3866
.sym 10974 r_adc_master_tx_buffer_2[39][4]
.sym 11042 $abc$41427$n2916
.sym 11043 $abc$41427$n2915
.sym 11044 r_spi_master_tx_counter[0]
.sym 11045 r_spi_master_tx_counter[1]
.sym 11066 r_adc_master_tx_buffer_2[35][2]
.sym 11067 r_adc_master_tx_buffer_2[39][2]
.sym 11068 r_spi_master_tx_counter[2]
.sym 11069 $false
.sym 11072 $abc$41427$n5632
.sym 11073 $abc$41427$n4611_1
.sym 11074 $abc$41427$n143$2
.sym 11075 r_adc_master_conversion
.sym 11084 r_adc_master_rx_buffer_1[8]
.sym 11085 r_spi_master_adc_rx_data[14]
.sym 11086 $abc$41427$n4675_1
.sym 11087 $abc$41427$n3279
.sym 11088 $true
.sym 11089 blink_simple_LED2.i_clk$2
.sym 11090 $false
.sym 11098 $abc$41427$n5472
.sym 11165 r_adc_master_tx_buffer_1[58][5]
.sym 11166 r_adc_master_tx_buffer_1[59][5]
.sym 11167 r_spi_master_tx_counter[0]
.sym 11168 r_spi_master_tx_counter[1]
.sym 11171 r_adc_master_conversion
.sym 11172 $abc$41427$n3205
.sym 11173 $abc$41427$n4611_1
.sym 11174 $false
.sym 11183 r_adc_sample_delay[4]
.sym 11184 $false
.sym 11185 $false
.sym 11186 $false
.sym 11189 $abc$41427$n3206
.sym 11190 $abc$41427$n5472
.sym 11191 $false
.sym 11192 $false
.sym 11195 r_adc_master_rx_buffer_1[5]
.sym 11196 $false
.sym 11197 $false
.sym 11198 $false
.sym 11207 r_adc_master_rx_buffer_1[13]
.sym 11208 $false
.sym 11209 $false
.sym 11210 $false
.sym 11211 $abc$41427$n5513
.sym 11212 blink_simple_LED2.i_clk$2
.sym 11213 $false
.sym 11288 r_adc_sample_delay[1]
.sym 11289 $false
.sym 11290 $false
.sym 11291 $false
.sym 11294 r_adc_sample_delay[2]
.sym 11295 $false
.sym 11296 $false
.sym 11297 $false
.sym 11300 r_adc_sample_delay[0]
.sym 11301 $false
.sym 11302 $false
.sym 11303 $false
.sym 11306 r_adc_sample_delay[3]
.sym 11307 $false
.sym 11308 $false
.sym 11309 $false
.sym 11312 r_adc_sample_delay[6]
.sym 11313 $false
.sym 11314 $false
.sym 11315 $false
.sym 11318 r_adc_sample_delay[7]
.sym 11319 $false
.sym 11320 $false
.sym 11321 $false
.sym 11324 r_adc_sample_delay[5]
.sym 11325 $false
.sym 11326 $false
.sym 11327 $false
.sym 11330 r_adc_master_rx_buffer_1[2]
.sym 11331 $false
.sym 11332 $false
.sym 11333 $false
.sym 11334 $abc$41427$n5567
.sym 11335 blink_simple_LED2.i_clk$2
.sym 11336 $false
.sym 11337 $abc$41427$n5374
.sym 11339 $abc$41427$n678
.sym 11341 $abc$41427$n3103
.sym 11342 $abc$41427$n675
.sym 11343 $abc$41427$n679
.sym 11344 spiMasterCS.SPI_Master_Inst.o_TX_Ready
.sym 11411 r_adc_sample_delay[4]
.sym 11412 r_adc_sample_delay[5]
.sym 11413 r_adc_sample_delay[3]
.sym 11414 r_adc_sample_delay[2]
.sym 11417 r_adc_sample_delay[0]
.sym 11418 r_adc_sample_delay[4]
.sym 11419 r_adc_sample_delay[3]
.sym 11420 r_adc_sample_delay[1]
.sym 11423 $abc$41427$n4613_1
.sym 11424 $abc$41427$n4612_1
.sym 11425 $abc$41427$n5374
.sym 11426 r_adc_master_conversion
.sym 11429 r_adc_sample_delay[2]
.sym 11430 r_adc_sample_delay[5]
.sym 11431 $abc$41427$n3208
.sym 11432 $false
.sym 11435 r_adc_sample_delay[1]
.sym 11436 $abc$41427$n3208
.sym 11437 $abc$41427$n3207
.sym 11438 r_adc_sample_delay[0]
.sym 11441 r_adc_sample_delay[6]
.sym 11442 r_adc_sample_delay[7]
.sym 11443 $false
.sym 11444 $false
.sym 11447 r_adc_master_rx_buffer_1[17]
.sym 11448 r_spi_master_adc_rx_data[7]
.sym 11449 $abc$41427$n4675_1
.sym 11450 $abc$41427$n3279
.sym 11453 r_adc_master_rx_buffer_1[10]
.sym 11454 r_spi_master_adc_rx_data[0]
.sym 11455 $abc$41427$n4675_1
.sym 11456 $abc$41427$n3279
.sym 11457 $true
.sym 11458 blink_simple_LED2.i_clk$2
.sym 11459 $false
.sym 11462 $abc$41427$n2913
.sym 11463 $abc$41427$n4013
.sym 11465 r_adc_master_tx_buffer_2[88][5]
.sym 11467 r_adc_master_tx_buffer_2[89][5]
.sym 11534 r_adc_master_tx_buffer_2[34][2]
.sym 11535 r_adc_master_tx_buffer_2[38][2]
.sym 11536 r_spi_master_tx_counter[2]
.sym 11537 $false
.sym 11546 r_adc_master_rx_buffer_1[10]
.sym 11547 $false
.sym 11548 $false
.sym 11549 $false
.sym 11552 r_adc_master_rx_buffer_1[26]
.sym 11553 $false
.sym 11554 $false
.sym 11555 $false
.sym 11580 $abc$41427$n5567
.sym 11581 blink_simple_LED2.i_clk$2
.sym 11582 $false
.sym 11588 r_adc_master_tx_buffer_2[32][2]
.sym 11681 blink_simple_LED2.r_clock_counter[1]
.sym 11682 $false
.sym 11683 $false
.sym 11684 $false
.sym 11703 blink_simple_LED2.r_clock_counter[0]
.sym 11704 blink_simple_LED2.i_clk$2
.sym 11705 $false
.sym 11708 $abc$41427$n5443
.sym 11710 r_adc_master_rx_buffer_1[24]
.sym 11822 r_adc_master_rx_buffer_1[10]
.sym 11823 $false
.sym 11824 $false
.sym 11825 $false
.sym 11826 $abc$41427$n5566
.sym 11827 blink_simple_LED2.i_clk$2
.sym 11828 $false
.sym 11831 $abc$41427$n4269_1
.sym 11833 r_adc_master_tx_buffer_2[33][6]
.sym 11834 r_adc_master_tx_buffer_2[32][6]
.sym 11956 spiMasterCS.SPI_Master_Inst.r_SPI_Clk
.sym 12191 spiMasterCS.SPI_Master_Inst.r_SPI_Clk
.sym 12192 $false
.sym 12193 $false
.sym 12194 $false
.sym 12195 $true
.sym 12196 blink_simple_LED2.i_clk$2
.sym 12197 $abc$41427$n884$2
.sym 12246 spiMasterCS.SPI_Master_Inst.o_SPI_Clk
.sym 12273 spiMasterADC.SPI_Master_Inst.o_SPI_Clk
.sym 12276 PIN_12$2
.sym 12428 r_adc_master_tx_buffer_2[33][5]
.sym 12536 $abc$41427$n2885
.sym 12537 $abc$41427$n2884
.sym 12538 r_spi_master_tx_counter[0]
.sym 12539 r_spi_master_tx_counter[1]
.sym 12542 r_adc_master_tx_buffer_2[3][0]
.sym 12543 r_adc_master_tx_buffer_2[7][0]
.sym 12544 r_spi_master_tx_counter[2]
.sym 12545 r_spi_master_tx_counter[0]
.sym 12548 r_adc_master_tx_buffer_2[2][2]
.sym 12549 r_adc_master_tx_buffer_2[6][2]
.sym 12550 r_spi_master_tx_counter[2]
.sym 12551 $false
.sym 12554 r_adc_master_tx_buffer_2[3][2]
.sym 12555 r_adc_master_tx_buffer_2[7][2]
.sym 12556 r_spi_master_tx_counter[2]
.sym 12557 $false
.sym 12560 r_adc_master_rx_buffer_1[2]
.sym 12561 $false
.sym 12562 $false
.sym 12563 $false
.sym 12566 r_adc_master_rx_buffer_1[0]
.sym 12567 $false
.sym 12568 $false
.sym 12569 $false
.sym 12572 r_adc_master_rx_buffer_1[10]
.sym 12573 $false
.sym 12574 $false
.sym 12575 $false
.sym 12582 $abc$41427$n5556
.sym 12583 blink_simple_LED2.i_clk$2
.sym 12584 $false
.sym 12585 $abc$41427$n4061
.sym 12586 $abc$41427$n5285
.sym 12587 $abc$41427$n4058
.sym 12589 r_adc_master_tx_buffer_2[39][5]
.sym 12590 r_adc_master_tx_buffer_2[37][5]
.sym 12592 r_adc_master_tx_buffer_2[38][6]
.sym 12677 r_adc_master_rx_buffer_1[4]
.sym 12678 $false
.sym 12679 $false
.sym 12680 $false
.sym 12683 r_adc_master_tx_buffer_1[76][1]
.sym 12684 r_adc_master_tx_buffer_1[77][1]
.sym 12685 r_spi_master_tx_counter[1]
.sym 12686 r_spi_master_tx_counter[0]
.sym 12689 r_adc_master_rx_buffer_1[17]
.sym 12690 $false
.sym 12691 $false
.sym 12692 $false
.sym 12701 r_adc_master_rx_buffer_1[25]
.sym 12702 $false
.sym 12703 $false
.sym 12704 $false
.sym 12705 $abc$41427$n5526
.sym 12706 blink_simple_LED2.i_clk$2
.sym 12707 $false
.sym 12709 $abc$41427$n762
.sym 12713 $abc$41427$n761
.sym 12714 $abc$41427$n831
.sym 12715 r_adc_master_tx_buffer_2[5][6]
.sym 12744 $true
.sym 12781 $abc$41427$n832$3
.sym 12782 $false
.sym 12783 $abc$41427$n832
.sym 12784 $false
.sym 12785 $false
.sym 12787 $auto$alumacc.cc:474:replace_alu$1585.C[2]
.sym 12789 $false
.sym 12790 $abc$41427$n831
.sym 12793 $auto$alumacc.cc:474:replace_alu$1585.C[3]
.sym 12795 $false
.sym 12796 $abc$41427$n829
.sym 12799 $auto$alumacc.cc:474:replace_alu$1585.C[4]
.sym 12801 $false
.sym 12802 $abc$41427$n767
.sym 12805 $auto$alumacc.cc:474:replace_alu$1585.C[5]
.sym 12807 $false
.sym 12808 $abc$41427$n827
.sym 12811 $auto$alumacc.cc:474:replace_alu$1585.C[6]
.sym 12813 $true$2
.sym 12814 $abc$41427$n5397
.sym 12817 $auto$alumacc.cc:474:replace_alu$1585.C[7]
.sym 12819 $true$2
.sym 12820 $abc$41427$n762
.sym 12823 $auto$alumacc.cc:474:replace_alu$1585.C[8]
.sym 12825 $false
.sym 12826 $abc$41427$n761
.sym 12831 $abc$41427$n758
.sym 12832 $abc$41427$n755
.sym 12834 $abc$41427$n4271_1
.sym 12835 $abc$41427$n753
.sym 12836 $abc$41427$n5398
.sym 12837 r_adc_master_tx_buffer_1[104][3]
.sym 12867 $auto$alumacc.cc:474:replace_alu$1585.C[8]
.sym 12904 $auto$alumacc.cc:474:replace_alu$1585.C[9]
.sym 12906 $true$2
.sym 12907 $abc$41427$n759
.sym 12910 $auto$alumacc.cc:474:replace_alu$1585.C[10]
.sym 12912 $true$2
.sym 12913 $abc$41427$n758
.sym 12916 $auto$alumacc.cc:474:replace_alu$1585.C[11]
.sym 12918 $false
.sym 12919 $abc$41427$n821
.sym 12922 $auto$alumacc.cc:474:replace_alu$1585.C[12]
.sym 12924 $true$2
.sym 12925 $abc$41427$n5398
.sym 12928 $auto$alumacc.cc:474:replace_alu$1585.C[13]
.sym 12930 $true$2
.sym 12931 $abc$41427$n756
.sym 12934 $auto$alumacc.cc:474:replace_alu$1585.C[14]
.sym 12936 $false
.sym 12937 $abc$41427$n755
.sym 12940 $auto$alumacc.cc:474:replace_alu$1585.C[15]
.sym 12942 $true$2
.sym 12943 $abc$41427$n753
.sym 12946 $auto$alumacc.cc:474:replace_alu$1585.C[16]
.sym 12948 $false
.sym 12949 $abc$41427$n752
.sym 12954 $abc$41427$n749
.sym 12955 $abc$41427$n812
.sym 12956 $abc$41427$n809
.sym 12957 $abc$41427$n806
.sym 12958 $abc$41427$n750
.sym 12959 $abc$41427$n808
.sym 12960 r_adc_master_tx_buffer_2[88][6]
.sym 12961 r_adc_master_tx_buffer_2[91][2]
.sym 12990 $auto$alumacc.cc:474:replace_alu$1585.C[16]
.sym 13027 $auto$alumacc.cc:474:replace_alu$1585.C[17]
.sym 13029 $true$2
.sym 13030 $abc$41427$n750
.sym 13033 $auto$alumacc.cc:474:replace_alu$1585.C[18]
.sym 13035 $true$2
.sym 13036 $abc$41427$n749
.sym 13039 $auto$alumacc.cc:474:replace_alu$1585.C[19]
.sym 13041 $false
.sym 13042 $abc$41427$n812
.sym 13045 $auto$alumacc.cc:474:replace_alu$1585.C[20]
.sym 13047 $false
.sym 13048 $abc$41427$n811
.sym 13051 $auto$alumacc.cc:474:replace_alu$1585.C[21]
.sym 13053 $false
.sym 13054 $abc$41427$n809
.sym 13057 $auto$alumacc.cc:474:replace_alu$1585.C[22]
.sym 13059 $false
.sym 13060 $abc$41427$n808
.sym 13063 $auto$alumacc.cc:474:replace_alu$1585.C[23]
.sym 13065 $false
.sym 13066 $abc$41427$n806
.sym 13069 $auto$alumacc.cc:474:replace_alu$1585.C[24]
.sym 13071 $false
.sym 13072 $abc$41427$n805
.sym 13079 $abc$41427$n796
.sym 13080 $abc$41427$n799
.sym 13081 r_adc_master_tx_buffer_2[43][7]
.sym 13082 r_adc_master_tx_buffer_2[40][3]
.sym 13083 r_adc_master_tx_buffer_2[41][1]
.sym 13113 $auto$alumacc.cc:474:replace_alu$1585.C[24]
.sym 13150 $auto$alumacc.cc:474:replace_alu$1585.C[25]
.sym 13152 $false
.sym 13153 $abc$41427$n803
.sym 13156 $auto$alumacc.cc:474:replace_alu$1585.C[26]
.sym 13158 $false
.sym 13159 $abc$41427$n802
.sym 13162 $auto$alumacc.cc:474:replace_alu$1585.C[27]
.sym 13164 $false
.sym 13165 $abc$41427$n800
.sym 13168 $auto$alumacc.cc:474:replace_alu$1585.C[28]
.sym 13170 $false
.sym 13171 $abc$41427$n799
.sym 13174 $auto$alumacc.cc:474:replace_alu$1585.C[29]
.sym 13176 $false
.sym 13177 $abc$41427$n797
.sym 13180 $auto$alumacc.cc:474:replace_alu$1585.C[30]
.sym 13182 $false
.sym 13183 $abc$41427$n796
.sym 13186 $auto$alumacc.cc:474:replace_alu$1585.C[31]
.sym 13188 $false
.sym 13189 $abc$41427$n794
.sym 13192 $abc$41427$n5471
.sym 13194 $false
.sym 13195 $abc$41427$n793
.sym 13201 r_adc_master_tx_buffer_1[108][1]
.sym 13206 r_adc_master_tx_buffer_1[109][6]
.sym 13207 r_adc_master_tx_buffer_1[108][2]
.sym 13274 $abc$41427$n2665
.sym 13275 $abc$41427$n2670
.sym 13276 $abc$41427$n2672
.sym 13277 $abc$41427$n5471
.sym 13280 r_adc_master_rx_buffer_1[24]
.sym 13281 $false
.sym 13282 $false
.sym 13283 $false
.sym 13286 r_adc_master_rx_buffer_1[2]
.sym 13287 r_adc_master_rx_buffer_1[4]
.sym 13288 r_adc_master_rx_buffer_1[6]
.sym 13289 r_adc_master_rx_buffer_1[8]
.sym 13292 r_adc_master_rx_buffer_1[7]
.sym 13293 r_adc_master_rx_buffer_1[5]
.sym 13294 $abc$41427$n2671
.sym 13295 $false
.sym 13298 r_adc_master_rx_buffer_1[25]
.sym 13299 $false
.sym 13300 $false
.sym 13301 $false
.sym 13304 r_adc_master_rx_buffer_1[30]
.sym 13305 $false
.sym 13306 $false
.sym 13307 $false
.sym 13310 r_adc_master_rx_buffer_1[3]
.sym 13311 $false
.sym 13312 $false
.sym 13313 $false
.sym 13316 r_adc_master_rx_buffer_1[23]
.sym 13317 $false
.sym 13318 $false
.sym 13319 $false
.sym 13320 $abc$41427$n5526
.sym 13321 blink_simple_LED2.i_clk$2
.sym 13322 $false
.sym 13324 $abc$41427$n5219
.sym 13325 r_adc_master_tx_buffer_2[37][4]
.sym 13326 r_adc_master_tx_buffer_2[38][1]
.sym 13328 r_adc_master_tx_buffer_2[36][1]
.sym 13330 r_adc_master_tx_buffer_2[38][0]
.sym 13397 r_adc_master_rx_buffer_1[20]
.sym 13398 r_adc_master_rx_buffer_1[21]
.sym 13399 r_adc_master_rx_buffer_1[22]
.sym 13400 r_adc_master_rx_buffer_1[23]
.sym 13403 r_adc_master_rx_buffer_1[15]
.sym 13404 r_adc_master_rx_buffer_1[16]
.sym 13405 r_adc_master_rx_buffer_1[17]
.sym 13406 $false
.sym 13415 $abc$41427$n2673
.sym 13416 $abc$41427$n2674
.sym 13417 $abc$41427$n2675
.sym 13418 $false
.sym 13427 r_adc_master_rx_buffer_1[13]
.sym 13428 r_adc_master_rx_buffer_1[12]
.sym 13429 r_adc_master_rx_buffer_1[9]
.sym 13430 r_adc_master_rx_buffer_1[14]
.sym 13433 r_adc_master_rx_buffer_1[6]
.sym 13434 $false
.sym 13435 $false
.sym 13436 $false
.sym 13439 r_adc_master_rx_buffer_1[12]
.sym 13440 $false
.sym 13441 $false
.sym 13442 $false
.sym 13443 $abc$41427$n5513
.sym 13444 blink_simple_LED2.i_clk$2
.sym 13445 $false
.sym 13447 r_adc_master_tx_buffer_2[20][1]
.sym 13448 r_adc_master_tx_buffer_2[21][5]
.sym 13449 r_adc_master_tx_buffer_2[20][0]
.sym 13451 r_adc_master_tx_buffer_2[23][1]
.sym 13452 r_adc_master_tx_buffer_2[20][4]
.sym 13453 r_adc_master_tx_buffer_2[23][7]
.sym 13520 r_adc_master_rx_buffer_1[28]
.sym 13521 r_adc_master_rx_buffer_1[30]
.sym 13522 r_adc_master_rx_buffer_1[31]
.sym 13523 $false
.sym 13526 r_adc_master_rx_buffer_1[10]
.sym 13527 r_adc_master_rx_buffer_1[18]
.sym 13528 r_adc_master_rx_buffer_1[19]
.sym 13529 r_adc_master_rx_buffer_1[11]
.sym 13538 $abc$41427$n2666
.sym 13539 $abc$41427$n2667
.sym 13540 $abc$41427$n2668
.sym 13541 $abc$41427$n2669
.sym 13544 r_adc_master_rx_buffer_1[24]
.sym 13545 r_adc_master_rx_buffer_1[25]
.sym 13546 r_adc_master_rx_buffer_1[26]
.sym 13547 r_adc_master_rx_buffer_1[27]
.sym 13550 r_adc_master_rx_buffer_1[29]
.sym 13551 r_adc_master_rx_buffer_1[0]
.sym 13552 r_adc_master_rx_buffer_1[1]
.sym 13553 r_adc_master_rx_buffer_1[3]
.sym 13562 r_adc_master_rx_buffer_1[13]
.sym 13563 $false
.sym 13564 $false
.sym 13565 $false
.sym 13566 $abc$41427$n5578
.sym 13567 blink_simple_LED2.i_clk$2
.sym 13568 $false
.sym 13569 PIN_12$2
.sym 13572 $abc$41427$n3352
.sym 13573 $abc$41427$n3139
.sym 13574 $abc$41427$n3354
.sym 13575 r_adc_master_tx_buffer_2[41][3]
.sym 13576 r_adc_master_tx_buffer_2[40][7]
.sym 13643 r_adc_master_tx_buffer_2[115][7]
.sym 13644 r_adc_master_tx_buffer_2[119][7]
.sym 13645 r_spi_master_tx_counter[2]
.sym 13646 r_spi_master_tx_counter[1]
.sym 13685 r_adc_master_rx_buffer_1[7]
.sym 13686 $false
.sym 13687 $false
.sym 13688 $false
.sym 13689 $abc$41427$n5540
.sym 13690 blink_simple_LED2.i_clk$2
.sym 13691 $false
.sym 13692 $abc$41427$n3700
.sym 13695 r_adc_master_tx_buffer_2[58][6]
.sym 13696 r_adc_master_tx_buffer_2[56][3]
.sym 13699 r_adc_master_tx_buffer_2[56][1]
.sym 13766 r_adc_master_tx_buffer_1[96][1]
.sym 13767 r_adc_master_tx_buffer_1[100][1]
.sym 13768 r_spi_master_tx_counter[0]
.sym 13769 r_spi_master_tx_counter[2]
.sym 13778 $abc$41427$n3556
.sym 13779 $abc$41427$n3557
.sym 13780 r_spi_master_tx_counter[1]
.sym 13781 r_spi_master_tx_counter[3]
.sym 13784 r_adc_master_tx_buffer_1[97][1]
.sym 13785 r_adc_master_tx_buffer_1[101][1]
.sym 13786 r_spi_master_tx_counter[2]
.sym 13787 r_spi_master_tx_counter[0]
.sym 13796 r_adc_master_rx_buffer_1[25]
.sym 13797 $false
.sym 13798 $false
.sym 13799 $false
.sym 13802 r_adc_master_rx_buffer_1[17]
.sym 13803 $false
.sym 13804 $false
.sym 13805 $false
.sym 13812 $abc$41427$n5540
.sym 13813 blink_simple_LED2.i_clk$2
.sym 13814 $false
.sym 13819 $abc$41427$n631
.sym 13821 spiMasterADC.SPI_Master_Inst.o_RX_Byte[3]
.sym 13889 r_adc_master_rx_buffer_1[20]
.sym 13890 $false
.sym 13891 $false
.sym 13892 $false
.sym 13895 r_adc_master_rx_buffer_1[31]
.sym 13896 $false
.sym 13897 $false
.sym 13898 $false
.sym 13901 r_adc_master_rx_buffer_1[17]
.sym 13902 $false
.sym 13903 $false
.sym 13904 $false
.sym 13907 r_adc_master_rx_buffer_1[27]
.sym 13908 $false
.sym 13909 $false
.sym 13910 $false
.sym 13931 r_adc_master_rx_buffer_1[2]
.sym 13932 $false
.sym 13933 $false
.sym 13934 $false
.sym 13935 $abc$41427$n5574
.sym 13936 blink_simple_LED2.i_clk$2
.sym 13937 $false
.sym 13938 $abc$41427$n5200_1
.sym 13939 $abc$41427$n5199_1
.sym 13940 r_adc_master_tx_buffer_2[59][1]
.sym 13941 r_adc_master_tx_buffer_2[56][6]
.sym 13942 r_adc_master_tx_buffer_2[58][4]
.sym 13944 r_adc_master_tx_buffer_2[57][6]
.sym 13945 r_adc_master_tx_buffer_2[59][2]
.sym 14042 r_adc_master_rx_buffer_1[19]
.sym 14043 $false
.sym 14044 $false
.sym 14045 $false
.sym 14048 r_adc_master_rx_buffer_1[30]
.sym 14049 $false
.sym 14050 $false
.sym 14051 $false
.sym 14058 $abc$41427$n5557
.sym 14059 blink_simple_LED2.i_clk$2
.sym 14060 $false
.sym 14061 $abc$41427$n3453
.sym 14063 $abc$41427$n4222_1
.sym 14064 $abc$41427$n3613
.sym 14065 r_adc_master_tx_buffer_1[27][0]
.sym 14066 r_adc_master_tx_buffer_1[26][1]
.sym 14067 r_adc_master_tx_buffer_1[27][1]
.sym 14068 r_adc_master_tx_buffer_1[26][0]
.sym 14135 r_adc_master_tx_buffer_1[58][6]
.sym 14136 r_adc_master_tx_buffer_1[59][6]
.sym 14137 r_spi_master_tx_counter[0]
.sym 14138 r_spi_master_tx_counter[1]
.sym 14141 r_adc_master_tx_buffer_1[104][6]
.sym 14142 r_adc_master_tx_buffer_1[105][6]
.sym 14143 r_spi_master_tx_counter[1]
.sym 14144 r_spi_master_tx_counter[0]
.sym 14153 r_adc_master_tx_buffer_1[106][6]
.sym 14154 r_adc_master_tx_buffer_1[107][6]
.sym 14155 r_spi_master_tx_counter[0]
.sym 14156 r_spi_master_tx_counter[1]
.sym 14159 r_adc_master_rx_buffer_1[14]
.sym 14160 $false
.sym 14161 $false
.sym 14162 $false
.sym 14165 r_adc_master_rx_buffer_1[30]
.sym 14166 $false
.sym 14167 $false
.sym 14168 $false
.sym 14171 r_adc_master_rx_buffer_1[22]
.sym 14172 $false
.sym 14173 $false
.sym 14174 $false
.sym 14181 $abc$41427$n5545
.sym 14182 blink_simple_LED2.i_clk$2
.sym 14183 $false
.sym 14186 $abc$41427$n3133
.sym 14187 $abc$41427$n2966
.sym 14188 $abc$41427$n5104_1
.sym 14189 r_adc_master_tx_buffer_1[15][4]
.sym 14190 r_adc_master_tx_buffer_1[15][3]
.sym 14191 r_adc_master_tx_buffer_1[14][3]
.sym 14264 r_adc_master_tx_buffer_1[24][3]
.sym 14265 r_adc_master_tx_buffer_1[25][3]
.sym 14266 r_spi_master_tx_counter[1]
.sym 14267 r_spi_master_tx_counter[0]
.sym 14282 r_adc_master_rx_buffer_1[22]
.sym 14283 $false
.sym 14284 $false
.sym 14285 $false
.sym 14288 r_adc_master_rx_buffer_1[21]
.sym 14289 $false
.sym 14290 $false
.sym 14291 $false
.sym 14294 r_adc_master_rx_buffer_1[27]
.sym 14295 $false
.sym 14296 $false
.sym 14297 $false
.sym 14300 r_adc_master_rx_buffer_1[19]
.sym 14301 $false
.sym 14302 $false
.sym 14303 $false
.sym 14304 $abc$41427$n5489
.sym 14305 blink_simple_LED2.i_clk$2
.sym 14306 $false
.sym 14308 $abc$41427$n2849
.sym 14309 $abc$41427$n5094_1
.sym 14310 spiMasterADC.SPI_Master_Inst.r_RX_Bit_Count[0]
.sym 14311 spiMasterADC.SPI_Master_Inst.r_RX_Bit_Count[2]
.sym 14405 r_adc_master_rx_buffer_1[6]
.sym 14406 $false
.sym 14407 $false
.sym 14408 $false
.sym 14427 $abc$41427$n5586
.sym 14428 blink_simple_LED2.i_clk$2
.sym 14429 $false
.sym 14433 $abc$41427$n4270_1
.sym 14434 $abc$41427$n3697
.sym 14435 r_adc_master_tx_buffer_2[106][2]
.sym 14436 r_adc_master_tx_buffer_2[107][4]
.sym 14528 spiMasterCS.SPI_Master_Inst.o_TX_Ready
.sym 14529 $abc$41427$n693
.sym 14530 $false
.sym 14531 $false
.sym 14540 r_adc_master_rx_buffer_1[26]
.sym 14541 $false
.sym 14542 $false
.sym 14543 $false
.sym 14546 r_adc_master_rx_buffer_1[5]
.sym 14547 $false
.sym 14548 $false
.sym 14549 $false
.sym 14550 $abc$41427$n5574
.sym 14551 blink_simple_LED2.i_clk$2
.sym 14552 $false
.sym 14554 $abc$41427$n4257_1
.sym 14556 r_adc_master_tx_buffer_2[1][6]
.sym 14657 spiMasterCS.SPI_Master_Inst.r_SPI_Clk_Count[1]
.sym 14658 spiMasterCS.SPI_Master_Inst.r_SPI_Clk_Count[0]
.sym 14659 spiMasterCS.SPI_Master_Inst.r_SPI_Clk_Count[2]
.sym 14660 $abc$41427$n679
.sym 14673 $true
.sym 14674 blink_simple_LED2.i_clk$2
.sym 14675 $abc$41427$n884$2
.sym 14678 $abc$41427$n5224_1
.sym 14679 r_adc_master_tx_buffer_2[56][7]
.sym 14682 r_adc_master_tx_buffer_2[56][4]
.sym 14683 r_adc_master_tx_buffer_2[58][7]
.sym 14768 r_adc_master_tx_buffer_2[57][4]
.sym 14769 r_adc_master_tx_buffer_2[59][4]
.sym 14770 r_spi_master_tx_counter[0]
.sym 14771 r_spi_master_tx_counter[1]
.sym 14774 $abc$41427$n679
.sym 14775 spiMasterCS.SPI_Master_Inst.r_SPI_Clk_Count[0]
.sym 14776 spiMasterCS.SPI_Master_Inst.r_SPI_Clk_Count[2]
.sym 14777 spiMasterCS.SPI_Master_Inst.r_SPI_Clk_Count[1]
.sym 14786 r_adc_master_rx_buffer_1[4]
.sym 14787 $false
.sym 14788 $false
.sym 14789 $false
.sym 14792 r_adc_master_rx_buffer_1[20]
.sym 14793 $false
.sym 14794 $false
.sym 14795 $false
.sym 14796 $abc$41427$n5572
.sym 14797 blink_simple_LED2.i_clk$2
.sym 14798 $false
.sym 14799 $abc$41427$n2722
.sym 14800 r_adc_master_tx_buffer_2[89][1]
.sym 14801 r_adc_master_tx_buffer_2[90][4]
.sym 14802 r_adc_master_tx_buffer_2[90][7]
.sym 14803 r_adc_master_tx_buffer_2[89][2]
.sym 14804 r_adc_master_tx_buffer_2[89][6]
.sym 14805 r_adc_master_tx_buffer_2[88][2]
.sym 14806 r_adc_master_tx_buffer_2[89][7]
.sym 14885 r_adc_master_rx_buffer_1[7]
.sym 14886 $false
.sym 14887 $false
.sym 14888 $false
.sym 14919 $abc$41427$n5587$2
.sym 14920 blink_simple_LED2.i_clk$2
.sym 14921 $false
.sym 14922 $abc$41427$n3370
.sym 14923 $abc$41427$n3371_1
.sym 14924 r_adc_master_tx_buffer_2[60][0]
.sym 14925 r_adc_master_tx_buffer_2[62][0]
.sym 14927 r_adc_master_tx_buffer_2[61][7]
.sym 14928 r_adc_master_tx_buffer_2[63][0]
.sym 14929 r_adc_master_tx_buffer_2[61][0]
.sym 14996 r_adc_master_tx_buffer_2[34][6]
.sym 14997 r_adc_master_tx_buffer_2[35][6]
.sym 14998 r_spi_master_tx_counter[0]
.sym 14999 $false
.sym 15020 r_adc_master_rx_buffer_1[14]
.sym 15021 $false
.sym 15022 $false
.sym 15023 $false
.sym 15032 r_adc_master_rx_buffer_1[6]
.sym 15033 $false
.sym 15034 $false
.sym 15035 $false
.sym 15038 r_adc_master_rx_buffer_1[24]
.sym 15039 $false
.sym 15040 $false
.sym 15041 $false
.sym 15042 $abc$41427$n5566
.sym 15043 blink_simple_LED2.i_clk$2
.sym 15044 $false
.sym 15049 $abc$41427$n3865
.sym 15050 r_adc_master_tx_buffer_2[106][0]
.sym 15131 r_adc_master_tx_buffer_2[38][4]
.sym 15132 r_adc_master_tx_buffer_2[39][4]
.sym 15133 r_spi_master_tx_counter[0]
.sym 15134 $false
.sym 15155 r_adc_master_rx_buffer_1[4]
.sym 15156 $false
.sym 15157 $false
.sym 15158 $false
.sym 15165 $abc$41427$n5567
.sym 15166 blink_simple_LED2.i_clk$2
.sym 15167 $false
.sym 15168 $abc$41427$n3133_1
.sym 15171 r_adc_master_tx_buffer_2[36][6]
.sym 15172 r_adc_master_tx_buffer_2[38][3]
.sym 15173 r_adc_master_tx_buffer_2[37][1]
.sym 15174 r_adc_master_tx_buffer_2[39][3]
.sym 15175 r_adc_master_tx_buffer_2[39][1]
.sym 15204 $true
.sym 15241 $abc$41427$n852$2
.sym 15242 $false
.sym 15243 $abc$41427$n852
.sym 15244 $false
.sym 15245 $false
.sym 15247 $auto$alumacc.cc:474:replace_alu$1594.C[3]
.sym 15249 $true$2
.sym 15250 $abc$41427$n69
.sym 15253 $auto$alumacc.cc:474:replace_alu$1594.C[4]
.sym 15255 $true$2
.sym 15256 $abc$41427$n5402
.sym 15259 $auto$alumacc.cc:474:replace_alu$1594.C[5]
.sym 15261 $false
.sym 15262 $abc$41427$n66
.sym 15265 $auto$alumacc.cc:474:replace_alu$1594.C[6]
.sym 15267 $true$2
.sym 15268 $abc$41427$n65
.sym 15271 $auto$alumacc.cc:474:replace_alu$1594.C[7]
.sym 15273 $false
.sym 15274 $abc$41427$n63
.sym 15277 $abc$41427$n5472$2
.sym 15279 $false
.sym 15280 $abc$41427$n62
.sym 15287 $abc$41427$n5472$2
.sym 15294 $abc$41427$n3402
.sym 15298 r_spi_master_adc_cs_control
.sym 15327 $true
.sym 15364 $abc$41427$n72$2
.sym 15365 $false
.sym 15366 $abc$41427$n72
.sym 15367 $false
.sym 15368 $false
.sym 15370 $auto$alumacc.cc:474:replace_alu$1603.C[2]
.sym 15372 $true$2
.sym 15373 $abc$41427$n852
.sym 15376 $auto$alumacc.cc:474:replace_alu$1603.C[3]
.sym 15378 $false
.sym 15379 $abc$41427$n69
.sym 15382 $auto$alumacc.cc:474:replace_alu$1603.C[4]
.sym 15384 $true$2
.sym 15385 $abc$41427$n5402
.sym 15388 $auto$alumacc.cc:474:replace_alu$1603.C[5]
.sym 15390 $false
.sym 15391 $abc$41427$n66
.sym 15394 $auto$alumacc.cc:474:replace_alu$1603.C[6]
.sym 15396 $false
.sym 15397 $abc$41427$n65
.sym 15400 $auto$alumacc.cc:474:replace_alu$1603.C[7]
.sym 15402 $false
.sym 15403 $abc$41427$n63
.sym 15406 $abc$41427$n5374$2
.sym 15408 $false
.sym 15409 $abc$41427$n62
.sym 15419 $abc$41427$n676
.sym 15420 $abc$41427$n5386
.sym 15421 r_adc_master_tx_buffer_1[33][1]
.sym 15491 $abc$41427$n5374$2
.sym 15500 $abc$41427$n3318
.sym 15501 $abc$41427$n679
.sym 15502 $false
.sym 15503 $false
.sym 15512 r_spi_master_tx_dv
.sym 15513 $abc$41427$n676
.sym 15514 $false
.sym 15515 $false
.sym 15518 $abc$41427$n3318
.sym 15519 $abc$41427$n3103
.sym 15520 $false
.sym 15521 $false
.sym 15524 r_spi_master_tx_dv
.sym 15525 $abc$41427$n676
.sym 15526 $false
.sym 15527 $false
.sym 15530 $abc$41427$n3103
.sym 15531 $false
.sym 15532 $false
.sym 15533 $false
.sym 15534 $true
.sym 15535 blink_simple_LED2.i_clk$2
.sym 15536 $abc$41427$n884$2
.sym 15538 $abc$41427$n5392
.sym 15540 $abc$41427$n5364
.sym 15542 spiMasterCS.SPI_Master_Inst.r_SPI_Clk_Edges[4]
.sym 15543 spiMasterCS.SPI_Master_Inst.r_SPI_Clk_Edges[1]
.sym 15623 r_adc_master_tx_buffer_2[32][2]
.sym 15624 r_adc_master_tx_buffer_2[36][2]
.sym 15625 r_spi_master_tx_counter[2]
.sym 15626 $false
.sym 15629 r_adc_master_tx_buffer_2[88][5]
.sym 15630 r_adc_master_tx_buffer_2[89][5]
.sym 15631 r_spi_master_tx_counter[1]
.sym 15632 r_spi_master_tx_counter[0]
.sym 15641 r_adc_master_rx_buffer_1[29]
.sym 15642 $false
.sym 15643 $false
.sym 15644 $false
.sym 15653 r_adc_master_rx_buffer_1[21]
.sym 15654 $false
.sym 15655 $false
.sym 15656 $false
.sym 15657 $abc$41427$n5580
.sym 15658 blink_simple_LED2.i_clk$2
.sym 15659 $false
.sym 15661 $abc$41427$n5444
.sym 15664 $abc$41427$n5448
.sym 15666 r_adc_master_tx_buffer_2[107][0]
.sym 15764 r_adc_master_rx_buffer_1[26]
.sym 15765 $false
.sym 15766 $false
.sym 15767 $false
.sym 15780 $abc$41427$n5566
.sym 15781 blink_simple_LED2.i_clk$2
.sym 15782 $false
.sym 15790 $abc$41427$n700
.sym 15869 spiMasterCS.r_TX_Count[0]
.sym 15870 $false
.sym 15871 $false
.sym 15872 $false
.sym 15881 $abc$41427$n3279
.sym 15882 $abc$41427$n4675_1
.sym 15883 r_adc_master_rx_buffer_1[24]
.sym 15884 $false
.sym 15903 $true
.sym 15904 blink_simple_LED2.i_clk$2
.sym 15905 $false
.sym 15906 $abc$41427$n5445
.sym 15907 $abc$41427$n3867
.sym 15908 $abc$41427$n5447
.sym 15909 r_adc_master_tx_buffer_2[35][4]
.sym 15912 r_adc_master_tx_buffer_2[34][4]
.sym 15992 r_adc_master_tx_buffer_2[32][6]
.sym 15993 r_adc_master_tx_buffer_2[33][6]
.sym 15994 r_spi_master_tx_counter[0]
.sym 15995 $false
.sym 16004 r_adc_master_rx_buffer_1[22]
.sym 16005 $false
.sym 16006 $false
.sym 16007 $false
.sym 16010 r_adc_master_rx_buffer_1[30]
.sym 16011 $false
.sym 16012 $false
.sym 16013 $false
.sym 16026 $abc$41427$n5566
.sym 16027 blink_simple_LED2.i_clk$2
.sym 16028 $false
.sym 16030 $abc$41427$n4972_1
.sym 16033 r_adc_master_tx_buffer_1[47][2]
.sym 16036 r_adc_master_tx_buffer_1[46][2]
.sym 16127 spiMasterCS.SPI_Master_Inst.r_SPI_Clk
.sym 16128 $false
.sym 16129 $false
.sym 16130 $false
.sym 16149 $abc$41427$n678
.sym 16150 blink_simple_LED2.i_clk$2
.sym 16151 $abc$41427$n884$2
.sym 16510 r_adc_master_rx_buffer_1[18]
.sym 16625 r_adc_master_rx_buffer_1[21]
.sym 16626 $false
.sym 16627 $false
.sym 16628 $false
.sym 16659 $abc$41427$n5566
.sym 16660 blink_simple_LED2.i_clk$2
.sym 16661 $false
.sym 16664 r_adc_master_tx_buffer_2[119][5]
.sym 16668 r_adc_master_tx_buffer_2[119][4]
.sym 16736 r_adc_master_tx_buffer_2[35][5]
.sym 16737 r_adc_master_tx_buffer_2[39][5]
.sym 16738 r_spi_master_tx_counter[2]
.sym 16739 $false
.sym 16742 $abc$41427$n4058
.sym 16743 $abc$41427$n4061
.sym 16744 r_spi_master_tx_counter[0]
.sym 16745 r_spi_master_tx_counter[1]
.sym 16748 r_adc_master_tx_buffer_2[33][5]
.sym 16749 r_adc_master_tx_buffer_2[37][5]
.sym 16750 r_spi_master_tx_counter[2]
.sym 16751 $false
.sym 16760 r_adc_master_rx_buffer_1[5]
.sym 16761 $false
.sym 16762 $false
.sym 16763 $false
.sym 16766 r_adc_master_rx_buffer_1[21]
.sym 16767 $false
.sym 16768 $false
.sym 16769 $false
.sym 16778 r_adc_master_rx_buffer_1[14]
.sym 16779 $false
.sym 16780 $false
.sym 16781 $false
.sym 16782 $abc$41427$n5567
.sym 16783 blink_simple_LED2.i_clk$2
.sym 16784 $false
.sym 16787 $abc$41427$n4578_1
.sym 16788 r_adc_master_tx_buffer_2[119][6]
.sym 16791 r_adc_master_tx_buffer_2[118][1]
.sym 16792 r_adc_master_tx_buffer_2[116][7]
.sym 16865 r_adc_master_rx_buffer_1[6]
.sym 16866 $false
.sym 16867 $false
.sym 16868 $false
.sym 16889 r_adc_master_rx_buffer_1[7]
.sym 16890 $false
.sym 16891 $false
.sym 16892 $false
.sym 16895 r_adc_master_rx_buffer_1[1]
.sym 16896 $false
.sym 16897 $false
.sym 16898 $false
.sym 16901 r_adc_master_rx_buffer_1[22]
.sym 16902 $false
.sym 16903 $false
.sym 16904 $false
.sym 16905 $abc$41427$n5557
.sym 16906 blink_simple_LED2.i_clk$2
.sym 16907 $false
.sym 16915 r_adc_master_tx_buffer_1[91][4]
.sym 16982 r_adc_master_rx_buffer_1[9]
.sym 16983 $false
.sym 16984 $false
.sym 16985 $false
.sym 16988 r_adc_master_rx_buffer_1[13]
.sym 16989 $false
.sym 16990 $false
.sym 16991 $false
.sym 17000 r_adc_master_tx_buffer_2[38][6]
.sym 17001 r_adc_master_tx_buffer_2[39][6]
.sym 17002 r_spi_master_tx_counter[0]
.sym 17003 $false
.sym 17006 r_adc_master_rx_buffer_1[14]
.sym 17007 $false
.sym 17008 $false
.sym 17009 $false
.sym 17012 r_adc_master_rx_buffer_1[11]
.sym 17013 $false
.sym 17014 $false
.sym 17015 $false
.sym 17018 r_adc_master_rx_buffer_1[27]
.sym 17019 $false
.sym 17020 $false
.sym 17021 $false
.sym 17028 $abc$41427$n5545
.sym 17029 blink_simple_LED2.i_clk$2
.sym 17030 $false
.sym 17032 r_adc_master_tx_buffer_2[35][5]
.sym 17036 r_adc_master_tx_buffer_2[34][1]
.sym 17037 r_adc_master_tx_buffer_2[33][0]
.sym 17105 r_adc_master_rx_buffer_1[17]
.sym 17106 $false
.sym 17107 $false
.sym 17108 $false
.sym 17111 r_adc_master_rx_buffer_1[18]
.sym 17112 $false
.sym 17113 $false
.sym 17114 $false
.sym 17117 r_adc_master_rx_buffer_1[20]
.sym 17118 $false
.sym 17119 $false
.sym 17120 $false
.sym 17123 r_adc_master_rx_buffer_1[22]
.sym 17124 $false
.sym 17125 $false
.sym 17126 $false
.sym 17129 r_adc_master_rx_buffer_1[16]
.sym 17130 $false
.sym 17131 $false
.sym 17132 $false
.sym 17135 r_adc_master_rx_buffer_1[21]
.sym 17136 $false
.sym 17137 $false
.sym 17138 $false
.sym 17141 r_adc_master_rx_buffer_1[30]
.sym 17142 $false
.sym 17143 $false
.sym 17144 $false
.sym 17147 r_adc_master_rx_buffer_1[2]
.sym 17148 $false
.sym 17149 $false
.sym 17150 $false
.sym 17151 $abc$41427$n5580
.sym 17152 blink_simple_LED2.i_clk$2
.sym 17153 $false
.sym 17154 $abc$41427$n4465_1
.sym 17155 r_adc_master_tx_buffer_1[88][2]
.sym 17157 r_adc_master_tx_buffer_1[90][7]
.sym 17158 r_adc_master_tx_buffer_1[91][7]
.sym 17159 r_adc_master_tx_buffer_1[89][5]
.sym 17160 r_adc_master_tx_buffer_1[91][2]
.sym 17240 r_adc_master_rx_buffer_1[29]
.sym 17241 $false
.sym 17242 $false
.sym 17243 $false
.sym 17246 r_adc_master_rx_buffer_1[27]
.sym 17247 $false
.sym 17248 $false
.sym 17249 $false
.sym 17252 r_adc_master_rx_buffer_1[7]
.sym 17253 $false
.sym 17254 $false
.sym 17255 $false
.sym 17258 r_adc_master_rx_buffer_1[27]
.sym 17259 $false
.sym 17260 $false
.sym 17261 $false
.sym 17264 r_adc_master_rx_buffer_1[17]
.sym 17265 $false
.sym 17266 $false
.sym 17267 $false
.sym 17274 $abc$41427$n5568
.sym 17275 blink_simple_LED2.i_clk$2
.sym 17276 $false
.sym 17278 r_adc_master_tx_buffer_1[120][1]
.sym 17280 r_adc_master_tx_buffer_1[120][7]
.sym 17281 r_adc_master_tx_buffer_1[120][5]
.sym 17282 r_adc_master_tx_buffer_1[120][6]
.sym 17357 r_adc_master_rx_buffer_1[25]
.sym 17358 $false
.sym 17359 $false
.sym 17360 $false
.sym 17387 r_adc_master_rx_buffer_1[22]
.sym 17388 $false
.sym 17389 $false
.sym 17390 $false
.sym 17393 r_adc_master_rx_buffer_1[26]
.sym 17394 $false
.sym 17395 $false
.sym 17396 $false
.sym 17397 $abc$41427$n5547
.sym 17398 blink_simple_LED2.i_clk$2
.sym 17399 $false
.sym 17401 r_adc_master_tx_buffer_2[0][6]
.sym 17402 r_adc_master_tx_buffer_2[2][0]
.sym 17480 r_adc_master_tx_buffer_2[19][7]
.sym 17481 r_adc_master_tx_buffer_2[23][7]
.sym 17482 r_spi_master_tx_counter[0]
.sym 17483 r_spi_master_tx_counter[2]
.sym 17486 r_adc_master_rx_buffer_1[20]
.sym 17487 $false
.sym 17488 $false
.sym 17489 $false
.sym 17492 r_adc_master_rx_buffer_1[9]
.sym 17493 $false
.sym 17494 $false
.sym 17495 $false
.sym 17504 r_adc_master_rx_buffer_1[25]
.sym 17505 $false
.sym 17506 $false
.sym 17507 $false
.sym 17516 r_adc_master_rx_buffer_1[8]
.sym 17517 $false
.sym 17518 $false
.sym 17519 $false
.sym 17520 $abc$41427$n5567
.sym 17521 blink_simple_LED2.i_clk$2
.sym 17522 $false
.sym 17523 $abc$41427$n5068_1
.sym 17524 $abc$41427$n3795
.sym 17525 r_adc_master_tx_buffer_1[16][7]
.sym 17528 r_adc_master_tx_buffer_1[17][4]
.sym 17529 r_adc_master_tx_buffer_1[16][4]
.sym 17530 r_adc_master_tx_buffer_1[19][1]
.sym 17603 r_adc_master_rx_buffer_1[25]
.sym 17604 $false
.sym 17605 $false
.sym 17606 $false
.sym 17609 r_adc_master_rx_buffer_1[21]
.sym 17610 $false
.sym 17611 $false
.sym 17612 $false
.sym 17615 r_adc_master_rx_buffer_1[24]
.sym 17616 $false
.sym 17617 $false
.sym 17618 $false
.sym 17627 r_adc_master_rx_buffer_1[1]
.sym 17628 $false
.sym 17629 $false
.sym 17630 $false
.sym 17633 r_adc_master_rx_buffer_1[28]
.sym 17634 $false
.sym 17635 $false
.sym 17636 $false
.sym 17639 r_adc_master_rx_buffer_1[7]
.sym 17640 $false
.sym 17641 $false
.sym 17642 $false
.sym 17643 $abc$41427$n5563
.sym 17644 blink_simple_LED2.i_clk$2
.sym 17645 $false
.sym 17646 $abc$41427$n4195_1
.sym 17647 $abc$41427$n4494_1
.sym 17648 r_adc_master_tx_buffer_1[119][1]
.sym 17650 r_adc_master_tx_buffer_1[117][3]
.sym 17720 spiMasterADC.r_CS_n
.sym 17721 r_spi_master_adc_cs_control
.sym 17722 $false
.sym 17723 $false
.sym 17738 $abc$41427$n3354
.sym 17739 $abc$41427$n3353
.sym 17740 r_spi_master_tx_counter[1]
.sym 17741 r_spi_master_tx_counter[3]
.sym 17744 r_adc_master_tx_buffer_2[40][3]
.sym 17745 r_adc_master_tx_buffer_2[41][3]
.sym 17746 r_spi_master_tx_counter[1]
.sym 17747 r_spi_master_tx_counter[0]
.sym 17750 r_adc_master_tx_buffer_2[2][0]
.sym 17751 r_adc_master_tx_buffer_2[6][0]
.sym 17752 r_spi_master_tx_counter[0]
.sym 17753 r_spi_master_tx_counter[2]
.sym 17756 r_adc_master_rx_buffer_1[19]
.sym 17757 $false
.sym 17758 $false
.sym 17759 $false
.sym 17762 r_adc_master_rx_buffer_1[31]
.sym 17763 $false
.sym 17764 $false
.sym 17765 $false
.sym 17766 $abc$41427$n5568
.sym 17767 blink_simple_LED2.i_clk$2
.sym 17768 $false
.sym 17769 $abc$41427$n3918
.sym 17770 $abc$41427$n4944_1
.sym 17771 r_adc_master_tx_buffer_2[88][7]
.sym 17772 r_adc_master_tx_buffer_2[90][2]
.sym 17774 r_adc_master_tx_buffer_2[91][4]
.sym 17775 r_adc_master_tx_buffer_2[91][7]
.sym 17843 r_adc_master_tx_buffer_2[38][1]
.sym 17844 r_adc_master_tx_buffer_2[39][1]
.sym 17845 r_spi_master_tx_counter[0]
.sym 17846 $false
.sym 17861 r_adc_master_rx_buffer_1[14]
.sym 17862 $false
.sym 17863 $false
.sym 17864 $false
.sym 17867 r_adc_master_rx_buffer_1[27]
.sym 17868 $false
.sym 17869 $false
.sym 17870 $false
.sym 17885 r_adc_master_rx_buffer_1[25]
.sym 17886 $false
.sym 17887 $false
.sym 17888 $false
.sym 17889 $abc$41427$n5572
.sym 17890 blink_simple_LED2.i_clk$2
.sym 17891 $false
.sym 17892 $abc$41427$n3893
.sym 17893 r_adc_master_tx_buffer_2[110][7]
.sym 17894 r_adc_master_tx_buffer_2[109][2]
.sym 17895 r_adc_master_tx_buffer_2[109][4]
.sym 17896 r_adc_master_tx_buffer_2[110][2]
.sym 17897 r_adc_master_tx_buffer_2[109][5]
.sym 17898 r_adc_master_tx_buffer_2[108][4]
.sym 17990 spiMasterADC.SPI_Master_Inst.o_TX_Ready
.sym 17991 spiMasterADC.SPI_Master_Inst.r_Leading_Edge
.sym 17992 $false
.sym 17993 $false
.sym 18002 PIN_8$2
.sym 18003 $false
.sym 18004 $false
.sym 18005 $false
.sym 18012 $abc$41427$n650
.sym 18013 blink_simple_LED2.i_clk$2
.sym 18014 $abc$41427$n886$2
.sym 18017 $abc$41427$n3939
.sym 18018 $abc$41427$n4258_1
.sym 18019 r_adc_master_tx_buffer_1[89][6]
.sym 18021 r_adc_master_tx_buffer_1[90][0]
.sym 18022 r_adc_master_tx_buffer_1[90][4]
.sym 18089 r_adc_master_tx_buffer_2[56][6]
.sym 18090 r_adc_master_tx_buffer_2[58][6]
.sym 18091 r_spi_master_tx_counter[0]
.sym 18092 $abc$41427$n5199_1
.sym 18095 r_adc_master_tx_buffer_2[57][6]
.sym 18096 r_adc_master_tx_buffer_2[59][6]
.sym 18097 r_spi_master_tx_counter[0]
.sym 18098 r_spi_master_tx_counter[1]
.sym 18101 r_adc_master_rx_buffer_1[1]
.sym 18102 $false
.sym 18103 $false
.sym 18104 $false
.sym 18107 r_adc_master_rx_buffer_1[30]
.sym 18108 $false
.sym 18109 $false
.sym 18110 $false
.sym 18113 r_adc_master_rx_buffer_1[12]
.sym 18114 $false
.sym 18115 $false
.sym 18116 $false
.sym 18125 r_adc_master_rx_buffer_1[22]
.sym 18126 $false
.sym 18127 $false
.sym 18128 $false
.sym 18131 r_adc_master_rx_buffer_1[2]
.sym 18132 $false
.sym 18133 $false
.sym 18134 $false
.sym 18135 $abc$41427$n5572
.sym 18136 blink_simple_LED2.i_clk$2
.sym 18137 $false
.sym 18139 $abc$41427$n4957_1
.sym 18140 $abc$41427$n3337
.sym 18142 r_adc_master_tx_buffer_1[88][1]
.sym 18143 r_adc_master_tx_buffer_1[88][4]
.sym 18144 r_adc_master_tx_buffer_1[90][2]
.sym 18212 r_adc_master_tx_buffer_1[26][0]
.sym 18213 r_adc_master_tx_buffer_1[27][0]
.sym 18214 r_spi_master_tx_counter[0]
.sym 18215 r_spi_master_tx_counter[1]
.sym 18224 r_adc_master_tx_buffer_2[88][6]
.sym 18225 r_adc_master_tx_buffer_2[89][6]
.sym 18226 r_spi_master_tx_counter[1]
.sym 18227 r_spi_master_tx_counter[0]
.sym 18230 r_adc_master_tx_buffer_1[26][1]
.sym 18231 r_adc_master_tx_buffer_1[27][1]
.sym 18232 r_spi_master_tx_counter[0]
.sym 18233 r_spi_master_tx_counter[1]
.sym 18236 r_adc_master_rx_buffer_1[0]
.sym 18237 $false
.sym 18238 $false
.sym 18239 $false
.sym 18242 r_adc_master_rx_buffer_1[9]
.sym 18243 $false
.sym 18244 $false
.sym 18245 $false
.sym 18248 r_adc_master_rx_buffer_1[1]
.sym 18249 $false
.sym 18250 $false
.sym 18251 $false
.sym 18254 r_adc_master_rx_buffer_1[8]
.sym 18255 $false
.sym 18256 $false
.sym 18257 $false
.sym 18258 $abc$41427$n5489
.sym 18259 blink_simple_LED2.i_clk$2
.sym 18260 $false
.sym 18261 $abc$41427$n2754
.sym 18262 $abc$41427$n4391_1
.sym 18263 $abc$41427$n2753
.sym 18264 $abc$41427$n3986
.sym 18265 $abc$41427$n2755
.sym 18266 $abc$41427$n4158_1
.sym 18267 spiMasterCS.SPI_Master_Inst.o_SPI_MOSI
.sym 18297 $true
.sym 18334 spiMasterCS.SPI_Master_Inst.r_TX_Bit_Count[0]$2
.sym 18335 $false
.sym 18336 spiMasterCS.SPI_Master_Inst.r_TX_Bit_Count[0]
.sym 18337 $false
.sym 18338 $false
.sym 18340 $auto$alumacc.cc:474:replace_alu$1681.C[2]
.sym 18342 spiMasterCS.SPI_Master_Inst.r_TX_Bit_Count[1]
.sym 18343 $true$2
.sym 18347 $false
.sym 18348 spiMasterCS.SPI_Master_Inst.r_TX_Bit_Count[2]
.sym 18349 $false
.sym 18350 $auto$alumacc.cc:474:replace_alu$1681.C[2]
.sym 18353 r_adc_master_tx_buffer_1[14][3]
.sym 18354 r_adc_master_tx_buffer_1[15][3]
.sym 18355 r_spi_master_tx_counter[0]
.sym 18356 r_spi_master_tx_counter[1]
.sym 18359 r_adc_master_tx_buffer_2[56][4]
.sym 18360 r_adc_master_tx_buffer_2[58][4]
.sym 18361 r_spi_master_tx_counter[0]
.sym 18362 $abc$41427$n5103_1
.sym 18365 r_adc_master_rx_buffer_1[4]
.sym 18366 $false
.sym 18367 $false
.sym 18368 $false
.sym 18371 r_adc_master_rx_buffer_1[3]
.sym 18372 $false
.sym 18373 $false
.sym 18374 $false
.sym 18377 r_adc_master_rx_buffer_1[11]
.sym 18378 $false
.sym 18379 $false
.sym 18380 $false
.sym 18381 $abc$41427$n5477
.sym 18382 blink_simple_LED2.i_clk$2
.sym 18383 $false
.sym 18384 $abc$41427$n2974
.sym 18385 $abc$41427$n2976
.sym 18386 r_adc_master_tx_buffer_1[24][5]
.sym 18387 r_adc_master_tx_buffer_1[24][6]
.sym 18388 r_adc_master_tx_buffer_1[27][5]
.sym 18389 r_adc_master_tx_buffer_1[24][2]
.sym 18390 r_adc_master_tx_buffer_1[27][3]
.sym 18391 r_adc_master_tx_buffer_1[26][3]
.sym 18464 $false
.sym 18465 spiMasterADC.SPI_Master_Inst.r_RX_Bit_Count[0]
.sym 18466 $false
.sym 18467 $false
.sym 18470 r_adc_master_tx_buffer_1[56][4]
.sym 18471 r_adc_master_tx_buffer_1[58][4]
.sym 18472 r_spi_master_tx_counter[0]
.sym 18473 $abc$41427$n5093_1
.sym 18476 spiMasterADC.SPI_Master_Inst.o_TX_Ready
.sym 18477 $abc$41427$n2849
.sym 18478 $false
.sym 18479 $false
.sym 18482 spiMasterADC.SPI_Master_Inst.o_TX_Ready
.sym 18483 $abc$41427$n2853
.sym 18484 $false
.sym 18485 $false
.sym 18504 $abc$41427$n631
.sym 18505 blink_simple_LED2.i_clk$2
.sym 18506 $abc$41427$n886$2
.sym 18507 r_adc_master_tx_buffer_2[111][2]
.sym 18510 r_adc_master_tx_buffer_2[108][5]
.sym 18511 r_adc_master_tx_buffer_2[111][4]
.sym 18513 r_adc_master_tx_buffer_2[108][2]
.sym 18599 $abc$41427$n4272_1
.sym 18600 $abc$41427$n4271_1
.sym 18601 r_spi_master_tx_counter[2]
.sym 18602 r_spi_master_tx_counter[1]
.sym 18605 r_adc_master_tx_buffer_2[36][1]
.sym 18606 r_adc_master_tx_buffer_2[37][1]
.sym 18607 r_spi_master_tx_counter[0]
.sym 18608 $false
.sym 18611 r_adc_master_rx_buffer_1[10]
.sym 18612 $false
.sym 18613 $false
.sym 18614 $false
.sym 18617 r_adc_master_rx_buffer_1[4]
.sym 18618 $false
.sym 18619 $false
.sym 18620 $false
.sym 18627 $abc$41427$n5584
.sym 18628 blink_simple_LED2.i_clk$2
.sym 18629 $false
.sym 18632 $abc$41427$n4606_1
.sym 18633 $abc$41427$n4256_1
.sym 18634 $abc$41427$n4945_1
.sym 18635 $abc$41427$n4607_1
.sym 18636 $abc$41427$n4602_1
.sym 18637 r_adc_master_tx_buffer_1[111][6]
.sym 18710 r_adc_master_tx_buffer_2[1][6]
.sym 18711 r_adc_master_tx_buffer_2[5][6]
.sym 18712 r_spi_master_tx_counter[2]
.sym 18713 r_spi_master_tx_counter[0]
.sym 18722 r_adc_master_rx_buffer_1[22]
.sym 18723 $false
.sym 18724 $false
.sym 18725 $false
.sym 18750 $abc$41427$n5556
.sym 18751 blink_simple_LED2.i_clk$2
.sym 18752 $false
.sym 18754 $abc$41427$n4243_1
.sym 18756 $abc$41427$n4244_1
.sym 18757 $abc$41427$n4245_1
.sym 18758 $abc$41427$n4958_1
.sym 18760 r_adc_master_tx_buffer_2[110][1]
.sym 18839 r_adc_master_tx_buffer_2[56][7]
.sym 18840 r_adc_master_tx_buffer_2[58][7]
.sym 18841 r_spi_master_tx_counter[0]
.sym 18842 $abc$41427$n5223_1
.sym 18845 r_adc_master_rx_buffer_1[31]
.sym 18846 $false
.sym 18847 $false
.sym 18848 $false
.sym 18863 r_adc_master_rx_buffer_1[28]
.sym 18864 $false
.sym 18865 $false
.sym 18866 $false
.sym 18869 r_adc_master_rx_buffer_1[15]
.sym 18870 $false
.sym 18871 $false
.sym 18872 $false
.sym 18873 $abc$41427$n5572
.sym 18874 blink_simple_LED2.i_clk$2
.sym 18875 $false
.sym 18878 $abc$41427$n4268_1
.sym 18879 $abc$41427$n4493_1
.sym 18880 $abc$41427$n4267_1
.sym 18881 r_adc_master_tx_buffer_2[19][1]
.sym 18882 r_adc_master_tx_buffer_2[18][6]
.sym 18883 r_adc_master_tx_buffer_2[17][2]
.sym 18950 r_adc_master_tx_buffer_2[88][2]
.sym 18951 r_adc_master_tx_buffer_2[89][2]
.sym 18952 r_spi_master_tx_counter[1]
.sym 18953 r_spi_master_tx_counter[0]
.sym 18956 r_adc_master_rx_buffer_1[17]
.sym 18957 $false
.sym 18958 $false
.sym 18959 $false
.sym 18962 r_adc_master_rx_buffer_1[12]
.sym 18963 $false
.sym 18964 $false
.sym 18965 $false
.sym 18968 r_adc_master_rx_buffer_1[15]
.sym 18969 $false
.sym 18970 $false
.sym 18971 $false
.sym 18974 r_adc_master_rx_buffer_1[18]
.sym 18975 $false
.sym 18976 $false
.sym 18977 $false
.sym 18980 r_adc_master_rx_buffer_1[22]
.sym 18981 $false
.sym 18982 $false
.sym 18983 $false
.sym 18986 r_adc_master_rx_buffer_1[26]
.sym 18987 $false
.sym 18988 $false
.sym 18989 $false
.sym 18992 r_adc_master_rx_buffer_1[23]
.sym 18993 $false
.sym 18994 $false
.sym 18995 $false
.sym 18996 $abc$41427$n5580
.sym 18997 blink_simple_LED2.i_clk$2
.sym 18998 $false
.sym 19003 $abc$41427$n3369_1
.sym 19005 r_adc_master_tx_buffer_1[97][7]
.sym 19073 r_adc_master_tx_buffer_2[60][0]
.sym 19074 r_adc_master_tx_buffer_2[61][0]
.sym 19075 r_spi_master_tx_counter[1]
.sym 19076 r_spi_master_tx_counter[0]
.sym 19079 r_adc_master_tx_buffer_2[62][0]
.sym 19080 r_adc_master_tx_buffer_2[63][0]
.sym 19081 r_spi_master_tx_counter[0]
.sym 19082 r_spi_master_tx_counter[1]
.sym 19085 r_adc_master_rx_buffer_1[24]
.sym 19086 $false
.sym 19087 $false
.sym 19088 $false
.sym 19091 r_adc_master_rx_buffer_1[8]
.sym 19092 $false
.sym 19093 $false
.sym 19094 $false
.sym 19103 r_adc_master_rx_buffer_1[23]
.sym 19104 $false
.sym 19105 $false
.sym 19106 $false
.sym 19109 r_adc_master_rx_buffer_1[0]
.sym 19110 $false
.sym 19111 $false
.sym 19112 $false
.sym 19115 r_adc_master_rx_buffer_1[16]
.sym 19116 $false
.sym 19117 $false
.sym 19118 $false
.sym 19119 $abc$41427$n5573
.sym 19120 blink_simple_LED2.i_clk$2
.sym 19121 $false
.sym 19220 $abc$41427$n3867
.sym 19221 $abc$41427$n3866
.sym 19222 r_spi_master_tx_counter[2]
.sym 19223 r_spi_master_tx_counter[1]
.sym 19226 r_adc_master_rx_buffer_1[8]
.sym 19227 $false
.sym 19228 $false
.sym 19229 $false
.sym 19242 $abc$41427$n5584
.sym 19243 blink_simple_LED2.i_clk$2
.sym 19244 $false
.sym 19245 $abc$41427$n3283
.sym 19246 $abc$41427$n3146
.sym 19247 $abc$41427$n183
.sym 19248 $abc$41427$n184
.sym 19249 r_adc_master_tx_buffer_1[35][6]
.sym 19250 r_adc_master_tx_buffer_1[32][2]
.sym 19252 r_adc_master_tx_buffer_1[32][5]
.sym 19319 r_adc_master_tx_buffer_2[38][3]
.sym 19320 r_adc_master_tx_buffer_2[39][3]
.sym 19321 r_spi_master_tx_counter[0]
.sym 19322 $false
.sym 19337 r_adc_master_rx_buffer_1[30]
.sym 19338 $false
.sym 19339 $false
.sym 19340 $false
.sym 19343 r_adc_master_rx_buffer_1[11]
.sym 19344 $false
.sym 19345 $false
.sym 19346 $false
.sym 19349 r_adc_master_rx_buffer_1[17]
.sym 19350 $false
.sym 19351 $false
.sym 19352 $false
.sym 19355 r_adc_master_rx_buffer_1[3]
.sym 19356 $false
.sym 19357 $false
.sym 19358 $false
.sym 19361 r_adc_master_rx_buffer_1[1]
.sym 19362 $false
.sym 19363 $false
.sym 19364 $false
.sym 19365 $abc$41427$n5567
.sym 19366 blink_simple_LED2.i_clk$2
.sym 19367 $false
.sym 19370 r_adc_master_tx_buffer_2[91][5]
.sym 19460 r_adc_master_tx_buffer_2[106][0]
.sym 19461 r_adc_master_tx_buffer_2[107][0]
.sym 19462 r_spi_master_tx_counter[0]
.sym 19463 r_spi_master_tx_counter[1]
.sym 19484 r_adc_master_conversion
.sym 19485 $false
.sym 19486 $false
.sym 19487 $false
.sym 19488 $abc$41427$n5632
.sym 19489 blink_simple_LED2.i_clk$2
.sym 19490 $false
.sym 19493 $abc$41427$n5388
.sym 19494 $abc$41427$n5390
.sym 19497 r_adc_master_tx_buffer_2[17][6]
.sym 19498 r_adc_master_tx_buffer_2[16][6]
.sym 19527 $true
.sym 19564 $abc$41427$n5386$2
.sym 19565 $false
.sym 19566 $abc$41427$n5386
.sym 19567 $false
.sym 19568 $false
.sym 19570 $auto$alumacc.cc:474:replace_alu$1520.C[2]
.sym 19572 $false
.sym 19573 $abc$41427$n5364
.sym 19576 $auto$alumacc.cc:474:replace_alu$1520.C[3]
.sym 19578 $false
.sym 19579 $abc$41427$n5388
.sym 19582 $auto$alumacc.cc:474:replace_alu$1520.C[4]
.sym 19584 $false
.sym 19585 $abc$41427$n5390
.sym 19588 $abc$41427$n676$2
.sym 19590 $false
.sym 19591 $abc$41427$n5392
.sym 19598 $abc$41427$n676$2
.sym 19601 spiMasterCS.SPI_Master_Inst.r_SPI_Clk_Edges[0]
.sym 19602 $false
.sym 19603 $false
.sym 19604 $false
.sym 19607 r_adc_master_rx_buffer_1[17]
.sym 19608 $false
.sym 19609 $false
.sym 19610 $false
.sym 19611 $abc$41427$n5496
.sym 19612 blink_simple_LED2.i_clk$2
.sym 19613 $false
.sym 19616 $auto$alumacc.cc:474:replace_alu$1678.C[2]
.sym 19617 $auto$alumacc.cc:474:replace_alu$1678.C[3]
.sym 19618 $abc$41427$n3118
.sym 19621 r_adc_master_tx_buffer_1[21][5]
.sym 19694 spiMasterCS.SPI_Master_Inst.r_SPI_Clk_Edges[4]
.sym 19695 $false
.sym 19696 $false
.sym 19697 $false
.sym 19706 spiMasterCS.SPI_Master_Inst.r_SPI_Clk_Edges[1]
.sym 19707 $false
.sym 19708 $false
.sym 19709 $false
.sym 19718 r_spi_master_tx_dv
.sym 19719 $abc$41427$n3118
.sym 19720 $false
.sym 19721 $false
.sym 19724 r_spi_master_tx_dv
.sym 19725 spiMasterCS.SPI_Master_Inst.r_SPI_Clk_Edges[1]
.sym 19726 spiMasterCS.SPI_Master_Inst.r_SPI_Clk_Edges[0]
.sym 19727 $false
.sym 19734 $abc$41427$n675
.sym 19735 blink_simple_LED2.i_clk$2
.sym 19736 $abc$41427$n884$2
.sym 19738 $abc$41427$n4495_1
.sym 19740 $abc$41427$n5362
.sym 19743 r_adc_master_tx_buffer_1[98][7]
.sym 19817 spiMasterCS.r_TX_Count[2]
.sym 19818 $false
.sym 19819 $false
.sym 19820 $false
.sym 19835 spiMasterCS.r_TX_Count[6]
.sym 19836 $false
.sym 19837 $false
.sym 19838 $false
.sym 19847 r_adc_master_rx_buffer_1[0]
.sym 19848 $false
.sym 19849 $false
.sym 19850 $false
.sym 19857 $abc$41427$n5584
.sym 19858 blink_simple_LED2.i_clk$2
.sym 19859 $false
.sym 19862 $auto$alumacc.cc:474:replace_alu$1669.C[2]
.sym 19863 $auto$alumacc.cc:474:replace_alu$1669.C[3]
.sym 19864 $auto$alumacc.cc:474:replace_alu$1669.C[4]
.sym 19865 $auto$alumacc.cc:474:replace_alu$1669.C[5]
.sym 19866 $abc$41427$n2548
.sym 19867 r_adc_master_tx_buffer_1[77][2]
.sym 19896 $true
.sym 19933 $abc$41427$n5443$2
.sym 19934 $false
.sym 19935 $abc$41427$n5443
.sym 19936 $false
.sym 19937 $false
.sym 19939 $auto$alumacc.cc:474:replace_alu$1530.C[2]
.sym 19941 $false
.sym 19942 $abc$41427$n5362
.sym 19945 $auto$alumacc.cc:474:replace_alu$1530.C[3]
.sym 19947 $false
.sym 19948 $abc$41427$n5444
.sym 19951 $auto$alumacc.cc:474:replace_alu$1530.C[4]
.sym 19953 $false
.sym 19954 $abc$41427$n5445
.sym 19957 $auto$alumacc.cc:474:replace_alu$1530.C[5]
.sym 19959 $false
.sym 19960 $abc$41427$n5446
.sym 19963 $auto$alumacc.cc:474:replace_alu$1530.C[6]
.sym 19965 $false
.sym 19966 $abc$41427$n5447
.sym 19969 $abc$41427$n700$2
.sym 19971 $false
.sym 19972 $abc$41427$n5448
.sym 19979 $abc$41427$n700$2
.sym 19983 $abc$41427$n4090
.sym 19984 $abc$41427$n5446
.sym 19986 r_adc_master_tx_buffer_1[101][4]
.sym 19988 r_adc_master_tx_buffer_1[103][5]
.sym 19989 r_adc_master_tx_buffer_1[102][5]
.sym 19990 r_adc_master_tx_buffer_1[102][7]
.sym 20057 spiMasterCS.r_TX_Count[3]
.sym 20058 $false
.sym 20059 $false
.sym 20060 $false
.sym 20063 r_adc_master_tx_buffer_2[34][4]
.sym 20064 r_adc_master_tx_buffer_2[35][4]
.sym 20065 r_spi_master_tx_counter[0]
.sym 20066 $false
.sym 20069 spiMasterCS.r_TX_Count[5]
.sym 20070 $false
.sym 20071 $false
.sym 20072 $false
.sym 20075 r_adc_master_rx_buffer_1[4]
.sym 20076 $false
.sym 20077 $false
.sym 20078 $false
.sym 20093 r_adc_master_rx_buffer_1[12]
.sym 20094 $false
.sym 20095 $false
.sym 20096 $false
.sym 20103 $abc$41427$n5566
.sym 20104 blink_simple_LED2.i_clk$2
.sym 20105 $false
.sym 20111 r_blink_enable_2
.sym 20186 r_adc_master_tx_buffer_1[46][2]
.sym 20187 r_adc_master_tx_buffer_1[47][2]
.sym 20188 r_spi_master_tx_counter[1]
.sym 20189 r_spi_master_tx_counter[0]
.sym 20204 r_adc_master_rx_buffer_1[2]
.sym 20205 $false
.sym 20206 $false
.sym 20207 $false
.sym 20222 r_adc_master_rx_buffer_1[10]
.sym 20223 $false
.sym 20224 $false
.sym 20225 $false
.sym 20226 $abc$41427$n5503
.sym 20227 blink_simple_LED2.i_clk$2
.sym 20228 $false
.sym 20232 blink_simple_LED2.outputStatus
.sym 20397 blink_simple_LED2.i_clk
.sym 20454 r_adc_master_tx_buffer_2[89][4]
.sym 20581 $abc$41427$n5282
.sym 20584 r_adc_master_tx_buffer_2[115][5]
.sym 20587 r_adc_master_tx_buffer_2[113][0]
.sym 20732 $abc$41427$n3279
.sym 20733 $abc$41427$n4675_1
.sym 20734 r_adc_master_rx_buffer_1[18]
.sym 20735 $false
.sym 20736 $true
.sym 20737 blink_simple_LED2.i_clk$2
.sym 20738 $false
.sym 20745 r_adc_master_tx_buffer_1[96][0]
.sym 20825 r_adc_master_rx_buffer_1[5]
.sym 20826 $false
.sym 20827 $false
.sym 20828 $false
.sym 20849 r_adc_master_rx_buffer_1[4]
.sym 20850 $false
.sym 20851 $false
.sym 20852 $false
.sym 20859 $abc$41427$n5587$2
.sym 20860 blink_simple_LED2.i_clk$2
.sym 20861 $false
.sym 20862 $abc$41427$n4589_1
.sym 20863 r_adc_master_tx_buffer_2[77][7]
.sym 20865 r_adc_master_tx_buffer_2[79][2]
.sym 20866 r_adc_master_tx_buffer_2[76][7]
.sym 20867 r_adc_master_tx_buffer_2[76][0]
.sym 20868 r_adc_master_tx_buffer_2[76][3]
.sym 20948 r_adc_master_tx_buffer_2[112][7]
.sym 20949 r_adc_master_tx_buffer_2[116][7]
.sym 20950 r_spi_master_tx_counter[1]
.sym 20951 r_spi_master_tx_counter[2]
.sym 20954 r_adc_master_rx_buffer_1[6]
.sym 20955 $false
.sym 20956 $false
.sym 20957 $false
.sym 20972 r_adc_master_rx_buffer_1[9]
.sym 20973 $false
.sym 20974 $false
.sym 20975 $false
.sym 20978 r_adc_master_rx_buffer_1[31]
.sym 20979 $false
.sym 20980 $false
.sym 20981 $false
.sym 20982 $abc$41427$n5587$2
.sym 20983 blink_simple_LED2.i_clk$2
.sym 20984 $false
.sym 20989 r_adc_master_tx_buffer_1[39][1]
.sym 21101 r_adc_master_rx_buffer_1[4]
.sym 21102 $false
.sym 21103 $false
.sym 21104 $false
.sym 21105 $abc$41427$n5534
.sym 21106 blink_simple_LED2.i_clk$2
.sym 21107 $false
.sym 21108 r_adc_master_tx_buffer_1[44][6]
.sym 21110 r_adc_master_tx_buffer_1[44][3]
.sym 21111 r_adc_master_tx_buffer_1[47][6]
.sym 21113 r_adc_master_tx_buffer_1[47][0]
.sym 21188 r_adc_master_rx_buffer_1[5]
.sym 21189 $false
.sym 21190 $false
.sym 21191 $false
.sym 21212 r_adc_master_rx_buffer_1[9]
.sym 21213 $false
.sym 21214 $false
.sym 21215 $false
.sym 21218 r_adc_master_rx_buffer_1[16]
.sym 21219 $false
.sym 21220 $false
.sym 21221 $false
.sym 21228 $abc$41427$n5566
.sym 21229 blink_simple_LED2.i_clk$2
.sym 21230 $false
.sym 21231 $abc$41427$n4420_1
.sym 21232 $abc$41427$n2965
.sym 21233 r_adc_master_tx_buffer_1[13][7]
.sym 21234 r_adc_master_tx_buffer_1[12][7]
.sym 21235 r_adc_master_tx_buffer_1[12][3]
.sym 21236 r_adc_master_tx_buffer_1[13][3]
.sym 21305 r_adc_master_tx_buffer_1[90][7]
.sym 21306 r_adc_master_tx_buffer_1[91][7]
.sym 21307 r_spi_master_tx_counter[0]
.sym 21308 r_spi_master_tx_counter[1]
.sym 21311 r_adc_master_rx_buffer_1[26]
.sym 21312 $false
.sym 21313 $false
.sym 21314 $false
.sym 21323 r_adc_master_rx_buffer_1[15]
.sym 21324 $false
.sym 21325 $false
.sym 21326 $false
.sym 21329 r_adc_master_rx_buffer_1[7]
.sym 21330 $false
.sym 21331 $false
.sym 21332 $false
.sym 21335 r_adc_master_rx_buffer_1[21]
.sym 21336 $false
.sym 21337 $false
.sym 21338 $false
.sym 21341 r_adc_master_rx_buffer_1[2]
.sym 21342 $false
.sym 21343 $false
.sym 21344 $false
.sym 21351 $abc$41427$n5534
.sym 21352 blink_simple_LED2.i_clk$2
.sym 21353 $false
.sym 21355 r_spi_master_adc_tx_data[24]
.sym 21356 $abc$41427$n30
.sym 21434 r_adc_master_rx_buffer_1[25]
.sym 21435 $false
.sym 21436 $false
.sym 21437 $false
.sym 21446 r_adc_master_rx_buffer_1[31]
.sym 21447 $false
.sym 21448 $false
.sym 21449 $false
.sym 21452 r_adc_master_rx_buffer_1[29]
.sym 21453 $false
.sym 21454 $false
.sym 21455 $false
.sym 21458 r_adc_master_rx_buffer_1[30]
.sym 21459 $false
.sym 21460 $false
.sym 21461 $false
.sym 21474 $abc$41427$n5555
.sym 21475 blink_simple_LED2.i_clk$2
.sym 21476 $false
.sym 21477 $abc$41427$n3583
.sym 21479 $abc$41427$n3585
.sym 21482 r_spi_master_adc_rx_data[1]
.sym 21557 r_adc_master_rx_buffer_1[30]
.sym 21558 $false
.sym 21559 $false
.sym 21560 $false
.sym 21563 r_adc_master_rx_buffer_1[8]
.sym 21564 $false
.sym 21565 $false
.sym 21566 $false
.sym 21597 $abc$41427$n5556
.sym 21598 blink_simple_LED2.i_clk$2
.sym 21599 $false
.sym 21600 r_adc_master_tx_buffer_1[114][1]
.sym 21604 r_adc_master_tx_buffer_1[113][3]
.sym 21606 r_adc_master_tx_buffer_1[112][5]
.sym 21674 r_adc_master_tx_buffer_2[19][1]
.sym 21675 r_adc_master_tx_buffer_2[23][1]
.sym 21676 r_spi_master_tx_counter[0]
.sym 21677 r_spi_master_tx_counter[2]
.sym 21680 r_adc_master_tx_buffer_1[16][4]
.sym 21681 r_adc_master_tx_buffer_1[17][4]
.sym 21682 r_spi_master_tx_counter[0]
.sym 21683 $false
.sym 21686 r_adc_master_rx_buffer_1[31]
.sym 21687 $false
.sym 21688 $false
.sym 21689 $false
.sym 21704 r_adc_master_rx_buffer_1[20]
.sym 21705 $false
.sym 21706 $false
.sym 21707 $false
.sym 21710 r_adc_master_rx_buffer_1[28]
.sym 21711 $false
.sym 21712 $false
.sym 21713 $false
.sym 21716 r_adc_master_rx_buffer_1[1]
.sym 21717 $false
.sym 21718 $false
.sym 21719 $false
.sym 21720 $abc$41427$n5635$2
.sym 21721 blink_simple_LED2.i_clk$2
.sym 21722 $false
.sym 21723 $abc$41427$n2997_1
.sym 21728 $abc$41427$n32
.sym 21797 r_adc_master_tx_buffer_2[115][6]
.sym 21798 r_adc_master_tx_buffer_2[119][6]
.sym 21799 r_spi_master_tx_counter[2]
.sym 21800 r_spi_master_tx_counter[1]
.sym 21803 r_adc_master_tx_buffer_1[99][7]
.sym 21804 r_adc_master_tx_buffer_1[103][7]
.sym 21805 r_spi_master_tx_counter[2]
.sym 21806 r_spi_master_tx_counter[0]
.sym 21809 r_adc_master_rx_buffer_1[1]
.sym 21810 $false
.sym 21811 $false
.sym 21812 $false
.sym 21821 r_adc_master_rx_buffer_1[19]
.sym 21822 $false
.sym 21823 $false
.sym 21824 $false
.sym 21843 $abc$41427$n5552
.sym 21844 blink_simple_LED2.i_clk$2
.sym 21845 $false
.sym 21846 r_adc_master_tx_buffer_1[115][3]
.sym 21852 r_adc_master_tx_buffer_1[113][6]
.sym 21920 r_adc_master_tx_buffer_2[90][4]
.sym 21921 r_adc_master_tx_buffer_2[91][4]
.sym 21922 r_spi_master_tx_counter[0]
.sym 21923 r_spi_master_tx_counter[1]
.sym 21926 r_adc_master_tx_buffer_2[90][2]
.sym 21927 r_adc_master_tx_buffer_2[91][2]
.sym 21928 r_spi_master_tx_counter[0]
.sym 21929 $false
.sym 21932 r_adc_master_rx_buffer_1[31]
.sym 21933 $false
.sym 21934 $false
.sym 21935 $false
.sym 21938 r_adc_master_rx_buffer_1[10]
.sym 21939 $false
.sym 21940 $false
.sym 21941 $false
.sym 21950 r_adc_master_rx_buffer_1[4]
.sym 21951 $false
.sym 21952 $false
.sym 21953 $false
.sym 21956 r_adc_master_rx_buffer_1[7]
.sym 21957 $false
.sym 21958 $false
.sym 21959 $false
.sym 21966 $abc$41427$n5580
.sym 21967 blink_simple_LED2.i_clk$2
.sym 21968 $false
.sym 21972 $abc$41427$n3646
.sym 21975 r_adc_master_tx_buffer_1[35][1]
.sym 22043 r_adc_master_tx_buffer_2[108][4]
.sym 22044 r_adc_master_tx_buffer_2[109][4]
.sym 22045 r_spi_master_tx_counter[1]
.sym 22046 r_spi_master_tx_counter[0]
.sym 22049 r_adc_master_rx_buffer_1[15]
.sym 22050 $false
.sym 22051 $false
.sym 22052 $false
.sym 22055 r_adc_master_rx_buffer_1[18]
.sym 22056 $false
.sym 22057 $false
.sym 22058 $false
.sym 22061 r_adc_master_rx_buffer_1[20]
.sym 22062 $false
.sym 22063 $false
.sym 22064 $false
.sym 22067 r_adc_master_rx_buffer_1[10]
.sym 22068 $false
.sym 22069 $false
.sym 22070 $false
.sym 22073 r_adc_master_rx_buffer_1[21]
.sym 22074 $false
.sym 22075 $false
.sym 22076 $false
.sym 22079 r_adc_master_rx_buffer_1[28]
.sym 22080 $false
.sym 22081 $false
.sym 22082 $false
.sym 22089 $abc$41427$n5585
.sym 22090 blink_simple_LED2.i_clk$2
.sym 22091 $false
.sym 22092 $abc$41427$n2893
.sym 22094 $abc$41427$n4541_1
.sym 22095 r_adc_master_tx_buffer_2[9][7]
.sym 22096 r_adc_master_tx_buffer_2[8][7]
.sym 22098 r_adc_master_tx_buffer_2[8][2]
.sym 22099 r_adc_master_tx_buffer_2[9][2]
.sym 22178 r_adc_master_tx_buffer_1[90][4]
.sym 22179 r_adc_master_tx_buffer_1[91][4]
.sym 22180 r_spi_master_tx_counter[0]
.sym 22181 r_spi_master_tx_counter[1]
.sym 22184 r_adc_master_tx_buffer_2[0][6]
.sym 22185 r_adc_master_tx_buffer_2[4][6]
.sym 22186 r_spi_master_tx_counter[0]
.sym 22187 r_spi_master_tx_counter[2]
.sym 22190 r_adc_master_rx_buffer_1[22]
.sym 22191 $false
.sym 22192 $false
.sym 22193 $false
.sym 22202 r_adc_master_rx_buffer_1[8]
.sym 22203 $false
.sym 22204 $false
.sym 22205 $false
.sym 22208 r_adc_master_rx_buffer_1[12]
.sym 22209 $false
.sym 22210 $false
.sym 22211 $false
.sym 22212 $abc$41427$n5534
.sym 22213 blink_simple_LED2.i_clk$2
.sym 22214 $false
.sym 22215 $abc$41427$n4334_1
.sym 22218 $abc$41427$n3894
.sym 22219 $abc$41427$n2964
.sym 22220 $abc$41427$n3892
.sym 22221 spiMasterCS.SPI_Master_Inst.r_TX_DV
.sym 22222 spiMasterCS.r_CS_n
.sym 22295 r_adc_master_tx_buffer_1[90][2]
.sym 22296 r_adc_master_tx_buffer_1[91][2]
.sym 22297 r_spi_master_tx_counter[1]
.sym 22298 r_spi_master_tx_counter[0]
.sym 22301 r_adc_master_tx_buffer_2[32][0]
.sym 22302 r_adc_master_tx_buffer_2[33][0]
.sym 22303 r_spi_master_tx_counter[0]
.sym 22304 $false
.sym 22313 r_adc_master_rx_buffer_1[25]
.sym 22314 $false
.sym 22315 $false
.sym 22316 $false
.sym 22319 r_adc_master_rx_buffer_1[28]
.sym 22320 $false
.sym 22321 $false
.sym 22322 $false
.sym 22325 r_adc_master_rx_buffer_1[10]
.sym 22326 $false
.sym 22327 $false
.sym 22328 $false
.sym 22335 $abc$41427$n5534
.sym 22336 blink_simple_LED2.i_clk$2
.sym 22337 $false
.sym 22339 $abc$41427$n4157_1
.sym 22342 r_adc_master_tx_buffer_2[80][0]
.sym 22343 r_adc_master_tx_buffer_2[82][7]
.sym 22412 r_adc_master_tx_buffer_2[108][2]
.sym 22413 r_adc_master_tx_buffer_2[109][2]
.sym 22414 r_spi_master_tx_counter[1]
.sym 22415 r_spi_master_tx_counter[0]
.sym 22418 r_adc_master_tx_buffer_1[24][6]
.sym 22419 r_adc_master_tx_buffer_1[25][6]
.sym 22420 r_spi_master_tx_counter[1]
.sym 22421 r_spi_master_tx_counter[0]
.sym 22424 $abc$41427$n2755
.sym 22425 $abc$41427$n2754
.sym 22426 $abc$41427$n2717
.sym 22427 $false
.sym 22430 r_adc_master_tx_buffer_2[108][5]
.sym 22431 r_adc_master_tx_buffer_2[109][5]
.sym 22432 r_spi_master_tx_counter[1]
.sym 22433 r_spi_master_tx_counter[0]
.sym 22436 r_adc_master_tx_buffer_2[110][2]
.sym 22437 r_adc_master_tx_buffer_2[111][2]
.sym 22438 r_spi_master_tx_counter[0]
.sym 22439 r_spi_master_tx_counter[1]
.sym 22442 r_adc_master_tx_buffer_1[24][5]
.sym 22443 r_adc_master_tx_buffer_1[25][5]
.sym 22444 r_spi_master_tx_counter[1]
.sym 22445 r_spi_master_tx_counter[0]
.sym 22448 $abc$41427$n4657_1
.sym 22449 $abc$41427$n4654_1
.sym 22450 spiMasterCS.SPI_Master_Inst.r_TX_Byte[7]
.sym 22451 spiMasterCS.SPI_Master_Inst.r_TX_DV
.sym 22458 $abc$41427$n696
.sym 22459 blink_simple_LED2.i_clk$2
.sym 22460 $abc$41427$n884$2
.sym 22462 $abc$41427$n4368_1
.sym 22463 $abc$41427$n5093_1
.sym 22464 $abc$41427$n4159_1
.sym 22465 r_adc_master_tx_buffer_1[56][6]
.sym 22466 r_adc_master_tx_buffer_1[59][4]
.sym 22468 r_adc_master_tx_buffer_1[57][1]
.sym 22535 $abc$41427$n2975
.sym 22536 $abc$41427$n2976
.sym 22537 $abc$41427$n2721
.sym 22538 $false
.sym 22541 r_adc_master_tx_buffer_1[26][3]
.sym 22542 r_adc_master_tx_buffer_1[27][3]
.sym 22543 r_spi_master_tx_counter[0]
.sym 22544 r_spi_master_tx_counter[1]
.sym 22547 r_adc_master_rx_buffer_1[29]
.sym 22548 $false
.sym 22549 $false
.sym 22550 $false
.sym 22553 r_adc_master_rx_buffer_1[30]
.sym 22554 $false
.sym 22555 $false
.sym 22556 $false
.sym 22559 r_adc_master_rx_buffer_1[5]
.sym 22560 $false
.sym 22561 $false
.sym 22562 $false
.sym 22565 r_adc_master_rx_buffer_1[26]
.sym 22566 $false
.sym 22567 $false
.sym 22568 $false
.sym 22571 r_adc_master_rx_buffer_1[3]
.sym 22572 $false
.sym 22573 $false
.sym 22574 $false
.sym 22577 r_adc_master_rx_buffer_1[11]
.sym 22578 $false
.sym 22579 $false
.sym 22580 $false
.sym 22581 $abc$41427$n5489
.sym 22582 blink_simple_LED2.i_clk$2
.sym 22583 $false
.sym 22584 $abc$41427$n3993
.sym 22585 $abc$41427$n3896
.sym 22586 $abc$41427$n4933_1
.sym 22587 $abc$41427$n2842
.sym 22588 $abc$41427$n2843_1
.sym 22589 $abc$41427$n2841_1
.sym 22590 r_adc_master_tx_buffer_1[42][3]
.sym 22591 r_adc_master_tx_buffer_1[40][0]
.sym 22658 r_adc_master_rx_buffer_1[2]
.sym 22659 $false
.sym 22660 $false
.sym 22661 $false
.sym 22676 r_adc_master_rx_buffer_1[29]
.sym 22677 $false
.sym 22678 $false
.sym 22679 $false
.sym 22682 r_adc_master_rx_buffer_1[4]
.sym 22683 $false
.sym 22684 $false
.sym 22685 $false
.sym 22694 r_adc_master_rx_buffer_1[26]
.sym 22695 $false
.sym 22696 $false
.sym 22697 $false
.sym 22704 $abc$41427$n5585
.sym 22705 blink_simple_LED2.i_clk$2
.sym 22706 $false
.sym 22709 r_adc_master_tx_buffer_2[70][3]
.sym 22711 r_adc_master_tx_buffer_2[68][0]
.sym 22713 r_adc_master_tx_buffer_2[71][6]
.sym 22714 r_adc_master_tx_buffer_2[71][5]
.sym 22793 r_adc_master_tx_buffer_2[88][7]
.sym 22794 r_adc_master_tx_buffer_2[89][7]
.sym 22795 r_spi_master_tx_counter[1]
.sym 22796 r_spi_master_tx_counter[0]
.sym 22799 $abc$41427$n4257_1
.sym 22800 $abc$41427$n4258_1
.sym 22801 r_spi_master_tx_counter[1]
.sym 22802 r_spi_master_tx_counter[3]
.sym 22805 $abc$41427$n4944_1
.sym 22806 r_spi_master_tx_counter[1]
.sym 22807 $abc$41427$n2722
.sym 22808 $abc$41427$n2721
.sym 22811 r_adc_master_tx_buffer_2[90][7]
.sym 22812 r_adc_master_tx_buffer_2[91][7]
.sym 22813 r_spi_master_tx_counter[0]
.sym 22814 r_spi_master_tx_counter[1]
.sym 22817 $abc$41427$n4606_1
.sym 22818 $abc$41427$n4607_1
.sym 22819 $abc$41427$n2721
.sym 22820 $abc$41427$n4603_1
.sym 22823 r_adc_master_rx_buffer_1[6]
.sym 22824 $false
.sym 22825 $false
.sym 22826 $false
.sym 22827 $abc$41427$n5547
.sym 22828 blink_simple_LED2.i_clk$2
.sym 22829 $false
.sym 22831 $abc$41427$n3938
.sym 22832 $abc$41427$n3937
.sym 22833 r_adc_master_tx_buffer_1[89][2]
.sym 22834 r_adc_master_tx_buffer_1[89][4]
.sym 22835 r_adc_master_tx_buffer_1[91][1]
.sym 22837 r_adc_master_tx_buffer_1[91][3]
.sym 22910 $abc$41427$n4244_1
.sym 22911 $abc$41427$n4245_1
.sym 22912 r_spi_master_tx_counter[1]
.sym 22913 r_spi_master_tx_counter[3]
.sym 22922 r_adc_master_tx_buffer_2[17][6]
.sym 22923 r_adc_master_tx_buffer_2[21][6]
.sym 22924 r_spi_master_tx_counter[2]
.sym 22925 r_spi_master_tx_counter[0]
.sym 22928 r_adc_master_tx_buffer_2[16][6]
.sym 22929 r_adc_master_tx_buffer_2[20][6]
.sym 22930 r_spi_master_tx_counter[0]
.sym 22931 r_spi_master_tx_counter[2]
.sym 22934 r_adc_master_tx_buffer_1[88][2]
.sym 22935 r_adc_master_tx_buffer_1[89][2]
.sym 22936 r_spi_master_tx_counter[1]
.sym 22937 $abc$41427$n4957_1
.sym 22946 r_adc_master_rx_buffer_1[9]
.sym 22947 $false
.sym 22948 $false
.sym 22949 $false
.sym 22950 $abc$41427$n5585
.sym 22951 blink_simple_LED2.i_clk$2
.sym 22952 $false
.sym 22953 $abc$41427$n3724
.sym 22954 $abc$41427$n4932_1
.sym 22955 r_adc_master_tx_buffer_2[106][4]
.sym 22956 r_adc_master_tx_buffer_2[104][6]
.sym 22957 r_adc_master_tx_buffer_2[107][2]
.sym 22958 r_adc_master_tx_buffer_2[104][2]
.sym 22959 r_adc_master_tx_buffer_2[106][1]
.sym 22960 r_adc_master_tx_buffer_2[107][1]
.sym 23039 r_adc_master_tx_buffer_2[36][6]
.sym 23040 r_adc_master_tx_buffer_2[37][6]
.sym 23041 r_spi_master_tx_counter[0]
.sym 23042 $false
.sym 23045 $abc$41427$n4495_1
.sym 23046 $abc$41427$n4494_1
.sym 23047 r_spi_master_tx_counter[1]
.sym 23048 r_spi_master_tx_counter[3]
.sym 23051 $abc$41427$n4269_1
.sym 23052 $abc$41427$n4268_1
.sym 23053 r_spi_master_tx_counter[1]
.sym 23054 r_spi_master_tx_counter[2]
.sym 23057 r_adc_master_rx_buffer_1[1]
.sym 23058 $false
.sym 23059 $false
.sym 23060 $false
.sym 23063 r_adc_master_rx_buffer_1[14]
.sym 23064 $false
.sym 23065 $false
.sym 23066 $false
.sym 23069 r_adc_master_rx_buffer_1[18]
.sym 23070 $false
.sym 23071 $false
.sym 23072 $false
.sym 23073 $abc$41427$n5561
.sym 23074 blink_simple_LED2.i_clk$2
.sym 23075 $false
.sym 23077 r_adc_master_tx_buffer_1[78][6]
.sym 23081 r_adc_master_tx_buffer_1[77][3]
.sym 23082 r_adc_master_tx_buffer_1[78][1]
.sym 23083 r_adc_master_tx_buffer_1[76][2]
.sym 23174 $abc$41427$n3371_1
.sym 23175 $abc$41427$n3370
.sym 23176 $abc$41427$n2717
.sym 23177 $false
.sym 23186 r_adc_master_rx_buffer_1[23]
.sym 23187 $false
.sym 23188 $false
.sym 23189 $false
.sym 23196 $abc$41427$n5540
.sym 23197 blink_simple_LED2.i_clk$2
.sym 23198 $false
.sym 23199 $abc$41427$n193
.sym 23201 $abc$41427$n5371
.sym 23202 $abc$41427$n5369
.sym 23203 $abc$41427$n5367
.sym 23204 $abc$41427$n5373
.sym 23205 $abc$41427$n542
.sym 23206 r_adc_master_rx_reading_counter[1]
.sym 23235 $true
.sym 23272 $abc$41427$n193$2
.sym 23273 $false
.sym 23274 $abc$41427$n193
.sym 23275 $false
.sym 23276 $false
.sym 23278 $auto$alumacc.cc:474:replace_alu$1550.C[2]
.sym 23280 $true$2
.sym 23281 $abc$41427$n5367
.sym 23284 $auto$alumacc.cc:474:replace_alu$1550.C[3]
.sym 23286 $true$2
.sym 23287 $abc$41427$n5369
.sym 23290 $auto$alumacc.cc:474:replace_alu$1550.C[4]
.sym 23292 $true$2
.sym 23293 $abc$41427$n5371
.sym 23296 $auto$alumacc.cc:474:replace_alu$1550.C[5]
.sym 23298 $true$2
.sym 23299 $abc$41427$n5373
.sym 23302 $auto$alumacc.cc:474:replace_alu$1550.C[6]
.sym 23304 $false
.sym 23305 $abc$41427$n186
.sym 23308 $auto$alumacc.cc:474:replace_alu$1550.C[7]
.sym 23310 $false
.sym 23311 $abc$41427$n184
.sym 23314 $abc$41427$n5376
.sym 23316 $false
.sym 23317 $abc$41427$n183
.sym 23324 r_adc_master_rx_reading_counter[2]
.sym 23325 r_adc_master_rx_reading_counter[3]
.sym 23326 r_adc_master_rx_reading_counter[4]
.sym 23327 r_adc_master_rx_reading_counter[5]
.sym 23328 r_adc_master_rx_reading_counter[6]
.sym 23329 r_adc_master_rx_reading_counter[7]
.sym 23396 $abc$41427$n3145
.sym 23397 $abc$41427$n3146
.sym 23398 $abc$41427$n3284
.sym 23399 $abc$41427$n5376
.sym 23402 r_adc_master_rx_reading_counter[5]
.sym 23403 r_adc_master_rx_reading_counter[6]
.sym 23404 r_adc_master_rx_reading_counter[7]
.sym 23405 $false
.sym 23408 r_adc_master_rx_reading_counter[7]
.sym 23409 $false
.sym 23410 $false
.sym 23411 $false
.sym 23414 r_adc_master_rx_reading_counter[6]
.sym 23415 $false
.sym 23416 $false
.sym 23417 $false
.sym 23420 r_adc_master_rx_buffer_1[6]
.sym 23421 $false
.sym 23422 $false
.sym 23423 $false
.sym 23426 r_adc_master_rx_buffer_1[26]
.sym 23427 $false
.sym 23428 $false
.sym 23429 $false
.sym 23438 r_adc_master_rx_buffer_1[29]
.sym 23439 $false
.sym 23440 $false
.sym 23441 $false
.sym 23442 $abc$41427$n5496
.sym 23443 blink_simple_LED2.i_clk$2
.sym 23444 $false
.sym 23445 $abc$41427$n3653
.sym 23446 r_adc_master_tx_buffer_1[40][1]
.sym 23448 r_adc_master_tx_buffer_1[42][1]
.sym 23450 r_adc_master_tx_buffer_1[43][1]
.sym 23451 r_adc_master_tx_buffer_1[42][6]
.sym 23531 r_adc_master_rx_buffer_1[5]
.sym 23532 $false
.sym 23533 $false
.sym 23534 $false
.sym 23565 $abc$41427$n5580
.sym 23566 blink_simple_LED2.i_clk$2
.sym 23567 $false
.sym 23568 $abc$41427$n3643
.sym 23572 r_adc_master_tx_buffer_1[37][1]
.sym 23574 r_adc_master_tx_buffer_1[37][2]
.sym 23575 r_adc_master_tx_buffer_1[36][5]
.sym 23654 spiMasterCS.SPI_Master_Inst.r_SPI_Clk_Edges[2]
.sym 23655 $false
.sym 23656 $false
.sym 23657 $false
.sym 23660 spiMasterCS.SPI_Master_Inst.r_SPI_Clk_Edges[3]
.sym 23661 $false
.sym 23662 $false
.sym 23663 $false
.sym 23678 r_adc_master_rx_buffer_1[22]
.sym 23679 $false
.sym 23680 $false
.sym 23681 $false
.sym 23684 r_adc_master_rx_buffer_1[30]
.sym 23685 $false
.sym 23686 $false
.sym 23687 $false
.sym 23688 $abc$41427$n5561
.sym 23689 blink_simple_LED2.i_clk$2
.sym 23690 $false
.sym 23692 $abc$41427$n4185_1
.sym 23696 r_adc_master_tx_buffer_1[41][5]
.sym 23698 r_adc_master_tx_buffer_1[40][5]
.sym 23727 $true
.sym 23764 spiMasterCS.SPI_Master_Inst.r_SPI_Clk_Edges[0]$2
.sym 23765 $false
.sym 23766 spiMasterCS.SPI_Master_Inst.r_SPI_Clk_Edges[0]
.sym 23767 $false
.sym 23768 $false
.sym 23770 $auto$alumacc.cc:474:replace_alu$1678.C[2]$2
.sym 23772 spiMasterCS.SPI_Master_Inst.r_SPI_Clk_Edges[1]
.sym 23773 $true$2
.sym 23776 $auto$alumacc.cc:474:replace_alu$1678.C[3]$2
.sym 23778 spiMasterCS.SPI_Master_Inst.r_SPI_Clk_Edges[2]
.sym 23779 $true$2
.sym 23780 $auto$alumacc.cc:474:replace_alu$1678.C[2]$2
.sym 23782 $auto$alumacc.cc:474:replace_alu$1678.C[4]
.sym 23784 spiMasterCS.SPI_Master_Inst.r_SPI_Clk_Edges[3]
.sym 23785 $true$2
.sym 23786 $auto$alumacc.cc:474:replace_alu$1678.C[3]$2
.sym 23789 $false
.sym 23790 spiMasterCS.SPI_Master_Inst.r_SPI_Clk_Edges[4]
.sym 23791 $false
.sym 23792 $auto$alumacc.cc:474:replace_alu$1678.C[4]
.sym 23807 r_adc_master_rx_buffer_1[21]
.sym 23808 $false
.sym 23809 $false
.sym 23810 $false
.sym 23811 $abc$41427$n5633$2
.sym 23812 blink_simple_LED2.i_clk$2
.sym 23813 $false
.sym 23817 r_adc_master_tx_buffer_2[41][2]
.sym 23894 r_adc_master_tx_buffer_1[98][7]
.sym 23895 r_adc_master_tx_buffer_1[102][7]
.sym 23896 r_spi_master_tx_counter[0]
.sym 23897 r_spi_master_tx_counter[2]
.sym 23906 spiMasterCS.r_TX_Count[1]
.sym 23907 $false
.sym 23908 $false
.sym 23909 $false
.sym 23924 r_adc_master_rx_buffer_1[15]
.sym 23925 $false
.sym 23926 $false
.sym 23927 $false
.sym 23934 $abc$41427$n5540
.sym 23935 blink_simple_LED2.i_clk$2
.sym 23936 $false
.sym 23937 $abc$41427$n2798
.sym 23938 $abc$41427$n5124_1
.sym 23939 r_adc_master_tx_buffer_1[105][2]
.sym 23940 r_adc_master_tx_buffer_1[107][3]
.sym 23941 r_adc_master_tx_buffer_1[105][4]
.sym 23942 r_adc_master_tx_buffer_1[104][2]
.sym 23943 r_adc_master_tx_buffer_1[104][4]
.sym 23944 r_adc_master_tx_buffer_1[107][4]
.sym 23973 $true
.sym 24010 spiMasterCS.r_TX_Count[0]$2
.sym 24011 $false
.sym 24012 spiMasterCS.r_TX_Count[0]
.sym 24013 $false
.sym 24014 $false
.sym 24016 $auto$alumacc.cc:474:replace_alu$1669.C[2]$2
.sym 24018 spiMasterCS.r_TX_Count[1]
.sym 24019 $true$2
.sym 24022 $auto$alumacc.cc:474:replace_alu$1669.C[3]$2
.sym 24024 spiMasterCS.r_TX_Count[2]
.sym 24025 $true$2
.sym 24026 $auto$alumacc.cc:474:replace_alu$1669.C[2]$2
.sym 24028 $auto$alumacc.cc:474:replace_alu$1669.C[4]$2
.sym 24030 spiMasterCS.r_TX_Count[3]
.sym 24031 $true$2
.sym 24032 $auto$alumacc.cc:474:replace_alu$1669.C[3]$2
.sym 24034 $auto$alumacc.cc:474:replace_alu$1669.C[5]$2
.sym 24036 spiMasterCS.r_TX_Count[4]
.sym 24037 $true$2
.sym 24038 $auto$alumacc.cc:474:replace_alu$1669.C[4]$2
.sym 24040 $auto$alumacc.cc:474:replace_alu$1669.C[6]
.sym 24042 spiMasterCS.r_TX_Count[5]
.sym 24043 $true$2
.sym 24044 $auto$alumacc.cc:474:replace_alu$1669.C[5]$2
.sym 24047 $false
.sym 24048 spiMasterCS.r_TX_Count[6]
.sym 24049 $false
.sym 24050 $auto$alumacc.cc:474:replace_alu$1669.C[6]
.sym 24053 r_adc_master_rx_buffer_1[18]
.sym 24054 $false
.sym 24055 $false
.sym 24056 $false
.sym 24057 $abc$41427$n5526
.sym 24058 blink_simple_LED2.i_clk$2
.sym 24059 $false
.sym 24062 $abc$41427$n2544
.sym 24063 $abc$41427$n5185_1
.sym 24064 $abc$41427$n2546
.sym 24065 r_adc_master_tx_buffer_2[109][6]
.sym 24066 r_adc_master_tx_buffer_2[111][6]
.sym 24067 r_adc_master_tx_buffer_2[108][3]
.sym 24134 r_adc_master_tx_buffer_1[102][5]
.sym 24135 r_adc_master_tx_buffer_1[103][5]
.sym 24136 r_spi_master_tx_counter[0]
.sym 24137 $false
.sym 24140 spiMasterCS.r_TX_Count[4]
.sym 24141 $false
.sym 24142 $false
.sym 24143 $false
.sym 24152 r_adc_master_rx_buffer_1[20]
.sym 24153 $false
.sym 24154 $false
.sym 24155 $false
.sym 24164 r_adc_master_rx_buffer_1[5]
.sym 24165 $false
.sym 24166 $false
.sym 24167 $false
.sym 24170 r_adc_master_rx_buffer_1[13]
.sym 24171 $false
.sym 24172 $false
.sym 24173 $false
.sym 24176 r_adc_master_rx_buffer_1[15]
.sym 24177 $false
.sym 24178 $false
.sym 24179 $false
.sym 24180 $abc$41427$n5542
.sym 24181 blink_simple_LED2.i_clk$2
.sym 24182 $false
.sym 24185 r_adc_master_tx_buffer_2[106][3]
.sym 24189 r_adc_master_tx_buffer_2[104][3]
.sym 24287 r_blink_enable_2
.sym 24288 $false
.sym 24289 $false
.sym 24290 $false
.sym 24303 $true
.sym 24304 blink_simple_LED2.i_clk$2
.sym 24305 r_blink_enable_2
.sym 24398 r_blink_enable_2
.sym 24399 blink_simple_LED2.r_clock_counter[27]
.sym 24400 $false
.sym 24401 $false
.sym 24426 $true
.sym 24427 blink_simple_LED2.i_clk$2
.sym 24428 $false
.sym 24477 blink_simple_LED2.outputStatus
.sym 24534 r_adc_master_rx_buffer_1[30]
.sym 24616 r_adc_master_rx_buffer_1[20]
.sym 24617 $false
.sym 24618 $false
.sym 24619 $false
.sym 24650 $abc$41427$n5580
.sym 24651 blink_simple_LED2.i_clk$2
.sym 24652 $false
.sym 24659 $abc$41427$n3435
.sym 24661 $abc$41427$n3437
.sym 24662 r_adc_master_tx_buffer_2[61][6]
.sym 24773 r_adc_master_tx_buffer_2[115][5]
.sym 24774 r_adc_master_tx_buffer_2[119][5]
.sym 24775 r_spi_master_tx_counter[0]
.sym 24776 r_spi_master_tx_counter[2]
.sym 24791 r_adc_master_rx_buffer_1[5]
.sym 24792 $false
.sym 24793 $false
.sym 24794 $false
.sym 24809 r_adc_master_rx_buffer_1[16]
.sym 24810 $false
.sym 24811 $false
.sym 24812 $false
.sym 24813 $abc$41427$n5586
.sym 24814 blink_simple_LED2.i_clk$2
.sym 24815 $false
.sym 24818 r_adc_master_tx_buffer_2[81][5]
.sym 24821 r_adc_master_tx_buffer_2[82][0]
.sym 24822 r_adc_master_tx_buffer_2[82][2]
.sym 24926 r_adc_master_rx_buffer_1[24]
.sym 24927 $false
.sym 24928 $false
.sym 24929 $false
.sym 24936 $abc$41427$n5540
.sym 24937 blink_simple_LED2.i_clk$2
.sym 24938 $false
.sym 24943 r_adc_master_tx_buffer_2[90][5]
.sym 24945 r_adc_master_tx_buffer_2[90][6]
.sym 25013 r_adc_master_tx_buffer_2[76][7]
.sym 25014 r_adc_master_tx_buffer_2[77][7]
.sym 25015 r_spi_master_tx_counter[1]
.sym 25016 r_spi_master_tx_counter[0]
.sym 25019 r_adc_master_rx_buffer_1[23]
.sym 25020 $false
.sym 25021 $false
.sym 25022 $false
.sym 25031 r_adc_master_rx_buffer_1[2]
.sym 25032 $false
.sym 25033 $false
.sym 25034 $false
.sym 25037 r_adc_master_rx_buffer_1[31]
.sym 25038 $false
.sym 25039 $false
.sym 25040 $false
.sym 25043 r_adc_master_rx_buffer_1[24]
.sym 25044 $false
.sym 25045 $false
.sym 25046 $false
.sym 25049 r_adc_master_rx_buffer_1[27]
.sym 25050 $false
.sym 25051 $false
.sym 25052 $false
.sym 25059 $abc$41427$n5577
.sym 25060 blink_simple_LED2.i_clk$2
.sym 25061 $false
.sym 25062 r_adc_master_tx_buffer_2[39][7]
.sym 25063 r_adc_master_tx_buffer_2[36][0]
.sym 25064 r_adc_master_tx_buffer_2[36][4]
.sym 25066 r_adc_master_tx_buffer_2[37][7]
.sym 25067 r_adc_master_tx_buffer_2[39][6]
.sym 25160 r_adc_master_rx_buffer_1[1]
.sym 25161 $false
.sym 25162 $false
.sym 25163 $false
.sym 25182 $abc$41427$n5498
.sym 25183 blink_simple_LED2.i_clk$2
.sym 25184 $false
.sym 25186 r_adc_master_tx_buffer_1[89][7]
.sym 25190 r_adc_master_tx_buffer_1[91][6]
.sym 25191 r_adc_master_tx_buffer_1[88][6]
.sym 25259 r_adc_master_rx_buffer_1[30]
.sym 25260 $false
.sym 25261 $false
.sym 25262 $false
.sym 25271 r_adc_master_rx_buffer_1[27]
.sym 25272 $false
.sym 25273 $false
.sym 25274 $false
.sym 25277 r_adc_master_rx_buffer_1[6]
.sym 25278 $false
.sym 25279 $false
.sym 25280 $false
.sym 25289 r_adc_master_rx_buffer_1[0]
.sym 25290 $false
.sym 25291 $false
.sym 25292 $false
.sym 25305 $abc$41427$n5503
.sym 25306 blink_simple_LED2.i_clk$2
.sym 25307 $false
.sym 25309 $abc$41427$n3463
.sym 25310 $abc$41427$n4488_1
.sym 25311 r_adc_master_tx_buffer_1[14][0]
.sym 25312 r_adc_master_tx_buffer_1[12][0]
.sym 25313 r_adc_master_tx_buffer_1[14][6]
.sym 25314 r_adc_master_tx_buffer_1[15][0]
.sym 25315 r_adc_master_tx_buffer_1[14][2]
.sym 25382 r_adc_master_tx_buffer_1[12][7]
.sym 25383 r_adc_master_tx_buffer_1[13][7]
.sym 25384 r_spi_master_tx_counter[1]
.sym 25385 r_spi_master_tx_counter[0]
.sym 25388 r_adc_master_tx_buffer_1[12][3]
.sym 25389 r_adc_master_tx_buffer_1[13][3]
.sym 25390 r_spi_master_tx_counter[1]
.sym 25391 r_spi_master_tx_counter[0]
.sym 25394 r_adc_master_rx_buffer_1[23]
.sym 25395 $false
.sym 25396 $false
.sym 25397 $false
.sym 25400 r_adc_master_rx_buffer_1[31]
.sym 25401 $false
.sym 25402 $false
.sym 25403 $false
.sym 25406 r_adc_master_rx_buffer_1[27]
.sym 25407 $false
.sym 25408 $false
.sym 25409 $false
.sym 25412 r_adc_master_rx_buffer_1[19]
.sym 25413 $false
.sym 25414 $false
.sym 25415 $false
.sym 25428 $abc$41427$n5477
.sym 25429 blink_simple_LED2.i_clk$2
.sym 25430 $false
.sym 25431 r_adc_master_tx_buffer_1[103][7]
.sym 25436 r_adc_master_tx_buffer_1[103][0]
.sym 25511 $false
.sym 25512 $false
.sym 25513 $false
.sym 25514 $false
.sym 25517 $true$2
.sym 25518 $false
.sym 25519 $false
.sym 25520 $false
.sym 25551 $abc$41427$n5631$2
.sym 25552 blink_simple_LED2.i_clk$2
.sym 25553 $false
.sym 25554 $abc$41427$n3462
.sym 25555 $abc$41427$n4576_1
.sym 25556 $abc$41427$n4379_1
.sym 25558 $abc$41427$n4332_1
.sym 25559 $abc$41427$n3863
.sym 25560 r_adc_master_tx_buffer_2[86][3]
.sym 25561 r_adc_master_tx_buffer_2[86][5]
.sym 25628 $abc$41427$n3585
.sym 25629 $abc$41427$n3584
.sym 25630 $abc$41427$n2717
.sym 25631 $false
.sym 25640 r_adc_master_tx_buffer_1[78][1]
.sym 25641 r_adc_master_tx_buffer_1[79][1]
.sym 25642 r_spi_master_tx_counter[0]
.sym 25643 r_spi_master_tx_counter[1]
.sym 25658 spiMasterADC.SPI_Master_Inst.o_RX_Byte[1]
.sym 25659 $false
.sym 25660 $false
.sym 25661 $false
.sym 25674 $abc$41427$n549
.sym 25675 blink_simple_LED2.i_clk$2
.sym 25676 $false
.sym 25677 $abc$41427$n3378
.sym 25679 $abc$41427$n4011
.sym 25680 r_adc_master_tx_buffer_2[93][6]
.sym 25684 r_adc_master_tx_buffer_2[92][4]
.sym 25751 r_adc_master_rx_buffer_1[9]
.sym 25752 $false
.sym 25753 $false
.sym 25754 $false
.sym 25775 r_adc_master_rx_buffer_1[19]
.sym 25776 $false
.sym 25777 $false
.sym 25778 $false
.sym 25787 r_adc_master_rx_buffer_1[29]
.sym 25788 $false
.sym 25789 $false
.sym 25790 $false
.sym 25797 $abc$41427$n5550
.sym 25798 blink_simple_LED2.i_clk$2
.sym 25799 $false
.sym 25801 $abc$41427$n3562
.sym 25803 $abc$41427$n4573_1
.sym 25804 $abc$41427$n3561
.sym 25806 $abc$41427$n3563
.sym 25807 r_adc_master_tx_buffer_1[52][6]
.sym 25874 r_adc_master_tx_buffer_1[113][3]
.sym 25875 r_adc_master_tx_buffer_1[117][3]
.sym 25876 r_spi_master_tx_counter[1]
.sym 25877 r_spi_master_tx_counter[2]
.sym 25904 $true$2
.sym 25905 $false
.sym 25906 $false
.sym 25907 $false
.sym 25920 $abc$41427$n5631$2
.sym 25921 blink_simple_LED2.i_clk$2
.sym 25922 $false
.sym 25923 $abc$41427$n4464_1
.sym 25924 $abc$41427$n5231
.sym 25925 $abc$41427$n3010
.sym 25927 $abc$41427$n3031
.sym 25928 $abc$41427$n4463_1
.sym 25930 r_adc_master_rx_buffer_1[0]
.sym 25997 r_adc_master_rx_buffer_1[3]
.sym 25998 $false
.sym 25999 $false
.sym 26000 $false
.sym 26033 r_adc_master_rx_buffer_1[22]
.sym 26034 $false
.sym 26035 $false
.sym 26036 $false
.sym 26043 $abc$41427$n5550
.sym 26044 blink_simple_LED2.i_clk$2
.sym 26045 $false
.sym 26052 r_adc_master_tx_buffer_2[19][6]
.sym 26138 r_adc_master_tx_buffer_1[35][1]
.sym 26139 r_adc_master_tx_buffer_1[39][1]
.sym 26140 r_spi_master_tx_counter[2]
.sym 26141 $false
.sym 26156 r_adc_master_rx_buffer_1[1]
.sym 26157 $false
.sym 26158 $false
.sym 26159 $false
.sym 26166 $abc$41427$n5496
.sym 26167 blink_simple_LED2.i_clk$2
.sym 26168 $false
.sym 26170 $abc$41427$n4331_1
.sym 26171 $abc$41427$n2973
.sym 26172 $abc$41427$n3710
.sym 26173 $abc$41427$n482
.sym 26174 $abc$41427$n4312_1
.sym 26175 r_adc_master_tx_buffer_1[88][7]
.sym 26176 r_adc_master_tx_buffer_1[90][6]
.sym 26243 r_adc_master_tx_buffer_2[8][2]
.sym 26244 r_adc_master_tx_buffer_2[9][2]
.sym 26245 r_spi_master_tx_counter[1]
.sym 26246 r_spi_master_tx_counter[0]
.sym 26255 r_adc_master_tx_buffer_2[8][7]
.sym 26256 r_adc_master_tx_buffer_2[9][7]
.sym 26257 r_spi_master_tx_counter[1]
.sym 26258 r_spi_master_tx_counter[0]
.sym 26261 r_adc_master_rx_buffer_1[23]
.sym 26262 $false
.sym 26263 $false
.sym 26264 $false
.sym 26267 r_adc_master_rx_buffer_1[31]
.sym 26268 $false
.sym 26269 $false
.sym 26270 $false
.sym 26279 r_adc_master_rx_buffer_1[26]
.sym 26280 $false
.sym 26281 $false
.sym 26282 $false
.sym 26285 r_adc_master_rx_buffer_1[18]
.sym 26286 $false
.sym 26287 $false
.sym 26288 $false
.sym 26289 $abc$41427$n5558
.sym 26290 blink_simple_LED2.i_clk$2
.sym 26291 $false
.sym 26293 $abc$41427$n4367_1
.sym 26295 $abc$41427$n5255
.sym 26298 spiMasterCS.SPI_Master_Inst.r_TX_Byte[6]
.sym 26366 $abc$41427$n4335_1
.sym 26367 $abc$41427$n4336_1
.sym 26368 $abc$41427$n2721
.sym 26369 $abc$41427$n2759
.sym 26384 r_adc_master_tx_buffer_2[110][4]
.sym 26385 r_adc_master_tx_buffer_2[111][4]
.sym 26386 r_spi_master_tx_counter[0]
.sym 26387 r_spi_master_tx_counter[1]
.sym 26390 $abc$41427$n2966
.sym 26391 $abc$41427$n2965
.sym 26392 $abc$41427$n2717
.sym 26393 $false
.sym 26396 $abc$41427$n3894
.sym 26397 $abc$41427$n3893
.sym 26398 $abc$41427$n2717
.sym 26399 $false
.sym 26402 r_spi_master_tx_dv
.sym 26403 $false
.sym 26404 $false
.sym 26405 $false
.sym 26408 spiMasterCS.r_SM_CS[0]
.sym 26409 $abc$41427$n482
.sym 26410 $abc$41427$n3246
.sym 26411 $abc$41427$n4673_1
.sym 26412 $true
.sym 26413 blink_simple_LED2.i_clk$2
.sym 26414 $abc$41427$n884$2
.sym 26415 $abc$41427$n4657_1
.sym 26416 $abc$41427$n5257
.sym 26418 $abc$41427$n4510_1
.sym 26419 $abc$41427$n4658_1
.sym 26420 $abc$41427$n4654_1
.sym 26421 r_adc_master_tx_buffer_2[24][6]
.sym 26422 r_adc_master_tx_buffer_2[25][5]
.sym 26495 $abc$41427$n4158_1
.sym 26496 $abc$41427$n4159_1
.sym 26497 $abc$41427$n2721
.sym 26498 r_spi_master_tx_counter[4]
.sym 26513 r_adc_master_rx_buffer_1[24]
.sym 26514 $false
.sym 26515 $false
.sym 26516 $false
.sym 26519 r_adc_master_rx_buffer_1[15]
.sym 26520 $false
.sym 26521 $false
.sym 26522 $false
.sym 26535 $abc$41427$n5578
.sym 26536 blink_simple_LED2.i_clk$2
.sym 26537 $false
.sym 26539 $abc$41427$n3177
.sym 26540 $abc$41427$n3246
.sym 26541 $abc$41427$n3891
.sym 26542 $abc$41427$n2837_1
.sym 26543 r_adc_master_tx_buffer_1[29][0]
.sym 26544 r_adc_master_tx_buffer_1[29][7]
.sym 26618 r_adc_master_tx_buffer_1[56][6]
.sym 26619 r_adc_master_tx_buffer_1[57][6]
.sym 26620 r_spi_master_tx_counter[1]
.sym 26621 r_spi_master_tx_counter[0]
.sym 26624 r_adc_master_tx_buffer_1[57][4]
.sym 26625 r_adc_master_tx_buffer_1[59][4]
.sym 26626 r_spi_master_tx_counter[0]
.sym 26627 r_spi_master_tx_counter[1]
.sym 26630 r_adc_master_tx_buffer_1[26][5]
.sym 26631 r_adc_master_tx_buffer_1[27][5]
.sym 26632 r_spi_master_tx_counter[0]
.sym 26633 r_spi_master_tx_counter[1]
.sym 26636 r_adc_master_rx_buffer_1[30]
.sym 26637 $false
.sym 26638 $false
.sym 26639 $false
.sym 26642 r_adc_master_rx_buffer_1[4]
.sym 26643 $false
.sym 26644 $false
.sym 26645 $false
.sym 26654 r_adc_master_rx_buffer_1[17]
.sym 26655 $false
.sym 26656 $false
.sym 26657 $false
.sym 26658 $abc$41427$n5513
.sym 26659 blink_simple_LED2.i_clk$2
.sym 26660 $false
.sym 26661 $abc$41427$n4333_1
.sym 26662 $abc$41427$n3638
.sym 26663 r_adc_master_tx_buffer_1[109][1]
.sym 26667 r_adc_master_tx_buffer_1[110][1]
.sym 26668 r_adc_master_tx_buffer_1[110][6]
.sym 26735 r_adc_master_tx_buffer_2[67][5]
.sym 26736 r_adc_master_tx_buffer_2[71][5]
.sym 26737 r_spi_master_tx_counter[2]
.sym 26738 $false
.sym 26741 r_adc_master_tx_buffer_2[106][4]
.sym 26742 r_adc_master_tx_buffer_2[107][4]
.sym 26743 r_spi_master_tx_counter[0]
.sym 26744 r_spi_master_tx_counter[1]
.sym 26747 r_adc_master_tx_buffer_2[104][2]
.sym 26748 r_adc_master_tx_buffer_2[106][2]
.sym 26749 r_spi_master_tx_counter[0]
.sym 26750 $abc$41427$n4932_1
.sym 26753 r_adc_master_tx_buffer_1[33][2]
.sym 26754 r_adc_master_tx_buffer_1[37][2]
.sym 26755 r_spi_master_tx_counter[2]
.sym 26756 $false
.sym 26759 r_adc_master_tx_buffer_1[32][2]
.sym 26760 r_adc_master_tx_buffer_1[36][2]
.sym 26761 r_spi_master_tx_counter[2]
.sym 26762 $false
.sym 26765 $abc$41427$n2843_1
.sym 26766 $abc$41427$n2842
.sym 26767 r_spi_master_tx_counter[1]
.sym 26768 r_spi_master_tx_counter[0]
.sym 26771 r_adc_master_rx_buffer_1[11]
.sym 26772 $false
.sym 26773 $false
.sym 26774 $false
.sym 26777 r_adc_master_rx_buffer_1[24]
.sym 26778 $false
.sym 26779 $false
.sym 26780 $false
.sym 26781 $abc$41427$n5501
.sym 26782 blink_simple_LED2.i_clk$2
.sym 26783 $false
.sym 26784 $abc$41427$n3252
.sym 26785 $abc$41427$n3406
.sym 26786 $abc$41427$n5256
.sym 26787 r_adc_master_tx_buffer_1[24][7]
.sym 26788 r_adc_master_tx_buffer_1[25][2]
.sym 26789 r_adc_master_tx_buffer_1[25][7]
.sym 26791 r_adc_master_tx_buffer_1[26][5]
.sym 26870 r_adc_master_rx_buffer_1[11]
.sym 26871 $false
.sym 26872 $false
.sym 26873 $false
.sym 26882 r_adc_master_rx_buffer_1[24]
.sym 26883 $false
.sym 26884 $false
.sym 26885 $false
.sym 26894 r_adc_master_rx_buffer_1[6]
.sym 26895 $false
.sym 26896 $false
.sym 26897 $false
.sym 26900 r_adc_master_rx_buffer_1[5]
.sym 26901 $false
.sym 26902 $false
.sym 26903 $false
.sym 26904 $abc$41427$n5575
.sym 26905 blink_simple_LED2.i_clk$2
.sym 26906 $false
.sym 26907 $abc$41427$n5555
.sym 26908 $abc$41427$n5633
.sym 26909 $abc$41427$n5195
.sym 26910 $abc$41427$n5196_1
.sym 26911 $abc$41427$n5559
.sym 26912 $abc$41427$n5563
.sym 26913 r_adc_master_tx_buffer_1[57][4]
.sym 26914 r_adc_master_tx_buffer_1[56][1]
.sym 26987 r_adc_master_tx_buffer_1[88][4]
.sym 26988 r_adc_master_tx_buffer_1[89][4]
.sym 26989 r_spi_master_tx_counter[1]
.sym 26990 r_spi_master_tx_counter[0]
.sym 26993 $abc$41427$n3938
.sym 26994 $abc$41427$n3939
.sym 26995 $abc$41427$n2721
.sym 26996 r_spi_master_tx_counter[4]
.sym 26999 r_adc_master_rx_buffer_1[18]
.sym 27000 $false
.sym 27001 $false
.sym 27002 $false
.sym 27005 r_adc_master_rx_buffer_1[20]
.sym 27006 $false
.sym 27007 $false
.sym 27008 $false
.sym 27011 r_adc_master_rx_buffer_1[1]
.sym 27012 $false
.sym 27013 $false
.sym 27014 $false
.sym 27023 r_adc_master_rx_buffer_1[3]
.sym 27024 $false
.sym 27025 $false
.sym 27026 $false
.sym 27027 $abc$41427$n5534
.sym 27028 blink_simple_LED2.i_clk$2
.sym 27029 $false
.sym 27030 $abc$41427$n3405
.sym 27031 $abc$41427$n5557
.sym 27032 $abc$41427$n5580
.sym 27033 $abc$41427$n5489
.sym 27034 $abc$41427$n3567
.sym 27035 r_adc_master_tx_buffer_1[104][7]
.sym 27036 r_adc_master_tx_buffer_1[105][5]
.sym 27104 r_adc_master_tx_buffer_2[106][1]
.sym 27105 r_adc_master_tx_buffer_2[107][1]
.sym 27106 r_spi_master_tx_counter[0]
.sym 27107 r_spi_master_tx_counter[1]
.sym 27110 r_adc_master_tx_buffer_2[105][2]
.sym 27111 r_adc_master_tx_buffer_2[107][2]
.sym 27112 r_spi_master_tx_counter[0]
.sym 27113 r_spi_master_tx_counter[1]
.sym 27116 r_adc_master_rx_buffer_1[12]
.sym 27117 $false
.sym 27118 $false
.sym 27119 $false
.sym 27122 r_adc_master_rx_buffer_1[30]
.sym 27123 $false
.sym 27124 $false
.sym 27125 $false
.sym 27128 r_adc_master_rx_buffer_1[2]
.sym 27129 $false
.sym 27130 $false
.sym 27131 $false
.sym 27134 r_adc_master_rx_buffer_1[26]
.sym 27135 $false
.sym 27136 $false
.sym 27137 $false
.sym 27140 r_adc_master_rx_buffer_1[9]
.sym 27141 $false
.sym 27142 $false
.sym 27143 $false
.sym 27146 r_adc_master_rx_buffer_1[1]
.sym 27147 $false
.sym 27148 $false
.sym 27149 $false
.sym 27150 $abc$41427$n5584
.sym 27151 blink_simple_LED2.i_clk$2
.sym 27152 $false
.sym 27154 $abc$41427$n3144
.sym 27155 $abc$41427$n5496
.sym 27156 $abc$41427$n5574
.sym 27157 $abc$41427$n5585
.sym 27158 $abc$41427$n5550
.sym 27159 $abc$41427$n5540
.sym 27160 r_adc_master_tx_buffer_1[17][7]
.sym 27233 r_adc_master_rx_buffer_1[14]
.sym 27234 $false
.sym 27235 $false
.sym 27236 $false
.sym 27257 r_adc_master_rx_buffer_1[19]
.sym 27258 $false
.sym 27259 $false
.sym 27260 $false
.sym 27263 r_adc_master_rx_buffer_1[9]
.sym 27264 $false
.sym 27265 $false
.sym 27266 $false
.sym 27269 r_adc_master_rx_buffer_1[26]
.sym 27270 $false
.sym 27271 $false
.sym 27272 $false
.sym 27273 $abc$41427$n5526
.sym 27274 blink_simple_LED2.i_clk$2
.sym 27275 $false
.sym 27276 $abc$41427$n5578
.sym 27277 $abc$41427$n4707_1
.sym 27278 $abc$41427$n3145
.sym 27279 $abc$41427$n4716_1
.sym 27280 $abc$41427$n4726_1
.sym 27281 $abc$41427$n5584
.sym 27282 $abc$41427$n4584_1
.sym 27283 r_adc_master_tx_buffer_1[107][7]
.sym 27350 r_adc_master_rx_reading_counter[0]
.sym 27351 $false
.sym 27352 $false
.sym 27353 $false
.sym 27362 r_adc_master_rx_reading_counter[3]
.sym 27363 $false
.sym 27364 $false
.sym 27365 $false
.sym 27368 r_adc_master_rx_reading_counter[2]
.sym 27369 $false
.sym 27370 $false
.sym 27371 $false
.sym 27374 r_adc_master_rx_reading_counter[1]
.sym 27375 $false
.sym 27376 $false
.sym 27377 $false
.sym 27380 r_adc_master_rx_reading_counter[4]
.sym 27381 $false
.sym 27382 $false
.sym 27383 $false
.sym 27386 r_adc_master_rx_reading_counter[0]
.sym 27387 $abc$41427$n545
.sym 27388 $false
.sym 27389 $false
.sym 27392 $abc$41427$n5367
.sym 27393 $false
.sym 27394 $false
.sym 27395 $false
.sym 27396 $abc$41427$n542
.sym 27397 blink_simple_LED2.i_clk$2
.sym 27398 $abc$41427$n51
.sym 27400 $abc$41427$n3284
.sym 27402 $abc$41427$n51
.sym 27403 $abc$41427$n2770
.sym 27404 r_adc_master_rx_reading_counter[0]
.sym 27435 $true
.sym 27472 r_adc_master_rx_reading_counter[0]$2
.sym 27473 $false
.sym 27474 r_adc_master_rx_reading_counter[0]
.sym 27475 $false
.sym 27476 $false
.sym 27478 $auto$alumacc.cc:474:replace_alu$1642.C[2]
.sym 27480 $false
.sym 27481 r_adc_master_rx_reading_counter[1]
.sym 27484 $auto$alumacc.cc:474:replace_alu$1642.C[3]
.sym 27485 $false
.sym 27486 $false
.sym 27487 r_adc_master_rx_reading_counter[2]
.sym 27488 $auto$alumacc.cc:474:replace_alu$1642.C[2]
.sym 27490 $auto$alumacc.cc:474:replace_alu$1642.C[4]
.sym 27491 $false
.sym 27492 $false
.sym 27493 r_adc_master_rx_reading_counter[3]
.sym 27494 $auto$alumacc.cc:474:replace_alu$1642.C[3]
.sym 27496 $auto$alumacc.cc:474:replace_alu$1642.C[5]
.sym 27497 $false
.sym 27498 $false
.sym 27499 r_adc_master_rx_reading_counter[4]
.sym 27500 $auto$alumacc.cc:474:replace_alu$1642.C[4]
.sym 27502 $auto$alumacc.cc:474:replace_alu$1642.C[6]
.sym 27503 $false
.sym 27504 $false
.sym 27505 r_adc_master_rx_reading_counter[5]
.sym 27506 $auto$alumacc.cc:474:replace_alu$1642.C[5]
.sym 27508 $auto$alumacc.cc:474:replace_alu$1642.C[7]
.sym 27509 $false
.sym 27510 $false
.sym 27511 r_adc_master_rx_reading_counter[6]
.sym 27512 $auto$alumacc.cc:474:replace_alu$1642.C[6]
.sym 27515 $false
.sym 27516 $false
.sym 27517 r_adc_master_rx_reading_counter[7]
.sym 27518 $auto$alumacc.cc:474:replace_alu$1642.C[7]
.sym 27519 $abc$41427$n545
.sym 27520 blink_simple_LED2.i_clk$2
.sym 27521 $abc$41427$n51
.sym 27523 $abc$41427$n4205_1
.sym 27529 r_adc_master_tx_buffer_1[115][1]
.sym 27596 r_adc_master_tx_buffer_1[42][1]
.sym 27597 r_adc_master_tx_buffer_1[43][1]
.sym 27598 r_spi_master_tx_counter[0]
.sym 27599 r_spi_master_tx_counter[1]
.sym 27602 r_adc_master_rx_buffer_1[25]
.sym 27603 $false
.sym 27604 $false
.sym 27605 $false
.sym 27614 r_adc_master_rx_buffer_1[9]
.sym 27615 $false
.sym 27616 $false
.sym 27617 $false
.sym 27626 r_adc_master_rx_buffer_1[1]
.sym 27627 $false
.sym 27628 $false
.sym 27629 $false
.sym 27632 r_adc_master_rx_buffer_1[14]
.sym 27633 $false
.sym 27634 $false
.sym 27635 $false
.sym 27642 $abc$41427$n5501
.sym 27643 blink_simple_LED2.i_clk$2
.sym 27644 $false
.sym 27645 $abc$41427$n4355_1
.sym 27646 $abc$41427$n4448_1
.sym 27647 $abc$41427$n4446_1
.sym 27648 $abc$41427$n211
.sym 27649 r_adc_master_tx_buffer_1[42][7]
.sym 27650 r_adc_master_tx_buffer_1[40][4]
.sym 27651 r_adc_master_tx_buffer_1[40][6]
.sym 27652 r_adc_master_tx_buffer_1[41][6]
.sym 27719 r_adc_master_tx_buffer_1[33][1]
.sym 27720 r_adc_master_tx_buffer_1[37][1]
.sym 27721 r_spi_master_tx_counter[2]
.sym 27722 $false
.sym 27743 r_adc_master_rx_buffer_1[17]
.sym 27744 $false
.sym 27745 $false
.sym 27746 $false
.sym 27755 r_adc_master_rx_buffer_1[18]
.sym 27756 $false
.sym 27757 $false
.sym 27758 $false
.sym 27761 r_adc_master_rx_buffer_1[29]
.sym 27762 $false
.sym 27763 $false
.sym 27764 $false
.sym 27765 $abc$41427$n5498
.sym 27766 blink_simple_LED2.i_clk$2
.sym 27767 $false
.sym 27770 $abc$41427$n2894
.sym 27772 $abc$41427$n3267
.sym 27774 $abc$41427$n3259
.sym 27775 r_adc_master_tx_buffer_2[11][2]
.sym 27848 r_adc_master_tx_buffer_1[40][5]
.sym 27849 r_adc_master_tx_buffer_1[41][5]
.sym 27850 r_spi_master_tx_counter[1]
.sym 27851 r_spi_master_tx_counter[0]
.sym 27872 r_adc_master_rx_buffer_1[21]
.sym 27873 $false
.sym 27874 $false
.sym 27875 $false
.sym 27884 r_adc_master_rx_buffer_1[29]
.sym 27885 $false
.sym 27886 $false
.sym 27887 $false
.sym 27888 $abc$41427$n5501
.sym 27889 blink_simple_LED2.i_clk$2
.sym 27890 $false
.sym 27892 r_adc_master_tx_buffer_2[66][3]
.sym 27898 r_adc_master_tx_buffer_2[65][0]
.sym 27983 r_adc_master_rx_buffer_1[18]
.sym 27984 $false
.sym 27985 $false
.sym 27986 $false
.sym 28011 $abc$41427$n5568
.sym 28012 blink_simple_LED2.i_clk$2
.sym 28013 $false
.sym 28015 r_adc_master_rx_buffer_1[21]
.sym 28019 r_adc_master_rx_buffer_1[25]
.sym 28088 r_adc_master_tx_buffer_1[104][2]
.sym 28089 r_adc_master_tx_buffer_1[105][2]
.sym 28090 r_spi_master_tx_counter[1]
.sym 28091 r_spi_master_tx_counter[0]
.sym 28094 r_adc_master_tx_buffer_1[105][4]
.sym 28095 r_adc_master_tx_buffer_1[107][4]
.sym 28096 r_spi_master_tx_counter[0]
.sym 28097 r_spi_master_tx_counter[1]
.sym 28100 r_adc_master_rx_buffer_1[18]
.sym 28101 $false
.sym 28102 $false
.sym 28103 $false
.sym 28106 r_adc_master_rx_buffer_1[3]
.sym 28107 $false
.sym 28108 $false
.sym 28109 $false
.sym 28112 r_adc_master_rx_buffer_1[20]
.sym 28113 $false
.sym 28114 $false
.sym 28115 $false
.sym 28118 r_adc_master_rx_buffer_1[26]
.sym 28119 $false
.sym 28120 $false
.sym 28121 $false
.sym 28124 r_adc_master_rx_buffer_1[28]
.sym 28125 $false
.sym 28126 $false
.sym 28127 $false
.sym 28130 r_adc_master_rx_buffer_1[4]
.sym 28131 $false
.sym 28132 $false
.sym 28133 $false
.sym 28134 $abc$41427$n5545
.sym 28135 blink_simple_LED2.i_clk$2
.sym 28136 $false
.sym 28137 $abc$41427$n2545
.sym 28139 $abc$41427$n3269
.sym 28141 spiMasterCS.r_TX_Count[2]
.sym 28143 spiMasterCS.r_TX_Count[3]
.sym 28223 $false
.sym 28224 spiMasterCS.r_TX_Count[2]
.sym 28225 $false
.sym 28226 $auto$alumacc.cc:474:replace_alu$1669.C[2]
.sym 28229 r_adc_master_tx_buffer_2[109][6]
.sym 28230 r_adc_master_tx_buffer_2[111][6]
.sym 28231 r_spi_master_tx_counter[0]
.sym 28232 r_spi_master_tx_counter[1]
.sym 28235 $false
.sym 28236 spiMasterCS.r_TX_Count[4]
.sym 28237 $false
.sym 28238 $auto$alumacc.cc:474:replace_alu$1669.C[4]
.sym 28241 r_adc_master_rx_buffer_1[22]
.sym 28242 $false
.sym 28243 $false
.sym 28244 $false
.sym 28247 r_adc_master_rx_buffer_1[6]
.sym 28248 $false
.sym 28249 $false
.sym 28250 $false
.sym 28253 r_adc_master_rx_buffer_1[27]
.sym 28254 $false
.sym 28255 $false
.sym 28256 $false
.sym 28257 $abc$41427$n5585
.sym 28258 blink_simple_LED2.i_clk$2
.sym 28259 $false
.sym 28261 $abc$41427$n5186
.sym 28265 r_adc_master_tx_buffer_2[11][7]
.sym 28346 r_adc_master_rx_buffer_1[11]
.sym 28347 $false
.sym 28348 $false
.sym 28349 $false
.sym 28370 r_adc_master_rx_buffer_1[27]
.sym 28371 $false
.sym 28372 $false
.sym 28373 $false
.sym 28380 $abc$41427$n5584
.sym 28381 blink_simple_LED2.i_clk$2
.sym 28382 $false
.sym 28388 $abc$41427$n4447_1
.sym 28389 r_adc_master_tx_buffer_2[110][6]
.sym 28390 r_adc_master_tx_buffer_2[111][0]
.sym 28551 $false
.sym 28711 $abc$41427$n5630
.sym 28712 w_adc_master_range_ua
.sym 28713 $abc$41427$n4667_1
.sym 28714 $false
.sym 28727 $true
.sym 28728 blink_simple_LED2.i_clk$2
.sym 28729 $false
.sym 28856 $abc$41427$n3437
.sym 28857 $abc$41427$n3436
.sym 28858 r_spi_master_tx_counter[1]
.sym 28859 r_spi_master_tx_counter[0]
.sym 28868 r_adc_master_tx_buffer_2[113][0]
.sym 28869 r_adc_master_tx_buffer_2[117][0]
.sym 28870 r_spi_master_tx_counter[2]
.sym 28871 $false
.sym 28874 r_adc_master_rx_buffer_1[22]
.sym 28875 $false
.sym 28876 $false
.sym 28877 $false
.sym 28890 $abc$41427$n5573
.sym 28891 blink_simple_LED2.i_clk$2
.sym 28892 $false
.sym 28979 r_adc_master_rx_buffer_1[21]
.sym 28980 $false
.sym 28981 $false
.sym 28982 $false
.sym 28997 r_adc_master_rx_buffer_1[8]
.sym 28998 $false
.sym 28999 $false
.sym 29000 $false
.sym 29003 r_adc_master_rx_buffer_1[10]
.sym 29004 $false
.sym 29005 $false
.sym 29006 $false
.sym 29013 $abc$41427$n5578
.sym 29014 blink_simple_LED2.i_clk$2
.sym 29015 $false
.sym 29114 r_adc_master_rx_buffer_1[13]
.sym 29115 $false
.sym 29116 $false
.sym 29117 $false
.sym 29126 r_adc_master_rx_buffer_1[14]
.sym 29127 $false
.sym 29128 $false
.sym 29129 $false
.sym 29136 $abc$41427$n5580
.sym 29137 blink_simple_LED2.i_clk$2
.sym 29138 $false
.sym 29213 r_adc_master_rx_buffer_1[7]
.sym 29214 $false
.sym 29215 $false
.sym 29216 $false
.sym 29219 r_adc_master_rx_buffer_1[24]
.sym 29220 $false
.sym 29221 $false
.sym 29222 $false
.sym 29225 r_adc_master_rx_buffer_1[28]
.sym 29226 $false
.sym 29227 $false
.sym 29228 $false
.sym 29237 r_adc_master_rx_buffer_1[23]
.sym 29238 $false
.sym 29239 $false
.sym 29240 $false
.sym 29243 r_adc_master_rx_buffer_1[6]
.sym 29244 $false
.sym 29245 $false
.sym 29246 $false
.sym 29259 $abc$41427$n5567
.sym 29260 blink_simple_LED2.i_clk$2
.sym 29261 $false
.sym 29342 r_adc_master_rx_buffer_1[23]
.sym 29343 $false
.sym 29344 $false
.sym 29345 $false
.sym 29366 r_adc_master_rx_buffer_1[6]
.sym 29367 $false
.sym 29368 $false
.sym 29369 $false
.sym 29372 r_adc_master_rx_buffer_1[30]
.sym 29373 $false
.sym 29374 $false
.sym 29375 $false
.sym 29382 $abc$41427$n5534
.sym 29383 blink_simple_LED2.i_clk$2
.sym 29384 $false
.sym 29465 r_adc_master_tx_buffer_1[14][0]
.sym 29466 r_adc_master_tx_buffer_1[15][0]
.sym 29467 r_spi_master_tx_counter[0]
.sym 29468 r_spi_master_tx_counter[1]
.sym 29471 r_adc_master_tx_buffer_1[120][7]
.sym 29472 r_spi_master_tx_counter[3]
.sym 29473 $abc$41427$n2744
.sym 29474 $false
.sym 29477 r_adc_master_rx_buffer_1[8]
.sym 29478 $false
.sym 29479 $false
.sym 29480 $false
.sym 29483 r_adc_master_rx_buffer_1[24]
.sym 29484 $false
.sym 29485 $false
.sym 29486 $false
.sym 29489 r_adc_master_rx_buffer_1[14]
.sym 29490 $false
.sym 29491 $false
.sym 29492 $false
.sym 29495 r_adc_master_rx_buffer_1[0]
.sym 29496 $false
.sym 29497 $false
.sym 29498 $false
.sym 29501 r_adc_master_rx_buffer_1[10]
.sym 29502 $false
.sym 29503 $false
.sym 29504 $false
.sym 29505 $abc$41427$n5477
.sym 29506 blink_simple_LED2.i_clk$2
.sym 29507 $false
.sym 29582 r_adc_master_rx_buffer_1[7]
.sym 29583 $false
.sym 29584 $false
.sym 29585 $false
.sym 29612 r_adc_master_rx_buffer_1[0]
.sym 29613 $false
.sym 29614 $false
.sym 29615 $false
.sym 29628 $abc$41427$n5542
.sym 29629 blink_simple_LED2.i_clk$2
.sym 29630 $false
.sym 29705 r_adc_master_tx_buffer_1[12][0]
.sym 29706 r_adc_master_tx_buffer_1[13][0]
.sym 29707 r_spi_master_tx_counter[1]
.sym 29708 r_spi_master_tx_counter[0]
.sym 29711 $abc$41427$n4577_1
.sym 29712 $abc$41427$n4578_1
.sym 29713 r_spi_master_tx_counter[0]
.sym 29714 $false
.sym 29717 r_adc_master_tx_buffer_1[14][6]
.sym 29718 r_adc_master_tx_buffer_1[15][6]
.sym 29719 r_spi_master_tx_counter[0]
.sym 29720 r_spi_master_tx_counter[1]
.sym 29729 r_adc_master_tx_buffer_1[108][6]
.sym 29730 r_adc_master_tx_buffer_1[109][6]
.sym 29731 r_spi_master_tx_counter[1]
.sym 29732 r_spi_master_tx_counter[0]
.sym 29735 r_adc_master_tx_buffer_2[36][4]
.sym 29736 r_adc_master_tx_buffer_2[37][4]
.sym 29737 r_spi_master_tx_counter[0]
.sym 29738 $false
.sym 29741 r_adc_master_rx_buffer_1[11]
.sym 29742 $false
.sym 29743 $false
.sym 29744 $false
.sym 29747 r_adc_master_rx_buffer_1[13]
.sym 29748 $false
.sym 29749 $false
.sym 29750 $false
.sym 29751 $abc$41427$n5579
.sym 29752 blink_simple_LED2.i_clk$2
.sym 29753 $false
.sym 29828 r_adc_master_tx_buffer_2[16][0]
.sym 29829 r_adc_master_tx_buffer_2[20][0]
.sym 29830 r_spi_master_tx_counter[2]
.sym 29831 $false
.sym 29840 r_adc_master_tx_buffer_2[82][5]
.sym 29841 r_adc_master_tx_buffer_2[86][5]
.sym 29842 r_spi_master_tx_counter[0]
.sym 29843 r_spi_master_tx_counter[2]
.sym 29846 r_adc_master_rx_buffer_1[22]
.sym 29847 $false
.sym 29848 $false
.sym 29849 $false
.sym 29870 r_adc_master_rx_buffer_1[28]
.sym 29871 $false
.sym 29872 $false
.sym 29873 $false
.sym 29874 $abc$41427$n5581
.sym 29875 blink_simple_LED2.i_clk$2
.sym 29876 $false
.sym 29957 r_adc_master_tx_buffer_1[108][1]
.sym 29958 r_adc_master_tx_buffer_1[109][1]
.sym 29959 r_spi_master_tx_counter[1]
.sym 29960 r_spi_master_tx_counter[0]
.sym 29969 $abc$41427$n4574_1
.sym 29970 $abc$41427$n4575_1
.sym 29971 r_spi_master_tx_counter[0]
.sym 29972 $false
.sym 29975 $abc$41427$n3563
.sym 29976 $abc$41427$n3562
.sym 29977 $abc$41427$n2717
.sym 29978 $false
.sym 29987 r_adc_master_tx_buffer_1[110][1]
.sym 29988 r_adc_master_tx_buffer_1[111][1]
.sym 29989 r_spi_master_tx_counter[0]
.sym 29990 r_spi_master_tx_counter[1]
.sym 29993 r_adc_master_rx_buffer_1[30]
.sym 29994 $false
.sym 29995 $false
.sym 29996 $false
.sym 29997 $abc$41427$n5509
.sym 29998 blink_simple_LED2.i_clk$2
.sym 29999 $false
.sym 30074 r_adc_master_tx_buffer_1[88][7]
.sym 30075 r_adc_master_tx_buffer_1[89][7]
.sym 30076 r_spi_master_tx_counter[1]
.sym 30077 r_spi_master_tx_counter[0]
.sym 30080 $abc$41427$n4573_1
.sym 30081 $abc$41427$n4576_1
.sym 30082 r_adc_master_tx_buffer_2[120][7]
.sym 30083 r_spi_master_tx_counter[3]
.sym 30086 r_adc_master_tx_buffer_1[102][3]
.sym 30087 r_adc_master_tx_buffer_1[103][3]
.sym 30088 r_spi_master_tx_counter[0]
.sym 30089 $false
.sym 30098 r_adc_master_tx_buffer_1[78][3]
.sym 30099 r_adc_master_tx_buffer_1[79][3]
.sym 30100 r_spi_master_tx_counter[0]
.sym 30101 r_spi_master_tx_counter[1]
.sym 30104 $abc$41427$n4464_1
.sym 30105 $abc$41427$n4465_1
.sym 30106 $abc$41427$n2721
.sym 30107 r_spi_master_tx_counter[4]
.sym 30116 r_adc_master_rx_buffer_1[0]
.sym 30117 r_spi_master_adc_rx_data[22]
.sym 30118 $abc$41427$n4675_1
.sym 30119 $abc$41427$n3279
.sym 30120 $true
.sym 30121 blink_simple_LED2.i_clk$2
.sym 30122 $false
.sym 30233 r_adc_master_rx_buffer_1[6]
.sym 30234 $false
.sym 30235 $false
.sym 30236 $false
.sym 30243 $abc$41427$n5561
.sym 30244 blink_simple_LED2.i_clk$2
.sym 30245 $false
.sym 30326 $abc$41427$n4333_1
.sym 30327 $abc$41427$n4332_1
.sym 30328 $abc$41427$n2717
.sym 30329 $false
.sym 30332 r_adc_master_tx_buffer_1[18][3]
.sym 30333 r_adc_master_tx_buffer_1[22][3]
.sym 30334 r_spi_master_tx_counter[0]
.sym 30335 r_spi_master_tx_counter[2]
.sym 30338 r_adc_master_tx_buffer_2[58][1]
.sym 30339 r_adc_master_tx_buffer_2[59][1]
.sym 30340 r_spi_master_tx_counter[0]
.sym 30341 r_spi_master_tx_counter[1]
.sym 30344 spiMasterCS.r_SM_CS[1]
.sym 30345 spiMasterCS.r_SM_CS[2]
.sym 30346 $false
.sym 30347 $false
.sym 30350 r_adc_master_tx_buffer_1[90][6]
.sym 30351 r_adc_master_tx_buffer_1[91][6]
.sym 30352 r_spi_master_tx_counter[0]
.sym 30353 r_spi_master_tx_counter[1]
.sym 30356 r_adc_master_rx_buffer_1[31]
.sym 30357 $false
.sym 30358 $false
.sym 30359 $false
.sym 30362 r_adc_master_rx_buffer_1[14]
.sym 30363 $false
.sym 30364 $false
.sym 30365 $false
.sym 30366 $abc$41427$n5534
.sym 30367 blink_simple_LED2.i_clk$2
.sym 30368 $false
.sym 30449 $abc$41427$n4368_1
.sym 30450 $abc$41427$n4369_1
.sym 30451 $abc$41427$n2721
.sym 30452 $abc$41427$n2744
.sym 30461 r_adc_master_tx_buffer_2[64][3]
.sym 30462 r_adc_master_tx_buffer_2[68][3]
.sym 30463 r_spi_master_tx_counter[0]
.sym 30464 $abc$41427$n5254
.sym 30479 r_temp_tx[6]
.sym 30480 $false
.sym 30481 $false
.sym 30482 $false
.sym 30489 r_spi_master_tx_dv
.sym 30490 blink_simple_LED2.i_clk$2
.sym 30491 $abc$41427$n884$2
.sym 30566 $abc$41427$n4659_1
.sym 30567 $abc$41427$n4658_1
.sym 30568 spiMasterCS.SPI_Master_Inst.r_TX_Bit_Count[2]
.sym 30569 spiMasterCS.SPI_Master_Inst.r_TX_Bit_Count[1]
.sym 30572 $abc$41427$n5256
.sym 30573 $abc$41427$n5255
.sym 30574 r_spi_master_tx_counter[1]
.sym 30575 $false
.sym 30584 r_adc_master_tx_buffer_2[35][7]
.sym 30585 r_adc_master_tx_buffer_2[39][7]
.sym 30586 r_spi_master_tx_counter[2]
.sym 30587 r_spi_master_tx_counter[0]
.sym 30590 spiMasterCS.SPI_Master_Inst.r_TX_Byte[6]
.sym 30591 spiMasterCS.SPI_Master_Inst.r_TX_Byte[7]
.sym 30592 spiMasterCS.SPI_Master_Inst.r_TX_Bit_Count[0]
.sym 30593 $false
.sym 30596 $abc$41427$n4656_1
.sym 30597 $abc$41427$n4655_1
.sym 30598 spiMasterCS.SPI_Master_Inst.r_TX_Bit_Count[1]
.sym 30599 spiMasterCS.SPI_Master_Inst.r_TX_Bit_Count[2]
.sym 30602 r_adc_master_rx_buffer_1[30]
.sym 30603 $false
.sym 30604 $false
.sym 30605 $false
.sym 30608 r_adc_master_rx_buffer_1[21]
.sym 30609 $false
.sym 30610 $false
.sym 30611 $false
.sym 30612 $abc$41427$n5564
.sym 30613 blink_simple_LED2.i_clk$2
.sym 30614 $false
.sym 30695 $abc$41427$n700
.sym 30696 spiMasterCS.SPI_Master_Inst.o_TX_Ready
.sym 30697 spiMasterCS.r_SM_CS[2]
.sym 30698 spiMasterCS.r_SM_CS[0]
.sym 30701 spiMasterCS.r_SM_CS[2]
.sym 30702 spiMasterCS.SPI_Master_Inst.o_TX_Ready
.sym 30703 $abc$41427$n700
.sym 30704 $false
.sym 30707 $abc$41427$n3895
.sym 30708 $abc$41427$n3896
.sym 30709 $abc$41427$n2721
.sym 30710 $abc$41427$n3892
.sym 30713 r_adc_master_tx_buffer_1[24][2]
.sym 30714 r_adc_master_tx_buffer_1[25][2]
.sym 30715 r_spi_master_tx_counter[1]
.sym 30716 r_spi_master_tx_counter[0]
.sym 30719 r_adc_master_rx_buffer_1[16]
.sym 30720 $false
.sym 30721 $false
.sym 30722 $false
.sym 30725 r_adc_master_rx_buffer_1[23]
.sym 30726 $false
.sym 30727 $false
.sym 30728 $false
.sym 30735 $abc$41427$n5491
.sym 30736 blink_simple_LED2.i_clk$2
.sym 30737 $false
.sym 30812 r_adc_master_tx_buffer_1[110][6]
.sym 30813 r_adc_master_tx_buffer_1[111][6]
.sym 30814 r_spi_master_tx_counter[0]
.sym 30815 r_spi_master_tx_counter[1]
.sym 30818 r_adc_master_tx_buffer_1[56][1]
.sym 30819 r_adc_master_tx_buffer_1[57][1]
.sym 30820 r_spi_master_tx_counter[1]
.sym 30821 r_spi_master_tx_counter[0]
.sym 30824 r_adc_master_rx_buffer_1[17]
.sym 30825 $false
.sym 30826 $false
.sym 30827 $false
.sym 30848 r_adc_master_rx_buffer_1[9]
.sym 30849 $false
.sym 30850 $false
.sym 30851 $false
.sym 30854 r_adc_master_rx_buffer_1[14]
.sym 30855 $false
.sym 30856 $false
.sym 30857 $false
.sym 30858 $abc$41427$n5547
.sym 30859 blink_simple_LED2.i_clk$2
.sym 30860 $false
.sym 30935 $abc$41427$n700
.sym 30936 spiMasterCS.SPI_Master_Inst.o_TX_Ready
.sym 30937 spiMasterCS.r_SM_CS[2]
.sym 30938 $false
.sym 30941 r_adc_master_tx_buffer_2[68][0]
.sym 30942 r_adc_master_tx_buffer_2[69][0]
.sym 30943 r_spi_master_tx_counter[0]
.sym 30944 $false
.sym 30947 r_adc_master_tx_buffer_2[66][3]
.sym 30948 r_adc_master_tx_buffer_2[70][3]
.sym 30949 r_spi_master_tx_counter[0]
.sym 30950 $abc$41427$n5013_1
.sym 30953 r_adc_master_rx_buffer_1[31]
.sym 30954 $false
.sym 30955 $false
.sym 30956 $false
.sym 30959 r_adc_master_rx_buffer_1[18]
.sym 30960 $false
.sym 30961 $false
.sym 30962 $false
.sym 30965 r_adc_master_rx_buffer_1[23]
.sym 30966 $false
.sym 30967 $false
.sym 30968 $false
.sym 30977 r_adc_master_rx_buffer_1[13]
.sym 30978 $false
.sym 30979 $false
.sym 30980 $false
.sym 30981 $abc$41427$n5489
.sym 30982 blink_simple_LED2.i_clk$2
.sym 30983 $false
.sym 31058 $abc$41427$n4705_1
.sym 31059 $abc$41427$n3145
.sym 31060 $abc$41427$n3284
.sym 31061 $false
.sym 31064 $abc$41427$n4705_1
.sym 31065 $abc$41427$n4706_1
.sym 31066 $abc$41427$n3144
.sym 31067 $false
.sym 31070 r_adc_master_tx_buffer_2[19][6]
.sym 31071 r_adc_master_tx_buffer_2[23][6]
.sym 31072 r_spi_master_tx_counter[0]
.sym 31073 r_spi_master_tx_counter[2]
.sym 31076 r_adc_master_tx_buffer_2[18][6]
.sym 31077 r_adc_master_tx_buffer_2[22][6]
.sym 31078 r_spi_master_tx_counter[0]
.sym 31079 $abc$41427$n5195
.sym 31082 $abc$41427$n4743_1
.sym 31083 $abc$41427$n4706_1
.sym 31084 $abc$41427$n4710_1
.sym 31085 $false
.sym 31088 $abc$41427$n4743_1
.sym 31089 $abc$41427$n4706_1
.sym 31090 $abc$41427$n3144
.sym 31091 $false
.sym 31094 r_adc_master_rx_buffer_1[20]
.sym 31095 $false
.sym 31096 $false
.sym 31097 $false
.sym 31100 r_adc_master_rx_buffer_1[25]
.sym 31101 $false
.sym 31102 $false
.sym 31103 $false
.sym 31104 $abc$41427$n5513
.sym 31105 blink_simple_LED2.i_clk$2
.sym 31106 $false
.sym 31181 $abc$41427$n3407
.sym 31182 $abc$41427$n3406
.sym 31183 r_spi_master_tx_counter[1]
.sym 31184 r_spi_master_tx_counter[2]
.sym 31187 $abc$41427$n4743_1
.sym 31188 $abc$41427$n4706_1
.sym 31189 $abc$41427$n4708_1
.sym 31190 $false
.sym 31193 $abc$41427$n4743_1
.sym 31194 $abc$41427$n3284
.sym 31195 $abc$41427$n4726_1
.sym 31196 $false
.sym 31199 $abc$41427$n4705_1
.sym 31200 $abc$41427$n3284
.sym 31201 $abc$41427$n4707_1
.sym 31202 $false
.sym 31205 r_adc_master_tx_buffer_1[115][1]
.sym 31206 r_adc_master_tx_buffer_1[119][1]
.sym 31207 r_spi_master_tx_counter[2]
.sym 31208 r_spi_master_tx_counter[1]
.sym 31211 r_adc_master_rx_buffer_1[31]
.sym 31212 $false
.sym 31213 $false
.sym 31214 $false
.sym 31217 r_adc_master_rx_buffer_1[21]
.sym 31218 $false
.sym 31219 $false
.sym 31220 $false
.sym 31227 $abc$41427$n5545
.sym 31228 blink_simple_LED2.i_clk$2
.sym 31229 $false
.sym 31310 r_adc_master_rx_reading_counter[1]
.sym 31311 r_adc_master_rx_reading_counter[2]
.sym 31312 $false
.sym 31313 $false
.sym 31316 r_adc_master_rx_reading_counter[0]
.sym 31317 $abc$41427$n4708_1
.sym 31318 $abc$41427$n4716_1
.sym 31319 $abc$41427$n4705_1
.sym 31322 r_adc_master_rx_reading_counter[0]
.sym 31323 $abc$41427$n4708_1
.sym 31324 $abc$41427$n4726_1
.sym 31325 $abc$41427$n4743_1
.sym 31328 $abc$41427$n4743_1
.sym 31329 $abc$41427$n3145
.sym 31330 $abc$41427$n4710_1
.sym 31331 r_adc_master_rx_reading_counter[0]
.sym 31334 r_adc_master_rx_reading_counter[0]
.sym 31335 $abc$41427$n3145
.sym 31336 $abc$41427$n3144
.sym 31337 $abc$41427$n4705_1
.sym 31340 r_adc_master_rx_reading_counter[0]
.sym 31341 $abc$41427$n3145
.sym 31342 $abc$41427$n4708_1
.sym 31343 $abc$41427$n4705_1
.sym 31346 r_adc_master_rx_buffer_1[23]
.sym 31347 $false
.sym 31348 $false
.sym 31349 $false
.sym 31350 $abc$41427$n5635$2
.sym 31351 blink_simple_LED2.i_clk$2
.sym 31352 $false
.sym 31427 r_adc_master_rx_reading_counter[0]
.sym 31428 $abc$41427$n3144
.sym 31429 $abc$41427$n4726_1
.sym 31430 $abc$41427$n4743_1
.sym 31433 r_adc_master_rx_reading_counter[3]
.sym 31434 r_adc_master_rx_reading_counter[4]
.sym 31435 $false
.sym 31436 $false
.sym 31439 r_adc_master_rx_reading_counter[3]
.sym 31440 r_adc_master_rx_reading_counter[4]
.sym 31441 $false
.sym 31442 $false
.sym 31445 r_adc_master_rx_reading_counter[4]
.sym 31446 r_adc_master_rx_reading_counter[3]
.sym 31447 $false
.sym 31448 $false
.sym 31451 r_adc_master_rx_reading_counter[3]
.sym 31452 r_adc_master_rx_reading_counter[4]
.sym 31453 $false
.sym 31454 $false
.sym 31457 r_adc_master_rx_reading_counter[0]
.sym 31458 $abc$41427$n3145
.sym 31459 $abc$41427$n4710_1
.sym 31460 $abc$41427$n4743_1
.sym 31463 r_adc_master_tx_buffer_2[64][7]
.sym 31464 r_adc_master_tx_buffer_2[65][7]
.sym 31465 r_spi_master_tx_counter[0]
.sym 31466 $false
.sym 31469 r_adc_master_rx_buffer_1[7]
.sym 31470 $false
.sym 31471 $false
.sym 31472 $false
.sym 31473 $abc$41427$n5545
.sym 31474 blink_simple_LED2.i_clk$2
.sym 31475 $false
.sym 31556 r_adc_master_rx_reading_counter[0]
.sym 31557 r_adc_master_rx_reading_counter[1]
.sym 31558 r_adc_master_rx_reading_counter[2]
.sym 31559 $false
.sym 31568 $abc$41427$n3143
.sym 31569 $abc$41427$n3145
.sym 31570 $abc$41427$n3146
.sym 31571 $false
.sym 31574 r_adc_master_tx_buffer_1[76][2]
.sym 31575 r_adc_master_tx_buffer_1[77][2]
.sym 31576 r_spi_master_tx_counter[1]
.sym 31577 r_spi_master_tx_counter[0]
.sym 31580 $false
.sym 31581 $false
.sym 31582 r_adc_master_rx_reading_counter[0]
.sym 31583 $false
.sym 31596 $abc$41427$n545
.sym 31597 blink_simple_LED2.i_clk$2
.sym 31598 $abc$41427$n51
.sym 31679 r_adc_master_tx_buffer_2[104][6]
.sym 31680 r_adc_master_tx_buffer_2[105][6]
.sym 31681 r_spi_master_tx_counter[1]
.sym 31682 r_spi_master_tx_counter[0]
.sym 31715 r_adc_master_rx_buffer_1[1]
.sym 31716 $false
.sym 31717 $false
.sym 31718 $false
.sym 31719 $abc$41427$n5550
.sym 31720 blink_simple_LED2.i_clk$2
.sym 31721 $false
.sym 31796 r_adc_master_tx_buffer_1[40][6]
.sym 31797 r_adc_master_tx_buffer_1[41][6]
.sym 31798 r_spi_master_tx_counter[1]
.sym 31799 r_spi_master_tx_counter[0]
.sym 31802 r_adc_master_tx_buffer_1[42][7]
.sym 31803 r_adc_master_tx_buffer_1[43][7]
.sym 31804 r_spi_master_tx_counter[0]
.sym 31805 r_spi_master_tx_counter[1]
.sym 31808 $abc$41427$n4448_1
.sym 31809 $abc$41427$n4447_1
.sym 31810 $abc$41427$n2721
.sym 31811 $false
.sym 31814 r_spi_master_tx_counter[1]
.sym 31815 $false
.sym 31816 $false
.sym 31817 $false
.sym 31820 r_adc_master_rx_buffer_1[15]
.sym 31821 $false
.sym 31822 $false
.sym 31823 $false
.sym 31826 r_adc_master_rx_buffer_1[28]
.sym 31827 $false
.sym 31828 $false
.sym 31829 $false
.sym 31832 r_adc_master_rx_buffer_1[30]
.sym 31833 $false
.sym 31834 $false
.sym 31835 $false
.sym 31838 r_adc_master_rx_buffer_1[22]
.sym 31839 $false
.sym 31840 $false
.sym 31841 $false
.sym 31842 $abc$41427$n5501
.sym 31843 blink_simple_LED2.i_clk$2
.sym 31844 $false
.sym 31931 r_adc_master_tx_buffer_2[10][2]
.sym 31932 r_adc_master_tx_buffer_2[11][2]
.sym 31933 r_spi_master_tx_counter[0]
.sym 31934 r_spi_master_tx_counter[1]
.sym 31943 $abc$41427$n700
.sym 31944 r_spi_master_tx_dv
.sym 31945 spiMasterCS.SPI_Master_Inst.o_TX_Ready
.sym 31946 spiMasterCS.r_SM_CS[2]
.sym 31955 $abc$41427$n700
.sym 31956 spiMasterCS.SPI_Master_Inst.o_TX_Ready
.sym 31957 r_spi_master_tx_dv
.sym 31958 $false
.sym 31961 r_adc_master_rx_buffer_1[2]
.sym 31962 $false
.sym 31963 $false
.sym 31964 $false
.sym 31965 $abc$41427$n5558
.sym 31966 blink_simple_LED2.i_clk$2
.sym 31967 $false
.sym 32048 r_adc_master_rx_buffer_1[11]
.sym 32049 $false
.sym 32050 $false
.sym 32051 $false
.sym 32084 r_adc_master_rx_buffer_1[16]
.sym 32085 $false
.sym 32086 $false
.sym 32087 $false
.sym 32088 $abc$41427$n5574
.sym 32089 blink_simple_LED2.i_clk$2
.sym 32090 $false
.sym 32171 $abc$41427$n3279
.sym 32172 $abc$41427$n4675_1
.sym 32173 r_adc_master_rx_buffer_1[21]
.sym 32174 $false
.sym 32195 $abc$41427$n3279
.sym 32196 $abc$41427$n4675_1
.sym 32197 r_adc_master_rx_buffer_1[25]
.sym 32198 $false
.sym 32211 $true
.sym 32212 blink_simple_LED2.i_clk$2
.sym 32213 $false
.sym 32288 $false
.sym 32289 spiMasterCS.r_TX_Count[3]
.sym 32290 $false
.sym 32291 $auto$alumacc.cc:474:replace_alu$1669.C[3]
.sym 32300 spiMasterCS.r_TX_Count[2]
.sym 32301 $abc$41427$n2544
.sym 32302 $abc$41427$n3259
.sym 32303 spiMasterCS.r_SM_CS[2]
.sym 32312 $abc$41427$n3260
.sym 32313 spiMasterCS.r_TX_Count[2]
.sym 32314 spiMasterCS.r_SM_CS[0]
.sym 32315 $abc$41427$n3269
.sym 32324 $abc$41427$n3267
.sym 32325 $abc$41427$n2545
.sym 32326 $abc$41427$n3266
.sym 32327 spiMasterCS.r_TX_Count[3]
.sym 32334 $abc$41427$n521
.sym 32335 blink_simple_LED2.i_clk$2
.sym 32336 $abc$41427$n884$2
.sym 32417 r_adc_master_tx_buffer_2[108][6]
.sym 32418 r_adc_master_tx_buffer_2[110][6]
.sym 32419 r_spi_master_tx_counter[0]
.sym 32420 $abc$41427$n5185_1
.sym 32441 r_adc_master_rx_buffer_1[7]
.sym 32442 $false
.sym 32443 $false
.sym 32444 $false
.sym 32457 $abc$41427$n5558
.sym 32458 blink_simple_LED2.i_clk$2
.sym 32459 $false
.sym 32564 r_adc_master_tx_buffer_1[40][7]
.sym 32565 r_adc_master_tx_buffer_1[41][7]
.sym 32566 r_spi_master_tx_counter[1]
.sym 32567 r_spi_master_tx_counter[0]
.sym 32570 r_adc_master_rx_buffer_1[14]
.sym 32571 $false
.sym 32572 $false
.sym 32573 $false
.sym 32576 r_adc_master_rx_buffer_1[0]
.sym 32577 $false
.sym 32578 $false
.sym 32579 $false
.sym 32580 $abc$41427$n5585
.sym 32581 blink_simple_LED2.i_clk$2
.sym 32582 $false
.sym 32684 r_adc_master_tx_buffer_2[101][7]
.sym 32685 r_adc_master_tx_buffer_2[103][0]
.sym 32759 $abc$41427$n3436
.sym 32760 r_adc_master_tx_buffer_2[119][0]
.sym 32897 $abc$41427$n4574_1
.sym 32900 r_adc_master_tx_buffer_2[117][7]
.sym 32901 r_adc_master_tx_buffer_2[117][1]
.sym 32902 r_adc_master_tx_buffer_2[118][7]
.sym 32904 r_adc_master_tx_buffer_2[116][1]
.sym 33000 $abc$41427$n3534
.sym 33001 r_adc_master_tx_buffer_1[108][0]
.sym 33003 r_adc_master_tx_buffer_1[109][0]
.sym 33004 r_adc_master_tx_buffer_1[111][2]
.sym 33005 r_adc_master_tx_buffer_1[109][3]
.sym 33006 r_adc_master_tx_buffer_1[111][4]
.sym 33101 $abc$41427$n752
.sym 33103 $abc$41427$n4014
.sym 33107 r_adc_master_tx_buffer_1[113][7]
.sym 33108 r_adc_master_tx_buffer_1[113][4]
.sym 33208 $abc$41427$n2497
.sym 33209 $abc$41427$n5394
.sym 33210 r_spi_master_adc_rx_data[23]
.sym 33307 $auto$alumacc.cc:474:replace_alu$1672.C[2]
.sym 33308 $auto$alumacc.cc:474:replace_alu$1672.C[3]
.sym 33309 $abc$41427$n2505
.sym 33310 r_adc_master_tx_buffer_1[88][0]
.sym 33311 r_adc_master_tx_buffer_1[91][0]
.sym 33312 r_adc_master_tx_buffer_1[88][5]
.sym 33407 $abc$41427$n3249
.sym 33408 $abc$41427$n3256
.sym 33409 $abc$41427$n2501
.sym 33410 $abc$41427$n3245
.sym 33411 $abc$41427$n5047_1
.sym 33412 $abc$41427$n5046_1
.sym 33413 r_adc_master_tx_buffer_1[100][3]
.sym 33414 r_adc_master_tx_buffer_1[101][7]
.sym 33509 $abc$41427$n4577_1
.sym 33512 $abc$41427$n3461
.sym 33514 r_adc_master_tx_buffer_1[13][0]
.sym 33515 r_adc_master_tx_buffer_1[15][6]
.sym 33611 $abc$41427$n5151_1
.sym 33612 r_adc_master_tx_buffer_2[57][1]
.sym 33613 r_adc_master_tx_buffer_2[57][2]
.sym 33614 r_adc_master_tx_buffer_2[57][3]
.sym 33617 r_adc_master_tx_buffer_2[58][1]
.sym 33714 $abc$41427$n5264
.sym 33715 $abc$41427$n3247
.sym 33718 r_adc_master_tx_buffer_2[19][4]
.sym 33719 r_adc_master_tx_buffer_2[17][5]
.sym 33815 $abc$41427$n3709
.sym 33816 $abc$41427$n3095
.sym 33817 r_adc_master_tx_buffer_1[8][0]
.sym 33819 r_adc_master_tx_buffer_1[11][3]
.sym 33820 r_adc_master_tx_buffer_1[8][6]
.sym 33821 r_adc_master_tx_buffer_1[8][5]
.sym 33822 r_adc_master_tx_buffer_1[11][6]
.sym 33917 $abc$41427$n4053
.sym 33919 r_adc_master_tx_buffer_2[24][5]
.sym 34019 $abc$41427$n4310_1
.sym 34022 $abc$41427$n4979_1
.sym 34024 $abc$41427$n4311_1
.sym 34025 spiMasterCS.r_SM_CS[1]
.sym 34026 spiMasterCS.r_SM_CS[0]
.sym 34121 $abc$41427$n3339
.sym 34122 $abc$41427$n3336
.sym 34123 $abc$41427$n4673_1
.sym 34125 $abc$41427$n3335
.sym 34127 r_adc_master_tx_buffer_2[38][7]
.sym 34128 r_adc_master_tx_buffer_2[36][3]
.sym 34224 $abc$41427$n2892
.sym 34226 $abc$41427$n3906
.sym 34227 r_adc_master_rx_buffer_1[27]
.sym 34228 w_spi_master_tx_data_ready
.sym 34229 r_adc_master_rx_buffer_1[13]
.sym 34230 r_adc_master_rx_buffer_1[20]
.sym 34325 $abc$41427$n3895
.sym 34326 $abc$41427$n3130_1
.sym 34327 r_adc_master_tx_buffer_2[37][2]
.sym 34328 r_adc_master_tx_buffer_2[39][0]
.sym 34330 r_adc_master_tx_buffer_2[37][6]
.sym 34331 r_adc_master_tx_buffer_2[37][0]
.sym 34332 r_adc_master_tx_buffer_2[37][3]
.sym 34427 $abc$41427$n2729
.sym 34428 $abc$41427$n2727
.sym 34429 r_adc_master_tx_buffer_2[69][4]
.sym 34430 r_adc_master_tx_buffer_2[68][2]
.sym 34431 r_adc_master_tx_buffer_2[69][0]
.sym 34433 r_adc_master_tx_buffer_2[71][2]
.sym 34529 $abc$41427$n4410_1
.sym 34536 r_adc_master_tx_buffer_2[35][7]
.sym 34631 $abc$41427$n4983_1
.sym 34632 r_adc_master_tx_buffer_2[21][2]
.sym 34634 r_adc_master_tx_buffer_2[20][6]
.sym 34637 r_adc_master_tx_buffer_2[22][3]
.sym 34638 r_adc_master_tx_buffer_2[23][6]
.sym 34736 $abc$41427$n5586
.sym 34737 $abc$41427$n4491_1
.sym 34738 $abc$41427$n5556
.sym 34739 $abc$41427$n5564
.sym 34740 r_adc_master_tx_buffer_1[78][3]
.sym 34835 $abc$41427$n5568
.sym 34836 $abc$41427$n3143
.sym 34837 $abc$41427$n5547
.sym 34839 r_adc_master_tx_buffer_2[11][0]
.sym 34840 r_adc_master_tx_buffer_2[11][3]
.sym 34841 r_adc_master_tx_buffer_2[8][0]
.sym 34937 $abc$41427$n528
.sym 34940 $abc$41427$n3282
.sym 34941 $abc$41427$n5572
.sym 34942 $abc$41427$n4675_1
.sym 34943 $abc$41427$n545
.sym 34944 r_adc_master_tx_buffer_2[67][0]
.sym 35041 $abc$41427$n186
.sym 35042 $abc$41427$n4178_1
.sym 35043 r_adc_master_tx_buffer_2[4][7]
.sym 35044 r_adc_master_tx_buffer_2[7][6]
.sym 35141 r_adc_master_tx_buffer_2[105][4]
.sym 35143 r_adc_master_tx_buffer_2[105][2]
.sym 35147 r_adc_master_tx_buffer_2[105][6]
.sym 35148 r_adc_master_tx_buffer_2[107][6]
.sym 35243 r_adc_master_tx_buffer_2[79][1]
.sym 35347 $abc$41427$n3116
.sym 35348 $abc$41427$n3271
.sym 35350 $abc$41427$n3260
.sym 35351 spiMasterCS.r_SM_CS[2]
.sym 35449 $abc$41427$n3935
.sym 35450 $abc$41427$n3407
.sym 35451 r_adc_master_tx_buffer_1[93][4]
.sym 35452 r_adc_master_tx_buffer_1[92][4]
.sym 35454 r_adc_master_tx_buffer_1[94][1]
.sym 35550 $abc$41427$n2542
.sym 35551 $abc$41427$n3272
.sym 35552 $abc$41427$n3258
.sym 35553 $abc$41427$n3274
.sym 35554 spiMasterCS.r_TX_Count[1]
.sym 35555 spiMasterCS.r_TX_Count[0]
.sym 35556 spiMasterCS.r_TX_Count[6]
.sym 35651 $abc$41427$n3266
.sym 35652 $abc$41427$n3264
.sym 35653 $abc$41427$n521
.sym 35655 $abc$41427$n3262
.sym 35656 $abc$41427$n2547
.sym 35657 spiMasterCS.r_TX_Count[5]
.sym 35658 spiMasterCS.r_TX_Count[4]
.sym 35755 r_adc_master_tx_buffer_2[68][3]
.sym 35861 r_adc_master_tx_buffer_1[41][7]
.sym 35862 r_adc_master_tx_buffer_1[40][7]
.sym 36089 $abc$41427$n4667_1
.sym 36090 r_adc_master_tx_buffer_2[112][4]
.sym 36091 r_adc_master_tx_buffer_2[115][4]
.sym 36094 r_adc_master_tx_buffer_2[115][0]
.sym 36168 r_adc_master_rx_buffer_1[23]
.sym 36169 $false
.sym 36170 $false
.sym 36171 $false
.sym 36174 r_adc_master_rx_buffer_1[0]
.sym 36175 $false
.sym 36176 $false
.sym 36177 $false
.sym 36208 $abc$41427$n5583
.sym 36209 blink_simple_LED2.i_clk$2
.sym 36210 $false
.sym 36215 r_adc_master_tx_buffer_2[98][3]
.sym 36219 r_adc_master_tx_buffer_2[99][7]
.sym 36221 r_adc_master_tx_buffer_2[99][4]
.sym 36222 r_adc_master_tx_buffer_2[98][7]
.sym 36325 r_adc_master_tx_buffer_2[115][0]
.sym 36326 r_adc_master_tx_buffer_2[119][0]
.sym 36327 r_spi_master_tx_counter[2]
.sym 36328 $false
.sym 36331 r_adc_master_rx_buffer_1[0]
.sym 36332 $false
.sym 36333 $false
.sym 36334 $false
.sym 36371 $abc$41427$n5587$2
.sym 36372 blink_simple_LED2.i_clk$2
.sym 36373 $false
.sym 36374 $abc$41427$n3879
.sym 36378 r_adc_master_tx_buffer_1[63][3]
.sym 36380 r_adc_master_tx_buffer_1[61][5]
.sym 36448 r_adc_master_tx_buffer_2[113][7]
.sym 36449 r_adc_master_tx_buffer_2[117][7]
.sym 36450 r_spi_master_tx_counter[1]
.sym 36451 r_spi_master_tx_counter[2]
.sym 36466 r_adc_master_rx_buffer_1[23]
.sym 36467 $false
.sym 36468 $false
.sym 36469 $false
.sym 36472 r_adc_master_rx_buffer_1[17]
.sym 36473 $false
.sym 36474 $false
.sym 36475 $false
.sym 36478 r_adc_master_rx_buffer_1[15]
.sym 36479 $false
.sym 36480 $false
.sym 36481 $false
.sym 36490 r_adc_master_rx_buffer_1[25]
.sym 36491 $false
.sym 36492 $false
.sym 36493 $false
.sym 36494 $abc$41427$n5587$2
.sym 36495 blink_simple_LED2.i_clk$2
.sym 36496 $false
.sym 36497 $abc$41427$n3064
.sym 36499 r_adc_master_tx_buffer_2[35][1]
.sym 36577 r_adc_master_tx_buffer_1[108][0]
.sym 36578 r_adc_master_tx_buffer_1[109][0]
.sym 36579 r_spi_master_tx_counter[1]
.sym 36580 r_spi_master_tx_counter[0]
.sym 36583 r_adc_master_rx_buffer_1[24]
.sym 36584 $false
.sym 36585 $false
.sym 36586 $false
.sym 36595 r_adc_master_rx_buffer_1[16]
.sym 36596 $false
.sym 36597 $false
.sym 36598 $false
.sym 36601 r_adc_master_rx_buffer_1[2]
.sym 36602 $false
.sym 36603 $false
.sym 36604 $false
.sym 36607 r_adc_master_rx_buffer_1[19]
.sym 36608 $false
.sym 36609 $false
.sym 36610 $false
.sym 36613 r_adc_master_rx_buffer_1[4]
.sym 36614 $false
.sym 36615 $false
.sym 36616 $false
.sym 36617 $abc$41427$n5547
.sym 36618 blink_simple_LED2.i_clk$2
.sym 36619 $false
.sym 36621 $abc$41427$n3963
.sym 36624 r_adc_master_tx_buffer_1[37][7]
.sym 36625 r_adc_master_tx_buffer_1[36][4]
.sym 36626 r_adc_master_tx_buffer_1[36][2]
.sym 36694 r_adc_master_rx_buffer_1[15]
.sym 36695 $false
.sym 36696 $false
.sym 36697 $false
.sym 36706 r_adc_master_tx_buffer_2[90][5]
.sym 36707 r_adc_master_tx_buffer_2[91][5]
.sym 36708 r_spi_master_tx_counter[0]
.sym 36709 r_spi_master_tx_counter[1]
.sym 36730 r_adc_master_rx_buffer_1[23]
.sym 36731 $false
.sym 36732 $false
.sym 36733 $false
.sym 36736 r_adc_master_rx_buffer_1[20]
.sym 36737 $false
.sym 36738 $false
.sym 36739 $false
.sym 36740 $abc$41427$n5550
.sym 36741 blink_simple_LED2.i_clk$2
.sym 36742 $false
.sym 36743 $abc$41427$n5395
.sym 36744 $abc$41427$n5396
.sym 36745 $abc$41427$n3701
.sym 36746 r_adc_master_tx_buffer_2[19][0]
.sym 36749 r_adc_master_tx_buffer_2[16][0]
.sym 36750 r_adc_master_tx_buffer_2[17][7]
.sym 36779 $true
.sym 36816 $abc$41427$n5393$2
.sym 36817 $false
.sym 36818 $abc$41427$n5393
.sym 36819 $false
.sym 36820 $false
.sym 36822 $auto$alumacc.cc:474:replace_alu$1525.C[2]
.sym 36824 $false
.sym 36825 $abc$41427$n5363
.sym 36828 $auto$alumacc.cc:474:replace_alu$1525.C[3]
.sym 36830 $false
.sym 36831 $abc$41427$n5394
.sym 36834 $auto$alumacc.cc:474:replace_alu$1525.C[4]
.sym 36836 $false
.sym 36837 $abc$41427$n5395
.sym 36840 $abc$41427$n2497$2
.sym 36842 $false
.sym 36843 $abc$41427$n5396
.sym 36850 $abc$41427$n2497$2
.sym 36853 spiMasterCS.r_CS_Inactive_Count[2]
.sym 36854 $false
.sym 36855 $false
.sym 36856 $false
.sym 36859 spiMasterADC.SPI_Master_Inst.o_RX_Byte[7]
.sym 36860 $false
.sym 36861 $false
.sym 36862 $false
.sym 36863 $abc$41427$n569
.sym 36864 blink_simple_LED2.i_clk$2
.sym 36865 $false
.sym 36866 $abc$41427$n4109_1
.sym 36867 $abc$41427$n2503
.sym 36868 $abc$41427$n5393
.sym 36869 $abc$41427$n5363
.sym 36870 r_spi_master_adc_tx_counter[1]
.sym 36871 r_spi_master_adc_tx_counter[2]
.sym 36872 r_spi_master_adc_tx_counter[3]
.sym 36873 r_spi_master_adc_rx_counter[1]
.sym 36902 $true
.sym 36939 spiMasterCS.r_CS_Inactive_Count[0]$2
.sym 36940 $false
.sym 36941 spiMasterCS.r_CS_Inactive_Count[0]
.sym 36942 $false
.sym 36943 $false
.sym 36945 $auto$alumacc.cc:474:replace_alu$1672.C[2]$2
.sym 36947 spiMasterCS.r_CS_Inactive_Count[1]
.sym 36948 $true$2
.sym 36951 $auto$alumacc.cc:474:replace_alu$1672.C[3]$2
.sym 36953 spiMasterCS.r_CS_Inactive_Count[2]
.sym 36954 $true$2
.sym 36955 $auto$alumacc.cc:474:replace_alu$1672.C[2]$2
.sym 36957 $auto$alumacc.cc:474:replace_alu$1672.C[4]
.sym 36959 spiMasterCS.r_CS_Inactive_Count[3]
.sym 36960 $true$2
.sym 36961 $auto$alumacc.cc:474:replace_alu$1672.C[3]$2
.sym 36964 $false
.sym 36965 spiMasterCS.r_CS_Inactive_Count[4]
.sym 36966 $false
.sym 36967 $auto$alumacc.cc:474:replace_alu$1672.C[4]
.sym 36970 r_adc_master_rx_buffer_1[24]
.sym 36971 $false
.sym 36972 $false
.sym 36973 $false
.sym 36976 r_adc_master_rx_buffer_1[0]
.sym 36977 $false
.sym 36978 $false
.sym 36979 $false
.sym 36982 r_adc_master_rx_buffer_1[29]
.sym 36983 $false
.sym 36984 $false
.sym 36985 $false
.sym 36986 $abc$41427$n5534
.sym 36987 blink_simple_LED2.i_clk$2
.sym 36988 $false
.sym 36989 $abc$41427$n3251
.sym 36990 $abc$41427$n3254
.sym 36991 $abc$41427$n2496
.sym 36992 spiMasterCS.r_CS_Inactive_Count[4]
.sym 36993 spiMasterCS.r_CS_Inactive_Count[1]
.sym 36994 spiMasterCS.r_CS_Inactive_Count[0]
.sym 36995 spiMasterCS.r_CS_Inactive_Count[3]
.sym 36996 spiMasterCS.r_CS_Inactive_Count[2]
.sym 37063 spiMasterCS.r_SM_CS[1]
.sym 37064 $abc$41427$n2497
.sym 37065 spiMasterCS.r_SM_CS[2]
.sym 37066 spiMasterCS.r_CS_Inactive_Count[3]
.sym 37069 spiMasterCS.r_SM_CS[1]
.sym 37070 $abc$41427$n2497
.sym 37071 spiMasterCS.r_SM_CS[2]
.sym 37072 spiMasterCS.r_CS_Inactive_Count[0]
.sym 37075 $false
.sym 37076 spiMasterCS.r_CS_Inactive_Count[2]
.sym 37077 $false
.sym 37078 $auto$alumacc.cc:474:replace_alu$1672.C[2]
.sym 37081 spiMasterCS.r_SM_CS[1]
.sym 37082 $abc$41427$n2497
.sym 37083 spiMasterCS.r_SM_CS[2]
.sym 37084 spiMasterCS.r_CS_Inactive_Count[4]
.sym 37087 r_adc_master_tx_buffer_1[88][0]
.sym 37088 r_adc_master_tx_buffer_1[89][0]
.sym 37089 r_spi_master_tx_counter[1]
.sym 37090 $abc$41427$n5046_1
.sym 37093 r_adc_master_tx_buffer_1[90][0]
.sym 37094 r_adc_master_tx_buffer_1[91][0]
.sym 37095 r_spi_master_tx_counter[1]
.sym 37096 r_spi_master_tx_counter[0]
.sym 37099 r_adc_master_rx_buffer_1[27]
.sym 37100 $false
.sym 37101 $false
.sym 37102 $false
.sym 37105 r_adc_master_rx_buffer_1[23]
.sym 37106 $false
.sym 37107 $false
.sym 37108 $false
.sym 37109 $abc$41427$n5542
.sym 37110 blink_simple_LED2.i_clk$2
.sym 37111 $false
.sym 37112 $abc$41427$n3013
.sym 37113 r_adc_master_tx_buffer_1[110][4]
.sym 37115 r_adc_master_tx_buffer_1[108][3]
.sym 37118 r_adc_master_tx_buffer_1[108][6]
.sym 37119 r_adc_master_tx_buffer_1[111][1]
.sym 37186 r_adc_master_tx_buffer_2[114][7]
.sym 37187 r_adc_master_tx_buffer_2[118][7]
.sym 37188 r_spi_master_tx_counter[2]
.sym 37189 r_spi_master_tx_counter[1]
.sym 37204 $abc$41427$n3463
.sym 37205 $abc$41427$n3462
.sym 37206 $abc$41427$n2717
.sym 37207 $false
.sym 37216 r_adc_master_rx_buffer_1[16]
.sym 37217 $false
.sym 37218 $false
.sym 37219 $false
.sym 37222 r_adc_master_rx_buffer_1[6]
.sym 37223 $false
.sym 37224 $false
.sym 37225 $false
.sym 37232 $abc$41427$n5477
.sym 37233 blink_simple_LED2.i_clk$2
.sym 37234 $false
.sym 37235 $abc$41427$n3007
.sym 37236 r_adc_master_tx_buffer_1[102][3]
.sym 37237 r_adc_master_tx_buffer_1[102][1]
.sym 37238 r_adc_master_tx_buffer_1[101][3]
.sym 37239 r_adc_master_tx_buffer_1[103][2]
.sym 37240 r_adc_master_tx_buffer_1[102][2]
.sym 37241 r_adc_master_tx_buffer_1[103][1]
.sym 37242 r_adc_master_tx_buffer_1[101][6]
.sym 37309 r_adc_master_tx_buffer_2[17][5]
.sym 37310 r_adc_master_tx_buffer_2[21][5]
.sym 37311 r_spi_master_tx_counter[0]
.sym 37312 r_spi_master_tx_counter[2]
.sym 37315 r_adc_master_rx_buffer_1[17]
.sym 37316 $false
.sym 37317 $false
.sym 37318 $false
.sym 37321 r_adc_master_rx_buffer_1[18]
.sym 37322 $false
.sym 37323 $false
.sym 37324 $false
.sym 37327 r_adc_master_rx_buffer_1[19]
.sym 37328 $false
.sym 37329 $false
.sym 37330 $false
.sym 37345 r_adc_master_rx_buffer_1[9]
.sym 37346 $false
.sym 37347 $false
.sym 37348 $false
.sym 37355 $abc$41427$n5572
.sym 37356 blink_simple_LED2.i_clk$2
.sym 37357 $false
.sym 37359 $abc$41427$n5050_1
.sym 37361 $abc$41427$n5049_1
.sym 37362 r_adc_master_tx_buffer_2[12][6]
.sym 37363 r_adc_master_tx_buffer_2[14][2]
.sym 37365 r_adc_master_tx_buffer_2[13][5]
.sym 37438 r_spi_master_tx_counter[1]
.sym 37439 $abc$41427$n5263
.sym 37440 $abc$41427$n3555
.sym 37441 $abc$41427$n3561
.sym 37444 $abc$41427$n2497
.sym 37445 spiMasterCS.r_SM_CS[1]
.sym 37446 $false
.sym 37447 $false
.sym 37462 r_adc_master_rx_buffer_1[4]
.sym 37463 $false
.sym 37464 $false
.sym 37465 $false
.sym 37468 r_adc_master_rx_buffer_1[21]
.sym 37469 $false
.sym 37470 $false
.sym 37471 $false
.sym 37478 $abc$41427$n5561
.sym 37479 blink_simple_LED2.i_clk$2
.sym 37480 $false
.sym 37481 $abc$41427$n3030
.sym 37483 $abc$41427$n3029
.sym 37484 $abc$41427$n3699
.sym 37485 r_spi_master_adc_rx_data[22]
.sym 37555 r_adc_master_tx_buffer_2[56][1]
.sym 37556 r_adc_master_tx_buffer_2[57][1]
.sym 37557 r_spi_master_tx_counter[1]
.sym 37558 r_spi_master_tx_counter[0]
.sym 37561 r_adc_master_tx_buffer_2[56][3]
.sym 37562 r_adc_master_tx_buffer_2[57][3]
.sym 37563 r_spi_master_tx_counter[1]
.sym 37564 r_spi_master_tx_counter[0]
.sym 37567 r_adc_master_rx_buffer_1[24]
.sym 37568 $false
.sym 37569 $false
.sym 37570 $false
.sym 37579 r_adc_master_rx_buffer_1[3]
.sym 37580 $false
.sym 37581 $false
.sym 37582 $false
.sym 37585 r_adc_master_rx_buffer_1[30]
.sym 37586 $false
.sym 37587 $false
.sym 37588 $false
.sym 37591 r_adc_master_rx_buffer_1[29]
.sym 37592 $false
.sym 37593 $false
.sym 37594 $false
.sym 37597 r_adc_master_rx_buffer_1[6]
.sym 37598 $false
.sym 37599 $false
.sym 37600 $false
.sym 37601 $abc$41427$n5479
.sym 37602 blink_simple_LED2.i_clk$2
.sym 37603 $false
.sym 37604 $abc$41427$n2891
.sym 37606 $abc$41427$n4539_1
.sym 37607 r_adc_master_tx_buffer_2[14][7]
.sym 37608 r_adc_master_tx_buffer_2[15][2]
.sym 37609 r_adc_master_tx_buffer_2[14][3]
.sym 37611 r_adc_master_tx_buffer_2[15][7]
.sym 37678 r_adc_master_tx_buffer_2[24][5]
.sym 37679 r_adc_master_tx_buffer_2[25][5]
.sym 37680 r_spi_master_tx_counter[1]
.sym 37681 r_spi_master_tx_counter[0]
.sym 37690 r_adc_master_rx_buffer_1[29]
.sym 37691 $false
.sym 37692 $false
.sym 37693 $false
.sym 37724 $abc$41427$n5564
.sym 37725 blink_simple_LED2.i_clk$2
.sym 37726 $false
.sym 37728 $abc$41427$n4287_1
.sym 37729 $abc$41427$n4288_1
.sym 37730 $abc$41427$n4289_1
.sym 37731 r_adc_master_tx_buffer_2[62][7]
.sym 37732 r_adc_master_tx_buffer_2[60][4]
.sym 37733 r_adc_master_tx_buffer_2[63][6]
.sym 37734 r_adc_master_tx_buffer_2[60][6]
.sym 37801 $abc$41427$n4312_1
.sym 37802 $abc$41427$n4311_1
.sym 37803 $abc$41427$n2721
.sym 37804 $false
.sym 37819 r_adc_master_tx_buffer_2[57][2]
.sym 37820 r_adc_master_tx_buffer_2[59][2]
.sym 37821 r_spi_master_tx_counter[0]
.sym 37822 r_spi_master_tx_counter[1]
.sym 37831 r_adc_master_tx_buffer_1[88][6]
.sym 37832 r_adc_master_tx_buffer_1[89][6]
.sym 37833 r_spi_master_tx_counter[1]
.sym 37834 r_spi_master_tx_counter[0]
.sym 37837 $abc$41427$n3246
.sym 37838 $abc$41427$n3247
.sym 37839 $false
.sym 37840 $false
.sym 37843 spiMasterCS.r_SM_CS[1]
.sym 37844 $abc$41427$n2497
.sym 37845 $abc$41427$n3260
.sym 37846 spiMasterCS.r_SM_CS[0]
.sym 37847 $true
.sym 37848 blink_simple_LED2.i_clk$2
.sym 37849 $abc$41427$n884$2
.sym 37850 $abc$41427$n3695
.sym 37853 $abc$41427$n4223_1
.sym 37854 $abc$41427$n4537_1
.sym 37856 $abc$41427$n4221_1
.sym 37857 r_adc_master_tx_buffer_2[19][3]
.sym 37924 r_adc_master_tx_buffer_2[38][0]
.sym 37925 r_adc_master_tx_buffer_2[39][0]
.sym 37926 r_spi_master_tx_counter[0]
.sym 37927 $false
.sym 37930 r_adc_master_tx_buffer_2[36][0]
.sym 37931 r_adc_master_tx_buffer_2[37][0]
.sym 37932 r_spi_master_tx_counter[0]
.sym 37933 $false
.sym 37936 r_spi_master_tx_dv
.sym 37937 $abc$41427$n482
.sym 37938 spiMasterCS.r_CS_n
.sym 37939 $false
.sym 37948 $abc$41427$n3337
.sym 37949 $abc$41427$n3336
.sym 37950 r_spi_master_tx_counter[1]
.sym 37951 r_spi_master_tx_counter[2]
.sym 37960 r_adc_master_rx_buffer_1[15]
.sym 37961 $false
.sym 37962 $false
.sym 37963 $false
.sym 37966 r_adc_master_rx_buffer_1[27]
.sym 37967 $false
.sym 37968 $false
.sym 37969 $false
.sym 37970 $abc$41427$n5567
.sym 37971 blink_simple_LED2.i_clk$2
.sym 37972 $false
.sym 37973 $abc$41427$n4659_1
.sym 37974 $abc$41427$n4508_1
.sym 37975 $abc$41427$n3138
.sym 37977 $abc$41427$n3420
.sym 37978 $abc$41427$n4509_1
.sym 37979 spiMasterCS.SPI_Master_Inst.r_TX_Byte[3]
.sym 38053 $abc$41427$n2893
.sym 38054 $abc$41427$n2894
.sym 38055 $abc$41427$n2721
.sym 38056 r_spi_master_tx_counter[4]
.sym 38065 r_adc_master_tx_buffer_2[65][4]
.sym 38066 r_adc_master_tx_buffer_2[69][4]
.sym 38067 r_spi_master_tx_counter[2]
.sym 38068 $false
.sym 38071 $abc$41427$n3279
.sym 38072 $abc$41427$n4675_1
.sym 38073 r_adc_master_rx_buffer_1[27]
.sym 38074 $false
.sym 38077 $abc$41427$n3175
.sym 38078 w_spi_master_tx_data_ready
.sym 38079 $abc$41427$n528
.sym 38080 $false
.sym 38083 r_adc_master_rx_buffer_1[13]
.sym 38084 r_spi_master_adc_rx_data[3]
.sym 38085 $abc$41427$n4675_1
.sym 38086 $abc$41427$n3279
.sym 38089 $abc$41427$n3279
.sym 38090 $abc$41427$n4675_1
.sym 38091 r_adc_master_rx_buffer_1[20]
.sym 38092 $false
.sym 38093 $true
.sym 38094 blink_simple_LED2.i_clk$2
.sym 38095 $false
.sym 38097 $abc$41427$n3767
.sym 38100 r_adc_master_tx_buffer_2[84][0]
.sym 38170 r_adc_master_tx_buffer_2[104][4]
.sym 38171 r_adc_master_tx_buffer_2[105][4]
.sym 38172 r_spi_master_tx_counter[1]
.sym 38173 r_spi_master_tx_counter[0]
.sym 38176 r_adc_master_tx_buffer_2[36][3]
.sym 38177 r_adc_master_tx_buffer_2[37][3]
.sym 38178 r_spi_master_tx_counter[0]
.sym 38179 $false
.sym 38182 r_adc_master_rx_buffer_1[18]
.sym 38183 $false
.sym 38184 $false
.sym 38185 $false
.sym 38188 r_adc_master_rx_buffer_1[0]
.sym 38189 $false
.sym 38190 $false
.sym 38191 $false
.sym 38200 r_adc_master_rx_buffer_1[22]
.sym 38201 $false
.sym 38202 $false
.sym 38203 $false
.sym 38206 r_adc_master_rx_buffer_1[16]
.sym 38207 $false
.sym 38208 $false
.sym 38209 $false
.sym 38212 r_adc_master_rx_buffer_1[19]
.sym 38213 $false
.sym 38214 $false
.sym 38215 $false
.sym 38216 $abc$41427$n5567
.sym 38217 blink_simple_LED2.i_clk$2
.sym 38218 $false
.sym 38219 $abc$41427$n3770
.sym 38221 $abc$41427$n3696
.sym 38222 r_adc_master_tx_buffer_1[85][6]
.sym 38223 r_adc_master_tx_buffer_1[84][0]
.sym 38225 r_adc_master_tx_buffer_1[85][1]
.sym 38293 r_adc_master_tx_buffer_2[67][2]
.sym 38294 r_adc_master_tx_buffer_2[71][2]
.sym 38295 r_spi_master_tx_counter[2]
.sym 38296 r_spi_master_tx_counter[0]
.sym 38299 r_adc_master_tx_buffer_2[64][2]
.sym 38300 r_adc_master_tx_buffer_2[68][2]
.sym 38301 r_spi_master_tx_counter[2]
.sym 38302 $false
.sym 38305 r_adc_master_rx_buffer_1[20]
.sym 38306 $false
.sym 38307 $false
.sym 38308 $false
.sym 38311 r_adc_master_rx_buffer_1[26]
.sym 38312 $false
.sym 38313 $false
.sym 38314 $false
.sym 38317 r_adc_master_rx_buffer_1[16]
.sym 38318 $false
.sym 38319 $false
.sym 38320 $false
.sym 38329 r_adc_master_rx_buffer_1[2]
.sym 38330 $false
.sym 38331 $false
.sym 38332 $false
.sym 38339 $abc$41427$n5575
.sym 38340 blink_simple_LED2.i_clk$2
.sym 38341 $false
.sym 38342 $abc$41427$n4409_1
.sym 38343 $abc$41427$n3478
.sym 38344 $abc$41427$n4350_1
.sym 38345 r_adc_master_tx_buffer_1[38][4]
.sym 38346 r_adc_master_tx_buffer_1[36][0]
.sym 38347 r_adc_master_tx_buffer_1[39][6]
.sym 38348 r_adc_master_tx_buffer_1[39][3]
.sym 38349 r_adc_master_tx_buffer_1[36][3]
.sym 38416 r_adc_master_tx_buffer_1[24][7]
.sym 38417 r_adc_master_tx_buffer_1[25][7]
.sym 38418 r_spi_master_tx_counter[1]
.sym 38419 r_spi_master_tx_counter[0]
.sym 38458 r_adc_master_rx_buffer_1[7]
.sym 38459 $false
.sym 38460 $false
.sym 38461 $false
.sym 38462 $abc$41427$n5566
.sym 38463 blink_simple_LED2.i_clk$2
.sym 38464 $false
.sym 38465 $abc$41427$n5587
.sym 38467 $abc$41427$n5197_1
.sym 38468 $abc$41427$n4411_1
.sym 38469 $abc$41427$n5552
.sym 38470 $abc$41427$n4743_1
.sym 38471 r_adc_master_tx_buffer_1[27][7]
.sym 38472 r_adc_master_tx_buffer_1[26][7]
.sym 38539 r_adc_master_tx_buffer_2[17][2]
.sym 38540 r_adc_master_tx_buffer_2[21][2]
.sym 38541 r_spi_master_tx_counter[0]
.sym 38542 r_spi_master_tx_counter[2]
.sym 38545 r_adc_master_rx_buffer_1[18]
.sym 38546 $false
.sym 38547 $false
.sym 38548 $false
.sym 38557 r_adc_master_rx_buffer_1[30]
.sym 38558 $false
.sym 38559 $false
.sym 38560 $false
.sym 38575 r_adc_master_rx_buffer_1[11]
.sym 38576 $false
.sym 38577 $false
.sym 38578 $false
.sym 38581 r_adc_master_rx_buffer_1[6]
.sym 38582 $false
.sym 38583 $false
.sym 38584 $false
.sym 38585 $abc$41427$n5563
.sym 38586 blink_simple_LED2.i_clk$2
.sym 38587 $false
.sym 38588 $abc$41427$n4496_1
.sym 38589 $abc$41427$n4489_1
.sym 38590 $abc$41427$n4706_1
.sym 38591 $abc$41427$n4490_1
.sym 38592 $abc$41427$n5583
.sym 38593 $abc$41427$n4497_1
.sym 38594 $abc$41427$n5582
.sym 38595 $0\r_adc_master_tx_buffer_selector[0:0]
.sym 38680 r_adc_master_rx_reading_counter[0]
.sym 38681 $abc$41427$n3145
.sym 38682 $abc$41427$n3144
.sym 38683 $abc$41427$n4743_1
.sym 38686 r_adc_master_tx_buffer_1[97][7]
.sym 38687 r_adc_master_tx_buffer_1[101][7]
.sym 38688 r_spi_master_tx_counter[2]
.sym 38689 $false
.sym 38692 r_adc_master_rx_reading_counter[0]
.sym 38693 $abc$41427$n4708_1
.sym 38694 $abc$41427$n4707_1
.sym 38695 $abc$41427$n4743_1
.sym 38698 $abc$41427$n4743_1
.sym 38699 $abc$41427$n3284
.sym 38700 $abc$41427$n4707_1
.sym 38701 $false
.sym 38704 r_adc_master_rx_buffer_1[11]
.sym 38705 $false
.sym 38706 $false
.sym 38707 $false
.sym 38708 $abc$41427$n5526
.sym 38709 blink_simple_LED2.i_clk$2
.sym 38710 $false
.sym 38711 $abc$41427$n3356
.sym 38712 $abc$41427$n3357
.sym 38713 $abc$41427$n3123_1
.sym 38714 $abc$41427$n3355
.sym 38715 $abc$41427$n3775
.sym 38716 $abc$41427$n4498_1
.sym 38717 r_adc_master_tx_buffer_1[41][0]
.sym 38718 r_adc_master_tx_buffer_1[41][4]
.sym 38785 r_adc_master_rx_reading_counter[0]
.sym 38786 $abc$41427$n4710_1
.sym 38787 $abc$41427$n4716_1
.sym 38788 $abc$41427$n4743_1
.sym 38791 $abc$41427$n3144
.sym 38792 r_adc_master_rx_reading_counter[0]
.sym 38793 $false
.sym 38794 $false
.sym 38797 $abc$41427$n4705_1
.sym 38798 $abc$41427$n3145
.sym 38799 $abc$41427$n4710_1
.sym 38800 r_adc_master_rx_reading_counter[0]
.sym 38809 r_adc_master_rx_buffer_1[0]
.sym 38810 $false
.sym 38811 $false
.sym 38812 $false
.sym 38815 r_adc_master_rx_buffer_1[3]
.sym 38816 $false
.sym 38817 $false
.sym 38818 $false
.sym 38821 r_adc_master_rx_buffer_1[24]
.sym 38822 $false
.sym 38823 $false
.sym 38824 $false
.sym 38831 $abc$41427$n5558
.sym 38832 blink_simple_LED2.i_clk$2
.sym 38833 $false
.sym 38834 $abc$41427$n3703
.sym 38835 $abc$41427$n5558
.sym 38837 $abc$41427$n3702
.sym 38838 $abc$41427$n5513
.sym 38839 $abc$41427$n3704
.sym 38840 r_adc_master_tx_buffer_2[44][1]
.sym 38841 r_adc_master_tx_buffer_2[47][1]
.sym 38908 $abc$41427$n3
.sym 38909 $abc$41427$n51
.sym 38910 $false
.sym 38911 $false
.sym 38926 $abc$41427$n3
.sym 38927 $abc$41427$n3283
.sym 38928 $false
.sym 38929 $false
.sym 38932 $abc$41427$n4743_1
.sym 38933 $abc$41427$n3284
.sym 38934 $abc$41427$n4716_1
.sym 38935 $false
.sym 38938 $abc$41427$n3
.sym 38939 $abc$41427$n3283
.sym 38940 $false
.sym 38941 $false
.sym 38944 $abc$41427$n528
.sym 38945 $abc$41427$n3282
.sym 38946 $false
.sym 38947 $false
.sym 38950 r_adc_master_rx_buffer_1[0]
.sym 38951 $false
.sym 38952 $false
.sym 38953 $false
.sym 38954 $abc$41427$n5574
.sym 38955 blink_simple_LED2.i_clk$2
.sym 38956 $false
.sym 38957 $abc$41427$n3410
.sym 38959 r_adc_master_tx_buffer_2[69][7]
.sym 38963 r_adc_master_tx_buffer_2[71][0]
.sym 38964 r_adc_master_tx_buffer_2[69][6]
.sym 39043 r_adc_master_rx_reading_counter[5]
.sym 39044 $false
.sym 39045 $false
.sym 39046 $false
.sym 39049 r_adc_master_tx_buffer_1[32][5]
.sym 39050 r_adc_master_tx_buffer_1[36][5]
.sym 39051 r_spi_master_tx_counter[2]
.sym 39052 $false
.sym 39055 r_adc_master_rx_buffer_1[31]
.sym 39056 $false
.sym 39057 $false
.sym 39058 $false
.sym 39061 r_adc_master_rx_buffer_1[6]
.sym 39062 $false
.sym 39063 $false
.sym 39064 $false
.sym 39077 $abc$41427$n5557
.sym 39078 blink_simple_LED2.i_clk$2
.sym 39079 $false
.sym 39080 $abc$41427$n4206_1
.sym 39082 $abc$41427$n5295
.sym 39085 r_adc_master_tx_buffer_2[63][2]
.sym 39087 r_adc_master_tx_buffer_2[60][2]
.sym 39154 r_adc_master_rx_buffer_1[20]
.sym 39155 $false
.sym 39156 $false
.sym 39157 $false
.sym 39166 r_adc_master_rx_buffer_1[18]
.sym 39167 $false
.sym 39168 $false
.sym 39169 $false
.sym 39190 r_adc_master_rx_buffer_1[22]
.sym 39191 $false
.sym 39192 $false
.sym 39193 $false
.sym 39196 r_adc_master_rx_buffer_1[6]
.sym 39197 $false
.sym 39198 $false
.sym 39199 $false
.sym 39200 $abc$41427$n5584
.sym 39201 blink_simple_LED2.i_clk$2
.sym 39202 $false
.sym 39207 $abc$41427$n3140
.sym 39209 $abc$41427$n3844
.sym 39210 r_adc_master_tx_buffer_2[46][1]
.sym 39277 r_adc_master_rx_buffer_1[1]
.sym 39278 $false
.sym 39279 $false
.sym 39280 $false
.sym 39323 $abc$41427$n5577
.sym 39324 blink_simple_LED2.i_clk$2
.sym 39325 $false
.sym 39326 r_adc_master_tx_buffer_2[9][3]
.sym 39327 r_adc_master_tx_buffer_2[9][4]
.sym 39328 r_adc_master_tx_buffer_2[10][3]
.sym 39329 r_adc_master_tx_buffer_2[9][5]
.sym 39330 r_adc_master_tx_buffer_2[11][4]
.sym 39331 r_adc_master_tx_buffer_2[10][2]
.sym 39332 r_adc_master_tx_buffer_2[9][0]
.sym 39333 r_adc_master_tx_buffer_2[8][4]
.sym 39412 $false
.sym 39413 spiMasterCS.SPI_Master_Inst.r_SPI_Clk_Edges[3]
.sym 39414 $false
.sym 39415 $auto$alumacc.cc:474:replace_alu$1678.C[3]
.sym 39418 $abc$41427$n3260
.sym 39419 spiMasterCS.r_SM_CS[0]
.sym 39420 $false
.sym 39421 $false
.sym 39430 r_spi_master_tx_dv
.sym 39431 spiMasterCS.r_CS_n
.sym 39432 $false
.sym 39433 $false
.sym 39436 $abc$41427$n3271
.sym 39437 $abc$41427$n3252
.sym 39438 $false
.sym 39439 $false
.sym 39446 $true
.sym 39447 blink_simple_LED2.i_clk$2
.sym 39448 $abc$41427$n884$2
.sym 39449 $abc$41427$n2921
.sym 39452 r_adc_master_tx_buffer_2[43][3]
.sym 39453 r_adc_master_tx_buffer_2[40][2]
.sym 39455 r_adc_master_tx_buffer_2[42][3]
.sym 39535 r_adc_master_tx_buffer_1[92][4]
.sym 39536 r_adc_master_tx_buffer_1[93][4]
.sym 39537 r_spi_master_tx_counter[1]
.sym 39538 r_spi_master_tx_counter[0]
.sym 39541 r_adc_master_tx_buffer_2[64][0]
.sym 39542 r_adc_master_tx_buffer_2[65][0]
.sym 39543 r_spi_master_tx_counter[0]
.sym 39544 $false
.sym 39547 r_adc_master_rx_buffer_1[20]
.sym 39548 $false
.sym 39549 $false
.sym 39550 $false
.sym 39553 r_adc_master_rx_buffer_1[28]
.sym 39554 $false
.sym 39555 $false
.sym 39556 $false
.sym 39565 r_adc_master_rx_buffer_1[9]
.sym 39566 $false
.sym 39567 $false
.sym 39568 $false
.sym 39569 $abc$41427$n5536
.sym 39570 blink_simple_LED2.i_clk$2
.sym 39571 $false
.sym 39572 $abc$41427$n4538_1
.sym 39573 r_adc_master_tx_buffer_2[12][7]
.sym 39574 r_adc_master_tx_buffer_2[14][5]
.sym 39576 r_adc_master_tx_buffer_2[13][7]
.sym 39652 $false
.sym 39653 spiMasterCS.r_TX_Count[0]
.sym 39654 $false
.sym 39655 $false
.sym 39658 spiMasterCS.r_TX_Count[0]
.sym 39659 $abc$41427$n3259
.sym 39660 spiMasterCS.r_TX_Count[1]
.sym 39661 spiMasterCS.r_SM_CS[2]
.sym 39664 spiMasterCS.r_TX_Count[6]
.sym 39665 $abc$41427$n2548
.sym 39666 $abc$41427$n3259
.sym 39667 spiMasterCS.r_SM_CS[2]
.sym 39670 spiMasterCS.r_TX_Count[0]
.sym 39671 $abc$41427$n2542
.sym 39672 $abc$41427$n3259
.sym 39673 spiMasterCS.r_SM_CS[2]
.sym 39676 spiMasterCS.r_TX_Count[1]
.sym 39677 spiMasterCS.r_SM_CS[0]
.sym 39678 $abc$41427$n3271
.sym 39679 $abc$41427$n3272
.sym 39682 $abc$41427$n3260
.sym 39683 spiMasterCS.r_TX_Count[0]
.sym 39684 spiMasterCS.r_SM_CS[0]
.sym 39685 $abc$41427$n3274
.sym 39688 $abc$41427$n3260
.sym 39689 spiMasterCS.r_TX_Count[6]
.sym 39690 spiMasterCS.r_SM_CS[0]
.sym 39691 $abc$41427$n3258
.sym 39692 $abc$41427$n521
.sym 39693 blink_simple_LED2.i_clk$2
.sym 39694 $abc$41427$n884$2
.sym 39696 $abc$41427$n4587_1
.sym 39697 r_adc_master_tx_buffer_2[67][7]
.sym 39698 r_adc_master_tx_buffer_2[64][0]
.sym 39700 r_adc_master_tx_buffer_2[65][7]
.sym 39701 r_adc_master_tx_buffer_2[66][7]
.sym 39769 $abc$41427$n3260
.sym 39770 spiMasterCS.r_SM_CS[0]
.sym 39771 $abc$41427$n3259
.sym 39772 spiMasterCS.r_SM_CS[2]
.sym 39775 spiMasterCS.r_TX_Count[4]
.sym 39776 $abc$41427$n2546
.sym 39777 $abc$41427$n3259
.sym 39778 spiMasterCS.r_SM_CS[2]
.sym 39781 spiMasterCS.r_SM_CS[2]
.sym 39782 spiMasterCS.r_SM_CS[0]
.sym 39783 $false
.sym 39784 $false
.sym 39793 spiMasterCS.r_TX_Count[5]
.sym 39794 $abc$41427$n2547
.sym 39795 $abc$41427$n3259
.sym 39796 spiMasterCS.r_SM_CS[2]
.sym 39799 $false
.sym 39800 spiMasterCS.r_TX_Count[5]
.sym 39801 $false
.sym 39802 $auto$alumacc.cc:474:replace_alu$1669.C[5]
.sym 39805 $abc$41427$n3260
.sym 39806 spiMasterCS.r_TX_Count[5]
.sym 39807 spiMasterCS.r_SM_CS[0]
.sym 39808 $abc$41427$n3262
.sym 39811 $abc$41427$n3260
.sym 39812 spiMasterCS.r_TX_Count[4]
.sym 39813 spiMasterCS.r_SM_CS[0]
.sym 39814 $abc$41427$n3264
.sym 39815 $abc$41427$n521
.sym 39816 blink_simple_LED2.i_clk$2
.sym 39817 $abc$41427$n884$2
.sym 39820 r_adc_master_tx_buffer_2[45][1]
.sym 39822 r_adc_master_tx_buffer_2[46][2]
.sym 39904 r_adc_master_rx_buffer_1[27]
.sym 39905 $false
.sym 39906 $false
.sym 39907 $false
.sym 39938 $abc$41427$n5575
.sym 39939 blink_simple_LED2.i_clk$2
.sym 39940 $false
.sym 40051 r_adc_master_rx_buffer_1[23]
.sym 40052 $false
.sym 40053 $false
.sym 40054 $false
.sym 40057 r_adc_master_rx_buffer_1[31]
.sym 40058 $false
.sym 40059 $false
.sym 40060 $false
.sym 40061 $abc$41427$n5501
.sym 40062 blink_simple_LED2.i_clk$2
.sym 40063 $false
.sym 40164 $abc$41427$n3882
.sym 40165 r_adc_master_tx_buffer_2[117][6]
.sym 40166 r_adc_master_tx_buffer_2[116][4]
.sym 40169 r_adc_master_tx_buffer_2[117][0]
.sym 40170 r_adc_master_tx_buffer_2[118][5]
.sym 40251 $abc$41427$n3279
.sym 40252 $abc$41427$n4665_1
.sym 40253 r_adc_master_rx_buffer_1[30]
.sym 40254 $false
.sym 40257 r_adc_master_rx_buffer_1[28]
.sym 40258 $false
.sym 40259 $false
.sym 40260 $false
.sym 40263 r_adc_master_rx_buffer_1[4]
.sym 40264 $false
.sym 40265 $false
.sym 40266 $false
.sym 40281 r_adc_master_rx_buffer_1[0]
.sym 40282 $false
.sym 40283 $false
.sym 40284 $false
.sym 40285 $abc$41427$n5586
.sym 40286 blink_simple_LED2.i_clk$2
.sym 40287 $false
.sym 40294 r_adc_master_tx_buffer_1[118][1]
.sym 40296 r_adc_master_tx_buffer_1[116][1]
.sym 40298 r_adc_master_tx_buffer_1[119][7]
.sym 40402 r_adc_master_rx_buffer_1[11]
.sym 40403 $false
.sym 40404 $false
.sym 40405 $false
.sym 40426 r_adc_master_rx_buffer_1[7]
.sym 40427 $false
.sym 40428 $false
.sym 40429 $false
.sym 40438 r_adc_master_rx_buffer_1[4]
.sym 40439 $false
.sym 40440 $false
.sym 40441 $false
.sym 40444 r_adc_master_rx_buffer_1[15]
.sym 40445 $false
.sym 40446 $false
.sym 40447 $false
.sym 40448 $abc$41427$n5582
.sym 40449 blink_simple_LED2.i_clk$2
.sym 40450 $false
.sym 40451 $abc$41427$n3569
.sym 40454 r_adc_master_tx_buffer_1[112][4]
.sym 40455 r_adc_master_tx_buffer_1[115][5]
.sym 40456 r_adc_master_tx_buffer_1[112][1]
.sym 40457 r_adc_master_tx_buffer_1[114][7]
.sym 40525 r_adc_master_tx_buffer_2[115][4]
.sym 40526 r_adc_master_tx_buffer_2[119][4]
.sym 40527 r_spi_master_tx_counter[2]
.sym 40528 r_spi_master_tx_counter[1]
.sym 40549 r_adc_master_rx_buffer_1[3]
.sym 40550 $false
.sym 40551 $false
.sym 40552 $false
.sym 40561 r_adc_master_rx_buffer_1[21]
.sym 40562 $false
.sym 40563 $false
.sym 40564 $false
.sym 40571 $abc$41427$n5515
.sym 40572 blink_simple_LED2.i_clk$2
.sym 40573 $false
.sym 40574 $abc$41427$n3886
.sym 40575 $abc$41427$n5235
.sym 40576 $abc$41427$n5234_1
.sym 40577 r_adc_master_tx_buffer_2[102][3]
.sym 40578 r_adc_master_tx_buffer_2[101][1]
.sym 40579 r_adc_master_tx_buffer_2[103][7]
.sym 40580 r_adc_master_tx_buffer_2[100][7]
.sym 40581 r_adc_master_tx_buffer_2[103][4]
.sym 40648 r_adc_master_tx_buffer_2[98][3]
.sym 40649 r_adc_master_tx_buffer_2[102][3]
.sym 40650 r_spi_master_tx_counter[2]
.sym 40651 $false
.sym 40660 r_adc_master_rx_buffer_1[1]
.sym 40661 $false
.sym 40662 $false
.sym 40663 $false
.sym 40694 $abc$41427$n5566
.sym 40695 blink_simple_LED2.i_clk$2
.sym 40696 $false
.sym 40699 $abc$41427$n4588_1
.sym 40700 $abc$41427$n5192
.sym 40702 r_adc_master_tx_buffer_2[40][6]
.sym 40704 r_adc_master_tx_buffer_2[42][6]
.sym 40777 r_adc_master_tx_buffer_1[110][4]
.sym 40778 r_adc_master_tx_buffer_1[111][4]
.sym 40779 r_spi_master_tx_counter[0]
.sym 40780 r_spi_master_tx_counter[1]
.sym 40795 r_adc_master_rx_buffer_1[23]
.sym 40796 $false
.sym 40797 $false
.sym 40798 $false
.sym 40801 r_adc_master_rx_buffer_1[28]
.sym 40802 $false
.sym 40803 $false
.sym 40804 $false
.sym 40807 r_adc_master_rx_buffer_1[26]
.sym 40808 $false
.sym 40809 $false
.sym 40810 $false
.sym 40817 $abc$41427$n5498
.sym 40818 blink_simple_LED2.i_clk$2
.sym 40819 $false
.sym 40822 $abc$41427$n1579
.sym 40823 $abc$41427$n1581
.sym 40824 r_adc_master_tx_buffer_1[26][4]
.sym 40826 r_adc_master_tx_buffer_1[27][6]
.sym 40894 spiMasterCS.r_CS_Inactive_Count[3]
.sym 40895 $false
.sym 40896 $false
.sym 40897 $false
.sym 40900 spiMasterCS.r_CS_Inactive_Count[4]
.sym 40901 $false
.sym 40902 $false
.sym 40903 $false
.sym 40906 r_adc_master_tx_buffer_2[34][1]
.sym 40907 r_adc_master_tx_buffer_2[35][1]
.sym 40908 r_spi_master_tx_counter[0]
.sym 40909 $false
.sym 40912 r_adc_master_rx_buffer_1[0]
.sym 40913 $false
.sym 40914 $false
.sym 40915 $false
.sym 40930 r_adc_master_rx_buffer_1[24]
.sym 40931 $false
.sym 40932 $false
.sym 40933 $false
.sym 40936 r_adc_master_rx_buffer_1[23]
.sym 40937 $false
.sym 40938 $false
.sym 40939 $false
.sym 40940 $abc$41427$n5561
.sym 40941 blink_simple_LED2.i_clk$2
.sym 40942 $false
.sym 40943 $abc$41427$n4352_1
.sym 40944 $abc$41427$n3706
.sym 40946 $abc$41427$n4486_1
.sym 40947 $abc$41427$n57
.sym 40949 r_spi_master_adc_tx_data[8]
.sym 41017 r_adc_master_tx_buffer_1[88][5]
.sym 41018 r_adc_master_tx_buffer_1[89][5]
.sym 41019 r_spi_master_tx_counter[1]
.sym 41020 r_spi_master_tx_counter[0]
.sym 41023 $false
.sym 41024 spiMasterCS.r_CS_Inactive_Count[3]
.sym 41025 $false
.sym 41026 $auto$alumacc.cc:474:replace_alu$1672.C[3]
.sym 41029 spiMasterCS.r_CS_Inactive_Count[0]
.sym 41030 $false
.sym 41031 $false
.sym 41032 $false
.sym 41035 spiMasterCS.r_CS_Inactive_Count[1]
.sym 41036 $false
.sym 41037 $false
.sym 41038 $false
.sym 41041 $abc$41427$n4789_1
.sym 41042 r_spi_master_adc_tx_counter[0]
.sym 41043 r_spi_master_adc_tx_counter[1]
.sym 41044 $abc$41427$n3221
.sym 41047 $abc$41427$n4789_1
.sym 41048 $abc$41427$n1579
.sym 41049 r_spi_master_adc_tx_counter[2]
.sym 41050 $abc$41427$n3221
.sym 41053 $abc$41427$n4789_1
.sym 41054 $abc$41427$n1581
.sym 41055 r_spi_master_adc_tx_counter[3]
.sym 41056 $abc$41427$n3221
.sym 41059 $abc$41427$n4784_1
.sym 41060 $abc$41427$n3221
.sym 41061 $false
.sym 41062 $false
.sym 41063 $abc$41427$n391
.sym 41064 blink_simple_LED2.i_clk$2
.sym 41065 $false
.sym 41066 $abc$41427$n569
.sym 41067 $abc$41427$n558
.sym 41068 $abc$41427$n4784_1
.sym 41069 $abc$41427$n549
.sym 41070 $abc$41427$n5181_1
.sym 41071 spiMasterADC.SPI_Master_Inst.r_SPI_Clk
.sym 41140 spiMasterCS.r_SM_CS[1]
.sym 41141 $abc$41427$n2497
.sym 41142 $abc$41427$n3252
.sym 41143 spiMasterCS.r_CS_Inactive_Count[2]
.sym 41146 spiMasterCS.r_CS_Inactive_Count[0]
.sym 41147 $abc$41427$n2497
.sym 41148 $false
.sym 41149 $false
.sym 41152 $false
.sym 41153 spiMasterCS.r_CS_Inactive_Count[0]
.sym 41154 $false
.sym 41155 $false
.sym 41158 $abc$41427$n2505
.sym 41159 $abc$41427$n3247
.sym 41160 $abc$41427$n3245
.sym 41161 $abc$41427$n3246
.sym 41164 $abc$41427$n3252
.sym 41165 $abc$41427$n3254
.sym 41166 spiMasterCS.r_SM_CS[1]
.sym 41167 spiMasterCS.r_CS_Inactive_Count[1]
.sym 41170 $abc$41427$n2496
.sym 41171 $abc$41427$n3247
.sym 41172 $abc$41427$n3256
.sym 41173 $abc$41427$n3246
.sym 41176 $abc$41427$n2503
.sym 41177 $abc$41427$n3247
.sym 41178 $abc$41427$n3249
.sym 41179 $abc$41427$n3246
.sym 41182 $abc$41427$n3247
.sym 41183 $abc$41427$n2501
.sym 41184 $abc$41427$n3251
.sym 41185 $false
.sym 41186 $abc$41427$n482
.sym 41187 blink_simple_LED2.i_clk$2
.sym 41188 $abc$41427$n884$2
.sym 41189 $abc$41427$n3286
.sym 41191 $abc$41427$n3568
.sym 41192 $abc$41427$n3570
.sym 41193 $abc$41427$n597
.sym 41194 $abc$41427$n598
.sym 41196 spiMasterADC.o_RX_Count[1]
.sym 41263 r_adc_master_tx_buffer_1[108][3]
.sym 41264 r_adc_master_tx_buffer_1[109][3]
.sym 41265 r_spi_master_tx_counter[1]
.sym 41266 r_spi_master_tx_counter[0]
.sym 41269 r_adc_master_rx_buffer_1[12]
.sym 41270 $false
.sym 41271 $false
.sym 41272 $false
.sym 41281 r_adc_master_rx_buffer_1[27]
.sym 41282 $false
.sym 41283 $false
.sym 41284 $false
.sym 41299 r_adc_master_rx_buffer_1[30]
.sym 41300 $false
.sym 41301 $false
.sym 41302 $false
.sym 41305 r_adc_master_rx_buffer_1[1]
.sym 41306 $false
.sym 41307 $false
.sym 41308 $false
.sym 41309 $abc$41427$n5547
.sym 41310 blink_simple_LED2.i_clk$2
.sym 41311 $false
.sym 41312 $abc$41427$n5263
.sym 41313 $abc$41427$n5262
.sym 41314 $abc$41427$n2795
.sym 41315 $abc$41427$n5057_1
.sym 41316 spiMasterADC.SPI_Master_Inst.o_SPI_Clk
.sym 41319 spiMasterADC.SPI_Master_Inst.o_RX_DV
.sym 41386 r_adc_master_tx_buffer_1[100][3]
.sym 41387 r_adc_master_tx_buffer_1[101][3]
.sym 41388 r_spi_master_tx_counter[0]
.sym 41389 $false
.sym 41392 r_adc_master_rx_buffer_1[11]
.sym 41393 $false
.sym 41394 $false
.sym 41395 $false
.sym 41398 r_adc_master_rx_buffer_1[9]
.sym 41399 $false
.sym 41400 $false
.sym 41401 $false
.sym 41404 r_adc_master_rx_buffer_1[19]
.sym 41405 $false
.sym 41406 $false
.sym 41407 $false
.sym 41410 r_adc_master_rx_buffer_1[2]
.sym 41411 $false
.sym 41412 $false
.sym 41413 $false
.sym 41416 r_adc_master_rx_buffer_1[10]
.sym 41417 $false
.sym 41418 $false
.sym 41419 $false
.sym 41422 r_adc_master_rx_buffer_1[1]
.sym 41423 $false
.sym 41424 $false
.sym 41425 $false
.sym 41428 r_adc_master_rx_buffer_1[22]
.sym 41429 $false
.sym 41430 $false
.sym 41431 $false
.sym 41432 $abc$41427$n5542
.sym 41433 blink_simple_LED2.i_clk$2
.sym 41434 $false
.sym 41435 $abc$41427$n3776
.sym 41436 $abc$41427$n4353_1
.sym 41437 $abc$41427$n4351_1
.sym 41439 r_adc_master_tx_buffer_1[42][4]
.sym 41442 r_adc_master_tx_buffer_1[43][4]
.sym 41515 $abc$41427$n2721
.sym 41516 $abc$41427$n5047_1
.sym 41517 r_spi_master_tx_counter[4]
.sym 41518 $abc$41427$n5049_1
.sym 41527 $abc$41427$n5048_1
.sym 41528 r_spi_master_tx_counter[1]
.sym 41529 $abc$41427$n3510
.sym 41530 $abc$41427$n2717
.sym 41533 r_adc_master_rx_buffer_1[30]
.sym 41534 $false
.sym 41535 $false
.sym 41536 $false
.sym 41539 r_adc_master_rx_buffer_1[10]
.sym 41540 $false
.sym 41541 $false
.sym 41542 $false
.sym 41551 r_adc_master_rx_buffer_1[21]
.sym 41552 $false
.sym 41553 $false
.sym 41554 $false
.sym 41555 $abc$41427$n5559
.sym 41556 blink_simple_LED2.i_clk$2
.sym 41557 $false
.sym 41558 $abc$41427$n4301_1
.sym 41559 $abc$41427$n3560
.sym 41560 $abc$41427$n3558
.sym 41561 $abc$41427$n4299_1
.sym 41562 $abc$41427$n4300_1
.sym 41563 $abc$41427$n3350
.sym 41564 $abc$41427$n5265
.sym 41565 r_adc_master_tx_buffer_2[1][0]
.sym 41632 r_adc_master_tx_buffer_1[76][3]
.sym 41633 r_adc_master_tx_buffer_1[77][3]
.sym 41634 r_spi_master_tx_counter[1]
.sym 41635 r_spi_master_tx_counter[0]
.sym 41644 $abc$41427$n3031
.sym 41645 $abc$41427$n3030
.sym 41646 $abc$41427$n2717
.sym 41647 $false
.sym 41650 $abc$41427$n3701
.sym 41651 $abc$41427$n3700
.sym 41652 r_spi_master_tx_counter[2]
.sym 41653 r_spi_master_tx_counter[1]
.sym 41656 spiMasterADC.SPI_Master_Inst.o_RX_Byte[6]
.sym 41657 $false
.sym 41658 $false
.sym 41659 $false
.sym 41678 $abc$41427$n569
.sym 41679 blink_simple_LED2.i_clk$2
.sym 41680 $false
.sym 41682 $abc$41427$n2998
.sym 41684 $abc$41427$n4998_1
.sym 41687 $0\r_spi_master_tx_dv[0:0]
.sym 41688 r_adc_master_tx_buffer_1[43][6]
.sym 41755 r_adc_master_tx_buffer_2[14][2]
.sym 41756 r_adc_master_tx_buffer_2[15][2]
.sym 41757 r_spi_master_tx_counter[0]
.sym 41758 r_spi_master_tx_counter[1]
.sym 41767 r_adc_master_tx_buffer_2[14][7]
.sym 41768 r_adc_master_tx_buffer_2[15][7]
.sym 41769 r_spi_master_tx_counter[0]
.sym 41770 r_spi_master_tx_counter[1]
.sym 41773 r_adc_master_rx_buffer_1[15]
.sym 41774 $false
.sym 41775 $false
.sym 41776 $false
.sym 41779 r_adc_master_rx_buffer_1[2]
.sym 41780 $false
.sym 41781 $false
.sym 41782 $false
.sym 41785 r_adc_master_rx_buffer_1[11]
.sym 41786 $false
.sym 41787 $false
.sym 41788 $false
.sym 41797 r_adc_master_rx_buffer_1[7]
.sym 41798 $false
.sym 41799 $false
.sym 41800 $false
.sym 41801 $abc$41427$n5559
.sym 41802 blink_simple_LED2.i_clk$2
.sym 41803 $false
.sym 41804 $abc$41427$n3001
.sym 41805 $abc$41427$n4475_1
.sym 41806 r_adc_master_tx_buffer_1[117][6]
.sym 41807 r_adc_master_tx_buffer_1[119][3]
.sym 41808 r_adc_master_tx_buffer_1[116][3]
.sym 41809 r_adc_master_tx_buffer_1[118][0]
.sym 41811 r_adc_master_tx_buffer_1[119][6]
.sym 41884 $abc$41427$n4289_1
.sym 41885 $abc$41427$n4288_1
.sym 41886 $abc$41427$n2717
.sym 41887 $false
.sym 41890 r_adc_master_tx_buffer_2[60][6]
.sym 41891 r_adc_master_tx_buffer_2[61][6]
.sym 41892 r_spi_master_tx_counter[1]
.sym 41893 r_spi_master_tx_counter[0]
.sym 41896 r_adc_master_tx_buffer_2[62][6]
.sym 41897 r_adc_master_tx_buffer_2[63][6]
.sym 41898 r_spi_master_tx_counter[0]
.sym 41899 r_spi_master_tx_counter[1]
.sym 41902 r_adc_master_rx_buffer_1[15]
.sym 41903 $false
.sym 41904 $false
.sym 41905 $false
.sym 41908 r_adc_master_rx_buffer_1[28]
.sym 41909 $false
.sym 41910 $false
.sym 41911 $false
.sym 41914 r_adc_master_rx_buffer_1[6]
.sym 41915 $false
.sym 41916 $false
.sym 41917 $false
.sym 41920 r_adc_master_rx_buffer_1[30]
.sym 41921 $false
.sym 41922 $false
.sym 41923 $false
.sym 41924 $abc$41427$n5573
.sym 41925 blink_simple_LED2.i_clk$2
.sym 41926 $false
.sym 41927 $abc$41427$n3855
.sym 41928 $abc$41427$n5272
.sym 41929 $abc$41427$n3705
.sym 41930 $abc$41427$n3348
.sym 41932 $abc$41427$n3349
.sym 41934 r_adc_master_tx_buffer_1[87][3]
.sym 42001 r_spi_master_tx_counter[3]
.sym 42002 $abc$41427$n3699
.sym 42003 $abc$41427$n3696
.sym 42004 $abc$41427$n3702
.sym 42019 r_adc_master_tx_buffer_2[90][6]
.sym 42020 r_adc_master_tx_buffer_2[91][6]
.sym 42021 r_spi_master_tx_counter[0]
.sym 42022 r_spi_master_tx_counter[1]
.sym 42025 $abc$41427$n4539_1
.sym 42026 $abc$41427$n4538_1
.sym 42027 $abc$41427$n2717
.sym 42028 $false
.sym 42037 $abc$41427$n4222_1
.sym 42038 $abc$41427$n4223_1
.sym 42039 $abc$41427$n2721
.sym 42040 r_spi_master_tx_counter[4]
.sym 42043 r_adc_master_rx_buffer_1[3]
.sym 42044 $false
.sym 42045 $false
.sym 42046 $false
.sym 42047 $abc$41427$n5561
.sym 42048 blink_simple_LED2.i_clk$2
.sym 42049 $false
.sym 42050 $abc$41427$n3510
.sym 42051 r_adc_master_tx_buffer_1[93][3]
.sym 42052 r_adc_master_tx_buffer_1[95][4]
.sym 42053 r_adc_master_tx_buffer_1[93][0]
.sym 42054 r_adc_master_tx_buffer_1[95][2]
.sym 42055 r_adc_master_tx_buffer_1[94][3]
.sym 42057 r_adc_master_tx_buffer_1[92][0]
.sym 42124 spiMasterCS.SPI_Master_Inst.r_TX_Byte[3]
.sym 42125 spiMasterCS.SPI_Master_Inst.r_TX_Byte[2]
.sym 42126 spiMasterCS.SPI_Master_Inst.r_TX_Bit_Count[0]
.sym 42127 $false
.sym 42130 $abc$41427$n4510_1
.sym 42131 $abc$41427$n4509_1
.sym 42132 r_spi_master_tx_counter[1]
.sym 42133 r_spi_master_tx_counter[3]
.sym 42136 $abc$41427$n3140
.sym 42137 $abc$41427$n3139
.sym 42138 $abc$41427$n2721
.sym 42139 $false
.sym 42148 r_adc_master_tx_buffer_2[80][0]
.sym 42149 r_adc_master_tx_buffer_2[84][0]
.sym 42150 r_spi_master_tx_counter[2]
.sym 42151 $false
.sym 42154 r_adc_master_tx_buffer_2[34][7]
.sym 42155 r_adc_master_tx_buffer_2[38][7]
.sym 42156 r_spi_master_tx_counter[0]
.sym 42157 r_spi_master_tx_counter[2]
.sym 42160 $abc$41427$n46
.sym 42161 $false
.sym 42162 $false
.sym 42163 $false
.sym 42170 r_spi_master_tx_dv
.sym 42171 blink_simple_LED2.i_clk$2
.sym 42172 $abc$41427$n884$2
.sym 42175 $abc$41427$n5193_1
.sym 42177 $abc$41427$n2932
.sym 42178 r_adc_master_tx_buffer_1[34][3]
.sym 42179 r_adc_master_tx_buffer_1[35][3]
.sym 42253 r_adc_master_tx_buffer_1[32][4]
.sym 42254 r_adc_master_tx_buffer_1[36][4]
.sym 42255 r_spi_master_tx_counter[2]
.sym 42256 $false
.sym 42271 r_adc_master_rx_buffer_1[24]
.sym 42272 $false
.sym 42273 $false
.sym 42274 $false
.sym 42293 $abc$41427$n5579
.sym 42294 blink_simple_LED2.i_clk$2
.sym 42295 $false
.sym 42296 $abc$41427$n2930
.sym 42297 $abc$41427$n3774
.sym 42299 $abc$41427$n2931
.sym 42302 $abc$41427$n4266_1
.sym 42303 r_adc_master_tx_buffer_1[76][7]
.sym 42370 r_adc_master_tx_buffer_1[34][4]
.sym 42371 r_adc_master_tx_buffer_1[38][4]
.sym 42372 r_spi_master_tx_counter[2]
.sym 42373 $false
.sym 42382 $abc$41427$n3698
.sym 42383 $abc$41427$n3697
.sym 42384 r_spi_master_tx_counter[1]
.sym 42385 r_spi_master_tx_counter[2]
.sym 42388 r_adc_master_rx_buffer_1[22]
.sym 42389 $false
.sym 42390 $false
.sym 42391 $false
.sym 42394 r_adc_master_rx_buffer_1[24]
.sym 42395 $false
.sym 42396 $false
.sym 42397 $false
.sym 42406 r_adc_master_rx_buffer_1[17]
.sym 42407 $false
.sym 42408 $false
.sym 42409 $false
.sym 42416 $abc$41427$n5531
.sym 42417 blink_simple_LED2.i_clk$2
.sym 42418 $false
.sym 42419 $abc$41427$n4348_1
.sym 42420 $abc$41427$n4581_1
.sym 42421 $abc$41427$n4344_1
.sym 42423 $abc$41427$n4349_1
.sym 42424 r_spi_master_adc_tx_data[5]
.sym 42426 r_spi_master_adc_tx_data[4]
.sym 42493 $abc$41427$n4410_1
.sym 42494 $abc$41427$n4411_1
.sym 42495 $abc$41427$n2721
.sym 42496 r_spi_master_tx_counter[4]
.sym 42499 r_adc_master_tx_buffer_1[40][0]
.sym 42500 r_adc_master_tx_buffer_1[41][0]
.sym 42501 r_spi_master_tx_counter[1]
.sym 42502 r_spi_master_tx_counter[0]
.sym 42505 r_adc_master_tx_buffer_1[35][6]
.sym 42506 r_adc_master_tx_buffer_1[39][6]
.sym 42507 r_spi_master_tx_counter[2]
.sym 42508 r_spi_master_tx_counter[0]
.sym 42511 r_adc_master_rx_buffer_1[12]
.sym 42512 $false
.sym 42513 $false
.sym 42514 $false
.sym 42517 r_adc_master_rx_buffer_1[24]
.sym 42518 $false
.sym 42519 $false
.sym 42520 $false
.sym 42523 r_adc_master_rx_buffer_1[6]
.sym 42524 $false
.sym 42525 $false
.sym 42526 $false
.sym 42529 r_adc_master_rx_buffer_1[3]
.sym 42530 $false
.sym 42531 $false
.sym 42532 $false
.sym 42535 r_adc_master_rx_buffer_1[27]
.sym 42536 $false
.sym 42537 $false
.sym 42538 $false
.sym 42539 $abc$41427$n5498
.sym 42540 blink_simple_LED2.i_clk$2
.sym 42541 $false
.sym 42542 $abc$41427$n5225
.sym 42543 $abc$41427$n5588
.sym 42544 $abc$41427$n3106
.sym 42545 $abc$41427$n4527_1
.sym 42546 $abc$41427$n2994
.sym 42547 $abc$41427$n5477
.sym 42548 $abc$41427$n4529_1
.sym 42549 r_adc_master_tx_buffer_1[90][3]
.sym 42616 $abc$41427$n4743_1
.sym 42617 $abc$41427$n3143
.sym 42618 $abc$41427$n3145
.sym 42619 $false
.sym 42628 r_spi_master_tx_counter[1]
.sym 42629 $abc$41427$n5196_1
.sym 42630 $abc$41427$n4243_1
.sym 42631 $abc$41427$n4249_1
.sym 42634 r_adc_master_tx_buffer_1[26][7]
.sym 42635 r_adc_master_tx_buffer_1[27][7]
.sym 42636 r_spi_master_tx_counter[0]
.sym 42637 r_spi_master_tx_counter[1]
.sym 42640 $abc$41427$n4705_1
.sym 42641 $abc$41427$n3143
.sym 42642 $abc$41427$n3145
.sym 42643 $false
.sym 42646 $abc$41427$n3282
.sym 42647 $0\r_adc_master_tx_buffer_selector[0:0]
.sym 42648 $false
.sym 42649 $false
.sym 42652 r_adc_master_rx_buffer_1[7]
.sym 42653 $false
.sym 42654 $false
.sym 42655 $false
.sym 42658 r_adc_master_rx_buffer_1[15]
.sym 42659 $false
.sym 42660 $false
.sym 42661 $false
.sym 42662 $abc$41427$n5489
.sym 42663 blink_simple_LED2.i_clk$2
.sym 42664 $false
.sym 42665 $abc$41427$n3566
.sym 42666 $abc$41427$n4345_1
.sym 42667 $abc$41427$n5534
.sym 42668 $abc$41427$n3717
.sym 42669 $abc$41427$n3565
.sym 42670 $abc$41427$n5542
.sym 42672 r_adc_master_tx_buffer_2[18][3]
.sym 42739 $abc$41427$n4498_1
.sym 42740 $abc$41427$n4497_1
.sym 42741 $abc$41427$n2721
.sym 42742 $false
.sym 42745 $abc$41427$n4493_1
.sym 42746 $abc$41427$n4490_1
.sym 42747 $abc$41427$n4496_1
.sym 42748 $abc$41427$n4499_1
.sym 42751 $abc$41427$n4707_1
.sym 42752 r_adc_master_rx_reading_counter[0]
.sym 42753 $false
.sym 42754 $false
.sym 42757 $abc$41427$n4492_1
.sym 42758 $abc$41427$n4491_1
.sym 42759 r_spi_master_tx_counter[1]
.sym 42760 r_spi_master_tx_counter[0]
.sym 42763 $abc$41427$n4743_1
.sym 42764 $abc$41427$n3145
.sym 42765 $abc$41427$n4708_1
.sym 42766 r_adc_master_rx_reading_counter[0]
.sym 42769 r_adc_master_tx_buffer_1[104][7]
.sym 42770 r_adc_master_tx_buffer_1[105][7]
.sym 42771 r_spi_master_tx_counter[1]
.sym 42772 r_spi_master_tx_counter[0]
.sym 42775 r_adc_master_rx_reading_counter[0]
.sym 42776 $abc$41427$n3145
.sym 42777 $abc$41427$n4708_1
.sym 42778 $abc$41427$n4743_1
.sym 42781 $0\r_adc_master_tx_buffer_selector[0:0]
.sym 42782 $false
.sym 42783 $false
.sym 42784 $false
.sym 42785 $abc$41427$n528
.sym 42786 blink_simple_LED2.i_clk$2
.sym 42787 $false
.sym 42788 $abc$41427$n4079
.sym 42789 $abc$41427$n4528_1
.sym 42790 r_adc_master_tx_buffer_2[60][5]
.sym 42791 r_adc_master_tx_buffer_2[62][6]
.sym 42792 r_adc_master_tx_buffer_2[61][2]
.sym 42793 r_adc_master_tx_buffer_2[61][4]
.sym 42794 r_adc_master_tx_buffer_2[61][5]
.sym 42795 r_adc_master_tx_buffer_2[63][7]
.sym 42862 r_adc_master_tx_buffer_2[8][0]
.sym 42863 r_adc_master_tx_buffer_2[9][0]
.sym 42864 r_spi_master_tx_counter[1]
.sym 42865 r_spi_master_tx_counter[0]
.sym 42868 r_adc_master_tx_buffer_2[10][0]
.sym 42869 r_adc_master_tx_buffer_2[11][0]
.sym 42870 r_spi_master_tx_counter[0]
.sym 42871 r_spi_master_tx_counter[1]
.sym 42874 r_adc_master_tx_buffer_2[10][3]
.sym 42875 r_adc_master_tx_buffer_2[11][3]
.sym 42876 r_spi_master_tx_counter[0]
.sym 42877 r_spi_master_tx_counter[1]
.sym 42880 $abc$41427$n3357
.sym 42881 $abc$41427$n3356
.sym 42882 $abc$41427$n2721
.sym 42883 $false
.sym 42886 r_adc_master_tx_buffer_1[40][4]
.sym 42887 r_adc_master_tx_buffer_1[41][4]
.sym 42888 r_spi_master_tx_counter[1]
.sym 42889 r_spi_master_tx_counter[0]
.sym 42892 r_adc_master_tx_buffer_1[106][7]
.sym 42893 r_adc_master_tx_buffer_1[107][7]
.sym 42894 r_spi_master_tx_counter[0]
.sym 42895 r_spi_master_tx_counter[1]
.sym 42898 r_adc_master_rx_buffer_1[16]
.sym 42899 $false
.sym 42900 $false
.sym 42901 $false
.sym 42904 r_adc_master_rx_buffer_1[20]
.sym 42905 $false
.sym 42906 $false
.sym 42907 $false
.sym 42908 $abc$41427$n5501
.sym 42909 blink_simple_LED2.i_clk$2
.sym 42910 $false
.sym 42911 $abc$41427$n2903
.sym 42912 $abc$41427$n4582_1
.sym 42913 $abc$41427$n2904
.sym 42914 $abc$41427$n5561
.sym 42915 $abc$41427$n5545
.sym 42916 $abc$41427$n4705_1
.sym 42917 $abc$41427$n2905
.sym 42918 r_adc_master_tx_buffer_2[97][1]
.sym 42985 r_adc_master_tx_buffer_2[44][1]
.sym 42986 r_adc_master_tx_buffer_2[45][1]
.sym 42987 r_spi_master_tx_counter[1]
.sym 42988 r_spi_master_tx_counter[0]
.sym 42991 r_adc_master_rx_reading_counter[0]
.sym 42992 $abc$41427$n4707_1
.sym 42993 $abc$41427$n4710_1
.sym 42994 $abc$41427$n4743_1
.sym 43003 $abc$41427$n3704
.sym 43004 $abc$41427$n3703
.sym 43005 $abc$41427$n2717
.sym 43006 $false
.sym 43009 $abc$41427$n4705_1
.sym 43010 $abc$41427$n3284
.sym 43011 $abc$41427$n4716_1
.sym 43012 $false
.sym 43015 r_adc_master_tx_buffer_2[46][1]
.sym 43016 r_adc_master_tx_buffer_2[47][1]
.sym 43017 r_spi_master_tx_counter[0]
.sym 43018 r_spi_master_tx_counter[1]
.sym 43021 r_adc_master_rx_buffer_1[25]
.sym 43022 $false
.sym 43023 $false
.sym 43024 $false
.sym 43027 r_adc_master_rx_buffer_1[1]
.sym 43028 $false
.sym 43029 $false
.sym 43030 $false
.sym 43031 $abc$41427$n5569
.sym 43032 blink_simple_LED2.i_clk$2
.sym 43033 $false
.sym 43035 $abc$41427$n4356_1
.sym 43036 $abc$41427$n3934
.sym 43037 $abc$41427$n4536_1
.sym 43038 $abc$41427$n4583_1
.sym 43039 $abc$41427$n3936
.sym 43040 $abc$41427$n4354_1
.sym 43041 r_adc_master_tx_buffer_2[0][7]
.sym 43108 r_adc_master_tx_buffer_2[67][0]
.sym 43109 r_adc_master_tx_buffer_2[71][0]
.sym 43110 r_spi_master_tx_counter[2]
.sym 43111 r_spi_master_tx_counter[0]
.sym 43120 r_adc_master_rx_buffer_1[23]
.sym 43121 $false
.sym 43122 $false
.sym 43123 $false
.sym 43144 r_adc_master_rx_buffer_1[0]
.sym 43145 $false
.sym 43146 $false
.sym 43147 $false
.sym 43150 r_adc_master_rx_buffer_1[22]
.sym 43151 $false
.sym 43152 $false
.sym 43153 $false
.sym 43154 $abc$41427$n5575
.sym 43155 blink_simple_LED2.i_clk$2
.sym 43156 $false
.sym 43158 spiMasterADC.r_CS_Inactive_Count[0]
.sym 43161 spiMasterADC.r_CS_Inactive_Count[1]
.sym 43231 r_adc_master_tx_buffer_2[106][6]
.sym 43232 r_adc_master_tx_buffer_2[107][6]
.sym 43233 r_spi_master_tx_counter[0]
.sym 43234 r_spi_master_tx_counter[1]
.sym 43243 $abc$41427$n4205_1
.sym 43244 $abc$41427$n4206_1
.sym 43245 $abc$41427$n5186
.sym 43246 r_spi_master_tx_counter[2]
.sym 43261 r_adc_master_rx_buffer_1[2]
.sym 43262 $false
.sym 43263 $false
.sym 43264 $false
.sym 43273 r_adc_master_rx_buffer_1[26]
.sym 43274 $false
.sym 43275 $false
.sym 43276 $false
.sym 43277 $abc$41427$n5573
.sym 43278 blink_simple_LED2.i_clk$2
.sym 43279 $false
.sym 43282 $abc$41427$n3707
.sym 43284 r_adc_master_tx_buffer_2[42][1]
.sym 43285 r_adc_master_tx_buffer_2[43][1]
.sym 43287 r_adc_master_tx_buffer_2[43][2]
.sym 43378 r_adc_master_tx_buffer_2[42][3]
.sym 43379 r_adc_master_tx_buffer_2[43][3]
.sym 43380 r_spi_master_tx_counter[0]
.sym 43381 r_spi_master_tx_counter[1]
.sym 43390 r_adc_master_tx_buffer_2[8][4]
.sym 43391 r_adc_master_tx_buffer_2[9][4]
.sym 43392 r_spi_master_tx_counter[1]
.sym 43393 r_spi_master_tx_counter[0]
.sym 43396 r_adc_master_rx_buffer_1[9]
.sym 43397 $false
.sym 43398 $false
.sym 43399 $false
.sym 43400 $abc$41427$n5569
.sym 43401 blink_simple_LED2.i_clk$2
.sym 43402 $false
.sym 43405 $abc$41427$n3114
.sym 43406 r_adc_master_tx_buffer_1[115][7]
.sym 43407 r_adc_master_tx_buffer_1[112][2]
.sym 43408 r_adc_master_tx_buffer_1[112][3]
.sym 43409 r_adc_master_tx_buffer_1[113][1]
.sym 43477 r_adc_master_rx_buffer_1[19]
.sym 43478 $false
.sym 43479 $false
.sym 43480 $false
.sym 43483 r_adc_master_rx_buffer_1[20]
.sym 43484 $false
.sym 43485 $false
.sym 43486 $false
.sym 43489 r_adc_master_rx_buffer_1[11]
.sym 43490 $false
.sym 43491 $false
.sym 43492 $false
.sym 43495 r_adc_master_rx_buffer_1[21]
.sym 43496 $false
.sym 43497 $false
.sym 43498 $false
.sym 43501 r_adc_master_rx_buffer_1[4]
.sym 43502 $false
.sym 43503 $false
.sym 43504 $false
.sym 43507 r_adc_master_rx_buffer_1[10]
.sym 43508 $false
.sym 43509 $false
.sym 43510 $false
.sym 43513 r_adc_master_rx_buffer_1[16]
.sym 43514 $false
.sym 43515 $false
.sym 43516 $false
.sym 43519 r_adc_master_rx_buffer_1[28]
.sym 43520 $false
.sym 43521 $false
.sym 43522 $false
.sym 43523 $abc$41427$n5558
.sym 43524 blink_simple_LED2.i_clk$2
.sym 43525 $false
.sym 43526 $abc$41427$n3596
.sym 43528 $abc$41427$n4585_1
.sym 43531 r_adc_master_tx_buffer_2[40][5]
.sym 43600 r_adc_master_tx_buffer_2[40][2]
.sym 43601 r_adc_master_tx_buffer_2[41][2]
.sym 43602 r_spi_master_tx_counter[1]
.sym 43603 r_spi_master_tx_counter[0]
.sym 43618 r_adc_master_rx_buffer_1[3]
.sym 43619 $false
.sym 43620 $false
.sym 43621 $false
.sym 43624 r_adc_master_rx_buffer_1[26]
.sym 43625 $false
.sym 43626 $false
.sym 43627 $false
.sym 43636 r_adc_master_rx_buffer_1[11]
.sym 43637 $false
.sym 43638 $false
.sym 43639 $false
.sym 43646 $abc$41427$n5568
.sym 43647 blink_simple_LED2.i_clk$2
.sym 43648 $false
.sym 43649 $abc$41427$n4315_1
.sym 43651 r_adc_master_tx_buffer_1[95][6]
.sym 43652 r_adc_master_tx_buffer_1[94][6]
.sym 43653 r_adc_master_tx_buffer_1[95][1]
.sym 43723 r_adc_master_tx_buffer_2[12][7]
.sym 43724 r_adc_master_tx_buffer_2[13][7]
.sym 43725 r_spi_master_tx_counter[1]
.sym 43726 r_spi_master_tx_counter[0]
.sym 43729 r_adc_master_rx_buffer_1[31]
.sym 43730 $false
.sym 43731 $false
.sym 43732 $false
.sym 43735 r_adc_master_rx_buffer_1[13]
.sym 43736 $false
.sym 43737 $false
.sym 43738 $false
.sym 43747 r_adc_master_rx_buffer_1[23]
.sym 43748 $false
.sym 43749 $false
.sym 43750 $false
.sym 43769 $abc$41427$n5559
.sym 43770 blink_simple_LED2.i_clk$2
.sym 43771 $false
.sym 43772 $abc$41427$n4492_1
.sym 43773 $abc$41427$n3956
.sym 43776 r_adc_master_tx_buffer_1[100][7]
.sym 43778 r_adc_master_tx_buffer_1[100][4]
.sym 43852 r_adc_master_tx_buffer_2[66][7]
.sym 43853 r_adc_master_tx_buffer_2[67][7]
.sym 43854 r_spi_master_tx_counter[0]
.sym 43855 $false
.sym 43858 r_adc_master_rx_buffer_1[7]
.sym 43859 $false
.sym 43860 $false
.sym 43861 $false
.sym 43864 r_adc_master_rx_buffer_1[24]
.sym 43865 $false
.sym 43866 $false
.sym 43867 $false
.sym 43876 r_adc_master_rx_buffer_1[23]
.sym 43877 $false
.sym 43878 $false
.sym 43879 $false
.sym 43882 r_adc_master_rx_buffer_1[15]
.sym 43883 $false
.sym 43884 $false
.sym 43885 $false
.sym 43892 $abc$41427$n5574
.sym 43893 blink_simple_LED2.i_clk$2
.sym 43894 $false
.sym 43896 r_adc_master_tx_buffer_1[96][7]
.sym 43981 r_adc_master_rx_buffer_1[17]
.sym 43982 $false
.sym 43983 $false
.sym 43984 $false
.sym 43993 r_adc_master_rx_buffer_1[10]
.sym 43994 $false
.sym 43995 $false
.sym 43996 $false
.sym 44015 $abc$41427$n5569
.sym 44016 blink_simple_LED2.i_clk$2
.sym 44017 $false
.sym 44021 r_adc_master_tx_buffer_1[46][6]
.sym 44241 $abc$41427$n3104_1
.sym 44245 r_adc_master_tx_buffer_2[16][3]
.sym 44246 r_adc_master_tx_buffer_2[17][3]
.sym 44316 r_adc_master_tx_buffer_2[112][4]
.sym 44317 r_adc_master_tx_buffer_2[116][4]
.sym 44318 r_spi_master_tx_counter[1]
.sym 44319 r_spi_master_tx_counter[2]
.sym 44322 r_adc_master_rx_buffer_1[22]
.sym 44323 $false
.sym 44324 $false
.sym 44325 $false
.sym 44328 r_adc_master_rx_buffer_1[28]
.sym 44329 $false
.sym 44330 $false
.sym 44331 $false
.sym 44346 r_adc_master_rx_buffer_1[16]
.sym 44347 $false
.sym 44348 $false
.sym 44349 $false
.sym 44352 r_adc_master_rx_buffer_1[13]
.sym 44353 $false
.sym 44354 $false
.sym 44355 $false
.sym 44362 $abc$41427$n5587$2
.sym 44363 blink_simple_LED2.i_clk$2
.sym 44364 $false
.sym 44371 $abc$41427$n2846
.sym 44373 r_adc_master_tx_buffer_1[117][0]
.sym 44374 r_adc_master_tx_buffer_1[116][0]
.sym 44376 r_adc_master_tx_buffer_1[119][5]
.sym 44491 r_adc_master_rx_buffer_1[9]
.sym 44492 $false
.sym 44493 $false
.sym 44494 $false
.sym 44503 r_adc_master_rx_buffer_1[25]
.sym 44504 $false
.sym 44505 $false
.sym 44506 $false
.sym 44515 r_adc_master_rx_buffer_1[7]
.sym 44516 $false
.sym 44517 $false
.sym 44518 $false
.sym 44525 $abc$41427$n5552
.sym 44526 blink_simple_LED2.i_clk$2
.sym 44527 $false
.sym 44528 $abc$41427$n5171_1
.sym 44530 spiMasterADC.SPI_Master_Inst.r_TX_Byte[6]
.sym 44533 spiMasterADC.SPI_Master_Inst.r_TX_Byte[4]
.sym 44602 r_adc_master_tx_buffer_1[112][1]
.sym 44603 r_adc_master_tx_buffer_1[116][1]
.sym 44604 r_spi_master_tx_counter[1]
.sym 44605 r_spi_master_tx_counter[2]
.sym 44620 r_adc_master_rx_buffer_1[28]
.sym 44621 $false
.sym 44622 $false
.sym 44623 $false
.sym 44626 r_adc_master_rx_buffer_1[5]
.sym 44627 $false
.sym 44628 $false
.sym 44629 $false
.sym 44632 r_adc_master_rx_buffer_1[25]
.sym 44633 $false
.sym 44634 $false
.sym 44635 $false
.sym 44638 r_adc_master_rx_buffer_1[15]
.sym 44639 $false
.sym 44640 $false
.sym 44641 $false
.sym 44648 $abc$41427$n5550
.sym 44649 blink_simple_LED2.i_clk$2
.sym 44650 $false
.sym 44651 $abc$41427$n5229_1
.sym 44652 $abc$41427$n5236_1
.sym 44653 $abc$41427$n4636_1
.sym 44654 $abc$41427$n4635_1
.sym 44655 $abc$41427$n4484_1
.sym 44656 $abc$41427$n5237
.sym 44658 spiMasterADC.SPI_Master_Inst.o_SPI_MOSI
.sym 44725 r_adc_master_tx_buffer_2[99][4]
.sym 44726 r_adc_master_tx_buffer_2[103][4]
.sym 44727 r_spi_master_tx_counter[2]
.sym 44728 $false
.sym 44731 r_adc_master_tx_buffer_2[98][7]
.sym 44732 r_adc_master_tx_buffer_2[102][7]
.sym 44733 r_spi_master_tx_counter[0]
.sym 44734 $abc$41427$n5234_1
.sym 44737 r_adc_master_tx_buffer_2[99][7]
.sym 44738 r_adc_master_tx_buffer_2[103][7]
.sym 44739 r_spi_master_tx_counter[0]
.sym 44740 r_spi_master_tx_counter[2]
.sym 44743 r_adc_master_rx_buffer_1[11]
.sym 44744 $false
.sym 44745 $false
.sym 44746 $false
.sym 44749 r_adc_master_rx_buffer_1[17]
.sym 44750 $false
.sym 44751 $false
.sym 44752 $false
.sym 44755 r_adc_master_rx_buffer_1[7]
.sym 44756 $false
.sym 44757 $false
.sym 44758 $false
.sym 44761 r_adc_master_rx_buffer_1[31]
.sym 44762 $false
.sym 44763 $false
.sym 44764 $false
.sym 44767 r_adc_master_rx_buffer_1[4]
.sym 44768 $false
.sym 44769 $false
.sym 44770 $false
.sym 44771 $abc$41427$n5583
.sym 44772 blink_simple_LED2.i_clk$2
.sym 44773 $false
.sym 44776 $abc$41427$n4633_1
.sym 44777 $abc$41427$n4632_1
.sym 44779 spiMasterADC.SPI_Master_Inst.o_TX_Ready
.sym 44780 spiMasterADC.SPI_Master_Inst.r_TX_DV
.sym 44781 spiMasterADC.SPI_Master_Inst.r_Leading_Edge
.sym 44860 $abc$41427$n4590_1
.sym 44861 $abc$41427$n4589_1
.sym 44862 $abc$41427$n2717
.sym 44863 $false
.sym 44866 r_adc_master_tx_buffer_2[40][6]
.sym 44867 r_adc_master_tx_buffer_2[42][6]
.sym 44868 r_spi_master_tx_counter[0]
.sym 44869 $abc$41427$n5191_1
.sym 44878 r_adc_master_rx_buffer_1[30]
.sym 44879 $false
.sym 44880 $false
.sym 44881 $false
.sym 44890 r_adc_master_rx_buffer_1[14]
.sym 44891 $false
.sym 44892 $false
.sym 44893 $false
.sym 44894 $abc$41427$n5568
.sym 44895 blink_simple_LED2.i_clk$2
.sym 44896 $false
.sym 44900 $abc$41427$n2844
.sym 44901 $abc$41427$n627
.sym 44902 spiMasterADC.SPI_Master_Inst.r_TX_Bit_Count[0]
.sym 44903 spiMasterADC.SPI_Master_Inst.r_TX_Bit_Count[2]
.sym 44933 $true
.sym 44970 r_spi_master_adc_tx_counter[0]$2
.sym 44971 $false
.sym 44972 r_spi_master_adc_tx_counter[0]
.sym 44973 $false
.sym 44974 $false
.sym 44976 $auto$alumacc.cc:474:replace_alu$1630.C[2]
.sym 44978 $false
.sym 44979 r_spi_master_adc_tx_counter[1]
.sym 44982 $auto$alumacc.cc:474:replace_alu$1630.C[3]
.sym 44983 $false
.sym 44984 $false
.sym 44985 r_spi_master_adc_tx_counter[2]
.sym 44986 $auto$alumacc.cc:474:replace_alu$1630.C[2]
.sym 44989 $false
.sym 44990 $false
.sym 44991 r_spi_master_adc_tx_counter[3]
.sym 44992 $auto$alumacc.cc:474:replace_alu$1630.C[3]
.sym 44995 r_adc_master_rx_buffer_1[12]
.sym 44996 $false
.sym 44997 $false
.sym 44998 $false
.sym 45007 r_adc_master_rx_buffer_1[6]
.sym 45008 $false
.sym 45009 $false
.sym 45010 $false
.sym 45017 $abc$41427$n5489
.sym 45018 blink_simple_LED2.i_clk$2
.sym 45019 $false
.sym 45020 $abc$41427$n4487_1
.sym 45021 $abc$41427$n4485_1
.sym 45022 $abc$41427$n4481_1
.sym 45023 $abc$41427$n4482_1
.sym 45024 $abc$41427$n2949
.sym 45025 r_adc_master_tx_buffer_1[62][3]
.sym 45026 r_adc_master_tx_buffer_1[63][0]
.sym 45094 r_adc_master_tx_buffer_1[44][6]
.sym 45095 r_adc_master_tx_buffer_1[45][6]
.sym 45096 r_spi_master_tx_counter[1]
.sym 45097 r_spi_master_tx_counter[0]
.sym 45100 r_adc_master_tx_buffer_2[40][1]
.sym 45101 r_adc_master_tx_buffer_2[41][1]
.sym 45102 r_spi_master_tx_counter[1]
.sym 45103 r_spi_master_tx_counter[0]
.sym 45112 r_adc_master_tx_buffer_1[115][7]
.sym 45113 r_adc_master_tx_buffer_1[119][7]
.sym 45114 r_spi_master_tx_counter[2]
.sym 45115 $false
.sym 45118 r_spi_master_adc_tx_counter[2]
.sym 45119 r_spi_master_adc_tx_counter[3]
.sym 45120 $false
.sym 45121 $false
.sym 45130 $false
.sym 45131 $false
.sym 45132 $false
.sym 45133 $false
.sym 45140 $abc$41427$n5631$2
.sym 45141 blink_simple_LED2.i_clk$2
.sym 45142 $false
.sym 45144 $abc$41427$n610
.sym 45145 $abc$41427$n2934
.sym 45148 r_adc_master_tx_buffer_1[89][0]
.sym 45150 r_adc_master_tx_buffer_1[90][1]
.sym 45217 spiMasterADC.o_RX_Count[0]
.sym 45218 $abc$41427$n3286
.sym 45219 $abc$41427$n3221
.sym 45220 spiMasterADC.o_RX_Count[1]
.sym 45223 spiMasterADC.o_RX_Count[1]
.sym 45224 $abc$41427$n3286
.sym 45225 spiMasterADC.o_RX_Count[0]
.sym 45226 $abc$41427$n3221
.sym 45229 r_spi_master_adc_rx_counter[1]
.sym 45230 spiMasterADC.o_RX_Count[0]
.sym 45231 spiMasterADC.o_RX_Count[1]
.sym 45232 $abc$41427$n3286
.sym 45235 spiMasterADC.o_RX_Count[0]
.sym 45236 spiMasterADC.o_RX_Count[1]
.sym 45237 $abc$41427$n3221
.sym 45238 $abc$41427$n3286
.sym 45241 $abc$41427$n4296_1
.sym 45242 $abc$41427$n4299_1
.sym 45243 r_adc_master_tx_buffer_1[120][6]
.sym 45244 r_spi_master_tx_counter[3]
.sym 45247 spiMasterADC.SPI_Master_Inst.r_SPI_Clk
.sym 45248 $false
.sym 45249 $false
.sym 45250 $false
.sym 45263 $abc$41427$n610
.sym 45264 blink_simple_LED2.i_clk$2
.sym 45265 $abc$41427$n886$2
.sym 45268 spiMasterADC.o_RX_Count[2]
.sym 45273 spiMasterADC.o_RX_Count[0]
.sym 45340 spiMasterADC.o_RX_Count[2]
.sym 45341 spiMasterADC.SPI_Master_Inst.o_RX_DV
.sym 45342 $false
.sym 45343 $false
.sym 45352 $abc$41427$n3569
.sym 45353 $abc$41427$n3570
.sym 45354 r_spi_master_tx_counter[0]
.sym 45355 $false
.sym 45358 r_adc_master_tx_buffer_1[114][1]
.sym 45359 r_adc_master_tx_buffer_1[118][1]
.sym 45360 r_spi_master_tx_counter[2]
.sym 45361 r_spi_master_tx_counter[1]
.sym 45364 spiMasterADC.SPI_Master_Inst.o_RX_DV
.sym 45365 spiMasterADC.r_CS_n
.sym 45366 $false
.sym 45367 $false
.sym 45370 spiMasterADC.SPI_Master_Inst.o_RX_DV
.sym 45371 spiMasterADC.o_RX_Count[0]
.sym 45372 spiMasterADC.r_CS_n
.sym 45373 $false
.sym 45382 spiMasterADC.o_RX_Count[1]
.sym 45383 $false
.sym 45384 $false
.sym 45385 $false
.sym 45386 $abc$41427$n598
.sym 45387 blink_simple_LED2.i_clk$2
.sym 45388 spiMasterADC.r_CS_n
.sym 45389 $abc$41427$n3105_1
.sym 45390 $abc$41427$n3107_1
.sym 45391 r_adc_master_tx_buffer_2[21][6]
.sym 45393 r_adc_master_tx_buffer_2[20][2]
.sym 45394 r_adc_master_tx_buffer_2[23][3]
.sym 45463 r_adc_master_tx_buffer_1[98][1]
.sym 45464 r_adc_master_tx_buffer_1[102][1]
.sym 45465 r_spi_master_tx_counter[0]
.sym 45466 $abc$41427$n5262
.sym 45469 r_adc_master_tx_buffer_1[99][1]
.sym 45470 r_adc_master_tx_buffer_1[103][1]
.sym 45471 r_spi_master_tx_counter[0]
.sym 45472 r_spi_master_tx_counter[2]
.sym 45475 r_adc_master_tx_buffer_1[102][2]
.sym 45476 r_adc_master_tx_buffer_1[103][2]
.sym 45477 r_spi_master_tx_counter[0]
.sym 45478 $false
.sym 45481 $abc$41427$n3565
.sym 45482 $abc$41427$n3568
.sym 45483 r_adc_master_tx_buffer_1[120][1]
.sym 45484 r_spi_master_tx_counter[3]
.sym 45487 spiMasterADC.SPI_Master_Inst.r_SPI_Clk
.sym 45488 $false
.sym 45489 $false
.sym 45490 $false
.sym 45505 $abc$41427$n2848
.sym 45506 $false
.sym 45507 $false
.sym 45508 $false
.sym 45509 $true
.sym 45510 blink_simple_LED2.i_clk$2
.sym 45511 $abc$41427$n886$2
.sym 45513 $abc$41427$n3116_1
.sym 45515 r_adc_master_tx_buffer_2[7][1]
.sym 45516 r_adc_master_tx_buffer_2[4][0]
.sym 45517 r_adc_master_tx_buffer_2[5][0]
.sym 45518 r_adc_master_tx_buffer_2[4][3]
.sym 45519 r_adc_master_tx_buffer_2[6][6]
.sym 45586 r_adc_master_tx_buffer_1[42][4]
.sym 45587 r_adc_master_tx_buffer_1[43][4]
.sym 45588 r_spi_master_tx_counter[0]
.sym 45589 r_spi_master_tx_counter[1]
.sym 45592 r_adc_master_tx_buffer_1[46][6]
.sym 45593 r_adc_master_tx_buffer_1[47][6]
.sym 45594 r_spi_master_tx_counter[0]
.sym 45595 r_spi_master_tx_counter[1]
.sym 45598 $abc$41427$n4353_1
.sym 45599 $abc$41427$n4352_1
.sym 45600 $abc$41427$n2717
.sym 45601 $false
.sym 45610 r_adc_master_rx_buffer_1[12]
.sym 45611 $false
.sym 45612 $false
.sym 45613 $false
.sym 45628 r_adc_master_rx_buffer_1[4]
.sym 45629 $false
.sym 45630 $false
.sym 45631 $false
.sym 45632 $abc$41427$n5501
.sym 45633 blink_simple_LED2.i_clk$2
.sym 45634 $false
.sym 45635 $abc$41427$n5165_1
.sym 45636 $abc$41427$n3559
.sym 45637 $abc$41427$n5164_1
.sym 45638 r_adc_master_tx_buffer_1[104][5]
.sym 45639 r_adc_master_tx_buffer_1[105][1]
.sym 45640 r_adc_master_tx_buffer_1[106][0]
.sym 45641 r_adc_master_tx_buffer_1[106][5]
.sym 45642 r_adc_master_tx_buffer_1[107][1]
.sym 45709 r_adc_master_tx_buffer_1[113][6]
.sym 45710 r_adc_master_tx_buffer_1[117][6]
.sym 45711 r_spi_master_tx_counter[2]
.sym 45712 $false
.sym 45715 r_adc_master_tx_buffer_1[106][1]
.sym 45716 r_adc_master_tx_buffer_1[107][1]
.sym 45717 r_spi_master_tx_counter[0]
.sym 45718 r_spi_master_tx_counter[1]
.sym 45721 $abc$41427$n3560
.sym 45722 $abc$41427$n3559
.sym 45723 $abc$41427$n2721
.sym 45724 $false
.sym 45727 $abc$41427$n4301_1
.sym 45728 $abc$41427$n4300_1
.sym 45729 r_spi_master_tx_counter[1]
.sym 45730 r_spi_master_tx_counter[0]
.sym 45733 r_adc_master_tx_buffer_1[115][6]
.sym 45734 r_adc_master_tx_buffer_1[119][6]
.sym 45735 r_spi_master_tx_counter[2]
.sym 45736 $false
.sym 45739 r_adc_master_tx_buffer_2[1][0]
.sym 45740 r_adc_master_tx_buffer_2[5][0]
.sym 45741 r_spi_master_tx_counter[2]
.sym 45742 $false
.sym 45745 $abc$41427$n3558
.sym 45746 $abc$41427$n5264
.sym 45747 $abc$41427$n5057_1
.sym 45748 r_spi_master_tx_counter[4]
.sym 45751 r_adc_master_rx_buffer_1[16]
.sym 45752 $false
.sym 45753 $false
.sym 45754 $false
.sym 45755 $abc$41427$n5556
.sym 45756 blink_simple_LED2.i_clk$2
.sym 45757 $false
.sym 45758 $abc$41427$n2687
.sym 45759 $abc$41427$n2663
.sym 45760 $abc$41427$n3214
.sym 45761 $abc$41427$n2678
.sym 45762 $abc$41427$n3215
.sym 45763 $abc$41427$n2688
.sym 45764 $abc$41427$n2685
.sym 45765 r_adc_master_tx_buffer_1[33][3]
.sym 45838 r_adc_master_tx_buffer_1[115][3]
.sym 45839 r_adc_master_tx_buffer_1[119][3]
.sym 45840 r_spi_master_tx_counter[2]
.sym 45841 r_spi_master_tx_counter[1]
.sym 45850 $abc$41427$n2997_1
.sym 45851 $abc$41427$n2998
.sym 45852 $abc$41427$n3001
.sym 45853 r_spi_master_tx_counter[0]
.sym 45868 $abc$41427$n3177
.sym 45869 r_spi_master_tx_dv
.sym 45870 $false
.sym 45871 $false
.sym 45874 r_adc_master_rx_buffer_1[6]
.sym 45875 $false
.sym 45876 $false
.sym 45877 $false
.sym 45878 $abc$41427$n5501
.sym 45879 blink_simple_LED2.i_clk$2
.sym 45880 $false
.sym 45881 $abc$41427$n2676
.sym 45882 $abc$41427$n4405_1
.sym 45883 $abc$41427$n2686
.sym 45884 r_adc_master_tx_buffer_1[23][3]
.sym 45885 r_adc_master_tx_buffer_1[20][7]
.sym 45886 r_adc_master_tx_buffer_1[22][5]
.sym 45887 r_adc_master_tx_buffer_1[22][3]
.sym 45888 r_adc_master_tx_buffer_1[21][4]
.sym 45955 r_adc_master_tx_buffer_1[112][3]
.sym 45956 r_adc_master_tx_buffer_1[116][3]
.sym 45957 r_spi_master_tx_counter[1]
.sym 45958 r_spi_master_tx_counter[2]
.sym 45961 r_adc_master_tx_buffer_1[76][7]
.sym 45962 r_adc_master_tx_buffer_1[77][7]
.sym 45963 r_spi_master_tx_counter[1]
.sym 45964 r_spi_master_tx_counter[0]
.sym 45967 r_adc_master_rx_buffer_1[22]
.sym 45968 $false
.sym 45969 $false
.sym 45970 $false
.sym 45973 r_adc_master_rx_buffer_1[3]
.sym 45974 $false
.sym 45975 $false
.sym 45976 $false
.sym 45979 r_adc_master_rx_buffer_1[27]
.sym 45980 $false
.sym 45981 $false
.sym 45982 $false
.sym 45985 r_adc_master_rx_buffer_1[8]
.sym 45986 $false
.sym 45987 $false
.sym 45988 $false
.sym 45997 r_adc_master_rx_buffer_1[6]
.sym 45998 $false
.sym 45999 $false
.sym 46000 $false
.sym 46001 $abc$41427$n5552
.sym 46002 blink_simple_LED2.i_clk$2
.sym 46003 $false
.sym 46004 $abc$41427$n3351
.sym 46006 $abc$41427$n3598
.sym 46007 $abc$41427$n5054
.sym 46008 r_adc_master_tx_buffer_2[110][4]
.sym 46009 r_adc_master_tx_buffer_2[109][3]
.sym 46011 r_adc_master_tx_buffer_2[109][0]
.sym 46078 r_adc_master_tx_buffer_2[60][4]
.sym 46079 r_adc_master_tx_buffer_2[61][4]
.sym 46080 r_spi_master_tx_counter[1]
.sym 46081 r_spi_master_tx_counter[0]
.sym 46084 $abc$41427$n3855
.sym 46085 $abc$41427$n3856
.sym 46086 $abc$41427$n5104_1
.sym 46087 r_spi_master_tx_counter[2]
.sym 46090 $abc$41427$n3707
.sym 46091 $abc$41427$n3706
.sym 46092 $abc$41427$n2721
.sym 46093 $false
.sym 46096 $abc$41427$n3352
.sym 46097 $abc$41427$n3349
.sym 46098 $abc$41427$n3355
.sym 46099 $abc$41427$n3358
.sym 46108 $abc$41427$n3351
.sym 46109 $abc$41427$n3350
.sym 46110 r_spi_master_tx_counter[1]
.sym 46111 r_spi_master_tx_counter[0]
.sym 46120 r_adc_master_rx_buffer_1[3]
.sym 46121 $false
.sym 46122 $false
.sym 46123 $false
.sym 46124 $abc$41427$n5531
.sym 46125 blink_simple_LED2.i_clk$2
.sym 46126 $false
.sym 46127 $abc$41427$n2882
.sym 46128 $abc$41427$n2889
.sym 46130 $abc$41427$n5182_1
.sym 46131 $abc$41427$n4656_1
.sym 46132 $abc$41427$n4655_1
.sym 46133 spiMasterCS.SPI_Master_Inst.r_TX_Byte[2]
.sym 46134 spiMasterCS.SPI_Master_Inst.r_TX_Byte[4]
.sym 46201 r_adc_master_tx_buffer_1[92][0]
.sym 46202 r_adc_master_tx_buffer_1[93][0]
.sym 46203 r_spi_master_tx_counter[1]
.sym 46204 r_spi_master_tx_counter[0]
.sym 46207 r_adc_master_rx_buffer_1[19]
.sym 46208 $false
.sym 46209 $false
.sym 46210 $false
.sym 46213 r_adc_master_rx_buffer_1[4]
.sym 46214 $false
.sym 46215 $false
.sym 46216 $false
.sym 46219 r_adc_master_rx_buffer_1[16]
.sym 46220 $false
.sym 46221 $false
.sym 46222 $false
.sym 46225 r_adc_master_rx_buffer_1[2]
.sym 46226 $false
.sym 46227 $false
.sym 46228 $false
.sym 46231 r_adc_master_rx_buffer_1[11]
.sym 46232 $false
.sym 46233 $false
.sym 46234 $false
.sym 46243 r_adc_master_rx_buffer_1[24]
.sym 46244 $false
.sym 46245 $false
.sym 46246 $false
.sym 46247 $abc$41427$n5536
.sym 46248 blink_simple_LED2.i_clk$2
.sym 46249 $false
.sym 46250 $abc$41427$n4407_1
.sym 46252 $abc$41427$n4480_1
.sym 46253 $abc$41427$n4403_1
.sym 46254 $abc$41427$n4395_1
.sym 46255 r_adc_master_tx_buffer_1[28][7]
.sym 46256 r_adc_master_tx_buffer_1[31][6]
.sym 46336 $abc$41427$n2721
.sym 46337 $abc$41427$n5192
.sym 46338 $abc$41427$n4266_1
.sym 46339 $abc$41427$n2759
.sym 46348 r_adc_master_tx_buffer_1[34][3]
.sym 46349 r_adc_master_tx_buffer_1[35][3]
.sym 46350 r_spi_master_tx_counter[0]
.sym 46351 $false
.sym 46354 r_adc_master_rx_buffer_1[11]
.sym 46355 $false
.sym 46356 $false
.sym 46357 $false
.sym 46360 r_adc_master_rx_buffer_1[3]
.sym 46361 $false
.sym 46362 $false
.sym 46363 $false
.sym 46370 $abc$41427$n5496
.sym 46371 blink_simple_LED2.i_clk$2
.sym 46372 $false
.sym 46374 $abc$41427$n4145_1
.sym 46376 $abc$41427$n4992_1
.sym 46378 $abc$41427$n2933
.sym 46379 $abc$41427$n2926
.sym 46380 r_adc_master_tx_buffer_1[9][5]
.sym 46447 $abc$41427$n2932
.sym 46448 $abc$41427$n2931
.sym 46449 r_spi_master_tx_counter[2]
.sym 46450 r_spi_master_tx_counter[1]
.sym 46453 $abc$41427$n3776
.sym 46454 $abc$41427$n3775
.sym 46455 $abc$41427$n2721
.sym 46456 $false
.sym 46465 r_adc_master_tx_buffer_1[38][3]
.sym 46466 r_adc_master_tx_buffer_1[39][3]
.sym 46467 r_spi_master_tx_counter[0]
.sym 46468 $false
.sym 46483 r_spi_master_tx_counter[3]
.sym 46484 $abc$41427$n4270_1
.sym 46485 $abc$41427$n4267_1
.sym 46486 $abc$41427$n4273_1
.sym 46489 r_adc_master_rx_buffer_1[31]
.sym 46490 $false
.sym 46491 $false
.sym 46492 $false
.sym 46493 $abc$41427$n5526
.sym 46494 blink_simple_LED2.i_clk$2
.sym 46495 $false
.sym 46496 $abc$41427$n4404_1
.sym 46497 $abc$41427$n2929
.sym 46500 $abc$41427$n2927
.sym 46501 $abc$41427$n2928
.sym 46503 r_adc_master_tx_buffer_1[32][3]
.sym 46570 $abc$41427$n4350_1
.sym 46571 $abc$41427$n4349_1
.sym 46572 r_spi_master_tx_counter[1]
.sym 46573 r_spi_master_tx_counter[3]
.sym 46576 r_spi_master_tx_counter[3]
.sym 46577 $abc$41427$n4585_1
.sym 46578 $abc$41427$n4582_1
.sym 46579 $abc$41427$n4588_1
.sym 46582 $abc$41427$n4348_1
.sym 46583 $abc$41427$n4345_1
.sym 46584 $abc$41427$n4351_1
.sym 46585 $abc$41427$n4354_1
.sym 46594 r_adc_master_tx_buffer_1[34][6]
.sym 46595 r_adc_master_tx_buffer_1[38][6]
.sym 46596 r_spi_master_tx_counter[0]
.sym 46597 r_spi_master_tx_counter[2]
.sym 46600 $false
.sym 46601 $false
.sym 46602 $false
.sym 46603 $false
.sym 46612 $false
.sym 46613 $false
.sym 46614 $false
.sym 46615 $false
.sym 46616 $abc$41427$n5631$2
.sym 46617 blink_simple_LED2.i_clk$2
.sym 46618 $false
.sym 46619 $abc$41427$n3609
.sym 46620 r_adc_master_tx_buffer_1[31][0]
.sym 46621 r_adc_master_tx_buffer_1[31][5]
.sym 46622 r_adc_master_tx_buffer_1[28][5]
.sym 46623 r_adc_master_tx_buffer_1[30][2]
.sym 46624 r_adc_master_tx_buffer_1[28][1]
.sym 46625 r_adc_master_tx_buffer_1[29][1]
.sym 46626 r_adc_master_tx_buffer_1[30][6]
.sym 46693 $abc$41427$n2721
.sym 46694 $abc$41427$n5224_1
.sym 46695 $abc$41427$n4527_1
.sym 46696 $abc$41427$n2744
.sym 46699 $abc$41427$n4743_1
.sym 46700 $abc$41427$n3145
.sym 46701 $abc$41427$n3284
.sym 46702 $false
.sym 46705 r_adc_master_tx_buffer_2[18][3]
.sym 46706 r_adc_master_tx_buffer_2[22][3]
.sym 46707 r_spi_master_tx_counter[0]
.sym 46708 r_spi_master_tx_counter[2]
.sym 46711 $abc$41427$n4529_1
.sym 46712 $abc$41427$n4528_1
.sym 46713 $abc$41427$n2717
.sym 46714 $false
.sym 46717 r_adc_master_tx_buffer_1[90][3]
.sym 46718 r_adc_master_tx_buffer_1[91][3]
.sym 46719 r_spi_master_tx_counter[0]
.sym 46720 r_spi_master_tx_counter[1]
.sym 46723 $abc$41427$n4705_1
.sym 46724 $abc$41427$n4706_1
.sym 46725 $abc$41427$n4710_1
.sym 46726 $false
.sym 46729 r_adc_master_tx_buffer_2[62][7]
.sym 46730 r_adc_master_tx_buffer_2[63][7]
.sym 46731 r_spi_master_tx_counter[0]
.sym 46732 r_spi_master_tx_counter[1]
.sym 46735 r_adc_master_rx_buffer_1[11]
.sym 46736 $false
.sym 46737 $false
.sym 46738 $false
.sym 46739 $abc$41427$n5534
.sym 46740 blink_simple_LED2.i_clk$2
.sym 46741 $false
.sym 46742 $abc$41427$n4249_1
.sym 46743 $abc$41427$n5491
.sym 46744 $abc$41427$n5479
.sym 46745 $abc$41427$n4250_1
.sym 46746 $abc$41427$n4708_1
.sym 46747 $abc$41427$n5529
.sym 46748 r_adc_master_tx_buffer_1[23][0]
.sym 46816 r_adc_master_tx_buffer_1[113][1]
.sym 46817 r_adc_master_tx_buffer_1[117][1]
.sym 46818 r_spi_master_tx_counter[1]
.sym 46819 r_spi_master_tx_counter[2]
.sym 46822 $abc$41427$n4347_1
.sym 46823 $abc$41427$n4346_1
.sym 46824 r_spi_master_tx_counter[1]
.sym 46825 r_spi_master_tx_counter[2]
.sym 46828 $abc$41427$n4705_1
.sym 46829 $abc$41427$n3284
.sym 46830 $abc$41427$n4726_1
.sym 46831 $false
.sym 46834 r_adc_master_tx_buffer_2[97][1]
.sym 46835 r_adc_master_tx_buffer_2[101][1]
.sym 46836 r_spi_master_tx_counter[2]
.sym 46837 r_spi_master_tx_counter[0]
.sym 46840 $abc$41427$n3566
.sym 46841 $abc$41427$n3567
.sym 46842 r_spi_master_tx_counter[0]
.sym 46843 $false
.sym 46846 $abc$41427$n4705_1
.sym 46847 $abc$41427$n3145
.sym 46848 $abc$41427$n4708_1
.sym 46849 r_adc_master_rx_reading_counter[0]
.sym 46858 r_adc_master_rx_buffer_1[11]
.sym 46859 $false
.sym 46860 $false
.sym 46861 $false
.sym 46862 $abc$41427$n5561
.sym 46863 blink_simple_LED2.i_clk$2
.sym 46864 $false
.sym 46865 $abc$41427$n4710_1
.sym 46866 $abc$41427$n5013_1
.sym 46867 $abc$41427$n2899
.sym 46869 $abc$41427$n4991_1
.sym 46870 $abc$41427$n4451_1
.sym 46871 r_adc_master_tx_buffer_2[49][2]
.sym 46872 r_adc_master_tx_buffer_2[48][2]
.sym 46939 r_adc_master_tx_buffer_2[60][5]
.sym 46940 r_adc_master_tx_buffer_2[61][5]
.sym 46941 r_spi_master_tx_counter[1]
.sym 46942 r_spi_master_tx_counter[0]
.sym 46945 r_adc_master_tx_buffer_2[60][7]
.sym 46946 r_adc_master_tx_buffer_2[61][7]
.sym 46947 r_spi_master_tx_counter[1]
.sym 46948 r_spi_master_tx_counter[0]
.sym 46951 r_adc_master_rx_buffer_1[29]
.sym 46952 $false
.sym 46953 $false
.sym 46954 $false
.sym 46957 r_adc_master_rx_buffer_1[14]
.sym 46958 $false
.sym 46959 $false
.sym 46960 $false
.sym 46963 r_adc_master_rx_buffer_1[18]
.sym 46964 $false
.sym 46965 $false
.sym 46966 $false
.sym 46969 r_adc_master_rx_buffer_1[20]
.sym 46970 $false
.sym 46971 $false
.sym 46972 $false
.sym 46975 r_adc_master_rx_buffer_1[21]
.sym 46976 $false
.sym 46977 $false
.sym 46978 $false
.sym 46981 r_adc_master_rx_buffer_1[7]
.sym 46982 $false
.sym 46983 $false
.sym 46984 $false
.sym 46985 $abc$41427$n5573
.sym 46986 blink_simple_LED2.i_clk$2
.sym 46987 $false
.sym 46989 $abc$41427$n2910
.sym 46990 $abc$41427$n2911
.sym 46991 $abc$41427$n2909
.sym 46992 $abc$41427$n2912
.sym 46994 $abc$41427$n5501
.sym 46995 r_adc_master_tx_buffer_1[40][3]
.sym 47062 $abc$41427$n2905
.sym 47063 $abc$41427$n2904
.sym 47064 $abc$41427$n2717
.sym 47065 $false
.sym 47068 $abc$41427$n4584_1
.sym 47069 $abc$41427$n4583_1
.sym 47070 r_spi_master_tx_counter[1]
.sym 47071 r_spi_master_tx_counter[2]
.sym 47074 r_adc_master_tx_buffer_2[60][2]
.sym 47075 r_adc_master_tx_buffer_2[61][2]
.sym 47076 r_spi_master_tx_counter[1]
.sym 47077 r_spi_master_tx_counter[0]
.sym 47080 r_adc_master_rx_reading_counter[0]
.sym 47081 $abc$41427$n3144
.sym 47082 $abc$41427$n4707_1
.sym 47083 $abc$41427$n4743_1
.sym 47086 r_adc_master_rx_reading_counter[0]
.sym 47087 $abc$41427$n3145
.sym 47088 $abc$41427$n4710_1
.sym 47089 $abc$41427$n4705_1
.sym 47092 $0\r_adc_master_tx_buffer_selector[0:0]
.sym 47093 $abc$41427$n3282
.sym 47094 $false
.sym 47095 $false
.sym 47098 r_adc_master_tx_buffer_2[62][2]
.sym 47099 r_adc_master_tx_buffer_2[63][2]
.sym 47100 r_spi_master_tx_counter[0]
.sym 47101 r_spi_master_tx_counter[1]
.sym 47104 r_adc_master_rx_buffer_1[17]
.sym 47105 $false
.sym 47106 $false
.sym 47107 $false
.sym 47108 $abc$41427$n5582
.sym 47109 blink_simple_LED2.i_clk$2
.sym 47110 $false
.sym 47111 $abc$41427$n3236
.sym 47112 $abc$41427$n4303_1
.sym 47113 $abc$41427$n4313_1
.sym 47114 $abc$41427$n3163
.sym 47115 $abc$41427$n3165
.sym 47117 $abc$41427$n3162
.sym 47118 r_adc_master_tx_buffer_1[59][7]
.sym 47191 r_adc_master_tx_buffer_1[42][6]
.sym 47192 r_adc_master_tx_buffer_1[43][6]
.sym 47193 r_spi_master_tx_counter[0]
.sym 47194 r_spi_master_tx_counter[1]
.sym 47197 $abc$41427$n3936
.sym 47198 $abc$41427$n3935
.sym 47199 $abc$41427$n2717
.sym 47200 $false
.sym 47203 r_adc_master_tx_buffer_2[0][7]
.sym 47204 r_adc_master_tx_buffer_2[4][7]
.sym 47205 r_spi_master_tx_counter[0]
.sym 47206 r_spi_master_tx_counter[2]
.sym 47209 r_adc_master_tx_buffer_2[68][7]
.sym 47210 r_adc_master_tx_buffer_2[69][7]
.sym 47211 r_spi_master_tx_counter[0]
.sym 47212 $false
.sym 47215 r_adc_master_tx_buffer_1[94][4]
.sym 47216 r_adc_master_tx_buffer_1[95][4]
.sym 47217 r_spi_master_tx_counter[0]
.sym 47218 r_spi_master_tx_counter[1]
.sym 47221 $abc$41427$n4355_1
.sym 47222 $abc$41427$n4356_1
.sym 47223 $abc$41427$n2721
.sym 47224 $abc$41427$n2759
.sym 47227 r_adc_master_rx_buffer_1[31]
.sym 47228 $false
.sym 47229 $false
.sym 47230 $false
.sym 47231 $abc$41427$n5556
.sym 47232 blink_simple_LED2.i_clk$2
.sym 47233 $false
.sym 47235 $abc$41427$n4671_1
.sym 47236 $abc$41427$n456
.sym 47237 spiMasterADC.r_CS_n
.sym 47238 spiMasterADC.r_SM_CS[2]
.sym 47240 spiMasterADC.r_SM_CS[0]
.sym 47241 spiMasterADC.r_SM_CS[1]
.sym 47314 spiMasterADC.r_SM_CS[1]
.sym 47315 spiMasterADC.r_CS_Inactive_Count[1]
.sym 47316 $abc$41427$n3163
.sym 47317 spiMasterADC.r_CS_Inactive_Count[0]
.sym 47332 spiMasterADC.r_SM_CS[1]
.sym 47333 spiMasterADC.r_CS_Inactive_Count[0]
.sym 47334 $abc$41427$n3163
.sym 47335 spiMasterADC.r_CS_Inactive_Count[1]
.sym 47354 $abc$41427$n456
.sym 47355 blink_simple_LED2.i_clk$2
.sym 47356 $abc$41427$n886$2
.sym 47358 $abc$41427$n4990_1
.sym 47359 $abc$41427$n2920
.sym 47360 $abc$41427$n3110
.sym 47361 $abc$41427$n2922
.sym 47362 spiMasterCS.SPI_Master_Inst.r_SPI_Clk_Edges[2]
.sym 47363 spiMasterCS.SPI_Master_Inst.r_SPI_Clk_Edges[3]
.sym 47364 spiMasterCS.SPI_Master_Inst.r_SPI_Clk_Edges[0]
.sym 47443 r_adc_master_tx_buffer_2[42][1]
.sym 47444 r_adc_master_tx_buffer_2[43][1]
.sym 47445 r_spi_master_tx_counter[0]
.sym 47446 r_spi_master_tx_counter[1]
.sym 47455 r_adc_master_rx_buffer_1[9]
.sym 47456 $false
.sym 47457 $false
.sym 47458 $false
.sym 47461 r_adc_master_rx_buffer_1[1]
.sym 47462 $false
.sym 47463 $false
.sym 47464 $false
.sym 47473 r_adc_master_rx_buffer_1[2]
.sym 47474 $false
.sym 47475 $false
.sym 47476 $false
.sym 47477 $abc$41427$n5568
.sym 47478 blink_simple_LED2.i_clk$2
.sym 47479 $false
.sym 47480 $abc$41427$n4307_1
.sym 47481 $abc$41427$n4309_1
.sym 47482 r_adc_master_tx_buffer_1[83][2]
.sym 47484 r_adc_master_tx_buffer_1[83][6]
.sym 47566 $false
.sym 47567 spiMasterCS.SPI_Master_Inst.r_SPI_Clk_Edges[2]
.sym 47568 $false
.sym 47569 $auto$alumacc.cc:474:replace_alu$1678.C[2]
.sym 47572 r_adc_master_rx_buffer_1[7]
.sym 47573 $false
.sym 47574 $false
.sym 47575 $false
.sym 47578 r_adc_master_rx_buffer_1[26]
.sym 47579 $false
.sym 47580 $false
.sym 47581 $false
.sym 47584 r_adc_master_rx_buffer_1[27]
.sym 47585 $false
.sym 47586 $false
.sym 47587 $false
.sym 47590 r_adc_master_rx_buffer_1[17]
.sym 47591 $false
.sym 47592 $false
.sym 47593 $false
.sym 47600 $abc$41427$n5550
.sym 47601 blink_simple_LED2.i_clk$2
.sym 47602 $false
.sym 47603 $abc$41427$n4586_1
.sym 47604 r_adc_master_tx_buffer_2[71][3]
.sym 47605 r_adc_master_tx_buffer_2[71][7]
.sym 47606 r_adc_master_tx_buffer_2[68][7]
.sym 47608 r_adc_master_tx_buffer_2[70][7]
.sym 47677 r_adc_master_tx_buffer_1[94][1]
.sym 47678 r_adc_master_tx_buffer_1[95][1]
.sym 47679 r_spi_master_tx_counter[0]
.sym 47680 r_spi_master_tx_counter[1]
.sym 47689 $abc$41427$n4587_1
.sym 47690 $abc$41427$n4586_1
.sym 47691 r_spi_master_tx_counter[2]
.sym 47692 r_spi_master_tx_counter[1]
.sym 47707 r_adc_master_rx_buffer_1[29]
.sym 47708 $false
.sym 47709 $false
.sym 47710 $false
.sym 47723 $abc$41427$n5568
.sym 47724 blink_simple_LED2.i_clk$2
.sym 47725 $false
.sym 47727 r_adc_master_tx_buffer_2[80][4]
.sym 47731 r_adc_master_tx_buffer_2[81][6]
.sym 47733 r_adc_master_tx_buffer_2[82][4]
.sym 47800 r_adc_master_tx_buffer_1[94][6]
.sym 47801 r_adc_master_tx_buffer_1[95][6]
.sym 47802 r_spi_master_tx_counter[0]
.sym 47803 r_spi_master_tx_counter[1]
.sym 47812 r_adc_master_rx_buffer_1[6]
.sym 47813 $false
.sym 47814 $false
.sym 47815 $false
.sym 47818 r_adc_master_rx_buffer_1[14]
.sym 47819 $false
.sym 47820 $false
.sym 47821 $false
.sym 47824 r_adc_master_rx_buffer_1[1]
.sym 47825 $false
.sym 47826 $false
.sym 47827 $false
.sym 47846 $abc$41427$n5536
.sym 47847 blink_simple_LED2.i_clk$2
.sym 47848 $false
.sym 47849 $abc$41427$n3066
.sym 47852 $abc$41427$n3667
.sym 47853 r_adc_master_tx_buffer_2[9][1]
.sym 47856 r_adc_master_tx_buffer_2[8][1]
.sym 47923 r_adc_master_tx_buffer_1[96][7]
.sym 47924 r_adc_master_tx_buffer_1[100][7]
.sym 47925 r_spi_master_tx_counter[2]
.sym 47926 $false
.sym 47929 r_adc_master_tx_buffer_1[100][4]
.sym 47930 r_adc_master_tx_buffer_1[101][4]
.sym 47931 r_spi_master_tx_counter[0]
.sym 47932 $false
.sym 47947 r_adc_master_rx_buffer_1[31]
.sym 47948 $false
.sym 47949 $false
.sym 47950 $false
.sym 47959 r_adc_master_rx_buffer_1[28]
.sym 47960 $false
.sym 47961 $false
.sym 47962 $false
.sym 47969 $abc$41427$n5542
.sym 47970 blink_simple_LED2.i_clk$2
.sym 47971 $false
.sym 47972 $abc$41427$n4964_1
.sym 47973 $abc$41427$n5010_1
.sym 47975 r_adc_master_tx_buffer_1[41][2]
.sym 47976 r_adc_master_tx_buffer_1[40][2]
.sym 47977 r_adc_master_tx_buffer_1[41][3]
.sym 47978 r_adc_master_tx_buffer_1[42][0]
.sym 47979 r_adc_master_tx_buffer_1[43][2]
.sym 48052 r_adc_master_rx_buffer_1[31]
.sym 48053 $false
.sym 48054 $false
.sym 48055 $false
.sym 48092 $abc$41427$n5540
.sym 48093 blink_simple_LED2.i_clk$2
.sym 48094 $false
.sym 48187 r_adc_master_rx_buffer_1[14]
.sym 48188 $false
.sym 48189 $false
.sym 48190 $false
.sym 48215 $abc$41427$n5503
.sym 48216 blink_simple_LED2.i_clk$2
.sym 48217 $false
.sym 48318 $abc$41427$n3090
.sym 48321 r_adc_master_tx_buffer_2[48][3]
.sym 48322 r_adc_master_tx_buffer_2[51][4]
.sym 48323 r_adc_master_tx_buffer_2[49][3]
.sym 48325 r_adc_master_tx_buffer_2[49][6]
.sym 48393 r_adc_master_tx_buffer_2[16][3]
.sym 48394 r_adc_master_tx_buffer_2[17][3]
.sym 48395 r_spi_master_tx_counter[0]
.sym 48396 $false
.sym 48417 r_adc_master_rx_buffer_1[27]
.sym 48418 $false
.sym 48419 $false
.sym 48420 $false
.sym 48423 r_adc_master_rx_buffer_1[19]
.sym 48424 $false
.sym 48425 $false
.sym 48426 $false
.sym 48439 $abc$41427$n5561
.sym 48440 blink_simple_LED2.i_clk$2
.sym 48441 $false
.sym 48446 $abc$41427$n5283
.sym 48449 r_adc_master_tx_buffer_2[114][5]
.sym 48450 r_adc_master_tx_buffer_2[113][1]
.sym 48453 r_adc_master_tx_buffer_2[114][2]
.sym 48518 $true
.sym 48555 spiMasterADC.SPI_Master_Inst.r_TX_Bit_Count[0]$2
.sym 48556 $false
.sym 48557 spiMasterADC.SPI_Master_Inst.r_TX_Bit_Count[0]
.sym 48558 $false
.sym 48559 $false
.sym 48561 $auto$alumacc.cc:474:replace_alu$1663.C[2]
.sym 48563 spiMasterADC.SPI_Master_Inst.r_TX_Bit_Count[1]
.sym 48564 $true$2
.sym 48568 $false
.sym 48569 spiMasterADC.SPI_Master_Inst.r_TX_Bit_Count[2]
.sym 48570 $false
.sym 48571 $auto$alumacc.cc:474:replace_alu$1663.C[2]
.sym 48580 r_adc_master_rx_buffer_1[16]
.sym 48581 $false
.sym 48582 $false
.sym 48583 $false
.sym 48586 r_adc_master_rx_buffer_1[24]
.sym 48587 $false
.sym 48588 $false
.sym 48589 $false
.sym 48598 r_adc_master_rx_buffer_1[5]
.sym 48599 $false
.sym 48600 $false
.sym 48601 $false
.sym 48602 $abc$41427$n5552
.sym 48603 blink_simple_LED2.i_clk$2
.sym 48604 $false
.sym 48608 $abc$41427$n3727
.sym 48610 r_adc_master_tx_buffer_1[76][3]
.sym 48612 r_adc_master_tx_buffer_1[78][7]
.sym 48679 r_adc_master_tx_buffer_1[115][5]
.sym 48680 r_adc_master_tx_buffer_1[119][5]
.sym 48681 r_spi_master_tx_counter[1]
.sym 48682 r_spi_master_tx_counter[2]
.sym 48691 r_temp_adc_tx[6]
.sym 48692 $false
.sym 48693 $false
.sym 48694 $false
.sym 48709 r_temp_adc_tx[4]
.sym 48710 $false
.sym 48711 $false
.sym 48712 $false
.sym 48725 r_spi_master_adc_tx_dv
.sym 48726 blink_simple_LED2.i_clk$2
.sym 48727 $abc$41427$n886$2
.sym 48728 $abc$41427$n4194_1
.sym 48729 r_adc_master_tx_buffer_1[119][4]
.sym 48730 r_adc_master_tx_buffer_1[118][5]
.sym 48731 r_adc_master_tx_buffer_1[118][6]
.sym 48733 r_adc_master_tx_buffer_1[116][7]
.sym 48735 r_adc_master_tx_buffer_1[118][7]
.sym 48802 $abc$41427$n5237
.sym 48803 $abc$41427$n5235
.sym 48804 r_spi_master_tx_counter[1]
.sym 48805 $false
.sym 48808 r_adc_master_tx_buffer_2[97][7]
.sym 48809 r_adc_master_tx_buffer_2[101][7]
.sym 48810 r_spi_master_tx_counter[0]
.sym 48811 r_spi_master_tx_counter[2]
.sym 48814 spiMasterADC.SPI_Master_Inst.r_TX_Byte[6]
.sym 48815 spiMasterADC.SPI_Master_Inst.r_TX_Byte[7]
.sym 48816 spiMasterADC.SPI_Master_Inst.r_TX_Bit_Count[0]
.sym 48817 $false
.sym 48820 $abc$41427$n4637_1
.sym 48821 $abc$41427$n4636_1
.sym 48822 spiMasterADC.SPI_Master_Inst.r_TX_Bit_Count[2]
.sym 48823 spiMasterADC.SPI_Master_Inst.r_TX_Bit_Count[1]
.sym 48826 r_adc_master_tx_buffer_1[114][7]
.sym 48827 r_adc_master_tx_buffer_1[118][7]
.sym 48828 r_spi_master_tx_counter[2]
.sym 48829 $false
.sym 48832 r_adc_master_tx_buffer_2[96][7]
.sym 48833 r_adc_master_tx_buffer_2[100][7]
.sym 48834 r_spi_master_tx_counter[0]
.sym 48835 $abc$41427$n5236_1
.sym 48844 $abc$41427$n4635_1
.sym 48845 $abc$41427$n4632_1
.sym 48846 spiMasterADC.SPI_Master_Inst.r_TX_Byte[7]
.sym 48847 spiMasterADC.SPI_Master_Inst.r_TX_DV
.sym 48848 $abc$41427$n627
.sym 48849 blink_simple_LED2.i_clk$2
.sym 48850 $abc$41427$n886$2
.sym 48851 $abc$41427$n5111_1
.sym 48852 $abc$41427$n626
.sym 48856 $abc$41427$n3961
.sym 48858 spiMasterADC.SPI_Master_Inst.r_TX_Bit_Count[1]
.sym 48937 spiMasterADC.SPI_Master_Inst.r_TX_Byte[5]
.sym 48938 spiMasterADC.SPI_Master_Inst.r_TX_Byte[4]
.sym 48939 spiMasterADC.SPI_Master_Inst.r_TX_Bit_Count[0]
.sym 48940 $false
.sym 48943 $abc$41427$n4634_1
.sym 48944 $abc$41427$n4633_1
.sym 48945 spiMasterADC.SPI_Master_Inst.r_TX_Bit_Count[1]
.sym 48946 spiMasterADC.SPI_Master_Inst.r_TX_Bit_Count[2]
.sym 48955 r_spi_master_adc_tx_dv
.sym 48956 $abc$41427$n608
.sym 48957 $false
.sym 48958 $false
.sym 48961 r_spi_master_adc_tx_dv
.sym 48962 $false
.sym 48963 $false
.sym 48964 $false
.sym 48967 $abc$41427$n2831
.sym 48968 $false
.sym 48969 $false
.sym 48970 $false
.sym 48971 $true
.sym 48972 blink_simple_LED2.i_clk$2
.sym 48973 $abc$41427$n886$2
.sym 48975 $abc$41427$n5227_1
.sym 48976 $abc$41427$n618
.sym 48977 $abc$41427$n3856
.sym 48978 r_adc_master_tx_buffer_2[62][4]
.sym 48981 r_adc_master_tx_buffer_2[63][4]
.sym 49066 $false
.sym 49067 spiMasterADC.SPI_Master_Inst.r_TX_Bit_Count[0]
.sym 49068 $false
.sym 49069 $false
.sym 49072 spiMasterADC.SPI_Master_Inst.o_TX_Ready
.sym 49073 $abc$41427$n618
.sym 49074 $false
.sym 49075 $false
.sym 49078 spiMasterADC.SPI_Master_Inst.r_TX_DV
.sym 49079 $abc$41427$n2844
.sym 49080 spiMasterADC.SPI_Master_Inst.o_TX_Ready
.sym 49081 $false
.sym 49084 spiMasterADC.SPI_Master_Inst.o_TX_Ready
.sym 49085 spiMasterADC.SPI_Master_Inst.r_TX_DV
.sym 49086 $abc$41427$n2846
.sym 49087 $false
.sym 49094 $abc$41427$n618
.sym 49095 blink_simple_LED2.i_clk$2
.sym 49096 $abc$41427$n886$2
.sym 49097 $abc$41427$n2699
.sym 49098 $abc$41427$n4483_1
.sym 49099 $abc$41427$n2701
.sym 49102 $abc$41427$n2700
.sym 49103 $abc$41427$n2696
.sym 49104 spiMasterADC.SPI_Master_Inst.r_Trailing_Edge
.sym 49171 r_adc_master_tx_buffer_1[113][7]
.sym 49172 r_adc_master_tx_buffer_1[117][7]
.sym 49173 r_spi_master_tx_counter[2]
.sym 49174 $false
.sym 49177 $abc$41427$n4487_1
.sym 49178 $abc$41427$n4486_1
.sym 49179 r_spi_master_tx_counter[1]
.sym 49180 r_spi_master_tx_counter[0]
.sym 49183 r_spi_master_tx_counter[3]
.sym 49184 $abc$41427$n4485_1
.sym 49185 $abc$41427$n4482_1
.sym 49186 $abc$41427$n4488_1
.sym 49189 $abc$41427$n4484_1
.sym 49190 $abc$41427$n4483_1
.sym 49191 r_spi_master_tx_counter[0]
.sym 49192 r_spi_master_tx_counter[1]
.sym 49195 r_adc_master_tx_buffer_1[62][3]
.sym 49196 r_adc_master_tx_buffer_1[63][3]
.sym 49197 r_spi_master_tx_counter[0]
.sym 49198 r_spi_master_tx_counter[1]
.sym 49201 r_adc_master_rx_buffer_1[11]
.sym 49202 $false
.sym 49203 $false
.sym 49204 $false
.sym 49207 r_adc_master_rx_buffer_1[0]
.sym 49208 $false
.sym 49209 $false
.sym 49210 $false
.sym 49217 $abc$41427$n5515
.sym 49218 blink_simple_LED2.i_clk$2
.sym 49219 $false
.sym 49220 $abc$41427$n3477
.sym 49221 $abc$41427$n3196
.sym 49222 r_adc_master_tx_buffer_1[46][0]
.sym 49224 r_adc_master_tx_buffer_1[45][2]
.sym 49225 r_adc_master_tx_buffer_1[45][4]
.sym 49226 r_adc_master_tx_buffer_1[45][3]
.sym 49227 r_adc_master_tx_buffer_1[44][0]
.sym 49300 $abc$41427$n2831
.sym 49301 $abc$41427$n2834
.sym 49302 $false
.sym 49303 $false
.sym 49306 r_adc_master_tx_buffer_1[44][3]
.sym 49307 r_adc_master_tx_buffer_1[45][3]
.sym 49308 r_spi_master_tx_counter[1]
.sym 49309 r_spi_master_tx_counter[0]
.sym 49324 r_adc_master_rx_buffer_1[16]
.sym 49325 $false
.sym 49326 $false
.sym 49327 $false
.sym 49336 r_adc_master_rx_buffer_1[9]
.sym 49337 $false
.sym 49338 $false
.sym 49339 $false
.sym 49340 $abc$41427$n5534
.sym 49341 blink_simple_LED2.i_clk$2
.sym 49342 $false
.sym 49343 $abc$41427$n3380
.sym 49344 r_adc_master_tx_buffer_2[21][1]
.sym 49345 r_adc_master_tx_buffer_2[22][7]
.sym 49346 r_adc_master_tx_buffer_2[21][7]
.sym 49347 r_adc_master_tx_buffer_2[20][5]
.sym 49350 r_adc_master_tx_buffer_2[23][0]
.sym 49379 $true
.sym 49416 spiMasterADC.o_RX_Count[0]$2
.sym 49417 $false
.sym 49418 spiMasterADC.o_RX_Count[0]
.sym 49419 $false
.sym 49420 $false
.sym 49422 $auto$alumacc.cc:474:replace_alu$1648.C[2]
.sym 49424 $false
.sym 49425 spiMasterADC.o_RX_Count[1]
.sym 49429 $false
.sym 49430 $false
.sym 49431 spiMasterADC.o_RX_Count[2]
.sym 49432 $auto$alumacc.cc:474:replace_alu$1648.C[2]
.sym 49459 $false
.sym 49460 $false
.sym 49461 spiMasterADC.o_RX_Count[0]
.sym 49462 $false
.sym 49463 $abc$41427$n597
.sym 49464 blink_simple_LED2.i_clk$2
.sym 49465 spiMasterADC.r_CS_n
.sym 49466 $abc$41427$n4984_1
.sym 49468 $abc$41427$n3476
.sym 49470 $abc$41427$n3475
.sym 49471 r_adc_master_tx_buffer_2[16][2]
.sym 49540 $abc$41427$n3107_1
.sym 49541 $abc$41427$n3106
.sym 49542 r_spi_master_tx_counter[1]
.sym 49543 r_spi_master_tx_counter[3]
.sym 49546 r_adc_master_tx_buffer_2[19][3]
.sym 49547 r_adc_master_tx_buffer_2[23][3]
.sym 49548 r_spi_master_tx_counter[2]
.sym 49549 r_spi_master_tx_counter[0]
.sym 49552 r_adc_master_rx_buffer_1[22]
.sym 49553 $false
.sym 49554 $false
.sym 49555 $false
.sym 49564 r_adc_master_rx_buffer_1[26]
.sym 49565 $false
.sym 49566 $false
.sym 49567 $false
.sym 49570 r_adc_master_rx_buffer_1[3]
.sym 49571 $false
.sym 49572 $false
.sym 49573 $false
.sym 49586 $abc$41427$n5563
.sym 49587 blink_simple_LED2.i_clk$2
.sym 49588 $false
.sym 49589 $abc$41427$n4190_1
.sym 49590 $abc$41427$n4515_1
.sym 49591 $abc$41427$n3187
.sym 49593 $abc$41427$n4516_1
.sym 49594 $abc$41427$n3490
.sym 49595 $abc$41427$n4514_1
.sym 49596 r_adc_master_tx_buffer_2[42][7]
.sym 49669 r_adc_master_tx_buffer_2[4][3]
.sym 49670 r_adc_master_tx_buffer_2[5][3]
.sym 49671 r_spi_master_tx_counter[0]
.sym 49672 $false
.sym 49681 r_adc_master_rx_buffer_1[1]
.sym 49682 $false
.sym 49683 $false
.sym 49684 $false
.sym 49687 r_adc_master_rx_buffer_1[24]
.sym 49688 $false
.sym 49689 $false
.sym 49690 $false
.sym 49693 r_adc_master_rx_buffer_1[16]
.sym 49694 $false
.sym 49695 $false
.sym 49696 $false
.sym 49699 r_adc_master_rx_buffer_1[27]
.sym 49700 $false
.sym 49701 $false
.sym 49702 $false
.sym 49705 r_adc_master_rx_buffer_1[14]
.sym 49706 $false
.sym 49707 $false
.sym 49708 $false
.sym 49709 $abc$41427$n5557
.sym 49710 blink_simple_LED2.i_clk$2
.sym 49711 $false
.sym 49712 $abc$41427$n5232_1
.sym 49714 $abc$41427$n4189_1
.sym 49715 r_adc_master_tx_buffer_2[120][3]
.sym 49716 r_adc_master_tx_buffer_2[120][4]
.sym 49717 r_adc_master_tx_buffer_2[120][7]
.sym 49718 r_adc_master_tx_buffer_2[120][6]
.sym 49786 r_adc_master_tx_buffer_1[104][5]
.sym 49787 r_adc_master_tx_buffer_1[106][5]
.sym 49788 r_spi_master_tx_counter[0]
.sym 49789 $abc$41427$n5164_1
.sym 49792 r_adc_master_tx_buffer_1[104][1]
.sym 49793 r_adc_master_tx_buffer_1[105][1]
.sym 49794 r_spi_master_tx_counter[1]
.sym 49795 r_spi_master_tx_counter[0]
.sym 49798 r_adc_master_tx_buffer_1[105][5]
.sym 49799 r_adc_master_tx_buffer_1[107][5]
.sym 49800 r_spi_master_tx_counter[0]
.sym 49801 r_spi_master_tx_counter[1]
.sym 49804 r_adc_master_rx_buffer_1[29]
.sym 49805 $false
.sym 49806 $false
.sym 49807 $false
.sym 49810 r_adc_master_rx_buffer_1[17]
.sym 49811 $false
.sym 49812 $false
.sym 49813 $false
.sym 49816 r_adc_master_rx_buffer_1[8]
.sym 49817 $false
.sym 49818 $false
.sym 49819 $false
.sym 49822 r_adc_master_rx_buffer_1[13]
.sym 49823 $false
.sym 49824 $false
.sym 49825 $false
.sym 49828 r_adc_master_rx_buffer_1[1]
.sym 49829 $false
.sym 49830 $false
.sym 49831 $false
.sym 49832 $abc$41427$n5545
.sym 49833 blink_simple_LED2.i_clk$2
.sym 49834 $false
.sym 49835 $abc$41427$n3227
.sym 49836 $abc$41427$n3229
.sym 49837 $abc$41427$n3230
.sym 49838 r_adc_master_range[0]
.sym 49839 w_adc_master_range_ua
.sym 49840 r_adc_master_range[1]
.sym 49841 w_adc_master_range_na
.sym 49842 r_adc_master_range[2]
.sym 49909 $abc$41427$n2664
.sym 49910 $abc$41427$n2688
.sym 49911 $false
.sym 49912 $false
.sym 49915 $abc$41427$n2664
.sym 49916 $abc$41427$n2676
.sym 49917 $false
.sym 49918 $false
.sym 49921 r_adc_master_last_range[1]
.sym 49922 $abc$41427$n2678
.sym 49923 $abc$41427$n3215
.sym 49924 $false
.sym 49927 $abc$41427$n2679
.sym 49928 $abc$41427$n2676
.sym 49929 $false
.sym 49930 $false
.sym 49933 $abc$41427$n2688
.sym 49934 $abc$41427$n2676
.sym 49935 $abc$41427$n2664
.sym 49936 $abc$41427$n5630
.sym 49939 $abc$41427$n2686
.sym 49940 r_adc_master_last_range[1]
.sym 49941 $false
.sym 49942 $false
.sym 49945 $abc$41427$n2679
.sym 49946 r_adc_master_last_range[1]
.sym 49947 $abc$41427$n2686
.sym 49948 $false
.sym 49951 r_adc_master_rx_buffer_1[19]
.sym 49952 $false
.sym 49953 $false
.sym 49954 $false
.sym 49955 $abc$41427$n5496
.sym 49956 blink_simple_LED2.i_clk$2
.sym 49957 $false
.sym 49958 $abc$41427$n5201
.sym 49959 $abc$41427$n2971
.sym 49960 $abc$41427$n2972
.sym 49961 $abc$41427$n3218
.sym 49962 $abc$41427$n3217
.sym 49963 $abc$41427$n2662
.sym 49964 r_adc_master_tx_buffer_1[104][1]
.sym 49965 r_adc_master_tx_buffer_1[105][7]
.sym 50032 r_adc_master_last_range[1]
.sym 50033 r_adc_master_last_range[0]
.sym 50034 $abc$41427$n2677
.sym 50035 $false
.sym 50038 r_adc_master_tx_buffer_1[16][7]
.sym 50039 r_adc_master_tx_buffer_1[20][7]
.sym 50040 r_spi_master_tx_counter[0]
.sym 50041 r_spi_master_tx_counter[2]
.sym 50044 r_adc_master_last_range[0]
.sym 50045 $abc$41427$n2677
.sym 50046 $false
.sym 50047 $false
.sym 50050 r_adc_master_rx_buffer_1[3]
.sym 50051 $false
.sym 50052 $false
.sym 50053 $false
.sym 50056 r_adc_master_rx_buffer_1[31]
.sym 50057 $false
.sym 50058 $false
.sym 50059 $false
.sym 50062 r_adc_master_rx_buffer_1[13]
.sym 50063 $false
.sym 50064 $false
.sym 50065 $false
.sym 50068 r_adc_master_rx_buffer_1[11]
.sym 50069 $false
.sym 50070 $false
.sym 50071 $false
.sym 50074 r_adc_master_rx_buffer_1[20]
.sym 50075 $false
.sym 50076 $false
.sym 50077 $false
.sym 50078 $abc$41427$n5633$2
.sym 50079 blink_simple_LED2.i_clk$2
.sym 50080 $false
.sym 50081 $abc$41427$n49
.sym 50083 $abc$41427$n2677
.sym 50084 $abc$41427$n4973_1
.sym 50085 r_adc_master_last_range[1]
.sym 50086 r_adc_master_last_range[2]
.sym 50087 r_adc_master_last_range[3]
.sym 50088 r_adc_master_last_range[0]
.sym 50155 r_adc_master_tx_buffer_2[0][0]
.sym 50156 r_adc_master_tx_buffer_2[4][0]
.sym 50157 r_spi_master_tx_counter[2]
.sym 50158 $false
.sym 50167 r_adc_master_tx_buffer_1[90][1]
.sym 50168 r_adc_master_tx_buffer_1[91][1]
.sym 50169 r_spi_master_tx_counter[0]
.sym 50170 r_spi_master_tx_counter[1]
.sym 50173 $abc$41427$n3705
.sym 50174 $abc$41427$n3695
.sym 50175 $abc$41427$n3684
.sym 50176 r_spi_master_tx_counter[4]
.sym 50179 r_adc_master_rx_buffer_1[12]
.sym 50180 $false
.sym 50181 $false
.sym 50182 $false
.sym 50185 r_adc_master_rx_buffer_1[19]
.sym 50186 $false
.sym 50187 $false
.sym 50188 $false
.sym 50197 r_adc_master_rx_buffer_1[16]
.sym 50198 $false
.sym 50199 $false
.sym 50200 $false
.sym 50201 $abc$41427$n5585
.sym 50202 blink_simple_LED2.i_clk$2
.sym 50203 $false
.sym 50204 $abc$41427$n5183
.sym 50206 $abc$41427$n5188_1
.sym 50207 r_temp_tx[4]
.sym 50208 $abc$41427$n44
.sym 50209 $abc$41427$n46
.sym 50211 r_temp_tx[6]
.sym 50278 $abc$41427$n2886
.sym 50279 $abc$41427$n2883
.sym 50280 $abc$41427$n2889
.sym 50281 $abc$41427$n2892
.sym 50284 $abc$41427$n2891
.sym 50285 $abc$41427$n2890
.sym 50286 $abc$41427$n2717
.sym 50287 $false
.sym 50296 $abc$41427$n4303_1
.sym 50297 $abc$41427$n5181_1
.sym 50298 r_spi_master_tx_counter[5]
.sym 50299 r_spi_master_tx_counter[4]
.sym 50302 spiMasterCS.SPI_Master_Inst.r_TX_Byte[1]
.sym 50303 spiMasterCS.SPI_Master_Inst.r_TX_Byte[0]
.sym 50304 spiMasterCS.SPI_Master_Inst.r_TX_Bit_Count[0]
.sym 50305 $false
.sym 50308 spiMasterCS.SPI_Master_Inst.r_TX_Byte[5]
.sym 50309 spiMasterCS.SPI_Master_Inst.r_TX_Byte[4]
.sym 50310 spiMasterCS.SPI_Master_Inst.r_TX_Bit_Count[0]
.sym 50311 $false
.sym 50314 $abc$41427$n44
.sym 50315 $false
.sym 50316 $false
.sym 50317 $false
.sym 50320 r_temp_tx[4]
.sym 50321 $false
.sym 50322 $false
.sym 50323 $false
.sym 50324 r_spi_master_tx_dv
.sym 50325 blink_simple_LED2.i_clk$2
.sym 50326 $abc$41427$n884$2
.sym 50327 $abc$41427$n5208_1
.sym 50328 $abc$41427$n5194_1
.sym 50329 $abc$41427$n2991_1
.sym 50330 $abc$41427$n2990
.sym 50331 $abc$41427$n2989_1
.sym 50332 r_adc_master_tx_buffer_2[120][2]
.sym 50333 r_adc_master_tx_buffer_2[120][1]
.sym 50334 r_adc_master_tx_buffer_2[120][5]
.sym 50401 r_adc_master_tx_buffer_1[28][7]
.sym 50402 r_adc_master_tx_buffer_1[29][7]
.sym 50403 r_spi_master_tx_counter[1]
.sym 50404 r_spi_master_tx_counter[0]
.sym 50413 $abc$41427$n2759
.sym 50414 $abc$41427$n4489_1
.sym 50415 $abc$41427$n4481_1
.sym 50416 r_spi_master_tx_counter[6]
.sym 50419 $abc$41427$n4404_1
.sym 50420 $abc$41427$n4405_1
.sym 50421 r_spi_master_tx_counter[1]
.sym 50422 r_spi_master_tx_counter[3]
.sym 50425 r_adc_master_tx_buffer_1[30][6]
.sym 50426 r_adc_master_tx_buffer_1[31][6]
.sym 50427 r_spi_master_tx_counter[0]
.sym 50428 r_spi_master_tx_counter[1]
.sym 50431 r_adc_master_rx_buffer_1[31]
.sym 50432 $false
.sym 50433 $false
.sym 50434 $false
.sym 50437 r_adc_master_rx_buffer_1[6]
.sym 50438 $false
.sym 50439 $false
.sym 50440 $false
.sym 50447 $abc$41427$n5491
.sym 50448 blink_simple_LED2.i_clk$2
.sym 50449 $false
.sym 50450 $abc$41427$n4186_1
.sym 50451 $abc$41427$n4982_1
.sym 50452 $abc$41427$n4966_1
.sym 50453 $abc$41427$n4975_1
.sym 50454 r_adc_master_tx_buffer_1[42][5]
.sym 50455 r_adc_master_tx_buffer_1[41][1]
.sym 50456 r_adc_master_tx_buffer_1[43][5]
.sym 50530 r_adc_master_tx_buffer_1[8][5]
.sym 50531 r_adc_master_tx_buffer_1[9][5]
.sym 50532 r_spi_master_tx_counter[1]
.sym 50533 r_spi_master_tx_counter[0]
.sym 50542 $abc$41427$n2721
.sym 50543 $abc$41427$n4991_1
.sym 50544 $abc$41427$n2926
.sym 50545 $abc$41427$n2759
.sym 50554 $abc$41427$n2935
.sym 50555 $abc$41427$n2934
.sym 50556 $abc$41427$n2717
.sym 50557 $false
.sym 50560 r_spi_master_tx_counter[3]
.sym 50561 $abc$41427$n2930
.sym 50562 $abc$41427$n2927
.sym 50563 $abc$41427$n2933
.sym 50566 r_adc_master_rx_buffer_1[21]
.sym 50567 $false
.sym 50568 $false
.sym 50569 $false
.sym 50570 $abc$41427$n5479
.sym 50571 blink_simple_LED2.i_clk$2
.sym 50572 $false
.sym 50575 $abc$41427$n5029_1
.sym 50576 $abc$41427$n2691
.sym 50577 $abc$41427$n4665_1
.sym 50580 r_adc_master_tx_buffer_1[114][2]
.sym 50647 r_adc_master_tx_buffer_1[17][7]
.sym 50648 r_adc_master_tx_buffer_1[21][7]
.sym 50649 r_spi_master_tx_counter[2]
.sym 50650 r_spi_master_tx_counter[0]
.sym 50653 r_adc_master_tx_buffer_1[32][3]
.sym 50654 r_adc_master_tx_buffer_1[33][3]
.sym 50655 r_spi_master_tx_counter[0]
.sym 50656 $false
.sym 50671 $abc$41427$n2929
.sym 50672 $abc$41427$n2928
.sym 50673 r_spi_master_tx_counter[1]
.sym 50674 r_spi_master_tx_counter[2]
.sym 50677 r_adc_master_tx_buffer_1[36][3]
.sym 50678 r_adc_master_tx_buffer_1[37][3]
.sym 50679 r_spi_master_tx_counter[0]
.sym 50680 $false
.sym 50689 r_adc_master_rx_buffer_1[27]
.sym 50690 $false
.sym 50691 $false
.sym 50692 $false
.sym 50693 $abc$41427$n5496
.sym 50694 blink_simple_LED2.i_clk$2
.sym 50695 $false
.sym 50697 $abc$41427$n4981_1
.sym 50698 $abc$41427$n2897
.sym 50700 $abc$41427$n2896
.sym 50701 $abc$41427$n5198
.sym 50702 r_adc_master_tx_buffer_1[53][5]
.sym 50703 r_adc_master_tx_buffer_1[53][3]
.sym 50770 r_adc_master_tx_buffer_1[28][1]
.sym 50771 r_adc_master_tx_buffer_1[29][1]
.sym 50772 r_spi_master_tx_counter[1]
.sym 50773 r_spi_master_tx_counter[0]
.sym 50776 r_adc_master_rx_buffer_1[0]
.sym 50777 $false
.sym 50778 $false
.sym 50779 $false
.sym 50782 r_adc_master_rx_buffer_1[5]
.sym 50783 $false
.sym 50784 $false
.sym 50785 $false
.sym 50788 r_adc_master_rx_buffer_1[29]
.sym 50789 $false
.sym 50790 $false
.sym 50791 $false
.sym 50794 r_adc_master_rx_buffer_1[10]
.sym 50795 $false
.sym 50796 $false
.sym 50797 $false
.sym 50800 r_adc_master_rx_buffer_1[25]
.sym 50801 $false
.sym 50802 $false
.sym 50803 $false
.sym 50806 r_adc_master_rx_buffer_1[17]
.sym 50807 $false
.sym 50808 $false
.sym 50809 $false
.sym 50812 r_adc_master_rx_buffer_1[14]
.sym 50813 $false
.sym 50814 $false
.sym 50815 $false
.sym 50816 $abc$41427$n5491
.sym 50817 blink_simple_LED2.i_clk$2
.sym 50818 $false
.sym 50819 $abc$41427$n5569
.sym 50820 $abc$41427$n5515
.sym 50821 $abc$41427$n5509
.sym 50822 $abc$41427$n5573
.sym 50824 $abc$41427$n4718_1
.sym 50825 $abc$41427$n5565
.sym 50826 PIN_17$2
.sym 50893 $abc$41427$n4250_1
.sym 50894 $abc$41427$n4251_1
.sym 50895 $abc$41427$n2721
.sym 50896 r_spi_master_tx_counter[4]
.sym 50899 $abc$41427$n4705_1
.sym 50900 $abc$41427$n4706_1
.sym 50901 r_adc_master_rx_reading_counter[1]
.sym 50902 r_adc_master_rx_reading_counter[2]
.sym 50905 r_adc_master_rx_reading_counter[0]
.sym 50906 $abc$41427$n4707_1
.sym 50907 $abc$41427$n4710_1
.sym 50908 $abc$41427$n4705_1
.sym 50911 r_adc_master_tx_buffer_2[24][6]
.sym 50912 r_adc_master_tx_buffer_2[25][6]
.sym 50913 r_spi_master_tx_counter[1]
.sym 50914 r_spi_master_tx_counter[0]
.sym 50917 r_adc_master_rx_reading_counter[1]
.sym 50918 r_adc_master_rx_reading_counter[2]
.sym 50919 $false
.sym 50920 $false
.sym 50923 r_adc_master_rx_reading_counter[0]
.sym 50924 $abc$41427$n3144
.sym 50925 $abc$41427$n4726_1
.sym 50926 $abc$41427$n4705_1
.sym 50929 r_adc_master_rx_buffer_1[0]
.sym 50930 $false
.sym 50931 $false
.sym 50932 $false
.sym 50939 $abc$41427$n5633$2
.sym 50940 blink_simple_LED2.i_clk$2
.sym 50941 $false
.sym 50942 $abc$41427$n5579
.sym 50943 $abc$41427$n2725
.sym 50944 $abc$41427$n3121_1
.sym 50945 $abc$41427$n2726
.sym 50946 $abc$41427$n3017
.sym 50947 $abc$41427$n2733
.sym 50948 r_adc_master_tx_buffer_1[106][3]
.sym 50949 r_adc_master_tx_buffer_1[106][7]
.sym 51016 r_adc_master_rx_reading_counter[2]
.sym 51017 r_adc_master_rx_reading_counter[1]
.sym 51018 $false
.sym 51019 $false
.sym 51022 r_adc_master_tx_buffer_2[67][3]
.sym 51023 r_adc_master_tx_buffer_2[71][3]
.sym 51024 r_spi_master_tx_counter[0]
.sym 51025 r_spi_master_tx_counter[2]
.sym 51028 r_adc_master_tx_buffer_2[48][2]
.sym 51029 r_adc_master_tx_buffer_2[49][2]
.sym 51030 r_spi_master_tx_counter[0]
.sym 51031 $false
.sym 51040 r_adc_master_tx_buffer_1[40][3]
.sym 51041 r_adc_master_tx_buffer_1[42][3]
.sym 51042 r_spi_master_tx_counter[0]
.sym 51043 $abc$41427$n4990_1
.sym 51046 r_adc_master_tx_buffer_1[58][7]
.sym 51047 r_adc_master_tx_buffer_1[59][7]
.sym 51048 r_spi_master_tx_counter[0]
.sym 51049 r_spi_master_tx_counter[1]
.sym 51052 r_adc_master_rx_buffer_1[18]
.sym 51053 $false
.sym 51054 $false
.sym 51055 $false
.sym 51058 r_adc_master_rx_buffer_1[26]
.sym 51059 $false
.sym 51060 $false
.sym 51061 $false
.sym 51062 $abc$41427$n5570
.sym 51063 blink_simple_LED2.i_clk$2
.sym 51064 $false
.sym 51065 $abc$41427$n5536
.sym 51066 $abc$41427$n5581
.sym 51067 $abc$41427$n3698
.sym 51068 r_adc_master_tx_buffer_2[34][7]
.sym 51069 r_adc_master_tx_buffer_2[33][2]
.sym 51070 r_adc_master_tx_buffer_2[32][1]
.sym 51071 r_adc_master_tx_buffer_2[33][4]
.sym 51145 r_spi_master_tx_counter[3]
.sym 51146 $abc$41427$n2914
.sym 51147 $abc$41427$n2911
.sym 51148 $abc$41427$n2917
.sym 51151 $abc$41427$n2913
.sym 51152 $abc$41427$n2912
.sym 51153 r_spi_master_tx_counter[1]
.sym 51154 r_spi_master_tx_counter[0]
.sym 51157 $abc$41427$n2920
.sym 51158 $abc$41427$n2910
.sym 51159 $abc$41427$n2759
.sym 51160 $0\r_adc_master_tx_buffer_selector[0:0]
.sym 51163 r_adc_master_tx_buffer_2[33][2]
.sym 51164 r_adc_master_tx_buffer_2[37][2]
.sym 51165 r_spi_master_tx_counter[2]
.sym 51166 $false
.sym 51175 r_adc_master_rx_reading_counter[0]
.sym 51176 $abc$41427$n4710_1
.sym 51177 $abc$41427$n4716_1
.sym 51178 $abc$41427$n4705_1
.sym 51181 r_adc_master_rx_buffer_1[27]
.sym 51182 $false
.sym 51183 $false
.sym 51184 $false
.sym 51185 $abc$41427$n5501
.sym 51186 blink_simple_LED2.i_clk$2
.sym 51187 $false
.sym 51188 $abc$41427$n3122
.sym 51189 $abc$41427$n3955
.sym 51190 $abc$41427$n3954
.sym 51191 $abc$41427$n4305_1
.sym 51192 $abc$41427$n5126_1
.sym 51193 $abc$41427$n4304_1
.sym 51195 r_adc_master_tx_buffer_2[78][2]
.sym 51262 $abc$41427$n3162
.sym 51263 spiMasterADC.r_SM_CS[0]
.sym 51264 $false
.sym 51265 $false
.sym 51268 $abc$41427$n4307_1
.sym 51269 $abc$41427$n4304_1
.sym 51270 $abc$41427$n4310_1
.sym 51271 $abc$41427$n4313_1
.sym 51274 $abc$41427$n4315_1
.sym 51275 $abc$41427$n4314_1
.sym 51276 $abc$41427$n2717
.sym 51277 $false
.sym 51280 spiMasterADC.SPI_Master_Inst.o_TX_Ready
.sym 51281 $abc$41427$n222
.sym 51282 spiMasterADC.r_SM_CS[2]
.sym 51283 $false
.sym 51286 $abc$41427$n222
.sym 51287 spiMasterADC.r_SM_CS[2]
.sym 51288 spiMasterADC.SPI_Master_Inst.o_TX_Ready
.sym 51289 $false
.sym 51298 spiMasterADC.r_CS_n
.sym 51299 r_spi_master_adc_tx_dv
.sym 51300 $false
.sym 51301 $false
.sym 51304 r_adc_master_rx_buffer_1[7]
.sym 51305 $false
.sym 51306 $false
.sym 51307 $false
.sym 51308 $abc$41427$n5513
.sym 51309 blink_simple_LED2.i_clk$2
.sym 51310 $false
.sym 51311 $abc$41427$n3651
.sym 51314 $abc$41427$n5296
.sym 51315 $abc$41427$n3652
.sym 51316 $abc$41427$n3415
.sym 51317 r_adc_master_tx_buffer_2[77][0]
.sym 51391 $abc$41427$n456
.sym 51392 $abc$41427$n3236
.sym 51393 spiMasterADC.r_CS_n
.sym 51394 $abc$41427$n3165
.sym 51397 spiMasterADC.r_SM_CS[1]
.sym 51398 spiMasterADC.r_SM_CS[2]
.sym 51399 $false
.sym 51400 $false
.sym 51403 $abc$41427$n456
.sym 51404 spiMasterADC.r_SM_CS[0]
.sym 51405 $abc$41427$n4671_1
.sym 51406 $false
.sym 51409 $abc$41427$n3162
.sym 51410 spiMasterADC.r_SM_CS[0]
.sym 51411 $abc$41427$n3163
.sym 51412 $false
.sym 51421 spiMasterADC.r_CS_Inactive_Count[0]
.sym 51422 spiMasterADC.r_CS_Inactive_Count[1]
.sym 51423 spiMasterADC.r_SM_CS[1]
.sym 51424 $abc$41427$n3236
.sym 51427 spiMasterADC.r_CS_Inactive_Count[0]
.sym 51428 spiMasterADC.r_CS_Inactive_Count[1]
.sym 51429 spiMasterADC.r_SM_CS[1]
.sym 51430 $abc$41427$n3165
.sym 51431 $true
.sym 51432 blink_simple_LED2.i_clk$2
.sym 51433 $abc$41427$n886$2
.sym 51436 $abc$41427$n3479
.sym 51437 r_adc_master_tx_buffer_1[43][7]
.sym 51438 r_adc_master_tx_buffer_1[43][0]
.sym 51439 r_adc_master_tx_buffer_1[43][3]
.sym 51440 r_adc_master_tx_buffer_1[42][2]
.sym 51514 r_adc_master_tx_buffer_1[41][3]
.sym 51515 r_adc_master_tx_buffer_1[43][3]
.sym 51516 r_spi_master_tx_counter[0]
.sym 51517 r_spi_master_tx_counter[1]
.sym 51520 $abc$41427$n2922
.sym 51521 $abc$41427$n2921
.sym 51522 $abc$41427$n2721
.sym 51523 $false
.sym 51526 $false
.sym 51527 spiMasterCS.SPI_Master_Inst.r_SPI_Clk_Edges[0]
.sym 51528 $false
.sym 51529 $false
.sym 51532 r_adc_master_tx_buffer_2[42][2]
.sym 51533 r_adc_master_tx_buffer_2[43][2]
.sym 51534 r_spi_master_tx_counter[0]
.sym 51535 r_spi_master_tx_counter[1]
.sym 51538 r_spi_master_tx_dv
.sym 51539 $abc$41427$n3114
.sym 51540 $false
.sym 51541 $false
.sym 51544 r_spi_master_tx_dv
.sym 51545 $abc$41427$n3116
.sym 51546 $false
.sym 51547 $false
.sym 51550 r_spi_master_tx_dv
.sym 51551 $abc$41427$n3110
.sym 51552 $false
.sym 51553 $false
.sym 51554 $abc$41427$n675
.sym 51555 blink_simple_LED2.i_clk$2
.sym 51556 $abc$41427$n884$2
.sym 51557 $abc$41427$n4951_1
.sym 51559 r_adc_master_tx_buffer_1[87][6]
.sym 51560 r_adc_master_tx_buffer_1[86][2]
.sym 51561 r_adc_master_tx_buffer_1[85][4]
.sym 51562 r_adc_master_tx_buffer_1[87][2]
.sym 51631 $abc$41427$n4309_1
.sym 51632 $abc$41427$n4308_1
.sym 51633 r_spi_master_tx_counter[1]
.sym 51634 r_spi_master_tx_counter[3]
.sym 51637 r_adc_master_tx_buffer_1[83][6]
.sym 51638 r_adc_master_tx_buffer_1[87][6]
.sym 51639 r_spi_master_tx_counter[2]
.sym 51640 r_spi_master_tx_counter[0]
.sym 51643 r_adc_master_rx_buffer_1[2]
.sym 51644 $false
.sym 51645 $false
.sym 51646 $false
.sym 51655 r_adc_master_rx_buffer_1[6]
.sym 51656 $false
.sym 51657 $false
.sym 51658 $false
.sym 51677 $abc$41427$n5529
.sym 51678 blink_simple_LED2.i_clk$2
.sym 51679 $false
.sym 51680 r_adc_master_tx_buffer_2[68][1]
.sym 51686 r_adc_master_tx_buffer_2[69][2]
.sym 51754 r_adc_master_tx_buffer_2[70][7]
.sym 51755 r_adc_master_tx_buffer_2[71][7]
.sym 51756 r_spi_master_tx_counter[0]
.sym 51757 $false
.sym 51760 r_adc_master_rx_buffer_1[3]
.sym 51761 $false
.sym 51762 $false
.sym 51763 $false
.sym 51766 r_adc_master_rx_buffer_1[7]
.sym 51767 $false
.sym 51768 $false
.sym 51769 $false
.sym 51772 r_adc_master_rx_buffer_1[31]
.sym 51773 $false
.sym 51774 $false
.sym 51775 $false
.sym 51784 r_adc_master_rx_buffer_1[15]
.sym 51785 $false
.sym 51786 $false
.sym 51787 $false
.sym 51800 $abc$41427$n5575
.sym 51801 blink_simple_LED2.i_clk$2
.sym 51802 $false
.sym 51806 $abc$41427$n5125_1
.sym 51810 r_adc_master_tx_buffer_2[64][4]
.sym 51883 r_adc_master_rx_buffer_1[28]
.sym 51884 $false
.sym 51885 $false
.sym 51886 $false
.sym 51907 r_adc_master_rx_buffer_1[22]
.sym 51908 $false
.sym 51909 $false
.sym 51910 $false
.sym 51919 r_adc_master_rx_buffer_1[12]
.sym 51920 $false
.sym 51921 $false
.sym 51922 $false
.sym 51923 $abc$41427$n5578
.sym 51924 blink_simple_LED2.i_clk$2
.sym 51925 $false
.sym 51926 $abc$41427$n4965_1
.sym 51929 r_adc_master_tx_buffer_1[92][3]
.sym 51932 r_adc_master_tx_buffer_1[95][3]
.sym 51933 r_adc_master_tx_buffer_1[94][4]
.sym 52000 r_adc_master_tx_buffer_2[108][3]
.sym 52001 r_adc_master_tx_buffer_2[109][3]
.sym 52002 r_spi_master_tx_counter[1]
.sym 52003 r_spi_master_tx_counter[0]
.sym 52018 r_adc_master_tx_buffer_2[8][1]
.sym 52019 r_adc_master_tx_buffer_2[9][1]
.sym 52020 r_spi_master_tx_counter[1]
.sym 52021 r_spi_master_tx_counter[0]
.sym 52024 r_adc_master_rx_buffer_1[17]
.sym 52025 $false
.sym 52026 $false
.sym 52027 $false
.sym 52042 r_adc_master_rx_buffer_1[25]
.sym 52043 $false
.sym 52044 $false
.sym 52045 $false
.sym 52046 $abc$41427$n5558
.sym 52047 blink_simple_LED2.i_clk$2
.sym 52048 $false
.sym 52050 $abc$41427$n2919
.sym 52052 $abc$41427$n2917
.sym 52054 r_adc_master_tx_buffer_1[60][2]
.sym 52055 r_adc_master_tx_buffer_1[62][0]
.sym 52123 r_adc_master_tx_buffer_1[41][2]
.sym 52124 r_adc_master_tx_buffer_1[43][2]
.sym 52125 r_spi_master_tx_counter[0]
.sym 52126 r_spi_master_tx_counter[1]
.sym 52129 r_adc_master_tx_buffer_2[104][3]
.sym 52130 r_adc_master_tx_buffer_2[106][3]
.sym 52131 r_spi_master_tx_counter[0]
.sym 52132 $abc$41427$n5009_1
.sym 52141 r_adc_master_rx_buffer_1[18]
.sym 52142 $false
.sym 52143 $false
.sym 52144 $false
.sym 52147 r_adc_master_rx_buffer_1[26]
.sym 52148 $false
.sym 52149 $false
.sym 52150 $false
.sym 52153 r_adc_master_rx_buffer_1[19]
.sym 52154 $false
.sym 52155 $false
.sym 52156 $false
.sym 52159 r_adc_master_rx_buffer_1[8]
.sym 52160 $false
.sym 52161 $false
.sym 52162 $false
.sym 52165 r_adc_master_rx_buffer_1[2]
.sym 52166 $false
.sym 52167 $false
.sym 52168 $false
.sym 52169 $abc$41427$n5501
.sym 52170 blink_simple_LED2.i_clk$2
.sym 52171 $false
.sym 52172 r_adc_master_tx_buffer_1[45][5]
.sym 52369 CLK$2
.sym 52396 $abc$41427$n3917
.sym 52401 r_adc_master_tx_buffer_1[108][5]
.sym 52470 r_adc_master_tx_buffer_2[48][3]
.sym 52471 r_adc_master_tx_buffer_2[49][3]
.sym 52472 r_spi_master_tx_counter[0]
.sym 52473 $false
.sym 52488 r_adc_master_rx_buffer_1[27]
.sym 52489 $false
.sym 52490 $false
.sym 52491 $false
.sym 52494 r_adc_master_rx_buffer_1[4]
.sym 52495 $false
.sym 52496 $false
.sym 52497 $false
.sym 52500 r_adc_master_rx_buffer_1[19]
.sym 52501 $false
.sym 52502 $false
.sym 52503 $false
.sym 52512 r_adc_master_rx_buffer_1[22]
.sym 52513 $false
.sym 52514 $false
.sym 52515 $false
.sym 52516 $abc$41427$n5570
.sym 52517 blink_simple_LED2.i_clk$2
.sym 52518 $false
.sym 52524 $abc$41427$n4298_1
.sym 52526 r_adc_master_tx_buffer_1[119][2]
.sym 52529 r_adc_master_tx_buffer_1[116][4]
.sym 52530 r_adc_master_tx_buffer_1[116][6]
.sym 52633 r_adc_master_tx_buffer_2[114][5]
.sym 52634 r_adc_master_tx_buffer_2[118][5]
.sym 52635 r_spi_master_tx_counter[0]
.sym 52636 $abc$41427$n5282
.sym 52651 r_adc_master_rx_buffer_1[13]
.sym 52652 $false
.sym 52653 $false
.sym 52654 $false
.sym 52657 r_adc_master_rx_buffer_1[17]
.sym 52658 $false
.sym 52659 $false
.sym 52660 $false
.sym 52675 r_adc_master_rx_buffer_1[10]
.sym 52676 $false
.sym 52677 $false
.sym 52678 $false
.sym 52679 $abc$41427$n5586
.sym 52680 blink_simple_LED2.i_clk$2
.sym 52681 $false
.sym 52683 $abc$41427$n5133_1
.sym 52684 r_adc_master_tx_buffer_2[38][5]
.sym 52686 r_adc_master_tx_buffer_2[36][5]
.sym 52689 r_adc_master_tx_buffer_2[36][7]
.sym 52774 r_adc_master_tx_buffer_2[113][1]
.sym 52775 r_adc_master_tx_buffer_2[117][1]
.sym 52776 r_spi_master_tx_counter[1]
.sym 52777 r_spi_master_tx_counter[2]
.sym 52786 r_adc_master_rx_buffer_1[27]
.sym 52787 $false
.sym 52788 $false
.sym 52789 $false
.sym 52798 r_adc_master_rx_buffer_1[15]
.sym 52799 $false
.sym 52800 $false
.sym 52801 $false
.sym 52802 $abc$41427$n5526
.sym 52803 blink_simple_LED2.i_clk$2
.sym 52804 $false
.sym 52805 $abc$41427$n4296_1
.sym 52806 $abc$41427$n3731
.sym 52807 $abc$41427$n4297_1
.sym 52808 $abc$41427$n5080_1
.sym 52809 $abc$41427$n3730
.sym 52810 r_adc_master_tx_buffer_2[112][1]
.sym 52811 r_adc_master_tx_buffer_2[113][6]
.sym 52812 r_adc_master_tx_buffer_2[114][1]
.sym 52879 r_adc_master_tx_buffer_2[113][6]
.sym 52880 r_adc_master_tx_buffer_2[117][6]
.sym 52881 r_spi_master_tx_counter[1]
.sym 52882 r_spi_master_tx_counter[2]
.sym 52885 r_adc_master_rx_buffer_1[4]
.sym 52886 $false
.sym 52887 $false
.sym 52888 $false
.sym 52891 r_adc_master_rx_buffer_1[13]
.sym 52892 $false
.sym 52893 $false
.sym 52894 $false
.sym 52897 r_adc_master_rx_buffer_1[14]
.sym 52898 $false
.sym 52899 $false
.sym 52900 $false
.sym 52909 r_adc_master_rx_buffer_1[31]
.sym 52910 $false
.sym 52911 $false
.sym 52912 $false
.sym 52921 r_adc_master_rx_buffer_1[15]
.sym 52922 $false
.sym 52923 $false
.sym 52924 $false
.sym 52925 $abc$41427$n5552
.sym 52926 blink_simple_LED2.i_clk$2
.sym 52927 $false
.sym 52928 $abc$41427$n3972
.sym 52929 $abc$41427$n3016
.sym 52930 $abc$41427$n3973
.sym 52931 $abc$41427$n5191_1
.sym 52932 $abc$41427$n3968
.sym 52933 $abc$41427$n4506_1
.sym 52934 r_adc_master_tx_buffer_1[107][5]
.sym 52935 r_adc_master_tx_buffer_1[105][3]
.sym 53002 $abc$41427$n3878
.sym 53003 $abc$41427$n3879
.sym 53004 r_adc_master_tx_buffer_2[120][4]
.sym 53005 r_spi_master_tx_counter[3]
.sym 53008 spiMasterADC.SPI_Master_Inst.r_TX_Bit_Count[0]
.sym 53009 spiMasterADC.SPI_Master_Inst.r_Trailing_Edge
.sym 53010 spiMasterADC.SPI_Master_Inst.o_TX_Ready
.sym 53011 spiMasterADC.SPI_Master_Inst.r_TX_DV
.sym 53032 $abc$41427$n3963
.sym 53033 $abc$41427$n3962
.sym 53034 $abc$41427$n2717
.sym 53035 $false
.sym 53044 spiMasterADC.SPI_Master_Inst.o_TX_Ready
.sym 53045 spiMasterADC.SPI_Master_Inst.r_TX_DV
.sym 53046 spiMasterADC.SPI_Master_Inst.r_TX_Bit_Count[1]
.sym 53047 $false
.sym 53048 $abc$41427$n626
.sym 53049 blink_simple_LED2.i_clk$2
.sym 53050 $abc$41427$n886$2
.sym 53051 $abc$41427$n5112_1
.sym 53052 $abc$41427$n5081_1
.sym 53053 $abc$41427$n3880
.sym 53054 $abc$41427$n4637_1
.sym 53055 $abc$41427$n5079_1
.sym 53056 r_adc_master_tx_buffer_2[61][3]
.sym 53057 r_adc_master_tx_buffer_2[62][3]
.sym 53131 r_adc_master_tx_buffer_2[17][7]
.sym 53132 r_adc_master_tx_buffer_2[21][7]
.sym 53133 r_spi_master_tx_counter[0]
.sym 53134 r_spi_master_tx_counter[2]
.sym 53137 spiMasterADC.SPI_Master_Inst.o_TX_Ready
.sym 53138 spiMasterADC.SPI_Master_Inst.r_TX_DV
.sym 53139 spiMasterADC.SPI_Master_Inst.r_Trailing_Edge
.sym 53140 $false
.sym 53143 r_adc_master_tx_buffer_2[62][4]
.sym 53144 r_adc_master_tx_buffer_2[63][4]
.sym 53145 r_spi_master_tx_counter[0]
.sym 53146 r_spi_master_tx_counter[1]
.sym 53149 r_adc_master_rx_buffer_1[12]
.sym 53150 $false
.sym 53151 $false
.sym 53152 $false
.sym 53167 r_adc_master_rx_buffer_1[4]
.sym 53168 $false
.sym 53169 $false
.sym 53170 $false
.sym 53171 $abc$41427$n5573
.sym 53172 blink_simple_LED2.i_clk$2
.sym 53173 $false
.sym 53174 $abc$41427$n3183
.sym 53175 $abc$41427$n3181
.sym 53176 $abc$41427$n3186
.sym 53177 r_spi_master_adc_tx_data[30]
.sym 53178 r_spi_master_adc_tx_data[13]
.sym 53179 r_spi_master_adc_tx_data[7]
.sym 53180 $abc$41427$n20
.sym 53181 r_spi_master_adc_tx_data[11]
.sym 53248 $abc$41427$n57
.sym 53249 r_spi_master_adc_tx_counter[0]
.sym 53250 r_spi_master_adc_tx_counter[1]
.sym 53251 $false
.sym 53254 r_adc_master_tx_buffer_1[112][7]
.sym 53255 r_adc_master_tx_buffer_1[116][7]
.sym 53256 r_spi_master_tx_counter[2]
.sym 53257 $false
.sym 53260 $abc$41427$n57
.sym 53261 r_spi_master_adc_tx_counter[0]
.sym 53262 r_spi_master_adc_tx_counter[1]
.sym 53263 $false
.sym 53278 $abc$41427$n57
.sym 53279 r_spi_master_adc_tx_counter[1]
.sym 53280 r_spi_master_adc_tx_counter[0]
.sym 53281 $false
.sym 53284 $abc$41427$n57
.sym 53285 r_spi_master_adc_tx_counter[0]
.sym 53286 r_spi_master_adc_tx_counter[1]
.sym 53287 $false
.sym 53290 $abc$41427$n2834
.sym 53291 $false
.sym 53292 $false
.sym 53293 $false
.sym 53294 $true
.sym 53295 blink_simple_LED2.i_clk$2
.sym 53296 $abc$41427$n886$2
.sym 53297 $abc$41427$n3195
.sym 53298 r_temp_adc_tx[7]
.sym 53299 r_temp_adc_tx[5]
.sym 53300 r_temp_adc_tx[0]
.sym 53301 r_temp_adc_tx[1]
.sym 53302 r_temp_adc_tx[6]
.sym 53303 r_temp_adc_tx[4]
.sym 53371 r_adc_master_tx_buffer_1[46][0]
.sym 53372 r_adc_master_tx_buffer_1[47][0]
.sym 53373 r_spi_master_tx_counter[0]
.sym 53374 r_spi_master_tx_counter[1]
.sym 53377 $abc$41427$n30
.sym 53378 $abc$41427$n2700
.sym 53379 $abc$41427$n2699
.sym 53380 r_spi_master_adc_tx_data[8]
.sym 53383 r_adc_master_rx_buffer_1[8]
.sym 53384 $false
.sym 53385 $false
.sym 53386 $false
.sym 53395 r_adc_master_rx_buffer_1[18]
.sym 53396 $false
.sym 53397 $false
.sym 53398 $false
.sym 53401 r_adc_master_rx_buffer_1[20]
.sym 53402 $false
.sym 53403 $false
.sym 53404 $false
.sym 53407 r_adc_master_rx_buffer_1[19]
.sym 53408 $false
.sym 53409 $false
.sym 53410 $false
.sym 53413 r_adc_master_rx_buffer_1[24]
.sym 53414 $false
.sym 53415 $false
.sym 53416 $false
.sym 53417 $abc$41427$n5503
.sym 53418 blink_simple_LED2.i_clk$2
.sym 53419 $false
.sym 53420 $abc$41427$n3193
.sym 53421 $abc$41427$n4505_1
.sym 53422 $abc$41427$n3192
.sym 53423 $0\r_spi_master_adc_tx_data[31:0][31]
.sym 53425 $abc$41427$n5152_1
.sym 53426 $abc$41427$n4507_1
.sym 53427 $abc$41427$n24
.sym 53494 r_adc_master_tx_buffer_2[19][0]
.sym 53495 r_adc_master_tx_buffer_2[23][0]
.sym 53496 r_spi_master_tx_counter[2]
.sym 53497 r_spi_master_tx_counter[0]
.sym 53500 r_adc_master_rx_buffer_1[17]
.sym 53501 $false
.sym 53502 $false
.sym 53503 $false
.sym 53506 r_adc_master_rx_buffer_1[15]
.sym 53507 $false
.sym 53508 $false
.sym 53509 $false
.sym 53512 r_adc_master_rx_buffer_1[23]
.sym 53513 $false
.sym 53514 $false
.sym 53515 $false
.sym 53518 r_adc_master_rx_buffer_1[29]
.sym 53519 $false
.sym 53520 $false
.sym 53521 $false
.sym 53536 r_adc_master_rx_buffer_1[0]
.sym 53537 $false
.sym 53538 $false
.sym 53539 $false
.sym 53540 $abc$41427$n5563
.sym 53541 blink_simple_LED2.i_clk$2
.sym 53542 $false
.sym 53543 $abc$41427$n581
.sym 53544 $abc$41427$n4789_1
.sym 53545 $abc$41427$n579
.sym 53548 $abc$41427$n4985_1
.sym 53549 r_spi_master_adc_tx_dv
.sym 53617 r_adc_master_tx_buffer_2[16][2]
.sym 53618 r_adc_master_tx_buffer_2[20][2]
.sym 53619 r_spi_master_tx_counter[0]
.sym 53620 $abc$41427$n4983_1
.sym 53629 r_adc_master_tx_buffer_1[44][0]
.sym 53630 r_adc_master_tx_buffer_1[45][0]
.sym 53631 r_spi_master_tx_counter[1]
.sym 53632 r_spi_master_tx_counter[0]
.sym 53641 $abc$41427$n3477
.sym 53642 $abc$41427$n3476
.sym 53643 $abc$41427$n2717
.sym 53644 $false
.sym 53647 r_adc_master_rx_buffer_1[26]
.sym 53648 $false
.sym 53649 $false
.sym 53650 $false
.sym 53663 $abc$41427$n5561
.sym 53664 blink_simple_LED2.i_clk$2
.sym 53665 $false
.sym 53667 $abc$41427$n5280
.sym 53668 $abc$41427$n3114_1
.sym 53669 $abc$41427$n3115_1
.sym 53670 $abc$41427$n3012
.sym 53671 $abc$41427$n3014
.sym 53672 r_adc_master_tx_buffer_1[110][3]
.sym 53740 $abc$41427$n4194_1
.sym 53741 $abc$41427$n4195_1
.sym 53742 $abc$41427$n5190_1
.sym 53743 r_spi_master_tx_counter[0]
.sym 53746 r_adc_master_tx_buffer_2[40][7]
.sym 53747 r_adc_master_tx_buffer_2[41][7]
.sym 53748 r_spi_master_tx_counter[1]
.sym 53749 r_spi_master_tx_counter[0]
.sym 53752 $abc$41427$n32
.sym 53753 $abc$41427$n2700
.sym 53754 $abc$41427$n2701
.sym 53755 r_spi_master_adc_tx_data[5]
.sym 53764 r_adc_master_tx_buffer_2[42][7]
.sym 53765 r_adc_master_tx_buffer_2[43][7]
.sym 53766 r_spi_master_tx_counter[0]
.sym 53767 r_spi_master_tx_counter[1]
.sym 53770 r_adc_master_tx_buffer_1[62][0]
.sym 53771 r_adc_master_tx_buffer_1[63][0]
.sym 53772 r_spi_master_tx_counter[0]
.sym 53773 r_spi_master_tx_counter[1]
.sym 53776 $abc$41427$n4515_1
.sym 53777 $abc$41427$n4516_1
.sym 53778 $abc$41427$n2721
.sym 53779 $abc$41427$n2759
.sym 53782 r_adc_master_rx_buffer_1[15]
.sym 53783 $false
.sym 53784 $false
.sym 53785 $false
.sym 53786 $abc$41427$n5568
.sym 53787 blink_simple_LED2.i_clk$2
.sym 53788 $false
.sym 53789 $abc$41427$n3015
.sym 53790 $abc$41427$n3006
.sym 53791 $abc$41427$n3005
.sym 53792 $abc$41427$n4987_1
.sym 53793 $abc$41427$n3909
.sym 53794 $abc$41427$n3009
.sym 53795 r_adc_master_tx_buffer_2[66][5]
.sym 53796 r_adc_master_tx_buffer_2[67][4]
.sym 53863 $abc$41427$n2744
.sym 53864 $abc$41427$n5231
.sym 53865 r_spi_master_tx_counter[6]
.sym 53866 $false
.sym 53875 r_adc_master_tx_buffer_2[120][6]
.sym 53876 $abc$41427$n4190_1
.sym 53877 r_spi_master_tx_counter[3]
.sym 53878 r_spi_master_tx_counter[4]
.sym 53881 r_adc_master_rx_buffer_1[27]
.sym 53882 $false
.sym 53883 $false
.sym 53884 $false
.sym 53887 r_adc_master_rx_buffer_1[28]
.sym 53888 $false
.sym 53889 $false
.sym 53890 $false
.sym 53893 r_adc_master_rx_buffer_1[31]
.sym 53894 $false
.sym 53895 $false
.sym 53896 $false
.sym 53899 r_adc_master_rx_buffer_1[30]
.sym 53900 $false
.sym 53901 $false
.sym 53902 $false
.sym 53909 $abc$41427$n5588
.sym 53910 blink_simple_LED2.i_clk$2
.sym 53911 $false
.sym 53913 $abc$41427$n2992
.sym 53914 $abc$41427$n4999_1
.sym 53915 $abc$41427$n2981
.sym 53916 $abc$41427$n4988_1
.sym 53917 $abc$41427$n3967
.sym 53918 $abc$41427$n2982
.sym 53919 r_adc_master_tx_buffer_1[19][3]
.sym 53986 $abc$41427$n2685
.sym 53987 $abc$41427$n3215
.sym 53988 $false
.sym 53989 $false
.sym 53992 $abc$41427$n2678
.sym 53993 w_adc_master_range_ua
.sym 53994 $abc$41427$n2685
.sym 53995 $abc$41427$n2663
.sym 53998 $abc$41427$n2692
.sym 53999 w_adc_master_range_ua
.sym 54000 $false
.sym 54001 $false
.sym 54004 $abc$41427$n2687
.sym 54005 $abc$41427$n3217
.sym 54006 $abc$41427$n5630
.sym 54007 $abc$41427$n3218
.sym 54010 $abc$41427$n2687
.sym 54011 $abc$41427$n3229
.sym 54012 $abc$41427$n5630
.sym 54013 $abc$41427$n3230
.sym 54016 $abc$41427$n2692
.sym 54017 r_adc_master_range[1]
.sym 54018 $abc$41427$n3214
.sym 54019 $false
.sym 54022 $abc$41427$n2692
.sym 54023 $abc$41427$n2678
.sym 54024 $abc$41427$n3227
.sym 54025 w_adc_master_range_na
.sym 54028 $abc$41427$n2692
.sym 54029 r_adc_master_range[2]
.sym 54030 $abc$41427$n5630
.sym 54031 r_adc_master_last_range[2]
.sym 54032 $true
.sym 54033 blink_simple_LED2.i_clk$2
.sym 54034 $abc$41427$n49
.sym 54035 $abc$41427$n4280_1
.sym 54036 $abc$41427$n3708
.sym 54038 $abc$41427$n2703
.sym 54039 spiMasterADC.SPI_Master_Inst.r_TX_Byte[2]
.sym 54040 spiMasterADC.SPI_Master_Inst.r_TX_Byte[7]
.sym 54042 spiMasterADC.SPI_Master_Inst.r_TX_Byte[3]
.sym 54109 $abc$41427$n2721
.sym 54110 $abc$41427$n5200_1
.sym 54111 $abc$41427$n4280_1
.sym 54112 $abc$41427$n2744
.sym 54115 $abc$41427$n2973
.sym 54116 $abc$41427$n2972
.sym 54117 r_spi_master_tx_counter[1]
.sym 54118 r_spi_master_tx_counter[3]
.sym 54121 r_adc_master_tx_buffer_1[19][3]
.sym 54122 r_adc_master_tx_buffer_1[23][3]
.sym 54123 r_spi_master_tx_counter[2]
.sym 54124 r_spi_master_tx_counter[0]
.sym 54127 $abc$41427$n2692
.sym 54128 r_adc_master_range[0]
.sym 54129 $false
.sym 54130 $false
.sym 54133 $abc$41427$n2678
.sym 54134 r_adc_master_last_range[0]
.sym 54135 $abc$41427$n2685
.sym 54136 $abc$41427$n2663
.sym 54139 PIN_17$2
.sym 54140 $abc$41427$n2678
.sym 54141 $abc$41427$n2685
.sym 54142 $abc$41427$n2663
.sym 54145 r_adc_master_rx_buffer_1[25]
.sym 54146 $false
.sym 54147 $false
.sym 54148 $false
.sym 54151 r_adc_master_rx_buffer_1[23]
.sym 54152 $false
.sym 54153 $false
.sym 54154 $false
.sym 54155 $abc$41427$n5545
.sym 54156 blink_simple_LED2.i_clk$2
.sym 54157 $false
.sym 54158 $abc$41427$n3597
.sym 54159 $abc$41427$n4540_1
.sym 54161 $abc$41427$n3593
.sym 54162 $abc$41427$n4504_1
.sym 54163 $abc$41427$n5226_1
.sym 54164 $abc$41427$n4530_1
.sym 54165 r_adc_master_range[3]
.sym 54232 $abc$41427$n2692
.sym 54233 $0\r_adc_master_range_state[3:0][0]
.sym 54234 $false
.sym 54235 $false
.sym 54244 r_adc_master_last_range[2]
.sym 54245 r_adc_master_last_range[3]
.sym 54246 $false
.sym 54247 $false
.sym 54250 r_adc_master_tx_buffer_1[44][2]
.sym 54251 r_adc_master_tx_buffer_1[45][2]
.sym 54252 r_spi_master_tx_counter[1]
.sym 54253 $abc$41427$n4972_1
.sym 54256 r_adc_master_range[1]
.sym 54257 $false
.sym 54258 $false
.sym 54259 $false
.sym 54262 r_adc_master_range[2]
.sym 54263 $false
.sym 54264 $false
.sym 54265 $false
.sym 54268 r_adc_master_range[3]
.sym 54269 $false
.sym 54270 $false
.sym 54271 $false
.sym 54274 r_adc_master_range[0]
.sym 54275 $false
.sym 54276 $false
.sym 54277 $false
.sym 54278 $abc$41427$n5630
.sym 54279 blink_simple_LED2.i_clk$2
.sym 54280 $false
.sym 54281 $abc$41427$n3126_1
.sym 54282 $abc$41427$n5274
.sym 54283 $abc$41427$n5115_1
.sym 54284 $abc$41427$n5281
.sym 54285 $abc$41427$n3124_1
.sym 54286 $abc$41427$n4986_1
.sym 54287 $abc$41427$n3874
.sym 54288 spiMasterCS.SPI_Master_Inst.r_TX_Byte[1]
.sym 54355 $abc$41427$n5205_1
.sym 54356 $abc$41427$n5182_1
.sym 54357 $abc$41427$n4343_1
.sym 54358 r_spi_master_tx_counter[6]
.sym 54367 $abc$41427$n4189_1
.sym 54368 $abc$41427$n5296
.sym 54369 r_spi_master_tx_counter[5]
.sym 54370 $abc$41427$n4210_1
.sym 54373 $abc$41427$n3874
.sym 54374 $abc$41427$n5127_1
.sym 54375 $abc$41427$n5096_1
.sym 54376 $abc$41427$n5106_1
.sym 54379 $abc$41427$n4967_1
.sym 54380 $abc$41427$n4982_1
.sym 54381 $abc$41427$n4935_1
.sym 54382 $abc$41427$n4950_1
.sym 54385 $abc$41427$n5004_1
.sym 54386 $abc$41427$n5020_1
.sym 54387 $abc$41427$n4993_1
.sym 54388 $abc$41427$n4988_1
.sym 54397 $abc$41427$n5188_1
.sym 54398 $abc$41427$n5194_1
.sym 54399 $abc$41427$n5183
.sym 54400 $0\r_adc_master_tx_buffer_selector[0:0]
.sym 54401 $abc$41427$n587
.sym 54402 blink_simple_LED2.i_clk$2
.sym 54403 $false
.sym 54404 $abc$41427$n2967
.sym 54405 $abc$41427$n4534_1
.sym 54406 $abc$41427$n4255_1
.sym 54407 $abc$41427$n4993_1
.sym 54408 $abc$41427$n4535_1
.sym 54410 $abc$41427$n2953
.sym 54411 r_adc_master_tx_buffer_2[1][7]
.sym 54478 r_spi_master_tx_counter[1]
.sym 54479 $abc$41427$n5207
.sym 54480 $abc$41427$n4403_1
.sym 54481 $abc$41427$n4409_1
.sym 54484 r_spi_master_tx_counter[6]
.sym 54485 $abc$41427$n5198
.sym 54486 $abc$41427$n5201
.sym 54487 $abc$41427$n5193_1
.sym 54490 r_adc_master_tx_buffer_1[94][3]
.sym 54491 r_adc_master_tx_buffer_1[95][3]
.sym 54492 r_spi_master_tx_counter[0]
.sym 54493 r_spi_master_tx_counter[1]
.sym 54496 r_adc_master_tx_buffer_1[92][3]
.sym 54497 r_adc_master_tx_buffer_1[93][3]
.sym 54498 r_spi_master_tx_counter[1]
.sym 54499 r_spi_master_tx_counter[0]
.sym 54502 $abc$41427$n2991_1
.sym 54503 $abc$41427$n2990
.sym 54504 $abc$41427$n2717
.sym 54505 $false
.sym 54508 r_adc_master_rx_buffer_1[26]
.sym 54509 $false
.sym 54510 $false
.sym 54511 $false
.sym 54514 r_adc_master_rx_buffer_1[25]
.sym 54515 $false
.sym 54516 $false
.sym 54517 $false
.sym 54520 r_adc_master_rx_buffer_1[29]
.sym 54521 $false
.sym 54522 $false
.sym 54523 $false
.sym 54524 $abc$41427$n5588
.sym 54525 blink_simple_LED2.i_clk$2
.sym 54526 $false
.sym 54527 $abc$41427$n3180
.sym 54528 $abc$41427$n5127_1
.sym 54529 $abc$41427$n2704
.sym 54530 $abc$41427$n3594
.sym 54531 $abc$41427$n3190
.sym 54532 $abc$41427$n4273_1
.sym 54533 $abc$41427$n40
.sym 54534 $abc$41427$n42
.sym 54601 r_adc_master_tx_buffer_1[42][5]
.sym 54602 r_adc_master_tx_buffer_1[43][5]
.sym 54603 r_spi_master_tx_counter[0]
.sym 54604 r_spi_master_tx_counter[1]
.sym 54607 $abc$41427$n4986_1
.sym 54608 $abc$41427$n4981_1
.sym 54609 $abc$41427$n2909
.sym 54610 r_spi_master_tx_counter[6]
.sym 54613 $abc$41427$n2721
.sym 54614 $abc$41427$n4965_1
.sym 54615 $abc$41427$n4975_1
.sym 54616 $abc$41427$n2759
.sym 54619 $abc$41427$n2841_1
.sym 54620 $abc$41427$n4974_1
.sym 54621 $abc$41427$n4973_1
.sym 54622 $abc$41427$n2717
.sym 54625 r_adc_master_rx_buffer_1[13]
.sym 54626 $false
.sym 54627 $false
.sym 54628 $false
.sym 54631 r_adc_master_rx_buffer_1[17]
.sym 54632 $false
.sym 54633 $false
.sym 54634 $false
.sym 54637 r_adc_master_rx_buffer_1[5]
.sym 54638 $false
.sym 54639 $false
.sym 54640 $false
.sym 54647 $abc$41427$n5501
.sym 54648 blink_simple_LED2.i_clk$2
.sym 54649 $false
.sym 54653 r_adc_master_tx_buffer_2[41][6]
.sym 54655 r_adc_master_tx_buffer_2[42][2]
.sym 54736 $abc$41427$n3478
.sym 54737 $abc$41427$n3479
.sym 54738 $abc$41427$n2721
.sym 54739 $abc$41427$n3475
.sym 54742 PIN_17$2
.sym 54743 $0\r_adc_master_range_state[3:0][0]
.sym 54744 $abc$41427$n2692
.sym 54745 $false
.sym 54748 $abc$41427$n3282
.sym 54749 $0\r_adc_master_range_state[3:0][0]
.sym 54750 $false
.sym 54751 $false
.sym 54766 r_adc_master_rx_buffer_1[10]
.sym 54767 $false
.sym 54768 $false
.sym 54769 $false
.sym 54770 $abc$41427$n5550
.sym 54771 blink_simple_LED2.i_clk$2
.sym 54772 $false
.sym 54773 $abc$41427$n4980_1
.sym 54775 $abc$41427$n5033_1
.sym 54777 r_adc_master_tx_buffer_1[18][0]
.sym 54778 r_adc_master_tx_buffer_1[19][0]
.sym 54779 r_adc_master_tx_buffer_1[16][1]
.sym 54780 r_adc_master_tx_buffer_1[17][2]
.sym 54853 $abc$41427$n2721
.sym 54854 $abc$41427$n4980_1
.sym 54855 $abc$41427$n2896
.sym 54856 $abc$41427$n2744
.sym 54859 $abc$41427$n2899
.sym 54860 $abc$41427$n2898
.sym 54861 r_spi_master_tx_counter[1]
.sym 54862 r_spi_master_tx_counter[2]
.sym 54871 r_spi_master_tx_counter[3]
.sym 54872 $abc$41427$n2900
.sym 54873 $abc$41427$n2897
.sym 54874 $abc$41427$n2903
.sym 54877 $abc$41427$n4246_1
.sym 54878 $abc$41427$n5197_1
.sym 54879 r_spi_master_tx_counter[5]
.sym 54880 $abc$41427$n4252_1
.sym 54883 r_adc_master_rx_buffer_1[21]
.sym 54884 $false
.sym 54885 $false
.sym 54886 $false
.sym 54889 r_adc_master_rx_buffer_1[19]
.sym 54890 $false
.sym 54891 $false
.sym 54892 $false
.sym 54893 $abc$41427$n5509
.sym 54894 blink_simple_LED2.i_clk$2
.sym 54895 $false
.sym 54896 $abc$41427$n5498
.sym 54897 $abc$41427$n5571
.sym 54898 $abc$41427$n4182_1
.sym 54899 $abc$41427$n4181_1
.sym 54900 $abc$41427$n5567
.sym 54901 $0\r_spi_master_adc_tx_dv[0:0]
.sym 54902 $abc$41427$n5503
.sym 54903 r_adc_master_tx_buffer_2[100][1]
.sym 54970 $abc$41427$n4743_1
.sym 54971 $abc$41427$n4718_1
.sym 54972 $abc$41427$n4710_1
.sym 54973 $false
.sym 54976 $abc$41427$n4705_1
.sym 54977 $abc$41427$n4718_1
.sym 54978 r_adc_master_rx_reading_counter[1]
.sym 54979 r_adc_master_rx_reading_counter[2]
.sym 54982 $abc$41427$n4705_1
.sym 54983 $abc$41427$n4718_1
.sym 54984 $abc$41427$n3144
.sym 54985 $false
.sym 54988 $abc$41427$n4743_1
.sym 54989 $abc$41427$n4718_1
.sym 54990 r_adc_master_rx_reading_counter[1]
.sym 54991 r_adc_master_rx_reading_counter[2]
.sym 55000 $abc$41427$n4716_1
.sym 55001 r_adc_master_rx_reading_counter[0]
.sym 55002 $false
.sym 55003 $false
.sym 55006 $abc$41427$n4743_1
.sym 55007 $abc$41427$n4706_1
.sym 55008 r_adc_master_rx_reading_counter[1]
.sym 55009 r_adc_master_rx_reading_counter[2]
.sym 55012 $abc$41427$n2687
.sym 55013 $abc$41427$n2662
.sym 55014 $abc$41427$n5630
.sym 55015 $abc$41427$n2691
.sym 55016 $true
.sym 55017 blink_simple_LED2.i_clk$2
.sym 55018 $false
.sym 55019 $abc$41427$n3861
.sym 55020 $abc$41427$n3862
.sym 55021 $abc$41427$n5526
.sym 55022 $abc$41427$n5577
.sym 55023 $abc$41427$n4728_1
.sym 55024 $abc$41427$n3868
.sym 55025 r_adc_master_tx_buffer_2[53][7]
.sym 55026 r_adc_master_tx_buffer_2[53][4]
.sym 55093 $abc$41427$n4743_1
.sym 55094 $abc$41427$n4728_1
.sym 55095 $abc$41427$n3144
.sym 55096 $false
.sym 55099 $abc$41427$n2727
.sym 55100 $abc$41427$n2726
.sym 55101 r_spi_master_tx_counter[1]
.sym 55102 r_spi_master_tx_counter[0]
.sym 55105 $abc$41427$n3123_1
.sym 55106 $abc$41427$n3122
.sym 55107 $abc$41427$n2721
.sym 55108 $false
.sym 55111 r_adc_master_tx_buffer_2[65][2]
.sym 55112 r_adc_master_tx_buffer_2[69][2]
.sym 55113 r_spi_master_tx_counter[2]
.sym 55114 $false
.sym 55117 r_adc_master_tx_buffer_1[106][3]
.sym 55118 r_adc_master_tx_buffer_1[107][3]
.sym 55119 r_spi_master_tx_counter[0]
.sym 55120 r_spi_master_tx_counter[1]
.sym 55123 r_adc_master_tx_buffer_2[78][2]
.sym 55124 r_adc_master_tx_buffer_2[79][2]
.sym 55125 r_spi_master_tx_counter[0]
.sym 55126 r_spi_master_tx_counter[1]
.sym 55129 r_adc_master_rx_buffer_1[11]
.sym 55130 $false
.sym 55131 $false
.sym 55132 $false
.sym 55135 r_adc_master_rx_buffer_1[15]
.sym 55136 $false
.sym 55137 $false
.sym 55138 $false
.sym 55139 $abc$41427$n5545
.sym 55140 blink_simple_LED2.i_clk$2
.sym 55141 $false
.sym 55142 $abc$41427$n3864
.sym 55144 r_spi_master_adc_tx_data[20]
.sym 55145 r_spi_master_adc_tx_data[31]
.sym 55146 $abc$41427$n36
.sym 55148 r_spi_master_adc_tx_data[19]
.sym 55149 r_spi_master_adc_tx_data[23]
.sym 55216 $abc$41427$n4705_1
.sym 55217 $abc$41427$n4728_1
.sym 55218 r_adc_master_rx_reading_counter[1]
.sym 55219 r_adc_master_rx_reading_counter[2]
.sym 55222 $abc$41427$n4743_1
.sym 55223 $abc$41427$n4728_1
.sym 55224 r_adc_master_rx_reading_counter[1]
.sym 55225 r_adc_master_rx_reading_counter[2]
.sym 55228 r_adc_master_tx_buffer_2[32][1]
.sym 55229 r_adc_master_tx_buffer_2[33][1]
.sym 55230 r_spi_master_tx_counter[0]
.sym 55231 $false
.sym 55234 r_adc_master_rx_buffer_1[15]
.sym 55235 $false
.sym 55236 $false
.sym 55237 $false
.sym 55240 r_adc_master_rx_buffer_1[18]
.sym 55241 $false
.sym 55242 $false
.sym 55243 $false
.sym 55246 r_adc_master_rx_buffer_1[25]
.sym 55247 $false
.sym 55248 $false
.sym 55249 $false
.sym 55252 r_adc_master_rx_buffer_1[20]
.sym 55253 $false
.sym 55254 $false
.sym 55255 $false
.sym 55262 $abc$41427$n5566
.sym 55263 blink_simple_LED2.i_clk$2
.sym 55264 $false
.sym 55265 $abc$41427$n2935
.sym 55266 $abc$41427$n4252_1
.sym 55267 $abc$41427$n3223
.sym 55268 $abc$41427$n4253_1
.sym 55269 $abc$41427$n4254_1
.sym 55270 $abc$41427$n3237
.sym 55272 r_adc_master_tx_buffer_1[38][1]
.sym 55339 r_adc_master_tx_buffer_2[8][3]
.sym 55340 r_adc_master_tx_buffer_2[9][3]
.sym 55341 r_spi_master_tx_counter[1]
.sym 55342 r_spi_master_tx_counter[0]
.sym 55345 $abc$41427$n3957
.sym 55346 $abc$41427$n3956
.sym 55347 r_spi_master_tx_counter[1]
.sym 55348 r_spi_master_tx_counter[2]
.sym 55351 r_spi_master_tx_counter[3]
.sym 55352 $abc$41427$n3958
.sym 55353 $abc$41427$n3955
.sym 55354 $abc$41427$n3961
.sym 55357 r_adc_master_tx_buffer_1[84][6]
.sym 55358 r_adc_master_tx_buffer_1[85][6]
.sym 55359 r_spi_master_tx_counter[0]
.sym 55360 $false
.sym 55363 $abc$41427$n2721
.sym 55364 $abc$41427$n5125_1
.sym 55365 $abc$41427$n3954
.sym 55366 $abc$41427$n2759
.sym 55369 $abc$41427$n4306_1
.sym 55370 $abc$41427$n4305_1
.sym 55371 r_spi_master_tx_counter[1]
.sym 55372 r_spi_master_tx_counter[2]
.sym 55381 r_adc_master_rx_buffer_1[10]
.sym 55382 $false
.sym 55383 $false
.sym 55384 $false
.sym 55385 $abc$41427$n5577
.sym 55386 blink_simple_LED2.i_clk$2
.sym 55387 $false
.sym 55391 $abc$41427$n4259_1
.sym 55392 $abc$41427$n4260_1
.sym 55393 $abc$41427$n3870
.sym 55394 r_adc_master_tx_buffer_2[47][4]
.sym 55462 $abc$41427$n3653
.sym 55463 $abc$41427$n3652
.sym 55464 $abc$41427$n2721
.sym 55465 $false
.sym 55480 $abc$41427$n5295
.sym 55481 $abc$41427$n5294
.sym 55482 r_spi_master_tx_counter[4]
.sym 55483 r_spi_master_tx_counter[3]
.sym 55486 r_adc_master_tx_buffer_1[40][1]
.sym 55487 r_adc_master_tx_buffer_1[41][1]
.sym 55488 r_spi_master_tx_counter[1]
.sym 55489 r_spi_master_tx_counter[0]
.sym 55492 r_adc_master_tx_buffer_2[76][0]
.sym 55493 r_adc_master_tx_buffer_2[77][0]
.sym 55494 r_spi_master_tx_counter[1]
.sym 55495 r_spi_master_tx_counter[0]
.sym 55498 r_adc_master_rx_buffer_1[16]
.sym 55499 $false
.sym 55500 $false
.sym 55501 $false
.sym 55508 $abc$41427$n5577
.sym 55509 blink_simple_LED2.i_clk$2
.sym 55510 $false
.sym 55511 $abc$41427$n4232_1
.sym 55514 $abc$41427$n3903
.sym 55515 r_adc_master_tx_buffer_2[76][5]
.sym 55516 r_adc_master_tx_buffer_2[76][4]
.sym 55517 r_adc_master_tx_buffer_2[77][6]
.sym 55518 r_adc_master_tx_buffer_2[76][6]
.sym 55597 r_adc_master_tx_buffer_1[42][0]
.sym 55598 r_adc_master_tx_buffer_1[43][0]
.sym 55599 r_spi_master_tx_counter[0]
.sym 55600 r_spi_master_tx_counter[1]
.sym 55603 r_adc_master_rx_buffer_1[7]
.sym 55604 $false
.sym 55605 $false
.sym 55606 $false
.sym 55609 r_adc_master_rx_buffer_1[0]
.sym 55610 $false
.sym 55611 $false
.sym 55612 $false
.sym 55615 r_adc_master_rx_buffer_1[3]
.sym 55616 $false
.sym 55617 $false
.sym 55618 $false
.sym 55621 r_adc_master_rx_buffer_1[10]
.sym 55622 $false
.sym 55623 $false
.sym 55624 $false
.sym 55631 $abc$41427$n5501
.sym 55632 blink_simple_LED2.i_clk$2
.sym 55633 $false
.sym 55637 r_adc_master_tx_buffer_2[58][2]
.sym 55708 r_adc_master_tx_buffer_1[83][2]
.sym 55709 r_adc_master_tx_buffer_1[87][2]
.sym 55710 r_spi_master_tx_counter[0]
.sym 55711 r_spi_master_tx_counter[2]
.sym 55720 r_adc_master_rx_buffer_1[6]
.sym 55721 $false
.sym 55722 $false
.sym 55723 $false
.sym 55726 r_adc_master_rx_buffer_1[10]
.sym 55727 $false
.sym 55728 $false
.sym 55729 $false
.sym 55732 r_adc_master_rx_buffer_1[20]
.sym 55733 $false
.sym 55734 $false
.sym 55735 $false
.sym 55738 r_adc_master_rx_buffer_1[2]
.sym 55739 $false
.sym 55740 $false
.sym 55741 $false
.sym 55754 $abc$41427$n5531
.sym 55755 blink_simple_LED2.i_clk$2
.sym 55756 $false
.sym 55757 $abc$41427$n4183_1
.sym 55759 r_adc_master_tx_buffer_1[44][5]
.sym 55760 r_adc_master_tx_buffer_1[46][3]
.sym 55762 r_adc_master_tx_buffer_1[45][7]
.sym 55764 r_adc_master_tx_buffer_1[47][7]
.sym 55831 r_adc_master_rx_buffer_1[25]
.sym 55832 $false
.sym 55833 $false
.sym 55834 $false
.sym 55867 r_adc_master_rx_buffer_1[18]
.sym 55868 $false
.sym 55869 $false
.sym 55870 $false
.sym 55877 $abc$41427$n5575
.sym 55878 blink_simple_LED2.i_clk$2
.sym 55879 $false
.sym 55881 $abc$41427$n2890
.sym 55882 r_adc_master_tx_buffer_2[15][3]
.sym 55883 r_adc_master_tx_buffer_2[12][2]
.sym 55884 r_adc_master_tx_buffer_2[13][2]
.sym 55885 r_adc_master_tx_buffer_2[15][4]
.sym 55886 r_adc_master_tx_buffer_2[13][6]
.sym 55972 r_adc_master_tx_buffer_1[104][4]
.sym 55973 r_adc_master_tx_buffer_1[106][4]
.sym 55974 r_spi_master_tx_counter[0]
.sym 55975 $abc$41427$n5124_1
.sym 55996 r_adc_master_rx_buffer_1[28]
.sym 55997 $false
.sym 55998 $false
.sym 55999 $false
.sym 56000 $abc$41427$n5574
.sym 56001 blink_simple_LED2.i_clk$2
.sym 56002 $false
.sym 56003 r_adc_master_tx_buffer_2[33][1]
.sym 56004 r_adc_master_tx_buffer_2[35][0]
.sym 56077 r_adc_master_tx_buffer_1[40][2]
.sym 56078 r_adc_master_tx_buffer_1[42][2]
.sym 56079 r_spi_master_tx_counter[0]
.sym 56080 $abc$41427$n4964_1
.sym 56095 r_adc_master_rx_buffer_1[27]
.sym 56096 $false
.sym 56097 $false
.sym 56098 $false
.sym 56113 r_adc_master_rx_buffer_1[3]
.sym 56114 $false
.sym 56115 $false
.sym 56116 $false
.sym 56119 r_adc_master_rx_buffer_1[12]
.sym 56120 $false
.sym 56121 $false
.sym 56122 $false
.sym 56123 $abc$41427$n5536
.sym 56124 blink_simple_LED2.i_clk$2
.sym 56125 $false
.sym 56126 $abc$41427$n2918
.sym 56127 $abc$41427$n4542_1
.sym 56128 $abc$41427$n4274_1
.sym 56129 r_adc_master_tx_buffer_2[45][2]
.sym 56130 r_adc_master_tx_buffer_2[44][6]
.sym 56131 r_adc_master_tx_buffer_2[44][2]
.sym 56132 r_adc_master_tx_buffer_2[47][2]
.sym 56133 r_adc_master_tx_buffer_2[46][4]
.sym 56206 r_adc_master_tx_buffer_2[46][2]
.sym 56207 r_adc_master_tx_buffer_2[47][2]
.sym 56208 r_spi_master_tx_counter[0]
.sym 56209 r_spi_master_tx_counter[1]
.sym 56218 $abc$41427$n2919
.sym 56219 $abc$41427$n2918
.sym 56220 $abc$41427$n2717
.sym 56221 $false
.sym 56230 r_adc_master_rx_buffer_1[26]
.sym 56231 $false
.sym 56232 $false
.sym 56233 $false
.sym 56236 r_adc_master_rx_buffer_1[8]
.sym 56237 $false
.sym 56238 $false
.sym 56239 $false
.sym 56246 $abc$41427$n5515
.sym 56247 blink_simple_LED2.i_clk$2
.sym 56248 $false
.sym 56254 r_adc_master_tx_buffer_2[77][4]
.sym 56323 r_adc_master_rx_buffer_1[21]
.sym 56324 $false
.sym 56325 $false
.sym 56326 $false
.sym 56369 $abc$41427$n5503
.sym 56370 blink_simple_LED2.i_clk$2
.sym 56371 $false
.sym 56473 r_adc_master_tx_buffer_1[113][0]
.sym 56475 r_adc_master_tx_buffer_1[112][6]
.sym 56477 r_adc_master_tx_buffer_1[113][5]
.sym 56479 r_adc_master_tx_buffer_1[115][2]
.sym 56553 r_adc_master_tx_buffer_2[88][4]
.sym 56554 r_adc_master_tx_buffer_2[89][4]
.sym 56555 r_spi_master_tx_counter[1]
.sym 56556 r_spi_master_tx_counter[0]
.sym 56583 r_adc_master_rx_buffer_1[29]
.sym 56584 $false
.sym 56585 $false
.sym 56586 $false
.sym 56593 $abc$41427$n5547
.sym 56594 blink_simple_LED2.i_clk$2
.sym 56595 $false
.sym 56600 $abc$41427$n2809
.sym 56601 $abc$41427$n3543
.sym 56602 r_spi_master_adc_tx_data[6]
.sym 56603 r_spi_master_adc_tx_data[15]
.sym 56605 $abc$41427$n28
.sym 56606 $abc$41427$n38
.sym 56607 $abc$41427$n18
.sym 56716 r_adc_master_tx_buffer_1[112][6]
.sym 56717 r_adc_master_tx_buffer_1[116][6]
.sym 56718 r_spi_master_tx_counter[2]
.sym 56719 $false
.sym 56728 r_adc_master_rx_buffer_1[2]
.sym 56729 $false
.sym 56730 $false
.sym 56731 $false
.sym 56746 r_adc_master_rx_buffer_1[28]
.sym 56747 $false
.sym 56748 $false
.sym 56749 $false
.sym 56752 r_adc_master_rx_buffer_1[30]
.sym 56753 $false
.sym 56754 $false
.sym 56755 $false
.sym 56756 $abc$41427$n5552
.sym 56757 blink_simple_LED2.i_clk$2
.sym 56758 $false
.sym 56760 $abc$41427$n5286
.sym 56761 $abc$41427$n4062
.sym 56762 $abc$41427$n4059
.sym 56764 r_adc_master_tx_buffer_2[113][7]
.sym 56765 r_adc_master_tx_buffer_2[114][0]
.sym 56839 r_adc_master_tx_buffer_1[112][4]
.sym 56840 r_adc_master_tx_buffer_1[116][4]
.sym 56841 r_spi_master_tx_counter[1]
.sym 56842 $abc$41427$n5132_1
.sym 56845 r_adc_master_rx_buffer_1[13]
.sym 56846 $false
.sym 56847 $false
.sym 56848 $false
.sym 56857 r_adc_master_rx_buffer_1[29]
.sym 56858 $false
.sym 56859 $false
.sym 56860 $false
.sym 56875 r_adc_master_rx_buffer_1[31]
.sym 56876 $false
.sym 56877 $false
.sym 56878 $false
.sym 56879 $abc$41427$n5567
.sym 56880 blink_simple_LED2.i_clk$2
.sym 56881 $false
.sym 56884 $abc$41427$n3102
.sym 56888 r_adc_master_tx_buffer_2[97][7]
.sym 56956 $abc$41427$n4298_1
.sym 56957 $abc$41427$n4297_1
.sym 56958 r_spi_master_tx_counter[0]
.sym 56959 r_spi_master_tx_counter[1]
.sym 56962 r_adc_master_tx_buffer_2[112][1]
.sym 56963 r_adc_master_tx_buffer_2[116][1]
.sym 56964 r_spi_master_tx_counter[1]
.sym 56965 r_spi_master_tx_counter[2]
.sym 56968 r_adc_master_tx_buffer_1[114][6]
.sym 56969 r_adc_master_tx_buffer_1[118][6]
.sym 56970 r_spi_master_tx_counter[2]
.sym 56971 $false
.sym 56974 $abc$41427$n3727
.sym 56975 $abc$41427$n3728
.sym 56976 $abc$41427$n3731
.sym 56977 r_spi_master_tx_counter[0]
.sym 56980 r_adc_master_tx_buffer_2[114][1]
.sym 56981 r_adc_master_tx_buffer_2[118][1]
.sym 56982 r_spi_master_tx_counter[2]
.sym 56983 r_spi_master_tx_counter[1]
.sym 56986 r_adc_master_rx_buffer_1[25]
.sym 56987 $false
.sym 56988 $false
.sym 56989 $false
.sym 56992 r_adc_master_rx_buffer_1[22]
.sym 56993 $false
.sym 56994 $false
.sym 56995 $false
.sym 56998 r_adc_master_rx_buffer_1[9]
.sym 56999 $false
.sym 57000 $false
.sym 57001 $false
.sym 57002 $abc$41427$n5586
.sym 57003 blink_simple_LED2.i_clk$2
.sym 57004 $false
.sym 57006 $abc$41427$n4007
.sym 57008 r_adc_master_tx_buffer_2[85][5]
.sym 57009 r_adc_master_tx_buffer_2[84][3]
.sym 57010 r_adc_master_tx_buffer_2[84][1]
.sym 57011 r_adc_master_tx_buffer_2[84][4]
.sym 57079 r_adc_master_tx_buffer_1[113][4]
.sym 57080 r_adc_master_tx_buffer_1[117][4]
.sym 57081 r_spi_master_tx_counter[1]
.sym 57082 r_spi_master_tx_counter[2]
.sym 57085 r_adc_master_tx_buffer_1[104][3]
.sym 57086 r_adc_master_tx_buffer_1[105][3]
.sym 57087 r_spi_master_tx_counter[1]
.sym 57088 r_spi_master_tx_counter[0]
.sym 57091 r_adc_master_tx_buffer_1[115][4]
.sym 57092 r_adc_master_tx_buffer_1[119][4]
.sym 57093 r_spi_master_tx_counter[2]
.sym 57094 r_spi_master_tx_counter[1]
.sym 57097 r_adc_master_tx_buffer_2[41][6]
.sym 57098 r_adc_master_tx_buffer_2[43][6]
.sym 57099 r_spi_master_tx_counter[0]
.sym 57100 r_spi_master_tx_counter[1]
.sym 57103 $abc$41427$n3972
.sym 57104 $abc$41427$n3973
.sym 57105 $abc$41427$n5133_1
.sym 57106 r_spi_master_tx_counter[0]
.sym 57109 r_adc_master_tx_buffer_2[36][7]
.sym 57110 r_adc_master_tx_buffer_2[37][7]
.sym 57111 r_spi_master_tx_counter[0]
.sym 57112 $false
.sym 57115 r_adc_master_rx_buffer_1[5]
.sym 57116 $false
.sym 57117 $false
.sym 57118 $false
.sym 57121 r_adc_master_rx_buffer_1[19]
.sym 57122 $false
.sym 57123 $false
.sym 57124 $false
.sym 57125 $abc$41427$n5545
.sym 57126 blink_simple_LED2.i_clk$2
.sym 57127 $false
.sym 57128 $abc$41427$n4392_1
.sym 57129 $abc$41427$n5172_1
.sym 57130 $abc$41427$n4634_1
.sym 57135 r_adc_master_tx_buffer_1[54][4]
.sym 57202 $abc$41427$n3880
.sym 57203 r_spi_master_tx_counter[0]
.sym 57204 $abc$41427$n5111_1
.sym 57205 r_spi_master_tx_counter[3]
.sym 57208 $abc$41427$n5080_1
.sym 57209 r_spi_master_tx_counter[3]
.sym 57210 $abc$41427$n2744
.sym 57211 $abc$41427$n5079_1
.sym 57214 $abc$41427$n3881
.sym 57215 $abc$41427$n3882
.sym 57216 r_spi_master_tx_counter[0]
.sym 57217 $false
.sym 57220 spiMasterADC.SPI_Master_Inst.r_TX_Byte[3]
.sym 57221 spiMasterADC.SPI_Master_Inst.r_TX_Byte[2]
.sym 57222 spiMasterADC.SPI_Master_Inst.r_TX_Bit_Count[0]
.sym 57223 $false
.sym 57226 r_spi_master_tx_counter[0]
.sym 57227 $abc$41427$n3730
.sym 57228 r_adc_master_tx_buffer_2[120][1]
.sym 57229 r_spi_master_tx_counter[3]
.sym 57232 r_adc_master_rx_buffer_1[19]
.sym 57233 $false
.sym 57234 $false
.sym 57235 $false
.sym 57238 r_adc_master_rx_buffer_1[11]
.sym 57239 $false
.sym 57240 $false
.sym 57241 $false
.sym 57248 $abc$41427$n5573
.sym 57249 blink_simple_LED2.i_clk$2
.sym 57250 $false
.sym 57251 $abc$41427$n5017_1
.sym 57252 $abc$41427$n3184
.sym 57253 $abc$41427$n5018_1
.sym 57255 $abc$41427$n5284
.sym 57257 $abc$41427$n4093
.sym 57258 r_adc_master_tx_buffer_1[109][5]
.sym 57325 $abc$41427$n2699
.sym 57326 r_spi_master_adc_tx_data[14]
.sym 57327 $abc$41427$n2696
.sym 57328 r_spi_master_adc_tx_data[30]
.sym 57331 $abc$41427$n2701
.sym 57332 r_spi_master_adc_tx_data[7]
.sym 57333 $abc$41427$n2699
.sym 57334 r_spi_master_adc_tx_data[15]
.sym 57337 $abc$41427$n2699
.sym 57338 r_spi_master_adc_tx_data[13]
.sym 57339 $abc$41427$n38
.sym 57340 $abc$41427$n2696
.sym 57343 $0\r_spi_master_adc_tx_data[31:0][31]
.sym 57344 $false
.sym 57345 $false
.sym 57346 $false
.sym 57349 $false
.sym 57350 $false
.sym 57351 $false
.sym 57352 $false
.sym 57355 $false
.sym 57356 $false
.sym 57357 $false
.sym 57358 $false
.sym 57361 r_adc_master_configured
.sym 57362 $false
.sym 57363 $false
.sym 57364 $false
.sym 57367 $false
.sym 57368 $false
.sym 57369 $false
.sym 57370 $false
.sym 57371 $abc$41427$n5631$2
.sym 57372 blink_simple_LED2.i_clk$2
.sym 57373 $false
.sym 57374 $abc$41427$n3987
.sym 57377 $abc$41427$n3189
.sym 57378 r_adc_master_tx_buffer_2[111][5]
.sym 57380 r_adc_master_tx_buffer_2[110][5]
.sym 57381 r_adc_master_tx_buffer_2[109][1]
.sym 57448 $abc$41427$n2696
.sym 57449 r_spi_master_adc_tx_data[24]
.sym 57450 $false
.sym 57451 $false
.sym 57454 $abc$41427$n3180
.sym 57455 $abc$41427$n3181
.sym 57456 $false
.sym 57457 $false
.sym 57460 $abc$41427$n3186
.sym 57461 $abc$41427$n3187
.sym 57462 $false
.sym 57463 $false
.sym 57466 $abc$41427$n18
.sym 57467 $abc$41427$n2701
.sym 57468 $abc$41427$n3195
.sym 57469 $abc$41427$n3196
.sym 57472 $abc$41427$n3192
.sym 57473 $abc$41427$n3193
.sym 57474 $false
.sym 57475 $false
.sym 57478 $abc$41427$n3183
.sym 57479 $abc$41427$n3184
.sym 57480 $false
.sym 57481 $false
.sym 57484 $abc$41427$n3189
.sym 57485 $abc$41427$n3190
.sym 57486 $false
.sym 57487 $false
.sym 57494 $abc$41427$n581
.sym 57495 blink_simple_LED2.i_clk$2
.sym 57496 $abc$41427$n57
.sym 57497 $abc$41427$n4126_1
.sym 57498 $abc$41427$n3381
.sym 57499 $abc$41427$n4131_1
.sym 57500 $abc$41427$n3379
.sym 57501 $abc$41427$n4125_1
.sym 57502 $abc$41427$n3101
.sym 57503 r_adc_master_tx_buffer_2[71][4]
.sym 57504 r_adc_master_tx_buffer_2[69][3]
.sym 57571 $abc$41427$n2700
.sym 57572 r_spi_master_adc_tx_data[17]
.sym 57573 $abc$41427$n20
.sym 57574 $abc$41427$n2701
.sym 57577 $abc$41427$n4507_1
.sym 57578 $abc$41427$n4506_1
.sym 57579 r_spi_master_tx_counter[1]
.sym 57580 r_spi_master_tx_counter[2]
.sym 57583 $abc$41427$n24
.sym 57584 $abc$41427$n2699
.sym 57585 $abc$41427$n2696
.sym 57586 r_spi_master_adc_tx_data[25]
.sym 57589 r_adc_master_configured
.sym 57590 $false
.sym 57591 $false
.sym 57592 $false
.sym 57601 r_adc_master_tx_buffer_2[16][5]
.sym 57602 r_adc_master_tx_buffer_2[20][5]
.sym 57603 r_spi_master_tx_counter[0]
.sym 57604 $abc$41427$n5151_1
.sym 57607 r_adc_master_tx_buffer_2[32][7]
.sym 57608 r_adc_master_tx_buffer_2[33][7]
.sym 57609 r_spi_master_tx_counter[0]
.sym 57610 $false
.sym 57613 $true$2
.sym 57614 $false
.sym 57615 $false
.sym 57616 $false
.sym 57617 $abc$41427$n5631$2
.sym 57618 blink_simple_LED2.i_clk$2
.sym 57619 $false
.sym 57620 $abc$41427$n3606
.sym 57622 $abc$41427$n2695
.sym 57623 $abc$41427$n5254
.sym 57624 $abc$41427$n4009
.sym 57625 $abc$41427$n4130_1
.sym 57626 r_adc_master_tx_buffer_1[23][1]
.sym 57694 $abc$41427$n3221
.sym 57695 $0\r_spi_master_adc_tx_dv[0:0]
.sym 57696 $false
.sym 57697 $false
.sym 57700 $abc$41427$n57
.sym 57701 $0\r_spi_master_adc_tx_dv[0:0]
.sym 57702 $false
.sym 57703 $false
.sym 57706 $abc$41427$n57
.sym 57707 $0\r_spi_master_adc_tx_dv[0:0]
.sym 57708 $abc$41427$n3221
.sym 57709 $false
.sym 57724 r_spi_master_tx_counter[1]
.sym 57725 $abc$41427$n4984_1
.sym 57726 $abc$41427$n2873
.sym 57727 $abc$41427$n2879
.sym 57730 $0\r_spi_master_adc_tx_dv[0:0]
.sym 57731 $false
.sym 57732 $false
.sym 57733 $false
.sym 57740 $abc$41427$n579
.sym 57741 blink_simple_LED2.i_clk$2
.sym 57742 $false
.sym 57745 $abc$41427$n5135_1
.sym 57746 $abc$41427$n5136_1
.sym 57747 $abc$41427$n3100
.sym 57748 $abc$41427$n4006
.sym 57749 $abc$41427$n3787
.sym 57750 r_adc_master_tx_buffer_1[62][4]
.sym 57823 $abc$41427$n3917
.sym 57824 $abc$41427$n3918
.sym 57825 $abc$41427$n5121_1
.sym 57826 r_spi_master_tx_counter[2]
.sym 57829 $abc$41427$n3118_1
.sym 57830 $abc$41427$n3115_1
.sym 57831 $abc$41427$n3121_1
.sym 57832 $abc$41427$n3124_1
.sym 57835 $abc$41427$n3117_1
.sym 57836 $abc$41427$n3116_1
.sym 57837 r_spi_master_tx_counter[1]
.sym 57838 r_spi_master_tx_counter[2]
.sym 57841 $abc$41427$n3014
.sym 57842 $abc$41427$n3013
.sym 57843 $abc$41427$n2717
.sym 57844 $false
.sym 57847 r_adc_master_tx_buffer_1[110][3]
.sym 57848 r_adc_master_tx_buffer_1[111][3]
.sym 57849 r_spi_master_tx_counter[0]
.sym 57850 r_spi_master_tx_counter[1]
.sym 57853 r_adc_master_rx_buffer_1[11]
.sym 57854 $false
.sym 57855 $false
.sym 57856 $false
.sym 57863 $abc$41427$n5547
.sym 57864 blink_simple_LED2.i_clk$2
.sym 57865 $false
.sym 57866 $abc$41427$n5269
.sym 57867 $abc$41427$n3088
.sym 57868 $abc$41427$n5019_1
.sym 57869 $abc$41427$n3087
.sym 57870 $abc$41427$n3094
.sym 57871 $abc$41427$n5268
.sym 57872 r_adc_master_tx_buffer_2[99][3]
.sym 57940 $abc$41427$n3017
.sym 57941 $abc$41427$n3016
.sym 57942 $abc$41427$n2721
.sym 57943 $false
.sym 57946 $abc$41427$n3008
.sym 57947 $abc$41427$n3007
.sym 57948 r_spi_master_tx_counter[1]
.sym 57949 r_spi_master_tx_counter[2]
.sym 57952 r_spi_master_tx_counter[3]
.sym 57953 $abc$41427$n3009
.sym 57954 $abc$41427$n3006
.sym 57955 $abc$41427$n3012
.sym 57958 $abc$41427$n3015
.sym 57959 $abc$41427$n3005
.sym 57960 $abc$41427$n3019
.sym 57961 r_spi_master_tx_counter[5]
.sym 57964 r_adc_master_tx_buffer_2[67][4]
.sym 57965 r_adc_master_tx_buffer_2[71][4]
.sym 57966 r_spi_master_tx_counter[2]
.sym 57967 $false
.sym 57970 $abc$41427$n3011
.sym 57971 $abc$41427$n3010
.sym 57972 r_spi_master_tx_counter[2]
.sym 57973 r_spi_master_tx_counter[1]
.sym 57976 r_adc_master_rx_buffer_1[13]
.sym 57977 $false
.sym 57978 $false
.sym 57979 $false
.sym 57982 r_adc_master_rx_buffer_1[4]
.sym 57983 $false
.sym 57984 $false
.sym 57985 $false
.sym 57986 $abc$41427$n5574
.sym 57987 blink_simple_LED2.i_clk$2
.sym 57988 $false
.sym 57990 $abc$41427$n5020_1
.sym 57991 $abc$41427$n3869
.sym 57992 $abc$41427$n2698
.sym 57993 $abc$41427$n22
.sym 57995 r_spi_master_adc_tx_data[25]
.sym 57996 r_spi_master_adc_tx_data[18]
.sym 58069 $abc$41427$n2993_1
.sym 58070 $abc$41427$n2994
.sym 58071 $abc$41427$n2721
.sym 58072 $false
.sym 58075 $abc$41427$n4998_1
.sym 58076 r_spi_master_tx_counter[3]
.sym 58077 $abc$41427$n2744
.sym 58078 $abc$41427$n4997_1
.sym 58081 $abc$41427$n3003
.sym 58082 $abc$41427$n2982
.sym 58083 $abc$41427$n4999_1
.sym 58084 r_spi_master_tx_counter[6]
.sym 58087 r_spi_master_tx_counter[4]
.sym 58088 $abc$41427$n4987_1
.sym 58089 $abc$41427$n2981
.sym 58090 $0\r_adc_master_tx_buffer_selector[0:0]
.sym 58093 $abc$41427$n3968
.sym 58094 r_spi_master_tx_counter[3]
.sym 58095 $abc$41427$n3974
.sym 58096 $0\r_adc_master_tx_buffer_selector[0:0]
.sym 58099 $abc$41427$n2986
.sym 58100 $abc$41427$n2983_1
.sym 58101 $abc$41427$n2989_1
.sym 58102 $abc$41427$n2992
.sym 58105 r_adc_master_rx_buffer_1[3]
.sym 58106 $false
.sym 58107 $false
.sym 58108 $false
.sym 58109 $abc$41427$n5635$2
.sym 58110 blink_simple_LED2.i_clk$2
.sym 58111 $false
.sym 58112 $abc$41427$n5142_1
.sym 58114 $abc$41427$n2987_1
.sym 58115 $abc$41427$n5168_1
.sym 58116 $abc$41427$n2986
.sym 58117 r_adc_master_tx_buffer_1[75][5]
.sym 58118 r_adc_master_tx_buffer_1[73][5]
.sym 58119 r_adc_master_tx_buffer_1[75][6]
.sym 58186 r_spi_master_tx_counter[3]
.sym 58187 $abc$41427$n4284_1
.sym 58188 $abc$41427$n4281_1
.sym 58189 $abc$41427$n4287_1
.sym 58192 $abc$41427$n3709
.sym 58193 $abc$41427$n3710
.sym 58194 $abc$41427$n3174
.sym 58195 r_spi_master_tx_counter[6]
.sym 58204 r_spi_master_adc_tx_data[19]
.sym 58205 $abc$41427$n2700
.sym 58206 $abc$41427$n2699
.sym 58207 r_spi_master_adc_tx_data[11]
.sym 58210 $abc$41427$n40
.sym 58211 $false
.sym 58212 $false
.sym 58213 $false
.sym 58216 r_temp_adc_tx[7]
.sym 58217 $false
.sym 58218 $false
.sym 58219 $false
.sym 58228 $abc$41427$n42
.sym 58229 $false
.sym 58230 $false
.sym 58231 $false
.sym 58232 r_spi_master_adc_tx_dv
.sym 58233 blink_simple_LED2.i_clk$2
.sym 58234 $abc$41427$n886$2
.sym 58235 $abc$41427$n5096_1
.sym 58236 $abc$41427$n3063
.sym 58239 $abc$41427$n5055_1
.sym 58240 $abc$41427$n5059
.sym 58241 r_adc_master_tx_buffer_2[103][3]
.sym 58309 r_adc_master_tx_buffer_1[88][1]
.sym 58310 r_adc_master_tx_buffer_1[89][1]
.sym 58311 r_spi_master_tx_counter[1]
.sym 58312 r_spi_master_tx_counter[0]
.sym 58315 $abc$41427$n4541_1
.sym 58316 $abc$41427$n4542_1
.sym 58317 $abc$41427$n2721
.sym 58318 $abc$41427$n3032
.sym 58327 $abc$41427$n3597
.sym 58328 $abc$41427$n3598
.sym 58329 $abc$41427$n2721
.sym 58330 $abc$41427$n3594
.sym 58333 $abc$41427$n4508_1
.sym 58334 $abc$41427$n4505_1
.sym 58335 $abc$41427$n4511_1
.sym 58336 $abc$41427$n4514_1
.sym 58339 $abc$41427$n4517_1
.sym 58340 $abc$41427$n5225
.sym 58341 $abc$41427$n4504_1
.sym 58342 $abc$41427$n4530_1
.sym 58345 $abc$41427$n4534_1
.sym 58346 $abc$41427$n4531_1
.sym 58347 $abc$41427$n4537_1
.sym 58348 $abc$41427$n4540_1
.sym 58351 $abc$41427$n2692
.sym 58352 r_adc_master_range[3]
.sym 58353 $abc$41427$n5630
.sym 58354 r_adc_master_last_range[3]
.sym 58355 $true
.sym 58356 blink_simple_LED2.i_clk$2
.sym 58357 $abc$41427$n49
.sym 58358 $abc$41427$n3985
.sym 58359 $abc$41427$n5250_1
.sym 58360 $abc$41427$n5253
.sym 58361 $abc$41427$n5251
.sym 58362 $abc$41427$n3127
.sym 58363 $abc$41427$n4390_1
.sym 58364 r_temp_tx[1]
.sym 58432 r_adc_master_tx_buffer_2[14][3]
.sym 58433 r_adc_master_tx_buffer_2[15][3]
.sym 58434 r_spi_master_tx_counter[0]
.sym 58435 r_spi_master_tx_counter[1]
.sym 58438 $abc$41427$n3906
.sym 58439 $abc$41427$n3909
.sym 58440 r_spi_master_tx_counter[0]
.sym 58441 r_spi_master_tx_counter[1]
.sym 58444 $abc$41427$n5114_1
.sym 58445 $abc$41427$n3891
.sym 58446 $abc$41427$n5112_1
.sym 58447 $abc$41427$n2744
.sym 58450 $abc$41427$n5280
.sym 58451 $abc$41427$n5279
.sym 58452 r_spi_master_tx_counter[3]
.sym 58453 $abc$41427$n3003
.sym 58456 $abc$41427$n3126_1
.sym 58457 $abc$41427$n3125
.sym 58458 $abc$41427$n2717
.sym 58459 $false
.sym 58462 $abc$41427$n2876
.sym 58463 $abc$41427$n4985_1
.sym 58464 r_spi_master_tx_counter[5]
.sym 58465 $abc$41427$n2882
.sym 58468 $abc$41427$n5277
.sym 58469 $abc$41427$n5281
.sym 58470 $abc$41427$n5115_1
.sym 58471 $0\r_adc_master_tx_buffer_selector[0:0]
.sym 58474 r_temp_tx[1]
.sym 58475 $false
.sym 58476 $false
.sym 58477 $false
.sym 58478 r_spi_master_tx_dv
.sym 58479 blink_simple_LED2.i_clk$2
.sym 58480 $abc$41427$n884$2
.sym 58482 $abc$41427$n4934_1
.sym 58483 $abc$41427$n4935_1
.sym 58485 $abc$41427$n5034_1
.sym 58486 $abc$41427$n4339_1
.sym 58487 $abc$41427$n2737
.sym 58488 r_adc_master_tx_buffer_1[74][6]
.sym 58555 $abc$41427$n2971
.sym 58556 $abc$41427$n2968
.sym 58557 $abc$41427$n2974
.sym 58558 $abc$41427$n2977
.sym 58561 $abc$41427$n4536_1
.sym 58562 $abc$41427$n4535_1
.sym 58563 r_spi_master_tx_counter[1]
.sym 58564 r_spi_master_tx_counter[3]
.sym 58567 r_adc_master_tx_buffer_2[2][6]
.sym 58568 r_adc_master_tx_buffer_2[6][6]
.sym 58569 r_spi_master_tx_counter[2]
.sym 58570 $false
.sym 58573 r_spi_master_tx_counter[6]
.sym 58574 $abc$41427$n4996_1
.sym 58575 $abc$41427$n2953
.sym 58576 $abc$41427$n4992_1
.sym 58579 r_adc_master_tx_buffer_2[1][7]
.sym 58580 r_adc_master_tx_buffer_2[5][7]
.sym 58581 r_spi_master_tx_counter[2]
.sym 58582 r_spi_master_tx_counter[0]
.sym 58591 $abc$41427$n2967
.sym 58592 $abc$41427$n2954
.sym 58593 r_spi_master_tx_counter[5]
.sym 58594 r_spi_master_tx_counter[4]
.sym 58597 r_adc_master_rx_buffer_1[23]
.sym 58598 $false
.sym 58599 $false
.sym 58600 $false
.sym 58601 $abc$41427$n5556
.sym 58602 blink_simple_LED2.i_clk$2
.sym 58603 $false
.sym 58606 $abc$41427$n3763
.sym 58607 r_adc_master_tx_buffer_1[39][5]
.sym 58608 r_adc_master_tx_buffer_1[38][3]
.sym 58610 r_adc_master_tx_buffer_1[38][6]
.sym 58611 r_adc_master_tx_buffer_1[39][2]
.sym 58678 $abc$41427$n2700
.sym 58679 r_spi_master_adc_tx_data[23]
.sym 58680 $abc$41427$n2696
.sym 58681 r_spi_master_adc_tx_data[31]
.sym 58684 $abc$41427$n5131_1
.sym 58685 $abc$41427$n5126_1
.sym 58686 $abc$41427$n3967
.sym 58687 r_spi_master_tx_counter[6]
.sym 58690 $abc$41427$n22
.sym 58691 $abc$41427$n2701
.sym 58692 $abc$41427$n36
.sym 58693 $abc$41427$n2696
.sym 58696 $abc$41427$n3596
.sym 58697 $abc$41427$n3595
.sym 58698 $abc$41427$n2717
.sym 58699 $false
.sym 58702 r_spi_master_adc_tx_data[20]
.sym 58703 $abc$41427$n2700
.sym 58704 $abc$41427$n2701
.sym 58705 r_spi_master_adc_tx_data[4]
.sym 58708 $abc$41427$n4275_1
.sym 58709 $abc$41427$n4274_1
.sym 58710 $abc$41427$n2717
.sym 58711 $false
.sym 58714 r_spi_master_adc_tx_data[2]
.sym 58715 $abc$41427$n2701
.sym 58716 $abc$41427$n2695
.sym 58717 $abc$41427$n2698
.sym 58720 $abc$41427$n2703
.sym 58721 $abc$41427$n2704
.sym 58722 $false
.sym 58723 $false
.sym 58724 $abc$41427$n581
.sym 58725 blink_simple_LED2.i_clk$2
.sym 58726 $false
.sym 58728 $abc$41427$n3921
.sym 58729 $abc$41427$n3711
.sym 58730 $abc$41427$n4962_1
.sym 58731 $abc$41427$n4963_1
.sym 58732 $abc$41427$n4664_1
.sym 58733 $abc$41427$n5279
.sym 58734 r_adc_master_rx_buffer_1[29]
.sym 58819 r_adc_master_rx_buffer_1[22]
.sym 58820 $false
.sym 58821 $false
.sym 58822 $false
.sym 58831 r_adc_master_rx_buffer_1[10]
.sym 58832 $false
.sym 58833 $false
.sym 58834 $false
.sym 58847 $abc$41427$n5568
.sym 58848 blink_simple_LED2.i_clk$2
.sym 58849 $false
.sym 58850 $abc$41427$n4155_1
.sym 58851 $abc$41427$n5275
.sym 58852 $abc$41427$n5277
.sym 58853 $abc$41427$n3712
.sym 58854 $abc$41427$n4154_1
.sym 58855 $abc$41427$n4156_1
.sym 58856 $abc$41427$n4184_1
.sym 58857 r_adc_master_tx_buffer_1[46][5]
.sym 58924 r_adc_master_tx_buffer_2[56][2]
.sym 58925 r_adc_master_tx_buffer_2[58][2]
.sym 58926 r_spi_master_tx_counter[0]
.sym 58927 $abc$41427$n4979_1
.sym 58936 r_adc_master_tx_buffer_1[19][0]
.sym 58937 r_adc_master_tx_buffer_1[23][0]
.sym 58938 r_spi_master_tx_counter[0]
.sym 58939 r_spi_master_tx_counter[2]
.sym 58948 r_adc_master_rx_buffer_1[8]
.sym 58949 $false
.sym 58950 $false
.sym 58951 $false
.sym 58954 r_adc_master_rx_buffer_1[0]
.sym 58955 $false
.sym 58956 $false
.sym 58957 $false
.sym 58960 r_adc_master_rx_buffer_1[25]
.sym 58961 $false
.sym 58962 $false
.sym 58963 $false
.sym 58966 r_adc_master_rx_buffer_1[18]
.sym 58967 $false
.sym 58968 $false
.sym 58969 $false
.sym 58970 $abc$41427$n5635$2
.sym 58971 blink_simple_LED2.i_clk$2
.sym 58972 $false
.sym 58973 $abc$41427$n5570
.sym 58975 $abc$41427$n3718
.sym 58976 $abc$41427$n3404
.sym 58977 $abc$41427$n5474
.sym 58978 $abc$41427$n3713
.sym 58979 r_adc_master_tx_buffer_1[116][5]
.sym 58980 r_adc_master_tx_buffer_1[117][1]
.sym 59047 $abc$41427$n4705_1
.sym 59048 $abc$41427$n4718_1
.sym 59049 $abc$41427$n4708_1
.sym 59050 $false
.sym 59053 $abc$41427$n4743_1
.sym 59054 $abc$41427$n4718_1
.sym 59055 $abc$41427$n3144
.sym 59056 $false
.sym 59059 $abc$41427$n4184_1
.sym 59060 $abc$41427$n4183_1
.sym 59061 $abc$41427$n2717
.sym 59062 $false
.sym 59065 $abc$41427$n4185_1
.sym 59066 $abc$41427$n4186_1
.sym 59067 $abc$41427$n2721
.sym 59068 $abc$41427$n4182_1
.sym 59071 $abc$41427$n4743_1
.sym 59072 $abc$41427$n4718_1
.sym 59073 $abc$41427$n4708_1
.sym 59074 $false
.sym 59077 r_spi_master_adc_tx_dv
.sym 59078 $abc$41427$n3223
.sym 59079 $false
.sym 59080 $false
.sym 59083 $abc$41427$n4705_1
.sym 59084 $abc$41427$n4718_1
.sym 59085 $abc$41427$n4710_1
.sym 59086 $false
.sym 59089 r_adc_master_rx_buffer_1[25]
.sym 59090 $false
.sym 59091 $false
.sym 59092 $false
.sym 59093 $abc$41427$n5583
.sym 59094 blink_simple_LED2.i_clk$2
.sym 59095 $false
.sym 59096 $abc$41427$n3910
.sym 59097 $abc$41427$n5566
.sym 59098 $abc$41427$n2731
.sym 59099 $abc$41427$n2732
.sym 59100 $abc$41427$n5575
.sym 59101 $abc$41427$n3849
.sym 59102 r_adc_master_tx_buffer_2[96][7]
.sym 59103 r_adc_master_tx_buffer_2[96][1]
.sym 59170 r_spi_master_tx_counter[3]
.sym 59171 $abc$41427$n3865
.sym 59172 $abc$41427$n3862
.sym 59173 $abc$41427$n3868
.sym 59176 $abc$41427$n3864
.sym 59177 $abc$41427$n3863
.sym 59178 r_spi_master_tx_counter[1]
.sym 59179 r_spi_master_tx_counter[2]
.sym 59182 $abc$41427$n4705_1
.sym 59183 $abc$41427$n4728_1
.sym 59184 $abc$41427$n4710_1
.sym 59185 $false
.sym 59188 $abc$41427$n4743_1
.sym 59189 $abc$41427$n4728_1
.sym 59190 $abc$41427$n4710_1
.sym 59191 $false
.sym 59194 $abc$41427$n4726_1
.sym 59195 r_adc_master_rx_reading_counter[0]
.sym 59196 $false
.sym 59197 $false
.sym 59200 $abc$41427$n3870
.sym 59201 $abc$41427$n3869
.sym 59202 $abc$41427$n2717
.sym 59203 $false
.sym 59206 r_adc_master_rx_buffer_1[23]
.sym 59207 $false
.sym 59208 $false
.sym 59209 $false
.sym 59212 r_adc_master_rx_buffer_1[20]
.sym 59213 $false
.sym 59214 $false
.sym 59215 $false
.sym 59216 $abc$41427$n5571
.sym 59217 blink_simple_LED2.i_clk$2
.sym 59218 $false
.sym 59219 $abc$41427$n5576
.sym 59220 $abc$41427$n5524
.sym 59221 $abc$41427$n3804
.sym 59222 r_adc_master_tx_buffer_1[29][5]
.sym 59223 r_adc_master_tx_buffer_1[30][3]
.sym 59224 r_adc_master_tx_buffer_1[28][6]
.sym 59225 r_adc_master_tx_buffer_1[30][4]
.sym 59226 r_adc_master_tx_buffer_1[31][4]
.sym 59293 r_adc_master_tx_buffer_2[32][4]
.sym 59294 r_adc_master_tx_buffer_2[33][4]
.sym 59295 r_spi_master_tx_counter[0]
.sym 59296 $false
.sym 59305 $0\r_spi_master_adc_tx_data[31:0][31]
.sym 59306 $false
.sym 59307 $false
.sym 59308 $false
.sym 59311 $0\r_spi_master_adc_tx_data[31:0][31]
.sym 59312 $false
.sym 59313 $false
.sym 59314 $false
.sym 59317 $true$2
.sym 59318 $false
.sym 59319 $false
.sym 59320 $false
.sym 59329 $false
.sym 59330 $false
.sym 59331 $false
.sym 59332 $false
.sym 59335 $false
.sym 59336 $false
.sym 59337 $false
.sym 59338 $false
.sym 59339 $abc$41427$n5631$2
.sym 59340 blink_simple_LED2.i_clk$2
.sym 59341 $false
.sym 59344 $abc$41427$n2275
.sym 59345 $abc$41427$n3408
.sym 59346 $abc$41427$n3235
.sym 59347 $abc$41427$n3409
.sym 59348 r_adc_master_tx_buffer_2[70][0]
.sym 59349 r_adc_master_tx_buffer_2[70][1]
.sym 59416 r_adc_master_tx_buffer_1[46][3]
.sym 59417 r_adc_master_tx_buffer_1[47][3]
.sym 59418 r_spi_master_tx_counter[0]
.sym 59419 r_spi_master_tx_counter[1]
.sym 59422 $abc$41427$n4256_1
.sym 59423 $abc$41427$n4253_1
.sym 59424 $abc$41427$n4259_1
.sym 59425 $abc$41427$n4262_1
.sym 59428 $abc$41427$n222
.sym 59429 spiMasterADC.r_SM_CS[2]
.sym 59430 spiMasterADC.SPI_Master_Inst.o_TX_Ready
.sym 59431 spiMasterADC.r_SM_CS[0]
.sym 59434 $abc$41427$n4255_1
.sym 59435 $abc$41427$n4254_1
.sym 59436 r_spi_master_tx_counter[0]
.sym 59437 r_spi_master_tx_counter[1]
.sym 59440 r_adc_master_tx_buffer_2[3][6]
.sym 59441 r_adc_master_tx_buffer_2[7][6]
.sym 59442 r_spi_master_tx_counter[2]
.sym 59443 $false
.sym 59446 $abc$41427$n222
.sym 59447 r_spi_master_adc_tx_dv
.sym 59448 spiMasterADC.SPI_Master_Inst.o_TX_Ready
.sym 59449 $false
.sym 59458 r_adc_master_rx_buffer_1[9]
.sym 59459 $false
.sym 59460 $false
.sym 59461 $false
.sym 59462 $abc$41427$n5498
.sym 59463 blink_simple_LED2.i_clk$2
.sym 59464 $false
.sym 59466 $abc$41427$n5463
.sym 59468 $abc$41427$n5462
.sym 59469 $abc$41427$n5461
.sym 59470 $abc$41427$n3414
.sym 59471 r_adc_master_tx_buffer_2[43][5]
.sym 59557 $abc$41427$n4261_1
.sym 59558 $abc$41427$n4260_1
.sym 59559 $abc$41427$n2717
.sym 59560 $false
.sym 59563 r_adc_master_tx_buffer_2[12][6]
.sym 59564 r_adc_master_tx_buffer_2[13][6]
.sym 59565 r_spi_master_tx_counter[1]
.sym 59566 r_spi_master_tx_counter[0]
.sym 59569 r_adc_master_tx_buffer_2[46][4]
.sym 59570 r_adc_master_tx_buffer_2[47][4]
.sym 59571 r_spi_master_tx_counter[0]
.sym 59572 r_spi_master_tx_counter[1]
.sym 59575 r_adc_master_rx_buffer_1[4]
.sym 59576 $false
.sym 59577 $false
.sym 59578 $false
.sym 59585 $abc$41427$n5569
.sym 59586 blink_simple_LED2.i_clk$2
.sym 59587 $false
.sym 59595 $abc$41427$n5378
.sym 59662 r_adc_master_tx_buffer_2[76][6]
.sym 59663 r_adc_master_tx_buffer_2[77][6]
.sym 59664 r_spi_master_tx_counter[1]
.sym 59665 r_spi_master_tx_counter[0]
.sym 59680 r_adc_master_tx_buffer_2[76][4]
.sym 59681 r_adc_master_tx_buffer_2[77][4]
.sym 59682 r_spi_master_tx_counter[1]
.sym 59683 r_spi_master_tx_counter[0]
.sym 59686 r_adc_master_rx_buffer_1[29]
.sym 59687 $false
.sym 59688 $false
.sym 59689 $false
.sym 59692 r_adc_master_rx_buffer_1[28]
.sym 59693 $false
.sym 59694 $false
.sym 59695 $false
.sym 59698 r_adc_master_rx_buffer_1[22]
.sym 59699 $false
.sym 59700 $false
.sym 59701 $false
.sym 59704 r_adc_master_rx_buffer_1[30]
.sym 59705 $false
.sym 59706 $false
.sym 59707 $false
.sym 59708 $abc$41427$n5577
.sym 59709 blink_simple_LED2.i_clk$2
.sym 59710 $false
.sym 59711 $abc$41427$n3416
.sym 59712 $abc$41427$n3924
.sym 59713 $abc$41427$n214
.sym 59714 $abc$41427$n210
.sym 59715 $abc$41427$n3373_1
.sym 59716 r_adc_master_tx_buffer_2[57][0]
.sym 59717 r_adc_master_tx_buffer_2[56][0]
.sym 59803 r_adc_master_rx_buffer_1[10]
.sym 59804 $false
.sym 59805 $false
.sym 59806 $false
.sym 59831 $abc$41427$n5572
.sym 59832 blink_simple_LED2.i_clk$2
.sym 59833 $false
.sym 59838 r_adc_master_tx_buffer_2[66][0]
.sym 59840 r_adc_master_tx_buffer_2[67][1]
.sym 59908 r_adc_master_tx_buffer_1[44][5]
.sym 59909 r_adc_master_tx_buffer_1[45][5]
.sym 59910 r_spi_master_tx_counter[1]
.sym 59911 r_spi_master_tx_counter[0]
.sym 59920 r_adc_master_rx_buffer_1[29]
.sym 59921 $false
.sym 59922 $false
.sym 59923 $false
.sym 59926 r_adc_master_rx_buffer_1[11]
.sym 59927 $false
.sym 59928 $false
.sym 59929 $false
.sym 59938 r_adc_master_rx_buffer_1[23]
.sym 59939 $false
.sym 59940 $false
.sym 59941 $false
.sym 59950 r_adc_master_rx_buffer_1[7]
.sym 59951 $false
.sym 59952 $false
.sym 59953 $false
.sym 59954 $abc$41427$n5503
.sym 59955 blink_simple_LED2.i_clk$2
.sym 59956 $false
.sym 59958 $abc$41427$n3907
.sym 59959 $abc$41427$n3958
.sym 59960 r_adc_master_tx_buffer_2[76][2]
.sym 59961 r_adc_master_tx_buffer_2[79][0]
.sym 60037 r_adc_master_tx_buffer_2[12][2]
.sym 60038 r_adc_master_tx_buffer_2[13][2]
.sym 60039 r_spi_master_tx_counter[1]
.sym 60040 r_spi_master_tx_counter[0]
.sym 60043 r_adc_master_rx_buffer_1[3]
.sym 60044 $false
.sym 60045 $false
.sym 60046 $false
.sym 60049 r_adc_master_rx_buffer_1[26]
.sym 60050 $false
.sym 60051 $false
.sym 60052 $false
.sym 60055 r_adc_master_rx_buffer_1[18]
.sym 60056 $false
.sym 60057 $false
.sym 60058 $false
.sym 60061 r_adc_master_rx_buffer_1[4]
.sym 60062 $false
.sym 60063 $false
.sym 60064 $false
.sym 60067 r_adc_master_rx_buffer_1[22]
.sym 60068 $false
.sym 60069 $false
.sym 60070 $false
.sym 60077 $abc$41427$n5559
.sym 60078 blink_simple_LED2.i_clk$2
.sym 60079 $false
.sym 60082 $abc$41427$n3960
.sym 60083 $abc$41427$n3008
.sym 60085 $abc$41427$n5252_1
.sym 60087 r_adc_master_tx_buffer_2[49][4]
.sym 60154 r_adc_master_rx_buffer_1[17]
.sym 60155 $false
.sym 60156 $false
.sym 60157 $false
.sym 60160 r_adc_master_rx_buffer_1[0]
.sym 60161 $false
.sym 60162 $false
.sym 60163 $false
.sym 60200 $abc$41427$n5566
.sym 60201 blink_simple_LED2.i_clk$2
.sym 60202 $false
.sym 60205 r_adc_master_tx_buffer_1[98][4]
.sym 60210 r_adc_master_tx_buffer_1[97][3]
.sym 60277 r_adc_master_tx_buffer_2[44][2]
.sym 60278 r_adc_master_tx_buffer_2[45][2]
.sym 60279 r_spi_master_tx_counter[1]
.sym 60280 r_spi_master_tx_counter[0]
.sym 60283 r_adc_master_tx_buffer_2[10][7]
.sym 60284 r_adc_master_tx_buffer_2[11][7]
.sym 60285 r_spi_master_tx_counter[0]
.sym 60286 r_spi_master_tx_counter[1]
.sym 60289 r_adc_master_tx_buffer_2[44][6]
.sym 60290 r_adc_master_tx_buffer_2[45][6]
.sym 60291 r_spi_master_tx_counter[1]
.sym 60292 r_spi_master_tx_counter[0]
.sym 60295 r_adc_master_rx_buffer_1[18]
.sym 60296 $false
.sym 60297 $false
.sym 60298 $false
.sym 60301 r_adc_master_rx_buffer_1[30]
.sym 60302 $false
.sym 60303 $false
.sym 60304 $false
.sym 60307 r_adc_master_rx_buffer_1[26]
.sym 60308 $false
.sym 60309 $false
.sym 60310 $false
.sym 60313 r_adc_master_rx_buffer_1[2]
.sym 60314 $false
.sym 60315 $false
.sym 60316 $false
.sym 60319 r_adc_master_rx_buffer_1[12]
.sym 60320 $false
.sym 60321 $false
.sym 60322 $false
.sym 60323 $abc$41427$n5569
.sym 60324 blink_simple_LED2.i_clk$2
.sym 60325 $false
.sym 60328 r_adc_master_tx_buffer_2[70][4]
.sym 60430 r_adc_master_rx_buffer_1[20]
.sym 60431 $false
.sym 60432 $false
.sym 60433 $false
.sym 60446 $abc$41427$n5577
.sym 60447 blink_simple_LED2.i_clk$2
.sym 60448 $false
.sym 60551 $abc$41427$n2873
.sym 60552 $abc$41427$n4283_1
.sym 60554 $abc$41427$n2874
.sym 60556 r_adc_master_tx_buffer_2[18][2]
.sym 60630 r_adc_master_rx_buffer_1[16]
.sym 60631 $false
.sym 60632 $false
.sym 60633 $false
.sym 60642 r_adc_master_rx_buffer_1[30]
.sym 60643 $false
.sym 60644 $false
.sym 60645 $false
.sym 60654 r_adc_master_rx_buffer_1[21]
.sym 60655 $false
.sym 60656 $false
.sym 60657 $false
.sym 60666 r_adc_master_rx_buffer_1[2]
.sym 60667 $false
.sym 60668 $false
.sym 60669 $false
.sym 60670 $abc$41427$n5550
.sym 60671 blink_simple_LED2.i_clk$2
.sym 60672 $false
.sym 60675 blink_simple_LED2.i_clk
.sym 60680 r_adc_master_tx_buffer_1[51][2]
.sym 60682 r_adc_master_tx_buffer_1[49][7]
.sym 60684 r_adc_master_tx_buffer_1[49][3]
.sym 60787 r_adc_master_tx_buffer_1[115][2]
.sym 60788 r_adc_master_tx_buffer_1[119][2]
.sym 60789 r_spi_master_tx_counter[2]
.sym 60790 r_spi_master_tx_counter[1]
.sym 60793 r_adc_master_tx_buffer_1[113][0]
.sym 60794 r_adc_master_tx_buffer_1[117][0]
.sym 60795 r_spi_master_tx_counter[2]
.sym 60796 $false
.sym 60799 $false
.sym 60800 $false
.sym 60801 $false
.sym 60802 $false
.sym 60805 $false
.sym 60806 $false
.sym 60807 $false
.sym 60808 $false
.sym 60817 $true$2
.sym 60818 $false
.sym 60819 $false
.sym 60820 $false
.sym 60823 $true$2
.sym 60824 $false
.sym 60825 $false
.sym 60826 $false
.sym 60829 r_adc_master_configured
.sym 60830 $false
.sym 60831 $false
.sym 60832 $false
.sym 60833 $abc$41427$n5631$2
.sym 60834 blink_simple_LED2.i_clk$2
.sym 60835 $false
.sym 60838 $abc$41427$n5216
.sym 60839 $abc$41427$n4281_1
.sym 60842 r_adc_master_tx_buffer_2[50][7]
.sym 60843 r_adc_master_tx_buffer_2[51][7]
.sym 60916 $abc$41427$n4062
.sym 60917 $abc$41427$n4059
.sym 60918 r_spi_master_tx_counter[0]
.sym 60919 $abc$41427$n5285
.sym 60922 r_adc_master_tx_buffer_2[34][5]
.sym 60923 r_adc_master_tx_buffer_2[38][5]
.sym 60924 r_spi_master_tx_counter[2]
.sym 60925 $false
.sym 60928 r_adc_master_tx_buffer_2[32][5]
.sym 60929 r_adc_master_tx_buffer_2[36][5]
.sym 60930 r_spi_master_tx_counter[2]
.sym 60931 $false
.sym 60940 r_adc_master_rx_buffer_1[23]
.sym 60941 $false
.sym 60942 $false
.sym 60943 $false
.sym 60946 r_adc_master_rx_buffer_1[8]
.sym 60947 $false
.sym 60948 $false
.sym 60949 $false
.sym 60956 $abc$41427$n5586
.sym 60957 blink_simple_LED2.i_clk$2
.sym 60958 $false
.sym 60960 r_adc_master_tx_buffer_1[18][4]
.sym 60961 r_adc_master_tx_buffer_1[18][7]
.sym 61045 $abc$41427$n3104_1
.sym 61046 $abc$41427$n3103_1
.sym 61047 r_spi_master_tx_counter[1]
.sym 61048 r_spi_master_tx_counter[2]
.sym 61069 r_adc_master_rx_buffer_1[23]
.sym 61070 $false
.sym 61071 $false
.sym 61072 $false
.sym 61079 $abc$41427$n5582
.sym 61080 blink_simple_LED2.i_clk$2
.sym 61081 $false
.sym 61082 $abc$41427$n3797
.sym 61083 r_adc_master_tx_buffer_1[21][6]
.sym 61086 r_adc_master_tx_buffer_1[22][2]
.sym 61088 r_adc_master_tx_buffer_1[22][4]
.sym 61162 r_adc_master_tx_buffer_2[81][5]
.sym 61163 r_adc_master_tx_buffer_2[85][5]
.sym 61164 r_spi_master_tx_counter[2]
.sym 61165 $false
.sym 61174 r_adc_master_rx_buffer_1[21]
.sym 61175 $false
.sym 61176 $false
.sym 61177 $false
.sym 61180 r_adc_master_rx_buffer_1[27]
.sym 61181 $false
.sym 61182 $false
.sym 61183 $false
.sym 61186 r_adc_master_rx_buffer_1[25]
.sym 61187 $false
.sym 61188 $false
.sym 61189 $false
.sym 61192 r_adc_master_rx_buffer_1[28]
.sym 61193 $false
.sym 61194 $false
.sym 61195 $false
.sym 61202 $abc$41427$n5579
.sym 61203 blink_simple_LED2.i_clk$2
.sym 61204 $false
.sym 61209 r_adc_master_tx_buffer_1[20][5]
.sym 61210 r_adc_master_tx_buffer_1[20][3]
.sym 61211 r_adc_master_tx_buffer_1[23][2]
.sym 61212 r_adc_master_tx_buffer_1[22][0]
.sym 61279 r_adc_master_tx_buffer_1[26][6]
.sym 61280 r_adc_master_tx_buffer_1[27][6]
.sym 61281 r_spi_master_tx_counter[0]
.sym 61282 r_spi_master_tx_counter[1]
.sym 61285 r_adc_master_tx_buffer_1[113][5]
.sym 61286 r_adc_master_tx_buffer_1[117][5]
.sym 61287 r_spi_master_tx_counter[1]
.sym 61288 $abc$41427$n5171_1
.sym 61291 spiMasterADC.SPI_Master_Inst.r_TX_Byte[1]
.sym 61292 spiMasterADC.SPI_Master_Inst.r_TX_Byte[0]
.sym 61293 spiMasterADC.SPI_Master_Inst.r_TX_Bit_Count[0]
.sym 61294 $false
.sym 61321 r_adc_master_rx_buffer_1[12]
.sym 61322 $false
.sym 61323 $false
.sym 61324 $false
.sym 61325 $abc$41427$n5509
.sym 61326 blink_simple_LED2.i_clk$2
.sym 61327 $false
.sym 61328 $abc$41427$n3027
.sym 61329 $abc$41427$n3524
.sym 61330 r_adc_master_tx_buffer_1[75][2]
.sym 61331 r_adc_master_tx_buffer_1[74][2]
.sym 61332 r_adc_master_tx_buffer_1[74][0]
.sym 61333 r_adc_master_tx_buffer_1[75][0]
.sym 61334 r_adc_master_tx_buffer_1[72][3]
.sym 61335 r_adc_master_tx_buffer_1[73][3]
.sym 61402 r_adc_master_tx_buffer_2[61][3]
.sym 61403 r_adc_master_tx_buffer_2[63][3]
.sym 61404 r_spi_master_tx_counter[0]
.sym 61405 r_spi_master_tx_counter[1]
.sym 61408 r_spi_master_adc_tx_data[22]
.sym 61409 $abc$41427$n2700
.sym 61410 $abc$41427$n2701
.sym 61411 r_spi_master_adc_tx_data[6]
.sym 61414 r_adc_master_tx_buffer_2[60][3]
.sym 61415 r_adc_master_tx_buffer_2[62][3]
.sym 61416 r_spi_master_tx_counter[0]
.sym 61417 $abc$41427$n5017_1
.sym 61426 $abc$41427$n5140_1
.sym 61427 $abc$41427$n5283
.sym 61428 r_spi_master_tx_counter[1]
.sym 61429 $abc$41427$n2744
.sym 61438 r_adc_master_tx_buffer_1[108][5]
.sym 61439 r_adc_master_tx_buffer_1[109][5]
.sym 61440 r_spi_master_tx_counter[1]
.sym 61441 r_spi_master_tx_counter[0]
.sym 61444 r_adc_master_rx_buffer_1[21]
.sym 61445 $false
.sym 61446 $false
.sym 61447 $false
.sym 61448 $abc$41427$n5547
.sym 61449 blink_simple_LED2.i_clk$2
.sym 61450 $false
.sym 61453 $abc$41427$n2774
.sym 61454 r_adc_master_tx_buffer_1[5][1]
.sym 61458 r_adc_master_tx_buffer_1[7][3]
.sym 61525 r_adc_master_tx_buffer_2[110][5]
.sym 61526 r_adc_master_tx_buffer_2[111][5]
.sym 61527 r_spi_master_tx_counter[0]
.sym 61528 r_spi_master_tx_counter[1]
.sym 61543 $abc$41427$n28
.sym 61544 $abc$41427$n2699
.sym 61545 $abc$41427$n2696
.sym 61546 r_spi_master_adc_tx_data[28]
.sym 61549 r_adc_master_rx_buffer_1[5]
.sym 61550 $false
.sym 61551 $false
.sym 61552 $false
.sym 61561 r_adc_master_rx_buffer_1[13]
.sym 61562 $false
.sym 61563 $false
.sym 61564 $false
.sym 61567 r_adc_master_rx_buffer_1[17]
.sym 61568 $false
.sym 61569 $false
.sym 61570 $false
.sym 61571 $abc$41427$n5585
.sym 61572 blink_simple_LED2.i_clk$2
.sym 61573 $false
.sym 61574 $abc$41427$n4153_1
.sym 61575 $abc$41427$n5073_1
.sym 61576 $abc$41427$n5220_1
.sym 61578 $abc$41427$n5072
.sym 61579 r_adc_master_tx_buffer_2[22][0]
.sym 61580 r_adc_master_tx_buffer_2[22][6]
.sym 61648 $abc$41427$n4130_1
.sym 61649 $abc$41427$n4131_1
.sym 61650 $abc$41427$n5172_1
.sym 61651 r_spi_master_tx_counter[0]
.sym 61654 r_adc_master_tx_buffer_2[18][0]
.sym 61655 r_adc_master_tx_buffer_2[22][0]
.sym 61656 r_spi_master_tx_counter[0]
.sym 61657 r_spi_master_tx_counter[2]
.sym 61660 r_adc_master_tx_buffer_1[114][5]
.sym 61661 r_adc_master_tx_buffer_1[118][5]
.sym 61662 r_spi_master_tx_counter[2]
.sym 61663 r_spi_master_tx_counter[1]
.sym 61666 $abc$41427$n3381
.sym 61667 $abc$41427$n3380
.sym 61668 r_spi_master_tx_counter[1]
.sym 61669 r_spi_master_tx_counter[3]
.sym 61672 r_adc_master_tx_buffer_1[120][5]
.sym 61673 $abc$41427$n4126_1
.sym 61674 r_spi_master_tx_counter[3]
.sym 61675 $abc$41427$n2744
.sym 61678 $abc$41427$n3105_1
.sym 61679 $abc$41427$n3102
.sym 61680 $abc$41427$n3108_1
.sym 61681 $abc$41427$n3111_1
.sym 61684 r_adc_master_rx_buffer_1[4]
.sym 61685 $false
.sym 61686 $false
.sym 61687 $false
.sym 61690 r_adc_master_rx_buffer_1[19]
.sym 61691 $false
.sym 61692 $false
.sym 61693 $false
.sym 61694 $abc$41427$n5575
.sym 61695 blink_simple_LED2.i_clk$2
.sym 61696 $false
.sym 61697 $abc$41427$n4152_1
.sym 61698 $abc$41427$n4151_1
.sym 61699 $abc$41427$n4360_1
.sym 61700 r_adc_master_tx_buffer_1[49][1]
.sym 61701 r_adc_master_tx_buffer_1[49][0]
.sym 61702 r_adc_master_tx_buffer_1[51][0]
.sym 61703 r_adc_master_tx_buffer_1[48][1]
.sym 61704 r_adc_master_tx_buffer_1[48][6]
.sym 61771 r_adc_master_tx_buffer_1[19][1]
.sym 61772 r_adc_master_tx_buffer_1[23][1]
.sym 61773 r_spi_master_tx_counter[2]
.sym 61774 r_spi_master_tx_counter[0]
.sym 61783 $abc$41427$n34
.sym 61784 $abc$41427$n2696
.sym 61785 $false
.sym 61786 $false
.sym 61789 r_adc_master_tx_buffer_2[65][3]
.sym 61790 r_adc_master_tx_buffer_2[69][3]
.sym 61791 r_spi_master_tx_counter[0]
.sym 61792 r_spi_master_tx_counter[2]
.sym 61795 $abc$41427$n4011
.sym 61796 $abc$41427$n4010
.sym 61797 r_spi_master_tx_counter[1]
.sym 61798 r_spi_master_tx_counter[3]
.sym 61801 r_adc_master_tx_buffer_1[112][5]
.sym 61802 r_adc_master_tx_buffer_1[116][5]
.sym 61803 r_spi_master_tx_counter[1]
.sym 61804 r_spi_master_tx_counter[2]
.sym 61807 r_adc_master_rx_buffer_1[1]
.sym 61808 $false
.sym 61809 $false
.sym 61810 $false
.sym 61817 $abc$41427$n5633$2
.sym 61818 blink_simple_LED2.i_clk$2
.sym 61819 $false
.sym 61820 $abc$41427$n3793
.sym 61822 $abc$41427$n5038_1
.sym 61823 $abc$41427$n585
.sym 61824 $abc$41427$n3291
.sym 61825 $abc$41427$n5037_1
.sym 61826 $abc$41427$n3546
.sym 61827 r_spi_master_tx_dv
.sym 61906 $abc$41427$n4013
.sym 61907 r_spi_master_tx_counter[3]
.sym 61908 r_spi_master_tx_counter[2]
.sym 61909 $abc$41427$n5134_1
.sym 61912 $abc$41427$n4006
.sym 61913 $abc$41427$n4009
.sym 61914 $abc$41427$n5135_1
.sym 61915 $abc$41427$n3003
.sym 61918 $abc$41427$n3114_1
.sym 61919 $abc$41427$n3101
.sym 61920 r_spi_master_tx_counter[5]
.sym 61921 r_spi_master_tx_counter[4]
.sym 61924 $abc$41427$n4008
.sym 61925 $abc$41427$n4007
.sym 61926 r_spi_master_tx_counter[1]
.sym 61927 r_spi_master_tx_counter[0]
.sym 61930 r_adc_master_tx_buffer_1[62][4]
.sym 61931 r_adc_master_tx_buffer_1[63][4]
.sym 61932 r_spi_master_tx_counter[0]
.sym 61933 r_spi_master_tx_counter[1]
.sym 61936 r_adc_master_rx_buffer_1[12]
.sym 61937 $false
.sym 61938 $false
.sym 61939 $false
.sym 61940 $abc$41427$n5515
.sym 61941 blink_simple_LED2.i_clk$2
.sym 61942 $false
.sym 61943 $abc$41427$n2947
.sym 61945 $abc$41427$n4776_1
.sym 61946 r_adc_master_tx_buffer_1[112][0]
.sym 61947 r_adc_master_tx_buffer_1[113][2]
.sym 61948 r_adc_master_tx_buffer_1[114][5]
.sym 61949 r_adc_master_tx_buffer_1[115][4]
.sym 61950 r_adc_master_tx_buffer_1[115][6]
.sym 62017 $abc$41427$n5268
.sym 62018 $abc$41427$n5267
.sym 62019 r_spi_master_tx_counter[3]
.sym 62020 $abc$41427$n2744
.sym 62023 $abc$41427$n3090
.sym 62024 $abc$41427$n3089
.sym 62025 r_spi_master_tx_counter[1]
.sym 62026 r_spi_master_tx_counter[2]
.sym 62029 $abc$41427$n2717
.sym 62030 $abc$41427$n5018_1
.sym 62031 $abc$41427$n3087
.sym 62032 $abc$41427$n2744
.sym 62035 r_spi_master_tx_counter[3]
.sym 62036 $abc$41427$n3091
.sym 62037 $abc$41427$n3088
.sym 62038 $abc$41427$n3094
.sym 62041 $abc$41427$n3096
.sym 62042 $abc$41427$n3095
.sym 62043 $abc$41427$n2721
.sym 62044 $false
.sym 62047 $abc$41427$n3786
.sym 62048 $abc$41427$n3787
.sym 62049 $abc$41427$n5094_1
.sym 62050 r_spi_master_tx_counter[2]
.sym 62053 r_adc_master_rx_buffer_1[3]
.sym 62054 $false
.sym 62055 $false
.sym 62056 $false
.sym 62063 $abc$41427$n5582
.sym 62064 blink_simple_LED2.i_clk$2
.sym 62065 $false
.sym 62066 $abc$41427$n5207
.sym 62067 $abc$41427$n2948
.sym 62068 $abc$41427$n4275_1
.sym 62069 r_adc_master_tx_buffer_2[45][4]
.sym 62070 r_adc_master_tx_buffer_2[46][5]
.sym 62071 r_adc_master_tx_buffer_2[47][6]
.sym 62072 r_adc_master_tx_buffer_2[46][6]
.sym 62073 r_adc_master_tx_buffer_2[44][4]
.sym 62146 $abc$41427$n3100
.sym 62147 $abc$41427$n5019_1
.sym 62148 $abc$41427$n3127
.sym 62149 $0\r_adc_master_tx_buffer_selector[0:0]
.sym 62152 r_adc_master_tx_buffer_2[44][4]
.sym 62153 r_adc_master_tx_buffer_2[45][4]
.sym 62154 r_spi_master_tx_counter[1]
.sym 62155 r_spi_master_tx_counter[0]
.sym 62158 $abc$41427$n2700
.sym 62159 r_spi_master_adc_tx_data[18]
.sym 62160 $abc$41427$n26
.sym 62161 $abc$41427$n2699
.sym 62164 r_adc_master_configured
.sym 62165 $false
.sym 62166 $false
.sym 62167 $false
.sym 62176 $false
.sym 62177 $false
.sym 62178 $false
.sym 62179 $false
.sym 62182 $0\r_spi_master_adc_tx_data[31:0][31]
.sym 62183 $false
.sym 62184 $false
.sym 62185 $false
.sym 62186 $abc$41427$n5631$2
.sym 62187 blink_simple_LED2.i_clk$2
.sym 62188 $false
.sym 62189 $abc$41427$n5217_1
.sym 62190 $abc$41427$n3172
.sym 62191 $abc$41427$n3794
.sym 62192 $abc$41427$n5137_1
.sym 62193 $abc$41427$n5288
.sym 62194 $abc$41427$n3173
.sym 62195 r_adc_master_tx_buffer_1[22][7]
.sym 62196 r_adc_master_tx_buffer_1[23][5]
.sym 62263 r_adc_master_tx_buffer_2[120][5]
.sym 62264 $abc$41427$n2744
.sym 62265 $abc$41427$n5284
.sym 62266 r_spi_master_tx_counter[3]
.sym 62275 r_adc_master_tx_buffer_1[83][3]
.sym 62276 r_adc_master_tx_buffer_1[87][3]
.sym 62277 r_spi_master_tx_counter[2]
.sym 62278 r_spi_master_tx_counter[0]
.sym 62281 r_adc_master_tx_buffer_1[73][5]
.sym 62282 r_adc_master_tx_buffer_1[75][5]
.sym 62283 r_spi_master_tx_counter[0]
.sym 62284 r_spi_master_tx_counter[1]
.sym 62287 $abc$41427$n2988
.sym 62288 $abc$41427$n2987_1
.sym 62289 r_spi_master_tx_counter[1]
.sym 62290 r_spi_master_tx_counter[3]
.sym 62293 r_adc_master_rx_buffer_1[5]
.sym 62294 $false
.sym 62295 $false
.sym 62296 $false
.sym 62299 r_adc_master_rx_buffer_1[21]
.sym 62300 $false
.sym 62301 $false
.sym 62302 $false
.sym 62305 r_adc_master_rx_buffer_1[6]
.sym 62306 $false
.sym 62307 $false
.sym 62308 $false
.sym 62309 $abc$41427$n5524
.sym 62310 blink_simple_LED2.i_clk$2
.sym 62311 $false
.sym 62312 $abc$41427$n3174
.sym 62313 $abc$41427$n5273
.sym 62315 $abc$41427$n3721
.sym 62316 $abc$41427$n2804
.sym 62317 $abc$41427$n5106_1
.sym 62318 $abc$41427$n2808
.sym 62319 r_adc_master_tx_buffer_2[108][1]
.sym 62386 $abc$41427$n5100_1
.sym 62387 r_spi_master_tx_counter[5]
.sym 62388 $abc$41427$n3763
.sym 62389 $abc$41427$n5269
.sym 62392 r_adc_master_tx_buffer_2[99][3]
.sym 62393 r_adc_master_tx_buffer_2[103][3]
.sym 62394 r_spi_master_tx_counter[2]
.sym 62395 $false
.sym 62410 r_spi_master_tx_counter[5]
.sym 62411 $abc$41427$n5054
.sym 62412 $abc$41427$n5071_1
.sym 62413 $abc$41427$n3708
.sym 62416 $abc$41427$n5063_1
.sym 62417 $abc$41427$n5265
.sym 62418 r_spi_master_tx_counter[5]
.sym 62419 r_spi_master_tx_counter[6]
.sym 62422 r_adc_master_rx_buffer_1[3]
.sym 62423 $false
.sym 62424 $false
.sym 62425 $false
.sym 62432 $abc$41427$n5583
.sym 62433 blink_simple_LED2.i_clk$2
.sym 62434 $false
.sym 62435 $abc$41427$n4147_1
.sym 62436 $abc$41427$n5016_1
.sym 62437 $abc$41427$n3060
.sym 62438 $abc$41427$n2970
.sym 62440 $abc$41427$n5004_1
.sym 62441 $abc$41427$n2746
.sym 62442 r_adc_master_tx_buffer_1[16][3]
.sym 62509 $abc$41427$n3987
.sym 62510 $abc$41427$n3986
.sym 62511 $abc$41427$n2717
.sym 62512 $false
.sym 62515 $abc$41427$n3060
.sym 62516 $abc$41427$n3063
.sym 62517 r_spi_master_tx_counter[0]
.sym 62518 r_spi_master_tx_counter[1]
.sym 62521 $abc$41427$n5252_1
.sym 62522 $abc$41427$n5251
.sym 62523 r_spi_master_tx_counter[3]
.sym 62524 $abc$41427$n2759
.sym 62527 $abc$41427$n3064
.sym 62528 $abc$41427$n3061
.sym 62529 r_spi_master_tx_counter[0]
.sym 62530 $abc$41427$n5250_1
.sym 62533 $abc$41427$n3138
.sym 62534 $abc$41427$n3128_1
.sym 62535 $abc$41427$n2759
.sym 62536 r_spi_master_tx_counter[6]
.sym 62539 $abc$41427$n4392_1
.sym 62540 $abc$41427$n4391_1
.sym 62541 $abc$41427$n2721
.sym 62542 $false
.sym 62545 $abc$41427$n5059
.sym 62546 $abc$41427$n3599
.sym 62547 $abc$41427$n5055_1
.sym 62548 $abc$41427$n3711
.sym 62555 $abc$41427$n587
.sym 62556 blink_simple_LED2.i_clk$2
.sym 62557 $false
.sym 62558 $abc$41427$n5215_1
.sym 62559 $abc$41427$n5218_1
.sym 62560 $abc$41427$n2968
.sym 62561 $abc$41427$n5214_1
.sym 62562 r_adc_master_tx_buffer_1[72][7]
.sym 62563 r_adc_master_tx_buffer_1[72][0]
.sym 62564 r_adc_master_tx_buffer_1[73][7]
.sym 62565 r_adc_master_tx_buffer_1[74][7]
.sym 62638 $abc$41427$n2721
.sym 62639 $abc$41427$n4933_1
.sym 62640 $abc$41427$n2746
.sym 62641 $abc$41427$n2759
.sym 62644 $abc$41427$n4939_1
.sym 62645 $abc$41427$n2737
.sym 62646 $0\r_adc_master_tx_buffer_selector[0:0]
.sym 62647 $abc$41427$n4934_1
.sym 62656 r_adc_master_tx_buffer_1[18][0]
.sym 62657 r_adc_master_tx_buffer_1[22][0]
.sym 62658 r_spi_master_tx_counter[0]
.sym 62659 $abc$41427$n5033_1
.sym 62662 r_adc_master_tx_buffer_1[74][6]
.sym 62663 r_adc_master_tx_buffer_1[75][6]
.sym 62664 r_spi_master_tx_counter[0]
.sym 62665 r_spi_master_tx_counter[1]
.sym 62668 r_adc_master_tx_buffer_2[120][2]
.sym 62669 $abc$41427$n2738
.sym 62670 r_spi_master_tx_counter[3]
.sym 62671 $abc$41427$n2744
.sym 62674 r_adc_master_rx_buffer_1[14]
.sym 62675 $false
.sym 62676 $false
.sym 62677 $false
.sym 62678 $abc$41427$n5524
.sym 62679 blink_simple_LED2.i_clk$2
.sym 62680 $false
.sym 62681 $abc$41427$n3768
.sym 62682 $abc$41427$n4939_1
.sym 62683 $abc$41427$n3765
.sym 62684 $abc$41427$n4065
.sym 62685 $abc$41427$n5287
.sym 62686 $abc$41427$n3764
.sym 62687 r_adc_master_tx_buffer_1[73][1]
.sym 62767 $abc$41427$n3774
.sym 62768 $abc$41427$n3764
.sym 62769 $abc$41427$n2759
.sym 62770 $0\r_adc_master_tx_buffer_selector[0:0]
.sym 62773 r_adc_master_rx_buffer_1[5]
.sym 62774 $false
.sym 62775 $false
.sym 62776 $false
.sym 62779 r_adc_master_rx_buffer_1[11]
.sym 62780 $false
.sym 62781 $false
.sym 62782 $false
.sym 62791 r_adc_master_rx_buffer_1[14]
.sym 62792 $false
.sym 62793 $false
.sym 62794 $false
.sym 62797 r_adc_master_rx_buffer_1[2]
.sym 62798 $false
.sym 62799 $false
.sym 62800 $false
.sym 62801 $abc$41427$n5498
.sym 62802 blink_simple_LED2.i_clk$2
.sym 62803 $false
.sym 62805 $abc$41427$n4946_1
.sym 62806 r_adc_master_tx_buffer_1[117][2]
.sym 62807 r_adc_master_tx_buffer_1[116][2]
.sym 62808 r_adc_master_tx_buffer_1[117][5]
.sym 62809 r_adc_master_tx_buffer_1[117][4]
.sym 62810 r_adc_master_tx_buffer_1[118][2]
.sym 62884 r_adc_master_tx_buffer_2[80][4]
.sym 62885 r_adc_master_tx_buffer_2[84][4]
.sym 62886 r_spi_master_tx_counter[2]
.sym 62887 $false
.sym 62890 $abc$41427$n5085
.sym 62891 $abc$41427$n3712
.sym 62892 r_spi_master_tx_counter[6]
.sym 62893 $0\r_adc_master_tx_buffer_selector[0:0]
.sym 62896 r_adc_master_tx_buffer_1[114][2]
.sym 62897 r_adc_master_tx_buffer_1[118][2]
.sym 62898 r_spi_master_tx_counter[1]
.sym 62899 r_spi_master_tx_counter[2]
.sym 62902 r_adc_master_tx_buffer_1[112][2]
.sym 62903 r_adc_master_tx_buffer_1[116][2]
.sym 62904 r_spi_master_tx_counter[1]
.sym 62905 $abc$41427$n4962_1
.sym 62908 $abc$41427$n3279
.sym 62909 $abc$41427$n4665_1
.sym 62910 r_adc_master_rx_buffer_1[29]
.sym 62911 $false
.sym 62914 $abc$41427$n3924
.sym 62915 $abc$41427$n3921
.sym 62916 r_spi_master_tx_counter[0]
.sym 62917 $abc$41427$n5278
.sym 62920 $abc$41427$n5630
.sym 62921 w_adc_master_range_na
.sym 62922 $abc$41427$n4664_1
.sym 62923 $false
.sym 62924 $true
.sym 62925 blink_simple_LED2.i_clk$2
.sym 62926 $false
.sym 62927 $abc$41427$n3719
.sym 62929 $abc$41427$n3720
.sym 62930 $abc$41427$n3722
.sym 62933 r_adc_master_tx_buffer_2[82][1]
.sym 62934 r_adc_master_tx_buffer_2[81][1]
.sym 63001 r_adc_master_tx_buffer_1[28][5]
.sym 63002 r_adc_master_tx_buffer_1[29][5]
.sym 63003 r_spi_master_tx_counter[1]
.sym 63004 r_spi_master_tx_counter[0]
.sym 63007 $abc$41427$n3910
.sym 63008 $abc$41427$n3907
.sym 63009 r_spi_master_tx_counter[0]
.sym 63010 $abc$41427$n5274
.sym 63013 $abc$41427$n5276
.sym 63014 $abc$41427$n5275
.sym 63015 r_spi_master_tx_counter[3]
.sym 63016 $abc$41427$n3032
.sym 63019 $abc$41427$n3713
.sym 63020 $abc$41427$n3719
.sym 63021 $abc$41427$n2759
.sym 63022 $abc$41427$n5081_1
.sym 63025 $abc$41427$n4156_1
.sym 63026 $abc$41427$n4155_1
.sym 63027 $abc$41427$n2717
.sym 63028 $false
.sym 63031 r_adc_master_tx_buffer_1[30][5]
.sym 63032 r_adc_master_tx_buffer_1[31][5]
.sym 63033 r_spi_master_tx_counter[0]
.sym 63034 r_spi_master_tx_counter[1]
.sym 63037 r_adc_master_tx_buffer_1[46][5]
.sym 63038 r_adc_master_tx_buffer_1[47][5]
.sym 63039 r_spi_master_tx_counter[0]
.sym 63040 r_spi_master_tx_counter[1]
.sym 63043 r_adc_master_rx_buffer_1[13]
.sym 63044 $false
.sym 63045 $false
.sym 63046 $false
.sym 63047 $abc$41427$n5503
.sym 63048 blink_simple_LED2.i_clk$2
.sym 63049 $false
.sym 63050 $abc$41427$n4568_1
.sym 63051 $abc$41427$n3061
.sym 63053 $abc$41427$n3398
.sym 63054 $abc$41427$n5519
.sym 63055 r_adc_master_tx_buffer_2[108][7]
.sym 63056 r_adc_master_tx_buffer_2[108][0]
.sym 63057 r_adc_master_tx_buffer_2[111][7]
.sym 63124 r_adc_master_rx_reading_counter[0]
.sym 63125 $abc$41427$n3144
.sym 63126 $abc$41427$n4716_1
.sym 63127 $abc$41427$n4743_1
.sym 63136 r_adc_master_tx_buffer_2[96][1]
.sym 63137 r_adc_master_tx_buffer_2[100][1]
.sym 63138 r_spi_master_tx_counter[0]
.sym 63139 r_spi_master_tx_counter[2]
.sym 63142 $abc$41427$n3408
.sym 63143 $abc$41427$n3405
.sym 63144 $abc$41427$n3411
.sym 63145 $abc$41427$n3414
.sym 63148 $abc$41427$n4705_1
.sym 63149 $abc$41427$n4706_1
.sym 63150 $abc$41427$n4708_1
.sym 63151 $false
.sym 63154 $abc$41427$n3717
.sym 63155 $abc$41427$n3718
.sym 63156 r_spi_master_tx_counter[1]
.sym 63157 $abc$41427$n3714
.sym 63160 r_adc_master_rx_buffer_1[29]
.sym 63161 $false
.sym 63162 $false
.sym 63163 $false
.sym 63166 r_adc_master_rx_buffer_1[17]
.sym 63167 $false
.sym 63168 $false
.sym 63169 $false
.sym 63170 $abc$41427$n5552
.sym 63171 blink_simple_LED2.i_clk$2
.sym 63172 $false
.sym 63173 $abc$41427$n2724
.sym 63174 $abc$41427$n2728
.sym 63175 $abc$41427$n3714
.sym 63176 $abc$41427$n3860
.sym 63177 $abc$41427$n4449_1
.sym 63178 $abc$41427$n5521
.sym 63179 $abc$41427$n5486
.sym 63180 r_adc_master_tx_buffer_2[47][5]
.sym 63247 r_adc_master_tx_buffer_2[66][4]
.sym 63248 r_adc_master_tx_buffer_2[70][4]
.sym 63249 r_spi_master_tx_counter[2]
.sym 63250 $false
.sym 63253 r_adc_master_rx_reading_counter[0]
.sym 63254 $abc$41427$n4708_1
.sym 63255 $abc$41427$n4716_1
.sym 63256 $abc$41427$n4743_1
.sym 63259 $abc$41427$n2733
.sym 63260 $abc$41427$n2732
.sym 63261 $abc$41427$n2717
.sym 63262 $false
.sym 63265 r_adc_master_tx_buffer_2[76][2]
.sym 63266 r_adc_master_tx_buffer_2[77][2]
.sym 63267 r_spi_master_tx_counter[1]
.sym 63268 r_spi_master_tx_counter[0]
.sym 63271 $abc$41427$n4743_1
.sym 63272 $abc$41427$n4728_1
.sym 63273 $abc$41427$n4708_1
.sym 63274 $false
.sym 63277 r_adc_master_tx_buffer_2[49][4]
.sym 63278 r_adc_master_tx_buffer_2[53][4]
.sym 63279 r_spi_master_tx_counter[2]
.sym 63280 $false
.sym 63283 r_adc_master_rx_buffer_1[31]
.sym 63284 $false
.sym 63285 $false
.sym 63286 $false
.sym 63289 r_adc_master_rx_buffer_1[25]
.sym 63290 $false
.sym 63291 $false
.sym 63292 $false
.sym 63293 $abc$41427$n5582
.sym 63294 blink_simple_LED2.i_clk$2
.sym 63295 $false
.sym 63296 $abc$41427$n3716
.sym 63297 $abc$41427$n5635
.sym 63298 $abc$41427$n5507
.sym 63299 $abc$41427$n5531
.sym 63300 r_adc_master_tx_buffer_2[97][4]
.sym 63301 r_adc_master_tx_buffer_2[98][1]
.sym 63302 r_adc_master_tx_buffer_2[99][0]
.sym 63303 r_adc_master_tx_buffer_2[97][0]
.sym 63370 r_adc_master_rx_reading_counter[0]
.sym 63371 $abc$41427$n4710_1
.sym 63372 $abc$41427$n4726_1
.sym 63373 $abc$41427$n4743_1
.sym 63376 r_adc_master_rx_reading_counter[0]
.sym 63377 $abc$41427$n4710_1
.sym 63378 $abc$41427$n4726_1
.sym 63379 $abc$41427$n4705_1
.sym 63382 r_adc_master_tx_buffer_1[30][4]
.sym 63383 r_adc_master_tx_buffer_1[31][4]
.sym 63384 r_spi_master_tx_counter[0]
.sym 63385 r_spi_master_tx_counter[1]
.sym 63388 r_adc_master_rx_buffer_1[21]
.sym 63389 $false
.sym 63390 $false
.sym 63391 $false
.sym 63394 r_adc_master_rx_buffer_1[11]
.sym 63395 $false
.sym 63396 $false
.sym 63397 $false
.sym 63400 r_adc_master_rx_buffer_1[30]
.sym 63401 $false
.sym 63402 $false
.sym 63403 $false
.sym 63406 r_adc_master_rx_buffer_1[12]
.sym 63407 $false
.sym 63408 $false
.sym 63409 $false
.sym 63412 r_adc_master_rx_buffer_1[4]
.sym 63413 $false
.sym 63414 $false
.sym 63415 $false
.sym 63416 $abc$41427$n5491
.sym 63417 blink_simple_LED2.i_clk$2
.sym 63418 $false
.sym 63419 $abc$41427$n2273
.sym 63420 $abc$41427$n3239
.sym 63421 $abc$41427$n3241
.sym 63422 $abc$41427$n474
.sym 63423 spiMasterADC.r_TX_Count[2]
.sym 63425 spiMasterADC.r_TX_Count[0]
.sym 63426 spiMasterADC.r_TX_Count[1]
.sym 63455 $true
.sym 63492 spiMasterADC.r_TX_Count[0]$2
.sym 63493 $false
.sym 63494 spiMasterADC.r_TX_Count[0]
.sym 63495 $false
.sym 63496 $false
.sym 63498 $auto$alumacc.cc:474:replace_alu$1651.C[2]
.sym 63500 spiMasterADC.r_TX_Count[1]
.sym 63501 $true$2
.sym 63505 $false
.sym 63506 spiMasterADC.r_TX_Count[2]
.sym 63507 $false
.sym 63508 $auto$alumacc.cc:474:replace_alu$1651.C[2]
.sym 63511 $abc$41427$n3410
.sym 63512 $abc$41427$n3409
.sym 63513 r_spi_master_tx_counter[1]
.sym 63514 r_spi_master_tx_counter[3]
.sym 63517 $abc$41427$n3237
.sym 63518 spiMasterADC.r_SM_CS[2]
.sym 63519 $abc$41427$n3236
.sym 63520 spiMasterADC.r_TX_Count[2]
.sym 63523 r_adc_master_tx_buffer_2[66][0]
.sym 63524 r_adc_master_tx_buffer_2[70][0]
.sym 63525 r_spi_master_tx_counter[0]
.sym 63526 r_spi_master_tx_counter[2]
.sym 63529 r_adc_master_rx_buffer_1[8]
.sym 63530 $false
.sym 63531 $false
.sym 63532 $false
.sym 63535 r_adc_master_rx_buffer_1[9]
.sym 63536 $false
.sym 63537 $false
.sym 63538 $false
.sym 63539 $abc$41427$n5575
.sym 63540 blink_simple_LED2.i_clk$2
.sym 63541 $false
.sym 63542 $abc$41427$n5143_1
.sym 63544 $abc$41427$n3400
.sym 63545 $abc$41427$n5027_1
.sym 63546 $abc$41427$n5144_1
.sym 63547 $abc$41427$n3397
.sym 63548 r_adc_master_tx_buffer_1[60][5]
.sym 63549 r_adc_master_tx_buffer_1[60][3]
.sym 63622 r_spi_master_tx_counter[6]
.sym 63623 $false
.sym 63624 $false
.sym 63625 $false
.sym 63634 r_spi_master_tx_counter[5]
.sym 63635 $false
.sym 63636 $false
.sym 63637 $false
.sym 63640 r_spi_master_tx_counter[4]
.sym 63641 $false
.sym 63642 $false
.sym 63643 $false
.sym 63646 $abc$41427$n3416
.sym 63647 $abc$41427$n3415
.sym 63648 $abc$41427$n2717
.sym 63649 $false
.sym 63652 r_adc_master_rx_buffer_1[5]
.sym 63653 $false
.sym 63654 $false
.sym 63655 $false
.sym 63662 $abc$41427$n5568
.sym 63663 blink_simple_LED2.i_clk$2
.sym 63664 $false
.sym 63665 $abc$41427$n4233_1
.sym 63666 $abc$41427$n4002
.sym 63668 $abc$41427$n5460
.sym 63669 $abc$41427$n4231_1
.sym 63670 r_adc_master_tx_buffer_2[79][6]
.sym 63671 r_adc_master_tx_buffer_2[78][0]
.sym 63672 r_adc_master_tx_buffer_2[77][5]
.sym 63701 $true
.sym 63738 $abc$41427$n214$2
.sym 63739 $false
.sym 63740 $abc$41427$n214
.sym 63741 $false
.sym 63742 $false
.sym 63744 $auto$alumacc.cc:474:replace_alu$1561.C[2]
.sym 63746 $false
.sym 63747 $abc$41427$n211
.sym 63750 $auto$alumacc.cc:474:replace_alu$1561.C[3]
.sym 63752 $false
.sym 63753 $abc$41427$n210
.sym 63756 $auto$alumacc.cc:474:replace_alu$1561.C[4]
.sym 63758 $true$2
.sym 63759 $abc$41427$n5460
.sym 63762 $auto$alumacc.cc:474:replace_alu$1561.C[5]
.sym 63764 $true$2
.sym 63765 $abc$41427$n5461
.sym 63768 $auto$alumacc.cc:474:replace_alu$1561.C[6]
.sym 63770 $true$2
.sym 63771 $abc$41427$n5462
.sym 63774 $abc$41427$n5378$2
.sym 63776 $true$2
.sym 63777 $abc$41427$n5463
.sym 63784 $abc$41427$n5378$2
.sym 63788 r_adc_master_tx_buffer_2[41][5]
.sym 63793 r_adc_master_tx_buffer_2[43][4]
.sym 63862 r_adc_master_tx_buffer_2[78][0]
.sym 63863 r_adc_master_tx_buffer_2[79][0]
.sym 63864 r_spi_master_tx_counter[0]
.sym 63865 r_spi_master_tx_counter[1]
.sym 63868 r_adc_master_tx_buffer_2[82][4]
.sym 63869 r_adc_master_tx_buffer_2[86][4]
.sym 63870 r_spi_master_tx_counter[2]
.sym 63871 $false
.sym 63874 r_spi_master_tx_counter[0]
.sym 63875 $false
.sym 63876 $false
.sym 63877 $false
.sym 63880 r_spi_master_tx_counter[2]
.sym 63881 $false
.sym 63882 $false
.sym 63883 $false
.sym 63886 r_adc_master_tx_buffer_2[56][0]
.sym 63887 r_adc_master_tx_buffer_2[57][0]
.sym 63888 r_spi_master_tx_counter[1]
.sym 63889 r_spi_master_tx_counter[0]
.sym 63892 r_adc_master_rx_buffer_1[16]
.sym 63893 $false
.sym 63894 $false
.sym 63895 $false
.sym 63898 r_adc_master_rx_buffer_1[24]
.sym 63899 $false
.sym 63900 $false
.sym 63901 $false
.sym 63908 $abc$41427$n5572
.sym 63909 blink_simple_LED2.i_clk$2
.sym 63910 $false
.sym 63911 r_adc_master_tx_buffer_2[83][0]
.sym 63917 r_adc_master_tx_buffer_2[83][1]
.sym 64009 r_adc_master_rx_buffer_1[8]
.sym 64010 $false
.sym 64011 $false
.sym 64012 $false
.sym 64021 r_adc_master_rx_buffer_1[1]
.sym 64022 $false
.sym 64023 $false
.sym 64024 $false
.sym 64031 $abc$41427$n5574
.sym 64032 blink_simple_LED2.i_clk$2
.sym 64033 $false
.sym 64034 $abc$41427$n3959
.sym 64035 r_adc_master_tx_buffer_1[103][4]
.sym 64037 r_adc_master_tx_buffer_1[101][5]
.sym 64038 r_adc_master_tx_buffer_1[102][4]
.sym 64114 r_adc_master_tx_buffer_2[64][4]
.sym 64115 r_adc_master_tx_buffer_2[68][4]
.sym 64116 r_spi_master_tx_counter[2]
.sym 64117 $false
.sym 64120 $abc$41427$n3960
.sym 64121 $abc$41427$n3959
.sym 64122 r_spi_master_tx_counter[2]
.sym 64123 r_spi_master_tx_counter[1]
.sym 64126 r_adc_master_rx_buffer_1[26]
.sym 64127 $false
.sym 64128 $false
.sym 64129 $false
.sym 64132 r_adc_master_rx_buffer_1[0]
.sym 64133 $false
.sym 64134 $false
.sym 64135 $false
.sym 64154 $abc$41427$n5577
.sym 64155 blink_simple_LED2.i_clk$2
.sym 64156 $false
.sym 64158 r_adc_master_tx_buffer_2[101][3]
.sym 64159 r_adc_master_tx_buffer_2[100][3]
.sym 64160 r_adc_master_tx_buffer_2[102][1]
.sym 64161 r_adc_master_tx_buffer_2[100][5]
.sym 64162 r_adc_master_tx_buffer_2[102][2]
.sym 64243 r_adc_master_tx_buffer_1[98][4]
.sym 64244 r_adc_master_tx_buffer_1[99][4]
.sym 64245 r_spi_master_tx_counter[0]
.sym 64246 $false
.sym 64249 r_adc_master_tx_buffer_1[96][3]
.sym 64250 r_adc_master_tx_buffer_1[97][3]
.sym 64251 r_spi_master_tx_counter[0]
.sym 64252 $false
.sym 64261 $abc$41427$n3066
.sym 64262 $abc$41427$n3067
.sym 64263 $abc$41427$n5010_1
.sym 64264 r_spi_master_tx_counter[2]
.sym 64273 r_adc_master_rx_buffer_1[20]
.sym 64274 $false
.sym 64275 $false
.sym 64276 $false
.sym 64277 $abc$41427$n5570
.sym 64278 blink_simple_LED2.i_clk$2
.sym 64279 $false
.sym 64284 r_adc_master_tx_buffer_2[11][5]
.sym 64287 r_adc_master_tx_buffer_2[10][7]
.sym 64366 r_adc_master_rx_buffer_1[12]
.sym 64367 $false
.sym 64368 $false
.sym 64369 $false
.sym 64396 r_adc_master_rx_buffer_1[19]
.sym 64397 $false
.sym 64398 $false
.sym 64399 $false
.sym 64400 $abc$41427$n5540
.sym 64401 blink_simple_LED2.i_clk$2
.sym 64402 $false
.sym 64404 $abc$41427$n3399
.sym 64405 r_adc_master_tx_buffer_2[78][6]
.sym 64489 r_adc_master_rx_buffer_1[12]
.sym 64490 $false
.sym 64491 $false
.sym 64492 $false
.sym 64523 $abc$41427$n5575
.sym 64524 blink_simple_LED2.i_clk$2
.sym 64525 $false
.sym 64599 $abc$41427$n5587
.sym 64625 $abc$41427$n2875
.sym 64627 r_adc_master_tx_buffer_2[23][2]
.sym 64630 r_adc_master_tx_buffer_2[21][3]
.sym 64631 r_adc_master_tx_buffer_2[22][2]
.sym 64712 $abc$41427$n2875
.sym 64713 $abc$41427$n2874
.sym 64714 r_spi_master_tx_counter[1]
.sym 64715 r_spi_master_tx_counter[3]
.sym 64718 r_adc_master_tx_buffer_2[48][6]
.sym 64719 r_adc_master_tx_buffer_2[49][6]
.sym 64720 r_spi_master_tx_counter[0]
.sym 64721 $false
.sym 64730 r_adc_master_tx_buffer_2[18][2]
.sym 64731 r_adc_master_tx_buffer_2[22][2]
.sym 64732 r_spi_master_tx_counter[0]
.sym 64733 r_spi_master_tx_counter[2]
.sym 64742 r_adc_master_rx_buffer_1[10]
.sym 64743 $false
.sym 64744 $false
.sym 64745 $false
.sym 64746 $abc$41427$n5561
.sym 64747 blink_simple_LED2.i_clk$2
.sym 64748 $false
.sym 64754 r_adc_master_tx_buffer_2[32][5]
.sym 64757 r_adc_master_tx_buffer_2[34][5]
.sym 64881 r_adc_master_rx_buffer_1[2]
.sym 64882 $false
.sym 64883 $false
.sym 64884 $false
.sym 64893 r_adc_master_rx_buffer_1[23]
.sym 64894 $false
.sym 64895 $false
.sym 64896 $false
.sym 64905 r_adc_master_rx_buffer_1[19]
.sym 64906 $false
.sym 64907 $false
.sym 64908 $false
.sym 64909 $abc$41427$n5507
.sym 64910 blink_simple_LED2.i_clk$2
.sym 64911 $false
.sym 64912 $abc$41427$n4520_1
.sym 64913 $abc$41427$n4518_1
.sym 64915 $abc$41427$n4519_1
.sym 64916 $abc$41427$n5173_1
.sym 64917 r_adc_master_tx_buffer_2[5][4]
.sym 64919 r_adc_master_tx_buffer_2[4][4]
.sym 64998 r_adc_master_tx_buffer_1[78][7]
.sym 64999 r_adc_master_tx_buffer_1[79][7]
.sym 65000 r_spi_master_tx_counter[0]
.sym 65001 $false
.sym 65004 $abc$41427$n4283_1
.sym 65005 $abc$41427$n4282_1
.sym 65006 r_spi_master_tx_counter[1]
.sym 65007 r_spi_master_tx_counter[2]
.sym 65022 r_adc_master_rx_buffer_1[15]
.sym 65023 $false
.sym 65024 $false
.sym 65025 $false
.sym 65028 r_adc_master_rx_buffer_1[7]
.sym 65029 $false
.sym 65030 $false
.sym 65031 $false
.sym 65032 $abc$41427$n5570
.sym 65033 blink_simple_LED2.i_clk$2
.sym 65034 $false
.sym 65036 $abc$41427$n3081
.sym 65038 $abc$41427$n3103_1
.sym 65039 r_adc_master_tx_buffer_2[62][1]
.sym 65115 r_adc_master_rx_buffer_1[12]
.sym 65116 $false
.sym 65117 $false
.sym 65118 $false
.sym 65121 r_adc_master_rx_buffer_1[15]
.sym 65122 $false
.sym 65123 $false
.sym 65124 $false
.sym 65155 $abc$41427$n5635$2
.sym 65156 blink_simple_LED2.i_clk$2
.sym 65157 $false
.sym 65158 $abc$41427$n2943
.sym 65159 r_adc_master_tx_buffer_1[51][6]
.sym 65160 r_adc_master_tx_buffer_1[50][5]
.sym 65161 r_adc_master_tx_buffer_1[50][3]
.sym 65162 r_adc_master_tx_buffer_1[51][4]
.sym 65163 r_adc_master_tx_buffer_1[50][4]
.sym 65164 r_adc_master_tx_buffer_1[48][3]
.sym 65165 r_adc_master_tx_buffer_1[49][4]
.sym 65232 r_adc_master_tx_buffer_1[18][4]
.sym 65233 r_adc_master_tx_buffer_1[22][4]
.sym 65234 r_spi_master_tx_counter[0]
.sym 65235 r_spi_master_tx_counter[2]
.sym 65238 r_adc_master_rx_buffer_1[22]
.sym 65239 $false
.sym 65240 $false
.sym 65241 $false
.sym 65256 r_adc_master_rx_buffer_1[10]
.sym 65257 $false
.sym 65258 $false
.sym 65259 $false
.sym 65268 r_adc_master_rx_buffer_1[12]
.sym 65269 $false
.sym 65270 $false
.sym 65271 $false
.sym 65278 $abc$41427$n5633$2
.sym 65279 blink_simple_LED2.i_clk$2
.sym 65280 $false
.sym 65281 $abc$41427$n3784
.sym 65283 $abc$41427$n2941
.sym 65284 $abc$41427$n2942
.sym 65285 $abc$41427$n3881
.sym 65286 spiMasterADC.SPI_Master_Inst.r_TX_Byte[5]
.sym 65287 spiMasterADC.SPI_Master_Inst.r_TX_Byte[0]
.sym 65288 spiMasterADC.SPI_Master_Inst.r_TX_Byte[1]
.sym 65379 r_adc_master_rx_buffer_1[29]
.sym 65380 $false
.sym 65381 $false
.sym 65382 $false
.sym 65385 r_adc_master_rx_buffer_1[27]
.sym 65386 $false
.sym 65387 $false
.sym 65388 $false
.sym 65391 r_adc_master_rx_buffer_1[2]
.sym 65392 $false
.sym 65393 $false
.sym 65394 $false
.sym 65397 r_adc_master_rx_buffer_1[8]
.sym 65398 $false
.sym 65399 $false
.sym 65400 $false
.sym 65401 $abc$41427$n5633$2
.sym 65402 blink_simple_LED2.i_clk$2
.sym 65403 $false
.sym 65404 $abc$41427$n3783
.sym 65405 $abc$41427$n3687
.sym 65406 $abc$41427$n3780
.sym 65407 $abc$41427$n5266
.sym 65408 r_adc_master_tx_buffer_2[63][1]
.sym 65409 r_adc_master_tx_buffer_2[60][3]
.sym 65411 r_adc_master_tx_buffer_2[63][3]
.sym 65478 r_adc_master_tx_buffer_1[72][3]
.sym 65479 r_adc_master_tx_buffer_1[73][3]
.sym 65480 r_spi_master_tx_counter[1]
.sym 65481 r_spi_master_tx_counter[0]
.sym 65484 r_adc_master_tx_buffer_1[74][0]
.sym 65485 r_adc_master_tx_buffer_1[75][0]
.sym 65486 r_spi_master_tx_counter[0]
.sym 65487 r_spi_master_tx_counter[1]
.sym 65490 r_adc_master_rx_buffer_1[2]
.sym 65491 $false
.sym 65492 $false
.sym 65493 $false
.sym 65496 r_adc_master_rx_buffer_1[10]
.sym 65497 $false
.sym 65498 $false
.sym 65499 $false
.sym 65502 r_adc_master_rx_buffer_1[8]
.sym 65503 $false
.sym 65504 $false
.sym 65505 $false
.sym 65508 r_adc_master_rx_buffer_1[0]
.sym 65509 $false
.sym 65510 $false
.sym 65511 $false
.sym 65514 r_adc_master_rx_buffer_1[27]
.sym 65515 $false
.sym 65516 $false
.sym 65517 $false
.sym 65520 r_adc_master_rx_buffer_1[19]
.sym 65521 $false
.sym 65522 $false
.sym 65523 $false
.sym 65524 $abc$41427$n5524
.sym 65525 blink_simple_LED2.i_clk$2
.sym 65526 $false
.sym 65527 $abc$41427$n2828_1
.sym 65528 $abc$41427$n5267
.sym 65529 r_adc_master_tx_buffer_2[16][5]
.sym 65530 r_adc_master_tx_buffer_2[18][4]
.sym 65534 r_adc_master_tx_buffer_2[16][1]
.sym 65613 r_adc_master_tx_buffer_1[74][2]
.sym 65614 r_adc_master_tx_buffer_1[75][2]
.sym 65615 r_spi_master_tx_counter[0]
.sym 65616 r_spi_master_tx_counter[1]
.sym 65619 r_adc_master_rx_buffer_1[17]
.sym 65620 $false
.sym 65621 $false
.sym 65622 $false
.sym 65643 r_adc_master_rx_buffer_1[3]
.sym 65644 $false
.sym 65645 $false
.sym 65646 $false
.sym 65647 $abc$41427$n5474
.sym 65648 blink_simple_LED2.i_clk$2
.sym 65649 $false
.sym 65650 $abc$41427$n4948_1
.sym 65651 $abc$41427$n4947_1
.sym 65652 $abc$41427$n4092
.sym 65653 r_adc_master_tx_buffer_1[19][2]
.sym 65654 r_adc_master_tx_buffer_1[17][5]
.sym 65655 r_adc_master_tx_buffer_1[16][0]
.sym 65656 r_adc_master_tx_buffer_1[18][5]
.sym 65657 r_adc_master_tx_buffer_1[16][5]
.sym 65724 r_adc_master_tx_buffer_1[16][5]
.sym 65725 r_adc_master_tx_buffer_1[20][5]
.sym 65726 r_spi_master_tx_counter[0]
.sym 65727 r_spi_master_tx_counter[2]
.sym 65730 r_adc_master_tx_buffer_2[16][1]
.sym 65731 r_adc_master_tx_buffer_2[20][1]
.sym 65732 r_spi_master_tx_counter[0]
.sym 65733 $abc$41427$n5072
.sym 65736 r_adc_master_tx_buffer_2[22][7]
.sym 65737 r_adc_master_tx_buffer_2[18][7]
.sym 65738 r_spi_master_tx_counter[0]
.sym 65739 $abc$41427$n5219
.sym 65748 r_adc_master_tx_buffer_2[17][1]
.sym 65749 r_adc_master_tx_buffer_2[21][1]
.sym 65750 r_spi_master_tx_counter[0]
.sym 65751 r_spi_master_tx_counter[2]
.sym 65754 r_adc_master_rx_buffer_1[8]
.sym 65755 $false
.sym 65756 $false
.sym 65757 $false
.sym 65760 r_adc_master_rx_buffer_1[14]
.sym 65761 $false
.sym 65762 $false
.sym 65763 $false
.sym 65770 $abc$41427$n5563
.sym 65771 blink_simple_LED2.i_clk$2
.sym 65772 $false
.sym 65773 $abc$41427$n2741
.sym 65774 $abc$41427$n4358_1
.sym 65776 $abc$41427$n5070
.sym 65777 $abc$41427$n4949_1
.sym 65778 $abc$41427$n5069
.sym 65779 r_adc_master_tx_buffer_2[18][1]
.sym 65780 r_adc_master_tx_buffer_2[19][5]
.sym 65847 r_adc_master_tx_buffer_1[17][5]
.sym 65848 r_adc_master_tx_buffer_1[21][5]
.sym 65849 r_spi_master_tx_counter[2]
.sym 65850 r_spi_master_tx_counter[0]
.sym 65853 $abc$41427$n4152_1
.sym 65854 $abc$41427$n4153_1
.sym 65855 r_spi_master_tx_counter[1]
.sym 65856 r_spi_master_tx_counter[3]
.sym 65859 r_adc_master_tx_buffer_1[48][6]
.sym 65860 r_adc_master_tx_buffer_1[52][6]
.sym 65861 r_spi_master_tx_counter[2]
.sym 65862 $false
.sym 65865 r_adc_master_rx_buffer_1[17]
.sym 65866 $false
.sym 65867 $false
.sym 65868 $false
.sym 65871 r_adc_master_rx_buffer_1[16]
.sym 65872 $false
.sym 65873 $false
.sym 65874 $false
.sym 65877 r_adc_master_rx_buffer_1[0]
.sym 65878 $false
.sym 65879 $false
.sym 65880 $false
.sym 65883 r_adc_master_rx_buffer_1[25]
.sym 65884 $false
.sym 65885 $false
.sym 65886 $false
.sym 65889 r_adc_master_rx_buffer_1[30]
.sym 65890 $false
.sym 65891 $false
.sym 65892 $false
.sym 65893 $abc$41427$n5507
.sym 65894 blink_simple_LED2.i_clk$2
.sym 65895 $false
.sym 65896 $abc$41427$n3825
.sym 65897 $abc$41427$n3486
.sym 65898 $abc$41427$n587
.sym 65899 $abc$41427$n4357_1
.sym 65900 $abc$41427$n2744
.sym 65901 $abc$41427$n3482
.sym 65902 $abc$41427$n3483
.sym 65903 r_adc_master_tx_buffer_2[23][4]
.sym 65970 $abc$41427$n3795
.sym 65971 $abc$41427$n3794
.sym 65972 r_spi_master_tx_counter[1]
.sym 65973 r_spi_master_tx_counter[2]
.sym 65982 $abc$41427$n3546
.sym 65983 r_spi_master_tx_counter[0]
.sym 65984 r_spi_master_tx_counter[3]
.sym 65985 $abc$41427$n5037_1
.sym 65988 $0\r_spi_master_tx_dv[0:0]
.sym 65989 $abc$41427$n3172
.sym 65990 $abc$41427$n3175
.sym 65991 $false
.sym 65994 $abc$41427$n3172
.sym 65995 $0\r_spi_master_tx_dv[0:0]
.sym 65996 $false
.sym 65997 $false
.sym 66000 $abc$41427$n3542
.sym 66001 $abc$41427$n3543
.sym 66002 r_spi_master_tx_counter[0]
.sym 66003 r_spi_master_tx_counter[1]
.sym 66006 r_adc_master_tx_buffer_1[112][0]
.sym 66007 r_adc_master_tx_buffer_1[116][0]
.sym 66008 r_spi_master_tx_counter[2]
.sym 66009 $false
.sym 66012 $0\r_spi_master_tx_dv[0:0]
.sym 66013 $false
.sym 66014 $false
.sym 66015 $false
.sym 66016 $abc$41427$n585
.sym 66017 blink_simple_LED2.i_clk$2
.sym 66018 $false
.sym 66019 $abc$41427$n2940
.sym 66020 $abc$41427$n2944
.sym 66021 $abc$41427$n2946
.sym 66022 $abc$41427$n5166_1
.sym 66023 $abc$41427$n5305
.sym 66024 $abc$41427$n5306
.sym 66025 r_adc_master_tx_buffer_2[86][7]
.sym 66026 r_adc_master_tx_buffer_2[86][1]
.sym 66093 $abc$41427$n2949
.sym 66094 $abc$41427$n2948
.sym 66095 $abc$41427$n2717
.sym 66096 $false
.sym 66105 $0\r_spi_master_tx_dv[0:0]
.sym 66106 r_spi_master_tx_counter[0]
.sym 66107 $abc$41427$n5378
.sym 66108 r_spi_master_tx_counter[1]
.sym 66111 r_adc_master_rx_buffer_1[24]
.sym 66112 $false
.sym 66113 $false
.sym 66114 $false
.sym 66117 r_adc_master_rx_buffer_1[18]
.sym 66118 $false
.sym 66119 $false
.sym 66120 $false
.sym 66123 r_adc_master_rx_buffer_1[13]
.sym 66124 $false
.sym 66125 $false
.sym 66126 $false
.sym 66129 r_adc_master_rx_buffer_1[4]
.sym 66130 $false
.sym 66131 $false
.sym 66132 $false
.sym 66135 r_adc_master_rx_buffer_1[6]
.sym 66136 $false
.sym 66137 $false
.sym 66138 $false
.sym 66139 $abc$41427$n5550
.sym 66140 blink_simple_LED2.i_clk$2
.sym 66141 $false
.sym 66142 $abc$41427$n3974
.sym 66143 $abc$41427$n2945
.sym 66144 $abc$41427$n3484
.sym 66145 $abc$41427$n2961
.sym 66146 $abc$41427$n2963
.sym 66147 r_adc_master_tx_buffer_1[52][0]
.sym 66148 r_adc_master_tx_buffer_1[55][3]
.sym 66149 r_adc_master_tx_buffer_1[55][0]
.sym 66216 r_adc_master_tx_buffer_1[18][7]
.sym 66217 r_adc_master_tx_buffer_1[22][7]
.sym 66218 r_spi_master_tx_counter[0]
.sym 66219 $abc$41427$n5206_1
.sym 66222 r_adc_master_tx_buffer_1[60][3]
.sym 66223 r_adc_master_tx_buffer_1[61][3]
.sym 66224 r_spi_master_tx_counter[1]
.sym 66225 r_spi_master_tx_counter[0]
.sym 66228 r_adc_master_tx_buffer_2[46][6]
.sym 66229 r_adc_master_tx_buffer_2[47][6]
.sym 66230 r_spi_master_tx_counter[0]
.sym 66231 r_spi_master_tx_counter[1]
.sym 66234 r_adc_master_rx_buffer_1[20]
.sym 66235 $false
.sym 66236 $false
.sym 66237 $false
.sym 66240 r_adc_master_rx_buffer_1[13]
.sym 66241 $false
.sym 66242 $false
.sym 66243 $false
.sym 66246 r_adc_master_rx_buffer_1[6]
.sym 66247 $false
.sym 66248 $false
.sym 66249 $false
.sym 66252 r_adc_master_rx_buffer_1[14]
.sym 66253 $false
.sym 66254 $false
.sym 66255 $false
.sym 66258 r_adc_master_rx_buffer_1[28]
.sym 66259 $false
.sym 66260 $false
.sym 66261 $false
.sym 66262 $abc$41427$n5569
.sym 66263 blink_simple_LED2.i_clk$2
.sym 66264 $false
.sym 66265 $abc$41427$n4149_1
.sym 66266 $abc$41427$n5233
.sym 66267 $abc$41427$n5230_1
.sym 66268 $abc$41427$n4148_1
.sym 66269 $abc$41427$n5245
.sym 66270 $abc$41427$n5003_1
.sym 66271 $abc$41427$n4150_1
.sym 66272 r_adc_master_tx_buffer_1[51][3]
.sym 66339 $abc$41427$n5216
.sym 66340 r_spi_master_tx_counter[1]
.sym 66341 $abc$41427$n4475_1
.sym 66342 $abc$41427$n2717
.sym 66345 $abc$41427$n3173
.sym 66346 $abc$41427$n5378
.sym 66347 $false
.sym 66348 $false
.sym 66351 r_adc_master_tx_buffer_1[20][4]
.sym 66352 r_adc_master_tx_buffer_1[21][4]
.sym 66353 r_spi_master_tx_counter[0]
.sym 66354 $false
.sym 66357 $abc$41427$n5142_1
.sym 66358 r_spi_master_tx_counter[6]
.sym 66359 $abc$41427$n3977
.sym 66360 $abc$41427$n5136_1
.sym 66363 $abc$41427$n5287
.sym 66364 $abc$41427$n5286
.sym 66365 r_spi_master_tx_counter[3]
.sym 66366 $abc$41427$n2759
.sym 66369 r_spi_master_tx_counter[0]
.sym 66370 r_spi_master_tx_counter[1]
.sym 66371 $abc$41427$n3174
.sym 66372 r_spi_master_tx_counter[6]
.sym 66375 r_adc_master_rx_buffer_1[15]
.sym 66376 $false
.sym 66377 $false
.sym 66378 $false
.sym 66381 r_adc_master_rx_buffer_1[5]
.sym 66382 $false
.sym 66383 $false
.sym 66384 $false
.sym 66385 $abc$41427$n5633$2
.sym 66386 blink_simple_LED2.i_clk$2
.sym 66387 $false
.sym 66388 $abc$41427$n2803
.sym 66389 $abc$41427$n2954
.sym 66390 $abc$41427$n3338
.sym 66391 $abc$41427$n4517_1
.sym 66392 $abc$41427$n4950_1
.sym 66393 spiMasterCS.SPI_Master_Inst.r_TX_Byte[5]
.sym 66394 spiMasterCS.SPI_Master_Inst.r_TX_Byte[0]
.sym 66395 spiMasterCS.SPI_Master_Inst.r_TX_Byte[7]
.sym 66462 $abc$41427$n2721
.sym 66463 $abc$41427$n2744
.sym 66464 $false
.sym 66465 $false
.sym 66468 $abc$41427$n5272
.sym 66469 $abc$41427$n5271
.sym 66470 r_spi_master_tx_counter[3]
.sym 66471 $abc$41427$n2744
.sym 66480 r_adc_master_tx_buffer_2[108][1]
.sym 66481 r_adc_master_tx_buffer_2[109][1]
.sym 66482 r_spi_master_tx_counter[1]
.sym 66483 r_spi_master_tx_counter[0]
.sym 66486 $abc$41427$n2808
.sym 66487 $abc$41427$n2809
.sym 66488 $abc$41427$n4963_1
.sym 66489 r_spi_master_tx_counter[0]
.sym 66492 $abc$41427$n5110_1
.sym 66493 $abc$41427$n5273
.sym 66494 $abc$41427$n3860
.sym 66495 r_spi_master_tx_counter[6]
.sym 66498 r_adc_master_tx_buffer_1[113][2]
.sym 66499 r_adc_master_tx_buffer_1[117][2]
.sym 66500 r_spi_master_tx_counter[1]
.sym 66501 r_spi_master_tx_counter[2]
.sym 66504 r_adc_master_rx_buffer_1[25]
.sym 66505 $false
.sym 66506 $false
.sym 66507 $false
.sym 66508 $abc$41427$n5585
.sym 66509 blink_simple_LED2.i_clk$2
.sym 66510 $false
.sym 66511 $abc$41427$n2750
.sym 66512 $abc$41427$n4085
.sym 66513 $abc$41427$n4967_1
.sym 66514 $abc$41427$n4383_1
.sym 66516 $abc$41427$n4393_1
.sym 66517 $abc$41427$n4343_1
.sym 66518 r_adc_master_tx_buffer_1[48][0]
.sym 66585 $abc$41427$n4151_1
.sym 66586 $abc$41427$n4148_1
.sym 66587 $abc$41427$n4154_1
.sym 66588 $abc$41427$n4157_1
.sym 66591 r_spi_master_tx_counter[3]
.sym 66592 $abc$41427$n5257
.sym 66593 $abc$41427$n3079
.sym 66594 $abc$41427$n3032
.sym 66597 r_adc_master_tx_buffer_2[97][3]
.sym 66598 r_adc_master_tx_buffer_2[101][3]
.sym 66599 r_spi_master_tx_counter[2]
.sym 66600 $false
.sym 66603 r_adc_master_tx_buffer_1[16][3]
.sym 66604 r_adc_master_tx_buffer_1[20][3]
.sym 66605 r_spi_master_tx_counter[2]
.sym 66606 $false
.sym 66615 $abc$41427$n5253
.sym 66616 $abc$41427$n5016_1
.sym 66617 $abc$41427$n5001_1
.sym 66618 $abc$41427$n5003_1
.sym 66621 r_spi_master_tx_counter[3]
.sym 66622 $abc$41427$n2750
.sym 66623 $abc$41427$n2747
.sym 66624 $abc$41427$n2753
.sym 66627 r_adc_master_rx_buffer_1[27]
.sym 66628 $false
.sym 66629 $false
.sym 66630 $false
.sym 66631 $abc$41427$n5635$2
.sym 66632 blink_simple_LED2.i_clk$2
.sym 66633 $false
.sym 66634 $abc$41427$n4442_1
.sym 66635 $abc$41427$n4996_1
.sym 66636 $abc$41427$n3628
.sym 66637 $abc$41427$n5087_1
.sym 66638 $abc$41427$n3632
.sym 66639 $abc$41427$n5086_1
.sym 66640 $abc$41427$n3633
.sym 66641 r_adc_master_tx_buffer_2[80][1]
.sym 66708 r_adc_master_tx_buffer_1[72][7]
.sym 66709 r_adc_master_tx_buffer_1[73][7]
.sym 66710 r_spi_master_tx_counter[1]
.sym 66711 $abc$41427$n5214_1
.sym 66714 $abc$41427$n2721
.sym 66715 $abc$41427$n5215_1
.sym 66716 r_spi_master_tx_counter[4]
.sym 66717 $abc$41427$n5217_1
.sym 66720 $abc$41427$n2970
.sym 66721 $abc$41427$n2969
.sym 66722 r_spi_master_tx_counter[1]
.sym 66723 r_spi_master_tx_counter[0]
.sym 66726 r_adc_master_tx_buffer_1[74][7]
.sym 66727 r_adc_master_tx_buffer_1[75][7]
.sym 66728 r_spi_master_tx_counter[1]
.sym 66729 r_spi_master_tx_counter[0]
.sym 66732 r_adc_master_rx_buffer_1[31]
.sym 66733 $false
.sym 66734 $false
.sym 66735 $false
.sym 66738 r_adc_master_rx_buffer_1[24]
.sym 66739 $false
.sym 66740 $false
.sym 66741 $false
.sym 66744 r_adc_master_rx_buffer_1[23]
.sym 66745 $false
.sym 66746 $false
.sym 66747 $false
.sym 66750 r_adc_master_rx_buffer_1[15]
.sym 66751 $false
.sym 66752 $false
.sym 66753 $false
.sym 66754 $abc$41427$n5524
.sym 66755 blink_simple_LED2.i_clk$2
.sym 66756 $false
.sym 66757 $abc$41427$n5240_1
.sym 66758 $abc$41427$n3599
.sym 66759 $abc$41427$n4089
.sym 66761 $abc$41427$n3627
.sym 66762 $abc$41427$n3581
.sym 66763 r_adc_master_tx_buffer_1[55][1]
.sym 66764 r_adc_master_tx_buffer_1[53][1]
.sym 66831 $abc$41427$n3770
.sym 66832 $abc$41427$n3769
.sym 66833 r_spi_master_tx_counter[0]
.sym 66834 r_spi_master_tx_counter[1]
.sym 66837 $abc$41427$n4946_1
.sym 66838 $abc$41427$n4938_1
.sym 66839 r_spi_master_tx_counter[5]
.sym 66840 $abc$41427$n2724
.sym 66843 $abc$41427$n3767
.sym 66844 $abc$41427$n3766
.sym 66845 r_spi_master_tx_counter[1]
.sym 66846 r_spi_master_tx_counter[0]
.sym 66849 r_adc_master_tx_buffer_2[46][5]
.sym 66850 r_adc_master_tx_buffer_2[47][5]
.sym 66851 r_spi_master_tx_counter[0]
.sym 66852 r_spi_master_tx_counter[1]
.sym 66855 $abc$41427$n4064
.sym 66856 $abc$41427$n4065
.sym 66857 $abc$41427$n5144_1
.sym 66858 r_spi_master_tx_counter[2]
.sym 66861 r_spi_master_tx_counter[3]
.sym 66862 $abc$41427$n3768
.sym 66863 $abc$41427$n3765
.sym 66864 $abc$41427$n3771
.sym 66867 r_adc_master_rx_buffer_1[17]
.sym 66868 $false
.sym 66869 $false
.sym 66870 $false
.sym 66877 $abc$41427$n5524
.sym 66878 blink_simple_LED2.i_clk$2
.sym 66879 $false
.sym 66882 $abc$41427$n5085
.sym 66884 $abc$41427$n5084_1
.sym 66886 r_adc_master_tx_buffer_2[41][7]
.sym 66887 r_adc_master_tx_buffer_2[41][0]
.sym 66960 $abc$41427$n2717
.sym 66961 $abc$41427$n4943_1
.sym 66962 r_spi_master_tx_counter[4]
.sym 66963 $abc$41427$n4945_1
.sym 66966 r_adc_master_rx_buffer_1[18]
.sym 66967 $false
.sym 66968 $false
.sym 66969 $false
.sym 66972 r_adc_master_rx_buffer_1[26]
.sym 66973 $false
.sym 66974 $false
.sym 66975 $false
.sym 66978 r_adc_master_rx_buffer_1[21]
.sym 66979 $false
.sym 66980 $false
.sym 66981 $false
.sym 66984 r_adc_master_rx_buffer_1[20]
.sym 66985 $false
.sym 66986 $false
.sym 66987 $false
.sym 66990 r_adc_master_rx_buffer_1[10]
.sym 66991 $false
.sym 66992 $false
.sym 66993 $false
.sym 67000 $abc$41427$n5552
.sym 67001 blink_simple_LED2.i_clk$2
.sym 67002 $false
.sym 67004 $abc$41427$n3340
.sym 67005 $abc$41427$n5083_1
.sym 67008 $abc$41427$n4086
.sym 67009 r_adc_master_tx_buffer_1[54][3]
.sym 67010 r_adc_master_tx_buffer_1[52][1]
.sym 67077 $abc$41427$n3723
.sym 67078 $abc$41427$n3724
.sym 67079 $abc$41427$n2721
.sym 67080 $abc$41427$n3720
.sym 67089 $abc$41427$n3722
.sym 67090 $abc$41427$n3721
.sym 67091 $abc$41427$n2717
.sym 67092 $false
.sym 67095 r_adc_master_tx_buffer_2[110][1]
.sym 67096 r_adc_master_tx_buffer_2[111][1]
.sym 67097 r_spi_master_tx_counter[0]
.sym 67098 r_spi_master_tx_counter[1]
.sym 67113 r_adc_master_rx_buffer_1[9]
.sym 67114 $false
.sym 67115 $false
.sym 67116 $false
.sym 67119 r_adc_master_rx_buffer_1[17]
.sym 67120 $false
.sym 67121 $false
.sym 67122 $false
.sym 67123 $abc$41427$n5578
.sym 67124 blink_simple_LED2.i_clk$2
.sym 67125 $false
.sym 67128 $abc$41427$n3641
.sym 67129 $abc$41427$n3645
.sym 67130 $abc$41427$n3640
.sym 67132 r_adc_master_tx_buffer_2[118][4]
.sym 67133 r_adc_master_tx_buffer_2[118][2]
.sym 67200 r_adc_master_tx_buffer_2[110][7]
.sym 67201 r_adc_master_tx_buffer_2[111][7]
.sym 67202 r_spi_master_tx_counter[0]
.sym 67203 r_spi_master_tx_counter[1]
.sym 67206 r_adc_master_tx_buffer_2[96][3]
.sym 67207 r_adc_master_tx_buffer_2[100][3]
.sym 67208 r_spi_master_tx_counter[2]
.sym 67209 $false
.sym 67218 r_adc_master_tx_buffer_2[108][0]
.sym 67219 r_adc_master_tx_buffer_2[109][0]
.sym 67220 r_spi_master_tx_counter[1]
.sym 67221 r_spi_master_tx_counter[0]
.sym 67224 r_adc_master_rx_reading_counter[0]
.sym 67225 $abc$41427$n4708_1
.sym 67226 $abc$41427$n4726_1
.sym 67227 $abc$41427$n4705_1
.sym 67230 r_adc_master_rx_buffer_1[31]
.sym 67231 $false
.sym 67232 $false
.sym 67233 $false
.sym 67236 r_adc_master_rx_buffer_1[24]
.sym 67237 $false
.sym 67238 $false
.sym 67239 $false
.sym 67242 r_adc_master_rx_buffer_1[7]
.sym 67243 $false
.sym 67244 $false
.sym 67245 $false
.sym 67246 $abc$41427$n5585
.sym 67247 blink_simple_LED2.i_clk$2
.sym 67248 $false
.sym 67249 $abc$41427$n4521_1
.sym 67250 $abc$41427$n5174_1
.sym 67251 $abc$41427$n5291
.sym 67252 $abc$41427$n2751
.sym 67256 r_adc_master_tx_buffer_1[72][1]
.sym 67323 $abc$41427$n2728
.sym 67324 $abc$41427$n2725
.sym 67325 $abc$41427$n2731
.sym 67326 $abc$41427$n2734
.sym 67329 $abc$41427$n2730
.sym 67330 $abc$41427$n2729
.sym 67331 r_spi_master_tx_counter[1]
.sym 67332 r_spi_master_tx_counter[3]
.sym 67335 $abc$41427$n3716
.sym 67336 $abc$41427$n3715
.sym 67337 r_spi_master_tx_counter[1]
.sym 67338 r_spi_master_tx_counter[3]
.sym 67341 $abc$41427$n3871
.sym 67342 $abc$41427$n3861
.sym 67343 $abc$41427$n2759
.sym 67344 $0\r_adc_master_tx_buffer_selector[0:0]
.sym 67347 $abc$41427$n4450_1
.sym 67348 $abc$41427$n4451_1
.sym 67349 $abc$41427$n3174
.sym 67350 r_spi_master_tx_counter[6]
.sym 67353 $abc$41427$n4705_1
.sym 67354 $abc$41427$n4728_1
.sym 67355 $abc$41427$n4708_1
.sym 67356 $false
.sym 67359 r_adc_master_rx_reading_counter[0]
.sym 67360 $abc$41427$n4708_1
.sym 67361 $abc$41427$n4707_1
.sym 67362 $abc$41427$n4705_1
.sym 67365 r_adc_master_rx_buffer_1[5]
.sym 67366 $false
.sym 67367 $false
.sym 67368 $false
.sym 67369 $abc$41427$n5569
.sym 67370 blink_simple_LED2.i_clk$2
.sym 67371 $false
.sym 67374 $abc$41427$n3743
.sym 67376 $abc$41427$n4394_1
.sym 67377 r_adc_master_tx_buffer_2[66][1]
.sym 67446 r_adc_master_tx_buffer_2[98][1]
.sym 67447 r_adc_master_tx_buffer_2[102][1]
.sym 67448 r_spi_master_tx_counter[0]
.sym 67449 r_spi_master_tx_counter[2]
.sym 67452 r_adc_master_rx_reading_counter[0]
.sym 67453 $abc$41427$n3144
.sym 67454 $abc$41427$n4707_1
.sym 67455 $abc$41427$n4705_1
.sym 67458 r_adc_master_rx_reading_counter[0]
.sym 67459 $abc$41427$n3144
.sym 67460 $abc$41427$n4716_1
.sym 67461 $abc$41427$n4705_1
.sym 67464 $abc$41427$n4705_1
.sym 67465 $abc$41427$n4728_1
.sym 67466 $abc$41427$n3144
.sym 67467 $false
.sym 67470 r_adc_master_rx_buffer_1[20]
.sym 67471 $false
.sym 67472 $false
.sym 67473 $false
.sym 67476 r_adc_master_rx_buffer_1[9]
.sym 67477 $false
.sym 67478 $false
.sym 67479 $false
.sym 67482 r_adc_master_rx_buffer_1[0]
.sym 67483 $false
.sym 67484 $false
.sym 67485 $false
.sym 67488 r_adc_master_rx_buffer_1[16]
.sym 67489 $false
.sym 67490 $false
.sym 67491 $false
.sym 67492 $abc$41427$n5582
.sym 67493 blink_simple_LED2.i_clk$2
.sym 67494 $false
.sym 67495 $abc$41427$n4035
.sym 67496 $abc$41427$n3647
.sym 67497 $abc$41427$n4954_1
.sym 67498 $abc$41427$n4961_1
.sym 67499 $abc$41427$n4036
.sym 67500 r_adc_master_tx_buffer_1[45][1]
.sym 67501 r_adc_master_tx_buffer_1[47][3]
.sym 67569 $false
.sym 67570 spiMasterADC.r_TX_Count[0]
.sym 67571 $false
.sym 67572 $false
.sym 67575 spiMasterADC.r_TX_Count[0]
.sym 67576 $abc$41427$n3237
.sym 67577 spiMasterADC.r_TX_Count[1]
.sym 67578 spiMasterADC.r_SM_CS[2]
.sym 67581 spiMasterADC.r_TX_Count[0]
.sym 67582 $abc$41427$n2273
.sym 67583 $abc$41427$n3237
.sym 67584 spiMasterADC.r_SM_CS[2]
.sym 67587 spiMasterADC.r_SM_CS[2]
.sym 67588 spiMasterADC.r_SM_CS[0]
.sym 67589 $false
.sym 67590 $false
.sym 67593 $abc$41427$n2275
.sym 67594 $abc$41427$n3237
.sym 67595 spiMasterADC.r_SM_CS[2]
.sym 67596 $abc$41427$n3235
.sym 67605 $abc$41427$n3162
.sym 67606 spiMasterADC.r_TX_Count[0]
.sym 67607 spiMasterADC.r_SM_CS[0]
.sym 67608 $abc$41427$n3241
.sym 67611 $abc$41427$n3162
.sym 67612 spiMasterADC.r_TX_Count[1]
.sym 67613 spiMasterADC.r_SM_CS[0]
.sym 67614 $abc$41427$n3239
.sym 67615 $abc$41427$n474
.sym 67616 blink_simple_LED2.i_clk$2
.sym 67617 $abc$41427$n886$2
.sym 67619 $abc$41427$n3642
.sym 67620 $abc$41427$n4436_1
.sym 67621 $abc$41427$n4440_1
.sym 67623 $abc$41427$n4037
.sym 67625 r_adc_master_tx_buffer_1[86][0]
.sym 67692 r_adc_master_tx_buffer_2[41][5]
.sym 67693 r_adc_master_tx_buffer_2[43][5]
.sym 67694 r_spi_master_tx_counter[0]
.sym 67695 r_spi_master_tx_counter[1]
.sym 67704 $abc$41427$n3402
.sym 67705 $abc$41427$n3401
.sym 67706 $abc$41427$n2721
.sym 67707 $false
.sym 67710 $abc$41427$n3397
.sym 67711 $abc$41427$n3400
.sym 67712 $abc$41427$n2759
.sym 67713 r_spi_master_tx_counter[6]
.sym 67716 r_adc_master_tx_buffer_2[40][5]
.sym 67717 r_adc_master_tx_buffer_2[42][5]
.sym 67718 r_spi_master_tx_counter[0]
.sym 67719 $abc$41427$n5143_1
.sym 67722 $abc$41427$n3399
.sym 67723 $abc$41427$n3398
.sym 67724 $abc$41427$n2717
.sym 67725 $false
.sym 67728 r_adc_master_rx_buffer_1[29]
.sym 67729 $false
.sym 67730 $false
.sym 67731 $false
.sym 67734 r_adc_master_rx_buffer_1[27]
.sym 67735 $false
.sym 67736 $false
.sym 67737 $false
.sym 67738 $abc$41427$n5515
.sym 67739 blink_simple_LED2.i_clk$2
.sym 67740 $false
.sym 67742 $abc$41427$n3845
.sym 67743 $abc$41427$n5276
.sym 67745 $abc$41427$n3843
.sym 67746 $abc$41427$n3904
.sym 67747 r_adc_master_tx_buffer_2[78][3]
.sym 67748 r_adc_master_tx_buffer_2[78][4]
.sym 67815 r_adc_master_tx_buffer_2[78][6]
.sym 67816 r_adc_master_tx_buffer_2[79][6]
.sym 67817 r_spi_master_tx_counter[0]
.sym 67818 r_spi_master_tx_counter[1]
.sym 67821 r_adc_master_tx_buffer_2[76][5]
.sym 67822 r_adc_master_tx_buffer_2[77][5]
.sym 67823 r_spi_master_tx_counter[1]
.sym 67824 r_spi_master_tx_counter[0]
.sym 67833 r_spi_master_tx_counter[3]
.sym 67834 $false
.sym 67835 $false
.sym 67836 $false
.sym 67839 $abc$41427$n4233_1
.sym 67840 $abc$41427$n4232_1
.sym 67841 $abc$41427$n2717
.sym 67842 $false
.sym 67845 r_adc_master_rx_buffer_1[6]
.sym 67846 $false
.sym 67847 $false
.sym 67848 $false
.sym 67851 r_adc_master_rx_buffer_1[8]
.sym 67852 $false
.sym 67853 $false
.sym 67854 $false
.sym 67857 r_adc_master_rx_buffer_1[21]
.sym 67858 $false
.sym 67859 $false
.sym 67860 $false
.sym 67861 $abc$41427$n5577
.sym 67862 blink_simple_LED2.i_clk$2
.sym 67863 $false
.sym 67864 $abc$41427$n4953_1
.sym 67865 $abc$41427$n4952_1
.sym 67866 r_adc_master_tx_buffer_1[79][0]
.sym 67868 r_adc_master_tx_buffer_1[76][5]
.sym 67870 r_adc_master_tx_buffer_1[78][2]
.sym 67938 r_adc_master_rx_buffer_1[21]
.sym 67939 $false
.sym 67940 $false
.sym 67941 $false
.sym 67968 r_adc_master_rx_buffer_1[4]
.sym 67969 $false
.sym 67970 $false
.sym 67971 $false
.sym 67984 $abc$41427$n5568
.sym 67985 blink_simple_LED2.i_clk$2
.sym 67986 $false
.sym 67987 $abc$41427$n4444_1
.sym 67988 $abc$41427$n3082
.sym 67989 $abc$41427$n3079
.sym 67990 $abc$41427$n5082
.sym 67991 $abc$41427$n4445_1
.sym 67992 $abc$41427$n3080
.sym 67993 $abc$41427$n4443_1
.sym 67994 r_adc_master_tx_buffer_2[12][5]
.sym 68061 r_adc_master_rx_buffer_1[0]
.sym 68062 $false
.sym 68063 $false
.sym 68064 $false
.sym 68097 r_adc_master_rx_buffer_1[1]
.sym 68098 $false
.sym 68099 $false
.sym 68100 $false
.sym 68107 $abc$41427$n5578
.sym 68108 blink_simple_LED2.i_clk$2
.sym 68109 $false
.sym 68110 $abc$41427$n4087
.sym 68113 $abc$41427$n4450_1
.sym 68115 r_adc_master_tx_buffer_1[44][7]
.sym 68116 r_adc_master_tx_buffer_1[46][7]
.sym 68184 r_adc_master_tx_buffer_1[102][4]
.sym 68185 r_adc_master_tx_buffer_1[103][4]
.sym 68186 r_spi_master_tx_counter[0]
.sym 68187 $false
.sym 68190 r_adc_master_rx_buffer_1[4]
.sym 68191 $false
.sym 68192 $false
.sym 68193 $false
.sym 68202 r_adc_master_rx_buffer_1[21]
.sym 68203 $false
.sym 68204 $false
.sym 68205 $false
.sym 68208 r_adc_master_rx_buffer_1[12]
.sym 68209 $false
.sym 68210 $false
.sym 68211 $false
.sym 68230 $abc$41427$n5542
.sym 68231 blink_simple_LED2.i_clk$2
.sym 68232 $false
.sym 68233 $abc$41427$n4169_1
.sym 68237 r_adc_master_tx_buffer_1[56][5]
.sym 68239 r_adc_master_tx_buffer_1[56][3]
.sym 68240 r_adc_master_tx_buffer_1[56][7]
.sym 68313 r_adc_master_rx_buffer_1[19]
.sym 68314 $false
.sym 68315 $false
.sym 68316 $false
.sym 68319 r_adc_master_rx_buffer_1[27]
.sym 68320 $false
.sym 68321 $false
.sym 68322 $false
.sym 68325 r_adc_master_rx_buffer_1[9]
.sym 68326 $false
.sym 68327 $false
.sym 68328 $false
.sym 68331 r_adc_master_rx_buffer_1[29]
.sym 68332 $false
.sym 68333 $false
.sym 68334 $false
.sym 68337 r_adc_master_rx_buffer_1[10]
.sym 68338 $false
.sym 68339 $false
.sym 68340 $false
.sym 68353 $abc$41427$n5583
.sym 68354 blink_simple_LED2.i_clk$2
.sym 68355 $false
.sym 68358 r_adc_master_tx_buffer_1[79][5]
.sym 68454 r_adc_master_rx_buffer_1[5]
.sym 68455 $false
.sym 68456 $false
.sym 68457 $false
.sym 68472 r_adc_master_rx_buffer_1[15]
.sym 68473 $false
.sym 68474 $false
.sym 68475 $false
.sym 68476 $abc$41427$n5558
.sym 68477 blink_simple_LED2.i_clk$2
.sym 68478 $false
.sym 68479 r_adc_master_tx_buffer_1[82][7]
.sym 68484 r_adc_master_tx_buffer_1[82][0]
.sym 68559 r_adc_master_tx_buffer_2[110][0]
.sym 68560 r_adc_master_tx_buffer_2[111][0]
.sym 68561 r_spi_master_tx_counter[0]
.sym 68562 r_spi_master_tx_counter[1]
.sym 68565 r_adc_master_rx_buffer_1[14]
.sym 68566 $false
.sym 68567 $false
.sym 68568 $false
.sym 68599 $abc$41427$n5577
.sym 68600 blink_simple_LED2.i_clk$2
.sym 68601 $false
.sym 68646 $abc$41427$n143
.sym 68676 $abc$41427$n884
.sym 68704 $abc$41427$n4669_1
.sym 68706 r_adc_master_tx_buffer_2[48][6]
.sym 68777 r_adc_master_tx_buffer_2[19][2]
.sym 68778 r_adc_master_tx_buffer_2[23][2]
.sym 68779 r_spi_master_tx_counter[2]
.sym 68780 r_spi_master_tx_counter[0]
.sym 68789 r_adc_master_rx_buffer_1[2]
.sym 68790 $false
.sym 68791 $false
.sym 68792 $false
.sym 68807 r_adc_master_rx_buffer_1[19]
.sym 68808 $false
.sym 68809 $false
.sym 68810 $false
.sym 68813 r_adc_master_rx_buffer_1[10]
.sym 68814 $false
.sym 68815 $false
.sym 68816 $false
.sym 68823 $abc$41427$n5563
.sym 68824 blink_simple_LED2.i_clk$2
.sym 68825 $false
.sym 68832 $abc$41427$n2863
.sym 68835 r_adc_master_tx_buffer_1[63][2]
.sym 68836 r_adc_master_tx_buffer_1[62][2]
.sym 68837 r_adc_master_tx_buffer_1[63][5]
.sym 68946 r_adc_master_rx_buffer_1[29]
.sym 68947 $false
.sym 68948 $false
.sym 68949 $false
.sym 68964 r_adc_master_rx_buffer_1[13]
.sym 68965 $false
.sym 68966 $false
.sym 68967 $false
.sym 68986 $abc$41427$n5566
.sym 68987 blink_simple_LED2.i_clk$2
.sym 68988 $false
.sym 68991 $abc$41427$n5025_1
.sym 68992 $abc$41427$n5271
.sym 68994 r_adc_master_tx_buffer_2[83][5]
.sym 69063 r_adc_master_tx_buffer_2[50][7]
.sym 69064 r_adc_master_tx_buffer_2[54][7]
.sym 69065 r_spi_master_tx_counter[0]
.sym 69066 r_spi_master_tx_counter[2]
.sym 69069 $abc$41427$n4520_1
.sym 69070 $abc$41427$n4519_1
.sym 69071 r_spi_master_tx_counter[1]
.sym 69072 r_spi_master_tx_counter[3]
.sym 69081 r_adc_master_tx_buffer_2[51][7]
.sym 69082 r_adc_master_tx_buffer_2[55][7]
.sym 69083 r_spi_master_tx_counter[2]
.sym 69084 r_spi_master_tx_counter[0]
.sym 69087 r_adc_master_tx_buffer_1[61][5]
.sym 69088 r_adc_master_tx_buffer_1[63][5]
.sym 69089 r_spi_master_tx_counter[0]
.sym 69090 r_spi_master_tx_counter[1]
.sym 69093 r_adc_master_rx_buffer_1[20]
.sym 69094 $false
.sym 69095 $false
.sym 69096 $false
.sym 69105 r_adc_master_rx_buffer_1[28]
.sym 69106 $false
.sym 69107 $false
.sym 69108 $false
.sym 69109 $abc$41427$n5557
.sym 69110 blink_simple_LED2.i_clk$2
.sym 69111 $false
.sym 69112 $abc$41427$n4590_1
.sym 69115 r_adc_master_tx_buffer_2[77][3]
.sym 69117 r_adc_master_tx_buffer_2[79][4]
.sym 69118 r_adc_master_tx_buffer_2[79][7]
.sym 69192 r_adc_master_tx_buffer_2[76][3]
.sym 69193 r_adc_master_tx_buffer_2[77][3]
.sym 69194 r_spi_master_tx_counter[1]
.sym 69195 r_spi_master_tx_counter[0]
.sym 69204 r_adc_master_tx_buffer_2[20][3]
.sym 69205 r_adc_master_tx_buffer_2[21][3]
.sym 69206 r_spi_master_tx_counter[0]
.sym 69207 $false
.sym 69210 r_adc_master_rx_buffer_1[9]
.sym 69211 $false
.sym 69212 $false
.sym 69213 $false
.sym 69232 $abc$41427$n5573
.sym 69233 blink_simple_LED2.i_clk$2
.sym 69234 $false
.sym 69235 $abc$41427$n2829_1
.sym 69238 r_adc_master_tx_buffer_1[99][1]
.sym 69239 r_adc_master_tx_buffer_1[98][1]
.sym 69240 r_adc_master_tx_buffer_1[97][2]
.sym 69309 r_adc_master_tx_buffer_1[48][3]
.sym 69310 r_adc_master_tx_buffer_1[49][3]
.sym 69311 r_spi_master_tx_counter[0]
.sym 69312 $false
.sym 69315 r_adc_master_rx_buffer_1[6]
.sym 69316 $false
.sym 69317 $false
.sym 69318 $false
.sym 69321 r_adc_master_rx_buffer_1[13]
.sym 69322 $false
.sym 69323 $false
.sym 69324 $false
.sym 69327 r_adc_master_rx_buffer_1[11]
.sym 69328 $false
.sym 69329 $false
.sym 69330 $false
.sym 69333 r_adc_master_rx_buffer_1[4]
.sym 69334 $false
.sym 69335 $false
.sym 69336 $false
.sym 69339 r_adc_master_rx_buffer_1[12]
.sym 69340 $false
.sym 69341 $false
.sym 69342 $false
.sym 69345 r_adc_master_rx_buffer_1[27]
.sym 69346 $false
.sym 69347 $false
.sym 69348 $false
.sym 69351 r_adc_master_rx_buffer_1[20]
.sym 69352 $false
.sym 69353 $false
.sym 69354 $false
.sym 69355 $abc$41427$n5507
.sym 69356 blink_simple_LED2.i_clk$2
.sym 69357 $false
.sym 69359 $abc$41427$n5228
.sym 69361 $abc$41427$n4362_1
.sym 69363 $abc$41427$n4361_1
.sym 69364 r_adc_master_tx_buffer_2[114][4]
.sym 69432 r_adc_master_tx_buffer_1[50][4]
.sym 69433 r_adc_master_tx_buffer_1[54][4]
.sym 69434 r_spi_master_tx_counter[2]
.sym 69435 $false
.sym 69444 $abc$41427$n2943
.sym 69445 $abc$41427$n2942
.sym 69446 r_spi_master_tx_counter[1]
.sym 69447 r_spi_master_tx_counter[2]
.sym 69450 r_adc_master_tx_buffer_1[52][3]
.sym 69451 r_adc_master_tx_buffer_1[53][3]
.sym 69452 r_spi_master_tx_counter[0]
.sym 69453 $false
.sym 69456 r_adc_master_tx_buffer_2[114][4]
.sym 69457 r_adc_master_tx_buffer_2[118][4]
.sym 69458 r_spi_master_tx_counter[2]
.sym 69459 r_spi_master_tx_counter[1]
.sym 69462 r_temp_adc_tx[5]
.sym 69463 $false
.sym 69464 $false
.sym 69465 $false
.sym 69468 r_temp_adc_tx[0]
.sym 69469 $false
.sym 69470 $false
.sym 69471 $false
.sym 69474 r_temp_adc_tx[1]
.sym 69475 $false
.sym 69476 $false
.sym 69477 $false
.sym 69478 r_spi_master_adc_tx_dv
.sym 69479 blink_simple_LED2.i_clk$2
.sym 69480 $abc$41427$n886$2
.sym 69481 $abc$41427$n3852
.sym 69483 $abc$41427$n5270
.sym 69485 $abc$41427$n2793
.sym 69486 r_adc_master_tx_buffer_2[97][3]
.sym 69487 r_adc_master_tx_buffer_2[99][2]
.sym 69488 r_adc_master_tx_buffer_2[96][4]
.sym 69555 r_adc_master_tx_buffer_1[51][4]
.sym 69556 r_adc_master_tx_buffer_1[55][4]
.sym 69557 r_spi_master_tx_counter[2]
.sym 69558 $false
.sym 69561 r_adc_master_tx_buffer_2[62][1]
.sym 69562 r_adc_master_tx_buffer_2[63][1]
.sym 69563 r_spi_master_tx_counter[0]
.sym 69564 r_spi_master_tx_counter[1]
.sym 69567 r_adc_master_tx_buffer_1[49][4]
.sym 69568 r_adc_master_tx_buffer_1[53][4]
.sym 69569 r_spi_master_tx_counter[2]
.sym 69570 $false
.sym 69573 $abc$41427$n3780
.sym 69574 $abc$41427$n3783
.sym 69575 r_spi_master_tx_counter[0]
.sym 69576 r_spi_master_tx_counter[1]
.sym 69579 r_adc_master_rx_buffer_1[1]
.sym 69580 $false
.sym 69581 $false
.sym 69582 $false
.sym 69585 r_adc_master_rx_buffer_1[27]
.sym 69586 $false
.sym 69587 $false
.sym 69588 $false
.sym 69597 r_adc_master_rx_buffer_1[3]
.sym 69598 $false
.sym 69599 $false
.sym 69600 $false
.sym 69601 $abc$41427$n5573
.sym 69602 blink_simple_LED2.i_clk$2
.sym 69603 $false
.sym 69607 $abc$41427$n5113_1
.sym 69608 $abc$41427$n2752
.sym 69609 $abc$41427$n2827_1
.sym 69610 r_adc_master_tx_buffer_2[55][4]
.sym 69678 r_adc_master_tx_buffer_1[19][2]
.sym 69679 r_adc_master_tx_buffer_1[23][2]
.sym 69680 r_spi_master_tx_counter[2]
.sym 69681 $false
.sym 69684 $abc$41427$n3784
.sym 69685 $abc$41427$n3781
.sym 69686 r_spi_master_tx_counter[0]
.sym 69687 $abc$41427$n5266
.sym 69690 r_adc_master_rx_buffer_1[29]
.sym 69691 $false
.sym 69692 $false
.sym 69693 $false
.sym 69696 r_adc_master_rx_buffer_1[12]
.sym 69697 $false
.sym 69698 $false
.sym 69699 $false
.sym 69720 r_adc_master_rx_buffer_1[25]
.sym 69721 $false
.sym 69722 $false
.sym 69723 $false
.sym 69724 $abc$41427$n5561
.sym 69725 blink_simple_LED2.i_clk$2
.sym 69726 $false
.sym 69727 $abc$41427$n5221_1
.sym 69728 $abc$41427$n4094_1
.sym 69730 r_adc_master_tx_buffer_1[110][2]
.sym 69731 r_adc_master_tx_buffer_1[109][2]
.sym 69732 r_adc_master_tx_buffer_1[110][5]
.sym 69733 r_adc_master_tx_buffer_1[111][5]
.sym 69801 r_adc_master_tx_buffer_1[108][2]
.sym 69802 r_adc_master_tx_buffer_1[110][2]
.sym 69803 r_spi_master_tx_counter[0]
.sym 69804 $abc$41427$n4947_1
.sym 69807 r_adc_master_tx_buffer_1[109][2]
.sym 69808 r_adc_master_tx_buffer_1[111][2]
.sym 69809 r_spi_master_tx_counter[0]
.sym 69810 r_spi_master_tx_counter[1]
.sym 69813 $abc$41427$n4094_1
.sym 69814 $abc$41427$n4093
.sym 69815 $abc$41427$n2717
.sym 69816 $false
.sym 69819 r_adc_master_rx_buffer_1[2]
.sym 69820 $false
.sym 69821 $false
.sym 69822 $false
.sym 69825 r_adc_master_rx_buffer_1[21]
.sym 69826 $false
.sym 69827 $false
.sym 69828 $false
.sym 69831 r_adc_master_rx_buffer_1[24]
.sym 69832 $false
.sym 69833 $false
.sym 69834 $false
.sym 69837 r_adc_master_rx_buffer_1[13]
.sym 69838 $false
.sym 69839 $false
.sym 69840 $false
.sym 69843 r_adc_master_rx_buffer_1[29]
.sym 69844 $false
.sym 69845 $false
.sym 69846 $false
.sym 69847 $abc$41427$n5635$2
.sym 69848 blink_simple_LED2.i_clk$2
.sym 69849 $false
.sym 69850 $abc$41427$n2791
.sym 69851 $abc$41427$n2790
.sym 69852 $abc$41427$n2794
.sym 69854 $abc$41427$n4010
.sym 69857 r_adc_master_tx_buffer_2[87][5]
.sym 69924 r_adc_master_tx_buffer_2[114][2]
.sym 69925 r_adc_master_tx_buffer_2[118][2]
.sym 69926 r_spi_master_tx_counter[2]
.sym 69927 $false
.sym 69930 $abc$41427$n4360_1
.sym 69931 $abc$41427$n4359_1
.sym 69932 r_spi_master_tx_counter[1]
.sym 69933 r_spi_master_tx_counter[0]
.sym 69942 $abc$41427$n5073_1
.sym 69943 $abc$41427$n5069
.sym 69944 r_spi_master_tx_counter[3]
.sym 69945 r_spi_master_tx_counter[1]
.sym 69948 $abc$41427$n2717
.sym 69949 $abc$41427$n4948_1
.sym 69950 $abc$41427$n2790
.sym 69951 $abc$41427$n2759
.sym 69954 r_adc_master_tx_buffer_2[18][1]
.sym 69955 r_adc_master_tx_buffer_2[22][1]
.sym 69956 r_spi_master_tx_counter[0]
.sym 69957 $abc$41427$n5068_1
.sym 69960 r_adc_master_rx_buffer_1[9]
.sym 69961 $false
.sym 69962 $false
.sym 69963 $false
.sym 69966 r_adc_master_rx_buffer_1[5]
.sym 69967 $false
.sym 69968 $false
.sym 69969 $false
.sym 69970 $abc$41427$n5561
.sym 69971 blink_simple_LED2.i_clk$2
.sym 69972 $false
.sym 69973 $abc$41427$n3488
.sym 69974 $abc$41427$n3481
.sym 69976 $abc$41427$n3542
.sym 69977 $abc$41427$n3423
.sym 69978 $abc$41427$n3485
.sym 69979 $abc$41427$n3487
.sym 69980 r_adc_master_tx_buffer_1[74][5]
.sym 70047 r_adc_master_tx_buffer_2[19][4]
.sym 70048 r_adc_master_tx_buffer_2[23][4]
.sym 70049 r_spi_master_tx_counter[2]
.sym 70050 r_spi_master_tx_counter[0]
.sym 70053 r_adc_master_tx_buffer_1[51][0]
.sym 70054 r_adc_master_tx_buffer_1[55][0]
.sym 70055 r_spi_master_tx_counter[2]
.sym 70056 $false
.sym 70059 $abc$41427$n3291
.sym 70060 $abc$41427$n3175
.sym 70061 $false
.sym 70062 $false
.sym 70065 $abc$41427$n4361_1
.sym 70066 $abc$41427$n4358_1
.sym 70067 $abc$41427$n4364_1
.sym 70068 $abc$41427$n4367_1
.sym 70071 r_spi_master_tx_counter[4]
.sym 70072 r_spi_master_tx_counter[5]
.sym 70073 $false
.sym 70074 $false
.sym 70077 $abc$41427$n3484
.sym 70078 $abc$41427$n3483
.sym 70079 r_spi_master_tx_counter[1]
.sym 70080 r_spi_master_tx_counter[0]
.sym 70083 r_adc_master_tx_buffer_1[49][0]
.sym 70084 r_adc_master_tx_buffer_1[53][0]
.sym 70085 r_spi_master_tx_counter[2]
.sym 70086 $false
.sym 70089 r_adc_master_rx_buffer_1[4]
.sym 70090 $false
.sym 70091 $false
.sym 70092 $false
.sym 70093 $abc$41427$n5563
.sym 70094 blink_simple_LED2.i_clk$2
.sym 70095 $false
.sym 70096 $abc$41427$n2960
.sym 70097 $abc$41427$n5167_1
.sym 70098 $abc$41427$n2958
.sym 70099 $abc$41427$n5132_1
.sym 70100 r_adc_master_tx_buffer_1[119][0]
.sym 70101 r_adc_master_tx_buffer_1[118][3]
.sym 70102 r_adc_master_tx_buffer_1[117][7]
.sym 70103 r_adc_master_tx_buffer_1[118][4]
.sym 70170 r_spi_master_tx_counter[3]
.sym 70171 $abc$41427$n2944
.sym 70172 $abc$41427$n2941
.sym 70173 $abc$41427$n2947
.sym 70176 $abc$41427$n2946
.sym 70177 $abc$41427$n2945
.sym 70178 r_spi_master_tx_counter[2]
.sym 70179 r_spi_master_tx_counter[1]
.sym 70182 r_adc_master_tx_buffer_1[50][3]
.sym 70183 r_adc_master_tx_buffer_1[51][3]
.sym 70184 r_spi_master_tx_counter[0]
.sym 70185 $false
.sym 70188 $abc$41427$n2721
.sym 70189 $abc$41427$n5165_1
.sym 70190 $abc$41427$n4085
.sym 70191 $abc$41427$n2759
.sym 70194 r_adc_master_tx_buffer_2[82][7]
.sym 70195 r_adc_master_tx_buffer_2[86][7]
.sym 70196 r_spi_master_tx_counter[0]
.sym 70197 $abc$41427$n5242_1
.sym 70200 $abc$41427$n5305
.sym 70201 $abc$41427$n5304
.sym 70202 r_spi_master_tx_counter[1]
.sym 70203 $false
.sym 70206 r_adc_master_rx_buffer_1[15]
.sym 70207 $false
.sym 70208 $false
.sym 70209 $false
.sym 70212 r_adc_master_rx_buffer_1[9]
.sym 70213 $false
.sym 70214 $false
.sym 70215 $false
.sym 70216 $abc$41427$n5579
.sym 70217 blink_simple_LED2.i_clk$2
.sym 70218 $false
.sym 70219 $abc$41427$n4997_1
.sym 70220 $abc$41427$n5026_1
.sym 70221 $abc$41427$n3747
.sym 70222 $abc$41427$n3000
.sym 70223 $abc$41427$n3394
.sym 70224 $abc$41427$n5024_1
.sym 70225 $abc$41427$n3395
.sym 70226 r_adc_master_tx_buffer_2[120][0]
.sym 70293 r_adc_master_tx_buffer_1[120][4]
.sym 70294 r_spi_master_tx_counter[3]
.sym 70295 $abc$41427$n2744
.sym 70296 $false
.sym 70299 r_adc_master_tx_buffer_1[54][3]
.sym 70300 r_adc_master_tx_buffer_1[55][3]
.sym 70301 r_spi_master_tx_counter[0]
.sym 70302 $false
.sym 70305 r_adc_master_tx_buffer_1[48][0]
.sym 70306 r_adc_master_tx_buffer_1[52][0]
.sym 70307 r_spi_master_tx_counter[2]
.sym 70308 $false
.sym 70311 $abc$41427$n2963
.sym 70312 $abc$41427$n2962
.sym 70313 $abc$41427$n2721
.sym 70314 $false
.sym 70317 r_adc_master_tx_buffer_1[10][3]
.sym 70318 r_adc_master_tx_buffer_1[11][3]
.sym 70319 r_spi_master_tx_counter[0]
.sym 70320 r_spi_master_tx_counter[1]
.sym 70323 r_adc_master_rx_buffer_1[24]
.sym 70324 $false
.sym 70325 $false
.sym 70326 $false
.sym 70329 r_adc_master_rx_buffer_1[3]
.sym 70330 $false
.sym 70331 $false
.sym 70332 $false
.sym 70335 r_adc_master_rx_buffer_1[0]
.sym 70336 $false
.sym 70337 $false
.sym 70338 $false
.sym 70339 $abc$41427$n5509
.sym 70340 blink_simple_LED2.i_clk$2
.sym 70341 $false
.sym 70342 $abc$41427$n5022_1
.sym 70343 $abc$41427$n5028_1
.sym 70344 $abc$41427$n3544
.sym 70345 $abc$41427$n3403
.sym 70346 r_temp_tx[0]
.sym 70348 r_temp_tx[5]
.sym 70349 r_temp_tx[7]
.sym 70416 r_adc_master_tx_buffer_1[19][5]
.sym 70417 r_adc_master_tx_buffer_1[23][5]
.sym 70418 r_spi_master_tx_counter[2]
.sym 70419 $false
.sym 70422 $abc$41427$n5240_1
.sym 70423 $abc$41427$n5245
.sym 70424 $abc$41427$n5230_1
.sym 70425 $abc$41427$n5232_1
.sym 70428 r_spi_master_tx_counter[3]
.sym 70429 $abc$41427$n5229_1
.sym 70430 $abc$41427$n4565_1
.sym 70431 $abc$41427$n2759
.sym 70434 $abc$41427$n4150_1
.sym 70435 $abc$41427$n4149_1
.sym 70436 r_spi_master_tx_counter[0]
.sym 70437 r_spi_master_tx_counter[1]
.sym 70440 r_spi_master_tx_counter[3]
.sym 70441 $abc$41427$n5306
.sym 70442 $abc$41427$n4602_1
.sym 70443 $abc$41427$n3003
.sym 70446 $abc$41427$n2744
.sym 70447 $abc$41427$n5002_1
.sym 70448 r_spi_master_tx_counter[6]
.sym 70449 $false
.sym 70452 r_adc_master_tx_buffer_1[18][5]
.sym 70453 r_adc_master_tx_buffer_1[22][5]
.sym 70454 r_spi_master_tx_counter[2]
.sym 70455 $false
.sym 70458 r_adc_master_rx_buffer_1[3]
.sym 70459 $false
.sym 70460 $false
.sym 70461 $false
.sym 70462 $abc$41427$n5507
.sym 70463 blink_simple_LED2.i_clk$2
.sym 70464 $false
.sym 70465 $abc$41427$n5021_1
.sym 70466 $abc$41427$n4342_1
.sym 70467 $abc$41427$n3521
.sym 70468 $abc$41427$n5222
.sym 70469 $abc$41427$n3003
.sym 70470 $abc$41427$n3334
.sym 70471 r_adc_master_tx_buffer_1[78][0]
.sym 70472 r_adc_master_tx_buffer_1[79][6]
.sym 70539 $abc$41427$n2804
.sym 70540 r_spi_master_tx_counter[3]
.sym 70541 $abc$41427$n2810
.sym 70542 $0\r_adc_master_tx_buffer_selector[0:0]
.sym 70545 $abc$41427$n2958
.sym 70546 $abc$41427$n2955
.sym 70547 $abc$41427$n2961
.sym 70548 $abc$41427$n2964
.sym 70551 $abc$41427$n3340
.sym 70552 $abc$41427$n3339
.sym 70553 r_spi_master_tx_counter[2]
.sym 70554 r_spi_master_tx_counter[1]
.sym 70557 $abc$41427$n4521_1
.sym 70558 $abc$41427$n4522_1
.sym 70559 r_spi_master_tx_counter[1]
.sym 70560 $abc$41427$n4518_1
.sym 70563 $abc$41427$n4954_1
.sym 70564 $abc$41427$n4949_1
.sym 70565 $abc$41427$n2803
.sym 70566 r_spi_master_tx_counter[6]
.sym 70569 r_temp_tx[5]
.sym 70570 $false
.sym 70571 $false
.sym 70572 $false
.sym 70575 r_temp_tx[0]
.sym 70576 $false
.sym 70577 $false
.sym 70578 $false
.sym 70581 r_temp_tx[7]
.sym 70582 $false
.sym 70583 $false
.sym 70584 $false
.sym 70585 r_spi_master_tx_dv
.sym 70586 blink_simple_LED2.i_clk$2
.sym 70587 $abc$41427$n884$2
.sym 70588 $abc$41427$n5292
.sym 70590 $abc$41427$n5114_1
.sym 70591 $abc$41427$n3745
.sym 70592 $abc$41427$n3746
.sym 70593 $abc$41427$n5176
.sym 70594 r_adc_master_tx_buffer_2[64][1]
.sym 70662 $abc$41427$n2752
.sym 70663 $abc$41427$n2751
.sym 70664 r_spi_master_tx_counter[2]
.sym 70665 r_spi_master_tx_counter[1]
.sym 70668 r_spi_master_tx_counter[3]
.sym 70669 $abc$41427$n4089
.sym 70670 $abc$41427$n4086
.sym 70671 $abc$41427$n4092
.sym 70674 $0\r_adc_master_tx_buffer_selector[0:0]
.sym 70675 $abc$41427$n4971_1
.sym 70676 $abc$41427$n5249
.sym 70677 $abc$41427$n4966_1
.sym 70680 $abc$41427$n4387_1
.sym 70681 $abc$41427$n4384_1
.sym 70682 $abc$41427$n4390_1
.sym 70683 $abc$41427$n4393_1
.sym 70692 $abc$41427$n4394_1
.sym 70693 $abc$41427$n4395_1
.sym 70694 $abc$41427$n2717
.sym 70695 $abc$41427$n3003
.sym 70698 $abc$41427$n4344_1
.sym 70699 $abc$41427$n4357_1
.sym 70700 $abc$41427$n4370_1
.sym 70701 $abc$41427$n4383_1
.sym 70704 r_adc_master_rx_buffer_1[24]
.sym 70705 $false
.sym 70706 $false
.sym 70707 $false
.sym 70708 $abc$41427$n5507
.sym 70709 blink_simple_LED2.i_clk$2
.sym 70710 $false
.sym 70711 $abc$41427$n4397_1
.sym 70712 $abc$41427$n4406_1
.sym 70713 $abc$41427$n5209_1
.sym 70714 r_adc_master_tx_buffer_2[84][5]
.sym 70715 r_adc_master_tx_buffer_2[85][4]
.sym 70716 r_adc_master_tx_buffer_2[86][6]
.sym 70717 r_adc_master_tx_buffer_2[85][1]
.sym 70718 r_adc_master_tx_buffer_2[86][0]
.sym 70785 r_adc_master_tx_buffer_1[35][7]
.sym 70786 r_adc_master_tx_buffer_1[39][7]
.sym 70787 r_spi_master_tx_counter[2]
.sym 70788 r_spi_master_tx_counter[0]
.sym 70791 $abc$41427$n2721
.sym 70792 $abc$41427$n4995_1
.sym 70793 $abc$41427$n2940
.sym 70794 $abc$41427$n2744
.sym 70797 $abc$41427$n3632
.sym 70798 $abc$41427$n3633
.sym 70799 r_spi_master_tx_counter[1]
.sym 70800 $abc$41427$n3629
.sym 70803 r_adc_master_tx_buffer_2[80][1]
.sym 70804 r_adc_master_tx_buffer_2[84][1]
.sym 70805 r_spi_master_tx_counter[0]
.sym 70806 $abc$41427$n5086_1
.sym 70809 r_adc_master_tx_buffer_1[49][1]
.sym 70810 r_adc_master_tx_buffer_1[53][1]
.sym 70811 r_spi_master_tx_counter[2]
.sym 70812 r_spi_master_tx_counter[0]
.sym 70815 r_adc_master_tx_buffer_2[81][1]
.sym 70816 r_adc_master_tx_buffer_2[85][1]
.sym 70817 r_spi_master_tx_counter[0]
.sym 70818 r_spi_master_tx_counter[2]
.sym 70821 r_adc_master_tx_buffer_1[48][1]
.sym 70822 r_adc_master_tx_buffer_1[52][1]
.sym 70823 r_spi_master_tx_counter[0]
.sym 70824 r_spi_master_tx_counter[2]
.sym 70827 r_adc_master_rx_buffer_1[25]
.sym 70828 $false
.sym 70829 $false
.sym 70830 $false
.sym 70831 $abc$41427$n5578
.sym 70832 blink_simple_LED2.i_clk$2
.sym 70833 $false
.sym 70834 $abc$41427$n4146_1
.sym 70835 $abc$41427$n4008
.sym 70837 $abc$41427$n4144_1
.sym 70838 r_adc_master_tx_buffer_1[11][7]
.sym 70839 r_adc_master_tx_buffer_1[11][5]
.sym 70840 r_adc_master_tx_buffer_1[10][5]
.sym 70841 r_adc_master_tx_buffer_1[8][7]
.sym 70908 $abc$41427$n2721
.sym 70909 $abc$41427$n5239
.sym 70910 $abc$41427$n4581_1
.sym 70911 $abc$41427$n3032
.sym 70914 $abc$41427$n3627
.sym 70915 $abc$41427$n5067
.sym 70916 $abc$41427$n3640
.sym 70917 $0\r_adc_master_tx_buffer_selector[0:0]
.sym 70920 $abc$41427$n4091
.sym 70921 $abc$41427$n4090
.sym 70922 r_spi_master_tx_counter[2]
.sym 70923 r_spi_master_tx_counter[1]
.sym 70932 $abc$41427$n3634
.sym 70933 $abc$41427$n3628
.sym 70934 $abc$41427$n2744
.sym 70935 $false
.sym 70938 r_adc_master_tx_buffer_1[72][1]
.sym 70939 r_adc_master_tx_buffer_1[73][1]
.sym 70940 r_spi_master_tx_counter[1]
.sym 70941 r_spi_master_tx_counter[0]
.sym 70944 r_adc_master_rx_buffer_1[1]
.sym 70945 $false
.sym 70946 $false
.sym 70947 $false
.sym 70950 r_adc_master_rx_buffer_1[17]
.sym 70951 $false
.sym 70952 $false
.sym 70953 $false
.sym 70954 $abc$41427$n5509
.sym 70955 blink_simple_LED2.i_clk$2
.sym 70956 $false
.sym 70957 $abc$41427$n4180_1
.sym 70958 r_adc_master_tx_buffer_1[35][5]
.sym 70959 r_adc_master_tx_buffer_1[33][0]
.sym 70960 r_adc_master_tx_buffer_1[34][5]
.sym 70962 r_adc_master_tx_buffer_1[33][5]
.sym 71043 $abc$41427$n5084_1
.sym 71044 $abc$41427$n5092
.sym 71045 $abc$41427$n3741
.sym 71046 r_spi_master_tx_counter[5]
.sym 71055 $abc$41427$n5087_1
.sym 71056 $abc$41427$n5083_1
.sym 71057 r_spi_master_tx_counter[3]
.sym 71058 r_spi_master_tx_counter[1]
.sym 71067 r_adc_master_rx_buffer_1[23]
.sym 71068 $false
.sym 71069 $false
.sym 71070 $false
.sym 71073 r_adc_master_rx_buffer_1[16]
.sym 71074 $false
.sym 71075 $false
.sym 71076 $false
.sym 71077 $abc$41427$n5568
.sym 71078 blink_simple_LED2.i_clk$2
.sym 71079 $false
.sym 71080 $abc$41427$n3890
.sym 71081 $abc$41427$n2955
.sym 71082 $abc$41427$n3888
.sym 71083 $abc$41427$n2957
.sym 71085 r_adc_master_tx_buffer_1[114][3]
.sym 71086 r_adc_master_tx_buffer_1[112][7]
.sym 71087 r_adc_master_tx_buffer_1[114][0]
.sym 71160 r_adc_master_tx_buffer_2[34][0]
.sym 71161 r_adc_master_tx_buffer_2[35][0]
.sym 71162 r_spi_master_tx_counter[0]
.sym 71163 $false
.sym 71166 r_adc_master_tx_buffer_2[86][1]
.sym 71167 r_adc_master_tx_buffer_2[82][1]
.sym 71168 r_spi_master_tx_counter[0]
.sym 71169 $abc$41427$n5082
.sym 71184 $abc$41427$n4088
.sym 71185 $abc$41427$n4087
.sym 71186 r_spi_master_tx_counter[1]
.sym 71187 r_spi_master_tx_counter[2]
.sym 71190 r_adc_master_rx_buffer_1[11]
.sym 71191 $false
.sym 71192 $false
.sym 71193 $false
.sym 71196 r_adc_master_rx_buffer_1[25]
.sym 71197 $false
.sym 71198 $false
.sym 71199 $false
.sym 71200 $abc$41427$n5509
.sym 71201 blink_simple_LED2.i_clk$2
.sym 71202 $false
.sym 71203 $abc$41427$n2886
.sym 71204 $abc$41427$n4174_1
.sym 71205 $abc$41427$n4179_1
.sym 71206 $abc$41427$n2888
.sym 71207 $abc$41427$n2887
.sym 71208 $abc$41427$n4175_1
.sym 71209 r_adc_master_tx_buffer_2[5][2]
.sym 71210 r_adc_master_tx_buffer_2[5][7]
.sym 71289 r_spi_master_tx_counter[3]
.sym 71290 $abc$41427$n3645
.sym 71291 $abc$41427$n3642
.sym 71292 $abc$41427$n3648
.sym 71295 $abc$41427$n3647
.sym 71296 $abc$41427$n3646
.sym 71297 r_spi_master_tx_counter[0]
.sym 71298 r_spi_master_tx_counter[1]
.sym 71301 $abc$41427$n3651
.sym 71302 $abc$41427$n3641
.sym 71303 $abc$41427$n2759
.sym 71304 r_spi_master_tx_counter[6]
.sym 71313 r_adc_master_rx_buffer_1[12]
.sym 71314 $false
.sym 71315 $false
.sym 71316 $false
.sym 71319 r_adc_master_rx_buffer_1[10]
.sym 71320 $false
.sym 71321 $false
.sym 71322 $false
.sym 71323 $abc$41427$n5587$2
.sym 71324 blink_simple_LED2.i_clk$2
.sym 71325 $false
.sym 71326 $abc$41427$n4425_1
.sym 71327 $abc$41427$n4234_1
.sym 71328 $abc$41427$n4236_1
.sym 71329 $abc$41427$n4235_1
.sym 71330 r_adc_master_tx_buffer_2[72][6]
.sym 71332 r_adc_master_tx_buffer_2[74][6]
.sym 71400 r_adc_master_tx_buffer_2[49][7]
.sym 71401 r_adc_master_tx_buffer_2[53][7]
.sym 71402 r_spi_master_tx_counter[2]
.sym 71403 r_spi_master_tx_counter[0]
.sym 71406 r_adc_master_tx_buffer_1[60][5]
.sym 71407 r_adc_master_tx_buffer_1[62][5]
.sym 71408 r_spi_master_tx_counter[0]
.sym 71409 $abc$41427$n5173_1
.sym 71412 $abc$41427$n4169_1
.sym 71413 $abc$41427$n4170_1
.sym 71414 $abc$41427$n5174_1
.sym 71415 r_spi_master_tx_counter[2]
.sym 71418 r_adc_master_tx_buffer_2[102][2]
.sym 71419 r_adc_master_tx_buffer_2[103][2]
.sym 71420 r_spi_master_tx_counter[0]
.sym 71421 $false
.sym 71442 r_adc_master_rx_buffer_1[25]
.sym 71443 $false
.sym 71444 $false
.sym 71445 $false
.sym 71446 $abc$41427$n5524
.sym 71447 blink_simple_LED2.i_clk$2
.sym 71448 $false
.sym 71449 $abc$41427$n3396
.sym 71450 $abc$41427$n3741
.sym 71451 $abc$41427$n2956
.sym 71454 $abc$41427$n3742
.sym 71455 $abc$41427$n3889
.sym 71456 r_adc_master_tx_buffer_2[101][4]
.sym 71535 r_adc_master_tx_buffer_2[66][1]
.sym 71536 r_adc_master_tx_buffer_2[70][1]
.sym 71537 r_spi_master_tx_counter[0]
.sym 71538 r_spi_master_tx_counter[2]
.sym 71547 r_adc_master_tx_buffer_1[28][6]
.sym 71548 r_adc_master_tx_buffer_1[29][6]
.sym 71549 r_spi_master_tx_counter[1]
.sym 71550 r_spi_master_tx_counter[0]
.sym 71553 r_adc_master_rx_buffer_1[9]
.sym 71554 $false
.sym 71555 $false
.sym 71556 $false
.sym 71569 $abc$41427$n5574
.sym 71570 blink_simple_LED2.i_clk$2
.sym 71571 $false
.sym 71572 $abc$41427$n4176_1
.sym 71574 $abc$41427$n2769
.sym 71575 $abc$41427$n4438_1
.sym 71576 $abc$41427$n2771
.sym 71577 $abc$41427$n4177_1
.sym 71578 r_adc_master_tx_buffer_1[61][7]
.sym 71579 r_adc_master_tx_buffer_1[61][6]
.sym 71646 $abc$41427$n4037
.sym 71647 $abc$41427$n4036
.sym 71648 $abc$41427$n2717
.sym 71649 $false
.sym 71652 r_adc_master_tx_buffer_1[34][1]
.sym 71653 r_adc_master_tx_buffer_1[38][1]
.sym 71654 r_spi_master_tx_counter[2]
.sym 71655 $false
.sym 71658 $abc$41427$n4961_1
.sym 71659 $abc$41427$n4953_1
.sym 71660 $abc$41427$n2762
.sym 71661 r_spi_master_tx_counter[5]
.sym 71664 $abc$41427$n2721
.sym 71665 $abc$41427$n4958_1
.sym 71666 r_spi_master_tx_counter[4]
.sym 71667 $abc$41427$n4960_1
.sym 71670 r_adc_master_tx_buffer_2[12][5]
.sym 71671 r_adc_master_tx_buffer_2[13][5]
.sym 71672 r_spi_master_tx_counter[1]
.sym 71673 r_spi_master_tx_counter[0]
.sym 71676 r_adc_master_rx_buffer_1[17]
.sym 71677 $false
.sym 71678 $false
.sym 71679 $false
.sym 71682 r_adc_master_rx_buffer_1[3]
.sym 71683 $false
.sym 71684 $false
.sym 71685 $false
.sym 71692 $abc$41427$n5503
.sym 71693 blink_simple_LED2.i_clk$2
.sym 71694 $false
.sym 71696 $abc$41427$n4437_1
.sym 71699 $abc$41427$n5042_1
.sym 71700 $abc$41427$n3501
.sym 71701 r_adc_master_tx_buffer_2[44][3]
.sym 71775 $abc$41427$n3644
.sym 71776 $abc$41427$n3643
.sym 71777 r_spi_master_tx_counter[1]
.sym 71778 r_spi_master_tx_counter[0]
.sym 71781 $abc$41427$n4440_1
.sym 71782 $abc$41427$n4437_1
.sym 71783 $abc$41427$n4443_1
.sym 71784 $abc$41427$n4446_1
.sym 71787 $abc$41427$n4442_1
.sym 71788 $abc$41427$n4441_1
.sym 71789 r_spi_master_tx_counter[1]
.sym 71790 r_spi_master_tx_counter[3]
.sym 71799 r_adc_master_tx_buffer_2[14][5]
.sym 71800 r_adc_master_tx_buffer_2[15][5]
.sym 71801 r_spi_master_tx_counter[0]
.sym 71802 r_spi_master_tx_counter[1]
.sym 71811 r_adc_master_rx_buffer_1[8]
.sym 71812 $false
.sym 71813 $false
.sym 71814 $false
.sym 71815 $abc$41427$n5531
.sym 71816 blink_simple_LED2.i_clk$2
.sym 71817 $false
.sym 71818 $abc$41427$n4959_1
.sym 71820 $abc$41427$n4960_1
.sym 71821 r_adc_master_tx_buffer_1[55][6]
.sym 71823 r_adc_master_tx_buffer_1[54][0]
.sym 71824 r_adc_master_tx_buffer_1[53][0]
.sym 71825 r_adc_master_tx_buffer_1[55][7]
.sym 71898 r_adc_master_tx_buffer_2[10][4]
.sym 71899 r_adc_master_tx_buffer_2[11][4]
.sym 71900 r_spi_master_tx_counter[0]
.sym 71901 r_spi_master_tx_counter[1]
.sym 71904 $abc$41427$n3903
.sym 71905 $abc$41427$n3904
.sym 71906 $abc$41427$n5117_1
.sym 71907 r_spi_master_tx_counter[2]
.sym 71916 $abc$41427$n3844
.sym 71917 $abc$41427$n3845
.sym 71918 $abc$41427$n2721
.sym 71919 r_spi_master_tx_counter[4]
.sym 71922 r_adc_master_tx_buffer_2[78][4]
.sym 71923 r_adc_master_tx_buffer_2[79][4]
.sym 71924 r_spi_master_tx_counter[0]
.sym 71925 r_spi_master_tx_counter[1]
.sym 71928 r_adc_master_rx_buffer_1[11]
.sym 71929 $false
.sym 71930 $false
.sym 71931 $false
.sym 71934 r_adc_master_rx_buffer_1[12]
.sym 71935 $false
.sym 71936 $false
.sym 71937 $false
.sym 71938 $abc$41427$n5577
.sym 71939 blink_simple_LED2.i_clk$2
.sym 71940 $false
.sym 71942 $abc$41427$n2787
.sym 71944 r_adc_master_tx_buffer_1[92][2]
.sym 71946 r_adc_master_tx_buffer_1[94][2]
.sym 71948 r_adc_master_tx_buffer_1[93][2]
.sym 72015 $abc$41427$n4956_1
.sym 72016 $abc$41427$n4952_1
.sym 72017 r_spi_master_tx_counter[3]
.sym 72018 r_spi_master_tx_counter[1]
.sym 72021 r_adc_master_tx_buffer_1[82][2]
.sym 72022 r_adc_master_tx_buffer_1[86][2]
.sym 72023 r_spi_master_tx_counter[0]
.sym 72024 $abc$41427$n4951_1
.sym 72027 r_adc_master_rx_buffer_1[0]
.sym 72028 $false
.sym 72029 $false
.sym 72030 $false
.sym 72039 r_adc_master_rx_buffer_1[29]
.sym 72040 $false
.sym 72041 $false
.sym 72042 $false
.sym 72051 r_adc_master_rx_buffer_1[10]
.sym 72052 $false
.sym 72053 $false
.sym 72054 $false
.sym 72061 $abc$41427$n5526
.sym 72062 blink_simple_LED2.i_clk$2
.sym 72063 $false
.sym 72065 $abc$41427$n3871
.sym 72066 $abc$41427$n2797
.sym 72068 $abc$41427$n3744
.sym 72069 $abc$41427$n3873
.sym 72070 r_adc_master_rx_buffer_1[26]
.sym 72138 r_adc_master_tx_buffer_1[44][7]
.sym 72139 r_adc_master_tx_buffer_1[45][7]
.sym 72140 r_spi_master_tx_counter[1]
.sym 72141 r_spi_master_tx_counter[0]
.sym 72144 r_adc_master_tx_buffer_2[78][3]
.sym 72145 r_adc_master_tx_buffer_2[79][3]
.sym 72146 r_spi_master_tx_counter[0]
.sym 72147 r_spi_master_tx_counter[1]
.sym 72150 $abc$41427$n3083
.sym 72151 $abc$41427$n3084
.sym 72152 $abc$41427$n2721
.sym 72153 $abc$41427$n3080
.sym 72156 r_adc_master_tx_buffer_2[83][1]
.sym 72157 r_adc_master_tx_buffer_2[87][1]
.sym 72158 r_spi_master_tx_counter[0]
.sym 72159 r_spi_master_tx_counter[2]
.sym 72162 r_adc_master_tx_buffer_1[46][7]
.sym 72163 r_adc_master_tx_buffer_1[47][7]
.sym 72164 r_spi_master_tx_counter[0]
.sym 72165 r_spi_master_tx_counter[1]
.sym 72168 $abc$41427$n3082
.sym 72169 $abc$41427$n3081
.sym 72170 $abc$41427$n2717
.sym 72171 $false
.sym 72174 $abc$41427$n4445_1
.sym 72175 $abc$41427$n4444_1
.sym 72176 $abc$41427$n2717
.sym 72177 $false
.sym 72180 r_adc_master_rx_buffer_1[29]
.sym 72181 $false
.sym 72182 $false
.sym 72183 $false
.sym 72184 $abc$41427$n5559
.sym 72185 blink_simple_LED2.i_clk$2
.sym 72186 $false
.sym 72188 $abc$41427$n4995_1
.sym 72189 $abc$41427$n3083
.sym 72192 r_adc_master_tx_buffer_1[7][0]
.sym 72261 r_adc_master_tx_buffer_1[100][5]
.sym 72262 r_adc_master_tx_buffer_1[101][5]
.sym 72263 r_spi_master_tx_counter[0]
.sym 72264 $false
.sym 72279 r_adc_master_tx_buffer_1[56][7]
.sym 72280 r_adc_master_tx_buffer_1[57][7]
.sym 72281 r_spi_master_tx_counter[1]
.sym 72282 r_spi_master_tx_counter[0]
.sym 72291 r_adc_master_rx_buffer_1[31]
.sym 72292 $false
.sym 72293 $false
.sym 72294 $false
.sym 72297 r_adc_master_rx_buffer_1[15]
.sym 72298 $false
.sym 72299 $false
.sym 72300 $false
.sym 72307 $abc$41427$n5503
.sym 72308 blink_simple_LED2.i_clk$2
.sym 72309 $false
.sym 72310 $abc$41427$n3084
.sym 72311 r_adc_master_tx_buffer_2[72][0]
.sym 72312 r_adc_master_tx_buffer_2[74][4]
.sym 72313 r_adc_master_tx_buffer_2[74][3]
.sym 72314 r_adc_master_tx_buffer_2[73][6]
.sym 72315 r_adc_master_tx_buffer_2[72][3]
.sym 72316 r_adc_master_tx_buffer_2[75][3]
.sym 72317 r_adc_master_tx_buffer_2[73][3]
.sym 72384 r_adc_master_tx_buffer_1[56][5]
.sym 72385 r_adc_master_tx_buffer_1[57][5]
.sym 72386 r_spi_master_tx_counter[1]
.sym 72387 r_spi_master_tx_counter[0]
.sym 72408 r_adc_master_rx_buffer_1[29]
.sym 72409 $false
.sym 72410 $false
.sym 72411 $false
.sym 72420 r_adc_master_rx_buffer_1[27]
.sym 72421 $false
.sym 72422 $false
.sym 72423 $false
.sym 72426 r_adc_master_rx_buffer_1[31]
.sym 72427 $false
.sym 72428 $false
.sym 72429 $false
.sym 72430 $abc$41427$n5513
.sym 72431 blink_simple_LED2.i_clk$2
.sym 72432 $false
.sym 72440 r_adc_master_tx_buffer_1[4][3]
.sym 72519 r_adc_master_rx_buffer_1[5]
.sym 72520 $false
.sym 72521 $false
.sym 72522 $false
.sym 72553 $abc$41427$n5526
.sym 72554 blink_simple_LED2.i_clk$2
.sym 72555 $false
.sym 72559 r_adc_master_tx_buffer_1[1][3]
.sym 72561 r_adc_master_tx_buffer_1[3][3]
.sym 72563 r_adc_master_tx_buffer_1[3][7]
.sym 72630 r_adc_master_rx_buffer_1[15]
.sym 72631 $false
.sym 72632 $false
.sym 72633 $false
.sym 72660 r_adc_master_rx_buffer_1[8]
.sym 72661 $false
.sym 72662 $false
.sym 72663 $false
.sym 72676 $abc$41427$n5529
.sym 72677 blink_simple_LED2.i_clk$2
.sym 72678 $false
.sym 72723 $abc$41427$n5635
.sym 72778 r_adc_master_rx_buffer_1[31]
.sym 72783 r_adc_master_rx_buffer_1[1]
.sym 72865 $abc$41427$n3279
.sym 72866 $abc$41427$n4665_1
.sym 72867 r_adc_master_rx_buffer_1[31]
.sym 72868 $false
.sym 72877 r_adc_master_rx_buffer_1[30]
.sym 72878 $false
.sym 72879 $false
.sym 72880 $false
.sym 72899 $abc$41427$n5570
.sym 72900 blink_simple_LED2.i_clk$2
.sym 72901 $false
.sym 72908 r_adc_master_tx_buffer_2[89][0]
.sym 72910 r_adc_master_tx_buffer_2[91][3]
.sym 73028 r_adc_master_tx_buffer_1[62][2]
.sym 73029 r_adc_master_tx_buffer_1[63][2]
.sym 73030 r_spi_master_tx_counter[0]
.sym 73031 r_spi_master_tx_counter[1]
.sym 73046 r_adc_master_rx_buffer_1[2]
.sym 73047 $false
.sym 73048 $false
.sym 73049 $false
.sym 73052 r_adc_master_rx_buffer_1[10]
.sym 73053 $false
.sym 73054 $false
.sym 73055 $false
.sym 73058 r_adc_master_rx_buffer_1[5]
.sym 73059 $false
.sym 73060 $false
.sym 73061 $false
.sym 73062 $abc$41427$n5515
.sym 73063 blink_simple_LED2.i_clk$2
.sym 73064 $false
.sym 73065 $abc$41427$n3432
.sym 73067 $abc$41427$n3434
.sym 73068 $abc$41427$n3433
.sym 73070 r_adc_master_tx_buffer_1[60][6]
.sym 73151 $abc$41427$n3432
.sym 73152 $abc$41427$n3435
.sym 73153 r_spi_master_tx_counter[3]
.sym 73154 $abc$41427$n2744
.sym 73157 $abc$41427$n3853
.sym 73158 $abc$41427$n3850
.sym 73159 r_spi_master_tx_counter[0]
.sym 73160 $abc$41427$n5270
.sym 73169 r_adc_master_rx_buffer_1[5]
.sym 73170 $false
.sym 73171 $false
.sym 73172 $false
.sym 73185 $abc$41427$n5578
.sym 73186 blink_simple_LED2.i_clk$2
.sym 73187 $false
.sym 73191 r_adc_master_tx_buffer_2[20][3]
.sym 73192 r_adc_master_tx_buffer_2[23][5]
.sym 73194 r_adc_master_tx_buffer_2[22][5]
.sym 73262 r_adc_master_tx_buffer_2[78][7]
.sym 73263 r_adc_master_tx_buffer_2[79][7]
.sym 73264 r_spi_master_tx_counter[0]
.sym 73265 r_spi_master_tx_counter[1]
.sym 73280 r_adc_master_rx_buffer_1[19]
.sym 73281 $false
.sym 73282 $false
.sym 73283 $false
.sym 73292 r_adc_master_rx_buffer_1[4]
.sym 73293 $false
.sym 73294 $false
.sym 73295 $false
.sym 73298 r_adc_master_rx_buffer_1[7]
.sym 73299 $false
.sym 73300 $false
.sym 73301 $false
.sym 73308 $abc$41427$n5577
.sym 73309 blink_simple_LED2.i_clk$2
.sym 73310 $false
.sym 73311 $abc$41427$n3878
.sym 73312 $abc$41427$n3607
.sym 73313 $abc$41427$n4385_1
.sym 73315 r_adc_master_tx_buffer_1[18][1]
.sym 73316 r_adc_master_tx_buffer_1[17][6]
.sym 73317 r_adc_master_tx_buffer_1[18][2]
.sym 73385 r_adc_master_tx_buffer_1[18][2]
.sym 73386 r_adc_master_tx_buffer_1[22][2]
.sym 73387 r_spi_master_tx_counter[2]
.sym 73388 $false
.sym 73403 r_adc_master_rx_buffer_1[1]
.sym 73404 $false
.sym 73405 $false
.sym 73406 $false
.sym 73409 r_adc_master_rx_buffer_1[9]
.sym 73410 $false
.sym 73411 $false
.sym 73412 $false
.sym 73415 r_adc_master_rx_buffer_1[18]
.sym 73416 $false
.sym 73417 $false
.sym 73418 $false
.sym 73431 $abc$41427$n5540
.sym 73432 blink_simple_LED2.i_clk$2
.sym 73433 $false
.sym 73434 $abc$41427$n3728
.sym 73435 $abc$41427$n5147_1
.sym 73436 $abc$41427$n3047
.sym 73437 $abc$41427$n5148_1
.sym 73438 r_adc_master_tx_buffer_2[113][5]
.sym 73439 r_adc_master_tx_buffer_2[115][1]
.sym 73440 r_adc_master_tx_buffer_2[113][4]
.sym 73441 r_adc_master_tx_buffer_2[112][0]
.sym 73514 r_adc_master_tx_buffer_2[16][7]
.sym 73515 r_adc_master_tx_buffer_2[20][7]
.sym 73516 r_spi_master_tx_counter[0]
.sym 73517 $abc$41427$n5227_1
.sym 73526 r_adc_master_tx_buffer_1[51][6]
.sym 73527 r_adc_master_tx_buffer_1[55][6]
.sym 73528 r_spi_master_tx_counter[2]
.sym 73529 r_spi_master_tx_counter[0]
.sym 73538 $abc$41427$n4363_1
.sym 73539 $abc$41427$n4362_1
.sym 73540 r_spi_master_tx_counter[1]
.sym 73541 r_spi_master_tx_counter[3]
.sym 73544 r_adc_master_rx_buffer_1[12]
.sym 73545 $false
.sym 73546 $false
.sym 73547 $false
.sym 73554 $abc$41427$n5586
.sym 73555 blink_simple_LED2.i_clk$2
.sym 73556 $false
.sym 73557 $abc$41427$n2985_1
.sym 73559 $abc$41427$n2983_1
.sym 73560 $abc$41427$n2984
.sym 73562 r_adc_master_tx_buffer_1[87][5]
.sym 73563 r_adc_master_tx_buffer_1[85][3]
.sym 73631 r_adc_master_tx_buffer_2[51][4]
.sym 73632 r_adc_master_tx_buffer_2[55][4]
.sym 73633 r_spi_master_tx_counter[2]
.sym 73634 $false
.sym 73643 $abc$41427$n3849
.sym 73644 $abc$41427$n3852
.sym 73645 r_spi_master_tx_counter[0]
.sym 73646 r_spi_master_tx_counter[1]
.sym 73655 r_adc_master_tx_buffer_1[96][2]
.sym 73656 r_adc_master_tx_buffer_1[97][2]
.sym 73657 r_spi_master_tx_counter[0]
.sym 73658 $false
.sym 73661 r_adc_master_rx_buffer_1[19]
.sym 73662 $false
.sym 73663 $false
.sym 73664 $false
.sym 73667 r_adc_master_rx_buffer_1[2]
.sym 73668 $false
.sym 73669 $false
.sym 73670 $false
.sym 73673 r_adc_master_rx_buffer_1[28]
.sym 73674 $false
.sym 73675 $false
.sym 73676 $false
.sym 73677 $abc$41427$n5582
.sym 73678 blink_simple_LED2.i_clk$2
.sym 73679 $false
.sym 73680 $abc$41427$n3109_1
.sym 73681 $abc$41427$n3826
.sym 73682 r_adc_master_tx_buffer_2[28][3]
.sym 73683 r_adc_master_tx_buffer_2[29][3]
.sym 73684 r_adc_master_tx_buffer_2[28][6]
.sym 73685 r_adc_master_tx_buffer_2[29][2]
.sym 73686 r_adc_master_tx_buffer_2[30][2]
.sym 73687 r_adc_master_tx_buffer_2[28][4]
.sym 73772 $abc$41427$n3887
.sym 73773 $abc$41427$n3886
.sym 73774 r_spi_master_tx_counter[0]
.sym 73775 r_spi_master_tx_counter[1]
.sym 73778 r_adc_master_tx_buffer_2[98][2]
.sym 73779 r_adc_master_tx_buffer_2[99][2]
.sym 73780 r_spi_master_tx_counter[0]
.sym 73781 $false
.sym 73784 $abc$41427$n2829_1
.sym 73785 $abc$41427$n2828_1
.sym 73786 r_spi_master_tx_counter[0]
.sym 73787 r_spi_master_tx_counter[1]
.sym 73790 r_adc_master_rx_buffer_1[4]
.sym 73791 $false
.sym 73792 $false
.sym 73793 $false
.sym 73800 $abc$41427$n5571
.sym 73801 blink_simple_LED2.i_clk$2
.sym 73802 $false
.sym 73803 $abc$41427$n4218_1
.sym 73804 $abc$41427$n3108_1
.sym 73805 $abc$41427$n5149_1
.sym 73806 $abc$41427$n4786_1
.sym 73807 $abc$41427$n3781
.sym 73808 $abc$41427$n4219_1
.sym 73809 $abc$41427$n5002_1
.sym 73810 r_adc_master_tx_buffer_2[84][2]
.sym 73877 $abc$41427$n5228
.sym 73878 $abc$41427$n5220_1
.sym 73879 r_spi_master_tx_counter[3]
.sym 73880 r_spi_master_tx_counter[1]
.sym 73883 r_adc_master_tx_buffer_1[110][5]
.sym 73884 r_adc_master_tx_buffer_1[111][5]
.sym 73885 r_spi_master_tx_counter[0]
.sym 73886 r_spi_master_tx_counter[1]
.sym 73895 r_adc_master_rx_buffer_1[10]
.sym 73896 $false
.sym 73897 $false
.sym 73898 $false
.sym 73901 r_adc_master_rx_buffer_1[18]
.sym 73902 $false
.sym 73903 $false
.sym 73904 $false
.sym 73907 r_adc_master_rx_buffer_1[13]
.sym 73908 $false
.sym 73909 $false
.sym 73910 $false
.sym 73913 r_adc_master_rx_buffer_1[5]
.sym 73914 $false
.sym 73915 $false
.sym 73916 $false
.sym 73923 $abc$41427$n5547
.sym 73924 blink_simple_LED2.i_clk$2
.sym 73925 $false
.sym 73927 $abc$41427$n4326_1
.sym 73928 $abc$41427$n1575
.sym 73929 $abc$41427$n3605
.sym 73931 r_spi_master_adc_rx_counter[2]
.sym 73933 r_spi_master_adc_tx_counter[0]
.sym 74000 $abc$41427$n2793
.sym 74001 $abc$41427$n2792
.sym 74002 r_spi_master_tx_counter[1]
.sym 74003 r_spi_master_tx_counter[2]
.sym 74006 r_spi_master_tx_counter[3]
.sym 74007 $abc$41427$n2794
.sym 74008 $abc$41427$n2791
.sym 74009 $abc$41427$n2797
.sym 74012 $abc$41427$n2796
.sym 74013 $abc$41427$n2795
.sym 74014 r_spi_master_tx_counter[2]
.sym 74015 r_spi_master_tx_counter[1]
.sym 74024 r_adc_master_tx_buffer_2[83][5]
.sym 74025 r_adc_master_tx_buffer_2[87][5]
.sym 74026 r_spi_master_tx_counter[2]
.sym 74027 r_spi_master_tx_counter[0]
.sym 74042 r_adc_master_rx_buffer_1[5]
.sym 74043 $false
.sym 74044 $false
.sym 74045 $false
.sym 74046 $abc$41427$n5579
.sym 74047 blink_simple_LED2.i_clk$2
.sym 74048 $false
.sym 74049 $abc$41427$n3421
.sym 74050 $abc$41427$n4325_1
.sym 74051 $abc$41427$n4364_1
.sym 74052 $abc$41427$n3489
.sym 74053 $abc$41427$n3824
.sym 74055 $abc$41427$n4365_1
.sym 74056 r_adc_master_tx_buffer_1[19][4]
.sym 74123 $abc$41427$n3490
.sym 74124 $abc$41427$n3489
.sym 74125 $abc$41427$n2717
.sym 74126 $false
.sym 74129 r_spi_master_tx_counter[3]
.sym 74130 $abc$41427$n3485
.sym 74131 $abc$41427$n3482
.sym 74132 $abc$41427$n3488
.sym 74141 r_adc_master_tx_buffer_1[115][0]
.sym 74142 r_adc_master_tx_buffer_1[119][0]
.sym 74143 r_spi_master_tx_counter[2]
.sym 74144 $false
.sym 74147 r_adc_master_tx_buffer_2[82][0]
.sym 74148 r_adc_master_tx_buffer_2[86][0]
.sym 74149 r_spi_master_tx_counter[0]
.sym 74150 r_spi_master_tx_counter[2]
.sym 74153 $abc$41427$n3487
.sym 74154 $abc$41427$n3486
.sym 74155 r_spi_master_tx_counter[0]
.sym 74156 r_spi_master_tx_counter[1]
.sym 74159 r_adc_master_tx_buffer_1[50][0]
.sym 74160 r_adc_master_tx_buffer_1[54][0]
.sym 74161 r_spi_master_tx_counter[2]
.sym 74162 $false
.sym 74165 r_adc_master_rx_buffer_1[13]
.sym 74166 $false
.sym 74167 $false
.sym 74168 $false
.sym 74169 $abc$41427$n5524
.sym 74170 blink_simple_LED2.i_clk$2
.sym 74171 $false
.sym 74172 $abc$41427$n3422
.sym 74174 r_adc_master_tx_buffer_1[84][3]
.sym 74178 r_adc_master_tx_buffer_1[85][5]
.sym 74179 r_adc_master_tx_buffer_1[87][1]
.sym 74246 r_adc_master_tx_buffer_1[3][3]
.sym 74247 r_adc_master_tx_buffer_1[7][3]
.sym 74248 r_spi_master_tx_counter[2]
.sym 74249 r_spi_master_tx_counter[0]
.sym 74252 $abc$41427$n5170_1
.sym 74253 $abc$41427$n4125_1
.sym 74254 $abc$41427$n5166_1
.sym 74255 $abc$41427$n4098_1
.sym 74258 $abc$41427$n2960
.sym 74259 $abc$41427$n2959
.sym 74260 r_spi_master_tx_counter[1]
.sym 74261 r_spi_master_tx_counter[3]
.sym 74264 r_adc_master_tx_buffer_1[114][4]
.sym 74265 r_adc_master_tx_buffer_1[118][4]
.sym 74266 r_spi_master_tx_counter[1]
.sym 74267 r_spi_master_tx_counter[2]
.sym 74270 r_adc_master_rx_buffer_1[0]
.sym 74271 $false
.sym 74272 $false
.sym 74273 $false
.sym 74276 r_adc_master_rx_buffer_1[11]
.sym 74277 $false
.sym 74278 $false
.sym 74279 $false
.sym 74282 r_adc_master_rx_buffer_1[23]
.sym 74283 $false
.sym 74284 $false
.sym 74285 $false
.sym 74288 r_adc_master_rx_buffer_1[12]
.sym 74289 $false
.sym 74290 $false
.sym 74291 $false
.sym 74292 $abc$41427$n5552
.sym 74293 blink_simple_LED2.i_clk$2
.sym 74294 $false
.sym 74295 $abc$41427$n5039_1
.sym 74296 $abc$41427$n5041_1
.sym 74297 $abc$41427$n4384_1
.sym 74298 $abc$41427$n5045_1
.sym 74299 $abc$41427$n3391
.sym 74300 $abc$41427$n5040_1
.sym 74301 r_adc_master_tx_buffer_1[52][4]
.sym 74369 r_spi_master_tx_counter[0]
.sym 74370 $abc$41427$n3000
.sym 74371 r_adc_master_tx_buffer_1[120][3]
.sym 74372 r_spi_master_tx_counter[3]
.sym 74375 $abc$41427$n2759
.sym 74376 $abc$41427$n5025_1
.sym 74377 $abc$41427$n5024_1
.sym 74378 r_spi_master_tx_counter[3]
.sym 74381 r_adc_master_tx_buffer_2[65][1]
.sym 74382 r_adc_master_tx_buffer_2[69][1]
.sym 74383 r_spi_master_tx_counter[2]
.sym 74384 r_spi_master_tx_counter[0]
.sym 74387 r_adc_master_tx_buffer_1[114][3]
.sym 74388 r_adc_master_tx_buffer_1[118][3]
.sym 74389 r_spi_master_tx_counter[2]
.sym 74390 r_spi_master_tx_counter[1]
.sym 74393 $abc$41427$n3396
.sym 74394 $abc$41427$n3395
.sym 74395 r_spi_master_tx_counter[2]
.sym 74396 r_spi_master_tx_counter[1]
.sym 74399 $abc$41427$n3391
.sym 74400 $abc$41427$n3394
.sym 74401 r_adc_master_tx_buffer_2[120][0]
.sym 74402 r_spi_master_tx_counter[3]
.sym 74405 r_adc_master_tx_buffer_2[102][0]
.sym 74406 r_adc_master_tx_buffer_2[103][0]
.sym 74407 r_spi_master_tx_counter[0]
.sym 74408 $false
.sym 74411 r_adc_master_rx_buffer_1[24]
.sym 74412 $false
.sym 74413 $false
.sym 74414 $false
.sym 74415 $abc$41427$n5588
.sym 74416 blink_simple_LED2.i_clk$2
.sym 74417 $false
.sym 74418 $abc$41427$n5169_1
.sym 74419 $abc$41427$n5146_1
.sym 74420 $abc$41427$n5170_1
.sym 74421 $abc$41427$n5150_1
.sym 74423 $abc$41427$n4028
.sym 74424 $abc$41427$n4324_1
.sym 74425 r_adc_master_tx_buffer_1[19][5]
.sym 74492 $abc$41427$n5021_1
.sym 74493 r_spi_master_tx_counter[4]
.sym 74494 r_spi_master_tx_counter[6]
.sym 74495 $abc$41427$n3361_1
.sym 74498 $abc$41427$n5026_1
.sym 74499 $abc$41427$n5027_1
.sym 74500 $abc$41427$n3403
.sym 74501 $0\r_adc_master_tx_buffer_selector[0:0]
.sym 74504 r_adc_master_tx_buffer_1[114][0]
.sym 74505 r_adc_master_tx_buffer_1[118][0]
.sym 74506 r_spi_master_tx_counter[2]
.sym 74507 $abc$41427$n3501
.sym 74510 $abc$41427$n3417
.sym 74511 $abc$41427$n3404
.sym 74512 r_spi_master_tx_counter[5]
.sym 74513 r_spi_master_tx_counter[4]
.sym 74516 $abc$41427$n5032_1
.sym 74517 $abc$41427$n5041_1
.sym 74518 $abc$41427$n5022_1
.sym 74519 $abc$41427$n5028_1
.sym 74528 $abc$41427$n5167_1
.sym 74529 $abc$41427$n5176
.sym 74530 $abc$41427$n5137_1
.sym 74531 $abc$41427$n5146_1
.sym 74534 $abc$41427$n5222
.sym 74535 $abc$41427$n5233
.sym 74536 $abc$41427$n4397_1
.sym 74537 $0\r_adc_master_tx_buffer_selector[0:0]
.sym 74538 $abc$41427$n587
.sym 74539 blink_simple_LED2.i_clk$2
.sym 74540 $false
.sym 74541 $abc$41427$n4215_1
.sym 74543 $abc$41427$n2810
.sym 74544 $abc$41427$n4340_1
.sym 74545 $abc$41427$n4211_1
.sym 74546 $abc$41427$n5063_1
.sym 74547 $abc$41427$n4216_1
.sym 74548 r_adc_master_tx_buffer_2[82][6]
.sym 74615 $abc$41427$n3344
.sym 74616 $abc$41427$n3334
.sym 74617 $abc$41427$n3348
.sym 74618 r_spi_master_tx_counter[5]
.sym 74621 r_adc_master_tx_buffer_1[78][6]
.sym 74622 r_adc_master_tx_buffer_1[79][6]
.sym 74623 r_spi_master_tx_counter[0]
.sym 74624 r_spi_master_tx_counter[1]
.sym 74627 r_adc_master_tx_buffer_1[78][0]
.sym 74628 r_adc_master_tx_buffer_1[79][0]
.sym 74629 r_spi_master_tx_counter[0]
.sym 74630 r_spi_master_tx_counter[1]
.sym 74633 $abc$41427$n5221_1
.sym 74634 $abc$41427$n4550_1
.sym 74635 $abc$41427$n5226_1
.sym 74636 r_spi_master_tx_counter[6]
.sym 74639 r_spi_master_tx_counter[5]
.sym 74640 r_spi_master_tx_counter[4]
.sym 74641 $false
.sym 74642 $false
.sym 74645 r_spi_master_tx_counter[3]
.sym 74646 $abc$41427$n3338
.sym 74647 $abc$41427$n3335
.sym 74648 $abc$41427$n3341
.sym 74651 r_adc_master_rx_buffer_1[8]
.sym 74652 $false
.sym 74653 $false
.sym 74654 $false
.sym 74657 r_adc_master_rx_buffer_1[6]
.sym 74658 $false
.sym 74659 $false
.sym 74660 $false
.sym 74661 $abc$41427$n5526
.sym 74662 blink_simple_LED2.i_clk$2
.sym 74663 $false
.sym 74664 $abc$41427$n2747
.sym 74665 $abc$41427$n5249
.sym 74666 $abc$41427$n4210_1
.sym 74667 $abc$41427$n2878
.sym 74668 $abc$41427$n2877
.sym 74669 $abc$41427$n5205_1
.sym 74670 $abc$41427$n4224_1
.sym 74671 $abc$41427$n2876
.sym 74738 $abc$41427$n5291
.sym 74739 $abc$41427$n5290
.sym 74740 r_spi_master_tx_counter[3]
.sym 74741 $abc$41427$n2744
.sym 74750 r_spi_master_tx_counter[3]
.sym 74751 $abc$41427$n3888
.sym 74752 $abc$41427$n5113_1
.sym 74753 $abc$41427$n2759
.sym 74756 $abc$41427$n3747
.sym 74757 $abc$41427$n3746
.sym 74758 r_spi_master_tx_counter[1]
.sym 74759 r_spi_master_tx_counter[3]
.sym 74762 r_adc_master_tx_buffer_2[64][1]
.sym 74763 r_adc_master_tx_buffer_2[68][1]
.sym 74764 r_spi_master_tx_counter[0]
.sym 74765 r_spi_master_tx_counter[2]
.sym 74768 $abc$41427$n5180
.sym 74769 $abc$41427$n5292
.sym 74770 $abc$41427$n4174_1
.sym 74771 $0\r_adc_master_tx_buffer_selector[0:0]
.sym 74774 r_adc_master_rx_buffer_1[25]
.sym 74775 $false
.sym 74776 $false
.sym 74777 $false
.sym 74784 $abc$41427$n5574
.sym 74785 blink_simple_LED2.i_clk$2
.sym 74786 $false
.sym 74787 $abc$41427$n4977_1
.sym 74788 $abc$41427$n5248_1
.sym 74789 $abc$41427$n3450
.sym 74790 $abc$41427$n3448
.sym 74791 $abc$41427$n4337_1
.sym 74793 $abc$41427$n3449
.sym 74794 r_adc_master_configured
.sym 74861 $abc$41427$n5213
.sym 74862 $abc$41427$n4480_1
.sym 74863 $abc$41427$n5209_1
.sym 74864 $abc$41427$n4425_1
.sym 74867 $abc$41427$n4408_1
.sym 74868 $abc$41427$n4407_1
.sym 74869 $abc$41427$n2717
.sym 74870 $false
.sym 74873 $abc$41427$n4406_1
.sym 74874 $abc$41427$n5208_1
.sym 74875 r_spi_master_tx_counter[5]
.sym 74876 $abc$41427$n4412_1
.sym 74879 r_adc_master_rx_buffer_1[29]
.sym 74880 $false
.sym 74881 $false
.sym 74882 $false
.sym 74885 r_adc_master_rx_buffer_1[20]
.sym 74886 $false
.sym 74887 $false
.sym 74888 $false
.sym 74891 r_adc_master_rx_buffer_1[14]
.sym 74892 $false
.sym 74893 $false
.sym 74894 $false
.sym 74897 r_adc_master_rx_buffer_1[17]
.sym 74898 $false
.sym 74899 $false
.sym 74900 $false
.sym 74903 r_adc_master_rx_buffer_1[8]
.sym 74904 $false
.sym 74905 $false
.sym 74906 $false
.sym 74907 $abc$41427$n5579
.sym 74908 blink_simple_LED2.i_clk$2
.sym 74909 $false
.sym 74910 $abc$41427$n5239
.sym 74911 $abc$41427$n2845
.sym 74912 $abc$41427$n3413
.sym 74913 r_adc_master_tx_buffer_2[74][7]
.sym 74914 r_adc_master_tx_buffer_2[75][0]
.sym 74915 r_adc_master_tx_buffer_2[73][0]
.sym 74916 r_adc_master_tx_buffer_2[74][0]
.sym 74917 r_adc_master_tx_buffer_2[72][7]
.sym 74984 r_adc_master_tx_buffer_1[10][5]
.sym 74985 r_adc_master_tx_buffer_1[11][5]
.sym 74986 r_spi_master_tx_counter[0]
.sym 74987 r_spi_master_tx_counter[1]
.sym 74990 r_adc_master_tx_buffer_2[80][5]
.sym 74991 r_adc_master_tx_buffer_2[84][5]
.sym 74992 r_spi_master_tx_counter[2]
.sym 74993 $false
.sym 75002 $abc$41427$n4145_1
.sym 75003 $abc$41427$n4146_1
.sym 75004 $abc$41427$n2721
.sym 75005 r_spi_master_tx_counter[4]
.sym 75008 r_adc_master_rx_buffer_1[7]
.sym 75009 $false
.sym 75010 $false
.sym 75011 $false
.sym 75014 r_adc_master_rx_buffer_1[5]
.sym 75015 $false
.sym 75016 $false
.sym 75017 $false
.sym 75020 r_adc_master_rx_buffer_1[13]
.sym 75021 $false
.sym 75022 $false
.sym 75023 $false
.sym 75026 r_adc_master_rx_buffer_1[31]
.sym 75027 $false
.sym 75028 $false
.sym 75029 $false
.sym 75030 $abc$41427$n5479
.sym 75031 blink_simple_LED2.i_clk$2
.sym 75032 $false
.sym 75033 $abc$41427$n5278
.sym 75034 $abc$41427$n4976_1
.sym 75035 $abc$41427$n3129
.sym 75036 $abc$41427$n3920
.sym 75037 $abc$41427$n3759
.sym 75038 r_adc_master_tx_buffer_2[90][3]
.sym 75039 r_adc_master_tx_buffer_2[88][1]
.sym 75040 r_adc_master_tx_buffer_2[91][6]
.sym 75107 r_adc_master_tx_buffer_1[35][5]
.sym 75108 r_adc_master_tx_buffer_1[39][5]
.sym 75109 r_spi_master_tx_counter[2]
.sym 75110 $abc$41427$n3503
.sym 75113 r_adc_master_rx_buffer_1[5]
.sym 75114 $false
.sym 75115 $false
.sym 75116 $false
.sym 75119 r_adc_master_rx_buffer_1[16]
.sym 75120 $false
.sym 75121 $false
.sym 75122 $false
.sym 75125 r_adc_master_rx_buffer_1[13]
.sym 75126 $false
.sym 75127 $false
.sym 75128 $false
.sym 75137 r_adc_master_rx_buffer_1[21]
.sym 75138 $false
.sym 75139 $false
.sym 75140 $false
.sym 75153 $abc$41427$n5496
.sym 75154 blink_simple_LED2.i_clk$2
.sym 75155 $false
.sym 75156 $abc$41427$n4513_1
.sym 75157 $abc$41427$n3128_1
.sym 75158 $abc$41427$n3132
.sym 75159 $abc$41427$n4512_1
.sym 75160 $abc$41427$n4511_1
.sym 75161 r_adc_master_tx_buffer_2[28][0]
.sym 75162 r_adc_master_tx_buffer_2[28][2]
.sym 75163 r_adc_master_tx_buffer_2[31][2]
.sym 75230 r_adc_master_tx_buffer_2[96][4]
.sym 75231 r_adc_master_tx_buffer_2[100][4]
.sym 75232 r_spi_master_tx_counter[2]
.sym 75233 $false
.sym 75236 $abc$41427$n2957
.sym 75237 $abc$41427$n2956
.sym 75238 r_spi_master_tx_counter[1]
.sym 75239 r_spi_master_tx_counter[2]
.sym 75242 $abc$41427$n3890
.sym 75243 $abc$41427$n3889
.sym 75244 r_spi_master_tx_counter[1]
.sym 75245 r_spi_master_tx_counter[0]
.sym 75248 r_adc_master_tx_buffer_1[0][3]
.sym 75249 r_adc_master_tx_buffer_1[1][3]
.sym 75250 r_spi_master_tx_counter[0]
.sym 75251 $false
.sym 75260 r_adc_master_rx_buffer_1[11]
.sym 75261 $false
.sym 75262 $false
.sym 75263 $false
.sym 75266 r_adc_master_rx_buffer_1[31]
.sym 75267 $false
.sym 75268 $false
.sym 75269 $false
.sym 75272 r_adc_master_rx_buffer_1[8]
.sym 75273 $false
.sym 75274 $false
.sym 75275 $false
.sym 75276 $abc$41427$n5550
.sym 75277 blink_simple_LED2.i_clk$2
.sym 75278 $false
.sym 75279 $abc$41427$n4565_1
.sym 75281 $abc$41427$n3411
.sym 75282 $abc$41427$n4567_1
.sym 75283 $abc$41427$n3412
.sym 75284 $abc$41427$n4566_1
.sym 75285 r_adc_master_tx_buffer_2[44][7]
.sym 75286 r_adc_master_tx_buffer_2[47][7]
.sym 75353 $abc$41427$n2887
.sym 75354 $abc$41427$n2888
.sym 75355 r_spi_master_tx_counter[1]
.sym 75356 r_spi_master_tx_counter[3]
.sym 75359 $abc$41427$n4175_1
.sym 75360 $abc$41427$n4181_1
.sym 75361 $abc$41427$n2759
.sym 75362 r_spi_master_tx_counter[6]
.sym 75365 r_adc_master_tx_buffer_1[34][5]
.sym 75366 r_adc_master_tx_buffer_1[38][5]
.sym 75367 r_spi_master_tx_counter[2]
.sym 75368 $abc$41427$n3501
.sym 75371 r_adc_master_tx_buffer_2[0][2]
.sym 75372 r_adc_master_tx_buffer_2[4][2]
.sym 75373 r_spi_master_tx_counter[0]
.sym 75374 r_spi_master_tx_counter[2]
.sym 75377 r_adc_master_tx_buffer_2[1][2]
.sym 75378 r_adc_master_tx_buffer_2[5][2]
.sym 75379 r_spi_master_tx_counter[2]
.sym 75380 r_spi_master_tx_counter[0]
.sym 75383 $abc$41427$n4176_1
.sym 75384 $abc$41427$n4179_1
.sym 75385 $abc$41427$n4180_1
.sym 75386 r_spi_master_tx_counter[3]
.sym 75389 r_adc_master_rx_buffer_1[18]
.sym 75390 $false
.sym 75391 $false
.sym 75392 $false
.sym 75395 r_adc_master_rx_buffer_1[23]
.sym 75396 $false
.sym 75397 $false
.sym 75398 $false
.sym 75399 $abc$41427$n5557
.sym 75400 blink_simple_LED2.i_clk$2
.sym 75401 $false
.sym 75402 $abc$41427$n2730
.sym 75403 r_adc_master_tx_buffer_1[61][0]
.sym 75407 r_adc_master_tx_buffer_1[62][5]
.sym 75476 $abc$41427$n2759
.sym 75477 $abc$41427$n4436_1
.sym 75478 $abc$41427$n4426_1
.sym 75479 $abc$41427$n4449_1
.sym 75482 $abc$41427$n4235_1
.sym 75483 $abc$41427$n4236_1
.sym 75484 $abc$41427$n2721
.sym 75485 r_spi_master_tx_counter[4]
.sym 75488 r_adc_master_tx_buffer_2[74][6]
.sym 75489 r_adc_master_tx_buffer_2[75][6]
.sym 75490 r_spi_master_tx_counter[0]
.sym 75491 r_spi_master_tx_counter[1]
.sym 75494 r_adc_master_tx_buffer_2[72][6]
.sym 75495 r_adc_master_tx_buffer_2[73][6]
.sym 75496 r_spi_master_tx_counter[1]
.sym 75497 r_spi_master_tx_counter[0]
.sym 75500 r_adc_master_rx_buffer_1[30]
.sym 75501 $false
.sym 75502 $false
.sym 75503 $false
.sym 75512 r_adc_master_rx_buffer_1[14]
.sym 75513 $false
.sym 75514 $false
.sym 75515 $false
.sym 75522 $abc$41427$n5576
.sym 75523 blink_simple_LED2.i_clk$2
.sym 75524 $false
.sym 75525 $abc$41427$n4247_1
.sym 75526 $abc$41427$n4246_1
.sym 75528 $abc$41427$n2979
.sym 75529 $abc$41427$n3393
.sym 75530 $abc$41427$n2977
.sym 75531 $abc$41427$n5459
.sym 75532 r_adc_master_tx_buffer_1[35][2]
.sym 75599 r_adc_master_tx_buffer_2[98][0]
.sym 75600 r_adc_master_tx_buffer_2[99][0]
.sym 75601 r_spi_master_tx_counter[0]
.sym 75602 $false
.sym 75605 $abc$41427$n3745
.sym 75606 $abc$41427$n3742
.sym 75607 $abc$41427$n3748
.sym 75608 $abc$41427$n3751
.sym 75611 r_adc_master_tx_buffer_1[4][3]
.sym 75612 r_adc_master_tx_buffer_1[5][3]
.sym 75613 r_spi_master_tx_counter[0]
.sym 75614 $false
.sym 75629 $abc$41427$n3744
.sym 75630 $abc$41427$n3743
.sym 75631 r_spi_master_tx_counter[1]
.sym 75632 $false
.sym 75635 r_adc_master_tx_buffer_2[97][4]
.sym 75636 r_adc_master_tx_buffer_2[101][4]
.sym 75637 r_spi_master_tx_counter[2]
.sym 75638 $false
.sym 75641 r_adc_master_rx_buffer_1[20]
.sym 75642 $false
.sym 75643 $false
.sym 75644 $false
.sym 75645 $abc$41427$n5583
.sym 75646 blink_simple_LED2.i_clk$2
.sym 75647 $false
.sym 75648 $abc$41427$n2749
.sym 75649 r_adc_master_tx_buffer_2[96][0]
.sym 75650 r_adc_master_tx_buffer_2[96][6]
.sym 75651 r_adc_master_tx_buffer_2[96][2]
.sym 75652 r_adc_master_tx_buffer_2[98][0]
.sym 75653 r_adc_master_tx_buffer_2[98][6]
.sym 75654 r_adc_master_tx_buffer_2[97][2]
.sym 75722 $abc$41427$n4178_1
.sym 75723 $abc$41427$n4177_1
.sym 75724 r_spi_master_tx_counter[1]
.sym 75725 r_spi_master_tx_counter[0]
.sym 75734 $abc$41427$n2771
.sym 75735 $abc$41427$n2770
.sym 75736 $abc$41427$n2717
.sym 75737 $false
.sym 75740 r_adc_master_tx_buffer_1[36][7]
.sym 75741 r_adc_master_tx_buffer_1[37][7]
.sym 75742 r_spi_master_tx_counter[0]
.sym 75743 $false
.sym 75746 r_adc_master_tx_buffer_1[78][2]
.sym 75747 r_adc_master_tx_buffer_1[79][2]
.sym 75748 r_spi_master_tx_counter[0]
.sym 75749 r_spi_master_tx_counter[1]
.sym 75752 r_adc_master_tx_buffer_1[33][5]
.sym 75753 r_adc_master_tx_buffer_1[37][5]
.sym 75754 r_spi_master_tx_counter[2]
.sym 75755 $false
.sym 75758 r_adc_master_rx_buffer_1[23]
.sym 75759 $false
.sym 75760 $false
.sym 75761 $false
.sym 75764 r_adc_master_rx_buffer_1[22]
.sym 75765 $false
.sym 75766 $false
.sym 75767 $false
.sym 75768 $abc$41427$n5515
.sym 75769 blink_simple_LED2.i_clk$2
.sym 75770 $false
.sym 75771 $abc$41427$n4039
.sym 75772 $abc$41427$n4038
.sym 75773 $abc$41427$n4431_1
.sym 75776 r_adc_master_tx_buffer_1[51][7]
.sym 75777 r_adc_master_tx_buffer_1[50][2]
.sym 75851 $abc$41427$n4439_1
.sym 75852 $abc$41427$n4438_1
.sym 75853 r_spi_master_tx_counter[1]
.sym 75854 r_spi_master_tx_counter[2]
.sym 75869 r_adc_master_tx_buffer_1[82][0]
.sym 75870 r_adc_master_tx_buffer_1[86][0]
.sym 75871 r_spi_master_tx_counter[2]
.sym 75872 $abc$41427$n3501
.sym 75875 r_spi_master_tx_counter[0]
.sym 75876 r_spi_master_tx_counter[1]
.sym 75877 $false
.sym 75878 $false
.sym 75881 r_adc_master_rx_buffer_1[27]
.sym 75882 $false
.sym 75883 $false
.sym 75884 $false
.sym 75891 $abc$41427$n5569
.sym 75892 blink_simple_LED2.i_clk$2
.sym 75893 $false
.sym 75894 $abc$41427$n4040
.sym 75896 $abc$41427$n3750
.sym 75897 $abc$41427$n2862
.sym 75899 $abc$41427$n3748
.sym 75900 r_adc_master_tx_buffer_2[106][6]
.sym 75901 r_adc_master_tx_buffer_2[105][3]
.sym 75968 r_adc_master_tx_buffer_1[94][2]
.sym 75969 r_adc_master_tx_buffer_1[95][2]
.sym 75970 r_spi_master_tx_counter[0]
.sym 75971 $false
.sym 75980 $abc$41427$n4959_1
.sym 75981 r_spi_master_tx_counter[1]
.sym 75982 $abc$41427$n2787
.sym 75983 $abc$41427$n2717
.sym 75986 r_adc_master_rx_buffer_1[6]
.sym 75987 $false
.sym 75988 $false
.sym 75989 $false
.sym 75998 r_adc_master_rx_buffer_1[8]
.sym 75999 $false
.sym 76000 $false
.sym 76001 $false
.sym 76004 r_adc_master_rx_buffer_1[16]
.sym 76005 $false
.sym 76006 $false
.sym 76007 $false
.sym 76010 r_adc_master_rx_buffer_1[7]
.sym 76011 $false
.sym 76012 $false
.sym 76013 $false
.sym 76014 $abc$41427$n5509
.sym 76015 blink_simple_LED2.i_clk$2
.sym 76016 $false
.sym 76019 $abc$41427$n4308_1
.sym 76021 $abc$41427$n3136
.sym 76022 $abc$41427$n3135
.sym 76023 r_adc_master_tx_buffer_1[82][6]
.sym 76097 r_adc_master_tx_buffer_1[92][2]
.sym 76098 r_adc_master_tx_buffer_1[93][2]
.sym 76099 r_spi_master_tx_counter[1]
.sym 76100 r_spi_master_tx_counter[0]
.sym 76109 r_adc_master_rx_buffer_1[26]
.sym 76110 $false
.sym 76111 $false
.sym 76112 $false
.sym 76121 r_adc_master_rx_buffer_1[10]
.sym 76122 $false
.sym 76123 $false
.sym 76124 $false
.sym 76133 r_adc_master_rx_buffer_1[18]
.sym 76134 $false
.sym 76135 $false
.sym 76136 $false
.sym 76137 $abc$41427$n5536
.sym 76138 blink_simple_LED2.i_clk$2
.sym 76139 $false
.sym 76140 $abc$41427$n5009_1
.sym 76143 $abc$41427$n3749
.sym 76145 r_adc_master_tx_buffer_2[79][3]
.sym 76146 r_adc_master_tx_buffer_2[77][1]
.sym 76147 r_adc_master_tx_buffer_2[76][1]
.sym 76220 $abc$41427$n3873
.sym 76221 $abc$41427$n3872
.sym 76222 $abc$41427$n2721
.sym 76223 $false
.sym 76226 $abc$41427$n2799
.sym 76227 $abc$41427$n2798
.sym 76228 $abc$41427$n2721
.sym 76229 $false
.sym 76238 r_adc_master_tx_buffer_2[67][1]
.sym 76239 r_adc_master_tx_buffer_2[71][1]
.sym 76240 r_spi_master_tx_counter[2]
.sym 76241 r_spi_master_tx_counter[0]
.sym 76244 r_adc_master_tx_buffer_2[42][4]
.sym 76245 r_adc_master_tx_buffer_2[43][4]
.sym 76246 r_spi_master_tx_counter[0]
.sym 76247 r_spi_master_tx_counter[1]
.sym 76250 $abc$41427$n3279
.sym 76251 $abc$41427$n4675_1
.sym 76252 r_adc_master_rx_buffer_1[26]
.sym 76253 $false
.sym 76260 $true
.sym 76261 blink_simple_LED2.i_clk$2
.sym 76262 $false
.sym 76263 $abc$41427$n4994_1
.sym 76264 r_adc_master_tx_buffer_1[59][2]
.sym 76265 r_adc_master_tx_buffer_1[57][7]
.sym 76267 r_adc_master_tx_buffer_1[58][3]
.sym 76268 r_adc_master_tx_buffer_1[58][2]
.sym 76270 r_adc_master_tx_buffer_1[59][3]
.sym 76343 r_adc_master_tx_buffer_1[56][3]
.sym 76344 r_adc_master_tx_buffer_1[58][3]
.sym 76345 r_spi_master_tx_counter[0]
.sym 76346 $abc$41427$n4994_1
.sym 76349 r_adc_master_tx_buffer_2[72][3]
.sym 76350 r_adc_master_tx_buffer_2[73][3]
.sym 76351 r_spi_master_tx_counter[1]
.sym 76352 r_spi_master_tx_counter[0]
.sym 76367 r_adc_master_rx_buffer_1[0]
.sym 76368 $false
.sym 76369 $false
.sym 76370 $false
.sym 76383 $abc$41427$n5474
.sym 76384 blink_simple_LED2.i_clk$2
.sym 76385 $false
.sym 76386 $abc$41427$n4261_1
.sym 76387 $abc$41427$n3842
.sym 76388 r_adc_master_tx_buffer_2[14][4]
.sym 76389 r_adc_master_tx_buffer_2[13][4]
.sym 76390 r_adc_master_tx_buffer_2[14][6]
.sym 76391 r_adc_master_tx_buffer_2[12][0]
.sym 76393 r_adc_master_tx_buffer_2[15][6]
.sym 76460 r_adc_master_tx_buffer_2[74][3]
.sym 76461 r_adc_master_tx_buffer_2[75][3]
.sym 76462 r_spi_master_tx_counter[0]
.sym 76463 r_spi_master_tx_counter[1]
.sym 76466 r_adc_master_rx_buffer_1[24]
.sym 76467 $false
.sym 76468 $false
.sym 76469 $false
.sym 76472 r_adc_master_rx_buffer_1[12]
.sym 76473 $false
.sym 76474 $false
.sym 76475 $false
.sym 76478 r_adc_master_rx_buffer_1[11]
.sym 76479 $false
.sym 76480 $false
.sym 76481 $false
.sym 76484 r_adc_master_rx_buffer_1[22]
.sym 76485 $false
.sym 76486 $false
.sym 76487 $false
.sym 76490 r_adc_master_rx_buffer_1[27]
.sym 76491 $false
.sym 76492 $false
.sym 76493 $false
.sym 76496 r_adc_master_rx_buffer_1[3]
.sym 76497 $false
.sym 76498 $false
.sym 76499 $false
.sym 76502 r_adc_master_rx_buffer_1[19]
.sym 76503 $false
.sym 76504 $false
.sym 76505 $false
.sym 76506 $abc$41427$n5576
.sym 76507 blink_simple_LED2.i_clk$2
.sym 76508 $false
.sym 76509 r_adc_master_tx_buffer_2[69][5]
.sym 76513 r_adc_master_tx_buffer_2[68][4]
.sym 76515 r_adc_master_tx_buffer_2[71][1]
.sym 76516 r_adc_master_tx_buffer_2[70][2]
.sym 76625 r_adc_master_rx_buffer_1[27]
.sym 76626 $false
.sym 76627 $false
.sym 76628 $false
.sym 76629 $abc$41427$n5474
.sym 76630 blink_simple_LED2.i_clk$2
.sym 76631 $false
.sym 76634 r_adc_master_tx_buffer_1[57][5]
.sym 76638 r_adc_master_tx_buffer_1[57][3]
.sym 76724 r_adc_master_rx_buffer_1[19]
.sym 76725 $false
.sym 76726 $false
.sym 76727 $false
.sym 76736 r_adc_master_rx_buffer_1[3]
.sym 76737 $false
.sym 76738 $false
.sym 76739 $false
.sym 76748 r_adc_master_rx_buffer_1[7]
.sym 76749 $false
.sym 76750 $false
.sym 76751 $false
.sym 76752 $abc$41427$n5486
.sym 76753 blink_simple_LED2.i_clk$2
.sym 76754 $false
.sym 76829 $false
.sym 76855 r_adc_master_tx_buffer_2[54][5]
.sym 76856 r_adc_master_tx_buffer_2[55][7]
.sym 76861 r_adc_master_tx_buffer_2[54][7]
.sym 76930 PIN_17$2
.sym 76931 $abc$41427$n5630
.sym 76932 $abc$41427$n4669_1
.sym 76933 $false
.sym 76960 r_adc_master_rx_buffer_1[1]
.sym 76961 r_spi_master_adc_rx_data[23]
.sym 76962 $abc$41427$n4675_1
.sym 76963 $abc$41427$n3279
.sym 76976 $true
.sym 76977 blink_simple_LED2.i_clk$2
.sym 76978 $false
.sym 76983 $abc$41427$n1225
.sym 76985 r_spi_master_tx_counter[4]
.sym 76986 r_spi_master_tx_counter[5]
.sym 76987 r_spi_master_tx_counter[1]
.sym 76989 r_spi_master_tx_counter[0]
.sym 77105 r_adc_master_rx_buffer_1[16]
.sym 77106 $false
.sym 77107 $false
.sym 77108 $false
.sym 77117 r_adc_master_rx_buffer_1[3]
.sym 77118 $false
.sym 77119 $false
.sym 77120 $false
.sym 77139 $abc$41427$n5580
.sym 77140 blink_simple_LED2.i_clk$2
.sym 77141 $false
.sym 77142 r_adc_master_tx_buffer_2[117][4]
.sym 77143 r_adc_master_tx_buffer_2[117][3]
.sym 77145 r_adc_master_tx_buffer_2[116][0]
.sym 77147 r_adc_master_tx_buffer_2[118][0]
.sym 77216 $abc$41427$n3434
.sym 77217 $abc$41427$n3433
.sym 77218 r_spi_master_tx_counter[0]
.sym 77219 r_spi_master_tx_counter[1]
.sym 77228 r_adc_master_tx_buffer_2[114][0]
.sym 77229 r_adc_master_tx_buffer_2[118][0]
.sym 77230 r_spi_master_tx_counter[2]
.sym 77231 $false
.sym 77234 r_adc_master_tx_buffer_2[112][0]
.sym 77235 r_adc_master_tx_buffer_2[116][0]
.sym 77236 r_spi_master_tx_counter[2]
.sym 77237 $false
.sym 77246 r_adc_master_rx_buffer_1[30]
.sym 77247 $false
.sym 77248 $false
.sym 77249 $false
.sym 77262 $abc$41427$n5515
.sym 77263 blink_simple_LED2.i_clk$2
.sym 77264 $false
.sym 77265 r_adc_master_tx_buffer_1[80][3]
.sym 77267 r_adc_master_tx_buffer_1[83][3]
.sym 77268 r_adc_master_tx_buffer_1[81][3]
.sym 77357 r_adc_master_rx_buffer_1[27]
.sym 77358 $false
.sym 77359 $false
.sym 77360 $false
.sym 77363 r_adc_master_rx_buffer_1[5]
.sym 77364 $false
.sym 77365 $false
.sym 77366 $false
.sym 77375 r_adc_master_rx_buffer_1[13]
.sym 77376 $false
.sym 77377 $false
.sym 77378 $false
.sym 77385 $abc$41427$n5563
.sym 77386 blink_simple_LED2.i_clk$2
.sym 77387 $false
.sym 77388 $abc$41427$n5008_1
.sym 77391 r_spi_master_adc_tx_data[14]
.sym 77395 r_spi_master_adc_tx_data[22]
.sym 77462 r_adc_master_tx_buffer_2[113][4]
.sym 77463 r_adc_master_tx_buffer_2[117][4]
.sym 77464 r_spi_master_tx_counter[1]
.sym 77465 r_spi_master_tx_counter[2]
.sym 77468 r_adc_master_tx_buffer_1[18][1]
.sym 77469 r_adc_master_tx_buffer_1[22][1]
.sym 77470 r_spi_master_tx_counter[0]
.sym 77471 r_spi_master_tx_counter[2]
.sym 77474 r_adc_master_tx_buffer_1[17][6]
.sym 77475 r_adc_master_tx_buffer_1[21][6]
.sym 77476 r_spi_master_tx_counter[2]
.sym 77477 $false
.sym 77486 r_adc_master_rx_buffer_1[9]
.sym 77487 $false
.sym 77488 $false
.sym 77489 $false
.sym 77492 r_adc_master_rx_buffer_1[22]
.sym 77493 $false
.sym 77494 $false
.sym 77495 $false
.sym 77498 r_adc_master_rx_buffer_1[10]
.sym 77499 $false
.sym 77500 $false
.sym 77501 $false
.sym 77508 $abc$41427$n5635$2
.sym 77509 blink_simple_LED2.i_clk$2
.sym 77510 $false
.sym 77511 $abc$41427$n3377
.sym 77512 $abc$41427$n5139_1
.sym 77513 $abc$41427$n3042
.sym 77514 r_adc_master_tx_buffer_2[22][1]
.sym 77515 r_adc_master_tx_buffer_2[21][0]
.sym 77516 r_adc_master_tx_buffer_2[22][4]
.sym 77517 r_adc_master_tx_buffer_2[21][4]
.sym 77518 r_adc_master_tx_buffer_2[20][7]
.sym 77585 r_adc_master_tx_buffer_2[115][1]
.sym 77586 r_adc_master_tx_buffer_2[119][1]
.sym 77587 r_spi_master_tx_counter[2]
.sym 77588 r_spi_master_tx_counter[1]
.sym 77591 r_adc_master_tx_buffer_2[19][5]
.sym 77592 r_adc_master_tx_buffer_2[23][5]
.sym 77593 r_spi_master_tx_counter[0]
.sym 77594 r_spi_master_tx_counter[2]
.sym 77597 r_adc_master_tx_buffer_2[90][3]
.sym 77598 r_adc_master_tx_buffer_2[91][3]
.sym 77599 r_spi_master_tx_counter[0]
.sym 77600 r_spi_master_tx_counter[1]
.sym 77603 r_adc_master_tx_buffer_2[18][5]
.sym 77604 r_adc_master_tx_buffer_2[22][5]
.sym 77605 r_spi_master_tx_counter[0]
.sym 77606 $abc$41427$n5147_1
.sym 77609 r_adc_master_rx_buffer_1[21]
.sym 77610 $false
.sym 77611 $false
.sym 77612 $false
.sym 77615 r_adc_master_rx_buffer_1[1]
.sym 77616 $false
.sym 77617 $false
.sym 77618 $false
.sym 77621 r_adc_master_rx_buffer_1[20]
.sym 77622 $false
.sym 77623 $false
.sym 77624 $false
.sym 77627 r_adc_master_rx_buffer_1[24]
.sym 77628 $false
.sym 77629 $false
.sym 77630 $false
.sym 77631 $abc$41427$n5586
.sym 77632 blink_simple_LED2.i_clk$2
.sym 77633 $false
.sym 77634 $abc$41427$n5000_1
.sym 77635 $abc$41427$n3051
.sym 77636 $abc$41427$n5001_1
.sym 77637 $abc$41427$n5140_1
.sym 77638 r_adc_master_tx_buffer_2[112][5]
.sym 77639 r_adc_master_tx_buffer_2[114][3]
.sym 77640 r_adc_master_tx_buffer_2[112][3]
.sym 77641 r_adc_master_tx_buffer_2[112][6]
.sym 77708 r_adc_master_tx_buffer_1[80][3]
.sym 77709 r_adc_master_tx_buffer_1[84][3]
.sym 77710 r_spi_master_tx_counter[2]
.sym 77711 $false
.sym 77720 $abc$41427$n2985_1
.sym 77721 $abc$41427$n2984
.sym 77722 r_spi_master_tx_counter[1]
.sym 77723 r_spi_master_tx_counter[0]
.sym 77726 r_adc_master_tx_buffer_1[81][3]
.sym 77727 r_adc_master_tx_buffer_1[85][3]
.sym 77728 r_spi_master_tx_counter[2]
.sym 77729 $false
.sym 77738 r_adc_master_rx_buffer_1[5]
.sym 77739 $false
.sym 77740 $false
.sym 77741 $false
.sym 77744 r_adc_master_rx_buffer_1[19]
.sym 77745 $false
.sym 77746 $false
.sym 77747 $false
.sym 77754 $abc$41427$n5531
.sym 77755 blink_simple_LED2.i_clk$2
.sym 77756 $false
.sym 77757 $abc$41427$n3050
.sym 77758 $abc$41427$n3052
.sym 77759 $abc$41427$n2831
.sym 77761 $abc$41427$n34
.sym 77762 r_spi_master_adc_tx_data[28]
.sym 77763 $abc$41427$n26
.sym 77764 r_spi_master_adc_tx_data[2]
.sym 77831 r_adc_master_tx_buffer_2[28][3]
.sym 77832 r_adc_master_tx_buffer_2[29][3]
.sym 77833 r_spi_master_tx_counter[1]
.sym 77834 r_spi_master_tx_counter[0]
.sym 77837 r_adc_master_tx_buffer_2[18][4]
.sym 77838 r_adc_master_tx_buffer_2[22][4]
.sym 77839 r_spi_master_tx_counter[0]
.sym 77840 r_spi_master_tx_counter[2]
.sym 77843 r_adc_master_rx_buffer_1[27]
.sym 77844 $false
.sym 77845 $false
.sym 77846 $false
.sym 77849 r_adc_master_rx_buffer_1[19]
.sym 77850 $false
.sym 77851 $false
.sym 77852 $false
.sym 77855 r_adc_master_rx_buffer_1[30]
.sym 77856 $false
.sym 77857 $false
.sym 77858 $false
.sym 77861 r_adc_master_rx_buffer_1[18]
.sym 77862 $false
.sym 77863 $false
.sym 77864 $false
.sym 77867 r_adc_master_rx_buffer_1[10]
.sym 77868 $false
.sym 77869 $false
.sym 77870 $false
.sym 77873 r_adc_master_rx_buffer_1[28]
.sym 77874 $false
.sym 77875 $false
.sym 77876 $false
.sym 77877 $abc$41427$n5565
.sym 77878 blink_simple_LED2.i_clk$2
.sym 77879 $false
.sym 77880 $abc$41427$n4938_1
.sym 77881 $abc$41427$n5006_1
.sym 77882 $abc$41427$n4940_1
.sym 77883 $abc$41427$n4941_1
.sym 77884 r_adc_master_tx_buffer_2[82][3]
.sym 77885 r_adc_master_tx_buffer_2[81][2]
.sym 77886 r_adc_master_tx_buffer_2[80][7]
.sym 77954 $abc$41427$n4220_1
.sym 77955 $abc$41427$n4219_1
.sym 77956 $abc$41427$n2717
.sym 77957 $false
.sym 77960 $abc$41427$n3110_1
.sym 77961 $abc$41427$n3109_1
.sym 77962 $abc$41427$n2717
.sym 77963 $false
.sym 77966 $abc$41427$n5152_1
.sym 77967 $abc$41427$n5148_1
.sym 77968 r_spi_master_tx_counter[3]
.sym 77969 r_spi_master_tx_counter[1]
.sym 77972 spiMasterADC.o_RX_Count[0]
.sym 77973 spiMasterADC.o_RX_Count[1]
.sym 77974 r_spi_master_adc_rx_counter[2]
.sym 77975 $abc$41427$n3286
.sym 77978 r_adc_master_tx_buffer_1[48][4]
.sym 77979 r_adc_master_tx_buffer_1[52][4]
.sym 77980 r_spi_master_tx_counter[2]
.sym 77981 $false
.sym 77984 r_adc_master_tx_buffer_2[92][6]
.sym 77985 r_adc_master_tx_buffer_2[93][6]
.sym 77986 r_spi_master_tx_counter[1]
.sym 77987 r_spi_master_tx_counter[0]
.sym 77990 $abc$41427$n3050
.sym 77991 $abc$41427$n3053
.sym 77992 r_adc_master_tx_buffer_2[120][3]
.sym 77993 r_spi_master_tx_counter[3]
.sym 77996 r_adc_master_rx_buffer_1[26]
.sym 77997 $false
.sym 77998 $false
.sym 77999 $false
.sym 78000 $abc$41427$n5579
.sym 78001 blink_simple_LED2.i_clk$2
.sym 78002 $false
.sym 78003 $abc$41427$n2792
.sym 78004 $abc$41427$n3376
.sym 78005 $abc$41427$n2739
.sym 78006 $abc$41427$n3375
.sym 78007 $abc$41427$n2738
.sym 78008 r_adc_master_tx_buffer_1[101][2]
.sym 78010 r_adc_master_tx_buffer_1[100][2]
.sym 78083 r_adc_master_tx_buffer_1[97][6]
.sym 78084 r_adc_master_tx_buffer_1[101][6]
.sym 78085 r_spi_master_tx_counter[2]
.sym 78086 $false
.sym 78089 $false
.sym 78090 $false
.sym 78091 r_spi_master_adc_tx_counter[0]
.sym 78092 $false
.sym 78095 $abc$41427$n3607
.sym 78096 $abc$41427$n3606
.sym 78097 r_spi_master_tx_counter[1]
.sym 78098 r_spi_master_tx_counter[3]
.sym 78107 $abc$41427$n3221
.sym 78108 $abc$41427$n4786_1
.sym 78109 $false
.sym 78110 $false
.sym 78119 r_spi_master_adc_tx_counter[0]
.sym 78120 $abc$41427$n1575
.sym 78121 $abc$41427$n4789_1
.sym 78122 $abc$41427$n3221
.sym 78123 $abc$41427$n391
.sym 78124 blink_simple_LED2.i_clk$2
.sym 78125 $false
.sym 78127 $abc$41427$n5189
.sym 78128 $abc$41427$n2742
.sym 78129 $abc$41427$n5190_1
.sym 78130 r_adc_master_tx_buffer_2[117][2]
.sym 78131 r_adc_master_tx_buffer_2[116][6]
.sym 78133 r_adc_master_tx_buffer_2[118][6]
.sym 78200 $abc$41427$n3423
.sym 78201 $abc$41427$n3422
.sym 78202 r_spi_master_tx_counter[1]
.sym 78203 r_spi_master_tx_counter[3]
.sym 78206 $abc$41427$n4327_1
.sym 78207 $abc$41427$n4326_1
.sym 78208 r_spi_master_tx_counter[1]
.sym 78209 r_spi_master_tx_counter[0]
.sym 78212 $abc$41427$n4366_1
.sym 78213 $abc$41427$n4365_1
.sym 78214 $abc$41427$n2717
.sym 78215 $false
.sym 78218 r_adc_master_tx_buffer_1[60][0]
.sym 78219 r_adc_master_tx_buffer_1[61][0]
.sym 78220 r_spi_master_tx_counter[1]
.sym 78221 r_spi_master_tx_counter[0]
.sym 78224 $abc$41427$n3826
.sym 78225 $abc$41427$n3825
.sym 78226 r_spi_master_tx_counter[1]
.sym 78227 r_spi_master_tx_counter[3]
.sym 78236 r_adc_master_tx_buffer_1[60][6]
.sym 78237 r_adc_master_tx_buffer_1[61][6]
.sym 78238 r_spi_master_tx_counter[1]
.sym 78239 r_spi_master_tx_counter[0]
.sym 78242 r_adc_master_rx_buffer_1[4]
.sym 78243 $false
.sym 78244 $false
.sym 78245 $false
.sym 78246 $abc$41427$n5635$2
.sym 78247 blink_simple_LED2.i_clk$2
.sym 78248 $false
.sym 78249 $abc$41427$n5304
.sym 78251 r_adc_master_tx_buffer_2[84][7]
.sym 78254 r_adc_master_tx_buffer_2[87][0]
.sym 78255 r_adc_master_tx_buffer_2[87][4]
.sym 78256 r_adc_master_tx_buffer_2[85][2]
.sym 78323 r_adc_master_tx_buffer_2[83][0]
.sym 78324 r_adc_master_tx_buffer_2[87][0]
.sym 78325 r_spi_master_tx_counter[2]
.sym 78326 r_spi_master_tx_counter[0]
.sym 78335 r_adc_master_rx_buffer_1[27]
.sym 78336 $false
.sym 78337 $false
.sym 78338 $false
.sym 78359 r_adc_master_rx_buffer_1[21]
.sym 78360 $false
.sym 78361 $false
.sym 78362 $false
.sym 78365 r_adc_master_rx_buffer_1[1]
.sym 78366 $false
.sym 78367 $false
.sym 78368 $false
.sym 78369 $abc$41427$n5531
.sym 78370 blink_simple_LED2.i_clk$2
.sym 78371 $false
.sym 78372 $abc$41427$n5156_1
.sym 78374 r_adc_master_tx_buffer_1[120][4]
.sym 78375 r_adc_master_tx_buffer_1[120][3]
.sym 78378 r_adc_master_tx_buffer_1[120][0]
.sym 78379 r_adc_master_tx_buffer_1[120][2]
.sym 78446 $abc$41427$n3544
.sym 78447 r_adc_master_tx_buffer_1[120][0]
.sym 78448 $abc$41427$n2744
.sym 78449 r_spi_master_tx_counter[3]
.sym 78452 $abc$41427$n5045_1
.sym 78453 $abc$41427$n5261
.sym 78454 $abc$41427$n5040_1
.sym 78455 $0\r_adc_master_tx_buffer_selector[0:0]
.sym 78458 $abc$41427$n4386_1
.sym 78459 $abc$41427$n4385_1
.sym 78460 r_spi_master_tx_counter[1]
.sym 78461 r_spi_master_tx_counter[0]
.sym 78464 $abc$41427$n5050_1
.sym 78465 $abc$41427$n5044_1
.sym 78466 r_spi_master_tx_counter[5]
.sym 78467 $abc$41427$n3512
.sym 78470 $abc$41427$n3393
.sym 78471 $abc$41427$n3392
.sym 78472 r_spi_master_tx_counter[1]
.sym 78473 r_spi_master_tx_counter[2]
.sym 78476 $abc$41427$n5038_1
.sym 78477 r_spi_master_tx_counter[3]
.sym 78478 $abc$41427$n5039_1
.sym 78479 r_spi_master_tx_counter[6]
.sym 78482 r_adc_master_rx_buffer_1[28]
.sym 78483 $false
.sym 78484 $false
.sym 78485 $false
.sym 78492 $abc$41427$n5509
.sym 78493 blink_simple_LED2.i_clk$2
.sym 78494 $false
.sym 78495 $abc$41427$n3344
.sym 78497 $abc$41427$n3345
.sym 78498 $abc$41427$n5157_1
.sym 78499 $abc$41427$n3361_1
.sym 78500 $abc$41427$n3503
.sym 78501 r_adc_master_tx_buffer_1[2][7]
.sym 78502 r_adc_master_tx_buffer_1[2][1]
.sym 78569 r_adc_master_tx_buffer_1[72][5]
.sym 78570 r_adc_master_tx_buffer_1[74][5]
.sym 78571 r_spi_master_tx_counter[0]
.sym 78572 $abc$41427$n5168_1
.sym 78575 $abc$41427$n5150_1
.sym 78576 $abc$41427$n5288
.sym 78577 $abc$41427$n5161_1
.sym 78578 $0\r_adc_master_tx_buffer_selector[0:0]
.sym 78581 $abc$41427$n2721
.sym 78582 $abc$41427$n5169_1
.sym 78583 $abc$41427$n4112_1
.sym 78584 $abc$41427$n3032
.sym 78587 $abc$41427$n5157_1
.sym 78588 $abc$41427$n5149_1
.sym 78589 $abc$41427$n4028
.sym 78590 r_spi_master_tx_counter[5]
.sym 78599 $abc$41427$n4032
.sym 78600 $abc$41427$n4029
.sym 78601 $abc$41427$n4035
.sym 78602 $abc$41427$n4038
.sym 78605 $abc$41427$n4328_1
.sym 78606 $abc$41427$n4325_1
.sym 78607 $abc$41427$n4331_1
.sym 78608 $abc$41427$n4334_1
.sym 78611 r_adc_master_rx_buffer_1[5]
.sym 78612 $false
.sym 78613 $false
.sym 78614 $false
.sym 78615 $abc$41427$n5635$2
.sym 78616 blink_simple_LED2.i_clk$2
.sym 78617 $false
.sym 78618 $abc$41427$n5630
.sym 78619 $abc$41427$n3573
.sym 78620 $abc$41427$n3451
.sym 78621 $abc$41427$n5066_1
.sym 78622 $abc$41427$n3611
.sym 78623 r_adc_master_tx_buffer_1[99][5]
.sym 78625 r_adc_master_tx_buffer_1[96][5]
.sym 78692 $abc$41427$n4217_1
.sym 78693 $abc$41427$n4216_1
.sym 78694 r_spi_master_tx_counter[1]
.sym 78695 r_spi_master_tx_counter[3]
.sym 78704 r_adc_master_tx_buffer_1[120][2]
.sym 78705 r_spi_master_tx_counter[3]
.sym 78706 $abc$41427$n2744
.sym 78707 $false
.sym 78710 $abc$41427$n4341_1
.sym 78711 $abc$41427$n4342_1
.sym 78712 $abc$41427$n2717
.sym 78713 $abc$41427$n3032
.sym 78716 $abc$41427$n4215_1
.sym 78717 $abc$41427$n4212_1
.sym 78718 $abc$41427$n4218_1
.sym 78719 $abc$41427$n4221_1
.sym 78722 $abc$41427$n5062
.sym 78723 $abc$41427$n3593
.sym 78724 $abc$41427$n3573
.sym 78725 r_spi_master_tx_counter[4]
.sym 78728 r_adc_master_tx_buffer_2[82][6]
.sym 78729 r_adc_master_tx_buffer_2[86][6]
.sym 78730 r_spi_master_tx_counter[0]
.sym 78731 r_spi_master_tx_counter[2]
.sym 78734 r_adc_master_rx_buffer_1[14]
.sym 78735 $false
.sym 78736 $false
.sym 78737 $false
.sym 78738 $abc$41427$n5578
.sym 78739 blink_simple_LED2.i_clk$2
.sym 78740 $false
.sym 78741 $abc$41427$n3620
.sym 78742 $abc$41427$n5032_1
.sym 78743 $abc$41427$n2830
.sym 78744 $abc$41427$n2831_1
.sym 78746 $abc$41427$n2836_1
.sym 78747 $abc$41427$n2826_1
.sym 78748 r_adc_master_tx_buffer_1[6][1]
.sym 78815 $abc$41427$n2749
.sym 78816 $abc$41427$n2748
.sym 78817 r_spi_master_tx_counter[1]
.sym 78818 r_spi_master_tx_counter[2]
.sym 78821 $abc$41427$n5248_1
.sym 78822 $abc$41427$n5247
.sym 78823 r_spi_master_tx_counter[3]
.sym 78824 $abc$41427$n2744
.sym 78827 $abc$41427$n4211_1
.sym 78828 $abc$41427$n4224_1
.sym 78829 r_spi_master_tx_counter[5]
.sym 78830 r_spi_master_tx_counter[6]
.sym 78833 r_adc_master_tx_buffer_2[30][2]
.sym 78834 r_adc_master_tx_buffer_2[31][2]
.sym 78835 r_spi_master_tx_counter[0]
.sym 78836 r_spi_master_tx_counter[1]
.sym 78839 r_adc_master_tx_buffer_2[28][2]
.sym 78840 r_adc_master_tx_buffer_2[29][2]
.sym 78841 r_spi_master_tx_counter[1]
.sym 78842 r_spi_master_tx_counter[0]
.sym 78845 $abc$41427$n4337_1
.sym 78846 $abc$41427$n5299
.sym 78847 $abc$41427$n4340_1
.sym 78848 $abc$41427$n4324_1
.sym 78851 $abc$41427$n4228_1
.sym 78852 $abc$41427$n4225_1
.sym 78853 $abc$41427$n4231_1
.sym 78854 $abc$41427$n4234_1
.sym 78857 $abc$41427$n2878
.sym 78858 $abc$41427$n2877
.sym 78859 $abc$41427$n2717
.sym 78860 $false
.sym 78864 $abc$41427$n5035_1
.sym 78865 $abc$41427$n3629
.sym 78866 $abc$41427$n3630
.sym 78869 $abc$41427$n5036_1
.sym 78871 r_adc_master_tx_buffer_2[104][4]
.sym 78938 r_adc_master_tx_buffer_1[56][2]
.sym 78939 r_adc_master_tx_buffer_1[58][2]
.sym 78940 r_spi_master_tx_counter[0]
.sym 78941 $abc$41427$n4976_1
.sym 78944 $abc$41427$n2862
.sym 78945 $abc$41427$n2863
.sym 78946 $abc$41427$n4977_1
.sym 78947 r_spi_master_tx_counter[2]
.sym 78950 r_adc_master_tx_buffer_1[30][0]
.sym 78951 r_adc_master_tx_buffer_1[31][0]
.sym 78952 r_spi_master_tx_counter[0]
.sym 78953 r_spi_master_tx_counter[1]
.sym 78956 $abc$41427$n3450
.sym 78957 $abc$41427$n3449
.sym 78958 $abc$41427$n2717
.sym 78959 $false
.sym 78962 $abc$41427$n4339_1
.sym 78963 $abc$41427$n4338_1
.sym 78964 $abc$41427$n2721
.sym 78965 $false
.sym 78974 r_adc_master_tx_buffer_1[28][0]
.sym 78975 r_adc_master_tx_buffer_1[29][0]
.sym 78976 r_spi_master_tx_counter[1]
.sym 78977 r_spi_master_tx_counter[0]
.sym 78980 $abc$41427$n2701
.sym 78981 $abc$41427$n581
.sym 78982 r_adc_master_configured
.sym 78983 $abc$41427$n3224
.sym 78984 $abc$41427$n439
.sym 78985 blink_simple_LED2.i_clk$2
.sym 78986 $false
.sym 78987 $abc$41427$n3445
.sym 78988 $abc$41427$n3595
.sym 78989 $abc$41427$n3447
.sym 78990 $abc$41427$n3580
.sym 78991 $abc$41427$n5067
.sym 78992 $abc$41427$n4091
.sym 78993 r_adc_master_tx_buffer_2[92][2]
.sym 79061 r_adc_master_tx_buffer_2[72][7]
.sym 79062 r_adc_master_tx_buffer_2[74][7]
.sym 79063 r_spi_master_tx_counter[0]
.sym 79064 $abc$41427$n5238_1
.sym 79067 r_adc_master_tx_buffer_1[35][2]
.sym 79068 r_adc_master_tx_buffer_1[39][2]
.sym 79069 r_spi_master_tx_counter[2]
.sym 79070 r_spi_master_tx_counter[0]
.sym 79073 r_adc_master_tx_buffer_2[74][0]
.sym 79074 r_adc_master_tx_buffer_2[75][0]
.sym 79075 r_spi_master_tx_counter[0]
.sym 79076 r_spi_master_tx_counter[1]
.sym 79079 r_adc_master_rx_buffer_1[15]
.sym 79080 $false
.sym 79081 $false
.sym 79082 $false
.sym 79085 r_adc_master_rx_buffer_1[0]
.sym 79086 $false
.sym 79087 $false
.sym 79088 $false
.sym 79091 r_adc_master_rx_buffer_1[16]
.sym 79092 $false
.sym 79093 $false
.sym 79094 $false
.sym 79097 r_adc_master_rx_buffer_1[8]
.sym 79098 $false
.sym 79099 $false
.sym 79100 $false
.sym 79103 r_adc_master_rx_buffer_1[31]
.sym 79104 $false
.sym 79105 $false
.sym 79106 $false
.sym 79107 $abc$41427$n5576
.sym 79108 blink_simple_LED2.i_clk$2
.sym 79109 $false
.sym 79110 $abc$41427$n3923
.sym 79111 $abc$41427$n3468
.sym 79112 $abc$41427$n3473
.sym 79113 $abc$41427$n3472
.sym 79114 $abc$41427$n5030_1
.sym 79115 r_adc_master_tx_buffer_1[92][5]
.sym 79116 r_adc_master_tx_buffer_1[92][1]
.sym 79117 r_adc_master_tx_buffer_1[94][5]
.sym 79184 $abc$41427$n3920
.sym 79185 $abc$41427$n3923
.sym 79186 r_spi_master_tx_counter[0]
.sym 79187 r_spi_master_tx_counter[1]
.sym 79190 r_adc_master_tx_buffer_1[57][2]
.sym 79191 r_adc_master_tx_buffer_1[59][2]
.sym 79192 r_spi_master_tx_counter[0]
.sym 79193 r_spi_master_tx_counter[1]
.sym 79196 $abc$41427$n3131_1
.sym 79197 $abc$41427$n3130_1
.sym 79198 r_spi_master_tx_counter[1]
.sym 79199 r_spi_master_tx_counter[2]
.sym 79202 r_adc_master_tx_buffer_2[81][4]
.sym 79203 r_adc_master_tx_buffer_2[85][4]
.sym 79204 r_spi_master_tx_counter[2]
.sym 79205 $false
.sym 79208 r_adc_master_tx_buffer_2[88][1]
.sym 79209 r_adc_master_tx_buffer_2[89][1]
.sym 79210 r_spi_master_tx_counter[1]
.sym 79211 r_spi_master_tx_counter[0]
.sym 79214 r_adc_master_rx_buffer_1[11]
.sym 79215 $false
.sym 79216 $false
.sym 79217 $false
.sym 79220 r_adc_master_rx_buffer_1[25]
.sym 79221 $false
.sym 79222 $false
.sym 79223 $false
.sym 79226 r_adc_master_rx_buffer_1[6]
.sym 79227 $false
.sym 79228 $false
.sym 79229 $false
.sym 79230 $abc$41427$n5580
.sym 79231 blink_simple_LED2.i_clk$2
.sym 79232 $false
.sym 79233 $abc$41427$n3649
.sym 79234 $abc$41427$n3648
.sym 79235 $abc$41427$n3386
.sym 79236 $abc$41427$n3608
.sym 79237 $abc$41427$n3385
.sym 79238 $abc$41427$n5065
.sym 79239 $abc$41427$n4088
.sym 79240 r_adc_master_tx_buffer_2[83][4]
.sym 79307 r_adc_master_tx_buffer_2[46][7]
.sym 79308 r_adc_master_tx_buffer_2[47][7]
.sym 79309 r_spi_master_tx_counter[0]
.sym 79310 r_spi_master_tx_counter[1]
.sym 79313 r_spi_master_tx_counter[3]
.sym 79314 $abc$41427$n3132
.sym 79315 $abc$41427$n3129
.sym 79316 $abc$41427$n3135
.sym 79319 $abc$41427$n3134
.sym 79320 $abc$41427$n3133_1
.sym 79321 r_spi_master_tx_counter[2]
.sym 79322 r_spi_master_tx_counter[1]
.sym 79325 r_adc_master_tx_buffer_2[44][7]
.sym 79326 r_adc_master_tx_buffer_2[45][7]
.sym 79327 r_spi_master_tx_counter[1]
.sym 79328 r_spi_master_tx_counter[0]
.sym 79331 $abc$41427$n4513_1
.sym 79332 $abc$41427$n4512_1
.sym 79333 $abc$41427$n2717
.sym 79334 $false
.sym 79337 r_adc_master_rx_buffer_1[24]
.sym 79338 $false
.sym 79339 $false
.sym 79340 $false
.sym 79343 r_adc_master_rx_buffer_1[26]
.sym 79344 $false
.sym 79345 $false
.sym 79346 $false
.sym 79349 r_adc_master_rx_buffer_1[2]
.sym 79350 $false
.sym 79351 $false
.sym 79352 $false
.sym 79353 $abc$41427$n5565
.sym 79354 blink_simple_LED2.i_clk$2
.sym 79355 $false
.sym 79356 $abc$41427$n5161_1
.sym 79358 $abc$41427$n4426_1
.sym 79360 $abc$41427$n5160_1
.sym 79361 $abc$41427$n4430_1
.sym 79362 r_adc_master_tx_buffer_2[113][2]
.sym 79363 r_adc_master_tx_buffer_2[114][7]
.sym 79430 $abc$41427$n4569_1
.sym 79431 $abc$41427$n4570_1
.sym 79432 $abc$41427$n2721
.sym 79433 $abc$41427$n4566_1
.sym 79442 $abc$41427$n3413
.sym 79443 $abc$41427$n3412
.sym 79444 $abc$41427$n2721
.sym 79445 $false
.sym 79448 r_adc_master_tx_buffer_2[108][7]
.sym 79449 r_adc_master_tx_buffer_2[109][7]
.sym 79450 r_spi_master_tx_counter[1]
.sym 79451 r_spi_master_tx_counter[0]
.sym 79454 r_adc_master_tx_buffer_2[72][0]
.sym 79455 r_adc_master_tx_buffer_2[73][0]
.sym 79456 r_spi_master_tx_counter[1]
.sym 79457 r_spi_master_tx_counter[0]
.sym 79460 $abc$41427$n4568_1
.sym 79461 $abc$41427$n4567_1
.sym 79462 $abc$41427$n2717
.sym 79463 $false
.sym 79466 r_adc_master_rx_buffer_1[31]
.sym 79467 $false
.sym 79468 $false
.sym 79469 $false
.sym 79472 r_adc_master_rx_buffer_1[7]
.sym 79473 $false
.sym 79474 $false
.sym 79475 $false
.sym 79476 $abc$41427$n5569
.sym 79477 blink_simple_LED2.i_clk$2
.sym 79478 $false
.sym 79479 $abc$41427$n5163_1
.sym 79480 $abc$41427$n4943_1
.sym 79481 r_adc_master_tx_buffer_2[49][7]
.sym 79482 r_adc_master_tx_buffer_2[48][5]
.sym 79485 r_adc_master_tx_buffer_2[51][1]
.sym 79553 r_adc_master_tx_buffer_2[66][2]
.sym 79554 r_adc_master_tx_buffer_2[70][2]
.sym 79555 r_spi_master_tx_counter[0]
.sym 79556 r_spi_master_tx_counter[2]
.sym 79559 r_adc_master_rx_buffer_1[16]
.sym 79560 $false
.sym 79561 $false
.sym 79562 $false
.sym 79583 r_adc_master_rx_buffer_1[13]
.sym 79584 $false
.sym 79585 $false
.sym 79586 $false
.sym 79599 $abc$41427$n5515
.sym 79600 blink_simple_LED2.i_clk$2
.sym 79601 $false
.sym 79602 $abc$41427$n5358
.sym 79603 $abc$41427$n3387
.sym 79605 $abc$41427$n5162_1
.sym 79606 $abc$41427$n5131_1
.sym 79607 $abc$41427$n4942_1
.sym 79609 r_adc_master_tx_buffer_2[53][5]
.sym 79676 r_adc_master_tx_buffer_2[28][6]
.sym 79677 r_adc_master_tx_buffer_2[29][6]
.sym 79678 r_spi_master_tx_counter[1]
.sym 79679 r_spi_master_tx_counter[0]
.sym 79682 $abc$41427$n4248_1
.sym 79683 $abc$41427$n4247_1
.sym 79684 $abc$41427$n2717
.sym 79685 $false
.sym 79694 r_adc_master_tx_buffer_1[30][3]
.sym 79695 r_adc_master_tx_buffer_1[31][3]
.sym 79696 r_spi_master_tx_counter[0]
.sym 79697 r_spi_master_tx_counter[1]
.sym 79700 r_adc_master_tx_buffer_2[96][0]
.sym 79701 r_adc_master_tx_buffer_2[97][0]
.sym 79702 r_spi_master_tx_counter[0]
.sym 79703 $false
.sym 79706 $abc$41427$n2979
.sym 79707 $abc$41427$n2978
.sym 79708 $abc$41427$n2717
.sym 79709 $false
.sym 79712 spiMasterADC.r_TX_Count[2]
.sym 79713 $false
.sym 79714 $false
.sym 79715 $false
.sym 79718 r_adc_master_rx_buffer_1[2]
.sym 79719 $false
.sym 79720 $false
.sym 79721 $false
.sym 79722 $abc$41427$n5496
.sym 79723 blink_simple_LED2.i_clk$2
.sym 79724 $false
.sym 79725 $abc$41427$n5458
.sym 79727 r_adc_master_tx_buffer_2[8][5]
.sym 79729 r_adc_master_tx_buffer_2[8][3]
.sym 79731 r_adc_master_tx_buffer_2[10][0]
.sym 79732 r_adc_master_tx_buffer_2[11][6]
.sym 79799 r_adc_master_tx_buffer_2[96][2]
.sym 79800 r_adc_master_tx_buffer_2[97][2]
.sym 79801 r_spi_master_tx_counter[0]
.sym 79802 $false
.sym 79805 r_adc_master_rx_buffer_1[24]
.sym 79806 $false
.sym 79807 $false
.sym 79808 $false
.sym 79811 r_adc_master_rx_buffer_1[30]
.sym 79812 $false
.sym 79813 $false
.sym 79814 $false
.sym 79817 r_adc_master_rx_buffer_1[26]
.sym 79818 $false
.sym 79819 $false
.sym 79820 $false
.sym 79823 r_adc_master_rx_buffer_1[8]
.sym 79824 $false
.sym 79825 $false
.sym 79826 $false
.sym 79829 r_adc_master_rx_buffer_1[14]
.sym 79830 $false
.sym 79831 $false
.sym 79832 $false
.sym 79835 r_adc_master_rx_buffer_1[18]
.sym 79836 $false
.sym 79837 $false
.sym 79838 $false
.sym 79845 $abc$41427$n5582
.sym 79846 blink_simple_LED2.i_clk$2
.sym 79847 $false
.sym 79848 $abc$41427$n4262_1
.sym 79849 $abc$41427$n4264_1
.sym 79850 $abc$41427$n4115_1
.sym 79851 $abc$41427$n2759
.sym 79852 $abc$41427$n5044_1
.sym 79853 r_adc_master_tx_buffer_1[66][2]
.sym 79854 r_adc_master_tx_buffer_1[64][5]
.sym 79855 r_adc_master_tx_buffer_1[65][5]
.sym 79922 r_adc_master_tx_buffer_2[8][5]
.sym 79923 r_adc_master_tx_buffer_2[9][5]
.sym 79924 r_spi_master_tx_counter[1]
.sym 79925 r_spi_master_tx_counter[0]
.sym 79928 $abc$41427$n4039
.sym 79929 $abc$41427$n4040
.sym 79930 $abc$41427$n2721
.sym 79931 r_spi_master_tx_counter[4]
.sym 79934 r_adc_master_tx_buffer_1[51][7]
.sym 79935 r_adc_master_tx_buffer_1[55][7]
.sym 79936 r_spi_master_tx_counter[2]
.sym 79937 $false
.sym 79952 r_adc_master_rx_buffer_1[7]
.sym 79953 $false
.sym 79954 $false
.sym 79955 $false
.sym 79958 r_adc_master_rx_buffer_1[10]
.sym 79959 $false
.sym 79960 $false
.sym 79961 $false
.sym 79968 $abc$41427$n5507
.sym 79969 blink_simple_LED2.i_clk$2
.sym 79970 $false
.sym 79971 $abc$41427$n3471
.sym 79973 $abc$41427$n3469
.sym 79974 $abc$41427$n3470
.sym 79975 r_adc_master_tx_buffer_1[37][3]
.sym 79976 r_adc_master_tx_buffer_1[38][0]
.sym 79977 r_adc_master_tx_buffer_1[37][5]
.sym 79978 r_adc_master_tx_buffer_1[39][0]
.sym 80045 r_adc_master_tx_buffer_2[10][5]
.sym 80046 r_adc_master_tx_buffer_2[11][5]
.sym 80047 r_spi_master_tx_counter[0]
.sym 80048 r_spi_master_tx_counter[1]
.sym 80057 r_adc_master_tx_buffer_2[78][1]
.sym 80058 r_adc_master_tx_buffer_2[79][1]
.sym 80059 r_spi_master_tx_counter[0]
.sym 80060 r_spi_master_tx_counter[1]
.sym 80063 r_adc_master_tx_buffer_1[60][2]
.sym 80064 r_adc_master_tx_buffer_1[61][2]
.sym 80065 r_spi_master_tx_counter[1]
.sym 80066 r_spi_master_tx_counter[0]
.sym 80075 $abc$41427$n3750
.sym 80076 $abc$41427$n3749
.sym 80077 $abc$41427$n2717
.sym 80078 $false
.sym 80081 r_adc_master_rx_buffer_1[14]
.sym 80082 $false
.sym 80083 $false
.sym 80084 $false
.sym 80087 r_adc_master_rx_buffer_1[19]
.sym 80088 $false
.sym 80089 $false
.sym 80090 $false
.sym 80091 $abc$41427$n5584
.sym 80092 blink_simple_LED2.i_clk$2
.sym 80093 $false
.sym 80094 r_adc_master_tx_buffer_2[49][5]
.sym 80097 r_adc_master_tx_buffer_2[48][0]
.sym 80098 r_adc_master_tx_buffer_2[51][3]
.sym 80180 r_adc_master_tx_buffer_1[82][6]
.sym 80181 r_adc_master_tx_buffer_1[86][6]
.sym 80182 r_spi_master_tx_counter[0]
.sym 80183 r_spi_master_tx_counter[2]
.sym 80192 r_adc_master_tx_buffer_2[44][3]
.sym 80193 r_adc_master_tx_buffer_2[45][3]
.sym 80194 r_spi_master_tx_counter[1]
.sym 80195 r_spi_master_tx_counter[0]
.sym 80198 $abc$41427$n3137
.sym 80199 $abc$41427$n3136
.sym 80200 $abc$41427$n2717
.sym 80201 $false
.sym 80204 r_adc_master_rx_buffer_1[14]
.sym 80205 $false
.sym 80206 $false
.sym 80207 $false
.sym 80214 $abc$41427$n5529
.sym 80215 blink_simple_LED2.i_clk$2
.sym 80216 $false
.sym 80219 $abc$41427$n3358
.sym 80221 $abc$41427$n5117_1
.sym 80222 r_adc_master_tx_buffer_2[95][2]
.sym 80223 r_adc_master_tx_buffer_2[95][7]
.sym 80291 r_adc_master_tx_buffer_2[105][3]
.sym 80292 r_adc_master_tx_buffer_2[107][3]
.sym 80293 r_spi_master_tx_counter[0]
.sym 80294 r_spi_master_tx_counter[1]
.sym 80309 r_adc_master_tx_buffer_2[76][1]
.sym 80310 r_adc_master_tx_buffer_2[77][1]
.sym 80311 r_spi_master_tx_counter[1]
.sym 80312 r_spi_master_tx_counter[0]
.sym 80321 r_adc_master_rx_buffer_1[3]
.sym 80322 $false
.sym 80323 $false
.sym 80324 $false
.sym 80327 r_adc_master_rx_buffer_1[17]
.sym 80328 $false
.sym 80329 $false
.sym 80330 $false
.sym 80333 r_adc_master_rx_buffer_1[25]
.sym 80334 $false
.sym 80335 $false
.sym 80336 $false
.sym 80337 $abc$41427$n5577
.sym 80338 blink_simple_LED2.i_clk$2
.sym 80339 $false
.sym 80340 $abc$41427$n3872
.sym 80341 $abc$41427$n4605_1
.sym 80342 $abc$41427$n4603_1
.sym 80343 r_adc_master_tx_buffer_2[41][4]
.sym 80345 r_adc_master_tx_buffer_2[42][4]
.sym 80347 r_adc_master_tx_buffer_2[40][4]
.sym 80414 r_adc_master_tx_buffer_1[57][3]
.sym 80415 r_adc_master_tx_buffer_1[59][3]
.sym 80416 r_spi_master_tx_counter[0]
.sym 80417 r_spi_master_tx_counter[1]
.sym 80420 r_adc_master_rx_buffer_1[2]
.sym 80421 $false
.sym 80422 $false
.sym 80423 $false
.sym 80426 r_adc_master_rx_buffer_1[23]
.sym 80427 $false
.sym 80428 $false
.sym 80429 $false
.sym 80438 r_adc_master_rx_buffer_1[11]
.sym 80439 $false
.sym 80440 $false
.sym 80441 $false
.sym 80444 r_adc_master_rx_buffer_1[10]
.sym 80445 $false
.sym 80446 $false
.sym 80447 $false
.sym 80456 r_adc_master_rx_buffer_1[3]
.sym 80457 $false
.sym 80458 $false
.sym 80459 $false
.sym 80460 $abc$41427$n5513
.sym 80461 blink_simple_LED2.i_clk$2
.sym 80462 $false
.sym 80463 $abc$41427$n3841
.sym 80464 $abc$41427$n3840
.sym 80466 $abc$41427$n3359_1
.sym 80468 r_adc_master_tx_buffer_1[99][4]
.sym 80469 r_adc_master_tx_buffer_1[96][3]
.sym 80537 r_adc_master_tx_buffer_2[14][6]
.sym 80538 r_adc_master_tx_buffer_2[15][6]
.sym 80539 r_spi_master_tx_counter[0]
.sym 80540 r_spi_master_tx_counter[1]
.sym 80543 r_adc_master_tx_buffer_2[14][4]
.sym 80544 r_adc_master_tx_buffer_2[15][4]
.sym 80545 r_spi_master_tx_counter[0]
.sym 80546 r_spi_master_tx_counter[1]
.sym 80549 r_adc_master_rx_buffer_1[12]
.sym 80550 $false
.sym 80551 $false
.sym 80552 $false
.sym 80555 r_adc_master_rx_buffer_1[20]
.sym 80556 $false
.sym 80557 $false
.sym 80558 $false
.sym 80561 r_adc_master_rx_buffer_1[14]
.sym 80562 $false
.sym 80563 $false
.sym 80564 $false
.sym 80567 r_adc_master_rx_buffer_1[24]
.sym 80568 $false
.sym 80569 $false
.sym 80570 $false
.sym 80579 r_adc_master_rx_buffer_1[6]
.sym 80580 $false
.sym 80581 $false
.sym 80582 $false
.sym 80583 $abc$41427$n5559
.sym 80584 blink_simple_LED2.i_clk$2
.sym 80585 $false
.sym 80586 r_adc_master_tx_buffer_2[30][0]
.sym 80587 r_adc_master_tx_buffer_2[29][6]
.sym 80589 r_adc_master_tx_buffer_2[31][1]
.sym 80660 r_adc_master_rx_buffer_1[21]
.sym 80661 $false
.sym 80662 $false
.sym 80663 $false
.sym 80684 r_adc_master_rx_buffer_1[28]
.sym 80685 $false
.sym 80686 $false
.sym 80687 $false
.sym 80696 r_adc_master_rx_buffer_1[1]
.sym 80697 $false
.sym 80698 $false
.sym 80699 $false
.sym 80702 r_adc_master_rx_buffer_1[10]
.sym 80703 $false
.sym 80704 $false
.sym 80705 $false
.sym 80706 $abc$41427$n5575
.sym 80707 blink_simple_LED2.i_clk$2
.sym 80708 $false
.sym 80709 $abc$41427$n4604_1
.sym 80714 r_adc_master_tx_buffer_2[93][7]
.sym 80716 r_adc_master_tx_buffer_2[92][7]
.sym 80795 r_adc_master_rx_buffer_1[21]
.sym 80796 $false
.sym 80797 $false
.sym 80798 $false
.sym 80819 r_adc_master_rx_buffer_1[19]
.sym 80820 $false
.sym 80821 $false
.sym 80822 $false
.sym 80829 $abc$41427$n5513
.sym 80830 blink_simple_LED2.i_clk$2
.sym 80831 $false
.sym 80906 $true$2
.sym 80932 r_adc_master_tx_buffer_1[48][2]
.sym 80935 r_adc_master_tx_buffer_1[50][0]
.sym 80936 r_adc_master_tx_buffer_1[50][6]
.sym 80937 r_adc_master_tx_buffer_1[51][1]
.sym 80938 r_adc_master_tx_buffer_1[49][6]
.sym 81007 r_adc_master_rx_buffer_1[13]
.sym 81008 $false
.sym 81009 $false
.sym 81010 $false
.sym 81013 r_adc_master_rx_buffer_1[7]
.sym 81014 $false
.sym 81015 $false
.sym 81016 $false
.sym 81043 r_adc_master_rx_buffer_1[15]
.sym 81044 $false
.sym 81045 $false
.sym 81046 $false
.sym 81053 $abc$41427$n5571
.sym 81054 blink_simple_LED2.i_clk$2
.sym 81055 $false
.sym 81063 r_adc_master_tx_buffer_2[50][4]
.sym 81066 r_adc_master_tx_buffer_2[50][1]
.sym 81067 r_adc_master_tx_buffer_2[48][4]
.sym 81170 $false
.sym 81171 $false
.sym 81172 r_spi_master_tx_counter[0]
.sym 81173 $false
.sym 81182 r_spi_master_tx_counter[4]
.sym 81183 $abc$41427$n1237
.sym 81184 $abc$41427$n3291
.sym 81185 $abc$41427$n3175
.sym 81188 r_spi_master_tx_counter[5]
.sym 81189 $abc$41427$n1240
.sym 81190 $abc$41427$n3291
.sym 81191 $abc$41427$n3175
.sym 81194 $abc$41427$n4776_1
.sym 81195 $abc$41427$n3175
.sym 81196 $false
.sym 81197 $false
.sym 81206 r_spi_master_tx_counter[0]
.sym 81207 $abc$41427$n1225
.sym 81208 $abc$41427$n3291
.sym 81209 $abc$41427$n3175
.sym 81216 $abc$41427$n299
.sym 81217 blink_simple_LED2.i_clk$2
.sym 81218 $false
.sym 81219 $abc$41427$n3850
.sym 81220 $abc$41427$n3853
.sym 81221 r_adc_master_tx_buffer_2[43][6]
.sym 81225 r_adc_master_tx_buffer_2[40][1]
.sym 81226 r_adc_master_tx_buffer_2[42][0]
.sym 81293 r_adc_master_rx_buffer_1[20]
.sym 81294 $false
.sym 81295 $false
.sym 81296 $false
.sym 81299 r_adc_master_rx_buffer_1[19]
.sym 81300 $false
.sym 81301 $false
.sym 81302 $false
.sym 81311 r_adc_master_rx_buffer_1[24]
.sym 81312 $false
.sym 81313 $false
.sym 81314 $false
.sym 81323 r_adc_master_rx_buffer_1[8]
.sym 81324 $false
.sym 81325 $false
.sym 81326 $false
.sym 81339 $abc$41427$n5587$2
.sym 81340 blink_simple_LED2.i_clk$2
.sym 81341 $false
.sym 81342 $abc$41427$n4118_1
.sym 81343 r_adc_master_tx_buffer_1[64][2]
.sym 81347 r_adc_master_tx_buffer_1[66][5]
.sym 81348 r_adc_master_tx_buffer_1[67][5]
.sym 81416 r_adc_master_rx_buffer_1[27]
.sym 81417 $false
.sym 81418 $false
.sym 81419 $false
.sym 81428 r_adc_master_rx_buffer_1[3]
.sym 81429 $false
.sym 81430 $false
.sym 81431 $false
.sym 81434 r_adc_master_rx_buffer_1[19]
.sym 81435 $false
.sym 81436 $false
.sym 81437 $false
.sym 81462 $abc$41427$n5529
.sym 81463 blink_simple_LED2.i_clk$2
.sym 81464 $false
.sym 81465 r_adc_master_tx_buffer_1[23][7]
.sym 81468 r_adc_master_tx_buffer_1[21][2]
.sym 81471 r_adc_master_tx_buffer_1[22][1]
.sym 81539 r_adc_master_tx_buffer_2[80][3]
.sym 81540 r_adc_master_tx_buffer_2[84][3]
.sym 81541 r_spi_master_tx_counter[0]
.sym 81542 $abc$41427$n5007_1
.sym 81557 $false
.sym 81558 $false
.sym 81559 $false
.sym 81560 $false
.sym 81581 $false
.sym 81582 $false
.sym 81583 $false
.sym 81584 $false
.sym 81585 $abc$41427$n5631$2
.sym 81586 blink_simple_LED2.i_clk$2
.sym 81587 $false
.sym 81588 $abc$41427$n3053
.sym 81590 $abc$41427$n4363_1
.sym 81591 $abc$41427$n3043
.sym 81592 $abc$41427$n3045
.sym 81594 $abc$41427$n3054
.sym 81595 r_adc_master_tx_buffer_1[50][7]
.sym 81662 r_adc_master_tx_buffer_2[17][0]
.sym 81663 r_adc_master_tx_buffer_2[21][0]
.sym 81664 r_spi_master_tx_counter[2]
.sym 81665 $false
.sym 81668 r_adc_master_tx_buffer_2[113][5]
.sym 81669 r_adc_master_tx_buffer_2[117][5]
.sym 81670 r_spi_master_tx_counter[0]
.sym 81671 r_spi_master_tx_counter[2]
.sym 81674 $abc$41427$n3046
.sym 81675 $abc$41427$n3047
.sym 81676 $abc$41427$n2721
.sym 81677 $abc$41427$n3043
.sym 81680 r_adc_master_rx_buffer_1[9]
.sym 81681 $false
.sym 81682 $false
.sym 81683 $false
.sym 81686 r_adc_master_rx_buffer_1[16]
.sym 81687 $false
.sym 81688 $false
.sym 81689 $false
.sym 81692 r_adc_master_rx_buffer_1[12]
.sym 81693 $false
.sym 81694 $false
.sym 81695 $false
.sym 81698 r_adc_master_rx_buffer_1[20]
.sym 81699 $false
.sym 81700 $false
.sym 81701 $false
.sym 81704 r_adc_master_rx_buffer_1[31]
.sym 81705 $false
.sym 81706 $false
.sym 81707 $false
.sym 81708 $abc$41427$n5563
.sym 81709 blink_simple_LED2.i_clk$2
.sym 81710 $false
.sym 81711 $abc$41427$n5121_1
.sym 81712 $abc$41427$n4937_1
.sym 81714 r_adc_master_tx_buffer_2[118][3]
.sym 81785 $abc$41427$n5008_1
.sym 81786 $abc$41427$n5006_1
.sym 81787 r_spi_master_tx_counter[1]
.sym 81788 $false
.sym 81791 r_adc_master_tx_buffer_2[114][3]
.sym 81792 r_adc_master_tx_buffer_2[118][3]
.sym 81793 r_spi_master_tx_counter[2]
.sym 81794 r_spi_master_tx_counter[1]
.sym 81797 r_spi_master_tx_counter[3]
.sym 81798 $abc$41427$n5000_1
.sym 81799 $abc$41427$n3042
.sym 81800 $abc$41427$n3003
.sym 81803 r_adc_master_tx_buffer_2[112][5]
.sym 81804 r_adc_master_tx_buffer_2[116][5]
.sym 81805 r_spi_master_tx_counter[0]
.sym 81806 $abc$41427$n5139_1
.sym 81809 r_adc_master_rx_buffer_1[29]
.sym 81810 $false
.sym 81811 $false
.sym 81812 $false
.sym 81815 r_adc_master_rx_buffer_1[11]
.sym 81816 $false
.sym 81817 $false
.sym 81818 $false
.sym 81821 r_adc_master_rx_buffer_1[27]
.sym 81822 $false
.sym 81823 $false
.sym 81824 $false
.sym 81827 r_adc_master_rx_buffer_1[30]
.sym 81828 $false
.sym 81829 $false
.sym 81830 $false
.sym 81831 $abc$41427$n5586
.sym 81832 blink_simple_LED2.i_clk$2
.sym 81833 $false
.sym 81834 $abc$41427$n3772
.sym 81835 $abc$41427$n3424
.sym 81836 $abc$41427$n3426
.sym 81837 r_adc_master_tx_buffer_2[95][6]
.sym 81838 r_adc_master_tx_buffer_2[94][0]
.sym 81839 r_adc_master_tx_buffer_2[92][6]
.sym 81840 r_adc_master_tx_buffer_2[95][3]
.sym 81841 r_adc_master_tx_buffer_2[95][0]
.sym 81908 $abc$41427$n3051
.sym 81909 $abc$41427$n3052
.sym 81910 r_spi_master_tx_counter[0]
.sym 81911 $false
.sym 81914 r_adc_master_tx_buffer_2[112][3]
.sym 81915 r_adc_master_tx_buffer_2[116][3]
.sym 81916 r_spi_master_tx_counter[1]
.sym 81917 r_spi_master_tx_counter[2]
.sym 81920 r_spi_master_adc_tx_dv
.sym 81921 $abc$41427$n3296
.sym 81922 $false
.sym 81923 $false
.sym 81932 $true$2
.sym 81933 $false
.sym 81934 $false
.sym 81935 $false
.sym 81938 $0\r_spi_master_adc_tx_data[31:0][31]
.sym 81939 $false
.sym 81940 $false
.sym 81941 $false
.sym 81944 $true$2
.sym 81945 $false
.sym 81946 $false
.sym 81947 $false
.sym 81950 $false
.sym 81951 $false
.sym 81952 $false
.sym 81953 $false
.sym 81954 $abc$41427$n5631$2
.sym 81955 blink_simple_LED2.i_clk$2
.sym 81956 $false
.sym 81957 $abc$41427$n4220_1
.sym 81958 $abc$41427$n4359_1
.sym 81960 $abc$41427$n4164_1
.sym 81963 r_adc_master_tx_buffer_1[48][5]
.sym 81964 r_adc_master_tx_buffer_1[48][4]
.sym 82031 $abc$41427$n4941_1
.sym 82032 $abc$41427$n4937_1
.sym 82033 r_spi_master_tx_counter[3]
.sym 82034 r_spi_master_tx_counter[1]
.sym 82037 r_adc_master_tx_buffer_2[82][3]
.sym 82038 r_adc_master_tx_buffer_2[86][3]
.sym 82039 r_spi_master_tx_counter[0]
.sym 82040 $abc$41427$n5005_1
.sym 82043 r_adc_master_tx_buffer_2[81][2]
.sym 82044 r_adc_master_tx_buffer_2[85][2]
.sym 82045 r_spi_master_tx_counter[0]
.sym 82046 r_spi_master_tx_counter[2]
.sym 82049 r_adc_master_tx_buffer_2[80][2]
.sym 82050 r_adc_master_tx_buffer_2[84][2]
.sym 82051 r_spi_master_tx_counter[0]
.sym 82052 $abc$41427$n4940_1
.sym 82055 r_adc_master_rx_buffer_1[11]
.sym 82056 $false
.sym 82057 $false
.sym 82058 $false
.sym 82061 r_adc_master_rx_buffer_1[18]
.sym 82062 $false
.sym 82063 $false
.sym 82064 $false
.sym 82067 r_adc_master_rx_buffer_1[31]
.sym 82068 $false
.sym 82069 $false
.sym 82070 $false
.sym 82077 $abc$41427$n5578
.sym 82078 blink_simple_LED2.i_clk$2
.sym 82079 $false
.sym 82080 $abc$41427$n2740
.sym 82081 $abc$41427$n4167_1
.sym 82082 $abc$41427$n4432_1
.sym 82084 r_adc_master_tx_buffer_2[119][1]
.sym 82085 r_adc_master_tx_buffer_2[116][5]
.sym 82086 r_adc_master_tx_buffer_2[116][2]
.sym 82154 r_adc_master_tx_buffer_1[100][2]
.sym 82155 r_adc_master_tx_buffer_1[101][2]
.sym 82156 r_spi_master_tx_counter[0]
.sym 82157 $false
.sym 82160 $abc$41427$n3378
.sym 82161 $abc$41427$n3377
.sym 82162 r_spi_master_tx_counter[1]
.sym 82163 r_spi_master_tx_counter[0]
.sym 82166 $abc$41427$n2741
.sym 82167 $abc$41427$n2740
.sym 82168 r_spi_master_tx_counter[0]
.sym 82169 r_spi_master_tx_counter[1]
.sym 82172 $abc$41427$n3379
.sym 82173 $abc$41427$n3376
.sym 82174 $abc$41427$n3382
.sym 82175 $abc$41427$n3385
.sym 82178 $abc$41427$n2742
.sym 82179 $abc$41427$n2743
.sym 82180 r_spi_master_tx_counter[0]
.sym 82181 $abc$41427$n2739
.sym 82184 r_adc_master_rx_buffer_1[18]
.sym 82185 $false
.sym 82186 $false
.sym 82187 $false
.sym 82196 r_adc_master_rx_buffer_1[26]
.sym 82197 $false
.sym 82198 $false
.sym 82199 $false
.sym 82200 $abc$41427$n5542
.sym 82201 blink_simple_LED2.i_clk$2
.sym 82202 $false
.sym 82203 $abc$41427$n3798
.sym 82204 $abc$41427$n3792
.sym 82205 $abc$41427$n3796
.sym 82206 $abc$41427$n4105_1
.sym 82207 $abc$41427$n3417
.sym 82208 $abc$41427$n4110_1
.sym 82209 r_adc_master_tx_buffer_1[90][5]
.sym 82210 r_adc_master_tx_buffer_1[91][5]
.sym 82283 r_adc_master_tx_buffer_2[114][6]
.sym 82284 r_adc_master_tx_buffer_2[118][6]
.sym 82285 r_spi_master_tx_counter[1]
.sym 82286 r_spi_master_tx_counter[2]
.sym 82289 r_adc_master_tx_buffer_2[113][2]
.sym 82290 r_adc_master_tx_buffer_2[117][2]
.sym 82291 r_spi_master_tx_counter[1]
.sym 82292 r_spi_master_tx_counter[2]
.sym 82295 r_adc_master_tx_buffer_2[112][6]
.sym 82296 r_adc_master_tx_buffer_2[116][6]
.sym 82297 r_spi_master_tx_counter[1]
.sym 82298 $abc$41427$n5189
.sym 82301 r_adc_master_rx_buffer_1[18]
.sym 82302 $false
.sym 82303 $false
.sym 82304 $false
.sym 82307 r_adc_master_rx_buffer_1[30]
.sym 82308 $false
.sym 82309 $false
.sym 82310 $false
.sym 82319 r_adc_master_rx_buffer_1[14]
.sym 82320 $false
.sym 82321 $false
.sym 82322 $false
.sym 82323 $abc$41427$n5587$2
.sym 82324 blink_simple_LED2.i_clk$2
.sym 82325 $false
.sym 82327 $abc$41427$n5290
.sym 82328 $abc$41427$n3994
.sym 82330 $abc$41427$n4098_1
.sym 82331 $abc$41427$n4419_1
.sym 82333 r_adc_master_tx_buffer_1[114][4]
.sym 82400 r_adc_master_tx_buffer_2[80][7]
.sym 82401 r_adc_master_tx_buffer_2[84][7]
.sym 82402 r_spi_master_tx_counter[0]
.sym 82403 $abc$41427$n5303
.sym 82412 r_adc_master_rx_buffer_1[31]
.sym 82413 $false
.sym 82414 $false
.sym 82415 $false
.sym 82430 r_adc_master_rx_buffer_1[0]
.sym 82431 $false
.sym 82432 $false
.sym 82433 $false
.sym 82436 r_adc_master_rx_buffer_1[4]
.sym 82437 $false
.sym 82438 $false
.sym 82439 $false
.sym 82442 r_adc_master_rx_buffer_1[18]
.sym 82443 $false
.sym 82444 $false
.sym 82445 $false
.sym 82446 $abc$41427$n5579
.sym 82447 blink_simple_LED2.i_clk$2
.sym 82448 $false
.sym 82449 $abc$41427$n3522
.sym 82450 $abc$41427$n3519
.sym 82451 $abc$41427$n3512
.sym 82452 $abc$41427$n4382_1
.sym 82453 $abc$41427$n5206_1
.sym 82454 $abc$41427$n4381_1
.sym 82455 r_adc_master_tx_buffer_1[61][3]
.sym 82523 $abc$41427$n5155_1
.sym 82524 r_spi_master_tx_counter[1]
.sym 82525 $abc$41427$n4053
.sym 82526 $abc$41427$n2721
.sym 82535 r_adc_master_rx_buffer_1[28]
.sym 82536 $false
.sym 82537 $false
.sym 82538 $false
.sym 82541 r_adc_master_rx_buffer_1[27]
.sym 82542 $false
.sym 82543 $false
.sym 82544 $false
.sym 82559 r_adc_master_rx_buffer_1[24]
.sym 82560 $false
.sym 82561 $false
.sym 82562 $false
.sym 82565 r_adc_master_rx_buffer_1[26]
.sym 82566 $false
.sym 82567 $false
.sym 82568 $false
.sym 82569 $abc$41427$n5555
.sym 82570 blink_simple_LED2.i_clk$2
.sym 82571 $false
.sym 82572 $abc$41427$n4380_1
.sym 82574 $abc$41427$n4412_1
.sym 82575 $abc$41427$n3346
.sym 82577 $abc$41427$n4422_1
.sym 82578 $abc$41427$n4423_1
.sym 82579 r_adc_master_tx_buffer_1[44][2]
.sym 82646 $abc$41427$n3346
.sym 82647 $abc$41427$n3345
.sym 82648 $abc$41427$n2721
.sym 82649 $false
.sym 82658 r_adc_master_tx_buffer_2[40][0]
.sym 82659 r_adc_master_tx_buffer_2[41][0]
.sym 82660 r_spi_master_tx_counter[1]
.sym 82661 r_spi_master_tx_counter[0]
.sym 82664 $abc$41427$n2717
.sym 82665 $abc$41427$n5154_1
.sym 82666 r_spi_master_tx_counter[4]
.sym 82667 $abc$41427$n5156_1
.sym 82670 $abc$41427$n3375
.sym 82671 $abc$41427$n3362
.sym 82672 r_spi_master_tx_counter[5]
.sym 82673 r_spi_master_tx_counter[4]
.sym 82676 r_spi_master_tx_counter[0]
.sym 82677 r_spi_master_tx_counter[1]
.sym 82678 $false
.sym 82679 $false
.sym 82682 r_adc_master_rx_buffer_1[15]
.sym 82683 $false
.sym 82684 $false
.sym 82685 $false
.sym 82688 r_adc_master_rx_buffer_1[9]
.sym 82689 $false
.sym 82690 $false
.sym 82691 $false
.sym 82692 $abc$41427$n5486
.sym 82693 blink_simple_LED2.i_clk$2
.sym 82694 $false
.sym 82695 $abc$41427$n3815
.sym 82696 $abc$41427$n4424_1
.sym 82697 $abc$41427$n3418
.sym 82698 r_adc_master_tx_buffer_1[11][4]
.sym 82699 r_adc_master_tx_buffer_1[10][7]
.sym 82700 r_adc_master_tx_buffer_1[9][1]
.sym 82701 r_adc_master_tx_buffer_1[10][3]
.sym 82702 r_adc_master_tx_buffer_1[10][4]
.sym 82769 $0\r_adc_master_range_state[3:0][0]
.sym 82770 r_adc_master_range_state[0]
.sym 82771 $false
.sym 82772 $false
.sym 82775 $abc$41427$n3577
.sym 82776 $abc$41427$n3574
.sym 82777 $abc$41427$n3580
.sym 82778 $abc$41427$n3583
.sym 82781 $abc$41427$n3452
.sym 82782 $abc$41427$n3453
.sym 82783 $abc$41427$n2721
.sym 82784 r_spi_master_tx_counter[4]
.sym 82787 r_spi_master_tx_counter[1]
.sym 82788 $abc$41427$n5065
.sym 82789 $abc$41427$n3605
.sym 82790 $abc$41427$n3611
.sym 82793 $abc$41427$n3612
.sym 82794 $abc$41427$n3613
.sym 82795 $abc$41427$n2721
.sym 82796 r_spi_master_tx_counter[4]
.sym 82799 r_adc_master_rx_buffer_1[5]
.sym 82800 $false
.sym 82801 $false
.sym 82802 $false
.sym 82811 r_adc_master_rx_buffer_1[29]
.sym 82812 $false
.sym 82813 $false
.sym 82814 $false
.sym 82815 $abc$41427$n5540
.sym 82816 blink_simple_LED2.i_clk$2
.sym 82817 $false
.sym 82818 $abc$41427$n5180
.sym 82819 $abc$41427$n4212_1
.sym 82820 $abc$41427$n3032
.sym 82821 $abc$41427$n3802
.sym 82822 r_adc_master_tx_buffer_2[72][2]
.sym 82823 r_adc_master_tx_buffer_2[73][7]
.sym 82824 r_adc_master_tx_buffer_2[75][1]
.sym 82825 r_adc_master_tx_buffer_2[75][5]
.sym 82892 r_adc_master_tx_buffer_1[2][1]
.sym 82893 r_adc_master_tx_buffer_1[6][1]
.sym 82894 r_spi_master_tx_counter[0]
.sym 82895 r_spi_master_tx_counter[2]
.sym 82898 $abc$41427$n2744
.sym 82899 $abc$41427$n5031_1
.sym 82900 $abc$41427$n5036_1
.sym 82901 $abc$41427$n5030_1
.sym 82904 $abc$41427$n2831_1
.sym 82905 $abc$41427$n2832
.sym 82906 r_spi_master_tx_counter[1]
.sym 82907 r_spi_master_tx_counter[3]
.sym 82910 r_adc_master_tx_buffer_1[17][2]
.sym 82911 r_adc_master_tx_buffer_1[21][2]
.sym 82912 r_spi_master_tx_counter[2]
.sym 82913 r_spi_master_tx_counter[0]
.sym 82922 $abc$41427$n2837_1
.sym 82923 $abc$41427$n2838
.sym 82924 $abc$41427$n2721
.sym 82925 r_spi_master_tx_counter[4]
.sym 82928 $abc$41427$n2830
.sym 82929 $abc$41427$n2827_1
.sym 82930 $abc$41427$n2833
.sym 82931 $abc$41427$n2836_1
.sym 82934 r_adc_master_rx_buffer_1[9]
.sym 82935 $false
.sym 82936 $false
.sym 82937 $false
.sym 82938 $abc$41427$n5474
.sym 82939 blink_simple_LED2.i_clk$2
.sym 82940 $false
.sym 82941 $abc$41427$n5238_1
.sym 82942 $abc$41427$n3771
.sym 82944 $abc$41427$n5159_1
.sym 82947 $abc$41427$n3523
.sym 82948 r_adc_master_tx_buffer_1[60][7]
.sym 83015 r_spi_master_tx_counter[1]
.sym 83016 $abc$41427$n5034_1
.sym 83017 $abc$41427$n3445
.sym 83018 $abc$41427$n3451
.sym 83021 $abc$41427$n3631
.sym 83022 $abc$41427$n3630
.sym 83023 r_spi_master_tx_counter[1]
.sym 83024 r_spi_master_tx_counter[3]
.sym 83027 r_adc_master_tx_buffer_1[51][1]
.sym 83028 r_adc_master_tx_buffer_1[55][1]
.sym 83029 r_spi_master_tx_counter[2]
.sym 83030 r_spi_master_tx_counter[0]
.sym 83045 $abc$41427$n3448
.sym 83046 $abc$41427$n5035_1
.sym 83047 r_spi_master_tx_counter[5]
.sym 83048 $abc$41427$n3454
.sym 83057 r_adc_master_rx_buffer_1[28]
.sym 83058 $false
.sym 83059 $false
.sym 83060 $false
.sym 83061 $abc$41427$n5584
.sym 83062 blink_simple_LED2.i_clk$2
.sym 83063 $false
.sym 83064 $abc$41427$n3446
.sym 83065 $abc$41427$n4108_1
.sym 83066 $abc$41427$n3992
.sym 83067 $abc$41427$n4106_1
.sym 83068 $abc$41427$n2832
.sym 83069 r_adc_master_tx_buffer_1[17][0]
.sym 83070 r_adc_master_tx_buffer_1[17][1]
.sym 83071 r_adc_master_tx_buffer_1[16][2]
.sym 83138 $abc$41427$n3446
.sym 83139 $abc$41427$n3447
.sym 83140 r_spi_master_tx_counter[1]
.sym 83141 r_spi_master_tx_counter[3]
.sym 83144 r_adc_master_tx_buffer_1[92][1]
.sym 83145 r_adc_master_tx_buffer_1[93][1]
.sym 83146 r_spi_master_tx_counter[1]
.sym 83147 r_spi_master_tx_counter[0]
.sym 83150 r_adc_master_tx_buffer_1[16][0]
.sym 83151 r_adc_master_tx_buffer_1[20][0]
.sym 83152 r_spi_master_tx_counter[0]
.sym 83153 r_spi_master_tx_counter[2]
.sym 83156 $abc$41427$n3582
.sym 83157 $abc$41427$n3581
.sym 83158 $abc$41427$n2721
.sym 83159 $false
.sym 83162 $abc$41427$n3608
.sym 83163 $abc$41427$n5066_1
.sym 83164 r_spi_master_tx_counter[5]
.sym 83165 $abc$41427$n3614
.sym 83168 r_adc_master_tx_buffer_1[98][5]
.sym 83169 r_adc_master_tx_buffer_1[99][5]
.sym 83170 r_spi_master_tx_counter[0]
.sym 83171 $false
.sym 83174 r_adc_master_rx_buffer_1[26]
.sym 83175 $false
.sym 83176 $false
.sym 83177 $false
.sym 83184 $abc$41427$n5581
.sym 83185 blink_simple_LED2.i_clk$2
.sym 83186 $false
.sym 83187 $abc$41427$n4107_1
.sym 83188 $abc$41427$n2969
.sym 83189 r_adc_master_tx_buffer_1[21][7]
.sym 83190 r_adc_master_tx_buffer_1[20][4]
.sym 83191 r_adc_master_tx_buffer_1[21][3]
.sym 83192 r_adc_master_tx_buffer_1[20][0]
.sym 83193 r_adc_master_tx_buffer_1[23][4]
.sym 83194 r_adc_master_tx_buffer_1[20][2]
.sym 83261 r_adc_master_tx_buffer_2[83][4]
.sym 83262 r_adc_master_tx_buffer_2[87][4]
.sym 83263 r_spi_master_tx_counter[2]
.sym 83264 $false
.sym 83267 $abc$41427$n3472
.sym 83268 $abc$41427$n3473
.sym 83269 r_spi_master_tx_counter[1]
.sym 83270 $abc$41427$n3469
.sym 83273 r_adc_master_tx_buffer_1[32][0]
.sym 83274 r_adc_master_tx_buffer_1[36][0]
.sym 83275 r_spi_master_tx_counter[0]
.sym 83276 r_spi_master_tx_counter[2]
.sym 83279 r_adc_master_tx_buffer_1[33][0]
.sym 83280 r_adc_master_tx_buffer_1[37][0]
.sym 83281 r_spi_master_tx_counter[2]
.sym 83282 r_spi_master_tx_counter[0]
.sym 83285 $abc$41427$n3468
.sym 83286 $abc$41427$n5029_1
.sym 83287 $abc$41427$n2759
.sym 83288 r_spi_master_tx_counter[6]
.sym 83291 r_adc_master_rx_buffer_1[29]
.sym 83292 $false
.sym 83293 $false
.sym 83294 $false
.sym 83297 r_adc_master_rx_buffer_1[25]
.sym 83298 $false
.sym 83299 $false
.sym 83300 $false
.sym 83303 r_adc_master_rx_buffer_1[13]
.sym 83304 $false
.sym 83305 $false
.sym 83306 $false
.sym 83307 $abc$41427$n5536
.sym 83308 blink_simple_LED2.i_clk$2
.sym 83309 $false
.sym 83310 $abc$41427$n4413_1
.sym 83311 $abc$41427$n3204
.sym 83312 $abc$41427$n4936_1
.sym 83313 $abc$41427$n4415_1
.sym 83314 $abc$41427$n5064_1
.sym 83315 $abc$41427$n4214_1
.sym 83316 r_adc_master_tx_buffer_2[83][2]
.sym 83317 r_adc_master_tx_buffer_2[80][6]
.sym 83384 r_adc_master_tx_buffer_1[44][1]
.sym 83385 r_adc_master_tx_buffer_1[45][1]
.sym 83386 r_spi_master_tx_counter[1]
.sym 83387 r_spi_master_tx_counter[0]
.sym 83390 $abc$41427$n3650
.sym 83391 $abc$41427$n3649
.sym 83392 $abc$41427$n2717
.sym 83393 $false
.sym 83396 r_adc_master_tx_buffer_2[28][0]
.sym 83397 r_adc_master_tx_buffer_2[29][0]
.sym 83398 r_spi_master_tx_counter[1]
.sym 83399 r_spi_master_tx_counter[0]
.sym 83402 $abc$41427$n3610
.sym 83403 $abc$41427$n3609
.sym 83404 $abc$41427$n2717
.sym 83405 $false
.sym 83408 $abc$41427$n3387
.sym 83409 $abc$41427$n3386
.sym 83410 $abc$41427$n2717
.sym 83411 $false
.sym 83414 r_adc_master_tx_buffer_1[16][1]
.sym 83415 r_adc_master_tx_buffer_1[20][1]
.sym 83416 r_spi_master_tx_counter[0]
.sym 83417 $abc$41427$n5064_1
.sym 83420 r_adc_master_tx_buffer_1[96][5]
.sym 83421 r_adc_master_tx_buffer_1[97][5]
.sym 83422 r_spi_master_tx_counter[0]
.sym 83423 $false
.sym 83426 r_adc_master_rx_buffer_1[4]
.sym 83427 $false
.sym 83428 $false
.sym 83429 $false
.sym 83430 $abc$41427$n5578
.sym 83431 blink_simple_LED2.i_clk$2
.sym 83432 $false
.sym 83433 $abc$41427$n4428_1
.sym 83434 $abc$41427$n4427_1
.sym 83435 $abc$41427$n4077
.sym 83437 $abc$41427$n4414_1
.sym 83438 $abc$41427$n3499
.sym 83439 $abc$41427$n2717
.sym 83440 r_adc_master_tx_buffer_1[3][5]
.sym 83507 $abc$41427$n5160_1
.sym 83508 $abc$41427$n4077
.sym 83509 $abc$41427$n2744
.sym 83510 r_spi_master_tx_counter[6]
.sym 83519 $abc$41427$n4430_1
.sym 83520 $abc$41427$n4433_1
.sym 83521 $abc$41427$n4427_1
.sym 83522 $abc$41427$n2744
.sym 83531 $abc$41427$n5163_1
.sym 83532 $abc$41427$n5159_1
.sym 83533 r_spi_master_tx_counter[3]
.sym 83534 r_spi_master_tx_counter[1]
.sym 83537 $abc$41427$n4432_1
.sym 83538 $abc$41427$n4431_1
.sym 83539 r_spi_master_tx_counter[0]
.sym 83540 r_spi_master_tx_counter[1]
.sym 83543 r_adc_master_rx_buffer_1[18]
.sym 83544 $false
.sym 83545 $false
.sym 83546 $false
.sym 83549 r_adc_master_rx_buffer_1[15]
.sym 83550 $false
.sym 83551 $false
.sym 83552 $false
.sym 83553 $abc$41427$n5586
.sym 83554 blink_simple_LED2.i_clk$2
.sym 83555 $false
.sym 83556 $abc$41427$n4078
.sym 83557 $abc$41427$n2835
.sym 83560 $abc$41427$n4081
.sym 83562 $abc$41427$n2833
.sym 83563 r_adc_master_tx_buffer_2[56][5]
.sym 83630 r_adc_master_tx_buffer_2[48][5]
.sym 83631 r_adc_master_tx_buffer_2[52][5]
.sym 83632 r_spi_master_tx_counter[0]
.sym 83633 $abc$41427$n5162_1
.sym 83636 r_adc_master_tx_buffer_2[92][2]
.sym 83637 r_adc_master_tx_buffer_2[93][2]
.sym 83638 r_spi_master_tx_counter[1]
.sym 83639 $abc$41427$n4942_1
.sym 83642 r_adc_master_rx_buffer_1[23]
.sym 83643 $false
.sym 83644 $false
.sym 83645 $false
.sym 83648 r_adc_master_rx_buffer_1[29]
.sym 83649 $false
.sym 83650 $false
.sym 83651 $false
.sym 83666 r_adc_master_rx_buffer_1[1]
.sym 83667 $false
.sym 83668 $false
.sym 83669 $false
.sym 83676 $abc$41427$n5570
.sym 83677 blink_simple_LED2.i_clk$2
.sym 83678 $false
.sym 83682 $abc$41427$n222
.sym 83683 $abc$41427$n5130_1
.sym 83684 $abc$41427$n3582
.sym 83685 r_adc_master_tx_buffer_1[75][1]
.sym 83753 spiMasterADC.r_TX_Count[1]
.sym 83754 $false
.sym 83755 $false
.sym 83756 $false
.sym 83759 r_adc_master_tx_buffer_2[30][0]
.sym 83760 r_adc_master_tx_buffer_2[31][0]
.sym 83761 r_spi_master_tx_counter[0]
.sym 83762 r_spi_master_tx_counter[1]
.sym 83771 r_adc_master_tx_buffer_2[49][5]
.sym 83772 r_adc_master_tx_buffer_2[53][5]
.sym 83773 r_spi_master_tx_counter[0]
.sym 83774 r_spi_master_tx_counter[2]
.sym 83777 $abc$41427$n3934
.sym 83778 $abc$41427$n5130_1
.sym 83779 r_spi_master_tx_counter[5]
.sym 83780 $abc$41427$n3940
.sym 83783 r_adc_master_tx_buffer_2[94][2]
.sym 83784 r_adc_master_tx_buffer_2[95][2]
.sym 83785 r_spi_master_tx_counter[1]
.sym 83786 r_spi_master_tx_counter[0]
.sym 83795 r_adc_master_rx_buffer_1[21]
.sym 83796 $false
.sym 83797 $false
.sym 83798 $false
.sym 83799 $abc$41427$n5571
.sym 83800 blink_simple_LED2.i_clk$2
.sym 83801 $false
.sym 83802 $abc$41427$n5129_1
.sym 83805 $abc$41427$n3723
.sym 83807 r_adc_master_tx_buffer_2[104][1]
.sym 83808 r_adc_master_tx_buffer_2[105][1]
.sym 83876 spiMasterADC.r_TX_Count[0]
.sym 83877 $false
.sym 83878 $false
.sym 83879 $false
.sym 83888 r_adc_master_rx_buffer_1[29]
.sym 83889 $false
.sym 83890 $false
.sym 83891 $false
.sym 83900 r_adc_master_rx_buffer_1[27]
.sym 83901 $false
.sym 83902 $false
.sym 83903 $false
.sym 83912 r_adc_master_rx_buffer_1[8]
.sym 83913 $false
.sym 83914 $false
.sym 83915 $false
.sym 83918 r_adc_master_rx_buffer_1[6]
.sym 83919 $false
.sym 83920 $false
.sym 83921 $false
.sym 83922 $abc$41427$n5558
.sym 83923 blink_simple_LED2.i_clk$2
.sym 83924 $false
.sym 83925 $abc$41427$n3766
.sym 83926 $abc$41427$n3769
.sym 83927 $abc$41427$n3497
.sym 83928 $abc$41427$n3644
.sym 83929 r_adc_master_tx_buffer_1[36][1]
.sym 83930 r_adc_master_tx_buffer_1[39][4]
.sym 83931 r_adc_master_tx_buffer_1[38][7]
.sym 83932 r_adc_master_tx_buffer_1[37][4]
.sym 83999 $abc$41427$n4263_1
.sym 84000 $abc$41427$n4264_1
.sym 84001 $abc$41427$n2721
.sym 84002 r_spi_master_tx_counter[4]
.sym 84005 r_adc_master_tx_buffer_2[10][6]
.sym 84006 r_adc_master_tx_buffer_2[11][6]
.sym 84007 r_spi_master_tx_counter[0]
.sym 84008 r_spi_master_tx_counter[1]
.sym 84011 r_adc_master_tx_buffer_1[64][5]
.sym 84012 r_adc_master_tx_buffer_1[65][5]
.sym 84013 r_spi_master_tx_counter[0]
.sym 84014 $false
.sym 84017 r_spi_master_tx_counter[4]
.sym 84018 r_spi_master_tx_counter[5]
.sym 84019 $false
.sym 84020 $false
.sym 84023 r_spi_master_tx_counter[3]
.sym 84024 $abc$41427$n3497
.sym 84025 $abc$41427$n5043_1
.sym 84026 $abc$41427$n5042_1
.sym 84029 r_adc_master_rx_buffer_1[10]
.sym 84030 $false
.sym 84031 $false
.sym 84032 $false
.sym 84035 r_adc_master_rx_buffer_1[29]
.sym 84036 $false
.sym 84037 $false
.sym 84038 $false
.sym 84041 r_adc_master_rx_buffer_1[21]
.sym 84042 $false
.sym 84043 $false
.sym 84044 $false
.sym 84045 $abc$41427$n5519
.sym 84046 blink_simple_LED2.i_clk$2
.sym 84047 $false
.sym 84048 $abc$41427$n4263_1
.sym 84049 r_adc_master_tx_buffer_2[8][6]
.sym 84050 r_adc_master_tx_buffer_2[9][6]
.sym 84054 r_adc_master_tx_buffer_2[10][5]
.sym 84055 r_adc_master_tx_buffer_2[10][6]
.sym 84122 r_adc_master_tx_buffer_1[34][0]
.sym 84123 r_adc_master_tx_buffer_1[38][0]
.sym 84124 r_spi_master_tx_counter[0]
.sym 84125 r_spi_master_tx_counter[2]
.sym 84134 $abc$41427$n3471
.sym 84135 $abc$41427$n3470
.sym 84136 r_spi_master_tx_counter[1]
.sym 84137 r_spi_master_tx_counter[3]
.sym 84140 r_adc_master_tx_buffer_1[35][0]
.sym 84141 r_adc_master_tx_buffer_1[39][0]
.sym 84142 r_spi_master_tx_counter[2]
.sym 84143 r_spi_master_tx_counter[0]
.sym 84146 r_adc_master_rx_buffer_1[19]
.sym 84147 $false
.sym 84148 $false
.sym 84149 $false
.sym 84152 r_adc_master_rx_buffer_1[8]
.sym 84153 $false
.sym 84154 $false
.sym 84155 $false
.sym 84158 r_adc_master_rx_buffer_1[21]
.sym 84159 $false
.sym 84160 $false
.sym 84161 $false
.sym 84164 r_adc_master_rx_buffer_1[0]
.sym 84165 $false
.sym 84166 $false
.sym 84167 $false
.sym 84168 $abc$41427$n5498
.sym 84169 blink_simple_LED2.i_clk$2
.sym 84170 $false
.sym 84171 $abc$41427$n5128_1
.sym 84172 $abc$41427$n5043_1
.sym 84173 r_adc_master_tx_buffer_1[86][6]
.sym 84174 r_adc_master_tx_buffer_1[87][0]
.sym 84177 r_adc_master_tx_buffer_1[84][4]
.sym 84178 r_adc_master_tx_buffer_1[85][7]
.sym 84245 r_adc_master_rx_buffer_1[21]
.sym 84246 $false
.sym 84247 $false
.sym 84248 $false
.sym 84263 r_adc_master_rx_buffer_1[24]
.sym 84264 $false
.sym 84265 $false
.sym 84266 $false
.sym 84269 r_adc_master_rx_buffer_1[3]
.sym 84270 $false
.sym 84271 $false
.sym 84272 $false
.sym 84291 $abc$41427$n5570
.sym 84292 blink_simple_LED2.i_clk$2
.sym 84293 $false
.sym 84294 r_adc_master_tx_buffer_1[34][1]
.sym 84297 r_adc_master_tx_buffer_1[35][4]
.sym 84299 r_adc_master_tx_buffer_1[34][0]
.sym 84301 r_adc_master_tx_buffer_1[32][0]
.sym 84380 $abc$41427$n3360
.sym 84381 $abc$41427$n3359_1
.sym 84382 $abc$41427$n2717
.sym 84383 $false
.sym 84392 r_adc_master_tx_buffer_2[72][4]
.sym 84393 r_adc_master_tx_buffer_2[74][4]
.sym 84394 r_spi_master_tx_counter[0]
.sym 84395 $abc$41427$n5116_1
.sym 84398 r_adc_master_rx_buffer_1[2]
.sym 84399 $false
.sym 84400 $false
.sym 84401 $false
.sym 84404 r_adc_master_rx_buffer_1[7]
.sym 84405 $false
.sym 84406 $false
.sym 84407 $false
.sym 84414 $abc$41427$n5581
.sym 84415 blink_simple_LED2.i_clk$2
.sym 84416 $false
.sym 84420 $abc$41427$n4306_1
.sym 84421 r_adc_master_tx_buffer_1[81][4]
.sym 84422 r_adc_master_tx_buffer_1[80][6]
.sym 84424 r_adc_master_tx_buffer_1[81][6]
.sym 84491 r_adc_master_tx_buffer_2[40][4]
.sym 84492 r_adc_master_tx_buffer_2[41][4]
.sym 84493 r_spi_master_tx_counter[1]
.sym 84494 r_spi_master_tx_counter[0]
.sym 84497 r_adc_master_tx_buffer_2[94][7]
.sym 84498 r_adc_master_tx_buffer_2[95][7]
.sym 84499 r_spi_master_tx_counter[0]
.sym 84500 r_spi_master_tx_counter[1]
.sym 84503 $abc$41427$n4605_1
.sym 84504 $abc$41427$n4604_1
.sym 84505 $abc$41427$n2717
.sym 84506 $false
.sym 84509 r_adc_master_rx_buffer_1[20]
.sym 84510 $false
.sym 84511 $false
.sym 84512 $false
.sym 84521 r_adc_master_rx_buffer_1[12]
.sym 84522 $false
.sym 84523 $false
.sym 84524 $false
.sym 84533 r_adc_master_rx_buffer_1[28]
.sym 84534 $false
.sym 84535 $false
.sym 84536 $false
.sym 84537 $abc$41427$n5568
.sym 84538 blink_simple_LED2.i_clk$2
.sym 84539 $false
.sym 84541 r_adc_master_tx_buffer_2[0][0]
.sym 84542 r_adc_master_tx_buffer_2[3][6]
.sym 84545 r_adc_master_tx_buffer_2[1][2]
.sym 84546 r_adc_master_tx_buffer_2[0][2]
.sym 84614 r_adc_master_tx_buffer_2[12][4]
.sym 84615 r_adc_master_tx_buffer_2[13][4]
.sym 84616 r_spi_master_tx_counter[1]
.sym 84617 r_spi_master_tx_counter[0]
.sym 84620 $abc$41427$n3842
.sym 84621 $abc$41427$n3841
.sym 84622 $abc$41427$n2717
.sym 84623 $false
.sym 84632 r_adc_master_tx_buffer_2[12][0]
.sym 84633 r_adc_master_tx_buffer_2[13][0]
.sym 84634 r_spi_master_tx_counter[1]
.sym 84635 r_spi_master_tx_counter[0]
.sym 84644 r_adc_master_rx_buffer_1[4]
.sym 84645 $false
.sym 84646 $false
.sym 84647 $false
.sym 84650 r_adc_master_rx_buffer_1[27]
.sym 84651 $false
.sym 84652 $false
.sym 84653 $false
.sym 84660 $abc$41427$n5540
.sym 84661 blink_simple_LED2.i_clk$2
.sym 84662 $false
.sym 84666 r_adc_master_tx_buffer_1[35][0]
.sym 84669 r_adc_master_tx_buffer_1[33][4]
.sym 84737 r_adc_master_rx_buffer_1[8]
.sym 84738 $false
.sym 84739 $false
.sym 84740 $false
.sym 84743 r_adc_master_rx_buffer_1[22]
.sym 84744 $false
.sym 84745 $false
.sym 84746 $false
.sym 84755 r_adc_master_rx_buffer_1[1]
.sym 84756 $false
.sym 84757 $false
.sym 84758 $false
.sym 84783 $abc$41427$n5565
.sym 84784 blink_simple_LED2.i_clk$2
.sym 84785 $false
.sym 84786 $abc$41427$n3067
.sym 84787 r_adc_master_tx_buffer_2[110][0]
.sym 84788 r_adc_master_tx_buffer_2[111][1]
.sym 84789 r_adc_master_tx_buffer_2[108][6]
.sym 84791 r_adc_master_tx_buffer_2[110][3]
.sym 84792 r_adc_master_tx_buffer_2[111][3]
.sym 84793 r_adc_master_tx_buffer_2[109][7]
.sym 84860 r_adc_master_tx_buffer_2[92][7]
.sym 84861 r_adc_master_tx_buffer_2[93][7]
.sym 84862 r_spi_master_tx_counter[1]
.sym 84863 r_spi_master_tx_counter[0]
.sym 84890 r_adc_master_rx_buffer_1[23]
.sym 84891 $false
.sym 84892 $false
.sym 84893 $false
.sym 84902 r_adc_master_rx_buffer_1[31]
.sym 84903 $false
.sym 84904 $false
.sym 84905 $false
.sym 84906 $abc$41427$n5581
.sym 84907 blink_simple_LED2.i_clk$2
.sym 84908 $false
.sym 85011 r_adc_master_tx_buffer_2[19][2]
.sym 85014 r_adc_master_tx_buffer_2[18][7]
.sym 85015 r_adc_master_tx_buffer_2[17][4]
.sym 85084 r_adc_master_rx_buffer_1[26]
.sym 85085 $false
.sym 85086 $false
.sym 85087 $false
.sym 85102 r_adc_master_rx_buffer_1[8]
.sym 85103 $false
.sym 85104 $false
.sym 85105 $false
.sym 85108 r_adc_master_rx_buffer_1[14]
.sym 85109 $false
.sym 85110 $false
.sym 85111 $false
.sym 85114 r_adc_master_rx_buffer_1[1]
.sym 85115 $false
.sym 85116 $false
.sym 85117 $false
.sym 85120 r_adc_master_rx_buffer_1[22]
.sym 85121 $false
.sym 85122 $false
.sym 85123 $false
.sym 85130 $abc$41427$n5507
.sym 85131 blink_simple_LED2.i_clk$2
.sym 85132 $false
.sym 85139 $abc$41427$n1231
.sym 85140 $abc$41427$n1234
.sym 85141 $abc$41427$n1237
.sym 85142 $abc$41427$n1240
.sym 85143 $abc$41427$n1243
.sym 85144 r_adc_master_tx_buffer_1[114][6]
.sym 85265 r_adc_master_rx_buffer_1[12]
.sym 85266 $false
.sym 85267 $false
.sym 85268 $false
.sym 85283 r_adc_master_rx_buffer_1[9]
.sym 85284 $false
.sym 85285 $false
.sym 85286 $false
.sym 85289 r_adc_master_rx_buffer_1[28]
.sym 85290 $false
.sym 85291 $false
.sym 85292 $false
.sym 85293 $abc$41427$n5570
.sym 85294 blink_simple_LED2.i_clk$2
.sym 85295 $false
.sym 85296 $abc$41427$n4341_1
.sym 85297 r_adc_master_tx_buffer_1[76][6]
.sym 85300 r_adc_master_tx_buffer_1[79][7]
.sym 85302 r_adc_master_tx_buffer_1[79][1]
.sym 85303 r_adc_master_tx_buffer_1[77][6]
.sym 85370 r_adc_master_tx_buffer_2[48][4]
.sym 85371 r_adc_master_tx_buffer_2[52][4]
.sym 85372 r_spi_master_tx_counter[2]
.sym 85373 $false
.sym 85376 r_adc_master_tx_buffer_2[50][4]
.sym 85377 r_adc_master_tx_buffer_2[54][4]
.sym 85378 r_spi_master_tx_counter[2]
.sym 85379 $false
.sym 85382 r_adc_master_rx_buffer_1[6]
.sym 85383 $false
.sym 85384 $false
.sym 85385 $false
.sym 85406 r_adc_master_rx_buffer_1[25]
.sym 85407 $false
.sym 85408 $false
.sym 85409 $false
.sym 85412 r_adc_master_rx_buffer_1[8]
.sym 85413 $false
.sym 85414 $false
.sym 85415 $false
.sym 85416 $abc$41427$n5568
.sym 85417 blink_simple_LED2.i_clk$2
.sym 85418 $false
.sym 85419 $abc$41427$n3612
.sym 85420 r_adc_master_tx_buffer_1[26][2]
.sym 85421 r_adc_master_tx_buffer_1[24][4]
.sym 85422 r_adc_master_tx_buffer_1[25][1]
.sym 85423 r_adc_master_tx_buffer_1[26][6]
.sym 85425 r_adc_master_tx_buffer_1[24][1]
.sym 85493 r_adc_master_tx_buffer_1[66][5]
.sym 85494 r_adc_master_tx_buffer_1[67][5]
.sym 85495 r_spi_master_tx_counter[0]
.sym 85496 $false
.sym 85499 r_adc_master_rx_buffer_1[26]
.sym 85500 $false
.sym 85501 $false
.sym 85502 $false
.sym 85523 r_adc_master_rx_buffer_1[13]
.sym 85524 $false
.sym 85525 $false
.sym 85526 $false
.sym 85529 r_adc_master_rx_buffer_1[5]
.sym 85530 $false
.sym 85531 $false
.sym 85532 $false
.sym 85539 $abc$41427$n5519
.sym 85540 blink_simple_LED2.i_clk$2
.sym 85541 $false
.sym 85542 $abc$41427$n5260
.sym 85544 $abc$41427$n5134_1
.sym 85545 $abc$41427$n5242_1
.sym 85546 r_adc_master_tx_buffer_2[83][7]
.sym 85548 r_adc_master_tx_buffer_2[80][2]
.sym 85549 r_adc_master_tx_buffer_2[80][3]
.sym 85616 r_adc_master_rx_buffer_1[7]
.sym 85617 $false
.sym 85618 $false
.sym 85619 $false
.sym 85634 r_adc_master_rx_buffer_1[18]
.sym 85635 $false
.sym 85636 $false
.sym 85637 $false
.sym 85652 r_adc_master_rx_buffer_1[9]
.sym 85653 $false
.sym 85654 $false
.sym 85655 $false
.sym 85662 $abc$41427$n5633$2
.sym 85663 blink_simple_LED2.i_clk$2
.sym 85664 $false
.sym 85665 $abc$41427$n5261
.sym 85666 $abc$41427$n2721
.sym 85667 $abc$41427$n5108_1
.sym 85668 $abc$41427$n5107_1
.sym 85669 r_adc_master_tx_buffer_1[52][7]
.sym 85670 r_adc_master_tx_buffer_1[52][3]
.sym 85671 r_adc_master_tx_buffer_1[52][5]
.sym 85672 r_adc_master_tx_buffer_1[54][6]
.sym 85739 $abc$41427$n3054
.sym 85740 $abc$41427$n3055
.sym 85741 r_spi_master_tx_counter[0]
.sym 85742 $false
.sym 85751 r_adc_master_tx_buffer_1[50][6]
.sym 85752 r_adc_master_tx_buffer_1[54][6]
.sym 85753 r_spi_master_tx_counter[0]
.sym 85754 r_spi_master_tx_counter[2]
.sym 85757 $abc$41427$n3045
.sym 85758 $abc$41427$n3044
.sym 85759 $abc$41427$n2717
.sym 85760 $false
.sym 85763 r_adc_master_tx_buffer_2[94][3]
.sym 85764 r_adc_master_tx_buffer_2[95][3]
.sym 85765 r_spi_master_tx_counter[0]
.sym 85766 r_spi_master_tx_counter[1]
.sym 85775 r_adc_master_tx_buffer_2[113][3]
.sym 85776 r_adc_master_tx_buffer_2[117][3]
.sym 85777 r_spi_master_tx_counter[1]
.sym 85778 r_spi_master_tx_counter[2]
.sym 85781 r_adc_master_rx_buffer_1[15]
.sym 85782 $false
.sym 85783 $false
.sym 85784 $false
.sym 85785 $abc$41427$n5507
.sym 85786 blink_simple_LED2.i_clk$2
.sym 85787 $false
.sym 85788 $abc$41427$n2796
.sym 85789 $abc$41427$n3800
.sym 85790 r_adc_master_tx_buffer_1[97][6]
.sym 85791 r_adc_master_tx_buffer_1[96][6]
.sym 85792 r_adc_master_tx_buffer_1[98][0]
.sym 85793 r_adc_master_tx_buffer_1[98][2]
.sym 85794 r_adc_master_tx_buffer_1[96][2]
.sym 85862 r_adc_master_tx_buffer_2[92][4]
.sym 85863 r_adc_master_tx_buffer_2[94][4]
.sym 85864 r_spi_master_tx_counter[0]
.sym 85865 $abc$41427$n5120_1
.sym 85868 r_adc_master_tx_buffer_2[82][2]
.sym 85869 r_adc_master_tx_buffer_2[86][2]
.sym 85870 r_spi_master_tx_counter[0]
.sym 85871 $abc$41427$n4936_1
.sym 85880 r_adc_master_rx_buffer_1[11]
.sym 85881 $false
.sym 85882 $false
.sym 85883 $false
.sym 85908 $abc$41427$n5587$2
.sym 85909 blink_simple_LED2.i_clk$2
.sym 85910 $false
.sym 85911 $abc$41427$n3665
.sym 85914 $abc$41427$n3887
.sym 85916 r_adc_master_tx_buffer_2[14][1]
.sym 85917 r_adc_master_tx_buffer_2[15][1]
.sym 85985 r_adc_master_tx_buffer_1[44][4]
.sym 85986 r_adc_master_tx_buffer_1[45][4]
.sym 85987 r_spi_master_tx_counter[1]
.sym 85988 r_spi_master_tx_counter[0]
.sym 85991 $abc$41427$n3426
.sym 85992 $abc$41427$n3425
.sym 85993 $abc$41427$n2717
.sym 85994 $false
.sym 85997 r_adc_master_tx_buffer_2[94][0]
.sym 85998 r_adc_master_tx_buffer_2[95][0]
.sym 85999 r_spi_master_tx_counter[0]
.sym 86000 r_spi_master_tx_counter[1]
.sym 86003 r_adc_master_rx_buffer_1[6]
.sym 86004 $false
.sym 86005 $false
.sym 86006 $false
.sym 86009 r_adc_master_rx_buffer_1[8]
.sym 86010 $false
.sym 86011 $false
.sym 86012 $false
.sym 86015 r_adc_master_rx_buffer_1[30]
.sym 86016 $false
.sym 86017 $false
.sym 86018 $false
.sym 86021 r_adc_master_rx_buffer_1[3]
.sym 86022 $false
.sym 86023 $false
.sym 86024 $false
.sym 86027 r_adc_master_rx_buffer_1[0]
.sym 86028 $false
.sym 86029 $false
.sym 86030 $false
.sym 86031 $abc$41427$n5581
.sym 86032 blink_simple_LED2.i_clk$2
.sym 86033 $false
.sym 86034 $abc$41427$n3799
.sym 86035 $abc$41427$n3202
.sym 86036 $abc$41427$n3801
.sym 86038 $abc$41427$n4434_1
.sym 86040 r_spi_master_adc_rx_counter[3]
.sym 86041 r_spi_master_adc_rx_counter[0]
.sym 86108 r_adc_master_tx_buffer_2[94][6]
.sym 86109 r_adc_master_tx_buffer_2[95][6]
.sym 86110 r_spi_master_tx_counter[0]
.sym 86111 r_spi_master_tx_counter[1]
.sym 86114 r_adc_master_tx_buffer_1[49][6]
.sym 86115 r_adc_master_tx_buffer_1[53][6]
.sym 86116 r_spi_master_tx_counter[2]
.sym 86117 $false
.sym 86126 r_adc_master_tx_buffer_1[48][5]
.sym 86127 r_adc_master_tx_buffer_1[52][5]
.sym 86128 r_spi_master_tx_counter[2]
.sym 86129 $false
.sym 86144 r_adc_master_rx_buffer_1[29]
.sym 86145 $false
.sym 86146 $false
.sym 86147 $false
.sym 86150 r_adc_master_rx_buffer_1[28]
.sym 86151 $false
.sym 86152 $false
.sym 86153 $false
.sym 86154 $abc$41427$n5507
.sym 86155 blink_simple_LED2.i_clk$2
.sym 86156 $false
.sym 86157 $abc$41427$n2748
.sym 86158 $abc$41427$n3279
.sym 86159 r_adc_master_tx_buffer_2[102][4]
.sym 86160 r_adc_master_tx_buffer_2[103][6]
.sym 86161 r_adc_master_tx_buffer_2[101][2]
.sym 86162 r_adc_master_tx_buffer_2[102][7]
.sym 86163 r_adc_master_tx_buffer_2[100][2]
.sym 86164 r_adc_master_tx_buffer_2[101][0]
.sym 86231 r_adc_master_tx_buffer_2[112][2]
.sym 86232 r_adc_master_tx_buffer_2[116][2]
.sym 86233 r_spi_master_tx_counter[2]
.sym 86234 $false
.sym 86237 r_adc_master_tx_buffer_1[50][5]
.sym 86238 r_adc_master_tx_buffer_1[54][5]
.sym 86239 r_spi_master_tx_counter[2]
.sym 86240 $false
.sym 86243 r_adc_master_tx_buffer_1[50][7]
.sym 86244 r_adc_master_tx_buffer_1[54][7]
.sym 86245 r_spi_master_tx_counter[2]
.sym 86246 $false
.sym 86255 r_adc_master_rx_buffer_1[1]
.sym 86256 $false
.sym 86257 $false
.sym 86258 $false
.sym 86261 r_adc_master_rx_buffer_1[29]
.sym 86262 $false
.sym 86263 $false
.sym 86264 $false
.sym 86267 r_adc_master_rx_buffer_1[26]
.sym 86268 $false
.sym 86269 $false
.sym 86270 $false
.sym 86277 $abc$41427$n5587$2
.sym 86278 blink_simple_LED2.i_clk$2
.sym 86279 $false
.sym 86280 $abc$41427$n4435_1
.sym 86282 $true$2
.sym 86283 $abc$41427$n5109_1
.sym 86284 $abc$41427$n4433_1
.sym 86285 $abc$41427$n4327_1
.sym 86286 r_adc_master_tx_buffer_1[45][0]
.sym 86287 r_adc_master_tx_buffer_1[46][1]
.sym 86354 r_adc_master_tx_buffer_1[19][4]
.sym 86355 r_adc_master_tx_buffer_1[23][4]
.sym 86356 r_spi_master_tx_counter[2]
.sym 86357 r_spi_master_tx_counter[0]
.sym 86360 $abc$41427$n3796
.sym 86361 $abc$41427$n3793
.sym 86362 $abc$41427$n3799
.sym 86363 $abc$41427$n3802
.sym 86366 $abc$41427$n3798
.sym 86367 $abc$41427$n3797
.sym 86368 r_spi_master_tx_counter[1]
.sym 86369 r_spi_master_tx_counter[3]
.sym 86372 $abc$41427$n4109_1
.sym 86373 $abc$41427$n4110_1
.sym 86374 $abc$41427$n2721
.sym 86375 $abc$41427$n4106_1
.sym 86378 $abc$41427$n3421
.sym 86379 $abc$41427$n3418
.sym 86380 $abc$41427$n3424
.sym 86381 $abc$41427$n3427
.sym 86384 r_adc_master_tx_buffer_1[90][5]
.sym 86385 r_adc_master_tx_buffer_1[91][5]
.sym 86386 r_spi_master_tx_counter[0]
.sym 86387 r_spi_master_tx_counter[1]
.sym 86390 r_adc_master_rx_buffer_1[13]
.sym 86391 $false
.sym 86392 $false
.sym 86393 $false
.sym 86396 r_adc_master_rx_buffer_1[5]
.sym 86397 $false
.sym 86398 $false
.sym 86399 $false
.sym 86400 $abc$41427$n5534
.sym 86401 blink_simple_LED2.i_clk$2
.sym 86402 $false
.sym 86403 $abc$41427$n2860
.sym 86404 $abc$41427$n5246_1
.sym 86405 $abc$41427$n5247
.sym 86406 $abc$41427$n2857
.sym 86407 $abc$41427$n2859
.sym 86409 r_adc_master_tx_buffer_2[102][5]
.sym 86410 r_adc_master_tx_buffer_2[102][0]
.sym 86483 $abc$41427$n4167_1
.sym 86484 $abc$41427$n4164_1
.sym 86485 r_spi_master_tx_counter[0]
.sym 86486 $abc$41427$n5289
.sym 86489 r_adc_master_tx_buffer_2[66][5]
.sym 86490 r_adc_master_tx_buffer_2[70][5]
.sym 86491 r_spi_master_tx_counter[2]
.sym 86492 $false
.sym 86501 $abc$41427$n4099_1
.sym 86502 $abc$41427$n4105_1
.sym 86503 $abc$41427$n3003
.sym 86504 r_spi_master_tx_counter[6]
.sym 86507 $abc$41427$n4421_1
.sym 86508 $abc$41427$n4420_1
.sym 86509 $abc$41427$n2717
.sym 86510 $false
.sym 86519 r_adc_master_rx_buffer_1[12]
.sym 86520 $false
.sym 86521 $false
.sym 86522 $false
.sym 86523 $abc$41427$n5550
.sym 86524 blink_simple_LED2.i_clk$2
.sym 86525 $false
.sym 86526 $abc$41427$n3690
.sym 86527 $abc$41427$n3392
.sym 86529 $abc$41427$n3828
.sym 86530 $abc$41427$n2838
.sym 86531 $abc$41427$n4377_1
.sym 86532 $abc$41427$n3221
.sym 86533 r_adc_master_tx_buffer_1[19][7]
.sym 86600 $abc$41427$n3523
.sym 86601 $abc$41427$n3524
.sym 86602 $abc$41427$n2721
.sym 86603 r_spi_master_tx_counter[4]
.sym 86606 $abc$41427$n3521
.sym 86607 $abc$41427$n3520
.sym 86608 $abc$41427$n2717
.sym 86609 $false
.sym 86612 $abc$41427$n3516
.sym 86613 $abc$41427$n3513
.sym 86614 $abc$41427$n3519
.sym 86615 $abc$41427$n3522
.sym 86618 r_adc_master_tx_buffer_1[10][6]
.sym 86619 r_adc_master_tx_buffer_1[11][6]
.sym 86620 r_spi_master_tx_counter[0]
.sym 86621 r_spi_master_tx_counter[1]
.sym 86624 r_adc_master_tx_buffer_1[19][7]
.sym 86625 r_adc_master_tx_buffer_1[23][7]
.sym 86626 r_spi_master_tx_counter[0]
.sym 86627 r_spi_master_tx_counter[2]
.sym 86630 r_adc_master_tx_buffer_1[8][6]
.sym 86631 r_adc_master_tx_buffer_1[9][6]
.sym 86632 r_spi_master_tx_counter[1]
.sym 86633 r_spi_master_tx_counter[0]
.sym 86636 r_adc_master_rx_buffer_1[19]
.sym 86637 $false
.sym 86638 $false
.sym 86639 $false
.sym 86646 $abc$41427$n5515
.sym 86647 blink_simple_LED2.i_clk$2
.sym 86648 $false
.sym 86649 $abc$41427$n5110_1
.sym 86650 $abc$41427$n2834
.sym 86651 $abc$41427$n3663
.sym 86652 $abc$41427$n3833
.sym 86653 $abc$41427$n3827
.sym 86654 r_adc_master_tx_buffer_2[40][0]
.sym 86655 r_adc_master_tx_buffer_2[43][0]
.sym 86723 $abc$41427$n4381_1
.sym 86724 $abc$41427$n4382_1
.sym 86725 $abc$41427$n2721
.sym 86726 $abc$41427$n3032
.sym 86735 $abc$41427$n4416_1
.sym 86736 $abc$41427$n4413_1
.sym 86737 $abc$41427$n4419_1
.sym 86738 $abc$41427$n4422_1
.sym 86741 r_adc_master_tx_buffer_2[42][0]
.sym 86742 r_adc_master_tx_buffer_2[43][0]
.sym 86743 r_spi_master_tx_counter[0]
.sym 86744 r_spi_master_tx_counter[1]
.sym 86753 $abc$41427$n4423_1
.sym 86754 $abc$41427$n4424_1
.sym 86755 $abc$41427$n2721
.sym 86756 r_spi_master_tx_counter[4]
.sym 86759 r_adc_master_tx_buffer_1[8][7]
.sym 86760 r_adc_master_tx_buffer_1[9][7]
.sym 86761 r_spi_master_tx_counter[1]
.sym 86762 r_spi_master_tx_counter[0]
.sym 86765 r_adc_master_rx_buffer_1[26]
.sym 86766 $false
.sym 86767 $false
.sym 86768 $false
.sym 86769 $abc$41427$n5503
.sym 86770 blink_simple_LED2.i_clk$2
.sym 86771 $false
.sym 86772 $abc$41427$n3685
.sym 86773 $abc$41427$n3688
.sym 86774 $abc$41427$n3957
.sym 86775 $abc$41427$n4522_1
.sym 86776 $abc$41427$n5100_1
.sym 86778 $abc$41427$n3684
.sym 86779 r_adc_master_tx_buffer_1[96][4]
.sym 86846 r_adc_master_tx_buffer_1[10][4]
.sym 86847 r_adc_master_tx_buffer_1[11][4]
.sym 86848 r_spi_master_tx_counter[0]
.sym 86849 r_spi_master_tx_counter[1]
.sym 86852 r_adc_master_tx_buffer_1[10][7]
.sym 86853 r_adc_master_tx_buffer_1[11][7]
.sym 86854 r_spi_master_tx_counter[0]
.sym 86855 r_spi_master_tx_counter[1]
.sym 86858 $abc$41427$n3420
.sym 86859 $abc$41427$n3419
.sym 86860 r_spi_master_tx_counter[1]
.sym 86861 r_spi_master_tx_counter[0]
.sym 86864 r_adc_master_rx_buffer_1[4]
.sym 86865 $false
.sym 86866 $false
.sym 86867 $false
.sym 86870 r_adc_master_rx_buffer_1[15]
.sym 86871 $false
.sym 86872 $false
.sym 86873 $false
.sym 86876 r_adc_master_rx_buffer_1[17]
.sym 86877 $false
.sym 86878 $false
.sym 86879 $false
.sym 86882 r_adc_master_rx_buffer_1[11]
.sym 86883 $false
.sym 86884 $false
.sym 86885 $false
.sym 86888 r_adc_master_rx_buffer_1[12]
.sym 86889 $false
.sym 86890 $false
.sym 86891 $false
.sym 86892 $abc$41427$n5479
.sym 86893 blink_simple_LED2.i_clk$2
.sym 86894 $false
.sym 86895 $abc$41427$n3977
.sym 86896 $abc$41427$n4971_1
.sym 86897 $abc$41427$n2822
.sym 86898 $abc$41427$n3125
.sym 86899 $abc$41427$n4370_1
.sym 86900 $abc$41427$n2820_1
.sym 86901 $abc$41427$n5631
.sym 86902 r_adc_master_tx_buffer_2[13][3]
.sym 86969 $abc$41427$n4141_1
.sym 86970 $abc$41427$n5179_1
.sym 86971 r_spi_master_tx_counter[5]
.sym 86972 $abc$41427$n4147_1
.sym 86975 $abc$41427$n4214_1
.sym 86976 $abc$41427$n4213_1
.sym 86977 r_spi_master_tx_counter[1]
.sym 86978 r_spi_master_tx_counter[2]
.sym 86981 r_spi_master_tx_counter[4]
.sym 86982 r_spi_master_tx_counter[5]
.sym 86983 $false
.sym 86984 $false
.sym 86987 $abc$41427$n3804
.sym 86988 $abc$41427$n3803
.sym 86989 $abc$41427$n2717
.sym 86990 $false
.sym 86993 r_adc_master_rx_buffer_1[26]
.sym 86994 $false
.sym 86995 $false
.sym 86996 $false
.sym 86999 r_adc_master_rx_buffer_1[23]
.sym 87000 $false
.sym 87001 $false
.sym 87002 $false
.sym 87005 r_adc_master_rx_buffer_1[1]
.sym 87006 $false
.sym 87007 $false
.sym 87008 $false
.sym 87011 r_adc_master_rx_buffer_1[5]
.sym 87012 $false
.sym 87013 $false
.sym 87014 $false
.sym 87015 $abc$41427$n5576
.sym 87016 blink_simple_LED2.i_clk$2
.sym 87017 $false
.sym 87018 $abc$41427$n3650
.sym 87019 $abc$41427$n3773
.sym 87020 r_adc_master_tx_buffer_1[44][1]
.sym 87021 r_adc_master_tx_buffer_1[46][4]
.sym 87022 r_adc_master_tx_buffer_1[47][4]
.sym 87023 r_adc_master_tx_buffer_1[47][1]
.sym 87024 r_adc_master_tx_buffer_1[47][5]
.sym 87092 r_adc_master_tx_buffer_2[73][7]
.sym 87093 r_adc_master_tx_buffer_2[75][7]
.sym 87094 r_spi_master_tx_counter[0]
.sym 87095 r_spi_master_tx_counter[1]
.sym 87098 $abc$41427$n3773
.sym 87099 $abc$41427$n3772
.sym 87100 $abc$41427$n2717
.sym 87101 $false
.sym 87110 r_adc_master_tx_buffer_2[54][5]
.sym 87111 r_adc_master_tx_buffer_2[50][5]
.sym 87112 r_spi_master_tx_counter[0]
.sym 87113 $abc$41427$n5158_1
.sym 87128 r_adc_master_tx_buffer_1[72][0]
.sym 87129 r_adc_master_tx_buffer_1[73][0]
.sym 87130 r_spi_master_tx_counter[1]
.sym 87131 r_spi_master_tx_counter[0]
.sym 87134 r_adc_master_rx_buffer_1[31]
.sym 87135 $false
.sym 87136 $false
.sym 87137 $false
.sym 87138 $abc$41427$n5515
.sym 87139 blink_simple_LED2.i_clk$2
.sym 87140 $false
.sym 87141 $abc$41427$n439
.sym 87142 $abc$41427$n3634
.sym 87143 $abc$41427$n615
.sym 87144 $abc$41427$n3991
.sym 87145 $abc$41427$n5179_1
.sym 87146 r_adc_master_tx_buffer_2[52][7]
.sym 87147 r_adc_master_tx_buffer_2[55][2]
.sym 87215 r_adc_master_tx_buffer_1[17][0]
.sym 87216 r_adc_master_tx_buffer_1[21][0]
.sym 87217 r_spi_master_tx_counter[2]
.sym 87218 r_spi_master_tx_counter[0]
.sym 87221 r_adc_master_tx_buffer_1[94][5]
.sym 87222 r_adc_master_tx_buffer_1[95][5]
.sym 87223 r_spi_master_tx_counter[0]
.sym 87224 r_spi_master_tx_counter[1]
.sym 87227 $abc$41427$n3994
.sym 87228 $abc$41427$n3993
.sym 87229 r_spi_master_tx_counter[0]
.sym 87230 r_spi_master_tx_counter[1]
.sym 87233 $abc$41427$n4108_1
.sym 87234 $abc$41427$n4107_1
.sym 87235 $abc$41427$n2717
.sym 87236 $false
.sym 87239 r_adc_master_tx_buffer_1[16][2]
.sym 87240 r_adc_master_tx_buffer_1[20][2]
.sym 87241 r_spi_master_tx_counter[0]
.sym 87242 r_spi_master_tx_counter[2]
.sym 87245 r_adc_master_rx_buffer_1[16]
.sym 87246 $false
.sym 87247 $false
.sym 87248 $false
.sym 87251 r_adc_master_rx_buffer_1[17]
.sym 87252 $false
.sym 87253 $false
.sym 87254 $false
.sym 87257 r_adc_master_rx_buffer_1[26]
.sym 87258 $false
.sym 87259 $false
.sym 87260 $false
.sym 87261 $abc$41427$n5635$2
.sym 87262 blink_simple_LED2.i_clk$2
.sym 87263 $false
.sym 87265 $abc$41427$n391
.sym 87267 $abc$41427$n4116_1
.sym 87269 $abc$41427$n4113_1
.sym 87270 $abc$41427$n4112_1
.sym 87271 r_adc_master_tx_buffer_1[2][5]
.sym 87338 r_adc_master_tx_buffer_1[92][5]
.sym 87339 r_adc_master_tx_buffer_1[93][5]
.sym 87340 r_spi_master_tx_counter[1]
.sym 87341 r_spi_master_tx_counter[0]
.sym 87344 r_adc_master_tx_buffer_1[17][3]
.sym 87345 r_adc_master_tx_buffer_1[21][3]
.sym 87346 r_spi_master_tx_counter[2]
.sym 87347 $false
.sym 87350 r_adc_master_rx_buffer_1[23]
.sym 87351 $false
.sym 87352 $false
.sym 87353 $false
.sym 87356 r_adc_master_rx_buffer_1[28]
.sym 87357 $false
.sym 87358 $false
.sym 87359 $false
.sym 87362 r_adc_master_rx_buffer_1[19]
.sym 87363 $false
.sym 87364 $false
.sym 87365 $false
.sym 87368 r_adc_master_rx_buffer_1[24]
.sym 87369 $false
.sym 87370 $false
.sym 87371 $false
.sym 87374 r_adc_master_rx_buffer_1[4]
.sym 87375 $false
.sym 87376 $false
.sym 87377 $false
.sym 87380 r_adc_master_rx_buffer_1[26]
.sym 87381 $false
.sym 87382 $false
.sym 87383 $false
.sym 87384 $abc$41427$n5633$2
.sym 87385 blink_simple_LED2.i_clk$2
.sym 87386 $false
.sym 87389 $abc$41427$n5632
.sym 87390 $abc$41427$n2900
.sym 87392 $abc$41427$n2901
.sym 87393 r_adc_master_tx_buffer_1[98][5]
.sym 87394 r_adc_master_tx_buffer_1[97][5]
.sym 87461 $abc$41427$n4415_1
.sym 87462 $abc$41427$n4414_1
.sym 87463 r_spi_master_tx_counter[0]
.sym 87464 r_spi_master_tx_counter[1]
.sym 87467 $abc$41427$n5632
.sym 87468 $abc$41427$n3205
.sym 87469 $abc$41427$n391
.sym 87470 $false
.sym 87473 r_adc_master_tx_buffer_2[83][2]
.sym 87474 r_adc_master_tx_buffer_2[87][2]
.sym 87475 r_spi_master_tx_counter[0]
.sym 87476 r_spi_master_tx_counter[2]
.sym 87479 r_adc_master_tx_buffer_1[2][7]
.sym 87480 r_adc_master_tx_buffer_1[6][7]
.sym 87481 r_spi_master_tx_counter[2]
.sym 87482 $false
.sym 87485 r_adc_master_tx_buffer_1[17][1]
.sym 87486 r_adc_master_tx_buffer_1[21][1]
.sym 87487 r_spi_master_tx_counter[0]
.sym 87488 r_spi_master_tx_counter[2]
.sym 87491 r_adc_master_tx_buffer_2[80][6]
.sym 87492 r_adc_master_tx_buffer_2[81][6]
.sym 87493 r_spi_master_tx_counter[0]
.sym 87494 $false
.sym 87497 r_adc_master_rx_buffer_1[2]
.sym 87498 $false
.sym 87499 $false
.sym 87500 $false
.sym 87503 r_adc_master_rx_buffer_1[30]
.sym 87504 $false
.sym 87505 $false
.sym 87506 $false
.sym 87507 $abc$41427$n5578
.sym 87508 blink_simple_LED2.i_clk$2
.sym 87509 $false
.sym 87510 $abc$41427$n3689
.sym 87511 $abc$41427$n5158_1
.sym 87512 r_adc_master_tx_buffer_2[55][1]
.sym 87513 r_adc_master_tx_buffer_2[55][3]
.sym 87514 r_adc_master_tx_buffer_2[55][5]
.sym 87515 r_adc_master_tx_buffer_2[54][2]
.sym 87516 r_adc_master_tx_buffer_2[53][0]
.sym 87584 r_adc_master_tx_buffer_1[60][7]
.sym 87585 r_adc_master_tx_buffer_1[61][7]
.sym 87586 r_spi_master_tx_counter[1]
.sym 87587 r_spi_master_tx_counter[0]
.sym 87590 $abc$41427$n4429_1
.sym 87591 $abc$41427$n4428_1
.sym 87592 $abc$41427$n2717
.sym 87593 $false
.sym 87596 $abc$41427$n4081
.sym 87597 $abc$41427$n4082
.sym 87598 $abc$41427$n2721
.sym 87599 $abc$41427$n4078
.sym 87608 r_adc_master_tx_buffer_1[3][7]
.sym 87609 r_adc_master_tx_buffer_1[7][7]
.sym 87610 r_spi_master_tx_counter[2]
.sym 87611 $false
.sym 87614 r_adc_master_tx_buffer_1[80][0]
.sym 87615 r_adc_master_tx_buffer_1[84][0]
.sym 87616 r_spi_master_tx_counter[2]
.sym 87617 $false
.sym 87620 r_spi_master_tx_counter[2]
.sym 87621 r_spi_master_tx_counter[3]
.sym 87622 $false
.sym 87623 $false
.sym 87626 r_adc_master_rx_buffer_1[5]
.sym 87627 $false
.sym 87628 $false
.sym 87629 $false
.sym 87630 $abc$41427$n5486
.sym 87631 blink_simple_LED2.i_clk$2
.sym 87632 $false
.sym 87633 $abc$41427$n3362
.sym 87635 $abc$41427$n3363_1
.sym 87636 $abc$41427$n3372
.sym 87637 $abc$41427$n3364
.sym 87639 spiMasterADC.SPI_Master_Inst.r_SPI_Clk_Count[1]
.sym 87707 $abc$41427$n4080
.sym 87708 $abc$41427$n4079
.sym 87709 $abc$41427$n2717
.sym 87710 $false
.sym 87713 r_adc_master_tx_buffer_1[30][2]
.sym 87714 r_adc_master_tx_buffer_1[31][2]
.sym 87715 r_spi_master_tx_counter[0]
.sym 87716 r_spi_master_tx_counter[1]
.sym 87731 r_adc_master_tx_buffer_2[56][5]
.sym 87732 r_adc_master_tx_buffer_2[57][5]
.sym 87733 r_spi_master_tx_counter[1]
.sym 87734 r_spi_master_tx_counter[0]
.sym 87743 $abc$41427$n2835
.sym 87744 $abc$41427$n2834_1
.sym 87745 $abc$41427$n2717
.sym 87746 $false
.sym 87749 r_adc_master_rx_buffer_1[29]
.sym 87750 $false
.sym 87751 $false
.sym 87752 $false
.sym 87753 $abc$41427$n5572
.sym 87754 blink_simple_LED2.i_clk$2
.sym 87755 $false
.sym 87756 $abc$41427$n3092
.sym 87757 $abc$41427$n4001
.sym 87759 $abc$41427$n3091
.sym 87761 $abc$41427$n4003
.sym 87763 r_adc_master_tx_buffer_2[78][5]
.sym 87792 $true
.sym 87829 $abc$41427$n5458$2
.sym 87830 $false
.sym 87831 $abc$41427$n5458
.sym 87832 $false
.sym 87833 $false
.sym 87835 $auto$alumacc.cc:474:replace_alu$1545.C[2]
.sym 87837 $false
.sym 87838 $abc$41427$n5358
.sym 87841 $abc$41427$n222$2
.sym 87843 $false
.sym 87844 $abc$41427$n5459
.sym 87851 $abc$41427$n222$2
.sym 87854 r_spi_master_tx_counter[1]
.sym 87855 $abc$41427$n5129_1
.sym 87856 $abc$41427$n3931
.sym 87857 $abc$41427$n3937
.sym 87860 r_adc_master_tx_buffer_1[74][1]
.sym 87861 r_adc_master_tx_buffer_1[75][1]
.sym 87862 r_spi_master_tx_counter[0]
.sym 87863 r_spi_master_tx_counter[1]
.sym 87866 r_adc_master_rx_buffer_1[1]
.sym 87867 $false
.sym 87868 $false
.sym 87869 $false
.sym 87876 $abc$41427$n5524
.sym 87877 blink_simple_LED2.i_clk$2
.sym 87878 $false
.sym 87879 $abc$41427$n3753
.sym 87880 $abc$41427$n2772
.sym 87881 $abc$41427$n2762
.sym 87882 $abc$41427$n3751
.sym 87883 r_adc_master_tx_buffer_2[6][4]
.sym 87886 r_adc_master_tx_buffer_2[7][5]
.sym 87953 r_adc_master_tx_buffer_1[80][4]
.sym 87954 r_adc_master_tx_buffer_1[84][4]
.sym 87955 r_spi_master_tx_counter[0]
.sym 87956 $abc$41427$n5128_1
.sym 87971 r_adc_master_tx_buffer_2[104][1]
.sym 87972 r_adc_master_tx_buffer_2[105][1]
.sym 87973 r_spi_master_tx_counter[1]
.sym 87974 r_spi_master_tx_counter[0]
.sym 87983 r_adc_master_rx_buffer_1[25]
.sym 87984 $false
.sym 87985 $false
.sym 87986 $false
.sym 87989 r_adc_master_rx_buffer_1[17]
.sym 87990 $false
.sym 87991 $false
.sym 87992 $false
.sym 87999 $abc$41427$n5584
.sym 88000 blink_simple_LED2.i_clk$2
.sym 88001 $false
.sym 88002 $abc$41427$n2834_1
.sym 88003 $abc$41427$n3093
.sym 88004 $abc$41427$n4120_1
.sym 88005 $abc$41427$n4121_1
.sym 88006 $abc$41427$n4119_1
.sym 88008 r_adc_master_tx_buffer_2[42][5]
.sym 88076 r_adc_master_tx_buffer_1[33][4]
.sym 88077 r_adc_master_tx_buffer_1[37][4]
.sym 88078 r_spi_master_tx_counter[2]
.sym 88079 $false
.sym 88082 r_adc_master_tx_buffer_1[35][4]
.sym 88083 r_adc_master_tx_buffer_1[39][4]
.sym 88084 r_spi_master_tx_counter[2]
.sym 88085 $false
.sym 88088 $abc$41427$n3499
.sym 88089 $abc$41427$n3498
.sym 88090 r_spi_master_tx_counter[1]
.sym 88091 r_spi_master_tx_counter[0]
.sym 88094 r_adc_master_tx_buffer_1[32][1]
.sym 88095 r_adc_master_tx_buffer_1[36][1]
.sym 88096 r_spi_master_tx_counter[2]
.sym 88097 $false
.sym 88100 r_adc_master_rx_buffer_1[25]
.sym 88101 $false
.sym 88102 $false
.sym 88103 $false
.sym 88106 r_adc_master_rx_buffer_1[4]
.sym 88107 $false
.sym 88108 $false
.sym 88109 $false
.sym 88112 r_adc_master_rx_buffer_1[15]
.sym 88113 $false
.sym 88114 $false
.sym 88115 $false
.sym 88118 r_adc_master_rx_buffer_1[20]
.sym 88119 $false
.sym 88120 $false
.sym 88121 $false
.sym 88122 $abc$41427$n5498
.sym 88123 blink_simple_LED2.i_clk$2
.sym 88124 $false
.sym 88125 $abc$41427$n4408_1
.sym 88126 r_adc_master_tx_buffer_1[30][7]
.sym 88127 r_adc_master_tx_buffer_1[29][6]
.sym 88128 r_adc_master_tx_buffer_1[28][2]
.sym 88129 r_adc_master_tx_buffer_1[31][3]
.sym 88130 r_adc_master_tx_buffer_1[31][2]
.sym 88131 r_adc_master_tx_buffer_1[30][5]
.sym 88132 r_adc_master_tx_buffer_1[29][2]
.sym 88199 r_adc_master_tx_buffer_2[8][6]
.sym 88200 r_adc_master_tx_buffer_2[9][6]
.sym 88201 r_spi_master_tx_counter[1]
.sym 88202 r_spi_master_tx_counter[0]
.sym 88205 r_adc_master_rx_buffer_1[30]
.sym 88206 $false
.sym 88207 $false
.sym 88208 $false
.sym 88211 r_adc_master_rx_buffer_1[22]
.sym 88212 $false
.sym 88213 $false
.sym 88214 $false
.sym 88235 r_adc_master_rx_buffer_1[13]
.sym 88236 $false
.sym 88237 $false
.sym 88238 $false
.sym 88241 r_adc_master_rx_buffer_1[14]
.sym 88242 $false
.sym 88243 $false
.sym 88244 $false
.sym 88245 $abc$41427$n5558
.sym 88246 blink_simple_LED2.i_clk$2
.sym 88247 $false
.sym 88248 $abc$41427$n4459_1
.sym 88249 $abc$41427$n4955_1
.sym 88250 $abc$41427$n4455_1
.sym 88251 r_adc_master_tx_buffer_1[86][1]
.sym 88252 r_adc_master_tx_buffer_1[87][4]
.sym 88253 r_adc_master_tx_buffer_1[87][7]
.sym 88254 r_adc_master_tx_buffer_1[85][2]
.sym 88255 r_adc_master_tx_buffer_1[86][7]
.sym 88322 r_adc_master_tx_buffer_1[81][4]
.sym 88323 r_adc_master_tx_buffer_1[85][4]
.sym 88324 r_spi_master_tx_counter[0]
.sym 88325 r_spi_master_tx_counter[2]
.sym 88328 r_adc_master_tx_buffer_1[83][0]
.sym 88329 r_adc_master_tx_buffer_1[87][0]
.sym 88330 r_spi_master_tx_counter[2]
.sym 88331 $abc$41427$n3503
.sym 88334 r_adc_master_rx_buffer_1[14]
.sym 88335 $false
.sym 88336 $false
.sym 88337 $false
.sym 88340 r_adc_master_rx_buffer_1[0]
.sym 88341 $false
.sym 88342 $false
.sym 88343 $false
.sym 88358 r_adc_master_rx_buffer_1[28]
.sym 88359 $false
.sym 88360 $false
.sym 88361 $false
.sym 88364 r_adc_master_rx_buffer_1[23]
.sym 88365 $false
.sym 88366 $false
.sym 88367 $false
.sym 88368 $abc$41427$n5531
.sym 88369 blink_simple_LED2.i_clk$2
.sym 88370 $false
.sym 88371 $abc$41427$n3360
.sym 88372 $abc$41427$n3498
.sym 88373 r_adc_master_tx_buffer_1[81][2]
.sym 88374 r_adc_master_tx_buffer_1[82][2]
.sym 88375 r_adc_master_tx_buffer_1[81][7]
.sym 88377 r_adc_master_tx_buffer_1[83][0]
.sym 88378 r_adc_master_tx_buffer_1[81][0]
.sym 88445 r_adc_master_rx_buffer_1[9]
.sym 88446 $false
.sym 88447 $false
.sym 88448 $false
.sym 88463 r_adc_master_rx_buffer_1[4]
.sym 88464 $false
.sym 88465 $false
.sym 88466 $false
.sym 88475 r_adc_master_rx_buffer_1[8]
.sym 88476 $false
.sym 88477 $false
.sym 88478 $false
.sym 88487 r_adc_master_rx_buffer_1[24]
.sym 88488 $false
.sym 88489 $false
.sym 88490 $false
.sym 88491 $abc$41427$n5496
.sym 88492 blink_simple_LED2.i_clk$2
.sym 88493 $false
.sym 88494 r_adc_master_tx_buffer_2[75][6]
.sym 88497 r_adc_master_tx_buffer_2[74][1]
.sym 88498 r_adc_master_tx_buffer_2[72][4]
.sym 88586 r_adc_master_tx_buffer_1[80][6]
.sym 88587 r_adc_master_tx_buffer_1[81][6]
.sym 88588 r_spi_master_tx_counter[0]
.sym 88589 $false
.sym 88592 r_adc_master_rx_buffer_1[20]
.sym 88593 $false
.sym 88594 $false
.sym 88595 $false
.sym 88598 r_adc_master_rx_buffer_1[30]
.sym 88599 $false
.sym 88600 $false
.sym 88601 $false
.sym 88610 r_adc_master_rx_buffer_1[22]
.sym 88611 $false
.sym 88612 $false
.sym 88613 $false
.sym 88614 $abc$41427$n5529
.sym 88615 blink_simple_LED2.i_clk$2
.sym 88616 $false
.sym 88618 $abc$41427$n3664
.sym 88619 r_adc_master_tx_buffer_2[12][1]
.sym 88620 r_adc_master_tx_buffer_2[14][0]
.sym 88621 r_adc_master_tx_buffer_2[13][1]
.sym 88622 r_adc_master_tx_buffer_2[12][4]
.sym 88623 r_adc_master_tx_buffer_2[12][3]
.sym 88624 r_adc_master_tx_buffer_2[13][0]
.sym 88697 r_adc_master_rx_buffer_1[24]
.sym 88698 $false
.sym 88699 $false
.sym 88700 $false
.sym 88703 r_adc_master_rx_buffer_1[6]
.sym 88704 $false
.sym 88705 $false
.sym 88706 $false
.sym 88721 r_adc_master_rx_buffer_1[18]
.sym 88722 $false
.sym 88723 $false
.sym 88724 $false
.sym 88727 r_adc_master_rx_buffer_1[26]
.sym 88728 $false
.sym 88729 $false
.sym 88730 $false
.sym 88737 $abc$41427$n5556
.sym 88738 blink_simple_LED2.i_clk$2
.sym 88739 $false
.sym 88744 r_adc_master_tx_buffer_2[32][4]
.sym 88832 r_adc_master_rx_buffer_1[0]
.sym 88833 $false
.sym 88834 $false
.sym 88835 $false
.sym 88850 r_adc_master_rx_buffer_1[20]
.sym 88851 $false
.sym 88852 $false
.sym 88853 $false
.sym 88860 $abc$41427$n5496
.sym 88861 blink_simple_LED2.i_clk$2
.sym 88862 $false
.sym 88865 r_adc_master_tx_buffer_2[94][7]
.sym 88937 r_adc_master_tx_buffer_2[110][3]
.sym 88938 r_adc_master_tx_buffer_2[111][3]
.sym 88939 r_spi_master_tx_counter[0]
.sym 88940 r_spi_master_tx_counter[1]
.sym 88943 r_adc_master_rx_buffer_1[8]
.sym 88944 $false
.sym 88945 $false
.sym 88946 $false
.sym 88949 r_adc_master_rx_buffer_1[1]
.sym 88950 $false
.sym 88951 $false
.sym 88952 $false
.sym 88955 r_adc_master_rx_buffer_1[30]
.sym 88956 $false
.sym 88957 $false
.sym 88958 $false
.sym 88967 r_adc_master_rx_buffer_1[11]
.sym 88968 $false
.sym 88969 $false
.sym 88970 $false
.sym 88973 r_adc_master_rx_buffer_1[3]
.sym 88974 $false
.sym 88975 $false
.sym 88976 $false
.sym 88979 r_adc_master_rx_buffer_1[23]
.sym 88980 $false
.sym 88981 $false
.sym 88982 $false
.sym 88983 $abc$41427$n5585
.sym 88984 blink_simple_LED2.i_clk$2
.sym 88985 $false
.sym 89173 r_adc_master_rx_buffer_1[2]
.sym 89174 $false
.sym 89175 $false
.sym 89176 $false
.sym 89191 r_adc_master_rx_buffer_1[15]
.sym 89192 $false
.sym 89193 $false
.sym 89194 $false
.sym 89197 r_adc_master_rx_buffer_1[20]
.sym 89198 $false
.sym 89199 $false
.sym 89200 $false
.sym 89207 $abc$41427$n5561
.sym 89208 blink_simple_LED2.i_clk$2
.sym 89209 $false
.sym 89214 r_spi_master_tx_counter[2]
.sym 89217 r_spi_master_tx_counter[6]
.sym 89218 r_spi_master_tx_counter[3]
.sym 89286 $true
.sym 89323 r_spi_master_tx_counter[0]$2
.sym 89324 $false
.sym 89325 r_spi_master_tx_counter[0]
.sym 89326 $false
.sym 89327 $false
.sym 89329 $auto$alumacc.cc:474:replace_alu$1624.C[2]
.sym 89331 $false
.sym 89332 r_spi_master_tx_counter[1]
.sym 89335 $auto$alumacc.cc:474:replace_alu$1624.C[3]
.sym 89336 $false
.sym 89337 $false
.sym 89338 r_spi_master_tx_counter[2]
.sym 89339 $auto$alumacc.cc:474:replace_alu$1624.C[2]
.sym 89341 $auto$alumacc.cc:474:replace_alu$1624.C[4]
.sym 89342 $false
.sym 89343 $false
.sym 89344 r_spi_master_tx_counter[3]
.sym 89345 $auto$alumacc.cc:474:replace_alu$1624.C[3]
.sym 89347 $auto$alumacc.cc:474:replace_alu$1624.C[5]
.sym 89348 $false
.sym 89349 $false
.sym 89350 r_spi_master_tx_counter[4]
.sym 89351 $auto$alumacc.cc:474:replace_alu$1624.C[4]
.sym 89353 $auto$alumacc.cc:474:replace_alu$1624.C[6]
.sym 89354 $false
.sym 89355 $false
.sym 89356 r_spi_master_tx_counter[5]
.sym 89357 $auto$alumacc.cc:474:replace_alu$1624.C[5]
.sym 89360 $false
.sym 89361 $false
.sym 89362 r_spi_master_tx_counter[6]
.sym 89363 $auto$alumacc.cc:474:replace_alu$1624.C[6]
.sym 89366 r_adc_master_rx_buffer_1[14]
.sym 89367 $false
.sym 89368 $false
.sym 89369 $false
.sym 89370 $abc$41427$n5550
.sym 89371 blink_simple_LED2.i_clk$2
.sym 89372 $false
.sym 89375 $abc$41427$n3838
.sym 89376 $abc$41427$n3839
.sym 89378 $abc$41427$n3837
.sym 89379 r_adc_master_tx_buffer_2[1][4]
.sym 89447 r_adc_master_tx_buffer_1[76][6]
.sym 89448 r_adc_master_tx_buffer_1[77][6]
.sym 89449 r_spi_master_tx_counter[1]
.sym 89450 r_spi_master_tx_counter[0]
.sym 89453 r_adc_master_rx_buffer_1[30]
.sym 89454 $false
.sym 89455 $false
.sym 89456 $false
.sym 89471 r_adc_master_rx_buffer_1[7]
.sym 89472 $false
.sym 89473 $false
.sym 89474 $false
.sym 89483 r_adc_master_rx_buffer_1[1]
.sym 89484 $false
.sym 89485 $false
.sym 89486 $false
.sym 89489 r_adc_master_rx_buffer_1[22]
.sym 89490 $false
.sym 89491 $false
.sym 89492 $false
.sym 89493 $abc$41427$n5526
.sym 89494 blink_simple_LED2.i_clk$2
.sym 89495 $false
.sym 89496 $abc$41427$n3520
.sym 89498 r_adc_master_tx_buffer_1[76][0]
.sym 89499 r_adc_master_tx_buffer_1[77][0]
.sym 89502 r_adc_master_tx_buffer_1[79][2]
.sym 89570 r_adc_master_tx_buffer_1[24][1]
.sym 89571 r_adc_master_tx_buffer_1[25][1]
.sym 89572 r_spi_master_tx_counter[1]
.sym 89573 r_spi_master_tx_counter[0]
.sym 89576 r_adc_master_rx_buffer_1[10]
.sym 89577 $false
.sym 89578 $false
.sym 89579 $false
.sym 89582 r_adc_master_rx_buffer_1[28]
.sym 89583 $false
.sym 89584 $false
.sym 89585 $false
.sym 89588 r_adc_master_rx_buffer_1[17]
.sym 89589 $false
.sym 89590 $false
.sym 89591 $false
.sym 89594 r_adc_master_rx_buffer_1[14]
.sym 89595 $false
.sym 89596 $false
.sym 89597 $false
.sym 89606 r_adc_master_rx_buffer_1[25]
.sym 89607 $false
.sym 89608 $false
.sym 89609 $false
.sym 89616 $abc$41427$n5489
.sym 89617 blink_simple_LED2.i_clk$2
.sym 89618 $false
.sym 89624 r_adc_master_tx_buffer_2[83][6]
.sym 89626 r_adc_master_tx_buffer_2[81][7]
.sym 89693 $abc$41427$n3534
.sym 89694 $abc$41427$n3535
.sym 89695 $abc$41427$n5052_1
.sym 89696 r_spi_master_tx_counter[2]
.sym 89705 $abc$41427$n4016
.sym 89706 $abc$41427$n4017
.sym 89707 $abc$41427$n4014
.sym 89708 r_spi_master_tx_counter[2]
.sym 89711 r_adc_master_tx_buffer_2[83][7]
.sym 89712 r_adc_master_tx_buffer_2[87][7]
.sym 89713 r_spi_master_tx_counter[0]
.sym 89714 r_spi_master_tx_counter[2]
.sym 89717 r_adc_master_rx_buffer_1[7]
.sym 89718 $false
.sym 89719 $false
.sym 89720 $false
.sym 89729 r_adc_master_rx_buffer_1[26]
.sym 89730 $false
.sym 89731 $false
.sym 89732 $false
.sym 89735 r_adc_master_rx_buffer_1[27]
.sym 89736 $false
.sym 89737 $false
.sym 89738 $false
.sym 89739 $abc$41427$n5578
.sym 89740 blink_simple_LED2.i_clk$2
.sym 89741 $false
.sym 89742 r_adc_master_tx_buffer_2[17][0]
.sym 89745 r_adc_master_tx_buffer_2[17][1]
.sym 89746 r_adc_master_tx_buffer_2[18][5]
.sym 89748 r_adc_master_tx_buffer_2[16][7]
.sym 89749 r_adc_master_tx_buffer_2[16][4]
.sym 89816 $abc$41427$n5260
.sym 89817 $abc$41427$n5259
.sym 89818 r_spi_master_tx_counter[3]
.sym 89819 $abc$41427$n2759
.sym 89822 r_spi_master_tx_counter[2]
.sym 89823 r_spi_master_tx_counter[3]
.sym 89824 $false
.sym 89825 $false
.sym 89828 r_adc_master_tx_buffer_2[16][4]
.sym 89829 r_adc_master_tx_buffer_2[20][4]
.sym 89830 r_spi_master_tx_counter[0]
.sym 89831 $abc$41427$n5107_1
.sym 89834 r_adc_master_tx_buffer_2[17][4]
.sym 89835 r_adc_master_tx_buffer_2[21][4]
.sym 89836 r_spi_master_tx_counter[0]
.sym 89837 r_spi_master_tx_counter[2]
.sym 89840 r_adc_master_rx_buffer_1[31]
.sym 89841 $false
.sym 89842 $false
.sym 89843 $false
.sym 89846 r_adc_master_rx_buffer_1[27]
.sym 89847 $false
.sym 89848 $false
.sym 89849 $false
.sym 89852 r_adc_master_rx_buffer_1[29]
.sym 89853 $false
.sym 89854 $false
.sym 89855 $false
.sym 89858 r_adc_master_rx_buffer_1[14]
.sym 89859 $false
.sym 89860 $false
.sym 89861 $false
.sym 89862 $abc$41427$n5509
.sym 89863 blink_simple_LED2.i_clk$2
.sym 89864 $false
.sym 89865 $abc$41427$n4217_1
.sym 89868 $abc$41427$n5303
.sym 89869 r_adc_master_tx_buffer_2[86][2]
.sym 89870 r_adc_master_tx_buffer_2[87][6]
.sym 89872 r_adc_master_tx_buffer_2[85][7]
.sym 89939 r_adc_master_tx_buffer_1[98][2]
.sym 89940 r_adc_master_tx_buffer_1[99][2]
.sym 89941 r_spi_master_tx_counter[0]
.sym 89942 $false
.sym 89945 r_adc_master_tx_buffer_1[24][4]
.sym 89946 r_adc_master_tx_buffer_1[25][4]
.sym 89947 r_spi_master_tx_counter[1]
.sym 89948 r_spi_master_tx_counter[0]
.sym 89951 r_adc_master_rx_buffer_1[22]
.sym 89952 $false
.sym 89953 $false
.sym 89954 $false
.sym 89957 r_adc_master_rx_buffer_1[30]
.sym 89958 $false
.sym 89959 $false
.sym 89960 $false
.sym 89963 r_adc_master_rx_buffer_1[8]
.sym 89964 $false
.sym 89965 $false
.sym 89966 $false
.sym 89969 r_adc_master_rx_buffer_1[10]
.sym 89970 $false
.sym 89971 $false
.sym 89972 $false
.sym 89975 r_adc_master_rx_buffer_1[26]
.sym 89976 $false
.sym 89977 $false
.sym 89978 $false
.sym 89985 $abc$41427$n5540
.sym 89986 blink_simple_LED2.i_clk$2
.sym 89987 $false
.sym 89991 r_adc_master_tx_buffer_2[49][1]
.sym 89994 r_adc_master_tx_buffer_2[50][5]
.sym 90062 r_adc_master_tx_buffer_2[14][1]
.sym 90063 r_adc_master_tx_buffer_2[15][1]
.sym 90064 r_spi_master_tx_counter[0]
.sym 90065 r_spi_master_tx_counter[1]
.sym 90080 r_adc_master_tx_buffer_2[98][4]
.sym 90081 r_adc_master_tx_buffer_2[102][4]
.sym 90082 r_spi_master_tx_counter[2]
.sym 90083 $false
.sym 90092 r_adc_master_rx_buffer_1[9]
.sym 90093 $false
.sym 90094 $false
.sym 90095 $false
.sym 90098 r_adc_master_rx_buffer_1[1]
.sym 90099 $false
.sym 90100 $false
.sym 90101 $false
.sym 90108 $abc$41427$n5559
.sym 90109 blink_simple_LED2.i_clk$2
.sym 90110 $false
.sym 90111 $abc$41427$n4104_1
.sym 90112 r_adc_master_tx_buffer_1[53][7]
.sym 90113 r_adc_master_tx_buffer_1[53][6]
.sym 90114 r_adc_master_tx_buffer_1[55][4]
.sym 90115 r_adc_master_tx_buffer_1[53][2]
.sym 90117 r_adc_master_tx_buffer_1[53][4]
.sym 90118 r_adc_master_tx_buffer_1[54][2]
.sym 90185 $abc$41427$n3801
.sym 90186 $abc$41427$n3800
.sym 90187 $abc$41427$n2721
.sym 90188 $false
.sym 90191 r_spi_master_adc_rx_counter[0]
.sym 90192 r_spi_master_adc_rx_counter[1]
.sym 90193 r_spi_master_adc_rx_counter[3]
.sym 90194 r_spi_master_adc_rx_counter[2]
.sym 90197 r_adc_master_tx_buffer_1[26][4]
.sym 90198 r_adc_master_tx_buffer_1[27][4]
.sym 90199 r_spi_master_tx_counter[0]
.sym 90200 r_spi_master_tx_counter[1]
.sym 90209 r_adc_master_tx_buffer_1[49][7]
.sym 90210 r_adc_master_tx_buffer_1[53][7]
.sym 90211 r_spi_master_tx_counter[2]
.sym 90212 r_spi_master_tx_counter[0]
.sym 90221 $abc$41427$n3286
.sym 90222 $abc$41427$n3221
.sym 90223 r_spi_master_adc_rx_counter[3]
.sym 90224 $false
.sym 90227 r_spi_master_adc_rx_counter[0]
.sym 90228 spiMasterADC.o_RX_Count[0]
.sym 90229 $abc$41427$n3286
.sym 90230 $abc$41427$n3221
.sym 90231 $abc$41427$n391
.sym 90232 blink_simple_LED2.i_clk$2
.sym 90233 $false
.sym 90235 $abc$41427$n604
.sym 90238 r_spi_master_adc_tx_data[17]
.sym 90308 r_adc_master_tx_buffer_2[100][2]
.sym 90309 r_adc_master_tx_buffer_2[101][2]
.sym 90310 r_spi_master_tx_counter[0]
.sym 90311 $false
.sym 90314 $abc$41427$n3221
.sym 90315 $abc$41427$n3202
.sym 90316 $false
.sym 90317 $false
.sym 90320 r_adc_master_rx_buffer_1[12]
.sym 90321 $false
.sym 90322 $false
.sym 90323 $false
.sym 90326 r_adc_master_rx_buffer_1[6]
.sym 90327 $false
.sym 90328 $false
.sym 90329 $false
.sym 90332 r_adc_master_rx_buffer_1[18]
.sym 90333 $false
.sym 90334 $false
.sym 90335 $false
.sym 90338 r_adc_master_rx_buffer_1[15]
.sym 90339 $false
.sym 90340 $false
.sym 90341 $false
.sym 90344 r_adc_master_rx_buffer_1[26]
.sym 90345 $false
.sym 90346 $false
.sym 90347 $false
.sym 90350 r_adc_master_rx_buffer_1[16]
.sym 90351 $false
.sym 90352 $false
.sym 90353 $false
.sym 90354 $abc$41427$n5583
.sym 90355 blink_simple_LED2.i_clk$2
.sym 90356 $false
.sym 90362 r_adc_master_tx_buffer_1[100][6]
.sym 90431 r_adc_master_tx_buffer_1[48][7]
.sym 90432 r_adc_master_tx_buffer_1[52][7]
.sym 90433 r_spi_master_tx_counter[0]
.sym 90434 r_spi_master_tx_counter[2]
.sym 90443 $false
.sym 90444 $false
.sym 90445 $false
.sym 90446 $false
.sym 90449 r_spi_master_tx_counter[1]
.sym 90450 $abc$41427$n5108_1
.sym 90451 $abc$41427$n3824
.sym 90452 $abc$41427$n3830
.sym 90455 $abc$41427$n4434_1
.sym 90456 $abc$41427$n4435_1
.sym 90457 r_spi_master_tx_counter[1]
.sym 90458 r_spi_master_tx_counter[3]
.sym 90461 r_adc_master_tx_buffer_1[96][6]
.sym 90462 r_adc_master_tx_buffer_1[100][6]
.sym 90463 r_spi_master_tx_counter[2]
.sym 90464 $false
.sym 90467 r_adc_master_rx_buffer_1[16]
.sym 90468 $false
.sym 90469 $false
.sym 90470 $false
.sym 90473 r_adc_master_rx_buffer_1[9]
.sym 90474 $false
.sym 90475 $false
.sym 90476 $false
.sym 90477 $abc$41427$n5503
.sym 90478 blink_simple_LED2.i_clk$2
.sym 90479 $false
.sym 90481 $abc$41427$n3452
.sym 90482 $abc$41427$n4099_1
.sym 90483 $abc$41427$n3692
.sym 90485 $abc$41427$n2856
.sym 90487 r_adc_master_tx_buffer_1[24][0]
.sym 90554 r_adc_master_tx_buffer_1[50][2]
.sym 90555 r_adc_master_tx_buffer_1[54][2]
.sym 90556 r_spi_master_tx_counter[2]
.sym 90557 $false
.sym 90560 $abc$41427$n2856
.sym 90561 $abc$41427$n2859
.sym 90562 r_spi_master_tx_counter[0]
.sym 90563 r_spi_master_tx_counter[1]
.sym 90566 $abc$41427$n2857
.sym 90567 $abc$41427$n2860
.sym 90568 r_spi_master_tx_counter[0]
.sym 90569 $abc$41427$n5246_1
.sym 90572 r_adc_master_tx_buffer_1[48][2]
.sym 90573 r_adc_master_tx_buffer_1[52][2]
.sym 90574 r_spi_master_tx_counter[2]
.sym 90575 $false
.sym 90578 r_adc_master_tx_buffer_1[51][2]
.sym 90579 r_adc_master_tx_buffer_1[55][2]
.sym 90580 r_spi_master_tx_counter[2]
.sym 90581 $false
.sym 90590 r_adc_master_rx_buffer_1[13]
.sym 90591 $false
.sym 90592 $false
.sym 90593 $false
.sym 90596 r_adc_master_rx_buffer_1[8]
.sym 90597 $false
.sym 90598 $false
.sym 90599 $false
.sym 90600 $abc$41427$n5583
.sym 90601 blink_simple_LED2.i_clk$2
.sym 90602 $false
.sym 90604 $abc$41427$n3089
.sym 90605 $abc$41427$n3465
.sym 90606 $abc$41427$n2898
.sym 90607 r_adc_master_tx_buffer_2[54][1]
.sym 90608 r_adc_master_tx_buffer_2[53][1]
.sym 90609 r_adc_master_tx_buffer_2[53][2]
.sym 90610 r_adc_master_tx_buffer_2[53][3]
.sym 90677 r_adc_master_tx_buffer_2[50][1]
.sym 90678 r_adc_master_tx_buffer_2[54][1]
.sym 90679 r_spi_master_tx_counter[2]
.sym 90680 $false
.sym 90683 r_adc_master_tx_buffer_2[100][0]
.sym 90684 r_adc_master_tx_buffer_2[101][0]
.sym 90685 r_spi_master_tx_counter[0]
.sym 90686 $false
.sym 90695 r_adc_master_tx_buffer_2[28][4]
.sym 90696 r_adc_master_tx_buffer_2[29][4]
.sym 90697 r_spi_master_tx_counter[1]
.sym 90698 r_spi_master_tx_counter[0]
.sym 90701 r_adc_master_tx_buffer_1[26][2]
.sym 90702 r_adc_master_tx_buffer_1[27][2]
.sym 90703 r_spi_master_tx_counter[0]
.sym 90704 r_spi_master_tx_counter[1]
.sym 90707 $abc$41427$n4379_1
.sym 90708 $abc$41427$n4378_1
.sym 90709 $abc$41427$n2717
.sym 90710 $false
.sym 90713 $abc$41427$n391
.sym 90714 r_adc_master_state[1]
.sym 90715 $false
.sym 90716 $false
.sym 90719 r_adc_master_rx_buffer_1[7]
.sym 90720 $false
.sym 90721 $false
.sym 90722 $false
.sym 90723 $abc$41427$n5635$2
.sym 90724 blink_simple_LED2.i_clk$2
.sym 90725 $false
.sym 90726 $abc$41427$n3834
.sym 90727 $abc$41427$n3464
.sym 90729 $abc$41427$n5061_1
.sym 90730 $abc$41427$n4103_1
.sym 90731 $abc$41427$n5071_1
.sym 90732 r_adc_master_tx_buffer_1[52][2]
.sym 90733 r_adc_master_tx_buffer_1[55][2]
.sym 90800 $abc$41427$n3827
.sym 90801 $abc$41427$n5109_1
.sym 90802 r_spi_master_tx_counter[5]
.sym 90803 $abc$41427$n3833
.sym 90806 $abc$41427$n3295
.sym 90807 $abc$41427$n615
.sym 90808 $false
.sym 90809 $false
.sym 90812 $abc$41427$n3665
.sym 90813 $abc$41427$n3664
.sym 90814 $abc$41427$n2717
.sym 90815 $false
.sym 90818 $abc$41427$n3837
.sym 90819 $abc$41427$n3834
.sym 90820 $abc$41427$n3840
.sym 90821 $abc$41427$n3843
.sym 90824 $abc$41427$n3829
.sym 90825 $abc$41427$n3828
.sym 90826 $abc$41427$n2717
.sym 90827 $false
.sym 90830 r_adc_master_rx_buffer_1[24]
.sym 90831 $false
.sym 90832 $false
.sym 90833 $false
.sym 90836 r_adc_master_rx_buffer_1[0]
.sym 90837 $false
.sym 90838 $false
.sym 90839 $false
.sym 90846 $abc$41427$n5568
.sym 90847 blink_simple_LED2.i_clk$2
.sym 90848 $false
.sym 90849 $abc$41427$n4228_1
.sym 90850 $abc$41427$n3454
.sym 90851 $abc$41427$n5062
.sym 90853 $abc$41427$n4230_1
.sym 90854 $abc$41427$n3836
.sym 90856 r_adc_master_tx_buffer_1[15][5]
.sym 90923 $abc$41427$n3687
.sym 90924 $abc$41427$n3686
.sym 90925 $abc$41427$n2717
.sym 90926 $false
.sym 90929 $abc$41427$n3690
.sym 90930 $abc$41427$n3689
.sym 90931 r_spi_master_tx_counter[0]
.sym 90932 r_spi_master_tx_counter[1]
.sym 90935 r_adc_master_tx_buffer_1[96][4]
.sym 90936 r_adc_master_tx_buffer_1[97][4]
.sym 90937 r_spi_master_tx_counter[0]
.sym 90938 $false
.sym 90941 r_adc_master_tx_buffer_2[48][7]
.sym 90942 r_adc_master_tx_buffer_2[52][7]
.sym 90943 r_spi_master_tx_counter[0]
.sym 90944 r_spi_master_tx_counter[2]
.sym 90947 $abc$41427$n5099_1
.sym 90948 $abc$41427$n3812
.sym 90949 $abc$41427$n3792
.sym 90950 r_spi_master_tx_counter[4]
.sym 90959 r_spi_master_tx_counter[3]
.sym 90960 $abc$41427$n3688
.sym 90961 $abc$41427$n3691
.sym 90962 $abc$41427$n3685
.sym 90965 r_adc_master_rx_buffer_1[28]
.sym 90966 $false
.sym 90967 $false
.sym 90968 $false
.sym 90969 $abc$41427$n5540
.sym 90970 blink_simple_LED2.i_clk$2
.sym 90971 $false
.sym 90972 $abc$41427$n4141_1
.sym 90974 $abc$41427$n5031_1
.sym 90975 $abc$41427$n5289
.sym 90976 $abc$41427$n4143_1
.sym 90977 $abc$41427$n3978
.sym 90978 $abc$41427$n4166_1
.sym 90979 r_adc_master_tx_buffer_1[55][5]
.sym 91046 $abc$41427$n3991
.sym 91047 $abc$41427$n3978
.sym 91048 r_spi_master_tx_counter[4]
.sym 91049 r_spi_master_tx_counter[5]
.sym 91052 $abc$41427$n2820_1
.sym 91053 $abc$41427$n4970_1
.sym 91054 r_spi_master_tx_counter[5]
.sym 91055 $abc$41427$n2826_1
.sym 91058 r_adc_master_tx_buffer_1[14][2]
.sym 91059 r_adc_master_tx_buffer_1[15][2]
.sym 91060 r_spi_master_tx_counter[0]
.sym 91061 r_spi_master_tx_counter[1]
.sym 91064 r_adc_master_tx_buffer_2[12][3]
.sym 91065 r_adc_master_tx_buffer_2[13][3]
.sym 91066 r_spi_master_tx_counter[1]
.sym 91067 r_spi_master_tx_counter[0]
.sym 91070 $abc$41427$n4374_1
.sym 91071 $abc$41427$n4371_1
.sym 91072 $abc$41427$n4377_1
.sym 91073 $abc$41427$n4380_1
.sym 91076 $abc$41427$n2822
.sym 91077 $abc$41427$n2821_1
.sym 91078 $abc$41427$n2717
.sym 91079 $false
.sym 91082 r_adc_master_state[1]
.sym 91083 $abc$41427$n391
.sym 91084 $false
.sym 91085 $false
.sym 91088 r_adc_master_rx_buffer_1[19]
.sym 91089 $false
.sym 91090 $false
.sym 91091 $false
.sym 91092 $abc$41427$n5559
.sym 91093 blink_simple_LED2.i_clk$2
.sym 91094 $false
.sym 91095 $abc$41427$n5213
.sym 91096 $abc$41427$n4163_1
.sym 91097 $abc$41427$n3631
.sym 91098 r_adc_master_tx_buffer_1[48][7]
.sym 91099 r_adc_master_tx_buffer_1[49][2]
.sym 91100 r_adc_master_tx_buffer_1[51][5]
.sym 91101 r_adc_master_tx_buffer_1[49][5]
.sym 91102 r_adc_master_tx_buffer_1[50][1]
.sym 91169 r_adc_master_tx_buffer_1[46][1]
.sym 91170 r_adc_master_tx_buffer_1[47][1]
.sym 91171 r_spi_master_tx_counter[0]
.sym 91172 r_spi_master_tx_counter[1]
.sym 91175 r_adc_master_tx_buffer_1[46][4]
.sym 91176 r_adc_master_tx_buffer_1[47][4]
.sym 91177 r_spi_master_tx_counter[0]
.sym 91178 r_spi_master_tx_counter[1]
.sym 91181 r_adc_master_rx_buffer_1[25]
.sym 91182 $false
.sym 91183 $false
.sym 91184 $false
.sym 91187 r_adc_master_rx_buffer_1[12]
.sym 91188 $false
.sym 91189 $false
.sym 91190 $false
.sym 91193 r_adc_master_rx_buffer_1[4]
.sym 91194 $false
.sym 91195 $false
.sym 91196 $false
.sym 91199 r_adc_master_rx_buffer_1[1]
.sym 91200 $false
.sym 91201 $false
.sym 91202 $false
.sym 91205 r_adc_master_rx_buffer_1[5]
.sym 91206 $false
.sym 91207 $false
.sym 91208 $false
.sym 91215 $abc$41427$n5503
.sym 91216 blink_simple_LED2.i_clk$2
.sym 91217 $false
.sym 91218 $abc$41427$n3224
.sym 91219 r_adc_master_tx_buffer_2[107][5]
.sym 91220 r_adc_master_tx_buffer_2[105][7]
.sym 91221 r_adc_master_tx_buffer_2[104][5]
.sym 91222 r_adc_master_tx_buffer_2[107][7]
.sym 91292 $abc$41427$n53
.sym 91293 r_adc_master_state[0]
.sym 91294 r_adc_master_state[1]
.sym 91295 $false
.sym 91298 $abc$41427$n3638
.sym 91299 $abc$41427$n3639
.sym 91300 $abc$41427$n2721
.sym 91301 $abc$41427$n3635
.sym 91304 r_spi_master_adc_tx_dv
.sym 91305 $abc$41427$n608
.sym 91306 $false
.sym 91307 $false
.sym 91310 $abc$41427$n3995
.sym 91311 $abc$41427$n3992
.sym 91312 $abc$41427$n3998
.sym 91313 $abc$41427$n4001
.sym 91316 r_spi_master_tx_counter[1]
.sym 91317 $abc$41427$n5178_1
.sym 91318 $abc$41427$n4138_1
.sym 91319 $abc$41427$n4144_1
.sym 91322 r_adc_master_rx_buffer_1[31]
.sym 91323 $false
.sym 91324 $false
.sym 91325 $false
.sym 91328 r_adc_master_rx_buffer_1[2]
.sym 91329 $false
.sym 91330 $false
.sym 91331 $false
.sym 91338 $abc$41427$n5571
.sym 91339 blink_simple_LED2.i_clk$2
.sym 91340 $false
.sym 91344 $abc$41427$n3201
.sym 91345 r_adc_master_tx_buffer_2[46][7]
.sym 91347 r_adc_master_tx_buffer_2[45][7]
.sym 91421 $abc$41427$n53
.sym 91422 r_adc_master_state[0]
.sym 91423 $false
.sym 91424 $false
.sym 91433 $abc$41427$n4118_1
.sym 91434 $abc$41427$n4117_1
.sym 91435 r_spi_master_tx_counter[2]
.sym 91436 r_spi_master_tx_counter[1]
.sym 91445 $abc$41427$n4115_1
.sym 91446 $abc$41427$n4114_1
.sym 91447 r_spi_master_tx_counter[1]
.sym 91448 r_spi_master_tx_counter[2]
.sym 91451 r_spi_master_tx_counter[3]
.sym 91452 $abc$41427$n4116_1
.sym 91453 $abc$41427$n4113_1
.sym 91454 $abc$41427$n4119_1
.sym 91457 r_adc_master_rx_buffer_1[13]
.sym 91458 $false
.sym 91459 $false
.sym 91460 $false
.sym 91461 $abc$41427$n5486
.sym 91462 blink_simple_LED2.i_clk$2
.sym 91463 $false
.sym 91465 $abc$41427$n3210
.sym 91466 $abc$41427$n53
.sym 91467 r_adc_master_state[2]
.sym 91468 r_spi_master_adc_reset
.sym 91469 r_adc_master_state[1]
.sym 91470 r_adc_master_state[0]
.sym 91471 r_adc_master_state[3]
.sym 91550 $abc$41427$n53
.sym 91551 r_adc_master_state[0]
.sym 91552 r_adc_master_state[1]
.sym 91553 $false
.sym 91556 $abc$41427$n2902
.sym 91557 $abc$41427$n2901
.sym 91558 r_spi_master_tx_counter[2]
.sym 91559 r_spi_master_tx_counter[1]
.sym 91568 r_adc_master_tx_buffer_2[54][2]
.sym 91569 r_adc_master_tx_buffer_2[55][2]
.sym 91570 r_spi_master_tx_counter[0]
.sym 91571 $false
.sym 91574 r_adc_master_rx_buffer_1[13]
.sym 91575 $false
.sym 91576 $false
.sym 91577 $false
.sym 91580 r_adc_master_rx_buffer_1[21]
.sym 91581 $false
.sym 91582 $false
.sym 91583 $false
.sym 91584 $abc$41427$n5540
.sym 91585 blink_simple_LED2.i_clk$2
.sym 91586 $false
.sym 91587 $abc$41427$n3990
.sym 91588 $abc$41427$n3989
.sym 91589 $abc$41427$n3988
.sym 91591 $abc$41427$n4570_1
.sym 91592 $abc$41427$n4569_1
.sym 91593 r_adc_master_tx_buffer_1[80][7]
.sym 91594 r_adc_master_tx_buffer_1[83][7]
.sym 91661 r_adc_master_tx_buffer_2[51][1]
.sym 91662 r_adc_master_tx_buffer_2[55][1]
.sym 91663 r_spi_master_tx_counter[2]
.sym 91664 $false
.sym 91667 r_adc_master_tx_buffer_2[51][5]
.sym 91668 r_adc_master_tx_buffer_2[55][5]
.sym 91669 r_spi_master_tx_counter[0]
.sym 91670 r_spi_master_tx_counter[2]
.sym 91673 r_adc_master_rx_buffer_1[1]
.sym 91674 $false
.sym 91675 $false
.sym 91676 $false
.sym 91679 r_adc_master_rx_buffer_1[3]
.sym 91680 $false
.sym 91681 $false
.sym 91682 $false
.sym 91685 r_adc_master_rx_buffer_1[5]
.sym 91686 $false
.sym 91687 $false
.sym 91688 $false
.sym 91691 r_adc_master_rx_buffer_1[10]
.sym 91692 $false
.sym 91693 $false
.sym 91694 $false
.sym 91697 r_adc_master_rx_buffer_1[16]
.sym 91698 $false
.sym 91699 $false
.sym 91700 $false
.sym 91707 $abc$41427$n5571
.sym 91708 blink_simple_LED2.i_clk$2
.sym 91709 $false
.sym 91710 $abc$41427$n3295
.sym 91711 $abc$41427$n3296
.sym 91712 $abc$41427$n2814
.sym 91713 $abc$41427$n4453_1
.sym 91714 $abc$41427$n4454_1
.sym 91715 $abc$41427$n614
.sym 91716 spiMasterADC.SPI_Master_Inst.r_SPI_Clk_Count[2]
.sym 91717 spiMasterADC.SPI_Master_Inst.r_SPI_Clk_Count[0]
.sym 91784 $abc$41427$n3366
.sym 91785 $abc$41427$n3363_1
.sym 91786 $abc$41427$n3369_1
.sym 91787 $abc$41427$n3372
.sym 91796 $abc$41427$n3365_1
.sym 91797 $abc$41427$n3364
.sym 91798 r_spi_master_tx_counter[1]
.sym 91799 r_spi_master_tx_counter[2]
.sym 91802 $abc$41427$n3373_1
.sym 91803 $abc$41427$n3374
.sym 91804 $abc$41427$n2721
.sym 91805 $false
.sym 91808 r_adc_master_tx_buffer_2[52][0]
.sym 91809 r_adc_master_tx_buffer_2[53][0]
.sym 91810 r_spi_master_tx_counter[0]
.sym 91811 $false
.sym 91820 $abc$41427$n3295
.sym 91821 spiMasterADC.SPI_Master_Inst.r_SPI_Clk_Count[1]
.sym 91822 $false
.sym 91823 $false
.sym 91830 $abc$41427$n614
.sym 91831 blink_simple_LED2.i_clk$2
.sym 91832 $abc$41427$n886$2
.sym 91833 $abc$41427$n5060_1
.sym 91834 $abc$41427$n3044
.sym 91836 r_adc_master_tx_buffer_2[93][3]
.sym 91837 r_adc_master_tx_buffer_2[94][2]
.sym 91839 r_adc_master_tx_buffer_2[92][3]
.sym 91840 r_adc_master_tx_buffer_2[93][2]
.sym 91907 r_adc_master_tx_buffer_2[54][3]
.sym 91908 r_adc_master_tx_buffer_2[55][3]
.sym 91909 r_spi_master_tx_counter[0]
.sym 91910 $false
.sym 91913 $abc$41427$n4003
.sym 91914 $abc$41427$n4002
.sym 91915 $abc$41427$n2717
.sym 91916 $false
.sym 91925 $abc$41427$n3093
.sym 91926 $abc$41427$n3092
.sym 91927 r_spi_master_tx_counter[2]
.sym 91928 r_spi_master_tx_counter[1]
.sym 91937 r_adc_master_tx_buffer_2[78][5]
.sym 91938 r_adc_master_tx_buffer_2[79][5]
.sym 91939 r_spi_master_tx_counter[0]
.sym 91940 r_spi_master_tx_counter[1]
.sym 91949 r_adc_master_rx_buffer_1[13]
.sym 91950 $false
.sym 91951 $false
.sym 91952 $false
.sym 91953 $abc$41427$n5577
.sym 91954 blink_simple_LED2.i_clk$2
.sym 91955 $false
.sym 91956 $abc$41427$n4346_1
.sym 91959 r_adc_master_tx_buffer_1[38][5]
.sym 91960 r_adc_master_tx_buffer_1[37][6]
.sym 91961 r_adc_master_tx_buffer_1[36][7]
.sym 91962 r_adc_master_tx_buffer_1[36][6]
.sym 92030 r_adc_master_tx_buffer_2[74][1]
.sym 92031 r_adc_master_tx_buffer_2[75][1]
.sym 92032 r_spi_master_tx_counter[0]
.sym 92033 r_spi_master_tx_counter[1]
.sym 92036 $abc$41427$n2773
.sym 92037 $abc$41427$n2774
.sym 92038 $abc$41427$n2721
.sym 92039 r_spi_master_tx_counter[4]
.sym 92042 $abc$41427$n2766
.sym 92043 $abc$41427$n2763
.sym 92044 $abc$41427$n2769
.sym 92045 $abc$41427$n2772
.sym 92048 $abc$41427$n3752
.sym 92049 $abc$41427$n3753
.sym 92050 $abc$41427$n2721
.sym 92051 r_spi_master_tx_counter[4]
.sym 92054 r_adc_master_rx_buffer_1[12]
.sym 92055 $false
.sym 92056 $false
.sym 92057 $false
.sym 92072 r_adc_master_rx_buffer_1[5]
.sym 92073 $false
.sym 92074 $false
.sym 92075 $false
.sym 92076 $abc$41427$n5557
.sym 92077 blink_simple_LED2.i_clk$2
.sym 92078 $false
.sym 92081 $abc$41427$n4203_1
.sym 92082 $abc$41427$n5294
.sym 92083 $abc$41427$n4200_1
.sym 92084 r_adc_master_tx_buffer_2[15][5]
.sym 92085 r_adc_master_tx_buffer_2[15][0]
.sym 92153 r_adc_master_tx_buffer_1[28][2]
.sym 92154 r_adc_master_tx_buffer_1[29][2]
.sym 92155 r_spi_master_tx_counter[1]
.sym 92156 r_spi_master_tx_counter[0]
.sym 92159 r_adc_master_tx_buffer_2[50][3]
.sym 92160 r_adc_master_tx_buffer_2[51][3]
.sym 92161 r_spi_master_tx_counter[0]
.sym 92162 $false
.sym 92165 r_adc_master_tx_buffer_1[76][5]
.sym 92166 r_adc_master_tx_buffer_1[77][5]
.sym 92167 r_spi_master_tx_counter[1]
.sym 92168 r_spi_master_tx_counter[0]
.sym 92171 r_adc_master_tx_buffer_1[78][5]
.sym 92172 r_adc_master_tx_buffer_1[79][5]
.sym 92173 r_spi_master_tx_counter[0]
.sym 92174 r_spi_master_tx_counter[1]
.sym 92177 $abc$41427$n4121_1
.sym 92178 $abc$41427$n4120_1
.sym 92179 $abc$41427$n2717
.sym 92180 $false
.sym 92189 r_adc_master_rx_buffer_1[13]
.sym 92190 $false
.sym 92191 $false
.sym 92192 $false
.sym 92199 $abc$41427$n5568
.sym 92200 blink_simple_LED2.i_clk$2
.sym 92201 $false
.sym 92205 r_adc_master_tx_buffer_2[87][2]
.sym 92208 r_adc_master_tx_buffer_2[86][4]
.sym 92276 r_adc_master_tx_buffer_1[30][7]
.sym 92277 r_adc_master_tx_buffer_1[31][7]
.sym 92278 r_spi_master_tx_counter[0]
.sym 92279 r_spi_master_tx_counter[1]
.sym 92282 r_adc_master_rx_buffer_1[15]
.sym 92283 $false
.sym 92284 $false
.sym 92285 $false
.sym 92288 r_adc_master_rx_buffer_1[22]
.sym 92289 $false
.sym 92290 $false
.sym 92291 $false
.sym 92294 r_adc_master_rx_buffer_1[26]
.sym 92295 $false
.sym 92296 $false
.sym 92297 $false
.sym 92300 r_adc_master_rx_buffer_1[3]
.sym 92301 $false
.sym 92302 $false
.sym 92303 $false
.sym 92306 r_adc_master_rx_buffer_1[2]
.sym 92307 $false
.sym 92308 $false
.sym 92309 $false
.sym 92312 r_adc_master_rx_buffer_1[13]
.sym 92313 $false
.sym 92314 $false
.sym 92315 $false
.sym 92318 r_adc_master_rx_buffer_1[18]
.sym 92319 $false
.sym 92320 $false
.sym 92321 $false
.sym 92322 $abc$41427$n5491
.sym 92323 blink_simple_LED2.i_clk$2
.sym 92324 $false
.sym 92328 $abc$41427$n4457_1
.sym 92329 $abc$41427$n3365_1
.sym 92330 $abc$41427$n4458_1
.sym 92332 r_adc_master_tx_buffer_2[51][5]
.sym 92399 r_adc_master_tx_buffer_1[82][7]
.sym 92400 r_adc_master_tx_buffer_1[86][7]
.sym 92401 r_spi_master_tx_counter[0]
.sym 92402 r_spi_master_tx_counter[2]
.sym 92405 r_adc_master_tx_buffer_1[81][2]
.sym 92406 r_adc_master_tx_buffer_1[85][2]
.sym 92407 r_spi_master_tx_counter[0]
.sym 92408 r_spi_master_tx_counter[2]
.sym 92411 r_adc_master_tx_buffer_1[81][7]
.sym 92412 r_adc_master_tx_buffer_1[85][7]
.sym 92413 r_spi_master_tx_counter[2]
.sym 92414 $false
.sym 92417 r_adc_master_rx_buffer_1[9]
.sym 92418 $false
.sym 92419 $false
.sym 92420 $false
.sym 92423 r_adc_master_rx_buffer_1[4]
.sym 92424 $false
.sym 92425 $false
.sym 92426 $false
.sym 92429 r_adc_master_rx_buffer_1[7]
.sym 92430 $false
.sym 92431 $false
.sym 92432 $false
.sym 92435 r_adc_master_rx_buffer_1[18]
.sym 92436 $false
.sym 92437 $false
.sym 92438 $false
.sym 92441 r_adc_master_rx_buffer_1[15]
.sym 92442 $false
.sym 92443 $false
.sym 92444 $false
.sym 92445 $abc$41427$n5531
.sym 92446 blink_simple_LED2.i_clk$2
.sym 92447 $false
.sym 92448 $abc$41427$n3401
.sym 92449 r_adc_master_tx_buffer_2[105][5]
.sym 92451 r_adc_master_tx_buffer_2[104][0]
.sym 92452 r_adc_master_tx_buffer_2[107][3]
.sym 92454 r_adc_master_tx_buffer_2[105][0]
.sym 92522 r_adc_master_tx_buffer_2[14][0]
.sym 92523 r_adc_master_tx_buffer_2[15][0]
.sym 92524 r_spi_master_tx_counter[0]
.sym 92525 r_spi_master_tx_counter[1]
.sym 92528 r_adc_master_tx_buffer_1[81][0]
.sym 92529 r_adc_master_tx_buffer_1[85][0]
.sym 92530 r_spi_master_tx_counter[2]
.sym 92531 $false
.sym 92534 r_adc_master_rx_buffer_1[18]
.sym 92535 $false
.sym 92536 $false
.sym 92537 $false
.sym 92540 r_adc_master_rx_buffer_1[10]
.sym 92541 $false
.sym 92542 $false
.sym 92543 $false
.sym 92546 r_adc_master_rx_buffer_1[23]
.sym 92547 $false
.sym 92548 $false
.sym 92549 $false
.sym 92558 r_adc_master_rx_buffer_1[0]
.sym 92559 $false
.sym 92560 $false
.sym 92561 $false
.sym 92564 r_adc_master_rx_buffer_1[16]
.sym 92565 $false
.sym 92566 $false
.sym 92567 $false
.sym 92568 $abc$41427$n5529
.sym 92569 blink_simple_LED2.i_clk$2
.sym 92570 $false
.sym 92572 $abc$41427$n3980
.sym 92574 r_adc_master_tx_buffer_2[100][6]
.sym 92577 r_adc_master_tx_buffer_2[101][5]
.sym 92645 r_adc_master_rx_buffer_1[6]
.sym 92646 $false
.sym 92647 $false
.sym 92648 $false
.sym 92663 r_adc_master_rx_buffer_1[9]
.sym 92664 $false
.sym 92665 $false
.sym 92666 $false
.sym 92669 r_adc_master_rx_buffer_1[28]
.sym 92670 $false
.sym 92671 $false
.sym 92672 $false
.sym 92691 $abc$41427$n5576
.sym 92692 blink_simple_LED2.i_clk$2
.sym 92693 $false
.sym 92700 r_adc_master_tx_buffer_1[93][5]
.sym 92774 r_adc_master_tx_buffer_2[12][1]
.sym 92775 r_adc_master_tx_buffer_2[13][1]
.sym 92776 r_spi_master_tx_counter[1]
.sym 92777 r_spi_master_tx_counter[0]
.sym 92780 r_adc_master_rx_buffer_1[25]
.sym 92781 $false
.sym 92782 $false
.sym 92783 $false
.sym 92786 r_adc_master_rx_buffer_1[8]
.sym 92787 $false
.sym 92788 $false
.sym 92789 $false
.sym 92792 r_adc_master_rx_buffer_1[17]
.sym 92793 $false
.sym 92794 $false
.sym 92795 $false
.sym 92798 r_adc_master_rx_buffer_1[28]
.sym 92799 $false
.sym 92800 $false
.sym 92801 $false
.sym 92804 r_adc_master_rx_buffer_1[27]
.sym 92805 $false
.sym 92806 $false
.sym 92807 $false
.sym 92810 r_adc_master_rx_buffer_1[16]
.sym 92811 $false
.sym 92812 $false
.sym 92813 $false
.sym 92814 $abc$41427$n5559
.sym 92815 blink_simple_LED2.i_clk$2
.sym 92816 $false
.sym 92818 $abc$41427$n3137
.sym 92820 r_adc_master_tx_buffer_2[45][6]
.sym 92822 r_adc_master_tx_buffer_2[47][3]
.sym 92823 r_adc_master_tx_buffer_2[46][3]
.sym 92915 r_adc_master_rx_buffer_1[28]
.sym 92916 $false
.sym 92917 $false
.sym 92918 $false
.sym 92937 $abc$41427$n5566
.sym 92938 blink_simple_LED2.i_clk$2
.sym 92939 $false
.sym 93026 r_adc_master_rx_buffer_1[15]
.sym 93027 $false
.sym 93028 $false
.sym 93029 $false
.sym 93060 $abc$41427$n5581
.sym 93061 blink_simple_LED2.i_clk$2
.sym 93062 $false
.sym 93166 r_adc_master_tx_buffer_1[102][0]
.sym 93291 $abc$41427$n5120_1
.sym 93292 $abc$41427$n4016
.sym 93293 $abc$41427$n3175
.sym 93294 r_adc_master_tx_buffer_2[92][5]
.sym 93295 r_adc_master_tx_buffer_2[95][4]
.sym 93296 r_adc_master_tx_buffer_2[93][5]
.sym 93297 r_adc_master_tx_buffer_2[93][4]
.sym 93401 r_spi_master_tx_counter[2]
.sym 93402 $abc$41427$n1231
.sym 93403 $abc$41427$n3291
.sym 93404 $abc$41427$n3175
.sym 93419 r_spi_master_tx_counter[6]
.sym 93420 $abc$41427$n1243
.sym 93421 $abc$41427$n3291
.sym 93422 $abc$41427$n3175
.sym 93425 r_spi_master_tx_counter[3]
.sym 93426 $abc$41427$n1234
.sym 93427 $abc$41427$n3291
.sym 93428 $abc$41427$n3175
.sym 93447 $abc$41427$n299
.sym 93448 blink_simple_LED2.i_clk$2
.sym 93449 $false
.sym 93453 r_adc_master_tx_buffer_2[81][3]
.sym 93536 r_adc_master_tx_buffer_2[1][4]
.sym 93537 r_adc_master_tx_buffer_2[5][4]
.sym 93538 r_spi_master_tx_counter[2]
.sym 93539 r_spi_master_tx_counter[0]
.sym 93542 r_adc_master_tx_buffer_2[0][4]
.sym 93543 r_adc_master_tx_buffer_2[4][4]
.sym 93544 r_spi_master_tx_counter[0]
.sym 93545 r_spi_master_tx_counter[2]
.sym 93554 $abc$41427$n3838
.sym 93555 $abc$41427$n3839
.sym 93556 r_spi_master_tx_counter[1]
.sym 93557 r_spi_master_tx_counter[3]
.sym 93560 r_adc_master_rx_buffer_1[20]
.sym 93561 $false
.sym 93562 $false
.sym 93563 $false
.sym 93570 $abc$41427$n5556
.sym 93571 blink_simple_LED2.i_clk$2
.sym 93572 $false
.sym 93573 $abc$41427$n3529
.sym 93576 $abc$41427$n3428
.sym 93577 $abc$41427$n5007_1
.sym 93579 r_adc_master_tx_buffer_2[85][3]
.sym 93647 r_adc_master_tx_buffer_1[76][0]
.sym 93648 r_adc_master_tx_buffer_1[77][0]
.sym 93649 r_spi_master_tx_counter[1]
.sym 93650 r_spi_master_tx_counter[0]
.sym 93659 r_adc_master_rx_buffer_1[24]
.sym 93660 $false
.sym 93661 $false
.sym 93662 $false
.sym 93665 r_adc_master_rx_buffer_1[16]
.sym 93666 $false
.sym 93667 $false
.sym 93668 $false
.sym 93683 r_adc_master_rx_buffer_1[2]
.sym 93684 $false
.sym 93685 $false
.sym 93686 $false
.sym 93693 $abc$41427$n5526
.sym 93694 blink_simple_LED2.i_clk$2
.sym 93695 $false
.sym 93696 $abc$41427$n3535
.sym 93698 $abc$41427$n3962
.sym 93699 r_adc_master_tx_buffer_1[110][0]
.sym 93700 r_adc_master_tx_buffer_1[108][4]
.sym 93703 r_adc_master_tx_buffer_1[111][0]
.sym 93800 r_adc_master_rx_buffer_1[6]
.sym 93801 $false
.sym 93802 $false
.sym 93803 $false
.sym 93812 r_adc_master_rx_buffer_1[23]
.sym 93813 $false
.sym 93814 $false
.sym 93815 $false
.sym 93816 $abc$41427$n5578
.sym 93817 blink_simple_LED2.i_clk$2
.sym 93818 $false
.sym 93819 r_adc_master_tx_buffer_2[48][7]
.sym 93825 r_adc_master_tx_buffer_2[50][2]
.sym 93893 r_adc_master_rx_buffer_1[16]
.sym 93894 $false
.sym 93895 $false
.sym 93896 $false
.sym 93911 r_adc_master_rx_buffer_1[17]
.sym 93912 $false
.sym 93913 $false
.sym 93914 $false
.sym 93917 r_adc_master_rx_buffer_1[13]
.sym 93918 $false
.sym 93919 $false
.sym 93920 $false
.sym 93929 r_adc_master_rx_buffer_1[31]
.sym 93930 $false
.sym 93931 $false
.sym 93932 $false
.sym 93935 r_adc_master_rx_buffer_1[28]
.sym 93936 $false
.sym 93937 $false
.sym 93938 $false
.sym 93939 $abc$41427$n5561
.sym 93940 blink_simple_LED2.i_clk$2
.sym 93941 $false
.sym 93943 $abc$41427$n5052_1
.sym 93948 r_adc_master_tx_buffer_1[25][4]
.sym 93949 r_adc_master_tx_buffer_1[25][0]
.sym 94016 r_adc_master_tx_buffer_2[83][6]
.sym 94017 r_adc_master_tx_buffer_2[87][6]
.sym 94018 r_spi_master_tx_counter[2]
.sym 94019 r_spi_master_tx_counter[0]
.sym 94034 r_adc_master_tx_buffer_2[81][7]
.sym 94035 r_adc_master_tx_buffer_2[85][7]
.sym 94036 r_spi_master_tx_counter[0]
.sym 94037 r_spi_master_tx_counter[2]
.sym 94040 r_adc_master_rx_buffer_1[10]
.sym 94041 $false
.sym 94042 $false
.sym 94043 $false
.sym 94046 r_adc_master_rx_buffer_1[6]
.sym 94047 $false
.sym 94048 $false
.sym 94049 $false
.sym 94058 r_adc_master_rx_buffer_1[23]
.sym 94059 $false
.sym 94060 $false
.sym 94061 $false
.sym 94062 $abc$41427$n5579
.sym 94063 blink_simple_LED2.i_clk$2
.sym 94064 $false
.sym 94066 $abc$41427$n3427
.sym 94068 r_adc_master_tx_buffer_1[10][0]
.sym 94071 r_adc_master_tx_buffer_1[8][3]
.sym 94157 r_adc_master_rx_buffer_1[17]
.sym 94158 $false
.sym 94159 $false
.sym 94160 $false
.sym 94175 r_adc_master_rx_buffer_1[13]
.sym 94176 $false
.sym 94177 $false
.sym 94178 $false
.sym 94185 $abc$41427$n5570
.sym 94186 blink_simple_LED2.i_clk$2
.sym 94187 $false
.sym 94189 r_adc_master_rx_buffer_1[11]
.sym 94194 r_adc_master_rx_buffer_1[4]
.sym 94262 r_adc_master_tx_buffer_1[83][5]
.sym 94263 r_adc_master_tx_buffer_1[87][5]
.sym 94264 r_spi_master_tx_counter[2]
.sym 94265 $abc$41427$n3503
.sym 94268 r_adc_master_rx_buffer_1[23]
.sym 94269 $false
.sym 94270 $false
.sym 94271 $false
.sym 94274 r_adc_master_rx_buffer_1[22]
.sym 94275 $false
.sym 94276 $false
.sym 94277 $false
.sym 94280 r_adc_master_rx_buffer_1[4]
.sym 94281 $false
.sym 94282 $false
.sym 94283 $false
.sym 94286 r_adc_master_rx_buffer_1[18]
.sym 94287 $false
.sym 94288 $false
.sym 94289 $false
.sym 94298 r_adc_master_rx_buffer_1[20]
.sym 94299 $false
.sym 94300 $false
.sym 94301 $false
.sym 94304 r_adc_master_rx_buffer_1[10]
.sym 94305 $false
.sym 94306 $false
.sym 94307 $false
.sym 94308 $abc$41427$n5509
.sym 94309 blink_simple_LED2.i_clk$2
.sym 94310 $false
.sym 94316 r_adc_master_tx_buffer_1[99][6]
.sym 94391 $abc$41427$n608
.sym 94392 $abc$41427$n3295
.sym 94393 r_spi_master_adc_tx_dv
.sym 94394 $abc$41427$n3296
.sym 94409 $false
.sym 94410 $false
.sym 94411 $false
.sym 94412 $false
.sym 94431 $abc$41427$n5631$2
.sym 94432 blink_simple_LED2.i_clk$2
.sym 94433 $false
.sym 94435 $abc$41427$n2902
.sym 94436 $abc$41427$n4229_1
.sym 94439 $abc$41427$n3117_1
.sym 94440 $abc$41427$n3661
.sym 94441 r_adc_master_tx_buffer_2[66][6]
.sym 94538 r_adc_master_rx_buffer_1[30]
.sym 94539 $false
.sym 94540 $false
.sym 94541 $false
.sym 94554 $abc$41427$n5542
.sym 94555 blink_simple_LED2.i_clk$2
.sym 94556 $false
.sym 94559 $abc$41427$n2959
.sym 94560 $abc$41427$n3660
.sym 94561 r_adc_master_tx_buffer_1[2][3]
.sym 94637 r_adc_master_tx_buffer_1[24][0]
.sym 94638 r_adc_master_tx_buffer_1[25][0]
.sym 94639 r_spi_master_tx_counter[1]
.sym 94640 r_spi_master_tx_counter[0]
.sym 94643 $abc$41427$n4100_1
.sym 94644 $abc$41427$n4103_1
.sym 94645 $abc$41427$n4104_1
.sym 94646 r_spi_master_tx_counter[3]
.sym 94649 r_adc_master_tx_buffer_2[49][1]
.sym 94650 r_adc_master_tx_buffer_2[53][1]
.sym 94651 r_spi_master_tx_counter[2]
.sym 94652 $false
.sym 94661 r_adc_master_tx_buffer_1[49][2]
.sym 94662 r_adc_master_tx_buffer_1[53][2]
.sym 94663 r_spi_master_tx_counter[2]
.sym 94664 $false
.sym 94673 r_adc_master_rx_buffer_1[24]
.sym 94674 $false
.sym 94675 $false
.sym 94676 $false
.sym 94677 $abc$41427$n5489
.sym 94678 blink_simple_LED2.i_clk$2
.sym 94679 $false
.sym 94680 $abc$41427$n2962
.sym 94681 $abc$41427$n4225_1
.sym 94682 $abc$41427$n5005_1
.sym 94683 $abc$41427$n4226_1
.sym 94684 r_adc_master_tx_buffer_2[87][3]
.sym 94685 r_adc_master_tx_buffer_2[85][0]
.sym 94686 r_adc_master_tx_buffer_2[84][6]
.sym 94760 r_adc_master_tx_buffer_2[52][3]
.sym 94761 r_adc_master_tx_buffer_2[53][3]
.sym 94762 r_spi_master_tx_counter[0]
.sym 94763 $false
.sym 94766 r_adc_master_tx_buffer_1[8][0]
.sym 94767 r_adc_master_tx_buffer_1[9][0]
.sym 94768 r_spi_master_tx_counter[1]
.sym 94769 r_spi_master_tx_counter[0]
.sym 94772 r_adc_master_tx_buffer_2[52][2]
.sym 94773 r_adc_master_tx_buffer_2[53][2]
.sym 94774 r_spi_master_tx_counter[0]
.sym 94775 $false
.sym 94778 r_adc_master_rx_buffer_1[9]
.sym 94779 $false
.sym 94780 $false
.sym 94781 $false
.sym 94784 r_adc_master_rx_buffer_1[17]
.sym 94785 $false
.sym 94786 $false
.sym 94787 $false
.sym 94790 r_adc_master_rx_buffer_1[18]
.sym 94791 $false
.sym 94792 $false
.sym 94793 $false
.sym 94796 r_adc_master_rx_buffer_1[19]
.sym 94797 $false
.sym 94798 $false
.sym 94799 $false
.sym 94800 $abc$41427$n5571
.sym 94801 blink_simple_LED2.i_clk$2
.sym 94802 $false
.sym 94803 $abc$41427$n4029
.sym 94804 $abc$41427$n3659
.sym 94805 $abc$41427$n3011
.sym 94806 $abc$41427$n3657
.sym 94807 $abc$41427$n3466
.sym 94808 $abc$41427$n3656
.sym 94809 r_adc_master_tx_buffer_1[8][2]
.sym 94877 $abc$41427$n3836
.sym 94878 $abc$41427$n3835
.sym 94879 r_spi_master_tx_counter[0]
.sym 94880 r_spi_master_tx_counter[1]
.sym 94883 $abc$41427$n3465
.sym 94884 $abc$41427$n3466
.sym 94885 $abc$41427$n2721
.sym 94886 r_spi_master_tx_counter[4]
.sym 94895 r_adc_master_tx_buffer_1[83][1]
.sym 94896 r_adc_master_tx_buffer_1[87][1]
.sym 94897 r_spi_master_tx_counter[2]
.sym 94898 $abc$41427$n3503
.sym 94901 r_adc_master_tx_buffer_1[82][5]
.sym 94902 r_adc_master_tx_buffer_1[86][5]
.sym 94903 r_spi_master_tx_counter[2]
.sym 94904 $abc$41427$n3501
.sym 94907 $abc$41427$n5078_1
.sym 94908 $abc$41427$n5070
.sym 94909 $abc$41427$n3656
.sym 94910 r_spi_master_tx_counter[5]
.sym 94913 r_adc_master_rx_buffer_1[26]
.sym 94914 $false
.sym 94915 $false
.sym 94916 $false
.sym 94919 r_adc_master_rx_buffer_1[2]
.sym 94920 $false
.sym 94921 $false
.sym 94922 $false
.sym 94923 $abc$41427$n5509
.sym 94924 blink_simple_LED2.i_clk$2
.sym 94925 $false
.sym 94926 $abc$41427$n2692
.sym 94927 $abc$41427$n3812
.sym 94928 $abc$41427$n3813
.sym 94929 $abc$41427$n3419
.sym 94930 $0\r_adc_master_range_state[3:0][0]
.sym 94931 r_adc_master_tx_buffer_2[2][4]
.sym 94933 r_adc_master_tx_buffer_2[0][1]
.sym 95000 $abc$41427$n4230_1
.sym 95001 $abc$41427$n4229_1
.sym 95002 r_spi_master_tx_counter[1]
.sym 95003 r_spi_master_tx_counter[3]
.sym 95006 $abc$41427$n3458
.sym 95007 $abc$41427$n3455
.sym 95008 $abc$41427$n3461
.sym 95009 $abc$41427$n3464
.sym 95012 r_spi_master_tx_counter[3]
.sym 95013 $abc$41427$n3587
.sym 95014 $abc$41427$n5061_1
.sym 95015 $abc$41427$n5060_1
.sym 95024 r_adc_master_tx_buffer_2[67][6]
.sym 95025 r_adc_master_tx_buffer_2[71][6]
.sym 95026 r_spi_master_tx_counter[2]
.sym 95027 r_spi_master_tx_counter[0]
.sym 95030 r_adc_master_tx_buffer_2[2][4]
.sym 95031 r_adc_master_tx_buffer_2[6][4]
.sym 95032 r_spi_master_tx_counter[2]
.sym 95033 $false
.sym 95042 r_adc_master_rx_buffer_1[5]
.sym 95043 $false
.sym 95044 $false
.sym 95045 $false
.sym 95046 $abc$41427$n5477
.sym 95047 blink_simple_LED2.i_clk$2
.sym 95048 $false
.sym 95049 $abc$41427$n4213_1
.sym 95050 $abc$41427$n3
.sym 95052 $abc$41427$n3587
.sym 95053 $abc$41427$n3588
.sym 95054 $abc$41427$n534
.sym 95056 $abc$41427$n16
.sym 95123 $abc$41427$n4143_1
.sym 95124 $abc$41427$n4142_1
.sym 95125 $abc$41427$n2717
.sym 95126 $false
.sym 95135 $abc$41427$n3492
.sym 95136 $abc$41427$n3493
.sym 95137 $abc$41427$n2721
.sym 95138 $abc$41427$n3481
.sym 95141 $abc$41427$n4163_1
.sym 95142 $abc$41427$n4166_1
.sym 95143 r_spi_master_tx_counter[0]
.sym 95144 r_spi_master_tx_counter[1]
.sym 95147 r_adc_master_tx_buffer_1[14][5]
.sym 95148 r_adc_master_tx_buffer_1[15][5]
.sym 95149 r_spi_master_tx_counter[0]
.sym 95150 r_spi_master_tx_counter[1]
.sym 95153 $abc$41427$n3982
.sym 95154 $abc$41427$n3979
.sym 95155 $abc$41427$n3985
.sym 95156 $abc$41427$n3988
.sym 95159 r_adc_master_tx_buffer_1[51][5]
.sym 95160 r_adc_master_tx_buffer_1[55][5]
.sym 95161 r_spi_master_tx_counter[2]
.sym 95162 $false
.sym 95165 r_adc_master_rx_buffer_1[5]
.sym 95166 $false
.sym 95167 $false
.sym 95168 $false
.sym 95169 $abc$41427$n5509
.sym 95170 blink_simple_LED2.i_clk$2
.sym 95171 $false
.sym 95176 r_adc_master_tx_buffer_1[54][1]
.sym 95246 $abc$41427$n5218_1
.sym 95247 $abc$41427$n5302
.sym 95248 $abc$41427$n4453_1
.sym 95249 r_spi_master_tx_counter[5]
.sym 95252 r_adc_master_tx_buffer_1[49][5]
.sym 95253 r_adc_master_tx_buffer_1[53][5]
.sym 95254 r_spi_master_tx_counter[2]
.sym 95255 $false
.sym 95258 r_adc_master_tx_buffer_1[50][1]
.sym 95259 r_adc_master_tx_buffer_1[54][1]
.sym 95260 r_spi_master_tx_counter[0]
.sym 95261 r_spi_master_tx_counter[2]
.sym 95264 r_adc_master_rx_buffer_1[31]
.sym 95265 $false
.sym 95266 $false
.sym 95267 $false
.sym 95270 r_adc_master_rx_buffer_1[18]
.sym 95271 $false
.sym 95272 $false
.sym 95273 $false
.sym 95276 r_adc_master_rx_buffer_1[5]
.sym 95277 $false
.sym 95278 $false
.sym 95279 $false
.sym 95282 r_adc_master_rx_buffer_1[21]
.sym 95283 $false
.sym 95284 $false
.sym 95285 $false
.sym 95288 r_adc_master_rx_buffer_1[9]
.sym 95289 $false
.sym 95290 $false
.sym 95291 $false
.sym 95292 $abc$41427$n5507
.sym 95293 blink_simple_LED2.i_clk$2
.sym 95294 $false
.sym 95295 $abc$41427$n4064
.sym 95296 $abc$41427$n3618
.sym 95297 $abc$41427$n3617
.sym 95298 $abc$41427$n3615
.sym 95299 $abc$41427$n3639
.sym 95300 $abc$41427$n3614
.sym 95302 r_adc_master_tx_buffer_2[33][3]
.sym 95369 r_spi_master_adc_reset
.sym 95370 $abc$41427$n53
.sym 95371 r_adc_master_state[1]
.sym 95372 r_adc_master_state[0]
.sym 95375 r_adc_master_rx_buffer_1[5]
.sym 95376 $false
.sym 95377 $false
.sym 95378 $false
.sym 95381 r_adc_master_rx_buffer_1[23]
.sym 95382 $false
.sym 95383 $false
.sym 95384 $false
.sym 95387 r_adc_master_rx_buffer_1[29]
.sym 95388 $false
.sym 95389 $false
.sym 95390 $false
.sym 95393 r_adc_master_rx_buffer_1[7]
.sym 95394 $false
.sym 95395 $false
.sym 95396 $false
.sym 95415 $abc$41427$n5584
.sym 95416 blink_simple_LED2.i_clk$2
.sym 95417 $false
.sym 95418 $abc$41427$n3341
.sym 95422 $abc$41427$n3131_1
.sym 95423 $abc$41427$n3342
.sym 95424 r_adc_master_tx_buffer_1[57][2]
.sym 95425 r_adc_master_tx_buffer_1[58][1]
.sym 95510 r_adc_master_state[0]
.sym 95511 $abc$41427$n3202
.sym 95512 $abc$41427$n53
.sym 95513 r_adc_master_state[1]
.sym 95516 r_adc_master_rx_buffer_1[15]
.sym 95517 $false
.sym 95518 $false
.sym 95519 $false
.sym 95528 r_adc_master_rx_buffer_1[23]
.sym 95529 $false
.sym 95530 $false
.sym 95531 $false
.sym 95538 $abc$41427$n5569
.sym 95539 blink_simple_LED2.i_clk$2
.sym 95540 $false
.sym 95541 $abc$41427$n5223_1
.sym 95542 $abc$41427$n3619
.sym 95544 r_adc_master_tx_buffer_1[3][1]
.sym 95545 r_adc_master_tx_buffer_1[2][6]
.sym 95546 r_adc_master_tx_buffer_1[0][1]
.sym 95547 r_adc_master_tx_buffer_1[1][4]
.sym 95621 r_spi_master_adc_reset
.sym 95622 $abc$41427$n53
.sym 95623 r_adc_master_state[1]
.sym 95624 r_adc_master_state[0]
.sym 95627 r_adc_master_state[2]
.sym 95628 r_adc_master_state[3]
.sym 95629 $false
.sym 95630 $false
.sym 95633 $false
.sym 95634 $false
.sym 95635 $false
.sym 95636 $false
.sym 95639 r_adc_master_state[0]
.sym 95640 r_adc_master_state[1]
.sym 95641 r_spi_master_adc_reset
.sym 95642 $abc$41427$n53
.sym 95645 $abc$41427$n5631$2
.sym 95646 r_adc_master_conversion
.sym 95647 $abc$41427$n3201
.sym 95648 $false
.sym 95651 $abc$41427$n3204
.sym 95652 r_adc_master_conversion
.sym 95653 $abc$41427$n3210
.sym 95654 $false
.sym 95657 $false
.sym 95658 $false
.sym 95659 $false
.sym 95660 $false
.sym 95661 $true
.sym 95662 blink_simple_LED2.i_clk$2
.sym 95663 $abc$41427$n53
.sym 95664 $abc$41427$n4376_1
.sym 95666 $abc$41427$n4374_1
.sym 95669 $abc$41427$n4082
.sym 95670 r_adc_master_tx_buffer_1[99][3]
.sym 95738 r_adc_master_tx_buffer_2[106][5]
.sym 95739 r_adc_master_tx_buffer_2[107][5]
.sym 95740 r_spi_master_tx_counter[0]
.sym 95741 r_spi_master_tx_counter[1]
.sym 95744 r_adc_master_tx_buffer_2[104][5]
.sym 95745 r_adc_master_tx_buffer_2[105][5]
.sym 95746 r_spi_master_tx_counter[1]
.sym 95747 r_spi_master_tx_counter[0]
.sym 95750 $abc$41427$n3990
.sym 95751 $abc$41427$n3989
.sym 95752 $abc$41427$n2721
.sym 95753 $false
.sym 95762 r_adc_master_tx_buffer_2[106][7]
.sym 95763 r_adc_master_tx_buffer_2[107][7]
.sym 95764 r_spi_master_tx_counter[0]
.sym 95765 r_spi_master_tx_counter[1]
.sym 95768 r_adc_master_tx_buffer_2[104][7]
.sym 95769 r_adc_master_tx_buffer_2[105][7]
.sym 95770 r_spi_master_tx_counter[1]
.sym 95771 r_spi_master_tx_counter[0]
.sym 95774 r_adc_master_rx_buffer_1[31]
.sym 95775 $false
.sym 95776 $false
.sym 95777 $false
.sym 95780 r_adc_master_rx_buffer_1[7]
.sym 95781 $false
.sym 95782 $false
.sym 95783 $false
.sym 95784 $abc$41427$n5529
.sym 95785 blink_simple_LED2.i_clk$2
.sym 95786 $false
.sym 95789 $abc$41427$n2818
.sym 95790 r_adc_master_tx_buffer_2[83][3]
.sym 95794 r_adc_master_tx_buffer_2[80][5]
.sym 95861 spiMasterADC.SPI_Master_Inst.r_SPI_Clk_Count[1]
.sym 95862 spiMasterADC.SPI_Master_Inst.r_SPI_Clk_Count[2]
.sym 95863 spiMasterADC.SPI_Master_Inst.r_SPI_Clk_Count[0]
.sym 95864 $false
.sym 95867 spiMasterADC.SPI_Master_Inst.r_SPI_Clk_Count[0]
.sym 95868 spiMasterADC.SPI_Master_Inst.r_SPI_Clk_Count[2]
.sym 95869 $abc$41427$n608
.sym 95870 spiMasterADC.SPI_Master_Inst.r_SPI_Clk_Count[1]
.sym 95873 $false
.sym 95874 $false
.sym 95875 spiMasterADC.SPI_Master_Inst.r_SPI_Clk_Count[0]
.sym 95876 $false
.sym 95879 $abc$41427$n4457_1
.sym 95880 $abc$41427$n4454_1
.sym 95881 $abc$41427$n4460_1
.sym 95882 $abc$41427$n4463_1
.sym 95885 $abc$41427$n4456_1
.sym 95886 $abc$41427$n4455_1
.sym 95887 r_spi_master_tx_counter[1]
.sym 95888 r_spi_master_tx_counter[0]
.sym 95891 $abc$41427$n615
.sym 95892 spiMasterADC.SPI_Master_Inst.r_SPI_Clk_Count[0]
.sym 95893 $false
.sym 95894 $false
.sym 95897 $abc$41427$n3295
.sym 95898 $abc$41427$n2818
.sym 95899 $false
.sym 95900 $false
.sym 95903 $abc$41427$n3295
.sym 95904 $abc$41427$n2814
.sym 95905 $false
.sym 95906 $false
.sym 95907 $abc$41427$n615
.sym 95908 blink_simple_LED2.i_clk$2
.sym 95909 $abc$41427$n886$2
.sym 95911 $abc$41427$n3931
.sym 95912 $abc$41427$n3932
.sym 95916 r_adc_master_tx_buffer_2[104][7]
.sym 95917 r_adc_master_tx_buffer_2[106][5]
.sym 95984 r_adc_master_tx_buffer_1[82][1]
.sym 95985 r_adc_master_tx_buffer_1[86][1]
.sym 95986 r_spi_master_tx_counter[2]
.sym 95987 $abc$41427$n3501
.sym 95990 r_adc_master_tx_buffer_2[92][3]
.sym 95991 r_adc_master_tx_buffer_2[93][3]
.sym 95992 r_spi_master_tx_counter[1]
.sym 95993 r_spi_master_tx_counter[0]
.sym 96002 r_adc_master_rx_buffer_1[19]
.sym 96003 $false
.sym 96004 $false
.sym 96005 $false
.sym 96008 r_adc_master_rx_buffer_1[10]
.sym 96009 $false
.sym 96010 $false
.sym 96011 $false
.sym 96020 r_adc_master_rx_buffer_1[27]
.sym 96021 $false
.sym 96022 $false
.sym 96023 $false
.sym 96026 r_adc_master_rx_buffer_1[18]
.sym 96027 $false
.sym 96028 $false
.sym 96029 $false
.sym 96030 $abc$41427$n5581
.sym 96031 blink_simple_LED2.i_clk$2
.sym 96032 $false
.sym 96034 $abc$41427$n3752
.sym 96037 $abc$41427$n2763
.sym 96038 r_adc_master_tx_buffer_2[73][1]
.sym 96040 r_adc_master_tx_buffer_2[72][1]
.sym 96107 r_adc_master_tx_buffer_1[36][6]
.sym 96108 r_adc_master_tx_buffer_1[37][6]
.sym 96109 r_spi_master_tx_counter[0]
.sym 96110 $false
.sym 96125 r_adc_master_rx_buffer_1[13]
.sym 96126 $false
.sym 96127 $false
.sym 96128 $false
.sym 96131 r_adc_master_rx_buffer_1[22]
.sym 96132 $false
.sym 96133 $false
.sym 96134 $false
.sym 96137 r_adc_master_rx_buffer_1[31]
.sym 96138 $false
.sym 96139 $false
.sym 96140 $false
.sym 96143 r_adc_master_rx_buffer_1[30]
.sym 96144 $false
.sym 96145 $false
.sym 96146 $false
.sym 96153 $abc$41427$n5498
.sym 96154 blink_simple_LED2.i_clk$2
.sym 96155 $false
.sym 96158 r_adc_master_tx_buffer_2[57][5]
.sym 96159 r_adc_master_tx_buffer_2[59][5]
.sym 96162 r_adc_master_tx_buffer_2[57][7]
.sym 96242 r_adc_master_tx_buffer_2[98][6]
.sym 96243 r_adc_master_tx_buffer_2[102][6]
.sym 96244 r_spi_master_tx_counter[2]
.sym 96245 $false
.sym 96248 $abc$41427$n4203_1
.sym 96249 $abc$41427$n4200_1
.sym 96250 r_spi_master_tx_counter[0]
.sym 96251 $abc$41427$n5293
.sym 96254 r_adc_master_tx_buffer_2[96][6]
.sym 96255 r_adc_master_tx_buffer_2[100][6]
.sym 96256 r_spi_master_tx_counter[2]
.sym 96257 $false
.sym 96260 r_adc_master_rx_buffer_1[5]
.sym 96261 $false
.sym 96262 $false
.sym 96263 $false
.sym 96266 r_adc_master_rx_buffer_1[0]
.sym 96267 $false
.sym 96268 $false
.sym 96269 $false
.sym 96276 $abc$41427$n5559
.sym 96277 blink_simple_LED2.i_clk$2
.sym 96278 $false
.sym 96279 $abc$41427$n3666
.sym 96281 r_adc_master_tx_buffer_1[7][1]
.sym 96286 r_adc_master_tx_buffer_1[6][2]
.sym 96371 r_adc_master_rx_buffer_1[2]
.sym 96372 $false
.sym 96373 $false
.sym 96374 $false
.sym 96389 r_adc_master_rx_buffer_1[12]
.sym 96390 $false
.sym 96391 $false
.sym 96392 $false
.sym 96399 $abc$41427$n5579
.sym 96400 blink_simple_LED2.i_clk$2
.sym 96401 $false
.sym 96404 r_adc_master_tx_buffer_1[106][2]
.sym 96494 $abc$41427$n4459_1
.sym 96495 $abc$41427$n4458_1
.sym 96496 r_spi_master_tx_counter[1]
.sym 96497 r_spi_master_tx_counter[3]
.sym 96500 r_adc_master_tx_buffer_2[48][0]
.sym 96501 r_adc_master_tx_buffer_2[49][0]
.sym 96502 r_spi_master_tx_counter[0]
.sym 96503 $false
.sym 96506 r_adc_master_tx_buffer_1[83][7]
.sym 96507 r_adc_master_tx_buffer_1[87][7]
.sym 96508 r_spi_master_tx_counter[2]
.sym 96509 r_spi_master_tx_counter[0]
.sym 96518 r_adc_master_rx_buffer_1[5]
.sym 96519 $false
.sym 96520 $false
.sym 96521 $false
.sym 96522 $abc$41427$n5570
.sym 96523 blink_simple_LED2.i_clk$2
.sym 96524 $false
.sym 96525 $abc$41427$n2799
.sym 96529 r_adc_master_tx_buffer_2[87][1]
.sym 96532 r_adc_master_tx_buffer_2[85][6]
.sym 96599 r_adc_master_tx_buffer_2[104][0]
.sym 96600 r_adc_master_tx_buffer_2[105][0]
.sym 96601 r_spi_master_tx_counter[1]
.sym 96602 r_spi_master_tx_counter[0]
.sym 96605 r_adc_master_rx_buffer_1[21]
.sym 96606 $false
.sym 96607 $false
.sym 96608 $false
.sym 96617 r_adc_master_rx_buffer_1[24]
.sym 96618 $false
.sym 96619 $false
.sym 96620 $false
.sym 96623 r_adc_master_rx_buffer_1[3]
.sym 96624 $false
.sym 96625 $false
.sym 96626 $false
.sym 96635 r_adc_master_rx_buffer_1[16]
.sym 96636 $false
.sym 96637 $false
.sym 96638 $false
.sym 96645 $abc$41427$n5584
.sym 96646 blink_simple_LED2.i_clk$2
.sym 96647 $false
.sym 96648 $abc$41427$n5074
.sym 96649 r_adc_master_tx_buffer_2[44][0]
.sym 96654 r_adc_master_tx_buffer_2[44][5]
.sym 96655 r_adc_master_tx_buffer_2[46][0]
.sym 96728 r_adc_master_tx_buffer_2[100][5]
.sym 96729 r_adc_master_tx_buffer_2[101][5]
.sym 96730 r_spi_master_tx_counter[0]
.sym 96731 $false
.sym 96740 r_adc_master_rx_buffer_1[30]
.sym 96741 $false
.sym 96742 $false
.sym 96743 $false
.sym 96758 r_adc_master_rx_buffer_1[21]
.sym 96759 $false
.sym 96760 $false
.sym 96761 $false
.sym 96768 $abc$41427$n5583
.sym 96769 blink_simple_LED2.i_clk$2
.sym 96770 $false
.sym 96774 r_adc_master_rx_buffer_1[22]
.sym 96881 r_adc_master_rx_buffer_1[21]
.sym 96882 $false
.sym 96883 $false
.sym 96884 $false
.sym 96891 $abc$41427$n5536
.sym 96892 blink_simple_LED2.i_clk$2
.sym 96893 $false
.sym 96897 r_adc_master_tx_buffer_1[106][4]
.sym 96900 r_adc_master_tx_buffer_1[107][2]
.sym 96974 r_adc_master_tx_buffer_2[46][3]
.sym 96975 r_adc_master_tx_buffer_2[47][3]
.sym 96976 r_spi_master_tx_counter[0]
.sym 96977 r_spi_master_tx_counter[1]
.sym 96986 r_adc_master_rx_buffer_1[22]
.sym 96987 $false
.sym 96988 $false
.sym 96989 $false
.sym 96998 r_adc_master_rx_buffer_1[3]
.sym 96999 $false
.sym 97000 $false
.sym 97001 $false
.sym 97004 r_adc_master_rx_buffer_1[11]
.sym 97005 $false
.sym 97006 $false
.sym 97007 $false
.sym 97014 $abc$41427$n5569
.sym 97015 blink_simple_LED2.i_clk$2
.sym 97016 $false
.sym 97333 r_adc_master_rx_buffer_1[8]
.sym 97334 $false
.sym 97335 $false
.sym 97336 $false
.sym 97361 $abc$41427$n5542
.sym 97362 blink_simple_LED2.i_clk$2
.sym 97363 $false
.sym 97478 r_adc_master_tx_buffer_2[93][4]
.sym 97479 r_adc_master_tx_buffer_2[95][4]
.sym 97480 r_spi_master_tx_counter[0]
.sym 97481 r_spi_master_tx_counter[1]
.sym 97484 r_adc_master_tx_buffer_2[92][5]
.sym 97485 r_adc_master_tx_buffer_2[93][5]
.sym 97486 r_spi_master_tx_counter[1]
.sym 97487 r_spi_master_tx_counter[0]
.sym 97490 $abc$41427$n299
.sym 97491 r_spi_master_state[0]
.sym 97492 $false
.sym 97493 $false
.sym 97496 r_adc_master_rx_buffer_1[29]
.sym 97497 $false
.sym 97498 $false
.sym 97499 $false
.sym 97502 r_adc_master_rx_buffer_1[4]
.sym 97503 $false
.sym 97504 $false
.sym 97505 $false
.sym 97508 r_adc_master_rx_buffer_1[21]
.sym 97509 $false
.sym 97510 $false
.sym 97511 $false
.sym 97514 r_adc_master_rx_buffer_1[20]
.sym 97515 $false
.sym 97516 $false
.sym 97517 $false
.sym 97524 $abc$41427$n5581
.sym 97525 blink_simple_LED2.i_clk$2
.sym 97526 $false
.sym 97619 r_adc_master_rx_buffer_1[19]
.sym 97620 $false
.sym 97621 $false
.sym 97622 $false
.sym 97647 $abc$41427$n5578
.sym 97648 blink_simple_LED2.i_clk$2
.sym 97649 $false
.sym 97724 r_adc_master_tx_buffer_1[96][0]
.sym 97725 r_adc_master_tx_buffer_1[100][0]
.sym 97726 r_spi_master_tx_counter[2]
.sym 97727 $false
.sym 97742 r_adc_master_tx_buffer_2[88][0]
.sym 97743 r_adc_master_tx_buffer_2[89][0]
.sym 97744 r_spi_master_tx_counter[1]
.sym 97745 r_spi_master_tx_counter[0]
.sym 97748 r_adc_master_tx_buffer_2[81][3]
.sym 97749 r_adc_master_tx_buffer_2[85][3]
.sym 97750 r_spi_master_tx_counter[0]
.sym 97751 r_spi_master_tx_counter[2]
.sym 97760 r_adc_master_rx_buffer_1[19]
.sym 97761 $false
.sym 97762 $false
.sym 97763 $false
.sym 97770 $abc$41427$n5579
.sym 97771 blink_simple_LED2.i_clk$2
.sym 97772 $false
.sym 97847 r_adc_master_tx_buffer_1[110][0]
.sym 97848 r_adc_master_tx_buffer_1[111][0]
.sym 97849 r_spi_master_tx_counter[0]
.sym 97850 r_spi_master_tx_counter[1]
.sym 97859 r_adc_master_tx_buffer_1[108][4]
.sym 97860 r_adc_master_tx_buffer_1[109][4]
.sym 97861 r_spi_master_tx_counter[1]
.sym 97862 r_spi_master_tx_counter[0]
.sym 97865 r_adc_master_rx_buffer_1[8]
.sym 97866 $false
.sym 97867 $false
.sym 97868 $false
.sym 97871 r_adc_master_rx_buffer_1[28]
.sym 97872 $false
.sym 97873 $false
.sym 97874 $false
.sym 97889 r_adc_master_rx_buffer_1[0]
.sym 97890 $false
.sym 97891 $false
.sym 97892 $false
.sym 97893 $abc$41427$n5547
.sym 97894 blink_simple_LED2.i_clk$2
.sym 97895 $false
.sym 97970 r_adc_master_rx_buffer_1[31]
.sym 97971 $false
.sym 97972 $false
.sym 97973 $false
.sym 98006 r_adc_master_rx_buffer_1[10]
.sym 98007 $false
.sym 98008 $false
.sym 98009 $false
.sym 98016 $abc$41427$n5570
.sym 98017 blink_simple_LED2.i_clk$2
.sym 98018 $false
.sym 98099 r_adc_master_tx_buffer_1[104][0]
.sym 98100 r_adc_master_tx_buffer_1[106][0]
.sym 98101 r_spi_master_tx_counter[0]
.sym 98102 $abc$41427$n5051_1
.sym 98129 r_adc_master_rx_buffer_1[20]
.sym 98130 $false
.sym 98131 $false
.sym 98132 $false
.sym 98135 r_adc_master_rx_buffer_1[16]
.sym 98136 $false
.sym 98137 $false
.sym 98138 $false
.sym 98139 $abc$41427$n5489
.sym 98140 blink_simple_LED2.i_clk$2
.sym 98141 $false
.sym 98222 $abc$41427$n3428
.sym 98223 $abc$41427$n3429
.sym 98224 $abc$41427$n2721
.sym 98225 $false
.sym 98234 r_adc_master_rx_buffer_1[8]
.sym 98235 $false
.sym 98236 $false
.sym 98237 $false
.sym 98252 r_adc_master_rx_buffer_1[27]
.sym 98253 $false
.sym 98254 $false
.sym 98255 $false
.sym 98262 $abc$41427$n5479
.sym 98263 blink_simple_LED2.i_clk$2
.sym 98264 $false
.sym 98345 r_adc_master_rx_buffer_1[11]
.sym 98346 r_spi_master_adc_rx_data[1]
.sym 98347 $abc$41427$n4675_1
.sym 98348 $abc$41427$n3279
.sym 98375 r_adc_master_rx_buffer_1[4]
.sym 98376 r_spi_master_adc_rx_data[10]
.sym 98377 $abc$41427$n4675_1
.sym 98378 $abc$41427$n3279
.sym 98385 $true
.sym 98386 blink_simple_LED2.i_clk$2
.sym 98387 $false
.sym 98492 r_adc_master_rx_buffer_1[6]
.sym 98493 $false
.sym 98494 $false
.sym 98495 $false
.sym 98508 $abc$41427$n5540
.sym 98509 blink_simple_LED2.i_clk$2
.sym 98510 $false
.sym 98591 r_adc_master_tx_buffer_2[50][2]
.sym 98592 r_adc_master_tx_buffer_2[51][2]
.sym 98593 r_spi_master_tx_counter[0]
.sym 98594 $false
.sym 98597 r_adc_master_tx_buffer_2[66][6]
.sym 98598 r_adc_master_tx_buffer_2[70][6]
.sym 98599 r_spi_master_tx_counter[0]
.sym 98600 r_spi_master_tx_counter[2]
.sym 98615 r_adc_master_tx_buffer_2[0][3]
.sym 98616 r_adc_master_tx_buffer_2[1][3]
.sym 98617 r_spi_master_tx_counter[0]
.sym 98618 $false
.sym 98621 r_adc_master_tx_buffer_2[3][1]
.sym 98622 r_adc_master_tx_buffer_2[7][1]
.sym 98623 r_spi_master_tx_counter[2]
.sym 98624 r_spi_master_tx_counter[0]
.sym 98627 r_adc_master_rx_buffer_1[14]
.sym 98628 $false
.sym 98629 $false
.sym 98630 $false
.sym 98631 $abc$41427$n5574
.sym 98632 blink_simple_LED2.i_clk$2
.sym 98633 $false
.sym 98720 r_adc_master_tx_buffer_1[2][3]
.sym 98721 r_adc_master_tx_buffer_1[6][3]
.sym 98722 r_spi_master_tx_counter[0]
.sym 98723 r_spi_master_tx_counter[2]
.sym 98726 $abc$41427$n3662
.sym 98727 $abc$41427$n3661
.sym 98728 r_spi_master_tx_counter[1]
.sym 98729 r_spi_master_tx_counter[3]
.sym 98732 r_adc_master_rx_buffer_1[11]
.sym 98733 $false
.sym 98734 $false
.sym 98735 $false
.sym 98754 $abc$41427$n5486
.sym 98755 blink_simple_LED2.i_clk$2
.sym 98756 $false
.sym 98831 r_adc_master_tx_buffer_1[8][3]
.sym 98832 r_adc_master_tx_buffer_1[9][3]
.sym 98833 r_spi_master_tx_counter[1]
.sym 98834 r_spi_master_tx_counter[0]
.sym 98837 $abc$41427$n4227_1
.sym 98838 $abc$41427$n4226_1
.sym 98839 r_spi_master_tx_counter[1]
.sym 98840 r_spi_master_tx_counter[2]
.sym 98843 r_adc_master_tx_buffer_2[83][3]
.sym 98844 r_adc_master_tx_buffer_2[87][3]
.sym 98845 r_spi_master_tx_counter[0]
.sym 98846 r_spi_master_tx_counter[2]
.sym 98849 r_adc_master_tx_buffer_2[68][6]
.sym 98850 r_adc_master_tx_buffer_2[69][6]
.sym 98851 r_spi_master_tx_counter[0]
.sym 98852 $false
.sym 98855 r_adc_master_rx_buffer_1[3]
.sym 98856 $false
.sym 98857 $false
.sym 98858 $false
.sym 98861 r_adc_master_rx_buffer_1[16]
.sym 98862 $false
.sym 98863 $false
.sym 98864 $false
.sym 98867 r_adc_master_rx_buffer_1[30]
.sym 98868 $false
.sym 98869 $false
.sym 98870 $false
.sym 98877 $abc$41427$n5579
.sym 98878 blink_simple_LED2.i_clk$2
.sym 98879 $false
.sym 98954 $abc$41427$n4030
.sym 98955 $abc$41427$n4031
.sym 98956 r_spi_master_tx_counter[1]
.sym 98957 $false
.sym 98960 r_adc_master_tx_buffer_2[0][1]
.sym 98961 r_adc_master_tx_buffer_2[4][1]
.sym 98962 r_spi_master_tx_counter[2]
.sym 98963 $false
.sym 98966 r_adc_master_tx_buffer_1[98][3]
.sym 98967 r_adc_master_tx_buffer_1[99][3]
.sym 98968 r_spi_master_tx_counter[0]
.sym 98969 $false
.sym 98972 $abc$41427$n3659
.sym 98973 $abc$41427$n3658
.sym 98974 r_spi_master_tx_counter[1]
.sym 98975 r_spi_master_tx_counter[0]
.sym 98978 r_adc_master_tx_buffer_1[10][0]
.sym 98979 r_adc_master_tx_buffer_1[11][0]
.sym 98980 r_spi_master_tx_counter[0]
.sym 98981 r_spi_master_tx_counter[1]
.sym 98984 $abc$41427$n3660
.sym 98985 $abc$41427$n3657
.sym 98986 $abc$41427$n3663
.sym 98987 $abc$41427$n3666
.sym 98990 r_adc_master_rx_buffer_1[26]
.sym 98991 $false
.sym 98992 $false
.sym 98993 $false
.sym 99000 $abc$41427$n5479
.sym 99001 blink_simple_LED2.i_clk$2
.sym 99002 $false
.sym 99077 r_adc_master_range_state[0]
.sym 99078 r_adc_master_range_state[2]
.sym 99079 r_adc_master_range_state[3]
.sym 99080 $false
.sym 99083 $abc$41427$n3816
.sym 99084 $abc$41427$n3817
.sym 99085 $abc$41427$n2717
.sym 99086 $abc$41427$n3813
.sym 99089 $abc$41427$n3814
.sym 99090 $abc$41427$n3815
.sym 99091 $abc$41427$n2721
.sym 99092 $false
.sym 99095 r_adc_master_tx_buffer_2[81][0]
.sym 99096 r_adc_master_tx_buffer_2[85][0]
.sym 99097 r_spi_master_tx_counter[2]
.sym 99098 $false
.sym 99101 r_adc_master_range_state[2]
.sym 99102 r_adc_master_range_state[3]
.sym 99103 $abc$41427$n16
.sym 99104 $false
.sym 99107 r_adc_master_rx_buffer_1[12]
.sym 99108 $false
.sym 99109 $false
.sym 99110 $false
.sym 99119 r_adc_master_rx_buffer_1[25]
.sym 99120 $false
.sym 99121 $false
.sym 99122 $false
.sym 99123 $abc$41427$n5556
.sym 99124 blink_simple_LED2.i_clk$2
.sym 99125 $false
.sym 99200 r_adc_master_tx_buffer_2[84][6]
.sym 99201 r_adc_master_tx_buffer_2[85][6]
.sym 99202 r_spi_master_tx_counter[0]
.sym 99203 $false
.sym 99206 $abc$41427$n2692
.sym 99207 $abc$41427$n16
.sym 99208 $false
.sym 99209 $false
.sym 99218 $abc$41427$n3589
.sym 99219 $abc$41427$n3588
.sym 99220 r_spi_master_tx_counter[1]
.sym 99221 r_spi_master_tx_counter[0]
.sym 99224 r_adc_master_tx_buffer_1[81][1]
.sym 99225 r_adc_master_tx_buffer_1[85][1]
.sym 99226 r_spi_master_tx_counter[2]
.sym 99227 $false
.sym 99230 $abc$41427$n3279
.sym 99231 $0\r_adc_master_range_state[3:0][0]
.sym 99232 $false
.sym 99233 $false
.sym 99242 $abc$41427$n3
.sym 99243 $false
.sym 99244 $false
.sym 99245 $false
.sym 99246 $abc$41427$n534
.sym 99247 blink_simple_LED2.i_clk$2
.sym 99248 $false
.sym 99347 r_adc_master_rx_buffer_1[9]
.sym 99348 $false
.sym 99349 $false
.sym 99350 $false
.sym 99369 $abc$41427$n5509
.sym 99370 blink_simple_LED2.i_clk$2
.sym 99371 $false
.sym 99446 r_adc_master_tx_buffer_2[44][5]
.sym 99447 r_adc_master_tx_buffer_2[45][5]
.sym 99448 r_spi_master_tx_counter[1]
.sym 99449 r_spi_master_tx_counter[0]
.sym 99452 $abc$41427$n3620
.sym 99453 $abc$41427$n3619
.sym 99454 r_spi_master_tx_counter[1]
.sym 99455 r_spi_master_tx_counter[3]
.sym 99458 r_adc_master_tx_buffer_1[0][1]
.sym 99459 r_adc_master_tx_buffer_1[4][1]
.sym 99460 r_spi_master_tx_counter[2]
.sym 99461 $false
.sym 99464 $abc$41427$n3617
.sym 99465 $abc$41427$n3616
.sym 99466 r_spi_master_tx_counter[1]
.sym 99467 r_spi_master_tx_counter[0]
.sym 99470 r_adc_master_tx_buffer_1[58][1]
.sym 99471 r_adc_master_tx_buffer_1[59][1]
.sym 99472 r_spi_master_tx_counter[0]
.sym 99473 r_spi_master_tx_counter[1]
.sym 99476 $abc$41427$n3618
.sym 99477 $abc$41427$n3615
.sym 99478 $abc$41427$n3621
.sym 99479 $abc$41427$n3624
.sym 99488 r_adc_master_rx_buffer_1[19]
.sym 99489 $false
.sym 99490 $false
.sym 99491 $false
.sym 99492 $abc$41427$n5566
.sym 99493 blink_simple_LED2.i_clk$2
.sym 99494 $false
.sym 99569 $abc$41427$n3343
.sym 99570 $abc$41427$n3342
.sym 99571 $abc$41427$n2717
.sym 99572 $false
.sym 99593 r_adc_master_tx_buffer_2[32][3]
.sym 99594 r_adc_master_tx_buffer_2[33][3]
.sym 99595 r_spi_master_tx_counter[0]
.sym 99596 $false
.sym 99599 r_adc_master_tx_buffer_2[44][0]
.sym 99600 r_adc_master_tx_buffer_2[45][0]
.sym 99601 r_spi_master_tx_counter[1]
.sym 99602 r_spi_master_tx_counter[0]
.sym 99605 r_adc_master_rx_buffer_1[18]
.sym 99606 $false
.sym 99607 $false
.sym 99608 $false
.sym 99611 r_adc_master_rx_buffer_1[9]
.sym 99612 $false
.sym 99613 $false
.sym 99614 $false
.sym 99615 $abc$41427$n5513
.sym 99616 blink_simple_LED2.i_clk$2
.sym 99617 $false
.sym 99692 r_adc_master_tx_buffer_2[57][7]
.sym 99693 r_adc_master_tx_buffer_2[59][7]
.sym 99694 r_spi_master_tx_counter[0]
.sym 99695 r_spi_master_tx_counter[1]
.sym 99698 r_adc_master_tx_buffer_1[3][1]
.sym 99699 r_adc_master_tx_buffer_1[7][1]
.sym 99700 r_spi_master_tx_counter[2]
.sym 99701 r_spi_master_tx_counter[0]
.sym 99710 r_adc_master_rx_buffer_1[1]
.sym 99711 $false
.sym 99712 $false
.sym 99713 $false
.sym 99716 r_adc_master_rx_buffer_1[14]
.sym 99717 $false
.sym 99718 $false
.sym 99719 $false
.sym 99722 r_adc_master_rx_buffer_1[25]
.sym 99723 $false
.sym 99724 $false
.sym 99725 $false
.sym 99728 r_adc_master_rx_buffer_1[20]
.sym 99729 $false
.sym 99730 $false
.sym 99731 $false
.sym 99738 $abc$41427$n5486
.sym 99739 blink_simple_LED2.i_clk$2
.sym 99740 $false
.sym 99815 r_adc_master_tx_buffer_1[2][6]
.sym 99816 r_adc_master_tx_buffer_1[6][6]
.sym 99817 r_spi_master_tx_counter[0]
.sym 99818 r_spi_master_tx_counter[2]
.sym 99827 $abc$41427$n4376_1
.sym 99828 $abc$41427$n4375_1
.sym 99829 r_spi_master_tx_counter[1]
.sym 99830 r_spi_master_tx_counter[3]
.sym 99845 r_adc_master_tx_buffer_2[58][5]
.sym 99846 r_adc_master_tx_buffer_2[59][5]
.sym 99847 r_spi_master_tx_counter[0]
.sym 99848 r_spi_master_tx_counter[1]
.sym 99851 r_adc_master_rx_buffer_1[3]
.sym 99852 $false
.sym 99853 $false
.sym 99854 $false
.sym 99861 $abc$41427$n5540
.sym 99862 blink_simple_LED2.i_clk$2
.sym 99863 $false
.sym 99900 $true
.sym 99937 spiMasterADC.SPI_Master_Inst.r_SPI_Clk_Count[0]$2
.sym 99938 $false
.sym 99939 spiMasterADC.SPI_Master_Inst.r_SPI_Clk_Count[0]
.sym 99940 $false
.sym 99941 $false
.sym 99943 $auto$alumacc.cc:474:replace_alu$1657.C[2]
.sym 99945 $false
.sym 99946 spiMasterADC.SPI_Master_Inst.r_SPI_Clk_Count[1]
.sym 99950 $false
.sym 99951 $false
.sym 99952 spiMasterADC.SPI_Master_Inst.r_SPI_Clk_Count[2]
.sym 99953 $auto$alumacc.cc:474:replace_alu$1657.C[2]
.sym 99956 r_adc_master_rx_buffer_1[3]
.sym 99957 $false
.sym 99958 $false
.sym 99959 $false
.sym 99980 r_adc_master_rx_buffer_1[29]
.sym 99981 $false
.sym 99982 $false
.sym 99983 $false
.sym 99984 $abc$41427$n5578
.sym 99985 blink_simple_LED2.i_clk$2
.sym 99986 $false
.sym 100067 $abc$41427$n3933
.sym 100068 $abc$41427$n3932
.sym 100069 r_spi_master_tx_counter[1]
.sym 100070 r_spi_master_tx_counter[3]
.sym 100073 r_adc_master_tx_buffer_1[83][4]
.sym 100074 r_adc_master_tx_buffer_1[87][4]
.sym 100075 r_spi_master_tx_counter[2]
.sym 100076 r_spi_master_tx_counter[0]
.sym 100097 r_adc_master_rx_buffer_1[31]
.sym 100098 $false
.sym 100099 $false
.sym 100100 $false
.sym 100103 r_adc_master_rx_buffer_1[13]
.sym 100104 $false
.sym 100105 $false
.sym 100106 $false
.sym 100107 $abc$41427$n5584
.sym 100108 blink_simple_LED2.i_clk$2
.sym 100109 $false
.sym 100190 r_adc_master_tx_buffer_2[72][1]
.sym 100191 r_adc_master_tx_buffer_2[73][1]
.sym 100192 r_spi_master_tx_counter[1]
.sym 100193 r_spi_master_tx_counter[0]
.sym 100208 $abc$41427$n2765
.sym 100209 $abc$41427$n2764
.sym 100210 r_spi_master_tx_counter[1]
.sym 100211 r_spi_master_tx_counter[0]
.sym 100214 r_adc_master_rx_buffer_1[17]
.sym 100215 $false
.sym 100216 $false
.sym 100217 $false
.sym 100226 r_adc_master_rx_buffer_1[25]
.sym 100227 $false
.sym 100228 $false
.sym 100229 $false
.sym 100230 $abc$41427$n5576
.sym 100231 blink_simple_LED2.i_clk$2
.sym 100232 $false
.sym 100319 r_adc_master_rx_buffer_1[21]
.sym 100320 $false
.sym 100321 $false
.sym 100322 $false
.sym 100325 r_adc_master_rx_buffer_1[5]
.sym 100326 $false
.sym 100327 $false
.sym 100328 $false
.sym 100343 r_adc_master_rx_buffer_1[23]
.sym 100344 $false
.sym 100345 $false
.sym 100346 $false
.sym 100353 $abc$41427$n5572
.sym 100354 blink_simple_LED2.i_clk$2
.sym 100355 $false
.sym 100430 $abc$41427$n3667
.sym 100431 $abc$41427$n3668
.sym 100432 $abc$41427$n2721
.sym 100433 r_spi_master_tx_counter[4]
.sym 100442 r_adc_master_rx_buffer_1[1]
.sym 100443 $false
.sym 100444 $false
.sym 100445 $false
.sym 100472 r_adc_master_rx_buffer_1[10]
.sym 100473 $false
.sym 100474 $false
.sym 100475 $false
.sym 100476 $abc$41427$n5474
.sym 100477 blink_simple_LED2.i_clk$2
.sym 100478 $false
.sym 100565 r_adc_master_rx_buffer_1[10]
.sym 100566 $false
.sym 100567 $false
.sym 100568 $false
.sym 100599 $abc$41427$n5545
.sym 100600 blink_simple_LED2.i_clk$2
.sym 100601 $false
.sym 100676 r_adc_master_tx_buffer_1[106][2]
.sym 100677 r_adc_master_tx_buffer_1[107][2]
.sym 100678 r_spi_master_tx_counter[0]
.sym 100679 r_spi_master_tx_counter[1]
.sym 100700 r_adc_master_rx_buffer_1[1]
.sym 100701 $false
.sym 100702 $false
.sym 100703 $false
.sym 100718 r_adc_master_rx_buffer_1[22]
.sym 100719 $false
.sym 100720 $false
.sym 100721 $false
.sym 100722 $abc$41427$n5579
.sym 100723 blink_simple_LED2.i_clk$2
.sym 100724 $false
.sym 100799 r_adc_master_tx_buffer_2[30][1]
.sym 100800 r_adc_master_tx_buffer_2[31][1]
.sym 100801 r_spi_master_tx_counter[1]
.sym 100802 r_spi_master_tx_counter[0]
.sym 100805 r_adc_master_rx_buffer_1[24]
.sym 100806 $false
.sym 100807 $false
.sym 100808 $false
.sym 100835 r_adc_master_rx_buffer_1[29]
.sym 100836 $false
.sym 100837 $false
.sym 100838 $false
.sym 100841 r_adc_master_rx_buffer_1[8]
.sym 100842 $false
.sym 100843 $false
.sym 100844 $false
.sym 100845 $abc$41427$n5569
.sym 100846 blink_simple_LED2.i_clk$2
.sym 100847 $false
.sym 100940 $abc$41427$n3279
.sym 100941 $abc$41427$n4675_1
.sym 100942 r_adc_master_rx_buffer_1[22]
.sym 100943 $false
.sym 100968 $true
.sym 100969 blink_simple_LED2.i_clk$2
.sym 100970 $false
.sym 101063 r_adc_master_rx_buffer_1[12]
.sym 101064 $false
.sym 101065 $false
.sym 101066 $false
.sym 101081 r_adc_master_rx_buffer_1[2]
.sym 101082 $false
.sym 101083 $false
.sym 101084 $false
.sym 101091 $abc$41427$n5545
.sym 101092 blink_simple_LED2.i_clk$2
.sym 101093 $false
.sym 101318 r_adc_master_tx_buffer_2[119][3]
.sym 101324 r_adc_master_tx_buffer_2[117][5]
.sym 101396 $abc$41427$n884
.sym 101398 r_adc_master_tx_buffer_1[80][4]
.sym 101399 r_adc_master_tx_buffer_1[83][5]
.sym 101533 $abc$41427$n4282_1
.sym 101534 r_adc_master_tx_buffer_2[52][2]
.sym 101535 r_adc_master_tx_buffer_2[52][6]
.sym 101537 r_adc_master_tx_buffer_2[52][4]
.sym 101538 r_adc_master_tx_buffer_2[54][4]
.sym 101634 $abc$41427$n5259
.sym 101635 $abc$41427$n3532
.sym 101636 r_adc_master_tx_buffer_2[78][7]
.sym 101736 $abc$41427$n3425
.sym 101739 $abc$41427$n4017
.sym 101742 r_adc_master_tx_buffer_2[87][7]
.sym 101838 $abc$41427$n3055
.sym 101841 r_adc_master_tx_buffer_1[104][0]
.sym 101943 r_adc_master_tx_buffer_1[44][4]
.sym 101944 r_adc_master_tx_buffer_1[45][6]
.sym 102043 $abc$41427$n4328_1
.sym 102045 $abc$41427$n4329_1
.sym 102048 r_adc_master_tx_buffer_2[32][7]
.sym 102145 $abc$41427$n5088
.sym 102146 $abc$41427$n5089_1
.sym 102147 r_adc_master_tx_buffer_2[93][1]
.sym 102149 r_adc_master_tx_buffer_2[94][6]
.sym 102150 r_adc_master_tx_buffer_2[94][1]
.sym 102246 $abc$41427$n3636
.sym 102247 r_adc_master_tx_buffer_1[60][1]
.sym 102250 r_adc_master_tx_buffer_1[62][6]
.sym 102251 r_adc_master_tx_buffer_1[61][4]
.sym 102252 r_adc_master_tx_buffer_1[61][1]
.sym 102349 $abc$41427$n4366_1
.sym 102350 r_adc_master_tx_buffer_2[70][6]
.sym 102353 r_adc_master_tx_buffer_2[68][6]
.sym 102450 $abc$41427$n3691
.sym 102452 $abc$41427$n3786
.sym 102453 r_adc_master_tx_buffer_1[6][3]
.sym 102454 r_adc_master_tx_buffer_1[5][6]
.sym 102551 r_adc_master_tx_buffer_1[9][7]
.sym 102555 r_adc_master_tx_buffer_1[9][6]
.sym 102556 r_adc_master_tx_buffer_1[10][6]
.sym 102557 r_adc_master_tx_buffer_1[9][3]
.sym 102558 r_adc_master_tx_buffer_1[9][0]
.sym 102653 $abc$41427$n4101_1
.sym 102654 $abc$41427$n4100_1
.sym 102658 $abc$41427$n4030
.sym 102660 r_adc_master_tx_buffer_1[98][3]
.sym 102756 $abc$41427$n3625
.sym 102758 r_adc_master_range_state[2]
.sym 102760 r_adc_master_range_state[3]
.sym 102761 r_adc_master_range_state[0]
.sym 102857 $abc$41427$n3589
.sym 102858 $abc$41427$n2821_1
.sym 102859 $abc$41427$n3817
.sym 102860 r_adc_master_tx_buffer_1[12][2]
.sym 102861 r_adc_master_tx_buffer_1[15][2]
.sym 102862 r_adc_master_tx_buffer_1[14][5]
.sym 102863 r_adc_master_tx_buffer_1[13][2]
.sym 102864 r_adc_master_tx_buffer_1[14][4]
.sym 102963 r_adc_master_tx_buffer_2[31][5]
.sym 102965 r_adc_master_tx_buffer_2[28][7]
.sym 102966 r_adc_master_tx_buffer_2[29][0]
.sym 103061 $abc$41427$n4284_1
.sym 103062 $abc$41427$n3995
.sym 103063 $abc$41427$n4974_1
.sym 103064 $abc$41427$n3624
.sym 103065 $abc$41427$n3635
.sym 103066 $abc$41427$n3616
.sym 103067 r_adc_master_tx_buffer_2[52][5]
.sym 103068 r_adc_master_tx_buffer_2[55][0]
.sym 103164 $abc$41427$n3343
.sym 103165 $abc$41427$n4117_1
.sym 103166 $abc$41427$n5092
.sym 103167 $abc$41427$n5091
.sym 103168 $abc$41427$n4338_1
.sym 103169 r_adc_master_tx_buffer_1[71][5]
.sym 103266 $abc$41427$n2765
.sym 103268 $abc$41427$n3686
.sym 103269 r_adc_master_tx_buffer_2[62][2]
.sym 103270 r_adc_master_tx_buffer_2[61][1]
.sym 103271 r_adc_master_tx_buffer_2[60][1]
.sym 103367 $abc$41427$n4140_1
.sym 103368 $abc$41427$n2988
.sym 103369 $abc$41427$n3979
.sym 103371 $abc$41427$n4138_1
.sym 103372 $abc$41427$n4139_1
.sym 103374 r_adc_master_tx_buffer_2[106][7]
.sym 103469 $abc$41427$n4456_1
.sym 103470 $abc$41427$n3996
.sym 103472 r_adc_master_tx_buffer_2[65][2]
.sym 103473 r_adc_master_tx_buffer_2[65][5]
.sym 103474 r_adc_master_tx_buffer_2[66][2]
.sym 103475 r_adc_master_tx_buffer_2[67][3]
.sym 103476 r_adc_master_tx_buffer_2[66][4]
.sym 103572 $abc$41427$n4102_1
.sym 103574 $abc$41427$n3933
.sym 103576 r_adc_master_tx_buffer_1[82][4]
.sym 103577 r_adc_master_tx_buffer_1[82][1]
.sym 103578 r_adc_master_tx_buffer_1[80][5]
.sym 103673 $abc$41427$n2766
.sym 103674 r_adc_master_tx_buffer_1[84][6]
.sym 103676 r_adc_master_tx_buffer_1[86][3]
.sym 103679 r_adc_master_tx_buffer_1[86][4]
.sym 103680 r_adc_master_tx_buffer_1[84][1]
.sym 103775 $abc$41427$n2768
.sym 103776 $abc$41427$n4286_1
.sym 103777 $abc$41427$n3458
.sym 103778 $abc$41427$n3460
.sym 103779 $abc$41427$n4441_1
.sym 103780 r_adc_master_tx_buffer_2[51][6]
.sym 103782 r_adc_master_tx_buffer_2[50][3]
.sym 103878 r_adc_master_tx_buffer_1[6][0]
.sym 103880 r_adc_master_tx_buffer_1[4][6]
.sym 103882 r_adc_master_tx_buffer_1[7][5]
.sym 103979 $abc$41427$n4956_1
.sym 103983 $abc$41427$n2773
.sym 103985 r_adc_master_tx_buffer_1[84][5]
.sym 104081 r_adc_master_tx_buffer_1[74][1]
.sym 104083 r_adc_master_tx_buffer_1[72][6]
.sym 104086 r_adc_master_tx_buffer_1[73][2]
.sym 104183 $abc$41427$n3459
.sym 104186 r_adc_master_tx_buffer_2[81][4]
.sym 104190 r_adc_master_tx_buffer_2[81][0]
.sym 104285 r_adc_master_tx_buffer_1[86][5]
.sym 104287 r_adc_master_tx_buffer_1[84][7]
.sym 104290 r_adc_master_tx_buffer_1[84][2]
.sym 104291 r_adc_master_tx_buffer_1[85][0]
.sym 104391 r_adc_master_tx_buffer_2[79][5]
.sym 104491 r_adc_master_tx_buffer_2[49][0]
.sym 104492 r_adc_master_tx_buffer_2[50][6]
.sym 104723 r_adc_master_tx_buffer_2[53][6]
.sym 104802 r_adc_master_rx_buffer_1[3]
.sym 104803 $false
.sym 104804 $false
.sym 104805 $false
.sym 104838 r_adc_master_rx_buffer_1[21]
.sym 104839 $false
.sym 104840 $false
.sym 104841 $false
.sym 104842 $abc$41427$n5587$2
.sym 104843 blink_simple_LED2.i_clk$2
.sym 104844 $false
.sym 104849 $abc$41427$n3169
.sym 104850 $abc$41427$n3178
.sym 104852 $abc$41427$n299
.sym 104854 r_spi_master_reset
.sym 104855 r_spi_master_state[1]
.sym 104856 r_spi_master_state[0]
.sym 104977 r_spi_master_reset
.sym 104978 $false
.sym 104979 $false
.sym 104980 $false
.sym 104989 r_adc_master_rx_buffer_1[28]
.sym 104990 $false
.sym 104991 $false
.sym 104992 $false
.sym 104995 r_adc_master_rx_buffer_1[5]
.sym 104996 $false
.sym 104997 $false
.sym 104998 $false
.sym 105005 $abc$41427$n5529
.sym 105006 blink_simple_LED2.i_clk$2
.sym 105007 $false
.sym 105009 $abc$41427$n4330_1
.sym 105012 r_adc_master_tx_buffer_1[98][6]
.sym 105094 r_adc_master_tx_buffer_2[52][6]
.sym 105095 r_adc_master_tx_buffer_2[53][6]
.sym 105096 r_spi_master_tx_counter[0]
.sym 105097 $false
.sym 105100 r_adc_master_rx_buffer_1[26]
.sym 105101 $false
.sym 105102 $false
.sym 105103 $false
.sym 105106 r_adc_master_rx_buffer_1[30]
.sym 105107 $false
.sym 105108 $false
.sym 105109 $false
.sym 105118 r_adc_master_rx_buffer_1[28]
.sym 105119 $false
.sym 105120 $false
.sym 105121 $false
.sym 105124 r_adc_master_rx_buffer_1[12]
.sym 105125 $false
.sym 105126 $false
.sym 105127 $false
.sym 105128 $abc$41427$n5571
.sym 105129 blink_simple_LED2.i_clk$2
.sym 105130 $false
.sym 105131 $abc$41427$n5258
.sym 105132 $abc$41427$n3531
.sym 105133 $abc$41427$n3528
.sym 105134 r_adc_master_tx_buffer_1[97][0]
.sym 105137 r_adc_master_tx_buffer_1[99][0]
.sym 105138 r_adc_master_tx_buffer_1[99][2]
.sym 105211 $abc$41427$n3529
.sym 105212 $abc$41427$n3532
.sym 105213 r_spi_master_tx_counter[0]
.sym 105214 $abc$41427$n5258
.sym 105217 r_adc_master_tx_buffer_1[98][0]
.sym 105218 r_adc_master_tx_buffer_1[102][0]
.sym 105219 r_spi_master_tx_counter[2]
.sym 105220 $false
.sym 105223 r_adc_master_rx_buffer_1[15]
.sym 105224 $false
.sym 105225 $false
.sym 105226 $false
.sym 105251 $abc$41427$n5577
.sym 105252 blink_simple_LED2.i_clk$2
.sym 105253 $false
.sym 105254 r_adc_master_tx_buffer_2[92][1]
.sym 105255 r_adc_master_tx_buffer_2[94][3]
.sym 105256 r_adc_master_tx_buffer_2[95][1]
.sym 105257 r_adc_master_tx_buffer_2[95][5]
.sym 105258 r_adc_master_tx_buffer_2[92][0]
.sym 105259 r_adc_master_tx_buffer_2[93][0]
.sym 105260 r_adc_master_tx_buffer_2[94][5]
.sym 105261 r_adc_master_tx_buffer_2[94][4]
.sym 105334 r_adc_master_tx_buffer_2[92][0]
.sym 105335 r_adc_master_tx_buffer_2[93][0]
.sym 105336 r_spi_master_tx_counter[1]
.sym 105337 r_spi_master_tx_counter[0]
.sym 105352 r_adc_master_tx_buffer_2[94][5]
.sym 105353 r_adc_master_tx_buffer_2[95][5]
.sym 105354 r_spi_master_tx_counter[0]
.sym 105355 r_spi_master_tx_counter[1]
.sym 105370 r_adc_master_rx_buffer_1[7]
.sym 105371 $false
.sym 105372 $false
.sym 105373 $false
.sym 105374 $abc$41427$n5579
.sym 105375 blink_simple_LED2.i_clk$2
.sym 105376 $false
.sym 105379 r_adc_master_tx_buffer_2[115][3]
.sym 105382 r_adc_master_tx_buffer_2[113][3]
.sym 105383 r_adc_master_tx_buffer_2[112][2]
.sym 105457 r_adc_master_tx_buffer_2[115][3]
.sym 105458 r_adc_master_tx_buffer_2[119][3]
.sym 105459 r_spi_master_tx_counter[2]
.sym 105460 r_spi_master_tx_counter[1]
.sym 105475 r_adc_master_rx_buffer_1[24]
.sym 105476 $false
.sym 105477 $false
.sym 105478 $false
.sym 105497 $abc$41427$n5545
.sym 105498 blink_simple_LED2.i_clk$2
.sym 105499 $false
.sym 105500 $abc$41427$n4531_1
.sym 105502 $abc$41427$n4532_1
.sym 105504 r_adc_master_tx_buffer_1[97][4]
.sym 105598 r_adc_master_rx_buffer_1[28]
.sym 105599 $false
.sym 105600 $false
.sym 105601 $false
.sym 105604 r_adc_master_rx_buffer_1[22]
.sym 105605 $false
.sym 105606 $false
.sym 105607 $false
.sym 105620 $abc$41427$n5503
.sym 105621 blink_simple_LED2.i_clk$2
.sym 105622 $false
.sym 105623 r_adc_master_tx_buffer_2[97][5]
.sym 105625 r_adc_master_tx_buffer_2[98][2]
.sym 105626 r_adc_master_tx_buffer_2[99][6]
.sym 105627 r_adc_master_tx_buffer_2[98][4]
.sym 105629 r_adc_master_tx_buffer_2[98][5]
.sym 105709 $abc$41427$n4330_1
.sym 105710 $abc$41427$n4329_1
.sym 105711 r_spi_master_tx_counter[1]
.sym 105712 r_spi_master_tx_counter[3]
.sym 105721 r_adc_master_tx_buffer_1[99][6]
.sym 105722 r_adc_master_tx_buffer_1[103][6]
.sym 105723 r_spi_master_tx_counter[2]
.sym 105724 r_spi_master_tx_counter[0]
.sym 105739 r_adc_master_rx_buffer_1[31]
.sym 105740 $false
.sym 105741 $false
.sym 105742 $false
.sym 105743 $abc$41427$n5566
.sym 105744 blink_simple_LED2.i_clk$2
.sym 105745 $false
.sym 105746 $abc$41427$n4033
.sym 105747 r_adc_master_tx_buffer_2[7][7]
.sym 105750 r_adc_master_tx_buffer_2[6][3]
.sym 105752 r_adc_master_tx_buffer_2[5][5]
.sym 105753 r_adc_master_tx_buffer_2[7][3]
.sym 105832 r_adc_master_tx_buffer_2[94][1]
.sym 105833 r_adc_master_tx_buffer_2[95][1]
.sym 105834 r_spi_master_tx_counter[1]
.sym 105835 r_spi_master_tx_counter[0]
.sym 105838 r_adc_master_tx_buffer_2[92][1]
.sym 105839 r_adc_master_tx_buffer_2[93][1]
.sym 105840 r_spi_master_tx_counter[1]
.sym 105841 $abc$41427$n5088
.sym 105844 r_adc_master_rx_buffer_1[17]
.sym 105845 $false
.sym 105846 $false
.sym 105847 $false
.sym 105856 r_adc_master_rx_buffer_1[14]
.sym 105857 $false
.sym 105858 $false
.sym 105859 $false
.sym 105862 r_adc_master_rx_buffer_1[9]
.sym 105863 $false
.sym 105864 $false
.sym 105865 $false
.sym 105866 $abc$41427$n5581
.sym 105867 blink_simple_LED2.i_clk$2
.sym 105868 $false
.sym 105869 $abc$41427$n4202_1
.sym 105870 $abc$41427$n4227_1
.sym 105871 r_adc_master_tx_buffer_2[65][6]
.sym 105872 r_adc_master_tx_buffer_2[64][5]
.sym 105873 r_adc_master_tx_buffer_2[67][6]
.sym 105874 r_adc_master_tx_buffer_2[65][3]
.sym 105875 r_adc_master_tx_buffer_2[64][6]
.sym 105949 r_adc_master_tx_buffer_1[60][1]
.sym 105950 r_adc_master_tx_buffer_1[61][1]
.sym 105951 r_spi_master_tx_counter[1]
.sym 105952 r_spi_master_tx_counter[0]
.sym 105955 r_adc_master_rx_buffer_1[25]
.sym 105956 $false
.sym 105957 $false
.sym 105958 $false
.sym 105973 r_adc_master_rx_buffer_1[14]
.sym 105974 $false
.sym 105975 $false
.sym 105976 $false
.sym 105979 r_adc_master_rx_buffer_1[20]
.sym 105980 $false
.sym 105981 $false
.sym 105982 $false
.sym 105985 r_adc_master_rx_buffer_1[17]
.sym 105986 $false
.sym 105987 $false
.sym 105988 $false
.sym 105989 $abc$41427$n5515
.sym 105990 blink_simple_LED2.i_clk$2
.sym 105991 $false
.sym 105992 $abc$41427$n3120
.sym 105993 $abc$41427$n3118_1
.sym 105997 $abc$41427$n3119_1
.sym 105999 r_adc_master_tx_buffer_1[115][0]
.sym 106078 r_adc_master_tx_buffer_1[62][6]
.sym 106079 r_adc_master_tx_buffer_1[63][6]
.sym 106080 r_spi_master_tx_counter[0]
.sym 106081 r_spi_master_tx_counter[1]
.sym 106084 r_adc_master_rx_buffer_1[14]
.sym 106085 $false
.sym 106086 $false
.sym 106087 $false
.sym 106102 r_adc_master_rx_buffer_1[30]
.sym 106103 $false
.sym 106104 $false
.sym 106105 $false
.sym 106112 $abc$41427$n5575
.sym 106113 blink_simple_LED2.i_clk$2
.sym 106114 $false
.sym 106115 $abc$41427$n4032
.sym 106117 $abc$41427$n3983
.sym 106118 $abc$41427$n3997
.sym 106119 r_adc_master_tx_buffer_2[68][5]
.sym 106121 r_adc_master_tx_buffer_2[69][1]
.sym 106122 r_adc_master_tx_buffer_2[70][5]
.sym 106195 $abc$41427$n3693
.sym 106196 $abc$41427$n3692
.sym 106197 r_spi_master_tx_counter[1]
.sym 106198 r_spi_master_tx_counter[0]
.sym 106207 r_adc_master_tx_buffer_1[60][4]
.sym 106208 r_adc_master_tx_buffer_1[61][4]
.sym 106209 r_spi_master_tx_counter[1]
.sym 106210 r_spi_master_tx_counter[0]
.sym 106213 r_adc_master_rx_buffer_1[11]
.sym 106214 $false
.sym 106215 $false
.sym 106216 $false
.sym 106219 r_adc_master_rx_buffer_1[22]
.sym 106220 $false
.sym 106221 $false
.sym 106222 $false
.sym 106235 $abc$41427$n5474
.sym 106236 blink_simple_LED2.i_clk$2
.sym 106237 $false
.sym 106239 $abc$41427$n4378_1
.sym 106240 $abc$41427$n3982
.sym 106245 r_adc_master_tx_buffer_2[100][0]
.sym 106312 r_adc_master_rx_buffer_1[23]
.sym 106313 $false
.sym 106314 $false
.sym 106315 $false
.sym 106336 r_adc_master_rx_buffer_1[22]
.sym 106337 $false
.sym 106338 $false
.sym 106339 $false
.sym 106342 r_adc_master_rx_buffer_1[14]
.sym 106343 $false
.sym 106344 $false
.sym 106345 $false
.sym 106348 r_adc_master_rx_buffer_1[19]
.sym 106349 $false
.sym 106350 $false
.sym 106351 $false
.sym 106354 r_adc_master_rx_buffer_1[16]
.sym 106355 $false
.sym 106356 $false
.sym 106357 $false
.sym 106358 $abc$41427$n5479
.sym 106359 blink_simple_LED2.i_clk$2
.sym 106360 $false
.sym 106361 $abc$41427$n3658
.sym 106363 r_adc_master_tx_buffer_1[82][5]
.sym 106364 r_adc_master_tx_buffer_1[81][1]
.sym 106365 r_adc_master_tx_buffer_1[80][1]
.sym 106366 r_adc_master_tx_buffer_1[83][1]
.sym 106367 r_adc_master_tx_buffer_1[81][5]
.sym 106435 r_adc_master_tx_buffer_1[81][5]
.sym 106436 r_adc_master_tx_buffer_1[85][5]
.sym 106437 r_spi_master_tx_counter[2]
.sym 106438 $false
.sym 106441 $abc$41427$n4102_1
.sym 106442 $abc$41427$n4101_1
.sym 106443 r_spi_master_tx_counter[1]
.sym 106444 r_spi_master_tx_counter[0]
.sym 106465 r_adc_master_tx_buffer_2[3][5]
.sym 106466 r_adc_master_tx_buffer_2[7][5]
.sym 106467 r_spi_master_tx_counter[2]
.sym 106468 r_spi_master_tx_counter[0]
.sym 106477 r_adc_master_rx_buffer_1[11]
.sym 106478 $false
.sym 106479 $false
.sym 106480 $false
.sym 106481 $abc$41427$n5540
.sym 106482 blink_simple_LED2.i_clk$2
.sym 106483 $false
.sym 106484 $abc$41427$n3622
.sym 106485 $abc$41427$n3623
.sym 106486 $abc$41427$n3816
.sym 106487 $abc$41427$n3621
.sym 106488 r_adc_master_tx_buffer_1[15][1]
.sym 106489 r_adc_master_tx_buffer_1[12][6]
.sym 106490 r_adc_master_tx_buffer_1[12][4]
.sym 106491 r_adc_master_tx_buffer_1[12][1]
.sym 106564 r_adc_master_tx_buffer_1[8][1]
.sym 106565 r_adc_master_tx_buffer_1[9][1]
.sym 106566 r_spi_master_tx_counter[1]
.sym 106567 r_spi_master_tx_counter[0]
.sym 106576 $false
.sym 106577 $false
.sym 106578 $false
.sym 106579 $false
.sym 106588 $false
.sym 106589 $false
.sym 106590 $false
.sym 106591 $false
.sym 106594 $0\r_adc_master_range_state[3:0][0]
.sym 106595 $false
.sym 106596 $false
.sym 106597 $false
.sym 106604 $abc$41427$n534
.sym 106605 blink_simple_LED2.i_clk$2
.sym 106606 $false
.sym 106607 $abc$41427$n5293
.sym 106608 $abc$41427$n3803
.sym 106609 $abc$41427$n2846_1
.sym 106610 $abc$41427$n4371_1
.sym 106611 $abc$41427$n4372_1
.sym 106612 r_adc_master_tx_buffer_1[37][0]
.sym 106613 r_adc_master_tx_buffer_1[38][2]
.sym 106614 r_adc_master_tx_buffer_1[39][7]
.sym 106681 r_adc_master_tx_buffer_1[80][1]
.sym 106682 r_adc_master_tx_buffer_1[84][1]
.sym 106683 r_spi_master_tx_counter[2]
.sym 106684 $false
.sym 106687 r_adc_master_tx_buffer_1[12][2]
.sym 106688 r_adc_master_tx_buffer_1[13][2]
.sym 106689 r_spi_master_tx_counter[1]
.sym 106690 r_spi_master_tx_counter[0]
.sym 106693 r_adc_master_tx_buffer_1[14][4]
.sym 106694 r_adc_master_tx_buffer_1[15][4]
.sym 106695 r_spi_master_tx_counter[0]
.sym 106696 r_spi_master_tx_counter[1]
.sym 106699 r_adc_master_rx_buffer_1[26]
.sym 106700 $false
.sym 106701 $false
.sym 106702 $false
.sym 106705 r_adc_master_rx_buffer_1[2]
.sym 106706 $false
.sym 106707 $false
.sym 106708 $false
.sym 106711 r_adc_master_rx_buffer_1[13]
.sym 106712 $false
.sym 106713 $false
.sym 106714 $false
.sym 106717 r_adc_master_rx_buffer_1[18]
.sym 106718 $false
.sym 106719 $false
.sym 106720 $false
.sym 106723 r_adc_master_rx_buffer_1[12]
.sym 106724 $false
.sym 106725 $false
.sym 106726 $false
.sym 106727 $abc$41427$n5477
.sym 106728 blink_simple_LED2.i_clk$2
.sym 106729 $false
.sym 106730 $abc$41427$n4550_1
.sym 106731 $abc$41427$n4554_1
.sym 106734 r_adc_master_tx_buffer_1[67][4]
.sym 106736 r_adc_master_tx_buffer_1[67][7]
.sym 106828 r_adc_master_rx_buffer_1[5]
.sym 106829 $false
.sym 106830 $false
.sym 106831 $false
.sym 106840 r_adc_master_rx_buffer_1[31]
.sym 106841 $false
.sym 106842 $false
.sym 106843 $false
.sym 106846 r_adc_master_rx_buffer_1[16]
.sym 106847 $false
.sym 106848 $false
.sym 106849 $false
.sym 106850 $abc$41427$n5565
.sym 106851 blink_simple_LED2.i_clk$2
.sym 106852 $false
.sym 106855 $abc$41427$n3368
.sym 106856 $abc$41427$n4000
.sym 106857 $abc$41427$n3998
.sym 106858 $abc$41427$n886
.sym 106859 r_adc_master_tx_buffer_2[1][1]
.sym 106927 $abc$41427$n4286_1
.sym 106928 $abc$41427$n4285_1
.sym 106929 r_spi_master_tx_counter[2]
.sym 106930 r_spi_master_tx_counter[1]
.sym 106933 $abc$41427$n3996
.sym 106934 $abc$41427$n3997
.sym 106935 r_spi_master_tx_counter[1]
.sym 106936 r_spi_master_tx_counter[3]
.sym 106939 $abc$41427$n2845
.sym 106940 $abc$41427$n2846_1
.sym 106941 r_spi_master_tx_counter[1]
.sym 106942 r_spi_master_tx_counter[3]
.sym 106945 $abc$41427$n3625
.sym 106946 $abc$41427$n3626
.sym 106947 $abc$41427$n2721
.sym 106948 r_spi_master_tx_counter[4]
.sym 106951 $abc$41427$n3637
.sym 106952 $abc$41427$n3636
.sym 106953 $abc$41427$n2717
.sym 106954 $false
.sym 106957 r_adc_master_tx_buffer_1[1][1]
.sym 106958 r_adc_master_tx_buffer_1[5][1]
.sym 106959 r_spi_master_tx_counter[2]
.sym 106960 $false
.sym 106963 r_adc_master_rx_buffer_1[29]
.sym 106964 $false
.sym 106965 $false
.sym 106966 $false
.sym 106969 r_adc_master_rx_buffer_1[0]
.sym 106970 $false
.sym 106971 $false
.sym 106972 $false
.sym 106973 $abc$41427$n5571
.sym 106974 blink_simple_LED2.i_clk$2
.sym 106975 $false
.sym 106981 r_adc_master_tx_buffer_1[80][2]
.sym 106982 r_adc_master_tx_buffer_1[83][4]
.sym 107056 r_adc_master_tx_buffer_2[46][0]
.sym 107057 r_adc_master_tx_buffer_2[47][0]
.sym 107058 r_spi_master_tx_counter[0]
.sym 107059 r_spi_master_tx_counter[1]
.sym 107062 r_adc_master_tx_buffer_1[70][5]
.sym 107063 r_adc_master_tx_buffer_1[71][5]
.sym 107064 r_spi_master_tx_counter[0]
.sym 107065 $false
.sym 107068 $abc$41427$n2717
.sym 107069 $abc$41427$n5089_1
.sym 107070 r_spi_master_tx_counter[4]
.sym 107071 $abc$41427$n5091
.sym 107074 $abc$41427$n5090
.sym 107075 r_spi_master_tx_counter[1]
.sym 107076 $abc$41427$n3759
.sym 107077 $abc$41427$n2721
.sym 107080 r_adc_master_tx_buffer_1[72][6]
.sym 107081 r_adc_master_tx_buffer_1[73][6]
.sym 107082 r_spi_master_tx_counter[1]
.sym 107083 r_spi_master_tx_counter[0]
.sym 107086 r_adc_master_rx_buffer_1[5]
.sym 107087 $false
.sym 107088 $false
.sym 107089 $false
.sym 107096 $abc$41427$n5521
.sym 107097 blink_simple_LED2.i_clk$2
.sym 107098 $false
.sym 107099 r_adc_master_tx_buffer_2[59][0]
.sym 107100 r_adc_master_tx_buffer_2[56][2]
.sym 107101 r_adc_master_tx_buffer_2[59][7]
.sym 107103 r_adc_master_tx_buffer_2[58][5]
.sym 107179 r_adc_master_tx_buffer_1[64][2]
.sym 107180 r_adc_master_tx_buffer_1[68][2]
.sym 107181 r_spi_master_tx_counter[2]
.sym 107182 $false
.sym 107191 r_adc_master_tx_buffer_2[60][1]
.sym 107192 r_adc_master_tx_buffer_2[61][1]
.sym 107193 r_spi_master_tx_counter[1]
.sym 107194 r_spi_master_tx_counter[0]
.sym 107197 r_adc_master_rx_buffer_1[10]
.sym 107198 $false
.sym 107199 $false
.sym 107200 $false
.sym 107203 r_adc_master_rx_buffer_1[17]
.sym 107204 $false
.sym 107205 $false
.sym 107206 $false
.sym 107209 r_adc_master_rx_buffer_1[25]
.sym 107210 $false
.sym 107211 $false
.sym 107212 $false
.sym 107219 $abc$41427$n5573
.sym 107220 blink_simple_LED2.i_clk$2
.sym 107221 $false
.sym 107222 $abc$41427$n3829
.sym 107223 $abc$41427$n3981
.sym 107224 $abc$41427$n5153_1
.sym 107225 $abc$41427$n3374
.sym 107226 $abc$41427$n5154_1
.sym 107227 r_adc_master_tx_buffer_1[7][7]
.sym 107228 r_adc_master_tx_buffer_1[6][7]
.sym 107229 r_adc_master_tx_buffer_1[6][5]
.sym 107296 r_adc_master_tx_buffer_1[2][5]
.sym 107297 r_adc_master_tx_buffer_1[6][5]
.sym 107298 r_spi_master_tx_counter[0]
.sym 107299 r_spi_master_tx_counter[2]
.sym 107302 r_adc_master_tx_buffer_1[82][3]
.sym 107303 r_adc_master_tx_buffer_1[86][3]
.sym 107304 r_spi_master_tx_counter[0]
.sym 107305 r_spi_master_tx_counter[2]
.sym 107308 $abc$41427$n3981
.sym 107309 $abc$41427$n3980
.sym 107310 r_spi_master_tx_counter[1]
.sym 107311 r_spi_master_tx_counter[2]
.sym 107320 $abc$41427$n4140_1
.sym 107321 $abc$41427$n4139_1
.sym 107322 r_spi_master_tx_counter[1]
.sym 107323 r_spi_master_tx_counter[3]
.sym 107326 r_adc_master_tx_buffer_1[3][5]
.sym 107327 r_adc_master_tx_buffer_1[7][5]
.sym 107328 r_spi_master_tx_counter[2]
.sym 107329 r_spi_master_tx_counter[0]
.sym 107338 r_adc_master_rx_buffer_1[15]
.sym 107339 $false
.sym 107340 $false
.sym 107341 $false
.sym 107342 $abc$41427$n5584
.sym 107343 blink_simple_LED2.i_clk$2
.sym 107344 $false
.sym 107345 $abc$41427$n3366
.sym 107348 $abc$41427$n2735
.sym 107349 $abc$41427$n2734
.sym 107350 r_adc_master_tx_buffer_2[103][2]
.sym 107352 r_adc_master_tx_buffer_2[100][4]
.sym 107419 r_adc_master_tx_buffer_1[80][7]
.sym 107420 r_adc_master_tx_buffer_1[84][7]
.sym 107421 r_spi_master_tx_counter[2]
.sym 107422 $false
.sym 107425 r_adc_master_tx_buffer_2[65][5]
.sym 107426 r_adc_master_tx_buffer_2[69][5]
.sym 107427 r_spi_master_tx_counter[2]
.sym 107428 r_spi_master_tx_counter[0]
.sym 107437 r_adc_master_rx_buffer_1[18]
.sym 107438 $false
.sym 107439 $false
.sym 107440 $false
.sym 107443 r_adc_master_rx_buffer_1[21]
.sym 107444 $false
.sym 107445 $false
.sym 107446 $false
.sym 107449 r_adc_master_rx_buffer_1[10]
.sym 107450 $false
.sym 107451 $false
.sym 107452 $false
.sym 107455 r_adc_master_rx_buffer_1[3]
.sym 107456 $false
.sym 107457 $false
.sym 107458 $false
.sym 107461 r_adc_master_rx_buffer_1[12]
.sym 107462 $false
.sym 107463 $false
.sym 107464 $false
.sym 107465 $abc$41427$n5574
.sym 107466 blink_simple_LED2.i_clk$2
.sym 107467 $false
.sym 107468 $abc$41427$n4555_1
.sym 107469 r_adc_master_tx_buffer_2[29][5]
.sym 107470 r_adc_master_tx_buffer_2[28][5]
.sym 107471 r_adc_master_tx_buffer_2[29][7]
.sym 107472 r_adc_master_tx_buffer_2[31][0]
.sym 107474 r_adc_master_tx_buffer_2[31][7]
.sym 107475 r_adc_master_tx_buffer_2[31][4]
.sym 107548 r_adc_master_tx_buffer_1[80][5]
.sym 107549 r_adc_master_tx_buffer_1[84][5]
.sym 107550 r_spi_master_tx_counter[2]
.sym 107551 $false
.sym 107560 r_adc_master_tx_buffer_1[82][4]
.sym 107561 r_adc_master_tx_buffer_1[86][4]
.sym 107562 r_spi_master_tx_counter[0]
.sym 107563 r_spi_master_tx_counter[2]
.sym 107572 r_adc_master_rx_buffer_1[12]
.sym 107573 $false
.sym 107574 $false
.sym 107575 $false
.sym 107578 r_adc_master_rx_buffer_1[9]
.sym 107579 $false
.sym 107580 $false
.sym 107581 $false
.sym 107584 r_adc_master_rx_buffer_1[29]
.sym 107585 $false
.sym 107586 $false
.sym 107587 $false
.sym 107588 $abc$41427$n5529
.sym 107589 blink_simple_LED2.i_clk$2
.sym 107590 $false
.sym 107595 $abc$41427$n2818_1
.sym 107596 r_adc_master_tx_buffer_1[2][2]
.sym 107597 r_adc_master_tx_buffer_1[1][1]
.sym 107665 $abc$41427$n2768
.sym 107666 $abc$41427$n2767
.sym 107667 r_spi_master_tx_counter[1]
.sym 107668 r_spi_master_tx_counter[3]
.sym 107671 r_adc_master_rx_buffer_1[30]
.sym 107672 $false
.sym 107673 $false
.sym 107674 $false
.sym 107683 r_adc_master_rx_buffer_1[11]
.sym 107684 $false
.sym 107685 $false
.sym 107686 $false
.sym 107701 r_adc_master_rx_buffer_1[12]
.sym 107702 $false
.sym 107703 $false
.sym 107704 $false
.sym 107707 r_adc_master_rx_buffer_1[25]
.sym 107708 $false
.sym 107709 $false
.sym 107710 $false
.sym 107711 $abc$41427$n5531
.sym 107712 blink_simple_LED2.i_clk$2
.sym 107713 $false
.sym 107714 $abc$41427$n3949
.sym 107715 $abc$41427$n3948
.sym 107716 $abc$41427$n3947
.sym 107717 r_adc_master_tx_buffer_1[76][4]
.sym 107718 r_adc_master_tx_buffer_1[79][4]
.sym 107719 r_adc_master_tx_buffer_1[77][4]
.sym 107720 r_adc_master_tx_buffer_1[78][5]
.sym 107721 r_adc_master_tx_buffer_1[77][5]
.sym 107788 r_adc_master_tx_buffer_1[66][2]
.sym 107789 r_adc_master_tx_buffer_1[70][2]
.sym 107790 r_spi_master_tx_counter[0]
.sym 107791 r_spi_master_tx_counter[2]
.sym 107794 r_adc_master_tx_buffer_2[50][6]
.sym 107795 r_adc_master_tx_buffer_2[51][6]
.sym 107796 r_spi_master_tx_counter[0]
.sym 107797 $false
.sym 107800 $abc$41427$n3460
.sym 107801 $abc$41427$n3459
.sym 107802 r_spi_master_tx_counter[1]
.sym 107803 r_spi_master_tx_counter[3]
.sym 107806 r_adc_master_tx_buffer_1[2][0]
.sym 107807 r_adc_master_tx_buffer_1[6][0]
.sym 107808 r_spi_master_tx_counter[0]
.sym 107809 r_spi_master_tx_counter[2]
.sym 107812 r_adc_master_tx_buffer_1[34][7]
.sym 107813 r_adc_master_tx_buffer_1[38][7]
.sym 107814 r_spi_master_tx_counter[0]
.sym 107815 r_spi_master_tx_counter[2]
.sym 107818 r_adc_master_rx_buffer_1[6]
.sym 107819 $false
.sym 107820 $false
.sym 107821 $false
.sym 107830 r_adc_master_rx_buffer_1[11]
.sym 107831 $false
.sym 107832 $false
.sym 107833 $false
.sym 107834 $abc$41427$n5570
.sym 107835 blink_simple_LED2.i_clk$2
.sym 107836 $false
.sym 107837 $abc$41427$n2978
.sym 107838 $abc$41427$n4373_1
.sym 107839 r_adc_master_tx_buffer_1[31][7]
.sym 107841 r_adc_master_tx_buffer_1[28][4]
.sym 107842 r_adc_master_tx_buffer_1[28][3]
.sym 107843 r_adc_master_tx_buffer_1[29][3]
.sym 107917 r_adc_master_rx_buffer_1[8]
.sym 107918 $false
.sym 107919 $false
.sym 107920 $false
.sym 107929 r_adc_master_rx_buffer_1[30]
.sym 107930 $false
.sym 107931 $false
.sym 107932 $false
.sym 107941 r_adc_master_rx_buffer_1[5]
.sym 107942 $false
.sym 107943 $false
.sym 107944 $false
.sym 107957 $abc$41427$n5474
.sym 107958 blink_simple_LED2.i_clk$2
.sym 107959 $false
.sym 107962 $abc$41427$n3610
.sym 107966 r_adc_master_tx_buffer_1[31][1]
.sym 108034 r_adc_master_tx_buffer_1[80][2]
.sym 108035 r_adc_master_tx_buffer_1[84][2]
.sym 108036 r_spi_master_tx_counter[0]
.sym 108037 $abc$41427$n4955_1
.sym 108058 r_adc_master_tx_buffer_1[72][2]
.sym 108059 r_adc_master_tx_buffer_1[73][2]
.sym 108060 r_spi_master_tx_counter[1]
.sym 108061 r_spi_master_tx_counter[0]
.sym 108070 r_adc_master_rx_buffer_1[29]
.sym 108071 $false
.sym 108072 $false
.sym 108073 $false
.sym 108080 $abc$41427$n5531
.sym 108081 blink_simple_LED2.i_clk$2
.sym 108082 $false
.sym 108084 $abc$41427$n4375_1
.sym 108086 r_adc_master_tx_buffer_1[4][2]
.sym 108088 r_adc_master_tx_buffer_1[7][6]
.sym 108157 r_adc_master_rx_buffer_1[9]
.sym 108158 $false
.sym 108159 $false
.sym 108160 $false
.sym 108169 r_adc_master_rx_buffer_1[30]
.sym 108170 $false
.sym 108171 $false
.sym 108172 $false
.sym 108187 r_adc_master_rx_buffer_1[18]
.sym 108188 $false
.sym 108189 $false
.sym 108190 $false
.sym 108203 $abc$41427$n5524
.sym 108204 blink_simple_LED2.i_clk$2
.sym 108205 $false
.sym 108211 r_adc_master_tx_buffer_2[30][7]
.sym 108213 r_adc_master_tx_buffer_2[30][1]
.sym 108280 r_adc_master_tx_buffer_1[3][0]
.sym 108281 r_adc_master_tx_buffer_1[7][0]
.sym 108282 r_spi_master_tx_counter[2]
.sym 108283 r_spi_master_tx_counter[0]
.sym 108298 r_adc_master_rx_buffer_1[20]
.sym 108299 $false
.sym 108300 $false
.sym 108301 $false
.sym 108322 r_adc_master_rx_buffer_1[16]
.sym 108323 $false
.sym 108324 $false
.sym 108325 $false
.sym 108326 $abc$41427$n5578
.sym 108327 blink_simple_LED2.i_clk$2
.sym 108328 $false
.sym 108330 r_adc_master_tx_buffer_1[0][6]
.sym 108331 r_adc_master_tx_buffer_1[3][0]
.sym 108336 r_adc_master_tx_buffer_1[3][6]
.sym 108403 r_adc_master_rx_buffer_1[13]
.sym 108404 $false
.sym 108405 $false
.sym 108406 $false
.sym 108415 r_adc_master_rx_buffer_1[31]
.sym 108416 $false
.sym 108417 $false
.sym 108418 $false
.sym 108433 r_adc_master_rx_buffer_1[26]
.sym 108434 $false
.sym 108435 $false
.sym 108436 $false
.sym 108439 r_adc_master_rx_buffer_1[16]
.sym 108440 $false
.sym 108441 $false
.sym 108442 $false
.sym 108449 $abc$41427$n5531
.sym 108450 blink_simple_LED2.i_clk$2
.sym 108451 $false
.sym 108459 r_adc_master_tx_buffer_1[78][4]
.sym 108550 r_adc_master_rx_buffer_1[5]
.sym 108551 $false
.sym 108552 $false
.sym 108553 $false
.sym 108572 $abc$41427$n5577
.sym 108573 blink_simple_LED2.i_clk$2
.sym 108574 $false
.sym 108661 r_adc_master_rx_buffer_1[16]
.sym 108662 $false
.sym 108663 $false
.sym 108664 $false
.sym 108667 r_adc_master_rx_buffer_1[14]
.sym 108668 $false
.sym 108669 $false
.sym 108670 $false
.sym 108695 $abc$41427$n5570
.sym 108696 blink_simple_LED2.i_clk$2
.sym 108697 $false
.sym 108805 r_adc_master_tx_buffer_2[88][4]
.sym 108885 r_adc_master_rx_buffer_1[22]
.sym 108886 $false
.sym 108887 $false
.sym 108888 $false
.sym 108919 $abc$41427$n5571
.sym 108920 blink_simple_LED2.i_clk$2
.sym 108921 $false
.sym 108927 $abc$41427$n59
.sym 108930 r_spi_master_state[2]
.sym 108931 r_spi_master_state[3]
.sym 109036 r_spi_master_reset
.sym 109037 w_spi_master_tx_data_ready
.sym 109038 r_spi_master_state[0]
.sym 109039 r_spi_master_state[1]
.sym 109042 w_spi_master_tx_data_ready
.sym 109043 $abc$41427$n59
.sym 109044 r_spi_master_state[0]
.sym 109045 r_spi_master_state[1]
.sym 109054 $abc$41427$n59
.sym 109055 r_spi_master_state[1]
.sym 109056 $false
.sym 109057 $false
.sym 109066 r_spi_master_state[1]
.sym 109067 r_spi_master_state[0]
.sym 109068 r_spi_master_reset
.sym 109069 $abc$41427$n59
.sym 109072 $abc$41427$n59
.sym 109073 $abc$41427$n3169
.sym 109074 $false
.sym 109075 $false
.sym 109078 $abc$41427$n585
.sym 109079 $abc$41427$n3178
.sym 109080 $false
.sym 109081 $false
.sym 109082 $true
.sym 109083 blink_simple_LED2.i_clk$2
.sym 109084 $abc$41427$n59
.sym 109086 r_adc_master_tx_buffer_1[102][6]
.sym 109087 r_adc_master_tx_buffer_1[103][6]
.sym 109165 r_adc_master_tx_buffer_1[98][6]
.sym 109166 r_adc_master_tx_buffer_1[102][6]
.sym 109167 r_spi_master_tx_counter[0]
.sym 109168 r_spi_master_tx_counter[2]
.sym 109183 r_adc_master_rx_buffer_1[14]
.sym 109184 $false
.sym 109185 $false
.sym 109186 $false
.sym 109205 $abc$41427$n5540
.sym 109206 blink_simple_LED2.i_clk$2
.sym 109207 $false
.sym 109212 $abc$41427$n3046
.sym 109213 r_adc_master_tx_buffer_2[88][3]
.sym 109214 r_adc_master_tx_buffer_2[88][0]
.sym 109282 $abc$41427$n3528
.sym 109283 $abc$41427$n3531
.sym 109284 r_spi_master_tx_counter[0]
.sym 109285 r_spi_master_tx_counter[1]
.sym 109288 r_adc_master_tx_buffer_1[99][0]
.sym 109289 r_adc_master_tx_buffer_1[103][0]
.sym 109290 r_spi_master_tx_counter[2]
.sym 109291 $false
.sym 109294 r_adc_master_tx_buffer_1[97][0]
.sym 109295 r_adc_master_tx_buffer_1[101][0]
.sym 109296 r_spi_master_tx_counter[2]
.sym 109297 $false
.sym 109300 r_adc_master_rx_buffer_1[16]
.sym 109301 $false
.sym 109302 $false
.sym 109303 $false
.sym 109318 r_adc_master_rx_buffer_1[0]
.sym 109319 $false
.sym 109320 $false
.sym 109321 $false
.sym 109324 r_adc_master_rx_buffer_1[2]
.sym 109325 $false
.sym 109326 $false
.sym 109327 $false
.sym 109328 $abc$41427$n5540
.sym 109329 blink_simple_LED2.i_clk$2
.sym 109330 $false
.sym 109332 $abc$41427$n5155_1
.sym 109333 r_adc_master_tx_buffer_2[27][5]
.sym 109336 r_adc_master_tx_buffer_2[26][5]
.sym 109405 r_adc_master_rx_buffer_1[25]
.sym 109406 $false
.sym 109407 $false
.sym 109408 $false
.sym 109411 r_adc_master_rx_buffer_1[11]
.sym 109412 $false
.sym 109413 $false
.sym 109414 $false
.sym 109417 r_adc_master_rx_buffer_1[1]
.sym 109418 $false
.sym 109419 $false
.sym 109420 $false
.sym 109423 r_adc_master_rx_buffer_1[5]
.sym 109424 $false
.sym 109425 $false
.sym 109426 $false
.sym 109429 r_adc_master_rx_buffer_1[24]
.sym 109430 $false
.sym 109431 $false
.sym 109432 $false
.sym 109435 r_adc_master_rx_buffer_1[16]
.sym 109436 $false
.sym 109437 $false
.sym 109438 $false
.sym 109441 r_adc_master_rx_buffer_1[13]
.sym 109442 $false
.sym 109443 $false
.sym 109444 $false
.sym 109447 r_adc_master_rx_buffer_1[12]
.sym 109448 $false
.sym 109449 $false
.sym 109450 $false
.sym 109451 $abc$41427$n5581
.sym 109452 blink_simple_LED2.i_clk$2
.sym 109453 $false
.sym 109454 $abc$41427$n4968_1
.sym 109455 r_adc_master_tx_buffer_1[3][4]
.sym 109457 r_adc_master_tx_buffer_1[0][3]
.sym 109459 r_adc_master_tx_buffer_1[2][4]
.sym 109460 r_adc_master_tx_buffer_1[1][2]
.sym 109540 r_adc_master_rx_buffer_1[3]
.sym 109541 $false
.sym 109542 $false
.sym 109543 $false
.sym 109558 r_adc_master_rx_buffer_1[19]
.sym 109559 $false
.sym 109560 $false
.sym 109561 $false
.sym 109564 r_adc_master_rx_buffer_1[26]
.sym 109565 $false
.sym 109566 $false
.sym 109567 $false
.sym 109574 $abc$41427$n5586
.sym 109575 blink_simple_LED2.i_clk$2
.sym 109576 $false
.sym 109578 $abc$41427$n4533_1
.sym 109579 r_adc_master_tx_buffer_2[2][7]
.sym 109580 r_adc_master_tx_buffer_2[0][3]
.sym 109581 r_adc_master_tx_buffer_2[1][5]
.sym 109582 r_adc_master_tx_buffer_2[3][7]
.sym 109651 $abc$41427$n4533_1
.sym 109652 $abc$41427$n4532_1
.sym 109653 r_spi_master_tx_counter[0]
.sym 109654 r_spi_master_tx_counter[1]
.sym 109663 r_adc_master_tx_buffer_2[3][7]
.sym 109664 r_adc_master_tx_buffer_2[7][7]
.sym 109665 r_spi_master_tx_counter[2]
.sym 109666 $false
.sym 109675 r_adc_master_rx_buffer_1[20]
.sym 109676 $false
.sym 109677 $false
.sym 109678 $false
.sym 109697 $abc$41427$n5540
.sym 109698 blink_simple_LED2.i_clk$2
.sym 109699 $false
.sym 109705 $abc$41427$n608
.sym 109706 $abc$41427$n5453
.sym 109707 r_adc_master_tx_buffer_2[52][1]
.sym 109774 r_adc_master_rx_buffer_1[21]
.sym 109775 $false
.sym 109776 $false
.sym 109777 $false
.sym 109786 r_adc_master_rx_buffer_1[10]
.sym 109787 $false
.sym 109788 $false
.sym 109789 $false
.sym 109792 r_adc_master_rx_buffer_1[6]
.sym 109793 $false
.sym 109794 $false
.sym 109795 $false
.sym 109798 r_adc_master_rx_buffer_1[12]
.sym 109799 $false
.sym 109800 $false
.sym 109801 $false
.sym 109810 r_adc_master_rx_buffer_1[13]
.sym 109811 $false
.sym 109812 $false
.sym 109813 $false
.sym 109820 $abc$41427$n5582
.sym 109821 blink_simple_LED2.i_clk$2
.sym 109822 $false
.sym 109824 r_adc_master_tx_buffer_1[63][4]
.sym 109828 r_adc_master_tx_buffer_1[60][0]
.sym 109897 r_adc_master_tx_buffer_2[1][5]
.sym 109898 r_adc_master_tx_buffer_2[5][5]
.sym 109899 r_spi_master_tx_counter[2]
.sym 109900 r_spi_master_tx_counter[0]
.sym 109903 r_adc_master_rx_buffer_1[7]
.sym 109904 $false
.sym 109905 $false
.sym 109906 $false
.sym 109921 r_adc_master_rx_buffer_1[11]
.sym 109922 $false
.sym 109923 $false
.sym 109924 $false
.sym 109933 r_adc_master_rx_buffer_1[21]
.sym 109934 $false
.sym 109935 $false
.sym 109936 $false
.sym 109939 r_adc_master_rx_buffer_1[3]
.sym 109940 $false
.sym 109941 $false
.sym 109942 $false
.sym 109943 $abc$41427$n5557
.sym 109944 blink_simple_LED2.i_clk$2
.sym 109945 $false
.sym 109950 $abc$41427$n2743
.sym 109953 r_adc_master_tx_buffer_2[115][2]
.sym 110020 r_adc_master_tx_buffer_2[99][6]
.sym 110021 r_adc_master_tx_buffer_2[103][6]
.sym 110022 r_spi_master_tx_counter[2]
.sym 110023 $false
.sym 110026 r_adc_master_tx_buffer_2[64][6]
.sym 110027 r_adc_master_tx_buffer_2[65][6]
.sym 110028 r_spi_master_tx_counter[0]
.sym 110029 $false
.sym 110032 r_adc_master_rx_buffer_1[22]
.sym 110033 $false
.sym 110034 $false
.sym 110035 $false
.sym 110038 r_adc_master_rx_buffer_1[29]
.sym 110039 $false
.sym 110040 $false
.sym 110041 $false
.sym 110044 r_adc_master_rx_buffer_1[6]
.sym 110045 $false
.sym 110046 $false
.sym 110047 $false
.sym 110050 r_adc_master_rx_buffer_1[19]
.sym 110051 $false
.sym 110052 $false
.sym 110053 $false
.sym 110056 r_adc_master_rx_buffer_1[30]
.sym 110057 $false
.sym 110058 $false
.sym 110059 $false
.sym 110066 $abc$41427$n5574
.sym 110067 blink_simple_LED2.i_clk$2
.sym 110068 $false
.sym 110069 $abc$41427$n4969_1
.sym 110071 $abc$41427$n3693
.sym 110072 r_adc_master_tx_buffer_1[0][2]
.sym 110143 r_adc_master_tx_buffer_2[3][3]
.sym 110144 r_adc_master_tx_buffer_2[7][3]
.sym 110145 r_spi_master_tx_counter[2]
.sym 110146 r_spi_master_tx_counter[0]
.sym 110149 $abc$41427$n3120
.sym 110150 $abc$41427$n3119_1
.sym 110151 r_spi_master_tx_counter[1]
.sym 110152 r_spi_master_tx_counter[3]
.sym 110173 r_adc_master_tx_buffer_2[2][3]
.sym 110174 r_adc_master_tx_buffer_2[6][3]
.sym 110175 r_spi_master_tx_counter[0]
.sym 110176 r_spi_master_tx_counter[2]
.sym 110185 r_adc_master_rx_buffer_1[0]
.sym 110186 $false
.sym 110187 $false
.sym 110188 $false
.sym 110189 $abc$41427$n5550
.sym 110190 blink_simple_LED2.i_clk$2
.sym 110191 $false
.sym 110192 $abc$41427$n3026
.sym 110193 $abc$41427$n3019
.sym 110194 $abc$41427$n4034
.sym 110195 r_adc_master_tx_buffer_2[0][5]
.sym 110197 r_adc_master_tx_buffer_2[1][3]
.sym 110198 r_adc_master_tx_buffer_2[2][3]
.sym 110199 r_adc_master_tx_buffer_2[3][5]
.sym 110266 $abc$41427$n4033
.sym 110267 $abc$41427$n4034
.sym 110268 r_spi_master_tx_counter[1]
.sym 110269 r_spi_master_tx_counter[3]
.sym 110278 r_adc_master_tx_buffer_2[98][5]
.sym 110279 r_adc_master_tx_buffer_2[102][5]
.sym 110280 r_spi_master_tx_counter[0]
.sym 110281 r_spi_master_tx_counter[2]
.sym 110284 r_adc_master_tx_buffer_2[64][5]
.sym 110285 r_adc_master_tx_buffer_2[68][5]
.sym 110286 r_spi_master_tx_counter[0]
.sym 110287 r_spi_master_tx_counter[2]
.sym 110290 r_adc_master_rx_buffer_1[29]
.sym 110291 $false
.sym 110292 $false
.sym 110293 $false
.sym 110302 r_adc_master_rx_buffer_1[17]
.sym 110303 $false
.sym 110304 $false
.sym 110305 $false
.sym 110308 r_adc_master_rx_buffer_1[13]
.sym 110309 $false
.sym 110310 $false
.sym 110311 $false
.sym 110312 $abc$41427$n5575
.sym 110313 blink_simple_LED2.i_clk$2
.sym 110314 $false
.sym 110315 $abc$41427$n3984
.sym 110316 $abc$41427$n3516
.sym 110317 r_adc_master_tx_buffer_2[5][1]
.sym 110319 r_adc_master_tx_buffer_2[6][5]
.sym 110320 r_adc_master_tx_buffer_2[4][1]
.sym 110321 r_adc_master_tx_buffer_2[4][5]
.sym 110395 r_adc_master_tx_buffer_1[12][6]
.sym 110396 r_adc_master_tx_buffer_1[13][6]
.sym 110397 r_spi_master_tx_counter[1]
.sym 110398 r_spi_master_tx_counter[0]
.sym 110401 $abc$41427$n3984
.sym 110402 $abc$41427$n3983
.sym 110403 r_spi_master_tx_counter[1]
.sym 110404 r_spi_master_tx_counter[3]
.sym 110431 r_adc_master_rx_buffer_1[24]
.sym 110432 $false
.sym 110433 $false
.sym 110434 $false
.sym 110435 $abc$41427$n5583
.sym 110436 blink_simple_LED2.i_clk$2
.sym 110437 $false
.sym 110438 $abc$41427$n2823_1
.sym 110439 $abc$41427$n4031
.sym 110440 $abc$41427$n2825_1
.sym 110441 $abc$41427$n2824_1
.sym 110442 r_adc_master_tx_buffer_1[10][2]
.sym 110443 r_adc_master_tx_buffer_1[11][2]
.sym 110444 r_adc_master_tx_buffer_1[8][1]
.sym 110445 r_adc_master_tx_buffer_1[9][2]
.sym 110512 r_adc_master_tx_buffer_2[1][1]
.sym 110513 r_adc_master_tx_buffer_2[5][1]
.sym 110514 r_spi_master_tx_counter[2]
.sym 110515 $false
.sym 110524 r_adc_master_rx_buffer_1[13]
.sym 110525 $false
.sym 110526 $false
.sym 110527 $false
.sym 110530 r_adc_master_rx_buffer_1[17]
.sym 110531 $false
.sym 110532 $false
.sym 110533 $false
.sym 110536 r_adc_master_rx_buffer_1[25]
.sym 110537 $false
.sym 110538 $false
.sym 110539 $false
.sym 110542 r_adc_master_rx_buffer_1[1]
.sym 110543 $false
.sym 110544 $false
.sym 110545 $false
.sym 110548 r_adc_master_rx_buffer_1[21]
.sym 110549 $false
.sym 110550 $false
.sym 110551 $false
.sym 110558 $abc$41427$n5529
.sym 110559 blink_simple_LED2.i_clk$2
.sym 110560 $false
.sym 110561 $abc$41427$n3518
.sym 110562 $abc$41427$n2817_1
.sym 110563 $abc$41427$n4970_1
.sym 110565 r_adc_master_tx_buffer_1[70][4]
.sym 110566 r_adc_master_tx_buffer_1[68][0]
.sym 110568 r_adc_master_tx_buffer_1[68][6]
.sym 110635 r_adc_master_tx_buffer_1[12][1]
.sym 110636 r_adc_master_tx_buffer_1[13][1]
.sym 110637 r_spi_master_tx_counter[1]
.sym 110638 r_spi_master_tx_counter[0]
.sym 110641 r_adc_master_tx_buffer_1[14][1]
.sym 110642 r_adc_master_tx_buffer_1[15][1]
.sym 110643 r_spi_master_tx_counter[0]
.sym 110644 r_spi_master_tx_counter[1]
.sym 110647 r_adc_master_tx_buffer_1[12][4]
.sym 110648 r_adc_master_tx_buffer_1[13][4]
.sym 110649 r_spi_master_tx_counter[1]
.sym 110650 r_spi_master_tx_counter[0]
.sym 110653 $abc$41427$n3623
.sym 110654 $abc$41427$n3622
.sym 110655 $abc$41427$n2717
.sym 110656 $false
.sym 110659 r_adc_master_rx_buffer_1[1]
.sym 110660 $false
.sym 110661 $false
.sym 110662 $false
.sym 110665 r_adc_master_rx_buffer_1[30]
.sym 110666 $false
.sym 110667 $false
.sym 110668 $false
.sym 110671 r_adc_master_rx_buffer_1[28]
.sym 110672 $false
.sym 110673 $false
.sym 110674 $false
.sym 110677 r_adc_master_rx_buffer_1[25]
.sym 110678 $false
.sym 110679 $false
.sym 110680 $false
.sym 110681 $abc$41427$n5477
.sym 110682 blink_simple_LED2.i_clk$2
.sym 110683 $false
.sym 110684 $abc$41427$n5203_1
.sym 110685 $abc$41427$n5299
.sym 110688 $abc$41427$n3024
.sym 110689 $abc$41427$n4199_1
.sym 110690 $abc$41427$n3023
.sym 110691 r_adc_master_tx_buffer_2[97][6]
.sym 110758 $abc$41427$n4199_1
.sym 110759 $abc$41427$n4202_1
.sym 110760 r_spi_master_tx_counter[0]
.sym 110761 r_spi_master_tx_counter[1]
.sym 110764 r_adc_master_tx_buffer_1[28][4]
.sym 110765 r_adc_master_tx_buffer_1[29][4]
.sym 110766 r_spi_master_tx_counter[1]
.sym 110767 r_spi_master_tx_counter[0]
.sym 110770 r_adc_master_tx_buffer_1[34][2]
.sym 110771 r_adc_master_tx_buffer_1[38][2]
.sym 110772 r_spi_master_tx_counter[0]
.sym 110773 r_spi_master_tx_counter[2]
.sym 110776 $abc$41427$n4373_1
.sym 110777 $abc$41427$n4372_1
.sym 110778 r_spi_master_tx_counter[1]
.sym 110779 r_spi_master_tx_counter[0]
.sym 110782 r_adc_master_tx_buffer_1[1][6]
.sym 110783 r_adc_master_tx_buffer_1[5][6]
.sym 110784 r_spi_master_tx_counter[2]
.sym 110785 $false
.sym 110788 r_adc_master_rx_buffer_1[16]
.sym 110789 $false
.sym 110790 $false
.sym 110791 $false
.sym 110794 r_adc_master_rx_buffer_1[10]
.sym 110795 $false
.sym 110796 $false
.sym 110797 $false
.sym 110800 r_adc_master_rx_buffer_1[7]
.sym 110801 $false
.sym 110802 $false
.sym 110803 $false
.sym 110804 $abc$41427$n5498
.sym 110805 blink_simple_LED2.i_clk$2
.sym 110806 $false
.sym 110807 $abc$41427$n5202_1
.sym 110808 $abc$41427$n3943
.sym 110809 r_adc_master_tx_buffer_1[64][0]
.sym 110810 r_adc_master_tx_buffer_1[64][6]
.sym 110811 r_adc_master_tx_buffer_1[65][6]
.sym 110812 r_adc_master_tx_buffer_1[66][3]
.sym 110813 r_adc_master_tx_buffer_1[66][4]
.sym 110814 r_adc_master_tx_buffer_1[64][7]
.sym 110881 $abc$41427$n4554_1
.sym 110882 $abc$41427$n4555_1
.sym 110883 $abc$41427$n2717
.sym 110884 $abc$41427$n4551_1
.sym 110887 r_adc_master_tx_buffer_2[28][7]
.sym 110888 r_adc_master_tx_buffer_2[29][7]
.sym 110889 r_spi_master_tx_counter[1]
.sym 110890 r_spi_master_tx_counter[0]
.sym 110905 r_adc_master_rx_buffer_1[4]
.sym 110906 $false
.sym 110907 $false
.sym 110908 $false
.sym 110917 r_adc_master_rx_buffer_1[7]
.sym 110918 $false
.sym 110919 $false
.sym 110920 $false
.sym 110927 $abc$41427$n5519
.sym 110928 blink_simple_LED2.i_clk$2
.sym 110929 $false
.sym 110930 $abc$41427$n4314_1
.sym 110933 $abc$41427$n3941
.sym 110934 $abc$41427$n3942
.sym 110936 r_adc_master_tx_buffer_1[93][6]
.sym 110937 r_adc_master_tx_buffer_1[92][6]
.sym 111016 r_adc_master_tx_buffer_2[51][0]
.sym 111017 r_adc_master_tx_buffer_2[55][0]
.sym 111018 r_spi_master_tx_counter[2]
.sym 111019 r_spi_master_tx_counter[0]
.sym 111022 r_adc_master_tx_buffer_2[74][5]
.sym 111023 r_adc_master_tx_buffer_2[75][5]
.sym 111024 r_spi_master_tx_counter[0]
.sym 111025 r_spi_master_tx_counter[1]
.sym 111028 $abc$41427$n4000
.sym 111029 $abc$41427$n3999
.sym 111030 $abc$41427$n2721
.sym 111031 $false
.sym 111034 r_spi_master_adc_reset
.sym 111035 $false
.sym 111036 $false
.sym 111037 $false
.sym 111040 r_adc_master_rx_buffer_1[17]
.sym 111041 $false
.sym 111042 $false
.sym 111043 $false
.sym 111050 $abc$41427$n5556
.sym 111051 blink_simple_LED2.i_clk$2
.sym 111052 $false
.sym 111053 $abc$41427$n3028
.sym 111054 r_adc_master_tx_buffer_1[75][3]
.sym 111056 r_adc_master_tx_buffer_1[73][6]
.sym 111057 r_adc_master_tx_buffer_1[75][7]
.sym 111058 r_adc_master_tx_buffer_1[72][5]
.sym 111060 r_adc_master_tx_buffer_1[73][0]
.sym 111157 r_adc_master_rx_buffer_1[26]
.sym 111158 $false
.sym 111159 $false
.sym 111160 $false
.sym 111163 r_adc_master_rx_buffer_1[4]
.sym 111164 $false
.sym 111165 $false
.sym 111166 $false
.sym 111173 $abc$41427$n5529
.sym 111174 blink_simple_LED2.i_clk$2
.sym 111175 $false
.sym 111176 $abc$41427$n3134
.sym 111178 r_adc_master_tx_buffer_2[34][0]
.sym 111179 r_adc_master_tx_buffer_2[35][3]
.sym 111182 r_adc_master_tx_buffer_2[34][3]
.sym 111183 r_adc_master_tx_buffer_2[32][3]
.sym 111250 r_adc_master_rx_buffer_1[0]
.sym 111251 $false
.sym 111252 $false
.sym 111253 $false
.sym 111256 r_adc_master_rx_buffer_1[26]
.sym 111257 $false
.sym 111258 $false
.sym 111259 $false
.sym 111262 r_adc_master_rx_buffer_1[7]
.sym 111263 $false
.sym 111264 $false
.sym 111265 $false
.sym 111274 r_adc_master_rx_buffer_1[13]
.sym 111275 $false
.sym 111276 $false
.sym 111277 $false
.sym 111296 $abc$41427$n5572
.sym 111297 blink_simple_LED2.i_clk$2
.sym 111298 $false
.sym 111301 r_adc_master_tx_buffer_1[80][0]
.sym 111306 r_adc_master_tx_buffer_1[82][3]
.sym 111373 r_adc_master_tx_buffer_2[30][4]
.sym 111374 r_adc_master_tx_buffer_2[31][4]
.sym 111375 r_spi_master_tx_counter[0]
.sym 111376 r_spi_master_tx_counter[1]
.sym 111379 r_adc_master_tx_buffer_2[96][5]
.sym 111380 r_adc_master_tx_buffer_2[97][5]
.sym 111381 r_spi_master_tx_counter[0]
.sym 111382 $false
.sym 111385 r_adc_master_tx_buffer_2[30][5]
.sym 111386 r_adc_master_tx_buffer_2[31][5]
.sym 111387 r_spi_master_tx_counter[1]
.sym 111388 r_spi_master_tx_counter[0]
.sym 111391 r_adc_master_tx_buffer_2[58][0]
.sym 111392 r_adc_master_tx_buffer_2[59][0]
.sym 111393 r_spi_master_tx_counter[0]
.sym 111394 r_spi_master_tx_counter[1]
.sym 111397 r_adc_master_tx_buffer_2[28][5]
.sym 111398 r_adc_master_tx_buffer_2[29][5]
.sym 111399 r_spi_master_tx_counter[1]
.sym 111400 $abc$41427$n5153_1
.sym 111403 r_adc_master_rx_buffer_1[7]
.sym 111404 $false
.sym 111405 $false
.sym 111406 $false
.sym 111409 r_adc_master_rx_buffer_1[15]
.sym 111410 $false
.sym 111411 $false
.sym 111412 $false
.sym 111415 r_adc_master_rx_buffer_1[13]
.sym 111416 $false
.sym 111417 $false
.sym 111418 $false
.sym 111419 $abc$41427$n5474
.sym 111420 blink_simple_LED2.i_clk$2
.sym 111421 $false
.sym 111425 $abc$41427$n3715
.sym 111429 r_adc_master_tx_buffer_2[103][5]
.sym 111496 $abc$41427$n3368
.sym 111497 $abc$41427$n3367_1
.sym 111498 r_spi_master_tx_counter[1]
.sym 111499 r_spi_master_tx_counter[3]
.sym 111514 r_adc_master_tx_buffer_2[72][2]
.sym 111515 r_adc_master_tx_buffer_2[73][2]
.sym 111516 r_spi_master_tx_counter[1]
.sym 111517 r_spi_master_tx_counter[0]
.sym 111520 $abc$41427$n2735
.sym 111521 $abc$41427$n2736
.sym 111522 $abc$41427$n2721
.sym 111523 r_spi_master_tx_counter[4]
.sym 111526 r_adc_master_rx_buffer_1[2]
.sym 111527 $false
.sym 111528 $false
.sym 111529 $false
.sym 111538 r_adc_master_rx_buffer_1[28]
.sym 111539 $false
.sym 111540 $false
.sym 111541 $false
.sym 111542 $abc$41427$n5583
.sym 111543 blink_simple_LED2.i_clk$2
.sym 111544 $false
.sym 111545 $abc$41427$n3578
.sym 111546 $abc$41427$n3946
.sym 111547 $abc$41427$n3577
.sym 111549 $abc$41427$n3944
.sym 111550 $abc$41427$n3940
.sym 111551 r_adc_master_tx_buffer_1[64][4]
.sym 111552 r_adc_master_tx_buffer_1[67][1]
.sym 111619 r_adc_master_tx_buffer_2[30][7]
.sym 111620 r_adc_master_tx_buffer_2[31][7]
.sym 111621 r_spi_master_tx_counter[0]
.sym 111622 r_spi_master_tx_counter[1]
.sym 111625 r_adc_master_rx_buffer_1[21]
.sym 111626 $false
.sym 111627 $false
.sym 111628 $false
.sym 111631 r_adc_master_rx_buffer_1[29]
.sym 111632 $false
.sym 111633 $false
.sym 111634 $false
.sym 111637 r_adc_master_rx_buffer_1[23]
.sym 111638 $false
.sym 111639 $false
.sym 111640 $false
.sym 111643 r_adc_master_rx_buffer_1[0]
.sym 111644 $false
.sym 111645 $false
.sym 111646 $false
.sym 111655 r_adc_master_rx_buffer_1[7]
.sym 111656 $false
.sym 111657 $false
.sym 111658 $false
.sym 111661 r_adc_master_rx_buffer_1[4]
.sym 111662 $false
.sym 111663 $false
.sym 111664 $false
.sym 111665 $abc$41427$n5565
.sym 111666 blink_simple_LED2.i_clk$2
.sym 111667 $false
.sym 111668 $abc$41427$n3579
.sym 111669 $abc$41427$n2764
.sym 111670 $abc$41427$n3025
.sym 111671 $abc$41427$n4248_1
.sym 111673 r_adc_master_tx_buffer_2[30][6]
.sym 111675 r_adc_master_tx_buffer_2[31][6]
.sym 111766 r_adc_master_tx_buffer_1[2][2]
.sym 111767 r_adc_master_tx_buffer_1[6][2]
.sym 111768 r_spi_master_tx_counter[0]
.sym 111769 r_spi_master_tx_counter[2]
.sym 111772 r_adc_master_rx_buffer_1[10]
.sym 111773 $false
.sym 111774 $false
.sym 111775 $false
.sym 111778 r_adc_master_rx_buffer_1[17]
.sym 111779 $false
.sym 111780 $false
.sym 111781 $false
.sym 111788 $abc$41427$n5486
.sym 111789 blink_simple_LED2.i_clk$2
.sym 111790 $false
.sym 111791 r_adc_master_tx_buffer_1[68][4]
.sym 111793 r_adc_master_tx_buffer_1[70][2]
.sym 111795 r_adc_master_tx_buffer_1[69][2]
.sym 111796 r_adc_master_tx_buffer_1[71][3]
.sym 111797 r_adc_master_tx_buffer_1[70][1]
.sym 111865 r_adc_master_tx_buffer_1[78][4]
.sym 111866 r_adc_master_tx_buffer_1[79][4]
.sym 111867 r_spi_master_tx_counter[0]
.sym 111868 r_spi_master_tx_counter[1]
.sym 111871 r_adc_master_tx_buffer_1[76][4]
.sym 111872 r_adc_master_tx_buffer_1[77][4]
.sym 111873 r_spi_master_tx_counter[1]
.sym 111874 r_spi_master_tx_counter[0]
.sym 111877 $abc$41427$n3949
.sym 111878 $abc$41427$n3948
.sym 111879 $abc$41427$n2717
.sym 111880 $false
.sym 111883 r_adc_master_rx_buffer_1[28]
.sym 111884 $false
.sym 111885 $false
.sym 111886 $false
.sym 111889 r_adc_master_rx_buffer_1[4]
.sym 111890 $false
.sym 111891 $false
.sym 111892 $false
.sym 111895 r_adc_master_rx_buffer_1[20]
.sym 111896 $false
.sym 111897 $false
.sym 111898 $false
.sym 111901 r_adc_master_rx_buffer_1[13]
.sym 111902 $false
.sym 111903 $false
.sym 111904 $false
.sym 111907 r_adc_master_rx_buffer_1[21]
.sym 111908 $false
.sym 111909 $false
.sym 111910 $false
.sym 111911 $abc$41427$n5526
.sym 111912 blink_simple_LED2.i_clk$2
.sym 111913 $false
.sym 111919 $abc$41427$n124
.sym 111920 $abc$41427$n523
.sym 111921 r_cycle_counter[1]
.sym 111988 r_adc_master_tx_buffer_1[28][3]
.sym 111989 r_adc_master_tx_buffer_1[29][3]
.sym 111990 r_spi_master_tx_counter[1]
.sym 111991 r_spi_master_tx_counter[0]
.sym 111994 r_adc_master_tx_buffer_1[0][6]
.sym 111995 r_adc_master_tx_buffer_1[4][6]
.sym 111996 r_spi_master_tx_counter[2]
.sym 111997 $false
.sym 112000 r_adc_master_rx_buffer_1[7]
.sym 112001 $false
.sym 112002 $false
.sym 112003 $false
.sym 112012 r_adc_master_rx_buffer_1[28]
.sym 112013 $false
.sym 112014 $false
.sym 112015 $false
.sym 112018 r_adc_master_rx_buffer_1[27]
.sym 112019 $false
.sym 112020 $false
.sym 112021 $false
.sym 112024 r_adc_master_rx_buffer_1[19]
.sym 112025 $false
.sym 112026 $false
.sym 112027 $false
.sym 112034 $abc$41427$n5491
.sym 112035 blink_simple_LED2.i_clk$2
.sym 112036 $false
.sym 112037 $abc$41427$n3153
.sym 112039 $abc$41427$n121
.sym 112041 r_adc_master_tx_buffer_1[74][3]
.sym 112043 r_adc_master_tx_buffer_1[72][2]
.sym 112123 r_adc_master_tx_buffer_1[30][1]
.sym 112124 r_adc_master_tx_buffer_1[31][1]
.sym 112125 r_spi_master_tx_counter[0]
.sym 112126 r_spi_master_tx_counter[1]
.sym 112147 r_adc_master_rx_buffer_1[1]
.sym 112148 $false
.sym 112149 $false
.sym 112150 $false
.sym 112157 $abc$41427$n5491
.sym 112158 blink_simple_LED2.i_clk$2
.sym 112159 $false
.sym 112160 $abc$41427$n3155
.sym 112161 $abc$41427$n3151
.sym 112162 $abc$41427$n3154
.sym 112163 $abc$41427$n4080
.sym 112164 $abc$41427$n106
.sym 112165 r_adc_master_tx_buffer_2[62][5]
.sym 112166 r_adc_master_tx_buffer_2[60][7]
.sym 112167 r_adc_master_tx_buffer_2[63][5]
.sym 112240 r_adc_master_tx_buffer_1[3][6]
.sym 112241 r_adc_master_tx_buffer_1[7][6]
.sym 112242 r_spi_master_tx_counter[2]
.sym 112243 r_spi_master_tx_counter[0]
.sym 112252 r_adc_master_rx_buffer_1[26]
.sym 112253 $false
.sym 112254 $false
.sym 112255 $false
.sym 112264 r_adc_master_rx_buffer_1[6]
.sym 112265 $false
.sym 112266 $false
.sym 112267 $false
.sym 112280 $abc$41427$n5474
.sym 112281 blink_simple_LED2.i_clk$2
.sym 112282 $false
.sym 112283 $abc$41427$n3157
.sym 112284 $abc$41427$n3156
.sym 112285 $abc$41427$n5416
.sym 112286 $abc$41427$n3158
.sym 112287 $abc$41427$n5414
.sym 112289 $abc$41427$n103
.sym 112290 r_adc_master_tx_buffer_2[45][3]
.sym 112387 r_adc_master_rx_buffer_1[15]
.sym 112388 $false
.sym 112389 $false
.sym 112390 $false
.sym 112399 r_adc_master_rx_buffer_1[9]
.sym 112400 $false
.sym 112401 $false
.sym 112402 $false
.sym 112403 $abc$41427$n5565
.sym 112404 blink_simple_LED2.i_clk$2
.sym 112405 $false
.sym 112407 $abc$41427$n98
.sym 112408 $abc$41427$n91
.sym 112409 $abc$41427$n101
.sym 112410 $abc$41427$n92
.sym 112411 $abc$41427$n94
.sym 112412 r_adc_master_tx_buffer_1[100][5]
.sym 112486 r_adc_master_rx_buffer_1[30]
.sym 112487 $false
.sym 112488 $false
.sym 112489 $false
.sym 112492 r_adc_master_rx_buffer_1[0]
.sym 112493 $false
.sym 112494 $false
.sym 112495 $false
.sym 112522 r_adc_master_rx_buffer_1[6]
.sym 112523 $false
.sym 112524 $false
.sym 112525 $false
.sym 112526 $abc$41427$n5486
.sym 112527 blink_simple_LED2.i_clk$2
.sym 112528 $false
.sym 112529 $abc$41427$n80
.sym 112530 $abc$41427$n3150
.sym 112532 r_adc_master_tx_buffer_2[102][6]
.sym 112533 r_adc_master_tx_buffer_2[103][1]
.sym 112645 r_adc_master_rx_buffer_1[12]
.sym 112646 $false
.sym 112647 $false
.sym 112648 $false
.sym 112649 $abc$41427$n5526
.sym 112650 blink_simple_LED2.i_clk$2
.sym 112651 $false
.sym 112655 $abc$41427$n143
.sym 112992 r_adc_master_rx_buffer_1[28]
.sym 112993 $false
.sym 112994 $false
.sym 112995 $false
.sym 112996 $abc$41427$n5580
.sym 112997 blink_simple_LED2.i_clk$2
.sym 112998 $false
.sym 113005 r_adc_master_tx_buffer_1[109][4]
.sym 113119 r_spi_master_state[2]
.sym 113120 r_spi_master_state[3]
.sym 113121 $false
.sym 113122 $false
.sym 113137 $false
.sym 113138 $false
.sym 113139 $false
.sym 113140 $false
.sym 113143 $false
.sym 113144 $false
.sym 113145 $false
.sym 113146 $false
.sym 113159 $true
.sym 113160 blink_simple_LED2.i_clk$2
.sym 113161 $abc$41427$n59
.sym 113163 $abc$41427$n4553_1
.sym 113165 r_adc_master_tx_buffer_2[27][7]
.sym 113166 r_adc_master_tx_buffer_2[26][7]
.sym 113242 r_adc_master_rx_buffer_1[14]
.sym 113243 $false
.sym 113244 $false
.sym 113245 $false
.sym 113248 r_adc_master_rx_buffer_1[6]
.sym 113249 $false
.sym 113250 $false
.sym 113251 $false
.sym 113282 $abc$41427$n5542
.sym 113283 blink_simple_LED2.i_clk$2
.sym 113284 $false
.sym 113285 $abc$41427$n3681
.sym 113286 $abc$41427$n3382
.sym 113287 $abc$41427$n3384
.sym 113288 r_adc_master_tx_buffer_2[27][0]
.sym 113289 r_adc_master_tx_buffer_2[25][1]
.sym 113291 r_adc_master_tx_buffer_2[26][0]
.sym 113292 r_adc_master_tx_buffer_2[24][1]
.sym 113383 r_adc_master_tx_buffer_2[88][3]
.sym 113384 r_adc_master_tx_buffer_2[89][3]
.sym 113385 r_spi_master_tx_counter[1]
.sym 113386 r_spi_master_tx_counter[0]
.sym 113389 r_adc_master_rx_buffer_1[27]
.sym 113390 $false
.sym 113391 $false
.sym 113392 $false
.sym 113395 r_adc_master_rx_buffer_1[24]
.sym 113396 $false
.sym 113397 $false
.sym 113398 $false
.sym 113405 $abc$41427$n5580
.sym 113406 blink_simple_LED2.i_clk$2
.sym 113407 $false
.sym 113412 $abc$41427$n5077_1
.sym 113413 r_adc_master_tx_buffer_1[100][0]
.sym 113415 r_adc_master_tx_buffer_1[101][0]
.sym 113488 r_adc_master_tx_buffer_2[26][5]
.sym 113489 r_adc_master_tx_buffer_2[27][5]
.sym 113490 r_spi_master_tx_counter[0]
.sym 113491 $false
.sym 113494 r_adc_master_rx_buffer_1[5]
.sym 113495 $false
.sym 113496 $false
.sym 113497 $false
.sym 113512 r_adc_master_rx_buffer_1[13]
.sym 113513 $false
.sym 113514 $false
.sym 113515 $false
.sym 113528 $abc$41427$n5564
.sym 113529 blink_simple_LED2.i_clk$2
.sym 113530 $false
.sym 113531 $abc$41427$n5097_1
.sym 113532 $abc$41427$n5098_1
.sym 113533 $abc$41427$n4551_1
.sym 113535 r_adc_master_tx_buffer_1[6][4]
.sym 113536 r_adc_master_tx_buffer_1[5][2]
.sym 113537 r_adc_master_tx_buffer_1[7][4]
.sym 113605 r_adc_master_tx_buffer_1[1][2]
.sym 113606 r_adc_master_tx_buffer_1[5][2]
.sym 113607 r_spi_master_tx_counter[0]
.sym 113608 r_spi_master_tx_counter[2]
.sym 113611 r_adc_master_rx_buffer_1[4]
.sym 113612 $false
.sym 113613 $false
.sym 113614 $false
.sym 113623 r_adc_master_rx_buffer_1[27]
.sym 113624 $false
.sym 113625 $false
.sym 113626 $false
.sym 113635 r_adc_master_rx_buffer_1[12]
.sym 113636 $false
.sym 113637 $false
.sym 113638 $false
.sym 113641 r_adc_master_rx_buffer_1[18]
.sym 113642 $false
.sym 113643 $false
.sym 113644 $false
.sym 113651 $abc$41427$n5486
.sym 113652 blink_simple_LED2.i_clk$2
.sym 113653 $false
.sym 113655 $abc$41427$n5451
.sym 113658 $abc$41427$n2824
.sym 113661 r_adc_master_tx_buffer_2[6][7]
.sym 113734 r_adc_master_tx_buffer_2[2][7]
.sym 113735 r_adc_master_tx_buffer_2[6][7]
.sym 113736 r_spi_master_tx_counter[2]
.sym 113737 $false
.sym 113740 r_adc_master_rx_buffer_1[15]
.sym 113741 $false
.sym 113742 $false
.sym 113743 $false
.sym 113746 r_adc_master_rx_buffer_1[27]
.sym 113747 $false
.sym 113748 $false
.sym 113749 $false
.sym 113752 r_adc_master_rx_buffer_1[21]
.sym 113753 $false
.sym 113754 $false
.sym 113755 $false
.sym 113758 r_adc_master_rx_buffer_1[7]
.sym 113759 $false
.sym 113760 $false
.sym 113761 $false
.sym 113774 $abc$41427$n5556
.sym 113775 blink_simple_LED2.i_clk$2
.sym 113776 $false
.sym 113779 $auto$alumacc.cc:474:replace_alu$1660.C[2]
.sym 113780 $auto$alumacc.cc:474:replace_alu$1660.C[3]
.sym 113781 $abc$41427$n2828
.sym 113782 $abc$41427$n5449
.sym 113783 r_adc_master_tx_buffer_2[119][2]
.sym 113784 r_adc_master_tx_buffer_2[116][3]
.sym 113813 $true
.sym 113850 $abc$41427$n5449$2
.sym 113851 $false
.sym 113852 $abc$41427$n5449
.sym 113853 $false
.sym 113854 $false
.sym 113856 $auto$alumacc.cc:474:replace_alu$1535.C[2]
.sym 113858 $false
.sym 113859 $abc$41427$n5359
.sym 113862 $auto$alumacc.cc:474:replace_alu$1535.C[3]
.sym 113864 $false
.sym 113865 $abc$41427$n5451
.sym 113868 $auto$alumacc.cc:474:replace_alu$1535.C[4]
.sym 113870 $false
.sym 113871 $abc$41427$n5453
.sym 113874 $abc$41427$n608$2
.sym 113876 $false
.sym 113877 $abc$41427$n5455
.sym 113884 $abc$41427$n608$2
.sym 113887 spiMasterADC.SPI_Master_Inst.r_SPI_Clk_Edges[3]
.sym 113888 $false
.sym 113889 $false
.sym 113890 $false
.sym 113893 r_adc_master_rx_buffer_1[25]
.sym 113894 $false
.sym 113895 $false
.sym 113896 $false
.sym 113897 $abc$41427$n5571
.sym 113898 blink_simple_LED2.i_clk$2
.sym 113899 $false
.sym 113901 $abc$41427$n3110_1
.sym 113905 r_adc_master_tx_buffer_2[7][4]
.sym 113980 r_adc_master_rx_buffer_1[4]
.sym 113981 $false
.sym 113982 $false
.sym 113983 $false
.sym 114004 r_adc_master_rx_buffer_1[24]
.sym 114005 $false
.sym 114006 $false
.sym 114007 $false
.sym 114020 $abc$41427$n5515
.sym 114021 blink_simple_LED2.i_clk$2
.sym 114022 $false
.sym 114023 r_adc_master_tx_buffer_1[18][6]
.sym 114026 r_adc_master_tx_buffer_1[16][6]
.sym 114121 r_adc_master_tx_buffer_2[115][2]
.sym 114122 r_adc_master_tx_buffer_2[119][2]
.sym 114123 r_spi_master_tx_counter[2]
.sym 114124 r_spi_master_tx_counter[1]
.sym 114139 r_adc_master_rx_buffer_1[2]
.sym 114140 $false
.sym 114141 $false
.sym 114142 $false
.sym 114143 $abc$41427$n5586
.sym 114144 blink_simple_LED2.i_clk$2
.sym 114145 $false
.sym 114146 $abc$41427$n3835
.sym 114147 r_adc_master_tx_buffer_2[99][5]
.sym 114220 r_adc_master_tx_buffer_1[0][2]
.sym 114221 r_adc_master_tx_buffer_1[4][2]
.sym 114222 r_spi_master_tx_counter[0]
.sym 114223 $abc$41427$n4968_1
.sym 114232 r_adc_master_tx_buffer_2[48][1]
.sym 114233 r_adc_master_tx_buffer_2[52][1]
.sym 114234 r_spi_master_tx_counter[2]
.sym 114235 $false
.sym 114238 r_adc_master_rx_buffer_1[26]
.sym 114239 $false
.sym 114240 $false
.sym 114241 $false
.sym 114266 $abc$41427$n5486
.sym 114267 blink_simple_LED2.i_clk$2
.sym 114268 $false
.sym 114269 $abc$41427$n3662
.sym 114272 r_adc_master_tx_buffer_2[6][1]
.sym 114343 $abc$41427$n3028
.sym 114344 $abc$41427$n3027
.sym 114345 $abc$41427$n2721
.sym 114346 $false
.sym 114349 $abc$41427$n3023
.sym 114350 $abc$41427$n3020
.sym 114351 $abc$41427$n3026
.sym 114352 $abc$41427$n3029
.sym 114355 r_adc_master_tx_buffer_2[0][5]
.sym 114356 r_adc_master_tx_buffer_2[4][5]
.sym 114357 r_spi_master_tx_counter[0]
.sym 114358 r_spi_master_tx_counter[2]
.sym 114361 r_adc_master_rx_buffer_1[29]
.sym 114362 $false
.sym 114363 $false
.sym 114364 $false
.sym 114373 r_adc_master_rx_buffer_1[19]
.sym 114374 $false
.sym 114375 $false
.sym 114376 $false
.sym 114379 r_adc_master_rx_buffer_1[11]
.sym 114380 $false
.sym 114381 $false
.sym 114382 $false
.sym 114385 r_adc_master_rx_buffer_1[5]
.sym 114386 $false
.sym 114387 $false
.sym 114388 $false
.sym 114389 $abc$41427$n5556
.sym 114390 blink_simple_LED2.i_clk$2
.sym 114391 $false
.sym 114393 $abc$41427$n3513
.sym 114395 $abc$41427$n4386_1
.sym 114397 r_adc_master_tx_buffer_1[27][4]
.sym 114398 r_adc_master_tx_buffer_1[27][2]
.sym 114466 r_adc_master_tx_buffer_2[99][5]
.sym 114467 r_adc_master_tx_buffer_2[103][5]
.sym 114468 r_spi_master_tx_counter[2]
.sym 114469 r_spi_master_tx_counter[0]
.sym 114472 $abc$41427$n3517
.sym 114473 $abc$41427$n3518
.sym 114474 r_spi_master_tx_counter[1]
.sym 114475 r_spi_master_tx_counter[3]
.sym 114478 r_adc_master_rx_buffer_1[17]
.sym 114479 $false
.sym 114480 $false
.sym 114481 $false
.sym 114490 r_adc_master_rx_buffer_1[13]
.sym 114491 $false
.sym 114492 $false
.sym 114493 $false
.sym 114496 r_adc_master_rx_buffer_1[25]
.sym 114497 $false
.sym 114498 $false
.sym 114499 $false
.sym 114502 r_adc_master_rx_buffer_1[29]
.sym 114503 $false
.sym 114504 $false
.sym 114505 $false
.sym 114512 $abc$41427$n5557
.sym 114513 blink_simple_LED2.i_clk$2
.sym 114514 $false
.sym 114515 $abc$41427$n3814
.sym 114517 $abc$41427$n5078_1
.sym 114519 $abc$41427$n4416_1
.sym 114521 r_adc_master_tx_buffer_1[8][4]
.sym 114522 r_adc_master_tx_buffer_1[9][4]
.sym 114589 $abc$41427$n2824_1
.sym 114590 $abc$41427$n2825_1
.sym 114591 $abc$41427$n2721
.sym 114592 r_spi_master_tx_counter[4]
.sym 114595 r_adc_master_tx_buffer_2[2][5]
.sym 114596 r_adc_master_tx_buffer_2[6][5]
.sym 114597 r_spi_master_tx_counter[0]
.sym 114598 r_spi_master_tx_counter[2]
.sym 114601 r_adc_master_tx_buffer_1[10][2]
.sym 114602 r_adc_master_tx_buffer_1[11][2]
.sym 114603 r_spi_master_tx_counter[0]
.sym 114604 r_spi_master_tx_counter[1]
.sym 114607 r_adc_master_tx_buffer_1[8][2]
.sym 114608 r_adc_master_tx_buffer_1[9][2]
.sym 114609 r_spi_master_tx_counter[1]
.sym 114610 r_spi_master_tx_counter[0]
.sym 114613 r_adc_master_rx_buffer_1[10]
.sym 114614 $false
.sym 114615 $false
.sym 114616 $false
.sym 114619 r_adc_master_rx_buffer_1[2]
.sym 114620 $false
.sym 114621 $false
.sym 114622 $false
.sym 114625 r_adc_master_rx_buffer_1[25]
.sym 114626 $false
.sym 114627 $false
.sym 114628 $false
.sym 114631 r_adc_master_rx_buffer_1[18]
.sym 114632 $false
.sym 114633 $false
.sym 114634 $false
.sym 114635 $abc$41427$n5479
.sym 114636 blink_simple_LED2.i_clk$2
.sym 114637 $false
.sym 114638 $abc$41427$n5099_1
.sym 114639 $abc$41427$n5300
.sym 114640 $abc$41427$n3945
.sym 114641 $abc$41427$n5301
.sym 114642 r_adc_master_tx_buffer_1[69][4]
.sym 114643 r_adc_master_tx_buffer_1[70][7]
.sym 114644 r_adc_master_tx_buffer_1[71][7]
.sym 114645 r_adc_master_tx_buffer_1[68][7]
.sym 114712 r_adc_master_tx_buffer_1[64][0]
.sym 114713 r_adc_master_tx_buffer_1[68][0]
.sym 114714 r_spi_master_tx_counter[0]
.sym 114715 r_spi_master_tx_counter[2]
.sym 114718 $abc$41427$n2819_1
.sym 114719 $abc$41427$n2818_1
.sym 114720 r_spi_master_tx_counter[1]
.sym 114721 r_spi_master_tx_counter[3]
.sym 114724 r_spi_master_tx_counter[1]
.sym 114725 $abc$41427$n4969_1
.sym 114726 $abc$41427$n2817_1
.sym 114727 $abc$41427$n2823_1
.sym 114736 r_adc_master_rx_buffer_1[12]
.sym 114737 $false
.sym 114738 $false
.sym 114739 $false
.sym 114742 r_adc_master_rx_buffer_1[24]
.sym 114743 $false
.sym 114744 $false
.sym 114745 $false
.sym 114754 r_adc_master_rx_buffer_1[30]
.sym 114755 $false
.sym 114756 $false
.sym 114757 $false
.sym 114758 $abc$41427$n5521
.sym 114759 blink_simple_LED2.i_clk$2
.sym 114760 $false
.sym 114763 $abc$41427$n5102_1
.sym 114764 r_adc_master_tx_buffer_1[30][0]
.sym 114767 r_adc_master_tx_buffer_1[29][4]
.sym 114768 r_adc_master_tx_buffer_1[28][0]
.sym 114835 r_adc_master_tx_buffer_1[64][6]
.sym 114836 r_adc_master_tx_buffer_1[68][6]
.sym 114837 r_spi_master_tx_counter[0]
.sym 114838 $abc$41427$n5202_1
.sym 114841 $abc$41427$n5203_1
.sym 114842 $abc$41427$n5298
.sym 114843 r_spi_master_tx_counter[3]
.sym 114844 r_spi_master_tx_counter[1]
.sym 114859 r_adc_master_tx_buffer_1[66][3]
.sym 114860 r_adc_master_tx_buffer_1[70][3]
.sym 114861 r_spi_master_tx_counter[0]
.sym 114862 r_spi_master_tx_counter[2]
.sym 114865 r_adc_master_tx_buffer_2[97][6]
.sym 114866 r_adc_master_tx_buffer_2[101][6]
.sym 114867 r_spi_master_tx_counter[2]
.sym 114868 $false
.sym 114871 $abc$41427$n3025
.sym 114872 $abc$41427$n3024
.sym 114873 r_spi_master_tx_counter[1]
.sym 114874 r_spi_master_tx_counter[3]
.sym 114877 r_adc_master_rx_buffer_1[22]
.sym 114878 $false
.sym 114879 $false
.sym 114880 $false
.sym 114881 $abc$41427$n5582
.sym 114882 blink_simple_LED2.i_clk$2
.sym 114883 $false
.sym 114884 $abc$41427$n5101_1
.sym 114885 $abc$41427$n5211_1
.sym 114886 $abc$41427$n5302
.sym 114887 $abc$41427$n5177
.sym 114888 r_adc_master_tx_buffer_1[5][5]
.sym 114889 r_adc_master_tx_buffer_1[4][5]
.sym 114890 r_adc_master_tx_buffer_1[5][4]
.sym 114958 r_adc_master_tx_buffer_1[65][6]
.sym 114959 r_adc_master_tx_buffer_1[69][6]
.sym 114960 r_spi_master_tx_counter[0]
.sym 114961 r_spi_master_tx_counter[2]
.sym 114964 r_adc_master_tx_buffer_1[66][4]
.sym 114965 r_adc_master_tx_buffer_1[70][4]
.sym 114966 r_spi_master_tx_counter[2]
.sym 114967 $false
.sym 114970 r_adc_master_rx_buffer_1[24]
.sym 114971 $false
.sym 114972 $false
.sym 114973 $false
.sym 114976 r_adc_master_rx_buffer_1[30]
.sym 114977 $false
.sym 114978 $false
.sym 114979 $false
.sym 114982 r_adc_master_rx_buffer_1[22]
.sym 114983 $false
.sym 114984 $false
.sym 114985 $false
.sym 114988 r_adc_master_rx_buffer_1[11]
.sym 114989 $false
.sym 114990 $false
.sym 114991 $false
.sym 114994 r_adc_master_rx_buffer_1[12]
.sym 114995 $false
.sym 114996 $false
.sym 114997 $false
.sym 115000 r_adc_master_rx_buffer_1[31]
.sym 115001 $false
.sym 115002 $false
.sym 115003 $false
.sym 115004 $abc$41427$n5519
.sym 115005 blink_simple_LED2.i_clk$2
.sym 115006 $false
.sym 115007 $abc$41427$n4387_1
.sym 115008 $abc$41427$n5178_1
.sym 115009 $abc$41427$n4389_1
.sym 115011 $abc$41427$n4285_1
.sym 115012 r_adc_master_tx_buffer_1[0][5]
.sym 115013 r_adc_master_tx_buffer_1[2][0]
.sym 115081 r_adc_master_tx_buffer_1[92][6]
.sym 115082 r_adc_master_tx_buffer_1[93][6]
.sym 115083 r_spi_master_tx_counter[1]
.sym 115084 r_spi_master_tx_counter[0]
.sym 115099 $abc$41427$n3943
.sym 115100 $abc$41427$n3942
.sym 115101 r_spi_master_tx_counter[0]
.sym 115102 r_spi_master_tx_counter[1]
.sym 115105 r_adc_master_tx_buffer_1[67][4]
.sym 115106 r_adc_master_tx_buffer_1[71][4]
.sym 115107 r_spi_master_tx_counter[2]
.sym 115108 $false
.sym 115117 r_adc_master_rx_buffer_1[22]
.sym 115118 $false
.sym 115119 $false
.sym 115120 $false
.sym 115123 r_adc_master_rx_buffer_1[30]
.sym 115124 $false
.sym 115125 $false
.sym 115126 $false
.sym 115127 $abc$41427$n5536
.sym 115128 blink_simple_LED2.i_clk$2
.sym 115129 $false
.sym 115131 r_adc_master_tx_buffer_1[109][7]
.sym 115135 r_adc_master_tx_buffer_1[111][3]
.sym 115204 r_adc_master_tx_buffer_1[74][3]
.sym 115205 r_adc_master_tx_buffer_1[75][3]
.sym 115206 r_spi_master_tx_counter[0]
.sym 115207 r_spi_master_tx_counter[1]
.sym 115210 r_adc_master_rx_buffer_1[3]
.sym 115211 $false
.sym 115212 $false
.sym 115213 $false
.sym 115222 r_adc_master_rx_buffer_1[22]
.sym 115223 $false
.sym 115224 $false
.sym 115225 $false
.sym 115228 r_adc_master_rx_buffer_1[7]
.sym 115229 $false
.sym 115230 $false
.sym 115231 $false
.sym 115234 r_adc_master_rx_buffer_1[29]
.sym 115235 $false
.sym 115236 $false
.sym 115237 $false
.sym 115246 r_adc_master_rx_buffer_1[16]
.sym 115247 $false
.sym 115248 $false
.sym 115249 $false
.sym 115250 $abc$41427$n5524
.sym 115251 blink_simple_LED2.i_clk$2
.sym 115252 $false
.sym 115254 $abc$41427$n5090
.sym 115259 r_adc_master_tx_buffer_2[91][1]
.sym 115260 r_adc_master_tx_buffer_2[90][1]
.sym 115327 r_adc_master_tx_buffer_2[34][3]
.sym 115328 r_adc_master_tx_buffer_2[35][3]
.sym 115329 r_spi_master_tx_counter[0]
.sym 115330 $false
.sym 115339 r_adc_master_rx_buffer_1[8]
.sym 115340 $false
.sym 115341 $false
.sym 115342 $false
.sym 115345 r_adc_master_rx_buffer_1[3]
.sym 115346 $false
.sym 115347 $false
.sym 115348 $false
.sym 115363 r_adc_master_rx_buffer_1[11]
.sym 115364 $false
.sym 115365 $false
.sym 115366 $false
.sym 115369 r_adc_master_rx_buffer_1[27]
.sym 115370 $false
.sym 115371 $false
.sym 115372 $false
.sym 115373 $abc$41427$n5566
.sym 115374 blink_simple_LED2.i_clk$2
.sym 115375 $false
.sym 115377 r_adc_master_tx_buffer_2[99][1]
.sym 115382 r_adc_master_tx_buffer_2[96][3]
.sym 115383 r_adc_master_tx_buffer_2[96][5]
.sym 115462 r_adc_master_rx_buffer_1[24]
.sym 115463 $false
.sym 115464 $false
.sym 115465 $false
.sym 115492 r_adc_master_rx_buffer_1[11]
.sym 115493 $false
.sym 115494 $false
.sym 115495 $false
.sym 115496 $abc$41427$n5529
.sym 115497 blink_simple_LED2.i_clk$2
.sym 115498 $false
.sym 115499 $abc$41427$n3515
.sym 115500 r_adc_master_tx_buffer_1[71][4]
.sym 115501 r_adc_master_tx_buffer_1[71][1]
.sym 115502 r_adc_master_tx_buffer_1[69][6]
.sym 115503 r_adc_master_tx_buffer_1[71][2]
.sym 115506 r_adc_master_tx_buffer_1[70][0]
.sym 115591 r_adc_master_tx_buffer_2[99][1]
.sym 115592 r_adc_master_tx_buffer_2[103][1]
.sym 115593 r_spi_master_tx_counter[2]
.sym 115594 r_spi_master_tx_counter[0]
.sym 115615 r_adc_master_rx_buffer_1[5]
.sym 115616 $false
.sym 115617 $false
.sym 115618 $false
.sym 115619 $abc$41427$n5583
.sym 115620 blink_simple_LED2.i_clk$2
.sym 115621 $false
.sym 115625 $abc$41427$n4499_1
.sym 115627 $abc$41427$n4500_1
.sym 115629 r_adc_master_tx_buffer_2[54][6]
.sym 115696 r_adc_master_tx_buffer_1[67][1]
.sym 115697 r_adc_master_tx_buffer_1[71][1]
.sym 115698 r_spi_master_tx_counter[2]
.sym 115699 r_spi_master_tx_counter[0]
.sym 115702 r_adc_master_tx_buffer_1[64][4]
.sym 115703 r_adc_master_tx_buffer_1[68][4]
.sym 115704 r_spi_master_tx_counter[0]
.sym 115705 r_spi_master_tx_counter[2]
.sym 115708 $abc$41427$n3579
.sym 115709 $abc$41427$n3578
.sym 115710 r_spi_master_tx_counter[1]
.sym 115711 r_spi_master_tx_counter[3]
.sym 115720 $abc$41427$n3945
.sym 115721 $abc$41427$n3946
.sym 115722 r_spi_master_tx_counter[1]
.sym 115723 r_spi_master_tx_counter[3]
.sym 115726 $abc$41427$n3944
.sym 115727 $abc$41427$n3941
.sym 115728 $abc$41427$n3947
.sym 115729 $abc$41427$n3950
.sym 115732 r_adc_master_rx_buffer_1[28]
.sym 115733 $false
.sym 115734 $false
.sym 115735 $false
.sym 115738 r_adc_master_rx_buffer_1[1]
.sym 115739 $false
.sym 115740 $false
.sym 115741 $false
.sym 115742 $abc$41427$n5519
.sym 115743 blink_simple_LED2.i_clk$2
.sym 115744 $false
.sym 115745 $abc$41427$n2767
.sym 115747 r_adc_master_tx_buffer_2[30][3]
.sym 115819 r_adc_master_tx_buffer_1[66][1]
.sym 115820 r_adc_master_tx_buffer_1[70][1]
.sym 115821 r_spi_master_tx_counter[0]
.sym 115822 r_spi_master_tx_counter[2]
.sym 115825 r_adc_master_tx_buffer_1[65][2]
.sym 115826 r_adc_master_tx_buffer_1[69][2]
.sym 115827 r_spi_master_tx_counter[2]
.sym 115828 $false
.sym 115831 r_adc_master_tx_buffer_1[67][3]
.sym 115832 r_adc_master_tx_buffer_1[71][3]
.sym 115833 r_spi_master_tx_counter[2]
.sym 115834 r_spi_master_tx_counter[0]
.sym 115837 r_adc_master_tx_buffer_2[30][6]
.sym 115838 r_adc_master_tx_buffer_2[31][6]
.sym 115839 r_spi_master_tx_counter[0]
.sym 115840 r_spi_master_tx_counter[1]
.sym 115849 r_adc_master_rx_buffer_1[14]
.sym 115850 $false
.sym 115851 $false
.sym 115852 $false
.sym 115861 r_adc_master_rx_buffer_1[6]
.sym 115862 $false
.sym 115863 $false
.sym 115864 $false
.sym 115865 $abc$41427$n5565
.sym 115866 blink_simple_LED2.i_clk$2
.sym 115867 $false
.sym 115869 $abc$41427$n4501_1
.sym 115870 r_adc_master_tx_buffer_1[108][7]
.sym 115871 r_adc_master_tx_buffer_1[110][7]
.sym 115872 r_adc_master_tx_buffer_1[111][7]
.sym 115942 r_adc_master_rx_buffer_1[28]
.sym 115943 $false
.sym 115944 $false
.sym 115945 $false
.sym 115954 r_adc_master_rx_buffer_1[10]
.sym 115955 $false
.sym 115956 $false
.sym 115957 $false
.sym 115966 r_adc_master_rx_buffer_1[18]
.sym 115967 $false
.sym 115968 $false
.sym 115969 $false
.sym 115972 r_adc_master_rx_buffer_1[3]
.sym 115973 $false
.sym 115974 $false
.sym 115975 $false
.sym 115978 r_adc_master_rx_buffer_1[9]
.sym 115979 $false
.sym 115980 $false
.sym 115981 $false
.sym 115988 $abc$41427$n5521
.sym 115989 blink_simple_LED2.i_clk$2
.sym 115990 $false
.sym 115993 r_adc_master_tx_buffer_1[63][6]
.sym 115997 r_adc_master_tx_buffer_1[61][2]
.sym 116095 r_cycle_counter[1]
.sym 116096 $false
.sym 116097 $false
.sym 116098 $false
.sym 116101 $abc$41427$n143$2
.sym 116102 r_cycle_counter[0]
.sym 116103 $false
.sym 116104 $false
.sym 116107 $abc$41427$n124
.sym 116108 $false
.sym 116109 $false
.sym 116110 $false
.sym 116111 $abc$41427$n523
.sym 116112 blink_simple_LED2.i_clk$2
.sym 116113 $abc$41427$n143$2
.sym 116116 r_cycle_counter[2]
.sym 116117 r_cycle_counter[3]
.sym 116118 r_cycle_counter[4]
.sym 116119 r_cycle_counter[5]
.sym 116120 r_cycle_counter[6]
.sym 116121 r_cycle_counter[7]
.sym 116188 r_cycle_counter[0]
.sym 116189 r_cycle_counter[1]
.sym 116190 r_cycle_counter[2]
.sym 116191 r_cycle_counter[3]
.sym 116200 r_cycle_counter[3]
.sym 116201 $false
.sym 116202 $false
.sym 116203 $false
.sym 116212 r_adc_master_rx_buffer_1[11]
.sym 116213 $false
.sym 116214 $false
.sym 116215 $false
.sym 116224 r_adc_master_rx_buffer_1[26]
.sym 116225 $false
.sym 116226 $false
.sym 116227 $false
.sym 116234 $abc$41427$n5524
.sym 116235 blink_simple_LED2.i_clk$2
.sym 116236 $false
.sym 116237 r_cycle_counter[8]
.sym 116238 r_cycle_counter[9]
.sym 116239 r_cycle_counter[10]
.sym 116240 r_cycle_counter[11]
.sym 116241 r_cycle_counter[12]
.sym 116242 r_cycle_counter[13]
.sym 116243 r_cycle_counter[14]
.sym 116244 r_cycle_counter[15]
.sym 116311 r_cycle_counter[11]
.sym 116312 r_cycle_counter[9]
.sym 116313 r_cycle_counter[10]
.sym 116314 r_cycle_counter[8]
.sym 116317 $abc$41427$n3152
.sym 116318 $abc$41427$n3153
.sym 116319 $abc$41427$n3154
.sym 116320 $abc$41427$n3155
.sym 116323 r_cycle_counter[13]
.sym 116324 r_cycle_counter[14]
.sym 116325 r_cycle_counter[15]
.sym 116326 r_cycle_counter[12]
.sym 116329 r_adc_master_tx_buffer_2[62][5]
.sym 116330 r_adc_master_tx_buffer_2[63][5]
.sym 116331 r_spi_master_tx_counter[0]
.sym 116332 r_spi_master_tx_counter[1]
.sym 116335 r_cycle_counter[13]
.sym 116336 $false
.sym 116337 $false
.sym 116338 $false
.sym 116341 r_adc_master_rx_buffer_1[13]
.sym 116342 $false
.sym 116343 $false
.sym 116344 $false
.sym 116347 r_adc_master_rx_buffer_1[31]
.sym 116348 $false
.sym 116349 $false
.sym 116350 $false
.sym 116353 r_adc_master_rx_buffer_1[5]
.sym 116354 $false
.sym 116355 $false
.sym 116356 $false
.sym 116357 $abc$41427$n5573
.sym 116358 blink_simple_LED2.i_clk$2
.sym 116359 $false
.sym 116360 r_cycle_counter[16]
.sym 116361 r_cycle_counter[17]
.sym 116362 r_cycle_counter[18]
.sym 116363 r_cycle_counter[19]
.sym 116364 r_cycle_counter[20]
.sym 116365 r_cycle_counter[21]
.sym 116366 r_cycle_counter[22]
.sym 116367 r_cycle_counter[23]
.sym 116434 r_cycle_counter[20]
.sym 116435 r_cycle_counter[21]
.sym 116436 r_cycle_counter[22]
.sym 116437 r_cycle_counter[23]
.sym 116440 $abc$41427$n3157
.sym 116441 $abc$41427$n3158
.sym 116442 $false
.sym 116443 $false
.sym 116446 r_cycle_counter[9]
.sym 116447 $false
.sym 116448 $false
.sym 116449 $false
.sym 116452 r_cycle_counter[16]
.sym 116453 r_cycle_counter[17]
.sym 116454 r_cycle_counter[18]
.sym 116455 r_cycle_counter[19]
.sym 116458 r_cycle_counter[8]
.sym 116459 $false
.sym 116460 $false
.sym 116461 $false
.sym 116470 r_cycle_counter[15]
.sym 116471 $false
.sym 116472 $false
.sym 116473 $false
.sym 116476 r_adc_master_rx_buffer_1[19]
.sym 116477 $false
.sym 116478 $false
.sym 116479 $false
.sym 116480 $abc$41427$n5569
.sym 116481 blink_simple_LED2.i_clk$2
.sym 116482 $false
.sym 116483 r_cycle_counter[24]
.sym 116484 r_cycle_counter[25]
.sym 116485 r_cycle_counter[26]
.sym 116486 r_cycle_counter[27]
.sym 116487 r_cycle_counter[28]
.sym 116488 r_cycle_counter[29]
.sym 116489 r_cycle_counter[30]
.sym 116490 r_cycle_counter[31]
.sym 116563 r_cycle_counter[18]
.sym 116564 $false
.sym 116565 $false
.sym 116566 $false
.sym 116569 r_cycle_counter[23]
.sym 116570 $false
.sym 116571 $false
.sym 116572 $false
.sym 116575 r_cycle_counter[16]
.sym 116576 $false
.sym 116577 $false
.sym 116578 $false
.sym 116581 r_cycle_counter[22]
.sym 116582 $false
.sym 116583 $false
.sym 116584 $false
.sym 116587 r_cycle_counter[21]
.sym 116588 $false
.sym 116589 $false
.sym 116590 $false
.sym 116593 r_adc_master_rx_buffer_1[29]
.sym 116594 $false
.sym 116595 $false
.sym 116596 $false
.sym 116603 $abc$41427$n5542
.sym 116604 blink_simple_LED2.i_clk$2
.sym 116605 $false
.sym 116606 $abc$41427$n3160
.sym 116607 $abc$41427$n89
.sym 116608 $abc$41427$n88
.sym 116609 $abc$41427$n85
.sym 116610 $abc$41427$n3159
.sym 116611 $abc$41427$n86
.sym 116612 $abc$41427$n79
.sym 116613 $abc$41427$n83
.sym 116680 r_cycle_counter[30]
.sym 116681 $false
.sym 116682 $false
.sym 116683 $false
.sym 116686 $abc$41427$n3151
.sym 116687 $abc$41427$n3156
.sym 116688 $abc$41427$n3159
.sym 116689 $abc$41427$n3160
.sym 116698 r_adc_master_rx_buffer_1[14]
.sym 116699 $false
.sym 116700 $false
.sym 116701 $false
.sym 116704 r_adc_master_rx_buffer_1[1]
.sym 116705 $false
.sym 116706 $false
.sym 116707 $false
.sym 116726 $abc$41427$n5583
.sym 116727 blink_simple_LED2.i_clk$2
.sym 116728 $false
.sym 116821 $abc$41427$n3150
.sym 116822 $abc$41427$n5375
.sym 116823 $false
.sym 116824 $false
.sym 117202 r_adc_master_rx_buffer_1[20]
.sym 117203 $false
.sym 117204 $false
.sym 117205 $false
.sym 117236 $abc$41427$n5547
.sym 117237 blink_simple_LED2.i_clk$2
.sym 117238 $false
.sym 117241 r_adc_master_tx_buffer_2[0][4]
.sym 117319 r_adc_master_tx_buffer_2[26][7]
.sym 117320 r_adc_master_tx_buffer_2[27][7]
.sym 117321 r_spi_master_tx_counter[0]
.sym 117322 r_spi_master_tx_counter[1]
.sym 117331 r_adc_master_rx_buffer_1[7]
.sym 117332 $false
.sym 117333 $false
.sym 117334 $false
.sym 117337 r_adc_master_rx_buffer_1[15]
.sym 117338 $false
.sym 117339 $false
.sym 117340 $false
.sym 117359 $abc$41427$n5564
.sym 117360 blink_simple_LED2.i_clk$2
.sym 117361 $false
.sym 117368 r_adc_master_tx_buffer_2[89][3]
.sym 117436 r_adc_master_tx_buffer_2[24][1]
.sym 117437 r_adc_master_tx_buffer_2[25][1]
.sym 117438 r_spi_master_tx_counter[1]
.sym 117439 r_spi_master_tx_counter[0]
.sym 117442 $abc$41427$n3384
.sym 117443 $abc$41427$n3383
.sym 117444 $abc$41427$n2721
.sym 117445 $false
.sym 117448 r_adc_master_tx_buffer_2[26][0]
.sym 117449 r_adc_master_tx_buffer_2[27][0]
.sym 117450 r_spi_master_tx_counter[0]
.sym 117451 r_spi_master_tx_counter[1]
.sym 117454 r_adc_master_rx_buffer_1[0]
.sym 117455 $false
.sym 117456 $false
.sym 117457 $false
.sym 117460 r_adc_master_rx_buffer_1[17]
.sym 117461 $false
.sym 117462 $false
.sym 117463 $false
.sym 117472 r_adc_master_rx_buffer_1[8]
.sym 117473 $false
.sym 117474 $false
.sym 117475 $false
.sym 117478 r_adc_master_rx_buffer_1[25]
.sym 117479 $false
.sym 117480 $false
.sym 117481 $false
.sym 117482 $abc$41427$n5564
.sym 117483 blink_simple_LED2.i_clk$2
.sym 117484 $false
.sym 117486 $abc$41427$n5076_1
.sym 117488 r_adc_master_tx_buffer_2[27][1]
.sym 117492 r_adc_master_tx_buffer_2[26][1]
.sym 117583 $abc$41427$n5076_1
.sym 117584 r_spi_master_tx_counter[1]
.sym 117585 $abc$41427$n3681
.sym 117586 $abc$41427$n2721
.sym 117589 r_adc_master_rx_buffer_1[24]
.sym 117590 $false
.sym 117591 $false
.sym 117592 $false
.sym 117601 r_adc_master_rx_buffer_1[16]
.sym 117602 $false
.sym 117603 $false
.sym 117604 $false
.sym 117605 $abc$41427$n5542
.sym 117606 blink_simple_LED2.i_clk$2
.sym 117607 $false
.sym 117608 $abc$41427$n4552_1
.sym 117609 $abc$41427$n3113_1
.sym 117610 $abc$41427$n3111_1
.sym 117611 r_adc_master_tx_buffer_2[24][7]
.sym 117612 r_adc_master_tx_buffer_2[24][2]
.sym 117613 r_adc_master_tx_buffer_2[27][3]
.sym 117614 r_adc_master_tx_buffer_2[25][7]
.sym 117615 r_adc_master_tx_buffer_2[26][3]
.sym 117682 r_adc_master_tx_buffer_1[3][4]
.sym 117683 r_adc_master_tx_buffer_1[7][4]
.sym 117684 r_spi_master_tx_counter[0]
.sym 117685 r_spi_master_tx_counter[2]
.sym 117688 r_adc_master_tx_buffer_1[2][4]
.sym 117689 r_adc_master_tx_buffer_1[6][4]
.sym 117690 r_spi_master_tx_counter[0]
.sym 117691 $abc$41427$n5097_1
.sym 117694 $abc$41427$n4552_1
.sym 117695 $abc$41427$n4553_1
.sym 117696 $abc$41427$n2721
.sym 117697 $abc$41427$n3003
.sym 117706 r_adc_master_rx_buffer_1[12]
.sym 117707 $false
.sym 117708 $false
.sym 117709 $false
.sym 117712 r_adc_master_rx_buffer_1[18]
.sym 117713 $false
.sym 117714 $false
.sym 117715 $false
.sym 117718 r_adc_master_rx_buffer_1[4]
.sym 117719 $false
.sym 117720 $false
.sym 117721 $false
.sym 117728 $abc$41427$n5474
.sym 117729 blink_simple_LED2.i_clk$2
.sym 117730 $false
.sym 117732 $abc$41427$n2826
.sym 117733 spiMasterADC.SPI_Master_Inst.r_SPI_Clk_Edges[4]
.sym 117734 spiMasterADC.SPI_Master_Inst.r_SPI_Clk_Edges[3]
.sym 117737 spiMasterADC.SPI_Master_Inst.r_SPI_Clk_Edges[2]
.sym 117811 spiMasterADC.SPI_Master_Inst.r_SPI_Clk_Edges[2]
.sym 117812 $false
.sym 117813 $false
.sym 117814 $false
.sym 117829 $false
.sym 117830 spiMasterADC.SPI_Master_Inst.r_SPI_Clk_Edges[2]
.sym 117831 $false
.sym 117832 $auto$alumacc.cc:474:replace_alu$1660.C[2]
.sym 117847 r_adc_master_rx_buffer_1[15]
.sym 117848 $false
.sym 117849 $false
.sym 117850 $false
.sym 117851 $abc$41427$n5557
.sym 117852 blink_simple_LED2.i_clk$2
.sym 117853 $false
.sym 117854 $abc$41427$n5359
.sym 117855 $abc$41427$n2880
.sym 117856 $abc$41427$n5455
.sym 117857 r_adc_master_tx_buffer_2[27][4]
.sym 117861 r_adc_master_tx_buffer_2[25][2]
.sym 117890 $true
.sym 117927 spiMasterADC.SPI_Master_Inst.r_SPI_Clk_Edges[0]$2
.sym 117928 $false
.sym 117929 spiMasterADC.SPI_Master_Inst.r_SPI_Clk_Edges[0]
.sym 117930 $false
.sym 117931 $false
.sym 117933 $auto$alumacc.cc:474:replace_alu$1660.C[2]$2
.sym 117935 spiMasterADC.SPI_Master_Inst.r_SPI_Clk_Edges[1]
.sym 117936 $true$2
.sym 117939 $auto$alumacc.cc:474:replace_alu$1660.C[3]$2
.sym 117941 spiMasterADC.SPI_Master_Inst.r_SPI_Clk_Edges[2]
.sym 117942 $true$2
.sym 117943 $auto$alumacc.cc:474:replace_alu$1660.C[2]$2
.sym 117945 $auto$alumacc.cc:474:replace_alu$1660.C[4]
.sym 117947 spiMasterADC.SPI_Master_Inst.r_SPI_Clk_Edges[3]
.sym 117948 $true$2
.sym 117949 $auto$alumacc.cc:474:replace_alu$1660.C[3]$2
.sym 117952 $false
.sym 117953 spiMasterADC.SPI_Master_Inst.r_SPI_Clk_Edges[4]
.sym 117954 $false
.sym 117955 $auto$alumacc.cc:474:replace_alu$1660.C[4]
.sym 117958 spiMasterADC.SPI_Master_Inst.r_SPI_Clk_Edges[0]
.sym 117959 $false
.sym 117960 $false
.sym 117961 $false
.sym 117964 r_adc_master_rx_buffer_1[2]
.sym 117965 $false
.sym 117966 $false
.sym 117967 $false
.sym 117970 r_adc_master_rx_buffer_1[27]
.sym 117971 $false
.sym 117972 $false
.sym 117973 $false
.sym 117974 $abc$41427$n5587$2
.sym 117975 blink_simple_LED2.i_clk$2
.sym 117976 $false
.sym 117977 $abc$41427$n2993_1
.sym 117981 r_adc_master_tx_buffer_1[89][3]
.sym 117983 r_adc_master_tx_buffer_1[88][3]
.sym 118057 r_adc_master_tx_buffer_2[30][3]
.sym 118058 r_adc_master_tx_buffer_2[31][3]
.sym 118059 r_spi_master_tx_counter[0]
.sym 118060 r_spi_master_tx_counter[1]
.sym 118081 r_adc_master_rx_buffer_1[4]
.sym 118082 $false
.sym 118083 $false
.sym 118084 $false
.sym 118097 $abc$41427$n5557
.sym 118098 blink_simple_LED2.i_clk$2
.sym 118099 $false
.sym 118102 $abc$41427$n2879
.sym 118106 r_adc_master_tx_buffer_1[54][7]
.sym 118107 r_adc_master_tx_buffer_1[54][5]
.sym 118174 r_adc_master_rx_buffer_1[14]
.sym 118175 $false
.sym 118176 $false
.sym 118177 $false
.sym 118192 r_adc_master_rx_buffer_1[30]
.sym 118193 $false
.sym 118194 $false
.sym 118195 $false
.sym 118220 $abc$41427$n5635$2
.sym 118221 blink_simple_LED2.i_clk$2
.sym 118222 $false
.sym 118223 $abc$41427$n3830
.sym 118225 $abc$41427$n3832
.sym 118226 r_adc_master_tx_buffer_2[3][3]
.sym 118228 r_adc_master_tx_buffer_2[3][4]
.sym 118229 r_adc_master_tx_buffer_2[3][1]
.sym 118297 r_adc_master_tx_buffer_2[3][4]
.sym 118298 r_adc_master_tx_buffer_2[7][4]
.sym 118299 r_spi_master_tx_counter[2]
.sym 118300 $false
.sym 118303 r_adc_master_rx_buffer_1[5]
.sym 118304 $false
.sym 118305 $false
.sym 118306 $false
.sym 118343 $abc$41427$n5582
.sym 118344 blink_simple_LED2.i_clk$2
.sym 118345 $false
.sym 118346 $abc$41427$n4421_1
.sym 118347 $abc$41427$n3021
.sym 118348 $abc$41427$n3020
.sym 118350 r_adc_master_tx_buffer_1[13][5]
.sym 118351 r_adc_master_tx_buffer_1[14][7]
.sym 118352 r_adc_master_tx_buffer_1[15][7]
.sym 118420 r_adc_master_tx_buffer_2[2][1]
.sym 118421 r_adc_master_tx_buffer_2[6][1]
.sym 118422 r_spi_master_tx_counter[0]
.sym 118423 r_spi_master_tx_counter[2]
.sym 118438 r_adc_master_rx_buffer_1[9]
.sym 118439 $false
.sym 118440 $false
.sym 118441 $false
.sym 118466 $abc$41427$n5557
.sym 118467 blink_simple_LED2.i_clk$2
.sym 118468 $false
.sym 118470 $abc$41427$n3514
.sym 118472 $abc$41427$n3517
.sym 118473 $abc$41427$n5298
.sym 118475 r_adc_master_tx_buffer_2[29][4]
.sym 118549 $abc$41427$n3515
.sym 118550 $abc$41427$n3514
.sym 118551 r_spi_master_tx_counter[0]
.sym 118552 r_spi_master_tx_counter[1]
.sym 118561 r_adc_master_tx_buffer_1[16][6]
.sym 118562 r_adc_master_tx_buffer_1[20][6]
.sym 118563 r_spi_master_tx_counter[2]
.sym 118564 $false
.sym 118573 r_adc_master_rx_buffer_1[4]
.sym 118574 $false
.sym 118575 $false
.sym 118576 $false
.sym 118579 r_adc_master_rx_buffer_1[2]
.sym 118580 $false
.sym 118581 $false
.sym 118582 $false
.sym 118589 $abc$41427$n5489
.sym 118590 blink_simple_LED2.i_clk$2
.sym 118591 $false
.sym 118592 $abc$41427$n4114_1
.sym 118593 r_adc_master_tx_buffer_1[69][3]
.sym 118597 r_adc_master_tx_buffer_1[68][5]
.sym 118598 r_adc_master_tx_buffer_1[70][6]
.sym 118599 r_adc_master_tx_buffer_1[69][0]
.sym 118666 r_adc_master_tx_buffer_1[8][4]
.sym 118667 r_adc_master_tx_buffer_1[9][4]
.sym 118668 r_spi_master_tx_counter[1]
.sym 118669 r_spi_master_tx_counter[0]
.sym 118678 $abc$41427$n2717
.sym 118679 $abc$41427$n5075_1
.sym 118680 r_spi_master_tx_counter[4]
.sym 118681 $abc$41427$n5077_1
.sym 118690 $abc$41427$n4417_1
.sym 118691 $abc$41427$n4418_1
.sym 118692 r_spi_master_tx_counter[1]
.sym 118693 r_spi_master_tx_counter[3]
.sym 118702 r_adc_master_rx_buffer_1[28]
.sym 118703 $false
.sym 118704 $false
.sym 118705 $false
.sym 118708 r_adc_master_rx_buffer_1[20]
.sym 118709 $false
.sym 118710 $false
.sym 118711 $false
.sym 118712 $abc$41427$n5479
.sym 118713 blink_simple_LED2.i_clk$2
.sym 118714 $false
.sym 118715 $abc$41427$n4142_1
.sym 118717 r_adc_master_tx_buffer_1[89][1]
.sym 118789 $abc$41427$n5102_1
.sym 118790 $abc$41427$n5098_1
.sym 118791 r_spi_master_tx_counter[3]
.sym 118792 r_spi_master_tx_counter[1]
.sym 118795 r_adc_master_tx_buffer_1[67][7]
.sym 118796 r_adc_master_tx_buffer_1[71][7]
.sym 118797 r_spi_master_tx_counter[0]
.sym 118798 r_spi_master_tx_counter[2]
.sym 118801 r_adc_master_tx_buffer_1[65][4]
.sym 118802 r_adc_master_tx_buffer_1[69][4]
.sym 118803 r_spi_master_tx_counter[2]
.sym 118804 r_spi_master_tx_counter[0]
.sym 118807 r_adc_master_tx_buffer_1[70][7]
.sym 118808 r_adc_master_tx_buffer_1[66][7]
.sym 118809 r_spi_master_tx_counter[0]
.sym 118810 $abc$41427$n5300
.sym 118813 r_adc_master_rx_buffer_1[20]
.sym 118814 $false
.sym 118815 $false
.sym 118816 $false
.sym 118819 r_adc_master_rx_buffer_1[15]
.sym 118820 $false
.sym 118821 $false
.sym 118822 $false
.sym 118825 r_adc_master_rx_buffer_1[7]
.sym 118826 $false
.sym 118827 $false
.sym 118828 $false
.sym 118831 r_adc_master_rx_buffer_1[31]
.sym 118832 $false
.sym 118833 $false
.sym 118834 $false
.sym 118835 $abc$41427$n5521
.sym 118836 blink_simple_LED2.i_clk$2
.sym 118837 $false
.sym 118838 $abc$41427$n3492
.sym 118839 $abc$41427$n3493
.sym 118840 r_adc_master_tx_buffer_1[57][0]
.sym 118841 r_adc_master_tx_buffer_1[58][0]
.sym 118842 r_adc_master_tx_buffer_1[59][0]
.sym 118843 r_adc_master_tx_buffer_1[56][2]
.sym 118844 r_adc_master_tx_buffer_1[59][1]
.sym 118845 r_adc_master_tx_buffer_1[56][0]
.sym 118924 r_adc_master_tx_buffer_1[0][4]
.sym 118925 r_adc_master_tx_buffer_1[4][4]
.sym 118926 r_spi_master_tx_counter[0]
.sym 118927 $abc$41427$n5101_1
.sym 118930 r_adc_master_rx_buffer_1[8]
.sym 118931 $false
.sym 118932 $false
.sym 118933 $false
.sym 118948 r_adc_master_rx_buffer_1[20]
.sym 118949 $false
.sym 118950 $false
.sym 118951 $false
.sym 118954 r_adc_master_rx_buffer_1[24]
.sym 118955 $false
.sym 118956 $false
.sym 118957 $false
.sym 118958 $abc$41427$n5491
.sym 118959 blink_simple_LED2.i_clk$2
.sym 118960 $false
.sym 118961 r_adc_master_tx_buffer_2[52][3]
.sym 118963 r_adc_master_tx_buffer_2[55][6]
.sym 118964 r_adc_master_tx_buffer_2[52][0]
.sym 118968 r_adc_master_tx_buffer_2[54][0]
.sym 119035 r_adc_master_tx_buffer_1[1][4]
.sym 119036 r_adc_master_tx_buffer_1[5][4]
.sym 119037 r_spi_master_tx_counter[0]
.sym 119038 r_spi_master_tx_counter[2]
.sym 119041 r_adc_master_tx_buffer_1[64][7]
.sym 119042 r_adc_master_tx_buffer_1[68][7]
.sym 119043 r_spi_master_tx_counter[0]
.sym 119044 $abc$41427$n5210
.sym 119047 $abc$41427$n5211_1
.sym 119048 $abc$41427$n5301
.sym 119049 r_spi_master_tx_counter[3]
.sym 119050 r_spi_master_tx_counter[1]
.sym 119053 r_adc_master_tx_buffer_1[1][5]
.sym 119054 r_adc_master_tx_buffer_1[5][5]
.sym 119055 r_spi_master_tx_counter[0]
.sym 119056 r_spi_master_tx_counter[2]
.sym 119059 r_adc_master_rx_buffer_1[21]
.sym 119060 $false
.sym 119061 $false
.sym 119062 $false
.sym 119065 r_adc_master_rx_buffer_1[29]
.sym 119066 $false
.sym 119067 $false
.sym 119068 $false
.sym 119071 r_adc_master_rx_buffer_1[20]
.sym 119072 $false
.sym 119073 $false
.sym 119074 $false
.sym 119081 $abc$41427$n5474
.sym 119082 blink_simple_LED2.i_clk$2
.sym 119083 $false
.sym 119084 $abc$41427$n3999
.sym 119085 r_adc_master_tx_buffer_2[72][5]
.sym 119087 r_adc_master_tx_buffer_2[73][5]
.sym 119090 r_adc_master_tx_buffer_2[73][4]
.sym 119091 r_adc_master_tx_buffer_2[74][5]
.sym 119158 $abc$41427$n4389_1
.sym 119159 $abc$41427$n4388_1
.sym 119160 r_spi_master_tx_counter[1]
.sym 119161 r_spi_master_tx_counter[3]
.sym 119164 r_adc_master_tx_buffer_1[0][5]
.sym 119165 r_adc_master_tx_buffer_1[4][5]
.sym 119166 r_spi_master_tx_counter[0]
.sym 119167 $abc$41427$n5177
.sym 119170 r_adc_master_tx_buffer_1[18][6]
.sym 119171 r_adc_master_tx_buffer_1[22][6]
.sym 119172 r_spi_master_tx_counter[0]
.sym 119173 r_spi_master_tx_counter[2]
.sym 119182 r_adc_master_tx_buffer_2[54][6]
.sym 119183 r_adc_master_tx_buffer_2[55][6]
.sym 119184 r_spi_master_tx_counter[0]
.sym 119185 $false
.sym 119188 r_adc_master_rx_buffer_1[29]
.sym 119189 $false
.sym 119190 $false
.sym 119191 $false
.sym 119194 r_adc_master_rx_buffer_1[8]
.sym 119195 $false
.sym 119196 $false
.sym 119197 $false
.sym 119204 $abc$41427$n5486
.sym 119205 blink_simple_LED2.i_clk$2
.sym 119206 $false
.sym 119214 r_cycle_counter[0]
.sym 119287 r_adc_master_rx_buffer_1[23]
.sym 119288 $false
.sym 119289 $false
.sym 119290 $false
.sym 119311 r_adc_master_rx_buffer_1[3]
.sym 119312 $false
.sym 119313 $false
.sym 119314 $false
.sym 119327 $abc$41427$n5547
.sym 119328 blink_simple_LED2.i_clk$2
.sym 119329 $false
.sym 119330 $abc$41427$n5210
.sym 119332 r_adc_master_tx_buffer_1[68][2]
.sym 119333 r_adc_master_tx_buffer_1[71][0]
.sym 119336 r_adc_master_tx_buffer_1[69][7]
.sym 119337 r_adc_master_tx_buffer_1[70][5]
.sym 119410 r_adc_master_tx_buffer_2[90][1]
.sym 119411 r_adc_master_tx_buffer_2[91][1]
.sym 119412 r_spi_master_tx_counter[0]
.sym 119413 $false
.sym 119440 r_adc_master_rx_buffer_1[1]
.sym 119441 $false
.sym 119442 $false
.sym 119443 $false
.sym 119446 r_adc_master_rx_buffer_1[9]
.sym 119447 $false
.sym 119448 $false
.sym 119449 $false
.sym 119450 $abc$41427$n5580
.sym 119451 blink_simple_LED2.i_clk$2
.sym 119452 $false
.sym 119453 $abc$41427$n4251_1
.sym 119454 $abc$41427$n2881
.sym 119455 r_adc_master_tx_buffer_2[27][6]
.sym 119456 r_adc_master_tx_buffer_2[27][2]
.sym 119457 r_adc_master_tx_buffer_2[26][6]
.sym 119458 r_adc_master_tx_buffer_2[26][2]
.sym 119459 r_adc_master_tx_buffer_2[25][6]
.sym 119533 r_adc_master_rx_buffer_1[1]
.sym 119534 $false
.sym 119535 $false
.sym 119536 $false
.sym 119563 r_adc_master_rx_buffer_1[27]
.sym 119564 $false
.sym 119565 $false
.sym 119566 $false
.sym 119569 r_adc_master_rx_buffer_1[29]
.sym 119570 $false
.sym 119571 $false
.sym 119572 $false
.sym 119573 $abc$41427$n5582
.sym 119574 blink_simple_LED2.i_clk$2
.sym 119575 $false
.sym 119576 $abc$41427$n4460_1
.sym 119579 $abc$41427$n3626
.sym 119580 $abc$41427$n3367_1
.sym 119581 r_adc_master_tx_buffer_1[11][0]
.sym 119582 r_adc_master_tx_buffer_1[11][1]
.sym 119583 r_adc_master_tx_buffer_1[10][1]
.sym 119650 r_adc_master_tx_buffer_1[66][0]
.sym 119651 r_adc_master_tx_buffer_1[70][0]
.sym 119652 r_spi_master_tx_counter[2]
.sym 119653 $false
.sym 119656 r_adc_master_rx_buffer_1[4]
.sym 119657 $false
.sym 119658 $false
.sym 119659 $false
.sym 119662 r_adc_master_rx_buffer_1[1]
.sym 119663 $false
.sym 119664 $false
.sym 119665 $false
.sym 119668 r_adc_master_rx_buffer_1[22]
.sym 119669 $false
.sym 119670 $false
.sym 119671 $false
.sym 119674 r_adc_master_rx_buffer_1[2]
.sym 119675 $false
.sym 119676 $false
.sym 119677 $false
.sym 119692 r_adc_master_rx_buffer_1[8]
.sym 119693 $false
.sym 119694 $false
.sym 119695 $false
.sym 119696 $abc$41427$n5521
.sym 119697 blink_simple_LED2.i_clk$2
.sym 119698 $false
.sym 119702 r_adc_master_tx_buffer_1[6][6]
.sym 119704 r_adc_master_tx_buffer_1[4][4]
.sym 119706 r_adc_master_tx_buffer_1[5][3]
.sym 119791 $abc$41427$n4501_1
.sym 119792 $abc$41427$n4500_1
.sym 119793 $abc$41427$n2717
.sym 119794 $false
.sym 119803 r_adc_master_tx_buffer_1[108][7]
.sym 119804 r_adc_master_tx_buffer_1[109][7]
.sym 119805 r_spi_master_tx_counter[1]
.sym 119806 r_spi_master_tx_counter[0]
.sym 119815 r_adc_master_rx_buffer_1[14]
.sym 119816 $false
.sym 119817 $false
.sym 119818 $false
.sym 119819 $abc$41427$n5571
.sym 119820 blink_simple_LED2.i_clk$2
.sym 119821 $false
.sym 119822 r_adc_master_tx_buffer_1[67][3]
.sym 119823 r_adc_master_tx_buffer_1[66][0]
.sym 119824 r_adc_master_tx_buffer_1[65][2]
.sym 119827 r_adc_master_tx_buffer_1[66][1]
.sym 119828 r_adc_master_tx_buffer_1[65][7]
.sym 119829 r_adc_master_tx_buffer_1[67][2]
.sym 119896 r_adc_master_tx_buffer_1[67][2]
.sym 119897 r_adc_master_tx_buffer_1[71][2]
.sym 119898 r_spi_master_tx_counter[2]
.sym 119899 r_spi_master_tx_counter[0]
.sym 119908 r_adc_master_rx_buffer_1[11]
.sym 119909 $false
.sym 119910 $false
.sym 119911 $false
.sym 119942 $abc$41427$n5565
.sym 119943 blink_simple_LED2.i_clk$2
.sym 119944 $false
.sym 119947 PIN_19$2
.sym 119948 $abc$41427$n4439_1
.sym 119949 r_adc_master_tx_buffer_1[32][7]
.sym 119951 r_adc_master_tx_buffer_1[32][1]
.sym 119952 r_adc_master_tx_buffer_1[34][7]
.sym 120025 r_adc_master_tx_buffer_1[110][7]
.sym 120026 r_adc_master_tx_buffer_1[111][7]
.sym 120027 r_spi_master_tx_counter[0]
.sym 120028 r_spi_master_tx_counter[1]
.sym 120031 r_adc_master_rx_buffer_1[31]
.sym 120032 $false
.sym 120033 $false
.sym 120034 $false
.sym 120037 r_adc_master_rx_buffer_1[15]
.sym 120038 $false
.sym 120039 $false
.sym 120040 $false
.sym 120043 r_adc_master_rx_buffer_1[7]
.sym 120044 $false
.sym 120045 $false
.sym 120046 $false
.sym 120065 $abc$41427$n5547
.sym 120066 blink_simple_LED2.i_clk$2
.sym 120067 $false
.sym 120068 $abc$41427$n3950
.sym 120069 $abc$41427$n3668
.sym 120070 r_adc_master_tx_buffer_2[11][1]
.sym 120071 r_adc_master_tx_buffer_2[10][1]
.sym 120074 r_adc_master_tx_buffer_2[10][4]
.sym 120154 r_adc_master_rx_buffer_1[6]
.sym 120155 $false
.sym 120156 $false
.sym 120157 $false
.sym 120178 r_adc_master_rx_buffer_1[18]
.sym 120179 $false
.sym 120180 $false
.sym 120181 $false
.sym 120188 $abc$41427$n5515
.sym 120189 blink_simple_LED2.i_clk$2
.sym 120190 $false
.sym 120191 $abc$41427$n125
.sym 120192 $abc$41427$n3152
.sym 120193 $abc$41427$n5411
.sym 120194 $abc$41427$n122
.sym 120195 $abc$41427$n5409
.sym 120196 $abc$41427$n115
.sym 120197 $abc$41427$n5407
.sym 120198 r_adc_master_tx_buffer_1[30][1]
.sym 120227 $true
.sym 120264 r_cycle_counter[0]$2
.sym 120265 $false
.sym 120266 r_cycle_counter[0]
.sym 120267 $false
.sym 120268 $false
.sym 120270 $auto$alumacc.cc:474:replace_alu$1621.C[2]
.sym 120272 $false
.sym 120273 r_cycle_counter[1]
.sym 120276 $auto$alumacc.cc:474:replace_alu$1621.C[3]
.sym 120277 $false
.sym 120278 $false
.sym 120279 r_cycle_counter[2]
.sym 120280 $auto$alumacc.cc:474:replace_alu$1621.C[2]
.sym 120282 $auto$alumacc.cc:474:replace_alu$1621.C[4]
.sym 120283 $false
.sym 120284 $false
.sym 120285 r_cycle_counter[3]
.sym 120286 $auto$alumacc.cc:474:replace_alu$1621.C[3]
.sym 120288 $auto$alumacc.cc:474:replace_alu$1621.C[5]
.sym 120289 $false
.sym 120290 $false
.sym 120291 r_cycle_counter[4]
.sym 120292 $auto$alumacc.cc:474:replace_alu$1621.C[4]
.sym 120294 $auto$alumacc.cc:474:replace_alu$1621.C[6]
.sym 120295 $false
.sym 120296 $false
.sym 120297 r_cycle_counter[5]
.sym 120298 $auto$alumacc.cc:474:replace_alu$1621.C[5]
.sym 120300 $auto$alumacc.cc:474:replace_alu$1621.C[7]
.sym 120301 $false
.sym 120302 $false
.sym 120303 r_cycle_counter[6]
.sym 120304 $auto$alumacc.cc:474:replace_alu$1621.C[6]
.sym 120306 $auto$alumacc.cc:474:replace_alu$1621.C[8]
.sym 120307 $false
.sym 120308 $false
.sym 120309 r_cycle_counter[7]
.sym 120310 $auto$alumacc.cc:474:replace_alu$1621.C[7]
.sym 120311 $true
.sym 120312 blink_simple_LED2.i_clk$2
.sym 120313 $abc$41427$n143$2
.sym 120350 $auto$alumacc.cc:474:replace_alu$1621.C[8]
.sym 120387 $auto$alumacc.cc:474:replace_alu$1621.C[9]
.sym 120388 $false
.sym 120389 $false
.sym 120390 r_cycle_counter[8]
.sym 120391 $auto$alumacc.cc:474:replace_alu$1621.C[8]
.sym 120393 $auto$alumacc.cc:474:replace_alu$1621.C[10]
.sym 120394 $false
.sym 120395 $false
.sym 120396 r_cycle_counter[9]
.sym 120397 $auto$alumacc.cc:474:replace_alu$1621.C[9]
.sym 120399 $auto$alumacc.cc:474:replace_alu$1621.C[11]
.sym 120400 $false
.sym 120401 $false
.sym 120402 r_cycle_counter[10]
.sym 120403 $auto$alumacc.cc:474:replace_alu$1621.C[10]
.sym 120405 $auto$alumacc.cc:474:replace_alu$1621.C[12]
.sym 120406 $false
.sym 120407 $false
.sym 120408 r_cycle_counter[11]
.sym 120409 $auto$alumacc.cc:474:replace_alu$1621.C[11]
.sym 120411 $auto$alumacc.cc:474:replace_alu$1621.C[13]
.sym 120412 $false
.sym 120413 $false
.sym 120414 r_cycle_counter[12]
.sym 120415 $auto$alumacc.cc:474:replace_alu$1621.C[12]
.sym 120417 $auto$alumacc.cc:474:replace_alu$1621.C[14]
.sym 120418 $false
.sym 120419 $false
.sym 120420 r_cycle_counter[13]
.sym 120421 $auto$alumacc.cc:474:replace_alu$1621.C[13]
.sym 120423 $auto$alumacc.cc:474:replace_alu$1621.C[15]
.sym 120424 $false
.sym 120425 $false
.sym 120426 r_cycle_counter[14]
.sym 120427 $auto$alumacc.cc:474:replace_alu$1621.C[14]
.sym 120429 $auto$alumacc.cc:474:replace_alu$1621.C[16]
.sym 120430 $false
.sym 120431 $false
.sym 120432 r_cycle_counter[15]
.sym 120433 $auto$alumacc.cc:474:replace_alu$1621.C[15]
.sym 120434 $true
.sym 120435 blink_simple_LED2.i_clk$2
.sym 120436 $abc$41427$n143$2
.sym 120473 $auto$alumacc.cc:474:replace_alu$1621.C[16]
.sym 120510 $auto$alumacc.cc:474:replace_alu$1621.C[17]
.sym 120511 $false
.sym 120512 $false
.sym 120513 r_cycle_counter[16]
.sym 120514 $auto$alumacc.cc:474:replace_alu$1621.C[16]
.sym 120516 $auto$alumacc.cc:474:replace_alu$1621.C[18]
.sym 120517 $false
.sym 120518 $false
.sym 120519 r_cycle_counter[17]
.sym 120520 $auto$alumacc.cc:474:replace_alu$1621.C[17]
.sym 120522 $auto$alumacc.cc:474:replace_alu$1621.C[19]
.sym 120523 $false
.sym 120524 $false
.sym 120525 r_cycle_counter[18]
.sym 120526 $auto$alumacc.cc:474:replace_alu$1621.C[18]
.sym 120528 $auto$alumacc.cc:474:replace_alu$1621.C[20]
.sym 120529 $false
.sym 120530 $false
.sym 120531 r_cycle_counter[19]
.sym 120532 $auto$alumacc.cc:474:replace_alu$1621.C[19]
.sym 120534 $auto$alumacc.cc:474:replace_alu$1621.C[21]
.sym 120535 $false
.sym 120536 $false
.sym 120537 r_cycle_counter[20]
.sym 120538 $auto$alumacc.cc:474:replace_alu$1621.C[20]
.sym 120540 $auto$alumacc.cc:474:replace_alu$1621.C[22]
.sym 120541 $false
.sym 120542 $false
.sym 120543 r_cycle_counter[21]
.sym 120544 $auto$alumacc.cc:474:replace_alu$1621.C[21]
.sym 120546 $auto$alumacc.cc:474:replace_alu$1621.C[23]
.sym 120547 $false
.sym 120548 $false
.sym 120549 r_cycle_counter[22]
.sym 120550 $auto$alumacc.cc:474:replace_alu$1621.C[22]
.sym 120552 $auto$alumacc.cc:474:replace_alu$1621.C[24]
.sym 120553 $false
.sym 120554 $false
.sym 120555 r_cycle_counter[23]
.sym 120556 $auto$alumacc.cc:474:replace_alu$1621.C[23]
.sym 120557 $true
.sym 120558 blink_simple_LED2.i_clk$2
.sym 120559 $abc$41427$n143$2
.sym 120596 $auto$alumacc.cc:474:replace_alu$1621.C[24]
.sym 120633 $auto$alumacc.cc:474:replace_alu$1621.C[25]
.sym 120634 $false
.sym 120635 $false
.sym 120636 r_cycle_counter[24]
.sym 120637 $auto$alumacc.cc:474:replace_alu$1621.C[24]
.sym 120639 $auto$alumacc.cc:474:replace_alu$1621.C[26]
.sym 120640 $false
.sym 120641 $false
.sym 120642 r_cycle_counter[25]
.sym 120643 $auto$alumacc.cc:474:replace_alu$1621.C[25]
.sym 120645 $auto$alumacc.cc:474:replace_alu$1621.C[27]
.sym 120646 $false
.sym 120647 $false
.sym 120648 r_cycle_counter[26]
.sym 120649 $auto$alumacc.cc:474:replace_alu$1621.C[26]
.sym 120651 $auto$alumacc.cc:474:replace_alu$1621.C[28]
.sym 120652 $false
.sym 120653 $false
.sym 120654 r_cycle_counter[27]
.sym 120655 $auto$alumacc.cc:474:replace_alu$1621.C[27]
.sym 120657 $auto$alumacc.cc:474:replace_alu$1621.C[29]
.sym 120658 $false
.sym 120659 $false
.sym 120660 r_cycle_counter[28]
.sym 120661 $auto$alumacc.cc:474:replace_alu$1621.C[28]
.sym 120663 $auto$alumacc.cc:474:replace_alu$1621.C[30]
.sym 120664 $false
.sym 120665 $false
.sym 120666 r_cycle_counter[29]
.sym 120667 $auto$alumacc.cc:474:replace_alu$1621.C[29]
.sym 120669 $auto$alumacc.cc:474:replace_alu$1621.C[31]
.sym 120670 $false
.sym 120671 $false
.sym 120672 r_cycle_counter[30]
.sym 120673 $auto$alumacc.cc:474:replace_alu$1621.C[30]
.sym 120676 $false
.sym 120677 $false
.sym 120678 r_cycle_counter[31]
.sym 120679 $auto$alumacc.cc:474:replace_alu$1621.C[31]
.sym 120680 $true
.sym 120681 blink_simple_LED2.i_clk$2
.sym 120682 $abc$41427$n143$2
.sym 120757 r_cycle_counter[24]
.sym 120758 r_cycle_counter[25]
.sym 120759 r_cycle_counter[26]
.sym 120760 r_cycle_counter[27]
.sym 120763 r_cycle_counter[24]
.sym 120764 $false
.sym 120765 $false
.sym 120766 $false
.sym 120769 r_cycle_counter[25]
.sym 120770 $false
.sym 120771 $false
.sym 120772 $false
.sym 120775 r_cycle_counter[27]
.sym 120776 $false
.sym 120777 $false
.sym 120778 $false
.sym 120781 r_cycle_counter[28]
.sym 120782 r_cycle_counter[29]
.sym 120783 r_cycle_counter[30]
.sym 120784 r_cycle_counter[31]
.sym 120787 r_cycle_counter[26]
.sym 120788 $false
.sym 120789 $false
.sym 120790 $false
.sym 120793 r_cycle_counter[31]
.sym 120794 $false
.sym 120795 $false
.sym 120796 $false
.sym 120799 r_cycle_counter[28]
.sym 120800 $false
.sym 120801 $false
.sym 120802 $false
.sym 120806 $abc$41427$n5375
.sym 120807 $abc$41427$n82
.sym 121317 $abc$41427$n3383
.sym 121322 r_adc_master_tx_buffer_2[25][0]
.sym 121323 r_adc_master_tx_buffer_2[24][0]
.sym 121402 r_adc_master_rx_buffer_1[28]
.sym 121403 $false
.sym 121404 $false
.sym 121405 $false
.sym 121436 $abc$41427$n5556
.sym 121437 blink_simple_LED2.i_clk$2
.sym 121438 $false
.sym 121549 r_adc_master_rx_buffer_1[19]
.sym 121550 $false
.sym 121551 $false
.sym 121552 $false
.sym 121559 $abc$41427$n5580
.sym 121560 blink_simple_LED2.i_clk$2
.sym 121561 $false
.sym 121566 $abc$41427$n3112
.sym 121567 r_adc_master_tx_buffer_2[25][3]
.sym 121569 r_adc_master_tx_buffer_2[24][3]
.sym 121642 r_adc_master_tx_buffer_2[26][1]
.sym 121643 r_adc_master_tx_buffer_2[27][1]
.sym 121644 r_spi_master_tx_counter[0]
.sym 121645 $false
.sym 121654 r_adc_master_rx_buffer_1[1]
.sym 121655 $false
.sym 121656 $false
.sym 121657 $false
.sym 121678 r_adc_master_rx_buffer_1[9]
.sym 121679 $false
.sym 121680 $false
.sym 121681 $false
.sym 121682 $abc$41427$n5564
.sym 121683 blink_simple_LED2.i_clk$2
.sym 121684 $false
.sym 121689 r_adc_master_tx_buffer_1[7][2]
.sym 121690 r_adc_master_tx_buffer_1[5][7]
.sym 121759 r_adc_master_tx_buffer_2[24][7]
.sym 121760 r_adc_master_tx_buffer_2[25][7]
.sym 121761 r_spi_master_tx_counter[1]
.sym 121762 r_spi_master_tx_counter[0]
.sym 121765 r_adc_master_tx_buffer_2[26][3]
.sym 121766 r_adc_master_tx_buffer_2[27][3]
.sym 121767 r_spi_master_tx_counter[0]
.sym 121768 r_spi_master_tx_counter[1]
.sym 121771 $abc$41427$n3112
.sym 121772 $abc$41427$n3113_1
.sym 121773 $abc$41427$n2721
.sym 121774 $false
.sym 121777 r_adc_master_rx_buffer_1[31]
.sym 121778 $false
.sym 121779 $false
.sym 121780 $false
.sym 121783 r_adc_master_rx_buffer_1[26]
.sym 121784 $false
.sym 121785 $false
.sym 121786 $false
.sym 121789 r_adc_master_rx_buffer_1[3]
.sym 121790 $false
.sym 121791 $false
.sym 121792 $false
.sym 121795 r_adc_master_rx_buffer_1[23]
.sym 121796 $false
.sym 121797 $false
.sym 121798 $false
.sym 121801 r_adc_master_rx_buffer_1[11]
.sym 121802 $false
.sym 121803 $false
.sym 121804 $false
.sym 121805 $abc$41427$n5564
.sym 121806 blink_simple_LED2.i_clk$2
.sym 121807 $false
.sym 121810 $abc$41427$n5051_1
.sym 121814 r_adc_master_tx_buffer_1[105][0]
.sym 121815 r_adc_master_tx_buffer_1[107][0]
.sym 121888 $false
.sym 121889 spiMasterADC.SPI_Master_Inst.r_SPI_Clk_Edges[3]
.sym 121890 $false
.sym 121891 $auto$alumacc.cc:474:replace_alu$1660.C[3]
.sym 121894 r_spi_master_adc_tx_dv
.sym 121895 $abc$41427$n2828
.sym 121896 $false
.sym 121897 $false
.sym 121900 r_spi_master_adc_tx_dv
.sym 121901 $abc$41427$n2826
.sym 121902 $false
.sym 121903 $false
.sym 121918 r_spi_master_adc_tx_dv
.sym 121919 $abc$41427$n2824
.sym 121920 $false
.sym 121921 $false
.sym 121928 $abc$41427$n604
.sym 121929 blink_simple_LED2.i_clk$2
.sym 121930 $abc$41427$n886$2
.sym 121933 $abc$41427$n2820
.sym 121934 spiMasterADC.SPI_Master_Inst.r_SPI_Clk_Edges[1]
.sym 121935 spiMasterADC.SPI_Master_Inst.r_SPI_Clk_Edges[0]
.sym 122005 spiMasterADC.SPI_Master_Inst.r_SPI_Clk_Edges[1]
.sym 122006 $false
.sym 122007 $false
.sym 122008 $false
.sym 122011 r_adc_master_tx_buffer_2[24][2]
.sym 122012 r_adc_master_tx_buffer_2[25][2]
.sym 122013 r_spi_master_tx_counter[1]
.sym 122014 r_spi_master_tx_counter[0]
.sym 122017 spiMasterADC.SPI_Master_Inst.r_SPI_Clk_Edges[4]
.sym 122018 $false
.sym 122019 $false
.sym 122020 $false
.sym 122023 r_adc_master_rx_buffer_1[4]
.sym 122024 $false
.sym 122025 $false
.sym 122026 $false
.sym 122047 r_adc_master_rx_buffer_1[18]
.sym 122048 $false
.sym 122049 $false
.sym 122050 $false
.sym 122051 $abc$41427$n5564
.sym 122052 blink_simple_LED2.i_clk$2
.sym 122053 $false
.sym 122055 $abc$41427$n4417_1
.sym 122058 r_adc_master_tx_buffer_2[31][3]
.sym 122128 r_adc_master_tx_buffer_1[88][3]
.sym 122129 r_adc_master_tx_buffer_1[89][3]
.sym 122130 r_spi_master_tx_counter[1]
.sym 122131 r_spi_master_tx_counter[0]
.sym 122152 r_adc_master_rx_buffer_1[19]
.sym 122153 $false
.sym 122154 $false
.sym 122155 $false
.sym 122164 r_adc_master_rx_buffer_1[27]
.sym 122165 $false
.sym 122166 $false
.sym 122167 $false
.sym 122174 $abc$41427$n5534
.sym 122175 blink_simple_LED2.i_clk$2
.sym 122176 $false
.sym 122178 r_adc_master_tx_buffer_1[4][0]
.sym 122179 r_adc_master_tx_buffer_1[4][1]
.sym 122263 $abc$41427$n2880
.sym 122264 $abc$41427$n2881
.sym 122265 $abc$41427$n2721
.sym 122266 r_spi_master_tx_counter[4]
.sym 122287 r_adc_master_rx_buffer_1[15]
.sym 122288 $false
.sym 122289 $false
.sym 122290 $false
.sym 122293 r_adc_master_rx_buffer_1[13]
.sym 122294 $false
.sym 122295 $false
.sym 122296 $false
.sym 122297 $abc$41427$n5509
.sym 122298 blink_simple_LED2.i_clk$2
.sym 122299 $false
.sym 122301 r_adc_master_tx_buffer_1[69][5]
.sym 122303 r_adc_master_tx_buffer_1[69][1]
.sym 122304 r_adc_master_tx_buffer_1[68][3]
.sym 122306 r_adc_master_tx_buffer_1[70][3]
.sym 122307 r_adc_master_tx_buffer_1[71][6]
.sym 122374 $abc$41427$n3831
.sym 122375 $abc$41427$n3832
.sym 122376 $abc$41427$n2721
.sym 122377 r_spi_master_tx_counter[4]
.sym 122386 r_adc_master_tx_buffer_2[26][4]
.sym 122387 r_adc_master_tx_buffer_2[27][4]
.sym 122388 r_spi_master_tx_counter[0]
.sym 122389 r_spi_master_tx_counter[1]
.sym 122392 r_adc_master_rx_buffer_1[3]
.sym 122393 $false
.sym 122394 $false
.sym 122395 $false
.sym 122404 r_adc_master_rx_buffer_1[4]
.sym 122405 $false
.sym 122406 $false
.sym 122407 $false
.sym 122410 r_adc_master_rx_buffer_1[1]
.sym 122411 $false
.sym 122412 $false
.sym 122413 $false
.sym 122420 $abc$41427$n5556
.sym 122421 blink_simple_LED2.i_clk$2
.sym 122422 $false
.sym 122423 $abc$41427$n3575
.sym 122425 $abc$41427$n5297
.sym 122426 r_adc_master_tx_buffer_1[65][1]
.sym 122427 r_adc_master_tx_buffer_1[67][6]
.sym 122497 r_adc_master_tx_buffer_1[14][7]
.sym 122498 r_adc_master_tx_buffer_1[15][7]
.sym 122499 r_spi_master_tx_counter[0]
.sym 122500 r_spi_master_tx_counter[1]
.sym 122503 r_adc_master_tx_buffer_1[68][3]
.sym 122504 r_adc_master_tx_buffer_1[69][3]
.sym 122505 r_spi_master_tx_counter[0]
.sym 122506 $false
.sym 122509 $abc$41427$n3022
.sym 122510 $abc$41427$n3021
.sym 122511 r_spi_master_tx_counter[1]
.sym 122512 r_spi_master_tx_counter[2]
.sym 122521 r_adc_master_rx_buffer_1[21]
.sym 122522 $false
.sym 122523 $false
.sym 122524 $false
.sym 122527 r_adc_master_rx_buffer_1[15]
.sym 122528 $false
.sym 122529 $false
.sym 122530 $false
.sym 122533 r_adc_master_rx_buffer_1[7]
.sym 122534 $false
.sym 122535 $false
.sym 122536 $false
.sym 122543 $abc$41427$n5477
.sym 122544 blink_simple_LED2.i_clk$2
.sym 122545 $false
.sym 122546 $abc$41427$n3576
.sym 122547 $abc$41427$n3574
.sym 122548 r_adc_master_tx_buffer_1[64][1]
.sym 122549 r_adc_master_tx_buffer_1[67][0]
.sym 122550 r_adc_master_tx_buffer_1[65][0]
.sym 122551 r_adc_master_tx_buffer_1[65][4]
.sym 122552 r_adc_master_tx_buffer_1[66][6]
.sym 122553 r_adc_master_tx_buffer_1[66][7]
.sym 122626 r_adc_master_tx_buffer_1[67][0]
.sym 122627 r_adc_master_tx_buffer_1[71][0]
.sym 122628 r_spi_master_tx_counter[2]
.sym 122629 $false
.sym 122638 r_adc_master_tx_buffer_1[65][0]
.sym 122639 r_adc_master_tx_buffer_1[69][0]
.sym 122640 r_spi_master_tx_counter[2]
.sym 122641 r_spi_master_tx_counter[0]
.sym 122644 r_adc_master_tx_buffer_1[70][6]
.sym 122645 r_adc_master_tx_buffer_1[66][6]
.sym 122646 r_spi_master_tx_counter[0]
.sym 122647 $abc$41427$n5297
.sym 122656 r_adc_master_rx_buffer_1[20]
.sym 122657 $false
.sym 122658 $false
.sym 122659 $false
.sym 122666 $abc$41427$n5565
.sym 122667 blink_simple_LED2.i_clk$2
.sym 122668 $false
.sym 122672 r_adc_master_tx_buffer_1[34][2]
.sym 122743 r_adc_master_tx_buffer_1[68][5]
.sym 122744 r_adc_master_tx_buffer_1[69][5]
.sym 122745 r_spi_master_tx_counter[0]
.sym 122746 $false
.sym 122749 r_adc_master_rx_buffer_1[19]
.sym 122750 $false
.sym 122751 $false
.sym 122752 $false
.sym 122773 r_adc_master_rx_buffer_1[29]
.sym 122774 $false
.sym 122775 $false
.sym 122776 $false
.sym 122779 r_adc_master_rx_buffer_1[14]
.sym 122780 $false
.sym 122781 $false
.sym 122782 $false
.sym 122785 r_adc_master_rx_buffer_1[16]
.sym 122786 $false
.sym 122787 $false
.sym 122788 $false
.sym 122789 $abc$41427$n5521
.sym 122790 blink_simple_LED2.i_clk$2
.sym 122791 $false
.sym 122792 $abc$41427$n2819_1
.sym 122793 $abc$41427$n3455
.sym 122795 $abc$41427$n3457
.sym 122797 r_adc_master_tx_buffer_2[77][2]
.sym 122799 r_adc_master_tx_buffer_2[78][1]
.sym 122866 r_adc_master_tx_buffer_1[12][5]
.sym 122867 r_adc_master_tx_buffer_1[13][5]
.sym 122868 r_spi_master_tx_counter[1]
.sym 122869 r_spi_master_tx_counter[0]
.sym 122878 r_adc_master_rx_buffer_1[17]
.sym 122879 $false
.sym 122880 $false
.sym 122881 $false
.sym 122912 $abc$41427$n5534
.sym 122913 blink_simple_LED2.i_clk$2
.sym 122914 $false
.sym 122915 $abc$41427$n4418_1
.sym 122916 r_adc_master_tx_buffer_1[0][0]
.sym 122917 r_adc_master_tx_buffer_1[0][4]
.sym 122918 r_adc_master_tx_buffer_1[3][2]
.sym 122919 r_adc_master_tx_buffer_1[1][6]
.sym 122921 r_adc_master_tx_buffer_1[0][7]
.sym 122922 r_adc_master_tx_buffer_1[1][5]
.sym 122989 r_adc_master_tx_buffer_1[56][0]
.sym 122990 r_adc_master_tx_buffer_1[57][0]
.sym 122991 r_spi_master_tx_counter[1]
.sym 122992 r_spi_master_tx_counter[0]
.sym 122995 r_adc_master_tx_buffer_1[58][0]
.sym 122996 r_adc_master_tx_buffer_1[59][0]
.sym 122997 r_spi_master_tx_counter[0]
.sym 122998 r_spi_master_tx_counter[1]
.sym 123001 r_adc_master_rx_buffer_1[16]
.sym 123002 $false
.sym 123003 $false
.sym 123004 $false
.sym 123007 r_adc_master_rx_buffer_1[8]
.sym 123008 $false
.sym 123009 $false
.sym 123010 $false
.sym 123013 r_adc_master_rx_buffer_1[0]
.sym 123014 $false
.sym 123015 $false
.sym 123016 $false
.sym 123019 r_adc_master_rx_buffer_1[26]
.sym 123020 $false
.sym 123021 $false
.sym 123022 $false
.sym 123025 r_adc_master_rx_buffer_1[1]
.sym 123026 $false
.sym 123027 $false
.sym 123028 $false
.sym 123031 r_adc_master_rx_buffer_1[24]
.sym 123032 $false
.sym 123033 $false
.sym 123034 $false
.sym 123035 $abc$41427$n5513
.sym 123036 blink_simple_LED2.i_clk$2
.sym 123037 $false
.sym 123039 r_adc_master_tx_buffer_2[2][6]
.sym 123041 r_adc_master_tx_buffer_2[2][1]
.sym 123043 r_adc_master_tx_buffer_2[2][5]
.sym 123112 r_adc_master_rx_buffer_1[27]
.sym 123113 $false
.sym 123114 $false
.sym 123115 $false
.sym 123124 r_adc_master_rx_buffer_1[6]
.sym 123125 $false
.sym 123126 $false
.sym 123127 $false
.sym 123130 r_adc_master_rx_buffer_1[24]
.sym 123131 $false
.sym 123132 $false
.sym 123133 $false
.sym 123154 r_adc_master_rx_buffer_1[8]
.sym 123155 $false
.sym 123156 $false
.sym 123157 $false
.sym 123158 $abc$41427$n5571
.sym 123159 blink_simple_LED2.i_clk$2
.sym 123160 $false
.sym 123162 $abc$41427$n4462_1
.sym 123164 r_adc_master_tx_buffer_1[95][5]
.sym 123165 r_adc_master_tx_buffer_1[95][7]
.sym 123167 r_adc_master_tx_buffer_1[94][7]
.sym 123168 r_adc_master_tx_buffer_1[93][1]
.sym 123235 r_adc_master_tx_buffer_2[72][5]
.sym 123236 r_adc_master_tx_buffer_2[73][5]
.sym 123237 r_spi_master_tx_counter[1]
.sym 123238 r_spi_master_tx_counter[0]
.sym 123241 r_adc_master_rx_buffer_1[29]
.sym 123242 $false
.sym 123243 $false
.sym 123244 $false
.sym 123253 r_adc_master_rx_buffer_1[21]
.sym 123254 $false
.sym 123255 $false
.sym 123256 $false
.sym 123271 r_adc_master_rx_buffer_1[20]
.sym 123272 $false
.sym 123273 $false
.sym 123274 $false
.sym 123277 r_adc_master_rx_buffer_1[13]
.sym 123278 $false
.sym 123279 $false
.sym 123280 $false
.sym 123281 $abc$41427$n5576
.sym 123282 blink_simple_LED2.i_clk$2
.sym 123283 $false
.sym 123288 $abc$41427$n4388_1
.sym 123289 r_adc_master_tx_buffer_1[17][3]
.sym 123290 r_adc_master_tx_buffer_1[19][6]
.sym 123400 $false
.sym 123401 $false
.sym 123402 r_cycle_counter[0]
.sym 123403 $false
.sym 123404 $true
.sym 123405 blink_simple_LED2.i_clk$2
.sym 123406 $abc$41427$n143$2
.sym 123408 r_adc_master_tx_buffer_1[21][0]
.sym 123412 r_adc_master_tx_buffer_1[20][1]
.sym 123414 r_adc_master_tx_buffer_1[23][6]
.sym 123481 r_adc_master_tx_buffer_1[65][7]
.sym 123482 r_adc_master_tx_buffer_1[69][7]
.sym 123483 r_spi_master_tx_counter[0]
.sym 123484 r_spi_master_tx_counter[2]
.sym 123493 r_adc_master_rx_buffer_1[26]
.sym 123494 $false
.sym 123495 $false
.sym 123496 $false
.sym 123499 r_adc_master_rx_buffer_1[0]
.sym 123500 $false
.sym 123501 $false
.sym 123502 $false
.sym 123517 r_adc_master_rx_buffer_1[23]
.sym 123518 $false
.sym 123519 $false
.sym 123520 $false
.sym 123523 r_adc_master_rx_buffer_1[13]
.sym 123524 $false
.sym 123525 $false
.sym 123526 $false
.sym 123527 $abc$41427$n5521
.sym 123528 blink_simple_LED2.i_clk$2
.sym 123529 $false
.sym 123532 $abc$41427$n3096
.sym 123533 $abc$41427$n5075_1
.sym 123534 r_adc_master_tx_buffer_2[58][0]
.sym 123536 r_adc_master_tx_buffer_2[58][3]
.sym 123537 r_adc_master_tx_buffer_2[59][3]
.sym 123604 r_adc_master_tx_buffer_2[26][6]
.sym 123605 r_adc_master_tx_buffer_2[27][6]
.sym 123606 r_spi_master_tx_counter[0]
.sym 123607 r_spi_master_tx_counter[1]
.sym 123610 r_adc_master_tx_buffer_2[26][2]
.sym 123611 r_adc_master_tx_buffer_2[27][2]
.sym 123612 r_spi_master_tx_counter[0]
.sym 123613 r_spi_master_tx_counter[1]
.sym 123616 r_adc_master_rx_buffer_1[6]
.sym 123617 $false
.sym 123618 $false
.sym 123619 $false
.sym 123622 r_adc_master_rx_buffer_1[2]
.sym 123623 $false
.sym 123624 $false
.sym 123625 $false
.sym 123628 r_adc_master_rx_buffer_1[14]
.sym 123629 $false
.sym 123630 $false
.sym 123631 $false
.sym 123634 r_adc_master_rx_buffer_1[10]
.sym 123635 $false
.sym 123636 $false
.sym 123637 $false
.sym 123640 r_adc_master_rx_buffer_1[22]
.sym 123641 $false
.sym 123642 $false
.sym 123643 $false
.sym 123650 $abc$41427$n5564
.sym 123651 blink_simple_LED2.i_clk$2
.sym 123652 $false
.sym 123653 $abc$41427$n2736
.sym 123654 r_adc_master_tx_buffer_2[74][2]
.sym 123655 r_adc_master_tx_buffer_2[75][7]
.sym 123656 r_adc_master_tx_buffer_2[75][2]
.sym 123657 r_adc_master_tx_buffer_2[73][2]
.sym 123727 $abc$41427$n4462_1
.sym 123728 $abc$41427$n4461_1
.sym 123729 $abc$41427$n2717
.sym 123730 $false
.sym 123745 r_adc_master_tx_buffer_1[10][1]
.sym 123746 r_adc_master_tx_buffer_1[11][1]
.sym 123747 r_spi_master_tx_counter[0]
.sym 123748 r_spi_master_tx_counter[1]
.sym 123751 r_adc_master_tx_buffer_2[50][0]
.sym 123752 r_adc_master_tx_buffer_2[54][0]
.sym 123753 r_spi_master_tx_counter[0]
.sym 123754 r_spi_master_tx_counter[2]
.sym 123757 r_adc_master_rx_buffer_1[0]
.sym 123758 $false
.sym 123759 $false
.sym 123760 $false
.sym 123763 r_adc_master_rx_buffer_1[1]
.sym 123764 $false
.sym 123765 $false
.sym 123766 $false
.sym 123769 r_adc_master_rx_buffer_1[9]
.sym 123770 $false
.sym 123771 $false
.sym 123772 $false
.sym 123773 $abc$41427$n5479
.sym 123774 blink_simple_LED2.i_clk$2
.sym 123775 $false
.sym 123780 r_adc_master_tx_buffer_2[54][3]
.sym 123868 r_adc_master_rx_buffer_1[14]
.sym 123869 $false
.sym 123870 $false
.sym 123871 $false
.sym 123880 r_adc_master_rx_buffer_1[28]
.sym 123881 $false
.sym 123882 $false
.sym 123883 $false
.sym 123892 r_adc_master_rx_buffer_1[19]
.sym 123893 $false
.sym 123894 $false
.sym 123895 $false
.sym 123896 $abc$41427$n5474
.sym 123897 blink_simple_LED2.i_clk$2
.sym 123898 $false
.sym 123905 r_adc_master_tx_buffer_1[22][6]
.sym 123906 r_adc_master_tx_buffer_1[21][1]
.sym 123973 r_adc_master_rx_buffer_1[3]
.sym 123974 $false
.sym 123975 $false
.sym 123976 $false
.sym 123979 r_adc_master_rx_buffer_1[8]
.sym 123980 $false
.sym 123981 $false
.sym 123982 $false
.sym 123985 r_adc_master_rx_buffer_1[18]
.sym 123986 $false
.sym 123987 $false
.sym 123988 $false
.sym 124003 r_adc_master_rx_buffer_1[9]
.sym 124004 $false
.sym 124005 $false
.sym 124006 $false
.sym 124009 r_adc_master_rx_buffer_1[23]
.sym 124010 $false
.sym 124011 $false
.sym 124012 $false
.sym 124015 r_adc_master_rx_buffer_1[2]
.sym 124016 $false
.sym 124017 $false
.sym 124018 $false
.sym 124019 $abc$41427$n5519
.sym 124020 blink_simple_LED2.i_clk$2
.sym 124021 $false
.sym 124023 $abc$41427$n3022
.sym 124024 r_adc_master_tx_buffer_1[64][3]
.sym 124026 r_adc_master_tx_buffer_1[65][3]
.sym 124108 w_adc_master_range_na
.sym 124109 $false
.sym 124110 $false
.sym 124111 $false
.sym 124114 r_adc_master_tx_buffer_1[32][7]
.sym 124115 r_adc_master_tx_buffer_1[33][7]
.sym 124116 r_spi_master_tx_counter[0]
.sym 124117 $false
.sym 124120 r_adc_master_rx_buffer_1[31]
.sym 124121 $false
.sym 124122 $false
.sym 124123 $false
.sym 124132 r_adc_master_rx_buffer_1[25]
.sym 124133 $false
.sym 124134 $false
.sym 124135 $false
.sym 124138 r_adc_master_rx_buffer_1[15]
.sym 124139 $false
.sym 124140 $false
.sym 124141 $false
.sym 124142 $abc$41427$n5496
.sym 124143 blink_simple_LED2.i_clk$2
.sym 124144 $false
.sym 124145 $abc$41427$n3952
.sym 124147 $abc$41427$n3951
.sym 124148 r_adc_master_tx_buffer_1[73][4]
.sym 124150 r_adc_master_tx_buffer_1[72][4]
.sym 124151 r_adc_master_tx_buffer_1[74][4]
.sym 124152 r_adc_master_tx_buffer_1[75][4]
.sym 124219 $abc$41427$n3951
.sym 124220 $abc$41427$n3952
.sym 124221 $abc$41427$n2721
.sym 124222 r_spi_master_tx_counter[4]
.sym 124225 r_adc_master_tx_buffer_2[10][1]
.sym 124226 r_adc_master_tx_buffer_2[11][1]
.sym 124227 r_spi_master_tx_counter[0]
.sym 124228 r_spi_master_tx_counter[1]
.sym 124231 r_adc_master_rx_buffer_1[1]
.sym 124232 $false
.sym 124233 $false
.sym 124234 $false
.sym 124237 r_adc_master_rx_buffer_1[9]
.sym 124238 $false
.sym 124239 $false
.sym 124240 $false
.sym 124255 r_adc_master_rx_buffer_1[12]
.sym 124256 $false
.sym 124257 $false
.sym 124258 $false
.sym 124265 $abc$41427$n5558
.sym 124266 blink_simple_LED2.i_clk$2
.sym 124267 $false
.sym 124271 r_adc_master_tx_buffer_1[33][7]
.sym 124342 r_cycle_counter[0]
.sym 124343 $false
.sym 124344 $false
.sym 124345 $false
.sym 124348 r_cycle_counter[7]
.sym 124349 r_cycle_counter[5]
.sym 124350 r_cycle_counter[6]
.sym 124351 r_cycle_counter[4]
.sym 124354 r_cycle_counter[6]
.sym 124355 $false
.sym 124356 $false
.sym 124357 $false
.sym 124360 r_cycle_counter[2]
.sym 124361 $false
.sym 124362 $false
.sym 124363 $false
.sym 124366 r_cycle_counter[5]
.sym 124367 $false
.sym 124368 $false
.sym 124369 $false
.sym 124372 r_cycle_counter[7]
.sym 124373 $false
.sym 124374 $false
.sym 124375 $false
.sym 124378 r_cycle_counter[4]
.sym 124379 $false
.sym 124380 $false
.sym 124381 $false
.sym 124384 r_adc_master_rx_buffer_1[9]
.sym 124385 $false
.sym 124386 $false
.sym 124387 $false
.sym 124388 $abc$41427$n5491
.sym 124389 blink_simple_LED2.i_clk$2
.sym 124390 $false
.sym 124396 $abc$41427$n5418
.sym 124397 $abc$41427$n5116_1
.sym 124398 r_adc_master_tx_buffer_2[75][4]
.sym 124427 $true
.sym 124464 $abc$41427$n125$2
.sym 124465 $false
.sym 124466 $abc$41427$n125
.sym 124467 $false
.sym 124468 $false
.sym 124470 $auto$alumacc.cc:474:replace_alu$1612.C[2]
.sym 124472 $false
.sym 124473 $abc$41427$n124
.sym 124476 $auto$alumacc.cc:474:replace_alu$1612.C[3]
.sym 124478 $false
.sym 124479 $abc$41427$n122
.sym 124482 $auto$alumacc.cc:474:replace_alu$1612.C[4]
.sym 124484 $false
.sym 124485 $abc$41427$n121
.sym 124488 $auto$alumacc.cc:474:replace_alu$1612.C[5]
.sym 124490 $true$2
.sym 124491 $abc$41427$n5407
.sym 124494 $auto$alumacc.cc:474:replace_alu$1612.C[6]
.sym 124496 $true$2
.sym 124497 $abc$41427$n5409
.sym 124500 $auto$alumacc.cc:474:replace_alu$1612.C[7]
.sym 124502 $true$2
.sym 124503 $abc$41427$n5411
.sym 124506 $auto$alumacc.cc:474:replace_alu$1612.C[8]
.sym 124508 $false
.sym 124509 $abc$41427$n115
.sym 124514 $abc$41427$n97
.sym 124515 $abc$41427$n5421
.sym 124516 $abc$41427$n3456
.sym 124517 $abc$41427$n100
.sym 124518 $abc$41427$n109
.sym 124520 $abc$41427$n104
.sym 124521 r_adc_master_tx_buffer_1[1][0]
.sym 124550 $auto$alumacc.cc:474:replace_alu$1612.C[8]
.sym 124587 $auto$alumacc.cc:474:replace_alu$1612.C[9]
.sym 124589 $true$2
.sym 124590 $abc$41427$n5414
.sym 124593 $auto$alumacc.cc:474:replace_alu$1612.C[10]
.sym 124595 $true$2
.sym 124596 $abc$41427$n5416
.sym 124599 $auto$alumacc.cc:474:replace_alu$1612.C[11]
.sym 124601 $true$2
.sym 124602 $abc$41427$n5418
.sym 124605 $auto$alumacc.cc:474:replace_alu$1612.C[12]
.sym 124607 $false
.sym 124608 $abc$41427$n109
.sym 124611 $auto$alumacc.cc:474:replace_alu$1612.C[13]
.sym 124613 $true$2
.sym 124614 $abc$41427$n5421
.sym 124617 $auto$alumacc.cc:474:replace_alu$1612.C[14]
.sym 124619 $false
.sym 124620 $abc$41427$n106
.sym 124623 $auto$alumacc.cc:474:replace_alu$1612.C[15]
.sym 124625 $false
.sym 124626 $abc$41427$n104
.sym 124629 $auto$alumacc.cc:474:replace_alu$1612.C[16]
.sym 124631 $false
.sym 124632 $abc$41427$n103
.sym 124641 $abc$41427$n95
.sym 124673 $auto$alumacc.cc:474:replace_alu$1612.C[16]
.sym 124710 $auto$alumacc.cc:474:replace_alu$1612.C[17]
.sym 124712 $false
.sym 124713 $abc$41427$n101
.sym 124716 $auto$alumacc.cc:474:replace_alu$1612.C[18]
.sym 124718 $false
.sym 124719 $abc$41427$n100
.sym 124722 $auto$alumacc.cc:474:replace_alu$1612.C[19]
.sym 124724 $false
.sym 124725 $abc$41427$n98
.sym 124728 $auto$alumacc.cc:474:replace_alu$1612.C[20]
.sym 124730 $false
.sym 124731 $abc$41427$n97
.sym 124734 $auto$alumacc.cc:474:replace_alu$1612.C[21]
.sym 124736 $false
.sym 124737 $abc$41427$n95
.sym 124740 $auto$alumacc.cc:474:replace_alu$1612.C[22]
.sym 124742 $false
.sym 124743 $abc$41427$n94
.sym 124746 $auto$alumacc.cc:474:replace_alu$1612.C[23]
.sym 124748 $false
.sym 124749 $abc$41427$n92
.sym 124752 $auto$alumacc.cc:474:replace_alu$1612.C[24]
.sym 124754 $false
.sym 124755 $abc$41427$n91
.sym 124796 $auto$alumacc.cc:474:replace_alu$1612.C[24]
.sym 124833 $auto$alumacc.cc:474:replace_alu$1612.C[25]
.sym 124835 $false
.sym 124836 $abc$41427$n89
.sym 124839 $auto$alumacc.cc:474:replace_alu$1612.C[26]
.sym 124841 $false
.sym 124842 $abc$41427$n88
.sym 124845 $auto$alumacc.cc:474:replace_alu$1612.C[27]
.sym 124847 $false
.sym 124848 $abc$41427$n86
.sym 124851 $auto$alumacc.cc:474:replace_alu$1612.C[28]
.sym 124853 $false
.sym 124854 $abc$41427$n85
.sym 124857 $auto$alumacc.cc:474:replace_alu$1612.C[29]
.sym 124859 $false
.sym 124860 $abc$41427$n83
.sym 124863 $auto$alumacc.cc:474:replace_alu$1612.C[30]
.sym 124865 $false
.sym 124866 $abc$41427$n82
.sym 124869 $auto$alumacc.cc:474:replace_alu$1612.C[31]
.sym 124871 $false
.sym 124872 $abc$41427$n80
.sym 124875 $abc$41427$n5375$2
.sym 124877 $false
.sym 124878 $abc$41427$n79
.sym 124960 $abc$41427$n5375$2
.sym 124963 r_cycle_counter[29]
.sym 124964 $false
.sym 124965 $false
.sym 124966 $false
.sym 125054 PIN_19$2
.sym 125241 PIN_14$2
.sym 125473 r_adc_master_tx_buffer_2[24][0]
.sym 125474 r_adc_master_tx_buffer_2[25][0]
.sym 125475 r_spi_master_tx_counter[1]
.sym 125476 r_spi_master_tx_counter[0]
.sym 125503 r_adc_master_rx_buffer_1[16]
.sym 125504 $false
.sym 125505 $false
.sym 125506 $false
.sym 125509 r_adc_master_rx_buffer_1[24]
.sym 125510 $false
.sym 125511 $false
.sym 125512 $false
.sym 125513 $abc$41427$n5564
.sym 125514 blink_simple_LED2.i_clk$2
.sym 125515 $false
.sym 125521 PIN_18$2
.sym 125737 r_adc_master_tx_buffer_2[24][3]
.sym 125738 r_adc_master_tx_buffer_2[25][3]
.sym 125739 r_spi_master_tx_counter[1]
.sym 125740 r_spi_master_tx_counter[0]
.sym 125743 r_adc_master_rx_buffer_1[19]
.sym 125744 $false
.sym 125745 $false
.sym 125746 $false
.sym 125755 r_adc_master_rx_buffer_1[27]
.sym 125756 $false
.sym 125757 $false
.sym 125758 $false
.sym 125759 $abc$41427$n5564
.sym 125760 blink_simple_LED2.i_clk$2
.sym 125761 $false
.sym 125860 r_adc_master_rx_buffer_1[2]
.sym 125861 $false
.sym 125862 $false
.sym 125863 $false
.sym 125866 r_adc_master_rx_buffer_1[23]
.sym 125867 $false
.sym 125868 $false
.sym 125869 $false
.sym 125882 $abc$41427$n5474
.sym 125883 blink_simple_LED2.i_clk$2
.sym 125884 $false
.sym 125971 r_adc_master_tx_buffer_1[105][0]
.sym 125972 r_adc_master_tx_buffer_1[107][0]
.sym 125973 r_spi_master_tx_counter[0]
.sym 125974 r_spi_master_tx_counter[1]
.sym 125995 r_adc_master_rx_buffer_1[16]
.sym 125996 $false
.sym 125997 $false
.sym 125998 $false
.sym 126001 r_adc_master_rx_buffer_1[0]
.sym 126002 $false
.sym 126003 $false
.sym 126004 $false
.sym 126005 $abc$41427$n5545
.sym 126006 blink_simple_LED2.i_clk$2
.sym 126007 $false
.sym 126009 $abc$41427$n3429
.sym 126010 r_adc_master_tx_buffer_2[90][0]
.sym 126013 r_adc_master_tx_buffer_2[91][0]
.sym 126094 $false
.sym 126095 spiMasterADC.SPI_Master_Inst.r_SPI_Clk_Edges[0]
.sym 126096 $false
.sym 126097 $false
.sym 126100 r_spi_master_adc_tx_dv
.sym 126101 spiMasterADC.SPI_Master_Inst.r_SPI_Clk_Edges[1]
.sym 126102 spiMasterADC.SPI_Master_Inst.r_SPI_Clk_Edges[0]
.sym 126103 $false
.sym 126106 r_spi_master_adc_tx_dv
.sym 126107 $abc$41427$n2820
.sym 126108 $false
.sym 126109 $false
.sym 126128 $abc$41427$n604
.sym 126129 blink_simple_LED2.i_clk$2
.sym 126130 $abc$41427$n886$2
.sym 126138 r_adc_master_tx_buffer_1[1][7]
.sym 126211 r_adc_master_tx_buffer_1[1][7]
.sym 126212 r_adc_master_tx_buffer_1[5][7]
.sym 126213 r_spi_master_tx_counter[2]
.sym 126214 r_spi_master_tx_counter[0]
.sym 126229 r_adc_master_rx_buffer_1[3]
.sym 126230 $false
.sym 126231 $false
.sym 126232 $false
.sym 126251 $abc$41427$n5565
.sym 126252 blink_simple_LED2.i_clk$2
.sym 126253 $false
.sym 126260 r_adc_master_tx_buffer_1[13][6]
.sym 126334 r_adc_master_rx_buffer_1[24]
.sym 126335 $false
.sym 126336 $false
.sym 126337 $false
.sym 126340 r_adc_master_rx_buffer_1[25]
.sym 126341 $false
.sym 126342 $false
.sym 126343 $false
.sym 126374 $abc$41427$n5474
.sym 126375 blink_simple_LED2.i_clk$2
.sym 126376 $false
.sym 126377 r_adc_master_tx_buffer_2[48][1]
.sym 126381 r_adc_master_tx_buffer_2[51][0]
.sym 126383 r_adc_master_tx_buffer_2[51][2]
.sym 126457 r_adc_master_rx_buffer_1[21]
.sym 126458 $false
.sym 126459 $false
.sym 126460 $false
.sym 126469 r_adc_master_rx_buffer_1[17]
.sym 126470 $false
.sym 126471 $false
.sym 126472 $false
.sym 126475 r_adc_master_rx_buffer_1[27]
.sym 126476 $false
.sym 126477 $false
.sym 126478 $false
.sym 126487 r_adc_master_rx_buffer_1[11]
.sym 126488 $false
.sym 126489 $false
.sym 126490 $false
.sym 126493 r_adc_master_rx_buffer_1[6]
.sym 126494 $false
.sym 126495 $false
.sym 126496 $false
.sym 126497 $abc$41427$n5521
.sym 126498 blink_simple_LED2.i_clk$2
.sym 126499 $false
.sym 126501 $abc$41427$n3831
.sym 126502 r_adc_master_tx_buffer_2[24][4]
.sym 126503 r_adc_master_tx_buffer_2[25][4]
.sym 126504 r_adc_master_tx_buffer_2[26][4]
.sym 126574 r_adc_master_tx_buffer_1[65][1]
.sym 126575 r_adc_master_tx_buffer_1[69][1]
.sym 126576 r_spi_master_tx_counter[2]
.sym 126577 $false
.sym 126586 r_adc_master_tx_buffer_1[67][6]
.sym 126587 r_adc_master_tx_buffer_1[71][6]
.sym 126588 r_spi_master_tx_counter[0]
.sym 126589 r_spi_master_tx_counter[2]
.sym 126592 r_adc_master_rx_buffer_1[17]
.sym 126593 $false
.sym 126594 $false
.sym 126595 $false
.sym 126598 r_adc_master_rx_buffer_1[6]
.sym 126599 $false
.sym 126600 $false
.sym 126601 $false
.sym 126620 $abc$41427$n5519
.sym 126621 blink_simple_LED2.i_clk$2
.sym 126622 $false
.sym 126630 r_adc_master_tx_buffer_1[68][1]
.sym 126697 r_adc_master_tx_buffer_1[64][1]
.sym 126698 r_adc_master_tx_buffer_1[68][1]
.sym 126699 r_spi_master_tx_counter[2]
.sym 126700 $false
.sym 126703 $abc$41427$n3576
.sym 126704 $abc$41427$n3575
.sym 126705 r_spi_master_tx_counter[1]
.sym 126706 r_spi_master_tx_counter[0]
.sym 126709 r_adc_master_rx_buffer_1[25]
.sym 126710 $false
.sym 126711 $false
.sym 126712 $false
.sym 126715 r_adc_master_rx_buffer_1[0]
.sym 126716 $false
.sym 126717 $false
.sym 126718 $false
.sym 126721 r_adc_master_rx_buffer_1[16]
.sym 126722 $false
.sym 126723 $false
.sym 126724 $false
.sym 126727 r_adc_master_rx_buffer_1[20]
.sym 126728 $false
.sym 126729 $false
.sym 126730 $false
.sym 126733 r_adc_master_rx_buffer_1[14]
.sym 126734 $false
.sym 126735 $false
.sym 126736 $false
.sym 126739 r_adc_master_rx_buffer_1[15]
.sym 126740 $false
.sym 126741 $false
.sym 126742 $false
.sym 126743 $abc$41427$n5519
.sym 126744 blink_simple_LED2.i_clk$2
.sym 126745 $false
.sym 126838 r_adc_master_rx_buffer_1[10]
.sym 126839 $false
.sym 126840 $false
.sym 126841 $false
.sym 126866 $abc$41427$n5496
.sym 126867 blink_simple_LED2.i_clk$2
.sym 126868 $false
.sym 126871 r_adc_master_tx_buffer_1[12][5]
.sym 126872 r_adc_master_tx_buffer_1[13][4]
.sym 126874 r_adc_master_tx_buffer_1[13][1]
.sym 126876 r_adc_master_tx_buffer_1[14][1]
.sym 126943 r_adc_master_tx_buffer_1[3][2]
.sym 126944 r_adc_master_tx_buffer_1[7][2]
.sym 126945 r_spi_master_tx_counter[2]
.sym 126946 r_spi_master_tx_counter[0]
.sym 126949 $abc$41427$n3457
.sym 126950 $abc$41427$n3456
.sym 126951 r_spi_master_tx_counter[1]
.sym 126952 r_spi_master_tx_counter[0]
.sym 126961 r_adc_master_tx_buffer_1[0][0]
.sym 126962 r_adc_master_tx_buffer_1[4][0]
.sym 126963 r_spi_master_tx_counter[2]
.sym 126964 $false
.sym 126973 r_adc_master_rx_buffer_1[18]
.sym 126974 $false
.sym 126975 $false
.sym 126976 $false
.sym 126985 r_adc_master_rx_buffer_1[9]
.sym 126986 $false
.sym 126987 $false
.sym 126988 $false
.sym 126989 $abc$41427$n5577
.sym 126990 blink_simple_LED2.i_clk$2
.sym 126991 $false
.sym 126994 r_adc_master_tx_buffer_2[45][5]
.sym 126997 r_adc_master_tx_buffer_2[47][0]
.sym 127066 r_adc_master_tx_buffer_1[0][7]
.sym 127067 r_adc_master_tx_buffer_1[4][7]
.sym 127068 r_spi_master_tx_counter[0]
.sym 127069 r_spi_master_tx_counter[2]
.sym 127072 r_adc_master_rx_buffer_1[24]
.sym 127073 $false
.sym 127074 $false
.sym 127075 $false
.sym 127078 r_adc_master_rx_buffer_1[28]
.sym 127079 $false
.sym 127080 $false
.sym 127081 $false
.sym 127084 r_adc_master_rx_buffer_1[2]
.sym 127085 $false
.sym 127086 $false
.sym 127087 $false
.sym 127090 r_adc_master_rx_buffer_1[22]
.sym 127091 $false
.sym 127092 $false
.sym 127093 $false
.sym 127102 r_adc_master_rx_buffer_1[31]
.sym 127103 $false
.sym 127104 $false
.sym 127105 $false
.sym 127108 r_adc_master_rx_buffer_1[21]
.sym 127109 $false
.sym 127110 $false
.sym 127111 $false
.sym 127112 $abc$41427$n5486
.sym 127113 blink_simple_LED2.i_clk$2
.sym 127114 $false
.sym 127120 r_adc_master_tx_buffer_1[20][6]
.sym 127195 r_adc_master_rx_buffer_1[14]
.sym 127196 $false
.sym 127197 $false
.sym 127198 $false
.sym 127207 r_adc_master_rx_buffer_1[9]
.sym 127208 $false
.sym 127209 $false
.sym 127210 $false
.sym 127219 r_adc_master_rx_buffer_1[13]
.sym 127220 $false
.sym 127221 $false
.sym 127222 $false
.sym 127235 $abc$41427$n5556
.sym 127236 blink_simple_LED2.i_clk$2
.sym 127237 $false
.sym 127241 r_adc_master_tx_buffer_2[101][6]
.sym 127318 r_adc_master_tx_buffer_1[94][7]
.sym 127319 r_adc_master_tx_buffer_1[95][7]
.sym 127320 r_spi_master_tx_counter[0]
.sym 127321 r_spi_master_tx_counter[1]
.sym 127330 r_adc_master_rx_buffer_1[5]
.sym 127331 $false
.sym 127332 $false
.sym 127333 $false
.sym 127336 r_adc_master_rx_buffer_1[7]
.sym 127337 $false
.sym 127338 $false
.sym 127339 $false
.sym 127348 r_adc_master_rx_buffer_1[15]
.sym 127349 $false
.sym 127350 $false
.sym 127351 $false
.sym 127354 r_adc_master_rx_buffer_1[17]
.sym 127355 $false
.sym 127356 $false
.sym 127357 $false
.sym 127358 $abc$41427$n5536
.sym 127359 blink_simple_LED2.i_clk$2
.sym 127360 $false
.sym 127362 r_adc_master_tx_buffer_2[45][0]
.sym 127459 r_adc_master_tx_buffer_1[19][6]
.sym 127460 r_adc_master_tx_buffer_1[23][6]
.sym 127461 r_spi_master_tx_counter[2]
.sym 127462 r_spi_master_tx_counter[0]
.sym 127465 r_adc_master_rx_buffer_1[19]
.sym 127466 $false
.sym 127467 $false
.sym 127468 $false
.sym 127471 r_adc_master_rx_buffer_1[6]
.sym 127472 $false
.sym 127473 $false
.sym 127474 $false
.sym 127481 $abc$41427$n5635$2
.sym 127482 blink_simple_LED2.i_clk$2
.sym 127483 $false
.sym 127485 $abc$41427$n3637
.sym 127486 r_adc_master_tx_buffer_1[63][1]
.sym 127487 r_adc_master_tx_buffer_1[62][7]
.sym 127490 r_adc_master_tx_buffer_1[62][1]
.sym 127491 r_adc_master_tx_buffer_1[60][4]
.sym 127564 r_adc_master_rx_buffer_1[16]
.sym 127565 $false
.sym 127566 $false
.sym 127567 $false
.sym 127588 r_adc_master_rx_buffer_1[25]
.sym 127589 $false
.sym 127590 $false
.sym 127591 $false
.sym 127600 r_adc_master_rx_buffer_1[6]
.sym 127601 $false
.sym 127602 $false
.sym 127603 $false
.sym 127604 $abc$41427$n5633$2
.sym 127605 blink_simple_LED2.i_clk$2
.sym 127606 $false
.sym 127608 $abc$41427$n4429_1
.sym 127610 r_adc_master_tx_buffer_2[28][1]
.sym 127612 r_adc_master_tx_buffer_2[30][5]
.sym 127613 r_adc_master_tx_buffer_2[29][1]
.sym 127614 r_adc_master_tx_buffer_2[30][4]
.sym 127693 r_adc_master_tx_buffer_2[58][3]
.sym 127694 r_adc_master_tx_buffer_2[59][3]
.sym 127695 r_spi_master_tx_counter[0]
.sym 127696 r_spi_master_tx_counter[1]
.sym 127699 r_adc_master_tx_buffer_2[28][1]
.sym 127700 r_adc_master_tx_buffer_2[29][1]
.sym 127701 r_spi_master_tx_counter[1]
.sym 127702 $abc$41427$n5074
.sym 127705 r_adc_master_rx_buffer_1[8]
.sym 127706 $false
.sym 127707 $false
.sym 127708 $false
.sym 127717 r_adc_master_rx_buffer_1[11]
.sym 127718 $false
.sym 127719 $false
.sym 127720 $false
.sym 127723 r_adc_master_rx_buffer_1[3]
.sym 127724 $false
.sym 127725 $false
.sym 127726 $false
.sym 127727 $abc$41427$n5572
.sym 127728 blink_simple_LED2.i_clk$2
.sym 127729 $false
.sym 127737 r_adc_master_tx_buffer_1[63][7]
.sym 127804 r_adc_master_tx_buffer_2[74][2]
.sym 127805 r_adc_master_tx_buffer_2[75][2]
.sym 127806 r_spi_master_tx_counter[0]
.sym 127807 r_spi_master_tx_counter[1]
.sym 127810 r_adc_master_rx_buffer_1[10]
.sym 127811 $false
.sym 127812 $false
.sym 127813 $false
.sym 127816 r_adc_master_rx_buffer_1[7]
.sym 127817 $false
.sym 127818 $false
.sym 127819 $false
.sym 127822 r_adc_master_rx_buffer_1[2]
.sym 127823 $false
.sym 127824 $false
.sym 127825 $false
.sym 127828 r_adc_master_rx_buffer_1[18]
.sym 127829 $false
.sym 127830 $false
.sym 127831 $false
.sym 127850 $abc$41427$n5576
.sym 127851 blink_simple_LED2.i_clk$2
.sym 127852 $false
.sym 127859 r_adc_master_tx_buffer_1[4][7]
.sym 127951 r_adc_master_rx_buffer_1[11]
.sym 127952 $false
.sym 127953 $false
.sym 127954 $false
.sym 127973 $abc$41427$n5571
.sym 127974 blink_simple_LED2.i_clk$2
.sym 127975 $false
.sym 127978 r_adc_master_tx_buffer_2[50][0]
.sym 128086 r_adc_master_rx_buffer_1[14]
.sym 128087 $false
.sym 128088 $false
.sym 128089 $false
.sym 128092 r_adc_master_rx_buffer_1[17]
.sym 128093 $false
.sym 128094 $false
.sym 128095 $false
.sym 128096 $abc$41427$n5633$2
.sym 128097 blink_simple_LED2.i_clk$2
.sym 128098 $false
.sym 128179 r_adc_master_tx_buffer_1[64][3]
.sym 128180 r_adc_master_tx_buffer_1[65][3]
.sym 128181 r_spi_master_tx_counter[0]
.sym 128182 $false
.sym 128185 r_adc_master_rx_buffer_1[27]
.sym 128186 $false
.sym 128187 $false
.sym 128188 $false
.sym 128197 r_adc_master_rx_buffer_1[19]
.sym 128198 $false
.sym 128199 $false
.sym 128200 $false
.sym 128219 $abc$41427$n5519
.sym 128220 blink_simple_LED2.i_clk$2
.sym 128221 $false
.sym 128224 $abc$41427$n4461_1
.sym 128227 r_adc_master_tx_buffer_1[92][7]
.sym 128229 r_adc_master_tx_buffer_1[93][7]
.sym 128296 r_adc_master_tx_buffer_1[74][4]
.sym 128297 r_adc_master_tx_buffer_1[75][4]
.sym 128298 r_spi_master_tx_counter[0]
.sym 128299 r_spi_master_tx_counter[1]
.sym 128308 r_adc_master_tx_buffer_1[72][4]
.sym 128309 r_adc_master_tx_buffer_1[73][4]
.sym 128310 r_spi_master_tx_counter[1]
.sym 128311 r_spi_master_tx_counter[0]
.sym 128314 r_adc_master_rx_buffer_1[20]
.sym 128315 $false
.sym 128316 $false
.sym 128317 $false
.sym 128326 r_adc_master_rx_buffer_1[28]
.sym 128327 $false
.sym 128328 $false
.sym 128329 $false
.sym 128332 r_adc_master_rx_buffer_1[12]
.sym 128333 $false
.sym 128334 $false
.sym 128335 $false
.sym 128338 r_adc_master_rx_buffer_1[4]
.sym 128339 $false
.sym 128340 $false
.sym 128341 $false
.sym 128342 $abc$41427$n5524
.sym 128343 blink_simple_LED2.i_clk$2
.sym 128344 $false
.sym 128437 r_adc_master_rx_buffer_1[23]
.sym 128438 $false
.sym 128439 $false
.sym 128440 $false
.sym 128465 $abc$41427$n5496
.sym 128466 blink_simple_LED2.i_clk$2
.sym 128467 $false
.sym 128572 r_cycle_counter[10]
.sym 128573 $false
.sym 128574 $false
.sym 128575 $false
.sym 128578 r_adc_master_tx_buffer_2[73][4]
.sym 128579 r_adc_master_tx_buffer_2[75][4]
.sym 128580 r_spi_master_tx_counter[0]
.sym 128581 r_spi_master_tx_counter[1]
.sym 128584 r_adc_master_rx_buffer_1[4]
.sym 128585 $false
.sym 128586 $false
.sym 128587 $false
.sym 128588 $abc$41427$n5576
.sym 128589 blink_simple_LED2.i_clk$2
.sym 128590 $false
.sym 128594 r_adc_master_tx_buffer_1[5][0]
.sym 128665 r_cycle_counter[19]
.sym 128666 $false
.sym 128667 $false
.sym 128668 $false
.sym 128671 r_cycle_counter[12]
.sym 128672 $false
.sym 128673 $false
.sym 128674 $false
.sym 128677 r_adc_master_tx_buffer_1[1][0]
.sym 128678 r_adc_master_tx_buffer_1[5][0]
.sym 128679 r_spi_master_tx_counter[2]
.sym 128680 $false
.sym 128683 r_cycle_counter[17]
.sym 128684 $false
.sym 128685 $false
.sym 128686 $false
.sym 128689 r_cycle_counter[11]
.sym 128690 $false
.sym 128691 $false
.sym 128692 $false
.sym 128701 r_cycle_counter[14]
.sym 128702 $false
.sym 128703 $false
.sym 128704 $false
.sym 128707 r_adc_master_rx_buffer_1[16]
.sym 128708 $false
.sym 128709 $false
.sym 128710 $false
.sym 128711 $abc$41427$n5486
.sym 128712 blink_simple_LED2.i_clk$2
.sym 128713 $false
.sym 128812 r_cycle_counter[20]
.sym 128813 $false
.sym 128814 $false
.sym 128815 $false
.sym 129459 PIN_17$2
.sym 129460 $false
.sym 129461 $false
.sym 129462 $false
.sym 129757 w_adc_master_range_ua
.sym 129758 $false
.sym 129759 $false
.sym 129760 $false
.sym 130353 r_adc_master_tx_buffer_2[90][0]
.sym 130354 r_adc_master_tx_buffer_2[91][0]
.sym 130355 r_spi_master_tx_counter[0]
.sym 130356 r_spi_master_tx_counter[1]
.sym 130359 r_adc_master_rx_buffer_1[8]
.sym 130360 $false
.sym 130361 $false
.sym 130362 $false
.sym 130377 r_adc_master_rx_buffer_1[0]
.sym 130378 $false
.sym 130379 $false
.sym 130380 $false
.sym 130393 $abc$41427$n5580
.sym 130394 blink_simple_LED2.i_clk$2
.sym 130395 $false
.sym 130544 r_adc_master_rx_buffer_1[23]
.sym 130545 $false
.sym 130546 $false
.sym 130547 $false
.sym 130548 $abc$41427$n5486
.sym 130549 blink_simple_LED2.i_clk$2
.sym 130550 $false
.sym 130693 r_adc_master_rx_buffer_1[22]
.sym 130694 $false
.sym 130695 $false
.sym 130696 $false
.sym 130703 $abc$41427$n5477
.sym 130704 blink_simple_LED2.i_clk$2
.sym 130705 $false
.sym 130812 r_adc_master_rx_buffer_1[25]
.sym 130813 $false
.sym 130814 $false
.sym 130815 $false
.sym 130836 r_adc_master_rx_buffer_1[0]
.sym 130837 $false
.sym 130838 $false
.sym 130839 $false
.sym 130848 r_adc_master_rx_buffer_1[2]
.sym 130849 $false
.sym 130850 $false
.sym 130851 $false
.sym 130858 $abc$41427$n5570
.sym 130859 blink_simple_LED2.i_clk$2
.sym 130860 $false
.sym 130973 r_adc_master_tx_buffer_2[24][4]
.sym 130974 r_adc_master_tx_buffer_2[25][4]
.sym 130975 r_spi_master_tx_counter[1]
.sym 130976 r_spi_master_tx_counter[0]
.sym 130979 r_adc_master_rx_buffer_1[28]
.sym 130980 $false
.sym 130981 $false
.sym 130982 $false
.sym 130985 r_adc_master_rx_buffer_1[20]
.sym 130986 $false
.sym 130987 $false
.sym 130988 $false
.sym 130991 r_adc_master_rx_buffer_1[12]
.sym 130992 $false
.sym 130993 $false
.sym 130994 $false
.sym 131013 $abc$41427$n5564
.sym 131014 blink_simple_LED2.i_clk$2
.sym 131015 $false
.sym 131164 r_adc_master_rx_buffer_1[25]
.sym 131165 $false
.sym 131166 $false
.sym 131167 $false
.sym 131168 $abc$41427$n5521
.sym 131169 blink_simple_LED2.i_clk$2
.sym 131170 $false
.sym 131444 r_adc_master_rx_buffer_1[29]
.sym 131445 $false
.sym 131446 $false
.sym 131447 $false
.sym 131450 r_adc_master_rx_buffer_1[20]
.sym 131451 $false
.sym 131452 $false
.sym 131453 $false
.sym 131462 r_adc_master_rx_buffer_1[17]
.sym 131463 $false
.sym 131464 $false
.sym 131465 $false
.sym 131474 r_adc_master_rx_buffer_1[9]
.sym 131475 $false
.sym 131476 $false
.sym 131477 $false
.sym 131478 $abc$41427$n5477
.sym 131479 blink_simple_LED2.i_clk$2
.sym 131480 $false
.sym 131599 r_adc_master_rx_buffer_1[21]
.sym 131600 $false
.sym 131601 $false
.sym 131602 $false
.sym 131617 r_adc_master_rx_buffer_1[0]
.sym 131618 $false
.sym 131619 $false
.sym 131620 $false
.sym 131633 $abc$41427$n5569
.sym 131634 blink_simple_LED2.i_clk$2
.sym 131635 $false
.sym 131772 r_adc_master_rx_buffer_1[30]
.sym 131773 $false
.sym 131774 $false
.sym 131775 $false
.sym 131788 $abc$41427$n5633$2
.sym 131789 blink_simple_LED2.i_clk$2
.sym 131790 $false
.sym 131915 r_adc_master_rx_buffer_1[22]
.sym 131916 $false
.sym 131917 $false
.sym 131918 $false
.sym 131943 $abc$41427$n5583
.sym 131944 blink_simple_LED2.i_clk$2
.sym 131945 $false
.sym 132058 r_adc_master_rx_buffer_1[16]
.sym 132059 $false
.sym 132060 $false
.sym 132061 $false
.sym 132098 $abc$41427$n5569
.sym 132099 blink_simple_LED2.i_clk$2
.sym 132100 $false
.sym 132213 r_adc_master_tx_buffer_1[62][1]
.sym 132214 r_adc_master_tx_buffer_1[63][1]
.sym 132215 r_spi_master_tx_counter[0]
.sym 132216 r_spi_master_tx_counter[1]
.sym 132219 r_adc_master_rx_buffer_1[1]
.sym 132220 $false
.sym 132221 $false
.sym 132222 $false
.sym 132225 r_adc_master_rx_buffer_1[15]
.sym 132226 $false
.sym 132227 $false
.sym 132228 $false
.sym 132243 r_adc_master_rx_buffer_1[9]
.sym 132244 $false
.sym 132245 $false
.sym 132246 $false
.sym 132249 r_adc_master_rx_buffer_1[28]
.sym 132250 $false
.sym 132251 $false
.sym 132252 $false
.sym 132253 $abc$41427$n5515
.sym 132254 blink_simple_LED2.i_clk$2
.sym 132255 $false
.sym 132368 r_adc_master_tx_buffer_1[62][7]
.sym 132369 r_adc_master_tx_buffer_1[63][7]
.sym 132370 r_spi_master_tx_counter[0]
.sym 132371 r_spi_master_tx_counter[1]
.sym 132380 r_adc_master_rx_buffer_1[25]
.sym 132381 $false
.sym 132382 $false
.sym 132383 $false
.sym 132392 r_adc_master_rx_buffer_1[13]
.sym 132393 $false
.sym 132394 $false
.sym 132395 $false
.sym 132398 r_adc_master_rx_buffer_1[17]
.sym 132399 $false
.sym 132400 $false
.sym 132401 $false
.sym 132404 r_adc_master_rx_buffer_1[12]
.sym 132405 $false
.sym 132406 $false
.sym 132407 $false
.sym 132408 $abc$41427$n5565
.sym 132409 blink_simple_LED2.i_clk$2
.sym 132410 $false
.sym 132559 r_adc_master_rx_buffer_1[7]
.sym 132560 $false
.sym 132561 $false
.sym 132562 $false
.sym 132563 $abc$41427$n5515
.sym 132564 blink_simple_LED2.i_clk$2
.sym 132565 $false
.sym 132708 r_adc_master_rx_buffer_1[31]
.sym 132709 $false
.sym 132710 $false
.sym 132711 $false
.sym 132718 $abc$41427$n5474
.sym 132719 blink_simple_LED2.i_clk$2
.sym 132720 $false
.sym 132839 r_adc_master_rx_buffer_1[8]
.sym 132840 $false
.sym 132841 $false
.sym 132842 $false
.sym 132873 $abc$41427$n5570
.sym 132874 blink_simple_LED2.i_clk$2
.sym 132875 $false
.sym 133149 r_adc_master_tx_buffer_1[92][7]
.sym 133150 r_adc_master_tx_buffer_1[93][7]
.sym 133151 r_spi_master_tx_counter[1]
.sym 133152 r_spi_master_tx_counter[0]
.sym 133167 r_adc_master_rx_buffer_1[31]
.sym 133168 $false
.sym 133169 $false
.sym 133170 $false
.sym 133179 r_adc_master_rx_buffer_1[23]
.sym 133180 $false
.sym 133181 $false
.sym 133182 $false
.sym 133183 $abc$41427$n5536
.sym 133184 blink_simple_LED2.i_clk$2
.sym 133185 $false
.sym 133620 r_adc_master_rx_buffer_1[16]
.sym 133621 $false
.sym 133622 $false
.sym 133623 $false
.sym 133648 $abc$41427$n5474
.sym 133649 blink_simple_LED2.i_clk$2
.sym 133650 $false
.sym 134262 PIN_14$2
.sym 134325 PIN_18$2
.sym 134382 w_adc_master_range_ua
.sym 134681 $abc$41427$n5631
.sym 134711 $abc$41427$n886
.sym 134712 w_adc_master_range_na
.sym 134834 PIN_17$2
