
16_uart_rx_interrupt.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000130  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000300  08000130  08000130  00010130  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08000430  08000438  00010438  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  08000430  08000430  00010438  2**0
                  CONTENTS
  4 .ARM          00000000  08000430  08000430  00010438  2**0
                  CONTENTS
  5 .preinit_array 00000000  08000430  08000438  00010438  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000430  08000430  00010430  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08000434  08000434  00010434  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000000  20000000  20000000  00010438  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000020  20000000  08000438  00020000  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000020  08000438  00020020  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00010438  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00010461  2**0
                  CONTENTS, READONLY
 13 .debug_info   000008d9  00000000  00000000  000104a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000002fe  00000000  00000000  00010d7d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000000b8  00000000  00000000  00011080  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000007e  00000000  00000000  00011138  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00010c97  00000000  00000000  000111b6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00000e20  00000000  00000000  00021e4d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00057f43  00000000  00000000  00022c6d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  000001d8  00000000  00000000  0007abb0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000062  00000000  00000000  0007ad88  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000130 <__do_global_dtors_aux>:
 8000130:	b510      	push	{r4, lr}
 8000132:	4c05      	ldr	r4, [pc, #20]	; (8000148 <__do_global_dtors_aux+0x18>)
 8000134:	7823      	ldrb	r3, [r4, #0]
 8000136:	b933      	cbnz	r3, 8000146 <__do_global_dtors_aux+0x16>
 8000138:	4b04      	ldr	r3, [pc, #16]	; (800014c <__do_global_dtors_aux+0x1c>)
 800013a:	b113      	cbz	r3, 8000142 <__do_global_dtors_aux+0x12>
 800013c:	4804      	ldr	r0, [pc, #16]	; (8000150 <__do_global_dtors_aux+0x20>)
 800013e:	f3af 8000 	nop.w
 8000142:	2301      	movs	r3, #1
 8000144:	7023      	strb	r3, [r4, #0]
 8000146:	bd10      	pop	{r4, pc}
 8000148:	20000000 	.word	0x20000000
 800014c:	00000000 	.word	0x00000000
 8000150:	08000418 	.word	0x08000418

08000154 <frame_dummy>:
 8000154:	b508      	push	{r3, lr}
 8000156:	4b03      	ldr	r3, [pc, #12]	; (8000164 <frame_dummy+0x10>)
 8000158:	b11b      	cbz	r3, 8000162 <frame_dummy+0xe>
 800015a:	4903      	ldr	r1, [pc, #12]	; (8000168 <frame_dummy+0x14>)
 800015c:	4803      	ldr	r0, [pc, #12]	; (800016c <frame_dummy+0x18>)
 800015e:	f3af 8000 	nop.w
 8000162:	bd08      	pop	{r3, pc}
 8000164:	00000000 	.word	0x00000000
 8000168:	20000004 	.word	0x20000004
 800016c:	08000418 	.word	0x08000418

08000170 <main>:
char key;

static void usart1_callback(void);

int main(void)
{
 8000170:	b580      	push	{r7, lr}
 8000172:	af00      	add	r7, sp, #0
	//enable clock to led gpio
	RCC -> APB2ENR |= GPIOC_EN;
 8000174:	4b10      	ldr	r3, [pc, #64]	; (80001b8 <main+0x48>)
 8000176:	699b      	ldr	r3, [r3, #24]
 8000178:	4a0f      	ldr	r2, [pc, #60]	; (80001b8 <main+0x48>)
 800017a:	f043 0310 	orr.w	r3, r3, #16
 800017e:	6193      	str	r3, [r2, #24]

	//set pc13 as output push pull
	GPIOC->CRH |= (1U << 20);
 8000180:	4b0e      	ldr	r3, [pc, #56]	; (80001bc <main+0x4c>)
 8000182:	685b      	ldr	r3, [r3, #4]
 8000184:	4a0d      	ldr	r2, [pc, #52]	; (80001bc <main+0x4c>)
 8000186:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800018a:	6053      	str	r3, [r2, #4]
	GPIOC->CRH |= (1U << 21);
 800018c:	4b0b      	ldr	r3, [pc, #44]	; (80001bc <main+0x4c>)
 800018e:	685b      	ldr	r3, [r3, #4]
 8000190:	4a0a      	ldr	r2, [pc, #40]	; (80001bc <main+0x4c>)
 8000192:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000196:	6053      	str	r3, [r2, #4]
	GPIOC->CRH &= ~(1U << 22);
 8000198:	4b08      	ldr	r3, [pc, #32]	; (80001bc <main+0x4c>)
 800019a:	685b      	ldr	r3, [r3, #4]
 800019c:	4a07      	ldr	r2, [pc, #28]	; (80001bc <main+0x4c>)
 800019e:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 80001a2:	6053      	str	r3, [r2, #4]
	GPIOC->CRH &= ~(1U << 23);
 80001a4:	4b05      	ldr	r3, [pc, #20]	; (80001bc <main+0x4c>)
 80001a6:	685b      	ldr	r3, [r3, #4]
 80001a8:	4a04      	ldr	r2, [pc, #16]	; (80001bc <main+0x4c>)
 80001aa:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 80001ae:	6053      	str	r3, [r2, #4]

	uart1_rx_interrupt_init();
 80001b0:	f000 f852 	bl	8000258 <uart1_rx_interrupt_init>

	while(1)
 80001b4:	e7fe      	b.n	80001b4 <main+0x44>
 80001b6:	bf00      	nop
 80001b8:	40021000 	.word	0x40021000
 80001bc:	40011000 	.word	0x40011000

080001c0 <usart1_callback>:

	}
}

static void usart1_callback(void)
{
 80001c0:	b480      	push	{r7}
 80001c2:	af00      	add	r7, sp, #0
	key = USART1->DR;
 80001c4:	4b0c      	ldr	r3, [pc, #48]	; (80001f8 <usart1_callback+0x38>)
 80001c6:	685b      	ldr	r3, [r3, #4]
 80001c8:	b2da      	uxtb	r2, r3
 80001ca:	4b0c      	ldr	r3, [pc, #48]	; (80001fc <usart1_callback+0x3c>)
 80001cc:	701a      	strb	r2, [r3, #0]
	if(key=='1')
 80001ce:	4b0b      	ldr	r3, [pc, #44]	; (80001fc <usart1_callback+0x3c>)
 80001d0:	781b      	ldrb	r3, [r3, #0]
 80001d2:	2b31      	cmp	r3, #49	; 0x31
 80001d4:	d106      	bne.n	80001e4 <usart1_callback+0x24>
	{
		GPIOC->ODR |= LED_PIN;
 80001d6:	4b0a      	ldr	r3, [pc, #40]	; (8000200 <usart1_callback+0x40>)
 80001d8:	68db      	ldr	r3, [r3, #12]
 80001da:	4a09      	ldr	r2, [pc, #36]	; (8000200 <usart1_callback+0x40>)
 80001dc:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80001e0:	60d3      	str	r3, [r2, #12]
	}
	else
	{
		GPIOC->ODR &= ~LED_PIN;
	}
}
 80001e2:	e005      	b.n	80001f0 <usart1_callback+0x30>
		GPIOC->ODR &= ~LED_PIN;
 80001e4:	4b06      	ldr	r3, [pc, #24]	; (8000200 <usart1_callback+0x40>)
 80001e6:	68db      	ldr	r3, [r3, #12]
 80001e8:	4a05      	ldr	r2, [pc, #20]	; (8000200 <usart1_callback+0x40>)
 80001ea:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80001ee:	60d3      	str	r3, [r2, #12]
}
 80001f0:	bf00      	nop
 80001f2:	46bd      	mov	sp, r7
 80001f4:	bc80      	pop	{r7}
 80001f6:	4770      	bx	lr
 80001f8:	40013800 	.word	0x40013800
 80001fc:	2000001c 	.word	0x2000001c
 8000200:	40011000 	.word	0x40011000

08000204 <USART1_IRQHandler>:

void USART1_IRQHandler(void)
{
 8000204:	b580      	push	{r7, lr}
 8000206:	af00      	add	r7, sp, #0
	/*Check if RXNE is set*/
	if(USART1->SR & SR_RXNE)
 8000208:	4b04      	ldr	r3, [pc, #16]	; (800021c <USART1_IRQHandler+0x18>)
 800020a:	681b      	ldr	r3, [r3, #0]
 800020c:	f003 0320 	and.w	r3, r3, #32
 8000210:	2b00      	cmp	r3, #0
 8000212:	d001      	beq.n	8000218 <USART1_IRQHandler+0x14>
	{
		//Do something
		usart1_callback();
 8000214:	f7ff ffd4 	bl	80001c0 <usart1_callback>
	}
}
 8000218:	bf00      	nop
 800021a:	bd80      	pop	{r7, pc}
 800021c:	40013800 	.word	0x40013800

08000220 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000220:	b480      	push	{r7}
 8000222:	b083      	sub	sp, #12
 8000224:	af00      	add	r7, sp, #0
 8000226:	4603      	mov	r3, r0
 8000228:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800022a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800022e:	2b00      	cmp	r3, #0
 8000230:	db0b      	blt.n	800024a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000232:	79fb      	ldrb	r3, [r7, #7]
 8000234:	f003 021f 	and.w	r2, r3, #31
 8000238:	4906      	ldr	r1, [pc, #24]	; (8000254 <__NVIC_EnableIRQ+0x34>)
 800023a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800023e:	095b      	lsrs	r3, r3, #5
 8000240:	2001      	movs	r0, #1
 8000242:	fa00 f202 	lsl.w	r2, r0, r2
 8000246:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800024a:	bf00      	nop
 800024c:	370c      	adds	r7, #12
 800024e:	46bd      	mov	sp, r7
 8000250:	bc80      	pop	{r7}
 8000252:	4770      	bx	lr
 8000254:	e000e100 	.word	0xe000e100

08000258 <uart1_rx_interrupt_init>:
	USART1->CR1 |= CR1_UE;
}


void uart1_rx_interrupt_init(void)
{
 8000258:	b580      	push	{r7, lr}
 800025a:	af00      	add	r7, sp, #0
	/*******Configure usart gpio pins*********/
	/*Enable clock access to gpioa*/
	RCC->APB2ENR |= GPIOA_EN;
 800025c:	4b30      	ldr	r3, [pc, #192]	; (8000320 <uart1_rx_interrupt_init+0xc8>)
 800025e:	699b      	ldr	r3, [r3, #24]
 8000260:	4a2f      	ldr	r2, [pc, #188]	; (8000320 <uart1_rx_interrupt_init+0xc8>)
 8000262:	f043 0304 	orr.w	r3, r3, #4
 8000266:	6193      	str	r3, [r2, #24]

	/*Set PA9 to alternate function mode*/
	GPIOA->CRH |= (1U<<4);
 8000268:	4b2e      	ldr	r3, [pc, #184]	; (8000324 <uart1_rx_interrupt_init+0xcc>)
 800026a:	685b      	ldr	r3, [r3, #4]
 800026c:	4a2d      	ldr	r2, [pc, #180]	; (8000324 <uart1_rx_interrupt_init+0xcc>)
 800026e:	f043 0310 	orr.w	r3, r3, #16
 8000272:	6053      	str	r3, [r2, #4]
	GPIOA->CRH |= (1U<<5);
 8000274:	4b2b      	ldr	r3, [pc, #172]	; (8000324 <uart1_rx_interrupt_init+0xcc>)
 8000276:	685b      	ldr	r3, [r3, #4]
 8000278:	4a2a      	ldr	r2, [pc, #168]	; (8000324 <uart1_rx_interrupt_init+0xcc>)
 800027a:	f043 0320 	orr.w	r3, r3, #32
 800027e:	6053      	str	r3, [r2, #4]
	GPIOA->CRH &= ~(1U<<6);
 8000280:	4b28      	ldr	r3, [pc, #160]	; (8000324 <uart1_rx_interrupt_init+0xcc>)
 8000282:	685b      	ldr	r3, [r3, #4]
 8000284:	4a27      	ldr	r2, [pc, #156]	; (8000324 <uart1_rx_interrupt_init+0xcc>)
 8000286:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800028a:	6053      	str	r3, [r2, #4]
	GPIOA->CRH |= (1U<<7);
 800028c:	4b25      	ldr	r3, [pc, #148]	; (8000324 <uart1_rx_interrupt_init+0xcc>)
 800028e:	685b      	ldr	r3, [r3, #4]
 8000290:	4a24      	ldr	r2, [pc, #144]	; (8000324 <uart1_rx_interrupt_init+0xcc>)
 8000292:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000296:	6053      	str	r3, [r2, #4]

	/*Set PA10 to alternate function mode*/
	GPIOA->CRH |= (1U<<8);
 8000298:	4b22      	ldr	r3, [pc, #136]	; (8000324 <uart1_rx_interrupt_init+0xcc>)
 800029a:	685b      	ldr	r3, [r3, #4]
 800029c:	4a21      	ldr	r2, [pc, #132]	; (8000324 <uart1_rx_interrupt_init+0xcc>)
 800029e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80002a2:	6053      	str	r3, [r2, #4]
	GPIOA->CRH |= (1U<<9);
 80002a4:	4b1f      	ldr	r3, [pc, #124]	; (8000324 <uart1_rx_interrupt_init+0xcc>)
 80002a6:	685b      	ldr	r3, [r3, #4]
 80002a8:	4a1e      	ldr	r2, [pc, #120]	; (8000324 <uart1_rx_interrupt_init+0xcc>)
 80002aa:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80002ae:	6053      	str	r3, [r2, #4]
	GPIOA->CRH &= ~(1U<<10);
 80002b0:	4b1c      	ldr	r3, [pc, #112]	; (8000324 <uart1_rx_interrupt_init+0xcc>)
 80002b2:	685b      	ldr	r3, [r3, #4]
 80002b4:	4a1b      	ldr	r2, [pc, #108]	; (8000324 <uart1_rx_interrupt_init+0xcc>)
 80002b6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80002ba:	6053      	str	r3, [r2, #4]
	GPIOA->CRH |= (1U<<11);
 80002bc:	4b19      	ldr	r3, [pc, #100]	; (8000324 <uart1_rx_interrupt_init+0xcc>)
 80002be:	685b      	ldr	r3, [r3, #4]
 80002c0:	4a18      	ldr	r2, [pc, #96]	; (8000324 <uart1_rx_interrupt_init+0xcc>)
 80002c2:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80002c6:	6053      	str	r3, [r2, #4]

	/*Set PA9 to UART_TX and PA10 to RX*/
	AFIO->MAPR &= ~(1U<<2);
 80002c8:	4b17      	ldr	r3, [pc, #92]	; (8000328 <uart1_rx_interrupt_init+0xd0>)
 80002ca:	685b      	ldr	r3, [r3, #4]
 80002cc:	4a16      	ldr	r2, [pc, #88]	; (8000328 <uart1_rx_interrupt_init+0xd0>)
 80002ce:	f023 0304 	bic.w	r3, r3, #4
 80002d2:	6053      	str	r3, [r2, #4]

	/**********Configure uart module**************/
	/*Enable clock access to uart1*/
	RCC->APB2ENR |= UART1_EN;
 80002d4:	4b12      	ldr	r3, [pc, #72]	; (8000320 <uart1_rx_interrupt_init+0xc8>)
 80002d6:	699b      	ldr	r3, [r3, #24]
 80002d8:	4a11      	ldr	r2, [pc, #68]	; (8000320 <uart1_rx_interrupt_init+0xc8>)
 80002da:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80002de:	6193      	str	r3, [r2, #24]
	RCC->APB2ENR |= AFIO_EN;
 80002e0:	4b0f      	ldr	r3, [pc, #60]	; (8000320 <uart1_rx_interrupt_init+0xc8>)
 80002e2:	699b      	ldr	r3, [r3, #24]
 80002e4:	4a0e      	ldr	r2, [pc, #56]	; (8000320 <uart1_rx_interrupt_init+0xc8>)
 80002e6:	f043 0301 	orr.w	r3, r3, #1
 80002ea:	6193      	str	r3, [r2, #24]

	/*configure baudrate*/
	uart_set_baudrate(USART1,APB2_CLK,UART_BAUDRATE);
 80002ec:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80002f0:	490e      	ldr	r1, [pc, #56]	; (800032c <uart1_rx_interrupt_init+0xd4>)
 80002f2:	480f      	ldr	r0, [pc, #60]	; (8000330 <uart1_rx_interrupt_init+0xd8>)
 80002f4:	f000 f81e 	bl	8000334 <uart_set_baudrate>

	/*Configure transfer direction*/
	USART1->CR1 = (CR1_TE | CR1_RE);  //SETTING THE VALUE
 80002f8:	4b0d      	ldr	r3, [pc, #52]	; (8000330 <uart1_rx_interrupt_init+0xd8>)
 80002fa:	220c      	movs	r2, #12
 80002fc:	60da      	str	r2, [r3, #12]
	//TO ERASE THE UART REGISTER

	/*Enable RXNE interrupt*/
	USART1->CR1 |= CR1_RXNEIE;
 80002fe:	4b0c      	ldr	r3, [pc, #48]	; (8000330 <uart1_rx_interrupt_init+0xd8>)
 8000300:	68db      	ldr	r3, [r3, #12]
 8000302:	4a0b      	ldr	r2, [pc, #44]	; (8000330 <uart1_rx_interrupt_init+0xd8>)
 8000304:	f043 0320 	orr.w	r3, r3, #32
 8000308:	60d3      	str	r3, [r2, #12]

	/*Enable UART1 interrupt in NVIC*/
	NVIC_EnableIRQ(USART1_IRQn);
 800030a:	2025      	movs	r0, #37	; 0x25
 800030c:	f7ff ff88 	bl	8000220 <__NVIC_EnableIRQ>

	/*Enable uart module*/
	USART1->CR1 |= CR1_UE;
 8000310:	4b07      	ldr	r3, [pc, #28]	; (8000330 <uart1_rx_interrupt_init+0xd8>)
 8000312:	68db      	ldr	r3, [r3, #12]
 8000314:	4a06      	ldr	r2, [pc, #24]	; (8000330 <uart1_rx_interrupt_init+0xd8>)
 8000316:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800031a:	60d3      	str	r3, [r2, #12]
}
 800031c:	bf00      	nop
 800031e:	bd80      	pop	{r7, pc}
 8000320:	40021000 	.word	0x40021000
 8000324:	40010800 	.word	0x40010800
 8000328:	40010000 	.word	0x40010000
 800032c:	00f42400 	.word	0x00f42400
 8000330:	40013800 	.word	0x40013800

08000334 <uart_set_baudrate>:
	USART1->DR = (ch & 0xFF); //to transmit 8 bit
}


static void uart_set_baudrate(USART_TypeDef *USARTx, uint32_t PeriphClk, uint32_t BaudRate)
{
 8000334:	b580      	push	{r7, lr}
 8000336:	b084      	sub	sp, #16
 8000338:	af00      	add	r7, sp, #0
 800033a:	60f8      	str	r0, [r7, #12]
 800033c:	60b9      	str	r1, [r7, #8]
 800033e:	607a      	str	r2, [r7, #4]
	USARTx->BRR = compute_uart_bd(PeriphClk, BaudRate);
 8000340:	6879      	ldr	r1, [r7, #4]
 8000342:	68b8      	ldr	r0, [r7, #8]
 8000344:	f000 f808 	bl	8000358 <compute_uart_bd>
 8000348:	4603      	mov	r3, r0
 800034a:	461a      	mov	r2, r3
 800034c:	68fb      	ldr	r3, [r7, #12]
 800034e:	609a      	str	r2, [r3, #8]
}
 8000350:	bf00      	nop
 8000352:	3710      	adds	r7, #16
 8000354:	46bd      	mov	sp, r7
 8000356:	bd80      	pop	{r7, pc}

08000358 <compute_uart_bd>:


static uint16_t compute_uart_bd(uint32_t PeriphClk, uint32_t BaudRate)
{
 8000358:	b480      	push	{r7}
 800035a:	b083      	sub	sp, #12
 800035c:	af00      	add	r7, sp, #0
 800035e:	6078      	str	r0, [r7, #4]
 8000360:	6039      	str	r1, [r7, #0]
	return ((PeriphClk + (BaudRate/2U))/BaudRate);
 8000362:	683b      	ldr	r3, [r7, #0]
 8000364:	085a      	lsrs	r2, r3, #1
 8000366:	687b      	ldr	r3, [r7, #4]
 8000368:	441a      	add	r2, r3
 800036a:	683b      	ldr	r3, [r7, #0]
 800036c:	fbb2 f3f3 	udiv	r3, r2, r3
 8000370:	b29b      	uxth	r3, r3
}
 8000372:	4618      	mov	r0, r3
 8000374:	370c      	adds	r7, #12
 8000376:	46bd      	mov	sp, r7
 8000378:	bc80      	pop	{r7}
 800037a:	4770      	bx	lr

0800037c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800037c:	480d      	ldr	r0, [pc, #52]	; (80003b4 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800037e:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000380:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000384:	480c      	ldr	r0, [pc, #48]	; (80003b8 <LoopForever+0x6>)
  ldr r1, =_edata
 8000386:	490d      	ldr	r1, [pc, #52]	; (80003bc <LoopForever+0xa>)
  ldr r2, =_sidata
 8000388:	4a0d      	ldr	r2, [pc, #52]	; (80003c0 <LoopForever+0xe>)
  movs r3, #0
 800038a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800038c:	e002      	b.n	8000394 <LoopCopyDataInit>

0800038e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800038e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000390:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000392:	3304      	adds	r3, #4

08000394 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000394:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000396:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000398:	d3f9      	bcc.n	800038e <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800039a:	4a0a      	ldr	r2, [pc, #40]	; (80003c4 <LoopForever+0x12>)
  ldr r4, =_ebss
 800039c:	4c0a      	ldr	r4, [pc, #40]	; (80003c8 <LoopForever+0x16>)
  movs r3, #0
 800039e:	2300      	movs	r3, #0
  b LoopFillZerobss
 80003a0:	e001      	b.n	80003a6 <LoopFillZerobss>

080003a2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80003a2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80003a4:	3204      	adds	r2, #4

080003a6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80003a6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80003a8:	d3fb      	bcc.n	80003a2 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80003aa:	f000 f811 	bl	80003d0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80003ae:	f7ff fedf 	bl	8000170 <main>

080003b2 <LoopForever>:

LoopForever:
  b LoopForever
 80003b2:	e7fe      	b.n	80003b2 <LoopForever>
  ldr   r0, =_estack
 80003b4:	20005000 	.word	0x20005000
  ldr r0, =_sdata
 80003b8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80003bc:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 80003c0:	08000438 	.word	0x08000438
  ldr r2, =_sbss
 80003c4:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 80003c8:	20000020 	.word	0x20000020

080003cc <ADC1_2_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80003cc:	e7fe      	b.n	80003cc <ADC1_2_IRQHandler>
	...

080003d0 <__libc_init_array>:
 80003d0:	b570      	push	{r4, r5, r6, lr}
 80003d2:	2600      	movs	r6, #0
 80003d4:	4d0c      	ldr	r5, [pc, #48]	; (8000408 <__libc_init_array+0x38>)
 80003d6:	4c0d      	ldr	r4, [pc, #52]	; (800040c <__libc_init_array+0x3c>)
 80003d8:	1b64      	subs	r4, r4, r5
 80003da:	10a4      	asrs	r4, r4, #2
 80003dc:	42a6      	cmp	r6, r4
 80003de:	d109      	bne.n	80003f4 <__libc_init_array+0x24>
 80003e0:	f000 f81a 	bl	8000418 <_init>
 80003e4:	2600      	movs	r6, #0
 80003e6:	4d0a      	ldr	r5, [pc, #40]	; (8000410 <__libc_init_array+0x40>)
 80003e8:	4c0a      	ldr	r4, [pc, #40]	; (8000414 <__libc_init_array+0x44>)
 80003ea:	1b64      	subs	r4, r4, r5
 80003ec:	10a4      	asrs	r4, r4, #2
 80003ee:	42a6      	cmp	r6, r4
 80003f0:	d105      	bne.n	80003fe <__libc_init_array+0x2e>
 80003f2:	bd70      	pop	{r4, r5, r6, pc}
 80003f4:	f855 3b04 	ldr.w	r3, [r5], #4
 80003f8:	4798      	blx	r3
 80003fa:	3601      	adds	r6, #1
 80003fc:	e7ee      	b.n	80003dc <__libc_init_array+0xc>
 80003fe:	f855 3b04 	ldr.w	r3, [r5], #4
 8000402:	4798      	blx	r3
 8000404:	3601      	adds	r6, #1
 8000406:	e7f2      	b.n	80003ee <__libc_init_array+0x1e>
 8000408:	08000430 	.word	0x08000430
 800040c:	08000430 	.word	0x08000430
 8000410:	08000430 	.word	0x08000430
 8000414:	08000434 	.word	0x08000434

08000418 <_init>:
 8000418:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800041a:	bf00      	nop
 800041c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800041e:	bc08      	pop	{r3}
 8000420:	469e      	mov	lr, r3
 8000422:	4770      	bx	lr

08000424 <_fini>:
 8000424:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000426:	bf00      	nop
 8000428:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800042a:	bc08      	pop	{r3}
 800042c:	469e      	mov	lr, r3
 800042e:	4770      	bx	lr
