
Audio.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002a34  080000bc  080000bc  000100bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000e4  08002af0  08002af0  00012af0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002bd4  08002bd4  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  08002bd4  08002bd4  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002bd4  08002bd4  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002bd4  08002bd4  00012bd4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002bd8  08002bd8  00012bd8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08002bdc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000a8  2000000c  08002be8  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200000b4  08002be8  000200b4  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00009ab4  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001a75  00000000  00000000  00029ae8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000009a8  00000000  00000000  0002b560  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000008d0  00000000  00000000  0002bf08  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00019d52  00000000  00000000  0002c7d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000b7e1  00000000  00000000  0004652a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000aa6f7  00000000  00000000  00051d0b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000fc402  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002178  00000000  00000000  000fc454  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	; (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	; (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	; (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	2000000c 	.word	0x2000000c
 80000dc:	00000000 	.word	0x00000000
 80000e0:	08002ad8 	.word	0x08002ad8

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	; (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	; (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	; (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			; (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	20000010 	.word	0x20000010
 8000100:	08002ad8 	.word	0x08002ad8

08000104 <__udivsi3>:
 8000104:	2200      	movs	r2, #0
 8000106:	0843      	lsrs	r3, r0, #1
 8000108:	428b      	cmp	r3, r1
 800010a:	d374      	bcc.n	80001f6 <__udivsi3+0xf2>
 800010c:	0903      	lsrs	r3, r0, #4
 800010e:	428b      	cmp	r3, r1
 8000110:	d35f      	bcc.n	80001d2 <__udivsi3+0xce>
 8000112:	0a03      	lsrs	r3, r0, #8
 8000114:	428b      	cmp	r3, r1
 8000116:	d344      	bcc.n	80001a2 <__udivsi3+0x9e>
 8000118:	0b03      	lsrs	r3, r0, #12
 800011a:	428b      	cmp	r3, r1
 800011c:	d328      	bcc.n	8000170 <__udivsi3+0x6c>
 800011e:	0c03      	lsrs	r3, r0, #16
 8000120:	428b      	cmp	r3, r1
 8000122:	d30d      	bcc.n	8000140 <__udivsi3+0x3c>
 8000124:	22ff      	movs	r2, #255	; 0xff
 8000126:	0209      	lsls	r1, r1, #8
 8000128:	ba12      	rev	r2, r2
 800012a:	0c03      	lsrs	r3, r0, #16
 800012c:	428b      	cmp	r3, r1
 800012e:	d302      	bcc.n	8000136 <__udivsi3+0x32>
 8000130:	1212      	asrs	r2, r2, #8
 8000132:	0209      	lsls	r1, r1, #8
 8000134:	d065      	beq.n	8000202 <__udivsi3+0xfe>
 8000136:	0b03      	lsrs	r3, r0, #12
 8000138:	428b      	cmp	r3, r1
 800013a:	d319      	bcc.n	8000170 <__udivsi3+0x6c>
 800013c:	e000      	b.n	8000140 <__udivsi3+0x3c>
 800013e:	0a09      	lsrs	r1, r1, #8
 8000140:	0bc3      	lsrs	r3, r0, #15
 8000142:	428b      	cmp	r3, r1
 8000144:	d301      	bcc.n	800014a <__udivsi3+0x46>
 8000146:	03cb      	lsls	r3, r1, #15
 8000148:	1ac0      	subs	r0, r0, r3
 800014a:	4152      	adcs	r2, r2
 800014c:	0b83      	lsrs	r3, r0, #14
 800014e:	428b      	cmp	r3, r1
 8000150:	d301      	bcc.n	8000156 <__udivsi3+0x52>
 8000152:	038b      	lsls	r3, r1, #14
 8000154:	1ac0      	subs	r0, r0, r3
 8000156:	4152      	adcs	r2, r2
 8000158:	0b43      	lsrs	r3, r0, #13
 800015a:	428b      	cmp	r3, r1
 800015c:	d301      	bcc.n	8000162 <__udivsi3+0x5e>
 800015e:	034b      	lsls	r3, r1, #13
 8000160:	1ac0      	subs	r0, r0, r3
 8000162:	4152      	adcs	r2, r2
 8000164:	0b03      	lsrs	r3, r0, #12
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x6a>
 800016a:	030b      	lsls	r3, r1, #12
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0ac3      	lsrs	r3, r0, #11
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x76>
 8000176:	02cb      	lsls	r3, r1, #11
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0a83      	lsrs	r3, r0, #10
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x82>
 8000182:	028b      	lsls	r3, r1, #10
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0a43      	lsrs	r3, r0, #9
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x8e>
 800018e:	024b      	lsls	r3, r1, #9
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0a03      	lsrs	r3, r0, #8
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x9a>
 800019a:	020b      	lsls	r3, r1, #8
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	d2cd      	bcs.n	800013e <__udivsi3+0x3a>
 80001a2:	09c3      	lsrs	r3, r0, #7
 80001a4:	428b      	cmp	r3, r1
 80001a6:	d301      	bcc.n	80001ac <__udivsi3+0xa8>
 80001a8:	01cb      	lsls	r3, r1, #7
 80001aa:	1ac0      	subs	r0, r0, r3
 80001ac:	4152      	adcs	r2, r2
 80001ae:	0983      	lsrs	r3, r0, #6
 80001b0:	428b      	cmp	r3, r1
 80001b2:	d301      	bcc.n	80001b8 <__udivsi3+0xb4>
 80001b4:	018b      	lsls	r3, r1, #6
 80001b6:	1ac0      	subs	r0, r0, r3
 80001b8:	4152      	adcs	r2, r2
 80001ba:	0943      	lsrs	r3, r0, #5
 80001bc:	428b      	cmp	r3, r1
 80001be:	d301      	bcc.n	80001c4 <__udivsi3+0xc0>
 80001c0:	014b      	lsls	r3, r1, #5
 80001c2:	1ac0      	subs	r0, r0, r3
 80001c4:	4152      	adcs	r2, r2
 80001c6:	0903      	lsrs	r3, r0, #4
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xcc>
 80001cc:	010b      	lsls	r3, r1, #4
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	08c3      	lsrs	r3, r0, #3
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xd8>
 80001d8:	00cb      	lsls	r3, r1, #3
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0883      	lsrs	r3, r0, #2
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xe4>
 80001e4:	008b      	lsls	r3, r1, #2
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0843      	lsrs	r3, r0, #1
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xf0>
 80001f0:	004b      	lsls	r3, r1, #1
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	1a41      	subs	r1, r0, r1
 80001f8:	d200      	bcs.n	80001fc <__udivsi3+0xf8>
 80001fa:	4601      	mov	r1, r0
 80001fc:	4152      	adcs	r2, r2
 80001fe:	4610      	mov	r0, r2
 8000200:	4770      	bx	lr
 8000202:	e7ff      	b.n	8000204 <__udivsi3+0x100>
 8000204:	b501      	push	{r0, lr}
 8000206:	2000      	movs	r0, #0
 8000208:	f000 f806 	bl	8000218 <__aeabi_idiv0>
 800020c:	bd02      	pop	{r1, pc}
 800020e:	46c0      	nop			; (mov r8, r8)

08000210 <__aeabi_uidivmod>:
 8000210:	2900      	cmp	r1, #0
 8000212:	d0f7      	beq.n	8000204 <__udivsi3+0x100>
 8000214:	e776      	b.n	8000104 <__udivsi3>
 8000216:	4770      	bx	lr

08000218 <__aeabi_idiv0>:
 8000218:	4770      	bx	lr
 800021a:	46c0      	nop			; (mov r8, r8)

0800021c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800021c:	b580      	push	{r7, lr}
 800021e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000220:	f000 fa6e 	bl	8000700 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000224:	f000 f807 	bl	8000236 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000228:	f000 f8b8 	bl	800039c <MX_GPIO_Init>
  MX_I2C2_Init();
 800022c:	f000 f84c 	bl	80002c8 <MX_I2C2_Init>
  MX_I2S1_Init();
 8000230:	f000 f88a 	bl	8000348 <MX_I2S1_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000234:	e7fe      	b.n	8000234 <main+0x18>

08000236 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000236:	b590      	push	{r4, r7, lr}
 8000238:	b095      	sub	sp, #84	; 0x54
 800023a:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800023c:	2414      	movs	r4, #20
 800023e:	193b      	adds	r3, r7, r4
 8000240:	0018      	movs	r0, r3
 8000242:	233c      	movs	r3, #60	; 0x3c
 8000244:	001a      	movs	r2, r3
 8000246:	2100      	movs	r1, #0
 8000248:	f002 fc3e 	bl	8002ac8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800024c:	1d3b      	adds	r3, r7, #4
 800024e:	0018      	movs	r0, r3
 8000250:	2310      	movs	r3, #16
 8000252:	001a      	movs	r2, r3
 8000254:	2100      	movs	r1, #0
 8000256:	f002 fc37 	bl	8002ac8 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 800025a:	2380      	movs	r3, #128	; 0x80
 800025c:	009b      	lsls	r3, r3, #2
 800025e:	0018      	movs	r0, r3
 8000260:	f000 ff5a 	bl	8001118 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000264:	193b      	adds	r3, r7, r4
 8000266:	2202      	movs	r2, #2
 8000268:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800026a:	193b      	adds	r3, r7, r4
 800026c:	2280      	movs	r2, #128	; 0x80
 800026e:	0052      	lsls	r2, r2, #1
 8000270:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 8000272:	193b      	adds	r3, r7, r4
 8000274:	2200      	movs	r2, #0
 8000276:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000278:	193b      	adds	r3, r7, r4
 800027a:	2240      	movs	r2, #64	; 0x40
 800027c:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800027e:	193b      	adds	r3, r7, r4
 8000280:	2200      	movs	r2, #0
 8000282:	621a      	str	r2, [r3, #32]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000284:	193b      	adds	r3, r7, r4
 8000286:	0018      	movs	r0, r3
 8000288:	f000 ff92 	bl	80011b0 <HAL_RCC_OscConfig>
 800028c:	1e03      	subs	r3, r0, #0
 800028e:	d001      	beq.n	8000294 <SystemClock_Config+0x5e>
  {
    Error_Handler();
 8000290:	f000 f8fe 	bl	8000490 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000294:	1d3b      	adds	r3, r7, #4
 8000296:	2207      	movs	r2, #7
 8000298:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800029a:	1d3b      	adds	r3, r7, #4
 800029c:	2200      	movs	r2, #0
 800029e:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80002a0:	1d3b      	adds	r3, r7, #4
 80002a2:	2200      	movs	r2, #0
 80002a4:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80002a6:	1d3b      	adds	r3, r7, #4
 80002a8:	2200      	movs	r2, #0
 80002aa:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80002ac:	1d3b      	adds	r3, r7, #4
 80002ae:	2100      	movs	r1, #0
 80002b0:	0018      	movs	r0, r3
 80002b2:	f001 fadd 	bl	8001870 <HAL_RCC_ClockConfig>
 80002b6:	1e03      	subs	r3, r0, #0
 80002b8:	d001      	beq.n	80002be <SystemClock_Config+0x88>
  {
    Error_Handler();
 80002ba:	f000 f8e9 	bl	8000490 <Error_Handler>
  }
}
 80002be:	46c0      	nop			; (mov r8, r8)
 80002c0:	46bd      	mov	sp, r7
 80002c2:	b015      	add	sp, #84	; 0x54
 80002c4:	bd90      	pop	{r4, r7, pc}
	...

080002c8 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 80002c8:	b580      	push	{r7, lr}
 80002ca:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 80002cc:	4b1b      	ldr	r3, [pc, #108]	; (800033c <MX_I2C2_Init+0x74>)
 80002ce:	4a1c      	ldr	r2, [pc, #112]	; (8000340 <MX_I2C2_Init+0x78>)
 80002d0:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x00303D5B;
 80002d2:	4b1a      	ldr	r3, [pc, #104]	; (800033c <MX_I2C2_Init+0x74>)
 80002d4:	4a1b      	ldr	r2, [pc, #108]	; (8000344 <MX_I2C2_Init+0x7c>)
 80002d6:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 80002d8:	4b18      	ldr	r3, [pc, #96]	; (800033c <MX_I2C2_Init+0x74>)
 80002da:	2200      	movs	r2, #0
 80002dc:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80002de:	4b17      	ldr	r3, [pc, #92]	; (800033c <MX_I2C2_Init+0x74>)
 80002e0:	2201      	movs	r2, #1
 80002e2:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80002e4:	4b15      	ldr	r3, [pc, #84]	; (800033c <MX_I2C2_Init+0x74>)
 80002e6:	2200      	movs	r2, #0
 80002e8:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 80002ea:	4b14      	ldr	r3, [pc, #80]	; (800033c <MX_I2C2_Init+0x74>)
 80002ec:	2200      	movs	r2, #0
 80002ee:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80002f0:	4b12      	ldr	r3, [pc, #72]	; (800033c <MX_I2C2_Init+0x74>)
 80002f2:	2200      	movs	r2, #0
 80002f4:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80002f6:	4b11      	ldr	r3, [pc, #68]	; (800033c <MX_I2C2_Init+0x74>)
 80002f8:	2200      	movs	r2, #0
 80002fa:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80002fc:	4b0f      	ldr	r3, [pc, #60]	; (800033c <MX_I2C2_Init+0x74>)
 80002fe:	2200      	movs	r2, #0
 8000300:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8000302:	4b0e      	ldr	r3, [pc, #56]	; (800033c <MX_I2C2_Init+0x74>)
 8000304:	0018      	movs	r0, r3
 8000306:	f000 fcd5 	bl	8000cb4 <HAL_I2C_Init>
 800030a:	1e03      	subs	r3, r0, #0
 800030c:	d001      	beq.n	8000312 <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 800030e:	f000 f8bf 	bl	8000490 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000312:	4b0a      	ldr	r3, [pc, #40]	; (800033c <MX_I2C2_Init+0x74>)
 8000314:	2100      	movs	r1, #0
 8000316:	0018      	movs	r0, r3
 8000318:	f000 fd62 	bl	8000de0 <HAL_I2CEx_ConfigAnalogFilter>
 800031c:	1e03      	subs	r3, r0, #0
 800031e:	d001      	beq.n	8000324 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 8000320:	f000 f8b6 	bl	8000490 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8000324:	4b05      	ldr	r3, [pc, #20]	; (800033c <MX_I2C2_Init+0x74>)
 8000326:	2100      	movs	r1, #0
 8000328:	0018      	movs	r0, r3
 800032a:	f000 fda5 	bl	8000e78 <HAL_I2CEx_ConfigDigitalFilter>
 800032e:	1e03      	subs	r3, r0, #0
 8000330:	d001      	beq.n	8000336 <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 8000332:	f000 f8ad 	bl	8000490 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8000336:	46c0      	nop			; (mov r8, r8)
 8000338:	46bd      	mov	sp, r7
 800033a:	bd80      	pop	{r7, pc}
 800033c:	20000028 	.word	0x20000028
 8000340:	40005800 	.word	0x40005800
 8000344:	00303d5b 	.word	0x00303d5b

08000348 <MX_I2S1_Init>:
  * @brief I2S1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S1_Init(void)
{
 8000348:	b580      	push	{r7, lr}
 800034a:	af00      	add	r7, sp, #0
  /* USER CODE END I2S1_Init 0 */

  /* USER CODE BEGIN I2S1_Init 1 */

  /* USER CODE END I2S1_Init 1 */
  hi2s1.Instance = SPI1;
 800034c:	4b11      	ldr	r3, [pc, #68]	; (8000394 <MX_I2S1_Init+0x4c>)
 800034e:	4a12      	ldr	r2, [pc, #72]	; (8000398 <MX_I2S1_Init+0x50>)
 8000350:	601a      	str	r2, [r3, #0]
  hi2s1.Init.Mode = I2S_MODE_MASTER_TX;
 8000352:	4b10      	ldr	r3, [pc, #64]	; (8000394 <MX_I2S1_Init+0x4c>)
 8000354:	2280      	movs	r2, #128	; 0x80
 8000356:	0092      	lsls	r2, r2, #2
 8000358:	605a      	str	r2, [r3, #4]
  hi2s1.Init.Standard = I2S_STANDARD_PHILIPS;
 800035a:	4b0e      	ldr	r3, [pc, #56]	; (8000394 <MX_I2S1_Init+0x4c>)
 800035c:	2200      	movs	r2, #0
 800035e:	609a      	str	r2, [r3, #8]
  hi2s1.Init.DataFormat = I2S_DATAFORMAT_16B;
 8000360:	4b0c      	ldr	r3, [pc, #48]	; (8000394 <MX_I2S1_Init+0x4c>)
 8000362:	2200      	movs	r2, #0
 8000364:	60da      	str	r2, [r3, #12]
  hi2s1.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 8000366:	4b0b      	ldr	r3, [pc, #44]	; (8000394 <MX_I2S1_Init+0x4c>)
 8000368:	2280      	movs	r2, #128	; 0x80
 800036a:	0092      	lsls	r2, r2, #2
 800036c:	611a      	str	r2, [r3, #16]
  hi2s1.Init.AudioFreq = I2S_AUDIOFREQ_8K;
 800036e:	4b09      	ldr	r3, [pc, #36]	; (8000394 <MX_I2S1_Init+0x4c>)
 8000370:	22fa      	movs	r2, #250	; 0xfa
 8000372:	0152      	lsls	r2, r2, #5
 8000374:	615a      	str	r2, [r3, #20]
  hi2s1.Init.CPOL = I2S_CPOL_LOW;
 8000376:	4b07      	ldr	r3, [pc, #28]	; (8000394 <MX_I2S1_Init+0x4c>)
 8000378:	2200      	movs	r2, #0
 800037a:	619a      	str	r2, [r3, #24]
  if (HAL_I2S_Init(&hi2s1) != HAL_OK)
 800037c:	4b05      	ldr	r3, [pc, #20]	; (8000394 <MX_I2S1_Init+0x4c>)
 800037e:	0018      	movs	r0, r3
 8000380:	f000 fdc6 	bl	8000f10 <HAL_I2S_Init>
 8000384:	1e03      	subs	r3, r0, #0
 8000386:	d001      	beq.n	800038c <MX_I2S1_Init+0x44>
  {
    Error_Handler();
 8000388:	f000 f882 	bl	8000490 <Error_Handler>
  }
  /* USER CODE BEGIN I2S1_Init 2 */

  /* USER CODE END I2S1_Init 2 */

}
 800038c:	46c0      	nop			; (mov r8, r8)
 800038e:	46bd      	mov	sp, r7
 8000390:	bd80      	pop	{r7, pc}
 8000392:	46c0      	nop			; (mov r8, r8)
 8000394:	20000074 	.word	0x20000074
 8000398:	40013000 	.word	0x40013000

0800039c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800039c:	b590      	push	{r4, r7, lr}
 800039e:	b089      	sub	sp, #36	; 0x24
 80003a0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80003a2:	240c      	movs	r4, #12
 80003a4:	193b      	adds	r3, r7, r4
 80003a6:	0018      	movs	r0, r3
 80003a8:	2314      	movs	r3, #20
 80003aa:	001a      	movs	r2, r3
 80003ac:	2100      	movs	r1, #0
 80003ae:	f002 fb8b 	bl	8002ac8 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80003b2:	4b34      	ldr	r3, [pc, #208]	; (8000484 <MX_GPIO_Init+0xe8>)
 80003b4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80003b6:	4b33      	ldr	r3, [pc, #204]	; (8000484 <MX_GPIO_Init+0xe8>)
 80003b8:	2101      	movs	r1, #1
 80003ba:	430a      	orrs	r2, r1
 80003bc:	635a      	str	r2, [r3, #52]	; 0x34
 80003be:	4b31      	ldr	r3, [pc, #196]	; (8000484 <MX_GPIO_Init+0xe8>)
 80003c0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80003c2:	2201      	movs	r2, #1
 80003c4:	4013      	ands	r3, r2
 80003c6:	60bb      	str	r3, [r7, #8]
 80003c8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80003ca:	4b2e      	ldr	r3, [pc, #184]	; (8000484 <MX_GPIO_Init+0xe8>)
 80003cc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80003ce:	4b2d      	ldr	r3, [pc, #180]	; (8000484 <MX_GPIO_Init+0xe8>)
 80003d0:	2102      	movs	r1, #2
 80003d2:	430a      	orrs	r2, r1
 80003d4:	635a      	str	r2, [r3, #52]	; 0x34
 80003d6:	4b2b      	ldr	r3, [pc, #172]	; (8000484 <MX_GPIO_Init+0xe8>)
 80003d8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80003da:	2202      	movs	r2, #2
 80003dc:	4013      	ands	r3, r2
 80003de:	607b      	str	r3, [r7, #4]
 80003e0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80003e2:	4b28      	ldr	r3, [pc, #160]	; (8000484 <MX_GPIO_Init+0xe8>)
 80003e4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80003e6:	4b27      	ldr	r3, [pc, #156]	; (8000484 <MX_GPIO_Init+0xe8>)
 80003e8:	2108      	movs	r1, #8
 80003ea:	430a      	orrs	r2, r1
 80003ec:	635a      	str	r2, [r3, #52]	; 0x34
 80003ee:	4b25      	ldr	r3, [pc, #148]	; (8000484 <MX_GPIO_Init+0xe8>)
 80003f0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80003f2:	2208      	movs	r2, #8
 80003f4:	4013      	ands	r3, r2
 80003f6:	603b      	str	r3, [r7, #0]
 80003f8:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(AMP_MUTE_GPIO_Port, AMP_MUTE_Pin, GPIO_PIN_RESET);
 80003fa:	4b23      	ldr	r3, [pc, #140]	; (8000488 <MX_GPIO_Init+0xec>)
 80003fc:	2200      	movs	r2, #0
 80003fe:	2102      	movs	r1, #2
 8000400:	0018      	movs	r0, r3
 8000402:	f000 fc39 	bl	8000c78 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, AMP_FS2_Pin|AMP_FS1_Pin|AMP_GAIN2_Pin|AMP_GAIN1_Pin
 8000406:	4b21      	ldr	r3, [pc, #132]	; (800048c <MX_GPIO_Init+0xf0>)
 8000408:	2200      	movs	r2, #0
 800040a:	21f8      	movs	r1, #248	; 0xf8
 800040c:	0018      	movs	r0, r3
 800040e:	f000 fc33 	bl	8000c78 <HAL_GPIO_WritePin>
                          |AMP_SHUTDOWN_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : CODEC_IRQN_OUT_Pin */
  GPIO_InitStruct.Pin = CODEC_IRQN_OUT_Pin;
 8000412:	193b      	adds	r3, r7, r4
 8000414:	2202      	movs	r2, #2
 8000416:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000418:	193b      	adds	r3, r7, r4
 800041a:	2288      	movs	r2, #136	; 0x88
 800041c:	0352      	lsls	r2, r2, #13
 800041e:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000420:	193b      	adds	r3, r7, r4
 8000422:	2200      	movs	r2, #0
 8000424:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(CODEC_IRQN_OUT_GPIO_Port, &GPIO_InitStruct);
 8000426:	193b      	adds	r3, r7, r4
 8000428:	4a18      	ldr	r2, [pc, #96]	; (800048c <MX_GPIO_Init+0xf0>)
 800042a:	0019      	movs	r1, r3
 800042c:	0010      	movs	r0, r2
 800042e:	f000 fab7 	bl	80009a0 <HAL_GPIO_Init>

  /*Configure GPIO pin : AMP_MUTE_Pin */
  GPIO_InitStruct.Pin = AMP_MUTE_Pin;
 8000432:	193b      	adds	r3, r7, r4
 8000434:	2202      	movs	r2, #2
 8000436:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000438:	193b      	adds	r3, r7, r4
 800043a:	2201      	movs	r2, #1
 800043c:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800043e:	193b      	adds	r3, r7, r4
 8000440:	2200      	movs	r2, #0
 8000442:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000444:	193b      	adds	r3, r7, r4
 8000446:	2200      	movs	r2, #0
 8000448:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(AMP_MUTE_GPIO_Port, &GPIO_InitStruct);
 800044a:	193b      	adds	r3, r7, r4
 800044c:	4a0e      	ldr	r2, [pc, #56]	; (8000488 <MX_GPIO_Init+0xec>)
 800044e:	0019      	movs	r1, r3
 8000450:	0010      	movs	r0, r2
 8000452:	f000 faa5 	bl	80009a0 <HAL_GPIO_Init>

  /*Configure GPIO pins : AMP_FS2_Pin AMP_FS1_Pin AMP_GAIN2_Pin AMP_GAIN1_Pin
                           AMP_SHUTDOWN_Pin */
  GPIO_InitStruct.Pin = AMP_FS2_Pin|AMP_FS1_Pin|AMP_GAIN2_Pin|AMP_GAIN1_Pin
 8000456:	0021      	movs	r1, r4
 8000458:	187b      	adds	r3, r7, r1
 800045a:	22f8      	movs	r2, #248	; 0xf8
 800045c:	601a      	str	r2, [r3, #0]
                          |AMP_SHUTDOWN_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800045e:	187b      	adds	r3, r7, r1
 8000460:	2201      	movs	r2, #1
 8000462:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000464:	187b      	adds	r3, r7, r1
 8000466:	2200      	movs	r2, #0
 8000468:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800046a:	187b      	adds	r3, r7, r1
 800046c:	2200      	movs	r2, #0
 800046e:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000470:	187b      	adds	r3, r7, r1
 8000472:	4a06      	ldr	r2, [pc, #24]	; (800048c <MX_GPIO_Init+0xf0>)
 8000474:	0019      	movs	r1, r3
 8000476:	0010      	movs	r0, r2
 8000478:	f000 fa92 	bl	80009a0 <HAL_GPIO_Init>

}
 800047c:	46c0      	nop			; (mov r8, r8)
 800047e:	46bd      	mov	sp, r7
 8000480:	b009      	add	sp, #36	; 0x24
 8000482:	bd90      	pop	{r4, r7, pc}
 8000484:	40021000 	.word	0x40021000
 8000488:	50000c00 	.word	0x50000c00
 800048c:	50000400 	.word	0x50000400

08000490 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000490:	b580      	push	{r7, lr}
 8000492:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000494:	b672      	cpsid	i
}
 8000496:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000498:	e7fe      	b.n	8000498 <Error_Handler+0x8>
	...

0800049c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800049c:	b580      	push	{r7, lr}
 800049e:	b082      	sub	sp, #8
 80004a0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80004a2:	4b11      	ldr	r3, [pc, #68]	; (80004e8 <HAL_MspInit+0x4c>)
 80004a4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80004a6:	4b10      	ldr	r3, [pc, #64]	; (80004e8 <HAL_MspInit+0x4c>)
 80004a8:	2101      	movs	r1, #1
 80004aa:	430a      	orrs	r2, r1
 80004ac:	641a      	str	r2, [r3, #64]	; 0x40
 80004ae:	4b0e      	ldr	r3, [pc, #56]	; (80004e8 <HAL_MspInit+0x4c>)
 80004b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80004b2:	2201      	movs	r2, #1
 80004b4:	4013      	ands	r3, r2
 80004b6:	607b      	str	r3, [r7, #4]
 80004b8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80004ba:	4b0b      	ldr	r3, [pc, #44]	; (80004e8 <HAL_MspInit+0x4c>)
 80004bc:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80004be:	4b0a      	ldr	r3, [pc, #40]	; (80004e8 <HAL_MspInit+0x4c>)
 80004c0:	2180      	movs	r1, #128	; 0x80
 80004c2:	0549      	lsls	r1, r1, #21
 80004c4:	430a      	orrs	r2, r1
 80004c6:	63da      	str	r2, [r3, #60]	; 0x3c
 80004c8:	4b07      	ldr	r3, [pc, #28]	; (80004e8 <HAL_MspInit+0x4c>)
 80004ca:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80004cc:	2380      	movs	r3, #128	; 0x80
 80004ce:	055b      	lsls	r3, r3, #21
 80004d0:	4013      	ands	r3, r2
 80004d2:	603b      	str	r3, [r7, #0]
 80004d4:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_SYSCFG_StrobeDBattpinsConfig(SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE);
 80004d6:	23c0      	movs	r3, #192	; 0xc0
 80004d8:	00db      	lsls	r3, r3, #3
 80004da:	0018      	movs	r0, r3
 80004dc:	f000 f996 	bl	800080c <HAL_SYSCFG_StrobeDBattpinsConfig>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80004e0:	46c0      	nop			; (mov r8, r8)
 80004e2:	46bd      	mov	sp, r7
 80004e4:	b002      	add	sp, #8
 80004e6:	bd80      	pop	{r7, pc}
 80004e8:	40021000 	.word	0x40021000

080004ec <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80004ec:	b590      	push	{r4, r7, lr}
 80004ee:	b09d      	sub	sp, #116	; 0x74
 80004f0:	af00      	add	r7, sp, #0
 80004f2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80004f4:	235c      	movs	r3, #92	; 0x5c
 80004f6:	18fb      	adds	r3, r7, r3
 80004f8:	0018      	movs	r0, r3
 80004fa:	2314      	movs	r3, #20
 80004fc:	001a      	movs	r2, r3
 80004fe:	2100      	movs	r1, #0
 8000500:	f002 fae2 	bl	8002ac8 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000504:	2410      	movs	r4, #16
 8000506:	193b      	adds	r3, r7, r4
 8000508:	0018      	movs	r0, r3
 800050a:	234c      	movs	r3, #76	; 0x4c
 800050c:	001a      	movs	r2, r3
 800050e:	2100      	movs	r1, #0
 8000510:	f002 fada 	bl	8002ac8 <memset>
  if(hi2c->Instance==I2C2)
 8000514:	687b      	ldr	r3, [r7, #4]
 8000516:	681b      	ldr	r3, [r3, #0]
 8000518:	4a22      	ldr	r2, [pc, #136]	; (80005a4 <HAL_I2C_MspInit+0xb8>)
 800051a:	4293      	cmp	r3, r2
 800051c:	d13e      	bne.n	800059c <HAL_I2C_MspInit+0xb0>

  /* USER CODE END I2C2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 800051e:	193b      	adds	r3, r7, r4
 8000520:	2240      	movs	r2, #64	; 0x40
 8000522:	601a      	str	r2, [r3, #0]
    PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 8000524:	193b      	adds	r3, r7, r4
 8000526:	2200      	movs	r2, #0
 8000528:	61da      	str	r2, [r3, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800052a:	193b      	adds	r3, r7, r4
 800052c:	0018      	movs	r0, r3
 800052e:	f001 fb49 	bl	8001bc4 <HAL_RCCEx_PeriphCLKConfig>
 8000532:	1e03      	subs	r3, r0, #0
 8000534:	d001      	beq.n	800053a <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 8000536:	f7ff ffab 	bl	8000490 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800053a:	4b1b      	ldr	r3, [pc, #108]	; (80005a8 <HAL_I2C_MspInit+0xbc>)
 800053c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800053e:	4b1a      	ldr	r3, [pc, #104]	; (80005a8 <HAL_I2C_MspInit+0xbc>)
 8000540:	2102      	movs	r1, #2
 8000542:	430a      	orrs	r2, r1
 8000544:	635a      	str	r2, [r3, #52]	; 0x34
 8000546:	4b18      	ldr	r3, [pc, #96]	; (80005a8 <HAL_I2C_MspInit+0xbc>)
 8000548:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800054a:	2202      	movs	r2, #2
 800054c:	4013      	ands	r3, r2
 800054e:	60fb      	str	r3, [r7, #12]
 8000550:	68fb      	ldr	r3, [r7, #12]
    /**I2C2 GPIO Configuration
    PB13     ------> I2C2_SCL
    PB14     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14;
 8000552:	215c      	movs	r1, #92	; 0x5c
 8000554:	187b      	adds	r3, r7, r1
 8000556:	22c0      	movs	r2, #192	; 0xc0
 8000558:	01d2      	lsls	r2, r2, #7
 800055a:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800055c:	187b      	adds	r3, r7, r1
 800055e:	2212      	movs	r2, #18
 8000560:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000562:	187b      	adds	r3, r7, r1
 8000564:	2200      	movs	r2, #0
 8000566:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000568:	187b      	adds	r3, r7, r1
 800056a:	2200      	movs	r2, #0
 800056c:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF6_I2C2;
 800056e:	187b      	adds	r3, r7, r1
 8000570:	2206      	movs	r2, #6
 8000572:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000574:	187b      	adds	r3, r7, r1
 8000576:	4a0d      	ldr	r2, [pc, #52]	; (80005ac <HAL_I2C_MspInit+0xc0>)
 8000578:	0019      	movs	r1, r3
 800057a:	0010      	movs	r0, r2
 800057c:	f000 fa10 	bl	80009a0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8000580:	4b09      	ldr	r3, [pc, #36]	; (80005a8 <HAL_I2C_MspInit+0xbc>)
 8000582:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000584:	4b08      	ldr	r3, [pc, #32]	; (80005a8 <HAL_I2C_MspInit+0xbc>)
 8000586:	2180      	movs	r1, #128	; 0x80
 8000588:	03c9      	lsls	r1, r1, #15
 800058a:	430a      	orrs	r2, r1
 800058c:	63da      	str	r2, [r3, #60]	; 0x3c
 800058e:	4b06      	ldr	r3, [pc, #24]	; (80005a8 <HAL_I2C_MspInit+0xbc>)
 8000590:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000592:	2380      	movs	r3, #128	; 0x80
 8000594:	03db      	lsls	r3, r3, #15
 8000596:	4013      	ands	r3, r2
 8000598:	60bb      	str	r3, [r7, #8]
 800059a:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 800059c:	46c0      	nop			; (mov r8, r8)
 800059e:	46bd      	mov	sp, r7
 80005a0:	b01d      	add	sp, #116	; 0x74
 80005a2:	bd90      	pop	{r4, r7, pc}
 80005a4:	40005800 	.word	0x40005800
 80005a8:	40021000 	.word	0x40021000
 80005ac:	50000400 	.word	0x50000400

080005b0 <HAL_I2S_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2s: I2S handle pointer
* @retval None
*/
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 80005b0:	b590      	push	{r4, r7, lr}
 80005b2:	b09d      	sub	sp, #116	; 0x74
 80005b4:	af00      	add	r7, sp, #0
 80005b6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80005b8:	235c      	movs	r3, #92	; 0x5c
 80005ba:	18fb      	adds	r3, r7, r3
 80005bc:	0018      	movs	r0, r3
 80005be:	2314      	movs	r3, #20
 80005c0:	001a      	movs	r2, r3
 80005c2:	2100      	movs	r1, #0
 80005c4:	f002 fa80 	bl	8002ac8 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80005c8:	2410      	movs	r4, #16
 80005ca:	193b      	adds	r3, r7, r4
 80005cc:	0018      	movs	r0, r3
 80005ce:	234c      	movs	r3, #76	; 0x4c
 80005d0:	001a      	movs	r2, r3
 80005d2:	2100      	movs	r1, #0
 80005d4:	f002 fa78 	bl	8002ac8 <memset>
  if(hi2s->Instance==SPI1)
 80005d8:	687b      	ldr	r3, [r7, #4]
 80005da:	681b      	ldr	r3, [r3, #0]
 80005dc:	4a23      	ldr	r2, [pc, #140]	; (800066c <HAL_I2S_MspInit+0xbc>)
 80005de:	4293      	cmp	r3, r2
 80005e0:	d13f      	bne.n	8000662 <HAL_I2S_MspInit+0xb2>

  /* USER CODE END SPI1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2S1;
 80005e2:	193b      	adds	r3, r7, r4
 80005e4:	2280      	movs	r2, #128	; 0x80
 80005e6:	0112      	lsls	r2, r2, #4
 80005e8:	601a      	str	r2, [r3, #0]
    PeriphClkInit.I2s1ClockSelection = RCC_I2S1CLKSOURCE_SYSCLK;
 80005ea:	193b      	adds	r3, r7, r4
 80005ec:	2200      	movs	r2, #0
 80005ee:	621a      	str	r2, [r3, #32]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80005f0:	193b      	adds	r3, r7, r4
 80005f2:	0018      	movs	r0, r3
 80005f4:	f001 fae6 	bl	8001bc4 <HAL_RCCEx_PeriphCLKConfig>
 80005f8:	1e03      	subs	r3, r0, #0
 80005fa:	d001      	beq.n	8000600 <HAL_I2S_MspInit+0x50>
    {
      Error_Handler();
 80005fc:	f7ff ff48 	bl	8000490 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000600:	4b1b      	ldr	r3, [pc, #108]	; (8000670 <HAL_I2S_MspInit+0xc0>)
 8000602:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000604:	4b1a      	ldr	r3, [pc, #104]	; (8000670 <HAL_I2S_MspInit+0xc0>)
 8000606:	2180      	movs	r1, #128	; 0x80
 8000608:	0149      	lsls	r1, r1, #5
 800060a:	430a      	orrs	r2, r1
 800060c:	641a      	str	r2, [r3, #64]	; 0x40
 800060e:	4b18      	ldr	r3, [pc, #96]	; (8000670 <HAL_I2S_MspInit+0xc0>)
 8000610:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000612:	2380      	movs	r3, #128	; 0x80
 8000614:	015b      	lsls	r3, r3, #5
 8000616:	4013      	ands	r3, r2
 8000618:	60fb      	str	r3, [r7, #12]
 800061a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800061c:	4b14      	ldr	r3, [pc, #80]	; (8000670 <HAL_I2S_MspInit+0xc0>)
 800061e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000620:	4b13      	ldr	r3, [pc, #76]	; (8000670 <HAL_I2S_MspInit+0xc0>)
 8000622:	2101      	movs	r1, #1
 8000624:	430a      	orrs	r2, r1
 8000626:	635a      	str	r2, [r3, #52]	; 0x34
 8000628:	4b11      	ldr	r3, [pc, #68]	; (8000670 <HAL_I2S_MspInit+0xc0>)
 800062a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800062c:	2201      	movs	r2, #1
 800062e:	4013      	ands	r3, r2
 8000630:	60bb      	str	r3, [r7, #8]
 8000632:	68bb      	ldr	r3, [r7, #8]
    PA4     ------> I2S1_WS
    PA5     ------> I2S1_CK
    PA6     ------> I2S1_MCK
    PA7     ------> I2S1_SD
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8000634:	215c      	movs	r1, #92	; 0x5c
 8000636:	187b      	adds	r3, r7, r1
 8000638:	22f0      	movs	r2, #240	; 0xf0
 800063a:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800063c:	187b      	adds	r3, r7, r1
 800063e:	2202      	movs	r2, #2
 8000640:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000642:	187b      	adds	r3, r7, r1
 8000644:	2200      	movs	r2, #0
 8000646:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000648:	187b      	adds	r3, r7, r1
 800064a:	2200      	movs	r2, #0
 800064c:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 800064e:	187b      	adds	r3, r7, r1
 8000650:	2200      	movs	r2, #0
 8000652:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000654:	187a      	adds	r2, r7, r1
 8000656:	23a0      	movs	r3, #160	; 0xa0
 8000658:	05db      	lsls	r3, r3, #23
 800065a:	0011      	movs	r1, r2
 800065c:	0018      	movs	r0, r3
 800065e:	f000 f99f 	bl	80009a0 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8000662:	46c0      	nop			; (mov r8, r8)
 8000664:	46bd      	mov	sp, r7
 8000666:	b01d      	add	sp, #116	; 0x74
 8000668:	bd90      	pop	{r4, r7, pc}
 800066a:	46c0      	nop			; (mov r8, r8)
 800066c:	40013000 	.word	0x40013000
 8000670:	40021000 	.word	0x40021000

08000674 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000674:	b580      	push	{r7, lr}
 8000676:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000678:	e7fe      	b.n	8000678 <NMI_Handler+0x4>

0800067a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800067a:	b580      	push	{r7, lr}
 800067c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800067e:	e7fe      	b.n	800067e <HardFault_Handler+0x4>

08000680 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000680:	b580      	push	{r7, lr}
 8000682:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000684:	46c0      	nop			; (mov r8, r8)
 8000686:	46bd      	mov	sp, r7
 8000688:	bd80      	pop	{r7, pc}

0800068a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800068a:	b580      	push	{r7, lr}
 800068c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800068e:	46c0      	nop			; (mov r8, r8)
 8000690:	46bd      	mov	sp, r7
 8000692:	bd80      	pop	{r7, pc}

08000694 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000694:	b580      	push	{r7, lr}
 8000696:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000698:	f000 f89c 	bl	80007d4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800069c:	46c0      	nop			; (mov r8, r8)
 800069e:	46bd      	mov	sp, r7
 80006a0:	bd80      	pop	{r7, pc}

080006a2 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80006a2:	b580      	push	{r7, lr}
 80006a4:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80006a6:	46c0      	nop			; (mov r8, r8)
 80006a8:	46bd      	mov	sp, r7
 80006aa:	bd80      	pop	{r7, pc}

080006ac <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80006ac:	480d      	ldr	r0, [pc, #52]	; (80006e4 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80006ae:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 80006b0:	f7ff fff7 	bl	80006a2 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80006b4:	480c      	ldr	r0, [pc, #48]	; (80006e8 <LoopForever+0x6>)
  ldr r1, =_edata
 80006b6:	490d      	ldr	r1, [pc, #52]	; (80006ec <LoopForever+0xa>)
  ldr r2, =_sidata
 80006b8:	4a0d      	ldr	r2, [pc, #52]	; (80006f0 <LoopForever+0xe>)
  movs r3, #0
 80006ba:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80006bc:	e002      	b.n	80006c4 <LoopCopyDataInit>

080006be <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80006be:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80006c0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80006c2:	3304      	adds	r3, #4

080006c4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80006c4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80006c6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80006c8:	d3f9      	bcc.n	80006be <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80006ca:	4a0a      	ldr	r2, [pc, #40]	; (80006f4 <LoopForever+0x12>)
  ldr r4, =_ebss
 80006cc:	4c0a      	ldr	r4, [pc, #40]	; (80006f8 <LoopForever+0x16>)
  movs r3, #0
 80006ce:	2300      	movs	r3, #0
  b LoopFillZerobss
 80006d0:	e001      	b.n	80006d6 <LoopFillZerobss>

080006d2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80006d2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80006d4:	3204      	adds	r2, #4

080006d6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80006d6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80006d8:	d3fb      	bcc.n	80006d2 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80006da:	f002 f9d1 	bl	8002a80 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 80006de:	f7ff fd9d 	bl	800021c <main>

080006e2 <LoopForever>:

LoopForever:
  b LoopForever
 80006e2:	e7fe      	b.n	80006e2 <LoopForever>
  ldr   r0, =_estack
 80006e4:	20024000 	.word	0x20024000
  ldr r0, =_sdata
 80006e8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80006ec:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 80006f0:	08002bdc 	.word	0x08002bdc
  ldr r2, =_sbss
 80006f4:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 80006f8:	200000b4 	.word	0x200000b4

080006fc <ADC1_COMP_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80006fc:	e7fe      	b.n	80006fc <ADC1_COMP_IRQHandler>
	...

08000700 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000700:	b580      	push	{r7, lr}
 8000702:	b082      	sub	sp, #8
 8000704:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000706:	1dfb      	adds	r3, r7, #7
 8000708:	2200      	movs	r2, #0
 800070a:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800070c:	4b0b      	ldr	r3, [pc, #44]	; (800073c <HAL_Init+0x3c>)
 800070e:	681a      	ldr	r2, [r3, #0]
 8000710:	4b0a      	ldr	r3, [pc, #40]	; (800073c <HAL_Init+0x3c>)
 8000712:	2180      	movs	r1, #128	; 0x80
 8000714:	0049      	lsls	r1, r1, #1
 8000716:	430a      	orrs	r2, r1
 8000718:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800071a:	2003      	movs	r0, #3
 800071c:	f000 f810 	bl	8000740 <HAL_InitTick>
 8000720:	1e03      	subs	r3, r0, #0
 8000722:	d003      	beq.n	800072c <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8000724:	1dfb      	adds	r3, r7, #7
 8000726:	2201      	movs	r2, #1
 8000728:	701a      	strb	r2, [r3, #0]
 800072a:	e001      	b.n	8000730 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 800072c:	f7ff feb6 	bl	800049c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000730:	1dfb      	adds	r3, r7, #7
 8000732:	781b      	ldrb	r3, [r3, #0]
}
 8000734:	0018      	movs	r0, r3
 8000736:	46bd      	mov	sp, r7
 8000738:	b002      	add	sp, #8
 800073a:	bd80      	pop	{r7, pc}
 800073c:	40022000 	.word	0x40022000

08000740 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000740:	b590      	push	{r4, r7, lr}
 8000742:	b085      	sub	sp, #20
 8000744:	af00      	add	r7, sp, #0
 8000746:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000748:	230f      	movs	r3, #15
 800074a:	18fb      	adds	r3, r7, r3
 800074c:	2200      	movs	r2, #0
 800074e:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 8000750:	4b1d      	ldr	r3, [pc, #116]	; (80007c8 <HAL_InitTick+0x88>)
 8000752:	781b      	ldrb	r3, [r3, #0]
 8000754:	2b00      	cmp	r3, #0
 8000756:	d02b      	beq.n	80007b0 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 8000758:	4b1c      	ldr	r3, [pc, #112]	; (80007cc <HAL_InitTick+0x8c>)
 800075a:	681c      	ldr	r4, [r3, #0]
 800075c:	4b1a      	ldr	r3, [pc, #104]	; (80007c8 <HAL_InitTick+0x88>)
 800075e:	781b      	ldrb	r3, [r3, #0]
 8000760:	0019      	movs	r1, r3
 8000762:	23fa      	movs	r3, #250	; 0xfa
 8000764:	0098      	lsls	r0, r3, #2
 8000766:	f7ff fccd 	bl	8000104 <__udivsi3>
 800076a:	0003      	movs	r3, r0
 800076c:	0019      	movs	r1, r3
 800076e:	0020      	movs	r0, r4
 8000770:	f7ff fcc8 	bl	8000104 <__udivsi3>
 8000774:	0003      	movs	r3, r0
 8000776:	0018      	movs	r0, r3
 8000778:	f000 f905 	bl	8000986 <HAL_SYSTICK_Config>
 800077c:	1e03      	subs	r3, r0, #0
 800077e:	d112      	bne.n	80007a6 <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000780:	687b      	ldr	r3, [r7, #4]
 8000782:	2b03      	cmp	r3, #3
 8000784:	d80a      	bhi.n	800079c <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000786:	6879      	ldr	r1, [r7, #4]
 8000788:	2301      	movs	r3, #1
 800078a:	425b      	negs	r3, r3
 800078c:	2200      	movs	r2, #0
 800078e:	0018      	movs	r0, r3
 8000790:	f000 f8e4 	bl	800095c <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000794:	4b0e      	ldr	r3, [pc, #56]	; (80007d0 <HAL_InitTick+0x90>)
 8000796:	687a      	ldr	r2, [r7, #4]
 8000798:	601a      	str	r2, [r3, #0]
 800079a:	e00d      	b.n	80007b8 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 800079c:	230f      	movs	r3, #15
 800079e:	18fb      	adds	r3, r7, r3
 80007a0:	2201      	movs	r2, #1
 80007a2:	701a      	strb	r2, [r3, #0]
 80007a4:	e008      	b.n	80007b8 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 80007a6:	230f      	movs	r3, #15
 80007a8:	18fb      	adds	r3, r7, r3
 80007aa:	2201      	movs	r2, #1
 80007ac:	701a      	strb	r2, [r3, #0]
 80007ae:	e003      	b.n	80007b8 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 80007b0:	230f      	movs	r3, #15
 80007b2:	18fb      	adds	r3, r7, r3
 80007b4:	2201      	movs	r2, #1
 80007b6:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 80007b8:	230f      	movs	r3, #15
 80007ba:	18fb      	adds	r3, r7, r3
 80007bc:	781b      	ldrb	r3, [r3, #0]
}
 80007be:	0018      	movs	r0, r3
 80007c0:	46bd      	mov	sp, r7
 80007c2:	b005      	add	sp, #20
 80007c4:	bd90      	pop	{r4, r7, pc}
 80007c6:	46c0      	nop			; (mov r8, r8)
 80007c8:	20000008 	.word	0x20000008
 80007cc:	20000000 	.word	0x20000000
 80007d0:	20000004 	.word	0x20000004

080007d4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80007d4:	b580      	push	{r7, lr}
 80007d6:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80007d8:	4b05      	ldr	r3, [pc, #20]	; (80007f0 <HAL_IncTick+0x1c>)
 80007da:	781b      	ldrb	r3, [r3, #0]
 80007dc:	001a      	movs	r2, r3
 80007de:	4b05      	ldr	r3, [pc, #20]	; (80007f4 <HAL_IncTick+0x20>)
 80007e0:	681b      	ldr	r3, [r3, #0]
 80007e2:	18d2      	adds	r2, r2, r3
 80007e4:	4b03      	ldr	r3, [pc, #12]	; (80007f4 <HAL_IncTick+0x20>)
 80007e6:	601a      	str	r2, [r3, #0]
}
 80007e8:	46c0      	nop			; (mov r8, r8)
 80007ea:	46bd      	mov	sp, r7
 80007ec:	bd80      	pop	{r7, pc}
 80007ee:	46c0      	nop			; (mov r8, r8)
 80007f0:	20000008 	.word	0x20000008
 80007f4:	200000b0 	.word	0x200000b0

080007f8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80007f8:	b580      	push	{r7, lr}
 80007fa:	af00      	add	r7, sp, #0
  return uwTick;
 80007fc:	4b02      	ldr	r3, [pc, #8]	; (8000808 <HAL_GetTick+0x10>)
 80007fe:	681b      	ldr	r3, [r3, #0]
}
 8000800:	0018      	movs	r0, r3
 8000802:	46bd      	mov	sp, r7
 8000804:	bd80      	pop	{r7, pc}
 8000806:	46c0      	nop			; (mov r8, r8)
 8000808:	200000b0 	.word	0x200000b0

0800080c <HAL_SYSCFG_StrobeDBattpinsConfig>:
  *         @arg @ref SYSCFG_UCPD1_STROBE
  *         @arg @ref SYSCFG_UCPD2_STROBE
  * @retval None
  */
void HAL_SYSCFG_StrobeDBattpinsConfig(uint32_t ConfigDeadBattery)
{
 800080c:	b580      	push	{r7, lr}
 800080e:	b082      	sub	sp, #8
 8000810:	af00      	add	r7, sp, #0
 8000812:	6078      	str	r0, [r7, #4]
  assert_param(IS_SYSCFG_DBATT_CONFIG(ConfigDeadBattery));

  /* Change strobe configuration of GPIO depending on UCPDx dead battery settings */
  MODIFY_REG(SYSCFG->CFGR1, (SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE), ConfigDeadBattery);
 8000814:	4b06      	ldr	r3, [pc, #24]	; (8000830 <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 8000816:	681b      	ldr	r3, [r3, #0]
 8000818:	4a06      	ldr	r2, [pc, #24]	; (8000834 <HAL_SYSCFG_StrobeDBattpinsConfig+0x28>)
 800081a:	4013      	ands	r3, r2
 800081c:	0019      	movs	r1, r3
 800081e:	4b04      	ldr	r3, [pc, #16]	; (8000830 <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 8000820:	687a      	ldr	r2, [r7, #4]
 8000822:	430a      	orrs	r2, r1
 8000824:	601a      	str	r2, [r3, #0]
}
 8000826:	46c0      	nop			; (mov r8, r8)
 8000828:	46bd      	mov	sp, r7
 800082a:	b002      	add	sp, #8
 800082c:	bd80      	pop	{r7, pc}
 800082e:	46c0      	nop			; (mov r8, r8)
 8000830:	40010000 	.word	0x40010000
 8000834:	fffff9ff 	.word	0xfffff9ff

08000838 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000838:	b590      	push	{r4, r7, lr}
 800083a:	b083      	sub	sp, #12
 800083c:	af00      	add	r7, sp, #0
 800083e:	0002      	movs	r2, r0
 8000840:	6039      	str	r1, [r7, #0]
 8000842:	1dfb      	adds	r3, r7, #7
 8000844:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000846:	1dfb      	adds	r3, r7, #7
 8000848:	781b      	ldrb	r3, [r3, #0]
 800084a:	2b7f      	cmp	r3, #127	; 0x7f
 800084c:	d828      	bhi.n	80008a0 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800084e:	4a2f      	ldr	r2, [pc, #188]	; (800090c <__NVIC_SetPriority+0xd4>)
 8000850:	1dfb      	adds	r3, r7, #7
 8000852:	781b      	ldrb	r3, [r3, #0]
 8000854:	b25b      	sxtb	r3, r3
 8000856:	089b      	lsrs	r3, r3, #2
 8000858:	33c0      	adds	r3, #192	; 0xc0
 800085a:	009b      	lsls	r3, r3, #2
 800085c:	589b      	ldr	r3, [r3, r2]
 800085e:	1dfa      	adds	r2, r7, #7
 8000860:	7812      	ldrb	r2, [r2, #0]
 8000862:	0011      	movs	r1, r2
 8000864:	2203      	movs	r2, #3
 8000866:	400a      	ands	r2, r1
 8000868:	00d2      	lsls	r2, r2, #3
 800086a:	21ff      	movs	r1, #255	; 0xff
 800086c:	4091      	lsls	r1, r2
 800086e:	000a      	movs	r2, r1
 8000870:	43d2      	mvns	r2, r2
 8000872:	401a      	ands	r2, r3
 8000874:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000876:	683b      	ldr	r3, [r7, #0]
 8000878:	019b      	lsls	r3, r3, #6
 800087a:	22ff      	movs	r2, #255	; 0xff
 800087c:	401a      	ands	r2, r3
 800087e:	1dfb      	adds	r3, r7, #7
 8000880:	781b      	ldrb	r3, [r3, #0]
 8000882:	0018      	movs	r0, r3
 8000884:	2303      	movs	r3, #3
 8000886:	4003      	ands	r3, r0
 8000888:	00db      	lsls	r3, r3, #3
 800088a:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800088c:	481f      	ldr	r0, [pc, #124]	; (800090c <__NVIC_SetPriority+0xd4>)
 800088e:	1dfb      	adds	r3, r7, #7
 8000890:	781b      	ldrb	r3, [r3, #0]
 8000892:	b25b      	sxtb	r3, r3
 8000894:	089b      	lsrs	r3, r3, #2
 8000896:	430a      	orrs	r2, r1
 8000898:	33c0      	adds	r3, #192	; 0xc0
 800089a:	009b      	lsls	r3, r3, #2
 800089c:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 800089e:	e031      	b.n	8000904 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80008a0:	4a1b      	ldr	r2, [pc, #108]	; (8000910 <__NVIC_SetPriority+0xd8>)
 80008a2:	1dfb      	adds	r3, r7, #7
 80008a4:	781b      	ldrb	r3, [r3, #0]
 80008a6:	0019      	movs	r1, r3
 80008a8:	230f      	movs	r3, #15
 80008aa:	400b      	ands	r3, r1
 80008ac:	3b08      	subs	r3, #8
 80008ae:	089b      	lsrs	r3, r3, #2
 80008b0:	3306      	adds	r3, #6
 80008b2:	009b      	lsls	r3, r3, #2
 80008b4:	18d3      	adds	r3, r2, r3
 80008b6:	3304      	adds	r3, #4
 80008b8:	681b      	ldr	r3, [r3, #0]
 80008ba:	1dfa      	adds	r2, r7, #7
 80008bc:	7812      	ldrb	r2, [r2, #0]
 80008be:	0011      	movs	r1, r2
 80008c0:	2203      	movs	r2, #3
 80008c2:	400a      	ands	r2, r1
 80008c4:	00d2      	lsls	r2, r2, #3
 80008c6:	21ff      	movs	r1, #255	; 0xff
 80008c8:	4091      	lsls	r1, r2
 80008ca:	000a      	movs	r2, r1
 80008cc:	43d2      	mvns	r2, r2
 80008ce:	401a      	ands	r2, r3
 80008d0:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80008d2:	683b      	ldr	r3, [r7, #0]
 80008d4:	019b      	lsls	r3, r3, #6
 80008d6:	22ff      	movs	r2, #255	; 0xff
 80008d8:	401a      	ands	r2, r3
 80008da:	1dfb      	adds	r3, r7, #7
 80008dc:	781b      	ldrb	r3, [r3, #0]
 80008de:	0018      	movs	r0, r3
 80008e0:	2303      	movs	r3, #3
 80008e2:	4003      	ands	r3, r0
 80008e4:	00db      	lsls	r3, r3, #3
 80008e6:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80008e8:	4809      	ldr	r0, [pc, #36]	; (8000910 <__NVIC_SetPriority+0xd8>)
 80008ea:	1dfb      	adds	r3, r7, #7
 80008ec:	781b      	ldrb	r3, [r3, #0]
 80008ee:	001c      	movs	r4, r3
 80008f0:	230f      	movs	r3, #15
 80008f2:	4023      	ands	r3, r4
 80008f4:	3b08      	subs	r3, #8
 80008f6:	089b      	lsrs	r3, r3, #2
 80008f8:	430a      	orrs	r2, r1
 80008fa:	3306      	adds	r3, #6
 80008fc:	009b      	lsls	r3, r3, #2
 80008fe:	18c3      	adds	r3, r0, r3
 8000900:	3304      	adds	r3, #4
 8000902:	601a      	str	r2, [r3, #0]
}
 8000904:	46c0      	nop			; (mov r8, r8)
 8000906:	46bd      	mov	sp, r7
 8000908:	b003      	add	sp, #12
 800090a:	bd90      	pop	{r4, r7, pc}
 800090c:	e000e100 	.word	0xe000e100
 8000910:	e000ed00 	.word	0xe000ed00

08000914 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000914:	b580      	push	{r7, lr}
 8000916:	b082      	sub	sp, #8
 8000918:	af00      	add	r7, sp, #0
 800091a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800091c:	687b      	ldr	r3, [r7, #4]
 800091e:	1e5a      	subs	r2, r3, #1
 8000920:	2380      	movs	r3, #128	; 0x80
 8000922:	045b      	lsls	r3, r3, #17
 8000924:	429a      	cmp	r2, r3
 8000926:	d301      	bcc.n	800092c <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000928:	2301      	movs	r3, #1
 800092a:	e010      	b.n	800094e <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800092c:	4b0a      	ldr	r3, [pc, #40]	; (8000958 <SysTick_Config+0x44>)
 800092e:	687a      	ldr	r2, [r7, #4]
 8000930:	3a01      	subs	r2, #1
 8000932:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000934:	2301      	movs	r3, #1
 8000936:	425b      	negs	r3, r3
 8000938:	2103      	movs	r1, #3
 800093a:	0018      	movs	r0, r3
 800093c:	f7ff ff7c 	bl	8000838 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000940:	4b05      	ldr	r3, [pc, #20]	; (8000958 <SysTick_Config+0x44>)
 8000942:	2200      	movs	r2, #0
 8000944:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000946:	4b04      	ldr	r3, [pc, #16]	; (8000958 <SysTick_Config+0x44>)
 8000948:	2207      	movs	r2, #7
 800094a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800094c:	2300      	movs	r3, #0
}
 800094e:	0018      	movs	r0, r3
 8000950:	46bd      	mov	sp, r7
 8000952:	b002      	add	sp, #8
 8000954:	bd80      	pop	{r7, pc}
 8000956:	46c0      	nop			; (mov r8, r8)
 8000958:	e000e010 	.word	0xe000e010

0800095c <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800095c:	b580      	push	{r7, lr}
 800095e:	b084      	sub	sp, #16
 8000960:	af00      	add	r7, sp, #0
 8000962:	60b9      	str	r1, [r7, #8]
 8000964:	607a      	str	r2, [r7, #4]
 8000966:	210f      	movs	r1, #15
 8000968:	187b      	adds	r3, r7, r1
 800096a:	1c02      	adds	r2, r0, #0
 800096c:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 800096e:	68ba      	ldr	r2, [r7, #8]
 8000970:	187b      	adds	r3, r7, r1
 8000972:	781b      	ldrb	r3, [r3, #0]
 8000974:	b25b      	sxtb	r3, r3
 8000976:	0011      	movs	r1, r2
 8000978:	0018      	movs	r0, r3
 800097a:	f7ff ff5d 	bl	8000838 <__NVIC_SetPriority>
}
 800097e:	46c0      	nop			; (mov r8, r8)
 8000980:	46bd      	mov	sp, r7
 8000982:	b004      	add	sp, #16
 8000984:	bd80      	pop	{r7, pc}

08000986 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000986:	b580      	push	{r7, lr}
 8000988:	b082      	sub	sp, #8
 800098a:	af00      	add	r7, sp, #0
 800098c:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 800098e:	687b      	ldr	r3, [r7, #4]
 8000990:	0018      	movs	r0, r3
 8000992:	f7ff ffbf 	bl	8000914 <SysTick_Config>
 8000996:	0003      	movs	r3, r0
}
 8000998:	0018      	movs	r0, r3
 800099a:	46bd      	mov	sp, r7
 800099c:	b002      	add	sp, #8
 800099e:	bd80      	pop	{r7, pc}

080009a0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80009a0:	b580      	push	{r7, lr}
 80009a2:	b086      	sub	sp, #24
 80009a4:	af00      	add	r7, sp, #0
 80009a6:	6078      	str	r0, [r7, #4]
 80009a8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80009aa:	2300      	movs	r3, #0
 80009ac:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80009ae:	e14d      	b.n	8000c4c <HAL_GPIO_Init+0x2ac>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80009b0:	683b      	ldr	r3, [r7, #0]
 80009b2:	681b      	ldr	r3, [r3, #0]
 80009b4:	2101      	movs	r1, #1
 80009b6:	697a      	ldr	r2, [r7, #20]
 80009b8:	4091      	lsls	r1, r2
 80009ba:	000a      	movs	r2, r1
 80009bc:	4013      	ands	r3, r2
 80009be:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80009c0:	68fb      	ldr	r3, [r7, #12]
 80009c2:	2b00      	cmp	r3, #0
 80009c4:	d100      	bne.n	80009c8 <HAL_GPIO_Init+0x28>
 80009c6:	e13e      	b.n	8000c46 <HAL_GPIO_Init+0x2a6>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80009c8:	683b      	ldr	r3, [r7, #0]
 80009ca:	685b      	ldr	r3, [r3, #4]
 80009cc:	2203      	movs	r2, #3
 80009ce:	4013      	ands	r3, r2
 80009d0:	2b01      	cmp	r3, #1
 80009d2:	d005      	beq.n	80009e0 <HAL_GPIO_Init+0x40>
 80009d4:	683b      	ldr	r3, [r7, #0]
 80009d6:	685b      	ldr	r3, [r3, #4]
 80009d8:	2203      	movs	r2, #3
 80009da:	4013      	ands	r3, r2
 80009dc:	2b02      	cmp	r3, #2
 80009de:	d130      	bne.n	8000a42 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80009e0:	687b      	ldr	r3, [r7, #4]
 80009e2:	689b      	ldr	r3, [r3, #8]
 80009e4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80009e6:	697b      	ldr	r3, [r7, #20]
 80009e8:	005b      	lsls	r3, r3, #1
 80009ea:	2203      	movs	r2, #3
 80009ec:	409a      	lsls	r2, r3
 80009ee:	0013      	movs	r3, r2
 80009f0:	43da      	mvns	r2, r3
 80009f2:	693b      	ldr	r3, [r7, #16]
 80009f4:	4013      	ands	r3, r2
 80009f6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80009f8:	683b      	ldr	r3, [r7, #0]
 80009fa:	68da      	ldr	r2, [r3, #12]
 80009fc:	697b      	ldr	r3, [r7, #20]
 80009fe:	005b      	lsls	r3, r3, #1
 8000a00:	409a      	lsls	r2, r3
 8000a02:	0013      	movs	r3, r2
 8000a04:	693a      	ldr	r2, [r7, #16]
 8000a06:	4313      	orrs	r3, r2
 8000a08:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000a0a:	687b      	ldr	r3, [r7, #4]
 8000a0c:	693a      	ldr	r2, [r7, #16]
 8000a0e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000a10:	687b      	ldr	r3, [r7, #4]
 8000a12:	685b      	ldr	r3, [r3, #4]
 8000a14:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8000a16:	2201      	movs	r2, #1
 8000a18:	697b      	ldr	r3, [r7, #20]
 8000a1a:	409a      	lsls	r2, r3
 8000a1c:	0013      	movs	r3, r2
 8000a1e:	43da      	mvns	r2, r3
 8000a20:	693b      	ldr	r3, [r7, #16]
 8000a22:	4013      	ands	r3, r2
 8000a24:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000a26:	683b      	ldr	r3, [r7, #0]
 8000a28:	685b      	ldr	r3, [r3, #4]
 8000a2a:	091b      	lsrs	r3, r3, #4
 8000a2c:	2201      	movs	r2, #1
 8000a2e:	401a      	ands	r2, r3
 8000a30:	697b      	ldr	r3, [r7, #20]
 8000a32:	409a      	lsls	r2, r3
 8000a34:	0013      	movs	r3, r2
 8000a36:	693a      	ldr	r2, [r7, #16]
 8000a38:	4313      	orrs	r3, r2
 8000a3a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000a3c:	687b      	ldr	r3, [r7, #4]
 8000a3e:	693a      	ldr	r2, [r7, #16]
 8000a40:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000a42:	683b      	ldr	r3, [r7, #0]
 8000a44:	685b      	ldr	r3, [r3, #4]
 8000a46:	2203      	movs	r2, #3
 8000a48:	4013      	ands	r3, r2
 8000a4a:	2b03      	cmp	r3, #3
 8000a4c:	d017      	beq.n	8000a7e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000a4e:	687b      	ldr	r3, [r7, #4]
 8000a50:	68db      	ldr	r3, [r3, #12]
 8000a52:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8000a54:	697b      	ldr	r3, [r7, #20]
 8000a56:	005b      	lsls	r3, r3, #1
 8000a58:	2203      	movs	r2, #3
 8000a5a:	409a      	lsls	r2, r3
 8000a5c:	0013      	movs	r3, r2
 8000a5e:	43da      	mvns	r2, r3
 8000a60:	693b      	ldr	r3, [r7, #16]
 8000a62:	4013      	ands	r3, r2
 8000a64:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000a66:	683b      	ldr	r3, [r7, #0]
 8000a68:	689a      	ldr	r2, [r3, #8]
 8000a6a:	697b      	ldr	r3, [r7, #20]
 8000a6c:	005b      	lsls	r3, r3, #1
 8000a6e:	409a      	lsls	r2, r3
 8000a70:	0013      	movs	r3, r2
 8000a72:	693a      	ldr	r2, [r7, #16]
 8000a74:	4313      	orrs	r3, r2
 8000a76:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000a78:	687b      	ldr	r3, [r7, #4]
 8000a7a:	693a      	ldr	r2, [r7, #16]
 8000a7c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000a7e:	683b      	ldr	r3, [r7, #0]
 8000a80:	685b      	ldr	r3, [r3, #4]
 8000a82:	2203      	movs	r2, #3
 8000a84:	4013      	ands	r3, r2
 8000a86:	2b02      	cmp	r3, #2
 8000a88:	d123      	bne.n	8000ad2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000a8a:	697b      	ldr	r3, [r7, #20]
 8000a8c:	08da      	lsrs	r2, r3, #3
 8000a8e:	687b      	ldr	r3, [r7, #4]
 8000a90:	3208      	adds	r2, #8
 8000a92:	0092      	lsls	r2, r2, #2
 8000a94:	58d3      	ldr	r3, [r2, r3]
 8000a96:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000a98:	697b      	ldr	r3, [r7, #20]
 8000a9a:	2207      	movs	r2, #7
 8000a9c:	4013      	ands	r3, r2
 8000a9e:	009b      	lsls	r3, r3, #2
 8000aa0:	220f      	movs	r2, #15
 8000aa2:	409a      	lsls	r2, r3
 8000aa4:	0013      	movs	r3, r2
 8000aa6:	43da      	mvns	r2, r3
 8000aa8:	693b      	ldr	r3, [r7, #16]
 8000aaa:	4013      	ands	r3, r2
 8000aac:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000aae:	683b      	ldr	r3, [r7, #0]
 8000ab0:	691a      	ldr	r2, [r3, #16]
 8000ab2:	697b      	ldr	r3, [r7, #20]
 8000ab4:	2107      	movs	r1, #7
 8000ab6:	400b      	ands	r3, r1
 8000ab8:	009b      	lsls	r3, r3, #2
 8000aba:	409a      	lsls	r2, r3
 8000abc:	0013      	movs	r3, r2
 8000abe:	693a      	ldr	r2, [r7, #16]
 8000ac0:	4313      	orrs	r3, r2
 8000ac2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000ac4:	697b      	ldr	r3, [r7, #20]
 8000ac6:	08da      	lsrs	r2, r3, #3
 8000ac8:	687b      	ldr	r3, [r7, #4]
 8000aca:	3208      	adds	r2, #8
 8000acc:	0092      	lsls	r2, r2, #2
 8000ace:	6939      	ldr	r1, [r7, #16]
 8000ad0:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000ad2:	687b      	ldr	r3, [r7, #4]
 8000ad4:	681b      	ldr	r3, [r3, #0]
 8000ad6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8000ad8:	697b      	ldr	r3, [r7, #20]
 8000ada:	005b      	lsls	r3, r3, #1
 8000adc:	2203      	movs	r2, #3
 8000ade:	409a      	lsls	r2, r3
 8000ae0:	0013      	movs	r3, r2
 8000ae2:	43da      	mvns	r2, r3
 8000ae4:	693b      	ldr	r3, [r7, #16]
 8000ae6:	4013      	ands	r3, r2
 8000ae8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000aea:	683b      	ldr	r3, [r7, #0]
 8000aec:	685b      	ldr	r3, [r3, #4]
 8000aee:	2203      	movs	r2, #3
 8000af0:	401a      	ands	r2, r3
 8000af2:	697b      	ldr	r3, [r7, #20]
 8000af4:	005b      	lsls	r3, r3, #1
 8000af6:	409a      	lsls	r2, r3
 8000af8:	0013      	movs	r3, r2
 8000afa:	693a      	ldr	r2, [r7, #16]
 8000afc:	4313      	orrs	r3, r2
 8000afe:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000b00:	687b      	ldr	r3, [r7, #4]
 8000b02:	693a      	ldr	r2, [r7, #16]
 8000b04:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000b06:	683b      	ldr	r3, [r7, #0]
 8000b08:	685a      	ldr	r2, [r3, #4]
 8000b0a:	23c0      	movs	r3, #192	; 0xc0
 8000b0c:	029b      	lsls	r3, r3, #10
 8000b0e:	4013      	ands	r3, r2
 8000b10:	d100      	bne.n	8000b14 <HAL_GPIO_Init+0x174>
 8000b12:	e098      	b.n	8000c46 <HAL_GPIO_Init+0x2a6>
      {
        temp = EXTI->EXTICR[position >> 2u];
 8000b14:	4a53      	ldr	r2, [pc, #332]	; (8000c64 <HAL_GPIO_Init+0x2c4>)
 8000b16:	697b      	ldr	r3, [r7, #20]
 8000b18:	089b      	lsrs	r3, r3, #2
 8000b1a:	3318      	adds	r3, #24
 8000b1c:	009b      	lsls	r3, r3, #2
 8000b1e:	589b      	ldr	r3, [r3, r2]
 8000b20:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 8000b22:	697b      	ldr	r3, [r7, #20]
 8000b24:	2203      	movs	r2, #3
 8000b26:	4013      	ands	r3, r2
 8000b28:	00db      	lsls	r3, r3, #3
 8000b2a:	220f      	movs	r2, #15
 8000b2c:	409a      	lsls	r2, r3
 8000b2e:	0013      	movs	r3, r2
 8000b30:	43da      	mvns	r2, r3
 8000b32:	693b      	ldr	r3, [r7, #16]
 8000b34:	4013      	ands	r3, r2
 8000b36:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8000b38:	687a      	ldr	r2, [r7, #4]
 8000b3a:	23a0      	movs	r3, #160	; 0xa0
 8000b3c:	05db      	lsls	r3, r3, #23
 8000b3e:	429a      	cmp	r2, r3
 8000b40:	d019      	beq.n	8000b76 <HAL_GPIO_Init+0x1d6>
 8000b42:	687b      	ldr	r3, [r7, #4]
 8000b44:	4a48      	ldr	r2, [pc, #288]	; (8000c68 <HAL_GPIO_Init+0x2c8>)
 8000b46:	4293      	cmp	r3, r2
 8000b48:	d013      	beq.n	8000b72 <HAL_GPIO_Init+0x1d2>
 8000b4a:	687b      	ldr	r3, [r7, #4]
 8000b4c:	4a47      	ldr	r2, [pc, #284]	; (8000c6c <HAL_GPIO_Init+0x2cc>)
 8000b4e:	4293      	cmp	r3, r2
 8000b50:	d00d      	beq.n	8000b6e <HAL_GPIO_Init+0x1ce>
 8000b52:	687b      	ldr	r3, [r7, #4]
 8000b54:	4a46      	ldr	r2, [pc, #280]	; (8000c70 <HAL_GPIO_Init+0x2d0>)
 8000b56:	4293      	cmp	r3, r2
 8000b58:	d007      	beq.n	8000b6a <HAL_GPIO_Init+0x1ca>
 8000b5a:	687b      	ldr	r3, [r7, #4]
 8000b5c:	4a45      	ldr	r2, [pc, #276]	; (8000c74 <HAL_GPIO_Init+0x2d4>)
 8000b5e:	4293      	cmp	r3, r2
 8000b60:	d101      	bne.n	8000b66 <HAL_GPIO_Init+0x1c6>
 8000b62:	2304      	movs	r3, #4
 8000b64:	e008      	b.n	8000b78 <HAL_GPIO_Init+0x1d8>
 8000b66:	2305      	movs	r3, #5
 8000b68:	e006      	b.n	8000b78 <HAL_GPIO_Init+0x1d8>
 8000b6a:	2303      	movs	r3, #3
 8000b6c:	e004      	b.n	8000b78 <HAL_GPIO_Init+0x1d8>
 8000b6e:	2302      	movs	r3, #2
 8000b70:	e002      	b.n	8000b78 <HAL_GPIO_Init+0x1d8>
 8000b72:	2301      	movs	r3, #1
 8000b74:	e000      	b.n	8000b78 <HAL_GPIO_Init+0x1d8>
 8000b76:	2300      	movs	r3, #0
 8000b78:	697a      	ldr	r2, [r7, #20]
 8000b7a:	2103      	movs	r1, #3
 8000b7c:	400a      	ands	r2, r1
 8000b7e:	00d2      	lsls	r2, r2, #3
 8000b80:	4093      	lsls	r3, r2
 8000b82:	693a      	ldr	r2, [r7, #16]
 8000b84:	4313      	orrs	r3, r2
 8000b86:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 8000b88:	4936      	ldr	r1, [pc, #216]	; (8000c64 <HAL_GPIO_Init+0x2c4>)
 8000b8a:	697b      	ldr	r3, [r7, #20]
 8000b8c:	089b      	lsrs	r3, r3, #2
 8000b8e:	3318      	adds	r3, #24
 8000b90:	009b      	lsls	r3, r3, #2
 8000b92:	693a      	ldr	r2, [r7, #16]
 8000b94:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8000b96:	4b33      	ldr	r3, [pc, #204]	; (8000c64 <HAL_GPIO_Init+0x2c4>)
 8000b98:	681b      	ldr	r3, [r3, #0]
 8000b9a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000b9c:	68fb      	ldr	r3, [r7, #12]
 8000b9e:	43da      	mvns	r2, r3
 8000ba0:	693b      	ldr	r3, [r7, #16]
 8000ba2:	4013      	ands	r3, r2
 8000ba4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8000ba6:	683b      	ldr	r3, [r7, #0]
 8000ba8:	685a      	ldr	r2, [r3, #4]
 8000baa:	2380      	movs	r3, #128	; 0x80
 8000bac:	035b      	lsls	r3, r3, #13
 8000bae:	4013      	ands	r3, r2
 8000bb0:	d003      	beq.n	8000bba <HAL_GPIO_Init+0x21a>
        {
          temp |= iocurrent;
 8000bb2:	693a      	ldr	r2, [r7, #16]
 8000bb4:	68fb      	ldr	r3, [r7, #12]
 8000bb6:	4313      	orrs	r3, r2
 8000bb8:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8000bba:	4b2a      	ldr	r3, [pc, #168]	; (8000c64 <HAL_GPIO_Init+0x2c4>)
 8000bbc:	693a      	ldr	r2, [r7, #16]
 8000bbe:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 8000bc0:	4b28      	ldr	r3, [pc, #160]	; (8000c64 <HAL_GPIO_Init+0x2c4>)
 8000bc2:	685b      	ldr	r3, [r3, #4]
 8000bc4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000bc6:	68fb      	ldr	r3, [r7, #12]
 8000bc8:	43da      	mvns	r2, r3
 8000bca:	693b      	ldr	r3, [r7, #16]
 8000bcc:	4013      	ands	r3, r2
 8000bce:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8000bd0:	683b      	ldr	r3, [r7, #0]
 8000bd2:	685a      	ldr	r2, [r3, #4]
 8000bd4:	2380      	movs	r3, #128	; 0x80
 8000bd6:	039b      	lsls	r3, r3, #14
 8000bd8:	4013      	ands	r3, r2
 8000bda:	d003      	beq.n	8000be4 <HAL_GPIO_Init+0x244>
        {
          temp |= iocurrent;
 8000bdc:	693a      	ldr	r2, [r7, #16]
 8000bde:	68fb      	ldr	r3, [r7, #12]
 8000be0:	4313      	orrs	r3, r2
 8000be2:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8000be4:	4b1f      	ldr	r3, [pc, #124]	; (8000c64 <HAL_GPIO_Init+0x2c4>)
 8000be6:	693a      	ldr	r2, [r7, #16]
 8000be8:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8000bea:	4a1e      	ldr	r2, [pc, #120]	; (8000c64 <HAL_GPIO_Init+0x2c4>)
 8000bec:	2384      	movs	r3, #132	; 0x84
 8000bee:	58d3      	ldr	r3, [r2, r3]
 8000bf0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000bf2:	68fb      	ldr	r3, [r7, #12]
 8000bf4:	43da      	mvns	r2, r3
 8000bf6:	693b      	ldr	r3, [r7, #16]
 8000bf8:	4013      	ands	r3, r2
 8000bfa:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8000bfc:	683b      	ldr	r3, [r7, #0]
 8000bfe:	685a      	ldr	r2, [r3, #4]
 8000c00:	2380      	movs	r3, #128	; 0x80
 8000c02:	029b      	lsls	r3, r3, #10
 8000c04:	4013      	ands	r3, r2
 8000c06:	d003      	beq.n	8000c10 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8000c08:	693a      	ldr	r2, [r7, #16]
 8000c0a:	68fb      	ldr	r3, [r7, #12]
 8000c0c:	4313      	orrs	r3, r2
 8000c0e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8000c10:	4914      	ldr	r1, [pc, #80]	; (8000c64 <HAL_GPIO_Init+0x2c4>)
 8000c12:	2284      	movs	r2, #132	; 0x84
 8000c14:	693b      	ldr	r3, [r7, #16]
 8000c16:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 8000c18:	4a12      	ldr	r2, [pc, #72]	; (8000c64 <HAL_GPIO_Init+0x2c4>)
 8000c1a:	2380      	movs	r3, #128	; 0x80
 8000c1c:	58d3      	ldr	r3, [r2, r3]
 8000c1e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000c20:	68fb      	ldr	r3, [r7, #12]
 8000c22:	43da      	mvns	r2, r3
 8000c24:	693b      	ldr	r3, [r7, #16]
 8000c26:	4013      	ands	r3, r2
 8000c28:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8000c2a:	683b      	ldr	r3, [r7, #0]
 8000c2c:	685a      	ldr	r2, [r3, #4]
 8000c2e:	2380      	movs	r3, #128	; 0x80
 8000c30:	025b      	lsls	r3, r3, #9
 8000c32:	4013      	ands	r3, r2
 8000c34:	d003      	beq.n	8000c3e <HAL_GPIO_Init+0x29e>
        {
          temp |= iocurrent;
 8000c36:	693a      	ldr	r2, [r7, #16]
 8000c38:	68fb      	ldr	r3, [r7, #12]
 8000c3a:	4313      	orrs	r3, r2
 8000c3c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8000c3e:	4909      	ldr	r1, [pc, #36]	; (8000c64 <HAL_GPIO_Init+0x2c4>)
 8000c40:	2280      	movs	r2, #128	; 0x80
 8000c42:	693b      	ldr	r3, [r7, #16]
 8000c44:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 8000c46:	697b      	ldr	r3, [r7, #20]
 8000c48:	3301      	adds	r3, #1
 8000c4a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000c4c:	683b      	ldr	r3, [r7, #0]
 8000c4e:	681a      	ldr	r2, [r3, #0]
 8000c50:	697b      	ldr	r3, [r7, #20]
 8000c52:	40da      	lsrs	r2, r3
 8000c54:	1e13      	subs	r3, r2, #0
 8000c56:	d000      	beq.n	8000c5a <HAL_GPIO_Init+0x2ba>
 8000c58:	e6aa      	b.n	80009b0 <HAL_GPIO_Init+0x10>
  }
}
 8000c5a:	46c0      	nop			; (mov r8, r8)
 8000c5c:	46c0      	nop			; (mov r8, r8)
 8000c5e:	46bd      	mov	sp, r7
 8000c60:	b006      	add	sp, #24
 8000c62:	bd80      	pop	{r7, pc}
 8000c64:	40021800 	.word	0x40021800
 8000c68:	50000400 	.word	0x50000400
 8000c6c:	50000800 	.word	0x50000800
 8000c70:	50000c00 	.word	0x50000c00
 8000c74:	50001000 	.word	0x50001000

08000c78 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000c78:	b580      	push	{r7, lr}
 8000c7a:	b082      	sub	sp, #8
 8000c7c:	af00      	add	r7, sp, #0
 8000c7e:	6078      	str	r0, [r7, #4]
 8000c80:	0008      	movs	r0, r1
 8000c82:	0011      	movs	r1, r2
 8000c84:	1cbb      	adds	r3, r7, #2
 8000c86:	1c02      	adds	r2, r0, #0
 8000c88:	801a      	strh	r2, [r3, #0]
 8000c8a:	1c7b      	adds	r3, r7, #1
 8000c8c:	1c0a      	adds	r2, r1, #0
 8000c8e:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000c90:	1c7b      	adds	r3, r7, #1
 8000c92:	781b      	ldrb	r3, [r3, #0]
 8000c94:	2b00      	cmp	r3, #0
 8000c96:	d004      	beq.n	8000ca2 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000c98:	1cbb      	adds	r3, r7, #2
 8000c9a:	881a      	ldrh	r2, [r3, #0]
 8000c9c:	687b      	ldr	r3, [r7, #4]
 8000c9e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8000ca0:	e003      	b.n	8000caa <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000ca2:	1cbb      	adds	r3, r7, #2
 8000ca4:	881a      	ldrh	r2, [r3, #0]
 8000ca6:	687b      	ldr	r3, [r7, #4]
 8000ca8:	629a      	str	r2, [r3, #40]	; 0x28
}
 8000caa:	46c0      	nop			; (mov r8, r8)
 8000cac:	46bd      	mov	sp, r7
 8000cae:	b002      	add	sp, #8
 8000cb0:	bd80      	pop	{r7, pc}
	...

08000cb4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8000cb4:	b580      	push	{r7, lr}
 8000cb6:	b082      	sub	sp, #8
 8000cb8:	af00      	add	r7, sp, #0
 8000cba:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8000cbc:	687b      	ldr	r3, [r7, #4]
 8000cbe:	2b00      	cmp	r3, #0
 8000cc0:	d101      	bne.n	8000cc6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8000cc2:	2301      	movs	r3, #1
 8000cc4:	e082      	b.n	8000dcc <HAL_I2C_Init+0x118>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8000cc6:	687b      	ldr	r3, [r7, #4]
 8000cc8:	2241      	movs	r2, #65	; 0x41
 8000cca:	5c9b      	ldrb	r3, [r3, r2]
 8000ccc:	b2db      	uxtb	r3, r3
 8000cce:	2b00      	cmp	r3, #0
 8000cd0:	d107      	bne.n	8000ce2 <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8000cd2:	687b      	ldr	r3, [r7, #4]
 8000cd4:	2240      	movs	r2, #64	; 0x40
 8000cd6:	2100      	movs	r1, #0
 8000cd8:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8000cda:	687b      	ldr	r3, [r7, #4]
 8000cdc:	0018      	movs	r0, r3
 8000cde:	f7ff fc05 	bl	80004ec <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8000ce2:	687b      	ldr	r3, [r7, #4]
 8000ce4:	2241      	movs	r2, #65	; 0x41
 8000ce6:	2124      	movs	r1, #36	; 0x24
 8000ce8:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8000cea:	687b      	ldr	r3, [r7, #4]
 8000cec:	681b      	ldr	r3, [r3, #0]
 8000cee:	681a      	ldr	r2, [r3, #0]
 8000cf0:	687b      	ldr	r3, [r7, #4]
 8000cf2:	681b      	ldr	r3, [r3, #0]
 8000cf4:	2101      	movs	r1, #1
 8000cf6:	438a      	bics	r2, r1
 8000cf8:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8000cfa:	687b      	ldr	r3, [r7, #4]
 8000cfc:	685a      	ldr	r2, [r3, #4]
 8000cfe:	687b      	ldr	r3, [r7, #4]
 8000d00:	681b      	ldr	r3, [r3, #0]
 8000d02:	4934      	ldr	r1, [pc, #208]	; (8000dd4 <HAL_I2C_Init+0x120>)
 8000d04:	400a      	ands	r2, r1
 8000d06:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8000d08:	687b      	ldr	r3, [r7, #4]
 8000d0a:	681b      	ldr	r3, [r3, #0]
 8000d0c:	689a      	ldr	r2, [r3, #8]
 8000d0e:	687b      	ldr	r3, [r7, #4]
 8000d10:	681b      	ldr	r3, [r3, #0]
 8000d12:	4931      	ldr	r1, [pc, #196]	; (8000dd8 <HAL_I2C_Init+0x124>)
 8000d14:	400a      	ands	r2, r1
 8000d16:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8000d18:	687b      	ldr	r3, [r7, #4]
 8000d1a:	68db      	ldr	r3, [r3, #12]
 8000d1c:	2b01      	cmp	r3, #1
 8000d1e:	d108      	bne.n	8000d32 <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8000d20:	687b      	ldr	r3, [r7, #4]
 8000d22:	689a      	ldr	r2, [r3, #8]
 8000d24:	687b      	ldr	r3, [r7, #4]
 8000d26:	681b      	ldr	r3, [r3, #0]
 8000d28:	2180      	movs	r1, #128	; 0x80
 8000d2a:	0209      	lsls	r1, r1, #8
 8000d2c:	430a      	orrs	r2, r1
 8000d2e:	609a      	str	r2, [r3, #8]
 8000d30:	e007      	b.n	8000d42 <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8000d32:	687b      	ldr	r3, [r7, #4]
 8000d34:	689a      	ldr	r2, [r3, #8]
 8000d36:	687b      	ldr	r3, [r7, #4]
 8000d38:	681b      	ldr	r3, [r3, #0]
 8000d3a:	2184      	movs	r1, #132	; 0x84
 8000d3c:	0209      	lsls	r1, r1, #8
 8000d3e:	430a      	orrs	r2, r1
 8000d40:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8000d42:	687b      	ldr	r3, [r7, #4]
 8000d44:	68db      	ldr	r3, [r3, #12]
 8000d46:	2b02      	cmp	r3, #2
 8000d48:	d104      	bne.n	8000d54 <HAL_I2C_Init+0xa0>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8000d4a:	687b      	ldr	r3, [r7, #4]
 8000d4c:	681b      	ldr	r3, [r3, #0]
 8000d4e:	2280      	movs	r2, #128	; 0x80
 8000d50:	0112      	lsls	r2, r2, #4
 8000d52:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8000d54:	687b      	ldr	r3, [r7, #4]
 8000d56:	681b      	ldr	r3, [r3, #0]
 8000d58:	685a      	ldr	r2, [r3, #4]
 8000d5a:	687b      	ldr	r3, [r7, #4]
 8000d5c:	681b      	ldr	r3, [r3, #0]
 8000d5e:	491f      	ldr	r1, [pc, #124]	; (8000ddc <HAL_I2C_Init+0x128>)
 8000d60:	430a      	orrs	r2, r1
 8000d62:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8000d64:	687b      	ldr	r3, [r7, #4]
 8000d66:	681b      	ldr	r3, [r3, #0]
 8000d68:	68da      	ldr	r2, [r3, #12]
 8000d6a:	687b      	ldr	r3, [r7, #4]
 8000d6c:	681b      	ldr	r3, [r3, #0]
 8000d6e:	491a      	ldr	r1, [pc, #104]	; (8000dd8 <HAL_I2C_Init+0x124>)
 8000d70:	400a      	ands	r2, r1
 8000d72:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8000d74:	687b      	ldr	r3, [r7, #4]
 8000d76:	691a      	ldr	r2, [r3, #16]
 8000d78:	687b      	ldr	r3, [r7, #4]
 8000d7a:	695b      	ldr	r3, [r3, #20]
 8000d7c:	431a      	orrs	r2, r3
 8000d7e:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 8000d80:	687b      	ldr	r3, [r7, #4]
 8000d82:	699b      	ldr	r3, [r3, #24]
 8000d84:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8000d86:	687b      	ldr	r3, [r7, #4]
 8000d88:	681b      	ldr	r3, [r3, #0]
 8000d8a:	430a      	orrs	r2, r1
 8000d8c:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8000d8e:	687b      	ldr	r3, [r7, #4]
 8000d90:	69d9      	ldr	r1, [r3, #28]
 8000d92:	687b      	ldr	r3, [r7, #4]
 8000d94:	6a1a      	ldr	r2, [r3, #32]
 8000d96:	687b      	ldr	r3, [r7, #4]
 8000d98:	681b      	ldr	r3, [r3, #0]
 8000d9a:	430a      	orrs	r2, r1
 8000d9c:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8000d9e:	687b      	ldr	r3, [r7, #4]
 8000da0:	681b      	ldr	r3, [r3, #0]
 8000da2:	681a      	ldr	r2, [r3, #0]
 8000da4:	687b      	ldr	r3, [r7, #4]
 8000da6:	681b      	ldr	r3, [r3, #0]
 8000da8:	2101      	movs	r1, #1
 8000daa:	430a      	orrs	r2, r1
 8000dac:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8000dae:	687b      	ldr	r3, [r7, #4]
 8000db0:	2200      	movs	r2, #0
 8000db2:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8000db4:	687b      	ldr	r3, [r7, #4]
 8000db6:	2241      	movs	r2, #65	; 0x41
 8000db8:	2120      	movs	r1, #32
 8000dba:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 8000dbc:	687b      	ldr	r3, [r7, #4]
 8000dbe:	2200      	movs	r2, #0
 8000dc0:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8000dc2:	687b      	ldr	r3, [r7, #4]
 8000dc4:	2242      	movs	r2, #66	; 0x42
 8000dc6:	2100      	movs	r1, #0
 8000dc8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8000dca:	2300      	movs	r3, #0
}
 8000dcc:	0018      	movs	r0, r3
 8000dce:	46bd      	mov	sp, r7
 8000dd0:	b002      	add	sp, #8
 8000dd2:	bd80      	pop	{r7, pc}
 8000dd4:	f0ffffff 	.word	0xf0ffffff
 8000dd8:	ffff7fff 	.word	0xffff7fff
 8000ddc:	02008000 	.word	0x02008000

08000de0 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8000de0:	b580      	push	{r7, lr}
 8000de2:	b082      	sub	sp, #8
 8000de4:	af00      	add	r7, sp, #0
 8000de6:	6078      	str	r0, [r7, #4]
 8000de8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8000dea:	687b      	ldr	r3, [r7, #4]
 8000dec:	2241      	movs	r2, #65	; 0x41
 8000dee:	5c9b      	ldrb	r3, [r3, r2]
 8000df0:	b2db      	uxtb	r3, r3
 8000df2:	2b20      	cmp	r3, #32
 8000df4:	d138      	bne.n	8000e68 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8000df6:	687b      	ldr	r3, [r7, #4]
 8000df8:	2240      	movs	r2, #64	; 0x40
 8000dfa:	5c9b      	ldrb	r3, [r3, r2]
 8000dfc:	2b01      	cmp	r3, #1
 8000dfe:	d101      	bne.n	8000e04 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8000e00:	2302      	movs	r3, #2
 8000e02:	e032      	b.n	8000e6a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8000e04:	687b      	ldr	r3, [r7, #4]
 8000e06:	2240      	movs	r2, #64	; 0x40
 8000e08:	2101      	movs	r1, #1
 8000e0a:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8000e0c:	687b      	ldr	r3, [r7, #4]
 8000e0e:	2241      	movs	r2, #65	; 0x41
 8000e10:	2124      	movs	r1, #36	; 0x24
 8000e12:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8000e14:	687b      	ldr	r3, [r7, #4]
 8000e16:	681b      	ldr	r3, [r3, #0]
 8000e18:	681a      	ldr	r2, [r3, #0]
 8000e1a:	687b      	ldr	r3, [r7, #4]
 8000e1c:	681b      	ldr	r3, [r3, #0]
 8000e1e:	2101      	movs	r1, #1
 8000e20:	438a      	bics	r2, r1
 8000e22:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8000e24:	687b      	ldr	r3, [r7, #4]
 8000e26:	681b      	ldr	r3, [r3, #0]
 8000e28:	681a      	ldr	r2, [r3, #0]
 8000e2a:	687b      	ldr	r3, [r7, #4]
 8000e2c:	681b      	ldr	r3, [r3, #0]
 8000e2e:	4911      	ldr	r1, [pc, #68]	; (8000e74 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 8000e30:	400a      	ands	r2, r1
 8000e32:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8000e34:	687b      	ldr	r3, [r7, #4]
 8000e36:	681b      	ldr	r3, [r3, #0]
 8000e38:	6819      	ldr	r1, [r3, #0]
 8000e3a:	687b      	ldr	r3, [r7, #4]
 8000e3c:	681b      	ldr	r3, [r3, #0]
 8000e3e:	683a      	ldr	r2, [r7, #0]
 8000e40:	430a      	orrs	r2, r1
 8000e42:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8000e44:	687b      	ldr	r3, [r7, #4]
 8000e46:	681b      	ldr	r3, [r3, #0]
 8000e48:	681a      	ldr	r2, [r3, #0]
 8000e4a:	687b      	ldr	r3, [r7, #4]
 8000e4c:	681b      	ldr	r3, [r3, #0]
 8000e4e:	2101      	movs	r1, #1
 8000e50:	430a      	orrs	r2, r1
 8000e52:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8000e54:	687b      	ldr	r3, [r7, #4]
 8000e56:	2241      	movs	r2, #65	; 0x41
 8000e58:	2120      	movs	r1, #32
 8000e5a:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8000e5c:	687b      	ldr	r3, [r7, #4]
 8000e5e:	2240      	movs	r2, #64	; 0x40
 8000e60:	2100      	movs	r1, #0
 8000e62:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8000e64:	2300      	movs	r3, #0
 8000e66:	e000      	b.n	8000e6a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8000e68:	2302      	movs	r3, #2
  }
}
 8000e6a:	0018      	movs	r0, r3
 8000e6c:	46bd      	mov	sp, r7
 8000e6e:	b002      	add	sp, #8
 8000e70:	bd80      	pop	{r7, pc}
 8000e72:	46c0      	nop			; (mov r8, r8)
 8000e74:	ffffefff 	.word	0xffffefff

08000e78 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8000e78:	b580      	push	{r7, lr}
 8000e7a:	b084      	sub	sp, #16
 8000e7c:	af00      	add	r7, sp, #0
 8000e7e:	6078      	str	r0, [r7, #4]
 8000e80:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8000e82:	687b      	ldr	r3, [r7, #4]
 8000e84:	2241      	movs	r2, #65	; 0x41
 8000e86:	5c9b      	ldrb	r3, [r3, r2]
 8000e88:	b2db      	uxtb	r3, r3
 8000e8a:	2b20      	cmp	r3, #32
 8000e8c:	d139      	bne.n	8000f02 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8000e8e:	687b      	ldr	r3, [r7, #4]
 8000e90:	2240      	movs	r2, #64	; 0x40
 8000e92:	5c9b      	ldrb	r3, [r3, r2]
 8000e94:	2b01      	cmp	r3, #1
 8000e96:	d101      	bne.n	8000e9c <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8000e98:	2302      	movs	r3, #2
 8000e9a:	e033      	b.n	8000f04 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8000e9c:	687b      	ldr	r3, [r7, #4]
 8000e9e:	2240      	movs	r2, #64	; 0x40
 8000ea0:	2101      	movs	r1, #1
 8000ea2:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8000ea4:	687b      	ldr	r3, [r7, #4]
 8000ea6:	2241      	movs	r2, #65	; 0x41
 8000ea8:	2124      	movs	r1, #36	; 0x24
 8000eaa:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8000eac:	687b      	ldr	r3, [r7, #4]
 8000eae:	681b      	ldr	r3, [r3, #0]
 8000eb0:	681a      	ldr	r2, [r3, #0]
 8000eb2:	687b      	ldr	r3, [r7, #4]
 8000eb4:	681b      	ldr	r3, [r3, #0]
 8000eb6:	2101      	movs	r1, #1
 8000eb8:	438a      	bics	r2, r1
 8000eba:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8000ebc:	687b      	ldr	r3, [r7, #4]
 8000ebe:	681b      	ldr	r3, [r3, #0]
 8000ec0:	681b      	ldr	r3, [r3, #0]
 8000ec2:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8000ec4:	68fb      	ldr	r3, [r7, #12]
 8000ec6:	4a11      	ldr	r2, [pc, #68]	; (8000f0c <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 8000ec8:	4013      	ands	r3, r2
 8000eca:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8000ecc:	683b      	ldr	r3, [r7, #0]
 8000ece:	021b      	lsls	r3, r3, #8
 8000ed0:	68fa      	ldr	r2, [r7, #12]
 8000ed2:	4313      	orrs	r3, r2
 8000ed4:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8000ed6:	687b      	ldr	r3, [r7, #4]
 8000ed8:	681b      	ldr	r3, [r3, #0]
 8000eda:	68fa      	ldr	r2, [r7, #12]
 8000edc:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8000ede:	687b      	ldr	r3, [r7, #4]
 8000ee0:	681b      	ldr	r3, [r3, #0]
 8000ee2:	681a      	ldr	r2, [r3, #0]
 8000ee4:	687b      	ldr	r3, [r7, #4]
 8000ee6:	681b      	ldr	r3, [r3, #0]
 8000ee8:	2101      	movs	r1, #1
 8000eea:	430a      	orrs	r2, r1
 8000eec:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8000eee:	687b      	ldr	r3, [r7, #4]
 8000ef0:	2241      	movs	r2, #65	; 0x41
 8000ef2:	2120      	movs	r1, #32
 8000ef4:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8000ef6:	687b      	ldr	r3, [r7, #4]
 8000ef8:	2240      	movs	r2, #64	; 0x40
 8000efa:	2100      	movs	r1, #0
 8000efc:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8000efe:	2300      	movs	r3, #0
 8000f00:	e000      	b.n	8000f04 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8000f02:	2302      	movs	r3, #2
  }
}
 8000f04:	0018      	movs	r0, r3
 8000f06:	46bd      	mov	sp, r7
 8000f08:	b004      	add	sp, #16
 8000f0a:	bd80      	pop	{r7, pc}
 8000f0c:	fffff0ff 	.word	0xfffff0ff

08000f10 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 8000f10:	b580      	push	{r7, lr}
 8000f12:	b088      	sub	sp, #32
 8000f14:	af00      	add	r7, sp, #0
 8000f16:	6078      	str	r0, [r7, #4]
  uint32_t packetlength;
  uint32_t tmp;
  uint32_t i2sclk;

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 8000f18:	687b      	ldr	r3, [r7, #4]
 8000f1a:	2b00      	cmp	r3, #0
 8000f1c:	d101      	bne.n	8000f22 <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 8000f1e:	2301      	movs	r3, #1
 8000f20:	e0f2      	b.n	8001108 <HAL_I2S_Init+0x1f8>
  assert_param(IS_I2S_DATA_FORMAT(hi2s->Init.DataFormat));
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 8000f22:	687b      	ldr	r3, [r7, #4]
 8000f24:	2235      	movs	r2, #53	; 0x35
 8000f26:	5c9b      	ldrb	r3, [r3, r2]
 8000f28:	b2db      	uxtb	r3, r3
 8000f2a:	2b00      	cmp	r3, #0
 8000f2c:	d107      	bne.n	8000f3e <HAL_I2S_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 8000f2e:	687b      	ldr	r3, [r7, #4]
 8000f30:	2234      	movs	r2, #52	; 0x34
 8000f32:	2100      	movs	r1, #0
 8000f34:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 8000f36:	687b      	ldr	r3, [r7, #4]
 8000f38:	0018      	movs	r0, r3
 8000f3a:	f7ff fb39 	bl	80005b0 <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 8000f3e:	687b      	ldr	r3, [r7, #4]
 8000f40:	2235      	movs	r2, #53	; 0x35
 8000f42:	2102      	movs	r1, #2
 8000f44:	5499      	strb	r1, [r3, r2]

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8000f46:	687b      	ldr	r3, [r7, #4]
 8000f48:	681b      	ldr	r3, [r3, #0]
 8000f4a:	69da      	ldr	r2, [r3, #28]
 8000f4c:	687b      	ldr	r3, [r7, #4]
 8000f4e:	681b      	ldr	r3, [r3, #0]
 8000f50:	496f      	ldr	r1, [pc, #444]	; (8001110 <HAL_I2S_Init+0x200>)
 8000f52:	400a      	ands	r2, r1
 8000f54:	61da      	str	r2, [r3, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 8000f56:	687b      	ldr	r3, [r7, #4]
 8000f58:	681b      	ldr	r3, [r3, #0]
 8000f5a:	2202      	movs	r2, #2
 8000f5c:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 8000f5e:	687b      	ldr	r3, [r7, #4]
 8000f60:	695b      	ldr	r3, [r3, #20]
 8000f62:	2b02      	cmp	r3, #2
 8000f64:	d100      	bne.n	8000f68 <HAL_I2S_Init+0x58>
 8000f66:	e083      	b.n	8001070 <HAL_I2S_Init+0x160>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 8000f68:	687b      	ldr	r3, [r7, #4]
 8000f6a:	68db      	ldr	r3, [r3, #12]
 8000f6c:	2b00      	cmp	r3, #0
 8000f6e:	d102      	bne.n	8000f76 <HAL_I2S_Init+0x66>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 8000f70:	2310      	movs	r3, #16
 8000f72:	617b      	str	r3, [r7, #20]
 8000f74:	e001      	b.n	8000f7a <HAL_I2S_Init+0x6a>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 8000f76:	2320      	movs	r3, #32
 8000f78:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 8000f7a:	687b      	ldr	r3, [r7, #4]
 8000f7c:	689b      	ldr	r3, [r3, #8]
 8000f7e:	2b20      	cmp	r3, #32
 8000f80:	d802      	bhi.n	8000f88 <HAL_I2S_Init+0x78>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 8000f82:	697b      	ldr	r3, [r7, #20]
 8000f84:	005b      	lsls	r3, r3, #1
 8000f86:	617b      	str	r3, [r7, #20]
    }

#if defined (RCC_PERIPHCLK_I2S2)
    if (hi2s->Instance == SPI1)
 8000f88:	687b      	ldr	r3, [r7, #4]
 8000f8a:	681b      	ldr	r3, [r3, #0]
 8000f8c:	4a61      	ldr	r2, [pc, #388]	; (8001114 <HAL_I2S_Init+0x204>)
 8000f8e:	4293      	cmp	r3, r2
 8000f90:	d107      	bne.n	8000fa2 <HAL_I2S_Init+0x92>
    {
      /* Get the source clock value: based on System Clock value */
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S1);
 8000f92:	2380      	movs	r3, #128	; 0x80
 8000f94:	011b      	lsls	r3, r3, #4
 8000f96:	0018      	movs	r0, r3
 8000f98:	f001 f850 	bl	800203c <HAL_RCCEx_GetPeriphCLKFreq>
 8000f9c:	0003      	movs	r3, r0
 8000f9e:	60fb      	str	r3, [r7, #12]
 8000fa0:	e006      	b.n	8000fb0 <HAL_I2S_Init+0xa0>
    }
    else /* SPI2 case */
    {
      /* Get the source clock value: based on System Clock value */
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S2);
 8000fa2:	2380      	movs	r3, #128	; 0x80
 8000fa4:	019b      	lsls	r3, r3, #6
 8000fa6:	0018      	movs	r0, r3
 8000fa8:	f001 f848 	bl	800203c <HAL_RCCEx_GetPeriphCLKFreq>
 8000fac:	0003      	movs	r3, r0
 8000fae:	60fb      	str	r3, [r7, #12]
#else
    /* Get the source clock value: based on System Clock value */
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S1);
#endif /* RCC_PERIPHCLK_I2S2 */
    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 8000fb0:	687b      	ldr	r3, [r7, #4]
 8000fb2:	691a      	ldr	r2, [r3, #16]
 8000fb4:	2380      	movs	r3, #128	; 0x80
 8000fb6:	009b      	lsls	r3, r3, #2
 8000fb8:	429a      	cmp	r2, r3
 8000fba:	d131      	bne.n	8001020 <HAL_I2S_Init+0x110>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 8000fbc:	687b      	ldr	r3, [r7, #4]
 8000fbe:	68db      	ldr	r3, [r3, #12]
 8000fc0:	2b00      	cmp	r3, #0
 8000fc2:	d016      	beq.n	8000ff2 <HAL_I2S_Init+0xe2>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8000fc4:	697b      	ldr	r3, [r7, #20]
 8000fc6:	009b      	lsls	r3, r3, #2
 8000fc8:	0019      	movs	r1, r3
 8000fca:	68f8      	ldr	r0, [r7, #12]
 8000fcc:	f7ff f89a 	bl	8000104 <__udivsi3>
 8000fd0:	0003      	movs	r3, r0
 8000fd2:	001a      	movs	r2, r3
 8000fd4:	0013      	movs	r3, r2
 8000fd6:	009b      	lsls	r3, r3, #2
 8000fd8:	189b      	adds	r3, r3, r2
 8000fda:	005b      	lsls	r3, r3, #1
 8000fdc:	001a      	movs	r2, r3
 8000fde:	687b      	ldr	r3, [r7, #4]
 8000fe0:	695b      	ldr	r3, [r3, #20]
 8000fe2:	0019      	movs	r1, r3
 8000fe4:	0010      	movs	r0, r2
 8000fe6:	f7ff f88d 	bl	8000104 <__udivsi3>
 8000fea:	0003      	movs	r3, r0
 8000fec:	3305      	adds	r3, #5
 8000fee:	613b      	str	r3, [r7, #16]
 8000ff0:	e02a      	b.n	8001048 <HAL_I2S_Init+0x138>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8000ff2:	697b      	ldr	r3, [r7, #20]
 8000ff4:	00db      	lsls	r3, r3, #3
 8000ff6:	0019      	movs	r1, r3
 8000ff8:	68f8      	ldr	r0, [r7, #12]
 8000ffa:	f7ff f883 	bl	8000104 <__udivsi3>
 8000ffe:	0003      	movs	r3, r0
 8001000:	001a      	movs	r2, r3
 8001002:	0013      	movs	r3, r2
 8001004:	009b      	lsls	r3, r3, #2
 8001006:	189b      	adds	r3, r3, r2
 8001008:	005b      	lsls	r3, r3, #1
 800100a:	001a      	movs	r2, r3
 800100c:	687b      	ldr	r3, [r7, #4]
 800100e:	695b      	ldr	r3, [r3, #20]
 8001010:	0019      	movs	r1, r3
 8001012:	0010      	movs	r0, r2
 8001014:	f7ff f876 	bl	8000104 <__udivsi3>
 8001018:	0003      	movs	r3, r0
 800101a:	3305      	adds	r3, #5
 800101c:	613b      	str	r3, [r7, #16]
 800101e:	e013      	b.n	8001048 <HAL_I2S_Init+0x138>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8001020:	6979      	ldr	r1, [r7, #20]
 8001022:	68f8      	ldr	r0, [r7, #12]
 8001024:	f7ff f86e 	bl	8000104 <__udivsi3>
 8001028:	0003      	movs	r3, r0
 800102a:	001a      	movs	r2, r3
 800102c:	0013      	movs	r3, r2
 800102e:	009b      	lsls	r3, r3, #2
 8001030:	189b      	adds	r3, r3, r2
 8001032:	005b      	lsls	r3, r3, #1
 8001034:	001a      	movs	r2, r3
 8001036:	687b      	ldr	r3, [r7, #4]
 8001038:	695b      	ldr	r3, [r3, #20]
 800103a:	0019      	movs	r1, r3
 800103c:	0010      	movs	r0, r2
 800103e:	f7ff f861 	bl	8000104 <__udivsi3>
 8001042:	0003      	movs	r3, r0
 8001044:	3305      	adds	r3, #5
 8001046:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 8001048:	693b      	ldr	r3, [r7, #16]
 800104a:	210a      	movs	r1, #10
 800104c:	0018      	movs	r0, r3
 800104e:	f7ff f859 	bl	8000104 <__udivsi3>
 8001052:	0003      	movs	r3, r0
 8001054:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 8001056:	693b      	ldr	r3, [r7, #16]
 8001058:	2201      	movs	r2, #1
 800105a:	4013      	ands	r3, r2
 800105c:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 800105e:	693a      	ldr	r2, [r7, #16]
 8001060:	69bb      	ldr	r3, [r7, #24]
 8001062:	1ad3      	subs	r3, r2, r3
 8001064:	085b      	lsrs	r3, r3, #1
 8001066:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 8001068:	69bb      	ldr	r3, [r7, #24]
 800106a:	021b      	lsls	r3, r3, #8
 800106c:	61bb      	str	r3, [r7, #24]
 800106e:	e003      	b.n	8001078 <HAL_I2S_Init+0x168>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 8001070:	2302      	movs	r3, #2
 8001072:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 8001074:	2300      	movs	r3, #0
 8001076:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 8001078:	69fb      	ldr	r3, [r7, #28]
 800107a:	2b01      	cmp	r3, #1
 800107c:	d902      	bls.n	8001084 <HAL_I2S_Init+0x174>
 800107e:	69fb      	ldr	r3, [r7, #28]
 8001080:	2bff      	cmp	r3, #255	; 0xff
 8001082:	d907      	bls.n	8001094 <HAL_I2S_Init+0x184>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 8001084:	687b      	ldr	r3, [r7, #4]
 8001086:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001088:	2210      	movs	r2, #16
 800108a:	431a      	orrs	r2, r3
 800108c:	687b      	ldr	r3, [r7, #4]
 800108e:	639a      	str	r2, [r3, #56]	; 0x38
    return  HAL_ERROR;
 8001090:	2301      	movs	r3, #1
 8001092:	e039      	b.n	8001108 <HAL_I2S_Init+0x1f8>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	691a      	ldr	r2, [r3, #16]
 8001098:	69bb      	ldr	r3, [r7, #24]
 800109a:	431a      	orrs	r2, r3
 800109c:	0011      	movs	r1, r2
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	681b      	ldr	r3, [r3, #0]
 80010a2:	69fa      	ldr	r2, [r7, #28]
 80010a4:	430a      	orrs	r2, r1
 80010a6:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	681b      	ldr	r3, [r3, #0]
 80010ac:	69db      	ldr	r3, [r3, #28]
 80010ae:	4a18      	ldr	r2, [pc, #96]	; (8001110 <HAL_I2S_Init+0x200>)
 80010b0:	401a      	ands	r2, r3
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	6859      	ldr	r1, [r3, #4]
 80010b6:	687b      	ldr	r3, [r7, #4]
 80010b8:	689b      	ldr	r3, [r3, #8]
 80010ba:	4319      	orrs	r1, r3
 80010bc:	687b      	ldr	r3, [r7, #4]
 80010be:	68db      	ldr	r3, [r3, #12]
 80010c0:	4319      	orrs	r1, r3
 80010c2:	687b      	ldr	r3, [r7, #4]
 80010c4:	699b      	ldr	r3, [r3, #24]
 80010c6:	430b      	orrs	r3, r1
 80010c8:	431a      	orrs	r2, r3
 80010ca:	687b      	ldr	r3, [r7, #4]
 80010cc:	681b      	ldr	r3, [r3, #0]
 80010ce:	2180      	movs	r1, #128	; 0x80
 80010d0:	0109      	lsls	r1, r1, #4
 80010d2:	430a      	orrs	r2, r1
 80010d4:	61da      	str	r2, [r3, #28]
             (SPI_I2SCFGR_I2SMOD | hi2s->Init.Mode | \
              hi2s->Init.Standard | hi2s->Init.DataFormat | \
              hi2s->Init.CPOL));

#if defined(SPI_I2SCFGR_ASTRTEN)
  if ((hi2s->Init.Standard == I2S_STANDARD_PCM_SHORT) || ((hi2s->Init.Standard == I2S_STANDARD_PCM_LONG)))
 80010d6:	687b      	ldr	r3, [r7, #4]
 80010d8:	689b      	ldr	r3, [r3, #8]
 80010da:	2b30      	cmp	r3, #48	; 0x30
 80010dc:	d003      	beq.n	80010e6 <HAL_I2S_Init+0x1d6>
 80010de:	687b      	ldr	r3, [r7, #4]
 80010e0:	689b      	ldr	r3, [r3, #8]
 80010e2:	2bb0      	cmp	r3, #176	; 0xb0
 80010e4:	d108      	bne.n	80010f8 <HAL_I2S_Init+0x1e8>
  {
    /* Write to SPIx I2SCFGR */
    SET_BIT(hi2s->Instance->I2SCFGR, SPI_I2SCFGR_ASTRTEN);
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	681b      	ldr	r3, [r3, #0]
 80010ea:	69da      	ldr	r2, [r3, #28]
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	681b      	ldr	r3, [r3, #0]
 80010f0:	2180      	movs	r1, #128	; 0x80
 80010f2:	0149      	lsls	r1, r1, #5
 80010f4:	430a      	orrs	r2, r1
 80010f6:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2SCFGR_ASTRTEN */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 80010f8:	687b      	ldr	r3, [r7, #4]
 80010fa:	2200      	movs	r2, #0
 80010fc:	639a      	str	r2, [r3, #56]	; 0x38
  hi2s->State     = HAL_I2S_STATE_READY;
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	2235      	movs	r2, #53	; 0x35
 8001102:	2101      	movs	r1, #1
 8001104:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001106:	2300      	movs	r3, #0
}
 8001108:	0018      	movs	r0, r3
 800110a:	46bd      	mov	sp, r7
 800110c:	b008      	add	sp, #32
 800110e:	bd80      	pop	{r7, pc}
 8001110:	fffff040 	.word	0xfffff040
 8001114:	40013000 	.word	0x40013000

08001118 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001118:	b580      	push	{r7, lr}
 800111a:	b084      	sub	sp, #16
 800111c:	af00      	add	r7, sp, #0
 800111e:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8001120:	4b19      	ldr	r3, [pc, #100]	; (8001188 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8001122:	681b      	ldr	r3, [r3, #0]
 8001124:	4a19      	ldr	r2, [pc, #100]	; (800118c <HAL_PWREx_ControlVoltageScaling+0x74>)
 8001126:	4013      	ands	r3, r2
 8001128:	0019      	movs	r1, r3
 800112a:	4b17      	ldr	r3, [pc, #92]	; (8001188 <HAL_PWREx_ControlVoltageScaling+0x70>)
 800112c:	687a      	ldr	r2, [r7, #4]
 800112e:	430a      	orrs	r2, r1
 8001130:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001132:	687a      	ldr	r2, [r7, #4]
 8001134:	2380      	movs	r3, #128	; 0x80
 8001136:	009b      	lsls	r3, r3, #2
 8001138:	429a      	cmp	r2, r3
 800113a:	d11f      	bne.n	800117c <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 800113c:	4b14      	ldr	r3, [pc, #80]	; (8001190 <HAL_PWREx_ControlVoltageScaling+0x78>)
 800113e:	681a      	ldr	r2, [r3, #0]
 8001140:	0013      	movs	r3, r2
 8001142:	005b      	lsls	r3, r3, #1
 8001144:	189b      	adds	r3, r3, r2
 8001146:	005b      	lsls	r3, r3, #1
 8001148:	4912      	ldr	r1, [pc, #72]	; (8001194 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 800114a:	0018      	movs	r0, r3
 800114c:	f7fe ffda 	bl	8000104 <__udivsi3>
 8001150:	0003      	movs	r3, r0
 8001152:	3301      	adds	r3, #1
 8001154:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001156:	e008      	b.n	800116a <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 8001158:	68fb      	ldr	r3, [r7, #12]
 800115a:	2b00      	cmp	r3, #0
 800115c:	d003      	beq.n	8001166 <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 800115e:	68fb      	ldr	r3, [r7, #12]
 8001160:	3b01      	subs	r3, #1
 8001162:	60fb      	str	r3, [r7, #12]
 8001164:	e001      	b.n	800116a <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 8001166:	2303      	movs	r3, #3
 8001168:	e009      	b.n	800117e <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800116a:	4b07      	ldr	r3, [pc, #28]	; (8001188 <HAL_PWREx_ControlVoltageScaling+0x70>)
 800116c:	695a      	ldr	r2, [r3, #20]
 800116e:	2380      	movs	r3, #128	; 0x80
 8001170:	00db      	lsls	r3, r3, #3
 8001172:	401a      	ands	r2, r3
 8001174:	2380      	movs	r3, #128	; 0x80
 8001176:	00db      	lsls	r3, r3, #3
 8001178:	429a      	cmp	r2, r3
 800117a:	d0ed      	beq.n	8001158 <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 800117c:	2300      	movs	r3, #0
}
 800117e:	0018      	movs	r0, r3
 8001180:	46bd      	mov	sp, r7
 8001182:	b004      	add	sp, #16
 8001184:	bd80      	pop	{r7, pc}
 8001186:	46c0      	nop			; (mov r8, r8)
 8001188:	40007000 	.word	0x40007000
 800118c:	fffff9ff 	.word	0xfffff9ff
 8001190:	20000000 	.word	0x20000000
 8001194:	000f4240 	.word	0x000f4240

08001198 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 8001198:	b580      	push	{r7, lr}
 800119a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 800119c:	4b03      	ldr	r3, [pc, #12]	; (80011ac <LL_RCC_GetAPB1Prescaler+0x14>)
 800119e:	689a      	ldr	r2, [r3, #8]
 80011a0:	23e0      	movs	r3, #224	; 0xe0
 80011a2:	01db      	lsls	r3, r3, #7
 80011a4:	4013      	ands	r3, r2
}
 80011a6:	0018      	movs	r0, r3
 80011a8:	46bd      	mov	sp, r7
 80011aa:	bd80      	pop	{r7, pc}
 80011ac:	40021000 	.word	0x40021000

080011b0 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80011b0:	b580      	push	{r7, lr}
 80011b2:	b088      	sub	sp, #32
 80011b4:	af00      	add	r7, sp, #0
 80011b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	2b00      	cmp	r3, #0
 80011bc:	d102      	bne.n	80011c4 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80011be:	2301      	movs	r3, #1
 80011c0:	f000 fb50 	bl	8001864 <HAL_RCC_OscConfig+0x6b4>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	681b      	ldr	r3, [r3, #0]
 80011c8:	2201      	movs	r2, #1
 80011ca:	4013      	ands	r3, r2
 80011cc:	d100      	bne.n	80011d0 <HAL_RCC_OscConfig+0x20>
 80011ce:	e07c      	b.n	80012ca <HAL_RCC_OscConfig+0x11a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80011d0:	4bc3      	ldr	r3, [pc, #780]	; (80014e0 <HAL_RCC_OscConfig+0x330>)
 80011d2:	689b      	ldr	r3, [r3, #8]
 80011d4:	2238      	movs	r2, #56	; 0x38
 80011d6:	4013      	ands	r3, r2
 80011d8:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80011da:	4bc1      	ldr	r3, [pc, #772]	; (80014e0 <HAL_RCC_OscConfig+0x330>)
 80011dc:	68db      	ldr	r3, [r3, #12]
 80011de:	2203      	movs	r2, #3
 80011e0:	4013      	ands	r3, r2
 80011e2:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 80011e4:	69bb      	ldr	r3, [r7, #24]
 80011e6:	2b10      	cmp	r3, #16
 80011e8:	d102      	bne.n	80011f0 <HAL_RCC_OscConfig+0x40>
 80011ea:	697b      	ldr	r3, [r7, #20]
 80011ec:	2b03      	cmp	r3, #3
 80011ee:	d002      	beq.n	80011f6 <HAL_RCC_OscConfig+0x46>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 80011f0:	69bb      	ldr	r3, [r7, #24]
 80011f2:	2b08      	cmp	r3, #8
 80011f4:	d10b      	bne.n	800120e <HAL_RCC_OscConfig+0x5e>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80011f6:	4bba      	ldr	r3, [pc, #744]	; (80014e0 <HAL_RCC_OscConfig+0x330>)
 80011f8:	681a      	ldr	r2, [r3, #0]
 80011fa:	2380      	movs	r3, #128	; 0x80
 80011fc:	029b      	lsls	r3, r3, #10
 80011fe:	4013      	ands	r3, r2
 8001200:	d062      	beq.n	80012c8 <HAL_RCC_OscConfig+0x118>
 8001202:	687b      	ldr	r3, [r7, #4]
 8001204:	685b      	ldr	r3, [r3, #4]
 8001206:	2b00      	cmp	r3, #0
 8001208:	d15e      	bne.n	80012c8 <HAL_RCC_OscConfig+0x118>
      {
        return HAL_ERROR;
 800120a:	2301      	movs	r3, #1
 800120c:	e32a      	b.n	8001864 <HAL_RCC_OscConfig+0x6b4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	685a      	ldr	r2, [r3, #4]
 8001212:	2380      	movs	r3, #128	; 0x80
 8001214:	025b      	lsls	r3, r3, #9
 8001216:	429a      	cmp	r2, r3
 8001218:	d107      	bne.n	800122a <HAL_RCC_OscConfig+0x7a>
 800121a:	4bb1      	ldr	r3, [pc, #708]	; (80014e0 <HAL_RCC_OscConfig+0x330>)
 800121c:	681a      	ldr	r2, [r3, #0]
 800121e:	4bb0      	ldr	r3, [pc, #704]	; (80014e0 <HAL_RCC_OscConfig+0x330>)
 8001220:	2180      	movs	r1, #128	; 0x80
 8001222:	0249      	lsls	r1, r1, #9
 8001224:	430a      	orrs	r2, r1
 8001226:	601a      	str	r2, [r3, #0]
 8001228:	e020      	b.n	800126c <HAL_RCC_OscConfig+0xbc>
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	685a      	ldr	r2, [r3, #4]
 800122e:	23a0      	movs	r3, #160	; 0xa0
 8001230:	02db      	lsls	r3, r3, #11
 8001232:	429a      	cmp	r2, r3
 8001234:	d10e      	bne.n	8001254 <HAL_RCC_OscConfig+0xa4>
 8001236:	4baa      	ldr	r3, [pc, #680]	; (80014e0 <HAL_RCC_OscConfig+0x330>)
 8001238:	681a      	ldr	r2, [r3, #0]
 800123a:	4ba9      	ldr	r3, [pc, #676]	; (80014e0 <HAL_RCC_OscConfig+0x330>)
 800123c:	2180      	movs	r1, #128	; 0x80
 800123e:	02c9      	lsls	r1, r1, #11
 8001240:	430a      	orrs	r2, r1
 8001242:	601a      	str	r2, [r3, #0]
 8001244:	4ba6      	ldr	r3, [pc, #664]	; (80014e0 <HAL_RCC_OscConfig+0x330>)
 8001246:	681a      	ldr	r2, [r3, #0]
 8001248:	4ba5      	ldr	r3, [pc, #660]	; (80014e0 <HAL_RCC_OscConfig+0x330>)
 800124a:	2180      	movs	r1, #128	; 0x80
 800124c:	0249      	lsls	r1, r1, #9
 800124e:	430a      	orrs	r2, r1
 8001250:	601a      	str	r2, [r3, #0]
 8001252:	e00b      	b.n	800126c <HAL_RCC_OscConfig+0xbc>
 8001254:	4ba2      	ldr	r3, [pc, #648]	; (80014e0 <HAL_RCC_OscConfig+0x330>)
 8001256:	681a      	ldr	r2, [r3, #0]
 8001258:	4ba1      	ldr	r3, [pc, #644]	; (80014e0 <HAL_RCC_OscConfig+0x330>)
 800125a:	49a2      	ldr	r1, [pc, #648]	; (80014e4 <HAL_RCC_OscConfig+0x334>)
 800125c:	400a      	ands	r2, r1
 800125e:	601a      	str	r2, [r3, #0]
 8001260:	4b9f      	ldr	r3, [pc, #636]	; (80014e0 <HAL_RCC_OscConfig+0x330>)
 8001262:	681a      	ldr	r2, [r3, #0]
 8001264:	4b9e      	ldr	r3, [pc, #632]	; (80014e0 <HAL_RCC_OscConfig+0x330>)
 8001266:	49a0      	ldr	r1, [pc, #640]	; (80014e8 <HAL_RCC_OscConfig+0x338>)
 8001268:	400a      	ands	r2, r1
 800126a:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800126c:	687b      	ldr	r3, [r7, #4]
 800126e:	685b      	ldr	r3, [r3, #4]
 8001270:	2b00      	cmp	r3, #0
 8001272:	d014      	beq.n	800129e <HAL_RCC_OscConfig+0xee>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001274:	f7ff fac0 	bl	80007f8 <HAL_GetTick>
 8001278:	0003      	movs	r3, r0
 800127a:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800127c:	e008      	b.n	8001290 <HAL_RCC_OscConfig+0xe0>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800127e:	f7ff fabb 	bl	80007f8 <HAL_GetTick>
 8001282:	0002      	movs	r2, r0
 8001284:	693b      	ldr	r3, [r7, #16]
 8001286:	1ad3      	subs	r3, r2, r3
 8001288:	2b64      	cmp	r3, #100	; 0x64
 800128a:	d901      	bls.n	8001290 <HAL_RCC_OscConfig+0xe0>
          {
            return HAL_TIMEOUT;
 800128c:	2303      	movs	r3, #3
 800128e:	e2e9      	b.n	8001864 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001290:	4b93      	ldr	r3, [pc, #588]	; (80014e0 <HAL_RCC_OscConfig+0x330>)
 8001292:	681a      	ldr	r2, [r3, #0]
 8001294:	2380      	movs	r3, #128	; 0x80
 8001296:	029b      	lsls	r3, r3, #10
 8001298:	4013      	ands	r3, r2
 800129a:	d0f0      	beq.n	800127e <HAL_RCC_OscConfig+0xce>
 800129c:	e015      	b.n	80012ca <HAL_RCC_OscConfig+0x11a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800129e:	f7ff faab 	bl	80007f8 <HAL_GetTick>
 80012a2:	0003      	movs	r3, r0
 80012a4:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80012a6:	e008      	b.n	80012ba <HAL_RCC_OscConfig+0x10a>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80012a8:	f7ff faa6 	bl	80007f8 <HAL_GetTick>
 80012ac:	0002      	movs	r2, r0
 80012ae:	693b      	ldr	r3, [r7, #16]
 80012b0:	1ad3      	subs	r3, r2, r3
 80012b2:	2b64      	cmp	r3, #100	; 0x64
 80012b4:	d901      	bls.n	80012ba <HAL_RCC_OscConfig+0x10a>
          {
            return HAL_TIMEOUT;
 80012b6:	2303      	movs	r3, #3
 80012b8:	e2d4      	b.n	8001864 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80012ba:	4b89      	ldr	r3, [pc, #548]	; (80014e0 <HAL_RCC_OscConfig+0x330>)
 80012bc:	681a      	ldr	r2, [r3, #0]
 80012be:	2380      	movs	r3, #128	; 0x80
 80012c0:	029b      	lsls	r3, r3, #10
 80012c2:	4013      	ands	r3, r2
 80012c4:	d1f0      	bne.n	80012a8 <HAL_RCC_OscConfig+0xf8>
 80012c6:	e000      	b.n	80012ca <HAL_RCC_OscConfig+0x11a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80012c8:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80012ca:	687b      	ldr	r3, [r7, #4]
 80012cc:	681b      	ldr	r3, [r3, #0]
 80012ce:	2202      	movs	r2, #2
 80012d0:	4013      	ands	r3, r2
 80012d2:	d100      	bne.n	80012d6 <HAL_RCC_OscConfig+0x126>
 80012d4:	e099      	b.n	800140a <HAL_RCC_OscConfig+0x25a>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80012d6:	4b82      	ldr	r3, [pc, #520]	; (80014e0 <HAL_RCC_OscConfig+0x330>)
 80012d8:	689b      	ldr	r3, [r3, #8]
 80012da:	2238      	movs	r2, #56	; 0x38
 80012dc:	4013      	ands	r3, r2
 80012de:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80012e0:	4b7f      	ldr	r3, [pc, #508]	; (80014e0 <HAL_RCC_OscConfig+0x330>)
 80012e2:	68db      	ldr	r3, [r3, #12]
 80012e4:	2203      	movs	r2, #3
 80012e6:	4013      	ands	r3, r2
 80012e8:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 80012ea:	69bb      	ldr	r3, [r7, #24]
 80012ec:	2b10      	cmp	r3, #16
 80012ee:	d102      	bne.n	80012f6 <HAL_RCC_OscConfig+0x146>
 80012f0:	697b      	ldr	r3, [r7, #20]
 80012f2:	2b02      	cmp	r3, #2
 80012f4:	d002      	beq.n	80012fc <HAL_RCC_OscConfig+0x14c>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 80012f6:	69bb      	ldr	r3, [r7, #24]
 80012f8:	2b00      	cmp	r3, #0
 80012fa:	d135      	bne.n	8001368 <HAL_RCC_OscConfig+0x1b8>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80012fc:	4b78      	ldr	r3, [pc, #480]	; (80014e0 <HAL_RCC_OscConfig+0x330>)
 80012fe:	681a      	ldr	r2, [r3, #0]
 8001300:	2380      	movs	r3, #128	; 0x80
 8001302:	00db      	lsls	r3, r3, #3
 8001304:	4013      	ands	r3, r2
 8001306:	d005      	beq.n	8001314 <HAL_RCC_OscConfig+0x164>
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	68db      	ldr	r3, [r3, #12]
 800130c:	2b00      	cmp	r3, #0
 800130e:	d101      	bne.n	8001314 <HAL_RCC_OscConfig+0x164>
      {
        return HAL_ERROR;
 8001310:	2301      	movs	r3, #1
 8001312:	e2a7      	b.n	8001864 <HAL_RCC_OscConfig+0x6b4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001314:	4b72      	ldr	r3, [pc, #456]	; (80014e0 <HAL_RCC_OscConfig+0x330>)
 8001316:	685b      	ldr	r3, [r3, #4]
 8001318:	4a74      	ldr	r2, [pc, #464]	; (80014ec <HAL_RCC_OscConfig+0x33c>)
 800131a:	4013      	ands	r3, r2
 800131c:	0019      	movs	r1, r3
 800131e:	687b      	ldr	r3, [r7, #4]
 8001320:	695b      	ldr	r3, [r3, #20]
 8001322:	021a      	lsls	r2, r3, #8
 8001324:	4b6e      	ldr	r3, [pc, #440]	; (80014e0 <HAL_RCC_OscConfig+0x330>)
 8001326:	430a      	orrs	r2, r1
 8001328:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 800132a:	69bb      	ldr	r3, [r7, #24]
 800132c:	2b00      	cmp	r3, #0
 800132e:	d112      	bne.n	8001356 <HAL_RCC_OscConfig+0x1a6>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8001330:	4b6b      	ldr	r3, [pc, #428]	; (80014e0 <HAL_RCC_OscConfig+0x330>)
 8001332:	681b      	ldr	r3, [r3, #0]
 8001334:	4a6e      	ldr	r2, [pc, #440]	; (80014f0 <HAL_RCC_OscConfig+0x340>)
 8001336:	4013      	ands	r3, r2
 8001338:	0019      	movs	r1, r3
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	691a      	ldr	r2, [r3, #16]
 800133e:	4b68      	ldr	r3, [pc, #416]	; (80014e0 <HAL_RCC_OscConfig+0x330>)
 8001340:	430a      	orrs	r2, r1
 8001342:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8001344:	4b66      	ldr	r3, [pc, #408]	; (80014e0 <HAL_RCC_OscConfig+0x330>)
 8001346:	681b      	ldr	r3, [r3, #0]
 8001348:	0adb      	lsrs	r3, r3, #11
 800134a:	2207      	movs	r2, #7
 800134c:	4013      	ands	r3, r2
 800134e:	4a69      	ldr	r2, [pc, #420]	; (80014f4 <HAL_RCC_OscConfig+0x344>)
 8001350:	40da      	lsrs	r2, r3
 8001352:	4b69      	ldr	r3, [pc, #420]	; (80014f8 <HAL_RCC_OscConfig+0x348>)
 8001354:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8001356:	4b69      	ldr	r3, [pc, #420]	; (80014fc <HAL_RCC_OscConfig+0x34c>)
 8001358:	681b      	ldr	r3, [r3, #0]
 800135a:	0018      	movs	r0, r3
 800135c:	f7ff f9f0 	bl	8000740 <HAL_InitTick>
 8001360:	1e03      	subs	r3, r0, #0
 8001362:	d051      	beq.n	8001408 <HAL_RCC_OscConfig+0x258>
        {
          return HAL_ERROR;
 8001364:	2301      	movs	r3, #1
 8001366:	e27d      	b.n	8001864 <HAL_RCC_OscConfig+0x6b4>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	68db      	ldr	r3, [r3, #12]
 800136c:	2b00      	cmp	r3, #0
 800136e:	d030      	beq.n	80013d2 <HAL_RCC_OscConfig+0x222>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8001370:	4b5b      	ldr	r3, [pc, #364]	; (80014e0 <HAL_RCC_OscConfig+0x330>)
 8001372:	681b      	ldr	r3, [r3, #0]
 8001374:	4a5e      	ldr	r2, [pc, #376]	; (80014f0 <HAL_RCC_OscConfig+0x340>)
 8001376:	4013      	ands	r3, r2
 8001378:	0019      	movs	r1, r3
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	691a      	ldr	r2, [r3, #16]
 800137e:	4b58      	ldr	r3, [pc, #352]	; (80014e0 <HAL_RCC_OscConfig+0x330>)
 8001380:	430a      	orrs	r2, r1
 8001382:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 8001384:	4b56      	ldr	r3, [pc, #344]	; (80014e0 <HAL_RCC_OscConfig+0x330>)
 8001386:	681a      	ldr	r2, [r3, #0]
 8001388:	4b55      	ldr	r3, [pc, #340]	; (80014e0 <HAL_RCC_OscConfig+0x330>)
 800138a:	2180      	movs	r1, #128	; 0x80
 800138c:	0049      	lsls	r1, r1, #1
 800138e:	430a      	orrs	r2, r1
 8001390:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001392:	f7ff fa31 	bl	80007f8 <HAL_GetTick>
 8001396:	0003      	movs	r3, r0
 8001398:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800139a:	e008      	b.n	80013ae <HAL_RCC_OscConfig+0x1fe>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800139c:	f7ff fa2c 	bl	80007f8 <HAL_GetTick>
 80013a0:	0002      	movs	r2, r0
 80013a2:	693b      	ldr	r3, [r7, #16]
 80013a4:	1ad3      	subs	r3, r2, r3
 80013a6:	2b02      	cmp	r3, #2
 80013a8:	d901      	bls.n	80013ae <HAL_RCC_OscConfig+0x1fe>
          {
            return HAL_TIMEOUT;
 80013aa:	2303      	movs	r3, #3
 80013ac:	e25a      	b.n	8001864 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80013ae:	4b4c      	ldr	r3, [pc, #304]	; (80014e0 <HAL_RCC_OscConfig+0x330>)
 80013b0:	681a      	ldr	r2, [r3, #0]
 80013b2:	2380      	movs	r3, #128	; 0x80
 80013b4:	00db      	lsls	r3, r3, #3
 80013b6:	4013      	ands	r3, r2
 80013b8:	d0f0      	beq.n	800139c <HAL_RCC_OscConfig+0x1ec>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80013ba:	4b49      	ldr	r3, [pc, #292]	; (80014e0 <HAL_RCC_OscConfig+0x330>)
 80013bc:	685b      	ldr	r3, [r3, #4]
 80013be:	4a4b      	ldr	r2, [pc, #300]	; (80014ec <HAL_RCC_OscConfig+0x33c>)
 80013c0:	4013      	ands	r3, r2
 80013c2:	0019      	movs	r1, r3
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	695b      	ldr	r3, [r3, #20]
 80013c8:	021a      	lsls	r2, r3, #8
 80013ca:	4b45      	ldr	r3, [pc, #276]	; (80014e0 <HAL_RCC_OscConfig+0x330>)
 80013cc:	430a      	orrs	r2, r1
 80013ce:	605a      	str	r2, [r3, #4]
 80013d0:	e01b      	b.n	800140a <HAL_RCC_OscConfig+0x25a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 80013d2:	4b43      	ldr	r3, [pc, #268]	; (80014e0 <HAL_RCC_OscConfig+0x330>)
 80013d4:	681a      	ldr	r2, [r3, #0]
 80013d6:	4b42      	ldr	r3, [pc, #264]	; (80014e0 <HAL_RCC_OscConfig+0x330>)
 80013d8:	4949      	ldr	r1, [pc, #292]	; (8001500 <HAL_RCC_OscConfig+0x350>)
 80013da:	400a      	ands	r2, r1
 80013dc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80013de:	f7ff fa0b 	bl	80007f8 <HAL_GetTick>
 80013e2:	0003      	movs	r3, r0
 80013e4:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80013e6:	e008      	b.n	80013fa <HAL_RCC_OscConfig+0x24a>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80013e8:	f7ff fa06 	bl	80007f8 <HAL_GetTick>
 80013ec:	0002      	movs	r2, r0
 80013ee:	693b      	ldr	r3, [r7, #16]
 80013f0:	1ad3      	subs	r3, r2, r3
 80013f2:	2b02      	cmp	r3, #2
 80013f4:	d901      	bls.n	80013fa <HAL_RCC_OscConfig+0x24a>
          {
            return HAL_TIMEOUT;
 80013f6:	2303      	movs	r3, #3
 80013f8:	e234      	b.n	8001864 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80013fa:	4b39      	ldr	r3, [pc, #228]	; (80014e0 <HAL_RCC_OscConfig+0x330>)
 80013fc:	681a      	ldr	r2, [r3, #0]
 80013fe:	2380      	movs	r3, #128	; 0x80
 8001400:	00db      	lsls	r3, r3, #3
 8001402:	4013      	ands	r3, r2
 8001404:	d1f0      	bne.n	80013e8 <HAL_RCC_OscConfig+0x238>
 8001406:	e000      	b.n	800140a <HAL_RCC_OscConfig+0x25a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001408:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	681b      	ldr	r3, [r3, #0]
 800140e:	2208      	movs	r2, #8
 8001410:	4013      	ands	r3, r2
 8001412:	d047      	beq.n	80014a4 <HAL_RCC_OscConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8001414:	4b32      	ldr	r3, [pc, #200]	; (80014e0 <HAL_RCC_OscConfig+0x330>)
 8001416:	689b      	ldr	r3, [r3, #8]
 8001418:	2238      	movs	r2, #56	; 0x38
 800141a:	4013      	ands	r3, r2
 800141c:	2b18      	cmp	r3, #24
 800141e:	d10a      	bne.n	8001436 <HAL_RCC_OscConfig+0x286>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 8001420:	4b2f      	ldr	r3, [pc, #188]	; (80014e0 <HAL_RCC_OscConfig+0x330>)
 8001422:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001424:	2202      	movs	r2, #2
 8001426:	4013      	ands	r3, r2
 8001428:	d03c      	beq.n	80014a4 <HAL_RCC_OscConfig+0x2f4>
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	699b      	ldr	r3, [r3, #24]
 800142e:	2b00      	cmp	r3, #0
 8001430:	d138      	bne.n	80014a4 <HAL_RCC_OscConfig+0x2f4>
      {
        return HAL_ERROR;
 8001432:	2301      	movs	r3, #1
 8001434:	e216      	b.n	8001864 <HAL_RCC_OscConfig+0x6b4>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	699b      	ldr	r3, [r3, #24]
 800143a:	2b00      	cmp	r3, #0
 800143c:	d019      	beq.n	8001472 <HAL_RCC_OscConfig+0x2c2>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 800143e:	4b28      	ldr	r3, [pc, #160]	; (80014e0 <HAL_RCC_OscConfig+0x330>)
 8001440:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001442:	4b27      	ldr	r3, [pc, #156]	; (80014e0 <HAL_RCC_OscConfig+0x330>)
 8001444:	2101      	movs	r1, #1
 8001446:	430a      	orrs	r2, r1
 8001448:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800144a:	f7ff f9d5 	bl	80007f8 <HAL_GetTick>
 800144e:	0003      	movs	r3, r0
 8001450:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001452:	e008      	b.n	8001466 <HAL_RCC_OscConfig+0x2b6>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001454:	f7ff f9d0 	bl	80007f8 <HAL_GetTick>
 8001458:	0002      	movs	r2, r0
 800145a:	693b      	ldr	r3, [r7, #16]
 800145c:	1ad3      	subs	r3, r2, r3
 800145e:	2b02      	cmp	r3, #2
 8001460:	d901      	bls.n	8001466 <HAL_RCC_OscConfig+0x2b6>
          {
            return HAL_TIMEOUT;
 8001462:	2303      	movs	r3, #3
 8001464:	e1fe      	b.n	8001864 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001466:	4b1e      	ldr	r3, [pc, #120]	; (80014e0 <HAL_RCC_OscConfig+0x330>)
 8001468:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800146a:	2202      	movs	r2, #2
 800146c:	4013      	ands	r3, r2
 800146e:	d0f1      	beq.n	8001454 <HAL_RCC_OscConfig+0x2a4>
 8001470:	e018      	b.n	80014a4 <HAL_RCC_OscConfig+0x2f4>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 8001472:	4b1b      	ldr	r3, [pc, #108]	; (80014e0 <HAL_RCC_OscConfig+0x330>)
 8001474:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001476:	4b1a      	ldr	r3, [pc, #104]	; (80014e0 <HAL_RCC_OscConfig+0x330>)
 8001478:	2101      	movs	r1, #1
 800147a:	438a      	bics	r2, r1
 800147c:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800147e:	f7ff f9bb 	bl	80007f8 <HAL_GetTick>
 8001482:	0003      	movs	r3, r0
 8001484:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001486:	e008      	b.n	800149a <HAL_RCC_OscConfig+0x2ea>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001488:	f7ff f9b6 	bl	80007f8 <HAL_GetTick>
 800148c:	0002      	movs	r2, r0
 800148e:	693b      	ldr	r3, [r7, #16]
 8001490:	1ad3      	subs	r3, r2, r3
 8001492:	2b02      	cmp	r3, #2
 8001494:	d901      	bls.n	800149a <HAL_RCC_OscConfig+0x2ea>
          {
            return HAL_TIMEOUT;
 8001496:	2303      	movs	r3, #3
 8001498:	e1e4      	b.n	8001864 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800149a:	4b11      	ldr	r3, [pc, #68]	; (80014e0 <HAL_RCC_OscConfig+0x330>)
 800149c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800149e:	2202      	movs	r2, #2
 80014a0:	4013      	ands	r3, r2
 80014a2:	d1f1      	bne.n	8001488 <HAL_RCC_OscConfig+0x2d8>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	681b      	ldr	r3, [r3, #0]
 80014a8:	2204      	movs	r2, #4
 80014aa:	4013      	ands	r3, r2
 80014ac:	d100      	bne.n	80014b0 <HAL_RCC_OscConfig+0x300>
 80014ae:	e0c7      	b.n	8001640 <HAL_RCC_OscConfig+0x490>
  {
    FlagStatus       pwrclkchanged = RESET;
 80014b0:	231f      	movs	r3, #31
 80014b2:	18fb      	adds	r3, r7, r3
 80014b4:	2200      	movs	r2, #0
 80014b6:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 80014b8:	4b09      	ldr	r3, [pc, #36]	; (80014e0 <HAL_RCC_OscConfig+0x330>)
 80014ba:	689b      	ldr	r3, [r3, #8]
 80014bc:	2238      	movs	r2, #56	; 0x38
 80014be:	4013      	ands	r3, r2
 80014c0:	2b20      	cmp	r3, #32
 80014c2:	d11f      	bne.n	8001504 <HAL_RCC_OscConfig+0x354>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 80014c4:	4b06      	ldr	r3, [pc, #24]	; (80014e0 <HAL_RCC_OscConfig+0x330>)
 80014c6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80014c8:	2202      	movs	r2, #2
 80014ca:	4013      	ands	r3, r2
 80014cc:	d100      	bne.n	80014d0 <HAL_RCC_OscConfig+0x320>
 80014ce:	e0b7      	b.n	8001640 <HAL_RCC_OscConfig+0x490>
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	689b      	ldr	r3, [r3, #8]
 80014d4:	2b00      	cmp	r3, #0
 80014d6:	d000      	beq.n	80014da <HAL_RCC_OscConfig+0x32a>
 80014d8:	e0b2      	b.n	8001640 <HAL_RCC_OscConfig+0x490>
      {
        return HAL_ERROR;
 80014da:	2301      	movs	r3, #1
 80014dc:	e1c2      	b.n	8001864 <HAL_RCC_OscConfig+0x6b4>
 80014de:	46c0      	nop			; (mov r8, r8)
 80014e0:	40021000 	.word	0x40021000
 80014e4:	fffeffff 	.word	0xfffeffff
 80014e8:	fffbffff 	.word	0xfffbffff
 80014ec:	ffff80ff 	.word	0xffff80ff
 80014f0:	ffffc7ff 	.word	0xffffc7ff
 80014f4:	00f42400 	.word	0x00f42400
 80014f8:	20000000 	.word	0x20000000
 80014fc:	20000004 	.word	0x20000004
 8001500:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8001504:	4bb5      	ldr	r3, [pc, #724]	; (80017dc <HAL_RCC_OscConfig+0x62c>)
 8001506:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001508:	2380      	movs	r3, #128	; 0x80
 800150a:	055b      	lsls	r3, r3, #21
 800150c:	4013      	ands	r3, r2
 800150e:	d101      	bne.n	8001514 <HAL_RCC_OscConfig+0x364>
 8001510:	2301      	movs	r3, #1
 8001512:	e000      	b.n	8001516 <HAL_RCC_OscConfig+0x366>
 8001514:	2300      	movs	r3, #0
 8001516:	2b00      	cmp	r3, #0
 8001518:	d011      	beq.n	800153e <HAL_RCC_OscConfig+0x38e>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 800151a:	4bb0      	ldr	r3, [pc, #704]	; (80017dc <HAL_RCC_OscConfig+0x62c>)
 800151c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800151e:	4baf      	ldr	r3, [pc, #700]	; (80017dc <HAL_RCC_OscConfig+0x62c>)
 8001520:	2180      	movs	r1, #128	; 0x80
 8001522:	0549      	lsls	r1, r1, #21
 8001524:	430a      	orrs	r2, r1
 8001526:	63da      	str	r2, [r3, #60]	; 0x3c
 8001528:	4bac      	ldr	r3, [pc, #688]	; (80017dc <HAL_RCC_OscConfig+0x62c>)
 800152a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800152c:	2380      	movs	r3, #128	; 0x80
 800152e:	055b      	lsls	r3, r3, #21
 8001530:	4013      	ands	r3, r2
 8001532:	60fb      	str	r3, [r7, #12]
 8001534:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 8001536:	231f      	movs	r3, #31
 8001538:	18fb      	adds	r3, r7, r3
 800153a:	2201      	movs	r2, #1
 800153c:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800153e:	4ba8      	ldr	r3, [pc, #672]	; (80017e0 <HAL_RCC_OscConfig+0x630>)
 8001540:	681a      	ldr	r2, [r3, #0]
 8001542:	2380      	movs	r3, #128	; 0x80
 8001544:	005b      	lsls	r3, r3, #1
 8001546:	4013      	ands	r3, r2
 8001548:	d11a      	bne.n	8001580 <HAL_RCC_OscConfig+0x3d0>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800154a:	4ba5      	ldr	r3, [pc, #660]	; (80017e0 <HAL_RCC_OscConfig+0x630>)
 800154c:	681a      	ldr	r2, [r3, #0]
 800154e:	4ba4      	ldr	r3, [pc, #656]	; (80017e0 <HAL_RCC_OscConfig+0x630>)
 8001550:	2180      	movs	r1, #128	; 0x80
 8001552:	0049      	lsls	r1, r1, #1
 8001554:	430a      	orrs	r2, r1
 8001556:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 8001558:	f7ff f94e 	bl	80007f8 <HAL_GetTick>
 800155c:	0003      	movs	r3, r0
 800155e:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001560:	e008      	b.n	8001574 <HAL_RCC_OscConfig+0x3c4>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001562:	f7ff f949 	bl	80007f8 <HAL_GetTick>
 8001566:	0002      	movs	r2, r0
 8001568:	693b      	ldr	r3, [r7, #16]
 800156a:	1ad3      	subs	r3, r2, r3
 800156c:	2b02      	cmp	r3, #2
 800156e:	d901      	bls.n	8001574 <HAL_RCC_OscConfig+0x3c4>
          {
            return HAL_TIMEOUT;
 8001570:	2303      	movs	r3, #3
 8001572:	e177      	b.n	8001864 <HAL_RCC_OscConfig+0x6b4>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001574:	4b9a      	ldr	r3, [pc, #616]	; (80017e0 <HAL_RCC_OscConfig+0x630>)
 8001576:	681a      	ldr	r2, [r3, #0]
 8001578:	2380      	movs	r3, #128	; 0x80
 800157a:	005b      	lsls	r3, r3, #1
 800157c:	4013      	ands	r3, r2
 800157e:	d0f0      	beq.n	8001562 <HAL_RCC_OscConfig+0x3b2>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	689b      	ldr	r3, [r3, #8]
 8001584:	2b01      	cmp	r3, #1
 8001586:	d106      	bne.n	8001596 <HAL_RCC_OscConfig+0x3e6>
 8001588:	4b94      	ldr	r3, [pc, #592]	; (80017dc <HAL_RCC_OscConfig+0x62c>)
 800158a:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800158c:	4b93      	ldr	r3, [pc, #588]	; (80017dc <HAL_RCC_OscConfig+0x62c>)
 800158e:	2101      	movs	r1, #1
 8001590:	430a      	orrs	r2, r1
 8001592:	65da      	str	r2, [r3, #92]	; 0x5c
 8001594:	e01c      	b.n	80015d0 <HAL_RCC_OscConfig+0x420>
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	689b      	ldr	r3, [r3, #8]
 800159a:	2b05      	cmp	r3, #5
 800159c:	d10c      	bne.n	80015b8 <HAL_RCC_OscConfig+0x408>
 800159e:	4b8f      	ldr	r3, [pc, #572]	; (80017dc <HAL_RCC_OscConfig+0x62c>)
 80015a0:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80015a2:	4b8e      	ldr	r3, [pc, #568]	; (80017dc <HAL_RCC_OscConfig+0x62c>)
 80015a4:	2104      	movs	r1, #4
 80015a6:	430a      	orrs	r2, r1
 80015a8:	65da      	str	r2, [r3, #92]	; 0x5c
 80015aa:	4b8c      	ldr	r3, [pc, #560]	; (80017dc <HAL_RCC_OscConfig+0x62c>)
 80015ac:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80015ae:	4b8b      	ldr	r3, [pc, #556]	; (80017dc <HAL_RCC_OscConfig+0x62c>)
 80015b0:	2101      	movs	r1, #1
 80015b2:	430a      	orrs	r2, r1
 80015b4:	65da      	str	r2, [r3, #92]	; 0x5c
 80015b6:	e00b      	b.n	80015d0 <HAL_RCC_OscConfig+0x420>
 80015b8:	4b88      	ldr	r3, [pc, #544]	; (80017dc <HAL_RCC_OscConfig+0x62c>)
 80015ba:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80015bc:	4b87      	ldr	r3, [pc, #540]	; (80017dc <HAL_RCC_OscConfig+0x62c>)
 80015be:	2101      	movs	r1, #1
 80015c0:	438a      	bics	r2, r1
 80015c2:	65da      	str	r2, [r3, #92]	; 0x5c
 80015c4:	4b85      	ldr	r3, [pc, #532]	; (80017dc <HAL_RCC_OscConfig+0x62c>)
 80015c6:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80015c8:	4b84      	ldr	r3, [pc, #528]	; (80017dc <HAL_RCC_OscConfig+0x62c>)
 80015ca:	2104      	movs	r1, #4
 80015cc:	438a      	bics	r2, r1
 80015ce:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	689b      	ldr	r3, [r3, #8]
 80015d4:	2b00      	cmp	r3, #0
 80015d6:	d014      	beq.n	8001602 <HAL_RCC_OscConfig+0x452>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80015d8:	f7ff f90e 	bl	80007f8 <HAL_GetTick>
 80015dc:	0003      	movs	r3, r0
 80015de:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80015e0:	e009      	b.n	80015f6 <HAL_RCC_OscConfig+0x446>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80015e2:	f7ff f909 	bl	80007f8 <HAL_GetTick>
 80015e6:	0002      	movs	r2, r0
 80015e8:	693b      	ldr	r3, [r7, #16]
 80015ea:	1ad3      	subs	r3, r2, r3
 80015ec:	4a7d      	ldr	r2, [pc, #500]	; (80017e4 <HAL_RCC_OscConfig+0x634>)
 80015ee:	4293      	cmp	r3, r2
 80015f0:	d901      	bls.n	80015f6 <HAL_RCC_OscConfig+0x446>
          {
            return HAL_TIMEOUT;
 80015f2:	2303      	movs	r3, #3
 80015f4:	e136      	b.n	8001864 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80015f6:	4b79      	ldr	r3, [pc, #484]	; (80017dc <HAL_RCC_OscConfig+0x62c>)
 80015f8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80015fa:	2202      	movs	r2, #2
 80015fc:	4013      	ands	r3, r2
 80015fe:	d0f0      	beq.n	80015e2 <HAL_RCC_OscConfig+0x432>
 8001600:	e013      	b.n	800162a <HAL_RCC_OscConfig+0x47a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001602:	f7ff f8f9 	bl	80007f8 <HAL_GetTick>
 8001606:	0003      	movs	r3, r0
 8001608:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800160a:	e009      	b.n	8001620 <HAL_RCC_OscConfig+0x470>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800160c:	f7ff f8f4 	bl	80007f8 <HAL_GetTick>
 8001610:	0002      	movs	r2, r0
 8001612:	693b      	ldr	r3, [r7, #16]
 8001614:	1ad3      	subs	r3, r2, r3
 8001616:	4a73      	ldr	r2, [pc, #460]	; (80017e4 <HAL_RCC_OscConfig+0x634>)
 8001618:	4293      	cmp	r3, r2
 800161a:	d901      	bls.n	8001620 <HAL_RCC_OscConfig+0x470>
          {
            return HAL_TIMEOUT;
 800161c:	2303      	movs	r3, #3
 800161e:	e121      	b.n	8001864 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001620:	4b6e      	ldr	r3, [pc, #440]	; (80017dc <HAL_RCC_OscConfig+0x62c>)
 8001622:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001624:	2202      	movs	r2, #2
 8001626:	4013      	ands	r3, r2
 8001628:	d1f0      	bne.n	800160c <HAL_RCC_OscConfig+0x45c>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 800162a:	231f      	movs	r3, #31
 800162c:	18fb      	adds	r3, r7, r3
 800162e:	781b      	ldrb	r3, [r3, #0]
 8001630:	2b01      	cmp	r3, #1
 8001632:	d105      	bne.n	8001640 <HAL_RCC_OscConfig+0x490>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8001634:	4b69      	ldr	r3, [pc, #420]	; (80017dc <HAL_RCC_OscConfig+0x62c>)
 8001636:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001638:	4b68      	ldr	r3, [pc, #416]	; (80017dc <HAL_RCC_OscConfig+0x62c>)
 800163a:	496b      	ldr	r1, [pc, #428]	; (80017e8 <HAL_RCC_OscConfig+0x638>)
 800163c:	400a      	ands	r2, r1
 800163e:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	681b      	ldr	r3, [r3, #0]
 8001644:	2220      	movs	r2, #32
 8001646:	4013      	ands	r3, r2
 8001648:	d039      	beq.n	80016be <HAL_RCC_OscConfig+0x50e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if (RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	69db      	ldr	r3, [r3, #28]
 800164e:	2b00      	cmp	r3, #0
 8001650:	d01b      	beq.n	800168a <HAL_RCC_OscConfig+0x4da>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8001652:	4b62      	ldr	r3, [pc, #392]	; (80017dc <HAL_RCC_OscConfig+0x62c>)
 8001654:	681a      	ldr	r2, [r3, #0]
 8001656:	4b61      	ldr	r3, [pc, #388]	; (80017dc <HAL_RCC_OscConfig+0x62c>)
 8001658:	2180      	movs	r1, #128	; 0x80
 800165a:	03c9      	lsls	r1, r1, #15
 800165c:	430a      	orrs	r2, r1
 800165e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001660:	f7ff f8ca 	bl	80007f8 <HAL_GetTick>
 8001664:	0003      	movs	r3, r0
 8001666:	613b      	str	r3, [r7, #16]

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8001668:	e008      	b.n	800167c <HAL_RCC_OscConfig+0x4cc>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800166a:	f7ff f8c5 	bl	80007f8 <HAL_GetTick>
 800166e:	0002      	movs	r2, r0
 8001670:	693b      	ldr	r3, [r7, #16]
 8001672:	1ad3      	subs	r3, r2, r3
 8001674:	2b02      	cmp	r3, #2
 8001676:	d901      	bls.n	800167c <HAL_RCC_OscConfig+0x4cc>
        {
          return HAL_TIMEOUT;
 8001678:	2303      	movs	r3, #3
 800167a:	e0f3      	b.n	8001864 <HAL_RCC_OscConfig+0x6b4>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 800167c:	4b57      	ldr	r3, [pc, #348]	; (80017dc <HAL_RCC_OscConfig+0x62c>)
 800167e:	681a      	ldr	r2, [r3, #0]
 8001680:	2380      	movs	r3, #128	; 0x80
 8001682:	041b      	lsls	r3, r3, #16
 8001684:	4013      	ands	r3, r2
 8001686:	d0f0      	beq.n	800166a <HAL_RCC_OscConfig+0x4ba>
 8001688:	e019      	b.n	80016be <HAL_RCC_OscConfig+0x50e>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800168a:	4b54      	ldr	r3, [pc, #336]	; (80017dc <HAL_RCC_OscConfig+0x62c>)
 800168c:	681a      	ldr	r2, [r3, #0]
 800168e:	4b53      	ldr	r3, [pc, #332]	; (80017dc <HAL_RCC_OscConfig+0x62c>)
 8001690:	4956      	ldr	r1, [pc, #344]	; (80017ec <HAL_RCC_OscConfig+0x63c>)
 8001692:	400a      	ands	r2, r1
 8001694:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001696:	f7ff f8af 	bl	80007f8 <HAL_GetTick>
 800169a:	0003      	movs	r3, r0
 800169c:	613b      	str	r3, [r7, #16]

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 800169e:	e008      	b.n	80016b2 <HAL_RCC_OscConfig+0x502>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80016a0:	f7ff f8aa 	bl	80007f8 <HAL_GetTick>
 80016a4:	0002      	movs	r2, r0
 80016a6:	693b      	ldr	r3, [r7, #16]
 80016a8:	1ad3      	subs	r3, r2, r3
 80016aa:	2b02      	cmp	r3, #2
 80016ac:	d901      	bls.n	80016b2 <HAL_RCC_OscConfig+0x502>
        {
          return HAL_TIMEOUT;
 80016ae:	2303      	movs	r3, #3
 80016b0:	e0d8      	b.n	8001864 <HAL_RCC_OscConfig+0x6b4>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 80016b2:	4b4a      	ldr	r3, [pc, #296]	; (80017dc <HAL_RCC_OscConfig+0x62c>)
 80016b4:	681a      	ldr	r2, [r3, #0]
 80016b6:	2380      	movs	r3, #128	; 0x80
 80016b8:	041b      	lsls	r3, r3, #16
 80016ba:	4013      	ands	r3, r2
 80016bc:	d1f0      	bne.n	80016a0 <HAL_RCC_OscConfig+0x4f0>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	6a1b      	ldr	r3, [r3, #32]
 80016c2:	2b00      	cmp	r3, #0
 80016c4:	d100      	bne.n	80016c8 <HAL_RCC_OscConfig+0x518>
 80016c6:	e0cc      	b.n	8001862 <HAL_RCC_OscConfig+0x6b2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80016c8:	4b44      	ldr	r3, [pc, #272]	; (80017dc <HAL_RCC_OscConfig+0x62c>)
 80016ca:	689b      	ldr	r3, [r3, #8]
 80016cc:	2238      	movs	r2, #56	; 0x38
 80016ce:	4013      	ands	r3, r2
 80016d0:	2b10      	cmp	r3, #16
 80016d2:	d100      	bne.n	80016d6 <HAL_RCC_OscConfig+0x526>
 80016d4:	e07b      	b.n	80017ce <HAL_RCC_OscConfig+0x61e>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	6a1b      	ldr	r3, [r3, #32]
 80016da:	2b02      	cmp	r3, #2
 80016dc:	d156      	bne.n	800178c <HAL_RCC_OscConfig+0x5dc>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80016de:	4b3f      	ldr	r3, [pc, #252]	; (80017dc <HAL_RCC_OscConfig+0x62c>)
 80016e0:	681a      	ldr	r2, [r3, #0]
 80016e2:	4b3e      	ldr	r3, [pc, #248]	; (80017dc <HAL_RCC_OscConfig+0x62c>)
 80016e4:	4942      	ldr	r1, [pc, #264]	; (80017f0 <HAL_RCC_OscConfig+0x640>)
 80016e6:	400a      	ands	r2, r1
 80016e8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80016ea:	f7ff f885 	bl	80007f8 <HAL_GetTick>
 80016ee:	0003      	movs	r3, r0
 80016f0:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80016f2:	e008      	b.n	8001706 <HAL_RCC_OscConfig+0x556>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80016f4:	f7ff f880 	bl	80007f8 <HAL_GetTick>
 80016f8:	0002      	movs	r2, r0
 80016fa:	693b      	ldr	r3, [r7, #16]
 80016fc:	1ad3      	subs	r3, r2, r3
 80016fe:	2b02      	cmp	r3, #2
 8001700:	d901      	bls.n	8001706 <HAL_RCC_OscConfig+0x556>
          {
            return HAL_TIMEOUT;
 8001702:	2303      	movs	r3, #3
 8001704:	e0ae      	b.n	8001864 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001706:	4b35      	ldr	r3, [pc, #212]	; (80017dc <HAL_RCC_OscConfig+0x62c>)
 8001708:	681a      	ldr	r2, [r3, #0]
 800170a:	2380      	movs	r3, #128	; 0x80
 800170c:	049b      	lsls	r3, r3, #18
 800170e:	4013      	ands	r3, r2
 8001710:	d1f0      	bne.n	80016f4 <HAL_RCC_OscConfig+0x544>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001712:	4b32      	ldr	r3, [pc, #200]	; (80017dc <HAL_RCC_OscConfig+0x62c>)
 8001714:	68db      	ldr	r3, [r3, #12]
 8001716:	4a37      	ldr	r2, [pc, #220]	; (80017f4 <HAL_RCC_OscConfig+0x644>)
 8001718:	4013      	ands	r3, r2
 800171a:	0019      	movs	r1, r3
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001724:	431a      	orrs	r2, r3
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800172a:	021b      	lsls	r3, r3, #8
 800172c:	431a      	orrs	r2, r3
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001732:	431a      	orrs	r2, r3
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001738:	431a      	orrs	r2, r3
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800173e:	431a      	orrs	r2, r3
 8001740:	4b26      	ldr	r3, [pc, #152]	; (80017dc <HAL_RCC_OscConfig+0x62c>)
 8001742:	430a      	orrs	r2, r1
 8001744:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLQ,
#endif /* RCC_PLLQ_SUPPORT */
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001746:	4b25      	ldr	r3, [pc, #148]	; (80017dc <HAL_RCC_OscConfig+0x62c>)
 8001748:	681a      	ldr	r2, [r3, #0]
 800174a:	4b24      	ldr	r3, [pc, #144]	; (80017dc <HAL_RCC_OscConfig+0x62c>)
 800174c:	2180      	movs	r1, #128	; 0x80
 800174e:	0449      	lsls	r1, r1, #17
 8001750:	430a      	orrs	r2, r1
 8001752:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 8001754:	4b21      	ldr	r3, [pc, #132]	; (80017dc <HAL_RCC_OscConfig+0x62c>)
 8001756:	68da      	ldr	r2, [r3, #12]
 8001758:	4b20      	ldr	r3, [pc, #128]	; (80017dc <HAL_RCC_OscConfig+0x62c>)
 800175a:	2180      	movs	r1, #128	; 0x80
 800175c:	0549      	lsls	r1, r1, #21
 800175e:	430a      	orrs	r2, r1
 8001760:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001762:	f7ff f849 	bl	80007f8 <HAL_GetTick>
 8001766:	0003      	movs	r3, r0
 8001768:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800176a:	e008      	b.n	800177e <HAL_RCC_OscConfig+0x5ce>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800176c:	f7ff f844 	bl	80007f8 <HAL_GetTick>
 8001770:	0002      	movs	r2, r0
 8001772:	693b      	ldr	r3, [r7, #16]
 8001774:	1ad3      	subs	r3, r2, r3
 8001776:	2b02      	cmp	r3, #2
 8001778:	d901      	bls.n	800177e <HAL_RCC_OscConfig+0x5ce>
          {
            return HAL_TIMEOUT;
 800177a:	2303      	movs	r3, #3
 800177c:	e072      	b.n	8001864 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800177e:	4b17      	ldr	r3, [pc, #92]	; (80017dc <HAL_RCC_OscConfig+0x62c>)
 8001780:	681a      	ldr	r2, [r3, #0]
 8001782:	2380      	movs	r3, #128	; 0x80
 8001784:	049b      	lsls	r3, r3, #18
 8001786:	4013      	ands	r3, r2
 8001788:	d0f0      	beq.n	800176c <HAL_RCC_OscConfig+0x5bc>
 800178a:	e06a      	b.n	8001862 <HAL_RCC_OscConfig+0x6b2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800178c:	4b13      	ldr	r3, [pc, #76]	; (80017dc <HAL_RCC_OscConfig+0x62c>)
 800178e:	681a      	ldr	r2, [r3, #0]
 8001790:	4b12      	ldr	r3, [pc, #72]	; (80017dc <HAL_RCC_OscConfig+0x62c>)
 8001792:	4917      	ldr	r1, [pc, #92]	; (80017f0 <HAL_RCC_OscConfig+0x640>)
 8001794:	400a      	ands	r2, r1
 8001796:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001798:	f7ff f82e 	bl	80007f8 <HAL_GetTick>
 800179c:	0003      	movs	r3, r0
 800179e:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80017a0:	e008      	b.n	80017b4 <HAL_RCC_OscConfig+0x604>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80017a2:	f7ff f829 	bl	80007f8 <HAL_GetTick>
 80017a6:	0002      	movs	r2, r0
 80017a8:	693b      	ldr	r3, [r7, #16]
 80017aa:	1ad3      	subs	r3, r2, r3
 80017ac:	2b02      	cmp	r3, #2
 80017ae:	d901      	bls.n	80017b4 <HAL_RCC_OscConfig+0x604>
          {
            return HAL_TIMEOUT;
 80017b0:	2303      	movs	r3, #3
 80017b2:	e057      	b.n	8001864 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80017b4:	4b09      	ldr	r3, [pc, #36]	; (80017dc <HAL_RCC_OscConfig+0x62c>)
 80017b6:	681a      	ldr	r2, [r3, #0]
 80017b8:	2380      	movs	r3, #128	; 0x80
 80017ba:	049b      	lsls	r3, r3, #18
 80017bc:	4013      	ands	r3, r2
 80017be:	d1f0      	bne.n	80017a2 <HAL_RCC_OscConfig+0x5f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 80017c0:	4b06      	ldr	r3, [pc, #24]	; (80017dc <HAL_RCC_OscConfig+0x62c>)
 80017c2:	68da      	ldr	r2, [r3, #12]
 80017c4:	4b05      	ldr	r3, [pc, #20]	; (80017dc <HAL_RCC_OscConfig+0x62c>)
 80017c6:	490c      	ldr	r1, [pc, #48]	; (80017f8 <HAL_RCC_OscConfig+0x648>)
 80017c8:	400a      	ands	r2, r1
 80017ca:	60da      	str	r2, [r3, #12]
 80017cc:	e049      	b.n	8001862 <HAL_RCC_OscConfig+0x6b2>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	6a1b      	ldr	r3, [r3, #32]
 80017d2:	2b01      	cmp	r3, #1
 80017d4:	d112      	bne.n	80017fc <HAL_RCC_OscConfig+0x64c>
      {
        return HAL_ERROR;
 80017d6:	2301      	movs	r3, #1
 80017d8:	e044      	b.n	8001864 <HAL_RCC_OscConfig+0x6b4>
 80017da:	46c0      	nop			; (mov r8, r8)
 80017dc:	40021000 	.word	0x40021000
 80017e0:	40007000 	.word	0x40007000
 80017e4:	00001388 	.word	0x00001388
 80017e8:	efffffff 	.word	0xefffffff
 80017ec:	ffbfffff 	.word	0xffbfffff
 80017f0:	feffffff 	.word	0xfeffffff
 80017f4:	11c1808c 	.word	0x11c1808c
 80017f8:	eefefffc 	.word	0xeefefffc
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 80017fc:	4b1b      	ldr	r3, [pc, #108]	; (800186c <HAL_RCC_OscConfig+0x6bc>)
 80017fe:	68db      	ldr	r3, [r3, #12]
 8001800:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001802:	697b      	ldr	r3, [r7, #20]
 8001804:	2203      	movs	r2, #3
 8001806:	401a      	ands	r2, r3
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800180c:	429a      	cmp	r2, r3
 800180e:	d126      	bne.n	800185e <HAL_RCC_OscConfig+0x6ae>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001810:	697b      	ldr	r3, [r7, #20]
 8001812:	2270      	movs	r2, #112	; 0x70
 8001814:	401a      	ands	r2, r3
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	6a9b      	ldr	r3, [r3, #40]	; 0x28
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800181a:	429a      	cmp	r2, r3
 800181c:	d11f      	bne.n	800185e <HAL_RCC_OscConfig+0x6ae>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800181e:	697a      	ldr	r2, [r7, #20]
 8001820:	23fe      	movs	r3, #254	; 0xfe
 8001822:	01db      	lsls	r3, r3, #7
 8001824:	401a      	ands	r2, r3
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800182a:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800182c:	429a      	cmp	r2, r3
 800182e:	d116      	bne.n	800185e <HAL_RCC_OscConfig+0x6ae>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8001830:	697a      	ldr	r2, [r7, #20]
 8001832:	23f8      	movs	r3, #248	; 0xf8
 8001834:	039b      	lsls	r3, r3, #14
 8001836:	401a      	ands	r2, r3
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800183c:	429a      	cmp	r2, r3
 800183e:	d10e      	bne.n	800185e <HAL_RCC_OscConfig+0x6ae>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8001840:	697a      	ldr	r2, [r7, #20]
 8001842:	23e0      	movs	r3, #224	; 0xe0
 8001844:	051b      	lsls	r3, r3, #20
 8001846:	401a      	ands	r2, r3
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800184c:	429a      	cmp	r2, r3
 800184e:	d106      	bne.n	800185e <HAL_RCC_OscConfig+0x6ae>
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8001850:	697b      	ldr	r3, [r7, #20]
 8001852:	0f5b      	lsrs	r3, r3, #29
 8001854:	075a      	lsls	r2, r3, #29
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	6b9b      	ldr	r3, [r3, #56]	; 0x38
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 800185a:	429a      	cmp	r2, r3
 800185c:	d001      	beq.n	8001862 <HAL_RCC_OscConfig+0x6b2>
        {
          return HAL_ERROR;
 800185e:	2301      	movs	r3, #1
 8001860:	e000      	b.n	8001864 <HAL_RCC_OscConfig+0x6b4>
        }
      }
    }
  }
  return HAL_OK;
 8001862:	2300      	movs	r3, #0
}
 8001864:	0018      	movs	r0, r3
 8001866:	46bd      	mov	sp, r7
 8001868:	b008      	add	sp, #32
 800186a:	bd80      	pop	{r7, pc}
 800186c:	40021000 	.word	0x40021000

08001870 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001870:	b580      	push	{r7, lr}
 8001872:	b084      	sub	sp, #16
 8001874:	af00      	add	r7, sp, #0
 8001876:	6078      	str	r0, [r7, #4]
 8001878:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	2b00      	cmp	r3, #0
 800187e:	d101      	bne.n	8001884 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001880:	2301      	movs	r3, #1
 8001882:	e0e9      	b.n	8001a58 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001884:	4b76      	ldr	r3, [pc, #472]	; (8001a60 <HAL_RCC_ClockConfig+0x1f0>)
 8001886:	681b      	ldr	r3, [r3, #0]
 8001888:	2207      	movs	r2, #7
 800188a:	4013      	ands	r3, r2
 800188c:	683a      	ldr	r2, [r7, #0]
 800188e:	429a      	cmp	r2, r3
 8001890:	d91e      	bls.n	80018d0 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001892:	4b73      	ldr	r3, [pc, #460]	; (8001a60 <HAL_RCC_ClockConfig+0x1f0>)
 8001894:	681b      	ldr	r3, [r3, #0]
 8001896:	2207      	movs	r2, #7
 8001898:	4393      	bics	r3, r2
 800189a:	0019      	movs	r1, r3
 800189c:	4b70      	ldr	r3, [pc, #448]	; (8001a60 <HAL_RCC_ClockConfig+0x1f0>)
 800189e:	683a      	ldr	r2, [r7, #0]
 80018a0:	430a      	orrs	r2, r1
 80018a2:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80018a4:	f7fe ffa8 	bl	80007f8 <HAL_GetTick>
 80018a8:	0003      	movs	r3, r0
 80018aa:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80018ac:	e009      	b.n	80018c2 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80018ae:	f7fe ffa3 	bl	80007f8 <HAL_GetTick>
 80018b2:	0002      	movs	r2, r0
 80018b4:	68fb      	ldr	r3, [r7, #12]
 80018b6:	1ad3      	subs	r3, r2, r3
 80018b8:	4a6a      	ldr	r2, [pc, #424]	; (8001a64 <HAL_RCC_ClockConfig+0x1f4>)
 80018ba:	4293      	cmp	r3, r2
 80018bc:	d901      	bls.n	80018c2 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 80018be:	2303      	movs	r3, #3
 80018c0:	e0ca      	b.n	8001a58 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80018c2:	4b67      	ldr	r3, [pc, #412]	; (8001a60 <HAL_RCC_ClockConfig+0x1f0>)
 80018c4:	681b      	ldr	r3, [r3, #0]
 80018c6:	2207      	movs	r2, #7
 80018c8:	4013      	ands	r3, r2
 80018ca:	683a      	ldr	r2, [r7, #0]
 80018cc:	429a      	cmp	r2, r3
 80018ce:	d1ee      	bne.n	80018ae <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	2202      	movs	r2, #2
 80018d6:	4013      	ands	r3, r2
 80018d8:	d015      	beq.n	8001906 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	681b      	ldr	r3, [r3, #0]
 80018de:	2204      	movs	r2, #4
 80018e0:	4013      	ands	r3, r2
 80018e2:	d006      	beq.n	80018f2 <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 80018e4:	4b60      	ldr	r3, [pc, #384]	; (8001a68 <HAL_RCC_ClockConfig+0x1f8>)
 80018e6:	689a      	ldr	r2, [r3, #8]
 80018e8:	4b5f      	ldr	r3, [pc, #380]	; (8001a68 <HAL_RCC_ClockConfig+0x1f8>)
 80018ea:	21e0      	movs	r1, #224	; 0xe0
 80018ec:	01c9      	lsls	r1, r1, #7
 80018ee:	430a      	orrs	r2, r1
 80018f0:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80018f2:	4b5d      	ldr	r3, [pc, #372]	; (8001a68 <HAL_RCC_ClockConfig+0x1f8>)
 80018f4:	689b      	ldr	r3, [r3, #8]
 80018f6:	4a5d      	ldr	r2, [pc, #372]	; (8001a6c <HAL_RCC_ClockConfig+0x1fc>)
 80018f8:	4013      	ands	r3, r2
 80018fa:	0019      	movs	r1, r3
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	689a      	ldr	r2, [r3, #8]
 8001900:	4b59      	ldr	r3, [pc, #356]	; (8001a68 <HAL_RCC_ClockConfig+0x1f8>)
 8001902:	430a      	orrs	r2, r1
 8001904:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	681b      	ldr	r3, [r3, #0]
 800190a:	2201      	movs	r2, #1
 800190c:	4013      	ands	r3, r2
 800190e:	d057      	beq.n	80019c0 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	685b      	ldr	r3, [r3, #4]
 8001914:	2b01      	cmp	r3, #1
 8001916:	d107      	bne.n	8001928 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001918:	4b53      	ldr	r3, [pc, #332]	; (8001a68 <HAL_RCC_ClockConfig+0x1f8>)
 800191a:	681a      	ldr	r2, [r3, #0]
 800191c:	2380      	movs	r3, #128	; 0x80
 800191e:	029b      	lsls	r3, r3, #10
 8001920:	4013      	ands	r3, r2
 8001922:	d12b      	bne.n	800197c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001924:	2301      	movs	r3, #1
 8001926:	e097      	b.n	8001a58 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	685b      	ldr	r3, [r3, #4]
 800192c:	2b02      	cmp	r3, #2
 800192e:	d107      	bne.n	8001940 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001930:	4b4d      	ldr	r3, [pc, #308]	; (8001a68 <HAL_RCC_ClockConfig+0x1f8>)
 8001932:	681a      	ldr	r2, [r3, #0]
 8001934:	2380      	movs	r3, #128	; 0x80
 8001936:	049b      	lsls	r3, r3, #18
 8001938:	4013      	ands	r3, r2
 800193a:	d11f      	bne.n	800197c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800193c:	2301      	movs	r3, #1
 800193e:	e08b      	b.n	8001a58 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	685b      	ldr	r3, [r3, #4]
 8001944:	2b00      	cmp	r3, #0
 8001946:	d107      	bne.n	8001958 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001948:	4b47      	ldr	r3, [pc, #284]	; (8001a68 <HAL_RCC_ClockConfig+0x1f8>)
 800194a:	681a      	ldr	r2, [r3, #0]
 800194c:	2380      	movs	r3, #128	; 0x80
 800194e:	00db      	lsls	r3, r3, #3
 8001950:	4013      	ands	r3, r2
 8001952:	d113      	bne.n	800197c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001954:	2301      	movs	r3, #1
 8001956:	e07f      	b.n	8001a58 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	685b      	ldr	r3, [r3, #4]
 800195c:	2b03      	cmp	r3, #3
 800195e:	d106      	bne.n	800196e <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001960:	4b41      	ldr	r3, [pc, #260]	; (8001a68 <HAL_RCC_ClockConfig+0x1f8>)
 8001962:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001964:	2202      	movs	r2, #2
 8001966:	4013      	ands	r3, r2
 8001968:	d108      	bne.n	800197c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800196a:	2301      	movs	r3, #1
 800196c:	e074      	b.n	8001a58 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800196e:	4b3e      	ldr	r3, [pc, #248]	; (8001a68 <HAL_RCC_ClockConfig+0x1f8>)
 8001970:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001972:	2202      	movs	r2, #2
 8001974:	4013      	ands	r3, r2
 8001976:	d101      	bne.n	800197c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001978:	2301      	movs	r3, #1
 800197a:	e06d      	b.n	8001a58 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800197c:	4b3a      	ldr	r3, [pc, #232]	; (8001a68 <HAL_RCC_ClockConfig+0x1f8>)
 800197e:	689b      	ldr	r3, [r3, #8]
 8001980:	2207      	movs	r2, #7
 8001982:	4393      	bics	r3, r2
 8001984:	0019      	movs	r1, r3
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	685a      	ldr	r2, [r3, #4]
 800198a:	4b37      	ldr	r3, [pc, #220]	; (8001a68 <HAL_RCC_ClockConfig+0x1f8>)
 800198c:	430a      	orrs	r2, r1
 800198e:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001990:	f7fe ff32 	bl	80007f8 <HAL_GetTick>
 8001994:	0003      	movs	r3, r0
 8001996:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001998:	e009      	b.n	80019ae <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800199a:	f7fe ff2d 	bl	80007f8 <HAL_GetTick>
 800199e:	0002      	movs	r2, r0
 80019a0:	68fb      	ldr	r3, [r7, #12]
 80019a2:	1ad3      	subs	r3, r2, r3
 80019a4:	4a2f      	ldr	r2, [pc, #188]	; (8001a64 <HAL_RCC_ClockConfig+0x1f4>)
 80019a6:	4293      	cmp	r3, r2
 80019a8:	d901      	bls.n	80019ae <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 80019aa:	2303      	movs	r3, #3
 80019ac:	e054      	b.n	8001a58 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80019ae:	4b2e      	ldr	r3, [pc, #184]	; (8001a68 <HAL_RCC_ClockConfig+0x1f8>)
 80019b0:	689b      	ldr	r3, [r3, #8]
 80019b2:	2238      	movs	r2, #56	; 0x38
 80019b4:	401a      	ands	r2, r3
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	685b      	ldr	r3, [r3, #4]
 80019ba:	00db      	lsls	r3, r3, #3
 80019bc:	429a      	cmp	r2, r3
 80019be:	d1ec      	bne.n	800199a <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80019c0:	4b27      	ldr	r3, [pc, #156]	; (8001a60 <HAL_RCC_ClockConfig+0x1f0>)
 80019c2:	681b      	ldr	r3, [r3, #0]
 80019c4:	2207      	movs	r2, #7
 80019c6:	4013      	ands	r3, r2
 80019c8:	683a      	ldr	r2, [r7, #0]
 80019ca:	429a      	cmp	r2, r3
 80019cc:	d21e      	bcs.n	8001a0c <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80019ce:	4b24      	ldr	r3, [pc, #144]	; (8001a60 <HAL_RCC_ClockConfig+0x1f0>)
 80019d0:	681b      	ldr	r3, [r3, #0]
 80019d2:	2207      	movs	r2, #7
 80019d4:	4393      	bics	r3, r2
 80019d6:	0019      	movs	r1, r3
 80019d8:	4b21      	ldr	r3, [pc, #132]	; (8001a60 <HAL_RCC_ClockConfig+0x1f0>)
 80019da:	683a      	ldr	r2, [r7, #0]
 80019dc:	430a      	orrs	r2, r1
 80019de:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80019e0:	f7fe ff0a 	bl	80007f8 <HAL_GetTick>
 80019e4:	0003      	movs	r3, r0
 80019e6:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80019e8:	e009      	b.n	80019fe <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80019ea:	f7fe ff05 	bl	80007f8 <HAL_GetTick>
 80019ee:	0002      	movs	r2, r0
 80019f0:	68fb      	ldr	r3, [r7, #12]
 80019f2:	1ad3      	subs	r3, r2, r3
 80019f4:	4a1b      	ldr	r2, [pc, #108]	; (8001a64 <HAL_RCC_ClockConfig+0x1f4>)
 80019f6:	4293      	cmp	r3, r2
 80019f8:	d901      	bls.n	80019fe <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 80019fa:	2303      	movs	r3, #3
 80019fc:	e02c      	b.n	8001a58 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80019fe:	4b18      	ldr	r3, [pc, #96]	; (8001a60 <HAL_RCC_ClockConfig+0x1f0>)
 8001a00:	681b      	ldr	r3, [r3, #0]
 8001a02:	2207      	movs	r2, #7
 8001a04:	4013      	ands	r3, r2
 8001a06:	683a      	ldr	r2, [r7, #0]
 8001a08:	429a      	cmp	r2, r3
 8001a0a:	d1ee      	bne.n	80019ea <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	681b      	ldr	r3, [r3, #0]
 8001a10:	2204      	movs	r2, #4
 8001a12:	4013      	ands	r3, r2
 8001a14:	d009      	beq.n	8001a2a <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8001a16:	4b14      	ldr	r3, [pc, #80]	; (8001a68 <HAL_RCC_ClockConfig+0x1f8>)
 8001a18:	689b      	ldr	r3, [r3, #8]
 8001a1a:	4a15      	ldr	r2, [pc, #84]	; (8001a70 <HAL_RCC_ClockConfig+0x200>)
 8001a1c:	4013      	ands	r3, r2
 8001a1e:	0019      	movs	r1, r3
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	68da      	ldr	r2, [r3, #12]
 8001a24:	4b10      	ldr	r3, [pc, #64]	; (8001a68 <HAL_RCC_ClockConfig+0x1f8>)
 8001a26:	430a      	orrs	r2, r1
 8001a28:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8001a2a:	f000 f829 	bl	8001a80 <HAL_RCC_GetSysClockFreq>
 8001a2e:	0001      	movs	r1, r0
 8001a30:	4b0d      	ldr	r3, [pc, #52]	; (8001a68 <HAL_RCC_ClockConfig+0x1f8>)
 8001a32:	689b      	ldr	r3, [r3, #8]
 8001a34:	0a1b      	lsrs	r3, r3, #8
 8001a36:	220f      	movs	r2, #15
 8001a38:	401a      	ands	r2, r3
 8001a3a:	4b0e      	ldr	r3, [pc, #56]	; (8001a74 <HAL_RCC_ClockConfig+0x204>)
 8001a3c:	0092      	lsls	r2, r2, #2
 8001a3e:	58d3      	ldr	r3, [r2, r3]
 8001a40:	221f      	movs	r2, #31
 8001a42:	4013      	ands	r3, r2
 8001a44:	000a      	movs	r2, r1
 8001a46:	40da      	lsrs	r2, r3
 8001a48:	4b0b      	ldr	r3, [pc, #44]	; (8001a78 <HAL_RCC_ClockConfig+0x208>)
 8001a4a:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8001a4c:	4b0b      	ldr	r3, [pc, #44]	; (8001a7c <HAL_RCC_ClockConfig+0x20c>)
 8001a4e:	681b      	ldr	r3, [r3, #0]
 8001a50:	0018      	movs	r0, r3
 8001a52:	f7fe fe75 	bl	8000740 <HAL_InitTick>
 8001a56:	0003      	movs	r3, r0
}
 8001a58:	0018      	movs	r0, r3
 8001a5a:	46bd      	mov	sp, r7
 8001a5c:	b004      	add	sp, #16
 8001a5e:	bd80      	pop	{r7, pc}
 8001a60:	40022000 	.word	0x40022000
 8001a64:	00001388 	.word	0x00001388
 8001a68:	40021000 	.word	0x40021000
 8001a6c:	fffff0ff 	.word	0xfffff0ff
 8001a70:	ffff8fff 	.word	0xffff8fff
 8001a74:	08002af0 	.word	0x08002af0
 8001a78:	20000000 	.word	0x20000000
 8001a7c:	20000004 	.word	0x20000004

08001a80 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001a80:	b580      	push	{r7, lr}
 8001a82:	b086      	sub	sp, #24
 8001a84:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001a86:	4b3c      	ldr	r3, [pc, #240]	; (8001b78 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001a88:	689b      	ldr	r3, [r3, #8]
 8001a8a:	2238      	movs	r2, #56	; 0x38
 8001a8c:	4013      	ands	r3, r2
 8001a8e:	d10f      	bne.n	8001ab0 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8001a90:	4b39      	ldr	r3, [pc, #228]	; (8001b78 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	0adb      	lsrs	r3, r3, #11
 8001a96:	2207      	movs	r2, #7
 8001a98:	4013      	ands	r3, r2
 8001a9a:	2201      	movs	r2, #1
 8001a9c:	409a      	lsls	r2, r3
 8001a9e:	0013      	movs	r3, r2
 8001aa0:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8001aa2:	6839      	ldr	r1, [r7, #0]
 8001aa4:	4835      	ldr	r0, [pc, #212]	; (8001b7c <HAL_RCC_GetSysClockFreq+0xfc>)
 8001aa6:	f7fe fb2d 	bl	8000104 <__udivsi3>
 8001aaa:	0003      	movs	r3, r0
 8001aac:	613b      	str	r3, [r7, #16]
 8001aae:	e05d      	b.n	8001b6c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001ab0:	4b31      	ldr	r3, [pc, #196]	; (8001b78 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001ab2:	689b      	ldr	r3, [r3, #8]
 8001ab4:	2238      	movs	r2, #56	; 0x38
 8001ab6:	4013      	ands	r3, r2
 8001ab8:	2b08      	cmp	r3, #8
 8001aba:	d102      	bne.n	8001ac2 <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8001abc:	4b30      	ldr	r3, [pc, #192]	; (8001b80 <HAL_RCC_GetSysClockFreq+0x100>)
 8001abe:	613b      	str	r3, [r7, #16]
 8001ac0:	e054      	b.n	8001b6c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001ac2:	4b2d      	ldr	r3, [pc, #180]	; (8001b78 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001ac4:	689b      	ldr	r3, [r3, #8]
 8001ac6:	2238      	movs	r2, #56	; 0x38
 8001ac8:	4013      	ands	r3, r2
 8001aca:	2b10      	cmp	r3, #16
 8001acc:	d138      	bne.n	8001b40 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8001ace:	4b2a      	ldr	r3, [pc, #168]	; (8001b78 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001ad0:	68db      	ldr	r3, [r3, #12]
 8001ad2:	2203      	movs	r2, #3
 8001ad4:	4013      	ands	r3, r2
 8001ad6:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001ad8:	4b27      	ldr	r3, [pc, #156]	; (8001b78 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001ada:	68db      	ldr	r3, [r3, #12]
 8001adc:	091b      	lsrs	r3, r3, #4
 8001ade:	2207      	movs	r2, #7
 8001ae0:	4013      	ands	r3, r2
 8001ae2:	3301      	adds	r3, #1
 8001ae4:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8001ae6:	68fb      	ldr	r3, [r7, #12]
 8001ae8:	2b03      	cmp	r3, #3
 8001aea:	d10d      	bne.n	8001b08 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001aec:	68b9      	ldr	r1, [r7, #8]
 8001aee:	4824      	ldr	r0, [pc, #144]	; (8001b80 <HAL_RCC_GetSysClockFreq+0x100>)
 8001af0:	f7fe fb08 	bl	8000104 <__udivsi3>
 8001af4:	0003      	movs	r3, r0
 8001af6:	0019      	movs	r1, r3
 8001af8:	4b1f      	ldr	r3, [pc, #124]	; (8001b78 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001afa:	68db      	ldr	r3, [r3, #12]
 8001afc:	0a1b      	lsrs	r3, r3, #8
 8001afe:	227f      	movs	r2, #127	; 0x7f
 8001b00:	4013      	ands	r3, r2
 8001b02:	434b      	muls	r3, r1
 8001b04:	617b      	str	r3, [r7, #20]
        break;
 8001b06:	e00d      	b.n	8001b24 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8001b08:	68b9      	ldr	r1, [r7, #8]
 8001b0a:	481c      	ldr	r0, [pc, #112]	; (8001b7c <HAL_RCC_GetSysClockFreq+0xfc>)
 8001b0c:	f7fe fafa 	bl	8000104 <__udivsi3>
 8001b10:	0003      	movs	r3, r0
 8001b12:	0019      	movs	r1, r3
 8001b14:	4b18      	ldr	r3, [pc, #96]	; (8001b78 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001b16:	68db      	ldr	r3, [r3, #12]
 8001b18:	0a1b      	lsrs	r3, r3, #8
 8001b1a:	227f      	movs	r2, #127	; 0x7f
 8001b1c:	4013      	ands	r3, r2
 8001b1e:	434b      	muls	r3, r1
 8001b20:	617b      	str	r3, [r7, #20]
        break;
 8001b22:	46c0      	nop			; (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 8001b24:	4b14      	ldr	r3, [pc, #80]	; (8001b78 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001b26:	68db      	ldr	r3, [r3, #12]
 8001b28:	0f5b      	lsrs	r3, r3, #29
 8001b2a:	2207      	movs	r2, #7
 8001b2c:	4013      	ands	r3, r2
 8001b2e:	3301      	adds	r3, #1
 8001b30:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 8001b32:	6879      	ldr	r1, [r7, #4]
 8001b34:	6978      	ldr	r0, [r7, #20]
 8001b36:	f7fe fae5 	bl	8000104 <__udivsi3>
 8001b3a:	0003      	movs	r3, r0
 8001b3c:	613b      	str	r3, [r7, #16]
 8001b3e:	e015      	b.n	8001b6c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8001b40:	4b0d      	ldr	r3, [pc, #52]	; (8001b78 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001b42:	689b      	ldr	r3, [r3, #8]
 8001b44:	2238      	movs	r2, #56	; 0x38
 8001b46:	4013      	ands	r3, r2
 8001b48:	2b20      	cmp	r3, #32
 8001b4a:	d103      	bne.n	8001b54 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 8001b4c:	2380      	movs	r3, #128	; 0x80
 8001b4e:	021b      	lsls	r3, r3, #8
 8001b50:	613b      	str	r3, [r7, #16]
 8001b52:	e00b      	b.n	8001b6c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8001b54:	4b08      	ldr	r3, [pc, #32]	; (8001b78 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001b56:	689b      	ldr	r3, [r3, #8]
 8001b58:	2238      	movs	r2, #56	; 0x38
 8001b5a:	4013      	ands	r3, r2
 8001b5c:	2b18      	cmp	r3, #24
 8001b5e:	d103      	bne.n	8001b68 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 8001b60:	23fa      	movs	r3, #250	; 0xfa
 8001b62:	01db      	lsls	r3, r3, #7
 8001b64:	613b      	str	r3, [r7, #16]
 8001b66:	e001      	b.n	8001b6c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 8001b68:	2300      	movs	r3, #0
 8001b6a:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8001b6c:	693b      	ldr	r3, [r7, #16]
}
 8001b6e:	0018      	movs	r0, r3
 8001b70:	46bd      	mov	sp, r7
 8001b72:	b006      	add	sp, #24
 8001b74:	bd80      	pop	{r7, pc}
 8001b76:	46c0      	nop			; (mov r8, r8)
 8001b78:	40021000 	.word	0x40021000
 8001b7c:	00f42400 	.word	0x00f42400
 8001b80:	007a1200 	.word	0x007a1200

08001b84 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001b84:	b580      	push	{r7, lr}
 8001b86:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001b88:	4b02      	ldr	r3, [pc, #8]	; (8001b94 <HAL_RCC_GetHCLKFreq+0x10>)
 8001b8a:	681b      	ldr	r3, [r3, #0]
}
 8001b8c:	0018      	movs	r0, r3
 8001b8e:	46bd      	mov	sp, r7
 8001b90:	bd80      	pop	{r7, pc}
 8001b92:	46c0      	nop			; (mov r8, r8)
 8001b94:	20000000 	.word	0x20000000

08001b98 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001b98:	b5b0      	push	{r4, r5, r7, lr}
 8001b9a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8001b9c:	f7ff fff2 	bl	8001b84 <HAL_RCC_GetHCLKFreq>
 8001ba0:	0004      	movs	r4, r0
 8001ba2:	f7ff faf9 	bl	8001198 <LL_RCC_GetAPB1Prescaler>
 8001ba6:	0003      	movs	r3, r0
 8001ba8:	0b1a      	lsrs	r2, r3, #12
 8001baa:	4b05      	ldr	r3, [pc, #20]	; (8001bc0 <HAL_RCC_GetPCLK1Freq+0x28>)
 8001bac:	0092      	lsls	r2, r2, #2
 8001bae:	58d3      	ldr	r3, [r2, r3]
 8001bb0:	221f      	movs	r2, #31
 8001bb2:	4013      	ands	r3, r2
 8001bb4:	40dc      	lsrs	r4, r3
 8001bb6:	0023      	movs	r3, r4
}
 8001bb8:	0018      	movs	r0, r3
 8001bba:	46bd      	mov	sp, r7
 8001bbc:	bdb0      	pop	{r4, r5, r7, pc}
 8001bbe:	46c0      	nop			; (mov r8, r8)
 8001bc0:	08002b30 	.word	0x08002b30

08001bc4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001bc4:	b580      	push	{r7, lr}
 8001bc6:	b086      	sub	sp, #24
 8001bc8:	af00      	add	r7, sp, #0
 8001bca:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 8001bcc:	2313      	movs	r3, #19
 8001bce:	18fb      	adds	r3, r7, r3
 8001bd0:	2200      	movs	r2, #0
 8001bd2:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8001bd4:	2312      	movs	r3, #18
 8001bd6:	18fb      	adds	r3, r7, r3
 8001bd8:	2200      	movs	r2, #0
 8001bda:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	681a      	ldr	r2, [r3, #0]
 8001be0:	2380      	movs	r3, #128	; 0x80
 8001be2:	029b      	lsls	r3, r3, #10
 8001be4:	4013      	ands	r3, r2
 8001be6:	d100      	bne.n	8001bea <HAL_RCCEx_PeriphCLKConfig+0x26>
 8001be8:	e0ad      	b.n	8001d46 <HAL_RCCEx_PeriphCLKConfig+0x182>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001bea:	2011      	movs	r0, #17
 8001bec:	183b      	adds	r3, r7, r0
 8001bee:	2200      	movs	r2, #0
 8001bf0:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001bf2:	4b47      	ldr	r3, [pc, #284]	; (8001d10 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8001bf4:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001bf6:	2380      	movs	r3, #128	; 0x80
 8001bf8:	055b      	lsls	r3, r3, #21
 8001bfa:	4013      	ands	r3, r2
 8001bfc:	d110      	bne.n	8001c20 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001bfe:	4b44      	ldr	r3, [pc, #272]	; (8001d10 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8001c00:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001c02:	4b43      	ldr	r3, [pc, #268]	; (8001d10 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8001c04:	2180      	movs	r1, #128	; 0x80
 8001c06:	0549      	lsls	r1, r1, #21
 8001c08:	430a      	orrs	r2, r1
 8001c0a:	63da      	str	r2, [r3, #60]	; 0x3c
 8001c0c:	4b40      	ldr	r3, [pc, #256]	; (8001d10 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8001c0e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001c10:	2380      	movs	r3, #128	; 0x80
 8001c12:	055b      	lsls	r3, r3, #21
 8001c14:	4013      	ands	r3, r2
 8001c16:	60bb      	str	r3, [r7, #8]
 8001c18:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001c1a:	183b      	adds	r3, r7, r0
 8001c1c:	2201      	movs	r2, #1
 8001c1e:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001c20:	4b3c      	ldr	r3, [pc, #240]	; (8001d14 <HAL_RCCEx_PeriphCLKConfig+0x150>)
 8001c22:	681a      	ldr	r2, [r3, #0]
 8001c24:	4b3b      	ldr	r3, [pc, #236]	; (8001d14 <HAL_RCCEx_PeriphCLKConfig+0x150>)
 8001c26:	2180      	movs	r1, #128	; 0x80
 8001c28:	0049      	lsls	r1, r1, #1
 8001c2a:	430a      	orrs	r2, r1
 8001c2c:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8001c2e:	f7fe fde3 	bl	80007f8 <HAL_GetTick>
 8001c32:	0003      	movs	r3, r0
 8001c34:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8001c36:	e00b      	b.n	8001c50 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001c38:	f7fe fdde 	bl	80007f8 <HAL_GetTick>
 8001c3c:	0002      	movs	r2, r0
 8001c3e:	68fb      	ldr	r3, [r7, #12]
 8001c40:	1ad3      	subs	r3, r2, r3
 8001c42:	2b02      	cmp	r3, #2
 8001c44:	d904      	bls.n	8001c50 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 8001c46:	2313      	movs	r3, #19
 8001c48:	18fb      	adds	r3, r7, r3
 8001c4a:	2203      	movs	r2, #3
 8001c4c:	701a      	strb	r2, [r3, #0]
        break;
 8001c4e:	e005      	b.n	8001c5c <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8001c50:	4b30      	ldr	r3, [pc, #192]	; (8001d14 <HAL_RCCEx_PeriphCLKConfig+0x150>)
 8001c52:	681a      	ldr	r2, [r3, #0]
 8001c54:	2380      	movs	r3, #128	; 0x80
 8001c56:	005b      	lsls	r3, r3, #1
 8001c58:	4013      	ands	r3, r2
 8001c5a:	d0ed      	beq.n	8001c38 <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 8001c5c:	2313      	movs	r3, #19
 8001c5e:	18fb      	adds	r3, r7, r3
 8001c60:	781b      	ldrb	r3, [r3, #0]
 8001c62:	2b00      	cmp	r3, #0
 8001c64:	d15e      	bne.n	8001d24 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8001c66:	4b2a      	ldr	r3, [pc, #168]	; (8001d10 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8001c68:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001c6a:	23c0      	movs	r3, #192	; 0xc0
 8001c6c:	009b      	lsls	r3, r3, #2
 8001c6e:	4013      	ands	r3, r2
 8001c70:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8001c72:	697b      	ldr	r3, [r7, #20]
 8001c74:	2b00      	cmp	r3, #0
 8001c76:	d019      	beq.n	8001cac <HAL_RCCEx_PeriphCLKConfig+0xe8>
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c7c:	697a      	ldr	r2, [r7, #20]
 8001c7e:	429a      	cmp	r2, r3
 8001c80:	d014      	beq.n	8001cac <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8001c82:	4b23      	ldr	r3, [pc, #140]	; (8001d10 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8001c84:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001c86:	4a24      	ldr	r2, [pc, #144]	; (8001d18 <HAL_RCCEx_PeriphCLKConfig+0x154>)
 8001c88:	4013      	ands	r3, r2
 8001c8a:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8001c8c:	4b20      	ldr	r3, [pc, #128]	; (8001d10 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8001c8e:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001c90:	4b1f      	ldr	r3, [pc, #124]	; (8001d10 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8001c92:	2180      	movs	r1, #128	; 0x80
 8001c94:	0249      	lsls	r1, r1, #9
 8001c96:	430a      	orrs	r2, r1
 8001c98:	65da      	str	r2, [r3, #92]	; 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 8001c9a:	4b1d      	ldr	r3, [pc, #116]	; (8001d10 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8001c9c:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001c9e:	4b1c      	ldr	r3, [pc, #112]	; (8001d10 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8001ca0:	491e      	ldr	r1, [pc, #120]	; (8001d1c <HAL_RCCEx_PeriphCLKConfig+0x158>)
 8001ca2:	400a      	ands	r2, r1
 8001ca4:	65da      	str	r2, [r3, #92]	; 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8001ca6:	4b1a      	ldr	r3, [pc, #104]	; (8001d10 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8001ca8:	697a      	ldr	r2, [r7, #20]
 8001caa:	65da      	str	r2, [r3, #92]	; 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8001cac:	697b      	ldr	r3, [r7, #20]
 8001cae:	2201      	movs	r2, #1
 8001cb0:	4013      	ands	r3, r2
 8001cb2:	d016      	beq.n	8001ce2 <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001cb4:	f7fe fda0 	bl	80007f8 <HAL_GetTick>
 8001cb8:	0003      	movs	r3, r0
 8001cba:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001cbc:	e00c      	b.n	8001cd8 <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001cbe:	f7fe fd9b 	bl	80007f8 <HAL_GetTick>
 8001cc2:	0002      	movs	r2, r0
 8001cc4:	68fb      	ldr	r3, [r7, #12]
 8001cc6:	1ad3      	subs	r3, r2, r3
 8001cc8:	4a15      	ldr	r2, [pc, #84]	; (8001d20 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8001cca:	4293      	cmp	r3, r2
 8001ccc:	d904      	bls.n	8001cd8 <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 8001cce:	2313      	movs	r3, #19
 8001cd0:	18fb      	adds	r3, r7, r3
 8001cd2:	2203      	movs	r2, #3
 8001cd4:	701a      	strb	r2, [r3, #0]
            break;
 8001cd6:	e004      	b.n	8001ce2 <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001cd8:	4b0d      	ldr	r3, [pc, #52]	; (8001d10 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8001cda:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001cdc:	2202      	movs	r2, #2
 8001cde:	4013      	ands	r3, r2
 8001ce0:	d0ed      	beq.n	8001cbe <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 8001ce2:	2313      	movs	r3, #19
 8001ce4:	18fb      	adds	r3, r7, r3
 8001ce6:	781b      	ldrb	r3, [r3, #0]
 8001ce8:	2b00      	cmp	r3, #0
 8001cea:	d10a      	bne.n	8001d02 <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001cec:	4b08      	ldr	r3, [pc, #32]	; (8001d10 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8001cee:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001cf0:	4a09      	ldr	r2, [pc, #36]	; (8001d18 <HAL_RCCEx_PeriphCLKConfig+0x154>)
 8001cf2:	4013      	ands	r3, r2
 8001cf4:	0019      	movs	r1, r3
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001cfa:	4b05      	ldr	r3, [pc, #20]	; (8001d10 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8001cfc:	430a      	orrs	r2, r1
 8001cfe:	65da      	str	r2, [r3, #92]	; 0x5c
 8001d00:	e016      	b.n	8001d30 <HAL_RCCEx_PeriphCLKConfig+0x16c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8001d02:	2312      	movs	r3, #18
 8001d04:	18fb      	adds	r3, r7, r3
 8001d06:	2213      	movs	r2, #19
 8001d08:	18ba      	adds	r2, r7, r2
 8001d0a:	7812      	ldrb	r2, [r2, #0]
 8001d0c:	701a      	strb	r2, [r3, #0]
 8001d0e:	e00f      	b.n	8001d30 <HAL_RCCEx_PeriphCLKConfig+0x16c>
 8001d10:	40021000 	.word	0x40021000
 8001d14:	40007000 	.word	0x40007000
 8001d18:	fffffcff 	.word	0xfffffcff
 8001d1c:	fffeffff 	.word	0xfffeffff
 8001d20:	00001388 	.word	0x00001388
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8001d24:	2312      	movs	r3, #18
 8001d26:	18fb      	adds	r3, r7, r3
 8001d28:	2213      	movs	r2, #19
 8001d2a:	18ba      	adds	r2, r7, r2
 8001d2c:	7812      	ldrb	r2, [r2, #0]
 8001d2e:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001d30:	2311      	movs	r3, #17
 8001d32:	18fb      	adds	r3, r7, r3
 8001d34:	781b      	ldrb	r3, [r3, #0]
 8001d36:	2b01      	cmp	r3, #1
 8001d38:	d105      	bne.n	8001d46 <HAL_RCCEx_PeriphCLKConfig+0x182>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001d3a:	4bb6      	ldr	r3, [pc, #728]	; (8002014 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8001d3c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001d3e:	4bb5      	ldr	r3, [pc, #724]	; (8002014 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8001d40:	49b5      	ldr	r1, [pc, #724]	; (8002018 <HAL_RCCEx_PeriphCLKConfig+0x454>)
 8001d42:	400a      	ands	r2, r1
 8001d44:	63da      	str	r2, [r3, #60]	; 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	681b      	ldr	r3, [r3, #0]
 8001d4a:	2201      	movs	r2, #1
 8001d4c:	4013      	ands	r3, r2
 8001d4e:	d009      	beq.n	8001d64 <HAL_RCCEx_PeriphCLKConfig+0x1a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8001d50:	4bb0      	ldr	r3, [pc, #704]	; (8002014 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8001d52:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001d54:	2203      	movs	r2, #3
 8001d56:	4393      	bics	r3, r2
 8001d58:	0019      	movs	r1, r3
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	685a      	ldr	r2, [r3, #4]
 8001d5e:	4bad      	ldr	r3, [pc, #692]	; (8002014 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8001d60:	430a      	orrs	r2, r1
 8001d62:	655a      	str	r2, [r3, #84]	; 0x54
  }

#if defined(RCC_CCIPR_USART2SEL)
  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	2202      	movs	r2, #2
 8001d6a:	4013      	ands	r3, r2
 8001d6c:	d009      	beq.n	8001d82 <HAL_RCCEx_PeriphCLKConfig+0x1be>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8001d6e:	4ba9      	ldr	r3, [pc, #676]	; (8002014 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8001d70:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001d72:	220c      	movs	r2, #12
 8001d74:	4393      	bics	r3, r2
 8001d76:	0019      	movs	r1, r3
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	689a      	ldr	r2, [r3, #8]
 8001d7c:	4ba5      	ldr	r3, [pc, #660]	; (8002014 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8001d7e:	430a      	orrs	r2, r1
 8001d80:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_USART2SEL */

#if defined(RCC_CCIPR_USART3SEL)
  /*-------------------------- USART3 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	681b      	ldr	r3, [r3, #0]
 8001d86:	2204      	movs	r2, #4
 8001d88:	4013      	ands	r3, r2
 8001d8a:	d009      	beq.n	8001da0 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8001d8c:	4ba1      	ldr	r3, [pc, #644]	; (8002014 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8001d8e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001d90:	2230      	movs	r2, #48	; 0x30
 8001d92:	4393      	bics	r3, r2
 8001d94:	0019      	movs	r1, r3
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	68da      	ldr	r2, [r3, #12]
 8001d9a:	4b9e      	ldr	r3, [pc, #632]	; (8002014 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8001d9c:	430a      	orrs	r2, r1
 8001d9e:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_USART3SEL */

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	2210      	movs	r2, #16
 8001da6:	4013      	ands	r3, r2
 8001da8:	d009      	beq.n	8001dbe <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8001daa:	4b9a      	ldr	r3, [pc, #616]	; (8002014 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8001dac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001dae:	4a9b      	ldr	r2, [pc, #620]	; (800201c <HAL_RCCEx_PeriphCLKConfig+0x458>)
 8001db0:	4013      	ands	r3, r2
 8001db2:	0019      	movs	r1, r3
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	691a      	ldr	r2, [r3, #16]
 8001db8:	4b96      	ldr	r3, [pc, #600]	; (8002014 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8001dba:	430a      	orrs	r2, r1
 8001dbc:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* LPUART1 */

#if defined(LPUART2)
  /*-------------------------- LPUART2 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART2) == RCC_PERIPHCLK_LPUART2)
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	681a      	ldr	r2, [r3, #0]
 8001dc2:	2380      	movs	r3, #128	; 0x80
 8001dc4:	015b      	lsls	r3, r3, #5
 8001dc6:	4013      	ands	r3, r2
 8001dc8:	d009      	beq.n	8001dde <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART2CLKSOURCE(PeriphClkInit->Lpuart2ClockSelection));

    /* Configure the LPUART clock source */
    __HAL_RCC_LPUART2_CONFIG(PeriphClkInit->Lpuart2ClockSelection);
 8001dca:	4b92      	ldr	r3, [pc, #584]	; (8002014 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8001dcc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001dce:	4a94      	ldr	r2, [pc, #592]	; (8002020 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8001dd0:	4013      	ands	r3, r2
 8001dd2:	0019      	movs	r1, r3
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	695a      	ldr	r2, [r3, #20]
 8001dd8:	4b8e      	ldr	r3, [pc, #568]	; (8002014 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8001dda:	430a      	orrs	r2, r1
 8001ddc:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* LPUART2 */

#if defined(RCC_CCIPR_LPTIM1SEL)
  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	681a      	ldr	r2, [r3, #0]
 8001de2:	2380      	movs	r3, #128	; 0x80
 8001de4:	009b      	lsls	r3, r3, #2
 8001de6:	4013      	ands	r3, r2
 8001de8:	d009      	beq.n	8001dfe <HAL_RCCEx_PeriphCLKConfig+0x23a>
  {
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8001dea:	4b8a      	ldr	r3, [pc, #552]	; (8002014 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8001dec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001dee:	4a8d      	ldr	r2, [pc, #564]	; (8002024 <HAL_RCCEx_PeriphCLKConfig+0x460>)
 8001df0:	4013      	ands	r3, r2
 8001df2:	0019      	movs	r1, r3
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001df8:	4b86      	ldr	r3, [pc, #536]	; (8002014 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8001dfa:	430a      	orrs	r2, r1
 8001dfc:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPTIM1SEL */

#if defined(RCC_CCIPR_LPTIM2SEL)
  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	681a      	ldr	r2, [r3, #0]
 8001e02:	2380      	movs	r3, #128	; 0x80
 8001e04:	00db      	lsls	r3, r3, #3
 8001e06:	4013      	ands	r3, r2
 8001e08:	d009      	beq.n	8001e1e <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8001e0a:	4b82      	ldr	r3, [pc, #520]	; (8002014 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8001e0c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001e0e:	4a86      	ldr	r2, [pc, #536]	; (8002028 <HAL_RCCEx_PeriphCLKConfig+0x464>)
 8001e10:	4013      	ands	r3, r2
 8001e12:	0019      	movs	r1, r3
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001e18:	4b7e      	ldr	r3, [pc, #504]	; (8002014 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8001e1a:	430a      	orrs	r2, r1
 8001e1c:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	681b      	ldr	r3, [r3, #0]
 8001e22:	2220      	movs	r2, #32
 8001e24:	4013      	ands	r3, r2
 8001e26:	d009      	beq.n	8001e3c <HAL_RCCEx_PeriphCLKConfig+0x278>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8001e28:	4b7a      	ldr	r3, [pc, #488]	; (8002014 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8001e2a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001e2c:	4a7f      	ldr	r2, [pc, #508]	; (800202c <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8001e2e:	4013      	ands	r3, r2
 8001e30:	0019      	movs	r1, r3
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	699a      	ldr	r2, [r3, #24]
 8001e36:	4b77      	ldr	r3, [pc, #476]	; (8002014 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8001e38:	430a      	orrs	r2, r1
 8001e3a:	655a      	str	r2, [r3, #84]	; 0x54
  }

#if defined(RCC_CCIPR_I2C2SEL)
  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	2240      	movs	r2, #64	; 0x40
 8001e42:	4013      	ands	r3, r2
 8001e44:	d009      	beq.n	8001e5a <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8001e46:	4b73      	ldr	r3, [pc, #460]	; (8002014 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8001e48:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001e4a:	4a79      	ldr	r2, [pc, #484]	; (8002030 <HAL_RCCEx_PeriphCLKConfig+0x46c>)
 8001e4c:	4013      	ands	r3, r2
 8001e4e:	0019      	movs	r1, r3
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	69da      	ldr	r2, [r3, #28]
 8001e54:	4b6f      	ldr	r3, [pc, #444]	; (8002014 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8001e56:	430a      	orrs	r2, r1
 8001e58:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	681a      	ldr	r2, [r3, #0]
 8001e5e:	2380      	movs	r3, #128	; 0x80
 8001e60:	01db      	lsls	r3, r3, #7
 8001e62:	4013      	ands	r3, r2
 8001e64:	d015      	beq.n	8001e92 <HAL_RCCEx_PeriphCLKConfig+0x2ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8001e66:	4b6b      	ldr	r3, [pc, #428]	; (8002014 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8001e68:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001e6a:	009b      	lsls	r3, r3, #2
 8001e6c:	0899      	lsrs	r1, r3, #2
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001e72:	4b68      	ldr	r3, [pc, #416]	; (8002014 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8001e74:	430a      	orrs	r2, r1
 8001e76:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001e7c:	2380      	movs	r3, #128	; 0x80
 8001e7e:	05db      	lsls	r3, r3, #23
 8001e80:	429a      	cmp	r2, r3
 8001e82:	d106      	bne.n	8001e92 <HAL_RCCEx_PeriphCLKConfig+0x2ce>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8001e84:	4b63      	ldr	r3, [pc, #396]	; (8002014 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8001e86:	68da      	ldr	r2, [r3, #12]
 8001e88:	4b62      	ldr	r3, [pc, #392]	; (8002014 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8001e8a:	2180      	movs	r1, #128	; 0x80
 8001e8c:	0249      	lsls	r1, r1, #9
 8001e8e:	430a      	orrs	r2, r1
 8001e90:	60da      	str	r2, [r3, #12]
    }
  }

#if defined(CEC)
  /*-------------------------- CEC clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	681a      	ldr	r2, [r3, #0]
 8001e96:	2380      	movs	r3, #128	; 0x80
 8001e98:	031b      	lsls	r3, r3, #12
 8001e9a:	4013      	ands	r3, r2
 8001e9c:	d009      	beq.n	8001eb2 <HAL_RCCEx_PeriphCLKConfig+0x2ee>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8001e9e:	4b5d      	ldr	r3, [pc, #372]	; (8002014 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8001ea0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001ea2:	2240      	movs	r2, #64	; 0x40
 8001ea4:	4393      	bics	r3, r2
 8001ea6:	0019      	movs	r1, r3
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001eac:	4b59      	ldr	r3, [pc, #356]	; (8002014 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8001eae:	430a      	orrs	r2, r1
 8001eb0:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* CEC */

#if defined(RCC_CCIPR_TIM1SEL)
  /*-------------------------- TIM1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	681a      	ldr	r2, [r3, #0]
 8001eb6:	2380      	movs	r3, #128	; 0x80
 8001eb8:	039b      	lsls	r3, r3, #14
 8001eba:	4013      	ands	r3, r2
 8001ebc:	d016      	beq.n	8001eec <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));

    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8001ebe:	4b55      	ldr	r3, [pc, #340]	; (8002014 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8001ec0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001ec2:	4a5c      	ldr	r2, [pc, #368]	; (8002034 <HAL_RCCEx_PeriphCLKConfig+0x470>)
 8001ec4:	4013      	ands	r3, r2
 8001ec6:	0019      	movs	r1, r3
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001ecc:	4b51      	ldr	r3, [pc, #324]	; (8002014 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8001ece:	430a      	orrs	r2, r1
 8001ed0:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->Tim1ClockSelection == RCC_TIM1CLKSOURCE_PLL)
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001ed6:	2380      	movs	r3, #128	; 0x80
 8001ed8:	03db      	lsls	r3, r3, #15
 8001eda:	429a      	cmp	r2, r3
 8001edc:	d106      	bne.n	8001eec <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8001ede:	4b4d      	ldr	r3, [pc, #308]	; (8002014 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8001ee0:	68da      	ldr	r2, [r3, #12]
 8001ee2:	4b4c      	ldr	r3, [pc, #304]	; (8002014 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8001ee4:	2180      	movs	r1, #128	; 0x80
 8001ee6:	0449      	lsls	r1, r1, #17
 8001ee8:	430a      	orrs	r2, r1
 8001eea:	60da      	str	r2, [r3, #12]
  }
#endif /* RCC_CCIPR_TIM1SEL */

#if defined(RCC_CCIPR_TIM15SEL)
  /*-------------------------- TIM15 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	681a      	ldr	r2, [r3, #0]
 8001ef0:	2380      	movs	r3, #128	; 0x80
 8001ef2:	03db      	lsls	r3, r3, #15
 8001ef4:	4013      	ands	r3, r2
 8001ef6:	d016      	beq.n	8001f26 <HAL_RCCEx_PeriphCLKConfig+0x362>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));

    /* Configure the TIM15 clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 8001ef8:	4b46      	ldr	r3, [pc, #280]	; (8002014 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8001efa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001efc:	4a4e      	ldr	r2, [pc, #312]	; (8002038 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 8001efe:	4013      	ands	r3, r2
 8001f00:	0019      	movs	r1, r3
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001f06:	4b43      	ldr	r3, [pc, #268]	; (8002014 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8001f08:	430a      	orrs	r2, r1
 8001f0a:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->Tim15ClockSelection == RCC_TIM15CLKSOURCE_PLL)
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001f10:	2380      	movs	r3, #128	; 0x80
 8001f12:	045b      	lsls	r3, r3, #17
 8001f14:	429a      	cmp	r2, r3
 8001f16:	d106      	bne.n	8001f26 <HAL_RCCEx_PeriphCLKConfig+0x362>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8001f18:	4b3e      	ldr	r3, [pc, #248]	; (8002014 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8001f1a:	68da      	ldr	r2, [r3, #12]
 8001f1c:	4b3d      	ldr	r3, [pc, #244]	; (8002014 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8001f1e:	2180      	movs	r1, #128	; 0x80
 8001f20:	0449      	lsls	r1, r1, #17
 8001f22:	430a      	orrs	r2, r1
 8001f24:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	681a      	ldr	r2, [r3, #0]
 8001f2a:	2380      	movs	r3, #128	; 0x80
 8001f2c:	011b      	lsls	r3, r3, #4
 8001f2e:	4013      	ands	r3, r2
 8001f30:	d014      	beq.n	8001f5c <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 8001f32:	4b38      	ldr	r3, [pc, #224]	; (8002014 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8001f34:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f36:	2203      	movs	r2, #3
 8001f38:	4393      	bics	r3, r2
 8001f3a:	0019      	movs	r1, r3
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	6a1a      	ldr	r2, [r3, #32]
 8001f40:	4b34      	ldr	r3, [pc, #208]	; (8002014 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8001f42:	430a      	orrs	r2, r1
 8001f44:	659a      	str	r2, [r3, #88]	; 0x58

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	6a1b      	ldr	r3, [r3, #32]
 8001f4a:	2b01      	cmp	r3, #1
 8001f4c:	d106      	bne.n	8001f5c <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8001f4e:	4b31      	ldr	r3, [pc, #196]	; (8002014 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8001f50:	68da      	ldr	r2, [r3, #12]
 8001f52:	4b30      	ldr	r3, [pc, #192]	; (8002014 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8001f54:	2180      	movs	r1, #128	; 0x80
 8001f56:	0249      	lsls	r1, r1, #9
 8001f58:	430a      	orrs	r2, r1
 8001f5a:	60da      	str	r2, [r3, #12]
    }
  }

#if defined(RCC_CCIPR2_I2S2SEL)
  /*-------------------------- I2S2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S2) == RCC_PERIPHCLK_I2S2)
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	681a      	ldr	r2, [r3, #0]
 8001f60:	2380      	movs	r3, #128	; 0x80
 8001f62:	019b      	lsls	r3, r3, #6
 8001f64:	4013      	ands	r3, r2
 8001f66:	d014      	beq.n	8001f92 <HAL_RCCEx_PeriphCLKConfig+0x3ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S2CLKSOURCE(PeriphClkInit->I2s2ClockSelection));

    /* Configure the I2S2 clock source */
    __HAL_RCC_I2S2_CONFIG(PeriphClkInit->I2s2ClockSelection);
 8001f68:	4b2a      	ldr	r3, [pc, #168]	; (8002014 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8001f6a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f6c:	220c      	movs	r2, #12
 8001f6e:	4393      	bics	r3, r2
 8001f70:	0019      	movs	r1, r3
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001f76:	4b27      	ldr	r3, [pc, #156]	; (8002014 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8001f78:	430a      	orrs	r2, r1
 8001f7a:	659a      	str	r2, [r3, #88]	; 0x58

    if (PeriphClkInit->I2s2ClockSelection == RCC_I2S2CLKSOURCE_PLL)
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f80:	2b04      	cmp	r3, #4
 8001f82:	d106      	bne.n	8001f92 <HAL_RCCEx_PeriphCLKConfig+0x3ce>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8001f84:	4b23      	ldr	r3, [pc, #140]	; (8002014 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8001f86:	68da      	ldr	r2, [r3, #12]
 8001f88:	4b22      	ldr	r3, [pc, #136]	; (8002014 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8001f8a:	2180      	movs	r1, #128	; 0x80
 8001f8c:	0249      	lsls	r1, r1, #9
 8001f8e:	430a      	orrs	r2, r1
 8001f90:	60da      	str	r2, [r3, #12]
  }
#endif /* RCC_CCIPR2_I2S2SEL */

#if defined(STM32G0C1xx) || defined(STM32G0B1xx)  || defined(STM32G0B0xx)
  /*-------------------------- USB clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	681a      	ldr	r2, [r3, #0]
 8001f96:	2380      	movs	r3, #128	; 0x80
 8001f98:	045b      	lsls	r3, r3, #17
 8001f9a:	4013      	ands	r3, r2
 8001f9c:	d016      	beq.n	8001fcc <HAL_RCCEx_PeriphCLKConfig+0x408>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8001f9e:	4b1d      	ldr	r3, [pc, #116]	; (8002014 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8001fa0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001fa2:	4a22      	ldr	r2, [pc, #136]	; (800202c <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8001fa4:	4013      	ands	r3, r2
 8001fa6:	0019      	movs	r1, r3
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001fac:	4b19      	ldr	r3, [pc, #100]	; (8002014 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8001fae:	430a      	orrs	r2, r1
 8001fb0:	659a      	str	r2, [r3, #88]	; 0x58

    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001fb6:	2380      	movs	r3, #128	; 0x80
 8001fb8:	019b      	lsls	r3, r3, #6
 8001fba:	429a      	cmp	r2, r3
 8001fbc:	d106      	bne.n	8001fcc <HAL_RCCEx_PeriphCLKConfig+0x408>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8001fbe:	4b15      	ldr	r3, [pc, #84]	; (8002014 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8001fc0:	68da      	ldr	r2, [r3, #12]
 8001fc2:	4b14      	ldr	r3, [pc, #80]	; (8002014 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8001fc4:	2180      	movs	r1, #128	; 0x80
 8001fc6:	0449      	lsls	r1, r1, #17
 8001fc8:	430a      	orrs	r2, r1
 8001fca:	60da      	str	r2, [r3, #12]
  }
#endif /* STM32G0C1xx || STM32G0B1xx || STM32G0B0xx */

#if defined(FDCAN1) || defined(FDCAN2)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	681a      	ldr	r2, [r3, #0]
 8001fd0:	2380      	movs	r3, #128	; 0x80
 8001fd2:	049b      	lsls	r3, r3, #18
 8001fd4:	4013      	ands	r3, r2
 8001fd6:	d016      	beq.n	8002006 <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8001fd8:	4b0e      	ldr	r3, [pc, #56]	; (8002014 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8001fda:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001fdc:	4a10      	ldr	r2, [pc, #64]	; (8002020 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8001fde:	4013      	ands	r3, r2
 8001fe0:	0019      	movs	r1, r3
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8001fe6:	4b0b      	ldr	r3, [pc, #44]	; (8002014 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8001fe8:	430a      	orrs	r2, r1
 8001fea:	659a      	str	r2, [r3, #88]	; 0x58

    if (PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8001ff0:	2380      	movs	r3, #128	; 0x80
 8001ff2:	005b      	lsls	r3, r3, #1
 8001ff4:	429a      	cmp	r2, r3
 8001ff6:	d106      	bne.n	8002006 <HAL_RCCEx_PeriphCLKConfig+0x442>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8001ff8:	4b06      	ldr	r3, [pc, #24]	; (8002014 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8001ffa:	68da      	ldr	r2, [r3, #12]
 8001ffc:	4b05      	ldr	r3, [pc, #20]	; (8002014 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8001ffe:	2180      	movs	r1, #128	; 0x80
 8002000:	0449      	lsls	r1, r1, #17
 8002002:	430a      	orrs	r2, r1
 8002004:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 8002006:	2312      	movs	r3, #18
 8002008:	18fb      	adds	r3, r7, r3
 800200a:	781b      	ldrb	r3, [r3, #0]
}
 800200c:	0018      	movs	r0, r3
 800200e:	46bd      	mov	sp, r7
 8002010:	b006      	add	sp, #24
 8002012:	bd80      	pop	{r7, pc}
 8002014:	40021000 	.word	0x40021000
 8002018:	efffffff 	.word	0xefffffff
 800201c:	fffff3ff 	.word	0xfffff3ff
 8002020:	fffffcff 	.word	0xfffffcff
 8002024:	fff3ffff 	.word	0xfff3ffff
 8002028:	ffcfffff 	.word	0xffcfffff
 800202c:	ffffcfff 	.word	0xffffcfff
 8002030:	ffff3fff 	.word	0xffff3fff
 8002034:	ffbfffff 	.word	0xffbfffff
 8002038:	feffffff 	.word	0xfeffffff

0800203c <HAL_RCCEx_GetPeriphCLKFreq>:
  * @note   (1) Peripheral not available on all devices
  * @note   (2) Peripheral Clock configuration not available on all devices
  * @retval Frequency in Hz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 800203c:	b580      	push	{r7, lr}
 800203e:	b086      	sub	sp, #24
 8002040:	af00      	add	r7, sp, #0
 8002042:	6078      	str	r0, [r7, #4]
  uint32_t frequency = 0U;
 8002044:	2300      	movs	r3, #0
 8002046:	617b      	str	r3, [r7, #20]
  uint32_t rngdiv;
#endif /* RCC_CCIPR_RNGSEL */
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  if (PeriphClk == RCC_PERIPHCLK_RTC)
 8002048:	687a      	ldr	r2, [r7, #4]
 800204a:	2380      	movs	r3, #128	; 0x80
 800204c:	029b      	lsls	r3, r3, #10
 800204e:	429a      	cmp	r2, r3
 8002050:	d13b      	bne.n	80020ca <HAL_RCCEx_GetPeriphCLKFreq+0x8e>
  {
    /* Get the current RTC source */
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 8002052:	4be2      	ldr	r3, [pc, #904]	; (80023dc <HAL_RCCEx_GetPeriphCLKFreq+0x3a0>)
 8002054:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002056:	23c0      	movs	r3, #192	; 0xc0
 8002058:	009b      	lsls	r3, r3, #2
 800205a:	4013      	ands	r3, r2
 800205c:	60fb      	str	r3, [r7, #12]

    /* Check if LSE is ready and if RTC clock selection is LSE */
    if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_RTCCLKSOURCE_LSE))
 800205e:	4bdf      	ldr	r3, [pc, #892]	; (80023dc <HAL_RCCEx_GetPeriphCLKFreq+0x3a0>)
 8002060:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002062:	2202      	movs	r2, #2
 8002064:	4013      	ands	r3, r2
 8002066:	2b02      	cmp	r3, #2
 8002068:	d109      	bne.n	800207e <HAL_RCCEx_GetPeriphCLKFreq+0x42>
 800206a:	68fa      	ldr	r2, [r7, #12]
 800206c:	2380      	movs	r3, #128	; 0x80
 800206e:	005b      	lsls	r3, r3, #1
 8002070:	429a      	cmp	r2, r3
 8002072:	d104      	bne.n	800207e <HAL_RCCEx_GetPeriphCLKFreq+0x42>
    {
      frequency = LSE_VALUE;
 8002074:	2380      	movs	r3, #128	; 0x80
 8002076:	021b      	lsls	r3, r3, #8
 8002078:	617b      	str	r3, [r7, #20]
 800207a:	f000 fcfc 	bl	8002a76 <HAL_RCCEx_GetPeriphCLKFreq+0xa3a>
    }
    /* Check if LSI is ready and if RTC clock selection is LSI */
    else if ((HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)) && (srcclk == RCC_RTCCLKSOURCE_LSI))
 800207e:	4bd7      	ldr	r3, [pc, #860]	; (80023dc <HAL_RCCEx_GetPeriphCLKFreq+0x3a0>)
 8002080:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002082:	2202      	movs	r2, #2
 8002084:	4013      	ands	r3, r2
 8002086:	2b02      	cmp	r3, #2
 8002088:	d109      	bne.n	800209e <HAL_RCCEx_GetPeriphCLKFreq+0x62>
 800208a:	68fa      	ldr	r2, [r7, #12]
 800208c:	2380      	movs	r3, #128	; 0x80
 800208e:	009b      	lsls	r3, r3, #2
 8002090:	429a      	cmp	r2, r3
 8002092:	d104      	bne.n	800209e <HAL_RCCEx_GetPeriphCLKFreq+0x62>
    {
      frequency = LSI_VALUE;
 8002094:	23fa      	movs	r3, #250	; 0xfa
 8002096:	01db      	lsls	r3, r3, #7
 8002098:	617b      	str	r3, [r7, #20]
 800209a:	f000 fcec 	bl	8002a76 <HAL_RCCEx_GetPeriphCLKFreq+0xa3a>
    }
    /* Check if HSE is ready  and if RTC clock selection is HSI_DIV32*/
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_RTCCLKSOURCE_HSE_DIV32))
 800209e:	4bcf      	ldr	r3, [pc, #828]	; (80023dc <HAL_RCCEx_GetPeriphCLKFreq+0x3a0>)
 80020a0:	681a      	ldr	r2, [r3, #0]
 80020a2:	2380      	movs	r3, #128	; 0x80
 80020a4:	029b      	lsls	r3, r3, #10
 80020a6:	401a      	ands	r2, r3
 80020a8:	2380      	movs	r3, #128	; 0x80
 80020aa:	029b      	lsls	r3, r3, #10
 80020ac:	429a      	cmp	r2, r3
 80020ae:	d001      	beq.n	80020b4 <HAL_RCCEx_GetPeriphCLKFreq+0x78>
 80020b0:	f000 fce1 	bl	8002a76 <HAL_RCCEx_GetPeriphCLKFreq+0xa3a>
 80020b4:	68fa      	ldr	r2, [r7, #12]
 80020b6:	23c0      	movs	r3, #192	; 0xc0
 80020b8:	009b      	lsls	r3, r3, #2
 80020ba:	429a      	cmp	r2, r3
 80020bc:	d001      	beq.n	80020c2 <HAL_RCCEx_GetPeriphCLKFreq+0x86>
 80020be:	f000 fcda 	bl	8002a76 <HAL_RCCEx_GetPeriphCLKFreq+0xa3a>
    {
      frequency = HSE_VALUE / 32U;
 80020c2:	4bc7      	ldr	r3, [pc, #796]	; (80023e0 <HAL_RCCEx_GetPeriphCLKFreq+0x3a4>)
 80020c4:	617b      	str	r3, [r7, #20]
 80020c6:	f000 fcd6 	bl	8002a76 <HAL_RCCEx_GetPeriphCLKFreq+0xa3a>
  else
  {
    /* Other external peripheral clock source than RTC */

    /* Compute PLL clock input */
    if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)  /* HSI ? */
 80020ca:	4bc4      	ldr	r3, [pc, #784]	; (80023dc <HAL_RCCEx_GetPeriphCLKFreq+0x3a0>)
 80020cc:	68db      	ldr	r3, [r3, #12]
 80020ce:	2203      	movs	r2, #3
 80020d0:	4013      	ands	r3, r2
 80020d2:	2b02      	cmp	r3, #2
 80020d4:	d102      	bne.n	80020dc <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
    {
      pllvco = HSI_VALUE;
 80020d6:	4bc3      	ldr	r3, [pc, #780]	; (80023e4 <HAL_RCCEx_GetPeriphCLKFreq+0x3a8>)
 80020d8:	613b      	str	r3, [r7, #16]
 80020da:	e00a      	b.n	80020f2 <HAL_RCCEx_GetPeriphCLKFreq+0xb6>
    }
    else if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)  /* HSE ? */
 80020dc:	4bbf      	ldr	r3, [pc, #764]	; (80023dc <HAL_RCCEx_GetPeriphCLKFreq+0x3a0>)
 80020de:	68db      	ldr	r3, [r3, #12]
 80020e0:	2203      	movs	r2, #3
 80020e2:	4013      	ands	r3, r2
 80020e4:	2b03      	cmp	r3, #3
 80020e6:	d102      	bne.n	80020ee <HAL_RCCEx_GetPeriphCLKFreq+0xb2>
    {
      pllvco = HSE_VALUE;
 80020e8:	4bbf      	ldr	r3, [pc, #764]	; (80023e8 <HAL_RCCEx_GetPeriphCLKFreq+0x3ac>)
 80020ea:	613b      	str	r3, [r7, #16]
 80020ec:	e001      	b.n	80020f2 <HAL_RCCEx_GetPeriphCLKFreq+0xb6>
    }
    else /* No source */
    {
      pllvco = 0U;
 80020ee:	2300      	movs	r3, #0
 80020f0:	613b      	str	r3, [r7, #16]
    }

    /* f(PLL Source) / PLLM */
    pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 80020f2:	4bba      	ldr	r3, [pc, #744]	; (80023dc <HAL_RCCEx_GetPeriphCLKFreq+0x3a0>)
 80020f4:	68db      	ldr	r3, [r3, #12]
 80020f6:	091b      	lsrs	r3, r3, #4
 80020f8:	2207      	movs	r2, #7
 80020fa:	4013      	ands	r3, r2
 80020fc:	3301      	adds	r3, #1
 80020fe:	0019      	movs	r1, r3
 8002100:	6938      	ldr	r0, [r7, #16]
 8002102:	f7fd ffff 	bl	8000104 <__udivsi3>
 8002106:	0003      	movs	r3, r0
 8002108:	613b      	str	r3, [r7, #16]

    switch (PeriphClk)
 800210a:	687a      	ldr	r2, [r7, #4]
 800210c:	2380      	movs	r3, #128	; 0x80
 800210e:	049b      	lsls	r3, r3, #18
 8002110:	429a      	cmp	r2, r3
 8002112:	d101      	bne.n	8002118 <HAL_RCCEx_GetPeriphCLKFreq+0xdc>
 8002114:	f000 fc43 	bl	800299e <HAL_RCCEx_GetPeriphCLKFreq+0x962>
 8002118:	687a      	ldr	r2, [r7, #4]
 800211a:	2380      	movs	r3, #128	; 0x80
 800211c:	049b      	lsls	r3, r3, #18
 800211e:	429a      	cmp	r2, r3
 8002120:	d901      	bls.n	8002126 <HAL_RCCEx_GetPeriphCLKFreq+0xea>
 8002122:	f000 fc7c 	bl	8002a1e <HAL_RCCEx_GetPeriphCLKFreq+0x9e2>
 8002126:	687a      	ldr	r2, [r7, #4]
 8002128:	2380      	movs	r3, #128	; 0x80
 800212a:	045b      	lsls	r3, r3, #17
 800212c:	429a      	cmp	r2, r3
 800212e:	d101      	bne.n	8002134 <HAL_RCCEx_GetPeriphCLKFreq+0xf8>
 8002130:	f000 fbe0 	bl	80028f4 <HAL_RCCEx_GetPeriphCLKFreq+0x8b8>
 8002134:	687a      	ldr	r2, [r7, #4]
 8002136:	2380      	movs	r3, #128	; 0x80
 8002138:	045b      	lsls	r3, r3, #17
 800213a:	429a      	cmp	r2, r3
 800213c:	d901      	bls.n	8002142 <HAL_RCCEx_GetPeriphCLKFreq+0x106>
 800213e:	f000 fc6e 	bl	8002a1e <HAL_RCCEx_GetPeriphCLKFreq+0x9e2>
 8002142:	687a      	ldr	r2, [r7, #4]
 8002144:	2380      	movs	r3, #128	; 0x80
 8002146:	03db      	lsls	r3, r3, #15
 8002148:	429a      	cmp	r2, r3
 800214a:	d101      	bne.n	8002150 <HAL_RCCEx_GetPeriphCLKFreq+0x114>
 800214c:	f000 fba1 	bl	8002892 <HAL_RCCEx_GetPeriphCLKFreq+0x856>
 8002150:	687a      	ldr	r2, [r7, #4]
 8002152:	2380      	movs	r3, #128	; 0x80
 8002154:	03db      	lsls	r3, r3, #15
 8002156:	429a      	cmp	r2, r3
 8002158:	d901      	bls.n	800215e <HAL_RCCEx_GetPeriphCLKFreq+0x122>
 800215a:	f000 fc60 	bl	8002a1e <HAL_RCCEx_GetPeriphCLKFreq+0x9e2>
 800215e:	687a      	ldr	r2, [r7, #4]
 8002160:	2380      	movs	r3, #128	; 0x80
 8002162:	039b      	lsls	r3, r3, #14
 8002164:	429a      	cmp	r2, r3
 8002166:	d101      	bne.n	800216c <HAL_RCCEx_GetPeriphCLKFreq+0x130>
 8002168:	f000 fb62 	bl	8002830 <HAL_RCCEx_GetPeriphCLKFreq+0x7f4>
 800216c:	687a      	ldr	r2, [r7, #4]
 800216e:	2380      	movs	r3, #128	; 0x80
 8002170:	039b      	lsls	r3, r3, #14
 8002172:	429a      	cmp	r2, r3
 8002174:	d901      	bls.n	800217a <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
 8002176:	f000 fc52 	bl	8002a1e <HAL_RCCEx_GetPeriphCLKFreq+0x9e2>
 800217a:	687a      	ldr	r2, [r7, #4]
 800217c:	2380      	movs	r3, #128	; 0x80
 800217e:	031b      	lsls	r3, r3, #12
 8002180:	429a      	cmp	r2, r3
 8002182:	d100      	bne.n	8002186 <HAL_RCCEx_GetPeriphCLKFreq+0x14a>
 8002184:	e115      	b.n	80023b2 <HAL_RCCEx_GetPeriphCLKFreq+0x376>
 8002186:	687a      	ldr	r2, [r7, #4]
 8002188:	2380      	movs	r3, #128	; 0x80
 800218a:	031b      	lsls	r3, r3, #12
 800218c:	429a      	cmp	r2, r3
 800218e:	d901      	bls.n	8002194 <HAL_RCCEx_GetPeriphCLKFreq+0x158>
 8002190:	f000 fc45 	bl	8002a1e <HAL_RCCEx_GetPeriphCLKFreq+0x9e2>
 8002194:	687a      	ldr	r2, [r7, #4]
 8002196:	2380      	movs	r3, #128	; 0x80
 8002198:	01db      	lsls	r3, r3, #7
 800219a:	429a      	cmp	r2, r3
 800219c:	d100      	bne.n	80021a0 <HAL_RCCEx_GetPeriphCLKFreq+0x164>
 800219e:	e1ac      	b.n	80024fa <HAL_RCCEx_GetPeriphCLKFreq+0x4be>
 80021a0:	687a      	ldr	r2, [r7, #4]
 80021a2:	2380      	movs	r3, #128	; 0x80
 80021a4:	01db      	lsls	r3, r3, #7
 80021a6:	429a      	cmp	r2, r3
 80021a8:	d901      	bls.n	80021ae <HAL_RCCEx_GetPeriphCLKFreq+0x172>
 80021aa:	f000 fc38 	bl	8002a1e <HAL_RCCEx_GetPeriphCLKFreq+0x9e2>
 80021ae:	687a      	ldr	r2, [r7, #4]
 80021b0:	2380      	movs	r3, #128	; 0x80
 80021b2:	019b      	lsls	r3, r3, #6
 80021b4:	429a      	cmp	r2, r3
 80021b6:	d100      	bne.n	80021ba <HAL_RCCEx_GetPeriphCLKFreq+0x17e>
 80021b8:	e270      	b.n	800269c <HAL_RCCEx_GetPeriphCLKFreq+0x660>
 80021ba:	687a      	ldr	r2, [r7, #4]
 80021bc:	2380      	movs	r3, #128	; 0x80
 80021be:	019b      	lsls	r3, r3, #6
 80021c0:	429a      	cmp	r2, r3
 80021c2:	d901      	bls.n	80021c8 <HAL_RCCEx_GetPeriphCLKFreq+0x18c>
 80021c4:	f000 fc2b 	bl	8002a1e <HAL_RCCEx_GetPeriphCLKFreq+0x9e2>
 80021c8:	687a      	ldr	r2, [r7, #4]
 80021ca:	2380      	movs	r3, #128	; 0x80
 80021cc:	015b      	lsls	r3, r3, #5
 80021ce:	429a      	cmp	r2, r3
 80021d0:	d100      	bne.n	80021d4 <HAL_RCCEx_GetPeriphCLKFreq+0x198>
 80021d2:	e158      	b.n	8002486 <HAL_RCCEx_GetPeriphCLKFreq+0x44a>
 80021d4:	687a      	ldr	r2, [r7, #4]
 80021d6:	2380      	movs	r3, #128	; 0x80
 80021d8:	015b      	lsls	r3, r3, #5
 80021da:	429a      	cmp	r2, r3
 80021dc:	d901      	bls.n	80021e2 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6>
 80021de:	f000 fc1e 	bl	8002a1e <HAL_RCCEx_GetPeriphCLKFreq+0x9e2>
 80021e2:	687a      	ldr	r2, [r7, #4]
 80021e4:	2380      	movs	r3, #128	; 0x80
 80021e6:	011b      	lsls	r3, r3, #4
 80021e8:	429a      	cmp	r2, r3
 80021ea:	d100      	bne.n	80021ee <HAL_RCCEx_GetPeriphCLKFreq+0x1b2>
 80021ec:	e213      	b.n	8002616 <HAL_RCCEx_GetPeriphCLKFreq+0x5da>
 80021ee:	687a      	ldr	r2, [r7, #4]
 80021f0:	2380      	movs	r3, #128	; 0x80
 80021f2:	011b      	lsls	r3, r3, #4
 80021f4:	429a      	cmp	r2, r3
 80021f6:	d901      	bls.n	80021fc <HAL_RCCEx_GetPeriphCLKFreq+0x1c0>
 80021f8:	f000 fc11 	bl	8002a1e <HAL_RCCEx_GetPeriphCLKFreq+0x9e2>
 80021fc:	687a      	ldr	r2, [r7, #4]
 80021fe:	2380      	movs	r3, #128	; 0x80
 8002200:	00db      	lsls	r3, r3, #3
 8002202:	429a      	cmp	r2, r3
 8002204:	d100      	bne.n	8002208 <HAL_RCCEx_GetPeriphCLKFreq+0x1cc>
 8002206:	e2d3      	b.n	80027b0 <HAL_RCCEx_GetPeriphCLKFreq+0x774>
 8002208:	687a      	ldr	r2, [r7, #4]
 800220a:	2380      	movs	r3, #128	; 0x80
 800220c:	00db      	lsls	r3, r3, #3
 800220e:	429a      	cmp	r2, r3
 8002210:	d901      	bls.n	8002216 <HAL_RCCEx_GetPeriphCLKFreq+0x1da>
 8002212:	f000 fc04 	bl	8002a1e <HAL_RCCEx_GetPeriphCLKFreq+0x9e2>
 8002216:	687a      	ldr	r2, [r7, #4]
 8002218:	2380      	movs	r3, #128	; 0x80
 800221a:	009b      	lsls	r3, r3, #2
 800221c:	429a      	cmp	r2, r3
 800221e:	d100      	bne.n	8002222 <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
 8002220:	e286      	b.n	8002730 <HAL_RCCEx_GetPeriphCLKFreq+0x6f4>
 8002222:	687a      	ldr	r2, [r7, #4]
 8002224:	2380      	movs	r3, #128	; 0x80
 8002226:	009b      	lsls	r3, r3, #2
 8002228:	429a      	cmp	r2, r3
 800222a:	d901      	bls.n	8002230 <HAL_RCCEx_GetPeriphCLKFreq+0x1f4>
 800222c:	f000 fbf7 	bl	8002a1e <HAL_RCCEx_GetPeriphCLKFreq+0x9e2>
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	2b20      	cmp	r3, #32
 8002234:	d80f      	bhi.n	8002256 <HAL_RCCEx_GetPeriphCLKFreq+0x21a>
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	2b00      	cmp	r3, #0
 800223a:	d101      	bne.n	8002240 <HAL_RCCEx_GetPeriphCLKFreq+0x204>
 800223c:	f000 fbef 	bl	8002a1e <HAL_RCCEx_GetPeriphCLKFreq+0x9e2>
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	2b20      	cmp	r3, #32
 8002244:	d901      	bls.n	800224a <HAL_RCCEx_GetPeriphCLKFreq+0x20e>
 8002246:	f000 fbea 	bl	8002a1e <HAL_RCCEx_GetPeriphCLKFreq+0x9e2>
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	009a      	lsls	r2, r3, #2
 800224e:	4b67      	ldr	r3, [pc, #412]	; (80023ec <HAL_RCCEx_GetPeriphCLKFreq+0x3b0>)
 8002250:	18d3      	adds	r3, r2, r3
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	469f      	mov	pc, r3
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	2b40      	cmp	r3, #64	; 0x40
 800225a:	d100      	bne.n	800225e <HAL_RCCEx_GetPeriphCLKFreq+0x222>
 800225c:	e1b0      	b.n	80025c0 <HAL_RCCEx_GetPeriphCLKFreq+0x584>
        }
        break;
#endif /* RCC_CCIPR2_FDCANSEL */

      default:
        break;
 800225e:	f000 fbde 	bl	8002a1e <HAL_RCCEx_GetPeriphCLKFreq+0x9e2>
        srcclk = __HAL_RCC_GET_USART1_SOURCE();
 8002262:	4b5e      	ldr	r3, [pc, #376]	; (80023dc <HAL_RCCEx_GetPeriphCLKFreq+0x3a0>)
 8002264:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002266:	2203      	movs	r2, #3
 8002268:	4013      	ands	r3, r2
 800226a:	60fb      	str	r3, [r7, #12]
        if (srcclk == RCC_USART1CLKSOURCE_PCLK1)            /* PCLK1 ? */
 800226c:	68fb      	ldr	r3, [r7, #12]
 800226e:	2b00      	cmp	r3, #0
 8002270:	d105      	bne.n	800227e <HAL_RCCEx_GetPeriphCLKFreq+0x242>
          frequency = HAL_RCC_GetPCLK1Freq();
 8002272:	f7ff fc91 	bl	8001b98 <HAL_RCC_GetPCLK1Freq>
 8002276:	0003      	movs	r3, r0
 8002278:	617b      	str	r3, [r7, #20]
        break;
 800227a:	f000 fbd2 	bl	8002a22 <HAL_RCCEx_GetPeriphCLKFreq+0x9e6>
        else if (srcclk == RCC_USART1CLKSOURCE_SYSCLK)     /* SYSCLK ? */
 800227e:	68fb      	ldr	r3, [r7, #12]
 8002280:	2b01      	cmp	r3, #1
 8002282:	d105      	bne.n	8002290 <HAL_RCCEx_GetPeriphCLKFreq+0x254>
          frequency = HAL_RCC_GetSysClockFreq();
 8002284:	f7ff fbfc 	bl	8001a80 <HAL_RCC_GetSysClockFreq>
 8002288:	0003      	movs	r3, r0
 800228a:	617b      	str	r3, [r7, #20]
        break;
 800228c:	f000 fbc9 	bl	8002a22 <HAL_RCCEx_GetPeriphCLKFreq+0x9e6>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART1CLKSOURCE_HSI))
 8002290:	4b52      	ldr	r3, [pc, #328]	; (80023dc <HAL_RCCEx_GetPeriphCLKFreq+0x3a0>)
 8002292:	681a      	ldr	r2, [r3, #0]
 8002294:	2380      	movs	r3, #128	; 0x80
 8002296:	00db      	lsls	r3, r3, #3
 8002298:	401a      	ands	r2, r3
 800229a:	2380      	movs	r3, #128	; 0x80
 800229c:	00db      	lsls	r3, r3, #3
 800229e:	429a      	cmp	r2, r3
 80022a0:	d106      	bne.n	80022b0 <HAL_RCCEx_GetPeriphCLKFreq+0x274>
 80022a2:	68fb      	ldr	r3, [r7, #12]
 80022a4:	2b02      	cmp	r3, #2
 80022a6:	d103      	bne.n	80022b0 <HAL_RCCEx_GetPeriphCLKFreq+0x274>
          frequency = HSI_VALUE;
 80022a8:	4b4e      	ldr	r3, [pc, #312]	; (80023e4 <HAL_RCCEx_GetPeriphCLKFreq+0x3a8>)
 80022aa:	617b      	str	r3, [r7, #20]
        break;
 80022ac:	f000 fbb9 	bl	8002a22 <HAL_RCCEx_GetPeriphCLKFreq+0x9e6>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART1CLKSOURCE_LSE))
 80022b0:	4b4a      	ldr	r3, [pc, #296]	; (80023dc <HAL_RCCEx_GetPeriphCLKFreq+0x3a0>)
 80022b2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80022b4:	2202      	movs	r2, #2
 80022b6:	4013      	ands	r3, r2
 80022b8:	2b02      	cmp	r3, #2
 80022ba:	d001      	beq.n	80022c0 <HAL_RCCEx_GetPeriphCLKFreq+0x284>
 80022bc:	f000 fbb1 	bl	8002a22 <HAL_RCCEx_GetPeriphCLKFreq+0x9e6>
 80022c0:	68fb      	ldr	r3, [r7, #12]
 80022c2:	2b03      	cmp	r3, #3
 80022c4:	d001      	beq.n	80022ca <HAL_RCCEx_GetPeriphCLKFreq+0x28e>
 80022c6:	f000 fbac 	bl	8002a22 <HAL_RCCEx_GetPeriphCLKFreq+0x9e6>
          frequency = LSE_VALUE;
 80022ca:	2380      	movs	r3, #128	; 0x80
 80022cc:	021b      	lsls	r3, r3, #8
 80022ce:	617b      	str	r3, [r7, #20]
        break;
 80022d0:	f000 fba7 	bl	8002a22 <HAL_RCCEx_GetPeriphCLKFreq+0x9e6>
        srcclk = __HAL_RCC_GET_USART2_SOURCE();
 80022d4:	4b41      	ldr	r3, [pc, #260]	; (80023dc <HAL_RCCEx_GetPeriphCLKFreq+0x3a0>)
 80022d6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80022d8:	220c      	movs	r2, #12
 80022da:	4013      	ands	r3, r2
 80022dc:	60fb      	str	r3, [r7, #12]
        if (srcclk == RCC_USART2CLKSOURCE_PCLK1)
 80022de:	68fb      	ldr	r3, [r7, #12]
 80022e0:	2b00      	cmp	r3, #0
 80022e2:	d105      	bne.n	80022f0 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>
          frequency = HAL_RCC_GetPCLK1Freq();
 80022e4:	f7ff fc58 	bl	8001b98 <HAL_RCC_GetPCLK1Freq>
 80022e8:	0003      	movs	r3, r0
 80022ea:	617b      	str	r3, [r7, #20]
        break;
 80022ec:	f000 fb9b 	bl	8002a26 <HAL_RCCEx_GetPeriphCLKFreq+0x9ea>
        else if (srcclk == RCC_USART2CLKSOURCE_SYSCLK)
 80022f0:	68fb      	ldr	r3, [r7, #12]
 80022f2:	2b04      	cmp	r3, #4
 80022f4:	d105      	bne.n	8002302 <HAL_RCCEx_GetPeriphCLKFreq+0x2c6>
          frequency = HAL_RCC_GetSysClockFreq();
 80022f6:	f7ff fbc3 	bl	8001a80 <HAL_RCC_GetSysClockFreq>
 80022fa:	0003      	movs	r3, r0
 80022fc:	617b      	str	r3, [r7, #20]
        break;
 80022fe:	f000 fb92 	bl	8002a26 <HAL_RCCEx_GetPeriphCLKFreq+0x9ea>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART2CLKSOURCE_HSI))
 8002302:	4b36      	ldr	r3, [pc, #216]	; (80023dc <HAL_RCCEx_GetPeriphCLKFreq+0x3a0>)
 8002304:	681a      	ldr	r2, [r3, #0]
 8002306:	2380      	movs	r3, #128	; 0x80
 8002308:	00db      	lsls	r3, r3, #3
 800230a:	401a      	ands	r2, r3
 800230c:	2380      	movs	r3, #128	; 0x80
 800230e:	00db      	lsls	r3, r3, #3
 8002310:	429a      	cmp	r2, r3
 8002312:	d106      	bne.n	8002322 <HAL_RCCEx_GetPeriphCLKFreq+0x2e6>
 8002314:	68fb      	ldr	r3, [r7, #12]
 8002316:	2b08      	cmp	r3, #8
 8002318:	d103      	bne.n	8002322 <HAL_RCCEx_GetPeriphCLKFreq+0x2e6>
          frequency = HSI_VALUE;
 800231a:	4b32      	ldr	r3, [pc, #200]	; (80023e4 <HAL_RCCEx_GetPeriphCLKFreq+0x3a8>)
 800231c:	617b      	str	r3, [r7, #20]
        break;
 800231e:	f000 fb82 	bl	8002a26 <HAL_RCCEx_GetPeriphCLKFreq+0x9ea>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART2CLKSOURCE_LSE))
 8002322:	4b2e      	ldr	r3, [pc, #184]	; (80023dc <HAL_RCCEx_GetPeriphCLKFreq+0x3a0>)
 8002324:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002326:	2202      	movs	r2, #2
 8002328:	4013      	ands	r3, r2
 800232a:	2b02      	cmp	r3, #2
 800232c:	d001      	beq.n	8002332 <HAL_RCCEx_GetPeriphCLKFreq+0x2f6>
 800232e:	f000 fb7a 	bl	8002a26 <HAL_RCCEx_GetPeriphCLKFreq+0x9ea>
 8002332:	68fb      	ldr	r3, [r7, #12]
 8002334:	2b0c      	cmp	r3, #12
 8002336:	d001      	beq.n	800233c <HAL_RCCEx_GetPeriphCLKFreq+0x300>
 8002338:	f000 fb75 	bl	8002a26 <HAL_RCCEx_GetPeriphCLKFreq+0x9ea>
          frequency = LSE_VALUE;
 800233c:	2380      	movs	r3, #128	; 0x80
 800233e:	021b      	lsls	r3, r3, #8
 8002340:	617b      	str	r3, [r7, #20]
        break;
 8002342:	f000 fb70 	bl	8002a26 <HAL_RCCEx_GetPeriphCLKFreq+0x9ea>
        srcclk = __HAL_RCC_GET_USART3_SOURCE();
 8002346:	4b25      	ldr	r3, [pc, #148]	; (80023dc <HAL_RCCEx_GetPeriphCLKFreq+0x3a0>)
 8002348:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800234a:	2230      	movs	r2, #48	; 0x30
 800234c:	4013      	ands	r3, r2
 800234e:	60fb      	str	r3, [r7, #12]
        if (srcclk == RCC_USART3CLKSOURCE_PCLK1)
 8002350:	68fb      	ldr	r3, [r7, #12]
 8002352:	2b00      	cmp	r3, #0
 8002354:	d105      	bne.n	8002362 <HAL_RCCEx_GetPeriphCLKFreq+0x326>
          frequency = HAL_RCC_GetPCLK1Freq();
 8002356:	f7ff fc1f 	bl	8001b98 <HAL_RCC_GetPCLK1Freq>
 800235a:	0003      	movs	r3, r0
 800235c:	617b      	str	r3, [r7, #20]
        break;
 800235e:	f000 fb64 	bl	8002a2a <HAL_RCCEx_GetPeriphCLKFreq+0x9ee>
        else if (srcclk == RCC_USART3CLKSOURCE_SYSCLK)
 8002362:	68fb      	ldr	r3, [r7, #12]
 8002364:	2b10      	cmp	r3, #16
 8002366:	d105      	bne.n	8002374 <HAL_RCCEx_GetPeriphCLKFreq+0x338>
          frequency = HAL_RCC_GetSysClockFreq();
 8002368:	f7ff fb8a 	bl	8001a80 <HAL_RCC_GetSysClockFreq>
 800236c:	0003      	movs	r3, r0
 800236e:	617b      	str	r3, [r7, #20]
        break;
 8002370:	f000 fb5b 	bl	8002a2a <HAL_RCCEx_GetPeriphCLKFreq+0x9ee>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART3CLKSOURCE_HSI))
 8002374:	4b19      	ldr	r3, [pc, #100]	; (80023dc <HAL_RCCEx_GetPeriphCLKFreq+0x3a0>)
 8002376:	681a      	ldr	r2, [r3, #0]
 8002378:	2380      	movs	r3, #128	; 0x80
 800237a:	00db      	lsls	r3, r3, #3
 800237c:	401a      	ands	r2, r3
 800237e:	2380      	movs	r3, #128	; 0x80
 8002380:	00db      	lsls	r3, r3, #3
 8002382:	429a      	cmp	r2, r3
 8002384:	d106      	bne.n	8002394 <HAL_RCCEx_GetPeriphCLKFreq+0x358>
 8002386:	68fb      	ldr	r3, [r7, #12]
 8002388:	2b20      	cmp	r3, #32
 800238a:	d103      	bne.n	8002394 <HAL_RCCEx_GetPeriphCLKFreq+0x358>
          frequency = HSI_VALUE;
 800238c:	4b15      	ldr	r3, [pc, #84]	; (80023e4 <HAL_RCCEx_GetPeriphCLKFreq+0x3a8>)
 800238e:	617b      	str	r3, [r7, #20]
        break;
 8002390:	f000 fb4b 	bl	8002a2a <HAL_RCCEx_GetPeriphCLKFreq+0x9ee>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART3CLKSOURCE_LSE))
 8002394:	4b11      	ldr	r3, [pc, #68]	; (80023dc <HAL_RCCEx_GetPeriphCLKFreq+0x3a0>)
 8002396:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002398:	2202      	movs	r2, #2
 800239a:	4013      	ands	r3, r2
 800239c:	2b02      	cmp	r3, #2
 800239e:	d000      	beq.n	80023a2 <HAL_RCCEx_GetPeriphCLKFreq+0x366>
 80023a0:	e343      	b.n	8002a2a <HAL_RCCEx_GetPeriphCLKFreq+0x9ee>
 80023a2:	68fb      	ldr	r3, [r7, #12]
 80023a4:	2b30      	cmp	r3, #48	; 0x30
 80023a6:	d000      	beq.n	80023aa <HAL_RCCEx_GetPeriphCLKFreq+0x36e>
 80023a8:	e33f      	b.n	8002a2a <HAL_RCCEx_GetPeriphCLKFreq+0x9ee>
          frequency = LSE_VALUE;
 80023aa:	2380      	movs	r3, #128	; 0x80
 80023ac:	021b      	lsls	r3, r3, #8
 80023ae:	617b      	str	r3, [r7, #20]
        break;
 80023b0:	e33b      	b.n	8002a2a <HAL_RCCEx_GetPeriphCLKFreq+0x9ee>
        srcclk = __HAL_RCC_GET_CEC_SOURCE();
 80023b2:	4b0a      	ldr	r3, [pc, #40]	; (80023dc <HAL_RCCEx_GetPeriphCLKFreq+0x3a0>)
 80023b4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80023b6:	2240      	movs	r2, #64	; 0x40
 80023b8:	4013      	ands	r3, r2
 80023ba:	60fb      	str	r3, [r7, #12]
        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_CECCLKSOURCE_HSI_DIV488))
 80023bc:	4b07      	ldr	r3, [pc, #28]	; (80023dc <HAL_RCCEx_GetPeriphCLKFreq+0x3a0>)
 80023be:	681a      	ldr	r2, [r3, #0]
 80023c0:	2380      	movs	r3, #128	; 0x80
 80023c2:	00db      	lsls	r3, r3, #3
 80023c4:	401a      	ands	r2, r3
 80023c6:	2380      	movs	r3, #128	; 0x80
 80023c8:	00db      	lsls	r3, r3, #3
 80023ca:	429a      	cmp	r2, r3
 80023cc:	d112      	bne.n	80023f4 <HAL_RCCEx_GetPeriphCLKFreq+0x3b8>
 80023ce:	68fb      	ldr	r3, [r7, #12]
 80023d0:	2b00      	cmp	r3, #0
 80023d2:	d10f      	bne.n	80023f4 <HAL_RCCEx_GetPeriphCLKFreq+0x3b8>
          frequency = (HSI_VALUE / 488U);
 80023d4:	4b06      	ldr	r3, [pc, #24]	; (80023f0 <HAL_RCCEx_GetPeriphCLKFreq+0x3b4>)
 80023d6:	617b      	str	r3, [r7, #20]
        break;
 80023d8:	e329      	b.n	8002a2e <HAL_RCCEx_GetPeriphCLKFreq+0x9f2>
 80023da:	46c0      	nop			; (mov r8, r8)
 80023dc:	40021000 	.word	0x40021000
 80023e0:	0003d090 	.word	0x0003d090
 80023e4:	00f42400 	.word	0x00f42400
 80023e8:	007a1200 	.word	0x007a1200
 80023ec:	08002b50 	.word	0x08002b50
 80023f0:	00008012 	.word	0x00008012
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_CECCLKSOURCE_LSE))
 80023f4:	4bcb      	ldr	r3, [pc, #812]	; (8002724 <HAL_RCCEx_GetPeriphCLKFreq+0x6e8>)
 80023f6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80023f8:	2202      	movs	r2, #2
 80023fa:	4013      	ands	r3, r2
 80023fc:	2b02      	cmp	r3, #2
 80023fe:	d000      	beq.n	8002402 <HAL_RCCEx_GetPeriphCLKFreq+0x3c6>
 8002400:	e315      	b.n	8002a2e <HAL_RCCEx_GetPeriphCLKFreq+0x9f2>
 8002402:	68fb      	ldr	r3, [r7, #12]
 8002404:	2b40      	cmp	r3, #64	; 0x40
 8002406:	d000      	beq.n	800240a <HAL_RCCEx_GetPeriphCLKFreq+0x3ce>
 8002408:	e311      	b.n	8002a2e <HAL_RCCEx_GetPeriphCLKFreq+0x9f2>
          frequency = LSE_VALUE;
 800240a:	2380      	movs	r3, #128	; 0x80
 800240c:	021b      	lsls	r3, r3, #8
 800240e:	617b      	str	r3, [r7, #20]
        break;
 8002410:	e30d      	b.n	8002a2e <HAL_RCCEx_GetPeriphCLKFreq+0x9f2>
        srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 8002412:	4bc4      	ldr	r3, [pc, #784]	; (8002724 <HAL_RCCEx_GetPeriphCLKFreq+0x6e8>)
 8002414:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8002416:	23c0      	movs	r3, #192	; 0xc0
 8002418:	011b      	lsls	r3, r3, #4
 800241a:	4013      	ands	r3, r2
 800241c:	60fb      	str	r3, [r7, #12]
        if (srcclk == RCC_LPUART1CLKSOURCE_PCLK1)
 800241e:	68fb      	ldr	r3, [r7, #12]
 8002420:	2b00      	cmp	r3, #0
 8002422:	d104      	bne.n	800242e <HAL_RCCEx_GetPeriphCLKFreq+0x3f2>
          frequency = HAL_RCC_GetPCLK1Freq();
 8002424:	f7ff fbb8 	bl	8001b98 <HAL_RCC_GetPCLK1Freq>
 8002428:	0003      	movs	r3, r0
 800242a:	617b      	str	r3, [r7, #20]
        break;
 800242c:	e301      	b.n	8002a32 <HAL_RCCEx_GetPeriphCLKFreq+0x9f6>
        else if (srcclk == RCC_LPUART1CLKSOURCE_SYSCLK)
 800242e:	68fa      	ldr	r2, [r7, #12]
 8002430:	2380      	movs	r3, #128	; 0x80
 8002432:	00db      	lsls	r3, r3, #3
 8002434:	429a      	cmp	r2, r3
 8002436:	d104      	bne.n	8002442 <HAL_RCCEx_GetPeriphCLKFreq+0x406>
          frequency = HAL_RCC_GetSysClockFreq();
 8002438:	f7ff fb22 	bl	8001a80 <HAL_RCC_GetSysClockFreq>
 800243c:	0003      	movs	r3, r0
 800243e:	617b      	str	r3, [r7, #20]
        break;
 8002440:	e2f7      	b.n	8002a32 <HAL_RCCEx_GetPeriphCLKFreq+0x9f6>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_HSI))
 8002442:	4bb8      	ldr	r3, [pc, #736]	; (8002724 <HAL_RCCEx_GetPeriphCLKFreq+0x6e8>)
 8002444:	681a      	ldr	r2, [r3, #0]
 8002446:	2380      	movs	r3, #128	; 0x80
 8002448:	00db      	lsls	r3, r3, #3
 800244a:	401a      	ands	r2, r3
 800244c:	2380      	movs	r3, #128	; 0x80
 800244e:	00db      	lsls	r3, r3, #3
 8002450:	429a      	cmp	r2, r3
 8002452:	d107      	bne.n	8002464 <HAL_RCCEx_GetPeriphCLKFreq+0x428>
 8002454:	68fa      	ldr	r2, [r7, #12]
 8002456:	2380      	movs	r3, #128	; 0x80
 8002458:	011b      	lsls	r3, r3, #4
 800245a:	429a      	cmp	r2, r3
 800245c:	d102      	bne.n	8002464 <HAL_RCCEx_GetPeriphCLKFreq+0x428>
          frequency = HSI_VALUE;
 800245e:	4bb2      	ldr	r3, [pc, #712]	; (8002728 <HAL_RCCEx_GetPeriphCLKFreq+0x6ec>)
 8002460:	617b      	str	r3, [r7, #20]
        break;
 8002462:	e2e6      	b.n	8002a32 <HAL_RCCEx_GetPeriphCLKFreq+0x9f6>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPUART1CLKSOURCE_LSE))
 8002464:	4baf      	ldr	r3, [pc, #700]	; (8002724 <HAL_RCCEx_GetPeriphCLKFreq+0x6e8>)
 8002466:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002468:	2202      	movs	r2, #2
 800246a:	4013      	ands	r3, r2
 800246c:	2b02      	cmp	r3, #2
 800246e:	d000      	beq.n	8002472 <HAL_RCCEx_GetPeriphCLKFreq+0x436>
 8002470:	e2df      	b.n	8002a32 <HAL_RCCEx_GetPeriphCLKFreq+0x9f6>
 8002472:	68fa      	ldr	r2, [r7, #12]
 8002474:	23c0      	movs	r3, #192	; 0xc0
 8002476:	011b      	lsls	r3, r3, #4
 8002478:	429a      	cmp	r2, r3
 800247a:	d000      	beq.n	800247e <HAL_RCCEx_GetPeriphCLKFreq+0x442>
 800247c:	e2d9      	b.n	8002a32 <HAL_RCCEx_GetPeriphCLKFreq+0x9f6>
          frequency = LSE_VALUE;
 800247e:	2380      	movs	r3, #128	; 0x80
 8002480:	021b      	lsls	r3, r3, #8
 8002482:	617b      	str	r3, [r7, #20]
        break;
 8002484:	e2d5      	b.n	8002a32 <HAL_RCCEx_GetPeriphCLKFreq+0x9f6>
        srcclk = __HAL_RCC_GET_LPUART2_SOURCE();
 8002486:	4ba7      	ldr	r3, [pc, #668]	; (8002724 <HAL_RCCEx_GetPeriphCLKFreq+0x6e8>)
 8002488:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800248a:	23c0      	movs	r3, #192	; 0xc0
 800248c:	009b      	lsls	r3, r3, #2
 800248e:	4013      	ands	r3, r2
 8002490:	60fb      	str	r3, [r7, #12]
        if (srcclk == RCC_LPUART2CLKSOURCE_PCLK1)
 8002492:	68fb      	ldr	r3, [r7, #12]
 8002494:	2b00      	cmp	r3, #0
 8002496:	d104      	bne.n	80024a2 <HAL_RCCEx_GetPeriphCLKFreq+0x466>
          frequency = HAL_RCC_GetPCLK1Freq();
 8002498:	f7ff fb7e 	bl	8001b98 <HAL_RCC_GetPCLK1Freq>
 800249c:	0003      	movs	r3, r0
 800249e:	617b      	str	r3, [r7, #20]
        break;
 80024a0:	e2c9      	b.n	8002a36 <HAL_RCCEx_GetPeriphCLKFreq+0x9fa>
        else if (srcclk == RCC_LPUART2CLKSOURCE_SYSCLK)
 80024a2:	68fa      	ldr	r2, [r7, #12]
 80024a4:	2380      	movs	r3, #128	; 0x80
 80024a6:	005b      	lsls	r3, r3, #1
 80024a8:	429a      	cmp	r2, r3
 80024aa:	d104      	bne.n	80024b6 <HAL_RCCEx_GetPeriphCLKFreq+0x47a>
          frequency = HAL_RCC_GetSysClockFreq();
 80024ac:	f7ff fae8 	bl	8001a80 <HAL_RCC_GetSysClockFreq>
 80024b0:	0003      	movs	r3, r0
 80024b2:	617b      	str	r3, [r7, #20]
        break;
 80024b4:	e2bf      	b.n	8002a36 <HAL_RCCEx_GetPeriphCLKFreq+0x9fa>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPUART2CLKSOURCE_HSI))
 80024b6:	4b9b      	ldr	r3, [pc, #620]	; (8002724 <HAL_RCCEx_GetPeriphCLKFreq+0x6e8>)
 80024b8:	681a      	ldr	r2, [r3, #0]
 80024ba:	2380      	movs	r3, #128	; 0x80
 80024bc:	00db      	lsls	r3, r3, #3
 80024be:	401a      	ands	r2, r3
 80024c0:	2380      	movs	r3, #128	; 0x80
 80024c2:	00db      	lsls	r3, r3, #3
 80024c4:	429a      	cmp	r2, r3
 80024c6:	d107      	bne.n	80024d8 <HAL_RCCEx_GetPeriphCLKFreq+0x49c>
 80024c8:	68fa      	ldr	r2, [r7, #12]
 80024ca:	2380      	movs	r3, #128	; 0x80
 80024cc:	009b      	lsls	r3, r3, #2
 80024ce:	429a      	cmp	r2, r3
 80024d0:	d102      	bne.n	80024d8 <HAL_RCCEx_GetPeriphCLKFreq+0x49c>
          frequency = HSI_VALUE;
 80024d2:	4b95      	ldr	r3, [pc, #596]	; (8002728 <HAL_RCCEx_GetPeriphCLKFreq+0x6ec>)
 80024d4:	617b      	str	r3, [r7, #20]
        break;
 80024d6:	e2ae      	b.n	8002a36 <HAL_RCCEx_GetPeriphCLKFreq+0x9fa>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPUART2CLKSOURCE_LSE))
 80024d8:	4b92      	ldr	r3, [pc, #584]	; (8002724 <HAL_RCCEx_GetPeriphCLKFreq+0x6e8>)
 80024da:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80024dc:	2202      	movs	r2, #2
 80024de:	4013      	ands	r3, r2
 80024e0:	2b02      	cmp	r3, #2
 80024e2:	d000      	beq.n	80024e6 <HAL_RCCEx_GetPeriphCLKFreq+0x4aa>
 80024e4:	e2a7      	b.n	8002a36 <HAL_RCCEx_GetPeriphCLKFreq+0x9fa>
 80024e6:	68fa      	ldr	r2, [r7, #12]
 80024e8:	23c0      	movs	r3, #192	; 0xc0
 80024ea:	009b      	lsls	r3, r3, #2
 80024ec:	429a      	cmp	r2, r3
 80024ee:	d000      	beq.n	80024f2 <HAL_RCCEx_GetPeriphCLKFreq+0x4b6>
 80024f0:	e2a1      	b.n	8002a36 <HAL_RCCEx_GetPeriphCLKFreq+0x9fa>
          frequency = LSE_VALUE;
 80024f2:	2380      	movs	r3, #128	; 0x80
 80024f4:	021b      	lsls	r3, r3, #8
 80024f6:	617b      	str	r3, [r7, #20]
        break;
 80024f8:	e29d      	b.n	8002a36 <HAL_RCCEx_GetPeriphCLKFreq+0x9fa>
        srcclk = __HAL_RCC_GET_ADC_SOURCE();
 80024fa:	4b8a      	ldr	r3, [pc, #552]	; (8002724 <HAL_RCCEx_GetPeriphCLKFreq+0x6e8>)
 80024fc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80024fe:	0f9b      	lsrs	r3, r3, #30
 8002500:	079b      	lsls	r3, r3, #30
 8002502:	60fb      	str	r3, [r7, #12]
        if (srcclk == RCC_ADCCLKSOURCE_SYSCLK)
 8002504:	68fb      	ldr	r3, [r7, #12]
 8002506:	2b00      	cmp	r3, #0
 8002508:	d104      	bne.n	8002514 <HAL_RCCEx_GetPeriphCLKFreq+0x4d8>
          frequency = HAL_RCC_GetSysClockFreq();
 800250a:	f7ff fab9 	bl	8001a80 <HAL_RCC_GetSysClockFreq>
 800250e:	0003      	movs	r3, r0
 8002510:	617b      	str	r3, [r7, #20]
        break;
 8002512:	e292      	b.n	8002a3a <HAL_RCCEx_GetPeriphCLKFreq+0x9fe>
        else if (srcclk == RCC_ADCCLKSOURCE_HSI)
 8002514:	68fa      	ldr	r2, [r7, #12]
 8002516:	2380      	movs	r3, #128	; 0x80
 8002518:	061b      	lsls	r3, r3, #24
 800251a:	429a      	cmp	r2, r3
 800251c:	d102      	bne.n	8002524 <HAL_RCCEx_GetPeriphCLKFreq+0x4e8>
          frequency = HSI_VALUE;
 800251e:	4b82      	ldr	r3, [pc, #520]	; (8002728 <HAL_RCCEx_GetPeriphCLKFreq+0x6ec>)
 8002520:	617b      	str	r3, [r7, #20]
        break;
 8002522:	e28a      	b.n	8002a3a <HAL_RCCEx_GetPeriphCLKFreq+0x9fe>
        else if (srcclk == RCC_ADCCLKSOURCE_PLLADC)
 8002524:	68fa      	ldr	r2, [r7, #12]
 8002526:	2380      	movs	r3, #128	; 0x80
 8002528:	05db      	lsls	r3, r3, #23
 800252a:	429a      	cmp	r2, r3
 800252c:	d000      	beq.n	8002530 <HAL_RCCEx_GetPeriphCLKFreq+0x4f4>
 800252e:	e284      	b.n	8002a3a <HAL_RCCEx_GetPeriphCLKFreq+0x9fe>
          if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLLPCLK) != 0U)
 8002530:	4b7c      	ldr	r3, [pc, #496]	; (8002724 <HAL_RCCEx_GetPeriphCLKFreq+0x6e8>)
 8002532:	68da      	ldr	r2, [r3, #12]
 8002534:	2380      	movs	r3, #128	; 0x80
 8002536:	025b      	lsls	r3, r3, #9
 8002538:	4013      	ands	r3, r2
 800253a:	d100      	bne.n	800253e <HAL_RCCEx_GetPeriphCLKFreq+0x502>
 800253c:	e27d      	b.n	8002a3a <HAL_RCCEx_GetPeriphCLKFreq+0x9fe>
            plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 800253e:	4b79      	ldr	r3, [pc, #484]	; (8002724 <HAL_RCCEx_GetPeriphCLKFreq+0x6e8>)
 8002540:	68db      	ldr	r3, [r3, #12]
 8002542:	0a1b      	lsrs	r3, r3, #8
 8002544:	227f      	movs	r2, #127	; 0x7f
 8002546:	4013      	ands	r3, r2
 8002548:	60bb      	str	r3, [r7, #8]
            frequency = (pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U);
 800254a:	693b      	ldr	r3, [r7, #16]
 800254c:	68ba      	ldr	r2, [r7, #8]
 800254e:	435a      	muls	r2, r3
 8002550:	4b74      	ldr	r3, [pc, #464]	; (8002724 <HAL_RCCEx_GetPeriphCLKFreq+0x6e8>)
 8002552:	68db      	ldr	r3, [r3, #12]
 8002554:	0c5b      	lsrs	r3, r3, #17
 8002556:	211f      	movs	r1, #31
 8002558:	400b      	ands	r3, r1
 800255a:	3301      	adds	r3, #1
 800255c:	0019      	movs	r1, r3
 800255e:	0010      	movs	r0, r2
 8002560:	f7fd fdd0 	bl	8000104 <__udivsi3>
 8002564:	0003      	movs	r3, r0
 8002566:	617b      	str	r3, [r7, #20]
        break;
 8002568:	e267      	b.n	8002a3a <HAL_RCCEx_GetPeriphCLKFreq+0x9fe>
        srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 800256a:	4b6e      	ldr	r3, [pc, #440]	; (8002724 <HAL_RCCEx_GetPeriphCLKFreq+0x6e8>)
 800256c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800256e:	23c0      	movs	r3, #192	; 0xc0
 8002570:	019b      	lsls	r3, r3, #6
 8002572:	4013      	ands	r3, r2
 8002574:	60fb      	str	r3, [r7, #12]
        if (srcclk == RCC_I2C1CLKSOURCE_PCLK1)
 8002576:	68fb      	ldr	r3, [r7, #12]
 8002578:	2b00      	cmp	r3, #0
 800257a:	d104      	bne.n	8002586 <HAL_RCCEx_GetPeriphCLKFreq+0x54a>
          frequency = HAL_RCC_GetPCLK1Freq();
 800257c:	f7ff fb0c 	bl	8001b98 <HAL_RCC_GetPCLK1Freq>
 8002580:	0003      	movs	r3, r0
 8002582:	617b      	str	r3, [r7, #20]
        break;
 8002584:	e25b      	b.n	8002a3e <HAL_RCCEx_GetPeriphCLKFreq+0xa02>
        else if (srcclk == RCC_I2C1CLKSOURCE_SYSCLK)
 8002586:	68fa      	ldr	r2, [r7, #12]
 8002588:	2380      	movs	r3, #128	; 0x80
 800258a:	015b      	lsls	r3, r3, #5
 800258c:	429a      	cmp	r2, r3
 800258e:	d104      	bne.n	800259a <HAL_RCCEx_GetPeriphCLKFreq+0x55e>
          frequency = HAL_RCC_GetSysClockFreq();
 8002590:	f7ff fa76 	bl	8001a80 <HAL_RCC_GetSysClockFreq>
 8002594:	0003      	movs	r3, r0
 8002596:	617b      	str	r3, [r7, #20]
        break;
 8002598:	e251      	b.n	8002a3e <HAL_RCCEx_GetPeriphCLKFreq+0xa02>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C1CLKSOURCE_HSI))
 800259a:	4b62      	ldr	r3, [pc, #392]	; (8002724 <HAL_RCCEx_GetPeriphCLKFreq+0x6e8>)
 800259c:	681a      	ldr	r2, [r3, #0]
 800259e:	2380      	movs	r3, #128	; 0x80
 80025a0:	00db      	lsls	r3, r3, #3
 80025a2:	401a      	ands	r2, r3
 80025a4:	2380      	movs	r3, #128	; 0x80
 80025a6:	00db      	lsls	r3, r3, #3
 80025a8:	429a      	cmp	r2, r3
 80025aa:	d000      	beq.n	80025ae <HAL_RCCEx_GetPeriphCLKFreq+0x572>
 80025ac:	e247      	b.n	8002a3e <HAL_RCCEx_GetPeriphCLKFreq+0xa02>
 80025ae:	68fa      	ldr	r2, [r7, #12]
 80025b0:	2380      	movs	r3, #128	; 0x80
 80025b2:	019b      	lsls	r3, r3, #6
 80025b4:	429a      	cmp	r2, r3
 80025b6:	d000      	beq.n	80025ba <HAL_RCCEx_GetPeriphCLKFreq+0x57e>
 80025b8:	e241      	b.n	8002a3e <HAL_RCCEx_GetPeriphCLKFreq+0xa02>
          frequency = HSI_VALUE;
 80025ba:	4b5b      	ldr	r3, [pc, #364]	; (8002728 <HAL_RCCEx_GetPeriphCLKFreq+0x6ec>)
 80025bc:	617b      	str	r3, [r7, #20]
        break;
 80025be:	e23e      	b.n	8002a3e <HAL_RCCEx_GetPeriphCLKFreq+0xa02>
        srcclk = __HAL_RCC_GET_I2C2_SOURCE();
 80025c0:	4b58      	ldr	r3, [pc, #352]	; (8002724 <HAL_RCCEx_GetPeriphCLKFreq+0x6e8>)
 80025c2:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80025c4:	23c0      	movs	r3, #192	; 0xc0
 80025c6:	021b      	lsls	r3, r3, #8
 80025c8:	4013      	ands	r3, r2
 80025ca:	60fb      	str	r3, [r7, #12]
        if (srcclk == RCC_I2C2CLKSOURCE_PCLK1)
 80025cc:	68fb      	ldr	r3, [r7, #12]
 80025ce:	2b00      	cmp	r3, #0
 80025d0:	d104      	bne.n	80025dc <HAL_RCCEx_GetPeriphCLKFreq+0x5a0>
          frequency = HAL_RCC_GetPCLK1Freq();
 80025d2:	f7ff fae1 	bl	8001b98 <HAL_RCC_GetPCLK1Freq>
 80025d6:	0003      	movs	r3, r0
 80025d8:	617b      	str	r3, [r7, #20]
        break;
 80025da:	e232      	b.n	8002a42 <HAL_RCCEx_GetPeriphCLKFreq+0xa06>
        else if (srcclk == RCC_I2C2CLKSOURCE_SYSCLK)
 80025dc:	68fa      	ldr	r2, [r7, #12]
 80025de:	2380      	movs	r3, #128	; 0x80
 80025e0:	01db      	lsls	r3, r3, #7
 80025e2:	429a      	cmp	r2, r3
 80025e4:	d104      	bne.n	80025f0 <HAL_RCCEx_GetPeriphCLKFreq+0x5b4>
          frequency = HAL_RCC_GetSysClockFreq();
 80025e6:	f7ff fa4b 	bl	8001a80 <HAL_RCC_GetSysClockFreq>
 80025ea:	0003      	movs	r3, r0
 80025ec:	617b      	str	r3, [r7, #20]
        break;
 80025ee:	e228      	b.n	8002a42 <HAL_RCCEx_GetPeriphCLKFreq+0xa06>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C2CLKSOURCE_HSI))
 80025f0:	4b4c      	ldr	r3, [pc, #304]	; (8002724 <HAL_RCCEx_GetPeriphCLKFreq+0x6e8>)
 80025f2:	681a      	ldr	r2, [r3, #0]
 80025f4:	2380      	movs	r3, #128	; 0x80
 80025f6:	00db      	lsls	r3, r3, #3
 80025f8:	401a      	ands	r2, r3
 80025fa:	2380      	movs	r3, #128	; 0x80
 80025fc:	00db      	lsls	r3, r3, #3
 80025fe:	429a      	cmp	r2, r3
 8002600:	d000      	beq.n	8002604 <HAL_RCCEx_GetPeriphCLKFreq+0x5c8>
 8002602:	e21e      	b.n	8002a42 <HAL_RCCEx_GetPeriphCLKFreq+0xa06>
 8002604:	68fa      	ldr	r2, [r7, #12]
 8002606:	2380      	movs	r3, #128	; 0x80
 8002608:	021b      	lsls	r3, r3, #8
 800260a:	429a      	cmp	r2, r3
 800260c:	d000      	beq.n	8002610 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>
 800260e:	e218      	b.n	8002a42 <HAL_RCCEx_GetPeriphCLKFreq+0xa06>
          frequency = HSI_VALUE;
 8002610:	4b45      	ldr	r3, [pc, #276]	; (8002728 <HAL_RCCEx_GetPeriphCLKFreq+0x6ec>)
 8002612:	617b      	str	r3, [r7, #20]
        break;
 8002614:	e215      	b.n	8002a42 <HAL_RCCEx_GetPeriphCLKFreq+0xa06>
        srcclk = __HAL_RCC_GET_I2S1_SOURCE();
 8002616:	4b43      	ldr	r3, [pc, #268]	; (8002724 <HAL_RCCEx_GetPeriphCLKFreq+0x6e8>)
 8002618:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800261a:	2203      	movs	r2, #3
 800261c:	4013      	ands	r3, r2
 800261e:	60fb      	str	r3, [r7, #12]
        if (srcclk == RCC_I2S1CLKSOURCE_PLL)
 8002620:	68fb      	ldr	r3, [r7, #12]
 8002622:	2b01      	cmp	r3, #1
 8002624:	d11c      	bne.n	8002660 <HAL_RCCEx_GetPeriphCLKFreq+0x624>
          if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLLPCLK) != 0U)
 8002626:	4b3f      	ldr	r3, [pc, #252]	; (8002724 <HAL_RCCEx_GetPeriphCLKFreq+0x6e8>)
 8002628:	68da      	ldr	r2, [r3, #12]
 800262a:	2380      	movs	r3, #128	; 0x80
 800262c:	025b      	lsls	r3, r3, #9
 800262e:	4013      	ands	r3, r2
 8002630:	d100      	bne.n	8002634 <HAL_RCCEx_GetPeriphCLKFreq+0x5f8>
 8002632:	e208      	b.n	8002a46 <HAL_RCCEx_GetPeriphCLKFreq+0xa0a>
            plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 8002634:	4b3b      	ldr	r3, [pc, #236]	; (8002724 <HAL_RCCEx_GetPeriphCLKFreq+0x6e8>)
 8002636:	68db      	ldr	r3, [r3, #12]
 8002638:	0a1b      	lsrs	r3, r3, #8
 800263a:	227f      	movs	r2, #127	; 0x7f
 800263c:	4013      	ands	r3, r2
 800263e:	60bb      	str	r3, [r7, #8]
            frequency = (pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U);
 8002640:	693b      	ldr	r3, [r7, #16]
 8002642:	68ba      	ldr	r2, [r7, #8]
 8002644:	435a      	muls	r2, r3
 8002646:	4b37      	ldr	r3, [pc, #220]	; (8002724 <HAL_RCCEx_GetPeriphCLKFreq+0x6e8>)
 8002648:	68db      	ldr	r3, [r3, #12]
 800264a:	0c5b      	lsrs	r3, r3, #17
 800264c:	211f      	movs	r1, #31
 800264e:	400b      	ands	r3, r1
 8002650:	3301      	adds	r3, #1
 8002652:	0019      	movs	r1, r3
 8002654:	0010      	movs	r0, r2
 8002656:	f7fd fd55 	bl	8000104 <__udivsi3>
 800265a:	0003      	movs	r3, r0
 800265c:	617b      	str	r3, [r7, #20]
        break;
 800265e:	e1f2      	b.n	8002a46 <HAL_RCCEx_GetPeriphCLKFreq+0xa0a>
        else if (srcclk == RCC_I2S1CLKSOURCE_SYSCLK)
 8002660:	68fb      	ldr	r3, [r7, #12]
 8002662:	2b00      	cmp	r3, #0
 8002664:	d104      	bne.n	8002670 <HAL_RCCEx_GetPeriphCLKFreq+0x634>
          frequency = HAL_RCC_GetSysClockFreq();
 8002666:	f7ff fa0b 	bl	8001a80 <HAL_RCC_GetSysClockFreq>
 800266a:	0003      	movs	r3, r0
 800266c:	617b      	str	r3, [r7, #20]
        break;
 800266e:	e1ea      	b.n	8002a46 <HAL_RCCEx_GetPeriphCLKFreq+0xa0a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2S1CLKSOURCE_HSI))
 8002670:	4b2c      	ldr	r3, [pc, #176]	; (8002724 <HAL_RCCEx_GetPeriphCLKFreq+0x6e8>)
 8002672:	681a      	ldr	r2, [r3, #0]
 8002674:	2380      	movs	r3, #128	; 0x80
 8002676:	00db      	lsls	r3, r3, #3
 8002678:	401a      	ands	r2, r3
 800267a:	2380      	movs	r3, #128	; 0x80
 800267c:	00db      	lsls	r3, r3, #3
 800267e:	429a      	cmp	r2, r3
 8002680:	d105      	bne.n	800268e <HAL_RCCEx_GetPeriphCLKFreq+0x652>
 8002682:	68fb      	ldr	r3, [r7, #12]
 8002684:	2b02      	cmp	r3, #2
 8002686:	d102      	bne.n	800268e <HAL_RCCEx_GetPeriphCLKFreq+0x652>
          frequency = HSI_VALUE;
 8002688:	4b27      	ldr	r3, [pc, #156]	; (8002728 <HAL_RCCEx_GetPeriphCLKFreq+0x6ec>)
 800268a:	617b      	str	r3, [r7, #20]
        break;
 800268c:	e1db      	b.n	8002a46 <HAL_RCCEx_GetPeriphCLKFreq+0xa0a>
        else if (srcclk == RCC_I2S1CLKSOURCE_EXT)
 800268e:	68fb      	ldr	r3, [r7, #12]
 8002690:	2b03      	cmp	r3, #3
 8002692:	d000      	beq.n	8002696 <HAL_RCCEx_GetPeriphCLKFreq+0x65a>
 8002694:	e1d7      	b.n	8002a46 <HAL_RCCEx_GetPeriphCLKFreq+0xa0a>
          frequency = EXTERNAL_I2S1_CLOCK_VALUE;
 8002696:	4b25      	ldr	r3, [pc, #148]	; (800272c <HAL_RCCEx_GetPeriphCLKFreq+0x6f0>)
 8002698:	617b      	str	r3, [r7, #20]
        break;
 800269a:	e1d4      	b.n	8002a46 <HAL_RCCEx_GetPeriphCLKFreq+0xa0a>
        srcclk = __HAL_RCC_GET_I2S2_SOURCE();
 800269c:	4b21      	ldr	r3, [pc, #132]	; (8002724 <HAL_RCCEx_GetPeriphCLKFreq+0x6e8>)
 800269e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80026a0:	220c      	movs	r2, #12
 80026a2:	4013      	ands	r3, r2
 80026a4:	60fb      	str	r3, [r7, #12]
        if (srcclk == RCC_I2S2CLKSOURCE_PLL)
 80026a6:	68fb      	ldr	r3, [r7, #12]
 80026a8:	2b04      	cmp	r3, #4
 80026aa:	d11c      	bne.n	80026e6 <HAL_RCCEx_GetPeriphCLKFreq+0x6aa>
          if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLLPCLK) != 0U)
 80026ac:	4b1d      	ldr	r3, [pc, #116]	; (8002724 <HAL_RCCEx_GetPeriphCLKFreq+0x6e8>)
 80026ae:	68da      	ldr	r2, [r3, #12]
 80026b0:	2380      	movs	r3, #128	; 0x80
 80026b2:	025b      	lsls	r3, r3, #9
 80026b4:	4013      	ands	r3, r2
 80026b6:	d100      	bne.n	80026ba <HAL_RCCEx_GetPeriphCLKFreq+0x67e>
 80026b8:	e1c7      	b.n	8002a4a <HAL_RCCEx_GetPeriphCLKFreq+0xa0e>
            plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 80026ba:	4b1a      	ldr	r3, [pc, #104]	; (8002724 <HAL_RCCEx_GetPeriphCLKFreq+0x6e8>)
 80026bc:	68db      	ldr	r3, [r3, #12]
 80026be:	0a1b      	lsrs	r3, r3, #8
 80026c0:	227f      	movs	r2, #127	; 0x7f
 80026c2:	4013      	ands	r3, r2
 80026c4:	60bb      	str	r3, [r7, #8]
            frequency = (pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U);
 80026c6:	693b      	ldr	r3, [r7, #16]
 80026c8:	68ba      	ldr	r2, [r7, #8]
 80026ca:	435a      	muls	r2, r3
 80026cc:	4b15      	ldr	r3, [pc, #84]	; (8002724 <HAL_RCCEx_GetPeriphCLKFreq+0x6e8>)
 80026ce:	68db      	ldr	r3, [r3, #12]
 80026d0:	0c5b      	lsrs	r3, r3, #17
 80026d2:	211f      	movs	r1, #31
 80026d4:	400b      	ands	r3, r1
 80026d6:	3301      	adds	r3, #1
 80026d8:	0019      	movs	r1, r3
 80026da:	0010      	movs	r0, r2
 80026dc:	f7fd fd12 	bl	8000104 <__udivsi3>
 80026e0:	0003      	movs	r3, r0
 80026e2:	617b      	str	r3, [r7, #20]
        break;
 80026e4:	e1b1      	b.n	8002a4a <HAL_RCCEx_GetPeriphCLKFreq+0xa0e>
        else if (srcclk == RCC_I2S2CLKSOURCE_SYSCLK)
 80026e6:	68fb      	ldr	r3, [r7, #12]
 80026e8:	2b00      	cmp	r3, #0
 80026ea:	d104      	bne.n	80026f6 <HAL_RCCEx_GetPeriphCLKFreq+0x6ba>
          frequency = HAL_RCC_GetSysClockFreq();
 80026ec:	f7ff f9c8 	bl	8001a80 <HAL_RCC_GetSysClockFreq>
 80026f0:	0003      	movs	r3, r0
 80026f2:	617b      	str	r3, [r7, #20]
        break;
 80026f4:	e1a9      	b.n	8002a4a <HAL_RCCEx_GetPeriphCLKFreq+0xa0e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2S2CLKSOURCE_HSI))
 80026f6:	4b0b      	ldr	r3, [pc, #44]	; (8002724 <HAL_RCCEx_GetPeriphCLKFreq+0x6e8>)
 80026f8:	681a      	ldr	r2, [r3, #0]
 80026fa:	2380      	movs	r3, #128	; 0x80
 80026fc:	00db      	lsls	r3, r3, #3
 80026fe:	401a      	ands	r2, r3
 8002700:	2380      	movs	r3, #128	; 0x80
 8002702:	00db      	lsls	r3, r3, #3
 8002704:	429a      	cmp	r2, r3
 8002706:	d105      	bne.n	8002714 <HAL_RCCEx_GetPeriphCLKFreq+0x6d8>
 8002708:	68fb      	ldr	r3, [r7, #12]
 800270a:	2b08      	cmp	r3, #8
 800270c:	d102      	bne.n	8002714 <HAL_RCCEx_GetPeriphCLKFreq+0x6d8>
          frequency = HSI_VALUE;
 800270e:	4b06      	ldr	r3, [pc, #24]	; (8002728 <HAL_RCCEx_GetPeriphCLKFreq+0x6ec>)
 8002710:	617b      	str	r3, [r7, #20]
        break;
 8002712:	e19a      	b.n	8002a4a <HAL_RCCEx_GetPeriphCLKFreq+0xa0e>
        else if (srcclk == RCC_I2S2CLKSOURCE_EXT)
 8002714:	68fb      	ldr	r3, [r7, #12]
 8002716:	2b0c      	cmp	r3, #12
 8002718:	d000      	beq.n	800271c <HAL_RCCEx_GetPeriphCLKFreq+0x6e0>
 800271a:	e196      	b.n	8002a4a <HAL_RCCEx_GetPeriphCLKFreq+0xa0e>
          frequency = EXTERNAL_I2S2_CLOCK_VALUE;
 800271c:	4b03      	ldr	r3, [pc, #12]	; (800272c <HAL_RCCEx_GetPeriphCLKFreq+0x6f0>)
 800271e:	617b      	str	r3, [r7, #20]
        break;
 8002720:	e193      	b.n	8002a4a <HAL_RCCEx_GetPeriphCLKFreq+0xa0e>
 8002722:	46c0      	nop			; (mov r8, r8)
 8002724:	40021000 	.word	0x40021000
 8002728:	00f42400 	.word	0x00f42400
 800272c:	0000bb80 	.word	0x0000bb80
        srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 8002730:	4bcc      	ldr	r3, [pc, #816]	; (8002a64 <HAL_RCCEx_GetPeriphCLKFreq+0xa28>)
 8002732:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8002734:	23c0      	movs	r3, #192	; 0xc0
 8002736:	031b      	lsls	r3, r3, #12
 8002738:	4013      	ands	r3, r2
 800273a:	60fb      	str	r3, [r7, #12]
        if (srcclk == RCC_LPTIM1CLKSOURCE_PCLK1)
 800273c:	68fb      	ldr	r3, [r7, #12]
 800273e:	2b00      	cmp	r3, #0
 8002740:	d104      	bne.n	800274c <HAL_RCCEx_GetPeriphCLKFreq+0x710>
          frequency = HAL_RCC_GetPCLK1Freq();
 8002742:	f7ff fa29 	bl	8001b98 <HAL_RCC_GetPCLK1Freq>
 8002746:	0003      	movs	r3, r0
 8002748:	617b      	str	r3, [r7, #20]
        break;
 800274a:	e180      	b.n	8002a4e <HAL_RCCEx_GetPeriphCLKFreq+0xa12>
        else if ((HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)) && (srcclk == RCC_LPTIM1CLKSOURCE_LSI))
 800274c:	4bc5      	ldr	r3, [pc, #788]	; (8002a64 <HAL_RCCEx_GetPeriphCLKFreq+0xa28>)
 800274e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002750:	2202      	movs	r2, #2
 8002752:	4013      	ands	r3, r2
 8002754:	2b02      	cmp	r3, #2
 8002756:	d108      	bne.n	800276a <HAL_RCCEx_GetPeriphCLKFreq+0x72e>
 8002758:	68fa      	ldr	r2, [r7, #12]
 800275a:	2380      	movs	r3, #128	; 0x80
 800275c:	02db      	lsls	r3, r3, #11
 800275e:	429a      	cmp	r2, r3
 8002760:	d103      	bne.n	800276a <HAL_RCCEx_GetPeriphCLKFreq+0x72e>
          frequency = LSI_VALUE;
 8002762:	23fa      	movs	r3, #250	; 0xfa
 8002764:	01db      	lsls	r3, r3, #7
 8002766:	617b      	str	r3, [r7, #20]
 8002768:	e021      	b.n	80027ae <HAL_RCCEx_GetPeriphCLKFreq+0x772>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPTIM1CLKSOURCE_HSI))
 800276a:	4bbe      	ldr	r3, [pc, #760]	; (8002a64 <HAL_RCCEx_GetPeriphCLKFreq+0xa28>)
 800276c:	681a      	ldr	r2, [r3, #0]
 800276e:	2380      	movs	r3, #128	; 0x80
 8002770:	00db      	lsls	r3, r3, #3
 8002772:	401a      	ands	r2, r3
 8002774:	2380      	movs	r3, #128	; 0x80
 8002776:	00db      	lsls	r3, r3, #3
 8002778:	429a      	cmp	r2, r3
 800277a:	d107      	bne.n	800278c <HAL_RCCEx_GetPeriphCLKFreq+0x750>
 800277c:	68fa      	ldr	r2, [r7, #12]
 800277e:	2380      	movs	r3, #128	; 0x80
 8002780:	031b      	lsls	r3, r3, #12
 8002782:	429a      	cmp	r2, r3
 8002784:	d102      	bne.n	800278c <HAL_RCCEx_GetPeriphCLKFreq+0x750>
          frequency = HSI_VALUE;
 8002786:	4bb8      	ldr	r3, [pc, #736]	; (8002a68 <HAL_RCCEx_GetPeriphCLKFreq+0xa2c>)
 8002788:	617b      	str	r3, [r7, #20]
 800278a:	e010      	b.n	80027ae <HAL_RCCEx_GetPeriphCLKFreq+0x772>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPTIM1CLKSOURCE_LSE))
 800278c:	4bb5      	ldr	r3, [pc, #724]	; (8002a64 <HAL_RCCEx_GetPeriphCLKFreq+0xa28>)
 800278e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002790:	2202      	movs	r2, #2
 8002792:	4013      	ands	r3, r2
 8002794:	2b02      	cmp	r3, #2
 8002796:	d000      	beq.n	800279a <HAL_RCCEx_GetPeriphCLKFreq+0x75e>
 8002798:	e159      	b.n	8002a4e <HAL_RCCEx_GetPeriphCLKFreq+0xa12>
 800279a:	68fa      	ldr	r2, [r7, #12]
 800279c:	23c0      	movs	r3, #192	; 0xc0
 800279e:	031b      	lsls	r3, r3, #12
 80027a0:	429a      	cmp	r2, r3
 80027a2:	d000      	beq.n	80027a6 <HAL_RCCEx_GetPeriphCLKFreq+0x76a>
 80027a4:	e153      	b.n	8002a4e <HAL_RCCEx_GetPeriphCLKFreq+0xa12>
          frequency = LSE_VALUE;
 80027a6:	2380      	movs	r3, #128	; 0x80
 80027a8:	021b      	lsls	r3, r3, #8
 80027aa:	617b      	str	r3, [r7, #20]
        break;
 80027ac:	e14f      	b.n	8002a4e <HAL_RCCEx_GetPeriphCLKFreq+0xa12>
 80027ae:	e14e      	b.n	8002a4e <HAL_RCCEx_GetPeriphCLKFreq+0xa12>
        srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 80027b0:	4bac      	ldr	r3, [pc, #688]	; (8002a64 <HAL_RCCEx_GetPeriphCLKFreq+0xa28>)
 80027b2:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80027b4:	23c0      	movs	r3, #192	; 0xc0
 80027b6:	039b      	lsls	r3, r3, #14
 80027b8:	4013      	ands	r3, r2
 80027ba:	60fb      	str	r3, [r7, #12]
        if (srcclk == RCC_LPTIM2CLKSOURCE_PCLK1)
 80027bc:	68fb      	ldr	r3, [r7, #12]
 80027be:	2b00      	cmp	r3, #0
 80027c0:	d104      	bne.n	80027cc <HAL_RCCEx_GetPeriphCLKFreq+0x790>
          frequency = HAL_RCC_GetPCLK1Freq();
 80027c2:	f7ff f9e9 	bl	8001b98 <HAL_RCC_GetPCLK1Freq>
 80027c6:	0003      	movs	r3, r0
 80027c8:	617b      	str	r3, [r7, #20]
        break;
 80027ca:	e142      	b.n	8002a52 <HAL_RCCEx_GetPeriphCLKFreq+0xa16>
        else if ((HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)) && (srcclk == RCC_LPTIM2CLKSOURCE_LSI))
 80027cc:	4ba5      	ldr	r3, [pc, #660]	; (8002a64 <HAL_RCCEx_GetPeriphCLKFreq+0xa28>)
 80027ce:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80027d0:	2202      	movs	r2, #2
 80027d2:	4013      	ands	r3, r2
 80027d4:	2b02      	cmp	r3, #2
 80027d6:	d108      	bne.n	80027ea <HAL_RCCEx_GetPeriphCLKFreq+0x7ae>
 80027d8:	68fa      	ldr	r2, [r7, #12]
 80027da:	2380      	movs	r3, #128	; 0x80
 80027dc:	035b      	lsls	r3, r3, #13
 80027de:	429a      	cmp	r2, r3
 80027e0:	d103      	bne.n	80027ea <HAL_RCCEx_GetPeriphCLKFreq+0x7ae>
          frequency = LSI_VALUE;
 80027e2:	23fa      	movs	r3, #250	; 0xfa
 80027e4:	01db      	lsls	r3, r3, #7
 80027e6:	617b      	str	r3, [r7, #20]
 80027e8:	e021      	b.n	800282e <HAL_RCCEx_GetPeriphCLKFreq+0x7f2>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPTIM2CLKSOURCE_HSI))
 80027ea:	4b9e      	ldr	r3, [pc, #632]	; (8002a64 <HAL_RCCEx_GetPeriphCLKFreq+0xa28>)
 80027ec:	681a      	ldr	r2, [r3, #0]
 80027ee:	2380      	movs	r3, #128	; 0x80
 80027f0:	00db      	lsls	r3, r3, #3
 80027f2:	401a      	ands	r2, r3
 80027f4:	2380      	movs	r3, #128	; 0x80
 80027f6:	00db      	lsls	r3, r3, #3
 80027f8:	429a      	cmp	r2, r3
 80027fa:	d107      	bne.n	800280c <HAL_RCCEx_GetPeriphCLKFreq+0x7d0>
 80027fc:	68fa      	ldr	r2, [r7, #12]
 80027fe:	2380      	movs	r3, #128	; 0x80
 8002800:	039b      	lsls	r3, r3, #14
 8002802:	429a      	cmp	r2, r3
 8002804:	d102      	bne.n	800280c <HAL_RCCEx_GetPeriphCLKFreq+0x7d0>
          frequency = HSI_VALUE;
 8002806:	4b98      	ldr	r3, [pc, #608]	; (8002a68 <HAL_RCCEx_GetPeriphCLKFreq+0xa2c>)
 8002808:	617b      	str	r3, [r7, #20]
 800280a:	e010      	b.n	800282e <HAL_RCCEx_GetPeriphCLKFreq+0x7f2>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPTIM2CLKSOURCE_LSE))
 800280c:	4b95      	ldr	r3, [pc, #596]	; (8002a64 <HAL_RCCEx_GetPeriphCLKFreq+0xa28>)
 800280e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002810:	2202      	movs	r2, #2
 8002812:	4013      	ands	r3, r2
 8002814:	2b02      	cmp	r3, #2
 8002816:	d000      	beq.n	800281a <HAL_RCCEx_GetPeriphCLKFreq+0x7de>
 8002818:	e11b      	b.n	8002a52 <HAL_RCCEx_GetPeriphCLKFreq+0xa16>
 800281a:	68fa      	ldr	r2, [r7, #12]
 800281c:	23c0      	movs	r3, #192	; 0xc0
 800281e:	039b      	lsls	r3, r3, #14
 8002820:	429a      	cmp	r2, r3
 8002822:	d000      	beq.n	8002826 <HAL_RCCEx_GetPeriphCLKFreq+0x7ea>
 8002824:	e115      	b.n	8002a52 <HAL_RCCEx_GetPeriphCLKFreq+0xa16>
          frequency = LSE_VALUE;
 8002826:	2380      	movs	r3, #128	; 0x80
 8002828:	021b      	lsls	r3, r3, #8
 800282a:	617b      	str	r3, [r7, #20]
        break;
 800282c:	e111      	b.n	8002a52 <HAL_RCCEx_GetPeriphCLKFreq+0xa16>
 800282e:	e110      	b.n	8002a52 <HAL_RCCEx_GetPeriphCLKFreq+0xa16>
        srcclk = READ_BIT(RCC->CCIPR, RCC_CCIPR_TIM1SEL);
 8002830:	4b8c      	ldr	r3, [pc, #560]	; (8002a64 <HAL_RCCEx_GetPeriphCLKFreq+0xa28>)
 8002832:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8002834:	2380      	movs	r3, #128	; 0x80
 8002836:	03db      	lsls	r3, r3, #15
 8002838:	4013      	ands	r3, r2
 800283a:	60fb      	str	r3, [r7, #12]
        if (srcclk == RCC_TIM1CLKSOURCE_PLL) /* PLL ? */
 800283c:	68fa      	ldr	r2, [r7, #12]
 800283e:	2380      	movs	r3, #128	; 0x80
 8002840:	03db      	lsls	r3, r3, #15
 8002842:	429a      	cmp	r2, r3
 8002844:	d11c      	bne.n	8002880 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
          if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLLQCLK) != 0U)
 8002846:	4b87      	ldr	r3, [pc, #540]	; (8002a64 <HAL_RCCEx_GetPeriphCLKFreq+0xa28>)
 8002848:	68da      	ldr	r2, [r3, #12]
 800284a:	2380      	movs	r3, #128	; 0x80
 800284c:	045b      	lsls	r3, r3, #17
 800284e:	4013      	ands	r3, r2
 8002850:	d100      	bne.n	8002854 <HAL_RCCEx_GetPeriphCLKFreq+0x818>
 8002852:	e100      	b.n	8002a56 <HAL_RCCEx_GetPeriphCLKFreq+0xa1a>
            plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 8002854:	4b83      	ldr	r3, [pc, #524]	; (8002a64 <HAL_RCCEx_GetPeriphCLKFreq+0xa28>)
 8002856:	68db      	ldr	r3, [r3, #12]
 8002858:	0a1b      	lsrs	r3, r3, #8
 800285a:	227f      	movs	r2, #127	; 0x7f
 800285c:	4013      	ands	r3, r2
 800285e:	60bb      	str	r3, [r7, #8]
            frequency = (pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U);
 8002860:	693b      	ldr	r3, [r7, #16]
 8002862:	68ba      	ldr	r2, [r7, #8]
 8002864:	435a      	muls	r2, r3
 8002866:	4b7f      	ldr	r3, [pc, #508]	; (8002a64 <HAL_RCCEx_GetPeriphCLKFreq+0xa28>)
 8002868:	68db      	ldr	r3, [r3, #12]
 800286a:	0e5b      	lsrs	r3, r3, #25
 800286c:	2107      	movs	r1, #7
 800286e:	400b      	ands	r3, r1
 8002870:	3301      	adds	r3, #1
 8002872:	0019      	movs	r1, r3
 8002874:	0010      	movs	r0, r2
 8002876:	f7fd fc45 	bl	8000104 <__udivsi3>
 800287a:	0003      	movs	r3, r0
 800287c:	617b      	str	r3, [r7, #20]
        break;
 800287e:	e0ea      	b.n	8002a56 <HAL_RCCEx_GetPeriphCLKFreq+0xa1a>
        else if (srcclk == RCC_TIM1CLKSOURCE_PCLK1) /* PCLK1 ? */
 8002880:	68fb      	ldr	r3, [r7, #12]
 8002882:	2b00      	cmp	r3, #0
 8002884:	d000      	beq.n	8002888 <HAL_RCCEx_GetPeriphCLKFreq+0x84c>
 8002886:	e0e6      	b.n	8002a56 <HAL_RCCEx_GetPeriphCLKFreq+0xa1a>
          frequency = HAL_RCC_GetPCLK1Freq();
 8002888:	f7ff f986 	bl	8001b98 <HAL_RCC_GetPCLK1Freq>
 800288c:	0003      	movs	r3, r0
 800288e:	617b      	str	r3, [r7, #20]
        break;
 8002890:	e0e1      	b.n	8002a56 <HAL_RCCEx_GetPeriphCLKFreq+0xa1a>
        srcclk = READ_BIT(RCC->CCIPR, RCC_CCIPR_TIM15SEL);
 8002892:	4b74      	ldr	r3, [pc, #464]	; (8002a64 <HAL_RCCEx_GetPeriphCLKFreq+0xa28>)
 8002894:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8002896:	2380      	movs	r3, #128	; 0x80
 8002898:	045b      	lsls	r3, r3, #17
 800289a:	4013      	ands	r3, r2
 800289c:	60fb      	str	r3, [r7, #12]
        if (srcclk == RCC_TIM15CLKSOURCE_PLL) /* PLL ? */
 800289e:	68fa      	ldr	r2, [r7, #12]
 80028a0:	2380      	movs	r3, #128	; 0x80
 80028a2:	045b      	lsls	r3, r3, #17
 80028a4:	429a      	cmp	r2, r3
 80028a6:	d11c      	bne.n	80028e2 <HAL_RCCEx_GetPeriphCLKFreq+0x8a6>
          if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLLQCLK) != 0U)
 80028a8:	4b6e      	ldr	r3, [pc, #440]	; (8002a64 <HAL_RCCEx_GetPeriphCLKFreq+0xa28>)
 80028aa:	68da      	ldr	r2, [r3, #12]
 80028ac:	2380      	movs	r3, #128	; 0x80
 80028ae:	045b      	lsls	r3, r3, #17
 80028b0:	4013      	ands	r3, r2
 80028b2:	d100      	bne.n	80028b6 <HAL_RCCEx_GetPeriphCLKFreq+0x87a>
 80028b4:	e0d1      	b.n	8002a5a <HAL_RCCEx_GetPeriphCLKFreq+0xa1e>
            plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 80028b6:	4b6b      	ldr	r3, [pc, #428]	; (8002a64 <HAL_RCCEx_GetPeriphCLKFreq+0xa28>)
 80028b8:	68db      	ldr	r3, [r3, #12]
 80028ba:	0a1b      	lsrs	r3, r3, #8
 80028bc:	227f      	movs	r2, #127	; 0x7f
 80028be:	4013      	ands	r3, r2
 80028c0:	60bb      	str	r3, [r7, #8]
            frequency = (pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U);
 80028c2:	693b      	ldr	r3, [r7, #16]
 80028c4:	68ba      	ldr	r2, [r7, #8]
 80028c6:	435a      	muls	r2, r3
 80028c8:	4b66      	ldr	r3, [pc, #408]	; (8002a64 <HAL_RCCEx_GetPeriphCLKFreq+0xa28>)
 80028ca:	68db      	ldr	r3, [r3, #12]
 80028cc:	0e5b      	lsrs	r3, r3, #25
 80028ce:	2107      	movs	r1, #7
 80028d0:	400b      	ands	r3, r1
 80028d2:	3301      	adds	r3, #1
 80028d4:	0019      	movs	r1, r3
 80028d6:	0010      	movs	r0, r2
 80028d8:	f7fd fc14 	bl	8000104 <__udivsi3>
 80028dc:	0003      	movs	r3, r0
 80028de:	617b      	str	r3, [r7, #20]
        break;
 80028e0:	e0bb      	b.n	8002a5a <HAL_RCCEx_GetPeriphCLKFreq+0xa1e>
        else if (srcclk == RCC_TIM15CLKSOURCE_PCLK1) /* PCLK1 ? */
 80028e2:	68fb      	ldr	r3, [r7, #12]
 80028e4:	2b00      	cmp	r3, #0
 80028e6:	d000      	beq.n	80028ea <HAL_RCCEx_GetPeriphCLKFreq+0x8ae>
 80028e8:	e0b7      	b.n	8002a5a <HAL_RCCEx_GetPeriphCLKFreq+0xa1e>
          frequency = HAL_RCC_GetPCLK1Freq();
 80028ea:	f7ff f955 	bl	8001b98 <HAL_RCC_GetPCLK1Freq>
 80028ee:	0003      	movs	r3, r0
 80028f0:	617b      	str	r3, [r7, #20]
        break;
 80028f2:	e0b2      	b.n	8002a5a <HAL_RCCEx_GetPeriphCLKFreq+0xa1e>
        srcclk = READ_BIT(RCC->CCIPR2, RCC_CCIPR2_USBSEL);
 80028f4:	4b5b      	ldr	r3, [pc, #364]	; (8002a64 <HAL_RCCEx_GetPeriphCLKFreq+0xa28>)
 80028f6:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80028f8:	23c0      	movs	r3, #192	; 0xc0
 80028fa:	019b      	lsls	r3, r3, #6
 80028fc:	4013      	ands	r3, r2
 80028fe:	60fb      	str	r3, [r7, #12]
        if (srcclk == RCC_USBCLKSOURCE_PLL) /* PLL ? */
 8002900:	68fa      	ldr	r2, [r7, #12]
 8002902:	2380      	movs	r3, #128	; 0x80
 8002904:	019b      	lsls	r3, r3, #6
 8002906:	429a      	cmp	r2, r3
 8002908:	d11c      	bne.n	8002944 <HAL_RCCEx_GetPeriphCLKFreq+0x908>
          if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLLQCLK) != 0U)
 800290a:	4b56      	ldr	r3, [pc, #344]	; (8002a64 <HAL_RCCEx_GetPeriphCLKFreq+0xa28>)
 800290c:	68da      	ldr	r2, [r3, #12]
 800290e:	2380      	movs	r3, #128	; 0x80
 8002910:	045b      	lsls	r3, r3, #17
 8002912:	4013      	ands	r3, r2
 8002914:	d100      	bne.n	8002918 <HAL_RCCEx_GetPeriphCLKFreq+0x8dc>
 8002916:	e0a2      	b.n	8002a5e <HAL_RCCEx_GetPeriphCLKFreq+0xa22>
            plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 8002918:	4b52      	ldr	r3, [pc, #328]	; (8002a64 <HAL_RCCEx_GetPeriphCLKFreq+0xa28>)
 800291a:	68db      	ldr	r3, [r3, #12]
 800291c:	0a1b      	lsrs	r3, r3, #8
 800291e:	227f      	movs	r2, #127	; 0x7f
 8002920:	4013      	ands	r3, r2
 8002922:	60bb      	str	r3, [r7, #8]
            frequency = (pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U);
 8002924:	693b      	ldr	r3, [r7, #16]
 8002926:	68ba      	ldr	r2, [r7, #8]
 8002928:	435a      	muls	r2, r3
 800292a:	4b4e      	ldr	r3, [pc, #312]	; (8002a64 <HAL_RCCEx_GetPeriphCLKFreq+0xa28>)
 800292c:	68db      	ldr	r3, [r3, #12]
 800292e:	0e5b      	lsrs	r3, r3, #25
 8002930:	2107      	movs	r1, #7
 8002932:	400b      	ands	r3, r1
 8002934:	3301      	adds	r3, #1
 8002936:	0019      	movs	r1, r3
 8002938:	0010      	movs	r0, r2
 800293a:	f7fd fbe3 	bl	8000104 <__udivsi3>
 800293e:	0003      	movs	r3, r0
 8002940:	617b      	str	r3, [r7, #20]
        break;
 8002942:	e08c      	b.n	8002a5e <HAL_RCCEx_GetPeriphCLKFreq+0xa22>
        else if (srcclk == RCC_USBCLKSOURCE_HSI48) /* HSI48 ? */
 8002944:	68fb      	ldr	r3, [r7, #12]
 8002946:	2b00      	cmp	r3, #0
 8002948:	d110      	bne.n	800296c <HAL_RCCEx_GetPeriphCLKFreq+0x930>
          if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY)) && (srcclk == RCC_USBCLKSOURCE_HSI48))
 800294a:	4b46      	ldr	r3, [pc, #280]	; (8002a64 <HAL_RCCEx_GetPeriphCLKFreq+0xa28>)
 800294c:	681a      	ldr	r2, [r3, #0]
 800294e:	2380      	movs	r3, #128	; 0x80
 8002950:	041b      	lsls	r3, r3, #16
 8002952:	401a      	ands	r2, r3
 8002954:	2380      	movs	r3, #128	; 0x80
 8002956:	041b      	lsls	r3, r3, #16
 8002958:	429a      	cmp	r2, r3
 800295a:	d000      	beq.n	800295e <HAL_RCCEx_GetPeriphCLKFreq+0x922>
 800295c:	e07f      	b.n	8002a5e <HAL_RCCEx_GetPeriphCLKFreq+0xa22>
 800295e:	68fb      	ldr	r3, [r7, #12]
 8002960:	2b00      	cmp	r3, #0
 8002962:	d000      	beq.n	8002966 <HAL_RCCEx_GetPeriphCLKFreq+0x92a>
 8002964:	e07b      	b.n	8002a5e <HAL_RCCEx_GetPeriphCLKFreq+0xa22>
            frequency = HSI48_VALUE;
 8002966:	4b41      	ldr	r3, [pc, #260]	; (8002a6c <HAL_RCCEx_GetPeriphCLKFreq+0xa30>)
 8002968:	617b      	str	r3, [r7, #20]
        break;
 800296a:	e078      	b.n	8002a5e <HAL_RCCEx_GetPeriphCLKFreq+0xa22>
        else if (srcclk == RCC_USBCLKSOURCE_HSE)
 800296c:	68fa      	ldr	r2, [r7, #12]
 800296e:	2380      	movs	r3, #128	; 0x80
 8002970:	015b      	lsls	r3, r3, #5
 8002972:	429a      	cmp	r2, r3
 8002974:	d000      	beq.n	8002978 <HAL_RCCEx_GetPeriphCLKFreq+0x93c>
 8002976:	e072      	b.n	8002a5e <HAL_RCCEx_GetPeriphCLKFreq+0xa22>
          if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_USBCLKSOURCE_HSE))
 8002978:	4b3a      	ldr	r3, [pc, #232]	; (8002a64 <HAL_RCCEx_GetPeriphCLKFreq+0xa28>)
 800297a:	681a      	ldr	r2, [r3, #0]
 800297c:	2380      	movs	r3, #128	; 0x80
 800297e:	029b      	lsls	r3, r3, #10
 8002980:	401a      	ands	r2, r3
 8002982:	2380      	movs	r3, #128	; 0x80
 8002984:	029b      	lsls	r3, r3, #10
 8002986:	429a      	cmp	r2, r3
 8002988:	d000      	beq.n	800298c <HAL_RCCEx_GetPeriphCLKFreq+0x950>
 800298a:	e068      	b.n	8002a5e <HAL_RCCEx_GetPeriphCLKFreq+0xa22>
 800298c:	68fa      	ldr	r2, [r7, #12]
 800298e:	2380      	movs	r3, #128	; 0x80
 8002990:	015b      	lsls	r3, r3, #5
 8002992:	429a      	cmp	r2, r3
 8002994:	d000      	beq.n	8002998 <HAL_RCCEx_GetPeriphCLKFreq+0x95c>
 8002996:	e062      	b.n	8002a5e <HAL_RCCEx_GetPeriphCLKFreq+0xa22>
            frequency = HSE_VALUE;
 8002998:	4b35      	ldr	r3, [pc, #212]	; (8002a70 <HAL_RCCEx_GetPeriphCLKFreq+0xa34>)
 800299a:	617b      	str	r3, [r7, #20]
        break;
 800299c:	e05f      	b.n	8002a5e <HAL_RCCEx_GetPeriphCLKFreq+0xa22>
        srcclk = READ_BIT(RCC->CCIPR2, RCC_CCIPR2_FDCANSEL);
 800299e:	4b31      	ldr	r3, [pc, #196]	; (8002a64 <HAL_RCCEx_GetPeriphCLKFreq+0xa28>)
 80029a0:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80029a2:	23c0      	movs	r3, #192	; 0xc0
 80029a4:	009b      	lsls	r3, r3, #2
 80029a6:	4013      	ands	r3, r2
 80029a8:	60fb      	str	r3, [r7, #12]
        if (srcclk == RCC_FDCANCLKSOURCE_PLL) /* PLL ? */
 80029aa:	68fa      	ldr	r2, [r7, #12]
 80029ac:	2380      	movs	r3, #128	; 0x80
 80029ae:	005b      	lsls	r3, r3, #1
 80029b0:	429a      	cmp	r2, r3
 80029b2:	d11b      	bne.n	80029ec <HAL_RCCEx_GetPeriphCLKFreq+0x9b0>
          if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLLQCLK) != 0U)
 80029b4:	4b2b      	ldr	r3, [pc, #172]	; (8002a64 <HAL_RCCEx_GetPeriphCLKFreq+0xa28>)
 80029b6:	68da      	ldr	r2, [r3, #12]
 80029b8:	2380      	movs	r3, #128	; 0x80
 80029ba:	045b      	lsls	r3, r3, #17
 80029bc:	4013      	ands	r3, r2
 80029be:	d059      	beq.n	8002a74 <HAL_RCCEx_GetPeriphCLKFreq+0xa38>
            plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 80029c0:	4b28      	ldr	r3, [pc, #160]	; (8002a64 <HAL_RCCEx_GetPeriphCLKFreq+0xa28>)
 80029c2:	68db      	ldr	r3, [r3, #12]
 80029c4:	0a1b      	lsrs	r3, r3, #8
 80029c6:	227f      	movs	r2, #127	; 0x7f
 80029c8:	4013      	ands	r3, r2
 80029ca:	60bb      	str	r3, [r7, #8]
            frequency = (pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U);
 80029cc:	693b      	ldr	r3, [r7, #16]
 80029ce:	68ba      	ldr	r2, [r7, #8]
 80029d0:	435a      	muls	r2, r3
 80029d2:	4b24      	ldr	r3, [pc, #144]	; (8002a64 <HAL_RCCEx_GetPeriphCLKFreq+0xa28>)
 80029d4:	68db      	ldr	r3, [r3, #12]
 80029d6:	0e5b      	lsrs	r3, r3, #25
 80029d8:	2107      	movs	r1, #7
 80029da:	400b      	ands	r3, r1
 80029dc:	3301      	adds	r3, #1
 80029de:	0019      	movs	r1, r3
 80029e0:	0010      	movs	r0, r2
 80029e2:	f7fd fb8f 	bl	8000104 <__udivsi3>
 80029e6:	0003      	movs	r3, r0
 80029e8:	617b      	str	r3, [r7, #20]
        break;
 80029ea:	e043      	b.n	8002a74 <HAL_RCCEx_GetPeriphCLKFreq+0xa38>
        else if (srcclk == RCC_FDCANCLKSOURCE_PCLK1) /* PCLK1 ? */
 80029ec:	68fb      	ldr	r3, [r7, #12]
 80029ee:	2b00      	cmp	r3, #0
 80029f0:	d104      	bne.n	80029fc <HAL_RCCEx_GetPeriphCLKFreq+0x9c0>
          frequency = HAL_RCC_GetPCLK1Freq();
 80029f2:	f7ff f8d1 	bl	8001b98 <HAL_RCC_GetPCLK1Freq>
 80029f6:	0003      	movs	r3, r0
 80029f8:	617b      	str	r3, [r7, #20]
        break;
 80029fa:	e03b      	b.n	8002a74 <HAL_RCCEx_GetPeriphCLKFreq+0xa38>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_FDCANCLKSOURCE_HSE))
 80029fc:	4b19      	ldr	r3, [pc, #100]	; (8002a64 <HAL_RCCEx_GetPeriphCLKFreq+0xa28>)
 80029fe:	681a      	ldr	r2, [r3, #0]
 8002a00:	2380      	movs	r3, #128	; 0x80
 8002a02:	029b      	lsls	r3, r3, #10
 8002a04:	401a      	ands	r2, r3
 8002a06:	2380      	movs	r3, #128	; 0x80
 8002a08:	029b      	lsls	r3, r3, #10
 8002a0a:	429a      	cmp	r2, r3
 8002a0c:	d132      	bne.n	8002a74 <HAL_RCCEx_GetPeriphCLKFreq+0xa38>
 8002a0e:	68fa      	ldr	r2, [r7, #12]
 8002a10:	2380      	movs	r3, #128	; 0x80
 8002a12:	009b      	lsls	r3, r3, #2
 8002a14:	429a      	cmp	r2, r3
 8002a16:	d12d      	bne.n	8002a74 <HAL_RCCEx_GetPeriphCLKFreq+0xa38>
          frequency = HSE_VALUE;
 8002a18:	4b15      	ldr	r3, [pc, #84]	; (8002a70 <HAL_RCCEx_GetPeriphCLKFreq+0xa34>)
 8002a1a:	617b      	str	r3, [r7, #20]
        break;
 8002a1c:	e02a      	b.n	8002a74 <HAL_RCCEx_GetPeriphCLKFreq+0xa38>
        break;
 8002a1e:	46c0      	nop			; (mov r8, r8)
 8002a20:	e029      	b.n	8002a76 <HAL_RCCEx_GetPeriphCLKFreq+0xa3a>
        break;
 8002a22:	46c0      	nop			; (mov r8, r8)
 8002a24:	e027      	b.n	8002a76 <HAL_RCCEx_GetPeriphCLKFreq+0xa3a>
        break;
 8002a26:	46c0      	nop			; (mov r8, r8)
 8002a28:	e025      	b.n	8002a76 <HAL_RCCEx_GetPeriphCLKFreq+0xa3a>
        break;
 8002a2a:	46c0      	nop			; (mov r8, r8)
 8002a2c:	e023      	b.n	8002a76 <HAL_RCCEx_GetPeriphCLKFreq+0xa3a>
        break;
 8002a2e:	46c0      	nop			; (mov r8, r8)
 8002a30:	e021      	b.n	8002a76 <HAL_RCCEx_GetPeriphCLKFreq+0xa3a>
        break;
 8002a32:	46c0      	nop			; (mov r8, r8)
 8002a34:	e01f      	b.n	8002a76 <HAL_RCCEx_GetPeriphCLKFreq+0xa3a>
        break;
 8002a36:	46c0      	nop			; (mov r8, r8)
 8002a38:	e01d      	b.n	8002a76 <HAL_RCCEx_GetPeriphCLKFreq+0xa3a>
        break;
 8002a3a:	46c0      	nop			; (mov r8, r8)
 8002a3c:	e01b      	b.n	8002a76 <HAL_RCCEx_GetPeriphCLKFreq+0xa3a>
        break;
 8002a3e:	46c0      	nop			; (mov r8, r8)
 8002a40:	e019      	b.n	8002a76 <HAL_RCCEx_GetPeriphCLKFreq+0xa3a>
        break;
 8002a42:	46c0      	nop			; (mov r8, r8)
 8002a44:	e017      	b.n	8002a76 <HAL_RCCEx_GetPeriphCLKFreq+0xa3a>
        break;
 8002a46:	46c0      	nop			; (mov r8, r8)
 8002a48:	e015      	b.n	8002a76 <HAL_RCCEx_GetPeriphCLKFreq+0xa3a>
        break;
 8002a4a:	46c0      	nop			; (mov r8, r8)
 8002a4c:	e013      	b.n	8002a76 <HAL_RCCEx_GetPeriphCLKFreq+0xa3a>
        break;
 8002a4e:	46c0      	nop			; (mov r8, r8)
 8002a50:	e011      	b.n	8002a76 <HAL_RCCEx_GetPeriphCLKFreq+0xa3a>
        break;
 8002a52:	46c0      	nop			; (mov r8, r8)
 8002a54:	e00f      	b.n	8002a76 <HAL_RCCEx_GetPeriphCLKFreq+0xa3a>
        break;
 8002a56:	46c0      	nop			; (mov r8, r8)
 8002a58:	e00d      	b.n	8002a76 <HAL_RCCEx_GetPeriphCLKFreq+0xa3a>
        break;
 8002a5a:	46c0      	nop			; (mov r8, r8)
 8002a5c:	e00b      	b.n	8002a76 <HAL_RCCEx_GetPeriphCLKFreq+0xa3a>
        break;
 8002a5e:	46c0      	nop			; (mov r8, r8)
 8002a60:	e009      	b.n	8002a76 <HAL_RCCEx_GetPeriphCLKFreq+0xa3a>
 8002a62:	46c0      	nop			; (mov r8, r8)
 8002a64:	40021000 	.word	0x40021000
 8002a68:	00f42400 	.word	0x00f42400
 8002a6c:	02dc6c00 	.word	0x02dc6c00
 8002a70:	007a1200 	.word	0x007a1200
        break;
 8002a74:	46c0      	nop			; (mov r8, r8)
    }
  }

  return (frequency);
 8002a76:	697b      	ldr	r3, [r7, #20]
}
 8002a78:	0018      	movs	r0, r3
 8002a7a:	46bd      	mov	sp, r7
 8002a7c:	b006      	add	sp, #24
 8002a7e:	bd80      	pop	{r7, pc}

08002a80 <__libc_init_array>:
 8002a80:	b570      	push	{r4, r5, r6, lr}
 8002a82:	2600      	movs	r6, #0
 8002a84:	4d0c      	ldr	r5, [pc, #48]	; (8002ab8 <__libc_init_array+0x38>)
 8002a86:	4c0d      	ldr	r4, [pc, #52]	; (8002abc <__libc_init_array+0x3c>)
 8002a88:	1b64      	subs	r4, r4, r5
 8002a8a:	10a4      	asrs	r4, r4, #2
 8002a8c:	42a6      	cmp	r6, r4
 8002a8e:	d109      	bne.n	8002aa4 <__libc_init_array+0x24>
 8002a90:	2600      	movs	r6, #0
 8002a92:	f000 f821 	bl	8002ad8 <_init>
 8002a96:	4d0a      	ldr	r5, [pc, #40]	; (8002ac0 <__libc_init_array+0x40>)
 8002a98:	4c0a      	ldr	r4, [pc, #40]	; (8002ac4 <__libc_init_array+0x44>)
 8002a9a:	1b64      	subs	r4, r4, r5
 8002a9c:	10a4      	asrs	r4, r4, #2
 8002a9e:	42a6      	cmp	r6, r4
 8002aa0:	d105      	bne.n	8002aae <__libc_init_array+0x2e>
 8002aa2:	bd70      	pop	{r4, r5, r6, pc}
 8002aa4:	00b3      	lsls	r3, r6, #2
 8002aa6:	58eb      	ldr	r3, [r5, r3]
 8002aa8:	4798      	blx	r3
 8002aaa:	3601      	adds	r6, #1
 8002aac:	e7ee      	b.n	8002a8c <__libc_init_array+0xc>
 8002aae:	00b3      	lsls	r3, r6, #2
 8002ab0:	58eb      	ldr	r3, [r5, r3]
 8002ab2:	4798      	blx	r3
 8002ab4:	3601      	adds	r6, #1
 8002ab6:	e7f2      	b.n	8002a9e <__libc_init_array+0x1e>
 8002ab8:	08002bd4 	.word	0x08002bd4
 8002abc:	08002bd4 	.word	0x08002bd4
 8002ac0:	08002bd4 	.word	0x08002bd4
 8002ac4:	08002bd8 	.word	0x08002bd8

08002ac8 <memset>:
 8002ac8:	0003      	movs	r3, r0
 8002aca:	1882      	adds	r2, r0, r2
 8002acc:	4293      	cmp	r3, r2
 8002ace:	d100      	bne.n	8002ad2 <memset+0xa>
 8002ad0:	4770      	bx	lr
 8002ad2:	7019      	strb	r1, [r3, #0]
 8002ad4:	3301      	adds	r3, #1
 8002ad6:	e7f9      	b.n	8002acc <memset+0x4>

08002ad8 <_init>:
 8002ad8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002ada:	46c0      	nop			; (mov r8, r8)
 8002adc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002ade:	bc08      	pop	{r3}
 8002ae0:	469e      	mov	lr, r3
 8002ae2:	4770      	bx	lr

08002ae4 <_fini>:
 8002ae4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002ae6:	46c0      	nop			; (mov r8, r8)
 8002ae8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002aea:	bc08      	pop	{r3}
 8002aec:	469e      	mov	lr, r3
 8002aee:	4770      	bx	lr
