#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed May  3 12:44:16 2023
# Process ID: 25184
# Current directory: D:/ALL_Project/PCexp/Lab3_SCPU/Lab3_SCPU
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8744 D:\ALL_Project\PCexp\Lab3_SCPU\Lab3_SCPU\Lab3_SCPU.xpr
# Log file: D:/ALL_Project/PCexp/Lab3_SCPU/Lab3_SCPU/vivado.log
# Journal file: D:/ALL_Project/PCexp/Lab3_SCPU/Lab3_SCPU\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/ALL_Project/PCexp/Lab3_SCPU/Lab3_SCPU/Lab3_SCPU.xpr
update_compile_order -fileset sources_1
launch_simulation
source test.tcl
save_wave_config {D:/ALL_Project/PCexp/Lab3_SCPU/Lab3_SCPU/test_behav.wcfg}
add_files -fileset sim_1 -norecurse D:/ALL_Project/PCexp/Lab3_SCPU/Lab3_SCPU/test_behav.wcfg
set_property xsim.view D:/ALL_Project/PCexp/Lab3_SCPU/Lab3_SCPU/test_behav.wcfg [get_filesets sim_1]
launch_runs synth_1 -jobs 6
wait_on_run synth_1
export_ip_user_files -of_objects  [get_files D:/ALL_Project/PCexp/Lab3/lab3/data_mem.coe] -no_script -reset -force -quiet
remove_files  D:/ALL_Project/PCexp/Lab3/lab3/data_mem.coe
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
set_property -dict [list CONFIG.Coe_File {d:/ALL_Project/PCexp/Lab3_SCPU/Lab3_SCPU/Lab3_SCPU.srcs/sources_1/ip/inst_mem/inst_mem.coe}] [get_ips inst_mem]
generate_target all [get_files  D:/ALL_Project/PCexp/Lab3_SCPU/Lab3_SCPU/Lab3_SCPU.srcs/sources_1/ip/inst_mem/inst_mem.xci]
catch { config_ip_cache -export [get_ips -all inst_mem] }
export_ip_user_files -of_objects [get_files D:/ALL_Project/PCexp/Lab3_SCPU/Lab3_SCPU/Lab3_SCPU.srcs/sources_1/ip/inst_mem/inst_mem.xci] -no_script -sync -force -quiet
launch_runs -jobs 6 inst_mem_synth_1
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
delete_ip_run [get_files -of_objects [get_fileset inst_mem] D:/ALL_Project/PCexp/Lab3_SCPU/Lab3_SCPU/Lab3_SCPU.srcs/sources_1/ip/inst_mem/inst_mem.xci]
set_property generate_synth_checkpoint false [get_files  D:/ALL_Project/PCexp/Lab3_SCPU/Lab3_SCPU/Lab3_SCPU.srcs/sources_1/ip/inst_mem/inst_mem.xci]
generate_target all [get_files  D:/ALL_Project/PCexp/Lab3_SCPU/Lab3_SCPU/Lab3_SCPU.srcs/sources_1/ip/inst_mem/inst_mem.xci]
export_ip_user_files -of_objects [get_files D:/ALL_Project/PCexp/Lab3_SCPU/Lab3_SCPU/Lab3_SCPU.srcs/sources_1/ip/inst_mem/inst_mem.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/ALL_Project/PCexp/Lab3_SCPU/Lab3_SCPU/Lab3_SCPU.srcs/sources_1/ip/inst_mem/inst_mem.xci] -directory D:/ALL_Project/PCexp/Lab3_SCPU/Lab3_SCPU/Lab3_SCPU.ip_user_files/sim_scripts -ip_user_files_dir D:/ALL_Project/PCexp/Lab3_SCPU/Lab3_SCPU/Lab3_SCPU.ip_user_files -ipstatic_source_dir D:/ALL_Project/PCexp/Lab3_SCPU/Lab3_SCPU/Lab3_SCPU.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/ALL_Project/PCexp/Lab3_SCPU/Lab3_SCPU/Lab3_SCPU.cache/compile_simlib/modelsim} {questa=D:/ALL_Project/PCexp/Lab3_SCPU/Lab3_SCPU/Lab3_SCPU.cache/compile_simlib/questa} {riviera=D:/ALL_Project/PCexp/Lab3_SCPU/Lab3_SCPU/Lab3_SCPU.cache/compile_simlib/riviera} {activehdl=D:/ALL_Project/PCexp/Lab3_SCPU/Lab3_SCPU/Lab3_SCPU.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
set_property -dict [list CONFIG.Enable_32bit_Address {true} CONFIG.Use_Byte_Write_Enable {true} CONFIG.Byte_Size {8} CONFIG.Fill_Remaining_Memory_Locations {false} CONFIG.Use_RSTA_Pin {true} CONFIG.EN_SAFETY_CKT {true}] [get_ips data_mem]
delete_ip_run [get_files -of_objects [get_fileset data_mem] D:/ALL_Project/PCexp/Lab3_SCPU/Lab3_SCPU/Lab3_SCPU.srcs/sources_1/ip/data_mem/data_mem.xci]
set_property generate_synth_checkpoint false [get_files  D:/ALL_Project/PCexp/Lab3_SCPU/Lab3_SCPU/Lab3_SCPU.srcs/sources_1/ip/data_mem/data_mem.xci]
generate_target all [get_files  D:/ALL_Project/PCexp/Lab3_SCPU/Lab3_SCPU/Lab3_SCPU.srcs/sources_1/ip/data_mem/data_mem.xci]
export_ip_user_files -of_objects [get_files D:/ALL_Project/PCexp/Lab3_SCPU/Lab3_SCPU/Lab3_SCPU.srcs/sources_1/ip/data_mem/data_mem.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/ALL_Project/PCexp/Lab3_SCPU/Lab3_SCPU/Lab3_SCPU.srcs/sources_1/ip/data_mem/data_mem.xci] -directory D:/ALL_Project/PCexp/Lab3_SCPU/Lab3_SCPU/Lab3_SCPU.ip_user_files/sim_scripts -ip_user_files_dir D:/ALL_Project/PCexp/Lab3_SCPU/Lab3_SCPU/Lab3_SCPU.ip_user_files -ipstatic_source_dir D:/ALL_Project/PCexp/Lab3_SCPU/Lab3_SCPU/Lab3_SCPU.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/ALL_Project/PCexp/Lab3_SCPU/Lab3_SCPU/Lab3_SCPU.cache/compile_simlib/modelsim} {questa=D:/ALL_Project/PCexp/Lab3_SCPU/Lab3_SCPU/Lab3_SCPU.cache/compile_simlib/questa} {riviera=D:/ALL_Project/PCexp/Lab3_SCPU/Lab3_SCPU/Lab3_SCPU.cache/compile_simlib/riviera} {activehdl=D:/ALL_Project/PCexp/Lab3_SCPU/Lab3_SCPU/Lab3_SCPU.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
close_sim
launch_simulation
open_wave_config D:/ALL_Project/PCexp/Lab3_SCPU/Lab3_SCPU/test_behav.wcfg
source test.tcl
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
export_ip_user_files -of_objects  [get_files D:/ALL_Project/PCexp/Lab3/data_mem.coe] -no_script -reset -force -quiet
remove_files  D:/ALL_Project/PCexp/Lab3/data_mem.coe
export_ip_user_files -of_objects  [get_files D:/ALL_Project/PCexp/Lab3_SCPU/Lab3_SCPU/Lab3_SCPU.srcs/sources_1/ip/inst_mem/inst_mem.coe] -no_script -reset -force -quiet
remove_files  D:/ALL_Project/PCexp/Lab3_SCPU/Lab3_SCPU/Lab3_SCPU.srcs/sources_1/ip/inst_mem/inst_mem.coe
launch_runs impl_1 -jobs 6
wait_on_run impl_1
open_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
launch_runs impl_1 -jobs 6
wait_on_run impl_1
refresh_design
set_property is_loc_fixed true [get_ports [list  {instr[31]} {instr[30]} {instr[29]} {instr[28]} {instr[27]} {instr[26]} {instr[25]} {instr[24]} {instr[23]} {instr[22]} {instr[21]} {instr[20]} {instr[19]} {instr[18]} {instr[17]} {instr[16]} {instr[15]} {instr[14]} {instr[13]} {instr[12]} {instr[11]} {instr[10]} {instr[9]} {instr[8]} {instr[7]} {instr[6]} {instr[5]} {instr[4]} {instr[3]} {instr[2]} {instr[1]} {instr[0]}]]
set_property is_loc_fixed true [get_ports [list  clk]]
set_property is_loc_fixed true [get_ports [list  {aluout[31]} {aluout[30]} {aluout[29]} {aluout[28]} {aluout[27]} {aluout[26]} {aluout[25]} {aluout[24]} {aluout[23]} {aluout[22]} {aluout[21]} {aluout[20]} {aluout[19]} {aluout[18]} {aluout[17]} {aluout[16]} {aluout[15]} {aluout[14]} {aluout[13]} {aluout[12]} {aluout[11]} {aluout[10]} {aluout[9]} {aluout[8]} {aluout[7]} {aluout[6]} {aluout[5]} {aluout[4]} {aluout[3]} {aluout[2]} {aluout[1]} {aluout[0]}]]
set_property is_loc_fixed true [get_ports [list  {pc[31]} {pc[30]} {pc[29]} {pc[28]} {pc[27]} {pc[26]} {pc[25]} {pc[24]} {pc[23]} {pc[22]} {pc[21]} {pc[20]} {pc[19]} {pc[18]} {pc[17]} {pc[16]} {pc[15]} {pc[14]} {pc[13]} {pc[12]} {pc[11]} {pc[10]} {pc[9]} {pc[8]} {pc[7]} {pc[6]} {pc[5]} {pc[4]} {pc[3]} {pc[2]} {pc[1]} {pc[0]}]]
set_property is_loc_fixed true [get_ports [list  {writedata[31]} {writedata[30]} {writedata[29]} {writedata[28]} {writedata[27]} {writedata[26]} {writedata[25]} {writedata[24]} {writedata[23]} {writedata[22]} {writedata[21]} {writedata[20]} {writedata[19]} {writedata[18]} {writedata[17]} {writedata[16]} {writedata[15]} {writedata[14]} {writedata[13]} {writedata[12]} {writedata[11]} {writedata[10]} {writedata[9]} {writedata[8]} {writedata[7]} {writedata[6]} {writedata[5]} {writedata[4]} {writedata[3]} {writedata[2]} {writedata[1]} {writedata[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list clk]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {aluout[31]} {aluout[30]} {aluout[29]} {aluout[28]} {aluout[27]} {aluout[26]} {aluout[25]} {aluout[24]} {aluout[23]} {aluout[22]} {aluout[21]} {aluout[20]} {aluout[19]} {aluout[18]} {aluout[17]} {aluout[16]} {aluout[15]} {aluout[14]} {aluout[13]} {aluout[12]} {aluout[11]} {aluout[10]} {aluout[9]} {aluout[8]} {aluout[7]} {aluout[6]} {aluout[5]} {aluout[4]} {aluout[3]} {aluout[2]} {aluout[1]} {aluout[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {instr[31]} {instr[30]} {instr[29]} {instr[28]} {instr[27]} {instr[26]} {instr[25]} {instr[24]} {instr[23]} {instr[22]} {instr[21]} {instr[20]} {instr[19]} {instr[18]} {instr[17]} {instr[16]} {instr[15]} {instr[14]} {instr[13]} {instr[12]} {instr[11]} {instr[10]} {instr[9]} {instr[8]} {instr[7]} {instr[6]} {instr[5]} {instr[4]} {instr[3]} {instr[2]} {instr[1]} {instr[0]}]]
set_property IOSTANDARD LVTTL [get_ports [list {pc[31]} {pc[30]} {pc[29]} {pc[28]} {pc[27]} {pc[26]} {pc[25]} {pc[24]} {pc[23]} {pc[22]} {pc[21]} {pc[20]} {pc[19]} {pc[18]} {pc[17]} {pc[16]} {pc[15]} {pc[14]} {pc[13]} {pc[12]} {pc[11]} {pc[10]} {pc[9]} {pc[8]} {pc[7]} {pc[6]} {pc[5]} {pc[4]} {pc[3]} {pc[2]} {pc[1]} {pc[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {pc[31]} {pc[30]} {pc[29]} {pc[28]} {pc[27]} {pc[26]} {pc[25]} {pc[24]} {pc[23]} {pc[22]} {pc[21]} {pc[20]} {pc[19]} {pc[18]} {pc[17]} {pc[16]} {pc[15]} {pc[14]} {pc[13]} {pc[12]} {pc[11]} {pc[10]} {pc[9]} {pc[8]} {pc[7]} {pc[6]} {pc[5]} {pc[4]} {pc[3]} {pc[2]} {pc[1]} {pc[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {writedata[31]} {writedata[30]} {writedata[29]} {writedata[28]} {writedata[27]} {writedata[26]} {writedata[25]} {writedata[24]} {writedata[23]} {writedata[22]} {writedata[21]} {writedata[20]} {writedata[19]} {writedata[18]} {writedata[17]} {writedata[16]} {writedata[15]} {writedata[14]} {writedata[13]} {writedata[12]} {writedata[11]} {writedata[10]} {writedata[9]} {writedata[8]} {writedata[7]} {writedata[6]} {writedata[5]} {writedata[4]} {writedata[3]} {writedata[2]} {writedata[1]} {writedata[0]}]]
set_property is_loc_fixed true [get_ports [list  memwrite]]
set_property is_loc_fixed true [get_ports [list  rst]]
set_property IOSTANDARD LVCMOS33 [get_ports [list memwrite]]
set_property IOSTANDARD LVCMOS33 [get_ports [list rst]]
set_property target_constrs_file D:/ALL_Project/PCexp/Lab3_SCPU/Lab3_SCPU/Lab3_SCPU.srcs/constrs_1/new/lab3.xdc [current_fileset -constrset]
save_constraints -force
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {D:/ALL_Project/PCexp/Lab3_SCPU/Lab3_SCPU/Lab3_SCPU.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/ALL_Project/PCexp/Lab3_SCPU/Lab3_SCPU/Lab3_SCPU.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
close_sim
