aag 1010 52 80 1 878
2
4
6
8
10
12
14
16
18
20
22
24
26
28
30
32
34
36
38
40
42
44
46
48
50
52
54
56
58
60
62
64
66
68
70
72
74
76
78
80
82
84
86
88
90
92
94
96
98
100
102
104
106 1
108 375
110 387
112 399
114 415
116 427
118 439
120 451
122 463
124 481
126 493
128 505
130 517
132 529
134 541
136 553
138 565
140 663
142 682
144 700
146 717
148 729
150 741
152 753
154 765
156 777
158 789
160 801
162 813
164 837
166 855
168 873
170 883
172 897
174 919
176 937
178 955
180 1109
182 1137
184 1143
186 1149
188 1155
190 1167
192 1179
194 1191
196 1695
198 1744
200 1782
202 1820
204 1827
206 1833
208 1839
210 1845
212 1851
214 1857
216 1863
218 1869
220 1875
222 1876
224 1884
226 1894
228 1904
230 1915
232 1921
234 1927
236 1933
238 1939
240 1945
242 1955
244 1961
246 1967
248 1973
250 1979
252 1985
254 1991
256 1997
258 2003
260 2009
262 2015
264 2021
349
266 229 106
268 228 106
270 267 106
272 227 106
274 226 106
276 273 106
278 225 106
280 224 106
282 279 106
284 223 106
286 222 106
288 285 106
290 289 283
292 290 277
294 292 271
296 295 270
298 296 293
300 288 280
302 301 291
304 291 274
306 305 293
308 293 271
310 292 268
312 311 309
314 302 288
316 314 306
318 316 312
320 319 299
322 95 93
324 322 97
326 325 96
328 326 323
330 94 92
332 331 323
334 323 97
336 322 96
338 337 335
340 92 91
342 340 332
344 342 338
346 345 329
348 346 320
350 93 91
352 350 95
354 352 97
356 354 54
358 4 3
360 358 7
362 360 356
364 109 106
366 108 106
368 365 106
370 362 8
372 366 363
374 373 371
376 111 106
378 110 106
380 377 106
382 362 10
384 378 363
386 385 383
388 113 106
390 112 106
392 389 106
394 362 12
396 390 363
398 397 395
400 350 94
402 400 97
404 115 106
406 114 106
408 405 106
410 402 28
412 406 403
414 413 411
416 117 106
418 116 106
420 417 106
422 402 30
424 418 403
426 425 423
428 119 106
430 118 106
432 429 106
434 402 32
436 430 403
438 437 435
440 121 106
442 120 106
444 441 106
446 402 14
448 442 403
450 449 447
452 123 106
454 122 106
456 453 106
458 402 16
460 454 403
462 461 459
464 5 2
466 464 7
468 466 356
470 125 106
472 124 106
474 471 106
476 468 8
478 472 469
480 479 477
482 127 106
484 126 106
486 483 106
488 468 10
490 484 469
492 491 489
494 129 106
496 128 106
498 495 106
500 402 68
502 496 403
504 503 501
506 131 106
508 130 106
510 507 106
512 402 70
514 508 403
516 515 513
518 133 106
520 132 106
522 519 106
524 402 72
526 520 403
528 527 525
530 135 106
532 134 106
534 531 106
536 402 34
538 532 403
540 539 537
542 137 106
544 136 106
546 543 106
548 402 36
550 544 403
552 551 549
554 139 106
556 138 106
558 555 106
560 402 38
562 556 403
564 563 561
566 93 90
568 566 95
570 568 96
572 141 106
574 140 106
576 573 106
578 143 106
580 142 106
582 579 106
584 145 106
586 144 106
588 585 106
590 581 575
592 590 587
594 592 570
596 485 474
598 596 594
600 486 473
602 600 594
604 486 474
606 604 594
608 380 368
610 608 392
612 610 606
614 581 576
616 614 587
618 616 570
620 618 88
622 582 575
624 622 587
626 624 570
628 626 98
630 582 576
632 630 587
634 632 570
636 634 56
638 590 588
640 638 570
642 640 56
644 643 574
646 644 637
648 646 629
650 648 621
652 650 607
654 652 613
656 655 613
658 657 603
660 658 599
662 661 599
664 643 580
666 664 637
668 666 629
670 668 621
672 670 607
674 672 613
676 675 613
678 677 603
680 679 603
682 681 599
684 643 586
686 684 637
688 686 629
690 688 621
692 690 607
694 693 607
696 695 613
698 696 603
700 698 599
702 340 95
704 702 97
706 147 106
708 146 106
710 707 106
712 704 74
714 708 705
716 715 713
718 149 106
720 148 106
722 719 106
724 704 76
726 720 705
728 727 725
730 151 106
732 150 106
734 731 106
736 704 78
738 732 705
740 739 737
742 153 106
744 152 106
746 743 106
748 704 80
750 744 705
752 751 749
754 155 106
756 154 106
758 755 106
760 704 82
762 756 705
764 763 761
766 157 106
768 156 106
770 767 106
772 704 84
774 768 705
776 775 773
778 159 106
780 158 106
782 779 106
784 402 48
786 780 403
788 787 785
790 161 106
792 160 106
794 791 106
796 402 50
798 792 403
800 799 797
802 163 106
804 162 106
806 803 106
808 402 52
810 804 403
812 811 809
814 4 2
816 814 7
818 816 356
820 255 106
822 254 106
824 821 106
826 165 106
828 164 106
830 827 106
832 822 818
834 828 819
836 835 833
838 257 106
840 256 106
842 839 106
844 167 106
846 166 106
848 845 106
850 840 818
852 846 819
854 853 851
856 259 106
858 258 106
860 857 106
862 169 106
864 168 106
866 863 106
868 858 818
870 864 819
872 871 869
874 358 6
876 874 356
878 876 12
880 877 12
882 881 879
884 354 55
886 5 3
888 886 7
890 888 884
892 890 8
894 891 8
896 895 893
898 886 6
900 898 356
902 261 106
904 260 106
906 903 106
908 175 106
910 174 106
912 909 106
914 904 900
916 910 901
918 917 915
920 263 106
922 262 106
924 921 106
926 177 106
928 176 106
930 927 106
932 922 900
934 928 901
936 935 933
938 265 106
940 264 106
942 939 106
944 179 106
946 178 106
948 945 106
950 940 900
952 946 901
954 953 951
956 172 106
958 957 8
960 181 106
962 180 106
964 961 106
966 962 959
968 183 106
970 182 106
972 969 106
974 972 963
976 221 106
978 220 106
980 977 106
982 231 106
984 230 106
986 983 106
988 233 106
990 232 106
992 989 106
994 234 106
996 991 986
998 996 995
1000 999 980
1002 992 985
1004 1002 995
1006 1005 979
1008 1007 1001
1010 708 369
1012 711 366
1014 1013 1011
1016 720 381
1018 723 378
1020 1019 1017
1022 732 393
1024 735 390
1026 1025 1023
1028 1020 1014
1030 1028 1026
1032 1030 1008
1034 185 106
1036 184 106
1038 1035 106
1040 1039 744
1042 1036 747
1044 1043 1041
1046 187 106
1048 186 106
1050 1047 106
1052 1051 756
1054 1048 759
1056 1055 1053
1058 189 106
1060 188 106
1062 1059 106
1064 1063 768
1066 1060 771
1068 1067 1065
1070 1056 1044
1072 1070 1068
1074 1072 1032
1076 171 106
1078 1077 106
1080 1078 1074
1082 962 47
1084 1083 47
1086 1081 962
1088 1085 1080
1090 1089 1087
1092 972 964
1094 1092 86
1096 1095 962
1098 1091 974
1100 1096 975
1102 1101 1099
1104 966 890
1106 1103 891
1108 1107 1105
1110 970 959
1112 1111 959
1114 970 47
1116 1115 47
1118 1081 970
1120 1117 1080
1122 1121 1119
1124 1095 970
1126 1123 974
1128 1124 975
1130 1129 1127
1132 1113 890
1134 1131 891
1136 1135 1133
1138 366 362
1140 1036 363
1142 1141 1139
1144 378 362
1146 1048 363
1148 1147 1145
1150 390 362
1152 1060 363
1154 1153 1151
1156 191 106
1158 190 106
1160 1157 106
1162 402 100
1164 1158 403
1166 1165 1163
1168 193 106
1170 192 106
1172 1169 106
1174 402 102
1176 1170 403
1178 1177 1175
1180 195 106
1182 194 106
1184 1181 106
1186 402 104
1188 1182 403
1190 1189 1187
1192 197 106
1194 196 106
1196 1193 106
1198 199 106
1200 198 106
1202 1199 106
1204 201 106
1206 200 106
1208 1205 106
1210 203 106
1212 202 106
1214 1211 106
1216 1201 1195
1218 1216 1207
1220 1218 1213
1222 92 90
1224 1222 95
1226 1224 97
1228 1226 1220
1230 1201 1196
1232 1230 1207
1234 1232 1213
1236 624 98
1238 1236 1234
1240 1238 570
1242 1202 1195
1244 1242 1207
1246 1244 1213
1248 638 56
1250 1248 1246
1252 1250 570
1254 1202 1196
1256 1254 1207
1258 1256 1213
1260 1258 402
1262 1260 67
1264 1260 66
1266 1216 1208
1268 1266 1213
1270 1268 1094
1272 822 535
1274 825 532
1276 1275 1273
1278 840 547
1280 843 544
1282 1281 1279
1284 858 559
1286 861 556
1288 1287 1285
1290 1282 1276
1292 1290 1288
1294 237 106
1296 236 106
1298 1295 106
1300 1299 828
1302 1296 831
1304 1303 1301
1306 239 106
1308 238 106
1310 1307 106
1312 1311 846
1314 1308 849
1316 1315 1313
1318 241 106
1320 240 106
1322 1319 106
1324 1323 864
1326 1320 867
1328 1327 1325
1330 1316 1304
1332 1330 1328
1334 1332 1292
1336 1161 904
1338 1158 907
1340 1339 1337
1342 1173 922
1344 1170 925
1346 1345 1343
1348 1185 940
1350 1182 943
1352 1351 1349
1354 1346 1340
1356 1354 1352
1358 1356 1334
1360 910 409
1362 913 406
1364 1363 1361
1366 928 421
1368 931 418
1370 1369 1367
1372 946 433
1374 949 430
1376 1375 1373
1378 1370 1364
1380 1378 1376
1382 1380 1358
1384 215 106
1386 214 106
1388 1385 106
1390 243 106
1392 242 106
1394 1391 106
1396 1392 1389
1398 1395 1386
1400 1399 1397
1402 217 106
1404 216 106
1406 1403 106
1408 245 106
1410 244 106
1412 1409 106
1414 1410 1407
1416 1413 1404
1418 1417 1415
1420 219 106
1422 218 106
1424 1421 106
1426 247 106
1428 246 106
1430 1427 106
1432 1428 1425
1434 1431 1422
1436 1435 1433
1438 1418 1400
1440 1438 1436
1442 1440 1382
1444 249 106
1446 248 106
1448 1445 106
1450 1446 783
1452 1449 780
1454 1453 1451
1456 251 106
1458 250 106
1460 1457 106
1462 1458 795
1464 1461 792
1466 1465 1463
1468 253 106
1470 252 106
1472 1469 106
1474 1470 807
1476 1473 804
1478 1477 1475
1480 1466 1454
1482 1480 1478
1484 1482 1442
1486 499 366
1488 496 369
1490 1489 1487
1492 511 378
1494 508 381
1496 1495 1493
1498 523 390
1500 520 393
1502 1501 1499
1504 1496 1490
1506 1504 1502
1508 1506 1484
1510 209 106
1512 208 106
1514 1511 106
1516 1515 1036
1518 1512 1039
1520 1519 1517
1522 211 106
1524 210 106
1526 1523 106
1528 1527 1048
1530 1524 1051
1532 1531 1529
1534 213 106
1536 212 106
1538 1535 106
1540 1539 1060
1542 1536 1063
1544 1543 1541
1546 1532 1520
1548 1546 1544
1550 1548 1508
1552 205 106
1554 204 106
1556 1553 106
1558 1554 445
1560 1557 442
1562 1561 1559
1564 207 106
1566 206 106
1568 1565 106
1570 1566 457
1572 1569 454
1574 1573 1571
1576 1574 1562
1578 1576 1550
1580 1578 979
1582 1581 1270
1584 1582 570
1586 1270 58
1588 1586 570
1590 1270 59
1592 1590 570
1594 1230 1208
1596 1594 1213
1598 1596 1094
1600 1578 980
1602 1601 1598
1604 1602 570
1606 1598 58
1608 1606 570
1610 1598 59
1612 1610 570
1614 1242 1208
1616 1614 1213
1618 566 94
1620 1618 97
1622 1620 1616
1624 1254 1208
1626 1624 1213
1628 340 94
1630 1628 97
1632 1630 1626
1634 1218 1214
1636 1222 94
1638 1636 97
1640 1638 1634
1642 1232 1214
1644 352 96
1646 1644 1642
1648 1647 1194
1650 1649 1647
1652 1651 1641
1654 1653 1641
1656 1655 1633
1658 1657 1633
1660 1659 1623
1662 1661 1623
1664 1663 1613
1666 1665 1613
1668 1667 1609
1670 1668 1605
1672 1670 1593
1674 1673 1593
1676 1675 1589
1678 1676 1585
1680 1678 1265
1682 1681 1265
1684 1683 1263
1686 1684 1253
1688 1687 1253
1690 1689 1241
1692 1690 1229
1694 1693 1229
1696 1647 1200
1698 1697 1647
1700 1699 1641
1702 1701 1641
1704 1703 1633
1706 1705 1633
1708 1707 1623
1710 1709 1623
1712 1711 1613
1714 1712 1609
1716 1714 1605
1718 1717 1605
1720 1719 1593
1722 1721 1593
1724 1723 1589
1726 1725 1589
1728 1727 1585
1730 1729 1585
1732 1731 1265
1734 1732 1263
1736 1734 1253
1738 1737 1253
1740 1739 1241
1742 1741 1241
1744 1743 1229
1746 1647 1206
1748 1746 1641
1750 1748 1633
1752 1750 1623
1754 1752 1613
1756 1754 1609
1758 1756 1605
1760 1758 1593
1762 1761 1593
1764 1763 1589
1766 1765 1589
1768 1767 1585
1770 1768 1265
1772 1771 1265
1774 1773 1263
1776 1775 1263
1778 1777 1253
1780 1778 1241
1782 1780 1229
1784 1647 1212
1786 1784 1641
1788 1786 1633
1790 1788 1623
1792 1790 1613
1794 1793 1613
1796 1795 1609
1798 1797 1609
1800 1799 1605
1802 1801 1605
1804 1803 1593
1806 1804 1589
1808 1806 1585
1810 1809 1585
1812 1811 1265
1814 1812 1263
1816 1814 1253
1818 1816 1241
1820 1818 1229
1822 704 24
1824 1554 705
1826 1825 1823
1828 704 26
1830 1566 705
1832 1831 1829
1834 402 60
1836 1512 403
1838 1837 1835
1840 402 62
1842 1524 403
1844 1843 1841
1846 402 64
1848 1536 403
1850 1849 1847
1852 402 40
1854 1386 403
1856 1855 1853
1858 402 42
1860 1404 403
1862 1861 1859
1864 402 44
1866 1422 403
1868 1867 1865
1870 890 10
1872 891 10
1874 1873 1871
1876 1259 289
1878 286 283
1880 287 280
1882 1881 1879
1884 1883 1259
1886 286 280
1888 1886 277
1890 1887 274
1892 1891 1889
1894 1893 1259
1896 1886 274
1898 1896 271
1900 1897 268
1902 1901 1899
1904 1903 1259
1906 814 6
1908 1906 356
1910 1908 8
1912 1909 984
1914 1913 1911
1916 1908 10
1918 1909 990
1920 1919 1917
1922 1908 12
1924 1909 994
1926 1925 1923
1928 402 18
1930 1296 403
1932 1931 1929
1934 402 20
1936 1308 403
1938 1937 1935
1940 402 22
1942 1320 403
1944 1943 1941
1946 464 6
1948 1946 356
1950 1948 8
1952 1949 1392
1954 1953 1951
1956 1948 10
1958 1949 1410
1960 1959 1957
1962 1948 12
1964 1949 1428
1966 1965 1963
1968 1948 1392
1970 1949 1446
1972 1971 1969
1974 1948 1410
1976 1949 1458
1978 1977 1975
1980 1948 1428
1982 1949 1470
1984 1983 1981
1986 818 8
1988 822 819
1990 1989 1987
1992 818 10
1994 840 819
1996 1995 1993
1998 818 12
2000 858 819
2002 2001 1999
2004 900 8
2006 904 901
2008 2007 2005
2010 900 10
2012 922 901
2014 2013 2011
2016 900 12
2018 940 901
2020 2019 2017
i0 controllable_addr_abs<0>
i1 controllable_addr_abs<1>
i2 controllable_addr_abs<2>
i3 controllable_write8_val_abs<0>
i4 controllable_write8_val_abs<1>
i5 controllable_write8_val_abs<2>
i6 i_reqBuf_abs<0>
i7 i_reqBuf_abs<1>
i8 i_reqLBA1_abs<0>
i9 i_reqLBA1_abs<1>
i10 i_reqLBA1_abs<2>
i11 controllable_fillPrdAddr_abs<0>
i12 controllable_fillPrdAddr_abs<1>
i13 i_reqLBA3_abs<0>
i14 i_reqLBA3_abs<1>
i15 i_reqLBA3_abs<2>
i16 i_reqLBA0_abs<0>
i17 i_reqLBA0_abs<1>
i18 i_reqLBA0_abs<2>
i19 i_reqLBA4_abs<0>
i20 i_reqLBA4_abs<1>
i21 i_reqLBA4_abs<2>
i22 controllable_dmaStartClass_conc
i23 i_reqLBA5_abs<0>
i24 i_reqLBA5_abs<1>
i25 i_reqLBA5_abs<2>
i26 controllable_bank_abs
i27 controllable_featXFRClass_conc
i28 i_transSuccess_conc
i29 i_reqSect1_abs<0>
i30 i_reqSect1_abs<1>
i31 i_reqSect1_abs<2>
i32 i_osReqType_conc
i33 i_reqSect0_abs<0>
i34 i_reqSect0_abs<1>
i35 i_reqSect0_abs<2>
i36 controllable_fillPrdNSect_abs<0>
i37 controllable_fillPrdNSect_abs<1>
i38 controllable_fillPrdNSect_abs<2>
i39 controllable_fillPrdNSect_abs<3>
i40 controllable_fillPrdNSect_abs<4>
i41 controllable_fillPrdNSect_abs<5>
i42 controllable_busMasterClass_conc
i43 controllable_featWCClass_conc
i44 controllable_tag_conc<0>
i45 controllable_tag_conc<1>
i46 controllable_tag_conc<2>
i47 controllable_tag_conc<3>
i48 controllable_featNWCClass_conc
i49 i_reqLBA2_abs<0>
i50 i_reqLBA2_abs<1>
i51 i_reqLBA2_abs<2>
l0 n107
l1 state_regSectors0_abs<0>_out
l2 state_regSectors0_abs<1>_out
l3 state_regSectors0_abs<2>_out
l4 state_os_lba3_abs<0>_out
l5 state_os_lba3_abs<1>_out
l6 state_os_lba3_abs<2>_out
l7 state_os_buf_abs<0>_out
l8 state_os_buf_abs<1>_out
l9 state_regFeature0_abs<0>_out
l10 state_regFeature0_abs<1>_out
l11 state_os_sect0_abs<0>_out
l12 state_os_sect0_abs<1>_out
l13 state_os_sect0_abs<2>_out
l14 state_os_lba0_abs<0>_out
l15 state_os_lba0_abs<1>_out
l16 state_os_lba0_abs<2>_out
l17 state_setFeatState_conc<0>_out
l18 state_setFeatState_conc<1>_out
l19 state_setFeatState_conc<2>_out
l20 state_bufSectors_abs<0>_out
l21 state_bufSectors_abs<1>_out
l22 state_bufSectors_abs<2>_out
l23 state_bufSectors_abs<3>_out
l24 state_bufSectors_abs<4>_out
l25 state_bufSectors_abs<5>_out
l26 state_os_lba5_abs<0>_out
l27 state_os_lba5_abs<1>_out
l28 state_os_lba5_abs<2>_out
l29 state_regLBALow1_abs<0>_out
l30 state_regLBALow1_abs<1>_out
l31 state_regLBALow1_abs<2>_out
l32 state_regDev_LBA_abs_out
l33 state_regBMCommand_Start_abs_out
l34 state_regLBAMid1_abs<0>_out
l35 state_regLBAMid1_abs<1>_out
l36 state_regLBAMid1_abs<2>_out
l37 state_stDMACmd_conc<0>_out
l38 state_stDMACmd_conc<1>_out
l39 state_regSectors1_abs<0>_out
l40 state_regSectors1_abs<1>_out
l41 state_regSectors1_abs<2>_out
l42 state_os_lba2_abs<0>_out
l43 state_os_lba2_abs<1>_out
l44 state_os_lba2_abs<2>_out
l45 state_osState_conc<0>_out
l46 state_osState_conc<1>_out
l47 state_osState_conc<2>_out
l48 state_osState_conc<3>_out
l49 state_bufAddr_abs<0>_out
l50 state_bufAddr_abs<1>_out
l51 state_os_sect1_abs<0>_out
l52 state_os_sect1_abs<1>_out
l53 state_os_sect1_abs<2>_out
l54 state_os_lba4_abs<0>_out
l55 state_os_lba4_abs<1>_out
l56 state_os_lba4_abs<2>_out
l57 state_regBMCommand_RW_abs_out
l58 fair_cnt<0>_out
l59 fair_cnt<1>_out
l60 fair_cnt<2>_out
l61 fair_cnt<3>_out
l62 state_regCommand_abs<0>_out
l63 state_regCommand_abs<1>_out
l64 state_regCommand_abs<2>_out
l65 state_os_lba1_abs<0>_out
l66 state_os_lba1_abs<1>_out
l67 state_os_lba1_abs<2>_out
l68 state_regLBAHigh0_abs<0>_out
l69 state_regLBAHigh0_abs<1>_out
l70 state_regLBAHigh0_abs<2>_out
l71 state_regLBAHigh1_abs<0>_out
l72 state_regLBAHigh1_abs<1>_out
l73 state_regLBAHigh1_abs<2>_out
l74 state_regLBALow0_abs<0>_out
l75 state_regLBALow0_abs<1>_out
l76 state_regLBALow0_abs<2>_out
l77 state_regLBAMid0_abs<0>_out
l78 state_regLBAMid0_abs<1>_out
l79 state_regLBAMid0_abs<2>_out
o0 o_err
c
ide_hard_drive_controller_2
This file was written by ABC on Tue Mar 11 20:24:21 2014
For information about AIGER format, refer to http://fmv.jku.at/aiger
-------------------------------
This AIGER file has been created by the following sequence of commands:
> vl2mv driver_c9.v   ---gives--> driver_c9.mv
> abc -c "read_blif_mv driver_c9.mv; write_aiger -s driver_c9n.aig"   ---gives--> driver_c9n.aig
> aigtoaig driver_c9n.aig driver_c9n.aag   ---gives--> driver_c9n.aag (this file)
Content of driver_c9.v:
// IDE hard drive controller specification and operating system interface
// specification for device driver synthesis.
// This file describes a GR(1) game played by a device driver for an IDE hard
// disk against its environment consisting of the hard disk and operating
// system.

`define WIDTH1 2
`define WIDTH2 1

`define CMD_READ_DMA_EXT  1
`define CMD_WRITE_DMA_EXT 2
`define FEAT_WC           1
`define FEAT_NWC          2
`define FEAT_XFR_MODE     3
`define XM_ULTRA_DMA      7

`define RCMD              1
`define REG_FEATURE0      1
`define REG_SECTORS       2
`define REG_LBA_LOW       3
`define REG_LBA_MID       4
`define REG_LBA_HIGH      5
`define REG_DEV           6
`define REG_ERRCMD        7

`define RDMA              0
`define REG_BM_COMMAND    0

//typedef enum {read=0, write=1} i_osReqType_enum;
`define read              0
`define write             1

//typedef enum {write8, write32, fillPrd, reset, os_req, ack_read_succ, ack_read_fail, ack_write_succ, ack_write_fail, class_event} controllable_tag_enum;
`define write8            0
`define write32           1
`define fillPrd           2
`define reset             3
`define os_req            4
`define ack_read_succ     5
`define ack_read_fail     6
`define ack_write_succ    7
`define ack_write_fail    8
`define class_event       9

//typedef enum {wait_bm_ready=0, dma_read=1, bm_read_prd=2, bm_ready=3} state_stDMACmd_enum;
`define wait_bm_ready     0
`define dma_read          1
`define bm_read_prd       2
`define bm_ready          3


//typedef enum {setFeatIdle=0, setFeatWC=1, setFeatNWC=2, setFeatXFR0=3, setFeatXFR1=4} state_setFeatState_enum;
`define setFeatIdle       0
`define setFeatWC         1
`define setFeatNWC        2
`define setFeatXFR0       3
`define setFeatXFR1       4

//typedef enum {os_init=0, os_reset=1, os_write_cache=2, os_idle=3, os_read_pending=4, os_write_pending=5, os_read_ack_succ=6, os_read_ack_fail=7, os_write_ack_succ=8, os_write_ack_fail=9, os_error=10} state_osState_enum;
`define os_init           0
`define os_reset          1
`define os_write_cache    2
`define os_idle           3
`define os_read_pending   4
`define os_write_pending  5
`define os_read_ack_succ  6
`define os_read_ack_fail  7
`define os_write_ack_succ 8
`define os_write_ack_fail 9
`define os_error          10

module ide_hard_drive_controller_2(
        o_err,
        i_clk,
        i_osReqType_conc,
        i_reqLBA0_abs,
        i_reqLBA1_abs,
        i_reqLBA2_abs,
        i_reqLBA3_abs,
        i_reqLBA4_abs,
        i_reqLBA5_abs,
        i_reqSect0_abs,
        i_reqSect1_abs,
        i_reqBuf_abs,
        i_transSuccess_conc,
        controllable_tag_conc,
        controllable_bank_abs,
        controllable_addr_abs,
        controllable_write8_val_abs,
        controllable_fillPrdAddr_abs,
        controllable_fillPrdNSect_abs,
        controllable_featWCClass_conc,
        controllable_featNWCClass_conc,
        controllable_featXFRClass_conc,
        controllable_busMasterClass_conc,
        controllable_dmaStartClass_conc );

input i_clk;
input i_osReqType_conc ;
input [`WIDTH1:0] i_reqLBA0_abs ;
input [`WIDTH1:0] i_reqLBA1_abs ;
input [`WIDTH1:0] i_reqLBA2_abs ;
input [`WIDTH1:0] i_reqLBA3_abs ;
input [`WIDTH1:0] i_reqLBA4_abs ;
input [`WIDTH1:0] i_reqLBA5_abs ;
input [`WIDTH1:0] i_reqSect0_abs ;
input [`WIDTH1:0] i_reqSect1_abs ;
input [`WIDTH2:0] i_reqBuf_abs ;
input i_transSuccess_conc ;
input [3:0] controllable_tag_conc ;
input controllable_bank_abs ;
input [2:0] controllable_addr_abs ;
input [`WIDTH1:0] controllable_write8_val_abs ;
input [`WIDTH2:0] controllable_fillPrdAddr_abs ;
input [5:0] controllable_fillPrdNSect_abs ;
input controllable_featWCClass_conc ;
input controllable_featNWCClass_conc ;
input controllable_featXFRClass_conc ;
input controllable_busMasterClass_conc ;
input controllable_dmaStartClass_conc ;
output o_err;

reg [1:0] state_stDMACmd_conc ;
reg [2:0] state_setFeatState_conc ;
reg [1:0] state_regFeature0_abs ;
reg [`WIDTH1:0] state_regSectors0_abs ;
reg [`WIDTH1:0] state_regSectors1_abs ;
reg [`WIDTH1:0] state_regLBALow0_abs ;
reg [`WIDTH1:0] state_regLBALow1_abs ;
reg [`WIDTH1:0] state_regLBAMid0_abs ;
reg [`WIDTH1:0] state_regLBAMid1_abs ;
reg [`WIDTH1:0] state_regLBAHigh0_abs ;
reg [`WIDTH1:0] state_regLBAHigh1_abs ;
reg state_regDev_LBA_abs ;
reg [`WIDTH1:0] state_regCommand_abs ;
reg state_regBMCommand_Start_abs ;
reg state_regBMCommand_RW_abs ;
reg [`WIDTH2:0] state_bufAddr_abs ;
reg [5:0] state_bufSectors_abs ;

reg [3:0] state_osState_conc ;
reg [`WIDTH1:0] state_os_lba0_abs ;
reg [`WIDTH1:0] state_os_lba1_abs ;
reg [`WIDTH1:0] state_os_lba2_abs ;
reg [`WIDTH1:0] state_os_lba3_abs ;
reg [`WIDTH1:0] state_os_lba4_abs ;
reg [`WIDTH1:0] state_os_lba5_abs ;
reg [`WIDTH1:0] state_os_sect0_abs ;
reg [`WIDTH1:0] state_os_sect1_abs ;
reg [`WIDTH2:0] state_os_buf_abs ;

reg [3:0] fair_cnt;

wire transferMode3;
wire nwc;
wire bm_event;
wire transferCorrect;
wire transferCorrect_0;
wire transferCorrect_1;
wire buechi_satisfied;
wire [1:0] next_state_stDMACmd_conc ;
wire [2:0] next_state_setFeatState_conc ;
wire [1:0] next_state_regFeature0_abs ;
wire [`WIDTH1:0] next_state_regSectors0_abs ;
wire [`WIDTH1:0] next_state_regSectors1_abs ;
wire [`WIDTH1:0] next_state_regLBALow0_abs ;
wire [`WIDTH1:0] next_state_regLBALow1_abs ;
wire [`WIDTH1:0] next_state_regLBAMid0_abs ;
wire [`WIDTH1:0] next_state_regLBAMid1_abs ;
wire [`WIDTH1:0] next_state_regLBAHigh0_abs ;
wire [`WIDTH1:0] next_state_regLBAHigh1_abs ;
wire next_state_regDev_LBA_abs ;
wire [`WIDTH1:0] next_state_regCommand_abs ;
wire next_state_regBMCommand_Start_abs ;
wire next_state_regBMCommand_RW_abs ;
wire [`WIDTH2:0] next_state_bufAddr_abs ;
wire [5:0] next_state_bufSectors_abs ;

wire [3:0] next_state_osState_conc ;
wire [`WIDTH1:0] next_state_os_lba0_abs ;
wire [`WIDTH1:0] next_state_os_lba1_abs ;
wire [`WIDTH1:0] next_state_os_lba2_abs ;
wire [`WIDTH1:0] next_state_os_lba3_abs ;
wire [`WIDTH1:0] next_state_os_lba4_abs ;
wire [`WIDTH1:0] next_state_os_lba5_abs ;
wire [`WIDTH1:0] next_state_os_sect0_abs ;
wire [`WIDTH1:0] next_state_os_sect1_abs ;
wire [`WIDTH2:0] next_state_os_buf_abs ;

// some abbreviations:
assign transferMode3 = (state_setFeatState_conc==`setFeatXFR1 && controllable_featXFRClass_conc==1);
assign nwc =           (state_setFeatState_conc==`setFeatNWC  && controllable_featNWCClass_conc==1);
assign bm_event = (state_stDMACmd_conc==`bm_ready && controllable_busMasterClass_conc==1);
assign transferCorrect = (state_os_lba0_abs==state_regLBALow0_abs    &&
                          state_os_lba1_abs==state_regLBALow1_abs    &&
                          state_os_lba2_abs==state_regLBAMid0_abs    &&
                          state_os_lba3_abs==state_regLBAMid1_abs    &&
                          state_os_lba4_abs==state_regLBAHigh0_abs   &&
                          state_os_lba5_abs==state_regLBAHigh1_abs   &&
                          state_os_sect0_abs==state_regSectors0_abs  &&
                          state_os_sect1_abs==state_regSectors1_abs  &&
                          state_os_buf_abs==state_bufAddr_abs);
assign transferCorrect_0 = (transferCorrect      &&
                            state_regBMCommand_RW_abs==0);
assign transferCorrect_1 = (transferCorrect      &&
                            state_regBMCommand_RW_abs==1);


// state updates:
  //Device state updates:
assign next_state_regFeature0_abs  = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_FEATURE0) ? controllable_write8_val_abs  : state_regFeature0_abs;
assign next_state_regSectors0_abs  = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_SECTORS)  ? controllable_write8_val_abs  : state_regSectors0_abs;
assign next_state_regSectors1_abs  = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_SECTORS)  ? state_regSectors0_abs : state_regSectors1_abs;
assign next_state_regLBALow0_abs   = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_LBA_LOW)  ? controllable_write8_val_abs  : state_regLBALow0_abs;
assign next_state_regLBALow1_abs   = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_LBA_LOW)  ? state_regLBALow0_abs  : state_regLBALow1_abs;
assign next_state_regLBAMid0_abs   = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_LBA_MID)  ? controllable_write8_val_abs  : state_regLBAMid0_abs;
assign next_state_regLBAMid1_abs   = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_LBA_MID)  ? state_regLBAMid0_abs  : state_regLBAMid1_abs;
assign next_state_regLBAHigh0_abs  = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_LBA_HIGH) ? controllable_write8_val_abs  : state_regLBAHigh0_abs;
assign next_state_regLBAHigh1_abs  = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_LBA_HIGH) ? state_regLBAHigh0_abs : state_regLBAHigh1_abs;
assign next_state_regDev_LBA_abs   = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_DEV)      ? controllable_write8_val_abs[2:2] : state_regDev_LBA_abs;
assign next_state_regCommand_abs   = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_ERRCMD)   ? controllable_write8_val_abs  : state_regCommand_abs;
assign next_state_regBMCommand_Start_abs = (controllable_tag_conc==`write8 && controllable_bank_abs==`RDMA && controllable_addr_abs==`REG_BM_COMMAND) ? controllable_write8_val_abs[0:0] : state_regBMCommand_Start_abs;
assign next_state_regBMCommand_RW_abs = (controllable_tag_conc==`write8 && controllable_bank_abs==`RDMA && controllable_addr_abs==`REG_BM_COMMAND) ? controllable_write8_val_abs[1:1] : state_regBMCommand_RW_abs;
assign next_state_bufAddr_abs = (controllable_tag_conc==`fillPrd) ? controllable_fillPrdAddr_abs : state_bufAddr_abs;
assign next_state_bufSectors_abs = (controllable_tag_conc==`fillPrd) ? controllable_fillPrdNSect_abs : state_bufSectors_abs;

assign next_state_setFeatState_conc = (controllable_tag_conc==`class_event && state_setFeatState_conc==`setFeatIdle && state_regFeature0_abs==`FEAT_WC) ? `setFeatWC :
                 ((controllable_tag_conc==`class_event && state_setFeatState_conc==`setFeatIdle && state_regFeature0_abs==`FEAT_NWC) ? `setFeatNWC :
                 ((controllable_tag_conc==`class_event && state_setFeatState_conc==`setFeatIdle && state_regFeature0_abs==`FEAT_XFR_MODE && state_regSectors0_abs==`XM_ULTRA_DMA) ? `setFeatXFR0 :
                 ((controllable_tag_conc==`class_event && state_setFeatState_conc==`setFeatIdle && state_regFeature0_abs==`FEAT_XFR_MODE) ? `setFeatXFR1 :
                 ((controllable_tag_conc==`class_event && state_setFeatState_conc==`setFeatWC   && controllable_featWCClass_conc==1) ? `setFeatIdle :
                 ((controllable_tag_conc==`class_event && state_setFeatState_conc==`setFeatNWC  && controllable_featNWCClass_conc==1) ? `setFeatIdle :
                 ((controllable_tag_conc==`class_event && state_setFeatState_conc==`setFeatXFR0 && controllable_featXFRClass_conc==1) ? `setFeatIdle :
                 ((controllable_tag_conc==`class_event && state_setFeatState_conc==`setFeatXFR1 && controllable_featXFRClass_conc==1) ? `setFeatIdle : state_setFeatState_conc)))))));

assign next_state_stDMACmd_conc = (controllable_tag_conc==`write8 && controllable_bank_abs==`RDMA && controllable_addr_abs==`REG_BM_COMMAND) ?
               (
                 (state_regBMCommand_Start_abs==0 && controllable_write8_val_abs[0:0]==1) ? `bm_read_prd : state_stDMACmd_conc
               ) :
               (
                 (state_stDMACmd_conc==`bm_read_prd) ?
                 (((state_regBMCommand_RW_abs == 1 && state_regCommand_abs != `CMD_READ_DMA_EXT) || (state_regBMCommand_RW_abs == 0 && state_regCommand_abs != `CMD_WRITE_DMA_EXT) || (state_regSectors0_abs != state_bufSectors_abs[`WIDTH1:0]) || (state_regSectors1_abs != state_bufSectors_abs[5:3]) || state_regDev_LBA_abs != 1) ? state_stDMACmd_conc : ((controllable_dmaStartClass_conc==1) ? `bm_ready : state_stDMACmd_conc)) :
                 ((state_stDMACmd_conc==`bm_ready && controllable_busMasterClass_conc==1) ? `wait_bm_ready : state_stDMACmd_conc)
               );

//OS state updates
assign next_state_os_lba0_abs = (controllable_tag_conc==`os_req) ? i_reqLBA0_abs : state_os_lba0_abs;
assign next_state_os_lba1_abs = (controllable_tag_conc==`os_req) ? i_reqLBA1_abs : state_os_lba1_abs;
assign next_state_os_lba2_abs = (controllable_tag_conc==`os_req) ? i_reqLBA2_abs : state_os_lba2_abs;
assign next_state_os_lba3_abs = (controllable_tag_conc==`os_req) ? i_reqLBA3_abs : state_os_lba3_abs;
assign next_state_os_lba4_abs = (controllable_tag_conc==`os_req) ? i_reqLBA4_abs : state_os_lba4_abs;
assign next_state_os_lba5_abs = (controllable_tag_conc==`os_req) ? i_reqLBA5_abs : state_os_lba5_abs;
assign next_state_os_sect0_abs = (controllable_tag_conc==`os_req) ? i_reqSect0_abs : state_os_sect0_abs;
assign next_state_os_sect1_abs = (controllable_tag_conc==`os_req) ? i_reqSect1_abs : state_os_sect1_abs;
assign next_state_os_buf_abs = (controllable_tag_conc==`os_req) ? i_reqBuf_abs : state_os_buf_abs;

assign next_state_osState_conc = (state_osState_conc==`os_init && controllable_tag_conc==`reset) ? `os_reset :
      ((state_osState_conc==`os_reset && nwc && controllable_tag_conc==`class_event) ? `os_write_cache :
      ((state_osState_conc==`os_write_cache && transferMode3 && controllable_tag_conc==`class_event) ? `os_idle :
      ((state_osState_conc==`os_idle && controllable_tag_conc==`os_req && i_osReqType_conc==`read) ? `os_read_pending :
      ((state_osState_conc==`os_idle && controllable_tag_conc==`os_req && i_osReqType_conc==`write) ? `os_write_pending :
      ((state_osState_conc==`os_read_pending && bm_event && !transferCorrect_0 && controllable_tag_conc==`class_event) ? `os_error :
      ((state_osState_conc==`os_read_pending && bm_event && i_transSuccess_conc==1 && controllable_tag_conc==`class_event) ? `os_read_ack_succ :
      ((state_osState_conc==`os_read_pending && bm_event && i_transSuccess_conc==0 && controllable_tag_conc==`class_event) ? `os_read_ack_fail :
      ((state_osState_conc==`os_write_pending && bm_event && !transferCorrect_1 && controllable_tag_conc==`class_event) ? `os_error :
      ((state_osState_conc==`os_write_pending && bm_event && i_transSuccess_conc==1 && controllable_tag_conc==`class_event) ? `os_write_ack_succ :
      ((state_osState_conc==`os_write_pending && bm_event && i_transSuccess_conc==0 && controllable_tag_conc==`class_event) ? `os_write_ack_fail :
      ((state_osState_conc==`os_read_ack_succ && controllable_tag_conc==`ack_read_succ) ? `os_idle :
      ((state_osState_conc==`os_read_ack_fail && controllable_tag_conc==`ack_read_fail) ? `os_idle :
      ((state_osState_conc==`os_write_ack_succ && controllable_tag_conc==`ack_write_succ) ? `os_idle :
      ((state_osState_conc==`os_write_ack_fail && controllable_tag_conc==`ack_write_fail) ? `os_idle : state_osState_conc))))))))))))));


// buechi-to-safety construction:                            
assign buechi_satisfied = (state_osState_conc == `os_idle);                          
                            
assign o_err = (fair_cnt >= 9) || controllable_tag_conc >= 10;

initial
 begin
  state_stDMACmd_conc = `wait_bm_ready;
  state_setFeatState_conc = `setFeatIdle;
  state_regFeature0_abs = 0;
  state_regSectors0_abs = 0;
  state_regSectors1_abs = 0;
  state_regLBALow0_abs = 0;
  state_regLBALow1_abs = 0;
  state_regLBAMid0_abs = 0;
  state_regLBAMid1_abs = 0;
  state_regLBAHigh0_abs = 0;
  state_regLBAHigh1_abs = 0;
  state_regDev_LBA_abs = 0;
  state_regCommand_abs = 0;
  state_regBMCommand_Start_abs = 0;
  state_regBMCommand_RW_abs = 0;
  state_bufAddr_abs = 0;
  state_bufSectors_abs = 0;
  state_osState_conc = `os_init;
  state_os_lba0_abs = 0;
  state_os_lba1_abs = 0;
  state_os_lba2_abs = 0;
  state_os_lba3_abs = 0;
  state_os_lba4_abs = 0;
  state_os_lba5_abs = 0;
  state_os_sect0_abs = 0;
  state_os_sect1_abs = 0;
  state_os_buf_abs = 0;
  fair_cnt = 0;
 end

always @(posedge i_clk)
 begin

  if(buechi_satisfied)
   begin
    fair_cnt = 0;
   end
  else
   begin
    fair_cnt = fair_cnt + 1;
   end
 
  //Device state updates:
  state_regFeature0_abs          = next_state_regFeature0_abs ;
  state_regSectors0_abs          = next_state_regSectors0_abs ;
  state_regSectors1_abs          = next_state_regSectors1_abs ;
  state_regLBALow0_abs           = next_state_regLBALow0_abs ;
  state_regLBALow1_abs           = next_state_regLBALow1_abs ;
  state_regLBAMid0_abs           = next_state_regLBAMid0_abs ;
  state_regLBAMid1_abs           = next_state_regLBAMid1_abs ;
  state_regLBAHigh0_abs          = next_state_regLBAHigh0_abs ;
  state_regLBAHigh1_abs          = next_state_regLBAHigh1_abs ;
  state_regDev_LBA_abs           = next_state_regDev_LBA_abs ;
  state_regCommand_abs           = next_state_regCommand_abs ;
  state_regBMCommand_Start_abs   = next_state_regBMCommand_Start_abs ;
  state_regBMCommand_RW_abs      = next_state_regBMCommand_RW_abs ;
  state_bufAddr_abs              = next_state_bufAddr_abs ;
  state_bufSectors_abs           = next_state_bufSectors_abs ;
  state_setFeatState_conc        = next_state_setFeatState_conc ;
  state_stDMACmd_conc            = next_state_stDMACmd_conc ;
  state_os_lba0_abs              = next_state_os_lba0_abs ;
  state_os_lba1_abs              = next_state_os_lba1_abs ;
  state_os_lba2_abs              = next_state_os_lba2_abs ;
  state_os_lba3_abs              = next_state_os_lba3_abs ;
  state_os_lba4_abs              = next_state_os_lba4_abs ;
  state_os_lba5_abs              = next_state_os_lba5_abs ;
  state_os_sect0_abs             = next_state_os_sect0_abs ;
  state_os_sect1_abs             = next_state_os_sect1_abs ;
  state_os_buf_abs               = next_state_os_buf_abs ;
  state_osState_conc             = next_state_osState_conc ;
 end
 
 
endmodule
-------------------------------
#!SYNTCOMP
STATUS : unknown
SOLVED_BY : 0/3 [2015-pre-classification]
SOLVED_IN : 0.0 [2015-pre-classification]
#.
