<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="Default">
  <columns>
   <connections preferredWidth="79" />
   <irq preferredWidth="34" />
  </columns>
 </systemtable>
 <clocktable>
  <columns>
   <clockname preferredWidth="242" />
   <clocksource preferredWidth="242" />
   <frequency preferredWidth="226" />
  </columns>
 </clocktable>
 <window width="1022" height="726" x="2" y="1" />
 <library
   expandedCategories="Project/Lophilo/Verification,Library,Project,Project/Lophilo" />
 <hdlexample language="VERILOG" />
</preferences>
