Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Fri Aug 31 17:04:13 2018
| Host         : duazel-portable running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -file operator_long_div7_timing_summary_routed.rpt -pb operator_long_div7_timing_summary_routed.pb -rpx operator_long_div7_timing_summary_routed.rpx -warn_on_violation
| Design       : operator_long_div7
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 66 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 67 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.123       -0.230                      3                  199        0.105        0.000                      0                  199        0.850        0.000                       0                   187  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 1.250}        2.500           400.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk             -0.123       -0.230                      3                  199        0.105        0.000                      0                  199        0.850        0.000                       0                   187  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            3  Failing Endpoints,  Worst Slack       -0.123ns,  Total Violation       -0.230ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.105ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.850ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.123ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            grp_lut_div7_chunk_fu_122/r0_U/lut_div7_chunk_r0_rom_U/q0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.589ns  (logic 0.481ns (18.580%)  route 2.108ns (81.420%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=186, unset)          0.672     0.672    ap_clk
    SLICE_X23Y62         FDRE                                         r  ap_CS_fsm_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y62         FDRE (Prop_fdre_C_Q)         0.269     0.941 r  ap_CS_fsm_reg[35]/Q
                         net (fo=11, routed)          0.684     1.625    grp_lut_div7_chunk_fu_122/q2_U/lut_div7_chunk_q2_rom_U/ap_CS_fsm_reg[43][16]
    SLICE_X20Y65         LUT6 (Prop_lut6_I3_O)        0.053     1.678 r  grp_lut_div7_chunk_fu_122/q2_U/lut_div7_chunk_q2_rom_U/g0_b0_i_43/O
                         net (fo=1, routed)           0.489     2.167    grp_lut_div7_chunk_fu_122/q2_U/lut_div7_chunk_q2_rom_U/g0_b0_i_43_n_0
    SLICE_X21Y64         LUT5 (Prop_lut5_I4_O)        0.053     2.220 r  grp_lut_div7_chunk_fu_122/q2_U/lut_div7_chunk_q2_rom_U/g0_b0_i_17/O
                         net (fo=1, routed)           0.442     2.662    grp_lut_div7_chunk_fu_122/q2_U/lut_div7_chunk_q2_rom_U/g0_b0_i_17_n_0
    SLICE_X20Y62         LUT6 (Prop_lut6_I1_O)        0.053     2.715 r  grp_lut_div7_chunk_fu_122/q2_U/lut_div7_chunk_q2_rom_U/g0_b0_i_3/O
                         net (fo=6, routed)           0.493     3.208    grp_lut_div7_chunk_fu_122/r0_U/lut_div7_chunk_r0_rom_U/sel[2]
    SLICE_X19Y63         LUT6 (Prop_lut6_I2_O)        0.053     3.261 r  grp_lut_div7_chunk_fu_122/r0_U/lut_div7_chunk_r0_rom_U/g0_b0/O
                         net (fo=1, routed)           0.000     3.261    grp_lut_div7_chunk_fu_122/r0_U/lut_div7_chunk_r0_rom_U/p_0_out
    SLICE_X19Y63         FDRE                                         r  grp_lut_div7_chunk_fu_122/r0_U/lut_div7_chunk_r0_rom_U/q0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=186, unset)          0.638     3.138    grp_lut_div7_chunk_fu_122/r0_U/lut_div7_chunk_r0_rom_U/ap_clk
    SLICE_X19Y63         FDRE                                         r  grp_lut_div7_chunk_fu_122/r0_U/lut_div7_chunk_r0_rom_U/q0_reg[0]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X19Y63         FDRE (Setup_fdre_C_D)        0.035     3.138    grp_lut_div7_chunk_fu_122/r0_U/lut_div7_chunk_r0_rom_U/q0_reg[0]
  -------------------------------------------------------------------
                         required time                          3.138    
                         arrival time                          -3.261    
  -------------------------------------------------------------------
                         slack                                 -0.123    

Slack (VIOLATED) :        -0.058ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            grp_lut_div7_chunk_fu_122/q0_U/lut_div7_chunk_q0_rom_U/q0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.524ns  (logic 0.481ns (19.060%)  route 2.043ns (80.940%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=186, unset)          0.672     0.672    ap_clk
    SLICE_X23Y62         FDRE                                         r  ap_CS_fsm_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y62         FDRE (Prop_fdre_C_Q)         0.269     0.941 r  ap_CS_fsm_reg[35]/Q
                         net (fo=11, routed)          0.684     1.625    grp_lut_div7_chunk_fu_122/q2_U/lut_div7_chunk_q2_rom_U/ap_CS_fsm_reg[43][16]
    SLICE_X20Y65         LUT6 (Prop_lut6_I3_O)        0.053     1.678 r  grp_lut_div7_chunk_fu_122/q2_U/lut_div7_chunk_q2_rom_U/g0_b0_i_43/O
                         net (fo=1, routed)           0.489     2.167    grp_lut_div7_chunk_fu_122/q2_U/lut_div7_chunk_q2_rom_U/g0_b0_i_43_n_0
    SLICE_X21Y64         LUT5 (Prop_lut5_I4_O)        0.053     2.220 r  grp_lut_div7_chunk_fu_122/q2_U/lut_div7_chunk_q2_rom_U/g0_b0_i_17/O
                         net (fo=1, routed)           0.442     2.662    grp_lut_div7_chunk_fu_122/q2_U/lut_div7_chunk_q2_rom_U/g0_b0_i_17_n_0
    SLICE_X20Y62         LUT6 (Prop_lut6_I1_O)        0.053     2.715 r  grp_lut_div7_chunk_fu_122/q2_U/lut_div7_chunk_q2_rom_U/g0_b0_i_3/O
                         net (fo=6, routed)           0.428     3.143    grp_lut_div7_chunk_fu_122/q0_U/lut_div7_chunk_q0_rom_U/ap_CS_fsm_reg[21][1]
    SLICE_X19Y63         LUT6 (Prop_lut6_I2_O)        0.053     3.196 r  grp_lut_div7_chunk_fu_122/q0_U/lut_div7_chunk_q0_rom_U/g0_b0__2/O
                         net (fo=1, routed)           0.000     3.196    grp_lut_div7_chunk_fu_122/q0_U/lut_div7_chunk_q0_rom_U/g0_b0__2_n_0
    SLICE_X19Y63         FDRE                                         r  grp_lut_div7_chunk_fu_122/q0_U/lut_div7_chunk_q0_rom_U/q0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=186, unset)          0.638     3.138    grp_lut_div7_chunk_fu_122/q0_U/lut_div7_chunk_q0_rom_U/ap_clk
    SLICE_X19Y63         FDRE                                         r  grp_lut_div7_chunk_fu_122/q0_U/lut_div7_chunk_q0_rom_U/q0_reg[0]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X19Y63         FDRE (Setup_fdre_C_D)        0.035     3.138    grp_lut_div7_chunk_fu_122/q0_U/lut_div7_chunk_q0_rom_U/q0_reg[0]
  -------------------------------------------------------------------
                         required time                          3.138    
                         arrival time                          -3.196    
  -------------------------------------------------------------------
                         slack                                 -0.058    

Slack (VIOLATED) :        -0.050ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            grp_lut_div7_chunk_fu_122/r2_U/lut_div7_chunk_r2_rom_U/q0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.516ns  (logic 0.467ns (18.563%)  route 2.049ns (81.437%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=186, unset)          0.672     0.672    ap_clk
    SLICE_X18Y67         FDRE                                         r  ap_CS_fsm_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y67         FDRE (Prop_fdre_C_Q)         0.308     0.980 r  ap_CS_fsm_reg[13]/Q
                         net (fo=11, routed)          0.622     1.602    grp_lut_div7_chunk_fu_122/q2_U/lut_div7_chunk_q2_rom_U/ap_CS_fsm_reg[43][5]
    SLICE_X17Y65         LUT5 (Prop_lut5_I1_O)        0.053     1.655 r  grp_lut_div7_chunk_fu_122/q2_U/lut_div7_chunk_q2_rom_U/g0_b0_i_25/O
                         net (fo=3, routed)           0.683     2.338    grp_lut_div7_chunk_fu_122/q2_U/lut_div7_chunk_q2_rom_U/g0_b0_i_25_n_0
    SLICE_X19Y62         LUT6 (Prop_lut6_I5_O)        0.053     2.391 r  grp_lut_div7_chunk_fu_122/q2_U/lut_div7_chunk_q2_rom_U/g0_b0_i_6/O
                         net (fo=6, routed)           0.744     3.135    grp_lut_div7_chunk_fu_122/r2_U/lut_div7_chunk_r2_rom_U/r_in_V[2]
    SLICE_X21Y62         LUT6 (Prop_lut6_I5_O)        0.053     3.188 r  grp_lut_div7_chunk_fu_122/r2_U/lut_div7_chunk_r2_rom_U/g0_b0__1/O
                         net (fo=1, routed)           0.000     3.188    grp_lut_div7_chunk_fu_122/r2_U/lut_div7_chunk_r2_rom_U/g0_b0__1_n_0
    SLICE_X21Y62         FDRE                                         r  grp_lut_div7_chunk_fu_122/r2_U/lut_div7_chunk_r2_rom_U/q0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=186, unset)          0.638     3.138    grp_lut_div7_chunk_fu_122/r2_U/lut_div7_chunk_r2_rom_U/ap_clk
    SLICE_X21Y62         FDRE                                         r  grp_lut_div7_chunk_fu_122/r2_U/lut_div7_chunk_r2_rom_U/q0_reg[0]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X21Y62         FDRE (Setup_fdre_C_D)        0.035     3.138    grp_lut_div7_chunk_fu_122/r2_U/lut_div7_chunk_r2_rom_U/q0_reg[0]
  -------------------------------------------------------------------
                         required time                          3.138    
                         arrival time                          -3.188    
  -------------------------------------------------------------------
                         slack                                 -0.050    

Slack (MET) :             0.024ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            grp_lut_div7_chunk_fu_122/r1_U/lut_div7_chunk_r1_rom_U/q0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.478ns  (logic 0.467ns (18.847%)  route 2.011ns (81.153%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=186, unset)          0.672     0.672    ap_clk
    SLICE_X18Y67         FDRE                                         r  ap_CS_fsm_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y67         FDRE (Prop_fdre_C_Q)         0.308     0.980 r  ap_CS_fsm_reg[13]/Q
                         net (fo=11, routed)          0.622     1.602    grp_lut_div7_chunk_fu_122/q2_U/lut_div7_chunk_q2_rom_U/ap_CS_fsm_reg[43][5]
    SLICE_X17Y65         LUT5 (Prop_lut5_I1_O)        0.053     1.655 r  grp_lut_div7_chunk_fu_122/q2_U/lut_div7_chunk_q2_rom_U/g0_b0_i_25/O
                         net (fo=3, routed)           0.686     2.341    grp_lut_div7_chunk_fu_122/q2_U/lut_div7_chunk_q2_rom_U/g0_b0_i_25_n_0
    SLICE_X19Y62         LUT6 (Prop_lut6_I5_O)        0.053     2.394 r  grp_lut_div7_chunk_fu_122/q2_U/lut_div7_chunk_q2_rom_U/g0_b0_i_4/O
                         net (fo=6, routed)           0.703     3.097    grp_lut_div7_chunk_fu_122/r1_U/lut_div7_chunk_r1_rom_U/r_in_V[0]
    SLICE_X20Y63         LUT6 (Prop_lut6_I3_O)        0.053     3.150 r  grp_lut_div7_chunk_fu_122/r1_U/lut_div7_chunk_r1_rom_U/g0_b0__0/O
                         net (fo=1, routed)           0.000     3.150    grp_lut_div7_chunk_fu_122/r1_U/lut_div7_chunk_r1_rom_U/g0_b0__0_n_0
    SLICE_X20Y63         FDRE                                         r  grp_lut_div7_chunk_fu_122/r1_U/lut_div7_chunk_r1_rom_U/q0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=186, unset)          0.638     3.138    grp_lut_div7_chunk_fu_122/r1_U/lut_div7_chunk_r1_rom_U/ap_clk
    SLICE_X20Y63         FDRE                                         r  grp_lut_div7_chunk_fu_122/r1_U/lut_div7_chunk_r1_rom_U/q0_reg[0]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X20Y63         FDRE (Setup_fdre_C_D)        0.071     3.174    grp_lut_div7_chunk_fu_122/r1_U/lut_div7_chunk_r1_rom_U/q0_reg[0]
  -------------------------------------------------------------------
                         required time                          3.174    
                         arrival time                          -3.150    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.027ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            grp_lut_div7_chunk_fu_122/q1_U/lut_div7_chunk_q1_rom_U/q0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.439ns  (logic 0.520ns (21.322%)  route 1.919ns (78.678%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=186, unset)          0.672     0.672    ap_clk
    SLICE_X22Y63         FDRE                                         r  ap_CS_fsm_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y63         FDRE (Prop_fdre_C_Q)         0.308     0.980 f  ap_CS_fsm_reg[29]/Q
                         net (fo=11, routed)          0.451     1.431    grp_lut_div7_chunk_fu_122/q0_U/lut_div7_chunk_q0_rom_U/ap_CS_fsm_reg[43][14]
    SLICE_X23Y61         LUT3 (Prop_lut3_I2_O)        0.053     1.484 f  grp_lut_div7_chunk_fu_122/q0_U/lut_div7_chunk_q0_rom_U/g0_b0_i_26/O
                         net (fo=4, routed)           0.581     2.065    grp_lut_div7_chunk_fu_122/q1_U/lut_div7_chunk_q1_rom_U/ap_CS_fsm_reg[27]
    SLICE_X22Y63         LUT5 (Prop_lut5_I2_O)        0.053     2.118 r  grp_lut_div7_chunk_fu_122/q1_U/lut_div7_chunk_q1_rom_U/g0_b0_i_13/O
                         net (fo=1, routed)           0.417     2.535    grp_lut_div7_chunk_fu_122/q1_U/lut_div7_chunk_q1_rom_U/g0_b0_i_13_n_0
    SLICE_X21Y63         LUT6 (Prop_lut6_I1_O)        0.053     2.588 r  grp_lut_div7_chunk_fu_122/q1_U/lut_div7_chunk_q1_rom_U/g0_b0_i_2/O
                         net (fo=5, routed)           0.469     3.058    grp_lut_div7_chunk_fu_122/q1_U/lut_div7_chunk_q1_rom_U/q0_reg[0]_0[0]
    SLICE_X21Y62         LUT5 (Prop_lut5_I0_O)        0.053     3.111 r  grp_lut_div7_chunk_fu_122/q1_U/lut_div7_chunk_q1_rom_U/g0_b0__3/O
                         net (fo=1, routed)           0.000     3.111    grp_lut_div7_chunk_fu_122/q1_U/lut_div7_chunk_q1_rom_U/g0_b0__3_n_0
    SLICE_X21Y62         FDRE                                         r  grp_lut_div7_chunk_fu_122/q1_U/lut_div7_chunk_q1_rom_U/q0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=186, unset)          0.638     3.138    grp_lut_div7_chunk_fu_122/q1_U/lut_div7_chunk_q1_rom_U/ap_clk
    SLICE_X21Y62         FDRE                                         r  grp_lut_div7_chunk_fu_122/q1_U/lut_div7_chunk_q1_rom_U/q0_reg[0]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X21Y62         FDRE (Setup_fdre_C_D)        0.035     3.138    grp_lut_div7_chunk_fu_122/q1_U/lut_div7_chunk_q1_rom_U/q0_reg[0]
  -------------------------------------------------------------------
                         required time                          3.138    
                         arrival time                          -3.111    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.115ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            grp_lut_div7_chunk_fu_122/q2_U/lut_div7_chunk_q2_rom_U/q0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.388ns  (logic 0.467ns (19.558%)  route 1.921ns (80.442%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=186, unset)          0.672     0.672    ap_clk
    SLICE_X18Y67         FDRE                                         r  ap_CS_fsm_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y67         FDRE (Prop_fdre_C_Q)         0.308     0.980 r  ap_CS_fsm_reg[13]/Q
                         net (fo=11, routed)          0.622     1.602    grp_lut_div7_chunk_fu_122/q2_U/lut_div7_chunk_q2_rom_U/ap_CS_fsm_reg[43][5]
    SLICE_X17Y65         LUT5 (Prop_lut5_I1_O)        0.053     1.655 r  grp_lut_div7_chunk_fu_122/q2_U/lut_div7_chunk_q2_rom_U/g0_b0_i_25/O
                         net (fo=3, routed)           0.686     2.341    grp_lut_div7_chunk_fu_122/q2_U/lut_div7_chunk_q2_rom_U/g0_b0_i_25_n_0
    SLICE_X19Y62         LUT6 (Prop_lut6_I5_O)        0.053     2.394 r  grp_lut_div7_chunk_fu_122/q2_U/lut_div7_chunk_q2_rom_U/g0_b0_i_4/O
                         net (fo=6, routed)           0.613     3.007    grp_lut_div7_chunk_fu_122/q2_U/lut_div7_chunk_q2_rom_U/r_in_V[0]
    SLICE_X20Y63         LUT4 (Prop_lut4_I1_O)        0.053     3.060 r  grp_lut_div7_chunk_fu_122/q2_U/lut_div7_chunk_q2_rom_U/g0_b0__4/O
                         net (fo=1, routed)           0.000     3.060    grp_lut_div7_chunk_fu_122/q2_U/lut_div7_chunk_q2_rom_U/g0_b0__4_n_0
    SLICE_X20Y63         FDRE                                         r  grp_lut_div7_chunk_fu_122/q2_U/lut_div7_chunk_q2_rom_U/q0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=186, unset)          0.638     3.138    grp_lut_div7_chunk_fu_122/q2_U/lut_div7_chunk_q2_rom_U/ap_clk
    SLICE_X20Y63         FDRE                                         r  grp_lut_div7_chunk_fu_122/q2_U/lut_div7_chunk_q2_rom_U/q0_reg[0]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X20Y63         FDRE (Setup_fdre_C_D)        0.072     3.175    grp_lut_div7_chunk_fu_122/q2_U/lut_div7_chunk_q2_rom_U/q0_reg[0]
  -------------------------------------------------------------------
                         required time                          3.175    
                         arrival time                          -3.060    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.339ns  (required time - arrival time)
  Source:                 grp_lut_div7_chunk_fu_122/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            reg_149_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.163ns  (logic 0.428ns (19.787%)  route 1.735ns (80.213%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=186, unset)          0.672     0.672    grp_lut_div7_chunk_fu_122/ap_clk
    SLICE_X17Y61         FDSE                                         r  grp_lut_div7_chunk_fu_122/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y61         FDSE (Prop_fdse_C_Q)         0.269     0.941 r  grp_lut_div7_chunk_fu_122/ap_CS_fsm_reg[0]/Q
                         net (fo=55, routed)          0.521     1.462    grp_lut_div7_chunk_fu_122/ap_CS_fsm_reg_n_0_[0]
    SLICE_X16Y61         LUT3 (Prop_lut3_I2_O)        0.053     1.515 r  grp_lut_div7_chunk_fu_122/tmp_1_reg_512[0]_i_2/O
                         net (fo=64, routed)          0.498     2.013    grp_lut_div7_chunk_fu_122/grp_lut_div7_chunk_fu_122_ap_done
    SLICE_X18Y65         LUT6 (Prop_lut6_I3_O)        0.053     2.066 r  grp_lut_div7_chunk_fu_122/reg_149[2]_i_3/O
                         net (fo=3, routed)           0.716     2.782    grp_lut_div7_chunk_fu_122/r2_U/lut_div7_chunk_r2_rom_U/ap_CS_fsm_reg[7]
    SLICE_X14Y64         LUT6 (Prop_lut6_I1_O)        0.053     2.835 r  grp_lut_div7_chunk_fu_122/r2_U/lut_div7_chunk_r2_rom_U/reg_149[2]_i_1/O
                         net (fo=1, routed)           0.000     2.835    grp_lut_div7_chunk_fu_122_n_60
    SLICE_X14Y64         FDRE                                         r  reg_149_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=186, unset)          0.638     3.138    ap_clk
    SLICE_X14Y64         FDRE                                         r  reg_149_reg[2]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X14Y64         FDRE (Setup_fdre_C_D)        0.071     3.174    reg_149_reg[2]
  -------------------------------------------------------------------
                         required time                          3.174    
                         arrival time                          -2.835    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.342ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            reg_149_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.161ns  (logic 0.467ns (21.605%)  route 1.694ns (78.395%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=186, unset)          0.672     0.672    ap_clk
    SLICE_X22Y62         FDRE                                         r  ap_CS_fsm_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y62         FDRE (Prop_fdre_C_Q)         0.308     0.980 r  ap_CS_fsm_reg[31]/Q
                         net (fo=11, routed)          0.639     1.619    grp_lut_div7_chunk_fu_122/Q[31]
    SLICE_X17Y63         LUT4 (Prop_lut4_I3_O)        0.053     1.672 r  grp_lut_div7_chunk_fu_122/reg_149[2]_i_9/O
                         net (fo=1, routed)           0.561     2.233    grp_lut_div7_chunk_fu_122/ap_NS_fsm14_out
    SLICE_X17Y64         LUT6 (Prop_lut6_I2_O)        0.053     2.286 r  grp_lut_div7_chunk_fu_122/reg_149[2]_i_4/O
                         net (fo=3, routed)           0.495     2.780    grp_lut_div7_chunk_fu_122/r1_U/lut_div7_chunk_r1_rom_U/ap_CS_fsm_reg[0]
    SLICE_X18Y65         LUT6 (Prop_lut6_I2_O)        0.053     2.833 r  grp_lut_div7_chunk_fu_122/r1_U/lut_div7_chunk_r1_rom_U/reg_149[1]_i_1/O
                         net (fo=1, routed)           0.000     2.833    grp_lut_div7_chunk_fu_122_n_61
    SLICE_X18Y65         FDRE                                         r  reg_149_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=186, unset)          0.638     3.138    ap_clk
    SLICE_X18Y65         FDRE                                         r  reg_149_reg[1]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X18Y65         FDRE (Setup_fdre_C_D)        0.072     3.175    reg_149_reg[1]
  -------------------------------------------------------------------
                         required time                          3.175    
                         arrival time                          -2.833    
  -------------------------------------------------------------------
                         slack                                  0.342    

Slack (MET) :             0.354ns  (required time - arrival time)
  Source:                 grp_lut_div7_chunk_fu_122/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            reg_149_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.112ns  (logic 0.428ns (20.263%)  route 1.684ns (79.737%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=186, unset)          0.672     0.672    grp_lut_div7_chunk_fu_122/ap_clk
    SLICE_X17Y61         FDSE                                         r  grp_lut_div7_chunk_fu_122/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y61         FDSE (Prop_fdse_C_Q)         0.269     0.941 r  grp_lut_div7_chunk_fu_122/ap_CS_fsm_reg[0]/Q
                         net (fo=55, routed)          0.521     1.462    grp_lut_div7_chunk_fu_122/ap_CS_fsm_reg_n_0_[0]
    SLICE_X16Y61         LUT3 (Prop_lut3_I2_O)        0.053     1.515 r  grp_lut_div7_chunk_fu_122/tmp_1_reg_512[0]_i_2/O
                         net (fo=64, routed)          0.653     2.168    grp_lut_div7_chunk_fu_122/grp_lut_div7_chunk_fu_122_ap_done
    SLICE_X20Y65         LUT5 (Prop_lut5_I2_O)        0.053     2.221 r  grp_lut_div7_chunk_fu_122/reg_149[2]_i_6/O
                         net (fo=3, routed)           0.510     2.731    grp_lut_div7_chunk_fu_122/r0_U/lut_div7_chunk_r0_rom_U/ap_CS_fsm_reg[25]
    SLICE_X15Y64         LUT6 (Prop_lut6_I4_O)        0.053     2.784 r  grp_lut_div7_chunk_fu_122/r0_U/lut_div7_chunk_r0_rom_U/reg_149[0]_i_1/O
                         net (fo=1, routed)           0.000     2.784    grp_lut_div7_chunk_fu_122_n_62
    SLICE_X15Y64         FDRE                                         r  reg_149_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=186, unset)          0.638     3.138    ap_clk
    SLICE_X15Y64         FDRE                                         r  reg_149_reg[0]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X15Y64         FDRE (Setup_fdre_C_D)        0.035     3.138    reg_149_reg[0]
  -------------------------------------------------------------------
                         required time                          3.138    
                         arrival time                          -2.784    
  -------------------------------------------------------------------
                         slack                                  0.354    

Slack (MET) :             0.409ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            d_chunk_V_5_reg_427_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.688ns  (logic 0.373ns (22.091%)  route 1.315ns (77.909%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=186, unset)          0.672     0.672    ap_clk
    SLICE_X16Y64         FDSE                                         r  ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y64         FDSE (Prop_fdse_C_Q)         0.308     0.980 r  ap_CS_fsm_reg[0]/Q
                         net (fo=5, routed)           0.631     1.611    ap_CS_fsm_reg_n_0_[0]
    SLICE_X16Y64         LUT2 (Prop_lut2_I1_O)        0.065     1.676 r  d_chunk_V_reg_402[0]_i_1/O
                         net (fo=64, routed)          0.685     2.360    ap_NS_fsm120_out
    SLICE_X20Y67         FDRE                                         r  d_chunk_V_5_reg_427_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=186, unset)          0.638     3.138    ap_clk
    SLICE_X20Y67         FDRE                                         r  d_chunk_V_5_reg_427_reg[1]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X20Y67         FDRE (Setup_fdre_C_CE)      -0.334     2.769    d_chunk_V_5_reg_427_reg[1]
  -------------------------------------------------------------------
                         required time                          2.769    
                         arrival time                          -2.360    
  -------------------------------------------------------------------
                         slack                                  0.409    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 grp_lut_div7_chunk_fu_122/q0_U/lut_div7_chunk_q0_rom_U/q0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            q_chunk_V_17_reg_597_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.128ns (61.755%)  route 0.079ns (38.245%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=186, unset)          0.283     0.283    grp_lut_div7_chunk_fu_122/q0_U/lut_div7_chunk_q0_rom_U/ap_clk
    SLICE_X19Y63         FDRE                                         r  grp_lut_div7_chunk_fu_122/q0_U/lut_div7_chunk_q0_rom_U/q0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y63         FDRE (Prop_fdre_C_Q)         0.100     0.383 r  grp_lut_div7_chunk_fu_122/q0_U/lut_div7_chunk_q0_rom_U/q0_reg[0]/Q
                         net (fo=23, routed)          0.079     0.463    grp_lut_div7_chunk_fu_122/q0_U/lut_div7_chunk_q0_rom_U/ap_return_0_preg_reg[0]
    SLICE_X18Y63         LUT6 (Prop_lut6_I0_O)        0.028     0.491 r  grp_lut_div7_chunk_fu_122/q0_U/lut_div7_chunk_q0_rom_U/q_chunk_V_17_reg_597[0]_i_1/O
                         net (fo=1, routed)           0.000     0.491    grp_lut_div7_chunk_fu_122_n_11
    SLICE_X18Y63         FDRE                                         r  q_chunk_V_17_reg_597_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=186, unset)          0.298     0.298    ap_clk
    SLICE_X18Y63         FDRE                                         r  q_chunk_V_17_reg_597_reg[0]/C
                         clock pessimism              0.000     0.298    
    SLICE_X18Y63         FDRE (Hold_fdre_C_D)         0.087     0.385    q_chunk_V_17_reg_597_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                           0.491    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 ap_CS_fsm_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ap_CS_fsm_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.229ns  (logic 0.128ns (55.828%)  route 0.101ns (44.172%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=186, unset)          0.283     0.283    ap_clk
    SLICE_X23Y62         FDRE                                         r  ap_CS_fsm_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y62         FDRE (Prop_fdre_C_Q)         0.100     0.383 r  ap_CS_fsm_reg[27]/Q
                         net (fo=11, routed)          0.101     0.485    grp_lut_div7_chunk_fu_122/Q[27]
    SLICE_X22Y62         LUT4 (Prop_lut4_I0_O)        0.028     0.513 r  grp_lut_div7_chunk_fu_122/ap_CS_fsm[28]_i_1/O
                         net (fo=1, routed)           0.000     0.513    ap_NS_fsm[28]
    SLICE_X22Y62         FDRE                                         r  ap_CS_fsm_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=186, unset)          0.298     0.298    ap_clk
    SLICE_X22Y62         FDRE                                         r  ap_CS_fsm_reg[28]/C
                         clock pessimism              0.000     0.298    
    SLICE_X22Y62         FDRE (Hold_fdre_C_D)         0.087     0.385    ap_CS_fsm_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                           0.513    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 grp_lut_div7_chunk_fu_122/ap_return_0_preg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            q_chunk_V_18_reg_602_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.128ns (50.412%)  route 0.126ns (49.588%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=186, unset)          0.283     0.283    grp_lut_div7_chunk_fu_122/ap_clk
    SLICE_X19Y65         FDRE                                         r  grp_lut_div7_chunk_fu_122/ap_return_0_preg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y65         FDRE (Prop_fdre_C_Q)         0.100     0.383 r  grp_lut_div7_chunk_fu_122/ap_return_0_preg_reg[0]/Q
                         net (fo=22, routed)          0.126     0.509    grp_lut_div7_chunk_fu_122/q0_U/lut_div7_chunk_q0_rom_U/ap_return_0_preg[0]
    SLICE_X18Y65         LUT6 (Prop_lut6_I2_O)        0.028     0.537 r  grp_lut_div7_chunk_fu_122/q0_U/lut_div7_chunk_q0_rom_U/q_chunk_V_18_reg_602[0]_i_1/O
                         net (fo=1, routed)           0.000     0.537    grp_lut_div7_chunk_fu_122_n_8
    SLICE_X18Y65         FDRE                                         r  q_chunk_V_18_reg_602_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=186, unset)          0.298     0.298    ap_clk
    SLICE_X18Y65         FDRE                                         r  q_chunk_V_18_reg_602_reg[0]/C
                         clock pessimism              0.000     0.298    
    SLICE_X18Y65         FDRE (Hold_fdre_C_D)         0.087     0.385    q_chunk_V_18_reg_602_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                           0.537    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 q_chunk_V_7_reg_552_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            q_chunk_V_7_reg_552_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.146ns (57.270%)  route 0.109ns (42.730%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=186, unset)          0.283     0.283    ap_clk
    SLICE_X16Y66         FDRE                                         r  q_chunk_V_7_reg_552_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y66         FDRE (Prop_fdre_C_Q)         0.118     0.401 r  q_chunk_V_7_reg_552_reg[1]/Q
                         net (fo=1, routed)           0.109     0.510    grp_lut_div7_chunk_fu_122/q1_U/lut_div7_chunk_q1_rom_U/ap_return[12]
    SLICE_X16Y66         LUT6 (Prop_lut6_I5_O)        0.028     0.538 r  grp_lut_div7_chunk_fu_122/q1_U/lut_div7_chunk_q1_rom_U/q_chunk_V_7_reg_552[1]_i_1/O
                         net (fo=1, routed)           0.000     0.538    grp_lut_div7_chunk_fu_122_n_37
    SLICE_X16Y66         FDRE                                         r  q_chunk_V_7_reg_552_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=186, unset)          0.298     0.298    ap_clk
    SLICE_X16Y66         FDRE                                         r  q_chunk_V_7_reg_552_reg[1]/C
                         clock pessimism              0.000     0.298    
    SLICE_X16Y66         FDRE (Hold_fdre_C_D)         0.087     0.385    q_chunk_V_7_reg_552_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                           0.538    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 q_chunk_V_20_reg_612_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            q_chunk_V_20_reg_612_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.128ns (54.952%)  route 0.105ns (45.048%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=186, unset)          0.283     0.283    ap_clk
    SLICE_X15Y63         FDRE                                         r  q_chunk_V_20_reg_612_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y63         FDRE (Prop_fdre_C_Q)         0.100     0.383 r  q_chunk_V_20_reg_612_reg[1]/Q
                         net (fo=1, routed)           0.105     0.488    grp_lut_div7_chunk_fu_122/q1_U/lut_div7_chunk_q1_rom_U/ap_return[0]
    SLICE_X15Y63         LUT6 (Prop_lut6_I5_O)        0.028     0.516 r  grp_lut_div7_chunk_fu_122/q1_U/lut_div7_chunk_q1_rom_U/q_chunk_V_20_reg_612[1]_i_1/O
                         net (fo=1, routed)           0.000     0.516    grp_lut_div7_chunk_fu_122_n_1
    SLICE_X15Y63         FDRE                                         r  q_chunk_V_20_reg_612_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=186, unset)          0.298     0.298    ap_clk
    SLICE_X15Y63         FDRE                                         r  q_chunk_V_20_reg_612_reg[1]/C
                         clock pessimism              0.000     0.298    
    SLICE_X15Y63         FDRE (Hold_fdre_C_D)         0.061     0.359    q_chunk_V_20_reg_612_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.359    
                         arrival time                           0.516    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ap_CS_fsm_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.146ns (59.686%)  route 0.099ns (40.314%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=186, unset)          0.283     0.283    ap_clk
    SLICE_X16Y65         FDRE                                         r  ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y65         FDRE (Prop_fdre_C_Q)         0.118     0.401 r  ap_CS_fsm_reg[1]/Q
                         net (fo=4, routed)           0.099     0.500    grp_lut_div7_chunk_fu_122/Q[1]
    SLICE_X17Y65         LUT4 (Prop_lut4_I0_O)        0.028     0.528 r  grp_lut_div7_chunk_fu_122/ap_CS_fsm[2]_i_1/O
                         net (fo=1, routed)           0.000     0.528    ap_NS_fsm[2]
    SLICE_X17Y65         FDRE                                         r  ap_CS_fsm_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=186, unset)          0.298     0.298    ap_clk
    SLICE_X17Y65         FDRE                                         r  ap_CS_fsm_reg[2]/C
                         clock pessimism              0.000     0.298    
    SLICE_X17Y65         FDRE (Hold_fdre_C_D)         0.060     0.358    ap_CS_fsm_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.358    
                         arrival time                           0.528    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 ap_CS_fsm_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            q_chunk_V_18_reg_602_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.128ns (46.872%)  route 0.145ns (53.128%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=186, unset)          0.283     0.283    ap_clk
    SLICE_X17Y62         FDRE                                         r  ap_CS_fsm_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y62         FDRE (Prop_fdre_C_Q)         0.100     0.383 r  ap_CS_fsm_reg[37]/Q
                         net (fo=14, routed)          0.145     0.528    grp_lut_div7_chunk_fu_122/q1_U/lut_div7_chunk_q1_rom_U/ap_CS_fsm_reg[43][17]
    SLICE_X16Y62         LUT6 (Prop_lut6_I4_O)        0.028     0.556 r  grp_lut_div7_chunk_fu_122/q1_U/lut_div7_chunk_q1_rom_U/q_chunk_V_18_reg_602[1]_i_1/O
                         net (fo=1, routed)           0.000     0.556    grp_lut_div7_chunk_fu_122_n_7
    SLICE_X16Y62         FDRE                                         r  q_chunk_V_18_reg_602_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=186, unset)          0.298     0.298    ap_clk
    SLICE_X16Y62         FDRE                                         r  q_chunk_V_18_reg_602_reg[1]/C
                         clock pessimism              0.000     0.298    
    SLICE_X16Y62         FDRE (Hold_fdre_C_D)         0.087     0.385    q_chunk_V_18_reg_602_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                           0.556    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 ap_CS_fsm_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ap_CS_fsm_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.128ns (46.509%)  route 0.147ns (53.491%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=186, unset)          0.283     0.283    ap_clk
    SLICE_X23Y62         FDRE                                         r  ap_CS_fsm_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y62         FDRE (Prop_fdre_C_Q)         0.100     0.383 r  ap_CS_fsm_reg[32]/Q
                         net (fo=2, routed)           0.147     0.530    grp_lut_div7_chunk_fu_122/Q[32]
    SLICE_X22Y62         LUT5 (Prop_lut5_I0_O)        0.028     0.558 r  grp_lut_div7_chunk_fu_122/ap_CS_fsm[33]_i_1/O
                         net (fo=1, routed)           0.000     0.558    ap_NS_fsm[33]
    SLICE_X22Y62         FDRE                                         r  ap_CS_fsm_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=186, unset)          0.298     0.298    ap_clk
    SLICE_X22Y62         FDRE                                         r  ap_CS_fsm_reg[33]/C
                         clock pessimism              0.000     0.298    
    SLICE_X22Y62         FDRE (Hold_fdre_C_D)         0.087     0.385    ap_CS_fsm_reg[33]
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                           0.558    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 q_chunk_V_17_reg_597_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            q_chunk_V_17_reg_597_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.146ns (51.603%)  route 0.137ns (48.397%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=186, unset)          0.283     0.283    ap_clk
    SLICE_X18Y62         FDRE                                         r  q_chunk_V_17_reg_597_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y62         FDRE (Prop_fdre_C_Q)         0.118     0.401 r  q_chunk_V_17_reg_597_reg[2]/Q
                         net (fo=1, routed)           0.137     0.538    grp_lut_div7_chunk_fu_122/q2_U/lut_div7_chunk_q2_rom_U/ap_return[3]
    SLICE_X18Y62         LUT6 (Prop_lut6_I5_O)        0.028     0.566 r  grp_lut_div7_chunk_fu_122/q2_U/lut_div7_chunk_q2_rom_U/q_chunk_V_17_reg_597[2]_i_1/O
                         net (fo=1, routed)           0.000     0.566    grp_lut_div7_chunk_fu_122_n_9
    SLICE_X18Y62         FDRE                                         r  q_chunk_V_17_reg_597_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=186, unset)          0.298     0.298    ap_clk
    SLICE_X18Y62         FDRE                                         r  q_chunk_V_17_reg_597_reg[2]/C
                         clock pessimism              0.000     0.298    
    SLICE_X18Y62         FDRE (Hold_fdre_C_D)         0.087     0.385    q_chunk_V_17_reg_597_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                           0.566    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 q_chunk_V_18_reg_602_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            q_chunk_V_18_reg_602_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.146ns (51.603%)  route 0.137ns (48.397%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=186, unset)          0.283     0.283    ap_clk
    SLICE_X16Y62         FDRE                                         r  q_chunk_V_18_reg_602_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y62         FDRE (Prop_fdre_C_Q)         0.118     0.401 r  q_chunk_V_18_reg_602_reg[2]/Q
                         net (fo=1, routed)           0.137     0.538    grp_lut_div7_chunk_fu_122/q2_U/lut_div7_chunk_q2_rom_U/ap_return[2]
    SLICE_X16Y62         LUT6 (Prop_lut6_I5_O)        0.028     0.566 r  grp_lut_div7_chunk_fu_122/q2_U/lut_div7_chunk_q2_rom_U/q_chunk_V_18_reg_602[2]_i_1/O
                         net (fo=1, routed)           0.000     0.566    grp_lut_div7_chunk_fu_122_n_6
    SLICE_X16Y62         FDRE                                         r  q_chunk_V_18_reg_602_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=186, unset)          0.298     0.298    ap_clk
    SLICE_X16Y62         FDRE                                         r  q_chunk_V_18_reg_602_reg[2]/C
                         clock pessimism              0.000     0.298    
    SLICE_X16Y62         FDRE (Hold_fdre_C_D)         0.087     0.385    q_chunk_V_18_reg_602_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                           0.566    
  -------------------------------------------------------------------
                         slack                                  0.181    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { ap_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            0.750         2.500       1.750      SLICE_X21Y63  d_chunk_V_14_reg_472_reg[0]/C
Min Period        n/a     FDRE/C   n/a            0.750         2.500       1.750      SLICE_X21Y64  d_chunk_V_14_reg_472_reg[1]/C
Min Period        n/a     FDRE/C   n/a            0.750         2.500       1.750      SLICE_X23Y64  d_chunk_V_15_reg_477_reg[1]/C
Min Period        n/a     FDRE/C   n/a            0.750         2.500       1.750      SLICE_X23Y64  d_chunk_V_17_reg_487_reg[1]/C
Min Period        n/a     FDRE/C   n/a            0.750         2.500       1.750      SLICE_X18Y61  d_chunk_V_20_reg_502_reg[0]/C
Min Period        n/a     FDRE/C   n/a            0.750         2.500       1.750      SLICE_X18Y61  d_chunk_V_21_reg_507_reg[1]/C
Min Period        n/a     FDRE/C   n/a            0.750         2.500       1.750      SLICE_X21Y67  d_chunk_V_3_reg_417_reg[1]/C
Min Period        n/a     FDRE/C   n/a            0.750         2.500       1.750      SLICE_X20Y67  d_chunk_V_5_reg_427_reg[1]/C
Min Period        n/a     FDRE/C   n/a            0.750         2.500       1.750      SLICE_X18Y66  d_chunk_V_5_reg_427_reg[2]/C
Min Period        n/a     FDRE/C   n/a            0.750         2.500       1.750      SLICE_X18Y66  d_chunk_V_7_reg_437_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         1.250       0.850      SLICE_X21Y63  d_chunk_V_14_reg_472_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         1.250       0.850      SLICE_X21Y64  d_chunk_V_14_reg_472_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         1.250       0.850      SLICE_X23Y64  d_chunk_V_15_reg_477_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         1.250       0.850      SLICE_X23Y64  d_chunk_V_17_reg_487_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         1.250       0.850      SLICE_X18Y61  d_chunk_V_20_reg_502_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         1.250       0.850      SLICE_X18Y61  d_chunk_V_21_reg_507_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         1.250       0.850      SLICE_X21Y67  d_chunk_V_3_reg_417_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         1.250       0.850      SLICE_X20Y67  d_chunk_V_5_reg_427_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         1.250       0.850      SLICE_X18Y66  d_chunk_V_5_reg_427_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         1.250       0.850      SLICE_X18Y66  d_chunk_V_7_reg_437_reg[2]/C
High Pulse Width  Slow    FDSE/C   n/a            0.350         1.250       0.900      SLICE_X16Y64  ap_CS_fsm_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         1.250       0.900      SLICE_X17Y67  ap_CS_fsm_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         1.250       0.900      SLICE_X17Y67  ap_CS_fsm_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         1.250       0.900      SLICE_X17Y67  ap_CS_fsm_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         1.250       0.900      SLICE_X18Y67  ap_CS_fsm_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         1.250       0.900      SLICE_X18Y67  ap_CS_fsm_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         1.250       0.900      SLICE_X18Y67  ap_CS_fsm_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         1.250       0.900      SLICE_X20Y66  ap_CS_fsm_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         1.250       0.900      SLICE_X19Y64  ap_CS_fsm_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         1.250       0.900      SLICE_X20Y66  ap_CS_fsm_reg[18]/C



