

        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-5e9d31b8132651796656877ecb58fde27177ba7a_modified_315.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   75 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int           4,4,4,4,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp           4,4,4,4,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp      64,64,64,64,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                   21 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int            2,2,2,2,2 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp      64,64,64,64,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   75 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1024:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:64,L:T:m:L:L,A:256:32,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_cache_write_ratio                   25 # L1D write ratio
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      32 # L1 Hit Latency
-gpgpu_smem_latency                    30 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      16 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      30 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   65536 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option                 32,64 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                   96 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                65536 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                    8 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   75 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      lrr # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           12 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    2 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                   16 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=4:RRD=12:RCD=24:RAS=55:RP=24:RC=78:CL=24:WL=8:CDLR=10:WR=24:nbkgrp=4:CCDL=6:RTPL=4 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  194 # ROP queue latency (default 85)
-dram_latency                          96 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-icnt_flit_size                        40 # icnt_flit_size
-mem_profiler                           0 # memory access runtime profiling (0 = not enabled)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    1 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name    hw_perf_bench_name # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           1 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     0 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                  1000 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    5 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1365:1365:1365:3500.5 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                  128 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
-mem_runtime_stat                     100 # memory access runtime profiling sampling20be9959047424737a0422e874fccc2e  /home/pars/Documents/sim_11/cc_afforest
Extracting PTX file and ptxas options    1: cc_afforest.1.sm_75.ptx -arch=sm_75
 freq
-L1D_metrics                            0 # memory access runtime profiling for L1 data cache
-IPC_per_prof_interval                    0 # IPC per profiling interval
-instruction_monitor                    0 # Instruction monitor
-noncoal_metrics                        0 # memory access runtime profiling for shared memory
-L2_metrics                             0 # memory access runtime profiling for L2 cache
-DRAM_metrics                           0 # memory access runtime profiling for DRAM
-Shmem_metrics                          0 # memory access runtime profiling for noncoalesced accesses
-store_enable                           0 # Enable stores for memory profiling
-accumulate_stats                       0 # Accumulate stats for the memory profiling
-dump_enable                            0 # Process dump enable flag - (def = 0)
-flush_l1d                              0 # Enable flushings for L1D caches - (default = 0)
-flush_l2                               0 # Enable flushings for L2 caches - (default = 0)
-flush_dram                             0 # Enable flushings for DRAM - (default = 0)
-flush_noncoalesceds                    0 # Enable flushings for non coalesced accesses - (default = 0)
-flush_shmems                           0 # Enable flushings for shared memory accesses - (default = 0)
-error_percentage          21474836480001 # Error percentage for the flushes - (default = 1)
-dump_sampling_cycle       21474836485000 # Dump sampling frequency - (default = 5000)
-flush_acc_type                         2 # Flush access types
-monitor_sampling_cycle                 5000 # Monitoring sampling cycle - (default = 5000)
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     4 # column to column delay
RRD                                    12 # minimal delay between activation of rows in different banks
RCD                                    24 # row to column delay
RAS                                    55 # time needed to activate row
RP                                     24 # time needed to precharge (deactivate) row
RC                                     78 # row cycle time
CDLR                                   10 # switching from write to read (changes tWTR)
WR                                     24 # last data-in to row precharge
CL                                     24 # CAS latency
WL                                      8 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    6 # column to column delay between accesses to different bank groups
RTPL                                    4 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 24
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1365000000.000000:1365000000.000000:1365000000.000000:3500500000.000000
GPGPU-Sim uArch: clock periods: 0.00000000073260073260:0.00000000073260073260:0.00000000073260073260:0.00000000028567347522
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/pars/Documents/sim_11/cc_afforest
self exe links to: /home/pars/Documents/sim_11/cc_afforest
11.0
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/pars/Documents/sim_11/cc_afforest
Running md5sum using "md5sum /home/pars/Documents/sim_11/cc_afforest "
self exe links to: /home/pars/Documents/sim_11/cc_afforest
Extracting specific PTX file named cc_afforest.1.sm_75.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z17afforest_directediiPKmPKiS0_S2_Pii : hostFun 0x0x5605694315b6, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing cc_afforest.1.sm_75.ptx
GPGPU-Sim PTX: instruction assembly for function '_Z8compressiPi'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z8afforestiPKmPKiPii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z19afforest_undirectediiPKmPKiPii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z17afforest_directediiPKmPKiS0_S2_Pii'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file cc_afforest.1.sm_75.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from cc_afforest.1.sm_75.ptx
GPGPU-Sim PTX: Kernel '_Z17afforest_directediiPKmPKiS0_S2_Pii' : regs=16, lmem=0, smem=0, cmem=404
GPGPU-Sim PTX: Kernel '_Z19afforest_undirectediiPKmPKiPii' : regs=16, lmem=0, smem=0, cmem=388
GPGPU-Sim PTX: Kernel '_Z8afforestiPKmPKiPii' : regs=12, lmem=0, smem=0, cmem=388
GPGPU-Sim PTX: Kernel '_Z8compressiPi' : regs=12, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: __cudaRegisterFunction _Z19afforest_undirectediiPKmPKiPii : hostFun 0x0x560569431382, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z8afforestiPKmPKiPii : hostFun 0x0x56056943119c, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z8compressiPi : hostFun 0x0x560569430ff7, fat_cubin_handle = 1
Connected Component by Xuhao Chen
Reading (.mtx) input file ../CudaBenchmarks/gardenia/datasets/higgs-twitter.mtx
Removing redundent edges... 4694812 redundent edges are removed
|V| 456626 |E| 25016826
This graph is symmetrized
Launching CUDA CC solver (1784 CTAs, 256 threads/CTA) ...
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffceb25237c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffceb252370..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffceb252368..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffceb252360..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffceb252378..

GPGPU-Sim PTX: cudaLaunch for 0x0x56056943119c (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z8afforestiPKmPKiPii'...
GPGPU-Sim PTX: Finding dominators for '_Z8afforestiPKmPKiPii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z8afforestiPKmPKiPii'...
GPGPU-Sim PTX: Finding postdominators for '_Z8afforestiPKmPKiPii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z8afforestiPKmPKiPii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z8afforestiPKmPKiPii'...
GPGPU-Sim PTX: reconvergence points for _Z8afforestiPKmPKiPii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x120 (cc_afforest.1.sm_75.ptx:82) @%p1 bra $L__BB1_9;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x288 (cc_afforest.1.sm_75.ptx:138) ret;

GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x170 (cc_afforest.1.sm_75.ptx:93) @%p2 bra $L__BB1_9;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x288 (cc_afforest.1.sm_75.ptx:138) ret;

GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1d0 (cc_afforest.1.sm_75.ptx:106) @%p3 bra $L__BB1_9;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x288 (cc_afforest.1.sm_75.ptx:138) ret;

GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x210 (cc_afforest.1.sm_75.ptx:116) @%p4 bra $L__BB1_9;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x288 (cc_afforest.1.sm_75.ptx:138) ret;

GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x220 (cc_afforest.1.sm_75.ptx:119) @%p5 bra $L__BB1_8;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x288 (cc_afforest.1.sm_75.ptx:138) ret;

GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x238 (cc_afforest.1.sm_75.ptx:123) @%p6 bra $L__BB1_9;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x288 (cc_afforest.1.sm_75.ptx:138) ret;

GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x280 (cc_afforest.1.sm_75.ptx:135) @%p7 bra $L__BB1_4;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x288 (cc_afforest.1.sm_75.ptx:138) ret;

GPGPU-Sim PTX: ... end of reconvergence points for _Z8afforestiPKmPKiPii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z8afforestiPKmPKiPii'.
GPGPU-Sim PTX: pushing kernel '_Z8afforestiPKmPKiPii' to stream 0, gridDim= (1784,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z8afforestiPKmPKiPii'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z8afforestiPKmPKiPii'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z8afforestiPKmPKiPii'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z8afforestiPKmPKiPii'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z8afforestiPKmPKiPii'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z8afforestiPKmPKiPii'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z8afforestiPKmPKiPii'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z8afforestiPKmPKiPii'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z8afforestiPKmPKiPii'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z8afforestiPKmPKiPii'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z8afforestiPKmPKiPii'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z8afforestiPKmPKiPii'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z8afforestiPKmPKiPii'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z8afforestiPKmPKiPii'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z8afforestiPKmPKiPii'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z8afforestiPKmPKiPii'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z8afforestiPKmPKiPii'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z8afforestiPKmPKiPii'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z8afforestiPKmPKiPii'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z8afforestiPKmPKiPii'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z8afforestiPKmPKiPii'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z8afforestiPKmPKiPii'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z8afforestiPKmPKiPii'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z8afforestiPKmPKiPii'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z8afforestiPKmPKiPii'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z8afforestiPKmPKiPii'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z8afforestiPKmPKiPii'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z8afforestiPKmPKiPii'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z8afforestiPKmPKiPii'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z8afforestiPKmPKiPii'
Destroy streams for kernel 1: size 0
kernel_name = _Z8afforestiPKmPKiPii 
kernel_launch_uid = 1 
gpu_sim_cycle = 105264
gpu_sim_insn = 19649190
gpu_ipc =     186.6658
gpu_tot_sim_cycle = 105264
gpu_tot_sim_insn = 19649190
gpu_tot_ipc =     186.6658
gpu_tot_issued_cta = 1784
gpu_occupancy = 86.5537% 
gpu_tot_occupancy = 86.5537% 
max_total_param_size = 0
gpu_stall_dramfull = 724068
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       6.8181
partiton_level_parallism_total  =       6.8181
partiton_level_parallism_util =       7.3397
partiton_level_parallism_util_total  =       7.3397
L2_BW  =     297.8136 GB/Sec
L2_BW_total  =     297.8136 GB/Sec
gpu_total_sim_rate=20132

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 36363, Miss = 22317, Miss_rate = 0.614, Pending_hits = 4918, Reservation_fails = 105204
	L1D_cache_core[1]: Access = 35264, Miss = 21798, Miss_rate = 0.618, Pending_hits = 4861, Reservation_fails = 102148
	L1D_cache_core[2]: Access = 35656, Miss = 21961, Miss_rate = 0.616, Pending_hits = 4698, Reservation_fails = 112235
	L1D_cache_core[3]: Access = 35429, Miss = 21785, Miss_rate = 0.615, Pending_hits = 4654, Reservation_fails = 111296
	L1D_cache_core[4]: Access = 35911, Miss = 22212, Miss_rate = 0.619, Pending_hits = 4877, Reservation_fails = 110560
	L1D_cache_core[5]: Access = 35224, Miss = 21894, Miss_rate = 0.622, Pending_hits = 4766, Reservation_fails = 112067
	L1D_cache_core[6]: Access = 35509, Miss = 21947, Miss_rate = 0.618, Pending_hits = 4882, Reservation_fails = 106260
	L1D_cache_core[7]: Access = 36001, Miss = 22211, Miss_rate = 0.617, Pending_hits = 4750, Reservation_fails = 120014
	L1D_cache_core[8]: Access = 36364, Miss = 22299, Miss_rate = 0.613, Pending_hits = 4804, Reservation_fails = 108639
	L1D_cache_core[9]: Access = 35900, Miss = 22248, Miss_rate = 0.620, Pending_hits = 4747, Reservation_fails = 112871
	L1D_cache_core[10]: Access = 36632, Miss = 22587, Miss_rate = 0.617, Pending_hits = 4992, Reservation_fails = 104232
	L1D_cache_core[11]: Access = 34200, Miss = 21212, Miss_rate = 0.620, Pending_hits = 4709, Reservation_fails = 119539
	L1D_cache_core[12]: Access = 34708, Miss = 21505, Miss_rate = 0.620, Pending_hits = 4882, Reservation_fails = 112936
	L1D_cache_core[13]: Access = 36103, Miss = 22265, Miss_rate = 0.617, Pending_hits = 4819, Reservation_fails = 115984
	L1D_cache_core[14]: Access = 34624, Miss = 21452, Miss_rate = 0.620, Pending_hits = 4803, Reservation_fails = 117924
	L1D_cache_core[15]: Access = 35789, Miss = 22057, Miss_rate = 0.616, Pending_hits = 4824, Reservation_fails = 112570
	L1D_cache_core[16]: Access = 35900, Miss = 22107, Miss_rate = 0.616, Pending_hits = 4692, Reservation_fails = 111338
	L1D_cache_core[17]: Access = 34772, Miss = 21434, Miss_rate = 0.616, Pending_hits = 4655, Reservation_fails = 115826
	L1D_cache_core[18]: Access = 34060, Miss = 20985, Miss_rate = 0.616, Pending_hits = 4623, Reservation_fails = 123080
	L1D_cache_core[19]: Access = 35530, Miss = 21954, Miss_rate = 0.618, Pending_hits = 4626, Reservation_fails = 118707
	L1D_cache_core[20]: Access = 35299, Miss = 21785, Miss_rate = 0.617, Pending_hits = 4890, Reservation_fails = 118330
	L1D_cache_core[21]: Access = 35204, Miss = 21885, Miss_rate = 0.622, Pending_hits = 4915, Reservation_fails = 106432
	L1D_cache_core[22]: Access = 36049, Miss = 22095, Miss_rate = 0.613, Pending_hits = 4808, Reservation_fails = 110892
	L1D_cache_core[23]: Access = 36543, Miss = 22342, Miss_rate = 0.611, Pending_hits = 4732, Reservation_fails = 101069
	L1D_cache_core[24]: Access = 35905, Miss = 22110, Miss_rate = 0.616, Pending_hits = 4801, Reservation_fails = 118715
	L1D_cache_core[25]: Access = 34091, Miss = 21334, Miss_rate = 0.626, Pending_hits = 5026, Reservation_fails = 118878
	L1D_cache_core[26]: Access = 36073, Miss = 22196, Miss_rate = 0.615, Pending_hits = 4807, Reservation_fails = 112365
	L1D_cache_core[27]: Access = 36041, Miss = 22260, Miss_rate = 0.618, Pending_hits = 4811, Reservation_fails = 116573
	L1D_cache_core[28]: Access = 36431, Miss = 22400, Miss_rate = 0.615, Pending_hits = 4925, Reservation_fails = 115368
	L1D_cache_core[29]: Access = 36642, Miss = 22541, Miss_rate = 0.615, Pending_hits = 4810, Reservation_fails = 101299
	L1D_total_cache_accesses = 1068217
	L1D_total_cache_misses = 659178
	L1D_total_cache_miss_rate = 0.6171
	L1D_total_cache_pending_hits = 144107
	L1D_total_cache_reservation_fails = 3373351
	L1D_cache_data_port_util = 0.089
	L1D_cache_fill_port_util = 0.220
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 264932
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 144107
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 385711
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3373351
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 273467
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 144107
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1068217

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 176487
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 3196864
ctas_completed 1784, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
729, 720, 729, 751, 729, 741, 742, 742, 768, 790, 790, 799, 768, 768, 768, 812, 742, 720, 742, 742, 764, 742, 742, 741, 720, 742, 742, 720, 720, 742, 720, 720, 
gpgpu_n_tot_thrd_icount = 22400192
gpgpu_n_tot_w_icount = 700006
gpgpu_n_stall_shd_mem = 1379547
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 717698
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 3200092
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2283520
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1261871
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 117676
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2139873	W0_Idle:71966	W0_Scoreboard:9058919	W1:14480	W2:518	W3:22	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:35	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:77	W32:684874
single_issue_nums: WS0:175009	WS1:175144	WS2:175001	WS3:174852	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5273424 {8:659178,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 2340800 {40:58520,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 26367120 {40:659178,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 2340800 {40:58520,}
maxmflatency = 4826 
max_icnt2mem_latency = 2828 
maxmrqlatency = 2177 
max_icnt2sh_latency = 116 
averagemflatency = 975 
avg_icnt2mem_latency = 207 
avg_mrq_latency = 123 
avg_icnt2sh_latency = 2 
mrq_lat_table:94729 	9153 	14369 	29514 	60463 	88381 	107531 	97670 	63587 	22073 	1673 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	58623 	101913 	268762 	250466 	37719 	215 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	24255 	11315 	4746 	1970 	251833 	115586 	102214 	127443 	67356 	10570 	410 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	656389 	51506 	6921 	1926 	817 	139 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	3 	60 	31 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        59        64        64        64        48        48        64        64        60        63        59        64        64        64 
dram[1]:        64        64        60        64        64        64        48        48        64        64        60        64        53        64        64        64 
dram[2]:        64        64        64        64        64        64        52        52        64        60        61        62        52        60        64        64 
dram[3]:        64        64        54        64        64        64        52        52        48        64        60        64        64        64        64        64 
dram[4]:        64        64        63        58        64        64        52        52        47        60        60        58        52        60        64        64 
dram[5]:        64        64        64        63        64        64        52        52        61        64        63        59        59        52        64        64 
dram[6]:        64        64        64        64        64        64        52        52        64        64        58        61        52        60        64        64 
dram[7]:        64        64        64        64        64        64        52        52        52        64        64        61        52        64        64        64 
dram[8]:        64        64        62        64        64        64        52        52        64        64        59        60        64        60        64        64 
dram[9]:        64        64        59        64        63        64        52        52        64        64        64        64        59        64        64        64 
dram[10]:        64        64        64        64        64        64        52        52        64        64        64        64        64        52        64        64 
dram[11]:        64        64        64        63        64        64        52        52        60        60        60        63        52        56        64        64 
maximum service time to same row:
dram[0]:      5805      5804      6028      6036      6208      6219      6314      6324      6702      6696      6660      6655      5746      5745      5752      5751 
dram[1]:      5838      5848      5990      5989      6192      6192      6289      6289      6607      6642      6642      6606      5734      5703      5740      5709 
dram[2]:      5807      5806      5994      5965      6115      6081      6204      6190      6585      6590      6557      6588      5611      5580      5617      5586 
dram[3]:      5808      5808      5957      5918      6063      6197      6086      6298      6537      6578      6525      6557      5641      5642      5647      5649 
dram[4]:      5807      5807      6028      6036      6215      6222      6335      6340      6697      6698      6646      6663      5746      5745      5753      5753 
dram[5]:      5839      5850      5990      5990      6196      6183      6277      6277      6603      6630      6612      6628      5734      5703      5741      5710 
dram[6]:      5806      5806      6000      5969      6104      6067      6165      6105      6587      6586      6578      6571      5611      5580      5618      5587 
dram[7]:      5807      5806      5969      5915      6061      6180      6072      6241      6557      6571      6536      6600      5641      5642      5648      5648 
dram[8]:      5804      5804      6030      6039      6201      6211      6253      6262      6682      6666      6647      6652      5746      5745      5752      5751 
dram[9]:      5836      5848      5993      5992      6186      6160      6229      6231      6567      6588      6550      6582      5734      5703      5740      5709 
dram[10]:      5806      5806      5990      5966      6089      6080      6215      6158      6609      6601      6571      6576      5611      5580      5617      5586 
dram[11]:      5807      5806      5962      5915      6063      6197      6089      6314      6582      6607      6525      6575      5641      5641      5647      5648 
average row accesses per activate:
dram[0]:  3.243644  3.250260  3.316594  3.233546  3.137539  3.303371  3.070231  3.225322  3.094512  3.128931  3.235979  3.242004  3.576923  3.452643  3.273504  3.348013 
dram[1]:  3.491676  3.405348  3.295806  3.157025  3.235165  3.344318  3.143923  3.278867  3.154008  3.260450  3.213235  3.208205  3.356838  3.570628  3.195876  3.150451 
dram[2]:  3.218107  3.345377  3.205913  3.386192  3.082304  3.288764  3.337403  3.145661  3.173684  3.176594  3.234683  3.207900  3.371089  3.447567  3.406926  3.201245 
dram[3]:  3.327273  3.470133  3.350220  3.410897  3.224973  3.266085  3.036310  3.149733  3.139094  3.235931  3.261053  3.377380  3.424309  3.527174  3.195297  3.392199 
dram[4]:  3.342189  3.336126  3.433333  3.250000  3.276053  3.398190  3.118488  3.194681  3.067460  3.238919  3.260556  3.310566  3.298729  3.564424  3.281574  3.390374 
dram[5]:  3.240876  3.253807  3.184435  3.341758  3.257642  3.313616  3.236364  3.192060  3.158002  3.315847  3.308710  3.250261  3.380694  3.445513  3.259023  3.263104 
dram[6]:  3.272158  3.427332  3.279443  3.349781  3.303728  3.282468  3.302455  3.290948  3.140244  3.205696  3.106361  3.207668  3.281971  3.460455  3.303456  3.328026 
dram[7]:  3.332289  3.349947  3.230769  3.429058  3.234341  3.251917  3.176094  3.244373  3.320554  3.288793  3.138430  3.136461  3.354189  3.514607  3.439443  3.379787 
dram[8]:  3.360847  3.364807  3.348387  3.306277  3.268737  3.240561  3.174234  3.355408  3.172487  3.077568  3.125911  3.296296  3.269231  3.659698  3.204124  3.305032 
dram[9]:  3.162272  3.456616  3.270500  3.201264  3.171579  3.312222  3.227468  3.292026  3.065016  3.266667  3.040837  3.239869  3.267894  3.427351  3.183183  3.304531 
dram[10]:  3.449612  3.316509  3.284501  3.323497  3.343400  3.423788  3.261105  3.280624  3.272727  3.164038  3.331119  3.279781  3.506696  3.392553  3.154774  3.100406 
dram[11]:  3.376596  3.430155  3.242296  3.502844  3.297593  3.235551  3.219460  3.310887  3.270211  3.177730  3.246632  3.369730  3.431818  3.543237  3.369330  3.358672 
average row locality = 589157/179449 = 3.283144
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      2998      3068      2975      2983      2972      2879      2877      2956      2993      2933      2996      2978      3191      3072      3001      3053 
dram[1]:      3084      3120      2923      2992      2883      2885      2900      2959      2939      2991      2995      3065      3079      3121      3036      3079 
dram[2]:      3064      3084      2973      3075      2935      2868      2955      2990      2961      2989      3054      3024      3061      3126      3086      3022 
dram[3]:      3047      3074      2981      2941      2935      2935      3041      2893      2928      2937      3035      2955      3035      3184      3062      3068 
dram[4]:      3081      3125      2924      2982      2894      2944      3001      2951      3039      2941      3104      3039      3050      3062      3106      3106 
dram[5]:      3044      3141      2925      2978      2924      2910      2977      2922      3043      2979      2938      3053      3054      3161      3006      3111 
dram[6]:      3074      3096      2999      2993      2951      2973      2907      3002      3037      2984      2916      2948      3068      3130      2998      3072 
dram[7]:      3126      3097      2920      2962      2939      2911      2923      2975      3065      2997      2977      2879      3099      3064      3146      3114 
dram[8]:      3112      3073      3052      2993      2993      2942      2952      2986      2945      2885      2942      3053      3081      3087      3044      3089 
dram[9]:      3056      3123      3009      2977      2953      2921      2955      3003      2916      2888      2990      2897      3132      3144      3116      3072 
dram[10]:      3054      3091      3033      2978      2933      2904      2957      2893      3008      2957      2945      2937      3078      3127      3075      2994 
dram[11]:      3112      3032      2988      3016      2954      2908      2926      2895      2901      2915      3069      3054      3107      3134      3057      3074 
total dram reads = 577638
bank skew: 3191/2868 = 1.11
chip skew: 48349/47925 = 1.01
number of total write accesses:
dram[0]:       256       248       252       252       248       244       208       200       208       208       248       252       256       252       252       256 
dram[1]:       248       256       252       256       244       232       196       204       204       204       256       252       252       256       256       248 
dram[2]:       256       256       252       256       244       236       208       220       216       204       244       248       256       252       248       256 
dram[3]:       256       252       244       256       244       240       212       208       204       212       252       244       256       244       252       252 
dram[4]:       256       244       252       240       244       240       208       208       212       220       248       252       256       256       256       256 
dram[5]:       256       256       248       252       240       236       196       212       220       220       252       256       252       256       256       256 
dram[6]:       256       256       256       248       248       240       208       208       212       220       252       256       252       256       244       252 
dram[7]:       252       248       248       236       224       232       212       208       212       220       244       252       256       256       252       252 
dram[8]:       256       252       248       248       240       248       216       216       212       204       248       248       256       256       256       256 
dram[9]:       248       256       248       244       240       240       212       208       216       208       252       244       256       256       256       256 
dram[10]:       244       252       244       252       224       244       212       212       208       208       252       256       256       248       256       252 
dram[11]:       248       248       252       252       240       236       208       220       208       212       256       252       256       248       252       252 
total dram writes = 46076
bank skew: 256/196 = 1.31
chip skew: 3864/3804 = 1.02
average mf latency per bank:
dram[0]:        875       890       884       853       883       873       874       860      1154      1029       906       905       920       903       929       948
dram[1]:        878       911       870       916       863       909       847       902      1101      1117       912       974       844       927       900       960
dram[2]:       1266      1207      1229      1229      1236      1190      1232      1198      1485      1574      1380      1308      1294      1234      1285      1263
dram[3]:       1008       975      1012       951      1004       958       999       936      1291      1153      1162      1127      1034      1007      1040      1006
dram[4]:       1417      1354      1367      1399      1371      1341      1371      1337      1893      2030      1647      1544      1390      1427      1461      1414
dram[5]:        963      1108       981      1121       971      1116       939      1079      1206      1481      1016      1125       965      1115       984      1130
dram[6]:        863       868       858       882       827       852       787       845      1000      1143       874       872       857       883       890       908
dram[7]:       1224      1070      1248      1060      1224      1066      1176      1041      1600      1412      1327      1138      1228      1084      1272      1122
dram[8]:       1135      1142      1123      1139      1098      1136      1090      1120      1500      1517      1252      1190      1115      1189      1131      1190
dram[9]:       1593      1302      1586      1313      1576      1299      1577      1302      2093      1897      1726      1452      1646      1333      1635      1359
dram[10]:        978       935       972       891       967       903       944       872      1256      1056      1032       914       960       880      1012       937
dram[11]:        925       907       873       881       884       858       873       834      1191      1086       913       892       895       873       984       902
maximum mf latency per bank:
dram[0]:       4233      3835      4279      4005      3611      3662      3740      3907      3644      3520      3999      3976      4501      4000      4113      4079
dram[1]:       3768      4147      3881      4548      3786      4198      3401      4408      3569      3905      3990      3882      3772      3789      3914      4198
dram[2]:       4826      4696      4758      4147      4477      4110      4016      4128      3996      4472      4067      4022      4247      3880      4430      4651
dram[3]:       4090      3677      3978      3832      4196      3809      3827      3856      4217      3704      4260      3957      4248      4219      4240      4227
dram[4]:       4235      4626      4352      4825      4013      4137      4067      4337      3936      4137      4508      4427      4319      3967      4505      4304
dram[5]:       4617      4015      3980      3899      3838      3653      3792      3918      3911      4098      4100      3835      3938      3942      3823      4167
dram[6]:       4391      3986      4166      4124      3751      4351      3761      4045      4235      4001      3772      4253      4096      4324      3761      3984
dram[7]:       3844      4111      3813      3852      3710      3880      3429      3753      3613      3793      3528      3752      3428      4134      3800      3862
dram[8]:       4610      4198      4052      4522      3798      4172      4148      4231      3452      4112      3870      4064      4095      4438      4120      4594
dram[9]:       3835      4161      3685      4425      3994      3867      3738      3743      4045      3587      3847      3966      4792      4117      3681      4587
dram[10]:       4246      3995      3953      3813      3817      4063      3816      3938      4028      3694      3577      4157      3685      4029      3923      4233
dram[11]:       3668      4375      3809      3743      3727      3840      3645      3866      3660      3850      3619      4344      4095      3650      4061      3684

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=269944 n_nop=193478 n_act=15014 n_pre=14998 n_ref_event=0 n_req=48885 n_rd=47925 n_rd_L2_A=0 n_write=0 n_wr_bk=3840 bw_util=0.767
n_activity=251830 dram_eff=0.8222
bk0: 2998a 91434i bk1: 3068a 91858i bk2: 2975a 95550i bk3: 2983a 90130i bk4: 2972a 91234i bk5: 2879a 97534i bk6: 2877a 89973i bk7: 2956a 93028i bk8: 2993a 85642i bk9: 2933a 94419i bk10: 2996a 94866i bk11: 2978a 87313i bk12: 3191a 79563i bk13: 3072a 87341i bk14: 3001a 92900i bk15: 3053a 89404i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.692871
Row_Buffer_Locality_read = 0.696359
Row_Buffer_Locality_write = 0.518750
Bank_Level_Parallism = 11.635006
Bank_Level_Parallism_Col = 6.891502
Bank_Level_Parallism_Ready = 3.303579
write_to_read_ratio_blp_rw_average = 0.237473
GrpLevelPara = 3.467252 

BW Util details:
bwutil = 0.767048 
total_CMD = 269944 
util_bw = 207060 
Wasted_Col = 42987 
Wasted_Row = 728 
Idle = 19169 

BW Util Bottlenecks: 
RCDc_limit = 75470 
RCDWRc_limit = 647 
WTRc_limit = 26952 
RTWc_limit = 56683 
CCDLc_limit = 25017 
rwq = 0 
CCDLc_limit_alone = 17290 
WTRc_limit_alone = 24750 
RTWc_limit_alone = 51158 

Commands details: 
total_CMD = 269944 
n_nop = 193478 
Read = 47925 
Write = 0 
L2_Alloc = 0 
L2_WB = 3840 
n_act = 15014 
n_pre = 14998 
n_ref = 0 
n_req = 48885 
total_req = 51765 

Dual Bus Interface Util: 
issued_total_row = 30012 
issued_total_col = 51765 
Row_Bus_Util =  0.111179 
CoL_Bus_Util = 0.191762 
Either_Row_CoL_Bus_Util = 0.283266 
Issued_on_Two_Bus_Simul_Util = 0.019674 
issued_two_Eff = 0.069456 
queue_avg = 56.573689 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=56.5737
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=269944 n_nop=193143 n_act=14959 n_pre=14943 n_ref_event=0 n_req=49005 n_rd=48051 n_rd_L2_A=0 n_write=0 n_wr_bk=3816 bw_util=0.7686
n_activity=252220 dram_eff=0.8226
bk0: 3084a 96939i bk1: 3120a 91130i bk2: 2923a 95240i bk3: 2992a 91707i bk4: 2883a 97765i bk5: 2885a 99109i bk6: 2900a 99387i bk7: 2959a 96872i bk8: 2939a 90263i bk9: 2991a 89757i bk10: 2995a 85750i bk11: 3065a 88465i bk12: 3079a 92778i bk13: 3121a 86505i bk14: 3036a 92043i bk15: 3079a 88524i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.694745
Row_Buffer_Locality_read = 0.697967
Row_Buffer_Locality_write = 0.532495
Bank_Level_Parallism = 11.493844
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 3.174172
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.768559 
total_CMD = 269944 
util_bw = 207468 
Wasted_Col = 43276 
Wasted_Row = 453 
Idle = 18747 

BW Util Bottlenecks: 
RCDc_limit = 75292 
RCDWRc_limit = 716 
WTRc_limit = 25122 
RTWc_limit = 56738 
CCDLc_limit = 25248 
rwq = 0 
CCDLc_limit_alone = 17678 
WTRc_limit_alone = 23170 
RTWc_limit_alone = 51120 

Commands details: 
total_CMD = 269944 
n_nop = 193143 
Read = 48051 
Write = 0 
L2_Alloc = 0 
L2_WB = 3816 
n_act = 14959 
n_pre = 14943 
n_ref = 0 
n_req = 49005 
total_req = 51867 

Dual Bus Interface Util: 
issued_total_row = 29902 
issued_total_col = 51867 
Row_Bus_Util =  0.110771 
CoL_Bus_Util = 0.192140 
Either_Row_CoL_Bus_Util = 0.284507 
Issued_on_Two_Bus_Simul_Util = 0.018404 
issued_two_Eff = 0.064687 
queue_avg = 56.905014 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=56.905
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=269944 n_nop=192800 n_act=15090 n_pre=15074 n_ref_event=0 n_req=49230 n_rd=48267 n_rd_L2_A=0 n_write=0 n_wr_bk=3852 bw_util=0.7723
n_activity=252717 dram_eff=0.8249
bk0: 3064a 90865i bk1: 3084a 92891i bk2: 2973a 90975i bk3: 3075a 89309i bk4: 2935a 93717i bk5: 2868a 99476i bk6: 2955a 98186i bk7: 2990a 88911i bk8: 2961a 93445i bk9: 2989a 91362i bk10: 3054a 83815i bk11: 3024a 87638i bk12: 3061a 84813i bk13: 3126a 83961i bk14: 3086a 89414i bk15: 3022a 82846i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.693480
Row_Buffer_Locality_read = 0.696729
Row_Buffer_Locality_write = 0.530633
Bank_Level_Parallism = 11.617884
Bank_Level_Parallism_Col = 6.861056
Bank_Level_Parallism_Ready = 3.294997
write_to_read_ratio_blp_rw_average = 0.229042
GrpLevelPara = 3.453659 

BW Util details:
bwutil = 0.772294 
total_CMD = 269944 
util_bw = 208476 
Wasted_Col = 43007 
Wasted_Row = 496 
Idle = 17965 

BW Util Bottlenecks: 
RCDc_limit = 76146 
RCDWRc_limit = 654 
WTRc_limit = 26951 
RTWc_limit = 57196 
CCDLc_limit = 25220 
rwq = 0 
CCDLc_limit_alone = 17164 
WTRc_limit_alone = 24690 
RTWc_limit_alone = 51401 

Commands details: 
total_CMD = 269944 
n_nop = 192800 
Read = 48267 
Write = 0 
L2_Alloc = 0 
L2_WB = 3852 
n_act = 15090 
n_pre = 15074 
n_ref = 0 
n_req = 49230 
total_req = 52119 

Dual Bus Interface Util: 
issued_total_row = 30164 
issued_total_col = 52119 
Row_Bus_Util =  0.111742 
CoL_Bus_Util = 0.193073 
Either_Row_CoL_Bus_Util = 0.285778 
Issued_on_Two_Bus_Simul_Util = 0.019037 
issued_two_Eff = 0.066616 
queue_avg = 58.377483 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=58.3775
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=269944 n_nop=193348 n_act=14870 n_pre=14854 n_ref_event=0 n_req=49008 n_rd=48051 n_rd_L2_A=0 n_write=0 n_wr_bk=3828 bw_util=0.7687
n_activity=251552 dram_eff=0.8249
bk0: 3047a 97928i bk1: 3074a 91312i bk2: 2981a 93788i bk3: 2941a 94960i bk4: 2935a 99377i bk5: 2935a 92067i bk6: 3041a 95952i bk7: 2893a 96879i bk8: 2928a 94658i bk9: 2937a 90438i bk10: 3035a 86651i bk11: 2955a 87816i bk12: 3035a 88751i bk13: 3184a 85545i bk14: 3062a 88088i bk15: 3068a 96255i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.696580
Row_Buffer_Locality_read = 0.699486
Row_Buffer_Locality_write = 0.550679
Bank_Level_Parallism = 11.516935
Bank_Level_Parallism_Col = 6.883302
Bank_Level_Parallism_Ready = 3.225418
write_to_read_ratio_blp_rw_average = 0.245352
GrpLevelPara = 3.491059 

BW Util details:
bwutil = 0.768737 
total_CMD = 269944 
util_bw = 207516 
Wasted_Col = 42891 
Wasted_Row = 393 
Idle = 19144 

BW Util Bottlenecks: 
RCDc_limit = 75928 
RCDWRc_limit = 619 
WTRc_limit = 25054 
RTWc_limit = 63711 
CCDLc_limit = 24884 
rwq = 0 
CCDLc_limit_alone = 16867 
WTRc_limit_alone = 23029 
RTWc_limit_alone = 57719 

Commands details: 
total_CMD = 269944 
n_nop = 193348 
Read = 48051 
Write = 0 
L2_Alloc = 0 
L2_WB = 3828 
n_act = 14870 
n_pre = 14854 
n_ref = 0 
n_req = 49008 
total_req = 51879 

Dual Bus Interface Util: 
issued_total_row = 29724 
issued_total_col = 51879 
Row_Bus_Util =  0.110112 
CoL_Bus_Util = 0.192184 
Either_Row_CoL_Bus_Util = 0.283748 
Issued_on_Two_Bus_Simul_Util = 0.018548 
issued_two_Eff = 0.065369 
queue_avg = 57.793056 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=57.7931
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=269944 n_nop=193124 n_act=14970 n_pre=14954 n_ref_event=0 n_req=49311 n_rd=48349 n_rd_L2_A=0 n_write=0 n_wr_bk=3848 bw_util=0.7734
n_activity=252479 dram_eff=0.827
bk0: 3081a 86650i bk1: 3125a 83380i bk2: 2924a 98890i bk3: 2982a 86767i bk4: 2894a 92177i bk5: 2944a 100033i bk6: 3001a 90316i bk7: 2951a 90321i bk8: 3039a 88722i bk9: 2941a 89348i bk10: 3104a 88207i bk11: 3039a 83966i bk12: 3050a 87543i bk13: 3062a 90016i bk14: 3106a 86141i bk15: 3106a 92738i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.696417
Row_Buffer_Locality_read = 0.699332
Row_Buffer_Locality_write = 0.549896
Bank_Level_Parallism = 11.647385
Bank_Level_Parallism_Col = 6.900691
Bank_Level_Parallism_Ready = 3.270676
write_to_read_ratio_blp_rw_average = 0.240151
GrpLevelPara = 3.471980 

BW Util details:
bwutil = 0.773449 
total_CMD = 269944 
util_bw = 208788 
Wasted_Col = 42846 
Wasted_Row = 213 
Idle = 18097 

BW Util Bottlenecks: 
RCDc_limit = 76672 
RCDWRc_limit = 508 
WTRc_limit = 24291 
RTWc_limit = 60269 
CCDLc_limit = 24945 
rwq = 0 
CCDLc_limit_alone = 17264 
WTRc_limit_alone = 22436 
RTWc_limit_alone = 54443 

Commands details: 
total_CMD = 269944 
n_nop = 193124 
Read = 48349 
Write = 0 
L2_Alloc = 0 
L2_WB = 3848 
n_act = 14970 
n_pre = 14954 
n_ref = 0 
n_req = 49311 
total_req = 52197 

Dual Bus Interface Util: 
issued_total_row = 29924 
issued_total_col = 52197 
Row_Bus_Util =  0.110853 
CoL_Bus_Util = 0.193362 
Either_Row_CoL_Bus_Util = 0.284578 
Issued_on_Two_Bus_Simul_Util = 0.019637 
issued_two_Eff = 0.069005 
queue_avg = 58.840767 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=58.8408
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=269944 n_nop=193382 n_act=15006 n_pre=14990 n_ref_event=0 n_req=49132 n_rd=48166 n_rd_L2_A=0 n_write=0 n_wr_bk=3864 bw_util=0.771
n_activity=251369 dram_eff=0.8279
bk0: 3044a 92337i bk1: 3141a 86318i bk2: 2925a 91864i bk3: 2978a 92060i bk4: 2924a 90459i bk5: 2910a 100752i bk6: 2977a 95198i bk7: 2922a 97299i bk8: 3043a 84228i bk9: 2979a 83270i bk10: 2938a 90947i bk11: 3053a 85384i bk12: 3054a 89381i bk13: 3161a 85664i bk14: 3006a 90327i bk15: 3111a 85524i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.694578
Row_Buffer_Locality_read = 0.697878
Row_Buffer_Locality_write = 0.530021
Bank_Level_Parallism = 11.682042
Bank_Level_Parallism_Col = 6.877487
Bank_Level_Parallism_Ready = 3.284098
write_to_read_ratio_blp_rw_average = 0.228808
GrpLevelPara = 3.460509 

BW Util details:
bwutil = 0.770975 
total_CMD = 269944 
util_bw = 208120 
Wasted_Col = 42077 
Wasted_Row = 372 
Idle = 19375 

BW Util Bottlenecks: 
RCDc_limit = 74625 
RCDWRc_limit = 641 
WTRc_limit = 26149 
RTWc_limit = 54123 
CCDLc_limit = 24268 
rwq = 0 
CCDLc_limit_alone = 16775 
WTRc_limit_alone = 23977 
RTWc_limit_alone = 48802 

Commands details: 
total_CMD = 269944 
n_nop = 193382 
Read = 48166 
Write = 0 
L2_Alloc = 0 
L2_WB = 3864 
n_act = 15006 
n_pre = 14990 
n_ref = 0 
n_req = 49132 
total_req = 52030 

Dual Bus Interface Util: 
issued_total_row = 29996 
issued_total_col = 52030 
Row_Bus_Util =  0.111119 
CoL_Bus_Util = 0.192744 
Either_Row_CoL_Bus_Util = 0.283622 
Issued_on_Two_Bus_Simul_Util = 0.020241 
issued_two_Eff = 0.071367 
queue_avg = 57.715900 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=57.7159
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=269944 n_nop=193406 n_act=14962 n_pre=14946 n_ref_event=0 n_req=49114 n_rd=48148 n_rd_L2_A=0 n_write=0 n_wr_bk=3864 bw_util=0.7707
n_activity=252002 dram_eff=0.8256
bk0: 3074a 87944i bk1: 3096a 93865i bk2: 2999a 95455i bk3: 2993a 95120i bk4: 2951a 94067i bk5: 2973a 96643i bk6: 2907a 101891i bk7: 3002a 87397i bk8: 3037a 88333i bk9: 2984a 87331i bk10: 2916a 95366i bk11: 2948a 92639i bk12: 3068a 88951i bk13: 3130a 88992i bk14: 2998a 92816i bk15: 3072a 90630i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.695362
Row_Buffer_Locality_read = 0.698534
Row_Buffer_Locality_write = 0.537267
Bank_Level_Parallism = 11.515111
Bank_Level_Parallism_Col = 6.745844
Bank_Level_Parallism_Ready = 3.200334
write_to_read_ratio_blp_rw_average = 0.232635
GrpLevelPara = 3.455540 

BW Util details:
bwutil = 0.770708 
total_CMD = 269944 
util_bw = 208048 
Wasted_Col = 42694 
Wasted_Row = 376 
Idle = 18826 

BW Util Bottlenecks: 
RCDc_limit = 74912 
RCDWRc_limit = 661 
WTRc_limit = 27644 
RTWc_limit = 55870 
CCDLc_limit = 26020 
rwq = 0 
CCDLc_limit_alone = 17833 
WTRc_limit_alone = 25245 
RTWc_limit_alone = 50082 

Commands details: 
total_CMD = 269944 
n_nop = 193406 
Read = 48148 
Write = 0 
L2_Alloc = 0 
L2_WB = 3864 
n_act = 14962 
n_pre = 14946 
n_ref = 0 
n_req = 49114 
total_req = 52012 

Dual Bus Interface Util: 
issued_total_row = 29908 
issued_total_col = 52012 
Row_Bus_Util =  0.110793 
CoL_Bus_Util = 0.192677 
Either_Row_CoL_Bus_Util = 0.283533 
Issued_on_Two_Bus_Simul_Util = 0.019937 
issued_two_Eff = 0.070318 
queue_avg = 56.471436 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=56.4714
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=269944 n_nop=193313 n_act=14892 n_pre=14876 n_ref_event=0 n_req=49145 n_rd=48194 n_rd_L2_A=0 n_write=0 n_wr_bk=3804 bw_util=0.7705
n_activity=251716 dram_eff=0.8263
bk0: 3126a 87570i bk1: 3097a 84257i bk2: 2920a 87405i bk3: 2962a 94054i bk4: 2939a 97518i bk5: 2911a 98446i bk6: 2923a 96743i bk7: 2975a 92660i bk8: 3065a 89243i bk9: 2997a 87915i bk10: 2977a 86586i bk11: 2879a 90883i bk12: 3099a 86759i bk13: 3064a 85888i bk14: 3146a 85381i bk15: 3114a 87544i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.696978
Row_Buffer_Locality_read = 0.700627
Row_Buffer_Locality_write = 0.512093
Bank_Level_Parallism = 11.677396
Bank_Level_Parallism_Col = 6.928330
Bank_Level_Parallism_Ready = 3.281430
write_to_read_ratio_blp_rw_average = 0.240813
GrpLevelPara = 3.483521 

BW Util details:
bwutil = 0.770501 
total_CMD = 269944 
util_bw = 207992 
Wasted_Col = 42443 
Wasted_Row = 454 
Idle = 19055 

BW Util Bottlenecks: 
RCDc_limit = 74998 
RCDWRc_limit = 695 
WTRc_limit = 24577 
RTWc_limit = 63645 
CCDLc_limit = 24510 
rwq = 0 
CCDLc_limit_alone = 16709 
WTRc_limit_alone = 22648 
RTWc_limit_alone = 57773 

Commands details: 
total_CMD = 269944 
n_nop = 193313 
Read = 48194 
Write = 0 
L2_Alloc = 0 
L2_WB = 3804 
n_act = 14892 
n_pre = 14876 
n_ref = 0 
n_req = 49145 
total_req = 51998 

Dual Bus Interface Util: 
issued_total_row = 29768 
issued_total_col = 51998 
Row_Bus_Util =  0.110275 
CoL_Bus_Util = 0.192625 
Either_Row_CoL_Bus_Util = 0.283877 
Issued_on_Two_Bus_Simul_Util = 0.019022 
issued_two_Eff = 0.067009 
queue_avg = 58.308544 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=58.3085
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=269944 n_nop=193051 n_act=14997 n_pre=14981 n_ref_event=0 n_req=49194 n_rd=48229 n_rd_L2_A=0 n_write=0 n_wr_bk=3860 bw_util=0.7718
n_activity=252114 dram_eff=0.8264
bk0: 3112a 92051i bk1: 3073a 94781i bk2: 3052a 94953i bk3: 2993a 94235i bk4: 2993a 94276i bk5: 2942a 96545i bk6: 2952a 98330i bk7: 2986a 90971i bk8: 2945a 95584i bk9: 2885a 98332i bk10: 2942a 92452i bk11: 3053a 90955i bk12: 3081a 92242i bk13: 3087a 89721i bk14: 3044a 89547i bk15: 3089a 81316i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.695146
Row_Buffer_Locality_read = 0.697920
Row_Buffer_Locality_write = 0.556477
Bank_Level_Parallism = 11.461114
Bank_Level_Parallism_Col = 6.793103
Bank_Level_Parallism_Ready = 3.203410
write_to_read_ratio_blp_rw_average = 0.235956
GrpLevelPara = 3.451050 

BW Util details:
bwutil = 0.771849 
total_CMD = 269944 
util_bw = 208356 
Wasted_Col = 42615 
Wasted_Row = 503 
Idle = 18470 

BW Util Bottlenecks: 
RCDc_limit = 75035 
RCDWRc_limit = 516 
WTRc_limit = 25143 
RTWc_limit = 57822 
CCDLc_limit = 24793 
rwq = 0 
CCDLc_limit_alone = 17066 
WTRc_limit_alone = 23024 
RTWc_limit_alone = 52214 

Commands details: 
total_CMD = 269944 
n_nop = 193051 
Read = 48229 
Write = 0 
L2_Alloc = 0 
L2_WB = 3860 
n_act = 14997 
n_pre = 14981 
n_ref = 0 
n_req = 49194 
total_req = 52089 

Dual Bus Interface Util: 
issued_total_row = 29978 
issued_total_col = 52089 
Row_Bus_Util =  0.111053 
CoL_Bus_Util = 0.192962 
Either_Row_CoL_Bus_Util = 0.284848 
Issued_on_Two_Bus_Simul_Util = 0.019167 
issued_two_Eff = 0.067288 
queue_avg = 58.331383 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=58.3314
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=269944 n_nop=193068 n_act=15154 n_pre=15138 n_ref_event=0 n_req=49112 n_rd=48152 n_rd_L2_A=0 n_write=0 n_wr_bk=3840 bw_util=0.7704
n_activity=252631 dram_eff=0.8232
bk0: 3056a 85837i bk1: 3123a 87723i bk2: 3009a 94108i bk3: 2977a 95671i bk4: 2953a 96730i bk5: 2921a 96901i bk6: 2955a 101012i bk7: 3003a 97154i bk8: 2916a 97974i bk9: 2888a 97244i bk10: 2990a 87887i bk11: 2897a 93116i bk12: 3132a 78754i bk13: 3144a 87763i bk14: 3116a 85204i bk15: 3072a 88045i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.691440
Row_Buffer_Locality_read = 0.694488
Row_Buffer_Locality_write = 0.538542
Bank_Level_Parallism = 11.497838
Bank_Level_Parallism_Col = 6.782375
Bank_Level_Parallism_Ready = 3.161701
write_to_read_ratio_blp_rw_average = 0.241520
GrpLevelPara = 3.455571 

BW Util details:
bwutil = 0.770412 
total_CMD = 269944 
util_bw = 207968 
Wasted_Col = 43812 
Wasted_Row = 209 
Idle = 17955 

BW Util Bottlenecks: 
RCDc_limit = 77624 
RCDWRc_limit = 626 
WTRc_limit = 26511 
RTWc_limit = 61438 
CCDLc_limit = 26571 
rwq = 0 
CCDLc_limit_alone = 18453 
WTRc_limit_alone = 24203 
RTWc_limit_alone = 55628 

Commands details: 
total_CMD = 269944 
n_nop = 193068 
Read = 48152 
Write = 0 
L2_Alloc = 0 
L2_WB = 3840 
n_act = 15154 
n_pre = 15138 
n_ref = 0 
n_req = 49112 
total_req = 51992 

Dual Bus Interface Util: 
issued_total_row = 30292 
issued_total_col = 51992 
Row_Bus_Util =  0.112216 
CoL_Bus_Util = 0.192603 
Either_Row_CoL_Bus_Util = 0.284785 
Issued_on_Two_Bus_Simul_Util = 0.020034 
issued_two_Eff = 0.070347 
queue_avg = 59.077213 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=59.0772
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=269944 n_nop=193095 n_act=14813 n_pre=14797 n_ref_event=0 n_req=48919 n_rd=47964 n_rd_L2_A=0 n_write=0 n_wr_bk=3820 bw_util=0.7673
n_activity=251942 dram_eff=0.8222
bk0: 3054a 98840i bk1: 3091a 94952i bk2: 3033a 99766i bk3: 2978a 97589i bk4: 2933a 102448i bk5: 2904a 100853i bk6: 2957a 99707i bk7: 2893a 95721i bk8: 3008a 92824i bk9: 2957a 97230i bk10: 2945a 91470i bk11: 2937a 89708i bk12: 3078a 98519i bk13: 3127a 90208i bk14: 3075a 85477i bk15: 2994a 87126i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.697193
Row_Buffer_Locality_read = 0.700817
Row_Buffer_Locality_write = 0.515183
Bank_Level_Parallism = 11.342657
Bank_Level_Parallism_Col = 6.738730
Bank_Level_Parallism_Ready = 3.189596
write_to_read_ratio_blp_rw_average = 0.240103
GrpLevelPara = 3.472109 

BW Util details:
bwutil = 0.767330 
total_CMD = 269944 
util_bw = 207136 
Wasted_Col = 43072 
Wasted_Row = 705 
Idle = 19031 

BW Util Bottlenecks: 
RCDc_limit = 74253 
RCDWRc_limit = 652 
WTRc_limit = 25489 
RTWc_limit = 63352 
CCDLc_limit = 25292 
rwq = 0 
CCDLc_limit_alone = 16941 
WTRc_limit_alone = 23462 
RTWc_limit_alone = 57028 

Commands details: 
total_CMD = 269944 
n_nop = 193095 
Read = 47964 
Write = 0 
L2_Alloc = 0 
L2_WB = 3820 
n_act = 14813 
n_pre = 14797 
n_ref = 0 
n_req = 48919 
total_req = 51784 

Dual Bus Interface Util: 
issued_total_row = 29610 
issued_total_col = 51784 
Row_Bus_Util =  0.109689 
CoL_Bus_Util = 0.191832 
Either_Row_CoL_Bus_Util = 0.284685 
Issued_on_Two_Bus_Simul_Util = 0.016837 
issued_two_Eff = 0.059142 
queue_avg = 54.957005 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=54.957
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=269944 n_nop=193651 n_act=14722 n_pre=14706 n_ref_event=0 n_req=49102 n_rd=48142 n_rd_L2_A=0 n_write=0 n_wr_bk=3840 bw_util=0.7703
n_activity=251540 dram_eff=0.8266
bk0: 3112a 87519i bk1: 3032a 90818i bk2: 2988a 91187i bk3: 3016a 92964i bk4: 2954a 97832i bk5: 2908a 98783i bk6: 2926a 98095i bk7: 2895a 98341i bk8: 2901a 95729i bk9: 2915a 98028i bk10: 3069a 88263i bk11: 3054a 87342i bk12: 3107a 89736i bk13: 3134a 85543i bk14: 3057a 85362i bk15: 3074a 91477i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.700175
Row_Buffer_Locality_read = 0.703585
Row_Buffer_Locality_write = 0.529167
Bank_Level_Parallism = 11.536782
Bank_Level_Parallism_Col = 6.907037
Bank_Level_Parallism_Ready = 3.316965
write_to_read_ratio_blp_rw_average = 0.231824
GrpLevelPara = 3.470961 

BW Util details:
bwutil = 0.770263 
total_CMD = 269944 
util_bw = 207928 
Wasted_Col = 42094 
Wasted_Row = 678 
Idle = 19244 

BW Util Bottlenecks: 
RCDc_limit = 73566 
RCDWRc_limit = 521 
WTRc_limit = 25706 
RTWc_limit = 58400 
CCDLc_limit = 25623 
rwq = 0 
CCDLc_limit_alone = 17543 
WTRc_limit_alone = 23528 
RTWc_limit_alone = 52498 

Commands details: 
total_CMD = 269944 
n_nop = 193651 
Read = 48142 
Write = 0 
L2_Alloc = 0 
L2_WB = 3840 
n_act = 14722 
n_pre = 14706 
n_ref = 0 
n_req = 49102 
total_req = 51982 

Dual Bus Interface Util: 
issued_total_row = 29428 
issued_total_col = 51982 
Row_Bus_Util =  0.109015 
CoL_Bus_Util = 0.192566 
Either_Row_CoL_Bus_Util = 0.282625 
Issued_on_Two_Bus_Simul_Util = 0.018956 
issued_two_Eff = 0.067070 
queue_avg = 57.133408 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=57.1334

========= L2 cache stats =========
L2_cache_bank[0]: Access = 30142, Miss = 24003, Miss_rate = 0.796, Pending_hits = 54, Reservation_fails = 785
L2_cache_bank[1]: Access = 28764, Miss = 23922, Miss_rate = 0.832, Pending_hits = 42, Reservation_fails = 0
L2_cache_bank[2]: Access = 29003, Miss = 23839, Miss_rate = 0.822, Pending_hits = 35, Reservation_fails = 0
L2_cache_bank[3]: Access = 29477, Miss = 24212, Miss_rate = 0.821, Pending_hits = 43, Reservation_fails = 273
L2_cache_bank[4]: Access = 30492, Miss = 24089, Miss_rate = 0.790, Pending_hits = 559, Reservation_fails = 322
L2_cache_bank[5]: Access = 30131, Miss = 24178, Miss_rate = 0.802, Pending_hits = 63, Reservation_fails = 1259
L2_cache_bank[6]: Access = 29995, Miss = 24064, Miss_rate = 0.802, Pending_hits = 60, Reservation_fails = 655
L2_cache_bank[7]: Access = 29685, Miss = 23987, Miss_rate = 0.808, Pending_hits = 47, Reservation_fails = 0
L2_cache_bank[8]: Access = 30395, Miss = 24199, Miss_rate = 0.796, Pending_hits = 70, Reservation_fails = 1852
L2_cache_bank[9]: Access = 30574, Miss = 24150, Miss_rate = 0.790, Pending_hits = 73, Reservation_fails = 366
L2_cache_bank[10]: Access = 29468, Miss = 23911, Miss_rate = 0.811, Pending_hits = 56, Reservation_fails = 131
L2_cache_bank[11]: Access = 30121, Miss = 24255, Miss_rate = 0.805, Pending_hits = 32, Reservation_fails = 167
L2_cache_bank[12]: Access = 30202, Miss = 23950, Miss_rate = 0.793, Pending_hits = 534, Reservation_fails = 16
L2_cache_bank[13]: Access = 29493, Miss = 24198, Miss_rate = 0.820, Pending_hits = 48, Reservation_fails = 1345
L2_cache_bank[14]: Access = 29612, Miss = 24195, Miss_rate = 0.817, Pending_hits = 60, Reservation_fails = 678
L2_cache_bank[15]: Access = 30289, Miss = 23999, Miss_rate = 0.792, Pending_hits = 55, Reservation_fails = 392
L2_cache_bank[16]: Access = 31043, Miss = 24121, Miss_rate = 0.777, Pending_hits = 59, Reservation_fails = 691
L2_cache_bank[17]: Access = 29978, Miss = 24108, Miss_rate = 0.804, Pending_hits = 52, Reservation_fails = 103
L2_cache_bank[18]: Access = 29306, Miss = 24127, Miss_rate = 0.823, Pending_hits = 43, Reservation_fails = 483
L2_cache_bank[19]: Access = 30071, Miss = 24025, Miss_rate = 0.799, Pending_hits = 46, Reservation_fails = 901
L2_cache_bank[20]: Access = 30212, Miss = 24083, Miss_rate = 0.797, Pending_hits = 559, Reservation_fails = 1386
L2_cache_bank[21]: Access = 29072, Miss = 23881, Miss_rate = 0.821, Pending_hits = 47, Reservation_fails = 457
L2_cache_bank[22]: Access = 30578, Miss = 24114, Miss_rate = 0.789, Pending_hits = 61, Reservation_fails = 897
L2_cache_bank[23]: Access = 29595, Miss = 24028, Miss_rate = 0.812, Pending_hits = 46, Reservation_fails = 541
L2_total_cache_accesses = 717698
L2_total_cache_misses = 577638
L2_total_cache_miss_rate = 0.8048
L2_total_cache_pending_hits = 2744
L2_total_cache_reservation_fails = 13700
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 137316
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2744
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 318961
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 13700
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 258677
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 2744
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 717698
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 1075
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 12625
L2_cache_data_port_util = 0.054
L2_cache_fill_port_util = 0.229

icnt_total_pkts_mem_to_simt=717698
icnt_total_pkts_simt_to_mem=717698
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 717698
Req_Network_cycles = 105264
Req_Network_injected_packets_per_cycle =       6.8181 
Req_Network_conflicts_per_cycle =       1.7102
Req_Network_conflicts_per_cycle_util =       1.8169
Req_Bank_Level_Parallism =       7.2437
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       1.6315
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =      26.7934

Reply_Network_injected_packets_num = 717698
Reply_Network_cycles = 105264
Reply_Network_injected_packets_per_cycle =        6.8181
Reply_Network_conflicts_per_cycle =        1.5463
Reply_Network_conflicts_per_cycle_util =       1.6436
Reply_Bank_Level_Parallism =       7.2468
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.1482
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.2273
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 16 min, 16 sec (976 sec)
gpgpu_simulation_rate = 20132 (inst/sec)
gpgpu_simulation_rate = 107 (cycle/sec)
gpgpu_silicon_slowdown = 12757009x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffceb25239c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffceb252390..

GPGPU-Sim PTX: cudaLaunch for 0x0x560569430ff7 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z8compressiPi'...
GPGPU-Sim PTX: Finding dominators for '_Z8compressiPi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z8compressiPi'...
GPGPU-Sim PTX: Finding postdominators for '_Z8compressiPi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z8compressiPi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z8compressiPi'...
GPGPU-Sim PTX: reconvergence points for _Z8compressiPi...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x040 (cc_afforest.1.sm_75.ptx:33) @%p1 bra $L__BB0_4;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x0c0 (cc_afforest.1.sm_75.ptx:54) ret;

GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x080 (cc_afforest.1.sm_75.ptx:42) @%p2 bra $L__BB0_4;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x0c0 (cc_afforest.1.sm_75.ptx:54) ret;

GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0b8 (cc_afforest.1.sm_75.ptx:51) @%p3 bra $L__BB0_3;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x0c0 (cc_afforest.1.sm_75.ptx:54) ret;

GPGPU-Sim PTX: ... end of reconvergence points for _Z8compressiPi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z8compressiPi'.
GPGPU-Sim PTX: pushing kernel '_Z8compressiPi' to stream 0, gridDim= (1784,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z8compressiPi'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 28 bind to kernel 2 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 29 bind to kernel 2 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z8compressiPi'
Destroy streams for kernel 2: size 0
kernel_name = _Z8compressiPi 
kernel_launch_uid = 2 
gpu_sim_cycle = 20543
gpu_sim_insn = 9575873
gpu_ipc =     466.1380
gpu_tot_sim_cycle = 125807
gpu_tot_sim_insn = 29225063
gpu_tot_ipc =     232.3008
gpu_tot_issued_cta = 3568
gpu_occupancy = 83.7906% 
gpu_tot_occupancy = 86.1861% 
max_total_param_size = 0
gpu_stall_dramfull = 724068
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       6.1542
partiton_level_parallism_total  =       6.7097
partiton_level_parallism_util =       8.4161
partiton_level_parallism_util_total  =       7.4830
L2_BW  =     268.8160 GB/Sec
L2_BW_total  =     293.0786 GB/Sec
gpu_total_sim_rate=25281

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 45038, Miss = 24476, Miss_rate = 0.543, Pending_hits = 5090, Reservation_fails = 106568
	L1D_cache_core[1]: Access = 43921, Miss = 23988, Miss_rate = 0.546, Pending_hits = 5077, Reservation_fails = 103347
	L1D_cache_core[2]: Access = 44335, Miss = 24132, Miss_rate = 0.544, Pending_hits = 4846, Reservation_fails = 113559
	L1D_cache_core[3]: Access = 43941, Miss = 23935, Miss_rate = 0.545, Pending_hits = 4824, Reservation_fails = 112540
	L1D_cache_core[4]: Access = 44451, Miss = 24351, Miss_rate = 0.548, Pending_hits = 5151, Reservation_fails = 111963
	L1D_cache_core[5]: Access = 44018, Miss = 24093, Miss_rate = 0.547, Pending_hits = 4901, Reservation_fails = 113173
	L1D_cache_core[6]: Access = 43845, Miss = 24064, Miss_rate = 0.549, Pending_hits = 5081, Reservation_fails = 107555
	L1D_cache_core[7]: Access = 44680, Miss = 24405, Miss_rate = 0.546, Pending_hits = 4933, Reservation_fails = 121190
	L1D_cache_core[8]: Access = 44867, Miss = 24468, Miss_rate = 0.545, Pending_hits = 4969, Reservation_fails = 109747
	L1D_cache_core[9]: Access = 44552, Miss = 24428, Miss_rate = 0.548, Pending_hits = 4989, Reservation_fails = 114015
	L1D_cache_core[10]: Access = 45118, Miss = 24725, Miss_rate = 0.548, Pending_hits = 5158, Reservation_fails = 105485
	L1D_cache_core[11]: Access = 42785, Miss = 23351, Miss_rate = 0.546, Pending_hits = 4983, Reservation_fails = 120737
	L1D_cache_core[12]: Access = 42967, Miss = 23634, Miss_rate = 0.550, Pending_hits = 5080, Reservation_fails = 114267
	L1D_cache_core[13]: Access = 44735, Miss = 24431, Miss_rate = 0.546, Pending_hits = 5067, Reservation_fails = 117430
	L1D_cache_core[14]: Access = 43353, Miss = 23651, Miss_rate = 0.546, Pending_hits = 5022, Reservation_fails = 119152
	L1D_cache_core[15]: Access = 44249, Miss = 24204, Miss_rate = 0.547, Pending_hits = 4995, Reservation_fails = 113919
	L1D_cache_core[16]: Access = 44337, Miss = 24243, Miss_rate = 0.547, Pending_hits = 4858, Reservation_fails = 112814
	L1D_cache_core[17]: Access = 43121, Miss = 23576, Miss_rate = 0.547, Pending_hits = 4899, Reservation_fails = 116892
	L1D_cache_core[18]: Access = 42558, Miss = 23126, Miss_rate = 0.543, Pending_hits = 4825, Reservation_fails = 124136
	L1D_cache_core[19]: Access = 44352, Miss = 24156, Miss_rate = 0.545, Pending_hits = 4863, Reservation_fails = 119971
	L1D_cache_core[20]: Access = 43980, Miss = 23973, Miss_rate = 0.545, Pending_hits = 5099, Reservation_fails = 119390
	L1D_cache_core[21]: Access = 43723, Miss = 24041, Miss_rate = 0.550, Pending_hits = 5153, Reservation_fails = 107553
	L1D_cache_core[22]: Access = 44553, Miss = 24257, Miss_rate = 0.544, Pending_hits = 4894, Reservation_fails = 112165
	L1D_cache_core[23]: Access = 45343, Miss = 24559, Miss_rate = 0.542, Pending_hits = 4962, Reservation_fails = 102232
	L1D_cache_core[24]: Access = 44367, Miss = 24250, Miss_rate = 0.547, Pending_hits = 4971, Reservation_fails = 119919
	L1D_cache_core[25]: Access = 42660, Miss = 23478, Miss_rate = 0.550, Pending_hits = 5217, Reservation_fails = 120106
	L1D_cache_core[26]: Access = 44934, Miss = 24408, Miss_rate = 0.543, Pending_hits = 5070, Reservation_fails = 113783
	L1D_cache_core[27]: Access = 44622, Miss = 24437, Miss_rate = 0.548, Pending_hits = 5075, Reservation_fails = 118038
	L1D_cache_core[28]: Access = 45213, Miss = 24602, Miss_rate = 0.544, Pending_hits = 5206, Reservation_fails = 116559
	L1D_cache_core[29]: Access = 45043, Miss = 24699, Miss_rate = 0.548, Pending_hits = 4964, Reservation_fails = 102688
	L1D_total_cache_accesses = 1325661
	L1D_total_cache_misses = 724141
	L1D_total_cache_miss_rate = 0.5462
	L1D_total_cache_pending_hits = 150222
	L1D_total_cache_reservation_fails = 3410893
	L1D_cache_data_port_util = 0.131
	L1D_cache_fill_port_util = 0.210
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 389835
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 150222
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 404308
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3408877
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 319833
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 150222
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 61463
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2016
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1264198
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 61463

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 212013
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 3196864
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 2016
ctas_completed 3568, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
1118, 1109, 1111, 1147, 1111, 1137, 1145, 1124, 1150, 1186, 1179, 1188, 1157, 1157, 1171, 1229, 1138, 1109, 1131, 1131, 1153, 1131, 1138, 1137, 1109, 1124, 1131, 1109, 1109, 1124, 1109, 1116, 
gpgpu_n_tot_thrd_icount = 34268864
gpgpu_n_tot_w_icount = 1070902
gpgpu_n_stall_shd_mem = 1418616
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 782661
gpgpu_n_mem_write_global = 61463
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 4470957
gpgpu_n_store_insn = 357613
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3196928
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1297041
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 121575
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2172049	W0_Idle:143699	W0_Scoreboard:10421114	W1:21494	W2:1526	W3:449	W4:301	W5:273	W6:308	W7:378	W8:308	W9:364	W10:413	W11:336	W12:462	W13:497	W14:581	W15:728	W16:1162	W17:1624	W18:2549	W19:3591	W20:5138	W21:7350	W22:8925	W23:10927	W24:12005	W25:12586	W26:10647	W27:8134	W28:5502	W29:2926	W30:1449	W31:1365	W32:946604
single_issue_nums: WS0:267604	WS1:267865	WS2:267791	WS3:267642	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5793128 {8:724141,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 2458520 {40:61463,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 2340800 {40:58520,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 28965640 {40:724141,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 491704 {8:61463,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 2340800 {40:58520,}
maxmflatency = 4826 
max_icnt2mem_latency = 2828 
maxmrqlatency = 2177 
max_icnt2sh_latency = 116 
averagemflatency = 875 
avg_icnt2mem_latency = 184 
avg_mrq_latency = 115 
avg_icnt2sh_latency = 3 
mrq_lat_table:114095 	13518 	19130 	34098 	66250 	92207 	109129 	97923 	63607 	22073 	1673 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	120831 	165270 	269623 	250466 	37719 	215 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	24255 	11315 	4746 	1970 	359880 	129270 	106819 	127533 	67356 	10570 	410 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	731858 	75530 	22331 	11120 	3044 	241 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2 	17 	60 	31 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        63        64        64        64        54        59        64        64        61        63        60        64        64        64 
dram[1]:        64        64        64        64        64        64        52        58        64        64        62        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        57        57        64        60        63        64        62        62        64        64 
dram[3]:        64        64        64        64        64        64        63        60        56        64        63        64        64        64        64        64 
dram[4]:        64        64        63        61        64        64        52        63        56        61        64        63        63        64        64        64 
dram[5]:        64        64        64        63        64        64        59        64        61        64        63        60        61        59        64        64 
dram[6]:        64        64        64        64        64        64        52        53        64        64        58        61        63        63        64        64 
dram[7]:        64        64        64        64        64        64        54        59        62        64        64        63        64        64        64        64 
dram[8]:        64        64        62        64        64        64        52        55        64        64        64        62        64        62        64        64 
dram[9]:        64        64        61        64        63        64        52        57        64        64        64        64        62        64        64        64 
dram[10]:        64        64        64        64        64        64        62        52        64        64        64        64        64        61        64        64 
dram[11]:        64        64        64        63        64        64        62        59        60        60        60        63        62        64        64        64 
maximum service time to same row:
dram[0]:      5805      5804      6028      6036      6208      6219      6314      6324      6702      6696      6660      6655      5746      5745      5752      5751 
dram[1]:      5838      5848      5990      5989      6192      6192      6289      6289      6607      6642      6642      6606      5734      5703      5740      5709 
dram[2]:      5807      5806      5994      5965      6115      6081      6204      6190      6585      6590      6557      6588      5611      5580      5617      5586 
dram[3]:      5808      5808      5957      5918      6063      6197      6086      6298      6537      6578      6525      6557      5641      5642      5647      5649 
dram[4]:      5807      5807      6028      6036      6215      6222      6335      6340      6697      6698      6646      6663      5746      5745      5753      5753 
dram[5]:      5839      5850      5990      5990      6196      6183      6277      6277      6603      6630      6612      6628      5734      5703      5741      5710 
dram[6]:      5806      5806      6000      5969      6104      6067      6165      6105      6587      6586      6578      6571      5611      5580      5618      5587 
dram[7]:      5807      5806      5969      5915      6061      6180      6072      6241      6557      6571      6536      6600      5641      5642      5648      5648 
dram[8]:      5804      5804      6030      6039      6201      6211      6253      6262      6682      6666      6647      6652      5746      5745      5752      5751 
dram[9]:      5836      5848      5993      5992      6186      6160      6229      6231      6567      6588      6550      6582      5734      5703      5740      5709 
dram[10]:      5806      5806      5990      5966      6089      6080      6215      6158      6609      6601      6571      6576      5611      5580      5617      5586 
dram[11]:      5807      5806      5962      5915      6063      6197      6089      6314      6582      6607      6525      6575      5641      5641      5647      5648 
average row accesses per activate:
dram[0]:  3.482577  3.469619  3.558696  3.465116  3.362796  3.535039  3.280248  3.452810  3.306143  3.346074  3.454737  3.470838  3.793217  3.663020  3.504792  3.585027 
dram[1]:  3.726269  3.651757  3.538968  3.385803  3.477596  3.588500  3.340336  3.501611  3.359375  3.460401  3.414226  3.425358  3.592119  3.801339  3.423433  3.351297 
dram[2]:  3.434426  3.584746  3.441640  3.618279  3.300921  3.526140  3.553122  3.346585  3.403967  3.393814  3.457732  3.433748  3.592911  3.670259  3.627957  3.413651 
dram[3]:  3.574627  3.705171  3.580328  3.662147  3.454060  3.495135  3.247813  3.377378  3.357217  3.479657  3.476939  3.600223  3.650165  3.745671  3.405488  3.617869 
dram[4]:  3.570370  3.557173  3.676571  3.466596  3.523128  3.647191  3.298597  3.400628  3.265166  3.462527  3.469743  3.527660  3.517423  3.810227  3.494324  3.631130 
dram[5]:  3.473520  3.471183  3.414634  3.578142  3.476191  3.543237  3.447730  3.423729  3.363179  3.532760  3.529670  3.450104  3.598272  3.667732  3.494180  3.482582 
dram[6]:  3.502596  3.668467  3.509595  3.577511  3.548422  3.523656  3.531353  3.503719  3.340703  3.445256  3.299587  3.420551  3.505747  3.682505  3.526316  3.562963 
dram[7]:  3.566528  3.582893  3.466667  3.667042  3.445873  3.483134  3.391763  3.459259  3.549578  3.508547  3.339856  3.353879  3.581395  3.736018  3.663821  3.607635 
dram[8]:  3.590095  3.592949  3.572347  3.538710  3.493617  3.475884  3.391032  3.575791  3.381400  3.291494  3.330920  3.517895  3.478756  3.890173  3.425488  3.537578 
dram[9]:  3.378406  3.692225  3.492047  3.431414  3.398119  3.545856  3.440338  3.497881  3.280612  3.476451  3.245788  3.465649  3.481670  3.639362  3.389831  3.534103 
dram[10]:  3.687912  3.536126  3.503688  3.560261  3.569061  3.679678  3.494092  3.500548  3.464360  3.361746  3.572216  3.510337  3.749722  3.601273  3.378378  3.312500 
dram[11]:  3.610169  3.668137  3.479915  3.746319  3.520087  3.462203  3.438166  3.548173  3.486871  3.411205  3.459711  3.599355  3.658405  3.761589  3.595264  3.589552 
average row locality = 633717/180721 = 3.506604
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      3234      3305      3211      3215      3208      3114      3109      3193      3220      3174      3218      3207      3403      3284      3228      3288 
dram[1]:      3313      3365      3160      3227      3119      3121      3122      3198      3164      3216      3199      3287      3310      3342      3267      3295 
dram[2]:      3288      3320      3210      3301      3162      3107      3184      3222      3196      3227      3288      3253      3281      3343      3311      3237 
dram[3]:      3289      3304      3213      3177      3170      3170      3280      3132      3169      3185      3252      3171      3254      3399      3287      3297 
dram[4]:      3310      3358      3153      3207      3136      3183      3230      3189      3272      3171      3321      3253      3267      3289      3322      3342 
dram[5]:      3281      3369      3157      3210      3150      3136      3204      3169      3278      3221      3149      3255      3269      3380      3238      3335 
dram[6]:      3309      3333      3228      3215      3197      3214      3148      3235      3262      3236      3129      3163      3292      3346      3221      3304 
dram[7]:      3367      3330      3160      3198      3155      3140      3151      3206      3301      3222      3182      3093      3324      3276      3370      3339 
dram[8]:      3343      3299      3271      3227      3221      3179      3189      3218      3173      3111      3157      3278      3293      3301      3269      3325 
dram[9]:      3284      3355      3231      3214      3189      3148      3194      3240      3150      3112      3211      3116      3355      3357      3336      3304 
dram[10]:      3293      3314      3262      3215      3168      3142      3191      3133      3241      3173      3174      3161      3307      3334      3311      3222 
dram[11]:      3345      3264      3228      3245      3180      3144      3163      3140      3126      3161      3285      3285      3331      3346      3277      3304 
total dram reads = 621560
bank skew: 3403/3093 = 1.10
chip skew: 52003/51611 = 1.01
number of total write accesses:
dram[0]:       256       256       252       252       256       256       252       252       252       260       256       264       256       256       252       256 
dram[1]:       252       256       256       256       252       248       232       248       244       244       260       252       252       256       256       252 
dram[2]:       256       256       252       256       252       252       240       244       260       260       264       256       256       252       252       256 
dram[3]:       256       256       252       256       252       252       248       252       256       260       260       248       256       248       256       256 
dram[4]:       256       256       256       248       252       252       248       248       260       252       248       252       256       256       256       256 
dram[5]:       256       256       252       256       248       240       244       252       260       272       252       256       252       256       256       256 
dram[6]:       256       256       256       248       256       252       248       248       248       272       260       264       252       256       248       252 
dram[7]:       256       252       256       248       240       244       244       252       256       248       244       252       256       256       252       252 
dram[8]:       256       256       248       256       252       256       252       244       252       248       256       256       256       256       256       256 
dram[9]:       256       256       248       252       252       244       256       248       260       248       256       248       256       256       256       256 
dram[10]:       252       252       252       256       248       252       248       252       256       244       264       260       256       248       256       256 
dram[11]:       252       252       256       252       248       248       248       256       244       264       256       264       256       248       252       252 
total dram writes = 48628
bank skew: 272/232 = 1.17
chip skew: 4084/4008 = 1.02
average mf latency per bank:
dram[0]:        870       883       874       846       866       856       848       833      1134      1009       909       905       926       909       923       939
dram[1]:        874       903       859       905       847       889       828       875      1084      1100       919       981       849       932       894       954
dram[2]:       1239      1181      1195      1204      1198      1148      1184      1156      1432      1515      1346      1285      1275      1220      1256      1240
dram[3]:        994       965       993       937       979       939       966       905      1255      1122      1151      1121      1030      1008      1027       994
dram[4]:       1380      1316      1325      1357      1316      1289      1310      1275      1818      1959      1607      1511      1364      1395      1425      1374
dram[5]:        953      1091       965      1096       951      1088       909      1035      1185      1432      1016      1123       965      1108       972      1112
dram[6]:        860       865       851       876       812       838       769       823       999      1116       884       880       863       890       887       902
dram[7]:       1195      1053      1211      1035      1187      1037      1132      1005      1556      1384      1311      1132      1211      1078      1246      1106
dram[8]:       1116      1121      1101      1109      1067      1100      1049      1082      1469      1476      1235      1174      1107      1176      1113      1165
dram[9]:       1540      1271      1535      1271      1508      1257      1495      1246      1993      1833      1676      1422      1602      1314      1587      1325
dram[10]:        964       930       956       879       941       884       916       848      1231      1052      1022       917       958       888       999       931
dram[11]:        918       901       862       873       870       844       849       813      1172      1067       918       895       898       881       976       897
maximum mf latency per bank:
dram[0]:       4233      3835      4279      4005      3611      3662      3740      3907      3644      3520      3999      3976      4501      4000      4113      4079
dram[1]:       3768      4147      3881      4548      3786      4198      3401      4408      3569      3905      3990      3882      3772      3789      3914      4198
dram[2]:       4826      4696      4758      4147      4477      4110      4016      4128      3996      4472      4067      4022      4247      3880      4430      4651
dram[3]:       4090      3677      3978      3832      4196      3809      3827      3856      4217      3704      4260      3957      4248      4219      4240      4227
dram[4]:       4235      4626      4352      4825      4013      4137      4067      4337      3936      4137      4508      4427      4319      3967      4505      4304
dram[5]:       4617      4015      3980      3899      3838      3653      3792      3918      3911      4098      4100      3835      3938      3942      3823      4167
dram[6]:       4391      3986      4166      4124      3751      4351      3761      4045      4235      4001      3772      4253      4096      4324      3761      3984
dram[7]:       3844      4111      3813      3852      3710      3880      3429      3753      3613      3793      3528      3752      3428      4134      3800      3862
dram[8]:       4610      4198      4052      4522      3798      4172      4148      4231      3452      4112      3870      4064      4095      4438      4120      4594
dram[9]:       3835      4161      3685      4425      3994      3867      3738      3743      4045      3587      3847      3966      4792      4117      3681      4587
dram[10]:       4246      3995      3953      3813      3817      4063      3816      3938      4028      3694      3577      4157      3685      4029      3923      4233
dram[11]:       3668      4375      3809      3743      3727      3840      3645      3866      3660      3850      3619      4344      4095      3650      4061      3684

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=322624 n_nop=242016 n_act=15122 n_pre=15106 n_ref_event=0 n_req=52632 n_rd=51611 n_rd_L2_A=0 n_write=0 n_wr_bk=4084 bw_util=0.6905
n_activity=276148 dram_eff=0.8067
bk0: 3234a 142459i bk1: 3305a 142383i bk2: 3211a 146679i bk3: 3215a 141344i bk4: 3208a 142330i bk5: 3114a 148180i bk6: 3109a 138972i bk7: 3193a 141683i bk8: 3220a 135829i bk9: 3174a 143868i bk10: 3218a 146073i bk11: 3207a 138266i bk12: 3403a 131108i bk13: 3284a 138509i bk14: 3228a 144024i bk15: 3288a 140373i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.712684
Row_Buffer_Locality_read = 0.716611
Row_Buffer_Locality_write = 0.514202
Bank_Level_Parallism = 10.944290
Bank_Level_Parallism_Col = 6.546439
Bank_Level_Parallism_Ready = 3.151316
write_to_read_ratio_blp_rw_average = 0.233230
GrpLevelPara = 3.343886 

BW Util details:
bwutil = 0.690525 
total_CMD = 322624 
util_bw = 222780 
Wasted_Col = 47216 
Wasted_Row = 1451 
Idle = 51177 

BW Util Bottlenecks: 
RCDc_limit = 76458 
RCDWRc_limit = 839 
WTRc_limit = 27635 
RTWc_limit = 58107 
CCDLc_limit = 27831 
rwq = 0 
CCDLc_limit_alone = 19775 
WTRc_limit_alone = 25348 
RTWc_limit_alone = 52338 

Commands details: 
total_CMD = 322624 
n_nop = 242016 
Read = 51611 
Write = 0 
L2_Alloc = 0 
L2_WB = 4084 
n_act = 15122 
n_pre = 15106 
n_ref = 0 
n_req = 52632 
total_req = 55695 

Dual Bus Interface Util: 
issued_total_row = 30228 
issued_total_col = 55695 
Row_Bus_Util =  0.093694 
CoL_Bus_Util = 0.172631 
Either_Row_CoL_Bus_Util = 0.249851 
Issued_on_Two_Bus_Simul_Util = 0.016474 
issued_two_Eff = 0.065936 
queue_avg = 47.667564 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=47.6676
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=322624 n_nop=241760 n_act=15064 n_pre=15048 n_ref_event=0 n_req=52709 n_rd=51705 n_rd_L2_A=0 n_write=0 n_wr_bk=4016 bw_util=0.6908
n_activity=276283 dram_eff=0.8067
bk0: 3313a 148141i bk1: 3365a 142297i bk2: 3160a 146284i bk3: 3227a 143116i bk4: 3119a 148900i bk5: 3121a 149568i bk6: 3122a 148551i bk7: 3198a 145174i bk8: 3164a 140620i bk9: 3216a 139581i bk10: 3199a 136765i bk11: 3287a 139542i bk12: 3310a 144094i bk13: 3342a 137673i bk14: 3267a 143242i bk15: 3295a 139883i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714204
Row_Buffer_Locality_read = 0.717919
Row_Buffer_Locality_write = 0.522908
Bank_Level_Parallism = 10.824243
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 3.034773
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.690848 
total_CMD = 322624 
util_bw = 222884 
Wasted_Col = 47078 
Wasted_Row = 1530 
Idle = 51132 

BW Util Bottlenecks: 
RCDc_limit = 76195 
RCDWRc_limit = 940 
WTRc_limit = 25421 
RTWc_limit = 58002 
CCDLc_limit = 27696 
rwq = 0 
CCDLc_limit_alone = 19937 
WTRc_limit_alone = 23443 
RTWc_limit_alone = 52221 

Commands details: 
total_CMD = 322624 
n_nop = 241760 
Read = 51705 
Write = 0 
L2_Alloc = 0 
L2_WB = 4016 
n_act = 15064 
n_pre = 15048 
n_ref = 0 
n_req = 52709 
total_req = 55721 

Dual Bus Interface Util: 
issued_total_row = 30112 
issued_total_col = 55721 
Row_Bus_Util =  0.093335 
CoL_Bus_Util = 0.172712 
Either_Row_CoL_Bus_Util = 0.250645 
Issued_on_Two_Bus_Simul_Util = 0.015402 
issued_two_Eff = 0.061449 
queue_avg = 47.985008 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=47.985
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=322624 n_nop=241404 n_act=15191 n_pre=15175 n_ref_event=0 n_req=52946 n_rd=51930 n_rd_L2_A=0 n_write=0 n_wr_bk=4064 bw_util=0.6942
n_activity=276578 dram_eff=0.8098
bk0: 3288a 141844i bk1: 3320a 143773i bk2: 3210a 142151i bk3: 3301a 140625i bk4: 3162a 144709i bk5: 3107a 150278i bk6: 3184a 148020i bk7: 3222a 139198i bk8: 3196a 143765i bk9: 3227a 140519i bk10: 3288a 134454i bk11: 3253a 138292i bk12: 3281a 135966i bk13: 3343a 135029i bk14: 3311a 139986i bk15: 3237a 134016i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.713085
Row_Buffer_Locality_read = 0.716773
Row_Buffer_Locality_write = 0.524606
Bank_Level_Parallism = 10.947726
Bank_Level_Parallism_Col = 6.531950
Bank_Level_Parallism_Ready = 3.148922
write_to_read_ratio_blp_rw_average = 0.223957
GrpLevelPara = 3.340530 

BW Util details:
bwutil = 0.694232 
total_CMD = 322624 
util_bw = 223976 
Wasted_Col = 46741 
Wasted_Row = 1377 
Idle = 50530 

BW Util Bottlenecks: 
RCDc_limit = 77134 
RCDWRc_limit = 835 
WTRc_limit = 27825 
RTWc_limit = 58202 
CCDLc_limit = 27474 
rwq = 0 
CCDLc_limit_alone = 19182 
WTRc_limit_alone = 25483 
RTWc_limit_alone = 52252 

Commands details: 
total_CMD = 322624 
n_nop = 241404 
Read = 51930 
Write = 0 
L2_Alloc = 0 
L2_WB = 4064 
n_act = 15191 
n_pre = 15175 
n_ref = 0 
n_req = 52946 
total_req = 55994 

Dual Bus Interface Util: 
issued_total_row = 30366 
issued_total_col = 55994 
Row_Bus_Util =  0.094122 
CoL_Bus_Util = 0.173558 
Either_Row_CoL_Bus_Util = 0.251748 
Issued_on_Two_Bus_Simul_Util = 0.015932 
issued_two_Eff = 0.063285 
queue_avg = 49.217575 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=49.2176
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=322624 n_nop=241885 n_act=14978 n_pre=14962 n_ref_event=0 n_req=52765 n_rd=51749 n_rd_L2_A=0 n_write=0 n_wr_bk=4064 bw_util=0.692
n_activity=275546 dram_eff=0.8102
bk0: 3289a 148922i bk1: 3304a 142314i bk2: 3213a 144782i bk3: 3177a 146138i bk4: 3170a 150426i bk5: 3170a 142234i bk6: 3280a 145552i bk7: 3132a 146157i bk8: 3169a 143384i bk9: 3185a 140214i bk10: 3252a 137636i bk11: 3171a 138543i bk12: 3254a 140042i bk13: 3399a 136715i bk14: 3287a 139005i bk15: 3297a 147210i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.716138
Row_Buffer_Locality_read = 0.719550
Row_Buffer_Locality_write = 0.542323
Bank_Level_Parallism = 10.850829
Bank_Level_Parallism_Col = 6.545258
Bank_Level_Parallism_Ready = 3.082928
write_to_read_ratio_blp_rw_average = 0.241939
GrpLevelPara = 3.373417 

BW Util details:
bwutil = 0.691988 
total_CMD = 322624 
util_bw = 223252 
Wasted_Col = 46991 
Wasted_Row = 931 
Idle = 51450 

BW Util Bottlenecks: 
RCDc_limit = 76836 
RCDWRc_limit = 809 
WTRc_limit = 25634 
RTWc_limit = 65237 
CCDLc_limit = 27513 
rwq = 0 
CCDLc_limit_alone = 19296 
WTRc_limit_alone = 23581 
RTWc_limit_alone = 59073 

Commands details: 
total_CMD = 322624 
n_nop = 241885 
Read = 51749 
Write = 0 
L2_Alloc = 0 
L2_WB = 4064 
n_act = 14978 
n_pre = 14962 
n_ref = 0 
n_req = 52765 
total_req = 55813 

Dual Bus Interface Util: 
issued_total_row = 29940 
issued_total_col = 55813 
Row_Bus_Util =  0.092802 
CoL_Bus_Util = 0.172997 
Either_Row_CoL_Bus_Util = 0.250257 
Issued_on_Two_Bus_Simul_Util = 0.015541 
issued_two_Eff = 0.062101 
queue_avg = 48.871571 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=48.8716
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=322624 n_nop=241726 n_act=15082 n_pre=15066 n_ref_event=0 n_req=53016 n_rd=52003 n_rd_L2_A=0 n_write=0 n_wr_bk=4052 bw_util=0.695
n_activity=276263 dram_eff=0.8116
bk0: 3310a 137755i bk1: 3358a 133462i bk2: 3153a 149780i bk3: 3207a 137320i bk4: 3136a 142878i bk5: 3183a 150348i bk6: 3230a 140007i bk7: 3189a 139832i bk8: 3272a 138221i bk9: 3171a 139594i bk10: 3321a 139400i bk11: 3253a 135126i bk12: 3267a 138808i bk13: 3289a 141086i bk14: 3322a 137514i bk15: 3342a 143979i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.715520
Row_Buffer_Locality_read = 0.719035
Row_Buffer_Locality_write = 0.535044
Bank_Level_Parallism = 10.971848
Bank_Level_Parallism_Col = 6.565845
Bank_Level_Parallism_Ready = 3.125026
write_to_read_ratio_blp_rw_average = 0.235864
GrpLevelPara = 3.352742 

BW Util details:
bwutil = 0.694989 
total_CMD = 322624 
util_bw = 224220 
Wasted_Col = 46869 
Wasted_Row = 1040 
Idle = 50495 

BW Util Bottlenecks: 
RCDc_limit = 77666 
RCDWRc_limit = 771 
WTRc_limit = 24738 
RTWc_limit = 61495 
CCDLc_limit = 27538 
rwq = 0 
CCDLc_limit_alone = 19675 
WTRc_limit_alone = 22864 
RTWc_limit_alone = 55506 

Commands details: 
total_CMD = 322624 
n_nop = 241726 
Read = 52003 
Write = 0 
L2_Alloc = 0 
L2_WB = 4052 
n_act = 15082 
n_pre = 15066 
n_ref = 0 
n_req = 53016 
total_req = 56055 

Dual Bus Interface Util: 
issued_total_row = 30148 
issued_total_col = 56055 
Row_Bus_Util =  0.093446 
CoL_Bus_Util = 0.173747 
Either_Row_CoL_Bus_Util = 0.250750 
Issued_on_Two_Bus_Simul_Util = 0.016443 
issued_two_Eff = 0.065576 
queue_avg = 49.548077 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=49.5481
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=322624 n_nop=242019 n_act=15110 n_pre=15094 n_ref_event=0 n_req=52817 n_rd=51801 n_rd_L2_A=0 n_write=0 n_wr_bk=4064 bw_util=0.6926
n_activity=275488 dram_eff=0.8111
bk0: 3281a 143467i bk1: 3369a 137402i bk2: 3157a 142678i bk3: 3210a 143103i bk4: 3150a 141367i bk5: 3136a 151807i bk6: 3204a 144062i bk7: 3169a 146768i bk8: 3278a 134181i bk9: 3221a 132449i bk10: 3149a 142236i bk11: 3255a 136570i bk12: 3269a 140717i bk13: 3380a 136934i bk14: 3238a 141681i bk15: 3335a 136939i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.713918
Row_Buffer_Locality_read = 0.717650
Row_Buffer_Locality_write = 0.523622
Bank_Level_Parallism = 11.008549
Bank_Level_Parallism_Col = 6.540196
Bank_Level_Parallism_Ready = 3.138383
write_to_read_ratio_blp_rw_average = 0.225616
GrpLevelPara = 3.344612 

BW Util details:
bwutil = 0.692633 
total_CMD = 322624 
util_bw = 223460 
Wasted_Col = 46255 
Wasted_Row = 976 
Idle = 51933 

BW Util Bottlenecks: 
RCDc_limit = 75611 
RCDWRc_limit = 806 
WTRc_limit = 26710 
RTWc_limit = 55409 
CCDLc_limit = 26864 
rwq = 0 
CCDLc_limit_alone = 19262 
WTRc_limit_alone = 24521 
RTWc_limit_alone = 49996 

Commands details: 
total_CMD = 322624 
n_nop = 242019 
Read = 51801 
Write = 0 
L2_Alloc = 0 
L2_WB = 4064 
n_act = 15110 
n_pre = 15094 
n_ref = 0 
n_req = 52817 
total_req = 55865 

Dual Bus Interface Util: 
issued_total_row = 30204 
issued_total_col = 55865 
Row_Bus_Util =  0.093620 
CoL_Bus_Util = 0.173158 
Either_Row_CoL_Bus_Util = 0.249842 
Issued_on_Two_Bus_Simul_Util = 0.016936 
issued_two_Eff = 0.067787 
queue_avg = 48.664406 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=48.6644
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=322624 n_nop=241985 n_act=15067 n_pre=15051 n_ref_event=0 n_req=52850 n_rd=51832 n_rd_L2_A=0 n_write=0 n_wr_bk=4072 bw_util=0.6931
n_activity=275862 dram_eff=0.8106
bk0: 3309a 138867i bk1: 3333a 144693i bk2: 3228a 146725i bk3: 3215a 146400i bk4: 3197a 144470i bk5: 3214a 147319i bk6: 3148a 151553i bk7: 3235a 136428i bk8: 3262a 138108i bk9: 3236a 137266i bk10: 3129a 146284i bk11: 3163a 143413i bk12: 3292a 140187i bk13: 3346a 140189i bk14: 3221a 143976i bk15: 3304a 141876i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714910
Row_Buffer_Locality_read = 0.718533
Row_Buffer_Locality_write = 0.530452
Bank_Level_Parallism = 10.843387
Bank_Level_Parallism_Col = 6.414790
Bank_Level_Parallism_Ready = 3.059162
write_to_read_ratio_blp_rw_average = 0.229057
GrpLevelPara = 3.337092 

BW Util details:
bwutil = 0.693116 
total_CMD = 322624 
util_bw = 223616 
Wasted_Col = 46798 
Wasted_Row = 1036 
Idle = 51174 

BW Util Bottlenecks: 
RCDc_limit = 75868 
RCDWRc_limit = 891 
WTRc_limit = 28284 
RTWc_limit = 57156 
CCDLc_limit = 28584 
rwq = 0 
CCDLc_limit_alone = 20207 
WTRc_limit_alone = 25841 
RTWc_limit_alone = 51222 

Commands details: 
total_CMD = 322624 
n_nop = 241985 
Read = 51832 
Write = 0 
L2_Alloc = 0 
L2_WB = 4072 
n_act = 15067 
n_pre = 15051 
n_ref = 0 
n_req = 52850 
total_req = 55904 

Dual Bus Interface Util: 
issued_total_row = 30118 
issued_total_col = 55904 
Row_Bus_Util =  0.093353 
CoL_Bus_Util = 0.173279 
Either_Row_CoL_Bus_Util = 0.249947 
Issued_on_Two_Bus_Simul_Util = 0.016685 
issued_two_Eff = 0.066754 
queue_avg = 47.686260 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=47.6863
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=322624 n_nop=241979 n_act=14988 n_pre=14972 n_ref_event=0 n_req=52816 n_rd=51814 n_rd_L2_A=0 n_write=0 n_wr_bk=4008 bw_util=0.6921
n_activity=275888 dram_eff=0.8093
bk0: 3367a 138248i bk1: 3330a 134739i bk2: 3160a 137939i bk3: 3198a 144906i bk4: 3155a 148230i bk5: 3140a 149426i bk6: 3151a 146434i bk7: 3206a 142057i bk8: 3301a 139338i bk9: 3222a 138574i bk10: 3182a 138101i bk11: 3093a 142238i bk12: 3324a 138020i bk13: 3276a 137002i bk14: 3370a 136647i bk15: 3339a 138822i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.716222
Row_Buffer_Locality_read = 0.720230
Row_Buffer_Locality_write = 0.508982
Bank_Level_Parallism = 10.999380
Bank_Level_Parallism_Col = 6.590595
Bank_Level_Parallism_Ready = 3.137120
write_to_read_ratio_blp_rw_average = 0.236091
GrpLevelPara = 3.363174 

BW Util details:
bwutil = 0.692100 
total_CMD = 322624 
util_bw = 223288 
Wasted_Col = 46572 
Wasted_Row = 1280 
Idle = 51484 

BW Util Bottlenecks: 
RCDc_limit = 75890 
RCDWRc_limit = 916 
WTRc_limit = 25326 
RTWc_limit = 64762 
CCDLc_limit = 27118 
rwq = 0 
CCDLc_limit_alone = 19055 
WTRc_limit_alone = 23325 
RTWc_limit_alone = 58700 

Commands details: 
total_CMD = 322624 
n_nop = 241979 
Read = 51814 
Write = 0 
L2_Alloc = 0 
L2_WB = 4008 
n_act = 14988 
n_pre = 14972 
n_ref = 0 
n_req = 52816 
total_req = 55822 

Dual Bus Interface Util: 
issued_total_row = 29960 
issued_total_col = 55822 
Row_Bus_Util =  0.092864 
CoL_Bus_Util = 0.173025 
Either_Row_CoL_Bus_Util = 0.249966 
Issued_on_Two_Bus_Simul_Util = 0.015923 
issued_two_Eff = 0.063699 
queue_avg = 49.116989 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=49.117
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=322624 n_nop=241715 n_act=15096 n_pre=15080 n_ref_event=0 n_req=52868 n_rd=51854 n_rd_L2_A=0 n_write=0 n_wr_bk=4056 bw_util=0.6932
n_activity=275987 dram_eff=0.8103
bk0: 3343a 143133i bk1: 3299a 145630i bk2: 3271a 146453i bk3: 3227a 145422i bk4: 3221a 144897i bk5: 3179a 147530i bk6: 3189a 147101i bk7: 3218a 140827i bk8: 3173a 145211i bk9: 3111a 147987i bk10: 3157a 143411i bk11: 3278a 141833i bk12: 3293a 143655i bk13: 3301a 140890i bk14: 3269a 140678i bk15: 3325a 132387i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714459
Row_Buffer_Locality_read = 0.717727
Row_Buffer_Locality_write = 0.547337
Bank_Level_Parallism = 10.809962
Bank_Level_Parallism_Col = 6.469590
Bank_Level_Parallism_Ready = 3.063240
write_to_read_ratio_blp_rw_average = 0.232356
GrpLevelPara = 3.338634 

BW Util details:
bwutil = 0.693191 
total_CMD = 322624 
util_bw = 223640 
Wasted_Col = 46650 
Wasted_Row = 1217 
Idle = 51117 

BW Util Bottlenecks: 
RCDc_limit = 75890 
RCDWRc_limit = 720 
WTRc_limit = 25702 
RTWc_limit = 59385 
CCDLc_limit = 27399 
rwq = 0 
CCDLc_limit_alone = 19408 
WTRc_limit_alone = 23517 
RTWc_limit_alone = 53579 

Commands details: 
total_CMD = 322624 
n_nop = 241715 
Read = 51854 
Write = 0 
L2_Alloc = 0 
L2_WB = 4056 
n_act = 15096 
n_pre = 15080 
n_ref = 0 
n_req = 52868 
total_req = 55910 

Dual Bus Interface Util: 
issued_total_row = 30176 
issued_total_col = 55910 
Row_Bus_Util =  0.093533 
CoL_Bus_Util = 0.173298 
Either_Row_CoL_Bus_Util = 0.250784 
Issued_on_Two_Bus_Simul_Util = 0.016047 
issued_two_Eff = 0.063985 
queue_avg = 49.165340 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=49.1653
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=322624 n_nop=241676 n_act=15265 n_pre=15249 n_ref_event=0 n_req=52808 n_rd=51796 n_rd_L2_A=0 n_write=0 n_wr_bk=4048 bw_util=0.6924
n_activity=276886 dram_eff=0.8067
bk0: 3284a 136488i bk1: 3355a 138805i bk2: 3231a 145447i bk3: 3214a 146855i bk4: 3189a 147244i bk5: 3148a 148081i bk6: 3194a 150722i bk7: 3240a 147050i bk8: 3150a 147497i bk9: 3112a 147255i bk10: 3211a 138937i bk11: 3116a 144236i bk12: 3355a 129957i bk13: 3357a 138941i bk14: 3336a 136325i bk15: 3304a 138994i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.710934
Row_Buffer_Locality_read = 0.714495
Row_Buffer_Locality_write = 0.528656
Bank_Level_Parallism = 10.816594
Bank_Level_Parallism_Col = 6.441170
Bank_Level_Parallism_Ready = 3.022334
write_to_read_ratio_blp_rw_average = 0.236253
GrpLevelPara = 3.329515 

BW Util details:
bwutil = 0.692373 
total_CMD = 322624 
util_bw = 223376 
Wasted_Col = 48237 
Wasted_Row = 1002 
Idle = 50009 

BW Util Bottlenecks: 
RCDc_limit = 78686 
RCDWRc_limit = 846 
WTRc_limit = 27369 
RTWc_limit = 62585 
CCDLc_limit = 29226 
rwq = 0 
CCDLc_limit_alone = 20865 
WTRc_limit_alone = 25001 
RTWc_limit_alone = 56592 

Commands details: 
total_CMD = 322624 
n_nop = 241676 
Read = 51796 
Write = 0 
L2_Alloc = 0 
L2_WB = 4048 
n_act = 15265 
n_pre = 15249 
n_ref = 0 
n_req = 52808 
total_req = 55844 

Dual Bus Interface Util: 
issued_total_row = 30514 
issued_total_col = 55844 
Row_Bus_Util =  0.094581 
CoL_Bus_Util = 0.173093 
Either_Row_CoL_Bus_Util = 0.250905 
Issued_on_Two_Bus_Simul_Util = 0.016769 
issued_two_Eff = 0.066833 
queue_avg = 49.740322 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=49.7403
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=322624 n_nop=241638 n_act=14930 n_pre=14914 n_ref_event=0 n_req=52654 n_rd=51641 n_rd_L2_A=0 n_write=0 n_wr_bk=4052 bw_util=0.6905
n_activity=276041 dram_eff=0.807
bk0: 3293a 149604i bk1: 3314a 146022i bk2: 3262a 150355i bk3: 3215a 148627i bk4: 3168a 152202i bk5: 3142a 151841i bk6: 3191a 148786i bk7: 3133a 144395i bk8: 3241a 142574i bk9: 3173a 146200i bk10: 3174a 142350i bk11: 3161a 140547i bk12: 3307a 149711i bk13: 3334a 141540i bk14: 3311a 136528i bk15: 3222a 138039i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.716451
Row_Buffer_Locality_read = 0.720610
Row_Buffer_Locality_write = 0.504442
Bank_Level_Parallism = 10.687333
Bank_Level_Parallism_Col = 6.417571
Bank_Level_Parallism_Ready = 3.049115
write_to_read_ratio_blp_rw_average = 0.238546
GrpLevelPara = 3.357658 

BW Util details:
bwutil = 0.690500 
total_CMD = 322624 
util_bw = 222772 
Wasted_Col = 47125 
Wasted_Row = 1502 
Idle = 51225 

BW Util Bottlenecks: 
RCDc_limit = 75300 
RCDWRc_limit = 883 
WTRc_limit = 25949 
RTWc_limit = 64883 
CCDLc_limit = 27712 
rwq = 0 
CCDLc_limit_alone = 19168 
WTRc_limit_alone = 23886 
RTWc_limit_alone = 58402 

Commands details: 
total_CMD = 322624 
n_nop = 241638 
Read = 51641 
Write = 0 
L2_Alloc = 0 
L2_WB = 4052 
n_act = 14930 
n_pre = 14914 
n_ref = 0 
n_req = 52654 
total_req = 55693 

Dual Bus Interface Util: 
issued_total_row = 29844 
issued_total_col = 55693 
Row_Bus_Util =  0.092504 
CoL_Bus_Util = 0.172625 
Either_Row_CoL_Bus_Util = 0.251023 
Issued_on_Two_Bus_Simul_Util = 0.014106 
issued_two_Eff = 0.056195 
queue_avg = 46.377510 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=46.3775
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=322624 n_nop=242234 n_act=14828 n_pre=14812 n_ref_event=0 n_req=52836 n_rd=51824 n_rd_L2_A=0 n_write=0 n_wr_bk=4048 bw_util=0.6927
n_activity=275643 dram_eff=0.8108
bk0: 3345a 138348i bk1: 3264a 141713i bk2: 3228a 142129i bk3: 3245a 144209i bk4: 3180a 148890i bk5: 3144a 149428i bk6: 3163a 146620i bk7: 3140a 147433i bk8: 3126a 146004i bk9: 3161a 147101i bk10: 3285a 139442i bk11: 3285a 138022i bk12: 3331a 140848i bk13: 3346a 136650i bk14: 3277a 136841i bk15: 3304a 142700i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.719358
Row_Buffer_Locality_read = 0.723256
Row_Buffer_Locality_write = 0.519763
Bank_Level_Parallism = 10.860118
Bank_Level_Parallism_Col = 6.565074
Bank_Level_Parallism_Ready = 3.168951
write_to_read_ratio_blp_rw_average = 0.229232
GrpLevelPara = 3.352677 

BW Util details:
bwutil = 0.692720 
total_CMD = 322624 
util_bw = 223488 
Wasted_Col = 46336 
Wasted_Row = 1434 
Idle = 51366 

BW Util Bottlenecks: 
RCDc_limit = 74538 
RCDWRc_limit = 708 
WTRc_limit = 26288 
RTWc_limit = 59869 
CCDLc_limit = 28311 
rwq = 0 
CCDLc_limit_alone = 19982 
WTRc_limit_alone = 24070 
RTWc_limit_alone = 53758 

Commands details: 
total_CMD = 322624 
n_nop = 242234 
Read = 51824 
Write = 0 
L2_Alloc = 0 
L2_WB = 4048 
n_act = 14828 
n_pre = 14812 
n_ref = 0 
n_req = 52836 
total_req = 55872 

Dual Bus Interface Util: 
issued_total_row = 29640 
issued_total_col = 55872 
Row_Bus_Util =  0.091872 
CoL_Bus_Util = 0.173180 
Either_Row_CoL_Bus_Util = 0.249176 
Issued_on_Two_Bus_Simul_Util = 0.015876 
issued_two_Eff = 0.063714 
queue_avg = 48.206573 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=48.2066

========= L2 cache stats =========
L2_cache_bank[0]: Access = 35387, Miss = 25831, Miss_rate = 0.730, Pending_hits = 54, Reservation_fails = 785
L2_cache_bank[1]: Access = 33963, Miss = 25780, Miss_rate = 0.759, Pending_hits = 42, Reservation_fails = 0
L2_cache_bank[2]: Access = 34171, Miss = 25654, Miss_rate = 0.751, Pending_hits = 35, Reservation_fails = 0
L2_cache_bank[3]: Access = 34731, Miss = 26051, Miss_rate = 0.750, Pending_hits = 43, Reservation_fails = 273
L2_cache_bank[4]: Access = 35659, Miss = 25920, Miss_rate = 0.727, Pending_hits = 559, Reservation_fails = 322
L2_cache_bank[5]: Access = 35458, Miss = 26010, Miss_rate = 0.734, Pending_hits = 63, Reservation_fails = 1259
L2_cache_bank[6]: Access = 35229, Miss = 25914, Miss_rate = 0.736, Pending_hits = 60, Reservation_fails = 655
L2_cache_bank[7]: Access = 34845, Miss = 25835, Miss_rate = 0.741, Pending_hits = 47, Reservation_fails = 0
L2_cache_bank[8]: Access = 35674, Miss = 26011, Miss_rate = 0.729, Pending_hits = 70, Reservation_fails = 1852
L2_cache_bank[9]: Access = 35988, Miss = 25992, Miss_rate = 0.722, Pending_hits = 73, Reservation_fails = 366
L2_cache_bank[10]: Access = 34752, Miss = 25726, Miss_rate = 0.740, Pending_hits = 56, Reservation_fails = 131
L2_cache_bank[11]: Access = 35409, Miss = 26075, Miss_rate = 0.736, Pending_hits = 32, Reservation_fails = 167
L2_cache_bank[12]: Access = 35481, Miss = 25786, Miss_rate = 0.727, Pending_hits = 534, Reservation_fails = 16
L2_cache_bank[13]: Access = 34725, Miss = 26046, Miss_rate = 0.750, Pending_hits = 48, Reservation_fails = 1345
L2_cache_bank[14]: Access = 35005, Miss = 26010, Miss_rate = 0.743, Pending_hits = 67, Reservation_fails = 737
L2_cache_bank[15]: Access = 35551, Miss = 25804, Miss_rate = 0.726, Pending_hits = 60, Reservation_fails = 443
L2_cache_bank[16]: Access = 36480, Miss = 25916, Miss_rate = 0.710, Pending_hits = 59, Reservation_fails = 691
L2_cache_bank[17]: Access = 35291, Miss = 25938, Miss_rate = 0.735, Pending_hits = 52, Reservation_fails = 103
L2_cache_bank[18]: Access = 34493, Miss = 25950, Miss_rate = 0.752, Pending_hits = 43, Reservation_fails = 483
L2_cache_bank[19]: Access = 35460, Miss = 25846, Miss_rate = 0.729, Pending_hits = 46, Reservation_fails = 901
L2_cache_bank[20]: Access = 35454, Miss = 25947, Miss_rate = 0.732, Pending_hits = 559, Reservation_fails = 1386
L2_cache_bank[21]: Access = 34318, Miss = 25694, Miss_rate = 0.749, Pending_hits = 47, Reservation_fails = 457
L2_cache_bank[22]: Access = 35765, Miss = 25935, Miss_rate = 0.725, Pending_hits = 61, Reservation_fails = 897
L2_cache_bank[23]: Access = 34835, Miss = 25889, Miss_rate = 0.743, Pending_hits = 46, Reservation_fails = 541
L2_total_cache_accesses = 844124
L2_total_cache_misses = 621560
L2_total_cache_miss_rate = 0.7363
L2_total_cache_pending_hits = 2756
L2_total_cache_reservation_fails = 13810
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 158345
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2756
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 328229
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 13810
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 293331
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 2756
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 61463
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 782661
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 61463
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 1075
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 12735
L2_cache_data_port_util = 0.073
L2_cache_fill_port_util = 0.206

icnt_total_pkts_mem_to_simt=844124
icnt_total_pkts_simt_to_mem=844124
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 844124
Req_Network_cycles = 125807
Req_Network_injected_packets_per_cycle =       6.7097 
Req_Network_conflicts_per_cycle =       1.8247
Req_Network_conflicts_per_cycle_util =       2.0119
Req_Bank_Level_Parallism =       7.3980
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       1.6758
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =      22.4602

Reply_Network_injected_packets_num = 844124
Reply_Network_cycles = 125807
Reply_Network_injected_packets_per_cycle =        6.7097
Reply_Network_conflicts_per_cycle =        1.9398
Reply_Network_conflicts_per_cycle_util =       2.1395
Reply_Bank_Level_Parallism =       7.4005
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.2892
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.2237
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 19 min, 16 sec (1156 sec)
gpgpu_simulation_rate = 25281 (inst/sec)
gpgpu_simulation_rate = 108 (cycle/sec)
gpgpu_silicon_slowdown = 12638888x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffceb25237c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffceb252370..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffceb252368..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffceb252360..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffceb252378..

GPGPU-Sim PTX: cudaLaunch for 0x0x56056943119c (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z8afforestiPKmPKiPii 
GPGPU-Sim PTX: pushing kernel '_Z8afforestiPKmPKiPii' to stream 0, gridDim= (1784,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z8afforestiPKmPKiPii'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z8afforestiPKmPKiPii'
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z8afforestiPKmPKiPii'
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z8afforestiPKmPKiPii'
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z8afforestiPKmPKiPii'
GPGPU-Sim uArch: Shader 18 bind to kernel 3 '_Z8afforestiPKmPKiPii'
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z8afforestiPKmPKiPii'
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z8afforestiPKmPKiPii'
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z8afforestiPKmPKiPii'
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z8afforestiPKmPKiPii'
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z8afforestiPKmPKiPii'
GPGPU-Sim uArch: Shader 24 bind to kernel 3 '_Z8afforestiPKmPKiPii'
GPGPU-Sim uArch: Shader 25 bind to kernel 3 '_Z8afforestiPKmPKiPii'
GPGPU-Sim uArch: Shader 26 bind to kernel 3 '_Z8afforestiPKmPKiPii'
GPGPU-Sim uArch: Shader 27 bind to kernel 3 '_Z8afforestiPKmPKiPii'
GPGPU-Sim uArch: Shader 28 bind to kernel 3 '_Z8afforestiPKmPKiPii'
GPGPU-Sim uArch: Shader 29 bind to kernel 3 '_Z8afforestiPKmPKiPii'
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z8afforestiPKmPKiPii'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z8afforestiPKmPKiPii'
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z8afforestiPKmPKiPii'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z8afforestiPKmPKiPii'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z8afforestiPKmPKiPii'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z8afforestiPKmPKiPii'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z8afforestiPKmPKiPii'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z8afforestiPKmPKiPii'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z8afforestiPKmPKiPii'
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z8afforestiPKmPKiPii'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z8afforestiPKmPKiPii'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z8afforestiPKmPKiPii'
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z8afforestiPKmPKiPii'
Destroy streams for kernel 3: size 0
kernel_name = _Z8afforestiPKmPKiPii 
kernel_launch_uid = 3 
gpu_sim_cycle = 103507
gpu_sim_insn = 14801556
gpu_ipc =     143.0005
gpu_tot_sim_cycle = 229314
gpu_tot_sim_insn = 44026619
gpu_tot_ipc =     191.9927
gpu_tot_issued_cta = 5352
gpu_occupancy = 82.8429% 
gpu_tot_occupancy = 84.6470% 
max_total_param_size = 0
gpu_stall_dramfull = 1377856
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       6.7797
partiton_level_parallism_total  =       6.7413
partiton_level_parallism_util =       7.3819
partiton_level_parallism_util_total  =       7.4368
L2_BW  =     296.1384 GB/Sec
L2_BW_total  =     294.4597 GB/Sec
gpu_total_sim_rate=21795

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 79718, Miss = 47628, Miss_rate = 0.597, Pending_hits = 9907, Reservation_fails = 216388
	L1D_cache_core[1]: Access = 78708, Miss = 47146, Miss_rate = 0.599, Pending_hits = 9751, Reservation_fails = 220728
	L1D_cache_core[2]: Access = 79742, Miss = 47777, Miss_rate = 0.599, Pending_hits = 9665, Reservation_fails = 229569
	L1D_cache_core[3]: Access = 78704, Miss = 47143, Miss_rate = 0.599, Pending_hits = 9685, Reservation_fails = 227118
	L1D_cache_core[4]: Access = 80030, Miss = 48146, Miss_rate = 0.602, Pending_hits = 9989, Reservation_fails = 229600
	L1D_cache_core[5]: Access = 79425, Miss = 47561, Miss_rate = 0.599, Pending_hits = 9716, Reservation_fails = 225146
	L1D_cache_core[6]: Access = 78686, Miss = 47373, Miss_rate = 0.602, Pending_hits = 9843, Reservation_fails = 220669
	L1D_cache_core[7]: Access = 79894, Miss = 47832, Miss_rate = 0.599, Pending_hits = 9764, Reservation_fails = 237594
	L1D_cache_core[8]: Access = 79714, Miss = 47687, Miss_rate = 0.598, Pending_hits = 9726, Reservation_fails = 227454
	L1D_cache_core[9]: Access = 79601, Miss = 47849, Miss_rate = 0.601, Pending_hits = 9732, Reservation_fails = 230062
	L1D_cache_core[10]: Access = 79849, Miss = 47951, Miss_rate = 0.601, Pending_hits = 9827, Reservation_fails = 220442
	L1D_cache_core[11]: Access = 78308, Miss = 46996, Miss_rate = 0.600, Pending_hits = 9817, Reservation_fails = 232384
	L1D_cache_core[12]: Access = 77583, Miss = 46605, Miss_rate = 0.601, Pending_hits = 9842, Reservation_fails = 226025
	L1D_cache_core[13]: Access = 78469, Miss = 46980, Miss_rate = 0.599, Pending_hits = 9850, Reservation_fails = 227881
	L1D_cache_core[14]: Access = 79702, Miss = 47855, Miss_rate = 0.600, Pending_hits = 9991, Reservation_fails = 230229
	L1D_cache_core[15]: Access = 78829, Miss = 47264, Miss_rate = 0.600, Pending_hits = 9702, Reservation_fails = 221586
	L1D_cache_core[16]: Access = 79766, Miss = 47887, Miss_rate = 0.600, Pending_hits = 9631, Reservation_fails = 230413
	L1D_cache_core[17]: Access = 78014, Miss = 47076, Miss_rate = 0.603, Pending_hits = 9882, Reservation_fails = 232952
	L1D_cache_core[18]: Access = 77281, Miss = 46162, Miss_rate = 0.597, Pending_hits = 9592, Reservation_fails = 240103
	L1D_cache_core[19]: Access = 80240, Miss = 48017, Miss_rate = 0.598, Pending_hits = 9714, Reservation_fails = 235055
	L1D_cache_core[20]: Access = 79967, Miss = 47934, Miss_rate = 0.599, Pending_hits = 10075, Reservation_fails = 233790
	L1D_cache_core[21]: Access = 79675, Miss = 48066, Miss_rate = 0.603, Pending_hits = 10096, Reservation_fails = 224185
	L1D_cache_core[22]: Access = 78827, Miss = 47236, Miss_rate = 0.599, Pending_hits = 9530, Reservation_fails = 223206
	L1D_cache_core[23]: Access = 80424, Miss = 47965, Miss_rate = 0.596, Pending_hits = 9880, Reservation_fails = 208478
	L1D_cache_core[24]: Access = 78978, Miss = 47489, Miss_rate = 0.601, Pending_hits = 9893, Reservation_fails = 236725
	L1D_cache_core[25]: Access = 78150, Miss = 47119, Miss_rate = 0.603, Pending_hits = 9938, Reservation_fails = 233148
	L1D_cache_core[26]: Access = 79793, Miss = 47623, Miss_rate = 0.597, Pending_hits = 9812, Reservation_fails = 228062
	L1D_cache_core[27]: Access = 79411, Miss = 47608, Miss_rate = 0.600, Pending_hits = 9778, Reservation_fails = 229841
	L1D_cache_core[28]: Access = 81037, Miss = 48379, Miss_rate = 0.597, Pending_hits = 10007, Reservation_fails = 227111
	L1D_cache_core[29]: Access = 78899, Miss = 47446, Miss_rate = 0.601, Pending_hits = 9544, Reservation_fails = 218001
	L1D_total_cache_accesses = 2377424
	L1D_total_cache_misses = 1425800
	L1D_total_cache_miss_rate = 0.5997
	L1D_total_cache_pending_hits = 294179
	L1D_total_cache_reservation_fails = 6823945
	L1D_cache_data_port_util = 0.103
	L1D_cache_fill_port_util = 0.223
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 595982
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 294179
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 827140
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 6821929
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 598660
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 294179
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 61463
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2016
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2315961
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 61463

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 450291
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 6371638
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 2016
ctas_completed 5352, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
1643, 1634, 1636, 1672, 1636, 1662, 1670, 1649, 1675, 1711, 1704, 1713, 1682, 1682, 1696, 1754, 1663, 1634, 1656, 1656, 1678, 1656, 1663, 1662, 1599, 1614, 1621, 1599, 1599, 1614, 1599, 1606, 
gpgpu_n_tot_thrd_icount = 50288192
gpgpu_n_tot_w_icount = 1571506
gpgpu_n_stall_shd_mem = 2830662
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1484410
gpgpu_n_mem_write_global = 61463
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 6680911
gpgpu_n_store_insn = 357613
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5480448
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 2632787
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 197875
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4722174	W0_Idle:187777	W0_Scoreboard:19106559	W1:22256	W2:1771	W3:556	W4:339	W5:321	W6:344	W7:378	W8:320	W9:376	W10:425	W11:372	W12:510	W13:557	W14:653	W15:764	W16:1258	W17:1816	W18:2763	W19:4011	W20:5714	W21:8610	W22:10461	W23:12991	W24:14537	W25:16090	W26:14751	W27:13714	W28:12594	W29:14182	W30:17349	W31:28233	W32:1362490
single_issue_nums: WS0:392797	WS1:393004	WS2:392890	WS3:392815	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 11406400 {8:1425800,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 2458520 {40:61463,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 2344400 {40:58610,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 57032000 {40:1425800,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 491704 {8:61463,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 2344400 {40:58610,}
maxmflatency = 9539 
max_icnt2mem_latency = 6595 
maxmrqlatency = 4474 
max_icnt2sh_latency = 116 
averagemflatency = 902 
avg_icnt2mem_latency = 205 
avg_mrq_latency = 114 
avg_icnt2sh_latency = 3 
mrq_lat_table:202035 	21465 	32579 	61402 	125228 	185325 	231422 	216223 	120806 	31963 	2760 	237 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	176915 	374439 	504637 	404834 	69231 	15619 	198 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	24314 	11327 	4756 	1973 	682547 	273414 	182461 	196095 	127926 	33894 	6280 	886 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	1299029 	163470 	52570 	23465 	6877 	462 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3 	23 	117 	53 	10 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        61        63        64        64        61        64        62        64        64        64 
dram[1]:        64        64        64        64        64        64        52        59        64        64        62        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        57        57        64        64        63        64        62        62        64        64 
dram[3]:        64        64        64        64        64        64        63        61        56        64        63        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        57        63        64        64        64        64        63        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        61        64        63        60        63        60        64        64 
dram[6]:        64        64        64        64        64        64        57        56        64        64        63        64        63        64        64        64 
dram[7]:        64        64        64        64        64        64        54        61        62        64        64        64        64        64        64        64 
dram[8]:        64        64        63        64        64        64        61        55        64        64        64        62        64        64        64        64 
dram[9]:        64        64        64        64        64        64        65        57        64        64        64        64        62        64        64        64 
dram[10]:        64        64        64        64        64        64        62        62        64        64        64        64        64        61        64        64 
dram[11]:        64        64        64        64        64        64        62        65        60        64        64        63        64        64        64        64 
maximum service time to same row:
dram[0]:      5805      5804      6028      6036      6208      6219      6314      6324      6702      6696      6660      6655      5746      5745      5752      5751 
dram[1]:      5838      5848      5990      5989      6192      6192      6289      6289      6607      6642      6642      6606      5734      5703      5740      5709 
dram[2]:      5807      5806      5994      5965      6115      6081      6204      6190      6585      6590      6557      6588      5611      5580      5617      5586 
dram[3]:      5808      5808      5957      5918      6063      6197      6086      6298      6537      6578      6525      6557      5641      5642      5647      5649 
dram[4]:      5807      5807      6028      6036      6215      6222      6335      6340      6697      6698      6646      6663      5746      5745      5753      5753 
dram[5]:      5839      5850      5990      5990      6196      6183      6277      6277      6603      6630      6612      6628      5734      5703      5741      5710 
dram[6]:      5806      5806      6000      5969      6104      6067      6165      6105      6587      6586      6578      6571      5611      5580      5618      5587 
dram[7]:      5807      5806      5969      5915      6061      6180      6072      6241      6557      6571      6536      6600      5641      5642      5648      5648 
dram[8]:      5804      5804      6030      6039      6201      6211      6253      6262      6682      6666      6647      6652      5746      5745      5752      5751 
dram[9]:      5836      5848      5993      5992      6186      6160      6229      6231      6567      6588      6550      6582      5734      5703      5740      5709 
dram[10]:      5806      5806      5990      5966      6089      6080      6215      6158      6609      6601      6571      6576      5611      5580      5617      5586 
dram[11]:      5807      5806      5962      5915      6063      6197      6089      6314      6582      6607      6525      6575      5641      5641      5647      5648 
average row accesses per activate:
dram[0]:  3.275000  3.430809  3.435718  3.422018  3.259814  3.406198  3.215790  3.307975  3.268243  3.281594  3.271756  3.333857  3.561053  3.383455  3.341489  3.466455 
dram[1]:  3.478398  3.443071  3.328709  3.299743  3.289600  3.337310  3.247755  3.360490  3.214544  3.386994  3.263375  3.267938  3.434828  3.545697  3.373701  3.289855 
dram[2]:  3.380952  3.399277  3.314093  3.461132  3.257662  3.343987  3.391070  3.322025  3.276474  3.344503  3.339148  3.315817  3.322155  3.458701  3.410390  3.289581 
dram[3]:  3.427297  3.465289  3.430183  3.460388  3.315817  3.398919  3.201772  3.255398  3.282850  3.308505  3.429941  3.401622  3.385460  3.505980  3.268268  3.480021 
dram[4]:  3.401133  3.440372  3.450276  3.333855  3.345632  3.494731  3.234430  3.357979  3.271850  3.331386  3.361507  3.378138  3.367495  3.550136  3.361562  3.490217 
dram[5]:  3.294147  3.307274  3.272443  3.457673  3.321296  3.352371  3.374733  3.326596  3.312468  3.395800  3.271728  3.321374  3.406184  3.435832  3.364252  3.401850 
dram[6]:  3.331807  3.542473  3.427424  3.379310  3.376874  3.402993  3.364916  3.323253  3.314433  3.341245  3.202375  3.335106  3.332824  3.461739  3.317124  3.418617 
dram[7]:  3.456623  3.370483  3.262363  3.438853  3.244664  3.275698  3.282254  3.355249  3.405434  3.266701  3.223301  3.327007  3.310845  3.458222  3.456835  3.455585 
dram[8]:  3.449064  3.477381  3.339516  3.430868  3.355026  3.354856  3.267913  3.457701  3.281365  3.243786  3.209769  3.336425  3.370543  3.534446  3.264426  3.403926 
dram[9]:  3.318089  3.444961  3.338358  3.343996  3.332980  3.408197  3.324552  3.352201  3.200000  3.317641  3.207911  3.234742  3.305777  3.450980  3.328321  3.385965 
dram[10]:  3.467443  3.467265  3.363163  3.427957  3.338839  3.429360  3.346072  3.351058  3.379164  3.336870  3.353411  3.291272  3.467192  3.398353  3.293822  3.233200 
dram[11]:  3.414271  3.517615  3.336288  3.577889  3.349308  3.383152  3.283069  3.433407  3.341069  3.366594  3.359631  3.381449  3.422521  3.490794  3.390422  3.459302 
average row locality = 1231446/366305 = 3.361805
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      6275      6426      6251      6205      6183      6026      5983      6177      6225      6121      6285      6224      6621      6359      6275      6418 
dram[1]:      6459      6539      6101      6281      6041      6028      6026      6185      6099      6222      6199      6370      6444      6489      6346      6440 
dram[2]:      6387      6436      6236      6408      6144      6046      6180      6240      6145      6251      6362      6293      6394      6515      6422      6296 
dram[3]:      6385      6395      6250      6109      6119      6161      6380      6054      6088      6127      6293      6150      6329      6600      6386      6388 
dram[4]:      6461      6520      6107      6256      6039      6174      6262      6187      6301      6136      6460      6316      6362      6406      6485      6456 
dram[5]:      6385      6540      6134      6193      6127      6097      6205      6127      6319      6168      6106      6336      6355      6549      6311      6476 
dram[6]:      6403      6445      6261      6235      6180      6240      6089      6248      6294      6195      6058      6124      6396      6506      6270      6431 
dram[7]:      6510      6480      6129      6220      6109      6089      6107      6201      6381      6222      6167      5990      6481      6354      6584      6509 
dram[8]:      6492      6390      6347      6263      6213      6159      6166      6250      6116      6001      6099      6332      6378      6423      6362      6446 
dram[9]:      6386      6522      6288      6241      6169      6112      6182      6270      6085      6000      6182      6059      6494      6544      6496      6418 
dram[10]:      6407      6424      6328      6238      6141      6087      6178      6048      6255      6156      6146      6115      6461      6461      6414      6303 
dram[11]:      6508      6347      6262      6273      6164      6098      6079      6059      6058      6072      6413      6343      6482      6493      6370      6401 
total dram reads = 1205025
bank skew: 6621/5983 = 1.11
chip skew: 100928/100054 = 1.01
number of total write accesses:
dram[0]:       576       576       544       544       512       513       508       509       540       545       576       585       577       576       573       576 
dram[1]:       572       576       548       548       508       504       488       504       533       525       580       572       573       577       577       572 
dram[2]:       577       577       545       547       508       508       496       500       544       548       584       572       576       572       571       577 
dram[3]:       576       576       545       548       509       508       504       509       532       544       580       569       576       567       576       576 
dram[4]:       576       576       549       540       508       508       504       504       550       548       568       572       576       576       576       576 
dram[5]:       576       575       544       549       505       497       501       508       548       552       572       576       573       576       577       576 
dram[6]:       576       576       549       540       512       508       504       504       544       560       580       584       572       576       568       572 
dram[7]:       575       572       549       540       496       500       501       508       548       540       564       575       576       576       572       572 
dram[8]:       576       576       540       550       509       512       509       501       537       532       576       576       576       576       576       576 
dram[9]:       576       576       539       544       508       500       512       504       556       524       576       568       576       576       576       576 
dram[10]:       572       572       544       548       504       508       504       509       540       536       580       580       576       568       576       576 
dram[11]:       571       572       544       540       504       505       504       512       532       544       577       584       576       569       572       573 
total dram writes = 105542
bank skew: 585/488 = 1.20
chip skew: 8830/8757 = 1.01
average mf latency per bank:
dram[0]:        815       841       826       799       823       817       816       799      1115       995       859       867       882       865       868       889
dram[1]:        818       865       811       867       801       846       780       835      1070      1103       873       941       818       896       881       911
dram[2]:       1092      1070      1038      1102      1047      1062      1040      1069      1274      1450      1173      1184      1091      1114      1077      1139
dram[3]:        894       863       896       851       879       870       857       820      1152      1045      1038      1037       917       926       918       924
dram[4]:       1161      1166      1125      1203      1123      1149      1114      1128      1561      1733      1349      1321      1154      1234      1195      1202
dram[5]:        931      1017       956      1020       952      1015       911       972      1232      1393      1008      1055       963      1046       964      1041
dram[6]:        921      1033       917      1023       881       985       844       978      1142      1394       968      1034       935      1061       935      1044
dram[7]:       1529      1315      1556      1292      1528      1299      1478      1303      2019      1884      1779      1544      1578      1386      1548      1395
dram[8]:        990       995       968       992       961       999       937       977      1348      1380      1094      1064      1002      1056       975      1037
dram[9]:       1239      1095      1214      1115      1206      1106      1204      1098      1642      1643      1350      1241      1285      1153      1280      1154
dram[10]:        908       924       906       874       900       883       879       853      1187      1093       974       911       906       893       924       910
dram[11]:        919       881       857       844       877       841       856       800      1248      1103       932       884       922       880       985       879
maximum mf latency per bank:
dram[0]:       8084      8267      7995      7898      7641      7359      7769      7515      8019      8087      7957      7457      7781      7812      7988      7866
dram[1]:       7147      8675      7398      8658      7491      7894      7480      8311      7376      7837      8052      8666      8104      8251      8653      8475
dram[2]:       9306      8577      9364      8465      8716      8871      8959      8444      8711      8790      8808      8860      8727      8380      9539      9057
dram[3]:       7645      7139      8666      7678      7781      7605      7927      7460      8105      7120      7902      7684      8015      8072      8247      8493
dram[4]:       8438      8873      8305      9096      7829      7855      7982      8508      8205      8153      7875      8804      7573      8254      7864      8302
dram[5]:       8502      7712      8385      7910      8184      7667      8600      7608      8650      7406      8103      7775      8178      8154      8049      8143
dram[6]:       9455      8791      8604      8825      8589      8370      8011      8607      8814      8884      8333      8595      8186      9225      8165      8836
dram[7]:       7414      7830      7447      7007      6970      7302      7126      7739      7463      8332      7699      7732      7477      8594      7559      8169
dram[8]:       8422      8217      8547      8027      8484      7655      8128      8021      8768      8000      8269      8134      8404      9064      8026      8405
dram[9]:       8769      8061      7554      8655      7202      7629      8050      7971      8288      7812      7762      7706      7736      8551      8264      8881
dram[10]:       8253      8536      7131      7637      7578      7720      7679      7943      7675      7958      7150      7949      7252      7981      7414      7891
dram[11]:       8128      8248      8454      7551      8196      7279      7747      7390      7953      8401      7736      7609      8964      7541      8206      7764

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=588062 n_nop=428617 n_act=30501 n_pre=30485 n_ref_event=0 n_req=102266 n_rd=100054 n_rd_L2_A=0 n_write=0 n_wr_bk=8830 bw_util=0.7406
n_activity=526145 dram_eff=0.8278
bk0: 6275a 239005i bk1: 6426a 236945i bk2: 6251a 238912i bk3: 6205a 239339i bk4: 6183a 240599i bk5: 6026a 246126i bk6: 5983a 238527i bk7: 6177a 235008i bk8: 6225a 229773i bk9: 6121a 241934i bk10: 6285a 236996i bk11: 6224a 227909i bk12: 6621a 216089i bk13: 6359a 228036i bk14: 6275a 233407i bk15: 6418a 230015i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.701748
Row_Buffer_Locality_read = 0.708248
Row_Buffer_Locality_write = 0.407776
Bank_Level_Parallism = 11.094845
Bank_Level_Parallism_Col = 6.336149
Bank_Level_Parallism_Ready = 3.289616
write_to_read_ratio_blp_rw_average = 0.154410
GrpLevelPara = 3.303543 

BW Util details:
bwutil = 0.740629 
total_CMD = 588062 
util_bw = 435536 
Wasted_Col = 82429 
Wasted_Row = 2423 
Idle = 67674 

BW Util Bottlenecks: 
RCDc_limit = 136768 
RCDWRc_limit = 3399 
WTRc_limit = 64138 
RTWc_limit = 73156 
CCDLc_limit = 48367 
rwq = 0 
CCDLc_limit_alone = 36690 
WTRc_limit_alone = 59048 
RTWc_limit_alone = 66569 

Commands details: 
total_CMD = 588062 
n_nop = 428617 
Read = 100054 
Write = 0 
L2_Alloc = 0 
L2_WB = 8830 
n_act = 30501 
n_pre = 30485 
n_ref = 0 
n_req = 102266 
total_req = 108884 

Dual Bus Interface Util: 
issued_total_row = 60986 
issued_total_col = 108884 
Row_Bus_Util =  0.103707 
CoL_Bus_Util = 0.185157 
Either_Row_CoL_Bus_Util = 0.271136 
Issued_on_Two_Bus_Simul_Util = 0.017728 
issued_two_Eff = 0.065383 
queue_avg = 49.164135 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=49.1641
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=588062 n_nop=427963 n_act=30614 n_pre=30598 n_ref_event=0 n_req=102462 n_rd=100269 n_rd_L2_A=0 n_write=0 n_wr_bk=8757 bw_util=0.7416
n_activity=525530 dram_eff=0.8298
bk0: 6459a 240119i bk1: 6539a 230480i bk2: 6101a 239886i bk3: 6281a 234032i bk4: 6041a 245566i bk5: 6028a 246577i bk6: 6026a 246590i bk7: 6185a 241699i bk8: 6099a 236474i bk9: 6222a 231511i bk10: 6199a 228736i bk11: 6370a 227285i bk12: 6444a 227300i bk13: 6489a 216775i bk14: 6346a 227391i bk15: 6440a 225341i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.701216
Row_Buffer_Locality_read = 0.707367
Row_Buffer_Locality_write = 0.419973
Bank_Level_Parallism = 11.125262
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 3.262399
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.741595 
total_CMD = 588062 
util_bw = 436104 
Wasted_Col = 81659 
Wasted_Row = 2207 
Idle = 68092 

BW Util Bottlenecks: 
RCDc_limit = 136348 
RCDWRc_limit = 3379 
WTRc_limit = 60485 
RTWc_limit = 76038 
CCDLc_limit = 47656 
rwq = 0 
CCDLc_limit_alone = 36193 
WTRc_limit_alone = 55775 
RTWc_limit_alone = 69285 

Commands details: 
total_CMD = 588062 
n_nop = 427963 
Read = 100269 
Write = 0 
L2_Alloc = 0 
L2_WB = 8757 
n_act = 30614 
n_pre = 30598 
n_ref = 0 
n_req = 102462 
total_req = 109026 

Dual Bus Interface Util: 
issued_total_row = 61212 
issued_total_col = 109026 
Row_Bus_Util =  0.104091 
CoL_Bus_Util = 0.185399 
Either_Row_CoL_Bus_Util = 0.272249 
Issued_on_Two_Bus_Simul_Util = 0.017241 
issued_two_Eff = 0.063330 
queue_avg = 50.226780 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=50.2268
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=588062 n_nop=427238 n_act=30721 n_pre=30705 n_ref_event=0 n_req=102959 n_rd=100755 n_rd_L2_A=0 n_write=0 n_wr_bk=8802 bw_util=0.7452
n_activity=526465 dram_eff=0.8324
bk0: 6387a 228145i bk1: 6436a 228441i bk2: 6236a 226542i bk3: 6408a 223232i bk4: 6144a 234104i bk5: 6046a 237682i bk6: 6180a 237409i bk7: 6240a 226811i bk8: 6145a 235818i bk9: 6251a 225888i bk10: 6362a 219422i bk11: 6293a 223707i bk12: 6394a 216807i bk13: 6515a 214201i bk14: 6422a 221209i bk15: 6296a 215878i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.701619
Row_Buffer_Locality_read = 0.707459
Row_Buffer_Locality_write = 0.434664
Bank_Level_Parallism = 11.348762
Bank_Level_Parallism_Col = 6.506480
Bank_Level_Parallism_Ready = 3.405943
write_to_read_ratio_blp_rw_average = 0.149334
GrpLevelPara = 3.335572 

BW Util details:
bwutil = 0.745207 
total_CMD = 588062 
util_bw = 438228 
Wasted_Col = 80930 
Wasted_Row = 2020 
Idle = 66884 

BW Util Bottlenecks: 
RCDc_limit = 136461 
RCDWRc_limit = 3332 
WTRc_limit = 66682 
RTWc_limit = 75999 
CCDLc_limit = 48142 
rwq = 0 
CCDLc_limit_alone = 35463 
WTRc_limit_alone = 60965 
RTWc_limit_alone = 69037 

Commands details: 
total_CMD = 588062 
n_nop = 427238 
Read = 100755 
Write = 0 
L2_Alloc = 0 
L2_WB = 8802 
n_act = 30721 
n_pre = 30705 
n_ref = 0 
n_req = 102959 
total_req = 109557 

Dual Bus Interface Util: 
issued_total_row = 61426 
issued_total_col = 109557 
Row_Bus_Util =  0.104455 
CoL_Bus_Util = 0.186302 
Either_Row_CoL_Bus_Util = 0.273481 
Issued_on_Two_Bus_Simul_Util = 0.017275 
issued_two_Eff = 0.063168 
queue_avg = 51.705193 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=51.7052
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=588062 n_nop=428219 n_act=30349 n_pre=30333 n_ref_event=0 n_req=102416 n_rd=100214 n_rd_L2_A=0 n_write=0 n_wr_bk=8795 bw_util=0.7415
n_activity=525135 dram_eff=0.8303
bk0: 6385a 240952i bk1: 6395a 234204i bk2: 6250a 233020i bk3: 6109a 244333i bk4: 6119a 245630i bk5: 6161a 231664i bk6: 6380a 238785i bk7: 6054a 237809i bk8: 6088a 240671i bk9: 6127a 235057i bk10: 6293a 231340i bk11: 6150a 229524i bk12: 6329a 229595i bk13: 6600a 217197i bk14: 6386a 227348i bk15: 6388a 233505i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.703669
Row_Buffer_Locality_read = 0.709701
Row_Buffer_Locality_write = 0.429155
Bank_Level_Parallism = 11.117960
Bank_Level_Parallism_Col = 6.410302
Bank_Level_Parallism_Ready = 3.309674
write_to_read_ratio_blp_rw_average = 0.161434
GrpLevelPara = 3.339063 

BW Util details:
bwutil = 0.741480 
total_CMD = 588062 
util_bw = 436036 
Wasted_Col = 82117 
Wasted_Row = 1703 
Idle = 68206 

BW Util Bottlenecks: 
RCDc_limit = 137782 
RCDWRc_limit = 3352 
WTRc_limit = 61314 
RTWc_limit = 82427 
CCDLc_limit = 47818 
rwq = 0 
CCDLc_limit_alone = 35841 
WTRc_limit_alone = 56491 
RTWc_limit_alone = 75273 

Commands details: 
total_CMD = 588062 
n_nop = 428219 
Read = 100214 
Write = 0 
L2_Alloc = 0 
L2_WB = 8795 
n_act = 30349 
n_pre = 30333 
n_ref = 0 
n_req = 102416 
total_req = 109009 

Dual Bus Interface Util: 
issued_total_row = 60682 
issued_total_col = 109009 
Row_Bus_Util =  0.103190 
CoL_Bus_Util = 0.185370 
Either_Row_CoL_Bus_Util = 0.271813 
Issued_on_Two_Bus_Simul_Util = 0.016747 
issued_two_Eff = 0.061610 
queue_avg = 50.177925 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=50.1779
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=588062 n_nop=427679 n_act=30474 n_pre=30458 n_ref_event=0 n_req=103131 n_rd=100928 n_rd_L2_A=0 n_write=0 n_wr_bk=8807 bw_util=0.7464
n_activity=526239 dram_eff=0.8341
bk0: 6461a 221004i bk1: 6520a 216833i bk2: 6107a 236763i bk3: 6256a 224588i bk4: 6039a 238792i bk5: 6174a 246685i bk6: 6262a 230676i bk7: 6187a 231972i bk8: 6301a 223054i bk9: 6136a 224797i bk10: 6460a 222389i bk11: 6316a 220183i bk12: 6362a 219925i bk13: 6406a 220612i bk14: 6485a 219515i bk15: 6456a 225623i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.704512
Row_Buffer_Locality_read = 0.710724
Row_Buffer_Locality_write = 0.419882
Bank_Level_Parallism = 11.333053
Bank_Level_Parallism_Col = 6.529781
Bank_Level_Parallism_Ready = 3.413466
write_to_read_ratio_blp_rw_average = 0.155456
GrpLevelPara = 3.344373 

BW Util details:
bwutil = 0.746418 
total_CMD = 588062 
util_bw = 438940 
Wasted_Col = 80348 
Wasted_Row = 1875 
Idle = 66899 

BW Util Bottlenecks: 
RCDc_limit = 135178 
RCDWRc_limit = 3391 
WTRc_limit = 59249 
RTWc_limit = 76827 
CCDLc_limit = 46838 
rwq = 0 
CCDLc_limit_alone = 35309 
WTRc_limit_alone = 54671 
RTWc_limit_alone = 69876 

Commands details: 
total_CMD = 588062 
n_nop = 427679 
Read = 100928 
Write = 0 
L2_Alloc = 0 
L2_WB = 8807 
n_act = 30474 
n_pre = 30458 
n_ref = 0 
n_req = 103131 
total_req = 109735 

Dual Bus Interface Util: 
issued_total_row = 60932 
issued_total_col = 109735 
Row_Bus_Util =  0.103615 
CoL_Bus_Util = 0.186604 
Either_Row_CoL_Bus_Util = 0.272731 
Issued_on_Two_Bus_Simul_Util = 0.017488 
issued_two_Eff = 0.064122 
queue_avg = 52.550201 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=52.5502
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=588062 n_nop=428114 n_act=30633 n_pre=30617 n_ref_event=0 n_req=102634 n_rd=100428 n_rd_L2_A=0 n_write=0 n_wr_bk=8805 bw_util=0.743
n_activity=525599 dram_eff=0.8313
bk0: 6385a 229786i bk1: 6540a 217644i bk2: 6134a 231042i bk3: 6193a 231750i bk4: 6127a 228113i bk5: 6097a 243103i bk6: 6205a 235714i bk7: 6127a 238850i bk8: 6319a 218351i bk9: 6168a 223843i bk10: 6106a 231955i bk11: 6336a 218795i bk12: 6355a 226936i bk13: 6549a 214901i bk14: 6311a 227127i bk15: 6476a 222813i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.701532
Row_Buffer_Locality_read = 0.707990
Row_Buffer_Locality_write = 0.407525
Bank_Level_Parallism = 11.327381
Bank_Level_Parallism_Col = 6.490076
Bank_Level_Parallism_Ready = 3.383452
write_to_read_ratio_blp_rw_average = 0.153768
GrpLevelPara = 3.332793 

BW Util details:
bwutil = 0.743003 
total_CMD = 588062 
util_bw = 436932 
Wasted_Col = 81297 
Wasted_Row = 1787 
Idle = 68046 

BW Util Bottlenecks: 
RCDc_limit = 136120 
RCDWRc_limit = 3475 
WTRc_limit = 65724 
RTWc_limit = 73629 
CCDLc_limit = 47415 
rwq = 0 
CCDLc_limit_alone = 35265 
WTRc_limit_alone = 60081 
RTWc_limit_alone = 67122 

Commands details: 
total_CMD = 588062 
n_nop = 428114 
Read = 100428 
Write = 0 
L2_Alloc = 0 
L2_WB = 8805 
n_act = 30633 
n_pre = 30617 
n_ref = 0 
n_req = 102634 
total_req = 109233 

Dual Bus Interface Util: 
issued_total_row = 61250 
issued_total_col = 109233 
Row_Bus_Util =  0.104156 
CoL_Bus_Util = 0.185751 
Either_Row_CoL_Bus_Util = 0.271992 
Issued_on_Two_Bus_Simul_Util = 0.017915 
issued_two_Eff = 0.065865 
queue_avg = 51.701145 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=51.7011
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=588062 n_nop=428342 n_act=30473 n_pre=30457 n_ref_event=0 n_req=102582 n_rd=100375 n_rd_L2_A=0 n_write=0 n_wr_bk=8825 bw_util=0.7428
n_activity=526125 dram_eff=0.8302
bk0: 6403a 229245i bk1: 6445a 225539i bk2: 6261a 234975i bk3: 6235a 231838i bk4: 6180a 243127i bk5: 6240a 238532i bk6: 6089a 247045i bk7: 6248a 225176i bk8: 6294a 232827i bk9: 6195a 230277i bk10: 6058a 242625i bk11: 6124a 236624i bk12: 6396a 226382i bk13: 6506a 224517i bk14: 6270a 236619i bk15: 6431a 231720i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.702940
Row_Buffer_Locality_read = 0.708971
Row_Buffer_Locality_write = 0.428636
Bank_Level_Parallism = 11.121630
Bank_Level_Parallism_Col = 6.382693
Bank_Level_Parallism_Ready = 3.326417
write_to_read_ratio_blp_rw_average = 0.156086
GrpLevelPara = 3.317095 

BW Util details:
bwutil = 0.742779 
total_CMD = 588062 
util_bw = 436800 
Wasted_Col = 82285 
Wasted_Row = 1784 
Idle = 67193 

BW Util Bottlenecks: 
RCDc_limit = 137108 
RCDWRc_limit = 3356 
WTRc_limit = 65351 
RTWc_limit = 77491 
CCDLc_limit = 49147 
rwq = 0 
CCDLc_limit_alone = 36782 
WTRc_limit_alone = 60133 
RTWc_limit_alone = 70344 

Commands details: 
total_CMD = 588062 
n_nop = 428342 
Read = 100375 
Write = 0 
L2_Alloc = 0 
L2_WB = 8825 
n_act = 30473 
n_pre = 30457 
n_ref = 0 
n_req = 102582 
total_req = 109200 

Dual Bus Interface Util: 
issued_total_row = 60930 
issued_total_col = 109200 
Row_Bus_Util =  0.103612 
CoL_Bus_Util = 0.185695 
Either_Row_CoL_Bus_Util = 0.271604 
Issued_on_Two_Bus_Simul_Util = 0.017702 
issued_two_Eff = 0.065177 
queue_avg = 49.784164 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=49.7842
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=588062 n_nop=427760 n_act=30674 n_pre=30658 n_ref_event=0 n_req=102727 n_rd=100533 n_rd_L2_A=0 n_write=0 n_wr_bk=8764 bw_util=0.7434
n_activity=526037 dram_eff=0.8311
bk0: 6510a 216225i bk1: 6480a 215037i bk2: 6129a 221708i bk3: 6220a 229772i bk4: 6109a 238083i bk5: 6089a 240857i bk6: 6107a 239553i bk7: 6201a 233487i bk8: 6381a 221174i bk9: 6222a 218947i bk10: 6167a 218718i bk11: 5990a 222928i bk12: 6481a 215666i bk13: 6354a 216766i bk14: 6584a 218038i bk15: 6509a 217413i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.701403
Row_Buffer_Locality_read = 0.707887
Row_Buffer_Locality_write = 0.404284
Bank_Level_Parallism = 11.410099
Bank_Level_Parallism_Col = 6.625143
Bank_Level_Parallism_Ready = 3.458256
write_to_read_ratio_blp_rw_average = 0.168279
GrpLevelPara = 3.371378 

BW Util details:
bwutil = 0.743439 
total_CMD = 588062 
util_bw = 437188 
Wasted_Col = 82393 
Wasted_Row = 1485 
Idle = 66996 

BW Util Bottlenecks: 
RCDc_limit = 139354 
RCDWRc_limit = 3590 
WTRc_limit = 63229 
RTWc_limit = 90051 
CCDLc_limit = 47463 
rwq = 0 
CCDLc_limit_alone = 34962 
WTRc_limit_alone = 58426 
RTWc_limit_alone = 82353 

Commands details: 
total_CMD = 588062 
n_nop = 427760 
Read = 100533 
Write = 0 
L2_Alloc = 0 
L2_WB = 8764 
n_act = 30674 
n_pre = 30658 
n_ref = 0 
n_req = 102727 
total_req = 109297 

Dual Bus Interface Util: 
issued_total_row = 61332 
issued_total_col = 109297 
Row_Bus_Util =  0.104295 
CoL_Bus_Util = 0.185860 
Either_Row_CoL_Bus_Util = 0.272594 
Issued_on_Two_Bus_Simul_Util = 0.017561 
issued_two_Eff = 0.064422 
queue_avg = 53.768887 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=53.7689
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=588062 n_nop=428038 n_act=30548 n_pre=30532 n_ref_event=0 n_req=102641 n_rd=100437 n_rd_L2_A=0 n_write=0 n_wr_bk=8798 bw_util=0.743
n_activity=525544 dram_eff=0.8314
bk0: 6492a 230610i bk1: 6390a 231958i bk2: 6347a 234696i bk3: 6263a 230860i bk4: 6213a 230829i bk5: 6159a 235724i bk6: 6166a 236993i bk7: 6250a 230165i bk8: 6116a 235985i bk9: 6001a 239385i bk10: 6099a 235799i bk11: 6332a 227532i bk12: 6378a 229089i bk13: 6423a 220446i bk14: 6362a 224693i bk15: 6446a 217890i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.702380
Row_Buffer_Locality_read = 0.708693
Row_Buffer_Locality_write = 0.414701
Bank_Level_Parallism = 11.216760
Bank_Level_Parallism_Col = 6.411455
Bank_Level_Parallism_Ready = 3.335513
write_to_read_ratio_blp_rw_average = 0.153397
GrpLevelPara = 3.320557 

BW Util details:
bwutil = 0.743017 
total_CMD = 588062 
util_bw = 436940 
Wasted_Col = 81463 
Wasted_Row = 2038 
Idle = 67621 

BW Util Bottlenecks: 
RCDc_limit = 135760 
RCDWRc_limit = 3317 
WTRc_limit = 64857 
RTWc_limit = 75198 
CCDLc_limit = 47995 
rwq = 0 
CCDLc_limit_alone = 36080 
WTRc_limit_alone = 59577 
RTWc_limit_alone = 68563 

Commands details: 
total_CMD = 588062 
n_nop = 428038 
Read = 100437 
Write = 0 
L2_Alloc = 0 
L2_WB = 8798 
n_act = 30548 
n_pre = 30532 
n_ref = 0 
n_req = 102641 
total_req = 109235 

Dual Bus Interface Util: 
issued_total_row = 61080 
issued_total_col = 109235 
Row_Bus_Util =  0.103867 
CoL_Bus_Util = 0.185754 
Either_Row_CoL_Bus_Util = 0.272121 
Issued_on_Two_Bus_Simul_Util = 0.017500 
issued_two_Eff = 0.064309 
queue_avg = 51.115372 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=51.1154
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=588062 n_nop=427961 n_act=30820 n_pre=30804 n_ref_event=0 n_req=102645 n_rd=100448 n_rd_L2_A=0 n_write=0 n_wr_bk=8787 bw_util=0.743
n_activity=526642 dram_eff=0.8297
bk0: 6386a 225940i bk1: 6522a 226650i bk2: 6288a 232055i bk3: 6241a 236922i bk4: 6169a 241239i bk5: 6112a 240622i bk6: 6182a 242905i bk7: 6270a 238593i bk8: 6085a 237877i bk9: 6000a 235119i bk10: 6182a 232253i bk11: 6059a 232796i bk12: 6494a 207256i bk13: 6544a 216157i bk14: 6496a 223230i bk15: 6418a 215629i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.699742
Row_Buffer_Locality_read = 0.705898
Row_Buffer_Locality_write = 0.418298
Bank_Level_Parallism = 11.206958
Bank_Level_Parallism_Col = 6.372935
Bank_Level_Parallism_Ready = 3.284106
write_to_read_ratio_blp_rw_average = 0.151674
GrpLevelPara = 3.313131 

BW Util details:
bwutil = 0.743017 
total_CMD = 588062 
util_bw = 436940 
Wasted_Col = 82902 
Wasted_Row = 1682 
Idle = 66538 

BW Util Bottlenecks: 
RCDc_limit = 138911 
RCDWRc_limit = 3492 
WTRc_limit = 68016 
RTWc_limit = 76269 
CCDLc_limit = 50644 
rwq = 0 
CCDLc_limit_alone = 37953 
WTRc_limit_alone = 62154 
RTWc_limit_alone = 69440 

Commands details: 
total_CMD = 588062 
n_nop = 427961 
Read = 100448 
Write = 0 
L2_Alloc = 0 
L2_WB = 8787 
n_act = 30820 
n_pre = 30804 
n_ref = 0 
n_req = 102645 
total_req = 109235 

Dual Bus Interface Util: 
issued_total_row = 61624 
issued_total_col = 109235 
Row_Bus_Util =  0.104792 
CoL_Bus_Util = 0.185754 
Either_Row_CoL_Bus_Util = 0.272252 
Issued_on_Two_Bus_Simul_Util = 0.018294 
issued_two_Eff = 0.067195 
queue_avg = 50.910767 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=50.9108
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=588062 n_nop=427727 n_act=30368 n_pre=30352 n_ref_event=0 n_req=102362 n_rd=100162 n_rd_L2_A=0 n_write=0 n_wr_bk=8793 bw_util=0.7411
n_activity=525851 dram_eff=0.8288
bk0: 6407a 238044i bk1: 6424a 235726i bk2: 6328a 240531i bk3: 6238a 235643i bk4: 6141a 243531i bk5: 6087a 247704i bk6: 6178a 243264i bk7: 6048a 237919i bk8: 6255a 234362i bk9: 6156a 241938i bk10: 6146a 235638i bk11: 6115a 229002i bk12: 6461a 234416i bk13: 6461a 227627i bk14: 6414a 228861i bk15: 6303a 224617i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.703327
Row_Buffer_Locality_read = 0.709660
Row_Buffer_Locality_write = 0.415000
Bank_Level_Parallism = 11.050938
Bank_Level_Parallism_Col = 6.347974
Bank_Level_Parallism_Ready = 3.300601
write_to_read_ratio_blp_rw_average = 0.155396
GrpLevelPara = 3.323294 

BW Util details:
bwutil = 0.741112 
total_CMD = 588062 
util_bw = 435820 
Wasted_Col = 81860 
Wasted_Row = 2634 
Idle = 67748 

BW Util Bottlenecks: 
RCDc_limit = 134462 
RCDWRc_limit = 3215 
WTRc_limit = 61766 
RTWc_limit = 80762 
CCDLc_limit = 47215 
rwq = 0 
CCDLc_limit_alone = 35009 
WTRc_limit_alone = 56902 
RTWc_limit_alone = 73420 

Commands details: 
total_CMD = 588062 
n_nop = 427727 
Read = 100162 
Write = 0 
L2_Alloc = 0 
L2_WB = 8793 
n_act = 30368 
n_pre = 30352 
n_ref = 0 
n_req = 102362 
total_req = 108955 

Dual Bus Interface Util: 
issued_total_row = 60720 
issued_total_col = 108955 
Row_Bus_Util =  0.103254 
CoL_Bus_Util = 0.185278 
Either_Row_CoL_Bus_Util = 0.272650 
Issued_on_Two_Bus_Simul_Util = 0.015883 
issued_two_Eff = 0.058253 
queue_avg = 48.437313 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=48.4373
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=588062 n_nop=428855 n_act=30130 n_pre=30114 n_ref_event=0 n_req=102621 n_rd=100422 n_rd_L2_A=0 n_write=0 n_wr_bk=8779 bw_util=0.7428
n_activity=525625 dram_eff=0.831
bk0: 6508a 228055i bk1: 6347a 230384i bk2: 6262a 234716i bk3: 6273a 239639i bk4: 6164a 242261i bk5: 6098a 238311i bk6: 6079a 247342i bk7: 6059a 246637i bk8: 6058a 242293i bk9: 6072a 239479i bk10: 6413a 227435i bk11: 6343a 222696i bk12: 6482a 223664i bk13: 6493a 218166i bk14: 6370a 224139i bk15: 6401a 230427i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.706395
Row_Buffer_Locality_read = 0.712443
Row_Buffer_Locality_write = 0.430196
Bank_Level_Parallism = 11.137546
Bank_Level_Parallism_Col = 6.468657
Bank_Level_Parallism_Ready = 3.381201
write_to_read_ratio_blp_rw_average = 0.156928
GrpLevelPara = 3.336782 

BW Util details:
bwutil = 0.742786 
total_CMD = 588062 
util_bw = 436804 
Wasted_Col = 81229 
Wasted_Row = 2269 
Idle = 67760 

BW Util Bottlenecks: 
RCDc_limit = 134215 
RCDWRc_limit = 3322 
WTRc_limit = 63606 
RTWc_limit = 78115 
CCDLc_limit = 48534 
rwq = 0 
CCDLc_limit_alone = 36147 
WTRc_limit_alone = 58341 
RTWc_limit_alone = 70993 

Commands details: 
total_CMD = 588062 
n_nop = 428855 
Read = 100422 
Write = 0 
L2_Alloc = 0 
L2_WB = 8779 
n_act = 30130 
n_pre = 30114 
n_ref = 0 
n_req = 102621 
total_req = 109201 

Dual Bus Interface Util: 
issued_total_row = 60244 
issued_total_col = 109201 
Row_Bus_Util =  0.102445 
CoL_Bus_Util = 0.185696 
Either_Row_CoL_Bus_Util = 0.270732 
Issued_on_Two_Bus_Simul_Util = 0.017410 
issued_two_Eff = 0.064306 
queue_avg = 51.004807 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=51.0048

========= L2 cache stats =========
L2_cache_bank[0]: Access = 65000, Miss = 50098, Miss_rate = 0.771, Pending_hits = 116, Reservation_fails = 1512
L2_cache_bank[1]: Access = 61992, Miss = 49956, Miss_rate = 0.806, Pending_hits = 105, Reservation_fails = 56
L2_cache_bank[2]: Access = 62247, Miss = 49715, Miss_rate = 0.799, Pending_hits = 77, Reservation_fails = 667
L2_cache_bank[3]: Access = 63579, Miss = 50554, Miss_rate = 0.795, Pending_hits = 105, Reservation_fails = 854
L2_cache_bank[4]: Access = 65451, Miss = 50270, Miss_rate = 0.768, Pending_hits = 1154, Reservation_fails = 602
L2_cache_bank[5]: Access = 64800, Miss = 50485, Miss_rate = 0.779, Pending_hits = 134, Reservation_fails = 1792
L2_cache_bank[6]: Access = 64842, Miss = 50230, Miss_rate = 0.775, Pending_hits = 116, Reservation_fails = 1516
L2_cache_bank[7]: Access = 63898, Miss = 49984, Miss_rate = 0.782, Pending_hits = 116, Reservation_fails = 435
L2_cache_bank[8]: Access = 65517, Miss = 50477, Miss_rate = 0.770, Pending_hits = 170, Reservation_fails = 2317
L2_cache_bank[9]: Access = 65742, Miss = 50451, Miss_rate = 0.767, Pending_hits = 152, Reservation_fails = 1429
L2_cache_bank[10]: Access = 63419, Miss = 49942, Miss_rate = 0.787, Pending_hits = 113, Reservation_fails = 131
L2_cache_bank[11]: Access = 64790, Miss = 50486, Miss_rate = 0.779, Pending_hits = 94, Reservation_fails = 440
L2_cache_bank[12]: Access = 64951, Miss = 49951, Miss_rate = 0.769, Pending_hits = 1146, Reservation_fails = 393
L2_cache_bank[13]: Access = 63609, Miss = 50424, Miss_rate = 0.793, Pending_hits = 126, Reservation_fails = 1896
L2_cache_bank[14]: Access = 63697, Miss = 50468, Miss_rate = 0.792, Pending_hits = 150, Reservation_fails = 3693
L2_cache_bank[15]: Access = 65560, Miss = 50065, Miss_rate = 0.764, Pending_hits = 153, Reservation_fails = 3969
L2_cache_bank[16]: Access = 67355, Miss = 50173, Miss_rate = 0.745, Pending_hits = 148, Reservation_fails = 1197
L2_cache_bank[17]: Access = 64562, Miss = 50264, Miss_rate = 0.779, Pending_hits = 104, Reservation_fails = 750
L2_cache_bank[18]: Access = 63029, Miss = 50282, Miss_rate = 0.798, Pending_hits = 113, Reservation_fails = 1280
L2_cache_bank[19]: Access = 64899, Miss = 50166, Miss_rate = 0.773, Pending_hits = 97, Reservation_fails = 1032
L2_cache_bank[20]: Access = 64873, Miss = 50330, Miss_rate = 0.776, Pending_hits = 1143, Reservation_fails = 1386
L2_cache_bank[21]: Access = 62595, Miss = 49832, Miss_rate = 0.796, Pending_hits = 131, Reservation_fails = 996
L2_cache_bank[22]: Access = 65874, Miss = 50336, Miss_rate = 0.764, Pending_hits = 111, Reservation_fails = 1791
L2_cache_bank[23]: Access = 63592, Miss = 50086, Miss_rate = 0.788, Pending_hits = 102, Reservation_fails = 1034
L2_total_cache_accesses = 1545873
L2_total_cache_misses = 1205025
L2_total_cache_miss_rate = 0.7795
L2_total_cache_pending_hits = 5976
L2_total_cache_reservation_fails = 31168
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 273409
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5976
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 651914
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 31168
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 553111
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 5976
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 61463
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1484410
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 61463
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 1
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 6557
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 24610
L2_cache_data_port_util = 0.061
L2_cache_fill_port_util = 0.219

icnt_total_pkts_mem_to_simt=1545873
icnt_total_pkts_simt_to_mem=1545873
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 1545873
Req_Network_cycles = 229314
Req_Network_injected_packets_per_cycle =       6.7413 
Req_Network_conflicts_per_cycle =       1.7264
Req_Network_conflicts_per_cycle_util =       1.8871
Req_Bank_Level_Parallism =       7.3688
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       1.4689
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =      26.8767

Reply_Network_injected_packets_num = 1545873
Reply_Network_cycles = 229314
Reply_Network_injected_packets_per_cycle =        6.7413
Reply_Network_conflicts_per_cycle =        2.3729
Reply_Network_conflicts_per_cycle_util =       2.5937
Reply_Bank_Level_Parallism =       7.3685
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.3439
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.2247
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 33 min, 40 sec (2020 sec)
gpgpu_simulation_rate = 21795 (inst/sec)
gpgpu_simulation_rate = 113 (cycle/sec)
gpgpu_silicon_slowdown = 12079646x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffceb25239c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffceb252390..

GPGPU-Sim PTX: cudaLaunch for 0x0x560569430ff7 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z8compressiPi 
GPGPU-Sim PTX: pushing kernel '_Z8compressiPi' to stream 0, gridDim= (1784,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z8compressiPi'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 15 bind to kernel 4 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 16 bind to kernel 4 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 17 bind to kernel 4 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 18 bind to kernel 4 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 19 bind to kernel 4 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 20 bind to kernel 4 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 21 bind to kernel 4 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 22 bind to kernel 4 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 23 bind to kernel 4 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 24 bind to kernel 4 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 25 bind to kernel 4 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 26 bind to kernel 4 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 27 bind to kernel 4 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 28 bind to kernel 4 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 29 bind to kernel 4 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z8compressiPi'
Destroy streams for kernel 4: size 0
kernel_name = _Z8compressiPi 
kernel_launch_uid = 4 
gpu_sim_cycle = 14017
gpu_sim_insn = 7763942
gpu_ipc =     553.8947
gpu_tot_sim_cycle = 243331
gpu_tot_sim_insn = 51790561
gpu_tot_ipc =     212.8400
gpu_tot_issued_cta = 7136
gpu_occupancy = 91.2435% 
gpu_tot_occupancy = 84.9089% 
max_total_param_size = 0
gpu_stall_dramfull = 1377856
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       4.0818
partiton_level_parallism_total  =       6.5881
partiton_level_parallism_util =       7.2059
partiton_level_parallism_util_total  =       7.4283
L2_BW  =     178.2943 GB/Sec
L2_BW_total  =     287.7680 GB/Sec
gpu_total_sim_rate=24212

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 82133, Miss = 49551, Miss_rate = 0.603, Pending_hits = 9929, Reservation_fails = 217503
	L1D_cache_core[1]: Access = 81036, Miss = 49003, Miss_rate = 0.605, Pending_hits = 9756, Reservation_fails = 222004
	L1D_cache_core[2]: Access = 82040, Miss = 49604, Miss_rate = 0.605, Pending_hits = 9669, Reservation_fails = 230689
	L1D_cache_core[3]: Access = 81037, Miss = 49002, Miss_rate = 0.605, Pending_hits = 9691, Reservation_fails = 228552
	L1D_cache_core[4]: Access = 82478, Miss = 50100, Miss_rate = 0.607, Pending_hits = 10003, Reservation_fails = 230566
	L1D_cache_core[5]: Access = 81874, Miss = 49505, Miss_rate = 0.605, Pending_hits = 9733, Reservation_fails = 226292
	L1D_cache_core[6]: Access = 81020, Miss = 49233, Miss_rate = 0.608, Pending_hits = 9848, Reservation_fails = 221811
	L1D_cache_core[7]: Access = 82263, Miss = 49721, Miss_rate = 0.604, Pending_hits = 9776, Reservation_fails = 238702
	L1D_cache_core[8]: Access = 82167, Miss = 49640, Miss_rate = 0.604, Pending_hits = 9736, Reservation_fails = 228495
	L1D_cache_core[9]: Access = 81980, Miss = 49739, Miss_rate = 0.607, Pending_hits = 9736, Reservation_fails = 231245
	L1D_cache_core[10]: Access = 82271, Miss = 49872, Miss_rate = 0.606, Pending_hits = 9841, Reservation_fails = 221564
	L1D_cache_core[11]: Access = 80767, Miss = 48949, Miss_rate = 0.606, Pending_hits = 9818, Reservation_fails = 233235
	L1D_cache_core[12]: Access = 80034, Miss = 48558, Miss_rate = 0.607, Pending_hits = 9847, Reservation_fails = 227128
	L1D_cache_core[13]: Access = 80923, Miss = 48933, Miss_rate = 0.605, Pending_hits = 9860, Reservation_fails = 229021
	L1D_cache_core[14]: Access = 82121, Miss = 49778, Miss_rate = 0.606, Pending_hits = 9995, Reservation_fails = 231178
	L1D_cache_core[15]: Access = 81281, Miss = 49217, Miss_rate = 0.606, Pending_hits = 9723, Reservation_fails = 222748
	L1D_cache_core[16]: Access = 82217, Miss = 49843, Miss_rate = 0.606, Pending_hits = 9642, Reservation_fails = 231212
	L1D_cache_core[17]: Access = 80301, Miss = 48901, Miss_rate = 0.609, Pending_hits = 9886, Reservation_fails = 234218
	L1D_cache_core[18]: Access = 79768, Miss = 48148, Miss_rate = 0.604, Pending_hits = 9596, Reservation_fails = 241129
	L1D_cache_core[19]: Access = 82567, Miss = 49876, Miss_rate = 0.604, Pending_hits = 9719, Reservation_fails = 236304
	L1D_cache_core[20]: Access = 82417, Miss = 49888, Miss_rate = 0.605, Pending_hits = 10090, Reservation_fails = 235103
	L1D_cache_core[21]: Access = 82053, Miss = 49956, Miss_rate = 0.609, Pending_hits = 10112, Reservation_fails = 225360
	L1D_cache_core[22]: Access = 81242, Miss = 49158, Miss_rate = 0.605, Pending_hits = 9545, Reservation_fails = 224505
	L1D_cache_core[23]: Access = 82589, Miss = 49695, Miss_rate = 0.602, Pending_hits = 9884, Reservation_fails = 210058
	L1D_cache_core[24]: Access = 81227, Miss = 49283, Miss_rate = 0.607, Pending_hits = 9902, Reservation_fails = 238146
	L1D_cache_core[25]: Access = 80565, Miss = 49041, Miss_rate = 0.609, Pending_hits = 9947, Reservation_fails = 234193
	L1D_cache_core[26]: Access = 82090, Miss = 49448, Miss_rate = 0.602, Pending_hits = 9828, Reservation_fails = 229356
	L1D_cache_core[27]: Access = 81877, Miss = 49561, Miss_rate = 0.605, Pending_hits = 9782, Reservation_fails = 230781
	L1D_cache_core[28]: Access = 83490, Miss = 50334, Miss_rate = 0.603, Pending_hits = 10022, Reservation_fails = 228160
	L1D_cache_core[29]: Access = 81351, Miss = 49399, Miss_rate = 0.607, Pending_hits = 9548, Reservation_fails = 218988
	L1D_total_cache_accesses = 2449179
	L1D_total_cache_misses = 1482936
	L1D_total_cache_miss_rate = 0.6055
	L1D_total_cache_pending_hits = 294464
	L1D_total_cache_reservation_fails = 6858246
	L1D_cache_data_port_util = 0.101
	L1D_cache_fill_port_util = 0.223
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 610237
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 294464
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 841467
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 6856230
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 641469
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 294464
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 61542
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2016
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2387637
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 61542

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 484592
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 6371638
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 2016
ctas_completed 7136, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
1931, 1922, 1924, 1960, 1924, 1957, 1958, 1937, 1945, 1981, 1981, 1983, 1952, 1952, 1966, 2024, 1933, 1904, 1926, 1926, 1948, 1926, 1933, 1932, 1851, 1866, 1873, 1851, 1851, 1866, 1851, 1865, 
gpgpu_n_tot_thrd_icount = 58524704
gpgpu_n_tot_w_icount = 1828897
gpgpu_n_stall_shd_mem = 2830721
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1541546
gpgpu_n_mem_write_global = 61542
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 7594267
gpgpu_n_store_insn = 357717
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6393856
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 2632846
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 197875
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4756534	W0_Idle:196935	W0_Scoreboard:19863662	W1:22676	W2:1834	W3:570	W4:339	W5:328	W6:344	W7:378	W8:320	W9:376	W10:425	W11:372	W12:510	W13:557	W14:653	W15:771	W16:1258	W17:1816	W18:2771	W19:4011	W20:5714	W21:8610	W22:10461	W23:12991	W24:14537	W25:16090	W26:14751	W27:13714	W28:12594	W29:14182	W30:17349	W31:28233	W32:1619362
single_issue_nums: WS0:457161	WS1:457354	WS2:457225	WS3:457157	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 11863488 {8:1482936,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 2461680 {40:61542,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 2344400 {40:58610,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 59317440 {40:1482936,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 492336 {8:61542,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 2344400 {40:58610,}
maxmflatency = 9539 
max_icnt2mem_latency = 6595 
maxmrqlatency = 4474 
max_icnt2sh_latency = 116 
averagemflatency = 882 
avg_icnt2mem_latency = 199 
avg_mrq_latency = 110 
avg_icnt2sh_latency = 3 
mrq_lat_table:214557 	25042 	37784 	68207 	134979 	189612 	231844 	216261 	120806 	31963 	2760 	237 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	183303 	424767 	505136 	404834 	69231 	15619 	198 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	24314 	11327 	4756 	1973 	727088 	283462 	184871 	196311 	127926 	33894 	6280 	886 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	1330318 	175255 	60251 	28024 	8607 	633 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3 	33 	117 	53 	10 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        62        63        64        64        62        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        59        59        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        63        62        64        64        64        64        62        62        64        64 
dram[3]:        64        64        64        64        64        64        63        61        62        64        63        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        59        63        64        64        64        64        63        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        61        64        63        62        63        61        64        64 
dram[6]:        64        64        64        64        64        64        60        61        64        64        63        64        63        64        64        64 
dram[7]:        64        64        64        64        64        64        61        62        62        64        64        64        64        64        64        64 
dram[8]:        64        64        63        64        64        64        61        59        64        64        64        62        64        64        64        64 
dram[9]:        64        64        64        64        64        64        65        61        64        64        64        64        62        64        64        64 
dram[10]:        64        64        64        64        64        64        63        62        64        64        64        64        64        61        64        64 
dram[11]:        64        64        64        64        64        64        63        65        62        64        64        63        64        64        64        64 
maximum service time to same row:
dram[0]:      5805      5804      6028      6036      6208      6219      6314      6324      6702      6696      6660      6655      5746      5745      5752      5751 
dram[1]:      5838      5848      5990      5989      6192      6192      6289      6289      6607      6642      6642      6606      5734      5703      5740      5709 
dram[2]:      5807      5806      5994      5965      6115      6081      6204      6190      6585      6590      6557      6588      5611      5580      5617      5586 
dram[3]:      5808      5808      5957      5918      6063      6197      6086      6298      6537      6578      6525      6557      5641      5642      5647      5649 
dram[4]:      5807      5807      6028      6036      6215      6222      6335      6340      6697      6698      6646      6663      5746      5745      5753      5753 
dram[5]:      5839      5850      5990      5990      6196      6183      6277      6277      6603      6630      6612      6628      5734      5703      5741      5710 
dram[6]:      5806      5806      6000      5969      6104      6067      6165      6105      6587      6586      6578      6571      5611      5580      5618      5587 
dram[7]:      5807      5806      5969      5915      6061      6180      6072      6241      6557      6571      6536      6600      5641      5642      5648      5648 
dram[8]:      5804      5804      6030      6039      6201      6211      6253      6262      6682      6666      6647      6652      5746      5745      5752      5751 
dram[9]:      5836      5848      5993      5992      6186      6160      6229      6231      6567      6588      6550      6582      5734      5703      5740      5709 
dram[10]:      5806      5806      5990      5966      6089      6080      6215      6158      6609      6601      6571      6576      5611      5580      5617      5586 
dram[11]:      5807      5806      5962      5915      6063      6197      6089      6314      6582      6607      6525      6575      5641      5641      5647      5648 
average row accesses per activate:
dram[0]:  3.384419  3.539865  3.553648  3.536349  3.371134  3.519050  3.326681  3.416754  3.376410  3.376569  3.377665  3.433943  3.662815  3.476116  3.444675  3.572785 
dram[1]:  3.586968  3.545501  3.442789  3.406875  3.396699  3.456169  3.362151  3.475558  3.322182  3.502128  3.386865  3.383884  3.545786  3.656533  3.480809  3.386534 
dram[2]:  3.484770  3.511340  3.426570  3.570750  3.364956  3.451351  3.509667  3.433854  3.389698  3.453264  3.452125  3.435766  3.421400  3.559875  3.516598  3.391437 
dram[3]:  3.538502  3.580423  3.543408  3.579326  3.430313  3.511327  3.305160  3.366789  3.399158  3.431207  3.551302  3.521294  3.490605  3.607365  3.370815  3.586390 
dram[4]:  3.506680  3.544284  3.563947  3.438313  3.465620  3.615938  3.339737  3.471338  3.388241  3.445975  3.476626  3.488263  3.468492  3.653513  3.453947  3.597677 
dram[5]:  3.401309  3.403258  3.377604  3.572207  3.433492  3.462076  3.483511  3.446628  3.420891  3.522837  3.388192  3.442967  3.507322  3.544336  3.472179  3.505641 
dram[6]:  3.433723  3.653970  3.530198  3.481736  3.490385  3.512533  3.472462  3.434443  3.423136  3.459474  3.302937  3.442144  3.428789  3.560291  3.412493  3.520995 
dram[7]:  3.565578  3.474619  3.371948  3.551836  3.349610  3.387165  3.394114  3.466914  3.522941  3.377436  3.327384  3.441860  3.406281  3.554434  3.557949  3.558320 
dram[8]:  3.551867  3.583643  3.442159  3.544385  3.462797  3.468833  3.375129  3.568723  3.385340  3.354617  3.323243  3.454265  3.467251  3.633190  3.366049  3.510572 
dram[9]:  3.424150  3.556760  3.445021  3.462304  3.441099  3.523186  3.447133  3.462866  3.308363  3.427415  3.317653  3.350156  3.401590  3.545829  3.422422  3.493821 
dram[10]:  3.580867  3.575342  3.468328  3.536193  3.444976  3.545154  3.451271  3.469697  3.492876  3.451562  3.473404  3.409234  3.576440  3.495634  3.399699  3.330997 
dram[11]:  3.516906  3.628247  3.444849  3.703621  3.463583  3.493492  3.397571  3.555064  3.453714  3.483225  3.479039  3.496362  3.522681  3.591076  3.488831  3.569620 
average row locality = 1274053/367082 = 3.470759
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      6503      6649      6488      6431      6412      6244      6207      6398      6449      6319      6510      6429      6829      6551      6487      6630 
dram[1]:      6683      6752      6332      6503      6252      6261      6256      6415      6321      6452      6456      6618      6671      6711      6566      6647 
dram[2]:      6605      6667      6466      6626      6364      6258      6411      6468      6379      6476      6596      6543      6603      6724      6637      6509 
dram[3]:      6611      6623      6475      6338      6345      6383      6600      6279      6322      6373      6535      6389      6544      6813      6601      6602 
dram[4]:      6680      6739      6327      6470      6274      6407      6480      6414      6547      6369      6700      6544      6571      6615      6681      6670 
dram[5]:      6611      6751      6349      6417      6352      6311      6423      6363      6544      6418      6342      6587      6562      6771      6532      6692 
dram[6]:      6617      6667      6467      6442      6406      6459      6304      6475      6522      6433      6266      6339      6598      6706      6468      6648 
dram[7]:      6734      6702      6353      6443      6324      6314      6333      6422      6620      6451      6384      6219      6689      6549      6795      6721 
dram[8]:      6704      6604      6560      6489      6433      6383      6386      6469      6331      6224      6333      6578      6579      6621      6578      6663 
dram[9]:      6605      6749      6507      6477      6387      6333      6425      6495      6309      6220      6415      6297      6700      6742      6694      6641 
dram[10]:      6632      6643      6544      6457      6354      6311      6390      6283      6484      6386      6385      6353      6687      6664      6635      6508 
dram[11]:      6722      6562      6484      6513      6389      6315      6309      6295      6284      6301      6660      6581      6690      6698      6573      6624 
total dram reads = 1247627
bank skew: 6829/6207 = 1.10
chip skew: 104488/103536 = 1.01
number of total write accesses:
dram[0]:       576       576       544       544       512       513       508       509       540       545       576       585       577       576       573       576 
dram[1]:       572       576       548       548       508       504       488       504       533       525       580       572       573       577       577       572 
dram[2]:       577       577       545       547       508       508       496       500       544       548       584       572       576       572       571       577 
dram[3]:       576       576       545       548       509       508       504       509       532       544       580       569       576       567       576       576 
dram[4]:       576       576       549       540       508       508       504       504       550       548       568       572       576       576       576       576 
dram[5]:       576       575       544       549       505       497       501       508       548       552       572       576       573       576       577       576 
dram[6]:       576       576       549       540       512       508       505       504       544       560       580       584       572       576       568       573 
dram[7]:       575       572       549       540       496       500       501       508       548       540       564       575       576       576       572       572 
dram[8]:       576       576       540       550       510       512       509       501       537       532       576       576       576       576       576       576 
dram[9]:       576       576       539       544       508       500       512       504       556       524       576       568       576       576       576       576 
dram[10]:       572       572       544       548       504       508       504       510       540       536       580       580       576       568       576       576 
dram[11]:       571       572       544       540       504       505       504       513       532       544       577       584       576       569       572       573 
total dram writes = 105547
bank skew: 585/488 = 1.20
chip skew: 8830/8757 = 1.01
average mf latency per bank:
dram[0]:        805       831       813       788       809       804       802       787      1093       980       847       858       873       857       857       877
dram[1]:        808       855       799       855       789       831       767       821      1049      1081       858       925       808       885       869       899
dram[2]:       1074      1052      1019      1083      1027      1042      1019      1047      1246      1418      1151      1160      1075      1097      1060      1120
dram[3]:        882       852       883       838       863       855       844       807      1127      1023      1019      1019       906       915       906       911
dram[4]:       1141      1147      1104      1181      1098      1124      1092      1105      1522      1689      1320      1295      1136      1214      1177      1181
dram[5]:        918      1003       941      1002       934       997       896       953      1207      1358       990      1035       951      1030       949      1025
dram[6]:        909      1017       905      1008       866       967       831       960      1120      1362       955      1019       924      1048       924      1027
dram[7]:       1498      1291      1521      1266      1493      1270      1443      1275      1967      1837      1740      1510      1548      1364      1518      1369
dram[8]:        976       980       953       975       944       980       920       960      1320      1349      1074      1044       989      1043       960      1020
dram[9]:       1217      1077      1191      1093      1181      1083      1176      1077      1604      1605      1321      1216      1264      1137      1260      1134
dram[10]:        894       911       893       862       886       867       866       837      1163      1072       957       897       894       884       911       899
dram[11]:        907       870       844       830       862       828       841       786      1222      1082       917       871       911       871       972       868
maximum mf latency per bank:
dram[0]:       8084      8267      7995      7898      7641      7359      7769      7515      8019      8087      7957      7457      7781      7812      7988      7866
dram[1]:       7147      8675      7398      8658      7491      7894      7480      8311      7376      7837      8052      8666      8104      8251      8653      8475
dram[2]:       9306      8577      9364      8465      8716      8871      8959      8444      8711      8790      8808      8860      8727      8380      9539      9057
dram[3]:       7645      7139      8666      7678      7781      7605      7927      7460      8105      7120      7902      7684      8015      8072      8247      8493
dram[4]:       8438      8873      8305      9096      7829      7855      7982      8508      8205      8153      7875      8804      7573      8254      7864      8302
dram[5]:       8502      7712      8385      7910      8184      7667      8600      7608      8650      7406      8103      7775      8178      8154      8049      8143
dram[6]:       9455      8791      8604      8825      8589      8370      8011      8607      8814      8884      8333      8595      8186      9225      8165      8836
dram[7]:       7414      7830      7447      7007      6970      7302      7126      7739      7463      8332      7699      7732      7477      8594      7559      8169
dram[8]:       8422      8217      8547      8027      8484      7655      8128      8021      8768      8000      8269      8134      8404      9064      8026      8405
dram[9]:       8769      8061      7554      8655      7202      7629      8050      7971      8288      7812      7762      7706      7736      8551      8264      8881
dram[10]:       8253      8536      7131      7637      7578      7720      7679      7943      7675      7958      7150      7949      7252      7981      7414      7891
dram[11]:       8128      8248      8454      7551      8196      7279      7747      7390      7953      8401      7736      7609      8964      7541      8206      7764

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=624006 n_nop=460948 n_act=30567 n_pre=30551 n_ref_event=0 n_req=105748 n_rd=103536 n_rd_L2_A=0 n_write=0 n_wr_bk=8830 bw_util=0.7203
n_activity=543717 dram_eff=0.8267
bk0: 6503a 273188i bk1: 6649a 270935i bk2: 6488a 272947i bk3: 6431a 273355i bk4: 6412a 274969i bk5: 6244a 280597i bk6: 6207a 272844i bk7: 6398a 269314i bk8: 6449a 264414i bk9: 6319a 276525i bk10: 6510a 271375i bk11: 6429a 262298i bk12: 6829a 250529i bk13: 6551a 262515i bk14: 6487a 268103i bk15: 6630a 264854i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.710945
Row_Buffer_Locality_read = 0.717422
Row_Buffer_Locality_write = 0.407776
Bank_Level_Parallism = 10.829801
Bank_Level_Parallism_Col = 6.208160
Bank_Level_Parallism_Ready = 3.225191
write_to_read_ratio_blp_rw_average = 0.150069
GrpLevelPara = 3.260708 

BW Util details:
bwutil = 0.720288 
total_CMD = 624006 
util_bw = 449464 
Wasted_Col = 84140 
Wasted_Row = 2742 
Idle = 87660 

BW Util Bottlenecks: 
RCDc_limit = 137435 
RCDWRc_limit = 3399 
WTRc_limit = 64138 
RTWc_limit = 73156 
CCDLc_limit = 49634 
rwq = 0 
CCDLc_limit_alone = 37957 
WTRc_limit_alone = 59048 
RTWc_limit_alone = 66569 

Commands details: 
total_CMD = 624006 
n_nop = 460948 
Read = 103536 
Write = 0 
L2_Alloc = 0 
L2_WB = 8830 
n_act = 30567 
n_pre = 30551 
n_ref = 0 
n_req = 105748 
total_req = 112366 

Dual Bus Interface Util: 
issued_total_row = 61118 
issued_total_col = 112366 
Row_Bus_Util =  0.097945 
CoL_Bus_Util = 0.180072 
Either_Row_CoL_Bus_Util = 0.261308 
Issued_on_Two_Bus_Simul_Util = 0.016708 
issued_two_Eff = 0.063940 
queue_avg = 46.512894 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=46.5129
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=624006 n_nop=460146 n_act=30681 n_pre=30665 n_ref_event=0 n_req=106089 n_rd=103896 n_rd_L2_A=0 n_write=0 n_wr_bk=8757 bw_util=0.7221
n_activity=543459 dram_eff=0.8292
bk0: 6683a 274333i bk1: 6752a 264701i bk2: 6332a 274018i bk3: 6503a 268169i bk4: 6252a 280148i bk5: 6261a 280951i bk6: 6256a 280817i bk7: 6415a 275867i bk8: 6321a 271058i bk9: 6452a 266129i bk10: 6456a 262954i bk11: 6618a 261460i bk12: 6671a 261526i bk13: 6711a 250880i bk14: 6566a 262150i bk15: 6647a 260058i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.710799
Row_Buffer_Locality_read = 0.716938
Row_Buffer_Locality_write = 0.419973
Bank_Level_Parallism = 10.848704
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 3.195495
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.722128 
total_CMD = 624006 
util_bw = 450612 
Wasted_Col = 83314 
Wasted_Row = 2554 
Idle = 87526 

BW Util Bottlenecks: 
RCDc_limit = 136973 
RCDWRc_limit = 3379 
WTRc_limit = 60485 
RTWc_limit = 76038 
CCDLc_limit = 48898 
rwq = 0 
CCDLc_limit_alone = 37435 
WTRc_limit_alone = 55775 
RTWc_limit_alone = 69285 

Commands details: 
total_CMD = 624006 
n_nop = 460146 
Read = 103896 
Write = 0 
L2_Alloc = 0 
L2_WB = 8757 
n_act = 30681 
n_pre = 30665 
n_ref = 0 
n_req = 106089 
total_req = 112653 

Dual Bus Interface Util: 
issued_total_row = 61346 
issued_total_col = 112653 
Row_Bus_Util =  0.098310 
CoL_Bus_Util = 0.180532 
Either_Row_CoL_Bus_Util = 0.262594 
Issued_on_Two_Bus_Simul_Util = 0.016248 
issued_two_Eff = 0.061876 
queue_avg = 47.528191 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=47.5282
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=624006 n_nop=459477 n_act=30786 n_pre=30770 n_ref_event=0 n_req=106536 n_rd=104332 n_rd_L2_A=0 n_write=0 n_wr_bk=8802 bw_util=0.7252
n_activity=544077 dram_eff=0.8317
bk0: 6605a 262392i bk1: 6667a 262427i bk2: 6466a 260724i bk3: 6626a 257341i bk4: 6364a 268552i bk5: 6258a 272155i bk6: 6411a 271537i bk7: 6468a 260936i bk8: 6379a 270220i bk9: 6476a 260315i bk10: 6596a 253810i bk11: 6543a 257881i bk12: 6603a 251295i bk13: 6724a 248568i bk14: 6637a 255966i bk15: 6509a 250575i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.711027
Row_Buffer_Locality_read = 0.716865
Row_Buffer_Locality_write = 0.434664
Bank_Level_Parallism = 11.075083
Bank_Level_Parallism_Col = 6.373784
Bank_Level_Parallism_Ready = 3.336751
write_to_read_ratio_blp_rw_average = 0.145105
GrpLevelPara = 3.292551 

BW Util details:
bwutil = 0.725211 
total_CMD = 624006 
util_bw = 452536 
Wasted_Col = 82436 
Wasted_Row = 2338 
Idle = 86696 

BW Util Bottlenecks: 
RCDc_limit = 137110 
RCDWRc_limit = 3332 
WTRc_limit = 66682 
RTWc_limit = 75999 
CCDLc_limit = 49229 
rwq = 0 
CCDLc_limit_alone = 36550 
WTRc_limit_alone = 60965 
RTWc_limit_alone = 69037 

Commands details: 
total_CMD = 624006 
n_nop = 459477 
Read = 104332 
Write = 0 
L2_Alloc = 0 
L2_WB = 8802 
n_act = 30786 
n_pre = 30770 
n_ref = 0 
n_req = 106536 
total_req = 113134 

Dual Bus Interface Util: 
issued_total_row = 61556 
issued_total_col = 113134 
Row_Bus_Util =  0.098646 
CoL_Bus_Util = 0.181303 
Either_Row_CoL_Bus_Util = 0.263666 
Issued_on_Two_Bus_Simul_Util = 0.016283 
issued_two_Eff = 0.061758 
queue_avg = 48.903454 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=48.9035
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=624006 n_nop=460421 n_act=30411 n_pre=30395 n_ref_event=0 n_req=106035 n_rd=103833 n_rd_L2_A=0 n_write=0 n_wr_bk=8795 bw_util=0.722
n_activity=542897 dram_eff=0.8298
bk0: 6611a 274993i bk1: 6623a 268123i bk2: 6475a 267037i bk3: 6338a 278198i bk4: 6345a 280092i bk5: 6383a 266097i bk6: 6600a 273086i bk7: 6279a 272008i bk8: 6322a 275367i bk9: 6373a 269515i bk10: 6535a 265703i bk11: 6389a 263623i bk12: 6544a 263919i bk13: 6813a 251364i bk14: 6601a 262109i bk15: 6602a 268180i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.713198
Row_Buffer_Locality_read = 0.719222
Row_Buffer_Locality_write = 0.429155
Bank_Level_Parallism = 10.845038
Bank_Level_Parallism_Col = 6.278300
Bank_Level_Parallism_Ready = 3.243414
write_to_read_ratio_blp_rw_average = 0.156773
GrpLevelPara = 3.295575 

BW Util details:
bwutil = 0.721967 
total_CMD = 624006 
util_bw = 450512 
Wasted_Col = 83739 
Wasted_Row = 2051 
Idle = 87704 

BW Util Bottlenecks: 
RCDc_limit = 138533 
RCDWRc_limit = 3352 
WTRc_limit = 61314 
RTWc_limit = 82427 
CCDLc_limit = 48904 
rwq = 0 
CCDLc_limit_alone = 36927 
WTRc_limit_alone = 56491 
RTWc_limit_alone = 75273 

Commands details: 
total_CMD = 624006 
n_nop = 460421 
Read = 103833 
Write = 0 
L2_Alloc = 0 
L2_WB = 8795 
n_act = 30411 
n_pre = 30395 
n_ref = 0 
n_req = 106035 
total_req = 112628 

Dual Bus Interface Util: 
issued_total_row = 60806 
issued_total_col = 112628 
Row_Bus_Util =  0.097445 
CoL_Bus_Util = 0.180492 
Either_Row_CoL_Bus_Util = 0.262153 
Issued_on_Two_Bus_Simul_Util = 0.015784 
issued_two_Eff = 0.060207 
queue_avg = 47.489292 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=47.4893
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=624006 n_nop=459930 n_act=30541 n_pre=30525 n_ref_event=0 n_req=106691 n_rd=104488 n_rd_L2_A=0 n_write=0 n_wr_bk=8807 bw_util=0.7262
n_activity=543972 dram_eff=0.8331
bk0: 6680a 255201i bk1: 6739a 250872i bk2: 6327a 270939i bk3: 6470a 258684i bk4: 6274a 273160i bk5: 6407a 280999i bk6: 6480a 265036i bk7: 6414a 266177i bk8: 6547a 257447i bk9: 6369a 259216i bk10: 6700a 256640i bk11: 6544a 254497i bk12: 6571a 254459i bk13: 6615a 254993i bk14: 6681a 254187i bk15: 6670a 260237i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.713743
Row_Buffer_Locality_read = 0.719939
Row_Buffer_Locality_write = 0.419882
Bank_Level_Parallism = 11.056296
Bank_Level_Parallism_Col = 6.393804
Bank_Level_Parallism_Ready = 3.343802
write_to_read_ratio_blp_rw_average = 0.150994
GrpLevelPara = 3.299776 

BW Util details:
bwutil = 0.726243 
total_CMD = 624006 
util_bw = 453180 
Wasted_Col = 82029 
Wasted_Row = 2176 
Idle = 86621 

BW Util Bottlenecks: 
RCDc_limit = 135881 
RCDWRc_limit = 3391 
WTRc_limit = 59249 
RTWc_limit = 76827 
CCDLc_limit = 48069 
rwq = 0 
CCDLc_limit_alone = 36540 
WTRc_limit_alone = 54671 
RTWc_limit_alone = 69876 

Commands details: 
total_CMD = 624006 
n_nop = 459930 
Read = 104488 
Write = 0 
L2_Alloc = 0 
L2_WB = 8807 
n_act = 30541 
n_pre = 30525 
n_ref = 0 
n_req = 106691 
total_req = 113295 

Dual Bus Interface Util: 
issued_total_row = 61066 
issued_total_col = 113295 
Row_Bus_Util =  0.097861 
CoL_Bus_Util = 0.181561 
Either_Row_CoL_Bus_Util = 0.262940 
Issued_on_Two_Bus_Simul_Util = 0.016482 
issued_two_Eff = 0.062684 
queue_avg = 49.717213 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=49.7172
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=624006 n_nop=460337 n_act=30695 n_pre=30679 n_ref_event=0 n_req=106231 n_rd=104025 n_rd_L2_A=0 n_write=0 n_wr_bk=8805 bw_util=0.7233
n_activity=543494 dram_eff=0.8304
bk0: 6611a 263854i bk1: 6751a 251701i bk2: 6349a 265171i bk3: 6417a 265795i bk4: 6352a 262564i bk5: 6311a 277633i bk6: 6423a 270026i bk7: 6363a 273017i bk8: 6544a 252927i bk9: 6418a 258366i bk10: 6342a 266321i bk11: 6587a 253082i bk12: 6562a 261447i bk13: 6771a 249283i bk14: 6532a 261612i bk15: 6692a 257326i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.711054
Row_Buffer_Locality_read = 0.717491
Row_Buffer_Locality_write = 0.407525
Bank_Level_Parallism = 11.047370
Bank_Level_Parallism_Col = 6.354236
Bank_Level_Parallism_Ready = 3.314095
write_to_read_ratio_blp_rw_average = 0.149322
GrpLevelPara = 3.288193 

BW Util details:
bwutil = 0.723262 
total_CMD = 624006 
util_bw = 451320 
Wasted_Col = 82971 
Wasted_Row = 2108 
Idle = 87607 

BW Util Bottlenecks: 
RCDc_limit = 136746 
RCDWRc_limit = 3475 
WTRc_limit = 65724 
RTWc_limit = 73629 
CCDLc_limit = 48631 
rwq = 0 
CCDLc_limit_alone = 36481 
WTRc_limit_alone = 60081 
RTWc_limit_alone = 67122 

Commands details: 
total_CMD = 624006 
n_nop = 460337 
Read = 104025 
Write = 0 
L2_Alloc = 0 
L2_WB = 8805 
n_act = 30695 
n_pre = 30679 
n_ref = 0 
n_req = 106231 
total_req = 112830 

Dual Bus Interface Util: 
issued_total_row = 61374 
issued_total_col = 112830 
Row_Bus_Util =  0.098355 
CoL_Bus_Util = 0.180816 
Either_Row_CoL_Bus_Util = 0.262288 
Issued_on_Two_Bus_Simul_Util = 0.016883 
issued_two_Eff = 0.064368 
queue_avg = 48.943344 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=48.9433
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=624006 n_nop=460709 n_act=30540 n_pre=30524 n_ref_event=0 n_req=106026 n_rd=103817 n_rd_L2_A=0 n_write=0 n_wr_bk=8827 bw_util=0.7221
n_activity=543386 dram_eff=0.8292
bk0: 6617a 263517i bk1: 6667a 259606i bk2: 6467a 269212i bk3: 6442a 265892i bk4: 6406a 277601i bk5: 6459a 273107i bk6: 6304a 281255i bk7: 6475a 259361i bk8: 6522a 267399i bk9: 6433a 264782i bk10: 6266a 277125i bk11: 6339a 270997i bk12: 6598a 260931i bk13: 6706a 258902i bk14: 6468a 271346i bk15: 6648a 265875i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.711957
Row_Buffer_Locality_read = 0.717994
Row_Buffer_Locality_write = 0.428248
Bank_Level_Parallism = 10.862826
Bank_Level_Parallism_Col = 6.258407
Bank_Level_Parallism_Ready = 3.261958
write_to_read_ratio_blp_rw_average = 0.152223
GrpLevelPara = 3.276375 

BW Util details:
bwutil = 0.722070 
total_CMD = 624006 
util_bw = 450576 
Wasted_Col = 83857 
Wasted_Row = 2127 
Idle = 87446 

BW Util Bottlenecks: 
RCDc_limit = 137761 
RCDWRc_limit = 3368 
WTRc_limit = 65383 
RTWc_limit = 77557 
CCDLc_limit = 50213 
rwq = 0 
CCDLc_limit_alone = 37844 
WTRc_limit_alone = 60165 
RTWc_limit_alone = 70406 

Commands details: 
total_CMD = 624006 
n_nop = 460709 
Read = 103817 
Write = 0 
L2_Alloc = 0 
L2_WB = 8827 
n_act = 30540 
n_pre = 30524 
n_ref = 0 
n_req = 106026 
total_req = 112644 

Dual Bus Interface Util: 
issued_total_row = 61064 
issued_total_col = 112644 
Row_Bus_Util =  0.097858 
CoL_Bus_Util = 0.180517 
Either_Row_CoL_Bus_Util = 0.261691 
Issued_on_Two_Bus_Simul_Util = 0.016684 
issued_two_Eff = 0.063755 
queue_avg = 47.102222 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=47.1022
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=624006 n_nop=460052 n_act=30740 n_pre=30724 n_ref_event=0 n_req=106247 n_rd=104053 n_rd_L2_A=0 n_write=0 n_wr_bk=8764 bw_util=0.7232
n_activity=543823 dram_eff=0.8298
bk0: 6734a 250441i bk1: 6702a 249084i bk2: 6353a 255817i bk3: 6443a 263764i bk4: 6324a 272607i bk5: 6314a 275348i bk6: 6333a 273803i bk7: 6422a 267791i bk8: 6620a 255615i bk9: 6451a 253408i bk10: 6384a 253167i bk11: 6219a 257255i bk12: 6689a 250219i bk13: 6549a 251392i bk14: 6795a 252678i bk15: 6721a 252006i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.710674
Row_Buffer_Locality_read = 0.717135
Row_Buffer_Locality_write = 0.404284
Bank_Level_Parallism = 11.132267
Bank_Level_Parallism_Col = 6.488974
Bank_Level_Parallism_Ready = 3.387807
write_to_read_ratio_blp_rw_average = 0.163544
GrpLevelPara = 3.326754 

BW Util details:
bwutil = 0.723179 
total_CMD = 624006 
util_bw = 451268 
Wasted_Col = 84073 
Wasted_Row = 1932 
Idle = 86733 

BW Util Bottlenecks: 
RCDc_limit = 140087 
RCDWRc_limit = 3590 
WTRc_limit = 63229 
RTWc_limit = 90051 
CCDLc_limit = 48649 
rwq = 0 
CCDLc_limit_alone = 36148 
WTRc_limit_alone = 58426 
RTWc_limit_alone = 82353 

Commands details: 
total_CMD = 624006 
n_nop = 460052 
Read = 104053 
Write = 0 
L2_Alloc = 0 
L2_WB = 8764 
n_act = 30740 
n_pre = 30724 
n_ref = 0 
n_req = 106247 
total_req = 112817 

Dual Bus Interface Util: 
issued_total_row = 61464 
issued_total_col = 112817 
Row_Bus_Util =  0.098499 
CoL_Bus_Util = 0.180795 
Either_Row_CoL_Bus_Util = 0.262744 
Issued_on_Two_Bus_Simul_Util = 0.016550 
issued_two_Eff = 0.062987 
queue_avg = 50.869480 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=50.8695
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=624006 n_nop=460353 n_act=30613 n_pre=30597 n_ref_event=0 n_req=106140 n_rd=103935 n_rd_L2_A=0 n_write=0 n_wr_bk=8799 bw_util=0.7226
n_activity=543040 dram_eff=0.8304
bk0: 6704a 265071i bk1: 6604a 266144i bk2: 6560a 269234i bk3: 6489a 265084i bk4: 6433a 265184i bk5: 6383a 270216i bk6: 6386a 271326i bk7: 6469a 264475i bk8: 6331a 270522i bk9: 6224a 273978i bk10: 6333a 270195i bk11: 6578a 261763i bk12: 6579a 263716i bk13: 6621a 254778i bk14: 6578a 259209i bk15: 6663a 252473i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.711579
Row_Buffer_Locality_read = 0.717881
Row_Buffer_Locality_write = 0.414512
Bank_Level_Parallism = 10.944814
Bank_Level_Parallism_Col = 6.278949
Bank_Level_Parallism_Ready = 3.267774
write_to_read_ratio_blp_rw_average = 0.149119
GrpLevelPara = 3.275449 

BW Util details:
bwutil = 0.722647 
total_CMD = 624006 
util_bw = 450936 
Wasted_Col = 83247 
Wasted_Row = 2347 
Idle = 87476 

BW Util Bottlenecks: 
RCDc_limit = 136567 
RCDWRc_limit = 3317 
WTRc_limit = 64881 
RTWc_limit = 75216 
CCDLc_limit = 49199 
rwq = 0 
CCDLc_limit_alone = 37284 
WTRc_limit_alone = 59601 
RTWc_limit_alone = 68581 

Commands details: 
total_CMD = 624006 
n_nop = 460353 
Read = 103935 
Write = 0 
L2_Alloc = 0 
L2_WB = 8799 
n_act = 30613 
n_pre = 30597 
n_ref = 0 
n_req = 106140 
total_req = 112734 

Dual Bus Interface Util: 
issued_total_row = 61210 
issued_total_col = 112734 
Row_Bus_Util =  0.098092 
CoL_Bus_Util = 0.180662 
Either_Row_CoL_Bus_Util = 0.262262 
Issued_on_Two_Bus_Simul_Util = 0.016492 
issued_two_Eff = 0.062883 
queue_avg = 48.334095 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=48.3341
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=624006 n_nop=460235 n_act=30881 n_pre=30865 n_ref_event=0 n_req=106193 n_rd=103996 n_rd_L2_A=0 n_write=0 n_wr_bk=8787 bw_util=0.723
n_activity=544416 dram_eff=0.8287
bk0: 6605a 260380i bk1: 6749a 260805i bk2: 6507a 266364i bk3: 6477a 271025i bk4: 6387a 275674i bk5: 6333a 275228i bk6: 6425a 277034i bk7: 6495a 272848i bk8: 6309a 272518i bk9: 6220a 269689i bk10: 6415a 266582i bk11: 6297a 267140i bk12: 6700a 241753i bk13: 6742a 250516i bk14: 6694a 257957i bk15: 6641a 250172i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.709199
Row_Buffer_Locality_read = 0.715345
Row_Buffer_Locality_write = 0.418298
Bank_Level_Parallism = 10.933117
Bank_Level_Parallism_Col = 6.240705
Bank_Level_Parallism_Ready = 3.217960
write_to_read_ratio_blp_rw_average = 0.147345
GrpLevelPara = 3.268177 

BW Util details:
bwutil = 0.722961 
total_CMD = 624006 
util_bw = 451132 
Wasted_Col = 84689 
Wasted_Row = 1978 
Idle = 86207 

BW Util Bottlenecks: 
RCDc_limit = 139601 
RCDWRc_limit = 3492 
WTRc_limit = 68016 
RTWc_limit = 76269 
CCDLc_limit = 51962 
rwq = 0 
CCDLc_limit_alone = 39271 
WTRc_limit_alone = 62154 
RTWc_limit_alone = 69440 

Commands details: 
total_CMD = 624006 
n_nop = 460235 
Read = 103996 
Write = 0 
L2_Alloc = 0 
L2_WB = 8787 
n_act = 30881 
n_pre = 30865 
n_ref = 0 
n_req = 106193 
total_req = 112783 

Dual Bus Interface Util: 
issued_total_row = 61746 
issued_total_col = 112783 
Row_Bus_Util =  0.098951 
CoL_Bus_Util = 0.180740 
Either_Row_CoL_Bus_Util = 0.262451 
Issued_on_Two_Bus_Simul_Util = 0.017240 
issued_two_Eff = 0.065689 
queue_avg = 48.161259 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=48.1613
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=624006 n_nop=459988 n_act=30432 n_pre=30416 n_ref_event=0 n_req=105917 n_rd=103716 n_rd_L2_A=0 n_write=0 n_wr_bk=8794 bw_util=0.7212
n_activity=543603 dram_eff=0.8279
bk0: 6632a 272426i bk1: 6643a 269864i bk2: 6544a 274806i bk3: 6457a 269896i bk4: 6354a 278120i bk5: 6311a 282165i bk6: 6390a 277649i bk7: 6283a 272013i bk8: 6484a 268888i bk9: 6386a 276371i bk10: 6385a 270000i bk11: 6353a 263361i bk12: 6687a 268639i bk13: 6664a 261935i bk14: 6635a 263420i bk15: 6508a 259259i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.712681
Row_Buffer_Locality_read = 0.719002
Row_Buffer_Locality_write = 0.414811
Bank_Level_Parallism = 10.780053
Bank_Level_Parallism_Col = 6.216658
Bank_Level_Parallism_Ready = 3.234239
write_to_read_ratio_blp_rw_average = 0.150990
GrpLevelPara = 3.278593 

BW Util details:
bwutil = 0.721211 
total_CMD = 624006 
util_bw = 450040 
Wasted_Col = 83596 
Wasted_Row = 3008 
Idle = 87362 

BW Util Bottlenecks: 
RCDc_limit = 135218 
RCDWRc_limit = 3221 
WTRc_limit = 61791 
RTWc_limit = 80782 
CCDLc_limit = 48430 
rwq = 0 
CCDLc_limit_alone = 36220 
WTRc_limit_alone = 56927 
RTWc_limit_alone = 73436 

Commands details: 
total_CMD = 624006 
n_nop = 459988 
Read = 103716 
Write = 0 
L2_Alloc = 0 
L2_WB = 8794 
n_act = 30432 
n_pre = 30416 
n_ref = 0 
n_req = 105917 
total_req = 112510 

Dual Bus Interface Util: 
issued_total_row = 60848 
issued_total_col = 112510 
Row_Bus_Util =  0.097512 
CoL_Bus_Util = 0.180303 
Either_Row_CoL_Bus_Util = 0.262847 
Issued_on_Two_Bus_Simul_Util = 0.014968 
issued_two_Eff = 0.056945 
queue_avg = 45.819901 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=45.8199
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=624006 n_nop=461091 n_act=30195 n_pre=30179 n_ref_event=0 n_req=106200 n_rd=104000 n_rd_L2_A=0 n_write=0 n_wr_bk=8780 bw_util=0.7229
n_activity=543385 dram_eff=0.8302
bk0: 6722a 262477i bk1: 6562a 264655i bk2: 6484a 269140i bk3: 6513a 273776i bk4: 6389a 276767i bk5: 6315a 272819i bk6: 6309a 281551i bk7: 6295a 280635i bk8: 6284a 276776i bk9: 6301a 274034i bk10: 6660a 261758i bk11: 6581a 256904i bk12: 6690a 258072i bk13: 6698a 252371i bk14: 6573a 258754i bk15: 6624a 264855i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.715678
Row_Buffer_Locality_read = 0.721721
Row_Buffer_Locality_write = 0.430000
Bank_Level_Parallism = 10.864789
Bank_Level_Parallism_Col = 6.333721
Bank_Level_Parallism_Ready = 3.311299
write_to_read_ratio_blp_rw_average = 0.152522
GrpLevelPara = 3.291651 

BW Util details:
bwutil = 0.722942 
total_CMD = 624006 
util_bw = 451120 
Wasted_Col = 82878 
Wasted_Row = 2623 
Idle = 87385 

BW Util Bottlenecks: 
RCDc_limit = 134917 
RCDWRc_limit = 3323 
WTRc_limit = 63620 
RTWc_limit = 78140 
CCDLc_limit = 49705 
rwq = 0 
CCDLc_limit_alone = 37313 
WTRc_limit_alone = 58355 
RTWc_limit_alone = 71013 

Commands details: 
total_CMD = 624006 
n_nop = 461091 
Read = 104000 
Write = 0 
L2_Alloc = 0 
L2_WB = 8780 
n_act = 30195 
n_pre = 30179 
n_ref = 0 
n_req = 106200 
total_req = 112780 

Dual Bus Interface Util: 
issued_total_row = 60374 
issued_total_col = 112780 
Row_Bus_Util =  0.096752 
CoL_Bus_Util = 0.180735 
Either_Row_CoL_Bus_Util = 0.261079 
Issued_on_Two_Bus_Simul_Util = 0.016408 
issued_two_Eff = 0.062849 
queue_avg = 48.240749 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=48.2407

========= L2 cache stats =========
L2_cache_bank[0]: Access = 67381, Miss = 51885, Miss_rate = 0.770, Pending_hits = 116, Reservation_fails = 1512
L2_cache_bank[1]: Access = 64375, Miss = 51651, Miss_rate = 0.802, Pending_hits = 105, Reservation_fails = 56
L2_cache_bank[2]: Access = 64627, Miss = 51537, Miss_rate = 0.797, Pending_hits = 77, Reservation_fails = 667
L2_cache_bank[3]: Access = 65960, Miss = 52359, Miss_rate = 0.794, Pending_hits = 105, Reservation_fails = 854
L2_cache_bank[4]: Access = 67836, Miss = 52061, Miss_rate = 0.767, Pending_hits = 1154, Reservation_fails = 602
L2_cache_bank[5]: Access = 67180, Miss = 52271, Miss_rate = 0.778, Pending_hits = 134, Reservation_fails = 1792
L2_cache_bank[6]: Access = 67221, Miss = 52033, Miss_rate = 0.774, Pending_hits = 116, Reservation_fails = 1516
L2_cache_bank[7]: Access = 66279, Miss = 51800, Miss_rate = 0.782, Pending_hits = 116, Reservation_fails = 435
L2_cache_bank[8]: Access = 67929, Miss = 52260, Miss_rate = 0.769, Pending_hits = 170, Reservation_fails = 2317
L2_cache_bank[9]: Access = 68124, Miss = 52228, Miss_rate = 0.767, Pending_hits = 152, Reservation_fails = 1429
L2_cache_bank[10]: Access = 65806, Miss = 51715, Miss_rate = 0.786, Pending_hits = 113, Reservation_fails = 131
L2_cache_bank[11]: Access = 67173, Miss = 52310, Miss_rate = 0.779, Pending_hits = 94, Reservation_fails = 440
L2_cache_bank[12]: Access = 67333, Miss = 51648, Miss_rate = 0.767, Pending_hits = 1146, Reservation_fails = 393
L2_cache_bank[13]: Access = 65994, Miss = 52169, Miss_rate = 0.791, Pending_hits = 126, Reservation_fails = 1896
L2_cache_bank[14]: Access = 66081, Miss = 52232, Miss_rate = 0.790, Pending_hits = 150, Reservation_fails = 3693
L2_cache_bank[15]: Access = 67943, Miss = 51821, Miss_rate = 0.763, Pending_hits = 153, Reservation_fails = 3969
L2_cache_bank[16]: Access = 69742, Miss = 51904, Miss_rate = 0.744, Pending_hits = 148, Reservation_fails = 1197
L2_cache_bank[17]: Access = 66947, Miss = 52031, Miss_rate = 0.777, Pending_hits = 104, Reservation_fails = 750
L2_cache_bank[18]: Access = 65413, Miss = 52042, Miss_rate = 0.796, Pending_hits = 113, Reservation_fails = 1280
L2_cache_bank[19]: Access = 67280, Miss = 51954, Miss_rate = 0.772, Pending_hits = 97, Reservation_fails = 1032
L2_cache_bank[20]: Access = 67256, Miss = 52111, Miss_rate = 0.775, Pending_hits = 1143, Reservation_fails = 1386
L2_cache_bank[21]: Access = 64978, Miss = 51605, Miss_rate = 0.794, Pending_hits = 131, Reservation_fails = 996
L2_cache_bank[22]: Access = 68258, Miss = 52111, Miss_rate = 0.763, Pending_hits = 111, Reservation_fails = 1791
L2_cache_bank[23]: Access = 65972, Miss = 51889, Miss_rate = 0.787, Pending_hits = 102, Reservation_fails = 1034
L2_total_cache_accesses = 1603088
L2_total_cache_misses = 1247627
L2_total_cache_miss_rate = 0.7783
L2_total_cache_pending_hits = 5976
L2_total_cache_reservation_fails = 31168
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 287943
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5976
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 660457
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 31168
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 587170
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 5976
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 61542
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1541546
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 61542
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 1
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 6557
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 24610
L2_cache_data_port_util = 0.060
L2_cache_fill_port_util = 0.214

icnt_total_pkts_mem_to_simt=1603088
icnt_total_pkts_simt_to_mem=1603088
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 1603088
Req_Network_cycles = 243331
Req_Network_injected_packets_per_cycle =       6.5881 
Req_Network_conflicts_per_cycle =       1.6964
Req_Network_conflicts_per_cycle_util =       1.8959
Req_Bank_Level_Parallism =       7.3629
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       1.4565
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =      25.3382

Reply_Network_injected_packets_num = 1603088
Reply_Network_cycles = 243331
Reply_Network_injected_packets_per_cycle =        6.5881
Reply_Network_conflicts_per_cycle =        2.4932
Reply_Network_conflicts_per_cycle_util =       2.7831
Reply_Bank_Level_Parallism =       7.3540
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.3725
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.2196
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 35 min, 40 sec (2140 sec)
gpgpu_simulation_rate = 24201 (inst/sec)
gpgpu_simulation_rate = 113 (cycle/sec)
gpgpu_silicon_slowdown = 12079646x
Skipping largest intermediate component (ID: 0, approx. 100% of the graph)
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffceb25235c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffceb252358..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffceb252350..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffceb252348..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffceb252340..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffceb25233c..

GPGPU-Sim PTX: cudaLaunch for 0x0x560569431382 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z19afforest_undirectediiPKmPKiPii'...
GPGPU-Sim PTX: Finding dominators for '_Z19afforest_undirectediiPKmPKiPii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z19afforest_undirectediiPKmPKiPii'...
GPGPU-Sim PTX: Finding postdominators for '_Z19afforest_undirectediiPKmPKiPii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z19afforest_undirectediiPKmPKiPii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z19afforest_undirectediiPKmPKiPii'...
GPGPU-Sim PTX: reconvergence points for _Z19afforest_undirectediiPKmPKiPii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x2f0 (cc_afforest.1.sm_75.ptx:168) @%p1 bra $L__BB2_13;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x498 (cc_afforest.1.sm_75.ptx:239) ret;

GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x318 (cc_afforest.1.sm_75.ptx:174) @%p2 bra $L__BB2_13;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x498 (cc_afforest.1.sm_75.ptx:239) ret;

GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x368 (cc_afforest.1.sm_75.ptx:185) @%p3 bra $L__BB2_13;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x498 (cc_afforest.1.sm_75.ptx:239) ret;

GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x378 (cc_afforest.1.sm_75.ptx:188) bra.uni $L__BB2_4;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x388 (cc_afforest.1.sm_75.ptx:194) mul.wide.s32 %rd12, %r32, 4;

GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x3c0 (cc_afforest.1.sm_75.ptx:201) @%p4 bra $L__BB2_11;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x478 (cc_afforest.1.sm_75.ptx:233) add.s32 %r32, %r32, 1;

GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x400 (cc_afforest.1.sm_75.ptx:211) @%p5 bra $L__BB2_11;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x478 (cc_afforest.1.sm_75.ptx:233) add.s32 %r32, %r32, 1;

GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x410 (cc_afforest.1.sm_75.ptx:214) @%p6 bra $L__BB2_10;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x478 (cc_afforest.1.sm_75.ptx:233) add.s32 %r32, %r32, 1;

GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x428 (cc_afforest.1.sm_75.ptx:218) @%p7 bra $L__BB2_11;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x478 (cc_afforest.1.sm_75.ptx:233) add.s32 %r32, %r32, 1;

GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x470 (cc_afforest.1.sm_75.ptx:230) @%p8 bra $L__BB2_6;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x478 (cc_afforest.1.sm_75.ptx:233) add.s32 %r32, %r32, 1;

GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x488 (cc_afforest.1.sm_75.ptx:235) @%p9 bra $L__BB2_13;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x498 (cc_afforest.1.sm_75.ptx:239) ret;

GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x490 (cc_afforest.1.sm_75.ptx:236) bra.uni $L__BB2_12;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x380 (cc_afforest.1.sm_75.ptx:191) ld.global.u32 %r33, [%rd2];

GPGPU-Sim PTX: ... end of reconvergence points for _Z19afforest_undirectediiPKmPKiPii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z19afforest_undirectediiPKmPKiPii'.
GPGPU-Sim PTX: pushing kernel '_Z19afforest_undirectediiPKmPKiPii' to stream 0, gridDim= (1784,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z19afforest_undirectediiPKmPKiPii'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z19afforest_undirectediiPKmPKiPii'
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z19afforest_undirectediiPKmPKiPii'
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z19afforest_undirectediiPKmPKiPii'
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z19afforest_undirectediiPKmPKiPii'
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z19afforest_undirectediiPKmPKiPii'
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z19afforest_undirectediiPKmPKiPii'
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z19afforest_undirectediiPKmPKiPii'
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z19afforest_undirectediiPKmPKiPii'
GPGPU-Sim uArch: Shader 15 bind to kernel 5 '_Z19afforest_undirectediiPKmPKiPii'
GPGPU-Sim uArch: Shader 16 bind to kernel 5 '_Z19afforest_undirectediiPKmPKiPii'
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z19afforest_undirectediiPKmPKiPii'
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z19afforest_undirectediiPKmPKiPii'
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z19afforest_undirectediiPKmPKiPii'
GPGPU-Sim uArch: Shader 20 bind to kernel 5 '_Z19afforest_undirectediiPKmPKiPii'
GPGPU-Sim uArch: Shader 21 bind to kernel 5 '_Z19afforest_undirectediiPKmPKiPii'
GPGPU-Sim uArch: Shader 22 bind to kernel 5 '_Z19afforest_undirectediiPKmPKiPii'
GPGPU-Sim uArch: Shader 23 bind to kernel 5 '_Z19afforest_undirectediiPKmPKiPii'
GPGPU-Sim uArch: Shader 24 bind to kernel 5 '_Z19afforest_undirectediiPKmPKiPii'
GPGPU-Sim uArch: Shader 25 bind to kernel 5 '_Z19afforest_undirectediiPKmPKiPii'
GPGPU-Sim uArch: Shader 26 bind to kernel 5 '_Z19afforest_undirectediiPKmPKiPii'
GPGPU-Sim uArch: Shader 27 bind to kernel 5 '_Z19afforest_undirectediiPKmPKiPii'
GPGPU-Sim uArch: Shader 28 bind to kernel 5 '_Z19afforest_undirectediiPKmPKiPii'
GPGPU-Sim uArch: Shader 29 bind to kernel 5 '_Z19afforest_undirectediiPKmPKiPii'
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z19afforest_undirectediiPKmPKiPii'
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z19afforest_undirectediiPKmPKiPii'
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z19afforest_undirectediiPKmPKiPii'
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z19afforest_undirectediiPKmPKiPii'
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z19afforest_undirectediiPKmPKiPii'
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z19afforest_undirectediiPKmPKiPii'
Destroy streams for kernel 5: size 0
kernel_name = _Z19afforest_undirectediiPKmPKiPii 
kernel_launch_uid = 5 
gpu_sim_cycle = 14019
gpu_sim_insn = 8223590
gpu_ipc =     586.6032
gpu_tot_sim_cycle = 257350
gpu_tot_sim_insn = 60014151
gpu_tot_ipc =     233.2005
gpu_tot_issued_cta = 8920
gpu_occupancy = 86.5227% 
gpu_tot_occupancy = 84.9701% 
max_total_param_size = 0
gpu_stall_dramfull = 1377856
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       4.0913
partiton_level_parallism_total  =       6.4521
partiton_level_parallism_util =       7.4605
partiton_level_parallism_util_total  =       7.4294
L2_BW  =     178.7082 GB/Sec
L2_BW_total  =     281.8271 GB/Sec
gpu_total_sim_rate=26531

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 84001, Miss = 51414, Miss_rate = 0.612, Pending_hits = 9934, Reservation_fails = 219172
	L1D_cache_core[1]: Access = 83121, Miss = 51086, Miss_rate = 0.615, Pending_hits = 9758, Reservation_fails = 223508
	L1D_cache_core[2]: Access = 83972, Miss = 51531, Miss_rate = 0.614, Pending_hits = 9674, Reservation_fails = 232447
	L1D_cache_core[3]: Access = 82966, Miss = 50927, Miss_rate = 0.614, Pending_hits = 9695, Reservation_fails = 230201
	L1D_cache_core[4]: Access = 84372, Miss = 51988, Miss_rate = 0.616, Pending_hits = 10009, Reservation_fails = 231889
	L1D_cache_core[5]: Access = 83772, Miss = 51399, Miss_rate = 0.614, Pending_hits = 9737, Reservation_fails = 227774
	L1D_cache_core[6]: Access = 82962, Miss = 51165, Miss_rate = 0.617, Pending_hits = 9858, Reservation_fails = 223295
	L1D_cache_core[7]: Access = 84262, Miss = 51714, Miss_rate = 0.614, Pending_hits = 9782, Reservation_fails = 240281
	L1D_cache_core[8]: Access = 84105, Miss = 51572, Miss_rate = 0.613, Pending_hits = 9742, Reservation_fails = 230166
	L1D_cache_core[9]: Access = 83950, Miss = 51701, Miss_rate = 0.616, Pending_hits = 9744, Reservation_fails = 232578
	L1D_cache_core[10]: Access = 84210, Miss = 51804, Miss_rate = 0.615, Pending_hits = 9848, Reservation_fails = 223212
	L1D_cache_core[11]: Access = 82635, Miss = 50812, Miss_rate = 0.615, Pending_hits = 9823, Reservation_fails = 234744
	L1D_cache_core[12]: Access = 81972, Miss = 50489, Miss_rate = 0.616, Pending_hits = 9854, Reservation_fails = 228722
	L1D_cache_core[13]: Access = 82917, Miss = 50924, Miss_rate = 0.614, Pending_hits = 9863, Reservation_fails = 230424
	L1D_cache_core[14]: Access = 84056, Miss = 51707, Miss_rate = 0.615, Pending_hits = 10001, Reservation_fails = 232800
	L1D_cache_core[15]: Access = 83058, Miss = 50989, Miss_rate = 0.614, Pending_hits = 9728, Reservation_fails = 224393
	L1D_cache_core[16]: Access = 84094, Miss = 51712, Miss_rate = 0.615, Pending_hits = 9650, Reservation_fails = 232753
	L1D_cache_core[17]: Access = 82325, Miss = 50922, Miss_rate = 0.619, Pending_hits = 9889, Reservation_fails = 235738
	L1D_cache_core[18]: Access = 81523, Miss = 49893, Miss_rate = 0.612, Pending_hits = 9606, Reservation_fails = 242908
	L1D_cache_core[19]: Access = 84339, Miss = 51643, Miss_rate = 0.612, Pending_hits = 9724, Reservation_fails = 237993
	L1D_cache_core[20]: Access = 84424, Miss = 51886, Miss_rate = 0.615, Pending_hits = 10099, Reservation_fails = 236493
	L1D_cache_core[21]: Access = 83933, Miss = 51826, Miss_rate = 0.617, Pending_hits = 10121, Reservation_fails = 226918
	L1D_cache_core[22]: Access = 83178, Miss = 51089, Miss_rate = 0.614, Pending_hits = 9550, Reservation_fails = 226102
	L1D_cache_core[23]: Access = 84393, Miss = 51494, Miss_rate = 0.610, Pending_hits = 9889, Reservation_fails = 211846
	L1D_cache_core[24]: Access = 83046, Miss = 51091, Miss_rate = 0.615, Pending_hits = 9912, Reservation_fails = 239767
	L1D_cache_core[25]: Access = 82373, Miss = 50842, Miss_rate = 0.617, Pending_hits = 9954, Reservation_fails = 236002
	L1D_cache_core[26]: Access = 83981, Miss = 51338, Miss_rate = 0.611, Pending_hits = 9829, Reservation_fails = 231257
	L1D_cache_core[27]: Access = 83966, Miss = 51646, Miss_rate = 0.615, Pending_hits = 9786, Reservation_fails = 232200
	L1D_cache_core[28]: Access = 85486, Miss = 52325, Miss_rate = 0.612, Pending_hits = 10027, Reservation_fails = 229710
	L1D_cache_core[29]: Access = 83319, Miss = 51361, Miss_rate = 0.616, Pending_hits = 9554, Reservation_fails = 220635
	L1D_total_cache_accesses = 2506711
	L1D_total_cache_misses = 1540290
	L1D_total_cache_miss_rate = 0.6145
	L1D_total_cache_pending_hits = 294640
	L1D_total_cache_reservation_fails = 6905928
	L1D_cache_data_port_util = 0.097
	L1D_cache_fill_port_util = 0.222
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 610239
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 294640
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 855952
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 6903912
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 684338
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 294640
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 61542
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2016
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2445169
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 61542

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 532274
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 6371638
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 2016
ctas_completed 8920, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
2216, 2207, 2209, 2255, 2219, 2242, 2243, 2222, 2221, 2247, 2247, 2249, 2218, 2218, 2232, 2290, 2199, 2170, 2202, 2192, 2214, 2192, 2199, 2198, 2136, 2151, 2158, 2136, 2136, 2161, 2136, 2150, 
gpgpu_n_tot_thrd_icount = 67263520
gpgpu_n_tot_w_icount = 2101985
gpgpu_n_stall_shd_mem = 2830721
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1598902
gpgpu_n_mem_write_global = 61542
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 8051603
gpgpu_n_store_insn = 357717
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 9134080
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 2632846
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 197875
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4996667	W0_Idle:208447	W0_Scoreboard:20390465	W1:23047	W2:3293	W3:670	W4:339	W5:328	W6:344	W7:378	W8:320	W9:376	W10:425	W11:372	W12:510	W13:557	W14:653	W15:771	W16:1258	W17:1816	W18:2776	W19:4011	W20:5714	W21:8610	W22:10461	W23:12991	W24:14537	W25:16090	W26:14751	W27:13714	W28:12594	W29:14182	W30:17349	W31:28233	W32:1890515
single_issue_nums: WS0:525365	WS1:525705	WS2:525521	WS3:525394	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 12322320 {8:1540290,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 2461680 {40:61542,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 2344480 {40:58612,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 61611600 {40:1540290,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 492336 {8:61542,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 2344480 {40:58612,}
maxmflatency = 9539 
max_icnt2mem_latency = 6595 
maxmrqlatency = 4474 
max_icnt2sh_latency = 142 
averagemflatency = 861 
avg_icnt2mem_latency = 195 
avg_mrq_latency = 110 
avg_icnt2sh_latency = 3 
mrq_lat_table:214719 	25043 	37785 	68210 	135013 	189612 	231844 	216261 	120806 	31963 	2760 	237 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	200984 	464442 	505136 	404834 	69231 	15619 	198 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	24316 	11327 	4756 	1973 	764067 	300016 	188559 	196444 	127926 	33894 	6280 	886 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	1343129 	185551 	72382 	40169 	16501 	2692 	20 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	4 	42 	117 	53 	10 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        62        63        64        64        62        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        60        59        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        63        62        64        64        64        64        62        62        64        64 
dram[3]:        64        64        64        64        64        64        63        61        62        64        63        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        59        63        64        64        64        64        63        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        61        64        63        62        63        61        64        64 
dram[6]:        64        64        64        64        64        64        60        61        64        64        63        64        63        64        64        64 
dram[7]:        64        64        64        64        64        64        61        62        62        64        64        64        64        64        64        64 
dram[8]:        64        64        63        64        64        64        61        59        64        64        64        62        64        64        64        64 
dram[9]:        64        64        64        64        64        64        65        61        64        64        64        64        62        64        64        64 
dram[10]:        64        64        64        64        64        64        63        62        64        64        64        64        64        61        64        64 
dram[11]:        64        64        64        64        64        64        63        65        62        64        64        63        64        64        64        64 
maximum service time to same row:
dram[0]:      5805      5804      6028      6036      6208      6219      6314      6324      6702      6696      6660      6655      5746      5745      5752      5751 
dram[1]:      5838      5848      5990      5989      6192      6192      6289      6289      6607      6642      6642      6606      5734      5703      5740      5709 
dram[2]:      5807      5806      5994      5965      6115      6081      6204      6190      6585      6590      6557      6588      5611      5580      5617      5586 
dram[3]:      5808      5808      5957      5918      6063      6197      6086      6298      6537      6578      6525      6557      5641      5642      5647      5649 
dram[4]:      5807      5807      6028      6036      6215      6222      6335      6340      6697      6698      6646      6663      5746      5745      5753      5753 
dram[5]:      5839      5850      5990      5990      6196      6183      6277      6277      6603      6630      6612      6628      5734      5703      5741      5710 
dram[6]:      5806      5806      6000      5969      6104      6067      6165      6105      6587      6586      6578      6571      5611      5580      5618      5587 
dram[7]:      5807      5806      5969      5915      6061      6180      6072      6241      6557      6571      6536      6600      5641      5642      5648      5648 
dram[8]:      5804      5804      6030      6039      6201      6211      6253      6262      6682      6666      6647      6652      5746      5745      5752      5751 
dram[9]:      5836      5848      5993      5992      6186      6160      6229      6231      6567      6588      6550      6582      5734      5703      5740      5709 
dram[10]:      5806      5806      5990      5966      6089      6080      6215      6158      6609      6601      6571      6576      5611      5580      5617      5586 
dram[11]:      5807      5806      5962      5915      6063      6197      6089      6314      6582      6607      6525      6575      5641      5641      5647      5648 
average row accesses per activate:
dram[0]:  3.383206  3.539865  3.553351  3.536349  3.370943  3.519050  3.326681  3.416013  3.375192  3.375849  3.377665  3.432672  3.661417  3.476116  3.443406  3.572785 
dram[1]:  3.585609  3.544193  3.440723  3.405946  3.396699  3.453514  3.360906  3.475558  3.322182  3.502128  3.384931  3.383884  3.545786  3.653703  3.480809  3.385843 
dram[2]:  3.483488  3.510046  3.426570  3.570750  3.361801  3.447383  3.509667  3.433854  3.389698  3.453264  3.452125  3.434515  3.421400  3.559875  3.516598  3.390530 
dram[3]:  3.536368  3.578224  3.543408  3.577901  3.428269  3.508621  3.304519  3.366789  3.399158  3.431207  3.549947  3.519935  3.489828  3.607365  3.368263  3.583643 
dram[4]:  3.505393  3.542975  3.561674  3.438313  3.465620  3.615938  3.339737  3.471338  3.385823  3.443915  3.476626  3.486966  3.468492  3.652080  3.451466  3.596834 
dram[5]:  3.399396  3.403258  3.376366  3.570806  3.431975  3.462076  3.483511  3.446628  3.419652  3.521482  3.387467  3.442967  3.507322  3.543545  3.471414  3.505641 
dram[6]:  3.433723  3.653970  3.530198  3.481736  3.487727  3.510389  3.472462  3.434443  3.423136  3.459474  3.302937  3.442144  3.426829  3.558961  3.412493  3.520207 
dram[7]:  3.565578  3.474619  3.371948  3.550998  3.348390  3.385181  3.392857  3.466914  3.521626  3.374296  3.327384  3.441860  3.406281  3.554434  3.557949  3.558320 
dram[8]:  3.551867  3.582803  3.442159  3.544385  3.461498  3.466205  3.375129  3.567334  3.383368  3.353375  3.323243  3.454265  3.467010  3.631777  3.366049  3.509794 
dram[9]:  3.424150  3.555441  3.443753  3.460774  3.441099  3.523186  3.445847  3.462866  3.307179  3.427415  3.317653  3.349454  3.400397  3.544239  3.421211  3.493821 
dram[10]:  3.580867  3.574513  3.465526  3.536193  3.444976  3.544304  3.451271  3.468902  3.492876  3.450264  3.473404  3.409234  3.575837  3.494353  3.399699  3.329830 
dram[11]:  3.516906  3.627366  3.444849  3.702116  3.462806  3.492683  3.397362  3.553344  3.452394  3.483225  3.479039  3.495065  3.522681  3.589717  3.488831  3.568266 
average row locality = 1274254/367219 = 3.470011
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      6504      6649      6491      6431      6415      6244      6207      6400      6450      6321      6510      6430      6830      6551      6488      6630 
dram[1]:      6684      6753      6335      6508      6252      6263      6257      6415      6321      6452      6459      6618      6671      6713      6566      6649 
dram[2]:      6606      6668      6466      6626      6368      6261      6411      6468      6379      6476      6596      6544      6603      6724      6637      6514 
dram[3]:      6614      6626      6475      6339      6348      6385      6602      6279      6322      6373      6536      6390      6546      6813      6606      6604 
dram[4]:      6681      6740      6330      6470      6274      6407      6480      6414      6549      6372      6700      6545      6571      6616      6683      6672 
dram[5]:      6614      6751      6350      6418      6356      6311      6423      6363      6545      6419      6344      6587      6562      6773      6534      6692 
dram[6]:      6617      6667      6467      6442      6408      6462      6304      6475      6522      6433      6266      6339      6601      6707      6468      6650 
dram[7]:      6734      6702      6353      6445      6325      6317      6334      6422      6621      6455      6384      6219      6689      6549      6795      6721 
dram[8]:      6704      6606      6560      6489      6434      6385      6386      6470      6334      6225      6333      6578      6582      6622      6578      6665 
dram[9]:      6605      6750      6508      6481      6387      6333      6426      6495      6310      6220      6415      6299      6701      6746      6695      6641 
dram[10]:      6632      6645      6549      6457      6354      6313      6390      6285      6484      6387      6385      6353      6693      6665      6635      6509 
dram[11]:      6722      6564      6484      6514      6391      6317      6312      6299      6285      6301      6660      6582      6690      6699      6573      6625 
total dram reads = 1247828
bank skew: 6830/6207 = 1.10
chip skew: 104504/103551 = 1.01
number of total write accesses:
dram[0]:       576       576       544       544       512       513       508       509       540       545       576       585       577       576       573       576 
dram[1]:       572       576       548       548       508       504       488       504       533       525       580       572       573       577       577       572 
dram[2]:       577       577       545       547       508       508       496       500       544       548       584       572       576       572       571       577 
dram[3]:       576       576       545       548       509       508       504       509       532       544       580       569       576       567       576       576 
dram[4]:       576       576       549       540       508       508       504       504       550       548       568       572       576       576       576       576 
dram[5]:       576       575       544       549       505       497       501       508       548       552       572       576       573       576       577       576 
dram[6]:       576       576       549       540       512       508       505       504       544       560       580       584       572       576       568       573 
dram[7]:       575       572       549       540       496       500       501       508       548       540       564       575       576       576       572       572 
dram[8]:       576       576       540       550       510       512       509       501       537       532       576       576       576       576       576       576 
dram[9]:       576       576       539       544       508       500       512       504       556       524       576       568       576       576       576       576 
dram[10]:       572       572       544       548       504       508       504       510       540       536       580       580       576       568       576       576 
dram[11]:       571       572       544       540       504       505       504       513       532       544       577       584       576       569       572       573 
total dram writes = 105547
bank skew: 585/488 = 1.20
chip skew: 8830/8757 = 1.01
average mf latency per bank:
dram[0]:        818       843       824       799       819       814       813       797      1104       991       860       871       885       870       869       889
dram[1]:        820       867       811       866       799       841       778       831      1061      1093       870       938       821       898       881       911
dram[2]:       1087      1065      1031      1094      1037      1052      1030      1058      1258      1430      1164      1172      1088      1110      1073      1132
dram[3]:        895       864       895       850       874       865       854       818      1140      1035      1032      1032       919       928       918       924
dram[4]:       1153      1159      1116      1192      1108      1135      1102      1115      1532      1700      1333      1307      1149      1227      1189      1192
dram[5]:        929      1015       953      1014       944      1007       907       963      1218      1370      1003      1047       964      1043       960      1036
dram[6]:        921      1029       916      1019       876       977       842       971      1133      1374       969      1033       937      1061       936      1039
dram[7]:       1510      1303      1533      1277      1503      1280      1454      1286      1979      1848      1754      1524      1562      1377      1530      1381
dram[8]:        988       992       964       986       953       989       930       970      1331      1361      1087      1058      1001      1055       972      1032
dram[9]:       1229      1089      1201      1104      1191      1093      1185      1087      1615      1617      1335      1230      1277      1150      1271      1145
dram[10]:        907       924       905       874       896       878       877       848      1175      1084       971       911       907       897       923       911
dram[11]:        920       883       856       841       872       838       851       796      1234      1094       930       885       924       884       984       880
maximum mf latency per bank:
dram[0]:       8084      8267      7995      7898      7641      7359      7769      7515      8019      8087      7957      7457      7781      7812      7988      7866
dram[1]:       7147      8675      7398      8658      7491      7894      7480      8311      7376      7837      8052      8666      8104      8251      8653      8475
dram[2]:       9306      8577      9364      8465      8716      8871      8959      8444      8711      8790      8808      8860      8727      8380      9539      9057
dram[3]:       7645      7139      8666      7678      7781      7605      7927      7460      8105      7120      7902      7684      8015      8072      8247      8493
dram[4]:       8438      8873      8305      9096      7829      7855      7982      8508      8205      8153      7875      8804      7573      8254      7864      8302
dram[5]:       8502      7712      8385      7910      8184      7667      8600      7608      8650      7406      8103      7775      8178      8154      8049      8143
dram[6]:       9455      8791      8604      8825      8589      8370      8011      8607      8814      8884      8333      8595      8186      9225      8165      8836
dram[7]:       7414      7830      7447      7007      6970      7302      7126      7739      7463      8332      7699      7732      7477      8594      7559      8169
dram[8]:       8422      8217      8547      8027      8484      7655      8128      8021      8768      8000      8269      8134      8404      9064      8026      8405
dram[9]:       8769      8061      7554      8655      7202      7629      8050      7971      8288      7812      7762      7706      7736      8551      8264      8881
dram[10]:       8253      8536      7131      7637      7578      7720      7679      7943      7675      7958      7150      7949      7252      7981      7414      7891
dram[11]:       8128      8248      8454      7551      8196      7279      7747      7390      7953      8401      7736      7609      8964      7541      8206      7764

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=659955 n_nop=496864 n_act=30576 n_pre=30560 n_ref_event=0 n_req=105763 n_rd=103551 n_rd_L2_A=0 n_write=0 n_wr_bk=8830 bw_util=0.6811
n_activity=544586 dram_eff=0.8254
bk0: 6504a 309088i bk1: 6649a 306882i bk2: 6491a 308841i bk3: 6431a 309301i bk4: 6415a 310868i bk5: 6244a 316545i bk6: 6207a 308797i bk7: 6400a 305212i bk8: 6450a 300315i bk9: 6321a 312420i bk10: 6510a 307322i bk11: 6430a 298198i bk12: 6830a 286429i bk13: 6551a 298464i bk14: 6488a 304004i bk15: 6630a 300802i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.710901
Row_Buffer_Locality_read = 0.717376
Row_Buffer_Locality_write = 0.407776
Bank_Level_Parallism = 10.822252
Bank_Level_Parallism_Col = 6.206083
Bank_Level_Parallism_Ready = 3.224901
write_to_read_ratio_blp_rw_average = 0.150008
GrpLevelPara = 3.259826 

BW Util details:
bwutil = 0.681143 
total_CMD = 659955 
util_bw = 449524 
Wasted_Col = 84339 
Wasted_Row = 2934 
Idle = 123158 

BW Util Bottlenecks: 
RCDc_limit = 137643 
RCDWRc_limit = 3399 
WTRc_limit = 64138 
RTWc_limit = 73156 
CCDLc_limit = 49639 
rwq = 0 
CCDLc_limit_alone = 37962 
WTRc_limit_alone = 59048 
RTWc_limit_alone = 66569 

Commands details: 
total_CMD = 659955 
n_nop = 496864 
Read = 103551 
Write = 0 
L2_Alloc = 0 
L2_WB = 8830 
n_act = 30576 
n_pre = 30560 
n_ref = 0 
n_req = 105763 
total_req = 112381 

Dual Bus Interface Util: 
issued_total_row = 61136 
issued_total_col = 112381 
Row_Bus_Util =  0.092637 
CoL_Bus_Util = 0.170286 
Either_Row_CoL_Bus_Util = 0.247124 
Issued_on_Two_Bus_Simul_Util = 0.015798 
issued_two_Eff = 0.063928 
queue_avg = 43.979382 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=43.9794
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=659955 n_nop=496047 n_act=30695 n_pre=30679 n_ref_event=0 n_req=106109 n_rd=103916 n_rd_L2_A=0 n_write=0 n_wr_bk=8757 bw_util=0.6829
n_activity=544755 dram_eff=0.8273
bk0: 6684a 310232i bk1: 6753a 300602i bk2: 6335a 309866i bk3: 6508a 304006i bk4: 6252a 316095i bk5: 6263a 316804i bk6: 6257a 316716i bk7: 6415a 311815i bk8: 6321a 307007i bk9: 6452a 302079i bk10: 6459a 298807i bk11: 6618a 297408i bk12: 6671a 297475i bk13: 6713a 286732i bk14: 6566a 298096i bk15: 6649a 295958i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.710722
Row_Buffer_Locality_read = 0.716858
Row_Buffer_Locality_write = 0.419973
Bank_Level_Parallism = 10.836582
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 3.195114
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.682913 
total_CMD = 659955 
util_bw = 450692 
Wasted_Col = 83644 
Wasted_Row = 2849 
Idle = 122770 

BW Util Bottlenecks: 
RCDc_limit = 137299 
RCDWRc_limit = 3379 
WTRc_limit = 60485 
RTWc_limit = 76038 
CCDLc_limit = 48906 
rwq = 0 
CCDLc_limit_alone = 37443 
WTRc_limit_alone = 55775 
RTWc_limit_alone = 69285 

Commands details: 
total_CMD = 659955 
n_nop = 496047 
Read = 103916 
Write = 0 
L2_Alloc = 0 
L2_WB = 8757 
n_act = 30695 
n_pre = 30679 
n_ref = 0 
n_req = 106109 
total_req = 112673 

Dual Bus Interface Util: 
issued_total_row = 61374 
issued_total_col = 112673 
Row_Bus_Util =  0.092997 
CoL_Bus_Util = 0.170728 
Either_Row_CoL_Bus_Util = 0.248362 
Issued_on_Two_Bus_Simul_Util = 0.015363 
issued_two_Eff = 0.061858 
queue_avg = 44.939510 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=44.9395
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=659955 n_nop=495389 n_act=30797 n_pre=30781 n_ref_event=0 n_req=106551 n_rd=104347 n_rd_L2_A=0 n_write=0 n_wr_bk=8802 bw_util=0.6858
n_activity=545051 dram_eff=0.8304
bk0: 6606a 298290i bk1: 6668a 298325i bk2: 6466a 296672i bk3: 6626a 293294i bk4: 6368a 304343i bk5: 6261a 307958i bk6: 6411a 307478i bk7: 6468a 296883i bk8: 6379a 306168i bk9: 6476a 296265i bk10: 6596a 289761i bk11: 6544a 293783i bk12: 6603a 287244i bk13: 6724a 284518i bk14: 6637a 291916i bk15: 6514a 286418i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.710965
Row_Buffer_Locality_read = 0.716801
Row_Buffer_Locality_write = 0.434664
Bank_Level_Parallism = 11.066234
Bank_Level_Parallism_Col = 6.371264
Bank_Level_Parallism_Ready = 3.336448
write_to_read_ratio_blp_rw_average = 0.145036
GrpLevelPara = 3.291502 

BW Util details:
bwutil = 0.685798 
total_CMD = 659955 
util_bw = 452596 
Wasted_Col = 82672 
Wasted_Row = 2554 
Idle = 122133 

BW Util Bottlenecks: 
RCDc_limit = 137366 
RCDWRc_limit = 3332 
WTRc_limit = 66682 
RTWc_limit = 75999 
CCDLc_limit = 49233 
rwq = 0 
CCDLc_limit_alone = 36554 
WTRc_limit_alone = 60965 
RTWc_limit_alone = 69037 

Commands details: 
total_CMD = 659955 
n_nop = 495389 
Read = 104347 
Write = 0 
L2_Alloc = 0 
L2_WB = 8802 
n_act = 30797 
n_pre = 30781 
n_ref = 0 
n_req = 106551 
total_req = 113149 

Dual Bus Interface Util: 
issued_total_row = 61578 
issued_total_col = 113149 
Row_Bus_Util =  0.093306 
CoL_Bus_Util = 0.171450 
Either_Row_CoL_Bus_Util = 0.249359 
Issued_on_Two_Bus_Simul_Util = 0.015397 
issued_two_Eff = 0.061744 
queue_avg = 46.239727 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=46.2397
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=659955 n_nop=496309 n_act=30429 n_pre=30413 n_ref_event=0 n_req=106060 n_rd=103858 n_rd_L2_A=0 n_write=0 n_wr_bk=8795 bw_util=0.6828
n_activity=544469 dram_eff=0.8276
bk0: 6614a 310835i bk1: 6626a 303969i bk2: 6475a 302983i bk3: 6339a 314099i bk4: 6348a 315944i bk5: 6385a 301949i bk6: 6602a 308980i bk7: 6279a 307958i bk8: 6322a 311317i bk9: 6373a 305465i bk10: 6536a 301605i bk11: 6390a 299521i bk12: 6546a 299814i bk13: 6813a 287314i bk14: 6606a 297914i bk15: 6604a 304019i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.713096
Row_Buffer_Locality_read = 0.719117
Row_Buffer_Locality_write = 0.429155
Bank_Level_Parallism = 10.830538
Bank_Level_Parallism_Col = 6.274133
Bank_Level_Parallism_Ready = 3.242927
write_to_read_ratio_blp_rw_average = 0.156647
GrpLevelPara = 3.293798 

BW Util details:
bwutil = 0.682792 
total_CMD = 659955 
util_bw = 450612 
Wasted_Col = 84131 
Wasted_Row = 2405 
Idle = 122807 

BW Util Bottlenecks: 
RCDc_limit = 138950 
RCDWRc_limit = 3352 
WTRc_limit = 61314 
RTWc_limit = 82427 
CCDLc_limit = 48912 
rwq = 0 
CCDLc_limit_alone = 36935 
WTRc_limit_alone = 56491 
RTWc_limit_alone = 75273 

Commands details: 
total_CMD = 659955 
n_nop = 496309 
Read = 103858 
Write = 0 
L2_Alloc = 0 
L2_WB = 8795 
n_act = 30429 
n_pre = 30413 
n_ref = 0 
n_req = 106060 
total_req = 112653 

Dual Bus Interface Util: 
issued_total_row = 60842 
issued_total_col = 112653 
Row_Bus_Util =  0.092191 
CoL_Bus_Util = 0.170698 
Either_Row_CoL_Bus_Util = 0.247965 
Issued_on_Two_Bus_Simul_Util = 0.014924 
issued_two_Eff = 0.060185 
queue_avg = 44.902733 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=44.9027
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=659955 n_nop=495837 n_act=30554 n_pre=30538 n_ref_event=0 n_req=106707 n_rd=104504 n_rd_L2_A=0 n_write=0 n_wr_bk=8807 bw_util=0.6868
n_activity=545298 dram_eff=0.8312
bk0: 6681a 291101i bk1: 6740a 286770i bk2: 6330a 306784i bk3: 6470a 294630i bk4: 6274a 309109i bk5: 6407a 316949i bk6: 6480a 300987i bk7: 6414a 302129i bk8: 6549a 293301i bk9: 6372a 295062i bk10: 6700a 292587i bk11: 6545a 290396i bk12: 6571a 290407i bk13: 6616a 290895i bk14: 6683a 290039i bk15: 6672a 296131i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.713665
Row_Buffer_Locality_read = 0.719858
Row_Buffer_Locality_write = 0.419882
Bank_Level_Parallism = 11.044001
Bank_Level_Parallism_Col = 6.390462
Bank_Level_Parallism_Ready = 3.343478
write_to_read_ratio_blp_rw_average = 0.150901
GrpLevelPara = 3.298352 

BW Util details:
bwutil = 0.686780 
total_CMD = 659955 
util_bw = 453244 
Wasted_Col = 82347 
Wasted_Row = 2488 
Idle = 121876 

BW Util Bottlenecks: 
RCDc_limit = 136193 
RCDWRc_limit = 3391 
WTRc_limit = 59249 
RTWc_limit = 76827 
CCDLc_limit = 48075 
rwq = 0 
CCDLc_limit_alone = 36546 
WTRc_limit_alone = 54671 
RTWc_limit_alone = 69876 

Commands details: 
total_CMD = 659955 
n_nop = 495837 
Read = 104504 
Write = 0 
L2_Alloc = 0 
L2_WB = 8807 
n_act = 30554 
n_pre = 30538 
n_ref = 0 
n_req = 106707 
total_req = 113311 

Dual Bus Interface Util: 
issued_total_row = 61092 
issued_total_col = 113311 
Row_Bus_Util =  0.092570 
CoL_Bus_Util = 0.171695 
Either_Row_CoL_Bus_Util = 0.248681 
Issued_on_Two_Bus_Simul_Util = 0.015584 
issued_two_Eff = 0.062668 
queue_avg = 47.009155 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=47.0092
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=659955 n_nop=496247 n_act=30706 n_pre=30690 n_ref_event=0 n_req=106248 n_rd=104042 n_rd_L2_A=0 n_write=0 n_wr_bk=8805 bw_util=0.684
n_activity=544371 dram_eff=0.8292
bk0: 6614a 299702i bk1: 6751a 287649i bk2: 6350a 301071i bk3: 6418a 301687i bk4: 6356a 298417i bk5: 6311a 313581i bk6: 6423a 305975i bk7: 6363a 308967i bk8: 6545a 288828i bk9: 6419a 294256i bk10: 6344a 302215i bk11: 6587a 289030i bk12: 6562a 297396i bk13: 6773a 285184i bk14: 6534a 297507i bk15: 6692a 293275i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.710997
Row_Buffer_Locality_read = 0.717431
Row_Buffer_Locality_write = 0.407525
Bank_Level_Parallism = 11.038716
Bank_Level_Parallism_Col = 6.351651
Bank_Level_Parallism_Ready = 3.313754
write_to_read_ratio_blp_rw_average = 0.149248
GrpLevelPara = 3.287114 

BW Util details:
bwutil = 0.683968 
total_CMD = 659955 
util_bw = 451388 
Wasted_Col = 83209 
Wasted_Row = 2303 
Idle = 123055 

BW Util Bottlenecks: 
RCDc_limit = 137002 
RCDWRc_limit = 3475 
WTRc_limit = 65724 
RTWc_limit = 73629 
CCDLc_limit = 48637 
rwq = 0 
CCDLc_limit_alone = 36487 
WTRc_limit_alone = 60081 
RTWc_limit_alone = 67122 

Commands details: 
total_CMD = 659955 
n_nop = 496247 
Read = 104042 
Write = 0 
L2_Alloc = 0 
L2_WB = 8805 
n_act = 30706 
n_pre = 30690 
n_ref = 0 
n_req = 106248 
total_req = 112847 

Dual Bus Interface Util: 
issued_total_row = 61396 
issued_total_col = 112847 
Row_Bus_Util =  0.093031 
CoL_Bus_Util = 0.170992 
Either_Row_CoL_Bus_Util = 0.248059 
Issued_on_Two_Bus_Simul_Util = 0.015963 
issued_two_Eff = 0.064352 
queue_avg = 46.277481 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=46.2775
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=659955 n_nop=496631 n_act=30548 n_pre=30532 n_ref_event=0 n_req=106037 n_rd=103828 n_rd_L2_A=0 n_write=0 n_wr_bk=8827 bw_util=0.6828
n_activity=544044 dram_eff=0.8283
bk0: 6617a 299465i bk1: 6667a 295554i bk2: 6467a 305163i bk3: 6442a 301844i bk4: 6408a 313445i bk5: 6462a 308953i bk6: 6304a 317200i bk7: 6475a 295308i bk8: 6522a 303347i bk9: 6433a 300730i bk10: 6266a 313074i bk11: 6339a 306948i bk12: 6601a 296770i bk13: 6707a 294802i bk14: 6468a 307292i bk15: 6650a 301776i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.711912
Row_Buffer_Locality_read = 0.717947
Row_Buffer_Locality_write = 0.428248
Bank_Level_Parallism = 10.856891
Bank_Level_Parallism_Col = 6.256661
Bank_Level_Parallism_Ready = 3.261742
write_to_read_ratio_blp_rw_average = 0.152171
GrpLevelPara = 3.275645 

BW Util details:
bwutil = 0.682804 
total_CMD = 659955 
util_bw = 450620 
Wasted_Col = 84021 
Wasted_Row = 2271 
Idle = 123043 

BW Util Bottlenecks: 
RCDc_limit = 137945 
RCDWRc_limit = 3368 
WTRc_limit = 65383 
RTWc_limit = 77557 
CCDLc_limit = 50217 
rwq = 0 
CCDLc_limit_alone = 37848 
WTRc_limit_alone = 60165 
RTWc_limit_alone = 70406 

Commands details: 
total_CMD = 659955 
n_nop = 496631 
Read = 103828 
Write = 0 
L2_Alloc = 0 
L2_WB = 8827 
n_act = 30548 
n_pre = 30532 
n_ref = 0 
n_req = 106037 
total_req = 112655 

Dual Bus Interface Util: 
issued_total_row = 61080 
issued_total_col = 112655 
Row_Bus_Util =  0.092552 
CoL_Bus_Util = 0.170701 
Either_Row_CoL_Bus_Util = 0.247477 
Issued_on_Two_Bus_Simul_Util = 0.015775 
issued_two_Eff = 0.063744 
queue_avg = 44.536602 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=44.5366
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=659955 n_nop=495971 n_act=30749 n_pre=30733 n_ref_event=0 n_req=106259 n_rd=104065 n_rd_L2_A=0 n_write=0 n_wr_bk=8764 bw_util=0.6839
n_activity=544761 dram_eff=0.8285
bk0: 6734a 286392i bk1: 6702a 285035i bk2: 6353a 291768i bk3: 6445a 299662i bk4: 6325a 308508i bk5: 6317a 311194i bk6: 6334a 309701i bk7: 6422a 303738i bk8: 6621a 291516i bk9: 6455a 289210i bk10: 6384a 289111i bk11: 6219a 293201i bk12: 6689a 286167i bk13: 6549a 287342i bk14: 6795a 288628i bk15: 6721a 287956i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.710622
Row_Buffer_Locality_read = 0.717081
Row_Buffer_Locality_write = 0.404284
Bank_Level_Parallism = 11.123672
Bank_Level_Parallism_Col = 6.486614
Bank_Level_Parallism_Ready = 3.387558
write_to_read_ratio_blp_rw_average = 0.163474
GrpLevelPara = 3.325754 

BW Util details:
bwutil = 0.683859 
total_CMD = 659955 
util_bw = 451316 
Wasted_Col = 84293 
Wasted_Row = 2148 
Idle = 122198 

BW Util Bottlenecks: 
RCDc_limit = 140303 
RCDWRc_limit = 3590 
WTRc_limit = 63229 
RTWc_limit = 90051 
CCDLc_limit = 48653 
rwq = 0 
CCDLc_limit_alone = 36152 
WTRc_limit_alone = 58426 
RTWc_limit_alone = 82353 

Commands details: 
total_CMD = 659955 
n_nop = 495971 
Read = 104065 
Write = 0 
L2_Alloc = 0 
L2_WB = 8764 
n_act = 30749 
n_pre = 30733 
n_ref = 0 
n_req = 106259 
total_req = 112829 

Dual Bus Interface Util: 
issued_total_row = 61482 
issued_total_col = 112829 
Row_Bus_Util =  0.093161 
CoL_Bus_Util = 0.170965 
Either_Row_CoL_Bus_Util = 0.248478 
Issued_on_Two_Bus_Simul_Util = 0.015648 
issued_two_Eff = 0.062976 
queue_avg = 48.098660 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=48.0987
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=659955 n_nop=496264 n_act=30624 n_pre=30608 n_ref_event=0 n_req=106156 n_rd=103951 n_rd_L2_A=0 n_write=0 n_wr_bk=8799 bw_util=0.6834
n_activity=544206 dram_eff=0.8287
bk0: 6704a 301021i bk1: 6606a 302041i bk2: 6560a 305184i bk3: 6489a 301034i bk4: 6434a 301086i bk5: 6385a 306068i bk6: 6386a 307274i bk7: 6470a 300376i bk8: 6334a 306367i bk9: 6225a 309875i bk10: 6333a 306141i bk11: 6578a 297712i bk12: 6582a 299613i bk13: 6622a 290678i bk14: 6578a 295156i bk15: 6665a 288373i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.711519
Row_Buffer_Locality_read = 0.717819
Row_Buffer_Locality_write = 0.414512
Bank_Level_Parallism = 10.934413
Bank_Level_Parallism_Col = 6.276128
Bank_Level_Parallism_Ready = 3.267459
write_to_read_ratio_blp_rw_average = 0.149039
GrpLevelPara = 3.274232 

BW Util details:
bwutil = 0.683380 
total_CMD = 659955 
util_bw = 451000 
Wasted_Col = 83517 
Wasted_Row = 2611 
Idle = 122827 

BW Util Bottlenecks: 
RCDc_limit = 136831 
RCDWRc_limit = 3317 
WTRc_limit = 64881 
RTWc_limit = 75216 
CCDLc_limit = 49205 
rwq = 0 
CCDLc_limit_alone = 37290 
WTRc_limit_alone = 59601 
RTWc_limit_alone = 68581 

Commands details: 
total_CMD = 659955 
n_nop = 496264 
Read = 103951 
Write = 0 
L2_Alloc = 0 
L2_WB = 8799 
n_act = 30624 
n_pre = 30608 
n_ref = 0 
n_req = 106156 
total_req = 112750 

Dual Bus Interface Util: 
issued_total_row = 61232 
issued_total_col = 112750 
Row_Bus_Util =  0.092782 
CoL_Bus_Util = 0.170845 
Either_Row_CoL_Bus_Util = 0.248034 
Issued_on_Two_Bus_Simul_Util = 0.015593 
issued_two_Eff = 0.062868 
queue_avg = 45.701454 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=45.7015
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=659955 n_nop=496146 n_act=30892 n_pre=30876 n_ref_event=0 n_req=106209 n_rd=104012 n_rd_L2_A=0 n_write=0 n_wr_bk=8787 bw_util=0.6837
n_activity=545444 dram_eff=0.8272
bk0: 6605a 296330i bk1: 6750a 296707i bk2: 6508a 302265i bk3: 6481a 306867i bk4: 6387a 311621i bk5: 6333a 311177i bk6: 6426a 312935i bk7: 6495a 308796i bk8: 6310a 308420i bk9: 6220a 305638i bk10: 6415a 302532i bk11: 6299a 303036i bk12: 6701a 277654i bk13: 6746a 286361i bk14: 6695a 293855i bk15: 6641a 286117i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.709140
Row_Buffer_Locality_read = 0.715283
Row_Buffer_Locality_write = 0.418298
Bank_Level_Parallism = 10.923212
Bank_Level_Parallism_Col = 6.237888
Bank_Level_Parallism_Ready = 3.217652
write_to_read_ratio_blp_rw_average = 0.147265
GrpLevelPara = 3.266960 

BW Util details:
bwutil = 0.683677 
total_CMD = 659955 
util_bw = 451196 
Wasted_Col = 84955 
Wasted_Row = 2218 
Idle = 121586 

BW Util Bottlenecks: 
RCDc_limit = 139861 
RCDWRc_limit = 3492 
WTRc_limit = 68016 
RTWc_limit = 76269 
CCDLc_limit = 51970 
rwq = 0 
CCDLc_limit_alone = 39279 
WTRc_limit_alone = 62154 
RTWc_limit_alone = 69440 

Commands details: 
total_CMD = 659955 
n_nop = 496146 
Read = 104012 
Write = 0 
L2_Alloc = 0 
L2_WB = 8787 
n_act = 30892 
n_pre = 30876 
n_ref = 0 
n_req = 106209 
total_req = 112799 

Dual Bus Interface Util: 
issued_total_row = 61768 
issued_total_col = 112799 
Row_Bus_Util =  0.093594 
CoL_Bus_Util = 0.170919 
Either_Row_CoL_Bus_Util = 0.248212 
Issued_on_Two_Bus_Simul_Util = 0.016301 
issued_two_Eff = 0.065674 
queue_avg = 45.538055 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=45.5381
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=659955 n_nop=495895 n_act=30443 n_pre=30427 n_ref_event=0 n_req=105937 n_rd=103736 n_rd_L2_A=0 n_write=0 n_wr_bk=8794 bw_util=0.682
n_activity=544686 dram_eff=0.8264
bk0: 6632a 308374i bk1: 6645a 305761i bk2: 6549a 310604i bk3: 6457a 305840i bk4: 6354a 314067i bk5: 6313a 318062i bk6: 6390a 313599i bk7: 6285a 307909i bk8: 6484a 304837i bk9: 6387a 312271i bk10: 6385a 305947i bk11: 6353a 299311i bk12: 6693a 304479i bk13: 6665a 297835i bk14: 6635a 299367i bk15: 6509a 295160i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.712631
Row_Buffer_Locality_read = 0.718950
Row_Buffer_Locality_write = 0.414811
Bank_Level_Parallism = 10.770255
Bank_Level_Parallism_Col = 6.213840
Bank_Level_Parallism_Ready = 3.233851
write_to_read_ratio_blp_rw_average = 0.150907
GrpLevelPara = 3.277380 

BW Util details:
bwutil = 0.682047 
total_CMD = 659955 
util_bw = 450120 
Wasted_Col = 83853 
Wasted_Row = 3248 
Idle = 122734 

BW Util Bottlenecks: 
RCDc_limit = 135474 
RCDWRc_limit = 3221 
WTRc_limit = 61791 
RTWc_limit = 80782 
CCDLc_limit = 48444 
rwq = 0 
CCDLc_limit_alone = 36234 
WTRc_limit_alone = 56927 
RTWc_limit_alone = 73436 

Commands details: 
total_CMD = 659955 
n_nop = 495895 
Read = 103736 
Write = 0 
L2_Alloc = 0 
L2_WB = 8794 
n_act = 30443 
n_pre = 30427 
n_ref = 0 
n_req = 105937 
total_req = 112530 

Dual Bus Interface Util: 
issued_total_row = 60870 
issued_total_col = 112530 
Row_Bus_Util =  0.092234 
CoL_Bus_Util = 0.170512 
Either_Row_CoL_Bus_Util = 0.248593 
Issued_on_Two_Bus_Simul_Util = 0.014152 
issued_two_Eff = 0.056930 
queue_avg = 43.324413 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=43.3244
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=659955 n_nop=497000 n_act=30206 n_pre=30190 n_ref_event=0 n_req=106218 n_rd=104018 n_rd_L2_A=0 n_write=0 n_wr_bk=8780 bw_util=0.6837
n_activity=544532 dram_eff=0.8286
bk0: 6722a 298427i bk1: 6564a 300553i bk2: 6484a 305090i bk3: 6514a 309678i bk4: 6391a 312663i bk5: 6317a 308720i bk6: 6312a 317446i bk7: 6299a 316478i bk8: 6285a 312673i bk9: 6301a 309979i bk10: 6660a 297707i bk11: 6582a 292804i bk12: 6690a 294019i bk13: 6699a 288271i bk14: 6573a 294702i bk15: 6625a 300757i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.715623
Row_Buffer_Locality_read = 0.721664
Row_Buffer_Locality_write = 0.430000
Bank_Level_Parallism = 10.854291
Bank_Level_Parallism_Col = 6.330769
Bank_Level_Parallism_Ready = 3.310938
write_to_read_ratio_blp_rw_average = 0.152437
GrpLevelPara = 3.290383 

BW Util details:
bwutil = 0.683671 
total_CMD = 659955 
util_bw = 451192 
Wasted_Col = 83152 
Wasted_Row = 2887 
Idle = 122724 

BW Util Bottlenecks: 
RCDc_limit = 135181 
RCDWRc_limit = 3323 
WTRc_limit = 63620 
RTWc_limit = 78140 
CCDLc_limit = 49715 
rwq = 0 
CCDLc_limit_alone = 37323 
WTRc_limit_alone = 58355 
RTWc_limit_alone = 71013 

Commands details: 
total_CMD = 659955 
n_nop = 497000 
Read = 104018 
Write = 0 
L2_Alloc = 0 
L2_WB = 8780 
n_act = 30206 
n_pre = 30190 
n_ref = 0 
n_req = 106218 
total_req = 112798 

Dual Bus Interface Util: 
issued_total_row = 60396 
issued_total_col = 112798 
Row_Bus_Util =  0.091515 
CoL_Bus_Util = 0.170918 
Either_Row_CoL_Bus_Util = 0.246918 
Issued_on_Two_Bus_Simul_Util = 0.015515 
issued_two_Eff = 0.062833 
queue_avg = 45.613266 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=45.6133

========= L2 cache stats =========
L2_cache_bank[0]: Access = 69775, Miss = 51895, Miss_rate = 0.744, Pending_hits = 116, Reservation_fails = 1512
L2_cache_bank[1]: Access = 66759, Miss = 51656, Miss_rate = 0.774, Pending_hits = 105, Reservation_fails = 56
L2_cache_bank[2]: Access = 67012, Miss = 51545, Miss_rate = 0.769, Pending_hits = 77, Reservation_fails = 667
L2_cache_bank[3]: Access = 68350, Miss = 52371, Miss_rate = 0.766, Pending_hits = 105, Reservation_fails = 854
L2_cache_bank[4]: Access = 70218, Miss = 52066, Miss_rate = 0.741, Pending_hits = 1154, Reservation_fails = 602
L2_cache_bank[5]: Access = 69567, Miss = 52281, Miss_rate = 0.752, Pending_hits = 134, Reservation_fails = 1792
L2_cache_bank[6]: Access = 69619, Miss = 52049, Miss_rate = 0.748, Pending_hits = 116, Reservation_fails = 1516
L2_cache_bank[7]: Access = 68666, Miss = 51809, Miss_rate = 0.755, Pending_hits = 116, Reservation_fails = 435
L2_cache_bank[8]: Access = 70319, Miss = 52268, Miss_rate = 0.743, Pending_hits = 170, Reservation_fails = 2317
L2_cache_bank[9]: Access = 70515, Miss = 52236, Miss_rate = 0.741, Pending_hits = 152, Reservation_fails = 1429
L2_cache_bank[10]: Access = 68202, Miss = 51728, Miss_rate = 0.758, Pending_hits = 113, Reservation_fails = 131
L2_cache_bank[11]: Access = 69562, Miss = 52314, Miss_rate = 0.752, Pending_hits = 94, Reservation_fails = 440
L2_cache_bank[12]: Access = 69719, Miss = 51653, Miss_rate = 0.741, Pending_hits = 1146, Reservation_fails = 393
L2_cache_bank[13]: Access = 68381, Miss = 52175, Miss_rate = 0.763, Pending_hits = 126, Reservation_fails = 1896
L2_cache_bank[14]: Access = 68465, Miss = 52235, Miss_rate = 0.763, Pending_hits = 150, Reservation_fails = 3693
L2_cache_bank[15]: Access = 70339, Miss = 51830, Miss_rate = 0.737, Pending_hits = 153, Reservation_fails = 3969
L2_cache_bank[16]: Access = 72133, Miss = 51911, Miss_rate = 0.720, Pending_hits = 148, Reservation_fails = 1197
L2_cache_bank[17]: Access = 69341, Miss = 52040, Miss_rate = 0.750, Pending_hits = 104, Reservation_fails = 750
L2_cache_bank[18]: Access = 67798, Miss = 52047, Miss_rate = 0.768, Pending_hits = 113, Reservation_fails = 1280
L2_cache_bank[19]: Access = 69675, Miss = 51965, Miss_rate = 0.746, Pending_hits = 97, Reservation_fails = 1032
L2_cache_bank[20]: Access = 69652, Miss = 52122, Miss_rate = 0.748, Pending_hits = 1143, Reservation_fails = 1386
L2_cache_bank[21]: Access = 67370, Miss = 51614, Miss_rate = 0.766, Pending_hits = 131, Reservation_fails = 996
L2_cache_bank[22]: Access = 70645, Miss = 52117, Miss_rate = 0.738, Pending_hits = 111, Reservation_fails = 1791
L2_cache_bank[23]: Access = 68362, Miss = 51901, Miss_rate = 0.759, Pending_hits = 102, Reservation_fails = 1034
L2_total_cache_accesses = 1660444
L2_total_cache_misses = 1247828
L2_total_cache_miss_rate = 0.7515
L2_total_cache_pending_hits = 5976
L2_total_cache_reservation_fails = 31168
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 345098
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5976
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 660615
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 31168
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 587213
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 5976
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 61542
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1598902
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 61542
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 1
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 6557
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 24610
L2_cache_data_port_util = 0.066
L2_cache_fill_port_util = 0.202

icnt_total_pkts_mem_to_simt=1660444
icnt_total_pkts_simt_to_mem=1660444
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 1660444
Req_Network_cycles = 257350
Req_Network_injected_packets_per_cycle =       6.4521 
Req_Network_conflicts_per_cycle =       1.6675
Req_Network_conflicts_per_cycle_util =       1.9037
Req_Bank_Level_Parallism =       7.3662
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       1.4540
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =      23.9672

Reply_Network_injected_packets_num = 1660444
Reply_Network_cycles = 257350
Reply_Network_injected_packets_per_cycle =        6.4521
Reply_Network_conflicts_per_cycle =        2.6998
Reply_Network_conflicts_per_cycle_util =       3.0773
Reply_Bank_Level_Parallism =       7.3543
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.4959
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.2151
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 37 min, 42 sec (2262 sec)
gpgpu_simulation_rate = 26531 (inst/sec)
gpgpu_simulation_rate = 113 (cycle/sec)
gpgpu_silicon_slowdown = 12079646x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffceb25239c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffceb252390..

GPGPU-Sim PTX: cudaLaunch for 0x0x560569430ff7 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z8compressiPi 
GPGPU-Sim PTX: pushing kernel '_Z8compressiPi' to stream 0, gridDim= (1784,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z8compressiPi'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 15 bind to kernel 6 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 16 bind to kernel 6 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 17 bind to kernel 6 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 18 bind to kernel 6 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 19 bind to kernel 6 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 20 bind to kernel 6 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 21 bind to kernel 6 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 22 bind to kernel 6 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 23 bind to kernel 6 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 24 bind to kernel 6 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 25 bind to kernel 6 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 26 bind to kernel 6 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 27 bind to kernel 6 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 28 bind to kernel 6 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 29 bind to kernel 6 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z8compressiPi'
Destroy streams for kernel 6: size 0
kernel_name = _Z8compressiPi 
kernel_launch_uid = 6 
gpu_sim_cycle = 12629
gpu_sim_insn = 7763442
gpu_ipc =     614.7313
gpu_tot_sim_cycle = 269979
gpu_tot_sim_insn = 67777593
gpu_tot_ipc =     251.0476
gpu_tot_issued_cta = 10704
gpu_occupancy = 92.1524% 
gpu_tot_occupancy = 85.1958% 
max_total_param_size = 0
gpu_stall_dramfull = 1377856
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       4.5232
partiton_level_parallism_total  =       6.3619
partiton_level_parallism_util =       8.7226
partiton_level_parallism_util_total  =       7.4662
L2_BW  =     197.5751 GB/Sec
L2_BW_total  =     277.8859 GB/Sec
gpu_total_sim_rate=28586

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 86330, Miss = 53272, Miss_rate = 0.617, Pending_hits = 9938, Reservation_fails = 220649
	L1D_cache_core[1]: Access = 85453, Miss = 52943, Miss_rate = 0.620, Pending_hits = 9763, Reservation_fails = 225000
	L1D_cache_core[2]: Access = 86335, Miss = 53421, Miss_rate = 0.619, Pending_hits = 9678, Reservation_fails = 234043
	L1D_cache_core[3]: Access = 85377, Miss = 52848, Miss_rate = 0.619, Pending_hits = 9699, Reservation_fails = 231382
	L1D_cache_core[4]: Access = 86891, Miss = 53996, Miss_rate = 0.621, Pending_hits = 10013, Reservation_fails = 232907
	L1D_cache_core[5]: Access = 86174, Miss = 53319, Miss_rate = 0.619, Pending_hits = 9737, Reservation_fails = 228948
	L1D_cache_core[6]: Access = 85325, Miss = 53054, Miss_rate = 0.622, Pending_hits = 9862, Reservation_fails = 224389
	L1D_cache_core[7]: Access = 86708, Miss = 53669, Miss_rate = 0.619, Pending_hits = 9786, Reservation_fails = 241482
	L1D_cache_core[8]: Access = 86468, Miss = 53462, Miss_rate = 0.618, Pending_hits = 9749, Reservation_fails = 231419
	L1D_cache_core[9]: Access = 86315, Miss = 53590, Miss_rate = 0.621, Pending_hits = 9774, Reservation_fails = 233949
	L1D_cache_core[10]: Access = 86695, Miss = 53789, Miss_rate = 0.620, Pending_hits = 9853, Reservation_fails = 224447
	L1D_cache_core[11]: Access = 85083, Miss = 52765, Miss_rate = 0.620, Pending_hits = 9827, Reservation_fails = 235867
	L1D_cache_core[12]: Access = 84418, Miss = 52442, Miss_rate = 0.621, Pending_hits = 9885, Reservation_fails = 230073
	L1D_cache_core[13]: Access = 85043, Miss = 52622, Miss_rate = 0.619, Pending_hits = 9879, Reservation_fails = 231922
	L1D_cache_core[14]: Access = 86545, Miss = 53693, Miss_rate = 0.620, Pending_hits = 10005, Reservation_fails = 233616
	L1D_cache_core[15]: Access = 85343, Miss = 52814, Miss_rate = 0.619, Pending_hits = 9737, Reservation_fails = 225870
	L1D_cache_core[16]: Access = 86340, Miss = 53506, Miss_rate = 0.620, Pending_hits = 9676, Reservation_fails = 234112
	L1D_cache_core[17]: Access = 84650, Miss = 52779, Miss_rate = 0.623, Pending_hits = 9894, Reservation_fails = 237275
	L1D_cache_core[18]: Access = 84013, Miss = 51880, Miss_rate = 0.618, Pending_hits = 9637, Reservation_fails = 243768
	L1D_cache_core[19]: Access = 86864, Miss = 53660, Miss_rate = 0.618, Pending_hits = 9729, Reservation_fails = 239208
	L1D_cache_core[20]: Access = 86711, Miss = 53711, Miss_rate = 0.619, Pending_hits = 10104, Reservation_fails = 237969
	L1D_cache_core[21]: Access = 86258, Miss = 53683, Miss_rate = 0.622, Pending_hits = 10141, Reservation_fails = 228232
	L1D_cache_core[22]: Access = 85542, Miss = 52978, Miss_rate = 0.619, Pending_hits = 9573, Reservation_fails = 227591
	L1D_cache_core[23]: Access = 86839, Miss = 53447, Miss_rate = 0.615, Pending_hits = 9894, Reservation_fails = 212962
	L1D_cache_core[24]: Access = 85572, Miss = 53108, Miss_rate = 0.621, Pending_hits = 9916, Reservation_fails = 240663
	L1D_cache_core[25]: Access = 84742, Miss = 52731, Miss_rate = 0.622, Pending_hits = 9985, Reservation_fails = 237398
	L1D_cache_core[26]: Access = 86384, Miss = 53259, Miss_rate = 0.617, Pending_hits = 9847, Reservation_fails = 232394
	L1D_cache_core[27]: Access = 86092, Miss = 53344, Miss_rate = 0.620, Pending_hits = 9817, Reservation_fails = 233769
	L1D_cache_core[28]: Access = 87933, Miss = 54279, Miss_rate = 0.617, Pending_hits = 10031, Reservation_fails = 230969
	L1D_cache_core[29]: Access = 85803, Miss = 53347, Miss_rate = 0.622, Pending_hits = 9563, Reservation_fails = 221513
	L1D_total_cache_accesses = 2578246
	L1D_total_cache_misses = 1597411
	L1D_total_cache_miss_rate = 0.6196
	L1D_total_cache_pending_hits = 294992
	L1D_total_cache_reservation_fails = 6943786
	L1D_cache_data_port_util = 0.096
	L1D_cache_fill_port_util = 0.223
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 624298
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 294992
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 870264
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 6941770
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 727147
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 294992
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 61545
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2016
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2516701
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 61545

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 570132
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 6371638
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 2016
ctas_completed 10704, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
2486, 2477, 2479, 2525, 2489, 2512, 2513, 2492, 2491, 2517, 2517, 2519, 2488, 2488, 2502, 2560, 2451, 2422, 2454, 2444, 2466, 2444, 2451, 2450, 2388, 2403, 2410, 2388, 2388, 2413, 2388, 2402, 
gpgpu_n_tot_thrd_icount = 75484352
gpgpu_n_tot_w_icount = 2358886
gpgpu_n_stall_shd_mem = 2830759
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1656023
gpgpu_n_mem_write_global = 61545
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 8964859
gpgpu_n_store_insn = 357721
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 10047488
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 2632884
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 197875
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:5042498	W0_Idle:211972	W0_Scoreboard:20982740	W1:23061	W2:3300	W3:670	W4:339	W5:328	W6:344	W7:378	W8:320	W9:376	W10:425	W11:372	W12:510	W13:557	W14:653	W15:771	W16:1258	W17:1816	W18:2784	W19:4011	W20:5714	W21:8610	W22:10461	W23:12991	W24:14537	W25:16090	W26:14751	W27:13714	W28:12594	W29:14182	W30:17349	W31:28233	W32:2147387
single_issue_nums: WS0:589596	WS1:589936	WS2:589737	WS3:589617	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 12779288 {8:1597411,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 2461800 {40:61545,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 2344480 {40:58612,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 63896440 {40:1597411,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 492360 {8:61545,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 2344480 {40:58612,}
maxmflatency = 9539 
max_icnt2mem_latency = 6595 
maxmrqlatency = 4474 
max_icnt2sh_latency = 142 
averagemflatency = 843 
avg_icnt2mem_latency = 191 
avg_mrq_latency = 110 
avg_icnt2sh_latency = 4 
mrq_lat_table:214719 	25043 	37785 	68210 	135013 	189612 	231844 	216261 	120806 	31963 	2760 	237 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	220903 	501647 	505136 	404834 	69231 	15619 	198 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	24316 	11327 	4756 	1973 	802178 	314662 	192565 	196805 	127926 	33894 	6280 	886 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	1358376 	196698 	84939 	52147 	22281 	3101 	26 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	4 	49 	117 	53 	10 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        62        63        64        64        62        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        60        59        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        63        62        64        64        64        64        62        62        64        64 
dram[3]:        64        64        64        64        64        64        63        61        62        64        63        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        59        63        64        64        64        64        63        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        61        64        63        62        63        61        64        64 
dram[6]:        64        64        64        64        64        64        60        61        64        64        63        64        63        64        64        64 
dram[7]:        64        64        64        64        64        64        61        62        62        64        64        64        64        64        64        64 
dram[8]:        64        64        63        64        64        64        61        59        64        64        64        62        64        64        64        64 
dram[9]:        64        64        64        64        64        64        65        61        64        64        64        64        62        64        64        64 
dram[10]:        64        64        64        64        64        64        63        62        64        64        64        64        64        61        64        64 
dram[11]:        64        64        64        64        64        64        63        65        62        64        64        63        64        64        64        64 
maximum service time to same row:
dram[0]:      5805      5804      6028      6036      6208      6219      6314      6324      6702      6696      6660      6655      5746      5745      5752      5751 
dram[1]:      5838      5848      5990      5989      6192      6192      6289      6289      6607      6642      6642      6606      5734      5703      5740      5709 
dram[2]:      5807      5806      5994      5965      6115      6081      6204      6190      6585      6590      6557      6588      5611      5580      5617      5586 
dram[3]:      5808      5808      5957      5918      6063      6197      6086      6298      6537      6578      6525      6557      5641      5642      5647      5649 
dram[4]:      5807      5807      6028      6036      6215      6222      6335      6340      6697      6698      6646      6663      5746      5745      5753      5753 
dram[5]:      5839      5850      5990      5990      6196      6183      6277      6277      6603      6630      6612      6628      5734      5703      5741      5710 
dram[6]:      5806      5806      6000      5969      6104      6067      6165      6105      6587      6586      6578      6571      5611      5580      5618      5587 
dram[7]:      5807      5806      5969      5915      6061      6180      6072      6241      6557      6571      6536      6600      5641      5642      5648      5648 
dram[8]:      5804      5804      6030      6039      6201      6211      6253      6262      6682      6666      6647      6652      5746      5745      5752      5751 
dram[9]:      5836      5848      5993      5992      6186      6160      6229      6231      6567      6588      6550      6582      5734      5703      5740      5709 
dram[10]:      5806      5806      5990      5966      6089      6080      6215      6158      6609      6601      6571      6576      5611      5580      5617      5586 
dram[11]:      5807      5806      5962      5915      6063      6197      6089      6314      6582      6607      6525      6575      5641      5641      5647      5648 
average row accesses per activate:
dram[0]:  3.383206  3.539865  3.553351  3.536349  3.370943  3.519050  3.326681  3.416013  3.375192  3.375849  3.377665  3.432672  3.661417  3.476116  3.443406  3.572785 
dram[1]:  3.585609  3.544193  3.440723  3.405946  3.396699  3.453514  3.360906  3.475558  3.322182  3.502128  3.384931  3.383884  3.545786  3.653703  3.480809  3.385843 
dram[2]:  3.483488  3.510046  3.426570  3.570750  3.361801  3.447383  3.509667  3.433854  3.389698  3.453264  3.452125  3.434515  3.421400  3.559875  3.516598  3.390530 
dram[3]:  3.536368  3.578224  3.543408  3.577901  3.428269  3.508621  3.304519  3.366789  3.399158  3.431207  3.549947  3.519935  3.489828  3.607365  3.368263  3.583643 
dram[4]:  3.505393  3.542975  3.561674  3.438313  3.465620  3.615938  3.339737  3.471338  3.385823  3.443915  3.476626  3.486966  3.468492  3.652080  3.451466  3.596834 
dram[5]:  3.399396  3.403258  3.376366  3.570806  3.431975  3.462076  3.483511  3.446628  3.419652  3.521482  3.387467  3.442967  3.507322  3.543545  3.471414  3.505641 
dram[6]:  3.433723  3.653970  3.530198  3.481736  3.487727  3.510389  3.472462  3.434443  3.423136  3.459474  3.302937  3.442144  3.426829  3.558961  3.412493  3.520207 
dram[7]:  3.565578  3.474619  3.371948  3.550998  3.348390  3.385181  3.392857  3.466914  3.521626  3.374296  3.327384  3.441860  3.406281  3.554434  3.557949  3.558320 
dram[8]:  3.551867  3.582803  3.442159  3.544385  3.461498  3.466205  3.375129  3.567334  3.383368  3.353375  3.323243  3.454265  3.467010  3.631777  3.366049  3.509794 
dram[9]:  3.424150  3.555441  3.443753  3.460774  3.441099  3.523186  3.445847  3.462866  3.307179  3.427415  3.317653  3.349454  3.400397  3.544239  3.421211  3.493821 
dram[10]:  3.580867  3.574513  3.465526  3.536193  3.444976  3.544304  3.451271  3.468902  3.492876  3.450264  3.473404  3.409234  3.575837  3.494353  3.399699  3.329830 
dram[11]:  3.516906  3.627366  3.444849  3.702116  3.462806  3.492683  3.397362  3.553344  3.452394  3.483225  3.479039  3.495065  3.522681  3.589717  3.488831  3.568266 
average row locality = 1274254/367219 = 3.470011
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      6504      6649      6491      6431      6415      6244      6207      6400      6450      6321      6510      6430      6830      6551      6488      6630 
dram[1]:      6684      6753      6335      6508      6252      6263      6257      6415      6321      6452      6459      6618      6671      6713      6566      6649 
dram[2]:      6606      6668      6466      6626      6368      6261      6411      6468      6379      6476      6596      6544      6603      6724      6637      6514 
dram[3]:      6614      6626      6475      6339      6348      6385      6602      6279      6322      6373      6536      6390      6546      6813      6606      6604 
dram[4]:      6681      6740      6330      6470      6274      6407      6480      6414      6549      6372      6700      6545      6571      6616      6683      6672 
dram[5]:      6614      6751      6350      6418      6356      6311      6423      6363      6545      6419      6344      6587      6562      6773      6534      6692 
dram[6]:      6617      6667      6467      6442      6408      6462      6304      6475      6522      6433      6266      6339      6601      6707      6468      6650 
dram[7]:      6734      6702      6353      6445      6325      6317      6334      6422      6621      6455      6384      6219      6689      6549      6795      6721 
dram[8]:      6704      6606      6560      6489      6434      6385      6386      6470      6334      6225      6333      6578      6582      6622      6578      6665 
dram[9]:      6605      6750      6508      6481      6387      6333      6426      6495      6310      6220      6415      6299      6701      6746      6695      6641 
dram[10]:      6632      6645      6549      6457      6354      6313      6390      6285      6484      6387      6385      6353      6693      6665      6635      6509 
dram[11]:      6722      6564      6484      6514      6391      6317      6312      6299      6285      6301      6660      6582      6690      6699      6573      6625 
total dram reads = 1247828
bank skew: 6830/6207 = 1.10
chip skew: 104504/103551 = 1.01
number of total write accesses:
dram[0]:       576       576       544       544       512       513       508       509       540       545       576       585       577       576       573       576 
dram[1]:       572       576       548       548       508       504       488       504       533       525       580       572       573       577       577       572 
dram[2]:       577       577       545       547       508       508       496       500       544       548       584       572       576       572       571       577 
dram[3]:       576       576       545       548       509       508       504       509       532       544       580       569       576       567       576       576 
dram[4]:       576       576       549       540       508       508       504       504       550       548       568       572       576       576       576       576 
dram[5]:       576       575       544       549       505       497       501       508       548       552       572       576       573       576       577       576 
dram[6]:       576       576       549       540       512       508       505       504       544       560       580       584       572       576       568       573 
dram[7]:       575       572       549       540       496       500       501       508       548       540       564       575       576       576       572       572 
dram[8]:       576       576       540       550       510       512       509       501       537       532       576       576       576       576       576       576 
dram[9]:       576       576       539       544       508       500       512       504       556       524       576       568       576       576       576       576 
dram[10]:       572       572       544       548       504       508       504       510       540       536       580       580       576       568       576       576 
dram[11]:       571       572       544       540       504       505       504       513       532       544       577       584       576       569       572       573 
total dram writes = 105547
bank skew: 585/488 = 1.20
chip skew: 8830/8757 = 1.01
average mf latency per bank:
dram[0]:        830       855       836       810       829       824       823       807      1115      1002       873       883       897       883       881       900
dram[1]:        832       880       822       877       810       852       788       842      1072      1104       883       951       833       910       893       923
dram[2]:       1100      1077      1043      1105      1047      1062      1040      1068      1270      1441      1177      1185      1102      1123      1085      1145
dram[3]:        907       877       906       861       884       876       864       829      1151      1047      1045      1045       932       940       930       936
dram[4]:       1165      1170      1127      1203      1118      1144      1112      1125      1544      1711      1345      1320      1162      1240      1200      1204
dram[5]:        941      1027       963      1025       954      1018       917       974      1229      1381      1016      1061       977      1056       972      1048
dram[6]:        934      1042       928      1031       886       987       853       981      1144      1386       983      1047       950      1074       948      1051
dram[7]:       1522      1316      1544      1289      1514      1291      1465      1296      1991      1860      1767      1538      1575      1390      1542      1393
dram[8]:       1000      1004       975       997       963       999       940       980      1343      1373      1100      1070      1014      1068       984      1043
dram[9]:       1241      1101      1212      1115      1201      1104      1195      1097      1626      1628      1347      1243      1289      1162      1283      1157
dram[10]:        920       936       916       885       906       888       887       859      1187      1096       984       924       920       910       936       924
dram[11]:        932       896       867       853       882       848       862       807      1246      1106       943       898       937       897       997       892
maximum mf latency per bank:
dram[0]:       8084      8267      7995      7898      7641      7359      7769      7515      8019      8087      7957      7457      7781      7812      7988      7866
dram[1]:       7147      8675      7398      8658      7491      7894      7480      8311      7376      7837      8052      8666      8104      8251      8653      8475
dram[2]:       9306      8577      9364      8465      8716      8871      8959      8444      8711      8790      8808      8860      8727      8380      9539      9057
dram[3]:       7645      7139      8666      7678      7781      7605      7927      7460      8105      7120      7902      7684      8015      8072      8247      8493
dram[4]:       8438      8873      8305      9096      7829      7855      7982      8508      8205      8153      7875      8804      7573      8254      7864      8302
dram[5]:       8502      7712      8385      7910      8184      7667      8600      7608      8650      7406      8103      7775      8178      8154      8049      8143
dram[6]:       9455      8791      8604      8825      8589      8370      8011      8607      8814      8884      8333      8595      8186      9225      8165      8836
dram[7]:       7414      7830      7447      7007      6970      7302      7126      7739      7463      8332      7699      7732      7477      8594      7559      8169
dram[8]:       8422      8217      8547      8027      8484      7655      8128      8021      8768      8000      8269      8134      8404      9064      8026      8405
dram[9]:       8769      8061      7554      8655      7202      7629      8050      7971      8288      7812      7762      7706      7736      8551      8264      8881
dram[10]:       8253      8536      7131      7637      7578      7720      7679      7943      7675      7958      7150      7949      7252      7981      7414      7891
dram[11]:       8128      8248      8454      7551      8196      7279      7747      7390      7953      8401      7736      7609      8964      7541      8206      7764

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=692340 n_nop=529249 n_act=30576 n_pre=30560 n_ref_event=0 n_req=105763 n_rd=103551 n_rd_L2_A=0 n_write=0 n_wr_bk=8830 bw_util=0.6493
n_activity=544586 dram_eff=0.8254
bk0: 6504a 341473i bk1: 6649a 339267i bk2: 6491a 341226i bk3: 6431a 341686i bk4: 6415a 343253i bk5: 6244a 348930i bk6: 6207a 341182i bk7: 6400a 337597i bk8: 6450a 332700i bk9: 6321a 344805i bk10: 6510a 339707i bk11: 6430a 330583i bk12: 6830a 318814i bk13: 6551a 330849i bk14: 6488a 336389i bk15: 6630a 333187i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.710901
Row_Buffer_Locality_read = 0.717376
Row_Buffer_Locality_write = 0.407776
Bank_Level_Parallism = 10.822252
Bank_Level_Parallism_Col = 6.206083
Bank_Level_Parallism_Ready = 3.224901
write_to_read_ratio_blp_rw_average = 0.150008
GrpLevelPara = 3.259826 

BW Util details:
bwutil = 0.649282 
total_CMD = 692340 
util_bw = 449524 
Wasted_Col = 84339 
Wasted_Row = 2934 
Idle = 155543 

BW Util Bottlenecks: 
RCDc_limit = 137643 
RCDWRc_limit = 3399 
WTRc_limit = 64138 
RTWc_limit = 73156 
CCDLc_limit = 49639 
rwq = 0 
CCDLc_limit_alone = 37962 
WTRc_limit_alone = 59048 
RTWc_limit_alone = 66569 

Commands details: 
total_CMD = 692340 
n_nop = 529249 
Read = 103551 
Write = 0 
L2_Alloc = 0 
L2_WB = 8830 
n_act = 30576 
n_pre = 30560 
n_ref = 0 
n_req = 105763 
total_req = 112381 

Dual Bus Interface Util: 
issued_total_row = 61136 
issued_total_col = 112381 
Row_Bus_Util =  0.088303 
CoL_Bus_Util = 0.162321 
Either_Row_CoL_Bus_Util = 0.235565 
Issued_on_Two_Bus_Simul_Util = 0.015059 
issued_two_Eff = 0.063928 
queue_avg = 41.922195 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=41.9222
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=692340 n_nop=528432 n_act=30695 n_pre=30679 n_ref_event=0 n_req=106109 n_rd=103916 n_rd_L2_A=0 n_write=0 n_wr_bk=8757 bw_util=0.651
n_activity=544755 dram_eff=0.8273
bk0: 6684a 342617i bk1: 6753a 332987i bk2: 6335a 342251i bk3: 6508a 336391i bk4: 6252a 348480i bk5: 6263a 349189i bk6: 6257a 349101i bk7: 6415a 344200i bk8: 6321a 339392i bk9: 6452a 334464i bk10: 6459a 331192i bk11: 6618a 329793i bk12: 6671a 329860i bk13: 6713a 319117i bk14: 6566a 330481i bk15: 6649a 328343i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.710722
Row_Buffer_Locality_read = 0.716858
Row_Buffer_Locality_write = 0.419973
Bank_Level_Parallism = 10.836582
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 3.195114
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.650969 
total_CMD = 692340 
util_bw = 450692 
Wasted_Col = 83644 
Wasted_Row = 2849 
Idle = 155155 

BW Util Bottlenecks: 
RCDc_limit = 137299 
RCDWRc_limit = 3379 
WTRc_limit = 60485 
RTWc_limit = 76038 
CCDLc_limit = 48906 
rwq = 0 
CCDLc_limit_alone = 37443 
WTRc_limit_alone = 55775 
RTWc_limit_alone = 69285 

Commands details: 
total_CMD = 692340 
n_nop = 528432 
Read = 103916 
Write = 0 
L2_Alloc = 0 
L2_WB = 8757 
n_act = 30695 
n_pre = 30679 
n_ref = 0 
n_req = 106109 
total_req = 112673 

Dual Bus Interface Util: 
issued_total_row = 61374 
issued_total_col = 112673 
Row_Bus_Util =  0.088647 
CoL_Bus_Util = 0.162742 
Either_Row_CoL_Bus_Util = 0.236745 
Issued_on_Two_Bus_Simul_Util = 0.014645 
issued_two_Eff = 0.061858 
queue_avg = 42.837414 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=42.8374
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=692340 n_nop=527774 n_act=30797 n_pre=30781 n_ref_event=0 n_req=106551 n_rd=104347 n_rd_L2_A=0 n_write=0 n_wr_bk=8802 bw_util=0.6537
n_activity=545051 dram_eff=0.8304
bk0: 6606a 330675i bk1: 6668a 330710i bk2: 6466a 329057i bk3: 6626a 325679i bk4: 6368a 336728i bk5: 6261a 340343i bk6: 6411a 339863i bk7: 6468a 329268i bk8: 6379a 338553i bk9: 6476a 328650i bk10: 6596a 322146i bk11: 6544a 326168i bk12: 6603a 319629i bk13: 6724a 316903i bk14: 6637a 324301i bk15: 6514a 318803i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.710965
Row_Buffer_Locality_read = 0.716801
Row_Buffer_Locality_write = 0.434664
Bank_Level_Parallism = 11.066234
Bank_Level_Parallism_Col = 6.371264
Bank_Level_Parallism_Ready = 3.336448
write_to_read_ratio_blp_rw_average = 0.145036
GrpLevelPara = 3.291502 

BW Util details:
bwutil = 0.653719 
total_CMD = 692340 
util_bw = 452596 
Wasted_Col = 82672 
Wasted_Row = 2554 
Idle = 154518 

BW Util Bottlenecks: 
RCDc_limit = 137366 
RCDWRc_limit = 3332 
WTRc_limit = 66682 
RTWc_limit = 75999 
CCDLc_limit = 49233 
rwq = 0 
CCDLc_limit_alone = 36554 
WTRc_limit_alone = 60965 
RTWc_limit_alone = 69037 

Commands details: 
total_CMD = 692340 
n_nop = 527774 
Read = 104347 
Write = 0 
L2_Alloc = 0 
L2_WB = 8802 
n_act = 30797 
n_pre = 30781 
n_ref = 0 
n_req = 106551 
total_req = 113149 

Dual Bus Interface Util: 
issued_total_row = 61578 
issued_total_col = 113149 
Row_Bus_Util =  0.088942 
CoL_Bus_Util = 0.163430 
Either_Row_CoL_Bus_Util = 0.237695 
Issued_on_Two_Bus_Simul_Util = 0.014676 
issued_two_Eff = 0.061744 
queue_avg = 44.076813 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=44.0768
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=692340 n_nop=528694 n_act=30429 n_pre=30413 n_ref_event=0 n_req=106060 n_rd=103858 n_rd_L2_A=0 n_write=0 n_wr_bk=8795 bw_util=0.6509
n_activity=544469 dram_eff=0.8276
bk0: 6614a 343220i bk1: 6626a 336354i bk2: 6475a 335368i bk3: 6339a 346484i bk4: 6348a 348329i bk5: 6385a 334334i bk6: 6602a 341365i bk7: 6279a 340343i bk8: 6322a 343702i bk9: 6373a 337850i bk10: 6536a 333990i bk11: 6390a 331906i bk12: 6546a 332199i bk13: 6813a 319699i bk14: 6606a 330299i bk15: 6604a 336404i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.713096
Row_Buffer_Locality_read = 0.719117
Row_Buffer_Locality_write = 0.429155
Bank_Level_Parallism = 10.830538
Bank_Level_Parallism_Col = 6.274133
Bank_Level_Parallism_Ready = 3.242927
write_to_read_ratio_blp_rw_average = 0.156647
GrpLevelPara = 3.293798 

BW Util details:
bwutil = 0.650854 
total_CMD = 692340 
util_bw = 450612 
Wasted_Col = 84131 
Wasted_Row = 2405 
Idle = 155192 

BW Util Bottlenecks: 
RCDc_limit = 138950 
RCDWRc_limit = 3352 
WTRc_limit = 61314 
RTWc_limit = 82427 
CCDLc_limit = 48912 
rwq = 0 
CCDLc_limit_alone = 36935 
WTRc_limit_alone = 56491 
RTWc_limit_alone = 75273 

Commands details: 
total_CMD = 692340 
n_nop = 528694 
Read = 103858 
Write = 0 
L2_Alloc = 0 
L2_WB = 8795 
n_act = 30429 
n_pre = 30413 
n_ref = 0 
n_req = 106060 
total_req = 112653 

Dual Bus Interface Util: 
issued_total_row = 60842 
issued_total_col = 112653 
Row_Bus_Util =  0.087879 
CoL_Bus_Util = 0.162713 
Either_Row_CoL_Bus_Util = 0.236367 
Issued_on_Two_Bus_Simul_Util = 0.014226 
issued_two_Eff = 0.060185 
queue_avg = 42.802357 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=42.8024
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=692340 n_nop=528222 n_act=30554 n_pre=30538 n_ref_event=0 n_req=106707 n_rd=104504 n_rd_L2_A=0 n_write=0 n_wr_bk=8807 bw_util=0.6547
n_activity=545298 dram_eff=0.8312
bk0: 6681a 323486i bk1: 6740a 319155i bk2: 6330a 339169i bk3: 6470a 327015i bk4: 6274a 341494i bk5: 6407a 349334i bk6: 6480a 333372i bk7: 6414a 334514i bk8: 6549a 325686i bk9: 6372a 327447i bk10: 6700a 324972i bk11: 6545a 322781i bk12: 6571a 322792i bk13: 6616a 323280i bk14: 6683a 322424i bk15: 6672a 328516i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.713665
Row_Buffer_Locality_read = 0.719858
Row_Buffer_Locality_write = 0.419882
Bank_Level_Parallism = 11.044001
Bank_Level_Parallism_Col = 6.390462
Bank_Level_Parallism_Ready = 3.343478
write_to_read_ratio_blp_rw_average = 0.150901
GrpLevelPara = 3.298352 

BW Util details:
bwutil = 0.654655 
total_CMD = 692340 
util_bw = 453244 
Wasted_Col = 82347 
Wasted_Row = 2488 
Idle = 154261 

BW Util Bottlenecks: 
RCDc_limit = 136193 
RCDWRc_limit = 3391 
WTRc_limit = 59249 
RTWc_limit = 76827 
CCDLc_limit = 48075 
rwq = 0 
CCDLc_limit_alone = 36546 
WTRc_limit_alone = 54671 
RTWc_limit_alone = 69876 

Commands details: 
total_CMD = 692340 
n_nop = 528222 
Read = 104504 
Write = 0 
L2_Alloc = 0 
L2_WB = 8807 
n_act = 30554 
n_pre = 30538 
n_ref = 0 
n_req = 106707 
total_req = 113311 

Dual Bus Interface Util: 
issued_total_row = 61092 
issued_total_col = 113311 
Row_Bus_Util =  0.088240 
CoL_Bus_Util = 0.163664 
Either_Row_CoL_Bus_Util = 0.237048 
Issued_on_Two_Bus_Simul_Util = 0.014855 
issued_two_Eff = 0.062668 
queue_avg = 44.810249 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=44.8102
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=692340 n_nop=528632 n_act=30706 n_pre=30690 n_ref_event=0 n_req=106248 n_rd=104042 n_rd_L2_A=0 n_write=0 n_wr_bk=8805 bw_util=0.652
n_activity=544371 dram_eff=0.8292
bk0: 6614a 332087i bk1: 6751a 320034i bk2: 6350a 333456i bk3: 6418a 334072i bk4: 6356a 330802i bk5: 6311a 345966i bk6: 6423a 338360i bk7: 6363a 341352i bk8: 6545a 321213i bk9: 6419a 326641i bk10: 6344a 334600i bk11: 6587a 321415i bk12: 6562a 329781i bk13: 6773a 317569i bk14: 6534a 329892i bk15: 6692a 325660i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.710997
Row_Buffer_Locality_read = 0.717431
Row_Buffer_Locality_write = 0.407525
Bank_Level_Parallism = 11.038716
Bank_Level_Parallism_Col = 6.351651
Bank_Level_Parallism_Ready = 3.313754
write_to_read_ratio_blp_rw_average = 0.149248
GrpLevelPara = 3.287114 

BW Util details:
bwutil = 0.651974 
total_CMD = 692340 
util_bw = 451388 
Wasted_Col = 83209 
Wasted_Row = 2303 
Idle = 155440 

BW Util Bottlenecks: 
RCDc_limit = 137002 
RCDWRc_limit = 3475 
WTRc_limit = 65724 
RTWc_limit = 73629 
CCDLc_limit = 48637 
rwq = 0 
CCDLc_limit_alone = 36487 
WTRc_limit_alone = 60081 
RTWc_limit_alone = 67122 

Commands details: 
total_CMD = 692340 
n_nop = 528632 
Read = 104042 
Write = 0 
L2_Alloc = 0 
L2_WB = 8805 
n_act = 30706 
n_pre = 30690 
n_ref = 0 
n_req = 106248 
total_req = 112847 

Dual Bus Interface Util: 
issued_total_row = 61396 
issued_total_col = 112847 
Row_Bus_Util =  0.088679 
CoL_Bus_Util = 0.162994 
Either_Row_CoL_Bus_Util = 0.236456 
Issued_on_Two_Bus_Simul_Util = 0.015217 
issued_two_Eff = 0.064352 
queue_avg = 44.112801 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=44.1128
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=692340 n_nop=529016 n_act=30548 n_pre=30532 n_ref_event=0 n_req=106037 n_rd=103828 n_rd_L2_A=0 n_write=0 n_wr_bk=8827 bw_util=0.6509
n_activity=544044 dram_eff=0.8283
bk0: 6617a 331850i bk1: 6667a 327939i bk2: 6467a 337548i bk3: 6442a 334229i bk4: 6408a 345830i bk5: 6462a 341338i bk6: 6304a 349585i bk7: 6475a 327693i bk8: 6522a 335732i bk9: 6433a 333115i bk10: 6266a 345459i bk11: 6339a 339333i bk12: 6601a 329155i bk13: 6707a 327187i bk14: 6468a 339677i bk15: 6650a 334161i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.711912
Row_Buffer_Locality_read = 0.717947
Row_Buffer_Locality_write = 0.428248
Bank_Level_Parallism = 10.856891
Bank_Level_Parallism_Col = 6.256661
Bank_Level_Parallism_Ready = 3.261742
write_to_read_ratio_blp_rw_average = 0.152171
GrpLevelPara = 3.275645 

BW Util details:
bwutil = 0.650865 
total_CMD = 692340 
util_bw = 450620 
Wasted_Col = 84021 
Wasted_Row = 2271 
Idle = 155428 

BW Util Bottlenecks: 
RCDc_limit = 137945 
RCDWRc_limit = 3368 
WTRc_limit = 65383 
RTWc_limit = 77557 
CCDLc_limit = 50217 
rwq = 0 
CCDLc_limit_alone = 37848 
WTRc_limit_alone = 60165 
RTWc_limit_alone = 70406 

Commands details: 
total_CMD = 692340 
n_nop = 529016 
Read = 103828 
Write = 0 
L2_Alloc = 0 
L2_WB = 8827 
n_act = 30548 
n_pre = 30532 
n_ref = 0 
n_req = 106037 
total_req = 112655 

Dual Bus Interface Util: 
issued_total_row = 61080 
issued_total_col = 112655 
Row_Bus_Util =  0.088223 
CoL_Bus_Util = 0.162716 
Either_Row_CoL_Bus_Util = 0.235901 
Issued_on_Two_Bus_Simul_Util = 0.015037 
issued_two_Eff = 0.063744 
queue_avg = 42.453350 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=42.4534
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=692340 n_nop=528356 n_act=30749 n_pre=30733 n_ref_event=0 n_req=106259 n_rd=104065 n_rd_L2_A=0 n_write=0 n_wr_bk=8764 bw_util=0.6519
n_activity=544761 dram_eff=0.8285
bk0: 6734a 318777i bk1: 6702a 317420i bk2: 6353a 324153i bk3: 6445a 332047i bk4: 6325a 340893i bk5: 6317a 343579i bk6: 6334a 342086i bk7: 6422a 336123i bk8: 6621a 323901i bk9: 6455a 321595i bk10: 6384a 321496i bk11: 6219a 325586i bk12: 6689a 318552i bk13: 6549a 319727i bk14: 6795a 321013i bk15: 6721a 320341i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.710622
Row_Buffer_Locality_read = 0.717081
Row_Buffer_Locality_write = 0.404284
Bank_Level_Parallism = 11.123672
Bank_Level_Parallism_Col = 6.486614
Bank_Level_Parallism_Ready = 3.387558
write_to_read_ratio_blp_rw_average = 0.163474
GrpLevelPara = 3.325754 

BW Util details:
bwutil = 0.651870 
total_CMD = 692340 
util_bw = 451316 
Wasted_Col = 84293 
Wasted_Row = 2148 
Idle = 154583 

BW Util Bottlenecks: 
RCDc_limit = 140303 
RCDWRc_limit = 3590 
WTRc_limit = 63229 
RTWc_limit = 90051 
CCDLc_limit = 48653 
rwq = 0 
CCDLc_limit_alone = 36152 
WTRc_limit_alone = 58426 
RTWc_limit_alone = 82353 

Commands details: 
total_CMD = 692340 
n_nop = 528356 
Read = 104065 
Write = 0 
L2_Alloc = 0 
L2_WB = 8764 
n_act = 30749 
n_pre = 30733 
n_ref = 0 
n_req = 106259 
total_req = 112829 

Dual Bus Interface Util: 
issued_total_row = 61482 
issued_total_col = 112829 
Row_Bus_Util =  0.088803 
CoL_Bus_Util = 0.162968 
Either_Row_CoL_Bus_Util = 0.236855 
Issued_on_Two_Bus_Simul_Util = 0.014916 
issued_two_Eff = 0.062976 
queue_avg = 45.848789 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=45.8488
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=692340 n_nop=528649 n_act=30624 n_pre=30608 n_ref_event=0 n_req=106156 n_rd=103951 n_rd_L2_A=0 n_write=0 n_wr_bk=8799 bw_util=0.6514
n_activity=544206 dram_eff=0.8287
bk0: 6704a 333406i bk1: 6606a 334426i bk2: 6560a 337569i bk3: 6489a 333419i bk4: 6434a 333471i bk5: 6385a 338453i bk6: 6386a 339659i bk7: 6470a 332761i bk8: 6334a 338752i bk9: 6225a 342260i bk10: 6333a 338526i bk11: 6578a 330097i bk12: 6582a 331998i bk13: 6622a 323063i bk14: 6578a 327541i bk15: 6665a 320758i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.711519
Row_Buffer_Locality_read = 0.717819
Row_Buffer_Locality_write = 0.414512
Bank_Level_Parallism = 10.934413
Bank_Level_Parallism_Col = 6.276128
Bank_Level_Parallism_Ready = 3.267459
write_to_read_ratio_blp_rw_average = 0.149039
GrpLevelPara = 3.274232 

BW Util details:
bwutil = 0.651414 
total_CMD = 692340 
util_bw = 451000 
Wasted_Col = 83517 
Wasted_Row = 2611 
Idle = 155212 

BW Util Bottlenecks: 
RCDc_limit = 136831 
RCDWRc_limit = 3317 
WTRc_limit = 64881 
RTWc_limit = 75216 
CCDLc_limit = 49205 
rwq = 0 
CCDLc_limit_alone = 37290 
WTRc_limit_alone = 59601 
RTWc_limit_alone = 68581 

Commands details: 
total_CMD = 692340 
n_nop = 528649 
Read = 103951 
Write = 0 
L2_Alloc = 0 
L2_WB = 8799 
n_act = 30624 
n_pre = 30608 
n_ref = 0 
n_req = 106156 
total_req = 112750 

Dual Bus Interface Util: 
issued_total_row = 61232 
issued_total_col = 112750 
Row_Bus_Util =  0.088442 
CoL_Bus_Util = 0.162854 
Either_Row_CoL_Bus_Util = 0.236432 
Issued_on_Two_Bus_Simul_Util = 0.014864 
issued_two_Eff = 0.062868 
queue_avg = 43.563717 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=43.5637
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=692340 n_nop=528531 n_act=30892 n_pre=30876 n_ref_event=0 n_req=106209 n_rd=104012 n_rd_L2_A=0 n_write=0 n_wr_bk=8787 bw_util=0.6517
n_activity=545444 dram_eff=0.8272
bk0: 6605a 328715i bk1: 6750a 329092i bk2: 6508a 334650i bk3: 6481a 339252i bk4: 6387a 344006i bk5: 6333a 343562i bk6: 6426a 345320i bk7: 6495a 341181i bk8: 6310a 340805i bk9: 6220a 338023i bk10: 6415a 334917i bk11: 6299a 335421i bk12: 6701a 310039i bk13: 6746a 318746i bk14: 6695a 326240i bk15: 6641a 318502i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.709140
Row_Buffer_Locality_read = 0.715283
Row_Buffer_Locality_write = 0.418298
Bank_Level_Parallism = 10.923212
Bank_Level_Parallism_Col = 6.237888
Bank_Level_Parallism_Ready = 3.217652
write_to_read_ratio_blp_rw_average = 0.147265
GrpLevelPara = 3.266960 

BW Util details:
bwutil = 0.651697 
total_CMD = 692340 
util_bw = 451196 
Wasted_Col = 84955 
Wasted_Row = 2218 
Idle = 153971 

BW Util Bottlenecks: 
RCDc_limit = 139861 
RCDWRc_limit = 3492 
WTRc_limit = 68016 
RTWc_limit = 76269 
CCDLc_limit = 51970 
rwq = 0 
CCDLc_limit_alone = 39279 
WTRc_limit_alone = 62154 
RTWc_limit_alone = 69440 

Commands details: 
total_CMD = 692340 
n_nop = 528531 
Read = 104012 
Write = 0 
L2_Alloc = 0 
L2_WB = 8787 
n_act = 30892 
n_pre = 30876 
n_ref = 0 
n_req = 106209 
total_req = 112799 

Dual Bus Interface Util: 
issued_total_row = 61768 
issued_total_col = 112799 
Row_Bus_Util =  0.089216 
CoL_Bus_Util = 0.162924 
Either_Row_CoL_Bus_Util = 0.236602 
Issued_on_Two_Bus_Simul_Util = 0.015539 
issued_two_Eff = 0.065674 
queue_avg = 43.407963 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=43.408
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=692340 n_nop=528280 n_act=30443 n_pre=30427 n_ref_event=0 n_req=105937 n_rd=103736 n_rd_L2_A=0 n_write=0 n_wr_bk=8794 bw_util=0.6501
n_activity=544686 dram_eff=0.8264
bk0: 6632a 340759i bk1: 6645a 338146i bk2: 6549a 342989i bk3: 6457a 338225i bk4: 6354a 346452i bk5: 6313a 350447i bk6: 6390a 345984i bk7: 6285a 340294i bk8: 6484a 337222i bk9: 6387a 344656i bk10: 6385a 338332i bk11: 6353a 331696i bk12: 6693a 336864i bk13: 6665a 330220i bk14: 6635a 331752i bk15: 6509a 327545i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.712631
Row_Buffer_Locality_read = 0.718950
Row_Buffer_Locality_write = 0.414811
Bank_Level_Parallism = 10.770255
Bank_Level_Parallism_Col = 6.213840
Bank_Level_Parallism_Ready = 3.233851
write_to_read_ratio_blp_rw_average = 0.150907
GrpLevelPara = 3.277380 

BW Util details:
bwutil = 0.650143 
total_CMD = 692340 
util_bw = 450120 
Wasted_Col = 83853 
Wasted_Row = 3248 
Idle = 155119 

BW Util Bottlenecks: 
RCDc_limit = 135474 
RCDWRc_limit = 3221 
WTRc_limit = 61791 
RTWc_limit = 80782 
CCDLc_limit = 48444 
rwq = 0 
CCDLc_limit_alone = 36234 
WTRc_limit_alone = 56927 
RTWc_limit_alone = 73436 

Commands details: 
total_CMD = 692340 
n_nop = 528280 
Read = 103736 
Write = 0 
L2_Alloc = 0 
L2_WB = 8794 
n_act = 30443 
n_pre = 30427 
n_ref = 0 
n_req = 105937 
total_req = 112530 

Dual Bus Interface Util: 
issued_total_row = 60870 
issued_total_col = 112530 
Row_Bus_Util =  0.087919 
CoL_Bus_Util = 0.162536 
Either_Row_CoL_Bus_Util = 0.236964 
Issued_on_Two_Bus_Simul_Util = 0.013490 
issued_two_Eff = 0.056930 
queue_avg = 41.297863 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=41.2979
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=692340 n_nop=529385 n_act=30206 n_pre=30190 n_ref_event=0 n_req=106218 n_rd=104018 n_rd_L2_A=0 n_write=0 n_wr_bk=8780 bw_util=0.6517
n_activity=544532 dram_eff=0.8286
bk0: 6722a 330812i bk1: 6564a 332938i bk2: 6484a 337475i bk3: 6514a 342063i bk4: 6391a 345048i bk5: 6317a 341105i bk6: 6312a 349831i bk7: 6299a 348863i bk8: 6285a 345058i bk9: 6301a 342364i bk10: 6660a 330092i bk11: 6582a 325189i bk12: 6690a 326404i bk13: 6699a 320656i bk14: 6573a 327087i bk15: 6625a 333142i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.715623
Row_Buffer_Locality_read = 0.721664
Row_Buffer_Locality_write = 0.430000
Bank_Level_Parallism = 10.854291
Bank_Level_Parallism_Col = 6.330769
Bank_Level_Parallism_Ready = 3.310938
write_to_read_ratio_blp_rw_average = 0.152437
GrpLevelPara = 3.290383 

BW Util details:
bwutil = 0.651691 
total_CMD = 692340 
util_bw = 451192 
Wasted_Col = 83152 
Wasted_Row = 2887 
Idle = 155109 

BW Util Bottlenecks: 
RCDc_limit = 135181 
RCDWRc_limit = 3323 
WTRc_limit = 63620 
RTWc_limit = 78140 
CCDLc_limit = 49715 
rwq = 0 
CCDLc_limit_alone = 37323 
WTRc_limit_alone = 58355 
RTWc_limit_alone = 71013 

Commands details: 
total_CMD = 692340 
n_nop = 529385 
Read = 104018 
Write = 0 
L2_Alloc = 0 
L2_WB = 8780 
n_act = 30206 
n_pre = 30190 
n_ref = 0 
n_req = 106218 
total_req = 112798 

Dual Bus Interface Util: 
issued_total_row = 60396 
issued_total_col = 112798 
Row_Bus_Util =  0.087235 
CoL_Bus_Util = 0.162923 
Either_Row_CoL_Bus_Util = 0.235368 
Issued_on_Two_Bus_Simul_Util = 0.014789 
issued_two_Eff = 0.062833 
queue_avg = 43.479656 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=43.4797

========= L2 cache stats =========
L2_cache_bank[0]: Access = 72153, Miss = 51895, Miss_rate = 0.719, Pending_hits = 116, Reservation_fails = 1512
L2_cache_bank[1]: Access = 69135, Miss = 51656, Miss_rate = 0.747, Pending_hits = 105, Reservation_fails = 56
L2_cache_bank[2]: Access = 69390, Miss = 51545, Miss_rate = 0.743, Pending_hits = 77, Reservation_fails = 667
L2_cache_bank[3]: Access = 70727, Miss = 52371, Miss_rate = 0.740, Pending_hits = 105, Reservation_fails = 854
L2_cache_bank[4]: Access = 72596, Miss = 52066, Miss_rate = 0.717, Pending_hits = 1154, Reservation_fails = 602
L2_cache_bank[5]: Access = 71945, Miss = 52281, Miss_rate = 0.727, Pending_hits = 134, Reservation_fails = 1792
L2_cache_bank[6]: Access = 71995, Miss = 52049, Miss_rate = 0.723, Pending_hits = 116, Reservation_fails = 1516
L2_cache_bank[7]: Access = 71042, Miss = 51809, Miss_rate = 0.729, Pending_hits = 116, Reservation_fails = 435
L2_cache_bank[8]: Access = 72729, Miss = 52268, Miss_rate = 0.719, Pending_hits = 170, Reservation_fails = 2317
L2_cache_bank[9]: Access = 72895, Miss = 52236, Miss_rate = 0.717, Pending_hits = 152, Reservation_fails = 1429
L2_cache_bank[10]: Access = 70583, Miss = 51728, Miss_rate = 0.733, Pending_hits = 113, Reservation_fails = 131
L2_cache_bank[11]: Access = 71942, Miss = 52314, Miss_rate = 0.727, Pending_hits = 94, Reservation_fails = 440
L2_cache_bank[12]: Access = 72099, Miss = 51653, Miss_rate = 0.716, Pending_hits = 1146, Reservation_fails = 393
L2_cache_bank[13]: Access = 70761, Miss = 52175, Miss_rate = 0.737, Pending_hits = 126, Reservation_fails = 1896
L2_cache_bank[14]: Access = 70846, Miss = 52235, Miss_rate = 0.737, Pending_hits = 150, Reservation_fails = 3693
L2_cache_bank[15]: Access = 72719, Miss = 51830, Miss_rate = 0.713, Pending_hits = 153, Reservation_fails = 3969
L2_cache_bank[16]: Access = 74513, Miss = 51911, Miss_rate = 0.697, Pending_hits = 148, Reservation_fails = 1197
L2_cache_bank[17]: Access = 71722, Miss = 52040, Miss_rate = 0.726, Pending_hits = 104, Reservation_fails = 750
L2_cache_bank[18]: Access = 70179, Miss = 52047, Miss_rate = 0.742, Pending_hits = 113, Reservation_fails = 1280
L2_cache_bank[19]: Access = 72055, Miss = 51965, Miss_rate = 0.721, Pending_hits = 97, Reservation_fails = 1032
L2_cache_bank[20]: Access = 72034, Miss = 52122, Miss_rate = 0.724, Pending_hits = 1143, Reservation_fails = 1386
L2_cache_bank[21]: Access = 69749, Miss = 51614, Miss_rate = 0.740, Pending_hits = 131, Reservation_fails = 996
L2_cache_bank[22]: Access = 73021, Miss = 52117, Miss_rate = 0.714, Pending_hits = 111, Reservation_fails = 1791
L2_cache_bank[23]: Access = 70738, Miss = 51901, Miss_rate = 0.734, Pending_hits = 102, Reservation_fails = 1034
L2_total_cache_accesses = 1717568
L2_total_cache_misses = 1247828
L2_total_cache_miss_rate = 0.7265
L2_total_cache_pending_hits = 5976
L2_total_cache_reservation_fails = 31168
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 402219
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5976
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 660615
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 31168
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 587213
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 5976
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 61545
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1656023
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 61545
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 1
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 6557
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 24610
L2_cache_data_port_util = 0.072
L2_cache_fill_port_util = 0.193

icnt_total_pkts_mem_to_simt=1717568
icnt_total_pkts_simt_to_mem=1717568
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 1717568
Req_Network_cycles = 269979
Req_Network_injected_packets_per_cycle =       6.3619 
Req_Network_conflicts_per_cycle =       1.6731
Req_Network_conflicts_per_cycle_util =       1.9473
Req_Bank_Level_Parallism =       7.4045
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       1.4860
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =      22.8549

Reply_Network_injected_packets_num = 1717568
Reply_Network_cycles = 269979
Reply_Network_injected_packets_per_cycle =        6.3619
Reply_Network_conflicts_per_cycle =        2.8307
Reply_Network_conflicts_per_cycle_util =       3.2883
Reply_Bank_Level_Parallism =       7.3902
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.5747
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.2121
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 39 min, 31 sec (2371 sec)
gpgpu_simulation_rate = 28586 (inst/sec)
gpgpu_simulation_rate = 113 (cycle/sec)
gpgpu_silicon_slowdown = 12079646x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
	runtime [cuda_afforest] = 2308963.532000 ms.
Verifying...
	runtime [serial] = 294.890000 ms.
Correct
GPGPU-Sim: *** exit detected ***
