INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eslamtawfik/Downloads/project_1/project_1.srcs/sources_1/new/BCD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eslamtawfik/Downloads/project_1/project_1.srcs/sim_1/new/Test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Test
