# Reading pref.tcl
# do PWM_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/Alisson\ RM/Documents/GitHub/A_Vega_compu_archi_found_2G1_2024/PWM {C:/Users/Alisson RM/Documents/GitHub/A_Vega_compu_archi_found_2G1_2024/PWM/Sumador_completo.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:00:57 on May 12,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Alisson RM/Documents/GitHub/A_Vega_compu_archi_found_2G1_2024/PWM" C:/Users/Alisson RM/Documents/GitHub/A_Vega_compu_archi_found_2G1_2024/PWM/Sumador_completo.sv 
# -- Compiling module Sumador_completo
# 
# Top level modules:
# 	Sumador_completo
# End time: 20:00:57 on May 12,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Alisson\ RM/Documents/GitHub/A_Vega_compu_archi_found_2G1_2024/PWM {C:/Users/Alisson RM/Documents/GitHub/A_Vega_compu_archi_found_2G1_2024/PWM/Restador_completo.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:00:57 on May 12,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Alisson RM/Documents/GitHub/A_Vega_compu_archi_found_2G1_2024/PWM" C:/Users/Alisson RM/Documents/GitHub/A_Vega_compu_archi_found_2G1_2024/PWM/Restador_completo.sv 
# -- Compiling module Restador_completo
# 
# Top level modules:
# 	Restador_completo
# End time: 20:00:57 on May 12,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Alisson\ RM/Documents/GitHub/A_Vega_compu_archi_found_2G1_2024/PWM {C:/Users/Alisson RM/Documents/GitHub/A_Vega_compu_archi_found_2G1_2024/PWM/restador4bits.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:00:57 on May 12,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Alisson RM/Documents/GitHub/A_Vega_compu_archi_found_2G1_2024/PWM" C:/Users/Alisson RM/Documents/GitHub/A_Vega_compu_archi_found_2G1_2024/PWM/restador4bits.sv 
# -- Compiling module restador4bits
# 
# Top level modules:
# 	restador4bits
# End time: 20:00:58 on May 12,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Alisson\ RM/Documents/GitHub/A_Vega_compu_archi_found_2G1_2024/PWM {C:/Users/Alisson RM/Documents/GitHub/A_Vega_compu_archi_found_2G1_2024/PWM/sumador4bits.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:00:58 on May 12,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Alisson RM/Documents/GitHub/A_Vega_compu_archi_found_2G1_2024/PWM" C:/Users/Alisson RM/Documents/GitHub/A_Vega_compu_archi_found_2G1_2024/PWM/sumador4bits.sv 
# -- Compiling module sumador4bits
# 
# Top level modules:
# 	sumador4bits
# End time: 20:00:58 on May 12,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Alisson\ RM/Documents/GitHub/A_Vega_compu_archi_found_2G1_2024/PWM {C:/Users/Alisson RM/Documents/GitHub/A_Vega_compu_archi_found_2G1_2024/PWM/ALU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:00:58 on May 12,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Alisson RM/Documents/GitHub/A_Vega_compu_archi_found_2G1_2024/PWM" C:/Users/Alisson RM/Documents/GitHub/A_Vega_compu_archi_found_2G1_2024/PWM/ALU.sv 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 20:00:58 on May 12,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Alisson\ RM/Documents/GitHub/A_Vega_compu_archi_found_2G1_2024/PWM {C:/Users/Alisson RM/Documents/GitHub/A_Vega_compu_archi_found_2G1_2024/PWM/mux4to1.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:00:58 on May 12,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Alisson RM/Documents/GitHub/A_Vega_compu_archi_found_2G1_2024/PWM" C:/Users/Alisson RM/Documents/GitHub/A_Vega_compu_archi_found_2G1_2024/PWM/mux4to1.sv 
# -- Compiling module mux4to1
# 
# Top level modules:
# 	mux4to1
# End time: 20:00:58 on May 12,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/Alisson\ RM/Documents/GitHub/A_Vega_compu_archi_found_2G1_2024/PWM {C:/Users/Alisson RM/Documents/GitHub/A_Vega_compu_archi_found_2G1_2024/PWM/ALU_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:00:58 on May 12,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Alisson RM/Documents/GitHub/A_Vega_compu_archi_found_2G1_2024/PWM" C:/Users/Alisson RM/Documents/GitHub/A_Vega_compu_archi_found_2G1_2024/PWM/ALU_tb.sv 
# -- Compiling module ALU_tb
# 
# Top level modules:
# 	ALU_tb
# End time: 20:00:58 on May 12,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  ALU_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" ALU_tb 
# Start time: 20:00:58 on May 12,2024
# Loading sv_std.std
# Loading work.ALU_tb
# Loading work.ALU
# Loading work.sumador4bits
# Loading work.Sumador_completo
# Loading work.restador4bits
# Loading work.Restador_completo
# Loading work.mux4to1
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# End time: 20:10:45 on May 12,2024, Elapsed time: 0:09:47
# Errors: 0, Warnings: 0
