Top level Verilog module of the project