Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (lin64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Wed Sep 30 12:12:44 2015
| Host         : fuggle.andrew.cmu.edu running 64-bit Red Hat Enterprise Linux Server release 7.1 (Maipo)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file ddr_timing_summary_routed.rpt -rpx ddr_timing_summary_routed.rpx
| Design       : ddr
| Device       : 7vx485t-ffg1761
| Speed File   : -2  PRODUCTION 1.12 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     26.886        0.000                      0                15382        0.044        0.000                      0                15382        1.100        0.000                       0                  7499  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                  Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                  ------------         ----------      --------------
SYSCLK_P                                                               {0.000 2.500}        5.000           200.000         
  clk_out1_clk_wiz_0                                                   {0.000 25.000}       50.000          20.000          
  clkfbout_clk_wiz_0                                                   {0.000 25.000}       50.000          20.000          
dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK      {0.000 15.000}       30.000          33.333          
  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {0.000 30.000}       60.000          16.667          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
SYSCLK_P                                                                                                                                                                                                                 1.100        0.000                       0                     1  
  clk_out1_clk_wiz_0                                                        42.877        0.000                      0                  674        0.108        0.000                      0                  674       24.358        0.000                       0                   373  
  clkfbout_clk_wiz_0                                                        40.185        0.000                      0                13955        0.044        0.000                      0                13955       24.232        0.000                       0                  6851  
dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK           26.886        0.000                      0                  535        0.079        0.000                      0                  535       14.232        0.000                       0                   272  
  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE       58.897        0.000                      0                    1        0.492        0.000                      0                    1       29.650        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                           To Clock                                                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                           --------                                                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK         56.913        0.000                      0                   18        0.372        0.000                      0                   18  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                         From Clock                                                         To Clock                                                               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                         ----------                                                         --------                                                               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                  clkfbout_clk_wiz_0                                                 clkfbout_clk_wiz_0                                                      48.424        0.000                      0                   97        0.280        0.000                      0                   97  
**async_default**                                                  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK       27.149        0.000                      0                  102        0.270        0.000                      0                  102  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  SYSCLK_P
  To Clock:  SYSCLK_P

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SYSCLK_P
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { SYSCLK_P }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y5  doc_brown/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y5  doc_brown/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y5  doc_brown/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y5  doc_brown/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y5  doc_brown/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y5  doc_brown/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       42.877ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.358ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             42.877ns  (required time - arrival time)
  Source:                 u_ila_1/inst/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.012ns  (logic 0.814ns (11.609%)  route 6.198ns (88.391%))
  Logic Levels:           7  (LUT4=1 LUT6=2 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.276ns = ( 48.724 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.953ns
    Clock Pessimism Removal (CPR):    -0.648ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.370ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    doc_brown/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  doc_brown/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    doc_brown/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.073    -5.038 r  doc_brown/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.461    -3.577    doc_brown/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  doc_brown/inst/clkout1_buf/O
                         net (fo=371, routed)         1.531    -1.953    u_ila_1/inst/ila_core_inst/ADV_TRIG.u_adv_trig/clk
    SLICE_X49Y137        FDRE                                         r  u_ila_1/inst/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y137        FDRE (Prop_fdre_C_Q)         0.204    -1.749 r  u_ila_1/inst/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[1]/Q
                         net (fo=72, routed)          2.173     0.423    u_ila_1/inst/ila_core_inst/u_trig/addra[1]
    SLICE_X31Y134        LUT6 (Prop_lut6_I2_O)        0.126     0.549 r  u_ila_1/inst/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_15/O
                         net (fo=1, routed)           0.000     0.549    u_ila_1/inst/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_15_n_0
    SLICE_X31Y134        MUXF7 (Prop_muxf7_I0_O)      0.107     0.656 r  u_ila_1/inst/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_8/O
                         net (fo=1, routed)           0.000     0.656    u_ila_1/inst/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_8_n_0
    SLICE_X31Y134        MUXF8 (Prop_muxf8_I1_O)      0.043     0.699 r  u_ila_1/inst/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_3/O
                         net (fo=48, routed)          1.866     2.565    u_ila_1/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_64_127_6_8/ADDRA1
    SLICE_X48Y141        RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.126     2.691 r  u_ila_1/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_64_127_6_8/RAMA/O
                         net (fo=1, routed)           0.266     2.957    u_ila_1/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_64_127_6_8_n_0
    SLICE_X49Y141        LUT4 (Prop_lut4_I3_O)        0.043     3.000 r  u_ila_1/inst/ila_core_inst/ADV_TRIG.u_adv_trig/G_COUNTER[1].U_COUNTER_i_2/O
                         net (fo=41, routed)          1.893     4.894    u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/CNT_CTRL[0]
    SLICE_X37Y147        LUT6 (Prop_lut6_I3_O)        0.043     4.937 r  u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter[19]_i_3/O
                         net (fo=1, routed)           0.000     4.937    u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter[19]_i_3_n_0
    SLICE_X37Y147        MUXF7 (Prop_muxf7_I1_O)      0.122     5.059 r  u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[19]_i_1/O
                         net (fo=1, routed)           0.000     5.059    u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[19]_i_1_n_0
    SLICE_X37Y147        FDRE                                         r  u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E19                                               0.000    50.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000    50.000    doc_brown/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    50.851 r  doc_brown/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    51.837    doc_brown/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.020    45.817 r  doc_brown/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    47.169    doc_brown/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    47.252 r  doc_brown/inst/clkout1_buf/O
                         net (fo=371, routed)         1.472    48.724    u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/CLK
    SLICE_X37Y147        FDRE                                         r  u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[19]/C
                         clock pessimism             -0.648    48.076    
                         clock uncertainty           -0.189    47.887    
    SLICE_X37Y147        FDRE (Setup_fdre_C_D)        0.048    47.935    u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         47.935    
                         arrival time                          -5.059    
  -------------------------------------------------------------------
                         slack                                 42.877    

Slack (MET) :             42.923ns  (required time - arrival time)
  Source:                 u_ila_1/inst/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.970ns  (logic 0.800ns (11.477%)  route 6.170ns (88.523%))
  Logic Levels:           7  (LUT4=1 LUT6=2 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.271ns = ( 48.729 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.953ns
    Clock Pessimism Removal (CPR):    -0.648ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.370ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    doc_brown/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  doc_brown/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    doc_brown/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.073    -5.038 r  doc_brown/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.461    -3.577    doc_brown/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  doc_brown/inst/clkout1_buf/O
                         net (fo=371, routed)         1.531    -1.953    u_ila_1/inst/ila_core_inst/ADV_TRIG.u_adv_trig/clk
    SLICE_X49Y137        FDRE                                         r  u_ila_1/inst/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y137        FDRE (Prop_fdre_C_Q)         0.204    -1.749 r  u_ila_1/inst/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[1]/Q
                         net (fo=72, routed)          2.173     0.423    u_ila_1/inst/ila_core_inst/u_trig/addra[1]
    SLICE_X31Y134        LUT6 (Prop_lut6_I2_O)        0.126     0.549 r  u_ila_1/inst/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_15/O
                         net (fo=1, routed)           0.000     0.549    u_ila_1/inst/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_15_n_0
    SLICE_X31Y134        MUXF7 (Prop_muxf7_I0_O)      0.107     0.656 r  u_ila_1/inst/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_8/O
                         net (fo=1, routed)           0.000     0.656    u_ila_1/inst/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_8_n_0
    SLICE_X31Y134        MUXF8 (Prop_muxf8_I1_O)      0.043     0.699 r  u_ila_1/inst/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_3/O
                         net (fo=48, routed)          1.676     2.375    u_ila_1/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_64_127_3_5/ADDRB1
    SLICE_X50Y139        RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.126     2.501 r  u_ila_1/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_64_127_3_5/RAMB/O
                         net (fo=1, routed)           0.349     2.851    u_ila_1/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_64_127_3_5_n_1
    SLICE_X51Y139        LUT4 (Prop_lut4_I3_O)        0.043     2.894 r  u_ila_1/inst/ila_core_inst/ADV_TRIG.u_adv_trig/G_COUNTER[0].U_COUNTER_i_3/O
                         net (fo=41, routed)          1.972     4.866    u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/CNT_CTRL[0]
    SLICE_X33Y148        LUT6 (Prop_lut6_I3_O)        0.043     4.909 r  u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter[18]_i_3/O
                         net (fo=1, routed)           0.000     4.909    u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter[18]_i_3_n_0
    SLICE_X33Y148        MUXF7 (Prop_muxf7_I1_O)      0.108     5.017 r  u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[18]_i_1/O
                         net (fo=1, routed)           0.000     5.017    u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[18]_i_1_n_0
    SLICE_X33Y148        FDRE                                         r  u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E19                                               0.000    50.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000    50.000    doc_brown/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    50.851 r  doc_brown/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    51.837    doc_brown/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.020    45.817 r  doc_brown/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    47.169    doc_brown/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    47.252 r  doc_brown/inst/clkout1_buf/O
                         net (fo=371, routed)         1.477    48.729    u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/CLK
    SLICE_X33Y148        FDRE                                         r  u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[18]/C
                         clock pessimism             -0.648    48.081    
                         clock uncertainty           -0.189    47.892    
    SLICE_X33Y148        FDRE (Setup_fdre_C_D)        0.048    47.940    u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         47.940    
                         arrival time                          -5.017    
  -------------------------------------------------------------------
                         slack                                 42.923    

Slack (MET) :             42.938ns  (required time - arrival time)
  Source:                 u_ila_1/inst/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.982ns  (logic 0.795ns (11.386%)  route 6.187ns (88.614%))
  Logic Levels:           7  (LUT4=1 LUT6=2 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.272ns = ( 48.728 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.953ns
    Clock Pessimism Removal (CPR):    -0.648ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.370ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    doc_brown/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  doc_brown/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    doc_brown/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.073    -5.038 r  doc_brown/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.461    -3.577    doc_brown/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  doc_brown/inst/clkout1_buf/O
                         net (fo=371, routed)         1.531    -1.953    u_ila_1/inst/ila_core_inst/ADV_TRIG.u_adv_trig/clk
    SLICE_X49Y137        FDRE                                         r  u_ila_1/inst/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y137        FDRE (Prop_fdre_C_Q)         0.204    -1.749 r  u_ila_1/inst/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[1]/Q
                         net (fo=72, routed)          2.173     0.423    u_ila_1/inst/ila_core_inst/u_trig/addra[1]
    SLICE_X31Y134        LUT6 (Prop_lut6_I2_O)        0.126     0.549 r  u_ila_1/inst/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_15/O
                         net (fo=1, routed)           0.000     0.549    u_ila_1/inst/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_15_n_0
    SLICE_X31Y134        MUXF7 (Prop_muxf7_I0_O)      0.107     0.656 r  u_ila_1/inst/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_8/O
                         net (fo=1, routed)           0.000     0.656    u_ila_1/inst/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_8_n_0
    SLICE_X31Y134        MUXF8 (Prop_muxf8_I1_O)      0.043     0.699 r  u_ila_1/inst/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_3/O
                         net (fo=48, routed)          1.676     2.375    u_ila_1/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_64_127_3_5/ADDRB1
    SLICE_X50Y139        RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.126     2.501 r  u_ila_1/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_64_127_3_5/RAMB/O
                         net (fo=1, routed)           0.349     2.851    u_ila_1/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_64_127_3_5_n_1
    SLICE_X51Y139        LUT4 (Prop_lut4_I3_O)        0.043     2.894 r  u_ila_1/inst/ila_core_inst/ADV_TRIG.u_adv_trig/G_COUNTER[0].U_COUNTER_i_3/O
                         net (fo=41, routed)          1.989     4.883    u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/CNT_CTRL[0]
    SLICE_X34Y148        LUT6 (Prop_lut6_I3_O)        0.043     4.926 r  u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter[16]_i_5/O
                         net (fo=1, routed)           0.000     4.926    u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter[16]_i_5_n_0
    SLICE_X34Y148        MUXF7 (Prop_muxf7_I1_O)      0.103     5.029 r  u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[16]_i_2/O
                         net (fo=1, routed)           0.000     5.029    u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[16]_i_2_n_0
    SLICE_X34Y148        FDRE                                         r  u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E19                                               0.000    50.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000    50.000    doc_brown/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    50.851 r  doc_brown/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    51.837    doc_brown/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.020    45.817 r  doc_brown/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    47.169    doc_brown/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    47.252 r  doc_brown/inst/clkout1_buf/O
                         net (fo=371, routed)         1.476    48.728    u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/CLK
    SLICE_X34Y148        FDRE                                         r  u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[16]/C
                         clock pessimism             -0.648    48.080    
                         clock uncertainty           -0.189    47.891    
    SLICE_X34Y148        FDRE (Setup_fdre_C_D)        0.076    47.967    u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         47.967    
                         arrival time                          -5.029    
  -------------------------------------------------------------------
                         slack                                 42.938    

Slack (MET) :             42.941ns  (required time - arrival time)
  Source:                 u_ila_1/inst/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.703ns  (logic 0.692ns (10.324%)  route 6.011ns (89.676%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.271ns = ( 48.729 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.953ns
    Clock Pessimism Removal (CPR):    -0.648ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.370ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    doc_brown/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  doc_brown/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    doc_brown/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.073    -5.038 r  doc_brown/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.461    -3.577    doc_brown/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  doc_brown/inst/clkout1_buf/O
                         net (fo=371, routed)         1.531    -1.953    u_ila_1/inst/ila_core_inst/ADV_TRIG.u_adv_trig/clk
    SLICE_X49Y137        FDRE                                         r  u_ila_1/inst/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y137        FDRE (Prop_fdre_C_Q)         0.204    -1.749 r  u_ila_1/inst/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[1]/Q
                         net (fo=72, routed)          2.173     0.423    u_ila_1/inst/ila_core_inst/u_trig/addra[1]
    SLICE_X31Y134        LUT6 (Prop_lut6_I2_O)        0.126     0.549 r  u_ila_1/inst/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_15/O
                         net (fo=1, routed)           0.000     0.549    u_ila_1/inst/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_15_n_0
    SLICE_X31Y134        MUXF7 (Prop_muxf7_I0_O)      0.107     0.656 r  u_ila_1/inst/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_8/O
                         net (fo=1, routed)           0.000     0.656    u_ila_1/inst/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_8_n_0
    SLICE_X31Y134        MUXF8 (Prop_muxf8_I1_O)      0.043     0.699 r  u_ila_1/inst/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_3/O
                         net (fo=48, routed)          1.788     2.487    u_ila_1/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_64_127_3_5/ADDRC1
    SLICE_X50Y139        RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.126     2.613 r  u_ila_1/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_64_127_3_5/RAMC/O
                         net (fo=1, routed)           0.345     2.958    u_ila_1/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_64_127_3_5_n_2
    SLICE_X51Y139        LUT4 (Prop_lut4_I3_O)        0.043     3.001 r  u_ila_1/inst/ila_core_inst/ADV_TRIG.u_adv_trig/G_COUNTER[0].U_COUNTER_i_2/O
                         net (fo=1, routed)           0.684     3.686    u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/CNT_CTRL[1]
    SLICE_X47Y140        LUT5 (Prop_lut5_I0_O)        0.043     3.729 r  u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter[16]_i_1/O
                         net (fo=20, routed)          1.021     4.750    u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter[16]_i_1_n_0
    SLICE_X33Y148        FDRE                                         r  u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E19                                               0.000    50.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000    50.000    doc_brown/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    50.851 r  doc_brown/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    51.837    doc_brown/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.020    45.817 r  doc_brown/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    47.169    doc_brown/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    47.252 r  doc_brown/inst/clkout1_buf/O
                         net (fo=371, routed)         1.477    48.729    u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/CLK
    SLICE_X33Y148        FDRE                                         r  u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[18]/C
                         clock pessimism             -0.648    48.081    
                         clock uncertainty           -0.189    47.892    
    SLICE_X33Y148        FDRE (Setup_fdre_C_CE)      -0.201    47.691    u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         47.691    
                         arrival time                          -4.750    
  -------------------------------------------------------------------
                         slack                                 42.941    

Slack (MET) :             42.941ns  (required time - arrival time)
  Source:                 u_ila_1/inst/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.703ns  (logic 0.692ns (10.324%)  route 6.011ns (89.676%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.271ns = ( 48.729 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.953ns
    Clock Pessimism Removal (CPR):    -0.648ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.370ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    doc_brown/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  doc_brown/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    doc_brown/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.073    -5.038 r  doc_brown/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.461    -3.577    doc_brown/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  doc_brown/inst/clkout1_buf/O
                         net (fo=371, routed)         1.531    -1.953    u_ila_1/inst/ila_core_inst/ADV_TRIG.u_adv_trig/clk
    SLICE_X49Y137        FDRE                                         r  u_ila_1/inst/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y137        FDRE (Prop_fdre_C_Q)         0.204    -1.749 r  u_ila_1/inst/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[1]/Q
                         net (fo=72, routed)          2.173     0.423    u_ila_1/inst/ila_core_inst/u_trig/addra[1]
    SLICE_X31Y134        LUT6 (Prop_lut6_I2_O)        0.126     0.549 r  u_ila_1/inst/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_15/O
                         net (fo=1, routed)           0.000     0.549    u_ila_1/inst/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_15_n_0
    SLICE_X31Y134        MUXF7 (Prop_muxf7_I0_O)      0.107     0.656 r  u_ila_1/inst/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_8/O
                         net (fo=1, routed)           0.000     0.656    u_ila_1/inst/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_8_n_0
    SLICE_X31Y134        MUXF8 (Prop_muxf8_I1_O)      0.043     0.699 r  u_ila_1/inst/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_3/O
                         net (fo=48, routed)          1.788     2.487    u_ila_1/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_64_127_3_5/ADDRC1
    SLICE_X50Y139        RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.126     2.613 r  u_ila_1/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_64_127_3_5/RAMC/O
                         net (fo=1, routed)           0.345     2.958    u_ila_1/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_64_127_3_5_n_2
    SLICE_X51Y139        LUT4 (Prop_lut4_I3_O)        0.043     3.001 r  u_ila_1/inst/ila_core_inst/ADV_TRIG.u_adv_trig/G_COUNTER[0].U_COUNTER_i_2/O
                         net (fo=1, routed)           0.684     3.686    u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/CNT_CTRL[1]
    SLICE_X47Y140        LUT5 (Prop_lut5_I0_O)        0.043     3.729 r  u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter[16]_i_1/O
                         net (fo=20, routed)          1.021     4.750    u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter[16]_i_1_n_0
    SLICE_X33Y148        FDRE                                         r  u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E19                                               0.000    50.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000    50.000    doc_brown/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    50.851 r  doc_brown/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    51.837    doc_brown/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.020    45.817 r  doc_brown/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    47.169    doc_brown/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    47.252 r  doc_brown/inst/clkout1_buf/O
                         net (fo=371, routed)         1.477    48.729    u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/CLK
    SLICE_X33Y148        FDRE                                         r  u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[19]/C
                         clock pessimism             -0.648    48.081    
                         clock uncertainty           -0.189    47.892    
    SLICE_X33Y148        FDRE (Setup_fdre_C_CE)      -0.201    47.691    u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         47.691    
                         arrival time                          -4.750    
  -------------------------------------------------------------------
                         slack                                 42.941    

Slack (MET) :             42.953ns  (required time - arrival time)
  Source:                 u_ila_1/inst/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.691ns  (logic 0.692ns (10.342%)  route 5.999ns (89.658%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.271ns = ( 48.729 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.953ns
    Clock Pessimism Removal (CPR):    -0.648ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.370ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    doc_brown/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  doc_brown/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    doc_brown/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.073    -5.038 r  doc_brown/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.461    -3.577    doc_brown/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  doc_brown/inst/clkout1_buf/O
                         net (fo=371, routed)         1.531    -1.953    u_ila_1/inst/ila_core_inst/ADV_TRIG.u_adv_trig/clk
    SLICE_X49Y137        FDRE                                         r  u_ila_1/inst/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y137        FDRE (Prop_fdre_C_Q)         0.204    -1.749 r  u_ila_1/inst/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[1]/Q
                         net (fo=72, routed)          2.173     0.423    u_ila_1/inst/ila_core_inst/u_trig/addra[1]
    SLICE_X31Y134        LUT6 (Prop_lut6_I2_O)        0.126     0.549 r  u_ila_1/inst/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_15/O
                         net (fo=1, routed)           0.000     0.549    u_ila_1/inst/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_15_n_0
    SLICE_X31Y134        MUXF7 (Prop_muxf7_I0_O)      0.107     0.656 r  u_ila_1/inst/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_8/O
                         net (fo=1, routed)           0.000     0.656    u_ila_1/inst/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_8_n_0
    SLICE_X31Y134        MUXF8 (Prop_muxf8_I1_O)      0.043     0.699 r  u_ila_1/inst/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_3/O
                         net (fo=48, routed)          1.788     2.487    u_ila_1/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_64_127_3_5/ADDRC1
    SLICE_X50Y139        RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.126     2.613 r  u_ila_1/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_64_127_3_5/RAMC/O
                         net (fo=1, routed)           0.345     2.958    u_ila_1/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_64_127_3_5_n_2
    SLICE_X51Y139        LUT4 (Prop_lut4_I3_O)        0.043     3.001 r  u_ila_1/inst/ila_core_inst/ADV_TRIG.u_adv_trig/G_COUNTER[0].U_COUNTER_i_2/O
                         net (fo=1, routed)           0.684     3.686    u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/CNT_CTRL[1]
    SLICE_X47Y140        LUT5 (Prop_lut5_I0_O)        0.043     3.729 r  u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter[16]_i_1/O
                         net (fo=20, routed)          1.009     4.738    u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter[16]_i_1_n_0
    SLICE_X33Y147        FDRE                                         r  u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E19                                               0.000    50.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000    50.000    doc_brown/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    50.851 r  doc_brown/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    51.837    doc_brown/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.020    45.817 r  doc_brown/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    47.169    doc_brown/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    47.252 r  doc_brown/inst/clkout1_buf/O
                         net (fo=371, routed)         1.477    48.729    u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/CLK
    SLICE_X33Y147        FDRE                                         r  u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[14]/C
                         clock pessimism             -0.648    48.081    
                         clock uncertainty           -0.189    47.892    
    SLICE_X33Y147        FDRE (Setup_fdre_C_CE)      -0.201    47.691    u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         47.691    
                         arrival time                          -4.738    
  -------------------------------------------------------------------
                         slack                                 42.953    

Slack (MET) :             42.953ns  (required time - arrival time)
  Source:                 u_ila_1/inst/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.691ns  (logic 0.692ns (10.342%)  route 5.999ns (89.658%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.271ns = ( 48.729 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.953ns
    Clock Pessimism Removal (CPR):    -0.648ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.370ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    doc_brown/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  doc_brown/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    doc_brown/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.073    -5.038 r  doc_brown/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.461    -3.577    doc_brown/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  doc_brown/inst/clkout1_buf/O
                         net (fo=371, routed)         1.531    -1.953    u_ila_1/inst/ila_core_inst/ADV_TRIG.u_adv_trig/clk
    SLICE_X49Y137        FDRE                                         r  u_ila_1/inst/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y137        FDRE (Prop_fdre_C_Q)         0.204    -1.749 r  u_ila_1/inst/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[1]/Q
                         net (fo=72, routed)          2.173     0.423    u_ila_1/inst/ila_core_inst/u_trig/addra[1]
    SLICE_X31Y134        LUT6 (Prop_lut6_I2_O)        0.126     0.549 r  u_ila_1/inst/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_15/O
                         net (fo=1, routed)           0.000     0.549    u_ila_1/inst/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_15_n_0
    SLICE_X31Y134        MUXF7 (Prop_muxf7_I0_O)      0.107     0.656 r  u_ila_1/inst/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_8/O
                         net (fo=1, routed)           0.000     0.656    u_ila_1/inst/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_8_n_0
    SLICE_X31Y134        MUXF8 (Prop_muxf8_I1_O)      0.043     0.699 r  u_ila_1/inst/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_3/O
                         net (fo=48, routed)          1.788     2.487    u_ila_1/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_64_127_3_5/ADDRC1
    SLICE_X50Y139        RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.126     2.613 r  u_ila_1/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_64_127_3_5/RAMC/O
                         net (fo=1, routed)           0.345     2.958    u_ila_1/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_64_127_3_5_n_2
    SLICE_X51Y139        LUT4 (Prop_lut4_I3_O)        0.043     3.001 r  u_ila_1/inst/ila_core_inst/ADV_TRIG.u_adv_trig/G_COUNTER[0].U_COUNTER_i_2/O
                         net (fo=1, routed)           0.684     3.686    u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/CNT_CTRL[1]
    SLICE_X47Y140        LUT5 (Prop_lut5_I0_O)        0.043     3.729 r  u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter[16]_i_1/O
                         net (fo=20, routed)          1.009     4.738    u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter[16]_i_1_n_0
    SLICE_X33Y147        FDRE                                         r  u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E19                                               0.000    50.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000    50.000    doc_brown/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    50.851 r  doc_brown/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    51.837    doc_brown/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.020    45.817 r  doc_brown/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    47.169    doc_brown/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    47.252 r  doc_brown/inst/clkout1_buf/O
                         net (fo=371, routed)         1.477    48.729    u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/CLK
    SLICE_X33Y147        FDRE                                         r  u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[17]/C
                         clock pessimism             -0.648    48.081    
                         clock uncertainty           -0.189    47.892    
    SLICE_X33Y147        FDRE (Setup_fdre_C_CE)      -0.201    47.691    u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         47.691    
                         arrival time                          -4.738    
  -------------------------------------------------------------------
                         slack                                 42.953    

Slack (MET) :             42.997ns  (required time - arrival time)
  Source:                 u_ila_1/inst/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.919ns  (logic 0.807ns (11.663%)  route 6.112ns (88.337%))
  Logic Levels:           7  (LUT4=1 LUT5=1 LUT6=1 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.276ns = ( 48.724 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.953ns
    Clock Pessimism Removal (CPR):    -0.648ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.370ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    doc_brown/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  doc_brown/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    doc_brown/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.073    -5.038 r  doc_brown/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.461    -3.577    doc_brown/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  doc_brown/inst/clkout1_buf/O
                         net (fo=371, routed)         1.531    -1.953    u_ila_1/inst/ila_core_inst/ADV_TRIG.u_adv_trig/clk
    SLICE_X49Y137        FDRE                                         r  u_ila_1/inst/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y137        FDRE (Prop_fdre_C_Q)         0.204    -1.749 r  u_ila_1/inst/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[1]/Q
                         net (fo=72, routed)          2.173     0.423    u_ila_1/inst/ila_core_inst/u_trig/addra[1]
    SLICE_X31Y134        LUT6 (Prop_lut6_I2_O)        0.126     0.549 r  u_ila_1/inst/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_15/O
                         net (fo=1, routed)           0.000     0.549    u_ila_1/inst/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_15_n_0
    SLICE_X31Y134        MUXF7 (Prop_muxf7_I0_O)      0.107     0.656 r  u_ila_1/inst/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_8/O
                         net (fo=1, routed)           0.000     0.656    u_ila_1/inst/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_8_n_0
    SLICE_X31Y134        MUXF8 (Prop_muxf8_I1_O)      0.043     0.699 r  u_ila_1/inst/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_3/O
                         net (fo=48, routed)          1.976     2.675    u_ila_1/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_64_127_6_8/ADDRC1
    SLICE_X48Y141        RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.126     2.801 r  u_ila_1/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_64_127_6_8/RAMC/O
                         net (fo=1, routed)           0.261     3.062    u_ila_1/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_64_127_6_8_n_2
    SLICE_X49Y141        LUT4 (Prop_lut4_I3_O)        0.043     3.105 r  u_ila_1/inst/ila_core_inst/ADV_TRIG.u_adv_trig/G_COUNTER[2].U_COUNTER_i_2/O
                         net (fo=41, routed)          1.703     4.808    u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/CNT_CTRL[0]
    SLICE_X38Y147        LUT5 (Prop_lut5_I1_O)        0.043     4.851 r  u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter[15]_i_3/O
                         net (fo=1, routed)           0.000     4.851    u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter[15]_i_3_n_0
    SLICE_X38Y147        MUXF7 (Prop_muxf7_I0_O)      0.115     4.966 r  u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[15]_i_1/O
                         net (fo=1, routed)           0.000     4.966    u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[15]_i_1_n_0
    SLICE_X38Y147        FDRE                                         r  u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E19                                               0.000    50.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000    50.000    doc_brown/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    50.851 r  doc_brown/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    51.837    doc_brown/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.020    45.817 r  doc_brown/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    47.169    doc_brown/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    47.252 r  doc_brown/inst/clkout1_buf/O
                         net (fo=371, routed)         1.472    48.724    u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/CLK
    SLICE_X38Y147        FDRE                                         r  u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[15]/C
                         clock pessimism             -0.648    48.076    
                         clock uncertainty           -0.189    47.887    
    SLICE_X38Y147        FDRE (Setup_fdre_C_D)        0.076    47.963    u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         47.963    
                         arrival time                          -4.966    
  -------------------------------------------------------------------
                         slack                                 42.997    

Slack (MET) :             42.998ns  (required time - arrival time)
  Source:                 u_ila_1/inst/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.895ns  (logic 0.814ns (11.805%)  route 6.081ns (88.195%))
  Logic Levels:           7  (LUT4=1 LUT6=2 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.271ns = ( 48.729 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.953ns
    Clock Pessimism Removal (CPR):    -0.648ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.370ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    doc_brown/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  doc_brown/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    doc_brown/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.073    -5.038 r  doc_brown/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.461    -3.577    doc_brown/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  doc_brown/inst/clkout1_buf/O
                         net (fo=371, routed)         1.531    -1.953    u_ila_1/inst/ila_core_inst/ADV_TRIG.u_adv_trig/clk
    SLICE_X49Y137        FDRE                                         r  u_ila_1/inst/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y137        FDRE (Prop_fdre_C_Q)         0.204    -1.749 r  u_ila_1/inst/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[1]/Q
                         net (fo=72, routed)          2.173     0.423    u_ila_1/inst/ila_core_inst/u_trig/addra[1]
    SLICE_X31Y134        LUT6 (Prop_lut6_I2_O)        0.126     0.549 r  u_ila_1/inst/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_15/O
                         net (fo=1, routed)           0.000     0.549    u_ila_1/inst/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_15_n_0
    SLICE_X31Y134        MUXF7 (Prop_muxf7_I0_O)      0.107     0.656 r  u_ila_1/inst/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_8/O
                         net (fo=1, routed)           0.000     0.656    u_ila_1/inst/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_8_n_0
    SLICE_X31Y134        MUXF8 (Prop_muxf8_I1_O)      0.043     0.699 r  u_ila_1/inst/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_3/O
                         net (fo=48, routed)          1.676     2.375    u_ila_1/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_64_127_3_5/ADDRB1
    SLICE_X50Y139        RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.126     2.501 r  u_ila_1/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_64_127_3_5/RAMB/O
                         net (fo=1, routed)           0.349     2.851    u_ila_1/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_64_127_3_5_n_1
    SLICE_X51Y139        LUT4 (Prop_lut4_I3_O)        0.043     2.894 r  u_ila_1/inst/ila_core_inst/ADV_TRIG.u_adv_trig/G_COUNTER[0].U_COUNTER_i_3/O
                         net (fo=41, routed)          1.883     4.777    u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/CNT_CTRL[0]
    SLICE_X33Y148        LUT6 (Prop_lut6_I3_O)        0.043     4.820 r  u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter[19]_i_3/O
                         net (fo=1, routed)           0.000     4.820    u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter[19]_i_3_n_0
    SLICE_X33Y148        MUXF7 (Prop_muxf7_I1_O)      0.122     4.942 r  u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[19]_i_1/O
                         net (fo=1, routed)           0.000     4.942    u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[19]_i_1_n_0
    SLICE_X33Y148        FDRE                                         r  u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E19                                               0.000    50.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000    50.000    doc_brown/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    50.851 r  doc_brown/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    51.837    doc_brown/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.020    45.817 r  doc_brown/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    47.169    doc_brown/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    47.252 r  doc_brown/inst/clkout1_buf/O
                         net (fo=371, routed)         1.477    48.729    u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/CLK
    SLICE_X33Y148        FDRE                                         r  u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[19]/C
                         clock pessimism             -0.648    48.081    
                         clock uncertainty           -0.189    47.892    
    SLICE_X33Y148        FDRE (Setup_fdre_C_D)        0.048    47.940    u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         47.940    
                         arrival time                          -4.942    
  -------------------------------------------------------------------
                         slack                                 42.998    

Slack (MET) :             43.039ns  (required time - arrival time)
  Source:                 u_ila_1/inst/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.606ns  (logic 0.692ns (10.476%)  route 5.914ns (89.524%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.271ns = ( 48.729 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.953ns
    Clock Pessimism Removal (CPR):    -0.648ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.370ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    doc_brown/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  doc_brown/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    doc_brown/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.073    -5.038 r  doc_brown/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.461    -3.577    doc_brown/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  doc_brown/inst/clkout1_buf/O
                         net (fo=371, routed)         1.531    -1.953    u_ila_1/inst/ila_core_inst/ADV_TRIG.u_adv_trig/clk
    SLICE_X49Y137        FDRE                                         r  u_ila_1/inst/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y137        FDRE (Prop_fdre_C_Q)         0.204    -1.749 r  u_ila_1/inst/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[1]/Q
                         net (fo=72, routed)          2.173     0.423    u_ila_1/inst/ila_core_inst/u_trig/addra[1]
    SLICE_X31Y134        LUT6 (Prop_lut6_I2_O)        0.126     0.549 r  u_ila_1/inst/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_15/O
                         net (fo=1, routed)           0.000     0.549    u_ila_1/inst/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_15_n_0
    SLICE_X31Y134        MUXF7 (Prop_muxf7_I0_O)      0.107     0.656 r  u_ila_1/inst/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_8/O
                         net (fo=1, routed)           0.000     0.656    u_ila_1/inst/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_8_n_0
    SLICE_X31Y134        MUXF8 (Prop_muxf8_I1_O)      0.043     0.699 r  u_ila_1/inst/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_3/O
                         net (fo=48, routed)          1.788     2.487    u_ila_1/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_64_127_3_5/ADDRC1
    SLICE_X50Y139        RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.126     2.613 r  u_ila_1/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_64_127_3_5/RAMC/O
                         net (fo=1, routed)           0.345     2.958    u_ila_1/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_64_127_3_5_n_2
    SLICE_X51Y139        LUT4 (Prop_lut4_I3_O)        0.043     3.001 r  u_ila_1/inst/ila_core_inst/ADV_TRIG.u_adv_trig/G_COUNTER[0].U_COUNTER_i_2/O
                         net (fo=1, routed)           0.684     3.686    u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/CNT_CTRL[1]
    SLICE_X47Y140        LUT5 (Prop_lut5_I0_O)        0.043     3.729 r  u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter[16]_i_1/O
                         net (fo=20, routed)          0.924     4.653    u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter[16]_i_1_n_0
    SLICE_X33Y146        FDRE                                         r  u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E19                                               0.000    50.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000    50.000    doc_brown/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    50.851 r  doc_brown/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    51.837    doc_brown/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.020    45.817 r  doc_brown/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    47.169    doc_brown/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    47.252 r  doc_brown/inst/clkout1_buf/O
                         net (fo=371, routed)         1.477    48.729    u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/CLK
    SLICE_X33Y146        FDRE                                         r  u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[13]/C
                         clock pessimism             -0.648    48.081    
                         clock uncertainty           -0.189    47.892    
    SLICE_X33Y146        FDRE (Setup_fdre_C_CE)      -0.201    47.691    u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         47.691    
                         arrival time                          -4.653    
  -------------------------------------------------------------------
                         slack                                 43.039    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.icap_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.508ns
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    -0.021ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    doc_brown/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  doc_brown/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    doc_brown/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.734    -1.795 r  doc_brown/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.644    -1.151    doc_brown/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  doc_brown/inst/clkout1_buf/O
                         net (fo=371, routed)         0.638    -0.487    u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/clk
    SLICE_X61Y136        FDRE                                         r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.icap_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y136        FDRE (Prop_fdre_C_Q)         0.100    -0.387 r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.icap_addr_reg[1]/Q
                         net (fo=1, routed)           0.055    -0.332    u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/icap_addr[1]
    SLICE_X61Y136        FDRE                                         r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    doc_brown/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  doc_brown/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    doc_brown/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.160    -2.089 r  doc_brown/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.693    -1.396    doc_brown/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  doc_brown/inst/clkout1_buf/O
                         net (fo=371, routed)         0.858    -0.508    u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/clk
    SLICE_X61Y136        FDRE                                         r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[1]/C
                         clock pessimism              0.021    -0.487    
    SLICE_X61Y136        FDRE (Hold_fdre_C_D)         0.047    -0.440    u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[1]
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.332    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.icap_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.508ns
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    -0.021ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    doc_brown/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  doc_brown/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    doc_brown/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.734    -1.795 r  doc_brown/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.644    -1.151    doc_brown/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  doc_brown/inst/clkout1_buf/O
                         net (fo=371, routed)         0.638    -0.487    u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/clk
    SLICE_X61Y136        FDRE                                         r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.icap_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y136        FDRE (Prop_fdre_C_Q)         0.100    -0.387 r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.icap_addr_reg[3]/Q
                         net (fo=1, routed)           0.055    -0.332    u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/icap_addr[3]
    SLICE_X61Y136        FDRE                                         r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    doc_brown/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  doc_brown/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    doc_brown/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.160    -2.089 r  doc_brown/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.693    -1.396    doc_brown/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  doc_brown/inst/clkout1_buf/O
                         net (fo=371, routed)         0.858    -0.508    u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/clk
    SLICE_X61Y136        FDRE                                         r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[3]/C
                         clock pessimism              0.021    -0.487    
    SLICE_X61Y136        FDRE (Hold_fdre_C_D)         0.047    -0.440    u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[3]
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.332    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.100ns (24.387%)  route 0.310ns (75.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.442ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    -0.053ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    doc_brown/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  doc_brown/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    doc_brown/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.734    -1.795 r  doc_brown/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.644    -1.151    doc_brown/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  doc_brown/inst/clkout1_buf/O
                         net (fo=371, routed)         0.640    -0.485    u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/clk
    SLICE_X61Y139        FDRE                                         r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y139        FDRE (Prop_fdre_C_Q)         0.100    -0.385 r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[5]/Q
                         net (fo=1, routed)           0.310    -0.075    u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[5]
    RAMB18_X4Y56         RAMB18E1                                     r  u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    doc_brown/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  doc_brown/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    doc_brown/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.160    -2.089 r  doc_brown/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.693    -1.396    doc_brown/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  doc_brown/inst/clkout1_buf/O
                         net (fo=371, routed)         0.925    -0.442    u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X4Y56         RAMB18E1                                     r  u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.053    -0.388    
    RAMB18_X4Y56         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.205    u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.205    
                         arrival time                          -0.075    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.100ns (24.208%)  route 0.313ns (75.792%))
  Logic Levels:           0  
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.442ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    -0.053ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    doc_brown/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  doc_brown/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    doc_brown/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.734    -1.795 r  doc_brown/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.644    -1.151    doc_brown/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  doc_brown/inst/clkout1_buf/O
                         net (fo=371, routed)         0.640    -0.485    u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/clk
    SLICE_X61Y139        FDRE                                         r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y139        FDRE (Prop_fdre_C_Q)         0.100    -0.385 r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[8]/Q
                         net (fo=1, routed)           0.313    -0.072    u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[8]
    RAMB18_X4Y56         RAMB18E1                                     r  u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    doc_brown/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  doc_brown/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    doc_brown/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.160    -2.089 r  doc_brown/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.693    -1.396    doc_brown/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  doc_brown/inst/clkout1_buf/O
                         net (fo=371, routed)         0.925    -0.442    u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X4Y56         RAMB18E1                                     r  u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.053    -0.388    
    RAMB18_X4Y56         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183    -0.205    u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.205    
                         arrival time                          -0.072    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 u_ila_1/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[6].U_TC/yes_output_reg.dout_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_ila_1/inst/ila_core_inst/u_trig/TRIGGER_EQ_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.100ns (51.054%)  route 0.096ns (48.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.429ns
    Source Clock Delay      (SCD):    -0.409ns
    Clock Pessimism Removal (CPR):    -0.033ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    doc_brown/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  doc_brown/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    doc_brown/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.734    -1.795 r  doc_brown/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.644    -1.151    doc_brown/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  doc_brown/inst/clkout1_buf/O
                         net (fo=371, routed)         0.716    -0.409    u_ila_1/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[6].U_TC/clk
    SLICE_X37Y128        FDRE                                         r  u_ila_1/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[6].U_TC/yes_output_reg.dout_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y128        FDRE (Prop_fdre_C_Q)         0.100    -0.309 r  u_ila_1/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[6].U_TC/yes_output_reg.dout_reg_reg/Q
                         net (fo=1, routed)           0.096    -0.213    u_ila_1/inst/ila_core_inst/u_trig/trigEqOut[6]
    SLICE_X37Y129        FDRE                                         r  u_ila_1/inst/ila_core_inst/u_trig/TRIGGER_EQ_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    doc_brown/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  doc_brown/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    doc_brown/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.160    -2.089 r  doc_brown/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.693    -1.396    doc_brown/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  doc_brown/inst/clkout1_buf/O
                         net (fo=371, routed)         0.937    -0.429    u_ila_1/inst/ila_core_inst/u_trig/clk
    SLICE_X37Y129        FDRE                                         r  u_ila_1/inst/ila_core_inst/u_trig/TRIGGER_EQ_reg[6]/C
                         clock pessimism              0.033    -0.396    
    SLICE_X37Y129        FDRE (Hold_fdre_C_D)         0.047    -0.349    u_ila_1/inst/ila_core_inst/u_trig/TRIGGER_EQ_reg[6]
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.100ns (24.030%)  route 0.316ns (75.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.442ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    -0.053ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    doc_brown/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  doc_brown/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    doc_brown/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.734    -1.795 r  doc_brown/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.644    -1.151    doc_brown/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  doc_brown/inst/clkout1_buf/O
                         net (fo=371, routed)         0.640    -0.485    u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/clk
    SLICE_X61Y138        FDRE                                         r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y138        FDRE (Prop_fdre_C_Q)         0.100    -0.385 r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[4]/Q
                         net (fo=1, routed)           0.316    -0.069    u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[4]
    RAMB18_X4Y56         RAMB18E1                                     r  u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    doc_brown/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  doc_brown/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    doc_brown/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.160    -2.089 r  doc_brown/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.693    -1.396    doc_brown/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  doc_brown/inst/clkout1_buf/O
                         net (fo=371, routed)         0.925    -0.442    u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X4Y56         RAMB18E1                                     r  u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.053    -0.388    
    RAMB18_X4Y56         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.205    u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.205    
                         arrival time                          -0.069    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 u_ila_1/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[23].U_TC/yes_output_reg.dout_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_ila_1/inst/ila_core_inst/u_trig/TRIGGER_EQ_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.100ns (51.316%)  route 0.095ns (48.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.416ns
    Source Clock Delay      (SCD):    -0.397ns
    Clock Pessimism Removal (CPR):    -0.032ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    doc_brown/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  doc_brown/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    doc_brown/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.734    -1.795 r  doc_brown/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.644    -1.151    doc_brown/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  doc_brown/inst/clkout1_buf/O
                         net (fo=371, routed)         0.728    -0.397    u_ila_1/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[23].U_TC/clk
    SLICE_X29Y135        FDRE                                         r  u_ila_1/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[23].U_TC/yes_output_reg.dout_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y135        FDRE (Prop_fdre_C_Q)         0.100    -0.297 r  u_ila_1/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[23].U_TC/yes_output_reg.dout_reg_reg/Q
                         net (fo=1, routed)           0.095    -0.202    u_ila_1/inst/ila_core_inst/u_trig/trigEqOut[23]
    SLICE_X31Y135        FDRE                                         r  u_ila_1/inst/ila_core_inst/u_trig/TRIGGER_EQ_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    doc_brown/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  doc_brown/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    doc_brown/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.160    -2.089 r  doc_brown/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.693    -1.396    doc_brown/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  doc_brown/inst/clkout1_buf/O
                         net (fo=371, routed)         0.950    -0.416    u_ila_1/inst/ila_core_inst/u_trig/clk
    SLICE_X31Y135        FDRE                                         r  u_ila_1/inst/ila_core_inst/u_trig/TRIGGER_EQ_reg[23]/C
                         clock pessimism              0.032    -0.384    
    SLICE_X31Y135        FDRE (Hold_fdre_C_D)         0.043    -0.341    u_ila_1/inst/ila_core_inst/u_trig/TRIGGER_EQ_reg[23]
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.100ns (23.855%)  route 0.319ns (76.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.442ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    -0.053ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    doc_brown/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  doc_brown/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    doc_brown/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.734    -1.795 r  doc_brown/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.644    -1.151    doc_brown/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  doc_brown/inst/clkout1_buf/O
                         net (fo=371, routed)         0.640    -0.485    u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/clk
    SLICE_X61Y139        FDRE                                         r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y139        FDRE (Prop_fdre_C_Q)         0.100    -0.385 r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[9]/Q
                         net (fo=1, routed)           0.319    -0.066    u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[9]
    RAMB18_X4Y56         RAMB18E1                                     r  u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    doc_brown/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  doc_brown/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    doc_brown/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.160    -2.089 r  doc_brown/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.693    -1.396    doc_brown/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  doc_brown/inst/clkout1_buf/O
                         net (fo=371, routed)         0.925    -0.442    u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X4Y56         RAMB18E1                                     r  u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.053    -0.388    
    RAMB18_X4Y56         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183    -0.205    u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.205    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 u_ila_1/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[21].U_TC/yes_output_reg.dout_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_ila_1/inst/ila_core_inst/u_trig/TRIGGER_EQ_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.100ns (51.316%)  route 0.095ns (48.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.416ns
    Source Clock Delay      (SCD):    -0.397ns
    Clock Pessimism Removal (CPR):    -0.032ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    doc_brown/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  doc_brown/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    doc_brown/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.734    -1.795 r  doc_brown/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.644    -1.151    doc_brown/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  doc_brown/inst/clkout1_buf/O
                         net (fo=371, routed)         0.728    -0.397    u_ila_1/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[21].U_TC/clk
    SLICE_X29Y135        FDRE                                         r  u_ila_1/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[21].U_TC/yes_output_reg.dout_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y135        FDRE (Prop_fdre_C_Q)         0.100    -0.297 r  u_ila_1/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[21].U_TC/yes_output_reg.dout_reg_reg/Q
                         net (fo=1, routed)           0.095    -0.202    u_ila_1/inst/ila_core_inst/u_trig/trigEqOut[21]
    SLICE_X31Y135        FDRE                                         r  u_ila_1/inst/ila_core_inst/u_trig/TRIGGER_EQ_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    doc_brown/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  doc_brown/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    doc_brown/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.160    -2.089 r  doc_brown/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.693    -1.396    doc_brown/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  doc_brown/inst/clkout1_buf/O
                         net (fo=371, routed)         0.950    -0.416    u_ila_1/inst/ila_core_inst/u_trig/clk
    SLICE_X31Y135        FDRE                                         r  u_ila_1/inst/ila_core_inst/u_trig/TRIGGER_EQ_reg[21]/C
                         clock pessimism              0.032    -0.384    
    SLICE_X31Y135        FDRE (Hold_fdre_C_D)         0.041    -0.343    u_ila_1/inst/ila_core_inst/u_trig/TRIGGER_EQ_reg[21]
  -------------------------------------------------------------------
                         required time                          0.343    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 u_ila_1/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[22].U_TC/yes_output_reg.dout_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_ila_1/inst/ila_core_inst/u_trig/TRIGGER_EQ_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.100ns (51.316%)  route 0.095ns (48.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.423ns
    Source Clock Delay      (SCD):    -0.404ns
    Clock Pessimism Removal (CPR):    -0.032ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    doc_brown/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  doc_brown/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    doc_brown/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.734    -1.795 r  doc_brown/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.644    -1.151    doc_brown/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  doc_brown/inst/clkout1_buf/O
                         net (fo=371, routed)         0.721    -0.404    u_ila_1/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[22].U_TC/clk
    SLICE_X31Y127        FDRE                                         r  u_ila_1/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[22].U_TC/yes_output_reg.dout_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y127        FDRE (Prop_fdre_C_Q)         0.100    -0.304 r  u_ila_1/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[22].U_TC/yes_output_reg.dout_reg_reg/Q
                         net (fo=1, routed)           0.095    -0.209    u_ila_1/inst/ila_core_inst/u_trig/trigEqOut[22]
    SLICE_X31Y128        FDRE                                         r  u_ila_1/inst/ila_core_inst/u_trig/TRIGGER_EQ_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    doc_brown/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  doc_brown/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    doc_brown/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.160    -2.089 r  doc_brown/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.693    -1.396    doc_brown/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  doc_brown/inst/clkout1_buf/O
                         net (fo=371, routed)         0.943    -0.423    u_ila_1/inst/ila_core_inst/u_trig/clk
    SLICE_X31Y128        FDRE                                         r  u_ila_1/inst/ila_core_inst/u_trig/TRIGGER_EQ_reg[22]/C
                         clock pessimism              0.032    -0.391    
    SLICE_X31Y128        FDRE (Hold_fdre_C_D)         0.040    -0.351    u_ila_1/inst/ila_core_inst/u_trig/TRIGGER_EQ_reg[22]
  -------------------------------------------------------------------
                         required time                          0.351    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.142    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { doc_brown/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.839         50.000      48.161     RAMB18_X4Y56     u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.408         50.000      48.592     BUFGCTRL_X0Y17   doc_brown/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.071         50.000      48.929     MMCME2_ADV_X1Y5  doc_brown/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            0.750         50.000      49.250     SLICE_X47Y137    leds_reg[4]/C
Min Period        n/a     FDRE/C              n/a            0.750         50.000      49.250     SLICE_X47Y139    u_ila_1/inst/PROBE_PIPE.shift_probes_reg[0][5]/C
Min Period        n/a     FDRE/C              n/a            0.750         50.000      49.250     SLICE_X49Y137    u_ila_1/inst/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            0.750         50.000      49.250     SLICE_X49Y137    u_ila_1/inst/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.750         50.000      49.250     SLICE_X49Y137    u_ila_1/inst/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[3]/C
Min Period        n/a     FDRE/C              n/a            0.750         50.000      49.250     SLICE_X50Y140    u_ila_1/inst/ila_core_inst/shifted_data_in_reg[8][4]/C
Min Period        n/a     FDRE/C              n/a            0.750         50.000      49.250     SLICE_X50Y140    u_ila_1/inst/ila_core_inst/shifted_data_in_reg[8][5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y5  doc_brown/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         25.000      24.358     SLICE_X50Y140    u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         25.000      24.358     SLICE_X50Y140    u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         25.000      24.358     SLICE_X50Y140    u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][1]_srl8/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         25.000      24.358     SLICE_X50Y140    u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][1]_srl8/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         25.000      24.358     SLICE_X50Y140    u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][2]_srl8/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         25.000      24.358     SLICE_X50Y140    u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][2]_srl8/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         25.000      24.358     SLICE_X50Y140    u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         25.000      24.358     SLICE_X50Y140    u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         25.000      24.358     SLICE_X50Y140    u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         25.000      24.358     SLICE_X50Y140    u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         25.000      24.358     SLICE_X50Y140    u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         25.000      24.358     SLICE_X50Y140    u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         25.000      24.358     SLICE_X50Y140    u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][1]_srl8/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         25.000      24.358     SLICE_X50Y140    u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][1]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         25.000      24.358     SLICE_X50Y140    u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][2]_srl8/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         25.000      24.358     SLICE_X50Y140    u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][2]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         25.000      24.358     SLICE_X50Y140    u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         25.000      24.358     SLICE_X50Y140    u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         25.000      24.358     SLICE_X50Y140    u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         25.000      24.358     SLICE_X50Y140    u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       40.185ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.044ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             40.185ns  (required time - arrival time)
  Source:                 u_ila_1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkfbout_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_ila_1/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_5_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkfbout_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clkfbout_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkfbout_clk_wiz_0 rise@50.000ns - clkfbout_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.721ns  (logic 0.604ns (6.213%)  route 9.117ns (93.787%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 48.656 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.972ns
    Clock Pessimism Removal (CPR):    -0.648ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    doc_brown/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  doc_brown/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    doc_brown/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.073    -5.038 r  doc_brown/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.461    -3.577    doc_brown/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  doc_brown/inst/clkf_buf/O
                         net (fo=6849, routed)        1.512    -1.972    u_ila_1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X54Y123        FDRE                                         r  u_ila_1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y123        FDRE (Prop_fdre_C_Q)         0.236    -1.736 r  u_ila_1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/Q
                         net (fo=271, routed)         8.438     6.702    u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[11].tc_srl_reg/s_daddr_o[2]
    SLICE_X44Y127        MUXF7 (Prop_muxf7_S_O)       0.246     6.948 r  u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[11].tc_srl_reg/slaveRegDo_mux_5_reg[5]_i_4/O
                         net (fo=1, routed)           0.679     7.627    u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[27].tc_srl_reg/G_1PIPE_IFACE.s_daddr_r_reg[2]_30
    SLICE_X44Y132        LUT6 (Prop_lut6_I3_O)        0.122     7.749 r  u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[27].tc_srl_reg/slaveRegDo_mux_5[5]_i_1/O
                         net (fo=1, routed)           0.000     7.749    u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[27].tc_srl_reg_n_10
    SLICE_X44Y132        FDRE                                         r  u_ila_1/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_5_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfbout_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E19                                               0.000    50.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000    50.000    doc_brown/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    50.851 r  doc_brown/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    51.837    doc_brown/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -6.020    45.817 r  doc_brown/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.352    47.169    doc_brown/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    47.252 r  doc_brown/inst/clkf_buf/O
                         net (fo=6849, routed)        1.404    48.656    u_ila_1/inst/ila_core_inst/u_ila_regs/s_dclk
    SLICE_X44Y132        FDRE                                         r  u_ila_1/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_5_reg[5]/C
                         clock pessimism             -0.648    48.008    
                         clock uncertainty           -0.108    47.900    
    SLICE_X44Y132        FDRE (Setup_fdre_C_D)        0.034    47.934    u_ila_1/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_5_reg[5]
  -------------------------------------------------------------------
                         required time                         47.934    
                         arrival time                          -7.749    
  -------------------------------------------------------------------
                         slack                                 40.185    

Slack (MET) :             40.274ns  (required time - arrival time)
  Source:                 u_ila_1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkfbout_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_ila_1/inst/ila_core_inst/xsdb_memory_read_inst/read_en_reg/D
                            (rising edge-triggered cell FDRE clocked by clkfbout_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clkfbout_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkfbout_clk_wiz_0 rise@50.000ns - clkfbout_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.554ns  (logic 0.574ns (6.008%)  route 8.980ns (93.992%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 48.585 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.965ns
    Clock Pessimism Removal (CPR):    -0.648ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    doc_brown/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  doc_brown/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    doc_brown/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.073    -5.038 r  doc_brown/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.461    -3.577    doc_brown/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  doc_brown/inst/clkf_buf/O
                         net (fo=6849, routed)        1.519    -1.965    u_ila_1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X52Y120        FDRE                                         r  u_ila_1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y120        FDRE (Prop_fdre_C_Q)         0.236    -1.729 r  u_ila_1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[7]/Q
                         net (fo=70, routed)          6.921     5.192    u_ila_1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE_n_13
    SLICE_X56Y143        LUT5 (Prop_lut5_I1_O)        0.123     5.315 r  u_ila_1/inst/ila_core_inst/u_ila_regs/current_state[6]_i_6/O
                         net (fo=4, routed)           0.451     5.766    u_ila_1/inst/ila_core_inst/u_ila_regs/current_state[6]_i_6_n_0
    SLICE_X59Y142        LUT6 (Prop_lut6_I3_O)        0.043     5.809 r  u_ila_1/inst/ila_core_inst/u_ila_regs/read_en_i_19/O
                         net (fo=1, routed)           0.556     6.365    u_ila_1/inst/ila_core_inst/xsdb_memory_read_inst/G_1PIPE_IFACE.s_daddr_r_reg[11]_0
    SLICE_X62Y142        LUT6 (Prop_lut6_I4_O)        0.043     6.408 f  u_ila_1/inst/ila_core_inst/xsdb_memory_read_inst/read_en_i_10/O
                         net (fo=1, routed)           0.336     6.744    u_ila_1/inst/ila_core_inst/xsdb_memory_read_inst/read_en_i_10_n_0
    SLICE_X62Y143        LUT6 (Prop_lut6_I5_O)        0.043     6.787 r  u_ila_1/inst/ila_core_inst/xsdb_memory_read_inst/read_en_i_5/O
                         net (fo=1, routed)           0.438     7.225    u_ila_1/inst/ila_core_inst/xsdb_memory_read_inst/read_en_i_5_n_0
    SLICE_X63Y143        LUT6 (Prop_lut6_I0_O)        0.043     7.268 r  u_ila_1/inst/ila_core_inst/xsdb_memory_read_inst/read_en_i_3/O
                         net (fo=2, routed)           0.277     7.546    u_ila_1/inst/ila_core_inst/xsdb_memory_read_inst/read_en_0
    SLICE_X65Y141        LUT3 (Prop_lut3_I1_O)        0.043     7.589 r  u_ila_1/inst/ila_core_inst/xsdb_memory_read_inst/read_en_i_1/O
                         net (fo=1, routed)           0.000     7.589    u_ila_1/inst/ila_core_inst/xsdb_memory_read_inst/read_en_i_1_n_0
    SLICE_X65Y141        FDRE                                         r  u_ila_1/inst/ila_core_inst/xsdb_memory_read_inst/read_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfbout_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E19                                               0.000    50.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000    50.000    doc_brown/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    50.851 r  doc_brown/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    51.837    doc_brown/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -6.020    45.817 r  doc_brown/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.352    47.169    doc_brown/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    47.252 r  doc_brown/inst/clkf_buf/O
                         net (fo=6849, routed)        1.333    48.585    u_ila_1/inst/ila_core_inst/xsdb_memory_read_inst/s_dclk
    SLICE_X65Y141        FDRE                                         r  u_ila_1/inst/ila_core_inst/xsdb_memory_read_inst/read_en_reg/C
                         clock pessimism             -0.648    47.937    
                         clock uncertainty           -0.108    47.829    
    SLICE_X65Y141        FDRE (Setup_fdre_C_D)        0.034    47.863    u_ila_1/inst/ila_core_inst/xsdb_memory_read_inst/read_en_reg
  -------------------------------------------------------------------
                         required time                         47.863    
                         arrival time                          -7.589    
  -------------------------------------------------------------------
                         slack                                 40.274    

Slack (MET) :             40.298ns  (required time - arrival time)
  Source:                 u_ila_1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkfbout_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/current_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkfbout_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clkfbout_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkfbout_clk_wiz_0 rise@50.000ns - clkfbout_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.606ns  (logic 0.448ns (4.664%)  route 9.158ns (95.336%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 48.654 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.972ns
    Clock Pessimism Removal (CPR):    -0.648ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    doc_brown/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  doc_brown/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    doc_brown/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.073    -5.038 r  doc_brown/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.461    -3.577    doc_brown/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  doc_brown/inst/clkf_buf/O
                         net (fo=6849, routed)        1.512    -1.972    u_ila_1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X54Y123        FDRE                                         r  u_ila_1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y123        FDRE (Prop_fdre_C_Q)         0.236    -1.736 r  u_ila_1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/Q
                         net (fo=271, routed)         8.508     6.771    u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/s_daddr_o[2]
    SLICE_X46Y122        LUT6 (Prop_lut6_I1_O)        0.126     6.897 r  u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/current_state[3]_i_7__4/O
                         net (fo=1, routed)           0.363     7.260    u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/current_state[3]_i_7__4_n_0
    SLICE_X46Y122        LUT2 (Prop_lut2_I0_O)        0.043     7.303 r  u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/current_state[3]_i_6__4/O
                         net (fo=3, routed)           0.288     7.591    u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/current_state[3]_i_6__4_n_0
    SLICE_X44Y120        LUT6 (Prop_lut6_I0_O)        0.043     7.634 r  u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/current_state[0]_i_1__5/O
                         net (fo=1, routed)           0.000     7.634    u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/next_state[0]
    SLICE_X44Y120        FDRE                                         r  u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfbout_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E19                                               0.000    50.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000    50.000    doc_brown/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    50.851 r  doc_brown/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    51.837    doc_brown/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -6.020    45.817 r  doc_brown/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.352    47.169    doc_brown/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    47.252 r  doc_brown/inst/clkf_buf/O
                         net (fo=6849, routed)        1.402    48.654    u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/UNCONN_IN
    SLICE_X44Y120        FDRE                                         r  u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/current_state_reg[0]/C
                         clock pessimism             -0.648    48.006    
                         clock uncertainty           -0.108    47.898    
    SLICE_X44Y120        FDRE (Setup_fdre_C_D)        0.034    47.932    u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         47.932    
                         arrival time                          -7.634    
  -------------------------------------------------------------------
                         slack                                 40.298    

Slack (MET) :             40.300ns  (required time - arrival time)
  Source:                 u_ila_1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkfbout_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/current_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkfbout_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clkfbout_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkfbout_clk_wiz_0 rise@50.000ns - clkfbout_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.604ns  (logic 0.448ns (4.665%)  route 9.156ns (95.335%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 48.654 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.972ns
    Clock Pessimism Removal (CPR):    -0.648ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    doc_brown/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  doc_brown/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    doc_brown/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.073    -5.038 r  doc_brown/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.461    -3.577    doc_brown/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  doc_brown/inst/clkf_buf/O
                         net (fo=6849, routed)        1.512    -1.972    u_ila_1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X54Y123        FDRE                                         r  u_ila_1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y123        FDRE (Prop_fdre_C_Q)         0.236    -1.736 f  u_ila_1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/Q
                         net (fo=271, routed)         8.508     6.771    u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/s_daddr_o[2]
    SLICE_X46Y122        LUT6 (Prop_lut6_I1_O)        0.126     6.897 f  u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/current_state[3]_i_7__4/O
                         net (fo=1, routed)           0.363     7.260    u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/current_state[3]_i_7__4_n_0
    SLICE_X46Y122        LUT2 (Prop_lut2_I0_O)        0.043     7.303 f  u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/current_state[3]_i_6__4/O
                         net (fo=3, routed)           0.286     7.589    u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/current_state[3]_i_6__4_n_0
    SLICE_X44Y120        LUT6 (Prop_lut6_I5_O)        0.043     7.632 r  u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/current_state[3]_i_1__5/O
                         net (fo=1, routed)           0.000     7.632    u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/next_state[3]
    SLICE_X44Y120        FDRE                                         r  u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/current_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfbout_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E19                                               0.000    50.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000    50.000    doc_brown/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    50.851 r  doc_brown/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    51.837    doc_brown/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -6.020    45.817 r  doc_brown/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.352    47.169    doc_brown/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    47.252 r  doc_brown/inst/clkf_buf/O
                         net (fo=6849, routed)        1.402    48.654    u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/UNCONN_IN
    SLICE_X44Y120        FDRE                                         r  u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/current_state_reg[3]/C
                         clock pessimism             -0.648    48.006    
                         clock uncertainty           -0.108    47.898    
    SLICE_X44Y120        FDRE (Setup_fdre_C_D)        0.034    47.932    u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/current_state_reg[3]
  -------------------------------------------------------------------
                         required time                         47.932    
                         arrival time                          -7.632    
  -------------------------------------------------------------------
                         slack                                 40.300    

Slack (MET) :             40.304ns  (required time - arrival time)
  Source:                 u_ila_1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkfbout_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_ila_1/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clkfbout_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clkfbout_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkfbout_clk_wiz_0 rise@50.000ns - clkfbout_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.290ns  (logic 0.574ns (6.178%)  route 8.716ns (93.822%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 48.586 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.965ns
    Clock Pessimism Removal (CPR):    -0.648ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    doc_brown/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  doc_brown/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    doc_brown/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.073    -5.038 r  doc_brown/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.461    -3.577    doc_brown/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  doc_brown/inst/clkf_buf/O
                         net (fo=6849, routed)        1.519    -1.965    u_ila_1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X52Y120        FDRE                                         r  u_ila_1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y120        FDRE (Prop_fdre_C_Q)         0.236    -1.729 f  u_ila_1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[7]/Q
                         net (fo=70, routed)          6.921     5.192    u_ila_1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE_n_13
    SLICE_X56Y143        LUT5 (Prop_lut5_I1_O)        0.123     5.315 f  u_ila_1/inst/ila_core_inst/u_ila_regs/current_state[6]_i_6/O
                         net (fo=4, routed)           0.369     5.684    u_ila_1/inst/ila_core_inst/u_ila_regs/current_state[6]_i_6_n_0
    SLICE_X58Y142        LUT6 (Prop_lut6_I2_O)        0.043     5.727 r  u_ila_1/inst/ila_core_inst/u_ila_regs/current_state[4]_i_2/O
                         net (fo=3, routed)           0.440     6.167    u_ila_1/inst/ila_core_inst/xsdb_memory_read_inst/G_1PIPE_IFACE.s_daddr_r_reg[1]
    SLICE_X65Y143        LUT6 (Prop_lut6_I0_O)        0.043     6.210 r  u_ila_1/inst/ila_core_inst/xsdb_memory_read_inst/current_state[4]_i_1/O
                         net (fo=6, routed)           0.382     6.591    u_ila_1/inst/ila_core_inst/xsdb_memory_read_inst/next_state[4]
    SLICE_X64Y141        LUT3 (Prop_lut3_I1_O)        0.043     6.634 f  u_ila_1/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_7/O
                         net (fo=1, routed)           0.189     6.823    u_ila_1/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_7_n_0
    SLICE_X64Y142        LUT6 (Prop_lut6_I0_O)        0.043     6.866 r  u_ila_1/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_3/O
                         net (fo=1, routed)           0.106     6.972    u_ila_1/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_3_n_0
    SLICE_X64Y142        LUT6 (Prop_lut6_I0_O)        0.043     7.015 r  u_ila_1/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_1/O
                         net (fo=10, routed)          0.310     7.325    u_ila_1/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_1_n_0
    SLICE_X61Y143        FDRE                                         r  u_ila_1/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkfbout_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E19                                               0.000    50.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000    50.000    doc_brown/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    50.851 r  doc_brown/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    51.837    doc_brown/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -6.020    45.817 r  doc_brown/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.352    47.169    doc_brown/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    47.252 r  doc_brown/inst/clkf_buf/O
                         net (fo=6849, routed)        1.334    48.586    u_ila_1/inst/ila_core_inst/xsdb_memory_read_inst/s_dclk
    SLICE_X61Y143        FDRE                                         r  u_ila_1/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[0]/C
                         clock pessimism             -0.648    47.938    
                         clock uncertainty           -0.108    47.830    
    SLICE_X61Y143        FDRE (Setup_fdre_C_CE)      -0.201    47.629    u_ila_1/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[0]
  -------------------------------------------------------------------
                         required time                         47.629    
                         arrival time                          -7.325    
  -------------------------------------------------------------------
                         slack                                 40.304    

Slack (MET) :             40.304ns  (required time - arrival time)
  Source:                 u_ila_1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkfbout_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_ila_1/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clkfbout_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clkfbout_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkfbout_clk_wiz_0 rise@50.000ns - clkfbout_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.290ns  (logic 0.574ns (6.178%)  route 8.716ns (93.822%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 48.586 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.965ns
    Clock Pessimism Removal (CPR):    -0.648ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    doc_brown/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  doc_brown/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    doc_brown/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.073    -5.038 r  doc_brown/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.461    -3.577    doc_brown/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  doc_brown/inst/clkf_buf/O
                         net (fo=6849, routed)        1.519    -1.965    u_ila_1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X52Y120        FDRE                                         r  u_ila_1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y120        FDRE (Prop_fdre_C_Q)         0.236    -1.729 f  u_ila_1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[7]/Q
                         net (fo=70, routed)          6.921     5.192    u_ila_1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE_n_13
    SLICE_X56Y143        LUT5 (Prop_lut5_I1_O)        0.123     5.315 f  u_ila_1/inst/ila_core_inst/u_ila_regs/current_state[6]_i_6/O
                         net (fo=4, routed)           0.369     5.684    u_ila_1/inst/ila_core_inst/u_ila_regs/current_state[6]_i_6_n_0
    SLICE_X58Y142        LUT6 (Prop_lut6_I2_O)        0.043     5.727 r  u_ila_1/inst/ila_core_inst/u_ila_regs/current_state[4]_i_2/O
                         net (fo=3, routed)           0.440     6.167    u_ila_1/inst/ila_core_inst/xsdb_memory_read_inst/G_1PIPE_IFACE.s_daddr_r_reg[1]
    SLICE_X65Y143        LUT6 (Prop_lut6_I0_O)        0.043     6.210 r  u_ila_1/inst/ila_core_inst/xsdb_memory_read_inst/current_state[4]_i_1/O
                         net (fo=6, routed)           0.382     6.591    u_ila_1/inst/ila_core_inst/xsdb_memory_read_inst/next_state[4]
    SLICE_X64Y141        LUT3 (Prop_lut3_I1_O)        0.043     6.634 f  u_ila_1/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_7/O
                         net (fo=1, routed)           0.189     6.823    u_ila_1/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_7_n_0
    SLICE_X64Y142        LUT6 (Prop_lut6_I0_O)        0.043     6.866 r  u_ila_1/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_3/O
                         net (fo=1, routed)           0.106     6.972    u_ila_1/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_3_n_0
    SLICE_X64Y142        LUT6 (Prop_lut6_I0_O)        0.043     7.015 r  u_ila_1/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_1/O
                         net (fo=10, routed)          0.310     7.325    u_ila_1/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_1_n_0
    SLICE_X61Y143        FDRE                                         r  u_ila_1/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkfbout_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E19                                               0.000    50.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000    50.000    doc_brown/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    50.851 r  doc_brown/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    51.837    doc_brown/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -6.020    45.817 r  doc_brown/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.352    47.169    doc_brown/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    47.252 r  doc_brown/inst/clkf_buf/O
                         net (fo=6849, routed)        1.334    48.586    u_ila_1/inst/ila_core_inst/xsdb_memory_read_inst/s_dclk
    SLICE_X61Y143        FDRE                                         r  u_ila_1/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[4]/C
                         clock pessimism             -0.648    47.938    
                         clock uncertainty           -0.108    47.830    
    SLICE_X61Y143        FDRE (Setup_fdre_C_CE)      -0.201    47.629    u_ila_1/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[4]
  -------------------------------------------------------------------
                         required time                         47.629    
                         arrival time                          -7.325    
  -------------------------------------------------------------------
                         slack                                 40.304    

Slack (MET) :             40.304ns  (required time - arrival time)
  Source:                 u_ila_1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkfbout_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_ila_1/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clkfbout_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clkfbout_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkfbout_clk_wiz_0 rise@50.000ns - clkfbout_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.290ns  (logic 0.574ns (6.178%)  route 8.716ns (93.822%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 48.586 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.965ns
    Clock Pessimism Removal (CPR):    -0.648ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    doc_brown/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  doc_brown/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    doc_brown/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.073    -5.038 r  doc_brown/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.461    -3.577    doc_brown/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  doc_brown/inst/clkf_buf/O
                         net (fo=6849, routed)        1.519    -1.965    u_ila_1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X52Y120        FDRE                                         r  u_ila_1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y120        FDRE (Prop_fdre_C_Q)         0.236    -1.729 f  u_ila_1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[7]/Q
                         net (fo=70, routed)          6.921     5.192    u_ila_1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE_n_13
    SLICE_X56Y143        LUT5 (Prop_lut5_I1_O)        0.123     5.315 f  u_ila_1/inst/ila_core_inst/u_ila_regs/current_state[6]_i_6/O
                         net (fo=4, routed)           0.369     5.684    u_ila_1/inst/ila_core_inst/u_ila_regs/current_state[6]_i_6_n_0
    SLICE_X58Y142        LUT6 (Prop_lut6_I2_O)        0.043     5.727 r  u_ila_1/inst/ila_core_inst/u_ila_regs/current_state[4]_i_2/O
                         net (fo=3, routed)           0.440     6.167    u_ila_1/inst/ila_core_inst/xsdb_memory_read_inst/G_1PIPE_IFACE.s_daddr_r_reg[1]
    SLICE_X65Y143        LUT6 (Prop_lut6_I0_O)        0.043     6.210 r  u_ila_1/inst/ila_core_inst/xsdb_memory_read_inst/current_state[4]_i_1/O
                         net (fo=6, routed)           0.382     6.591    u_ila_1/inst/ila_core_inst/xsdb_memory_read_inst/next_state[4]
    SLICE_X64Y141        LUT3 (Prop_lut3_I1_O)        0.043     6.634 f  u_ila_1/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_7/O
                         net (fo=1, routed)           0.189     6.823    u_ila_1/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_7_n_0
    SLICE_X64Y142        LUT6 (Prop_lut6_I0_O)        0.043     6.866 r  u_ila_1/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_3/O
                         net (fo=1, routed)           0.106     6.972    u_ila_1/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_3_n_0
    SLICE_X64Y142        LUT6 (Prop_lut6_I0_O)        0.043     7.015 r  u_ila_1/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_1/O
                         net (fo=10, routed)          0.310     7.325    u_ila_1/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_1_n_0
    SLICE_X61Y143        FDRE                                         r  u_ila_1/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkfbout_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E19                                               0.000    50.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000    50.000    doc_brown/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    50.851 r  doc_brown/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    51.837    doc_brown/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -6.020    45.817 r  doc_brown/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.352    47.169    doc_brown/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    47.252 r  doc_brown/inst/clkf_buf/O
                         net (fo=6849, routed)        1.334    48.586    u_ila_1/inst/ila_core_inst/xsdb_memory_read_inst/s_dclk
    SLICE_X61Y143        FDRE                                         r  u_ila_1/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[5]/C
                         clock pessimism             -0.648    47.938    
                         clock uncertainty           -0.108    47.830    
    SLICE_X61Y143        FDRE (Setup_fdre_C_CE)      -0.201    47.629    u_ila_1/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[5]
  -------------------------------------------------------------------
                         required time                         47.629    
                         arrival time                          -7.325    
  -------------------------------------------------------------------
                         slack                                 40.304    

Slack (MET) :             40.313ns  (required time - arrival time)
  Source:                 u_ila_1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkfbout_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/current_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkfbout_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clkfbout_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkfbout_clk_wiz_0 rise@50.000ns - clkfbout_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.589ns  (logic 0.448ns (4.672%)  route 9.141ns (95.328%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.348ns = ( 48.652 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.972ns
    Clock Pessimism Removal (CPR):    -0.648ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    doc_brown/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  doc_brown/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    doc_brown/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.073    -5.038 r  doc_brown/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.461    -3.577    doc_brown/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  doc_brown/inst/clkf_buf/O
                         net (fo=6849, routed)        1.512    -1.972    u_ila_1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X54Y123        FDRE                                         r  u_ila_1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y123        FDRE (Prop_fdre_C_Q)         0.236    -1.736 f  u_ila_1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/Q
                         net (fo=271, routed)         8.508     6.771    u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/s_daddr_o[2]
    SLICE_X46Y122        LUT6 (Prop_lut6_I1_O)        0.126     6.897 f  u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/current_state[3]_i_7__4/O
                         net (fo=1, routed)           0.363     7.260    u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/current_state[3]_i_7__4_n_0
    SLICE_X46Y122        LUT2 (Prop_lut2_I0_O)        0.043     7.303 f  u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/current_state[3]_i_6__4/O
                         net (fo=3, routed)           0.271     7.574    u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/current_state[3]_i_6__4_n_0
    SLICE_X44Y121        LUT6 (Prop_lut6_I4_O)        0.043     7.617 r  u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/current_state[1]_i_1__6/O
                         net (fo=1, routed)           0.000     7.617    u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/next_state[1]
    SLICE_X44Y121        FDRE                                         r  u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfbout_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E19                                               0.000    50.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000    50.000    doc_brown/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    50.851 r  doc_brown/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    51.837    doc_brown/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -6.020    45.817 r  doc_brown/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.352    47.169    doc_brown/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    47.252 r  doc_brown/inst/clkf_buf/O
                         net (fo=6849, routed)        1.400    48.652    u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/UNCONN_IN
    SLICE_X44Y121        FDRE                                         r  u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/current_state_reg[1]/C
                         clock pessimism             -0.648    48.004    
                         clock uncertainty           -0.108    47.896    
    SLICE_X44Y121        FDRE (Setup_fdre_C_D)        0.034    47.930    u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         47.930    
                         arrival time                          -7.617    
  -------------------------------------------------------------------
                         slack                                 40.313    

Slack (MET) :             40.326ns  (required time - arrival time)
  Source:                 u_ila_1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_den_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clkfbout_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_ila_1/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clkfbout_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clkfbout_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkfbout_clk_wiz_0 rise@50.000ns - clkfbout_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.030ns  (logic 0.309ns (3.422%)  route 8.721ns (96.578%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.335ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.582ns = ( 48.418 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.970ns
    Clock Pessimism Removal (CPR):    -0.723ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    doc_brown/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  doc_brown/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    doc_brown/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.073    -5.038 r  doc_brown/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.461    -3.577    doc_brown/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  doc_brown/inst/clkf_buf/O
                         net (fo=6849, routed)        1.514    -1.970    u_ila_1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X55Y122        FDRE                                         r  u_ila_1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_den_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y122        FDRE (Prop_fdre_C_Q)         0.223    -1.747 r  u_ila_1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_den_r_reg/Q
                         net (fo=205, routed)         7.269     5.522    u_ila_1/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/E[0]
    SLICE_X46Y153        LUT6 (Prop_lut6_I2_O)        0.043     5.565 r  u_ila_1/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_3__7/O
                         net (fo=1, routed)           0.105     5.670    u_ila_1/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_3__7_n_0
    SLICE_X46Y153        LUT5 (Prop_lut5_I4_O)        0.043     5.713 r  u_ila_1/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12/O
                         net (fo=16, routed)          1.346     7.059    u_ila_1/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0
    SLICE_X59Y154        FDRE                                         r  u_ila_1/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkfbout_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E19                                               0.000    50.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000    50.000    doc_brown/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    50.851 r  doc_brown/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    51.837    doc_brown/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -6.020    45.817 r  doc_brown/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.352    47.169    doc_brown/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    47.252 r  doc_brown/inst/clkf_buf/O
                         net (fo=6849, routed)        1.166    48.418    u_ila_1/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/UNCONN_IN
    SLICE_X59Y154        FDRE                                         r  u_ila_1/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[7]/C
                         clock pessimism             -0.723    47.695    
                         clock uncertainty           -0.108    47.587    
    SLICE_X59Y154        FDRE (Setup_fdre_C_CE)      -0.201    47.386    u_ila_1/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         47.386    
                         arrival time                          -7.059    
  -------------------------------------------------------------------
                         slack                                 40.326    

Slack (MET) :             40.326ns  (required time - arrival time)
  Source:                 u_ila_1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_den_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clkfbout_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_ila_1/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clkfbout_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clkfbout_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkfbout_clk_wiz_0 rise@50.000ns - clkfbout_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.030ns  (logic 0.309ns (3.422%)  route 8.721ns (96.578%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.335ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.582ns = ( 48.418 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.970ns
    Clock Pessimism Removal (CPR):    -0.723ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    doc_brown/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  doc_brown/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    doc_brown/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.073    -5.038 r  doc_brown/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.461    -3.577    doc_brown/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  doc_brown/inst/clkf_buf/O
                         net (fo=6849, routed)        1.514    -1.970    u_ila_1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X55Y122        FDRE                                         r  u_ila_1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_den_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y122        FDRE (Prop_fdre_C_Q)         0.223    -1.747 r  u_ila_1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_den_r_reg/Q
                         net (fo=205, routed)         7.269     5.522    u_ila_1/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/E[0]
    SLICE_X46Y153        LUT6 (Prop_lut6_I2_O)        0.043     5.565 r  u_ila_1/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_3__7/O
                         net (fo=1, routed)           0.105     5.670    u_ila_1/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_3__7_n_0
    SLICE_X46Y153        LUT5 (Prop_lut5_I4_O)        0.043     5.713 r  u_ila_1/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12/O
                         net (fo=16, routed)          1.346     7.059    u_ila_1/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0
    SLICE_X59Y154        FDRE                                         r  u_ila_1/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkfbout_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E19                                               0.000    50.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000    50.000    doc_brown/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    50.851 r  doc_brown/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    51.837    doc_brown/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -6.020    45.817 r  doc_brown/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.352    47.169    doc_brown/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    47.252 r  doc_brown/inst/clkf_buf/O
                         net (fo=6849, routed)        1.166    48.418    u_ila_1/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/UNCONN_IN
    SLICE_X59Y154        FDRE                                         r  u_ila_1/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[9]/C
                         clock pessimism             -0.723    47.695    
                         clock uncertainty           -0.108    47.587    
    SLICE_X59Y154        FDRE (Setup_fdre_C_CE)      -0.201    47.386    u_ila_1/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         47.386    
                         arrival time                          -7.059    
  -------------------------------------------------------------------
                         slack                                 40.326    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/BRAM_DATA_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clkfbout_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r2_0_63_15_17/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clkfbout_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clkfbout_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkfbout_clk_wiz_0 rise@0.000ns - clkfbout_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.100ns (47.832%)  route 0.109ns (52.168%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.415ns
    Source Clock Delay      (SCD):    -0.396ns
    Clock Pessimism Removal (CPR):    -0.053ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    doc_brown/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  doc_brown/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    doc_brown/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.734    -1.795 r  doc_brown/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.644    -1.151    doc_brown/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  doc_brown/inst/clkf_buf/O
                         net (fo=6849, routed)        0.729    -0.396    u_ila_0/inst/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/S_DCLK_O
    SLICE_X27Y112        FDRE                                         r  u_ila_0/inst/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/BRAM_DATA_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y112        FDRE (Prop_fdre_C_Q)         0.100    -0.296 r  u_ila_0/inst/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/BRAM_DATA_reg[15]/Q
                         net (fo=4, routed)           0.109    -0.187    u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r2_0_63_15_17/DIA
    SLICE_X28Y112        RAMD64E                                      r  u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r2_0_63_15_17/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    doc_brown/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  doc_brown/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    doc_brown/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.160    -2.089 r  doc_brown/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.693    -1.396    doc_brown/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  doc_brown/inst/clkf_buf/O
                         net (fo=6849, routed)        0.951    -0.415    u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r2_0_63_15_17/WCLK
    SLICE_X28Y112        RAMD64E                                      r  u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r2_0_63_15_17/RAMA/CLK
                         clock pessimism              0.053    -0.362    
    SLICE_X28Y112        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.131    -0.231    u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r2_0_63_15_17/RAMA
  -------------------------------------------------------------------
                         required time                          0.231    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 u_ila_1/inst/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/BRAM_DATA_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkfbout_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_ila_1/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r2_64_127_3_5/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clkfbout_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clkfbout_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkfbout_clk_wiz_0 rise@0.000ns - clkfbout_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.100ns (46.054%)  route 0.117ns (53.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.471ns
    Source Clock Delay      (SCD):    -0.448ns
    Clock Pessimism Removal (CPR):    -0.053ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    doc_brown/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  doc_brown/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    doc_brown/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.734    -1.795 r  doc_brown/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.644    -1.151    doc_brown/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  doc_brown/inst/clkf_buf/O
                         net (fo=6849, routed)        0.677    -0.448    u_ila_1/inst/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/S_DCLK_O
    SLICE_X51Y138        FDRE                                         r  u_ila_1/inst/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/BRAM_DATA_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y138        FDRE (Prop_fdre_C_Q)         0.100    -0.348 r  u_ila_1/inst/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/BRAM_DATA_reg[4]/Q
                         net (fo=4, routed)           0.117    -0.231    u_ila_1/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r2_64_127_3_5/DIB
    SLICE_X52Y138        RAMD64E                                      r  u_ila_1/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r2_64_127_3_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    doc_brown/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  doc_brown/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    doc_brown/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.160    -2.089 r  doc_brown/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.693    -1.396    doc_brown/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  doc_brown/inst/clkf_buf/O
                         net (fo=6849, routed)        0.895    -0.471    u_ila_1/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r2_64_127_3_5/WCLK
    SLICE_X52Y138        RAMD64E                                      r  u_ila_1/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r2_64_127_3_5/RAMB/CLK
                         clock pessimism              0.053    -0.418    
    SLICE_X52Y138        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.132    -0.286    u_ila_1/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r2_64_127_3_5/RAMB
  -------------------------------------------------------------------
                         required time                          0.286    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/BRAM_DATA_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkfbout_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r2_64_127_6_8/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clkfbout_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clkfbout_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkfbout_clk_wiz_0 rise@0.000ns - clkfbout_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.100ns (49.434%)  route 0.102ns (50.566%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.413ns
    Source Clock Delay      (SCD):    -0.395ns
    Clock Pessimism Removal (CPR):    -0.032ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    doc_brown/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  doc_brown/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    doc_brown/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.734    -1.795 r  doc_brown/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.644    -1.151    doc_brown/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  doc_brown/inst/clkf_buf/O
                         net (fo=6849, routed)        0.730    -0.395    u_ila_0/inst/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/S_DCLK_O
    SLICE_X31Y110        FDRE                                         r  u_ila_0/inst/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/BRAM_DATA_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y110        FDRE (Prop_fdre_C_Q)         0.100    -0.295 r  u_ila_0/inst/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/BRAM_DATA_reg[6]/Q
                         net (fo=4, routed)           0.102    -0.193    u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r2_64_127_6_8/DIA
    SLICE_X30Y111        RAMD64E                                      r  u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r2_64_127_6_8/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    doc_brown/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  doc_brown/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    doc_brown/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.160    -2.089 r  doc_brown/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.693    -1.396    doc_brown/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  doc_brown/inst/clkf_buf/O
                         net (fo=6849, routed)        0.953    -0.413    u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r2_64_127_6_8/WCLK
    SLICE_X30Y111        RAMD64E                                      r  u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r2_64_127_6_8/RAMA/CLK
                         clock pessimism              0.032    -0.381    
    SLICE_X30Y111        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.131    -0.250    u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r2_64_127_6_8/RAMA
  -------------------------------------------------------------------
                         required time                          0.250    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 u_ila_1/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[0].cnt_srl_reg/current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkfbout_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_ila_1/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[0].cnt_srl_reg/shadow_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clkfbout_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clkfbout_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkfbout_clk_wiz_0 rise@0.000ns - clkfbout_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.128ns (33.176%)  route 0.258ns (66.824%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.412ns
    Source Clock Delay      (SCD):    -0.445ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    doc_brown/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  doc_brown/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    doc_brown/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.734    -1.795 r  doc_brown/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.644    -1.151    doc_brown/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  doc_brown/inst/clkf_buf/O
                         net (fo=6849, routed)        0.680    -0.445    u_ila_1/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[0].cnt_srl_reg/UNCONN_IN
    SLICE_X33Y150        FDRE                                         r  u_ila_1/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[0].cnt_srl_reg/current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y150        FDRE (Prop_fdre_C_Q)         0.100    -0.345 r  u_ila_1/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[0].cnt_srl_reg/current_state_reg[2]/Q
                         net (fo=22, routed)          0.258    -0.087    u_ila_1/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[0].cnt_srl_reg/current_state[2]
    SLICE_X35Y149        LUT5 (Prop_lut5_I3_O)        0.028    -0.059 r  u_ila_1/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[0].cnt_srl_reg/shadow[9]_i_1__37/O
                         net (fo=1, routed)           0.000    -0.059    u_ila_1/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[0].cnt_srl_reg/shadow[9]_i_1__37_n_0
    SLICE_X35Y149        FDRE                                         r  u_ila_1/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[0].cnt_srl_reg/shadow_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    doc_brown/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  doc_brown/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    doc_brown/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.160    -2.089 r  doc_brown/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.693    -1.396    doc_brown/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  doc_brown/inst/clkf_buf/O
                         net (fo=6849, routed)        0.954    -0.412    u_ila_1/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[0].cnt_srl_reg/UNCONN_IN
    SLICE_X35Y149        FDRE                                         r  u_ila_1/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[0].cnt_srl_reg/shadow_reg[9]/C
                         clock pessimism              0.233    -0.179    
    SLICE_X35Y149        FDRE (Hold_fdre_C_D)         0.061    -0.118    u_ila_1/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[0].cnt_srl_reg/shadow_reg[9]
  -------------------------------------------------------------------
                         required time                          0.118    
                         arrival time                          -0.059    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/parallel_dout_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clkfbout_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_ila_1/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_4_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clkfbout_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clkfbout_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkfbout_clk_wiz_0 rise@0.000ns - clkfbout_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.155ns (39.585%)  route 0.237ns (60.415%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.468ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    doc_brown/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  doc_brown/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    doc_brown/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.734    -1.795 r  doc_brown/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.644    -1.151    doc_brown/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  doc_brown/inst/clkf_buf/O
                         net (fo=6849, routed)        0.625    -0.500    u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/UNCONN_IN
    SLICE_X53Y150        FDRE                                         r  u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/parallel_dout_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y150        FDRE (Prop_fdre_C_Q)         0.091    -0.409 r  u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/parallel_dout_reg[9]/Q
                         net (fo=2, routed)           0.237    -0.172    u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/parallel_dout_reg[15]_0[9]
    SLICE_X53Y148        LUT6 (Prop_lut6_I3_O)        0.064    -0.108 r  u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/slaveRegDo_mux_4[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.108    u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg_n_6
    SLICE_X53Y148        FDRE                                         r  u_ila_1/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_4_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    doc_brown/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  doc_brown/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    doc_brown/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.160    -2.089 r  doc_brown/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.693    -1.396    doc_brown/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  doc_brown/inst/clkf_buf/O
                         net (fo=6849, routed)        0.898    -0.468    u_ila_1/inst/ila_core_inst/u_ila_regs/s_dclk
    SLICE_X53Y148        FDRE                                         r  u_ila_1/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_4_reg[9]/C
                         clock pessimism              0.233    -0.235    
    SLICE_X53Y148        FDRE (Hold_fdre_C_D)         0.061    -0.174    u_ila_1/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_4_reg[9]
  -------------------------------------------------------------------
                         required time                          0.174    
                         arrival time                          -0.108    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/BRAM_DATA_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkfbout_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r2_0_63_0_2/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by clkfbout_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clkfbout_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkfbout_clk_wiz_0 rise@0.000ns - clkfbout_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.100ns (47.303%)  route 0.111ns (52.697%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.413ns
    Source Clock Delay      (SCD):    -0.395ns
    Clock Pessimism Removal (CPR):    -0.032ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    doc_brown/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  doc_brown/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    doc_brown/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.734    -1.795 r  doc_brown/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.644    -1.151    doc_brown/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  doc_brown/inst/clkf_buf/O
                         net (fo=6849, routed)        0.730    -0.395    u_ila_0/inst/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/S_DCLK_O
    SLICE_X25Y110        FDRE                                         r  u_ila_0/inst/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/BRAM_DATA_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y110        FDRE (Prop_fdre_C_Q)         0.100    -0.295 r  u_ila_0/inst/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/BRAM_DATA_reg[2]/Q
                         net (fo=4, routed)           0.111    -0.184    u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r2_0_63_0_2/DIC
    SLICE_X26Y111        RAMD64E                                      r  u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r2_0_63_0_2/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    doc_brown/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  doc_brown/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    doc_brown/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.160    -2.089 r  doc_brown/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.693    -1.396    doc_brown/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  doc_brown/inst/clkf_buf/O
                         net (fo=6849, routed)        0.953    -0.413    u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r2_0_63_0_2/WCLK
    SLICE_X26Y111        RAMD64E                                      r  u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r2_0_63_0_2/RAMC/CLK
                         clock pessimism              0.032    -0.381    
    SLICE_X26Y111        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.129    -0.252    u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r2_0_63_0_2/RAMC
  -------------------------------------------------------------------
                         required time                          0.252    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/bram_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkfbout_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_64_127_12_14/RAMA/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clkfbout_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clkfbout_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkfbout_clk_wiz_0 rise@0.000ns - clkfbout_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.091ns (33.467%)  route 0.181ns (66.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.412ns
    Source Clock Delay      (SCD):    -0.394ns
    Clock Pessimism Removal (CPR):    -0.032ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    doc_brown/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  doc_brown/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    doc_brown/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.734    -1.795 r  doc_brown/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.644    -1.151    doc_brown/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  doc_brown/inst/clkf_buf/O
                         net (fo=6849, routed)        0.731    -0.394    u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/S_DCLK_O
    SLICE_X29Y107        FDRE                                         r  u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/bram_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y107        FDRE (Prop_fdre_C_Q)         0.091    -0.303 r  u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/bram_addr_reg[3]/Q
                         net (fo=164, routed)         0.181    -0.122    u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_64_127_12_14/ADDRD3
    SLICE_X28Y108        RAMD64E                                      r  u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_64_127_12_14/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    doc_brown/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  doc_brown/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    doc_brown/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.160    -2.089 r  doc_brown/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.693    -1.396    doc_brown/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  doc_brown/inst/clkf_buf/O
                         net (fo=6849, routed)        0.954    -0.412    u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_64_127_12_14/WCLK
    SLICE_X28Y108        RAMD64E                                      r  u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_64_127_12_14/RAMA/CLK
                         clock pessimism              0.032    -0.380    
    SLICE_X28Y108        RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.187    -0.193    u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_64_127_12_14/RAMA
  -------------------------------------------------------------------
                         required time                          0.193    
                         arrival time                          -0.122    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/bram_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkfbout_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_64_127_12_14/RAMB/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clkfbout_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clkfbout_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkfbout_clk_wiz_0 rise@0.000ns - clkfbout_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.091ns (33.467%)  route 0.181ns (66.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.412ns
    Source Clock Delay      (SCD):    -0.394ns
    Clock Pessimism Removal (CPR):    -0.032ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    doc_brown/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  doc_brown/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    doc_brown/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.734    -1.795 r  doc_brown/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.644    -1.151    doc_brown/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  doc_brown/inst/clkf_buf/O
                         net (fo=6849, routed)        0.731    -0.394    u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/S_DCLK_O
    SLICE_X29Y107        FDRE                                         r  u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/bram_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y107        FDRE (Prop_fdre_C_Q)         0.091    -0.303 r  u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/bram_addr_reg[3]/Q
                         net (fo=164, routed)         0.181    -0.122    u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_64_127_12_14/ADDRD3
    SLICE_X28Y108        RAMD64E                                      r  u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_64_127_12_14/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    doc_brown/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  doc_brown/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    doc_brown/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.160    -2.089 r  doc_brown/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.693    -1.396    doc_brown/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  doc_brown/inst/clkf_buf/O
                         net (fo=6849, routed)        0.954    -0.412    u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_64_127_12_14/WCLK
    SLICE_X28Y108        RAMD64E                                      r  u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_64_127_12_14/RAMB/CLK
                         clock pessimism              0.032    -0.380    
    SLICE_X28Y108        RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.187    -0.193    u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_64_127_12_14/RAMB
  -------------------------------------------------------------------
                         required time                          0.193    
                         arrival time                          -0.122    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/bram_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkfbout_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_64_127_12_14/RAMC/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clkfbout_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clkfbout_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkfbout_clk_wiz_0 rise@0.000ns - clkfbout_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.091ns (33.467%)  route 0.181ns (66.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.412ns
    Source Clock Delay      (SCD):    -0.394ns
    Clock Pessimism Removal (CPR):    -0.032ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    doc_brown/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  doc_brown/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    doc_brown/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.734    -1.795 r  doc_brown/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.644    -1.151    doc_brown/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  doc_brown/inst/clkf_buf/O
                         net (fo=6849, routed)        0.731    -0.394    u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/S_DCLK_O
    SLICE_X29Y107        FDRE                                         r  u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/bram_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y107        FDRE (Prop_fdre_C_Q)         0.091    -0.303 r  u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/bram_addr_reg[3]/Q
                         net (fo=164, routed)         0.181    -0.122    u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_64_127_12_14/ADDRD3
    SLICE_X28Y108        RAMD64E                                      r  u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_64_127_12_14/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    doc_brown/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  doc_brown/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    doc_brown/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.160    -2.089 r  doc_brown/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.693    -1.396    doc_brown/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  doc_brown/inst/clkf_buf/O
                         net (fo=6849, routed)        0.954    -0.412    u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_64_127_12_14/WCLK
    SLICE_X28Y108        RAMD64E                                      r  u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_64_127_12_14/RAMC/CLK
                         clock pessimism              0.032    -0.380    
    SLICE_X28Y108        RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.187    -0.193    u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_64_127_12_14/RAMC
  -------------------------------------------------------------------
                         required time                          0.193    
                         arrival time                          -0.122    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/bram_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkfbout_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_64_127_12_14/RAMD/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clkfbout_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clkfbout_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkfbout_clk_wiz_0 rise@0.000ns - clkfbout_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.091ns (33.467%)  route 0.181ns (66.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.412ns
    Source Clock Delay      (SCD):    -0.394ns
    Clock Pessimism Removal (CPR):    -0.032ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    doc_brown/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  doc_brown/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    doc_brown/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.734    -1.795 r  doc_brown/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.644    -1.151    doc_brown/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  doc_brown/inst/clkf_buf/O
                         net (fo=6849, routed)        0.731    -0.394    u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/S_DCLK_O
    SLICE_X29Y107        FDRE                                         r  u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/bram_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y107        FDRE (Prop_fdre_C_Q)         0.091    -0.303 r  u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/bram_addr_reg[3]/Q
                         net (fo=164, routed)         0.181    -0.122    u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_64_127_12_14/ADDRD3
    SLICE_X28Y108        RAMD64E                                      r  u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_64_127_12_14/RAMD/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    doc_brown/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  doc_brown/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    doc_brown/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.160    -2.089 r  doc_brown/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.693    -1.396    doc_brown/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  doc_brown/inst/clkf_buf/O
                         net (fo=6849, routed)        0.954    -0.412    u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_64_127_12_14/WCLK
    SLICE_X28Y108        RAMD64E                                      r  u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_64_127_12_14/RAMD/CLK
                         clock pessimism              0.032    -0.380    
    SLICE_X28Y108        RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.187    -0.193    u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_64_127_12_14/RAMD
  -------------------------------------------------------------------
                         required time                          0.193    
                         arrival time                          -0.122    
  -------------------------------------------------------------------
                         slack                                  0.071    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { doc_brown/inst/mmcm_adv_inst/CLKFBOUT }

Check Type        Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK   n/a            2.095         50.000      47.905     RAMB18_X1Y38     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK   n/a            2.095         50.000      47.905     RAMB18_X1Y38     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK   n/a            2.095         50.000      47.905     RAMB18_X4Y56     u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I               n/a            1.408         50.000      48.592     BUFGCTRL_X0Y16   doc_brown/inst/clkf_buf/I
Min Period        n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         50.000      48.929     MMCME2_ADV_X1Y5  doc_brown/inst/mmcm_adv_inst/CLKFBIN
Min Period        n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         50.000      48.929     MMCME2_ADV_X1Y5  doc_brown/inst/mmcm_adv_inst/CLKFBOUT
Min Period        n/a     FDRE/C               n/a            0.750         50.000      49.250     SLICE_X62Y124    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_reg[1]/C
Min Period        n/a     FDRE/C               n/a            0.750         50.000      49.250     SLICE_X70Y120    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_reg[1]/C
Min Period        n/a     FDRE/C               n/a            0.750         50.000      49.250     SLICE_X62Y127    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_reg[1]/C
Min Period        n/a     FDRE/C               n/a            0.750         50.000      49.250     SLICE_X62Y123    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[24]/C
Max Period        n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y5  doc_brown/inst/mmcm_adv_inst/CLKFBIN
Max Period        n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y5  doc_brown/inst/mmcm_adv_inst/CLKFBOUT
Low Pulse Width   Slow    RAMD64E/CLK          n/a            0.768         25.000      24.232     SLICE_X54Y139    u_ila_1/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_64_127_15_17/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK          n/a            0.768         25.000      24.232     SLICE_X54Y139    u_ila_1/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_64_127_15_17/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK          n/a            0.768         25.000      24.232     SLICE_X54Y139    u_ila_1/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_64_127_15_17/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK          n/a            0.768         25.000      24.232     SLICE_X54Y139    u_ila_1/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_64_127_15_17/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK          n/a            0.768         25.000      24.232     SLICE_X28Y112    u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r2_0_63_15_17/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK          n/a            0.768         25.000      24.232     SLICE_X28Y112    u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r2_0_63_15_17/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK          n/a            0.768         25.000      24.232     SLICE_X28Y112    u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r2_0_63_15_17/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK          n/a            0.768         25.000      24.232     SLICE_X28Y112    u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r2_0_63_15_17/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK          n/a            0.768         25.000      24.232     SLICE_X28Y111    u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r2_64_127_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK          n/a            0.768         25.000      24.232     SLICE_X28Y111    u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r2_64_127_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK           n/a            0.768         25.000      24.232     SLICE_X56Y121    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK           n/a            0.768         25.000      24.232     SLICE_X56Y121    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK           n/a            0.768         25.000      24.232     SLICE_X56Y121    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK           n/a            0.768         25.000      24.232     SLICE_X56Y121    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK           n/a            0.768         25.000      24.232     SLICE_X56Y121    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK           n/a            0.768         25.000      24.232     SLICE_X56Y121    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK           n/a            0.768         25.000      24.232     SLICE_X56Y121    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK           n/a            0.768         25.000      24.232     SLICE_X56Y121    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK           n/a            0.768         25.000      24.232     SLICE_X56Y121    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK           n/a            0.768         25.000      24.232     SLICE_X56Y121    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  To Clock:  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       26.886ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.079ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       14.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             26.886ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_bit_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        2.761ns  (logic 0.590ns (21.370%)  route 2.171ns (78.630%))
  Logic Levels:           4  (LUT1=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.972ns = ( 34.972 - 30.000 ) 
    Source Clock Delay      (SCD):    5.771ns
    Clock Pessimism Removal (CPR):    0.762ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           4.226     4.226    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.319 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         1.452     5.771    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X68Y121        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y121        FDCE (Prop_fdce_C_Q)         0.236     6.007 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/Q
                         net (fo=3, routed)           0.575     6.582    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCOMMAND_GRP[1]
    SLICE_X68Y121        LUT6 (Prop_lut6_I0_O)        0.126     6.708 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[2]_i_2/O
                         net (fo=9, routed)           0.287     6.995    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[2]_i_2_n_0
    SLICE_X66Y121        LUT6 (Prop_lut6_I0_O)        0.043     7.038 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[15]_i_2/O
                         net (fo=7, routed)           0.544     7.582    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[15][1]
    SLICE_X58Y121        LUT2 (Prop_lut2_I0_O)        0.051     7.633 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[15]_i_1/O
                         net (fo=18, routed)          0.446     8.079    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/E[0]
    SLICE_X58Y116        LUT1 (Prop_lut1_I0_O)        0.134     8.213 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_bit_count[3]_i_1/O
                         net (fo=4, routed)           0.319     8.532    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[17]_0[0]
    SLICE_X58Y116        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_bit_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.562    33.562    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    33.645 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         1.327    34.972    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/idrck
    SLICE_X58Y116        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_bit_count_reg[0]/C
                         clock pessimism              0.762    35.734    
                         clock uncertainty           -0.035    35.699    
    SLICE_X58Y116        FDRE (Setup_fdre_C_R)       -0.281    35.418    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_bit_count_reg[0]
  -------------------------------------------------------------------
                         required time                         35.418    
                         arrival time                          -8.532    
  -------------------------------------------------------------------
                         slack                                 26.886    

Slack (MET) :             26.886ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_bit_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        2.761ns  (logic 0.590ns (21.370%)  route 2.171ns (78.630%))
  Logic Levels:           4  (LUT1=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.972ns = ( 34.972 - 30.000 ) 
    Source Clock Delay      (SCD):    5.771ns
    Clock Pessimism Removal (CPR):    0.762ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           4.226     4.226    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.319 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         1.452     5.771    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X68Y121        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y121        FDCE (Prop_fdce_C_Q)         0.236     6.007 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/Q
                         net (fo=3, routed)           0.575     6.582    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCOMMAND_GRP[1]
    SLICE_X68Y121        LUT6 (Prop_lut6_I0_O)        0.126     6.708 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[2]_i_2/O
                         net (fo=9, routed)           0.287     6.995    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[2]_i_2_n_0
    SLICE_X66Y121        LUT6 (Prop_lut6_I0_O)        0.043     7.038 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[15]_i_2/O
                         net (fo=7, routed)           0.544     7.582    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[15][1]
    SLICE_X58Y121        LUT2 (Prop_lut2_I0_O)        0.051     7.633 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[15]_i_1/O
                         net (fo=18, routed)          0.446     8.079    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/E[0]
    SLICE_X58Y116        LUT1 (Prop_lut1_I0_O)        0.134     8.213 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_bit_count[3]_i_1/O
                         net (fo=4, routed)           0.319     8.532    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[17]_0[0]
    SLICE_X58Y116        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_bit_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.562    33.562    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    33.645 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         1.327    34.972    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/idrck
    SLICE_X58Y116        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_bit_count_reg[1]/C
                         clock pessimism              0.762    35.734    
                         clock uncertainty           -0.035    35.699    
    SLICE_X58Y116        FDRE (Setup_fdre_C_R)       -0.281    35.418    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_bit_count_reg[1]
  -------------------------------------------------------------------
                         required time                         35.418    
                         arrival time                          -8.532    
  -------------------------------------------------------------------
                         slack                                 26.886    

Slack (MET) :             26.886ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_bit_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        2.761ns  (logic 0.590ns (21.370%)  route 2.171ns (78.630%))
  Logic Levels:           4  (LUT1=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.972ns = ( 34.972 - 30.000 ) 
    Source Clock Delay      (SCD):    5.771ns
    Clock Pessimism Removal (CPR):    0.762ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           4.226     4.226    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.319 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         1.452     5.771    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X68Y121        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y121        FDCE (Prop_fdce_C_Q)         0.236     6.007 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/Q
                         net (fo=3, routed)           0.575     6.582    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCOMMAND_GRP[1]
    SLICE_X68Y121        LUT6 (Prop_lut6_I0_O)        0.126     6.708 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[2]_i_2/O
                         net (fo=9, routed)           0.287     6.995    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[2]_i_2_n_0
    SLICE_X66Y121        LUT6 (Prop_lut6_I0_O)        0.043     7.038 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[15]_i_2/O
                         net (fo=7, routed)           0.544     7.582    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[15][1]
    SLICE_X58Y121        LUT2 (Prop_lut2_I0_O)        0.051     7.633 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[15]_i_1/O
                         net (fo=18, routed)          0.446     8.079    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/E[0]
    SLICE_X58Y116        LUT1 (Prop_lut1_I0_O)        0.134     8.213 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_bit_count[3]_i_1/O
                         net (fo=4, routed)           0.319     8.532    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[17]_0[0]
    SLICE_X58Y116        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_bit_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.562    33.562    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    33.645 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         1.327    34.972    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/idrck
    SLICE_X58Y116        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_bit_count_reg[2]/C
                         clock pessimism              0.762    35.734    
                         clock uncertainty           -0.035    35.699    
    SLICE_X58Y116        FDRE (Setup_fdre_C_R)       -0.281    35.418    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_bit_count_reg[2]
  -------------------------------------------------------------------
                         required time                         35.418    
                         arrival time                          -8.532    
  -------------------------------------------------------------------
                         slack                                 26.886    

Slack (MET) :             26.886ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_bit_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        2.761ns  (logic 0.590ns (21.370%)  route 2.171ns (78.630%))
  Logic Levels:           4  (LUT1=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.972ns = ( 34.972 - 30.000 ) 
    Source Clock Delay      (SCD):    5.771ns
    Clock Pessimism Removal (CPR):    0.762ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           4.226     4.226    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.319 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         1.452     5.771    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X68Y121        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y121        FDCE (Prop_fdce_C_Q)         0.236     6.007 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/Q
                         net (fo=3, routed)           0.575     6.582    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCOMMAND_GRP[1]
    SLICE_X68Y121        LUT6 (Prop_lut6_I0_O)        0.126     6.708 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[2]_i_2/O
                         net (fo=9, routed)           0.287     6.995    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[2]_i_2_n_0
    SLICE_X66Y121        LUT6 (Prop_lut6_I0_O)        0.043     7.038 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[15]_i_2/O
                         net (fo=7, routed)           0.544     7.582    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[15][1]
    SLICE_X58Y121        LUT2 (Prop_lut2_I0_O)        0.051     7.633 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[15]_i_1/O
                         net (fo=18, routed)          0.446     8.079    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/E[0]
    SLICE_X58Y116        LUT1 (Prop_lut1_I0_O)        0.134     8.213 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_bit_count[3]_i_1/O
                         net (fo=4, routed)           0.319     8.532    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[17]_0[0]
    SLICE_X58Y116        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_bit_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.562    33.562    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    33.645 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         1.327    34.972    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/idrck
    SLICE_X58Y116        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_bit_count_reg[3]/C
                         clock pessimism              0.762    35.734    
                         clock uncertainty           -0.035    35.699    
    SLICE_X58Y116        FDRE (Setup_fdre_C_R)       -0.281    35.418    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_bit_count_reg[3]
  -------------------------------------------------------------------
                         required time                         35.418    
                         arrival time                          -8.532    
  -------------------------------------------------------------------
                         slack                                 26.886    

Slack (MET) :             26.890ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        2.791ns  (logic 0.590ns (21.137%)  route 2.201ns (78.863%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 35.029 - 30.000 ) 
    Source Clock Delay      (SCD):    5.771ns
    Clock Pessimism Removal (CPR):    0.762ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           4.226     4.226    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.319 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         1.452     5.771    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X68Y121        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y121        FDCE (Prop_fdce_C_Q)         0.236     6.007 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/Q
                         net (fo=3, routed)           0.575     6.582    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCOMMAND_GRP[1]
    SLICE_X68Y121        LUT6 (Prop_lut6_I0_O)        0.126     6.708 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[2]_i_2/O
                         net (fo=9, routed)           0.287     6.995    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[2]_i_2_n_0
    SLICE_X66Y121        LUT6 (Prop_lut6_I0_O)        0.043     7.038 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[15]_i_2/O
                         net (fo=7, routed)           0.544     7.582    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[15][1]
    SLICE_X58Y121        LUT2 (Prop_lut2_I0_O)        0.051     7.633 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[15]_i_1/O
                         net (fo=18, routed)          0.445     8.078    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/shift_reg_in_reg[17][0]
    SLICE_X58Y116        LUT6 (Prop_lut6_I0_O)        0.134     8.212 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=37, routed)          0.351     8.563    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/WE
    SLICE_X54Y116        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.562    33.562    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    33.645 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         1.384    35.029    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X54Y116        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMA/CLK
                         clock pessimism              0.762    35.791    
                         clock uncertainty           -0.035    35.756    
    SLICE_X54Y116        RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.303    35.453    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         35.453    
                         arrival time                          -8.563    
  -------------------------------------------------------------------
                         slack                                 26.890    

Slack (MET) :             26.890ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMA_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        2.791ns  (logic 0.590ns (21.137%)  route 2.201ns (78.863%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 35.029 - 30.000 ) 
    Source Clock Delay      (SCD):    5.771ns
    Clock Pessimism Removal (CPR):    0.762ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           4.226     4.226    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.319 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         1.452     5.771    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X68Y121        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y121        FDCE (Prop_fdce_C_Q)         0.236     6.007 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/Q
                         net (fo=3, routed)           0.575     6.582    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCOMMAND_GRP[1]
    SLICE_X68Y121        LUT6 (Prop_lut6_I0_O)        0.126     6.708 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[2]_i_2/O
                         net (fo=9, routed)           0.287     6.995    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[2]_i_2_n_0
    SLICE_X66Y121        LUT6 (Prop_lut6_I0_O)        0.043     7.038 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[15]_i_2/O
                         net (fo=7, routed)           0.544     7.582    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[15][1]
    SLICE_X58Y121        LUT2 (Prop_lut2_I0_O)        0.051     7.633 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[15]_i_1/O
                         net (fo=18, routed)          0.445     8.078    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/shift_reg_in_reg[17][0]
    SLICE_X58Y116        LUT6 (Prop_lut6_I0_O)        0.134     8.212 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=37, routed)          0.351     8.563    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/WE
    SLICE_X54Y116        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.562    33.562    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    33.645 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         1.384    35.029    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X54Y116        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
                         clock pessimism              0.762    35.791    
                         clock uncertainty           -0.035    35.756    
    SLICE_X54Y116        RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.303    35.453    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         35.453    
                         arrival time                          -8.563    
  -------------------------------------------------------------------
                         slack                                 26.890    

Slack (MET) :             26.890ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMB/WE
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        2.791ns  (logic 0.590ns (21.137%)  route 2.201ns (78.863%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 35.029 - 30.000 ) 
    Source Clock Delay      (SCD):    5.771ns
    Clock Pessimism Removal (CPR):    0.762ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           4.226     4.226    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.319 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         1.452     5.771    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X68Y121        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y121        FDCE (Prop_fdce_C_Q)         0.236     6.007 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/Q
                         net (fo=3, routed)           0.575     6.582    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCOMMAND_GRP[1]
    SLICE_X68Y121        LUT6 (Prop_lut6_I0_O)        0.126     6.708 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[2]_i_2/O
                         net (fo=9, routed)           0.287     6.995    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[2]_i_2_n_0
    SLICE_X66Y121        LUT6 (Prop_lut6_I0_O)        0.043     7.038 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[15]_i_2/O
                         net (fo=7, routed)           0.544     7.582    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[15][1]
    SLICE_X58Y121        LUT2 (Prop_lut2_I0_O)        0.051     7.633 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[15]_i_1/O
                         net (fo=18, routed)          0.445     8.078    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/shift_reg_in_reg[17][0]
    SLICE_X58Y116        LUT6 (Prop_lut6_I0_O)        0.134     8.212 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=37, routed)          0.351     8.563    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/WE
    SLICE_X54Y116        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.562    33.562    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    33.645 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         1.384    35.029    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X54Y116        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMB/CLK
                         clock pessimism              0.762    35.791    
                         clock uncertainty           -0.035    35.756    
    SLICE_X54Y116        RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.303    35.453    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         35.453    
                         arrival time                          -8.563    
  -------------------------------------------------------------------
                         slack                                 26.890    

Slack (MET) :             26.890ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMB_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        2.791ns  (logic 0.590ns (21.137%)  route 2.201ns (78.863%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 35.029 - 30.000 ) 
    Source Clock Delay      (SCD):    5.771ns
    Clock Pessimism Removal (CPR):    0.762ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           4.226     4.226    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.319 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         1.452     5.771    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X68Y121        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y121        FDCE (Prop_fdce_C_Q)         0.236     6.007 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/Q
                         net (fo=3, routed)           0.575     6.582    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCOMMAND_GRP[1]
    SLICE_X68Y121        LUT6 (Prop_lut6_I0_O)        0.126     6.708 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[2]_i_2/O
                         net (fo=9, routed)           0.287     6.995    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[2]_i_2_n_0
    SLICE_X66Y121        LUT6 (Prop_lut6_I0_O)        0.043     7.038 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[15]_i_2/O
                         net (fo=7, routed)           0.544     7.582    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[15][1]
    SLICE_X58Y121        LUT2 (Prop_lut2_I0_O)        0.051     7.633 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[15]_i_1/O
                         net (fo=18, routed)          0.445     8.078    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/shift_reg_in_reg[17][0]
    SLICE_X58Y116        LUT6 (Prop_lut6_I0_O)        0.134     8.212 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=37, routed)          0.351     8.563    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/WE
    SLICE_X54Y116        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMB_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.562    33.562    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    33.645 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         1.384    35.029    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X54Y116        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
                         clock pessimism              0.762    35.791    
                         clock uncertainty           -0.035    35.756    
    SLICE_X54Y116        RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.303    35.453    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         35.453    
                         arrival time                          -8.563    
  -------------------------------------------------------------------
                         slack                                 26.890    

Slack (MET) :             26.890ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMC/WE
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        2.791ns  (logic 0.590ns (21.137%)  route 2.201ns (78.863%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 35.029 - 30.000 ) 
    Source Clock Delay      (SCD):    5.771ns
    Clock Pessimism Removal (CPR):    0.762ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           4.226     4.226    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.319 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         1.452     5.771    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X68Y121        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y121        FDCE (Prop_fdce_C_Q)         0.236     6.007 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/Q
                         net (fo=3, routed)           0.575     6.582    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCOMMAND_GRP[1]
    SLICE_X68Y121        LUT6 (Prop_lut6_I0_O)        0.126     6.708 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[2]_i_2/O
                         net (fo=9, routed)           0.287     6.995    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[2]_i_2_n_0
    SLICE_X66Y121        LUT6 (Prop_lut6_I0_O)        0.043     7.038 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[15]_i_2/O
                         net (fo=7, routed)           0.544     7.582    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[15][1]
    SLICE_X58Y121        LUT2 (Prop_lut2_I0_O)        0.051     7.633 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[15]_i_1/O
                         net (fo=18, routed)          0.445     8.078    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/shift_reg_in_reg[17][0]
    SLICE_X58Y116        LUT6 (Prop_lut6_I0_O)        0.134     8.212 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=37, routed)          0.351     8.563    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/WE
    SLICE_X54Y116        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.562    33.562    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    33.645 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         1.384    35.029    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X54Y116        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMC/CLK
                         clock pessimism              0.762    35.791    
                         clock uncertainty           -0.035    35.756    
    SLICE_X54Y116        RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.303    35.453    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         35.453    
                         arrival time                          -8.563    
  -------------------------------------------------------------------
                         slack                                 26.890    

Slack (MET) :             26.890ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMC_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        2.791ns  (logic 0.590ns (21.137%)  route 2.201ns (78.863%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 35.029 - 30.000 ) 
    Source Clock Delay      (SCD):    5.771ns
    Clock Pessimism Removal (CPR):    0.762ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           4.226     4.226    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.319 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         1.452     5.771    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X68Y121        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y121        FDCE (Prop_fdce_C_Q)         0.236     6.007 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/Q
                         net (fo=3, routed)           0.575     6.582    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCOMMAND_GRP[1]
    SLICE_X68Y121        LUT6 (Prop_lut6_I0_O)        0.126     6.708 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[2]_i_2/O
                         net (fo=9, routed)           0.287     6.995    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[2]_i_2_n_0
    SLICE_X66Y121        LUT6 (Prop_lut6_I0_O)        0.043     7.038 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[15]_i_2/O
                         net (fo=7, routed)           0.544     7.582    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[15][1]
    SLICE_X58Y121        LUT2 (Prop_lut2_I0_O)        0.051     7.633 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[15]_i_1/O
                         net (fo=18, routed)          0.445     8.078    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/shift_reg_in_reg[17][0]
    SLICE_X58Y116        LUT6 (Prop_lut6_I0_O)        0.134     8.212 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=37, routed)          0.351     8.563    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/WE
    SLICE_X54Y116        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMC_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.562    33.562    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    33.645 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         1.384    35.029    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X54Y116        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMC_D1/CLK
                         clock pessimism              0.762    35.791    
                         clock uncertainty           -0.035    35.756    
    SLICE_X54Y116        RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.303    35.453    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                         35.453    
                         arrival time                          -8.563    
  -------------------------------------------------------------------
                         slack                                 26.890    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.091ns (48.895%)  route 0.095ns (51.105%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.556ns
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.612ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.271     2.271    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.297 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         0.636     2.933    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/idrck
    SLICE_X57Y115        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y115        FDCE (Prop_fdce_C_Q)         0.091     3.024 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/Q
                         net (fo=2, routed)           0.095     3.119    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/DIB0
    SLICE_X56Y115        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.670     2.670    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.700 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         0.856     3.556    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X56Y115        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.612     2.944    
    SLICE_X56Y115        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.096     3.040    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -3.040    
                         arrival time                           3.119    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.091ns (46.135%)  route 0.106ns (53.865%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.586ns
    Source Clock Delay      (SCD):    2.965ns
    Clock Pessimism Removal (CPR):    0.610ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.271     2.271    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.297 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         0.668     2.965    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/idrck
    SLICE_X55Y115        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y115        FDCE (Prop_fdce_C_Q)         0.091     3.056 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/Q
                         net (fo=2, routed)           0.106     3.163    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/DIB0
    SLICE_X54Y116        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.670     2.670    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.700 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         0.886     3.586    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X54Y116        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMB/CLK
                         clock pessimism             -0.610     2.976    
    SLICE_X54Y116        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.096     3.072    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -3.072    
                         arrival time                           3.163    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.100ns (41.727%)  route 0.140ns (58.273%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.586ns
    Source Clock Delay      (SCD):    2.965ns
    Clock Pessimism Removal (CPR):    0.610ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.271     2.271    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.297 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         0.668     2.965    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/idrck
    SLICE_X55Y115        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y115        FDCE (Prop_fdce_C_Q)         0.100     3.065 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/Q
                         net (fo=2, routed)           0.140     3.205    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/DIC0
    SLICE_X54Y116        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.670     2.670    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.700 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         0.886     3.586    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X54Y116        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMC/CLK
                         clock pessimism             -0.610     2.976    
    SLICE_X54Y116        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.129     3.105    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         -3.105    
                         arrival time                           3.205    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.546ns
    Source Clock Delay      (SCD):    2.924ns
    Clock Pessimism Removal (CPR):    0.622ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.271     2.271    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.297 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         0.627     2.924    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/idrck
    SLICE_X57Y124        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y124        FDCE (Prop_fdce_C_Q)         0.100     3.024 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/Q
                         net (fo=1, routed)           0.055     3.079    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D[3]
    SLICE_X57Y124        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.670     2.670    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.700 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         0.846     3.546    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/idrck
    SLICE_X57Y124        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.622     2.924    
    SLICE_X57Y124        FDCE (Hold_fdce_C_D)         0.049     2.973    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.973    
                         arrival time                           3.079    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.546ns
    Source Clock Delay      (SCD):    2.924ns
    Clock Pessimism Removal (CPR):    0.622ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.271     2.271    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.297 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         0.627     2.924    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/idrck
    SLICE_X59Y124        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y124        FDCE (Prop_fdce_C_Q)         0.100     3.024 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[7]/Q
                         net (fo=2, routed)           0.055     3.079    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[7]
    SLICE_X59Y124        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.670     2.670    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.700 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         0.846     3.546    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/idrck
    SLICE_X59Y124        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[6]/C
                         clock pessimism             -0.622     2.924    
    SLICE_X59Y124        FDCE (Hold_fdce_C_D)         0.047     2.971    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.971    
                         arrival time                           3.079    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.546ns
    Source Clock Delay      (SCD):    2.924ns
    Clock Pessimism Removal (CPR):    0.622ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.271     2.271    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.297 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         0.627     2.924    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/idrck
    SLICE_X57Y124        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y124        FDCE (Prop_fdce_C_Q)         0.100     3.024 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.055     3.079    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D[0]
    SLICE_X57Y124        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.670     2.670    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.700 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         0.846     3.546    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/idrck
    SLICE_X57Y124        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.622     2.924    
    SLICE_X57Y124        FDCE (Hold_fdce_C_D)         0.047     2.971    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.971    
                         arrival time                           3.079    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.546ns
    Source Clock Delay      (SCD):    2.924ns
    Clock Pessimism Removal (CPR):    0.622ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.271     2.271    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.297 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         0.627     2.924    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/idrck
    SLICE_X57Y124        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y124        FDCE (Prop_fdce_C_Q)         0.100     3.024 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/Q
                         net (fo=1, routed)           0.055     3.079    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D[2]
    SLICE_X57Y124        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.670     2.670    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.700 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         0.846     3.546    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/idrck
    SLICE_X57Y124        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.622     2.924    
    SLICE_X57Y124        FDCE (Hold_fdce_C_D)         0.047     2.971    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.971    
                         arrival time                           3.079    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.557ns
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.624ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.271     2.271    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.297 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         0.636     2.933    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/idrck
    SLICE_X59Y114        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y114        FDCE (Prop_fdce_C_Q)         0.100     3.033 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/Q
                         net (fo=1, routed)           0.055     3.088    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D[2]
    SLICE_X59Y114        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.670     2.670    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.700 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         0.857     3.557    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/idrck
    SLICE_X59Y114        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.624     2.933    
    SLICE_X59Y114        FDCE (Hold_fdce_C_D)         0.047     2.980    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.980    
                         arrival time                           3.088    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.557ns
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.624ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.271     2.271    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.297 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         0.636     2.933    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/idrck
    SLICE_X57Y114        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y114        FDCE (Prop_fdce_C_Q)         0.100     3.033 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/Q
                         net (fo=1, routed)           0.055     3.088    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D[3]
    SLICE_X57Y114        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.670     2.670    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.700 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         0.857     3.557    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/idrck
    SLICE_X57Y114        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.624     2.933    
    SLICE_X57Y114        FDCE (Hold_fdce_C_D)         0.047     2.980    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.980    
                         arrival time                           3.088    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.091ns (47.780%)  route 0.099ns (52.220%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.586ns
    Source Clock Delay      (SCD):    2.965ns
    Clock Pessimism Removal (CPR):    0.610ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.271     2.271    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.297 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         0.668     2.965    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/idrck
    SLICE_X55Y115        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y115        FDCE (Prop_fdce_C_Q)         0.091     3.056 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/Q
                         net (fo=2, routed)           0.099     3.156    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/DIA1
    SLICE_X54Y116        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.670     2.670    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.700 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         0.886     3.586    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X54Y116        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
                         clock pessimism             -0.610     2.976    
    SLICE_X54Y116        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.070     3.046    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -3.046    
                         arrival time                           3.156    
  -------------------------------------------------------------------
                         slack                                  0.109    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
Waveform(ns):       { 0.000 15.000 }
Period(ns):         30.000
Sources:            { dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            1.408         30.000      28.591     BUFGCTRL_X0Y0  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/I
Min Period        n/a     FDRE/C      n/a            0.750         30.000      29.250     SLICE_X63Y123  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/C
Min Period        n/a     FDRE/C      n/a            0.750         30.000      29.250     SLICE_X63Y123  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[2]/C
Min Period        n/a     FDRE/C      n/a            0.750         30.000      29.250     SLICE_X65Y121  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[3]/C
Min Period        n/a     FDRE/C      n/a            0.750         30.000      29.250     SLICE_X62Y125  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[3]/C
Min Period        n/a     FDCE/C      n/a            0.750         30.000      29.250     SLICE_X64Y126  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[0]/C
Min Period        n/a     FDCE/C      n/a            0.750         30.000      29.250     SLICE_X64Y125  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[10]/C
Min Period        n/a     FDCE/C      n/a            0.750         30.000      29.250     SLICE_X64Y124  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[12]/C
Min Period        n/a     FDCE/C      n/a            0.750         30.000      29.250     SLICE_X64Y124  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[14]/C
Min Period        n/a     FDCE/C      n/a            0.750         30.000      29.250     SLICE_X64Y124  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[16]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         15.000      14.232     SLICE_X56Y115  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         15.000      14.232     SLICE_X56Y115  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         15.000      14.232     SLICE_X56Y115  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         15.000      14.232     SLICE_X56Y115  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         15.000      14.232     SLICE_X56Y115  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         15.000      14.232     SLICE_X56Y115  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            0.768         15.000      14.232     SLICE_X56Y115  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            0.768         15.000      14.232     SLICE_X56Y115  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         15.000      14.232     SLICE_X56Y115  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         15.000      14.232     SLICE_X56Y115  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         15.000      14.232     SLICE_X56Y115  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         15.000      14.232     SLICE_X56Y115  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         15.000      14.232     SLICE_X56Y115  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         15.000      14.232     SLICE_X56Y115  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         15.000      14.232     SLICE_X56Y115  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         15.000      14.232     SLICE_X56Y115  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         15.000      14.232     SLICE_X56Y115  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         15.000      14.232     SLICE_X56Y115  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         15.000      14.232     SLICE_X56Y115  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         15.000      14.232     SLICE_X56Y115  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
  To Clock:  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       58.897ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.492ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       29.650ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             58.897ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@60.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.045ns  (logic 0.266ns (25.447%)  route 0.779ns (74.553%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.162ns = ( 65.162 - 60.000 ) 
    Source Clock Delay      (SCD):    5.995ns
    Clock Pessimism Removal (CPR):    0.833ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           4.450     4.450    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.543 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           1.452     5.995    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X69Y121        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y121        FDCE (Prop_fdce_C_Q)         0.223     6.218 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.553     6.771    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD
    SLICE_X69Y121        LUT1 (Prop_lut1_I0_O)        0.043     6.814 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.226     7.040    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC_n_1
    SLICE_X69Y121        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           3.761    63.761    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    63.844 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           1.318    65.162    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X69Y121        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                         clock pessimism              0.833    65.995    
                         clock uncertainty           -0.035    65.959    
    SLICE_X69Y121        FDCE (Setup_fdce_C_D)       -0.022    65.937    dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg
  -------------------------------------------------------------------
                         required time                         65.937    
                         arrival time                          -7.040    
  -------------------------------------------------------------------
                         slack                                 58.897    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.492ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        0.532ns  (logic 0.128ns (24.046%)  route 0.404ns (75.954%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.711ns
    Source Clock Delay      (SCD):    3.074ns
    Clock Pessimism Removal (CPR):    0.637ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           2.421     2.421    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.447 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           0.627     3.074    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X69Y121        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y121        FDCE (Prop_fdce_C_Q)         0.100     3.174 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.292     3.466    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD
    SLICE_X69Y121        LUT1 (Prop_lut1_I0_O)        0.028     3.494 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.112     3.606    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC_n_1
    SLICE_X69Y121        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           2.835     2.835    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.865 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           0.846     3.711    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X69Y121        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                         clock pessimism             -0.637     3.074    
    SLICE_X69Y121        FDCE (Hold_fdce_C_D)         0.040     3.114    dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg
  -------------------------------------------------------------------
                         required time                         -3.114    
                         arrival time                           3.606    
  -------------------------------------------------------------------
                         slack                                  0.492    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
Waveform(ns):       { 0.000 30.000 }
Period(ns):         60.000
Sources:            { dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.408         60.000      58.591     BUFGCTRL_X0Y1  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/I
Min Period        n/a     FDCE/C   n/a            0.700         60.000      59.300     SLICE_X69Y121  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.350         30.000      29.650     SLICE_X69Y121  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.350         30.000      29.650     SLICE_X69Y121  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.350         30.000      29.650     SLICE_X69Y121  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         30.000      29.650     SLICE_X69Y121  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
  To Clock:  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       56.913ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.372ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             56.913ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.821ns  (logic 0.266ns (14.604%)  route 1.555ns (85.396%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.965ns = ( 34.965 - 30.000 ) 
    Source Clock Delay      (SCD):    5.995ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           4.450     4.450    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.543 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           1.452     5.995    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X69Y121        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y121        FDCE (Prop_fdce_C_Q)         0.223     6.218 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.553     6.771    dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iDATA_CMD
    SLICE_X69Y121        LUT2 (Prop_lut2_I1_O)        0.043     6.814 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          1.002     7.816    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iDATA_CMD_reg[0]
    SLICE_X67Y121        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.562    63.562    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    63.645 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         1.320    64.965    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X67Y121        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.000    64.965    
                         clock uncertainty           -0.035    64.930    
    SLICE_X67Y121        FDCE (Setup_fdce_C_CE)      -0.201    64.729    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         64.729    
                         arrival time                          -7.816    
  -------------------------------------------------------------------
                         slack                                 56.913    

Slack (MET) :             56.913ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.821ns  (logic 0.266ns (14.604%)  route 1.555ns (85.396%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.965ns = ( 34.965 - 30.000 ) 
    Source Clock Delay      (SCD):    5.995ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           4.450     4.450    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.543 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           1.452     5.995    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X69Y121        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y121        FDCE (Prop_fdce_C_Q)         0.223     6.218 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.553     6.771    dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iDATA_CMD
    SLICE_X69Y121        LUT2 (Prop_lut2_I1_O)        0.043     6.814 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          1.002     7.816    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iDATA_CMD_reg[0]
    SLICE_X67Y121        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.562    63.562    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    63.645 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         1.320    64.965    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X67Y121        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.000    64.965    
                         clock uncertainty           -0.035    64.930    
    SLICE_X67Y121        FDCE (Setup_fdce_C_CE)      -0.201    64.729    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         64.729    
                         arrival time                          -7.816    
  -------------------------------------------------------------------
                         slack                                 56.913    

Slack (MET) :             56.913ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.821ns  (logic 0.266ns (14.604%)  route 1.555ns (85.396%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.965ns = ( 34.965 - 30.000 ) 
    Source Clock Delay      (SCD):    5.995ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           4.450     4.450    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.543 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           1.452     5.995    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X69Y121        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y121        FDCE (Prop_fdce_C_Q)         0.223     6.218 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.553     6.771    dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iDATA_CMD
    SLICE_X69Y121        LUT2 (Prop_lut2_I1_O)        0.043     6.814 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          1.002     7.816    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iDATA_CMD_reg[0]
    SLICE_X67Y121        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.562    63.562    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    63.645 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         1.320    64.965    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X67Y121        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.000    64.965    
                         clock uncertainty           -0.035    64.930    
    SLICE_X67Y121        FDCE (Setup_fdce_C_CE)      -0.201    64.729    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         64.729    
                         arrival time                          -7.816    
  -------------------------------------------------------------------
                         slack                                 56.913    

Slack (MET) :             56.913ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.821ns  (logic 0.266ns (14.604%)  route 1.555ns (85.396%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.965ns = ( 34.965 - 30.000 ) 
    Source Clock Delay      (SCD):    5.995ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           4.450     4.450    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.543 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           1.452     5.995    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X69Y121        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y121        FDCE (Prop_fdce_C_Q)         0.223     6.218 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.553     6.771    dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iDATA_CMD
    SLICE_X69Y121        LUT2 (Prop_lut2_I1_O)        0.043     6.814 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          1.002     7.816    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iDATA_CMD_reg[0]
    SLICE_X67Y121        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.562    63.562    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    63.645 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         1.320    64.965    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X67Y121        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.000    64.965    
                         clock uncertainty           -0.035    64.930    
    SLICE_X67Y121        FDCE (Setup_fdce_C_CE)      -0.201    64.729    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         64.729    
                         arrival time                          -7.816    
  -------------------------------------------------------------------
                         slack                                 56.913    

Slack (MET) :             57.032ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.723ns  (logic 0.266ns (15.438%)  route 1.457ns (84.562%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.963ns = ( 34.963 - 30.000 ) 
    Source Clock Delay      (SCD):    5.995ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           4.450     4.450    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.543 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           1.452     5.995    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X69Y121        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y121        FDCE (Prop_fdce_C_Q)         0.223     6.218 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.553     6.771    dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iDATA_CMD
    SLICE_X69Y121        LUT2 (Prop_lut2_I1_O)        0.043     6.814 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.904     7.718    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iDATA_CMD_reg[0]
    SLICE_X68Y121        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.562    63.562    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    63.645 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         1.318    64.963    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X68Y121        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.000    64.963    
                         clock uncertainty           -0.035    64.928    
    SLICE_X68Y121        FDCE (Setup_fdce_C_CE)      -0.178    64.750    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         64.750    
                         arrival time                          -7.718    
  -------------------------------------------------------------------
                         slack                                 57.032    

Slack (MET) :             57.032ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.723ns  (logic 0.266ns (15.438%)  route 1.457ns (84.562%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.963ns = ( 34.963 - 30.000 ) 
    Source Clock Delay      (SCD):    5.995ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           4.450     4.450    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.543 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           1.452     5.995    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X69Y121        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y121        FDCE (Prop_fdce_C_Q)         0.223     6.218 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.553     6.771    dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iDATA_CMD
    SLICE_X69Y121        LUT2 (Prop_lut2_I1_O)        0.043     6.814 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.904     7.718    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iDATA_CMD_reg[0]
    SLICE_X68Y121        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.562    63.562    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    63.645 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         1.318    64.963    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X68Y121        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.000    64.963    
                         clock uncertainty           -0.035    64.928    
    SLICE_X68Y121        FDCE (Setup_fdce_C_CE)      -0.178    64.750    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         64.750    
                         arrival time                          -7.718    
  -------------------------------------------------------------------
                         slack                                 57.032    

Slack (MET) :             57.032ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.723ns  (logic 0.266ns (15.438%)  route 1.457ns (84.562%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.963ns = ( 34.963 - 30.000 ) 
    Source Clock Delay      (SCD):    5.995ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           4.450     4.450    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.543 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           1.452     5.995    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X69Y121        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y121        FDCE (Prop_fdce_C_Q)         0.223     6.218 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.553     6.771    dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iDATA_CMD
    SLICE_X69Y121        LUT2 (Prop_lut2_I1_O)        0.043     6.814 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.904     7.718    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iDATA_CMD_reg[0]
    SLICE_X68Y121        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.562    63.562    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    63.645 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         1.318    64.963    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X68Y121        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.000    64.963    
                         clock uncertainty           -0.035    64.928    
    SLICE_X68Y121        FDCE (Setup_fdce_C_CE)      -0.178    64.750    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         64.750    
                         arrival time                          -7.718    
  -------------------------------------------------------------------
                         slack                                 57.032    

Slack (MET) :             57.032ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.723ns  (logic 0.266ns (15.438%)  route 1.457ns (84.562%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.963ns = ( 34.963 - 30.000 ) 
    Source Clock Delay      (SCD):    5.995ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           4.450     4.450    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.543 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           1.452     5.995    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X69Y121        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y121        FDCE (Prop_fdce_C_Q)         0.223     6.218 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.553     6.771    dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iDATA_CMD
    SLICE_X69Y121        LUT2 (Prop_lut2_I1_O)        0.043     6.814 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.904     7.718    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iDATA_CMD_reg[0]
    SLICE_X68Y121        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.562    63.562    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    63.645 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         1.318    64.963    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X68Y121        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.000    64.963    
                         clock uncertainty           -0.035    64.928    
    SLICE_X68Y121        FDCE (Setup_fdce_C_CE)      -0.178    64.750    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         64.750    
                         arrival time                          -7.718    
  -------------------------------------------------------------------
                         slack                                 57.032    

Slack (MET) :             57.032ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.723ns  (logic 0.266ns (15.438%)  route 1.457ns (84.562%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.963ns = ( 34.963 - 30.000 ) 
    Source Clock Delay      (SCD):    5.995ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           4.450     4.450    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.543 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           1.452     5.995    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X69Y121        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y121        FDCE (Prop_fdce_C_Q)         0.223     6.218 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.553     6.771    dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iDATA_CMD
    SLICE_X69Y121        LUT2 (Prop_lut2_I1_O)        0.043     6.814 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.904     7.718    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iDATA_CMD_reg[0]
    SLICE_X68Y121        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.562    63.562    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    63.645 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         1.318    64.963    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X68Y121        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.000    64.963    
                         clock uncertainty           -0.035    64.928    
    SLICE_X68Y121        FDCE (Setup_fdce_C_CE)      -0.178    64.750    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         64.750    
                         arrival time                          -7.718    
  -------------------------------------------------------------------
                         slack                                 57.032    

Slack (MET) :             57.032ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.723ns  (logic 0.266ns (15.438%)  route 1.457ns (84.562%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.963ns = ( 34.963 - 30.000 ) 
    Source Clock Delay      (SCD):    5.995ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           4.450     4.450    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.543 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           1.452     5.995    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X69Y121        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y121        FDCE (Prop_fdce_C_Q)         0.223     6.218 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.553     6.771    dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iDATA_CMD
    SLICE_X69Y121        LUT2 (Prop_lut2_I1_O)        0.043     6.814 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.904     7.718    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iDATA_CMD_reg[0]
    SLICE_X68Y121        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.562    63.562    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    63.645 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         1.318    64.963    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X68Y121        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.000    64.963    
                         clock uncertainty           -0.035    64.928    
    SLICE_X68Y121        FDCE (Setup_fdce_C_CE)      -0.178    64.750    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         64.750    
                         arrival time                          -7.718    
  -------------------------------------------------------------------
                         slack                                 57.032    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.372ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        0.831ns  (logic 0.128ns (15.396%)  route 0.703ns (84.604%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.474ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.547ns
    Source Clock Delay      (SCD):    3.074ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           2.421     2.421    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.447 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           0.627     3.074    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X69Y121        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y121        FDCE (Prop_fdce_C_Q)         0.100     3.174 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.292     3.466    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD
    SLICE_X69Y121        LUT1 (Prop_lut1_I0_O)        0.028     3.494 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.411     3.905    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SR[0]
    SLICE_X69Y120        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.670     2.670    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.700 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         0.847     3.547    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X69Y120        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/C
                         clock pessimism              0.000     3.547    
    SLICE_X69Y120        FDRE (Hold_fdre_C_R)        -0.014     3.533    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg
  -------------------------------------------------------------------
                         required time                         -3.533    
                         arrival time                           3.905    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.372ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        0.831ns  (logic 0.128ns (15.396%)  route 0.703ns (84.604%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.474ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.547ns
    Source Clock Delay      (SCD):    3.074ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           2.421     2.421    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.447 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           0.627     3.074    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X69Y121        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y121        FDCE (Prop_fdce_C_Q)         0.100     3.174 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.292     3.466    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD
    SLICE_X69Y121        LUT1 (Prop_lut1_I0_O)        0.028     3.494 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.411     3.905    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SR[0]
    SLICE_X69Y120        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.670     2.670    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.700 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         0.847     3.547    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X69Y120        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[0]/C
                         clock pessimism              0.000     3.547    
    SLICE_X69Y120        FDRE (Hold_fdre_C_R)        -0.014     3.533    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.533    
                         arrival time                           3.905    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.372ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        0.831ns  (logic 0.128ns (15.396%)  route 0.703ns (84.604%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.474ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.547ns
    Source Clock Delay      (SCD):    3.074ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           2.421     2.421    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.447 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           0.627     3.074    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X69Y121        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y121        FDCE (Prop_fdce_C_Q)         0.100     3.174 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.292     3.466    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD
    SLICE_X69Y121        LUT1 (Prop_lut1_I0_O)        0.028     3.494 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.411     3.905    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SR[0]
    SLICE_X69Y120        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.670     2.670    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.700 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         0.847     3.547    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X69Y120        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[1]/C
                         clock pessimism              0.000     3.547    
    SLICE_X69Y120        FDRE (Hold_fdre_C_R)        -0.014     3.533    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.533    
                         arrival time                           3.905    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.372ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        0.831ns  (logic 0.128ns (15.396%)  route 0.703ns (84.604%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.474ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.547ns
    Source Clock Delay      (SCD):    3.074ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           2.421     2.421    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.447 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           0.627     3.074    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X69Y121        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y121        FDCE (Prop_fdce_C_Q)         0.100     3.174 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.292     3.466    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD
    SLICE_X69Y121        LUT1 (Prop_lut1_I0_O)        0.028     3.494 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.411     3.905    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SR[0]
    SLICE_X69Y120        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.670     2.670    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.700 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         0.847     3.547    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X69Y120        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[2]/C
                         clock pessimism              0.000     3.547    
    SLICE_X69Y120        FDRE (Hold_fdre_C_R)        -0.014     3.533    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.533    
                         arrival time                           3.905    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.372ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        0.831ns  (logic 0.128ns (15.396%)  route 0.703ns (84.604%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.474ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.547ns
    Source Clock Delay      (SCD):    3.074ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           2.421     2.421    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.447 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           0.627     3.074    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X69Y121        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y121        FDCE (Prop_fdce_C_Q)         0.100     3.174 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.292     3.466    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD
    SLICE_X69Y121        LUT1 (Prop_lut1_I0_O)        0.028     3.494 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.411     3.905    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SR[0]
    SLICE_X69Y120        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.670     2.670    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.700 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         0.847     3.547    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X69Y120        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[3]/C
                         clock pessimism              0.000     3.547    
    SLICE_X69Y120        FDRE (Hold_fdre_C_R)        -0.014     3.533    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.533    
                         arrival time                           3.905    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.372ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        0.831ns  (logic 0.128ns (15.396%)  route 0.703ns (84.604%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.474ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.547ns
    Source Clock Delay      (SCD):    3.074ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           2.421     2.421    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.447 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           0.627     3.074    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X69Y121        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y121        FDCE (Prop_fdce_C_Q)         0.100     3.174 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.292     3.466    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD
    SLICE_X69Y121        LUT1 (Prop_lut1_I0_O)        0.028     3.494 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.411     3.905    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SR[0]
    SLICE_X69Y120        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.670     2.670    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.700 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         0.847     3.547    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X69Y120        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[4]/C
                         clock pessimism              0.000     3.547    
    SLICE_X69Y120        FDRE (Hold_fdre_C_R)        -0.014     3.533    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.533    
                         arrival time                           3.905    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.372ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        0.831ns  (logic 0.128ns (15.396%)  route 0.703ns (84.604%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.474ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.547ns
    Source Clock Delay      (SCD):    3.074ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           2.421     2.421    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.447 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           0.627     3.074    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X69Y121        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y121        FDCE (Prop_fdce_C_Q)         0.100     3.174 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.292     3.466    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD
    SLICE_X69Y121        LUT1 (Prop_lut1_I0_O)        0.028     3.494 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.411     3.905    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SR[0]
    SLICE_X69Y120        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.670     2.670    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.700 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         0.847     3.547    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X69Y120        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[5]/C
                         clock pessimism              0.000     3.547    
    SLICE_X69Y120        FDRE (Hold_fdre_C_R)        -0.014     3.533    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.533    
                         arrival time                           3.905    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.372ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        0.831ns  (logic 0.128ns (15.396%)  route 0.703ns (84.604%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.474ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.547ns
    Source Clock Delay      (SCD):    3.074ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           2.421     2.421    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.447 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           0.627     3.074    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X69Y121        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y121        FDCE (Prop_fdce_C_Q)         0.100     3.174 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.292     3.466    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD
    SLICE_X69Y121        LUT1 (Prop_lut1_I0_O)        0.028     3.494 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.411     3.905    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SR[0]
    SLICE_X69Y120        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.670     2.670    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.700 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         0.847     3.547    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X69Y120        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[6]/C
                         clock pessimism              0.000     3.547    
    SLICE_X69Y120        FDRE (Hold_fdre_C_R)        -0.014     3.533    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.533    
                         arrival time                           3.905    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.458ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        0.961ns  (logic 0.128ns (13.320%)  route 0.833ns (86.680%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.473ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.546ns
    Source Clock Delay      (SCD):    3.074ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           2.421     2.421    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.447 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           0.627     3.074    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X69Y121        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y121        FDCE (Prop_fdce_C_Q)         0.100     3.174 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.292     3.466    dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iDATA_CMD
    SLICE_X69Y121        LUT2 (Prop_lut2_I1_O)        0.028     3.494 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.541     4.035    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iDATA_CMD_reg[0]
    SLICE_X68Y121        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.670     2.670    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.700 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         0.846     3.546    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X68Y121        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.000     3.546    
    SLICE_X68Y121        FDCE (Hold_fdce_C_CE)        0.030     3.576    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         -3.576    
                         arrival time                           4.035    
  -------------------------------------------------------------------
                         slack                                  0.458    

Slack (MET) :             0.458ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        0.961ns  (logic 0.128ns (13.320%)  route 0.833ns (86.680%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.473ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.546ns
    Source Clock Delay      (SCD):    3.074ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           2.421     2.421    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.447 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           0.627     3.074    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X69Y121        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y121        FDCE (Prop_fdce_C_Q)         0.100     3.174 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.292     3.466    dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iDATA_CMD
    SLICE_X69Y121        LUT2 (Prop_lut2_I1_O)        0.028     3.494 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.541     4.035    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iDATA_CMD_reg[0]
    SLICE_X68Y121        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.670     2.670    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.700 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         0.846     3.546    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X68Y121        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.000     3.546    
    SLICE_X68Y121        FDCE (Hold_fdce_C_CE)        0.030     3.576    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         -3.576    
                         arrival time                           4.035    
  -------------------------------------------------------------------
                         slack                                  0.458    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       48.424ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.280ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             48.424ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clkfbout_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[0]/CLR
                            (recovery check against rising-edge clock clkfbout_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkfbout_clk_wiz_0 rise@50.000ns - clkfbout_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.266ns  (logic 0.259ns (20.465%)  route 1.007ns (79.535%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 48.574 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.025ns
    Clock Pessimism Removal (CPR):    -0.648ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    doc_brown/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  doc_brown/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    doc_brown/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.073    -5.038 r  doc_brown/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.461    -3.577    doc_brown/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  doc_brown/inst/clkf_buf/O
                         net (fo=6849, routed)        1.459    -2.025    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X60Y119        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y119        FDPE (Prop_fdpe_C_Q)         0.259    -1.766 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          1.007    -0.760    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0][0]
    SLICE_X58Y126        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkfbout_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E19                                               0.000    50.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000    50.000    doc_brown/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    50.851 r  doc_brown/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    51.837    doc_brown/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -6.020    45.817 r  doc_brown/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.352    47.169    doc_brown/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    47.252 r  doc_brown/inst/clkf_buf/O
                         net (fo=6849, routed)        1.322    48.574    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/clk
    SLICE_X58Y126        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[0]/C
                         clock pessimism             -0.648    47.926    
                         clock uncertainty           -0.108    47.818    
    SLICE_X58Y126        FDCE (Recov_fdce_C_CLR)     -0.154    47.664    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[0]
  -------------------------------------------------------------------
                         required time                         47.664    
                         arrival time                           0.760    
  -------------------------------------------------------------------
                         slack                                 48.424    

Slack (MET) :             48.424ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clkfbout_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[1]/CLR
                            (recovery check against rising-edge clock clkfbout_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkfbout_clk_wiz_0 rise@50.000ns - clkfbout_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.266ns  (logic 0.259ns (20.465%)  route 1.007ns (79.535%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 48.574 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.025ns
    Clock Pessimism Removal (CPR):    -0.648ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    doc_brown/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  doc_brown/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    doc_brown/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.073    -5.038 r  doc_brown/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.461    -3.577    doc_brown/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  doc_brown/inst/clkf_buf/O
                         net (fo=6849, routed)        1.459    -2.025    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X60Y119        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y119        FDPE (Prop_fdpe_C_Q)         0.259    -1.766 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          1.007    -0.760    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0][0]
    SLICE_X58Y126        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkfbout_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E19                                               0.000    50.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000    50.000    doc_brown/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    50.851 r  doc_brown/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    51.837    doc_brown/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -6.020    45.817 r  doc_brown/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.352    47.169    doc_brown/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    47.252 r  doc_brown/inst/clkf_buf/O
                         net (fo=6849, routed)        1.322    48.574    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/clk
    SLICE_X58Y126        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[1]/C
                         clock pessimism             -0.648    47.926    
                         clock uncertainty           -0.108    47.818    
    SLICE_X58Y126        FDCE (Recov_fdce_C_CLR)     -0.154    47.664    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[1]
  -------------------------------------------------------------------
                         required time                         47.664    
                         arrival time                           0.760    
  -------------------------------------------------------------------
                         slack                                 48.424    

Slack (MET) :             48.475ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clkfbout_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/CLR
                            (recovery check against rising-edge clock clkfbout_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkfbout_clk_wiz_0 rise@50.000ns - clkfbout_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.180ns  (logic 0.259ns (21.946%)  route 0.921ns (78.054%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 48.573 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.025ns
    Clock Pessimism Removal (CPR):    -0.648ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    doc_brown/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  doc_brown/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    doc_brown/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.073    -5.038 r  doc_brown/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.461    -3.577    doc_brown/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  doc_brown/inst/clkf_buf/O
                         net (fo=6849, routed)        1.459    -2.025    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X60Y119        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y119        FDPE (Prop_fdpe_C_Q)         0.259    -1.766 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.921    -0.845    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0][0]
    SLICE_X58Y125        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkfbout_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E19                                               0.000    50.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000    50.000    doc_brown/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    50.851 r  doc_brown/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    51.837    doc_brown/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -6.020    45.817 r  doc_brown/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.352    47.169    doc_brown/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    47.252 r  doc_brown/inst/clkf_buf/O
                         net (fo=6849, routed)        1.321    48.573    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/clk
    SLICE_X58Y125        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.648    47.925    
                         clock uncertainty           -0.108    47.817    
    SLICE_X58Y125        FDCE (Recov_fdce_C_CLR)     -0.187    47.630    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         47.630    
                         arrival time                           0.845    
  -------------------------------------------------------------------
                         slack                                 48.475    

Slack (MET) :             48.475ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clkfbout_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/CLR
                            (recovery check against rising-edge clock clkfbout_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkfbout_clk_wiz_0 rise@50.000ns - clkfbout_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.180ns  (logic 0.259ns (21.946%)  route 0.921ns (78.054%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 48.573 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.025ns
    Clock Pessimism Removal (CPR):    -0.648ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    doc_brown/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  doc_brown/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    doc_brown/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.073    -5.038 r  doc_brown/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.461    -3.577    doc_brown/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  doc_brown/inst/clkf_buf/O
                         net (fo=6849, routed)        1.459    -2.025    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X60Y119        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y119        FDPE (Prop_fdpe_C_Q)         0.259    -1.766 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.921    -0.845    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0][0]
    SLICE_X58Y125        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkfbout_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E19                                               0.000    50.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000    50.000    doc_brown/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    50.851 r  doc_brown/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    51.837    doc_brown/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -6.020    45.817 r  doc_brown/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.352    47.169    doc_brown/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    47.252 r  doc_brown/inst/clkf_buf/O
                         net (fo=6849, routed)        1.321    48.573    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/clk
    SLICE_X58Y125        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.648    47.925    
                         clock uncertainty           -0.108    47.817    
    SLICE_X58Y125        FDCE (Recov_fdce_C_CLR)     -0.187    47.630    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         47.630    
                         arrival time                           0.845    
  -------------------------------------------------------------------
                         slack                                 48.475    

Slack (MET) :             48.475ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clkfbout_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/CLR
                            (recovery check against rising-edge clock clkfbout_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkfbout_clk_wiz_0 rise@50.000ns - clkfbout_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.180ns  (logic 0.259ns (21.946%)  route 0.921ns (78.054%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 48.573 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.025ns
    Clock Pessimism Removal (CPR):    -0.648ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    doc_brown/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  doc_brown/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    doc_brown/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.073    -5.038 r  doc_brown/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.461    -3.577    doc_brown/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  doc_brown/inst/clkf_buf/O
                         net (fo=6849, routed)        1.459    -2.025    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X60Y119        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y119        FDPE (Prop_fdpe_C_Q)         0.259    -1.766 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.921    -0.845    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0][0]
    SLICE_X58Y125        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkfbout_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E19                                               0.000    50.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000    50.000    doc_brown/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    50.851 r  doc_brown/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    51.837    doc_brown/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -6.020    45.817 r  doc_brown/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.352    47.169    doc_brown/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    47.252 r  doc_brown/inst/clkf_buf/O
                         net (fo=6849, routed)        1.321    48.573    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/clk
    SLICE_X58Y125        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.648    47.925    
                         clock uncertainty           -0.108    47.817    
    SLICE_X58Y125        FDCE (Recov_fdce_C_CLR)     -0.187    47.630    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         47.630    
                         arrival time                           0.845    
  -------------------------------------------------------------------
                         slack                                 48.475    

Slack (MET) :             48.475ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clkfbout_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/CLR
                            (recovery check against rising-edge clock clkfbout_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkfbout_clk_wiz_0 rise@50.000ns - clkfbout_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.180ns  (logic 0.259ns (21.946%)  route 0.921ns (78.054%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 48.573 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.025ns
    Clock Pessimism Removal (CPR):    -0.648ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    doc_brown/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  doc_brown/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    doc_brown/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.073    -5.038 r  doc_brown/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.461    -3.577    doc_brown/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  doc_brown/inst/clkf_buf/O
                         net (fo=6849, routed)        1.459    -2.025    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X60Y119        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y119        FDPE (Prop_fdpe_C_Q)         0.259    -1.766 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.921    -0.845    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0][0]
    SLICE_X58Y125        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkfbout_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E19                                               0.000    50.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000    50.000    doc_brown/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    50.851 r  doc_brown/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    51.837    doc_brown/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -6.020    45.817 r  doc_brown/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.352    47.169    doc_brown/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    47.252 r  doc_brown/inst/clkf_buf/O
                         net (fo=6849, routed)        1.321    48.573    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/clk
    SLICE_X58Y125        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.648    47.925    
                         clock uncertainty           -0.108    47.817    
    SLICE_X58Y125        FDCE (Recov_fdce_C_CLR)     -0.187    47.630    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         47.630    
                         arrival time                           0.845    
  -------------------------------------------------------------------
                         slack                                 48.475    

Slack (MET) :             48.508ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clkfbout_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/CLR
                            (recovery check against rising-edge clock clkfbout_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkfbout_clk_wiz_0 rise@50.000ns - clkfbout_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.180ns  (logic 0.259ns (21.946%)  route 0.921ns (78.054%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 48.573 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.025ns
    Clock Pessimism Removal (CPR):    -0.648ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    doc_brown/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  doc_brown/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    doc_brown/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.073    -5.038 r  doc_brown/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.461    -3.577    doc_brown/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  doc_brown/inst/clkf_buf/O
                         net (fo=6849, routed)        1.459    -2.025    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X60Y119        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y119        FDPE (Prop_fdpe_C_Q)         0.259    -1.766 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.921    -0.845    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0][0]
    SLICE_X58Y125        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkfbout_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E19                                               0.000    50.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000    50.000    doc_brown/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    50.851 r  doc_brown/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    51.837    doc_brown/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -6.020    45.817 r  doc_brown/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.352    47.169    doc_brown/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    47.252 r  doc_brown/inst/clkf_buf/O
                         net (fo=6849, routed)        1.321    48.573    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/clk
    SLICE_X58Y125        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.648    47.925    
                         clock uncertainty           -0.108    47.817    
    SLICE_X58Y125        FDCE (Recov_fdce_C_CLR)     -0.154    47.663    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         47.663    
                         arrival time                           0.845    
  -------------------------------------------------------------------
                         slack                                 48.508    

Slack (MET) :             48.508ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clkfbout_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/CLR
                            (recovery check against rising-edge clock clkfbout_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkfbout_clk_wiz_0 rise@50.000ns - clkfbout_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.180ns  (logic 0.259ns (21.946%)  route 0.921ns (78.054%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 48.573 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.025ns
    Clock Pessimism Removal (CPR):    -0.648ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    doc_brown/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  doc_brown/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    doc_brown/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.073    -5.038 r  doc_brown/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.461    -3.577    doc_brown/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  doc_brown/inst/clkf_buf/O
                         net (fo=6849, routed)        1.459    -2.025    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X60Y119        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y119        FDPE (Prop_fdpe_C_Q)         0.259    -1.766 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.921    -0.845    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0][0]
    SLICE_X58Y125        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkfbout_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E19                                               0.000    50.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000    50.000    doc_brown/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    50.851 r  doc_brown/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    51.837    doc_brown/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -6.020    45.817 r  doc_brown/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.352    47.169    doc_brown/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    47.252 r  doc_brown/inst/clkf_buf/O
                         net (fo=6849, routed)        1.321    48.573    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/clk
    SLICE_X58Y125        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.648    47.925    
                         clock uncertainty           -0.108    47.817    
    SLICE_X58Y125        FDCE (Recov_fdce_C_CLR)     -0.154    47.663    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         47.663    
                         arrival time                           0.845    
  -------------------------------------------------------------------
                         slack                                 48.508    

Slack (MET) :             48.508ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clkfbout_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/CLR
                            (recovery check against rising-edge clock clkfbout_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkfbout_clk_wiz_0 rise@50.000ns - clkfbout_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.180ns  (logic 0.259ns (21.946%)  route 0.921ns (78.054%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 48.573 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.025ns
    Clock Pessimism Removal (CPR):    -0.648ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    doc_brown/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  doc_brown/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    doc_brown/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.073    -5.038 r  doc_brown/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.461    -3.577    doc_brown/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  doc_brown/inst/clkf_buf/O
                         net (fo=6849, routed)        1.459    -2.025    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X60Y119        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y119        FDPE (Prop_fdpe_C_Q)         0.259    -1.766 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.921    -0.845    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0][0]
    SLICE_X58Y125        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkfbout_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E19                                               0.000    50.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000    50.000    doc_brown/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    50.851 r  doc_brown/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    51.837    doc_brown/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -6.020    45.817 r  doc_brown/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.352    47.169    doc_brown/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    47.252 r  doc_brown/inst/clkf_buf/O
                         net (fo=6849, routed)        1.321    48.573    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/clk
    SLICE_X58Y125        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.648    47.925    
                         clock uncertainty           -0.108    47.817    
    SLICE_X58Y125        FDCE (Recov_fdce_C_CLR)     -0.154    47.663    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         47.663    
                         arrival time                           0.845    
  -------------------------------------------------------------------
                         slack                                 48.508    

Slack (MET) :             48.508ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clkfbout_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/CLR
                            (recovery check against rising-edge clock clkfbout_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkfbout_clk_wiz_0 rise@50.000ns - clkfbout_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.180ns  (logic 0.259ns (21.946%)  route 0.921ns (78.054%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 48.573 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.025ns
    Clock Pessimism Removal (CPR):    -0.648ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    doc_brown/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  doc_brown/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    doc_brown/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.073    -5.038 r  doc_brown/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.461    -3.577    doc_brown/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  doc_brown/inst/clkf_buf/O
                         net (fo=6849, routed)        1.459    -2.025    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X60Y119        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y119        FDPE (Prop_fdpe_C_Q)         0.259    -1.766 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.921    -0.845    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0][0]
    SLICE_X58Y125        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkfbout_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E19                                               0.000    50.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000    50.000    doc_brown/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    50.851 r  doc_brown/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    51.837    doc_brown/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -6.020    45.817 r  doc_brown/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.352    47.169    doc_brown/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    47.252 r  doc_brown/inst/clkf_buf/O
                         net (fo=6849, routed)        1.321    48.573    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/clk
    SLICE_X58Y125        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.648    47.925    
                         clock uncertainty           -0.108    47.817    
    SLICE_X58Y125        FDCE (Recov_fdce_C_CLR)     -0.154    47.663    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         47.663    
                         arrival time                           0.845    
  -------------------------------------------------------------------
                         slack                                 48.508    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
                            (rising edge-triggered cell FDCE clocked by clkfbout_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock clkfbout_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkfbout_clk_wiz_0 rise@0.000ns - clkfbout_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.100ns (38.465%)  route 0.160ns (61.535%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.515ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    -0.053ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    doc_brown/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  doc_brown/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    doc_brown/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.734    -1.795 r  doc_brown/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.644    -1.151    doc_brown/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  doc_brown/inst/clkf_buf/O
                         net (fo=6849, routed)        0.633    -0.492    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X61Y120        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y120        FDCE (Prop_fdce_C_Q)         0.100    -0.392 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/Q
                         net (fo=2, routed)           0.160    -0.232    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/clr_abort_rd
    SLICE_X62Y120        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    doc_brown/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  doc_brown/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    doc_brown/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.160    -2.089 r  doc_brown/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.693    -1.396    doc_brown/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  doc_brown/inst/clkf_buf/O
                         net (fo=6849, routed)        0.851    -0.515    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/clk
    SLICE_X62Y120        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/C
                         clock pessimism              0.053    -0.462    
    SLICE_X62Y120        FDCE (Remov_fdce_C_CLR)     -0.050    -0.512    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                          0.512    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clkfbout_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clkfbout_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkfbout_clk_wiz_0 rise@0.000ns - clkfbout_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.118ns (43.554%)  route 0.153ns (56.446%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.510ns
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    -0.053ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    doc_brown/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  doc_brown/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    doc_brown/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.734    -1.795 r  doc_brown/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.644    -1.151    doc_brown/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  doc_brown/inst/clkf_buf/O
                         net (fo=6849, routed)        0.635    -0.490    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X62Y117        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y117        FDPE (Prop_fdpe_C_Q)         0.118    -0.372 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.153    -0.219    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][0]
    SLICE_X60Y116        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    doc_brown/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  doc_brown/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    doc_brown/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.160    -2.089 r  doc_brown/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.693    -1.396    doc_brown/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  doc_brown/inst/clkf_buf/O
                         net (fo=6849, routed)        0.856    -0.510    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X60Y116        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism              0.053    -0.457    
    SLICE_X60Y116        FDCE (Remov_fdce_C_CLR)     -0.050    -0.507    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clkfbout_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clkfbout_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkfbout_clk_wiz_0 rise@0.000ns - clkfbout_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.118ns (43.554%)  route 0.153ns (56.446%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.510ns
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    -0.053ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    doc_brown/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  doc_brown/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    doc_brown/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.734    -1.795 r  doc_brown/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.644    -1.151    doc_brown/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  doc_brown/inst/clkf_buf/O
                         net (fo=6849, routed)        0.635    -0.490    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X62Y117        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y117        FDPE (Prop_fdpe_C_Q)         0.118    -0.372 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.153    -0.219    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][0]
    SLICE_X60Y116        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    doc_brown/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  doc_brown/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    doc_brown/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.160    -2.089 r  doc_brown/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.693    -1.396    doc_brown/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  doc_brown/inst/clkf_buf/O
                         net (fo=6849, routed)        0.856    -0.510    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X60Y116        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism              0.053    -0.457    
    SLICE_X60Y116        FDCE (Remov_fdce_C_CLR)     -0.050    -0.507    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clkfbout_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clkfbout_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkfbout_clk_wiz_0 rise@0.000ns - clkfbout_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.118ns (43.554%)  route 0.153ns (56.446%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.510ns
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    -0.053ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    doc_brown/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  doc_brown/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    doc_brown/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.734    -1.795 r  doc_brown/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.644    -1.151    doc_brown/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  doc_brown/inst/clkf_buf/O
                         net (fo=6849, routed)        0.635    -0.490    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X62Y117        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y117        FDPE (Prop_fdpe_C_Q)         0.118    -0.372 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.153    -0.219    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][0]
    SLICE_X60Y116        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    doc_brown/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  doc_brown/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    doc_brown/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.160    -2.089 r  doc_brown/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.693    -1.396    doc_brown/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  doc_brown/inst/clkf_buf/O
                         net (fo=6849, routed)        0.856    -0.510    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X60Y116        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism              0.053    -0.457    
    SLICE_X60Y116        FDCE (Remov_fdce_C_CLR)     -0.050    -0.507    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clkfbout_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clkfbout_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkfbout_clk_wiz_0 rise@0.000ns - clkfbout_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.118ns (43.554%)  route 0.153ns (56.446%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.510ns
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    -0.053ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    doc_brown/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  doc_brown/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    doc_brown/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.734    -1.795 r  doc_brown/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.644    -1.151    doc_brown/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  doc_brown/inst/clkf_buf/O
                         net (fo=6849, routed)        0.635    -0.490    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X62Y117        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y117        FDPE (Prop_fdpe_C_Q)         0.118    -0.372 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.153    -0.219    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][0]
    SLICE_X60Y116        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    doc_brown/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  doc_brown/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    doc_brown/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.160    -2.089 r  doc_brown/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.693    -1.396    doc_brown/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  doc_brown/inst/clkf_buf/O
                         net (fo=6849, routed)        0.856    -0.510    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X60Y116        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism              0.053    -0.457    
    SLICE_X60Y116        FDCE (Remov_fdce_C_CLR)     -0.050    -0.507    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkfbout_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/CLR
                            (removal check against rising-edge clock clkfbout_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkfbout_clk_wiz_0 rise@0.000ns - clkfbout_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.118ns (42.264%)  route 0.161ns (57.736%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.516ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.053ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    doc_brown/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  doc_brown/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    doc_brown/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.734    -1.795 r  doc_brown/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.644    -1.151    doc_brown/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  doc_brown/inst/clkf_buf/O
                         net (fo=6849, routed)        0.630    -0.495    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X62Y122        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y122        FDRE (Prop_fdre_C_Q)         0.118    -0.377 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=166, routed)         0.161    -0.216    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X60Y122        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    doc_brown/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  doc_brown/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    doc_brown/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.160    -2.089 r  doc_brown/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.693    -1.396    doc_brown/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  doc_brown/inst/clkf_buf/O
                         net (fo=6849, routed)        0.850    -0.516    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X60Y122        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/C
                         clock pessimism              0.053    -0.463    
    SLICE_X60Y122        FDCE (Remov_fdce_C_CLR)     -0.050    -0.513    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]
  -------------------------------------------------------------------
                         required time                          0.513    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkfbout_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/CLR
                            (removal check against rising-edge clock clkfbout_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkfbout_clk_wiz_0 rise@0.000ns - clkfbout_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.118ns (42.264%)  route 0.161ns (57.736%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.516ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.053ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    doc_brown/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  doc_brown/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    doc_brown/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.734    -1.795 r  doc_brown/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.644    -1.151    doc_brown/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  doc_brown/inst/clkf_buf/O
                         net (fo=6849, routed)        0.630    -0.495    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X62Y122        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y122        FDRE (Prop_fdre_C_Q)         0.118    -0.377 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=166, routed)         0.161    -0.216    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X60Y122        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    doc_brown/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  doc_brown/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    doc_brown/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.160    -2.089 r  doc_brown/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.693    -1.396    doc_brown/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  doc_brown/inst/clkf_buf/O
                         net (fo=6849, routed)        0.850    -0.516    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X60Y122        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/C
                         clock pessimism              0.053    -0.463    
    SLICE_X60Y122        FDCE (Remov_fdce_C_CLR)     -0.050    -0.513    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]
  -------------------------------------------------------------------
                         required time                          0.513    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkfbout_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[1]/CLR
                            (removal check against rising-edge clock clkfbout_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkfbout_clk_wiz_0 rise@0.000ns - clkfbout_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.118ns (42.264%)  route 0.161ns (57.736%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.516ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.053ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    doc_brown/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  doc_brown/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    doc_brown/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.734    -1.795 r  doc_brown/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.644    -1.151    doc_brown/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  doc_brown/inst/clkf_buf/O
                         net (fo=6849, routed)        0.630    -0.495    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X62Y122        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y122        FDRE (Prop_fdre_C_Q)         0.118    -0.377 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=166, routed)         0.161    -0.216    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X60Y122        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    doc_brown/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  doc_brown/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    doc_brown/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.160    -2.089 r  doc_brown/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.693    -1.396    doc_brown/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  doc_brown/inst/clkf_buf/O
                         net (fo=6849, routed)        0.850    -0.516    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X60Y122        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[1]/C
                         clock pessimism              0.053    -0.463    
    SLICE_X60Y122        FDCE (Remov_fdce_C_CLR)     -0.050    -0.513    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[1]
  -------------------------------------------------------------------
                         required time                          0.513    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clkfbout_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock clkfbout_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkfbout_clk_wiz_0 rise@0.000ns - clkfbout_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.118ns (41.942%)  route 0.163ns (58.058%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.511ns
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    -0.053ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    doc_brown/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  doc_brown/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    doc_brown/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.734    -1.795 r  doc_brown/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.644    -1.151    doc_brown/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  doc_brown/inst/clkf_buf/O
                         net (fo=6849, routed)        0.635    -0.490    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X62Y117        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y117        FDPE (Prop_fdpe_C_Q)         0.118    -0.372 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.163    -0.209    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X60Y117        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    doc_brown/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  doc_brown/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    doc_brown/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.160    -2.089 r  doc_brown/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.693    -1.396    doc_brown/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  doc_brown/inst/clkf_buf/O
                         net (fo=6849, routed)        0.855    -0.511    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/clk
    SLICE_X60Y117        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism              0.053    -0.458    
    SLICE_X60Y117        FDCE (Remov_fdce_C_CLR)     -0.050    -0.508    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.508    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clkfbout_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock clkfbout_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkfbout_clk_wiz_0 rise@0.000ns - clkfbout_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.118ns (41.942%)  route 0.163ns (58.058%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.511ns
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    -0.053ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    doc_brown/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  doc_brown/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    doc_brown/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.734    -1.795 r  doc_brown/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.644    -1.151    doc_brown/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  doc_brown/inst/clkf_buf/O
                         net (fo=6849, routed)        0.635    -0.490    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X62Y117        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y117        FDPE (Prop_fdpe_C_Q)         0.118    -0.372 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.163    -0.209    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X60Y117        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    doc_brown/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  doc_brown/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    doc_brown/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.160    -2.089 r  doc_brown/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.693    -1.396    doc_brown/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  doc_brown/inst/clkf_buf/O
                         net (fo=6849, routed)        0.855    -0.511    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/clk
    SLICE_X60Y117        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism              0.053    -0.458    
    SLICE_X60Y117        FDCE (Remov_fdce_C_CLR)     -0.050    -0.508    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.508    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.299    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  To Clock:  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       27.149ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.270ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.149ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        2.565ns  (logic 0.448ns (17.467%)  route 2.117ns (82.533%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.970ns = ( 34.970 - 30.000 ) 
    Source Clock Delay      (SCD):    5.771ns
    Clock Pessimism Removal (CPR):    0.762ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           4.226     4.226    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.319 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         1.452     5.771    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X68Y121        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y121        FDCE (Prop_fdce_C_Q)         0.236     6.007 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/Q
                         net (fo=3, routed)           0.575     6.582    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCOMMAND_GRP[1]
    SLICE_X68Y121        LUT6 (Prop_lut6_I0_O)        0.126     6.708 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[2]_i_2/O
                         net (fo=9, routed)           0.489     7.198    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[2]_i_2_n_0
    SLICE_X66Y122        LUT6 (Prop_lut6_I0_O)        0.043     7.241 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=23, routed)          0.351     7.592    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[17]
    SLICE_X63Y122        LUT2 (Prop_lut2_I0_O)        0.043     7.635 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          0.701     8.336    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/AR[0]
    SLICE_X59Y119        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.562    33.562    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    33.645 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         1.325    34.970    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/idrck
    SLICE_X59Y119        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[12]/C
                         clock pessimism              0.762    35.732    
                         clock uncertainty           -0.035    35.697    
    SLICE_X59Y119        FDCE (Recov_fdce_C_CLR)     -0.212    35.485    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[12]
  -------------------------------------------------------------------
                         required time                         35.485    
                         arrival time                          -8.336    
  -------------------------------------------------------------------
                         slack                                 27.149    

Slack (MET) :             27.149ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        2.565ns  (logic 0.448ns (17.467%)  route 2.117ns (82.533%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.970ns = ( 34.970 - 30.000 ) 
    Source Clock Delay      (SCD):    5.771ns
    Clock Pessimism Removal (CPR):    0.762ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           4.226     4.226    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.319 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         1.452     5.771    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X68Y121        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y121        FDCE (Prop_fdce_C_Q)         0.236     6.007 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/Q
                         net (fo=3, routed)           0.575     6.582    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCOMMAND_GRP[1]
    SLICE_X68Y121        LUT6 (Prop_lut6_I0_O)        0.126     6.708 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[2]_i_2/O
                         net (fo=9, routed)           0.489     7.198    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[2]_i_2_n_0
    SLICE_X66Y122        LUT6 (Prop_lut6_I0_O)        0.043     7.241 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=23, routed)          0.351     7.592    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[17]
    SLICE_X63Y122        LUT2 (Prop_lut2_I0_O)        0.043     7.635 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          0.701     8.336    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/AR[0]
    SLICE_X59Y119        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.562    33.562    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    33.645 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         1.325    34.970    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/idrck
    SLICE_X59Y119        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[13]/C
                         clock pessimism              0.762    35.732    
                         clock uncertainty           -0.035    35.697    
    SLICE_X59Y119        FDCE (Recov_fdce_C_CLR)     -0.212    35.485    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[13]
  -------------------------------------------------------------------
                         required time                         35.485    
                         arrival time                          -8.336    
  -------------------------------------------------------------------
                         slack                                 27.149    

Slack (MET) :             27.149ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        2.565ns  (logic 0.448ns (17.467%)  route 2.117ns (82.533%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.970ns = ( 34.970 - 30.000 ) 
    Source Clock Delay      (SCD):    5.771ns
    Clock Pessimism Removal (CPR):    0.762ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           4.226     4.226    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.319 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         1.452     5.771    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X68Y121        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y121        FDCE (Prop_fdce_C_Q)         0.236     6.007 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/Q
                         net (fo=3, routed)           0.575     6.582    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCOMMAND_GRP[1]
    SLICE_X68Y121        LUT6 (Prop_lut6_I0_O)        0.126     6.708 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[2]_i_2/O
                         net (fo=9, routed)           0.489     7.198    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[2]_i_2_n_0
    SLICE_X66Y122        LUT6 (Prop_lut6_I0_O)        0.043     7.241 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=23, routed)          0.351     7.592    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[17]
    SLICE_X63Y122        LUT2 (Prop_lut2_I0_O)        0.043     7.635 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          0.701     8.336    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/AR[0]
    SLICE_X59Y119        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.562    33.562    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    33.645 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         1.325    34.970    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/idrck
    SLICE_X59Y119        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[14]/C
                         clock pessimism              0.762    35.732    
                         clock uncertainty           -0.035    35.697    
    SLICE_X59Y119        FDCE (Recov_fdce_C_CLR)     -0.212    35.485    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[14]
  -------------------------------------------------------------------
                         required time                         35.485    
                         arrival time                          -8.336    
  -------------------------------------------------------------------
                         slack                                 27.149    

Slack (MET) :             27.149ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        2.565ns  (logic 0.448ns (17.467%)  route 2.117ns (82.533%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.970ns = ( 34.970 - 30.000 ) 
    Source Clock Delay      (SCD):    5.771ns
    Clock Pessimism Removal (CPR):    0.762ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           4.226     4.226    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.319 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         1.452     5.771    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X68Y121        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y121        FDCE (Prop_fdce_C_Q)         0.236     6.007 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/Q
                         net (fo=3, routed)           0.575     6.582    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCOMMAND_GRP[1]
    SLICE_X68Y121        LUT6 (Prop_lut6_I0_O)        0.126     6.708 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[2]_i_2/O
                         net (fo=9, routed)           0.489     7.198    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[2]_i_2_n_0
    SLICE_X66Y122        LUT6 (Prop_lut6_I0_O)        0.043     7.241 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=23, routed)          0.351     7.592    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[17]
    SLICE_X63Y122        LUT2 (Prop_lut2_I0_O)        0.043     7.635 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          0.701     8.336    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/AR[0]
    SLICE_X59Y119        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.562    33.562    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    33.645 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         1.325    34.970    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/idrck
    SLICE_X59Y119        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[15]/C
                         clock pessimism              0.762    35.732    
                         clock uncertainty           -0.035    35.697    
    SLICE_X59Y119        FDCE (Recov_fdce_C_CLR)     -0.212    35.485    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[15]
  -------------------------------------------------------------------
                         required time                         35.485    
                         arrival time                          -8.336    
  -------------------------------------------------------------------
                         slack                                 27.149    

Slack (MET) :             27.234ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[0]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        2.479ns  (logic 0.448ns (18.069%)  route 2.031ns (81.931%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.970ns = ( 34.970 - 30.000 ) 
    Source Clock Delay      (SCD):    5.771ns
    Clock Pessimism Removal (CPR):    0.762ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           4.226     4.226    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.319 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         1.452     5.771    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X68Y121        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y121        FDCE (Prop_fdce_C_Q)         0.236     6.007 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/Q
                         net (fo=3, routed)           0.575     6.582    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCOMMAND_GRP[1]
    SLICE_X68Y121        LUT6 (Prop_lut6_I0_O)        0.126     6.708 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[2]_i_2/O
                         net (fo=9, routed)           0.489     7.198    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[2]_i_2_n_0
    SLICE_X66Y122        LUT6 (Prop_lut6_I0_O)        0.043     7.241 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=23, routed)          0.351     7.592    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[17]
    SLICE_X63Y122        LUT2 (Prop_lut2_I0_O)        0.043     7.635 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          0.616     8.251    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/AR[0]
    SLICE_X59Y118        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.562    33.562    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    33.645 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         1.325    34.970    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/idrck
    SLICE_X59Y118        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[0]/C
                         clock pessimism              0.762    35.732    
                         clock uncertainty           -0.035    35.697    
    SLICE_X59Y118        FDCE (Recov_fdce_C_CLR)     -0.212    35.485    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[0]
  -------------------------------------------------------------------
                         required time                         35.485    
                         arrival time                          -8.251    
  -------------------------------------------------------------------
                         slack                                 27.234    

Slack (MET) :             27.250ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        2.526ns  (logic 0.448ns (17.736%)  route 2.078ns (82.264%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.974ns = ( 34.974 - 30.000 ) 
    Source Clock Delay      (SCD):    5.771ns
    Clock Pessimism Removal (CPR):    0.762ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           4.226     4.226    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.319 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         1.452     5.771    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X68Y121        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y121        FDCE (Prop_fdce_C_Q)         0.236     6.007 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/Q
                         net (fo=3, routed)           0.575     6.582    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCOMMAND_GRP[1]
    SLICE_X68Y121        LUT6 (Prop_lut6_I0_O)        0.126     6.708 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[2]_i_2/O
                         net (fo=9, routed)           0.489     7.198    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[2]_i_2_n_0
    SLICE_X66Y122        LUT6 (Prop_lut6_I0_O)        0.043     7.241 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=23, routed)          0.351     7.592    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[17]
    SLICE_X63Y122        LUT2 (Prop_lut2_I0_O)        0.043     7.635 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          0.662     8.297    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/AR[0]
    SLICE_X56Y114        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.562    33.562    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    33.645 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         1.329    34.974    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/idrck
    SLICE_X56Y114        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[12]/C
                         clock pessimism              0.762    35.736    
                         clock uncertainty           -0.035    35.701    
    SLICE_X56Y114        FDCE (Recov_fdce_C_CLR)     -0.154    35.547    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[12]
  -------------------------------------------------------------------
                         required time                         35.547    
                         arrival time                          -8.297    
  -------------------------------------------------------------------
                         slack                                 27.250    

Slack (MET) :             27.268ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        2.506ns  (logic 0.448ns (17.877%)  route 2.058ns (82.123%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.030ns = ( 35.030 - 30.000 ) 
    Source Clock Delay      (SCD):    5.771ns
    Clock Pessimism Removal (CPR):    0.762ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           4.226     4.226    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.319 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         1.452     5.771    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X68Y121        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y121        FDCE (Prop_fdce_C_Q)         0.236     6.007 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/Q
                         net (fo=3, routed)           0.575     6.582    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCOMMAND_GRP[1]
    SLICE_X68Y121        LUT6 (Prop_lut6_I0_O)        0.126     6.708 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[2]_i_2/O
                         net (fo=9, routed)           0.489     7.198    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[2]_i_2_n_0
    SLICE_X66Y122        LUT6 (Prop_lut6_I0_O)        0.043     7.241 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=23, routed)          0.351     7.592    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[17]
    SLICE_X63Y122        LUT2 (Prop_lut2_I0_O)        0.043     7.635 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          0.642     8.277    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/AR[0]
    SLICE_X55Y115        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.562    33.562    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    33.645 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         1.385    35.030    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/idrck
    SLICE_X55Y115        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/C
                         clock pessimism              0.762    35.792    
                         clock uncertainty           -0.035    35.757    
    SLICE_X55Y115        FDCE (Recov_fdce_C_CLR)     -0.212    35.545    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]
  -------------------------------------------------------------------
                         required time                         35.545    
                         arrival time                          -8.277    
  -------------------------------------------------------------------
                         slack                                 27.268    

Slack (MET) :             27.268ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        2.506ns  (logic 0.448ns (17.877%)  route 2.058ns (82.123%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.030ns = ( 35.030 - 30.000 ) 
    Source Clock Delay      (SCD):    5.771ns
    Clock Pessimism Removal (CPR):    0.762ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           4.226     4.226    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.319 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         1.452     5.771    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X68Y121        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y121        FDCE (Prop_fdce_C_Q)         0.236     6.007 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/Q
                         net (fo=3, routed)           0.575     6.582    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCOMMAND_GRP[1]
    SLICE_X68Y121        LUT6 (Prop_lut6_I0_O)        0.126     6.708 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[2]_i_2/O
                         net (fo=9, routed)           0.489     7.198    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[2]_i_2_n_0
    SLICE_X66Y122        LUT6 (Prop_lut6_I0_O)        0.043     7.241 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=23, routed)          0.351     7.592    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[17]
    SLICE_X63Y122        LUT2 (Prop_lut2_I0_O)        0.043     7.635 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          0.642     8.277    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/AR[0]
    SLICE_X55Y115        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.562    33.562    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    33.645 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         1.385    35.030    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/idrck
    SLICE_X55Y115        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/C
                         clock pessimism              0.762    35.792    
                         clock uncertainty           -0.035    35.757    
    SLICE_X55Y115        FDCE (Recov_fdce_C_CLR)     -0.212    35.545    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]
  -------------------------------------------------------------------
                         required time                         35.545    
                         arrival time                          -8.277    
  -------------------------------------------------------------------
                         slack                                 27.268    

Slack (MET) :             27.268ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        2.506ns  (logic 0.448ns (17.877%)  route 2.058ns (82.123%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.030ns = ( 35.030 - 30.000 ) 
    Source Clock Delay      (SCD):    5.771ns
    Clock Pessimism Removal (CPR):    0.762ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           4.226     4.226    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.319 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         1.452     5.771    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X68Y121        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y121        FDCE (Prop_fdce_C_Q)         0.236     6.007 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/Q
                         net (fo=3, routed)           0.575     6.582    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCOMMAND_GRP[1]
    SLICE_X68Y121        LUT6 (Prop_lut6_I0_O)        0.126     6.708 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[2]_i_2/O
                         net (fo=9, routed)           0.489     7.198    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[2]_i_2_n_0
    SLICE_X66Y122        LUT6 (Prop_lut6_I0_O)        0.043     7.241 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=23, routed)          0.351     7.592    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[17]
    SLICE_X63Y122        LUT2 (Prop_lut2_I0_O)        0.043     7.635 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          0.642     8.277    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/AR[0]
    SLICE_X55Y115        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.562    33.562    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    33.645 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         1.385    35.030    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/idrck
    SLICE_X55Y115        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[6]/C
                         clock pessimism              0.762    35.792    
                         clock uncertainty           -0.035    35.757    
    SLICE_X55Y115        FDCE (Recov_fdce_C_CLR)     -0.212    35.545    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[6]
  -------------------------------------------------------------------
                         required time                         35.545    
                         arrival time                          -8.277    
  -------------------------------------------------------------------
                         slack                                 27.268    

Slack (MET) :             27.268ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        2.506ns  (logic 0.448ns (17.877%)  route 2.058ns (82.123%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.030ns = ( 35.030 - 30.000 ) 
    Source Clock Delay      (SCD):    5.771ns
    Clock Pessimism Removal (CPR):    0.762ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           4.226     4.226    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.319 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         1.452     5.771    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X68Y121        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y121        FDCE (Prop_fdce_C_Q)         0.236     6.007 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/Q
                         net (fo=3, routed)           0.575     6.582    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCOMMAND_GRP[1]
    SLICE_X68Y121        LUT6 (Prop_lut6_I0_O)        0.126     6.708 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[2]_i_2/O
                         net (fo=9, routed)           0.489     7.198    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[2]_i_2_n_0
    SLICE_X66Y122        LUT6 (Prop_lut6_I0_O)        0.043     7.241 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=23, routed)          0.351     7.592    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[17]
    SLICE_X63Y122        LUT2 (Prop_lut2_I0_O)        0.043     7.635 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          0.642     8.277    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/AR[0]
    SLICE_X55Y115        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.562    33.562    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    33.645 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         1.385    35.030    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/idrck
    SLICE_X55Y115        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/C
                         clock pessimism              0.762    35.792    
                         clock uncertainty           -0.035    35.757    
    SLICE_X55Y115        FDCE (Recov_fdce_C_CLR)     -0.212    35.545    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]
  -------------------------------------------------------------------
                         required time                         35.545    
                         arrival time                          -8.277    
  -------------------------------------------------------------------
                         slack                                 27.268    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.091ns (47.180%)  route 0.102ns (52.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.550ns
    Source Clock Delay      (SCD):    2.928ns
    Clock Pessimism Removal (CPR):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.271     2.271    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.297 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         0.631     2.928    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/idrck
    SLICE_X63Y119        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y119        FDPE (Prop_fdpe_C_Q)         0.091     3.019 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.102     3.121    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X62Y119        FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.670     2.670    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.700 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         0.850     3.550    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/idrck
    SLICE_X62Y119        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.611     2.939    
    SLICE_X62Y119        FDPE (Remov_fdpe_C_PRE)     -0.088     2.851    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -2.851    
                         arrival time                           3.121    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.118ns (44.708%)  route 0.146ns (55.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.557ns
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.591ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.271     2.271    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.297 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         0.636     2.933    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/idrck
    SLICE_X60Y114        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y114        FDPE (Prop_fdpe_C_Q)         0.118     3.051 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.146     3.197    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X58Y114        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.670     2.670    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.700 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         0.857     3.557    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/idrck
    SLICE_X58Y114        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.591     2.966    
    SLICE_X58Y114        FDCE (Remov_fdce_C_CLR)     -0.050     2.916    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.916    
                         arrival time                           3.197    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.118ns (44.708%)  route 0.146ns (55.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.557ns
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.591ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.271     2.271    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.297 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         0.636     2.933    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/idrck
    SLICE_X60Y114        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y114        FDPE (Prop_fdpe_C_Q)         0.118     3.051 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.146     3.197    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X58Y114        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.670     2.670    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.700 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         0.857     3.557    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/idrck
    SLICE_X58Y114        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.591     2.966    
    SLICE_X58Y114        FDCE (Remov_fdce_C_CLR)     -0.050     2.916    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.916    
                         arrival time                           3.197    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.118ns (44.708%)  route 0.146ns (55.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.557ns
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.591ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.271     2.271    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.297 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         0.636     2.933    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/idrck
    SLICE_X60Y114        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y114        FDPE (Prop_fdpe_C_Q)         0.118     3.051 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.146     3.197    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X58Y114        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.670     2.670    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.700 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         0.857     3.557    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/idrck
    SLICE_X58Y114        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism             -0.591     2.966    
    SLICE_X58Y114        FDCE (Remov_fdce_C_CLR)     -0.050     2.916    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.916    
                         arrival time                           3.197    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.118ns (44.708%)  route 0.146ns (55.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.557ns
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.591ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.271     2.271    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.297 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         0.636     2.933    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/idrck
    SLICE_X60Y114        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y114        FDPE (Prop_fdpe_C_Q)         0.118     3.051 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.146     3.197    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X58Y114        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.670     2.670    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.700 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         0.857     3.557    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/idrck
    SLICE_X58Y114        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism             -0.591     2.966    
    SLICE_X58Y114        FDCE (Remov_fdce_C_CLR)     -0.050     2.916    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.916    
                         arrival time                           3.197    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.118ns (44.708%)  route 0.146ns (55.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.557ns
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.591ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.271     2.271    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.297 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         0.636     2.933    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/idrck
    SLICE_X60Y114        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y114        FDPE (Prop_fdpe_C_Q)         0.118     3.051 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.146     3.197    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X58Y114        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.670     2.670    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.700 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         0.857     3.557    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/idrck
    SLICE_X58Y114        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism             -0.591     2.966    
    SLICE_X58Y114        FDCE (Remov_fdce_C_CLR)     -0.050     2.916    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.916    
                         arrival time                           3.197    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.118ns (44.708%)  route 0.146ns (55.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.557ns
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.591ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.271     2.271    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.297 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         0.636     2.933    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/idrck
    SLICE_X60Y114        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y114        FDPE (Prop_fdpe_C_Q)         0.118     3.051 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.146     3.197    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X58Y114        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.670     2.670    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.700 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         0.857     3.557    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/idrck
    SLICE_X58Y114        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism             -0.591     2.966    
    SLICE_X58Y114        FDCE (Remov_fdce_C_CLR)     -0.050     2.916    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.916    
                         arrival time                           3.197    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.118ns (44.708%)  route 0.146ns (55.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.557ns
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.591ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.271     2.271    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.297 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         0.636     2.933    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/idrck
    SLICE_X60Y114        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y114        FDPE (Prop_fdpe_C_Q)         0.118     3.051 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.146     3.197    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X58Y114        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.670     2.670    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.700 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         0.857     3.557    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/idrck
    SLICE_X58Y114        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism             -0.591     2.966    
    SLICE_X58Y114        FDCE (Remov_fdce_C_CLR)     -0.050     2.916    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.916    
                         arrival time                           3.197    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.118ns (45.292%)  route 0.143ns (54.708%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.552ns
    Source Clock Delay      (SCD):    2.930ns
    Clock Pessimism Removal (CPR):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.271     2.271    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.297 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         0.633     2.930    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/idrck
    SLICE_X58Y118        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y118        FDPE (Prop_fdpe_C_Q)         0.118     3.048 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=14, routed)          0.143     3.191    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][0]
    SLICE_X56Y119        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.670     2.670    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.700 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         0.852     3.552    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/idrck
    SLICE_X56Y119        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism             -0.611     2.941    
    SLICE_X56Y119        FDCE (Remov_fdce_C_CLR)     -0.050     2.891    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.891    
                         arrival time                           3.191    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.118ns (45.292%)  route 0.143ns (54.708%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.552ns
    Source Clock Delay      (SCD):    2.930ns
    Clock Pessimism Removal (CPR):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.271     2.271    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.297 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         0.633     2.930    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/idrck
    SLICE_X58Y118        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y118        FDPE (Prop_fdpe_C_Q)         0.118     3.048 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=14, routed)          0.143     3.191    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][0]
    SLICE_X56Y119        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.670     2.670    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.700 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         0.852     3.552    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/idrck
    SLICE_X56Y119        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism             -0.611     2.941    
    SLICE_X56Y119        FDCE (Remov_fdce_C_CLR)     -0.050     2.891    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.891    
                         arrival time                           3.191    
  -------------------------------------------------------------------
                         slack                                  0.300    





