2019,Concurrency and Computation,"Evaluating optimizations that reduce global memory accesses of stencil computations in GPGPUs.",Thiago Carrijo Nasciutti; Jairo Panetta; Pedro Pais Lopes,https://doi.org/10.1002/cpe.4929,null,J,no_arxiv,2
2017,Concurrency and Computation,"Portability with efficiency of the advection of BRAMS between multi-core and many-core architectures.",Manoel Baptista Silva Junior; Jairo Panetta; Stephan Stephany,https://doi.org/10.1002/cpe.3959,null,J,no_arxiv,0
