# Copyright (c) 2022, TOKITA Hiroshi
# SPDX-License-Identifier: Apache-2.0

description: |
  GD32VF103 PREDVn divider

  Outputs the frequency obtained by dividing input frequency
  by the clock-div value.
  The input is can select HXTAL and PLL1.
  (PLL1 is PREDV0 case only.)

compatible: "gd32,gd32vf103-predv"

include: fixed-factor-clock.yaml

properties:
    clock-div:
      enum:
        - 1
        - 2
        - 3
        - 4
        - 5
        - 6
        - 7
        - 8
        - 9
        - 10
        - 11
        - 12
        - 13
        - 14
        - 15
        - 16
