<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN" "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <title>DBGWCR&lt;n&gt;_EL1</title>
    <link href="insn.css" rel="stylesheet" type="text/css"/>
  </head>
  <body><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h1 class="register-section">DBGWCR&lt;n&gt;_EL1, Debug Watchpoint Control Registers, n = 0 - 15</h1><p>The DBGWCR&lt;n&gt;_EL1 characteristics are:</p><h2>Purpose</h2>
        <p>Holds control information for a watchpoint. Forms watchpoint n together with value register <a href="ext-dbgwvrn_el1.html">DBGWVR&lt;n&gt;_EL1</a>.</p>
      <h2>Configuration</h2><p>External register DBGWCR&lt;n&gt;_EL1 bits [63:0] are architecturally mapped to AArch64 System register <a href="AArch64-dbgwcrn_el1.html">DBGWCR&lt;n&gt;_EL1[63:0]</a>.</p><p>External register DBGWCR&lt;n&gt;_EL1 bits [31:0] are architecturally mapped to AArch32 System register <a href="AArch32-dbgwcrn.html">DBGWCR&lt;n&gt;[31:0]</a>.</p><p>DBGWCR&lt;n&gt;_EL1 is in the Core power domain.
    </p>
        <p>If watchpoint n is not implemented then accesses to this register are:</p>

      
        <ul>
<li>When IsCorePowered() &amp;&amp; !DoubleLockStatus() &amp;&amp; !OSLockStatus() &amp;&amp; AllowExternalDebugAccess(), <span class="arm-defined-word">RES0</span>.
</li><li>Otherwise, a <span class="arm-defined-word">CONSTRAINED UNPREDICTABLE</span> choice of <span class="arm-defined-word">RES0</span> or ERROR.
</li></ul>
      <h2>Attributes</h2>
        <p>DBGWCR&lt;n&gt;_EL1 is a 64-bit register.</p>
      <h2>Field descriptions</h2><table class="regdiagram"><thead><tr><td>63</td><td>62</td><td>61</td><td>60</td><td>59</td><td>58</td><td>57</td><td>56</td><td>55</td><td>54</td><td>53</td><td>52</td><td>51</td><td>50</td><td>49</td><td>48</td><td>47</td><td>46</td><td>45</td><td>44</td><td>43</td><td>42</td><td>41</td><td>40</td><td>39</td><td>38</td><td>37</td><td>36</td><td>35</td><td>34</td><td>33</td><td>32</td></tr></thead><tfoot><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></tfoot><tbody><tr class="firstrow"><td class="lr" colspan="32"><a href="#fieldset_0-63_32">RES0</a></td></tr><tr class="firstrow"><td class="lr" colspan="2"><a href="#fieldset_0-31_30-1">LBNX</a></td><td class="lr" colspan="1"><a href="#fieldset_0-29_29-1">SSCE</a></td><td class="lr" colspan="5"><a href="#fieldset_0-28_24">MASK</a></td><td class="lr" colspan="3"><a href="#fieldset_0-23_21">RES0</a></td><td class="lr" colspan="1"><a href="#fieldset_0-20_20">WT</a></td><td class="lr" colspan="4"><a href="#fieldset_0-19_16">LBN</a></td><td class="lr" colspan="2"><a href="#fieldset_0-15_14">SSC</a></td><td class="lr" colspan="1"><a href="#fieldset_0-13_13">HMC</a></td><td class="lr" colspan="8"><a href="#fieldset_0-12_5">BAS</a></td><td class="lr" colspan="2"><a href="#fieldset_0-4_3">LSC</a></td><td class="lr" colspan="2"><a href="#fieldset_0-2_1">PAC</a></td><td class="lr" colspan="1"><a href="#fieldset_0-0_0">E</a></td></tr></tbody></table><div class="text_before_fields">
    <p>When the E field is zero, all the other fields in the register are ignored.</p>
  </div><h4 id="fieldset_0-63_32">Bits [63:32]</h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_0-31_30-1">LBNX, bits [31:30]<span class="condition"><br/>When FEAT_Debugv8p9 is implemented:
                        </span></h4><div class="field"><p>Linked Breakpoint Number.</p>
<p>For Linked data address watchpoints, with DBGWCR&lt;n&gt;_EL1.LBN, specifies the index of the breakpoint linked to.</p>
<p>For all other watchpoint types, this field is ignored and reads of the register return an <span class="arm-defined-word">UNKNOWN</span> value.</p>
      <p>This field extends DBGWCR&lt;n&gt;_EL1.LBN to support up to 64 implemented breakpoints.</p>
    <p>The reset behavior of this field is:</p><ul><li>On a Cold reset, 
      this field resets
       to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</li></ul></div><h4 id="fieldset_0-31_30-2"><span class="condition"><br/>Otherwise:
                        </span></h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_0-29_29-1">SSCE, bit [29]<span class="condition"><br/>When FEAT_RME is implemented:
                        </span></h4><div class="field"><p>Security State Control Extended.</p>
<p>The fields that indicate when the watchpoint can be generated are:
HMC, PAC, SSC, and SSCE.
These fields must be considered in combination, and the values that are permitted for these fields are constrained.</p><p>The reset behavior of this field is:</p><ul><li>On a Cold reset, 
      this field resets
       to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</li></ul></div><h4 id="fieldset_0-29_29-2"><span class="condition"><br/>Otherwise:
                        </span></h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_0-28_24">MASK, bits [28:24]</h4><div class="field">
      <p>Address Mask. Only objects up to 2GB can be watched using a single mask.</p>
    <table class="valuetable"><tr><th>MASK</th><th>Meaning</th></tr><tr><td class="bitfield">0b00000</td><td>
          <p>No mask.</p>
        </td></tr><tr><td class="bitfield">0b00011..0b11111</td><td>
          <p>Number of address bits masked.</p>
        </td></tr></table><p>All other values are reserved.</p>
<p>Indicates the number of masked address bits, from <span class="binarynumber">0b00011</span> masking 3 address bits (<span class="hexnumber">0x00000007</span> mask for address) to <span class="binarynumber">0b11111</span> masking 31 address bits (<span class="hexnumber">0x7FFFFFFF</span> mask for address).</p>
<p>If programmed with a reserved value, the watchpoint behaves as if either:</p>
<ul>
<li>DBGWCR&lt;n&gt;_EL1.MASK has been programmed with a defined value, which might be 0 (no mask), other than for a direct read of DBGWCR&lt;n&gt;_EL1.
</li><li>The watchpoint is disabled.
</li></ul><p>The reset behavior of this field is:</p><ul><li>On a Cold reset, 
      this field resets
       to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</li></ul></div><h4 id="fieldset_0-23_21">Bits [23:21]</h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_0-20_20">WT, bit [20]</h4><div class="field">
      <p>Watchpoint type. Possible values are:</p>
    <table class="valuetable"><tr><th>WT</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p>Unlinked data address match.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p>Linked data address match.</p>
        </td></tr></table><p>The reset behavior of this field is:</p><ul><li>On a Cold reset, 
      this field resets
       to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</li></ul></div><h4 id="fieldset_0-19_16">LBN, bits [19:16]</h4><div class="field"><p>Linked Breakpoint Number.</p>
<p>For Linked data address watchpoints, with DBGWCR&lt;n&gt;_EL1.LBNX when implemented, specifies the index of the breakpoint linked to.</p>
<p>For all other watchpoint types, this field is ignored and reads of the register return an <span class="arm-defined-word">UNKNOWN</span> value.</p><p>The reset behavior of this field is:</p><ul><li>On a Cold reset, 
      this field resets
       to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</li></ul></div><h4 id="fieldset_0-15_14">SSC, bits [15:14]</h4><div class="field"><p>Security state control. Determines the Security states under which a Watchpoint debug event for watchpoint n is generated. This field must be interpreted along with the HMC and PAC fields.</p>
<p>For more information on the operation of the SSC, HMC, and PAC fields, see <span class="xref">'Execution conditions for which a watchpoint generates Watchpoint exceptions'</span>.</p><p>The reset behavior of this field is:</p><ul><li>On a Cold reset, 
      this field resets
       to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</li></ul></div><h4 id="fieldset_0-13_13">HMC, bit [13]</h4><div class="field"><p>Higher mode control. Determines the debug perspective for deciding when a Watchpoint debug event for watchpoint n is generated. This field must be interpreted along with the SSC and PAC fields.</p>
<p>For more information on the operation of the SSC, HMC, and PAC fields, see <span class="xref">'Execution conditions for which a watchpoint generates Watchpoint exceptions'</span>.</p><p>The reset behavior of this field is:</p><ul><li>On a Cold reset, 
      this field resets
       to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</li></ul></div><h4 id="fieldset_0-12_5">BAS, bits [12:5]</h4><div class="field"><p>Byte address select. Each bit of this field selects whether a byte from within the word or double-word addressed by <a href="ext-dbgwvrn_el1.html">DBGWVR&lt;n&gt;_EL1</a> is being watched.</p>
<table class="valuetable"><thead><tr><th>BAS</th><th>Description</th></tr></thead><tbody><tr><td>xxxxxxx1</td><td>Match byte at <a href="AArch64-dbgwvrn_el1.html">DBGWVR&lt;n&gt;_EL1</a></td></tr><tr><td>xxxxxx1x</td><td>Match byte at <a href="AArch64-dbgwvrn_el1.html">DBGWVR&lt;n&gt;_EL1</a> + 1</td></tr><tr><td>xxxxx1xx</td><td>Match byte at <a href="AArch64-dbgwvrn_el1.html">DBGWVR&lt;n&gt;_EL1</a> + 2</td></tr><tr><td>xxxx1xxx</td><td>Match byte at <a href="AArch64-dbgwvrn_el1.html">DBGWVR&lt;n&gt;_EL1</a> + 3</td></tr></tbody></table>
<p>In cases where <a href="ext-dbgwvrn_el1.html">DBGWVR&lt;n&gt;_EL1</a> addresses a double-word:</p>
<table class="valuetable"><thead><tr><th>BAS</th><th>Description, if <a href="AArch64-dbgwvrn_el1.html">DBGWVR&lt;n&gt;_EL1</a>[2] == 0</th></tr></thead><tbody><tr><td>xxx1xxxx</td><td>Match byte at <a href="AArch64-dbgwvrn_el1.html">DBGWVR&lt;n&gt;_EL1</a> + 4</td></tr><tr><td>xx1xxxxx</td><td>Match byte at <a href="AArch64-dbgwvrn_el1.html">DBGWVR&lt;n&gt;_EL1</a> + 5</td></tr><tr><td>x1xxxxxx</td><td>Match byte at <a href="AArch64-dbgwvrn_el1.html">DBGWVR&lt;n&gt;_EL1</a> + 6</td></tr><tr><td>1xxxxxxx</td><td>Match byte at <a href="AArch64-dbgwvrn_el1.html">DBGWVR&lt;n&gt;_EL1</a> + 7</td></tr></tbody></table>
<p>If <a href="ext-dbgwvrn_el1.html">DBGWVR&lt;n&gt;_EL1</a>[2] == 1, only BAS[3:0] is used. Arm deprecates setting <a href="ext-dbgwvrn_el1.html">DBGWVR&lt;n&gt;_EL1</a>[2] == 1.</p>
<p>The valid values for BAS are nonzero binary number all of whose set bits are contiguous. All other values are reserved and must not be used by software. See <span class="xref">'Reserved DBGWCR&lt;n&gt;.BAS values'</span>.</p><p>The reset behavior of this field is:</p><ul><li>On a Cold reset, 
      this field resets
       to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</li></ul></div><h4 id="fieldset_0-4_3">LSC, bits [4:3]</h4><div class="field">
      <p>Load/store control. This field enables watchpoint matching on the type of access being made. Possible values of this field are:</p>
    <table class="valuetable"><tr><th>LSC</th><th>Meaning</th></tr><tr><td class="bitfield">0b01</td><td>
          <p>Match instructions that load from a watchpointed address.</p>
        </td></tr><tr><td class="bitfield">0b10</td><td>
          <p>Match instructions that store to a watchpointed address.</p>
        </td></tr><tr><td class="bitfield">0b11</td><td>
          <p>Match instructions that load from or store to a watchpointed address.</p>
        </td></tr></table>
      <p>All other values are reserved, but must behave as if the watchpoint is disabled. Software must not rely on this property as the behavior of reserved values might change in a future revision of the architecture.</p>
    <p>The reset behavior of this field is:</p><ul><li>On a Cold reset, 
      this field resets
       to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</li></ul></div><h4 id="fieldset_0-2_1">PAC, bits [2:1]</h4><div class="field"><p>Privilege of access control. Determines the Exception level or levels at which a Watchpoint debug event for watchpoint n is generated. This field must be interpreted along with the SSC and HMC fields.</p>
<p>For more information on the operation of the SSC, HMC, and PAC fields, see <span class="xref">'Execution conditions for which a watchpoint generates Watchpoint exceptions'</span>.</p><p>The reset behavior of this field is:</p><ul><li>On a Cold reset, 
      this field resets
       to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</li></ul></div><h4 id="fieldset_0-0_0">E, bit [0]</h4><div class="field">
      <p>Enable watchpoint n.</p>
    <table class="valuetable"><tr><th>E</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p>Watchpoint n disabled.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p>Watchpoint n enabled.</p>
        </td></tr></table><p>This field is ignored by the PE and treated as zero when all of the following are true:</p>
<ul>
<li>Any of the following are true:<ul>
<li><span class="function">HaltOnBreakpointOrWatchpoint</span>() is FALSE and the Effective value of <a href="AArch64-mdscr_el1.html">MDSCR_EL1</a>.EMBWE is 0.
</li><li><span class="function">HaltOnBreakpointOrWatchpoint</span>() is TRUE and the Effective value of <a href="ext-edscr2.html">EDSCR2</a>.EHBWE is 0.
</li></ul>

</li><li><span class="xref">FEAT_Debugv8p9</span> is implemented.
</li><li>n &gt;= 16.
</li></ul><p>The reset behavior of this field is:</p><ul><li>On a Cold reset, 
      this field resets
       to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</li></ul></div><h2>Accessing DBGWCR&lt;n&gt;_EL1</h2>
        <div class="note"><span class="note-header">Note</span><p>SoftwareLockStatus() depends on the type of access attempted and AllowExternalDebugAccess() has a new definition from Armv8.4. Refer to the Pseudocode definitions for more information.</p></div>
      <h4>DBGWCR&lt;n&gt;_EL1 can be accessed through the external debug interface:</h4><table class="info"><tr><th>Component</th><th>Offset</th><th>Instance</th></tr><tr><td>Debug</td><td><span class="hexnumber">0x808</span> + (16 * n)</td><td>DBGWCR&lt;n&gt;_EL1</td></tr></table><p>This interface is accessible as follows:</p><ul><li>When IsCorePowered(), !DoubleLockStatus(), !OSLockStatus(), AllowExternalDebugAccess() and SoftwareLockStatus(), accesses to this register are <span class="access_level">RO</span>.
          </li><li>When IsCorePowered(), !DoubleLockStatus(), !OSLockStatus(), AllowExternalDebugAccess() and !SoftwareLockStatus(), accesses to this register are <span class="access_level">RW</span>.
          </li><li>Otherwise, accesses to this register generate an error response.
          </li></ul><hr class="bottom_line"/><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">30/03/2023 19:07; 997dd0cf3258cacf72aa7cf7a885f19a4758c3af</p><p class="copyconf">Copyright Â© 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p></body>
</html>
