Synthesis report
Fri Mar 26 21:32:23 2021
Quartus Prime Version 20.4.0 Build 72 12/14/2020 SC Pro Edition


---------------------
; Table of Contents ;
---------------------
  1. Synthesis Summary
  2. Synthesis Settings
  3. Synthesis Source Files Read
  4. Synthesis Partition Summary
  5. Ignored Source Level Assignments for Top-Level Entity
  6. Parameter Settings for Top-Level Entity
  7. Partition "root_partition" Resource Utilization by Entity
  8. General Register Statistics for Partition "root_partition"
  9. Registers Packed Into Inferred Megafunctions
 10. Source Assignments for mem_rtl_0|auto_generated
 11. Parameter Settings for Inferred Entity Instance: mem_rtl_0
 12. Post-Synthesis Netlist Statistics for Partition "root_partition"
 13. Synthesis Resource Usage Summary for Partition "root_partition"
 14. Synthesis RAM Summary for Partition "root_partition"
 15. Synthesis Messages



+---------------------------------------------------------------+
; Synthesis Summary                                             ;
+-----------------------+---------------------------------------+
; Synthesis Status      ; Successful - Fri Mar 26 21:32:22 2021 ;
; Revision Name         ; fifo                                  ;
; Top-level Entity Name ; fifo                                  ;
; Family                ; Cyclone 10 GX                         ;
+-----------------------+---------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Synthesis Settings                                                                                                        ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 10CX220YF780I5G    ;                    ;
; Top-level entity name                                                           ; fifo               ; fifo               ;
; Family name                                                                     ; Cyclone 10 GX      ; Cyclone 10 GX      ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Design Assistant include IP blocks                                              ; Off                ; Off                ;
; High fanout net threshold for RAM inference                                     ; 15                 ; 15                 ;
; Design Assistant limit on reported violations per rule                          ; 500                ; 500                ;
; Optimization Mode                                                               ; Balanced           ; Balanced           ;
; Allow Register Merging                                                          ; On                 ; On                 ;
; Allow Register Duplication                                                      ; On                 ; On                 ;
; Allow Register Retiming                                                         ; On                 ; On                 ;
; Allow RAM Retiming                                                              ; Off                ; Off                ;
; Allow DSP Retiming                                                              ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Auto               ; Auto               ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Number of Protected Registers Reported in Synthesis Report                      ; 100                ; 100                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
; Disable DSP Negate Inferencing                                                  ; Off                ; Off                ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Parameter Settings to ASCII                                              ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Source Assignments to ASCII                                              ; On                 ; On                 ;
; Report Resource Utilization by Entity to ASCII                                  ; On                 ; On                 ;
; Size of the Latch Report                                                        ; 100                ; 100                ;
; Enable State Machines Inference                                                 ; On                 ; On                 ;
; Enable formal verification support during compilation                           ; Off                ; Off                ;
; Size of the PR Initial Conditions Report                                        ; 100                ; 100                ;
; Number of Registers with Ignored Power-Up Settings Reported in Synthesis Report ; 500                ; 500                ;
; Report PR Initial Values as Errors                                              ; Off                ; Off                ;
; Fractal Synthesis                                                               ; Off                ; Off                ;
; Synthesis Available Resource Multiplier                                         ; 1                  ; 1                  ;
; Message Level for Unconnected Output Ports                                      ; Warning            ; Warning            ;
; Pack Barrelshifters into Carry Chains for Better Area                           ; Auto               ; Auto               ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synthesis Source Files Read                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------+------------------------------+------------------------------------------------------------------------------------------------+---------+----------------------------------+
; File Name with User-Entered Path                                                               ; File Type                    ; File Name with Absolute Path                                                                   ; Library ; MD5                              ;
+------------------------------------------------------------------------------------------------+------------------------------+------------------------------------------------------------------------------------------------+---------+----------------------------------+
; fifo.v                                                                                         ; User Verilog HDL File        ; C:/Users/Aadhithan/Documents/Verilog_labs/lab5/FIFO/fifo.v                                     ;         ; 5b8b5aadc014cdd8ecedc61a92f1da13 ;
; c:/intelfpga_pro/20.4/quartus/libraries/megafunctions/altsyncram.tdf                           ; Megafunction                 ; c:/intelfpga_pro/20.4/quartus/libraries/megafunctions/altsyncram.tdf                           ; work    ;                                  ;
; stratix_ram_block.inc                                                                          ; Auto-Found AHDL File         ; c:/intelfpga_pro/20.4/quartus/libraries/megafunctions/stratix_ram_block.inc                    ;         ;                                  ;
; lpm_mux.inc                                                                                    ; Auto-Found AHDL File         ; c:/intelfpga_pro/20.4/quartus/libraries/megafunctions/lpm_mux.inc                              ;         ;                                  ;
; lpm_decode.inc                                                                                 ; Auto-Found AHDL File         ; c:/intelfpga_pro/20.4/quartus/libraries/megafunctions/lpm_decode.inc                           ;         ;                                  ;
; aglobal204.inc                                                                                 ; Auto-Found AHDL File         ; c:/intelfpga_pro/20.4/quartus/libraries/megafunctions/aglobal204.inc                           ;         ;                                  ;
; a_rdenreg.inc                                                                                  ; Auto-Found AHDL File         ; c:/intelfpga_pro/20.4/quartus/libraries/megafunctions/a_rdenreg.inc                            ;         ;                                  ;
; altrom.inc                                                                                     ; Auto-Found AHDL File         ; c:/intelfpga_pro/20.4/quartus/libraries/megafunctions/altrom.inc                               ;         ;                                  ;
; altram.inc                                                                                     ; Auto-Found AHDL File         ; c:/intelfpga_pro/20.4/quartus/libraries/megafunctions/altram.inc                               ;         ;                                  ;
; altdpram.inc                                                                                   ; Auto-Found AHDL File         ; c:/intelfpga_pro/20.4/quartus/libraries/megafunctions/altdpram.inc                             ;         ;                                  ;
; cbx.lst                                                                                        ; Auto-Found Unspecified File  ; c:/intelfpga_pro/20.4/quartus/libraries/megafunctions/cbx.lst                                  ;         ;                                  ;
; C:/Users/Aadhithan/Documents/Verilog_labs/lab5/FIFO/tmp-clearbox/fifo/9156/altsyncram_v2o1.tdf ; Auto-Generated Megafunction  ; C:/Users/Aadhithan/Documents/Verilog_labs/lab5/FIFO/tmp-clearbox/fifo/9156/altsyncram_v2o1.tdf ;         ;                                  ;
+------------------------------------------------------------------------------------------------+------------------------------+------------------------------------------------------------------------------------------------+---------+----------------------------------+


+--------------------------------------------------------------------------------------------+
; Synthesis Partition Summary                                                                ;
+----------------+----------------+---------+--------------+-------+-------------------------+
; Partition Name ; Hierarchy Path ; Type    ; Preservation ; Empty ; Partition Database File ;
+----------------+----------------+---------+--------------+-------+-------------------------+
; root_partition ; |              ; Default ;              ;       ;                         ;
+----------------+----------------+---------+--------------+-------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Ignored Source Level Assignments for Top-Level Entity                                                                            ;
+------------+-------+------------------+-------------------------+----------------------------------------------------------------+
; Assignment ; Value ; To               ; Reason                  ; Location                                                       ;
+------------+-------+------------------+-------------------------+----------------------------------------------------------------+
; ORIG_DEPTH ; 16    ; clk_write_port_0 ; Invalid assignment name ; C:/Users/Aadhithan/Documents/Verilog_labs/lab5/FIFO/fifo.v(31) ;
; ORIG_WIDTH ; 8     ; clk_write_port_0 ; Invalid assignment name ; C:/Users/Aadhithan/Documents/Verilog_labs/lab5/FIFO/fifo.v(31) ;
+------------+-------+------------------+-------------------------+----------------------------------------------------------------+


+-----------------------------------------+
; Parameter Settings for Top-Level Entity ;
+----------------+-------+----------------+
; Parameter Name ; Value ; Type           ;
+----------------+-------+----------------+
; WIDTH          ; 8     ; Signed Integer ;
; DEPTH          ; 16    ; Signed Integer ;
+----------------+-------+----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition "root_partition" Resource Utilization by Entity                                                                                                                                                ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------+--------------------------+-----------------+--------------+
; Compilation Hierarchy Node ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; IOPLLs ; Full Hierarchy Name      ; Entity Name     ; Library Name ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------+--------------------------+-----------------+--------------+
; |                          ; 36 (36)             ; 10 (10)                   ; 128               ; 0          ; 0    ; 0            ; 0 (0)  ; |                        ; fifo            ; altera_work  ;
;    |mem_rtl_0|             ; 0 (0)               ; 0 (0)                     ; 128               ; 0          ; 0    ; 0            ; 0 (0)  ; mem_rtl_0                ; altsyncram      ; work         ;
;       |auto_generated|     ; 0 (0)               ; 0 (0)                     ; 128               ; 0          ; 0    ; 0            ; 0 (0)  ; mem_rtl_0|auto_generated ; altsyncram_v2o1 ; work         ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------+--------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------+
; General Register Statistics for Partition "root_partition" ;
+----------------------------------------------+-------------+
; Statistic                                    ; Value       ;
+----------------------------------------------+-------------+
; Total registers                              ; 10          ;
; Number of registers using Synchronous Clear  ; 0           ;
; Number of registers using Synchronous Load   ; 0           ;
; Number of registers using Asynchronous Clear ; 10          ;
; Number of registers using Asynchronous Load  ; 0           ;
; Number of registers using Clock Enable       ; 0           ;
; Number of registers using Preset             ; 0           ;
+----------------------------------------------+-------------+


+----------------------------------------------+
; Registers Packed Into Inferred Megafunctions ;
+------------------+--------------+------------+
; Register Name    ; Megafunction ; Type       ;
+------------------+--------------+------------+
; data_out[0]~reg0 ; mem_rtl_0    ; RAM        ;
; data_out[1]~reg0 ; mem_rtl_0    ; RAM        ;
; data_out[2]~reg0 ; mem_rtl_0    ; RAM        ;
; data_out[3]~reg0 ; mem_rtl_0    ; RAM        ;
; data_out[4]~reg0 ; mem_rtl_0    ; RAM        ;
; data_out[5]~reg0 ; mem_rtl_0    ; RAM        ;
; data_out[6]~reg0 ; mem_rtl_0    ; RAM        ;
; data_out[7]~reg0 ; mem_rtl_0    ; RAM        ;
+------------------+--------------+------------+


+------------------------------------------------------------------+
; Source Assignments for mem_rtl_0|auto_generated                  ;
+---------------------------------+--------------------+------+----+
; Assignment                      ; Value              ; From ; To ;
+---------------------------------+--------------------+------+----+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -  ;
+---------------------------------+--------------------+------+----+


+--------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: mem_rtl_0               ;
+------------------------------------+----------------------+--------------+
; Parameter Name                     ; Value                ; Type         ;
+------------------------------------+----------------------+--------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; Untyped      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; Untyped      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; Untyped      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped      ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped      ;
; WIDTH_A                            ; 8                    ; Untyped      ;
; WIDTHAD_A                          ; 4                    ; Untyped      ;
; NUMWORDS_A                         ; 16                   ; Untyped      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped      ;
; WIDTH_B                            ; 8                    ; Untyped      ;
; WIDTHAD_B                          ; 4                    ; Untyped      ;
; NUMWORDS_B                         ; 16                   ; Untyped      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped      ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped      ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped      ;
; BYTE_SIZE                          ; 8                    ; Untyped      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped      ;
; INIT_FILE                          ; UNUSED               ; Untyped      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped      ;
; ENABLE_ECC                         ; FALSE                ; Untyped      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped      ;
; DEVICE_FAMILY                      ; Cyclone 10 GX        ; Untyped      ;
; CBXI_PARAMETER                     ; altsyncram_v2o1      ; Untyped      ;
+------------------------------------+----------------------+--------------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition "root_partition" ;
+------------------------+-----------------------------------------+
; Type                   ; Count                                   ;
+------------------------+-----------------------------------------+
; boundary_port          ; 22                                      ;
; cyclone10gx_ff         ; 10                                      ;
;     CLR                ; 10                                      ;
; cyclone10gx_lcell_comb ; 36                                      ;
;     normal             ; 25                                      ;
;         2 data inputs  ; 3                                       ;
;         3 data inputs  ; 2                                       ;
;         4 data inputs  ; 2                                       ;
;         5 data inputs  ; 2                                       ;
;         6 data inputs  ; 16                                      ;
;     shared             ; 11                                      ;
;         0 data inputs  ; 2                                       ;
;         2 data inputs  ; 9                                       ;
; cyclone10gx_ram_block  ; 8                                       ;
;                        ;                                         ;
; Number of carry chains ; 2                                       ;
; Max carry chain length ; 6                                       ;
;                        ;                                         ;
; Max LUT depth          ; 4.10                                    ;
; Average LUT depth      ; 2.74                                    ;
+------------------------+-----------------------------------------+


+-----------------------------------------------------------------+
; Synthesis Resource Usage Summary for Partition "root_partition" ;
+---------------------------------------------+-------------------+
; Resource                                    ; Usage             ;
+---------------------------------------------+-------------------+
; Estimate of Logic utilization (ALMs needed) ; 26                ;
;                                             ;                   ;
; Combinational ALUT usage for logic          ; 36                ;
;     -- 7 input functions                    ; 0                 ;
;     -- 6 input functions                    ; 16                ;
;     -- 5 input functions                    ; 2                 ;
;     -- 4 input functions                    ; 2                 ;
;     -- <=3 input functions                  ; 16                ;
;                                             ;                   ;
; Dedicated logic registers                   ; 10                ;
;                                             ;                   ;
; I/O pins                                    ; 22                ;
; Total MLAB memory bits                      ; 0                 ;
; Total block memory bits                     ; 128               ;
;                                             ;                   ;
; Total DSP Blocks                            ; 0                 ;
;     -- [A] Total Fixed Point DSP Blocks     ; 0                 ;
;     -- [B] Total Floating Point DSP Blocks  ; 0                 ;
;                                             ;                   ;
; Maximum fan-out node                        ; clk               ;
; Maximum fan-out                             ; 18                ;
; Total fan-out                               ; 289               ;
; Average fan-out                             ; 3.80              ;
+---------------------------------------------+-------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Synthesis RAM Summary for Partition "root_partition"                                                                                    ;
+-------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+-------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; mem_rtl_0|auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 16           ; 8            ; 16           ; 8            ; 128  ; None ;
+-------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+--------------------+
; Synthesis Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus Prime Synthesis
    Info: Version 20.4.0 Build 72 12/14/2020 SC Pro Edition
    Info: Processing started: Fri Mar 26 21:32:11 2021
    Info: System process ID: 9156
Info: Command: quartus_syn --read_settings_files=on --write_settings_files=off fifo -c fifo
Info: qis_default_flow_script.tcl version: #2
Info: Initializing Synthesis...
Info: Project = "fifo"
Info: Revision = "fifo"
Info: Analyzing source files
Info: Elaborating from top-level entity "fifo"
Warning (13469): Verilog HDL assignment warning at fifo.v(32): truncated value with size 6 to match size of target (5) File: C:/Users/Aadhithan/Documents/Verilog_labs/lab5/FIFO/fifo.v Line: 32
Warning (13469): Verilog HDL assignment warning at fifo.v(36): truncated value with size 6 to match size of target (5) File: C:/Users/Aadhithan/Documents/Verilog_labs/lab5/FIFO/fifo.v Line: 36
Info: Found 1 design entities
Info: There are 1 partitions after elaboration.
Info: Creating instance-specific data models and dissolving soft partitions
Info (18299): Expanding entity and wildcard assignments.
Info (18300): Expanded entity and wildcard assignments. Elapsed time: 00:00:00
Info: found pre-synthesis snapshots for 1 partition(s)
Info: Synthesizing partition "root_partition"
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter NUMWORDS_A set to 16
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 4
        Info (286033): Parameter NUMWORDS_B set to 16
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
Info (286030): Timing-Driven Synthesis is running
Info (21057): Implemented 66 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 12 input pins
    Info (21059): Implemented 10 output pins
    Info (21061): Implemented 36 logic cells
    Info (21064): Implemented 8 RAM segments
Info: Successfully synthesized partition
Info: Saving post-synthesis snapshots for 1 partition(s)
Info: Quartus Prime Synthesis was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 507 megabytes
    Info: Processing ended: Fri Mar 26 21:32:23 2021
    Info: Elapsed time: 00:00:12
    Info: System process ID: 9156


