<!-- Creator     : groff version 1.22.4 -->
<!-- CreationDate: Mon May 29 22:55:40 2023 -->
<!DOCTYPE html PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN"
"http://www.w3.org/TR/html4/loose.dtd">
<html>
<head>
<meta name="generator" content="groff -Thtml, see www.gnu.org">
<meta http-equiv="Content-Type" content="text/html; charset=US-ASCII">
<meta name="Content-Style" content="text/css">
<style type="text/css">
       p       { margin-top: 0; margin-bottom: 0; vertical-align: top }
       pre     { margin-top: 0; margin-bottom: 0; vertical-align: top }
       table   { margin-top: 0; margin-bottom: 0; vertical-align: top }
       h1      { text-align: center }
</style>
<title>OPENSSL_IA32CAP</title>

</head>
<body>
<h1>OPENSSL_ia32cap</h1>



<h2>NAME
<a name="NAME"></a>
</h2>



<p style="margin-left:11%; margin-top: 1em">OPENSSL_ia32cap
&minus; the x86[_64] processor capabilities vector</p>

<h2>SYNOPSIS
<a name="SYNOPSIS"></a>
</h2>


<p style="margin-left:11%; margin-top: 1em">env
OPENSSL_ia32cap=... &lt;application&gt;</p>

<h2>DESCRIPTION
<a name="DESCRIPTION"></a>
</h2>


<p style="margin-left:11%; margin-top: 1em">OpenSSL
supports a range of x86[_64] instruction set extensions.
These extensions are denoted by individual bits in
capability vector returned by processor in
<small>EDX:ECX</small> register pair after executing
<small>CPUID</small> instruction with EAX=1 input value (see
Intel Application Note #241618). This vector is copied to
memory upon toolkit initialization and used to choose
between different code paths to provide optimal performance
across wide range of processors. For the moment of this
writing following bits are significant: <br>
bit #4 denoting presence of Time-Stamp Counter. <br>
bit #19 denoting availability of <small>CLFLUSH</small>
instruction; <br>
bit #20, reserved by Intel, is used to choose among
<small>RC4</small> code paths; <br>
bit #23 denoting <small>MMX</small> support; <br>
bit #24, <small>FXSR</small> bit, denoting availability of
<small>XMM</small> registers; <br>
bit #25 denoting <small>SSE</small> support; <br>
bit #26 denoting <small>SSE2</small> support; <br>
bit #28 denoting Hyperthreading, which is used to
distinguish cores <br>
with shared cache; <br>
bit #30, reserved by Intel, denotes specifically Intel CPUs;
<br>
bit #33 denoting availability of <small>PCLMULQDQ</small>
instruction; <br>
bit #41 denoting <small>SSSE3,</small> Supplemental
<small>SSE3,</small> support; <br>
bit #43 denoting <small>AMD XOP</small> support (forced to
zero on non-AMD CPUs); <br>
bit #54 denoting availability of <small>MOVBE</small>
instruction; <br>
bit #57 denoting AES-NI instruction set extension; <br>
bit #58, <small>XSAVE</small> bit, lack of which in
combination with <small>MOVBE</small> is used to <br>
identify Atom Silvermont core; <br>
bit #59, <small>OSXSAVE</small> bit, denoting availability
of <small>YMM</small> registers; <br>
bit #60 denoting <small>AVX</small> extension; <br>
bit #62 denoting availability of <small>RDRAND</small>
instruction;</p>

<p style="margin-left:11%; margin-top: 1em">For example, in
32&minus;bit application context clearing bit #26 at
run-time disables high-performance <small>SSE2</small> code
present in the crypto library, while clearing bit #24
disables <small>SSE2</small> code operating on 128&minus;bit
<small>XMM</small> register bank. You might have to do the
latter if target OpenSSL application is executed on
<small>SSE2</small> capable <small>CPU,</small> but under
control of <small>OS</small> that does not enable
<small>XMM</small> registers. Historically address of the
capability vector copy was exposed to application through
<b>OPENSSL_ia32cap_loc()</b>, but not anymore. Now the only
way to affect the capability detection is to set
<b>OPENSSL_ia32cap</b> environment variable prior target
application start. To give a specific example, on Intel P4
processor &quot;env OPENSSL_ia32cap=0x16980010
apps/openssl&quot;, or better yet &quot;env
OPENSSL_ia32cap=~0x1000000 apps/openssl&quot; would achieve
the desired effect. Alternatively you can reconfigure the
toolkit with no&minus;sse2 option and recompile.</p>

<p style="margin-left:11%; margin-top: 1em">Less intuitive
is clearing bit #28, or ~0x10000000 in the &quot;environment
variable&quot; terms. The truth is that it&rsquo;s not
copied from <small>CPUID</small> output verbatim, but is
adjusted to reflect whether or not the data cache is
actually shared between logical cores. This in turn affects
the decision on whether or not expensive countermeasures
against cache-timing attacks are applied, most notably in
<small>AES</small> assembler module.</p>

<p style="margin-left:11%; margin-top: 1em">The capability
vector is further extended with <small>EBX</small> value
returned by <small>CPUID</small> with EAX=7 and ECX=0 as
input. Following bits are significant: <br>
bit #64+3 denoting availability of <small>BMI1</small>
instructions, e.g. <small>ANDN</small> ; <br>
bit #64+5 denoting availability of <small>AVX2</small>
instructions; <br>
bit #64+8 denoting availability of <small>BMI2</small>
instructions, e.g. <small>MULX</small> and <small><br>
RORX</small> ; <br>
bit #64+16 denoting availability of <small>AVX512F</small>
extension; <br>
bit #64+17 denoting availability of <small>AVX512DQ</small>
extension; <br>
bit #64+18 denoting availability of <small>RDSEED</small>
instruction; <br>
bit #64+19 denoting availability of <small>ADCX</small> and
<small>ADOX</small> instructions; <br>
bit #64+21 denoting availability of VPMADD52[
<small>LH</small> ]UQ instructions, aka <small><br>
AVX512IFMA</small> extension; <br>
bit #64+29 denoting availability of <small>SHA</small>
extension; <br>
bit #64+30 denoting availability of <small>AVX512BW</small>
extension; <br>
bit #64+31 denoting availability of <small>AVX512VL</small>
extension; <br>
bit #64+41 denoting availability of <small>VAES</small>
extension; <br>
bit #64+42 denoting availability of
<small>VPCLMULQDQ</small> extension;</p>

<p style="margin-left:11%; margin-top: 1em">To control this
extended capability word use &quot;:&quot; as delimiter when
setting up <b>OPENSSL_ia32cap</b> environment variable. For
example assigning &quot;:~0x20&quot; would disable
<small>AVX2</small> code paths, and &quot;:0&quot; &minus;
all post-AVX extensions.</p>

<h2>RETURN VALUES
<a name="RETURN VALUES"></a>
</h2>


<p style="margin-left:11%; margin-top: 1em">Not
available.</p>

<h2>COPYRIGHT
<a name="COPYRIGHT"></a>
</h2>


<p style="margin-left:11%; margin-top: 1em">Copyright
2004&minus;2021 The OpenSSL Project Authors. All Rights
Reserved.</p>

<p style="margin-left:11%; margin-top: 1em">Licensed under
the Apache License 2.0 (the &quot;License&quot;). You may
not use this file except in compliance with the License. You
can obtain a copy in the file <small>LICENSE</small> in the
source distribution or at
&lt;https://www.openssl.org/source/license.html&gt;.</p>
<hr>
</body>
</html>
