<InterfaceSummary>
<RtlPorts>
<name>phi_input_V_data_0_V</name>
<CType>
<TypeName>ap_fixed 12 4 0 0 0</TypeName>
<TypeWidth>12</TypeWidth>
<PhysicalWidth>16</PhysicalWidth>
</CType>
<CFractionWidth>8</CFractionWidth>
<InvalidType>0</InvalidType>
</RtlPorts>
<RtlPorts>
<name>phi_input_V_data_1_V</name>
<CType>
<TypeName>ap_fixed 12 4 0 0 0</TypeName>
<TypeWidth>12</TypeWidth>
<PhysicalWidth>16</PhysicalWidth>
</CType>
<CFractionWidth>8</CFractionWidth>
<InvalidType>0</InvalidType>
</RtlPorts>
<RtlPorts>
<name>phi_input_V_data_2_V</name>
<CType>
<TypeName>ap_fixed 12 4 0 0 0</TypeName>
<TypeWidth>12</TypeWidth>
<PhysicalWidth>16</PhysicalWidth>
</CType>
<CFractionWidth>8</CFractionWidth>
<InvalidType>0</InvalidType>
</RtlPorts>
<RtlPorts>
<name>layer18_out_V_data_0_V</name>
<CType>
<TypeName>ap_fixed 16 6 5 3 0</TypeName>
<TypeWidth>16</TypeWidth>
<PhysicalWidth>16</PhysicalWidth>
</CType>
<CFractionWidth>10</CFractionWidth>
<InvalidType>0</InvalidType>
</RtlPorts>
<RtlPorts>
<name>layer18_out_V_data_1_V</name>
<CType>
<TypeName>ap_fixed 16 6 5 3 0</TypeName>
<TypeWidth>16</TypeWidth>
<PhysicalWidth>16</PhysicalWidth>
</CType>
<CFractionWidth>10</CFractionWidth>
<InvalidType>0</InvalidType>
</RtlPorts>
<RtlPorts>
<name>layer18_out_V_data_2_V</name>
<CType>
<TypeName>ap_fixed 16 6 5 3 0</TypeName>
<TypeWidth>16</TypeWidth>
<PhysicalWidth>16</PhysicalWidth>
</CType>
<CFractionWidth>10</CFractionWidth>
<InvalidType>0</InvalidType>
</RtlPorts>
<RtlPorts>
<name>layer18_out_V_data_3_V</name>
<CType>
<TypeName>ap_fixed 16 6 5 3 0</TypeName>
<TypeWidth>16</TypeWidth>
<PhysicalWidth>16</PhysicalWidth>
</CType>
<CFractionWidth>10</CFractionWidth>
<InvalidType>0</InvalidType>
</RtlPorts>
<RtlPorts>
<name>layer18_out_V_data_4_V</name>
<CType>
<TypeName>ap_fixed 16 6 5 3 0</TypeName>
<TypeWidth>16</TypeWidth>
<PhysicalWidth>16</PhysicalWidth>
</CType>
<CFractionWidth>10</CFractionWidth>
<InvalidType>0</InvalidType>
</RtlPorts>
</InterfaceSummary>

