1,565d9094f2a0,add2q_l,L1: The message is added to the processing queue from the core,0,2,cycle
1,565d9094f2a0,Miss?  ,L1: Was the request a miss?,0,1,boolean
1,565d9094f2a0,MSIredy,L1: Protocol determines message is now ready to be processed,0,2,cycle
1,565d9094f2a0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,2,cycle
1,565d9094f2a0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,2,cycle
1,565d9094f2a0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,3,cycle
1,565d9094f2a0,add2q_u,L1 receives message from the bus,0,4,cycle
1,565d9094f2a0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,4,cycle
1,565d9094f2a0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
1,565d9094f2a0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,4,cycle
1,565d9094f2a0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,4,cycle
1,565d9094f2a0,add_req,LLC miss -> LLC sends request to DRAM,LLC,4,cycle
1,565d9094f2a0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,261,cycle
1,565d9094f2a0,respond,LLC sends response message to the requesting L1,LLC,261,cycle
1,565d9094f2a0,updaDat,LLC updates its data array,LLC,261,cycle
1,565d9094f2a0,wrCache,LLC: New data written to cache,LLC,261,cycle
1,565d9094f2a0,respond,LLC sends response message to the requesting L1,LLC,262,cycle
1,565d9094f2a0,add2q_u,L1 receives message from the bus,0,266,cycle
1,565d9094f2a0,respond,L1 responds to core,0,266,cycle
1,565d9094f2a0,updaDat,L1 attempts to update its data array,0,266,cycle
1,565d9094f2a0,wrCache,L1: New data written to cache,0,266,cycle
2,565d9094f2a8,add2q_l,L1: The message is added to the processing queue from the core,0,268,cycle
2,565d9094f2a8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,268,cycle
2,565d9094f2a8,hitActn,L1: request is a hit,0,268,cycle
3,565d9094f2b0,add2q_l,L1: The message is added to the processing queue from the core,0,270,cycle
3,565d9094f2b0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,270,cycle
3,565d9094f2b0,hitActn,L1: request is a hit,0,270,cycle
4,565d9094f2b8,add2q_l,L1: The message is added to the processing queue from the core,0,272,cycle
4,565d9094f2b8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,272,cycle
4,565d9094f2b8,hitActn,L1: request is a hit,0,272,cycle
5,565d9094f2c0,add2q_l,L1: The message is added to the processing queue from the core,0,274,cycle
5,565d9094f2c0,Miss?  ,L1: Was the request a miss?,0,1,boolean
5,565d9094f2c0,MSIredy,L1: Protocol determines message is now ready to be processed,0,274,cycle
5,565d9094f2c0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,274,cycle
5,565d9094f2c0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,274,cycle
5,565d9094f2c0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,275,cycle
5,565d9094f2c0,add2q_u,L1 receives message from the bus,0,276,cycle
5,565d9094f2c0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,276,cycle
5,565d9094f2c0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
5,565d9094f2c0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,276,cycle
5,565d9094f2c0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,276,cycle
5,565d9094f2c0,add_req,LLC miss -> LLC sends request to DRAM,LLC,276,cycle
5,565d9094f2c0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,533,cycle
5,565d9094f2c0,respond,LLC sends response message to the requesting L1,LLC,533,cycle
5,565d9094f2c0,updaDat,LLC updates its data array,LLC,533,cycle
5,565d9094f2c0,wrCache,LLC: New data written to cache,LLC,533,cycle
5,565d9094f2c0,respond,LLC sends response message to the requesting L1,LLC,534,cycle
5,565d9094f2c0,add2q_u,L1 receives message from the bus,0,538,cycle
5,565d9094f2c0,respond,L1 responds to core,0,538,cycle
5,565d9094f2c0,updaDat,L1 attempts to update its data array,0,538,cycle
5,565d9094f2c0,wrCache,L1: New data written to cache,0,538,cycle
6,565d9094f2c8,add2q_l,L1: The message is added to the processing queue from the core,0,540,cycle
6,565d9094f2c8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,540,cycle
6,565d9094f2c8,hitActn,L1: request is a hit,0,540,cycle
7,565d9094f2d0,add2q_l,L1: The message is added to the processing queue from the core,0,542,cycle
7,565d9094f2d0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,542,cycle
7,565d9094f2d0,hitActn,L1: request is a hit,0,542,cycle
8,565d9094f2d8,add2q_l,L1: The message is added to the processing queue from the core,0,544,cycle
8,565d9094f2d8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,544,cycle
8,565d9094f2d8,hitActn,L1: request is a hit,0,544,cycle
9,565d9094f2e0,add2q_l,L1: The message is added to the processing queue from the core,0,546,cycle
9,565d9094f2e0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,546,cycle
9,565d9094f2e0,hitActn,L1: request is a hit,0,546,cycle
10,565d9094f2e8,add2q_l,L1: The message is added to the processing queue from the core,0,548,cycle
10,565d9094f2e8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,548,cycle
10,565d9094f2e8,hitActn,L1: request is a hit,0,548,cycle
11,565d9094f2f0,add2q_l,L1: The message is added to the processing queue from the core,0,550,cycle
11,565d9094f2f0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,550,cycle
11,565d9094f2f0,hitActn,L1: request is a hit,0,550,cycle
12,565d9094f2f8,add2q_l,L1: The message is added to the processing queue from the core,0,552,cycle
12,565d9094f2f8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,552,cycle
12,565d9094f2f8,hitActn,L1: request is a hit,0,552,cycle
13,565d9094f300,add2q_l,L1: The message is added to the processing queue from the core,0,554,cycle
13,565d9094f300,Miss?  ,L1: Was the request a miss?,0,1,boolean
13,565d9094f300,MSIredy,L1: Protocol determines message is now ready to be processed,0,554,cycle
13,565d9094f300,msgProc,L1: message is taken from the L1's processing queue to be processed,0,554,cycle
13,565d9094f300,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,554,cycle
13,565d9094f300,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,555,cycle
13,565d9094f300,add2q_u,L1 receives message from the bus,0,556,cycle
13,565d9094f300,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,556,cycle
13,565d9094f300,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
13,565d9094f300,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,556,cycle
13,565d9094f300,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,556,cycle
13,565d9094f300,add_req,LLC miss -> LLC sends request to DRAM,LLC,556,cycle
13,565d9094f300,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,813,cycle
13,565d9094f300,respond,LLC sends response message to the requesting L1,LLC,813,cycle
13,565d9094f300,updaDat,LLC updates its data array,LLC,813,cycle
13,565d9094f300,wrCache,LLC: New data written to cache,LLC,813,cycle
13,565d9094f300,respond,LLC sends response message to the requesting L1,LLC,814,cycle
13,565d9094f300,add2q_u,L1 receives message from the bus,0,818,cycle
13,565d9094f300,respond,L1 responds to core,0,818,cycle
13,565d9094f300,updaDat,L1 attempts to update its data array,0,818,cycle
13,565d9094f300,wrCache,L1: New data written to cache,0,818,cycle
14,565d9094f308,add2q_l,L1: The message is added to the processing queue from the core,0,820,cycle
14,565d9094f308,msgProc,L1: message is taken from the L1's processing queue to be processed,0,820,cycle
14,565d9094f308,hitActn,L1: request is a hit,0,820,cycle
15,565d9094f310,add2q_l,L1: The message is added to the processing queue from the core,0,822,cycle
15,565d9094f310,msgProc,L1: message is taken from the L1's processing queue to be processed,0,822,cycle
15,565d9094f310,hitActn,L1: request is a hit,0,822,cycle
16,565d9094f318,add2q_l,L1: The message is added to the processing queue from the core,0,824,cycle
16,565d9094f318,msgProc,L1: message is taken from the L1's processing queue to be processed,0,824,cycle
16,565d9094f318,hitActn,L1: request is a hit,0,824,cycle
17,565d9094f320,add2q_l,L1: The message is added to the processing queue from the core,0,826,cycle
17,565d9094f320,msgProc,L1: message is taken from the L1's processing queue to be processed,0,826,cycle
17,565d9094f320,hitActn,L1: request is a hit,0,826,cycle
18,565d9094f328,add2q_l,L1: The message is added to the processing queue from the core,0,828,cycle
18,565d9094f328,msgProc,L1: message is taken from the L1's processing queue to be processed,0,828,cycle
18,565d9094f328,hitActn,L1: request is a hit,0,828,cycle
19,565d9094f330,add2q_l,L1: The message is added to the processing queue from the core,0,830,cycle
19,565d9094f330,msgProc,L1: message is taken from the L1's processing queue to be processed,0,830,cycle
19,565d9094f330,hitActn,L1: request is a hit,0,830,cycle
20,565d9094f338,add2q_l,L1: The message is added to the processing queue from the core,0,832,cycle
20,565d9094f338,msgProc,L1: message is taken from the L1's processing queue to be processed,0,832,cycle
20,565d9094f338,hitActn,L1: request is a hit,0,832,cycle
21,565d9094f340,add2q_l,L1: The message is added to the processing queue from the core,0,834,cycle
21,565d9094f340,Miss?  ,L1: Was the request a miss?,0,1,boolean
21,565d9094f340,MSIredy,L1: Protocol determines message is now ready to be processed,0,834,cycle
21,565d9094f340,msgProc,L1: message is taken from the L1's processing queue to be processed,0,834,cycle
21,565d9094f340,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,834,cycle
21,565d9094f340,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,835,cycle
21,565d9094f340,add2q_u,L1 receives message from the bus,0,836,cycle
21,565d9094f340,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,836,cycle
21,565d9094f340,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
21,565d9094f340,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,836,cycle
21,565d9094f340,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,836,cycle
21,565d9094f340,add_req,LLC miss -> LLC sends request to DRAM,LLC,836,cycle
21,565d9094f340,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,1093,cycle
21,565d9094f340,respond,LLC sends response message to the requesting L1,LLC,1093,cycle
21,565d9094f340,updaDat,LLC updates its data array,LLC,1093,cycle
21,565d9094f340,wrCache,LLC: New data written to cache,LLC,1093,cycle
21,565d9094f340,respond,LLC sends response message to the requesting L1,LLC,1094,cycle
21,565d9094f340,add2q_u,L1 receives message from the bus,0,1098,cycle
21,565d9094f340,respond,L1 responds to core,0,1098,cycle
21,565d9094f340,updaDat,L1 attempts to update its data array,0,1098,cycle
21,565d9094f340,wrCache,L1: New data written to cache,0,1098,cycle
22,565d9094f348,add2q_l,L1: The message is added to the processing queue from the core,0,1100,cycle
22,565d9094f348,msgProc,L1: message is taken from the L1's processing queue to be processed,0,1100,cycle
22,565d9094f348,hitActn,L1: request is a hit,0,1100,cycle
23,565d9094f350,add2q_l,L1: The message is added to the processing queue from the core,0,1102,cycle
23,565d9094f350,msgProc,L1: message is taken from the L1's processing queue to be processed,0,1102,cycle
23,565d9094f350,hitActn,L1: request is a hit,0,1102,cycle
24,565d9094f358,add2q_l,L1: The message is added to the processing queue from the core,0,1104,cycle
24,565d9094f358,msgProc,L1: message is taken from the L1's processing queue to be processed,0,1104,cycle
24,565d9094f358,hitActn,L1: request is a hit,0,1104,cycle
25,565d9094f360,add2q_l,L1: The message is added to the processing queue from the core,0,1106,cycle
25,565d9094f360,msgProc,L1: message is taken from the L1's processing queue to be processed,0,1106,cycle
25,565d9094f360,hitActn,L1: request is a hit,0,1106,cycle
26,565d9094f368,add2q_l,L1: The message is added to the processing queue from the core,0,1108,cycle
26,565d9094f368,msgProc,L1: message is taken from the L1's processing queue to be processed,0,1108,cycle
26,565d9094f368,hitActn,L1: request is a hit,0,1108,cycle
27,565d9094f370,add2q_l,L1: The message is added to the processing queue from the core,0,1110,cycle
27,565d9094f370,msgProc,L1: message is taken from the L1's processing queue to be processed,0,1110,cycle
27,565d9094f370,hitActn,L1: request is a hit,0,1110,cycle
28,565d9094f378,add2q_l,L1: The message is added to the processing queue from the core,0,1112,cycle
28,565d9094f378,msgProc,L1: message is taken from the L1's processing queue to be processed,0,1112,cycle
28,565d9094f378,hitActn,L1: request is a hit,0,1112,cycle
29,565d9094f380,add2q_l,L1: The message is added to the processing queue from the core,0,1114,cycle
29,565d9094f380,Miss?  ,L1: Was the request a miss?,0,1,boolean
29,565d9094f380,MSIredy,L1: Protocol determines message is now ready to be processed,0,1114,cycle
29,565d9094f380,msgProc,L1: message is taken from the L1's processing queue to be processed,0,1114,cycle
29,565d9094f380,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,1114,cycle
29,565d9094f380,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,1115,cycle
29,565d9094f380,add2q_u,L1 receives message from the bus,0,1116,cycle
29,565d9094f380,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,1116,cycle
29,565d9094f380,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
29,565d9094f380,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,1116,cycle
29,565d9094f380,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,1116,cycle
29,565d9094f380,add_req,LLC miss -> LLC sends request to DRAM,LLC,1116,cycle
29,565d9094f380,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,1373,cycle
29,565d9094f380,respond,LLC sends response message to the requesting L1,LLC,1373,cycle
29,565d9094f380,updaDat,LLC updates its data array,LLC,1373,cycle
29,565d9094f380,wrCache,LLC: New data written to cache,LLC,1373,cycle
29,565d9094f380,respond,LLC sends response message to the requesting L1,LLC,1374,cycle
29,565d9094f380,add2q_u,L1 receives message from the bus,0,1378,cycle
29,565d9094f380,respond,L1 responds to core,0,1378,cycle
29,565d9094f380,updaDat,L1 attempts to update its data array,0,1378,cycle
29,565d9094f380,wrCache,L1: New data written to cache,0,1378,cycle
30,565d9094f388,add2q_l,L1: The message is added to the processing queue from the core,0,1380,cycle
30,565d9094f388,msgProc,L1: message is taken from the L1's processing queue to be processed,0,1380,cycle
30,565d9094f388,hitActn,L1: request is a hit,0,1380,cycle
31,565d9094f390,add2q_l,L1: The message is added to the processing queue from the core,0,1382,cycle
31,565d9094f390,msgProc,L1: message is taken from the L1's processing queue to be processed,0,1382,cycle
31,565d9094f390,hitActn,L1: request is a hit,0,1382,cycle
32,565d9094f398,add2q_l,L1: The message is added to the processing queue from the core,0,1384,cycle
32,565d9094f398,msgProc,L1: message is taken from the L1's processing queue to be processed,0,1384,cycle
32,565d9094f398,hitActn,L1: request is a hit,0,1384,cycle
33,565d9094f3a0,add2q_l,L1: The message is added to the processing queue from the core,0,1386,cycle
33,565d9094f3a0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,1386,cycle
33,565d9094f3a0,hitActn,L1: request is a hit,0,1386,cycle
34,565d9094f3a8,add2q_l,L1: The message is added to the processing queue from the core,0,1388,cycle
34,565d9094f3a8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,1388,cycle
34,565d9094f3a8,hitActn,L1: request is a hit,0,1388,cycle
35,565d9094f3b0,add2q_l,L1: The message is added to the processing queue from the core,0,1390,cycle
35,565d9094f3b0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,1390,cycle
35,565d9094f3b0,hitActn,L1: request is a hit,0,1390,cycle
36,565d9094f3b8,add2q_l,L1: The message is added to the processing queue from the core,0,1392,cycle
36,565d9094f3b8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,1392,cycle
36,565d9094f3b8,hitActn,L1: request is a hit,0,1392,cycle
37,565d9094f3c0,add2q_l,L1: The message is added to the processing queue from the core,0,1394,cycle
37,565d9094f3c0,Miss?  ,L1: Was the request a miss?,0,1,boolean
37,565d9094f3c0,MSIredy,L1: Protocol determines message is now ready to be processed,0,1394,cycle
37,565d9094f3c0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,1394,cycle
37,565d9094f3c0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,1394,cycle
37,565d9094f3c0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,1395,cycle
37,565d9094f3c0,add2q_u,L1 receives message from the bus,0,1396,cycle
37,565d9094f3c0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,1396,cycle
37,565d9094f3c0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
37,565d9094f3c0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,1396,cycle
37,565d9094f3c0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,1396,cycle
37,565d9094f3c0,add_req,LLC miss -> LLC sends request to DRAM,LLC,1396,cycle
37,565d9094f3c0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,1653,cycle
37,565d9094f3c0,respond,LLC sends response message to the requesting L1,LLC,1653,cycle
37,565d9094f3c0,updaDat,LLC updates its data array,LLC,1653,cycle
37,565d9094f3c0,wrCache,LLC: New data written to cache,LLC,1653,cycle
37,565d9094f3c0,respond,LLC sends response message to the requesting L1,LLC,1654,cycle
37,565d9094f3c0,add2q_u,L1 receives message from the bus,0,1658,cycle
37,565d9094f3c0,respond,L1 responds to core,0,1658,cycle
37,565d9094f3c0,updaDat,L1 attempts to update its data array,0,1658,cycle
37,565d9094f3c0,wrCache,L1: New data written to cache,0,1658,cycle
38,565d9094f3c8,add2q_l,L1: The message is added to the processing queue from the core,0,1660,cycle
38,565d9094f3c8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,1660,cycle
38,565d9094f3c8,hitActn,L1: request is a hit,0,1660,cycle
39,565d9094f3d0,add2q_l,L1: The message is added to the processing queue from the core,0,1662,cycle
39,565d9094f3d0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,1662,cycle
39,565d9094f3d0,hitActn,L1: request is a hit,0,1662,cycle
40,565d9094f3d8,add2q_l,L1: The message is added to the processing queue from the core,0,1664,cycle
40,565d9094f3d8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,1664,cycle
40,565d9094f3d8,hitActn,L1: request is a hit,0,1664,cycle
41,565d9094f3e0,add2q_l,L1: The message is added to the processing queue from the core,0,1666,cycle
41,565d9094f3e0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,1666,cycle
41,565d9094f3e0,hitActn,L1: request is a hit,0,1666,cycle
42,565d9094f3e8,add2q_l,L1: The message is added to the processing queue from the core,0,1668,cycle
42,565d9094f3e8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,1668,cycle
42,565d9094f3e8,hitActn,L1: request is a hit,0,1668,cycle
43,565d9094f3f0,add2q_l,L1: The message is added to the processing queue from the core,0,1670,cycle
43,565d9094f3f0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,1670,cycle
43,565d9094f3f0,hitActn,L1: request is a hit,0,1670,cycle
44,565d9094f3f8,add2q_l,L1: The message is added to the processing queue from the core,0,1672,cycle
44,565d9094f3f8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,1672,cycle
44,565d9094f3f8,hitActn,L1: request is a hit,0,1672,cycle
45,565d9094f400,add2q_l,L1: The message is added to the processing queue from the core,0,1674,cycle
45,565d9094f400,Miss?  ,L1: Was the request a miss?,0,1,boolean
45,565d9094f400,MSIredy,L1: Protocol determines message is now ready to be processed,0,1674,cycle
45,565d9094f400,msgProc,L1: message is taken from the L1's processing queue to be processed,0,1674,cycle
45,565d9094f400,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,1674,cycle
45,565d9094f400,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,1675,cycle
45,565d9094f400,add2q_u,L1 receives message from the bus,0,1676,cycle
45,565d9094f400,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,1676,cycle
45,565d9094f400,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
45,565d9094f400,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,1676,cycle
45,565d9094f400,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,1676,cycle
45,565d9094f400,add_req,LLC miss -> LLC sends request to DRAM,LLC,1676,cycle
45,565d9094f400,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,1933,cycle
45,565d9094f400,respond,LLC sends response message to the requesting L1,LLC,1933,cycle
45,565d9094f400,updaDat,LLC updates its data array,LLC,1933,cycle
45,565d9094f400,wrCache,LLC: New data written to cache,LLC,1933,cycle
45,565d9094f400,respond,LLC sends response message to the requesting L1,LLC,1934,cycle
45,565d9094f400,add2q_u,L1 receives message from the bus,0,1938,cycle
45,565d9094f400,respond,L1 responds to core,0,1938,cycle
45,565d9094f400,updaDat,L1 attempts to update its data array,0,1938,cycle
45,565d9094f400,wrCache,L1: New data written to cache,0,1938,cycle
46,565d9094f408,add2q_l,L1: The message is added to the processing queue from the core,0,1940,cycle
46,565d9094f408,msgProc,L1: message is taken from the L1's processing queue to be processed,0,1940,cycle
46,565d9094f408,hitActn,L1: request is a hit,0,1940,cycle
47,565d9094f410,add2q_l,L1: The message is added to the processing queue from the core,0,1942,cycle
47,565d9094f410,msgProc,L1: message is taken from the L1's processing queue to be processed,0,1942,cycle
47,565d9094f410,hitActn,L1: request is a hit,0,1942,cycle
48,565d9094f418,add2q_l,L1: The message is added to the processing queue from the core,0,1944,cycle
48,565d9094f418,msgProc,L1: message is taken from the L1's processing queue to be processed,0,1944,cycle
48,565d9094f418,hitActn,L1: request is a hit,0,1944,cycle
49,565d9094f420,add2q_l,L1: The message is added to the processing queue from the core,0,1946,cycle
49,565d9094f420,msgProc,L1: message is taken from the L1's processing queue to be processed,0,1946,cycle
49,565d9094f420,hitActn,L1: request is a hit,0,1946,cycle
50,565d9094f428,add2q_l,L1: The message is added to the processing queue from the core,0,1948,cycle
50,565d9094f428,msgProc,L1: message is taken from the L1's processing queue to be processed,0,1948,cycle
50,565d9094f428,hitActn,L1: request is a hit,0,1948,cycle
51,565d9094f430,add2q_l,L1: The message is added to the processing queue from the core,0,1950,cycle
51,565d9094f430,msgProc,L1: message is taken from the L1's processing queue to be processed,0,1950,cycle
51,565d9094f430,hitActn,L1: request is a hit,0,1950,cycle
52,565d9094f438,add2q_l,L1: The message is added to the processing queue from the core,0,1952,cycle
52,565d9094f438,msgProc,L1: message is taken from the L1's processing queue to be processed,0,1952,cycle
52,565d9094f438,hitActn,L1: request is a hit,0,1952,cycle
53,565d9094f440,add2q_l,L1: The message is added to the processing queue from the core,0,1954,cycle
53,565d9094f440,Miss?  ,L1: Was the request a miss?,0,1,boolean
53,565d9094f440,MSIredy,L1: Protocol determines message is now ready to be processed,0,1954,cycle
53,565d9094f440,msgProc,L1: message is taken from the L1's processing queue to be processed,0,1954,cycle
53,565d9094f440,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,1954,cycle
53,565d9094f440,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,1955,cycle
53,565d9094f440,add2q_u,L1 receives message from the bus,0,1956,cycle
53,565d9094f440,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,1956,cycle
53,565d9094f440,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
53,565d9094f440,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,1956,cycle
53,565d9094f440,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,1956,cycle
53,565d9094f440,add_req,LLC miss -> LLC sends request to DRAM,LLC,1956,cycle
53,565d9094f440,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,2213,cycle
53,565d9094f440,respond,LLC sends response message to the requesting L1,LLC,2213,cycle
53,565d9094f440,updaDat,LLC updates its data array,LLC,2213,cycle
53,565d9094f440,wrCache,LLC: New data written to cache,LLC,2213,cycle
53,565d9094f440,respond,LLC sends response message to the requesting L1,LLC,2214,cycle
53,565d9094f440,add2q_u,L1 receives message from the bus,0,2218,cycle
53,565d9094f440,respond,L1 responds to core,0,2218,cycle
53,565d9094f440,updaDat,L1 attempts to update its data array,0,2218,cycle
53,565d9094f440,wrCache,L1: New data written to cache,0,2218,cycle
54,565d9094f448,add2q_l,L1: The message is added to the processing queue from the core,0,2220,cycle
54,565d9094f448,msgProc,L1: message is taken from the L1's processing queue to be processed,0,2220,cycle
54,565d9094f448,hitActn,L1: request is a hit,0,2220,cycle
55,565d9094f450,add2q_l,L1: The message is added to the processing queue from the core,0,2222,cycle
55,565d9094f450,msgProc,L1: message is taken from the L1's processing queue to be processed,0,2222,cycle
55,565d9094f450,hitActn,L1: request is a hit,0,2222,cycle
56,565d9094f458,add2q_l,L1: The message is added to the processing queue from the core,0,2224,cycle
56,565d9094f458,msgProc,L1: message is taken from the L1's processing queue to be processed,0,2224,cycle
56,565d9094f458,hitActn,L1: request is a hit,0,2224,cycle
57,565d9094f460,add2q_l,L1: The message is added to the processing queue from the core,0,2226,cycle
57,565d9094f460,msgProc,L1: message is taken from the L1's processing queue to be processed,0,2226,cycle
57,565d9094f460,hitActn,L1: request is a hit,0,2226,cycle
58,565d9094f468,add2q_l,L1: The message is added to the processing queue from the core,0,2228,cycle
58,565d9094f468,msgProc,L1: message is taken from the L1's processing queue to be processed,0,2228,cycle
58,565d9094f468,hitActn,L1: request is a hit,0,2228,cycle
59,565d9094f470,add2q_l,L1: The message is added to the processing queue from the core,0,2230,cycle
59,565d9094f470,msgProc,L1: message is taken from the L1's processing queue to be processed,0,2230,cycle
59,565d9094f470,hitActn,L1: request is a hit,0,2230,cycle
60,565d9094f478,add2q_l,L1: The message is added to the processing queue from the core,0,2232,cycle
60,565d9094f478,msgProc,L1: message is taken from the L1's processing queue to be processed,0,2232,cycle
60,565d9094f478,hitActn,L1: request is a hit,0,2232,cycle
61,565d9094f480,add2q_l,L1: The message is added to the processing queue from the core,0,2234,cycle
61,565d9094f480,Miss?  ,L1: Was the request a miss?,0,1,boolean
61,565d9094f480,MSIredy,L1: Protocol determines message is now ready to be processed,0,2234,cycle
61,565d9094f480,msgProc,L1: message is taken from the L1's processing queue to be processed,0,2234,cycle
61,565d9094f480,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,2234,cycle
61,565d9094f480,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,2235,cycle
61,565d9094f480,add2q_u,L1 receives message from the bus,0,2236,cycle
61,565d9094f480,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,2236,cycle
61,565d9094f480,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
61,565d9094f480,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,2236,cycle
61,565d9094f480,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,2236,cycle
61,565d9094f480,add_req,LLC miss -> LLC sends request to DRAM,LLC,2236,cycle
61,565d9094f480,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,2493,cycle
61,565d9094f480,respond,LLC sends response message to the requesting L1,LLC,2493,cycle
61,565d9094f480,updaDat,LLC updates its data array,LLC,2493,cycle
61,565d9094f480,wrCache,LLC: New data written to cache,LLC,2493,cycle
61,565d9094f480,respond,LLC sends response message to the requesting L1,LLC,2494,cycle
61,565d9094f480,add2q_u,L1 receives message from the bus,0,2498,cycle
61,565d9094f480,respond,L1 responds to core,0,2498,cycle
61,565d9094f480,updaDat,L1 attempts to update its data array,0,2498,cycle
61,565d9094f480,wrCache,L1: New data written to cache,0,2498,cycle
62,565d9094f488,add2q_l,L1: The message is added to the processing queue from the core,0,2500,cycle
62,565d9094f488,msgProc,L1: message is taken from the L1's processing queue to be processed,0,2500,cycle
62,565d9094f488,hitActn,L1: request is a hit,0,2500,cycle
63,565d9094f490,add2q_l,L1: The message is added to the processing queue from the core,0,2502,cycle
63,565d9094f490,msgProc,L1: message is taken from the L1's processing queue to be processed,0,2502,cycle
63,565d9094f490,hitActn,L1: request is a hit,0,2502,cycle
64,565d9094f498,add2q_l,L1: The message is added to the processing queue from the core,0,2504,cycle
64,565d9094f498,msgProc,L1: message is taken from the L1's processing queue to be processed,0,2504,cycle
64,565d9094f498,hitActn,L1: request is a hit,0,2504,cycle
65,565d9094f4a0,add2q_l,L1: The message is added to the processing queue from the core,0,2506,cycle
65,565d9094f4a0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,2506,cycle
65,565d9094f4a0,hitActn,L1: request is a hit,0,2506,cycle
66,565d9094f4a8,add2q_l,L1: The message is added to the processing queue from the core,0,2508,cycle
66,565d9094f4a8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,2508,cycle
66,565d9094f4a8,hitActn,L1: request is a hit,0,2508,cycle
67,565d9094f4b0,add2q_l,L1: The message is added to the processing queue from the core,0,2510,cycle
67,565d9094f4b0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,2510,cycle
67,565d9094f4b0,hitActn,L1: request is a hit,0,2510,cycle
68,565d9094f4b8,add2q_l,L1: The message is added to the processing queue from the core,0,2512,cycle
68,565d9094f4b8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,2512,cycle
68,565d9094f4b8,hitActn,L1: request is a hit,0,2512,cycle
69,565d9094f4c0,add2q_l,L1: The message is added to the processing queue from the core,0,2514,cycle
69,565d9094f4c0,Miss?  ,L1: Was the request a miss?,0,1,boolean
69,565d9094f4c0,MSIredy,L1: Protocol determines message is now ready to be processed,0,2514,cycle
69,565d9094f4c0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,2514,cycle
69,565d9094f4c0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,2514,cycle
69,565d9094f4c0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,2515,cycle
69,565d9094f4c0,add2q_u,L1 receives message from the bus,0,2516,cycle
69,565d9094f4c0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,2516,cycle
69,565d9094f4c0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
69,565d9094f4c0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,2516,cycle
69,565d9094f4c0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,2516,cycle
69,565d9094f4c0,add_req,LLC miss -> LLC sends request to DRAM,LLC,2516,cycle
69,565d9094f4c0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,2773,cycle
69,565d9094f4c0,respond,LLC sends response message to the requesting L1,LLC,2773,cycle
69,565d9094f4c0,updaDat,LLC updates its data array,LLC,2773,cycle
69,565d9094f4c0,wrCache,LLC: New data written to cache,LLC,2773,cycle
69,565d9094f4c0,respond,LLC sends response message to the requesting L1,LLC,2774,cycle
69,565d9094f4c0,add2q_u,L1 receives message from the bus,0,2778,cycle
69,565d9094f4c0,respond,L1 responds to core,0,2778,cycle
69,565d9094f4c0,updaDat,L1 attempts to update its data array,0,2778,cycle
69,565d9094f4c0,wrCache,L1: New data written to cache,0,2778,cycle
70,565d9094f4c8,add2q_l,L1: The message is added to the processing queue from the core,0,2780,cycle
70,565d9094f4c8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,2780,cycle
70,565d9094f4c8,hitActn,L1: request is a hit,0,2780,cycle
71,565d9094f4d0,add2q_l,L1: The message is added to the processing queue from the core,0,2782,cycle
71,565d9094f4d0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,2782,cycle
71,565d9094f4d0,hitActn,L1: request is a hit,0,2782,cycle
72,565d9094f4d8,add2q_l,L1: The message is added to the processing queue from the core,0,2784,cycle
72,565d9094f4d8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,2784,cycle
72,565d9094f4d8,hitActn,L1: request is a hit,0,2784,cycle
73,565d9094f4e0,add2q_l,L1: The message is added to the processing queue from the core,0,2786,cycle
73,565d9094f4e0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,2786,cycle
73,565d9094f4e0,hitActn,L1: request is a hit,0,2786,cycle
74,565d9094f4e8,add2q_l,L1: The message is added to the processing queue from the core,0,2788,cycle
74,565d9094f4e8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,2788,cycle
74,565d9094f4e8,hitActn,L1: request is a hit,0,2788,cycle
75,565d9094f4f0,add2q_l,L1: The message is added to the processing queue from the core,0,2790,cycle
75,565d9094f4f0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,2790,cycle
75,565d9094f4f0,hitActn,L1: request is a hit,0,2790,cycle
76,565d9094f4f8,add2q_l,L1: The message is added to the processing queue from the core,0,2792,cycle
76,565d9094f4f8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,2792,cycle
76,565d9094f4f8,hitActn,L1: request is a hit,0,2792,cycle
77,565d9094f500,add2q_l,L1: The message is added to the processing queue from the core,0,2794,cycle
77,565d9094f500,Miss?  ,L1: Was the request a miss?,0,1,boolean
77,565d9094f500,MSIredy,L1: Protocol determines message is now ready to be processed,0,2794,cycle
77,565d9094f500,msgProc,L1: message is taken from the L1's processing queue to be processed,0,2794,cycle
77,565d9094f500,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,2794,cycle
77,565d9094f500,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,2795,cycle
77,565d9094f500,add2q_u,L1 receives message from the bus,0,2796,cycle
77,565d9094f500,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,2796,cycle
77,565d9094f500,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
77,565d9094f500,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,2796,cycle
77,565d9094f500,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,2796,cycle
77,565d9094f500,add_req,LLC miss -> LLC sends request to DRAM,LLC,2796,cycle
77,565d9094f500,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,3053,cycle
77,565d9094f500,respond,LLC sends response message to the requesting L1,LLC,3053,cycle
77,565d9094f500,updaDat,LLC updates its data array,LLC,3053,cycle
77,565d9094f500,wrCache,LLC: New data written to cache,LLC,3053,cycle
77,565d9094f500,respond,LLC sends response message to the requesting L1,LLC,3054,cycle
77,565d9094f500,add2q_u,L1 receives message from the bus,0,3058,cycle
77,565d9094f500,respond,L1 responds to core,0,3058,cycle
77,565d9094f500,updaDat,L1 attempts to update its data array,0,3058,cycle
77,565d9094f500,wrCache,L1: New data written to cache,0,3058,cycle
78,565d9094f508,add2q_l,L1: The message is added to the processing queue from the core,0,3060,cycle
78,565d9094f508,msgProc,L1: message is taken from the L1's processing queue to be processed,0,3060,cycle
78,565d9094f508,hitActn,L1: request is a hit,0,3060,cycle
79,565d9094f510,add2q_l,L1: The message is added to the processing queue from the core,0,3062,cycle
79,565d9094f510,msgProc,L1: message is taken from the L1's processing queue to be processed,0,3062,cycle
79,565d9094f510,hitActn,L1: request is a hit,0,3062,cycle
80,565d9094f518,add2q_l,L1: The message is added to the processing queue from the core,0,3064,cycle
80,565d9094f518,msgProc,L1: message is taken from the L1's processing queue to be processed,0,3064,cycle
80,565d9094f518,hitActn,L1: request is a hit,0,3064,cycle
81,565d9094f520,add2q_l,L1: The message is added to the processing queue from the core,0,3066,cycle
81,565d9094f520,msgProc,L1: message is taken from the L1's processing queue to be processed,0,3066,cycle
81,565d9094f520,hitActn,L1: request is a hit,0,3066,cycle
82,565d9094f528,add2q_l,L1: The message is added to the processing queue from the core,0,3068,cycle
82,565d9094f528,msgProc,L1: message is taken from the L1's processing queue to be processed,0,3068,cycle
82,565d9094f528,hitActn,L1: request is a hit,0,3068,cycle
83,565d9094f530,add2q_l,L1: The message is added to the processing queue from the core,0,3070,cycle
83,565d9094f530,msgProc,L1: message is taken from the L1's processing queue to be processed,0,3070,cycle
83,565d9094f530,hitActn,L1: request is a hit,0,3070,cycle
84,565d9094f538,add2q_l,L1: The message is added to the processing queue from the core,0,3072,cycle
84,565d9094f538,msgProc,L1: message is taken from the L1's processing queue to be processed,0,3072,cycle
84,565d9094f538,hitActn,L1: request is a hit,0,3072,cycle
85,565d9094f540,add2q_l,L1: The message is added to the processing queue from the core,0,3074,cycle
85,565d9094f540,Miss?  ,L1: Was the request a miss?,0,1,boolean
85,565d9094f540,MSIredy,L1: Protocol determines message is now ready to be processed,0,3074,cycle
85,565d9094f540,msgProc,L1: message is taken from the L1's processing queue to be processed,0,3074,cycle
85,565d9094f540,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,3074,cycle
85,565d9094f540,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,3075,cycle
85,565d9094f540,add2q_u,L1 receives message from the bus,0,3076,cycle
85,565d9094f540,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,3076,cycle
85,565d9094f540,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
85,565d9094f540,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,3076,cycle
85,565d9094f540,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,3076,cycle
85,565d9094f540,add_req,LLC miss -> LLC sends request to DRAM,LLC,3076,cycle
85,565d9094f540,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,3333,cycle
85,565d9094f540,respond,LLC sends response message to the requesting L1,LLC,3333,cycle
85,565d9094f540,updaDat,LLC updates its data array,LLC,3333,cycle
85,565d9094f540,wrCache,LLC: New data written to cache,LLC,3333,cycle
85,565d9094f540,respond,LLC sends response message to the requesting L1,LLC,3334,cycle
85,565d9094f540,add2q_u,L1 receives message from the bus,0,3338,cycle
85,565d9094f540,respond,L1 responds to core,0,3338,cycle
85,565d9094f540,updaDat,L1 attempts to update its data array,0,3338,cycle
85,565d9094f540,wrCache,L1: New data written to cache,0,3338,cycle
86,565d9094f548,add2q_l,L1: The message is added to the processing queue from the core,0,3340,cycle
86,565d9094f548,msgProc,L1: message is taken from the L1's processing queue to be processed,0,3340,cycle
86,565d9094f548,hitActn,L1: request is a hit,0,3340,cycle
87,565d9094f550,add2q_l,L1: The message is added to the processing queue from the core,0,3342,cycle
87,565d9094f550,msgProc,L1: message is taken from the L1's processing queue to be processed,0,3342,cycle
87,565d9094f550,hitActn,L1: request is a hit,0,3342,cycle
88,565d9094f558,add2q_l,L1: The message is added to the processing queue from the core,0,3344,cycle
88,565d9094f558,msgProc,L1: message is taken from the L1's processing queue to be processed,0,3344,cycle
88,565d9094f558,hitActn,L1: request is a hit,0,3344,cycle
89,565d9094f560,add2q_l,L1: The message is added to the processing queue from the core,0,3346,cycle
89,565d9094f560,msgProc,L1: message is taken from the L1's processing queue to be processed,0,3346,cycle
89,565d9094f560,hitActn,L1: request is a hit,0,3346,cycle
90,565d9094f568,add2q_l,L1: The message is added to the processing queue from the core,0,3348,cycle
90,565d9094f568,msgProc,L1: message is taken from the L1's processing queue to be processed,0,3348,cycle
90,565d9094f568,hitActn,L1: request is a hit,0,3348,cycle
91,565d9094f570,add2q_l,L1: The message is added to the processing queue from the core,0,3350,cycle
91,565d9094f570,msgProc,L1: message is taken from the L1's processing queue to be processed,0,3350,cycle
91,565d9094f570,hitActn,L1: request is a hit,0,3350,cycle
92,565d9094f578,add2q_l,L1: The message is added to the processing queue from the core,0,3352,cycle
92,565d9094f578,msgProc,L1: message is taken from the L1's processing queue to be processed,0,3352,cycle
92,565d9094f578,hitActn,L1: request is a hit,0,3352,cycle
93,565d9094f580,add2q_l,L1: The message is added to the processing queue from the core,0,3354,cycle
93,565d9094f580,Miss?  ,L1: Was the request a miss?,0,1,boolean
93,565d9094f580,MSIredy,L1: Protocol determines message is now ready to be processed,0,3354,cycle
93,565d9094f580,msgProc,L1: message is taken from the L1's processing queue to be processed,0,3354,cycle
93,565d9094f580,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,3354,cycle
93,565d9094f580,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,3355,cycle
93,565d9094f580,add2q_u,L1 receives message from the bus,0,3356,cycle
93,565d9094f580,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,3356,cycle
93,565d9094f580,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
93,565d9094f580,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,3356,cycle
93,565d9094f580,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,3356,cycle
93,565d9094f580,add_req,LLC miss -> LLC sends request to DRAM,LLC,3356,cycle
93,565d9094f580,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,3613,cycle
93,565d9094f580,respond,LLC sends response message to the requesting L1,LLC,3613,cycle
93,565d9094f580,updaDat,LLC updates its data array,LLC,3613,cycle
93,565d9094f580,wrCache,LLC: New data written to cache,LLC,3613,cycle
93,565d9094f580,respond,LLC sends response message to the requesting L1,LLC,3614,cycle
93,565d9094f580,add2q_u,L1 receives message from the bus,0,3618,cycle
93,565d9094f580,respond,L1 responds to core,0,3618,cycle
93,565d9094f580,updaDat,L1 attempts to update its data array,0,3618,cycle
93,565d9094f580,wrCache,L1: New data written to cache,0,3618,cycle
94,565d9094f588,add2q_l,L1: The message is added to the processing queue from the core,0,3620,cycle
94,565d9094f588,msgProc,L1: message is taken from the L1's processing queue to be processed,0,3620,cycle
94,565d9094f588,hitActn,L1: request is a hit,0,3620,cycle
95,565d9094f590,add2q_l,L1: The message is added to the processing queue from the core,0,3622,cycle
95,565d9094f590,msgProc,L1: message is taken from the L1's processing queue to be processed,0,3622,cycle
95,565d9094f590,hitActn,L1: request is a hit,0,3622,cycle
96,565d9094f598,add2q_l,L1: The message is added to the processing queue from the core,0,3624,cycle
96,565d9094f598,msgProc,L1: message is taken from the L1's processing queue to be processed,0,3624,cycle
96,565d9094f598,hitActn,L1: request is a hit,0,3624,cycle
97,565d9094f5a0,add2q_l,L1: The message is added to the processing queue from the core,0,3626,cycle
97,565d9094f5a0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,3626,cycle
97,565d9094f5a0,hitActn,L1: request is a hit,0,3626,cycle
98,565d9094f5a8,add2q_l,L1: The message is added to the processing queue from the core,0,3628,cycle
98,565d9094f5a8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,3628,cycle
98,565d9094f5a8,hitActn,L1: request is a hit,0,3628,cycle
99,565d9094f5b0,add2q_l,L1: The message is added to the processing queue from the core,0,3630,cycle
99,565d9094f5b0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,3630,cycle
99,565d9094f5b0,hitActn,L1: request is a hit,0,3630,cycle
100,565d9094f5b8,add2q_l,L1: The message is added to the processing queue from the core,0,3632,cycle
100,565d9094f5b8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,3632,cycle
100,565d9094f5b8,hitActn,L1: request is a hit,0,3632,cycle
101,565d9094f5c0,add2q_l,L1: The message is added to the processing queue from the core,0,3634,cycle
101,565d9094f5c0,Miss?  ,L1: Was the request a miss?,0,1,boolean
101,565d9094f5c0,MSIredy,L1: Protocol determines message is now ready to be processed,0,3634,cycle
101,565d9094f5c0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,3634,cycle
101,565d9094f5c0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,3634,cycle
101,565d9094f5c0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,3635,cycle
101,565d9094f5c0,add2q_u,L1 receives message from the bus,0,3636,cycle
101,565d9094f5c0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,3636,cycle
101,565d9094f5c0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
101,565d9094f5c0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,3636,cycle
101,565d9094f5c0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,3636,cycle
101,565d9094f5c0,add_req,LLC miss -> LLC sends request to DRAM,LLC,3636,cycle
101,565d9094f5c0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,3893,cycle
101,565d9094f5c0,respond,LLC sends response message to the requesting L1,LLC,3893,cycle
101,565d9094f5c0,updaDat,LLC updates its data array,LLC,3893,cycle
101,565d9094f5c0,wrCache,LLC: New data written to cache,LLC,3893,cycle
101,565d9094f5c0,respond,LLC sends response message to the requesting L1,LLC,3894,cycle
101,565d9094f5c0,add2q_u,L1 receives message from the bus,0,3898,cycle
101,565d9094f5c0,respond,L1 responds to core,0,3898,cycle
101,565d9094f5c0,updaDat,L1 attempts to update its data array,0,3898,cycle
101,565d9094f5c0,wrCache,L1: New data written to cache,0,3898,cycle
102,565d9094f5c8,add2q_l,L1: The message is added to the processing queue from the core,0,3900,cycle
102,565d9094f5c8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,3900,cycle
102,565d9094f5c8,hitActn,L1: request is a hit,0,3900,cycle
103,565d9094f5d0,add2q_l,L1: The message is added to the processing queue from the core,0,3902,cycle
103,565d9094f5d0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,3902,cycle
103,565d9094f5d0,hitActn,L1: request is a hit,0,3902,cycle
104,565d9094f5d8,add2q_l,L1: The message is added to the processing queue from the core,0,3904,cycle
104,565d9094f5d8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,3904,cycle
104,565d9094f5d8,hitActn,L1: request is a hit,0,3904,cycle
105,565d9094f5e0,add2q_l,L1: The message is added to the processing queue from the core,0,3906,cycle
105,565d9094f5e0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,3906,cycle
105,565d9094f5e0,hitActn,L1: request is a hit,0,3906,cycle
106,565d9094f5e8,add2q_l,L1: The message is added to the processing queue from the core,0,3908,cycle
106,565d9094f5e8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,3908,cycle
106,565d9094f5e8,hitActn,L1: request is a hit,0,3908,cycle
107,565d9094f5f0,add2q_l,L1: The message is added to the processing queue from the core,0,3910,cycle
107,565d9094f5f0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,3910,cycle
107,565d9094f5f0,hitActn,L1: request is a hit,0,3910,cycle
108,565d9094f5f8,add2q_l,L1: The message is added to the processing queue from the core,0,3912,cycle
108,565d9094f5f8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,3912,cycle
108,565d9094f5f8,hitActn,L1: request is a hit,0,3912,cycle
109,565d9094f600,add2q_l,L1: The message is added to the processing queue from the core,0,3914,cycle
109,565d9094f600,Miss?  ,L1: Was the request a miss?,0,1,boolean
109,565d9094f600,MSIredy,L1: Protocol determines message is now ready to be processed,0,3914,cycle
109,565d9094f600,msgProc,L1: message is taken from the L1's processing queue to be processed,0,3914,cycle
109,565d9094f600,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,3914,cycle
109,565d9094f600,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,3915,cycle
109,565d9094f600,add2q_u,L1 receives message from the bus,0,3916,cycle
109,565d9094f600,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,3916,cycle
109,565d9094f600,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
109,565d9094f600,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,3916,cycle
109,565d9094f600,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,3916,cycle
109,565d9094f600,add_req,LLC miss -> LLC sends request to DRAM,LLC,3916,cycle
109,565d9094f600,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,4173,cycle
109,565d9094f600,respond,LLC sends response message to the requesting L1,LLC,4173,cycle
109,565d9094f600,updaDat,LLC updates its data array,LLC,4173,cycle
109,565d9094f600,wrCache,LLC: New data written to cache,LLC,4173,cycle
109,565d9094f600,respond,LLC sends response message to the requesting L1,LLC,4174,cycle
109,565d9094f600,add2q_u,L1 receives message from the bus,0,4178,cycle
109,565d9094f600,respond,L1 responds to core,0,4178,cycle
109,565d9094f600,updaDat,L1 attempts to update its data array,0,4178,cycle
109,565d9094f600,wrCache,L1: New data written to cache,0,4178,cycle
110,565d9094f608,add2q_l,L1: The message is added to the processing queue from the core,0,4180,cycle
110,565d9094f608,msgProc,L1: message is taken from the L1's processing queue to be processed,0,4180,cycle
110,565d9094f608,hitActn,L1: request is a hit,0,4180,cycle
111,565d9094f610,add2q_l,L1: The message is added to the processing queue from the core,0,4182,cycle
111,565d9094f610,msgProc,L1: message is taken from the L1's processing queue to be processed,0,4182,cycle
111,565d9094f610,hitActn,L1: request is a hit,0,4182,cycle
112,565d9094f618,add2q_l,L1: The message is added to the processing queue from the core,0,4184,cycle
112,565d9094f618,msgProc,L1: message is taken from the L1's processing queue to be processed,0,4184,cycle
112,565d9094f618,hitActn,L1: request is a hit,0,4184,cycle
113,565d9094f620,add2q_l,L1: The message is added to the processing queue from the core,0,4186,cycle
113,565d9094f620,msgProc,L1: message is taken from the L1's processing queue to be processed,0,4186,cycle
113,565d9094f620,hitActn,L1: request is a hit,0,4186,cycle
114,565d9094f628,add2q_l,L1: The message is added to the processing queue from the core,0,4188,cycle
114,565d9094f628,msgProc,L1: message is taken from the L1's processing queue to be processed,0,4188,cycle
114,565d9094f628,hitActn,L1: request is a hit,0,4188,cycle
115,565d9094f630,add2q_l,L1: The message is added to the processing queue from the core,0,4190,cycle
115,565d9094f630,msgProc,L1: message is taken from the L1's processing queue to be processed,0,4190,cycle
115,565d9094f630,hitActn,L1: request is a hit,0,4190,cycle
116,565d9094f638,add2q_l,L1: The message is added to the processing queue from the core,0,4192,cycle
116,565d9094f638,msgProc,L1: message is taken from the L1's processing queue to be processed,0,4192,cycle
116,565d9094f638,hitActn,L1: request is a hit,0,4192,cycle
117,565d9094f640,add2q_l,L1: The message is added to the processing queue from the core,0,4194,cycle
117,565d9094f640,Miss?  ,L1: Was the request a miss?,0,1,boolean
117,565d9094f640,MSIredy,L1: Protocol determines message is now ready to be processed,0,4194,cycle
117,565d9094f640,msgProc,L1: message is taken from the L1's processing queue to be processed,0,4194,cycle
117,565d9094f640,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,4194,cycle
117,565d9094f640,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,4195,cycle
117,565d9094f640,add2q_u,L1 receives message from the bus,0,4196,cycle
117,565d9094f640,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,4196,cycle
117,565d9094f640,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
117,565d9094f640,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,4196,cycle
117,565d9094f640,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,4196,cycle
117,565d9094f640,add_req,LLC miss -> LLC sends request to DRAM,LLC,4196,cycle
117,565d9094f640,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,4453,cycle
117,565d9094f640,respond,LLC sends response message to the requesting L1,LLC,4453,cycle
117,565d9094f640,updaDat,LLC updates its data array,LLC,4453,cycle
117,565d9094f640,wrCache,LLC: New data written to cache,LLC,4453,cycle
117,565d9094f640,respond,LLC sends response message to the requesting L1,LLC,4454,cycle
117,565d9094f640,add2q_u,L1 receives message from the bus,0,4458,cycle
117,565d9094f640,respond,L1 responds to core,0,4458,cycle
117,565d9094f640,updaDat,L1 attempts to update its data array,0,4458,cycle
117,565d9094f640,wrCache,L1: New data written to cache,0,4458,cycle
118,565d9094f648,add2q_l,L1: The message is added to the processing queue from the core,0,4460,cycle
118,565d9094f648,msgProc,L1: message is taken from the L1's processing queue to be processed,0,4460,cycle
118,565d9094f648,hitActn,L1: request is a hit,0,4460,cycle
119,565d9094f650,add2q_l,L1: The message is added to the processing queue from the core,0,4462,cycle
119,565d9094f650,msgProc,L1: message is taken from the L1's processing queue to be processed,0,4462,cycle
119,565d9094f650,hitActn,L1: request is a hit,0,4462,cycle
120,565d9094f658,add2q_l,L1: The message is added to the processing queue from the core,0,4464,cycle
120,565d9094f658,msgProc,L1: message is taken from the L1's processing queue to be processed,0,4464,cycle
120,565d9094f658,hitActn,L1: request is a hit,0,4464,cycle
121,565d9094f660,add2q_l,L1: The message is added to the processing queue from the core,0,4466,cycle
121,565d9094f660,msgProc,L1: message is taken from the L1's processing queue to be processed,0,4466,cycle
121,565d9094f660,hitActn,L1: request is a hit,0,4466,cycle
122,565d9094f668,add2q_l,L1: The message is added to the processing queue from the core,0,4468,cycle
122,565d9094f668,msgProc,L1: message is taken from the L1's processing queue to be processed,0,4468,cycle
122,565d9094f668,hitActn,L1: request is a hit,0,4468,cycle
123,565d9094f670,add2q_l,L1: The message is added to the processing queue from the core,0,4470,cycle
123,565d9094f670,msgProc,L1: message is taken from the L1's processing queue to be processed,0,4470,cycle
123,565d9094f670,hitActn,L1: request is a hit,0,4470,cycle
124,565d9094f678,add2q_l,L1: The message is added to the processing queue from the core,0,4472,cycle
124,565d9094f678,msgProc,L1: message is taken from the L1's processing queue to be processed,0,4472,cycle
124,565d9094f678,hitActn,L1: request is a hit,0,4472,cycle
125,565d9094f680,add2q_l,L1: The message is added to the processing queue from the core,0,4474,cycle
125,565d9094f680,Miss?  ,L1: Was the request a miss?,0,1,boolean
125,565d9094f680,MSIredy,L1: Protocol determines message is now ready to be processed,0,4474,cycle
125,565d9094f680,msgProc,L1: message is taken from the L1's processing queue to be processed,0,4474,cycle
125,565d9094f680,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,4474,cycle
125,565d9094f680,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,4475,cycle
125,565d9094f680,add2q_u,L1 receives message from the bus,0,4476,cycle
125,565d9094f680,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,4476,cycle
125,565d9094f680,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
125,565d9094f680,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,4476,cycle
125,565d9094f680,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,4476,cycle
125,565d9094f680,add_req,LLC miss -> LLC sends request to DRAM,LLC,4476,cycle
125,565d9094f680,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,4733,cycle
125,565d9094f680,respond,LLC sends response message to the requesting L1,LLC,4733,cycle
125,565d9094f680,updaDat,LLC updates its data array,LLC,4733,cycle
125,565d9094f680,wrCache,LLC: New data written to cache,LLC,4733,cycle
125,565d9094f680,respond,LLC sends response message to the requesting L1,LLC,4734,cycle
125,565d9094f680,add2q_u,L1 receives message from the bus,0,4738,cycle
125,565d9094f680,respond,L1 responds to core,0,4738,cycle
125,565d9094f680,updaDat,L1 attempts to update its data array,0,4738,cycle
125,565d9094f680,wrCache,L1: New data written to cache,0,4738,cycle
126,565d9094f688,add2q_l,L1: The message is added to the processing queue from the core,0,4740,cycle
126,565d9094f688,msgProc,L1: message is taken from the L1's processing queue to be processed,0,4740,cycle
126,565d9094f688,hitActn,L1: request is a hit,0,4740,cycle
127,565d9094f690,add2q_l,L1: The message is added to the processing queue from the core,0,4742,cycle
127,565d9094f690,msgProc,L1: message is taken from the L1's processing queue to be processed,0,4742,cycle
127,565d9094f690,hitActn,L1: request is a hit,0,4742,cycle
128,565d9094f698,add2q_l,L1: The message is added to the processing queue from the core,0,4744,cycle
128,565d9094f698,msgProc,L1: message is taken from the L1's processing queue to be processed,0,4744,cycle
128,565d9094f698,hitActn,L1: request is a hit,0,4744,cycle
129,565d9094f6a0,add2q_l,L1: The message is added to the processing queue from the core,0,4746,cycle
129,565d9094f6a0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,4746,cycle
129,565d9094f6a0,hitActn,L1: request is a hit,0,4746,cycle
130,565d9094f6a8,add2q_l,L1: The message is added to the processing queue from the core,0,4748,cycle
130,565d9094f6a8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,4748,cycle
130,565d9094f6a8,hitActn,L1: request is a hit,0,4748,cycle
131,565d9094f6b0,add2q_l,L1: The message is added to the processing queue from the core,0,4750,cycle
131,565d9094f6b0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,4750,cycle
131,565d9094f6b0,hitActn,L1: request is a hit,0,4750,cycle
132,565d9094f6b8,add2q_l,L1: The message is added to the processing queue from the core,0,4752,cycle
132,565d9094f6b8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,4752,cycle
132,565d9094f6b8,hitActn,L1: request is a hit,0,4752,cycle
133,565d9094f6c0,add2q_l,L1: The message is added to the processing queue from the core,0,4754,cycle
133,565d9094f6c0,Miss?  ,L1: Was the request a miss?,0,1,boolean
133,565d9094f6c0,MSIredy,L1: Protocol determines message is now ready to be processed,0,4754,cycle
133,565d9094f6c0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,4754,cycle
133,565d9094f6c0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,4754,cycle
133,565d9094f6c0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,4755,cycle
133,565d9094f6c0,add2q_u,L1 receives message from the bus,0,4756,cycle
133,565d9094f6c0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,4756,cycle
133,565d9094f6c0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
133,565d9094f6c0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,4756,cycle
133,565d9094f6c0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,4756,cycle
133,565d9094f6c0,add_req,LLC miss -> LLC sends request to DRAM,LLC,4756,cycle
133,565d9094f6c0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,5013,cycle
133,565d9094f6c0,respond,LLC sends response message to the requesting L1,LLC,5013,cycle
133,565d9094f6c0,updaDat,LLC updates its data array,LLC,5013,cycle
133,565d9094f6c0,wrCache,LLC: New data written to cache,LLC,5013,cycle
133,565d9094f6c0,respond,LLC sends response message to the requesting L1,LLC,5014,cycle
133,565d9094f6c0,add2q_u,L1 receives message from the bus,0,5018,cycle
133,565d9094f6c0,respond,L1 responds to core,0,5018,cycle
133,565d9094f6c0,updaDat,L1 attempts to update its data array,0,5018,cycle
133,565d9094f6c0,wrCache,L1: New data written to cache,0,5018,cycle
134,565d9094f6c8,add2q_l,L1: The message is added to the processing queue from the core,0,5020,cycle
134,565d9094f6c8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,5020,cycle
134,565d9094f6c8,hitActn,L1: request is a hit,0,5020,cycle
135,565d9094f6d0,add2q_l,L1: The message is added to the processing queue from the core,0,5022,cycle
135,565d9094f6d0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,5022,cycle
135,565d9094f6d0,hitActn,L1: request is a hit,0,5022,cycle
136,565d9094f6d8,add2q_l,L1: The message is added to the processing queue from the core,0,5024,cycle
136,565d9094f6d8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,5024,cycle
136,565d9094f6d8,hitActn,L1: request is a hit,0,5024,cycle
137,565d9094f6e0,add2q_l,L1: The message is added to the processing queue from the core,0,5026,cycle
137,565d9094f6e0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,5026,cycle
137,565d9094f6e0,hitActn,L1: request is a hit,0,5026,cycle
138,565d9094f6e8,add2q_l,L1: The message is added to the processing queue from the core,0,5028,cycle
138,565d9094f6e8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,5028,cycle
138,565d9094f6e8,hitActn,L1: request is a hit,0,5028,cycle
139,565d9094f6f0,add2q_l,L1: The message is added to the processing queue from the core,0,5030,cycle
139,565d9094f6f0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,5030,cycle
139,565d9094f6f0,hitActn,L1: request is a hit,0,5030,cycle
140,565d9094f6f8,add2q_l,L1: The message is added to the processing queue from the core,0,5032,cycle
140,565d9094f6f8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,5032,cycle
140,565d9094f6f8,hitActn,L1: request is a hit,0,5032,cycle
141,565d9094f700,add2q_l,L1: The message is added to the processing queue from the core,0,5034,cycle
141,565d9094f700,Miss?  ,L1: Was the request a miss?,0,1,boolean
141,565d9094f700,MSIredy,L1: Protocol determines message is now ready to be processed,0,5034,cycle
141,565d9094f700,msgProc,L1: message is taken from the L1's processing queue to be processed,0,5034,cycle
141,565d9094f700,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,5034,cycle
141,565d9094f700,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,5035,cycle
141,565d9094f700,add2q_u,L1 receives message from the bus,0,5036,cycle
141,565d9094f700,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,5036,cycle
141,565d9094f700,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
141,565d9094f700,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,5036,cycle
141,565d9094f700,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,5036,cycle
141,565d9094f700,add_req,LLC miss -> LLC sends request to DRAM,LLC,5036,cycle
141,565d9094f700,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,5293,cycle
141,565d9094f700,respond,LLC sends response message to the requesting L1,LLC,5293,cycle
141,565d9094f700,updaDat,LLC updates its data array,LLC,5293,cycle
141,565d9094f700,wrCache,LLC: New data written to cache,LLC,5293,cycle
141,565d9094f700,respond,LLC sends response message to the requesting L1,LLC,5294,cycle
141,565d9094f700,add2q_u,L1 receives message from the bus,0,5298,cycle
141,565d9094f700,respond,L1 responds to core,0,5298,cycle
141,565d9094f700,updaDat,L1 attempts to update its data array,0,5298,cycle
141,565d9094f700,wrCache,L1: New data written to cache,0,5298,cycle
142,565d9094f708,add2q_l,L1: The message is added to the processing queue from the core,0,5300,cycle
142,565d9094f708,msgProc,L1: message is taken from the L1's processing queue to be processed,0,5300,cycle
142,565d9094f708,hitActn,L1: request is a hit,0,5300,cycle
143,565d9094f710,add2q_l,L1: The message is added to the processing queue from the core,0,5302,cycle
143,565d9094f710,msgProc,L1: message is taken from the L1's processing queue to be processed,0,5302,cycle
143,565d9094f710,hitActn,L1: request is a hit,0,5302,cycle
144,565d9094f718,add2q_l,L1: The message is added to the processing queue from the core,0,5304,cycle
144,565d9094f718,msgProc,L1: message is taken from the L1's processing queue to be processed,0,5304,cycle
144,565d9094f718,hitActn,L1: request is a hit,0,5304,cycle
145,565d9094f720,add2q_l,L1: The message is added to the processing queue from the core,0,5306,cycle
145,565d9094f720,msgProc,L1: message is taken from the L1's processing queue to be processed,0,5306,cycle
145,565d9094f720,hitActn,L1: request is a hit,0,5306,cycle
146,565d9094f728,add2q_l,L1: The message is added to the processing queue from the core,0,5308,cycle
146,565d9094f728,msgProc,L1: message is taken from the L1's processing queue to be processed,0,5308,cycle
146,565d9094f728,hitActn,L1: request is a hit,0,5308,cycle
147,565d9094f730,add2q_l,L1: The message is added to the processing queue from the core,0,5310,cycle
147,565d9094f730,msgProc,L1: message is taken from the L1's processing queue to be processed,0,5310,cycle
147,565d9094f730,hitActn,L1: request is a hit,0,5310,cycle
148,565d9094f738,add2q_l,L1: The message is added to the processing queue from the core,0,5312,cycle
148,565d9094f738,msgProc,L1: message is taken from the L1's processing queue to be processed,0,5312,cycle
148,565d9094f738,hitActn,L1: request is a hit,0,5312,cycle
149,565d9094f740,add2q_l,L1: The message is added to the processing queue from the core,0,5314,cycle
149,565d9094f740,Miss?  ,L1: Was the request a miss?,0,1,boolean
149,565d9094f740,MSIredy,L1: Protocol determines message is now ready to be processed,0,5314,cycle
149,565d9094f740,msgProc,L1: message is taken from the L1's processing queue to be processed,0,5314,cycle
149,565d9094f740,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,5314,cycle
149,565d9094f740,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,5315,cycle
149,565d9094f740,add2q_u,L1 receives message from the bus,0,5316,cycle
149,565d9094f740,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,5316,cycle
149,565d9094f740,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
149,565d9094f740,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,5316,cycle
149,565d9094f740,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,5316,cycle
149,565d9094f740,add_req,LLC miss -> LLC sends request to DRAM,LLC,5316,cycle
149,565d9094f740,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,5573,cycle
149,565d9094f740,respond,LLC sends response message to the requesting L1,LLC,5573,cycle
149,565d9094f740,updaDat,LLC updates its data array,LLC,5573,cycle
149,565d9094f740,wrCache,LLC: New data written to cache,LLC,5573,cycle
149,565d9094f740,respond,LLC sends response message to the requesting L1,LLC,5574,cycle
149,565d9094f740,add2q_u,L1 receives message from the bus,0,5578,cycle
149,565d9094f740,respond,L1 responds to core,0,5578,cycle
149,565d9094f740,updaDat,L1 attempts to update its data array,0,5578,cycle
149,565d9094f740,wrCache,L1: New data written to cache,0,5578,cycle
150,565d9094f748,add2q_l,L1: The message is added to the processing queue from the core,0,5580,cycle
150,565d9094f748,msgProc,L1: message is taken from the L1's processing queue to be processed,0,5580,cycle
150,565d9094f748,hitActn,L1: request is a hit,0,5580,cycle
151,565d9094f750,add2q_l,L1: The message is added to the processing queue from the core,0,5582,cycle
151,565d9094f750,msgProc,L1: message is taken from the L1's processing queue to be processed,0,5582,cycle
151,565d9094f750,hitActn,L1: request is a hit,0,5582,cycle
152,565d9094f758,add2q_l,L1: The message is added to the processing queue from the core,0,5584,cycle
152,565d9094f758,msgProc,L1: message is taken from the L1's processing queue to be processed,0,5584,cycle
152,565d9094f758,hitActn,L1: request is a hit,0,5584,cycle
153,565d9094f760,add2q_l,L1: The message is added to the processing queue from the core,0,5586,cycle
153,565d9094f760,msgProc,L1: message is taken from the L1's processing queue to be processed,0,5586,cycle
153,565d9094f760,hitActn,L1: request is a hit,0,5586,cycle
154,565d9094f768,add2q_l,L1: The message is added to the processing queue from the core,0,5588,cycle
154,565d9094f768,msgProc,L1: message is taken from the L1's processing queue to be processed,0,5588,cycle
154,565d9094f768,hitActn,L1: request is a hit,0,5588,cycle
155,565d9094f770,add2q_l,L1: The message is added to the processing queue from the core,0,5590,cycle
155,565d9094f770,msgProc,L1: message is taken from the L1's processing queue to be processed,0,5590,cycle
155,565d9094f770,hitActn,L1: request is a hit,0,5590,cycle
156,565d9094f778,add2q_l,L1: The message is added to the processing queue from the core,0,5592,cycle
156,565d9094f778,msgProc,L1: message is taken from the L1's processing queue to be processed,0,5592,cycle
156,565d9094f778,hitActn,L1: request is a hit,0,5592,cycle
157,565d9094f780,add2q_l,L1: The message is added to the processing queue from the core,0,5594,cycle
157,565d9094f780,Miss?  ,L1: Was the request a miss?,0,1,boolean
157,565d9094f780,MSIredy,L1: Protocol determines message is now ready to be processed,0,5594,cycle
157,565d9094f780,msgProc,L1: message is taken from the L1's processing queue to be processed,0,5594,cycle
157,565d9094f780,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,5594,cycle
157,565d9094f780,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,5595,cycle
157,565d9094f780,add2q_u,L1 receives message from the bus,0,5596,cycle
157,565d9094f780,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,5596,cycle
157,565d9094f780,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
157,565d9094f780,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,5596,cycle
157,565d9094f780,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,5596,cycle
157,565d9094f780,add_req,LLC miss -> LLC sends request to DRAM,LLC,5596,cycle
157,565d9094f780,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,5853,cycle
157,565d9094f780,respond,LLC sends response message to the requesting L1,LLC,5853,cycle
157,565d9094f780,updaDat,LLC updates its data array,LLC,5853,cycle
157,565d9094f780,wrCache,LLC: New data written to cache,LLC,5853,cycle
157,565d9094f780,respond,LLC sends response message to the requesting L1,LLC,5854,cycle
157,565d9094f780,add2q_u,L1 receives message from the bus,0,5858,cycle
157,565d9094f780,respond,L1 responds to core,0,5858,cycle
157,565d9094f780,updaDat,L1 attempts to update its data array,0,5858,cycle
157,565d9094f780,wrCache,L1: New data written to cache,0,5858,cycle
158,565d9094f788,add2q_l,L1: The message is added to the processing queue from the core,0,5860,cycle
158,565d9094f788,msgProc,L1: message is taken from the L1's processing queue to be processed,0,5860,cycle
158,565d9094f788,hitActn,L1: request is a hit,0,5860,cycle
159,565d9094f790,add2q_l,L1: The message is added to the processing queue from the core,0,5862,cycle
159,565d9094f790,msgProc,L1: message is taken from the L1's processing queue to be processed,0,5862,cycle
159,565d9094f790,hitActn,L1: request is a hit,0,5862,cycle
160,565d9094f798,add2q_l,L1: The message is added to the processing queue from the core,0,5864,cycle
160,565d9094f798,msgProc,L1: message is taken from the L1's processing queue to be processed,0,5864,cycle
160,565d9094f798,hitActn,L1: request is a hit,0,5864,cycle
161,565d9094f7a0,add2q_l,L1: The message is added to the processing queue from the core,0,5866,cycle
161,565d9094f7a0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,5866,cycle
161,565d9094f7a0,hitActn,L1: request is a hit,0,5866,cycle
162,565d9094f7a8,add2q_l,L1: The message is added to the processing queue from the core,0,5868,cycle
162,565d9094f7a8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,5868,cycle
162,565d9094f7a8,hitActn,L1: request is a hit,0,5868,cycle
163,565d9094f7b0,add2q_l,L1: The message is added to the processing queue from the core,0,5870,cycle
163,565d9094f7b0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,5870,cycle
163,565d9094f7b0,hitActn,L1: request is a hit,0,5870,cycle
164,565d9094f7b8,add2q_l,L1: The message is added to the processing queue from the core,0,5872,cycle
164,565d9094f7b8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,5872,cycle
164,565d9094f7b8,hitActn,L1: request is a hit,0,5872,cycle
165,565d9094f7c0,add2q_l,L1: The message is added to the processing queue from the core,0,5874,cycle
165,565d9094f7c0,Miss?  ,L1: Was the request a miss?,0,1,boolean
165,565d9094f7c0,MSIredy,L1: Protocol determines message is now ready to be processed,0,5874,cycle
165,565d9094f7c0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,5874,cycle
165,565d9094f7c0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,5874,cycle
165,565d9094f7c0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,5875,cycle
165,565d9094f7c0,add2q_u,L1 receives message from the bus,0,5876,cycle
165,565d9094f7c0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,5876,cycle
165,565d9094f7c0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
165,565d9094f7c0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,5876,cycle
165,565d9094f7c0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,5876,cycle
165,565d9094f7c0,add_req,LLC miss -> LLC sends request to DRAM,LLC,5876,cycle
165,565d9094f7c0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,6133,cycle
165,565d9094f7c0,respond,LLC sends response message to the requesting L1,LLC,6133,cycle
165,565d9094f7c0,updaDat,LLC updates its data array,LLC,6133,cycle
165,565d9094f7c0,wrCache,LLC: New data written to cache,LLC,6133,cycle
165,565d9094f7c0,respond,LLC sends response message to the requesting L1,LLC,6134,cycle
165,565d9094f7c0,add2q_u,L1 receives message from the bus,0,6138,cycle
165,565d9094f7c0,respond,L1 responds to core,0,6138,cycle
165,565d9094f7c0,updaDat,L1 attempts to update its data array,0,6138,cycle
165,565d9094f7c0,wrCache,L1: New data written to cache,0,6138,cycle
166,565d9094f7c8,add2q_l,L1: The message is added to the processing queue from the core,0,6140,cycle
166,565d9094f7c8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,6140,cycle
166,565d9094f7c8,hitActn,L1: request is a hit,0,6140,cycle
167,565d9094f7d0,add2q_l,L1: The message is added to the processing queue from the core,0,6142,cycle
167,565d9094f7d0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,6142,cycle
167,565d9094f7d0,hitActn,L1: request is a hit,0,6142,cycle
168,565d9094f7d8,add2q_l,L1: The message is added to the processing queue from the core,0,6144,cycle
168,565d9094f7d8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,6144,cycle
168,565d9094f7d8,hitActn,L1: request is a hit,0,6144,cycle
169,565d9094f7e0,add2q_l,L1: The message is added to the processing queue from the core,0,6146,cycle
169,565d9094f7e0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,6146,cycle
169,565d9094f7e0,hitActn,L1: request is a hit,0,6146,cycle
170,565d9094f7e8,add2q_l,L1: The message is added to the processing queue from the core,0,6148,cycle
170,565d9094f7e8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,6148,cycle
170,565d9094f7e8,hitActn,L1: request is a hit,0,6148,cycle
171,565d9094f7f0,add2q_l,L1: The message is added to the processing queue from the core,0,6150,cycle
171,565d9094f7f0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,6150,cycle
171,565d9094f7f0,hitActn,L1: request is a hit,0,6150,cycle
172,565d9094f7f8,add2q_l,L1: The message is added to the processing queue from the core,0,6152,cycle
172,565d9094f7f8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,6152,cycle
172,565d9094f7f8,hitActn,L1: request is a hit,0,6152,cycle
173,565d9094f800,add2q_l,L1: The message is added to the processing queue from the core,0,6154,cycle
173,565d9094f800,Miss?  ,L1: Was the request a miss?,0,1,boolean
173,565d9094f800,MSIredy,L1: Protocol determines message is now ready to be processed,0,6154,cycle
173,565d9094f800,msgProc,L1: message is taken from the L1's processing queue to be processed,0,6154,cycle
173,565d9094f800,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,6154,cycle
173,565d9094f800,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,6155,cycle
173,565d9094f800,add2q_u,L1 receives message from the bus,0,6156,cycle
173,565d9094f800,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,6156,cycle
173,565d9094f800,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
173,565d9094f800,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,6156,cycle
173,565d9094f800,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,6156,cycle
173,565d9094f800,add_req,LLC miss -> LLC sends request to DRAM,LLC,6156,cycle
173,565d9094f800,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,6413,cycle
173,565d9094f800,respond,LLC sends response message to the requesting L1,LLC,6413,cycle
173,565d9094f800,updaDat,LLC updates its data array,LLC,6413,cycle
173,565d9094f800,wrCache,LLC: New data written to cache,LLC,6413,cycle
173,565d9094f800,respond,LLC sends response message to the requesting L1,LLC,6414,cycle
173,565d9094f800,add2q_u,L1 receives message from the bus,0,6418,cycle
173,565d9094f800,respond,L1 responds to core,0,6418,cycle
173,565d9094f800,updaDat,L1 attempts to update its data array,0,6418,cycle
173,565d9094f800,wrCache,L1: New data written to cache,0,6418,cycle
174,565d9094f808,add2q_l,L1: The message is added to the processing queue from the core,0,6420,cycle
174,565d9094f808,msgProc,L1: message is taken from the L1's processing queue to be processed,0,6420,cycle
174,565d9094f808,hitActn,L1: request is a hit,0,6420,cycle
175,565d9094f810,add2q_l,L1: The message is added to the processing queue from the core,0,6422,cycle
175,565d9094f810,msgProc,L1: message is taken from the L1's processing queue to be processed,0,6422,cycle
175,565d9094f810,hitActn,L1: request is a hit,0,6422,cycle
176,565d9094f818,add2q_l,L1: The message is added to the processing queue from the core,0,6424,cycle
176,565d9094f818,msgProc,L1: message is taken from the L1's processing queue to be processed,0,6424,cycle
176,565d9094f818,hitActn,L1: request is a hit,0,6424,cycle
177,565d9094f820,add2q_l,L1: The message is added to the processing queue from the core,0,6426,cycle
177,565d9094f820,msgProc,L1: message is taken from the L1's processing queue to be processed,0,6426,cycle
177,565d9094f820,hitActn,L1: request is a hit,0,6426,cycle
178,565d9094f828,add2q_l,L1: The message is added to the processing queue from the core,0,6428,cycle
178,565d9094f828,msgProc,L1: message is taken from the L1's processing queue to be processed,0,6428,cycle
178,565d9094f828,hitActn,L1: request is a hit,0,6428,cycle
179,565d9094f830,add2q_l,L1: The message is added to the processing queue from the core,0,6430,cycle
179,565d9094f830,msgProc,L1: message is taken from the L1's processing queue to be processed,0,6430,cycle
179,565d9094f830,hitActn,L1: request is a hit,0,6430,cycle
180,565d9094f838,add2q_l,L1: The message is added to the processing queue from the core,0,6432,cycle
180,565d9094f838,msgProc,L1: message is taken from the L1's processing queue to be processed,0,6432,cycle
180,565d9094f838,hitActn,L1: request is a hit,0,6432,cycle
181,565d9094f840,add2q_l,L1: The message is added to the processing queue from the core,0,6434,cycle
181,565d9094f840,Miss?  ,L1: Was the request a miss?,0,1,boolean
181,565d9094f840,MSIredy,L1: Protocol determines message is now ready to be processed,0,6434,cycle
181,565d9094f840,msgProc,L1: message is taken from the L1's processing queue to be processed,0,6434,cycle
181,565d9094f840,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,6434,cycle
181,565d9094f840,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,6435,cycle
181,565d9094f840,add2q_u,L1 receives message from the bus,0,6436,cycle
181,565d9094f840,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,6436,cycle
181,565d9094f840,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
181,565d9094f840,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,6436,cycle
181,565d9094f840,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,6436,cycle
181,565d9094f840,add_req,LLC miss -> LLC sends request to DRAM,LLC,6436,cycle
181,565d9094f840,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,6693,cycle
181,565d9094f840,respond,LLC sends response message to the requesting L1,LLC,6693,cycle
181,565d9094f840,updaDat,LLC updates its data array,LLC,6693,cycle
181,565d9094f840,wrCache,LLC: New data written to cache,LLC,6693,cycle
181,565d9094f840,respond,LLC sends response message to the requesting L1,LLC,6694,cycle
181,565d9094f840,add2q_u,L1 receives message from the bus,0,6698,cycle
181,565d9094f840,respond,L1 responds to core,0,6698,cycle
181,565d9094f840,updaDat,L1 attempts to update its data array,0,6698,cycle
181,565d9094f840,wrCache,L1: New data written to cache,0,6698,cycle
182,565d9094f848,add2q_l,L1: The message is added to the processing queue from the core,0,6700,cycle
182,565d9094f848,msgProc,L1: message is taken from the L1's processing queue to be processed,0,6700,cycle
182,565d9094f848,hitActn,L1: request is a hit,0,6700,cycle
183,565d9094f850,add2q_l,L1: The message is added to the processing queue from the core,0,6702,cycle
183,565d9094f850,msgProc,L1: message is taken from the L1's processing queue to be processed,0,6702,cycle
183,565d9094f850,hitActn,L1: request is a hit,0,6702,cycle
184,565d9094f858,add2q_l,L1: The message is added to the processing queue from the core,0,6704,cycle
184,565d9094f858,msgProc,L1: message is taken from the L1's processing queue to be processed,0,6704,cycle
184,565d9094f858,hitActn,L1: request is a hit,0,6704,cycle
185,565d9094f860,add2q_l,L1: The message is added to the processing queue from the core,0,6706,cycle
185,565d9094f860,msgProc,L1: message is taken from the L1's processing queue to be processed,0,6706,cycle
185,565d9094f860,hitActn,L1: request is a hit,0,6706,cycle
186,565d9094f868,add2q_l,L1: The message is added to the processing queue from the core,0,6708,cycle
186,565d9094f868,msgProc,L1: message is taken from the L1's processing queue to be processed,0,6708,cycle
186,565d9094f868,hitActn,L1: request is a hit,0,6708,cycle
187,565d9094f870,add2q_l,L1: The message is added to the processing queue from the core,0,6710,cycle
187,565d9094f870,msgProc,L1: message is taken from the L1's processing queue to be processed,0,6710,cycle
187,565d9094f870,hitActn,L1: request is a hit,0,6710,cycle
188,565d9094f878,add2q_l,L1: The message is added to the processing queue from the core,0,6712,cycle
188,565d9094f878,msgProc,L1: message is taken from the L1's processing queue to be processed,0,6712,cycle
188,565d9094f878,hitActn,L1: request is a hit,0,6712,cycle
189,565d9094f880,add2q_l,L1: The message is added to the processing queue from the core,0,6714,cycle
189,565d9094f880,Miss?  ,L1: Was the request a miss?,0,1,boolean
189,565d9094f880,MSIredy,L1: Protocol determines message is now ready to be processed,0,6714,cycle
189,565d9094f880,msgProc,L1: message is taken from the L1's processing queue to be processed,0,6714,cycle
189,565d9094f880,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,6714,cycle
189,565d9094f880,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,6715,cycle
189,565d9094f880,add2q_u,L1 receives message from the bus,0,6716,cycle
189,565d9094f880,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,6716,cycle
189,565d9094f880,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
189,565d9094f880,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,6716,cycle
189,565d9094f880,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,6716,cycle
189,565d9094f880,add_req,LLC miss -> LLC sends request to DRAM,LLC,6716,cycle
189,565d9094f880,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,6973,cycle
189,565d9094f880,respond,LLC sends response message to the requesting L1,LLC,6973,cycle
189,565d9094f880,updaDat,LLC updates its data array,LLC,6973,cycle
189,565d9094f880,wrCache,LLC: New data written to cache,LLC,6973,cycle
189,565d9094f880,respond,LLC sends response message to the requesting L1,LLC,6974,cycle
189,565d9094f880,add2q_u,L1 receives message from the bus,0,6978,cycle
189,565d9094f880,respond,L1 responds to core,0,6978,cycle
189,565d9094f880,updaDat,L1 attempts to update its data array,0,6978,cycle
189,565d9094f880,wrCache,L1: New data written to cache,0,6978,cycle
190,565d9094f888,add2q_l,L1: The message is added to the processing queue from the core,0,6980,cycle
190,565d9094f888,msgProc,L1: message is taken from the L1's processing queue to be processed,0,6980,cycle
190,565d9094f888,hitActn,L1: request is a hit,0,6980,cycle
191,565d9094f890,add2q_l,L1: The message is added to the processing queue from the core,0,6982,cycle
191,565d9094f890,msgProc,L1: message is taken from the L1's processing queue to be processed,0,6982,cycle
191,565d9094f890,hitActn,L1: request is a hit,0,6982,cycle
192,565d9094f898,add2q_l,L1: The message is added to the processing queue from the core,0,6984,cycle
192,565d9094f898,msgProc,L1: message is taken from the L1's processing queue to be processed,0,6984,cycle
192,565d9094f898,hitActn,L1: request is a hit,0,6984,cycle
193,565d9094f8a0,add2q_l,L1: The message is added to the processing queue from the core,0,6986,cycle
193,565d9094f8a0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,6986,cycle
193,565d9094f8a0,hitActn,L1: request is a hit,0,6986,cycle
194,565d9094f8a8,add2q_l,L1: The message is added to the processing queue from the core,0,6988,cycle
194,565d9094f8a8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,6988,cycle
194,565d9094f8a8,hitActn,L1: request is a hit,0,6988,cycle
195,565d9094f8b0,add2q_l,L1: The message is added to the processing queue from the core,0,6990,cycle
195,565d9094f8b0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,6990,cycle
195,565d9094f8b0,hitActn,L1: request is a hit,0,6990,cycle
196,565d9094f8b8,add2q_l,L1: The message is added to the processing queue from the core,0,6992,cycle
196,565d9094f8b8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,6992,cycle
196,565d9094f8b8,hitActn,L1: request is a hit,0,6992,cycle
197,565d9094f8c0,add2q_l,L1: The message is added to the processing queue from the core,0,6994,cycle
197,565d9094f8c0,Miss?  ,L1: Was the request a miss?,0,1,boolean
197,565d9094f8c0,MSIredy,L1: Protocol determines message is now ready to be processed,0,6994,cycle
197,565d9094f8c0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,6994,cycle
197,565d9094f8c0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,6994,cycle
197,565d9094f8c0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,6995,cycle
197,565d9094f8c0,add2q_u,L1 receives message from the bus,0,6996,cycle
197,565d9094f8c0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,6996,cycle
197,565d9094f8c0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
197,565d9094f8c0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,6996,cycle
197,565d9094f8c0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,6996,cycle
197,565d9094f8c0,add_req,LLC miss -> LLC sends request to DRAM,LLC,6996,cycle
197,565d9094f8c0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,7253,cycle
197,565d9094f8c0,respond,LLC sends response message to the requesting L1,LLC,7253,cycle
197,565d9094f8c0,updaDat,LLC updates its data array,LLC,7253,cycle
197,565d9094f8c0,wrCache,LLC: New data written to cache,LLC,7253,cycle
197,565d9094f8c0,respond,LLC sends response message to the requesting L1,LLC,7254,cycle
197,565d9094f8c0,add2q_u,L1 receives message from the bus,0,7258,cycle
197,565d9094f8c0,respond,L1 responds to core,0,7258,cycle
197,565d9094f8c0,updaDat,L1 attempts to update its data array,0,7258,cycle
197,565d9094f8c0,wrCache,L1: New data written to cache,0,7258,cycle
198,565d9094f8c8,add2q_l,L1: The message is added to the processing queue from the core,0,7260,cycle
198,565d9094f8c8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,7260,cycle
198,565d9094f8c8,hitActn,L1: request is a hit,0,7260,cycle
199,565d9094f8d0,add2q_l,L1: The message is added to the processing queue from the core,0,7262,cycle
199,565d9094f8d0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,7262,cycle
199,565d9094f8d0,hitActn,L1: request is a hit,0,7262,cycle
200,565d9094f8d8,add2q_l,L1: The message is added to the processing queue from the core,0,7264,cycle
200,565d9094f8d8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,7264,cycle
200,565d9094f8d8,hitActn,L1: request is a hit,0,7264,cycle
201,565d9094f8e0,add2q_l,L1: The message is added to the processing queue from the core,0,7266,cycle
201,565d9094f8e0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,7266,cycle
201,565d9094f8e0,hitActn,L1: request is a hit,0,7266,cycle
202,565d9094f8e8,add2q_l,L1: The message is added to the processing queue from the core,0,7268,cycle
202,565d9094f8e8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,7268,cycle
202,565d9094f8e8,hitActn,L1: request is a hit,0,7268,cycle
203,565d9094f8f0,add2q_l,L1: The message is added to the processing queue from the core,0,7270,cycle
203,565d9094f8f0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,7270,cycle
203,565d9094f8f0,hitActn,L1: request is a hit,0,7270,cycle
204,565d9094f8f8,add2q_l,L1: The message is added to the processing queue from the core,0,7272,cycle
204,565d9094f8f8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,7272,cycle
204,565d9094f8f8,hitActn,L1: request is a hit,0,7272,cycle
205,565d9094f900,add2q_l,L1: The message is added to the processing queue from the core,0,7274,cycle
205,565d9094f900,Miss?  ,L1: Was the request a miss?,0,1,boolean
205,565d9094f900,MSIredy,L1: Protocol determines message is now ready to be processed,0,7274,cycle
205,565d9094f900,msgProc,L1: message is taken from the L1's processing queue to be processed,0,7274,cycle
205,565d9094f900,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,7274,cycle
205,565d9094f900,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,7275,cycle
205,565d9094f900,add2q_u,L1 receives message from the bus,0,7276,cycle
205,565d9094f900,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,7276,cycle
205,565d9094f900,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
205,565d9094f900,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,7276,cycle
205,565d9094f900,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,7276,cycle
205,565d9094f900,add_req,LLC miss -> LLC sends request to DRAM,LLC,7276,cycle
205,565d9094f900,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,7533,cycle
205,565d9094f900,respond,LLC sends response message to the requesting L1,LLC,7533,cycle
205,565d9094f900,updaDat,LLC updates its data array,LLC,7533,cycle
205,565d9094f900,wrCache,LLC: New data written to cache,LLC,7533,cycle
205,565d9094f900,respond,LLC sends response message to the requesting L1,LLC,7534,cycle
205,565d9094f900,add2q_u,L1 receives message from the bus,0,7538,cycle
205,565d9094f900,respond,L1 responds to core,0,7538,cycle
205,565d9094f900,updaDat,L1 attempts to update its data array,0,7538,cycle
205,565d9094f900,wrCache,L1: New data written to cache,0,7538,cycle
206,565d9094f908,add2q_l,L1: The message is added to the processing queue from the core,0,7540,cycle
206,565d9094f908,msgProc,L1: message is taken from the L1's processing queue to be processed,0,7540,cycle
206,565d9094f908,hitActn,L1: request is a hit,0,7540,cycle
207,565d9094f910,add2q_l,L1: The message is added to the processing queue from the core,0,7542,cycle
207,565d9094f910,msgProc,L1: message is taken from the L1's processing queue to be processed,0,7542,cycle
207,565d9094f910,hitActn,L1: request is a hit,0,7542,cycle
208,565d9094f918,add2q_l,L1: The message is added to the processing queue from the core,0,7544,cycle
208,565d9094f918,msgProc,L1: message is taken from the L1's processing queue to be processed,0,7544,cycle
208,565d9094f918,hitActn,L1: request is a hit,0,7544,cycle
209,565d9094f920,add2q_l,L1: The message is added to the processing queue from the core,0,7546,cycle
209,565d9094f920,msgProc,L1: message is taken from the L1's processing queue to be processed,0,7546,cycle
209,565d9094f920,hitActn,L1: request is a hit,0,7546,cycle
210,565d9094f928,add2q_l,L1: The message is added to the processing queue from the core,0,7548,cycle
210,565d9094f928,msgProc,L1: message is taken from the L1's processing queue to be processed,0,7548,cycle
210,565d9094f928,hitActn,L1: request is a hit,0,7548,cycle
211,565d9094f930,add2q_l,L1: The message is added to the processing queue from the core,0,7550,cycle
211,565d9094f930,msgProc,L1: message is taken from the L1's processing queue to be processed,0,7550,cycle
211,565d9094f930,hitActn,L1: request is a hit,0,7550,cycle
212,565d9094f938,add2q_l,L1: The message is added to the processing queue from the core,0,7552,cycle
212,565d9094f938,msgProc,L1: message is taken from the L1's processing queue to be processed,0,7552,cycle
212,565d9094f938,hitActn,L1: request is a hit,0,7552,cycle
213,565d9094f940,add2q_l,L1: The message is added to the processing queue from the core,0,7554,cycle
213,565d9094f940,Miss?  ,L1: Was the request a miss?,0,1,boolean
213,565d9094f940,MSIredy,L1: Protocol determines message is now ready to be processed,0,7554,cycle
213,565d9094f940,msgProc,L1: message is taken from the L1's processing queue to be processed,0,7554,cycle
213,565d9094f940,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,7554,cycle
213,565d9094f940,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,7555,cycle
213,565d9094f940,add2q_u,L1 receives message from the bus,0,7556,cycle
213,565d9094f940,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,7556,cycle
213,565d9094f940,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
213,565d9094f940,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,7556,cycle
213,565d9094f940,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,7556,cycle
213,565d9094f940,add_req,LLC miss -> LLC sends request to DRAM,LLC,7556,cycle
213,565d9094f940,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,7813,cycle
213,565d9094f940,respond,LLC sends response message to the requesting L1,LLC,7813,cycle
213,565d9094f940,updaDat,LLC updates its data array,LLC,7813,cycle
213,565d9094f940,wrCache,LLC: New data written to cache,LLC,7813,cycle
213,565d9094f940,respond,LLC sends response message to the requesting L1,LLC,7814,cycle
213,565d9094f940,add2q_u,L1 receives message from the bus,0,7818,cycle
213,565d9094f940,respond,L1 responds to core,0,7818,cycle
213,565d9094f940,updaDat,L1 attempts to update its data array,0,7818,cycle
213,565d9094f940,wrCache,L1: New data written to cache,0,7818,cycle
214,565d9094f948,add2q_l,L1: The message is added to the processing queue from the core,0,7820,cycle
214,565d9094f948,msgProc,L1: message is taken from the L1's processing queue to be processed,0,7820,cycle
214,565d9094f948,hitActn,L1: request is a hit,0,7820,cycle
215,565d9094f950,add2q_l,L1: The message is added to the processing queue from the core,0,7822,cycle
215,565d9094f950,msgProc,L1: message is taken from the L1's processing queue to be processed,0,7822,cycle
215,565d9094f950,hitActn,L1: request is a hit,0,7822,cycle
216,565d9094f958,add2q_l,L1: The message is added to the processing queue from the core,0,7824,cycle
216,565d9094f958,msgProc,L1: message is taken from the L1's processing queue to be processed,0,7824,cycle
216,565d9094f958,hitActn,L1: request is a hit,0,7824,cycle
217,565d9094f960,add2q_l,L1: The message is added to the processing queue from the core,0,7826,cycle
217,565d9094f960,msgProc,L1: message is taken from the L1's processing queue to be processed,0,7826,cycle
217,565d9094f960,hitActn,L1: request is a hit,0,7826,cycle
218,565d9094f968,add2q_l,L1: The message is added to the processing queue from the core,0,7828,cycle
218,565d9094f968,msgProc,L1: message is taken from the L1's processing queue to be processed,0,7828,cycle
218,565d9094f968,hitActn,L1: request is a hit,0,7828,cycle
219,565d9094f970,add2q_l,L1: The message is added to the processing queue from the core,0,7830,cycle
219,565d9094f970,msgProc,L1: message is taken from the L1's processing queue to be processed,0,7830,cycle
219,565d9094f970,hitActn,L1: request is a hit,0,7830,cycle
220,565d9094f978,add2q_l,L1: The message is added to the processing queue from the core,0,7832,cycle
220,565d9094f978,msgProc,L1: message is taken from the L1's processing queue to be processed,0,7832,cycle
220,565d9094f978,hitActn,L1: request is a hit,0,7832,cycle
221,565d9094f980,add2q_l,L1: The message is added to the processing queue from the core,0,7834,cycle
221,565d9094f980,Miss?  ,L1: Was the request a miss?,0,1,boolean
221,565d9094f980,MSIredy,L1: Protocol determines message is now ready to be processed,0,7834,cycle
221,565d9094f980,msgProc,L1: message is taken from the L1's processing queue to be processed,0,7834,cycle
221,565d9094f980,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,7834,cycle
221,565d9094f980,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,7835,cycle
221,565d9094f980,add2q_u,L1 receives message from the bus,0,7836,cycle
221,565d9094f980,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,7836,cycle
221,565d9094f980,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
221,565d9094f980,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,7836,cycle
221,565d9094f980,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,7836,cycle
221,565d9094f980,add_req,LLC miss -> LLC sends request to DRAM,LLC,7836,cycle
221,565d9094f980,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,8093,cycle
221,565d9094f980,respond,LLC sends response message to the requesting L1,LLC,8093,cycle
221,565d9094f980,updaDat,LLC updates its data array,LLC,8093,cycle
221,565d9094f980,wrCache,LLC: New data written to cache,LLC,8093,cycle
221,565d9094f980,respond,LLC sends response message to the requesting L1,LLC,8094,cycle
221,565d9094f980,add2q_u,L1 receives message from the bus,0,8098,cycle
221,565d9094f980,respond,L1 responds to core,0,8098,cycle
221,565d9094f980,updaDat,L1 attempts to update its data array,0,8098,cycle
221,565d9094f980,wrCache,L1: New data written to cache,0,8098,cycle
222,565d9094f988,add2q_l,L1: The message is added to the processing queue from the core,0,8100,cycle
222,565d9094f988,msgProc,L1: message is taken from the L1's processing queue to be processed,0,8100,cycle
222,565d9094f988,hitActn,L1: request is a hit,0,8100,cycle
223,565d9094f990,add2q_l,L1: The message is added to the processing queue from the core,0,8102,cycle
223,565d9094f990,msgProc,L1: message is taken from the L1's processing queue to be processed,0,8102,cycle
223,565d9094f990,hitActn,L1: request is a hit,0,8102,cycle
224,565d9094f998,add2q_l,L1: The message is added to the processing queue from the core,0,8104,cycle
224,565d9094f998,msgProc,L1: message is taken from the L1's processing queue to be processed,0,8104,cycle
224,565d9094f998,hitActn,L1: request is a hit,0,8104,cycle
225,565d9094f9a0,add2q_l,L1: The message is added to the processing queue from the core,0,8106,cycle
225,565d9094f9a0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,8106,cycle
225,565d9094f9a0,hitActn,L1: request is a hit,0,8106,cycle
226,565d9094f9a8,add2q_l,L1: The message is added to the processing queue from the core,0,8108,cycle
226,565d9094f9a8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,8108,cycle
226,565d9094f9a8,hitActn,L1: request is a hit,0,8108,cycle
227,565d9094f9b0,add2q_l,L1: The message is added to the processing queue from the core,0,8110,cycle
227,565d9094f9b0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,8110,cycle
227,565d9094f9b0,hitActn,L1: request is a hit,0,8110,cycle
228,565d9094f9b8,add2q_l,L1: The message is added to the processing queue from the core,0,8112,cycle
228,565d9094f9b8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,8112,cycle
228,565d9094f9b8,hitActn,L1: request is a hit,0,8112,cycle
229,565d9094f9c0,add2q_l,L1: The message is added to the processing queue from the core,0,8114,cycle
229,565d9094f9c0,Miss?  ,L1: Was the request a miss?,0,1,boolean
229,565d9094f9c0,MSIredy,L1: Protocol determines message is now ready to be processed,0,8114,cycle
229,565d9094f9c0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,8114,cycle
229,565d9094f9c0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,8114,cycle
229,565d9094f9c0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,8115,cycle
229,565d9094f9c0,add2q_u,L1 receives message from the bus,0,8116,cycle
229,565d9094f9c0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,8116,cycle
229,565d9094f9c0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
229,565d9094f9c0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,8116,cycle
229,565d9094f9c0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,8116,cycle
229,565d9094f9c0,add_req,LLC miss -> LLC sends request to DRAM,LLC,8116,cycle
229,565d9094f9c0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,8373,cycle
229,565d9094f9c0,respond,LLC sends response message to the requesting L1,LLC,8373,cycle
229,565d9094f9c0,updaDat,LLC updates its data array,LLC,8373,cycle
229,565d9094f9c0,wrCache,LLC: New data written to cache,LLC,8373,cycle
229,565d9094f9c0,respond,LLC sends response message to the requesting L1,LLC,8374,cycle
229,565d9094f9c0,add2q_u,L1 receives message from the bus,0,8378,cycle
229,565d9094f9c0,respond,L1 responds to core,0,8378,cycle
229,565d9094f9c0,updaDat,L1 attempts to update its data array,0,8378,cycle
229,565d9094f9c0,wrCache,L1: New data written to cache,0,8378,cycle
230,565d9094f9c8,add2q_l,L1: The message is added to the processing queue from the core,0,8380,cycle
230,565d9094f9c8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,8380,cycle
230,565d9094f9c8,hitActn,L1: request is a hit,0,8380,cycle
231,565d9094f9d0,add2q_l,L1: The message is added to the processing queue from the core,0,8382,cycle
231,565d9094f9d0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,8382,cycle
231,565d9094f9d0,hitActn,L1: request is a hit,0,8382,cycle
232,565d9094f9d8,add2q_l,L1: The message is added to the processing queue from the core,0,8384,cycle
232,565d9094f9d8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,8384,cycle
232,565d9094f9d8,hitActn,L1: request is a hit,0,8384,cycle
233,565d9094f9e0,add2q_l,L1: The message is added to the processing queue from the core,0,8386,cycle
233,565d9094f9e0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,8386,cycle
233,565d9094f9e0,hitActn,L1: request is a hit,0,8386,cycle
234,565d9094f9e8,add2q_l,L1: The message is added to the processing queue from the core,0,8388,cycle
234,565d9094f9e8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,8388,cycle
234,565d9094f9e8,hitActn,L1: request is a hit,0,8388,cycle
235,565d9094f9f0,add2q_l,L1: The message is added to the processing queue from the core,0,8390,cycle
235,565d9094f9f0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,8390,cycle
235,565d9094f9f0,hitActn,L1: request is a hit,0,8390,cycle
236,565d9094f9f8,add2q_l,L1: The message is added to the processing queue from the core,0,8392,cycle
236,565d9094f9f8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,8392,cycle
236,565d9094f9f8,hitActn,L1: request is a hit,0,8392,cycle
237,565d9094fa00,add2q_l,L1: The message is added to the processing queue from the core,0,8394,cycle
237,565d9094fa00,Miss?  ,L1: Was the request a miss?,0,1,boolean
237,565d9094fa00,MSIredy,L1: Protocol determines message is now ready to be processed,0,8394,cycle
237,565d9094fa00,msgProc,L1: message is taken from the L1's processing queue to be processed,0,8394,cycle
237,565d9094fa00,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,8394,cycle
237,565d9094fa00,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,8395,cycle
237,565d9094fa00,add2q_u,L1 receives message from the bus,0,8396,cycle
237,565d9094fa00,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,8396,cycle
237,565d9094fa00,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
237,565d9094fa00,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,8396,cycle
237,565d9094fa00,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,8396,cycle
237,565d9094fa00,add_req,LLC miss -> LLC sends request to DRAM,LLC,8396,cycle
237,565d9094fa00,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,8653,cycle
237,565d9094fa00,respond,LLC sends response message to the requesting L1,LLC,8653,cycle
237,565d9094fa00,updaDat,LLC updates its data array,LLC,8653,cycle
237,565d9094fa00,wrCache,LLC: New data written to cache,LLC,8653,cycle
237,565d9094fa00,respond,LLC sends response message to the requesting L1,LLC,8654,cycle
237,565d9094fa00,add2q_u,L1 receives message from the bus,0,8658,cycle
237,565d9094fa00,respond,L1 responds to core,0,8658,cycle
237,565d9094fa00,updaDat,L1 attempts to update its data array,0,8658,cycle
237,565d9094fa00,wrCache,L1: New data written to cache,0,8658,cycle
238,565d9094fa08,add2q_l,L1: The message is added to the processing queue from the core,0,8660,cycle
238,565d9094fa08,msgProc,L1: message is taken from the L1's processing queue to be processed,0,8660,cycle
238,565d9094fa08,hitActn,L1: request is a hit,0,8660,cycle
239,565d9094fa10,add2q_l,L1: The message is added to the processing queue from the core,0,8662,cycle
239,565d9094fa10,msgProc,L1: message is taken from the L1's processing queue to be processed,0,8662,cycle
239,565d9094fa10,hitActn,L1: request is a hit,0,8662,cycle
240,565d9094fa18,add2q_l,L1: The message is added to the processing queue from the core,0,8664,cycle
240,565d9094fa18,msgProc,L1: message is taken from the L1's processing queue to be processed,0,8664,cycle
240,565d9094fa18,hitActn,L1: request is a hit,0,8664,cycle
241,565d9094fa20,add2q_l,L1: The message is added to the processing queue from the core,0,8666,cycle
241,565d9094fa20,msgProc,L1: message is taken from the L1's processing queue to be processed,0,8666,cycle
241,565d9094fa20,hitActn,L1: request is a hit,0,8666,cycle
242,565d9094fa28,add2q_l,L1: The message is added to the processing queue from the core,0,8668,cycle
242,565d9094fa28,msgProc,L1: message is taken from the L1's processing queue to be processed,0,8668,cycle
242,565d9094fa28,hitActn,L1: request is a hit,0,8668,cycle
243,565d9094fa30,add2q_l,L1: The message is added to the processing queue from the core,0,8670,cycle
243,565d9094fa30,msgProc,L1: message is taken from the L1's processing queue to be processed,0,8670,cycle
243,565d9094fa30,hitActn,L1: request is a hit,0,8670,cycle
244,565d9094fa38,add2q_l,L1: The message is added to the processing queue from the core,0,8672,cycle
244,565d9094fa38,msgProc,L1: message is taken from the L1's processing queue to be processed,0,8672,cycle
244,565d9094fa38,hitActn,L1: request is a hit,0,8672,cycle
245,565d9094fa40,add2q_l,L1: The message is added to the processing queue from the core,0,8674,cycle
245,565d9094fa40,Miss?  ,L1: Was the request a miss?,0,1,boolean
245,565d9094fa40,MSIredy,L1: Protocol determines message is now ready to be processed,0,8674,cycle
245,565d9094fa40,msgProc,L1: message is taken from the L1's processing queue to be processed,0,8674,cycle
245,565d9094fa40,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,8674,cycle
245,565d9094fa40,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,8675,cycle
245,565d9094fa40,add2q_u,L1 receives message from the bus,0,8676,cycle
245,565d9094fa40,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,8676,cycle
245,565d9094fa40,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
245,565d9094fa40,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,8676,cycle
245,565d9094fa40,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,8676,cycle
245,565d9094fa40,add_req,LLC miss -> LLC sends request to DRAM,LLC,8676,cycle
245,565d9094fa40,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,8933,cycle
245,565d9094fa40,respond,LLC sends response message to the requesting L1,LLC,8933,cycle
245,565d9094fa40,updaDat,LLC updates its data array,LLC,8933,cycle
245,565d9094fa40,wrCache,LLC: New data written to cache,LLC,8933,cycle
245,565d9094fa40,respond,LLC sends response message to the requesting L1,LLC,8934,cycle
245,565d9094fa40,add2q_u,L1 receives message from the bus,0,8938,cycle
245,565d9094fa40,respond,L1 responds to core,0,8938,cycle
245,565d9094fa40,updaDat,L1 attempts to update its data array,0,8938,cycle
245,565d9094fa40,wrCache,L1: New data written to cache,0,8938,cycle
246,565d9094fa48,add2q_l,L1: The message is added to the processing queue from the core,0,8940,cycle
246,565d9094fa48,msgProc,L1: message is taken from the L1's processing queue to be processed,0,8940,cycle
246,565d9094fa48,hitActn,L1: request is a hit,0,8940,cycle
247,565d9094fa50,add2q_l,L1: The message is added to the processing queue from the core,0,8942,cycle
247,565d9094fa50,msgProc,L1: message is taken from the L1's processing queue to be processed,0,8942,cycle
247,565d9094fa50,hitActn,L1: request is a hit,0,8942,cycle
248,565d9094fa58,add2q_l,L1: The message is added to the processing queue from the core,0,8944,cycle
248,565d9094fa58,msgProc,L1: message is taken from the L1's processing queue to be processed,0,8944,cycle
248,565d9094fa58,hitActn,L1: request is a hit,0,8944,cycle
249,565d9094fa60,add2q_l,L1: The message is added to the processing queue from the core,0,8946,cycle
249,565d9094fa60,msgProc,L1: message is taken from the L1's processing queue to be processed,0,8946,cycle
249,565d9094fa60,hitActn,L1: request is a hit,0,8946,cycle
250,565d9094fa68,add2q_l,L1: The message is added to the processing queue from the core,0,8948,cycle
250,565d9094fa68,msgProc,L1: message is taken from the L1's processing queue to be processed,0,8948,cycle
250,565d9094fa68,hitActn,L1: request is a hit,0,8948,cycle
251,565d9094fa70,add2q_l,L1: The message is added to the processing queue from the core,0,8950,cycle
251,565d9094fa70,msgProc,L1: message is taken from the L1's processing queue to be processed,0,8950,cycle
251,565d9094fa70,hitActn,L1: request is a hit,0,8950,cycle
252,565d9094fa78,add2q_l,L1: The message is added to the processing queue from the core,0,8952,cycle
252,565d9094fa78,msgProc,L1: message is taken from the L1's processing queue to be processed,0,8952,cycle
252,565d9094fa78,hitActn,L1: request is a hit,0,8952,cycle
253,565d9094fa80,add2q_l,L1: The message is added to the processing queue from the core,0,8954,cycle
253,565d9094fa80,Miss?  ,L1: Was the request a miss?,0,1,boolean
253,565d9094fa80,MSIredy,L1: Protocol determines message is now ready to be processed,0,8954,cycle
253,565d9094fa80,msgProc,L1: message is taken from the L1's processing queue to be processed,0,8954,cycle
253,565d9094fa80,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,8954,cycle
253,565d9094fa80,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,8955,cycle
253,565d9094fa80,add2q_u,L1 receives message from the bus,0,8956,cycle
253,565d9094fa80,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,8956,cycle
253,565d9094fa80,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
253,565d9094fa80,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,8956,cycle
253,565d9094fa80,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,8956,cycle
253,565d9094fa80,add_req,LLC miss -> LLC sends request to DRAM,LLC,8956,cycle
253,565d9094fa80,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,9213,cycle
253,565d9094fa80,respond,LLC sends response message to the requesting L1,LLC,9213,cycle
253,565d9094fa80,updaDat,LLC updates its data array,LLC,9213,cycle
253,565d9094fa80,wrCache,LLC: New data written to cache,LLC,9213,cycle
253,565d9094fa80,respond,LLC sends response message to the requesting L1,LLC,9214,cycle
253,565d9094fa80,add2q_u,L1 receives message from the bus,0,9218,cycle
253,565d9094fa80,respond,L1 responds to core,0,9218,cycle
253,565d9094fa80,updaDat,L1 attempts to update its data array,0,9218,cycle
253,565d9094fa80,wrCache,L1: New data written to cache,0,9218,cycle
254,565d9094fa88,add2q_l,L1: The message is added to the processing queue from the core,0,9220,cycle
254,565d9094fa88,msgProc,L1: message is taken from the L1's processing queue to be processed,0,9220,cycle
254,565d9094fa88,hitActn,L1: request is a hit,0,9220,cycle
255,565d9094fa90,add2q_l,L1: The message is added to the processing queue from the core,0,9222,cycle
255,565d9094fa90,msgProc,L1: message is taken from the L1's processing queue to be processed,0,9222,cycle
255,565d9094fa90,hitActn,L1: request is a hit,0,9222,cycle
256,565d9094fa98,add2q_l,L1: The message is added to the processing queue from the core,0,9224,cycle
256,565d9094fa98,msgProc,L1: message is taken from the L1's processing queue to be processed,0,9224,cycle
256,565d9094fa98,hitActn,L1: request is a hit,0,9224,cycle
257,565d9094faa0,add2q_l,L1: The message is added to the processing queue from the core,0,9226,cycle
257,565d9094faa0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,9226,cycle
257,565d9094faa0,hitActn,L1: request is a hit,0,9226,cycle
258,565d9094faa8,add2q_l,L1: The message is added to the processing queue from the core,0,9228,cycle
258,565d9094faa8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,9228,cycle
258,565d9094faa8,hitActn,L1: request is a hit,0,9228,cycle
259,565d9094fab0,add2q_l,L1: The message is added to the processing queue from the core,0,9230,cycle
259,565d9094fab0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,9230,cycle
259,565d9094fab0,hitActn,L1: request is a hit,0,9230,cycle
260,565d9094fab8,add2q_l,L1: The message is added to the processing queue from the core,0,9232,cycle
260,565d9094fab8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,9232,cycle
260,565d9094fab8,hitActn,L1: request is a hit,0,9232,cycle
261,565d9094fac0,add2q_l,L1: The message is added to the processing queue from the core,0,9234,cycle
261,565d9094fac0,Miss?  ,L1: Was the request a miss?,0,1,boolean
261,565d9094fac0,MSIredy,L1: Protocol determines message is now ready to be processed,0,9234,cycle
261,565d9094fac0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,9234,cycle
261,565d9094fac0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,9234,cycle
261,565d9094fac0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,9235,cycle
261,565d9094fac0,add2q_u,L1 receives message from the bus,0,9236,cycle
261,565d9094fac0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,9236,cycle
261,565d9094fac0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
261,565d9094fac0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,9236,cycle
261,565d9094fac0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,9236,cycle
261,565d9094fac0,add_req,LLC miss -> LLC sends request to DRAM,LLC,9236,cycle
261,565d9094fac0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,9493,cycle
261,565d9094fac0,respond,LLC sends response message to the requesting L1,LLC,9493,cycle
261,565d9094fac0,updaDat,LLC updates its data array,LLC,9493,cycle
261,565d9094fac0,wrCache,LLC: New data written to cache,LLC,9493,cycle
261,565d9094fac0,respond,LLC sends response message to the requesting L1,LLC,9494,cycle
261,565d9094fac0,add2q_u,L1 receives message from the bus,0,9498,cycle
261,565d9094fac0,respond,L1 responds to core,0,9498,cycle
261,565d9094fac0,updaDat,L1 attempts to update its data array,0,9498,cycle
261,565d9094fac0,wrCache,L1: New data written to cache,0,9498,cycle
262,565d9094fac8,add2q_l,L1: The message is added to the processing queue from the core,0,9500,cycle
262,565d9094fac8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,9500,cycle
262,565d9094fac8,hitActn,L1: request is a hit,0,9500,cycle
263,565d9094fad0,add2q_l,L1: The message is added to the processing queue from the core,0,9502,cycle
263,565d9094fad0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,9502,cycle
263,565d9094fad0,hitActn,L1: request is a hit,0,9502,cycle
264,565d9094fad8,add2q_l,L1: The message is added to the processing queue from the core,0,9504,cycle
264,565d9094fad8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,9504,cycle
264,565d9094fad8,hitActn,L1: request is a hit,0,9504,cycle
265,565d9094fae0,add2q_l,L1: The message is added to the processing queue from the core,0,9506,cycle
265,565d9094fae0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,9506,cycle
265,565d9094fae0,hitActn,L1: request is a hit,0,9506,cycle
266,565d9094fae8,add2q_l,L1: The message is added to the processing queue from the core,0,9508,cycle
266,565d9094fae8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,9508,cycle
266,565d9094fae8,hitActn,L1: request is a hit,0,9508,cycle
267,565d9094faf0,add2q_l,L1: The message is added to the processing queue from the core,0,9510,cycle
267,565d9094faf0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,9510,cycle
267,565d9094faf0,hitActn,L1: request is a hit,0,9510,cycle
268,565d9094faf8,add2q_l,L1: The message is added to the processing queue from the core,0,9512,cycle
268,565d9094faf8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,9512,cycle
268,565d9094faf8,hitActn,L1: request is a hit,0,9512,cycle
269,565d9094fb00,add2q_l,L1: The message is added to the processing queue from the core,0,9514,cycle
269,565d9094fb00,Miss?  ,L1: Was the request a miss?,0,1,boolean
269,565d9094fb00,MSIredy,L1: Protocol determines message is now ready to be processed,0,9514,cycle
269,565d9094fb00,msgProc,L1: message is taken from the L1's processing queue to be processed,0,9514,cycle
269,565d9094fb00,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,9514,cycle
269,565d9094fb00,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,9515,cycle
269,565d9094fb00,add2q_u,L1 receives message from the bus,0,9516,cycle
269,565d9094fb00,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,9516,cycle
269,565d9094fb00,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
269,565d9094fb00,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,9516,cycle
269,565d9094fb00,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,9516,cycle
269,565d9094fb00,add_req,LLC miss -> LLC sends request to DRAM,LLC,9516,cycle
269,565d9094fb00,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,9773,cycle
269,565d9094fb00,respond,LLC sends response message to the requesting L1,LLC,9773,cycle
269,565d9094fb00,updaDat,LLC updates its data array,LLC,9773,cycle
269,565d9094fb00,wrCache,LLC: New data written to cache,LLC,9773,cycle
269,565d9094fb00,respond,LLC sends response message to the requesting L1,LLC,9774,cycle
269,565d9094fb00,add2q_u,L1 receives message from the bus,0,9778,cycle
269,565d9094fb00,respond,L1 responds to core,0,9778,cycle
269,565d9094fb00,updaDat,L1 attempts to update its data array,0,9778,cycle
269,565d9094fb00,wrCache,L1: New data written to cache,0,9778,cycle
270,565d9094fb08,add2q_l,L1: The message is added to the processing queue from the core,0,9780,cycle
270,565d9094fb08,msgProc,L1: message is taken from the L1's processing queue to be processed,0,9780,cycle
270,565d9094fb08,hitActn,L1: request is a hit,0,9780,cycle
271,565d9094fb10,add2q_l,L1: The message is added to the processing queue from the core,0,9782,cycle
271,565d9094fb10,msgProc,L1: message is taken from the L1's processing queue to be processed,0,9782,cycle
271,565d9094fb10,hitActn,L1: request is a hit,0,9782,cycle
272,565d9094fb18,add2q_l,L1: The message is added to the processing queue from the core,0,9784,cycle
272,565d9094fb18,msgProc,L1: message is taken from the L1's processing queue to be processed,0,9784,cycle
272,565d9094fb18,hitActn,L1: request is a hit,0,9784,cycle
273,565d9094fb20,add2q_l,L1: The message is added to the processing queue from the core,0,9786,cycle
273,565d9094fb20,msgProc,L1: message is taken from the L1's processing queue to be processed,0,9786,cycle
273,565d9094fb20,hitActn,L1: request is a hit,0,9786,cycle
274,565d9094fb28,add2q_l,L1: The message is added to the processing queue from the core,0,9788,cycle
274,565d9094fb28,msgProc,L1: message is taken from the L1's processing queue to be processed,0,9788,cycle
274,565d9094fb28,hitActn,L1: request is a hit,0,9788,cycle
275,565d9094fb30,add2q_l,L1: The message is added to the processing queue from the core,0,9790,cycle
275,565d9094fb30,msgProc,L1: message is taken from the L1's processing queue to be processed,0,9790,cycle
275,565d9094fb30,hitActn,L1: request is a hit,0,9790,cycle
276,565d9094fb38,add2q_l,L1: The message is added to the processing queue from the core,0,9792,cycle
276,565d9094fb38,msgProc,L1: message is taken from the L1's processing queue to be processed,0,9792,cycle
276,565d9094fb38,hitActn,L1: request is a hit,0,9792,cycle
277,565d9094fb40,add2q_l,L1: The message is added to the processing queue from the core,0,9794,cycle
277,565d9094fb40,Miss?  ,L1: Was the request a miss?,0,1,boolean
277,565d9094fb40,MSIredy,L1: Protocol determines message is now ready to be processed,0,9794,cycle
277,565d9094fb40,msgProc,L1: message is taken from the L1's processing queue to be processed,0,9794,cycle
277,565d9094fb40,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,9794,cycle
277,565d9094fb40,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,9795,cycle
277,565d9094fb40,add2q_u,L1 receives message from the bus,0,9796,cycle
277,565d9094fb40,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,9796,cycle
277,565d9094fb40,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
277,565d9094fb40,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,9796,cycle
277,565d9094fb40,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,9796,cycle
277,565d9094fb40,add_req,LLC miss -> LLC sends request to DRAM,LLC,9796,cycle
277,565d9094fb40,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,10053,cycle
277,565d9094fb40,respond,LLC sends response message to the requesting L1,LLC,10053,cycle
277,565d9094fb40,updaDat,LLC updates its data array,LLC,10053,cycle
277,565d9094fb40,wrCache,LLC: New data written to cache,LLC,10053,cycle
277,565d9094fb40,respond,LLC sends response message to the requesting L1,LLC,10054,cycle
277,565d9094fb40,add2q_u,L1 receives message from the bus,0,10058,cycle
277,565d9094fb40,respond,L1 responds to core,0,10058,cycle
277,565d9094fb40,updaDat,L1 attempts to update its data array,0,10058,cycle
277,565d9094fb40,wrCache,L1: New data written to cache,0,10058,cycle
278,565d9094fb48,add2q_l,L1: The message is added to the processing queue from the core,0,10060,cycle
278,565d9094fb48,msgProc,L1: message is taken from the L1's processing queue to be processed,0,10060,cycle
278,565d9094fb48,hitActn,L1: request is a hit,0,10060,cycle
279,565d9094fb50,add2q_l,L1: The message is added to the processing queue from the core,0,10062,cycle
279,565d9094fb50,msgProc,L1: message is taken from the L1's processing queue to be processed,0,10062,cycle
279,565d9094fb50,hitActn,L1: request is a hit,0,10062,cycle
280,565d9094fb58,add2q_l,L1: The message is added to the processing queue from the core,0,10064,cycle
280,565d9094fb58,msgProc,L1: message is taken from the L1's processing queue to be processed,0,10064,cycle
280,565d9094fb58,hitActn,L1: request is a hit,0,10064,cycle
281,565d9094fb60,add2q_l,L1: The message is added to the processing queue from the core,0,10066,cycle
281,565d9094fb60,msgProc,L1: message is taken from the L1's processing queue to be processed,0,10066,cycle
281,565d9094fb60,hitActn,L1: request is a hit,0,10066,cycle
282,565d9094fb68,add2q_l,L1: The message is added to the processing queue from the core,0,10068,cycle
282,565d9094fb68,msgProc,L1: message is taken from the L1's processing queue to be processed,0,10068,cycle
282,565d9094fb68,hitActn,L1: request is a hit,0,10068,cycle
283,565d9094fb70,add2q_l,L1: The message is added to the processing queue from the core,0,10070,cycle
283,565d9094fb70,msgProc,L1: message is taken from the L1's processing queue to be processed,0,10070,cycle
283,565d9094fb70,hitActn,L1: request is a hit,0,10070,cycle
284,565d9094fb78,add2q_l,L1: The message is added to the processing queue from the core,0,10072,cycle
284,565d9094fb78,msgProc,L1: message is taken from the L1's processing queue to be processed,0,10072,cycle
284,565d9094fb78,hitActn,L1: request is a hit,0,10072,cycle
285,565d9094fb80,add2q_l,L1: The message is added to the processing queue from the core,0,10074,cycle
285,565d9094fb80,Miss?  ,L1: Was the request a miss?,0,1,boolean
285,565d9094fb80,MSIredy,L1: Protocol determines message is now ready to be processed,0,10074,cycle
285,565d9094fb80,msgProc,L1: message is taken from the L1's processing queue to be processed,0,10074,cycle
285,565d9094fb80,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,10074,cycle
285,565d9094fb80,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,10075,cycle
285,565d9094fb80,add2q_u,L1 receives message from the bus,0,10076,cycle
285,565d9094fb80,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,10076,cycle
285,565d9094fb80,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
285,565d9094fb80,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,10076,cycle
285,565d9094fb80,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,10076,cycle
285,565d9094fb80,add_req,LLC miss -> LLC sends request to DRAM,LLC,10076,cycle
285,565d9094fb80,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,10333,cycle
285,565d9094fb80,respond,LLC sends response message to the requesting L1,LLC,10333,cycle
285,565d9094fb80,updaDat,LLC updates its data array,LLC,10333,cycle
285,565d9094fb80,wrCache,LLC: New data written to cache,LLC,10333,cycle
285,565d9094fb80,respond,LLC sends response message to the requesting L1,LLC,10334,cycle
285,565d9094fb80,add2q_u,L1 receives message from the bus,0,10338,cycle
285,565d9094fb80,respond,L1 responds to core,0,10338,cycle
285,565d9094fb80,updaDat,L1 attempts to update its data array,0,10338,cycle
285,565d9094fb80,wrCache,L1: New data written to cache,0,10338,cycle
286,565d9094fb88,add2q_l,L1: The message is added to the processing queue from the core,0,10340,cycle
286,565d9094fb88,msgProc,L1: message is taken from the L1's processing queue to be processed,0,10340,cycle
286,565d9094fb88,hitActn,L1: request is a hit,0,10340,cycle
287,565d9094fb90,add2q_l,L1: The message is added to the processing queue from the core,0,10342,cycle
287,565d9094fb90,msgProc,L1: message is taken from the L1's processing queue to be processed,0,10342,cycle
287,565d9094fb90,hitActn,L1: request is a hit,0,10342,cycle
288,565d9094fb98,add2q_l,L1: The message is added to the processing queue from the core,0,10344,cycle
288,565d9094fb98,msgProc,L1: message is taken from the L1's processing queue to be processed,0,10344,cycle
288,565d9094fb98,hitActn,L1: request is a hit,0,10344,cycle
289,565d9094fba0,add2q_l,L1: The message is added to the processing queue from the core,0,10346,cycle
289,565d9094fba0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,10346,cycle
289,565d9094fba0,hitActn,L1: request is a hit,0,10346,cycle
290,565d9094fba8,add2q_l,L1: The message is added to the processing queue from the core,0,10348,cycle
290,565d9094fba8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,10348,cycle
290,565d9094fba8,hitActn,L1: request is a hit,0,10348,cycle
291,565d9094fbb0,add2q_l,L1: The message is added to the processing queue from the core,0,10350,cycle
291,565d9094fbb0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,10350,cycle
291,565d9094fbb0,hitActn,L1: request is a hit,0,10350,cycle
292,565d9094fbb8,add2q_l,L1: The message is added to the processing queue from the core,0,10352,cycle
292,565d9094fbb8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,10352,cycle
292,565d9094fbb8,hitActn,L1: request is a hit,0,10352,cycle
293,565d9094fbc0,add2q_l,L1: The message is added to the processing queue from the core,0,10354,cycle
293,565d9094fbc0,Miss?  ,L1: Was the request a miss?,0,1,boolean
293,565d9094fbc0,MSIredy,L1: Protocol determines message is now ready to be processed,0,10354,cycle
293,565d9094fbc0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,10354,cycle
293,565d9094fbc0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,10354,cycle
293,565d9094fbc0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,10355,cycle
293,565d9094fbc0,add2q_u,L1 receives message from the bus,0,10356,cycle
293,565d9094fbc0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,10356,cycle
293,565d9094fbc0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
293,565d9094fbc0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,10356,cycle
293,565d9094fbc0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,10356,cycle
293,565d9094fbc0,add_req,LLC miss -> LLC sends request to DRAM,LLC,10356,cycle
293,565d9094fbc0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,10613,cycle
293,565d9094fbc0,respond,LLC sends response message to the requesting L1,LLC,10613,cycle
293,565d9094fbc0,updaDat,LLC updates its data array,LLC,10613,cycle
293,565d9094fbc0,wrCache,LLC: New data written to cache,LLC,10613,cycle
293,565d9094fbc0,respond,LLC sends response message to the requesting L1,LLC,10614,cycle
293,565d9094fbc0,add2q_u,L1 receives message from the bus,0,10618,cycle
293,565d9094fbc0,respond,L1 responds to core,0,10618,cycle
293,565d9094fbc0,updaDat,L1 attempts to update its data array,0,10618,cycle
293,565d9094fbc0,wrCache,L1: New data written to cache,0,10618,cycle
294,565d9094fbc8,add2q_l,L1: The message is added to the processing queue from the core,0,10620,cycle
294,565d9094fbc8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,10620,cycle
294,565d9094fbc8,hitActn,L1: request is a hit,0,10620,cycle
295,565d9094fbd0,add2q_l,L1: The message is added to the processing queue from the core,0,10622,cycle
295,565d9094fbd0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,10622,cycle
295,565d9094fbd0,hitActn,L1: request is a hit,0,10622,cycle
296,565d9094fbd8,add2q_l,L1: The message is added to the processing queue from the core,0,10624,cycle
296,565d9094fbd8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,10624,cycle
296,565d9094fbd8,hitActn,L1: request is a hit,0,10624,cycle
297,565d9094fbe0,add2q_l,L1: The message is added to the processing queue from the core,0,10626,cycle
297,565d9094fbe0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,10626,cycle
297,565d9094fbe0,hitActn,L1: request is a hit,0,10626,cycle
298,565d9094fbe8,add2q_l,L1: The message is added to the processing queue from the core,0,10628,cycle
298,565d9094fbe8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,10628,cycle
298,565d9094fbe8,hitActn,L1: request is a hit,0,10628,cycle
299,565d9094fbf0,add2q_l,L1: The message is added to the processing queue from the core,0,10630,cycle
299,565d9094fbf0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,10630,cycle
299,565d9094fbf0,hitActn,L1: request is a hit,0,10630,cycle
300,565d9094fbf8,add2q_l,L1: The message is added to the processing queue from the core,0,10632,cycle
300,565d9094fbf8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,10632,cycle
300,565d9094fbf8,hitActn,L1: request is a hit,0,10632,cycle
301,565d9094fc00,add2q_l,L1: The message is added to the processing queue from the core,0,10634,cycle
301,565d9094fc00,Miss?  ,L1: Was the request a miss?,0,1,boolean
301,565d9094fc00,MSIredy,L1: Protocol determines message is now ready to be processed,0,10634,cycle
301,565d9094fc00,msgProc,L1: message is taken from the L1's processing queue to be processed,0,10634,cycle
301,565d9094fc00,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,10634,cycle
301,565d9094fc00,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,10635,cycle
301,565d9094fc00,add2q_u,L1 receives message from the bus,0,10636,cycle
301,565d9094fc00,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,10636,cycle
301,565d9094fc00,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
301,565d9094fc00,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,10636,cycle
301,565d9094fc00,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,10636,cycle
301,565d9094fc00,add_req,LLC miss -> LLC sends request to DRAM,LLC,10636,cycle
301,565d9094fc00,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,10893,cycle
301,565d9094fc00,respond,LLC sends response message to the requesting L1,LLC,10893,cycle
301,565d9094fc00,updaDat,LLC updates its data array,LLC,10893,cycle
301,565d9094fc00,wrCache,LLC: New data written to cache,LLC,10893,cycle
301,565d9094fc00,respond,LLC sends response message to the requesting L1,LLC,10894,cycle
301,565d9094fc00,add2q_u,L1 receives message from the bus,0,10898,cycle
301,565d9094fc00,respond,L1 responds to core,0,10898,cycle
301,565d9094fc00,updaDat,L1 attempts to update its data array,0,10898,cycle
301,565d9094fc00,wrCache,L1: New data written to cache,0,10898,cycle
302,565d9094fc08,add2q_l,L1: The message is added to the processing queue from the core,0,10900,cycle
302,565d9094fc08,msgProc,L1: message is taken from the L1's processing queue to be processed,0,10900,cycle
302,565d9094fc08,hitActn,L1: request is a hit,0,10900,cycle
303,565d9094fc10,add2q_l,L1: The message is added to the processing queue from the core,0,10902,cycle
303,565d9094fc10,msgProc,L1: message is taken from the L1's processing queue to be processed,0,10902,cycle
303,565d9094fc10,hitActn,L1: request is a hit,0,10902,cycle
304,565d9094fc18,add2q_l,L1: The message is added to the processing queue from the core,0,10904,cycle
304,565d9094fc18,msgProc,L1: message is taken from the L1's processing queue to be processed,0,10904,cycle
304,565d9094fc18,hitActn,L1: request is a hit,0,10904,cycle
305,565d9094fc20,add2q_l,L1: The message is added to the processing queue from the core,0,10906,cycle
305,565d9094fc20,msgProc,L1: message is taken from the L1's processing queue to be processed,0,10906,cycle
305,565d9094fc20,hitActn,L1: request is a hit,0,10906,cycle
306,565d9094fc28,add2q_l,L1: The message is added to the processing queue from the core,0,10908,cycle
306,565d9094fc28,msgProc,L1: message is taken from the L1's processing queue to be processed,0,10908,cycle
306,565d9094fc28,hitActn,L1: request is a hit,0,10908,cycle
307,565d9094fc30,add2q_l,L1: The message is added to the processing queue from the core,0,10910,cycle
307,565d9094fc30,msgProc,L1: message is taken from the L1's processing queue to be processed,0,10910,cycle
307,565d9094fc30,hitActn,L1: request is a hit,0,10910,cycle
308,565d9094fc38,add2q_l,L1: The message is added to the processing queue from the core,0,10912,cycle
308,565d9094fc38,msgProc,L1: message is taken from the L1's processing queue to be processed,0,10912,cycle
308,565d9094fc38,hitActn,L1: request is a hit,0,10912,cycle
309,565d9094fc40,add2q_l,L1: The message is added to the processing queue from the core,0,10914,cycle
309,565d9094fc40,Miss?  ,L1: Was the request a miss?,0,1,boolean
309,565d9094fc40,MSIredy,L1: Protocol determines message is now ready to be processed,0,10914,cycle
309,565d9094fc40,msgProc,L1: message is taken from the L1's processing queue to be processed,0,10914,cycle
309,565d9094fc40,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,10914,cycle
309,565d9094fc40,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,10915,cycle
309,565d9094fc40,add2q_u,L1 receives message from the bus,0,10916,cycle
309,565d9094fc40,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,10916,cycle
309,565d9094fc40,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
309,565d9094fc40,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,10916,cycle
309,565d9094fc40,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,10916,cycle
309,565d9094fc40,add_req,LLC miss -> LLC sends request to DRAM,LLC,10916,cycle
309,565d9094fc40,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,11173,cycle
309,565d9094fc40,respond,LLC sends response message to the requesting L1,LLC,11173,cycle
309,565d9094fc40,updaDat,LLC updates its data array,LLC,11173,cycle
309,565d9094fc40,wrCache,LLC: New data written to cache,LLC,11173,cycle
309,565d9094fc40,respond,LLC sends response message to the requesting L1,LLC,11174,cycle
309,565d9094fc40,add2q_u,L1 receives message from the bus,0,11178,cycle
309,565d9094fc40,respond,L1 responds to core,0,11178,cycle
309,565d9094fc40,updaDat,L1 attempts to update its data array,0,11178,cycle
309,565d9094fc40,wrCache,L1: New data written to cache,0,11178,cycle
310,565d9094fc48,add2q_l,L1: The message is added to the processing queue from the core,0,11180,cycle
310,565d9094fc48,msgProc,L1: message is taken from the L1's processing queue to be processed,0,11180,cycle
310,565d9094fc48,hitActn,L1: request is a hit,0,11180,cycle
311,565d9094fc50,add2q_l,L1: The message is added to the processing queue from the core,0,11182,cycle
311,565d9094fc50,msgProc,L1: message is taken from the L1's processing queue to be processed,0,11182,cycle
311,565d9094fc50,hitActn,L1: request is a hit,0,11182,cycle
312,565d9094fc58,add2q_l,L1: The message is added to the processing queue from the core,0,11184,cycle
312,565d9094fc58,msgProc,L1: message is taken from the L1's processing queue to be processed,0,11184,cycle
312,565d9094fc58,hitActn,L1: request is a hit,0,11184,cycle
313,565d9094fc60,add2q_l,L1: The message is added to the processing queue from the core,0,11186,cycle
313,565d9094fc60,msgProc,L1: message is taken from the L1's processing queue to be processed,0,11186,cycle
313,565d9094fc60,hitActn,L1: request is a hit,0,11186,cycle
314,565d9094fc68,add2q_l,L1: The message is added to the processing queue from the core,0,11188,cycle
314,565d9094fc68,msgProc,L1: message is taken from the L1's processing queue to be processed,0,11188,cycle
314,565d9094fc68,hitActn,L1: request is a hit,0,11188,cycle
315,565d9094fc70,add2q_l,L1: The message is added to the processing queue from the core,0,11190,cycle
315,565d9094fc70,msgProc,L1: message is taken from the L1's processing queue to be processed,0,11190,cycle
315,565d9094fc70,hitActn,L1: request is a hit,0,11190,cycle
316,565d9094fc78,add2q_l,L1: The message is added to the processing queue from the core,0,11192,cycle
316,565d9094fc78,msgProc,L1: message is taken from the L1's processing queue to be processed,0,11192,cycle
316,565d9094fc78,hitActn,L1: request is a hit,0,11192,cycle
317,565d9094fc80,add2q_l,L1: The message is added to the processing queue from the core,0,11194,cycle
317,565d9094fc80,Miss?  ,L1: Was the request a miss?,0,1,boolean
317,565d9094fc80,MSIredy,L1: Protocol determines message is now ready to be processed,0,11194,cycle
317,565d9094fc80,msgProc,L1: message is taken from the L1's processing queue to be processed,0,11194,cycle
317,565d9094fc80,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,11194,cycle
317,565d9094fc80,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,11195,cycle
317,565d9094fc80,add2q_u,L1 receives message from the bus,0,11196,cycle
317,565d9094fc80,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,11196,cycle
317,565d9094fc80,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
317,565d9094fc80,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,11196,cycle
317,565d9094fc80,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,11196,cycle
317,565d9094fc80,add_req,LLC miss -> LLC sends request to DRAM,LLC,11196,cycle
317,565d9094fc80,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,11453,cycle
317,565d9094fc80,respond,LLC sends response message to the requesting L1,LLC,11453,cycle
317,565d9094fc80,updaDat,LLC updates its data array,LLC,11453,cycle
317,565d9094fc80,wrCache,LLC: New data written to cache,LLC,11453,cycle
317,565d9094fc80,respond,LLC sends response message to the requesting L1,LLC,11454,cycle
317,565d9094fc80,add2q_u,L1 receives message from the bus,0,11458,cycle
317,565d9094fc80,respond,L1 responds to core,0,11458,cycle
317,565d9094fc80,updaDat,L1 attempts to update its data array,0,11458,cycle
317,565d9094fc80,wrCache,L1: New data written to cache,0,11458,cycle
318,565d9094fc88,add2q_l,L1: The message is added to the processing queue from the core,0,11460,cycle
318,565d9094fc88,msgProc,L1: message is taken from the L1's processing queue to be processed,0,11460,cycle
318,565d9094fc88,hitActn,L1: request is a hit,0,11460,cycle
319,565d9094fc90,add2q_l,L1: The message is added to the processing queue from the core,0,11462,cycle
319,565d9094fc90,msgProc,L1: message is taken from the L1's processing queue to be processed,0,11462,cycle
319,565d9094fc90,hitActn,L1: request is a hit,0,11462,cycle
320,565d9094fc98,add2q_l,L1: The message is added to the processing queue from the core,0,11464,cycle
320,565d9094fc98,msgProc,L1: message is taken from the L1's processing queue to be processed,0,11464,cycle
320,565d9094fc98,hitActn,L1: request is a hit,0,11464,cycle
321,565d9094fca0,add2q_l,L1: The message is added to the processing queue from the core,0,11466,cycle
321,565d9094fca0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,11466,cycle
321,565d9094fca0,hitActn,L1: request is a hit,0,11466,cycle
322,565d9094fca8,add2q_l,L1: The message is added to the processing queue from the core,0,11468,cycle
322,565d9094fca8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,11468,cycle
322,565d9094fca8,hitActn,L1: request is a hit,0,11468,cycle
323,565d9094fcb0,add2q_l,L1: The message is added to the processing queue from the core,0,11470,cycle
323,565d9094fcb0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,11470,cycle
323,565d9094fcb0,hitActn,L1: request is a hit,0,11470,cycle
324,565d9094fcb8,add2q_l,L1: The message is added to the processing queue from the core,0,11472,cycle
324,565d9094fcb8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,11472,cycle
324,565d9094fcb8,hitActn,L1: request is a hit,0,11472,cycle
325,565d9094fcc0,add2q_l,L1: The message is added to the processing queue from the core,0,11474,cycle
325,565d9094fcc0,Miss?  ,L1: Was the request a miss?,0,1,boolean
325,565d9094fcc0,MSIredy,L1: Protocol determines message is now ready to be processed,0,11474,cycle
325,565d9094fcc0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,11474,cycle
325,565d9094fcc0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,11474,cycle
325,565d9094fcc0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,11475,cycle
325,565d9094fcc0,add2q_u,L1 receives message from the bus,0,11476,cycle
325,565d9094fcc0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,11476,cycle
325,565d9094fcc0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
325,565d9094fcc0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,11476,cycle
325,565d9094fcc0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,11476,cycle
325,565d9094fcc0,add_req,LLC miss -> LLC sends request to DRAM,LLC,11476,cycle
325,565d9094fcc0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,11733,cycle
325,565d9094fcc0,respond,LLC sends response message to the requesting L1,LLC,11733,cycle
325,565d9094fcc0,updaDat,LLC updates its data array,LLC,11733,cycle
325,565d9094fcc0,wrCache,LLC: New data written to cache,LLC,11733,cycle
325,565d9094fcc0,respond,LLC sends response message to the requesting L1,LLC,11734,cycle
325,565d9094fcc0,add2q_u,L1 receives message from the bus,0,11738,cycle
325,565d9094fcc0,respond,L1 responds to core,0,11738,cycle
325,565d9094fcc0,updaDat,L1 attempts to update its data array,0,11738,cycle
325,565d9094fcc0,wrCache,L1: New data written to cache,0,11738,cycle
326,565d9094fcc8,add2q_l,L1: The message is added to the processing queue from the core,0,11740,cycle
326,565d9094fcc8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,11740,cycle
326,565d9094fcc8,hitActn,L1: request is a hit,0,11740,cycle
327,565d9094fcd0,add2q_l,L1: The message is added to the processing queue from the core,0,11742,cycle
327,565d9094fcd0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,11742,cycle
327,565d9094fcd0,hitActn,L1: request is a hit,0,11742,cycle
328,565d9094fcd8,add2q_l,L1: The message is added to the processing queue from the core,0,11744,cycle
328,565d9094fcd8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,11744,cycle
328,565d9094fcd8,hitActn,L1: request is a hit,0,11744,cycle
329,565d9094fce0,add2q_l,L1: The message is added to the processing queue from the core,0,11746,cycle
329,565d9094fce0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,11746,cycle
329,565d9094fce0,hitActn,L1: request is a hit,0,11746,cycle
330,565d9094fce8,add2q_l,L1: The message is added to the processing queue from the core,0,11748,cycle
330,565d9094fce8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,11748,cycle
330,565d9094fce8,hitActn,L1: request is a hit,0,11748,cycle
331,565d9094fcf0,add2q_l,L1: The message is added to the processing queue from the core,0,11750,cycle
331,565d9094fcf0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,11750,cycle
331,565d9094fcf0,hitActn,L1: request is a hit,0,11750,cycle
332,565d9094fcf8,add2q_l,L1: The message is added to the processing queue from the core,0,11752,cycle
332,565d9094fcf8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,11752,cycle
332,565d9094fcf8,hitActn,L1: request is a hit,0,11752,cycle
333,565d9094fd00,add2q_l,L1: The message is added to the processing queue from the core,0,11754,cycle
333,565d9094fd00,Miss?  ,L1: Was the request a miss?,0,1,boolean
333,565d9094fd00,MSIredy,L1: Protocol determines message is now ready to be processed,0,11754,cycle
333,565d9094fd00,msgProc,L1: message is taken from the L1's processing queue to be processed,0,11754,cycle
333,565d9094fd00,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,11754,cycle
333,565d9094fd00,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,11755,cycle
333,565d9094fd00,add2q_u,L1 receives message from the bus,0,11756,cycle
333,565d9094fd00,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,11756,cycle
333,565d9094fd00,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
333,565d9094fd00,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,11756,cycle
333,565d9094fd00,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,11756,cycle
333,565d9094fd00,add_req,LLC miss -> LLC sends request to DRAM,LLC,11756,cycle
333,565d9094fd00,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,12013,cycle
333,565d9094fd00,respond,LLC sends response message to the requesting L1,LLC,12013,cycle
333,565d9094fd00,updaDat,LLC updates its data array,LLC,12013,cycle
333,565d9094fd00,wrCache,LLC: New data written to cache,LLC,12013,cycle
333,565d9094fd00,respond,LLC sends response message to the requesting L1,LLC,12014,cycle
333,565d9094fd00,add2q_u,L1 receives message from the bus,0,12018,cycle
333,565d9094fd00,respond,L1 responds to core,0,12018,cycle
333,565d9094fd00,updaDat,L1 attempts to update its data array,0,12018,cycle
333,565d9094fd00,wrCache,L1: New data written to cache,0,12018,cycle
334,565d9094fd08,add2q_l,L1: The message is added to the processing queue from the core,0,12020,cycle
334,565d9094fd08,msgProc,L1: message is taken from the L1's processing queue to be processed,0,12020,cycle
334,565d9094fd08,hitActn,L1: request is a hit,0,12020,cycle
335,565d9094fd10,add2q_l,L1: The message is added to the processing queue from the core,0,12022,cycle
335,565d9094fd10,msgProc,L1: message is taken from the L1's processing queue to be processed,0,12022,cycle
335,565d9094fd10,hitActn,L1: request is a hit,0,12022,cycle
336,565d9094fd18,add2q_l,L1: The message is added to the processing queue from the core,0,12024,cycle
336,565d9094fd18,msgProc,L1: message is taken from the L1's processing queue to be processed,0,12024,cycle
336,565d9094fd18,hitActn,L1: request is a hit,0,12024,cycle
337,565d9094fd20,add2q_l,L1: The message is added to the processing queue from the core,0,12026,cycle
337,565d9094fd20,msgProc,L1: message is taken from the L1's processing queue to be processed,0,12026,cycle
337,565d9094fd20,hitActn,L1: request is a hit,0,12026,cycle
338,565d9094fd28,add2q_l,L1: The message is added to the processing queue from the core,0,12028,cycle
338,565d9094fd28,msgProc,L1: message is taken from the L1's processing queue to be processed,0,12028,cycle
338,565d9094fd28,hitActn,L1: request is a hit,0,12028,cycle
339,565d9094fd30,add2q_l,L1: The message is added to the processing queue from the core,0,12030,cycle
339,565d9094fd30,msgProc,L1: message is taken from the L1's processing queue to be processed,0,12030,cycle
339,565d9094fd30,hitActn,L1: request is a hit,0,12030,cycle
340,565d9094fd38,add2q_l,L1: The message is added to the processing queue from the core,0,12032,cycle
340,565d9094fd38,msgProc,L1: message is taken from the L1's processing queue to be processed,0,12032,cycle
340,565d9094fd38,hitActn,L1: request is a hit,0,12032,cycle
341,565d9094fd40,add2q_l,L1: The message is added to the processing queue from the core,0,12034,cycle
341,565d9094fd40,Miss?  ,L1: Was the request a miss?,0,1,boolean
341,565d9094fd40,MSIredy,L1: Protocol determines message is now ready to be processed,0,12034,cycle
341,565d9094fd40,msgProc,L1: message is taken from the L1's processing queue to be processed,0,12034,cycle
341,565d9094fd40,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,12034,cycle
341,565d9094fd40,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,12035,cycle
341,565d9094fd40,add2q_u,L1 receives message from the bus,0,12036,cycle
341,565d9094fd40,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,12036,cycle
341,565d9094fd40,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
341,565d9094fd40,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,12036,cycle
341,565d9094fd40,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,12036,cycle
341,565d9094fd40,add_req,LLC miss -> LLC sends request to DRAM,LLC,12036,cycle
341,565d9094fd40,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,12293,cycle
341,565d9094fd40,respond,LLC sends response message to the requesting L1,LLC,12293,cycle
341,565d9094fd40,updaDat,LLC updates its data array,LLC,12293,cycle
341,565d9094fd40,wrCache,LLC: New data written to cache,LLC,12293,cycle
341,565d9094fd40,respond,LLC sends response message to the requesting L1,LLC,12294,cycle
341,565d9094fd40,add2q_u,L1 receives message from the bus,0,12298,cycle
341,565d9094fd40,respond,L1 responds to core,0,12298,cycle
341,565d9094fd40,updaDat,L1 attempts to update its data array,0,12298,cycle
341,565d9094fd40,wrCache,L1: New data written to cache,0,12298,cycle
342,565d9094fd48,add2q_l,L1: The message is added to the processing queue from the core,0,12300,cycle
342,565d9094fd48,msgProc,L1: message is taken from the L1's processing queue to be processed,0,12300,cycle
342,565d9094fd48,hitActn,L1: request is a hit,0,12300,cycle
343,565d9094fd50,add2q_l,L1: The message is added to the processing queue from the core,0,12302,cycle
343,565d9094fd50,msgProc,L1: message is taken from the L1's processing queue to be processed,0,12302,cycle
343,565d9094fd50,hitActn,L1: request is a hit,0,12302,cycle
344,565d9094fd58,add2q_l,L1: The message is added to the processing queue from the core,0,12304,cycle
344,565d9094fd58,msgProc,L1: message is taken from the L1's processing queue to be processed,0,12304,cycle
344,565d9094fd58,hitActn,L1: request is a hit,0,12304,cycle
345,565d9094fd60,add2q_l,L1: The message is added to the processing queue from the core,0,12306,cycle
345,565d9094fd60,msgProc,L1: message is taken from the L1's processing queue to be processed,0,12306,cycle
345,565d9094fd60,hitActn,L1: request is a hit,0,12306,cycle
346,565d9094fd68,add2q_l,L1: The message is added to the processing queue from the core,0,12308,cycle
346,565d9094fd68,msgProc,L1: message is taken from the L1's processing queue to be processed,0,12308,cycle
346,565d9094fd68,hitActn,L1: request is a hit,0,12308,cycle
347,565d9094fd70,add2q_l,L1: The message is added to the processing queue from the core,0,12310,cycle
347,565d9094fd70,msgProc,L1: message is taken from the L1's processing queue to be processed,0,12310,cycle
347,565d9094fd70,hitActn,L1: request is a hit,0,12310,cycle
348,565d9094fd78,add2q_l,L1: The message is added to the processing queue from the core,0,12312,cycle
348,565d9094fd78,msgProc,L1: message is taken from the L1's processing queue to be processed,0,12312,cycle
348,565d9094fd78,hitActn,L1: request is a hit,0,12312,cycle
349,565d9094fd80,add2q_l,L1: The message is added to the processing queue from the core,0,12314,cycle
349,565d9094fd80,Miss?  ,L1: Was the request a miss?,0,1,boolean
349,565d9094fd80,MSIredy,L1: Protocol determines message is now ready to be processed,0,12314,cycle
349,565d9094fd80,msgProc,L1: message is taken from the L1's processing queue to be processed,0,12314,cycle
349,565d9094fd80,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,12314,cycle
349,565d9094fd80,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,12315,cycle
349,565d9094fd80,add2q_u,L1 receives message from the bus,0,12316,cycle
349,565d9094fd80,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,12316,cycle
349,565d9094fd80,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
349,565d9094fd80,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,12316,cycle
349,565d9094fd80,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,12316,cycle
349,565d9094fd80,add_req,LLC miss -> LLC sends request to DRAM,LLC,12316,cycle
349,565d9094fd80,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,12573,cycle
349,565d9094fd80,respond,LLC sends response message to the requesting L1,LLC,12573,cycle
349,565d9094fd80,updaDat,LLC updates its data array,LLC,12573,cycle
349,565d9094fd80,wrCache,LLC: New data written to cache,LLC,12573,cycle
349,565d9094fd80,respond,LLC sends response message to the requesting L1,LLC,12574,cycle
349,565d9094fd80,add2q_u,L1 receives message from the bus,0,12578,cycle
349,565d9094fd80,respond,L1 responds to core,0,12578,cycle
349,565d9094fd80,updaDat,L1 attempts to update its data array,0,12578,cycle
349,565d9094fd80,wrCache,L1: New data written to cache,0,12578,cycle
350,565d9094fd88,add2q_l,L1: The message is added to the processing queue from the core,0,12580,cycle
350,565d9094fd88,msgProc,L1: message is taken from the L1's processing queue to be processed,0,12580,cycle
350,565d9094fd88,hitActn,L1: request is a hit,0,12580,cycle
351,565d9094fd90,add2q_l,L1: The message is added to the processing queue from the core,0,12582,cycle
351,565d9094fd90,msgProc,L1: message is taken from the L1's processing queue to be processed,0,12582,cycle
351,565d9094fd90,hitActn,L1: request is a hit,0,12582,cycle
352,565d9094fd98,add2q_l,L1: The message is added to the processing queue from the core,0,12584,cycle
352,565d9094fd98,msgProc,L1: message is taken from the L1's processing queue to be processed,0,12584,cycle
352,565d9094fd98,hitActn,L1: request is a hit,0,12584,cycle
353,565d9094fda0,add2q_l,L1: The message is added to the processing queue from the core,0,12586,cycle
353,565d9094fda0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,12586,cycle
353,565d9094fda0,hitActn,L1: request is a hit,0,12586,cycle
354,565d9094fda8,add2q_l,L1: The message is added to the processing queue from the core,0,12588,cycle
354,565d9094fda8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,12588,cycle
354,565d9094fda8,hitActn,L1: request is a hit,0,12588,cycle
355,565d9094fdb0,add2q_l,L1: The message is added to the processing queue from the core,0,12590,cycle
355,565d9094fdb0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,12590,cycle
355,565d9094fdb0,hitActn,L1: request is a hit,0,12590,cycle
356,565d9094fdb8,add2q_l,L1: The message is added to the processing queue from the core,0,12592,cycle
356,565d9094fdb8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,12592,cycle
356,565d9094fdb8,hitActn,L1: request is a hit,0,12592,cycle
357,565d9094fdc0,add2q_l,L1: The message is added to the processing queue from the core,0,12594,cycle
357,565d9094fdc0,Miss?  ,L1: Was the request a miss?,0,1,boolean
357,565d9094fdc0,MSIredy,L1: Protocol determines message is now ready to be processed,0,12594,cycle
357,565d9094fdc0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,12594,cycle
357,565d9094fdc0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,12594,cycle
357,565d9094fdc0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,12595,cycle
357,565d9094fdc0,add2q_u,L1 receives message from the bus,0,12596,cycle
357,565d9094fdc0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,12596,cycle
357,565d9094fdc0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
357,565d9094fdc0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,12596,cycle
357,565d9094fdc0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,12596,cycle
357,565d9094fdc0,add_req,LLC miss -> LLC sends request to DRAM,LLC,12596,cycle
357,565d9094fdc0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,12853,cycle
357,565d9094fdc0,respond,LLC sends response message to the requesting L1,LLC,12853,cycle
357,565d9094fdc0,updaDat,LLC updates its data array,LLC,12853,cycle
357,565d9094fdc0,wrCache,LLC: New data written to cache,LLC,12853,cycle
357,565d9094fdc0,respond,LLC sends response message to the requesting L1,LLC,12854,cycle
357,565d9094fdc0,add2q_u,L1 receives message from the bus,0,12858,cycle
357,565d9094fdc0,respond,L1 responds to core,0,12858,cycle
357,565d9094fdc0,updaDat,L1 attempts to update its data array,0,12858,cycle
357,565d9094fdc0,wrCache,L1: New data written to cache,0,12858,cycle
358,565d9094fdc8,add2q_l,L1: The message is added to the processing queue from the core,0,12860,cycle
358,565d9094fdc8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,12860,cycle
358,565d9094fdc8,hitActn,L1: request is a hit,0,12860,cycle
359,565d9094fdd0,add2q_l,L1: The message is added to the processing queue from the core,0,12862,cycle
359,565d9094fdd0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,12862,cycle
359,565d9094fdd0,hitActn,L1: request is a hit,0,12862,cycle
360,565d9094fdd8,add2q_l,L1: The message is added to the processing queue from the core,0,12864,cycle
360,565d9094fdd8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,12864,cycle
360,565d9094fdd8,hitActn,L1: request is a hit,0,12864,cycle
361,565d9094fde0,add2q_l,L1: The message is added to the processing queue from the core,0,12866,cycle
361,565d9094fde0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,12866,cycle
361,565d9094fde0,hitActn,L1: request is a hit,0,12866,cycle
362,565d9094fde8,add2q_l,L1: The message is added to the processing queue from the core,0,12868,cycle
362,565d9094fde8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,12868,cycle
362,565d9094fde8,hitActn,L1: request is a hit,0,12868,cycle
363,565d9094fdf0,add2q_l,L1: The message is added to the processing queue from the core,0,12870,cycle
363,565d9094fdf0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,12870,cycle
363,565d9094fdf0,hitActn,L1: request is a hit,0,12870,cycle
364,565d9094fdf8,add2q_l,L1: The message is added to the processing queue from the core,0,12872,cycle
364,565d9094fdf8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,12872,cycle
364,565d9094fdf8,hitActn,L1: request is a hit,0,12872,cycle
365,565d9094fe00,add2q_l,L1: The message is added to the processing queue from the core,0,12874,cycle
365,565d9094fe00,Miss?  ,L1: Was the request a miss?,0,1,boolean
365,565d9094fe00,MSIredy,L1: Protocol determines message is now ready to be processed,0,12874,cycle
365,565d9094fe00,msgProc,L1: message is taken from the L1's processing queue to be processed,0,12874,cycle
365,565d9094fe00,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,12874,cycle
365,565d9094fe00,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,12875,cycle
365,565d9094fe00,add2q_u,L1 receives message from the bus,0,12876,cycle
365,565d9094fe00,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,12876,cycle
365,565d9094fe00,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
365,565d9094fe00,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,12876,cycle
365,565d9094fe00,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,12876,cycle
365,565d9094fe00,add_req,LLC miss -> LLC sends request to DRAM,LLC,12876,cycle
365,565d9094fe00,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,13133,cycle
365,565d9094fe00,respond,LLC sends response message to the requesting L1,LLC,13133,cycle
365,565d9094fe00,updaDat,LLC updates its data array,LLC,13133,cycle
365,565d9094fe00,wrCache,LLC: New data written to cache,LLC,13133,cycle
365,565d9094fe00,respond,LLC sends response message to the requesting L1,LLC,13134,cycle
365,565d9094fe00,add2q_u,L1 receives message from the bus,0,13138,cycle
365,565d9094fe00,respond,L1 responds to core,0,13138,cycle
365,565d9094fe00,updaDat,L1 attempts to update its data array,0,13138,cycle
365,565d9094fe00,wrCache,L1: New data written to cache,0,13138,cycle
366,565d9094fe08,add2q_l,L1: The message is added to the processing queue from the core,0,13140,cycle
366,565d9094fe08,msgProc,L1: message is taken from the L1's processing queue to be processed,0,13140,cycle
366,565d9094fe08,hitActn,L1: request is a hit,0,13140,cycle
367,565d9094fe10,add2q_l,L1: The message is added to the processing queue from the core,0,13142,cycle
367,565d9094fe10,msgProc,L1: message is taken from the L1's processing queue to be processed,0,13142,cycle
367,565d9094fe10,hitActn,L1: request is a hit,0,13142,cycle
368,565d9094fe18,add2q_l,L1: The message is added to the processing queue from the core,0,13144,cycle
368,565d9094fe18,msgProc,L1: message is taken from the L1's processing queue to be processed,0,13144,cycle
368,565d9094fe18,hitActn,L1: request is a hit,0,13144,cycle
369,565d9094fe20,add2q_l,L1: The message is added to the processing queue from the core,0,13146,cycle
369,565d9094fe20,msgProc,L1: message is taken from the L1's processing queue to be processed,0,13146,cycle
369,565d9094fe20,hitActn,L1: request is a hit,0,13146,cycle
370,565d9094fe28,add2q_l,L1: The message is added to the processing queue from the core,0,13148,cycle
370,565d9094fe28,msgProc,L1: message is taken from the L1's processing queue to be processed,0,13148,cycle
370,565d9094fe28,hitActn,L1: request is a hit,0,13148,cycle
371,565d9094fe30,add2q_l,L1: The message is added to the processing queue from the core,0,13150,cycle
371,565d9094fe30,msgProc,L1: message is taken from the L1's processing queue to be processed,0,13150,cycle
371,565d9094fe30,hitActn,L1: request is a hit,0,13150,cycle
372,565d9094fe38,add2q_l,L1: The message is added to the processing queue from the core,0,13152,cycle
372,565d9094fe38,msgProc,L1: message is taken from the L1's processing queue to be processed,0,13152,cycle
372,565d9094fe38,hitActn,L1: request is a hit,0,13152,cycle
373,565d9094fe40,add2q_l,L1: The message is added to the processing queue from the core,0,13154,cycle
373,565d9094fe40,Miss?  ,L1: Was the request a miss?,0,1,boolean
373,565d9094fe40,MSIredy,L1: Protocol determines message is now ready to be processed,0,13154,cycle
373,565d9094fe40,msgProc,L1: message is taken from the L1's processing queue to be processed,0,13154,cycle
373,565d9094fe40,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,13154,cycle
373,565d9094fe40,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,13155,cycle
373,565d9094fe40,add2q_u,L1 receives message from the bus,0,13156,cycle
373,565d9094fe40,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,13156,cycle
373,565d9094fe40,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
373,565d9094fe40,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,13156,cycle
373,565d9094fe40,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,13156,cycle
373,565d9094fe40,add_req,LLC miss -> LLC sends request to DRAM,LLC,13156,cycle
373,565d9094fe40,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,13413,cycle
373,565d9094fe40,respond,LLC sends response message to the requesting L1,LLC,13413,cycle
373,565d9094fe40,updaDat,LLC updates its data array,LLC,13413,cycle
373,565d9094fe40,wrCache,LLC: New data written to cache,LLC,13413,cycle
373,565d9094fe40,respond,LLC sends response message to the requesting L1,LLC,13414,cycle
373,565d9094fe40,add2q_u,L1 receives message from the bus,0,13418,cycle
373,565d9094fe40,respond,L1 responds to core,0,13418,cycle
373,565d9094fe40,updaDat,L1 attempts to update its data array,0,13418,cycle
373,565d9094fe40,wrCache,L1: New data written to cache,0,13418,cycle
374,565d9094fe48,add2q_l,L1: The message is added to the processing queue from the core,0,13420,cycle
374,565d9094fe48,msgProc,L1: message is taken from the L1's processing queue to be processed,0,13420,cycle
374,565d9094fe48,hitActn,L1: request is a hit,0,13420,cycle
375,565d9094fe50,add2q_l,L1: The message is added to the processing queue from the core,0,13422,cycle
375,565d9094fe50,msgProc,L1: message is taken from the L1's processing queue to be processed,0,13422,cycle
375,565d9094fe50,hitActn,L1: request is a hit,0,13422,cycle
376,565d9094fe58,add2q_l,L1: The message is added to the processing queue from the core,0,13424,cycle
376,565d9094fe58,msgProc,L1: message is taken from the L1's processing queue to be processed,0,13424,cycle
376,565d9094fe58,hitActn,L1: request is a hit,0,13424,cycle
377,565d9094fe60,add2q_l,L1: The message is added to the processing queue from the core,0,13426,cycle
377,565d9094fe60,msgProc,L1: message is taken from the L1's processing queue to be processed,0,13426,cycle
377,565d9094fe60,hitActn,L1: request is a hit,0,13426,cycle
378,565d9094fe68,add2q_l,L1: The message is added to the processing queue from the core,0,13428,cycle
378,565d9094fe68,msgProc,L1: message is taken from the L1's processing queue to be processed,0,13428,cycle
378,565d9094fe68,hitActn,L1: request is a hit,0,13428,cycle
379,565d9094fe70,add2q_l,L1: The message is added to the processing queue from the core,0,13430,cycle
379,565d9094fe70,msgProc,L1: message is taken from the L1's processing queue to be processed,0,13430,cycle
379,565d9094fe70,hitActn,L1: request is a hit,0,13430,cycle
380,565d9094fe78,add2q_l,L1: The message is added to the processing queue from the core,0,13432,cycle
380,565d9094fe78,msgProc,L1: message is taken from the L1's processing queue to be processed,0,13432,cycle
380,565d9094fe78,hitActn,L1: request is a hit,0,13432,cycle
381,565d9094fe80,add2q_l,L1: The message is added to the processing queue from the core,0,13434,cycle
381,565d9094fe80,Miss?  ,L1: Was the request a miss?,0,1,boolean
381,565d9094fe80,MSIredy,L1: Protocol determines message is now ready to be processed,0,13434,cycle
381,565d9094fe80,msgProc,L1: message is taken from the L1's processing queue to be processed,0,13434,cycle
381,565d9094fe80,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,13434,cycle
381,565d9094fe80,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,13435,cycle
381,565d9094fe80,add2q_u,L1 receives message from the bus,0,13436,cycle
381,565d9094fe80,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,13436,cycle
381,565d9094fe80,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
381,565d9094fe80,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,13436,cycle
381,565d9094fe80,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,13436,cycle
381,565d9094fe80,add_req,LLC miss -> LLC sends request to DRAM,LLC,13436,cycle
381,565d9094fe80,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,13693,cycle
381,565d9094fe80,respond,LLC sends response message to the requesting L1,LLC,13693,cycle
381,565d9094fe80,updaDat,LLC updates its data array,LLC,13693,cycle
381,565d9094fe80,wrCache,LLC: New data written to cache,LLC,13693,cycle
381,565d9094fe80,respond,LLC sends response message to the requesting L1,LLC,13694,cycle
381,565d9094fe80,add2q_u,L1 receives message from the bus,0,13698,cycle
381,565d9094fe80,respond,L1 responds to core,0,13698,cycle
381,565d9094fe80,updaDat,L1 attempts to update its data array,0,13698,cycle
381,565d9094fe80,wrCache,L1: New data written to cache,0,13698,cycle
382,565d9094fe88,add2q_l,L1: The message is added to the processing queue from the core,0,13700,cycle
382,565d9094fe88,msgProc,L1: message is taken from the L1's processing queue to be processed,0,13700,cycle
382,565d9094fe88,hitActn,L1: request is a hit,0,13700,cycle
383,565d9094fe90,add2q_l,L1: The message is added to the processing queue from the core,0,13702,cycle
383,565d9094fe90,msgProc,L1: message is taken from the L1's processing queue to be processed,0,13702,cycle
383,565d9094fe90,hitActn,L1: request is a hit,0,13702,cycle
384,565d9094fe98,add2q_l,L1: The message is added to the processing queue from the core,0,13704,cycle
384,565d9094fe98,msgProc,L1: message is taken from the L1's processing queue to be processed,0,13704,cycle
384,565d9094fe98,hitActn,L1: request is a hit,0,13704,cycle
385,565d9094fea0,add2q_l,L1: The message is added to the processing queue from the core,0,13706,cycle
385,565d9094fea0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,13706,cycle
385,565d9094fea0,hitActn,L1: request is a hit,0,13706,cycle
386,565d9094fea8,add2q_l,L1: The message is added to the processing queue from the core,0,13708,cycle
386,565d9094fea8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,13708,cycle
386,565d9094fea8,hitActn,L1: request is a hit,0,13708,cycle
387,565d9094feb0,add2q_l,L1: The message is added to the processing queue from the core,0,13710,cycle
387,565d9094feb0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,13710,cycle
387,565d9094feb0,hitActn,L1: request is a hit,0,13710,cycle
388,565d9094feb8,add2q_l,L1: The message is added to the processing queue from the core,0,13712,cycle
388,565d9094feb8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,13712,cycle
388,565d9094feb8,hitActn,L1: request is a hit,0,13712,cycle
389,565d9094fec0,add2q_l,L1: The message is added to the processing queue from the core,0,13714,cycle
389,565d9094fec0,Miss?  ,L1: Was the request a miss?,0,1,boolean
389,565d9094fec0,MSIredy,L1: Protocol determines message is now ready to be processed,0,13714,cycle
389,565d9094fec0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,13714,cycle
389,565d9094fec0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,13714,cycle
389,565d9094fec0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,13715,cycle
389,565d9094fec0,add2q_u,L1 receives message from the bus,0,13716,cycle
389,565d9094fec0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,13716,cycle
389,565d9094fec0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
389,565d9094fec0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,13716,cycle
389,565d9094fec0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,13716,cycle
389,565d9094fec0,add_req,LLC miss -> LLC sends request to DRAM,LLC,13716,cycle
389,565d9094fec0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,13973,cycle
389,565d9094fec0,respond,LLC sends response message to the requesting L1,LLC,13973,cycle
389,565d9094fec0,updaDat,LLC updates its data array,LLC,13973,cycle
389,565d9094fec0,wrCache,LLC: New data written to cache,LLC,13973,cycle
389,565d9094fec0,respond,LLC sends response message to the requesting L1,LLC,13974,cycle
389,565d9094fec0,add2q_u,L1 receives message from the bus,0,13978,cycle
389,565d9094fec0,respond,L1 responds to core,0,13978,cycle
389,565d9094fec0,updaDat,L1 attempts to update its data array,0,13978,cycle
389,565d9094fec0,wrCache,L1: New data written to cache,0,13978,cycle
390,565d9094fec8,add2q_l,L1: The message is added to the processing queue from the core,0,13980,cycle
390,565d9094fec8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,13980,cycle
390,565d9094fec8,hitActn,L1: request is a hit,0,13980,cycle
391,565d9094fed0,add2q_l,L1: The message is added to the processing queue from the core,0,13982,cycle
391,565d9094fed0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,13982,cycle
391,565d9094fed0,hitActn,L1: request is a hit,0,13982,cycle
392,565d9094fed8,add2q_l,L1: The message is added to the processing queue from the core,0,13984,cycle
392,565d9094fed8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,13984,cycle
392,565d9094fed8,hitActn,L1: request is a hit,0,13984,cycle
393,565d9094fee0,add2q_l,L1: The message is added to the processing queue from the core,0,13986,cycle
393,565d9094fee0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,13986,cycle
393,565d9094fee0,hitActn,L1: request is a hit,0,13986,cycle
394,565d9094fee8,add2q_l,L1: The message is added to the processing queue from the core,0,13988,cycle
394,565d9094fee8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,13988,cycle
394,565d9094fee8,hitActn,L1: request is a hit,0,13988,cycle
395,565d9094fef0,add2q_l,L1: The message is added to the processing queue from the core,0,13990,cycle
395,565d9094fef0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,13990,cycle
395,565d9094fef0,hitActn,L1: request is a hit,0,13990,cycle
396,565d9094fef8,add2q_l,L1: The message is added to the processing queue from the core,0,13992,cycle
396,565d9094fef8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,13992,cycle
396,565d9094fef8,hitActn,L1: request is a hit,0,13992,cycle
397,565d9094ff00,add2q_l,L1: The message is added to the processing queue from the core,0,13994,cycle
397,565d9094ff00,Miss?  ,L1: Was the request a miss?,0,1,boolean
397,565d9094ff00,MSIredy,L1: Protocol determines message is now ready to be processed,0,13994,cycle
397,565d9094ff00,msgProc,L1: message is taken from the L1's processing queue to be processed,0,13994,cycle
397,565d9094ff00,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,13994,cycle
397,565d9094ff00,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,13995,cycle
397,565d9094ff00,add2q_u,L1 receives message from the bus,0,13996,cycle
397,565d9094ff00,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,13996,cycle
397,565d9094ff00,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
397,565d9094ff00,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,13996,cycle
397,565d9094ff00,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,13996,cycle
397,565d9094ff00,add_req,LLC miss -> LLC sends request to DRAM,LLC,13996,cycle
397,565d9094ff00,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,14253,cycle
397,565d9094ff00,respond,LLC sends response message to the requesting L1,LLC,14253,cycle
397,565d9094ff00,updaDat,LLC updates its data array,LLC,14253,cycle
397,565d9094ff00,wrCache,LLC: New data written to cache,LLC,14253,cycle
397,565d9094ff00,respond,LLC sends response message to the requesting L1,LLC,14254,cycle
397,565d9094ff00,add2q_u,L1 receives message from the bus,0,14258,cycle
397,565d9094ff00,respond,L1 responds to core,0,14258,cycle
397,565d9094ff00,updaDat,L1 attempts to update its data array,0,14258,cycle
397,565d9094ff00,wrCache,L1: New data written to cache,0,14258,cycle
398,565d9094ff08,add2q_l,L1: The message is added to the processing queue from the core,0,14260,cycle
398,565d9094ff08,msgProc,L1: message is taken from the L1's processing queue to be processed,0,14260,cycle
398,565d9094ff08,hitActn,L1: request is a hit,0,14260,cycle
399,565d9094ff10,add2q_l,L1: The message is added to the processing queue from the core,0,14262,cycle
399,565d9094ff10,msgProc,L1: message is taken from the L1's processing queue to be processed,0,14262,cycle
399,565d9094ff10,hitActn,L1: request is a hit,0,14262,cycle
400,565d9094ff18,add2q_l,L1: The message is added to the processing queue from the core,0,14264,cycle
400,565d9094ff18,msgProc,L1: message is taken from the L1's processing queue to be processed,0,14264,cycle
400,565d9094ff18,hitActn,L1: request is a hit,0,14264,cycle
401,565d9094ff20,add2q_l,L1: The message is added to the processing queue from the core,0,14266,cycle
401,565d9094ff20,msgProc,L1: message is taken from the L1's processing queue to be processed,0,14266,cycle
401,565d9094ff20,hitActn,L1: request is a hit,0,14266,cycle
402,565d9094ff28,add2q_l,L1: The message is added to the processing queue from the core,0,14268,cycle
402,565d9094ff28,msgProc,L1: message is taken from the L1's processing queue to be processed,0,14268,cycle
402,565d9094ff28,hitActn,L1: request is a hit,0,14268,cycle
403,565d9094ff30,add2q_l,L1: The message is added to the processing queue from the core,0,14270,cycle
403,565d9094ff30,msgProc,L1: message is taken from the L1's processing queue to be processed,0,14270,cycle
403,565d9094ff30,hitActn,L1: request is a hit,0,14270,cycle
404,565d9094ff38,add2q_l,L1: The message is added to the processing queue from the core,0,14272,cycle
404,565d9094ff38,msgProc,L1: message is taken from the L1's processing queue to be processed,0,14272,cycle
404,565d9094ff38,hitActn,L1: request is a hit,0,14272,cycle
405,565d9094ff40,add2q_l,L1: The message is added to the processing queue from the core,0,14274,cycle
405,565d9094ff40,Miss?  ,L1: Was the request a miss?,0,1,boolean
405,565d9094ff40,MSIredy,L1: Protocol determines message is now ready to be processed,0,14274,cycle
405,565d9094ff40,msgProc,L1: message is taken from the L1's processing queue to be processed,0,14274,cycle
405,565d9094ff40,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,14274,cycle
405,565d9094ff40,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,14275,cycle
405,565d9094ff40,add2q_u,L1 receives message from the bus,0,14276,cycle
405,565d9094ff40,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,14276,cycle
405,565d9094ff40,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
405,565d9094ff40,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,14276,cycle
405,565d9094ff40,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,14276,cycle
405,565d9094ff40,add_req,LLC miss -> LLC sends request to DRAM,LLC,14276,cycle
405,565d9094ff40,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,14533,cycle
405,565d9094ff40,respond,LLC sends response message to the requesting L1,LLC,14533,cycle
405,565d9094ff40,updaDat,LLC updates its data array,LLC,14533,cycle
405,565d9094ff40,wrCache,LLC: New data written to cache,LLC,14533,cycle
405,565d9094ff40,respond,LLC sends response message to the requesting L1,LLC,14534,cycle
405,565d9094ff40,add2q_u,L1 receives message from the bus,0,14538,cycle
405,565d9094ff40,respond,L1 responds to core,0,14538,cycle
405,565d9094ff40,updaDat,L1 attempts to update its data array,0,14538,cycle
405,565d9094ff40,wrCache,L1: New data written to cache,0,14538,cycle
406,565d9094ff48,add2q_l,L1: The message is added to the processing queue from the core,0,14540,cycle
406,565d9094ff48,msgProc,L1: message is taken from the L1's processing queue to be processed,0,14540,cycle
406,565d9094ff48,hitActn,L1: request is a hit,0,14540,cycle
407,565d9094ff50,add2q_l,L1: The message is added to the processing queue from the core,0,14542,cycle
407,565d9094ff50,msgProc,L1: message is taken from the L1's processing queue to be processed,0,14542,cycle
407,565d9094ff50,hitActn,L1: request is a hit,0,14542,cycle
408,565d9094ff58,add2q_l,L1: The message is added to the processing queue from the core,0,14544,cycle
408,565d9094ff58,msgProc,L1: message is taken from the L1's processing queue to be processed,0,14544,cycle
408,565d9094ff58,hitActn,L1: request is a hit,0,14544,cycle
409,565d9094ff60,add2q_l,L1: The message is added to the processing queue from the core,0,14546,cycle
409,565d9094ff60,msgProc,L1: message is taken from the L1's processing queue to be processed,0,14546,cycle
409,565d9094ff60,hitActn,L1: request is a hit,0,14546,cycle
410,565d9094ff68,add2q_l,L1: The message is added to the processing queue from the core,0,14548,cycle
410,565d9094ff68,msgProc,L1: message is taken from the L1's processing queue to be processed,0,14548,cycle
410,565d9094ff68,hitActn,L1: request is a hit,0,14548,cycle
411,565d9094ff70,add2q_l,L1: The message is added to the processing queue from the core,0,14550,cycle
411,565d9094ff70,msgProc,L1: message is taken from the L1's processing queue to be processed,0,14550,cycle
411,565d9094ff70,hitActn,L1: request is a hit,0,14550,cycle
412,565d9094ff78,add2q_l,L1: The message is added to the processing queue from the core,0,14552,cycle
412,565d9094ff78,msgProc,L1: message is taken from the L1's processing queue to be processed,0,14552,cycle
412,565d9094ff78,hitActn,L1: request is a hit,0,14552,cycle
413,565d9094ff80,add2q_l,L1: The message is added to the processing queue from the core,0,14554,cycle
413,565d9094ff80,Miss?  ,L1: Was the request a miss?,0,1,boolean
413,565d9094ff80,MSIredy,L1: Protocol determines message is now ready to be processed,0,14554,cycle
413,565d9094ff80,msgProc,L1: message is taken from the L1's processing queue to be processed,0,14554,cycle
413,565d9094ff80,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,14554,cycle
413,565d9094ff80,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,14555,cycle
413,565d9094ff80,add2q_u,L1 receives message from the bus,0,14556,cycle
413,565d9094ff80,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,14556,cycle
413,565d9094ff80,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
413,565d9094ff80,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,14556,cycle
413,565d9094ff80,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,14556,cycle
413,565d9094ff80,add_req,LLC miss -> LLC sends request to DRAM,LLC,14556,cycle
413,565d9094ff80,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,14813,cycle
413,565d9094ff80,respond,LLC sends response message to the requesting L1,LLC,14813,cycle
413,565d9094ff80,updaDat,LLC updates its data array,LLC,14813,cycle
413,565d9094ff80,wrCache,LLC: New data written to cache,LLC,14813,cycle
413,565d9094ff80,respond,LLC sends response message to the requesting L1,LLC,14814,cycle
413,565d9094ff80,add2q_u,L1 receives message from the bus,0,14818,cycle
413,565d9094ff80,respond,L1 responds to core,0,14818,cycle
413,565d9094ff80,updaDat,L1 attempts to update its data array,0,14818,cycle
413,565d9094ff80,wrCache,L1: New data written to cache,0,14818,cycle
414,565d9094ff88,add2q_l,L1: The message is added to the processing queue from the core,0,14820,cycle
414,565d9094ff88,msgProc,L1: message is taken from the L1's processing queue to be processed,0,14820,cycle
414,565d9094ff88,hitActn,L1: request is a hit,0,14820,cycle
415,565d9094ff90,add2q_l,L1: The message is added to the processing queue from the core,0,14822,cycle
415,565d9094ff90,msgProc,L1: message is taken from the L1's processing queue to be processed,0,14822,cycle
415,565d9094ff90,hitActn,L1: request is a hit,0,14822,cycle
416,565d9094ff98,add2q_l,L1: The message is added to the processing queue from the core,0,14824,cycle
416,565d9094ff98,msgProc,L1: message is taken from the L1's processing queue to be processed,0,14824,cycle
416,565d9094ff98,hitActn,L1: request is a hit,0,14824,cycle
417,565d9094ffa0,add2q_l,L1: The message is added to the processing queue from the core,0,14826,cycle
417,565d9094ffa0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,14826,cycle
417,565d9094ffa0,hitActn,L1: request is a hit,0,14826,cycle
418,565d9094ffa8,add2q_l,L1: The message is added to the processing queue from the core,0,14828,cycle
418,565d9094ffa8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,14828,cycle
418,565d9094ffa8,hitActn,L1: request is a hit,0,14828,cycle
419,565d9094ffb0,add2q_l,L1: The message is added to the processing queue from the core,0,14830,cycle
419,565d9094ffb0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,14830,cycle
419,565d9094ffb0,hitActn,L1: request is a hit,0,14830,cycle
420,565d9094ffb8,add2q_l,L1: The message is added to the processing queue from the core,0,14832,cycle
420,565d9094ffb8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,14832,cycle
420,565d9094ffb8,hitActn,L1: request is a hit,0,14832,cycle
421,565d9094ffc0,add2q_l,L1: The message is added to the processing queue from the core,0,14834,cycle
421,565d9094ffc0,Miss?  ,L1: Was the request a miss?,0,1,boolean
421,565d9094ffc0,MSIredy,L1: Protocol determines message is now ready to be processed,0,14834,cycle
421,565d9094ffc0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,14834,cycle
421,565d9094ffc0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,14834,cycle
421,565d9094ffc0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,14835,cycle
421,565d9094ffc0,add2q_u,L1 receives message from the bus,0,14836,cycle
421,565d9094ffc0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,14836,cycle
421,565d9094ffc0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
421,565d9094ffc0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,14836,cycle
421,565d9094ffc0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,14836,cycle
421,565d9094ffc0,add_req,LLC miss -> LLC sends request to DRAM,LLC,14836,cycle
421,565d9094ffc0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,15093,cycle
421,565d9094ffc0,respond,LLC sends response message to the requesting L1,LLC,15093,cycle
421,565d9094ffc0,updaDat,LLC updates its data array,LLC,15093,cycle
421,565d9094ffc0,wrCache,LLC: New data written to cache,LLC,15093,cycle
421,565d9094ffc0,respond,LLC sends response message to the requesting L1,LLC,15094,cycle
421,565d9094ffc0,add2q_u,L1 receives message from the bus,0,15098,cycle
421,565d9094ffc0,respond,L1 responds to core,0,15098,cycle
421,565d9094ffc0,updaDat,L1 attempts to update its data array,0,15098,cycle
421,565d9094ffc0,wrCache,L1: New data written to cache,0,15098,cycle
422,565d9094ffc8,add2q_l,L1: The message is added to the processing queue from the core,0,15100,cycle
422,565d9094ffc8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,15100,cycle
422,565d9094ffc8,hitActn,L1: request is a hit,0,15100,cycle
423,565d9094ffd0,add2q_l,L1: The message is added to the processing queue from the core,0,15102,cycle
423,565d9094ffd0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,15102,cycle
423,565d9094ffd0,hitActn,L1: request is a hit,0,15102,cycle
424,565d9094ffd8,add2q_l,L1: The message is added to the processing queue from the core,0,15104,cycle
424,565d9094ffd8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,15104,cycle
424,565d9094ffd8,hitActn,L1: request is a hit,0,15104,cycle
425,565d9094ffe0,add2q_l,L1: The message is added to the processing queue from the core,0,15106,cycle
425,565d9094ffe0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,15106,cycle
425,565d9094ffe0,hitActn,L1: request is a hit,0,15106,cycle
426,565d9094ffe8,add2q_l,L1: The message is added to the processing queue from the core,0,15108,cycle
426,565d9094ffe8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,15108,cycle
426,565d9094ffe8,hitActn,L1: request is a hit,0,15108,cycle
427,565d9094fff0,add2q_l,L1: The message is added to the processing queue from the core,0,15110,cycle
427,565d9094fff0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,15110,cycle
427,565d9094fff0,hitActn,L1: request is a hit,0,15110,cycle
428,565d9094fff8,add2q_l,L1: The message is added to the processing queue from the core,0,15112,cycle
428,565d9094fff8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,15112,cycle
428,565d9094fff8,hitActn,L1: request is a hit,0,15112,cycle
429,565d90950000,add2q_l,L1: The message is added to the processing queue from the core,0,15114,cycle
429,565d90950000,Miss?  ,L1: Was the request a miss?,0,1,boolean
429,565d90950000,MSIredy,L1: Protocol determines message is now ready to be processed,0,15114,cycle
429,565d90950000,msgProc,L1: message is taken from the L1's processing queue to be processed,0,15114,cycle
429,565d90950000,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,15114,cycle
429,565d90950000,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,15115,cycle
429,565d90950000,add2q_u,L1 receives message from the bus,0,15116,cycle
429,565d90950000,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,15116,cycle
429,565d90950000,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
429,565d90950000,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,15116,cycle
429,565d90950000,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,15116,cycle
429,565d90950000,add_req,LLC miss -> LLC sends request to DRAM,LLC,15116,cycle
429,565d90950000,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,15373,cycle
429,565d90950000,respond,LLC sends response message to the requesting L1,LLC,15373,cycle
429,565d90950000,updaDat,LLC updates its data array,LLC,15373,cycle
429,565d90950000,wrCache,LLC: New data written to cache,LLC,15373,cycle
429,565d90950000,respond,LLC sends response message to the requesting L1,LLC,15374,cycle
429,565d90950000,add2q_u,L1 receives message from the bus,0,15378,cycle
429,565d90950000,respond,L1 responds to core,0,15378,cycle
429,565d90950000,updaDat,L1 attempts to update its data array,0,15378,cycle
429,565d90950000,wrCache,L1: New data written to cache,0,15378,cycle
430,565d90950008,add2q_l,L1: The message is added to the processing queue from the core,0,15380,cycle
430,565d90950008,msgProc,L1: message is taken from the L1's processing queue to be processed,0,15380,cycle
430,565d90950008,hitActn,L1: request is a hit,0,15380,cycle
431,565d90950010,add2q_l,L1: The message is added to the processing queue from the core,0,15382,cycle
431,565d90950010,msgProc,L1: message is taken from the L1's processing queue to be processed,0,15382,cycle
431,565d90950010,hitActn,L1: request is a hit,0,15382,cycle
432,565d90950018,add2q_l,L1: The message is added to the processing queue from the core,0,15384,cycle
432,565d90950018,msgProc,L1: message is taken from the L1's processing queue to be processed,0,15384,cycle
432,565d90950018,hitActn,L1: request is a hit,0,15384,cycle
433,565d90950020,add2q_l,L1: The message is added to the processing queue from the core,0,15386,cycle
433,565d90950020,msgProc,L1: message is taken from the L1's processing queue to be processed,0,15386,cycle
433,565d90950020,hitActn,L1: request is a hit,0,15386,cycle
434,565d90950028,add2q_l,L1: The message is added to the processing queue from the core,0,15388,cycle
434,565d90950028,msgProc,L1: message is taken from the L1's processing queue to be processed,0,15388,cycle
434,565d90950028,hitActn,L1: request is a hit,0,15388,cycle
435,565d90950030,add2q_l,L1: The message is added to the processing queue from the core,0,15390,cycle
435,565d90950030,msgProc,L1: message is taken from the L1's processing queue to be processed,0,15390,cycle
435,565d90950030,hitActn,L1: request is a hit,0,15390,cycle
436,565d90950038,add2q_l,L1: The message is added to the processing queue from the core,0,15392,cycle
436,565d90950038,msgProc,L1: message is taken from the L1's processing queue to be processed,0,15392,cycle
436,565d90950038,hitActn,L1: request is a hit,0,15392,cycle
437,565d90950040,add2q_l,L1: The message is added to the processing queue from the core,0,15394,cycle
437,565d90950040,Miss?  ,L1: Was the request a miss?,0,1,boolean
437,565d90950040,MSIredy,L1: Protocol determines message is now ready to be processed,0,15394,cycle
437,565d90950040,msgProc,L1: message is taken from the L1's processing queue to be processed,0,15394,cycle
437,565d90950040,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,15394,cycle
437,565d90950040,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,15395,cycle
437,565d90950040,add2q_u,L1 receives message from the bus,0,15396,cycle
437,565d90950040,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,15396,cycle
437,565d90950040,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
437,565d90950040,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,15396,cycle
437,565d90950040,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,15396,cycle
437,565d90950040,add_req,LLC miss -> LLC sends request to DRAM,LLC,15396,cycle
437,565d90950040,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,15653,cycle
437,565d90950040,respond,LLC sends response message to the requesting L1,LLC,15653,cycle
437,565d90950040,updaDat,LLC updates its data array,LLC,15653,cycle
437,565d90950040,wrCache,LLC: New data written to cache,LLC,15653,cycle
437,565d90950040,respond,LLC sends response message to the requesting L1,LLC,15654,cycle
437,565d90950040,add2q_u,L1 receives message from the bus,0,15658,cycle
437,565d90950040,respond,L1 responds to core,0,15658,cycle
437,565d90950040,updaDat,L1 attempts to update its data array,0,15658,cycle
437,565d90950040,wrCache,L1: New data written to cache,0,15658,cycle
438,565d90950048,add2q_l,L1: The message is added to the processing queue from the core,0,15660,cycle
438,565d90950048,msgProc,L1: message is taken from the L1's processing queue to be processed,0,15660,cycle
438,565d90950048,hitActn,L1: request is a hit,0,15660,cycle
439,565d90950050,add2q_l,L1: The message is added to the processing queue from the core,0,15662,cycle
439,565d90950050,msgProc,L1: message is taken from the L1's processing queue to be processed,0,15662,cycle
439,565d90950050,hitActn,L1: request is a hit,0,15662,cycle
440,565d90950058,add2q_l,L1: The message is added to the processing queue from the core,0,15664,cycle
440,565d90950058,msgProc,L1: message is taken from the L1's processing queue to be processed,0,15664,cycle
440,565d90950058,hitActn,L1: request is a hit,0,15664,cycle
441,565d90950060,add2q_l,L1: The message is added to the processing queue from the core,0,15666,cycle
441,565d90950060,msgProc,L1: message is taken from the L1's processing queue to be processed,0,15666,cycle
441,565d90950060,hitActn,L1: request is a hit,0,15666,cycle
442,565d90950068,add2q_l,L1: The message is added to the processing queue from the core,0,15668,cycle
442,565d90950068,msgProc,L1: message is taken from the L1's processing queue to be processed,0,15668,cycle
442,565d90950068,hitActn,L1: request is a hit,0,15668,cycle
443,565d90950070,add2q_l,L1: The message is added to the processing queue from the core,0,15670,cycle
443,565d90950070,msgProc,L1: message is taken from the L1's processing queue to be processed,0,15670,cycle
443,565d90950070,hitActn,L1: request is a hit,0,15670,cycle
444,565d90950078,add2q_l,L1: The message is added to the processing queue from the core,0,15672,cycle
444,565d90950078,msgProc,L1: message is taken from the L1's processing queue to be processed,0,15672,cycle
444,565d90950078,hitActn,L1: request is a hit,0,15672,cycle
445,565d90950080,add2q_l,L1: The message is added to the processing queue from the core,0,15674,cycle
445,565d90950080,Miss?  ,L1: Was the request a miss?,0,1,boolean
445,565d90950080,MSIredy,L1: Protocol determines message is now ready to be processed,0,15674,cycle
445,565d90950080,msgProc,L1: message is taken from the L1's processing queue to be processed,0,15674,cycle
445,565d90950080,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,15674,cycle
445,565d90950080,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,15675,cycle
445,565d90950080,add2q_u,L1 receives message from the bus,0,15676,cycle
445,565d90950080,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,15676,cycle
445,565d90950080,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
445,565d90950080,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,15676,cycle
445,565d90950080,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,15676,cycle
445,565d90950080,add_req,LLC miss -> LLC sends request to DRAM,LLC,15676,cycle
445,565d90950080,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,15933,cycle
445,565d90950080,respond,LLC sends response message to the requesting L1,LLC,15933,cycle
445,565d90950080,updaDat,LLC updates its data array,LLC,15933,cycle
445,565d90950080,wrCache,LLC: New data written to cache,LLC,15933,cycle
445,565d90950080,respond,LLC sends response message to the requesting L1,LLC,15934,cycle
445,565d90950080,add2q_u,L1 receives message from the bus,0,15938,cycle
445,565d90950080,respond,L1 responds to core,0,15938,cycle
445,565d90950080,updaDat,L1 attempts to update its data array,0,15938,cycle
445,565d90950080,wrCache,L1: New data written to cache,0,15938,cycle
446,565d90950088,add2q_l,L1: The message is added to the processing queue from the core,0,15940,cycle
446,565d90950088,msgProc,L1: message is taken from the L1's processing queue to be processed,0,15940,cycle
446,565d90950088,hitActn,L1: request is a hit,0,15940,cycle
447,565d90950090,add2q_l,L1: The message is added to the processing queue from the core,0,15942,cycle
447,565d90950090,msgProc,L1: message is taken from the L1's processing queue to be processed,0,15942,cycle
447,565d90950090,hitActn,L1: request is a hit,0,15942,cycle
448,565d90950098,add2q_l,L1: The message is added to the processing queue from the core,0,15944,cycle
448,565d90950098,msgProc,L1: message is taken from the L1's processing queue to be processed,0,15944,cycle
448,565d90950098,hitActn,L1: request is a hit,0,15944,cycle
449,565d909500a0,add2q_l,L1: The message is added to the processing queue from the core,0,15946,cycle
449,565d909500a0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,15946,cycle
449,565d909500a0,hitActn,L1: request is a hit,0,15946,cycle
450,565d909500a8,add2q_l,L1: The message is added to the processing queue from the core,0,15948,cycle
450,565d909500a8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,15948,cycle
450,565d909500a8,hitActn,L1: request is a hit,0,15948,cycle
451,565d909500b0,add2q_l,L1: The message is added to the processing queue from the core,0,15950,cycle
451,565d909500b0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,15950,cycle
451,565d909500b0,hitActn,L1: request is a hit,0,15950,cycle
452,565d909500b8,add2q_l,L1: The message is added to the processing queue from the core,0,15952,cycle
452,565d909500b8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,15952,cycle
452,565d909500b8,hitActn,L1: request is a hit,0,15952,cycle
453,565d909500c0,add2q_l,L1: The message is added to the processing queue from the core,0,15954,cycle
453,565d909500c0,Miss?  ,L1: Was the request a miss?,0,1,boolean
453,565d909500c0,MSIredy,L1: Protocol determines message is now ready to be processed,0,15954,cycle
453,565d909500c0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,15954,cycle
453,565d909500c0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,15954,cycle
453,565d909500c0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,15955,cycle
453,565d909500c0,add2q_u,L1 receives message from the bus,0,15956,cycle
453,565d909500c0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,15956,cycle
453,565d909500c0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
453,565d909500c0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,15956,cycle
453,565d909500c0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,15956,cycle
453,565d909500c0,add_req,LLC miss -> LLC sends request to DRAM,LLC,15956,cycle
453,565d909500c0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,16213,cycle
453,565d909500c0,respond,LLC sends response message to the requesting L1,LLC,16213,cycle
453,565d909500c0,updaDat,LLC updates its data array,LLC,16213,cycle
453,565d909500c0,wrCache,LLC: New data written to cache,LLC,16213,cycle
453,565d909500c0,respond,LLC sends response message to the requesting L1,LLC,16214,cycle
453,565d909500c0,add2q_u,L1 receives message from the bus,0,16218,cycle
453,565d909500c0,respond,L1 responds to core,0,16218,cycle
453,565d909500c0,updaDat,L1 attempts to update its data array,0,16218,cycle
453,565d909500c0,wrCache,L1: New data written to cache,0,16218,cycle
454,565d909500c8,add2q_l,L1: The message is added to the processing queue from the core,0,16220,cycle
454,565d909500c8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,16220,cycle
454,565d909500c8,hitActn,L1: request is a hit,0,16220,cycle
455,565d909500d0,add2q_l,L1: The message is added to the processing queue from the core,0,16222,cycle
455,565d909500d0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,16222,cycle
455,565d909500d0,hitActn,L1: request is a hit,0,16222,cycle
456,565d909500d8,add2q_l,L1: The message is added to the processing queue from the core,0,16224,cycle
456,565d909500d8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,16224,cycle
456,565d909500d8,hitActn,L1: request is a hit,0,16224,cycle
457,565d909500e0,add2q_l,L1: The message is added to the processing queue from the core,0,16226,cycle
457,565d909500e0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,16226,cycle
457,565d909500e0,hitActn,L1: request is a hit,0,16226,cycle
458,565d909500e8,add2q_l,L1: The message is added to the processing queue from the core,0,16228,cycle
458,565d909500e8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,16228,cycle
458,565d909500e8,hitActn,L1: request is a hit,0,16228,cycle
459,565d909500f0,add2q_l,L1: The message is added to the processing queue from the core,0,16230,cycle
459,565d909500f0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,16230,cycle
459,565d909500f0,hitActn,L1: request is a hit,0,16230,cycle
460,565d909500f8,add2q_l,L1: The message is added to the processing queue from the core,0,16232,cycle
460,565d909500f8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,16232,cycle
460,565d909500f8,hitActn,L1: request is a hit,0,16232,cycle
461,565d90950100,add2q_l,L1: The message is added to the processing queue from the core,0,16234,cycle
461,565d90950100,Miss?  ,L1: Was the request a miss?,0,1,boolean
461,565d90950100,MSIredy,L1: Protocol determines message is now ready to be processed,0,16234,cycle
461,565d90950100,msgProc,L1: message is taken from the L1's processing queue to be processed,0,16234,cycle
461,565d90950100,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,16234,cycle
461,565d90950100,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,16235,cycle
461,565d90950100,add2q_u,L1 receives message from the bus,0,16236,cycle
461,565d90950100,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,16236,cycle
461,565d90950100,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
461,565d90950100,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,16236,cycle
461,565d90950100,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,16236,cycle
461,565d90950100,add_req,LLC miss -> LLC sends request to DRAM,LLC,16236,cycle
461,565d90950100,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,16493,cycle
461,565d90950100,respond,LLC sends response message to the requesting L1,LLC,16493,cycle
461,565d90950100,updaDat,LLC updates its data array,LLC,16493,cycle
461,565d90950100,wrCache,LLC: New data written to cache,LLC,16493,cycle
461,565d90950100,respond,LLC sends response message to the requesting L1,LLC,16494,cycle
461,565d90950100,add2q_u,L1 receives message from the bus,0,16498,cycle
461,565d90950100,respond,L1 responds to core,0,16498,cycle
461,565d90950100,updaDat,L1 attempts to update its data array,0,16498,cycle
461,565d90950100,wrCache,L1: New data written to cache,0,16498,cycle
462,565d90950108,add2q_l,L1: The message is added to the processing queue from the core,0,16500,cycle
462,565d90950108,msgProc,L1: message is taken from the L1's processing queue to be processed,0,16500,cycle
462,565d90950108,hitActn,L1: request is a hit,0,16500,cycle
463,565d90950110,add2q_l,L1: The message is added to the processing queue from the core,0,16502,cycle
463,565d90950110,msgProc,L1: message is taken from the L1's processing queue to be processed,0,16502,cycle
463,565d90950110,hitActn,L1: request is a hit,0,16502,cycle
464,565d90950118,add2q_l,L1: The message is added to the processing queue from the core,0,16504,cycle
464,565d90950118,msgProc,L1: message is taken from the L1's processing queue to be processed,0,16504,cycle
464,565d90950118,hitActn,L1: request is a hit,0,16504,cycle
465,565d90950120,add2q_l,L1: The message is added to the processing queue from the core,0,16506,cycle
465,565d90950120,msgProc,L1: message is taken from the L1's processing queue to be processed,0,16506,cycle
465,565d90950120,hitActn,L1: request is a hit,0,16506,cycle
466,565d90950128,add2q_l,L1: The message is added to the processing queue from the core,0,16508,cycle
466,565d90950128,msgProc,L1: message is taken from the L1's processing queue to be processed,0,16508,cycle
466,565d90950128,hitActn,L1: request is a hit,0,16508,cycle
467,565d90950130,add2q_l,L1: The message is added to the processing queue from the core,0,16510,cycle
467,565d90950130,msgProc,L1: message is taken from the L1's processing queue to be processed,0,16510,cycle
467,565d90950130,hitActn,L1: request is a hit,0,16510,cycle
468,565d90950138,add2q_l,L1: The message is added to the processing queue from the core,0,16512,cycle
468,565d90950138,msgProc,L1: message is taken from the L1's processing queue to be processed,0,16512,cycle
468,565d90950138,hitActn,L1: request is a hit,0,16512,cycle
469,565d90950140,add2q_l,L1: The message is added to the processing queue from the core,0,16514,cycle
469,565d90950140,Miss?  ,L1: Was the request a miss?,0,1,boolean
469,565d90950140,MSIredy,L1: Protocol determines message is now ready to be processed,0,16514,cycle
469,565d90950140,msgProc,L1: message is taken from the L1's processing queue to be processed,0,16514,cycle
469,565d90950140,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,16514,cycle
469,565d90950140,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,16515,cycle
469,565d90950140,add2q_u,L1 receives message from the bus,0,16516,cycle
469,565d90950140,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,16516,cycle
469,565d90950140,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
469,565d90950140,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,16516,cycle
469,565d90950140,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,16516,cycle
469,565d90950140,add_req,LLC miss -> LLC sends request to DRAM,LLC,16516,cycle
469,565d90950140,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,16773,cycle
469,565d90950140,respond,LLC sends response message to the requesting L1,LLC,16773,cycle
469,565d90950140,updaDat,LLC updates its data array,LLC,16773,cycle
469,565d90950140,wrCache,LLC: New data written to cache,LLC,16773,cycle
469,565d90950140,respond,LLC sends response message to the requesting L1,LLC,16774,cycle
469,565d90950140,add2q_u,L1 receives message from the bus,0,16778,cycle
469,565d90950140,respond,L1 responds to core,0,16778,cycle
469,565d90950140,updaDat,L1 attempts to update its data array,0,16778,cycle
469,565d90950140,wrCache,L1: New data written to cache,0,16778,cycle
470,565d90950148,add2q_l,L1: The message is added to the processing queue from the core,0,16780,cycle
470,565d90950148,msgProc,L1: message is taken from the L1's processing queue to be processed,0,16780,cycle
470,565d90950148,hitActn,L1: request is a hit,0,16780,cycle
471,565d90950150,add2q_l,L1: The message is added to the processing queue from the core,0,16782,cycle
471,565d90950150,msgProc,L1: message is taken from the L1's processing queue to be processed,0,16782,cycle
471,565d90950150,hitActn,L1: request is a hit,0,16782,cycle
472,565d90950158,add2q_l,L1: The message is added to the processing queue from the core,0,16784,cycle
472,565d90950158,msgProc,L1: message is taken from the L1's processing queue to be processed,0,16784,cycle
472,565d90950158,hitActn,L1: request is a hit,0,16784,cycle
473,565d90950160,add2q_l,L1: The message is added to the processing queue from the core,0,16786,cycle
473,565d90950160,msgProc,L1: message is taken from the L1's processing queue to be processed,0,16786,cycle
473,565d90950160,hitActn,L1: request is a hit,0,16786,cycle
474,565d90950168,add2q_l,L1: The message is added to the processing queue from the core,0,16788,cycle
474,565d90950168,msgProc,L1: message is taken from the L1's processing queue to be processed,0,16788,cycle
474,565d90950168,hitActn,L1: request is a hit,0,16788,cycle
475,565d90950170,add2q_l,L1: The message is added to the processing queue from the core,0,16790,cycle
475,565d90950170,msgProc,L1: message is taken from the L1's processing queue to be processed,0,16790,cycle
475,565d90950170,hitActn,L1: request is a hit,0,16790,cycle
476,565d90950178,add2q_l,L1: The message is added to the processing queue from the core,0,16792,cycle
476,565d90950178,msgProc,L1: message is taken from the L1's processing queue to be processed,0,16792,cycle
476,565d90950178,hitActn,L1: request is a hit,0,16792,cycle
477,565d90950180,add2q_l,L1: The message is added to the processing queue from the core,0,16794,cycle
477,565d90950180,Miss?  ,L1: Was the request a miss?,0,1,boolean
477,565d90950180,MSIredy,L1: Protocol determines message is now ready to be processed,0,16794,cycle
477,565d90950180,msgProc,L1: message is taken from the L1's processing queue to be processed,0,16794,cycle
477,565d90950180,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,16794,cycle
477,565d90950180,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,16795,cycle
477,565d90950180,add2q_u,L1 receives message from the bus,0,16796,cycle
477,565d90950180,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,16796,cycle
477,565d90950180,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
477,565d90950180,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,16796,cycle
477,565d90950180,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,16796,cycle
477,565d90950180,add_req,LLC miss -> LLC sends request to DRAM,LLC,16796,cycle
477,565d90950180,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,17053,cycle
477,565d90950180,respond,LLC sends response message to the requesting L1,LLC,17053,cycle
477,565d90950180,updaDat,LLC updates its data array,LLC,17053,cycle
477,565d90950180,wrCache,LLC: New data written to cache,LLC,17053,cycle
477,565d90950180,respond,LLC sends response message to the requesting L1,LLC,17054,cycle
477,565d90950180,add2q_u,L1 receives message from the bus,0,17058,cycle
477,565d90950180,respond,L1 responds to core,0,17058,cycle
477,565d90950180,updaDat,L1 attempts to update its data array,0,17058,cycle
477,565d90950180,wrCache,L1: New data written to cache,0,17058,cycle
478,565d90950188,add2q_l,L1: The message is added to the processing queue from the core,0,17060,cycle
478,565d90950188,msgProc,L1: message is taken from the L1's processing queue to be processed,0,17060,cycle
478,565d90950188,hitActn,L1: request is a hit,0,17060,cycle
479,565d90950190,add2q_l,L1: The message is added to the processing queue from the core,0,17062,cycle
479,565d90950190,msgProc,L1: message is taken from the L1's processing queue to be processed,0,17062,cycle
479,565d90950190,hitActn,L1: request is a hit,0,17062,cycle
480,565d90950198,add2q_l,L1: The message is added to the processing queue from the core,0,17064,cycle
480,565d90950198,msgProc,L1: message is taken from the L1's processing queue to be processed,0,17064,cycle
480,565d90950198,hitActn,L1: request is a hit,0,17064,cycle
481,565d909501a0,add2q_l,L1: The message is added to the processing queue from the core,0,17066,cycle
481,565d909501a0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,17066,cycle
481,565d909501a0,hitActn,L1: request is a hit,0,17066,cycle
482,565d909501a8,add2q_l,L1: The message is added to the processing queue from the core,0,17068,cycle
482,565d909501a8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,17068,cycle
482,565d909501a8,hitActn,L1: request is a hit,0,17068,cycle
483,565d909501b0,add2q_l,L1: The message is added to the processing queue from the core,0,17070,cycle
483,565d909501b0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,17070,cycle
483,565d909501b0,hitActn,L1: request is a hit,0,17070,cycle
484,565d909501b8,add2q_l,L1: The message is added to the processing queue from the core,0,17072,cycle
484,565d909501b8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,17072,cycle
484,565d909501b8,hitActn,L1: request is a hit,0,17072,cycle
485,565d909501c0,add2q_l,L1: The message is added to the processing queue from the core,0,17074,cycle
485,565d909501c0,Miss?  ,L1: Was the request a miss?,0,1,boolean
485,565d909501c0,MSIredy,L1: Protocol determines message is now ready to be processed,0,17074,cycle
485,565d909501c0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,17074,cycle
485,565d909501c0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,17074,cycle
485,565d909501c0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,17075,cycle
485,565d909501c0,add2q_u,L1 receives message from the bus,0,17076,cycle
485,565d909501c0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,17076,cycle
485,565d909501c0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
485,565d909501c0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,17076,cycle
485,565d909501c0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,17076,cycle
485,565d909501c0,add_req,LLC miss -> LLC sends request to DRAM,LLC,17076,cycle
485,565d909501c0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,17333,cycle
485,565d909501c0,respond,LLC sends response message to the requesting L1,LLC,17333,cycle
485,565d909501c0,updaDat,LLC updates its data array,LLC,17333,cycle
485,565d909501c0,wrCache,LLC: New data written to cache,LLC,17333,cycle
485,565d909501c0,respond,LLC sends response message to the requesting L1,LLC,17334,cycle
485,565d909501c0,add2q_u,L1 receives message from the bus,0,17338,cycle
485,565d909501c0,respond,L1 responds to core,0,17338,cycle
485,565d909501c0,updaDat,L1 attempts to update its data array,0,17338,cycle
485,565d909501c0,wrCache,L1: New data written to cache,0,17338,cycle
486,565d909501c8,add2q_l,L1: The message is added to the processing queue from the core,0,17340,cycle
486,565d909501c8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,17340,cycle
486,565d909501c8,hitActn,L1: request is a hit,0,17340,cycle
487,565d909501d0,add2q_l,L1: The message is added to the processing queue from the core,0,17342,cycle
487,565d909501d0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,17342,cycle
487,565d909501d0,hitActn,L1: request is a hit,0,17342,cycle
488,565d909501d8,add2q_l,L1: The message is added to the processing queue from the core,0,17344,cycle
488,565d909501d8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,17344,cycle
488,565d909501d8,hitActn,L1: request is a hit,0,17344,cycle
489,565d909501e0,add2q_l,L1: The message is added to the processing queue from the core,0,17346,cycle
489,565d909501e0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,17346,cycle
489,565d909501e0,hitActn,L1: request is a hit,0,17346,cycle
490,565d909501e8,add2q_l,L1: The message is added to the processing queue from the core,0,17348,cycle
490,565d909501e8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,17348,cycle
490,565d909501e8,hitActn,L1: request is a hit,0,17348,cycle
491,565d909501f0,add2q_l,L1: The message is added to the processing queue from the core,0,17350,cycle
491,565d909501f0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,17350,cycle
491,565d909501f0,hitActn,L1: request is a hit,0,17350,cycle
492,565d909501f8,add2q_l,L1: The message is added to the processing queue from the core,0,17352,cycle
492,565d909501f8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,17352,cycle
492,565d909501f8,hitActn,L1: request is a hit,0,17352,cycle
493,565d90950200,add2q_l,L1: The message is added to the processing queue from the core,0,17354,cycle
493,565d90950200,Miss?  ,L1: Was the request a miss?,0,1,boolean
493,565d90950200,MSIredy,L1: Protocol determines message is now ready to be processed,0,17354,cycle
493,565d90950200,msgProc,L1: message is taken from the L1's processing queue to be processed,0,17354,cycle
493,565d90950200,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,17354,cycle
493,565d90950200,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,17355,cycle
493,565d90950200,add2q_u,L1 receives message from the bus,0,17356,cycle
493,565d90950200,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,17356,cycle
493,565d90950200,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
493,565d90950200,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,17356,cycle
493,565d90950200,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,17356,cycle
493,565d90950200,add_req,LLC miss -> LLC sends request to DRAM,LLC,17356,cycle
493,565d90950200,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,17613,cycle
493,565d90950200,respond,LLC sends response message to the requesting L1,LLC,17613,cycle
493,565d90950200,updaDat,LLC updates its data array,LLC,17613,cycle
493,565d90950200,wrCache,LLC: New data written to cache,LLC,17613,cycle
493,565d90950200,respond,LLC sends response message to the requesting L1,LLC,17614,cycle
493,565d90950200,add2q_u,L1 receives message from the bus,0,17618,cycle
493,565d90950200,respond,L1 responds to core,0,17618,cycle
493,565d90950200,updaDat,L1 attempts to update its data array,0,17618,cycle
493,565d90950200,wrCache,L1: New data written to cache,0,17618,cycle
494,565d90950208,add2q_l,L1: The message is added to the processing queue from the core,0,17620,cycle
494,565d90950208,msgProc,L1: message is taken from the L1's processing queue to be processed,0,17620,cycle
494,565d90950208,hitActn,L1: request is a hit,0,17620,cycle
495,565d90950210,add2q_l,L1: The message is added to the processing queue from the core,0,17622,cycle
495,565d90950210,msgProc,L1: message is taken from the L1's processing queue to be processed,0,17622,cycle
495,565d90950210,hitActn,L1: request is a hit,0,17622,cycle
496,565d90950218,add2q_l,L1: The message is added to the processing queue from the core,0,17624,cycle
496,565d90950218,msgProc,L1: message is taken from the L1's processing queue to be processed,0,17624,cycle
496,565d90950218,hitActn,L1: request is a hit,0,17624,cycle
497,565d90950220,add2q_l,L1: The message is added to the processing queue from the core,0,17626,cycle
497,565d90950220,msgProc,L1: message is taken from the L1's processing queue to be processed,0,17626,cycle
497,565d90950220,hitActn,L1: request is a hit,0,17626,cycle
498,565d90950228,add2q_l,L1: The message is added to the processing queue from the core,0,17628,cycle
498,565d90950228,msgProc,L1: message is taken from the L1's processing queue to be processed,0,17628,cycle
498,565d90950228,hitActn,L1: request is a hit,0,17628,cycle
499,565d90950230,add2q_l,L1: The message is added to the processing queue from the core,0,17630,cycle
499,565d90950230,msgProc,L1: message is taken from the L1's processing queue to be processed,0,17630,cycle
499,565d90950230,hitActn,L1: request is a hit,0,17630,cycle
500,565d90950238,add2q_l,L1: The message is added to the processing queue from the core,0,17632,cycle
500,565d90950238,msgProc,L1: message is taken from the L1's processing queue to be processed,0,17632,cycle
500,565d90950238,hitActn,L1: request is a hit,0,17632,cycle
501,565d90950240,add2q_l,L1: The message is added to the processing queue from the core,0,17634,cycle
501,565d90950240,Miss?  ,L1: Was the request a miss?,0,1,boolean
501,565d90950240,MSIredy,L1: Protocol determines message is now ready to be processed,0,17634,cycle
501,565d90950240,msgProc,L1: message is taken from the L1's processing queue to be processed,0,17634,cycle
501,565d90950240,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,17634,cycle
501,565d90950240,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,17635,cycle
501,565d90950240,add2q_u,L1 receives message from the bus,0,17636,cycle
501,565d90950240,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,17636,cycle
501,565d90950240,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
501,565d90950240,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,17636,cycle
501,565d90950240,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,17636,cycle
501,565d90950240,add_req,LLC miss -> LLC sends request to DRAM,LLC,17636,cycle
501,565d90950240,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,17893,cycle
501,565d90950240,respond,LLC sends response message to the requesting L1,LLC,17893,cycle
501,565d90950240,updaDat,LLC updates its data array,LLC,17893,cycle
501,565d90950240,wrCache,LLC: New data written to cache,LLC,17893,cycle
501,565d90950240,respond,LLC sends response message to the requesting L1,LLC,17894,cycle
501,565d90950240,add2q_u,L1 receives message from the bus,0,17898,cycle
501,565d90950240,respond,L1 responds to core,0,17898,cycle
501,565d90950240,updaDat,L1 attempts to update its data array,0,17898,cycle
501,565d90950240,wrCache,L1: New data written to cache,0,17898,cycle
502,565d90950248,add2q_l,L1: The message is added to the processing queue from the core,0,17900,cycle
502,565d90950248,msgProc,L1: message is taken from the L1's processing queue to be processed,0,17900,cycle
502,565d90950248,hitActn,L1: request is a hit,0,17900,cycle
503,565d90950250,add2q_l,L1: The message is added to the processing queue from the core,0,17902,cycle
503,565d90950250,msgProc,L1: message is taken from the L1's processing queue to be processed,0,17902,cycle
503,565d90950250,hitActn,L1: request is a hit,0,17902,cycle
504,565d90950258,add2q_l,L1: The message is added to the processing queue from the core,0,17904,cycle
504,565d90950258,msgProc,L1: message is taken from the L1's processing queue to be processed,0,17904,cycle
504,565d90950258,hitActn,L1: request is a hit,0,17904,cycle
505,565d90950260,add2q_l,L1: The message is added to the processing queue from the core,0,17906,cycle
505,565d90950260,msgProc,L1: message is taken from the L1's processing queue to be processed,0,17906,cycle
505,565d90950260,hitActn,L1: request is a hit,0,17906,cycle
506,565d90950268,add2q_l,L1: The message is added to the processing queue from the core,0,17908,cycle
506,565d90950268,msgProc,L1: message is taken from the L1's processing queue to be processed,0,17908,cycle
506,565d90950268,hitActn,L1: request is a hit,0,17908,cycle
507,565d90950270,add2q_l,L1: The message is added to the processing queue from the core,0,17910,cycle
507,565d90950270,msgProc,L1: message is taken from the L1's processing queue to be processed,0,17910,cycle
507,565d90950270,hitActn,L1: request is a hit,0,17910,cycle
508,565d90950278,add2q_l,L1: The message is added to the processing queue from the core,0,17912,cycle
508,565d90950278,msgProc,L1: message is taken from the L1's processing queue to be processed,0,17912,cycle
508,565d90950278,hitActn,L1: request is a hit,0,17912,cycle
509,565d90950280,add2q_l,L1: The message is added to the processing queue from the core,0,17914,cycle
509,565d90950280,Miss?  ,L1: Was the request a miss?,0,1,boolean
509,565d90950280,MSIredy,L1: Protocol determines message is now ready to be processed,0,17914,cycle
509,565d90950280,msgProc,L1: message is taken from the L1's processing queue to be processed,0,17914,cycle
509,565d90950280,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,17914,cycle
509,565d90950280,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,17915,cycle
509,565d90950280,add2q_u,L1 receives message from the bus,0,17916,cycle
509,565d90950280,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,17916,cycle
509,565d90950280,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
509,565d90950280,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,17916,cycle
509,565d90950280,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,17916,cycle
509,565d90950280,add_req,LLC miss -> LLC sends request to DRAM,LLC,17916,cycle
509,565d90950280,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,18173,cycle
509,565d90950280,respond,LLC sends response message to the requesting L1,LLC,18173,cycle
509,565d90950280,updaDat,LLC updates its data array,LLC,18173,cycle
509,565d90950280,wrCache,LLC: New data written to cache,LLC,18173,cycle
509,565d90950280,respond,LLC sends response message to the requesting L1,LLC,18174,cycle
509,565d90950280,add2q_u,L1 receives message from the bus,0,18178,cycle
509,565d90950280,respond,L1 responds to core,0,18178,cycle
509,565d90950280,updaDat,L1 attempts to update its data array,0,18178,cycle
509,565d90950280,wrCache,L1: New data written to cache,0,18178,cycle
510,565d90950288,add2q_l,L1: The message is added to the processing queue from the core,0,18180,cycle
510,565d90950288,msgProc,L1: message is taken from the L1's processing queue to be processed,0,18180,cycle
510,565d90950288,hitActn,L1: request is a hit,0,18180,cycle
511,565d90950290,add2q_l,L1: The message is added to the processing queue from the core,0,18182,cycle
511,565d90950290,msgProc,L1: message is taken from the L1's processing queue to be processed,0,18182,cycle
511,565d90950290,hitActn,L1: request is a hit,0,18182,cycle
512,565d90950298,add2q_l,L1: The message is added to the processing queue from the core,0,18184,cycle
512,565d90950298,msgProc,L1: message is taken from the L1's processing queue to be processed,0,18184,cycle
512,565d90950298,hitActn,L1: request is a hit,0,18184,cycle
513,7fffc364a5e8,add2q_l,L1: The message is added to the processing queue from the core,0,18186,cycle
513,7fffc364a5e8,Miss?  ,L1: Was the request a miss?,0,1,boolean
513,7fffc364a5e8,MSIredy,L1: Protocol determines message is now ready to be processed,0,18186,cycle
513,7fffc364a5e8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,18186,cycle
513,7fffc364a5e8,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,18186,cycle
513,7fffc364a5e8,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,18187,cycle
513,7fffc364a5e8,add2q_u,L1 receives message from the bus,0,18188,cycle
513,7fffc364a5e8,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,18188,cycle
513,7fffc364a5e8,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
513,7fffc364a5e8,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,18188,cycle
513,7fffc364a5e8,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,18188,cycle
513,7fffc364a5e8,add_req,LLC miss -> LLC sends request to DRAM,LLC,18188,cycle
513,7fffc364a5e8,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,18445,cycle
513,7fffc364a5e8,respond,LLC sends response message to the requesting L1,LLC,18445,cycle
513,7fffc364a5e8,updaDat,LLC updates its data array,LLC,18445,cycle
513,7fffc364a5e8,wrCache,LLC: New data written to cache,LLC,18445,cycle
513,7fffc364a5e8,respond,LLC sends response message to the requesting L1,LLC,18446,cycle
513,7fffc364a5e8,add2q_u,L1 receives message from the bus,0,18450,cycle
513,7fffc364a5e8,respond,L1 responds to core,0,18450,cycle
513,7fffc364a5e8,updaDat,L1 attempts to update its data array,0,18450,cycle
513,7fffc364a5e8,wrCache,L1: New data written to cache,0,18450,cycle
