# Reading pref.tcl
# ERROR: No extended dataflow license exists
# do porta_OR_3X1_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/foxpc/Documents/Disciplinas falcudade/2020/Sistemas Digitais/Quartus/Porta OR 3x1/porta_OR_3X1.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:55:35 on May 06,2021
# vcom -reportprogress 300 -93 -work work C:/Users/foxpc/Documents/Disciplinas falcudade/2020/Sistemas Digitais/Quartus/Porta OR 3x1/porta_OR_3X1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity porta_OR_3X1
# -- Compiling architecture comport_porta_OR_3X1 of porta_OR_3X1
# End time: 21:55:36 on May 06,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
vcom -reportprogress 300 -work work {C:/Users/foxpc/Documents/Disciplinas falcudade/2020/Sistemas Digitais/Quartus/Porta OR 3x1/teste_bench_porta_OR_3X1.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:56:00 on May 06,2021
# vcom -reportprogress 300 -work work C:/Users/foxpc/Documents/Disciplinas falcudade/2020/Sistemas Digitais/Quartus/Porta OR 3x1/teste_bench_porta_OR_3X1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity teste_bench_porta_OR_3X1
# -- Compiling architecture funcionamento_porta_OR_3X1 of teste_bench_porta_OR_3X1
# End time: 21:56:00 on May 06,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -gui -l msim_transcript work.teste_bench_porta_or_3x1
# vsim -gui -l msim_transcript work.teste_bench_porta_or_3x1 
# Start time: 21:56:16 on May 06,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.teste_bench_porta_or_3x1(funcionamento_porta_or_3x1)
# Loading work.porta_or_3x1(comport_porta_or_3x1)
add wave -position insertpoint  \
sim:/teste_bench_porta_or_3x1/w_tb \
sim:/teste_bench_porta_or_3x1/x_tb \
sim:/teste_bench_porta_or_3x1/y_tb \
sim:/teste_bench_porta_or_3x1/z_tb
run
run
run
run
run
run
run
run
# End time: 01:12:58 on May 07,2021, Elapsed time: 3:16:42
# Errors: 0, Warnings: 0
