$date
  Mon Feb 26 16:06:55 2024
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module or_4bit_tb $end
$var reg 4 ! a[3:0] $end
$var reg 1 " b $end
$scope module uut $end
$var reg 4 # a[3:0] $end
$var reg 1 $ b $end
$var reg 1 % output1 $end
$var reg 1 & output2 $end
$scope module or1 $end
$var reg 1 ' a $end
$var reg 1 ( b $end
$var reg 1 ) c $end
$upscope $end
$scope module or2 $end
$var reg 1 * a $end
$var reg 1 + b $end
$var reg 1 , c $end
$upscope $end
$scope module or3 $end
$var reg 1 - a $end
$var reg 1 . b $end
$var reg 1 / c $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
b0000 !
0"
b0000 #
0$
0%
0&
0'
0(
0)
0*
0+
0,
0-
0.
0/
#20000000
b1000 !
1"
b1000 #
1$
1&
1+
1,
1.
1/
#40000000
b0010 !
b0010 #
1%
0&
1(
1)
0+
0,
1-
0.
#60000000
b0100 !
b0100 #
0%
1&
0(
0)
1*
1,
0-
1.
#80000000
#180000000
