<dec f='llvm/build/lib/Target/X86/X86GenInstrInfo.inc' l='313' type='298'/>
<use f='llvm/llvm/lib/Target/X86/X86InstrInfo.cpp' l='762' c='_ZL17isFrameLoadOpcodeiRj'/>
<use f='llvm/llvm/lib/Target/X86/X86InstrInfo.cpp' l='1081' c='_ZNK4llvm12X86InstrInfo33isReallyTriviallyReMaterializableERKNS_12MachineInstrEPNS_9AAResultsE'/>
<use f='llvm/llvm/lib/Target/X86/X86InstrInfo.cpp' l='3652' u='r' c='_ZL21getLoadStoreRegOpcodeN4llvm8RegisterEPKNS_19TargetRegisterClassEbRKNS_12X86SubtargetEb'/>
<use f='llvm/llvm/lib/Target/X86/X86InstrInfo.cpp' l='4776' c='_ZNK4llvm12X86InstrInfo18expandPostRAPseudoERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/X86/X86InstrInfo.cpp' l='6603' c='_ZNK4llvm12X86InstrInfo23areLoadsFromSameBasePtrEPNS_6SDNodeES2_RlS3_'/>
<use f='llvm/llvm/lib/Target/X86/X86InstrInfo.cpp' l='6686' c='_ZNK4llvm12X86InstrInfo23areLoadsFromSameBasePtrEPNS_6SDNodeES2_RlS3_'/>
<use f='llvm/llvm/lib/Target/X86/X86InstructionSelector.cpp' l='459' u='r' c='_ZNK12_GLOBAL__N_122X86InstructionSelector14getLoadStoreOpERKN4llvm3LLTERKNS1_12RegisterBankEjNS1_5AlignE'/>
