ckid0_0:@|S:clk@|E:UART_TX_INST.r_SM_Main[2]@|F:@syn_dgcc_clockid0_0==1@|M:ClockId_0_0
