{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1488056644903 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1488056644912 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 25 15:04:04 2017 " "Processing started: Sat Feb 25 15:04:04 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1488056644912 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488056644912 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ButtonTest -c ButtonTest " "Command: quartus_map --read_settings_files=on --write_settings_files=off ButtonTest -c ButtonTest" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488056644912 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1488056645490 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1488056645491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/alamin/documents/add/modelsim/lab1_ahmed_a/sevensegdisplay.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/alamin/documents/add/modelsim/lab1_ahmed_a/sevensegdisplay.v" { { "Info" "ISGN_ENTITY_NAME" "1 SevenSegDisplay " "Found entity 1: SevenSegDisplay" {  } { { "../../ModelSim/Lab1_Ahmed_A/SevenSegDisplay.v" "" { Text "C:/Users/Alamin/Documents/ADD/ModelSim/Lab1_Ahmed_A/SevenSegDisplay.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488056662449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488056662449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/alamin/documents/add/modelsim/buttontest/checkbutton.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/alamin/documents/add/modelsim/buttontest/checkbutton.v" { { "Info" "ISGN_ENTITY_NAME" "1 CheckButton " "Found entity 1: CheckButton" {  } { { "../../ModelSim/ButtonTest/CheckButton.v" "" { Text "C:/Users/Alamin/Documents/ADD/ModelSim/ButtonTest/CheckButton.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488056662451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488056662451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/alamin/documents/add/modelsim/buttontest/buttontest.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/alamin/documents/add/modelsim/buttontest/buttontest.v" { { "Info" "ISGN_ENTITY_NAME" "1 ButtonTest " "Found entity 1: ButtonTest" {  } { { "../../ModelSim/ButtonTest/ButtonTest.v" "" { Text "C:/Users/Alamin/Documents/ADD/ModelSim/ButtonTest/ButtonTest.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488056662457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488056662457 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "CheckButton.v(7) " "Verilog HDL Instantiation warning at CheckButton.v(7): instance has no name" {  } { { "../../ModelSim/ButtonTest/CheckButton.v" "" { Text "C:/Users/Alamin/Documents/ADD/ModelSim/ButtonTest/CheckButton.v" 7 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1488056662458 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "ButtonTest.v(5) " "Verilog HDL Instantiation warning at ButtonTest.v(5): instance has no name" {  } { { "../../ModelSim/ButtonTest/ButtonTest.v" "" { Text "C:/Users/Alamin/Documents/ADD/ModelSim/ButtonTest/ButtonTest.v" 5 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1488056662458 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ButtonTest " "Elaborating entity \"ButtonTest\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1488056662506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CheckButton CheckButton:comb_3 " "Elaborating entity \"CheckButton\" for hierarchy \"CheckButton:comb_3\"" {  } { { "../../ModelSim/ButtonTest/ButtonTest.v" "comb_3" { Text "C:/Users/Alamin/Documents/ADD/ModelSim/ButtonTest/ButtonTest.v" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488056662508 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp CheckButton.v(10) " "Verilog HDL Always Construct warning at CheckButton.v(10): variable \"temp\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../ModelSim/ButtonTest/CheckButton.v" "" { Text "C:/Users/Alamin/Documents/ADD/ModelSim/ButtonTest/CheckButton.v" 10 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1488056662509 "|ButtonTest|CheckButton:comb_3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "temp CheckButton.v(8) " "Verilog HDL Always Construct warning at CheckButton.v(8): inferring latch(es) for variable \"temp\", which holds its previous value in one or more paths through the always construct" {  } { { "../../ModelSim/ButtonTest/CheckButton.v" "" { Text "C:/Users/Alamin/Documents/ADD/ModelSim/ButtonTest/CheckButton.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1488056662509 "|ButtonTest|CheckButton:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\] CheckButton.v(9) " "Inferred latch for \"temp\[0\]\" at CheckButton.v(9)" {  } { { "../../ModelSim/ButtonTest/CheckButton.v" "" { Text "C:/Users/Alamin/Documents/ADD/ModelSim/ButtonTest/CheckButton.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1488056662510 "|ButtonTest|CheckButton:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\] CheckButton.v(9) " "Inferred latch for \"temp\[1\]\" at CheckButton.v(9)" {  } { { "../../ModelSim/ButtonTest/CheckButton.v" "" { Text "C:/Users/Alamin/Documents/ADD/ModelSim/ButtonTest/CheckButton.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1488056662510 "|ButtonTest|CheckButton:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\] CheckButton.v(9) " "Inferred latch for \"temp\[2\]\" at CheckButton.v(9)" {  } { { "../../ModelSim/ButtonTest/CheckButton.v" "" { Text "C:/Users/Alamin/Documents/ADD/ModelSim/ButtonTest/CheckButton.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1488056662510 "|ButtonTest|CheckButton:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\] CheckButton.v(9) " "Inferred latch for \"temp\[3\]\" at CheckButton.v(9)" {  } { { "../../ModelSim/ButtonTest/CheckButton.v" "" { Text "C:/Users/Alamin/Documents/ADD/ModelSim/ButtonTest/CheckButton.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1488056662510 "|ButtonTest|CheckButton:comb_3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevenSegDisplay CheckButton:comb_3\|SevenSegDisplay:comb_3 " "Elaborating entity \"SevenSegDisplay\" for hierarchy \"CheckButton:comb_3\|SevenSegDisplay:comb_3\"" {  } { { "../../ModelSim/ButtonTest/CheckButton.v" "comb_3" { Text "C:/Users/Alamin/Documents/ADD/ModelSim/ButtonTest/CheckButton.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488056662529 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1488056663368 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1488056664085 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488056664085 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "22 " "Implemented 22 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1488056664157 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1488056664157 ""} { "Info" "ICUT_CUT_TM_LCELLS" "14 " "Implemented 14 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1488056664157 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1488056664157 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "640 " "Peak virtual memory: 640 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1488056664215 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 25 15:04:24 2017 " "Processing ended: Sat Feb 25 15:04:24 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1488056664215 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1488056664215 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:42 " "Total CPU time (on all processors): 00:00:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1488056664215 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1488056664215 ""}
