Analysis & Synthesis report for vgavisual
Wed Mar 15 13:00:26 2023
Quartus Prime Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |vgavisual|vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|vga_system_nios2_gen2_0_cpu_nios2_oci:the_vga_system_nios2_gen2_0_cpu_nios2_oci|vga_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_system_nios2_gen2_0_cpu_debug_slave_wrapper|vga_system_nios2_gen2_0_cpu_debug_slave_tck:the_vga_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize
 11. State Machine - |vgavisual|vga_system:u0|vga_system_new_sdram_controller_0:new_sdram_controller_0|m_next
 12. State Machine - |vgavisual|vga_system:u0|vga_system_new_sdram_controller_0:new_sdram_controller_0|m_state
 13. State Machine - |vgavisual|vga_system:u0|vga_system_new_sdram_controller_0:new_sdram_controller_0|i_next
 14. State Machine - |vgavisual|vga_system:u0|vga_system_new_sdram_controller_0:new_sdram_controller_0|i_state
 15. Registers Protected by Synthesis
 16. Registers Removed During Synthesis
 17. Removed Registers Triggering Further Register Optimizations
 18. General Register Statistics
 19. Inverted Register Statistics
 20. Registers Packed Into Inferred Megafunctions
 21. Multiplexer Restructuring Statistics (Restructuring Performed)
 22. Source assignments for vga_system:u0|vga_system_jtag_uart_0:jtag_uart_0|vga_system_jtag_uart_0_scfifo_w:the_vga_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram
 23. Source assignments for vga_system:u0|vga_system_jtag_uart_0:jtag_uart_0|vga_system_jtag_uart_0_scfifo_r:the_vga_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram
 24. Source assignments for vga_system:u0|vga_system_new_sdram_controller_0:new_sdram_controller_0
 25. Source assignments for vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|vga_system_nios2_gen2_0_cpu_register_bank_a_module:vga_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated
 26. Source assignments for vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|vga_system_nios2_gen2_0_cpu_register_bank_b_module:vga_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated
 27. Source assignments for vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|vga_system_nios2_gen2_0_cpu_nios2_oci:the_vga_system_nios2_gen2_0_cpu_nios2_oci|vga_system_nios2_gen2_0_cpu_nios2_oci_debug:the_vga_system_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 28. Source assignments for vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|vga_system_nios2_gen2_0_cpu_nios2_oci:the_vga_system_nios2_gen2_0_cpu_nios2_oci|vga_system_nios2_gen2_0_cpu_nios2_ocimem:the_vga_system_nios2_gen2_0_cpu_nios2_ocimem|vga_system_nios2_gen2_0_cpu_ociram_sp_ram_module:vga_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated
 29. Source assignments for vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|vga_system_nios2_gen2_0_cpu_nios2_oci:the_vga_system_nios2_gen2_0_cpu_nios2_oci|vga_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_system_nios2_gen2_0_cpu_debug_slave_wrapper|vga_system_nios2_gen2_0_cpu_debug_slave_tck:the_vga_system_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 30. Source assignments for vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|vga_system_nios2_gen2_0_cpu_nios2_oci:the_vga_system_nios2_gen2_0_cpu_nios2_oci|vga_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_system_nios2_gen2_0_cpu_debug_slave_wrapper|vga_system_nios2_gen2_0_cpu_debug_slave_tck:the_vga_system_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 31. Source assignments for vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|vga_system_nios2_gen2_0_cpu_nios2_oci:the_vga_system_nios2_gen2_0_cpu_nios2_oci|vga_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_system_nios2_gen2_0_cpu_debug_slave_wrapper|vga_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_vga_system_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 32. Source assignments for vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|vga_system_nios2_gen2_0_cpu_nios2_oci:the_vga_system_nios2_gen2_0_cpu_nios2_oci|vga_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_system_nios2_gen2_0_cpu_debug_slave_wrapper|vga_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_vga_system_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 33. Source assignments for vga_system:u0|vga_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2qn1:auto_generated
 34. Source assignments for vga_system:u0|vga_integrate:vga_integrate_0|vga_adapter:vga|altsyncram:VideoMemory|altsyncram_m6k1:auto_generated
 35. Source assignments for vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|vga_system_mm_interconnect_0_cmd_demux:cmd_demux
 36. Source assignments for vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|vga_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001
 37. Source assignments for vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|vga_system_mm_interconnect_0_rsp_demux:rsp_demux
 38. Source assignments for vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|vga_system_mm_interconnect_0_rsp_demux_001:rsp_demux_001
 39. Source assignments for vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|vga_system_mm_interconnect_0_rsp_demux:rsp_demux_002
 40. Source assignments for vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|vga_system_mm_interconnect_0_rsp_demux_001:rsp_demux_003
 41. Source assignments for vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|vga_system_mm_interconnect_0_rsp_demux:rsp_demux_004
 42. Source assignments for vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|vga_system_mm_interconnect_0_rsp_demux_001:rsp_demux_005
 43. Source assignments for vga_system:u0|altera_reset_controller:rst_controller
 44. Source assignments for vga_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 45. Source assignments for vga_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 46. Source assignments for vga_system:u0|altera_reset_controller:rst_controller_001
 47. Source assignments for vga_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 48. Source assignments for vga_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
 49. Source assignments for vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated
 50. Parameter Settings for User Entity Instance: vga_system:u0|vga_system_jtag_uart_0:jtag_uart_0|vga_system_jtag_uart_0_scfifo_w:the_vga_system_jtag_uart_0_scfifo_w|scfifo:wfifo
 51. Parameter Settings for User Entity Instance: vga_system:u0|vga_system_jtag_uart_0:jtag_uart_0|vga_system_jtag_uart_0_scfifo_r:the_vga_system_jtag_uart_0_scfifo_r|scfifo:rfifo
 52. Parameter Settings for User Entity Instance: vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|vga_system_nios2_gen2_0_cpu_register_bank_a_module:vga_system_nios2_gen2_0_cpu_register_bank_a
 53. Parameter Settings for User Entity Instance: vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|vga_system_nios2_gen2_0_cpu_register_bank_a_module:vga_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram
 54. Parameter Settings for User Entity Instance: vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|vga_system_nios2_gen2_0_cpu_register_bank_b_module:vga_system_nios2_gen2_0_cpu_register_bank_b
 55. Parameter Settings for User Entity Instance: vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|vga_system_nios2_gen2_0_cpu_register_bank_b_module:vga_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram
 56. Parameter Settings for User Entity Instance: vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|vga_system_nios2_gen2_0_cpu_nios2_oci:the_vga_system_nios2_gen2_0_cpu_nios2_oci|vga_system_nios2_gen2_0_cpu_nios2_oci_debug:the_vga_system_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 57. Parameter Settings for User Entity Instance: vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|vga_system_nios2_gen2_0_cpu_nios2_oci:the_vga_system_nios2_gen2_0_cpu_nios2_oci|vga_system_nios2_gen2_0_cpu_nios2_ocimem:the_vga_system_nios2_gen2_0_cpu_nios2_ocimem|vga_system_nios2_gen2_0_cpu_ociram_sp_ram_module:vga_system_nios2_gen2_0_cpu_ociram_sp_ram
 58. Parameter Settings for User Entity Instance: vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|vga_system_nios2_gen2_0_cpu_nios2_oci:the_vga_system_nios2_gen2_0_cpu_nios2_oci|vga_system_nios2_gen2_0_cpu_nios2_ocimem:the_vga_system_nios2_gen2_0_cpu_nios2_ocimem|vga_system_nios2_gen2_0_cpu_ociram_sp_ram_module:vga_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram
 59. Parameter Settings for User Entity Instance: vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|vga_system_nios2_gen2_0_cpu_nios2_oci:the_vga_system_nios2_gen2_0_cpu_nios2_oci|vga_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_system_nios2_gen2_0_cpu_debug_slave_wrapper|vga_system_nios2_gen2_0_cpu_debug_slave_tck:the_vga_system_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 60. Parameter Settings for User Entity Instance: vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|vga_system_nios2_gen2_0_cpu_nios2_oci:the_vga_system_nios2_gen2_0_cpu_nios2_oci|vga_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_system_nios2_gen2_0_cpu_debug_slave_wrapper|vga_system_nios2_gen2_0_cpu_debug_slave_tck:the_vga_system_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 61. Parameter Settings for User Entity Instance: vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|vga_system_nios2_gen2_0_cpu_nios2_oci:the_vga_system_nios2_gen2_0_cpu_nios2_oci|vga_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_system_nios2_gen2_0_cpu_debug_slave_wrapper|vga_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_vga_system_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 62. Parameter Settings for User Entity Instance: vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|vga_system_nios2_gen2_0_cpu_nios2_oci:the_vga_system_nios2_gen2_0_cpu_nios2_oci|vga_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_system_nios2_gen2_0_cpu_debug_slave_wrapper|vga_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_vga_system_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 63. Parameter Settings for User Entity Instance: vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|vga_system_nios2_gen2_0_cpu_nios2_oci:the_vga_system_nios2_gen2_0_cpu_nios2_oci|vga_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_system_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:vga_system_nios2_gen2_0_cpu_debug_slave_phy
 64. Parameter Settings for User Entity Instance: vga_system:u0|vga_system_onchip_memory2_0:onchip_memory2_0
 65. Parameter Settings for User Entity Instance: vga_system:u0|vga_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram
 66. Parameter Settings for User Entity Instance: vga_system:u0|vga_system_pll_0:pll_0|altera_pll:altera_pll_i
 67. Parameter Settings for User Entity Instance: vga_system:u0|vga_integrate:vga_integrate_0|vga_adapter:vga
 68. Parameter Settings for User Entity Instance: vga_system:u0|vga_integrate:vga_integrate_0|vga_adapter:vga|vga_address_translator:user_input_translator
 69. Parameter Settings for User Entity Instance: vga_system:u0|vga_integrate:vga_integrate_0|vga_adapter:vga|altsyncram:VideoMemory
 70. Parameter Settings for User Entity Instance: vga_system:u0|vga_integrate:vga_integrate_0|vga_adapter:vga|vga_pll:mypll|altpll:altpll_component
 71. Parameter Settings for User Entity Instance: vga_system:u0|vga_integrate:vga_integrate_0|vga_adapter:vga|vga_controller:controller
 72. Parameter Settings for User Entity Instance: vga_system:u0|vga_integrate:vga_integrate_0|vga_adapter:vga|vga_controller:controller|vga_address_translator:controller_translator
 73. Parameter Settings for User Entity Instance: vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator
 74. Parameter Settings for User Entity Instance: vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator
 75. Parameter Settings for User Entity Instance: vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator
 76. Parameter Settings for User Entity Instance: vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_integrate_0_avalon_slave_0_translator
 77. Parameter Settings for User Entity Instance: vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator
 78. Parameter Settings for User Entity Instance: vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:new_sdram_controller_0_s1_translator
 79. Parameter Settings for User Entity Instance: vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator
 80. Parameter Settings for User Entity Instance: vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator
 81. Parameter Settings for User Entity Instance: vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent
 82. Parameter Settings for User Entity Instance: vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent
 83. Parameter Settings for User Entity Instance: vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent
 84. Parameter Settings for User Entity Instance: vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor
 85. Parameter Settings for User Entity Instance: vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo
 86. Parameter Settings for User Entity Instance: vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_integrate_0_avalon_slave_0_agent
 87. Parameter Settings for User Entity Instance: vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_integrate_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
 88. Parameter Settings for User Entity Instance: vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_integrate_0_avalon_slave_0_agent_rsp_fifo
 89. Parameter Settings for User Entity Instance: vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent
 90. Parameter Settings for User Entity Instance: vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor
 91. Parameter Settings for User Entity Instance: vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo
 92. Parameter Settings for User Entity Instance: vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent
 93. Parameter Settings for User Entity Instance: vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 94. Parameter Settings for User Entity Instance: vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo
 95. Parameter Settings for User Entity Instance: vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo
 96. Parameter Settings for User Entity Instance: vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent
 97. Parameter Settings for User Entity Instance: vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 98. Parameter Settings for User Entity Instance: vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo
 99. Parameter Settings for User Entity Instance: vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent
100. Parameter Settings for User Entity Instance: vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
101. Parameter Settings for User Entity Instance: vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo
102. Parameter Settings for User Entity Instance: vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|vga_system_mm_interconnect_0_router:router|vga_system_mm_interconnect_0_router_default_decode:the_default_decode
103. Parameter Settings for User Entity Instance: vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|vga_system_mm_interconnect_0_router_001:router_001|vga_system_mm_interconnect_0_router_001_default_decode:the_default_decode
104. Parameter Settings for User Entity Instance: vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|vga_system_mm_interconnect_0_router_002:router_002|vga_system_mm_interconnect_0_router_002_default_decode:the_default_decode
105. Parameter Settings for User Entity Instance: vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|vga_system_mm_interconnect_0_router_003:router_003|vga_system_mm_interconnect_0_router_003_default_decode:the_default_decode
106. Parameter Settings for User Entity Instance: vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|vga_system_mm_interconnect_0_router_002:router_004|vga_system_mm_interconnect_0_router_002_default_decode:the_default_decode
107. Parameter Settings for User Entity Instance: vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|vga_system_mm_interconnect_0_router_005:router_005|vga_system_mm_interconnect_0_router_005_default_decode:the_default_decode
108. Parameter Settings for User Entity Instance: vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|vga_system_mm_interconnect_0_router_002:router_006|vga_system_mm_interconnect_0_router_002_default_decode:the_default_decode
109. Parameter Settings for User Entity Instance: vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|vga_system_mm_interconnect_0_router_003:router_007|vga_system_mm_interconnect_0_router_003_default_decode:the_default_decode
110. Parameter Settings for User Entity Instance: vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter
111. Parameter Settings for User Entity Instance: vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter
112. Parameter Settings for User Entity Instance: vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|vga_system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb
113. Parameter Settings for User Entity Instance: vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|vga_system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
114. Parameter Settings for User Entity Instance: vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|vga_system_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb
115. Parameter Settings for User Entity Instance: vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|vga_system_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
116. Parameter Settings for User Entity Instance: vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|vga_system_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb
117. Parameter Settings for User Entity Instance: vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|vga_system_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
118. Parameter Settings for User Entity Instance: vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|vga_system_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
119. Parameter Settings for User Entity Instance: vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|vga_system_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
120. Parameter Settings for User Entity Instance: vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|vga_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb
121. Parameter Settings for User Entity Instance: vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|vga_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
122. Parameter Settings for User Entity Instance: vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter
123. Parameter Settings for User Entity Instance: vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor
124. Parameter Settings for User Entity Instance: vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter
125. Parameter Settings for User Entity Instance: vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|vga_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
126. Parameter Settings for User Entity Instance: vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|vga_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001
127. Parameter Settings for User Entity Instance: vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|vga_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002
128. Parameter Settings for User Entity Instance: vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|vga_system_mm_interconnect_0_avalon_st_adapter_003:avalon_st_adapter_003
129. Parameter Settings for User Entity Instance: vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|vga_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004
130. Parameter Settings for User Entity Instance: vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|vga_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005
131. Parameter Settings for User Entity Instance: vga_system:u0|altera_reset_controller:rst_controller
132. Parameter Settings for User Entity Instance: vga_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
133. Parameter Settings for User Entity Instance: vga_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
134. Parameter Settings for User Entity Instance: vga_system:u0|altera_reset_controller:rst_controller_001
135. Parameter Settings for User Entity Instance: vga_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
136. Parameter Settings for User Entity Instance: vga_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
137. Parameter Settings for Inferred Entity Instance: vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|altsyncram:mem_rtl_0
138. scfifo Parameter Settings by Entity Instance
139. altsyncram Parameter Settings by Entity Instance
140. altpll Parameter Settings by Entity Instance
141. Port Connectivity Checks: "vga_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1"
142. Port Connectivity Checks: "vga_system:u0|altera_reset_controller:rst_controller_001"
143. Port Connectivity Checks: "vga_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
144. Port Connectivity Checks: "vga_system:u0|altera_reset_controller:rst_controller"
145. Port Connectivity Checks: "vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter"
146. Port Connectivity Checks: "vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor"
147. Port Connectivity Checks: "vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter"
148. Port Connectivity Checks: "vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|vga_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
149. Port Connectivity Checks: "vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|vga_system_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
150. Port Connectivity Checks: "vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|vga_system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
151. Port Connectivity Checks: "vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|vga_system_mm_interconnect_0_router_005:router_005|vga_system_mm_interconnect_0_router_005_default_decode:the_default_decode"
152. Port Connectivity Checks: "vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|vga_system_mm_interconnect_0_router_003:router_003|vga_system_mm_interconnect_0_router_003_default_decode:the_default_decode"
153. Port Connectivity Checks: "vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|vga_system_mm_interconnect_0_router_002:router_002|vga_system_mm_interconnect_0_router_002_default_decode:the_default_decode"
154. Port Connectivity Checks: "vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|vga_system_mm_interconnect_0_router_001:router_001|vga_system_mm_interconnect_0_router_001_default_decode:the_default_decode"
155. Port Connectivity Checks: "vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|vga_system_mm_interconnect_0_router:router|vga_system_mm_interconnect_0_router_default_decode:the_default_decode"
156. Port Connectivity Checks: "vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo"
157. Port Connectivity Checks: "vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent"
158. Port Connectivity Checks: "vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo"
159. Port Connectivity Checks: "vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent"
160. Port Connectivity Checks: "vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo"
161. Port Connectivity Checks: "vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo"
162. Port Connectivity Checks: "vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent"
163. Port Connectivity Checks: "vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo"
164. Port Connectivity Checks: "vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent"
165. Port Connectivity Checks: "vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_integrate_0_avalon_slave_0_agent_rsp_fifo"
166. Port Connectivity Checks: "vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_integrate_0_avalon_slave_0_agent"
167. Port Connectivity Checks: "vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
168. Port Connectivity Checks: "vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent"
169. Port Connectivity Checks: "vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent"
170. Port Connectivity Checks: "vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent"
171. Port Connectivity Checks: "vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator"
172. Port Connectivity Checks: "vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator"
173. Port Connectivity Checks: "vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:new_sdram_controller_0_s1_translator"
174. Port Connectivity Checks: "vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator"
175. Port Connectivity Checks: "vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_integrate_0_avalon_slave_0_translator"
176. Port Connectivity Checks: "vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"
177. Port Connectivity Checks: "vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator"
178. Port Connectivity Checks: "vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator"
179. Port Connectivity Checks: "vga_system:u0|vga_integrate:vga_integrate_0|vga_adapter:vga"
180. Port Connectivity Checks: "vga_system:u0|vga_system_pll_0:pll_0|altera_pll:altera_pll_i"
181. Port Connectivity Checks: "vga_system:u0|vga_system_onchip_memory2_0:onchip_memory2_0"
182. Port Connectivity Checks: "vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|vga_system_nios2_gen2_0_cpu_nios2_oci:the_vga_system_nios2_gen2_0_cpu_nios2_oci|vga_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_system_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:vga_system_nios2_gen2_0_cpu_debug_slave_phy"
183. Port Connectivity Checks: "vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|vga_system_nios2_gen2_0_cpu_nios2_oci:the_vga_system_nios2_gen2_0_cpu_nios2_oci|vga_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_system_nios2_gen2_0_cpu_debug_slave_wrapper|vga_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_vga_system_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4"
184. Port Connectivity Checks: "vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|vga_system_nios2_gen2_0_cpu_nios2_oci:the_vga_system_nios2_gen2_0_cpu_nios2_oci|vga_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_system_nios2_gen2_0_cpu_debug_slave_wrapper|vga_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_vga_system_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3"
185. Port Connectivity Checks: "vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|vga_system_nios2_gen2_0_cpu_nios2_oci:the_vga_system_nios2_gen2_0_cpu_nios2_oci|vga_system_nios2_gen2_0_cpu_nios2_oci_pib:the_vga_system_nios2_gen2_0_cpu_nios2_oci_pib"
186. Port Connectivity Checks: "vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|vga_system_nios2_gen2_0_cpu_nios2_oci:the_vga_system_nios2_gen2_0_cpu_nios2_oci|vga_system_nios2_gen2_0_cpu_nios2_oci_fifo:the_vga_system_nios2_gen2_0_cpu_nios2_oci_fifo|vga_system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_vga_system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc"
187. Port Connectivity Checks: "vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|vga_system_nios2_gen2_0_cpu_nios2_oci:the_vga_system_nios2_gen2_0_cpu_nios2_oci|vga_system_nios2_gen2_0_cpu_nios2_oci_dtrace:the_vga_system_nios2_gen2_0_cpu_nios2_oci_dtrace|vga_system_nios2_gen2_0_cpu_nios2_oci_td_mode:vga_system_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode"
188. Port Connectivity Checks: "vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|vga_system_nios2_gen2_0_cpu_nios2_oci:the_vga_system_nios2_gen2_0_cpu_nios2_oci|vga_system_nios2_gen2_0_cpu_nios2_oci_itrace:the_vga_system_nios2_gen2_0_cpu_nios2_oci_itrace"
189. Port Connectivity Checks: "vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|vga_system_nios2_gen2_0_cpu_nios2_oci:the_vga_system_nios2_gen2_0_cpu_nios2_oci|vga_system_nios2_gen2_0_cpu_nios2_oci_dbrk:the_vga_system_nios2_gen2_0_cpu_nios2_oci_dbrk"
190. Port Connectivity Checks: "vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|vga_system_nios2_gen2_0_cpu_nios2_oci:the_vga_system_nios2_gen2_0_cpu_nios2_oci|vga_system_nios2_gen2_0_cpu_nios2_oci_xbrk:the_vga_system_nios2_gen2_0_cpu_nios2_oci_xbrk"
191. Port Connectivity Checks: "vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|vga_system_nios2_gen2_0_cpu_nios2_oci:the_vga_system_nios2_gen2_0_cpu_nios2_oci|vga_system_nios2_gen2_0_cpu_nios2_oci_debug:the_vga_system_nios2_gen2_0_cpu_nios2_oci_debug"
192. Port Connectivity Checks: "vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|vga_system_nios2_gen2_0_cpu_nios2_oci:the_vga_system_nios2_gen2_0_cpu_nios2_oci"
193. Port Connectivity Checks: "vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|vga_system_nios2_gen2_0_cpu_test_bench:the_vga_system_nios2_gen2_0_cpu_test_bench"
194. Port Connectivity Checks: "vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0"
195. Port Connectivity Checks: "vga_system:u0|vga_system_new_sdram_controller_0:new_sdram_controller_0|vga_system_new_sdram_controller_0_input_efifo_module:the_vga_system_new_sdram_controller_0_input_efifo_module"
196. Port Connectivity Checks: "vga_system:u0|vga_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:vga_system_jtag_uart_0_alt_jtag_atlantic"
197. Port Connectivity Checks: "vga_system:u0|vga_system_jtag_uart_0:jtag_uart_0"
198. Post-Synthesis Netlist Statistics for Top Partition
199. Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub
200. Elapsed Time Per Partition
201. Analysis & Synthesis Messages
202. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Wed Mar 15 13:00:25 2023       ;
; Quartus Prime Version           ; 19.1.0 Build 670 09/22/2019 SJ Lite Edition ;
; Revision Name                   ; vgavisual                                   ;
; Top-level Entity Name           ; vgavisual                                   ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 1457                                        ;
; Total pins                      ; 91                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 2,223,744                                   ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 2                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; vgavisual          ; vgavisual          ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                                               ;
+-------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                                                      ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                                                  ; Library     ;
+-------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; vga_system/synthesis/vga_system.v                                                                     ; yes             ; User Verilog HDL File                        ; C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/vga_system.v                                                                     ; vga_system  ;
; vga_system/synthesis/submodules/altera_reset_controller.v                                             ; yes             ; User Verilog HDL File                        ; C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/altera_reset_controller.v                                             ; vga_system  ;
; vga_system/synthesis/submodules/altera_reset_synchronizer.v                                           ; yes             ; User Verilog HDL File                        ; C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/altera_reset_synchronizer.v                                           ; vga_system  ;
; vga_system/synthesis/submodules/vga_system_irq_mapper.sv                                              ; yes             ; User SystemVerilog HDL File                  ; C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/vga_system_irq_mapper.sv                                              ; vga_system  ;
; vga_system/synthesis/submodules/vga_system_mm_interconnect_0.v                                        ; yes             ; User Verilog HDL File                        ; C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/vga_system_mm_interconnect_0.v                                        ; vga_system  ;
; vga_system/synthesis/submodules/vga_system_mm_interconnect_0_avalon_st_adapter_003.v                  ; yes             ; User Verilog HDL File                        ; C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/vga_system_mm_interconnect_0_avalon_st_adapter_003.v                  ; vga_system  ;
; vga_system/synthesis/submodules/vga_system_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0.sv ; yes             ; User SystemVerilog HDL File                  ; C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/vga_system_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0.sv ; vga_system  ;
; vga_system/synthesis/submodules/vga_system_mm_interconnect_0_avalon_st_adapter.v                      ; yes             ; User Verilog HDL File                        ; C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/vga_system_mm_interconnect_0_avalon_st_adapter.v                      ; vga_system  ;
; vga_system/synthesis/submodules/vga_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv     ; yes             ; User SystemVerilog HDL File                  ; C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/vga_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv     ; vga_system  ;
; vga_system/synthesis/submodules/altera_merlin_width_adapter.sv                                        ; yes             ; User SystemVerilog HDL File                  ; C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/altera_merlin_width_adapter.sv                                        ; vga_system  ;
; vga_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv                                   ; yes             ; User SystemVerilog HDL File                  ; C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv                                   ; vga_system  ;
; vga_system/synthesis/submodules/vga_system_mm_interconnect_0_rsp_mux_001.sv                           ; yes             ; User SystemVerilog HDL File                  ; C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/vga_system_mm_interconnect_0_rsp_mux_001.sv                           ; vga_system  ;
; vga_system/synthesis/submodules/altera_merlin_arbitrator.sv                                           ; yes             ; User SystemVerilog HDL File                  ; C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/altera_merlin_arbitrator.sv                                           ; vga_system  ;
; vga_system/synthesis/submodules/vga_system_mm_interconnect_0_rsp_mux.sv                               ; yes             ; User SystemVerilog HDL File                  ; C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/vga_system_mm_interconnect_0_rsp_mux.sv                               ; vga_system  ;
; vga_system/synthesis/submodules/vga_system_mm_interconnect_0_rsp_demux_001.sv                         ; yes             ; User SystemVerilog HDL File                  ; C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/vga_system_mm_interconnect_0_rsp_demux_001.sv                         ; vga_system  ;
; vga_system/synthesis/submodules/vga_system_mm_interconnect_0_rsp_demux.sv                             ; yes             ; User SystemVerilog HDL File                  ; C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/vga_system_mm_interconnect_0_rsp_demux.sv                             ; vga_system  ;
; vga_system/synthesis/submodules/vga_system_mm_interconnect_0_cmd_mux_001.sv                           ; yes             ; User SystemVerilog HDL File                  ; C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/vga_system_mm_interconnect_0_cmd_mux_001.sv                           ; vga_system  ;
; vga_system/synthesis/submodules/vga_system_mm_interconnect_0_cmd_mux.sv                               ; yes             ; User SystemVerilog HDL File                  ; C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/vga_system_mm_interconnect_0_cmd_mux.sv                               ; vga_system  ;
; vga_system/synthesis/submodules/vga_system_mm_interconnect_0_cmd_demux_001.sv                         ; yes             ; User SystemVerilog HDL File                  ; C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/vga_system_mm_interconnect_0_cmd_demux_001.sv                         ; vga_system  ;
; vga_system/synthesis/submodules/vga_system_mm_interconnect_0_cmd_demux.sv                             ; yes             ; User SystemVerilog HDL File                  ; C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/vga_system_mm_interconnect_0_cmd_demux.sv                             ; vga_system  ;
; vga_system/synthesis/submodules/altera_merlin_burst_adapter.sv                                        ; yes             ; User SystemVerilog HDL File                  ; C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/altera_merlin_burst_adapter.sv                                        ; vga_system  ;
; vga_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv                                 ; yes             ; User SystemVerilog HDL File                  ; C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv                                 ; vga_system  ;
; vga_system/synthesis/submodules/vga_system_mm_interconnect_0_router_005.sv                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/vga_system_mm_interconnect_0_router_005.sv                            ; vga_system  ;
; vga_system/synthesis/submodules/vga_system_mm_interconnect_0_router_003.sv                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/vga_system_mm_interconnect_0_router_003.sv                            ; vga_system  ;
; vga_system/synthesis/submodules/vga_system_mm_interconnect_0_router_002.sv                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/vga_system_mm_interconnect_0_router_002.sv                            ; vga_system  ;
; vga_system/synthesis/submodules/vga_system_mm_interconnect_0_router_001.sv                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/vga_system_mm_interconnect_0_router_001.sv                            ; vga_system  ;
; vga_system/synthesis/submodules/vga_system_mm_interconnect_0_router.sv                                ; yes             ; User SystemVerilog HDL File                  ; C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/vga_system_mm_interconnect_0_router.sv                                ; vga_system  ;
; vga_system/synthesis/submodules/altera_avalon_sc_fifo.v                                               ; yes             ; User Verilog HDL File                        ; C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/altera_avalon_sc_fifo.v                                               ; vga_system  ;
; vga_system/synthesis/submodules/altera_merlin_slave_agent.sv                                          ; yes             ; User SystemVerilog HDL File                  ; C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/altera_merlin_slave_agent.sv                                          ; vga_system  ;
; vga_system/synthesis/submodules/altera_merlin_master_agent.sv                                         ; yes             ; User SystemVerilog HDL File                  ; C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/altera_merlin_master_agent.sv                                         ; vga_system  ;
; vga_system/synthesis/submodules/altera_merlin_slave_translator.sv                                     ; yes             ; User SystemVerilog HDL File                  ; C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/altera_merlin_slave_translator.sv                                     ; vga_system  ;
; vga_system/synthesis/submodules/altera_merlin_master_translator.sv                                    ; yes             ; User SystemVerilog HDL File                  ; C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/altera_merlin_master_translator.sv                                    ; vga_system  ;
; vga_system/synthesis/submodules/vga_integrate.sv                                                      ; yes             ; User SystemVerilog HDL File                  ; C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/vga_integrate.sv                                                      ; vga_system  ;
; vga_system/synthesis/submodules/vga_adapter.sv                                                        ; yes             ; User SystemVerilog HDL File                  ; C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/vga_adapter.sv                                                        ; vga_system  ;
; vga_system/synthesis/submodules/vga_address_translator.sv                                             ; yes             ; User SystemVerilog HDL File                  ; C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/vga_address_translator.sv                                             ; vga_system  ;
; vga_system/synthesis/submodules/vga_controller.sv                                                     ; yes             ; User SystemVerilog HDL File                  ; C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/vga_controller.sv                                                     ; vga_system  ;
; vga_system/synthesis/submodules/vga_pll.sv                                                            ; yes             ; User Wizard-Generated File                   ; C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/vga_pll.sv                                                            ; vga_system  ;
; vga_system/synthesis/submodules/vga_system_timer_0.v                                                  ; yes             ; User Verilog HDL File                        ; C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/vga_system_timer_0.v                                                  ; vga_system  ;
; vga_system/synthesis/submodules/vga_system_pll_0.v                                                    ; yes             ; User Verilog HDL File                        ; C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/vga_system_pll_0.v                                                    ; vga_system  ;
; vga_system/synthesis/submodules/vga_system_onchip_memory2_0.hex                                       ; yes             ; User Hexadecimal (Intel-Format) File         ; C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/vga_system_onchip_memory2_0.hex                                       ; vga_system  ;
; vga_system/synthesis/submodules/vga_system_onchip_memory2_0.v                                         ; yes             ; User Verilog HDL File                        ; C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/vga_system_onchip_memory2_0.v                                         ; vga_system  ;
; vga_system/synthesis/submodules/vga_system_nios2_gen2_0.v                                             ; yes             ; User Verilog HDL File                        ; C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/vga_system_nios2_gen2_0.v                                             ; vga_system  ;
; vga_system/synthesis/submodules/vga_system_nios2_gen2_0_cpu.v                                         ; yes             ; User Verilog HDL File                        ; C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/vga_system_nios2_gen2_0_cpu.v                                         ; vga_system  ;
; vga_system/synthesis/submodules/vga_system_nios2_gen2_0_cpu_debug_slave_sysclk.v                      ; yes             ; User Verilog HDL File                        ; C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/vga_system_nios2_gen2_0_cpu_debug_slave_sysclk.v                      ; vga_system  ;
; vga_system/synthesis/submodules/vga_system_nios2_gen2_0_cpu_debug_slave_tck.v                         ; yes             ; User Verilog HDL File                        ; C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/vga_system_nios2_gen2_0_cpu_debug_slave_tck.v                         ; vga_system  ;
; vga_system/synthesis/submodules/vga_system_nios2_gen2_0_cpu_debug_slave_wrapper.v                     ; yes             ; User Verilog HDL File                        ; C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/vga_system_nios2_gen2_0_cpu_debug_slave_wrapper.v                     ; vga_system  ;
; vga_system/synthesis/submodules/vga_system_nios2_gen2_0_cpu_test_bench.v                              ; yes             ; User Verilog HDL File                        ; C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/vga_system_nios2_gen2_0_cpu_test_bench.v                              ; vga_system  ;
; vga_system/synthesis/submodules/vga_system_new_sdram_controller_0.v                                   ; yes             ; User Verilog HDL File                        ; C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/vga_system_new_sdram_controller_0.v                                   ; vga_system  ;
; vga_system/synthesis/submodules/vga_system_jtag_uart_0.v                                              ; yes             ; User Verilog HDL File                        ; C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/vga_system_jtag_uart_0.v                                              ; vga_system  ;
; ../Verilog/vgavisual.sv                                                                               ; yes             ; User SystemVerilog HDL File                  ; C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Verilog/vgavisual.sv                                                                                          ;             ;
; scfifo.tdf                                                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf                                                                                             ;             ;
; a_regfifo.inc                                                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/a_regfifo.inc                                                                                          ;             ;
; a_dpfifo.inc                                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/a_dpfifo.inc                                                                                           ;             ;
; a_i2fifo.inc                                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/a_i2fifo.inc                                                                                           ;             ;
; a_fffifo.inc                                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/a_fffifo.inc                                                                                           ;             ;
; a_f2fifo.inc                                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/a_f2fifo.inc                                                                                           ;             ;
; aglobal191.inc                                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/aglobal191.inc                                                                                         ;             ;
; db/scfifo_3291.tdf                                                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/db/scfifo_3291.tdf                                                                                    ;             ;
; db/a_dpfifo_5771.tdf                                                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/db/a_dpfifo_5771.tdf                                                                                  ;             ;
; db/a_fefifo_7cf.tdf                                                                                   ; yes             ; Auto-Generated Megafunction                  ; C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/db/a_fefifo_7cf.tdf                                                                                   ;             ;
; db/cntr_vg7.tdf                                                                                       ; yes             ; Auto-Generated Megafunction                  ; C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/db/cntr_vg7.tdf                                                                                       ;             ;
; db/altsyncram_7pu1.tdf                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/db/altsyncram_7pu1.tdf                                                                                ;             ;
; db/cntr_jgb.tdf                                                                                       ; yes             ; Auto-Generated Megafunction                  ; C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/db/cntr_jgb.tdf                                                                                       ;             ;
; alt_jtag_atlantic.v                                                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v                                                                                    ;             ;
; sld_jtag_endpoint_adapter.vhd                                                                         ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                                          ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                                      ;             ;
; altsyncram.tdf                                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                                         ;             ;
; stratix_ram_block.inc                                                                                 ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                                  ;             ;
; lpm_mux.inc                                                                                           ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                                            ;             ;
; lpm_decode.inc                                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                                         ;             ;
; a_rdenreg.inc                                                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                          ;             ;
; altrom.inc                                                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altrom.inc                                                                                             ;             ;
; altram.inc                                                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altram.inc                                                                                             ;             ;
; altdpram.inc                                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altdpram.inc                                                                                           ;             ;
; db/altsyncram_msi1.tdf                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/db/altsyncram_msi1.tdf                                                                                ;             ;
; altera_std_synchronizer.v                                                                             ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altera_std_synchronizer.v                                                                              ;             ;
; db/altsyncram_qid1.tdf                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/db/altsyncram_qid1.tdf                                                                                ;             ;
; sld_virtual_jtag_basic.v                                                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                                                               ;             ;
; db/altsyncram_2qn1.tdf                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/db/altsyncram_2qn1.tdf                                                                                ;             ;
; db/decode_dla.tdf                                                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/db/decode_dla.tdf                                                                                     ;             ;
; db/mux_ahb.tdf                                                                                        ; yes             ; Auto-Generated Megafunction                  ; C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/db/mux_ahb.tdf                                                                                        ;             ;
; altera_pll.v                                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altera_pll.v                                                                                           ;             ;
; db/altsyncram_m6k1.tdf                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/db/altsyncram_m6k1.tdf                                                                                ;             ;
; db/decode_7la.tdf                                                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/db/decode_7la.tdf                                                                                     ;             ;
; db/decode_01a.tdf                                                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/db/decode_01a.tdf                                                                                     ;             ;
; db/mux_lfb.tdf                                                                                        ; yes             ; Auto-Generated Megafunction                  ; C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/db/mux_lfb.tdf                                                                                        ;             ;
; altpll.tdf                                                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altpll.tdf                                                                                             ;             ;
; stratix_pll.inc                                                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/stratix_pll.inc                                                                                        ;             ;
; stratixii_pll.inc                                                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/stratixii_pll.inc                                                                                      ;             ;
; cycloneii_pll.inc                                                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/cycloneii_pll.inc                                                                                      ;             ;
; db/altpll_80u.tdf                                                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/db/altpll_80u.tdf                                                                                     ;             ;
; sld_hub.vhd                                                                                           ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_hub.vhd                                                                                            ; altera_sld  ;
; db/ip/sld07afbee5/alt_sld_fab.v                                                                       ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/db/ip/sld07afbee5/alt_sld_fab.v                                                                       ; alt_sld_fab ;
; db/ip/sld07afbee5/submodules/alt_sld_fab_alt_sld_fab.v                                                ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/db/ip/sld07afbee5/submodules/alt_sld_fab_alt_sld_fab.v                                                ; alt_sld_fab ;
; db/ip/sld07afbee5/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                         ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/db/ip/sld07afbee5/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                         ; alt_sld_fab ;
; db/ip/sld07afbee5/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                      ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/db/ip/sld07afbee5/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                      ; alt_sld_fab ;
; db/ip/sld07afbee5/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                    ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/db/ip/sld07afbee5/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                    ; alt_sld_fab ;
; db/ip/sld07afbee5/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                      ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/db/ip/sld07afbee5/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                      ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                                       ;             ;
; sld_rom_sr.vhd                                                                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                                         ;             ;
; db/altsyncram_40n1.tdf                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/db/altsyncram_40n1.tdf                                                                                ;             ;
+-------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                               ;
+---------------------------------------------+-----------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                       ;
+---------------------------------------------+-----------------------------------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 1211                                                                        ;
;                                             ;                                                                             ;
; Combinational ALUT usage for logic          ; 1834                                                                        ;
;     -- 7 input functions                    ; 43                                                                          ;
;     -- 6 input functions                    ; 397                                                                         ;
;     -- 5 input functions                    ; 318                                                                         ;
;     -- 4 input functions                    ; 283                                                                         ;
;     -- <=3 input functions                  ; 793                                                                         ;
;                                             ;                                                                             ;
; Dedicated logic registers                   ; 1457                                                                        ;
;                                             ;                                                                             ;
; I/O pins                                    ; 91                                                                          ;
; Total MLAB memory bits                      ; 0                                                                           ;
; Total block memory bits                     ; 2223744                                                                     ;
;                                             ;                                                                             ;
; Total DSP Blocks                            ; 0                                                                           ;
;                                             ;                                                                             ;
; Total PLLs                                  ; 3                                                                           ;
;     -- PLLs                                 ; 3                                                                           ;
;                                             ;                                                                             ;
; Maximum fan-out node                        ; vga_system:u0|vga_system_pll_0:pll_0|altera_pll:altera_pll_i|outclk_wire[0] ;
; Maximum fan-out                             ; 1666                                                                        ;
; Total fan-out                               ; 19886                                                                       ;
; Average fan-out                             ; 5.10                                                                        ;
+---------------------------------------------+-----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                                                      ; Entity Name                                          ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+--------------+
; |vgavisual                                                                                                                              ; 1834 (1)            ; 1457 (0)                  ; 2223744           ; 0          ; 91   ; 0            ; |vgavisual                                                                                                                                                                                                                                                                                                                                                                                                                               ; vgavisual                                            ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 114 (1)             ; 83 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |vgavisual|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                                                              ; sld_hub                                              ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 113 (0)             ; 83 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |vgavisual|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                                                                              ; alt_sld_fab_with_jtag_input                          ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 113 (0)             ; 83 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |vgavisual|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                                                                           ; alt_sld_fab                                          ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 113 (1)             ; 83 (6)                    ; 0                 ; 0          ; 0    ; 0            ; |vgavisual|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                                                       ; alt_sld_fab_alt_sld_fab                              ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 112 (0)             ; 77 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |vgavisual|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                                                           ; alt_sld_fab_alt_sld_fab_sldfabric                    ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 112 (77)            ; 77 (49)                   ; 0                 ; 0          ; 0    ; 0            ; |vgavisual|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                                                              ; sld_jtag_hub                                         ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 16 (16)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |vgavisual|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                                                                      ; sld_rom_sr                                           ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 19 (19)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |vgavisual|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                                                                    ; sld_shadow_jsm                                       ; altera_sld   ;
;    |vga_system:u0|                                                                                                                      ; 1719 (0)            ; 1374 (0)                  ; 2223744           ; 0          ; 0    ; 0            ; |vgavisual|vga_system:u0                                                                                                                                                                                                                                                                                                                                                                                                                 ; vga_system                                           ; vga_system   ;
;       |altera_reset_controller:rst_controller_001|                                                                                      ; 6 (5)               ; 16 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |vgavisual|vga_system:u0|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                                                                                                      ; altera_reset_controller                              ; vga_system   ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                               ; 1 (1)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |vgavisual|vga_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                                                                       ; altera_reset_synchronizer                            ; vga_system   ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |vgavisual|vga_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                           ; altera_reset_synchronizer                            ; vga_system   ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 7 (6)               ; 16 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |vgavisual|vga_system:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                                                          ; altera_reset_controller                              ; vga_system   ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                               ; 1 (1)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |vgavisual|vga_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                                                                           ; altera_reset_synchronizer                            ; vga_system   ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |vgavisual|vga_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                               ; altera_reset_synchronizer                            ; vga_system   ;
;       |vga_integrate:vga_integrate_0|                                                                                                   ; 67 (0)              ; 28 (0)                    ; 115200            ; 0          ; 0    ; 0            ; |vgavisual|vga_system:u0|vga_integrate:vga_integrate_0                                                                                                                                                                                                                                                                                                                                                                                   ; vga_integrate                                        ; vga_system   ;
;          |vga_adapter:vga|                                                                                                              ; 67 (2)              ; 28 (0)                    ; 115200            ; 0          ; 0    ; 0            ; |vgavisual|vga_system:u0|vga_integrate:vga_integrate_0|vga_adapter:vga                                                                                                                                                                                                                                                                                                                                                                   ; vga_adapter                                          ; vga_system   ;
;             |altsyncram:VideoMemory|                                                                                                    ; 6 (0)               ; 4 (0)                     ; 115200            ; 0          ; 0    ; 0            ; |vgavisual|vga_system:u0|vga_integrate:vga_integrate_0|vga_adapter:vga|altsyncram:VideoMemory                                                                                                                                                                                                                                                                                                                                            ; altsyncram                                           ; work         ;
;                |altsyncram_m6k1:auto_generated|                                                                                         ; 6 (0)               ; 4 (4)                     ; 115200            ; 0          ; 0    ; 0            ; |vgavisual|vga_system:u0|vga_integrate:vga_integrate_0|vga_adapter:vga|altsyncram:VideoMemory|altsyncram_m6k1:auto_generated                                                                                                                                                                                                                                                                                                             ; altsyncram_m6k1                                      ; work         ;
;                   |decode_01a:rden_decode_b|                                                                                            ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vgavisual|vga_system:u0|vga_integrate:vga_integrate_0|vga_adapter:vga|altsyncram:VideoMemory|altsyncram_m6k1:auto_generated|decode_01a:rden_decode_b                                                                                                                                                                                                                                                                                    ; decode_01a                                           ; work         ;
;                   |decode_7la:decode2|                                                                                                  ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vgavisual|vga_system:u0|vga_integrate:vga_integrate_0|vga_adapter:vga|altsyncram:VideoMemory|altsyncram_m6k1:auto_generated|decode_7la:decode2                                                                                                                                                                                                                                                                                          ; decode_7la                                           ; work         ;
;             |vga_address_translator:user_input_translator|                                                                              ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vgavisual|vga_system:u0|vga_integrate:vga_integrate_0|vga_adapter:vga|vga_address_translator:user_input_translator                                                                                                                                                                                                                                                                                                                      ; vga_address_translator                               ; vga_system   ;
;             |vga_controller:controller|                                                                                                 ; 49 (39)             ; 24 (24)                   ; 0                 ; 0          ; 0    ; 0            ; |vgavisual|vga_system:u0|vga_integrate:vga_integrate_0|vga_adapter:vga|vga_controller:controller                                                                                                                                                                                                                                                                                                                                         ; vga_controller                                       ; vga_system   ;
;                |vga_address_translator:controller_translator|                                                                           ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vgavisual|vga_system:u0|vga_integrate:vga_integrate_0|vga_adapter:vga|vga_controller:controller|vga_address_translator:controller_translator                                                                                                                                                                                                                                                                                            ; vga_address_translator                               ; vga_system   ;
;             |vga_pll:mypll|                                                                                                             ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vgavisual|vga_system:u0|vga_integrate:vga_integrate_0|vga_adapter:vga|vga_pll:mypll                                                                                                                                                                                                                                                                                                                                                     ; vga_pll                                              ; vga_system   ;
;                |altpll:altpll_component|                                                                                                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vgavisual|vga_system:u0|vga_integrate:vga_integrate_0|vga_adapter:vga|vga_pll:mypll|altpll:altpll_component                                                                                                                                                                                                                                                                                                                             ; altpll                                               ; work         ;
;                   |altpll_80u:auto_generated|                                                                                           ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vgavisual|vga_system:u0|vga_integrate:vga_integrate_0|vga_adapter:vga|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated                                                                                                                                                                                                                                                                                                   ; altpll_80u                                           ; work         ;
;       |vga_system_jtag_uart_0:jtag_uart_0|                                                                                              ; 116 (35)            ; 113 (13)                  ; 1024              ; 0          ; 0    ; 0            ; |vgavisual|vga_system:u0|vga_system_jtag_uart_0:jtag_uart_0                                                                                                                                                                                                                                                                                                                                                                              ; vga_system_jtag_uart_0                               ; vga_system   ;
;          |alt_jtag_atlantic:vga_system_jtag_uart_0_alt_jtag_atlantic|                                                                   ; 32 (32)             ; 60 (60)                   ; 0                 ; 0          ; 0    ; 0            ; |vgavisual|vga_system:u0|vga_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:vga_system_jtag_uart_0_alt_jtag_atlantic                                                                                                                                                                                                                                                                                                                   ; alt_jtag_atlantic                                    ; work         ;
;          |vga_system_jtag_uart_0_scfifo_r:the_vga_system_jtag_uart_0_scfifo_r|                                                          ; 25 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |vgavisual|vga_system:u0|vga_system_jtag_uart_0:jtag_uart_0|vga_system_jtag_uart_0_scfifo_r:the_vga_system_jtag_uart_0_scfifo_r                                                                                                                                                                                                                                                                                                          ; vga_system_jtag_uart_0_scfifo_r                      ; vga_system   ;
;             |scfifo:rfifo|                                                                                                              ; 25 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |vgavisual|vga_system:u0|vga_system_jtag_uart_0:jtag_uart_0|vga_system_jtag_uart_0_scfifo_r:the_vga_system_jtag_uart_0_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                                                                             ; scfifo                                               ; work         ;
;                |scfifo_3291:auto_generated|                                                                                             ; 25 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |vgavisual|vga_system:u0|vga_system_jtag_uart_0:jtag_uart_0|vga_system_jtag_uart_0_scfifo_r:the_vga_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated                                                                                                                                                                                                                                                                  ; scfifo_3291                                          ; work         ;
;                   |a_dpfifo_5771:dpfifo|                                                                                                ; 25 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |vgavisual|vga_system:u0|vga_system_jtag_uart_0:jtag_uart_0|vga_system_jtag_uart_0_scfifo_r:the_vga_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo                                                                                                                                                                                                                                             ; a_dpfifo_5771                                        ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 13 (7)              ; 8 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |vgavisual|vga_system:u0|vga_system_jtag_uart_0:jtag_uart_0|vga_system_jtag_uart_0_scfifo_r:the_vga_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                                     ; a_fefifo_7cf                                         ; work         ;
;                         |cntr_vg7:count_usedw|                                                                                          ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |vgavisual|vga_system:u0|vga_system_jtag_uart_0:jtag_uart_0|vga_system_jtag_uart_0_scfifo_r:the_vga_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                                                                                                                ; cntr_vg7                                             ; work         ;
;                      |altsyncram_7pu1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |vgavisual|vga_system:u0|vga_system_jtag_uart_0:jtag_uart_0|vga_system_jtag_uart_0_scfifo_r:the_vga_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram                                                                                                                                                                                                                     ; altsyncram_7pu1                                      ; work         ;
;                      |cntr_jgb:rd_ptr_count|                                                                                            ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |vgavisual|vga_system:u0|vga_system_jtag_uart_0:jtag_uart_0|vga_system_jtag_uart_0_scfifo_r:the_vga_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count                                                                                                                                                                                                                       ; cntr_jgb                                             ; work         ;
;                      |cntr_jgb:wr_ptr|                                                                                                  ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |vgavisual|vga_system:u0|vga_system_jtag_uart_0:jtag_uart_0|vga_system_jtag_uart_0_scfifo_r:the_vga_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr                                                                                                                                                                                                                             ; cntr_jgb                                             ; work         ;
;          |vga_system_jtag_uart_0_scfifo_w:the_vga_system_jtag_uart_0_scfifo_w|                                                          ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |vgavisual|vga_system:u0|vga_system_jtag_uart_0:jtag_uart_0|vga_system_jtag_uart_0_scfifo_w:the_vga_system_jtag_uart_0_scfifo_w                                                                                                                                                                                                                                                                                                          ; vga_system_jtag_uart_0_scfifo_w                      ; vga_system   ;
;             |scfifo:wfifo|                                                                                                              ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |vgavisual|vga_system:u0|vga_system_jtag_uart_0:jtag_uart_0|vga_system_jtag_uart_0_scfifo_w:the_vga_system_jtag_uart_0_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                                                                             ; scfifo                                               ; work         ;
;                |scfifo_3291:auto_generated|                                                                                             ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |vgavisual|vga_system:u0|vga_system_jtag_uart_0:jtag_uart_0|vga_system_jtag_uart_0_scfifo_w:the_vga_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated                                                                                                                                                                                                                                                                  ; scfifo_3291                                          ; work         ;
;                   |a_dpfifo_5771:dpfifo|                                                                                                ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |vgavisual|vga_system:u0|vga_system_jtag_uart_0:jtag_uart_0|vga_system_jtag_uart_0_scfifo_w:the_vga_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo                                                                                                                                                                                                                                             ; a_dpfifo_5771                                        ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 12 (6)              ; 8 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |vgavisual|vga_system:u0|vga_system_jtag_uart_0:jtag_uart_0|vga_system_jtag_uart_0_scfifo_w:the_vga_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                                     ; a_fefifo_7cf                                         ; work         ;
;                         |cntr_vg7:count_usedw|                                                                                          ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |vgavisual|vga_system:u0|vga_system_jtag_uart_0:jtag_uart_0|vga_system_jtag_uart_0_scfifo_w:the_vga_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                                                                                                                ; cntr_vg7                                             ; work         ;
;                      |altsyncram_7pu1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |vgavisual|vga_system:u0|vga_system_jtag_uart_0:jtag_uart_0|vga_system_jtag_uart_0_scfifo_w:the_vga_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram                                                                                                                                                                                                                     ; altsyncram_7pu1                                      ; work         ;
;                      |cntr_jgb:rd_ptr_count|                                                                                            ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |vgavisual|vga_system:u0|vga_system_jtag_uart_0:jtag_uart_0|vga_system_jtag_uart_0_scfifo_w:the_vga_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count                                                                                                                                                                                                                       ; cntr_jgb                                             ; work         ;
;                      |cntr_jgb:wr_ptr|                                                                                                  ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |vgavisual|vga_system:u0|vga_system_jtag_uart_0:jtag_uart_0|vga_system_jtag_uart_0_scfifo_w:the_vga_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr                                                                                                                                                                                                                             ; cntr_jgb                                             ; work         ;
;       |vga_system_mm_interconnect_0:mm_interconnect_0|                                                                                  ; 397 (0)             ; 250 (0)                   ; 128               ; 0          ; 0    ; 0            ; |vgavisual|vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                                                                  ; vga_system_mm_interconnect_0                         ; vga_system   ;
;          |altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|                                                           ; 8 (8)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |vgavisual|vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                               ; altera_avalon_sc_fifo                                ; vga_system   ;
;          |altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|                                                             ; 14 (14)             ; 26 (26)                   ; 128               ; 0          ; 0    ; 0            ; |vgavisual|vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo                                                                                                                                                                                                                                                                                                 ; altera_avalon_sc_fifo                                ; vga_system   ;
;             |altsyncram:mem_rtl_0|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 128               ; 0          ; 0    ; 0            ; |vgavisual|vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                            ; altsyncram                                           ; work         ;
;                |altsyncram_40n1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 128               ; 0          ; 0    ; 0            ; |vgavisual|vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated                                                                                                                                                                                                                                             ; altsyncram_40n1                                      ; work         ;
;          |altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|                                                               ; 27 (27)             ; 40 (40)                   ; 0                 ; 0          ; 0    ; 0            ; |vgavisual|vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                   ; altera_avalon_sc_fifo                                ; vga_system   ;
;          |altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|                                                            ; 10 (10)             ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |vgavisual|vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                ; altera_avalon_sc_fifo                                ; vga_system   ;
;          |altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|                                                                     ; 9 (9)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |vgavisual|vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                         ; altera_avalon_sc_fifo                                ; vga_system   ;
;          |altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|                                                                              ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |vgavisual|vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                  ; altera_avalon_sc_fifo                                ; vga_system   ;
;          |altera_avalon_sc_fifo:vga_integrate_0_avalon_slave_0_agent_rsp_fifo|                                                          ; 3 (3)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |vgavisual|vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_integrate_0_avalon_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                                                                              ; altera_avalon_sc_fifo                                ; vga_system   ;
;          |altera_merlin_master_agent:nios2_gen2_0_data_master_agent|                                                                    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vgavisual|vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent                                                                                                                                                                                                                                                                                                        ; altera_merlin_master_agent                           ; vga_system   ;
;          |altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent|                                                             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vgavisual|vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent                                                                                                                                                                                                                                                                                                 ; altera_merlin_master_agent                           ; vga_system   ;
;          |altera_merlin_master_translator:nios2_gen2_0_data_master_translator|                                                          ; 10 (10)             ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |vgavisual|vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator                                                                                                                                                                                                                                                                                              ; altera_merlin_master_translator                      ; vga_system   ;
;          |altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|                                                   ; 2 (2)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |vgavisual|vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator                                                                                                                                                                                                                                                                                       ; altera_merlin_master_translator                      ; vga_system   ;
;          |altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|                                                                    ; 13 (10)             ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vgavisual|vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent                                                                                                                                                                                                                                                                                                        ; altera_merlin_slave_agent                            ; vga_system   ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 3 (3)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |vgavisual|vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                                          ; altera_merlin_burst_uncompressor                     ; vga_system   ;
;          |altera_merlin_slave_agent:timer_0_s1_agent|                                                                                   ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vgavisual|vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent                                                                                                                                                                                                                                                                                                                       ; altera_merlin_slave_agent                            ; vga_system   ;
;          |altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|                                                      ; 2 (2)               ; 23 (23)                   ; 0                 ; 0          ; 0    ; 0            ; |vgavisual|vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator                                                                                                                                                                                                                                                                                          ; altera_merlin_slave_translator                       ; vga_system   ;
;          |altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|                                                       ; 1 (1)               ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |vgavisual|vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator                                                                                                                                                                                                                                                                                           ; altera_merlin_slave_translator                       ; vga_system   ;
;          |altera_merlin_slave_translator:onchip_memory2_0_s1_translator|                                                                ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |vgavisual|vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator                                                                                                                                                                                                                                                                                                    ; altera_merlin_slave_translator                       ; vga_system   ;
;          |altera_merlin_slave_translator:timer_0_s1_translator|                                                                         ; 5 (5)               ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |vgavisual|vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator                                                                                                                                                                                                                                                                                                             ; altera_merlin_slave_translator                       ; vga_system   ;
;          |altera_merlin_slave_translator:vga_integrate_0_avalon_slave_0_translator|                                                     ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |vgavisual|vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_integrate_0_avalon_slave_0_translator                                                                                                                                                                                                                                                                                         ; altera_merlin_slave_translator                       ; vga_system   ;
;          |altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|                                                      ; 47 (47)             ; 46 (46)                   ; 0                 ; 0          ; 0    ; 0            ; |vgavisual|vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter                                                                                                                                                                                                                                                                                          ; altera_merlin_width_adapter                          ; vga_system   ;
;          |altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|                                                      ; 19 (19)             ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |vgavisual|vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter                                                                                                                                                                                                                                                                                          ; altera_merlin_width_adapter                          ; vga_system   ;
;          |vga_system_mm_interconnect_0_cmd_demux:cmd_demux|                                                                             ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vgavisual|vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|vga_system_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                                                                                 ; vga_system_mm_interconnect_0_cmd_demux               ; vga_system   ;
;          |vga_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001|                                                                     ; 9 (9)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vgavisual|vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|vga_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                                                                                                         ; vga_system_mm_interconnect_0_cmd_demux_001           ; vga_system   ;
;          |vga_system_mm_interconnect_0_cmd_mux:cmd_mux_002|                                                                             ; 54 (50)             ; 5 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |vgavisual|vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|vga_system_mm_interconnect_0_cmd_mux:cmd_mux_002                                                                                                                                                                                                                                                                                                                 ; vga_system_mm_interconnect_0_cmd_mux                 ; vga_system   ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |vgavisual|vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|vga_system_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                    ; altera_merlin_arbitrator                             ; vga_system   ;
;          |vga_system_mm_interconnect_0_cmd_mux:cmd_mux_004|                                                                             ; 60 (56)             ; 5 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |vgavisual|vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|vga_system_mm_interconnect_0_cmd_mux:cmd_mux_004                                                                                                                                                                                                                                                                                                                 ; vga_system_mm_interconnect_0_cmd_mux                 ; vga_system   ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |vgavisual|vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|vga_system_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                    ; altera_merlin_arbitrator                             ; vga_system   ;
;          |vga_system_mm_interconnect_0_cmd_mux:cmd_mux|                                                                                 ; 19 (15)             ; 5 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |vgavisual|vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|vga_system_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                                                                                                                                                     ; vga_system_mm_interconnect_0_cmd_mux                 ; vga_system   ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |vgavisual|vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|vga_system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                        ; altera_merlin_arbitrator                             ; vga_system   ;
;          |vga_system_mm_interconnect_0_router:router|                                                                                   ; 14 (14)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vgavisual|vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|vga_system_mm_interconnect_0_router:router                                                                                                                                                                                                                                                                                                                       ; vga_system_mm_interconnect_0_router                  ; vga_system   ;
;          |vga_system_mm_interconnect_0_router_001:router_001|                                                                           ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vgavisual|vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|vga_system_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                                                                                               ; vga_system_mm_interconnect_0_router_001              ; vga_system   ;
;          |vga_system_mm_interconnect_0_rsp_demux:rsp_demux_002|                                                                         ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vgavisual|vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|vga_system_mm_interconnect_0_rsp_demux:rsp_demux_002                                                                                                                                                                                                                                                                                                             ; vga_system_mm_interconnect_0_rsp_demux               ; vga_system   ;
;          |vga_system_mm_interconnect_0_rsp_demux:rsp_demux_004|                                                                         ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vgavisual|vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|vga_system_mm_interconnect_0_rsp_demux:rsp_demux_004                                                                                                                                                                                                                                                                                                             ; vga_system_mm_interconnect_0_rsp_demux               ; vga_system   ;
;          |vga_system_mm_interconnect_0_rsp_demux:rsp_demux|                                                                             ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vgavisual|vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|vga_system_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                                                                                                                                                                 ; vga_system_mm_interconnect_0_rsp_demux               ; vga_system   ;
;          |vga_system_mm_interconnect_0_rsp_mux:rsp_mux|                                                                                 ; 42 (42)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vgavisual|vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|vga_system_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                                                                     ; vga_system_mm_interconnect_0_rsp_mux                 ; vga_system   ;
;          |vga_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001|                                                                         ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vgavisual|vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|vga_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                                                                                                             ; vga_system_mm_interconnect_0_rsp_mux_001             ; vga_system   ;
;       |vga_system_new_sdram_controller_0:new_sdram_controller_0|                                                                        ; 224 (168)           ; 248 (156)                 ; 0                 ; 0          ; 0    ; 0            ; |vgavisual|vga_system:u0|vga_system_new_sdram_controller_0:new_sdram_controller_0                                                                                                                                                                                                                                                                                                                                                        ; vga_system_new_sdram_controller_0                    ; vga_system   ;
;          |vga_system_new_sdram_controller_0_input_efifo_module:the_vga_system_new_sdram_controller_0_input_efifo_module|                ; 56 (56)             ; 92 (92)                   ; 0                 ; 0          ; 0    ; 0            ; |vgavisual|vga_system:u0|vga_system_new_sdram_controller_0:new_sdram_controller_0|vga_system_new_sdram_controller_0_input_efifo_module:the_vga_system_new_sdram_controller_0_input_efifo_module                                                                                                                                                                                                                                          ; vga_system_new_sdram_controller_0_input_efifo_module ; vga_system   ;
;       |vga_system_nios2_gen2_0:nios2_gen2_0|                                                                                            ; 711 (0)             ; 580 (0)                   ; 10240             ; 0          ; 0    ; 0            ; |vgavisual|vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0                                                                                                                                                                                                                                                                                                                                                                            ; vga_system_nios2_gen2_0                              ; vga_system   ;
;          |vga_system_nios2_gen2_0_cpu:cpu|                                                                                              ; 711 (548)           ; 580 (310)                 ; 10240             ; 0          ; 0    ; 0            ; |vgavisual|vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu                                                                                                                                                                                                                                                                                                                                            ; vga_system_nios2_gen2_0_cpu                          ; vga_system   ;
;             |vga_system_nios2_gen2_0_cpu_nios2_oci:the_vga_system_nios2_gen2_0_cpu_nios2_oci|                                           ; 163 (7)             ; 270 (80)                  ; 8192              ; 0          ; 0    ; 0            ; |vgavisual|vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|vga_system_nios2_gen2_0_cpu_nios2_oci:the_vga_system_nios2_gen2_0_cpu_nios2_oci                                                                                                                                                                                                                                                            ; vga_system_nios2_gen2_0_cpu_nios2_oci                ; vga_system   ;
;                |vga_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_system_nios2_gen2_0_cpu_debug_slave_wrapper|                    ; 63 (0)              ; 96 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |vgavisual|vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|vga_system_nios2_gen2_0_cpu_nios2_oci:the_vga_system_nios2_gen2_0_cpu_nios2_oci|vga_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_system_nios2_gen2_0_cpu_debug_slave_wrapper                                                                                                                                                        ; vga_system_nios2_gen2_0_cpu_debug_slave_wrapper      ; vga_system   ;
;                   |sld_virtual_jtag_basic:vga_system_nios2_gen2_0_cpu_debug_slave_phy|                                                  ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vgavisual|vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|vga_system_nios2_gen2_0_cpu_nios2_oci:the_vga_system_nios2_gen2_0_cpu_nios2_oci|vga_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_system_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:vga_system_nios2_gen2_0_cpu_debug_slave_phy                                                                                     ; sld_virtual_jtag_basic                               ; work         ;
;                   |vga_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_vga_system_nios2_gen2_0_cpu_debug_slave_sysclk|                   ; 6 (6)               ; 49 (45)                   ; 0                 ; 0          ; 0    ; 0            ; |vgavisual|vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|vga_system_nios2_gen2_0_cpu_nios2_oci:the_vga_system_nios2_gen2_0_cpu_nios2_oci|vga_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_system_nios2_gen2_0_cpu_debug_slave_wrapper|vga_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_vga_system_nios2_gen2_0_cpu_debug_slave_sysclk                                                      ; vga_system_nios2_gen2_0_cpu_debug_slave_sysclk       ; vga_system   ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer3|                                                             ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |vgavisual|vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|vga_system_nios2_gen2_0_cpu_nios2_oci:the_vga_system_nios2_gen2_0_cpu_nios2_oci|vga_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_system_nios2_gen2_0_cpu_debug_slave_wrapper|vga_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_vga_system_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; altera_std_synchronizer                              ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer4|                                                             ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |vgavisual|vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|vga_system_nios2_gen2_0_cpu_nios2_oci:the_vga_system_nios2_gen2_0_cpu_nios2_oci|vga_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_system_nios2_gen2_0_cpu_debug_slave_wrapper|vga_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_vga_system_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; altera_std_synchronizer                              ; work         ;
;                   |vga_system_nios2_gen2_0_cpu_debug_slave_tck:the_vga_system_nios2_gen2_0_cpu_debug_slave_tck|                         ; 53 (53)             ; 47 (43)                   ; 0                 ; 0          ; 0    ; 0            ; |vgavisual|vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|vga_system_nios2_gen2_0_cpu_nios2_oci:the_vga_system_nios2_gen2_0_cpu_nios2_oci|vga_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_system_nios2_gen2_0_cpu_debug_slave_wrapper|vga_system_nios2_gen2_0_cpu_debug_slave_tck:the_vga_system_nios2_gen2_0_cpu_debug_slave_tck                                                            ; vga_system_nios2_gen2_0_cpu_debug_slave_tck          ; vga_system   ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer1|                                                             ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |vgavisual|vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|vga_system_nios2_gen2_0_cpu_nios2_oci:the_vga_system_nios2_gen2_0_cpu_nios2_oci|vga_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_system_nios2_gen2_0_cpu_debug_slave_wrapper|vga_system_nios2_gen2_0_cpu_debug_slave_tck:the_vga_system_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; altera_std_synchronizer                              ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer2|                                                             ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |vgavisual|vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|vga_system_nios2_gen2_0_cpu_nios2_oci:the_vga_system_nios2_gen2_0_cpu_nios2_oci|vga_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_system_nios2_gen2_0_cpu_debug_slave_wrapper|vga_system_nios2_gen2_0_cpu_debug_slave_tck:the_vga_system_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; altera_std_synchronizer                              ; work         ;
;                |vga_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_vga_system_nios2_gen2_0_cpu_nios2_avalon_reg|                          ; 8 (8)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |vgavisual|vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|vga_system_nios2_gen2_0_cpu_nios2_oci:the_vga_system_nios2_gen2_0_cpu_nios2_oci|vga_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_vga_system_nios2_gen2_0_cpu_nios2_avalon_reg                                                                                                                                                              ; vga_system_nios2_gen2_0_cpu_nios2_avalon_reg         ; vga_system   ;
;                |vga_system_nios2_gen2_0_cpu_nios2_oci_break:the_vga_system_nios2_gen2_0_cpu_nios2_oci_break|                            ; 2 (2)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |vgavisual|vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|vga_system_nios2_gen2_0_cpu_nios2_oci:the_vga_system_nios2_gen2_0_cpu_nios2_oci|vga_system_nios2_gen2_0_cpu_nios2_oci_break:the_vga_system_nios2_gen2_0_cpu_nios2_oci_break                                                                                                                                                                ; vga_system_nios2_gen2_0_cpu_nios2_oci_break          ; vga_system   ;
;                |vga_system_nios2_gen2_0_cpu_nios2_oci_debug:the_vga_system_nios2_gen2_0_cpu_nios2_oci_debug|                            ; 6 (6)               ; 9 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |vgavisual|vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|vga_system_nios2_gen2_0_cpu_nios2_oci:the_vga_system_nios2_gen2_0_cpu_nios2_oci|vga_system_nios2_gen2_0_cpu_nios2_oci_debug:the_vga_system_nios2_gen2_0_cpu_nios2_oci_debug                                                                                                                                                                ; vga_system_nios2_gen2_0_cpu_nios2_oci_debug          ; vga_system   ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                                                                 ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |vgavisual|vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|vga_system_nios2_gen2_0_cpu_nios2_oci:the_vga_system_nios2_gen2_0_cpu_nios2_oci|vga_system_nios2_gen2_0_cpu_nios2_oci_debug:the_vga_system_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                            ; altera_std_synchronizer                              ; work         ;
;                |vga_system_nios2_gen2_0_cpu_nios2_ocimem:the_vga_system_nios2_gen2_0_cpu_nios2_ocimem|                                  ; 77 (77)             ; 49 (49)                   ; 8192              ; 0          ; 0    ; 0            ; |vgavisual|vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|vga_system_nios2_gen2_0_cpu_nios2_oci:the_vga_system_nios2_gen2_0_cpu_nios2_oci|vga_system_nios2_gen2_0_cpu_nios2_ocimem:the_vga_system_nios2_gen2_0_cpu_nios2_ocimem                                                                                                                                                                      ; vga_system_nios2_gen2_0_cpu_nios2_ocimem             ; vga_system   ;
;                   |vga_system_nios2_gen2_0_cpu_ociram_sp_ram_module:vga_system_nios2_gen2_0_cpu_ociram_sp_ram|                          ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |vgavisual|vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|vga_system_nios2_gen2_0_cpu_nios2_oci:the_vga_system_nios2_gen2_0_cpu_nios2_oci|vga_system_nios2_gen2_0_cpu_nios2_ocimem:the_vga_system_nios2_gen2_0_cpu_nios2_ocimem|vga_system_nios2_gen2_0_cpu_ociram_sp_ram_module:vga_system_nios2_gen2_0_cpu_ociram_sp_ram                                                                           ; vga_system_nios2_gen2_0_cpu_ociram_sp_ram_module     ; vga_system   ;
;                      |altsyncram:the_altsyncram|                                                                                        ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |vgavisual|vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|vga_system_nios2_gen2_0_cpu_nios2_oci:the_vga_system_nios2_gen2_0_cpu_nios2_oci|vga_system_nios2_gen2_0_cpu_nios2_ocimem:the_vga_system_nios2_gen2_0_cpu_nios2_ocimem|vga_system_nios2_gen2_0_cpu_ociram_sp_ram_module:vga_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                 ; altsyncram                                           ; work         ;
;                         |altsyncram_qid1:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |vgavisual|vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|vga_system_nios2_gen2_0_cpu_nios2_oci:the_vga_system_nios2_gen2_0_cpu_nios2_oci|vga_system_nios2_gen2_0_cpu_nios2_ocimem:the_vga_system_nios2_gen2_0_cpu_nios2_ocimem|vga_system_nios2_gen2_0_cpu_ociram_sp_ram_module:vga_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated                  ; altsyncram_qid1                                      ; work         ;
;             |vga_system_nios2_gen2_0_cpu_register_bank_a_module:vga_system_nios2_gen2_0_cpu_register_bank_a|                            ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |vgavisual|vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|vga_system_nios2_gen2_0_cpu_register_bank_a_module:vga_system_nios2_gen2_0_cpu_register_bank_a                                                                                                                                                                                                                                             ; vga_system_nios2_gen2_0_cpu_register_bank_a_module   ; vga_system   ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |vgavisual|vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|vga_system_nios2_gen2_0_cpu_register_bank_a_module:vga_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                                   ; altsyncram                                           ; work         ;
;                   |altsyncram_msi1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |vgavisual|vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|vga_system_nios2_gen2_0_cpu_register_bank_a_module:vga_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated                                                                                                                                                                                    ; altsyncram_msi1                                      ; work         ;
;             |vga_system_nios2_gen2_0_cpu_register_bank_b_module:vga_system_nios2_gen2_0_cpu_register_bank_b|                            ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |vgavisual|vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|vga_system_nios2_gen2_0_cpu_register_bank_b_module:vga_system_nios2_gen2_0_cpu_register_bank_b                                                                                                                                                                                                                                             ; vga_system_nios2_gen2_0_cpu_register_bank_b_module   ; vga_system   ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |vgavisual|vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|vga_system_nios2_gen2_0_cpu_register_bank_b_module:vga_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                                   ; altsyncram                                           ; work         ;
;                   |altsyncram_msi1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |vgavisual|vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|vga_system_nios2_gen2_0_cpu_register_bank_b_module:vga_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated                                                                                                                                                                                    ; altsyncram_msi1                                      ; work         ;
;       |vga_system_onchip_memory2_0:onchip_memory2_0|                                                                                    ; 73 (1)              ; 3 (0)                     ; 2097152           ; 0          ; 0    ; 0            ; |vgavisual|vga_system:u0|vga_system_onchip_memory2_0:onchip_memory2_0                                                                                                                                                                                                                                                                                                                                                                    ; vga_system_onchip_memory2_0                          ; vga_system   ;
;          |altsyncram:the_altsyncram|                                                                                                    ; 72 (0)              ; 3 (0)                     ; 2097152           ; 0          ; 0    ; 0            ; |vgavisual|vga_system:u0|vga_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                          ; altsyncram                                           ; work         ;
;             |altsyncram_2qn1:auto_generated|                                                                                            ; 72 (0)              ; 3 (3)                     ; 2097152           ; 0          ; 0    ; 0            ; |vgavisual|vga_system:u0|vga_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2qn1:auto_generated                                                                                                                                                                                                                                                                                                           ; altsyncram_2qn1                                      ; work         ;
;                |decode_dla:decode3|                                                                                                     ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vgavisual|vga_system:u0|vga_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2qn1:auto_generated|decode_dla:decode3                                                                                                                                                                                                                                                                                        ; decode_dla                                           ; work         ;
;                |mux_ahb:mux2|                                                                                                           ; 64 (64)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vgavisual|vga_system:u0|vga_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2qn1:auto_generated|mux_ahb:mux2                                                                                                                                                                                                                                                                                              ; mux_ahb                                              ; work         ;
;       |vga_system_pll_0:pll_0|                                                                                                          ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vgavisual|vga_system:u0|vga_system_pll_0:pll_0                                                                                                                                                                                                                                                                                                                                                                                          ; vga_system_pll_0                                     ; vga_system   ;
;          |altera_pll:altera_pll_i|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vgavisual|vga_system:u0|vga_system_pll_0:pll_0|altera_pll:altera_pll_i                                                                                                                                                                                                                                                                                                                                                                  ; altera_pll                                           ; work         ;
;       |vga_system_timer_0:timer_0|                                                                                                      ; 118 (118)           ; 120 (120)                 ; 0                 ; 0          ; 0    ; 0            ; |vgavisual|vga_system:u0|vga_system_timer_0:timer_0                                                                                                                                                                                                                                                                                                                                                                                      ; vga_system_timer_0                                   ; vga_system   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+---------------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                    ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF                             ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+---------------------------------+
; vga_system:u0|vga_integrate:vga_integrate_0|vga_adapter:vga|altsyncram:VideoMemory|altsyncram_m6k1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                            ; AUTO ; Simple Dual Port ; 19200        ; 6            ; 19200        ; 6            ; 115200  ; None                            ;
; vga_system:u0|vga_system_jtag_uart_0:jtag_uart_0|vga_system_jtag_uart_0_scfifo_r:the_vga_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                    ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512     ; None                            ;
; vga_system:u0|vga_system_jtag_uart_0:jtag_uart_0|vga_system_jtag_uart_0_scfifo_w:the_vga_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                    ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512     ; None                            ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                            ; AUTO ; Simple Dual Port ; 8            ; 16           ; 8            ; 16           ; 128     ; None                            ;
; vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|vga_system_nios2_gen2_0_cpu_nios2_oci:the_vga_system_nios2_gen2_0_cpu_nios2_oci|vga_system_nios2_gen2_0_cpu_nios2_ocimem:the_vga_system_nios2_gen2_0_cpu_nios2_ocimem|vga_system_nios2_gen2_0_cpu_ociram_sp_ram_module:vga_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192    ; None                            ;
; vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|vga_system_nios2_gen2_0_cpu_register_bank_a_module:vga_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|ALTSYNCRAM                                                                                                                                                                   ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024    ; None                            ;
; vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|vga_system_nios2_gen2_0_cpu_register_bank_b_module:vga_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|ALTSYNCRAM                                                                                                                                                                   ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024    ; None                            ;
; vga_system:u0|vga_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2qn1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                          ; AUTO ; Single Port      ; 65536        ; 32           ; --           ; --           ; 2097152 ; vga_system_onchip_memory2_0.hex ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+---------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                  ;
+--------+------------------------------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name                       ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                ; IP Include File ;
+--------+------------------------------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap                         ; N/A     ; N/A          ; Licensed     ; |vgavisual|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap                         ; N/A     ; N/A          ; Licensed     ; |vgavisual|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap                         ; N/A     ; N/A          ; Licensed     ; |vgavisual|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap                         ; N/A     ; N/A          ; Licensed     ; |vgavisual|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap                         ; N/A     ; N/A          ; Licensed     ; |vgavisual|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
; N/A    ; Qsys                               ; 19.1    ; N/A          ; N/A          ; |vgavisual|vga_system:u0                                                                                                                                                                                                                                                       ; vga_system.qsys ;
; Altera ; altera_irq_mapper                  ; 19.1    ; N/A          ; N/A          ; |vgavisual|vga_system:u0|vga_system_irq_mapper:irq_mapper                                                                                                                                                                                                                      ; vga_system.qsys ;
; Altera ; altera_avalon_jtag_uart            ; 19.1    ; N/A          ; N/A          ; |vgavisual|vga_system:u0|vga_system_jtag_uart_0:jtag_uart_0                                                                                                                                                                                                                    ; vga_system.qsys ;
; Altera ; altera_mm_interconnect             ; 19.1    ; N/A          ; N/A          ; |vgavisual|vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                        ; vga_system.qsys ;
; Altera ; altera_avalon_st_adapter           ; 19.1    ; N/A          ; N/A          ; |vgavisual|vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|vga_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                                                                       ; vga_system.qsys ;
; Altera ; error_adapter                      ; 19.1    ; N/A          ; N/A          ; |vgavisual|vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|vga_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|vga_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                        ; vga_system.qsys ;
; Altera ; altera_avalon_st_adapter           ; 19.1    ; N/A          ; N/A          ; |vgavisual|vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|vga_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001                                                                                                                                   ; vga_system.qsys ;
; Altera ; error_adapter                      ; 19.1    ; N/A          ; N/A          ; |vgavisual|vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|vga_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001|vga_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                    ; vga_system.qsys ;
; Altera ; altera_avalon_st_adapter           ; 19.1    ; N/A          ; N/A          ; |vgavisual|vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|vga_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002                                                                                                                                   ; vga_system.qsys ;
; Altera ; error_adapter                      ; 19.1    ; N/A          ; N/A          ; |vgavisual|vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|vga_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002|vga_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                    ; vga_system.qsys ;
; Altera ; altera_avalon_st_adapter           ; 19.1    ; N/A          ; N/A          ; |vgavisual|vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|vga_system_mm_interconnect_0_avalon_st_adapter_003:avalon_st_adapter_003                                                                                                                               ; vga_system.qsys ;
; Altera ; error_adapter                      ; 19.1    ; N/A          ; N/A          ; |vgavisual|vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|vga_system_mm_interconnect_0_avalon_st_adapter_003:avalon_st_adapter_003|vga_system_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0:error_adapter_0                                            ; vga_system.qsys ;
; Altera ; altera_avalon_st_adapter           ; 19.1    ; N/A          ; N/A          ; |vgavisual|vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|vga_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004                                                                                                                                   ; vga_system.qsys ;
; Altera ; error_adapter                      ; 19.1    ; N/A          ; N/A          ; |vgavisual|vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|vga_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004|vga_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                    ; vga_system.qsys ;
; Altera ; altera_avalon_st_adapter           ; 19.1    ; N/A          ; N/A          ; |vgavisual|vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|vga_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005                                                                                                                                   ; vga_system.qsys ;
; Altera ; error_adapter                      ; 19.1    ; N/A          ; N/A          ; |vgavisual|vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|vga_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005|vga_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                    ; vga_system.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 19.1    ; N/A          ; N/A          ; |vgavisual|vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|vga_system_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                       ; vga_system.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 19.1    ; N/A          ; N/A          ; |vgavisual|vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|vga_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                               ; vga_system.qsys ;
; Altera ; altera_merlin_multiplexer          ; 19.1    ; N/A          ; N/A          ; |vgavisual|vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|vga_system_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                           ; vga_system.qsys ;
; Altera ; altera_merlin_multiplexer          ; 19.1    ; N/A          ; N/A          ; |vgavisual|vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|vga_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001                                                                                                                                                   ; vga_system.qsys ;
; Altera ; altera_merlin_multiplexer          ; 19.1    ; N/A          ; N/A          ; |vgavisual|vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|vga_system_mm_interconnect_0_cmd_mux:cmd_mux_002                                                                                                                                                       ; vga_system.qsys ;
; Altera ; altera_merlin_multiplexer          ; 19.1    ; N/A          ; N/A          ; |vgavisual|vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|vga_system_mm_interconnect_0_cmd_mux_001:cmd_mux_003                                                                                                                                                   ; vga_system.qsys ;
; Altera ; altera_merlin_multiplexer          ; 19.1    ; N/A          ; N/A          ; |vgavisual|vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|vga_system_mm_interconnect_0_cmd_mux:cmd_mux_004                                                                                                                                                       ; vga_system.qsys ;
; Altera ; altera_merlin_multiplexer          ; 19.1    ; N/A          ; N/A          ; |vgavisual|vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|vga_system_mm_interconnect_0_cmd_mux_001:cmd_mux_005                                                                                                                                                   ; vga_system.qsys ;
; Altera ; altera_merlin_slave_agent          ; 19.1    ; N/A          ; N/A          ; |vgavisual|vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent                                                                                                                                          ; vga_system.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 19.1    ; N/A          ; N/A          ; |vgavisual|vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                     ; vga_system.qsys ;
; Altera ; altera_merlin_slave_translator     ; 19.1    ; N/A          ; N/A          ; |vgavisual|vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator                                                                                                                                ; vga_system.qsys ;
; Altera ; altera_merlin_slave_agent          ; 19.1    ; N/A          ; N/A          ; |vgavisual|vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent                                                                                                                                              ; vga_system.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 19.1    ; N/A          ; N/A          ; |vgavisual|vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo                                                                                                                                       ; vga_system.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 19.1    ; N/A          ; N/A          ; |vgavisual|vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo                                                                                                                                         ; vga_system.qsys ;
; Altera ; altera_merlin_burst_adapter        ; 19.1    ; N/A          ; N/A          ; |vgavisual|vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter                                                                                                                                    ; vga_system.qsys ;
; Altera ; altera_merlin_width_adapter        ; 19.1    ; N/A          ; N/A          ; |vgavisual|vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter                                                                                                                                ; vga_system.qsys ;
; Altera ; altera_merlin_width_adapter        ; 19.1    ; N/A          ; N/A          ; |vgavisual|vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter                                                                                                                                ; vga_system.qsys ;
; Altera ; altera_merlin_slave_translator     ; 19.1    ; N/A          ; N/A          ; |vgavisual|vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:new_sdram_controller_0_s1_translator                                                                                                                                    ; vga_system.qsys ;
; Altera ; altera_merlin_master_agent         ; 19.1    ; N/A          ; N/A          ; |vgavisual|vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent                                                                                                                                              ; vga_system.qsys ;
; Altera ; altera_merlin_master_translator    ; 19.1    ; N/A          ; N/A          ; |vgavisual|vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator                                                                                                                                    ; vga_system.qsys ;
; Altera ; altera_merlin_slave_agent          ; 19.1    ; N/A          ; N/A          ; |vgavisual|vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent                                                                                                                                           ; vga_system.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 19.1    ; N/A          ; N/A          ; |vgavisual|vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo                                                                                                                                      ; vga_system.qsys ;
; Altera ; altera_merlin_slave_translator     ; 19.1    ; N/A          ; N/A          ; |vgavisual|vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator                                                                                                                                 ; vga_system.qsys ;
; Altera ; altera_merlin_master_agent         ; 19.1    ; N/A          ; N/A          ; |vgavisual|vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent                                                                                                                                       ; vga_system.qsys ;
; Altera ; altera_merlin_master_translator    ; 19.1    ; N/A          ; N/A          ; |vgavisual|vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator                                                                                                                             ; vga_system.qsys ;
; Altera ; altera_merlin_slave_agent          ; 19.1    ; N/A          ; N/A          ; |vgavisual|vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent                                                                                                                                                    ; vga_system.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 19.1    ; N/A          ; N/A          ; |vgavisual|vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo                                                                                                                                               ; vga_system.qsys ;
; Altera ; altera_merlin_slave_translator     ; 19.1    ; N/A          ; N/A          ; |vgavisual|vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator                                                                                                                                          ; vga_system.qsys ;
; Altera ; altera_merlin_router               ; 19.1    ; N/A          ; N/A          ; |vgavisual|vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|vga_system_mm_interconnect_0_router:router                                                                                                                                                             ; vga_system.qsys ;
; Altera ; altera_merlin_router               ; 19.1    ; N/A          ; N/A          ; |vgavisual|vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|vga_system_mm_interconnect_0_router_001:router_001                                                                                                                                                     ; vga_system.qsys ;
; Altera ; altera_merlin_router               ; 19.1    ; N/A          ; N/A          ; |vgavisual|vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|vga_system_mm_interconnect_0_router_002:router_002                                                                                                                                                     ; vga_system.qsys ;
; Altera ; altera_merlin_router               ; 19.1    ; N/A          ; N/A          ; |vgavisual|vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|vga_system_mm_interconnect_0_router_003:router_003                                                                                                                                                     ; vga_system.qsys ;
; Altera ; altera_merlin_router               ; 19.1    ; N/A          ; N/A          ; |vgavisual|vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|vga_system_mm_interconnect_0_router_002:router_004                                                                                                                                                     ; vga_system.qsys ;
; Altera ; altera_merlin_router               ; 19.1    ; N/A          ; N/A          ; |vgavisual|vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|vga_system_mm_interconnect_0_router_005:router_005                                                                                                                                                     ; vga_system.qsys ;
; Altera ; altera_merlin_router               ; 19.1    ; N/A          ; N/A          ; |vgavisual|vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|vga_system_mm_interconnect_0_router_002:router_006                                                                                                                                                     ; vga_system.qsys ;
; Altera ; altera_merlin_router               ; 19.1    ; N/A          ; N/A          ; |vgavisual|vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|vga_system_mm_interconnect_0_router_003:router_007                                                                                                                                                     ; vga_system.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 19.1    ; N/A          ; N/A          ; |vgavisual|vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|vga_system_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                       ; vga_system.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 19.1    ; N/A          ; N/A          ; |vgavisual|vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|vga_system_mm_interconnect_0_rsp_demux_001:rsp_demux_001                                                                                                                                               ; vga_system.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 19.1    ; N/A          ; N/A          ; |vgavisual|vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|vga_system_mm_interconnect_0_rsp_demux:rsp_demux_002                                                                                                                                                   ; vga_system.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 19.1    ; N/A          ; N/A          ; |vgavisual|vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|vga_system_mm_interconnect_0_rsp_demux_001:rsp_demux_003                                                                                                                                               ; vga_system.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 19.1    ; N/A          ; N/A          ; |vgavisual|vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|vga_system_mm_interconnect_0_rsp_demux:rsp_demux_004                                                                                                                                                   ; vga_system.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 19.1    ; N/A          ; N/A          ; |vgavisual|vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|vga_system_mm_interconnect_0_rsp_demux_001:rsp_demux_005                                                                                                                                               ; vga_system.qsys ;
; Altera ; altera_merlin_multiplexer          ; 19.1    ; N/A          ; N/A          ; |vgavisual|vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|vga_system_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                           ; vga_system.qsys ;
; Altera ; altera_merlin_multiplexer          ; 19.1    ; N/A          ; N/A          ; |vgavisual|vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|vga_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                   ; vga_system.qsys ;
; Altera ; altera_merlin_slave_agent          ; 19.1    ; N/A          ; N/A          ; |vgavisual|vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent                                                                                                                                                             ; vga_system.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 19.1    ; N/A          ; N/A          ; |vgavisual|vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo                                                                                                                                                        ; vga_system.qsys ;
; Altera ; altera_merlin_slave_translator     ; 19.1    ; N/A          ; N/A          ; |vgavisual|vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator                                                                                                                                                   ; vga_system.qsys ;
; Altera ; altera_merlin_slave_agent          ; 19.1    ; N/A          ; N/A          ; |vgavisual|vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_integrate_0_avalon_slave_0_agent                                                                                                                                         ; vga_system.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 19.1    ; N/A          ; N/A          ; |vgavisual|vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_integrate_0_avalon_slave_0_agent_rsp_fifo                                                                                                                                    ; vga_system.qsys ;
; Altera ; altera_merlin_slave_translator     ; 19.1    ; N/A          ; N/A          ; |vgavisual|vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_integrate_0_avalon_slave_0_translator                                                                                                                               ; vga_system.qsys ;
; Altera ; altera_avalon_new_sdram_controller ; 19.1    ; N/A          ; N/A          ; |vgavisual|vga_system:u0|vga_system_new_sdram_controller_0:new_sdram_controller_0                                                                                                                                                                                              ; vga_system.qsys ;
; Altera ; altera_nios2_gen2                  ; 19.1    ; N/A          ; N/A          ; |vgavisual|vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0                                                                                                                                                                                                                  ; vga_system.qsys ;
; Altera ; altera_nios2_gen2_unit             ; 19.1    ; N/A          ; N/A          ; |vgavisual|vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu                                                                                                                                                                                  ; vga_system.qsys ;
; Altera ; altera_avalon_onchip_memory2       ; 19.1    ; N/A          ; N/A          ; |vgavisual|vga_system:u0|vga_system_onchip_memory2_0:onchip_memory2_0                                                                                                                                                                                                          ; vga_system.qsys ;
; Altera ; altera_pll                         ; 19.1    ; N/A          ; N/A          ; |vgavisual|vga_system:u0|vga_system_pll_0:pll_0                                                                                                                                                                                                                                ; vga_system.qsys ;
; Altera ; altera_reset_controller            ; 19.1    ; N/A          ; N/A          ; |vgavisual|vga_system:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                ; vga_system.qsys ;
; Altera ; altera_reset_controller            ; 19.1    ; N/A          ; N/A          ; |vgavisual|vga_system:u0|altera_reset_controller:rst_controller_001                                                                                                                                                                                                            ; vga_system.qsys ;
; Altera ; altera_avalon_timer                ; 19.1    ; N/A          ; N/A          ; |vgavisual|vga_system:u0|vga_system_timer_0:timer_0                                                                                                                                                                                                                            ; vga_system.qsys ;
+--------+------------------------------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |vgavisual|vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|vga_system_nios2_gen2_0_cpu_nios2_oci:the_vga_system_nios2_gen2_0_cpu_nios2_oci|vga_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_system_nios2_gen2_0_cpu_debug_slave_wrapper|vga_system_nios2_gen2_0_cpu_debug_slave_tck:the_vga_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize ;
+------------+------------+------------+------------+------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name       ; DRsize.101 ; DRsize.100 ; DRsize.011 ; DRsize.010 ; DRsize.001 ; DRsize.000                                                                                                                                                                                                                                                                                                             ;
+------------+------------+------------+------------+------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRsize.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                                                                                                                                                                                                                                                                                                                      ;
; DRsize.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                                                                                                                                                                                                                                                                                                                      ;
; DRsize.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                                                                                                                                                                                                                                                                                                                      ;
; DRsize.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                                                      ;
; DRsize.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                                                      ;
; DRsize.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                                                      ;
+------------+------------+------------+------------+------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------+
; State Machine - |vgavisual|vga_system:u0|vga_system_new_sdram_controller_0:new_sdram_controller_0|m_next ;
+------------------+------------------+------------------+------------------+------------------------------+
; Name             ; m_next.010000000 ; m_next.000010000 ; m_next.000001000 ; m_next.000000001             ;
+------------------+------------------+------------------+------------------+------------------------------+
; m_next.000000001 ; 0                ; 0                ; 0                ; 0                            ;
; m_next.000001000 ; 0                ; 0                ; 1                ; 1                            ;
; m_next.000010000 ; 0                ; 1                ; 0                ; 1                            ;
; m_next.010000000 ; 1                ; 0                ; 0                ; 1                            ;
+------------------+------------------+------------------+------------------+------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |vgavisual|vga_system:u0|vga_system_new_sdram_controller_0:new_sdram_controller_0|m_state                                                                                             ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; Name              ; m_state.100000000 ; m_state.010000000 ; m_state.001000000 ; m_state.000100000 ; m_state.000010000 ; m_state.000001000 ; m_state.000000100 ; m_state.000000010 ; m_state.000000001 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; m_state.000000001 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ;
; m_state.000000010 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 1                 ;
; m_state.000000100 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 1                 ;
; m_state.000001000 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 1                 ;
; m_state.000010000 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.000100000 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.001000000 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.010000000 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.100000000 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------+
; State Machine - |vgavisual|vga_system:u0|vga_system_new_sdram_controller_0:new_sdram_controller_0|i_next ;
+------------+------------+------------+------------+------------------------------------------------------+
; Name       ; i_next.111 ; i_next.101 ; i_next.010 ; i_next.000                                           ;
+------------+------------+------------+------------+------------------------------------------------------+
; i_next.000 ; 0          ; 0          ; 0          ; 0                                                    ;
; i_next.010 ; 0          ; 0          ; 1          ; 1                                                    ;
; i_next.101 ; 0          ; 1          ; 0          ; 1                                                    ;
; i_next.111 ; 1          ; 0          ; 0          ; 1                                                    ;
+------------+------------+------------+------------+------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------+
; State Machine - |vgavisual|vga_system:u0|vga_system_new_sdram_controller_0:new_sdram_controller_0|i_state ;
+-------------+-------------+-------------+-------------+-------------+-------------+-----------------------+
; Name        ; i_state.111 ; i_state.101 ; i_state.011 ; i_state.010 ; i_state.001 ; i_state.000           ;
+-------------+-------------+-------------+-------------+-------------+-------------+-----------------------+
; i_state.000 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0                     ;
; i_state.001 ; 0           ; 0           ; 0           ; 0           ; 1           ; 1                     ;
; i_state.010 ; 0           ; 0           ; 0           ; 1           ; 0           ; 1                     ;
; i_state.011 ; 0           ; 0           ; 1           ; 0           ; 0           ; 1                     ;
; i_state.101 ; 0           ; 1           ; 0           ; 0           ; 0           ; 1                     ;
; i_state.111 ; 1           ; 0           ; 0           ; 0           ; 0           ; 1                     ;
+-------------+-------------+-------------+-------------+-------------+-------------+-----------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                                                                                                                                                         ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|vga_system_nios2_gen2_0_cpu_nios2_oci:the_vga_system_nios2_gen2_0_cpu_nios2_oci|vga_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_system_nios2_gen2_0_cpu_debug_slave_wrapper|vga_system_nios2_gen2_0_cpu_debug_slave_tck:the_vga_system_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]       ; yes                                                              ; yes                                        ;
; vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|vga_system_nios2_gen2_0_cpu_nios2_oci:the_vga_system_nios2_gen2_0_cpu_nios2_oci|vga_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_system_nios2_gen2_0_cpu_debug_slave_wrapper|vga_system_nios2_gen2_0_cpu_debug_slave_tck:the_vga_system_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; vga_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; vga_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; vga_system:u0|vga_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:vga_system_jtag_uart_0_alt_jtag_atlantic|rvalid                                                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; vga_system:u0|vga_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:vga_system_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; vga_system:u0|vga_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:vga_system_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|vga_system_nios2_gen2_0_cpu_nios2_oci:the_vga_system_nios2_gen2_0_cpu_nios2_oci|vga_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_system_nios2_gen2_0_cpu_debug_slave_wrapper|vga_system_nios2_gen2_0_cpu_debug_slave_tck:the_vga_system_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1        ; yes                                                              ; yes                                        ;
; vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|vga_system_nios2_gen2_0_cpu_nios2_oci:the_vga_system_nios2_gen2_0_cpu_nios2_oci|vga_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_system_nios2_gen2_0_cpu_debug_slave_wrapper|vga_system_nios2_gen2_0_cpu_debug_slave_tck:the_vga_system_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; vga_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; vga_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; vga_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; vga_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; vga_system:u0|vga_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:vga_system_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; vga_system:u0|vga_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:vga_system_jtag_uart_0_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; vga_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|vga_system_nios2_gen2_0_cpu_nios2_oci:the_vga_system_nios2_gen2_0_cpu_nios2_oci|vga_system_nios2_gen2_0_cpu_nios2_oci_debug:the_vga_system_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                            ; yes                                                              ; yes                                        ;
; vga_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; vga_system:u0|vga_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:vga_system_jtag_uart_0_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; vga_system:u0|vga_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:vga_system_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; vga_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; vga_system:u0|vga_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:vga_system_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|vga_system_nios2_gen2_0_cpu_nios2_oci:the_vga_system_nios2_gen2_0_cpu_nios2_oci|vga_system_nios2_gen2_0_cpu_nios2_oci_debug:the_vga_system_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                             ; yes                                                              ; yes                                        ;
; vga_system:u0|vga_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:vga_system_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; vga_system:u0|vga_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:vga_system_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; vga_system:u0|vga_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:vga_system_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; vga_system:u0|vga_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:vga_system_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; vga_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; vga_system:u0|vga_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:vga_system_jtag_uart_0_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; vga_system:u0|vga_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:vga_system_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|vga_system_nios2_gen2_0_cpu_nios2_oci:the_vga_system_nios2_gen2_0_cpu_nios2_oci|vga_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_system_nios2_gen2_0_cpu_debug_slave_wrapper|vga_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_vga_system_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|vga_system_nios2_gen2_0_cpu_nios2_oci:the_vga_system_nios2_gen2_0_cpu_nios2_oci|vga_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_system_nios2_gen2_0_cpu_debug_slave_wrapper|vga_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_vga_system_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; yes                                                              ; yes                                        ;
; vga_system:u0|vga_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:vga_system_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; vga_system:u0|vga_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:vga_system_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; vga_system:u0|vga_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:vga_system_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; vga_system:u0|vga_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:vga_system_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; vga_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; vga_system:u0|vga_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:vga_system_jtag_uart_0_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; vga_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|vga_system_nios2_gen2_0_cpu_nios2_oci:the_vga_system_nios2_gen2_0_cpu_nios2_oci|vga_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_system_nios2_gen2_0_cpu_debug_slave_wrapper|vga_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_vga_system_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|vga_system_nios2_gen2_0_cpu_nios2_oci:the_vga_system_nios2_gen2_0_cpu_nios2_oci|vga_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_system_nios2_gen2_0_cpu_debug_slave_wrapper|vga_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_vga_system_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ; yes                                                              ; yes                                        ;
; vga_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; vga_system:u0|vga_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:vga_system_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; vga_system:u0|vga_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:vga_system_jtag_uart_0_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; vga_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; vga_system:u0|vga_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:vga_system_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; vga_system:u0|vga_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:vga_system_jtag_uart_0_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; vga_system:u0|vga_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:vga_system_jtag_uart_0_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; vga_system:u0|vga_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:vga_system_jtag_uart_0_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; vga_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; vga_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; vga_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; vga_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; Total number of protected registers is 53                                                                                                                                                                                                                                                                                                                                                                                             ;                                                                  ;                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                                                                 ; Reason for Removal                                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|p0_use_reg                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                      ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|vga_system_mm_interconnect_0_cmd_mux:cmd_mux_004|locked[0,1]                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|vga_system_mm_interconnect_0_cmd_mux:cmd_mux_002|locked[0,1]                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|vga_system_mm_interconnect_0_cmd_mux:cmd_mux|locked[0,1]                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|av_chipselect_pre                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|av_chipselect_pre                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_integrate_0_avalon_slave_0_translator|av_readdata_pre[0..31]                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[11,23..31]                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_chipselect_pre                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|W_rf_ecc_recoverable_valid                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|W1_rf_ecc_recoverable_valid                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|W_rf_ecc_unrecoverable_valid                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|W_ienable_reg[2..31]                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|W_ipending_reg[2..31]                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|W_cdsr_reg[0..31]                                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|R_ctrl_custom                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|R_ctrl_crst                                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|R_ctrl_ld_ex                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|R_ctrl_st_ex                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|vga_system_nios2_gen2_0_cpu_nios2_oci:the_vga_system_nios2_gen2_0_cpu_nios2_oci|vga_system_nios2_gen2_0_cpu_nios2_oci_im:the_vga_system_nios2_gen2_0_cpu_nios2_oci_im|trc_wrap                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|vga_system_nios2_gen2_0_cpu_nios2_oci:the_vga_system_nios2_gen2_0_cpu_nios2_oci|vga_system_nios2_gen2_0_cpu_nios2_oci_im:the_vga_system_nios2_gen2_0_cpu_nios2_oci_im|trc_im_addr[0..6]                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|vga_system_nios2_gen2_0_cpu_nios2_oci:the_vga_system_nios2_gen2_0_cpu_nios2_oci|vga_system_nios2_gen2_0_cpu_nios2_oci_dbrk:the_vga_system_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|vga_system_nios2_gen2_0_cpu_nios2_oci:the_vga_system_nios2_gen2_0_cpu_nios2_oci|vga_system_nios2_gen2_0_cpu_nios2_oci_dbrk:the_vga_system_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|vga_system_nios2_gen2_0_cpu_nios2_oci:the_vga_system_nios2_gen2_0_cpu_nios2_oci|vga_system_nios2_gen2_0_cpu_nios2_oci_dbrk:the_vga_system_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_goto0                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|vga_system_nios2_gen2_0_cpu_nios2_oci:the_vga_system_nios2_gen2_0_cpu_nios2_oci|vga_system_nios2_gen2_0_cpu_nios2_oci_xbrk:the_vga_system_nios2_gen2_0_cpu_nios2_oci_xbrk|xbrk_break                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; vga_system:u0|vga_system_new_sdram_controller_0:new_sdram_controller_0|i_addr[4,5]                                                                                                                                                                                                                                                                                            ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][69]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][69]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][69]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][69]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][69]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][68]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][68]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][68]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][68]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][68]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][67]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][67]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][67]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][67]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][67]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][67]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][67]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_integrate_0_avalon_slave_0_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_integrate_0_avalon_slave_0_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_integrate_0_avalon_slave_0_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|W_control_rd_data[2..31]                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|p0_reg_endofpacket                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|p0_reg_data_field[0..15]                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|p0_reg_address_field[1]                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|p0_reg_byte_cnt_field[0..2]                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|p0_reg_channel[0]                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|p0_reg_ori_burst_size[0..2]                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][69]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][68]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][67]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_integrate_0_avalon_slave_0_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_integrate_0_avalon_slave_0_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_integrate_0_avalon_slave_0_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|vga_system_nios2_gen2_0_cpu_nios2_oci:the_vga_system_nios2_gen2_0_cpu_nios2_oci|vga_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_vga_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[2]                                                                                               ; Merged with vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|vga_system_nios2_gen2_0_cpu_nios2_oci:the_vga_system_nios2_gen2_0_cpu_nios2_oci|vga_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_vga_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[3]                                                                                               ;
; vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|vga_system_nios2_gen2_0_cpu_nios2_oci:the_vga_system_nios2_gen2_0_cpu_nios2_oci|vga_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_vga_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[3]                                                                                               ; Merged with vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|vga_system_nios2_gen2_0_cpu_nios2_oci:the_vga_system_nios2_gen2_0_cpu_nios2_oci|vga_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_vga_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[4]                                                                                               ;
; vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|vga_system_nios2_gen2_0_cpu_nios2_oci:the_vga_system_nios2_gen2_0_cpu_nios2_oci|vga_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_vga_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[4]                                                                                               ; Merged with vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|vga_system_nios2_gen2_0_cpu_nios2_oci:the_vga_system_nios2_gen2_0_cpu_nios2_oci|vga_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_vga_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[5]                                                                                               ;
; vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|vga_system_nios2_gen2_0_cpu_nios2_oci:the_vga_system_nios2_gen2_0_cpu_nios2_oci|vga_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_vga_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[5]                                                                                               ; Merged with vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|vga_system_nios2_gen2_0_cpu_nios2_oci:the_vga_system_nios2_gen2_0_cpu_nios2_oci|vga_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_vga_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[6]                                                                                               ;
; vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|vga_system_nios2_gen2_0_cpu_nios2_oci:the_vga_system_nios2_gen2_0_cpu_nios2_oci|vga_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_vga_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[6]                                                                                               ; Merged with vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|vga_system_nios2_gen2_0_cpu_nios2_oci:the_vga_system_nios2_gen2_0_cpu_nios2_oci|vga_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_vga_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[7]                                                                                               ;
; vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|vga_system_nios2_gen2_0_cpu_nios2_oci:the_vga_system_nios2_gen2_0_cpu_nios2_oci|vga_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_vga_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[7]                                                                                               ; Merged with vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|vga_system_nios2_gen2_0_cpu_nios2_oci:the_vga_system_nios2_gen2_0_cpu_nios2_oci|vga_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_vga_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[8]                                                                                               ;
; vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|vga_system_nios2_gen2_0_cpu_nios2_oci:the_vga_system_nios2_gen2_0_cpu_nios2_oci|vga_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_vga_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[8]                                                                                               ; Merged with vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|vga_system_nios2_gen2_0_cpu_nios2_oci:the_vga_system_nios2_gen2_0_cpu_nios2_oci|vga_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_vga_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[9]                                                                                               ;
; vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|vga_system_nios2_gen2_0_cpu_nios2_oci:the_vga_system_nios2_gen2_0_cpu_nios2_oci|vga_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_vga_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[9]                                                                                               ; Merged with vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|vga_system_nios2_gen2_0_cpu_nios2_oci:the_vga_system_nios2_gen2_0_cpu_nios2_oci|vga_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_vga_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                              ;
; vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|vga_system_nios2_gen2_0_cpu_nios2_oci:the_vga_system_nios2_gen2_0_cpu_nios2_oci|vga_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_vga_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                              ; Merged with vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|vga_system_nios2_gen2_0_cpu_nios2_oci:the_vga_system_nios2_gen2_0_cpu_nios2_oci|vga_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_vga_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[11]                                                                                              ;
; vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|vga_system_nios2_gen2_0_cpu_nios2_oci:the_vga_system_nios2_gen2_0_cpu_nios2_oci|vga_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_vga_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[11]                                                                                              ; Merged with vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|vga_system_nios2_gen2_0_cpu_nios2_oci:the_vga_system_nios2_gen2_0_cpu_nios2_oci|vga_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_vga_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[12]                                                                                              ;
; vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|vga_system_nios2_gen2_0_cpu_nios2_oci:the_vga_system_nios2_gen2_0_cpu_nios2_oci|vga_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_vga_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[12]                                                                                              ; Merged with vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|vga_system_nios2_gen2_0_cpu_nios2_oci:the_vga_system_nios2_gen2_0_cpu_nios2_oci|vga_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_vga_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[13]                                                                                              ;
; vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|vga_system_nios2_gen2_0_cpu_nios2_oci:the_vga_system_nios2_gen2_0_cpu_nios2_oci|vga_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_vga_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[13]                                                                                              ; Merged with vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|vga_system_nios2_gen2_0_cpu_nios2_oci:the_vga_system_nios2_gen2_0_cpu_nios2_oci|vga_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_vga_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[14]                                                                                              ;
; vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|vga_system_nios2_gen2_0_cpu_nios2_oci:the_vga_system_nios2_gen2_0_cpu_nios2_oci|vga_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_vga_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[14]                                                                                              ; Merged with vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|vga_system_nios2_gen2_0_cpu_nios2_oci:the_vga_system_nios2_gen2_0_cpu_nios2_oci|vga_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_vga_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[15]                                                                                              ;
; vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|vga_system_nios2_gen2_0_cpu_nios2_oci:the_vga_system_nios2_gen2_0_cpu_nios2_oci|vga_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_vga_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[15]                                                                                              ; Merged with vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|vga_system_nios2_gen2_0_cpu_nios2_oci:the_vga_system_nios2_gen2_0_cpu_nios2_oci|vga_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_vga_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[16]                                                                                              ;
; vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|vga_system_nios2_gen2_0_cpu_nios2_oci:the_vga_system_nios2_gen2_0_cpu_nios2_oci|vga_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_vga_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[16]                                                                                              ; Merged with vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|vga_system_nios2_gen2_0_cpu_nios2_oci:the_vga_system_nios2_gen2_0_cpu_nios2_oci|vga_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_vga_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[17]                                                                                              ;
; vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|vga_system_nios2_gen2_0_cpu_nios2_oci:the_vga_system_nios2_gen2_0_cpu_nios2_oci|vga_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_vga_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[17]                                                                                              ; Merged with vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|vga_system_nios2_gen2_0_cpu_nios2_oci:the_vga_system_nios2_gen2_0_cpu_nios2_oci|vga_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_vga_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[18]                                                                                              ;
; vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|vga_system_nios2_gen2_0_cpu_nios2_oci:the_vga_system_nios2_gen2_0_cpu_nios2_oci|vga_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_vga_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[18]                                                                                              ; Merged with vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|vga_system_nios2_gen2_0_cpu_nios2_oci:the_vga_system_nios2_gen2_0_cpu_nios2_oci|vga_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_vga_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[19]                                                                                              ;
; vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|vga_system_nios2_gen2_0_cpu_nios2_oci:the_vga_system_nios2_gen2_0_cpu_nios2_oci|vga_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_vga_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[19]                                                                                              ; Merged with vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|vga_system_nios2_gen2_0_cpu_nios2_oci:the_vga_system_nios2_gen2_0_cpu_nios2_oci|vga_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_vga_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[20]                                                                                              ;
; vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|vga_system_nios2_gen2_0_cpu_nios2_oci:the_vga_system_nios2_gen2_0_cpu_nios2_oci|vga_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_vga_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[20]                                                                                              ; Merged with vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|vga_system_nios2_gen2_0_cpu_nios2_oci:the_vga_system_nios2_gen2_0_cpu_nios2_oci|vga_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_vga_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[21]                                                                                              ;
; vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|vga_system_nios2_gen2_0_cpu_nios2_oci:the_vga_system_nios2_gen2_0_cpu_nios2_oci|vga_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_vga_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[21]                                                                                              ; Merged with vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|vga_system_nios2_gen2_0_cpu_nios2_oci:the_vga_system_nios2_gen2_0_cpu_nios2_oci|vga_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_vga_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[22]                                                                                              ;
; vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|vga_system_nios2_gen2_0_cpu_nios2_oci:the_vga_system_nios2_gen2_0_cpu_nios2_oci|vga_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_vga_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[22]                                                                                              ; Merged with vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|vga_system_nios2_gen2_0_cpu_nios2_oci:the_vga_system_nios2_gen2_0_cpu_nios2_oci|vga_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_vga_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[23]                                                                                              ;
; vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|vga_system_nios2_gen2_0_cpu_nios2_oci:the_vga_system_nios2_gen2_0_cpu_nios2_oci|vga_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_vga_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[23]                                                                                              ; Merged with vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|vga_system_nios2_gen2_0_cpu_nios2_oci:the_vga_system_nios2_gen2_0_cpu_nios2_oci|vga_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_vga_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[24]                                                                                              ;
; vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|vga_system_nios2_gen2_0_cpu_nios2_oci:the_vga_system_nios2_gen2_0_cpu_nios2_oci|vga_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_vga_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[24]                                                                                              ; Merged with vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|vga_system_nios2_gen2_0_cpu_nios2_oci:the_vga_system_nios2_gen2_0_cpu_nios2_oci|vga_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_vga_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[25]                                                                                              ;
; vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|vga_system_nios2_gen2_0_cpu_nios2_oci:the_vga_system_nios2_gen2_0_cpu_nios2_oci|vga_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_vga_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[25]                                                                                              ; Merged with vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|vga_system_nios2_gen2_0_cpu_nios2_oci:the_vga_system_nios2_gen2_0_cpu_nios2_oci|vga_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_vga_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[26]                                                                                              ;
; vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|vga_system_nios2_gen2_0_cpu_nios2_oci:the_vga_system_nios2_gen2_0_cpu_nios2_oci|vga_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_vga_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[26]                                                                                              ; Merged with vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|vga_system_nios2_gen2_0_cpu_nios2_oci:the_vga_system_nios2_gen2_0_cpu_nios2_oci|vga_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_vga_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[27]                                                                                              ;
; vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|vga_system_nios2_gen2_0_cpu_nios2_oci:the_vga_system_nios2_gen2_0_cpu_nios2_oci|vga_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_vga_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[27]                                                                                              ; Merged with vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|vga_system_nios2_gen2_0_cpu_nios2_oci:the_vga_system_nios2_gen2_0_cpu_nios2_oci|vga_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_vga_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[28]                                                                                              ;
; vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|vga_system_nios2_gen2_0_cpu_nios2_oci:the_vga_system_nios2_gen2_0_cpu_nios2_oci|vga_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_vga_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[28]                                                                                              ; Merged with vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|vga_system_nios2_gen2_0_cpu_nios2_oci:the_vga_system_nios2_gen2_0_cpu_nios2_oci|vga_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_vga_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[29]                                                                                              ;
; vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|vga_system_nios2_gen2_0_cpu_nios2_oci:the_vga_system_nios2_gen2_0_cpu_nios2_oci|vga_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_vga_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[29]                                                                                              ; Merged with vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|vga_system_nios2_gen2_0_cpu_nios2_oci:the_vga_system_nios2_gen2_0_cpu_nios2_oci|vga_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_vga_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[30]                                                                                              ;
; vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|vga_system_nios2_gen2_0_cpu_nios2_oci:the_vga_system_nios2_gen2_0_cpu_nios2_oci|vga_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_vga_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[30]                                                                                              ; Merged with vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|vga_system_nios2_gen2_0_cpu_nios2_oci:the_vga_system_nios2_gen2_0_cpu_nios2_oci|vga_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_vga_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31]                                                                                              ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|byteen_reg[2]                                                                                                                                                                                                                            ; Merged with vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|byteen_reg[3]                                                                                                                                                                                                                            ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                                       ; Merged with vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                       ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                       ; Merged with vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                       ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                              ; Merged with vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                              ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                              ; Merged with vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                              ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                              ; Merged with vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                              ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                              ; Merged with vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                              ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][83]                                                                                                                                                                                                                                        ; Merged with vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][85]                                                                                                                                                                                                                                        ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][60]                                                                                                                                                                                                                                        ; Merged with vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][85]                                                                                                                                                                                                                                        ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][46]                                                                                                                                                                                                                                        ; Merged with vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][85]                                                                                                                                                                                                                                        ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][54]                                                                                                                                                                                                                                        ; Merged with vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][85]                                                                                                                                                                                                                                        ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][52]                                                                                                                                                                                                                                        ; Merged with vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][85]                                                                                                                                                                                                                                        ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][57]                                                                                                                                                                                                                                        ; Merged with vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][84]                                                                                                                                                                                                                                        ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][53]                                                                                                                                                                                                                                        ; Merged with vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][84]                                                                                                                                                                                                                                        ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][55]                                                                                                                                                                                                                                        ; Merged with vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][84]                                                                                                                                                                                                                                        ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][56]                                                                                                                                                                                                                                        ; Merged with vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][84]                                                                                                                                                                                                                                        ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                     ; Merged with vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                     ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                     ; Merged with vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                     ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                     ; Merged with vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                     ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                     ; Merged with vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                     ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_integrate_0_avalon_slave_0_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                   ; Merged with vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_integrate_0_avalon_slave_0_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                   ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_integrate_0_avalon_slave_0_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                   ; Merged with vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_integrate_0_avalon_slave_0_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                   ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                    ; Merged with vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                    ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                    ; Merged with vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                    ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                    ; Merged with vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                    ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                    ; Merged with vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                    ;
; vga_system:u0|vga_system_new_sdram_controller_0:new_sdram_controller_0|i_addr[0..3,6..11]                                                                                                                                                                                                                                                                                     ; Merged with vga_system:u0|vga_system_new_sdram_controller_0:new_sdram_controller_0|i_addr[12]                                                                                                                                                                                                                                                                                             ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest                                                                                                                                                                                                                                       ; Merged with vga_system:u0|vga_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:vga_system_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                              ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent|hold_waitrequest                                                                                                                                                                                                                                ; Merged with vga_system:u0|vga_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:vga_system_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                              ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|waitrequest_reset_override                                                                                                                                                                                                               ; Merged with vga_system:u0|vga_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:vga_system_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                              ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|waitrequest_reset_override                                                                                                                                                                                                                ; Merged with vga_system:u0|vga_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:vga_system_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                              ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                                  ; Merged with vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                         ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_integrate_0_avalon_slave_0_translator|waitrequest_reset_override                                                                                                                                                                                                              ; Merged with vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                         ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                    ; Merged with vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                    ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                    ; Merged with vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                    ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                    ; Merged with vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                    ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                    ; Merged with vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                    ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                     ; Merged with vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                     ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                     ; Merged with vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                     ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                     ; Merged with vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                     ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                     ; Merged with vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                     ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                              ; Merged with vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                              ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                              ; Merged with vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                              ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                              ; Merged with vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                              ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                              ; Merged with vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                              ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][52]                                                                                                                                                                                                                                        ; Merged with vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][46]                                                                                                                                                                                                                                        ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                                                                        ; Merged with vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][46]                                                                                                                                                                                                                                        ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][60]                                                                                                                                                                                                                                        ; Merged with vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][46]                                                                                                                                                                                                                                        ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][83]                                                                                                                                                                                                                                        ; Merged with vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][46]                                                                                                                                                                                                                                        ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                                        ; Merged with vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][46]                                                                                                                                                                                                                                        ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][55]                                                                                                                                                                                                                                        ; Merged with vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                        ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                                                                        ; Merged with vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                        ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                                                                        ; Merged with vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                        ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                                                                        ; Merged with vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                        ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_integrate_0_avalon_slave_0_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                   ; Merged with vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_integrate_0_avalon_slave_0_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                   ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_integrate_0_avalon_slave_0_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                   ; Merged with vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_integrate_0_avalon_slave_0_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                   ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                                       ; Merged with vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                       ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                                       ; Merged with vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                       ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][52]                                                                                                                                                                                                                                        ; Merged with vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][46]                                                                                                                                                                                                                                        ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][54]                                                                                                                                                                                                                                        ; Merged with vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][46]                                                                                                                                                                                                                                        ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                                                        ; Merged with vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][46]                                                                                                                                                                                                                                        ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                                                                        ; Merged with vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][46]                                                                                                                                                                                                                                        ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                        ; Merged with vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][46]                                                                                                                                                                                                                                        ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][55]                                                                                                                                                                                                                                        ; Merged with vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][53]                                                                                                                                                                                                                                        ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][56]                                                                                                                                                                                                                                        ; Merged with vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][53]                                                                                                                                                                                                                                        ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][57]                                                                                                                                                                                                                                        ; Merged with vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][53]                                                                                                                                                                                                                                        ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                                                        ; Merged with vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][53]                                                                                                                                                                                                                                        ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][52]                                                                                                                                                                                                                                        ; Merged with vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][46]                                                                                                                                                                                                                                        ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][54]                                                                                                                                                                                                                                        ; Merged with vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][46]                                                                                                                                                                                                                                        ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][60]                                                                                                                                                                                                                                        ; Merged with vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][46]                                                                                                                                                                                                                                        ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][83]                                                                                                                                                                                                                                        ; Merged with vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][46]                                                                                                                                                                                                                                        ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][85]                                                                                                                                                                                                                                        ; Merged with vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][46]                                                                                                                                                                                                                                        ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][55]                                                                                                                                                                                                                                        ; Merged with vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][53]                                                                                                                                                                                                                                        ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][56]                                                                                                                                                                                                                                        ; Merged with vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][53]                                                                                                                                                                                                                                        ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][57]                                                                                                                                                                                                                                        ; Merged with vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][53]                                                                                                                                                                                                                                        ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][84]                                                                                                                                                                                                                                        ; Merged with vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][53]                                                                                                                                                                                                                                        ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][52]                                                                                                                                                                                                                                        ; Merged with vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][46]                                                                                                                                                                                                                                        ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][54]                                                                                                                                                                                                                                        ; Merged with vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][46]                                                                                                                                                                                                                                        ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][60]                                                                                                                                                                                                                                        ; Merged with vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][46]                                                                                                                                                                                                                                        ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][83]                                                                                                                                                                                                                                        ; Merged with vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][46]                                                                                                                                                                                                                                        ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][85]                                                                                                                                                                                                                                        ; Merged with vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][46]                                                                                                                                                                                                                                        ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][55]                                                                                                                                                                                                                                        ; Merged with vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][53]                                                                                                                                                                                                                                        ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][56]                                                                                                                                                                                                                                        ; Merged with vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][53]                                                                                                                                                                                                                                        ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][57]                                                                                                                                                                                                                                        ; Merged with vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][53]                                                                                                                                                                                                                                        ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][84]                                                                                                                                                                                                                                        ; Merged with vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][53]                                                                                                                                                                                                                                        ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][52]                                                                                                                                                                                                                                        ; Merged with vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][46]                                                                                                                                                                                                                                        ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][54]                                                                                                                                                                                                                                        ; Merged with vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][46]                                                                                                                                                                                                                                        ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][60]                                                                                                                                                                                                                                        ; Merged with vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][46]                                                                                                                                                                                                                                        ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][83]                                                                                                                                                                                                                                        ; Merged with vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][46]                                                                                                                                                                                                                                        ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][85]                                                                                                                                                                                                                                        ; Merged with vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][46]                                                                                                                                                                                                                                        ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][55]                                                                                                                                                                                                                                        ; Merged with vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][53]                                                                                                                                                                                                                                        ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][56]                                                                                                                                                                                                                                        ; Merged with vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][53]                                                                                                                                                                                                                                        ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][57]                                                                                                                                                                                                                                        ; Merged with vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][53]                                                                                                                                                                                                                                        ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][84]                                                                                                                                                                                                                                        ; Merged with vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][53]                                                                                                                                                                                                                                        ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][52]                                                                                                                                                                                                                                        ; Merged with vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][46]                                                                                                                                                                                                                                        ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][54]                                                                                                                                                                                                                                        ; Merged with vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][46]                                                                                                                                                                                                                                        ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][60]                                                                                                                                                                                                                                        ; Merged with vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][46]                                                                                                                                                                                                                                        ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][83]                                                                                                                                                                                                                                        ; Merged with vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][46]                                                                                                                                                                                                                                        ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][85]                                                                                                                                                                                                                                        ; Merged with vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][46]                                                                                                                                                                                                                                        ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][55]                                                                                                                                                                                                                                        ; Merged with vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][53]                                                                                                                                                                                                                                        ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][56]                                                                                                                                                                                                                                        ; Merged with vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][53]                                                                                                                                                                                                                                        ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][57]                                                                                                                                                                                                                                        ; Merged with vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][53]                                                                                                                                                                                                                                        ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][84]                                                                                                                                                                                                                                        ; Merged with vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][53]                                                                                                                                                                                                                                        ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][52]                                                                                                                                                                                                                                        ; Merged with vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][46]                                                                                                                                                                                                                                        ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][54]                                                                                                                                                                                                                                        ; Merged with vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][46]                                                                                                                                                                                                                                        ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][60]                                                                                                                                                                                                                                        ; Merged with vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][46]                                                                                                                                                                                                                                        ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][83]                                                                                                                                                                                                                                        ; Merged with vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][46]                                                                                                                                                                                                                                        ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][85]                                                                                                                                                                                                                                        ; Merged with vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][46]                                                                                                                                                                                                                                        ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][55]                                                                                                                                                                                                                                        ; Merged with vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][53]                                                                                                                                                                                                                                        ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][56]                                                                                                                                                                                                                                        ; Merged with vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][53]                                                                                                                                                                                                                                        ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][57]                                                                                                                                                                                                                                        ; Merged with vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][53]                                                                                                                                                                                                                                        ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][84]                                                                                                                                                                                                                                        ; Merged with vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][53]                                                                                                                                                                                                                                        ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                        ; Merged with vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                                                                        ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                               ; Merged with vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][59]                                                                                                                                                                                                                                        ; Merged with vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][85]                                                                                                                                                                                                                                        ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][58]                                                                                                                                                                                                                                        ; Merged with vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][84]                                                                                                                                                                                                                                        ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                      ; Merged with vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                                                      ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_integrate_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                    ; Merged with vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_integrate_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                                                    ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                     ; Merged with vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                                                     ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[0]                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|byteen_reg[3]                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][85]                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_integrate_0_avalon_slave_0_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|vga_system_nios2_gen2_0_cpu_nios2_oci:the_vga_system_nios2_gen2_0_cpu_nios2_oci|vga_system_nios2_gen2_0_cpu_nios2_oci_break:the_vga_system_nios2_gen2_0_cpu_nios2_oci_break|trigger_state                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][59]                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][46]                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_integrate_0_avalon_slave_0_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_integrate_0_avalon_slave_0_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_integrate_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_integrate_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][59]                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][46]                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][59]                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][46]                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][59]                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][46]                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][59]                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][46]                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][46]                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][46]                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][18]                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][18]                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][18]                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][18]                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][18]                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][18]                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][18]                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][18]                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|vga_system_nios2_gen2_0_cpu_nios2_oci:the_vga_system_nios2_gen2_0_cpu_nios2_oci|vga_system_nios2_gen2_0_cpu_nios2_oci_dbrk:the_vga_system_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_integrate_0_avalon_slave_0_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|vga_system_nios2_gen2_0_cpu_nios2_oci:the_vga_system_nios2_gen2_0_cpu_nios2_oci|vga_system_nios2_gen2_0_cpu_nios2_oci_break:the_vga_system_nios2_gen2_0_cpu_nios2_oci_break|trigbrktype                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_integrate_0_avalon_slave_0_agent_rsp_fifo|mem[1][104]                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][104]                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][104]                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][104]                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][104]                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_integrate_0_avalon_slave_0_agent_rsp_fifo|mem[0][104]                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][104]                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][104]                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][104]                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][104]                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|vga_system_mm_interconnect_0_cmd_mux:cmd_mux|share_count_zero_flag                                                                                                                                                                                                                                               ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|vga_system_mm_interconnect_0_cmd_mux:cmd_mux_002|share_count_zero_flag                                                                                                                                                                                                                                           ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|vga_system_mm_interconnect_0_cmd_mux:cmd_mux_004|share_count_zero_flag                                                                                                                                                                                                                                           ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|vga_system_mm_interconnect_0_cmd_mux:cmd_mux|share_count[0]                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|vga_system_mm_interconnect_0_cmd_mux:cmd_mux_002|share_count[0]                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|vga_system_mm_interconnect_0_cmd_mux:cmd_mux_004|share_count[0]                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][58]                                                                                                                                                                                                                                        ; Merged with vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][53]                                                                                                                                                                                                                                        ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][58]                                                                                                                                                                                                                                        ; Merged with vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][53]                                                                                                                                                                                                                                        ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][58]                                                                                                                                                                                                                                        ; Merged with vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][53]                                                                                                                                                                                                                                        ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][58]                                                                                                                                                                                                                                        ; Merged with vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][53]                                                                                                                                                                                                                                        ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][58]                                                                                                                                                                                                                                        ; Merged with vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][53]                                                                                                                                                                                                                                        ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][58]                                                                                                                                                                                                                                        ; Merged with vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][53]                                                                                                                                                                                                                                        ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][58]                                                                                                                                                                                                                                        ; Merged with vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                        ;
; vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|vga_system_nios2_gen2_0_cpu_nios2_oci:the_vga_system_nios2_gen2_0_cpu_nios2_oci|vga_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_system_nios2_gen2_0_cpu_debug_slave_wrapper|vga_system_nios2_gen2_0_cpu_debug_slave_tck:the_vga_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize~3   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|vga_system_nios2_gen2_0_cpu_nios2_oci:the_vga_system_nios2_gen2_0_cpu_nios2_oci|vga_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_system_nios2_gen2_0_cpu_debug_slave_wrapper|vga_system_nios2_gen2_0_cpu_debug_slave_tck:the_vga_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize~4   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|vga_system_nios2_gen2_0_cpu_nios2_oci:the_vga_system_nios2_gen2_0_cpu_nios2_oci|vga_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_system_nios2_gen2_0_cpu_debug_slave_wrapper|vga_system_nios2_gen2_0_cpu_debug_slave_tck:the_vga_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize~5   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_new_sdram_controller_0:new_sdram_controller_0|m_next~9                                                                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_new_sdram_controller_0:new_sdram_controller_0|m_next~10                                                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_new_sdram_controller_0:new_sdram_controller_0|m_next~13                                                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_new_sdram_controller_0:new_sdram_controller_0|m_next~14                                                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_new_sdram_controller_0:new_sdram_controller_0|m_next~16                                                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_new_sdram_controller_0:new_sdram_controller_0|i_next~4                                                                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_new_sdram_controller_0:new_sdram_controller_0|i_next~5                                                                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_new_sdram_controller_0:new_sdram_controller_0|i_next~6                                                                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_new_sdram_controller_0:new_sdram_controller_0|i_state~14                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_new_sdram_controller_0:new_sdram_controller_0|i_state~15                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_new_sdram_controller_0:new_sdram_controller_0|i_state~16                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|vga_system_nios2_gen2_0_cpu_nios2_oci:the_vga_system_nios2_gen2_0_cpu_nios2_oci|vga_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_system_nios2_gen2_0_cpu_debug_slave_wrapper|vga_system_nios2_gen2_0_cpu_debug_slave_tck:the_vga_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize.101 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|vga_system_nios2_gen2_0_cpu_nios2_oci:the_vga_system_nios2_gen2_0_cpu_nios2_oci|vga_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_system_nios2_gen2_0_cpu_debug_slave_wrapper|vga_system_nios2_gen2_0_cpu_debug_slave_tck:the_vga_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize.011 ; Merged with vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|vga_system_nios2_gen2_0_cpu_nios2_oci:the_vga_system_nios2_gen2_0_cpu_nios2_oci|vga_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_system_nios2_gen2_0_cpu_debug_slave_wrapper|vga_system_nios2_gen2_0_cpu_debug_slave_tck:the_vga_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize.001 ;
; vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|vga_system_nios2_gen2_0_cpu_nios2_oci:the_vga_system_nios2_gen2_0_cpu_nios2_oci|vga_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_system_nios2_gen2_0_cpu_debug_slave_wrapper|vga_system_nios2_gen2_0_cpu_debug_slave_tck:the_vga_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize.001 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][45]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][44]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][43]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][42]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][41]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][40]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][39]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][38]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][37]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][36]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][35]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][34]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][33]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][32]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][31]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][30]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][29]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][28]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][27]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][26]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][25]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][24]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][23]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][22]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][21]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][20]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[27]                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][45]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[26]                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][44]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][43]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][42]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][41]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][40]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][39]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][38]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][37]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][36]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][35]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][34]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][33]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][32]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][31]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][30]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][29]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][28]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][27]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][26]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][25]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][24]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][23]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][22]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][21]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][20]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][45]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][44]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][43]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][42]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][41]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][40]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][39]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][38]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][37]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][36]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][35]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][34]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][33]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][32]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][31]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][30]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][29]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][28]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][27]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][26]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][25]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][24]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][23]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][22]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][21]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][20]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][45]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][44]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][43]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][42]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][41]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][40]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][39]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][38]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][37]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][36]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][35]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][34]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][33]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][32]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][31]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][30]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][29]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][28]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][27]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][26]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][25]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][24]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][23]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][22]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][21]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][20]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][45]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][44]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][43]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][42]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][41]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][40]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][39]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][38]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][37]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][36]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][35]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][34]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][33]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][32]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][31]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][30]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][29]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][28]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][27]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][26]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][25]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][24]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][23]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][22]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][21]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][20]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][45]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][44]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][43]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][42]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][41]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][40]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][39]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][38]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][37]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][36]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][35]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][34]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][33]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][32]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][31]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][30]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][29]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][28]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][27]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][26]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][25]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][24]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][23]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][22]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][21]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][20]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][45]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][44]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][43]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][42]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][41]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][40]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][39]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][38]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][37]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][36]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][35]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][34]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][33]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][32]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][31]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][30]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][29]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][28]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][27]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][26]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][25]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][24]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][23]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][22]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][21]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][20]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][45]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][44]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][43]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][42]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][41]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][40]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][39]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][38]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][37]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][36]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][35]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][34]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][33]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][32]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][31]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][30]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][29]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][28]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][27]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][26]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][25]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][24]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][23]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][22]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][21]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][20]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2..27]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_new_sdram_controller_0:new_sdram_controller_0|m_count[2]                                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; Total Number of Removed Registers = 769                                                                                                                                                                                                                                                                                                                                       ;                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                                                               ; Reason for Removal             ; Registers Removed due to This Register                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                  ; Stuck at GND                   ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][45],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][44],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][43],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][42],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][41],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][40],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][39],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][38],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][37],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][36],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][35],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][34],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][33],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][32],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][31],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][30],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][29],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][28],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][27],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][26],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][25],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][24],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][23],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][22],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][21],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][20],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[27],                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][45],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[26],                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][44],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][43],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][42],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][41],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][40],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][39],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][38],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][37],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][36],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][35],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][34],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][33],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][32],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][31],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][30],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][29],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][28],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][27],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][26],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][25],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][24],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][23],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][22],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][21],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][20],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][45],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][44],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][43],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][42],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][41],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][40],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][39],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][38],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][37],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][36],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][35],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][34],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][33],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][32],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][31],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][30],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][29],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][28],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][27],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][26],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][25],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][24],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][23],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][22],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][21],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][20],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][45],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][44],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][43],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][42],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][41],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][40],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][39],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][38],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][37],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][36],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][35],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][34],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][33],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][32],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][31],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][30],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][29],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][28],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][27],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][26],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][25],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][24],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][23],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][22],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][21],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][20],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][45],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][44],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][43],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][42],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][41],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][40],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][39],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][38],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][37],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][36],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][35],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][34],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][33],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][32],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][31],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][30],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][29],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][28],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][27],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][26],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][25],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][24],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][23],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][22],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][21],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][20],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][45],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][44],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][43],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][42],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][41],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][40],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][39],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][38],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][37],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][36],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][35],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][34],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][33],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][32],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][31],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][30],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][29],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][28],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][27],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][26],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][25],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][24],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][23],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][22],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][21],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][20],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][45],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][44],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][43],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][42],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][41],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][40],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][39],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][38],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][37],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][36],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][35],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][34],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][33],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][32],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][31],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][30],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][29],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][28],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][27],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][26],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][25],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][24],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][23],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][22],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][21],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][20],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][45],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][44],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][43],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][42],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][41],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][40],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][39],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][38],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][37],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][36],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][35],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][34],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][33],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][32],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][31],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][30],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][29],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][28],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][27],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][26],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][25],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][24],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][23],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][22],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][21],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][20],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[21],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[20],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[19],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[18],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[17],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[16],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[15],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[14],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[13],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[12],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[11],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[10],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[9],                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[8],                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[7],                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[6],                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[5],                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[4],                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[3],                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2]                                                                                                                                                                       ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|p0_use_reg                                                                                                                                                                                                                             ; Stuck at GND                   ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|p0_reg_endofpacket,                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|p0_reg_data_field[15],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|p0_reg_data_field[12],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|p0_reg_data_field[11],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|p0_reg_data_field[10],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|p0_reg_data_field[9],                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|p0_reg_data_field[8],                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|p0_reg_data_field[7],                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|p0_reg_data_field[6],                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|p0_reg_data_field[5],                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|p0_reg_data_field[4],                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|p0_reg_data_field[3],                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|p0_reg_data_field[2],                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|p0_reg_data_field[1],                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|p0_reg_data_field[0],                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|p0_reg_byte_cnt_field[2],                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|p0_reg_channel[0],                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|p0_reg_ori_burst_size[2],                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|p0_reg_ori_burst_size[1],                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|p0_reg_ori_burst_size[0],                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][59],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][46],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][59],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][46],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][59],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][46],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][59],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][46],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][59],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][46],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][59],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][46],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][59],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][46],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][18],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][18],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][18],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][18],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][18],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][18],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][18]                                                                                                                                                                                                                                        ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                                                                      ; Lost Fanouts                   ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][69],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][69],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][69],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][69],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][69],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][69],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][69]                                                                                                                                                                                                                                        ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                      ; Lost Fanouts                   ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][68],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][68],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][68],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][68],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][68],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][68],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][68]                                                                                                                                                                                                                                        ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][67]                                                                                                                                                                                                                                      ; Lost Fanouts                   ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][67],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][67],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][67],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][67],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][67],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][67],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][67]                                                                                                                                                                                                                                        ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                    ; Stuck at GND                   ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port clock_enable ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                         ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[27]                                                                                                                                                                    ; Lost Fanouts                   ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[26],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[25],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[24],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[23],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[22]                                                                                                                                                                      ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                            ; Stuck at GND                   ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][72],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy,                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                              ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                   ; Stuck at GND                   ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][72],                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy,                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                     ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                  ; Stuck at GND                   ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][72],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy,                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                    ;
; vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|vga_system_nios2_gen2_0_cpu_nios2_oci:the_vga_system_nios2_gen2_0_cpu_nios2_oci|vga_system_nios2_gen2_0_cpu_nios2_oci_dbrk:the_vga_system_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                               ; Stuck at GND                   ; vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|vga_system_nios2_gen2_0_cpu_nios2_oci:the_vga_system_nios2_gen2_0_cpu_nios2_oci|vga_system_nios2_gen2_0_cpu_nios2_oci_dbrk:the_vga_system_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break,                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ; vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|vga_system_nios2_gen2_0_cpu_nios2_oci:the_vga_system_nios2_gen2_0_cpu_nios2_oci|vga_system_nios2_gen2_0_cpu_nios2_oci_break:the_vga_system_nios2_gen2_0_cpu_nios2_oci_break|trigbrktype                                                                                                    ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                     ; Lost Fanouts                   ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][87],                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                   ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_integrate_0_avalon_slave_0_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                 ; Lost Fanouts                   ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_integrate_0_avalon_slave_0_agent_rsp_fifo|mem[1][87],                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_integrate_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                               ;
; vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|W_ienable_reg[22]                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|W_control_rd_data[22]                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|W_ienable_reg[21]                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|W_control_rd_data[21]                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|W_ienable_reg[20]                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|W_control_rd_data[20]                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|W_ienable_reg[19]                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|W_control_rd_data[19]                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|W_ienable_reg[18]                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|W_control_rd_data[18]                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|W_ienable_reg[17]                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|W_control_rd_data[17]                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|W_ienable_reg[16]                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|W_control_rd_data[16]                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|W_ienable_reg[15]                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|W_control_rd_data[15]                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|W_ienable_reg[14]                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|W_control_rd_data[14]                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|W_ienable_reg[13]                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|W_control_rd_data[13]                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|W_ienable_reg[12]                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|W_control_rd_data[12]                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|W_ienable_reg[11]                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|W_control_rd_data[11]                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|W_ienable_reg[9]                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|W_control_rd_data[9]                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|W_ienable_reg[8]                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|W_control_rd_data[8]                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|W_ienable_reg[7]                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|W_control_rd_data[7]                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|W_ienable_reg[6]                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|W_control_rd_data[6]                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|W_ienable_reg[5]                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|W_control_rd_data[5]                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|W_ienable_reg[4]                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|W_control_rd_data[4]                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|W_ienable_reg[10]                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|W_control_rd_data[10]                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|W_ienable_reg[2]                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|W_control_rd_data[2]                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|vga_system_nios2_gen2_0_cpu_nios2_oci:the_vga_system_nios2_gen2_0_cpu_nios2_oci|vga_system_nios2_gen2_0_cpu_nios2_oci_dbrk:the_vga_system_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                                     ; Stuck at GND                   ; vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|vga_system_nios2_gen2_0_cpu_nios2_oci:the_vga_system_nios2_gen2_0_cpu_nios2_oci|vga_system_nios2_gen2_0_cpu_nios2_oci_break:the_vga_system_nios2_gen2_0_cpu_nios2_oci_break|trigger_state                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|W1_rf_ecc_recoverable_valid                                                                                                                                                                                                                                                              ; Stuck at GND                   ; vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|W_ienable_reg[31]                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|W_control_rd_data[31]                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                     ; Lost Fanouts                   ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                       ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                                                     ; Lost Fanouts                   ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                                       ;
; vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|W_ienable_reg[3]                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|W_control_rd_data[3]                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|W_ienable_reg[30]                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|W_control_rd_data[30]                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|W_ienable_reg[29]                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|W_control_rd_data[29]                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|W_ienable_reg[28]                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|W_control_rd_data[28]                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_integrate_0_avalon_slave_0_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                 ; Lost Fanouts                   ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_integrate_0_avalon_slave_0_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                   ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_integrate_0_avalon_slave_0_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                                 ; Lost Fanouts                   ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_integrate_0_avalon_slave_0_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                   ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[0]                                                                                                                                                                                                                         ; Stuck at GND                   ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][18]                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                     ; Stuck at GND                   ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|W_ienable_reg[27]                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|W_control_rd_data[27]                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|W_ienable_reg[26]                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|W_control_rd_data[26]                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|W_ienable_reg[25]                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|W_control_rd_data[25]                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|W_ienable_reg[24]                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|W_control_rd_data[24]                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                                                     ; Lost Fanouts                   ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                       ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_integrate_0_avalon_slave_0_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                                 ; Lost Fanouts                   ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_integrate_0_avalon_slave_0_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                   ;
; vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|W_ienable_reg[23]                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|W_control_rd_data[23]                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_integrate_0_avalon_slave_0_agent_rsp_fifo|mem[1][104]                                                                                                                                                                                                                                ; Stuck at GND                   ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_integrate_0_avalon_slave_0_agent_rsp_fifo|mem[0][104]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][104]                                                                                                                                                                                                                                                    ; Stuck at GND                   ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][104]                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_integrate_0_avalon_slave_0_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                 ; Stuck at GND                   ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_integrate_0_avalon_slave_0_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][104]                                                                                                                                                                                                                                  ; Stuck at GND                   ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][104]                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][104]                                                                                                                                                                                                                                           ; Stuck at GND                   ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][104]                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|vga_system_mm_interconnect_0_cmd_mux:cmd_mux|share_count_zero_flag                                                                                                                                                                                                                                             ; Stuck at VCC                   ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|vga_system_mm_interconnect_0_cmd_mux:cmd_mux|share_count[0]                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|vga_system_mm_interconnect_0_cmd_mux:cmd_mux_002|share_count_zero_flag                                                                                                                                                                                                                                         ; Stuck at VCC                   ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|vga_system_mm_interconnect_0_cmd_mux:cmd_mux_002|share_count[0]                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|vga_system_mm_interconnect_0_cmd_mux:cmd_mux_004|share_count_zero_flag                                                                                                                                                                                                                                         ; Stuck at VCC                   ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|vga_system_mm_interconnect_0_cmd_mux:cmd_mux_004|share_count[0]                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|vga_system_nios2_gen2_0_cpu_nios2_oci:the_vga_system_nios2_gen2_0_cpu_nios2_oci|vga_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_system_nios2_gen2_0_cpu_debug_slave_wrapper|vga_system_nios2_gen2_0_cpu_debug_slave_tck:the_vga_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize~3 ; Lost Fanouts                   ; vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|vga_system_nios2_gen2_0_cpu_nios2_oci:the_vga_system_nios2_gen2_0_cpu_nios2_oci|vga_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_system_nios2_gen2_0_cpu_debug_slave_wrapper|vga_system_nios2_gen2_0_cpu_debug_slave_tck:the_vga_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize.101 ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][104]                                                                                                                                                                                                                                 ; Stuck at GND                   ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][104]                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1457  ;
; Number of registers using Synchronous Clear  ; 267   ;
; Number of registers using Synchronous Load   ; 210   ;
; Number of registers using Asynchronous Clear ; 965   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 761   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; vga_system:u0|vga_system_new_sdram_controller_0:new_sdram_controller_0|m_cmd[1]                                                                                                                                                                                                                                                 ; 2       ;
; vga_system:u0|vga_system_new_sdram_controller_0:new_sdram_controller_0|m_cmd[2]                                                                                                                                                                                                                                                 ; 2       ;
; vga_system:u0|vga_system_new_sdram_controller_0:new_sdram_controller_0|m_cmd[0]                                                                                                                                                                                                                                                 ; 2       ;
; vga_system:u0|vga_system_new_sdram_controller_0:new_sdram_controller_0|m_cmd[3]                                                                                                                                                                                                                                                 ; 1       ;
; vga_system:u0|vga_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:vga_system_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                ; 18      ;
; vga_system:u0|vga_system_new_sdram_controller_0:new_sdram_controller_0|i_cmd[1]                                                                                                                                                                                                                                                 ; 2       ;
; vga_system:u0|vga_system_new_sdram_controller_0:new_sdram_controller_0|i_cmd[2]                                                                                                                                                                                                                                                 ; 2       ;
; vga_system:u0|vga_system_new_sdram_controller_0:new_sdram_controller_0|i_cmd[0]                                                                                                                                                                                                                                                 ; 2       ;
; vga_system:u0|vga_system_new_sdram_controller_0:new_sdram_controller_0|i_addr[12]                                                                                                                                                                                                                                               ; 11      ;
; vga_system:u0|vga_system_new_sdram_controller_0:new_sdram_controller_0|i_cmd[3]                                                                                                                                                                                                                                                 ; 2       ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|waitrequest_reset_override                                                                                                                                                                           ; 11      ;
; vga_system:u0|vga_system_jtag_uart_0:jtag_uart_0|av_waitrequest                                                                                                                                                                                                                                                                 ; 3       ;
; vga_system:u0|altera_reset_controller:rst_controller_001|r_sync_rst_chain[1]                                                                                                                                                                                                                                                    ; 1       ;
; vga_system:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[1]                                                                                                                                                                                                                                                        ; 1       ;
; vga_system:u0|vga_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[7]                                                                                                                                                                                                                                       ; 2       ;
; vga_system:u0|vga_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[12]                                                                                                                                                                                                                                      ; 2       ;
; vga_system:u0|vga_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[9]                                                                                                                                                                                                                                       ; 2       ;
; vga_system:u0|vga_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[8]                                                                                                                                                                                                                                       ; 2       ;
; vga_system:u0|vga_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[3]                                                                                                                                                                                                                                       ; 2       ;
; vga_system:u0|vga_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:vga_system_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                            ; 11      ;
; vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|i_read                                                                                                                                                                                                                                       ; 7       ;
; vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|F_pc[16]                                                                                                                                                                                                                                     ; 6       ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|vga_system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                      ; 2       ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|vga_system_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                  ; 2       ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|vga_system_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                  ; 2       ;
; vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|hbreak_enabled                                                                                                                                                                                                                               ; 6       ;
; vga_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                 ; 1       ;
; vga_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                 ; 4       ;
; vga_system:u0|altera_reset_controller:rst_controller_001|r_sync_rst_chain[2]                                                                                                                                                                                                                                                    ; 2       ;
; vga_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                     ; 1       ;
; vga_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                     ; 4       ;
; vga_system:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[2]                                                                                                                                                                                                                                                        ; 2       ;
; vga_system:u0|vga_system_jtag_uart_0:jtag_uart_0|t_dav                                                                                                                                                                                                                                                                          ; 3       ;
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|empty                                                                                                                                                                                             ; 2       ;
; vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|vga_system_nios2_gen2_0_cpu_nios2_oci:the_vga_system_nios2_gen2_0_cpu_nios2_oci|vga_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_vga_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[1]                                                 ; 2       ;
; vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|vga_system_nios2_gen2_0_cpu_nios2_oci:the_vga_system_nios2_gen2_0_cpu_nios2_oci|vga_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_vga_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0]                                                 ; 2       ;
; vga_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                 ; 1       ;
; vga_system:u0|altera_reset_controller:rst_controller_001|r_sync_rst_chain[3]                                                                                                                                                                                                                                                    ; 1       ;
; vga_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                     ; 1       ;
; vga_system:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[3]                                                                                                                                                                                                                                                        ; 1       ;
; vga_system:u0|vga_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:vga_system_jtag_uart_0_alt_jtag_atlantic|rst2                                                                                                                                                                                                                ; 3       ;
; vga_system:u0|vga_system_timer_0:timer_0|internal_counter[21]                                                                                                                                                                                                                                                                   ; 3       ;
; vga_system:u0|vga_system_timer_0:timer_0|internal_counter[18]                                                                                                                                                                                                                                                                   ; 3       ;
; vga_system:u0|vga_system_timer_0:timer_0|internal_counter[17]                                                                                                                                                                                                                                                                   ; 3       ;
; vga_system:u0|vga_system_timer_0:timer_0|internal_counter[13]                                                                                                                                                                                                                                                                   ; 3       ;
; vga_system:u0|vga_system_timer_0:timer_0|internal_counter[10]                                                                                                                                                                                                                                                                   ; 3       ;
; vga_system:u0|vga_system_timer_0:timer_0|internal_counter[8]                                                                                                                                                                                                                                                                    ; 3       ;
; vga_system:u0|vga_system_timer_0:timer_0|internal_counter[7]                                                                                                                                                                                                                                                                    ; 3       ;
; vga_system:u0|vga_system_timer_0:timer_0|internal_counter[4]                                                                                                                                                                                                                                                                    ; 3       ;
; vga_system:u0|vga_system_timer_0:timer_0|internal_counter[3]                                                                                                                                                                                                                                                                    ; 3       ;
; vga_system:u0|vga_system_timer_0:timer_0|internal_counter[2]                                                                                                                                                                                                                                                                    ; 3       ;
; vga_system:u0|vga_system_timer_0:timer_0|internal_counter[1]                                                                                                                                                                                                                                                                    ; 3       ;
; vga_system:u0|vga_system_timer_0:timer_0|internal_counter[0]                                                                                                                                                                                                                                                                    ; 3       ;
; vga_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                 ; 1       ;
; vga_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                     ; 1       ;
; vga_system:u0|vga_system_timer_0:timer_0|period_h_register[5]                                                                                                                                                                                                                                                                   ; 2       ;
; vga_system:u0|vga_system_timer_0:timer_0|period_h_register[2]                                                                                                                                                                                                                                                                   ; 2       ;
; vga_system:u0|vga_system_timer_0:timer_0|period_h_register[1]                                                                                                                                                                                                                                                                   ; 2       ;
; vga_system:u0|vga_system_timer_0:timer_0|period_l_register[13]                                                                                                                                                                                                                                                                  ; 2       ;
; vga_system:u0|vga_system_timer_0:timer_0|period_l_register[10]                                                                                                                                                                                                                                                                  ; 2       ;
; vga_system:u0|vga_system_timer_0:timer_0|period_l_register[8]                                                                                                                                                                                                                                                                   ; 2       ;
; vga_system:u0|vga_system_timer_0:timer_0|period_l_register[7]                                                                                                                                                                                                                                                                   ; 2       ;
; vga_system:u0|vga_system_timer_0:timer_0|period_l_register[4]                                                                                                                                                                                                                                                                   ; 2       ;
; vga_system:u0|vga_system_timer_0:timer_0|period_l_register[3]                                                                                                                                                                                                                                                                   ; 2       ;
; vga_system:u0|vga_system_timer_0:timer_0|period_l_register[2]                                                                                                                                                                                                                                                                   ; 2       ;
; vga_system:u0|vga_system_timer_0:timer_0|period_l_register[1]                                                                                                                                                                                                                                                                   ; 2       ;
; vga_system:u0|vga_system_timer_0:timer_0|period_l_register[0]                                                                                                                                                                                                                                                                   ; 2       ;
; vga_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                     ; 1       ;
; vga_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                         ; 1       ;
; vga_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                      ; 1       ;
; vga_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                          ; 1       ;
; vga_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                      ; 1       ;
; vga_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                          ; 1       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; Total number of inverted registers = 75                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                                                                                                                                               ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+------+
; Register Name                                                                                                                                             ; Megafunction                                                                                                                            ; Type ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+------+
; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|internal_out_payload[0..15] ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|mem_rtl_0 ; RAM  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |vgavisual|vga_system:u0|vga_integrate:vga_integrate_0|vga_adapter:vga|vga_controller:controller|yCounter[2]                                                                                                                                                                                                                                                                         ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |vgavisual|vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem_used[4]                                                                                                                                                                                                                                   ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |vgavisual|vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|data_reg[5]                                                                                                                                                                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |vgavisual|vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|d_writedata[24]                                                                                                                                                                                                                                                                        ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |vgavisual|vga_system:u0|vga_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:vga_system_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |vgavisual|vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                 ;
; 3:1                ; 17 bits   ; 34 LEs        ; 34 LEs               ; 0 LEs                  ; Yes        ; |vgavisual|vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|E_src1[16]                                                                                                                                                                                                                                                                             ;
; 3:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |vgavisual|vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|E_src1[26]                                                                                                                                                                                                                                                                             ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |vgavisual|vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|E_src2[4]                                                                                                                                                                                                                                                                              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |vgavisual|vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[28]                                                                                                                                                                                                                                                                 ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |vgavisual|vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|D_iw[21]                                                                                                                                                                                                                                                                               ;
; 3:1                ; 20 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |vgavisual|vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|D_iw[14]                                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |vgavisual|vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[7]                                                                                                                                                                                                                                                                    ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |vgavisual|vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[1]                                                                                                                                                                                                                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |vgavisual|vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|vga_system_nios2_gen2_0_cpu_nios2_oci:the_vga_system_nios2_gen2_0_cpu_nios2_oci|readdata[3]                                                                                                                                                                                            ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |vgavisual|vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|W_alu_result[12]                                                                                                                                                                                                                                                                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |vgavisual|vga_system:u0|vga_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:vga_system_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                   ;
; 4:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |vgavisual|vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|E_src2[15]                                                                                                                                                                                                                                                                             ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |vgavisual|vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|E_src2[18]                                                                                                                                                                                                                                                                             ;
; 4:1                ; 22 bits   ; 44 LEs        ; 0 LEs                ; 44 LEs                 ; Yes        ; |vgavisual|vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|vga_system_nios2_gen2_0_cpu_nios2_oci:the_vga_system_nios2_gen2_0_cpu_nios2_oci|vga_system_nios2_gen2_0_cpu_nios2_ocimem:the_vga_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[25]                                                                                                      ;
; 4:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |vgavisual|vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|vga_system_nios2_gen2_0_cpu_nios2_oci:the_vga_system_nios2_gen2_0_cpu_nios2_oci|vga_system_nios2_gen2_0_cpu_nios2_ocimem:the_vga_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[8]                                                                                                       ;
; 4:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |vgavisual|vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|vga_system_nios2_gen2_0_cpu_nios2_oci:the_vga_system_nios2_gen2_0_cpu_nios2_oci|vga_system_nios2_gen2_0_cpu_nios2_ocimem:the_vga_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[7]                                                                                                       ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |vgavisual|vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|vga_system_nios2_gen2_0_cpu_nios2_oci:the_vga_system_nios2_gen2_0_cpu_nios2_oci|vga_system_nios2_gen2_0_cpu_nios2_oci_break:the_vga_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[29]                                                                                          ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |vgavisual|vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|F_pc[1]                                                                                                                                                                                                                                                                                ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |vgavisual|vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|vga_system_nios2_gen2_0_cpu_nios2_oci:the_vga_system_nios2_gen2_0_cpu_nios2_oci|readdata[0]                                                                                                                                                                                            ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |vgavisual|vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|vga_system_nios2_gen2_0_cpu_nios2_oci:the_vga_system_nios2_gen2_0_cpu_nios2_oci|vga_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_system_nios2_gen2_0_cpu_debug_slave_wrapper|vga_system_nios2_gen2_0_cpu_debug_slave_tck:the_vga_system_nios2_gen2_0_cpu_debug_slave_tck|sr[37] ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |vgavisual|vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|vga_system_nios2_gen2_0_cpu_nios2_oci:the_vga_system_nios2_gen2_0_cpu_nios2_oci|vga_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_system_nios2_gen2_0_cpu_debug_slave_wrapper|vga_system_nios2_gen2_0_cpu_debug_slave_tck:the_vga_system_nios2_gen2_0_cpu_debug_slave_tck|sr[33] ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |vgavisual|vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|vga_system_nios2_gen2_0_cpu_nios2_oci:the_vga_system_nios2_gen2_0_cpu_nios2_oci|vga_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_system_nios2_gen2_0_cpu_debug_slave_wrapper|vga_system_nios2_gen2_0_cpu_debug_slave_tck:the_vga_system_nios2_gen2_0_cpu_debug_slave_tck|sr[8]  ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |vgavisual|vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|vga_system_nios2_gen2_0_cpu_nios2_oci:the_vga_system_nios2_gen2_0_cpu_nios2_oci|vga_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_system_nios2_gen2_0_cpu_debug_slave_wrapper|vga_system_nios2_gen2_0_cpu_debug_slave_tck:the_vga_system_nios2_gen2_0_cpu_debug_slave_tck|sr[19] ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |vgavisual|vga_system:u0|vga_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:vga_system_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                                   ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |vgavisual|vga_system:u0|vga_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:vga_system_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                                                   ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |vgavisual|vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|d_byteenable[3]                                                                                                                                                                                                                                                                        ;
; 6:1                ; 2 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; Yes        ; |vgavisual|vga_system:u0|vga_system_new_sdram_controller_0:new_sdram_controller_0|vga_system_new_sdram_controller_0_input_efifo_module:the_vga_system_new_sdram_controller_0_input_efifo_module|entries[1]                                                                                                                                                                           ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |vgavisual|vga_system:u0|vga_system_new_sdram_controller_0:new_sdram_controller_0|i_count[0]                                                                                                                                                                                                                                                                                         ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |vgavisual|vga_system:u0|vga_system_new_sdram_controller_0:new_sdram_controller_0|m_dqm[0]                                                                                                                                                                                                                                                                                           ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |vgavisual|vga_system:u0|vga_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[12]                                                                                                                                                                                                                                                                                         ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |vgavisual|vga_system:u0|vga_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[5]                                                                                                                                                                                                                                                                                          ;
; 7:1                ; 8 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |vgavisual|vga_system:u0|vga_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[7]                                                                                                                                                                                                                                                                                          ;
; 7:1                ; 44 bits   ; 176 LEs       ; 0 LEs                ; 176 LEs                ; Yes        ; |vgavisual|vga_system:u0|vga_system_new_sdram_controller_0:new_sdram_controller_0|active_addr[11]                                                                                                                                                                                                                                                                                    ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |vgavisual|vga_system:u0|vga_system_new_sdram_controller_0:new_sdram_controller_0|m_data[8]                                                                                                                                                                                                                                                                                          ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |vgavisual|vga_system:u0|vga_integrate:vga_integrate_0|vga_adapter:vga|altsyncram:VideoMemory|altsyncram_m6k1:auto_generated|mux_lfb:mux3|result_node[5]                                                                                                                                                                                                                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |vgavisual|vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|vga_system_mm_interconnect_0_router_001:router_001|src_channel[2]                                                                                                                                                                                                                                            ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |vgavisual|vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|E_logic_result[26]                                                                                                                                                                                                                                                                     ;
; 4:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; No         ; |vgavisual|vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[15]                                                                                                                                                                                                                                                                       ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |vgavisual|vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[4]                                                                                                                                                                                                                                                                        ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |vgavisual|vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|vga_system_mm_interconnect_0_router:router|src_channel[2]                                                                                                                                                                                                                                                    ;
; 8:1                ; 32 bits   ; 160 LEs       ; 160 LEs              ; 0 LEs                  ; No         ; |vgavisual|vga_system:u0|vga_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2qn1:auto_generated|mux_ahb:mux2|l3_w2_n0_mux_dataout                                                                                                                                                                                                                     ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |vgavisual|vga_system:u0|vga_system_new_sdram_controller_0:new_sdram_controller_0|Selector34                                                                                                                                                                                                                                                                                         ;
; 12:1               ; 2 bits    ; 16 LEs        ; 10 LEs               ; 6 LEs                  ; No         ; |vgavisual|vga_system:u0|vga_system_new_sdram_controller_0:new_sdram_controller_0|Selector31                                                                                                                                                                                                                                                                                         ;
; 16:1               ; 2 bits    ; 20 LEs        ; 14 LEs               ; 6 LEs                  ; No         ; |vgavisual|vga_system:u0|vga_system_new_sdram_controller_0:new_sdram_controller_0|Selector28                                                                                                                                                                                                                                                                                         ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |vgavisual|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |vgavisual|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |vgavisual|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |vgavisual|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |vgavisual|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                            ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |vgavisual|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]                               ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |vgavisual|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]                  ;
; 34:1               ; 4 bits    ; 88 LEs        ; 64 LEs               ; 24 LEs                 ; Yes        ; |vgavisual|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                       ;
; 28:1               ; 4 bits    ; 72 LEs        ; 52 LEs               ; 20 LEs                 ; Yes        ; |vgavisual|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_system:u0|vga_system_jtag_uart_0:jtag_uart_0|vga_system_jtag_uart_0_scfifo_w:the_vga_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_system:u0|vga_system_jtag_uart_0:jtag_uart_0|vga_system_jtag_uart_0_scfifo_r:the_vga_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Source assignments for vga_system:u0|vga_system_new_sdram_controller_0:new_sdram_controller_0 ;
+-----------------------------+-------+------+--------------------------------------------------+
; Assignment                  ; Value ; From ; To                                               ;
+-----------------------------+-------+------+--------------------------------------------------+
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]                                      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]                                      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]                                      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]                                      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]                                      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]                                      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]                                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]                                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]                                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]                                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]                                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]                                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]                                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]                                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]                                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]                                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[3]                                         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[2]                                         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[1]                                         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[0]                                         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[1]                                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[0]                                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[12]                                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[11]                                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[10]                                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[9]                                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[8]                                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[7]                                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[6]                                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[5]                                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[4]                                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[3]                                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[2]                                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[1]                                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[0]                                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[15]                                       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[15]                                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[14]                                       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[14]                                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[13]                                       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[13]                                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[12]                                       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[12]                                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[11]                                       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[11]                                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[10]                                       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[10]                                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[9]                                        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[9]                                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[8]                                        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[8]                                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[7]                                        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[7]                                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[6]                                        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[6]                                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[5]                                        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[5]                                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[4]                                        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[4]                                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[3]                                        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[3]                                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[2]                                        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[2]                                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[1]                                        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[1]                                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[0]                                        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[0]                                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[1]                                         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[0]                                         ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; oe                                               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]~reg0                                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]~reg0                                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]~reg0                                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]~reg0                                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]~reg0                                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]~reg0                                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]~reg0                                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]~reg0                                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]~reg0                                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]~reg0                                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]~reg0                                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]~reg0                                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]~reg0                                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]~reg0                                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]~reg0                                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]~reg0                                  ;
+-----------------------------+-------+------+--------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|vga_system_nios2_gen2_0_cpu_register_bank_a_module:vga_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|vga_system_nios2_gen2_0_cpu_register_bank_b_module:vga_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|vga_system_nios2_gen2_0_cpu_nios2_oci:the_vga_system_nios2_gen2_0_cpu_nios2_oci|vga_system_nios2_gen2_0_cpu_nios2_oci_debug:the_vga_system_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                          ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|vga_system_nios2_gen2_0_cpu_nios2_oci:the_vga_system_nios2_gen2_0_cpu_nios2_oci|vga_system_nios2_gen2_0_cpu_nios2_ocimem:the_vga_system_nios2_gen2_0_cpu_nios2_ocimem|vga_system_nios2_gen2_0_cpu_ociram_sp_ram_module:vga_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                                                                                                                                     ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|vga_system_nios2_gen2_0_cpu_nios2_oci:the_vga_system_nios2_gen2_0_cpu_nios2_oci|vga_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_system_nios2_gen2_0_cpu_debug_slave_wrapper|vga_system_nios2_gen2_0_cpu_debug_slave_tck:the_vga_system_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|vga_system_nios2_gen2_0_cpu_nios2_oci:the_vga_system_nios2_gen2_0_cpu_nios2_oci|vga_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_system_nios2_gen2_0_cpu_debug_slave_wrapper|vga_system_nios2_gen2_0_cpu_debug_slave_tck:the_vga_system_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|vga_system_nios2_gen2_0_cpu_nios2_oci:the_vga_system_nios2_gen2_0_cpu_nios2_oci|vga_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_system_nios2_gen2_0_cpu_debug_slave_wrapper|vga_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_vga_system_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|vga_system_nios2_gen2_0_cpu_nios2_oci:the_vga_system_nios2_gen2_0_cpu_nios2_oci|vga_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_system_nios2_gen2_0_cpu_debug_slave_wrapper|vga_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_vga_system_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_system:u0|vga_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2qn1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                           ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                            ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_system:u0|vga_integrate:vga_integrate_0|vga_adapter:vga|altsyncram:VideoMemory|altsyncram_m6k1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                         ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                          ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|vga_system_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                  ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                 ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                               ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|vga_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                          ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                       ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|vga_system_mm_interconnect_0_rsp_demux:rsp_demux ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                  ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                 ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                               ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|vga_system_mm_interconnect_0_rsp_demux_001:rsp_demux_001 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                          ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                       ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|vga_system_mm_interconnect_0_rsp_demux:rsp_demux_002 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                      ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                   ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|vga_system_mm_interconnect_0_rsp_demux_001:rsp_demux_003 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                          ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                       ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|vga_system_mm_interconnect_0_rsp_demux:rsp_demux_004 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                      ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                   ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|vga_system_mm_interconnect_0_rsp_demux_001:rsp_demux_005 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                          ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                       ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; Source assignments for vga_system:u0|altera_reset_controller:rst_controller ;
+-------------------+-------+------+------------------------------------------+
; Assignment        ; Value ; From ; To                                       ;
+-------------------+-------+------+------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4]   ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3]   ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2]   ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]   ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]   ;
+-------------------+-------+------+------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                  ;
+-------------------+-------+------+-------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                              ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                              ;
+-------------------+-------+------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                      ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                  ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                  ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Source assignments for vga_system:u0|altera_reset_controller:rst_controller_001 ;
+-------------------+-------+------+----------------------------------------------+
; Assignment        ; Value ; From ; To                                           ;
+-------------------+-------+------+----------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4]       ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3]       ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2]       ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]       ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]       ;
+-------------------+-------+------+----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                      ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                  ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                  ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                          ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                      ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                         ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                          ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_system:u0|vga_system_jtag_uart_0:jtag_uart_0|vga_system_jtag_uart_0_scfifo_w:the_vga_system_jtag_uart_0_scfifo_w|scfifo:wfifo ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                   ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                             ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                           ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                           ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                         ;
; lpm_width               ; 8           ; Signed Integer                                                                                                                         ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                                         ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                                         ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                                ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                ;
; CBXI_PARAMETER          ; scfifo_3291 ; Untyped                                                                                                                                ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_system:u0|vga_system_jtag_uart_0:jtag_uart_0|vga_system_jtag_uart_0_scfifo_r:the_vga_system_jtag_uart_0_scfifo_r|scfifo:rfifo ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                   ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                             ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                           ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                           ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                         ;
; lpm_width               ; 8           ; Signed Integer                                                                                                                         ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                                         ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                                         ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                                ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                ;
; CBXI_PARAMETER          ; scfifo_3291 ; Untyped                                                                                                                                ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|vga_system_nios2_gen2_0_cpu_register_bank_a_module:vga_system_nios2_gen2_0_cpu_register_bank_a ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                                 ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                               ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|vga_system_nios2_gen2_0_cpu_register_bank_a_module:vga_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                         ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                      ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                                      ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                               ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                                                                                               ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                                                                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                      ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                                                                               ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                                                                                               ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                                                                                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                      ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                                                                      ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                      ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                                                                                                      ;
; CBXI_PARAMETER                     ; altsyncram_msi1      ; Untyped                                                                                                                                                                                      ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|vga_system_nios2_gen2_0_cpu_register_bank_b_module:vga_system_nios2_gen2_0_cpu_register_bank_b ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                                 ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                               ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|vga_system_nios2_gen2_0_cpu_register_bank_b_module:vga_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                         ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                      ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                                      ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                               ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                                                                                               ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                                                                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                      ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                                                                               ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                                                                                               ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                                                                                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                      ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                                                                      ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                      ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                                                                                                      ;
; CBXI_PARAMETER                     ; altsyncram_msi1      ; Untyped                                                                                                                                                                                      ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|vga_system_nios2_gen2_0_cpu_nios2_oci:the_vga_system_nios2_gen2_0_cpu_nios2_oci|vga_system_nios2_gen2_0_cpu_nios2_oci_debug:the_vga_system_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|vga_system_nios2_gen2_0_cpu_nios2_oci:the_vga_system_nios2_gen2_0_cpu_nios2_oci|vga_system_nios2_gen2_0_cpu_nios2_ocimem:the_vga_system_nios2_gen2_0_cpu_nios2_ocimem|vga_system_nios2_gen2_0_cpu_ociram_sp_ram_module:vga_system_nios2_gen2_0_cpu_ociram_sp_ram ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|vga_system_nios2_gen2_0_cpu_nios2_oci:the_vga_system_nios2_gen2_0_cpu_nios2_oci|vga_system_nios2_gen2_0_cpu_nios2_ocimem:the_vga_system_nios2_gen2_0_cpu_nios2_ocimem|vga_system_nios2_gen2_0_cpu_ociram_sp_ram_module:vga_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                                                                                                                                                                           ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                                                                                                                                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                                                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                                                                                                                                                                                                 ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                 ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                                                                                                                                                                                                                                                                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; CBXI_PARAMETER                     ; altsyncram_qid1      ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|vga_system_nios2_gen2_0_cpu_nios2_oci:the_vga_system_nios2_gen2_0_cpu_nios2_oci|vga_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_system_nios2_gen2_0_cpu_debug_slave_wrapper|vga_system_nios2_gen2_0_cpu_debug_slave_tck:the_vga_system_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|vga_system_nios2_gen2_0_cpu_nios2_oci:the_vga_system_nios2_gen2_0_cpu_nios2_oci|vga_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_system_nios2_gen2_0_cpu_debug_slave_wrapper|vga_system_nios2_gen2_0_cpu_debug_slave_tck:the_vga_system_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|vga_system_nios2_gen2_0_cpu_nios2_oci:the_vga_system_nios2_gen2_0_cpu_nios2_oci|vga_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_system_nios2_gen2_0_cpu_debug_slave_wrapper|vga_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_vga_system_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|vga_system_nios2_gen2_0_cpu_nios2_oci:the_vga_system_nios2_gen2_0_cpu_nios2_oci|vga_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_system_nios2_gen2_0_cpu_debug_slave_wrapper|vga_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_vga_system_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|vga_system_nios2_gen2_0_cpu_nios2_oci:the_vga_system_nios2_gen2_0_cpu_nios2_oci|vga_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_system_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:vga_system_nios2_gen2_0_cpu_debug_slave_phy ;
+-------------------------+------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                  ; Type                                                                                                                                                                                                                                                                                                                                ;
+-------------------------+------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_mfg_id              ; 70                     ; Signed Integer                                                                                                                                                                                                                                                                                                                      ;
; sld_type_id             ; 34                     ; Signed Integer                                                                                                                                                                                                                                                                                                                      ;
; sld_version             ; 3                      ; Signed Integer                                                                                                                                                                                                                                                                                                                      ;
; sld_instance_index      ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                                                                      ;
; sld_auto_instance_index ; YES                    ; String                                                                                                                                                                                                                                                                                                                              ;
; sld_ir_width            ; 2                      ; Signed Integer                                                                                                                                                                                                                                                                                                                      ;
; sld_sim_n_scan          ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                                                                      ;
; sld_sim_action          ;                        ; String                                                                                                                                                                                                                                                                                                                              ;
; sld_sim_total_length    ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                                                                      ;
; lpm_type                ; sld_virtual_jtag_basic ; String                                                                                                                                                                                                                                                                                                                              ;
; lpm_hint                ; UNUSED                 ; String                                                                                                                                                                                                                                                                                                                              ;
+-------------------------+------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_system:u0|vga_system_onchip_memory2_0:onchip_memory2_0 ;
+----------------+---------------------------------+------------------------------------------------------+
; Parameter Name ; Value                           ; Type                                                 ;
+----------------+---------------------------------+------------------------------------------------------+
; INIT_FILE      ; vga_system_onchip_memory2_0.hex ; String                                               ;
+----------------+---------------------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_system:u0|vga_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram ;
+------------------------------------+---------------------------------+------------------------------------------------------------+
; Parameter Name                     ; Value                           ; Type                                                       ;
+------------------------------------+---------------------------------+------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                               ; Untyped                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                              ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                             ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS                ; ON                              ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                             ; IGNORE_CASCADE                                             ;
; WIDTH_BYTEENA                      ; 1                               ; Untyped                                                    ;
; OPERATION_MODE                     ; SINGLE_PORT                     ; Untyped                                                    ;
; WIDTH_A                            ; 32                              ; Signed Integer                                             ;
; WIDTHAD_A                          ; 16                              ; Signed Integer                                             ;
; NUMWORDS_A                         ; 65536                           ; Signed Integer                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED                    ; Untyped                                                    ;
; ADDRESS_ACLR_A                     ; NONE                            ; Untyped                                                    ;
; OUTDATA_ACLR_A                     ; NONE                            ; Untyped                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                            ; Untyped                                                    ;
; INDATA_ACLR_A                      ; NONE                            ; Untyped                                                    ;
; BYTEENA_ACLR_A                     ; NONE                            ; Untyped                                                    ;
; WIDTH_B                            ; 1                               ; Untyped                                                    ;
; WIDTHAD_B                          ; 1                               ; Untyped                                                    ;
; NUMWORDS_B                         ; 1                               ; Untyped                                                    ;
; INDATA_REG_B                       ; CLOCK1                          ; Untyped                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                          ; Untyped                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1                          ; Untyped                                                    ;
; ADDRESS_REG_B                      ; CLOCK1                          ; Untyped                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED                    ; Untyped                                                    ;
; BYTEENA_REG_B                      ; CLOCK1                          ; Untyped                                                    ;
; INDATA_ACLR_B                      ; NONE                            ; Untyped                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                            ; Untyped                                                    ;
; ADDRESS_ACLR_B                     ; NONE                            ; Untyped                                                    ;
; OUTDATA_ACLR_B                     ; NONE                            ; Untyped                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                            ; Untyped                                                    ;
; BYTEENA_ACLR_B                     ; NONE                            ; Untyped                                                    ;
; WIDTH_BYTEENA_A                    ; 4                               ; Signed Integer                                             ;
; WIDTH_BYTEENA_B                    ; 1                               ; Untyped                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                            ; Untyped                                                    ;
; BYTE_SIZE                          ; 8                               ; Signed Integer                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                       ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE                       ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ            ; Untyped                                                    ;
; INIT_FILE                          ; vga_system_onchip_memory2_0.hex ; Untyped                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A                          ; Untyped                                                    ;
; MAXIMUM_DEPTH                      ; 65536                           ; Signed Integer                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                          ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                          ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                          ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                          ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                 ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                 ; Untyped                                                    ;
; ENABLE_ECC                         ; FALSE                           ; Untyped                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                           ; Untyped                                                    ;
; WIDTH_ECCSTATUS                    ; 3                               ; Untyped                                                    ;
; DEVICE_FAMILY                      ; Cyclone V                       ; Untyped                                                    ;
; CBXI_PARAMETER                     ; altsyncram_2qn1                 ; Untyped                                                    ;
+------------------------------------+---------------------------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_system:u0|vga_system_pll_0:pll_0|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+-------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                      ;
+--------------------------------------+------------------------+-------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                    ;
; fractional_vco_multiplier            ; false                  ; String                                    ;
; pll_type                             ; General                ; String                                    ;
; pll_subtype                          ; General                ; String                                    ;
; number_of_clocks                     ; 2                      ; Signed Integer                            ;
; operation_mode                       ; direct                 ; String                                    ;
; deserialization_factor               ; 4                      ; Signed Integer                            ;
; data_rate                            ; 0                      ; Signed Integer                            ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                            ;
; output_clock_frequency0              ; 50.000000 MHz          ; String                                    ;
; phase_shift0                         ; 0 ps                   ; String                                    ;
; duty_cycle0                          ; 50                     ; Signed Integer                            ;
; output_clock_frequency1              ; 50.000000 MHz          ; String                                    ;
; phase_shift1                         ; -3000 ps               ; String                                    ;
; duty_cycle1                          ; 50                     ; Signed Integer                            ;
; output_clock_frequency2              ; 0 MHz                  ; String                                    ;
; phase_shift2                         ; 0 ps                   ; String                                    ;
; duty_cycle2                          ; 50                     ; Signed Integer                            ;
; output_clock_frequency3              ; 0 MHz                  ; String                                    ;
; phase_shift3                         ; 0 ps                   ; String                                    ;
; duty_cycle3                          ; 50                     ; Signed Integer                            ;
; output_clock_frequency4              ; 0 MHz                  ; String                                    ;
; phase_shift4                         ; 0 ps                   ; String                                    ;
; duty_cycle4                          ; 50                     ; Signed Integer                            ;
; output_clock_frequency5              ; 0 MHz                  ; String                                    ;
; phase_shift5                         ; 0 ps                   ; String                                    ;
; duty_cycle5                          ; 50                     ; Signed Integer                            ;
; output_clock_frequency6              ; 0 MHz                  ; String                                    ;
; phase_shift6                         ; 0 ps                   ; String                                    ;
; duty_cycle6                          ; 50                     ; Signed Integer                            ;
; output_clock_frequency7              ; 0 MHz                  ; String                                    ;
; phase_shift7                         ; 0 ps                   ; String                                    ;
; duty_cycle7                          ; 50                     ; Signed Integer                            ;
; output_clock_frequency8              ; 0 MHz                  ; String                                    ;
; phase_shift8                         ; 0 ps                   ; String                                    ;
; duty_cycle8                          ; 50                     ; Signed Integer                            ;
; output_clock_frequency9              ; 0 MHz                  ; String                                    ;
; phase_shift9                         ; 0 ps                   ; String                                    ;
; duty_cycle9                          ; 50                     ; Signed Integer                            ;
; output_clock_frequency10             ; 0 MHz                  ; String                                    ;
; phase_shift10                        ; 0 ps                   ; String                                    ;
; duty_cycle10                         ; 50                     ; Signed Integer                            ;
; output_clock_frequency11             ; 0 MHz                  ; String                                    ;
; phase_shift11                        ; 0 ps                   ; String                                    ;
; duty_cycle11                         ; 50                     ; Signed Integer                            ;
; output_clock_frequency12             ; 0 MHz                  ; String                                    ;
; phase_shift12                        ; 0 ps                   ; String                                    ;
; duty_cycle12                         ; 50                     ; Signed Integer                            ;
; output_clock_frequency13             ; 0 MHz                  ; String                                    ;
; phase_shift13                        ; 0 ps                   ; String                                    ;
; duty_cycle13                         ; 50                     ; Signed Integer                            ;
; output_clock_frequency14             ; 0 MHz                  ; String                                    ;
; phase_shift14                        ; 0 ps                   ; String                                    ;
; duty_cycle14                         ; 50                     ; Signed Integer                            ;
; output_clock_frequency15             ; 0 MHz                  ; String                                    ;
; phase_shift15                        ; 0 ps                   ; String                                    ;
; duty_cycle15                         ; 50                     ; Signed Integer                            ;
; output_clock_frequency16             ; 0 MHz                  ; String                                    ;
; phase_shift16                        ; 0 ps                   ; String                                    ;
; duty_cycle16                         ; 50                     ; Signed Integer                            ;
; output_clock_frequency17             ; 0 MHz                  ; String                                    ;
; phase_shift17                        ; 0 ps                   ; String                                    ;
; duty_cycle17                         ; 50                     ; Signed Integer                            ;
; clock_name_0                         ;                        ; String                                    ;
; clock_name_1                         ;                        ; String                                    ;
; clock_name_2                         ;                        ; String                                    ;
; clock_name_3                         ;                        ; String                                    ;
; clock_name_4                         ;                        ; String                                    ;
; clock_name_5                         ;                        ; String                                    ;
; clock_name_6                         ;                        ; String                                    ;
; clock_name_7                         ;                        ; String                                    ;
; clock_name_8                         ;                        ; String                                    ;
; clock_name_global_0                  ; false                  ; String                                    ;
; clock_name_global_1                  ; false                  ; String                                    ;
; clock_name_global_2                  ; false                  ; String                                    ;
; clock_name_global_3                  ; false                  ; String                                    ;
; clock_name_global_4                  ; false                  ; String                                    ;
; clock_name_global_5                  ; false                  ; String                                    ;
; clock_name_global_6                  ; false                  ; String                                    ;
; clock_name_global_7                  ; false                  ; String                                    ;
; clock_name_global_8                  ; false                  ; String                                    ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                            ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                            ;
; m_cnt_bypass_en                      ; false                  ; String                                    ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                    ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                            ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                            ;
; n_cnt_bypass_en                      ; false                  ; String                                    ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                    ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                            ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                            ;
; c_cnt_bypass_en0                     ; false                  ; String                                    ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                    ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                    ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                            ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                            ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                            ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                            ;
; c_cnt_bypass_en1                     ; false                  ; String                                    ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                    ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                    ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                            ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                            ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                            ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                            ;
; c_cnt_bypass_en2                     ; false                  ; String                                    ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                    ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                    ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                            ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                            ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                            ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                            ;
; c_cnt_bypass_en3                     ; false                  ; String                                    ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                    ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                    ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                            ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                            ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                            ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                            ;
; c_cnt_bypass_en4                     ; false                  ; String                                    ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                    ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                    ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                            ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                            ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                            ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                            ;
; c_cnt_bypass_en5                     ; false                  ; String                                    ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                    ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                    ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                            ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                            ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                            ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                            ;
; c_cnt_bypass_en6                     ; false                  ; String                                    ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                    ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                    ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                            ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                            ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                            ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                            ;
; c_cnt_bypass_en7                     ; false                  ; String                                    ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                    ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                    ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                            ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                            ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                            ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                            ;
; c_cnt_bypass_en8                     ; false                  ; String                                    ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                    ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                    ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                            ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                            ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                            ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                            ;
; c_cnt_bypass_en9                     ; false                  ; String                                    ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                    ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                    ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                            ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                            ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                            ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                            ;
; c_cnt_bypass_en10                    ; false                  ; String                                    ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                    ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                    ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                            ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                            ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                            ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                            ;
; c_cnt_bypass_en11                    ; false                  ; String                                    ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                    ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                    ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                            ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                            ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                            ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                            ;
; c_cnt_bypass_en12                    ; false                  ; String                                    ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                    ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                    ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                            ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                            ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                            ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                            ;
; c_cnt_bypass_en13                    ; false                  ; String                                    ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                    ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                    ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                            ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                            ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                            ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                            ;
; c_cnt_bypass_en14                    ; false                  ; String                                    ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                    ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                    ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                            ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                            ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                            ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                            ;
; c_cnt_bypass_en15                    ; false                  ; String                                    ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                    ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                    ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                            ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                            ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                            ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                            ;
; c_cnt_bypass_en16                    ; false                  ; String                                    ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                    ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                    ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                            ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                            ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                            ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                            ;
; c_cnt_bypass_en17                    ; false                  ; String                                    ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                    ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                    ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                            ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                            ;
; pll_vco_div                          ; 1                      ; Signed Integer                            ;
; pll_slf_rst                          ; false                  ; String                                    ;
; pll_bw_sel                           ; low                    ; String                                    ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                    ;
; pll_cp_current                       ; 0                      ; Signed Integer                            ;
; pll_bwctrl                           ; 0                      ; Signed Integer                            ;
; pll_fractional_division              ; 1                      ; Signed Integer                            ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                            ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                    ;
; mimic_fbclk_type                     ; gclk                   ; String                                    ;
; pll_fbclk_mux_1                      ; glb                    ; String                                    ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                    ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                    ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                            ;
; refclk1_frequency                    ; 0 MHz                  ; String                                    ;
; pll_clkin_0_src                      ; clk_0                  ; String                                    ;
; pll_clkin_1_src                      ; clk_0                  ; String                                    ;
; pll_clk_loss_sw_en                   ; false                  ; String                                    ;
; pll_auto_clk_sw_en                   ; false                  ; String                                    ;
; pll_manu_clk_sw_en                   ; false                  ; String                                    ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                            ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                    ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                    ;
+--------------------------------------+------------------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_system:u0|vga_integrate:vga_integrate_0|vga_adapter:vga ;
+-------------------------+----------------+---------------------------------------------------------------+
; Parameter Name          ; Value          ; Type                                                          ;
+-------------------------+----------------+---------------------------------------------------------------+
; BITS_PER_COLOUR_CHANNEL ; 2              ; Signed Integer                                                ;
; MONOCHROME              ; FALSE          ; String                                                        ;
; RESOLUTION              ; 160x120        ; String                                                        ;
; BACKGROUND_IMAGE        ; background.mif ; String                                                        ;
; USING_DE1               ; TRUE           ; String                                                        ;
+-------------------------+----------------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_system:u0|vga_integrate:vga_integrate_0|vga_adapter:vga|vga_address_translator:user_input_translator ;
+----------------+---------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                                                                       ;
+----------------+---------+----------------------------------------------------------------------------------------------------------------------------+
; RESOLUTION     ; 160x120 ; String                                                                                                                     ;
+----------------+---------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_system:u0|vga_integrate:vga_integrate_0|vga_adapter:vga|altsyncram:VideoMemory ;
+------------------------------------+----------------------+---------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                ;
+------------------------------------+----------------------+---------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                             ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                             ;
; WIDTH_A                            ; 6                    ; Signed Integer                                                      ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                                                      ;
; NUMWORDS_A                         ; 19200                ; Signed Integer                                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                             ;
; WIDTH_B                            ; 6                    ; Signed Integer                                                      ;
; WIDTHAD_B                          ; 15                   ; Signed Integer                                                      ;
; NUMWORDS_B                         ; 19200                ; Signed Integer                                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                             ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                             ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                             ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                             ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                             ;
; CBXI_PARAMETER                     ; altsyncram_m6k1      ; Untyped                                                             ;
+------------------------------------+----------------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_system:u0|vga_integrate:vga_integrate_0|vga_adapter:vga|vga_pll:mypll|altpll:altpll_component ;
+-------------------------------+-------------------+--------------------------------------------------------------------------------------------+
; Parameter Name                ; Value             ; Type                                                                                       ;
+-------------------------------+-------------------+--------------------------------------------------------------------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                                                                                    ;
; PLL_TYPE                      ; FAST              ; Untyped                                                                                    ;
; LPM_HINT                      ; UNUSED            ; Untyped                                                                                    ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                                                                                    ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                                                                                    ;
; SCAN_CHAIN                    ; LONG              ; Untyped                                                                                    ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                                                                                    ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer                                                                             ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                                                                                    ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                                                                                    ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                                                                                    ;
; LOCK_HIGH                     ; 1                 ; Untyped                                                                                    ;
; LOCK_LOW                      ; 1                 ; Untyped                                                                                    ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                                                                                    ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                                                                                    ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                                                                                    ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                                                                                    ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                                                                                    ;
; SKIP_VCO                      ; OFF               ; Untyped                                                                                    ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                                                                                    ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                                                                                    ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                                                                                    ;
; BANDWIDTH                     ; 0                 ; Untyped                                                                                    ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                                                                                    ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                                                                                    ;
; DOWN_SPREAD                   ; 0                 ; Untyped                                                                                    ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                                                                                    ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                                                                                    ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                                                                                    ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                                                                                    ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                                                                                    ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                                                                                    ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                                                                                    ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                                                                                    ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                                                                                    ;
; CLK2_MULTIPLY_BY              ; 1                 ; Untyped                                                                                    ;
; CLK1_MULTIPLY_BY              ; 1                 ; Untyped                                                                                    ;
; CLK0_MULTIPLY_BY              ; 1                 ; Signed Integer                                                                             ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                                                                                    ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                                                                                    ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                                                                                    ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                                                                                    ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                                                                                    ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                                                                                    ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                                                                                    ;
; CLK2_DIVIDE_BY                ; 1                 ; Untyped                                                                                    ;
; CLK1_DIVIDE_BY                ; 1                 ; Untyped                                                                                    ;
; CLK0_DIVIDE_BY                ; 2                 ; Signed Integer                                                                             ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                                                                                    ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                                                                                    ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                                                                                    ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                                                                                    ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                                                                                    ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                                                                                    ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                                                                                    ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                                                                                    ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                                                                                    ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                                                                                    ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                                                                                    ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                                                                                    ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                                                                                    ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                                                                                    ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                                                                                    ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                                                                                    ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                                                                                    ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                                                                                    ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                                                                                    ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                                                                                    ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                                                                                    ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                                                                                    ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                                                                                    ;
; CLK2_DUTY_CYCLE               ; 50                ; Untyped                                                                                    ;
; CLK1_DUTY_CYCLE               ; 50                ; Untyped                                                                                    ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                                                                             ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                    ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                    ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                    ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                    ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                    ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                    ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                    ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                    ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                    ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                    ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                    ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                    ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                    ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                    ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                    ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                    ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                    ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                    ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                    ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                    ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                                                                                    ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                                                                                    ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                                                                                    ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                                                                                    ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                                                                                    ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                                                                                    ;
; DPA_DIVIDER                   ; 0                 ; Untyped                                                                                    ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                                                                                    ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                                                                                    ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                                                                                    ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                                                                                    ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                                                                                    ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                                                                                    ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                                                                                    ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                                                                                    ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                                                                                    ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                                                                                    ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                                                                                    ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                                                                                    ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                                                                                    ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                                                                                    ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                                                                                    ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                                                                                    ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                                                                                    ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                                                                                    ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                                                                                    ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                                                                                    ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                                                                                    ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                                                                                    ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                                                                                    ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                                                                                    ;
; VCO_MIN                       ; 0                 ; Untyped                                                                                    ;
; VCO_MAX                       ; 0                 ; Untyped                                                                                    ;
; VCO_CENTER                    ; 0                 ; Untyped                                                                                    ;
; PFD_MIN                       ; 0                 ; Untyped                                                                                    ;
; PFD_MAX                       ; 0                 ; Untyped                                                                                    ;
; M_INITIAL                     ; 0                 ; Untyped                                                                                    ;
; M                             ; 0                 ; Untyped                                                                                    ;
; N                             ; 1                 ; Untyped                                                                                    ;
; M2                            ; 1                 ; Untyped                                                                                    ;
; N2                            ; 1                 ; Untyped                                                                                    ;
; SS                            ; 1                 ; Untyped                                                                                    ;
; C0_HIGH                       ; 0                 ; Untyped                                                                                    ;
; C1_HIGH                       ; 0                 ; Untyped                                                                                    ;
; C2_HIGH                       ; 0                 ; Untyped                                                                                    ;
; C3_HIGH                       ; 0                 ; Untyped                                                                                    ;
; C4_HIGH                       ; 0                 ; Untyped                                                                                    ;
; C5_HIGH                       ; 0                 ; Untyped                                                                                    ;
; C6_HIGH                       ; 0                 ; Untyped                                                                                    ;
; C7_HIGH                       ; 0                 ; Untyped                                                                                    ;
; C8_HIGH                       ; 0                 ; Untyped                                                                                    ;
; C9_HIGH                       ; 0                 ; Untyped                                                                                    ;
; C0_LOW                        ; 0                 ; Untyped                                                                                    ;
; C1_LOW                        ; 0                 ; Untyped                                                                                    ;
; C2_LOW                        ; 0                 ; Untyped                                                                                    ;
; C3_LOW                        ; 0                 ; Untyped                                                                                    ;
; C4_LOW                        ; 0                 ; Untyped                                                                                    ;
; C5_LOW                        ; 0                 ; Untyped                                                                                    ;
; C6_LOW                        ; 0                 ; Untyped                                                                                    ;
; C7_LOW                        ; 0                 ; Untyped                                                                                    ;
; C8_LOW                        ; 0                 ; Untyped                                                                                    ;
; C9_LOW                        ; 0                 ; Untyped                                                                                    ;
; C0_INITIAL                    ; 0                 ; Untyped                                                                                    ;
; C1_INITIAL                    ; 0                 ; Untyped                                                                                    ;
; C2_INITIAL                    ; 0                 ; Untyped                                                                                    ;
; C3_INITIAL                    ; 0                 ; Untyped                                                                                    ;
; C4_INITIAL                    ; 0                 ; Untyped                                                                                    ;
; C5_INITIAL                    ; 0                 ; Untyped                                                                                    ;
; C6_INITIAL                    ; 0                 ; Untyped                                                                                    ;
; C7_INITIAL                    ; 0                 ; Untyped                                                                                    ;
; C8_INITIAL                    ; 0                 ; Untyped                                                                                    ;
; C9_INITIAL                    ; 0                 ; Untyped                                                                                    ;
; C0_MODE                       ; BYPASS            ; Untyped                                                                                    ;
; C1_MODE                       ; BYPASS            ; Untyped                                                                                    ;
; C2_MODE                       ; BYPASS            ; Untyped                                                                                    ;
; C3_MODE                       ; BYPASS            ; Untyped                                                                                    ;
; C4_MODE                       ; BYPASS            ; Untyped                                                                                    ;
; C5_MODE                       ; BYPASS            ; Untyped                                                                                    ;
; C6_MODE                       ; BYPASS            ; Untyped                                                                                    ;
; C7_MODE                       ; BYPASS            ; Untyped                                                                                    ;
; C8_MODE                       ; BYPASS            ; Untyped                                                                                    ;
; C9_MODE                       ; BYPASS            ; Untyped                                                                                    ;
; C0_PH                         ; 0                 ; Untyped                                                                                    ;
; C1_PH                         ; 0                 ; Untyped                                                                                    ;
; C2_PH                         ; 0                 ; Untyped                                                                                    ;
; C3_PH                         ; 0                 ; Untyped                                                                                    ;
; C4_PH                         ; 0                 ; Untyped                                                                                    ;
; C5_PH                         ; 0                 ; Untyped                                                                                    ;
; C6_PH                         ; 0                 ; Untyped                                                                                    ;
; C7_PH                         ; 0                 ; Untyped                                                                                    ;
; C8_PH                         ; 0                 ; Untyped                                                                                    ;
; C9_PH                         ; 0                 ; Untyped                                                                                    ;
; L0_HIGH                       ; 1                 ; Untyped                                                                                    ;
; L1_HIGH                       ; 1                 ; Untyped                                                                                    ;
; G0_HIGH                       ; 1                 ; Untyped                                                                                    ;
; G1_HIGH                       ; 1                 ; Untyped                                                                                    ;
; G2_HIGH                       ; 1                 ; Untyped                                                                                    ;
; G3_HIGH                       ; 1                 ; Untyped                                                                                    ;
; E0_HIGH                       ; 1                 ; Untyped                                                                                    ;
; E1_HIGH                       ; 1                 ; Untyped                                                                                    ;
; E2_HIGH                       ; 1                 ; Untyped                                                                                    ;
; E3_HIGH                       ; 1                 ; Untyped                                                                                    ;
; L0_LOW                        ; 1                 ; Untyped                                                                                    ;
; L1_LOW                        ; 1                 ; Untyped                                                                                    ;
; G0_LOW                        ; 1                 ; Untyped                                                                                    ;
; G1_LOW                        ; 1                 ; Untyped                                                                                    ;
; G2_LOW                        ; 1                 ; Untyped                                                                                    ;
; G3_LOW                        ; 1                 ; Untyped                                                                                    ;
; E0_LOW                        ; 1                 ; Untyped                                                                                    ;
; E1_LOW                        ; 1                 ; Untyped                                                                                    ;
; E2_LOW                        ; 1                 ; Untyped                                                                                    ;
; E3_LOW                        ; 1                 ; Untyped                                                                                    ;
; L0_INITIAL                    ; 1                 ; Untyped                                                                                    ;
; L1_INITIAL                    ; 1                 ; Untyped                                                                                    ;
; G0_INITIAL                    ; 1                 ; Untyped                                                                                    ;
; G1_INITIAL                    ; 1                 ; Untyped                                                                                    ;
; G2_INITIAL                    ; 1                 ; Untyped                                                                                    ;
; G3_INITIAL                    ; 1                 ; Untyped                                                                                    ;
; E0_INITIAL                    ; 1                 ; Untyped                                                                                    ;
; E1_INITIAL                    ; 1                 ; Untyped                                                                                    ;
; E2_INITIAL                    ; 1                 ; Untyped                                                                                    ;
; E3_INITIAL                    ; 1                 ; Untyped                                                                                    ;
; L0_MODE                       ; BYPASS            ; Untyped                                                                                    ;
; L1_MODE                       ; BYPASS            ; Untyped                                                                                    ;
; G0_MODE                       ; BYPASS            ; Untyped                                                                                    ;
; G1_MODE                       ; BYPASS            ; Untyped                                                                                    ;
; G2_MODE                       ; BYPASS            ; Untyped                                                                                    ;
; G3_MODE                       ; BYPASS            ; Untyped                                                                                    ;
; E0_MODE                       ; BYPASS            ; Untyped                                                                                    ;
; E1_MODE                       ; BYPASS            ; Untyped                                                                                    ;
; E2_MODE                       ; BYPASS            ; Untyped                                                                                    ;
; E3_MODE                       ; BYPASS            ; Untyped                                                                                    ;
; L0_PH                         ; 0                 ; Untyped                                                                                    ;
; L1_PH                         ; 0                 ; Untyped                                                                                    ;
; G0_PH                         ; 0                 ; Untyped                                                                                    ;
; G1_PH                         ; 0                 ; Untyped                                                                                    ;
; G2_PH                         ; 0                 ; Untyped                                                                                    ;
; G3_PH                         ; 0                 ; Untyped                                                                                    ;
; E0_PH                         ; 0                 ; Untyped                                                                                    ;
; E1_PH                         ; 0                 ; Untyped                                                                                    ;
; E2_PH                         ; 0                 ; Untyped                                                                                    ;
; E3_PH                         ; 0                 ; Untyped                                                                                    ;
; M_PH                          ; 0                 ; Untyped                                                                                    ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                                                                                    ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                                                                                    ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                                                                                    ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                                                                                    ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                                                                                    ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                                                                                    ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                                                                                    ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                                                                                    ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                                                                                    ;
; CLK0_COUNTER                  ; G0                ; Untyped                                                                                    ;
; CLK1_COUNTER                  ; G0                ; Untyped                                                                                    ;
; CLK2_COUNTER                  ; G0                ; Untyped                                                                                    ;
; CLK3_COUNTER                  ; G0                ; Untyped                                                                                    ;
; CLK4_COUNTER                  ; G0                ; Untyped                                                                                    ;
; CLK5_COUNTER                  ; G0                ; Untyped                                                                                    ;
; CLK6_COUNTER                  ; E0                ; Untyped                                                                                    ;
; CLK7_COUNTER                  ; E1                ; Untyped                                                                                    ;
; CLK8_COUNTER                  ; E2                ; Untyped                                                                                    ;
; CLK9_COUNTER                  ; E3                ; Untyped                                                                                    ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                                                                                    ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                                                                                    ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                                                                                    ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                                                                                    ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                                                                                    ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                                                                                    ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                                                                                    ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                                                                                    ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                                                                                    ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                                                                                    ;
; M_TIME_DELAY                  ; 0                 ; Untyped                                                                                    ;
; N_TIME_DELAY                  ; 0                 ; Untyped                                                                                    ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                                                                                    ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                                                                                    ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                                                                                    ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                                                                                    ;
; ENABLE0_COUNTER               ; L0                ; Untyped                                                                                    ;
; ENABLE1_COUNTER               ; L0                ; Untyped                                                                                    ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                                                                                    ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                                                                                    ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                                                                                    ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                                                                                    ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                                                                                    ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                                                                                    ;
; VCO_POST_SCALE                ; 0                 ; Untyped                                                                                    ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                                                    ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                                                    ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                                                    ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II        ; Untyped                                                                                    ;
; PORT_CLKENA0                  ; PORT_CONNECTIVITY ; Untyped                                                                                    ;
; PORT_CLKENA1                  ; PORT_CONNECTIVITY ; Untyped                                                                                    ;
; PORT_CLKENA2                  ; PORT_CONNECTIVITY ; Untyped                                                                                    ;
; PORT_CLKENA3                  ; PORT_CONNECTIVITY ; Untyped                                                                                    ;
; PORT_CLKENA4                  ; PORT_CONNECTIVITY ; Untyped                                                                                    ;
; PORT_CLKENA5                  ; PORT_CONNECTIVITY ; Untyped                                                                                    ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                                                                                    ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                                                                                    ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                                                                                    ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                                                                                    ;
; PORT_EXTCLK0                  ; PORT_CONNECTIVITY ; Untyped                                                                                    ;
; PORT_EXTCLK1                  ; PORT_CONNECTIVITY ; Untyped                                                                                    ;
; PORT_EXTCLK2                  ; PORT_CONNECTIVITY ; Untyped                                                                                    ;
; PORT_EXTCLK3                  ; PORT_CONNECTIVITY ; Untyped                                                                                    ;
; PORT_CLKBAD0                  ; PORT_CONNECTIVITY ; Untyped                                                                                    ;
; PORT_CLKBAD1                  ; PORT_CONNECTIVITY ; Untyped                                                                                    ;
; PORT_CLK0                     ; PORT_CONNECTIVITY ; Untyped                                                                                    ;
; PORT_CLK1                     ; PORT_CONNECTIVITY ; Untyped                                                                                    ;
; PORT_CLK2                     ; PORT_CONNECTIVITY ; Untyped                                                                                    ;
; PORT_CLK3                     ; PORT_CONNECTIVITY ; Untyped                                                                                    ;
; PORT_CLK4                     ; PORT_CONNECTIVITY ; Untyped                                                                                    ;
; PORT_CLK5                     ; PORT_CONNECTIVITY ; Untyped                                                                                    ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                                                                                    ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                                                                                    ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                                                                                    ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                                                                                    ;
; PORT_SCANDATA                 ; PORT_CONNECTIVITY ; Untyped                                                                                    ;
; PORT_SCANDATAOUT              ; PORT_CONNECTIVITY ; Untyped                                                                                    ;
; PORT_SCANDONE                 ; PORT_CONNECTIVITY ; Untyped                                                                                    ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                                                                                    ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                                                                                    ;
; PORT_ACTIVECLOCK              ; PORT_CONNECTIVITY ; Untyped                                                                                    ;
; PORT_CLKLOSS                  ; PORT_CONNECTIVITY ; Untyped                                                                                    ;
; PORT_INCLK1                   ; PORT_CONNECTIVITY ; Untyped                                                                                    ;
; PORT_INCLK0                   ; PORT_CONNECTIVITY ; Untyped                                                                                    ;
; PORT_FBIN                     ; PORT_CONNECTIVITY ; Untyped                                                                                    ;
; PORT_PLLENA                   ; PORT_CONNECTIVITY ; Untyped                                                                                    ;
; PORT_CLKSWITCH                ; PORT_CONNECTIVITY ; Untyped                                                                                    ;
; PORT_ARESET                   ; PORT_CONNECTIVITY ; Untyped                                                                                    ;
; PORT_PFDENA                   ; PORT_CONNECTIVITY ; Untyped                                                                                    ;
; PORT_SCANCLK                  ; PORT_CONNECTIVITY ; Untyped                                                                                    ;
; PORT_SCANACLR                 ; PORT_CONNECTIVITY ; Untyped                                                                                    ;
; PORT_SCANREAD                 ; PORT_CONNECTIVITY ; Untyped                                                                                    ;
; PORT_SCANWRITE                ; PORT_CONNECTIVITY ; Untyped                                                                                    ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                                                                                    ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                                                                                    ;
; PORT_LOCKED                   ; PORT_CONNECTIVITY ; Untyped                                                                                    ;
; PORT_CONFIGUPDATE             ; PORT_CONNECTIVITY ; Untyped                                                                                    ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                                                                                    ;
; PORT_PHASEDONE                ; PORT_CONNECTIVITY ; Untyped                                                                                    ;
; PORT_PHASESTEP                ; PORT_CONNECTIVITY ; Untyped                                                                                    ;
; PORT_PHASEUPDOWN              ; PORT_CONNECTIVITY ; Untyped                                                                                    ;
; PORT_SCANCLKENA               ; PORT_CONNECTIVITY ; Untyped                                                                                    ;
; PORT_PHASECOUNTERSELECT       ; PORT_CONNECTIVITY ; Untyped                                                                                    ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                                                                                    ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                                                                                    ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                                                                                    ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                                                                                    ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                                                                                    ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                                                                                    ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                                                                                    ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                                                                                    ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                                                                                    ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                                                                                    ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                                                                                    ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                                                                                    ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                                                                                    ;
; CBXI_PARAMETER                ; altpll_80u        ; Untyped                                                                                    ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                                                                                    ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                                                                                    ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                                                                                    ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                                                                                    ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                                                                                    ;
; DEVICE_FAMILY                 ; Cyclone V         ; Untyped                                                                                    ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                                                                                    ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                                                                                    ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                                                                                 ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                                                                               ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                                                                               ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                                                                             ;
+-------------------------------+-------------------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_system:u0|vga_integrate:vga_integrate_0|vga_adapter:vga|vga_controller:controller ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                       ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------+
; BITS_PER_COLOUR_CHANNEL ; 2           ; Signed Integer                                                                             ;
; MONOCHROME              ; FALSE       ; String                                                                                     ;
; RESOLUTION              ; 160x120     ; String                                                                                     ;
; USING_DE1               ; TRUE        ; String                                                                                     ;
; C_VERT_NUM_PIXELS       ; 00111100000 ; Unsigned Binary                                                                            ;
; C_VERT_SYNC_START       ; 00111101101 ; Unsigned Binary                                                                            ;
; C_VERT_SYNC_END         ; 00111101110 ; Unsigned Binary                                                                            ;
; C_VERT_TOTAL_COUNT      ; 01000001101 ; Unsigned Binary                                                                            ;
; C_HORZ_NUM_PIXELS       ; 01010000000 ; Unsigned Binary                                                                            ;
; C_HORZ_SYNC_START       ; 01010010011 ; Unsigned Binary                                                                            ;
; C_HORZ_SYNC_END         ; 01011110010 ; Unsigned Binary                                                                            ;
; C_HORZ_TOTAL_COUNT      ; 01100100000 ; Unsigned Binary                                                                            ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_system:u0|vga_integrate:vga_integrate_0|vga_adapter:vga|vga_controller:controller|vga_address_translator:controller_translator ;
+----------------+---------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                                                                                                 ;
+----------------+---------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; RESOLUTION     ; 160x120 ; String                                                                                                                                               ;
+----------------+---------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                    ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 28    ; Signed Integer                                                                                                                          ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                          ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                          ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                          ;
; UAV_ADDRESS_W               ; 28    ; Signed Integer                                                                                                                          ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                          ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                          ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                          ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                          ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                          ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                          ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                          ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                          ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                          ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                          ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                          ;
; AV_REGISTERINCOMINGSIGNALS  ; 1     ; Signed Integer                                                                                                                          ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                          ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                          ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                          ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                          ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                          ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                          ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                           ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 19    ; Signed Integer                                                                                                                                 ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                                 ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                                 ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                                 ;
; UAV_ADDRESS_W               ; 28    ; Signed Integer                                                                                                                                 ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                                 ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                                 ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                                 ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                                 ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                                 ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                                 ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                                 ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                                                 ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                                 ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                                 ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                                 ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                                 ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                                 ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                                 ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                                 ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                                 ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                                 ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                                                                                 ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                     ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                           ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                           ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                           ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                           ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                           ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                           ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                           ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                           ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                           ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                           ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                           ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                           ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                           ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                           ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                           ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                           ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                           ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                           ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                                           ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                           ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                           ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                           ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                           ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                           ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                           ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                           ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_integrate_0_avalon_slave_0_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                      ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                                                            ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                            ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                            ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                            ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                            ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                            ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                                            ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                            ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                            ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                            ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                            ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                            ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                            ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                            ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                            ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                            ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                            ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                            ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                                            ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                            ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                            ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                            ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                            ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                            ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                            ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                            ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                    ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                                                                          ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                          ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                          ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                          ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                          ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                          ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                          ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                          ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                          ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                          ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                          ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                          ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                          ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                          ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                          ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                          ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                          ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                          ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                                          ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                          ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                          ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                          ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                          ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                          ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                          ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                          ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:new_sdram_controller_0_s1_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                 ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 25    ; Signed Integer                                                                                                                       ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                                                       ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                       ;
; AV_BYTEENABLE_W                ; 2     ; Signed Integer                                                                                                                       ;
; UAV_BYTEENABLE_W               ; 2     ; Signed Integer                                                                                                                       ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                       ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                       ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                       ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                       ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                       ;
; USE_READDATAVALID              ; 1     ; Signed Integer                                                                                                                       ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                       ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                       ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                       ;
; AV_SYMBOLS_PER_WORD            ; 2     ; Signed Integer                                                                                                                       ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                       ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                       ;
; BITS_PER_WORD                  ; 1     ; Signed Integer                                                                                                                       ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                                       ;
; UAV_BURSTCOUNT_W               ; 2     ; Signed Integer                                                                                                                       ;
; UAV_DATA_W                     ; 16    ; Signed Integer                                                                                                                       ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                       ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                       ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                       ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                       ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                       ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                           ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 16    ; Signed Integer                                                                                                                 ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                 ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                 ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                 ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                 ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                                 ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                                 ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                 ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                 ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                 ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                 ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                 ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                 ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                 ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                 ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                 ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                 ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                 ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                                 ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                 ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                 ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                 ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                 ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                 ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                 ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                 ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                  ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                                        ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                                        ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                        ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                        ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                        ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                        ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                        ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                        ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                        ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                        ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                        ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                        ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                        ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                        ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                        ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                        ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                        ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                        ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                        ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                        ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                        ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                        ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                        ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                        ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                        ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                        ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                            ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 84    ; Signed Integer                                                                                                                  ;
; PKT_QOS_L                 ; 84    ; Signed Integer                                                                                                                  ;
; PKT_DATA_SIDEBAND_H       ; 82    ; Signed Integer                                                                                                                  ;
; PKT_DATA_SIDEBAND_L       ; 82    ; Signed Integer                                                                                                                  ;
; PKT_ADDR_SIDEBAND_H       ; 81    ; Signed Integer                                                                                                                  ;
; PKT_ADDR_SIDEBAND_L       ; 81    ; Signed Integer                                                                                                                  ;
; PKT_CACHE_H               ; 98    ; Signed Integer                                                                                                                  ;
; PKT_CACHE_L               ; 95    ; Signed Integer                                                                                                                  ;
; PKT_THREAD_ID_H           ; 91    ; Signed Integer                                                                                                                  ;
; PKT_THREAD_ID_L           ; 91    ; Signed Integer                                                                                                                  ;
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                                  ;
; PKT_PROTECTION_H          ; 94    ; Signed Integer                                                                                                                  ;
; PKT_PROTECTION_L          ; 92    ; Signed Integer                                                                                                                  ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                                  ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                                  ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                                  ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                                  ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                                  ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                  ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                                  ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                                  ;
; PKT_BURST_TYPE_H          ; 80    ; Signed Integer                                                                                                                  ;
; PKT_BURST_TYPE_L          ; 79    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_EXCLUSIVE       ; 69    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                                  ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                  ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                  ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                  ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                  ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                                                  ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                                  ;
; PKT_DEST_ID_H             ; 90    ; Signed Integer                                                                                                                  ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                                                  ;
; PKT_RESPONSE_STATUS_L     ; 99    ; Signed Integer                                                                                                                  ;
; PKT_RESPONSE_STATUS_H     ; 100   ; Signed Integer                                                                                                                  ;
; PKT_ORI_BURST_SIZE_L      ; 101   ; Signed Integer                                                                                                                  ;
; PKT_ORI_BURST_SIZE_H      ; 103   ; Signed Integer                                                                                                                  ;
; ST_DATA_W                 ; 104   ; Signed Integer                                                                                                                  ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                                                  ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                  ;
; ID                        ; 0     ; Signed Integer                                                                                                                  ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                  ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                                                  ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                  ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                  ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                  ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                  ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                  ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                  ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                  ;
; PKT_ADDR_W                ; 28    ; Signed Integer                                                                                                                  ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                  ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                  ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                                                  ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                                                  ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                  ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                   ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 84    ; Signed Integer                                                                                                                         ;
; PKT_QOS_L                 ; 84    ; Signed Integer                                                                                                                         ;
; PKT_DATA_SIDEBAND_H       ; 82    ; Signed Integer                                                                                                                         ;
; PKT_DATA_SIDEBAND_L       ; 82    ; Signed Integer                                                                                                                         ;
; PKT_ADDR_SIDEBAND_H       ; 81    ; Signed Integer                                                                                                                         ;
; PKT_ADDR_SIDEBAND_L       ; 81    ; Signed Integer                                                                                                                         ;
; PKT_CACHE_H               ; 98    ; Signed Integer                                                                                                                         ;
; PKT_CACHE_L               ; 95    ; Signed Integer                                                                                                                         ;
; PKT_THREAD_ID_H           ; 91    ; Signed Integer                                                                                                                         ;
; PKT_THREAD_ID_L           ; 91    ; Signed Integer                                                                                                                         ;
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                                         ;
; PKT_PROTECTION_H          ; 94    ; Signed Integer                                                                                                                         ;
; PKT_PROTECTION_L          ; 92    ; Signed Integer                                                                                                                         ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                                         ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                                         ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                                         ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                                         ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                                         ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                         ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                                         ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                                         ;
; PKT_BURST_TYPE_H          ; 80    ; Signed Integer                                                                                                                         ;
; PKT_BURST_TYPE_L          ; 79    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_EXCLUSIVE       ; 69    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                                         ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                         ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                         ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                         ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                         ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                                                         ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                                         ;
; PKT_DEST_ID_H             ; 90    ; Signed Integer                                                                                                                         ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                                                         ;
; PKT_RESPONSE_STATUS_L     ; 99    ; Signed Integer                                                                                                                         ;
; PKT_RESPONSE_STATUS_H     ; 100   ; Signed Integer                                                                                                                         ;
; PKT_ORI_BURST_SIZE_L      ; 101   ; Signed Integer                                                                                                                         ;
; PKT_ORI_BURST_SIZE_H      ; 103   ; Signed Integer                                                                                                                         ;
; ST_DATA_W                 ; 104   ; Signed Integer                                                                                                                         ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                                                         ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                         ;
; ID                        ; 1     ; Signed Integer                                                                                                                         ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                         ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                                                         ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                         ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                         ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                         ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                         ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                         ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                         ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                         ;
; PKT_ADDR_W                ; 28    ; Signed Integer                                                                                                                         ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                         ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                         ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                                                         ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                                                         ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                         ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                                      ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                      ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                      ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                      ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                      ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                      ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                                      ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                                      ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                                                      ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                                      ;
; PKT_DEST_ID_H             ; 90    ; Signed Integer                                                                                                                      ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                                                      ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                                      ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                                      ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                                      ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                                      ;
; PKT_PROTECTION_H          ; 94    ; Signed Integer                                                                                                                      ;
; PKT_PROTECTION_L          ; 92    ; Signed Integer                                                                                                                      ;
; PKT_RESPONSE_STATUS_H     ; 100   ; Signed Integer                                                                                                                      ;
; PKT_RESPONSE_STATUS_L     ; 99    ; Signed Integer                                                                                                                      ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                                      ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                                      ;
; PKT_ORI_BURST_SIZE_L      ; 101   ; Signed Integer                                                                                                                      ;
; PKT_ORI_BURST_SIZE_H      ; 103   ; Signed Integer                                                                                                                      ;
; ST_DATA_W                 ; 104   ; Signed Integer                                                                                                                      ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                                                      ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                                      ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                      ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                      ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                      ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                      ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                      ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                      ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                      ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                      ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                      ;
; FIFO_DATA_W               ; 105   ; Signed Integer                                                                                                                      ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                      ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                               ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                               ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                               ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                               ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                           ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                 ;
; BITS_PER_SYMBOL     ; 105   ; Signed Integer                                                                                                                                 ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                 ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                 ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                 ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                 ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                 ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                 ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                 ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                 ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                 ;
; DATA_WIDTH          ; 105   ; Signed Integer                                                                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                 ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_integrate_0_avalon_slave_0_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                 ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                                       ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                       ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                       ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                       ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                       ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                       ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                                       ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                                       ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                                                       ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                                       ;
; PKT_DEST_ID_H             ; 90    ; Signed Integer                                                                                                                       ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                                                       ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                                       ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                                       ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                                       ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                                       ;
; PKT_PROTECTION_H          ; 94    ; Signed Integer                                                                                                                       ;
; PKT_PROTECTION_L          ; 92    ; Signed Integer                                                                                                                       ;
; PKT_RESPONSE_STATUS_H     ; 100   ; Signed Integer                                                                                                                       ;
; PKT_RESPONSE_STATUS_L     ; 99    ; Signed Integer                                                                                                                       ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                                       ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                                       ;
; PKT_ORI_BURST_SIZE_L      ; 101   ; Signed Integer                                                                                                                       ;
; PKT_ORI_BURST_SIZE_H      ; 103   ; Signed Integer                                                                                                                       ;
; ST_DATA_W                 ; 104   ; Signed Integer                                                                                                                       ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                                                       ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                                       ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                       ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                       ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                       ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                       ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                       ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                       ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                       ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                       ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                       ;
; FIFO_DATA_W               ; 105   ; Signed Integer                                                                                                                       ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                       ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_integrate_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                                ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_integrate_0_avalon_slave_0_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                            ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                  ;
; BITS_PER_SYMBOL     ; 105   ; Signed Integer                                                                                                                                  ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                  ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                  ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                  ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                  ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                  ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                  ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                  ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                  ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                  ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                  ;
; DATA_WIDTH          ; 105   ; Signed Integer                                                                                                                                  ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                  ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                               ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                                     ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                     ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                     ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                     ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                     ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                     ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                                     ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                                     ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                                                     ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                                     ;
; PKT_DEST_ID_H             ; 90    ; Signed Integer                                                                                                                     ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                                                     ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                                     ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                                     ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                                     ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                                     ;
; PKT_PROTECTION_H          ; 94    ; Signed Integer                                                                                                                     ;
; PKT_PROTECTION_L          ; 92    ; Signed Integer                                                                                                                     ;
; PKT_RESPONSE_STATUS_H     ; 100   ; Signed Integer                                                                                                                     ;
; PKT_RESPONSE_STATUS_L     ; 99    ; Signed Integer                                                                                                                     ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                                     ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                                     ;
; PKT_ORI_BURST_SIZE_L      ; 101   ; Signed Integer                                                                                                                     ;
; PKT_ORI_BURST_SIZE_H      ; 103   ; Signed Integer                                                                                                                     ;
; ST_DATA_W                 ; 104   ; Signed Integer                                                                                                                     ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                                                     ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                                     ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                     ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                     ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                     ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                     ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                     ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                     ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                     ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                     ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                     ;
; FIFO_DATA_W               ; 105   ; Signed Integer                                                                                                                     ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                     ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                              ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                              ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                              ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                              ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                          ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                ;
; BITS_PER_SYMBOL     ; 105   ; Signed Integer                                                                                                                                ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                ;
; DATA_WIDTH          ; 105   ; Signed Integer                                                                                                                                ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                            ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 65    ; Signed Integer                                                                                                                  ;
; PKT_DATA_H                ; 15    ; Signed Integer                                                                                                                  ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                  ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                  ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                                  ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                                  ;
; PKT_ADDR_H                ; 45    ; Signed Integer                                                                                                                  ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_LOCK            ; 50    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_COMPRESSED_READ ; 46    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_POSTED          ; 47    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_WRITE           ; 48    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_READ            ; 49    ; Signed Integer                                                                                                                  ;
; PKT_SRC_ID_H              ; 69    ; Signed Integer                                                                                                                  ;
; PKT_SRC_ID_L              ; 67    ; Signed Integer                                                                                                                  ;
; PKT_DEST_ID_H             ; 72    ; Signed Integer                                                                                                                  ;
; PKT_DEST_ID_L             ; 70    ; Signed Integer                                                                                                                  ;
; PKT_BURSTWRAP_H           ; 57    ; Signed Integer                                                                                                                  ;
; PKT_BURSTWRAP_L           ; 55    ; Signed Integer                                                                                                                  ;
; PKT_BYTE_CNT_H            ; 54    ; Signed Integer                                                                                                                  ;
; PKT_BYTE_CNT_L            ; 52    ; Signed Integer                                                                                                                  ;
; PKT_PROTECTION_H          ; 76    ; Signed Integer                                                                                                                  ;
; PKT_PROTECTION_L          ; 74    ; Signed Integer                                                                                                                  ;
; PKT_RESPONSE_STATUS_H     ; 82    ; Signed Integer                                                                                                                  ;
; PKT_RESPONSE_STATUS_L     ; 81    ; Signed Integer                                                                                                                  ;
; PKT_BURST_SIZE_H          ; 60    ; Signed Integer                                                                                                                  ;
; PKT_BURST_SIZE_L          ; 58    ; Signed Integer                                                                                                                  ;
; PKT_ORI_BURST_SIZE_L      ; 83    ; Signed Integer                                                                                                                  ;
; PKT_ORI_BURST_SIZE_H      ; 85    ; Signed Integer                                                                                                                  ;
; ST_DATA_W                 ; 86    ; Signed Integer                                                                                                                  ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                                                  ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                                  ;
; AVS_DATA_W                ; 16    ; Signed Integer                                                                                                                  ;
; AVS_BURSTCOUNT_W          ; 2     ; Signed Integer                                                                                                                  ;
; PKT_SYMBOLS               ; 2     ; Signed Integer                                                                                                                  ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                  ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                                                  ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                  ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                  ;
; AVS_BE_W                  ; 2     ; Signed Integer                                                                                                                  ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                  ;
; FIFO_DATA_W               ; 87    ; Signed Integer                                                                                                                  ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                  ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                           ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                           ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                           ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                                                           ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                       ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                             ;
; BITS_PER_SYMBOL     ; 87    ; Signed Integer                                                                                                                             ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                                                             ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                             ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                             ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                             ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                             ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                             ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                             ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                             ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                             ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                             ;
; DATA_WIDTH          ; 87    ; Signed Integer                                                                                                                             ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                             ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                         ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                               ;
; BITS_PER_SYMBOL     ; 18    ; Signed Integer                                                                                                                               ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                                                               ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                               ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                               ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                               ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                               ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                               ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                               ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                               ;
; EMPTY_LATENCY       ; 3     ; Signed Integer                                                                                                                               ;
; USE_MEMORY_BLOCKS   ; 1     ; Signed Integer                                                                                                                               ;
; DATA_WIDTH          ; 18    ; Signed Integer                                                                                                                               ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                               ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                      ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                            ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                            ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                            ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                            ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                            ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                            ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                            ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                            ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                            ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                            ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                            ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                            ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                            ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                                            ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                            ;
; PKT_DEST_ID_H             ; 90    ; Signed Integer                                                                                                            ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                                            ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                            ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                            ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                            ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                            ;
; PKT_PROTECTION_H          ; 94    ; Signed Integer                                                                                                            ;
; PKT_PROTECTION_L          ; 92    ; Signed Integer                                                                                                            ;
; PKT_RESPONSE_STATUS_H     ; 100   ; Signed Integer                                                                                                            ;
; PKT_RESPONSE_STATUS_L     ; 99    ; Signed Integer                                                                                                            ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                            ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                            ;
; PKT_ORI_BURST_SIZE_L      ; 101   ; Signed Integer                                                                                                            ;
; PKT_ORI_BURST_SIZE_H      ; 103   ; Signed Integer                                                                                                            ;
; ST_DATA_W                 ; 104   ; Signed Integer                                                                                                            ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                                            ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                            ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                            ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                            ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                            ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                            ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                            ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                            ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                            ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                            ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                            ;
; FIFO_DATA_W               ; 105   ; Signed Integer                                                                                                            ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                            ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                     ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                     ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                     ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                     ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                       ;
; BITS_PER_SYMBOL     ; 105   ; Signed Integer                                                                                                                       ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                       ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                       ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                       ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                       ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                       ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                       ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                       ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                       ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                       ;
; DATA_WIDTH          ; 105   ; Signed Integer                                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                       ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                             ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                   ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                   ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                   ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                   ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                   ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                   ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                   ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                   ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                   ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                                   ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                   ;
; PKT_DEST_ID_H             ; 90    ; Signed Integer                                                                                                   ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                                   ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                   ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                   ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                   ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                   ;
; PKT_PROTECTION_H          ; 94    ; Signed Integer                                                                                                   ;
; PKT_PROTECTION_L          ; 92    ; Signed Integer                                                                                                   ;
; PKT_RESPONSE_STATUS_H     ; 100   ; Signed Integer                                                                                                   ;
; PKT_RESPONSE_STATUS_L     ; 99    ; Signed Integer                                                                                                   ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                   ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                   ;
; PKT_ORI_BURST_SIZE_L      ; 101   ; Signed Integer                                                                                                   ;
; PKT_ORI_BURST_SIZE_H      ; 103   ; Signed Integer                                                                                                   ;
; ST_DATA_W                 ; 104   ; Signed Integer                                                                                                   ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                                   ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                   ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                   ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                   ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                   ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                   ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                   ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                   ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                   ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                   ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                   ;
; FIFO_DATA_W               ; 105   ; Signed Integer                                                                                                   ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                   ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                            ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                            ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                            ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                            ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                              ;
; BITS_PER_SYMBOL     ; 105   ; Signed Integer                                                                                                              ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                              ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                              ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                              ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                              ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                              ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                              ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                              ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                              ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                              ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                              ;
; DATA_WIDTH          ; 105   ; Signed Integer                                                                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|vga_system_mm_interconnect_0_router:router|vga_system_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                          ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 3     ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|vga_system_mm_interconnect_0_router_001:router_001|vga_system_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 2     ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 3     ; Signed Integer                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|vga_system_mm_interconnect_0_router_002:router_002|vga_system_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|vga_system_mm_interconnect_0_router_003:router_003|vga_system_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|vga_system_mm_interconnect_0_router_002:router_004|vga_system_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|vga_system_mm_interconnect_0_router_005:router_005|vga_system_mm_interconnect_0_router_005_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|vga_system_mm_interconnect_0_router_002:router_006|vga_system_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|vga_system_mm_interconnect_0_router_003:router_007|vga_system_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                      ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                                                    ;
; COMPRESSED_READ_SUPPORT   ; 0     ; Signed Integer                                                                                                                            ;
; PKT_BEGIN_BURST           ; 65    ; Signed Integer                                                                                                                            ;
; PKT_ADDR_H                ; 45    ; Signed Integer                                                                                                                            ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                                            ;
; PKT_BYTE_CNT_H            ; 54    ; Signed Integer                                                                                                                            ;
; PKT_BYTE_CNT_L            ; 52    ; Signed Integer                                                                                                                            ;
; PKT_BURSTWRAP_H           ; 57    ; Signed Integer                                                                                                                            ;
; PKT_BURSTWRAP_L           ; 55    ; Signed Integer                                                                                                                            ;
; PKT_TRANS_COMPRESSED_READ ; 46    ; Signed Integer                                                                                                                            ;
; PKT_TRANS_WRITE           ; 48    ; Signed Integer                                                                                                                            ;
; PKT_TRANS_READ            ; 49    ; Signed Integer                                                                                                                            ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                                            ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                                            ;
; PKT_BURST_TYPE_H          ; 62    ; Signed Integer                                                                                                                            ;
; PKT_BURST_TYPE_L          ; 61    ; Signed Integer                                                                                                                            ;
; PKT_BURST_SIZE_H          ; 60    ; Signed Integer                                                                                                                            ;
; PKT_BURST_SIZE_L          ; 58    ; Signed Integer                                                                                                                            ;
; ST_DATA_W                 ; 86    ; Signed Integer                                                                                                                            ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                                                            ;
; IN_NARROW_SIZE            ; 0     ; Signed Integer                                                                                                                            ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                            ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                                            ;
; BURSTWRAP_CONST_MASK      ; 7     ; Signed Integer                                                                                                                            ;
; BURSTWRAP_CONST_VALUE     ; 7     ; Signed Integer                                                                                                                            ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                            ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                            ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                            ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                            ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                            ;
; OUT_BYTE_CNT_H            ; 53    ; Signed Integer                                                                                                                            ;
; OUT_BURSTWRAP_H           ; 57    ; Signed Integer                                                                                                                            ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_H ; 54    ; Signed Integer                                                                                                                                                                                                                                                 ;
; PKT_BYTE_CNT_L ; 52    ; Signed Integer                                                                                                                                                                                                                                                 ;
; PKT_BYTEEN_H   ; 17    ; Signed Integer                                                                                                                                                                                                                                                 ;
; PKT_BYTEEN_L   ; 16    ; Signed Integer                                                                                                                                                                                                                                                 ;
; ST_DATA_W      ; 86    ; Signed Integer                                                                                                                                                                                                                                                 ;
; ST_CHANNEL_W   ; 6     ; Signed Integer                                                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|vga_system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                 ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                       ;
; SCHEME         ; round-robin ; String                                                                                                                                               ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                       ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|vga_system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|vga_system_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                     ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                           ;
; SCHEME         ; round-robin ; String                                                                                                                                                   ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                           ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|vga_system_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|vga_system_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                     ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                           ;
; SCHEME         ; round-robin ; String                                                                                                                                                   ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                           ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|vga_system_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|vga_system_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                      ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 6      ; Signed Integer                                                                                                                                            ;
; SCHEME         ; no-arb ; String                                                                                                                                                    ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                            ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|vga_system_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 12    ; Signed Integer                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|vga_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                              ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 3      ; Signed Integer                                                                                                                                                    ;
; SCHEME         ; no-arb ; String                                                                                                                                                            ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                    ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|vga_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                                      ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 18    ; Signed Integer                                                                                                                            ;
; IN_PKT_ADDR_H                 ; 45    ; Signed Integer                                                                                                                            ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                            ;
; IN_PKT_DATA_H                 ; 15    ; Signed Integer                                                                                                                            ;
; IN_PKT_BYTEEN_L               ; 16    ; Signed Integer                                                                                                                            ;
; IN_PKT_BYTEEN_H               ; 17    ; Signed Integer                                                                                                                            ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 46    ; Signed Integer                                                                                                                            ;
; IN_PKT_BYTE_CNT_L             ; 52    ; Signed Integer                                                                                                                            ;
; IN_PKT_BYTE_CNT_H             ; 54    ; Signed Integer                                                                                                                            ;
; IN_PKT_BURSTWRAP_L            ; 55    ; Signed Integer                                                                                                                            ;
; IN_PKT_BURSTWRAP_H            ; 57    ; Signed Integer                                                                                                                            ;
; IN_PKT_BURST_SIZE_L           ; 58    ; Signed Integer                                                                                                                            ;
; IN_PKT_BURST_SIZE_H           ; 60    ; Signed Integer                                                                                                                            ;
; IN_PKT_RESPONSE_STATUS_L      ; 81    ; Signed Integer                                                                                                                            ;
; IN_PKT_RESPONSE_STATUS_H      ; 82    ; Signed Integer                                                                                                                            ;
; IN_PKT_TRANS_EXCLUSIVE        ; 51    ; Signed Integer                                                                                                                            ;
; IN_PKT_BURST_TYPE_L           ; 61    ; Signed Integer                                                                                                                            ;
; IN_PKT_BURST_TYPE_H           ; 62    ; Signed Integer                                                                                                                            ;
; IN_PKT_ORI_BURST_SIZE_L       ; 83    ; Signed Integer                                                                                                                            ;
; IN_PKT_ORI_BURST_SIZE_H       ; 85    ; Signed Integer                                                                                                                            ;
; IN_PKT_TRANS_WRITE            ; 48    ; Signed Integer                                                                                                                            ;
; IN_ST_DATA_W                  ; 86    ; Signed Integer                                                                                                                            ;
; OUT_PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                            ;
; OUT_PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                                            ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                            ;
; OUT_PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                            ;
; OUT_PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                            ;
; OUT_PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                            ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                                            ;
; OUT_PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                                            ;
; OUT_PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                                            ;
; OUT_PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                                            ;
; OUT_PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                                            ;
; OUT_PKT_RESPONSE_STATUS_L     ; 99    ; Signed Integer                                                                                                                            ;
; OUT_PKT_RESPONSE_STATUS_H     ; 100   ; Signed Integer                                                                                                                            ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 69    ; Signed Integer                                                                                                                            ;
; OUT_PKT_BURST_TYPE_L          ; 79    ; Signed Integer                                                                                                                            ;
; OUT_PKT_BURST_TYPE_H          ; 80    ; Signed Integer                                                                                                                            ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 101   ; Signed Integer                                                                                                                            ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 103   ; Signed Integer                                                                                                                            ;
; OUT_ST_DATA_W                 ; 104   ; Signed Integer                                                                                                                            ;
; ST_CHANNEL_W                  ; 6     ; Signed Integer                                                                                                                            ;
; OPTIMIZE_FOR_RSP              ; 1     ; Signed Integer                                                                                                                            ;
; PACKING                       ; 1     ; Signed Integer                                                                                                                            ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                                            ;
; RESPONSE_PATH                 ; 1     ; Signed Integer                                                                                                                            ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                                            ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                                         ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                         ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                         ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                                                                         ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                                      ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 36    ; Signed Integer                                                                                                                            ;
; IN_PKT_ADDR_H                 ; 63    ; Signed Integer                                                                                                                            ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                            ;
; IN_PKT_DATA_H                 ; 31    ; Signed Integer                                                                                                                            ;
; IN_PKT_BYTEEN_L               ; 32    ; Signed Integer                                                                                                                            ;
; IN_PKT_BYTEEN_H               ; 35    ; Signed Integer                                                                                                                            ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 64    ; Signed Integer                                                                                                                            ;
; IN_PKT_BYTE_CNT_L             ; 70    ; Signed Integer                                                                                                                            ;
; IN_PKT_BYTE_CNT_H             ; 72    ; Signed Integer                                                                                                                            ;
; IN_PKT_BURSTWRAP_L            ; 73    ; Signed Integer                                                                                                                            ;
; IN_PKT_BURSTWRAP_H            ; 75    ; Signed Integer                                                                                                                            ;
; IN_PKT_BURST_SIZE_L           ; 76    ; Signed Integer                                                                                                                            ;
; IN_PKT_BURST_SIZE_H           ; 78    ; Signed Integer                                                                                                                            ;
; IN_PKT_RESPONSE_STATUS_L      ; 99    ; Signed Integer                                                                                                                            ;
; IN_PKT_RESPONSE_STATUS_H      ; 100   ; Signed Integer                                                                                                                            ;
; IN_PKT_TRANS_EXCLUSIVE        ; 69    ; Signed Integer                                                                                                                            ;
; IN_PKT_BURST_TYPE_L           ; 79    ; Signed Integer                                                                                                                            ;
; IN_PKT_BURST_TYPE_H           ; 80    ; Signed Integer                                                                                                                            ;
; IN_PKT_ORI_BURST_SIZE_L       ; 101   ; Signed Integer                                                                                                                            ;
; IN_PKT_ORI_BURST_SIZE_H       ; 103   ; Signed Integer                                                                                                                            ;
; IN_PKT_TRANS_WRITE            ; 66    ; Signed Integer                                                                                                                            ;
; IN_ST_DATA_W                  ; 104   ; Signed Integer                                                                                                                            ;
; OUT_PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                                            ;
; OUT_PKT_ADDR_H                ; 45    ; Signed Integer                                                                                                                            ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                            ;
; OUT_PKT_DATA_H                ; 15    ; Signed Integer                                                                                                                            ;
; OUT_PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                                            ;
; OUT_PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                                            ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 46    ; Signed Integer                                                                                                                            ;
; OUT_PKT_BYTE_CNT_L            ; 52    ; Signed Integer                                                                                                                            ;
; OUT_PKT_BYTE_CNT_H            ; 54    ; Signed Integer                                                                                                                            ;
; OUT_PKT_BURST_SIZE_L          ; 58    ; Signed Integer                                                                                                                            ;
; OUT_PKT_BURST_SIZE_H          ; 60    ; Signed Integer                                                                                                                            ;
; OUT_PKT_RESPONSE_STATUS_L     ; 81    ; Signed Integer                                                                                                                            ;
; OUT_PKT_RESPONSE_STATUS_H     ; 82    ; Signed Integer                                                                                                                            ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 51    ; Signed Integer                                                                                                                            ;
; OUT_PKT_BURST_TYPE_L          ; 61    ; Signed Integer                                                                                                                            ;
; OUT_PKT_BURST_TYPE_H          ; 62    ; Signed Integer                                                                                                                            ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 83    ; Signed Integer                                                                                                                            ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 85    ; Signed Integer                                                                                                                            ;
; OUT_ST_DATA_W                 ; 86    ; Signed Integer                                                                                                                            ;
; ST_CHANNEL_W                  ; 6     ; Signed Integer                                                                                                                            ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                                                            ;
; PACKING                       ; 1     ; Signed Integer                                                                                                                            ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                                            ;
; RESPONSE_PATH                 ; 0     ; Signed Integer                                                                                                                            ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                                            ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|vga_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                             ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                   ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                   ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                   ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                   ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                   ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                   ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                   ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                   ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                   ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                   ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                   ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                   ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                   ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                   ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                   ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                   ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|vga_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                       ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                       ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                       ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                       ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                       ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                       ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                       ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                       ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                       ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                       ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                       ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                       ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                       ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                       ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                       ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                       ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|vga_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                       ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                       ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                       ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                       ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                       ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                       ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                       ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                       ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                       ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                       ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                       ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                       ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                       ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                       ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                       ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                       ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|vga_system_mm_interconnect_0_avalon_st_adapter_003:avalon_st_adapter_003 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                     ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 18    ; Signed Integer                                                                                                                                           ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                           ;
; inDataWidth     ; 18    ; Signed Integer                                                                                                                                           ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                           ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                           ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                           ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                           ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                           ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                           ;
; outDataWidth    ; 18    ; Signed Integer                                                                                                                                           ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                           ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                           ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                           ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                           ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                           ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                           ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|vga_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                       ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                       ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                       ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                       ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                       ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                       ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                       ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                       ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                       ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                       ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                       ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                       ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                       ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                       ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                       ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                       ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|vga_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                       ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                       ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                       ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                       ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                       ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                       ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                       ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                       ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                       ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                       ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                       ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                       ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                       ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                       ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                       ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                       ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_system:u0|altera_reset_controller:rst_controller ;
+---------------------------+----------+------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                       ;
+---------------------------+----------+------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 2        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                             ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                     ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                             ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                             ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                             ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                             ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                             ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                             ;
+---------------------------+----------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                     ;
; DEPTH          ; 2     ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                          ;
; DEPTH          ; 2     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_system:u0|altera_reset_controller:rst_controller_001 ;
+---------------------------+----------+----------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                           ;
+---------------------------+----------+----------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                 ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                         ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                 ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                                 ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                 ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                 ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                 ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                 ;
+---------------------------+----------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                         ;
; DEPTH          ; 2     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                              ;
; DEPTH          ; 2     ; Signed Integer                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                    ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                 ;
; WIDTH_A                            ; 16                   ; Untyped                                                                                                                                 ;
; WIDTHAD_A                          ; 3                    ; Untyped                                                                                                                                 ;
; NUMWORDS_A                         ; 8                    ; Untyped                                                                                                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                 ;
; WIDTH_B                            ; 16                   ; Untyped                                                                                                                                 ;
; WIDTHAD_B                          ; 3                    ; Untyped                                                                                                                                 ;
; NUMWORDS_B                         ; 8                    ; Untyped                                                                                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                 ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                 ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_40n1      ; Untyped                                                                                                                                 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                                   ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                             ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                                                 ;
; Entity Instance            ; vga_system:u0|vga_system_jtag_uart_0:jtag_uart_0|vga_system_jtag_uart_0_scfifo_w:the_vga_system_jtag_uart_0_scfifo_w|scfifo:wfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                                      ;
;     -- lpm_width           ; 8                                                                                                                                 ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                                ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                               ;
;     -- USE_EAB             ; ON                                                                                                                                ;
; Entity Instance            ; vga_system:u0|vga_system_jtag_uart_0:jtag_uart_0|vga_system_jtag_uart_0_scfifo_r:the_vga_system_jtag_uart_0_scfifo_r|scfifo:rfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                                      ;
;     -- lpm_width           ; 8                                                                                                                                 ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                                ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                               ;
;     -- USE_EAB             ; ON                                                                                                                                ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                                                                                                                                                                                                                                          ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                                                                                                                                                                                                                                         ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 6                                                                                                                                                                                                                                                                                                                                                                             ;
; Entity Instance                           ; vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|vga_system_nios2_gen2_0_cpu_register_bank_a_module:vga_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                                            ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                                                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                                                                                                            ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                                                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                                     ;
; Entity Instance                           ; vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|vga_system_nios2_gen2_0_cpu_register_bank_b_module:vga_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                                            ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                                                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                                                                                                            ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                                                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                                     ;
; Entity Instance                           ; vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|vga_system_nios2_gen2_0_cpu_nios2_oci:the_vga_system_nios2_gen2_0_cpu_nios2_oci|vga_system_nios2_gen2_0_cpu_nios2_ocimem:the_vga_system_nios2_gen2_0_cpu_nios2_ocimem|vga_system_nios2_gen2_0_cpu_ociram_sp_ram_module:vga_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                                            ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                                                                                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                                             ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                                     ;
; Entity Instance                           ; vga_system:u0|vga_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                          ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                                            ;
;     -- NUMWORDS_A                         ; 65536                                                                                                                                                                                                                                                                                                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                                             ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                                     ;
; Entity Instance                           ; vga_system:u0|vga_integrate:vga_integrate_0|vga_adapter:vga|altsyncram:VideoMemory                                                                                                                                                                                                                                                                                            ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- WIDTH_A                            ; 6                                                                                                                                                                                                                                                                                                                                                                             ;
;     -- NUMWORDS_A                         ; 19200                                                                                                                                                                                                                                                                                                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- WIDTH_B                            ; 6                                                                                                                                                                                                                                                                                                                                                                             ;
;     -- NUMWORDS_B                         ; 19200                                                                                                                                                                                                                                                                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                                        ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                                     ;
; Entity Instance                           ; vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|altsyncram:mem_rtl_0                                                                                                                                                                                                                            ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- WIDTH_A                            ; 16                                                                                                                                                                                                                                                                                                                                                                            ;
;     -- NUMWORDS_A                         ; 8                                                                                                                                                                                                                                                                                                                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- WIDTH_B                            ; 16                                                                                                                                                                                                                                                                                                                                                                            ;
;     -- NUMWORDS_B                         ; 8                                                                                                                                                                                                                                                                                                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                                                                      ;
+-------------------------------+---------------------------------------------------------------------------------------------------+
; Name                          ; Value                                                                                             ;
+-------------------------------+---------------------------------------------------------------------------------------------------+
; Number of entity instances    ; 1                                                                                                 ;
; Entity Instance               ; vga_system:u0|vga_integrate:vga_integrate_0|vga_adapter:vga|vga_pll:mypll|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                                                            ;
;     -- PLL_TYPE               ; FAST                                                                                              ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                                                            ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                                                             ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                                                 ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                                                 ;
;     -- VCO_DIVIDE_BY          ; 0                                                                                                 ;
+-------------------------------+---------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                               ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                          ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_system:u0|altera_reset_controller:rst_controller_001" ;
+----------------+-------+----------+--------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                          ;
+----------------+-------+----------+--------------------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                                     ;
; reset_in1      ; Input ; Info     ; Stuck at GND                                     ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                                     ;
; reset_in2      ; Input ; Info     ; Stuck at GND                                     ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                                     ;
; reset_in3      ; Input ; Info     ; Stuck at GND                                     ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                                     ;
; reset_in4      ; Input ; Info     ; Stuck at GND                                     ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                                     ;
; reset_in5      ; Input ; Info     ; Stuck at GND                                     ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                                     ;
; reset_in6      ; Input ; Info     ; Stuck at GND                                     ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                                     ;
; reset_in7      ; Input ; Info     ; Stuck at GND                                     ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                                     ;
; reset_in8      ; Input ; Info     ; Stuck at GND                                     ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                                     ;
; reset_in9      ; Input ; Info     ; Stuck at GND                                     ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                                     ;
; reset_in10     ; Input ; Info     ; Stuck at GND                                     ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                                     ;
; reset_in11     ; Input ; Info     ; Stuck at GND                                     ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                                     ;
; reset_in12     ; Input ; Info     ; Stuck at GND                                     ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                                     ;
; reset_in13     ; Input ; Info     ; Stuck at GND                                     ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                                     ;
; reset_in14     ; Input ; Info     ; Stuck at GND                                     ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                                     ;
; reset_in15     ; Input ; Info     ; Stuck at GND                                     ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                                     ;
+----------------+-------+----------+--------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                           ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                      ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_system:u0|altera_reset_controller:rst_controller" ;
+----------------+-------+----------+----------------------------------------------+
; Port           ; Type  ; Severity ; Details                                      ;
+----------------+-------+----------+----------------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in2      ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in3      ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in4      ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in5      ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in6      ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in7      ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in8      ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in9      ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in10     ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                                 ;
; reset_in11     ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                                 ;
; reset_in12     ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                                 ;
; reset_in13     ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                                 ;
; reset_in14     ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                                 ;
; reset_in15     ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                                 ;
+----------------+-------+----------+----------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter" ;
+----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                                ;
+----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                           ;
+----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor" ;
+----------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                                             ;
+----------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sink_valid           ; Input  ; Info     ; Stuck at GND                                                                                                                                                        ;
; sink_ready           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                 ;
; sink_is_compressed   ; Input  ; Info     ; Stuck at VCC                                                                                                                                                        ;
; sink_burstsize[2..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                        ;
; sink_burstsize[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                        ;
; source_startofpacket ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                 ;
; source_valid         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                 ;
; source_addr          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                 ;
; source_burstwrap     ; Output ; Info     ; Explicitly unconnected                                                                                                                                              ;
; source_byte_cnt      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                 ;
; source_is_compressed ; Output ; Info     ; Explicitly unconnected                                                                                                                                              ;
; source_burstsize     ; Output ; Info     ; Explicitly unconnected                                                                                                                                              ;
+----------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter" ;
+----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                                ;
+----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                           ;
+----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|vga_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                    ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[5..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                               ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                               ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                        ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|vga_system_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                           ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[11..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                      ;
; b[0]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                      ;
; sum      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                               ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|vga_system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                             ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                                        ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|vga_system_mm_interconnect_0_router_005:router_005|vga_system_mm_interconnect_0_router_005_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                  ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|vga_system_mm_interconnect_0_router_003:router_003|vga_system_mm_interconnect_0_router_003_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                  ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|vga_system_mm_interconnect_0_router_002:router_002|vga_system_mm_interconnect_0_router_002_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                  ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|vga_system_mm_interconnect_0_router_001:router_001|vga_system_mm_interconnect_0_router_001_default_decode:the_default_decode" ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                      ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                       ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                       ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|vga_system_mm_interconnect_0_router:router|vga_system_mm_interconnect_0_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                          ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                           ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                           ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                          ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                           ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                     ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                           ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                           ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                  ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                             ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                             ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                   ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                              ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                              ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                              ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                              ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                              ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                              ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                              ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                    ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                           ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                      ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                      ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                           ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                            ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                         ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                          ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                 ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                            ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                            ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                            ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                             ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                    ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                               ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                               ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_integrate_0_avalon_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                              ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                               ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_integrate_0_avalon_slave_0_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                      ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                 ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                 ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                             ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                              ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                     ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent" ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                       ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                        ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent" ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                 ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                          ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                           ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                           ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                     ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                     ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                   ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                              ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                              ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:new_sdram_controller_0_s1_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                         ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                    ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                            ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                       ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_integrate_0_avalon_slave_0_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                              ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                         ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                             ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                        ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                           ;
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                                           ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_write               ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; av_writedata           ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                           ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                         ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                    ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                    ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                          ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_system:u0|vga_integrate:vga_integrate_0|vga_adapter:vga"                                                    ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                  ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; VGA_R[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; VGA_G[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; VGA_B[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; VGA_BLANK   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; VGA_SYNC    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_system:u0|vga_system_pll_0:pll_0|altera_pll:altera_pll_i"                                                                                             ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                      ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; fboutclk          ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; fbclk             ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; refclk1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phase_en          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; updn              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; num_phase_shifts  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; scanclk           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cntsel            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; reconfig_to_pll   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; extswitch         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; adjpllin          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cclk              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phase_done        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; reconfig_from_pll ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; activeclk         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; clkbad            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; phout             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; lvds_clk          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; loaden            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; extclk_out        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; cascade_out       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; zdbfbclk          ; Bidir  ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_system:u0|vga_system_onchip_memory2_0:onchip_memory2_0" ;
+--------+-------+----------+------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                    ;
+--------+-------+----------+------------------------------------------------------------+
; freeze ; Input ; Info     ; Stuck at GND                                               ;
+--------+-------+----------+------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|vga_system_nios2_gen2_0_cpu_nios2_oci:the_vga_system_nios2_gen2_0_cpu_nios2_oci|vga_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_system_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:vga_system_nios2_gen2_0_cpu_debug_slave_phy" ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                      ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; virtual_state_e1dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                     ;
; virtual_state_pdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                     ;
; virtual_state_e2dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                     ;
; virtual_state_cir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                     ;
; tms                ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                     ;
; jtag_state_tlr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                     ;
; jtag_state_sdrs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                     ;
; jtag_state_cdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                     ;
; jtag_state_sdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                     ;
; jtag_state_e1dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                     ;
; jtag_state_pdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                     ;
; jtag_state_e2dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                     ;
; jtag_state_udr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                     ;
; jtag_state_sirs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                     ;
; jtag_state_cir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                     ;
; jtag_state_sir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                     ;
; jtag_state_e1ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                     ;
; jtag_state_pir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                     ;
; jtag_state_e2ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                     ;
; jtag_state_uir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                     ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|vga_system_nios2_gen2_0_cpu_nios2_oci:the_vga_system_nios2_gen2_0_cpu_nios2_oci|vga_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_system_nios2_gen2_0_cpu_debug_slave_wrapper|vga_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_vga_system_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4" ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|vga_system_nios2_gen2_0_cpu_nios2_oci:the_vga_system_nios2_gen2_0_cpu_nios2_oci|vga_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_system_nios2_gen2_0_cpu_debug_slave_wrapper|vga_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_vga_system_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3" ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|vga_system_nios2_gen2_0_cpu_nios2_oci:the_vga_system_nios2_gen2_0_cpu_nios2_oci|vga_system_nios2_gen2_0_cpu_nios2_oci_pib:the_vga_system_nios2_gen2_0_cpu_nios2_oci_pib" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tr_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                      ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|vga_system_nios2_gen2_0_cpu_nios2_oci:the_vga_system_nios2_gen2_0_cpu_nios2_oci|vga_system_nios2_gen2_0_cpu_nios2_oci_fifo:the_vga_system_nios2_gen2_0_cpu_nios2_oci_fifo|vga_system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_vga_system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" ;
+----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                           ;
+----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; fifo_wrptr_inc ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                               ;
+----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|vga_system_nios2_gen2_0_cpu_nios2_oci:the_vga_system_nios2_gen2_0_cpu_nios2_oci|vga_system_nios2_gen2_0_cpu_nios2_oci_dtrace:the_vga_system_nios2_gen2_0_cpu_nios2_oci_dtrace|vga_system_nios2_gen2_0_cpu_nios2_oci_td_mode:vga_system_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                             ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; td_mode ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                 ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|vga_system_nios2_gen2_0_cpu_nios2_oci:the_vga_system_nios2_gen2_0_cpu_nios2_oci|vga_system_nios2_gen2_0_cpu_nios2_oci_itrace:the_vga_system_nios2_gen2_0_cpu_nios2_oci_itrace" ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                            ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; jdo  ; Input ; Warning  ; Input port expression (38 bits) is wider than the input port (16 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                                                ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|vga_system_nios2_gen2_0_cpu_nios2_oci:the_vga_system_nios2_gen2_0_cpu_nios2_oci|vga_system_nios2_gen2_0_cpu_nios2_oci_dbrk:the_vga_system_nios2_gen2_0_cpu_nios2_oci_dbrk" ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                                                                               ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                   ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|vga_system_nios2_gen2_0_cpu_nios2_oci:the_vga_system_nios2_gen2_0_cpu_nios2_oci|vga_system_nios2_gen2_0_cpu_nios2_oci_xbrk:the_vga_system_nios2_gen2_0_cpu_nios2_oci_xbrk" ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                                                                               ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; xbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                   ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|vga_system_nios2_gen2_0_cpu_nios2_oci:the_vga_system_nios2_gen2_0_cpu_nios2_oci|vga_system_nios2_gen2_0_cpu_nios2_oci_debug:the_vga_system_nios2_gen2_0_cpu_nios2_oci_debug" ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                                                                                                      ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; debugreq ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                                                 ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|vga_system_nios2_gen2_0_cpu_nios2_oci:the_vga_system_nios2_gen2_0_cpu_nios2_oci" ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                               ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; oci_ienable[31..2] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                   ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|vga_system_nios2_gen2_0_cpu_test_bench:the_vga_system_nios2_gen2_0_cpu_test_bench" ;
+-----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                                                    ;
+-----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; F_pcb[1..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                               ;
; i_address[1..0] ; Input  ; Info     ; Stuck at GND                                                                                                                                               ;
; test_has_ended  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                        ;
+-----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0" ;
+---------------+--------+----------+--------------------------------------------+
; Port          ; Type   ; Severity ; Details                                    ;
+---------------+--------+----------+--------------------------------------------+
; dummy_ci_port ; Output ; Info     ; Explicitly unconnected                     ;
+---------------+--------+----------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_system:u0|vga_system_new_sdram_controller_0:new_sdram_controller_0|vga_system_new_sdram_controller_0_input_efifo_module:the_vga_system_new_sdram_controller_0_input_efifo_module" ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                       ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; almost_empty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                           ;
; almost_full  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                           ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_system:u0|vga_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:vga_system_jtag_uart_0_alt_jtag_atlantic"                                           ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; raw_tck        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdi            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_rti ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; usr1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clr            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ena            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_in          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdo            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ir_out         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; jtag_state_cdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_sdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_udr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_system:u0|vga_system_jtag_uart_0:jtag_uart_0"                                                                 ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 1374                        ;
;     CLR               ; 365                         ;
;     CLR SCLR          ; 74                          ;
;     CLR SCLR SLD      ; 11                          ;
;     CLR SLD           ; 69                          ;
;     ENA               ; 200                         ;
;     ENA CLR           ; 257                         ;
;     ENA CLR SCLR      ; 92                          ;
;     ENA CLR SLD       ; 67                          ;
;     ENA SCLR          ; 61                          ;
;     ENA SCLR SLD      ; 22                          ;
;     ENA SLD           ; 9                           ;
;     SLD               ; 30                          ;
;     plain             ; 117                         ;
; arriav_io_obuf        ; 16                          ;
; arriav_lcell_comb     ; 1725                        ;
;     arith             ; 177                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 131                         ;
;         2 data inputs ; 11                          ;
;         3 data inputs ; 31                          ;
;         4 data inputs ; 2                           ;
;         5 data inputs ; 1                           ;
;     extend            ; 41                          ;
;         7 data inputs ; 41                          ;
;     normal            ; 1487                        ;
;         0 data inputs ; 4                           ;
;         1 data inputs ; 51                          ;
;         2 data inputs ; 196                         ;
;         3 data inputs ; 306                         ;
;         4 data inputs ; 262                         ;
;         5 data inputs ; 297                         ;
;         6 data inputs ; 371                         ;
;     shared            ; 20                          ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 4                           ;
;         2 data inputs ; 12                          ;
;         3 data inputs ; 2                           ;
; boundary_port         ; 130                         ;
; generic_pll           ; 3                           ;
; stratixv_ram_block    ; 402                         ;
;                       ;                             ;
; Max LUT depth         ; 6.00                        ;
; Average LUT depth     ; 2.28                        ;
+-----------------------+-----------------------------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub ;
+-----------------------+------------------------------------------+
; Type                  ; Count                                    ;
+-----------------------+------------------------------------------+
; arriav_ff             ; 83                                       ;
;     CLR               ; 7                                        ;
;     ENA               ; 30                                       ;
;     ENA CLR           ; 21                                       ;
;     ENA CLR SLD       ; 2                                        ;
;     SCLR              ; 7                                        ;
;     plain             ; 16                                       ;
; arriav_lcell_comb     ; 114                                      ;
;     extend            ; 2                                        ;
;         7 data inputs ; 2                                        ;
;     normal            ; 112                                      ;
;         0 data inputs ; 1                                        ;
;         1 data inputs ; 4                                        ;
;         2 data inputs ; 25                                       ;
;         3 data inputs ; 17                                       ;
;         4 data inputs ; 19                                       ;
;         5 data inputs ; 20                                       ;
;         6 data inputs ; 26                                       ;
; boundary_port         ; 141                                      ;
;                       ;                                          ;
; Max LUT depth         ; 3.00                                     ;
; Average LUT depth     ; 1.67                                     ;
+-----------------------+------------------------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:00:04     ;
; sld_hub:auto_hub ; 00:00:00     ;
+------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition
    Info: Processing started: Wed Mar 15 12:59:52 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off vgavisual -c vgavisual
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file vga_system/synthesis/vga_system.v
    Info (12023): Found entity 1: vga_system File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/vga_system.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file vga_system/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file vga_system/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file vga_system/synthesis/submodules/vga_system_irq_mapper.sv
    Info (12023): Found entity 1: vga_system_irq_mapper File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/vga_system_irq_mapper.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file vga_system/synthesis/submodules/vga_system_mm_interconnect_0.v
    Info (12023): Found entity 1: vga_system_mm_interconnect_0 File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/vga_system_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file vga_system/synthesis/submodules/vga_system_mm_interconnect_0_avalon_st_adapter_003.v
    Info (12023): Found entity 1: vga_system_mm_interconnect_0_avalon_st_adapter_003 File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/vga_system_mm_interconnect_0_avalon_st_adapter_003.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file vga_system/synthesis/submodules/vga_system_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0.sv
    Info (12023): Found entity 1: vga_system_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0 File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/vga_system_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file vga_system/synthesis/submodules/vga_system_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: vga_system_mm_interconnect_0_avalon_st_adapter File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/vga_system_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file vga_system/synthesis/submodules/vga_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: vga_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/vga_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file vga_system/synthesis/submodules/altera_merlin_width_adapter.sv
    Info (12023): Found entity 1: altera_merlin_width_adapter File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/altera_merlin_width_adapter.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file vga_system/synthesis/submodules/altera_merlin_address_alignment.sv
    Info (12023): Found entity 1: altera_merlin_address_alignment File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/altera_merlin_address_alignment.sv Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file vga_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file vga_system/synthesis/submodules/vga_system_mm_interconnect_0_rsp_mux_001.sv
    Info (12023): Found entity 1: vga_system_mm_interconnect_0_rsp_mux_001 File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/vga_system_mm_interconnect_0_rsp_mux_001.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file vga_system/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file vga_system/synthesis/submodules/vga_system_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: vga_system_mm_interconnect_0_rsp_mux File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/vga_system_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file vga_system/synthesis/submodules/vga_system_mm_interconnect_0_rsp_demux_001.sv
    Info (12023): Found entity 1: vga_system_mm_interconnect_0_rsp_demux_001 File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/vga_system_mm_interconnect_0_rsp_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file vga_system/synthesis/submodules/vga_system_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: vga_system_mm_interconnect_0_rsp_demux File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/vga_system_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file vga_system/synthesis/submodules/vga_system_mm_interconnect_0_cmd_mux_001.sv
    Info (12023): Found entity 1: vga_system_mm_interconnect_0_cmd_mux_001 File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/vga_system_mm_interconnect_0_cmd_mux_001.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file vga_system/synthesis/submodules/vga_system_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: vga_system_mm_interconnect_0_cmd_mux File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/vga_system_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file vga_system/synthesis/submodules/vga_system_mm_interconnect_0_cmd_demux_001.sv
    Info (12023): Found entity 1: vga_system_mm_interconnect_0_cmd_demux_001 File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/vga_system_mm_interconnect_0_cmd_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file vga_system/synthesis/submodules/vga_system_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: vga_system_mm_interconnect_0_cmd_demux File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/vga_system_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file vga_system/synthesis/submodules/altera_merlin_burst_adapter.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/altera_merlin_burst_adapter.sv Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file vga_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_uncompressed_only File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv Line: 39
Info (12021): Found 5 design units, including 5 entities, in source file vga_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_burstwrap_increment File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 40
    Info (12023): Found entity 2: altera_merlin_burst_adapter_adder File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 55
    Info (12023): Found entity 3: altera_merlin_burst_adapter_subtractor File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 77
    Info (12023): Found entity 4: altera_merlin_burst_adapter_min File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 98
    Info (12023): Found entity 5: altera_merlin_burst_adapter_13_1 File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 264
Info (12021): Found 1 design units, including 1 entities, in source file vga_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_new File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file vga_system/synthesis/submodules/altera_incr_burst_converter.sv
    Info (12023): Found entity 1: altera_incr_burst_converter File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/altera_incr_burst_converter.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file vga_system/synthesis/submodules/altera_wrap_burst_converter.sv
    Info (12023): Found entity 1: altera_wrap_burst_converter File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/altera_wrap_burst_converter.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file vga_system/synthesis/submodules/altera_default_burst_converter.sv
    Info (12023): Found entity 1: altera_default_burst_converter File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/altera_default_burst_converter.sv Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file vga_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
    Info (12023): Found entity 1: altera_avalon_st_pipeline_stage File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file vga_system/synthesis/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 2 design units, including 2 entities, in source file vga_system/synthesis/submodules/vga_system_mm_interconnect_0_router_005.sv
    Info (12023): Found entity 1: vga_system_mm_interconnect_0_router_005_default_decode File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/vga_system_mm_interconnect_0_router_005.sv Line: 45
    Info (12023): Found entity 2: vga_system_mm_interconnect_0_router_005 File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/vga_system_mm_interconnect_0_router_005.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file vga_system/synthesis/submodules/vga_system_mm_interconnect_0_router_003.sv
    Info (12023): Found entity 1: vga_system_mm_interconnect_0_router_003_default_decode File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/vga_system_mm_interconnect_0_router_003.sv Line: 45
    Info (12023): Found entity 2: vga_system_mm_interconnect_0_router_003 File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/vga_system_mm_interconnect_0_router_003.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file vga_system/synthesis/submodules/vga_system_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: vga_system_mm_interconnect_0_router_002_default_decode File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/vga_system_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: vga_system_mm_interconnect_0_router_002 File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/vga_system_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file vga_system/synthesis/submodules/vga_system_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: vga_system_mm_interconnect_0_router_001_default_decode File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/vga_system_mm_interconnect_0_router_001.sv Line: 45
    Info (12023): Found entity 2: vga_system_mm_interconnect_0_router_001 File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/vga_system_mm_interconnect_0_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file vga_system/synthesis/submodules/vga_system_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: vga_system_mm_interconnect_0_router_default_decode File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/vga_system_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: vga_system_mm_interconnect_0_router File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/vga_system_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file vga_system/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file vga_system/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file vga_system/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file vga_system/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file vga_system/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file vga_system/synthesis/submodules/vga_integrate.sv
    Info (12023): Found entity 1: vga_integrate File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/vga_integrate.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vga_system/synthesis/submodules/vga_adapter.sv
    Info (12023): Found entity 1: vga_adapter File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/vga_adapter.sv Line: 82
Info (12021): Found 1 design units, including 1 entities, in source file vga_system/synthesis/submodules/vga_address_translator.sv
    Info (12023): Found entity 1: vga_address_translator File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/vga_address_translator.sv Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file vga_system/synthesis/submodules/vga_controller.sv
    Info (12023): Found entity 1: vga_controller File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/vga_controller.sv Line: 13
Info (12021): Found 1 design units, including 1 entities, in source file vga_system/synthesis/submodules/vga_pll.sv
    Info (12023): Found entity 1: vga_pll File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/vga_pll.sv Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file vga_system/synthesis/submodules/vga_system_timer_0.v
    Info (12023): Found entity 1: vga_system_timer_0 File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/vga_system_timer_0.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file vga_system/synthesis/submodules/vga_system_pll_0.v
    Info (12023): Found entity 1: vga_system_pll_0 File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/vga_system_pll_0.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file vga_system/synthesis/submodules/vga_system_onchip_memory2_0.v
    Info (12023): Found entity 1: vga_system_onchip_memory2_0 File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/vga_system_onchip_memory2_0.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file vga_system/synthesis/submodules/vga_system_nios2_gen2_0.v
    Info (12023): Found entity 1: vga_system_nios2_gen2_0 File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/vga_system_nios2_gen2_0.v Line: 9
Info (12021): Found 21 design units, including 21 entities, in source file vga_system/synthesis/submodules/vga_system_nios2_gen2_0_cpu.v
    Info (12023): Found entity 1: vga_system_nios2_gen2_0_cpu_register_bank_a_module File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/vga_system_nios2_gen2_0_cpu.v Line: 21
    Info (12023): Found entity 2: vga_system_nios2_gen2_0_cpu_register_bank_b_module File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/vga_system_nios2_gen2_0_cpu.v Line: 87
    Info (12023): Found entity 3: vga_system_nios2_gen2_0_cpu_nios2_oci_debug File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/vga_system_nios2_gen2_0_cpu.v Line: 153
    Info (12023): Found entity 4: vga_system_nios2_gen2_0_cpu_nios2_oci_break File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/vga_system_nios2_gen2_0_cpu.v Line: 295
    Info (12023): Found entity 5: vga_system_nios2_gen2_0_cpu_nios2_oci_xbrk File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/vga_system_nios2_gen2_0_cpu.v Line: 588
    Info (12023): Found entity 6: vga_system_nios2_gen2_0_cpu_nios2_oci_dbrk File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/vga_system_nios2_gen2_0_cpu.v Line: 795
    Info (12023): Found entity 7: vga_system_nios2_gen2_0_cpu_nios2_oci_itrace File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/vga_system_nios2_gen2_0_cpu.v Line: 982
    Info (12023): Found entity 8: vga_system_nios2_gen2_0_cpu_nios2_oci_td_mode File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/vga_system_nios2_gen2_0_cpu.v Line: 1115
    Info (12023): Found entity 9: vga_system_nios2_gen2_0_cpu_nios2_oci_dtrace File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/vga_system_nios2_gen2_0_cpu.v Line: 1183
    Info (12023): Found entity 10: vga_system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/vga_system_nios2_gen2_0_cpu.v Line: 1265
    Info (12023): Found entity 11: vga_system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/vga_system_nios2_gen2_0_cpu.v Line: 1337
    Info (12023): Found entity 12: vga_system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/vga_system_nios2_gen2_0_cpu.v Line: 1380
    Info (12023): Found entity 13: vga_system_nios2_gen2_0_cpu_nios2_oci_fifo File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/vga_system_nios2_gen2_0_cpu.v Line: 1427
    Info (12023): Found entity 14: vga_system_nios2_gen2_0_cpu_nios2_oci_pib File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/vga_system_nios2_gen2_0_cpu.v Line: 1913
    Info (12023): Found entity 15: vga_system_nios2_gen2_0_cpu_nios2_oci_im File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/vga_system_nios2_gen2_0_cpu.v Line: 1936
    Info (12023): Found entity 16: vga_system_nios2_gen2_0_cpu_nios2_performance_monitors File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/vga_system_nios2_gen2_0_cpu.v Line: 2006
    Info (12023): Found entity 17: vga_system_nios2_gen2_0_cpu_nios2_avalon_reg File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/vga_system_nios2_gen2_0_cpu.v Line: 2023
    Info (12023): Found entity 18: vga_system_nios2_gen2_0_cpu_ociram_sp_ram_module File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/vga_system_nios2_gen2_0_cpu.v Line: 2116
    Info (12023): Found entity 19: vga_system_nios2_gen2_0_cpu_nios2_ocimem File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/vga_system_nios2_gen2_0_cpu.v Line: 2181
    Info (12023): Found entity 20: vga_system_nios2_gen2_0_cpu_nios2_oci File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/vga_system_nios2_gen2_0_cpu.v Line: 2362
    Info (12023): Found entity 21: vga_system_nios2_gen2_0_cpu File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/vga_system_nios2_gen2_0_cpu.v Line: 2834
Info (12021): Found 1 design units, including 1 entities, in source file vga_system/synthesis/submodules/vga_system_nios2_gen2_0_cpu_debug_slave_sysclk.v
    Info (12023): Found entity 1: vga_system_nios2_gen2_0_cpu_debug_slave_sysclk File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/vga_system_nios2_gen2_0_cpu_debug_slave_sysclk.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file vga_system/synthesis/submodules/vga_system_nios2_gen2_0_cpu_debug_slave_tck.v
    Info (12023): Found entity 1: vga_system_nios2_gen2_0_cpu_debug_slave_tck File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/vga_system_nios2_gen2_0_cpu_debug_slave_tck.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file vga_system/synthesis/submodules/vga_system_nios2_gen2_0_cpu_debug_slave_wrapper.v
    Info (12023): Found entity 1: vga_system_nios2_gen2_0_cpu_debug_slave_wrapper File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/vga_system_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file vga_system/synthesis/submodules/vga_system_nios2_gen2_0_cpu_test_bench.v
    Info (12023): Found entity 1: vga_system_nios2_gen2_0_cpu_test_bench File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/vga_system_nios2_gen2_0_cpu_test_bench.v Line: 21
Info (12021): Found 2 design units, including 2 entities, in source file vga_system/synthesis/submodules/vga_system_new_sdram_controller_0.v
    Info (12023): Found entity 1: vga_system_new_sdram_controller_0_input_efifo_module File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/vga_system_new_sdram_controller_0.v Line: 21
    Info (12023): Found entity 2: vga_system_new_sdram_controller_0 File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/vga_system_new_sdram_controller_0.v Line: 159
Info (12021): Found 2 design units, including 2 entities, in source file vga_system/synthesis/submodules/vga_system_new_sdram_controller_0_test_component.v
    Info (12023): Found entity 1: vga_system_new_sdram_controller_0_test_component_ram_module File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/vga_system_new_sdram_controller_0_test_component.v Line: 21
    Info (12023): Found entity 2: vga_system_new_sdram_controller_0_test_component File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/vga_system_new_sdram_controller_0_test_component.v Line: 114
Info (12021): Found 5 design units, including 5 entities, in source file vga_system/synthesis/submodules/vga_system_jtag_uart_0.v
    Info (12023): Found entity 1: vga_system_jtag_uart_0_sim_scfifo_w File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/vga_system_jtag_uart_0.v Line: 21
    Info (12023): Found entity 2: vga_system_jtag_uart_0_scfifo_w File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/vga_system_jtag_uart_0.v Line: 78
    Info (12023): Found entity 3: vga_system_jtag_uart_0_sim_scfifo_r File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/vga_system_jtag_uart_0.v Line: 164
    Info (12023): Found entity 4: vga_system_jtag_uart_0_scfifo_r File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/vga_system_jtag_uart_0.v Line: 243
    Info (12023): Found entity 5: vga_system_jtag_uart_0 File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/vga_system_jtag_uart_0.v Line: 331
Info (12021): Found 1 design units, including 1 entities, in source file /users/vishr/desktop/ubc/cpen391/module-2-vga/verilog/vgavisual.sv
    Info (12023): Found entity 1: vgavisual File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Verilog/vgavisual.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/vishr/desktop/ubc/cpen391/module-2-vga/verilog/vga_pll.sv
    Info (12023): Found entity 1: vga_pll File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Verilog/vga_pll.sv Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file /users/vishr/desktop/ubc/cpen391/module-2-vga/verilog/vga_controller.sv
    Info (12023): Found entity 1: vga_controller File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Verilog/vga_controller.sv Line: 13
Info (12021): Found 1 design units, including 1 entities, in source file /users/vishr/desktop/ubc/cpen391/module-2-vga/verilog/vga_address_translator.sv
    Info (12023): Found entity 1: vga_address_translator File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Verilog/vga_address_translator.sv Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file /users/vishr/desktop/ubc/cpen391/module-2-vga/verilog/vga_adapter.sv
    Info (12023): Found entity 1: vga_adapter File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Verilog/vga_adapter.sv Line: 82
Warning (10037): Verilog HDL or VHDL warning at vga_system_new_sdram_controller_0.v(318): conditional expression evaluates to a constant File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/vga_system_new_sdram_controller_0.v Line: 318
Warning (10037): Verilog HDL or VHDL warning at vga_system_new_sdram_controller_0.v(328): conditional expression evaluates to a constant File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/vga_system_new_sdram_controller_0.v Line: 328
Warning (10037): Verilog HDL or VHDL warning at vga_system_new_sdram_controller_0.v(338): conditional expression evaluates to a constant File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/vga_system_new_sdram_controller_0.v Line: 338
Warning (10037): Verilog HDL or VHDL warning at vga_system_new_sdram_controller_0.v(682): conditional expression evaluates to a constant File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/vga_system_new_sdram_controller_0.v Line: 682
Info (12127): Elaborating entity "vgavisual" for the top level hierarchy
Warning (10034): Output port "LEDR[8]" at vgavisual.sv(5) has no driver File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Verilog/vgavisual.sv Line: 5
Info (12128): Elaborating entity "vga_system" for hierarchy "vga_system:u0" File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Verilog/vgavisual.sv Line: 47
Info (12128): Elaborating entity "vga_system_jtag_uart_0" for hierarchy "vga_system:u0|vga_system_jtag_uart_0:jtag_uart_0" File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/vga_system.v Line: 102
Info (12128): Elaborating entity "vga_system_jtag_uart_0_scfifo_w" for hierarchy "vga_system:u0|vga_system_jtag_uart_0:jtag_uart_0|vga_system_jtag_uart_0_scfifo_w:the_vga_system_jtag_uart_0_scfifo_w" File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/vga_system_jtag_uart_0.v Line: 420
Info (12128): Elaborating entity "scfifo" for hierarchy "vga_system:u0|vga_system_jtag_uart_0:jtag_uart_0|vga_system_jtag_uart_0_scfifo_w:the_vga_system_jtag_uart_0_scfifo_w|scfifo:wfifo" File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/vga_system_jtag_uart_0.v Line: 139
Info (12130): Elaborated megafunction instantiation "vga_system:u0|vga_system_jtag_uart_0:jtag_uart_0|vga_system_jtag_uart_0_scfifo_w:the_vga_system_jtag_uart_0_scfifo_w|scfifo:wfifo" File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/vga_system_jtag_uart_0.v Line: 139
Info (12133): Instantiated megafunction "vga_system:u0|vga_system_jtag_uart_0:jtag_uart_0|vga_system_jtag_uart_0_scfifo_w:the_vga_system_jtag_uart_0_scfifo_w|scfifo:wfifo" with the following parameter: File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/vga_system_jtag_uart_0.v Line: 139
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf
    Info (12023): Found entity 1: scfifo_3291 File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/db/scfifo_3291.tdf Line: 25
Info (12128): Elaborating entity "scfifo_3291" for hierarchy "vga_system:u0|vga_system_jtag_uart_0:jtag_uart_0|vga_system_jtag_uart_0_scfifo_w:the_vga_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated" File: c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf Line: 300
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf
    Info (12023): Found entity 1: a_dpfifo_5771 File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/db/a_dpfifo_5771.tdf Line: 29
Info (12128): Elaborating entity "a_dpfifo_5771" for hierarchy "vga_system:u0|vga_system_jtag_uart_0:jtag_uart_0|vga_system_jtag_uart_0_scfifo_w:the_vga_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo" File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/db/scfifo_3291.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/db/a_fefifo_7cf.tdf Line: 25
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "vga_system:u0|vga_system_jtag_uart_0:jtag_uart_0|vga_system_jtag_uart_0_scfifo_w:the_vga_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state" File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/db/a_dpfifo_5771.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf
    Info (12023): Found entity 1: cntr_vg7 File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/db/cntr_vg7.tdf Line: 26
Info (12128): Elaborating entity "cntr_vg7" for hierarchy "vga_system:u0|vga_system_jtag_uart_0:jtag_uart_0|vga_system_jtag_uart_0_scfifo_w:the_vga_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw" File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/db/a_fefifo_7cf.tdf Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf
    Info (12023): Found entity 1: altsyncram_7pu1 File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/db/altsyncram_7pu1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_7pu1" for hierarchy "vga_system:u0|vga_system_jtag_uart_0:jtag_uart_0|vga_system_jtag_uart_0_scfifo_w:the_vga_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram" File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/db/a_dpfifo_5771.tdf Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf
    Info (12023): Found entity 1: cntr_jgb File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/db/cntr_jgb.tdf Line: 26
Info (12128): Elaborating entity "cntr_jgb" for hierarchy "vga_system:u0|vga_system_jtag_uart_0:jtag_uart_0|vga_system_jtag_uart_0_scfifo_w:the_vga_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count" File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/db/a_dpfifo_5771.tdf Line: 45
Info (12128): Elaborating entity "vga_system_jtag_uart_0_scfifo_r" for hierarchy "vga_system:u0|vga_system_jtag_uart_0:jtag_uart_0|vga_system_jtag_uart_0_scfifo_r:the_vga_system_jtag_uart_0_scfifo_r" File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/vga_system_jtag_uart_0.v Line: 434
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "vga_system:u0|vga_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:vga_system_jtag_uart_0_alt_jtag_atlantic" File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/vga_system_jtag_uart_0.v Line: 569
Info (12130): Elaborated megafunction instantiation "vga_system:u0|vga_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:vga_system_jtag_uart_0_alt_jtag_atlantic" File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/vga_system_jtag_uart_0.v Line: 569
Info (12133): Instantiated megafunction "vga_system:u0|vga_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:vga_system_jtag_uart_0_alt_jtag_atlantic" with the following parameter: File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/vga_system_jtag_uart_0.v Line: 569
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "vga_system:u0|vga_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:vga_system_jtag_uart_0_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst" File: c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 276
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "vga_system:u0|vga_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:vga_system_jtag_uart_0_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "vga_system_new_sdram_controller_0" for hierarchy "vga_system:u0|vga_system_new_sdram_controller_0:new_sdram_controller_0" File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/vga_system.v Line: 125
Info (12128): Elaborating entity "vga_system_new_sdram_controller_0_input_efifo_module" for hierarchy "vga_system:u0|vga_system_new_sdram_controller_0:new_sdram_controller_0|vga_system_new_sdram_controller_0_input_efifo_module:the_vga_system_new_sdram_controller_0_input_efifo_module" File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/vga_system_new_sdram_controller_0.v Line: 298
Info (12128): Elaborating entity "vga_system_nios2_gen2_0" for hierarchy "vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0" File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/vga_system.v Line: 154
Info (12128): Elaborating entity "vga_system_nios2_gen2_0_cpu" for hierarchy "vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu" File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/vga_system_nios2_gen2_0.v Line: 65
Info (12128): Elaborating entity "vga_system_nios2_gen2_0_cpu_test_bench" for hierarchy "vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|vga_system_nios2_gen2_0_cpu_test_bench:the_vga_system_nios2_gen2_0_cpu_test_bench" File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/vga_system_nios2_gen2_0_cpu.v Line: 3545
Info (12128): Elaborating entity "vga_system_nios2_gen2_0_cpu_register_bank_a_module" for hierarchy "vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|vga_system_nios2_gen2_0_cpu_register_bank_a_module:vga_system_nios2_gen2_0_cpu_register_bank_a" File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/vga_system_nios2_gen2_0_cpu.v Line: 4061
Info (12128): Elaborating entity "altsyncram" for hierarchy "vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|vga_system_nios2_gen2_0_cpu_register_bank_a_module:vga_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram" File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/vga_system_nios2_gen2_0_cpu.v Line: 58
Info (12130): Elaborated megafunction instantiation "vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|vga_system_nios2_gen2_0_cpu_register_bank_a_module:vga_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram" File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/vga_system_nios2_gen2_0_cpu.v Line: 58
Info (12133): Instantiated megafunction "vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|vga_system_nios2_gen2_0_cpu_register_bank_a_module:vga_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/vga_system_nios2_gen2_0_cpu.v Line: 58
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_msi1.tdf
    Info (12023): Found entity 1: altsyncram_msi1 File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/db/altsyncram_msi1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_msi1" for hierarchy "vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|vga_system_nios2_gen2_0_cpu_register_bank_a_module:vga_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated" File: c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "vga_system_nios2_gen2_0_cpu_register_bank_b_module" for hierarchy "vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|vga_system_nios2_gen2_0_cpu_register_bank_b_module:vga_system_nios2_gen2_0_cpu_register_bank_b" File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/vga_system_nios2_gen2_0_cpu.v Line: 4079
Info (12128): Elaborating entity "vga_system_nios2_gen2_0_cpu_nios2_oci" for hierarchy "vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|vga_system_nios2_gen2_0_cpu_nios2_oci:the_vga_system_nios2_gen2_0_cpu_nios2_oci" File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/vga_system_nios2_gen2_0_cpu.v Line: 4575
Info (12128): Elaborating entity "vga_system_nios2_gen2_0_cpu_nios2_oci_debug" for hierarchy "vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|vga_system_nios2_gen2_0_cpu_nios2_oci:the_vga_system_nios2_gen2_0_cpu_nios2_oci|vga_system_nios2_gen2_0_cpu_nios2_oci_debug:the_vga_system_nios2_gen2_0_cpu_nios2_oci_debug" File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/vga_system_nios2_gen2_0_cpu.v Line: 2531
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|vga_system_nios2_gen2_0_cpu_nios2_oci:the_vga_system_nios2_gen2_0_cpu_nios2_oci|vga_system_nios2_gen2_0_cpu_nios2_oci_debug:the_vga_system_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/vga_system_nios2_gen2_0_cpu.v Line: 220
Info (12130): Elaborated megafunction instantiation "vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|vga_system_nios2_gen2_0_cpu_nios2_oci:the_vga_system_nios2_gen2_0_cpu_nios2_oci|vga_system_nios2_gen2_0_cpu_nios2_oci_debug:the_vga_system_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/vga_system_nios2_gen2_0_cpu.v Line: 220
Info (12133): Instantiated megafunction "vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|vga_system_nios2_gen2_0_cpu_nios2_oci:the_vga_system_nios2_gen2_0_cpu_nios2_oci|vga_system_nios2_gen2_0_cpu_nios2_oci_debug:the_vga_system_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" with the following parameter: File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/vga_system_nios2_gen2_0_cpu.v Line: 220
    Info (12134): Parameter "depth" = "2"
Info (12128): Elaborating entity "vga_system_nios2_gen2_0_cpu_nios2_oci_break" for hierarchy "vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|vga_system_nios2_gen2_0_cpu_nios2_oci:the_vga_system_nios2_gen2_0_cpu_nios2_oci|vga_system_nios2_gen2_0_cpu_nios2_oci_break:the_vga_system_nios2_gen2_0_cpu_nios2_oci_break" File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/vga_system_nios2_gen2_0_cpu.v Line: 2561
Info (12128): Elaborating entity "vga_system_nios2_gen2_0_cpu_nios2_oci_xbrk" for hierarchy "vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|vga_system_nios2_gen2_0_cpu_nios2_oci:the_vga_system_nios2_gen2_0_cpu_nios2_oci|vga_system_nios2_gen2_0_cpu_nios2_oci_xbrk:the_vga_system_nios2_gen2_0_cpu_nios2_oci_xbrk" File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/vga_system_nios2_gen2_0_cpu.v Line: 2582
Info (12128): Elaborating entity "vga_system_nios2_gen2_0_cpu_nios2_oci_dbrk" for hierarchy "vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|vga_system_nios2_gen2_0_cpu_nios2_oci:the_vga_system_nios2_gen2_0_cpu_nios2_oci|vga_system_nios2_gen2_0_cpu_nios2_oci_dbrk:the_vga_system_nios2_gen2_0_cpu_nios2_oci_dbrk" File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/vga_system_nios2_gen2_0_cpu.v Line: 2608
Info (12128): Elaborating entity "vga_system_nios2_gen2_0_cpu_nios2_oci_itrace" for hierarchy "vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|vga_system_nios2_gen2_0_cpu_nios2_oci:the_vga_system_nios2_gen2_0_cpu_nios2_oci|vga_system_nios2_gen2_0_cpu_nios2_oci_itrace:the_vga_system_nios2_gen2_0_cpu_nios2_oci_itrace" File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/vga_system_nios2_gen2_0_cpu.v Line: 2624
Info (12128): Elaborating entity "vga_system_nios2_gen2_0_cpu_nios2_oci_dtrace" for hierarchy "vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|vga_system_nios2_gen2_0_cpu_nios2_oci:the_vga_system_nios2_gen2_0_cpu_nios2_oci|vga_system_nios2_gen2_0_cpu_nios2_oci_dtrace:the_vga_system_nios2_gen2_0_cpu_nios2_oci_dtrace" File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/vga_system_nios2_gen2_0_cpu.v Line: 2639
Info (12128): Elaborating entity "vga_system_nios2_gen2_0_cpu_nios2_oci_td_mode" for hierarchy "vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|vga_system_nios2_gen2_0_cpu_nios2_oci:the_vga_system_nios2_gen2_0_cpu_nios2_oci|vga_system_nios2_gen2_0_cpu_nios2_oci_dtrace:the_vga_system_nios2_gen2_0_cpu_nios2_oci_dtrace|vga_system_nios2_gen2_0_cpu_nios2_oci_td_mode:vga_system_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/vga_system_nios2_gen2_0_cpu.v Line: 1233
Info (12128): Elaborating entity "vga_system_nios2_gen2_0_cpu_nios2_oci_fifo" for hierarchy "vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|vga_system_nios2_gen2_0_cpu_nios2_oci:the_vga_system_nios2_gen2_0_cpu_nios2_oci|vga_system_nios2_gen2_0_cpu_nios2_oci_fifo:the_vga_system_nios2_gen2_0_cpu_nios2_oci_fifo" File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/vga_system_nios2_gen2_0_cpu.v Line: 2654
Info (12128): Elaborating entity "vga_system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" for hierarchy "vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|vga_system_nios2_gen2_0_cpu_nios2_oci:the_vga_system_nios2_gen2_0_cpu_nios2_oci|vga_system_nios2_gen2_0_cpu_nios2_oci_fifo:the_vga_system_nios2_gen2_0_cpu_nios2_oci_fifo|vga_system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_vga_system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/vga_system_nios2_gen2_0_cpu.v Line: 1546
Info (12128): Elaborating entity "vga_system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" for hierarchy "vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|vga_system_nios2_gen2_0_cpu_nios2_oci:the_vga_system_nios2_gen2_0_cpu_nios2_oci|vga_system_nios2_gen2_0_cpu_nios2_oci_fifo:the_vga_system_nios2_gen2_0_cpu_nios2_oci_fifo|vga_system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_vga_system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/vga_system_nios2_gen2_0_cpu.v Line: 1555
Info (12128): Elaborating entity "vga_system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" for hierarchy "vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|vga_system_nios2_gen2_0_cpu_nios2_oci:the_vga_system_nios2_gen2_0_cpu_nios2_oci|vga_system_nios2_gen2_0_cpu_nios2_oci_fifo:the_vga_system_nios2_gen2_0_cpu_nios2_oci_fifo|vga_system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_vga_system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/vga_system_nios2_gen2_0_cpu.v Line: 1564
Info (12128): Elaborating entity "vga_system_nios2_gen2_0_cpu_nios2_oci_pib" for hierarchy "vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|vga_system_nios2_gen2_0_cpu_nios2_oci:the_vga_system_nios2_gen2_0_cpu_nios2_oci|vga_system_nios2_gen2_0_cpu_nios2_oci_pib:the_vga_system_nios2_gen2_0_cpu_nios2_oci_pib" File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/vga_system_nios2_gen2_0_cpu.v Line: 2659
Info (12128): Elaborating entity "vga_system_nios2_gen2_0_cpu_nios2_oci_im" for hierarchy "vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|vga_system_nios2_gen2_0_cpu_nios2_oci:the_vga_system_nios2_gen2_0_cpu_nios2_oci|vga_system_nios2_gen2_0_cpu_nios2_oci_im:the_vga_system_nios2_gen2_0_cpu_nios2_oci_im" File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/vga_system_nios2_gen2_0_cpu.v Line: 2673
Info (12128): Elaborating entity "vga_system_nios2_gen2_0_cpu_nios2_avalon_reg" for hierarchy "vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|vga_system_nios2_gen2_0_cpu_nios2_oci:the_vga_system_nios2_gen2_0_cpu_nios2_oci|vga_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_vga_system_nios2_gen2_0_cpu_nios2_avalon_reg" File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/vga_system_nios2_gen2_0_cpu.v Line: 2692
Info (12128): Elaborating entity "vga_system_nios2_gen2_0_cpu_nios2_ocimem" for hierarchy "vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|vga_system_nios2_gen2_0_cpu_nios2_oci:the_vga_system_nios2_gen2_0_cpu_nios2_oci|vga_system_nios2_gen2_0_cpu_nios2_ocimem:the_vga_system_nios2_gen2_0_cpu_nios2_ocimem" File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/vga_system_nios2_gen2_0_cpu.v Line: 2712
Info (12128): Elaborating entity "vga_system_nios2_gen2_0_cpu_ociram_sp_ram_module" for hierarchy "vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|vga_system_nios2_gen2_0_cpu_nios2_oci:the_vga_system_nios2_gen2_0_cpu_nios2_oci|vga_system_nios2_gen2_0_cpu_nios2_ocimem:the_vga_system_nios2_gen2_0_cpu_nios2_ocimem|vga_system_nios2_gen2_0_cpu_ociram_sp_ram_module:vga_system_nios2_gen2_0_cpu_ociram_sp_ram" File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/vga_system_nios2_gen2_0_cpu.v Line: 2332
Info (12128): Elaborating entity "altsyncram" for hierarchy "vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|vga_system_nios2_gen2_0_cpu_nios2_oci:the_vga_system_nios2_gen2_0_cpu_nios2_oci|vga_system_nios2_gen2_0_cpu_nios2_ocimem:the_vga_system_nios2_gen2_0_cpu_nios2_ocimem|vga_system_nios2_gen2_0_cpu_ociram_sp_ram_module:vga_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/vga_system_nios2_gen2_0_cpu.v Line: 2156
Info (12130): Elaborated megafunction instantiation "vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|vga_system_nios2_gen2_0_cpu_nios2_oci:the_vga_system_nios2_gen2_0_cpu_nios2_oci|vga_system_nios2_gen2_0_cpu_nios2_ocimem:the_vga_system_nios2_gen2_0_cpu_nios2_ocimem|vga_system_nios2_gen2_0_cpu_ociram_sp_ram_module:vga_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/vga_system_nios2_gen2_0_cpu.v Line: 2156
Info (12133): Instantiated megafunction "vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|vga_system_nios2_gen2_0_cpu_nios2_oci:the_vga_system_nios2_gen2_0_cpu_nios2_oci|vga_system_nios2_gen2_0_cpu_nios2_ocimem:the_vga_system_nios2_gen2_0_cpu_nios2_ocimem|vga_system_nios2_gen2_0_cpu_ociram_sp_ram_module:vga_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/vga_system_nios2_gen2_0_cpu.v Line: 2156
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qid1.tdf
    Info (12023): Found entity 1: altsyncram_qid1 File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/db/altsyncram_qid1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_qid1" for hierarchy "vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|vga_system_nios2_gen2_0_cpu_nios2_oci:the_vga_system_nios2_gen2_0_cpu_nios2_oci|vga_system_nios2_gen2_0_cpu_nios2_ocimem:the_vga_system_nios2_gen2_0_cpu_nios2_ocimem|vga_system_nios2_gen2_0_cpu_ociram_sp_ram_module:vga_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated" File: c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "vga_system_nios2_gen2_0_cpu_debug_slave_wrapper" for hierarchy "vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|vga_system_nios2_gen2_0_cpu_nios2_oci:the_vga_system_nios2_gen2_0_cpu_nios2_oci|vga_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_system_nios2_gen2_0_cpu_debug_slave_wrapper" File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/vga_system_nios2_gen2_0_cpu.v Line: 2814
Info (12128): Elaborating entity "vga_system_nios2_gen2_0_cpu_debug_slave_tck" for hierarchy "vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|vga_system_nios2_gen2_0_cpu_nios2_oci:the_vga_system_nios2_gen2_0_cpu_nios2_oci|vga_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_system_nios2_gen2_0_cpu_debug_slave_wrapper|vga_system_nios2_gen2_0_cpu_debug_slave_tck:the_vga_system_nios2_gen2_0_cpu_debug_slave_tck" File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/vga_system_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 157
Info (12128): Elaborating entity "vga_system_nios2_gen2_0_cpu_debug_slave_sysclk" for hierarchy "vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|vga_system_nios2_gen2_0_cpu_nios2_oci:the_vga_system_nios2_gen2_0_cpu_nios2_oci|vga_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_system_nios2_gen2_0_cpu_debug_slave_wrapper|vga_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_vga_system_nios2_gen2_0_cpu_debug_slave_sysclk" File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/vga_system_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 177
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|vga_system_nios2_gen2_0_cpu_nios2_oci:the_vga_system_nios2_gen2_0_cpu_nios2_oci|vga_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_system_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:vga_system_nios2_gen2_0_cpu_debug_slave_phy" File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/vga_system_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 207
Info (12130): Elaborated megafunction instantiation "vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|vga_system_nios2_gen2_0_cpu_nios2_oci:the_vga_system_nios2_gen2_0_cpu_nios2_oci|vga_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_system_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:vga_system_nios2_gen2_0_cpu_debug_slave_phy" File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/vga_system_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 207
Info (12133): Instantiated megafunction "vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|vga_system_nios2_gen2_0_cpu_nios2_oci:the_vga_system_nios2_gen2_0_cpu_nios2_oci|vga_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_system_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:vga_system_nios2_gen2_0_cpu_debug_slave_phy" with the following parameter: File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/vga_system_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 207
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "2"
    Info (12134): Parameter "sld_mfg_id" = "70"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
    Info (12134): Parameter "sld_type_id" = "34"
    Info (12134): Parameter "sld_version" = "3"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|vga_system_nios2_gen2_0_cpu_nios2_oci:the_vga_system_nios2_gen2_0_cpu_nios2_oci|vga_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_system_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:vga_system_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" File: c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 152
Info (12131): Elaborated megafunction instantiation "vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|vga_system_nios2_gen2_0_cpu_nios2_oci:the_vga_system_nios2_gen2_0_cpu_nios2_oci|vga_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_system_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:vga_system_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|vga_system_nios2_gen2_0_cpu_nios2_oci:the_vga_system_nios2_gen2_0_cpu_nios2_oci|vga_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_system_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:vga_system_nios2_gen2_0_cpu_debug_slave_phy" File: c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 152
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|vga_system_nios2_gen2_0_cpu_nios2_oci:the_vga_system_nios2_gen2_0_cpu_nios2_oci|vga_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_system_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:vga_system_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 415
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "vga_system:u0|vga_system_nios2_gen2_0:nios2_gen2_0|vga_system_nios2_gen2_0_cpu:cpu|vga_system_nios2_gen2_0_cpu_nios2_oci:the_vga_system_nios2_gen2_0_cpu_nios2_oci|vga_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_system_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:vga_system_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "vga_system_onchip_memory2_0" for hierarchy "vga_system:u0|vga_system_onchip_memory2_0:onchip_memory2_0" File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/vga_system.v Line: 168
Info (12128): Elaborating entity "altsyncram" for hierarchy "vga_system:u0|vga_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/vga_system_onchip_memory2_0.v Line: 69
Info (12130): Elaborated megafunction instantiation "vga_system:u0|vga_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/vga_system_onchip_memory2_0.v Line: 69
Info (12133): Instantiated megafunction "vga_system:u0|vga_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/vga_system_onchip_memory2_0.v Line: 69
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "vga_system_onchip_memory2_0.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "65536"
    Info (12134): Parameter "numwords_a" = "65536"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "16"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2qn1.tdf
    Info (12023): Found entity 1: altsyncram_2qn1 File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/db/altsyncram_2qn1.tdf Line: 32
Info (12128): Elaborating entity "altsyncram_2qn1" for hierarchy "vga_system:u0|vga_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2qn1:auto_generated" File: c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dla.tdf
    Info (12023): Found entity 1: decode_dla File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/db/decode_dla.tdf Line: 23
Info (12128): Elaborating entity "decode_dla" for hierarchy "vga_system:u0|vga_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2qn1:auto_generated|decode_dla:decode3" File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/db/altsyncram_2qn1.tdf Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_ahb.tdf
    Info (12023): Found entity 1: mux_ahb File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/db/mux_ahb.tdf Line: 23
Info (12128): Elaborating entity "mux_ahb" for hierarchy "vga_system:u0|vga_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2qn1:auto_generated|mux_ahb:mux2" File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/db/altsyncram_2qn1.tdf Line: 45
Info (12128): Elaborating entity "vga_system_pll_0" for hierarchy "vga_system:u0|vga_system_pll_0:pll_0" File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/vga_system.v Line: 176
Info (12128): Elaborating entity "altera_pll" for hierarchy "vga_system:u0|vga_system_pll_0:pll_0|altera_pll:altera_pll_i" File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/vga_system_pll_0.v Line: 88
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "vga_system:u0|vga_system_pll_0:pll_0|altera_pll:altera_pll_i" File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/vga_system_pll_0.v Line: 88
Info (12133): Instantiated megafunction "vga_system:u0|vga_system_pll_0:pll_0|altera_pll:altera_pll_i" with the following parameter: File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/vga_system_pll_0.v Line: 88
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "2"
    Info (12134): Parameter "output_clock_frequency0" = "50.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "50.000000 MHz"
    Info (12134): Parameter "phase_shift1" = "-3000 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "vga_system_timer_0" for hierarchy "vga_system:u0|vga_system_timer_0:timer_0" File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/vga_system.v Line: 187
Info (12128): Elaborating entity "vga_integrate" for hierarchy "vga_system:u0|vga_integrate:vga_integrate_0" File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/vga_system.v Line: 203
Warning (10034): Output port "readdata" at vga_integrate.sv(8) has no driver File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/vga_integrate.sv Line: 8
Info (12128): Elaborating entity "vga_adapter" for hierarchy "vga_system:u0|vga_integrate:vga_integrate_0|vga_adapter:vga" File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/vga_integrate.sv Line: 38
Info (12128): Elaborating entity "vga_address_translator" for hierarchy "vga_system:u0|vga_integrate:vga_integrate_0|vga_adapter:vga|vga_address_translator:user_input_translator" File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/vga_adapter.sv Line: 200
Info (12128): Elaborating entity "altsyncram" for hierarchy "vga_system:u0|vga_integrate:vga_integrate_0|vga_adapter:vga|altsyncram:VideoMemory" File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/vga_adapter.sv Line: 221
Info (12130): Elaborated megafunction instantiation "vga_system:u0|vga_integrate:vga_integrate_0|vga_adapter:vga|altsyncram:VideoMemory" File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/vga_adapter.sv Line: 221
Info (12133): Instantiated megafunction "vga_system:u0|vga_integrate:vga_integrate_0|vga_adapter:vga|altsyncram:VideoMemory" with the following parameter: File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/vga_adapter.sv Line: 221
    Info (12134): Parameter "width_a" = "6"
    Info (12134): Parameter "width_b" = "6"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "numwords_a" = "19200"
    Info (12134): Parameter "widthad_b" = "15"
    Info (12134): Parameter "numwords_b" = "19200"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK1"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "power_up_uninitialized" = "TRUE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_m6k1.tdf
    Info (12023): Found entity 1: altsyncram_m6k1 File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/db/altsyncram_m6k1.tdf Line: 34
Info (12128): Elaborating entity "altsyncram_m6k1" for hierarchy "vga_system:u0|vga_integrate:vga_integrate_0|vga_adapter:vga|altsyncram:VideoMemory|altsyncram_m6k1:auto_generated" File: c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_7la.tdf
    Info (12023): Found entity 1: decode_7la File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/db/decode_7la.tdf Line: 23
Info (12128): Elaborating entity "decode_7la" for hierarchy "vga_system:u0|vga_integrate:vga_integrate_0|vga_adapter:vga|altsyncram:VideoMemory|altsyncram_m6k1:auto_generated|decode_7la:decode2" File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/db/altsyncram_m6k1.tdf Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_01a.tdf
    Info (12023): Found entity 1: decode_01a File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/db/decode_01a.tdf Line: 23
Info (12128): Elaborating entity "decode_01a" for hierarchy "vga_system:u0|vga_integrate:vga_integrate_0|vga_adapter:vga|altsyncram:VideoMemory|altsyncram_m6k1:auto_generated|decode_01a:rden_decode_b" File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/db/altsyncram_m6k1.tdf Line: 48
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_lfb.tdf
    Info (12023): Found entity 1: mux_lfb File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/db/mux_lfb.tdf Line: 23
Info (12128): Elaborating entity "mux_lfb" for hierarchy "vga_system:u0|vga_integrate:vga_integrate_0|vga_adapter:vga|altsyncram:VideoMemory|altsyncram_m6k1:auto_generated|mux_lfb:mux3" File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/db/altsyncram_m6k1.tdf Line: 50
Info (12128): Elaborating entity "vga_pll" for hierarchy "vga_system:u0|vga_integrate:vga_integrate_0|vga_adapter:vga|vga_pll:mypll" File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/vga_adapter.sv Line: 238
Info (12128): Elaborating entity "altpll" for hierarchy "vga_system:u0|vga_integrate:vga_integrate_0|vga_adapter:vga|vga_pll:mypll|altpll:altpll_component" File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/vga_pll.sv Line: 53
Info (12130): Elaborated megafunction instantiation "vga_system:u0|vga_integrate:vga_integrate_0|vga_adapter:vga|vga_pll:mypll|altpll:altpll_component" File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/vga_pll.sv Line: 53
Info (12133): Instantiated megafunction "vga_system:u0|vga_integrate:vga_integrate_0|vga_adapter:vga|vga_pll:mypll|altpll:altpll_component" with the following parameter: File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/vga_pll.sv Line: 53
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "pll_type" = "FAST"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "primary_clock" = "INCLK0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
Info (12021): Found 1 design units, including 1 entities, in source file db/altpll_80u.tdf
    Info (12023): Found entity 1: altpll_80u File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/db/altpll_80u.tdf Line: 26
Info (12128): Elaborating entity "altpll_80u" for hierarchy "vga_system:u0|vga_integrate:vga_integrate_0|vga_adapter:vga|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated" File: c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "vga_controller" for hierarchy "vga_system:u0|vga_integrate:vga_integrate_0|vga_adapter:vga|vga_controller:controller" File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/vga_adapter.sv Line: 259
Info (12128): Elaborating entity "vga_system_mm_interconnect_0" for hierarchy "vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0" File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/vga_system.v Line: 262
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator" File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/vga_system_mm_interconnect_0.v Line: 582
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator" File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/vga_system_mm_interconnect_0.v Line: 642
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator" File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/vga_system_mm_interconnect_0.v Line: 706
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_integrate_0_avalon_slave_0_translator" File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/vga_system_mm_interconnect_0.v Line: 770
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator" File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/vga_system_mm_interconnect_0.v Line: 834
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:new_sdram_controller_0_s1_translator" File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/vga_system_mm_interconnect_0.v Line: 898
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator" File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/vga_system_mm_interconnect_0.v Line: 962
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator" File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/vga_system_mm_interconnect_0.v Line: 1026
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent" File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/vga_system_mm_interconnect_0.v Line: 1107
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent" File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/vga_system_mm_interconnect_0.v Line: 1188
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent" File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/vga_system_mm_interconnect_0.v Line: 1272
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor" File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/vga_system_mm_interconnect_0.v Line: 1313
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent" File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/vga_system_mm_interconnect_0.v Line: 1647
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor" File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo" File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/vga_system_mm_interconnect_0.v Line: 1688
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo" File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/vga_system_mm_interconnect_0.v Line: 1729
Info (12128): Elaborating entity "vga_system_mm_interconnect_0_router" for hierarchy "vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|vga_system_mm_interconnect_0_router:router" File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/vga_system_mm_interconnect_0.v Line: 1995
Info (12128): Elaborating entity "vga_system_mm_interconnect_0_router_default_decode" for hierarchy "vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|vga_system_mm_interconnect_0_router:router|vga_system_mm_interconnect_0_router_default_decode:the_default_decode" File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/vga_system_mm_interconnect_0_router.sv Line: 184
Info (12128): Elaborating entity "vga_system_mm_interconnect_0_router_001" for hierarchy "vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|vga_system_mm_interconnect_0_router_001:router_001" File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/vga_system_mm_interconnect_0.v Line: 2011
Info (12128): Elaborating entity "vga_system_mm_interconnect_0_router_001_default_decode" for hierarchy "vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|vga_system_mm_interconnect_0_router_001:router_001|vga_system_mm_interconnect_0_router_001_default_decode:the_default_decode" File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/vga_system_mm_interconnect_0_router_001.sv Line: 181
Info (12128): Elaborating entity "vga_system_mm_interconnect_0_router_002" for hierarchy "vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|vga_system_mm_interconnect_0_router_002:router_002" File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/vga_system_mm_interconnect_0.v Line: 2027
Info (12128): Elaborating entity "vga_system_mm_interconnect_0_router_002_default_decode" for hierarchy "vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|vga_system_mm_interconnect_0_router_002:router_002|vga_system_mm_interconnect_0_router_002_default_decode:the_default_decode" File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/vga_system_mm_interconnect_0_router_002.sv Line: 178
Info (12128): Elaborating entity "vga_system_mm_interconnect_0_router_003" for hierarchy "vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|vga_system_mm_interconnect_0_router_003:router_003" File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/vga_system_mm_interconnect_0.v Line: 2043
Info (12128): Elaborating entity "vga_system_mm_interconnect_0_router_003_default_decode" for hierarchy "vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|vga_system_mm_interconnect_0_router_003:router_003|vga_system_mm_interconnect_0_router_003_default_decode:the_default_decode" File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/vga_system_mm_interconnect_0_router_003.sv Line: 173
Info (12128): Elaborating entity "vga_system_mm_interconnect_0_router_005" for hierarchy "vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|vga_system_mm_interconnect_0_router_005:router_005" File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/vga_system_mm_interconnect_0.v Line: 2075
Info (12128): Elaborating entity "vga_system_mm_interconnect_0_router_005_default_decode" for hierarchy "vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|vga_system_mm_interconnect_0_router_005:router_005|vga_system_mm_interconnect_0_router_005_default_decode:the_default_decode" File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/vga_system_mm_interconnect_0_router_005.sv Line: 173
Info (12128): Elaborating entity "altera_merlin_burst_adapter" for hierarchy "vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter" File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/vga_system_mm_interconnect_0.v Line: 2157
Info (12128): Elaborating entity "altera_merlin_burst_adapter_uncompressed_only" for hierarchy "vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter" File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/altera_merlin_burst_adapter.sv Line: 126
Info (12128): Elaborating entity "vga_system_mm_interconnect_0_cmd_demux" for hierarchy "vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|vga_system_mm_interconnect_0_cmd_demux:cmd_demux" File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/vga_system_mm_interconnect_0.v Line: 2204
Info (12128): Elaborating entity "vga_system_mm_interconnect_0_cmd_demux_001" for hierarchy "vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|vga_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001" File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/vga_system_mm_interconnect_0.v Line: 2233
Info (12128): Elaborating entity "vga_system_mm_interconnect_0_cmd_mux" for hierarchy "vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|vga_system_mm_interconnect_0_cmd_mux:cmd_mux" File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/vga_system_mm_interconnect_0.v Line: 2256
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|vga_system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb" File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/vga_system_mm_interconnect_0_cmd_mux.sv Line: 287
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|vga_system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "vga_system_mm_interconnect_0_cmd_mux_001" for hierarchy "vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|vga_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001" File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/vga_system_mm_interconnect_0.v Line: 2273
Info (12128): Elaborating entity "vga_system_mm_interconnect_0_rsp_demux" for hierarchy "vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|vga_system_mm_interconnect_0_rsp_demux:rsp_demux" File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/vga_system_mm_interconnect_0.v Line: 2376
Info (12128): Elaborating entity "vga_system_mm_interconnect_0_rsp_demux_001" for hierarchy "vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|vga_system_mm_interconnect_0_rsp_demux_001:rsp_demux_001" File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/vga_system_mm_interconnect_0.v Line: 2393
Info (12128): Elaborating entity "vga_system_mm_interconnect_0_rsp_mux" for hierarchy "vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|vga_system_mm_interconnect_0_rsp_mux:rsp_mux" File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/vga_system_mm_interconnect_0.v Line: 2520
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|vga_system_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/vga_system_mm_interconnect_0_rsp_mux.sv Line: 374
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|vga_system_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "vga_system_mm_interconnect_0_rsp_mux_001" for hierarchy "vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|vga_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001" File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/vga_system_mm_interconnect_0.v Line: 2549
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|vga_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb" File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/vga_system_mm_interconnect_0_rsp_mux_001.sv Line: 326
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|vga_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter" File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/vga_system_mm_interconnect_0.v Line: 2615
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object "in_write" assigned a value but never read File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/altera_merlin_width_adapter.sv Line: 283
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object "aligned_addr" assigned a value but never read File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/altera_merlin_width_adapter.sv Line: 742
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object "aligned_byte_cnt" assigned a value but never read File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/altera_merlin_width_adapter.sv Line: 743
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter" File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/vga_system_mm_interconnect_0.v Line: 2681
Info (12128): Elaborating entity "vga_system_mm_interconnect_0_avalon_st_adapter" for hierarchy "vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|vga_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/vga_system_mm_interconnect_0.v Line: 2710
Info (12128): Elaborating entity "vga_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|vga_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|vga_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/vga_system_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "vga_system_mm_interconnect_0_avalon_st_adapter_003" for hierarchy "vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|vga_system_mm_interconnect_0_avalon_st_adapter_003:avalon_st_adapter_003" File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/vga_system_mm_interconnect_0.v Line: 2797
Info (12128): Elaborating entity "vga_system_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0" for hierarchy "vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|vga_system_mm_interconnect_0_avalon_st_adapter_003:avalon_st_adapter_003|vga_system_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0:error_adapter_0" File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/vga_system_mm_interconnect_0_avalon_st_adapter_003.v Line: 200
Info (12128): Elaborating entity "vga_system_irq_mapper" for hierarchy "vga_system:u0|vga_system_irq_mapper:irq_mapper" File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/vga_system.v Line: 270
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "vga_system:u0|altera_reset_controller:rst_controller" File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/vga_system.v Line: 333
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "vga_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "vga_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/submodules/altera_reset_controller.v Line: 220
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "vga_system:u0|altera_reset_controller:rst_controller_001" File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/vga_system/synthesis/vga_system.v Line: 396
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2023.03.15.13:00:11 Progress: Loading sld07afbee5/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld07afbee5/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/db/ip/sld07afbee5/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld07afbee5/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/db/ip/sld07afbee5/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld07afbee5/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/db/ip/sld07afbee5/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld07afbee5/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/db/ip/sld07afbee5/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld07afbee5/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/db/ip/sld07afbee5/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 142
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/db/ip/sld07afbee5/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld07afbee5/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/db/ip/sld07afbee5/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 3
        Info (286033): Parameter NUMWORDS_A set to 8
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 3
        Info (286033): Parameter NUMWORDS_B set to 8
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
Info (12130): Elaborated megafunction instantiation "vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "vga_system:u0|vga_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "3"
    Info (12134): Parameter "NUMWORDS_A" = "8"
    Info (12134): Parameter "WIDTH_B" = "16"
    Info (12134): Parameter "WIDTHAD_B" = "3"
    Info (12134): Parameter "NUMWORDS_B" = "8"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_40n1.tdf
    Info (12023): Found entity 1: altsyncram_40n1 File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/db/altsyncram_40n1.tdf Line: 28
Warning (12241): 6 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDR[0]" is stuck at VCC File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Verilog/vgavisual.sv Line: 5
    Warning (13410): Pin "LEDR[1]" is stuck at GND File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Verilog/vgavisual.sv Line: 5
    Warning (13410): Pin "LEDR[2]" is stuck at VCC File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Verilog/vgavisual.sv Line: 5
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Verilog/vgavisual.sv Line: 5
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Verilog/vgavisual.sv Line: 5
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Verilog/vgavisual.sv Line: 5
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Verilog/vgavisual.sv Line: 5
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Verilog/vgavisual.sv Line: 5
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Verilog/vgavisual.sv Line: 5
    Warning (13410): Pin "DRAM_CKE" is stuck at VCC File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Verilog/vgavisual.sv Line: 13
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 347 registers lost all their fanouts during netlist optimizations.
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Warning (20013): Ignored 571 assignments for entity "DE1_SoC" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_BA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_BA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_BA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_CAS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_CKE -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_CK_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_CK_P -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_CS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DM[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DM[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DM[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DM[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQS_N[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQS_N[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQS_N[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQS_N[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQS_P[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQS_P[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQS_P[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQS_P[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[15] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[16] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[17] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[18] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[19] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[20] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[21] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[22] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[23] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[24] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[25] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[26] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[27] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[28] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[29] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[30] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[31] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ODT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_RAS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_RESET_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_WE_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ADC_CS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ADC_DIN -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ADC_DOUT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ADC_SCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_ADCDAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_ADCLRCK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_BCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_DACDAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_DACLRCK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_XCK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK2_50 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK3_50 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK4_50 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK_50 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_BA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_BA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CAS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CKE -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[15] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_LDQM -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_RAS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_UDQM -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_WE_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FAN_CTRL -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FPGA_I2C_SCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FPGA_I2C_SDAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[15] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[16] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[17] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[18] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[19] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[20] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[21] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[22] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[23] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[24] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[25] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[26] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[27] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[28] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[29] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[30] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[31] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[32] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[33] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[34] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[35] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[15] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[16] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[17] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[18] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[19] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[20] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[21] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[22] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[23] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[24] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[25] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[26] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[27] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[28] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[29] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[30] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[31] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[32] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[33] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[34] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[35] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_CONV_USB_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_BA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_BA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_BA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_CAS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_CKE -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_CK_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_CK_P -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_CS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DM[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DM[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DM[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DM[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_N[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_N[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_N[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_N[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_P[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_P[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_P[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_P[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[15] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[16] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[17] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[18] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[19] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[20] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[21] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[22] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[23] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[24] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[25] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[26] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[27] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[28] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[29] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[30] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[31] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ODT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_RAS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_RESET_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_RZQ -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_WE_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_GTX_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_INT_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_MDC -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_MDIO -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DV -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_EN -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_NCSO -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_GPIO[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_GPIO[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_GSENSOR_INT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C1_SCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C1_SDAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C2_SCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C2_SDAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C_CONTROL -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_KEY -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_LED -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_LTC_GPIO -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_CMD -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SPIM_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SPIM_MISO -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SPIM_MOSI -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SPIM_SS -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_UART_RX -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_UART_TX -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_CLKOUT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DIR -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_NXT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_STP -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to IRDA_RXD -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to IRDA_TXD -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_CLK2 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_DAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_DAT2 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_CLK27 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_HS -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_RESET_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_VS -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_EMPTY -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_FULL -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_OE_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_RD_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_RESET_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_SCL -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_SDA -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_WR_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_BLANK_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_HS -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_SYNC_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_VS -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_BA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_BA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_BA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_CAS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_CKE -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_CS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ODT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_RAS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_RESET_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_WE_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_N[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_N[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_N[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_N[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_P[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_P[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_P[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_P[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[15] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[16] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[17] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[18] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[19] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[20] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[21] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[22] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[23] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[24] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[25] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[26] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[27] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[28] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[29] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[30] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[31] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITHOUT CALIBRATION" -to HPS_DDR3_CK_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITHOUT CALIBRATION" -to HPS_DDR3_CK_P -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DM[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DM[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DM[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DM[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_N[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_N[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_N[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_N[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_P[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_P[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_P[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_P[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[15] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[16] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[17] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[18] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[19] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[20] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[21] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[22] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[23] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[24] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[25] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[26] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[27] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[28] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[29] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[30] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[31] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name D5_DELAY 2 -to HPS_DDR3_CK_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name D5_DELAY 2 -to HPS_DDR3_CK_P -entity DE1_SoC was ignored
Info (144001): Generated suppressed messages file C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/output_files/vgavisual.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 22 node(s), including 0 DDIO, 3 PLL, 0 transceiver and 0 LCELL
Warning: RST port on the PLL is not properly connected on instance vga_system:u0|vga_integrate:vga_integrate_0|vga_adapter:vga|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/db/altpll_80u.tdf Line: 34
    Info: Must be connected
Warning (21074): Design contains 13 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[0]" File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Verilog/vgavisual.sv Line: 3
    Warning (15610): No output dependent on input pin "KEY[1]" File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Verilog/vgavisual.sv Line: 3
    Warning (15610): No output dependent on input pin "KEY[2]" File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Verilog/vgavisual.sv Line: 3
    Warning (15610): No output dependent on input pin "SW[0]" File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Verilog/vgavisual.sv Line: 4
    Warning (15610): No output dependent on input pin "SW[1]" File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Verilog/vgavisual.sv Line: 4
    Warning (15610): No output dependent on input pin "SW[2]" File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Verilog/vgavisual.sv Line: 4
    Warning (15610): No output dependent on input pin "SW[3]" File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Verilog/vgavisual.sv Line: 4
    Warning (15610): No output dependent on input pin "SW[4]" File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Verilog/vgavisual.sv Line: 4
    Warning (15610): No output dependent on input pin "SW[5]" File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Verilog/vgavisual.sv Line: 4
    Warning (15610): No output dependent on input pin "SW[6]" File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Verilog/vgavisual.sv Line: 4
    Warning (15610): No output dependent on input pin "SW[7]" File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Verilog/vgavisual.sv Line: 4
    Warning (15610): No output dependent on input pin "SW[8]" File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Verilog/vgavisual.sv Line: 4
    Warning (15610): No output dependent on input pin "SW[9]" File: C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Verilog/vgavisual.sv Line: 4
Info (21057): Implemented 2991 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 18 input pins
    Info (21059): Implemented 61 output pins
    Info (21060): Implemented 16 bidirectional pins
    Info (21061): Implemented 2490 logic cells
    Info (21064): Implemented 402 RAM segments
    Info (21065): Implemented 3 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 609 warnings
    Info: Peak virtual memory: 5011 megabytes
    Info: Processing ended: Wed Mar 15 13:00:26 2023
    Info: Elapsed time: 00:00:34
    Info: Total CPU time (on all processors): 00:00:51


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/vishr/Desktop/UBC/CPEN391/module-2-vga/Quartus/output_files/vgavisual.map.smsg.


