{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1491466050519 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1491466050521 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr  6 05:07:30 2017 " "Processing started: Thu Apr  6 05:07:30 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1491466050521 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491466050521 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CircuitoBase -c CircuitoBase " "Command: quartus_map --read_settings_files=on --write_settings_files=off CircuitoBase -c CircuitoBase" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491466050522 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1491466051408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/LFSR.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/LFSR.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LFSR-rtl " "Found design unit 1: LFSR-rtl" {  } { { "VHDL/LFSR.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/LFSR.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491466071191 ""} { "Info" "ISGN_ENTITY_NAME" "1 LFSR " "Found entity 1: LFSR" {  } { { "VHDL/LFSR.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/LFSR.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491466071191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491466071191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/bitToBCD.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/bitToBCD.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bitToBCD-behaviour " "Found design unit 1: bitToBCD-behaviour" {  } { { "VHDL/bitToBCD.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/bitToBCD.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491466071193 ""} { "Info" "ISGN_ENTITY_NAME" "1 bitToBCD " "Found entity 1: bitToBCD" {  } { { "VHDL/bitToBCD.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/bitToBCD.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491466071193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491466071193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/comparador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/comparador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparador-arch " "Found design unit 1: comparador-arch" {  } { { "VHDL/comparador.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/comparador.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491466071194 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparador " "Found entity 1: comparador" {  } { { "VHDL/comparador.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/comparador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491466071194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491466071194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/controleAtrasador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/controleAtrasador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controleAtrasador-maquinaEstados " "Found design unit 1: controleAtrasador-maquinaEstados" {  } { { "VHDL/controleAtrasador.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/controleAtrasador.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491466071196 ""} { "Info" "ISGN_ENTITY_NAME" "1 controleAtrasador " "Found entity 1: controleAtrasador" {  } { { "VHDL/controleAtrasador.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/controleAtrasador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491466071196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491466071196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/Atrasador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/Atrasador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Atrasador-arch " "Found design unit 1: Atrasador-arch" {  } { { "VHDL/Atrasador.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/Atrasador.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491466071197 ""} { "Info" "ISGN_ENTITY_NAME" "1 Atrasador " "Found entity 1: Atrasador" {  } { { "VHDL/Atrasador.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/Atrasador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491466071197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491466071197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/controleRodada.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/controleRodada.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controleRodada-Estados " "Found design unit 1: controleRodada-Estados" {  } { { "VHDL/controleRodada.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/controleRodada.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491466071198 ""} { "Info" "ISGN_ENTITY_NAME" "1 controleRodada " "Found entity 1: controleRodada" {  } { { "VHDL/controleRodada.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/controleRodada.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491466071198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491466071198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/hex7seg_en.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/hex7seg_en.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hex7seg_en-hex7seg_en " "Found design unit 1: hex7seg_en-hex7seg_en" {  } { { "VHDL/hex7seg_en.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/hex7seg_en.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491466071199 ""} { "Info" "ISGN_ENTITY_NAME" "1 hex7seg_en " "Found entity 1: hex7seg_en" {  } { { "VHDL/hex7seg_en.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/hex7seg_en.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491466071199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491466071199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/controlador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/controlador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controlador-controlador " "Found design unit 1: controlador-controlador" {  } { { "VHDL/controlador.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/controlador.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491466071200 ""} { "Info" "ISGN_ENTITY_NAME" "1 controlador " "Found entity 1: controlador" {  } { { "VHDL/controlador.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/controlador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491466071200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491466071200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/reg16bits_en.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/reg16bits_en.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg16bits_en-reg16bits_en " "Found design unit 1: reg16bits_en-reg16bits_en" {  } { { "VHDL/reg16bits_en.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/reg16bits_en.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491466071200 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg16bits_en " "Found entity 1: reg16bits_en" {  } { { "VHDL/reg16bits_en.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/reg16bits_en.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491466071200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491466071200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/compare.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/compare.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 compare-Behavioral " "Found design unit 1: compare-Behavioral" {  } { { "VHDL/compare.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/compare.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491466071201 ""} { "Info" "ISGN_ENTITY_NAME" "1 compare " "Found entity 1: compare" {  } { { "VHDL/compare.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/compare.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491466071201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491466071201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/IC_74163.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/IC_74163.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IC_74163-IC_74163_1 " "Found design unit 1: IC_74163-IC_74163_1" {  } { { "VHDL/IC_74163.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/IC_74163.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491466071202 ""} { "Info" "ISGN_ENTITY_NAME" "1 IC_74163 " "Found entity 1: IC_74163" {  } { { "VHDL/IC_74163.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/IC_74163.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491466071202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491466071202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/controle.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/controle.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controle-controle " "Found design unit 1: controle-controle" {  } { { "VHDL/controle.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/controle.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491466071203 ""} { "Info" "ISGN_ENTITY_NAME" "1 controle " "Found entity 1: controle" {  } { { "VHDL/controle.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/controle.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491466071203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491466071203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/Four_Digit_BCD_Counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/Four_Digit_BCD_Counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Four_Digit_BCD_Counter-Four_Digit_BCD_Counter_1 " "Found design unit 1: Four_Digit_BCD_Counter-Four_Digit_BCD_Counter_1" {  } { { "VHDL/Four_Digit_BCD_Counter.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/Four_Digit_BCD_Counter.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491466071204 ""} { "Info" "ISGN_ENTITY_NAME" "1 Four_Digit_BCD_Counter " "Found entity 1: Four_Digit_BCD_Counter" {  } { { "VHDL/Four_Digit_BCD_Counter.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/Four_Digit_BCD_Counter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491466071204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491466071204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/medidor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/medidor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 medidor-medidor " "Found design unit 1: medidor-medidor" {  } { { "VHDL/medidor.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/medidor.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491466071205 ""} { "Info" "ISGN_ENTITY_NAME" "1 medidor " "Found entity 1: medidor" {  } { { "VHDL/medidor.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/medidor.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491466071205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491466071205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/hierarquico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/hierarquico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hierarquico-hierarquica " "Found design unit 1: hierarquico-hierarquica" {  } { { "VHDL/hierarquico.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/hierarquico.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491466071206 ""} { "Info" "ISGN_ENTITY_NAME" "1 hierarquico " "Found entity 1: hierarquico" {  } { { "VHDL/hierarquico.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/hierarquico.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491466071206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491466071206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/BoxRodada.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/BoxRodada.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BoxRodada-arch " "Found design unit 1: BoxRodada-arch" {  } { { "VHDL/BoxRodada.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/BoxRodada.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491466071207 ""} { "Info" "ISGN_ENTITY_NAME" "1 BoxRodada " "Found entity 1: BoxRodada" {  } { { "VHDL/BoxRodada.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/BoxRodada.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491466071207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491466071207 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Atrasador " "Elaborating entity \"Atrasador\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1491466071301 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_resetaContadores Atrasador.vhd(69) " "Verilog HDL or VHDL warning at Atrasador.vhd(69): object \"s_resetaContadores\" assigned a value but never read" {  } { { "VHDL/Atrasador.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/Atrasador.vhd" 69 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1491466071307 "|Atrasador"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controleAtrasador controleAtrasador:C " "Elaborating entity \"controleAtrasador\" for hierarchy \"controleAtrasador:C\"" {  } { { "VHDL/Atrasador.vhd" "C" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/Atrasador.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491466071335 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Eatual controleAtrasador.vhd(24) " "VHDL Process Statement warning at controleAtrasador.vhd(24): signal \"Eatual\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL/controleAtrasador.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/controleAtrasador.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1491466071336 "|Atrasador|controleAtrasador:C"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Eatual controleAtrasador.vhd(30) " "VHDL Process Statement warning at controleAtrasador.vhd(30): signal \"Eatual\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL/controleAtrasador.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/controleAtrasador.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1491466071336 "|Atrasador|controleAtrasador:C"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Eatual controleAtrasador.vhd(41) " "VHDL Process Statement warning at controleAtrasador.vhd(41): signal \"Eatual\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL/controleAtrasador.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/controleAtrasador.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1491466071336 "|Atrasador|controleAtrasador:C"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Eatual controleAtrasador.vhd(48) " "VHDL Process Statement warning at controleAtrasador.vhd(48): signal \"Eatual\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL/controleAtrasador.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/controleAtrasador.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1491466071336 "|Atrasador|controleAtrasador:C"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Eatual controleAtrasador.vhd(55) " "VHDL Process Statement warning at controleAtrasador.vhd(55): signal \"Eatual\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL/controleAtrasador.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/controleAtrasador.vhd" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1491466071336 "|Atrasador|controleAtrasador:C"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Four_Digit_BCD_Counter Four_Digit_BCD_Counter:ContadordoAtraso " "Elaborating entity \"Four_Digit_BCD_Counter\" for hierarchy \"Four_Digit_BCD_Counter:ContadordoAtraso\"" {  } { { "VHDL/Atrasador.vhd" "ContadordoAtraso" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/Atrasador.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491466071382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IC_74163 Four_Digit_BCD_Counter:ContadordoAtraso\|IC_74163:IC_1 " "Elaborating entity \"IC_74163\" for hierarchy \"Four_Digit_BCD_Counter:ContadordoAtraso\|IC_74163:IC_1\"" {  } { { "VHDL/Four_Digit_BCD_Counter.vhd" "IC_1" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/Four_Digit_BCD_Counter.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491466071384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compare compare:C1 " "Elaborating entity \"compare\" for hierarchy \"compare:C1\"" {  } { { "VHDL/Atrasador.vhd" "C1" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/Atrasador.vhd" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491466071388 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_A compare.vhd(11) " "Verilog HDL or VHDL warning at compare.vhd(11): object \"s_A\" assigned a value but never read" {  } { { "VHDL/compare.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/compare.vhd" 11 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1491466071388 "|medidor|compare:geraRCO1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "S_B compare.vhd(11) " "Verilog HDL or VHDL warning at compare.vhd(11): object \"S_B\" assigned a value but never read" {  } { { "VHDL/compare.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/compare.vhd" 11 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1491466071388 "|medidor|compare:geraRCO1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bitToBCD bitToBCD:Converte " "Elaborating entity \"bitToBCD\" for hierarchy \"bitToBCD:Converte\"" {  } { { "VHDL/Atrasador.vhd" "Converte" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/Atrasador.vhd" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491466071390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparador comparador:ContadordeConversao " "Elaborating entity \"comparador\" for hierarchy \"comparador:ContadordeConversao\"" {  } { { "VHDL/Atrasador.vhd" "ContadordeConversao" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/Atrasador.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491466071392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR LFSR:PSEUDORANDOM " "Elaborating entity \"LFSR\" for hierarchy \"LFSR:PSEUDORANDOM\"" {  } { { "VHDL/Atrasador.vhd" "PSEUDORANDOM" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/Atrasador.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491466071401 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "conta LFSR.vhd(16) " "Verilog HDL or VHDL warning at LFSR.vhd(16): object \"conta\" assigned a value but never read" {  } { { "VHDL/LFSR.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/LFSR.vhd" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1491466071406 "|BoxRodada|Atrasador:D|LFSR:PSEUDORANDOM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seed LFSR.vhd(23) " "VHDL Process Statement warning at LFSR.vhd(23): signal \"seed\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL/LFSR.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/LFSR.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1491466071407 "|BoxRodada|Atrasador:D|LFSR:PSEUDORANDOM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg16bits_en reg16bits_en:Registrador " "Elaborating entity \"reg16bits_en\" for hierarchy \"reg16bits_en:Registrador\"" {  } { { "VHDL/Atrasador.vhd" "Registrador" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/Atrasador.vhd" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491466071412 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LFSR:PSEUDORANDOM\|count\[0\] LFSR:PSEUDORANDOM\|count\[0\]~_emulated LFSR:PSEUDORANDOM\|count\[0\]~1 " "Register \"LFSR:PSEUDORANDOM\|count\[0\]\" is converted into an equivalent circuit using register \"LFSR:PSEUDORANDOM\|count\[0\]~_emulated\" and latch \"LFSR:PSEUDORANDOM\|count\[0\]~1\"" {  } { { "VHDL/LFSR.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/LFSR.vhd" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1491466072741 "|Atrasador|LFSR:PSEUDORANDOM|count[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LFSR:PSEUDORANDOM\|count\[1\] LFSR:PSEUDORANDOM\|count\[1\]~_emulated LFSR:PSEUDORANDOM\|count\[1\]~5 " "Register \"LFSR:PSEUDORANDOM\|count\[1\]\" is converted into an equivalent circuit using register \"LFSR:PSEUDORANDOM\|count\[1\]~_emulated\" and latch \"LFSR:PSEUDORANDOM\|count\[1\]~5\"" {  } { { "VHDL/LFSR.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/LFSR.vhd" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1491466072741 "|Atrasador|LFSR:PSEUDORANDOM|count[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LFSR:PSEUDORANDOM\|count\[2\] LFSR:PSEUDORANDOM\|count\[2\]~_emulated LFSR:PSEUDORANDOM\|count\[2\]~9 " "Register \"LFSR:PSEUDORANDOM\|count\[2\]\" is converted into an equivalent circuit using register \"LFSR:PSEUDORANDOM\|count\[2\]~_emulated\" and latch \"LFSR:PSEUDORANDOM\|count\[2\]~9\"" {  } { { "VHDL/LFSR.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/LFSR.vhd" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1491466072741 "|Atrasador|LFSR:PSEUDORANDOM|count[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LFSR:PSEUDORANDOM\|count\[3\] LFSR:PSEUDORANDOM\|count\[3\]~_emulated LFSR:PSEUDORANDOM\|count\[3\]~13 " "Register \"LFSR:PSEUDORANDOM\|count\[3\]\" is converted into an equivalent circuit using register \"LFSR:PSEUDORANDOM\|count\[3\]~_emulated\" and latch \"LFSR:PSEUDORANDOM\|count\[3\]~13\"" {  } { { "VHDL/LFSR.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/LFSR.vhd" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1491466072741 "|Atrasador|LFSR:PSEUDORANDOM|count[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LFSR:PSEUDORANDOM\|count\[4\] LFSR:PSEUDORANDOM\|count\[4\]~_emulated LFSR:PSEUDORANDOM\|count\[4\]~17 " "Register \"LFSR:PSEUDORANDOM\|count\[4\]\" is converted into an equivalent circuit using register \"LFSR:PSEUDORANDOM\|count\[4\]~_emulated\" and latch \"LFSR:PSEUDORANDOM\|count\[4\]~17\"" {  } { { "VHDL/LFSR.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/LFSR.vhd" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1491466072741 "|Atrasador|LFSR:PSEUDORANDOM|count[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LFSR:PSEUDORANDOM\|count\[5\] LFSR:PSEUDORANDOM\|count\[5\]~_emulated LFSR:PSEUDORANDOM\|count\[5\]~21 " "Register \"LFSR:PSEUDORANDOM\|count\[5\]\" is converted into an equivalent circuit using register \"LFSR:PSEUDORANDOM\|count\[5\]~_emulated\" and latch \"LFSR:PSEUDORANDOM\|count\[5\]~21\"" {  } { { "VHDL/LFSR.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/LFSR.vhd" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1491466072741 "|Atrasador|LFSR:PSEUDORANDOM|count[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LFSR:PSEUDORANDOM\|count\[6\] LFSR:PSEUDORANDOM\|count\[6\]~_emulated LFSR:PSEUDORANDOM\|count\[6\]~25 " "Register \"LFSR:PSEUDORANDOM\|count\[6\]\" is converted into an equivalent circuit using register \"LFSR:PSEUDORANDOM\|count\[6\]~_emulated\" and latch \"LFSR:PSEUDORANDOM\|count\[6\]~25\"" {  } { { "VHDL/LFSR.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/LFSR.vhd" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1491466072741 "|Atrasador|LFSR:PSEUDORANDOM|count[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LFSR:PSEUDORANDOM\|count\[7\] LFSR:PSEUDORANDOM\|count\[7\]~_emulated LFSR:PSEUDORANDOM\|count\[7\]~29 " "Register \"LFSR:PSEUDORANDOM\|count\[7\]\" is converted into an equivalent circuit using register \"LFSR:PSEUDORANDOM\|count\[7\]~_emulated\" and latch \"LFSR:PSEUDORANDOM\|count\[7\]~29\"" {  } { { "VHDL/LFSR.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/LFSR.vhd" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1491466072741 "|Atrasador|LFSR:PSEUDORANDOM|count[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LFSR:PSEUDORANDOM\|count\[8\] LFSR:PSEUDORANDOM\|count\[8\]~_emulated LFSR:PSEUDORANDOM\|count\[8\]~33 " "Register \"LFSR:PSEUDORANDOM\|count\[8\]\" is converted into an equivalent circuit using register \"LFSR:PSEUDORANDOM\|count\[8\]~_emulated\" and latch \"LFSR:PSEUDORANDOM\|count\[8\]~33\"" {  } { { "VHDL/LFSR.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/LFSR.vhd" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1491466072741 "|Atrasador|LFSR:PSEUDORANDOM|count[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LFSR:PSEUDORANDOM\|count\[9\] LFSR:PSEUDORANDOM\|count\[9\]~_emulated LFSR:PSEUDORANDOM\|count\[9\]~37 " "Register \"LFSR:PSEUDORANDOM\|count\[9\]\" is converted into an equivalent circuit using register \"LFSR:PSEUDORANDOM\|count\[9\]~_emulated\" and latch \"LFSR:PSEUDORANDOM\|count\[9\]~37\"" {  } { { "VHDL/LFSR.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/LFSR.vhd" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1491466072741 "|Atrasador|LFSR:PSEUDORANDOM|count[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LFSR:PSEUDORANDOM\|count\[10\] LFSR:PSEUDORANDOM\|count\[10\]~_emulated LFSR:PSEUDORANDOM\|count\[10\]~41 " "Register \"LFSR:PSEUDORANDOM\|count\[10\]\" is converted into an equivalent circuit using register \"LFSR:PSEUDORANDOM\|count\[10\]~_emulated\" and latch \"LFSR:PSEUDORANDOM\|count\[10\]~41\"" {  } { { "VHDL/LFSR.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/LFSR.vhd" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1491466072741 "|Atrasador|LFSR:PSEUDORANDOM|count[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LFSR:PSEUDORANDOM\|count\[11\] LFSR:PSEUDORANDOM\|count\[11\]~_emulated LFSR:PSEUDORANDOM\|count\[11\]~45 " "Register \"LFSR:PSEUDORANDOM\|count\[11\]\" is converted into an equivalent circuit using register \"LFSR:PSEUDORANDOM\|count\[11\]~_emulated\" and latch \"LFSR:PSEUDORANDOM\|count\[11\]~45\"" {  } { { "VHDL/LFSR.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/LFSR.vhd" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1491466072741 "|Atrasador|LFSR:PSEUDORANDOM|count[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LFSR:PSEUDORANDOM\|count\[12\] LFSR:PSEUDORANDOM\|count\[12\]~_emulated LFSR:PSEUDORANDOM\|count\[12\]~49 " "Register \"LFSR:PSEUDORANDOM\|count\[12\]\" is converted into an equivalent circuit using register \"LFSR:PSEUDORANDOM\|count\[12\]~_emulated\" and latch \"LFSR:PSEUDORANDOM\|count\[12\]~49\"" {  } { { "VHDL/LFSR.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/LFSR.vhd" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1491466072741 "|Atrasador|LFSR:PSEUDORANDOM|count[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LFSR:PSEUDORANDOM\|count\[13\] LFSR:PSEUDORANDOM\|count\[13\]~_emulated LFSR:PSEUDORANDOM\|count\[13\]~53 " "Register \"LFSR:PSEUDORANDOM\|count\[13\]\" is converted into an equivalent circuit using register \"LFSR:PSEUDORANDOM\|count\[13\]~_emulated\" and latch \"LFSR:PSEUDORANDOM\|count\[13\]~53\"" {  } { { "VHDL/LFSR.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/LFSR.vhd" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1491466072741 "|Atrasador|LFSR:PSEUDORANDOM|count[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LFSR:PSEUDORANDOM\|count\[14\] LFSR:PSEUDORANDOM\|count\[14\]~_emulated LFSR:PSEUDORANDOM\|count\[14\]~57 " "Register \"LFSR:PSEUDORANDOM\|count\[14\]\" is converted into an equivalent circuit using register \"LFSR:PSEUDORANDOM\|count\[14\]~_emulated\" and latch \"LFSR:PSEUDORANDOM\|count\[14\]~57\"" {  } { { "VHDL/LFSR.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/LFSR.vhd" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1491466072741 "|Atrasador|LFSR:PSEUDORANDOM|count[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LFSR:PSEUDORANDOM\|count\[15\] LFSR:PSEUDORANDOM\|count\[15\]~_emulated LFSR:PSEUDORANDOM\|count\[15\]~61 " "Register \"LFSR:PSEUDORANDOM\|count\[15\]\" is converted into an equivalent circuit using register \"LFSR:PSEUDORANDOM\|count\[15\]~_emulated\" and latch \"LFSR:PSEUDORANDOM\|count\[15\]~61\"" {  } { { "VHDL/LFSR.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/LFSR.vhd" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1491466072741 "|Atrasador|LFSR:PSEUDORANDOM|count[15]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1491466072741 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "estado\[3\] GND " "Pin \"estado\[3\]\" is stuck at GND" {  } { { "VHDL/Atrasador.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/Atrasador.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1491466072915 "|Atrasador|estado[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1491466072915 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1491466073078 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1491466073672 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491466073672 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "341 " "Implemented 341 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1491466073860 ""} { "Info" "ICUT_CUT_TM_OPINS" "69 " "Implemented 69 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1491466073860 ""} { "Info" "ICUT_CUT_TM_LCELLS" "269 " "Implemented 269 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1491466073860 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1491466073860 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 30 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 30 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1256 " "Peak virtual memory: 1256 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1491466073875 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr  6 05:07:53 2017 " "Processing ended: Thu Apr  6 05:07:53 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1491466073875 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1491466073875 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1491466073875 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1491466073875 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1491466085017 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1491466085021 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr  6 05:08:04 2017 " "Processing started: Thu Apr  6 05:08:04 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1491466085021 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1491466085021 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off CircuitoBase -c CircuitoBase " "Command: quartus_fit --read_settings_files=off --write_settings_files=off CircuitoBase -c CircuitoBase" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1491466085022 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1491466085232 ""}
{ "Info" "0" "" "Project  = CircuitoBase" {  } {  } 0 0 "Project  = CircuitoBase" 0 0 "Fitter" 0 0 1491466085239 ""}
{ "Info" "0" "" "Revision = CircuitoBase" {  } {  } 0 0 "Revision = CircuitoBase" 0 0 "Fitter" 0 0 1491466085239 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1491466085796 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "CircuitoBase 5CGXFC7C7F23C8 " "Selected device 5CGXFC7C7F23C8 for design \"CircuitoBase\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1491466085809 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1491466086014 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1491466086014 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1491466087032 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1491466087067 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1491466087192 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "72 72 " "No exact pin location assignment(s) for 72 pins of 72 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1491466087718 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1491466101187 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clock~inputCLKENA0 172 global CLKCTRL_G10 " "clock~inputCLKENA0 with 172 fanout uses global clock CLKCTRL_G10" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1491466101705 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1491466101705 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1491466101707 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1491466101722 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1491466101723 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1491466101725 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1491466101728 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1491466101729 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1491466101731 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "16 " "TimeQuest Timing Analyzer is analyzing 16 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1491466103378 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CircuitoBase.sdc " "Synopsys Design Constraints File file not found: 'CircuitoBase.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1491466103380 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1491466103381 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1491466103388 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1491466103389 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1491466103390 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1491466103437 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1491466103438 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1491466103438 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:16 " "Fitter preparation operations ending: elapsed time is 00:00:16" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1491466103565 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1491466115880 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1491466116465 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:05 " "Fitter placement preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1491466121006 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1491466125279 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1491466129239 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:08 " "Fitter placement operations ending: elapsed time is 00:00:08" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1491466129241 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1491466133136 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X0_Y0 X10_Y10 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X0_Y0 to location X10_Y10" {  } { { "loc" "" { Generic "/home/danzambuja/Quartus/Projetos/CircuitoBase/" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X0_Y0 to location X10_Y10"} { { 12 { 0 ""} 0 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1491466155329 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1491466155329 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1491466164433 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1491466164433 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:13 " "Fitter routing operations ending: elapsed time is 00:00:13" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1491466164440 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.66 " "Total time spent on timing analysis during the Fitter is 1.66 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1491466166426 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1491466166633 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1491466168807 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1491466168987 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1491466171894 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:16 " "Fitter post-fit operations ending: elapsed time is 00:00:16" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1491466182671 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2304 " "Peak virtual memory: 2304 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1491466184311 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr  6 05:09:44 2017 " "Processing ended: Thu Apr  6 05:09:44 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1491466184311 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:40 " "Elapsed time: 00:01:40" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1491466184311 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:50 " "Total CPU time (on all processors): 00:01:50" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1491466184311 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1491466184311 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1491466196579 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1491466196592 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr  6 05:09:56 2017 " "Processing started: Thu Apr  6 05:09:56 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1491466196592 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1491466196592 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off CircuitoBase -c CircuitoBase " "Command: quartus_asm --read_settings_files=off --write_settings_files=off CircuitoBase -c CircuitoBase" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1491466196592 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1491466212774 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1143 " "Peak virtual memory: 1143 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1491466216290 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr  6 05:10:16 2017 " "Processing ended: Thu Apr  6 05:10:16 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1491466216290 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1491466216290 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1491466216290 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1491466216290 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1491466216821 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1491466227540 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1491466227543 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr  6 05:10:27 2017 " "Processing started: Thu Apr  6 05:10:27 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1491466227543 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491466227543 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta CircuitoBase -c CircuitoBase " "Command: quartus_sta CircuitoBase -c CircuitoBase" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491466227543 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1491466227821 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491466228832 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491466229036 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491466229037 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "16 " "TimeQuest Timing Analyzer is analyzing 16 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "TimeQuest Timing Analyzer" 0 -1 1491466230963 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CircuitoBase.sdc " "Synopsys Design Constraints File file not found: 'CircuitoBase.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1491466231015 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491466231017 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock clock " "create_clock -period 1.000 -name clock clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1491466231024 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name reset reset " "create_clock -period 1.000 -name reset reset" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1491466231024 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491466231024 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491466231028 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491466231029 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1491466231034 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1491466231049 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1491466231086 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491466231086 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.487 " "Worst-case setup slack is -3.487" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491466231088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491466231088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.487             -44.390 reset  " "   -3.487             -44.390 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491466231088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.370            -421.123 clock  " "   -3.370            -421.123 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491466231088 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491466231088 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.370 " "Worst-case hold slack is 0.370" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491466231094 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491466231094 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.370               0.000 clock  " "    0.370               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491466231094 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.090               0.000 reset  " "    1.090               0.000 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491466231094 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491466231094 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.914 " "Worst-case recovery slack is -1.914" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491466231099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491466231099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.914            -162.592 clock  " "   -1.914            -162.592 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491466231099 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491466231099 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.964 " "Worst-case removal slack is 0.964" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491466231103 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491466231103 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.964               0.000 clock  " "    0.964               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491466231103 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491466231103 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.724 " "Worst-case minimum pulse width slack is -0.724" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491466231104 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491466231104 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724            -209.168 clock  " "   -0.724            -209.168 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491466231104 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.177               0.000 reset  " "    0.177               0.000 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491466231104 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491466231104 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1491466231140 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491466231267 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491466236661 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491466236922 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1491466236936 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491466236936 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.603 " "Worst-case setup slack is -3.603" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491466236936 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491466236936 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.603             -45.896 reset  " "   -3.603             -45.896 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491466236936 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.233            -408.296 clock  " "   -3.233            -408.296 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491466236936 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491466236936 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.317 " "Worst-case hold slack is 0.317" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491466236943 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491466236943 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.317               0.000 clock  " "    0.317               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491466236943 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.104               0.000 reset  " "    1.104               0.000 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491466236943 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491466236943 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.728 " "Worst-case recovery slack is -1.728" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491466236945 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491466236945 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.728            -145.852 clock  " "   -1.728            -145.852 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491466236945 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491466236945 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.615 " "Worst-case removal slack is 0.615" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491466236946 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491466236946 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.615               0.000 clock  " "    0.615               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491466236946 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491466236946 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.724 " "Worst-case minimum pulse width slack is -0.724" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491466236947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491466236947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724            -212.466 clock  " "   -0.724            -212.466 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491466236947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.200               0.000 reset  " "    0.200               0.000 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491466236947 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491466236947 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1491466236986 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491466237357 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491466240524 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491466240701 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1491466240704 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491466240704 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.461 " "Worst-case setup slack is -1.461" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491466240705 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491466240705 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.461            -172.933 clock  " "   -1.461            -172.933 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491466240705 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.824              -6.610 reset  " "   -0.824              -6.610 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491466240705 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491466240705 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.172 " "Worst-case hold slack is 0.172" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491466240707 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491466240707 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.172               0.000 clock  " "    0.172               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491466240707 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.300               0.000 reset  " "    0.300               0.000 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491466240707 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491466240707 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.258 " "Worst-case recovery slack is -1.258" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491466240709 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491466240709 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.258            -105.088 clock  " "   -1.258            -105.088 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491466240709 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491466240709 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.332 " "Worst-case removal slack is 0.332" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491466240710 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491466240710 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.332               0.000 clock  " "    0.332               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491466240710 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491466240710 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.089 " "Worst-case minimum pulse width slack is -0.089" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491466240711 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491466240711 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.089             -15.566 clock  " "   -0.089             -15.566 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491466240711 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.050              -0.442 reset  " "   -0.050              -0.442 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491466240711 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491466240711 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1491466240747 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491466241056 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1491466241063 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491466241063 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.248 " "Worst-case setup slack is -1.248" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491466241065 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491466241065 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.248            -145.052 clock  " "   -1.248            -145.052 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491466241065 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.716              -5.628 reset  " "   -0.716              -5.628 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491466241065 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491466241065 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.100 " "Worst-case hold slack is 0.100" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491466241073 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491466241073 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.100               0.000 clock  " "    0.100               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491466241073 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.289               0.000 reset  " "    0.289               0.000 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491466241073 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491466241073 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.048 " "Worst-case recovery slack is -1.048" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491466241078 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491466241078 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.048             -87.641 clock  " "   -1.048             -87.641 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491466241078 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491466241078 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.195 " "Worst-case removal slack is 0.195" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491466241082 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491466241082 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.195               0.000 clock  " "    0.195               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491466241082 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491466241082 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.088 " "Worst-case minimum pulse width slack is -0.088" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491466241083 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491466241083 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.088             -15.626 clock  " "   -0.088             -15.626 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491466241083 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.037              -0.271 reset  " "   -0.037              -0.271 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491466241083 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491466241083 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491466245693 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491466245695 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1419 " "Peak virtual memory: 1419 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1491466245762 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr  6 05:10:45 2017 " "Processing ended: Thu Apr  6 05:10:45 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1491466245762 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1491466245762 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1491466245762 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491466245762 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491466258265 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1491466258271 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr  6 05:10:58 2017 " "Processing started: Thu Apr  6 05:10:58 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1491466258271 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1491466258271 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off CircuitoBase -c CircuitoBase " "Command: quartus_eda --read_settings_files=off --write_settings_files=off CircuitoBase -c CircuitoBase" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1491466258271 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation files although EDA timing simulation option is chosen." {  } {  } 0 10905 "Generated the EDA functional simulation files although EDA timing simulation option is chosen." 0 0 "EDA Netlist Writer" 0 -1 1491466260843 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "CircuitoBase.vho /home/danzambuja/Quartus/Projetos/CircuitoBase/simulation/modelsim/ simulation " "Generated file CircuitoBase.vho in folder \"/home/danzambuja/Quartus/Projetos/CircuitoBase/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1491466261462 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1343 " "Peak virtual memory: 1343 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1491466261719 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr  6 05:11:01 2017 " "Processing ended: Thu Apr  6 05:11:01 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1491466261719 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1491466261719 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1491466261719 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1491466261719 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 44 s " "Quartus Prime Full Compilation was successful. 0 errors, 44 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1491466262112 ""}
