<profile>

<section name = "Vitis HLS Report for 'mergeBuffer_Pipeline_11'" level="0">
<item name = "Date">Sun Nov 13 20:46:25 2022
</item>
<item name = "Version">2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)</item>
<item name = "Project">serialization.prj</item>
<item name = "Solution">solution1 (Vitis Kernel Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">6.30 ns, 6.296 ns, 0 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">4, ?, 25.200 ns, ?, 4, ?, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">2, ?, 2, 1, 1, 1 ~ ?, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 104, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, 0, 42, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 54, -</column>
<column name="Register">-, -, 201, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="mux_83_8_1_1_U234">mux_83_8_1_1, 0, 0, 0, 42, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="empty_31_fu_217_p2">+, 0, 0, 71, 64, 1</column>
<column name="ap_block_pp0_stage0_01001">and, 0, 0, 2, 1, 1</column>
<column name="exitcond34_fu_223_p2">icmp, 0, 0, 29, 64, 64</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_loop_index3_load">9, 2, 64, 128</column>
<column name="dst_TDATA_blk_n">9, 2, 1, 2</column>
<column name="loop_index3_fu_58">9, 2, 64, 128</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="empty_31_reg_311">64, 0, 64, 0</column>
<column name="empty_reg_266">3, 0, 3, 0</column>
<column name="exitcond34_reg_316">1, 0, 1, 0</column>
<column name="loop_index3_fu_58">64, 0, 64, 0</column>
<column name="sext_ln136_cast_reg_261">64, 0, 64, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, mergeBuffer_Pipeline_11, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, mergeBuffer_Pipeline_11, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, mergeBuffer_Pipeline_11, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, mergeBuffer_Pipeline_11, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, mergeBuffer_Pipeline_11, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, mergeBuffer_Pipeline_11, return value</column>
<column name="dst_TREADY">in, 1, axis, dst, pointer</column>
<column name="dst_TDATA">out, 8, axis, dst, pointer</column>
<column name="dst_TVALID">out, 1, axis, dst, pointer</column>
<column name="buf5_0_address0">out, 10, ap_memory, buf5_0, array</column>
<column name="buf5_0_ce0">out, 1, ap_memory, buf5_0, array</column>
<column name="buf5_0_q0">in, 8, ap_memory, buf5_0, array</column>
<column name="buf5_1_address0">out, 10, ap_memory, buf5_1, array</column>
<column name="buf5_1_ce0">out, 1, ap_memory, buf5_1, array</column>
<column name="buf5_1_q0">in, 8, ap_memory, buf5_1, array</column>
<column name="buf5_2_address0">out, 10, ap_memory, buf5_2, array</column>
<column name="buf5_2_ce0">out, 1, ap_memory, buf5_2, array</column>
<column name="buf5_2_q0">in, 8, ap_memory, buf5_2, array</column>
<column name="buf5_3_address0">out, 10, ap_memory, buf5_3, array</column>
<column name="buf5_3_ce0">out, 1, ap_memory, buf5_3, array</column>
<column name="buf5_3_q0">in, 8, ap_memory, buf5_3, array</column>
<column name="buf5_4_address0">out, 10, ap_memory, buf5_4, array</column>
<column name="buf5_4_ce0">out, 1, ap_memory, buf5_4, array</column>
<column name="buf5_4_q0">in, 8, ap_memory, buf5_4, array</column>
<column name="buf5_5_address0">out, 10, ap_memory, buf5_5, array</column>
<column name="buf5_5_ce0">out, 1, ap_memory, buf5_5, array</column>
<column name="buf5_5_q0">in, 8, ap_memory, buf5_5, array</column>
<column name="buf5_6_address0">out, 10, ap_memory, buf5_6, array</column>
<column name="buf5_6_ce0">out, 1, ap_memory, buf5_6, array</column>
<column name="buf5_6_q0">in, 8, ap_memory, buf5_6, array</column>
<column name="buf5_7_address0">out, 10, ap_memory, buf5_7, array</column>
<column name="buf5_7_ce0">out, 1, ap_memory, buf5_7, array</column>
<column name="buf5_7_q0">in, 8, ap_memory, buf5_7, array</column>
<column name="sext_ln136">in, 16, ap_none, sext_ln136, scalar</column>
</table>
</item>
</section>
</profile>
