
oled_adc.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005ed8  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000e08  08006068  08006068  00016068  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006e70  08006e70  0002007c  2**0
                  CONTENTS
  4 .ARM          00000008  08006e70  08006e70  00016e70  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006e78  08006e78  0002007c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006e78  08006e78  00016e78  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006e7c  08006e7c  00016e7c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000007c  20000000  08006e80  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000580  2000007c  08006efc  0002007c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200005fc  08006efc  000205fc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002007c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00014d7b  00000000  00000000  000200ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000027bd  00000000  00000000  00034e27  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001070  00000000  00000000  000375e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000f48  00000000  00000000  00038658  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002883f  00000000  00000000  000395a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001241a  00000000  00000000  00061ddf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000fe02d  00000000  00000000  000741f9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  00172226  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004940  00000000  00000000  0017227c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000007c 	.word	0x2000007c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08006050 	.word	0x08006050

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000080 	.word	0x20000080
 80001cc:	08006050 	.word	0x08006050

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b96e 	b.w	8000574 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	4604      	mov	r4, r0
 80002b8:	468c      	mov	ip, r1
 80002ba:	2b00      	cmp	r3, #0
 80002bc:	f040 8083 	bne.w	80003c6 <__udivmoddi4+0x116>
 80002c0:	428a      	cmp	r2, r1
 80002c2:	4617      	mov	r7, r2
 80002c4:	d947      	bls.n	8000356 <__udivmoddi4+0xa6>
 80002c6:	fab2 f282 	clz	r2, r2
 80002ca:	b142      	cbz	r2, 80002de <__udivmoddi4+0x2e>
 80002cc:	f1c2 0020 	rsb	r0, r2, #32
 80002d0:	fa24 f000 	lsr.w	r0, r4, r0
 80002d4:	4091      	lsls	r1, r2
 80002d6:	4097      	lsls	r7, r2
 80002d8:	ea40 0c01 	orr.w	ip, r0, r1
 80002dc:	4094      	lsls	r4, r2
 80002de:	ea4f 4817 	mov.w	r8, r7, lsr #16
 80002e2:	0c23      	lsrs	r3, r4, #16
 80002e4:	fbbc f6f8 	udiv	r6, ip, r8
 80002e8:	fa1f fe87 	uxth.w	lr, r7
 80002ec:	fb08 c116 	mls	r1, r8, r6, ip
 80002f0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002f4:	fb06 f10e 	mul.w	r1, r6, lr
 80002f8:	4299      	cmp	r1, r3
 80002fa:	d909      	bls.n	8000310 <__udivmoddi4+0x60>
 80002fc:	18fb      	adds	r3, r7, r3
 80002fe:	f106 30ff 	add.w	r0, r6, #4294967295
 8000302:	f080 8119 	bcs.w	8000538 <__udivmoddi4+0x288>
 8000306:	4299      	cmp	r1, r3
 8000308:	f240 8116 	bls.w	8000538 <__udivmoddi4+0x288>
 800030c:	3e02      	subs	r6, #2
 800030e:	443b      	add	r3, r7
 8000310:	1a5b      	subs	r3, r3, r1
 8000312:	b2a4      	uxth	r4, r4
 8000314:	fbb3 f0f8 	udiv	r0, r3, r8
 8000318:	fb08 3310 	mls	r3, r8, r0, r3
 800031c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000320:	fb00 fe0e 	mul.w	lr, r0, lr
 8000324:	45a6      	cmp	lr, r4
 8000326:	d909      	bls.n	800033c <__udivmoddi4+0x8c>
 8000328:	193c      	adds	r4, r7, r4
 800032a:	f100 33ff 	add.w	r3, r0, #4294967295
 800032e:	f080 8105 	bcs.w	800053c <__udivmoddi4+0x28c>
 8000332:	45a6      	cmp	lr, r4
 8000334:	f240 8102 	bls.w	800053c <__udivmoddi4+0x28c>
 8000338:	3802      	subs	r0, #2
 800033a:	443c      	add	r4, r7
 800033c:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000340:	eba4 040e 	sub.w	r4, r4, lr
 8000344:	2600      	movs	r6, #0
 8000346:	b11d      	cbz	r5, 8000350 <__udivmoddi4+0xa0>
 8000348:	40d4      	lsrs	r4, r2
 800034a:	2300      	movs	r3, #0
 800034c:	e9c5 4300 	strd	r4, r3, [r5]
 8000350:	4631      	mov	r1, r6
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	b902      	cbnz	r2, 800035a <__udivmoddi4+0xaa>
 8000358:	deff      	udf	#255	; 0xff
 800035a:	fab2 f282 	clz	r2, r2
 800035e:	2a00      	cmp	r2, #0
 8000360:	d150      	bne.n	8000404 <__udivmoddi4+0x154>
 8000362:	1bcb      	subs	r3, r1, r7
 8000364:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000368:	fa1f f887 	uxth.w	r8, r7
 800036c:	2601      	movs	r6, #1
 800036e:	fbb3 fcfe 	udiv	ip, r3, lr
 8000372:	0c21      	lsrs	r1, r4, #16
 8000374:	fb0e 331c 	mls	r3, lr, ip, r3
 8000378:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800037c:	fb08 f30c 	mul.w	r3, r8, ip
 8000380:	428b      	cmp	r3, r1
 8000382:	d907      	bls.n	8000394 <__udivmoddi4+0xe4>
 8000384:	1879      	adds	r1, r7, r1
 8000386:	f10c 30ff 	add.w	r0, ip, #4294967295
 800038a:	d202      	bcs.n	8000392 <__udivmoddi4+0xe2>
 800038c:	428b      	cmp	r3, r1
 800038e:	f200 80e9 	bhi.w	8000564 <__udivmoddi4+0x2b4>
 8000392:	4684      	mov	ip, r0
 8000394:	1ac9      	subs	r1, r1, r3
 8000396:	b2a3      	uxth	r3, r4
 8000398:	fbb1 f0fe 	udiv	r0, r1, lr
 800039c:	fb0e 1110 	mls	r1, lr, r0, r1
 80003a0:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 80003a4:	fb08 f800 	mul.w	r8, r8, r0
 80003a8:	45a0      	cmp	r8, r4
 80003aa:	d907      	bls.n	80003bc <__udivmoddi4+0x10c>
 80003ac:	193c      	adds	r4, r7, r4
 80003ae:	f100 33ff 	add.w	r3, r0, #4294967295
 80003b2:	d202      	bcs.n	80003ba <__udivmoddi4+0x10a>
 80003b4:	45a0      	cmp	r8, r4
 80003b6:	f200 80d9 	bhi.w	800056c <__udivmoddi4+0x2bc>
 80003ba:	4618      	mov	r0, r3
 80003bc:	eba4 0408 	sub.w	r4, r4, r8
 80003c0:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80003c4:	e7bf      	b.n	8000346 <__udivmoddi4+0x96>
 80003c6:	428b      	cmp	r3, r1
 80003c8:	d909      	bls.n	80003de <__udivmoddi4+0x12e>
 80003ca:	2d00      	cmp	r5, #0
 80003cc:	f000 80b1 	beq.w	8000532 <__udivmoddi4+0x282>
 80003d0:	2600      	movs	r6, #0
 80003d2:	e9c5 0100 	strd	r0, r1, [r5]
 80003d6:	4630      	mov	r0, r6
 80003d8:	4631      	mov	r1, r6
 80003da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003de:	fab3 f683 	clz	r6, r3
 80003e2:	2e00      	cmp	r6, #0
 80003e4:	d14a      	bne.n	800047c <__udivmoddi4+0x1cc>
 80003e6:	428b      	cmp	r3, r1
 80003e8:	d302      	bcc.n	80003f0 <__udivmoddi4+0x140>
 80003ea:	4282      	cmp	r2, r0
 80003ec:	f200 80b8 	bhi.w	8000560 <__udivmoddi4+0x2b0>
 80003f0:	1a84      	subs	r4, r0, r2
 80003f2:	eb61 0103 	sbc.w	r1, r1, r3
 80003f6:	2001      	movs	r0, #1
 80003f8:	468c      	mov	ip, r1
 80003fa:	2d00      	cmp	r5, #0
 80003fc:	d0a8      	beq.n	8000350 <__udivmoddi4+0xa0>
 80003fe:	e9c5 4c00 	strd	r4, ip, [r5]
 8000402:	e7a5      	b.n	8000350 <__udivmoddi4+0xa0>
 8000404:	f1c2 0320 	rsb	r3, r2, #32
 8000408:	fa20 f603 	lsr.w	r6, r0, r3
 800040c:	4097      	lsls	r7, r2
 800040e:	fa01 f002 	lsl.w	r0, r1, r2
 8000412:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000416:	40d9      	lsrs	r1, r3
 8000418:	4330      	orrs	r0, r6
 800041a:	0c03      	lsrs	r3, r0, #16
 800041c:	fbb1 f6fe 	udiv	r6, r1, lr
 8000420:	fa1f f887 	uxth.w	r8, r7
 8000424:	fb0e 1116 	mls	r1, lr, r6, r1
 8000428:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800042c:	fb06 f108 	mul.w	r1, r6, r8
 8000430:	4299      	cmp	r1, r3
 8000432:	fa04 f402 	lsl.w	r4, r4, r2
 8000436:	d909      	bls.n	800044c <__udivmoddi4+0x19c>
 8000438:	18fb      	adds	r3, r7, r3
 800043a:	f106 3cff 	add.w	ip, r6, #4294967295
 800043e:	f080 808d 	bcs.w	800055c <__udivmoddi4+0x2ac>
 8000442:	4299      	cmp	r1, r3
 8000444:	f240 808a 	bls.w	800055c <__udivmoddi4+0x2ac>
 8000448:	3e02      	subs	r6, #2
 800044a:	443b      	add	r3, r7
 800044c:	1a5b      	subs	r3, r3, r1
 800044e:	b281      	uxth	r1, r0
 8000450:	fbb3 f0fe 	udiv	r0, r3, lr
 8000454:	fb0e 3310 	mls	r3, lr, r0, r3
 8000458:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800045c:	fb00 f308 	mul.w	r3, r0, r8
 8000460:	428b      	cmp	r3, r1
 8000462:	d907      	bls.n	8000474 <__udivmoddi4+0x1c4>
 8000464:	1879      	adds	r1, r7, r1
 8000466:	f100 3cff 	add.w	ip, r0, #4294967295
 800046a:	d273      	bcs.n	8000554 <__udivmoddi4+0x2a4>
 800046c:	428b      	cmp	r3, r1
 800046e:	d971      	bls.n	8000554 <__udivmoddi4+0x2a4>
 8000470:	3802      	subs	r0, #2
 8000472:	4439      	add	r1, r7
 8000474:	1acb      	subs	r3, r1, r3
 8000476:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 800047a:	e778      	b.n	800036e <__udivmoddi4+0xbe>
 800047c:	f1c6 0c20 	rsb	ip, r6, #32
 8000480:	fa03 f406 	lsl.w	r4, r3, r6
 8000484:	fa22 f30c 	lsr.w	r3, r2, ip
 8000488:	431c      	orrs	r4, r3
 800048a:	fa20 f70c 	lsr.w	r7, r0, ip
 800048e:	fa01 f306 	lsl.w	r3, r1, r6
 8000492:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000496:	fa21 f10c 	lsr.w	r1, r1, ip
 800049a:	431f      	orrs	r7, r3
 800049c:	0c3b      	lsrs	r3, r7, #16
 800049e:	fbb1 f9fe 	udiv	r9, r1, lr
 80004a2:	fa1f f884 	uxth.w	r8, r4
 80004a6:	fb0e 1119 	mls	r1, lr, r9, r1
 80004aa:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 80004ae:	fb09 fa08 	mul.w	sl, r9, r8
 80004b2:	458a      	cmp	sl, r1
 80004b4:	fa02 f206 	lsl.w	r2, r2, r6
 80004b8:	fa00 f306 	lsl.w	r3, r0, r6
 80004bc:	d908      	bls.n	80004d0 <__udivmoddi4+0x220>
 80004be:	1861      	adds	r1, r4, r1
 80004c0:	f109 30ff 	add.w	r0, r9, #4294967295
 80004c4:	d248      	bcs.n	8000558 <__udivmoddi4+0x2a8>
 80004c6:	458a      	cmp	sl, r1
 80004c8:	d946      	bls.n	8000558 <__udivmoddi4+0x2a8>
 80004ca:	f1a9 0902 	sub.w	r9, r9, #2
 80004ce:	4421      	add	r1, r4
 80004d0:	eba1 010a 	sub.w	r1, r1, sl
 80004d4:	b2bf      	uxth	r7, r7
 80004d6:	fbb1 f0fe 	udiv	r0, r1, lr
 80004da:	fb0e 1110 	mls	r1, lr, r0, r1
 80004de:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 80004e2:	fb00 f808 	mul.w	r8, r0, r8
 80004e6:	45b8      	cmp	r8, r7
 80004e8:	d907      	bls.n	80004fa <__udivmoddi4+0x24a>
 80004ea:	19e7      	adds	r7, r4, r7
 80004ec:	f100 31ff 	add.w	r1, r0, #4294967295
 80004f0:	d22e      	bcs.n	8000550 <__udivmoddi4+0x2a0>
 80004f2:	45b8      	cmp	r8, r7
 80004f4:	d92c      	bls.n	8000550 <__udivmoddi4+0x2a0>
 80004f6:	3802      	subs	r0, #2
 80004f8:	4427      	add	r7, r4
 80004fa:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80004fe:	eba7 0708 	sub.w	r7, r7, r8
 8000502:	fba0 8902 	umull	r8, r9, r0, r2
 8000506:	454f      	cmp	r7, r9
 8000508:	46c6      	mov	lr, r8
 800050a:	4649      	mov	r1, r9
 800050c:	d31a      	bcc.n	8000544 <__udivmoddi4+0x294>
 800050e:	d017      	beq.n	8000540 <__udivmoddi4+0x290>
 8000510:	b15d      	cbz	r5, 800052a <__udivmoddi4+0x27a>
 8000512:	ebb3 020e 	subs.w	r2, r3, lr
 8000516:	eb67 0701 	sbc.w	r7, r7, r1
 800051a:	fa07 fc0c 	lsl.w	ip, r7, ip
 800051e:	40f2      	lsrs	r2, r6
 8000520:	ea4c 0202 	orr.w	r2, ip, r2
 8000524:	40f7      	lsrs	r7, r6
 8000526:	e9c5 2700 	strd	r2, r7, [r5]
 800052a:	2600      	movs	r6, #0
 800052c:	4631      	mov	r1, r6
 800052e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000532:	462e      	mov	r6, r5
 8000534:	4628      	mov	r0, r5
 8000536:	e70b      	b.n	8000350 <__udivmoddi4+0xa0>
 8000538:	4606      	mov	r6, r0
 800053a:	e6e9      	b.n	8000310 <__udivmoddi4+0x60>
 800053c:	4618      	mov	r0, r3
 800053e:	e6fd      	b.n	800033c <__udivmoddi4+0x8c>
 8000540:	4543      	cmp	r3, r8
 8000542:	d2e5      	bcs.n	8000510 <__udivmoddi4+0x260>
 8000544:	ebb8 0e02 	subs.w	lr, r8, r2
 8000548:	eb69 0104 	sbc.w	r1, r9, r4
 800054c:	3801      	subs	r0, #1
 800054e:	e7df      	b.n	8000510 <__udivmoddi4+0x260>
 8000550:	4608      	mov	r0, r1
 8000552:	e7d2      	b.n	80004fa <__udivmoddi4+0x24a>
 8000554:	4660      	mov	r0, ip
 8000556:	e78d      	b.n	8000474 <__udivmoddi4+0x1c4>
 8000558:	4681      	mov	r9, r0
 800055a:	e7b9      	b.n	80004d0 <__udivmoddi4+0x220>
 800055c:	4666      	mov	r6, ip
 800055e:	e775      	b.n	800044c <__udivmoddi4+0x19c>
 8000560:	4630      	mov	r0, r6
 8000562:	e74a      	b.n	80003fa <__udivmoddi4+0x14a>
 8000564:	f1ac 0c02 	sub.w	ip, ip, #2
 8000568:	4439      	add	r1, r7
 800056a:	e713      	b.n	8000394 <__udivmoddi4+0xe4>
 800056c:	3802      	subs	r0, #2
 800056e:	443c      	add	r4, r7
 8000570:	e724      	b.n	80003bc <__udivmoddi4+0x10c>
 8000572:	bf00      	nop

08000574 <__aeabi_idiv0>:
 8000574:	4770      	bx	lr
 8000576:	bf00      	nop

08000578 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000578:	b580      	push	{r7, lr}
 800057a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800057c:	f000 ff64 	bl	8001448 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000580:	f000 f930 	bl	80007e4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000584:	f000 faa0 	bl	8000ac8 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000588:	f000 fa6e 	bl	8000a68 <MX_USART2_UART_Init>
  MX_ADC1_Init();
 800058c:	f000 f9b4 	bl	80008f8 <MX_ADC1_Init>
  MX_I2C1_Init();
 8000590:	f000 fa2a 	bl	80009e8 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
  SSD1306_Init (); // initialize the diaply
 8000594:	f000 fb08 	bl	8000ba8 <SSD1306_Init>
  SSD1306_GotoXY (8,0); // goto 10, 10
 8000598:	2100      	movs	r1, #0
 800059a:	2008      	movs	r0, #8
 800059c:	f000 fc6e 	bl	8000e7c <SSD1306_GotoXY>
  SSD1306_Puts ("Voltmeter", &Font_11x18, 1); // print Voltmeter_Back to Intel Nuc
 80005a0:	2201      	movs	r2, #1
 80005a2:	4981      	ldr	r1, [pc, #516]	; (80007a8 <main+0x230>)
 80005a4:	4881      	ldr	r0, [pc, #516]	; (80007ac <main+0x234>)
 80005a6:	f000 fcff 	bl	8000fa8 <SSD1306_Puts>
  SSD1306_UpdateScreen(); // update screen
 80005aa:	f000 fbc1 	bl	8000d30 <SSD1306_UpdateScreen>
  //HAL_Delay(3000);
  SSD1306_GotoXY (0,20);
 80005ae:	2114      	movs	r1, #20
 80005b0:	2000      	movs	r0, #0
 80005b2:	f000 fc63 	bl	8000e7c <SSD1306_GotoXY>
  SSD1306_Puts ("Digit:  ", &Font_11x18, 1);
 80005b6:	2201      	movs	r2, #1
 80005b8:	497b      	ldr	r1, [pc, #492]	; (80007a8 <main+0x230>)
 80005ba:	487d      	ldr	r0, [pc, #500]	; (80007b0 <main+0x238>)
 80005bc:	f000 fcf4 	bl	8000fa8 <SSD1306_Puts>
  SSD1306_GotoXY (0,42);
 80005c0:	212a      	movs	r1, #42	; 0x2a
 80005c2:	2000      	movs	r0, #0
 80005c4:	f000 fc5a 	bl	8000e7c <SSD1306_GotoXY>
  SSD1306_Puts ("Volts:  ", &Font_11x18, 1);
 80005c8:	2201      	movs	r2, #1
 80005ca:	4977      	ldr	r1, [pc, #476]	; (80007a8 <main+0x230>)
 80005cc:	4879      	ldr	r0, [pc, #484]	; (80007b4 <main+0x23c>)
 80005ce:	f000 fceb 	bl	8000fa8 <SSD1306_Puts>
  SSD1306_UpdateScreen(); // update screen
 80005d2:	f000 fbad 	bl	8000d30 <SSD1306_UpdateScreen>
  // Get ADC value
  HAL_ADC_Start(&hadc1);
 80005d6:	4878      	ldr	r0, [pc, #480]	; (80007b8 <main+0x240>)
 80005d8:	f001 fb0e 	bl	8001bf8 <HAL_ADC_Start>
  HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY);
 80005dc:	f04f 31ff 	mov.w	r1, #4294967295
 80005e0:	4875      	ldr	r0, [pc, #468]	; (80007b8 <main+0x240>)
 80005e2:	f001 fbc3 	bl	8001d6c <HAL_ADC_PollForConversion>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	value_adc = HAL_ADC_GetValue(&hadc1);
 80005e6:	4874      	ldr	r0, [pc, #464]	; (80007b8 <main+0x240>)
 80005e8:	f001 fc90 	bl	8001f0c <HAL_ADC_GetValue>
 80005ec:	4603      	mov	r3, r0
 80005ee:	b29a      	uxth	r2, r3
 80005f0:	4b72      	ldr	r3, [pc, #456]	; (80007bc <main+0x244>)
 80005f2:	801a      	strh	r2, [r3, #0]
	SSD1306_GotoXY (70,20); // goto 10, 10
 80005f4:	2114      	movs	r1, #20
 80005f6:	2046      	movs	r0, #70	; 0x46
 80005f8:	f000 fc40 	bl	8000e7c <SSD1306_GotoXY>
	SSD1306_Putc ((char)(value_adc/1000+48), &Font_11x18, 1);
 80005fc:	4b6f      	ldr	r3, [pc, #444]	; (80007bc <main+0x244>)
 80005fe:	881b      	ldrh	r3, [r3, #0]
 8000600:	4a6f      	ldr	r2, [pc, #444]	; (80007c0 <main+0x248>)
 8000602:	fba2 2303 	umull	r2, r3, r2, r3
 8000606:	099b      	lsrs	r3, r3, #6
 8000608:	b29b      	uxth	r3, r3
 800060a:	b2db      	uxtb	r3, r3
 800060c:	3330      	adds	r3, #48	; 0x30
 800060e:	b2db      	uxtb	r3, r3
 8000610:	2201      	movs	r2, #1
 8000612:	4965      	ldr	r1, [pc, #404]	; (80007a8 <main+0x230>)
 8000614:	4618      	mov	r0, r3
 8000616:	f000 fc47 	bl	8000ea8 <SSD1306_Putc>
	SSD1306_Putc ((char)((value_adc%1000)/100+48), &Font_11x18, 1);
 800061a:	4b68      	ldr	r3, [pc, #416]	; (80007bc <main+0x244>)
 800061c:	881b      	ldrh	r3, [r3, #0]
 800061e:	4a68      	ldr	r2, [pc, #416]	; (80007c0 <main+0x248>)
 8000620:	fba2 1203 	umull	r1, r2, r2, r3
 8000624:	0992      	lsrs	r2, r2, #6
 8000626:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 800062a:	fb01 f202 	mul.w	r2, r1, r2
 800062e:	1a9b      	subs	r3, r3, r2
 8000630:	b29b      	uxth	r3, r3
 8000632:	4a64      	ldr	r2, [pc, #400]	; (80007c4 <main+0x24c>)
 8000634:	fba2 2303 	umull	r2, r3, r2, r3
 8000638:	095b      	lsrs	r3, r3, #5
 800063a:	b29b      	uxth	r3, r3
 800063c:	b2db      	uxtb	r3, r3
 800063e:	3330      	adds	r3, #48	; 0x30
 8000640:	b2db      	uxtb	r3, r3
 8000642:	2201      	movs	r2, #1
 8000644:	4958      	ldr	r1, [pc, #352]	; (80007a8 <main+0x230>)
 8000646:	4618      	mov	r0, r3
 8000648:	f000 fc2e 	bl	8000ea8 <SSD1306_Putc>
	SSD1306_Putc ((char)((value_adc%100)/10+48), &Font_11x18, 1);
 800064c:	4b5b      	ldr	r3, [pc, #364]	; (80007bc <main+0x244>)
 800064e:	881b      	ldrh	r3, [r3, #0]
 8000650:	4a5c      	ldr	r2, [pc, #368]	; (80007c4 <main+0x24c>)
 8000652:	fba2 1203 	umull	r1, r2, r2, r3
 8000656:	0952      	lsrs	r2, r2, #5
 8000658:	2164      	movs	r1, #100	; 0x64
 800065a:	fb01 f202 	mul.w	r2, r1, r2
 800065e:	1a9b      	subs	r3, r3, r2
 8000660:	b29b      	uxth	r3, r3
 8000662:	4a59      	ldr	r2, [pc, #356]	; (80007c8 <main+0x250>)
 8000664:	fba2 2303 	umull	r2, r3, r2, r3
 8000668:	08db      	lsrs	r3, r3, #3
 800066a:	b29b      	uxth	r3, r3
 800066c:	b2db      	uxtb	r3, r3
 800066e:	3330      	adds	r3, #48	; 0x30
 8000670:	b2db      	uxtb	r3, r3
 8000672:	2201      	movs	r2, #1
 8000674:	494c      	ldr	r1, [pc, #304]	; (80007a8 <main+0x230>)
 8000676:	4618      	mov	r0, r3
 8000678:	f000 fc16 	bl	8000ea8 <SSD1306_Putc>
	SSD1306_Putc ((char)(value_adc%10+48), &Font_11x18, 1);
 800067c:	4b4f      	ldr	r3, [pc, #316]	; (80007bc <main+0x244>)
 800067e:	881a      	ldrh	r2, [r3, #0]
 8000680:	4b51      	ldr	r3, [pc, #324]	; (80007c8 <main+0x250>)
 8000682:	fba3 1302 	umull	r1, r3, r3, r2
 8000686:	08d9      	lsrs	r1, r3, #3
 8000688:	460b      	mov	r3, r1
 800068a:	009b      	lsls	r3, r3, #2
 800068c:	440b      	add	r3, r1
 800068e:	005b      	lsls	r3, r3, #1
 8000690:	1ad3      	subs	r3, r2, r3
 8000692:	b29b      	uxth	r3, r3
 8000694:	b2db      	uxtb	r3, r3
 8000696:	3330      	adds	r3, #48	; 0x30
 8000698:	b2db      	uxtb	r3, r3
 800069a:	2201      	movs	r2, #1
 800069c:	4942      	ldr	r1, [pc, #264]	; (80007a8 <main+0x230>)
 800069e:	4618      	mov	r0, r3
 80006a0:	f000 fc02 	bl	8000ea8 <SSD1306_Putc>
    volts = value_adc*333/4096;
 80006a4:	4b45      	ldr	r3, [pc, #276]	; (80007bc <main+0x244>)
 80006a6:	881b      	ldrh	r3, [r3, #0]
 80006a8:	461a      	mov	r2, r3
 80006aa:	f240 134d 	movw	r3, #333	; 0x14d
 80006ae:	fb03 f302 	mul.w	r3, r3, r2
 80006b2:	2b00      	cmp	r3, #0
 80006b4:	da01      	bge.n	80006ba <main+0x142>
 80006b6:	f603 73ff 	addw	r3, r3, #4095	; 0xfff
 80006ba:	131b      	asrs	r3, r3, #12
 80006bc:	ee07 3a90 	vmov	s15, r3
 80006c0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80006c4:	4b41      	ldr	r3, [pc, #260]	; (80007cc <main+0x254>)
 80006c6:	edc3 7a00 	vstr	s15, [r3]
    SSD1306_GotoXY (70,42); // goto 10, 10
 80006ca:	212a      	movs	r1, #42	; 0x2a
 80006cc:	2046      	movs	r0, #70	; 0x46
 80006ce:	f000 fbd5 	bl	8000e7c <SSD1306_GotoXY>
	SSD1306_Putc ((char)((int)(volts)/100+48), &Font_11x18, 1);
 80006d2:	4b3e      	ldr	r3, [pc, #248]	; (80007cc <main+0x254>)
 80006d4:	edd3 7a00 	vldr	s15, [r3]
 80006d8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80006dc:	ee17 1a90 	vmov	r1, s15
 80006e0:	4b38      	ldr	r3, [pc, #224]	; (80007c4 <main+0x24c>)
 80006e2:	fb83 2301 	smull	r2, r3, r3, r1
 80006e6:	115a      	asrs	r2, r3, #5
 80006e8:	17cb      	asrs	r3, r1, #31
 80006ea:	1ad3      	subs	r3, r2, r3
 80006ec:	b2db      	uxtb	r3, r3
 80006ee:	3330      	adds	r3, #48	; 0x30
 80006f0:	b2db      	uxtb	r3, r3
 80006f2:	2201      	movs	r2, #1
 80006f4:	492c      	ldr	r1, [pc, #176]	; (80007a8 <main+0x230>)
 80006f6:	4618      	mov	r0, r3
 80006f8:	f000 fbd6 	bl	8000ea8 <SSD1306_Putc>
	SSD1306_Puts (".", &Font_11x18, 1);
 80006fc:	2201      	movs	r2, #1
 80006fe:	492a      	ldr	r1, [pc, #168]	; (80007a8 <main+0x230>)
 8000700:	4833      	ldr	r0, [pc, #204]	; (80007d0 <main+0x258>)
 8000702:	f000 fc51 	bl	8000fa8 <SSD1306_Puts>
	SSD1306_Putc ((char)(((int)(volts)%100)/10+48), &Font_11x18, 1);
 8000706:	4b31      	ldr	r3, [pc, #196]	; (80007cc <main+0x254>)
 8000708:	edd3 7a00 	vldr	s15, [r3]
 800070c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000710:	ee17 2a90 	vmov	r2, s15
 8000714:	4b2b      	ldr	r3, [pc, #172]	; (80007c4 <main+0x24c>)
 8000716:	fb83 1302 	smull	r1, r3, r3, r2
 800071a:	1159      	asrs	r1, r3, #5
 800071c:	17d3      	asrs	r3, r2, #31
 800071e:	1acb      	subs	r3, r1, r3
 8000720:	2164      	movs	r1, #100	; 0x64
 8000722:	fb01 f303 	mul.w	r3, r1, r3
 8000726:	1ad3      	subs	r3, r2, r3
 8000728:	4a2a      	ldr	r2, [pc, #168]	; (80007d4 <main+0x25c>)
 800072a:	fb82 1203 	smull	r1, r2, r2, r3
 800072e:	1092      	asrs	r2, r2, #2
 8000730:	17db      	asrs	r3, r3, #31
 8000732:	1ad3      	subs	r3, r2, r3
 8000734:	b2db      	uxtb	r3, r3
 8000736:	3330      	adds	r3, #48	; 0x30
 8000738:	b2db      	uxtb	r3, r3
 800073a:	2201      	movs	r2, #1
 800073c:	491a      	ldr	r1, [pc, #104]	; (80007a8 <main+0x230>)
 800073e:	4618      	mov	r0, r3
 8000740:	f000 fbb2 	bl	8000ea8 <SSD1306_Putc>
	SSD1306_Putc ((char)((int)(volts)%10+48), &Font_11x18, 1);
 8000744:	4b21      	ldr	r3, [pc, #132]	; (80007cc <main+0x254>)
 8000746:	edd3 7a00 	vldr	s15, [r3]
 800074a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800074e:	ee17 1a90 	vmov	r1, s15
 8000752:	4b20      	ldr	r3, [pc, #128]	; (80007d4 <main+0x25c>)
 8000754:	fb83 2301 	smull	r2, r3, r3, r1
 8000758:	109a      	asrs	r2, r3, #2
 800075a:	17cb      	asrs	r3, r1, #31
 800075c:	1ad2      	subs	r2, r2, r3
 800075e:	4613      	mov	r3, r2
 8000760:	009b      	lsls	r3, r3, #2
 8000762:	4413      	add	r3, r2
 8000764:	005b      	lsls	r3, r3, #1
 8000766:	1aca      	subs	r2, r1, r3
 8000768:	b2d3      	uxtb	r3, r2
 800076a:	3330      	adds	r3, #48	; 0x30
 800076c:	b2db      	uxtb	r3, r3
 800076e:	2201      	movs	r2, #1
 8000770:	490d      	ldr	r1, [pc, #52]	; (80007a8 <main+0x230>)
 8000772:	4618      	mov	r0, r3
 8000774:	f000 fb98 	bl	8000ea8 <SSD1306_Putc>
	SSD1306_UpdateScreen(); // update screen
 8000778:	f000 fada 	bl	8000d30 <SSD1306_UpdateScreen>
    //Convert to string and print
    sprintf(msg,"%hu\r\n",value_adc);
 800077c:	4b0f      	ldr	r3, [pc, #60]	; (80007bc <main+0x244>)
 800077e:	881b      	ldrh	r3, [r3, #0]
 8000780:	461a      	mov	r2, r3
 8000782:	4915      	ldr	r1, [pc, #84]	; (80007d8 <main+0x260>)
 8000784:	4815      	ldr	r0, [pc, #84]	; (80007dc <main+0x264>)
 8000786:	f005 f835 	bl	80057f4 <siprintf>
	HAL_UART_Transmit(&huart2, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 800078a:	4814      	ldr	r0, [pc, #80]	; (80007dc <main+0x264>)
 800078c:	f7ff fd20 	bl	80001d0 <strlen>
 8000790:	4603      	mov	r3, r0
 8000792:	b29a      	uxth	r2, r3
 8000794:	f04f 33ff 	mov.w	r3, #4294967295
 8000798:	4910      	ldr	r1, [pc, #64]	; (80007dc <main+0x264>)
 800079a:	4811      	ldr	r0, [pc, #68]	; (80007e0 <main+0x268>)
 800079c:	f004 fb78 	bl	8004e90 <HAL_UART_Transmit>
	HAL_Delay(100);
 80007a0:	2064      	movs	r0, #100	; 0x64
 80007a2:	f000 fecd 	bl	8001540 <HAL_Delay>
	value_adc = HAL_ADC_GetValue(&hadc1);
 80007a6:	e71e      	b.n	80005e6 <main+0x6e>
 80007a8:	20000000 	.word	0x20000000
 80007ac:	08006068 	.word	0x08006068
 80007b0:	08006074 	.word	0x08006074
 80007b4:	08006080 	.word	0x08006080
 80007b8:	20000504 	.word	0x20000504
 80007bc:	20000008 	.word	0x20000008
 80007c0:	10624dd3 	.word	0x10624dd3
 80007c4:	51eb851f 	.word	0x51eb851f
 80007c8:	cccccccd 	.word	0xcccccccd
 80007cc:	20000098 	.word	0x20000098
 80007d0:	0800608c 	.word	0x0800608c
 80007d4:	66666667 	.word	0x66666667
 80007d8:	08006090 	.word	0x08006090
 80007dc:	200004fc 	.word	0x200004fc
 80007e0:	20000568 	.word	0x20000568

080007e4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80007e4:	b580      	push	{r7, lr}
 80007e6:	b0b8      	sub	sp, #224	; 0xe0
 80007e8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80007ea:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80007ee:	2244      	movs	r2, #68	; 0x44
 80007f0:	2100      	movs	r1, #0
 80007f2:	4618      	mov	r0, r3
 80007f4:	f004 fff6 	bl	80057e4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80007f8:	f107 0388 	add.w	r3, r7, #136	; 0x88
 80007fc:	2200      	movs	r2, #0
 80007fe:	601a      	str	r2, [r3, #0]
 8000800:	605a      	str	r2, [r3, #4]
 8000802:	609a      	str	r2, [r3, #8]
 8000804:	60da      	str	r2, [r3, #12]
 8000806:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000808:	463b      	mov	r3, r7
 800080a:	2288      	movs	r2, #136	; 0x88
 800080c:	2100      	movs	r1, #0
 800080e:	4618      	mov	r0, r3
 8000810:	f004 ffe8 	bl	80057e4 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000814:	2302      	movs	r3, #2
 8000816:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800081a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800081e:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000822:	2310      	movs	r3, #16
 8000824:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000828:	2302      	movs	r3, #2
 800082a:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800082e:	2302      	movs	r3, #2
 8000830:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000834:	2301      	movs	r3, #1
 8000836:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  RCC_OscInitStruct.PLL.PLLN = 10;
 800083a:	230a      	movs	r3, #10
 800083c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8000840:	2307      	movs	r3, #7
 8000842:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000846:	2302      	movs	r3, #2
 8000848:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800084c:	2302      	movs	r3, #2
 800084e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000852:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8000856:	4618      	mov	r0, r3
 8000858:	f003 f824 	bl	80038a4 <HAL_RCC_OscConfig>
 800085c:	4603      	mov	r3, r0
 800085e:	2b00      	cmp	r3, #0
 8000860:	d001      	beq.n	8000866 <SystemClock_Config+0x82>
  {
    Error_Handler();
 8000862:	f000 f999 	bl	8000b98 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000866:	230f      	movs	r3, #15
 8000868:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800086c:	2303      	movs	r3, #3
 800086e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000872:	2300      	movs	r3, #0
 8000874:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000878:	2300      	movs	r3, #0
 800087a:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800087e:	2300      	movs	r3, #0
 8000880:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000884:	f107 0388 	add.w	r3, r7, #136	; 0x88
 8000888:	2104      	movs	r1, #4
 800088a:	4618      	mov	r0, r3
 800088c:	f003 fbf0 	bl	8004070 <HAL_RCC_ClockConfig>
 8000890:	4603      	mov	r3, r0
 8000892:	2b00      	cmp	r3, #0
 8000894:	d001      	beq.n	800089a <SystemClock_Config+0xb6>
  {
    Error_Handler();
 8000896:	f000 f97f 	bl	8000b98 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_I2C1
 800089a:	f244 0342 	movw	r3, #16450	; 0x4042
 800089e:	603b      	str	r3, [r7, #0]
                              |RCC_PERIPHCLK_ADC;
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80008a0:	2300      	movs	r3, #0
 80008a2:	63fb      	str	r3, [r7, #60]	; 0x3c
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 80008a4:	2300      	movs	r3, #0
 80008a6:	653b      	str	r3, [r7, #80]	; 0x50
  PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 80008a8:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 80008ac:	67bb      	str	r3, [r7, #120]	; 0x78
  PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_HSI;
 80008ae:	2302      	movs	r3, #2
 80008b0:	607b      	str	r3, [r7, #4]
  PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 80008b2:	2301      	movs	r3, #1
 80008b4:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.PLLSAI1.PLLSAI1N = 8;
 80008b6:	2308      	movs	r3, #8
 80008b8:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 80008ba:	2307      	movs	r3, #7
 80008bc:	613b      	str	r3, [r7, #16]
  PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 80008be:	2302      	movs	r3, #2
 80008c0:	617b      	str	r3, [r7, #20]
  PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 80008c2:	2302      	movs	r3, #2
 80008c4:	61bb      	str	r3, [r7, #24]
  PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 80008c6:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80008ca:	61fb      	str	r3, [r7, #28]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80008cc:	463b      	mov	r3, r7
 80008ce:	4618      	mov	r0, r3
 80008d0:	f003 fdd4 	bl	800447c <HAL_RCCEx_PeriphCLKConfig>
 80008d4:	4603      	mov	r3, r0
 80008d6:	2b00      	cmp	r3, #0
 80008d8:	d001      	beq.n	80008de <SystemClock_Config+0xfa>
  {
    Error_Handler();
 80008da:	f000 f95d 	bl	8000b98 <Error_Handler>
  }
  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80008de:	f44f 7000 	mov.w	r0, #512	; 0x200
 80008e2:	f002 ff89 	bl	80037f8 <HAL_PWREx_ControlVoltageScaling>
 80008e6:	4603      	mov	r3, r0
 80008e8:	2b00      	cmp	r3, #0
 80008ea:	d001      	beq.n	80008f0 <SystemClock_Config+0x10c>
  {
    Error_Handler();
 80008ec:	f000 f954 	bl	8000b98 <Error_Handler>
  }
}
 80008f0:	bf00      	nop
 80008f2:	37e0      	adds	r7, #224	; 0xe0
 80008f4:	46bd      	mov	sp, r7
 80008f6:	bd80      	pop	{r7, pc}

080008f8 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80008f8:	b580      	push	{r7, lr}
 80008fa:	b08a      	sub	sp, #40	; 0x28
 80008fc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 80008fe:	f107 031c 	add.w	r3, r7, #28
 8000902:	2200      	movs	r2, #0
 8000904:	601a      	str	r2, [r3, #0]
 8000906:	605a      	str	r2, [r3, #4]
 8000908:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 800090a:	1d3b      	adds	r3, r7, #4
 800090c:	2200      	movs	r2, #0
 800090e:	601a      	str	r2, [r3, #0]
 8000910:	605a      	str	r2, [r3, #4]
 8000912:	609a      	str	r2, [r3, #8]
 8000914:	60da      	str	r2, [r3, #12]
 8000916:	611a      	str	r2, [r3, #16]
 8000918:	615a      	str	r2, [r3, #20]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config
  */
  hadc1.Instance = ADC1;
 800091a:	4b30      	ldr	r3, [pc, #192]	; (80009dc <MX_ADC1_Init+0xe4>)
 800091c:	4a30      	ldr	r2, [pc, #192]	; (80009e0 <MX_ADC1_Init+0xe8>)
 800091e:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000920:	4b2e      	ldr	r3, [pc, #184]	; (80009dc <MX_ADC1_Init+0xe4>)
 8000922:	2200      	movs	r2, #0
 8000924:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000926:	4b2d      	ldr	r3, [pc, #180]	; (80009dc <MX_ADC1_Init+0xe4>)
 8000928:	2200      	movs	r2, #0
 800092a:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800092c:	4b2b      	ldr	r3, [pc, #172]	; (80009dc <MX_ADC1_Init+0xe4>)
 800092e:	2200      	movs	r2, #0
 8000930:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000932:	4b2a      	ldr	r3, [pc, #168]	; (80009dc <MX_ADC1_Init+0xe4>)
 8000934:	2200      	movs	r2, #0
 8000936:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8000938:	4b28      	ldr	r3, [pc, #160]	; (80009dc <MX_ADC1_Init+0xe4>)
 800093a:	2208      	movs	r2, #8
 800093c:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 800093e:	4b27      	ldr	r3, [pc, #156]	; (80009dc <MX_ADC1_Init+0xe4>)
 8000940:	2200      	movs	r2, #0
 8000942:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8000944:	4b25      	ldr	r3, [pc, #148]	; (80009dc <MX_ADC1_Init+0xe4>)
 8000946:	2201      	movs	r2, #1
 8000948:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 800094a:	4b24      	ldr	r3, [pc, #144]	; (80009dc <MX_ADC1_Init+0xe4>)
 800094c:	2201      	movs	r2, #1
 800094e:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000950:	4b22      	ldr	r3, [pc, #136]	; (80009dc <MX_ADC1_Init+0xe4>)
 8000952:	2200      	movs	r2, #0
 8000954:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000958:	4b20      	ldr	r3, [pc, #128]	; (80009dc <MX_ADC1_Init+0xe4>)
 800095a:	2200      	movs	r2, #0
 800095c:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800095e:	4b1f      	ldr	r3, [pc, #124]	; (80009dc <MX_ADC1_Init+0xe4>)
 8000960:	2200      	movs	r2, #0
 8000962:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000964:	4b1d      	ldr	r3, [pc, #116]	; (80009dc <MX_ADC1_Init+0xe4>)
 8000966:	2200      	movs	r2, #0
 8000968:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 800096c:	4b1b      	ldr	r3, [pc, #108]	; (80009dc <MX_ADC1_Init+0xe4>)
 800096e:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000972:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8000974:	4b19      	ldr	r3, [pc, #100]	; (80009dc <MX_ADC1_Init+0xe4>)
 8000976:	2200      	movs	r2, #0
 8000978:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800097c:	4817      	ldr	r0, [pc, #92]	; (80009dc <MX_ADC1_Init+0xe4>)
 800097e:	f000 ffe7 	bl	8001950 <HAL_ADC_Init>
 8000982:	4603      	mov	r3, r0
 8000984:	2b00      	cmp	r3, #0
 8000986:	d001      	beq.n	800098c <MX_ADC1_Init+0x94>
  {
    Error_Handler();
 8000988:	f000 f906 	bl	8000b98 <Error_Handler>
  }
  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 800098c:	2300      	movs	r3, #0
 800098e:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000990:	f107 031c 	add.w	r3, r7, #28
 8000994:	4619      	mov	r1, r3
 8000996:	4811      	ldr	r0, [pc, #68]	; (80009dc <MX_ADC1_Init+0xe4>)
 8000998:	f001 ff34 	bl	8002804 <HAL_ADCEx_MultiModeConfigChannel>
 800099c:	4603      	mov	r3, r0
 800099e:	2b00      	cmp	r3, #0
 80009a0:	d001      	beq.n	80009a6 <MX_ADC1_Init+0xae>
  {
    Error_Handler();
 80009a2:	f000 f8f9 	bl	8000b98 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80009a6:	4b0f      	ldr	r3, [pc, #60]	; (80009e4 <MX_ADC1_Init+0xec>)
 80009a8:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80009aa:	2306      	movs	r3, #6
 80009ac:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 80009ae:	2300      	movs	r3, #0
 80009b0:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80009b2:	237f      	movs	r3, #127	; 0x7f
 80009b4:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80009b6:	2304      	movs	r3, #4
 80009b8:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 80009ba:	2300      	movs	r3, #0
 80009bc:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80009be:	1d3b      	adds	r3, r7, #4
 80009c0:	4619      	mov	r1, r3
 80009c2:	4806      	ldr	r0, [pc, #24]	; (80009dc <MX_ADC1_Init+0xe4>)
 80009c4:	f001 fab0 	bl	8001f28 <HAL_ADC_ConfigChannel>
 80009c8:	4603      	mov	r3, r0
 80009ca:	2b00      	cmp	r3, #0
 80009cc:	d001      	beq.n	80009d2 <MX_ADC1_Init+0xda>
  {
    Error_Handler();
 80009ce:	f000 f8e3 	bl	8000b98 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80009d2:	bf00      	nop
 80009d4:	3728      	adds	r7, #40	; 0x28
 80009d6:	46bd      	mov	sp, r7
 80009d8:	bd80      	pop	{r7, pc}
 80009da:	bf00      	nop
 80009dc:	20000504 	.word	0x20000504
 80009e0:	50040000 	.word	0x50040000
 80009e4:	04300002 	.word	0x04300002

080009e8 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80009e8:	b580      	push	{r7, lr}
 80009ea:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80009ec:	4b1b      	ldr	r3, [pc, #108]	; (8000a5c <MX_I2C1_Init+0x74>)
 80009ee:	4a1c      	ldr	r2, [pc, #112]	; (8000a60 <MX_I2C1_Init+0x78>)
 80009f0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00702991;
 80009f2:	4b1a      	ldr	r3, [pc, #104]	; (8000a5c <MX_I2C1_Init+0x74>)
 80009f4:	4a1b      	ldr	r2, [pc, #108]	; (8000a64 <MX_I2C1_Init+0x7c>)
 80009f6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80009f8:	4b18      	ldr	r3, [pc, #96]	; (8000a5c <MX_I2C1_Init+0x74>)
 80009fa:	2200      	movs	r2, #0
 80009fc:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80009fe:	4b17      	ldr	r3, [pc, #92]	; (8000a5c <MX_I2C1_Init+0x74>)
 8000a00:	2201      	movs	r2, #1
 8000a02:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000a04:	4b15      	ldr	r3, [pc, #84]	; (8000a5c <MX_I2C1_Init+0x74>)
 8000a06:	2200      	movs	r2, #0
 8000a08:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000a0a:	4b14      	ldr	r3, [pc, #80]	; (8000a5c <MX_I2C1_Init+0x74>)
 8000a0c:	2200      	movs	r2, #0
 8000a0e:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000a10:	4b12      	ldr	r3, [pc, #72]	; (8000a5c <MX_I2C1_Init+0x74>)
 8000a12:	2200      	movs	r2, #0
 8000a14:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000a16:	4b11      	ldr	r3, [pc, #68]	; (8000a5c <MX_I2C1_Init+0x74>)
 8000a18:	2200      	movs	r2, #0
 8000a1a:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000a1c:	4b0f      	ldr	r3, [pc, #60]	; (8000a5c <MX_I2C1_Init+0x74>)
 8000a1e:	2200      	movs	r2, #0
 8000a20:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000a22:	480e      	ldr	r0, [pc, #56]	; (8000a5c <MX_I2C1_Init+0x74>)
 8000a24:	f002 fa42 	bl	8002eac <HAL_I2C_Init>
 8000a28:	4603      	mov	r3, r0
 8000a2a:	2b00      	cmp	r3, #0
 8000a2c:	d001      	beq.n	8000a32 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8000a2e:	f000 f8b3 	bl	8000b98 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000a32:	2100      	movs	r1, #0
 8000a34:	4809      	ldr	r0, [pc, #36]	; (8000a5c <MX_I2C1_Init+0x74>)
 8000a36:	f002 fe39 	bl	80036ac <HAL_I2CEx_ConfigAnalogFilter>
 8000a3a:	4603      	mov	r3, r0
 8000a3c:	2b00      	cmp	r3, #0
 8000a3e:	d001      	beq.n	8000a44 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8000a40:	f000 f8aa 	bl	8000b98 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000a44:	2100      	movs	r1, #0
 8000a46:	4805      	ldr	r0, [pc, #20]	; (8000a5c <MX_I2C1_Init+0x74>)
 8000a48:	f002 fe7b 	bl	8003742 <HAL_I2CEx_ConfigDigitalFilter>
 8000a4c:	4603      	mov	r3, r0
 8000a4e:	2b00      	cmp	r3, #0
 8000a50:	d001      	beq.n	8000a56 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8000a52:	f000 f8a1 	bl	8000b98 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000a56:	bf00      	nop
 8000a58:	bd80      	pop	{r7, pc}
 8000a5a:	bf00      	nop
 8000a5c:	200004b0 	.word	0x200004b0
 8000a60:	40005400 	.word	0x40005400
 8000a64:	00702991 	.word	0x00702991

08000a68 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000a68:	b580      	push	{r7, lr}
 8000a6a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000a6c:	4b14      	ldr	r3, [pc, #80]	; (8000ac0 <MX_USART2_UART_Init+0x58>)
 8000a6e:	4a15      	ldr	r2, [pc, #84]	; (8000ac4 <MX_USART2_UART_Init+0x5c>)
 8000a70:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000a72:	4b13      	ldr	r3, [pc, #76]	; (8000ac0 <MX_USART2_UART_Init+0x58>)
 8000a74:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000a78:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000a7a:	4b11      	ldr	r3, [pc, #68]	; (8000ac0 <MX_USART2_UART_Init+0x58>)
 8000a7c:	2200      	movs	r2, #0
 8000a7e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000a80:	4b0f      	ldr	r3, [pc, #60]	; (8000ac0 <MX_USART2_UART_Init+0x58>)
 8000a82:	2200      	movs	r2, #0
 8000a84:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000a86:	4b0e      	ldr	r3, [pc, #56]	; (8000ac0 <MX_USART2_UART_Init+0x58>)
 8000a88:	2200      	movs	r2, #0
 8000a8a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000a8c:	4b0c      	ldr	r3, [pc, #48]	; (8000ac0 <MX_USART2_UART_Init+0x58>)
 8000a8e:	220c      	movs	r2, #12
 8000a90:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000a92:	4b0b      	ldr	r3, [pc, #44]	; (8000ac0 <MX_USART2_UART_Init+0x58>)
 8000a94:	2200      	movs	r2, #0
 8000a96:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000a98:	4b09      	ldr	r3, [pc, #36]	; (8000ac0 <MX_USART2_UART_Init+0x58>)
 8000a9a:	2200      	movs	r2, #0
 8000a9c:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000a9e:	4b08      	ldr	r3, [pc, #32]	; (8000ac0 <MX_USART2_UART_Init+0x58>)
 8000aa0:	2200      	movs	r2, #0
 8000aa2:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000aa4:	4b06      	ldr	r3, [pc, #24]	; (8000ac0 <MX_USART2_UART_Init+0x58>)
 8000aa6:	2200      	movs	r2, #0
 8000aa8:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000aaa:	4805      	ldr	r0, [pc, #20]	; (8000ac0 <MX_USART2_UART_Init+0x58>)
 8000aac:	f004 f9a2 	bl	8004df4 <HAL_UART_Init>
 8000ab0:	4603      	mov	r3, r0
 8000ab2:	2b00      	cmp	r3, #0
 8000ab4:	d001      	beq.n	8000aba <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8000ab6:	f000 f86f 	bl	8000b98 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000aba:	bf00      	nop
 8000abc:	bd80      	pop	{r7, pc}
 8000abe:	bf00      	nop
 8000ac0:	20000568 	.word	0x20000568
 8000ac4:	40004400 	.word	0x40004400

08000ac8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000ac8:	b580      	push	{r7, lr}
 8000aca:	b08a      	sub	sp, #40	; 0x28
 8000acc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ace:	f107 0314 	add.w	r3, r7, #20
 8000ad2:	2200      	movs	r2, #0
 8000ad4:	601a      	str	r2, [r3, #0]
 8000ad6:	605a      	str	r2, [r3, #4]
 8000ad8:	609a      	str	r2, [r3, #8]
 8000ada:	60da      	str	r2, [r3, #12]
 8000adc:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000ade:	4b2b      	ldr	r3, [pc, #172]	; (8000b8c <MX_GPIO_Init+0xc4>)
 8000ae0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000ae2:	4a2a      	ldr	r2, [pc, #168]	; (8000b8c <MX_GPIO_Init+0xc4>)
 8000ae4:	f043 0304 	orr.w	r3, r3, #4
 8000ae8:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000aea:	4b28      	ldr	r3, [pc, #160]	; (8000b8c <MX_GPIO_Init+0xc4>)
 8000aec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000aee:	f003 0304 	and.w	r3, r3, #4
 8000af2:	613b      	str	r3, [r7, #16]
 8000af4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000af6:	4b25      	ldr	r3, [pc, #148]	; (8000b8c <MX_GPIO_Init+0xc4>)
 8000af8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000afa:	4a24      	ldr	r2, [pc, #144]	; (8000b8c <MX_GPIO_Init+0xc4>)
 8000afc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000b00:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000b02:	4b22      	ldr	r3, [pc, #136]	; (8000b8c <MX_GPIO_Init+0xc4>)
 8000b04:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000b06:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000b0a:	60fb      	str	r3, [r7, #12]
 8000b0c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b0e:	4b1f      	ldr	r3, [pc, #124]	; (8000b8c <MX_GPIO_Init+0xc4>)
 8000b10:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000b12:	4a1e      	ldr	r2, [pc, #120]	; (8000b8c <MX_GPIO_Init+0xc4>)
 8000b14:	f043 0301 	orr.w	r3, r3, #1
 8000b18:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000b1a:	4b1c      	ldr	r3, [pc, #112]	; (8000b8c <MX_GPIO_Init+0xc4>)
 8000b1c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000b1e:	f003 0301 	and.w	r3, r3, #1
 8000b22:	60bb      	str	r3, [r7, #8]
 8000b24:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b26:	4b19      	ldr	r3, [pc, #100]	; (8000b8c <MX_GPIO_Init+0xc4>)
 8000b28:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000b2a:	4a18      	ldr	r2, [pc, #96]	; (8000b8c <MX_GPIO_Init+0xc4>)
 8000b2c:	f043 0302 	orr.w	r3, r3, #2
 8000b30:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000b32:	4b16      	ldr	r3, [pc, #88]	; (8000b8c <MX_GPIO_Init+0xc4>)
 8000b34:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000b36:	f003 0302 	and.w	r3, r3, #2
 8000b3a:	607b      	str	r3, [r7, #4]
 8000b3c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000b3e:	2200      	movs	r2, #0
 8000b40:	2120      	movs	r1, #32
 8000b42:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000b46:	f002 f999 	bl	8002e7c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000b4a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000b4e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000b50:	4b0f      	ldr	r3, [pc, #60]	; (8000b90 <MX_GPIO_Init+0xc8>)
 8000b52:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b54:	2300      	movs	r3, #0
 8000b56:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000b58:	f107 0314 	add.w	r3, r7, #20
 8000b5c:	4619      	mov	r1, r3
 8000b5e:	480d      	ldr	r0, [pc, #52]	; (8000b94 <MX_GPIO_Init+0xcc>)
 8000b60:	f001 ffe2 	bl	8002b28 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000b64:	2320      	movs	r3, #32
 8000b66:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b68:	2301      	movs	r3, #1
 8000b6a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b6c:	2300      	movs	r3, #0
 8000b6e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b70:	2300      	movs	r3, #0
 8000b72:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000b74:	f107 0314 	add.w	r3, r7, #20
 8000b78:	4619      	mov	r1, r3
 8000b7a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000b7e:	f001 ffd3 	bl	8002b28 <HAL_GPIO_Init>

}
 8000b82:	bf00      	nop
 8000b84:	3728      	adds	r7, #40	; 0x28
 8000b86:	46bd      	mov	sp, r7
 8000b88:	bd80      	pop	{r7, pc}
 8000b8a:	bf00      	nop
 8000b8c:	40021000 	.word	0x40021000
 8000b90:	10210000 	.word	0x10210000
 8000b94:	48000800 	.word	0x48000800

08000b98 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000b98:	b480      	push	{r7}
 8000b9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8000b9c:	bf00      	nop
 8000b9e:	46bd      	mov	sp, r7
 8000ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ba4:	4770      	bx	lr
	...

08000ba8 <SSD1306_Init>:





uint8_t SSD1306_Init(void) {
 8000ba8:	b580      	push	{r7, lr}
 8000baa:	b082      	sub	sp, #8
 8000bac:	af00      	add	r7, sp, #0

	/* Init I2C */
	ssd1306_I2C_Init();
 8000bae:	f000 fa21 	bl	8000ff4 <ssd1306_I2C_Init>
	
	/* Check if LCD connected to I2C */
	if (HAL_I2C_IsDeviceReady(&hi2c1, SSD1306_I2C_ADDR, 1, 20000) != HAL_OK) {
 8000bb2:	f644 6320 	movw	r3, #20000	; 0x4e20
 8000bb6:	2201      	movs	r2, #1
 8000bb8:	2178      	movs	r1, #120	; 0x78
 8000bba:	485b      	ldr	r0, [pc, #364]	; (8000d28 <SSD1306_Init+0x180>)
 8000bbc:	f002 fafa 	bl	80031b4 <HAL_I2C_IsDeviceReady>
 8000bc0:	4603      	mov	r3, r0
 8000bc2:	2b00      	cmp	r3, #0
 8000bc4:	d001      	beq.n	8000bca <SSD1306_Init+0x22>
		/* Return false */
		return 0;
 8000bc6:	2300      	movs	r3, #0
 8000bc8:	e0a9      	b.n	8000d1e <SSD1306_Init+0x176>
	}
	
	/* A little delay */
	uint32_t p = 2500;
 8000bca:	f640 13c4 	movw	r3, #2500	; 0x9c4
 8000bce:	607b      	str	r3, [r7, #4]
	while(p>0)
 8000bd0:	e002      	b.n	8000bd8 <SSD1306_Init+0x30>
		p--;
 8000bd2:	687b      	ldr	r3, [r7, #4]
 8000bd4:	3b01      	subs	r3, #1
 8000bd6:	607b      	str	r3, [r7, #4]
	while(p>0)
 8000bd8:	687b      	ldr	r3, [r7, #4]
 8000bda:	2b00      	cmp	r3, #0
 8000bdc:	d1f9      	bne.n	8000bd2 <SSD1306_Init+0x2a>
	
	/* Init LCD */
	SSD1306_WRITECOMMAND(0xAE); //display off
 8000bde:	22ae      	movs	r2, #174	; 0xae
 8000be0:	2100      	movs	r1, #0
 8000be2:	2078      	movs	r0, #120	; 0x78
 8000be4:	f000 fa64 	bl	80010b0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x20); //Set Memory Addressing Mode   
 8000be8:	2220      	movs	r2, #32
 8000bea:	2100      	movs	r1, #0
 8000bec:	2078      	movs	r0, #120	; 0x78
 8000bee:	f000 fa5f 	bl	80010b0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x10); //00,Horizontal Addressing Mode;01,Vertical Addressing Mode;10,Page Addressing Mode (RESET);11,Invalid
 8000bf2:	2210      	movs	r2, #16
 8000bf4:	2100      	movs	r1, #0
 8000bf6:	2078      	movs	r0, #120	; 0x78
 8000bf8:	f000 fa5a 	bl	80010b0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 8000bfc:	22b0      	movs	r2, #176	; 0xb0
 8000bfe:	2100      	movs	r1, #0
 8000c00:	2078      	movs	r0, #120	; 0x78
 8000c02:	f000 fa55 	bl	80010b0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xC8); //Set COM Output Scan Direction
 8000c06:	22c8      	movs	r2, #200	; 0xc8
 8000c08:	2100      	movs	r1, #0
 8000c0a:	2078      	movs	r0, #120	; 0x78
 8000c0c:	f000 fa50 	bl	80010b0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00); //---set low column address
 8000c10:	2200      	movs	r2, #0
 8000c12:	2100      	movs	r1, #0
 8000c14:	2078      	movs	r0, #120	; 0x78
 8000c16:	f000 fa4b 	bl	80010b0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x10); //---set high column address
 8000c1a:	2210      	movs	r2, #16
 8000c1c:	2100      	movs	r1, #0
 8000c1e:	2078      	movs	r0, #120	; 0x78
 8000c20:	f000 fa46 	bl	80010b0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x40); //--set start line address
 8000c24:	2240      	movs	r2, #64	; 0x40
 8000c26:	2100      	movs	r1, #0
 8000c28:	2078      	movs	r0, #120	; 0x78
 8000c2a:	f000 fa41 	bl	80010b0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x81); //--set contrast control register
 8000c2e:	2281      	movs	r2, #129	; 0x81
 8000c30:	2100      	movs	r1, #0
 8000c32:	2078      	movs	r0, #120	; 0x78
 8000c34:	f000 fa3c 	bl	80010b0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xFF);
 8000c38:	22ff      	movs	r2, #255	; 0xff
 8000c3a:	2100      	movs	r1, #0
 8000c3c:	2078      	movs	r0, #120	; 0x78
 8000c3e:	f000 fa37 	bl	80010b0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA1); //--set segment re-map 0 to 127
 8000c42:	22a1      	movs	r2, #161	; 0xa1
 8000c44:	2100      	movs	r1, #0
 8000c46:	2078      	movs	r0, #120	; 0x78
 8000c48:	f000 fa32 	bl	80010b0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA6); //--set normal display
 8000c4c:	22a6      	movs	r2, #166	; 0xa6
 8000c4e:	2100      	movs	r1, #0
 8000c50:	2078      	movs	r0, #120	; 0x78
 8000c52:	f000 fa2d 	bl	80010b0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA8); //--set multiplex ratio(1 to 64)
 8000c56:	22a8      	movs	r2, #168	; 0xa8
 8000c58:	2100      	movs	r1, #0
 8000c5a:	2078      	movs	r0, #120	; 0x78
 8000c5c:	f000 fa28 	bl	80010b0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x3F); //
 8000c60:	223f      	movs	r2, #63	; 0x3f
 8000c62:	2100      	movs	r1, #0
 8000c64:	2078      	movs	r0, #120	; 0x78
 8000c66:	f000 fa23 	bl	80010b0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 8000c6a:	22a4      	movs	r2, #164	; 0xa4
 8000c6c:	2100      	movs	r1, #0
 8000c6e:	2078      	movs	r0, #120	; 0x78
 8000c70:	f000 fa1e 	bl	80010b0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD3); //-set display offset
 8000c74:	22d3      	movs	r2, #211	; 0xd3
 8000c76:	2100      	movs	r1, #0
 8000c78:	2078      	movs	r0, #120	; 0x78
 8000c7a:	f000 fa19 	bl	80010b0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00); //-not offset
 8000c7e:	2200      	movs	r2, #0
 8000c80:	2100      	movs	r1, #0
 8000c82:	2078      	movs	r0, #120	; 0x78
 8000c84:	f000 fa14 	bl	80010b0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD5); //--set display clock divide ratio/oscillator frequency
 8000c88:	22d5      	movs	r2, #213	; 0xd5
 8000c8a:	2100      	movs	r1, #0
 8000c8c:	2078      	movs	r0, #120	; 0x78
 8000c8e:	f000 fa0f 	bl	80010b0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xF0); //--set divide ratio
 8000c92:	22f0      	movs	r2, #240	; 0xf0
 8000c94:	2100      	movs	r1, #0
 8000c96:	2078      	movs	r0, #120	; 0x78
 8000c98:	f000 fa0a 	bl	80010b0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD9); //--set pre-charge period
 8000c9c:	22d9      	movs	r2, #217	; 0xd9
 8000c9e:	2100      	movs	r1, #0
 8000ca0:	2078      	movs	r0, #120	; 0x78
 8000ca2:	f000 fa05 	bl	80010b0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x22); //
 8000ca6:	2222      	movs	r2, #34	; 0x22
 8000ca8:	2100      	movs	r1, #0
 8000caa:	2078      	movs	r0, #120	; 0x78
 8000cac:	f000 fa00 	bl	80010b0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xDA); //--set com pins hardware configuration
 8000cb0:	22da      	movs	r2, #218	; 0xda
 8000cb2:	2100      	movs	r1, #0
 8000cb4:	2078      	movs	r0, #120	; 0x78
 8000cb6:	f000 f9fb 	bl	80010b0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x12);
 8000cba:	2212      	movs	r2, #18
 8000cbc:	2100      	movs	r1, #0
 8000cbe:	2078      	movs	r0, #120	; 0x78
 8000cc0:	f000 f9f6 	bl	80010b0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xDB); //--set vcomh
 8000cc4:	22db      	movs	r2, #219	; 0xdb
 8000cc6:	2100      	movs	r1, #0
 8000cc8:	2078      	movs	r0, #120	; 0x78
 8000cca:	f000 f9f1 	bl	80010b0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x20); //0x20,0.77xVcc
 8000cce:	2220      	movs	r2, #32
 8000cd0:	2100      	movs	r1, #0
 8000cd2:	2078      	movs	r0, #120	; 0x78
 8000cd4:	f000 f9ec 	bl	80010b0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x8D); //--set DC-DC enable
 8000cd8:	228d      	movs	r2, #141	; 0x8d
 8000cda:	2100      	movs	r1, #0
 8000cdc:	2078      	movs	r0, #120	; 0x78
 8000cde:	f000 f9e7 	bl	80010b0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x14); //
 8000ce2:	2214      	movs	r2, #20
 8000ce4:	2100      	movs	r1, #0
 8000ce6:	2078      	movs	r0, #120	; 0x78
 8000ce8:	f000 f9e2 	bl	80010b0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xAF); //--turn on SSD1306 panel
 8000cec:	22af      	movs	r2, #175	; 0xaf
 8000cee:	2100      	movs	r1, #0
 8000cf0:	2078      	movs	r0, #120	; 0x78
 8000cf2:	f000 f9dd 	bl	80010b0 <ssd1306_I2C_Write>
	

	SSD1306_WRITECOMMAND(SSD1306_DEACTIVATE_SCROLL);
 8000cf6:	222e      	movs	r2, #46	; 0x2e
 8000cf8:	2100      	movs	r1, #0
 8000cfa:	2078      	movs	r0, #120	; 0x78
 8000cfc:	f000 f9d8 	bl	80010b0 <ssd1306_I2C_Write>

	/* Clear screen */
	SSD1306_Fill(SSD1306_COLOR_BLACK);
 8000d00:	2000      	movs	r0, #0
 8000d02:	f000 f843 	bl	8000d8c <SSD1306_Fill>
	
	/* Update screen */
	SSD1306_UpdateScreen();
 8000d06:	f000 f813 	bl	8000d30 <SSD1306_UpdateScreen>
	
	/* Set default values */
	SSD1306.CurrentX = 0;
 8000d0a:	4b08      	ldr	r3, [pc, #32]	; (8000d2c <SSD1306_Init+0x184>)
 8000d0c:	2200      	movs	r2, #0
 8000d0e:	801a      	strh	r2, [r3, #0]
	SSD1306.CurrentY = 0;
 8000d10:	4b06      	ldr	r3, [pc, #24]	; (8000d2c <SSD1306_Init+0x184>)
 8000d12:	2200      	movs	r2, #0
 8000d14:	805a      	strh	r2, [r3, #2]
	
	/* Initialized OK */
	SSD1306.Initialized = 1;
 8000d16:	4b05      	ldr	r3, [pc, #20]	; (8000d2c <SSD1306_Init+0x184>)
 8000d18:	2201      	movs	r2, #1
 8000d1a:	715a      	strb	r2, [r3, #5]
	
	/* Return OK */
	return 1;
 8000d1c:	2301      	movs	r3, #1
}
 8000d1e:	4618      	mov	r0, r3
 8000d20:	3708      	adds	r7, #8
 8000d22:	46bd      	mov	sp, r7
 8000d24:	bd80      	pop	{r7, pc}
 8000d26:	bf00      	nop
 8000d28:	200004b0 	.word	0x200004b0
 8000d2c:	2000049c 	.word	0x2000049c

08000d30 <SSD1306_UpdateScreen>:

void SSD1306_UpdateScreen(void) {
 8000d30:	b580      	push	{r7, lr}
 8000d32:	b082      	sub	sp, #8
 8000d34:	af00      	add	r7, sp, #0
	uint8_t m;
	
	for (m = 0; m < 8; m++) {
 8000d36:	2300      	movs	r3, #0
 8000d38:	71fb      	strb	r3, [r7, #7]
 8000d3a:	e01d      	b.n	8000d78 <SSD1306_UpdateScreen+0x48>
		SSD1306_WRITECOMMAND(0xB0 + m);
 8000d3c:	79fb      	ldrb	r3, [r7, #7]
 8000d3e:	3b50      	subs	r3, #80	; 0x50
 8000d40:	b2db      	uxtb	r3, r3
 8000d42:	461a      	mov	r2, r3
 8000d44:	2100      	movs	r1, #0
 8000d46:	2078      	movs	r0, #120	; 0x78
 8000d48:	f000 f9b2 	bl	80010b0 <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x00);
 8000d4c:	2200      	movs	r2, #0
 8000d4e:	2100      	movs	r1, #0
 8000d50:	2078      	movs	r0, #120	; 0x78
 8000d52:	f000 f9ad 	bl	80010b0 <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x10);
 8000d56:	2210      	movs	r2, #16
 8000d58:	2100      	movs	r1, #0
 8000d5a:	2078      	movs	r0, #120	; 0x78
 8000d5c:	f000 f9a8 	bl	80010b0 <ssd1306_I2C_Write>
		
		/* Write multi data */
		ssd1306_I2C_WriteMulti(SSD1306_I2C_ADDR, 0x40, &SSD1306_Buffer[SSD1306_WIDTH * m], SSD1306_WIDTH);
 8000d60:	79fb      	ldrb	r3, [r7, #7]
 8000d62:	01db      	lsls	r3, r3, #7
 8000d64:	4a08      	ldr	r2, [pc, #32]	; (8000d88 <SSD1306_UpdateScreen+0x58>)
 8000d66:	441a      	add	r2, r3
 8000d68:	2380      	movs	r3, #128	; 0x80
 8000d6a:	2140      	movs	r1, #64	; 0x40
 8000d6c:	2078      	movs	r0, #120	; 0x78
 8000d6e:	f000 f957 	bl	8001020 <ssd1306_I2C_WriteMulti>
	for (m = 0; m < 8; m++) {
 8000d72:	79fb      	ldrb	r3, [r7, #7]
 8000d74:	3301      	adds	r3, #1
 8000d76:	71fb      	strb	r3, [r7, #7]
 8000d78:	79fb      	ldrb	r3, [r7, #7]
 8000d7a:	2b07      	cmp	r3, #7
 8000d7c:	d9de      	bls.n	8000d3c <SSD1306_UpdateScreen+0xc>
	}
}
 8000d7e:	bf00      	nop
 8000d80:	bf00      	nop
 8000d82:	3708      	adds	r7, #8
 8000d84:	46bd      	mov	sp, r7
 8000d86:	bd80      	pop	{r7, pc}
 8000d88:	2000009c 	.word	0x2000009c

08000d8c <SSD1306_Fill>:
	for (i = 0; i < sizeof(SSD1306_Buffer); i++) {
		SSD1306_Buffer[i] = ~SSD1306_Buffer[i];
	}
}

void SSD1306_Fill(SSD1306_COLOR_t color) {
 8000d8c:	b580      	push	{r7, lr}
 8000d8e:	b082      	sub	sp, #8
 8000d90:	af00      	add	r7, sp, #0
 8000d92:	4603      	mov	r3, r0
 8000d94:	71fb      	strb	r3, [r7, #7]
	/* Set memory */
	memset(SSD1306_Buffer, (color == SSD1306_COLOR_BLACK) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 8000d96:	79fb      	ldrb	r3, [r7, #7]
 8000d98:	2b00      	cmp	r3, #0
 8000d9a:	d101      	bne.n	8000da0 <SSD1306_Fill+0x14>
 8000d9c:	2300      	movs	r3, #0
 8000d9e:	e000      	b.n	8000da2 <SSD1306_Fill+0x16>
 8000da0:	23ff      	movs	r3, #255	; 0xff
 8000da2:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000da6:	4619      	mov	r1, r3
 8000da8:	4803      	ldr	r0, [pc, #12]	; (8000db8 <SSD1306_Fill+0x2c>)
 8000daa:	f004 fd1b 	bl	80057e4 <memset>
}
 8000dae:	bf00      	nop
 8000db0:	3708      	adds	r7, #8
 8000db2:	46bd      	mov	sp, r7
 8000db4:	bd80      	pop	{r7, pc}
 8000db6:	bf00      	nop
 8000db8:	2000009c 	.word	0x2000009c

08000dbc <SSD1306_DrawPixel>:

void SSD1306_DrawPixel(uint16_t x, uint16_t y, SSD1306_COLOR_t color) {
 8000dbc:	b480      	push	{r7}
 8000dbe:	b083      	sub	sp, #12
 8000dc0:	af00      	add	r7, sp, #0
 8000dc2:	4603      	mov	r3, r0
 8000dc4:	80fb      	strh	r3, [r7, #6]
 8000dc6:	460b      	mov	r3, r1
 8000dc8:	80bb      	strh	r3, [r7, #4]
 8000dca:	4613      	mov	r3, r2
 8000dcc:	70fb      	strb	r3, [r7, #3]
	if (
 8000dce:	88fb      	ldrh	r3, [r7, #6]
 8000dd0:	2b7f      	cmp	r3, #127	; 0x7f
 8000dd2:	d848      	bhi.n	8000e66 <SSD1306_DrawPixel+0xaa>
		x >= SSD1306_WIDTH ||
 8000dd4:	88bb      	ldrh	r3, [r7, #4]
 8000dd6:	2b3f      	cmp	r3, #63	; 0x3f
 8000dd8:	d845      	bhi.n	8000e66 <SSD1306_DrawPixel+0xaa>
		/* Error */
		return;
	}
	
	/* Check if pixels are inverted */
	if (SSD1306.Inverted) {
 8000dda:	4b26      	ldr	r3, [pc, #152]	; (8000e74 <SSD1306_DrawPixel+0xb8>)
 8000ddc:	791b      	ldrb	r3, [r3, #4]
 8000dde:	2b00      	cmp	r3, #0
 8000de0:	d006      	beq.n	8000df0 <SSD1306_DrawPixel+0x34>
		color = (SSD1306_COLOR_t)!color;
 8000de2:	78fb      	ldrb	r3, [r7, #3]
 8000de4:	2b00      	cmp	r3, #0
 8000de6:	bf0c      	ite	eq
 8000de8:	2301      	moveq	r3, #1
 8000dea:	2300      	movne	r3, #0
 8000dec:	b2db      	uxtb	r3, r3
 8000dee:	70fb      	strb	r3, [r7, #3]
	}
	
	/* Set color */
	if (color == SSD1306_COLOR_WHITE) {
 8000df0:	78fb      	ldrb	r3, [r7, #3]
 8000df2:	2b01      	cmp	r3, #1
 8000df4:	d11a      	bne.n	8000e2c <SSD1306_DrawPixel+0x70>
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 8000df6:	88fa      	ldrh	r2, [r7, #6]
 8000df8:	88bb      	ldrh	r3, [r7, #4]
 8000dfa:	08db      	lsrs	r3, r3, #3
 8000dfc:	b298      	uxth	r0, r3
 8000dfe:	4603      	mov	r3, r0
 8000e00:	01db      	lsls	r3, r3, #7
 8000e02:	4413      	add	r3, r2
 8000e04:	4a1c      	ldr	r2, [pc, #112]	; (8000e78 <SSD1306_DrawPixel+0xbc>)
 8000e06:	5cd3      	ldrb	r3, [r2, r3]
 8000e08:	b25a      	sxtb	r2, r3
 8000e0a:	88bb      	ldrh	r3, [r7, #4]
 8000e0c:	f003 0307 	and.w	r3, r3, #7
 8000e10:	2101      	movs	r1, #1
 8000e12:	fa01 f303 	lsl.w	r3, r1, r3
 8000e16:	b25b      	sxtb	r3, r3
 8000e18:	4313      	orrs	r3, r2
 8000e1a:	b259      	sxtb	r1, r3
 8000e1c:	88fa      	ldrh	r2, [r7, #6]
 8000e1e:	4603      	mov	r3, r0
 8000e20:	01db      	lsls	r3, r3, #7
 8000e22:	4413      	add	r3, r2
 8000e24:	b2c9      	uxtb	r1, r1
 8000e26:	4a14      	ldr	r2, [pc, #80]	; (8000e78 <SSD1306_DrawPixel+0xbc>)
 8000e28:	54d1      	strb	r1, [r2, r3]
 8000e2a:	e01d      	b.n	8000e68 <SSD1306_DrawPixel+0xac>
	} else {
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 8000e2c:	88fa      	ldrh	r2, [r7, #6]
 8000e2e:	88bb      	ldrh	r3, [r7, #4]
 8000e30:	08db      	lsrs	r3, r3, #3
 8000e32:	b298      	uxth	r0, r3
 8000e34:	4603      	mov	r3, r0
 8000e36:	01db      	lsls	r3, r3, #7
 8000e38:	4413      	add	r3, r2
 8000e3a:	4a0f      	ldr	r2, [pc, #60]	; (8000e78 <SSD1306_DrawPixel+0xbc>)
 8000e3c:	5cd3      	ldrb	r3, [r2, r3]
 8000e3e:	b25a      	sxtb	r2, r3
 8000e40:	88bb      	ldrh	r3, [r7, #4]
 8000e42:	f003 0307 	and.w	r3, r3, #7
 8000e46:	2101      	movs	r1, #1
 8000e48:	fa01 f303 	lsl.w	r3, r1, r3
 8000e4c:	b25b      	sxtb	r3, r3
 8000e4e:	43db      	mvns	r3, r3
 8000e50:	b25b      	sxtb	r3, r3
 8000e52:	4013      	ands	r3, r2
 8000e54:	b259      	sxtb	r1, r3
 8000e56:	88fa      	ldrh	r2, [r7, #6]
 8000e58:	4603      	mov	r3, r0
 8000e5a:	01db      	lsls	r3, r3, #7
 8000e5c:	4413      	add	r3, r2
 8000e5e:	b2c9      	uxtb	r1, r1
 8000e60:	4a05      	ldr	r2, [pc, #20]	; (8000e78 <SSD1306_DrawPixel+0xbc>)
 8000e62:	54d1      	strb	r1, [r2, r3]
 8000e64:	e000      	b.n	8000e68 <SSD1306_DrawPixel+0xac>
		return;
 8000e66:	bf00      	nop
	}
}
 8000e68:	370c      	adds	r7, #12
 8000e6a:	46bd      	mov	sp, r7
 8000e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e70:	4770      	bx	lr
 8000e72:	bf00      	nop
 8000e74:	2000049c 	.word	0x2000049c
 8000e78:	2000009c 	.word	0x2000009c

08000e7c <SSD1306_GotoXY>:

void SSD1306_GotoXY(uint16_t x, uint16_t y) {
 8000e7c:	b480      	push	{r7}
 8000e7e:	b083      	sub	sp, #12
 8000e80:	af00      	add	r7, sp, #0
 8000e82:	4603      	mov	r3, r0
 8000e84:	460a      	mov	r2, r1
 8000e86:	80fb      	strh	r3, [r7, #6]
 8000e88:	4613      	mov	r3, r2
 8000e8a:	80bb      	strh	r3, [r7, #4]
	/* Set write pointers */
	SSD1306.CurrentX = x;
 8000e8c:	4a05      	ldr	r2, [pc, #20]	; (8000ea4 <SSD1306_GotoXY+0x28>)
 8000e8e:	88fb      	ldrh	r3, [r7, #6]
 8000e90:	8013      	strh	r3, [r2, #0]
	SSD1306.CurrentY = y;
 8000e92:	4a04      	ldr	r2, [pc, #16]	; (8000ea4 <SSD1306_GotoXY+0x28>)
 8000e94:	88bb      	ldrh	r3, [r7, #4]
 8000e96:	8053      	strh	r3, [r2, #2]
}
 8000e98:	bf00      	nop
 8000e9a:	370c      	adds	r7, #12
 8000e9c:	46bd      	mov	sp, r7
 8000e9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ea2:	4770      	bx	lr
 8000ea4:	2000049c 	.word	0x2000049c

08000ea8 <SSD1306_Putc>:

char SSD1306_Putc(char ch, FontDef_t* Font, SSD1306_COLOR_t color) {
 8000ea8:	b580      	push	{r7, lr}
 8000eaa:	b086      	sub	sp, #24
 8000eac:	af00      	add	r7, sp, #0
 8000eae:	4603      	mov	r3, r0
 8000eb0:	6039      	str	r1, [r7, #0]
 8000eb2:	71fb      	strb	r3, [r7, #7]
 8000eb4:	4613      	mov	r3, r2
 8000eb6:	71bb      	strb	r3, [r7, #6]
	uint32_t i, b, j;
	
	/* Check available space in LCD */
	if (
		SSD1306_WIDTH <= (SSD1306.CurrentX + Font->FontWidth) ||
 8000eb8:	4b3a      	ldr	r3, [pc, #232]	; (8000fa4 <SSD1306_Putc+0xfc>)
 8000eba:	881b      	ldrh	r3, [r3, #0]
 8000ebc:	461a      	mov	r2, r3
 8000ebe:	683b      	ldr	r3, [r7, #0]
 8000ec0:	781b      	ldrb	r3, [r3, #0]
 8000ec2:	4413      	add	r3, r2
	if (
 8000ec4:	2b7f      	cmp	r3, #127	; 0x7f
 8000ec6:	dc07      	bgt.n	8000ed8 <SSD1306_Putc+0x30>
		SSD1306_HEIGHT <= (SSD1306.CurrentY + Font->FontHeight)
 8000ec8:	4b36      	ldr	r3, [pc, #216]	; (8000fa4 <SSD1306_Putc+0xfc>)
 8000eca:	885b      	ldrh	r3, [r3, #2]
 8000ecc:	461a      	mov	r2, r3
 8000ece:	683b      	ldr	r3, [r7, #0]
 8000ed0:	785b      	ldrb	r3, [r3, #1]
 8000ed2:	4413      	add	r3, r2
		SSD1306_WIDTH <= (SSD1306.CurrentX + Font->FontWidth) ||
 8000ed4:	2b3f      	cmp	r3, #63	; 0x3f
 8000ed6:	dd01      	ble.n	8000edc <SSD1306_Putc+0x34>
	) {
		/* Error */
		return 0;
 8000ed8:	2300      	movs	r3, #0
 8000eda:	e05e      	b.n	8000f9a <SSD1306_Putc+0xf2>
	}
	
	/* Go through font */
	for (i = 0; i < Font->FontHeight; i++) {
 8000edc:	2300      	movs	r3, #0
 8000ede:	617b      	str	r3, [r7, #20]
 8000ee0:	e04b      	b.n	8000f7a <SSD1306_Putc+0xd2>
		b = Font->data[(ch - 32) * Font->FontHeight + i];
 8000ee2:	683b      	ldr	r3, [r7, #0]
 8000ee4:	685a      	ldr	r2, [r3, #4]
 8000ee6:	79fb      	ldrb	r3, [r7, #7]
 8000ee8:	3b20      	subs	r3, #32
 8000eea:	6839      	ldr	r1, [r7, #0]
 8000eec:	7849      	ldrb	r1, [r1, #1]
 8000eee:	fb01 f303 	mul.w	r3, r1, r3
 8000ef2:	4619      	mov	r1, r3
 8000ef4:	697b      	ldr	r3, [r7, #20]
 8000ef6:	440b      	add	r3, r1
 8000ef8:	005b      	lsls	r3, r3, #1
 8000efa:	4413      	add	r3, r2
 8000efc:	881b      	ldrh	r3, [r3, #0]
 8000efe:	60fb      	str	r3, [r7, #12]
		for (j = 0; j < Font->FontWidth; j++) {
 8000f00:	2300      	movs	r3, #0
 8000f02:	613b      	str	r3, [r7, #16]
 8000f04:	e030      	b.n	8000f68 <SSD1306_Putc+0xc0>
			if ((b << j) & 0x8000) {
 8000f06:	68fa      	ldr	r2, [r7, #12]
 8000f08:	693b      	ldr	r3, [r7, #16]
 8000f0a:	fa02 f303 	lsl.w	r3, r2, r3
 8000f0e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8000f12:	2b00      	cmp	r3, #0
 8000f14:	d010      	beq.n	8000f38 <SSD1306_Putc+0x90>
				SSD1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t) color);
 8000f16:	4b23      	ldr	r3, [pc, #140]	; (8000fa4 <SSD1306_Putc+0xfc>)
 8000f18:	881a      	ldrh	r2, [r3, #0]
 8000f1a:	693b      	ldr	r3, [r7, #16]
 8000f1c:	b29b      	uxth	r3, r3
 8000f1e:	4413      	add	r3, r2
 8000f20:	b298      	uxth	r0, r3
 8000f22:	4b20      	ldr	r3, [pc, #128]	; (8000fa4 <SSD1306_Putc+0xfc>)
 8000f24:	885a      	ldrh	r2, [r3, #2]
 8000f26:	697b      	ldr	r3, [r7, #20]
 8000f28:	b29b      	uxth	r3, r3
 8000f2a:	4413      	add	r3, r2
 8000f2c:	b29b      	uxth	r3, r3
 8000f2e:	79ba      	ldrb	r2, [r7, #6]
 8000f30:	4619      	mov	r1, r3
 8000f32:	f7ff ff43 	bl	8000dbc <SSD1306_DrawPixel>
 8000f36:	e014      	b.n	8000f62 <SSD1306_Putc+0xba>
			} else {
				SSD1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t)!color);
 8000f38:	4b1a      	ldr	r3, [pc, #104]	; (8000fa4 <SSD1306_Putc+0xfc>)
 8000f3a:	881a      	ldrh	r2, [r3, #0]
 8000f3c:	693b      	ldr	r3, [r7, #16]
 8000f3e:	b29b      	uxth	r3, r3
 8000f40:	4413      	add	r3, r2
 8000f42:	b298      	uxth	r0, r3
 8000f44:	4b17      	ldr	r3, [pc, #92]	; (8000fa4 <SSD1306_Putc+0xfc>)
 8000f46:	885a      	ldrh	r2, [r3, #2]
 8000f48:	697b      	ldr	r3, [r7, #20]
 8000f4a:	b29b      	uxth	r3, r3
 8000f4c:	4413      	add	r3, r2
 8000f4e:	b299      	uxth	r1, r3
 8000f50:	79bb      	ldrb	r3, [r7, #6]
 8000f52:	2b00      	cmp	r3, #0
 8000f54:	bf0c      	ite	eq
 8000f56:	2301      	moveq	r3, #1
 8000f58:	2300      	movne	r3, #0
 8000f5a:	b2db      	uxtb	r3, r3
 8000f5c:	461a      	mov	r2, r3
 8000f5e:	f7ff ff2d 	bl	8000dbc <SSD1306_DrawPixel>
		for (j = 0; j < Font->FontWidth; j++) {
 8000f62:	693b      	ldr	r3, [r7, #16]
 8000f64:	3301      	adds	r3, #1
 8000f66:	613b      	str	r3, [r7, #16]
 8000f68:	683b      	ldr	r3, [r7, #0]
 8000f6a:	781b      	ldrb	r3, [r3, #0]
 8000f6c:	461a      	mov	r2, r3
 8000f6e:	693b      	ldr	r3, [r7, #16]
 8000f70:	4293      	cmp	r3, r2
 8000f72:	d3c8      	bcc.n	8000f06 <SSD1306_Putc+0x5e>
	for (i = 0; i < Font->FontHeight; i++) {
 8000f74:	697b      	ldr	r3, [r7, #20]
 8000f76:	3301      	adds	r3, #1
 8000f78:	617b      	str	r3, [r7, #20]
 8000f7a:	683b      	ldr	r3, [r7, #0]
 8000f7c:	785b      	ldrb	r3, [r3, #1]
 8000f7e:	461a      	mov	r2, r3
 8000f80:	697b      	ldr	r3, [r7, #20]
 8000f82:	4293      	cmp	r3, r2
 8000f84:	d3ad      	bcc.n	8000ee2 <SSD1306_Putc+0x3a>
			}
		}
	}
	
	/* Increase pointer */
	SSD1306.CurrentX += Font->FontWidth;
 8000f86:	4b07      	ldr	r3, [pc, #28]	; (8000fa4 <SSD1306_Putc+0xfc>)
 8000f88:	881a      	ldrh	r2, [r3, #0]
 8000f8a:	683b      	ldr	r3, [r7, #0]
 8000f8c:	781b      	ldrb	r3, [r3, #0]
 8000f8e:	b29b      	uxth	r3, r3
 8000f90:	4413      	add	r3, r2
 8000f92:	b29a      	uxth	r2, r3
 8000f94:	4b03      	ldr	r3, [pc, #12]	; (8000fa4 <SSD1306_Putc+0xfc>)
 8000f96:	801a      	strh	r2, [r3, #0]
	
	/* Return character written */
	return ch;
 8000f98:	79fb      	ldrb	r3, [r7, #7]
}
 8000f9a:	4618      	mov	r0, r3
 8000f9c:	3718      	adds	r7, #24
 8000f9e:	46bd      	mov	sp, r7
 8000fa0:	bd80      	pop	{r7, pc}
 8000fa2:	bf00      	nop
 8000fa4:	2000049c 	.word	0x2000049c

08000fa8 <SSD1306_Puts>:

char SSD1306_Puts(char* str, FontDef_t* Font, SSD1306_COLOR_t color) {
 8000fa8:	b580      	push	{r7, lr}
 8000faa:	b084      	sub	sp, #16
 8000fac:	af00      	add	r7, sp, #0
 8000fae:	60f8      	str	r0, [r7, #12]
 8000fb0:	60b9      	str	r1, [r7, #8]
 8000fb2:	4613      	mov	r3, r2
 8000fb4:	71fb      	strb	r3, [r7, #7]
	/* Write characters */
	while (*str) {
 8000fb6:	e012      	b.n	8000fde <SSD1306_Puts+0x36>
		/* Write character by character */
		if (SSD1306_Putc(*str, Font, color) != *str) {
 8000fb8:	68fb      	ldr	r3, [r7, #12]
 8000fba:	781b      	ldrb	r3, [r3, #0]
 8000fbc:	79fa      	ldrb	r2, [r7, #7]
 8000fbe:	68b9      	ldr	r1, [r7, #8]
 8000fc0:	4618      	mov	r0, r3
 8000fc2:	f7ff ff71 	bl	8000ea8 <SSD1306_Putc>
 8000fc6:	4603      	mov	r3, r0
 8000fc8:	461a      	mov	r2, r3
 8000fca:	68fb      	ldr	r3, [r7, #12]
 8000fcc:	781b      	ldrb	r3, [r3, #0]
 8000fce:	429a      	cmp	r2, r3
 8000fd0:	d002      	beq.n	8000fd8 <SSD1306_Puts+0x30>
			/* Return error */
			return *str;
 8000fd2:	68fb      	ldr	r3, [r7, #12]
 8000fd4:	781b      	ldrb	r3, [r3, #0]
 8000fd6:	e008      	b.n	8000fea <SSD1306_Puts+0x42>
		}
		
		/* Increase string pointer */
		str++;
 8000fd8:	68fb      	ldr	r3, [r7, #12]
 8000fda:	3301      	adds	r3, #1
 8000fdc:	60fb      	str	r3, [r7, #12]
	while (*str) {
 8000fde:	68fb      	ldr	r3, [r7, #12]
 8000fe0:	781b      	ldrb	r3, [r3, #0]
 8000fe2:	2b00      	cmp	r3, #0
 8000fe4:	d1e8      	bne.n	8000fb8 <SSD1306_Puts+0x10>
	}
	
	/* Everything OK, zero should be returned */
	return *str;
 8000fe6:	68fb      	ldr	r3, [r7, #12]
 8000fe8:	781b      	ldrb	r3, [r3, #0]
}
 8000fea:	4618      	mov	r0, r3
 8000fec:	3710      	adds	r7, #16
 8000fee:	46bd      	mov	sp, r7
 8000ff0:	bd80      	pop	{r7, pc}
	...

08000ff4 <ssd1306_I2C_Init>:
//  _| |_ / /_| |____ 
// |_____|____|\_____|
//
/////////////////////////////////////////////////////////////////////////////////////////////////////////

void ssd1306_I2C_Init() {
 8000ff4:	b480      	push	{r7}
 8000ff6:	b083      	sub	sp, #12
 8000ff8:	af00      	add	r7, sp, #0
	//MX_I2C1_Init();
	uint32_t p = 250000;
 8000ffa:	4b08      	ldr	r3, [pc, #32]	; (800101c <ssd1306_I2C_Init+0x28>)
 8000ffc:	607b      	str	r3, [r7, #4]
	while(p>0)
 8000ffe:	e002      	b.n	8001006 <ssd1306_I2C_Init+0x12>
		p--;
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	3b01      	subs	r3, #1
 8001004:	607b      	str	r3, [r7, #4]
	while(p>0)
 8001006:	687b      	ldr	r3, [r7, #4]
 8001008:	2b00      	cmp	r3, #0
 800100a:	d1f9      	bne.n	8001000 <ssd1306_I2C_Init+0xc>
	//HAL_I2C_DeInit(&hi2c1);
	//p = 250000;
	//while(p>0)
	//	p--;
	//MX_I2C1_Init();
}
 800100c:	bf00      	nop
 800100e:	bf00      	nop
 8001010:	370c      	adds	r7, #12
 8001012:	46bd      	mov	sp, r7
 8001014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001018:	4770      	bx	lr
 800101a:	bf00      	nop
 800101c:	0003d090 	.word	0x0003d090

08001020 <ssd1306_I2C_WriteMulti>:

void ssd1306_I2C_WriteMulti(uint8_t address, uint8_t reg, uint8_t* data, uint16_t count) {
 8001020:	b590      	push	{r4, r7, lr}
 8001022:	b0c7      	sub	sp, #284	; 0x11c
 8001024:	af02      	add	r7, sp, #8
 8001026:	4604      	mov	r4, r0
 8001028:	4608      	mov	r0, r1
 800102a:	4639      	mov	r1, r7
 800102c:	600a      	str	r2, [r1, #0]
 800102e:	4619      	mov	r1, r3
 8001030:	1dfb      	adds	r3, r7, #7
 8001032:	4622      	mov	r2, r4
 8001034:	701a      	strb	r2, [r3, #0]
 8001036:	1dbb      	adds	r3, r7, #6
 8001038:	4602      	mov	r2, r0
 800103a:	701a      	strb	r2, [r3, #0]
 800103c:	1d3b      	adds	r3, r7, #4
 800103e:	460a      	mov	r2, r1
 8001040:	801a      	strh	r2, [r3, #0]
uint8_t dt[256];
dt[0] = reg;
 8001042:	f107 030c 	add.w	r3, r7, #12
 8001046:	1dba      	adds	r2, r7, #6
 8001048:	7812      	ldrb	r2, [r2, #0]
 800104a:	701a      	strb	r2, [r3, #0]
uint8_t i;
for(i = 0; i < count; i++)
 800104c:	2300      	movs	r3, #0
 800104e:	f887 310f 	strb.w	r3, [r7, #271]	; 0x10f
 8001052:	e010      	b.n	8001076 <ssd1306_I2C_WriteMulti+0x56>
dt[i+1] = data[i];
 8001054:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 8001058:	463a      	mov	r2, r7
 800105a:	6812      	ldr	r2, [r2, #0]
 800105c:	441a      	add	r2, r3
 800105e:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 8001062:	3301      	adds	r3, #1
 8001064:	7811      	ldrb	r1, [r2, #0]
 8001066:	f107 020c 	add.w	r2, r7, #12
 800106a:	54d1      	strb	r1, [r2, r3]
for(i = 0; i < count; i++)
 800106c:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 8001070:	3301      	adds	r3, #1
 8001072:	f887 310f 	strb.w	r3, [r7, #271]	; 0x10f
 8001076:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 800107a:	b29b      	uxth	r3, r3
 800107c:	1d3a      	adds	r2, r7, #4
 800107e:	8812      	ldrh	r2, [r2, #0]
 8001080:	429a      	cmp	r2, r3
 8001082:	d8e7      	bhi.n	8001054 <ssd1306_I2C_WriteMulti+0x34>
HAL_I2C_Master_Transmit(&hi2c1, address, dt, count+1, 10);
 8001084:	1dfb      	adds	r3, r7, #7
 8001086:	781b      	ldrb	r3, [r3, #0]
 8001088:	b299      	uxth	r1, r3
 800108a:	1d3b      	adds	r3, r7, #4
 800108c:	881b      	ldrh	r3, [r3, #0]
 800108e:	3301      	adds	r3, #1
 8001090:	b29b      	uxth	r3, r3
 8001092:	f107 020c 	add.w	r2, r7, #12
 8001096:	200a      	movs	r0, #10
 8001098:	9000      	str	r0, [sp, #0]
 800109a:	4804      	ldr	r0, [pc, #16]	; (80010ac <ssd1306_I2C_WriteMulti+0x8c>)
 800109c:	f001 ff96 	bl	8002fcc <HAL_I2C_Master_Transmit>
}
 80010a0:	bf00      	nop
 80010a2:	f507 778a 	add.w	r7, r7, #276	; 0x114
 80010a6:	46bd      	mov	sp, r7
 80010a8:	bd90      	pop	{r4, r7, pc}
 80010aa:	bf00      	nop
 80010ac:	200004b0 	.word	0x200004b0

080010b0 <ssd1306_I2C_Write>:


void ssd1306_I2C_Write(uint8_t address, uint8_t reg, uint8_t data) {
 80010b0:	b580      	push	{r7, lr}
 80010b2:	b086      	sub	sp, #24
 80010b4:	af02      	add	r7, sp, #8
 80010b6:	4603      	mov	r3, r0
 80010b8:	71fb      	strb	r3, [r7, #7]
 80010ba:	460b      	mov	r3, r1
 80010bc:	71bb      	strb	r3, [r7, #6]
 80010be:	4613      	mov	r3, r2
 80010c0:	717b      	strb	r3, [r7, #5]
	uint8_t dt[2];
	dt[0] = reg;
 80010c2:	79bb      	ldrb	r3, [r7, #6]
 80010c4:	733b      	strb	r3, [r7, #12]
	dt[1] = data;
 80010c6:	797b      	ldrb	r3, [r7, #5]
 80010c8:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Master_Transmit(&hi2c1, address, dt, 2, 10);
 80010ca:	79fb      	ldrb	r3, [r7, #7]
 80010cc:	b299      	uxth	r1, r3
 80010ce:	f107 020c 	add.w	r2, r7, #12
 80010d2:	230a      	movs	r3, #10
 80010d4:	9300      	str	r3, [sp, #0]
 80010d6:	2302      	movs	r3, #2
 80010d8:	4803      	ldr	r0, [pc, #12]	; (80010e8 <ssd1306_I2C_Write+0x38>)
 80010da:	f001 ff77 	bl	8002fcc <HAL_I2C_Master_Transmit>
}
 80010de:	bf00      	nop
 80010e0:	3710      	adds	r7, #16
 80010e2:	46bd      	mov	sp, r7
 80010e4:	bd80      	pop	{r7, pc}
 80010e6:	bf00      	nop
 80010e8:	200004b0 	.word	0x200004b0

080010ec <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80010ec:	b480      	push	{r7}
 80010ee:	b083      	sub	sp, #12
 80010f0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80010f2:	4b0f      	ldr	r3, [pc, #60]	; (8001130 <HAL_MspInit+0x44>)
 80010f4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80010f6:	4a0e      	ldr	r2, [pc, #56]	; (8001130 <HAL_MspInit+0x44>)
 80010f8:	f043 0301 	orr.w	r3, r3, #1
 80010fc:	6613      	str	r3, [r2, #96]	; 0x60
 80010fe:	4b0c      	ldr	r3, [pc, #48]	; (8001130 <HAL_MspInit+0x44>)
 8001100:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001102:	f003 0301 	and.w	r3, r3, #1
 8001106:	607b      	str	r3, [r7, #4]
 8001108:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800110a:	4b09      	ldr	r3, [pc, #36]	; (8001130 <HAL_MspInit+0x44>)
 800110c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800110e:	4a08      	ldr	r2, [pc, #32]	; (8001130 <HAL_MspInit+0x44>)
 8001110:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001114:	6593      	str	r3, [r2, #88]	; 0x58
 8001116:	4b06      	ldr	r3, [pc, #24]	; (8001130 <HAL_MspInit+0x44>)
 8001118:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800111a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800111e:	603b      	str	r3, [r7, #0]
 8001120:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001122:	bf00      	nop
 8001124:	370c      	adds	r7, #12
 8001126:	46bd      	mov	sp, r7
 8001128:	f85d 7b04 	ldr.w	r7, [sp], #4
 800112c:	4770      	bx	lr
 800112e:	bf00      	nop
 8001130:	40021000 	.word	0x40021000

08001134 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001134:	b580      	push	{r7, lr}
 8001136:	b08a      	sub	sp, #40	; 0x28
 8001138:	af00      	add	r7, sp, #0
 800113a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800113c:	f107 0314 	add.w	r3, r7, #20
 8001140:	2200      	movs	r2, #0
 8001142:	601a      	str	r2, [r3, #0]
 8001144:	605a      	str	r2, [r3, #4]
 8001146:	609a      	str	r2, [r3, #8]
 8001148:	60da      	str	r2, [r3, #12]
 800114a:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	681b      	ldr	r3, [r3, #0]
 8001150:	4a15      	ldr	r2, [pc, #84]	; (80011a8 <HAL_ADC_MspInit+0x74>)
 8001152:	4293      	cmp	r3, r2
 8001154:	d123      	bne.n	800119e <HAL_ADC_MspInit+0x6a>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8001156:	4b15      	ldr	r3, [pc, #84]	; (80011ac <HAL_ADC_MspInit+0x78>)
 8001158:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800115a:	4a14      	ldr	r2, [pc, #80]	; (80011ac <HAL_ADC_MspInit+0x78>)
 800115c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001160:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001162:	4b12      	ldr	r3, [pc, #72]	; (80011ac <HAL_ADC_MspInit+0x78>)
 8001164:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001166:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800116a:	613b      	str	r3, [r7, #16]
 800116c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800116e:	4b0f      	ldr	r3, [pc, #60]	; (80011ac <HAL_ADC_MspInit+0x78>)
 8001170:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001172:	4a0e      	ldr	r2, [pc, #56]	; (80011ac <HAL_ADC_MspInit+0x78>)
 8001174:	f043 0304 	orr.w	r3, r3, #4
 8001178:	64d3      	str	r3, [r2, #76]	; 0x4c
 800117a:	4b0c      	ldr	r3, [pc, #48]	; (80011ac <HAL_ADC_MspInit+0x78>)
 800117c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800117e:	f003 0304 	and.w	r3, r3, #4
 8001182:	60fb      	str	r3, [r7, #12]
 8001184:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PC0     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001186:	2301      	movs	r3, #1
 8001188:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 800118a:	230b      	movs	r3, #11
 800118c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800118e:	2300      	movs	r3, #0
 8001190:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001192:	f107 0314 	add.w	r3, r7, #20
 8001196:	4619      	mov	r1, r3
 8001198:	4805      	ldr	r0, [pc, #20]	; (80011b0 <HAL_ADC_MspInit+0x7c>)
 800119a:	f001 fcc5 	bl	8002b28 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 800119e:	bf00      	nop
 80011a0:	3728      	adds	r7, #40	; 0x28
 80011a2:	46bd      	mov	sp, r7
 80011a4:	bd80      	pop	{r7, pc}
 80011a6:	bf00      	nop
 80011a8:	50040000 	.word	0x50040000
 80011ac:	40021000 	.word	0x40021000
 80011b0:	48000800 	.word	0x48000800

080011b4 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80011b4:	b580      	push	{r7, lr}
 80011b6:	b08a      	sub	sp, #40	; 0x28
 80011b8:	af00      	add	r7, sp, #0
 80011ba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011bc:	f107 0314 	add.w	r3, r7, #20
 80011c0:	2200      	movs	r2, #0
 80011c2:	601a      	str	r2, [r3, #0]
 80011c4:	605a      	str	r2, [r3, #4]
 80011c6:	609a      	str	r2, [r3, #8]
 80011c8:	60da      	str	r2, [r3, #12]
 80011ca:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 80011cc:	687b      	ldr	r3, [r7, #4]
 80011ce:	681b      	ldr	r3, [r3, #0]
 80011d0:	4a17      	ldr	r2, [pc, #92]	; (8001230 <HAL_I2C_MspInit+0x7c>)
 80011d2:	4293      	cmp	r3, r2
 80011d4:	d127      	bne.n	8001226 <HAL_I2C_MspInit+0x72>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80011d6:	4b17      	ldr	r3, [pc, #92]	; (8001234 <HAL_I2C_MspInit+0x80>)
 80011d8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80011da:	4a16      	ldr	r2, [pc, #88]	; (8001234 <HAL_I2C_MspInit+0x80>)
 80011dc:	f043 0302 	orr.w	r3, r3, #2
 80011e0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80011e2:	4b14      	ldr	r3, [pc, #80]	; (8001234 <HAL_I2C_MspInit+0x80>)
 80011e4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80011e6:	f003 0302 	and.w	r3, r3, #2
 80011ea:	613b      	str	r3, [r7, #16]
 80011ec:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80011ee:	23c0      	movs	r3, #192	; 0xc0
 80011f0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80011f2:	2312      	movs	r3, #18
 80011f4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80011f6:	2301      	movs	r3, #1
 80011f8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80011fa:	2303      	movs	r3, #3
 80011fc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80011fe:	2304      	movs	r3, #4
 8001200:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001202:	f107 0314 	add.w	r3, r7, #20
 8001206:	4619      	mov	r1, r3
 8001208:	480b      	ldr	r0, [pc, #44]	; (8001238 <HAL_I2C_MspInit+0x84>)
 800120a:	f001 fc8d 	bl	8002b28 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800120e:	4b09      	ldr	r3, [pc, #36]	; (8001234 <HAL_I2C_MspInit+0x80>)
 8001210:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001212:	4a08      	ldr	r2, [pc, #32]	; (8001234 <HAL_I2C_MspInit+0x80>)
 8001214:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001218:	6593      	str	r3, [r2, #88]	; 0x58
 800121a:	4b06      	ldr	r3, [pc, #24]	; (8001234 <HAL_I2C_MspInit+0x80>)
 800121c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800121e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001222:	60fb      	str	r3, [r7, #12]
 8001224:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8001226:	bf00      	nop
 8001228:	3728      	adds	r7, #40	; 0x28
 800122a:	46bd      	mov	sp, r7
 800122c:	bd80      	pop	{r7, pc}
 800122e:	bf00      	nop
 8001230:	40005400 	.word	0x40005400
 8001234:	40021000 	.word	0x40021000
 8001238:	48000400 	.word	0x48000400

0800123c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800123c:	b580      	push	{r7, lr}
 800123e:	b08a      	sub	sp, #40	; 0x28
 8001240:	af00      	add	r7, sp, #0
 8001242:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001244:	f107 0314 	add.w	r3, r7, #20
 8001248:	2200      	movs	r2, #0
 800124a:	601a      	str	r2, [r3, #0]
 800124c:	605a      	str	r2, [r3, #4]
 800124e:	609a      	str	r2, [r3, #8]
 8001250:	60da      	str	r2, [r3, #12]
 8001252:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	681b      	ldr	r3, [r3, #0]
 8001258:	4a17      	ldr	r2, [pc, #92]	; (80012b8 <HAL_UART_MspInit+0x7c>)
 800125a:	4293      	cmp	r3, r2
 800125c:	d128      	bne.n	80012b0 <HAL_UART_MspInit+0x74>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800125e:	4b17      	ldr	r3, [pc, #92]	; (80012bc <HAL_UART_MspInit+0x80>)
 8001260:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001262:	4a16      	ldr	r2, [pc, #88]	; (80012bc <HAL_UART_MspInit+0x80>)
 8001264:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001268:	6593      	str	r3, [r2, #88]	; 0x58
 800126a:	4b14      	ldr	r3, [pc, #80]	; (80012bc <HAL_UART_MspInit+0x80>)
 800126c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800126e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001272:	613b      	str	r3, [r7, #16]
 8001274:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001276:	4b11      	ldr	r3, [pc, #68]	; (80012bc <HAL_UART_MspInit+0x80>)
 8001278:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800127a:	4a10      	ldr	r2, [pc, #64]	; (80012bc <HAL_UART_MspInit+0x80>)
 800127c:	f043 0301 	orr.w	r3, r3, #1
 8001280:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001282:	4b0e      	ldr	r3, [pc, #56]	; (80012bc <HAL_UART_MspInit+0x80>)
 8001284:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001286:	f003 0301 	and.w	r3, r3, #1
 800128a:	60fb      	str	r3, [r7, #12]
 800128c:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 800128e:	230c      	movs	r3, #12
 8001290:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001292:	2302      	movs	r3, #2
 8001294:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001296:	2300      	movs	r3, #0
 8001298:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800129a:	2303      	movs	r3, #3
 800129c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800129e:	2307      	movs	r3, #7
 80012a0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80012a2:	f107 0314 	add.w	r3, r7, #20
 80012a6:	4619      	mov	r1, r3
 80012a8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80012ac:	f001 fc3c 	bl	8002b28 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80012b0:	bf00      	nop
 80012b2:	3728      	adds	r7, #40	; 0x28
 80012b4:	46bd      	mov	sp, r7
 80012b6:	bd80      	pop	{r7, pc}
 80012b8:	40004400 	.word	0x40004400
 80012bc:	40021000 	.word	0x40021000

080012c0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80012c0:	b480      	push	{r7}
 80012c2:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80012c4:	bf00      	nop
 80012c6:	46bd      	mov	sp, r7
 80012c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012cc:	4770      	bx	lr

080012ce <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80012ce:	b480      	push	{r7}
 80012d0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80012d2:	e7fe      	b.n	80012d2 <HardFault_Handler+0x4>

080012d4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80012d4:	b480      	push	{r7}
 80012d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80012d8:	e7fe      	b.n	80012d8 <MemManage_Handler+0x4>

080012da <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80012da:	b480      	push	{r7}
 80012dc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80012de:	e7fe      	b.n	80012de <BusFault_Handler+0x4>

080012e0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80012e0:	b480      	push	{r7}
 80012e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80012e4:	e7fe      	b.n	80012e4 <UsageFault_Handler+0x4>

080012e6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80012e6:	b480      	push	{r7}
 80012e8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80012ea:	bf00      	nop
 80012ec:	46bd      	mov	sp, r7
 80012ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012f2:	4770      	bx	lr

080012f4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80012f4:	b480      	push	{r7}
 80012f6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80012f8:	bf00      	nop
 80012fa:	46bd      	mov	sp, r7
 80012fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001300:	4770      	bx	lr

08001302 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001302:	b480      	push	{r7}
 8001304:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001306:	bf00      	nop
 8001308:	46bd      	mov	sp, r7
 800130a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800130e:	4770      	bx	lr

08001310 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001310:	b580      	push	{r7, lr}
 8001312:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001314:	f000 f8f4 	bl	8001500 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001318:	bf00      	nop
 800131a:	bd80      	pop	{r7, pc}

0800131c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800131c:	b580      	push	{r7, lr}
 800131e:	b086      	sub	sp, #24
 8001320:	af00      	add	r7, sp, #0
 8001322:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001324:	4a14      	ldr	r2, [pc, #80]	; (8001378 <_sbrk+0x5c>)
 8001326:	4b15      	ldr	r3, [pc, #84]	; (800137c <_sbrk+0x60>)
 8001328:	1ad3      	subs	r3, r2, r3
 800132a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800132c:	697b      	ldr	r3, [r7, #20]
 800132e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initalize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001330:	4b13      	ldr	r3, [pc, #76]	; (8001380 <_sbrk+0x64>)
 8001332:	681b      	ldr	r3, [r3, #0]
 8001334:	2b00      	cmp	r3, #0
 8001336:	d102      	bne.n	800133e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001338:	4b11      	ldr	r3, [pc, #68]	; (8001380 <_sbrk+0x64>)
 800133a:	4a12      	ldr	r2, [pc, #72]	; (8001384 <_sbrk+0x68>)
 800133c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800133e:	4b10      	ldr	r3, [pc, #64]	; (8001380 <_sbrk+0x64>)
 8001340:	681a      	ldr	r2, [r3, #0]
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	4413      	add	r3, r2
 8001346:	693a      	ldr	r2, [r7, #16]
 8001348:	429a      	cmp	r2, r3
 800134a:	d207      	bcs.n	800135c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800134c:	f004 fa20 	bl	8005790 <__errno>
 8001350:	4603      	mov	r3, r0
 8001352:	220c      	movs	r2, #12
 8001354:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001356:	f04f 33ff 	mov.w	r3, #4294967295
 800135a:	e009      	b.n	8001370 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800135c:	4b08      	ldr	r3, [pc, #32]	; (8001380 <_sbrk+0x64>)
 800135e:	681b      	ldr	r3, [r3, #0]
 8001360:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001362:	4b07      	ldr	r3, [pc, #28]	; (8001380 <_sbrk+0x64>)
 8001364:	681a      	ldr	r2, [r3, #0]
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	4413      	add	r3, r2
 800136a:	4a05      	ldr	r2, [pc, #20]	; (8001380 <_sbrk+0x64>)
 800136c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800136e:	68fb      	ldr	r3, [r7, #12]
}
 8001370:	4618      	mov	r0, r3
 8001372:	3718      	adds	r7, #24
 8001374:	46bd      	mov	sp, r7
 8001376:	bd80      	pop	{r7, pc}
 8001378:	20018000 	.word	0x20018000
 800137c:	00000400 	.word	0x00000400
 8001380:	200004a4 	.word	0x200004a4
 8001384:	20000600 	.word	0x20000600

08001388 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8001388:	b480      	push	{r7}
 800138a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800138c:	4b17      	ldr	r3, [pc, #92]	; (80013ec <SystemInit+0x64>)
 800138e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001392:	4a16      	ldr	r2, [pc, #88]	; (80013ec <SystemInit+0x64>)
 8001394:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001398:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 800139c:	4b14      	ldr	r3, [pc, #80]	; (80013f0 <SystemInit+0x68>)
 800139e:	681b      	ldr	r3, [r3, #0]
 80013a0:	4a13      	ldr	r2, [pc, #76]	; (80013f0 <SystemInit+0x68>)
 80013a2:	f043 0301 	orr.w	r3, r3, #1
 80013a6:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 80013a8:	4b11      	ldr	r3, [pc, #68]	; (80013f0 <SystemInit+0x68>)
 80013aa:	2200      	movs	r2, #0
 80013ac:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 80013ae:	4b10      	ldr	r3, [pc, #64]	; (80013f0 <SystemInit+0x68>)
 80013b0:	681b      	ldr	r3, [r3, #0]
 80013b2:	4a0f      	ldr	r2, [pc, #60]	; (80013f0 <SystemInit+0x68>)
 80013b4:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 80013b8:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 80013bc:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 80013be:	4b0c      	ldr	r3, [pc, #48]	; (80013f0 <SystemInit+0x68>)
 80013c0:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80013c4:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80013c6:	4b0a      	ldr	r3, [pc, #40]	; (80013f0 <SystemInit+0x68>)
 80013c8:	681b      	ldr	r3, [r3, #0]
 80013ca:	4a09      	ldr	r2, [pc, #36]	; (80013f0 <SystemInit+0x68>)
 80013cc:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80013d0:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 80013d2:	4b07      	ldr	r3, [pc, #28]	; (80013f0 <SystemInit+0x68>)
 80013d4:	2200      	movs	r2, #0
 80013d6:	619a      	str	r2, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80013d8:	4b04      	ldr	r3, [pc, #16]	; (80013ec <SystemInit+0x64>)
 80013da:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80013de:	609a      	str	r2, [r3, #8]
#endif
}
 80013e0:	bf00      	nop
 80013e2:	46bd      	mov	sp, r7
 80013e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013e8:	4770      	bx	lr
 80013ea:	bf00      	nop
 80013ec:	e000ed00 	.word	0xe000ed00
 80013f0:	40021000 	.word	0x40021000

080013f4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80013f4:	f8df d034 	ldr.w	sp, [pc, #52]	; 800142c <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80013f8:	f7ff ffc6 	bl	8001388 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 80013fc:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 80013fe:	e003      	b.n	8001408 <LoopCopyDataInit>

08001400 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8001400:	4b0b      	ldr	r3, [pc, #44]	; (8001430 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8001402:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8001404:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8001406:	3104      	adds	r1, #4

08001408 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8001408:	480a      	ldr	r0, [pc, #40]	; (8001434 <LoopForever+0xa>)
	ldr	r3, =_edata
 800140a:	4b0b      	ldr	r3, [pc, #44]	; (8001438 <LoopForever+0xe>)
	adds	r2, r0, r1
 800140c:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 800140e:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8001410:	d3f6      	bcc.n	8001400 <CopyDataInit>
	ldr	r2, =_sbss
 8001412:	4a0a      	ldr	r2, [pc, #40]	; (800143c <LoopForever+0x12>)
	b	LoopFillZerobss
 8001414:	e002      	b.n	800141c <LoopFillZerobss>

08001416 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8001416:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8001418:	f842 3b04 	str.w	r3, [r2], #4

0800141c <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 800141c:	4b08      	ldr	r3, [pc, #32]	; (8001440 <LoopForever+0x16>)
	cmp	r2, r3
 800141e:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8001420:	d3f9      	bcc.n	8001416 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001422:	f004 f9bb 	bl	800579c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001426:	f7ff f8a7 	bl	8000578 <main>

0800142a <LoopForever>:

LoopForever:
    b LoopForever
 800142a:	e7fe      	b.n	800142a <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 800142c:	20018000 	.word	0x20018000
	ldr	r3, =_sidata
 8001430:	08006e80 	.word	0x08006e80
	ldr	r0, =_sdata
 8001434:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8001438:	2000007c 	.word	0x2000007c
	ldr	r2, =_sbss
 800143c:	2000007c 	.word	0x2000007c
	ldr	r3, = _ebss
 8001440:	200005fc 	.word	0x200005fc

08001444 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001444:	e7fe      	b.n	8001444 <ADC1_2_IRQHandler>
	...

08001448 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001448:	b580      	push	{r7, lr}
 800144a:	b082      	sub	sp, #8
 800144c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800144e:	2300      	movs	r3, #0
 8001450:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001452:	4b0c      	ldr	r3, [pc, #48]	; (8001484 <HAL_Init+0x3c>)
 8001454:	681b      	ldr	r3, [r3, #0]
 8001456:	4a0b      	ldr	r2, [pc, #44]	; (8001484 <HAL_Init+0x3c>)
 8001458:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800145c:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800145e:	2003      	movs	r0, #3
 8001460:	f001 fb2e 	bl	8002ac0 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001464:	2000      	movs	r0, #0
 8001466:	f000 f80f 	bl	8001488 <HAL_InitTick>
 800146a:	4603      	mov	r3, r0
 800146c:	2b00      	cmp	r3, #0
 800146e:	d002      	beq.n	8001476 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8001470:	2301      	movs	r3, #1
 8001472:	71fb      	strb	r3, [r7, #7]
 8001474:	e001      	b.n	800147a <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001476:	f7ff fe39 	bl	80010ec <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800147a:	79fb      	ldrb	r3, [r7, #7]
}
 800147c:	4618      	mov	r0, r3
 800147e:	3708      	adds	r7, #8
 8001480:	46bd      	mov	sp, r7
 8001482:	bd80      	pop	{r7, pc}
 8001484:	40022000 	.word	0x40022000

08001488 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001488:	b580      	push	{r7, lr}
 800148a:	b084      	sub	sp, #16
 800148c:	af00      	add	r7, sp, #0
 800148e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001490:	2300      	movs	r3, #0
 8001492:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8001494:	4b17      	ldr	r3, [pc, #92]	; (80014f4 <HAL_InitTick+0x6c>)
 8001496:	781b      	ldrb	r3, [r3, #0]
 8001498:	2b00      	cmp	r3, #0
 800149a:	d023      	beq.n	80014e4 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 800149c:	4b16      	ldr	r3, [pc, #88]	; (80014f8 <HAL_InitTick+0x70>)
 800149e:	681a      	ldr	r2, [r3, #0]
 80014a0:	4b14      	ldr	r3, [pc, #80]	; (80014f4 <HAL_InitTick+0x6c>)
 80014a2:	781b      	ldrb	r3, [r3, #0]
 80014a4:	4619      	mov	r1, r3
 80014a6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80014aa:	fbb3 f3f1 	udiv	r3, r3, r1
 80014ae:	fbb2 f3f3 	udiv	r3, r2, r3
 80014b2:	4618      	mov	r0, r3
 80014b4:	f001 fb2b 	bl	8002b0e <HAL_SYSTICK_Config>
 80014b8:	4603      	mov	r3, r0
 80014ba:	2b00      	cmp	r3, #0
 80014bc:	d10f      	bne.n	80014de <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	2b0f      	cmp	r3, #15
 80014c2:	d809      	bhi.n	80014d8 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80014c4:	2200      	movs	r2, #0
 80014c6:	6879      	ldr	r1, [r7, #4]
 80014c8:	f04f 30ff 	mov.w	r0, #4294967295
 80014cc:	f001 fb03 	bl	8002ad6 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80014d0:	4a0a      	ldr	r2, [pc, #40]	; (80014fc <HAL_InitTick+0x74>)
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	6013      	str	r3, [r2, #0]
 80014d6:	e007      	b.n	80014e8 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 80014d8:	2301      	movs	r3, #1
 80014da:	73fb      	strb	r3, [r7, #15]
 80014dc:	e004      	b.n	80014e8 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 80014de:	2301      	movs	r3, #1
 80014e0:	73fb      	strb	r3, [r7, #15]
 80014e2:	e001      	b.n	80014e8 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 80014e4:	2301      	movs	r3, #1
 80014e6:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80014e8:	7bfb      	ldrb	r3, [r7, #15]
}
 80014ea:	4618      	mov	r0, r3
 80014ec:	3710      	adds	r7, #16
 80014ee:	46bd      	mov	sp, r7
 80014f0:	bd80      	pop	{r7, pc}
 80014f2:	bf00      	nop
 80014f4:	20000014 	.word	0x20000014
 80014f8:	2000000c 	.word	0x2000000c
 80014fc:	20000010 	.word	0x20000010

08001500 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001500:	b480      	push	{r7}
 8001502:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001504:	4b06      	ldr	r3, [pc, #24]	; (8001520 <HAL_IncTick+0x20>)
 8001506:	781b      	ldrb	r3, [r3, #0]
 8001508:	461a      	mov	r2, r3
 800150a:	4b06      	ldr	r3, [pc, #24]	; (8001524 <HAL_IncTick+0x24>)
 800150c:	681b      	ldr	r3, [r3, #0]
 800150e:	4413      	add	r3, r2
 8001510:	4a04      	ldr	r2, [pc, #16]	; (8001524 <HAL_IncTick+0x24>)
 8001512:	6013      	str	r3, [r2, #0]
}
 8001514:	bf00      	nop
 8001516:	46bd      	mov	sp, r7
 8001518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800151c:	4770      	bx	lr
 800151e:	bf00      	nop
 8001520:	20000014 	.word	0x20000014
 8001524:	200005e8 	.word	0x200005e8

08001528 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001528:	b480      	push	{r7}
 800152a:	af00      	add	r7, sp, #0
  return uwTick;
 800152c:	4b03      	ldr	r3, [pc, #12]	; (800153c <HAL_GetTick+0x14>)
 800152e:	681b      	ldr	r3, [r3, #0]
}
 8001530:	4618      	mov	r0, r3
 8001532:	46bd      	mov	sp, r7
 8001534:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001538:	4770      	bx	lr
 800153a:	bf00      	nop
 800153c:	200005e8 	.word	0x200005e8

08001540 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001540:	b580      	push	{r7, lr}
 8001542:	b084      	sub	sp, #16
 8001544:	af00      	add	r7, sp, #0
 8001546:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001548:	f7ff ffee 	bl	8001528 <HAL_GetTick>
 800154c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001552:	68fb      	ldr	r3, [r7, #12]
 8001554:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001558:	d005      	beq.n	8001566 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 800155a:	4b0a      	ldr	r3, [pc, #40]	; (8001584 <HAL_Delay+0x44>)
 800155c:	781b      	ldrb	r3, [r3, #0]
 800155e:	461a      	mov	r2, r3
 8001560:	68fb      	ldr	r3, [r7, #12]
 8001562:	4413      	add	r3, r2
 8001564:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001566:	bf00      	nop
 8001568:	f7ff ffde 	bl	8001528 <HAL_GetTick>
 800156c:	4602      	mov	r2, r0
 800156e:	68bb      	ldr	r3, [r7, #8]
 8001570:	1ad3      	subs	r3, r2, r3
 8001572:	68fa      	ldr	r2, [r7, #12]
 8001574:	429a      	cmp	r2, r3
 8001576:	d8f7      	bhi.n	8001568 <HAL_Delay+0x28>
  {
  }
}
 8001578:	bf00      	nop
 800157a:	bf00      	nop
 800157c:	3710      	adds	r7, #16
 800157e:	46bd      	mov	sp, r7
 8001580:	bd80      	pop	{r7, pc}
 8001582:	bf00      	nop
 8001584:	20000014 	.word	0x20000014

08001588 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8001588:	b480      	push	{r7}
 800158a:	b083      	sub	sp, #12
 800158c:	af00      	add	r7, sp, #0
 800158e:	6078      	str	r0, [r7, #4]
 8001590:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	689b      	ldr	r3, [r3, #8]
 8001596:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 800159a:	683b      	ldr	r3, [r7, #0]
 800159c:	431a      	orrs	r2, r3
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	609a      	str	r2, [r3, #8]
}
 80015a2:	bf00      	nop
 80015a4:	370c      	adds	r7, #12
 80015a6:	46bd      	mov	sp, r7
 80015a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ac:	4770      	bx	lr

080015ae <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 80015ae:	b480      	push	{r7}
 80015b0:	b083      	sub	sp, #12
 80015b2:	af00      	add	r7, sp, #0
 80015b4:	6078      	str	r0, [r7, #4]
 80015b6:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	689b      	ldr	r3, [r3, #8]
 80015bc:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 80015c0:	683b      	ldr	r3, [r7, #0]
 80015c2:	431a      	orrs	r2, r3
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	609a      	str	r2, [r3, #8]
}
 80015c8:	bf00      	nop
 80015ca:	370c      	adds	r7, #12
 80015cc:	46bd      	mov	sp, r7
 80015ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015d2:	4770      	bx	lr

080015d4 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 80015d4:	b480      	push	{r7}
 80015d6:	b083      	sub	sp, #12
 80015d8:	af00      	add	r7, sp, #0
 80015da:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	689b      	ldr	r3, [r3, #8]
 80015e0:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 80015e4:	4618      	mov	r0, r3
 80015e6:	370c      	adds	r7, #12
 80015e8:	46bd      	mov	sp, r7
 80015ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ee:	4770      	bx	lr

080015f0 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 80015f0:	b480      	push	{r7}
 80015f2:	b087      	sub	sp, #28
 80015f4:	af00      	add	r7, sp, #0
 80015f6:	60f8      	str	r0, [r7, #12]
 80015f8:	60b9      	str	r1, [r7, #8]
 80015fa:	607a      	str	r2, [r7, #4]
 80015fc:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80015fe:	68fb      	ldr	r3, [r7, #12]
 8001600:	3360      	adds	r3, #96	; 0x60
 8001602:	461a      	mov	r2, r3
 8001604:	68bb      	ldr	r3, [r7, #8]
 8001606:	009b      	lsls	r3, r3, #2
 8001608:	4413      	add	r3, r2
 800160a:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800160c:	697b      	ldr	r3, [r7, #20]
 800160e:	681a      	ldr	r2, [r3, #0]
 8001610:	4b08      	ldr	r3, [pc, #32]	; (8001634 <LL_ADC_SetOffset+0x44>)
 8001612:	4013      	ands	r3, r2
 8001614:	687a      	ldr	r2, [r7, #4]
 8001616:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 800161a:	683a      	ldr	r2, [r7, #0]
 800161c:	430a      	orrs	r2, r1
 800161e:	4313      	orrs	r3, r2
 8001620:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8001624:	697b      	ldr	r3, [r7, #20]
 8001626:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8001628:	bf00      	nop
 800162a:	371c      	adds	r7, #28
 800162c:	46bd      	mov	sp, r7
 800162e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001632:	4770      	bx	lr
 8001634:	03fff000 	.word	0x03fff000

08001638 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8001638:	b480      	push	{r7}
 800163a:	b085      	sub	sp, #20
 800163c:	af00      	add	r7, sp, #0
 800163e:	6078      	str	r0, [r7, #4]
 8001640:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001642:	687b      	ldr	r3, [r7, #4]
 8001644:	3360      	adds	r3, #96	; 0x60
 8001646:	461a      	mov	r2, r3
 8001648:	683b      	ldr	r3, [r7, #0]
 800164a:	009b      	lsls	r3, r3, #2
 800164c:	4413      	add	r3, r2
 800164e:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8001650:	68fb      	ldr	r3, [r7, #12]
 8001652:	681b      	ldr	r3, [r3, #0]
 8001654:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 8001658:	4618      	mov	r0, r3
 800165a:	3714      	adds	r7, #20
 800165c:	46bd      	mov	sp, r7
 800165e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001662:	4770      	bx	lr

08001664 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8001664:	b480      	push	{r7}
 8001666:	b087      	sub	sp, #28
 8001668:	af00      	add	r7, sp, #0
 800166a:	60f8      	str	r0, [r7, #12]
 800166c:	60b9      	str	r1, [r7, #8]
 800166e:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001670:	68fb      	ldr	r3, [r7, #12]
 8001672:	3360      	adds	r3, #96	; 0x60
 8001674:	461a      	mov	r2, r3
 8001676:	68bb      	ldr	r3, [r7, #8]
 8001678:	009b      	lsls	r3, r3, #2
 800167a:	4413      	add	r3, r2
 800167c:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800167e:	697b      	ldr	r3, [r7, #20]
 8001680:	681b      	ldr	r3, [r3, #0]
 8001682:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	431a      	orrs	r2, r3
 800168a:	697b      	ldr	r3, [r7, #20]
 800168c:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 800168e:	bf00      	nop
 8001690:	371c      	adds	r7, #28
 8001692:	46bd      	mov	sp, r7
 8001694:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001698:	4770      	bx	lr

0800169a <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 800169a:	b480      	push	{r7}
 800169c:	b083      	sub	sp, #12
 800169e:	af00      	add	r7, sp, #0
 80016a0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	68db      	ldr	r3, [r3, #12]
 80016a6:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80016aa:	2b00      	cmp	r3, #0
 80016ac:	d101      	bne.n	80016b2 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 80016ae:	2301      	movs	r3, #1
 80016b0:	e000      	b.n	80016b4 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 80016b2:	2300      	movs	r3, #0
}
 80016b4:	4618      	mov	r0, r3
 80016b6:	370c      	adds	r7, #12
 80016b8:	46bd      	mov	sp, r7
 80016ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016be:	4770      	bx	lr

080016c0 <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80016c0:	b480      	push	{r7}
 80016c2:	b087      	sub	sp, #28
 80016c4:	af00      	add	r7, sp, #0
 80016c6:	60f8      	str	r0, [r7, #12]
 80016c8:	60b9      	str	r1, [r7, #8]
 80016ca:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 80016cc:	68fb      	ldr	r3, [r7, #12]
 80016ce:	3330      	adds	r3, #48	; 0x30
 80016d0:	461a      	mov	r2, r3
 80016d2:	68bb      	ldr	r3, [r7, #8]
 80016d4:	0a1b      	lsrs	r3, r3, #8
 80016d6:	009b      	lsls	r3, r3, #2
 80016d8:	f003 030c 	and.w	r3, r3, #12
 80016dc:	4413      	add	r3, r2
 80016de:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80016e0:	697b      	ldr	r3, [r7, #20]
 80016e2:	681a      	ldr	r2, [r3, #0]
 80016e4:	68bb      	ldr	r3, [r7, #8]
 80016e6:	f003 031f 	and.w	r3, r3, #31
 80016ea:	211f      	movs	r1, #31
 80016ec:	fa01 f303 	lsl.w	r3, r1, r3
 80016f0:	43db      	mvns	r3, r3
 80016f2:	401a      	ands	r2, r3
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	0e9b      	lsrs	r3, r3, #26
 80016f8:	f003 011f 	and.w	r1, r3, #31
 80016fc:	68bb      	ldr	r3, [r7, #8]
 80016fe:	f003 031f 	and.w	r3, r3, #31
 8001702:	fa01 f303 	lsl.w	r3, r1, r3
 8001706:	431a      	orrs	r2, r3
 8001708:	697b      	ldr	r3, [r7, #20]
 800170a:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 800170c:	bf00      	nop
 800170e:	371c      	adds	r7, #28
 8001710:	46bd      	mov	sp, r7
 8001712:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001716:	4770      	bx	lr

08001718 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8001718:	b480      	push	{r7}
 800171a:	b087      	sub	sp, #28
 800171c:	af00      	add	r7, sp, #0
 800171e:	60f8      	str	r0, [r7, #12]
 8001720:	60b9      	str	r1, [r7, #8]
 8001722:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8001724:	68fb      	ldr	r3, [r7, #12]
 8001726:	3314      	adds	r3, #20
 8001728:	461a      	mov	r2, r3
 800172a:	68bb      	ldr	r3, [r7, #8]
 800172c:	0e5b      	lsrs	r3, r3, #25
 800172e:	009b      	lsls	r3, r3, #2
 8001730:	f003 0304 	and.w	r3, r3, #4
 8001734:	4413      	add	r3, r2
 8001736:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001738:	697b      	ldr	r3, [r7, #20]
 800173a:	681a      	ldr	r2, [r3, #0]
 800173c:	68bb      	ldr	r3, [r7, #8]
 800173e:	0d1b      	lsrs	r3, r3, #20
 8001740:	f003 031f 	and.w	r3, r3, #31
 8001744:	2107      	movs	r1, #7
 8001746:	fa01 f303 	lsl.w	r3, r1, r3
 800174a:	43db      	mvns	r3, r3
 800174c:	401a      	ands	r2, r3
 800174e:	68bb      	ldr	r3, [r7, #8]
 8001750:	0d1b      	lsrs	r3, r3, #20
 8001752:	f003 031f 	and.w	r3, r3, #31
 8001756:	6879      	ldr	r1, [r7, #4]
 8001758:	fa01 f303 	lsl.w	r3, r1, r3
 800175c:	431a      	orrs	r2, r3
 800175e:	697b      	ldr	r3, [r7, #20]
 8001760:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8001762:	bf00      	nop
 8001764:	371c      	adds	r7, #28
 8001766:	46bd      	mov	sp, r7
 8001768:	f85d 7b04 	ldr.w	r7, [sp], #4
 800176c:	4770      	bx	lr
	...

08001770 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8001770:	b480      	push	{r7}
 8001772:	b085      	sub	sp, #20
 8001774:	af00      	add	r7, sp, #0
 8001776:	60f8      	str	r0, [r7, #12]
 8001778:	60b9      	str	r1, [r7, #8]
 800177a:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 800177c:	68fb      	ldr	r3, [r7, #12]
 800177e:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8001782:	68bb      	ldr	r3, [r7, #8]
 8001784:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001788:	43db      	mvns	r3, r3
 800178a:	401a      	ands	r2, r3
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	f003 0318 	and.w	r3, r3, #24
 8001792:	4908      	ldr	r1, [pc, #32]	; (80017b4 <LL_ADC_SetChannelSingleDiff+0x44>)
 8001794:	40d9      	lsrs	r1, r3
 8001796:	68bb      	ldr	r3, [r7, #8]
 8001798:	400b      	ands	r3, r1
 800179a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800179e:	431a      	orrs	r2, r3
 80017a0:	68fb      	ldr	r3, [r7, #12]
 80017a2:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 80017a6:	bf00      	nop
 80017a8:	3714      	adds	r7, #20
 80017aa:	46bd      	mov	sp, r7
 80017ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017b0:	4770      	bx	lr
 80017b2:	bf00      	nop
 80017b4:	0007ffff 	.word	0x0007ffff

080017b8 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(ADC_Common_TypeDef *ADCxy_COMMON)
{
 80017b8:	b480      	push	{r7}
 80017ba:	b083      	sub	sp, #12
 80017bc:	af00      	add	r7, sp, #0
 80017be:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	689b      	ldr	r3, [r3, #8]
 80017c4:	f003 031f 	and.w	r3, r3, #31
}
 80017c8:	4618      	mov	r0, r3
 80017ca:	370c      	adds	r7, #12
 80017cc:	46bd      	mov	sp, r7
 80017ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017d2:	4770      	bx	lr

080017d4 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(ADC_Common_TypeDef *ADCxy_COMMON)
{
 80017d4:	b480      	push	{r7}
 80017d6:	b083      	sub	sp, #12
 80017d8:	af00      	add	r7, sp, #0
 80017da:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	689b      	ldr	r3, [r3, #8]
 80017e0:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
}
 80017e4:	4618      	mov	r0, r3
 80017e6:	370c      	adds	r7, #12
 80017e8:	46bd      	mov	sp, r7
 80017ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ee:	4770      	bx	lr

080017f0 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 80017f0:	b480      	push	{r7}
 80017f2:	b083      	sub	sp, #12
 80017f4:	af00      	add	r7, sp, #0
 80017f6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	689b      	ldr	r3, [r3, #8]
 80017fc:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8001800:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001804:	687a      	ldr	r2, [r7, #4]
 8001806:	6093      	str	r3, [r2, #8]
}
 8001808:	bf00      	nop
 800180a:	370c      	adds	r7, #12
 800180c:	46bd      	mov	sp, r7
 800180e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001812:	4770      	bx	lr

08001814 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 8001814:	b480      	push	{r7}
 8001816:	b083      	sub	sp, #12
 8001818:	af00      	add	r7, sp, #0
 800181a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	689b      	ldr	r3, [r3, #8]
 8001820:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8001824:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8001828:	d101      	bne.n	800182e <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 800182a:	2301      	movs	r3, #1
 800182c:	e000      	b.n	8001830 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 800182e:	2300      	movs	r3, #0
}
 8001830:	4618      	mov	r0, r3
 8001832:	370c      	adds	r7, #12
 8001834:	46bd      	mov	sp, r7
 8001836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800183a:	4770      	bx	lr

0800183c <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 800183c:	b480      	push	{r7}
 800183e:	b083      	sub	sp, #12
 8001840:	af00      	add	r7, sp, #0
 8001842:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	689b      	ldr	r3, [r3, #8]
 8001848:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 800184c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001850:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8001858:	bf00      	nop
 800185a:	370c      	adds	r7, #12
 800185c:	46bd      	mov	sp, r7
 800185e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001862:	4770      	bx	lr

08001864 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8001864:	b480      	push	{r7}
 8001866:	b083      	sub	sp, #12
 8001868:	af00      	add	r7, sp, #0
 800186a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	689b      	ldr	r3, [r3, #8]
 8001870:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001874:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8001878:	d101      	bne.n	800187e <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 800187a:	2301      	movs	r3, #1
 800187c:	e000      	b.n	8001880 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 800187e:	2300      	movs	r3, #0
}
 8001880:	4618      	mov	r0, r3
 8001882:	370c      	adds	r7, #12
 8001884:	46bd      	mov	sp, r7
 8001886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800188a:	4770      	bx	lr

0800188c <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 800188c:	b480      	push	{r7}
 800188e:	b083      	sub	sp, #12
 8001890:	af00      	add	r7, sp, #0
 8001892:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	689b      	ldr	r3, [r3, #8]
 8001898:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800189c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80018a0:	f043 0201 	orr.w	r2, r3, #1
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 80018a8:	bf00      	nop
 80018aa:	370c      	adds	r7, #12
 80018ac:	46bd      	mov	sp, r7
 80018ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018b2:	4770      	bx	lr

080018b4 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 80018b4:	b480      	push	{r7}
 80018b6:	b083      	sub	sp, #12
 80018b8:	af00      	add	r7, sp, #0
 80018ba:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	689b      	ldr	r3, [r3, #8]
 80018c0:	f003 0301 	and.w	r3, r3, #1
 80018c4:	2b01      	cmp	r3, #1
 80018c6:	d101      	bne.n	80018cc <LL_ADC_IsEnabled+0x18>
 80018c8:	2301      	movs	r3, #1
 80018ca:	e000      	b.n	80018ce <LL_ADC_IsEnabled+0x1a>
 80018cc:	2300      	movs	r3, #0
}
 80018ce:	4618      	mov	r0, r3
 80018d0:	370c      	adds	r7, #12
 80018d2:	46bd      	mov	sp, r7
 80018d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018d8:	4770      	bx	lr

080018da <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 80018da:	b480      	push	{r7}
 80018dc:	b083      	sub	sp, #12
 80018de:	af00      	add	r7, sp, #0
 80018e0:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	689b      	ldr	r3, [r3, #8]
 80018e6:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80018ea:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80018ee:	f043 0204 	orr.w	r2, r3, #4
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 80018f6:	bf00      	nop
 80018f8:	370c      	adds	r7, #12
 80018fa:	46bd      	mov	sp, r7
 80018fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001900:	4770      	bx	lr

08001902 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8001902:	b480      	push	{r7}
 8001904:	b083      	sub	sp, #12
 8001906:	af00      	add	r7, sp, #0
 8001908:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	689b      	ldr	r3, [r3, #8]
 800190e:	f003 0304 	and.w	r3, r3, #4
 8001912:	2b04      	cmp	r3, #4
 8001914:	d101      	bne.n	800191a <LL_ADC_REG_IsConversionOngoing+0x18>
 8001916:	2301      	movs	r3, #1
 8001918:	e000      	b.n	800191c <LL_ADC_REG_IsConversionOngoing+0x1a>
 800191a:	2300      	movs	r3, #0
}
 800191c:	4618      	mov	r0, r3
 800191e:	370c      	adds	r7, #12
 8001920:	46bd      	mov	sp, r7
 8001922:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001926:	4770      	bx	lr

08001928 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8001928:	b480      	push	{r7}
 800192a:	b083      	sub	sp, #12
 800192c:	af00      	add	r7, sp, #0
 800192e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	689b      	ldr	r3, [r3, #8]
 8001934:	f003 0308 	and.w	r3, r3, #8
 8001938:	2b08      	cmp	r3, #8
 800193a:	d101      	bne.n	8001940 <LL_ADC_INJ_IsConversionOngoing+0x18>
 800193c:	2301      	movs	r3, #1
 800193e:	e000      	b.n	8001942 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8001940:	2300      	movs	r3, #0
}
 8001942:	4618      	mov	r0, r3
 8001944:	370c      	adds	r7, #12
 8001946:	46bd      	mov	sp, r7
 8001948:	f85d 7b04 	ldr.w	r7, [sp], #4
 800194c:	4770      	bx	lr
	...

08001950 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001950:	b590      	push	{r4, r7, lr}
 8001952:	b089      	sub	sp, #36	; 0x24
 8001954:	af00      	add	r7, sp, #0
 8001956:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001958:	2300      	movs	r3, #0
 800195a:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 800195c:	2300      	movs	r3, #0
 800195e:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	2b00      	cmp	r3, #0
 8001964:	d101      	bne.n	800196a <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8001966:	2301      	movs	r3, #1
 8001968:	e134      	b.n	8001bd4 <HAL_ADC_Init+0x284>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	691b      	ldr	r3, [r3, #16]
 800196e:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001974:	2b00      	cmp	r3, #0
 8001976:	d109      	bne.n	800198c <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001978:	6878      	ldr	r0, [r7, #4]
 800197a:	f7ff fbdb 	bl	8001134 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	2200      	movs	r2, #0
 8001982:	659a      	str	r2, [r3, #88]	; 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	2200      	movs	r2, #0
 8001988:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	681b      	ldr	r3, [r3, #0]
 8001990:	4618      	mov	r0, r3
 8001992:	f7ff ff3f 	bl	8001814 <LL_ADC_IsDeepPowerDownEnabled>
 8001996:	4603      	mov	r3, r0
 8001998:	2b00      	cmp	r3, #0
 800199a:	d004      	beq.n	80019a6 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	681b      	ldr	r3, [r3, #0]
 80019a0:	4618      	mov	r0, r3
 80019a2:	f7ff ff25 	bl	80017f0 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	681b      	ldr	r3, [r3, #0]
 80019aa:	4618      	mov	r0, r3
 80019ac:	f7ff ff5a 	bl	8001864 <LL_ADC_IsInternalRegulatorEnabled>
 80019b0:	4603      	mov	r3, r0
 80019b2:	2b00      	cmp	r3, #0
 80019b4:	d113      	bne.n	80019de <HAL_ADC_Init+0x8e>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	681b      	ldr	r3, [r3, #0]
 80019ba:	4618      	mov	r0, r3
 80019bc:	f7ff ff3e 	bl	800183c <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 80019c0:	4b86      	ldr	r3, [pc, #536]	; (8001bdc <HAL_ADC_Init+0x28c>)
 80019c2:	681b      	ldr	r3, [r3, #0]
 80019c4:	099b      	lsrs	r3, r3, #6
 80019c6:	4a86      	ldr	r2, [pc, #536]	; (8001be0 <HAL_ADC_Init+0x290>)
 80019c8:	fba2 2303 	umull	r2, r3, r2, r3
 80019cc:	099b      	lsrs	r3, r3, #6
 80019ce:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 80019d0:	e002      	b.n	80019d8 <HAL_ADC_Init+0x88>
    {
      wait_loop_index--;
 80019d2:	68bb      	ldr	r3, [r7, #8]
 80019d4:	3b01      	subs	r3, #1
 80019d6:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 80019d8:	68bb      	ldr	r3, [r7, #8]
 80019da:	2b00      	cmp	r3, #0
 80019dc:	d1f9      	bne.n	80019d2 <HAL_ADC_Init+0x82>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	681b      	ldr	r3, [r3, #0]
 80019e2:	4618      	mov	r0, r3
 80019e4:	f7ff ff3e 	bl	8001864 <LL_ADC_IsInternalRegulatorEnabled>
 80019e8:	4603      	mov	r3, r0
 80019ea:	2b00      	cmp	r3, #0
 80019ec:	d10d      	bne.n	8001a0a <HAL_ADC_Init+0xba>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80019f2:	f043 0210 	orr.w	r2, r3, #16
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	655a      	str	r2, [r3, #84]	; 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80019fe:	f043 0201 	orr.w	r2, r3, #1
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8001a06:	2301      	movs	r3, #1
 8001a08:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	681b      	ldr	r3, [r3, #0]
 8001a0e:	4618      	mov	r0, r3
 8001a10:	f7ff ff77 	bl	8001902 <LL_ADC_REG_IsConversionOngoing>
 8001a14:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001a1a:	f003 0310 	and.w	r3, r3, #16
 8001a1e:	2b00      	cmp	r3, #0
 8001a20:	f040 80cf 	bne.w	8001bc2 <HAL_ADC_Init+0x272>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8001a24:	697b      	ldr	r3, [r7, #20]
 8001a26:	2b00      	cmp	r3, #0
 8001a28:	f040 80cb 	bne.w	8001bc2 <HAL_ADC_Init+0x272>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001a30:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8001a34:	f043 0202 	orr.w	r2, r3, #2
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	655a      	str	r2, [r3, #84]	; 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	681b      	ldr	r3, [r3, #0]
 8001a40:	4618      	mov	r0, r3
 8001a42:	f7ff ff37 	bl	80018b4 <LL_ADC_IsEnabled>
 8001a46:	4603      	mov	r3, r0
 8001a48:	2b00      	cmp	r3, #0
 8001a4a:	d115      	bne.n	8001a78 <HAL_ADC_Init+0x128>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8001a4c:	4865      	ldr	r0, [pc, #404]	; (8001be4 <HAL_ADC_Init+0x294>)
 8001a4e:	f7ff ff31 	bl	80018b4 <LL_ADC_IsEnabled>
 8001a52:	4604      	mov	r4, r0
 8001a54:	4864      	ldr	r0, [pc, #400]	; (8001be8 <HAL_ADC_Init+0x298>)
 8001a56:	f7ff ff2d 	bl	80018b4 <LL_ADC_IsEnabled>
 8001a5a:	4603      	mov	r3, r0
 8001a5c:	431c      	orrs	r4, r3
 8001a5e:	4863      	ldr	r0, [pc, #396]	; (8001bec <HAL_ADC_Init+0x29c>)
 8001a60:	f7ff ff28 	bl	80018b4 <LL_ADC_IsEnabled>
 8001a64:	4603      	mov	r3, r0
 8001a66:	4323      	orrs	r3, r4
 8001a68:	2b00      	cmp	r3, #0
 8001a6a:	d105      	bne.n	8001a78 <HAL_ADC_Init+0x128>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	685b      	ldr	r3, [r3, #4]
 8001a70:	4619      	mov	r1, r3
 8001a72:	485f      	ldr	r0, [pc, #380]	; (8001bf0 <HAL_ADC_Init+0x2a0>)
 8001a74:	f7ff fd88 	bl	8001588 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	7e5b      	ldrb	r3, [r3, #25]
 8001a7c:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001a82:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 8001a88:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 8001a8e:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001a96:	041b      	lsls	r3, r3, #16
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001a98:	4313      	orrs	r3, r2
 8001a9a:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001aa2:	2b01      	cmp	r3, #1
 8001aa4:	d106      	bne.n	8001ab4 <HAL_ADC_Init+0x164>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001aaa:	3b01      	subs	r3, #1
 8001aac:	045b      	lsls	r3, r3, #17
 8001aae:	69ba      	ldr	r2, [r7, #24]
 8001ab0:	4313      	orrs	r3, r2
 8001ab2:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001ab8:	2b00      	cmp	r3, #0
 8001aba:	d009      	beq.n	8001ad0 <HAL_ADC_Init+0x180>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001ac0:	f403 7270 	and.w	r2, r3, #960	; 0x3c0
                  | hadc->Init.ExternalTrigConvEdge
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001ac8:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001aca:	69ba      	ldr	r2, [r7, #24]
 8001acc:	4313      	orrs	r3, r2
 8001ace:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	681b      	ldr	r3, [r3, #0]
 8001ad4:	68da      	ldr	r2, [r3, #12]
 8001ad6:	4b47      	ldr	r3, [pc, #284]	; (8001bf4 <HAL_ADC_Init+0x2a4>)
 8001ad8:	4013      	ands	r3, r2
 8001ada:	687a      	ldr	r2, [r7, #4]
 8001adc:	6812      	ldr	r2, [r2, #0]
 8001ade:	69b9      	ldr	r1, [r7, #24]
 8001ae0:	430b      	orrs	r3, r1
 8001ae2:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	681b      	ldr	r3, [r3, #0]
 8001ae8:	4618      	mov	r0, r3
 8001aea:	f7ff ff0a 	bl	8001902 <LL_ADC_REG_IsConversionOngoing>
 8001aee:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	681b      	ldr	r3, [r3, #0]
 8001af4:	4618      	mov	r0, r3
 8001af6:	f7ff ff17 	bl	8001928 <LL_ADC_INJ_IsConversionOngoing>
 8001afa:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8001afc:	693b      	ldr	r3, [r7, #16]
 8001afe:	2b00      	cmp	r3, #0
 8001b00:	d13d      	bne.n	8001b7e <HAL_ADC_Init+0x22e>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8001b02:	68fb      	ldr	r3, [r7, #12]
 8001b04:	2b00      	cmp	r3, #0
 8001b06:	d13a      	bne.n	8001b7e <HAL_ADC_Init+0x22e>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	7e1b      	ldrb	r3, [r3, #24]
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8001b0c:	039a      	lsls	r2, r3, #14
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8001b14:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8001b16:	4313      	orrs	r3, r2
 8001b18:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	681b      	ldr	r3, [r3, #0]
 8001b1e:	68db      	ldr	r3, [r3, #12]
 8001b20:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8001b24:	f023 0302 	bic.w	r3, r3, #2
 8001b28:	687a      	ldr	r2, [r7, #4]
 8001b2a:	6812      	ldr	r2, [r2, #0]
 8001b2c:	69b9      	ldr	r1, [r7, #24]
 8001b2e:	430b      	orrs	r3, r1
 8001b30:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8001b38:	2b01      	cmp	r3, #1
 8001b3a:	d118      	bne.n	8001b6e <HAL_ADC_Init+0x21e>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	681b      	ldr	r3, [r3, #0]
 8001b40:	691b      	ldr	r3, [r3, #16]
 8001b42:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8001b46:	f023 0304 	bic.w	r3, r3, #4
 8001b4a:	687a      	ldr	r2, [r7, #4]
 8001b4c:	6bd1      	ldr	r1, [r2, #60]	; 0x3c
 8001b4e:	687a      	ldr	r2, [r7, #4]
 8001b50:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8001b52:	4311      	orrs	r1, r2
 8001b54:	687a      	ldr	r2, [r7, #4]
 8001b56:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8001b58:	4311      	orrs	r1, r2
 8001b5a:	687a      	ldr	r2, [r7, #4]
 8001b5c:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8001b5e:	430a      	orrs	r2, r1
 8001b60:	431a      	orrs	r2, r3
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	681b      	ldr	r3, [r3, #0]
 8001b66:	f042 0201 	orr.w	r2, r2, #1
 8001b6a:	611a      	str	r2, [r3, #16]
 8001b6c:	e007      	b.n	8001b7e <HAL_ADC_Init+0x22e>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	681b      	ldr	r3, [r3, #0]
 8001b72:	691a      	ldr	r2, [r3, #16]
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	681b      	ldr	r3, [r3, #0]
 8001b78:	f022 0201 	bic.w	r2, r2, #1
 8001b7c:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	691b      	ldr	r3, [r3, #16]
 8001b82:	2b01      	cmp	r3, #1
 8001b84:	d10c      	bne.n	8001ba0 <HAL_ADC_Init+0x250>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	681b      	ldr	r3, [r3, #0]
 8001b8a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b8c:	f023 010f 	bic.w	r1, r3, #15
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	69db      	ldr	r3, [r3, #28]
 8001b94:	1e5a      	subs	r2, r3, #1
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	681b      	ldr	r3, [r3, #0]
 8001b9a:	430a      	orrs	r2, r1
 8001b9c:	631a      	str	r2, [r3, #48]	; 0x30
 8001b9e:	e007      	b.n	8001bb0 <HAL_ADC_Init+0x260>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	681b      	ldr	r3, [r3, #0]
 8001baa:	f022 020f 	bic.w	r2, r2, #15
 8001bae:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001bb4:	f023 0303 	bic.w	r3, r3, #3
 8001bb8:	f043 0201 	orr.w	r2, r3, #1
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	655a      	str	r2, [r3, #84]	; 0x54
 8001bc0:	e007      	b.n	8001bd2 <HAL_ADC_Init+0x282>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001bc6:	f043 0210 	orr.w	r2, r3, #16
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8001bce:	2301      	movs	r3, #1
 8001bd0:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8001bd2:	7ffb      	ldrb	r3, [r7, #31]
}
 8001bd4:	4618      	mov	r0, r3
 8001bd6:	3724      	adds	r7, #36	; 0x24
 8001bd8:	46bd      	mov	sp, r7
 8001bda:	bd90      	pop	{r4, r7, pc}
 8001bdc:	2000000c 	.word	0x2000000c
 8001be0:	053e2d63 	.word	0x053e2d63
 8001be4:	50040000 	.word	0x50040000
 8001be8:	50040100 	.word	0x50040100
 8001bec:	50040200 	.word	0x50040200
 8001bf0:	50040300 	.word	0x50040300
 8001bf4:	fff0c007 	.word	0xfff0c007

08001bf8 <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8001bf8:	b580      	push	{r7, lr}
 8001bfa:	b086      	sub	sp, #24
 8001bfc:	af00      	add	r7, sp, #0
 8001bfe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8001c00:	4857      	ldr	r0, [pc, #348]	; (8001d60 <HAL_ADC_Start+0x168>)
 8001c02:	f7ff fdd9 	bl	80017b8 <LL_ADC_GetMultimode>
 8001c06:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	681b      	ldr	r3, [r3, #0]
 8001c0c:	4618      	mov	r0, r3
 8001c0e:	f7ff fe78 	bl	8001902 <LL_ADC_REG_IsConversionOngoing>
 8001c12:	4603      	mov	r3, r0
 8001c14:	2b00      	cmp	r3, #0
 8001c16:	f040 809c 	bne.w	8001d52 <HAL_ADC_Start+0x15a>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8001c20:	2b01      	cmp	r3, #1
 8001c22:	d101      	bne.n	8001c28 <HAL_ADC_Start+0x30>
 8001c24:	2302      	movs	r3, #2
 8001c26:	e097      	b.n	8001d58 <HAL_ADC_Start+0x160>
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	2201      	movs	r2, #1
 8001c2c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8001c30:	6878      	ldr	r0, [r7, #4]
 8001c32:	f000 fd67 	bl	8002704 <ADC_Enable>
 8001c36:	4603      	mov	r3, r0
 8001c38:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8001c3a:	7dfb      	ldrb	r3, [r7, #23]
 8001c3c:	2b00      	cmp	r3, #0
 8001c3e:	f040 8083 	bne.w	8001d48 <HAL_ADC_Start+0x150>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001c46:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8001c4a:	f023 0301 	bic.w	r3, r3, #1
 8001c4e:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	655a      	str	r2, [r3, #84]	; 0x54

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	681b      	ldr	r3, [r3, #0]
 8001c5a:	4a42      	ldr	r2, [pc, #264]	; (8001d64 <HAL_ADC_Start+0x16c>)
 8001c5c:	4293      	cmp	r3, r2
 8001c5e:	d002      	beq.n	8001c66 <HAL_ADC_Start+0x6e>
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	681b      	ldr	r3, [r3, #0]
 8001c64:	e000      	b.n	8001c68 <HAL_ADC_Start+0x70>
 8001c66:	4b40      	ldr	r3, [pc, #256]	; (8001d68 <HAL_ADC_Start+0x170>)
 8001c68:	687a      	ldr	r2, [r7, #4]
 8001c6a:	6812      	ldr	r2, [r2, #0]
 8001c6c:	4293      	cmp	r3, r2
 8001c6e:	d002      	beq.n	8001c76 <HAL_ADC_Start+0x7e>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8001c70:	693b      	ldr	r3, [r7, #16]
 8001c72:	2b00      	cmp	r3, #0
 8001c74:	d105      	bne.n	8001c82 <HAL_ADC_Start+0x8a>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001c7a:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	655a      	str	r2, [r3, #84]	; 0x54
      }
#endif

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001c86:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001c8a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001c8e:	d106      	bne.n	8001c9e <HAL_ADC_Start+0xa6>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001c94:	f023 0206 	bic.w	r2, r3, #6
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	659a      	str	r2, [r3, #88]	; 0x58
 8001c9c:	e002      	b.n	8001ca4 <HAL_ADC_Start+0xac>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	2200      	movs	r2, #0
 8001ca2:	659a      	str	r2, [r3, #88]	; 0x58
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	681b      	ldr	r3, [r3, #0]
 8001ca8:	221c      	movs	r2, #28
 8001caa:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	2200      	movs	r2, #0
 8001cb0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	4a2a      	ldr	r2, [pc, #168]	; (8001d64 <HAL_ADC_Start+0x16c>)
 8001cba:	4293      	cmp	r3, r2
 8001cbc:	d002      	beq.n	8001cc4 <HAL_ADC_Start+0xcc>
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	681b      	ldr	r3, [r3, #0]
 8001cc2:	e000      	b.n	8001cc6 <HAL_ADC_Start+0xce>
 8001cc4:	4b28      	ldr	r3, [pc, #160]	; (8001d68 <HAL_ADC_Start+0x170>)
 8001cc6:	687a      	ldr	r2, [r7, #4]
 8001cc8:	6812      	ldr	r2, [r2, #0]
 8001cca:	4293      	cmp	r3, r2
 8001ccc:	d008      	beq.n	8001ce0 <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8001cce:	693b      	ldr	r3, [r7, #16]
 8001cd0:	2b00      	cmp	r3, #0
 8001cd2:	d005      	beq.n	8001ce0 <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8001cd4:	693b      	ldr	r3, [r7, #16]
 8001cd6:	2b05      	cmp	r3, #5
 8001cd8:	d002      	beq.n	8001ce0 <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8001cda:	693b      	ldr	r3, [r7, #16]
 8001cdc:	2b09      	cmp	r3, #9
 8001cde:	d114      	bne.n	8001d0a <HAL_ADC_Start+0x112>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	681b      	ldr	r3, [r3, #0]
 8001ce4:	68db      	ldr	r3, [r3, #12]
 8001ce6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001cea:	2b00      	cmp	r3, #0
 8001cec:	d007      	beq.n	8001cfe <HAL_ADC_Start+0x106>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001cf2:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001cf6:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	655a      	str	r2, [r3, #84]	; 0x54
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	681b      	ldr	r3, [r3, #0]
 8001d02:	4618      	mov	r0, r3
 8001d04:	f7ff fde9 	bl	80018da <LL_ADC_REG_StartConversion>
 8001d08:	e025      	b.n	8001d56 <HAL_ADC_Start+0x15e>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001d0e:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	655a      	str	r2, [r3, #84]	; 0x54
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	681b      	ldr	r3, [r3, #0]
 8001d1a:	4a12      	ldr	r2, [pc, #72]	; (8001d64 <HAL_ADC_Start+0x16c>)
 8001d1c:	4293      	cmp	r3, r2
 8001d1e:	d002      	beq.n	8001d26 <HAL_ADC_Start+0x12e>
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	681b      	ldr	r3, [r3, #0]
 8001d24:	e000      	b.n	8001d28 <HAL_ADC_Start+0x130>
 8001d26:	4b10      	ldr	r3, [pc, #64]	; (8001d68 <HAL_ADC_Start+0x170>)
 8001d28:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8001d2a:	68fb      	ldr	r3, [r7, #12]
 8001d2c:	68db      	ldr	r3, [r3, #12]
 8001d2e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001d32:	2b00      	cmp	r3, #0
 8001d34:	d00f      	beq.n	8001d56 <HAL_ADC_Start+0x15e>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001d3a:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001d3e:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	655a      	str	r2, [r3, #84]	; 0x54
 8001d46:	e006      	b.n	8001d56 <HAL_ADC_Start+0x15e>
#endif
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	2200      	movs	r2, #0
 8001d4c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
 8001d50:	e001      	b.n	8001d56 <HAL_ADC_Start+0x15e>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8001d52:	2302      	movs	r3, #2
 8001d54:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8001d56:	7dfb      	ldrb	r3, [r7, #23]
}
 8001d58:	4618      	mov	r0, r3
 8001d5a:	3718      	adds	r7, #24
 8001d5c:	46bd      	mov	sp, r7
 8001d5e:	bd80      	pop	{r7, pc}
 8001d60:	50040300 	.word	0x50040300
 8001d64:	50040100 	.word	0x50040100
 8001d68:	50040000 	.word	0x50040000

08001d6c <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8001d6c:	b580      	push	{r7, lr}
 8001d6e:	b088      	sub	sp, #32
 8001d70:	af00      	add	r7, sp, #0
 8001d72:	6078      	str	r0, [r7, #4]
 8001d74:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_End;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8001d76:	4862      	ldr	r0, [pc, #392]	; (8001f00 <HAL_ADC_PollForConversion+0x194>)
 8001d78:	f7ff fd1e 	bl	80017b8 <LL_ADC_GetMultimode>
 8001d7c:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	695b      	ldr	r3, [r3, #20]
 8001d82:	2b08      	cmp	r3, #8
 8001d84:	d102      	bne.n	8001d8c <HAL_ADC_PollForConversion+0x20>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 8001d86:	2308      	movs	r3, #8
 8001d88:	61fb      	str	r3, [r7, #28]
 8001d8a:	e02a      	b.n	8001de2 <HAL_ADC_PollForConversion+0x76>
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8001d8c:	697b      	ldr	r3, [r7, #20]
 8001d8e:	2b00      	cmp	r3, #0
 8001d90:	d005      	beq.n	8001d9e <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8001d92:	697b      	ldr	r3, [r7, #20]
 8001d94:	2b05      	cmp	r3, #5
 8001d96:	d002      	beq.n	8001d9e <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8001d98:	697b      	ldr	r3, [r7, #20]
 8001d9a:	2b09      	cmp	r3, #9
 8001d9c:	d111      	bne.n	8001dc2 <HAL_ADC_PollForConversion+0x56>
       )
    {
      /* Check ADC DMA mode in independent mode on ADC group regular */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	681b      	ldr	r3, [r3, #0]
 8001da2:	68db      	ldr	r3, [r3, #12]
 8001da4:	f003 0301 	and.w	r3, r3, #1
 8001da8:	2b00      	cmp	r3, #0
 8001daa:	d007      	beq.n	8001dbc <HAL_ADC_PollForConversion+0x50>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001db0:	f043 0220 	orr.w	r2, r3, #32
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_ERROR;
 8001db8:	2301      	movs	r3, #1
 8001dba:	e09d      	b.n	8001ef8 <HAL_ADC_PollForConversion+0x18c>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8001dbc:	2304      	movs	r3, #4
 8001dbe:	61fb      	str	r3, [r7, #28]
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 8001dc0:	e00f      	b.n	8001de2 <HAL_ADC_PollForConversion+0x76>
      }
    }
    else
    {
      /* Check ADC DMA mode in multimode on ADC group regular */
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8001dc2:	484f      	ldr	r0, [pc, #316]	; (8001f00 <HAL_ADC_PollForConversion+0x194>)
 8001dc4:	f7ff fd06 	bl	80017d4 <LL_ADC_GetMultiDMATransfer>
 8001dc8:	4603      	mov	r3, r0
 8001dca:	2b00      	cmp	r3, #0
 8001dcc:	d007      	beq.n	8001dde <HAL_ADC_PollForConversion+0x72>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001dd2:	f043 0220 	orr.w	r2, r3, #32
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_ERROR;
 8001dda:	2301      	movs	r3, #1
 8001ddc:	e08c      	b.n	8001ef8 <HAL_ADC_PollForConversion+0x18c>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8001dde:	2304      	movs	r3, #4
 8001de0:	61fb      	str	r3, [r7, #28]
    }
#endif
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 8001de2:	f7ff fba1 	bl	8001528 <HAL_GetTick>
 8001de6:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8001de8:	e01a      	b.n	8001e20 <HAL_ADC_PollForConversion+0xb4>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8001dea:	683b      	ldr	r3, [r7, #0]
 8001dec:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001df0:	d016      	beq.n	8001e20 <HAL_ADC_PollForConversion+0xb4>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 8001df2:	f7ff fb99 	bl	8001528 <HAL_GetTick>
 8001df6:	4602      	mov	r2, r0
 8001df8:	693b      	ldr	r3, [r7, #16]
 8001dfa:	1ad3      	subs	r3, r2, r3
 8001dfc:	683a      	ldr	r2, [r7, #0]
 8001dfe:	429a      	cmp	r2, r3
 8001e00:	d302      	bcc.n	8001e08 <HAL_ADC_PollForConversion+0x9c>
 8001e02:	683b      	ldr	r3, [r7, #0]
 8001e04:	2b00      	cmp	r3, #0
 8001e06:	d10b      	bne.n	8001e20 <HAL_ADC_PollForConversion+0xb4>
      {
        /* Update ADC state machine to timeout */
        SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001e0c:	f043 0204 	orr.w	r2, r3, #4
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	655a      	str	r2, [r3, #84]	; 0x54

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	2200      	movs	r2, #0
 8001e18:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8001e1c:	2303      	movs	r3, #3
 8001e1e:	e06b      	b.n	8001ef8 <HAL_ADC_PollForConversion+0x18c>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	681b      	ldr	r3, [r3, #0]
 8001e24:	681a      	ldr	r2, [r3, #0]
 8001e26:	69fb      	ldr	r3, [r7, #28]
 8001e28:	4013      	ands	r3, r2
 8001e2a:	2b00      	cmp	r3, #0
 8001e2c:	d0dd      	beq.n	8001dea <HAL_ADC_PollForConversion+0x7e>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001e32:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	655a      	str	r2, [r3, #84]	; 0x54

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	681b      	ldr	r3, [r3, #0]
 8001e3e:	4618      	mov	r0, r3
 8001e40:	f7ff fc2b 	bl	800169a <LL_ADC_REG_IsTriggerSourceSWStart>
 8001e44:	4603      	mov	r3, r0
 8001e46:	2b00      	cmp	r3, #0
 8001e48:	d01c      	beq.n	8001e84 <HAL_ADC_PollForConversion+0x118>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	7e5b      	ldrb	r3, [r3, #25]
 8001e4e:	2b00      	cmp	r3, #0
 8001e50:	d118      	bne.n	8001e84 <HAL_ADC_PollForConversion+0x118>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	681b      	ldr	r3, [r3, #0]
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	f003 0308 	and.w	r3, r3, #8
 8001e5c:	2b08      	cmp	r3, #8
 8001e5e:	d111      	bne.n	8001e84 <HAL_ADC_PollForConversion+0x118>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001e64:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	655a      	str	r2, [r3, #84]	; 0x54

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001e70:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001e74:	2b00      	cmp	r3, #0
 8001e76:	d105      	bne.n	8001e84 <HAL_ADC_PollForConversion+0x118>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001e7c:	f043 0201 	orr.w	r2, r3, #1
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	655a      	str	r2, [r3, #84]	; 0x54

  /* Get relevant register CFGR in ADC instance of ADC master or slave        */
  /* in function of multimode state (for devices with multimode               */
  /* available).                                                              */
#if defined(ADC_MULTIMODE_SUPPORT)
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	4a1e      	ldr	r2, [pc, #120]	; (8001f04 <HAL_ADC_PollForConversion+0x198>)
 8001e8a:	4293      	cmp	r3, r2
 8001e8c:	d002      	beq.n	8001e94 <HAL_ADC_PollForConversion+0x128>
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	681b      	ldr	r3, [r3, #0]
 8001e92:	e000      	b.n	8001e96 <HAL_ADC_PollForConversion+0x12a>
 8001e94:	4b1c      	ldr	r3, [pc, #112]	; (8001f08 <HAL_ADC_PollForConversion+0x19c>)
 8001e96:	687a      	ldr	r2, [r7, #4]
 8001e98:	6812      	ldr	r2, [r2, #0]
 8001e9a:	4293      	cmp	r3, r2
 8001e9c:	d008      	beq.n	8001eb0 <HAL_ADC_PollForConversion+0x144>
      || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8001e9e:	697b      	ldr	r3, [r7, #20]
 8001ea0:	2b00      	cmp	r3, #0
 8001ea2:	d005      	beq.n	8001eb0 <HAL_ADC_PollForConversion+0x144>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8001ea4:	697b      	ldr	r3, [r7, #20]
 8001ea6:	2b05      	cmp	r3, #5
 8001ea8:	d002      	beq.n	8001eb0 <HAL_ADC_PollForConversion+0x144>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8001eaa:	697b      	ldr	r3, [r7, #20]
 8001eac:	2b09      	cmp	r3, #9
 8001eae:	d104      	bne.n	8001eba <HAL_ADC_PollForConversion+0x14e>
     )
  {
    /* Retrieve handle ADC CFGR register */
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	68db      	ldr	r3, [r3, #12]
 8001eb6:	61bb      	str	r3, [r7, #24]
 8001eb8:	e00c      	b.n	8001ed4 <HAL_ADC_PollForConversion+0x168>
  }
  else
  {
    /* Retrieve Master ADC CFGR register */
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	4a11      	ldr	r2, [pc, #68]	; (8001f04 <HAL_ADC_PollForConversion+0x198>)
 8001ec0:	4293      	cmp	r3, r2
 8001ec2:	d002      	beq.n	8001eca <HAL_ADC_PollForConversion+0x15e>
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	681b      	ldr	r3, [r3, #0]
 8001ec8:	e000      	b.n	8001ecc <HAL_ADC_PollForConversion+0x160>
 8001eca:	4b0f      	ldr	r3, [pc, #60]	; (8001f08 <HAL_ADC_PollForConversion+0x19c>)
 8001ecc:	60fb      	str	r3, [r7, #12]
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8001ece:	68fb      	ldr	r3, [r7, #12]
 8001ed0:	68db      	ldr	r3, [r3, #12]
 8001ed2:	61bb      	str	r3, [r7, #24]
  /* Retrieve handle ADC CFGR register */
  tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 8001ed4:	69fb      	ldr	r3, [r7, #28]
 8001ed6:	2b08      	cmp	r3, #8
 8001ed8:	d104      	bne.n	8001ee4 <HAL_ADC_PollForConversion+0x178>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	681b      	ldr	r3, [r3, #0]
 8001ede:	2208      	movs	r2, #8
 8001ee0:	601a      	str	r2, [r3, #0]
 8001ee2:	e008      	b.n	8001ef6 <HAL_ADC_PollForConversion+0x18a>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 8001ee4:	69bb      	ldr	r3, [r7, #24]
 8001ee6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001eea:	2b00      	cmp	r3, #0
 8001eec:	d103      	bne.n	8001ef6 <HAL_ADC_PollForConversion+0x18a>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	681b      	ldr	r3, [r3, #0]
 8001ef2:	220c      	movs	r2, #12
 8001ef4:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 8001ef6:	2300      	movs	r3, #0
}
 8001ef8:	4618      	mov	r0, r3
 8001efa:	3720      	adds	r7, #32
 8001efc:	46bd      	mov	sp, r7
 8001efe:	bd80      	pop	{r7, pc}
 8001f00:	50040300 	.word	0x50040300
 8001f04:	50040100 	.word	0x50040100
 8001f08:	50040000 	.word	0x50040000

08001f0c <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 8001f0c:	b480      	push	{r7}
 8001f0e:	b083      	sub	sp, #12
 8001f10:	af00      	add	r7, sp, #0
 8001f12:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 8001f1a:	4618      	mov	r0, r3
 8001f1c:	370c      	adds	r7, #12
 8001f1e:	46bd      	mov	sp, r7
 8001f20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f24:	4770      	bx	lr
	...

08001f28 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8001f28:	b580      	push	{r7, lr}
 8001f2a:	b0b6      	sub	sp, #216	; 0xd8
 8001f2c:	af00      	add	r7, sp, #0
 8001f2e:	6078      	str	r0, [r7, #4]
 8001f30:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001f32:	2300      	movs	r3, #0
 8001f34:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8001f38:	2300      	movs	r3, #0
 8001f3a:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8001f42:	2b01      	cmp	r3, #1
 8001f44:	d101      	bne.n	8001f4a <HAL_ADC_ConfigChannel+0x22>
 8001f46:	2302      	movs	r3, #2
 8001f48:	e3c6      	b.n	80026d8 <HAL_ADC_ConfigChannel+0x7b0>
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	2201      	movs	r2, #1
 8001f4e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	4618      	mov	r0, r3
 8001f58:	f7ff fcd3 	bl	8001902 <LL_ADC_REG_IsConversionOngoing>
 8001f5c:	4603      	mov	r3, r0
 8001f5e:	2b00      	cmp	r3, #0
 8001f60:	f040 83a7 	bne.w	80026b2 <HAL_ADC_ConfigChannel+0x78a>
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (sConfig->Rank <= 5U)
 8001f64:	683b      	ldr	r3, [r7, #0]
 8001f66:	685b      	ldr	r3, [r3, #4]
 8001f68:	2b05      	cmp	r3, #5
 8001f6a:	d824      	bhi.n	8001fb6 <HAL_ADC_ConfigChannel+0x8e>
    {
      switch (sConfig->Rank)
 8001f6c:	683b      	ldr	r3, [r7, #0]
 8001f6e:	685b      	ldr	r3, [r3, #4]
 8001f70:	3b02      	subs	r3, #2
 8001f72:	2b03      	cmp	r3, #3
 8001f74:	d81b      	bhi.n	8001fae <HAL_ADC_ConfigChannel+0x86>
 8001f76:	a201      	add	r2, pc, #4	; (adr r2, 8001f7c <HAL_ADC_ConfigChannel+0x54>)
 8001f78:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001f7c:	08001f8d 	.word	0x08001f8d
 8001f80:	08001f95 	.word	0x08001f95
 8001f84:	08001f9d 	.word	0x08001f9d
 8001f88:	08001fa5 	.word	0x08001fa5
      {
        case 2U:
          sConfig->Rank = ADC_REGULAR_RANK_2;
 8001f8c:	683b      	ldr	r3, [r7, #0]
 8001f8e:	220c      	movs	r2, #12
 8001f90:	605a      	str	r2, [r3, #4]
          break;
 8001f92:	e011      	b.n	8001fb8 <HAL_ADC_ConfigChannel+0x90>
        case 3U:
          sConfig->Rank = ADC_REGULAR_RANK_3;
 8001f94:	683b      	ldr	r3, [r7, #0]
 8001f96:	2212      	movs	r2, #18
 8001f98:	605a      	str	r2, [r3, #4]
          break;
 8001f9a:	e00d      	b.n	8001fb8 <HAL_ADC_ConfigChannel+0x90>
        case 4U:
          sConfig->Rank = ADC_REGULAR_RANK_4;
 8001f9c:	683b      	ldr	r3, [r7, #0]
 8001f9e:	2218      	movs	r2, #24
 8001fa0:	605a      	str	r2, [r3, #4]
          break;
 8001fa2:	e009      	b.n	8001fb8 <HAL_ADC_ConfigChannel+0x90>
        case 5U:
          sConfig->Rank = ADC_REGULAR_RANK_5;
 8001fa4:	683b      	ldr	r3, [r7, #0]
 8001fa6:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001faa:	605a      	str	r2, [r3, #4]
          break;
 8001fac:	e004      	b.n	8001fb8 <HAL_ADC_ConfigChannel+0x90>
        /* case 1U */
        default:
          sConfig->Rank = ADC_REGULAR_RANK_1;
 8001fae:	683b      	ldr	r3, [r7, #0]
 8001fb0:	2206      	movs	r2, #6
 8001fb2:	605a      	str	r2, [r3, #4]
          break;
 8001fb4:	e000      	b.n	8001fb8 <HAL_ADC_ConfigChannel+0x90>
      }
    }
 8001fb6:	bf00      	nop
#endif

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	6818      	ldr	r0, [r3, #0]
 8001fbc:	683b      	ldr	r3, [r7, #0]
 8001fbe:	6859      	ldr	r1, [r3, #4]
 8001fc0:	683b      	ldr	r3, [r7, #0]
 8001fc2:	681b      	ldr	r3, [r3, #0]
 8001fc4:	461a      	mov	r2, r3
 8001fc6:	f7ff fb7b 	bl	80016c0 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	681b      	ldr	r3, [r3, #0]
 8001fce:	4618      	mov	r0, r3
 8001fd0:	f7ff fc97 	bl	8001902 <LL_ADC_REG_IsConversionOngoing>
 8001fd4:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	4618      	mov	r0, r3
 8001fde:	f7ff fca3 	bl	8001928 <LL_ADC_INJ_IsConversionOngoing>
 8001fe2:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8001fe6:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8001fea:	2b00      	cmp	r3, #0
 8001fec:	f040 81a6 	bne.w	800233c <HAL_ADC_ConfigChannel+0x414>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8001ff0:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8001ff4:	2b00      	cmp	r3, #0
 8001ff6:	f040 81a1 	bne.w	800233c <HAL_ADC_ConfigChannel+0x414>
        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
      }
#else
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	6818      	ldr	r0, [r3, #0]
 8001ffe:	683b      	ldr	r3, [r7, #0]
 8002000:	6819      	ldr	r1, [r3, #0]
 8002002:	683b      	ldr	r3, [r7, #0]
 8002004:	689b      	ldr	r3, [r3, #8]
 8002006:	461a      	mov	r2, r3
 8002008:	f7ff fb86 	bl	8001718 <LL_ADC_SetChannelSamplingTime>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 800200c:	683b      	ldr	r3, [r7, #0]
 800200e:	695a      	ldr	r2, [r3, #20]
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	68db      	ldr	r3, [r3, #12]
 8002016:	08db      	lsrs	r3, r3, #3
 8002018:	f003 0303 	and.w	r3, r3, #3
 800201c:	005b      	lsls	r3, r3, #1
 800201e:	fa02 f303 	lsl.w	r3, r2, r3
 8002022:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8002026:	683b      	ldr	r3, [r7, #0]
 8002028:	691b      	ldr	r3, [r3, #16]
 800202a:	2b04      	cmp	r3, #4
 800202c:	d00a      	beq.n	8002044 <HAL_ADC_ConfigChannel+0x11c>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	6818      	ldr	r0, [r3, #0]
 8002032:	683b      	ldr	r3, [r7, #0]
 8002034:	6919      	ldr	r1, [r3, #16]
 8002036:	683b      	ldr	r3, [r7, #0]
 8002038:	681a      	ldr	r2, [r3, #0]
 800203a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800203e:	f7ff fad7 	bl	80015f0 <LL_ADC_SetOffset>
 8002042:	e17b      	b.n	800233c <HAL_ADC_ConfigChannel+0x414>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	2100      	movs	r1, #0
 800204a:	4618      	mov	r0, r3
 800204c:	f7ff faf4 	bl	8001638 <LL_ADC_GetOffsetChannel>
 8002050:	4603      	mov	r3, r0
 8002052:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002056:	2b00      	cmp	r3, #0
 8002058:	d10a      	bne.n	8002070 <HAL_ADC_ConfigChannel+0x148>
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	2100      	movs	r1, #0
 8002060:	4618      	mov	r0, r3
 8002062:	f7ff fae9 	bl	8001638 <LL_ADC_GetOffsetChannel>
 8002066:	4603      	mov	r3, r0
 8002068:	0e9b      	lsrs	r3, r3, #26
 800206a:	f003 021f 	and.w	r2, r3, #31
 800206e:	e01e      	b.n	80020ae <HAL_ADC_ConfigChannel+0x186>
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	2100      	movs	r1, #0
 8002076:	4618      	mov	r0, r3
 8002078:	f7ff fade 	bl	8001638 <LL_ADC_GetOffsetChannel>
 800207c:	4603      	mov	r3, r0
 800207e:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002082:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8002086:	fa93 f3a3 	rbit	r3, r3
 800208a:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800208e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8002092:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8002096:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800209a:	2b00      	cmp	r3, #0
 800209c:	d101      	bne.n	80020a2 <HAL_ADC_ConfigChannel+0x17a>
  {
    return 32U;
 800209e:	2320      	movs	r3, #32
 80020a0:	e004      	b.n	80020ac <HAL_ADC_ConfigChannel+0x184>
  }
  return __builtin_clz(value);
 80020a2:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80020a6:	fab3 f383 	clz	r3, r3
 80020aa:	b2db      	uxtb	r3, r3
 80020ac:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80020ae:	683b      	ldr	r3, [r7, #0]
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80020b6:	2b00      	cmp	r3, #0
 80020b8:	d105      	bne.n	80020c6 <HAL_ADC_ConfigChannel+0x19e>
 80020ba:	683b      	ldr	r3, [r7, #0]
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	0e9b      	lsrs	r3, r3, #26
 80020c0:	f003 031f 	and.w	r3, r3, #31
 80020c4:	e018      	b.n	80020f8 <HAL_ADC_ConfigChannel+0x1d0>
 80020c6:	683b      	ldr	r3, [r7, #0]
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80020ce:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 80020d2:	fa93 f3a3 	rbit	r3, r3
 80020d6:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  return result;
 80020da:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80020de:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  if (value == 0U)
 80020e2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 80020e6:	2b00      	cmp	r3, #0
 80020e8:	d101      	bne.n	80020ee <HAL_ADC_ConfigChannel+0x1c6>
    return 32U;
 80020ea:	2320      	movs	r3, #32
 80020ec:	e004      	b.n	80020f8 <HAL_ADC_ConfigChannel+0x1d0>
  return __builtin_clz(value);
 80020ee:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 80020f2:	fab3 f383 	clz	r3, r3
 80020f6:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80020f8:	429a      	cmp	r2, r3
 80020fa:	d106      	bne.n	800210a <HAL_ADC_ConfigChannel+0x1e2>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	2200      	movs	r2, #0
 8002102:	2100      	movs	r1, #0
 8002104:	4618      	mov	r0, r3
 8002106:	f7ff faad 	bl	8001664 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	2101      	movs	r1, #1
 8002110:	4618      	mov	r0, r3
 8002112:	f7ff fa91 	bl	8001638 <LL_ADC_GetOffsetChannel>
 8002116:	4603      	mov	r3, r0
 8002118:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800211c:	2b00      	cmp	r3, #0
 800211e:	d10a      	bne.n	8002136 <HAL_ADC_ConfigChannel+0x20e>
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	2101      	movs	r1, #1
 8002126:	4618      	mov	r0, r3
 8002128:	f7ff fa86 	bl	8001638 <LL_ADC_GetOffsetChannel>
 800212c:	4603      	mov	r3, r0
 800212e:	0e9b      	lsrs	r3, r3, #26
 8002130:	f003 021f 	and.w	r2, r3, #31
 8002134:	e01e      	b.n	8002174 <HAL_ADC_ConfigChannel+0x24c>
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	2101      	movs	r1, #1
 800213c:	4618      	mov	r0, r3
 800213e:	f7ff fa7b 	bl	8001638 <LL_ADC_GetOffsetChannel>
 8002142:	4603      	mov	r3, r0
 8002144:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002148:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800214c:	fa93 f3a3 	rbit	r3, r3
 8002150:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  return result;
 8002154:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8002158:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  if (value == 0U)
 800215c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8002160:	2b00      	cmp	r3, #0
 8002162:	d101      	bne.n	8002168 <HAL_ADC_ConfigChannel+0x240>
    return 32U;
 8002164:	2320      	movs	r3, #32
 8002166:	e004      	b.n	8002172 <HAL_ADC_ConfigChannel+0x24a>
  return __builtin_clz(value);
 8002168:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800216c:	fab3 f383 	clz	r3, r3
 8002170:	b2db      	uxtb	r3, r3
 8002172:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002174:	683b      	ldr	r3, [r7, #0]
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800217c:	2b00      	cmp	r3, #0
 800217e:	d105      	bne.n	800218c <HAL_ADC_ConfigChannel+0x264>
 8002180:	683b      	ldr	r3, [r7, #0]
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	0e9b      	lsrs	r3, r3, #26
 8002186:	f003 031f 	and.w	r3, r3, #31
 800218a:	e018      	b.n	80021be <HAL_ADC_ConfigChannel+0x296>
 800218c:	683b      	ldr	r3, [r7, #0]
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002194:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8002198:	fa93 f3a3 	rbit	r3, r3
 800219c:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  return result;
 80021a0:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80021a4:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (value == 0U)
 80021a8:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80021ac:	2b00      	cmp	r3, #0
 80021ae:	d101      	bne.n	80021b4 <HAL_ADC_ConfigChannel+0x28c>
    return 32U;
 80021b0:	2320      	movs	r3, #32
 80021b2:	e004      	b.n	80021be <HAL_ADC_ConfigChannel+0x296>
  return __builtin_clz(value);
 80021b4:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80021b8:	fab3 f383 	clz	r3, r3
 80021bc:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80021be:	429a      	cmp	r2, r3
 80021c0:	d106      	bne.n	80021d0 <HAL_ADC_ConfigChannel+0x2a8>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	2200      	movs	r2, #0
 80021c8:	2101      	movs	r1, #1
 80021ca:	4618      	mov	r0, r3
 80021cc:	f7ff fa4a 	bl	8001664 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	2102      	movs	r1, #2
 80021d6:	4618      	mov	r0, r3
 80021d8:	f7ff fa2e 	bl	8001638 <LL_ADC_GetOffsetChannel>
 80021dc:	4603      	mov	r3, r0
 80021de:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80021e2:	2b00      	cmp	r3, #0
 80021e4:	d10a      	bne.n	80021fc <HAL_ADC_ConfigChannel+0x2d4>
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	2102      	movs	r1, #2
 80021ec:	4618      	mov	r0, r3
 80021ee:	f7ff fa23 	bl	8001638 <LL_ADC_GetOffsetChannel>
 80021f2:	4603      	mov	r3, r0
 80021f4:	0e9b      	lsrs	r3, r3, #26
 80021f6:	f003 021f 	and.w	r2, r3, #31
 80021fa:	e01e      	b.n	800223a <HAL_ADC_ConfigChannel+0x312>
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	2102      	movs	r1, #2
 8002202:	4618      	mov	r0, r3
 8002204:	f7ff fa18 	bl	8001638 <LL_ADC_GetOffsetChannel>
 8002208:	4603      	mov	r3, r0
 800220a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800220e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8002212:	fa93 f3a3 	rbit	r3, r3
 8002216:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  return result;
 800221a:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800221e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  if (value == 0U)
 8002222:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8002226:	2b00      	cmp	r3, #0
 8002228:	d101      	bne.n	800222e <HAL_ADC_ConfigChannel+0x306>
    return 32U;
 800222a:	2320      	movs	r3, #32
 800222c:	e004      	b.n	8002238 <HAL_ADC_ConfigChannel+0x310>
  return __builtin_clz(value);
 800222e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8002232:	fab3 f383 	clz	r3, r3
 8002236:	b2db      	uxtb	r3, r3
 8002238:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800223a:	683b      	ldr	r3, [r7, #0]
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002242:	2b00      	cmp	r3, #0
 8002244:	d105      	bne.n	8002252 <HAL_ADC_ConfigChannel+0x32a>
 8002246:	683b      	ldr	r3, [r7, #0]
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	0e9b      	lsrs	r3, r3, #26
 800224c:	f003 031f 	and.w	r3, r3, #31
 8002250:	e016      	b.n	8002280 <HAL_ADC_ConfigChannel+0x358>
 8002252:	683b      	ldr	r3, [r7, #0]
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800225a:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800225e:	fa93 f3a3 	rbit	r3, r3
 8002262:	67fb      	str	r3, [r7, #124]	; 0x7c
  return result;
 8002264:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8002266:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (value == 0U)
 800226a:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800226e:	2b00      	cmp	r3, #0
 8002270:	d101      	bne.n	8002276 <HAL_ADC_ConfigChannel+0x34e>
    return 32U;
 8002272:	2320      	movs	r3, #32
 8002274:	e004      	b.n	8002280 <HAL_ADC_ConfigChannel+0x358>
  return __builtin_clz(value);
 8002276:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800227a:	fab3 f383 	clz	r3, r3
 800227e:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002280:	429a      	cmp	r2, r3
 8002282:	d106      	bne.n	8002292 <HAL_ADC_ConfigChannel+0x36a>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	2200      	movs	r2, #0
 800228a:	2102      	movs	r1, #2
 800228c:	4618      	mov	r0, r3
 800228e:	f7ff f9e9 	bl	8001664 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	2103      	movs	r1, #3
 8002298:	4618      	mov	r0, r3
 800229a:	f7ff f9cd 	bl	8001638 <LL_ADC_GetOffsetChannel>
 800229e:	4603      	mov	r3, r0
 80022a0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80022a4:	2b00      	cmp	r3, #0
 80022a6:	d10a      	bne.n	80022be <HAL_ADC_ConfigChannel+0x396>
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	2103      	movs	r1, #3
 80022ae:	4618      	mov	r0, r3
 80022b0:	f7ff f9c2 	bl	8001638 <LL_ADC_GetOffsetChannel>
 80022b4:	4603      	mov	r3, r0
 80022b6:	0e9b      	lsrs	r3, r3, #26
 80022b8:	f003 021f 	and.w	r2, r3, #31
 80022bc:	e017      	b.n	80022ee <HAL_ADC_ConfigChannel+0x3c6>
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	2103      	movs	r1, #3
 80022c4:	4618      	mov	r0, r3
 80022c6:	f7ff f9b7 	bl	8001638 <LL_ADC_GetOffsetChannel>
 80022ca:	4603      	mov	r3, r0
 80022cc:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80022ce:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80022d0:	fa93 f3a3 	rbit	r3, r3
 80022d4:	673b      	str	r3, [r7, #112]	; 0x70
  return result;
 80022d6:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80022d8:	67bb      	str	r3, [r7, #120]	; 0x78
  if (value == 0U)
 80022da:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80022dc:	2b00      	cmp	r3, #0
 80022de:	d101      	bne.n	80022e4 <HAL_ADC_ConfigChannel+0x3bc>
    return 32U;
 80022e0:	2320      	movs	r3, #32
 80022e2:	e003      	b.n	80022ec <HAL_ADC_ConfigChannel+0x3c4>
  return __builtin_clz(value);
 80022e4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80022e6:	fab3 f383 	clz	r3, r3
 80022ea:	b2db      	uxtb	r3, r3
 80022ec:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80022ee:	683b      	ldr	r3, [r7, #0]
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80022f6:	2b00      	cmp	r3, #0
 80022f8:	d105      	bne.n	8002306 <HAL_ADC_ConfigChannel+0x3de>
 80022fa:	683b      	ldr	r3, [r7, #0]
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	0e9b      	lsrs	r3, r3, #26
 8002300:	f003 031f 	and.w	r3, r3, #31
 8002304:	e011      	b.n	800232a <HAL_ADC_ConfigChannel+0x402>
 8002306:	683b      	ldr	r3, [r7, #0]
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800230c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800230e:	fa93 f3a3 	rbit	r3, r3
 8002312:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 8002314:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8002316:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (value == 0U)
 8002318:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800231a:	2b00      	cmp	r3, #0
 800231c:	d101      	bne.n	8002322 <HAL_ADC_ConfigChannel+0x3fa>
    return 32U;
 800231e:	2320      	movs	r3, #32
 8002320:	e003      	b.n	800232a <HAL_ADC_ConfigChannel+0x402>
  return __builtin_clz(value);
 8002322:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002324:	fab3 f383 	clz	r3, r3
 8002328:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800232a:	429a      	cmp	r2, r3
 800232c:	d106      	bne.n	800233c <HAL_ADC_ConfigChannel+0x414>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	2200      	movs	r2, #0
 8002334:	2103      	movs	r1, #3
 8002336:	4618      	mov	r0, r3
 8002338:	f7ff f994 	bl	8001664 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	4618      	mov	r0, r3
 8002342:	f7ff fab7 	bl	80018b4 <LL_ADC_IsEnabled>
 8002346:	4603      	mov	r3, r0
 8002348:	2b00      	cmp	r3, #0
 800234a:	f040 813f 	bne.w	80025cc <HAL_ADC_ConfigChannel+0x6a4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	6818      	ldr	r0, [r3, #0]
 8002352:	683b      	ldr	r3, [r7, #0]
 8002354:	6819      	ldr	r1, [r3, #0]
 8002356:	683b      	ldr	r3, [r7, #0]
 8002358:	68db      	ldr	r3, [r3, #12]
 800235a:	461a      	mov	r2, r3
 800235c:	f7ff fa08 	bl	8001770 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8002360:	683b      	ldr	r3, [r7, #0]
 8002362:	68db      	ldr	r3, [r3, #12]
 8002364:	4a8e      	ldr	r2, [pc, #568]	; (80025a0 <HAL_ADC_ConfigChannel+0x678>)
 8002366:	4293      	cmp	r3, r2
 8002368:	f040 8130 	bne.w	80025cc <HAL_ADC_ConfigChannel+0x6a4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8002370:	683b      	ldr	r3, [r7, #0]
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002378:	2b00      	cmp	r3, #0
 800237a:	d10b      	bne.n	8002394 <HAL_ADC_ConfigChannel+0x46c>
 800237c:	683b      	ldr	r3, [r7, #0]
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	0e9b      	lsrs	r3, r3, #26
 8002382:	3301      	adds	r3, #1
 8002384:	f003 031f 	and.w	r3, r3, #31
 8002388:	2b09      	cmp	r3, #9
 800238a:	bf94      	ite	ls
 800238c:	2301      	movls	r3, #1
 800238e:	2300      	movhi	r3, #0
 8002390:	b2db      	uxtb	r3, r3
 8002392:	e019      	b.n	80023c8 <HAL_ADC_ConfigChannel+0x4a0>
 8002394:	683b      	ldr	r3, [r7, #0]
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800239a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800239c:	fa93 f3a3 	rbit	r3, r3
 80023a0:	65bb      	str	r3, [r7, #88]	; 0x58
  return result;
 80023a2:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80023a4:	663b      	str	r3, [r7, #96]	; 0x60
  if (value == 0U)
 80023a6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80023a8:	2b00      	cmp	r3, #0
 80023aa:	d101      	bne.n	80023b0 <HAL_ADC_ConfigChannel+0x488>
    return 32U;
 80023ac:	2320      	movs	r3, #32
 80023ae:	e003      	b.n	80023b8 <HAL_ADC_ConfigChannel+0x490>
  return __builtin_clz(value);
 80023b0:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80023b2:	fab3 f383 	clz	r3, r3
 80023b6:	b2db      	uxtb	r3, r3
 80023b8:	3301      	adds	r3, #1
 80023ba:	f003 031f 	and.w	r3, r3, #31
 80023be:	2b09      	cmp	r3, #9
 80023c0:	bf94      	ite	ls
 80023c2:	2301      	movls	r3, #1
 80023c4:	2300      	movhi	r3, #0
 80023c6:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80023c8:	2b00      	cmp	r3, #0
 80023ca:	d079      	beq.n	80024c0 <HAL_ADC_ConfigChannel+0x598>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80023cc:	683b      	ldr	r3, [r7, #0]
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80023d4:	2b00      	cmp	r3, #0
 80023d6:	d107      	bne.n	80023e8 <HAL_ADC_ConfigChannel+0x4c0>
 80023d8:	683b      	ldr	r3, [r7, #0]
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	0e9b      	lsrs	r3, r3, #26
 80023de:	3301      	adds	r3, #1
 80023e0:	069b      	lsls	r3, r3, #26
 80023e2:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80023e6:	e015      	b.n	8002414 <HAL_ADC_ConfigChannel+0x4ec>
 80023e8:	683b      	ldr	r3, [r7, #0]
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80023ee:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80023f0:	fa93 f3a3 	rbit	r3, r3
 80023f4:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 80023f6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80023f8:	657b      	str	r3, [r7, #84]	; 0x54
  if (value == 0U)
 80023fa:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80023fc:	2b00      	cmp	r3, #0
 80023fe:	d101      	bne.n	8002404 <HAL_ADC_ConfigChannel+0x4dc>
    return 32U;
 8002400:	2320      	movs	r3, #32
 8002402:	e003      	b.n	800240c <HAL_ADC_ConfigChannel+0x4e4>
  return __builtin_clz(value);
 8002404:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002406:	fab3 f383 	clz	r3, r3
 800240a:	b2db      	uxtb	r3, r3
 800240c:	3301      	adds	r3, #1
 800240e:	069b      	lsls	r3, r3, #26
 8002410:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002414:	683b      	ldr	r3, [r7, #0]
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800241c:	2b00      	cmp	r3, #0
 800241e:	d109      	bne.n	8002434 <HAL_ADC_ConfigChannel+0x50c>
 8002420:	683b      	ldr	r3, [r7, #0]
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	0e9b      	lsrs	r3, r3, #26
 8002426:	3301      	adds	r3, #1
 8002428:	f003 031f 	and.w	r3, r3, #31
 800242c:	2101      	movs	r1, #1
 800242e:	fa01 f303 	lsl.w	r3, r1, r3
 8002432:	e017      	b.n	8002464 <HAL_ADC_ConfigChannel+0x53c>
 8002434:	683b      	ldr	r3, [r7, #0]
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800243a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800243c:	fa93 f3a3 	rbit	r3, r3
 8002440:	643b      	str	r3, [r7, #64]	; 0x40
  return result;
 8002442:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002444:	64bb      	str	r3, [r7, #72]	; 0x48
  if (value == 0U)
 8002446:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002448:	2b00      	cmp	r3, #0
 800244a:	d101      	bne.n	8002450 <HAL_ADC_ConfigChannel+0x528>
    return 32U;
 800244c:	2320      	movs	r3, #32
 800244e:	e003      	b.n	8002458 <HAL_ADC_ConfigChannel+0x530>
  return __builtin_clz(value);
 8002450:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002452:	fab3 f383 	clz	r3, r3
 8002456:	b2db      	uxtb	r3, r3
 8002458:	3301      	adds	r3, #1
 800245a:	f003 031f 	and.w	r3, r3, #31
 800245e:	2101      	movs	r1, #1
 8002460:	fa01 f303 	lsl.w	r3, r1, r3
 8002464:	ea42 0103 	orr.w	r1, r2, r3
 8002468:	683b      	ldr	r3, [r7, #0]
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002470:	2b00      	cmp	r3, #0
 8002472:	d10a      	bne.n	800248a <HAL_ADC_ConfigChannel+0x562>
 8002474:	683b      	ldr	r3, [r7, #0]
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	0e9b      	lsrs	r3, r3, #26
 800247a:	3301      	adds	r3, #1
 800247c:	f003 021f 	and.w	r2, r3, #31
 8002480:	4613      	mov	r3, r2
 8002482:	005b      	lsls	r3, r3, #1
 8002484:	4413      	add	r3, r2
 8002486:	051b      	lsls	r3, r3, #20
 8002488:	e018      	b.n	80024bc <HAL_ADC_ConfigChannel+0x594>
 800248a:	683b      	ldr	r3, [r7, #0]
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002490:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002492:	fa93 f3a3 	rbit	r3, r3
 8002496:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8002498:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800249a:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (value == 0U)
 800249c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800249e:	2b00      	cmp	r3, #0
 80024a0:	d101      	bne.n	80024a6 <HAL_ADC_ConfigChannel+0x57e>
    return 32U;
 80024a2:	2320      	movs	r3, #32
 80024a4:	e003      	b.n	80024ae <HAL_ADC_ConfigChannel+0x586>
  return __builtin_clz(value);
 80024a6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80024a8:	fab3 f383 	clz	r3, r3
 80024ac:	b2db      	uxtb	r3, r3
 80024ae:	3301      	adds	r3, #1
 80024b0:	f003 021f 	and.w	r2, r3, #31
 80024b4:	4613      	mov	r3, r2
 80024b6:	005b      	lsls	r3, r3, #1
 80024b8:	4413      	add	r3, r2
 80024ba:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80024bc:	430b      	orrs	r3, r1
 80024be:	e080      	b.n	80025c2 <HAL_ADC_ConfigChannel+0x69a>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80024c0:	683b      	ldr	r3, [r7, #0]
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80024c8:	2b00      	cmp	r3, #0
 80024ca:	d107      	bne.n	80024dc <HAL_ADC_ConfigChannel+0x5b4>
 80024cc:	683b      	ldr	r3, [r7, #0]
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	0e9b      	lsrs	r3, r3, #26
 80024d2:	3301      	adds	r3, #1
 80024d4:	069b      	lsls	r3, r3, #26
 80024d6:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80024da:	e015      	b.n	8002508 <HAL_ADC_ConfigChannel+0x5e0>
 80024dc:	683b      	ldr	r3, [r7, #0]
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80024e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80024e4:	fa93 f3a3 	rbit	r3, r3
 80024e8:	62bb      	str	r3, [r7, #40]	; 0x28
  return result;
 80024ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80024ec:	633b      	str	r3, [r7, #48]	; 0x30
  if (value == 0U)
 80024ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80024f0:	2b00      	cmp	r3, #0
 80024f2:	d101      	bne.n	80024f8 <HAL_ADC_ConfigChannel+0x5d0>
    return 32U;
 80024f4:	2320      	movs	r3, #32
 80024f6:	e003      	b.n	8002500 <HAL_ADC_ConfigChannel+0x5d8>
  return __builtin_clz(value);
 80024f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80024fa:	fab3 f383 	clz	r3, r3
 80024fe:	b2db      	uxtb	r3, r3
 8002500:	3301      	adds	r3, #1
 8002502:	069b      	lsls	r3, r3, #26
 8002504:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002508:	683b      	ldr	r3, [r7, #0]
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002510:	2b00      	cmp	r3, #0
 8002512:	d109      	bne.n	8002528 <HAL_ADC_ConfigChannel+0x600>
 8002514:	683b      	ldr	r3, [r7, #0]
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	0e9b      	lsrs	r3, r3, #26
 800251a:	3301      	adds	r3, #1
 800251c:	f003 031f 	and.w	r3, r3, #31
 8002520:	2101      	movs	r1, #1
 8002522:	fa01 f303 	lsl.w	r3, r1, r3
 8002526:	e017      	b.n	8002558 <HAL_ADC_ConfigChannel+0x630>
 8002528:	683b      	ldr	r3, [r7, #0]
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800252e:	6a3b      	ldr	r3, [r7, #32]
 8002530:	fa93 f3a3 	rbit	r3, r3
 8002534:	61fb      	str	r3, [r7, #28]
  return result;
 8002536:	69fb      	ldr	r3, [r7, #28]
 8002538:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 800253a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800253c:	2b00      	cmp	r3, #0
 800253e:	d101      	bne.n	8002544 <HAL_ADC_ConfigChannel+0x61c>
    return 32U;
 8002540:	2320      	movs	r3, #32
 8002542:	e003      	b.n	800254c <HAL_ADC_ConfigChannel+0x624>
  return __builtin_clz(value);
 8002544:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002546:	fab3 f383 	clz	r3, r3
 800254a:	b2db      	uxtb	r3, r3
 800254c:	3301      	adds	r3, #1
 800254e:	f003 031f 	and.w	r3, r3, #31
 8002552:	2101      	movs	r1, #1
 8002554:	fa01 f303 	lsl.w	r3, r1, r3
 8002558:	ea42 0103 	orr.w	r1, r2, r3
 800255c:	683b      	ldr	r3, [r7, #0]
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002564:	2b00      	cmp	r3, #0
 8002566:	d10d      	bne.n	8002584 <HAL_ADC_ConfigChannel+0x65c>
 8002568:	683b      	ldr	r3, [r7, #0]
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	0e9b      	lsrs	r3, r3, #26
 800256e:	3301      	adds	r3, #1
 8002570:	f003 021f 	and.w	r2, r3, #31
 8002574:	4613      	mov	r3, r2
 8002576:	005b      	lsls	r3, r3, #1
 8002578:	4413      	add	r3, r2
 800257a:	3b1e      	subs	r3, #30
 800257c:	051b      	lsls	r3, r3, #20
 800257e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002582:	e01d      	b.n	80025c0 <HAL_ADC_ConfigChannel+0x698>
 8002584:	683b      	ldr	r3, [r7, #0]
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800258a:	697b      	ldr	r3, [r7, #20]
 800258c:	fa93 f3a3 	rbit	r3, r3
 8002590:	613b      	str	r3, [r7, #16]
  return result;
 8002592:	693b      	ldr	r3, [r7, #16]
 8002594:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8002596:	69bb      	ldr	r3, [r7, #24]
 8002598:	2b00      	cmp	r3, #0
 800259a:	d103      	bne.n	80025a4 <HAL_ADC_ConfigChannel+0x67c>
    return 32U;
 800259c:	2320      	movs	r3, #32
 800259e:	e005      	b.n	80025ac <HAL_ADC_ConfigChannel+0x684>
 80025a0:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 80025a4:	69bb      	ldr	r3, [r7, #24]
 80025a6:	fab3 f383 	clz	r3, r3
 80025aa:	b2db      	uxtb	r3, r3
 80025ac:	3301      	adds	r3, #1
 80025ae:	f003 021f 	and.w	r2, r3, #31
 80025b2:	4613      	mov	r3, r2
 80025b4:	005b      	lsls	r3, r3, #1
 80025b6:	4413      	add	r3, r2
 80025b8:	3b1e      	subs	r3, #30
 80025ba:	051b      	lsls	r3, r3, #20
 80025bc:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80025c0:	430b      	orrs	r3, r1
 80025c2:	683a      	ldr	r2, [r7, #0]
 80025c4:	6892      	ldr	r2, [r2, #8]
 80025c6:	4619      	mov	r1, r3
 80025c8:	f7ff f8a6 	bl	8001718 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 80025cc:	683b      	ldr	r3, [r7, #0]
 80025ce:	681a      	ldr	r2, [r3, #0]
 80025d0:	4b43      	ldr	r3, [pc, #268]	; (80026e0 <HAL_ADC_ConfigChannel+0x7b8>)
 80025d2:	4013      	ands	r3, r2
 80025d4:	2b00      	cmp	r3, #0
 80025d6:	d079      	beq.n	80026cc <HAL_ADC_ConfigChannel+0x7a4>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80025d8:	4842      	ldr	r0, [pc, #264]	; (80026e4 <HAL_ADC_ConfigChannel+0x7bc>)
 80025da:	f7fe fffb 	bl	80015d4 <LL_ADC_GetCommonPathInternalCh>
 80025de:	f8c7 00c4 	str.w	r0, [r7, #196]	; 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80025e2:	683b      	ldr	r3, [r7, #0]
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	4a40      	ldr	r2, [pc, #256]	; (80026e8 <HAL_ADC_ConfigChannel+0x7c0>)
 80025e8:	4293      	cmp	r3, r2
 80025ea:	d12b      	bne.n	8002644 <HAL_ADC_ConfigChannel+0x71c>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80025ec:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80025f0:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80025f4:	2b00      	cmp	r3, #0
 80025f6:	d125      	bne.n	8002644 <HAL_ADC_ConfigChannel+0x71c>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	4a3b      	ldr	r2, [pc, #236]	; (80026ec <HAL_ADC_ConfigChannel+0x7c4>)
 80025fe:	4293      	cmp	r3, r2
 8002600:	d004      	beq.n	800260c <HAL_ADC_ConfigChannel+0x6e4>
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	4a3a      	ldr	r2, [pc, #232]	; (80026f0 <HAL_ADC_ConfigChannel+0x7c8>)
 8002608:	4293      	cmp	r3, r2
 800260a:	d15c      	bne.n	80026c6 <HAL_ADC_ConfigChannel+0x79e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800260c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002610:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8002614:	4619      	mov	r1, r3
 8002616:	4833      	ldr	r0, [pc, #204]	; (80026e4 <HAL_ADC_ConfigChannel+0x7bc>)
 8002618:	f7fe ffc9 	bl	80015ae <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 800261c:	4b35      	ldr	r3, [pc, #212]	; (80026f4 <HAL_ADC_ConfigChannel+0x7cc>)
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	099b      	lsrs	r3, r3, #6
 8002622:	4a35      	ldr	r2, [pc, #212]	; (80026f8 <HAL_ADC_ConfigChannel+0x7d0>)
 8002624:	fba2 2303 	umull	r2, r3, r2, r3
 8002628:	099a      	lsrs	r2, r3, #6
 800262a:	4613      	mov	r3, r2
 800262c:	005b      	lsls	r3, r3, #1
 800262e:	4413      	add	r3, r2
 8002630:	009b      	lsls	r3, r3, #2
 8002632:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8002634:	e002      	b.n	800263c <HAL_ADC_ConfigChannel+0x714>
          {
            wait_loop_index--;
 8002636:	68fb      	ldr	r3, [r7, #12]
 8002638:	3b01      	subs	r3, #1
 800263a:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800263c:	68fb      	ldr	r3, [r7, #12]
 800263e:	2b00      	cmp	r3, #0
 8002640:	d1f9      	bne.n	8002636 <HAL_ADC_ConfigChannel+0x70e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002642:	e040      	b.n	80026c6 <HAL_ADC_ConfigChannel+0x79e>
          }
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8002644:	683b      	ldr	r3, [r7, #0]
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	4a2c      	ldr	r2, [pc, #176]	; (80026fc <HAL_ADC_ConfigChannel+0x7d4>)
 800264a:	4293      	cmp	r3, r2
 800264c:	d118      	bne.n	8002680 <HAL_ADC_ConfigChannel+0x758>
 800264e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002652:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002656:	2b00      	cmp	r3, #0
 8002658:	d112      	bne.n	8002680 <HAL_ADC_ConfigChannel+0x758>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	4a23      	ldr	r2, [pc, #140]	; (80026ec <HAL_ADC_ConfigChannel+0x7c4>)
 8002660:	4293      	cmp	r3, r2
 8002662:	d004      	beq.n	800266e <HAL_ADC_ConfigChannel+0x746>
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	4a21      	ldr	r2, [pc, #132]	; (80026f0 <HAL_ADC_ConfigChannel+0x7c8>)
 800266a:	4293      	cmp	r3, r2
 800266c:	d12d      	bne.n	80026ca <HAL_ADC_ConfigChannel+0x7a2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800266e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002672:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002676:	4619      	mov	r1, r3
 8002678:	481a      	ldr	r0, [pc, #104]	; (80026e4 <HAL_ADC_ConfigChannel+0x7bc>)
 800267a:	f7fe ff98 	bl	80015ae <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800267e:	e024      	b.n	80026ca <HAL_ADC_ConfigChannel+0x7a2>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 8002680:	683b      	ldr	r3, [r7, #0]
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	4a1e      	ldr	r2, [pc, #120]	; (8002700 <HAL_ADC_ConfigChannel+0x7d8>)
 8002686:	4293      	cmp	r3, r2
 8002688:	d120      	bne.n	80026cc <HAL_ADC_ConfigChannel+0x7a4>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800268a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800268e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002692:	2b00      	cmp	r3, #0
 8002694:	d11a      	bne.n	80026cc <HAL_ADC_ConfigChannel+0x7a4>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	4a14      	ldr	r2, [pc, #80]	; (80026ec <HAL_ADC_ConfigChannel+0x7c4>)
 800269c:	4293      	cmp	r3, r2
 800269e:	d115      	bne.n	80026cc <HAL_ADC_ConfigChannel+0x7a4>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80026a0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80026a4:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80026a8:	4619      	mov	r1, r3
 80026aa:	480e      	ldr	r0, [pc, #56]	; (80026e4 <HAL_ADC_ConfigChannel+0x7bc>)
 80026ac:	f7fe ff7f 	bl	80015ae <LL_ADC_SetCommonPathInternalCh>
 80026b0:	e00c      	b.n	80026cc <HAL_ADC_ConfigChannel+0x7a4>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80026b6:	f043 0220 	orr.w	r2, r3, #32
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 80026be:	2301      	movs	r3, #1
 80026c0:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
 80026c4:	e002      	b.n	80026cc <HAL_ADC_ConfigChannel+0x7a4>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80026c6:	bf00      	nop
 80026c8:	e000      	b.n	80026cc <HAL_ADC_ConfigChannel+0x7a4>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80026ca:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	2200      	movs	r2, #0
 80026d0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 80026d4:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 80026d8:	4618      	mov	r0, r3
 80026da:	37d8      	adds	r7, #216	; 0xd8
 80026dc:	46bd      	mov	sp, r7
 80026de:	bd80      	pop	{r7, pc}
 80026e0:	80080000 	.word	0x80080000
 80026e4:	50040300 	.word	0x50040300
 80026e8:	c7520000 	.word	0xc7520000
 80026ec:	50040000 	.word	0x50040000
 80026f0:	50040200 	.word	0x50040200
 80026f4:	2000000c 	.word	0x2000000c
 80026f8:	053e2d63 	.word	0x053e2d63
 80026fc:	cb840000 	.word	0xcb840000
 8002700:	80000001 	.word	0x80000001

08002704 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8002704:	b580      	push	{r7, lr}
 8002706:	b084      	sub	sp, #16
 8002708:	af00      	add	r7, sp, #0
 800270a:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	4618      	mov	r0, r3
 8002712:	f7ff f8cf 	bl	80018b4 <LL_ADC_IsEnabled>
 8002716:	4603      	mov	r3, r0
 8002718:	2b00      	cmp	r3, #0
 800271a:	d146      	bne.n	80027aa <ADC_Enable+0xa6>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	689a      	ldr	r2, [r3, #8]
 8002722:	4b24      	ldr	r3, [pc, #144]	; (80027b4 <ADC_Enable+0xb0>)
 8002724:	4013      	ands	r3, r2
 8002726:	2b00      	cmp	r3, #0
 8002728:	d00d      	beq.n	8002746 <ADC_Enable+0x42>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800272e:	f043 0210 	orr.w	r2, r3, #16
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	655a      	str	r2, [r3, #84]	; 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800273a:	f043 0201 	orr.w	r2, r3, #1
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	659a      	str	r2, [r3, #88]	; 0x58

      return HAL_ERROR;
 8002742:	2301      	movs	r3, #1
 8002744:	e032      	b.n	80027ac <ADC_Enable+0xa8>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	4618      	mov	r0, r3
 800274c:	f7ff f89e 	bl	800188c <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8002750:	f7fe feea 	bl	8001528 <HAL_GetTick>
 8002754:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002756:	e021      	b.n	800279c <ADC_Enable+0x98>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	4618      	mov	r0, r3
 800275e:	f7ff f8a9 	bl	80018b4 <LL_ADC_IsEnabled>
 8002762:	4603      	mov	r3, r0
 8002764:	2b00      	cmp	r3, #0
 8002766:	d104      	bne.n	8002772 <ADC_Enable+0x6e>
      {
        LL_ADC_Enable(hadc->Instance);
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	4618      	mov	r0, r3
 800276e:	f7ff f88d 	bl	800188c <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002772:	f7fe fed9 	bl	8001528 <HAL_GetTick>
 8002776:	4602      	mov	r2, r0
 8002778:	68fb      	ldr	r3, [r7, #12]
 800277a:	1ad3      	subs	r3, r2, r3
 800277c:	2b02      	cmp	r3, #2
 800277e:	d90d      	bls.n	800279c <ADC_Enable+0x98>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002784:	f043 0210 	orr.w	r2, r3, #16
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	655a      	str	r2, [r3, #84]	; 0x54

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002790:	f043 0201 	orr.w	r2, r3, #1
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	659a      	str	r2, [r3, #88]	; 0x58

        return HAL_ERROR;
 8002798:	2301      	movs	r3, #1
 800279a:	e007      	b.n	80027ac <ADC_Enable+0xa8>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	f003 0301 	and.w	r3, r3, #1
 80027a6:	2b01      	cmp	r3, #1
 80027a8:	d1d6      	bne.n	8002758 <ADC_Enable+0x54>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80027aa:	2300      	movs	r3, #0
}
 80027ac:	4618      	mov	r0, r3
 80027ae:	3710      	adds	r7, #16
 80027b0:	46bd      	mov	sp, r7
 80027b2:	bd80      	pop	{r7, pc}
 80027b4:	8000003f 	.word	0x8000003f

080027b8 <LL_ADC_IsEnabled>:
{
 80027b8:	b480      	push	{r7}
 80027ba:	b083      	sub	sp, #12
 80027bc:	af00      	add	r7, sp, #0
 80027be:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	689b      	ldr	r3, [r3, #8]
 80027c4:	f003 0301 	and.w	r3, r3, #1
 80027c8:	2b01      	cmp	r3, #1
 80027ca:	d101      	bne.n	80027d0 <LL_ADC_IsEnabled+0x18>
 80027cc:	2301      	movs	r3, #1
 80027ce:	e000      	b.n	80027d2 <LL_ADC_IsEnabled+0x1a>
 80027d0:	2300      	movs	r3, #0
}
 80027d2:	4618      	mov	r0, r3
 80027d4:	370c      	adds	r7, #12
 80027d6:	46bd      	mov	sp, r7
 80027d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027dc:	4770      	bx	lr

080027de <LL_ADC_REG_IsConversionOngoing>:
{
 80027de:	b480      	push	{r7}
 80027e0:	b083      	sub	sp, #12
 80027e2:	af00      	add	r7, sp, #0
 80027e4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	689b      	ldr	r3, [r3, #8]
 80027ea:	f003 0304 	and.w	r3, r3, #4
 80027ee:	2b04      	cmp	r3, #4
 80027f0:	d101      	bne.n	80027f6 <LL_ADC_REG_IsConversionOngoing+0x18>
 80027f2:	2301      	movs	r3, #1
 80027f4:	e000      	b.n	80027f8 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80027f6:	2300      	movs	r3, #0
}
 80027f8:	4618      	mov	r0, r3
 80027fa:	370c      	adds	r7, #12
 80027fc:	46bd      	mov	sp, r7
 80027fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002802:	4770      	bx	lr

08002804 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 8002804:	b590      	push	{r4, r7, lr}
 8002806:	b09f      	sub	sp, #124	; 0x7c
 8002808:	af00      	add	r7, sp, #0
 800280a:	6078      	str	r0, [r7, #4]
 800280c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800280e:	2300      	movs	r3, #0
 8002810:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800281a:	2b01      	cmp	r3, #1
 800281c:	d101      	bne.n	8002822 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 800281e:	2302      	movs	r3, #2
 8002820:	e08f      	b.n	8002942 <HAL_ADCEx_MultiModeConfigChannel+0x13e>
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	2201      	movs	r2, #1
 8002826:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	4a47      	ldr	r2, [pc, #284]	; (800294c <HAL_ADCEx_MultiModeConfigChannel+0x148>)
 8002830:	4293      	cmp	r3, r2
 8002832:	d102      	bne.n	800283a <HAL_ADCEx_MultiModeConfigChannel+0x36>
 8002834:	4b46      	ldr	r3, [pc, #280]	; (8002950 <HAL_ADCEx_MultiModeConfigChannel+0x14c>)
 8002836:	60bb      	str	r3, [r7, #8]
 8002838:	e001      	b.n	800283e <HAL_ADCEx_MultiModeConfigChannel+0x3a>
 800283a:	2300      	movs	r3, #0
 800283c:	60bb      	str	r3, [r7, #8]

  if (tmphadcSlave.Instance == NULL)
 800283e:	68bb      	ldr	r3, [r7, #8]
 8002840:	2b00      	cmp	r3, #0
 8002842:	d10b      	bne.n	800285c <HAL_ADCEx_MultiModeConfigChannel+0x58>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002848:	f043 0220 	orr.w	r2, r3, #32
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	655a      	str	r2, [r3, #84]	; 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	2200      	movs	r2, #0
 8002854:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    return HAL_ERROR;
 8002858:	2301      	movs	r3, #1
 800285a:	e072      	b.n	8002942 <HAL_ADCEx_MultiModeConfigChannel+0x13e>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 800285c:	68bb      	ldr	r3, [r7, #8]
 800285e:	4618      	mov	r0, r3
 8002860:	f7ff ffbd 	bl	80027de <LL_ADC_REG_IsConversionOngoing>
 8002864:	6738      	str	r0, [r7, #112]	; 0x70
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	4618      	mov	r0, r3
 800286c:	f7ff ffb7 	bl	80027de <LL_ADC_REG_IsConversionOngoing>
 8002870:	4603      	mov	r3, r0
 8002872:	2b00      	cmp	r3, #0
 8002874:	d154      	bne.n	8002920 <HAL_ADCEx_MultiModeConfigChannel+0x11c>
      && (tmphadcSlave_conversion_on_going == 0UL))
 8002876:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002878:	2b00      	cmp	r3, #0
 800287a:	d151      	bne.n	8002920 <HAL_ADCEx_MultiModeConfigChannel+0x11c>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 800287c:	4b35      	ldr	r3, [pc, #212]	; (8002954 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 800287e:	66fb      	str	r3, [r7, #108]	; 0x6c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8002880:	683b      	ldr	r3, [r7, #0]
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	2b00      	cmp	r3, #0
 8002886:	d02c      	beq.n	80028e2 <HAL_ADCEx_MultiModeConfigChannel+0xde>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8002888:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800288a:	689b      	ldr	r3, [r3, #8]
 800288c:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002890:	683b      	ldr	r3, [r7, #0]
 8002892:	6859      	ldr	r1, [r3, #4]
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800289a:	035b      	lsls	r3, r3, #13
 800289c:	430b      	orrs	r3, r1
 800289e:	431a      	orrs	r2, r3
 80028a0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80028a2:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80028a4:	4829      	ldr	r0, [pc, #164]	; (800294c <HAL_ADCEx_MultiModeConfigChannel+0x148>)
 80028a6:	f7ff ff87 	bl	80027b8 <LL_ADC_IsEnabled>
 80028aa:	4604      	mov	r4, r0
 80028ac:	4828      	ldr	r0, [pc, #160]	; (8002950 <HAL_ADCEx_MultiModeConfigChannel+0x14c>)
 80028ae:	f7ff ff83 	bl	80027b8 <LL_ADC_IsEnabled>
 80028b2:	4603      	mov	r3, r0
 80028b4:	431c      	orrs	r4, r3
 80028b6:	4828      	ldr	r0, [pc, #160]	; (8002958 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 80028b8:	f7ff ff7e 	bl	80027b8 <LL_ADC_IsEnabled>
 80028bc:	4603      	mov	r3, r0
 80028be:	4323      	orrs	r3, r4
 80028c0:	2b00      	cmp	r3, #0
 80028c2:	d137      	bne.n	8002934 <HAL_ADCEx_MultiModeConfigChannel+0x130>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 80028c4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80028c6:	689b      	ldr	r3, [r3, #8]
 80028c8:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 80028cc:	f023 030f 	bic.w	r3, r3, #15
 80028d0:	683a      	ldr	r2, [r7, #0]
 80028d2:	6811      	ldr	r1, [r2, #0]
 80028d4:	683a      	ldr	r2, [r7, #0]
 80028d6:	6892      	ldr	r2, [r2, #8]
 80028d8:	430a      	orrs	r2, r1
 80028da:	431a      	orrs	r2, r3
 80028dc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80028de:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80028e0:	e028      	b.n	8002934 <HAL_ADCEx_MultiModeConfigChannel+0x130>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 80028e2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80028e4:	689b      	ldr	r3, [r3, #8]
 80028e6:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80028ea:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80028ec:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80028ee:	4817      	ldr	r0, [pc, #92]	; (800294c <HAL_ADCEx_MultiModeConfigChannel+0x148>)
 80028f0:	f7ff ff62 	bl	80027b8 <LL_ADC_IsEnabled>
 80028f4:	4604      	mov	r4, r0
 80028f6:	4816      	ldr	r0, [pc, #88]	; (8002950 <HAL_ADCEx_MultiModeConfigChannel+0x14c>)
 80028f8:	f7ff ff5e 	bl	80027b8 <LL_ADC_IsEnabled>
 80028fc:	4603      	mov	r3, r0
 80028fe:	431c      	orrs	r4, r3
 8002900:	4815      	ldr	r0, [pc, #84]	; (8002958 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 8002902:	f7ff ff59 	bl	80027b8 <LL_ADC_IsEnabled>
 8002906:	4603      	mov	r3, r0
 8002908:	4323      	orrs	r3, r4
 800290a:	2b00      	cmp	r3, #0
 800290c:	d112      	bne.n	8002934 <HAL_ADCEx_MultiModeConfigChannel+0x130>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 800290e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002910:	689b      	ldr	r3, [r3, #8]
 8002912:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8002916:	f023 030f 	bic.w	r3, r3, #15
 800291a:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800291c:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 800291e:	e009      	b.n	8002934 <HAL_ADCEx_MultiModeConfigChannel+0x130>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002924:	f043 0220 	orr.w	r2, r3, #32
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 800292c:	2301      	movs	r3, #1
 800292e:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
 8002932:	e000      	b.n	8002936 <HAL_ADCEx_MultiModeConfigChannel+0x132>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8002934:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	2200      	movs	r2, #0
 800293a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 800293e:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
}
 8002942:	4618      	mov	r0, r3
 8002944:	377c      	adds	r7, #124	; 0x7c
 8002946:	46bd      	mov	sp, r7
 8002948:	bd90      	pop	{r4, r7, pc}
 800294a:	bf00      	nop
 800294c:	50040000 	.word	0x50040000
 8002950:	50040100 	.word	0x50040100
 8002954:	50040300 	.word	0x50040300
 8002958:	50040200 	.word	0x50040200

0800295c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800295c:	b480      	push	{r7}
 800295e:	b085      	sub	sp, #20
 8002960:	af00      	add	r7, sp, #0
 8002962:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	f003 0307 	and.w	r3, r3, #7
 800296a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800296c:	4b0c      	ldr	r3, [pc, #48]	; (80029a0 <__NVIC_SetPriorityGrouping+0x44>)
 800296e:	68db      	ldr	r3, [r3, #12]
 8002970:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002972:	68ba      	ldr	r2, [r7, #8]
 8002974:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002978:	4013      	ands	r3, r2
 800297a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800297c:	68fb      	ldr	r3, [r7, #12]
 800297e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002980:	68bb      	ldr	r3, [r7, #8]
 8002982:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002984:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002988:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800298c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800298e:	4a04      	ldr	r2, [pc, #16]	; (80029a0 <__NVIC_SetPriorityGrouping+0x44>)
 8002990:	68bb      	ldr	r3, [r7, #8]
 8002992:	60d3      	str	r3, [r2, #12]
}
 8002994:	bf00      	nop
 8002996:	3714      	adds	r7, #20
 8002998:	46bd      	mov	sp, r7
 800299a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800299e:	4770      	bx	lr
 80029a0:	e000ed00 	.word	0xe000ed00

080029a4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80029a4:	b480      	push	{r7}
 80029a6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80029a8:	4b04      	ldr	r3, [pc, #16]	; (80029bc <__NVIC_GetPriorityGrouping+0x18>)
 80029aa:	68db      	ldr	r3, [r3, #12]
 80029ac:	0a1b      	lsrs	r3, r3, #8
 80029ae:	f003 0307 	and.w	r3, r3, #7
}
 80029b2:	4618      	mov	r0, r3
 80029b4:	46bd      	mov	sp, r7
 80029b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029ba:	4770      	bx	lr
 80029bc:	e000ed00 	.word	0xe000ed00

080029c0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80029c0:	b480      	push	{r7}
 80029c2:	b083      	sub	sp, #12
 80029c4:	af00      	add	r7, sp, #0
 80029c6:	4603      	mov	r3, r0
 80029c8:	6039      	str	r1, [r7, #0]
 80029ca:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80029cc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80029d0:	2b00      	cmp	r3, #0
 80029d2:	db0a      	blt.n	80029ea <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80029d4:	683b      	ldr	r3, [r7, #0]
 80029d6:	b2da      	uxtb	r2, r3
 80029d8:	490c      	ldr	r1, [pc, #48]	; (8002a0c <__NVIC_SetPriority+0x4c>)
 80029da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80029de:	0112      	lsls	r2, r2, #4
 80029e0:	b2d2      	uxtb	r2, r2
 80029e2:	440b      	add	r3, r1
 80029e4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80029e8:	e00a      	b.n	8002a00 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80029ea:	683b      	ldr	r3, [r7, #0]
 80029ec:	b2da      	uxtb	r2, r3
 80029ee:	4908      	ldr	r1, [pc, #32]	; (8002a10 <__NVIC_SetPriority+0x50>)
 80029f0:	79fb      	ldrb	r3, [r7, #7]
 80029f2:	f003 030f 	and.w	r3, r3, #15
 80029f6:	3b04      	subs	r3, #4
 80029f8:	0112      	lsls	r2, r2, #4
 80029fa:	b2d2      	uxtb	r2, r2
 80029fc:	440b      	add	r3, r1
 80029fe:	761a      	strb	r2, [r3, #24]
}
 8002a00:	bf00      	nop
 8002a02:	370c      	adds	r7, #12
 8002a04:	46bd      	mov	sp, r7
 8002a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a0a:	4770      	bx	lr
 8002a0c:	e000e100 	.word	0xe000e100
 8002a10:	e000ed00 	.word	0xe000ed00

08002a14 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002a14:	b480      	push	{r7}
 8002a16:	b089      	sub	sp, #36	; 0x24
 8002a18:	af00      	add	r7, sp, #0
 8002a1a:	60f8      	str	r0, [r7, #12]
 8002a1c:	60b9      	str	r1, [r7, #8]
 8002a1e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002a20:	68fb      	ldr	r3, [r7, #12]
 8002a22:	f003 0307 	and.w	r3, r3, #7
 8002a26:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002a28:	69fb      	ldr	r3, [r7, #28]
 8002a2a:	f1c3 0307 	rsb	r3, r3, #7
 8002a2e:	2b04      	cmp	r3, #4
 8002a30:	bf28      	it	cs
 8002a32:	2304      	movcs	r3, #4
 8002a34:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002a36:	69fb      	ldr	r3, [r7, #28]
 8002a38:	3304      	adds	r3, #4
 8002a3a:	2b06      	cmp	r3, #6
 8002a3c:	d902      	bls.n	8002a44 <NVIC_EncodePriority+0x30>
 8002a3e:	69fb      	ldr	r3, [r7, #28]
 8002a40:	3b03      	subs	r3, #3
 8002a42:	e000      	b.n	8002a46 <NVIC_EncodePriority+0x32>
 8002a44:	2300      	movs	r3, #0
 8002a46:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002a48:	f04f 32ff 	mov.w	r2, #4294967295
 8002a4c:	69bb      	ldr	r3, [r7, #24]
 8002a4e:	fa02 f303 	lsl.w	r3, r2, r3
 8002a52:	43da      	mvns	r2, r3
 8002a54:	68bb      	ldr	r3, [r7, #8]
 8002a56:	401a      	ands	r2, r3
 8002a58:	697b      	ldr	r3, [r7, #20]
 8002a5a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002a5c:	f04f 31ff 	mov.w	r1, #4294967295
 8002a60:	697b      	ldr	r3, [r7, #20]
 8002a62:	fa01 f303 	lsl.w	r3, r1, r3
 8002a66:	43d9      	mvns	r1, r3
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002a6c:	4313      	orrs	r3, r2
         );
}
 8002a6e:	4618      	mov	r0, r3
 8002a70:	3724      	adds	r7, #36	; 0x24
 8002a72:	46bd      	mov	sp, r7
 8002a74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a78:	4770      	bx	lr
	...

08002a7c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002a7c:	b580      	push	{r7, lr}
 8002a7e:	b082      	sub	sp, #8
 8002a80:	af00      	add	r7, sp, #0
 8002a82:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	3b01      	subs	r3, #1
 8002a88:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002a8c:	d301      	bcc.n	8002a92 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002a8e:	2301      	movs	r3, #1
 8002a90:	e00f      	b.n	8002ab2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002a92:	4a0a      	ldr	r2, [pc, #40]	; (8002abc <SysTick_Config+0x40>)
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	3b01      	subs	r3, #1
 8002a98:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002a9a:	210f      	movs	r1, #15
 8002a9c:	f04f 30ff 	mov.w	r0, #4294967295
 8002aa0:	f7ff ff8e 	bl	80029c0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002aa4:	4b05      	ldr	r3, [pc, #20]	; (8002abc <SysTick_Config+0x40>)
 8002aa6:	2200      	movs	r2, #0
 8002aa8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002aaa:	4b04      	ldr	r3, [pc, #16]	; (8002abc <SysTick_Config+0x40>)
 8002aac:	2207      	movs	r2, #7
 8002aae:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002ab0:	2300      	movs	r3, #0
}
 8002ab2:	4618      	mov	r0, r3
 8002ab4:	3708      	adds	r7, #8
 8002ab6:	46bd      	mov	sp, r7
 8002ab8:	bd80      	pop	{r7, pc}
 8002aba:	bf00      	nop
 8002abc:	e000e010 	.word	0xe000e010

08002ac0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002ac0:	b580      	push	{r7, lr}
 8002ac2:	b082      	sub	sp, #8
 8002ac4:	af00      	add	r7, sp, #0
 8002ac6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002ac8:	6878      	ldr	r0, [r7, #4]
 8002aca:	f7ff ff47 	bl	800295c <__NVIC_SetPriorityGrouping>
}
 8002ace:	bf00      	nop
 8002ad0:	3708      	adds	r7, #8
 8002ad2:	46bd      	mov	sp, r7
 8002ad4:	bd80      	pop	{r7, pc}

08002ad6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002ad6:	b580      	push	{r7, lr}
 8002ad8:	b086      	sub	sp, #24
 8002ada:	af00      	add	r7, sp, #0
 8002adc:	4603      	mov	r3, r0
 8002ade:	60b9      	str	r1, [r7, #8]
 8002ae0:	607a      	str	r2, [r7, #4]
 8002ae2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002ae4:	2300      	movs	r3, #0
 8002ae6:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002ae8:	f7ff ff5c 	bl	80029a4 <__NVIC_GetPriorityGrouping>
 8002aec:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002aee:	687a      	ldr	r2, [r7, #4]
 8002af0:	68b9      	ldr	r1, [r7, #8]
 8002af2:	6978      	ldr	r0, [r7, #20]
 8002af4:	f7ff ff8e 	bl	8002a14 <NVIC_EncodePriority>
 8002af8:	4602      	mov	r2, r0
 8002afa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002afe:	4611      	mov	r1, r2
 8002b00:	4618      	mov	r0, r3
 8002b02:	f7ff ff5d 	bl	80029c0 <__NVIC_SetPriority>
}
 8002b06:	bf00      	nop
 8002b08:	3718      	adds	r7, #24
 8002b0a:	46bd      	mov	sp, r7
 8002b0c:	bd80      	pop	{r7, pc}

08002b0e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002b0e:	b580      	push	{r7, lr}
 8002b10:	b082      	sub	sp, #8
 8002b12:	af00      	add	r7, sp, #0
 8002b14:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002b16:	6878      	ldr	r0, [r7, #4]
 8002b18:	f7ff ffb0 	bl	8002a7c <SysTick_Config>
 8002b1c:	4603      	mov	r3, r0
}
 8002b1e:	4618      	mov	r0, r3
 8002b20:	3708      	adds	r7, #8
 8002b22:	46bd      	mov	sp, r7
 8002b24:	bd80      	pop	{r7, pc}
	...

08002b28 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002b28:	b480      	push	{r7}
 8002b2a:	b087      	sub	sp, #28
 8002b2c:	af00      	add	r7, sp, #0
 8002b2e:	6078      	str	r0, [r7, #4]
 8002b30:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002b32:	2300      	movs	r3, #0
 8002b34:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002b36:	e17f      	b.n	8002e38 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002b38:	683b      	ldr	r3, [r7, #0]
 8002b3a:	681a      	ldr	r2, [r3, #0]
 8002b3c:	2101      	movs	r1, #1
 8002b3e:	697b      	ldr	r3, [r7, #20]
 8002b40:	fa01 f303 	lsl.w	r3, r1, r3
 8002b44:	4013      	ands	r3, r2
 8002b46:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002b48:	68fb      	ldr	r3, [r7, #12]
 8002b4a:	2b00      	cmp	r3, #0
 8002b4c:	f000 8171 	beq.w	8002e32 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002b50:	683b      	ldr	r3, [r7, #0]
 8002b52:	685b      	ldr	r3, [r3, #4]
 8002b54:	2b01      	cmp	r3, #1
 8002b56:	d00b      	beq.n	8002b70 <HAL_GPIO_Init+0x48>
 8002b58:	683b      	ldr	r3, [r7, #0]
 8002b5a:	685b      	ldr	r3, [r3, #4]
 8002b5c:	2b02      	cmp	r3, #2
 8002b5e:	d007      	beq.n	8002b70 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002b60:	683b      	ldr	r3, [r7, #0]
 8002b62:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002b64:	2b11      	cmp	r3, #17
 8002b66:	d003      	beq.n	8002b70 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002b68:	683b      	ldr	r3, [r7, #0]
 8002b6a:	685b      	ldr	r3, [r3, #4]
 8002b6c:	2b12      	cmp	r3, #18
 8002b6e:	d130      	bne.n	8002bd2 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	689b      	ldr	r3, [r3, #8]
 8002b74:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8002b76:	697b      	ldr	r3, [r7, #20]
 8002b78:	005b      	lsls	r3, r3, #1
 8002b7a:	2203      	movs	r2, #3
 8002b7c:	fa02 f303 	lsl.w	r3, r2, r3
 8002b80:	43db      	mvns	r3, r3
 8002b82:	693a      	ldr	r2, [r7, #16]
 8002b84:	4013      	ands	r3, r2
 8002b86:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002b88:	683b      	ldr	r3, [r7, #0]
 8002b8a:	68da      	ldr	r2, [r3, #12]
 8002b8c:	697b      	ldr	r3, [r7, #20]
 8002b8e:	005b      	lsls	r3, r3, #1
 8002b90:	fa02 f303 	lsl.w	r3, r2, r3
 8002b94:	693a      	ldr	r2, [r7, #16]
 8002b96:	4313      	orrs	r3, r2
 8002b98:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	693a      	ldr	r2, [r7, #16]
 8002b9e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	685b      	ldr	r3, [r3, #4]
 8002ba4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002ba6:	2201      	movs	r2, #1
 8002ba8:	697b      	ldr	r3, [r7, #20]
 8002baa:	fa02 f303 	lsl.w	r3, r2, r3
 8002bae:	43db      	mvns	r3, r3
 8002bb0:	693a      	ldr	r2, [r7, #16]
 8002bb2:	4013      	ands	r3, r2
 8002bb4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8002bb6:	683b      	ldr	r3, [r7, #0]
 8002bb8:	685b      	ldr	r3, [r3, #4]
 8002bba:	091b      	lsrs	r3, r3, #4
 8002bbc:	f003 0201 	and.w	r2, r3, #1
 8002bc0:	697b      	ldr	r3, [r7, #20]
 8002bc2:	fa02 f303 	lsl.w	r3, r2, r3
 8002bc6:	693a      	ldr	r2, [r7, #16]
 8002bc8:	4313      	orrs	r3, r2
 8002bca:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	693a      	ldr	r2, [r7, #16]
 8002bd0:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8002bd2:	683b      	ldr	r3, [r7, #0]
 8002bd4:	685b      	ldr	r3, [r3, #4]
 8002bd6:	f003 0303 	and.w	r3, r3, #3
 8002bda:	2b03      	cmp	r3, #3
 8002bdc:	d118      	bne.n	8002c10 <HAL_GPIO_Init+0xe8>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002be2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8002be4:	2201      	movs	r2, #1
 8002be6:	697b      	ldr	r3, [r7, #20]
 8002be8:	fa02 f303 	lsl.w	r3, r2, r3
 8002bec:	43db      	mvns	r3, r3
 8002bee:	693a      	ldr	r2, [r7, #16]
 8002bf0:	4013      	ands	r3, r2
 8002bf2:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & ANALOG_MODE) >> 3) << position);
 8002bf4:	683b      	ldr	r3, [r7, #0]
 8002bf6:	685b      	ldr	r3, [r3, #4]
 8002bf8:	08db      	lsrs	r3, r3, #3
 8002bfa:	f003 0201 	and.w	r2, r3, #1
 8002bfe:	697b      	ldr	r3, [r7, #20]
 8002c00:	fa02 f303 	lsl.w	r3, r2, r3
 8002c04:	693a      	ldr	r2, [r7, #16]
 8002c06:	4313      	orrs	r3, r2
 8002c08:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	693a      	ldr	r2, [r7, #16]
 8002c0e:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	68db      	ldr	r3, [r3, #12]
 8002c14:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8002c16:	697b      	ldr	r3, [r7, #20]
 8002c18:	005b      	lsls	r3, r3, #1
 8002c1a:	2203      	movs	r2, #3
 8002c1c:	fa02 f303 	lsl.w	r3, r2, r3
 8002c20:	43db      	mvns	r3, r3
 8002c22:	693a      	ldr	r2, [r7, #16]
 8002c24:	4013      	ands	r3, r2
 8002c26:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8002c28:	683b      	ldr	r3, [r7, #0]
 8002c2a:	689a      	ldr	r2, [r3, #8]
 8002c2c:	697b      	ldr	r3, [r7, #20]
 8002c2e:	005b      	lsls	r3, r3, #1
 8002c30:	fa02 f303 	lsl.w	r3, r2, r3
 8002c34:	693a      	ldr	r2, [r7, #16]
 8002c36:	4313      	orrs	r3, r2
 8002c38:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	693a      	ldr	r2, [r7, #16]
 8002c3e:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002c40:	683b      	ldr	r3, [r7, #0]
 8002c42:	685b      	ldr	r3, [r3, #4]
 8002c44:	2b02      	cmp	r3, #2
 8002c46:	d003      	beq.n	8002c50 <HAL_GPIO_Init+0x128>
 8002c48:	683b      	ldr	r3, [r7, #0]
 8002c4a:	685b      	ldr	r3, [r3, #4]
 8002c4c:	2b12      	cmp	r3, #18
 8002c4e:	d123      	bne.n	8002c98 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002c50:	697b      	ldr	r3, [r7, #20]
 8002c52:	08da      	lsrs	r2, r3, #3
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	3208      	adds	r2, #8
 8002c58:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002c5c:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002c5e:	697b      	ldr	r3, [r7, #20]
 8002c60:	f003 0307 	and.w	r3, r3, #7
 8002c64:	009b      	lsls	r3, r3, #2
 8002c66:	220f      	movs	r2, #15
 8002c68:	fa02 f303 	lsl.w	r3, r2, r3
 8002c6c:	43db      	mvns	r3, r3
 8002c6e:	693a      	ldr	r2, [r7, #16]
 8002c70:	4013      	ands	r3, r2
 8002c72:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002c74:	683b      	ldr	r3, [r7, #0]
 8002c76:	691a      	ldr	r2, [r3, #16]
 8002c78:	697b      	ldr	r3, [r7, #20]
 8002c7a:	f003 0307 	and.w	r3, r3, #7
 8002c7e:	009b      	lsls	r3, r3, #2
 8002c80:	fa02 f303 	lsl.w	r3, r2, r3
 8002c84:	693a      	ldr	r2, [r7, #16]
 8002c86:	4313      	orrs	r3, r2
 8002c88:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002c8a:	697b      	ldr	r3, [r7, #20]
 8002c8c:	08da      	lsrs	r2, r3, #3
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	3208      	adds	r2, #8
 8002c92:	6939      	ldr	r1, [r7, #16]
 8002c94:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8002c9e:	697b      	ldr	r3, [r7, #20]
 8002ca0:	005b      	lsls	r3, r3, #1
 8002ca2:	2203      	movs	r2, #3
 8002ca4:	fa02 f303 	lsl.w	r3, r2, r3
 8002ca8:	43db      	mvns	r3, r3
 8002caa:	693a      	ldr	r2, [r7, #16]
 8002cac:	4013      	ands	r3, r2
 8002cae:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002cb0:	683b      	ldr	r3, [r7, #0]
 8002cb2:	685b      	ldr	r3, [r3, #4]
 8002cb4:	f003 0203 	and.w	r2, r3, #3
 8002cb8:	697b      	ldr	r3, [r7, #20]
 8002cba:	005b      	lsls	r3, r3, #1
 8002cbc:	fa02 f303 	lsl.w	r3, r2, r3
 8002cc0:	693a      	ldr	r2, [r7, #16]
 8002cc2:	4313      	orrs	r3, r2
 8002cc4:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	693a      	ldr	r2, [r7, #16]
 8002cca:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002ccc:	683b      	ldr	r3, [r7, #0]
 8002cce:	685b      	ldr	r3, [r3, #4]
 8002cd0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002cd4:	2b00      	cmp	r3, #0
 8002cd6:	f000 80ac 	beq.w	8002e32 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002cda:	4b5f      	ldr	r3, [pc, #380]	; (8002e58 <HAL_GPIO_Init+0x330>)
 8002cdc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002cde:	4a5e      	ldr	r2, [pc, #376]	; (8002e58 <HAL_GPIO_Init+0x330>)
 8002ce0:	f043 0301 	orr.w	r3, r3, #1
 8002ce4:	6613      	str	r3, [r2, #96]	; 0x60
 8002ce6:	4b5c      	ldr	r3, [pc, #368]	; (8002e58 <HAL_GPIO_Init+0x330>)
 8002ce8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002cea:	f003 0301 	and.w	r3, r3, #1
 8002cee:	60bb      	str	r3, [r7, #8]
 8002cf0:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002cf2:	4a5a      	ldr	r2, [pc, #360]	; (8002e5c <HAL_GPIO_Init+0x334>)
 8002cf4:	697b      	ldr	r3, [r7, #20]
 8002cf6:	089b      	lsrs	r3, r3, #2
 8002cf8:	3302      	adds	r3, #2
 8002cfa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002cfe:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002d00:	697b      	ldr	r3, [r7, #20]
 8002d02:	f003 0303 	and.w	r3, r3, #3
 8002d06:	009b      	lsls	r3, r3, #2
 8002d08:	220f      	movs	r2, #15
 8002d0a:	fa02 f303 	lsl.w	r3, r2, r3
 8002d0e:	43db      	mvns	r3, r3
 8002d10:	693a      	ldr	r2, [r7, #16]
 8002d12:	4013      	ands	r3, r2
 8002d14:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8002d1c:	d025      	beq.n	8002d6a <HAL_GPIO_Init+0x242>
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	4a4f      	ldr	r2, [pc, #316]	; (8002e60 <HAL_GPIO_Init+0x338>)
 8002d22:	4293      	cmp	r3, r2
 8002d24:	d01f      	beq.n	8002d66 <HAL_GPIO_Init+0x23e>
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	4a4e      	ldr	r2, [pc, #312]	; (8002e64 <HAL_GPIO_Init+0x33c>)
 8002d2a:	4293      	cmp	r3, r2
 8002d2c:	d019      	beq.n	8002d62 <HAL_GPIO_Init+0x23a>
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	4a4d      	ldr	r2, [pc, #308]	; (8002e68 <HAL_GPIO_Init+0x340>)
 8002d32:	4293      	cmp	r3, r2
 8002d34:	d013      	beq.n	8002d5e <HAL_GPIO_Init+0x236>
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	4a4c      	ldr	r2, [pc, #304]	; (8002e6c <HAL_GPIO_Init+0x344>)
 8002d3a:	4293      	cmp	r3, r2
 8002d3c:	d00d      	beq.n	8002d5a <HAL_GPIO_Init+0x232>
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	4a4b      	ldr	r2, [pc, #300]	; (8002e70 <HAL_GPIO_Init+0x348>)
 8002d42:	4293      	cmp	r3, r2
 8002d44:	d007      	beq.n	8002d56 <HAL_GPIO_Init+0x22e>
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	4a4a      	ldr	r2, [pc, #296]	; (8002e74 <HAL_GPIO_Init+0x34c>)
 8002d4a:	4293      	cmp	r3, r2
 8002d4c:	d101      	bne.n	8002d52 <HAL_GPIO_Init+0x22a>
 8002d4e:	2306      	movs	r3, #6
 8002d50:	e00c      	b.n	8002d6c <HAL_GPIO_Init+0x244>
 8002d52:	2307      	movs	r3, #7
 8002d54:	e00a      	b.n	8002d6c <HAL_GPIO_Init+0x244>
 8002d56:	2305      	movs	r3, #5
 8002d58:	e008      	b.n	8002d6c <HAL_GPIO_Init+0x244>
 8002d5a:	2304      	movs	r3, #4
 8002d5c:	e006      	b.n	8002d6c <HAL_GPIO_Init+0x244>
 8002d5e:	2303      	movs	r3, #3
 8002d60:	e004      	b.n	8002d6c <HAL_GPIO_Init+0x244>
 8002d62:	2302      	movs	r3, #2
 8002d64:	e002      	b.n	8002d6c <HAL_GPIO_Init+0x244>
 8002d66:	2301      	movs	r3, #1
 8002d68:	e000      	b.n	8002d6c <HAL_GPIO_Init+0x244>
 8002d6a:	2300      	movs	r3, #0
 8002d6c:	697a      	ldr	r2, [r7, #20]
 8002d6e:	f002 0203 	and.w	r2, r2, #3
 8002d72:	0092      	lsls	r2, r2, #2
 8002d74:	4093      	lsls	r3, r2
 8002d76:	693a      	ldr	r2, [r7, #16]
 8002d78:	4313      	orrs	r3, r2
 8002d7a:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002d7c:	4937      	ldr	r1, [pc, #220]	; (8002e5c <HAL_GPIO_Init+0x334>)
 8002d7e:	697b      	ldr	r3, [r7, #20]
 8002d80:	089b      	lsrs	r3, r3, #2
 8002d82:	3302      	adds	r3, #2
 8002d84:	693a      	ldr	r2, [r7, #16]
 8002d86:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8002d8a:	4b3b      	ldr	r3, [pc, #236]	; (8002e78 <HAL_GPIO_Init+0x350>)
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002d90:	68fb      	ldr	r3, [r7, #12]
 8002d92:	43db      	mvns	r3, r3
 8002d94:	693a      	ldr	r2, [r7, #16]
 8002d96:	4013      	ands	r3, r2
 8002d98:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002d9a:	683b      	ldr	r3, [r7, #0]
 8002d9c:	685b      	ldr	r3, [r3, #4]
 8002d9e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002da2:	2b00      	cmp	r3, #0
 8002da4:	d003      	beq.n	8002dae <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8002da6:	693a      	ldr	r2, [r7, #16]
 8002da8:	68fb      	ldr	r3, [r7, #12]
 8002daa:	4313      	orrs	r3, r2
 8002dac:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002dae:	4a32      	ldr	r2, [pc, #200]	; (8002e78 <HAL_GPIO_Init+0x350>)
 8002db0:	693b      	ldr	r3, [r7, #16]
 8002db2:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 8002db4:	4b30      	ldr	r3, [pc, #192]	; (8002e78 <HAL_GPIO_Init+0x350>)
 8002db6:	685b      	ldr	r3, [r3, #4]
 8002db8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002dba:	68fb      	ldr	r3, [r7, #12]
 8002dbc:	43db      	mvns	r3, r3
 8002dbe:	693a      	ldr	r2, [r7, #16]
 8002dc0:	4013      	ands	r3, r2
 8002dc2:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002dc4:	683b      	ldr	r3, [r7, #0]
 8002dc6:	685b      	ldr	r3, [r3, #4]
 8002dc8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002dcc:	2b00      	cmp	r3, #0
 8002dce:	d003      	beq.n	8002dd8 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8002dd0:	693a      	ldr	r2, [r7, #16]
 8002dd2:	68fb      	ldr	r3, [r7, #12]
 8002dd4:	4313      	orrs	r3, r2
 8002dd6:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002dd8:	4a27      	ldr	r2, [pc, #156]	; (8002e78 <HAL_GPIO_Init+0x350>)
 8002dda:	693b      	ldr	r3, [r7, #16]
 8002ddc:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002dde:	4b26      	ldr	r3, [pc, #152]	; (8002e78 <HAL_GPIO_Init+0x350>)
 8002de0:	689b      	ldr	r3, [r3, #8]
 8002de2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002de4:	68fb      	ldr	r3, [r7, #12]
 8002de6:	43db      	mvns	r3, r3
 8002de8:	693a      	ldr	r2, [r7, #16]
 8002dea:	4013      	ands	r3, r2
 8002dec:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002dee:	683b      	ldr	r3, [r7, #0]
 8002df0:	685b      	ldr	r3, [r3, #4]
 8002df2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002df6:	2b00      	cmp	r3, #0
 8002df8:	d003      	beq.n	8002e02 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8002dfa:	693a      	ldr	r2, [r7, #16]
 8002dfc:	68fb      	ldr	r3, [r7, #12]
 8002dfe:	4313      	orrs	r3, r2
 8002e00:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002e02:	4a1d      	ldr	r2, [pc, #116]	; (8002e78 <HAL_GPIO_Init+0x350>)
 8002e04:	693b      	ldr	r3, [r7, #16]
 8002e06:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002e08:	4b1b      	ldr	r3, [pc, #108]	; (8002e78 <HAL_GPIO_Init+0x350>)
 8002e0a:	68db      	ldr	r3, [r3, #12]
 8002e0c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002e0e:	68fb      	ldr	r3, [r7, #12]
 8002e10:	43db      	mvns	r3, r3
 8002e12:	693a      	ldr	r2, [r7, #16]
 8002e14:	4013      	ands	r3, r2
 8002e16:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002e18:	683b      	ldr	r3, [r7, #0]
 8002e1a:	685b      	ldr	r3, [r3, #4]
 8002e1c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002e20:	2b00      	cmp	r3, #0
 8002e22:	d003      	beq.n	8002e2c <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8002e24:	693a      	ldr	r2, [r7, #16]
 8002e26:	68fb      	ldr	r3, [r7, #12]
 8002e28:	4313      	orrs	r3, r2
 8002e2a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002e2c:	4a12      	ldr	r2, [pc, #72]	; (8002e78 <HAL_GPIO_Init+0x350>)
 8002e2e:	693b      	ldr	r3, [r7, #16]
 8002e30:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8002e32:	697b      	ldr	r3, [r7, #20]
 8002e34:	3301      	adds	r3, #1
 8002e36:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002e38:	683b      	ldr	r3, [r7, #0]
 8002e3a:	681a      	ldr	r2, [r3, #0]
 8002e3c:	697b      	ldr	r3, [r7, #20]
 8002e3e:	fa22 f303 	lsr.w	r3, r2, r3
 8002e42:	2b00      	cmp	r3, #0
 8002e44:	f47f ae78 	bne.w	8002b38 <HAL_GPIO_Init+0x10>
  }
}
 8002e48:	bf00      	nop
 8002e4a:	bf00      	nop
 8002e4c:	371c      	adds	r7, #28
 8002e4e:	46bd      	mov	sp, r7
 8002e50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e54:	4770      	bx	lr
 8002e56:	bf00      	nop
 8002e58:	40021000 	.word	0x40021000
 8002e5c:	40010000 	.word	0x40010000
 8002e60:	48000400 	.word	0x48000400
 8002e64:	48000800 	.word	0x48000800
 8002e68:	48000c00 	.word	0x48000c00
 8002e6c:	48001000 	.word	0x48001000
 8002e70:	48001400 	.word	0x48001400
 8002e74:	48001800 	.word	0x48001800
 8002e78:	40010400 	.word	0x40010400

08002e7c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002e7c:	b480      	push	{r7}
 8002e7e:	b083      	sub	sp, #12
 8002e80:	af00      	add	r7, sp, #0
 8002e82:	6078      	str	r0, [r7, #4]
 8002e84:	460b      	mov	r3, r1
 8002e86:	807b      	strh	r3, [r7, #2]
 8002e88:	4613      	mov	r3, r2
 8002e8a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002e8c:	787b      	ldrb	r3, [r7, #1]
 8002e8e:	2b00      	cmp	r3, #0
 8002e90:	d003      	beq.n	8002e9a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002e92:	887a      	ldrh	r2, [r7, #2]
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002e98:	e002      	b.n	8002ea0 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002e9a:	887a      	ldrh	r2, [r7, #2]
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002ea0:	bf00      	nop
 8002ea2:	370c      	adds	r7, #12
 8002ea4:	46bd      	mov	sp, r7
 8002ea6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eaa:	4770      	bx	lr

08002eac <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002eac:	b580      	push	{r7, lr}
 8002eae:	b082      	sub	sp, #8
 8002eb0:	af00      	add	r7, sp, #0
 8002eb2:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	2b00      	cmp	r3, #0
 8002eb8:	d101      	bne.n	8002ebe <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002eba:	2301      	movs	r3, #1
 8002ebc:	e081      	b.n	8002fc2 <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002ec4:	b2db      	uxtb	r3, r3
 8002ec6:	2b00      	cmp	r3, #0
 8002ec8:	d106      	bne.n	8002ed8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	2200      	movs	r2, #0
 8002ece:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8002ed2:	6878      	ldr	r0, [r7, #4]
 8002ed4:	f7fe f96e 	bl	80011b4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	2224      	movs	r2, #36	; 0x24
 8002edc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	681a      	ldr	r2, [r3, #0]
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	f022 0201 	bic.w	r2, r2, #1
 8002eee:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	685a      	ldr	r2, [r3, #4]
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002efc:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	689a      	ldr	r2, [r3, #8]
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002f0c:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	68db      	ldr	r3, [r3, #12]
 8002f12:	2b01      	cmp	r3, #1
 8002f14:	d107      	bne.n	8002f26 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	689a      	ldr	r2, [r3, #8]
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002f22:	609a      	str	r2, [r3, #8]
 8002f24:	e006      	b.n	8002f34 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	689a      	ldr	r2, [r3, #8]
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8002f32:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	68db      	ldr	r3, [r3, #12]
 8002f38:	2b02      	cmp	r3, #2
 8002f3a:	d104      	bne.n	8002f46 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002f44:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	685b      	ldr	r3, [r3, #4]
 8002f4c:	687a      	ldr	r2, [r7, #4]
 8002f4e:	6812      	ldr	r2, [r2, #0]
 8002f50:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002f54:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002f58:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	68da      	ldr	r2, [r3, #12]
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002f68:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	691a      	ldr	r2, [r3, #16]
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	695b      	ldr	r3, [r3, #20]
 8002f72:	ea42 0103 	orr.w	r1, r2, r3
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	699b      	ldr	r3, [r3, #24]
 8002f7a:	021a      	lsls	r2, r3, #8
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	430a      	orrs	r2, r1
 8002f82:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	69d9      	ldr	r1, [r3, #28]
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	6a1a      	ldr	r2, [r3, #32]
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	430a      	orrs	r2, r1
 8002f92:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	681a      	ldr	r2, [r3, #0]
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	f042 0201 	orr.w	r2, r2, #1
 8002fa2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	2200      	movs	r2, #0
 8002fa8:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	2220      	movs	r2, #32
 8002fae:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	2200      	movs	r2, #0
 8002fb6:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	2200      	movs	r2, #0
 8002fbc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8002fc0:	2300      	movs	r3, #0
}
 8002fc2:	4618      	mov	r0, r3
 8002fc4:	3708      	adds	r7, #8
 8002fc6:	46bd      	mov	sp, r7
 8002fc8:	bd80      	pop	{r7, pc}
	...

08002fcc <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size,
                                          uint32_t Timeout)
{
 8002fcc:	b580      	push	{r7, lr}
 8002fce:	b088      	sub	sp, #32
 8002fd0:	af02      	add	r7, sp, #8
 8002fd2:	60f8      	str	r0, [r7, #12]
 8002fd4:	607a      	str	r2, [r7, #4]
 8002fd6:	461a      	mov	r2, r3
 8002fd8:	460b      	mov	r3, r1
 8002fda:	817b      	strh	r3, [r7, #10]
 8002fdc:	4613      	mov	r3, r2
 8002fde:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002fe0:	68fb      	ldr	r3, [r7, #12]
 8002fe2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002fe6:	b2db      	uxtb	r3, r3
 8002fe8:	2b20      	cmp	r3, #32
 8002fea:	f040 80da 	bne.w	80031a2 <HAL_I2C_Master_Transmit+0x1d6>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002fee:	68fb      	ldr	r3, [r7, #12]
 8002ff0:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002ff4:	2b01      	cmp	r3, #1
 8002ff6:	d101      	bne.n	8002ffc <HAL_I2C_Master_Transmit+0x30>
 8002ff8:	2302      	movs	r3, #2
 8002ffa:	e0d3      	b.n	80031a4 <HAL_I2C_Master_Transmit+0x1d8>
 8002ffc:	68fb      	ldr	r3, [r7, #12]
 8002ffe:	2201      	movs	r2, #1
 8003000:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8003004:	f7fe fa90 	bl	8001528 <HAL_GetTick>
 8003008:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800300a:	697b      	ldr	r3, [r7, #20]
 800300c:	9300      	str	r3, [sp, #0]
 800300e:	2319      	movs	r3, #25
 8003010:	2201      	movs	r2, #1
 8003012:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003016:	68f8      	ldr	r0, [r7, #12]
 8003018:	f000 f9f7 	bl	800340a <I2C_WaitOnFlagUntilTimeout>
 800301c:	4603      	mov	r3, r0
 800301e:	2b00      	cmp	r3, #0
 8003020:	d001      	beq.n	8003026 <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 8003022:	2301      	movs	r3, #1
 8003024:	e0be      	b.n	80031a4 <HAL_I2C_Master_Transmit+0x1d8>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003026:	68fb      	ldr	r3, [r7, #12]
 8003028:	2221      	movs	r2, #33	; 0x21
 800302a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800302e:	68fb      	ldr	r3, [r7, #12]
 8003030:	2210      	movs	r2, #16
 8003032:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003036:	68fb      	ldr	r3, [r7, #12]
 8003038:	2200      	movs	r2, #0
 800303a:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800303c:	68fb      	ldr	r3, [r7, #12]
 800303e:	687a      	ldr	r2, [r7, #4]
 8003040:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8003042:	68fb      	ldr	r3, [r7, #12]
 8003044:	893a      	ldrh	r2, [r7, #8]
 8003046:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8003048:	68fb      	ldr	r3, [r7, #12]
 800304a:	2200      	movs	r2, #0
 800304c:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800304e:	68fb      	ldr	r3, [r7, #12]
 8003050:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003052:	b29b      	uxth	r3, r3
 8003054:	2bff      	cmp	r3, #255	; 0xff
 8003056:	d90e      	bls.n	8003076 <HAL_I2C_Master_Transmit+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8003058:	68fb      	ldr	r3, [r7, #12]
 800305a:	22ff      	movs	r2, #255	; 0xff
 800305c:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 800305e:	68fb      	ldr	r3, [r7, #12]
 8003060:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003062:	b2da      	uxtb	r2, r3
 8003064:	8979      	ldrh	r1, [r7, #10]
 8003066:	4b51      	ldr	r3, [pc, #324]	; (80031ac <HAL_I2C_Master_Transmit+0x1e0>)
 8003068:	9300      	str	r3, [sp, #0]
 800306a:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800306e:	68f8      	ldr	r0, [r7, #12]
 8003070:	f000 faee 	bl	8003650 <I2C_TransferConfig>
 8003074:	e06c      	b.n	8003150 <HAL_I2C_Master_Transmit+0x184>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8003076:	68fb      	ldr	r3, [r7, #12]
 8003078:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800307a:	b29a      	uxth	r2, r3
 800307c:	68fb      	ldr	r3, [r7, #12]
 800307e:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_WRITE);
 8003080:	68fb      	ldr	r3, [r7, #12]
 8003082:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003084:	b2da      	uxtb	r2, r3
 8003086:	8979      	ldrh	r1, [r7, #10]
 8003088:	4b48      	ldr	r3, [pc, #288]	; (80031ac <HAL_I2C_Master_Transmit+0x1e0>)
 800308a:	9300      	str	r3, [sp, #0]
 800308c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003090:	68f8      	ldr	r0, [r7, #12]
 8003092:	f000 fadd 	bl	8003650 <I2C_TransferConfig>
    }

    while (hi2c->XferCount > 0U)
 8003096:	e05b      	b.n	8003150 <HAL_I2C_Master_Transmit+0x184>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003098:	697a      	ldr	r2, [r7, #20]
 800309a:	6a39      	ldr	r1, [r7, #32]
 800309c:	68f8      	ldr	r0, [r7, #12]
 800309e:	f000 f9f4 	bl	800348a <I2C_WaitOnTXISFlagUntilTimeout>
 80030a2:	4603      	mov	r3, r0
 80030a4:	2b00      	cmp	r3, #0
 80030a6:	d001      	beq.n	80030ac <HAL_I2C_Master_Transmit+0xe0>
      {
        return HAL_ERROR;
 80030a8:	2301      	movs	r3, #1
 80030aa:	e07b      	b.n	80031a4 <HAL_I2C_Master_Transmit+0x1d8>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80030ac:	68fb      	ldr	r3, [r7, #12]
 80030ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030b0:	781a      	ldrb	r2, [r3, #0]
 80030b2:	68fb      	ldr	r3, [r7, #12]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80030b8:	68fb      	ldr	r3, [r7, #12]
 80030ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030bc:	1c5a      	adds	r2, r3, #1
 80030be:	68fb      	ldr	r3, [r7, #12]
 80030c0:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 80030c2:	68fb      	ldr	r3, [r7, #12]
 80030c4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80030c6:	b29b      	uxth	r3, r3
 80030c8:	3b01      	subs	r3, #1
 80030ca:	b29a      	uxth	r2, r3
 80030cc:	68fb      	ldr	r3, [r7, #12]
 80030ce:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80030d0:	68fb      	ldr	r3, [r7, #12]
 80030d2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80030d4:	3b01      	subs	r3, #1
 80030d6:	b29a      	uxth	r2, r3
 80030d8:	68fb      	ldr	r3, [r7, #12]
 80030da:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80030dc:	68fb      	ldr	r3, [r7, #12]
 80030de:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80030e0:	b29b      	uxth	r3, r3
 80030e2:	2b00      	cmp	r3, #0
 80030e4:	d034      	beq.n	8003150 <HAL_I2C_Master_Transmit+0x184>
 80030e6:	68fb      	ldr	r3, [r7, #12]
 80030e8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80030ea:	2b00      	cmp	r3, #0
 80030ec:	d130      	bne.n	8003150 <HAL_I2C_Master_Transmit+0x184>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80030ee:	697b      	ldr	r3, [r7, #20]
 80030f0:	9300      	str	r3, [sp, #0]
 80030f2:	6a3b      	ldr	r3, [r7, #32]
 80030f4:	2200      	movs	r2, #0
 80030f6:	2180      	movs	r1, #128	; 0x80
 80030f8:	68f8      	ldr	r0, [r7, #12]
 80030fa:	f000 f986 	bl	800340a <I2C_WaitOnFlagUntilTimeout>
 80030fe:	4603      	mov	r3, r0
 8003100:	2b00      	cmp	r3, #0
 8003102:	d001      	beq.n	8003108 <HAL_I2C_Master_Transmit+0x13c>
        {
          return HAL_ERROR;
 8003104:	2301      	movs	r3, #1
 8003106:	e04d      	b.n	80031a4 <HAL_I2C_Master_Transmit+0x1d8>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003108:	68fb      	ldr	r3, [r7, #12]
 800310a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800310c:	b29b      	uxth	r3, r3
 800310e:	2bff      	cmp	r3, #255	; 0xff
 8003110:	d90e      	bls.n	8003130 <HAL_I2C_Master_Transmit+0x164>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003112:	68fb      	ldr	r3, [r7, #12]
 8003114:	22ff      	movs	r2, #255	; 0xff
 8003116:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8003118:	68fb      	ldr	r3, [r7, #12]
 800311a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800311c:	b2da      	uxtb	r2, r3
 800311e:	8979      	ldrh	r1, [r7, #10]
 8003120:	2300      	movs	r3, #0
 8003122:	9300      	str	r3, [sp, #0]
 8003124:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003128:	68f8      	ldr	r0, [r7, #12]
 800312a:	f000 fa91 	bl	8003650 <I2C_TransferConfig>
 800312e:	e00f      	b.n	8003150 <HAL_I2C_Master_Transmit+0x184>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8003130:	68fb      	ldr	r3, [r7, #12]
 8003132:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003134:	b29a      	uxth	r2, r3
 8003136:	68fb      	ldr	r3, [r7, #12]
 8003138:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800313a:	68fb      	ldr	r3, [r7, #12]
 800313c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800313e:	b2da      	uxtb	r2, r3
 8003140:	8979      	ldrh	r1, [r7, #10]
 8003142:	2300      	movs	r3, #0
 8003144:	9300      	str	r3, [sp, #0]
 8003146:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800314a:	68f8      	ldr	r0, [r7, #12]
 800314c:	f000 fa80 	bl	8003650 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8003150:	68fb      	ldr	r3, [r7, #12]
 8003152:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003154:	b29b      	uxth	r3, r3
 8003156:	2b00      	cmp	r3, #0
 8003158:	d19e      	bne.n	8003098 <HAL_I2C_Master_Transmit+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800315a:	697a      	ldr	r2, [r7, #20]
 800315c:	6a39      	ldr	r1, [r7, #32]
 800315e:	68f8      	ldr	r0, [r7, #12]
 8003160:	f000 f9d3 	bl	800350a <I2C_WaitOnSTOPFlagUntilTimeout>
 8003164:	4603      	mov	r3, r0
 8003166:	2b00      	cmp	r3, #0
 8003168:	d001      	beq.n	800316e <HAL_I2C_Master_Transmit+0x1a2>
    {
      return HAL_ERROR;
 800316a:	2301      	movs	r3, #1
 800316c:	e01a      	b.n	80031a4 <HAL_I2C_Master_Transmit+0x1d8>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800316e:	68fb      	ldr	r3, [r7, #12]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	2220      	movs	r2, #32
 8003174:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003176:	68fb      	ldr	r3, [r7, #12]
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	6859      	ldr	r1, [r3, #4]
 800317c:	68fb      	ldr	r3, [r7, #12]
 800317e:	681a      	ldr	r2, [r3, #0]
 8003180:	4b0b      	ldr	r3, [pc, #44]	; (80031b0 <HAL_I2C_Master_Transmit+0x1e4>)
 8003182:	400b      	ands	r3, r1
 8003184:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8003186:	68fb      	ldr	r3, [r7, #12]
 8003188:	2220      	movs	r2, #32
 800318a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800318e:	68fb      	ldr	r3, [r7, #12]
 8003190:	2200      	movs	r2, #0
 8003192:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003196:	68fb      	ldr	r3, [r7, #12]
 8003198:	2200      	movs	r2, #0
 800319a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800319e:	2300      	movs	r3, #0
 80031a0:	e000      	b.n	80031a4 <HAL_I2C_Master_Transmit+0x1d8>
  }
  else
  {
    return HAL_BUSY;
 80031a2:	2302      	movs	r3, #2
  }
}
 80031a4:	4618      	mov	r0, r3
 80031a6:	3718      	adds	r7, #24
 80031a8:	46bd      	mov	sp, r7
 80031aa:	bd80      	pop	{r7, pc}
 80031ac:	80002000 	.word	0x80002000
 80031b0:	fe00e800 	.word	0xfe00e800

080031b4 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 80031b4:	b580      	push	{r7, lr}
 80031b6:	b08a      	sub	sp, #40	; 0x28
 80031b8:	af02      	add	r7, sp, #8
 80031ba:	60f8      	str	r0, [r7, #12]
 80031bc:	607a      	str	r2, [r7, #4]
 80031be:	603b      	str	r3, [r7, #0]
 80031c0:	460b      	mov	r3, r1
 80031c2:	817b      	strh	r3, [r7, #10]
  uint32_t tickstart;

  __IO uint32_t I2C_Trials = 0UL;
 80031c4:	2300      	movs	r3, #0
 80031c6:	617b      	str	r3, [r7, #20]

  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80031c8:	68fb      	ldr	r3, [r7, #12]
 80031ca:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80031ce:	b2db      	uxtb	r3, r3
 80031d0:	2b20      	cmp	r3, #32
 80031d2:	f040 80f1 	bne.w	80033b8 <HAL_I2C_IsDeviceReady+0x204>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 80031d6:	68fb      	ldr	r3, [r7, #12]
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	699b      	ldr	r3, [r3, #24]
 80031dc:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80031e0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80031e4:	d101      	bne.n	80031ea <HAL_I2C_IsDeviceReady+0x36>
    {
      return HAL_BUSY;
 80031e6:	2302      	movs	r3, #2
 80031e8:	e0e7      	b.n	80033ba <HAL_I2C_IsDeviceReady+0x206>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80031ea:	68fb      	ldr	r3, [r7, #12]
 80031ec:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80031f0:	2b01      	cmp	r3, #1
 80031f2:	d101      	bne.n	80031f8 <HAL_I2C_IsDeviceReady+0x44>
 80031f4:	2302      	movs	r3, #2
 80031f6:	e0e0      	b.n	80033ba <HAL_I2C_IsDeviceReady+0x206>
 80031f8:	68fb      	ldr	r3, [r7, #12]
 80031fa:	2201      	movs	r2, #1
 80031fc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003200:	68fb      	ldr	r3, [r7, #12]
 8003202:	2224      	movs	r2, #36	; 0x24
 8003204:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003208:	68fb      	ldr	r3, [r7, #12]
 800320a:	2200      	movs	r2, #0
 800320c:	645a      	str	r2, [r3, #68]	; 0x44

    do
    {
      /* Generate Start */
      hi2c->Instance->CR2 = I2C_GENERATE_START(hi2c->Init.AddressingMode, DevAddress);
 800320e:	68fb      	ldr	r3, [r7, #12]
 8003210:	68db      	ldr	r3, [r3, #12]
 8003212:	2b01      	cmp	r3, #1
 8003214:	d107      	bne.n	8003226 <HAL_I2C_IsDeviceReady+0x72>
 8003216:	897b      	ldrh	r3, [r7, #10]
 8003218:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800321c:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8003220:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8003224:	e004      	b.n	8003230 <HAL_I2C_IsDeviceReady+0x7c>
 8003226:	897b      	ldrh	r3, [r7, #10]
 8003228:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800322c:	f443 5320 	orr.w	r3, r3, #10240	; 0x2800
 8003230:	68fa      	ldr	r2, [r7, #12]
 8003232:	6812      	ldr	r2, [r2, #0]
 8003234:	6053      	str	r3, [r2, #4]

      /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
      /* Wait until STOPF flag is set or a NACK flag is set*/
      tickstart = HAL_GetTick();
 8003236:	f7fe f977 	bl	8001528 <HAL_GetTick>
 800323a:	61b8      	str	r0, [r7, #24]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 800323c:	68fb      	ldr	r3, [r7, #12]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	699b      	ldr	r3, [r3, #24]
 8003242:	f003 0320 	and.w	r3, r3, #32
 8003246:	2b20      	cmp	r3, #32
 8003248:	bf0c      	ite	eq
 800324a:	2301      	moveq	r3, #1
 800324c:	2300      	movne	r3, #0
 800324e:	b2db      	uxtb	r3, r3
 8003250:	77fb      	strb	r3, [r7, #31]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8003252:	68fb      	ldr	r3, [r7, #12]
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	699b      	ldr	r3, [r3, #24]
 8003258:	f003 0310 	and.w	r3, r3, #16
 800325c:	2b10      	cmp	r3, #16
 800325e:	bf0c      	ite	eq
 8003260:	2301      	moveq	r3, #1
 8003262:	2300      	movne	r3, #0
 8003264:	b2db      	uxtb	r3, r3
 8003266:	77bb      	strb	r3, [r7, #30]

      while ((tmp1 == RESET) && (tmp2 == RESET))
 8003268:	e034      	b.n	80032d4 <HAL_I2C_IsDeviceReady+0x120>
      {
        if (Timeout != HAL_MAX_DELAY)
 800326a:	683b      	ldr	r3, [r7, #0]
 800326c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003270:	d01a      	beq.n	80032a8 <HAL_I2C_IsDeviceReady+0xf4>
        {
          if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8003272:	f7fe f959 	bl	8001528 <HAL_GetTick>
 8003276:	4602      	mov	r2, r0
 8003278:	69bb      	ldr	r3, [r7, #24]
 800327a:	1ad3      	subs	r3, r2, r3
 800327c:	683a      	ldr	r2, [r7, #0]
 800327e:	429a      	cmp	r2, r3
 8003280:	d302      	bcc.n	8003288 <HAL_I2C_IsDeviceReady+0xd4>
 8003282:	683b      	ldr	r3, [r7, #0]
 8003284:	2b00      	cmp	r3, #0
 8003286:	d10f      	bne.n	80032a8 <HAL_I2C_IsDeviceReady+0xf4>
          {
            /* Update I2C state */
            hi2c->State = HAL_I2C_STATE_READY;
 8003288:	68fb      	ldr	r3, [r7, #12]
 800328a:	2220      	movs	r2, #32
 800328c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

            /* Update I2C error code */
            hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003290:	68fb      	ldr	r3, [r7, #12]
 8003292:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003294:	f043 0220 	orr.w	r2, r3, #32
 8003298:	68fb      	ldr	r3, [r7, #12]
 800329a:	645a      	str	r2, [r3, #68]	; 0x44

            /* Process Unlocked */
            __HAL_UNLOCK(hi2c);
 800329c:	68fb      	ldr	r3, [r7, #12]
 800329e:	2200      	movs	r2, #0
 80032a0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

            return HAL_ERROR;
 80032a4:	2301      	movs	r3, #1
 80032a6:	e088      	b.n	80033ba <HAL_I2C_IsDeviceReady+0x206>
          }
        }

        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 80032a8:	68fb      	ldr	r3, [r7, #12]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	699b      	ldr	r3, [r3, #24]
 80032ae:	f003 0320 	and.w	r3, r3, #32
 80032b2:	2b20      	cmp	r3, #32
 80032b4:	bf0c      	ite	eq
 80032b6:	2301      	moveq	r3, #1
 80032b8:	2300      	movne	r3, #0
 80032ba:	b2db      	uxtb	r3, r3
 80032bc:	77fb      	strb	r3, [r7, #31]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80032be:	68fb      	ldr	r3, [r7, #12]
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	699b      	ldr	r3, [r3, #24]
 80032c4:	f003 0310 	and.w	r3, r3, #16
 80032c8:	2b10      	cmp	r3, #16
 80032ca:	bf0c      	ite	eq
 80032cc:	2301      	moveq	r3, #1
 80032ce:	2300      	movne	r3, #0
 80032d0:	b2db      	uxtb	r3, r3
 80032d2:	77bb      	strb	r3, [r7, #30]
      while ((tmp1 == RESET) && (tmp2 == RESET))
 80032d4:	7ffb      	ldrb	r3, [r7, #31]
 80032d6:	2b00      	cmp	r3, #0
 80032d8:	d102      	bne.n	80032e0 <HAL_I2C_IsDeviceReady+0x12c>
 80032da:	7fbb      	ldrb	r3, [r7, #30]
 80032dc:	2b00      	cmp	r3, #0
 80032de:	d0c4      	beq.n	800326a <HAL_I2C_IsDeviceReady+0xb6>
      }

      /* Check if the NACKF flag has not been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET)
 80032e0:	68fb      	ldr	r3, [r7, #12]
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	699b      	ldr	r3, [r3, #24]
 80032e6:	f003 0310 	and.w	r3, r3, #16
 80032ea:	2b10      	cmp	r3, #16
 80032ec:	d01a      	beq.n	8003324 <HAL_I2C_IsDeviceReady+0x170>
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 80032ee:	69bb      	ldr	r3, [r7, #24]
 80032f0:	9300      	str	r3, [sp, #0]
 80032f2:	683b      	ldr	r3, [r7, #0]
 80032f4:	2200      	movs	r2, #0
 80032f6:	2120      	movs	r1, #32
 80032f8:	68f8      	ldr	r0, [r7, #12]
 80032fa:	f000 f886 	bl	800340a <I2C_WaitOnFlagUntilTimeout>
 80032fe:	4603      	mov	r3, r0
 8003300:	2b00      	cmp	r3, #0
 8003302:	d001      	beq.n	8003308 <HAL_I2C_IsDeviceReady+0x154>
        {
          return HAL_ERROR;
 8003304:	2301      	movs	r3, #1
 8003306:	e058      	b.n	80033ba <HAL_I2C_IsDeviceReady+0x206>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003308:	68fb      	ldr	r3, [r7, #12]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	2220      	movs	r2, #32
 800330e:	61da      	str	r2, [r3, #28]

        /* Device is ready */
        hi2c->State = HAL_I2C_STATE_READY;
 8003310:	68fb      	ldr	r3, [r7, #12]
 8003312:	2220      	movs	r2, #32
 8003314:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003318:	68fb      	ldr	r3, [r7, #12]
 800331a:	2200      	movs	r2, #0
 800331c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_OK;
 8003320:	2300      	movs	r3, #0
 8003322:	e04a      	b.n	80033ba <HAL_I2C_IsDeviceReady+0x206>
      }
      else
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8003324:	69bb      	ldr	r3, [r7, #24]
 8003326:	9300      	str	r3, [sp, #0]
 8003328:	683b      	ldr	r3, [r7, #0]
 800332a:	2200      	movs	r2, #0
 800332c:	2120      	movs	r1, #32
 800332e:	68f8      	ldr	r0, [r7, #12]
 8003330:	f000 f86b 	bl	800340a <I2C_WaitOnFlagUntilTimeout>
 8003334:	4603      	mov	r3, r0
 8003336:	2b00      	cmp	r3, #0
 8003338:	d001      	beq.n	800333e <HAL_I2C_IsDeviceReady+0x18a>
        {
          return HAL_ERROR;
 800333a:	2301      	movs	r3, #1
 800333c:	e03d      	b.n	80033ba <HAL_I2C_IsDeviceReady+0x206>
        }

        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800333e:	68fb      	ldr	r3, [r7, #12]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	2210      	movs	r2, #16
 8003344:	61da      	str	r2, [r3, #28]

        /* Clear STOP Flag, auto generated with autoend*/
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003346:	68fb      	ldr	r3, [r7, #12]
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	2220      	movs	r2, #32
 800334c:	61da      	str	r2, [r3, #28]
      }

      /* Check if the maximum allowed number of trials has been reached */
      if (I2C_Trials == Trials)
 800334e:	697b      	ldr	r3, [r7, #20]
 8003350:	687a      	ldr	r2, [r7, #4]
 8003352:	429a      	cmp	r2, r3
 8003354:	d118      	bne.n	8003388 <HAL_I2C_IsDeviceReady+0x1d4>
      {
        /* Generate Stop */
        hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8003356:	68fb      	ldr	r3, [r7, #12]
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	685a      	ldr	r2, [r3, #4]
 800335c:	68fb      	ldr	r3, [r7, #12]
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003364:	605a      	str	r2, [r3, #4]

        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8003366:	69bb      	ldr	r3, [r7, #24]
 8003368:	9300      	str	r3, [sp, #0]
 800336a:	683b      	ldr	r3, [r7, #0]
 800336c:	2200      	movs	r2, #0
 800336e:	2120      	movs	r1, #32
 8003370:	68f8      	ldr	r0, [r7, #12]
 8003372:	f000 f84a 	bl	800340a <I2C_WaitOnFlagUntilTimeout>
 8003376:	4603      	mov	r3, r0
 8003378:	2b00      	cmp	r3, #0
 800337a:	d001      	beq.n	8003380 <HAL_I2C_IsDeviceReady+0x1cc>
        {
          return HAL_ERROR;
 800337c:	2301      	movs	r3, #1
 800337e:	e01c      	b.n	80033ba <HAL_I2C_IsDeviceReady+0x206>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003380:	68fb      	ldr	r3, [r7, #12]
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	2220      	movs	r2, #32
 8003386:	61da      	str	r2, [r3, #28]
      }

      /* Increment Trials */
      I2C_Trials++;
 8003388:	697b      	ldr	r3, [r7, #20]
 800338a:	3301      	adds	r3, #1
 800338c:	617b      	str	r3, [r7, #20]
    } while (I2C_Trials < Trials);
 800338e:	697b      	ldr	r3, [r7, #20]
 8003390:	687a      	ldr	r2, [r7, #4]
 8003392:	429a      	cmp	r2, r3
 8003394:	f63f af3b 	bhi.w	800320e <HAL_I2C_IsDeviceReady+0x5a>

    /* Update I2C state */
    hi2c->State = HAL_I2C_STATE_READY;
 8003398:	68fb      	ldr	r3, [r7, #12]
 800339a:	2220      	movs	r2, #32
 800339c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Update I2C error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80033a0:	68fb      	ldr	r3, [r7, #12]
 80033a2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80033a4:	f043 0220 	orr.w	r2, r3, #32
 80033a8:	68fb      	ldr	r3, [r7, #12]
 80033aa:	645a      	str	r2, [r3, #68]	; 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80033ac:	68fb      	ldr	r3, [r7, #12]
 80033ae:	2200      	movs	r2, #0
 80033b0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 80033b4:	2301      	movs	r3, #1
 80033b6:	e000      	b.n	80033ba <HAL_I2C_IsDeviceReady+0x206>
  }
  else
  {
    return HAL_BUSY;
 80033b8:	2302      	movs	r3, #2
  }
}
 80033ba:	4618      	mov	r0, r3
 80033bc:	3720      	adds	r7, #32
 80033be:	46bd      	mov	sp, r7
 80033c0:	bd80      	pop	{r7, pc}

080033c2 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80033c2:	b480      	push	{r7}
 80033c4:	b083      	sub	sp, #12
 80033c6:	af00      	add	r7, sp, #0
 80033c8:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	699b      	ldr	r3, [r3, #24]
 80033d0:	f003 0302 	and.w	r3, r3, #2
 80033d4:	2b02      	cmp	r3, #2
 80033d6:	d103      	bne.n	80033e0 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	2200      	movs	r2, #0
 80033de:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	699b      	ldr	r3, [r3, #24]
 80033e6:	f003 0301 	and.w	r3, r3, #1
 80033ea:	2b01      	cmp	r3, #1
 80033ec:	d007      	beq.n	80033fe <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	699a      	ldr	r2, [r3, #24]
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	f042 0201 	orr.w	r2, r2, #1
 80033fc:	619a      	str	r2, [r3, #24]
  }
}
 80033fe:	bf00      	nop
 8003400:	370c      	adds	r7, #12
 8003402:	46bd      	mov	sp, r7
 8003404:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003408:	4770      	bx	lr

0800340a <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 800340a:	b580      	push	{r7, lr}
 800340c:	b084      	sub	sp, #16
 800340e:	af00      	add	r7, sp, #0
 8003410:	60f8      	str	r0, [r7, #12]
 8003412:	60b9      	str	r1, [r7, #8]
 8003414:	603b      	str	r3, [r7, #0]
 8003416:	4613      	mov	r3, r2
 8003418:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800341a:	e022      	b.n	8003462 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800341c:	683b      	ldr	r3, [r7, #0]
 800341e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003422:	d01e      	beq.n	8003462 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003424:	f7fe f880 	bl	8001528 <HAL_GetTick>
 8003428:	4602      	mov	r2, r0
 800342a:	69bb      	ldr	r3, [r7, #24]
 800342c:	1ad3      	subs	r3, r2, r3
 800342e:	683a      	ldr	r2, [r7, #0]
 8003430:	429a      	cmp	r2, r3
 8003432:	d302      	bcc.n	800343a <I2C_WaitOnFlagUntilTimeout+0x30>
 8003434:	683b      	ldr	r3, [r7, #0]
 8003436:	2b00      	cmp	r3, #0
 8003438:	d113      	bne.n	8003462 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800343a:	68fb      	ldr	r3, [r7, #12]
 800343c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800343e:	f043 0220 	orr.w	r2, r3, #32
 8003442:	68fb      	ldr	r3, [r7, #12]
 8003444:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8003446:	68fb      	ldr	r3, [r7, #12]
 8003448:	2220      	movs	r2, #32
 800344a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800344e:	68fb      	ldr	r3, [r7, #12]
 8003450:	2200      	movs	r2, #0
 8003452:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003456:	68fb      	ldr	r3, [r7, #12]
 8003458:	2200      	movs	r2, #0
 800345a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 800345e:	2301      	movs	r3, #1
 8003460:	e00f      	b.n	8003482 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003462:	68fb      	ldr	r3, [r7, #12]
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	699a      	ldr	r2, [r3, #24]
 8003468:	68bb      	ldr	r3, [r7, #8]
 800346a:	4013      	ands	r3, r2
 800346c:	68ba      	ldr	r2, [r7, #8]
 800346e:	429a      	cmp	r2, r3
 8003470:	bf0c      	ite	eq
 8003472:	2301      	moveq	r3, #1
 8003474:	2300      	movne	r3, #0
 8003476:	b2db      	uxtb	r3, r3
 8003478:	461a      	mov	r2, r3
 800347a:	79fb      	ldrb	r3, [r7, #7]
 800347c:	429a      	cmp	r2, r3
 800347e:	d0cd      	beq.n	800341c <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003480:	2300      	movs	r3, #0
}
 8003482:	4618      	mov	r0, r3
 8003484:	3710      	adds	r7, #16
 8003486:	46bd      	mov	sp, r7
 8003488:	bd80      	pop	{r7, pc}

0800348a <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800348a:	b580      	push	{r7, lr}
 800348c:	b084      	sub	sp, #16
 800348e:	af00      	add	r7, sp, #0
 8003490:	60f8      	str	r0, [r7, #12]
 8003492:	60b9      	str	r1, [r7, #8]
 8003494:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003496:	e02c      	b.n	80034f2 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8003498:	687a      	ldr	r2, [r7, #4]
 800349a:	68b9      	ldr	r1, [r7, #8]
 800349c:	68f8      	ldr	r0, [r7, #12]
 800349e:	f000 f871 	bl	8003584 <I2C_IsAcknowledgeFailed>
 80034a2:	4603      	mov	r3, r0
 80034a4:	2b00      	cmp	r3, #0
 80034a6:	d001      	beq.n	80034ac <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80034a8:	2301      	movs	r3, #1
 80034aa:	e02a      	b.n	8003502 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80034ac:	68bb      	ldr	r3, [r7, #8]
 80034ae:	f1b3 3fff 	cmp.w	r3, #4294967295
 80034b2:	d01e      	beq.n	80034f2 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80034b4:	f7fe f838 	bl	8001528 <HAL_GetTick>
 80034b8:	4602      	mov	r2, r0
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	1ad3      	subs	r3, r2, r3
 80034be:	68ba      	ldr	r2, [r7, #8]
 80034c0:	429a      	cmp	r2, r3
 80034c2:	d302      	bcc.n	80034ca <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 80034c4:	68bb      	ldr	r3, [r7, #8]
 80034c6:	2b00      	cmp	r3, #0
 80034c8:	d113      	bne.n	80034f2 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80034ca:	68fb      	ldr	r3, [r7, #12]
 80034cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80034ce:	f043 0220 	orr.w	r2, r3, #32
 80034d2:	68fb      	ldr	r3, [r7, #12]
 80034d4:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80034d6:	68fb      	ldr	r3, [r7, #12]
 80034d8:	2220      	movs	r2, #32
 80034da:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80034de:	68fb      	ldr	r3, [r7, #12]
 80034e0:	2200      	movs	r2, #0
 80034e2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80034e6:	68fb      	ldr	r3, [r7, #12]
 80034e8:	2200      	movs	r2, #0
 80034ea:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 80034ee:	2301      	movs	r3, #1
 80034f0:	e007      	b.n	8003502 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80034f2:	68fb      	ldr	r3, [r7, #12]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	699b      	ldr	r3, [r3, #24]
 80034f8:	f003 0302 	and.w	r3, r3, #2
 80034fc:	2b02      	cmp	r3, #2
 80034fe:	d1cb      	bne.n	8003498 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003500:	2300      	movs	r3, #0
}
 8003502:	4618      	mov	r0, r3
 8003504:	3710      	adds	r7, #16
 8003506:	46bd      	mov	sp, r7
 8003508:	bd80      	pop	{r7, pc}

0800350a <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800350a:	b580      	push	{r7, lr}
 800350c:	b084      	sub	sp, #16
 800350e:	af00      	add	r7, sp, #0
 8003510:	60f8      	str	r0, [r7, #12]
 8003512:	60b9      	str	r1, [r7, #8]
 8003514:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003516:	e028      	b.n	800356a <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8003518:	687a      	ldr	r2, [r7, #4]
 800351a:	68b9      	ldr	r1, [r7, #8]
 800351c:	68f8      	ldr	r0, [r7, #12]
 800351e:	f000 f831 	bl	8003584 <I2C_IsAcknowledgeFailed>
 8003522:	4603      	mov	r3, r0
 8003524:	2b00      	cmp	r3, #0
 8003526:	d001      	beq.n	800352c <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003528:	2301      	movs	r3, #1
 800352a:	e026      	b.n	800357a <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800352c:	f7fd fffc 	bl	8001528 <HAL_GetTick>
 8003530:	4602      	mov	r2, r0
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	1ad3      	subs	r3, r2, r3
 8003536:	68ba      	ldr	r2, [r7, #8]
 8003538:	429a      	cmp	r2, r3
 800353a:	d302      	bcc.n	8003542 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800353c:	68bb      	ldr	r3, [r7, #8]
 800353e:	2b00      	cmp	r3, #0
 8003540:	d113      	bne.n	800356a <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003542:	68fb      	ldr	r3, [r7, #12]
 8003544:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003546:	f043 0220 	orr.w	r2, r3, #32
 800354a:	68fb      	ldr	r3, [r7, #12]
 800354c:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 800354e:	68fb      	ldr	r3, [r7, #12]
 8003550:	2220      	movs	r2, #32
 8003552:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003556:	68fb      	ldr	r3, [r7, #12]
 8003558:	2200      	movs	r2, #0
 800355a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800355e:	68fb      	ldr	r3, [r7, #12]
 8003560:	2200      	movs	r2, #0
 8003562:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8003566:	2301      	movs	r3, #1
 8003568:	e007      	b.n	800357a <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800356a:	68fb      	ldr	r3, [r7, #12]
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	699b      	ldr	r3, [r3, #24]
 8003570:	f003 0320 	and.w	r3, r3, #32
 8003574:	2b20      	cmp	r3, #32
 8003576:	d1cf      	bne.n	8003518 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8003578:	2300      	movs	r3, #0
}
 800357a:	4618      	mov	r0, r3
 800357c:	3710      	adds	r7, #16
 800357e:	46bd      	mov	sp, r7
 8003580:	bd80      	pop	{r7, pc}
	...

08003584 <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003584:	b580      	push	{r7, lr}
 8003586:	b084      	sub	sp, #16
 8003588:	af00      	add	r7, sp, #0
 800358a:	60f8      	str	r0, [r7, #12]
 800358c:	60b9      	str	r1, [r7, #8]
 800358e:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003590:	68fb      	ldr	r3, [r7, #12]
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	699b      	ldr	r3, [r3, #24]
 8003596:	f003 0310 	and.w	r3, r3, #16
 800359a:	2b10      	cmp	r3, #16
 800359c:	d151      	bne.n	8003642 <I2C_IsAcknowledgeFailed+0xbe>
  {
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800359e:	e022      	b.n	80035e6 <I2C_IsAcknowledgeFailed+0x62>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80035a0:	68bb      	ldr	r3, [r7, #8]
 80035a2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80035a6:	d01e      	beq.n	80035e6 <I2C_IsAcknowledgeFailed+0x62>
      {
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80035a8:	f7fd ffbe 	bl	8001528 <HAL_GetTick>
 80035ac:	4602      	mov	r2, r0
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	1ad3      	subs	r3, r2, r3
 80035b2:	68ba      	ldr	r2, [r7, #8]
 80035b4:	429a      	cmp	r2, r3
 80035b6:	d302      	bcc.n	80035be <I2C_IsAcknowledgeFailed+0x3a>
 80035b8:	68bb      	ldr	r3, [r7, #8]
 80035ba:	2b00      	cmp	r3, #0
 80035bc:	d113      	bne.n	80035e6 <I2C_IsAcknowledgeFailed+0x62>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80035be:	68fb      	ldr	r3, [r7, #12]
 80035c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80035c2:	f043 0220 	orr.w	r2, r3, #32
 80035c6:	68fb      	ldr	r3, [r7, #12]
 80035c8:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80035ca:	68fb      	ldr	r3, [r7, #12]
 80035cc:	2220      	movs	r2, #32
 80035ce:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80035d2:	68fb      	ldr	r3, [r7, #12]
 80035d4:	2200      	movs	r2, #0
 80035d6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80035da:	68fb      	ldr	r3, [r7, #12]
 80035dc:	2200      	movs	r2, #0
 80035de:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 80035e2:	2301      	movs	r3, #1
 80035e4:	e02e      	b.n	8003644 <I2C_IsAcknowledgeFailed+0xc0>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80035e6:	68fb      	ldr	r3, [r7, #12]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	699b      	ldr	r3, [r3, #24]
 80035ec:	f003 0320 	and.w	r3, r3, #32
 80035f0:	2b20      	cmp	r3, #32
 80035f2:	d1d5      	bne.n	80035a0 <I2C_IsAcknowledgeFailed+0x1c>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80035f4:	68fb      	ldr	r3, [r7, #12]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	2210      	movs	r2, #16
 80035fa:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80035fc:	68fb      	ldr	r3, [r7, #12]
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	2220      	movs	r2, #32
 8003602:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8003604:	68f8      	ldr	r0, [r7, #12]
 8003606:	f7ff fedc 	bl	80033c2 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800360a:	68fb      	ldr	r3, [r7, #12]
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	6859      	ldr	r1, [r3, #4]
 8003610:	68fb      	ldr	r3, [r7, #12]
 8003612:	681a      	ldr	r2, [r3, #0]
 8003614:	4b0d      	ldr	r3, [pc, #52]	; (800364c <I2C_IsAcknowledgeFailed+0xc8>)
 8003616:	400b      	ands	r3, r1
 8003618:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800361a:	68fb      	ldr	r3, [r7, #12]
 800361c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800361e:	f043 0204 	orr.w	r2, r3, #4
 8003622:	68fb      	ldr	r3, [r7, #12]
 8003624:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8003626:	68fb      	ldr	r3, [r7, #12]
 8003628:	2220      	movs	r2, #32
 800362a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800362e:	68fb      	ldr	r3, [r7, #12]
 8003630:	2200      	movs	r2, #0
 8003632:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003636:	68fb      	ldr	r3, [r7, #12]
 8003638:	2200      	movs	r2, #0
 800363a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 800363e:	2301      	movs	r3, #1
 8003640:	e000      	b.n	8003644 <I2C_IsAcknowledgeFailed+0xc0>
  }
  return HAL_OK;
 8003642:	2300      	movs	r3, #0
}
 8003644:	4618      	mov	r0, r3
 8003646:	3710      	adds	r7, #16
 8003648:	46bd      	mov	sp, r7
 800364a:	bd80      	pop	{r7, pc}
 800364c:	fe00e800 	.word	0xfe00e800

08003650 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8003650:	b480      	push	{r7}
 8003652:	b085      	sub	sp, #20
 8003654:	af00      	add	r7, sp, #0
 8003656:	60f8      	str	r0, [r7, #12]
 8003658:	607b      	str	r3, [r7, #4]
 800365a:	460b      	mov	r3, r1
 800365c:	817b      	strh	r3, [r7, #10]
 800365e:	4613      	mov	r3, r2
 8003660:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2,
 8003662:	68fb      	ldr	r3, [r7, #12]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	685a      	ldr	r2, [r3, #4]
 8003668:	69bb      	ldr	r3, [r7, #24]
 800366a:	0d5b      	lsrs	r3, r3, #21
 800366c:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8003670:	4b0d      	ldr	r3, [pc, #52]	; (80036a8 <I2C_TransferConfig+0x58>)
 8003672:	430b      	orrs	r3, r1
 8003674:	43db      	mvns	r3, r3
 8003676:	ea02 0103 	and.w	r1, r2, r3
 800367a:	897b      	ldrh	r3, [r7, #10]
 800367c:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8003680:	7a7b      	ldrb	r3, [r7, #9]
 8003682:	041b      	lsls	r3, r3, #16
 8003684:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8003688:	431a      	orrs	r2, r3
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	431a      	orrs	r2, r3
 800368e:	69bb      	ldr	r3, [r7, #24]
 8003690:	431a      	orrs	r2, r3
 8003692:	68fb      	ldr	r3, [r7, #12]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	430a      	orrs	r2, r1
 8003698:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) |
                        (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | (uint32_t)Mode | (uint32_t)Request));
}
 800369a:	bf00      	nop
 800369c:	3714      	adds	r7, #20
 800369e:	46bd      	mov	sp, r7
 80036a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036a4:	4770      	bx	lr
 80036a6:	bf00      	nop
 80036a8:	03ff63ff 	.word	0x03ff63ff

080036ac <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80036ac:	b480      	push	{r7}
 80036ae:	b083      	sub	sp, #12
 80036b0:	af00      	add	r7, sp, #0
 80036b2:	6078      	str	r0, [r7, #4]
 80036b4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80036bc:	b2db      	uxtb	r3, r3
 80036be:	2b20      	cmp	r3, #32
 80036c0:	d138      	bne.n	8003734 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80036c8:	2b01      	cmp	r3, #1
 80036ca:	d101      	bne.n	80036d0 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80036cc:	2302      	movs	r3, #2
 80036ce:	e032      	b.n	8003736 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	2201      	movs	r2, #1
 80036d4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	2224      	movs	r2, #36	; 0x24
 80036dc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	681a      	ldr	r2, [r3, #0]
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	f022 0201 	bic.w	r2, r2, #1
 80036ee:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	681a      	ldr	r2, [r3, #0]
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80036fe:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	6819      	ldr	r1, [r3, #0]
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	683a      	ldr	r2, [r7, #0]
 800370c:	430a      	orrs	r2, r1
 800370e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	681a      	ldr	r2, [r3, #0]
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	f042 0201 	orr.w	r2, r2, #1
 800371e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	2220      	movs	r2, #32
 8003724:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	2200      	movs	r2, #0
 800372c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8003730:	2300      	movs	r3, #0
 8003732:	e000      	b.n	8003736 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8003734:	2302      	movs	r3, #2
  }
}
 8003736:	4618      	mov	r0, r3
 8003738:	370c      	adds	r7, #12
 800373a:	46bd      	mov	sp, r7
 800373c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003740:	4770      	bx	lr

08003742 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8003742:	b480      	push	{r7}
 8003744:	b085      	sub	sp, #20
 8003746:	af00      	add	r7, sp, #0
 8003748:	6078      	str	r0, [r7, #4]
 800374a:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003752:	b2db      	uxtb	r3, r3
 8003754:	2b20      	cmp	r3, #32
 8003756:	d139      	bne.n	80037cc <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800375e:	2b01      	cmp	r3, #1
 8003760:	d101      	bne.n	8003766 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8003762:	2302      	movs	r3, #2
 8003764:	e033      	b.n	80037ce <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	2201      	movs	r2, #1
 800376a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	2224      	movs	r2, #36	; 0x24
 8003772:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	681a      	ldr	r2, [r3, #0]
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	f022 0201 	bic.w	r2, r2, #1
 8003784:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800378e:	68fb      	ldr	r3, [r7, #12]
 8003790:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8003794:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8003796:	683b      	ldr	r3, [r7, #0]
 8003798:	021b      	lsls	r3, r3, #8
 800379a:	68fa      	ldr	r2, [r7, #12]
 800379c:	4313      	orrs	r3, r2
 800379e:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	68fa      	ldr	r2, [r7, #12]
 80037a6:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	681a      	ldr	r2, [r3, #0]
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	f042 0201 	orr.w	r2, r2, #1
 80037b6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	2220      	movs	r2, #32
 80037bc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	2200      	movs	r2, #0
 80037c4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80037c8:	2300      	movs	r3, #0
 80037ca:	e000      	b.n	80037ce <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80037cc:	2302      	movs	r3, #2
  }
}
 80037ce:	4618      	mov	r0, r3
 80037d0:	3714      	adds	r7, #20
 80037d2:	46bd      	mov	sp, r7
 80037d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037d8:	4770      	bx	lr
	...

080037dc <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80037dc:	b480      	push	{r7}
 80037de:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 80037e0:	4b04      	ldr	r3, [pc, #16]	; (80037f4 <HAL_PWREx_GetVoltageRange+0x18>)
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 80037e8:	4618      	mov	r0, r3
 80037ea:	46bd      	mov	sp, r7
 80037ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037f0:	4770      	bx	lr
 80037f2:	bf00      	nop
 80037f4:	40007000 	.word	0x40007000

080037f8 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80037f8:	b480      	push	{r7}
 80037fa:	b085      	sub	sp, #20
 80037fc:	af00      	add	r7, sp, #0
 80037fe:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003806:	d130      	bne.n	800386a <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8003808:	4b23      	ldr	r3, [pc, #140]	; (8003898 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8003810:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003814:	d038      	beq.n	8003888 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003816:	4b20      	ldr	r3, [pc, #128]	; (8003898 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800381e:	4a1e      	ldr	r2, [pc, #120]	; (8003898 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003820:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003824:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003826:	4b1d      	ldr	r3, [pc, #116]	; (800389c <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	2232      	movs	r2, #50	; 0x32
 800382c:	fb02 f303 	mul.w	r3, r2, r3
 8003830:	4a1b      	ldr	r2, [pc, #108]	; (80038a0 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8003832:	fba2 2303 	umull	r2, r3, r2, r3
 8003836:	0c9b      	lsrs	r3, r3, #18
 8003838:	3301      	adds	r3, #1
 800383a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800383c:	e002      	b.n	8003844 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 800383e:	68fb      	ldr	r3, [r7, #12]
 8003840:	3b01      	subs	r3, #1
 8003842:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003844:	4b14      	ldr	r3, [pc, #80]	; (8003898 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003846:	695b      	ldr	r3, [r3, #20]
 8003848:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800384c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003850:	d102      	bne.n	8003858 <HAL_PWREx_ControlVoltageScaling+0x60>
 8003852:	68fb      	ldr	r3, [r7, #12]
 8003854:	2b00      	cmp	r3, #0
 8003856:	d1f2      	bne.n	800383e <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003858:	4b0f      	ldr	r3, [pc, #60]	; (8003898 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800385a:	695b      	ldr	r3, [r3, #20]
 800385c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003860:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003864:	d110      	bne.n	8003888 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8003866:	2303      	movs	r3, #3
 8003868:	e00f      	b.n	800388a <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 800386a:	4b0b      	ldr	r3, [pc, #44]	; (8003898 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8003872:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003876:	d007      	beq.n	8003888 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8003878:	4b07      	ldr	r3, [pc, #28]	; (8003898 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8003880:	4a05      	ldr	r2, [pc, #20]	; (8003898 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003882:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003886:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8003888:	2300      	movs	r3, #0
}
 800388a:	4618      	mov	r0, r3
 800388c:	3714      	adds	r7, #20
 800388e:	46bd      	mov	sp, r7
 8003890:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003894:	4770      	bx	lr
 8003896:	bf00      	nop
 8003898:	40007000 	.word	0x40007000
 800389c:	2000000c 	.word	0x2000000c
 80038a0:	431bde83 	.word	0x431bde83

080038a4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80038a4:	b580      	push	{r7, lr}
 80038a6:	b088      	sub	sp, #32
 80038a8:	af00      	add	r7, sp, #0
 80038aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	2b00      	cmp	r3, #0
 80038b0:	d101      	bne.n	80038b6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80038b2:	2301      	movs	r3, #1
 80038b4:	e3d4      	b.n	8004060 <HAL_RCC_OscConfig+0x7bc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80038b6:	4ba1      	ldr	r3, [pc, #644]	; (8003b3c <HAL_RCC_OscConfig+0x298>)
 80038b8:	689b      	ldr	r3, [r3, #8]
 80038ba:	f003 030c 	and.w	r3, r3, #12
 80038be:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80038c0:	4b9e      	ldr	r3, [pc, #632]	; (8003b3c <HAL_RCC_OscConfig+0x298>)
 80038c2:	68db      	ldr	r3, [r3, #12]
 80038c4:	f003 0303 	and.w	r3, r3, #3
 80038c8:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	f003 0310 	and.w	r3, r3, #16
 80038d2:	2b00      	cmp	r3, #0
 80038d4:	f000 80e4 	beq.w	8003aa0 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80038d8:	69bb      	ldr	r3, [r7, #24]
 80038da:	2b00      	cmp	r3, #0
 80038dc:	d007      	beq.n	80038ee <HAL_RCC_OscConfig+0x4a>
 80038de:	69bb      	ldr	r3, [r7, #24]
 80038e0:	2b0c      	cmp	r3, #12
 80038e2:	f040 808b 	bne.w	80039fc <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80038e6:	697b      	ldr	r3, [r7, #20]
 80038e8:	2b01      	cmp	r3, #1
 80038ea:	f040 8087 	bne.w	80039fc <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80038ee:	4b93      	ldr	r3, [pc, #588]	; (8003b3c <HAL_RCC_OscConfig+0x298>)
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	f003 0302 	and.w	r3, r3, #2
 80038f6:	2b00      	cmp	r3, #0
 80038f8:	d005      	beq.n	8003906 <HAL_RCC_OscConfig+0x62>
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	699b      	ldr	r3, [r3, #24]
 80038fe:	2b00      	cmp	r3, #0
 8003900:	d101      	bne.n	8003906 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8003902:	2301      	movs	r3, #1
 8003904:	e3ac      	b.n	8004060 <HAL_RCC_OscConfig+0x7bc>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	6a1a      	ldr	r2, [r3, #32]
 800390a:	4b8c      	ldr	r3, [pc, #560]	; (8003b3c <HAL_RCC_OscConfig+0x298>)
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	f003 0308 	and.w	r3, r3, #8
 8003912:	2b00      	cmp	r3, #0
 8003914:	d004      	beq.n	8003920 <HAL_RCC_OscConfig+0x7c>
 8003916:	4b89      	ldr	r3, [pc, #548]	; (8003b3c <HAL_RCC_OscConfig+0x298>)
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800391e:	e005      	b.n	800392c <HAL_RCC_OscConfig+0x88>
 8003920:	4b86      	ldr	r3, [pc, #536]	; (8003b3c <HAL_RCC_OscConfig+0x298>)
 8003922:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003926:	091b      	lsrs	r3, r3, #4
 8003928:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800392c:	4293      	cmp	r3, r2
 800392e:	d223      	bcs.n	8003978 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	6a1b      	ldr	r3, [r3, #32]
 8003934:	4618      	mov	r0, r3
 8003936:	f000 fd41 	bl	80043bc <RCC_SetFlashLatencyFromMSIRange>
 800393a:	4603      	mov	r3, r0
 800393c:	2b00      	cmp	r3, #0
 800393e:	d001      	beq.n	8003944 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8003940:	2301      	movs	r3, #1
 8003942:	e38d      	b.n	8004060 <HAL_RCC_OscConfig+0x7bc>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003944:	4b7d      	ldr	r3, [pc, #500]	; (8003b3c <HAL_RCC_OscConfig+0x298>)
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	4a7c      	ldr	r2, [pc, #496]	; (8003b3c <HAL_RCC_OscConfig+0x298>)
 800394a:	f043 0308 	orr.w	r3, r3, #8
 800394e:	6013      	str	r3, [r2, #0]
 8003950:	4b7a      	ldr	r3, [pc, #488]	; (8003b3c <HAL_RCC_OscConfig+0x298>)
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	6a1b      	ldr	r3, [r3, #32]
 800395c:	4977      	ldr	r1, [pc, #476]	; (8003b3c <HAL_RCC_OscConfig+0x298>)
 800395e:	4313      	orrs	r3, r2
 8003960:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003962:	4b76      	ldr	r3, [pc, #472]	; (8003b3c <HAL_RCC_OscConfig+0x298>)
 8003964:	685b      	ldr	r3, [r3, #4]
 8003966:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	69db      	ldr	r3, [r3, #28]
 800396e:	021b      	lsls	r3, r3, #8
 8003970:	4972      	ldr	r1, [pc, #456]	; (8003b3c <HAL_RCC_OscConfig+0x298>)
 8003972:	4313      	orrs	r3, r2
 8003974:	604b      	str	r3, [r1, #4]
 8003976:	e025      	b.n	80039c4 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003978:	4b70      	ldr	r3, [pc, #448]	; (8003b3c <HAL_RCC_OscConfig+0x298>)
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	4a6f      	ldr	r2, [pc, #444]	; (8003b3c <HAL_RCC_OscConfig+0x298>)
 800397e:	f043 0308 	orr.w	r3, r3, #8
 8003982:	6013      	str	r3, [r2, #0]
 8003984:	4b6d      	ldr	r3, [pc, #436]	; (8003b3c <HAL_RCC_OscConfig+0x298>)
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	6a1b      	ldr	r3, [r3, #32]
 8003990:	496a      	ldr	r1, [pc, #424]	; (8003b3c <HAL_RCC_OscConfig+0x298>)
 8003992:	4313      	orrs	r3, r2
 8003994:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003996:	4b69      	ldr	r3, [pc, #420]	; (8003b3c <HAL_RCC_OscConfig+0x298>)
 8003998:	685b      	ldr	r3, [r3, #4]
 800399a:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	69db      	ldr	r3, [r3, #28]
 80039a2:	021b      	lsls	r3, r3, #8
 80039a4:	4965      	ldr	r1, [pc, #404]	; (8003b3c <HAL_RCC_OscConfig+0x298>)
 80039a6:	4313      	orrs	r3, r2
 80039a8:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80039aa:	69bb      	ldr	r3, [r7, #24]
 80039ac:	2b00      	cmp	r3, #0
 80039ae:	d109      	bne.n	80039c4 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	6a1b      	ldr	r3, [r3, #32]
 80039b4:	4618      	mov	r0, r3
 80039b6:	f000 fd01 	bl	80043bc <RCC_SetFlashLatencyFromMSIRange>
 80039ba:	4603      	mov	r3, r0
 80039bc:	2b00      	cmp	r3, #0
 80039be:	d001      	beq.n	80039c4 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 80039c0:	2301      	movs	r3, #1
 80039c2:	e34d      	b.n	8004060 <HAL_RCC_OscConfig+0x7bc>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80039c4:	f000 fc36 	bl	8004234 <HAL_RCC_GetSysClockFreq>
 80039c8:	4602      	mov	r2, r0
 80039ca:	4b5c      	ldr	r3, [pc, #368]	; (8003b3c <HAL_RCC_OscConfig+0x298>)
 80039cc:	689b      	ldr	r3, [r3, #8]
 80039ce:	091b      	lsrs	r3, r3, #4
 80039d0:	f003 030f 	and.w	r3, r3, #15
 80039d4:	495a      	ldr	r1, [pc, #360]	; (8003b40 <HAL_RCC_OscConfig+0x29c>)
 80039d6:	5ccb      	ldrb	r3, [r1, r3]
 80039d8:	f003 031f 	and.w	r3, r3, #31
 80039dc:	fa22 f303 	lsr.w	r3, r2, r3
 80039e0:	4a58      	ldr	r2, [pc, #352]	; (8003b44 <HAL_RCC_OscConfig+0x2a0>)
 80039e2:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80039e4:	4b58      	ldr	r3, [pc, #352]	; (8003b48 <HAL_RCC_OscConfig+0x2a4>)
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	4618      	mov	r0, r3
 80039ea:	f7fd fd4d 	bl	8001488 <HAL_InitTick>
 80039ee:	4603      	mov	r3, r0
 80039f0:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80039f2:	7bfb      	ldrb	r3, [r7, #15]
 80039f4:	2b00      	cmp	r3, #0
 80039f6:	d052      	beq.n	8003a9e <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 80039f8:	7bfb      	ldrb	r3, [r7, #15]
 80039fa:	e331      	b.n	8004060 <HAL_RCC_OscConfig+0x7bc>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	699b      	ldr	r3, [r3, #24]
 8003a00:	2b00      	cmp	r3, #0
 8003a02:	d032      	beq.n	8003a6a <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8003a04:	4b4d      	ldr	r3, [pc, #308]	; (8003b3c <HAL_RCC_OscConfig+0x298>)
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	4a4c      	ldr	r2, [pc, #304]	; (8003b3c <HAL_RCC_OscConfig+0x298>)
 8003a0a:	f043 0301 	orr.w	r3, r3, #1
 8003a0e:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003a10:	f7fd fd8a 	bl	8001528 <HAL_GetTick>
 8003a14:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003a16:	e008      	b.n	8003a2a <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003a18:	f7fd fd86 	bl	8001528 <HAL_GetTick>
 8003a1c:	4602      	mov	r2, r0
 8003a1e:	693b      	ldr	r3, [r7, #16]
 8003a20:	1ad3      	subs	r3, r2, r3
 8003a22:	2b02      	cmp	r3, #2
 8003a24:	d901      	bls.n	8003a2a <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8003a26:	2303      	movs	r3, #3
 8003a28:	e31a      	b.n	8004060 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003a2a:	4b44      	ldr	r3, [pc, #272]	; (8003b3c <HAL_RCC_OscConfig+0x298>)
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	f003 0302 	and.w	r3, r3, #2
 8003a32:	2b00      	cmp	r3, #0
 8003a34:	d0f0      	beq.n	8003a18 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003a36:	4b41      	ldr	r3, [pc, #260]	; (8003b3c <HAL_RCC_OscConfig+0x298>)
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	4a40      	ldr	r2, [pc, #256]	; (8003b3c <HAL_RCC_OscConfig+0x298>)
 8003a3c:	f043 0308 	orr.w	r3, r3, #8
 8003a40:	6013      	str	r3, [r2, #0]
 8003a42:	4b3e      	ldr	r3, [pc, #248]	; (8003b3c <HAL_RCC_OscConfig+0x298>)
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	6a1b      	ldr	r3, [r3, #32]
 8003a4e:	493b      	ldr	r1, [pc, #236]	; (8003b3c <HAL_RCC_OscConfig+0x298>)
 8003a50:	4313      	orrs	r3, r2
 8003a52:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003a54:	4b39      	ldr	r3, [pc, #228]	; (8003b3c <HAL_RCC_OscConfig+0x298>)
 8003a56:	685b      	ldr	r3, [r3, #4]
 8003a58:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	69db      	ldr	r3, [r3, #28]
 8003a60:	021b      	lsls	r3, r3, #8
 8003a62:	4936      	ldr	r1, [pc, #216]	; (8003b3c <HAL_RCC_OscConfig+0x298>)
 8003a64:	4313      	orrs	r3, r2
 8003a66:	604b      	str	r3, [r1, #4]
 8003a68:	e01a      	b.n	8003aa0 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8003a6a:	4b34      	ldr	r3, [pc, #208]	; (8003b3c <HAL_RCC_OscConfig+0x298>)
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	4a33      	ldr	r2, [pc, #204]	; (8003b3c <HAL_RCC_OscConfig+0x298>)
 8003a70:	f023 0301 	bic.w	r3, r3, #1
 8003a74:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003a76:	f7fd fd57 	bl	8001528 <HAL_GetTick>
 8003a7a:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003a7c:	e008      	b.n	8003a90 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003a7e:	f7fd fd53 	bl	8001528 <HAL_GetTick>
 8003a82:	4602      	mov	r2, r0
 8003a84:	693b      	ldr	r3, [r7, #16]
 8003a86:	1ad3      	subs	r3, r2, r3
 8003a88:	2b02      	cmp	r3, #2
 8003a8a:	d901      	bls.n	8003a90 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8003a8c:	2303      	movs	r3, #3
 8003a8e:	e2e7      	b.n	8004060 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003a90:	4b2a      	ldr	r3, [pc, #168]	; (8003b3c <HAL_RCC_OscConfig+0x298>)
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	f003 0302 	and.w	r3, r3, #2
 8003a98:	2b00      	cmp	r3, #0
 8003a9a:	d1f0      	bne.n	8003a7e <HAL_RCC_OscConfig+0x1da>
 8003a9c:	e000      	b.n	8003aa0 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003a9e:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	f003 0301 	and.w	r3, r3, #1
 8003aa8:	2b00      	cmp	r3, #0
 8003aaa:	d074      	beq.n	8003b96 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8003aac:	69bb      	ldr	r3, [r7, #24]
 8003aae:	2b08      	cmp	r3, #8
 8003ab0:	d005      	beq.n	8003abe <HAL_RCC_OscConfig+0x21a>
 8003ab2:	69bb      	ldr	r3, [r7, #24]
 8003ab4:	2b0c      	cmp	r3, #12
 8003ab6:	d10e      	bne.n	8003ad6 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8003ab8:	697b      	ldr	r3, [r7, #20]
 8003aba:	2b03      	cmp	r3, #3
 8003abc:	d10b      	bne.n	8003ad6 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003abe:	4b1f      	ldr	r3, [pc, #124]	; (8003b3c <HAL_RCC_OscConfig+0x298>)
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003ac6:	2b00      	cmp	r3, #0
 8003ac8:	d064      	beq.n	8003b94 <HAL_RCC_OscConfig+0x2f0>
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	685b      	ldr	r3, [r3, #4]
 8003ace:	2b00      	cmp	r3, #0
 8003ad0:	d160      	bne.n	8003b94 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8003ad2:	2301      	movs	r3, #1
 8003ad4:	e2c4      	b.n	8004060 <HAL_RCC_OscConfig+0x7bc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	685b      	ldr	r3, [r3, #4]
 8003ada:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003ade:	d106      	bne.n	8003aee <HAL_RCC_OscConfig+0x24a>
 8003ae0:	4b16      	ldr	r3, [pc, #88]	; (8003b3c <HAL_RCC_OscConfig+0x298>)
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	4a15      	ldr	r2, [pc, #84]	; (8003b3c <HAL_RCC_OscConfig+0x298>)
 8003ae6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003aea:	6013      	str	r3, [r2, #0]
 8003aec:	e01d      	b.n	8003b2a <HAL_RCC_OscConfig+0x286>
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	685b      	ldr	r3, [r3, #4]
 8003af2:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003af6:	d10c      	bne.n	8003b12 <HAL_RCC_OscConfig+0x26e>
 8003af8:	4b10      	ldr	r3, [pc, #64]	; (8003b3c <HAL_RCC_OscConfig+0x298>)
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	4a0f      	ldr	r2, [pc, #60]	; (8003b3c <HAL_RCC_OscConfig+0x298>)
 8003afe:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003b02:	6013      	str	r3, [r2, #0]
 8003b04:	4b0d      	ldr	r3, [pc, #52]	; (8003b3c <HAL_RCC_OscConfig+0x298>)
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	4a0c      	ldr	r2, [pc, #48]	; (8003b3c <HAL_RCC_OscConfig+0x298>)
 8003b0a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003b0e:	6013      	str	r3, [r2, #0]
 8003b10:	e00b      	b.n	8003b2a <HAL_RCC_OscConfig+0x286>
 8003b12:	4b0a      	ldr	r3, [pc, #40]	; (8003b3c <HAL_RCC_OscConfig+0x298>)
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	4a09      	ldr	r2, [pc, #36]	; (8003b3c <HAL_RCC_OscConfig+0x298>)
 8003b18:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003b1c:	6013      	str	r3, [r2, #0]
 8003b1e:	4b07      	ldr	r3, [pc, #28]	; (8003b3c <HAL_RCC_OscConfig+0x298>)
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	4a06      	ldr	r2, [pc, #24]	; (8003b3c <HAL_RCC_OscConfig+0x298>)
 8003b24:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003b28:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	685b      	ldr	r3, [r3, #4]
 8003b2e:	2b00      	cmp	r3, #0
 8003b30:	d01c      	beq.n	8003b6c <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b32:	f7fd fcf9 	bl	8001528 <HAL_GetTick>
 8003b36:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003b38:	e011      	b.n	8003b5e <HAL_RCC_OscConfig+0x2ba>
 8003b3a:	bf00      	nop
 8003b3c:	40021000 	.word	0x40021000
 8003b40:	08006df4 	.word	0x08006df4
 8003b44:	2000000c 	.word	0x2000000c
 8003b48:	20000010 	.word	0x20000010
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003b4c:	f7fd fcec 	bl	8001528 <HAL_GetTick>
 8003b50:	4602      	mov	r2, r0
 8003b52:	693b      	ldr	r3, [r7, #16]
 8003b54:	1ad3      	subs	r3, r2, r3
 8003b56:	2b64      	cmp	r3, #100	; 0x64
 8003b58:	d901      	bls.n	8003b5e <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8003b5a:	2303      	movs	r3, #3
 8003b5c:	e280      	b.n	8004060 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003b5e:	4baf      	ldr	r3, [pc, #700]	; (8003e1c <HAL_RCC_OscConfig+0x578>)
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	d0f0      	beq.n	8003b4c <HAL_RCC_OscConfig+0x2a8>
 8003b6a:	e014      	b.n	8003b96 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b6c:	f7fd fcdc 	bl	8001528 <HAL_GetTick>
 8003b70:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003b72:	e008      	b.n	8003b86 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003b74:	f7fd fcd8 	bl	8001528 <HAL_GetTick>
 8003b78:	4602      	mov	r2, r0
 8003b7a:	693b      	ldr	r3, [r7, #16]
 8003b7c:	1ad3      	subs	r3, r2, r3
 8003b7e:	2b64      	cmp	r3, #100	; 0x64
 8003b80:	d901      	bls.n	8003b86 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8003b82:	2303      	movs	r3, #3
 8003b84:	e26c      	b.n	8004060 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003b86:	4ba5      	ldr	r3, [pc, #660]	; (8003e1c <HAL_RCC_OscConfig+0x578>)
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003b8e:	2b00      	cmp	r3, #0
 8003b90:	d1f0      	bne.n	8003b74 <HAL_RCC_OscConfig+0x2d0>
 8003b92:	e000      	b.n	8003b96 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003b94:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	f003 0302 	and.w	r3, r3, #2
 8003b9e:	2b00      	cmp	r3, #0
 8003ba0:	d060      	beq.n	8003c64 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8003ba2:	69bb      	ldr	r3, [r7, #24]
 8003ba4:	2b04      	cmp	r3, #4
 8003ba6:	d005      	beq.n	8003bb4 <HAL_RCC_OscConfig+0x310>
 8003ba8:	69bb      	ldr	r3, [r7, #24]
 8003baa:	2b0c      	cmp	r3, #12
 8003bac:	d119      	bne.n	8003be2 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8003bae:	697b      	ldr	r3, [r7, #20]
 8003bb0:	2b02      	cmp	r3, #2
 8003bb2:	d116      	bne.n	8003be2 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003bb4:	4b99      	ldr	r3, [pc, #612]	; (8003e1c <HAL_RCC_OscConfig+0x578>)
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003bbc:	2b00      	cmp	r3, #0
 8003bbe:	d005      	beq.n	8003bcc <HAL_RCC_OscConfig+0x328>
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	68db      	ldr	r3, [r3, #12]
 8003bc4:	2b00      	cmp	r3, #0
 8003bc6:	d101      	bne.n	8003bcc <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8003bc8:	2301      	movs	r3, #1
 8003bca:	e249      	b.n	8004060 <HAL_RCC_OscConfig+0x7bc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003bcc:	4b93      	ldr	r3, [pc, #588]	; (8003e1c <HAL_RCC_OscConfig+0x578>)
 8003bce:	685b      	ldr	r3, [r3, #4]
 8003bd0:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	691b      	ldr	r3, [r3, #16]
 8003bd8:	061b      	lsls	r3, r3, #24
 8003bda:	4990      	ldr	r1, [pc, #576]	; (8003e1c <HAL_RCC_OscConfig+0x578>)
 8003bdc:	4313      	orrs	r3, r2
 8003bde:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003be0:	e040      	b.n	8003c64 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	68db      	ldr	r3, [r3, #12]
 8003be6:	2b00      	cmp	r3, #0
 8003be8:	d023      	beq.n	8003c32 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003bea:	4b8c      	ldr	r3, [pc, #560]	; (8003e1c <HAL_RCC_OscConfig+0x578>)
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	4a8b      	ldr	r2, [pc, #556]	; (8003e1c <HAL_RCC_OscConfig+0x578>)
 8003bf0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003bf4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003bf6:	f7fd fc97 	bl	8001528 <HAL_GetTick>
 8003bfa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003bfc:	e008      	b.n	8003c10 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003bfe:	f7fd fc93 	bl	8001528 <HAL_GetTick>
 8003c02:	4602      	mov	r2, r0
 8003c04:	693b      	ldr	r3, [r7, #16]
 8003c06:	1ad3      	subs	r3, r2, r3
 8003c08:	2b02      	cmp	r3, #2
 8003c0a:	d901      	bls.n	8003c10 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8003c0c:	2303      	movs	r3, #3
 8003c0e:	e227      	b.n	8004060 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003c10:	4b82      	ldr	r3, [pc, #520]	; (8003e1c <HAL_RCC_OscConfig+0x578>)
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003c18:	2b00      	cmp	r3, #0
 8003c1a:	d0f0      	beq.n	8003bfe <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003c1c:	4b7f      	ldr	r3, [pc, #508]	; (8003e1c <HAL_RCC_OscConfig+0x578>)
 8003c1e:	685b      	ldr	r3, [r3, #4]
 8003c20:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	691b      	ldr	r3, [r3, #16]
 8003c28:	061b      	lsls	r3, r3, #24
 8003c2a:	497c      	ldr	r1, [pc, #496]	; (8003e1c <HAL_RCC_OscConfig+0x578>)
 8003c2c:	4313      	orrs	r3, r2
 8003c2e:	604b      	str	r3, [r1, #4]
 8003c30:	e018      	b.n	8003c64 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003c32:	4b7a      	ldr	r3, [pc, #488]	; (8003e1c <HAL_RCC_OscConfig+0x578>)
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	4a79      	ldr	r2, [pc, #484]	; (8003e1c <HAL_RCC_OscConfig+0x578>)
 8003c38:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003c3c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c3e:	f7fd fc73 	bl	8001528 <HAL_GetTick>
 8003c42:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003c44:	e008      	b.n	8003c58 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003c46:	f7fd fc6f 	bl	8001528 <HAL_GetTick>
 8003c4a:	4602      	mov	r2, r0
 8003c4c:	693b      	ldr	r3, [r7, #16]
 8003c4e:	1ad3      	subs	r3, r2, r3
 8003c50:	2b02      	cmp	r3, #2
 8003c52:	d901      	bls.n	8003c58 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8003c54:	2303      	movs	r3, #3
 8003c56:	e203      	b.n	8004060 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003c58:	4b70      	ldr	r3, [pc, #448]	; (8003e1c <HAL_RCC_OscConfig+0x578>)
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003c60:	2b00      	cmp	r3, #0
 8003c62:	d1f0      	bne.n	8003c46 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	f003 0308 	and.w	r3, r3, #8
 8003c6c:	2b00      	cmp	r3, #0
 8003c6e:	d03c      	beq.n	8003cea <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	695b      	ldr	r3, [r3, #20]
 8003c74:	2b00      	cmp	r3, #0
 8003c76:	d01c      	beq.n	8003cb2 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003c78:	4b68      	ldr	r3, [pc, #416]	; (8003e1c <HAL_RCC_OscConfig+0x578>)
 8003c7a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003c7e:	4a67      	ldr	r2, [pc, #412]	; (8003e1c <HAL_RCC_OscConfig+0x578>)
 8003c80:	f043 0301 	orr.w	r3, r3, #1
 8003c84:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003c88:	f7fd fc4e 	bl	8001528 <HAL_GetTick>
 8003c8c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003c8e:	e008      	b.n	8003ca2 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003c90:	f7fd fc4a 	bl	8001528 <HAL_GetTick>
 8003c94:	4602      	mov	r2, r0
 8003c96:	693b      	ldr	r3, [r7, #16]
 8003c98:	1ad3      	subs	r3, r2, r3
 8003c9a:	2b02      	cmp	r3, #2
 8003c9c:	d901      	bls.n	8003ca2 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8003c9e:	2303      	movs	r3, #3
 8003ca0:	e1de      	b.n	8004060 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003ca2:	4b5e      	ldr	r3, [pc, #376]	; (8003e1c <HAL_RCC_OscConfig+0x578>)
 8003ca4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003ca8:	f003 0302 	and.w	r3, r3, #2
 8003cac:	2b00      	cmp	r3, #0
 8003cae:	d0ef      	beq.n	8003c90 <HAL_RCC_OscConfig+0x3ec>
 8003cb0:	e01b      	b.n	8003cea <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003cb2:	4b5a      	ldr	r3, [pc, #360]	; (8003e1c <HAL_RCC_OscConfig+0x578>)
 8003cb4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003cb8:	4a58      	ldr	r2, [pc, #352]	; (8003e1c <HAL_RCC_OscConfig+0x578>)
 8003cba:	f023 0301 	bic.w	r3, r3, #1
 8003cbe:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003cc2:	f7fd fc31 	bl	8001528 <HAL_GetTick>
 8003cc6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003cc8:	e008      	b.n	8003cdc <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003cca:	f7fd fc2d 	bl	8001528 <HAL_GetTick>
 8003cce:	4602      	mov	r2, r0
 8003cd0:	693b      	ldr	r3, [r7, #16]
 8003cd2:	1ad3      	subs	r3, r2, r3
 8003cd4:	2b02      	cmp	r3, #2
 8003cd6:	d901      	bls.n	8003cdc <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8003cd8:	2303      	movs	r3, #3
 8003cda:	e1c1      	b.n	8004060 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003cdc:	4b4f      	ldr	r3, [pc, #316]	; (8003e1c <HAL_RCC_OscConfig+0x578>)
 8003cde:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003ce2:	f003 0302 	and.w	r3, r3, #2
 8003ce6:	2b00      	cmp	r3, #0
 8003ce8:	d1ef      	bne.n	8003cca <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	f003 0304 	and.w	r3, r3, #4
 8003cf2:	2b00      	cmp	r3, #0
 8003cf4:	f000 80a6 	beq.w	8003e44 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003cf8:	2300      	movs	r3, #0
 8003cfa:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8003cfc:	4b47      	ldr	r3, [pc, #284]	; (8003e1c <HAL_RCC_OscConfig+0x578>)
 8003cfe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003d00:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003d04:	2b00      	cmp	r3, #0
 8003d06:	d10d      	bne.n	8003d24 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003d08:	4b44      	ldr	r3, [pc, #272]	; (8003e1c <HAL_RCC_OscConfig+0x578>)
 8003d0a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003d0c:	4a43      	ldr	r2, [pc, #268]	; (8003e1c <HAL_RCC_OscConfig+0x578>)
 8003d0e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003d12:	6593      	str	r3, [r2, #88]	; 0x58
 8003d14:	4b41      	ldr	r3, [pc, #260]	; (8003e1c <HAL_RCC_OscConfig+0x578>)
 8003d16:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003d18:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003d1c:	60bb      	str	r3, [r7, #8]
 8003d1e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003d20:	2301      	movs	r3, #1
 8003d22:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003d24:	4b3e      	ldr	r3, [pc, #248]	; (8003e20 <HAL_RCC_OscConfig+0x57c>)
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003d2c:	2b00      	cmp	r3, #0
 8003d2e:	d118      	bne.n	8003d62 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003d30:	4b3b      	ldr	r3, [pc, #236]	; (8003e20 <HAL_RCC_OscConfig+0x57c>)
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	4a3a      	ldr	r2, [pc, #232]	; (8003e20 <HAL_RCC_OscConfig+0x57c>)
 8003d36:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003d3a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003d3c:	f7fd fbf4 	bl	8001528 <HAL_GetTick>
 8003d40:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003d42:	e008      	b.n	8003d56 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003d44:	f7fd fbf0 	bl	8001528 <HAL_GetTick>
 8003d48:	4602      	mov	r2, r0
 8003d4a:	693b      	ldr	r3, [r7, #16]
 8003d4c:	1ad3      	subs	r3, r2, r3
 8003d4e:	2b02      	cmp	r3, #2
 8003d50:	d901      	bls.n	8003d56 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8003d52:	2303      	movs	r3, #3
 8003d54:	e184      	b.n	8004060 <HAL_RCC_OscConfig+0x7bc>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003d56:	4b32      	ldr	r3, [pc, #200]	; (8003e20 <HAL_RCC_OscConfig+0x57c>)
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003d5e:	2b00      	cmp	r3, #0
 8003d60:	d0f0      	beq.n	8003d44 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	689b      	ldr	r3, [r3, #8]
 8003d66:	2b01      	cmp	r3, #1
 8003d68:	d108      	bne.n	8003d7c <HAL_RCC_OscConfig+0x4d8>
 8003d6a:	4b2c      	ldr	r3, [pc, #176]	; (8003e1c <HAL_RCC_OscConfig+0x578>)
 8003d6c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003d70:	4a2a      	ldr	r2, [pc, #168]	; (8003e1c <HAL_RCC_OscConfig+0x578>)
 8003d72:	f043 0301 	orr.w	r3, r3, #1
 8003d76:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003d7a:	e024      	b.n	8003dc6 <HAL_RCC_OscConfig+0x522>
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	689b      	ldr	r3, [r3, #8]
 8003d80:	2b05      	cmp	r3, #5
 8003d82:	d110      	bne.n	8003da6 <HAL_RCC_OscConfig+0x502>
 8003d84:	4b25      	ldr	r3, [pc, #148]	; (8003e1c <HAL_RCC_OscConfig+0x578>)
 8003d86:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003d8a:	4a24      	ldr	r2, [pc, #144]	; (8003e1c <HAL_RCC_OscConfig+0x578>)
 8003d8c:	f043 0304 	orr.w	r3, r3, #4
 8003d90:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003d94:	4b21      	ldr	r3, [pc, #132]	; (8003e1c <HAL_RCC_OscConfig+0x578>)
 8003d96:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003d9a:	4a20      	ldr	r2, [pc, #128]	; (8003e1c <HAL_RCC_OscConfig+0x578>)
 8003d9c:	f043 0301 	orr.w	r3, r3, #1
 8003da0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003da4:	e00f      	b.n	8003dc6 <HAL_RCC_OscConfig+0x522>
 8003da6:	4b1d      	ldr	r3, [pc, #116]	; (8003e1c <HAL_RCC_OscConfig+0x578>)
 8003da8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003dac:	4a1b      	ldr	r2, [pc, #108]	; (8003e1c <HAL_RCC_OscConfig+0x578>)
 8003dae:	f023 0301 	bic.w	r3, r3, #1
 8003db2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003db6:	4b19      	ldr	r3, [pc, #100]	; (8003e1c <HAL_RCC_OscConfig+0x578>)
 8003db8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003dbc:	4a17      	ldr	r2, [pc, #92]	; (8003e1c <HAL_RCC_OscConfig+0x578>)
 8003dbe:	f023 0304 	bic.w	r3, r3, #4
 8003dc2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	689b      	ldr	r3, [r3, #8]
 8003dca:	2b00      	cmp	r3, #0
 8003dcc:	d016      	beq.n	8003dfc <HAL_RCC_OscConfig+0x558>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003dce:	f7fd fbab 	bl	8001528 <HAL_GetTick>
 8003dd2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003dd4:	e00a      	b.n	8003dec <HAL_RCC_OscConfig+0x548>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003dd6:	f7fd fba7 	bl	8001528 <HAL_GetTick>
 8003dda:	4602      	mov	r2, r0
 8003ddc:	693b      	ldr	r3, [r7, #16]
 8003dde:	1ad3      	subs	r3, r2, r3
 8003de0:	f241 3288 	movw	r2, #5000	; 0x1388
 8003de4:	4293      	cmp	r3, r2
 8003de6:	d901      	bls.n	8003dec <HAL_RCC_OscConfig+0x548>
        {
          return HAL_TIMEOUT;
 8003de8:	2303      	movs	r3, #3
 8003dea:	e139      	b.n	8004060 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003dec:	4b0b      	ldr	r3, [pc, #44]	; (8003e1c <HAL_RCC_OscConfig+0x578>)
 8003dee:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003df2:	f003 0302 	and.w	r3, r3, #2
 8003df6:	2b00      	cmp	r3, #0
 8003df8:	d0ed      	beq.n	8003dd6 <HAL_RCC_OscConfig+0x532>
 8003dfa:	e01a      	b.n	8003e32 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003dfc:	f7fd fb94 	bl	8001528 <HAL_GetTick>
 8003e00:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003e02:	e00f      	b.n	8003e24 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003e04:	f7fd fb90 	bl	8001528 <HAL_GetTick>
 8003e08:	4602      	mov	r2, r0
 8003e0a:	693b      	ldr	r3, [r7, #16]
 8003e0c:	1ad3      	subs	r3, r2, r3
 8003e0e:	f241 3288 	movw	r2, #5000	; 0x1388
 8003e12:	4293      	cmp	r3, r2
 8003e14:	d906      	bls.n	8003e24 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8003e16:	2303      	movs	r3, #3
 8003e18:	e122      	b.n	8004060 <HAL_RCC_OscConfig+0x7bc>
 8003e1a:	bf00      	nop
 8003e1c:	40021000 	.word	0x40021000
 8003e20:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003e24:	4b90      	ldr	r3, [pc, #576]	; (8004068 <HAL_RCC_OscConfig+0x7c4>)
 8003e26:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003e2a:	f003 0302 	and.w	r3, r3, #2
 8003e2e:	2b00      	cmp	r3, #0
 8003e30:	d1e8      	bne.n	8003e04 <HAL_RCC_OscConfig+0x560>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003e32:	7ffb      	ldrb	r3, [r7, #31]
 8003e34:	2b01      	cmp	r3, #1
 8003e36:	d105      	bne.n	8003e44 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003e38:	4b8b      	ldr	r3, [pc, #556]	; (8004068 <HAL_RCC_OscConfig+0x7c4>)
 8003e3a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003e3c:	4a8a      	ldr	r2, [pc, #552]	; (8004068 <HAL_RCC_OscConfig+0x7c4>)
 8003e3e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003e42:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003e48:	2b00      	cmp	r3, #0
 8003e4a:	f000 8108 	beq.w	800405e <HAL_RCC_OscConfig+0x7ba>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003e52:	2b02      	cmp	r3, #2
 8003e54:	f040 80d0 	bne.w	8003ff8 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8003e58:	4b83      	ldr	r3, [pc, #524]	; (8004068 <HAL_RCC_OscConfig+0x7c4>)
 8003e5a:	68db      	ldr	r3, [r3, #12]
 8003e5c:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003e5e:	697b      	ldr	r3, [r7, #20]
 8003e60:	f003 0203 	and.w	r2, r3, #3
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e68:	429a      	cmp	r2, r3
 8003e6a:	d130      	bne.n	8003ece <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003e6c:	697b      	ldr	r3, [r7, #20]
 8003e6e:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e76:	3b01      	subs	r3, #1
 8003e78:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003e7a:	429a      	cmp	r2, r3
 8003e7c:	d127      	bne.n	8003ece <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003e7e:	697b      	ldr	r3, [r7, #20]
 8003e80:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003e88:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003e8a:	429a      	cmp	r2, r3
 8003e8c:	d11f      	bne.n	8003ece <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8003e8e:	697b      	ldr	r3, [r7, #20]
 8003e90:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003e94:	687a      	ldr	r2, [r7, #4]
 8003e96:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8003e98:	2a07      	cmp	r2, #7
 8003e9a:	bf14      	ite	ne
 8003e9c:	2201      	movne	r2, #1
 8003e9e:	2200      	moveq	r2, #0
 8003ea0:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003ea2:	4293      	cmp	r3, r2
 8003ea4:	d113      	bne.n	8003ece <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003ea6:	697b      	ldr	r3, [r7, #20]
 8003ea8:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003eb0:	085b      	lsrs	r3, r3, #1
 8003eb2:	3b01      	subs	r3, #1
 8003eb4:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8003eb6:	429a      	cmp	r2, r3
 8003eb8:	d109      	bne.n	8003ece <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8003eba:	697b      	ldr	r3, [r7, #20]
 8003ebc:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ec4:	085b      	lsrs	r3, r3, #1
 8003ec6:	3b01      	subs	r3, #1
 8003ec8:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003eca:	429a      	cmp	r2, r3
 8003ecc:	d06e      	beq.n	8003fac <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003ece:	69bb      	ldr	r3, [r7, #24]
 8003ed0:	2b0c      	cmp	r3, #12
 8003ed2:	d069      	beq.n	8003fa8 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8003ed4:	4b64      	ldr	r3, [pc, #400]	; (8004068 <HAL_RCC_OscConfig+0x7c4>)
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8003edc:	2b00      	cmp	r3, #0
 8003ede:	d105      	bne.n	8003eec <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8003ee0:	4b61      	ldr	r3, [pc, #388]	; (8004068 <HAL_RCC_OscConfig+0x7c4>)
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003ee8:	2b00      	cmp	r3, #0
 8003eea:	d001      	beq.n	8003ef0 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8003eec:	2301      	movs	r3, #1
 8003eee:	e0b7      	b.n	8004060 <HAL_RCC_OscConfig+0x7bc>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8003ef0:	4b5d      	ldr	r3, [pc, #372]	; (8004068 <HAL_RCC_OscConfig+0x7c4>)
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	4a5c      	ldr	r2, [pc, #368]	; (8004068 <HAL_RCC_OscConfig+0x7c4>)
 8003ef6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003efa:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003efc:	f7fd fb14 	bl	8001528 <HAL_GetTick>
 8003f00:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003f02:	e008      	b.n	8003f16 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003f04:	f7fd fb10 	bl	8001528 <HAL_GetTick>
 8003f08:	4602      	mov	r2, r0
 8003f0a:	693b      	ldr	r3, [r7, #16]
 8003f0c:	1ad3      	subs	r3, r2, r3
 8003f0e:	2b02      	cmp	r3, #2
 8003f10:	d901      	bls.n	8003f16 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8003f12:	2303      	movs	r3, #3
 8003f14:	e0a4      	b.n	8004060 <HAL_RCC_OscConfig+0x7bc>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003f16:	4b54      	ldr	r3, [pc, #336]	; (8004068 <HAL_RCC_OscConfig+0x7c4>)
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003f1e:	2b00      	cmp	r3, #0
 8003f20:	d1f0      	bne.n	8003f04 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003f22:	4b51      	ldr	r3, [pc, #324]	; (8004068 <HAL_RCC_OscConfig+0x7c4>)
 8003f24:	68da      	ldr	r2, [r3, #12]
 8003f26:	4b51      	ldr	r3, [pc, #324]	; (800406c <HAL_RCC_OscConfig+0x7c8>)
 8003f28:	4013      	ands	r3, r2
 8003f2a:	687a      	ldr	r2, [r7, #4]
 8003f2c:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8003f2e:	687a      	ldr	r2, [r7, #4]
 8003f30:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8003f32:	3a01      	subs	r2, #1
 8003f34:	0112      	lsls	r2, r2, #4
 8003f36:	4311      	orrs	r1, r2
 8003f38:	687a      	ldr	r2, [r7, #4]
 8003f3a:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8003f3c:	0212      	lsls	r2, r2, #8
 8003f3e:	4311      	orrs	r1, r2
 8003f40:	687a      	ldr	r2, [r7, #4]
 8003f42:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8003f44:	0852      	lsrs	r2, r2, #1
 8003f46:	3a01      	subs	r2, #1
 8003f48:	0552      	lsls	r2, r2, #21
 8003f4a:	4311      	orrs	r1, r2
 8003f4c:	687a      	ldr	r2, [r7, #4]
 8003f4e:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8003f50:	0852      	lsrs	r2, r2, #1
 8003f52:	3a01      	subs	r2, #1
 8003f54:	0652      	lsls	r2, r2, #25
 8003f56:	4311      	orrs	r1, r2
 8003f58:	687a      	ldr	r2, [r7, #4]
 8003f5a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8003f5c:	0912      	lsrs	r2, r2, #4
 8003f5e:	0452      	lsls	r2, r2, #17
 8003f60:	430a      	orrs	r2, r1
 8003f62:	4941      	ldr	r1, [pc, #260]	; (8004068 <HAL_RCC_OscConfig+0x7c4>)
 8003f64:	4313      	orrs	r3, r2
 8003f66:	60cb      	str	r3, [r1, #12]
#endif
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8003f68:	4b3f      	ldr	r3, [pc, #252]	; (8004068 <HAL_RCC_OscConfig+0x7c4>)
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	4a3e      	ldr	r2, [pc, #248]	; (8004068 <HAL_RCC_OscConfig+0x7c4>)
 8003f6e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003f72:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003f74:	4b3c      	ldr	r3, [pc, #240]	; (8004068 <HAL_RCC_OscConfig+0x7c4>)
 8003f76:	68db      	ldr	r3, [r3, #12]
 8003f78:	4a3b      	ldr	r2, [pc, #236]	; (8004068 <HAL_RCC_OscConfig+0x7c4>)
 8003f7a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003f7e:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003f80:	f7fd fad2 	bl	8001528 <HAL_GetTick>
 8003f84:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003f86:	e008      	b.n	8003f9a <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003f88:	f7fd face 	bl	8001528 <HAL_GetTick>
 8003f8c:	4602      	mov	r2, r0
 8003f8e:	693b      	ldr	r3, [r7, #16]
 8003f90:	1ad3      	subs	r3, r2, r3
 8003f92:	2b02      	cmp	r3, #2
 8003f94:	d901      	bls.n	8003f9a <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8003f96:	2303      	movs	r3, #3
 8003f98:	e062      	b.n	8004060 <HAL_RCC_OscConfig+0x7bc>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003f9a:	4b33      	ldr	r3, [pc, #204]	; (8004068 <HAL_RCC_OscConfig+0x7c4>)
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003fa2:	2b00      	cmp	r3, #0
 8003fa4:	d0f0      	beq.n	8003f88 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003fa6:	e05a      	b.n	800405e <HAL_RCC_OscConfig+0x7ba>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8003fa8:	2301      	movs	r3, #1
 8003faa:	e059      	b.n	8004060 <HAL_RCC_OscConfig+0x7bc>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003fac:	4b2e      	ldr	r3, [pc, #184]	; (8004068 <HAL_RCC_OscConfig+0x7c4>)
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003fb4:	2b00      	cmp	r3, #0
 8003fb6:	d152      	bne.n	800405e <HAL_RCC_OscConfig+0x7ba>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8003fb8:	4b2b      	ldr	r3, [pc, #172]	; (8004068 <HAL_RCC_OscConfig+0x7c4>)
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	4a2a      	ldr	r2, [pc, #168]	; (8004068 <HAL_RCC_OscConfig+0x7c4>)
 8003fbe:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003fc2:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003fc4:	4b28      	ldr	r3, [pc, #160]	; (8004068 <HAL_RCC_OscConfig+0x7c4>)
 8003fc6:	68db      	ldr	r3, [r3, #12]
 8003fc8:	4a27      	ldr	r2, [pc, #156]	; (8004068 <HAL_RCC_OscConfig+0x7c4>)
 8003fca:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003fce:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8003fd0:	f7fd faaa 	bl	8001528 <HAL_GetTick>
 8003fd4:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003fd6:	e008      	b.n	8003fea <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003fd8:	f7fd faa6 	bl	8001528 <HAL_GetTick>
 8003fdc:	4602      	mov	r2, r0
 8003fde:	693b      	ldr	r3, [r7, #16]
 8003fe0:	1ad3      	subs	r3, r2, r3
 8003fe2:	2b02      	cmp	r3, #2
 8003fe4:	d901      	bls.n	8003fea <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8003fe6:	2303      	movs	r3, #3
 8003fe8:	e03a      	b.n	8004060 <HAL_RCC_OscConfig+0x7bc>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003fea:	4b1f      	ldr	r3, [pc, #124]	; (8004068 <HAL_RCC_OscConfig+0x7c4>)
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003ff2:	2b00      	cmp	r3, #0
 8003ff4:	d0f0      	beq.n	8003fd8 <HAL_RCC_OscConfig+0x734>
 8003ff6:	e032      	b.n	800405e <HAL_RCC_OscConfig+0x7ba>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003ff8:	69bb      	ldr	r3, [r7, #24]
 8003ffa:	2b0c      	cmp	r3, #12
 8003ffc:	d02d      	beq.n	800405a <HAL_RCC_OscConfig+0x7b6>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003ffe:	4b1a      	ldr	r3, [pc, #104]	; (8004068 <HAL_RCC_OscConfig+0x7c4>)
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	4a19      	ldr	r2, [pc, #100]	; (8004068 <HAL_RCC_OscConfig+0x7c4>)
 8004004:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004008:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
#if defined(RCC_PLLSAI1_SUPPORT) && defined(RCC_CR_PLLSAI2RDY)
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 800400a:	4b17      	ldr	r3, [pc, #92]	; (8004068 <HAL_RCC_OscConfig+0x7c4>)
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	f003 5320 	and.w	r3, r3, #671088640	; 0x28000000
 8004012:	2b00      	cmp	r3, #0
 8004014:	d105      	bne.n	8004022 <HAL_RCC_OscConfig+0x77e>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8004016:	4b14      	ldr	r3, [pc, #80]	; (8004068 <HAL_RCC_OscConfig+0x7c4>)
 8004018:	68db      	ldr	r3, [r3, #12]
 800401a:	4a13      	ldr	r2, [pc, #76]	; (8004068 <HAL_RCC_OscConfig+0x7c4>)
 800401c:	f023 0303 	bic.w	r3, r3, #3
 8004020:	60d3      	str	r3, [r2, #12]
#else
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8004022:	4b11      	ldr	r3, [pc, #68]	; (8004068 <HAL_RCC_OscConfig+0x7c4>)
 8004024:	68db      	ldr	r3, [r3, #12]
 8004026:	4a10      	ldr	r2, [pc, #64]	; (8004068 <HAL_RCC_OscConfig+0x7c4>)
 8004028:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 800402c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004030:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004032:	f7fd fa79 	bl	8001528 <HAL_GetTick>
 8004036:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004038:	e008      	b.n	800404c <HAL_RCC_OscConfig+0x7a8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800403a:	f7fd fa75 	bl	8001528 <HAL_GetTick>
 800403e:	4602      	mov	r2, r0
 8004040:	693b      	ldr	r3, [r7, #16]
 8004042:	1ad3      	subs	r3, r2, r3
 8004044:	2b02      	cmp	r3, #2
 8004046:	d901      	bls.n	800404c <HAL_RCC_OscConfig+0x7a8>
          {
            return HAL_TIMEOUT;
 8004048:	2303      	movs	r3, #3
 800404a:	e009      	b.n	8004060 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800404c:	4b06      	ldr	r3, [pc, #24]	; (8004068 <HAL_RCC_OscConfig+0x7c4>)
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004054:	2b00      	cmp	r3, #0
 8004056:	d1f0      	bne.n	800403a <HAL_RCC_OscConfig+0x796>
 8004058:	e001      	b.n	800405e <HAL_RCC_OscConfig+0x7ba>
        }
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800405a:	2301      	movs	r3, #1
 800405c:	e000      	b.n	8004060 <HAL_RCC_OscConfig+0x7bc>
      }
    }
  }
  return HAL_OK;
 800405e:	2300      	movs	r3, #0
}
 8004060:	4618      	mov	r0, r3
 8004062:	3720      	adds	r7, #32
 8004064:	46bd      	mov	sp, r7
 8004066:	bd80      	pop	{r7, pc}
 8004068:	40021000 	.word	0x40021000
 800406c:	f99d808c 	.word	0xf99d808c

08004070 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004070:	b580      	push	{r7, lr}
 8004072:	b084      	sub	sp, #16
 8004074:	af00      	add	r7, sp, #0
 8004076:	6078      	str	r0, [r7, #4]
 8004078:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	2b00      	cmp	r3, #0
 800407e:	d101      	bne.n	8004084 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004080:	2301      	movs	r3, #1
 8004082:	e0c8      	b.n	8004216 <HAL_RCC_ClockConfig+0x1a6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004084:	4b66      	ldr	r3, [pc, #408]	; (8004220 <HAL_RCC_ClockConfig+0x1b0>)
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	f003 0307 	and.w	r3, r3, #7
 800408c:	683a      	ldr	r2, [r7, #0]
 800408e:	429a      	cmp	r2, r3
 8004090:	d910      	bls.n	80040b4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004092:	4b63      	ldr	r3, [pc, #396]	; (8004220 <HAL_RCC_ClockConfig+0x1b0>)
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	f023 0207 	bic.w	r2, r3, #7
 800409a:	4961      	ldr	r1, [pc, #388]	; (8004220 <HAL_RCC_ClockConfig+0x1b0>)
 800409c:	683b      	ldr	r3, [r7, #0]
 800409e:	4313      	orrs	r3, r2
 80040a0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80040a2:	4b5f      	ldr	r3, [pc, #380]	; (8004220 <HAL_RCC_ClockConfig+0x1b0>)
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	f003 0307 	and.w	r3, r3, #7
 80040aa:	683a      	ldr	r2, [r7, #0]
 80040ac:	429a      	cmp	r2, r3
 80040ae:	d001      	beq.n	80040b4 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80040b0:	2301      	movs	r3, #1
 80040b2:	e0b0      	b.n	8004216 <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	f003 0301 	and.w	r3, r3, #1
 80040bc:	2b00      	cmp	r3, #0
 80040be:	d04c      	beq.n	800415a <HAL_RCC_ClockConfig+0xea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	685b      	ldr	r3, [r3, #4]
 80040c4:	2b03      	cmp	r3, #3
 80040c6:	d107      	bne.n	80040d8 <HAL_RCC_ClockConfig+0x68>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80040c8:	4b56      	ldr	r3, [pc, #344]	; (8004224 <HAL_RCC_ClockConfig+0x1b4>)
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80040d0:	2b00      	cmp	r3, #0
 80040d2:	d121      	bne.n	8004118 <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 80040d4:	2301      	movs	r3, #1
 80040d6:	e09e      	b.n	8004216 <HAL_RCC_ClockConfig+0x1a6>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	685b      	ldr	r3, [r3, #4]
 80040dc:	2b02      	cmp	r3, #2
 80040de:	d107      	bne.n	80040f0 <HAL_RCC_ClockConfig+0x80>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80040e0:	4b50      	ldr	r3, [pc, #320]	; (8004224 <HAL_RCC_ClockConfig+0x1b4>)
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80040e8:	2b00      	cmp	r3, #0
 80040ea:	d115      	bne.n	8004118 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 80040ec:	2301      	movs	r3, #1
 80040ee:	e092      	b.n	8004216 <HAL_RCC_ClockConfig+0x1a6>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	685b      	ldr	r3, [r3, #4]
 80040f4:	2b00      	cmp	r3, #0
 80040f6:	d107      	bne.n	8004108 <HAL_RCC_ClockConfig+0x98>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80040f8:	4b4a      	ldr	r3, [pc, #296]	; (8004224 <HAL_RCC_ClockConfig+0x1b4>)
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	f003 0302 	and.w	r3, r3, #2
 8004100:	2b00      	cmp	r3, #0
 8004102:	d109      	bne.n	8004118 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8004104:	2301      	movs	r3, #1
 8004106:	e086      	b.n	8004216 <HAL_RCC_ClockConfig+0x1a6>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004108:	4b46      	ldr	r3, [pc, #280]	; (8004224 <HAL_RCC_ClockConfig+0x1b4>)
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004110:	2b00      	cmp	r3, #0
 8004112:	d101      	bne.n	8004118 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8004114:	2301      	movs	r3, #1
 8004116:	e07e      	b.n	8004216 <HAL_RCC_ClockConfig+0x1a6>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004118:	4b42      	ldr	r3, [pc, #264]	; (8004224 <HAL_RCC_ClockConfig+0x1b4>)
 800411a:	689b      	ldr	r3, [r3, #8]
 800411c:	f023 0203 	bic.w	r2, r3, #3
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	685b      	ldr	r3, [r3, #4]
 8004124:	493f      	ldr	r1, [pc, #252]	; (8004224 <HAL_RCC_ClockConfig+0x1b4>)
 8004126:	4313      	orrs	r3, r2
 8004128:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800412a:	f7fd f9fd 	bl	8001528 <HAL_GetTick>
 800412e:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004130:	e00a      	b.n	8004148 <HAL_RCC_ClockConfig+0xd8>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004132:	f7fd f9f9 	bl	8001528 <HAL_GetTick>
 8004136:	4602      	mov	r2, r0
 8004138:	68fb      	ldr	r3, [r7, #12]
 800413a:	1ad3      	subs	r3, r2, r3
 800413c:	f241 3288 	movw	r2, #5000	; 0x1388
 8004140:	4293      	cmp	r3, r2
 8004142:	d901      	bls.n	8004148 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_TIMEOUT;
 8004144:	2303      	movs	r3, #3
 8004146:	e066      	b.n	8004216 <HAL_RCC_ClockConfig+0x1a6>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004148:	4b36      	ldr	r3, [pc, #216]	; (8004224 <HAL_RCC_ClockConfig+0x1b4>)
 800414a:	689b      	ldr	r3, [r3, #8]
 800414c:	f003 020c 	and.w	r2, r3, #12
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	685b      	ldr	r3, [r3, #4]
 8004154:	009b      	lsls	r3, r3, #2
 8004156:	429a      	cmp	r2, r3
 8004158:	d1eb      	bne.n	8004132 <HAL_RCC_ClockConfig+0xc2>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	f003 0302 	and.w	r3, r3, #2
 8004162:	2b00      	cmp	r3, #0
 8004164:	d008      	beq.n	8004178 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004166:	4b2f      	ldr	r3, [pc, #188]	; (8004224 <HAL_RCC_ClockConfig+0x1b4>)
 8004168:	689b      	ldr	r3, [r3, #8]
 800416a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	689b      	ldr	r3, [r3, #8]
 8004172:	492c      	ldr	r1, [pc, #176]	; (8004224 <HAL_RCC_ClockConfig+0x1b4>)
 8004174:	4313      	orrs	r3, r2
 8004176:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004178:	4b29      	ldr	r3, [pc, #164]	; (8004220 <HAL_RCC_ClockConfig+0x1b0>)
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	f003 0307 	and.w	r3, r3, #7
 8004180:	683a      	ldr	r2, [r7, #0]
 8004182:	429a      	cmp	r2, r3
 8004184:	d210      	bcs.n	80041a8 <HAL_RCC_ClockConfig+0x138>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004186:	4b26      	ldr	r3, [pc, #152]	; (8004220 <HAL_RCC_ClockConfig+0x1b0>)
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	f023 0207 	bic.w	r2, r3, #7
 800418e:	4924      	ldr	r1, [pc, #144]	; (8004220 <HAL_RCC_ClockConfig+0x1b0>)
 8004190:	683b      	ldr	r3, [r7, #0]
 8004192:	4313      	orrs	r3, r2
 8004194:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004196:	4b22      	ldr	r3, [pc, #136]	; (8004220 <HAL_RCC_ClockConfig+0x1b0>)
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	f003 0307 	and.w	r3, r3, #7
 800419e:	683a      	ldr	r2, [r7, #0]
 80041a0:	429a      	cmp	r2, r3
 80041a2:	d001      	beq.n	80041a8 <HAL_RCC_ClockConfig+0x138>
    {
      return HAL_ERROR;
 80041a4:	2301      	movs	r3, #1
 80041a6:	e036      	b.n	8004216 <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	f003 0304 	and.w	r3, r3, #4
 80041b0:	2b00      	cmp	r3, #0
 80041b2:	d008      	beq.n	80041c6 <HAL_RCC_ClockConfig+0x156>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80041b4:	4b1b      	ldr	r3, [pc, #108]	; (8004224 <HAL_RCC_ClockConfig+0x1b4>)
 80041b6:	689b      	ldr	r3, [r3, #8]
 80041b8:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	68db      	ldr	r3, [r3, #12]
 80041c0:	4918      	ldr	r1, [pc, #96]	; (8004224 <HAL_RCC_ClockConfig+0x1b4>)
 80041c2:	4313      	orrs	r3, r2
 80041c4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	f003 0308 	and.w	r3, r3, #8
 80041ce:	2b00      	cmp	r3, #0
 80041d0:	d009      	beq.n	80041e6 <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80041d2:	4b14      	ldr	r3, [pc, #80]	; (8004224 <HAL_RCC_ClockConfig+0x1b4>)
 80041d4:	689b      	ldr	r3, [r3, #8]
 80041d6:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	691b      	ldr	r3, [r3, #16]
 80041de:	00db      	lsls	r3, r3, #3
 80041e0:	4910      	ldr	r1, [pc, #64]	; (8004224 <HAL_RCC_ClockConfig+0x1b4>)
 80041e2:	4313      	orrs	r3, r2
 80041e4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80041e6:	f000 f825 	bl	8004234 <HAL_RCC_GetSysClockFreq>
 80041ea:	4602      	mov	r2, r0
 80041ec:	4b0d      	ldr	r3, [pc, #52]	; (8004224 <HAL_RCC_ClockConfig+0x1b4>)
 80041ee:	689b      	ldr	r3, [r3, #8]
 80041f0:	091b      	lsrs	r3, r3, #4
 80041f2:	f003 030f 	and.w	r3, r3, #15
 80041f6:	490c      	ldr	r1, [pc, #48]	; (8004228 <HAL_RCC_ClockConfig+0x1b8>)
 80041f8:	5ccb      	ldrb	r3, [r1, r3]
 80041fa:	f003 031f 	and.w	r3, r3, #31
 80041fe:	fa22 f303 	lsr.w	r3, r2, r3
 8004202:	4a0a      	ldr	r2, [pc, #40]	; (800422c <HAL_RCC_ClockConfig+0x1bc>)
 8004204:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8004206:	4b0a      	ldr	r3, [pc, #40]	; (8004230 <HAL_RCC_ClockConfig+0x1c0>)
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	4618      	mov	r0, r3
 800420c:	f7fd f93c 	bl	8001488 <HAL_InitTick>
 8004210:	4603      	mov	r3, r0
 8004212:	72fb      	strb	r3, [r7, #11]

  return status;
 8004214:	7afb      	ldrb	r3, [r7, #11]
}
 8004216:	4618      	mov	r0, r3
 8004218:	3710      	adds	r7, #16
 800421a:	46bd      	mov	sp, r7
 800421c:	bd80      	pop	{r7, pc}
 800421e:	bf00      	nop
 8004220:	40022000 	.word	0x40022000
 8004224:	40021000 	.word	0x40021000
 8004228:	08006df4 	.word	0x08006df4
 800422c:	2000000c 	.word	0x2000000c
 8004230:	20000010 	.word	0x20000010

08004234 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004234:	b480      	push	{r7}
 8004236:	b089      	sub	sp, #36	; 0x24
 8004238:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800423a:	2300      	movs	r3, #0
 800423c:	61fb      	str	r3, [r7, #28]
 800423e:	2300      	movs	r3, #0
 8004240:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004242:	4b3e      	ldr	r3, [pc, #248]	; (800433c <HAL_RCC_GetSysClockFreq+0x108>)
 8004244:	689b      	ldr	r3, [r3, #8]
 8004246:	f003 030c 	and.w	r3, r3, #12
 800424a:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800424c:	4b3b      	ldr	r3, [pc, #236]	; (800433c <HAL_RCC_GetSysClockFreq+0x108>)
 800424e:	68db      	ldr	r3, [r3, #12]
 8004250:	f003 0303 	and.w	r3, r3, #3
 8004254:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8004256:	693b      	ldr	r3, [r7, #16]
 8004258:	2b00      	cmp	r3, #0
 800425a:	d005      	beq.n	8004268 <HAL_RCC_GetSysClockFreq+0x34>
 800425c:	693b      	ldr	r3, [r7, #16]
 800425e:	2b0c      	cmp	r3, #12
 8004260:	d121      	bne.n	80042a6 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8004262:	68fb      	ldr	r3, [r7, #12]
 8004264:	2b01      	cmp	r3, #1
 8004266:	d11e      	bne.n	80042a6 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8004268:	4b34      	ldr	r3, [pc, #208]	; (800433c <HAL_RCC_GetSysClockFreq+0x108>)
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	f003 0308 	and.w	r3, r3, #8
 8004270:	2b00      	cmp	r3, #0
 8004272:	d107      	bne.n	8004284 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8004274:	4b31      	ldr	r3, [pc, #196]	; (800433c <HAL_RCC_GetSysClockFreq+0x108>)
 8004276:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800427a:	0a1b      	lsrs	r3, r3, #8
 800427c:	f003 030f 	and.w	r3, r3, #15
 8004280:	61fb      	str	r3, [r7, #28]
 8004282:	e005      	b.n	8004290 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8004284:	4b2d      	ldr	r3, [pc, #180]	; (800433c <HAL_RCC_GetSysClockFreq+0x108>)
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	091b      	lsrs	r3, r3, #4
 800428a:	f003 030f 	and.w	r3, r3, #15
 800428e:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8004290:	4a2b      	ldr	r2, [pc, #172]	; (8004340 <HAL_RCC_GetSysClockFreq+0x10c>)
 8004292:	69fb      	ldr	r3, [r7, #28]
 8004294:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004298:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800429a:	693b      	ldr	r3, [r7, #16]
 800429c:	2b00      	cmp	r3, #0
 800429e:	d10d      	bne.n	80042bc <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80042a0:	69fb      	ldr	r3, [r7, #28]
 80042a2:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80042a4:	e00a      	b.n	80042bc <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80042a6:	693b      	ldr	r3, [r7, #16]
 80042a8:	2b04      	cmp	r3, #4
 80042aa:	d102      	bne.n	80042b2 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80042ac:	4b25      	ldr	r3, [pc, #148]	; (8004344 <HAL_RCC_GetSysClockFreq+0x110>)
 80042ae:	61bb      	str	r3, [r7, #24]
 80042b0:	e004      	b.n	80042bc <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80042b2:	693b      	ldr	r3, [r7, #16]
 80042b4:	2b08      	cmp	r3, #8
 80042b6:	d101      	bne.n	80042bc <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80042b8:	4b23      	ldr	r3, [pc, #140]	; (8004348 <HAL_RCC_GetSysClockFreq+0x114>)
 80042ba:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80042bc:	693b      	ldr	r3, [r7, #16]
 80042be:	2b0c      	cmp	r3, #12
 80042c0:	d134      	bne.n	800432c <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80042c2:	4b1e      	ldr	r3, [pc, #120]	; (800433c <HAL_RCC_GetSysClockFreq+0x108>)
 80042c4:	68db      	ldr	r3, [r3, #12]
 80042c6:	f003 0303 	and.w	r3, r3, #3
 80042ca:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80042cc:	68bb      	ldr	r3, [r7, #8]
 80042ce:	2b02      	cmp	r3, #2
 80042d0:	d003      	beq.n	80042da <HAL_RCC_GetSysClockFreq+0xa6>
 80042d2:	68bb      	ldr	r3, [r7, #8]
 80042d4:	2b03      	cmp	r3, #3
 80042d6:	d003      	beq.n	80042e0 <HAL_RCC_GetSysClockFreq+0xac>
 80042d8:	e005      	b.n	80042e6 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80042da:	4b1a      	ldr	r3, [pc, #104]	; (8004344 <HAL_RCC_GetSysClockFreq+0x110>)
 80042dc:	617b      	str	r3, [r7, #20]
      break;
 80042de:	e005      	b.n	80042ec <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80042e0:	4b19      	ldr	r3, [pc, #100]	; (8004348 <HAL_RCC_GetSysClockFreq+0x114>)
 80042e2:	617b      	str	r3, [r7, #20]
      break;
 80042e4:	e002      	b.n	80042ec <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80042e6:	69fb      	ldr	r3, [r7, #28]
 80042e8:	617b      	str	r3, [r7, #20]
      break;
 80042ea:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80042ec:	4b13      	ldr	r3, [pc, #76]	; (800433c <HAL_RCC_GetSysClockFreq+0x108>)
 80042ee:	68db      	ldr	r3, [r3, #12]
 80042f0:	091b      	lsrs	r3, r3, #4
 80042f2:	f003 0307 	and.w	r3, r3, #7
 80042f6:	3301      	adds	r3, #1
 80042f8:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80042fa:	4b10      	ldr	r3, [pc, #64]	; (800433c <HAL_RCC_GetSysClockFreq+0x108>)
 80042fc:	68db      	ldr	r3, [r3, #12]
 80042fe:	0a1b      	lsrs	r3, r3, #8
 8004300:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004304:	697a      	ldr	r2, [r7, #20]
 8004306:	fb02 f203 	mul.w	r2, r2, r3
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004310:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004312:	4b0a      	ldr	r3, [pc, #40]	; (800433c <HAL_RCC_GetSysClockFreq+0x108>)
 8004314:	68db      	ldr	r3, [r3, #12]
 8004316:	0e5b      	lsrs	r3, r3, #25
 8004318:	f003 0303 	and.w	r3, r3, #3
 800431c:	3301      	adds	r3, #1
 800431e:	005b      	lsls	r3, r3, #1
 8004320:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8004322:	697a      	ldr	r2, [r7, #20]
 8004324:	683b      	ldr	r3, [r7, #0]
 8004326:	fbb2 f3f3 	udiv	r3, r2, r3
 800432a:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 800432c:	69bb      	ldr	r3, [r7, #24]
}
 800432e:	4618      	mov	r0, r3
 8004330:	3724      	adds	r7, #36	; 0x24
 8004332:	46bd      	mov	sp, r7
 8004334:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004338:	4770      	bx	lr
 800433a:	bf00      	nop
 800433c:	40021000 	.word	0x40021000
 8004340:	08006e0c 	.word	0x08006e0c
 8004344:	00f42400 	.word	0x00f42400
 8004348:	007a1200 	.word	0x007a1200

0800434c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800434c:	b480      	push	{r7}
 800434e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004350:	4b03      	ldr	r3, [pc, #12]	; (8004360 <HAL_RCC_GetHCLKFreq+0x14>)
 8004352:	681b      	ldr	r3, [r3, #0]
}
 8004354:	4618      	mov	r0, r3
 8004356:	46bd      	mov	sp, r7
 8004358:	f85d 7b04 	ldr.w	r7, [sp], #4
 800435c:	4770      	bx	lr
 800435e:	bf00      	nop
 8004360:	2000000c 	.word	0x2000000c

08004364 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004364:	b580      	push	{r7, lr}
 8004366:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8004368:	f7ff fff0 	bl	800434c <HAL_RCC_GetHCLKFreq>
 800436c:	4602      	mov	r2, r0
 800436e:	4b06      	ldr	r3, [pc, #24]	; (8004388 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004370:	689b      	ldr	r3, [r3, #8]
 8004372:	0a1b      	lsrs	r3, r3, #8
 8004374:	f003 0307 	and.w	r3, r3, #7
 8004378:	4904      	ldr	r1, [pc, #16]	; (800438c <HAL_RCC_GetPCLK1Freq+0x28>)
 800437a:	5ccb      	ldrb	r3, [r1, r3]
 800437c:	f003 031f 	and.w	r3, r3, #31
 8004380:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004384:	4618      	mov	r0, r3
 8004386:	bd80      	pop	{r7, pc}
 8004388:	40021000 	.word	0x40021000
 800438c:	08006e04 	.word	0x08006e04

08004390 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004390:	b580      	push	{r7, lr}
 8004392:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8004394:	f7ff ffda 	bl	800434c <HAL_RCC_GetHCLKFreq>
 8004398:	4602      	mov	r2, r0
 800439a:	4b06      	ldr	r3, [pc, #24]	; (80043b4 <HAL_RCC_GetPCLK2Freq+0x24>)
 800439c:	689b      	ldr	r3, [r3, #8]
 800439e:	0adb      	lsrs	r3, r3, #11
 80043a0:	f003 0307 	and.w	r3, r3, #7
 80043a4:	4904      	ldr	r1, [pc, #16]	; (80043b8 <HAL_RCC_GetPCLK2Freq+0x28>)
 80043a6:	5ccb      	ldrb	r3, [r1, r3]
 80043a8:	f003 031f 	and.w	r3, r3, #31
 80043ac:	fa22 f303 	lsr.w	r3, r2, r3
}
 80043b0:	4618      	mov	r0, r3
 80043b2:	bd80      	pop	{r7, pc}
 80043b4:	40021000 	.word	0x40021000
 80043b8:	08006e04 	.word	0x08006e04

080043bc <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80043bc:	b580      	push	{r7, lr}
 80043be:	b086      	sub	sp, #24
 80043c0:	af00      	add	r7, sp, #0
 80043c2:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80043c4:	2300      	movs	r3, #0
 80043c6:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80043c8:	4b2a      	ldr	r3, [pc, #168]	; (8004474 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80043ca:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80043cc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80043d0:	2b00      	cmp	r3, #0
 80043d2:	d003      	beq.n	80043dc <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80043d4:	f7ff fa02 	bl	80037dc <HAL_PWREx_GetVoltageRange>
 80043d8:	6178      	str	r0, [r7, #20]
 80043da:	e014      	b.n	8004406 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80043dc:	4b25      	ldr	r3, [pc, #148]	; (8004474 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80043de:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80043e0:	4a24      	ldr	r2, [pc, #144]	; (8004474 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80043e2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80043e6:	6593      	str	r3, [r2, #88]	; 0x58
 80043e8:	4b22      	ldr	r3, [pc, #136]	; (8004474 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80043ea:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80043ec:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80043f0:	60fb      	str	r3, [r7, #12]
 80043f2:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80043f4:	f7ff f9f2 	bl	80037dc <HAL_PWREx_GetVoltageRange>
 80043f8:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80043fa:	4b1e      	ldr	r3, [pc, #120]	; (8004474 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80043fc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80043fe:	4a1d      	ldr	r2, [pc, #116]	; (8004474 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004400:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004404:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004406:	697b      	ldr	r3, [r7, #20]
 8004408:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800440c:	d10b      	bne.n	8004426 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	2b80      	cmp	r3, #128	; 0x80
 8004412:	d919      	bls.n	8004448 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	2ba0      	cmp	r3, #160	; 0xa0
 8004418:	d902      	bls.n	8004420 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800441a:	2302      	movs	r3, #2
 800441c:	613b      	str	r3, [r7, #16]
 800441e:	e013      	b.n	8004448 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004420:	2301      	movs	r3, #1
 8004422:	613b      	str	r3, [r7, #16]
 8004424:	e010      	b.n	8004448 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	2b80      	cmp	r3, #128	; 0x80
 800442a:	d902      	bls.n	8004432 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 800442c:	2303      	movs	r3, #3
 800442e:	613b      	str	r3, [r7, #16]
 8004430:	e00a      	b.n	8004448 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	2b80      	cmp	r3, #128	; 0x80
 8004436:	d102      	bne.n	800443e <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8004438:	2302      	movs	r3, #2
 800443a:	613b      	str	r3, [r7, #16]
 800443c:	e004      	b.n	8004448 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	2b70      	cmp	r3, #112	; 0x70
 8004442:	d101      	bne.n	8004448 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004444:	2301      	movs	r3, #1
 8004446:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8004448:	4b0b      	ldr	r3, [pc, #44]	; (8004478 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	f023 0207 	bic.w	r2, r3, #7
 8004450:	4909      	ldr	r1, [pc, #36]	; (8004478 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004452:	693b      	ldr	r3, [r7, #16]
 8004454:	4313      	orrs	r3, r2
 8004456:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8004458:	4b07      	ldr	r3, [pc, #28]	; (8004478 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	f003 0307 	and.w	r3, r3, #7
 8004460:	693a      	ldr	r2, [r7, #16]
 8004462:	429a      	cmp	r2, r3
 8004464:	d001      	beq.n	800446a <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8004466:	2301      	movs	r3, #1
 8004468:	e000      	b.n	800446c <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 800446a:	2300      	movs	r3, #0
}
 800446c:	4618      	mov	r0, r3
 800446e:	3718      	adds	r7, #24
 8004470:	46bd      	mov	sp, r7
 8004472:	bd80      	pop	{r7, pc}
 8004474:	40021000 	.word	0x40021000
 8004478:	40022000 	.word	0x40022000

0800447c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800447c:	b580      	push	{r7, lr}
 800447e:	b086      	sub	sp, #24
 8004480:	af00      	add	r7, sp, #0
 8004482:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004484:	2300      	movs	r3, #0
 8004486:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004488:	2300      	movs	r3, #0
 800448a:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004494:	2b00      	cmp	r3, #0
 8004496:	d041      	beq.n	800451c <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800449c:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80044a0:	d02a      	beq.n	80044f8 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 80044a2:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80044a6:	d824      	bhi.n	80044f2 <HAL_RCCEx_PeriphCLKConfig+0x76>
 80044a8:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80044ac:	d008      	beq.n	80044c0 <HAL_RCCEx_PeriphCLKConfig+0x44>
 80044ae:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80044b2:	d81e      	bhi.n	80044f2 <HAL_RCCEx_PeriphCLKConfig+0x76>
 80044b4:	2b00      	cmp	r3, #0
 80044b6:	d00a      	beq.n	80044ce <HAL_RCCEx_PeriphCLKConfig+0x52>
 80044b8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80044bc:	d010      	beq.n	80044e0 <HAL_RCCEx_PeriphCLKConfig+0x64>
 80044be:	e018      	b.n	80044f2 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80044c0:	4b86      	ldr	r3, [pc, #536]	; (80046dc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80044c2:	68db      	ldr	r3, [r3, #12]
 80044c4:	4a85      	ldr	r2, [pc, #532]	; (80046dc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80044c6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80044ca:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 80044cc:	e015      	b.n	80044fa <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	3304      	adds	r3, #4
 80044d2:	2100      	movs	r1, #0
 80044d4:	4618      	mov	r0, r3
 80044d6:	f000 fabb 	bl	8004a50 <RCCEx_PLLSAI1_Config>
 80044da:	4603      	mov	r3, r0
 80044dc:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80044de:	e00c      	b.n	80044fa <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	3320      	adds	r3, #32
 80044e4:	2100      	movs	r1, #0
 80044e6:	4618      	mov	r0, r3
 80044e8:	f000 fba6 	bl	8004c38 <RCCEx_PLLSAI2_Config>
 80044ec:	4603      	mov	r3, r0
 80044ee:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80044f0:	e003      	b.n	80044fa <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80044f2:	2301      	movs	r3, #1
 80044f4:	74fb      	strb	r3, [r7, #19]
      break;
 80044f6:	e000      	b.n	80044fa <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 80044f8:	bf00      	nop
    }

    if(ret == HAL_OK)
 80044fa:	7cfb      	ldrb	r3, [r7, #19]
 80044fc:	2b00      	cmp	r3, #0
 80044fe:	d10b      	bne.n	8004518 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004500:	4b76      	ldr	r3, [pc, #472]	; (80046dc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004502:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004506:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800450e:	4973      	ldr	r1, [pc, #460]	; (80046dc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004510:	4313      	orrs	r3, r2
 8004512:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8004516:	e001      	b.n	800451c <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004518:	7cfb      	ldrb	r3, [r7, #19]
 800451a:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004524:	2b00      	cmp	r3, #0
 8004526:	d041      	beq.n	80045ac <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800452c:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8004530:	d02a      	beq.n	8004588 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8004532:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8004536:	d824      	bhi.n	8004582 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8004538:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800453c:	d008      	beq.n	8004550 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800453e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8004542:	d81e      	bhi.n	8004582 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8004544:	2b00      	cmp	r3, #0
 8004546:	d00a      	beq.n	800455e <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8004548:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800454c:	d010      	beq.n	8004570 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800454e:	e018      	b.n	8004582 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8004550:	4b62      	ldr	r3, [pc, #392]	; (80046dc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004552:	68db      	ldr	r3, [r3, #12]
 8004554:	4a61      	ldr	r2, [pc, #388]	; (80046dc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004556:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800455a:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800455c:	e015      	b.n	800458a <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	3304      	adds	r3, #4
 8004562:	2100      	movs	r1, #0
 8004564:	4618      	mov	r0, r3
 8004566:	f000 fa73 	bl	8004a50 <RCCEx_PLLSAI1_Config>
 800456a:	4603      	mov	r3, r0
 800456c:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800456e:	e00c      	b.n	800458a <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	3320      	adds	r3, #32
 8004574:	2100      	movs	r1, #0
 8004576:	4618      	mov	r0, r3
 8004578:	f000 fb5e 	bl	8004c38 <RCCEx_PLLSAI2_Config>
 800457c:	4603      	mov	r3, r0
 800457e:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004580:	e003      	b.n	800458a <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004582:	2301      	movs	r3, #1
 8004584:	74fb      	strb	r3, [r7, #19]
      break;
 8004586:	e000      	b.n	800458a <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8004588:	bf00      	nop
    }

    if(ret == HAL_OK)
 800458a:	7cfb      	ldrb	r3, [r7, #19]
 800458c:	2b00      	cmp	r3, #0
 800458e:	d10b      	bne.n	80045a8 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8004590:	4b52      	ldr	r3, [pc, #328]	; (80046dc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004592:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004596:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800459e:	494f      	ldr	r1, [pc, #316]	; (80046dc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80045a0:	4313      	orrs	r3, r2
 80045a2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 80045a6:	e001      	b.n	80045ac <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80045a8:	7cfb      	ldrb	r3, [r7, #19]
 80045aa:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80045b4:	2b00      	cmp	r3, #0
 80045b6:	f000 80a0 	beq.w	80046fa <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80045ba:	2300      	movs	r3, #0
 80045bc:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80045be:	4b47      	ldr	r3, [pc, #284]	; (80046dc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80045c0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80045c2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80045c6:	2b00      	cmp	r3, #0
 80045c8:	d101      	bne.n	80045ce <HAL_RCCEx_PeriphCLKConfig+0x152>
 80045ca:	2301      	movs	r3, #1
 80045cc:	e000      	b.n	80045d0 <HAL_RCCEx_PeriphCLKConfig+0x154>
 80045ce:	2300      	movs	r3, #0
 80045d0:	2b00      	cmp	r3, #0
 80045d2:	d00d      	beq.n	80045f0 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80045d4:	4b41      	ldr	r3, [pc, #260]	; (80046dc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80045d6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80045d8:	4a40      	ldr	r2, [pc, #256]	; (80046dc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80045da:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80045de:	6593      	str	r3, [r2, #88]	; 0x58
 80045e0:	4b3e      	ldr	r3, [pc, #248]	; (80046dc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80045e2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80045e4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80045e8:	60bb      	str	r3, [r7, #8]
 80045ea:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80045ec:	2301      	movs	r3, #1
 80045ee:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80045f0:	4b3b      	ldr	r3, [pc, #236]	; (80046e0 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	4a3a      	ldr	r2, [pc, #232]	; (80046e0 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80045f6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80045fa:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80045fc:	f7fc ff94 	bl	8001528 <HAL_GetTick>
 8004600:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004602:	e009      	b.n	8004618 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004604:	f7fc ff90 	bl	8001528 <HAL_GetTick>
 8004608:	4602      	mov	r2, r0
 800460a:	68fb      	ldr	r3, [r7, #12]
 800460c:	1ad3      	subs	r3, r2, r3
 800460e:	2b02      	cmp	r3, #2
 8004610:	d902      	bls.n	8004618 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8004612:	2303      	movs	r3, #3
 8004614:	74fb      	strb	r3, [r7, #19]
        break;
 8004616:	e005      	b.n	8004624 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004618:	4b31      	ldr	r3, [pc, #196]	; (80046e0 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004620:	2b00      	cmp	r3, #0
 8004622:	d0ef      	beq.n	8004604 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8004624:	7cfb      	ldrb	r3, [r7, #19]
 8004626:	2b00      	cmp	r3, #0
 8004628:	d15c      	bne.n	80046e4 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800462a:	4b2c      	ldr	r3, [pc, #176]	; (80046dc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800462c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004630:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004634:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8004636:	697b      	ldr	r3, [r7, #20]
 8004638:	2b00      	cmp	r3, #0
 800463a:	d01f      	beq.n	800467c <HAL_RCCEx_PeriphCLKConfig+0x200>
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004642:	697a      	ldr	r2, [r7, #20]
 8004644:	429a      	cmp	r2, r3
 8004646:	d019      	beq.n	800467c <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004648:	4b24      	ldr	r3, [pc, #144]	; (80046dc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800464a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800464e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004652:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004654:	4b21      	ldr	r3, [pc, #132]	; (80046dc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004656:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800465a:	4a20      	ldr	r2, [pc, #128]	; (80046dc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800465c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004660:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004664:	4b1d      	ldr	r3, [pc, #116]	; (80046dc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004666:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800466a:	4a1c      	ldr	r2, [pc, #112]	; (80046dc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800466c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004670:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8004674:	4a19      	ldr	r2, [pc, #100]	; (80046dc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004676:	697b      	ldr	r3, [r7, #20]
 8004678:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800467c:	697b      	ldr	r3, [r7, #20]
 800467e:	f003 0301 	and.w	r3, r3, #1
 8004682:	2b00      	cmp	r3, #0
 8004684:	d016      	beq.n	80046b4 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004686:	f7fc ff4f 	bl	8001528 <HAL_GetTick>
 800468a:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800468c:	e00b      	b.n	80046a6 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800468e:	f7fc ff4b 	bl	8001528 <HAL_GetTick>
 8004692:	4602      	mov	r2, r0
 8004694:	68fb      	ldr	r3, [r7, #12]
 8004696:	1ad3      	subs	r3, r2, r3
 8004698:	f241 3288 	movw	r2, #5000	; 0x1388
 800469c:	4293      	cmp	r3, r2
 800469e:	d902      	bls.n	80046a6 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 80046a0:	2303      	movs	r3, #3
 80046a2:	74fb      	strb	r3, [r7, #19]
            break;
 80046a4:	e006      	b.n	80046b4 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80046a6:	4b0d      	ldr	r3, [pc, #52]	; (80046dc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80046a8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80046ac:	f003 0302 	and.w	r3, r3, #2
 80046b0:	2b00      	cmp	r3, #0
 80046b2:	d0ec      	beq.n	800468e <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 80046b4:	7cfb      	ldrb	r3, [r7, #19]
 80046b6:	2b00      	cmp	r3, #0
 80046b8:	d10c      	bne.n	80046d4 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80046ba:	4b08      	ldr	r3, [pc, #32]	; (80046dc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80046bc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80046c0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80046ca:	4904      	ldr	r1, [pc, #16]	; (80046dc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80046cc:	4313      	orrs	r3, r2
 80046ce:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 80046d2:	e009      	b.n	80046e8 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80046d4:	7cfb      	ldrb	r3, [r7, #19]
 80046d6:	74bb      	strb	r3, [r7, #18]
 80046d8:	e006      	b.n	80046e8 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 80046da:	bf00      	nop
 80046dc:	40021000 	.word	0x40021000
 80046e0:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80046e4:	7cfb      	ldrb	r3, [r7, #19]
 80046e6:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80046e8:	7c7b      	ldrb	r3, [r7, #17]
 80046ea:	2b01      	cmp	r3, #1
 80046ec:	d105      	bne.n	80046fa <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80046ee:	4b9e      	ldr	r3, [pc, #632]	; (8004968 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80046f0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80046f2:	4a9d      	ldr	r2, [pc, #628]	; (8004968 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80046f4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80046f8:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	f003 0301 	and.w	r3, r3, #1
 8004702:	2b00      	cmp	r3, #0
 8004704:	d00a      	beq.n	800471c <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004706:	4b98      	ldr	r3, [pc, #608]	; (8004968 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004708:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800470c:	f023 0203 	bic.w	r2, r3, #3
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004714:	4994      	ldr	r1, [pc, #592]	; (8004968 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004716:	4313      	orrs	r3, r2
 8004718:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	f003 0302 	and.w	r3, r3, #2
 8004724:	2b00      	cmp	r3, #0
 8004726:	d00a      	beq.n	800473e <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004728:	4b8f      	ldr	r3, [pc, #572]	; (8004968 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800472a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800472e:	f023 020c 	bic.w	r2, r3, #12
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004736:	498c      	ldr	r1, [pc, #560]	; (8004968 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004738:	4313      	orrs	r3, r2
 800473a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	f003 0304 	and.w	r3, r3, #4
 8004746:	2b00      	cmp	r3, #0
 8004748:	d00a      	beq.n	8004760 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800474a:	4b87      	ldr	r3, [pc, #540]	; (8004968 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800474c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004750:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004758:	4983      	ldr	r1, [pc, #524]	; (8004968 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800475a:	4313      	orrs	r3, r2
 800475c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	f003 0308 	and.w	r3, r3, #8
 8004768:	2b00      	cmp	r3, #0
 800476a:	d00a      	beq.n	8004782 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800476c:	4b7e      	ldr	r3, [pc, #504]	; (8004968 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800476e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004772:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800477a:	497b      	ldr	r1, [pc, #492]	; (8004968 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800477c:	4313      	orrs	r3, r2
 800477e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	f003 0310 	and.w	r3, r3, #16
 800478a:	2b00      	cmp	r3, #0
 800478c:	d00a      	beq.n	80047a4 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800478e:	4b76      	ldr	r3, [pc, #472]	; (8004968 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004790:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004794:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800479c:	4972      	ldr	r1, [pc, #456]	; (8004968 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800479e:	4313      	orrs	r3, r2
 80047a0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	f003 0320 	and.w	r3, r3, #32
 80047ac:	2b00      	cmp	r3, #0
 80047ae:	d00a      	beq.n	80047c6 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80047b0:	4b6d      	ldr	r3, [pc, #436]	; (8004968 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80047b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80047b6:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80047be:	496a      	ldr	r1, [pc, #424]	; (8004968 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80047c0:	4313      	orrs	r3, r2
 80047c2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80047ce:	2b00      	cmp	r3, #0
 80047d0:	d00a      	beq.n	80047e8 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80047d2:	4b65      	ldr	r3, [pc, #404]	; (8004968 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80047d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80047d8:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80047e0:	4961      	ldr	r1, [pc, #388]	; (8004968 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80047e2:	4313      	orrs	r3, r2
 80047e4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80047f0:	2b00      	cmp	r3, #0
 80047f2:	d00a      	beq.n	800480a <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80047f4:	4b5c      	ldr	r3, [pc, #368]	; (8004968 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80047f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80047fa:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004802:	4959      	ldr	r1, [pc, #356]	; (8004968 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004804:	4313      	orrs	r3, r2
 8004806:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004812:	2b00      	cmp	r3, #0
 8004814:	d00a      	beq.n	800482c <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004816:	4b54      	ldr	r3, [pc, #336]	; (8004968 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004818:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800481c:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004824:	4950      	ldr	r1, [pc, #320]	; (8004968 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004826:	4313      	orrs	r3, r2
 8004828:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004834:	2b00      	cmp	r3, #0
 8004836:	d00a      	beq.n	800484e <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004838:	4b4b      	ldr	r3, [pc, #300]	; (8004968 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800483a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800483e:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004846:	4948      	ldr	r1, [pc, #288]	; (8004968 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004848:	4313      	orrs	r3, r2
 800484a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004856:	2b00      	cmp	r3, #0
 8004858:	d00a      	beq.n	8004870 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800485a:	4b43      	ldr	r3, [pc, #268]	; (8004968 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800485c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004860:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004868:	493f      	ldr	r1, [pc, #252]	; (8004968 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800486a:	4313      	orrs	r3, r2
 800486c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004878:	2b00      	cmp	r3, #0
 800487a:	d028      	beq.n	80048ce <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800487c:	4b3a      	ldr	r3, [pc, #232]	; (8004968 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800487e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004882:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800488a:	4937      	ldr	r1, [pc, #220]	; (8004968 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800488c:	4313      	orrs	r3, r2
 800488e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004896:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800489a:	d106      	bne.n	80048aa <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800489c:	4b32      	ldr	r3, [pc, #200]	; (8004968 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800489e:	68db      	ldr	r3, [r3, #12]
 80048a0:	4a31      	ldr	r2, [pc, #196]	; (8004968 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80048a2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80048a6:	60d3      	str	r3, [r2, #12]
 80048a8:	e011      	b.n	80048ce <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80048ae:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80048b2:	d10c      	bne.n	80048ce <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	3304      	adds	r3, #4
 80048b8:	2101      	movs	r1, #1
 80048ba:	4618      	mov	r0, r3
 80048bc:	f000 f8c8 	bl	8004a50 <RCCEx_PLLSAI1_Config>
 80048c0:	4603      	mov	r3, r0
 80048c2:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 80048c4:	7cfb      	ldrb	r3, [r7, #19]
 80048c6:	2b00      	cmp	r3, #0
 80048c8:	d001      	beq.n	80048ce <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 80048ca:	7cfb      	ldrb	r3, [r7, #19]
 80048cc:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80048d6:	2b00      	cmp	r3, #0
 80048d8:	d028      	beq.n	800492c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80048da:	4b23      	ldr	r3, [pc, #140]	; (8004968 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80048dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80048e0:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80048e8:	491f      	ldr	r1, [pc, #124]	; (8004968 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80048ea:	4313      	orrs	r3, r2
 80048ec:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80048f4:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80048f8:	d106      	bne.n	8004908 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80048fa:	4b1b      	ldr	r3, [pc, #108]	; (8004968 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80048fc:	68db      	ldr	r3, [r3, #12]
 80048fe:	4a1a      	ldr	r2, [pc, #104]	; (8004968 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004900:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004904:	60d3      	str	r3, [r2, #12]
 8004906:	e011      	b.n	800492c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800490c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004910:	d10c      	bne.n	800492c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	3304      	adds	r3, #4
 8004916:	2101      	movs	r1, #1
 8004918:	4618      	mov	r0, r3
 800491a:	f000 f899 	bl	8004a50 <RCCEx_PLLSAI1_Config>
 800491e:	4603      	mov	r3, r0
 8004920:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004922:	7cfb      	ldrb	r3, [r7, #19]
 8004924:	2b00      	cmp	r3, #0
 8004926:	d001      	beq.n	800492c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8004928:	7cfb      	ldrb	r3, [r7, #19]
 800492a:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004934:	2b00      	cmp	r3, #0
 8004936:	d02b      	beq.n	8004990 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004938:	4b0b      	ldr	r3, [pc, #44]	; (8004968 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800493a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800493e:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004946:	4908      	ldr	r1, [pc, #32]	; (8004968 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004948:	4313      	orrs	r3, r2
 800494a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004952:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004956:	d109      	bne.n	800496c <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004958:	4b03      	ldr	r3, [pc, #12]	; (8004968 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800495a:	68db      	ldr	r3, [r3, #12]
 800495c:	4a02      	ldr	r2, [pc, #8]	; (8004968 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800495e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004962:	60d3      	str	r3, [r2, #12]
 8004964:	e014      	b.n	8004990 <HAL_RCCEx_PeriphCLKConfig+0x514>
 8004966:	bf00      	nop
 8004968:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004970:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004974:	d10c      	bne.n	8004990 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	3304      	adds	r3, #4
 800497a:	2101      	movs	r1, #1
 800497c:	4618      	mov	r0, r3
 800497e:	f000 f867 	bl	8004a50 <RCCEx_PLLSAI1_Config>
 8004982:	4603      	mov	r3, r0
 8004984:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004986:	7cfb      	ldrb	r3, [r7, #19]
 8004988:	2b00      	cmp	r3, #0
 800498a:	d001      	beq.n	8004990 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 800498c:	7cfb      	ldrb	r3, [r7, #19]
 800498e:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004998:	2b00      	cmp	r3, #0
 800499a:	d02f      	beq.n	80049fc <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800499c:	4b2b      	ldr	r3, [pc, #172]	; (8004a4c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800499e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80049a2:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80049aa:	4928      	ldr	r1, [pc, #160]	; (8004a4c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80049ac:	4313      	orrs	r3, r2
 80049ae:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80049b6:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80049ba:	d10d      	bne.n	80049d8 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	3304      	adds	r3, #4
 80049c0:	2102      	movs	r1, #2
 80049c2:	4618      	mov	r0, r3
 80049c4:	f000 f844 	bl	8004a50 <RCCEx_PLLSAI1_Config>
 80049c8:	4603      	mov	r3, r0
 80049ca:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80049cc:	7cfb      	ldrb	r3, [r7, #19]
 80049ce:	2b00      	cmp	r3, #0
 80049d0:	d014      	beq.n	80049fc <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 80049d2:	7cfb      	ldrb	r3, [r7, #19]
 80049d4:	74bb      	strb	r3, [r7, #18]
 80049d6:	e011      	b.n	80049fc <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80049dc:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80049e0:	d10c      	bne.n	80049fc <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	3320      	adds	r3, #32
 80049e6:	2102      	movs	r1, #2
 80049e8:	4618      	mov	r0, r3
 80049ea:	f000 f925 	bl	8004c38 <RCCEx_PLLSAI2_Config>
 80049ee:	4603      	mov	r3, r0
 80049f0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80049f2:	7cfb      	ldrb	r3, [r7, #19]
 80049f4:	2b00      	cmp	r3, #0
 80049f6:	d001      	beq.n	80049fc <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 80049f8:	7cfb      	ldrb	r3, [r7, #19]
 80049fa:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004a04:	2b00      	cmp	r3, #0
 8004a06:	d00a      	beq.n	8004a1e <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8004a08:	4b10      	ldr	r3, [pc, #64]	; (8004a4c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004a0a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004a0e:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004a16:	490d      	ldr	r1, [pc, #52]	; (8004a4c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004a18:	4313      	orrs	r3, r2
 8004a1a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	681b      	ldr	r3, [r3, #0]
 8004a22:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004a26:	2b00      	cmp	r3, #0
 8004a28:	d00b      	beq.n	8004a42 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8004a2a:	4b08      	ldr	r3, [pc, #32]	; (8004a4c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004a2c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004a30:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004a3a:	4904      	ldr	r1, [pc, #16]	; (8004a4c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004a3c:	4313      	orrs	r3, r2
 8004a3e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8004a42:	7cbb      	ldrb	r3, [r7, #18]
}
 8004a44:	4618      	mov	r0, r3
 8004a46:	3718      	adds	r7, #24
 8004a48:	46bd      	mov	sp, r7
 8004a4a:	bd80      	pop	{r7, pc}
 8004a4c:	40021000 	.word	0x40021000

08004a50 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8004a50:	b580      	push	{r7, lr}
 8004a52:	b084      	sub	sp, #16
 8004a54:	af00      	add	r7, sp, #0
 8004a56:	6078      	str	r0, [r7, #4]
 8004a58:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004a5a:	2300      	movs	r3, #0
 8004a5c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004a5e:	4b75      	ldr	r3, [pc, #468]	; (8004c34 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004a60:	68db      	ldr	r3, [r3, #12]
 8004a62:	f003 0303 	and.w	r3, r3, #3
 8004a66:	2b00      	cmp	r3, #0
 8004a68:	d018      	beq.n	8004a9c <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8004a6a:	4b72      	ldr	r3, [pc, #456]	; (8004c34 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004a6c:	68db      	ldr	r3, [r3, #12]
 8004a6e:	f003 0203 	and.w	r2, r3, #3
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	681b      	ldr	r3, [r3, #0]
 8004a76:	429a      	cmp	r2, r3
 8004a78:	d10d      	bne.n	8004a96 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	681b      	ldr	r3, [r3, #0]
       ||
 8004a7e:	2b00      	cmp	r3, #0
 8004a80:	d009      	beq.n	8004a96 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8004a82:	4b6c      	ldr	r3, [pc, #432]	; (8004c34 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004a84:	68db      	ldr	r3, [r3, #12]
 8004a86:	091b      	lsrs	r3, r3, #4
 8004a88:	f003 0307 	and.w	r3, r3, #7
 8004a8c:	1c5a      	adds	r2, r3, #1
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	685b      	ldr	r3, [r3, #4]
       ||
 8004a92:	429a      	cmp	r2, r3
 8004a94:	d047      	beq.n	8004b26 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8004a96:	2301      	movs	r3, #1
 8004a98:	73fb      	strb	r3, [r7, #15]
 8004a9a:	e044      	b.n	8004b26 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	2b03      	cmp	r3, #3
 8004aa2:	d018      	beq.n	8004ad6 <RCCEx_PLLSAI1_Config+0x86>
 8004aa4:	2b03      	cmp	r3, #3
 8004aa6:	d825      	bhi.n	8004af4 <RCCEx_PLLSAI1_Config+0xa4>
 8004aa8:	2b01      	cmp	r3, #1
 8004aaa:	d002      	beq.n	8004ab2 <RCCEx_PLLSAI1_Config+0x62>
 8004aac:	2b02      	cmp	r3, #2
 8004aae:	d009      	beq.n	8004ac4 <RCCEx_PLLSAI1_Config+0x74>
 8004ab0:	e020      	b.n	8004af4 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004ab2:	4b60      	ldr	r3, [pc, #384]	; (8004c34 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004ab4:	681b      	ldr	r3, [r3, #0]
 8004ab6:	f003 0302 	and.w	r3, r3, #2
 8004aba:	2b00      	cmp	r3, #0
 8004abc:	d11d      	bne.n	8004afa <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8004abe:	2301      	movs	r3, #1
 8004ac0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004ac2:	e01a      	b.n	8004afa <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004ac4:	4b5b      	ldr	r3, [pc, #364]	; (8004c34 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004acc:	2b00      	cmp	r3, #0
 8004ace:	d116      	bne.n	8004afe <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8004ad0:	2301      	movs	r3, #1
 8004ad2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004ad4:	e013      	b.n	8004afe <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004ad6:	4b57      	ldr	r3, [pc, #348]	; (8004c34 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004ade:	2b00      	cmp	r3, #0
 8004ae0:	d10f      	bne.n	8004b02 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004ae2:	4b54      	ldr	r3, [pc, #336]	; (8004c34 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004aea:	2b00      	cmp	r3, #0
 8004aec:	d109      	bne.n	8004b02 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8004aee:	2301      	movs	r3, #1
 8004af0:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8004af2:	e006      	b.n	8004b02 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8004af4:	2301      	movs	r3, #1
 8004af6:	73fb      	strb	r3, [r7, #15]
      break;
 8004af8:	e004      	b.n	8004b04 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004afa:	bf00      	nop
 8004afc:	e002      	b.n	8004b04 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004afe:	bf00      	nop
 8004b00:	e000      	b.n	8004b04 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004b02:	bf00      	nop
    }

    if(status == HAL_OK)
 8004b04:	7bfb      	ldrb	r3, [r7, #15]
 8004b06:	2b00      	cmp	r3, #0
 8004b08:	d10d      	bne.n	8004b26 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8004b0a:	4b4a      	ldr	r3, [pc, #296]	; (8004c34 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004b0c:	68db      	ldr	r3, [r3, #12]
 8004b0e:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	6819      	ldr	r1, [r3, #0]
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	685b      	ldr	r3, [r3, #4]
 8004b1a:	3b01      	subs	r3, #1
 8004b1c:	011b      	lsls	r3, r3, #4
 8004b1e:	430b      	orrs	r3, r1
 8004b20:	4944      	ldr	r1, [pc, #272]	; (8004c34 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004b22:	4313      	orrs	r3, r2
 8004b24:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8004b26:	7bfb      	ldrb	r3, [r7, #15]
 8004b28:	2b00      	cmp	r3, #0
 8004b2a:	d17d      	bne.n	8004c28 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8004b2c:	4b41      	ldr	r3, [pc, #260]	; (8004c34 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	4a40      	ldr	r2, [pc, #256]	; (8004c34 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004b32:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8004b36:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004b38:	f7fc fcf6 	bl	8001528 <HAL_GetTick>
 8004b3c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004b3e:	e009      	b.n	8004b54 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004b40:	f7fc fcf2 	bl	8001528 <HAL_GetTick>
 8004b44:	4602      	mov	r2, r0
 8004b46:	68bb      	ldr	r3, [r7, #8]
 8004b48:	1ad3      	subs	r3, r2, r3
 8004b4a:	2b02      	cmp	r3, #2
 8004b4c:	d902      	bls.n	8004b54 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8004b4e:	2303      	movs	r3, #3
 8004b50:	73fb      	strb	r3, [r7, #15]
        break;
 8004b52:	e005      	b.n	8004b60 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004b54:	4b37      	ldr	r3, [pc, #220]	; (8004c34 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004b5c:	2b00      	cmp	r3, #0
 8004b5e:	d1ef      	bne.n	8004b40 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8004b60:	7bfb      	ldrb	r3, [r7, #15]
 8004b62:	2b00      	cmp	r3, #0
 8004b64:	d160      	bne.n	8004c28 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8004b66:	683b      	ldr	r3, [r7, #0]
 8004b68:	2b00      	cmp	r3, #0
 8004b6a:	d111      	bne.n	8004b90 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004b6c:	4b31      	ldr	r3, [pc, #196]	; (8004c34 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004b6e:	691b      	ldr	r3, [r3, #16]
 8004b70:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8004b74:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004b78:	687a      	ldr	r2, [r7, #4]
 8004b7a:	6892      	ldr	r2, [r2, #8]
 8004b7c:	0211      	lsls	r1, r2, #8
 8004b7e:	687a      	ldr	r2, [r7, #4]
 8004b80:	68d2      	ldr	r2, [r2, #12]
 8004b82:	0912      	lsrs	r2, r2, #4
 8004b84:	0452      	lsls	r2, r2, #17
 8004b86:	430a      	orrs	r2, r1
 8004b88:	492a      	ldr	r1, [pc, #168]	; (8004c34 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004b8a:	4313      	orrs	r3, r2
 8004b8c:	610b      	str	r3, [r1, #16]
 8004b8e:	e027      	b.n	8004be0 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8004b90:	683b      	ldr	r3, [r7, #0]
 8004b92:	2b01      	cmp	r3, #1
 8004b94:	d112      	bne.n	8004bbc <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004b96:	4b27      	ldr	r3, [pc, #156]	; (8004c34 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004b98:	691b      	ldr	r3, [r3, #16]
 8004b9a:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8004b9e:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8004ba2:	687a      	ldr	r2, [r7, #4]
 8004ba4:	6892      	ldr	r2, [r2, #8]
 8004ba6:	0211      	lsls	r1, r2, #8
 8004ba8:	687a      	ldr	r2, [r7, #4]
 8004baa:	6912      	ldr	r2, [r2, #16]
 8004bac:	0852      	lsrs	r2, r2, #1
 8004bae:	3a01      	subs	r2, #1
 8004bb0:	0552      	lsls	r2, r2, #21
 8004bb2:	430a      	orrs	r2, r1
 8004bb4:	491f      	ldr	r1, [pc, #124]	; (8004c34 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004bb6:	4313      	orrs	r3, r2
 8004bb8:	610b      	str	r3, [r1, #16]
 8004bba:	e011      	b.n	8004be0 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004bbc:	4b1d      	ldr	r3, [pc, #116]	; (8004c34 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004bbe:	691b      	ldr	r3, [r3, #16]
 8004bc0:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8004bc4:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8004bc8:	687a      	ldr	r2, [r7, #4]
 8004bca:	6892      	ldr	r2, [r2, #8]
 8004bcc:	0211      	lsls	r1, r2, #8
 8004bce:	687a      	ldr	r2, [r7, #4]
 8004bd0:	6952      	ldr	r2, [r2, #20]
 8004bd2:	0852      	lsrs	r2, r2, #1
 8004bd4:	3a01      	subs	r2, #1
 8004bd6:	0652      	lsls	r2, r2, #25
 8004bd8:	430a      	orrs	r2, r1
 8004bda:	4916      	ldr	r1, [pc, #88]	; (8004c34 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004bdc:	4313      	orrs	r3, r2
 8004bde:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8004be0:	4b14      	ldr	r3, [pc, #80]	; (8004c34 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	4a13      	ldr	r2, [pc, #76]	; (8004c34 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004be6:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8004bea:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004bec:	f7fc fc9c 	bl	8001528 <HAL_GetTick>
 8004bf0:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004bf2:	e009      	b.n	8004c08 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004bf4:	f7fc fc98 	bl	8001528 <HAL_GetTick>
 8004bf8:	4602      	mov	r2, r0
 8004bfa:	68bb      	ldr	r3, [r7, #8]
 8004bfc:	1ad3      	subs	r3, r2, r3
 8004bfe:	2b02      	cmp	r3, #2
 8004c00:	d902      	bls.n	8004c08 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8004c02:	2303      	movs	r3, #3
 8004c04:	73fb      	strb	r3, [r7, #15]
          break;
 8004c06:	e005      	b.n	8004c14 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004c08:	4b0a      	ldr	r3, [pc, #40]	; (8004c34 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004c10:	2b00      	cmp	r3, #0
 8004c12:	d0ef      	beq.n	8004bf4 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8004c14:	7bfb      	ldrb	r3, [r7, #15]
 8004c16:	2b00      	cmp	r3, #0
 8004c18:	d106      	bne.n	8004c28 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8004c1a:	4b06      	ldr	r3, [pc, #24]	; (8004c34 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004c1c:	691a      	ldr	r2, [r3, #16]
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	699b      	ldr	r3, [r3, #24]
 8004c22:	4904      	ldr	r1, [pc, #16]	; (8004c34 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004c24:	4313      	orrs	r3, r2
 8004c26:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8004c28:	7bfb      	ldrb	r3, [r7, #15]
}
 8004c2a:	4618      	mov	r0, r3
 8004c2c:	3710      	adds	r7, #16
 8004c2e:	46bd      	mov	sp, r7
 8004c30:	bd80      	pop	{r7, pc}
 8004c32:	bf00      	nop
 8004c34:	40021000 	.word	0x40021000

08004c38 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8004c38:	b580      	push	{r7, lr}
 8004c3a:	b084      	sub	sp, #16
 8004c3c:	af00      	add	r7, sp, #0
 8004c3e:	6078      	str	r0, [r7, #4]
 8004c40:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004c42:	2300      	movs	r3, #0
 8004c44:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004c46:	4b6a      	ldr	r3, [pc, #424]	; (8004df0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004c48:	68db      	ldr	r3, [r3, #12]
 8004c4a:	f003 0303 	and.w	r3, r3, #3
 8004c4e:	2b00      	cmp	r3, #0
 8004c50:	d018      	beq.n	8004c84 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8004c52:	4b67      	ldr	r3, [pc, #412]	; (8004df0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004c54:	68db      	ldr	r3, [r3, #12]
 8004c56:	f003 0203 	and.w	r2, r3, #3
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	681b      	ldr	r3, [r3, #0]
 8004c5e:	429a      	cmp	r2, r3
 8004c60:	d10d      	bne.n	8004c7e <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	681b      	ldr	r3, [r3, #0]
       ||
 8004c66:	2b00      	cmp	r3, #0
 8004c68:	d009      	beq.n	8004c7e <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8004c6a:	4b61      	ldr	r3, [pc, #388]	; (8004df0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004c6c:	68db      	ldr	r3, [r3, #12]
 8004c6e:	091b      	lsrs	r3, r3, #4
 8004c70:	f003 0307 	and.w	r3, r3, #7
 8004c74:	1c5a      	adds	r2, r3, #1
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	685b      	ldr	r3, [r3, #4]
       ||
 8004c7a:	429a      	cmp	r2, r3
 8004c7c:	d047      	beq.n	8004d0e <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8004c7e:	2301      	movs	r3, #1
 8004c80:	73fb      	strb	r3, [r7, #15]
 8004c82:	e044      	b.n	8004d0e <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	2b03      	cmp	r3, #3
 8004c8a:	d018      	beq.n	8004cbe <RCCEx_PLLSAI2_Config+0x86>
 8004c8c:	2b03      	cmp	r3, #3
 8004c8e:	d825      	bhi.n	8004cdc <RCCEx_PLLSAI2_Config+0xa4>
 8004c90:	2b01      	cmp	r3, #1
 8004c92:	d002      	beq.n	8004c9a <RCCEx_PLLSAI2_Config+0x62>
 8004c94:	2b02      	cmp	r3, #2
 8004c96:	d009      	beq.n	8004cac <RCCEx_PLLSAI2_Config+0x74>
 8004c98:	e020      	b.n	8004cdc <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004c9a:	4b55      	ldr	r3, [pc, #340]	; (8004df0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	f003 0302 	and.w	r3, r3, #2
 8004ca2:	2b00      	cmp	r3, #0
 8004ca4:	d11d      	bne.n	8004ce2 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8004ca6:	2301      	movs	r3, #1
 8004ca8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004caa:	e01a      	b.n	8004ce2 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004cac:	4b50      	ldr	r3, [pc, #320]	; (8004df0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004cb4:	2b00      	cmp	r3, #0
 8004cb6:	d116      	bne.n	8004ce6 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8004cb8:	2301      	movs	r3, #1
 8004cba:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004cbc:	e013      	b.n	8004ce6 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004cbe:	4b4c      	ldr	r3, [pc, #304]	; (8004df0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004cc6:	2b00      	cmp	r3, #0
 8004cc8:	d10f      	bne.n	8004cea <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004cca:	4b49      	ldr	r3, [pc, #292]	; (8004df0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004cd2:	2b00      	cmp	r3, #0
 8004cd4:	d109      	bne.n	8004cea <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8004cd6:	2301      	movs	r3, #1
 8004cd8:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8004cda:	e006      	b.n	8004cea <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8004cdc:	2301      	movs	r3, #1
 8004cde:	73fb      	strb	r3, [r7, #15]
      break;
 8004ce0:	e004      	b.n	8004cec <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8004ce2:	bf00      	nop
 8004ce4:	e002      	b.n	8004cec <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8004ce6:	bf00      	nop
 8004ce8:	e000      	b.n	8004cec <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8004cea:	bf00      	nop
    }

    if(status == HAL_OK)
 8004cec:	7bfb      	ldrb	r3, [r7, #15]
 8004cee:	2b00      	cmp	r3, #0
 8004cf0:	d10d      	bne.n	8004d0e <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8004cf2:	4b3f      	ldr	r3, [pc, #252]	; (8004df0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004cf4:	68db      	ldr	r3, [r3, #12]
 8004cf6:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	6819      	ldr	r1, [r3, #0]
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	685b      	ldr	r3, [r3, #4]
 8004d02:	3b01      	subs	r3, #1
 8004d04:	011b      	lsls	r3, r3, #4
 8004d06:	430b      	orrs	r3, r1
 8004d08:	4939      	ldr	r1, [pc, #228]	; (8004df0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004d0a:	4313      	orrs	r3, r2
 8004d0c:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8004d0e:	7bfb      	ldrb	r3, [r7, #15]
 8004d10:	2b00      	cmp	r3, #0
 8004d12:	d167      	bne.n	8004de4 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8004d14:	4b36      	ldr	r3, [pc, #216]	; (8004df0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	4a35      	ldr	r2, [pc, #212]	; (8004df0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004d1a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004d1e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004d20:	f7fc fc02 	bl	8001528 <HAL_GetTick>
 8004d24:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004d26:	e009      	b.n	8004d3c <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004d28:	f7fc fbfe 	bl	8001528 <HAL_GetTick>
 8004d2c:	4602      	mov	r2, r0
 8004d2e:	68bb      	ldr	r3, [r7, #8]
 8004d30:	1ad3      	subs	r3, r2, r3
 8004d32:	2b02      	cmp	r3, #2
 8004d34:	d902      	bls.n	8004d3c <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8004d36:	2303      	movs	r3, #3
 8004d38:	73fb      	strb	r3, [r7, #15]
        break;
 8004d3a:	e005      	b.n	8004d48 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004d3c:	4b2c      	ldr	r3, [pc, #176]	; (8004df0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004d3e:	681b      	ldr	r3, [r3, #0]
 8004d40:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004d44:	2b00      	cmp	r3, #0
 8004d46:	d1ef      	bne.n	8004d28 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8004d48:	7bfb      	ldrb	r3, [r7, #15]
 8004d4a:	2b00      	cmp	r3, #0
 8004d4c:	d14a      	bne.n	8004de4 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8004d4e:	683b      	ldr	r3, [r7, #0]
 8004d50:	2b00      	cmp	r3, #0
 8004d52:	d111      	bne.n	8004d78 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004d54:	4b26      	ldr	r3, [pc, #152]	; (8004df0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004d56:	695b      	ldr	r3, [r3, #20]
 8004d58:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8004d5c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004d60:	687a      	ldr	r2, [r7, #4]
 8004d62:	6892      	ldr	r2, [r2, #8]
 8004d64:	0211      	lsls	r1, r2, #8
 8004d66:	687a      	ldr	r2, [r7, #4]
 8004d68:	68d2      	ldr	r2, [r2, #12]
 8004d6a:	0912      	lsrs	r2, r2, #4
 8004d6c:	0452      	lsls	r2, r2, #17
 8004d6e:	430a      	orrs	r2, r1
 8004d70:	491f      	ldr	r1, [pc, #124]	; (8004df0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004d72:	4313      	orrs	r3, r2
 8004d74:	614b      	str	r3, [r1, #20]
 8004d76:	e011      	b.n	8004d9c <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004d78:	4b1d      	ldr	r3, [pc, #116]	; (8004df0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004d7a:	695b      	ldr	r3, [r3, #20]
 8004d7c:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8004d80:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8004d84:	687a      	ldr	r2, [r7, #4]
 8004d86:	6892      	ldr	r2, [r2, #8]
 8004d88:	0211      	lsls	r1, r2, #8
 8004d8a:	687a      	ldr	r2, [r7, #4]
 8004d8c:	6912      	ldr	r2, [r2, #16]
 8004d8e:	0852      	lsrs	r2, r2, #1
 8004d90:	3a01      	subs	r2, #1
 8004d92:	0652      	lsls	r2, r2, #25
 8004d94:	430a      	orrs	r2, r1
 8004d96:	4916      	ldr	r1, [pc, #88]	; (8004df0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004d98:	4313      	orrs	r3, r2
 8004d9a:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8004d9c:	4b14      	ldr	r3, [pc, #80]	; (8004df0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	4a13      	ldr	r2, [pc, #76]	; (8004df0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004da2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004da6:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004da8:	f7fc fbbe 	bl	8001528 <HAL_GetTick>
 8004dac:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004dae:	e009      	b.n	8004dc4 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004db0:	f7fc fbba 	bl	8001528 <HAL_GetTick>
 8004db4:	4602      	mov	r2, r0
 8004db6:	68bb      	ldr	r3, [r7, #8]
 8004db8:	1ad3      	subs	r3, r2, r3
 8004dba:	2b02      	cmp	r3, #2
 8004dbc:	d902      	bls.n	8004dc4 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8004dbe:	2303      	movs	r3, #3
 8004dc0:	73fb      	strb	r3, [r7, #15]
          break;
 8004dc2:	e005      	b.n	8004dd0 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004dc4:	4b0a      	ldr	r3, [pc, #40]	; (8004df0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004dcc:	2b00      	cmp	r3, #0
 8004dce:	d0ef      	beq.n	8004db0 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8004dd0:	7bfb      	ldrb	r3, [r7, #15]
 8004dd2:	2b00      	cmp	r3, #0
 8004dd4:	d106      	bne.n	8004de4 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8004dd6:	4b06      	ldr	r3, [pc, #24]	; (8004df0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004dd8:	695a      	ldr	r2, [r3, #20]
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	695b      	ldr	r3, [r3, #20]
 8004dde:	4904      	ldr	r1, [pc, #16]	; (8004df0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004de0:	4313      	orrs	r3, r2
 8004de2:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8004de4:	7bfb      	ldrb	r3, [r7, #15]
}
 8004de6:	4618      	mov	r0, r3
 8004de8:	3710      	adds	r7, #16
 8004dea:	46bd      	mov	sp, r7
 8004dec:	bd80      	pop	{r7, pc}
 8004dee:	bf00      	nop
 8004df0:	40021000 	.word	0x40021000

08004df4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004df4:	b580      	push	{r7, lr}
 8004df6:	b082      	sub	sp, #8
 8004df8:	af00      	add	r7, sp, #0
 8004dfa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	2b00      	cmp	r3, #0
 8004e00:	d101      	bne.n	8004e06 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004e02:	2301      	movs	r3, #1
 8004e04:	e040      	b.n	8004e88 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004e0a:	2b00      	cmp	r3, #0
 8004e0c:	d106      	bne.n	8004e1c <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	2200      	movs	r2, #0
 8004e12:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004e16:	6878      	ldr	r0, [r7, #4]
 8004e18:	f7fc fa10 	bl	800123c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	2224      	movs	r2, #36	; 0x24
 8004e20:	675a      	str	r2, [r3, #116]	; 0x74

  __HAL_UART_DISABLE(huart);
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	681b      	ldr	r3, [r3, #0]
 8004e26:	681a      	ldr	r2, [r3, #0]
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	f022 0201 	bic.w	r2, r2, #1
 8004e30:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004e32:	6878      	ldr	r0, [r7, #4]
 8004e34:	f000 f8c0 	bl	8004fb8 <UART_SetConfig>
 8004e38:	4603      	mov	r3, r0
 8004e3a:	2b01      	cmp	r3, #1
 8004e3c:	d101      	bne.n	8004e42 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8004e3e:	2301      	movs	r3, #1
 8004e40:	e022      	b.n	8004e88 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e46:	2b00      	cmp	r3, #0
 8004e48:	d002      	beq.n	8004e50 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8004e4a:	6878      	ldr	r0, [r7, #4]
 8004e4c:	f000 fb3e 	bl	80054cc <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	685a      	ldr	r2, [r3, #4]
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004e5e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	689a      	ldr	r2, [r3, #8]
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004e6e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	681a      	ldr	r2, [r3, #0]
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	f042 0201 	orr.w	r2, r2, #1
 8004e7e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004e80:	6878      	ldr	r0, [r7, #4]
 8004e82:	f000 fbc5 	bl	8005610 <UART_CheckIdleState>
 8004e86:	4603      	mov	r3, r0
}
 8004e88:	4618      	mov	r0, r3
 8004e8a:	3708      	adds	r7, #8
 8004e8c:	46bd      	mov	sp, r7
 8004e8e:	bd80      	pop	{r7, pc}

08004e90 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004e90:	b580      	push	{r7, lr}
 8004e92:	b08a      	sub	sp, #40	; 0x28
 8004e94:	af02      	add	r7, sp, #8
 8004e96:	60f8      	str	r0, [r7, #12]
 8004e98:	60b9      	str	r1, [r7, #8]
 8004e9a:	603b      	str	r3, [r7, #0]
 8004e9c:	4613      	mov	r3, r2
 8004e9e:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004ea0:	68fb      	ldr	r3, [r7, #12]
 8004ea2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004ea4:	2b20      	cmp	r3, #32
 8004ea6:	f040 8081 	bne.w	8004fac <HAL_UART_Transmit+0x11c>
  {
    if ((pData == NULL) || (Size == 0U))
 8004eaa:	68bb      	ldr	r3, [r7, #8]
 8004eac:	2b00      	cmp	r3, #0
 8004eae:	d002      	beq.n	8004eb6 <HAL_UART_Transmit+0x26>
 8004eb0:	88fb      	ldrh	r3, [r7, #6]
 8004eb2:	2b00      	cmp	r3, #0
 8004eb4:	d101      	bne.n	8004eba <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8004eb6:	2301      	movs	r3, #1
 8004eb8:	e079      	b.n	8004fae <HAL_UART_Transmit+0x11e>
    }

    __HAL_LOCK(huart);
 8004eba:	68fb      	ldr	r3, [r7, #12]
 8004ebc:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8004ec0:	2b01      	cmp	r3, #1
 8004ec2:	d101      	bne.n	8004ec8 <HAL_UART_Transmit+0x38>
 8004ec4:	2302      	movs	r3, #2
 8004ec6:	e072      	b.n	8004fae <HAL_UART_Transmit+0x11e>
 8004ec8:	68fb      	ldr	r3, [r7, #12]
 8004eca:	2201      	movs	r2, #1
 8004ecc:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004ed0:	68fb      	ldr	r3, [r7, #12]
 8004ed2:	2200      	movs	r2, #0
 8004ed4:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004ed6:	68fb      	ldr	r3, [r7, #12]
 8004ed8:	2221      	movs	r2, #33	; 0x21
 8004eda:	675a      	str	r2, [r3, #116]	; 0x74

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 8004edc:	f7fc fb24 	bl	8001528 <HAL_GetTick>
 8004ee0:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8004ee2:	68fb      	ldr	r3, [r7, #12]
 8004ee4:	88fa      	ldrh	r2, [r7, #6]
 8004ee6:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8004eea:	68fb      	ldr	r3, [r7, #12]
 8004eec:	88fa      	ldrh	r2, [r7, #6]
 8004eee:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004ef2:	68fb      	ldr	r3, [r7, #12]
 8004ef4:	689b      	ldr	r3, [r3, #8]
 8004ef6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004efa:	d108      	bne.n	8004f0e <HAL_UART_Transmit+0x7e>
 8004efc:	68fb      	ldr	r3, [r7, #12]
 8004efe:	691b      	ldr	r3, [r3, #16]
 8004f00:	2b00      	cmp	r3, #0
 8004f02:	d104      	bne.n	8004f0e <HAL_UART_Transmit+0x7e>
    {
      pdata8bits  = NULL;
 8004f04:	2300      	movs	r3, #0
 8004f06:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8004f08:	68bb      	ldr	r3, [r7, #8]
 8004f0a:	61bb      	str	r3, [r7, #24]
 8004f0c:	e003      	b.n	8004f16 <HAL_UART_Transmit+0x86>
    }
    else
    {
      pdata8bits  = pData;
 8004f0e:	68bb      	ldr	r3, [r7, #8]
 8004f10:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004f12:	2300      	movs	r3, #0
 8004f14:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8004f16:	68fb      	ldr	r3, [r7, #12]
 8004f18:	2200      	movs	r2, #0
 8004f1a:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    while (huart->TxXferCount > 0U)
 8004f1e:	e02d      	b.n	8004f7c <HAL_UART_Transmit+0xec>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004f20:	683b      	ldr	r3, [r7, #0]
 8004f22:	9300      	str	r3, [sp, #0]
 8004f24:	697b      	ldr	r3, [r7, #20]
 8004f26:	2200      	movs	r2, #0
 8004f28:	2180      	movs	r1, #128	; 0x80
 8004f2a:	68f8      	ldr	r0, [r7, #12]
 8004f2c:	f000 fbb5 	bl	800569a <UART_WaitOnFlagUntilTimeout>
 8004f30:	4603      	mov	r3, r0
 8004f32:	2b00      	cmp	r3, #0
 8004f34:	d001      	beq.n	8004f3a <HAL_UART_Transmit+0xaa>
      {
        return HAL_TIMEOUT;
 8004f36:	2303      	movs	r3, #3
 8004f38:	e039      	b.n	8004fae <HAL_UART_Transmit+0x11e>
      }
      if (pdata8bits == NULL)
 8004f3a:	69fb      	ldr	r3, [r7, #28]
 8004f3c:	2b00      	cmp	r3, #0
 8004f3e:	d10b      	bne.n	8004f58 <HAL_UART_Transmit+0xc8>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004f40:	69bb      	ldr	r3, [r7, #24]
 8004f42:	881a      	ldrh	r2, [r3, #0]
 8004f44:	68fb      	ldr	r3, [r7, #12]
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004f4c:	b292      	uxth	r2, r2
 8004f4e:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8004f50:	69bb      	ldr	r3, [r7, #24]
 8004f52:	3302      	adds	r3, #2
 8004f54:	61bb      	str	r3, [r7, #24]
 8004f56:	e008      	b.n	8004f6a <HAL_UART_Transmit+0xda>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8004f58:	69fb      	ldr	r3, [r7, #28]
 8004f5a:	781a      	ldrb	r2, [r3, #0]
 8004f5c:	68fb      	ldr	r3, [r7, #12]
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	b292      	uxth	r2, r2
 8004f62:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8004f64:	69fb      	ldr	r3, [r7, #28]
 8004f66:	3301      	adds	r3, #1
 8004f68:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004f6a:	68fb      	ldr	r3, [r7, #12]
 8004f6c:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8004f70:	b29b      	uxth	r3, r3
 8004f72:	3b01      	subs	r3, #1
 8004f74:	b29a      	uxth	r2, r3
 8004f76:	68fb      	ldr	r3, [r7, #12]
 8004f78:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8004f7c:	68fb      	ldr	r3, [r7, #12]
 8004f7e:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8004f82:	b29b      	uxth	r3, r3
 8004f84:	2b00      	cmp	r3, #0
 8004f86:	d1cb      	bne.n	8004f20 <HAL_UART_Transmit+0x90>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004f88:	683b      	ldr	r3, [r7, #0]
 8004f8a:	9300      	str	r3, [sp, #0]
 8004f8c:	697b      	ldr	r3, [r7, #20]
 8004f8e:	2200      	movs	r2, #0
 8004f90:	2140      	movs	r1, #64	; 0x40
 8004f92:	68f8      	ldr	r0, [r7, #12]
 8004f94:	f000 fb81 	bl	800569a <UART_WaitOnFlagUntilTimeout>
 8004f98:	4603      	mov	r3, r0
 8004f9a:	2b00      	cmp	r3, #0
 8004f9c:	d001      	beq.n	8004fa2 <HAL_UART_Transmit+0x112>
    {
      return HAL_TIMEOUT;
 8004f9e:	2303      	movs	r3, #3
 8004fa0:	e005      	b.n	8004fae <HAL_UART_Transmit+0x11e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004fa2:	68fb      	ldr	r3, [r7, #12]
 8004fa4:	2220      	movs	r2, #32
 8004fa6:	675a      	str	r2, [r3, #116]	; 0x74

    return HAL_OK;
 8004fa8:	2300      	movs	r3, #0
 8004faa:	e000      	b.n	8004fae <HAL_UART_Transmit+0x11e>
  }
  else
  {
    return HAL_BUSY;
 8004fac:	2302      	movs	r3, #2
  }
}
 8004fae:	4618      	mov	r0, r3
 8004fb0:	3720      	adds	r7, #32
 8004fb2:	46bd      	mov	sp, r7
 8004fb4:	bd80      	pop	{r7, pc}
	...

08004fb8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004fb8:	b5b0      	push	{r4, r5, r7, lr}
 8004fba:	b088      	sub	sp, #32
 8004fbc:	af00      	add	r7, sp, #0
 8004fbe:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004fc0:	2300      	movs	r3, #0
 8004fc2:	76bb      	strb	r3, [r7, #26]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	689a      	ldr	r2, [r3, #8]
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	691b      	ldr	r3, [r3, #16]
 8004fcc:	431a      	orrs	r2, r3
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	695b      	ldr	r3, [r3, #20]
 8004fd2:	431a      	orrs	r2, r3
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	69db      	ldr	r3, [r3, #28]
 8004fd8:	4313      	orrs	r3, r2
 8004fda:	61fb      	str	r3, [r7, #28]
#if defined(USART_CR1_FIFOEN)
  tmpreg |= (uint32_t)huart->FifoMode;
#endif /* USART_CR1_FIFOEN */
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	681a      	ldr	r2, [r3, #0]
 8004fe2:	4bad      	ldr	r3, [pc, #692]	; (8005298 <UART_SetConfig+0x2e0>)
 8004fe4:	4013      	ands	r3, r2
 8004fe6:	687a      	ldr	r2, [r7, #4]
 8004fe8:	6812      	ldr	r2, [r2, #0]
 8004fea:	69f9      	ldr	r1, [r7, #28]
 8004fec:	430b      	orrs	r3, r1
 8004fee:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	685b      	ldr	r3, [r3, #4]
 8004ff6:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	68da      	ldr	r2, [r3, #12]
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	681b      	ldr	r3, [r3, #0]
 8005002:	430a      	orrs	r2, r1
 8005004:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	699b      	ldr	r3, [r3, #24]
 800500a:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	4aa2      	ldr	r2, [pc, #648]	; (800529c <UART_SetConfig+0x2e4>)
 8005012:	4293      	cmp	r3, r2
 8005014:	d004      	beq.n	8005020 <UART_SetConfig+0x68>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	6a1b      	ldr	r3, [r3, #32]
 800501a:	69fa      	ldr	r2, [r7, #28]
 800501c:	4313      	orrs	r3, r2
 800501e:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	681b      	ldr	r3, [r3, #0]
 8005024:	689b      	ldr	r3, [r3, #8]
 8005026:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	681b      	ldr	r3, [r3, #0]
 800502e:	69fa      	ldr	r2, [r7, #28]
 8005030:	430a      	orrs	r2, r1
 8005032:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	4a99      	ldr	r2, [pc, #612]	; (80052a0 <UART_SetConfig+0x2e8>)
 800503a:	4293      	cmp	r3, r2
 800503c:	d121      	bne.n	8005082 <UART_SetConfig+0xca>
 800503e:	4b99      	ldr	r3, [pc, #612]	; (80052a4 <UART_SetConfig+0x2ec>)
 8005040:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005044:	f003 0303 	and.w	r3, r3, #3
 8005048:	2b03      	cmp	r3, #3
 800504a:	d817      	bhi.n	800507c <UART_SetConfig+0xc4>
 800504c:	a201      	add	r2, pc, #4	; (adr r2, 8005054 <UART_SetConfig+0x9c>)
 800504e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005052:	bf00      	nop
 8005054:	08005065 	.word	0x08005065
 8005058:	08005071 	.word	0x08005071
 800505c:	0800506b 	.word	0x0800506b
 8005060:	08005077 	.word	0x08005077
 8005064:	2301      	movs	r3, #1
 8005066:	76fb      	strb	r3, [r7, #27]
 8005068:	e0e7      	b.n	800523a <UART_SetConfig+0x282>
 800506a:	2302      	movs	r3, #2
 800506c:	76fb      	strb	r3, [r7, #27]
 800506e:	e0e4      	b.n	800523a <UART_SetConfig+0x282>
 8005070:	2304      	movs	r3, #4
 8005072:	76fb      	strb	r3, [r7, #27]
 8005074:	e0e1      	b.n	800523a <UART_SetConfig+0x282>
 8005076:	2308      	movs	r3, #8
 8005078:	76fb      	strb	r3, [r7, #27]
 800507a:	e0de      	b.n	800523a <UART_SetConfig+0x282>
 800507c:	2310      	movs	r3, #16
 800507e:	76fb      	strb	r3, [r7, #27]
 8005080:	e0db      	b.n	800523a <UART_SetConfig+0x282>
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	681b      	ldr	r3, [r3, #0]
 8005086:	4a88      	ldr	r2, [pc, #544]	; (80052a8 <UART_SetConfig+0x2f0>)
 8005088:	4293      	cmp	r3, r2
 800508a:	d132      	bne.n	80050f2 <UART_SetConfig+0x13a>
 800508c:	4b85      	ldr	r3, [pc, #532]	; (80052a4 <UART_SetConfig+0x2ec>)
 800508e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005092:	f003 030c 	and.w	r3, r3, #12
 8005096:	2b0c      	cmp	r3, #12
 8005098:	d828      	bhi.n	80050ec <UART_SetConfig+0x134>
 800509a:	a201      	add	r2, pc, #4	; (adr r2, 80050a0 <UART_SetConfig+0xe8>)
 800509c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80050a0:	080050d5 	.word	0x080050d5
 80050a4:	080050ed 	.word	0x080050ed
 80050a8:	080050ed 	.word	0x080050ed
 80050ac:	080050ed 	.word	0x080050ed
 80050b0:	080050e1 	.word	0x080050e1
 80050b4:	080050ed 	.word	0x080050ed
 80050b8:	080050ed 	.word	0x080050ed
 80050bc:	080050ed 	.word	0x080050ed
 80050c0:	080050db 	.word	0x080050db
 80050c4:	080050ed 	.word	0x080050ed
 80050c8:	080050ed 	.word	0x080050ed
 80050cc:	080050ed 	.word	0x080050ed
 80050d0:	080050e7 	.word	0x080050e7
 80050d4:	2300      	movs	r3, #0
 80050d6:	76fb      	strb	r3, [r7, #27]
 80050d8:	e0af      	b.n	800523a <UART_SetConfig+0x282>
 80050da:	2302      	movs	r3, #2
 80050dc:	76fb      	strb	r3, [r7, #27]
 80050de:	e0ac      	b.n	800523a <UART_SetConfig+0x282>
 80050e0:	2304      	movs	r3, #4
 80050e2:	76fb      	strb	r3, [r7, #27]
 80050e4:	e0a9      	b.n	800523a <UART_SetConfig+0x282>
 80050e6:	2308      	movs	r3, #8
 80050e8:	76fb      	strb	r3, [r7, #27]
 80050ea:	e0a6      	b.n	800523a <UART_SetConfig+0x282>
 80050ec:	2310      	movs	r3, #16
 80050ee:	76fb      	strb	r3, [r7, #27]
 80050f0:	e0a3      	b.n	800523a <UART_SetConfig+0x282>
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	4a6d      	ldr	r2, [pc, #436]	; (80052ac <UART_SetConfig+0x2f4>)
 80050f8:	4293      	cmp	r3, r2
 80050fa:	d120      	bne.n	800513e <UART_SetConfig+0x186>
 80050fc:	4b69      	ldr	r3, [pc, #420]	; (80052a4 <UART_SetConfig+0x2ec>)
 80050fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005102:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8005106:	2b30      	cmp	r3, #48	; 0x30
 8005108:	d013      	beq.n	8005132 <UART_SetConfig+0x17a>
 800510a:	2b30      	cmp	r3, #48	; 0x30
 800510c:	d814      	bhi.n	8005138 <UART_SetConfig+0x180>
 800510e:	2b20      	cmp	r3, #32
 8005110:	d009      	beq.n	8005126 <UART_SetConfig+0x16e>
 8005112:	2b20      	cmp	r3, #32
 8005114:	d810      	bhi.n	8005138 <UART_SetConfig+0x180>
 8005116:	2b00      	cmp	r3, #0
 8005118:	d002      	beq.n	8005120 <UART_SetConfig+0x168>
 800511a:	2b10      	cmp	r3, #16
 800511c:	d006      	beq.n	800512c <UART_SetConfig+0x174>
 800511e:	e00b      	b.n	8005138 <UART_SetConfig+0x180>
 8005120:	2300      	movs	r3, #0
 8005122:	76fb      	strb	r3, [r7, #27]
 8005124:	e089      	b.n	800523a <UART_SetConfig+0x282>
 8005126:	2302      	movs	r3, #2
 8005128:	76fb      	strb	r3, [r7, #27]
 800512a:	e086      	b.n	800523a <UART_SetConfig+0x282>
 800512c:	2304      	movs	r3, #4
 800512e:	76fb      	strb	r3, [r7, #27]
 8005130:	e083      	b.n	800523a <UART_SetConfig+0x282>
 8005132:	2308      	movs	r3, #8
 8005134:	76fb      	strb	r3, [r7, #27]
 8005136:	e080      	b.n	800523a <UART_SetConfig+0x282>
 8005138:	2310      	movs	r3, #16
 800513a:	76fb      	strb	r3, [r7, #27]
 800513c:	e07d      	b.n	800523a <UART_SetConfig+0x282>
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	681b      	ldr	r3, [r3, #0]
 8005142:	4a5b      	ldr	r2, [pc, #364]	; (80052b0 <UART_SetConfig+0x2f8>)
 8005144:	4293      	cmp	r3, r2
 8005146:	d120      	bne.n	800518a <UART_SetConfig+0x1d2>
 8005148:	4b56      	ldr	r3, [pc, #344]	; (80052a4 <UART_SetConfig+0x2ec>)
 800514a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800514e:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8005152:	2bc0      	cmp	r3, #192	; 0xc0
 8005154:	d013      	beq.n	800517e <UART_SetConfig+0x1c6>
 8005156:	2bc0      	cmp	r3, #192	; 0xc0
 8005158:	d814      	bhi.n	8005184 <UART_SetConfig+0x1cc>
 800515a:	2b80      	cmp	r3, #128	; 0x80
 800515c:	d009      	beq.n	8005172 <UART_SetConfig+0x1ba>
 800515e:	2b80      	cmp	r3, #128	; 0x80
 8005160:	d810      	bhi.n	8005184 <UART_SetConfig+0x1cc>
 8005162:	2b00      	cmp	r3, #0
 8005164:	d002      	beq.n	800516c <UART_SetConfig+0x1b4>
 8005166:	2b40      	cmp	r3, #64	; 0x40
 8005168:	d006      	beq.n	8005178 <UART_SetConfig+0x1c0>
 800516a:	e00b      	b.n	8005184 <UART_SetConfig+0x1cc>
 800516c:	2300      	movs	r3, #0
 800516e:	76fb      	strb	r3, [r7, #27]
 8005170:	e063      	b.n	800523a <UART_SetConfig+0x282>
 8005172:	2302      	movs	r3, #2
 8005174:	76fb      	strb	r3, [r7, #27]
 8005176:	e060      	b.n	800523a <UART_SetConfig+0x282>
 8005178:	2304      	movs	r3, #4
 800517a:	76fb      	strb	r3, [r7, #27]
 800517c:	e05d      	b.n	800523a <UART_SetConfig+0x282>
 800517e:	2308      	movs	r3, #8
 8005180:	76fb      	strb	r3, [r7, #27]
 8005182:	e05a      	b.n	800523a <UART_SetConfig+0x282>
 8005184:	2310      	movs	r3, #16
 8005186:	76fb      	strb	r3, [r7, #27]
 8005188:	e057      	b.n	800523a <UART_SetConfig+0x282>
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	4a49      	ldr	r2, [pc, #292]	; (80052b4 <UART_SetConfig+0x2fc>)
 8005190:	4293      	cmp	r3, r2
 8005192:	d125      	bne.n	80051e0 <UART_SetConfig+0x228>
 8005194:	4b43      	ldr	r3, [pc, #268]	; (80052a4 <UART_SetConfig+0x2ec>)
 8005196:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800519a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800519e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80051a2:	d017      	beq.n	80051d4 <UART_SetConfig+0x21c>
 80051a4:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80051a8:	d817      	bhi.n	80051da <UART_SetConfig+0x222>
 80051aa:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80051ae:	d00b      	beq.n	80051c8 <UART_SetConfig+0x210>
 80051b0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80051b4:	d811      	bhi.n	80051da <UART_SetConfig+0x222>
 80051b6:	2b00      	cmp	r3, #0
 80051b8:	d003      	beq.n	80051c2 <UART_SetConfig+0x20a>
 80051ba:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80051be:	d006      	beq.n	80051ce <UART_SetConfig+0x216>
 80051c0:	e00b      	b.n	80051da <UART_SetConfig+0x222>
 80051c2:	2300      	movs	r3, #0
 80051c4:	76fb      	strb	r3, [r7, #27]
 80051c6:	e038      	b.n	800523a <UART_SetConfig+0x282>
 80051c8:	2302      	movs	r3, #2
 80051ca:	76fb      	strb	r3, [r7, #27]
 80051cc:	e035      	b.n	800523a <UART_SetConfig+0x282>
 80051ce:	2304      	movs	r3, #4
 80051d0:	76fb      	strb	r3, [r7, #27]
 80051d2:	e032      	b.n	800523a <UART_SetConfig+0x282>
 80051d4:	2308      	movs	r3, #8
 80051d6:	76fb      	strb	r3, [r7, #27]
 80051d8:	e02f      	b.n	800523a <UART_SetConfig+0x282>
 80051da:	2310      	movs	r3, #16
 80051dc:	76fb      	strb	r3, [r7, #27]
 80051de:	e02c      	b.n	800523a <UART_SetConfig+0x282>
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	4a2d      	ldr	r2, [pc, #180]	; (800529c <UART_SetConfig+0x2e4>)
 80051e6:	4293      	cmp	r3, r2
 80051e8:	d125      	bne.n	8005236 <UART_SetConfig+0x27e>
 80051ea:	4b2e      	ldr	r3, [pc, #184]	; (80052a4 <UART_SetConfig+0x2ec>)
 80051ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80051f0:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80051f4:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80051f8:	d017      	beq.n	800522a <UART_SetConfig+0x272>
 80051fa:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80051fe:	d817      	bhi.n	8005230 <UART_SetConfig+0x278>
 8005200:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005204:	d00b      	beq.n	800521e <UART_SetConfig+0x266>
 8005206:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800520a:	d811      	bhi.n	8005230 <UART_SetConfig+0x278>
 800520c:	2b00      	cmp	r3, #0
 800520e:	d003      	beq.n	8005218 <UART_SetConfig+0x260>
 8005210:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005214:	d006      	beq.n	8005224 <UART_SetConfig+0x26c>
 8005216:	e00b      	b.n	8005230 <UART_SetConfig+0x278>
 8005218:	2300      	movs	r3, #0
 800521a:	76fb      	strb	r3, [r7, #27]
 800521c:	e00d      	b.n	800523a <UART_SetConfig+0x282>
 800521e:	2302      	movs	r3, #2
 8005220:	76fb      	strb	r3, [r7, #27]
 8005222:	e00a      	b.n	800523a <UART_SetConfig+0x282>
 8005224:	2304      	movs	r3, #4
 8005226:	76fb      	strb	r3, [r7, #27]
 8005228:	e007      	b.n	800523a <UART_SetConfig+0x282>
 800522a:	2308      	movs	r3, #8
 800522c:	76fb      	strb	r3, [r7, #27]
 800522e:	e004      	b.n	800523a <UART_SetConfig+0x282>
 8005230:	2310      	movs	r3, #16
 8005232:	76fb      	strb	r3, [r7, #27]
 8005234:	e001      	b.n	800523a <UART_SetConfig+0x282>
 8005236:	2310      	movs	r3, #16
 8005238:	76fb      	strb	r3, [r7, #27]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	681b      	ldr	r3, [r3, #0]
 800523e:	4a17      	ldr	r2, [pc, #92]	; (800529c <UART_SetConfig+0x2e4>)
 8005240:	4293      	cmp	r3, r2
 8005242:	f040 8087 	bne.w	8005354 <UART_SetConfig+0x39c>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8005246:	7efb      	ldrb	r3, [r7, #27]
 8005248:	2b08      	cmp	r3, #8
 800524a:	d837      	bhi.n	80052bc <UART_SetConfig+0x304>
 800524c:	a201      	add	r2, pc, #4	; (adr r2, 8005254 <UART_SetConfig+0x29c>)
 800524e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005252:	bf00      	nop
 8005254:	08005279 	.word	0x08005279
 8005258:	080052bd 	.word	0x080052bd
 800525c:	08005281 	.word	0x08005281
 8005260:	080052bd 	.word	0x080052bd
 8005264:	08005287 	.word	0x08005287
 8005268:	080052bd 	.word	0x080052bd
 800526c:	080052bd 	.word	0x080052bd
 8005270:	080052bd 	.word	0x080052bd
 8005274:	0800528f 	.word	0x0800528f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005278:	f7ff f874 	bl	8004364 <HAL_RCC_GetPCLK1Freq>
 800527c:	6178      	str	r0, [r7, #20]
        break;
 800527e:	e022      	b.n	80052c6 <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005280:	4b0d      	ldr	r3, [pc, #52]	; (80052b8 <UART_SetConfig+0x300>)
 8005282:	617b      	str	r3, [r7, #20]
        break;
 8005284:	e01f      	b.n	80052c6 <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005286:	f7fe ffd5 	bl	8004234 <HAL_RCC_GetSysClockFreq>
 800528a:	6178      	str	r0, [r7, #20]
        break;
 800528c:	e01b      	b.n	80052c6 <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800528e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005292:	617b      	str	r3, [r7, #20]
        break;
 8005294:	e017      	b.n	80052c6 <UART_SetConfig+0x30e>
 8005296:	bf00      	nop
 8005298:	efff69f3 	.word	0xefff69f3
 800529c:	40008000 	.word	0x40008000
 80052a0:	40013800 	.word	0x40013800
 80052a4:	40021000 	.word	0x40021000
 80052a8:	40004400 	.word	0x40004400
 80052ac:	40004800 	.word	0x40004800
 80052b0:	40004c00 	.word	0x40004c00
 80052b4:	40005000 	.word	0x40005000
 80052b8:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 80052bc:	2300      	movs	r3, #0
 80052be:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 80052c0:	2301      	movs	r3, #1
 80052c2:	76bb      	strb	r3, [r7, #26]
        break;
 80052c4:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80052c6:	697b      	ldr	r3, [r7, #20]
 80052c8:	2b00      	cmp	r3, #0
 80052ca:	f000 80f1 	beq.w	80054b0 <UART_SetConfig+0x4f8>
        }
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) || (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	685a      	ldr	r2, [r3, #4]
 80052d2:	4613      	mov	r3, r2
 80052d4:	005b      	lsls	r3, r3, #1
 80052d6:	4413      	add	r3, r2
 80052d8:	697a      	ldr	r2, [r7, #20]
 80052da:	429a      	cmp	r2, r3
 80052dc:	d305      	bcc.n	80052ea <UART_SetConfig+0x332>
          (pclk > (4096U * huart->Init.BaudRate)))
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	685b      	ldr	r3, [r3, #4]
 80052e2:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80052e4:	697a      	ldr	r2, [r7, #20]
 80052e6:	429a      	cmp	r2, r3
 80052e8:	d902      	bls.n	80052f0 <UART_SetConfig+0x338>
      {
        ret = HAL_ERROR;
 80052ea:	2301      	movs	r3, #1
 80052ec:	76bb      	strb	r3, [r7, #26]
 80052ee:	e0df      	b.n	80054b0 <UART_SetConfig+0x4f8>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, (uint64_t)huart->Init.BaudRate));
 80052f0:	697b      	ldr	r3, [r7, #20]
 80052f2:	4618      	mov	r0, r3
 80052f4:	f04f 0100 	mov.w	r1, #0
 80052f8:	f04f 0200 	mov.w	r2, #0
 80052fc:	f04f 0300 	mov.w	r3, #0
 8005300:	020b      	lsls	r3, r1, #8
 8005302:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8005306:	0202      	lsls	r2, r0, #8
 8005308:	6879      	ldr	r1, [r7, #4]
 800530a:	6849      	ldr	r1, [r1, #4]
 800530c:	0849      	lsrs	r1, r1, #1
 800530e:	4608      	mov	r0, r1
 8005310:	f04f 0100 	mov.w	r1, #0
 8005314:	1814      	adds	r4, r2, r0
 8005316:	eb43 0501 	adc.w	r5, r3, r1
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	685b      	ldr	r3, [r3, #4]
 800531e:	461a      	mov	r2, r3
 8005320:	f04f 0300 	mov.w	r3, #0
 8005324:	4620      	mov	r0, r4
 8005326:	4629      	mov	r1, r5
 8005328:	f7fa ffaa 	bl	8000280 <__aeabi_uldivmod>
 800532c:	4602      	mov	r2, r0
 800532e:	460b      	mov	r3, r1
 8005330:	4613      	mov	r3, r2
 8005332:	613b      	str	r3, [r7, #16]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8005334:	693b      	ldr	r3, [r7, #16]
 8005336:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800533a:	d308      	bcc.n	800534e <UART_SetConfig+0x396>
 800533c:	693b      	ldr	r3, [r7, #16]
 800533e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005342:	d204      	bcs.n	800534e <UART_SetConfig+0x396>
        {
          huart->Instance->BRR = usartdiv;
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	681b      	ldr	r3, [r3, #0]
 8005348:	693a      	ldr	r2, [r7, #16]
 800534a:	60da      	str	r2, [r3, #12]
 800534c:	e0b0      	b.n	80054b0 <UART_SetConfig+0x4f8>
        }
        else
        {
          ret = HAL_ERROR;
 800534e:	2301      	movs	r3, #1
 8005350:	76bb      	strb	r3, [r7, #26]
 8005352:	e0ad      	b.n	80054b0 <UART_SetConfig+0x4f8>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	69db      	ldr	r3, [r3, #28]
 8005358:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800535c:	d15c      	bne.n	8005418 <UART_SetConfig+0x460>
  {
    switch (clocksource)
 800535e:	7efb      	ldrb	r3, [r7, #27]
 8005360:	2b08      	cmp	r3, #8
 8005362:	d828      	bhi.n	80053b6 <UART_SetConfig+0x3fe>
 8005364:	a201      	add	r2, pc, #4	; (adr r2, 800536c <UART_SetConfig+0x3b4>)
 8005366:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800536a:	bf00      	nop
 800536c:	08005391 	.word	0x08005391
 8005370:	08005399 	.word	0x08005399
 8005374:	080053a1 	.word	0x080053a1
 8005378:	080053b7 	.word	0x080053b7
 800537c:	080053a7 	.word	0x080053a7
 8005380:	080053b7 	.word	0x080053b7
 8005384:	080053b7 	.word	0x080053b7
 8005388:	080053b7 	.word	0x080053b7
 800538c:	080053af 	.word	0x080053af
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005390:	f7fe ffe8 	bl	8004364 <HAL_RCC_GetPCLK1Freq>
 8005394:	6178      	str	r0, [r7, #20]
        break;
 8005396:	e013      	b.n	80053c0 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005398:	f7fe fffa 	bl	8004390 <HAL_RCC_GetPCLK2Freq>
 800539c:	6178      	str	r0, [r7, #20]
        break;
 800539e:	e00f      	b.n	80053c0 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80053a0:	4b49      	ldr	r3, [pc, #292]	; (80054c8 <UART_SetConfig+0x510>)
 80053a2:	617b      	str	r3, [r7, #20]
        break;
 80053a4:	e00c      	b.n	80053c0 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80053a6:	f7fe ff45 	bl	8004234 <HAL_RCC_GetSysClockFreq>
 80053aa:	6178      	str	r0, [r7, #20]
        break;
 80053ac:	e008      	b.n	80053c0 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80053ae:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80053b2:	617b      	str	r3, [r7, #20]
        break;
 80053b4:	e004      	b.n	80053c0 <UART_SetConfig+0x408>
      default:
        pclk = 0U;
 80053b6:	2300      	movs	r3, #0
 80053b8:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 80053ba:	2301      	movs	r3, #1
 80053bc:	76bb      	strb	r3, [r7, #26]
        break;
 80053be:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80053c0:	697b      	ldr	r3, [r7, #20]
 80053c2:	2b00      	cmp	r3, #0
 80053c4:	d074      	beq.n	80054b0 <UART_SetConfig+0x4f8>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80053c6:	697b      	ldr	r3, [r7, #20]
 80053c8:	005a      	lsls	r2, r3, #1
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	685b      	ldr	r3, [r3, #4]
 80053ce:	085b      	lsrs	r3, r3, #1
 80053d0:	441a      	add	r2, r3
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	685b      	ldr	r3, [r3, #4]
 80053d6:	fbb2 f3f3 	udiv	r3, r2, r3
 80053da:	b29b      	uxth	r3, r3
 80053dc:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80053de:	693b      	ldr	r3, [r7, #16]
 80053e0:	2b0f      	cmp	r3, #15
 80053e2:	d916      	bls.n	8005412 <UART_SetConfig+0x45a>
 80053e4:	693b      	ldr	r3, [r7, #16]
 80053e6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80053ea:	d212      	bcs.n	8005412 <UART_SetConfig+0x45a>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80053ec:	693b      	ldr	r3, [r7, #16]
 80053ee:	b29b      	uxth	r3, r3
 80053f0:	f023 030f 	bic.w	r3, r3, #15
 80053f4:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80053f6:	693b      	ldr	r3, [r7, #16]
 80053f8:	085b      	lsrs	r3, r3, #1
 80053fa:	b29b      	uxth	r3, r3
 80053fc:	f003 0307 	and.w	r3, r3, #7
 8005400:	b29a      	uxth	r2, r3
 8005402:	89fb      	ldrh	r3, [r7, #14]
 8005404:	4313      	orrs	r3, r2
 8005406:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	89fa      	ldrh	r2, [r7, #14]
 800540e:	60da      	str	r2, [r3, #12]
 8005410:	e04e      	b.n	80054b0 <UART_SetConfig+0x4f8>
      }
      else
      {
        ret = HAL_ERROR;
 8005412:	2301      	movs	r3, #1
 8005414:	76bb      	strb	r3, [r7, #26]
 8005416:	e04b      	b.n	80054b0 <UART_SetConfig+0x4f8>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005418:	7efb      	ldrb	r3, [r7, #27]
 800541a:	2b08      	cmp	r3, #8
 800541c:	d827      	bhi.n	800546e <UART_SetConfig+0x4b6>
 800541e:	a201      	add	r2, pc, #4	; (adr r2, 8005424 <UART_SetConfig+0x46c>)
 8005420:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005424:	08005449 	.word	0x08005449
 8005428:	08005451 	.word	0x08005451
 800542c:	08005459 	.word	0x08005459
 8005430:	0800546f 	.word	0x0800546f
 8005434:	0800545f 	.word	0x0800545f
 8005438:	0800546f 	.word	0x0800546f
 800543c:	0800546f 	.word	0x0800546f
 8005440:	0800546f 	.word	0x0800546f
 8005444:	08005467 	.word	0x08005467
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005448:	f7fe ff8c 	bl	8004364 <HAL_RCC_GetPCLK1Freq>
 800544c:	6178      	str	r0, [r7, #20]
        break;
 800544e:	e013      	b.n	8005478 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005450:	f7fe ff9e 	bl	8004390 <HAL_RCC_GetPCLK2Freq>
 8005454:	6178      	str	r0, [r7, #20]
        break;
 8005456:	e00f      	b.n	8005478 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005458:	4b1b      	ldr	r3, [pc, #108]	; (80054c8 <UART_SetConfig+0x510>)
 800545a:	617b      	str	r3, [r7, #20]
        break;
 800545c:	e00c      	b.n	8005478 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800545e:	f7fe fee9 	bl	8004234 <HAL_RCC_GetSysClockFreq>
 8005462:	6178      	str	r0, [r7, #20]
        break;
 8005464:	e008      	b.n	8005478 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005466:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800546a:	617b      	str	r3, [r7, #20]
        break;
 800546c:	e004      	b.n	8005478 <UART_SetConfig+0x4c0>
      default:
        pclk = 0U;
 800546e:	2300      	movs	r3, #0
 8005470:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8005472:	2301      	movs	r3, #1
 8005474:	76bb      	strb	r3, [r7, #26]
        break;
 8005476:	bf00      	nop
    }

    if (pclk != 0U)
 8005478:	697b      	ldr	r3, [r7, #20]
 800547a:	2b00      	cmp	r3, #0
 800547c:	d018      	beq.n	80054b0 <UART_SetConfig+0x4f8>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	685b      	ldr	r3, [r3, #4]
 8005482:	085a      	lsrs	r2, r3, #1
 8005484:	697b      	ldr	r3, [r7, #20]
 8005486:	441a      	add	r2, r3
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	685b      	ldr	r3, [r3, #4]
 800548c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005490:	b29b      	uxth	r3, r3
 8005492:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005494:	693b      	ldr	r3, [r7, #16]
 8005496:	2b0f      	cmp	r3, #15
 8005498:	d908      	bls.n	80054ac <UART_SetConfig+0x4f4>
 800549a:	693b      	ldr	r3, [r7, #16]
 800549c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80054a0:	d204      	bcs.n	80054ac <UART_SetConfig+0x4f4>
      {
        huart->Instance->BRR = usartdiv;
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	693a      	ldr	r2, [r7, #16]
 80054a8:	60da      	str	r2, [r3, #12]
 80054aa:	e001      	b.n	80054b0 <UART_SetConfig+0x4f8>
      }
      else
      {
        ret = HAL_ERROR;
 80054ac:	2301      	movs	r3, #1
 80054ae:	76bb      	strb	r3, [r7, #26]
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	2200      	movs	r2, #0
 80054b4:	661a      	str	r2, [r3, #96]	; 0x60
  huart->TxISR = NULL;
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	2200      	movs	r2, #0
 80054ba:	665a      	str	r2, [r3, #100]	; 0x64

  return ret;
 80054bc:	7ebb      	ldrb	r3, [r7, #26]
}
 80054be:	4618      	mov	r0, r3
 80054c0:	3720      	adds	r7, #32
 80054c2:	46bd      	mov	sp, r7
 80054c4:	bdb0      	pop	{r4, r5, r7, pc}
 80054c6:	bf00      	nop
 80054c8:	00f42400 	.word	0x00f42400

080054cc <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80054cc:	b480      	push	{r7}
 80054ce:	b083      	sub	sp, #12
 80054d0:	af00      	add	r7, sp, #0
 80054d2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054d8:	f003 0301 	and.w	r3, r3, #1
 80054dc:	2b00      	cmp	r3, #0
 80054de:	d00a      	beq.n	80054f6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	681b      	ldr	r3, [r3, #0]
 80054e4:	685b      	ldr	r3, [r3, #4]
 80054e6:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	681b      	ldr	r3, [r3, #0]
 80054f2:	430a      	orrs	r2, r1
 80054f4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054fa:	f003 0302 	and.w	r3, r3, #2
 80054fe:	2b00      	cmp	r3, #0
 8005500:	d00a      	beq.n	8005518 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	685b      	ldr	r3, [r3, #4]
 8005508:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	681b      	ldr	r3, [r3, #0]
 8005514:	430a      	orrs	r2, r1
 8005516:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800551c:	f003 0304 	and.w	r3, r3, #4
 8005520:	2b00      	cmp	r3, #0
 8005522:	d00a      	beq.n	800553a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	685b      	ldr	r3, [r3, #4]
 800552a:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	430a      	orrs	r2, r1
 8005538:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800553e:	f003 0308 	and.w	r3, r3, #8
 8005542:	2b00      	cmp	r3, #0
 8005544:	d00a      	beq.n	800555c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	681b      	ldr	r3, [r3, #0]
 800554a:	685b      	ldr	r3, [r3, #4]
 800554c:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	681b      	ldr	r3, [r3, #0]
 8005558:	430a      	orrs	r2, r1
 800555a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005560:	f003 0310 	and.w	r3, r3, #16
 8005564:	2b00      	cmp	r3, #0
 8005566:	d00a      	beq.n	800557e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	689b      	ldr	r3, [r3, #8]
 800556e:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	681b      	ldr	r3, [r3, #0]
 800557a:	430a      	orrs	r2, r1
 800557c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005582:	f003 0320 	and.w	r3, r3, #32
 8005586:	2b00      	cmp	r3, #0
 8005588:	d00a      	beq.n	80055a0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	681b      	ldr	r3, [r3, #0]
 800558e:	689b      	ldr	r3, [r3, #8]
 8005590:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	681b      	ldr	r3, [r3, #0]
 800559c:	430a      	orrs	r2, r1
 800559e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80055a4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80055a8:	2b00      	cmp	r3, #0
 80055aa:	d01a      	beq.n	80055e2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	685b      	ldr	r3, [r3, #4]
 80055b2:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	681b      	ldr	r3, [r3, #0]
 80055be:	430a      	orrs	r2, r1
 80055c0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80055c6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80055ca:	d10a      	bne.n	80055e2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	681b      	ldr	r3, [r3, #0]
 80055d0:	685b      	ldr	r3, [r3, #4]
 80055d2:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	681b      	ldr	r3, [r3, #0]
 80055de:	430a      	orrs	r2, r1
 80055e0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80055e6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80055ea:	2b00      	cmp	r3, #0
 80055ec:	d00a      	beq.n	8005604 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	685b      	ldr	r3, [r3, #4]
 80055f4:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	430a      	orrs	r2, r1
 8005602:	605a      	str	r2, [r3, #4]
  }
}
 8005604:	bf00      	nop
 8005606:	370c      	adds	r7, #12
 8005608:	46bd      	mov	sp, r7
 800560a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800560e:	4770      	bx	lr

08005610 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005610:	b580      	push	{r7, lr}
 8005612:	b086      	sub	sp, #24
 8005614:	af02      	add	r7, sp, #8
 8005616:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	2200      	movs	r2, #0
 800561c:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 800561e:	f7fb ff83 	bl	8001528 <HAL_GetTick>
 8005622:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	681b      	ldr	r3, [r3, #0]
 800562a:	f003 0308 	and.w	r3, r3, #8
 800562e:	2b08      	cmp	r3, #8
 8005630:	d10e      	bne.n	8005650 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005632:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8005636:	9300      	str	r3, [sp, #0]
 8005638:	68fb      	ldr	r3, [r7, #12]
 800563a:	2200      	movs	r2, #0
 800563c:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8005640:	6878      	ldr	r0, [r7, #4]
 8005642:	f000 f82a 	bl	800569a <UART_WaitOnFlagUntilTimeout>
 8005646:	4603      	mov	r3, r0
 8005648:	2b00      	cmp	r3, #0
 800564a:	d001      	beq.n	8005650 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800564c:	2303      	movs	r3, #3
 800564e:	e020      	b.n	8005692 <UART_CheckIdleState+0x82>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	f003 0304 	and.w	r3, r3, #4
 800565a:	2b04      	cmp	r3, #4
 800565c:	d10e      	bne.n	800567c <UART_CheckIdleState+0x6c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800565e:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8005662:	9300      	str	r3, [sp, #0]
 8005664:	68fb      	ldr	r3, [r7, #12]
 8005666:	2200      	movs	r2, #0
 8005668:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800566c:	6878      	ldr	r0, [r7, #4]
 800566e:	f000 f814 	bl	800569a <UART_WaitOnFlagUntilTimeout>
 8005672:	4603      	mov	r3, r0
 8005674:	2b00      	cmp	r3, #0
 8005676:	d001      	beq.n	800567c <UART_CheckIdleState+0x6c>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005678:	2303      	movs	r3, #3
 800567a:	e00a      	b.n	8005692 <UART_CheckIdleState+0x82>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	2220      	movs	r2, #32
 8005680:	675a      	str	r2, [r3, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	2220      	movs	r2, #32
 8005686:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UNLOCK(huart);
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	2200      	movs	r2, #0
 800568c:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

  return HAL_OK;
 8005690:	2300      	movs	r3, #0
}
 8005692:	4618      	mov	r0, r3
 8005694:	3710      	adds	r7, #16
 8005696:	46bd      	mov	sp, r7
 8005698:	bd80      	pop	{r7, pc}

0800569a <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800569a:	b580      	push	{r7, lr}
 800569c:	b084      	sub	sp, #16
 800569e:	af00      	add	r7, sp, #0
 80056a0:	60f8      	str	r0, [r7, #12]
 80056a2:	60b9      	str	r1, [r7, #8]
 80056a4:	603b      	str	r3, [r7, #0]
 80056a6:	4613      	mov	r3, r2
 80056a8:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80056aa:	e05d      	b.n	8005768 <UART_WaitOnFlagUntilTimeout+0xce>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80056ac:	69bb      	ldr	r3, [r7, #24]
 80056ae:	f1b3 3fff 	cmp.w	r3, #4294967295
 80056b2:	d059      	beq.n	8005768 <UART_WaitOnFlagUntilTimeout+0xce>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80056b4:	f7fb ff38 	bl	8001528 <HAL_GetTick>
 80056b8:	4602      	mov	r2, r0
 80056ba:	683b      	ldr	r3, [r7, #0]
 80056bc:	1ad3      	subs	r3, r2, r3
 80056be:	69ba      	ldr	r2, [r7, #24]
 80056c0:	429a      	cmp	r2, r3
 80056c2:	d302      	bcc.n	80056ca <UART_WaitOnFlagUntilTimeout+0x30>
 80056c4:	69bb      	ldr	r3, [r7, #24]
 80056c6:	2b00      	cmp	r3, #0
 80056c8:	d11b      	bne.n	8005702 <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80056ca:	68fb      	ldr	r3, [r7, #12]
 80056cc:	681b      	ldr	r3, [r3, #0]
 80056ce:	681a      	ldr	r2, [r3, #0]
 80056d0:	68fb      	ldr	r3, [r7, #12]
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80056d8:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80056da:	68fb      	ldr	r3, [r7, #12]
 80056dc:	681b      	ldr	r3, [r3, #0]
 80056de:	689a      	ldr	r2, [r3, #8]
 80056e0:	68fb      	ldr	r3, [r7, #12]
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	f022 0201 	bic.w	r2, r2, #1
 80056e8:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 80056ea:	68fb      	ldr	r3, [r7, #12]
 80056ec:	2220      	movs	r2, #32
 80056ee:	675a      	str	r2, [r3, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 80056f0:	68fb      	ldr	r3, [r7, #12]
 80056f2:	2220      	movs	r2, #32
 80056f4:	679a      	str	r2, [r3, #120]	; 0x78

        __HAL_UNLOCK(huart);
 80056f6:	68fb      	ldr	r3, [r7, #12]
 80056f8:	2200      	movs	r2, #0
 80056fa:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

        return HAL_TIMEOUT;
 80056fe:	2303      	movs	r3, #3
 8005700:	e042      	b.n	8005788 <UART_WaitOnFlagUntilTimeout+0xee>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8005702:	68fb      	ldr	r3, [r7, #12]
 8005704:	681b      	ldr	r3, [r3, #0]
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	f003 0304 	and.w	r3, r3, #4
 800570c:	2b00      	cmp	r3, #0
 800570e:	d02b      	beq.n	8005768 <UART_WaitOnFlagUntilTimeout+0xce>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005710:	68fb      	ldr	r3, [r7, #12]
 8005712:	681b      	ldr	r3, [r3, #0]
 8005714:	69db      	ldr	r3, [r3, #28]
 8005716:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800571a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800571e:	d123      	bne.n	8005768 <UART_WaitOnFlagUntilTimeout+0xce>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005720:	68fb      	ldr	r3, [r7, #12]
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005728:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800572a:	68fb      	ldr	r3, [r7, #12]
 800572c:	681b      	ldr	r3, [r3, #0]
 800572e:	681a      	ldr	r2, [r3, #0]
 8005730:	68fb      	ldr	r3, [r7, #12]
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8005738:	601a      	str	r2, [r3, #0]
#endif
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800573a:	68fb      	ldr	r3, [r7, #12]
 800573c:	681b      	ldr	r3, [r3, #0]
 800573e:	689a      	ldr	r2, [r3, #8]
 8005740:	68fb      	ldr	r3, [r7, #12]
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	f022 0201 	bic.w	r2, r2, #1
 8005748:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 800574a:	68fb      	ldr	r3, [r7, #12]
 800574c:	2220      	movs	r2, #32
 800574e:	675a      	str	r2, [r3, #116]	; 0x74
          huart->RxState = HAL_UART_STATE_READY;
 8005750:	68fb      	ldr	r3, [r7, #12]
 8005752:	2220      	movs	r2, #32
 8005754:	679a      	str	r2, [r3, #120]	; 0x78
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005756:	68fb      	ldr	r3, [r7, #12]
 8005758:	2220      	movs	r2, #32
 800575a:	67da      	str	r2, [r3, #124]	; 0x7c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800575c:	68fb      	ldr	r3, [r7, #12]
 800575e:	2200      	movs	r2, #0
 8005760:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

          return HAL_TIMEOUT;
 8005764:	2303      	movs	r3, #3
 8005766:	e00f      	b.n	8005788 <UART_WaitOnFlagUntilTimeout+0xee>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005768:	68fb      	ldr	r3, [r7, #12]
 800576a:	681b      	ldr	r3, [r3, #0]
 800576c:	69da      	ldr	r2, [r3, #28]
 800576e:	68bb      	ldr	r3, [r7, #8]
 8005770:	4013      	ands	r3, r2
 8005772:	68ba      	ldr	r2, [r7, #8]
 8005774:	429a      	cmp	r2, r3
 8005776:	bf0c      	ite	eq
 8005778:	2301      	moveq	r3, #1
 800577a:	2300      	movne	r3, #0
 800577c:	b2db      	uxtb	r3, r3
 800577e:	461a      	mov	r2, r3
 8005780:	79fb      	ldrb	r3, [r7, #7]
 8005782:	429a      	cmp	r2, r3
 8005784:	d092      	beq.n	80056ac <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005786:	2300      	movs	r3, #0
}
 8005788:	4618      	mov	r0, r3
 800578a:	3710      	adds	r7, #16
 800578c:	46bd      	mov	sp, r7
 800578e:	bd80      	pop	{r7, pc}

08005790 <__errno>:
 8005790:	4b01      	ldr	r3, [pc, #4]	; (8005798 <__errno+0x8>)
 8005792:	6818      	ldr	r0, [r3, #0]
 8005794:	4770      	bx	lr
 8005796:	bf00      	nop
 8005798:	20000018 	.word	0x20000018

0800579c <__libc_init_array>:
 800579c:	b570      	push	{r4, r5, r6, lr}
 800579e:	4d0d      	ldr	r5, [pc, #52]	; (80057d4 <__libc_init_array+0x38>)
 80057a0:	4c0d      	ldr	r4, [pc, #52]	; (80057d8 <__libc_init_array+0x3c>)
 80057a2:	1b64      	subs	r4, r4, r5
 80057a4:	10a4      	asrs	r4, r4, #2
 80057a6:	2600      	movs	r6, #0
 80057a8:	42a6      	cmp	r6, r4
 80057aa:	d109      	bne.n	80057c0 <__libc_init_array+0x24>
 80057ac:	4d0b      	ldr	r5, [pc, #44]	; (80057dc <__libc_init_array+0x40>)
 80057ae:	4c0c      	ldr	r4, [pc, #48]	; (80057e0 <__libc_init_array+0x44>)
 80057b0:	f000 fc4e 	bl	8006050 <_init>
 80057b4:	1b64      	subs	r4, r4, r5
 80057b6:	10a4      	asrs	r4, r4, #2
 80057b8:	2600      	movs	r6, #0
 80057ba:	42a6      	cmp	r6, r4
 80057bc:	d105      	bne.n	80057ca <__libc_init_array+0x2e>
 80057be:	bd70      	pop	{r4, r5, r6, pc}
 80057c0:	f855 3b04 	ldr.w	r3, [r5], #4
 80057c4:	4798      	blx	r3
 80057c6:	3601      	adds	r6, #1
 80057c8:	e7ee      	b.n	80057a8 <__libc_init_array+0xc>
 80057ca:	f855 3b04 	ldr.w	r3, [r5], #4
 80057ce:	4798      	blx	r3
 80057d0:	3601      	adds	r6, #1
 80057d2:	e7f2      	b.n	80057ba <__libc_init_array+0x1e>
 80057d4:	08006e78 	.word	0x08006e78
 80057d8:	08006e78 	.word	0x08006e78
 80057dc:	08006e78 	.word	0x08006e78
 80057e0:	08006e7c 	.word	0x08006e7c

080057e4 <memset>:
 80057e4:	4402      	add	r2, r0
 80057e6:	4603      	mov	r3, r0
 80057e8:	4293      	cmp	r3, r2
 80057ea:	d100      	bne.n	80057ee <memset+0xa>
 80057ec:	4770      	bx	lr
 80057ee:	f803 1b01 	strb.w	r1, [r3], #1
 80057f2:	e7f9      	b.n	80057e8 <memset+0x4>

080057f4 <siprintf>:
 80057f4:	b40e      	push	{r1, r2, r3}
 80057f6:	b500      	push	{lr}
 80057f8:	b09c      	sub	sp, #112	; 0x70
 80057fa:	ab1d      	add	r3, sp, #116	; 0x74
 80057fc:	9002      	str	r0, [sp, #8]
 80057fe:	9006      	str	r0, [sp, #24]
 8005800:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8005804:	4809      	ldr	r0, [pc, #36]	; (800582c <siprintf+0x38>)
 8005806:	9107      	str	r1, [sp, #28]
 8005808:	9104      	str	r1, [sp, #16]
 800580a:	4909      	ldr	r1, [pc, #36]	; (8005830 <siprintf+0x3c>)
 800580c:	f853 2b04 	ldr.w	r2, [r3], #4
 8005810:	9105      	str	r1, [sp, #20]
 8005812:	6800      	ldr	r0, [r0, #0]
 8005814:	9301      	str	r3, [sp, #4]
 8005816:	a902      	add	r1, sp, #8
 8005818:	f000 f868 	bl	80058ec <_svfiprintf_r>
 800581c:	9b02      	ldr	r3, [sp, #8]
 800581e:	2200      	movs	r2, #0
 8005820:	701a      	strb	r2, [r3, #0]
 8005822:	b01c      	add	sp, #112	; 0x70
 8005824:	f85d eb04 	ldr.w	lr, [sp], #4
 8005828:	b003      	add	sp, #12
 800582a:	4770      	bx	lr
 800582c:	20000018 	.word	0x20000018
 8005830:	ffff0208 	.word	0xffff0208

08005834 <__ssputs_r>:
 8005834:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005838:	688e      	ldr	r6, [r1, #8]
 800583a:	429e      	cmp	r6, r3
 800583c:	4682      	mov	sl, r0
 800583e:	460c      	mov	r4, r1
 8005840:	4690      	mov	r8, r2
 8005842:	461f      	mov	r7, r3
 8005844:	d838      	bhi.n	80058b8 <__ssputs_r+0x84>
 8005846:	898a      	ldrh	r2, [r1, #12]
 8005848:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800584c:	d032      	beq.n	80058b4 <__ssputs_r+0x80>
 800584e:	6825      	ldr	r5, [r4, #0]
 8005850:	6909      	ldr	r1, [r1, #16]
 8005852:	eba5 0901 	sub.w	r9, r5, r1
 8005856:	6965      	ldr	r5, [r4, #20]
 8005858:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800585c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8005860:	3301      	adds	r3, #1
 8005862:	444b      	add	r3, r9
 8005864:	106d      	asrs	r5, r5, #1
 8005866:	429d      	cmp	r5, r3
 8005868:	bf38      	it	cc
 800586a:	461d      	movcc	r5, r3
 800586c:	0553      	lsls	r3, r2, #21
 800586e:	d531      	bpl.n	80058d4 <__ssputs_r+0xa0>
 8005870:	4629      	mov	r1, r5
 8005872:	f000 fb47 	bl	8005f04 <_malloc_r>
 8005876:	4606      	mov	r6, r0
 8005878:	b950      	cbnz	r0, 8005890 <__ssputs_r+0x5c>
 800587a:	230c      	movs	r3, #12
 800587c:	f8ca 3000 	str.w	r3, [sl]
 8005880:	89a3      	ldrh	r3, [r4, #12]
 8005882:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005886:	81a3      	strh	r3, [r4, #12]
 8005888:	f04f 30ff 	mov.w	r0, #4294967295
 800588c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005890:	6921      	ldr	r1, [r4, #16]
 8005892:	464a      	mov	r2, r9
 8005894:	f000 fabe 	bl	8005e14 <memcpy>
 8005898:	89a3      	ldrh	r3, [r4, #12]
 800589a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800589e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80058a2:	81a3      	strh	r3, [r4, #12]
 80058a4:	6126      	str	r6, [r4, #16]
 80058a6:	6165      	str	r5, [r4, #20]
 80058a8:	444e      	add	r6, r9
 80058aa:	eba5 0509 	sub.w	r5, r5, r9
 80058ae:	6026      	str	r6, [r4, #0]
 80058b0:	60a5      	str	r5, [r4, #8]
 80058b2:	463e      	mov	r6, r7
 80058b4:	42be      	cmp	r6, r7
 80058b6:	d900      	bls.n	80058ba <__ssputs_r+0x86>
 80058b8:	463e      	mov	r6, r7
 80058ba:	4632      	mov	r2, r6
 80058bc:	6820      	ldr	r0, [r4, #0]
 80058be:	4641      	mov	r1, r8
 80058c0:	f000 fab6 	bl	8005e30 <memmove>
 80058c4:	68a3      	ldr	r3, [r4, #8]
 80058c6:	6822      	ldr	r2, [r4, #0]
 80058c8:	1b9b      	subs	r3, r3, r6
 80058ca:	4432      	add	r2, r6
 80058cc:	60a3      	str	r3, [r4, #8]
 80058ce:	6022      	str	r2, [r4, #0]
 80058d0:	2000      	movs	r0, #0
 80058d2:	e7db      	b.n	800588c <__ssputs_r+0x58>
 80058d4:	462a      	mov	r2, r5
 80058d6:	f000 fb6f 	bl	8005fb8 <_realloc_r>
 80058da:	4606      	mov	r6, r0
 80058dc:	2800      	cmp	r0, #0
 80058de:	d1e1      	bne.n	80058a4 <__ssputs_r+0x70>
 80058e0:	6921      	ldr	r1, [r4, #16]
 80058e2:	4650      	mov	r0, sl
 80058e4:	f000 fabe 	bl	8005e64 <_free_r>
 80058e8:	e7c7      	b.n	800587a <__ssputs_r+0x46>
	...

080058ec <_svfiprintf_r>:
 80058ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80058f0:	4698      	mov	r8, r3
 80058f2:	898b      	ldrh	r3, [r1, #12]
 80058f4:	061b      	lsls	r3, r3, #24
 80058f6:	b09d      	sub	sp, #116	; 0x74
 80058f8:	4607      	mov	r7, r0
 80058fa:	460d      	mov	r5, r1
 80058fc:	4614      	mov	r4, r2
 80058fe:	d50e      	bpl.n	800591e <_svfiprintf_r+0x32>
 8005900:	690b      	ldr	r3, [r1, #16]
 8005902:	b963      	cbnz	r3, 800591e <_svfiprintf_r+0x32>
 8005904:	2140      	movs	r1, #64	; 0x40
 8005906:	f000 fafd 	bl	8005f04 <_malloc_r>
 800590a:	6028      	str	r0, [r5, #0]
 800590c:	6128      	str	r0, [r5, #16]
 800590e:	b920      	cbnz	r0, 800591a <_svfiprintf_r+0x2e>
 8005910:	230c      	movs	r3, #12
 8005912:	603b      	str	r3, [r7, #0]
 8005914:	f04f 30ff 	mov.w	r0, #4294967295
 8005918:	e0d1      	b.n	8005abe <_svfiprintf_r+0x1d2>
 800591a:	2340      	movs	r3, #64	; 0x40
 800591c:	616b      	str	r3, [r5, #20]
 800591e:	2300      	movs	r3, #0
 8005920:	9309      	str	r3, [sp, #36]	; 0x24
 8005922:	2320      	movs	r3, #32
 8005924:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8005928:	f8cd 800c 	str.w	r8, [sp, #12]
 800592c:	2330      	movs	r3, #48	; 0x30
 800592e:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8005ad8 <_svfiprintf_r+0x1ec>
 8005932:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8005936:	f04f 0901 	mov.w	r9, #1
 800593a:	4623      	mov	r3, r4
 800593c:	469a      	mov	sl, r3
 800593e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005942:	b10a      	cbz	r2, 8005948 <_svfiprintf_r+0x5c>
 8005944:	2a25      	cmp	r2, #37	; 0x25
 8005946:	d1f9      	bne.n	800593c <_svfiprintf_r+0x50>
 8005948:	ebba 0b04 	subs.w	fp, sl, r4
 800594c:	d00b      	beq.n	8005966 <_svfiprintf_r+0x7a>
 800594e:	465b      	mov	r3, fp
 8005950:	4622      	mov	r2, r4
 8005952:	4629      	mov	r1, r5
 8005954:	4638      	mov	r0, r7
 8005956:	f7ff ff6d 	bl	8005834 <__ssputs_r>
 800595a:	3001      	adds	r0, #1
 800595c:	f000 80aa 	beq.w	8005ab4 <_svfiprintf_r+0x1c8>
 8005960:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005962:	445a      	add	r2, fp
 8005964:	9209      	str	r2, [sp, #36]	; 0x24
 8005966:	f89a 3000 	ldrb.w	r3, [sl]
 800596a:	2b00      	cmp	r3, #0
 800596c:	f000 80a2 	beq.w	8005ab4 <_svfiprintf_r+0x1c8>
 8005970:	2300      	movs	r3, #0
 8005972:	f04f 32ff 	mov.w	r2, #4294967295
 8005976:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800597a:	f10a 0a01 	add.w	sl, sl, #1
 800597e:	9304      	str	r3, [sp, #16]
 8005980:	9307      	str	r3, [sp, #28]
 8005982:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8005986:	931a      	str	r3, [sp, #104]	; 0x68
 8005988:	4654      	mov	r4, sl
 800598a:	2205      	movs	r2, #5
 800598c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005990:	4851      	ldr	r0, [pc, #324]	; (8005ad8 <_svfiprintf_r+0x1ec>)
 8005992:	f7fa fc25 	bl	80001e0 <memchr>
 8005996:	9a04      	ldr	r2, [sp, #16]
 8005998:	b9d8      	cbnz	r0, 80059d2 <_svfiprintf_r+0xe6>
 800599a:	06d0      	lsls	r0, r2, #27
 800599c:	bf44      	itt	mi
 800599e:	2320      	movmi	r3, #32
 80059a0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80059a4:	0711      	lsls	r1, r2, #28
 80059a6:	bf44      	itt	mi
 80059a8:	232b      	movmi	r3, #43	; 0x2b
 80059aa:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80059ae:	f89a 3000 	ldrb.w	r3, [sl]
 80059b2:	2b2a      	cmp	r3, #42	; 0x2a
 80059b4:	d015      	beq.n	80059e2 <_svfiprintf_r+0xf6>
 80059b6:	9a07      	ldr	r2, [sp, #28]
 80059b8:	4654      	mov	r4, sl
 80059ba:	2000      	movs	r0, #0
 80059bc:	f04f 0c0a 	mov.w	ip, #10
 80059c0:	4621      	mov	r1, r4
 80059c2:	f811 3b01 	ldrb.w	r3, [r1], #1
 80059c6:	3b30      	subs	r3, #48	; 0x30
 80059c8:	2b09      	cmp	r3, #9
 80059ca:	d94e      	bls.n	8005a6a <_svfiprintf_r+0x17e>
 80059cc:	b1b0      	cbz	r0, 80059fc <_svfiprintf_r+0x110>
 80059ce:	9207      	str	r2, [sp, #28]
 80059d0:	e014      	b.n	80059fc <_svfiprintf_r+0x110>
 80059d2:	eba0 0308 	sub.w	r3, r0, r8
 80059d6:	fa09 f303 	lsl.w	r3, r9, r3
 80059da:	4313      	orrs	r3, r2
 80059dc:	9304      	str	r3, [sp, #16]
 80059de:	46a2      	mov	sl, r4
 80059e0:	e7d2      	b.n	8005988 <_svfiprintf_r+0x9c>
 80059e2:	9b03      	ldr	r3, [sp, #12]
 80059e4:	1d19      	adds	r1, r3, #4
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	9103      	str	r1, [sp, #12]
 80059ea:	2b00      	cmp	r3, #0
 80059ec:	bfbb      	ittet	lt
 80059ee:	425b      	neglt	r3, r3
 80059f0:	f042 0202 	orrlt.w	r2, r2, #2
 80059f4:	9307      	strge	r3, [sp, #28]
 80059f6:	9307      	strlt	r3, [sp, #28]
 80059f8:	bfb8      	it	lt
 80059fa:	9204      	strlt	r2, [sp, #16]
 80059fc:	7823      	ldrb	r3, [r4, #0]
 80059fe:	2b2e      	cmp	r3, #46	; 0x2e
 8005a00:	d10c      	bne.n	8005a1c <_svfiprintf_r+0x130>
 8005a02:	7863      	ldrb	r3, [r4, #1]
 8005a04:	2b2a      	cmp	r3, #42	; 0x2a
 8005a06:	d135      	bne.n	8005a74 <_svfiprintf_r+0x188>
 8005a08:	9b03      	ldr	r3, [sp, #12]
 8005a0a:	1d1a      	adds	r2, r3, #4
 8005a0c:	681b      	ldr	r3, [r3, #0]
 8005a0e:	9203      	str	r2, [sp, #12]
 8005a10:	2b00      	cmp	r3, #0
 8005a12:	bfb8      	it	lt
 8005a14:	f04f 33ff 	movlt.w	r3, #4294967295
 8005a18:	3402      	adds	r4, #2
 8005a1a:	9305      	str	r3, [sp, #20]
 8005a1c:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8005ae8 <_svfiprintf_r+0x1fc>
 8005a20:	7821      	ldrb	r1, [r4, #0]
 8005a22:	2203      	movs	r2, #3
 8005a24:	4650      	mov	r0, sl
 8005a26:	f7fa fbdb 	bl	80001e0 <memchr>
 8005a2a:	b140      	cbz	r0, 8005a3e <_svfiprintf_r+0x152>
 8005a2c:	2340      	movs	r3, #64	; 0x40
 8005a2e:	eba0 000a 	sub.w	r0, r0, sl
 8005a32:	fa03 f000 	lsl.w	r0, r3, r0
 8005a36:	9b04      	ldr	r3, [sp, #16]
 8005a38:	4303      	orrs	r3, r0
 8005a3a:	3401      	adds	r4, #1
 8005a3c:	9304      	str	r3, [sp, #16]
 8005a3e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005a42:	4826      	ldr	r0, [pc, #152]	; (8005adc <_svfiprintf_r+0x1f0>)
 8005a44:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8005a48:	2206      	movs	r2, #6
 8005a4a:	f7fa fbc9 	bl	80001e0 <memchr>
 8005a4e:	2800      	cmp	r0, #0
 8005a50:	d038      	beq.n	8005ac4 <_svfiprintf_r+0x1d8>
 8005a52:	4b23      	ldr	r3, [pc, #140]	; (8005ae0 <_svfiprintf_r+0x1f4>)
 8005a54:	bb1b      	cbnz	r3, 8005a9e <_svfiprintf_r+0x1b2>
 8005a56:	9b03      	ldr	r3, [sp, #12]
 8005a58:	3307      	adds	r3, #7
 8005a5a:	f023 0307 	bic.w	r3, r3, #7
 8005a5e:	3308      	adds	r3, #8
 8005a60:	9303      	str	r3, [sp, #12]
 8005a62:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005a64:	4433      	add	r3, r6
 8005a66:	9309      	str	r3, [sp, #36]	; 0x24
 8005a68:	e767      	b.n	800593a <_svfiprintf_r+0x4e>
 8005a6a:	fb0c 3202 	mla	r2, ip, r2, r3
 8005a6e:	460c      	mov	r4, r1
 8005a70:	2001      	movs	r0, #1
 8005a72:	e7a5      	b.n	80059c0 <_svfiprintf_r+0xd4>
 8005a74:	2300      	movs	r3, #0
 8005a76:	3401      	adds	r4, #1
 8005a78:	9305      	str	r3, [sp, #20]
 8005a7a:	4619      	mov	r1, r3
 8005a7c:	f04f 0c0a 	mov.w	ip, #10
 8005a80:	4620      	mov	r0, r4
 8005a82:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005a86:	3a30      	subs	r2, #48	; 0x30
 8005a88:	2a09      	cmp	r2, #9
 8005a8a:	d903      	bls.n	8005a94 <_svfiprintf_r+0x1a8>
 8005a8c:	2b00      	cmp	r3, #0
 8005a8e:	d0c5      	beq.n	8005a1c <_svfiprintf_r+0x130>
 8005a90:	9105      	str	r1, [sp, #20]
 8005a92:	e7c3      	b.n	8005a1c <_svfiprintf_r+0x130>
 8005a94:	fb0c 2101 	mla	r1, ip, r1, r2
 8005a98:	4604      	mov	r4, r0
 8005a9a:	2301      	movs	r3, #1
 8005a9c:	e7f0      	b.n	8005a80 <_svfiprintf_r+0x194>
 8005a9e:	ab03      	add	r3, sp, #12
 8005aa0:	9300      	str	r3, [sp, #0]
 8005aa2:	462a      	mov	r2, r5
 8005aa4:	4b0f      	ldr	r3, [pc, #60]	; (8005ae4 <_svfiprintf_r+0x1f8>)
 8005aa6:	a904      	add	r1, sp, #16
 8005aa8:	4638      	mov	r0, r7
 8005aaa:	f3af 8000 	nop.w
 8005aae:	1c42      	adds	r2, r0, #1
 8005ab0:	4606      	mov	r6, r0
 8005ab2:	d1d6      	bne.n	8005a62 <_svfiprintf_r+0x176>
 8005ab4:	89ab      	ldrh	r3, [r5, #12]
 8005ab6:	065b      	lsls	r3, r3, #25
 8005ab8:	f53f af2c 	bmi.w	8005914 <_svfiprintf_r+0x28>
 8005abc:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005abe:	b01d      	add	sp, #116	; 0x74
 8005ac0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005ac4:	ab03      	add	r3, sp, #12
 8005ac6:	9300      	str	r3, [sp, #0]
 8005ac8:	462a      	mov	r2, r5
 8005aca:	4b06      	ldr	r3, [pc, #24]	; (8005ae4 <_svfiprintf_r+0x1f8>)
 8005acc:	a904      	add	r1, sp, #16
 8005ace:	4638      	mov	r0, r7
 8005ad0:	f000 f87a 	bl	8005bc8 <_printf_i>
 8005ad4:	e7eb      	b.n	8005aae <_svfiprintf_r+0x1c2>
 8005ad6:	bf00      	nop
 8005ad8:	08006e3c 	.word	0x08006e3c
 8005adc:	08006e46 	.word	0x08006e46
 8005ae0:	00000000 	.word	0x00000000
 8005ae4:	08005835 	.word	0x08005835
 8005ae8:	08006e42 	.word	0x08006e42

08005aec <_printf_common>:
 8005aec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005af0:	4616      	mov	r6, r2
 8005af2:	4699      	mov	r9, r3
 8005af4:	688a      	ldr	r2, [r1, #8]
 8005af6:	690b      	ldr	r3, [r1, #16]
 8005af8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005afc:	4293      	cmp	r3, r2
 8005afe:	bfb8      	it	lt
 8005b00:	4613      	movlt	r3, r2
 8005b02:	6033      	str	r3, [r6, #0]
 8005b04:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8005b08:	4607      	mov	r7, r0
 8005b0a:	460c      	mov	r4, r1
 8005b0c:	b10a      	cbz	r2, 8005b12 <_printf_common+0x26>
 8005b0e:	3301      	adds	r3, #1
 8005b10:	6033      	str	r3, [r6, #0]
 8005b12:	6823      	ldr	r3, [r4, #0]
 8005b14:	0699      	lsls	r1, r3, #26
 8005b16:	bf42      	ittt	mi
 8005b18:	6833      	ldrmi	r3, [r6, #0]
 8005b1a:	3302      	addmi	r3, #2
 8005b1c:	6033      	strmi	r3, [r6, #0]
 8005b1e:	6825      	ldr	r5, [r4, #0]
 8005b20:	f015 0506 	ands.w	r5, r5, #6
 8005b24:	d106      	bne.n	8005b34 <_printf_common+0x48>
 8005b26:	f104 0a19 	add.w	sl, r4, #25
 8005b2a:	68e3      	ldr	r3, [r4, #12]
 8005b2c:	6832      	ldr	r2, [r6, #0]
 8005b2e:	1a9b      	subs	r3, r3, r2
 8005b30:	42ab      	cmp	r3, r5
 8005b32:	dc26      	bgt.n	8005b82 <_printf_common+0x96>
 8005b34:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8005b38:	1e13      	subs	r3, r2, #0
 8005b3a:	6822      	ldr	r2, [r4, #0]
 8005b3c:	bf18      	it	ne
 8005b3e:	2301      	movne	r3, #1
 8005b40:	0692      	lsls	r2, r2, #26
 8005b42:	d42b      	bmi.n	8005b9c <_printf_common+0xb0>
 8005b44:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005b48:	4649      	mov	r1, r9
 8005b4a:	4638      	mov	r0, r7
 8005b4c:	47c0      	blx	r8
 8005b4e:	3001      	adds	r0, #1
 8005b50:	d01e      	beq.n	8005b90 <_printf_common+0xa4>
 8005b52:	6823      	ldr	r3, [r4, #0]
 8005b54:	68e5      	ldr	r5, [r4, #12]
 8005b56:	6832      	ldr	r2, [r6, #0]
 8005b58:	f003 0306 	and.w	r3, r3, #6
 8005b5c:	2b04      	cmp	r3, #4
 8005b5e:	bf08      	it	eq
 8005b60:	1aad      	subeq	r5, r5, r2
 8005b62:	68a3      	ldr	r3, [r4, #8]
 8005b64:	6922      	ldr	r2, [r4, #16]
 8005b66:	bf0c      	ite	eq
 8005b68:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005b6c:	2500      	movne	r5, #0
 8005b6e:	4293      	cmp	r3, r2
 8005b70:	bfc4      	itt	gt
 8005b72:	1a9b      	subgt	r3, r3, r2
 8005b74:	18ed      	addgt	r5, r5, r3
 8005b76:	2600      	movs	r6, #0
 8005b78:	341a      	adds	r4, #26
 8005b7a:	42b5      	cmp	r5, r6
 8005b7c:	d11a      	bne.n	8005bb4 <_printf_common+0xc8>
 8005b7e:	2000      	movs	r0, #0
 8005b80:	e008      	b.n	8005b94 <_printf_common+0xa8>
 8005b82:	2301      	movs	r3, #1
 8005b84:	4652      	mov	r2, sl
 8005b86:	4649      	mov	r1, r9
 8005b88:	4638      	mov	r0, r7
 8005b8a:	47c0      	blx	r8
 8005b8c:	3001      	adds	r0, #1
 8005b8e:	d103      	bne.n	8005b98 <_printf_common+0xac>
 8005b90:	f04f 30ff 	mov.w	r0, #4294967295
 8005b94:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005b98:	3501      	adds	r5, #1
 8005b9a:	e7c6      	b.n	8005b2a <_printf_common+0x3e>
 8005b9c:	18e1      	adds	r1, r4, r3
 8005b9e:	1c5a      	adds	r2, r3, #1
 8005ba0:	2030      	movs	r0, #48	; 0x30
 8005ba2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8005ba6:	4422      	add	r2, r4
 8005ba8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005bac:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005bb0:	3302      	adds	r3, #2
 8005bb2:	e7c7      	b.n	8005b44 <_printf_common+0x58>
 8005bb4:	2301      	movs	r3, #1
 8005bb6:	4622      	mov	r2, r4
 8005bb8:	4649      	mov	r1, r9
 8005bba:	4638      	mov	r0, r7
 8005bbc:	47c0      	blx	r8
 8005bbe:	3001      	adds	r0, #1
 8005bc0:	d0e6      	beq.n	8005b90 <_printf_common+0xa4>
 8005bc2:	3601      	adds	r6, #1
 8005bc4:	e7d9      	b.n	8005b7a <_printf_common+0x8e>
	...

08005bc8 <_printf_i>:
 8005bc8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005bcc:	460c      	mov	r4, r1
 8005bce:	4691      	mov	r9, r2
 8005bd0:	7e27      	ldrb	r7, [r4, #24]
 8005bd2:	990c      	ldr	r1, [sp, #48]	; 0x30
 8005bd4:	2f78      	cmp	r7, #120	; 0x78
 8005bd6:	4680      	mov	r8, r0
 8005bd8:	469a      	mov	sl, r3
 8005bda:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005bde:	d807      	bhi.n	8005bf0 <_printf_i+0x28>
 8005be0:	2f62      	cmp	r7, #98	; 0x62
 8005be2:	d80a      	bhi.n	8005bfa <_printf_i+0x32>
 8005be4:	2f00      	cmp	r7, #0
 8005be6:	f000 80d8 	beq.w	8005d9a <_printf_i+0x1d2>
 8005bea:	2f58      	cmp	r7, #88	; 0x58
 8005bec:	f000 80a3 	beq.w	8005d36 <_printf_i+0x16e>
 8005bf0:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8005bf4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8005bf8:	e03a      	b.n	8005c70 <_printf_i+0xa8>
 8005bfa:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8005bfe:	2b15      	cmp	r3, #21
 8005c00:	d8f6      	bhi.n	8005bf0 <_printf_i+0x28>
 8005c02:	a001      	add	r0, pc, #4	; (adr r0, 8005c08 <_printf_i+0x40>)
 8005c04:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8005c08:	08005c61 	.word	0x08005c61
 8005c0c:	08005c75 	.word	0x08005c75
 8005c10:	08005bf1 	.word	0x08005bf1
 8005c14:	08005bf1 	.word	0x08005bf1
 8005c18:	08005bf1 	.word	0x08005bf1
 8005c1c:	08005bf1 	.word	0x08005bf1
 8005c20:	08005c75 	.word	0x08005c75
 8005c24:	08005bf1 	.word	0x08005bf1
 8005c28:	08005bf1 	.word	0x08005bf1
 8005c2c:	08005bf1 	.word	0x08005bf1
 8005c30:	08005bf1 	.word	0x08005bf1
 8005c34:	08005d81 	.word	0x08005d81
 8005c38:	08005ca5 	.word	0x08005ca5
 8005c3c:	08005d63 	.word	0x08005d63
 8005c40:	08005bf1 	.word	0x08005bf1
 8005c44:	08005bf1 	.word	0x08005bf1
 8005c48:	08005da3 	.word	0x08005da3
 8005c4c:	08005bf1 	.word	0x08005bf1
 8005c50:	08005ca5 	.word	0x08005ca5
 8005c54:	08005bf1 	.word	0x08005bf1
 8005c58:	08005bf1 	.word	0x08005bf1
 8005c5c:	08005d6b 	.word	0x08005d6b
 8005c60:	680b      	ldr	r3, [r1, #0]
 8005c62:	1d1a      	adds	r2, r3, #4
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	600a      	str	r2, [r1, #0]
 8005c68:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8005c6c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005c70:	2301      	movs	r3, #1
 8005c72:	e0a3      	b.n	8005dbc <_printf_i+0x1f4>
 8005c74:	6825      	ldr	r5, [r4, #0]
 8005c76:	6808      	ldr	r0, [r1, #0]
 8005c78:	062e      	lsls	r6, r5, #24
 8005c7a:	f100 0304 	add.w	r3, r0, #4
 8005c7e:	d50a      	bpl.n	8005c96 <_printf_i+0xce>
 8005c80:	6805      	ldr	r5, [r0, #0]
 8005c82:	600b      	str	r3, [r1, #0]
 8005c84:	2d00      	cmp	r5, #0
 8005c86:	da03      	bge.n	8005c90 <_printf_i+0xc8>
 8005c88:	232d      	movs	r3, #45	; 0x2d
 8005c8a:	426d      	negs	r5, r5
 8005c8c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005c90:	485e      	ldr	r0, [pc, #376]	; (8005e0c <_printf_i+0x244>)
 8005c92:	230a      	movs	r3, #10
 8005c94:	e019      	b.n	8005cca <_printf_i+0x102>
 8005c96:	f015 0f40 	tst.w	r5, #64	; 0x40
 8005c9a:	6805      	ldr	r5, [r0, #0]
 8005c9c:	600b      	str	r3, [r1, #0]
 8005c9e:	bf18      	it	ne
 8005ca0:	b22d      	sxthne	r5, r5
 8005ca2:	e7ef      	b.n	8005c84 <_printf_i+0xbc>
 8005ca4:	680b      	ldr	r3, [r1, #0]
 8005ca6:	6825      	ldr	r5, [r4, #0]
 8005ca8:	1d18      	adds	r0, r3, #4
 8005caa:	6008      	str	r0, [r1, #0]
 8005cac:	0628      	lsls	r0, r5, #24
 8005cae:	d501      	bpl.n	8005cb4 <_printf_i+0xec>
 8005cb0:	681d      	ldr	r5, [r3, #0]
 8005cb2:	e002      	b.n	8005cba <_printf_i+0xf2>
 8005cb4:	0669      	lsls	r1, r5, #25
 8005cb6:	d5fb      	bpl.n	8005cb0 <_printf_i+0xe8>
 8005cb8:	881d      	ldrh	r5, [r3, #0]
 8005cba:	4854      	ldr	r0, [pc, #336]	; (8005e0c <_printf_i+0x244>)
 8005cbc:	2f6f      	cmp	r7, #111	; 0x6f
 8005cbe:	bf0c      	ite	eq
 8005cc0:	2308      	moveq	r3, #8
 8005cc2:	230a      	movne	r3, #10
 8005cc4:	2100      	movs	r1, #0
 8005cc6:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8005cca:	6866      	ldr	r6, [r4, #4]
 8005ccc:	60a6      	str	r6, [r4, #8]
 8005cce:	2e00      	cmp	r6, #0
 8005cd0:	bfa2      	ittt	ge
 8005cd2:	6821      	ldrge	r1, [r4, #0]
 8005cd4:	f021 0104 	bicge.w	r1, r1, #4
 8005cd8:	6021      	strge	r1, [r4, #0]
 8005cda:	b90d      	cbnz	r5, 8005ce0 <_printf_i+0x118>
 8005cdc:	2e00      	cmp	r6, #0
 8005cde:	d04d      	beq.n	8005d7c <_printf_i+0x1b4>
 8005ce0:	4616      	mov	r6, r2
 8005ce2:	fbb5 f1f3 	udiv	r1, r5, r3
 8005ce6:	fb03 5711 	mls	r7, r3, r1, r5
 8005cea:	5dc7      	ldrb	r7, [r0, r7]
 8005cec:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8005cf0:	462f      	mov	r7, r5
 8005cf2:	42bb      	cmp	r3, r7
 8005cf4:	460d      	mov	r5, r1
 8005cf6:	d9f4      	bls.n	8005ce2 <_printf_i+0x11a>
 8005cf8:	2b08      	cmp	r3, #8
 8005cfa:	d10b      	bne.n	8005d14 <_printf_i+0x14c>
 8005cfc:	6823      	ldr	r3, [r4, #0]
 8005cfe:	07df      	lsls	r7, r3, #31
 8005d00:	d508      	bpl.n	8005d14 <_printf_i+0x14c>
 8005d02:	6923      	ldr	r3, [r4, #16]
 8005d04:	6861      	ldr	r1, [r4, #4]
 8005d06:	4299      	cmp	r1, r3
 8005d08:	bfde      	ittt	le
 8005d0a:	2330      	movle	r3, #48	; 0x30
 8005d0c:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005d10:	f106 36ff 	addle.w	r6, r6, #4294967295
 8005d14:	1b92      	subs	r2, r2, r6
 8005d16:	6122      	str	r2, [r4, #16]
 8005d18:	f8cd a000 	str.w	sl, [sp]
 8005d1c:	464b      	mov	r3, r9
 8005d1e:	aa03      	add	r2, sp, #12
 8005d20:	4621      	mov	r1, r4
 8005d22:	4640      	mov	r0, r8
 8005d24:	f7ff fee2 	bl	8005aec <_printf_common>
 8005d28:	3001      	adds	r0, #1
 8005d2a:	d14c      	bne.n	8005dc6 <_printf_i+0x1fe>
 8005d2c:	f04f 30ff 	mov.w	r0, #4294967295
 8005d30:	b004      	add	sp, #16
 8005d32:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005d36:	4835      	ldr	r0, [pc, #212]	; (8005e0c <_printf_i+0x244>)
 8005d38:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8005d3c:	6823      	ldr	r3, [r4, #0]
 8005d3e:	680e      	ldr	r6, [r1, #0]
 8005d40:	061f      	lsls	r7, r3, #24
 8005d42:	f856 5b04 	ldr.w	r5, [r6], #4
 8005d46:	600e      	str	r6, [r1, #0]
 8005d48:	d514      	bpl.n	8005d74 <_printf_i+0x1ac>
 8005d4a:	07d9      	lsls	r1, r3, #31
 8005d4c:	bf44      	itt	mi
 8005d4e:	f043 0320 	orrmi.w	r3, r3, #32
 8005d52:	6023      	strmi	r3, [r4, #0]
 8005d54:	b91d      	cbnz	r5, 8005d5e <_printf_i+0x196>
 8005d56:	6823      	ldr	r3, [r4, #0]
 8005d58:	f023 0320 	bic.w	r3, r3, #32
 8005d5c:	6023      	str	r3, [r4, #0]
 8005d5e:	2310      	movs	r3, #16
 8005d60:	e7b0      	b.n	8005cc4 <_printf_i+0xfc>
 8005d62:	6823      	ldr	r3, [r4, #0]
 8005d64:	f043 0320 	orr.w	r3, r3, #32
 8005d68:	6023      	str	r3, [r4, #0]
 8005d6a:	2378      	movs	r3, #120	; 0x78
 8005d6c:	4828      	ldr	r0, [pc, #160]	; (8005e10 <_printf_i+0x248>)
 8005d6e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8005d72:	e7e3      	b.n	8005d3c <_printf_i+0x174>
 8005d74:	065e      	lsls	r6, r3, #25
 8005d76:	bf48      	it	mi
 8005d78:	b2ad      	uxthmi	r5, r5
 8005d7a:	e7e6      	b.n	8005d4a <_printf_i+0x182>
 8005d7c:	4616      	mov	r6, r2
 8005d7e:	e7bb      	b.n	8005cf8 <_printf_i+0x130>
 8005d80:	680b      	ldr	r3, [r1, #0]
 8005d82:	6826      	ldr	r6, [r4, #0]
 8005d84:	6960      	ldr	r0, [r4, #20]
 8005d86:	1d1d      	adds	r5, r3, #4
 8005d88:	600d      	str	r5, [r1, #0]
 8005d8a:	0635      	lsls	r5, r6, #24
 8005d8c:	681b      	ldr	r3, [r3, #0]
 8005d8e:	d501      	bpl.n	8005d94 <_printf_i+0x1cc>
 8005d90:	6018      	str	r0, [r3, #0]
 8005d92:	e002      	b.n	8005d9a <_printf_i+0x1d2>
 8005d94:	0671      	lsls	r1, r6, #25
 8005d96:	d5fb      	bpl.n	8005d90 <_printf_i+0x1c8>
 8005d98:	8018      	strh	r0, [r3, #0]
 8005d9a:	2300      	movs	r3, #0
 8005d9c:	6123      	str	r3, [r4, #16]
 8005d9e:	4616      	mov	r6, r2
 8005da0:	e7ba      	b.n	8005d18 <_printf_i+0x150>
 8005da2:	680b      	ldr	r3, [r1, #0]
 8005da4:	1d1a      	adds	r2, r3, #4
 8005da6:	600a      	str	r2, [r1, #0]
 8005da8:	681e      	ldr	r6, [r3, #0]
 8005daa:	6862      	ldr	r2, [r4, #4]
 8005dac:	2100      	movs	r1, #0
 8005dae:	4630      	mov	r0, r6
 8005db0:	f7fa fa16 	bl	80001e0 <memchr>
 8005db4:	b108      	cbz	r0, 8005dba <_printf_i+0x1f2>
 8005db6:	1b80      	subs	r0, r0, r6
 8005db8:	6060      	str	r0, [r4, #4]
 8005dba:	6863      	ldr	r3, [r4, #4]
 8005dbc:	6123      	str	r3, [r4, #16]
 8005dbe:	2300      	movs	r3, #0
 8005dc0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005dc4:	e7a8      	b.n	8005d18 <_printf_i+0x150>
 8005dc6:	6923      	ldr	r3, [r4, #16]
 8005dc8:	4632      	mov	r2, r6
 8005dca:	4649      	mov	r1, r9
 8005dcc:	4640      	mov	r0, r8
 8005dce:	47d0      	blx	sl
 8005dd0:	3001      	adds	r0, #1
 8005dd2:	d0ab      	beq.n	8005d2c <_printf_i+0x164>
 8005dd4:	6823      	ldr	r3, [r4, #0]
 8005dd6:	079b      	lsls	r3, r3, #30
 8005dd8:	d413      	bmi.n	8005e02 <_printf_i+0x23a>
 8005dda:	68e0      	ldr	r0, [r4, #12]
 8005ddc:	9b03      	ldr	r3, [sp, #12]
 8005dde:	4298      	cmp	r0, r3
 8005de0:	bfb8      	it	lt
 8005de2:	4618      	movlt	r0, r3
 8005de4:	e7a4      	b.n	8005d30 <_printf_i+0x168>
 8005de6:	2301      	movs	r3, #1
 8005de8:	4632      	mov	r2, r6
 8005dea:	4649      	mov	r1, r9
 8005dec:	4640      	mov	r0, r8
 8005dee:	47d0      	blx	sl
 8005df0:	3001      	adds	r0, #1
 8005df2:	d09b      	beq.n	8005d2c <_printf_i+0x164>
 8005df4:	3501      	adds	r5, #1
 8005df6:	68e3      	ldr	r3, [r4, #12]
 8005df8:	9903      	ldr	r1, [sp, #12]
 8005dfa:	1a5b      	subs	r3, r3, r1
 8005dfc:	42ab      	cmp	r3, r5
 8005dfe:	dcf2      	bgt.n	8005de6 <_printf_i+0x21e>
 8005e00:	e7eb      	b.n	8005dda <_printf_i+0x212>
 8005e02:	2500      	movs	r5, #0
 8005e04:	f104 0619 	add.w	r6, r4, #25
 8005e08:	e7f5      	b.n	8005df6 <_printf_i+0x22e>
 8005e0a:	bf00      	nop
 8005e0c:	08006e4d 	.word	0x08006e4d
 8005e10:	08006e5e 	.word	0x08006e5e

08005e14 <memcpy>:
 8005e14:	440a      	add	r2, r1
 8005e16:	4291      	cmp	r1, r2
 8005e18:	f100 33ff 	add.w	r3, r0, #4294967295
 8005e1c:	d100      	bne.n	8005e20 <memcpy+0xc>
 8005e1e:	4770      	bx	lr
 8005e20:	b510      	push	{r4, lr}
 8005e22:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005e26:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005e2a:	4291      	cmp	r1, r2
 8005e2c:	d1f9      	bne.n	8005e22 <memcpy+0xe>
 8005e2e:	bd10      	pop	{r4, pc}

08005e30 <memmove>:
 8005e30:	4288      	cmp	r0, r1
 8005e32:	b510      	push	{r4, lr}
 8005e34:	eb01 0402 	add.w	r4, r1, r2
 8005e38:	d902      	bls.n	8005e40 <memmove+0x10>
 8005e3a:	4284      	cmp	r4, r0
 8005e3c:	4623      	mov	r3, r4
 8005e3e:	d807      	bhi.n	8005e50 <memmove+0x20>
 8005e40:	1e43      	subs	r3, r0, #1
 8005e42:	42a1      	cmp	r1, r4
 8005e44:	d008      	beq.n	8005e58 <memmove+0x28>
 8005e46:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005e4a:	f803 2f01 	strb.w	r2, [r3, #1]!
 8005e4e:	e7f8      	b.n	8005e42 <memmove+0x12>
 8005e50:	4402      	add	r2, r0
 8005e52:	4601      	mov	r1, r0
 8005e54:	428a      	cmp	r2, r1
 8005e56:	d100      	bne.n	8005e5a <memmove+0x2a>
 8005e58:	bd10      	pop	{r4, pc}
 8005e5a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8005e5e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8005e62:	e7f7      	b.n	8005e54 <memmove+0x24>

08005e64 <_free_r>:
 8005e64:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8005e66:	2900      	cmp	r1, #0
 8005e68:	d048      	beq.n	8005efc <_free_r+0x98>
 8005e6a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005e6e:	9001      	str	r0, [sp, #4]
 8005e70:	2b00      	cmp	r3, #0
 8005e72:	f1a1 0404 	sub.w	r4, r1, #4
 8005e76:	bfb8      	it	lt
 8005e78:	18e4      	addlt	r4, r4, r3
 8005e7a:	f000 f8d3 	bl	8006024 <__malloc_lock>
 8005e7e:	4a20      	ldr	r2, [pc, #128]	; (8005f00 <_free_r+0x9c>)
 8005e80:	9801      	ldr	r0, [sp, #4]
 8005e82:	6813      	ldr	r3, [r2, #0]
 8005e84:	4615      	mov	r5, r2
 8005e86:	b933      	cbnz	r3, 8005e96 <_free_r+0x32>
 8005e88:	6063      	str	r3, [r4, #4]
 8005e8a:	6014      	str	r4, [r2, #0]
 8005e8c:	b003      	add	sp, #12
 8005e8e:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8005e92:	f000 b8cd 	b.w	8006030 <__malloc_unlock>
 8005e96:	42a3      	cmp	r3, r4
 8005e98:	d90b      	bls.n	8005eb2 <_free_r+0x4e>
 8005e9a:	6821      	ldr	r1, [r4, #0]
 8005e9c:	1862      	adds	r2, r4, r1
 8005e9e:	4293      	cmp	r3, r2
 8005ea0:	bf04      	itt	eq
 8005ea2:	681a      	ldreq	r2, [r3, #0]
 8005ea4:	685b      	ldreq	r3, [r3, #4]
 8005ea6:	6063      	str	r3, [r4, #4]
 8005ea8:	bf04      	itt	eq
 8005eaa:	1852      	addeq	r2, r2, r1
 8005eac:	6022      	streq	r2, [r4, #0]
 8005eae:	602c      	str	r4, [r5, #0]
 8005eb0:	e7ec      	b.n	8005e8c <_free_r+0x28>
 8005eb2:	461a      	mov	r2, r3
 8005eb4:	685b      	ldr	r3, [r3, #4]
 8005eb6:	b10b      	cbz	r3, 8005ebc <_free_r+0x58>
 8005eb8:	42a3      	cmp	r3, r4
 8005eba:	d9fa      	bls.n	8005eb2 <_free_r+0x4e>
 8005ebc:	6811      	ldr	r1, [r2, #0]
 8005ebe:	1855      	adds	r5, r2, r1
 8005ec0:	42a5      	cmp	r5, r4
 8005ec2:	d10b      	bne.n	8005edc <_free_r+0x78>
 8005ec4:	6824      	ldr	r4, [r4, #0]
 8005ec6:	4421      	add	r1, r4
 8005ec8:	1854      	adds	r4, r2, r1
 8005eca:	42a3      	cmp	r3, r4
 8005ecc:	6011      	str	r1, [r2, #0]
 8005ece:	d1dd      	bne.n	8005e8c <_free_r+0x28>
 8005ed0:	681c      	ldr	r4, [r3, #0]
 8005ed2:	685b      	ldr	r3, [r3, #4]
 8005ed4:	6053      	str	r3, [r2, #4]
 8005ed6:	4421      	add	r1, r4
 8005ed8:	6011      	str	r1, [r2, #0]
 8005eda:	e7d7      	b.n	8005e8c <_free_r+0x28>
 8005edc:	d902      	bls.n	8005ee4 <_free_r+0x80>
 8005ede:	230c      	movs	r3, #12
 8005ee0:	6003      	str	r3, [r0, #0]
 8005ee2:	e7d3      	b.n	8005e8c <_free_r+0x28>
 8005ee4:	6825      	ldr	r5, [r4, #0]
 8005ee6:	1961      	adds	r1, r4, r5
 8005ee8:	428b      	cmp	r3, r1
 8005eea:	bf04      	itt	eq
 8005eec:	6819      	ldreq	r1, [r3, #0]
 8005eee:	685b      	ldreq	r3, [r3, #4]
 8005ef0:	6063      	str	r3, [r4, #4]
 8005ef2:	bf04      	itt	eq
 8005ef4:	1949      	addeq	r1, r1, r5
 8005ef6:	6021      	streq	r1, [r4, #0]
 8005ef8:	6054      	str	r4, [r2, #4]
 8005efa:	e7c7      	b.n	8005e8c <_free_r+0x28>
 8005efc:	b003      	add	sp, #12
 8005efe:	bd30      	pop	{r4, r5, pc}
 8005f00:	200004a8 	.word	0x200004a8

08005f04 <_malloc_r>:
 8005f04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005f06:	1ccd      	adds	r5, r1, #3
 8005f08:	f025 0503 	bic.w	r5, r5, #3
 8005f0c:	3508      	adds	r5, #8
 8005f0e:	2d0c      	cmp	r5, #12
 8005f10:	bf38      	it	cc
 8005f12:	250c      	movcc	r5, #12
 8005f14:	2d00      	cmp	r5, #0
 8005f16:	4606      	mov	r6, r0
 8005f18:	db01      	blt.n	8005f1e <_malloc_r+0x1a>
 8005f1a:	42a9      	cmp	r1, r5
 8005f1c:	d903      	bls.n	8005f26 <_malloc_r+0x22>
 8005f1e:	230c      	movs	r3, #12
 8005f20:	6033      	str	r3, [r6, #0]
 8005f22:	2000      	movs	r0, #0
 8005f24:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005f26:	f000 f87d 	bl	8006024 <__malloc_lock>
 8005f2a:	4921      	ldr	r1, [pc, #132]	; (8005fb0 <_malloc_r+0xac>)
 8005f2c:	680a      	ldr	r2, [r1, #0]
 8005f2e:	4614      	mov	r4, r2
 8005f30:	b99c      	cbnz	r4, 8005f5a <_malloc_r+0x56>
 8005f32:	4f20      	ldr	r7, [pc, #128]	; (8005fb4 <_malloc_r+0xb0>)
 8005f34:	683b      	ldr	r3, [r7, #0]
 8005f36:	b923      	cbnz	r3, 8005f42 <_malloc_r+0x3e>
 8005f38:	4621      	mov	r1, r4
 8005f3a:	4630      	mov	r0, r6
 8005f3c:	f000 f862 	bl	8006004 <_sbrk_r>
 8005f40:	6038      	str	r0, [r7, #0]
 8005f42:	4629      	mov	r1, r5
 8005f44:	4630      	mov	r0, r6
 8005f46:	f000 f85d 	bl	8006004 <_sbrk_r>
 8005f4a:	1c43      	adds	r3, r0, #1
 8005f4c:	d123      	bne.n	8005f96 <_malloc_r+0x92>
 8005f4e:	230c      	movs	r3, #12
 8005f50:	6033      	str	r3, [r6, #0]
 8005f52:	4630      	mov	r0, r6
 8005f54:	f000 f86c 	bl	8006030 <__malloc_unlock>
 8005f58:	e7e3      	b.n	8005f22 <_malloc_r+0x1e>
 8005f5a:	6823      	ldr	r3, [r4, #0]
 8005f5c:	1b5b      	subs	r3, r3, r5
 8005f5e:	d417      	bmi.n	8005f90 <_malloc_r+0x8c>
 8005f60:	2b0b      	cmp	r3, #11
 8005f62:	d903      	bls.n	8005f6c <_malloc_r+0x68>
 8005f64:	6023      	str	r3, [r4, #0]
 8005f66:	441c      	add	r4, r3
 8005f68:	6025      	str	r5, [r4, #0]
 8005f6a:	e004      	b.n	8005f76 <_malloc_r+0x72>
 8005f6c:	6863      	ldr	r3, [r4, #4]
 8005f6e:	42a2      	cmp	r2, r4
 8005f70:	bf0c      	ite	eq
 8005f72:	600b      	streq	r3, [r1, #0]
 8005f74:	6053      	strne	r3, [r2, #4]
 8005f76:	4630      	mov	r0, r6
 8005f78:	f000 f85a 	bl	8006030 <__malloc_unlock>
 8005f7c:	f104 000b 	add.w	r0, r4, #11
 8005f80:	1d23      	adds	r3, r4, #4
 8005f82:	f020 0007 	bic.w	r0, r0, #7
 8005f86:	1ac2      	subs	r2, r0, r3
 8005f88:	d0cc      	beq.n	8005f24 <_malloc_r+0x20>
 8005f8a:	1a1b      	subs	r3, r3, r0
 8005f8c:	50a3      	str	r3, [r4, r2]
 8005f8e:	e7c9      	b.n	8005f24 <_malloc_r+0x20>
 8005f90:	4622      	mov	r2, r4
 8005f92:	6864      	ldr	r4, [r4, #4]
 8005f94:	e7cc      	b.n	8005f30 <_malloc_r+0x2c>
 8005f96:	1cc4      	adds	r4, r0, #3
 8005f98:	f024 0403 	bic.w	r4, r4, #3
 8005f9c:	42a0      	cmp	r0, r4
 8005f9e:	d0e3      	beq.n	8005f68 <_malloc_r+0x64>
 8005fa0:	1a21      	subs	r1, r4, r0
 8005fa2:	4630      	mov	r0, r6
 8005fa4:	f000 f82e 	bl	8006004 <_sbrk_r>
 8005fa8:	3001      	adds	r0, #1
 8005faa:	d1dd      	bne.n	8005f68 <_malloc_r+0x64>
 8005fac:	e7cf      	b.n	8005f4e <_malloc_r+0x4a>
 8005fae:	bf00      	nop
 8005fb0:	200004a8 	.word	0x200004a8
 8005fb4:	200004ac 	.word	0x200004ac

08005fb8 <_realloc_r>:
 8005fb8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005fba:	4607      	mov	r7, r0
 8005fbc:	4614      	mov	r4, r2
 8005fbe:	460e      	mov	r6, r1
 8005fc0:	b921      	cbnz	r1, 8005fcc <_realloc_r+0x14>
 8005fc2:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8005fc6:	4611      	mov	r1, r2
 8005fc8:	f7ff bf9c 	b.w	8005f04 <_malloc_r>
 8005fcc:	b922      	cbnz	r2, 8005fd8 <_realloc_r+0x20>
 8005fce:	f7ff ff49 	bl	8005e64 <_free_r>
 8005fd2:	4625      	mov	r5, r4
 8005fd4:	4628      	mov	r0, r5
 8005fd6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005fd8:	f000 f830 	bl	800603c <_malloc_usable_size_r>
 8005fdc:	42a0      	cmp	r0, r4
 8005fde:	d20f      	bcs.n	8006000 <_realloc_r+0x48>
 8005fe0:	4621      	mov	r1, r4
 8005fe2:	4638      	mov	r0, r7
 8005fe4:	f7ff ff8e 	bl	8005f04 <_malloc_r>
 8005fe8:	4605      	mov	r5, r0
 8005fea:	2800      	cmp	r0, #0
 8005fec:	d0f2      	beq.n	8005fd4 <_realloc_r+0x1c>
 8005fee:	4631      	mov	r1, r6
 8005ff0:	4622      	mov	r2, r4
 8005ff2:	f7ff ff0f 	bl	8005e14 <memcpy>
 8005ff6:	4631      	mov	r1, r6
 8005ff8:	4638      	mov	r0, r7
 8005ffa:	f7ff ff33 	bl	8005e64 <_free_r>
 8005ffe:	e7e9      	b.n	8005fd4 <_realloc_r+0x1c>
 8006000:	4635      	mov	r5, r6
 8006002:	e7e7      	b.n	8005fd4 <_realloc_r+0x1c>

08006004 <_sbrk_r>:
 8006004:	b538      	push	{r3, r4, r5, lr}
 8006006:	4d06      	ldr	r5, [pc, #24]	; (8006020 <_sbrk_r+0x1c>)
 8006008:	2300      	movs	r3, #0
 800600a:	4604      	mov	r4, r0
 800600c:	4608      	mov	r0, r1
 800600e:	602b      	str	r3, [r5, #0]
 8006010:	f7fb f984 	bl	800131c <_sbrk>
 8006014:	1c43      	adds	r3, r0, #1
 8006016:	d102      	bne.n	800601e <_sbrk_r+0x1a>
 8006018:	682b      	ldr	r3, [r5, #0]
 800601a:	b103      	cbz	r3, 800601e <_sbrk_r+0x1a>
 800601c:	6023      	str	r3, [r4, #0]
 800601e:	bd38      	pop	{r3, r4, r5, pc}
 8006020:	200005ec 	.word	0x200005ec

08006024 <__malloc_lock>:
 8006024:	4801      	ldr	r0, [pc, #4]	; (800602c <__malloc_lock+0x8>)
 8006026:	f000 b811 	b.w	800604c <__retarget_lock_acquire_recursive>
 800602a:	bf00      	nop
 800602c:	200005f4 	.word	0x200005f4

08006030 <__malloc_unlock>:
 8006030:	4801      	ldr	r0, [pc, #4]	; (8006038 <__malloc_unlock+0x8>)
 8006032:	f000 b80c 	b.w	800604e <__retarget_lock_release_recursive>
 8006036:	bf00      	nop
 8006038:	200005f4 	.word	0x200005f4

0800603c <_malloc_usable_size_r>:
 800603c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006040:	1f18      	subs	r0, r3, #4
 8006042:	2b00      	cmp	r3, #0
 8006044:	bfbc      	itt	lt
 8006046:	580b      	ldrlt	r3, [r1, r0]
 8006048:	18c0      	addlt	r0, r0, r3
 800604a:	4770      	bx	lr

0800604c <__retarget_lock_acquire_recursive>:
 800604c:	4770      	bx	lr

0800604e <__retarget_lock_release_recursive>:
 800604e:	4770      	bx	lr

08006050 <_init>:
 8006050:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006052:	bf00      	nop
 8006054:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006056:	bc08      	pop	{r3}
 8006058:	469e      	mov	lr, r3
 800605a:	4770      	bx	lr

0800605c <_fini>:
 800605c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800605e:	bf00      	nop
 8006060:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006062:	bc08      	pop	{r3}
 8006064:	469e      	mov	lr, r3
 8006066:	4770      	bx	lr
