---
title: Evolution and uses of silicon wafers in technology
videoId: sIRfWyyOFPg
---

From: [[asianometry]] <br/> 

Silicon has been the most studied element on Earth over the past 70 years, with extensive research into methods for cutting, etching, grinding, cleaning, crystallizing, and polishing it <a class="yt-timestamp" data-t="00:00:00">[00:00:00]</a>. This plentiful, shiny rock has been transformed into the century's most impactful piece of technology by engineers <a class="yt-timestamp" data-t="00:00:11">[00:00:11]</a>.

## Fundamentals of Silicon Wafers

The silicon wafer serves as the fundamental building block for semiconductors, microelectromechanical systems (MEMS), and solar cells <a class="yt-timestamp" data-t="00:00:51">[00:00:51]</a>. It acts as a substrate upon which microelectronic devices are constructed <a class="yt-timestamp" data-t="00:00:59">[00:00:59]</a>.

There are two primary types of silicon wafers:
1.  **Solar Cell Grade**: Used for producing solar cells <a class="yt-timestamp" data-t="00:01:05">[00:01:05]</a>.
2.  **Integrated Circuit Grade**: Used for integrated circuits, requiring a higher purity (eleven nines of purity) compared to solar cells (six nines) <a class="yt-timestamp" data-t="00:01:07">[00:01:07]</a>.

Wafers are generally produced in three sizes: 150 mm, 200 mm, and 300 mm <a class="yt-timestamp" data-t="00:01:20">[00:01:20]</a>. Larger wafers are more challenging to produce but offer greater economic efficiency if manufactured correctly with a good yield <a class="yt-timestamp" data-t="00:01:27">[00:01:27]</a>.

## [[silicon_wafer_manufacturing_process_and_challenges | Silicon Wafer Manufacturing Process]]

### Raw Material Sourcing and Purification

[[silicon_wafer_manufacturing_process_and_challenges | Wafer manufacturing]] begins with the formation of a single, perfect silicon crystal or ingot <a class="yt-timestamp" data-t="00:01:38">[00:01:38]</a>. This crystal starts with pristine sand, as silicon is Earth's second most abundant element <a class="yt-timestamp" data-t="00:01:44">[00:01:44]</a>. Silicon is a blue-gray, brittle element in the same periodic table group as germanium and carbon <a class="yt-timestamp" data-t="00:01:54">[00:01:54]</a>.

Quartz, a major component of sand, is the source for almost all silicon wafers <a class="yt-timestamp" data-t="00:02:01">[00:02:01]</a>. The purest natural sources are preferred to minimize purification work <a class="yt-timestamp" data-t="00:02:07">[00:02:07]</a>. Impurities, such as trace elements or water/gas bubbles, can enter the mineral as it grows <a class="yt-timestamp" data-t="00:02:20">[00:02:20]</a>.

The largest source of high-purity quartz historically came from Unimin Corporation (now Covia) in North Carolina, mining pegmatite deposits near Spruce Pine <a class="yt-timestamp" data-t="00:02:29">[00:02:29]</a>. Another significant supplier is Norwegian Crystallites, which mines high-quality quartz from Drag in northern Norway <a class="yt-timestamp" data-t="00:02:46">[00:02:46]</a>. The purest wafer sand available has a purity of 99.9992%, with trace boron at 40 parts per billion <a class="yt-timestamp" data-t="00:02:54">[00:02:54]</a>. However, even this level of purity is insufficient for semiconductors, requiring further purification <a class="yt-timestamp" data-t="00:03:07">[00:03:07]</a>.

### Metallurgical Grade Silicon (MG-Si)

Wafer sand, often less pure than the highest grade, is mixed with a carbon source (like coke, coal, or wood chips) and heated in a submerged electrode arc furnace to 1500-2000 degrees Celsius <a class="yt-timestamp" data-t="00:03:15">[00:03:15]</a>. In this process, oxygen from silicon dioxide (silica) combines with carbon, leaving behind metallurgical grade silicon (MG-Si) with a purity of 98-99% <a class="yt-timestamp" data-t="00:03:32">[00:03:32]</a>. This purity is still far from semiconductor grade <a class="yt-timestamp" data-t="00:03:50">[00:03:50]</a>.

### Semiconductor Grade Polysilicon

To achieve higher purity, powdered MG-Si is reacted with hydrochloric acid in a reactor heated to 300 degrees Celsius <a class="yt-timestamp" data-t="00:04:00">[00:04:00]</a>. This creates intermediate chemicals, primarily trichlorosilane, which remove traces of iron and aluminum <a class="yt-timestamp" data-t="00:04:10">[00:04:10]</a>.

The pure trichlorosilane is then vaporized and combined with pure hydrogen in a chemical vapor deposition (CVD) reactor <a class="yt-timestamp" data-t="00:04:30">[00:04:30]</a>. The gas decomposes, depositing silicon onto thin silicon rods, known as slim rods <a class="yt-timestamp" data-t="00:04:38">[00:04:38]</a>. After 200-300 hours of slow growth at 1100 degrees Celsius, a larger rod of semiconductor-grade polysilicon is formed <a class="yt-timestamp" data-t="00:04:44">[00:04:44]</a>. This process, patented by Siemens in the 1950s, is called the Siemens method <a class="yt-timestamp" data-t="00:04:56">[00:04:56]</a>. Although it yields high purity, only about 30% of the silicon is recovered, and it consumes significant power <a class="yt-timestamp" data-t="00:05:23">[00:05:23]</a>.

An alternative, more economical method uses fluid bed reactors, which has been gaining traction <a class="yt-timestamp" data-t="00:05:09">[00:05:09]</a>.

### Solar Grade Polysilicon

Solar-grade polysilicon does not require the same extreme purity as semiconductor-grade polysilicon <a class="yt-timestamp" data-t="00:05:35">[00:05:35]</a>. The solar cell industry is more cost-sensitive, needing panels to be competitive with fossil fuels and wind <a class="yt-timestamp" data-t="00:05:41">[00:05:41]</a>. Therefore, less stringent, and thus more economical, purification processes are explored for solar applications, such as acid leaching of metallurgical silicon <a class="yt-timestamp" data-t="00:05:55">[00:05:55]</a>.

### Crystal Growth: The Czochralski (CZ) Method

Ninety-five percent of the industry's silicon crystals are grown using the Czochralski (CZ) method <a class="yt-timestamp" data-t="00:06:38">[00:06:38]</a>. This method was discovered accidentally in 1916 by Polish metallurgist Jan Czochralski, who inadvertently dipped his pen into molten tin, pulling out a single, continuous crystal thread <a class="yt-timestamp" data-t="00:06:49">[00:06:49]</a>.

Initially, transistors were made of germanium <a class="yt-timestamp" data-t="00:07:44">[00:07:44]</a>. Scientists G.K. Teal and J.B. Little modified Czochralski's original method to grow germanium crystals <a class="yt-timestamp" data-t="00:07:46">[00:07:46]</a>. When the industry transitioned to silicon, the CZ method was adopted, with Teal and Buehler starting to grow CZ silicon crystals in 1951 <a class="yt-timestamp" data-t="00:07:56">[00:07:56]</a>.

The CZ method involves:
1.  Melting solid chunks of polysilicon in a quartz crucible at temperatures around 1420 degrees Celsius, maintaining high temperatures to prevent air bubbles <a class="yt-timestamp" data-t="00:08:15">[00:08:15]</a>.
2.  Slowly introducing a small seed crystal (a few millimeters large, with the shape of the final crystal) into the melt <a class="yt-timestamp" data-t="00:08:32">[00:08:32]</a>.
3.  Waiting for a portion of the seed crystal to melt, then slowly pulling and twisting the seed out of the melt <a class="yt-timestamp" data-t="00:08:42">[00:08:42]</a>.
4.  Controlling the pulling rate and heat temperature to crystallize the melt under the seed, forming the conical and cylindrical parts of the crystal <a class="yt-timestamp" data-t="00:08:57">[00:08:57]</a>.
5.  Tapering off the end of the crystal to prevent imperfections from temperature differences or pulling inconsistencies <a class="yt-timestamp" data-t="00:09:05">[00:09:05]</a>.

Early silicon crystals were small (about 8 inches long and 0.75 inches in diameter) and manageable by hand <a class="yt-timestamp" data-t="00:09:29">[00:09:29]</a>. Modern CZ machines are significantly larger, requiring special equipment for handling <a class="yt-timestamp" data-t="00:09:36">[00:09:36]</a>. Decades of research have refined this method to produce crystals with minimal impurities and dislocations <a class="yt-timestamp" data-t="00:10:01">[00:10:01]</a>.

### Wafer Slicing and Post-Processing

Once crystals are grown, they are cut into wafers <a class="yt-timestamp" data-t="00:10:09">[00:10:09]</a>. This involves:
1.  Cutting off the crown and tail cones of the crystal <a class="yt-timestamp" data-t="00:10:14">[00:10:14]</a>.
2.  Sawing the body into sections and grinding them into ingots <a class="yt-timestamp" data-t="00:10:18">[00:10:18]</a>. Crystals are typically grown larger than needed, so excess material is ground down <a class="yt-timestamp" data-t="00:10:23">[00:10:23]</a>.
3.  Placing notches to guide the saw cuts <a class="yt-timestamp" data-t="00:10:28">[00:10:28]</a>.

Two main sawing methods exist:
*   **Diamond Inner Diameter Saw**: Cuts one wafer at a time, taking a few minutes per cut <a class="yt-timestamp" data-t="00:10:37">[00:10:37]</a>. Blade flexing or imperfections can cause wafer defects <a class="yt-timestamp" data-t="00:10:55">[00:10:55]</a>.
*   **Wire Saw**: Earlier versions used a wire to transport a slurry of silicon carbide grit and oil for cutting <a class="yt-timestamp" data-t="00:11:02">[00:11:02]</a>. More recently, diamond abrasive wire saws (steel wire coated with diamonds) have been used, offering faster cutting and less damage <a class="yt-timestamp" data-t="00:11:16">[00:11:16]</a>. Wire saws take longer per ingot but can make all cuts at once, making them preferred for wafers larger than 150 mm due to better yields <a class="yt-timestamp" data-t="00:11:29">[00:11:29]</a>.

After cutting, wafers often have imperfections like warped shapes, rectangular edges prone to chipping, and surface contamination <a class="yt-timestamp" data-t="00:12:03">[00:12:03]</a>. Further processing is required:
1.  **Lapping and Etching**: Removes surface silicon cracked or traumatized by cutting while maintaining flatness <a class="yt-timestamp" data-t="00:12:24">[00:12:24]</a>.
2.  **Polishing**: The wafer surface is polished for optical photolithography using a chemical mechanical polish (CMP) with silica slurry and acids to create a damage-free, smooth surface <a class="yt-timestamp" data-t="00:12:33">[00:12:33]</a>.
3.  **Washing and Inspection**: The wafer is washed clean with acids and inspected for any issues before being sent to fabs like TSMC, Intel, or Samsung <a class="yt-timestamp" data-t="00:12:50">[00:12:50]</a>.

## Industry Landscape

The leading silicon wafer suppliers are Japanese companies Shin-Etsu Chemical and Sumco, together holding about 60% of the market, with Shin-Etsu being the market leader <a class="yt-timestamp" data-t="00:13:00">[00:13:00]</a>. The majority of their work is done in Japan, reflecting the country's historical strength in semiconductor materials <a class="yt-timestamp" data-t="00:13:13">[00:13:13]</a>. In the 1980s, Japanese chemical companies invested heavily in R&D to develop semiconductor materials <a class="yt-timestamp" data-t="00:13:22">[00:13:22]</a>. Shin-Etsu and Sumco survived economic downturns by focusing on these technically difficult products and exporting them <a class="yt-timestamp" data-t="00:13:33">[00:13:33]</a>.

The concentration of silicon wafer production in Japan has led to concerns, as events like fires or earthquakes can disrupt global supply chains <a class="yt-timestamp" data-t="00:13:48">[00:13:48]</a>.

## Why Silicon? [[comparative_analysis_of_silicon_and_other_semiconductive_materials | Advantages Over Alternatives]]

The first semiconductor wafers were made from germanium <a class="yt-timestamp" data-t="00:14:08">[00:14:08]</a>, but it proved impractical for several reasons:
*   **Heat Tolerance**: Germanium wafers ceased functioning at 90 degrees Celsius, exhibiting a narrow band gap <a class="yt-timestamp" data-t="00:14:16">[00:14:16]</a>. Silicon, conversely, has a much wider band gap <a class="yt-timestamp" data-t="00:14:26">[00:14:26]</a>.
*   **Oxide Layer Formation**: When heated in an oxygen-rich environment, silicon reacts to form a layer of silicon dioxide <a class="yt-timestamp" data-t="00:14:31">[00:14:31]</a>. This insulating layer is chemically stable, not water-soluble, protects underlying electronics, and can be easily etched away, making it ideal for photolithography and wet chemical fabrication <a class="yt-timestamp" data-t="00:14:37">[00:14:37]</a>. Germanium lacks this advantageous property.
*   **Cost and Toxicity**: Silicon is non-toxic and approximately 10 times cheaper than germanium <a class="yt-timestamp" data-t="00:14:50">[00:14:50]</a>.

## [[technical_and_economic_aspects_of_increasing_wafer_sizes | Evolution of Wafer Sizes]]

The current industry standard for wafers is 300 mm <a class="yt-timestamp" data-t="00:14:59">[00:14:59]</a>. Achieving this standard required a decade of unprecedented industry coordination <a class="yt-timestamp" data-t="00:15:02">[00:15:02]</a>.

The next proposed step is to migrate to 450 mm wafers <a class="yt-timestamp" data-t="00:15:10">[00:15:10]</a>. While major chip manufacturers like Intel, TSMC, and Samsung favor this transition <a class="yt-timestamp" data-t="00:15:19">[00:15:19]</a>, equipment and wafer suppliers (e.g., Shin-Etsu, Lam Research, Applied Materials) are reluctant <a class="yt-timestamp" data-t="00:15:22">[00:15:22]</a>. For chip manufacturers, a 450 mm wafer has twice the surface area of a 300 mm wafer, with processing equipment costing only 30% more, making it economically attractive <a class="yt-timestamp" data-t="00:15:31">[00:15:31]</a>.

However, for wafer suppliers, 450 mm wafers mean slower throughputs, increased silicon costs, lower yields, and significant retooling expenses <a class="yt-timestamp" data-t="00:15:48">[00:15:48]</a>. While there are no fundamental technical boundaries to 450 mm wafers (the first 400 mm crystals were grown in 1995) <a class="yt-timestamp" data-t="00:16:04">[00:16:04]</a>, substantial economic and engineering challenges persist <a class="yt-timestamp" data-t="00:15:59">[00:15:59]</a>. The original roadmap projected 450 mm wafers by 2014, but the timeline continues to be pushed back <a class="yt-timestamp" data-t="00:16:09">[00:16:09]</a>.

## [[recent_trends_and_future_directions_in_semiconductor_materials | Future of Silicon Wafers]]

Despite discussions about moving away from silicon for future generations of semiconductors, such as graphene <a class="yt-timestamp" data-t="00:16:18">[00:16:18]</a>, silicon is expected to remain dominant for a considerable time <a class="yt-timestamp" data-t="00:16:28">[00:16:28]</a>. It forms the literal foundation of the multi-billion dollar semiconductor industry <a class="yt-timestamp" data-t="00:16:33">[00:16:33]</a>, driven by fierce competition and continuous innovation in growing, cutting, sawing, polishing, and processing <a class="yt-timestamp" data-t="00:16:39">[00:16:39]</a>.

However, silicon may not be the end-all-be-all answer for *all* future applications <a class="yt-timestamp" data-t="00:16:50">[00:16:50]</a>. As [[advancements_in_semiconductor_technology | Moore's Law]] has stalled, the industry has focused on improving end-user performance through other methods, such as System-on-Chips (SoCs), which integrate different components optimized for specific use cases <a class="yt-timestamp" data-t="00:16:57">[00:16:57]</a>.

A version of this trend for silicon parts involves replacing or blending silicon with new materials better suited for certain functions <a class="yt-timestamp" data-t="00:17:21">[00:17:21]</a>. For instance, high-power, high-voltage devices with band gap requirements that silicon cannot meet may be fabricated with gallium nitride <a class="yt-timestamp" data-t="00:17:28">[00:17:28]</a>. These gallium nitride components can then be matched with traditional silicon to deliver enhanced end-user performance without needing further transistor scaling <a class="yt-timestamp" data-t="00:17:38">[00:17:38]</a>. Wafer technologies will need to adapt to accommodate these new developments, adding further sophistication to the "deceptively plain pizza pie surface" of silicon wafers <a class="yt-timestamp" data-t="00:17:48">[00:17:48]</a>.