
code_propre_cansat_Freertos.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000199f8  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00002b4c  08019bd8  08019bd8  0001abd8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801c724  0801c724  0001e210  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0801c724  0801c724  0001d724  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801c72c  0801c72c  0001e210  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0801c72c  0801c72c  0001d72c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0801c730  0801c730  0001d730  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000210  20000000  0801c734  0001e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004994  20000210  0801c944  0001e210  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  20004ba4  0801c944  0001eba4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0001e210  2**0
                  CONTENTS, READONLY
 12 .debug_info   0003779c  00000000  00000000  0001e240  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000078ea  00000000  00000000  000559dc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00002890  00000000  00000000  0005d2c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001f45  00000000  00000000  0005fb58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002a2e6  00000000  00000000  00061a9d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0003910a  00000000  00000000  0008bd83  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000ef80d  00000000  00000000  000c4e8d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001b469a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000c1c0  00000000  00000000  001b46e0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000088  00000000  00000000  001c08a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000210 	.word	0x20000210
 80001fc:	00000000 	.word	0x00000000
 8000200:	08019bc0 	.word	0x08019bc0

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	20000214 	.word	0x20000214
 800021c:	08019bc0 	.word	0x08019bc0

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <strlen>:
 80002c0:	4603      	mov	r3, r0
 80002c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002c6:	2a00      	cmp	r2, #0
 80002c8:	d1fb      	bne.n	80002c2 <strlen+0x2>
 80002ca:	1a18      	subs	r0, r3, r0
 80002cc:	3801      	subs	r0, #1
 80002ce:	4770      	bx	lr

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	@ 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_d2uiz>:
 8000bf8:	004a      	lsls	r2, r1, #1
 8000bfa:	d211      	bcs.n	8000c20 <__aeabi_d2uiz+0x28>
 8000bfc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000c00:	d211      	bcs.n	8000c26 <__aeabi_d2uiz+0x2e>
 8000c02:	d50d      	bpl.n	8000c20 <__aeabi_d2uiz+0x28>
 8000c04:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000c08:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000c0c:	d40e      	bmi.n	8000c2c <__aeabi_d2uiz+0x34>
 8000c0e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c12:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000c16:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c1a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c1e:	4770      	bx	lr
 8000c20:	f04f 0000 	mov.w	r0, #0
 8000c24:	4770      	bx	lr
 8000c26:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c2a:	d102      	bne.n	8000c32 <__aeabi_d2uiz+0x3a>
 8000c2c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c30:	4770      	bx	lr
 8000c32:	f04f 0000 	mov.w	r0, #0
 8000c36:	4770      	bx	lr

08000c38 <__aeabi_d2f>:
 8000c38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c3c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c40:	bf24      	itt	cs
 8000c42:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c46:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c4a:	d90d      	bls.n	8000c68 <__aeabi_d2f+0x30>
 8000c4c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c50:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c54:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c58:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c5c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c60:	bf08      	it	eq
 8000c62:	f020 0001 	biceq.w	r0, r0, #1
 8000c66:	4770      	bx	lr
 8000c68:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c6c:	d121      	bne.n	8000cb2 <__aeabi_d2f+0x7a>
 8000c6e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c72:	bfbc      	itt	lt
 8000c74:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c78:	4770      	bxlt	lr
 8000c7a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c7e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c82:	f1c2 0218 	rsb	r2, r2, #24
 8000c86:	f1c2 0c20 	rsb	ip, r2, #32
 8000c8a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c8e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c92:	bf18      	it	ne
 8000c94:	f040 0001 	orrne.w	r0, r0, #1
 8000c98:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c9c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000ca0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000ca4:	ea40 000c 	orr.w	r0, r0, ip
 8000ca8:	fa23 f302 	lsr.w	r3, r3, r2
 8000cac:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000cb0:	e7cc      	b.n	8000c4c <__aeabi_d2f+0x14>
 8000cb2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000cb6:	d107      	bne.n	8000cc8 <__aeabi_d2f+0x90>
 8000cb8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cbc:	bf1e      	ittt	ne
 8000cbe:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000cc2:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000cc6:	4770      	bxne	lr
 8000cc8:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000ccc:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000cd0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cd4:	4770      	bx	lr
 8000cd6:	bf00      	nop

08000cd8 <__aeabi_uldivmod>:
 8000cd8:	b953      	cbnz	r3, 8000cf0 <__aeabi_uldivmod+0x18>
 8000cda:	b94a      	cbnz	r2, 8000cf0 <__aeabi_uldivmod+0x18>
 8000cdc:	2900      	cmp	r1, #0
 8000cde:	bf08      	it	eq
 8000ce0:	2800      	cmpeq	r0, #0
 8000ce2:	bf1c      	itt	ne
 8000ce4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ce8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cec:	f000 b9be 	b.w	800106c <__aeabi_idiv0>
 8000cf0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cf4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cf8:	f000 f83c 	bl	8000d74 <__udivmoddi4>
 8000cfc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d00:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d04:	b004      	add	sp, #16
 8000d06:	4770      	bx	lr

08000d08 <__aeabi_d2lz>:
 8000d08:	b538      	push	{r3, r4, r5, lr}
 8000d0a:	2200      	movs	r2, #0
 8000d0c:	2300      	movs	r3, #0
 8000d0e:	4604      	mov	r4, r0
 8000d10:	460d      	mov	r5, r1
 8000d12:	f7ff ff0b 	bl	8000b2c <__aeabi_dcmplt>
 8000d16:	b928      	cbnz	r0, 8000d24 <__aeabi_d2lz+0x1c>
 8000d18:	4620      	mov	r0, r4
 8000d1a:	4629      	mov	r1, r5
 8000d1c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d20:	f000 b80a 	b.w	8000d38 <__aeabi_d2ulz>
 8000d24:	4620      	mov	r0, r4
 8000d26:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000d2a:	f000 f805 	bl	8000d38 <__aeabi_d2ulz>
 8000d2e:	4240      	negs	r0, r0
 8000d30:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d34:	bd38      	pop	{r3, r4, r5, pc}
 8000d36:	bf00      	nop

08000d38 <__aeabi_d2ulz>:
 8000d38:	b5d0      	push	{r4, r6, r7, lr}
 8000d3a:	4b0c      	ldr	r3, [pc, #48]	@ (8000d6c <__aeabi_d2ulz+0x34>)
 8000d3c:	2200      	movs	r2, #0
 8000d3e:	4606      	mov	r6, r0
 8000d40:	460f      	mov	r7, r1
 8000d42:	f7ff fc81 	bl	8000648 <__aeabi_dmul>
 8000d46:	f7ff ff57 	bl	8000bf8 <__aeabi_d2uiz>
 8000d4a:	4604      	mov	r4, r0
 8000d4c:	f7ff fc02 	bl	8000554 <__aeabi_ui2d>
 8000d50:	4b07      	ldr	r3, [pc, #28]	@ (8000d70 <__aeabi_d2ulz+0x38>)
 8000d52:	2200      	movs	r2, #0
 8000d54:	f7ff fc78 	bl	8000648 <__aeabi_dmul>
 8000d58:	4602      	mov	r2, r0
 8000d5a:	460b      	mov	r3, r1
 8000d5c:	4630      	mov	r0, r6
 8000d5e:	4639      	mov	r1, r7
 8000d60:	f7ff faba 	bl	80002d8 <__aeabi_dsub>
 8000d64:	f7ff ff48 	bl	8000bf8 <__aeabi_d2uiz>
 8000d68:	4621      	mov	r1, r4
 8000d6a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d6c:	3df00000 	.word	0x3df00000
 8000d70:	41f00000 	.word	0x41f00000

08000d74 <__udivmoddi4>:
 8000d74:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d78:	9d08      	ldr	r5, [sp, #32]
 8000d7a:	468e      	mov	lr, r1
 8000d7c:	4604      	mov	r4, r0
 8000d7e:	4688      	mov	r8, r1
 8000d80:	2b00      	cmp	r3, #0
 8000d82:	d14a      	bne.n	8000e1a <__udivmoddi4+0xa6>
 8000d84:	428a      	cmp	r2, r1
 8000d86:	4617      	mov	r7, r2
 8000d88:	d962      	bls.n	8000e50 <__udivmoddi4+0xdc>
 8000d8a:	fab2 f682 	clz	r6, r2
 8000d8e:	b14e      	cbz	r6, 8000da4 <__udivmoddi4+0x30>
 8000d90:	f1c6 0320 	rsb	r3, r6, #32
 8000d94:	fa01 f806 	lsl.w	r8, r1, r6
 8000d98:	fa20 f303 	lsr.w	r3, r0, r3
 8000d9c:	40b7      	lsls	r7, r6
 8000d9e:	ea43 0808 	orr.w	r8, r3, r8
 8000da2:	40b4      	lsls	r4, r6
 8000da4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000da8:	fa1f fc87 	uxth.w	ip, r7
 8000dac:	fbb8 f1fe 	udiv	r1, r8, lr
 8000db0:	0c23      	lsrs	r3, r4, #16
 8000db2:	fb0e 8811 	mls	r8, lr, r1, r8
 8000db6:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000dba:	fb01 f20c 	mul.w	r2, r1, ip
 8000dbe:	429a      	cmp	r2, r3
 8000dc0:	d909      	bls.n	8000dd6 <__udivmoddi4+0x62>
 8000dc2:	18fb      	adds	r3, r7, r3
 8000dc4:	f101 30ff 	add.w	r0, r1, #4294967295
 8000dc8:	f080 80ea 	bcs.w	8000fa0 <__udivmoddi4+0x22c>
 8000dcc:	429a      	cmp	r2, r3
 8000dce:	f240 80e7 	bls.w	8000fa0 <__udivmoddi4+0x22c>
 8000dd2:	3902      	subs	r1, #2
 8000dd4:	443b      	add	r3, r7
 8000dd6:	1a9a      	subs	r2, r3, r2
 8000dd8:	b2a3      	uxth	r3, r4
 8000dda:	fbb2 f0fe 	udiv	r0, r2, lr
 8000dde:	fb0e 2210 	mls	r2, lr, r0, r2
 8000de2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000de6:	fb00 fc0c 	mul.w	ip, r0, ip
 8000dea:	459c      	cmp	ip, r3
 8000dec:	d909      	bls.n	8000e02 <__udivmoddi4+0x8e>
 8000dee:	18fb      	adds	r3, r7, r3
 8000df0:	f100 32ff 	add.w	r2, r0, #4294967295
 8000df4:	f080 80d6 	bcs.w	8000fa4 <__udivmoddi4+0x230>
 8000df8:	459c      	cmp	ip, r3
 8000dfa:	f240 80d3 	bls.w	8000fa4 <__udivmoddi4+0x230>
 8000dfe:	443b      	add	r3, r7
 8000e00:	3802      	subs	r0, #2
 8000e02:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000e06:	eba3 030c 	sub.w	r3, r3, ip
 8000e0a:	2100      	movs	r1, #0
 8000e0c:	b11d      	cbz	r5, 8000e16 <__udivmoddi4+0xa2>
 8000e0e:	40f3      	lsrs	r3, r6
 8000e10:	2200      	movs	r2, #0
 8000e12:	e9c5 3200 	strd	r3, r2, [r5]
 8000e16:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e1a:	428b      	cmp	r3, r1
 8000e1c:	d905      	bls.n	8000e2a <__udivmoddi4+0xb6>
 8000e1e:	b10d      	cbz	r5, 8000e24 <__udivmoddi4+0xb0>
 8000e20:	e9c5 0100 	strd	r0, r1, [r5]
 8000e24:	2100      	movs	r1, #0
 8000e26:	4608      	mov	r0, r1
 8000e28:	e7f5      	b.n	8000e16 <__udivmoddi4+0xa2>
 8000e2a:	fab3 f183 	clz	r1, r3
 8000e2e:	2900      	cmp	r1, #0
 8000e30:	d146      	bne.n	8000ec0 <__udivmoddi4+0x14c>
 8000e32:	4573      	cmp	r3, lr
 8000e34:	d302      	bcc.n	8000e3c <__udivmoddi4+0xc8>
 8000e36:	4282      	cmp	r2, r0
 8000e38:	f200 8105 	bhi.w	8001046 <__udivmoddi4+0x2d2>
 8000e3c:	1a84      	subs	r4, r0, r2
 8000e3e:	eb6e 0203 	sbc.w	r2, lr, r3
 8000e42:	2001      	movs	r0, #1
 8000e44:	4690      	mov	r8, r2
 8000e46:	2d00      	cmp	r5, #0
 8000e48:	d0e5      	beq.n	8000e16 <__udivmoddi4+0xa2>
 8000e4a:	e9c5 4800 	strd	r4, r8, [r5]
 8000e4e:	e7e2      	b.n	8000e16 <__udivmoddi4+0xa2>
 8000e50:	2a00      	cmp	r2, #0
 8000e52:	f000 8090 	beq.w	8000f76 <__udivmoddi4+0x202>
 8000e56:	fab2 f682 	clz	r6, r2
 8000e5a:	2e00      	cmp	r6, #0
 8000e5c:	f040 80a4 	bne.w	8000fa8 <__udivmoddi4+0x234>
 8000e60:	1a8a      	subs	r2, r1, r2
 8000e62:	0c03      	lsrs	r3, r0, #16
 8000e64:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e68:	b280      	uxth	r0, r0
 8000e6a:	b2bc      	uxth	r4, r7
 8000e6c:	2101      	movs	r1, #1
 8000e6e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000e72:	fb0e 221c 	mls	r2, lr, ip, r2
 8000e76:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000e7a:	fb04 f20c 	mul.w	r2, r4, ip
 8000e7e:	429a      	cmp	r2, r3
 8000e80:	d907      	bls.n	8000e92 <__udivmoddi4+0x11e>
 8000e82:	18fb      	adds	r3, r7, r3
 8000e84:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000e88:	d202      	bcs.n	8000e90 <__udivmoddi4+0x11c>
 8000e8a:	429a      	cmp	r2, r3
 8000e8c:	f200 80e0 	bhi.w	8001050 <__udivmoddi4+0x2dc>
 8000e90:	46c4      	mov	ip, r8
 8000e92:	1a9b      	subs	r3, r3, r2
 8000e94:	fbb3 f2fe 	udiv	r2, r3, lr
 8000e98:	fb0e 3312 	mls	r3, lr, r2, r3
 8000e9c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000ea0:	fb02 f404 	mul.w	r4, r2, r4
 8000ea4:	429c      	cmp	r4, r3
 8000ea6:	d907      	bls.n	8000eb8 <__udivmoddi4+0x144>
 8000ea8:	18fb      	adds	r3, r7, r3
 8000eaa:	f102 30ff 	add.w	r0, r2, #4294967295
 8000eae:	d202      	bcs.n	8000eb6 <__udivmoddi4+0x142>
 8000eb0:	429c      	cmp	r4, r3
 8000eb2:	f200 80ca 	bhi.w	800104a <__udivmoddi4+0x2d6>
 8000eb6:	4602      	mov	r2, r0
 8000eb8:	1b1b      	subs	r3, r3, r4
 8000eba:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000ebe:	e7a5      	b.n	8000e0c <__udivmoddi4+0x98>
 8000ec0:	f1c1 0620 	rsb	r6, r1, #32
 8000ec4:	408b      	lsls	r3, r1
 8000ec6:	fa22 f706 	lsr.w	r7, r2, r6
 8000eca:	431f      	orrs	r7, r3
 8000ecc:	fa0e f401 	lsl.w	r4, lr, r1
 8000ed0:	fa20 f306 	lsr.w	r3, r0, r6
 8000ed4:	fa2e fe06 	lsr.w	lr, lr, r6
 8000ed8:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000edc:	4323      	orrs	r3, r4
 8000ede:	fa00 f801 	lsl.w	r8, r0, r1
 8000ee2:	fa1f fc87 	uxth.w	ip, r7
 8000ee6:	fbbe f0f9 	udiv	r0, lr, r9
 8000eea:	0c1c      	lsrs	r4, r3, #16
 8000eec:	fb09 ee10 	mls	lr, r9, r0, lr
 8000ef0:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000ef4:	fb00 fe0c 	mul.w	lr, r0, ip
 8000ef8:	45a6      	cmp	lr, r4
 8000efa:	fa02 f201 	lsl.w	r2, r2, r1
 8000efe:	d909      	bls.n	8000f14 <__udivmoddi4+0x1a0>
 8000f00:	193c      	adds	r4, r7, r4
 8000f02:	f100 3aff 	add.w	sl, r0, #4294967295
 8000f06:	f080 809c 	bcs.w	8001042 <__udivmoddi4+0x2ce>
 8000f0a:	45a6      	cmp	lr, r4
 8000f0c:	f240 8099 	bls.w	8001042 <__udivmoddi4+0x2ce>
 8000f10:	3802      	subs	r0, #2
 8000f12:	443c      	add	r4, r7
 8000f14:	eba4 040e 	sub.w	r4, r4, lr
 8000f18:	fa1f fe83 	uxth.w	lr, r3
 8000f1c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000f20:	fb09 4413 	mls	r4, r9, r3, r4
 8000f24:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000f28:	fb03 fc0c 	mul.w	ip, r3, ip
 8000f2c:	45a4      	cmp	ip, r4
 8000f2e:	d908      	bls.n	8000f42 <__udivmoddi4+0x1ce>
 8000f30:	193c      	adds	r4, r7, r4
 8000f32:	f103 3eff 	add.w	lr, r3, #4294967295
 8000f36:	f080 8082 	bcs.w	800103e <__udivmoddi4+0x2ca>
 8000f3a:	45a4      	cmp	ip, r4
 8000f3c:	d97f      	bls.n	800103e <__udivmoddi4+0x2ca>
 8000f3e:	3b02      	subs	r3, #2
 8000f40:	443c      	add	r4, r7
 8000f42:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000f46:	eba4 040c 	sub.w	r4, r4, ip
 8000f4a:	fba0 ec02 	umull	lr, ip, r0, r2
 8000f4e:	4564      	cmp	r4, ip
 8000f50:	4673      	mov	r3, lr
 8000f52:	46e1      	mov	r9, ip
 8000f54:	d362      	bcc.n	800101c <__udivmoddi4+0x2a8>
 8000f56:	d05f      	beq.n	8001018 <__udivmoddi4+0x2a4>
 8000f58:	b15d      	cbz	r5, 8000f72 <__udivmoddi4+0x1fe>
 8000f5a:	ebb8 0203 	subs.w	r2, r8, r3
 8000f5e:	eb64 0409 	sbc.w	r4, r4, r9
 8000f62:	fa04 f606 	lsl.w	r6, r4, r6
 8000f66:	fa22 f301 	lsr.w	r3, r2, r1
 8000f6a:	431e      	orrs	r6, r3
 8000f6c:	40cc      	lsrs	r4, r1
 8000f6e:	e9c5 6400 	strd	r6, r4, [r5]
 8000f72:	2100      	movs	r1, #0
 8000f74:	e74f      	b.n	8000e16 <__udivmoddi4+0xa2>
 8000f76:	fbb1 fcf2 	udiv	ip, r1, r2
 8000f7a:	0c01      	lsrs	r1, r0, #16
 8000f7c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000f80:	b280      	uxth	r0, r0
 8000f82:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000f86:	463b      	mov	r3, r7
 8000f88:	4638      	mov	r0, r7
 8000f8a:	463c      	mov	r4, r7
 8000f8c:	46b8      	mov	r8, r7
 8000f8e:	46be      	mov	lr, r7
 8000f90:	2620      	movs	r6, #32
 8000f92:	fbb1 f1f7 	udiv	r1, r1, r7
 8000f96:	eba2 0208 	sub.w	r2, r2, r8
 8000f9a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000f9e:	e766      	b.n	8000e6e <__udivmoddi4+0xfa>
 8000fa0:	4601      	mov	r1, r0
 8000fa2:	e718      	b.n	8000dd6 <__udivmoddi4+0x62>
 8000fa4:	4610      	mov	r0, r2
 8000fa6:	e72c      	b.n	8000e02 <__udivmoddi4+0x8e>
 8000fa8:	f1c6 0220 	rsb	r2, r6, #32
 8000fac:	fa2e f302 	lsr.w	r3, lr, r2
 8000fb0:	40b7      	lsls	r7, r6
 8000fb2:	40b1      	lsls	r1, r6
 8000fb4:	fa20 f202 	lsr.w	r2, r0, r2
 8000fb8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000fbc:	430a      	orrs	r2, r1
 8000fbe:	fbb3 f8fe 	udiv	r8, r3, lr
 8000fc2:	b2bc      	uxth	r4, r7
 8000fc4:	fb0e 3318 	mls	r3, lr, r8, r3
 8000fc8:	0c11      	lsrs	r1, r2, #16
 8000fca:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000fce:	fb08 f904 	mul.w	r9, r8, r4
 8000fd2:	40b0      	lsls	r0, r6
 8000fd4:	4589      	cmp	r9, r1
 8000fd6:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000fda:	b280      	uxth	r0, r0
 8000fdc:	d93e      	bls.n	800105c <__udivmoddi4+0x2e8>
 8000fde:	1879      	adds	r1, r7, r1
 8000fe0:	f108 3cff 	add.w	ip, r8, #4294967295
 8000fe4:	d201      	bcs.n	8000fea <__udivmoddi4+0x276>
 8000fe6:	4589      	cmp	r9, r1
 8000fe8:	d81f      	bhi.n	800102a <__udivmoddi4+0x2b6>
 8000fea:	eba1 0109 	sub.w	r1, r1, r9
 8000fee:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ff2:	fb09 f804 	mul.w	r8, r9, r4
 8000ff6:	fb0e 1119 	mls	r1, lr, r9, r1
 8000ffa:	b292      	uxth	r2, r2
 8000ffc:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8001000:	4542      	cmp	r2, r8
 8001002:	d229      	bcs.n	8001058 <__udivmoddi4+0x2e4>
 8001004:	18ba      	adds	r2, r7, r2
 8001006:	f109 31ff 	add.w	r1, r9, #4294967295
 800100a:	d2c4      	bcs.n	8000f96 <__udivmoddi4+0x222>
 800100c:	4542      	cmp	r2, r8
 800100e:	d2c2      	bcs.n	8000f96 <__udivmoddi4+0x222>
 8001010:	f1a9 0102 	sub.w	r1, r9, #2
 8001014:	443a      	add	r2, r7
 8001016:	e7be      	b.n	8000f96 <__udivmoddi4+0x222>
 8001018:	45f0      	cmp	r8, lr
 800101a:	d29d      	bcs.n	8000f58 <__udivmoddi4+0x1e4>
 800101c:	ebbe 0302 	subs.w	r3, lr, r2
 8001020:	eb6c 0c07 	sbc.w	ip, ip, r7
 8001024:	3801      	subs	r0, #1
 8001026:	46e1      	mov	r9, ip
 8001028:	e796      	b.n	8000f58 <__udivmoddi4+0x1e4>
 800102a:	eba7 0909 	sub.w	r9, r7, r9
 800102e:	4449      	add	r1, r9
 8001030:	f1a8 0c02 	sub.w	ip, r8, #2
 8001034:	fbb1 f9fe 	udiv	r9, r1, lr
 8001038:	fb09 f804 	mul.w	r8, r9, r4
 800103c:	e7db      	b.n	8000ff6 <__udivmoddi4+0x282>
 800103e:	4673      	mov	r3, lr
 8001040:	e77f      	b.n	8000f42 <__udivmoddi4+0x1ce>
 8001042:	4650      	mov	r0, sl
 8001044:	e766      	b.n	8000f14 <__udivmoddi4+0x1a0>
 8001046:	4608      	mov	r0, r1
 8001048:	e6fd      	b.n	8000e46 <__udivmoddi4+0xd2>
 800104a:	443b      	add	r3, r7
 800104c:	3a02      	subs	r2, #2
 800104e:	e733      	b.n	8000eb8 <__udivmoddi4+0x144>
 8001050:	f1ac 0c02 	sub.w	ip, ip, #2
 8001054:	443b      	add	r3, r7
 8001056:	e71c      	b.n	8000e92 <__udivmoddi4+0x11e>
 8001058:	4649      	mov	r1, r9
 800105a:	e79c      	b.n	8000f96 <__udivmoddi4+0x222>
 800105c:	eba1 0109 	sub.w	r1, r1, r9
 8001060:	46c4      	mov	ip, r8
 8001062:	fbb1 f9fe 	udiv	r9, r1, lr
 8001066:	fb09 f804 	mul.w	r8, r9, r4
 800106a:	e7c4      	b.n	8000ff6 <__udivmoddi4+0x282>

0800106c <__aeabi_idiv0>:
 800106c:	4770      	bx	lr
 800106e:	bf00      	nop

08001070 <Init_HighPerf_Mode_6_axis>:
    }
}

// Fonction d'initialisation du capteur en mode haute performance
void Init_HighPerf_Mode_6_axis(void)
{
 8001070:	b580      	push	{r7, lr}
 8001072:	b086      	sub	sp, #24
 8001074:	af04      	add	r7, sp, #16
    uint8_t data = 0;
 8001076:	2300      	movs	r3, #0
 8001078:	71fb      	strb	r3, [r7, #7]

    // Activer le mode haute performance pour l'accéléromètre et le gyroscope
    data = 0x54; // 208 Hz, ±16g pour l'accéléromètre
 800107a:	2354      	movs	r3, #84	@ 0x54
 800107c:	71fb      	strb	r3, [r7, #7]
    HAL_I2C_Mem_Write(&hi2c3, SENSOR_ADDRESS, CTRL1_XL, I2C_MEMADD_SIZE_8BIT, &data, 1, HAL_MAX_DELAY);
 800107e:	f04f 33ff 	mov.w	r3, #4294967295
 8001082:	9302      	str	r3, [sp, #8]
 8001084:	2301      	movs	r3, #1
 8001086:	9301      	str	r3, [sp, #4]
 8001088:	1dfb      	adds	r3, r7, #7
 800108a:	9300      	str	r3, [sp, #0]
 800108c:	2301      	movs	r3, #1
 800108e:	2210      	movs	r2, #16
 8001090:	21d6      	movs	r1, #214	@ 0xd6
 8001092:	4830      	ldr	r0, [pc, #192]	@ (8001154 <Init_HighPerf_Mode_6_axis+0xe4>)
 8001094:	f007 fc02 	bl	800889c <HAL_I2C_Mem_Write>

    data = 0x4C; // 208 Hz, ±2000 dps pour le gyroscope
 8001098:	234c      	movs	r3, #76	@ 0x4c
 800109a:	71fb      	strb	r3, [r7, #7]
    HAL_I2C_Mem_Write(&hi2c3, SENSOR_ADDRESS, CTRL2_G, I2C_MEMADD_SIZE_8BIT, &data, 1, HAL_MAX_DELAY);
 800109c:	f04f 33ff 	mov.w	r3, #4294967295
 80010a0:	9302      	str	r3, [sp, #8]
 80010a2:	2301      	movs	r3, #1
 80010a4:	9301      	str	r3, [sp, #4]
 80010a6:	1dfb      	adds	r3, r7, #7
 80010a8:	9300      	str	r3, [sp, #0]
 80010aa:	2301      	movs	r3, #1
 80010ac:	2211      	movs	r2, #17
 80010ae:	21d6      	movs	r1, #214	@ 0xd6
 80010b0:	4828      	ldr	r0, [pc, #160]	@ (8001154 <Init_HighPerf_Mode_6_axis+0xe4>)
 80010b2:	f007 fbf3 	bl	800889c <HAL_I2C_Mem_Write>

    // Activer l'incrémentation automatique des adresses et l'update des données
    data = 0x00; // Incrémentation automatique activée, BDU activé
 80010b6:	2300      	movs	r3, #0
 80010b8:	71fb      	strb	r3, [r7, #7]
    HAL_I2C_Mem_Write(&hi2c3, SENSOR_ADDRESS, CTRL3_C, I2C_MEMADD_SIZE_8BIT, &data, 1, HAL_MAX_DELAY);
 80010ba:	f04f 33ff 	mov.w	r3, #4294967295
 80010be:	9302      	str	r3, [sp, #8]
 80010c0:	2301      	movs	r3, #1
 80010c2:	9301      	str	r3, [sp, #4]
 80010c4:	1dfb      	adds	r3, r7, #7
 80010c6:	9300      	str	r3, [sp, #0]
 80010c8:	2301      	movs	r3, #1
 80010ca:	2212      	movs	r2, #18
 80010cc:	21d6      	movs	r1, #214	@ 0xd6
 80010ce:	4821      	ldr	r0, [pc, #132]	@ (8001154 <Init_HighPerf_Mode_6_axis+0xe4>)
 80010d0:	f007 fbe4 	bl	800889c <HAL_I2C_Mem_Write>

    // Configurer la bande passante et autres options
    data = 0x00; // Paramètre par défaut pour CTRL6_C
 80010d4:	2300      	movs	r3, #0
 80010d6:	71fb      	strb	r3, [r7, #7]
    HAL_I2C_Mem_Write(&hi2c3, SENSOR_ADDRESS, CTRL6_C, I2C_MEMADD_SIZE_8BIT, &data, 1, HAL_MAX_DELAY);
 80010d8:	f04f 33ff 	mov.w	r3, #4294967295
 80010dc:	9302      	str	r3, [sp, #8]
 80010de:	2301      	movs	r3, #1
 80010e0:	9301      	str	r3, [sp, #4]
 80010e2:	1dfb      	adds	r3, r7, #7
 80010e4:	9300      	str	r3, [sp, #0]
 80010e6:	2301      	movs	r3, #1
 80010e8:	2215      	movs	r2, #21
 80010ea:	21d6      	movs	r1, #214	@ 0xd6
 80010ec:	4819      	ldr	r0, [pc, #100]	@ (8001154 <Init_HighPerf_Mode_6_axis+0xe4>)
 80010ee:	f007 fbd5 	bl	800889c <HAL_I2C_Mem_Write>

    // Configuration supplémentaire du gyroscope
    data = 0x00; // Paramètre par défaut pour CTRL7_G
 80010f2:	2300      	movs	r3, #0
 80010f4:	71fb      	strb	r3, [r7, #7]
    HAL_I2C_Mem_Write(&hi2c3, SENSOR_ADDRESS, CTRL7_G, I2C_MEMADD_SIZE_8BIT, &data, 1, HAL_MAX_DELAY);
 80010f6:	f04f 33ff 	mov.w	r3, #4294967295
 80010fa:	9302      	str	r3, [sp, #8]
 80010fc:	2301      	movs	r3, #1
 80010fe:	9301      	str	r3, [sp, #4]
 8001100:	1dfb      	adds	r3, r7, #7
 8001102:	9300      	str	r3, [sp, #0]
 8001104:	2301      	movs	r3, #1
 8001106:	2216      	movs	r2, #22
 8001108:	21d6      	movs	r1, #214	@ 0xd6
 800110a:	4812      	ldr	r0, [pc, #72]	@ (8001154 <Init_HighPerf_Mode_6_axis+0xe4>)
 800110c:	f007 fbc6 	bl	800889c <HAL_I2C_Mem_Write>

    // Configuration supplémentaire pour l'accéléromètre
    data = 0x00; // Paramètre par défaut pour CTRL8_XL
 8001110:	2300      	movs	r3, #0
 8001112:	71fb      	strb	r3, [r7, #7]
    HAL_I2C_Mem_Write(&hi2c3, SENSOR_ADDRESS, CTRL8_XL, I2C_MEMADD_SIZE_8BIT, &data, 1, HAL_MAX_DELAY);
 8001114:	f04f 33ff 	mov.w	r3, #4294967295
 8001118:	9302      	str	r3, [sp, #8]
 800111a:	2301      	movs	r3, #1
 800111c:	9301      	str	r3, [sp, #4]
 800111e:	1dfb      	adds	r3, r7, #7
 8001120:	9300      	str	r3, [sp, #0]
 8001122:	2301      	movs	r3, #1
 8001124:	2217      	movs	r2, #23
 8001126:	21d6      	movs	r1, #214	@ 0xd6
 8001128:	480a      	ldr	r0, [pc, #40]	@ (8001154 <Init_HighPerf_Mode_6_axis+0xe4>)
 800112a:	f007 fbb7 	bl	800889c <HAL_I2C_Mem_Write>

    uint8_t status = 0;
 800112e:	2300      	movs	r3, #0
 8001130:	71bb      	strb	r3, [r7, #6]

        // Lire le registre de statut via STATUS_REG pour voir si les données sont prêtes (XLDA et GDA)
        HAL_I2C_Mem_Read(&hi2c3, SENSOR_ADDRESS, STATUS_REG, I2C_MEMADD_SIZE_8BIT, &status, 1, HAL_MAX_DELAY);
 8001132:	f04f 33ff 	mov.w	r3, #4294967295
 8001136:	9302      	str	r3, [sp, #8]
 8001138:	2301      	movs	r3, #1
 800113a:	9301      	str	r3, [sp, #4]
 800113c:	1dbb      	adds	r3, r7, #6
 800113e:	9300      	str	r3, [sp, #0]
 8001140:	2301      	movs	r3, #1
 8001142:	221e      	movs	r2, #30
 8001144:	21d6      	movs	r1, #214	@ 0xd6
 8001146:	4803      	ldr	r0, [pc, #12]	@ (8001154 <Init_HighPerf_Mode_6_axis+0xe4>)
 8001148:	f007 fcbc 	bl	8008ac4 <HAL_I2C_Mem_Read>
        }
        if (status & 0x02) {
            //printf("Les données du gyroscope sont prêtes.\r\n");
        }

}
 800114c:	bf00      	nop
 800114e:	3708      	adds	r7, #8
 8001150:	46bd      	mov	sp, r7
 8001152:	bd80      	pop	{r7, pc}
 8001154:	200003b8 	.word	0x200003b8

08001158 <Read_sensor_data>:


HAL_StatusTypeDef Read_sensor_data(AXIS6 *data) {
 8001158:	b580      	push	{r7, lr}
 800115a:	b08e      	sub	sp, #56	@ 0x38
 800115c:	af04      	add	r7, sp, #16
 800115e:	6078      	str	r0, [r7, #4]
	int16_t accel_data[3],gyro_data[3];
    HAL_StatusTypeDef status;
    uint8_t status_reg;
    uint8_t low_byte, high_byte;
    // Étape 1 : Lire STATUS_REG pour vérifier XLDA et GDA
    status = HAL_I2C_Mem_Read(&hi2c3, SENSOR_ADDRESS, STATUS_REG, I2C_MEMADD_SIZE_8BIT, &status_reg, 1, HAL_MAX_DELAY);
 8001160:	f04f 33ff 	mov.w	r3, #4294967295
 8001164:	9302      	str	r3, [sp, #8]
 8001166:	2301      	movs	r3, #1
 8001168:	9301      	str	r3, [sp, #4]
 800116a:	f107 030b 	add.w	r3, r7, #11
 800116e:	9300      	str	r3, [sp, #0]
 8001170:	2301      	movs	r3, #1
 8001172:	221e      	movs	r2, #30
 8001174:	21d6      	movs	r1, #214	@ 0xd6
 8001176:	4874      	ldr	r0, [pc, #464]	@ (8001348 <Read_sensor_data+0x1f0>)
 8001178:	f007 fca4 	bl	8008ac4 <HAL_I2C_Mem_Read>
 800117c:	4603      	mov	r3, r0
 800117e:	77fb      	strb	r3, [r7, #31]
    if (status != HAL_OK) return status;
 8001180:	7ffb      	ldrb	r3, [r7, #31]
 8001182:	2b00      	cmp	r3, #0
 8001184:	d001      	beq.n	800118a <Read_sensor_data+0x32>
 8001186:	7ffb      	ldrb	r3, [r7, #31]
 8001188:	e0da      	b.n	8001340 <Read_sensor_data+0x1e8>

    // Vérifier si les bits XLDA (bit 0) et GDA (bit 1) sont à 1
    if (!(status_reg & 0x01) || !(status_reg & 0x02)) {
 800118a:	7afb      	ldrb	r3, [r7, #11]
 800118c:	f003 0301 	and.w	r3, r3, #1
 8001190:	2b00      	cmp	r3, #0
 8001192:	d004      	beq.n	800119e <Read_sensor_data+0x46>
 8001194:	7afb      	ldrb	r3, [r7, #11]
 8001196:	f003 0302 	and.w	r3, r3, #2
 800119a:	2b00      	cmp	r3, #0
 800119c:	d101      	bne.n	80011a2 <Read_sensor_data+0x4a>
        // Pas de nouvelles données prêtes
        return HAL_ERROR;
 800119e:	2301      	movs	r3, #1
 80011a0:	e0ce      	b.n	8001340 <Read_sensor_data+0x1e8>
    }
	// Lire les données gyro
	for (int i = 0; i < 3; i++) {
 80011a2:	2300      	movs	r3, #0
 80011a4:	627b      	str	r3, [r7, #36]	@ 0x24
 80011a6:	e044      	b.n	8001232 <Read_sensor_data+0xda>
		// Adresses des registres pour chaque axe
		uint8_t low_addr = G_X_OUT_L + i * 2;
 80011a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80011aa:	3311      	adds	r3, #17
 80011ac:	b2db      	uxtb	r3, r3
 80011ae:	005b      	lsls	r3, r3, #1
 80011b0:	773b      	strb	r3, [r7, #28]
		uint8_t high_addr = low_addr + 1;
 80011b2:	7f3b      	ldrb	r3, [r7, #28]
 80011b4:	3301      	adds	r3, #1
 80011b6:	76fb      	strb	r3, [r7, #27]

		// Lire l'octet bas
		status = HAL_I2C_Mem_Read(&hi2c3, SENSOR_ADDRESS, low_addr, I2C_MEMADD_SIZE_8BIT, &low_byte, 1, HAL_MAX_DELAY);
 80011b8:	7f3b      	ldrb	r3, [r7, #28]
 80011ba:	b29a      	uxth	r2, r3
 80011bc:	f04f 33ff 	mov.w	r3, #4294967295
 80011c0:	9302      	str	r3, [sp, #8]
 80011c2:	2301      	movs	r3, #1
 80011c4:	9301      	str	r3, [sp, #4]
 80011c6:	f107 030a 	add.w	r3, r7, #10
 80011ca:	9300      	str	r3, [sp, #0]
 80011cc:	2301      	movs	r3, #1
 80011ce:	21d6      	movs	r1, #214	@ 0xd6
 80011d0:	485d      	ldr	r0, [pc, #372]	@ (8001348 <Read_sensor_data+0x1f0>)
 80011d2:	f007 fc77 	bl	8008ac4 <HAL_I2C_Mem_Read>
 80011d6:	4603      	mov	r3, r0
 80011d8:	77fb      	strb	r3, [r7, #31]
		if (status != HAL_OK) return status;
 80011da:	7ffb      	ldrb	r3, [r7, #31]
 80011dc:	2b00      	cmp	r3, #0
 80011de:	d001      	beq.n	80011e4 <Read_sensor_data+0x8c>
 80011e0:	7ffb      	ldrb	r3, [r7, #31]
 80011e2:	e0ad      	b.n	8001340 <Read_sensor_data+0x1e8>

		// Lire l'octet haut
		status = HAL_I2C_Mem_Read(&hi2c3, SENSOR_ADDRESS, high_addr, I2C_MEMADD_SIZE_8BIT, &high_byte, 1, HAL_MAX_DELAY);
 80011e4:	7efb      	ldrb	r3, [r7, #27]
 80011e6:	b29a      	uxth	r2, r3
 80011e8:	f04f 33ff 	mov.w	r3, #4294967295
 80011ec:	9302      	str	r3, [sp, #8]
 80011ee:	2301      	movs	r3, #1
 80011f0:	9301      	str	r3, [sp, #4]
 80011f2:	f107 0309 	add.w	r3, r7, #9
 80011f6:	9300      	str	r3, [sp, #0]
 80011f8:	2301      	movs	r3, #1
 80011fa:	21d6      	movs	r1, #214	@ 0xd6
 80011fc:	4852      	ldr	r0, [pc, #328]	@ (8001348 <Read_sensor_data+0x1f0>)
 80011fe:	f007 fc61 	bl	8008ac4 <HAL_I2C_Mem_Read>
 8001202:	4603      	mov	r3, r0
 8001204:	77fb      	strb	r3, [r7, #31]
		if (status != HAL_OK) return status;
 8001206:	7ffb      	ldrb	r3, [r7, #31]
 8001208:	2b00      	cmp	r3, #0
 800120a:	d001      	beq.n	8001210 <Read_sensor_data+0xb8>
 800120c:	7ffb      	ldrb	r3, [r7, #31]
 800120e:	e097      	b.n	8001340 <Read_sensor_data+0x1e8>

		// Combiner les octets pour obtenir la valeur 16 bits
		gyro_data[i] = (int16_t)((high_byte << 8) | low_byte);
 8001210:	7a7b      	ldrb	r3, [r7, #9]
 8001212:	b21b      	sxth	r3, r3
 8001214:	021b      	lsls	r3, r3, #8
 8001216:	b21a      	sxth	r2, r3
 8001218:	7abb      	ldrb	r3, [r7, #10]
 800121a:	b21b      	sxth	r3, r3
 800121c:	4313      	orrs	r3, r2
 800121e:	b21a      	sxth	r2, r3
 8001220:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001222:	005b      	lsls	r3, r3, #1
 8001224:	3328      	adds	r3, #40	@ 0x28
 8001226:	443b      	add	r3, r7
 8001228:	f823 2c1c 	strh.w	r2, [r3, #-28]
	for (int i = 0; i < 3; i++) {
 800122c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800122e:	3301      	adds	r3, #1
 8001230:	627b      	str	r3, [r7, #36]	@ 0x24
 8001232:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001234:	2b02      	cmp	r3, #2
 8001236:	ddb7      	ble.n	80011a8 <Read_sensor_data+0x50>
	}
	// Lire les données accel
	for (int i = 0; i < 3; i++) {
 8001238:	2300      	movs	r3, #0
 800123a:	623b      	str	r3, [r7, #32]
 800123c:	e044      	b.n	80012c8 <Read_sensor_data+0x170>
		// Adresses des registres pour chaque axe
		uint8_t low_addr = XL_X_OUT_L + i * 2;
 800123e:	6a3b      	ldr	r3, [r7, #32]
 8001240:	3314      	adds	r3, #20
 8001242:	b2db      	uxtb	r3, r3
 8001244:	005b      	lsls	r3, r3, #1
 8001246:	77bb      	strb	r3, [r7, #30]
		uint8_t high_addr = low_addr + 1;
 8001248:	7fbb      	ldrb	r3, [r7, #30]
 800124a:	3301      	adds	r3, #1
 800124c:	777b      	strb	r3, [r7, #29]

		// Lire l'octet bas
		status = HAL_I2C_Mem_Read(&hi2c3, SENSOR_ADDRESS, low_addr, I2C_MEMADD_SIZE_8BIT, &low_byte, 1, HAL_MAX_DELAY);
 800124e:	7fbb      	ldrb	r3, [r7, #30]
 8001250:	b29a      	uxth	r2, r3
 8001252:	f04f 33ff 	mov.w	r3, #4294967295
 8001256:	9302      	str	r3, [sp, #8]
 8001258:	2301      	movs	r3, #1
 800125a:	9301      	str	r3, [sp, #4]
 800125c:	f107 030a 	add.w	r3, r7, #10
 8001260:	9300      	str	r3, [sp, #0]
 8001262:	2301      	movs	r3, #1
 8001264:	21d6      	movs	r1, #214	@ 0xd6
 8001266:	4838      	ldr	r0, [pc, #224]	@ (8001348 <Read_sensor_data+0x1f0>)
 8001268:	f007 fc2c 	bl	8008ac4 <HAL_I2C_Mem_Read>
 800126c:	4603      	mov	r3, r0
 800126e:	77fb      	strb	r3, [r7, #31]
		if (status != HAL_OK) return status;
 8001270:	7ffb      	ldrb	r3, [r7, #31]
 8001272:	2b00      	cmp	r3, #0
 8001274:	d001      	beq.n	800127a <Read_sensor_data+0x122>
 8001276:	7ffb      	ldrb	r3, [r7, #31]
 8001278:	e062      	b.n	8001340 <Read_sensor_data+0x1e8>

		// Lire l'octet haut
		status = HAL_I2C_Mem_Read(&hi2c3, SENSOR_ADDRESS, high_addr, I2C_MEMADD_SIZE_8BIT, &high_byte, 1, HAL_MAX_DELAY);
 800127a:	7f7b      	ldrb	r3, [r7, #29]
 800127c:	b29a      	uxth	r2, r3
 800127e:	f04f 33ff 	mov.w	r3, #4294967295
 8001282:	9302      	str	r3, [sp, #8]
 8001284:	2301      	movs	r3, #1
 8001286:	9301      	str	r3, [sp, #4]
 8001288:	f107 0309 	add.w	r3, r7, #9
 800128c:	9300      	str	r3, [sp, #0]
 800128e:	2301      	movs	r3, #1
 8001290:	21d6      	movs	r1, #214	@ 0xd6
 8001292:	482d      	ldr	r0, [pc, #180]	@ (8001348 <Read_sensor_data+0x1f0>)
 8001294:	f007 fc16 	bl	8008ac4 <HAL_I2C_Mem_Read>
 8001298:	4603      	mov	r3, r0
 800129a:	77fb      	strb	r3, [r7, #31]
		if (status != HAL_OK) return status;
 800129c:	7ffb      	ldrb	r3, [r7, #31]
 800129e:	2b00      	cmp	r3, #0
 80012a0:	d001      	beq.n	80012a6 <Read_sensor_data+0x14e>
 80012a2:	7ffb      	ldrb	r3, [r7, #31]
 80012a4:	e04c      	b.n	8001340 <Read_sensor_data+0x1e8>

		// Combiner les octets pour obtenir la valeur 16 bits
		accel_data[i] = (int16_t)((high_byte << 8) | low_byte);
 80012a6:	7a7b      	ldrb	r3, [r7, #9]
 80012a8:	b21b      	sxth	r3, r3
 80012aa:	021b      	lsls	r3, r3, #8
 80012ac:	b21a      	sxth	r2, r3
 80012ae:	7abb      	ldrb	r3, [r7, #10]
 80012b0:	b21b      	sxth	r3, r3
 80012b2:	4313      	orrs	r3, r2
 80012b4:	b21a      	sxth	r2, r3
 80012b6:	6a3b      	ldr	r3, [r7, #32]
 80012b8:	005b      	lsls	r3, r3, #1
 80012ba:	3328      	adds	r3, #40	@ 0x28
 80012bc:	443b      	add	r3, r7
 80012be:	f823 2c14 	strh.w	r2, [r3, #-20]
	for (int i = 0; i < 3; i++) {
 80012c2:	6a3b      	ldr	r3, [r7, #32]
 80012c4:	3301      	adds	r3, #1
 80012c6:	623b      	str	r3, [r7, #32]
 80012c8:	6a3b      	ldr	r3, [r7, #32]
 80012ca:	2b02      	cmp	r3, #2
 80012cc:	ddb7      	ble.n	800123e <Read_sensor_data+0xe6>
	}
	data->AccelX =(float) accel_data[0]*1.0;
 80012ce:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80012d2:	ee07 3a90 	vmov	s15, r3
 80012d6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	edc3 7a00 	vstr	s15, [r3]
	data->AccelY =(float) accel_data[1]*1.0;
 80012e0:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80012e4:	ee07 3a90 	vmov	s15, r3
 80012e8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	edc3 7a01 	vstr	s15, [r3, #4]
	data->AccelZ =(float) accel_data[2]*1.0;
 80012f2:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 80012f6:	ee07 3a90 	vmov	s15, r3
 80012fa:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	edc3 7a02 	vstr	s15, [r3, #8]
	data->GyroX = gyro_data[0];
 8001304:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8001308:	461a      	mov	r2, r3
 800130a:	687b      	ldr	r3, [r7, #4]
 800130c:	60da      	str	r2, [r3, #12]
	data->GyroY = gyro_data[1];
 800130e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001312:	461a      	mov	r2, r3
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	611a      	str	r2, [r3, #16]
	data->GyroZ = gyro_data[2];
 8001318:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800131c:	461a      	mov	r2, r3
 800131e:	687b      	ldr	r3, [r7, #4]
 8001320:	615a      	str	r2, [r3, #20]
	data->temp  = Read_temp()-8.5;
 8001322:	f000 f815 	bl	8001350 <Read_temp>
 8001326:	ec51 0b10 	vmov	r0, r1, d0
 800132a:	f04f 0200 	mov.w	r2, #0
 800132e:	4b07      	ldr	r3, [pc, #28]	@ (800134c <Read_sensor_data+0x1f4>)
 8001330:	f7fe ffd2 	bl	80002d8 <__aeabi_dsub>
 8001334:	4602      	mov	r2, r0
 8001336:	460b      	mov	r3, r1
 8001338:	6879      	ldr	r1, [r7, #4]
 800133a:	e9c1 2306 	strd	r2, r3, [r1, #24]

	return HAL_OK;
 800133e:	2300      	movs	r3, #0
}
 8001340:	4618      	mov	r0, r3
 8001342:	3728      	adds	r7, #40	@ 0x28
 8001344:	46bd      	mov	sp, r7
 8001346:	bd80      	pop	{r7, pc}
 8001348:	200003b8 	.word	0x200003b8
 800134c:	40210000 	.word	0x40210000

08001350 <Read_temp>:

double Read_temp() {
 8001350:	b580      	push	{r7, lr}
 8001352:	b08a      	sub	sp, #40	@ 0x28
 8001354:	af04      	add	r7, sp, #16
    HAL_StatusTypeDef status;
    uint8_t low_byte, high_byte;

    // Lire l'octet bas
    status = HAL_I2C_Mem_Read(&hi2c3, SENSOR_ADDRESS, 0x20, I2C_MEMADD_SIZE_8BIT, &low_byte, 1, HAL_MAX_DELAY);
 8001356:	f04f 33ff 	mov.w	r3, #4294967295
 800135a:	9302      	str	r3, [sp, #8]
 800135c:	2301      	movs	r3, #1
 800135e:	9301      	str	r3, [sp, #4]
 8001360:	1dfb      	adds	r3, r7, #7
 8001362:	9300      	str	r3, [sp, #0]
 8001364:	2301      	movs	r3, #1
 8001366:	2220      	movs	r2, #32
 8001368:	21d6      	movs	r1, #214	@ 0xd6
 800136a:	481f      	ldr	r0, [pc, #124]	@ (80013e8 <Read_temp+0x98>)
 800136c:	f007 fbaa 	bl	8008ac4 <HAL_I2C_Mem_Read>
 8001370:	4603      	mov	r3, r0
 8001372:	75fb      	strb	r3, [r7, #23]

    // Lire l'octet haut
    status = HAL_I2C_Mem_Read(&hi2c3, SENSOR_ADDRESS, 0x21, I2C_MEMADD_SIZE_8BIT, &high_byte, 1, HAL_MAX_DELAY);
 8001374:	f04f 33ff 	mov.w	r3, #4294967295
 8001378:	9302      	str	r3, [sp, #8]
 800137a:	2301      	movs	r3, #1
 800137c:	9301      	str	r3, [sp, #4]
 800137e:	1dbb      	adds	r3, r7, #6
 8001380:	9300      	str	r3, [sp, #0]
 8001382:	2301      	movs	r3, #1
 8001384:	2221      	movs	r2, #33	@ 0x21
 8001386:	21d6      	movs	r1, #214	@ 0xd6
 8001388:	4817      	ldr	r0, [pc, #92]	@ (80013e8 <Read_temp+0x98>)
 800138a:	f007 fb9b 	bl	8008ac4 <HAL_I2C_Mem_Read>
 800138e:	4603      	mov	r3, r0
 8001390:	75fb      	strb	r3, [r7, #23]

    // Reconstruction du 16 bits signé
    int16_t temp = (int16_t)((high_byte << 8) | low_byte);
 8001392:	79bb      	ldrb	r3, [r7, #6]
 8001394:	b21b      	sxth	r3, r3
 8001396:	021b      	lsls	r3, r3, #8
 8001398:	b21a      	sxth	r2, r3
 800139a:	79fb      	ldrb	r3, [r7, #7]
 800139c:	b21b      	sxth	r3, r3
 800139e:	4313      	orrs	r3, r2
 80013a0:	82bb      	strh	r3, [r7, #20]

    // Conversion en °C
    double temperature = (temp / 256.0) + 25.0;
 80013a2:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80013a6:	4618      	mov	r0, r3
 80013a8:	f7ff f8e4 	bl	8000574 <__aeabi_i2d>
 80013ac:	f04f 0200 	mov.w	r2, #0
 80013b0:	4b0e      	ldr	r3, [pc, #56]	@ (80013ec <Read_temp+0x9c>)
 80013b2:	f7ff fa73 	bl	800089c <__aeabi_ddiv>
 80013b6:	4602      	mov	r2, r0
 80013b8:	460b      	mov	r3, r1
 80013ba:	4610      	mov	r0, r2
 80013bc:	4619      	mov	r1, r3
 80013be:	f04f 0200 	mov.w	r2, #0
 80013c2:	4b0b      	ldr	r3, [pc, #44]	@ (80013f0 <Read_temp+0xa0>)
 80013c4:	f7fe ff8a 	bl	80002dc <__adddf3>
 80013c8:	4602      	mov	r2, r0
 80013ca:	460b      	mov	r3, r1
 80013cc:	e9c7 2302 	strd	r2, r3, [r7, #8]

    return temperature;
 80013d0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80013d4:	ec43 2b17 	vmov	d7, r2, r3
}
 80013d8:	eeb0 0a47 	vmov.f32	s0, s14
 80013dc:	eef0 0a67 	vmov.f32	s1, s15
 80013e0:	3718      	adds	r7, #24
 80013e2:	46bd      	mov	sp, r7
 80013e4:	bd80      	pop	{r7, pc}
 80013e6:	bf00      	nop
 80013e8:	200003b8 	.word	0x200003b8
 80013ec:	40700000 	.word	0x40700000
 80013f0:	40390000 	.word	0x40390000
 80013f4:	00000000 	.word	0x00000000

080013f8 <GNSS_ParsePVTData>:
/*!
 * Parse data to navigation position velocity time solution standard.
 * Look at: 32.17.15.1 u-blox 8 Receiver description.
 * @param GNSS Pointer to main GNSS structure.
 */
void GNSS_ParsePVTData(GNSS_StateHandle *GNSS) {
 80013f8:	b580      	push	{r7, lr}
 80013fa:	b08c      	sub	sp, #48	@ 0x30
 80013fc:	af00      	add	r7, sp, #0
 80013fe:	6078      	str	r0, [r7, #4]
	if (GNSS->uartWorkingBuffer[0] == 0xB5 && GNSS->uartWorkingBuffer[1] == 0x62) {
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	7a1b      	ldrb	r3, [r3, #8]
 8001404:	2bb5      	cmp	r3, #181	@ 0xb5
 8001406:	f040 81d7 	bne.w	80017b8 <GNSS_ParsePVTData+0x3c0>
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	7a5b      	ldrb	r3, [r3, #9]
 800140e:	2b62      	cmp	r3, #98	@ 0x62
 8001410:	f040 81d2 	bne.w	80017b8 <GNSS_ParsePVTData+0x3c0>
	uShort.bytes[0] = GNSS->uartWorkingBuffer[10];
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	7c9a      	ldrb	r2, [r3, #18]
 8001418:	4b9f      	ldr	r3, [pc, #636]	@ (8001698 <GNSS_ParsePVTData+0x2a0>)
 800141a:	701a      	strb	r2, [r3, #0]
	GNSS->yearBytes[0]=GNSS->uartWorkingBuffer[10];
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	7c9a      	ldrb	r2, [r3, #18]
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	f883 2070 	strb.w	r2, [r3, #112]	@ 0x70
	uShort.bytes[1] = GNSS->uartWorkingBuffer[11];
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	7cda      	ldrb	r2, [r3, #19]
 800142a:	4b9b      	ldr	r3, [pc, #620]	@ (8001698 <GNSS_ParsePVTData+0x2a0>)
 800142c:	705a      	strb	r2, [r3, #1]
	GNSS->yearBytes[1]=GNSS->uartWorkingBuffer[11];
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	7cda      	ldrb	r2, [r3, #19]
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	f883 2071 	strb.w	r2, [r3, #113]	@ 0x71
	GNSS->year = uShort.uShort;
 8001438:	4b97      	ldr	r3, [pc, #604]	@ (8001698 <GNSS_ParsePVTData+0x2a0>)
 800143a:	881a      	ldrh	r2, [r3, #0]
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	f8a3 206e 	strh.w	r2, [r3, #110]	@ 0x6e
	GNSS->month = GNSS->uartWorkingBuffer[12];
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	7d1a      	ldrb	r2, [r3, #20]
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	f883 2072 	strb.w	r2, [r3, #114]	@ 0x72
	GNSS->day = GNSS->uartWorkingBuffer[13];
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	7d5a      	ldrb	r2, [r3, #21]
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	f883 2073 	strb.w	r2, [r3, #115]	@ 0x73
	GNSS->hour = GNSS->uartWorkingBuffer[14];
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	7d9a      	ldrb	r2, [r3, #22]
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	f883 2074 	strb.w	r2, [r3, #116]	@ 0x74
	GNSS->min = GNSS->uartWorkingBuffer[15];
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	7dda      	ldrb	r2, [r3, #23]
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	f883 2075 	strb.w	r2, [r3, #117]	@ 0x75
	GNSS->sec = GNSS->uartWorkingBuffer[16];
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	7e1a      	ldrb	r2, [r3, #24]
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	f883 2076 	strb.w	r2, [r3, #118]	@ 0x76
	GNSS->fixType = GNSS->uartWorkingBuffer[26];
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	f893 2022 	ldrb.w	r2, [r3, #34]	@ 0x22
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	f883 2077 	strb.w	r2, [r3, #119]	@ 0x77
	GNSS->numSV = GNSS->uartWorkingBuffer[29];
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	f893 2025 	ldrb.w	r2, [r3, #37]	@ 0x25
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

	for (int var = 0; var < 4; ++var) {
 800148c:	2300      	movs	r3, #0
 800148e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001490:	e017      	b.n	80014c2 <GNSS_ParsePVTData+0xca>
		iLong.bytes[var] = GNSS->uartWorkingBuffer[var + 30];
 8001492:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001494:	331e      	adds	r3, #30
 8001496:	687a      	ldr	r2, [r7, #4]
 8001498:	4413      	add	r3, r2
 800149a:	7a19      	ldrb	r1, [r3, #8]
 800149c:	4a7f      	ldr	r2, [pc, #508]	@ (800169c <GNSS_ParsePVTData+0x2a4>)
 800149e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80014a0:	4413      	add	r3, r2
 80014a2:	460a      	mov	r2, r1
 80014a4:	701a      	strb	r2, [r3, #0]
		GNSS->lonBytes[var]= GNSS->uartWorkingBuffer[var + 30];
 80014a6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80014a8:	331e      	adds	r3, #30
 80014aa:	687a      	ldr	r2, [r7, #4]
 80014ac:	4413      	add	r3, r2
 80014ae:	7a19      	ldrb	r1, [r3, #8]
 80014b0:	687a      	ldr	r2, [r7, #4]
 80014b2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80014b4:	4413      	add	r3, r2
 80014b6:	3380      	adds	r3, #128	@ 0x80
 80014b8:	460a      	mov	r2, r1
 80014ba:	701a      	strb	r2, [r3, #0]
	for (int var = 0; var < 4; ++var) {
 80014bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80014be:	3301      	adds	r3, #1
 80014c0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80014c2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80014c4:	2b03      	cmp	r3, #3
 80014c6:	dde4      	ble.n	8001492 <GNSS_ParsePVTData+0x9a>
	}
	GNSS->lon = iLong.iLong;
 80014c8:	4b74      	ldr	r3, [pc, #464]	@ (800169c <GNSS_ParsePVTData+0x2a4>)
 80014ca:	681a      	ldr	r2, [r3, #0]
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	67da      	str	r2, [r3, #124]	@ 0x7c
	GNSS->fLon=(float)iLong.iLong/10000000.0;
 80014d0:	4b72      	ldr	r3, [pc, #456]	@ (800169c <GNSS_ParsePVTData+0x2a4>)
 80014d2:	681b      	ldr	r3, [r3, #0]
 80014d4:	ee07 3a90 	vmov	s15, r3
 80014d8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80014dc:	eddf 6a70 	vldr	s13, [pc, #448]	@ 80016a0 <GNSS_ParsePVTData+0x2a8>
 80014e0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	edc3 7a23 	vstr	s15, [r3, #140]	@ 0x8c

	for (int var = 0; var < 4; ++var) {
 80014ea:	2300      	movs	r3, #0
 80014ec:	62bb      	str	r3, [r7, #40]	@ 0x28
 80014ee:	e017      	b.n	8001520 <GNSS_ParsePVTData+0x128>
		iLong.bytes[var] = GNSS->uartWorkingBuffer[var + 34];
 80014f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80014f2:	3322      	adds	r3, #34	@ 0x22
 80014f4:	687a      	ldr	r2, [r7, #4]
 80014f6:	4413      	add	r3, r2
 80014f8:	7a19      	ldrb	r1, [r3, #8]
 80014fa:	4a68      	ldr	r2, [pc, #416]	@ (800169c <GNSS_ParsePVTData+0x2a4>)
 80014fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80014fe:	4413      	add	r3, r2
 8001500:	460a      	mov	r2, r1
 8001502:	701a      	strb	r2, [r3, #0]
		GNSS->latBytes[var]=GNSS->uartWorkingBuffer[var + 34];
 8001504:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001506:	3322      	adds	r3, #34	@ 0x22
 8001508:	687a      	ldr	r2, [r7, #4]
 800150a:	4413      	add	r3, r2
 800150c:	7a19      	ldrb	r1, [r3, #8]
 800150e:	687a      	ldr	r2, [r7, #4]
 8001510:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001512:	4413      	add	r3, r2
 8001514:	3388      	adds	r3, #136	@ 0x88
 8001516:	460a      	mov	r2, r1
 8001518:	701a      	strb	r2, [r3, #0]
	for (int var = 0; var < 4; ++var) {
 800151a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800151c:	3301      	adds	r3, #1
 800151e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001520:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001522:	2b03      	cmp	r3, #3
 8001524:	dde4      	ble.n	80014f0 <GNSS_ParsePVTData+0xf8>
	}
	GNSS->lat = iLong.iLong;
 8001526:	4b5d      	ldr	r3, [pc, #372]	@ (800169c <GNSS_ParsePVTData+0x2a4>)
 8001528:	681a      	ldr	r2, [r3, #0]
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
	GNSS->fLat=(float)iLong.iLong/10000000.0;
 8001530:	4b5a      	ldr	r3, [pc, #360]	@ (800169c <GNSS_ParsePVTData+0x2a4>)
 8001532:	681b      	ldr	r3, [r3, #0]
 8001534:	ee07 3a90 	vmov	s15, r3
 8001538:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800153c:	eddf 6a58 	vldr	s13, [pc, #352]	@ 80016a0 <GNSS_ParsePVTData+0x2a8>
 8001540:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	edc3 7a24 	vstr	s15, [r3, #144]	@ 0x90

	for (int var = 0; var < 4; ++var) {
 800154a:	2300      	movs	r3, #0
 800154c:	627b      	str	r3, [r7, #36]	@ 0x24
 800154e:	e00c      	b.n	800156a <GNSS_ParsePVTData+0x172>
		iLong.bytes[var] = GNSS->uartWorkingBuffer[var + 38];
 8001550:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001552:	3326      	adds	r3, #38	@ 0x26
 8001554:	687a      	ldr	r2, [r7, #4]
 8001556:	4413      	add	r3, r2
 8001558:	7a19      	ldrb	r1, [r3, #8]
 800155a:	4a50      	ldr	r2, [pc, #320]	@ (800169c <GNSS_ParsePVTData+0x2a4>)
 800155c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800155e:	4413      	add	r3, r2
 8001560:	460a      	mov	r2, r1
 8001562:	701a      	strb	r2, [r3, #0]
	for (int var = 0; var < 4; ++var) {
 8001564:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001566:	3301      	adds	r3, #1
 8001568:	627b      	str	r3, [r7, #36]	@ 0x24
 800156a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800156c:	2b03      	cmp	r3, #3
 800156e:	ddef      	ble.n	8001550 <GNSS_ParsePVTData+0x158>
	}
	GNSS->height = iLong.iLong;
 8001570:	4b4a      	ldr	r3, [pc, #296]	@ (800169c <GNSS_ParsePVTData+0x2a4>)
 8001572:	681a      	ldr	r2, [r3, #0]
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
	GNSS->fheight=(float)GNSS->height/1000.0;
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001580:	ee07 3a90 	vmov	s15, r3
 8001584:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001588:	eddf 6a46 	vldr	s13, [pc, #280]	@ 80016a4 <GNSS_ParsePVTData+0x2ac>
 800158c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	edc3 7a26 	vstr	s15, [r3, #152]	@ 0x98


	for (int var = 0; var < 4; ++var) {
 8001596:	2300      	movs	r3, #0
 8001598:	623b      	str	r3, [r7, #32]
 800159a:	e017      	b.n	80015cc <GNSS_ParsePVTData+0x1d4>
		iLong.bytes[var] = GNSS->uartWorkingBuffer[var + 42];
 800159c:	6a3b      	ldr	r3, [r7, #32]
 800159e:	332a      	adds	r3, #42	@ 0x2a
 80015a0:	687a      	ldr	r2, [r7, #4]
 80015a2:	4413      	add	r3, r2
 80015a4:	7a19      	ldrb	r1, [r3, #8]
 80015a6:	4a3d      	ldr	r2, [pc, #244]	@ (800169c <GNSS_ParsePVTData+0x2a4>)
 80015a8:	6a3b      	ldr	r3, [r7, #32]
 80015aa:	4413      	add	r3, r2
 80015ac:	460a      	mov	r2, r1
 80015ae:	701a      	strb	r2, [r3, #0]
		GNSS->hMSLBytes[var] = GNSS->uartWorkingBuffer[var + 42];
 80015b0:	6a3b      	ldr	r3, [r7, #32]
 80015b2:	332a      	adds	r3, #42	@ 0x2a
 80015b4:	687a      	ldr	r2, [r7, #4]
 80015b6:	4413      	add	r3, r2
 80015b8:	7a19      	ldrb	r1, [r3, #8]
 80015ba:	687a      	ldr	r2, [r7, #4]
 80015bc:	6a3b      	ldr	r3, [r7, #32]
 80015be:	4413      	add	r3, r2
 80015c0:	33a0      	adds	r3, #160	@ 0xa0
 80015c2:	460a      	mov	r2, r1
 80015c4:	701a      	strb	r2, [r3, #0]
	for (int var = 0; var < 4; ++var) {
 80015c6:	6a3b      	ldr	r3, [r7, #32]
 80015c8:	3301      	adds	r3, #1
 80015ca:	623b      	str	r3, [r7, #32]
 80015cc:	6a3b      	ldr	r3, [r7, #32]
 80015ce:	2b03      	cmp	r3, #3
 80015d0:	dde4      	ble.n	800159c <GNSS_ParsePVTData+0x1a4>
	}
	GNSS->hMSL = iLong.iLong;
 80015d2:	4b32      	ldr	r3, [pc, #200]	@ (800169c <GNSS_ParsePVTData+0x2a4>)
 80015d4:	681a      	ldr	r2, [r3, #0]
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
	GNSS->fhMSL=(float)GNSS->hMSL/1000.0;
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80015e2:	ee07 3a90 	vmov	s15, r3
 80015e6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80015ea:	eddf 6a2e 	vldr	s13, [pc, #184]	@ 80016a4 <GNSS_ParsePVTData+0x2ac>
 80015ee:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	edc3 7a29 	vstr	s15, [r3, #164]	@ 0xa4

	for (int var = 0; var < 4; ++var) {
 80015f8:	2300      	movs	r3, #0
 80015fa:	61fb      	str	r3, [r7, #28]
 80015fc:	e00c      	b.n	8001618 <GNSS_ParsePVTData+0x220>
		uLong.bytes[var] = GNSS->uartWorkingBuffer[var + 46];
 80015fe:	69fb      	ldr	r3, [r7, #28]
 8001600:	332e      	adds	r3, #46	@ 0x2e
 8001602:	687a      	ldr	r2, [r7, #4]
 8001604:	4413      	add	r3, r2
 8001606:	7a19      	ldrb	r1, [r3, #8]
 8001608:	4a27      	ldr	r2, [pc, #156]	@ (80016a8 <GNSS_ParsePVTData+0x2b0>)
 800160a:	69fb      	ldr	r3, [r7, #28]
 800160c:	4413      	add	r3, r2
 800160e:	460a      	mov	r2, r1
 8001610:	701a      	strb	r2, [r3, #0]
	for (int var = 0; var < 4; ++var) {
 8001612:	69fb      	ldr	r3, [r7, #28]
 8001614:	3301      	adds	r3, #1
 8001616:	61fb      	str	r3, [r7, #28]
 8001618:	69fb      	ldr	r3, [r7, #28]
 800161a:	2b03      	cmp	r3, #3
 800161c:	ddef      	ble.n	80015fe <GNSS_ParsePVTData+0x206>
	}
	GNSS->hAcc = uLong.uLong;
 800161e:	4b22      	ldr	r3, [pc, #136]	@ (80016a8 <GNSS_ParsePVTData+0x2b0>)
 8001620:	681a      	ldr	r2, [r3, #0]
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
	GNSS->fhACC=(float)GNSS->hAcc/1000.0;
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800162e:	ee07 3a90 	vmov	s15, r3
 8001632:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001636:	eddf 6a1b 	vldr	s13, [pc, #108]	@ 80016a4 <GNSS_ParsePVTData+0x2ac>
 800163a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	edc3 7a2b 	vstr	s15, [r3, #172]	@ 0xac

	for (int var = 0; var < 4; ++var) {
 8001644:	2300      	movs	r3, #0
 8001646:	61bb      	str	r3, [r7, #24]
 8001648:	e00c      	b.n	8001664 <GNSS_ParsePVTData+0x26c>
		uLong.bytes[var] = GNSS->uartWorkingBuffer[var + 50];
 800164a:	69bb      	ldr	r3, [r7, #24]
 800164c:	3332      	adds	r3, #50	@ 0x32
 800164e:	687a      	ldr	r2, [r7, #4]
 8001650:	4413      	add	r3, r2
 8001652:	7a19      	ldrb	r1, [r3, #8]
 8001654:	4a14      	ldr	r2, [pc, #80]	@ (80016a8 <GNSS_ParsePVTData+0x2b0>)
 8001656:	69bb      	ldr	r3, [r7, #24]
 8001658:	4413      	add	r3, r2
 800165a:	460a      	mov	r2, r1
 800165c:	701a      	strb	r2, [r3, #0]
	for (int var = 0; var < 4; ++var) {
 800165e:	69bb      	ldr	r3, [r7, #24]
 8001660:	3301      	adds	r3, #1
 8001662:	61bb      	str	r3, [r7, #24]
 8001664:	69bb      	ldr	r3, [r7, #24]
 8001666:	2b03      	cmp	r3, #3
 8001668:	ddef      	ble.n	800164a <GNSS_ParsePVTData+0x252>
	}
	GNSS->vAcc = uLong.uLong;
 800166a:	4b0f      	ldr	r3, [pc, #60]	@ (80016a8 <GNSS_ParsePVTData+0x2b0>)
 800166c:	681a      	ldr	r2, [r3, #0]
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
	GNSS->fvACC=(float)GNSS->vAcc/1000.0;
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800167a:	ee07 3a90 	vmov	s15, r3
 800167e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001682:	eddf 6a08 	vldr	s13, [pc, #32]	@ 80016a4 <GNSS_ParsePVTData+0x2ac>
 8001686:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	edc3 7a2d 	vstr	s15, [r3, #180]	@ 0xb4

	for (int var = 0; var < 4; ++var) {
 8001690:	2300      	movs	r3, #0
 8001692:	617b      	str	r3, [r7, #20]
 8001694:	e022      	b.n	80016dc <GNSS_ParsePVTData+0x2e4>
 8001696:	bf00      	nop
 8001698:	2000022c 	.word	0x2000022c
 800169c:	20000234 	.word	0x20000234
 80016a0:	4b189680 	.word	0x4b189680
 80016a4:	447a0000 	.word	0x447a0000
 80016a8:	20000230 	.word	0x20000230
			iLong.bytes[var] = GNSS->uartWorkingBuffer[var + 62];
 80016ac:	697b      	ldr	r3, [r7, #20]
 80016ae:	333e      	adds	r3, #62	@ 0x3e
 80016b0:	687a      	ldr	r2, [r7, #4]
 80016b2:	4413      	add	r3, r2
 80016b4:	7a19      	ldrb	r1, [r3, #8]
 80016b6:	4a44      	ldr	r2, [pc, #272]	@ (80017c8 <GNSS_ParsePVTData+0x3d0>)
 80016b8:	697b      	ldr	r3, [r7, #20]
 80016ba:	4413      	add	r3, r2
 80016bc:	460a      	mov	r2, r1
 80016be:	701a      	strb	r2, [r3, #0]
			GNSS->vspeedBytes[var] = GNSS->uartWorkingBuffer[var + 62];
 80016c0:	697b      	ldr	r3, [r7, #20]
 80016c2:	333e      	adds	r3, #62	@ 0x3e
 80016c4:	687a      	ldr	r2, [r7, #4]
 80016c6:	4413      	add	r3, r2
 80016c8:	7a19      	ldrb	r1, [r3, #8]
 80016ca:	687a      	ldr	r2, [r7, #4]
 80016cc:	697b      	ldr	r3, [r7, #20]
 80016ce:	4413      	add	r3, r2
 80016d0:	33c8      	adds	r3, #200	@ 0xc8
 80016d2:	460a      	mov	r2, r1
 80016d4:	701a      	strb	r2, [r3, #0]
	for (int var = 0; var < 4; ++var) {
 80016d6:	697b      	ldr	r3, [r7, #20]
 80016d8:	3301      	adds	r3, #1
 80016da:	617b      	str	r3, [r7, #20]
 80016dc:	697b      	ldr	r3, [r7, #20]
 80016de:	2b03      	cmp	r3, #3
 80016e0:	dde4      	ble.n	80016ac <GNSS_ParsePVTData+0x2b4>
		}
	GNSS->vspeed = iLong.iLong;
 80016e2:	4b39      	ldr	r3, [pc, #228]	@ (80017c8 <GNSS_ParsePVTData+0x3d0>)
 80016e4:	681a      	ldr	r2, [r3, #0]
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4
	GNSS->fvspeed=(float)GNSS->vspeed/1000.0;
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 80016f2:	ee07 3a90 	vmov	s15, r3
 80016f6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80016fa:	eddf 6a34 	vldr	s13, [pc, #208]	@ 80017cc <GNSS_ParsePVTData+0x3d4>
 80016fe:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	edc3 7a33 	vstr	s15, [r3, #204]	@ 0xcc

	for (int var = 0; var < 4; ++var) {
 8001708:	2300      	movs	r3, #0
 800170a:	613b      	str	r3, [r7, #16]
 800170c:	e017      	b.n	800173e <GNSS_ParsePVTData+0x346>
		iLong.bytes[var] = GNSS->uartWorkingBuffer[var + 66];
 800170e:	693b      	ldr	r3, [r7, #16]
 8001710:	3342      	adds	r3, #66	@ 0x42
 8001712:	687a      	ldr	r2, [r7, #4]
 8001714:	4413      	add	r3, r2
 8001716:	7a19      	ldrb	r1, [r3, #8]
 8001718:	4a2b      	ldr	r2, [pc, #172]	@ (80017c8 <GNSS_ParsePVTData+0x3d0>)
 800171a:	693b      	ldr	r3, [r7, #16]
 800171c:	4413      	add	r3, r2
 800171e:	460a      	mov	r2, r1
 8001720:	701a      	strb	r2, [r3, #0]
		GNSS->gSpeedBytes[var] = GNSS->uartWorkingBuffer[var + 66];
 8001722:	693b      	ldr	r3, [r7, #16]
 8001724:	3342      	adds	r3, #66	@ 0x42
 8001726:	687a      	ldr	r2, [r7, #4]
 8001728:	4413      	add	r3, r2
 800172a:	7a19      	ldrb	r1, [r3, #8]
 800172c:	687a      	ldr	r2, [r7, #4]
 800172e:	693b      	ldr	r3, [r7, #16]
 8001730:	4413      	add	r3, r2
 8001732:	33bc      	adds	r3, #188	@ 0xbc
 8001734:	460a      	mov	r2, r1
 8001736:	701a      	strb	r2, [r3, #0]
	for (int var = 0; var < 4; ++var) {
 8001738:	693b      	ldr	r3, [r7, #16]
 800173a:	3301      	adds	r3, #1
 800173c:	613b      	str	r3, [r7, #16]
 800173e:	693b      	ldr	r3, [r7, #16]
 8001740:	2b03      	cmp	r3, #3
 8001742:	dde4      	ble.n	800170e <GNSS_ParsePVTData+0x316>
	}
	GNSS->gSpeed = iLong.iLong;
 8001744:	4b20      	ldr	r3, [pc, #128]	@ (80017c8 <GNSS_ParsePVTData+0x3d0>)
 8001746:	681a      	ldr	r2, [r3, #0]
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
	GNSS->fgSpeed=(float)GNSS->gSpeed/1000.0;
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8001754:	ee07 3a90 	vmov	s15, r3
 8001758:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800175c:	eddf 6a1b 	vldr	s13, [pc, #108]	@ 80017cc <GNSS_ParsePVTData+0x3d4>
 8001760:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	edc3 7a30 	vstr	s15, [r3, #192]	@ 0xc0

	for (int var = 0; var < 4; ++var) {
 800176a:	2300      	movs	r3, #0
 800176c:	60fb      	str	r3, [r7, #12]
 800176e:	e00c      	b.n	800178a <GNSS_ParsePVTData+0x392>
		iLong.bytes[var] = GNSS->uartWorkingBuffer[var + 70];
 8001770:	68fb      	ldr	r3, [r7, #12]
 8001772:	3346      	adds	r3, #70	@ 0x46
 8001774:	687a      	ldr	r2, [r7, #4]
 8001776:	4413      	add	r3, r2
 8001778:	7a19      	ldrb	r1, [r3, #8]
 800177a:	4a13      	ldr	r2, [pc, #76]	@ (80017c8 <GNSS_ParsePVTData+0x3d0>)
 800177c:	68fb      	ldr	r3, [r7, #12]
 800177e:	4413      	add	r3, r2
 8001780:	460a      	mov	r2, r1
 8001782:	701a      	strb	r2, [r3, #0]
	for (int var = 0; var < 4; ++var) {
 8001784:	68fb      	ldr	r3, [r7, #12]
 8001786:	3301      	adds	r3, #1
 8001788:	60fb      	str	r3, [r7, #12]
 800178a:	68fb      	ldr	r3, [r7, #12]
 800178c:	2b03      	cmp	r3, #3
 800178e:	ddef      	ble.n	8001770 <GNSS_ParsePVTData+0x378>
	}
	GNSS->headMot = iLong.iLong * 1e-5;
 8001790:	4b0d      	ldr	r3, [pc, #52]	@ (80017c8 <GNSS_ParsePVTData+0x3d0>)
 8001792:	681b      	ldr	r3, [r3, #0]
 8001794:	4618      	mov	r0, r3
 8001796:	f7fe feed 	bl	8000574 <__aeabi_i2d>
 800179a:	a309      	add	r3, pc, #36	@ (adr r3, 80017c0 <GNSS_ParsePVTData+0x3c8>)
 800179c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80017a0:	f7fe ff52 	bl	8000648 <__aeabi_dmul>
 80017a4:	4602      	mov	r2, r0
 80017a6:	460b      	mov	r3, r1
 80017a8:	4610      	mov	r0, r2
 80017aa:	4619      	mov	r1, r3
 80017ac:	f7ff f9fc 	bl	8000ba8 <__aeabi_d2iz>
 80017b0:	4602      	mov	r2, r0
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	f8c3 20d0 	str.w	r2, [r3, #208]	@ 0xd0
	}
}
 80017b8:	bf00      	nop
 80017ba:	3730      	adds	r7, #48	@ 0x30
 80017bc:	46bd      	mov	sp, r7
 80017be:	bd80      	pop	{r7, pc}
 80017c0:	88e368f1 	.word	0x88e368f1
 80017c4:	3ee4f8b5 	.word	0x3ee4f8b5
 80017c8:	20000234 	.word	0x20000234
 80017cc:	447a0000 	.word	0x447a0000

080017d0 <distancecalc>:
//		manual.
	return 0;
}


float distancecalc(float lat1, float lat2, float long1, float long2,float alt1, float alt2){
 80017d0:	b580      	push	{r7, lr}
 80017d2:	ed2d 8b02 	vpush	{d8}
 80017d6:	b08c      	sub	sp, #48	@ 0x30
 80017d8:	af00      	add	r7, sp, #0
 80017da:	ed87 0a05 	vstr	s0, [r7, #20]
 80017de:	edc7 0a04 	vstr	s1, [r7, #16]
 80017e2:	ed87 1a03 	vstr	s2, [r7, #12]
 80017e6:	edc7 1a02 	vstr	s3, [r7, #8]
 80017ea:	ed87 2a01 	vstr	s4, [r7, #4]
 80017ee:	edc7 2a00 	vstr	s5, [r7]

    // Convertir en radians
    lat1 *= DEG_TO_RAD;
 80017f2:	6978      	ldr	r0, [r7, #20]
 80017f4:	f7fe fed0 	bl	8000598 <__aeabi_f2d>
 80017f8:	a375      	add	r3, pc, #468	@ (adr r3, 80019d0 <distancecalc+0x200>)
 80017fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80017fe:	f7fe ff23 	bl	8000648 <__aeabi_dmul>
 8001802:	4602      	mov	r2, r0
 8001804:	460b      	mov	r3, r1
 8001806:	4610      	mov	r0, r2
 8001808:	4619      	mov	r1, r3
 800180a:	f7ff fa15 	bl	8000c38 <__aeabi_d2f>
 800180e:	4603      	mov	r3, r0
 8001810:	617b      	str	r3, [r7, #20]
    lat2 *= DEG_TO_RAD;
 8001812:	6938      	ldr	r0, [r7, #16]
 8001814:	f7fe fec0 	bl	8000598 <__aeabi_f2d>
 8001818:	a36d      	add	r3, pc, #436	@ (adr r3, 80019d0 <distancecalc+0x200>)
 800181a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800181e:	f7fe ff13 	bl	8000648 <__aeabi_dmul>
 8001822:	4602      	mov	r2, r0
 8001824:	460b      	mov	r3, r1
 8001826:	4610      	mov	r0, r2
 8001828:	4619      	mov	r1, r3
 800182a:	f7ff fa05 	bl	8000c38 <__aeabi_d2f>
 800182e:	4603      	mov	r3, r0
 8001830:	613b      	str	r3, [r7, #16]
    long1 *= DEG_TO_RAD;
 8001832:	68f8      	ldr	r0, [r7, #12]
 8001834:	f7fe feb0 	bl	8000598 <__aeabi_f2d>
 8001838:	a365      	add	r3, pc, #404	@ (adr r3, 80019d0 <distancecalc+0x200>)
 800183a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800183e:	f7fe ff03 	bl	8000648 <__aeabi_dmul>
 8001842:	4602      	mov	r2, r0
 8001844:	460b      	mov	r3, r1
 8001846:	4610      	mov	r0, r2
 8001848:	4619      	mov	r1, r3
 800184a:	f7ff f9f5 	bl	8000c38 <__aeabi_d2f>
 800184e:	4603      	mov	r3, r0
 8001850:	60fb      	str	r3, [r7, #12]
    long2 *= DEG_TO_RAD;
 8001852:	68b8      	ldr	r0, [r7, #8]
 8001854:	f7fe fea0 	bl	8000598 <__aeabi_f2d>
 8001858:	a35d      	add	r3, pc, #372	@ (adr r3, 80019d0 <distancecalc+0x200>)
 800185a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800185e:	f7fe fef3 	bl	8000648 <__aeabi_dmul>
 8001862:	4602      	mov	r2, r0
 8001864:	460b      	mov	r3, r1
 8001866:	4610      	mov	r0, r2
 8001868:	4619      	mov	r1, r3
 800186a:	f7ff f9e5 	bl	8000c38 <__aeabi_d2f>
 800186e:	4603      	mov	r3, r0
 8001870:	60bb      	str	r3, [r7, #8]

    float dlat = lat2 - lat1;
 8001872:	ed97 7a04 	vldr	s14, [r7, #16]
 8001876:	edd7 7a05 	vldr	s15, [r7, #20]
 800187a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800187e:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
    float dlon = long2 - long1;
 8001882:	ed97 7a02 	vldr	s14, [r7, #8]
 8001886:	edd7 7a03 	vldr	s15, [r7, #12]
 800188a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800188e:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28

    float a = sinf(dlat / 2) * sinf(dlat / 2) + cosf(lat1) * cosf(lat2) * sinf(dlon / 2) * sinf(dlon / 2);
 8001892:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8001896:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 800189a:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 800189e:	eeb0 0a47 	vmov.f32	s0, s14
 80018a2:	f016 ffe7 	bl	8018874 <sinf>
 80018a6:	eeb0 8a40 	vmov.f32	s16, s0
 80018aa:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 80018ae:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 80018b2:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80018b6:	eeb0 0a47 	vmov.f32	s0, s14
 80018ba:	f016 ffdb 	bl	8018874 <sinf>
 80018be:	eef0 7a40 	vmov.f32	s15, s0
 80018c2:	ee28 8a27 	vmul.f32	s16, s16, s15
 80018c6:	ed97 0a05 	vldr	s0, [r7, #20]
 80018ca:	f016 ff8f 	bl	80187ec <cosf>
 80018ce:	eef0 8a40 	vmov.f32	s17, s0
 80018d2:	ed97 0a04 	vldr	s0, [r7, #16]
 80018d6:	f016 ff89 	bl	80187ec <cosf>
 80018da:	eef0 7a40 	vmov.f32	s15, s0
 80018de:	ee68 8aa7 	vmul.f32	s17, s17, s15
 80018e2:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 80018e6:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 80018ea:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80018ee:	eeb0 0a47 	vmov.f32	s0, s14
 80018f2:	f016 ffbf 	bl	8018874 <sinf>
 80018f6:	eef0 7a40 	vmov.f32	s15, s0
 80018fa:	ee68 8aa7 	vmul.f32	s17, s17, s15
 80018fe:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8001902:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8001906:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 800190a:	eeb0 0a47 	vmov.f32	s0, s14
 800190e:	f016 ffb1 	bl	8018874 <sinf>
 8001912:	eef0 7a40 	vmov.f32	s15, s0
 8001916:	ee68 7aa7 	vmul.f32	s15, s17, s15
 800191a:	ee78 7a27 	vadd.f32	s15, s16, s15
 800191e:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24

    if(a<1.0){
 8001922:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8001926:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800192a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800192e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001932:	d53e      	bpl.n	80019b2 <distancecalc+0x1e2>

    float c = 2.0f * atan2f(sqrtf(a), sqrtf(1.0f - a));
 8001934:	ed97 0a09 	vldr	s0, [r7, #36]	@ 0x24
 8001938:	f016 ff3a 	bl	80187b0 <sqrtf>
 800193c:	eeb0 8a40 	vmov.f32	s16, s0
 8001940:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8001944:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8001948:	ee77 7a67 	vsub.f32	s15, s14, s15
 800194c:	eeb0 0a67 	vmov.f32	s0, s15
 8001950:	f016 ff2e 	bl	80187b0 <sqrtf>
 8001954:	eef0 7a40 	vmov.f32	s15, s0
 8001958:	eef0 0a67 	vmov.f32	s1, s15
 800195c:	eeb0 0a48 	vmov.f32	s0, s16
 8001960:	f016 fecc 	bl	80186fc <atan2f>
 8001964:	eef0 7a40 	vmov.f32	s15, s0
 8001968:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800196c:	edc7 7a08 	vstr	s15, [r7, #32]

    float distanceplat = EARTH_RADIUS * c;
 8001970:	edd7 7a08 	vldr	s15, [r7, #32]
 8001974:	ed9f 7a14 	vldr	s14, [pc, #80]	@ 80019c8 <distancecalc+0x1f8>
 8001978:	ee67 7a87 	vmul.f32	s15, s15, s14
 800197c:	edc7 7a07 	vstr	s15, [r7, #28]

    float dalt = alt2 - alt1;
 8001980:	ed97 7a00 	vldr	s14, [r7]
 8001984:	edd7 7a01 	vldr	s15, [r7, #4]
 8001988:	ee77 7a67 	vsub.f32	s15, s14, s15
 800198c:	edc7 7a06 	vstr	s15, [r7, #24]
    return sqrtf(distanceplat * distanceplat + dalt * dalt); // distance 3D
 8001990:	edd7 7a07 	vldr	s15, [r7, #28]
 8001994:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8001998:	edd7 7a06 	vldr	s15, [r7, #24]
 800199c:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80019a0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80019a4:	eeb0 0a67 	vmov.f32	s0, s15
 80019a8:	f016 ff02 	bl	80187b0 <sqrtf>
 80019ac:	eef0 7a40 	vmov.f32	s15, s0
 80019b0:	e001      	b.n	80019b6 <distancecalc+0x1e6>
    }
    else{

    	return 0.0;
 80019b2:	eddf 7a06 	vldr	s15, [pc, #24]	@ 80019cc <distancecalc+0x1fc>
    }
}
 80019b6:	eeb0 0a67 	vmov.f32	s0, s15
 80019ba:	3730      	adds	r7, #48	@ 0x30
 80019bc:	46bd      	mov	sp, r7
 80019be:	ecbd 8b02 	vpop	{d8}
 80019c2:	bd80      	pop	{r7, pc}
 80019c4:	f3af 8000 	nop.w
 80019c8:	4ac26d70 	.word	0x4ac26d70
 80019cc:	00000000 	.word	0x00000000
 80019d0:	a2529d39 	.word	0xa2529d39
 80019d4:	3f91df46 	.word	0x3f91df46

080019d8 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 80019d8:	b580      	push	{r7, lr}
 80019da:	b08c      	sub	sp, #48	@ 0x30
 80019dc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 80019de:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80019e2:	2200      	movs	r2, #0
 80019e4:	601a      	str	r2, [r3, #0]
 80019e6:	605a      	str	r2, [r3, #4]
 80019e8:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 80019ea:	1d3b      	adds	r3, r7, #4
 80019ec:	2220      	movs	r2, #32
 80019ee:	2100      	movs	r1, #0
 80019f0:	4618      	mov	r0, r3
 80019f2:	f013 fa4a 	bl	8014e8a <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80019f6:	4b40      	ldr	r3, [pc, #256]	@ (8001af8 <MX_ADC1_Init+0x120>)
 80019f8:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 80019fc:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80019fe:	4b3e      	ldr	r3, [pc, #248]	@ (8001af8 <MX_ADC1_Init+0x120>)
 8001a00:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8001a04:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001a06:	4b3c      	ldr	r3, [pc, #240]	@ (8001af8 <MX_ADC1_Init+0x120>)
 8001a08:	2200      	movs	r2, #0
 8001a0a:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001a0c:	4b3a      	ldr	r3, [pc, #232]	@ (8001af8 <MX_ADC1_Init+0x120>)
 8001a0e:	2200      	movs	r2, #0
 8001a10:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 8001a12:	4b39      	ldr	r3, [pc, #228]	@ (8001af8 <MX_ADC1_Init+0x120>)
 8001a14:	2200      	movs	r2, #0
 8001a16:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8001a18:	4b37      	ldr	r3, [pc, #220]	@ (8001af8 <MX_ADC1_Init+0x120>)
 8001a1a:	2201      	movs	r2, #1
 8001a1c:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8001a1e:	4b36      	ldr	r3, [pc, #216]	@ (8001af8 <MX_ADC1_Init+0x120>)
 8001a20:	2208      	movs	r2, #8
 8001a22:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8001a24:	4b34      	ldr	r3, [pc, #208]	@ (8001af8 <MX_ADC1_Init+0x120>)
 8001a26:	2200      	movs	r2, #0
 8001a28:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8001a2a:	4b33      	ldr	r3, [pc, #204]	@ (8001af8 <MX_ADC1_Init+0x120>)
 8001a2c:	2201      	movs	r2, #1
 8001a2e:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 3;
 8001a30:	4b31      	ldr	r3, [pc, #196]	@ (8001af8 <MX_ADC1_Init+0x120>)
 8001a32:	2203      	movs	r2, #3
 8001a34:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001a36:	4b30      	ldr	r3, [pc, #192]	@ (8001af8 <MX_ADC1_Init+0x120>)
 8001a38:	2200      	movs	r2, #0
 8001a3a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001a3e:	4b2e      	ldr	r3, [pc, #184]	@ (8001af8 <MX_ADC1_Init+0x120>)
 8001a40:	2200      	movs	r2, #0
 8001a42:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001a44:	4b2c      	ldr	r3, [pc, #176]	@ (8001af8 <MX_ADC1_Init+0x120>)
 8001a46:	2200      	movs	r2, #0
 8001a48:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001a4a:	4b2b      	ldr	r3, [pc, #172]	@ (8001af8 <MX_ADC1_Init+0x120>)
 8001a4c:	2200      	movs	r2, #0
 8001a4e:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8001a52:	4b29      	ldr	r3, [pc, #164]	@ (8001af8 <MX_ADC1_Init+0x120>)
 8001a54:	2200      	movs	r2, #0
 8001a56:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 8001a58:	4b27      	ldr	r3, [pc, #156]	@ (8001af8 <MX_ADC1_Init+0x120>)
 8001a5a:	2200      	movs	r2, #0
 8001a5c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001a60:	4825      	ldr	r0, [pc, #148]	@ (8001af8 <MX_ADC1_Init+0x120>)
 8001a62:	f004 fe07 	bl	8006674 <HAL_ADC_Init>
 8001a66:	4603      	mov	r3, r0
 8001a68:	2b00      	cmp	r3, #0
 8001a6a:	d001      	beq.n	8001a70 <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 8001a6c:	f001 fcb8 	bl	80033e0 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8001a70:	2300      	movs	r3, #0
 8001a72:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8001a74:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001a78:	4619      	mov	r1, r3
 8001a7a:	481f      	ldr	r0, [pc, #124]	@ (8001af8 <MX_ADC1_Init+0x120>)
 8001a7c:	f005 ffcc 	bl	8007a18 <HAL_ADCEx_MultiModeConfigChannel>
 8001a80:	4603      	mov	r3, r0
 8001a82:	2b00      	cmp	r3, #0
 8001a84:	d001      	beq.n	8001a8a <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 8001a86:	f001 fcab 	bl	80033e0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_VREFINT;
 8001a8a:	4b1c      	ldr	r3, [pc, #112]	@ (8001afc <MX_ADC1_Init+0x124>)
 8001a8c:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001a8e:	2306      	movs	r3, #6
 8001a90:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_640CYCLES_5;
 8001a92:	2307      	movs	r3, #7
 8001a94:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001a96:	237f      	movs	r3, #127	@ 0x7f
 8001a98:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8001a9a:	2304      	movs	r3, #4
 8001a9c:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8001a9e:	2300      	movs	r3, #0
 8001aa0:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001aa2:	1d3b      	adds	r3, r7, #4
 8001aa4:	4619      	mov	r1, r3
 8001aa6:	4814      	ldr	r0, [pc, #80]	@ (8001af8 <MX_ADC1_Init+0x120>)
 8001aa8:	f005 fa54 	bl	8006f54 <HAL_ADC_ConfigChannel>
 8001aac:	4603      	mov	r3, r0
 8001aae:	2b00      	cmp	r3, #0
 8001ab0:	d001      	beq.n	8001ab6 <MX_ADC1_Init+0xde>
  {
    Error_Handler();
 8001ab2:	f001 fc95 	bl	80033e0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_TEMPSENSOR_ADC1;
 8001ab6:	4b12      	ldr	r3, [pc, #72]	@ (8001b00 <MX_ADC1_Init+0x128>)
 8001ab8:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8001aba:	230c      	movs	r3, #12
 8001abc:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001abe:	1d3b      	adds	r3, r7, #4
 8001ac0:	4619      	mov	r1, r3
 8001ac2:	480d      	ldr	r0, [pc, #52]	@ (8001af8 <MX_ADC1_Init+0x120>)
 8001ac4:	f005 fa46 	bl	8006f54 <HAL_ADC_ConfigChannel>
 8001ac8:	4603      	mov	r3, r0
 8001aca:	2b00      	cmp	r3, #0
 8001acc:	d001      	beq.n	8001ad2 <MX_ADC1_Init+0xfa>
  {
    Error_Handler();
 8001ace:	f001 fc87 	bl	80033e0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8001ad2:	4b0c      	ldr	r3, [pc, #48]	@ (8001b04 <MX_ADC1_Init+0x12c>)
 8001ad4:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8001ad6:	2312      	movs	r3, #18
 8001ad8:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001ada:	1d3b      	adds	r3, r7, #4
 8001adc:	4619      	mov	r1, r3
 8001ade:	4806      	ldr	r0, [pc, #24]	@ (8001af8 <MX_ADC1_Init+0x120>)
 8001ae0:	f005 fa38 	bl	8006f54 <HAL_ADC_ConfigChannel>
 8001ae4:	4603      	mov	r3, r0
 8001ae6:	2b00      	cmp	r3, #0
 8001ae8:	d001      	beq.n	8001aee <MX_ADC1_Init+0x116>
  {
    Error_Handler();
 8001aea:	f001 fc79 	bl	80033e0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001aee:	bf00      	nop
 8001af0:	3730      	adds	r7, #48	@ 0x30
 8001af2:	46bd      	mov	sp, r7
 8001af4:	bd80      	pop	{r7, pc}
 8001af6:	bf00      	nop
 8001af8:	20000238 	.word	0x20000238
 8001afc:	cb840000 	.word	0xcb840000
 8001b00:	c3210000 	.word	0xc3210000
 8001b04:	0c900008 	.word	0x0c900008

08001b08 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8001b08:	b580      	push	{r7, lr}
 8001b0a:	b09a      	sub	sp, #104	@ 0x68
 8001b0c:	af00      	add	r7, sp, #0
 8001b0e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b10:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001b14:	2200      	movs	r2, #0
 8001b16:	601a      	str	r2, [r3, #0]
 8001b18:	605a      	str	r2, [r3, #4]
 8001b1a:	609a      	str	r2, [r3, #8]
 8001b1c:	60da      	str	r2, [r3, #12]
 8001b1e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001b20:	f107 0310 	add.w	r3, r7, #16
 8001b24:	2244      	movs	r2, #68	@ 0x44
 8001b26:	2100      	movs	r1, #0
 8001b28:	4618      	mov	r0, r3
 8001b2a:	f013 f9ae 	bl	8014e8a <memset>
  if(adcHandle->Instance==ADC1)
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	681b      	ldr	r3, [r3, #0]
 8001b32:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001b36:	d167      	bne.n	8001c08 <HAL_ADC_MspInit+0x100>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8001b38:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001b3c:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 8001b3e:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8001b42:	64fb      	str	r3, [r7, #76]	@ 0x4c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001b44:	f107 0310 	add.w	r3, r7, #16
 8001b48:	4618      	mov	r0, r3
 8001b4a:	f008 fa3f 	bl	8009fcc <HAL_RCCEx_PeriphCLKConfig>
 8001b4e:	4603      	mov	r3, r0
 8001b50:	2b00      	cmp	r3, #0
 8001b52:	d001      	beq.n	8001b58 <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 8001b54:	f001 fc44 	bl	80033e0 <Error_Handler>
    }

    /* ADC1 clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8001b58:	4b2d      	ldr	r3, [pc, #180]	@ (8001c10 <HAL_ADC_MspInit+0x108>)
 8001b5a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b5c:	4a2c      	ldr	r2, [pc, #176]	@ (8001c10 <HAL_ADC_MspInit+0x108>)
 8001b5e:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8001b62:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001b64:	4b2a      	ldr	r3, [pc, #168]	@ (8001c10 <HAL_ADC_MspInit+0x108>)
 8001b66:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b68:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001b6c:	60fb      	str	r3, [r7, #12]
 8001b6e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b70:	4b27      	ldr	r3, [pc, #156]	@ (8001c10 <HAL_ADC_MspInit+0x108>)
 8001b72:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b74:	4a26      	ldr	r2, [pc, #152]	@ (8001c10 <HAL_ADC_MspInit+0x108>)
 8001b76:	f043 0301 	orr.w	r3, r3, #1
 8001b7a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001b7c:	4b24      	ldr	r3, [pc, #144]	@ (8001c10 <HAL_ADC_MspInit+0x108>)
 8001b7e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b80:	f003 0301 	and.w	r3, r3, #1
 8001b84:	60bb      	str	r3, [r7, #8]
 8001b86:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA2     ------> ADC1_IN3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001b88:	2304      	movs	r3, #4
 8001b8a:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001b8c:	2303      	movs	r3, #3
 8001b8e:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b90:	2300      	movs	r3, #0
 8001b92:	65fb      	str	r3, [r7, #92]	@ 0x5c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b94:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001b98:	4619      	mov	r1, r3
 8001b9a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001b9e:	f006 fbfd 	bl	800839c <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel2;
 8001ba2:	4b1c      	ldr	r3, [pc, #112]	@ (8001c14 <HAL_ADC_MspInit+0x10c>)
 8001ba4:	4a1c      	ldr	r2, [pc, #112]	@ (8001c18 <HAL_ADC_MspInit+0x110>)
 8001ba6:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 8001ba8:	4b1a      	ldr	r3, [pc, #104]	@ (8001c14 <HAL_ADC_MspInit+0x10c>)
 8001baa:	2205      	movs	r2, #5
 8001bac:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001bae:	4b19      	ldr	r3, [pc, #100]	@ (8001c14 <HAL_ADC_MspInit+0x10c>)
 8001bb0:	2200      	movs	r2, #0
 8001bb2:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001bb4:	4b17      	ldr	r3, [pc, #92]	@ (8001c14 <HAL_ADC_MspInit+0x10c>)
 8001bb6:	2200      	movs	r2, #0
 8001bb8:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001bba:	4b16      	ldr	r3, [pc, #88]	@ (8001c14 <HAL_ADC_MspInit+0x10c>)
 8001bbc:	2280      	movs	r2, #128	@ 0x80
 8001bbe:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001bc0:	4b14      	ldr	r3, [pc, #80]	@ (8001c14 <HAL_ADC_MspInit+0x10c>)
 8001bc2:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001bc6:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001bc8:	4b12      	ldr	r3, [pc, #72]	@ (8001c14 <HAL_ADC_MspInit+0x10c>)
 8001bca:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001bce:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8001bd0:	4b10      	ldr	r3, [pc, #64]	@ (8001c14 <HAL_ADC_MspInit+0x10c>)
 8001bd2:	2220      	movs	r2, #32
 8001bd4:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8001bd6:	4b0f      	ldr	r3, [pc, #60]	@ (8001c14 <HAL_ADC_MspInit+0x10c>)
 8001bd8:	2200      	movs	r2, #0
 8001bda:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001bdc:	480d      	ldr	r0, [pc, #52]	@ (8001c14 <HAL_ADC_MspInit+0x10c>)
 8001bde:	f006 f89f 	bl	8007d20 <HAL_DMA_Init>
 8001be2:	4603      	mov	r3, r0
 8001be4:	2b00      	cmp	r3, #0
 8001be6:	d001      	beq.n	8001bec <HAL_ADC_MspInit+0xe4>
    {
      Error_Handler();
 8001be8:	f001 fbfa 	bl	80033e0 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	4a09      	ldr	r2, [pc, #36]	@ (8001c14 <HAL_ADC_MspInit+0x10c>)
 8001bf0:	655a      	str	r2, [r3, #84]	@ 0x54
 8001bf2:	4a08      	ldr	r2, [pc, #32]	@ (8001c14 <HAL_ADC_MspInit+0x10c>)
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	6293      	str	r3, [r2, #40]	@ 0x28

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 5, 0);
 8001bf8:	2200      	movs	r2, #0
 8001bfa:	2105      	movs	r1, #5
 8001bfc:	2012      	movs	r0, #18
 8001bfe:	f006 f867 	bl	8007cd0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8001c02:	2012      	movs	r0, #18
 8001c04:	f006 f87e 	bl	8007d04 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8001c08:	bf00      	nop
 8001c0a:	3768      	adds	r7, #104	@ 0x68
 8001c0c:	46bd      	mov	sp, r7
 8001c0e:	bd80      	pop	{r7, pc}
 8001c10:	40021000 	.word	0x40021000
 8001c14:	200002a4 	.word	0x200002a4
 8001c18:	4002001c 	.word	0x4002001c
 8001c1c:	00000000 	.word	0x00000000

08001c20 <HAL_ADC_ConvCpltCallback>:
  /* USER CODE END ADC1_MspDeInit 1 */
  }
}

/* USER CODE BEGIN 1 */
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc){
 8001c20:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001c24:	b082      	sub	sp, #8
 8001c26:	af00      	add	r7, sp, #0
 8001c28:	6078      	str	r0, [r7, #4]

	if(hadc->Instance==ADC1){
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	681b      	ldr	r3, [r3, #0]
 8001c2e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001c32:	f040 8097 	bne.w	8001d64 <HAL_ADC_ConvCpltCallback+0x144>
		vrefint=(float) ((4095.0*1.212)/rawADCdata[0]);
 8001c36:	4b52      	ldr	r3, [pc, #328]	@ (8001d80 <HAL_ADC_ConvCpltCallback+0x160>)
 8001c38:	881b      	ldrh	r3, [r3, #0]
 8001c3a:	4618      	mov	r0, r3
 8001c3c:	f7fe fc9a 	bl	8000574 <__aeabi_i2d>
 8001c40:	4602      	mov	r2, r0
 8001c42:	460b      	mov	r3, r1
 8001c44:	a14a      	add	r1, pc, #296	@ (adr r1, 8001d70 <HAL_ADC_ConvCpltCallback+0x150>)
 8001c46:	e9d1 0100 	ldrd	r0, r1, [r1]
 8001c4a:	f7fe fe27 	bl	800089c <__aeabi_ddiv>
 8001c4e:	4602      	mov	r2, r0
 8001c50:	460b      	mov	r3, r1
 8001c52:	4610      	mov	r0, r2
 8001c54:	4619      	mov	r1, r3
 8001c56:	f7fe ffef 	bl	8000c38 <__aeabi_d2f>
 8001c5a:	4603      	mov	r3, r0
 8001c5c:	4a49      	ldr	r2, [pc, #292]	@ (8001d84 <HAL_ADC_ConvCpltCallback+0x164>)
 8001c5e:	6013      	str	r3, [r2, #0]
		temp=(float) (((100.0)/(tscal2-tscal1))*(rawADCdata[1]*(vrefint/3.0)-tscal1))+30.0;
 8001c60:	4b49      	ldr	r3, [pc, #292]	@ (8001d88 <HAL_ADC_ConvCpltCallback+0x168>)
 8001c62:	ed93 7a00 	vldr	s14, [r3]
 8001c66:	4b49      	ldr	r3, [pc, #292]	@ (8001d8c <HAL_ADC_ConvCpltCallback+0x16c>)
 8001c68:	edd3 7a00 	vldr	s15, [r3]
 8001c6c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001c70:	ee17 0a90 	vmov	r0, s15
 8001c74:	f7fe fc90 	bl	8000598 <__aeabi_f2d>
 8001c78:	4602      	mov	r2, r0
 8001c7a:	460b      	mov	r3, r1
 8001c7c:	f04f 0000 	mov.w	r0, #0
 8001c80:	4943      	ldr	r1, [pc, #268]	@ (8001d90 <HAL_ADC_ConvCpltCallback+0x170>)
 8001c82:	f7fe fe0b 	bl	800089c <__aeabi_ddiv>
 8001c86:	4602      	mov	r2, r0
 8001c88:	460b      	mov	r3, r1
 8001c8a:	4690      	mov	r8, r2
 8001c8c:	4699      	mov	r9, r3
 8001c8e:	4b3c      	ldr	r3, [pc, #240]	@ (8001d80 <HAL_ADC_ConvCpltCallback+0x160>)
 8001c90:	885b      	ldrh	r3, [r3, #2]
 8001c92:	4618      	mov	r0, r3
 8001c94:	f7fe fc6e 	bl	8000574 <__aeabi_i2d>
 8001c98:	4604      	mov	r4, r0
 8001c9a:	460d      	mov	r5, r1
 8001c9c:	4b39      	ldr	r3, [pc, #228]	@ (8001d84 <HAL_ADC_ConvCpltCallback+0x164>)
 8001c9e:	681b      	ldr	r3, [r3, #0]
 8001ca0:	4618      	mov	r0, r3
 8001ca2:	f7fe fc79 	bl	8000598 <__aeabi_f2d>
 8001ca6:	f04f 0200 	mov.w	r2, #0
 8001caa:	4b3a      	ldr	r3, [pc, #232]	@ (8001d94 <HAL_ADC_ConvCpltCallback+0x174>)
 8001cac:	f7fe fdf6 	bl	800089c <__aeabi_ddiv>
 8001cb0:	4602      	mov	r2, r0
 8001cb2:	460b      	mov	r3, r1
 8001cb4:	4620      	mov	r0, r4
 8001cb6:	4629      	mov	r1, r5
 8001cb8:	f7fe fcc6 	bl	8000648 <__aeabi_dmul>
 8001cbc:	4602      	mov	r2, r0
 8001cbe:	460b      	mov	r3, r1
 8001cc0:	4614      	mov	r4, r2
 8001cc2:	461d      	mov	r5, r3
 8001cc4:	4b31      	ldr	r3, [pc, #196]	@ (8001d8c <HAL_ADC_ConvCpltCallback+0x16c>)
 8001cc6:	681b      	ldr	r3, [r3, #0]
 8001cc8:	4618      	mov	r0, r3
 8001cca:	f7fe fc65 	bl	8000598 <__aeabi_f2d>
 8001cce:	4602      	mov	r2, r0
 8001cd0:	460b      	mov	r3, r1
 8001cd2:	4620      	mov	r0, r4
 8001cd4:	4629      	mov	r1, r5
 8001cd6:	f7fe faff 	bl	80002d8 <__aeabi_dsub>
 8001cda:	4602      	mov	r2, r0
 8001cdc:	460b      	mov	r3, r1
 8001cde:	4640      	mov	r0, r8
 8001ce0:	4649      	mov	r1, r9
 8001ce2:	f7fe fcb1 	bl	8000648 <__aeabi_dmul>
 8001ce6:	4602      	mov	r2, r0
 8001ce8:	460b      	mov	r3, r1
 8001cea:	4610      	mov	r0, r2
 8001cec:	4619      	mov	r1, r3
 8001cee:	f7fe ffa3 	bl	8000c38 <__aeabi_d2f>
 8001cf2:	ee07 0a10 	vmov	s14, r0
 8001cf6:	eef3 7a0e 	vmov.f32	s15, #62	@ 0x41f00000  30.0
 8001cfa:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001cfe:	4b26      	ldr	r3, [pc, #152]	@ (8001d98 <HAL_ADC_ConvCpltCallback+0x178>)
 8001d00:	edc3 7a00 	vstr	s15, [r3]
		vbat=(float) 3.0*(rawADCdata[2]/4095.0)*vrefint;
 8001d04:	4b1e      	ldr	r3, [pc, #120]	@ (8001d80 <HAL_ADC_ConvCpltCallback+0x160>)
 8001d06:	889b      	ldrh	r3, [r3, #4]
 8001d08:	4618      	mov	r0, r3
 8001d0a:	f7fe fc33 	bl	8000574 <__aeabi_i2d>
 8001d0e:	a31a      	add	r3, pc, #104	@ (adr r3, 8001d78 <HAL_ADC_ConvCpltCallback+0x158>)
 8001d10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d14:	f7fe fdc2 	bl	800089c <__aeabi_ddiv>
 8001d18:	4602      	mov	r2, r0
 8001d1a:	460b      	mov	r3, r1
 8001d1c:	4610      	mov	r0, r2
 8001d1e:	4619      	mov	r1, r3
 8001d20:	f04f 0200 	mov.w	r2, #0
 8001d24:	4b1b      	ldr	r3, [pc, #108]	@ (8001d94 <HAL_ADC_ConvCpltCallback+0x174>)
 8001d26:	f7fe fc8f 	bl	8000648 <__aeabi_dmul>
 8001d2a:	4602      	mov	r2, r0
 8001d2c:	460b      	mov	r3, r1
 8001d2e:	4614      	mov	r4, r2
 8001d30:	461d      	mov	r5, r3
 8001d32:	4b14      	ldr	r3, [pc, #80]	@ (8001d84 <HAL_ADC_ConvCpltCallback+0x164>)
 8001d34:	681b      	ldr	r3, [r3, #0]
 8001d36:	4618      	mov	r0, r3
 8001d38:	f7fe fc2e 	bl	8000598 <__aeabi_f2d>
 8001d3c:	4602      	mov	r2, r0
 8001d3e:	460b      	mov	r3, r1
 8001d40:	4620      	mov	r0, r4
 8001d42:	4629      	mov	r1, r5
 8001d44:	f7fe fc80 	bl	8000648 <__aeabi_dmul>
 8001d48:	4602      	mov	r2, r0
 8001d4a:	460b      	mov	r3, r1
 8001d4c:	4610      	mov	r0, r2
 8001d4e:	4619      	mov	r1, r3
 8001d50:	f7fe ff72 	bl	8000c38 <__aeabi_d2f>
 8001d54:	4603      	mov	r3, r0
 8001d56:	4a11      	ldr	r2, [pc, #68]	@ (8001d9c <HAL_ADC_ConvCpltCallback+0x17c>)
 8001d58:	6013      	str	r3, [r2, #0]
		HAL_ADC_Start_DMA(&hadc1,(uint16_t*)rawADCdata, 3);
 8001d5a:	2203      	movs	r2, #3
 8001d5c:	4908      	ldr	r1, [pc, #32]	@ (8001d80 <HAL_ADC_ConvCpltCallback+0x160>)
 8001d5e:	4810      	ldr	r0, [pc, #64]	@ (8001da0 <HAL_ADC_ConvCpltCallback+0x180>)
 8001d60:	f004 fe0c 	bl	800697c <HAL_ADC_Start_DMA>

	}

}
 8001d64:	bf00      	nop
 8001d66:	3708      	adds	r7, #8
 8001d68:	46bd      	mov	sp, r7
 8001d6a:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8001d6e:	bf00      	nop
 8001d70:	d70a3d70 	.word	0xd70a3d70
 8001d74:	40b36323 	.word	0x40b36323
 8001d78:	00000000 	.word	0x00000000
 8001d7c:	40affe00 	.word	0x40affe00
 8001d80:	20000be4 	.word	0x20000be4
 8001d84:	20000bf0 	.word	0x20000bf0
 8001d88:	20000000 	.word	0x20000000
 8001d8c:	20000004 	.word	0x20000004
 8001d90:	40590000 	.word	0x40590000
 8001d94:	40080000 	.word	0x40080000
 8001d98:	20000bec 	.word	0x20000bec
 8001d9c:	20000bf4 	.word	0x20000bf4
 8001da0:	20000238 	.word	0x20000238

08001da4 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8001da4:	b5b0      	push	{r4, r5, r7, lr}
 8001da6:	b0a2      	sub	sp, #136	@ 0x88
 8001da8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */
  /* Create the mutex(es) */
  /* definition and creation of SDCard_mutexe */
  osMutexDef(SDCard_mutexe);
 8001daa:	2300      	movs	r3, #0
 8001dac:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  SDCard_mutexeHandle = osMutexCreate(osMutex(SDCard_mutexe));
 8001db0:	f107 0384 	add.w	r3, r7, #132	@ 0x84
 8001db4:	4618      	mov	r0, r3
 8001db6:	f00f fbe6 	bl	8011586 <osMutexCreate>
 8001dba:	4603      	mov	r3, r0
 8001dbc:	4a51      	ldr	r2, [pc, #324]	@ (8001f04 <MX_FREERTOS_Init+0x160>)
 8001dbe:	6013      	str	r3, [r2, #0]

  /* definition and creation of I2Cmutex */
  osMutexDef(I2Cmutex);
 8001dc0:	2300      	movs	r3, #0
 8001dc2:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  I2CmutexHandle = osMutexCreate(osMutex(I2Cmutex));
 8001dc6:	f107 0380 	add.w	r3, r7, #128	@ 0x80
 8001dca:	4618      	mov	r0, r3
 8001dcc:	f00f fbdb 	bl	8011586 <osMutexCreate>
 8001dd0:	4603      	mov	r3, r0
 8001dd2:	4a4d      	ldr	r2, [pc, #308]	@ (8001f08 <MX_FREERTOS_Init+0x164>)
 8001dd4:	6013      	str	r3, [r2, #0]

  /* definition and creation of uartmutex */
  osMutexDef(uartmutex);
 8001dd6:	2300      	movs	r3, #0
 8001dd8:	67fb      	str	r3, [r7, #124]	@ 0x7c
  uartmutexHandle = osMutexCreate(osMutex(uartmutex));
 8001dda:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 8001dde:	4618      	mov	r0, r3
 8001de0:	f00f fbd1 	bl	8011586 <osMutexCreate>
 8001de4:	4603      	mov	r3, r0
 8001de6:	4a49      	ldr	r2, [pc, #292]	@ (8001f0c <MX_FREERTOS_Init+0x168>)
 8001de8:	6013      	str	r3, [r2, #0]
  /* add mutexes, ... */
  /* USER CODE END RTOS_MUTEX */

  /* Create the semaphores(s) */
  /* definition and creation of uartTxDone */
  osSemaphoreDef(uartTxDone);
 8001dea:	2300      	movs	r3, #0
 8001dec:	67bb      	str	r3, [r7, #120]	@ 0x78
  uartTxDoneHandle = osSemaphoreCreate(osSemaphore(uartTxDone), 1);
 8001dee:	f107 0378 	add.w	r3, r7, #120	@ 0x78
 8001df2:	2101      	movs	r1, #1
 8001df4:	4618      	mov	r0, r3
 8001df6:	f00f fc57 	bl	80116a8 <osSemaphoreCreate>
 8001dfa:	4603      	mov	r3, r0
 8001dfc:	4a44      	ldr	r2, [pc, #272]	@ (8001f10 <MX_FREERTOS_Init+0x16c>)
 8001dfe:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_SEMAPHORES */
  osSemaphoreWait(uartTxDoneHandle, 0);
 8001e00:	4b43      	ldr	r3, [pc, #268]	@ (8001f10 <MX_FREERTOS_Init+0x16c>)
 8001e02:	681b      	ldr	r3, [r3, #0]
 8001e04:	2100      	movs	r1, #0
 8001e06:	4618      	mov	r0, r3
 8001e08:	f00f fc6c 	bl	80116e4 <osSemaphoreWait>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of statemachine */
  osThreadDef(statemachine, Startstatemachine, osPriorityAboveNormal, 0, 300);
 8001e0c:	4b41      	ldr	r3, [pc, #260]	@ (8001f14 <MX_FREERTOS_Init+0x170>)
 8001e0e:	f107 0464 	add.w	r4, r7, #100	@ 0x64
 8001e12:	461d      	mov	r5, r3
 8001e14:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001e16:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001e18:	682b      	ldr	r3, [r5, #0]
 8001e1a:	6023      	str	r3, [r4, #0]
  statemachineHandle = osThreadCreate(osThread(statemachine), NULL);
 8001e1c:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8001e20:	2100      	movs	r1, #0
 8001e22:	4618      	mov	r0, r3
 8001e24:	f00f fb88 	bl	8011538 <osThreadCreate>
 8001e28:	4603      	mov	r3, r0
 8001e2a:	4a3b      	ldr	r2, [pc, #236]	@ (8001f18 <MX_FREERTOS_Init+0x174>)
 8001e2c:	6013      	str	r3, [r2, #0]

  /* definition and creation of GNSSParse */
  osThreadDef(GNSSParse, StartGNSSParse, osPriorityNormal, 0, 256);
 8001e2e:	4b3b      	ldr	r3, [pc, #236]	@ (8001f1c <MX_FREERTOS_Init+0x178>)
 8001e30:	f107 0450 	add.w	r4, r7, #80	@ 0x50
 8001e34:	461d      	mov	r5, r3
 8001e36:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001e38:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001e3a:	682b      	ldr	r3, [r5, #0]
 8001e3c:	6023      	str	r3, [r4, #0]
  GNSSParseHandle = osThreadCreate(osThread(GNSSParse), NULL);
 8001e3e:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 8001e42:	2100      	movs	r1, #0
 8001e44:	4618      	mov	r0, r3
 8001e46:	f00f fb77 	bl	8011538 <osThreadCreate>
 8001e4a:	4603      	mov	r3, r0
 8001e4c:	4a34      	ldr	r2, [pc, #208]	@ (8001f20 <MX_FREERTOS_Init+0x17c>)
 8001e4e:	6013      	str	r3, [r2, #0]

  /* definition and creation of Sdcardwrite */
  osThreadDef(Sdcardwrite, StartSdcard, osPriorityNormal, 0, 512);
 8001e50:	4b34      	ldr	r3, [pc, #208]	@ (8001f24 <MX_FREERTOS_Init+0x180>)
 8001e52:	f107 043c 	add.w	r4, r7, #60	@ 0x3c
 8001e56:	461d      	mov	r5, r3
 8001e58:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001e5a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001e5c:	682b      	ldr	r3, [r5, #0]
 8001e5e:	6023      	str	r3, [r4, #0]
  SdcardwriteHandle = osThreadCreate(osThread(Sdcardwrite), NULL);
 8001e60:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8001e64:	2100      	movs	r1, #0
 8001e66:	4618      	mov	r0, r3
 8001e68:	f00f fb66 	bl	8011538 <osThreadCreate>
 8001e6c:	4603      	mov	r3, r0
 8001e6e:	4a2e      	ldr	r2, [pc, #184]	@ (8001f28 <MX_FREERTOS_Init+0x184>)
 8001e70:	6013      	str	r3, [r2, #0]

  /* definition and creation of servo */
  osThreadDef(servo, Startservo, osPriorityAboveNormal, 0, 256);
 8001e72:	4b2e      	ldr	r3, [pc, #184]	@ (8001f2c <MX_FREERTOS_Init+0x188>)
 8001e74:	f107 0428 	add.w	r4, r7, #40	@ 0x28
 8001e78:	461d      	mov	r5, r3
 8001e7a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001e7c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001e7e:	682b      	ldr	r3, [r5, #0]
 8001e80:	6023      	str	r3, [r4, #0]
  servoHandle = osThreadCreate(osThread(servo), NULL);
 8001e82:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001e86:	2100      	movs	r1, #0
 8001e88:	4618      	mov	r0, r3
 8001e8a:	f00f fb55 	bl	8011538 <osThreadCreate>
 8001e8e:	4603      	mov	r3, r0
 8001e90:	4a27      	ldr	r2, [pc, #156]	@ (8001f30 <MX_FREERTOS_Init+0x18c>)
 8001e92:	6013      	str	r3, [r2, #0]

  /* definition and creation of distancecalc */
  osThreadDef(distancecalc, Startdistancecalc, osPriorityBelowNormal, 0, 256);
 8001e94:	4b27      	ldr	r3, [pc, #156]	@ (8001f34 <MX_FREERTOS_Init+0x190>)
 8001e96:	f107 0414 	add.w	r4, r7, #20
 8001e9a:	461d      	mov	r5, r3
 8001e9c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001e9e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001ea0:	682b      	ldr	r3, [r5, #0]
 8001ea2:	6023      	str	r3, [r4, #0]
  distancecalcHandle = osThreadCreate(osThread(distancecalc), NULL);
 8001ea4:	f107 0314 	add.w	r3, r7, #20
 8001ea8:	2100      	movs	r1, #0
 8001eaa:	4618      	mov	r0, r3
 8001eac:	f00f fb44 	bl	8011538 <osThreadCreate>
 8001eb0:	4603      	mov	r3, r0
 8001eb2:	4a21      	ldr	r2, [pc, #132]	@ (8001f38 <MX_FREERTOS_Init+0x194>)
 8001eb4:	6013      	str	r3, [r2, #0]

  /* definition and creation of tarvosDecode */
  osThreadDef(tarvosDecode, startTarvosDecode, osPriorityRealtime, 0, 256);
 8001eb6:	4b21      	ldr	r3, [pc, #132]	@ (8001f3c <MX_FREERTOS_Init+0x198>)
 8001eb8:	463c      	mov	r4, r7
 8001eba:	461d      	mov	r5, r3
 8001ebc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001ebe:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001ec0:	682b      	ldr	r3, [r5, #0]
 8001ec2:	6023      	str	r3, [r4, #0]
  tarvosDecodeHandle = osThreadCreate(osThread(tarvosDecode), NULL);
 8001ec4:	463b      	mov	r3, r7
 8001ec6:	2100      	movs	r1, #0
 8001ec8:	4618      	mov	r0, r3
 8001eca:	f00f fb35 	bl	8011538 <osThreadCreate>
 8001ece:	4603      	mov	r3, r0
 8001ed0:	4a1b      	ldr	r2, [pc, #108]	@ (8001f40 <MX_FREERTOS_Init+0x19c>)
 8001ed2:	6013      	str	r3, [r2, #0]


#endif
#ifdef PARTIE_BAS

  osThreadSuspend(servoHandle);
 8001ed4:	4b16      	ldr	r3, [pc, #88]	@ (8001f30 <MX_FREERTOS_Init+0x18c>)
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	4618      	mov	r0, r3
 8001eda:	f00f fc9a 	bl	8011812 <osThreadSuspend>

#endif


  CoreDebug->DEMCR |=CoreDebug_DEMCR_TRCENA_Msk;
 8001ede:	4b19      	ldr	r3, [pc, #100]	@ (8001f44 <MX_FREERTOS_Init+0x1a0>)
 8001ee0:	68db      	ldr	r3, [r3, #12]
 8001ee2:	4a18      	ldr	r2, [pc, #96]	@ (8001f44 <MX_FREERTOS_Init+0x1a0>)
 8001ee4:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001ee8:	60d3      	str	r3, [r2, #12]
  DWT->CYCCNT =0;
 8001eea:	4b17      	ldr	r3, [pc, #92]	@ (8001f48 <MX_FREERTOS_Init+0x1a4>)
 8001eec:	2200      	movs	r2, #0
 8001eee:	605a      	str	r2, [r3, #4]
  DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;
 8001ef0:	4b15      	ldr	r3, [pc, #84]	@ (8001f48 <MX_FREERTOS_Init+0x1a4>)
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	4a14      	ldr	r2, [pc, #80]	@ (8001f48 <MX_FREERTOS_Init+0x1a4>)
 8001ef6:	f043 0301 	orr.w	r3, r3, #1
 8001efa:	6013      	str	r3, [r2, #0]

  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

}
 8001efc:	bf00      	nop
 8001efe:	3788      	adds	r7, #136	@ 0x88
 8001f00:	46bd      	mov	sp, r7
 8001f02:	bdb0      	pop	{r4, r5, r7, pc}
 8001f04:	20000354 	.word	0x20000354
 8001f08:	20000358 	.word	0x20000358
 8001f0c:	2000035c 	.word	0x2000035c
 8001f10:	20000360 	.word	0x20000360
 8001f14:	08019be8 	.word	0x08019be8
 8001f18:	2000033c 	.word	0x2000033c
 8001f1c:	08019c08 	.word	0x08019c08
 8001f20:	20000340 	.word	0x20000340
 8001f24:	08019c28 	.word	0x08019c28
 8001f28:	20000344 	.word	0x20000344
 8001f2c:	08019c44 	.word	0x08019c44
 8001f30:	20000348 	.word	0x20000348
 8001f34:	08019c68 	.word	0x08019c68
 8001f38:	2000034c 	.word	0x2000034c
 8001f3c:	08019c8c 	.word	0x08019c8c
 8001f40:	20000350 	.word	0x20000350
 8001f44:	e000edf0 	.word	0xe000edf0
 8001f48:	e0001000 	.word	0xe0001000

08001f4c <Startstatemachine>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_Startstatemachine */
void Startstatemachine(void const * argument)
{
 8001f4c:	b580      	push	{r7, lr}
 8001f4e:	b086      	sub	sp, #24
 8001f50:	af00      	add	r7, sp, #0
 8001f52:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Startstatemachine */
	TickType_t xLastWakeTime = xTaskGetTickCount();
 8001f54:	f010 fe42 	bl	8012bdc <xTaskGetTickCount>
 8001f58:	4603      	mov	r3, r0
 8001f5a:	60bb      	str	r3, [r7, #8]
  /* Infinite loop */
  for(;;)
  {

	  uint32_t start1= DWT->CYCCNT;
 8001f5c:	4b44      	ldr	r3, [pc, #272]	@ (8002070 <Startstatemachine+0x124>)
 8001f5e:	685b      	ldr	r3, [r3, #4]
 8001f60:	617b      	str	r3, [r7, #20]
      if (osMutexWait(I2CmutexHandle, 20) == osOK)
 8001f62:	4b44      	ldr	r3, [pc, #272]	@ (8002074 <Startstatemachine+0x128>)
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	2114      	movs	r1, #20
 8001f68:	4618      	mov	r0, r3
 8001f6a:	f00f fb19 	bl	80115a0 <osMutexWait>
 8001f6e:	4603      	mov	r3, r0
 8001f70:	2b00      	cmp	r3, #0
 8001f72:	d13a      	bne.n	8001fea <Startstatemachine+0x9e>
      {


	  if(pbmseeker_flag==0){
 8001f74:	4b40      	ldr	r3, [pc, #256]	@ (8002078 <Startstatemachine+0x12c>)
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	2b00      	cmp	r3, #0
 8001f7a:	d12d      	bne.n	8001fd8 <Startstatemachine+0x8c>
		  if(pbmseeker==0){
 8001f7c:	4b3f      	ldr	r3, [pc, #252]	@ (800207c <Startstatemachine+0x130>)
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	2b00      	cmp	r3, #0
 8001f82:	d10e      	bne.n	8001fa2 <Startstatemachine+0x56>
			  ssd1306_SetCursor(32, 40);
 8001f84:	2128      	movs	r1, #40	@ 0x28
 8001f86:	2020      	movs	r0, #32
 8001f88:	f001 fdce 	bl	8003b28 <ssd1306_SetCursor>
			  ssd1306_Fill(Black);
 8001f8c:	2000      	movs	r0, #0
 8001f8e:	f001 fc89 	bl	80038a4 <ssd1306_Fill>
			  ssd1306_WriteString("OK!", Font_16x24, White);
 8001f92:	4a3b      	ldr	r2, [pc, #236]	@ (8002080 <Startstatemachine+0x134>)
 8001f94:	2301      	movs	r3, #1
 8001f96:	ca06      	ldmia	r2, {r1, r2}
 8001f98:	483a      	ldr	r0, [pc, #232]	@ (8002084 <Startstatemachine+0x138>)
 8001f9a:	f001 fd9f 	bl	8003adc <ssd1306_WriteString>
			  ssd1306_UpdateScreen();
 8001f9e:	f001 fc99 	bl	80038d4 <ssd1306_UpdateScreen>


		  }
		  if(pbmseeker==1){
 8001fa2:	4b36      	ldr	r3, [pc, #216]	@ (800207c <Startstatemachine+0x130>)
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	2b01      	cmp	r3, #1
 8001fa8:	d10e      	bne.n	8001fc8 <Startstatemachine+0x7c>
			  ssd1306_SetCursor(32, 40);
 8001faa:	2128      	movs	r1, #40	@ 0x28
 8001fac:	2020      	movs	r0, #32
 8001fae:	f001 fdbb 	bl	8003b28 <ssd1306_SetCursor>
			  ssd1306_Fill(Black);
 8001fb2:	2000      	movs	r0, #0
 8001fb4:	f001 fc76 	bl	80038a4 <ssd1306_Fill>
			  ssd1306_WriteString("PB!", Font_16x24, White);
 8001fb8:	4a31      	ldr	r2, [pc, #196]	@ (8002080 <Startstatemachine+0x134>)
 8001fba:	2301      	movs	r3, #1
 8001fbc:	ca06      	ldmia	r2, {r1, r2}
 8001fbe:	4832      	ldr	r0, [pc, #200]	@ (8002088 <Startstatemachine+0x13c>)
 8001fc0:	f001 fd8c 	bl	8003adc <ssd1306_WriteString>
			  ssd1306_UpdateScreen();
 8001fc4:	f001 fc86 	bl	80038d4 <ssd1306_UpdateScreen>


		  }
		  vTaskDelay(pdMS_TO_TICKS(500));
 8001fc8:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001fcc:	f010 fc3e 	bl	801284c <vTaskDelay>
		  pbmseeker_flag=1;
 8001fd0:	4b29      	ldr	r3, [pc, #164]	@ (8002078 <Startstatemachine+0x12c>)
 8001fd2:	2201      	movs	r2, #1
 8001fd4:	601a      	str	r2, [r3, #0]
 8001fd6:	e003      	b.n	8001fe0 <Startstatemachine+0x94>
	  }
	  else{
	  statemachine();
 8001fd8:	f001 fdf0 	bl	8003bbc <statemachine>
	  ssd1306_UpdateScreen();
 8001fdc:	f001 fc7a 	bl	80038d4 <ssd1306_UpdateScreen>
	  }

      osMutexRelease(I2CmutexHandle);
 8001fe0:	4b24      	ldr	r3, [pc, #144]	@ (8002074 <Startstatemachine+0x128>)
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	4618      	mov	r0, r3
 8001fe6:	f00f fb29 	bl	801163c <osMutexRelease>
  }




	  sizestatemachine=uxTaskGetStackHighWaterMark(statemachineHandle);
 8001fea:	4b28      	ldr	r3, [pc, #160]	@ (800208c <Startstatemachine+0x140>)
 8001fec:	681b      	ldr	r3, [r3, #0]
 8001fee:	4618      	mov	r0, r3
 8001ff0:	f011 f8d4 	bl	801319c <uxTaskGetStackHighWaterMark>
 8001ff4:	4603      	mov	r3, r0
 8001ff6:	4a26      	ldr	r2, [pc, #152]	@ (8002090 <Startstatemachine+0x144>)
 8001ff8:	6013      	str	r3, [r2, #0]
	  sizeGNSS=uxTaskGetStackHighWaterMark(GNSSParseHandle);
 8001ffa:	4b26      	ldr	r3, [pc, #152]	@ (8002094 <Startstatemachine+0x148>)
 8001ffc:	681b      	ldr	r3, [r3, #0]
 8001ffe:	4618      	mov	r0, r3
 8002000:	f011 f8cc 	bl	801319c <uxTaskGetStackHighWaterMark>
 8002004:	4603      	mov	r3, r0
 8002006:	4a24      	ldr	r2, [pc, #144]	@ (8002098 <Startstatemachine+0x14c>)
 8002008:	6013      	str	r3, [r2, #0]
	  sizesdcard=uxTaskGetStackHighWaterMark(SdcardwriteHandle);
 800200a:	4b24      	ldr	r3, [pc, #144]	@ (800209c <Startstatemachine+0x150>)
 800200c:	681b      	ldr	r3, [r3, #0]
 800200e:	4618      	mov	r0, r3
 8002010:	f011 f8c4 	bl	801319c <uxTaskGetStackHighWaterMark>
 8002014:	4603      	mov	r3, r0
 8002016:	4a22      	ldr	r2, [pc, #136]	@ (80020a0 <Startstatemachine+0x154>)
 8002018:	6013      	str	r3, [r2, #0]
	  sizetarvos=uxTaskGetStackHighWaterMark(tarvosDecodeHandle);
 800201a:	4b22      	ldr	r3, [pc, #136]	@ (80020a4 <Startstatemachine+0x158>)
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	4618      	mov	r0, r3
 8002020:	f011 f8bc 	bl	801319c <uxTaskGetStackHighWaterMark>
 8002024:	4603      	mov	r3, r0
 8002026:	4a20      	ldr	r2, [pc, #128]	@ (80020a8 <Startstatemachine+0x15c>)
 8002028:	6013      	str	r3, [r2, #0]


	  uint32_t end1= DWT->CYCCNT;
 800202a:	4b11      	ldr	r3, [pc, #68]	@ (8002070 <Startstatemachine+0x124>)
 800202c:	685b      	ldr	r3, [r3, #4]
 800202e:	613b      	str	r3, [r7, #16]
	  uint32_t cycles= end1-start1;
 8002030:	693a      	ldr	r2, [r7, #16]
 8002032:	697b      	ldr	r3, [r7, #20]
 8002034:	1ad3      	subs	r3, r2, r3
 8002036:	60fb      	str	r3, [r7, #12]

	  timestatemachine=(float) cycles/(SystemCoreClock/1000000.0f);
 8002038:	68fb      	ldr	r3, [r7, #12]
 800203a:	ee07 3a90 	vmov	s15, r3
 800203e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002042:	4b1a      	ldr	r3, [pc, #104]	@ (80020ac <Startstatemachine+0x160>)
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	ee07 3a90 	vmov	s15, r3
 800204a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800204e:	ed9f 6a18 	vldr	s12, [pc, #96]	@ 80020b0 <Startstatemachine+0x164>
 8002052:	ee87 7a86 	vdiv.f32	s14, s15, s12
 8002056:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800205a:	4b16      	ldr	r3, [pc, #88]	@ (80020b4 <Startstatemachine+0x168>)
 800205c:	edc3 7a00 	vstr	s15, [r3]





	  vTaskDelayUntil(&xLastWakeTime, pdMS_TO_TICKS(200));
 8002060:	f107 0308 	add.w	r3, r7, #8
 8002064:	21c8      	movs	r1, #200	@ 0xc8
 8002066:	4618      	mov	r0, r3
 8002068:	f010 fb70 	bl	801274c <vTaskDelayUntil>
  {
 800206c:	e776      	b.n	8001f5c <Startstatemachine+0x10>
 800206e:	bf00      	nop
 8002070:	e0001000 	.word	0xe0001000
 8002074:	20000358 	.word	0x20000358
 8002078:	2000030c 	.word	0x2000030c
 800207c:	20000eb0 	.word	0x20000eb0
 8002080:	20000018 	.word	0x20000018
 8002084:	08019ca0 	.word	0x08019ca0
 8002088:	08019ca4 	.word	0x08019ca4
 800208c:	2000033c 	.word	0x2000033c
 8002090:	20000314 	.word	0x20000314
 8002094:	20000340 	.word	0x20000340
 8002098:	20000318 	.word	0x20000318
 800209c:	20000344 	.word	0x20000344
 80020a0:	2000031c 	.word	0x2000031c
 80020a4:	20000350 	.word	0x20000350
 80020a8:	20000320 	.word	0x20000320
 80020ac:	20000020 	.word	0x20000020
 80020b0:	49742400 	.word	0x49742400
 80020b4:	20000324 	.word	0x20000324

080020b8 <StartGNSSParse>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartGNSSParse */
void StartGNSSParse(void const * argument)
{
 80020b8:	b580      	push	{r7, lr}
 80020ba:	b088      	sub	sp, #32
 80020bc:	af00      	add	r7, sp, #0
 80020be:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartGNSSParse */
	TickType_t xLastWakeTime = xTaskGetTickCount();
 80020c0:	f010 fd8c 	bl	8012bdc <xTaskGetTickCount>
 80020c4:	4603      	mov	r3, r0
 80020c6:	60fb      	str	r3, [r7, #12]
  /* Infinite loop */
  for(;;)
  {
	  uint32_t start1= DWT->CYCCNT;
 80020c8:	4b2e      	ldr	r3, [pc, #184]	@ (8002184 <StartGNSSParse+0xcc>)
 80020ca:	685b      	ldr	r3, [r3, #4]
 80020cc:	61fb      	str	r3, [r7, #28]
	  GNSS_ParsePVTData(&GNSSData);
 80020ce:	482e      	ldr	r0, [pc, #184]	@ (8002188 <StartGNSSParse+0xd0>)
 80020d0:	f7ff f992 	bl	80013f8 <GNSS_ParsePVTData>
	  bmp581_read_precise_normal(&myDatabmp581);
 80020d4:	482d      	ldr	r0, [pc, #180]	@ (800218c <StartGNSSParse+0xd4>)
 80020d6:	f000 fbb9 	bl	800284c <bmp581_read_precise_normal>
      if (osMutexWait(I2CmutexHandle, 20) == osOK)
 80020da:	4b2d      	ldr	r3, [pc, #180]	@ (8002190 <StartGNSSParse+0xd8>)
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	2114      	movs	r1, #20
 80020e0:	4618      	mov	r0, r3
 80020e2:	f00f fa5d 	bl	80115a0 <osMutexWait>
 80020e6:	4603      	mov	r3, r0
 80020e8:	2b00      	cmp	r3, #0
 80020ea:	d107      	bne.n	80020fc <StartGNSSParse+0x44>
      {
    	  Read_sensor_data(&myData6AXIS);
 80020ec:	4829      	ldr	r0, [pc, #164]	@ (8002194 <StartGNSSParse+0xdc>)
 80020ee:	f7ff f833 	bl	8001158 <Read_sensor_data>
          osMutexRelease(I2CmutexHandle);
 80020f2:	4b27      	ldr	r3, [pc, #156]	@ (8002190 <StartGNSSParse+0xd8>)
 80020f4:	681b      	ldr	r3, [r3, #0]
 80020f6:	4618      	mov	r0, r3
 80020f8:	f00f faa0 	bl	801163c <osMutexRelease>
      }


	  if(flag_calib){
 80020fc:	4b26      	ldr	r3, [pc, #152]	@ (8002198 <StartGNSSParse+0xe0>)
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	2b00      	cmp	r3, #0
 8002102:	d00a      	beq.n	800211a <StartGNSSParse+0x62>
		  hauteur_relative=(float)(myDatabmp581.altitude-hauteur_Initiale);
 8002104:	4b21      	ldr	r3, [pc, #132]	@ (800218c <StartGNSSParse+0xd4>)
 8002106:	ed93 7a05 	vldr	s14, [r3, #20]
 800210a:	4b24      	ldr	r3, [pc, #144]	@ (800219c <StartGNSSParse+0xe4>)
 800210c:	edd3 7a00 	vldr	s15, [r3]
 8002110:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002114:	4b22      	ldr	r3, [pc, #136]	@ (80021a0 <StartGNSSParse+0xe8>)
 8002116:	edc3 7a00 	vstr	s15, [r3]
	  }

		if(flag_fin==1){
 800211a:	4b22      	ldr	r3, [pc, #136]	@ (80021a4 <StartGNSSParse+0xec>)
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	2b01      	cmp	r3, #1
 8002120:	d102      	bne.n	8002128 <StartGNSSParse+0x70>

			osThreadSuspend(NULL);
 8002122:	2000      	movs	r0, #0
 8002124:	f00f fb75 	bl	8011812 <osThreadSuspend>
		}

		  uint32_t end1= DWT->CYCCNT;
 8002128:	4b16      	ldr	r3, [pc, #88]	@ (8002184 <StartGNSSParse+0xcc>)
 800212a:	685b      	ldr	r3, [r3, #4]
 800212c:	61bb      	str	r3, [r7, #24]
		  uint32_t cycles= end1-start1;
 800212e:	69ba      	ldr	r2, [r7, #24]
 8002130:	69fb      	ldr	r3, [r7, #28]
 8002132:	1ad3      	subs	r3, r2, r3
 8002134:	617b      	str	r3, [r7, #20]

		  float times=(float) cycles/(SystemCoreClock/1000000.0f);
 8002136:	697b      	ldr	r3, [r7, #20]
 8002138:	ee07 3a90 	vmov	s15, r3
 800213c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002140:	4b19      	ldr	r3, [pc, #100]	@ (80021a8 <StartGNSSParse+0xf0>)
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	ee07 3a90 	vmov	s15, r3
 8002148:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800214c:	ed9f 6a17 	vldr	s12, [pc, #92]	@ 80021ac <StartGNSSParse+0xf4>
 8002150:	ee87 7a86 	vdiv.f32	s14, s15, s12
 8002154:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002158:	edc7 7a04 	vstr	s15, [r7, #16]
if(times>timeGNSS){
 800215c:	4b14      	ldr	r3, [pc, #80]	@ (80021b0 <StartGNSSParse+0xf8>)
 800215e:	edd3 7a00 	vldr	s15, [r3]
 8002162:	ed97 7a04 	vldr	s14, [r7, #16]
 8002166:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800216a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800216e:	dd02      	ble.n	8002176 <StartGNSSParse+0xbe>
	timeGNSS=times;
 8002170:	4a0f      	ldr	r2, [pc, #60]	@ (80021b0 <StartGNSSParse+0xf8>)
 8002172:	693b      	ldr	r3, [r7, #16]
 8002174:	6013      	str	r3, [r2, #0]
}

vTaskDelayUntil(&xLastWakeTime, pdMS_TO_TICKS(100));
 8002176:	f107 030c 	add.w	r3, r7, #12
 800217a:	2164      	movs	r1, #100	@ 0x64
 800217c:	4618      	mov	r0, r3
 800217e:	f010 fae5 	bl	801274c <vTaskDelayUntil>
  {
 8002182:	e7a1      	b.n	80020c8 <StartGNSSParse+0x10>
 8002184:	e0001000 	.word	0xe0001000
 8002188:	20000c74 	.word	0x20000c74
 800218c:	20000760 	.word	0x20000760
 8002190:	20000358 	.word	0x20000358
 8002194:	20000740 	.word	0x20000740
 8002198:	20000e94 	.word	0x20000e94
 800219c:	20000ea8 	.word	0x20000ea8
 80021a0:	20000eac 	.word	0x20000eac
 80021a4:	20000ea4 	.word	0x20000ea4
 80021a8:	20000020 	.word	0x20000020
 80021ac:	49742400 	.word	0x49742400
 80021b0:	20000338 	.word	0x20000338

080021b4 <StartSdcard>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartSdcard */
void StartSdcard(void const * argument)
{
 80021b4:	b580      	push	{r7, lr}
 80021b6:	b08a      	sub	sp, #40	@ 0x28
 80021b8:	af02      	add	r7, sp, #8
 80021ba:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartSdcard */

	FRESULT fres=FR_OK;
 80021bc:	2300      	movs	r3, #0
 80021be:	77fb      	strb	r3, [r7, #31]
	fres = f_mount(&FatFs, "", 1);
 80021c0:	2201      	movs	r2, #1
 80021c2:	4941      	ldr	r1, [pc, #260]	@ (80022c8 <StartSdcard+0x114>)
 80021c4:	4841      	ldr	r0, [pc, #260]	@ (80022cc <StartSdcard+0x118>)
 80021c6:	f00e f8ff 	bl	80103c8 <f_mount>
 80021ca:	4603      	mov	r3, r0
 80021cc:	77fb      	strb	r3, [r7, #31]
	TickType_t xLastWakeTime = xTaskGetTickCount();
 80021ce:	f010 fd05 	bl	8012bdc <xTaskGetTickCount>
 80021d2:	4603      	mov	r3, r0
 80021d4:	60fb      	str	r3, [r7, #12]
  /* Infinite loop */
  for(;;)
  {
	  uint32_t start1= DWT->CYCCNT;
 80021d6:	4b3e      	ldr	r3, [pc, #248]	@ (80022d0 <StartSdcard+0x11c>)
 80021d8:	685b      	ldr	r3, [r3, #4]
 80021da:	61bb      	str	r3, [r7, #24]
		  osMutexWait(SDCard_mutexeHandle, portMAX_DELAY);
 80021dc:	4b3d      	ldr	r3, [pc, #244]	@ (80022d4 <StartSdcard+0x120>)
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	f04f 31ff 	mov.w	r1, #4294967295
 80021e4:	4618      	mov	r0, r3
 80021e6:	f00f f9db 	bl	80115a0 <osMutexWait>

		  blinker_sd_flag=1-blinker_sd_flag;
 80021ea:	4b3b      	ldr	r3, [pc, #236]	@ (80022d8 <StartSdcard+0x124>)
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	f1c3 0301 	rsb	r3, r3, #1
 80021f2:	4a39      	ldr	r2, [pc, #228]	@ (80022d8 <StartSdcard+0x124>)
 80021f4:	6013      	str	r3, [r2, #0]
		  if(blinker_sd_flag==1){
 80021f6:	4b38      	ldr	r3, [pc, #224]	@ (80022d8 <StartSdcard+0x124>)
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	2b01      	cmp	r3, #1
 80021fc:	d10a      	bne.n	8002214 <StartSdcard+0x60>
			  LED_Setcolour(0,0,0,255,255,255);
 80021fe:	23ff      	movs	r3, #255	@ 0xff
 8002200:	9301      	str	r3, [sp, #4]
 8002202:	23ff      	movs	r3, #255	@ 0xff
 8002204:	9300      	str	r3, [sp, #0]
 8002206:	23ff      	movs	r3, #255	@ 0xff
 8002208:	2200      	movs	r2, #0
 800220a:	2100      	movs	r1, #0
 800220c:	2000      	movs	r0, #0
 800220e:	f000 fdfb 	bl	8002e08 <LED_Setcolour>
 8002212:	e009      	b.n	8002228 <StartSdcard+0x74>
		  }
		  else{
			  LED_Setcolour(0,0,0,0,0,0);
 8002214:	2300      	movs	r3, #0
 8002216:	9301      	str	r3, [sp, #4]
 8002218:	2300      	movs	r3, #0
 800221a:	9300      	str	r3, [sp, #0]
 800221c:	2300      	movs	r3, #0
 800221e:	2200      	movs	r2, #0
 8002220:	2100      	movs	r1, #0
 8002222:	2000      	movs	r0, #0
 8002224:	f000 fdf0 	bl	8002e08 <LED_Setcolour>
		  }

		  if(flag_drop==0){
 8002228:	4b2c      	ldr	r3, [pc, #176]	@ (80022dc <StartSdcard+0x128>)
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	2b00      	cmp	r3, #0
 800222e:	d112      	bne.n	8002256 <StartSdcard+0xa2>

			  if(sd_counter==5){
 8002230:	4b2b      	ldr	r3, [pc, #172]	@ (80022e0 <StartSdcard+0x12c>)
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	2b05      	cmp	r3, #5
 8002236:	d108      	bne.n	800224a <StartSdcard+0x96>
				  fres=store_in_sd(fres);
 8002238:	7ffb      	ldrb	r3, [r7, #31]
 800223a:	4618      	mov	r0, r3
 800223c:	f001 f8d6 	bl	80033ec <store_in_sd>
 8002240:	4603      	mov	r3, r0
 8002242:	77fb      	strb	r3, [r7, #31]

			  sd_counter=0;
 8002244:	4b26      	ldr	r3, [pc, #152]	@ (80022e0 <StartSdcard+0x12c>)
 8002246:	2200      	movs	r2, #0
 8002248:	601a      	str	r2, [r3, #0]
			  }
			  sd_counter++;
 800224a:	4b25      	ldr	r3, [pc, #148]	@ (80022e0 <StartSdcard+0x12c>)
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	3301      	adds	r3, #1
 8002250:	4a23      	ldr	r2, [pc, #140]	@ (80022e0 <StartSdcard+0x12c>)
 8002252:	6013      	str	r3, [r2, #0]
 8002254:	e005      	b.n	8002262 <StartSdcard+0xae>

		  }
		  else{
			  fres=store_in_sd(fres);
 8002256:	7ffb      	ldrb	r3, [r7, #31]
 8002258:	4618      	mov	r0, r3
 800225a:	f001 f8c7 	bl	80033ec <store_in_sd>
 800225e:	4603      	mov	r3, r0
 8002260:	77fb      	strb	r3, [r7, #31]

		  }



		  osMutexRelease(SDCard_mutexeHandle);
 8002262:	4b1c      	ldr	r3, [pc, #112]	@ (80022d4 <StartSdcard+0x120>)
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	4618      	mov	r0, r3
 8002268:	f00f f9e8 	bl	801163c <osMutexRelease>

			if(flag_fin==1){
 800226c:	4b1d      	ldr	r3, [pc, #116]	@ (80022e4 <StartSdcard+0x130>)
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	2b01      	cmp	r3, #1
 8002272:	d107      	bne.n	8002284 <StartSdcard+0xd0>

				f_mount(NULL, "", 0);
 8002274:	2200      	movs	r2, #0
 8002276:	4914      	ldr	r1, [pc, #80]	@ (80022c8 <StartSdcard+0x114>)
 8002278:	2000      	movs	r0, #0
 800227a:	f00e f8a5 	bl	80103c8 <f_mount>
				osThreadSuspend(NULL);
 800227e:	2000      	movs	r0, #0
 8002280:	f00f fac7 	bl	8011812 <osThreadSuspend>
			}

			  uint32_t end1= DWT->CYCCNT;
 8002284:	4b12      	ldr	r3, [pc, #72]	@ (80022d0 <StartSdcard+0x11c>)
 8002286:	685b      	ldr	r3, [r3, #4]
 8002288:	617b      	str	r3, [r7, #20]
			  uint32_t cycles= end1-start1;
 800228a:	697a      	ldr	r2, [r7, #20]
 800228c:	69bb      	ldr	r3, [r7, #24]
 800228e:	1ad3      	subs	r3, r2, r3
 8002290:	613b      	str	r3, [r7, #16]
			  timesdcard=(float) cycles/(SystemCoreClock/1000000.0f);
 8002292:	693b      	ldr	r3, [r7, #16]
 8002294:	ee07 3a90 	vmov	s15, r3
 8002298:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800229c:	4b12      	ldr	r3, [pc, #72]	@ (80022e8 <StartSdcard+0x134>)
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	ee07 3a90 	vmov	s15, r3
 80022a4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80022a8:	ed9f 6a10 	vldr	s12, [pc, #64]	@ 80022ec <StartSdcard+0x138>
 80022ac:	ee87 7a86 	vdiv.f32	s14, s15, s12
 80022b0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80022b4:	4b0e      	ldr	r3, [pc, #56]	@ (80022f0 <StartSdcard+0x13c>)
 80022b6:	edc3 7a00 	vstr	s15, [r3]


			  vTaskDelayUntil(&xLastWakeTime, pdMS_TO_TICKS(200));
 80022ba:	f107 030c 	add.w	r3, r7, #12
 80022be:	21c8      	movs	r1, #200	@ 0xc8
 80022c0:	4618      	mov	r0, r3
 80022c2:	f010 fa43 	bl	801274c <vTaskDelayUntil>
  {
 80022c6:	e786      	b.n	80021d6 <StartSdcard+0x22>
 80022c8:	08019ca8 	.word	0x08019ca8
 80022cc:	20000778 	.word	0x20000778
 80022d0:	e0001000 	.word	0xe0001000
 80022d4:	20000354 	.word	0x20000354
 80022d8:	20000310 	.word	0x20000310
 80022dc:	20000e8c 	.word	0x20000e8c
 80022e0:	20000304 	.word	0x20000304
 80022e4:	20000ea4 	.word	0x20000ea4
 80022e8:	20000020 	.word	0x20000020
 80022ec:	49742400 	.word	0x49742400
 80022f0:	20000328 	.word	0x20000328

080022f4 <Startservo>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_Startservo */
void Startservo(void const * argument)
{
 80022f4:	b580      	push	{r7, lr}
 80022f6:	b088      	sub	sp, #32
 80022f8:	af00      	add	r7, sp, #0
 80022fa:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Startservo */
	TickType_t xLastWakeTime = xTaskGetTickCount();
 80022fc:	f010 fc6e 	bl	8012bdc <xTaskGetTickCount>
 8002300:	4603      	mov	r3, r0
 8002302:	60fb      	str	r3, [r7, #12]
  /* Infinite loop */
  for(;;)
  {
	  uint32_t start1= DWT->CYCCNT;
 8002304:	4b40      	ldr	r3, [pc, #256]	@ (8002408 <Startservo+0x114>)
 8002306:	685b      	ldr	r3, [r3, #4]
 8002308:	61fb      	str	r3, [r7, #28]

	  if((flag_drop==1) && (flag_calib==1)){
 800230a:	4b40      	ldr	r3, [pc, #256]	@ (800240c <Startservo+0x118>)
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	2b01      	cmp	r3, #1
 8002310:	d11c      	bne.n	800234c <Startservo+0x58>
 8002312:	4b3f      	ldr	r3, [pc, #252]	@ (8002410 <Startservo+0x11c>)
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	2b01      	cmp	r3, #1
 8002318:	d118      	bne.n	800234c <Startservo+0x58>

		  if((hauteur_relative<=HAUTEUR_SEPARATION)){
 800231a:	4b3e      	ldr	r3, [pc, #248]	@ (8002414 <Startservo+0x120>)
 800231c:	edd3 7a00 	vldr	s15, [r3]
 8002320:	eeb3 7a04 	vmov.f32	s14, #52	@ 0x41a00000  20.0
 8002324:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002328:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800232c:	d80e      	bhi.n	800234c <Startservo+0x58>
			  release_mecanism();
 800232e:	f001 f96b 	bl	8003608 <release_mecanism>
			  flag_separation=1;
 8002332:	4b39      	ldr	r3, [pc, #228]	@ (8002418 <Startservo+0x124>)
 8002334:	2201      	movs	r2, #1
 8002336:	601a      	str	r2, [r3, #0]
			  flag_servo_started=1;
 8002338:	4b38      	ldr	r3, [pc, #224]	@ (800241c <Startservo+0x128>)
 800233a:	2201      	movs	r2, #1
 800233c:	601a      	str	r2, [r3, #0]
			  vTaskDelay(pdMS_TO_TICKS(500));
 800233e:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8002342:	f010 fa83 	bl	801284c <vTaskDelay>
			  osThreadSuspend(NULL);
 8002346:	2000      	movs	r0, #0
 8002348:	f00f fa63 	bl	8011812 <osThreadSuspend>



		  }
	  }
	  if(flag_drop==0){
 800234c:	4b2f      	ldr	r3, [pc, #188]	@ (800240c <Startservo+0x118>)
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	2b00      	cmp	r3, #0
 8002352:	d117      	bne.n	8002384 <Startservo+0x90>
		  if(flag_bouton_servo==1){
 8002354:	4b32      	ldr	r3, [pc, #200]	@ (8002420 <Startservo+0x12c>)
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	2b01      	cmp	r3, #1
 800235a:	d107      	bne.n	800236c <Startservo+0x78>
			  release_mecanism();
 800235c:	f001 f954 	bl	8003608 <release_mecanism>
			  flag_bouton_servo=2;
 8002360:	4b2f      	ldr	r3, [pc, #188]	@ (8002420 <Startservo+0x12c>)
 8002362:	2202      	movs	r2, #2
 8002364:	601a      	str	r2, [r3, #0]
			  flag_servo_started=1;
 8002366:	4b2d      	ldr	r3, [pc, #180]	@ (800241c <Startservo+0x128>)
 8002368:	2201      	movs	r2, #1
 800236a:	601a      	str	r2, [r3, #0]
		  }
		  if(flag_bouton_servo==0){
 800236c:	4b2c      	ldr	r3, [pc, #176]	@ (8002420 <Startservo+0x12c>)
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	2b00      	cmp	r3, #0
 8002372:	d107      	bne.n	8002384 <Startservo+0x90>
			  lock_mecanism();
 8002374:	f001 f958 	bl	8003628 <lock_mecanism>
			  flag_bouton_servo=2;
 8002378:	4b29      	ldr	r3, [pc, #164]	@ (8002420 <Startservo+0x12c>)
 800237a:	2202      	movs	r2, #2
 800237c:	601a      	str	r2, [r3, #0]
			  flag_servo_started=1;
 800237e:	4b27      	ldr	r3, [pc, #156]	@ (800241c <Startservo+0x128>)
 8002380:	2201      	movs	r2, #1
 8002382:	601a      	str	r2, [r3, #0]
		  }

	  }

	  	  if(flag_servo_started==1){
 8002384:	4b25      	ldr	r3, [pc, #148]	@ (800241c <Startservo+0x128>)
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	2b01      	cmp	r3, #1
 800238a:	d108      	bne.n	800239e <Startservo+0xaa>
	  		 vTaskDelay(pdMS_TO_TICKS(500));
 800238c:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8002390:	f010 fa5c 	bl	801284c <vTaskDelay>

	  		  stop_servo();
 8002394:	f001 f958 	bl	8003648 <stop_servo>
	  		  flag_servo_started=0;
 8002398:	4b20      	ldr	r3, [pc, #128]	@ (800241c <Startservo+0x128>)
 800239a:	2200      	movs	r2, #0
 800239c:	601a      	str	r2, [r3, #0]
	  	  }



		if(flag_fin==1){
 800239e:	4b21      	ldr	r3, [pc, #132]	@ (8002424 <Startservo+0x130>)
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	2b01      	cmp	r3, #1
 80023a4:	d102      	bne.n	80023ac <Startservo+0xb8>

			osThreadSuspend(NULL);
 80023a6:	2000      	movs	r0, #0
 80023a8:	f00f fa33 	bl	8011812 <osThreadSuspend>
		}

		  uint32_t end1= DWT->CYCCNT;
 80023ac:	4b16      	ldr	r3, [pc, #88]	@ (8002408 <Startservo+0x114>)
 80023ae:	685b      	ldr	r3, [r3, #4]
 80023b0:	61bb      	str	r3, [r7, #24]
		  uint32_t cycles= end1-start1;
 80023b2:	69ba      	ldr	r2, [r7, #24]
 80023b4:	69fb      	ldr	r3, [r7, #28]
 80023b6:	1ad3      	subs	r3, r2, r3
 80023b8:	617b      	str	r3, [r7, #20]
		  float times=(float) cycles/(SystemCoreClock/1000000.0f);
 80023ba:	697b      	ldr	r3, [r7, #20]
 80023bc:	ee07 3a90 	vmov	s15, r3
 80023c0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80023c4:	4b18      	ldr	r3, [pc, #96]	@ (8002428 <Startservo+0x134>)
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	ee07 3a90 	vmov	s15, r3
 80023cc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80023d0:	ed9f 6a16 	vldr	s12, [pc, #88]	@ 800242c <Startservo+0x138>
 80023d4:	ee87 7a86 	vdiv.f32	s14, s15, s12
 80023d8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80023dc:	edc7 7a04 	vstr	s15, [r7, #16]
if(times>timeservo){
 80023e0:	4b13      	ldr	r3, [pc, #76]	@ (8002430 <Startservo+0x13c>)
 80023e2:	edd3 7a00 	vldr	s15, [r3]
 80023e6:	ed97 7a04 	vldr	s14, [r7, #16]
 80023ea:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80023ee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80023f2:	dd02      	ble.n	80023fa <Startservo+0x106>
	timeservo=times;
 80023f4:	4a0e      	ldr	r2, [pc, #56]	@ (8002430 <Startservo+0x13c>)
 80023f6:	693b      	ldr	r3, [r7, #16]
 80023f8:	6013      	str	r3, [r2, #0]
}
vTaskDelayUntil(&xLastWakeTime, pdMS_TO_TICKS(200));
 80023fa:	f107 030c 	add.w	r3, r7, #12
 80023fe:	21c8      	movs	r1, #200	@ 0xc8
 8002400:	4618      	mov	r0, r3
 8002402:	f010 f9a3 	bl	801274c <vTaskDelayUntil>
  {
 8002406:	e77d      	b.n	8002304 <Startservo+0x10>
 8002408:	e0001000 	.word	0xe0001000
 800240c:	20000e8c 	.word	0x20000e8c
 8002410:	20000e94 	.word	0x20000e94
 8002414:	20000eac 	.word	0x20000eac
 8002418:	20000e90 	.word	0x20000e90
 800241c:	20000e9c 	.word	0x20000e9c
 8002420:	20000e98 	.word	0x20000e98
 8002424:	20000ea4 	.word	0x20000ea4
 8002428:	20000020 	.word	0x20000020
 800242c:	49742400 	.word	0x49742400
 8002430:	20000330 	.word	0x20000330

08002434 <Startdistancecalc>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_Startdistancecalc */
void Startdistancecalc(void const * argument)
{
 8002434:	b580      	push	{r7, lr}
 8002436:	b088      	sub	sp, #32
 8002438:	af00      	add	r7, sp, #0
 800243a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Startdistancecalc */
	TickType_t xLastWakeTime = xTaskGetTickCount();
 800243c:	f010 fbce 	bl	8012bdc <xTaskGetTickCount>
 8002440:	4603      	mov	r3, r0
 8002442:	60fb      	str	r3, [r7, #12]
  /* Infinite loop */
  for(;;)
  {
	  uint32_t start1= DWT->CYCCNT;
 8002444:	4b32      	ldr	r3, [pc, #200]	@ (8002510 <Startdistancecalc+0xdc>)
 8002446:	685b      	ldr	r3, [r3, #4]
 8002448:	61fb      	str	r3, [r7, #28]

	  if(flag_calib==1){
 800244a:	4b32      	ldr	r3, [pc, #200]	@ (8002514 <Startdistancecalc+0xe0>)
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	2b01      	cmp	r3, #1
 8002450:	d129      	bne.n	80024a6 <Startdistancecalc+0x72>

		  if(GNSSData.fixType>=3){
 8002452:	4b31      	ldr	r3, [pc, #196]	@ (8002518 <Startdistancecalc+0xe4>)
 8002454:	f893 3077 	ldrb.w	r3, [r3, #119]	@ 0x77
 8002458:	2b02      	cmp	r3, #2
 800245a:	d924      	bls.n	80024a6 <Startdistancecalc+0x72>
#ifdef PARTIE_BAS
			  distance_entre_module=distancecalc(GNSSData.fLat,TOPData.latitude, GNSSData.fLon,TOPData.longitude,hauteur_relative,TOPData.altitude_baro);
 800245c:	4b2e      	ldr	r3, [pc, #184]	@ (8002518 <Startdistancecalc+0xe4>)
 800245e:	edd3 7a24 	vldr	s15, [r3, #144]	@ 0x90
 8002462:	4b2e      	ldr	r3, [pc, #184]	@ (800251c <Startdistancecalc+0xe8>)
 8002464:	ed93 7a12 	vldr	s14, [r3, #72]	@ 0x48
 8002468:	4b2b      	ldr	r3, [pc, #172]	@ (8002518 <Startdistancecalc+0xe4>)
 800246a:	edd3 6a23 	vldr	s13, [r3, #140]	@ 0x8c
 800246e:	4b2b      	ldr	r3, [pc, #172]	@ (800251c <Startdistancecalc+0xe8>)
 8002470:	ed93 6a13 	vldr	s12, [r3, #76]	@ 0x4c
 8002474:	4b2a      	ldr	r3, [pc, #168]	@ (8002520 <Startdistancecalc+0xec>)
 8002476:	edd3 5a00 	vldr	s11, [r3]
 800247a:	4b28      	ldr	r3, [pc, #160]	@ (800251c <Startdistancecalc+0xe8>)
 800247c:	ed93 5a15 	vldr	s10, [r3, #84]	@ 0x54
 8002480:	eef0 2a45 	vmov.f32	s5, s10
 8002484:	eeb0 2a65 	vmov.f32	s4, s11
 8002488:	eef0 1a46 	vmov.f32	s3, s12
 800248c:	eeb0 1a66 	vmov.f32	s2, s13
 8002490:	eef0 0a47 	vmov.f32	s1, s14
 8002494:	eeb0 0a67 	vmov.f32	s0, s15
 8002498:	f7ff f99a 	bl	80017d0 <distancecalc>
 800249c:	eef0 7a40 	vmov.f32	s15, s0
 80024a0:	4b20      	ldr	r3, [pc, #128]	@ (8002524 <Startdistancecalc+0xf0>)
 80024a2:	edc3 7a00 	vstr	s15, [r3]

#endif
	  }
}

		if(flag_fin==1){
 80024a6:	4b20      	ldr	r3, [pc, #128]	@ (8002528 <Startdistancecalc+0xf4>)
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	2b01      	cmp	r3, #1
 80024ac:	d102      	bne.n	80024b4 <Startdistancecalc+0x80>

			osThreadSuspend(NULL);
 80024ae:	2000      	movs	r0, #0
 80024b0:	f00f f9af 	bl	8011812 <osThreadSuspend>
		}



	  uint32_t end1= DWT->CYCCNT;
 80024b4:	4b16      	ldr	r3, [pc, #88]	@ (8002510 <Startdistancecalc+0xdc>)
 80024b6:	685b      	ldr	r3, [r3, #4]
 80024b8:	61bb      	str	r3, [r7, #24]
	  uint32_t cycles= end1-start1;
 80024ba:	69ba      	ldr	r2, [r7, #24]
 80024bc:	69fb      	ldr	r3, [r7, #28]
 80024be:	1ad3      	subs	r3, r2, r3
 80024c0:	617b      	str	r3, [r7, #20]

	  float times=(float) cycles/(SystemCoreClock/1000000.0f);
 80024c2:	697b      	ldr	r3, [r7, #20]
 80024c4:	ee07 3a90 	vmov	s15, r3
 80024c8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80024cc:	4b17      	ldr	r3, [pc, #92]	@ (800252c <Startdistancecalc+0xf8>)
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	ee07 3a90 	vmov	s15, r3
 80024d4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80024d8:	ed9f 6a15 	vldr	s12, [pc, #84]	@ 8002530 <Startdistancecalc+0xfc>
 80024dc:	ee87 7a86 	vdiv.f32	s14, s15, s12
 80024e0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80024e4:	edc7 7a04 	vstr	s15, [r7, #16]
if(times>timedist){
 80024e8:	4b12      	ldr	r3, [pc, #72]	@ (8002534 <Startdistancecalc+0x100>)
 80024ea:	edd3 7a00 	vldr	s15, [r3]
 80024ee:	ed97 7a04 	vldr	s14, [r7, #16]
 80024f2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80024f6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80024fa:	dd02      	ble.n	8002502 <Startdistancecalc+0xce>
timedist=times;
 80024fc:	4a0d      	ldr	r2, [pc, #52]	@ (8002534 <Startdistancecalc+0x100>)
 80024fe:	693b      	ldr	r3, [r7, #16]
 8002500:	6013      	str	r3, [r2, #0]
}
vTaskDelayUntil(&xLastWakeTime, pdMS_TO_TICKS(200));
 8002502:	f107 030c 	add.w	r3, r7, #12
 8002506:	21c8      	movs	r1, #200	@ 0xc8
 8002508:	4618      	mov	r0, r3
 800250a:	f010 f91f 	bl	801274c <vTaskDelayUntil>
  {
 800250e:	e799      	b.n	8002444 <Startdistancecalc+0x10>
 8002510:	e0001000 	.word	0xe0001000
 8002514:	20000e94 	.word	0x20000e94
 8002518:	20000c74 	.word	0x20000c74
 800251c:	20000bf8 	.word	0x20000bf8
 8002520:	20000eac 	.word	0x20000eac
 8002524:	20000308 	.word	0x20000308
 8002528:	20000ea4 	.word	0x20000ea4
 800252c:	20000020 	.word	0x20000020
 8002530:	49742400 	.word	0x49742400
 8002534:	20000334 	.word	0x20000334

08002538 <startTarvosDecode>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_startTarvosDecode */
void startTarvosDecode(void const * argument)
{
 8002538:	b5f0      	push	{r4, r5, r6, r7, lr}
 800253a:	b09d      	sub	sp, #116	@ 0x74
 800253c:	af00      	add	r7, sp, #0
 800253e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN startTarvosDecode */
	TickType_t xLastWakeTime = xTaskGetTickCount();
 8002540:	f010 fb4c 	bl	8012bdc <xTaskGetTickCount>
 8002544:	6638      	str	r0, [r7, #96]	@ 0x60
	 uint8_t temp_trame[TRAME_SIZE];
		      uint8_t temp5[5];
		      uint8_t data_index = 0;
 8002546:	2300      	movs	r3, #0
 8002548:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
  /* Infinite loop */
  for(;;)
  {
	  uint32_t start1= DWT->CYCCNT;
 800254c:	4b86      	ldr	r3, [pc, #536]	@ (8002768 <startTarvosDecode+0x230>)
 800254e:	685b      	ldr	r3, [r3, #4]
 8002550:	65fb      	str	r3, [r7, #92]	@ 0x5c



	          while (read_index != write_index) {
 8002552:	e0d9      	b.n	8002708 <startTarvosDecode+0x1d0>
	              // Recherche de l'entête principale
	              if (circular_buffer[read_index] == 0x02 &&
 8002554:	4b85      	ldr	r3, [pc, #532]	@ (800276c <startTarvosDecode+0x234>)
 8002556:	881b      	ldrh	r3, [r3, #0]
 8002558:	b29b      	uxth	r3, r3
 800255a:	461a      	mov	r2, r3
 800255c:	4b84      	ldr	r3, [pc, #528]	@ (8002770 <startTarvosDecode+0x238>)
 800255e:	5c9b      	ldrb	r3, [r3, r2]
 8002560:	2b02      	cmp	r3, #2
 8002562:	f040 80c3 	bne.w	80026ec <startTarvosDecode+0x1b4>
	                  circular_buffer[(read_index + 1) % CIRC_BUF_SIZE] == 0x81)
 8002566:	4b81      	ldr	r3, [pc, #516]	@ (800276c <startTarvosDecode+0x234>)
 8002568:	881b      	ldrh	r3, [r3, #0]
 800256a:	b29b      	uxth	r3, r3
 800256c:	3301      	adds	r3, #1
 800256e:	425a      	negs	r2, r3
 8002570:	b2db      	uxtb	r3, r3
 8002572:	b2d2      	uxtb	r2, r2
 8002574:	bf58      	it	pl
 8002576:	4253      	negpl	r3, r2
 8002578:	4a7d      	ldr	r2, [pc, #500]	@ (8002770 <startTarvosDecode+0x238>)
 800257a:	5cd3      	ldrb	r3, [r2, r3]
	              if (circular_buffer[read_index] == 0x02 &&
 800257c:	2b81      	cmp	r3, #129	@ 0x81
 800257e:	f040 80b5 	bne.w	80026ec <startTarvosDecode+0x1b4>
	              {
	                  data_index = 0;
 8002582:	2300      	movs	r3, #0
 8002584:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f

	                  while (data_index < TRAME_SIZE) {
 8002588:	e07c      	b.n	8002684 <startTarvosDecode+0x14c>
	                      // Vérifie s’il reste au moins 5 octets
	                      uint16_t available = (write_index >= read_index)
 800258a:	4b7a      	ldr	r3, [pc, #488]	@ (8002774 <startTarvosDecode+0x23c>)
 800258c:	881b      	ldrh	r3, [r3, #0]
 800258e:	b29a      	uxth	r2, r3
 8002590:	4b76      	ldr	r3, [pc, #472]	@ (800276c <startTarvosDecode+0x234>)
 8002592:	881b      	ldrh	r3, [r3, #0]
 8002594:	b29b      	uxth	r3, r3
 8002596:	429a      	cmp	r2, r3
 8002598:	d308      	bcc.n	80025ac <startTarvosDecode+0x74>
	                          ? (write_index - read_index)
 800259a:	4b76      	ldr	r3, [pc, #472]	@ (8002774 <startTarvosDecode+0x23c>)
 800259c:	881b      	ldrh	r3, [r3, #0]
 800259e:	b29a      	uxth	r2, r3
 80025a0:	4b72      	ldr	r3, [pc, #456]	@ (800276c <startTarvosDecode+0x234>)
 80025a2:	881b      	ldrh	r3, [r3, #0]
 80025a4:	b29b      	uxth	r3, r3
	                      uint16_t available = (write_index >= read_index)
 80025a6:	1ad3      	subs	r3, r2, r3
 80025a8:	b29b      	uxth	r3, r3
 80025aa:	e00a      	b.n	80025c2 <startTarvosDecode+0x8a>
	                          : (CIRC_BUF_SIZE - read_index + write_index);
 80025ac:	4b71      	ldr	r3, [pc, #452]	@ (8002774 <startTarvosDecode+0x23c>)
 80025ae:	881b      	ldrh	r3, [r3, #0]
 80025b0:	b29a      	uxth	r2, r3
 80025b2:	4b6e      	ldr	r3, [pc, #440]	@ (800276c <startTarvosDecode+0x234>)
 80025b4:	881b      	ldrh	r3, [r3, #0]
 80025b6:	b29b      	uxth	r3, r3
 80025b8:	1ad3      	subs	r3, r2, r3
 80025ba:	b29b      	uxth	r3, r3
	                      uint16_t available = (write_index >= read_index)
 80025bc:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 80025c0:	b29b      	uxth	r3, r3
 80025c2:	f8a7 3052 	strh.w	r3, [r7, #82]	@ 0x52

	                      if (available < 5) {
 80025c6:	f8b7 3052 	ldrh.w	r3, [r7, #82]	@ 0x52
 80025ca:	2b04      	cmp	r3, #4
 80025cc:	d960      	bls.n	8002690 <startTarvosDecode+0x158>
	                          break; // attendre plus de données
	                      }

	                      // Copie 5 octets
	                      for (int i = 0; i < 5; i++) {
 80025ce:	2300      	movs	r3, #0
 80025d0:	66bb      	str	r3, [r7, #104]	@ 0x68
 80025d2:	e015      	b.n	8002600 <startTarvosDecode+0xc8>
	                          temp5[i] = circular_buffer[(read_index + i) % CIRC_BUF_SIZE];
 80025d4:	4b65      	ldr	r3, [pc, #404]	@ (800276c <startTarvosDecode+0x234>)
 80025d6:	881b      	ldrh	r3, [r3, #0]
 80025d8:	b29b      	uxth	r3, r3
 80025da:	461a      	mov	r2, r3
 80025dc:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80025de:	4413      	add	r3, r2
 80025e0:	425a      	negs	r2, r3
 80025e2:	b2db      	uxtb	r3, r3
 80025e4:	b2d2      	uxtb	r2, r2
 80025e6:	bf58      	it	pl
 80025e8:	4253      	negpl	r3, r2
 80025ea:	4a61      	ldr	r2, [pc, #388]	@ (8002770 <startTarvosDecode+0x238>)
 80025ec:	5cd1      	ldrb	r1, [r2, r3]
 80025ee:	f107 020c 	add.w	r2, r7, #12
 80025f2:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80025f4:	4413      	add	r3, r2
 80025f6:	460a      	mov	r2, r1
 80025f8:	701a      	strb	r2, [r3, #0]
	                      for (int i = 0; i < 5; i++) {
 80025fa:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80025fc:	3301      	adds	r3, #1
 80025fe:	66bb      	str	r3, [r7, #104]	@ 0x68
 8002600:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002602:	2b04      	cmp	r3, #4
 8002604:	dde6      	ble.n	80025d4 <startTarvosDecode+0x9c>
	                      }

	                      // Confirmation TX ? (trame parasite)
	                      if (temp5[0] == 0x02 && temp5[1] == 0x40 && temp5[2] == 0x01) {
 8002606:	7b3b      	ldrb	r3, [r7, #12]
 8002608:	2b02      	cmp	r3, #2
 800260a:	d112      	bne.n	8002632 <startTarvosDecode+0xfa>
 800260c:	7b7b      	ldrb	r3, [r7, #13]
 800260e:	2b40      	cmp	r3, #64	@ 0x40
 8002610:	d10f      	bne.n	8002632 <startTarvosDecode+0xfa>
 8002612:	7bbb      	ldrb	r3, [r7, #14]
 8002614:	2b01      	cmp	r3, #1
 8002616:	d10c      	bne.n	8002632 <startTarvosDecode+0xfa>
	                          // Skip trame de confirmation
	                          read_index = (read_index + 5) % CIRC_BUF_SIZE;
 8002618:	4b54      	ldr	r3, [pc, #336]	@ (800276c <startTarvosDecode+0x234>)
 800261a:	881b      	ldrh	r3, [r3, #0]
 800261c:	b29b      	uxth	r3, r3
 800261e:	3305      	adds	r3, #5
 8002620:	425a      	negs	r2, r3
 8002622:	b2db      	uxtb	r3, r3
 8002624:	b2d2      	uxtb	r2, r2
 8002626:	bf58      	it	pl
 8002628:	4253      	negpl	r3, r2
 800262a:	b29a      	uxth	r2, r3
 800262c:	4b4f      	ldr	r3, [pc, #316]	@ (800276c <startTarvosDecode+0x234>)
 800262e:	801a      	strh	r2, [r3, #0]
	                          continue;
 8002630:	e028      	b.n	8002684 <startTarvosDecode+0x14c>
	                      }

	                      // Sinon : partie utile, on ajoute à la trame
	                      for (int i = 0; i < 5 && data_index < TRAME_SIZE; i++) {
 8002632:	2300      	movs	r3, #0
 8002634:	667b      	str	r3, [r7, #100]	@ 0x64
 8002636:	e012      	b.n	800265e <startTarvosDecode+0x126>
	                          temp_trame[data_index++] = temp5[i];
 8002638:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 800263c:	1c5a      	adds	r2, r3, #1
 800263e:	f887 206f 	strb.w	r2, [r7, #111]	@ 0x6f
 8002642:	4619      	mov	r1, r3
 8002644:	f107 020c 	add.w	r2, r7, #12
 8002648:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800264a:	4413      	add	r3, r2
 800264c:	781a      	ldrb	r2, [r3, #0]
 800264e:	f101 0370 	add.w	r3, r1, #112	@ 0x70
 8002652:	443b      	add	r3, r7
 8002654:	f803 2c5c 	strb.w	r2, [r3, #-92]
	                      for (int i = 0; i < 5 && data_index < TRAME_SIZE; i++) {
 8002658:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800265a:	3301      	adds	r3, #1
 800265c:	667b      	str	r3, [r7, #100]	@ 0x64
 800265e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002660:	2b04      	cmp	r3, #4
 8002662:	dc03      	bgt.n	800266c <startTarvosDecode+0x134>
 8002664:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8002668:	2b3b      	cmp	r3, #59	@ 0x3b
 800266a:	d9e5      	bls.n	8002638 <startTarvosDecode+0x100>
	                      }

	                      read_index = (read_index + 5) % CIRC_BUF_SIZE;
 800266c:	4b3f      	ldr	r3, [pc, #252]	@ (800276c <startTarvosDecode+0x234>)
 800266e:	881b      	ldrh	r3, [r3, #0]
 8002670:	b29b      	uxth	r3, r3
 8002672:	3305      	adds	r3, #5
 8002674:	425a      	negs	r2, r3
 8002676:	b2db      	uxtb	r3, r3
 8002678:	b2d2      	uxtb	r2, r2
 800267a:	bf58      	it	pl
 800267c:	4253      	negpl	r3, r2
 800267e:	b29a      	uxth	r2, r3
 8002680:	4b3a      	ldr	r3, [pc, #232]	@ (800276c <startTarvosDecode+0x234>)
 8002682:	801a      	strh	r2, [r3, #0]
	                  while (data_index < TRAME_SIZE) {
 8002684:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8002688:	2b3b      	cmp	r3, #59	@ 0x3b
 800268a:	f67f af7e 	bls.w	800258a <startTarvosDecode+0x52>
 800268e:	e000      	b.n	8002692 <startTarvosDecode+0x15a>
	                          break; // attendre plus de données
 8002690:	bf00      	nop
	                  }

	                  if (data_index == TRAME_SIZE) {
 8002692:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8002696:	2b3c      	cmp	r3, #60	@ 0x3c
 8002698:	d135      	bne.n	8002706 <startTarvosDecode+0x1ce>

	                	  if (tarvos_checksum(temp_trame, TRAME_SIZE) == temp_trame[TRAME_SIZE - 1]) {
 800269a:	f107 0314 	add.w	r3, r7, #20
 800269e:	213c      	movs	r1, #60	@ 0x3c
 80026a0:	4618      	mov	r0, r3
 80026a2:	f002 fb7f 	bl	8004da4 <tarvos_checksum>
 80026a6:	4603      	mov	r3, r0
 80026a8:	461a      	mov	r2, r3
 80026aa:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 80026ae:	429a      	cmp	r2, r3
 80026b0:	d129      	bne.n	8002706 <startTarvosDecode+0x1ce>


#endif

#ifdef PARTIE_BAS
	                      memcpy(tarvos_DATA, temp_trame, TRAME_SIZE);
 80026b2:	4b31      	ldr	r3, [pc, #196]	@ (8002778 <startTarvosDecode+0x240>)
 80026b4:	f107 0414 	add.w	r4, r7, #20
 80026b8:	469c      	mov	ip, r3
 80026ba:	f104 0e30 	add.w	lr, r4, #48	@ 0x30
 80026be:	4665      	mov	r5, ip
 80026c0:	4626      	mov	r6, r4
 80026c2:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 80026c4:	6028      	str	r0, [r5, #0]
 80026c6:	6069      	str	r1, [r5, #4]
 80026c8:	60aa      	str	r2, [r5, #8]
 80026ca:	60eb      	str	r3, [r5, #12]
 80026cc:	3410      	adds	r4, #16
 80026ce:	f10c 0c10 	add.w	ip, ip, #16
 80026d2:	4574      	cmp	r4, lr
 80026d4:	d1f3      	bne.n	80026be <startTarvosDecode+0x186>
 80026d6:	4665      	mov	r5, ip
 80026d8:	4623      	mov	r3, r4
 80026da:	cb07      	ldmia	r3!, {r0, r1, r2}
 80026dc:	6028      	str	r0, [r5, #0]
 80026de:	6069      	str	r1, [r5, #4]
 80026e0:	60aa      	str	r2, [r5, #8]
	                      decode_payload(&TOPData, tarvos_DATA);  // ou un seul struct global
 80026e2:	4925      	ldr	r1, [pc, #148]	@ (8002778 <startTarvosDecode+0x240>)
 80026e4:	4825      	ldr	r0, [pc, #148]	@ (800277c <startTarvosDecode+0x244>)
 80026e6:	f002 fa83 	bl	8004bf0 <decode_payload>
	                  if (data_index == TRAME_SIZE) {
 80026ea:	e00c      	b.n	8002706 <startTarvosDecode+0x1ce>
	                	  }

	                  }
	              } else {
	                  // Entête invalide : skip 1 octet
	                  read_index = (read_index + 1) % CIRC_BUF_SIZE;
 80026ec:	4b1f      	ldr	r3, [pc, #124]	@ (800276c <startTarvosDecode+0x234>)
 80026ee:	881b      	ldrh	r3, [r3, #0]
 80026f0:	b29b      	uxth	r3, r3
 80026f2:	3301      	adds	r3, #1
 80026f4:	425a      	negs	r2, r3
 80026f6:	b2db      	uxtb	r3, r3
 80026f8:	b2d2      	uxtb	r2, r2
 80026fa:	bf58      	it	pl
 80026fc:	4253      	negpl	r3, r2
 80026fe:	b29a      	uxth	r2, r3
 8002700:	4b1a      	ldr	r3, [pc, #104]	@ (800276c <startTarvosDecode+0x234>)
 8002702:	801a      	strh	r2, [r3, #0]
 8002704:	e000      	b.n	8002708 <startTarvosDecode+0x1d0>
	                  if (data_index == TRAME_SIZE) {
 8002706:	bf00      	nop
	          while (read_index != write_index) {
 8002708:	4b18      	ldr	r3, [pc, #96]	@ (800276c <startTarvosDecode+0x234>)
 800270a:	881b      	ldrh	r3, [r3, #0]
 800270c:	b29a      	uxth	r2, r3
 800270e:	4b19      	ldr	r3, [pc, #100]	@ (8002774 <startTarvosDecode+0x23c>)
 8002710:	881b      	ldrh	r3, [r3, #0]
 8002712:	b29b      	uxth	r3, r3
 8002714:	429a      	cmp	r2, r3
 8002716:	f47f af1d 	bne.w	8002554 <startTarvosDecode+0x1c>
	          }




		if(flag_fin==1){
 800271a:	4b19      	ldr	r3, [pc, #100]	@ (8002780 <startTarvosDecode+0x248>)
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	2b01      	cmp	r3, #1
 8002720:	d102      	bne.n	8002728 <startTarvosDecode+0x1f0>

			osThreadSuspend(NULL);
 8002722:	2000      	movs	r0, #0
 8002724:	f00f f875 	bl	8011812 <osThreadSuspend>
		}

		  uint32_t end1= DWT->CYCCNT;
 8002728:	4b0f      	ldr	r3, [pc, #60]	@ (8002768 <startTarvosDecode+0x230>)
 800272a:	685b      	ldr	r3, [r3, #4]
 800272c:	65bb      	str	r3, [r7, #88]	@ 0x58
		  uint32_t cycles= end1-start1;
 800272e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8002730:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002732:	1ad3      	subs	r3, r2, r3
 8002734:	657b      	str	r3, [r7, #84]	@ 0x54

		  timedecode=(float) cycles/(SystemCoreClock/1000000.0f);
 8002736:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002738:	ee07 3a90 	vmov	s15, r3
 800273c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002740:	4b10      	ldr	r3, [pc, #64]	@ (8002784 <startTarvosDecode+0x24c>)
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	ee07 3a90 	vmov	s15, r3
 8002748:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800274c:	ed9f 6a0e 	vldr	s12, [pc, #56]	@ 8002788 <startTarvosDecode+0x250>
 8002750:	ee87 7a86 	vdiv.f32	s14, s15, s12
 8002754:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002758:	4b0c      	ldr	r3, [pc, #48]	@ (800278c <startTarvosDecode+0x254>)
 800275a:	edc3 7a00 	vstr	s15, [r3]

vTaskDelay(pdMS_TO_TICKS(50));
 800275e:	2032      	movs	r0, #50	@ 0x32
 8002760:	f010 f874 	bl	801284c <vTaskDelay>
  {
 8002764:	e6f2      	b.n	800254c <startTarvosDecode+0x14>
 8002766:	bf00      	nop
 8002768:	e0001000 	.word	0xe0001000
 800276c:	2000174e 	.word	0x2000174e
 8002770:	2000164c 	.word	0x2000164c
 8002774:	2000174c 	.word	0x2000174c
 8002778:	2000048c 	.word	0x2000048c
 800277c:	20000bf8 	.word	0x20000bf8
 8002780:	20000ea4 	.word	0x20000ea4
 8002784:	20000020 	.word	0x20000020
 8002788:	49742400 	.word	0x49742400
 800278c:	2000032c 	.word	0x2000032c

08002790 <bmp581_init_precise_normal>:
extern I2C_HandleTypeDef hi2c1;


//Ox18 donc 11000 pour ODR donc 5hz en mode normal avec oversampling a 128 pour la pression et 8 pour la temperature

uint8_t bmp581_init_precise_normal(BMP_t * bmp581){
 8002790:	b580      	push	{r7, lr}
 8002792:	b088      	sub	sp, #32
 8002794:	af04      	add	r7, sp, #16
 8002796:	6078      	str	r0, [r7, #4]

//	uint8_t OSR_tmask = 0b01111111;
//	uint8_t ODR_tmask = 0b01100001;

	uint8_t OSR_tmask = 0b01111011;
 8002798:	237b      	movs	r3, #123	@ 0x7b
 800279a:	72fb      	strb	r3, [r7, #11]
	uint8_t ODR_tmask = 0b01101001;
 800279c:	2369      	movs	r3, #105	@ 0x69
 800279e:	72bb      	strb	r3, [r7, #10]
	uint8_t DSP_conf_mask = 0b00101011;
 80027a0:	232b      	movs	r3, #43	@ 0x2b
 80027a2:	727b      	strb	r3, [r7, #9]
	uint8_t DSP_conf_mask2 = 0b00010010;
 80027a4:	2312      	movs	r3, #18
 80027a6:	723b      	strb	r3, [r7, #8]
	int check=0;
 80027a8:	2300      	movs	r3, #0
 80027aa:	60fb      	str	r3, [r7, #12]

	if(HAL_I2C_Mem_Write(&hi2c1, BMP581_WRITE_ADDR, BMP581_OSR_CONFIG, 1, &OSR_tmask, 1, 100)!=HAL_OK){
 80027ac:	2364      	movs	r3, #100	@ 0x64
 80027ae:	9302      	str	r3, [sp, #8]
 80027b0:	2301      	movs	r3, #1
 80027b2:	9301      	str	r3, [sp, #4]
 80027b4:	f107 030b 	add.w	r3, r7, #11
 80027b8:	9300      	str	r3, [sp, #0]
 80027ba:	2301      	movs	r3, #1
 80027bc:	2236      	movs	r2, #54	@ 0x36
 80027be:	218e      	movs	r1, #142	@ 0x8e
 80027c0:	4821      	ldr	r0, [pc, #132]	@ (8002848 <bmp581_init_precise_normal+0xb8>)
 80027c2:	f006 f86b 	bl	800889c <HAL_I2C_Mem_Write>
 80027c6:	4603      	mov	r3, r0
 80027c8:	2b00      	cmp	r3, #0
 80027ca:	d001      	beq.n	80027d0 <bmp581_init_precise_normal+0x40>
			check=1;
 80027cc:	2301      	movs	r3, #1
 80027ce:	60fb      	str	r3, [r7, #12]
		}
	if(HAL_I2C_Mem_Write(&hi2c1, BMP581_WRITE_ADDR, BMP581_ODR_CONFIG, 1, &ODR_tmask, 1, 100)!=HAL_OK){
 80027d0:	2364      	movs	r3, #100	@ 0x64
 80027d2:	9302      	str	r3, [sp, #8]
 80027d4:	2301      	movs	r3, #1
 80027d6:	9301      	str	r3, [sp, #4]
 80027d8:	f107 030a 	add.w	r3, r7, #10
 80027dc:	9300      	str	r3, [sp, #0]
 80027de:	2301      	movs	r3, #1
 80027e0:	2237      	movs	r2, #55	@ 0x37
 80027e2:	218e      	movs	r1, #142	@ 0x8e
 80027e4:	4818      	ldr	r0, [pc, #96]	@ (8002848 <bmp581_init_precise_normal+0xb8>)
 80027e6:	f006 f859 	bl	800889c <HAL_I2C_Mem_Write>
 80027ea:	4603      	mov	r3, r0
 80027ec:	2b00      	cmp	r3, #0
 80027ee:	d001      	beq.n	80027f4 <bmp581_init_precise_normal+0x64>
					check=1;
 80027f0:	2301      	movs	r3, #1
 80027f2:	60fb      	str	r3, [r7, #12]
				}
	if(HAL_I2C_Mem_Write(&hi2c1, BMP581_WRITE_ADDR, BMP581_DSP_CONFIG, 1, &DSP_conf_mask, 1, 100)!=HAL_OK){
 80027f4:	2364      	movs	r3, #100	@ 0x64
 80027f6:	9302      	str	r3, [sp, #8]
 80027f8:	2301      	movs	r3, #1
 80027fa:	9301      	str	r3, [sp, #4]
 80027fc:	f107 0309 	add.w	r3, r7, #9
 8002800:	9300      	str	r3, [sp, #0]
 8002802:	2301      	movs	r3, #1
 8002804:	2230      	movs	r2, #48	@ 0x30
 8002806:	218e      	movs	r1, #142	@ 0x8e
 8002808:	480f      	ldr	r0, [pc, #60]	@ (8002848 <bmp581_init_precise_normal+0xb8>)
 800280a:	f006 f847 	bl	800889c <HAL_I2C_Mem_Write>
 800280e:	4603      	mov	r3, r0
 8002810:	2b00      	cmp	r3, #0
 8002812:	d001      	beq.n	8002818 <bmp581_init_precise_normal+0x88>
				check=1;
 8002814:	2301      	movs	r3, #1
 8002816:	60fb      	str	r3, [r7, #12]
			}
	if(HAL_I2C_Mem_Write(&hi2c1, BMP581_WRITE_ADDR, BMP581_DSP_CONFIG, 1, &DSP_conf_mask2, 1, 100)!=HAL_OK){
 8002818:	2364      	movs	r3, #100	@ 0x64
 800281a:	9302      	str	r3, [sp, #8]
 800281c:	2301      	movs	r3, #1
 800281e:	9301      	str	r3, [sp, #4]
 8002820:	f107 0308 	add.w	r3, r7, #8
 8002824:	9300      	str	r3, [sp, #0]
 8002826:	2301      	movs	r3, #1
 8002828:	2230      	movs	r2, #48	@ 0x30
 800282a:	218e      	movs	r1, #142	@ 0x8e
 800282c:	4806      	ldr	r0, [pc, #24]	@ (8002848 <bmp581_init_precise_normal+0xb8>)
 800282e:	f006 f835 	bl	800889c <HAL_I2C_Mem_Write>
 8002832:	4603      	mov	r3, r0
 8002834:	2b00      	cmp	r3, #0
 8002836:	d001      	beq.n	800283c <bmp581_init_precise_normal+0xac>
					check=1;
 8002838:	2301      	movs	r3, #1
 800283a:	60fb      	str	r3, [r7, #12]
//	if(HAL_I2C_Mem_Read(&hi2c1, BMP581_READ_ADDR, BMP581_OSR_EFF, 1, &odrcheck, 1, 100)!=HAL_OK){
//					check=1;
//				}


	return check;
 800283c:	68fb      	ldr	r3, [r7, #12]
 800283e:	b2db      	uxtb	r3, r3

}
 8002840:	4618      	mov	r0, r3
 8002842:	3710      	adds	r7, #16
 8002844:	46bd      	mov	sp, r7
 8002846:	bd80      	pop	{r7, pc}
 8002848:	20000364 	.word	0x20000364

0800284c <bmp581_read_precise_normal>:




uint8_t bmp581_read_precise_normal(BMP_t * bmp581){
 800284c:	b580      	push	{r7, lr}
 800284e:	b08c      	sub	sp, #48	@ 0x30
 8002850:	af04      	add	r7, sp, #16
 8002852:	6078      	str	r0, [r7, #4]
		int check=0;
 8002854:	2300      	movs	r3, #0
 8002856:	61fb      	str	r3, [r7, #28]
		uint8_t recarray[6];
		int32_t intbuffertemp=0;
 8002858:	2300      	movs	r3, #0
 800285a:	61bb      	str	r3, [r7, #24]
		int32_t intbufferpres=0;
 800285c:	2300      	movs	r3, #0
 800285e:	617b      	str	r3, [r7, #20]

		if(HAL_I2C_Mem_Read(&hi2c1, BMP581_READ_ADDR, BMP581_TEMP_DATA_XLSB, 1, &recarray, 6, 100)!=HAL_OK){
 8002860:	2364      	movs	r3, #100	@ 0x64
 8002862:	9302      	str	r3, [sp, #8]
 8002864:	2306      	movs	r3, #6
 8002866:	9301      	str	r3, [sp, #4]
 8002868:	f107 030c 	add.w	r3, r7, #12
 800286c:	9300      	str	r3, [sp, #0]
 800286e:	2301      	movs	r3, #1
 8002870:	221d      	movs	r2, #29
 8002872:	218f      	movs	r1, #143	@ 0x8f
 8002874:	4829      	ldr	r0, [pc, #164]	@ (800291c <bmp581_read_precise_normal+0xd0>)
 8002876:	f006 f925 	bl	8008ac4 <HAL_I2C_Mem_Read>
 800287a:	4603      	mov	r3, r0
 800287c:	2b00      	cmp	r3, #0
 800287e:	d001      	beq.n	8002884 <bmp581_read_precise_normal+0x38>
					check=1;
 8002880:	2301      	movs	r3, #1
 8002882:	61fb      	str	r3, [r7, #28]
				}


		if(check==0){
 8002884:	69fb      	ldr	r3, [r7, #28]
 8002886:	2b00      	cmp	r3, #0
 8002888:	d141      	bne.n	800290e <bmp581_read_precise_normal+0xc2>

		intbuffertemp=(recarray[2]<<16)|(recarray[1]<<8)|(recarray[0]);
 800288a:	7bbb      	ldrb	r3, [r7, #14]
 800288c:	041a      	lsls	r2, r3, #16
 800288e:	7b7b      	ldrb	r3, [r7, #13]
 8002890:	021b      	lsls	r3, r3, #8
 8002892:	4313      	orrs	r3, r2
 8002894:	7b3a      	ldrb	r2, [r7, #12]
 8002896:	4313      	orrs	r3, r2
 8002898:	61bb      	str	r3, [r7, #24]
		intbufferpres=(recarray[5]<<16)|(recarray[4]<<8)|(recarray[3]);
 800289a:	7c7b      	ldrb	r3, [r7, #17]
 800289c:	041a      	lsls	r2, r3, #16
 800289e:	7c3b      	ldrb	r3, [r7, #16]
 80028a0:	021b      	lsls	r3, r3, #8
 80028a2:	4313      	orrs	r3, r2
 80028a4:	7bfa      	ldrb	r2, [r7, #15]
 80028a6:	4313      	orrs	r3, r2
 80028a8:	617b      	str	r3, [r7, #20]
		bmp581->press=(float) intbufferpres/64.0;
 80028aa:	697b      	ldr	r3, [r7, #20]
 80028ac:	ee07 3a90 	vmov	s15, r3
 80028b0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80028b4:	eddf 6a1a 	vldr	s13, [pc, #104]	@ 8002920 <bmp581_read_precise_normal+0xd4>
 80028b8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	edc3 7a03 	vstr	s15, [r3, #12]
		bmp581->temps=(float) intbuffertemp/65536.0;
 80028c2:	69bb      	ldr	r3, [r7, #24]
 80028c4:	ee07 3a90 	vmov	s15, r3
 80028c8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80028cc:	eddf 6a15 	vldr	s13, [pc, #84]	@ 8002924 <bmp581_read_precise_normal+0xd8>
 80028d0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	edc3 7a04 	vstr	s15, [r3, #16]

		bmp581->altitude= (1.0f - powf(bmp581->press / 101325.0f, 0.190295f)) * 44330.0f;
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	edd3 7a03 	vldr	s15, [r3, #12]
 80028e0:	eddf 6a11 	vldr	s13, [pc, #68]	@ 8002928 <bmp581_read_precise_normal+0xdc>
 80028e4:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80028e8:	eddf 0a10 	vldr	s1, [pc, #64]	@ 800292c <bmp581_read_precise_normal+0xe0>
 80028ec:	eeb0 0a47 	vmov.f32	s0, s14
 80028f0:	f015 ff06 	bl	8018700 <powf>
 80028f4:	eef0 7a40 	vmov.f32	s15, s0
 80028f8:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80028fc:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002900:	ed9f 7a0b 	vldr	s14, [pc, #44]	@ 8002930 <bmp581_read_precise_normal+0xe4>
 8002904:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	edc3 7a05 	vstr	s15, [r3, #20]
		}

		return check;
 800290e:	69fb      	ldr	r3, [r7, #28]
 8002910:	b2db      	uxtb	r3, r3
}
 8002912:	4618      	mov	r0, r3
 8002914:	3720      	adds	r7, #32
 8002916:	46bd      	mov	sp, r7
 8002918:	bd80      	pop	{r7, pc}
 800291a:	bf00      	nop
 800291c:	20000364 	.word	0x20000364
 8002920:	42800000 	.word	0x42800000
 8002924:	47800000 	.word	0x47800000
 8002928:	47c5e680 	.word	0x47c5e680
 800292c:	3e42dcb1 	.word	0x3e42dcb1
 8002930:	472d2a00 	.word	0x472d2a00

08002934 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8002934:	b580      	push	{r7, lr}
 8002936:	b082      	sub	sp, #8
 8002938:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 800293a:	4b22      	ldr	r3, [pc, #136]	@ (80029c4 <MX_DMA_Init+0x90>)
 800293c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800293e:	4a21      	ldr	r2, [pc, #132]	@ (80029c4 <MX_DMA_Init+0x90>)
 8002940:	f043 0304 	orr.w	r3, r3, #4
 8002944:	6493      	str	r3, [r2, #72]	@ 0x48
 8002946:	4b1f      	ldr	r3, [pc, #124]	@ (80029c4 <MX_DMA_Init+0x90>)
 8002948:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800294a:	f003 0304 	and.w	r3, r3, #4
 800294e:	607b      	str	r3, [r7, #4]
 8002950:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002952:	4b1c      	ldr	r3, [pc, #112]	@ (80029c4 <MX_DMA_Init+0x90>)
 8002954:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002956:	4a1b      	ldr	r2, [pc, #108]	@ (80029c4 <MX_DMA_Init+0x90>)
 8002958:	f043 0301 	orr.w	r3, r3, #1
 800295c:	6493      	str	r3, [r2, #72]	@ 0x48
 800295e:	4b19      	ldr	r3, [pc, #100]	@ (80029c4 <MX_DMA_Init+0x90>)
 8002960:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002962:	f003 0301 	and.w	r3, r3, #1
 8002966:	603b      	str	r3, [r7, #0]
 8002968:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 5, 0);
 800296a:	2200      	movs	r2, #0
 800296c:	2105      	movs	r1, #5
 800296e:	200b      	movs	r0, #11
 8002970:	f005 f9ae 	bl	8007cd0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8002974:	200b      	movs	r0, #11
 8002976:	f005 f9c5 	bl	8007d04 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 5, 0);
 800297a:	2200      	movs	r2, #0
 800297c:	2105      	movs	r1, #5
 800297e:	200c      	movs	r0, #12
 8002980:	f005 f9a6 	bl	8007cd0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8002984:	200c      	movs	r0, #12
 8002986:	f005 f9bd 	bl	8007d04 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 5, 0);
 800298a:	2200      	movs	r2, #0
 800298c:	2105      	movs	r1, #5
 800298e:	200d      	movs	r0, #13
 8002990:	f005 f99e 	bl	8007cd0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8002994:	200d      	movs	r0, #13
 8002996:	f005 f9b5 	bl	8007d04 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 5, 0);
 800299a:	2200      	movs	r2, #0
 800299c:	2105      	movs	r1, #5
 800299e:	200e      	movs	r0, #14
 80029a0:	f005 f996 	bl	8007cd0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 80029a4:	200e      	movs	r0, #14
 80029a6:	f005 f9ad 	bl	8007d04 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 5, 0);
 80029aa:	2200      	movs	r2, #0
 80029ac:	2105      	movs	r1, #5
 80029ae:	200f      	movs	r0, #15
 80029b0:	f005 f98e 	bl	8007cd0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 80029b4:	200f      	movs	r0, #15
 80029b6:	f005 f9a5 	bl	8007d04 <HAL_NVIC_EnableIRQ>

}
 80029ba:	bf00      	nop
 80029bc:	3708      	adds	r7, #8
 80029be:	46bd      	mov	sp, r7
 80029c0:	bd80      	pop	{r7, pc}
 80029c2:	bf00      	nop
 80029c4:	40021000 	.word	0x40021000

080029c8 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80029c8:	b580      	push	{r7, lr}
 80029ca:	b08a      	sub	sp, #40	@ 0x28
 80029cc:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80029ce:	f107 0314 	add.w	r3, r7, #20
 80029d2:	2200      	movs	r2, #0
 80029d4:	601a      	str	r2, [r3, #0]
 80029d6:	605a      	str	r2, [r3, #4]
 80029d8:	609a      	str	r2, [r3, #8]
 80029da:	60da      	str	r2, [r3, #12]
 80029dc:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80029de:	4b49      	ldr	r3, [pc, #292]	@ (8002b04 <MX_GPIO_Init+0x13c>)
 80029e0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80029e2:	4a48      	ldr	r2, [pc, #288]	@ (8002b04 <MX_GPIO_Init+0x13c>)
 80029e4:	f043 0320 	orr.w	r3, r3, #32
 80029e8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80029ea:	4b46      	ldr	r3, [pc, #280]	@ (8002b04 <MX_GPIO_Init+0x13c>)
 80029ec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80029ee:	f003 0320 	and.w	r3, r3, #32
 80029f2:	613b      	str	r3, [r7, #16]
 80029f4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80029f6:	4b43      	ldr	r3, [pc, #268]	@ (8002b04 <MX_GPIO_Init+0x13c>)
 80029f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80029fa:	4a42      	ldr	r2, [pc, #264]	@ (8002b04 <MX_GPIO_Init+0x13c>)
 80029fc:	f043 0301 	orr.w	r3, r3, #1
 8002a00:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002a02:	4b40      	ldr	r3, [pc, #256]	@ (8002b04 <MX_GPIO_Init+0x13c>)
 8002a04:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002a06:	f003 0301 	and.w	r3, r3, #1
 8002a0a:	60fb      	str	r3, [r7, #12]
 8002a0c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002a0e:	4b3d      	ldr	r3, [pc, #244]	@ (8002b04 <MX_GPIO_Init+0x13c>)
 8002a10:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002a12:	4a3c      	ldr	r2, [pc, #240]	@ (8002b04 <MX_GPIO_Init+0x13c>)
 8002a14:	f043 0304 	orr.w	r3, r3, #4
 8002a18:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002a1a:	4b3a      	ldr	r3, [pc, #232]	@ (8002b04 <MX_GPIO_Init+0x13c>)
 8002a1c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002a1e:	f003 0304 	and.w	r3, r3, #4
 8002a22:	60bb      	str	r3, [r7, #8]
 8002a24:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002a26:	4b37      	ldr	r3, [pc, #220]	@ (8002b04 <MX_GPIO_Init+0x13c>)
 8002a28:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002a2a:	4a36      	ldr	r2, [pc, #216]	@ (8002b04 <MX_GPIO_Init+0x13c>)
 8002a2c:	f043 0302 	orr.w	r3, r3, #2
 8002a30:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002a32:	4b34      	ldr	r3, [pc, #208]	@ (8002b04 <MX_GPIO_Init+0x13c>)
 8002a34:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002a36:	f003 0302 	and.w	r3, r3, #2
 8002a3a:	607b      	str	r3, [r7, #4]
 8002a3c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4, GPIO_PIN_RESET);
 8002a3e:	2200      	movs	r2, #0
 8002a40:	2110      	movs	r1, #16
 8002a42:	4831      	ldr	r0, [pc, #196]	@ (8002b08 <MX_GPIO_Init+0x140>)
 8002a44:	f005 fe44 	bl	80086d0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED_ROUGE_Pin|PWEN_Pin, GPIO_PIN_RESET);
 8002a48:	2200      	movs	r2, #0
 8002a4a:	f44f 4140 	mov.w	r1, #49152	@ 0xc000
 8002a4e:	482f      	ldr	r0, [pc, #188]	@ (8002b0c <MX_GPIO_Init+0x144>)
 8002a50:	f005 fe3e 	bl	80086d0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 8002a54:	2310      	movs	r3, #16
 8002a56:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8002a58:	f44f 1344 	mov.w	r3, #3211264	@ 0x310000
 8002a5c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a5e:	2300      	movs	r3, #0
 8002a60:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002a62:	f107 0314 	add.w	r3, r7, #20
 8002a66:	4619      	mov	r1, r3
 8002a68:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002a6c:	f005 fc96 	bl	800839c <HAL_GPIO_Init>

  /*Configure GPIO pin : PC4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 8002a70:	2310      	movs	r3, #16
 8002a72:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002a74:	2301      	movs	r3, #1
 8002a76:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a78:	2300      	movs	r3, #0
 8002a7a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a7c:	2300      	movs	r3, #0
 8002a7e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002a80:	f107 0314 	add.w	r3, r7, #20
 8002a84:	4619      	mov	r1, r3
 8002a86:	4820      	ldr	r0, [pc, #128]	@ (8002b08 <MX_GPIO_Init+0x140>)
 8002a88:	f005 fc88 	bl	800839c <HAL_GPIO_Init>

  /*Configure GPIO pin : PB1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 8002a8c:	2302      	movs	r3, #2
 8002a8e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8002a90:	f44f 1344 	mov.w	r3, #3211264	@ 0x310000
 8002a94:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a96:	2300      	movs	r3, #0
 8002a98:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002a9a:	f107 0314 	add.w	r3, r7, #20
 8002a9e:	4619      	mov	r1, r3
 8002aa0:	481a      	ldr	r0, [pc, #104]	@ (8002b0c <MX_GPIO_Init+0x144>)
 8002aa2:	f005 fc7b 	bl	800839c <HAL_GPIO_Init>

  /*Configure GPIO pin : PB2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8002aa6:	2304      	movs	r3, #4
 8002aa8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002aaa:	2300      	movs	r3, #0
 8002aac:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002aae:	2300      	movs	r3, #0
 8002ab0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002ab2:	f107 0314 	add.w	r3, r7, #20
 8002ab6:	4619      	mov	r1, r3
 8002ab8:	4814      	ldr	r0, [pc, #80]	@ (8002b0c <MX_GPIO_Init+0x144>)
 8002aba:	f005 fc6f 	bl	800839c <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_ROUGE_Pin PWEN_Pin */
  GPIO_InitStruct.Pin = LED_ROUGE_Pin|PWEN_Pin;
 8002abe:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8002ac2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002ac4:	2301      	movs	r3, #1
 8002ac6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ac8:	2300      	movs	r3, #0
 8002aca:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002acc:	2300      	movs	r3, #0
 8002ace:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002ad0:	f107 0314 	add.w	r3, r7, #20
 8002ad4:	4619      	mov	r1, r3
 8002ad6:	480d      	ldr	r0, [pc, #52]	@ (8002b0c <MX_GPIO_Init+0x144>)
 8002ad8:	f005 fc60 	bl	800839c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI1_IRQn, 5, 0);
 8002adc:	2200      	movs	r2, #0
 8002ade:	2105      	movs	r1, #5
 8002ae0:	2007      	movs	r0, #7
 8002ae2:	f005 f8f5 	bl	8007cd0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8002ae6:	2007      	movs	r0, #7
 8002ae8:	f005 f90c 	bl	8007d04 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_IRQn, 5, 0);
 8002aec:	2200      	movs	r2, #0
 8002aee:	2105      	movs	r1, #5
 8002af0:	200a      	movs	r0, #10
 8002af2:	f005 f8ed 	bl	8007cd0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 8002af6:	200a      	movs	r0, #10
 8002af8:	f005 f904 	bl	8007d04 <HAL_NVIC_EnableIRQ>

}
 8002afc:	bf00      	nop
 8002afe:	3728      	adds	r7, #40	@ 0x28
 8002b00:	46bd      	mov	sp, r7
 8002b02:	bd80      	pop	{r7, pc}
 8002b04:	40021000 	.word	0x40021000
 8002b08:	48000800 	.word	0x48000800
 8002b0c:	48000400 	.word	0x48000400

08002b10 <MX_I2C1_Init>:
I2C_HandleTypeDef hi2c1;
I2C_HandleTypeDef hi2c3;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8002b10:	b580      	push	{r7, lr}
 8002b12:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8002b14:	4b1b      	ldr	r3, [pc, #108]	@ (8002b84 <MX_I2C1_Init+0x74>)
 8002b16:	4a1c      	ldr	r2, [pc, #112]	@ (8002b88 <MX_I2C1_Init+0x78>)
 8002b18:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x40B285C2;
 8002b1a:	4b1a      	ldr	r3, [pc, #104]	@ (8002b84 <MX_I2C1_Init+0x74>)
 8002b1c:	4a1b      	ldr	r2, [pc, #108]	@ (8002b8c <MX_I2C1_Init+0x7c>)
 8002b1e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8002b20:	4b18      	ldr	r3, [pc, #96]	@ (8002b84 <MX_I2C1_Init+0x74>)
 8002b22:	2200      	movs	r2, #0
 8002b24:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002b26:	4b17      	ldr	r3, [pc, #92]	@ (8002b84 <MX_I2C1_Init+0x74>)
 8002b28:	2201      	movs	r2, #1
 8002b2a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002b2c:	4b15      	ldr	r3, [pc, #84]	@ (8002b84 <MX_I2C1_Init+0x74>)
 8002b2e:	2200      	movs	r2, #0
 8002b30:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8002b32:	4b14      	ldr	r3, [pc, #80]	@ (8002b84 <MX_I2C1_Init+0x74>)
 8002b34:	2200      	movs	r2, #0
 8002b36:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8002b38:	4b12      	ldr	r3, [pc, #72]	@ (8002b84 <MX_I2C1_Init+0x74>)
 8002b3a:	2200      	movs	r2, #0
 8002b3c:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002b3e:	4b11      	ldr	r3, [pc, #68]	@ (8002b84 <MX_I2C1_Init+0x74>)
 8002b40:	2200      	movs	r2, #0
 8002b42:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002b44:	4b0f      	ldr	r3, [pc, #60]	@ (8002b84 <MX_I2C1_Init+0x74>)
 8002b46:	2200      	movs	r2, #0
 8002b48:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002b4a:	480e      	ldr	r0, [pc, #56]	@ (8002b84 <MX_I2C1_Init+0x74>)
 8002b4c:	f005 fe0a 	bl	8008764 <HAL_I2C_Init>
 8002b50:	4603      	mov	r3, r0
 8002b52:	2b00      	cmp	r3, #0
 8002b54:	d001      	beq.n	8002b5a <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8002b56:	f000 fc43 	bl	80033e0 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8002b5a:	2100      	movs	r1, #0
 8002b5c:	4809      	ldr	r0, [pc, #36]	@ (8002b84 <MX_I2C1_Init+0x74>)
 8002b5e:	f006 fb8d 	bl	800927c <HAL_I2CEx_ConfigAnalogFilter>
 8002b62:	4603      	mov	r3, r0
 8002b64:	2b00      	cmp	r3, #0
 8002b66:	d001      	beq.n	8002b6c <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8002b68:	f000 fc3a 	bl	80033e0 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8002b6c:	2100      	movs	r1, #0
 8002b6e:	4805      	ldr	r0, [pc, #20]	@ (8002b84 <MX_I2C1_Init+0x74>)
 8002b70:	f006 fbcf 	bl	8009312 <HAL_I2CEx_ConfigDigitalFilter>
 8002b74:	4603      	mov	r3, r0
 8002b76:	2b00      	cmp	r3, #0
 8002b78:	d001      	beq.n	8002b7e <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8002b7a:	f000 fc31 	bl	80033e0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8002b7e:	bf00      	nop
 8002b80:	bd80      	pop	{r7, pc}
 8002b82:	bf00      	nop
 8002b84:	20000364 	.word	0x20000364
 8002b88:	40005400 	.word	0x40005400
 8002b8c:	40b285c2 	.word	0x40b285c2

08002b90 <MX_I2C3_Init>:
/* I2C3 init function */
void MX_I2C3_Init(void)
{
 8002b90:	b580      	push	{r7, lr}
 8002b92:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 8002b94:	4b1b      	ldr	r3, [pc, #108]	@ (8002c04 <MX_I2C3_Init+0x74>)
 8002b96:	4a1c      	ldr	r2, [pc, #112]	@ (8002c08 <MX_I2C3_Init+0x78>)
 8002b98:	601a      	str	r2, [r3, #0]
  hi2c3.Init.Timing = 0x40621236;
 8002b9a:	4b1a      	ldr	r3, [pc, #104]	@ (8002c04 <MX_I2C3_Init+0x74>)
 8002b9c:	4a1b      	ldr	r2, [pc, #108]	@ (8002c0c <MX_I2C3_Init+0x7c>)
 8002b9e:	605a      	str	r2, [r3, #4]
  hi2c3.Init.OwnAddress1 = 0;
 8002ba0:	4b18      	ldr	r3, [pc, #96]	@ (8002c04 <MX_I2C3_Init+0x74>)
 8002ba2:	2200      	movs	r2, #0
 8002ba4:	609a      	str	r2, [r3, #8]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002ba6:	4b17      	ldr	r3, [pc, #92]	@ (8002c04 <MX_I2C3_Init+0x74>)
 8002ba8:	2201      	movs	r2, #1
 8002baa:	60da      	str	r2, [r3, #12]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002bac:	4b15      	ldr	r3, [pc, #84]	@ (8002c04 <MX_I2C3_Init+0x74>)
 8002bae:	2200      	movs	r2, #0
 8002bb0:	611a      	str	r2, [r3, #16]
  hi2c3.Init.OwnAddress2 = 0;
 8002bb2:	4b14      	ldr	r3, [pc, #80]	@ (8002c04 <MX_I2C3_Init+0x74>)
 8002bb4:	2200      	movs	r2, #0
 8002bb6:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8002bb8:	4b12      	ldr	r3, [pc, #72]	@ (8002c04 <MX_I2C3_Init+0x74>)
 8002bba:	2200      	movs	r2, #0
 8002bbc:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002bbe:	4b11      	ldr	r3, [pc, #68]	@ (8002c04 <MX_I2C3_Init+0x74>)
 8002bc0:	2200      	movs	r2, #0
 8002bc2:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002bc4:	4b0f      	ldr	r3, [pc, #60]	@ (8002c04 <MX_I2C3_Init+0x74>)
 8002bc6:	2200      	movs	r2, #0
 8002bc8:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8002bca:	480e      	ldr	r0, [pc, #56]	@ (8002c04 <MX_I2C3_Init+0x74>)
 8002bcc:	f005 fdca 	bl	8008764 <HAL_I2C_Init>
 8002bd0:	4603      	mov	r3, r0
 8002bd2:	2b00      	cmp	r3, #0
 8002bd4:	d001      	beq.n	8002bda <MX_I2C3_Init+0x4a>
  {
    Error_Handler();
 8002bd6:	f000 fc03 	bl	80033e0 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8002bda:	2100      	movs	r1, #0
 8002bdc:	4809      	ldr	r0, [pc, #36]	@ (8002c04 <MX_I2C3_Init+0x74>)
 8002bde:	f006 fb4d 	bl	800927c <HAL_I2CEx_ConfigAnalogFilter>
 8002be2:	4603      	mov	r3, r0
 8002be4:	2b00      	cmp	r3, #0
 8002be6:	d001      	beq.n	8002bec <MX_I2C3_Init+0x5c>
  {
    Error_Handler();
 8002be8:	f000 fbfa 	bl	80033e0 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 8002bec:	2100      	movs	r1, #0
 8002bee:	4805      	ldr	r0, [pc, #20]	@ (8002c04 <MX_I2C3_Init+0x74>)
 8002bf0:	f006 fb8f 	bl	8009312 <HAL_I2CEx_ConfigDigitalFilter>
 8002bf4:	4603      	mov	r3, r0
 8002bf6:	2b00      	cmp	r3, #0
 8002bf8:	d001      	beq.n	8002bfe <MX_I2C3_Init+0x6e>
  {
    Error_Handler();
 8002bfa:	f000 fbf1 	bl	80033e0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 8002bfe:	bf00      	nop
 8002c00:	bd80      	pop	{r7, pc}
 8002c02:	bf00      	nop
 8002c04:	200003b8 	.word	0x200003b8
 8002c08:	40007800 	.word	0x40007800
 8002c0c:	40621236 	.word	0x40621236

08002c10 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8002c10:	b580      	push	{r7, lr}
 8002c12:	b09e      	sub	sp, #120	@ 0x78
 8002c14:	af00      	add	r7, sp, #0
 8002c16:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002c18:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8002c1c:	2200      	movs	r2, #0
 8002c1e:	601a      	str	r2, [r3, #0]
 8002c20:	605a      	str	r2, [r3, #4]
 8002c22:	609a      	str	r2, [r3, #8]
 8002c24:	60da      	str	r2, [r3, #12]
 8002c26:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002c28:	f107 0320 	add.w	r3, r7, #32
 8002c2c:	2244      	movs	r2, #68	@ 0x44
 8002c2e:	2100      	movs	r1, #0
 8002c30:	4618      	mov	r0, r3
 8002c32:	f012 f92a 	bl	8014e8a <memset>
  if(i2cHandle->Instance==I2C1)
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	4a5c      	ldr	r2, [pc, #368]	@ (8002dac <HAL_I2C_MspInit+0x19c>)
 8002c3c:	4293      	cmp	r3, r2
 8002c3e:	d155      	bne.n	8002cec <HAL_I2C_MspInit+0xdc>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8002c40:	2340      	movs	r3, #64	@ 0x40
 8002c42:	623b      	str	r3, [r7, #32]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8002c44:	2300      	movs	r3, #0
 8002c46:	63bb      	str	r3, [r7, #56]	@ 0x38
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002c48:	f107 0320 	add.w	r3, r7, #32
 8002c4c:	4618      	mov	r0, r3
 8002c4e:	f007 f9bd 	bl	8009fcc <HAL_RCCEx_PeriphCLKConfig>
 8002c52:	4603      	mov	r3, r0
 8002c54:	2b00      	cmp	r3, #0
 8002c56:	d001      	beq.n	8002c5c <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8002c58:	f000 fbc2 	bl	80033e0 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002c5c:	4b54      	ldr	r3, [pc, #336]	@ (8002db0 <HAL_I2C_MspInit+0x1a0>)
 8002c5e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002c60:	4a53      	ldr	r2, [pc, #332]	@ (8002db0 <HAL_I2C_MspInit+0x1a0>)
 8002c62:	f043 0301 	orr.w	r3, r3, #1
 8002c66:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002c68:	4b51      	ldr	r3, [pc, #324]	@ (8002db0 <HAL_I2C_MspInit+0x1a0>)
 8002c6a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002c6c:	f003 0301 	and.w	r3, r3, #1
 8002c70:	61fb      	str	r3, [r7, #28]
 8002c72:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002c74:	4b4e      	ldr	r3, [pc, #312]	@ (8002db0 <HAL_I2C_MspInit+0x1a0>)
 8002c76:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002c78:	4a4d      	ldr	r2, [pc, #308]	@ (8002db0 <HAL_I2C_MspInit+0x1a0>)
 8002c7a:	f043 0302 	orr.w	r3, r3, #2
 8002c7e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002c80:	4b4b      	ldr	r3, [pc, #300]	@ (8002db0 <HAL_I2C_MspInit+0x1a0>)
 8002c82:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002c84:	f003 0302 	and.w	r3, r3, #2
 8002c88:	61bb      	str	r3, [r7, #24]
 8002c8a:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PA15     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8002c8c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002c90:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002c92:	2312      	movs	r3, #18
 8002c94:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c96:	2300      	movs	r3, #0
 8002c98:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c9a:	2300      	movs	r3, #0
 8002c9c:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002c9e:	2304      	movs	r3, #4
 8002ca0:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002ca2:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8002ca6:	4619      	mov	r1, r3
 8002ca8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002cac:	f005 fb76 	bl	800839c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002cb0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002cb4:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002cb6:	2312      	movs	r3, #18
 8002cb8:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002cba:	2300      	movs	r3, #0
 8002cbc:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002cbe:	2300      	movs	r3, #0
 8002cc0:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002cc2:	2304      	movs	r3, #4
 8002cc4:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002cc6:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8002cca:	4619      	mov	r1, r3
 8002ccc:	4839      	ldr	r0, [pc, #228]	@ (8002db4 <HAL_I2C_MspInit+0x1a4>)
 8002cce:	f005 fb65 	bl	800839c <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002cd2:	4b37      	ldr	r3, [pc, #220]	@ (8002db0 <HAL_I2C_MspInit+0x1a0>)
 8002cd4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002cd6:	4a36      	ldr	r2, [pc, #216]	@ (8002db0 <HAL_I2C_MspInit+0x1a0>)
 8002cd8:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8002cdc:	6593      	str	r3, [r2, #88]	@ 0x58
 8002cde:	4b34      	ldr	r3, [pc, #208]	@ (8002db0 <HAL_I2C_MspInit+0x1a0>)
 8002ce0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002ce2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002ce6:	617b      	str	r3, [r7, #20]
 8002ce8:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_I2C3_CLK_ENABLE();
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }
}
 8002cea:	e05a      	b.n	8002da2 <HAL_I2C_MspInit+0x192>
  else if(i2cHandle->Instance==I2C3)
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	4a31      	ldr	r2, [pc, #196]	@ (8002db8 <HAL_I2C_MspInit+0x1a8>)
 8002cf2:	4293      	cmp	r3, r2
 8002cf4:	d155      	bne.n	8002da2 <HAL_I2C_MspInit+0x192>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C3;
 8002cf6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002cfa:	623b      	str	r3, [r7, #32]
    PeriphClkInit.I2c3ClockSelection = RCC_I2C3CLKSOURCE_PCLK1;
 8002cfc:	2300      	movs	r3, #0
 8002cfe:	643b      	str	r3, [r7, #64]	@ 0x40
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002d00:	f107 0320 	add.w	r3, r7, #32
 8002d04:	4618      	mov	r0, r3
 8002d06:	f007 f961 	bl	8009fcc <HAL_RCCEx_PeriphCLKConfig>
 8002d0a:	4603      	mov	r3, r0
 8002d0c:	2b00      	cmp	r3, #0
 8002d0e:	d001      	beq.n	8002d14 <HAL_I2C_MspInit+0x104>
      Error_Handler();
 8002d10:	f000 fb66 	bl	80033e0 <Error_Handler>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002d14:	4b26      	ldr	r3, [pc, #152]	@ (8002db0 <HAL_I2C_MspInit+0x1a0>)
 8002d16:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002d18:	4a25      	ldr	r2, [pc, #148]	@ (8002db0 <HAL_I2C_MspInit+0x1a0>)
 8002d1a:	f043 0301 	orr.w	r3, r3, #1
 8002d1e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002d20:	4b23      	ldr	r3, [pc, #140]	@ (8002db0 <HAL_I2C_MspInit+0x1a0>)
 8002d22:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002d24:	f003 0301 	and.w	r3, r3, #1
 8002d28:	613b      	str	r3, [r7, #16]
 8002d2a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002d2c:	4b20      	ldr	r3, [pc, #128]	@ (8002db0 <HAL_I2C_MspInit+0x1a0>)
 8002d2e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002d30:	4a1f      	ldr	r2, [pc, #124]	@ (8002db0 <HAL_I2C_MspInit+0x1a0>)
 8002d32:	f043 0304 	orr.w	r3, r3, #4
 8002d36:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002d38:	4b1d      	ldr	r3, [pc, #116]	@ (8002db0 <HAL_I2C_MspInit+0x1a0>)
 8002d3a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002d3c:	f003 0304 	and.w	r3, r3, #4
 8002d40:	60fb      	str	r3, [r7, #12]
 8002d42:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8002d44:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002d48:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002d4a:	2312      	movs	r3, #18
 8002d4c:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d4e:	2300      	movs	r3, #0
 8002d50:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002d52:	2300      	movs	r3, #0
 8002d54:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF2_I2C3;
 8002d56:	2302      	movs	r3, #2
 8002d58:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002d5a:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8002d5e:	4619      	mov	r1, r3
 8002d60:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002d64:	f005 fb1a 	bl	800839c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8002d68:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8002d6c:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002d6e:	2312      	movs	r3, #18
 8002d70:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d72:	2300      	movs	r3, #0
 8002d74:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002d76:	2300      	movs	r3, #0
 8002d78:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF8_I2C3;
 8002d7a:	2308      	movs	r3, #8
 8002d7c:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002d7e:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8002d82:	4619      	mov	r1, r3
 8002d84:	480d      	ldr	r0, [pc, #52]	@ (8002dbc <HAL_I2C_MspInit+0x1ac>)
 8002d86:	f005 fb09 	bl	800839c <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 8002d8a:	4b09      	ldr	r3, [pc, #36]	@ (8002db0 <HAL_I2C_MspInit+0x1a0>)
 8002d8c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d8e:	4a08      	ldr	r2, [pc, #32]	@ (8002db0 <HAL_I2C_MspInit+0x1a0>)
 8002d90:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8002d94:	6593      	str	r3, [r2, #88]	@ 0x58
 8002d96:	4b06      	ldr	r3, [pc, #24]	@ (8002db0 <HAL_I2C_MspInit+0x1a0>)
 8002d98:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d9a:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8002d9e:	60bb      	str	r3, [r7, #8]
 8002da0:	68bb      	ldr	r3, [r7, #8]
}
 8002da2:	bf00      	nop
 8002da4:	3778      	adds	r7, #120	@ 0x78
 8002da6:	46bd      	mov	sp, r7
 8002da8:	bd80      	pop	{r7, pc}
 8002daa:	bf00      	nop
 8002dac:	40005400 	.word	0x40005400
 8002db0:	40021000 	.word	0x40021000
 8002db4:	48000400 	.word	0x48000400
 8002db8:	40007800 	.word	0x40007800
 8002dbc:	48000800 	.word	0x48000800

08002dc0 <LED_Init>:
#include "led.h"


extern uint8_t LEDDMABUF[DMABUFLEN];
extern uint8_t DMA_COMPLETE_FLAG;
HAL_StatusTypeDef LED_Init(){
 8002dc0:	b580      	push	{r7, lr}
 8002dc2:	b082      	sub	sp, #8
 8002dc4:	af00      	add	r7, sp, #0

	HAL_StatusTypeDef halStatus = HAL_TIM_PWM_Init(&LED_TIM);
 8002dc6:	480d      	ldr	r0, [pc, #52]	@ (8002dfc <LED_Init+0x3c>)
 8002dc8:	f007 ffe0 	bl	800ad8c <HAL_TIM_PWM_Init>
 8002dcc:	4603      	mov	r3, r0
 8002dce:	717b      	strb	r3, [r7, #5]
	for(uint16_t i=0; i<DMABUFLEN;i++){
 8002dd0:	2300      	movs	r3, #0
 8002dd2:	80fb      	strh	r3, [r7, #6]
 8002dd4:	e006      	b.n	8002de4 <LED_Init+0x24>
		LEDDMABUF[i]=0;
 8002dd6:	88fb      	ldrh	r3, [r7, #6]
 8002dd8:	4a09      	ldr	r2, [pc, #36]	@ (8002e00 <LED_Init+0x40>)
 8002dda:	2100      	movs	r1, #0
 8002ddc:	54d1      	strb	r1, [r2, r3]
	for(uint16_t i=0; i<DMABUFLEN;i++){
 8002dde:	88fb      	ldrh	r3, [r7, #6]
 8002de0:	3301      	adds	r3, #1
 8002de2:	80fb      	strh	r3, [r7, #6]
 8002de4:	88fb      	ldrh	r3, [r7, #6]
 8002de6:	f5b3 7f9c 	cmp.w	r3, #312	@ 0x138
 8002dea:	d9f4      	bls.n	8002dd6 <LED_Init+0x16>
	}

	DMA_COMPLETE_FLAG=1;
 8002dec:	4b05      	ldr	r3, [pc, #20]	@ (8002e04 <LED_Init+0x44>)
 8002dee:	2201      	movs	r2, #1
 8002df0:	701a      	strb	r2, [r3, #0]


	return halStatus;
 8002df2:	797b      	ldrb	r3, [r7, #5]




}
 8002df4:	4618      	mov	r0, r3
 8002df6:	3708      	adds	r7, #8
 8002df8:	46bd      	mov	sp, r7
 8002dfa:	bd80      	pop	{r7, pc}
 8002dfc:	20001488 	.word	0x20001488
 8002e00:	20000d48 	.word	0x20000d48
 8002e04:	20000e81 	.word	0x20000e81

08002e08 <LED_Setcolour>:



void LED_Setcolour(uint8_t r, uint8_t g, uint8_t b,uint8_t r1, uint8_t g1, uint8_t b1){
 8002e08:	b590      	push	{r4, r7, lr}
 8002e0a:	b08b      	sub	sp, #44	@ 0x2c
 8002e0c:	af00      	add	r7, sp, #0
 8002e0e:	4604      	mov	r4, r0
 8002e10:	4608      	mov	r0, r1
 8002e12:	4611      	mov	r1, r2
 8002e14:	461a      	mov	r2, r3
 8002e16:	4623      	mov	r3, r4
 8002e18:	71fb      	strb	r3, [r7, #7]
 8002e1a:	4603      	mov	r3, r0
 8002e1c:	71bb      	strb	r3, [r7, #6]
 8002e1e:	460b      	mov	r3, r1
 8002e20:	717b      	strb	r3, [r7, #5]
 8002e22:	4613      	mov	r3, r2
 8002e24:	713b      	strb	r3, [r7, #4]
	uint16_t dmabufindex=0;
 8002e26:	2300      	movs	r3, #0
 8002e28:	84fb      	strh	r3, [r7, #38]	@ 0x26
	uint8_t ledbuf[LED_NUM*3];
	ledbuf[0]=g;
 8002e2a:	79bb      	ldrb	r3, [r7, #6]
 8002e2c:	723b      	strb	r3, [r7, #8]
	ledbuf[1]=r;
 8002e2e:	79fb      	ldrb	r3, [r7, #7]
 8002e30:	727b      	strb	r3, [r7, #9]
	ledbuf[2]=b;
 8002e32:	797b      	ldrb	r3, [r7, #5]
 8002e34:	72bb      	strb	r3, [r7, #10]
	ledbuf[3]=g1;
 8002e36:	f897 3038 	ldrb.w	r3, [r7, #56]	@ 0x38
 8002e3a:	72fb      	strb	r3, [r7, #11]
	ledbuf[4]=r1;
 8002e3c:	793b      	ldrb	r3, [r7, #4]
 8002e3e:	733b      	strb	r3, [r7, #12]
	ledbuf[5]=b1;
 8002e40:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 8002e44:	737b      	strb	r3, [r7, #13]

	for(int i=0;i<DMABUFLEN;i++){
 8002e46:	2300      	movs	r3, #0
 8002e48:	623b      	str	r3, [r7, #32]
 8002e4a:	e007      	b.n	8002e5c <LED_Setcolour+0x54>
			LEDDMABUF[i]=0;
 8002e4c:	4a35      	ldr	r2, [pc, #212]	@ (8002f24 <LED_Setcolour+0x11c>)
 8002e4e:	6a3b      	ldr	r3, [r7, #32]
 8002e50:	4413      	add	r3, r2
 8002e52:	2200      	movs	r2, #0
 8002e54:	701a      	strb	r2, [r3, #0]
	for(int i=0;i<DMABUFLEN;i++){
 8002e56:	6a3b      	ldr	r3, [r7, #32]
 8002e58:	3301      	adds	r3, #1
 8002e5a:	623b      	str	r3, [r7, #32]
 8002e5c:	6a3b      	ldr	r3, [r7, #32]
 8002e5e:	f5b3 7f9c 	cmp.w	r3, #312	@ 0x138
 8002e62:	ddf3      	ble.n	8002e4c <LED_Setcolour+0x44>
		}



	for(uint8_t i=0; i<LED_NUM;i++){
 8002e64:	2300      	movs	r3, #0
 8002e66:	77fb      	strb	r3, [r7, #31]
 8002e68:	e032      	b.n	8002ed0 <LED_Setcolour+0xc8>
		for(uint8_t j=0; j<3;j++){
 8002e6a:	2300      	movs	r3, #0
 8002e6c:	77bb      	strb	r3, [r7, #30]
 8002e6e:	e029      	b.n	8002ec4 <LED_Setcolour+0xbc>
			for(int k=0;k<8;k++){
 8002e70:	2300      	movs	r3, #0
 8002e72:	61bb      	str	r3, [r7, #24]
 8002e74:	e020      	b.n	8002eb8 <LED_Setcolour+0xb0>
			if((ledbuf[(3*i)+j]>>k)&0x01){
 8002e76:	7ffa      	ldrb	r2, [r7, #31]
 8002e78:	4613      	mov	r3, r2
 8002e7a:	005b      	lsls	r3, r3, #1
 8002e7c:	441a      	add	r2, r3
 8002e7e:	7fbb      	ldrb	r3, [r7, #30]
 8002e80:	4413      	add	r3, r2
 8002e82:	3328      	adds	r3, #40	@ 0x28
 8002e84:	443b      	add	r3, r7
 8002e86:	f813 3c20 	ldrb.w	r3, [r3, #-32]
 8002e8a:	461a      	mov	r2, r3
 8002e8c:	69bb      	ldr	r3, [r7, #24]
 8002e8e:	fa42 f303 	asr.w	r3, r2, r3
 8002e92:	f003 0301 	and.w	r3, r3, #1
 8002e96:	2b00      	cmp	r3, #0
 8002e98:	d004      	beq.n	8002ea4 <LED_Setcolour+0x9c>
				LEDDMABUF[dmabufindex]=HI_VAL;
 8002e9a:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8002e9c:	4a21      	ldr	r2, [pc, #132]	@ (8002f24 <LED_Setcolour+0x11c>)
 8002e9e:	2199      	movs	r1, #153	@ 0x99
 8002ea0:	54d1      	strb	r1, [r2, r3]
 8002ea2:	e003      	b.n	8002eac <LED_Setcolour+0xa4>
			}
			else{
				LEDDMABUF[dmabufindex]=LOW_VAL;
 8002ea4:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8002ea6:	4a1f      	ldr	r2, [pc, #124]	@ (8002f24 <LED_Setcolour+0x11c>)
 8002ea8:	2133      	movs	r1, #51	@ 0x33
 8002eaa:	54d1      	strb	r1, [r2, r3]
			}
			dmabufindex++;
 8002eac:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8002eae:	3301      	adds	r3, #1
 8002eb0:	84fb      	strh	r3, [r7, #38]	@ 0x26
			for(int k=0;k<8;k++){
 8002eb2:	69bb      	ldr	r3, [r7, #24]
 8002eb4:	3301      	adds	r3, #1
 8002eb6:	61bb      	str	r3, [r7, #24]
 8002eb8:	69bb      	ldr	r3, [r7, #24]
 8002eba:	2b07      	cmp	r3, #7
 8002ebc:	dddb      	ble.n	8002e76 <LED_Setcolour+0x6e>
		for(uint8_t j=0; j<3;j++){
 8002ebe:	7fbb      	ldrb	r3, [r7, #30]
 8002ec0:	3301      	adds	r3, #1
 8002ec2:	77bb      	strb	r3, [r7, #30]
 8002ec4:	7fbb      	ldrb	r3, [r7, #30]
 8002ec6:	2b02      	cmp	r3, #2
 8002ec8:	d9d2      	bls.n	8002e70 <LED_Setcolour+0x68>
	for(uint8_t i=0; i<LED_NUM;i++){
 8002eca:	7ffb      	ldrb	r3, [r7, #31]
 8002ecc:	3301      	adds	r3, #1
 8002ece:	77fb      	strb	r3, [r7, #31]
 8002ed0:	7ffb      	ldrb	r3, [r7, #31]
 8002ed2:	2b01      	cmp	r3, #1
 8002ed4:	d9c9      	bls.n	8002e6a <LED_Setcolour+0x62>


		}
	}

	for(int i=0;i<RSTPERIOD;i++){
 8002ed6:	2300      	movs	r3, #0
 8002ed8:	617b      	str	r3, [r7, #20]
 8002eda:	e009      	b.n	8002ef0 <LED_Setcolour+0xe8>
		LEDDMABUF[dmabufindex]=0;
 8002edc:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8002ede:	4a11      	ldr	r2, [pc, #68]	@ (8002f24 <LED_Setcolour+0x11c>)
 8002ee0:	2100      	movs	r1, #0
 8002ee2:	54d1      	strb	r1, [r2, r3]
		dmabufindex++;
 8002ee4:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8002ee6:	3301      	adds	r3, #1
 8002ee8:	84fb      	strh	r3, [r7, #38]	@ 0x26
	for(int i=0;i<RSTPERIOD;i++){
 8002eea:	697b      	ldr	r3, [r7, #20]
 8002eec:	3301      	adds	r3, #1
 8002eee:	617b      	str	r3, [r7, #20]
 8002ef0:	697b      	ldr	r3, [r7, #20]
 8002ef2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002ef6:	dbf1      	blt.n	8002edc <LED_Setcolour+0xd4>
	}

	for(int i=0;i<5;i++){
 8002ef8:	2300      	movs	r3, #0
 8002efa:	613b      	str	r3, [r7, #16]
 8002efc:	e009      	b.n	8002f12 <LED_Setcolour+0x10a>
			LEDDMABUF[dmabufindex]=0;
 8002efe:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8002f00:	4a08      	ldr	r2, [pc, #32]	@ (8002f24 <LED_Setcolour+0x11c>)
 8002f02:	2100      	movs	r1, #0
 8002f04:	54d1      	strb	r1, [r2, r3]
			dmabufindex++;
 8002f06:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8002f08:	3301      	adds	r3, #1
 8002f0a:	84fb      	strh	r3, [r7, #38]	@ 0x26
	for(int i=0;i<5;i++){
 8002f0c:	693b      	ldr	r3, [r7, #16]
 8002f0e:	3301      	adds	r3, #1
 8002f10:	613b      	str	r3, [r7, #16]
 8002f12:	693b      	ldr	r3, [r7, #16]
 8002f14:	2b04      	cmp	r3, #4
 8002f16:	ddf2      	ble.n	8002efe <LED_Setcolour+0xf6>
		}

	LED_Update();
 8002f18:	f000 f806 	bl	8002f28 <LED_Update>

}
 8002f1c:	bf00      	nop
 8002f1e:	372c      	adds	r7, #44	@ 0x2c
 8002f20:	46bd      	mov	sp, r7
 8002f22:	bd90      	pop	{r4, r7, pc}
 8002f24:	20000d48 	.word	0x20000d48

08002f28 <LED_Update>:


HAL_StatusTypeDef LED_Update(){
 8002f28:	b580      	push	{r7, lr}
 8002f2a:	b082      	sub	sp, #8
 8002f2c:	af00      	add	r7, sp, #0
	HAL_StatusTypeDef halStatus = HAL_TIM_PWM_Start_DMA(&LED_TIM, LED_TIM_CHANNEL, (uint32_t *)LEDDMABUF,DMABUFLEN);
 8002f2e:	f240 1339 	movw	r3, #313	@ 0x139
 8002f32:	4a09      	ldr	r2, [pc, #36]	@ (8002f58 <LED_Update+0x30>)
 8002f34:	2104      	movs	r1, #4
 8002f36:	4809      	ldr	r0, [pc, #36]	@ (8002f5c <LED_Update+0x34>)
 8002f38:	f008 f920 	bl	800b17c <HAL_TIM_PWM_Start_DMA>
 8002f3c:	4603      	mov	r3, r0
 8002f3e:	71fb      	strb	r3, [r7, #7]

	if(halStatus==HAL_OK){
 8002f40:	79fb      	ldrb	r3, [r7, #7]
 8002f42:	2b00      	cmp	r3, #0
 8002f44:	d102      	bne.n	8002f4c <LED_Update+0x24>
		DMA_COMPLETE_FLAG=0;
 8002f46:	4b06      	ldr	r3, [pc, #24]	@ (8002f60 <LED_Update+0x38>)
 8002f48:	2200      	movs	r2, #0
 8002f4a:	701a      	strb	r2, [r3, #0]
	}


	return halStatus;
 8002f4c:	79fb      	ldrb	r3, [r7, #7]

}
 8002f4e:	4618      	mov	r0, r3
 8002f50:	3708      	adds	r7, #8
 8002f52:	46bd      	mov	sp, r7
 8002f54:	bd80      	pop	{r7, pc}
 8002f56:	bf00      	nop
 8002f58:	20000d48 	.word	0x20000d48
 8002f5c:	20001488 	.word	0x20001488
 8002f60:	20000e81 	.word	0x20000e81

08002f64 <LED_Callback>:



void LED_Callback(){
 8002f64:	b580      	push	{r7, lr}
 8002f66:	af00      	add	r7, sp, #0

	HAL_TIM_PWM_Stop_DMA(&LED_TIM, LED_TIM_CHANNEL);
 8002f68:	2104      	movs	r1, #4
 8002f6a:	4804      	ldr	r0, [pc, #16]	@ (8002f7c <LED_Callback+0x18>)
 8002f6c:	f008 fb1e 	bl	800b5ac <HAL_TIM_PWM_Stop_DMA>
	DMA_COMPLETE_FLAG=1;
 8002f70:	4b03      	ldr	r3, [pc, #12]	@ (8002f80 <LED_Callback+0x1c>)
 8002f72:	2201      	movs	r2, #1
 8002f74:	701a      	strb	r2, [r3, #0]


}
 8002f76:	bf00      	nop
 8002f78:	bd80      	pop	{r7, pc}
 8002f7a:	bf00      	nop
 8002f7c:	20001488 	.word	0x20001488
 8002f80:	20000e81 	.word	0x20000e81

08002f84 <HAL_GPIO_EXTI_Callback>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)//lors d'un appuie sur un bouton, le systeme s'interrompt afin d'arriver dans cette fonction redefinie avec en parametre d'entre , le bouton sur lequel l'on a appuiyé
{
 8002f84:	b580      	push	{r7, lr}
 8002f86:	b082      	sub	sp, #8
 8002f88:	af00      	add	r7, sp, #0
 8002f8a:	4603      	mov	r3, r0
 8002f8c:	80fb      	strh	r3, [r7, #6]
	if(GPIO_Pin==GPIO_PIN_4){
 8002f8e:	88fb      	ldrh	r3, [r7, #6]
 8002f90:	2b10      	cmp	r3, #16
 8002f92:	d141      	bne.n	8003018 <HAL_GPIO_EXTI_Callback+0x94>
		if(HAL_GPIO_ReadPin(GPIOA,GPIO_PIN_4)== GPIO_PIN_SET){
 8002f94:	2110      	movs	r1, #16
 8002f96:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002f9a:	f005 fb81 	bl	80086a0 <HAL_GPIO_ReadPin>
 8002f9e:	4603      	mov	r3, r0
 8002fa0:	2b01      	cmp	r3, #1
 8002fa2:	d109      	bne.n	8002fb8 <HAL_GPIO_EXTI_Callback+0x34>

						gros_btn_time=0;
 8002fa4:	4b1e      	ldr	r3, [pc, #120]	@ (8003020 <HAL_GPIO_EXTI_Callback+0x9c>)
 8002fa6:	2200      	movs	r2, #0
 8002fa8:	601a      	str	r2, [r3, #0]
						tbtn1=HAL_GetTick();
 8002faa:	f003 f8f5 	bl	8006198 <HAL_GetTick>
 8002fae:	4603      	mov	r3, r0
 8002fb0:	461a      	mov	r2, r3
 8002fb2:	4b1c      	ldr	r3, [pc, #112]	@ (8003024 <HAL_GPIO_EXTI_Callback+0xa0>)
 8002fb4:	601a      	str	r2, [r3, #0]


		}
#endif

	}
 8002fb6:	e02f      	b.n	8003018 <HAL_GPIO_EXTI_Callback+0x94>
						gros_btn_time=(HAL_GetTick()-tbtn1);
 8002fb8:	f003 f8ee 	bl	8006198 <HAL_GetTick>
 8002fbc:	4603      	mov	r3, r0
 8002fbe:	4a19      	ldr	r2, [pc, #100]	@ (8003024 <HAL_GPIO_EXTI_Callback+0xa0>)
 8002fc0:	6812      	ldr	r2, [r2, #0]
 8002fc2:	1a9b      	subs	r3, r3, r2
 8002fc4:	461a      	mov	r2, r3
 8002fc6:	4b16      	ldr	r3, [pc, #88]	@ (8003020 <HAL_GPIO_EXTI_Callback+0x9c>)
 8002fc8:	601a      	str	r2, [r3, #0]
					if(gros_btn_time>=400 && gros_btn_time<=1500){
 8002fca:	4b15      	ldr	r3, [pc, #84]	@ (8003020 <HAL_GPIO_EXTI_Callback+0x9c>)
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	f5b3 7fc8 	cmp.w	r3, #400	@ 0x190
					if(gros_btn_time>=1500 && gros_btn_time<=3500){
 8002fd2:	4b13      	ldr	r3, [pc, #76]	@ (8003020 <HAL_GPIO_EXTI_Callback+0x9c>)
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	f240 52db 	movw	r2, #1499	@ 0x5db
 8002fda:	4293      	cmp	r3, r2
 8002fdc:	dd0c      	ble.n	8002ff8 <HAL_GPIO_EXTI_Callback+0x74>
 8002fde:	4b10      	ldr	r3, [pc, #64]	@ (8003020 <HAL_GPIO_EXTI_Callback+0x9c>)
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	f640 52ac 	movw	r2, #3500	@ 0xdac
 8002fe6:	4293      	cmp	r3, r2
 8002fe8:	dc06      	bgt.n	8002ff8 <HAL_GPIO_EXTI_Callback+0x74>
						hauteur_Initiale=myDatabmp581.altitude;
 8002fea:	4b0f      	ldr	r3, [pc, #60]	@ (8003028 <HAL_GPIO_EXTI_Callback+0xa4>)
 8002fec:	695b      	ldr	r3, [r3, #20]
 8002fee:	4a0f      	ldr	r2, [pc, #60]	@ (800302c <HAL_GPIO_EXTI_Callback+0xa8>)
 8002ff0:	6013      	str	r3, [r2, #0]
						flag_calib=1;
 8002ff2:	4b0f      	ldr	r3, [pc, #60]	@ (8003030 <HAL_GPIO_EXTI_Callback+0xac>)
 8002ff4:	2201      	movs	r2, #1
 8002ff6:	601a      	str	r2, [r3, #0]
					if(gros_btn_time>=4000){
 8002ff8:	4b09      	ldr	r3, [pc, #36]	@ (8003020 <HAL_GPIO_EXTI_Callback+0x9c>)
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	f5b3 6f7a 	cmp.w	r3, #4000	@ 0xfa0
 8003000:	db07      	blt.n	8003012 <HAL_GPIO_EXTI_Callback+0x8e>
											HAL_GPIO_TogglePin(PWEN_GPIO_Port,PWEN_Pin);
 8003002:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8003006:	480b      	ldr	r0, [pc, #44]	@ (8003034 <HAL_GPIO_EXTI_Callback+0xb0>)
 8003008:	f005 fb7a 	bl	8008700 <HAL_GPIO_TogglePin>
											gros_btn_time=0;
 800300c:	4b04      	ldr	r3, [pc, #16]	@ (8003020 <HAL_GPIO_EXTI_Callback+0x9c>)
 800300e:	2200      	movs	r2, #0
 8003010:	601a      	str	r2, [r3, #0]
					gros_btn_time=0;
 8003012:	4b03      	ldr	r3, [pc, #12]	@ (8003020 <HAL_GPIO_EXTI_Callback+0x9c>)
 8003014:	2200      	movs	r2, #0
 8003016:	601a      	str	r2, [r3, #0]
	}
 8003018:	bf00      	nop
 800301a:	3708      	adds	r7, #8
 800301c:	46bd      	mov	sp, r7
 800301e:	bd80      	pop	{r7, pc}
 8003020:	20000e84 	.word	0x20000e84
 8003024:	20000be0 	.word	0x20000be0
 8003028:	20000760 	.word	0x20000760
 800302c:	20000ea8 	.word	0x20000ea8
 8003030:	20000e94 	.word	0x20000e94
 8003034:	48000400 	.word	0x48000400

08003038 <HAL_TIM_PWM_PulseFinishedCallback>:
void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim){
 8003038:	b580      	push	{r7, lr}
 800303a:	b082      	sub	sp, #8
 800303c:	af00      	add	r7, sp, #0
 800303e:	6078      	str	r0, [r7, #4]

	LED_Callback();
 8003040:	f7ff ff90 	bl	8002f64 <LED_Callback>
}
 8003044:	bf00      	nop
 8003046:	3708      	adds	r7, #8
 8003048:	46bd      	mov	sp, r7
 800304a:	bd80      	pop	{r7, pc}

0800304c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800304c:	b580      	push	{r7, lr}
 800304e:	b082      	sub	sp, #8
 8003050:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8003052:	f003 f876 	bl	8006142 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8003056:	f000 f967 	bl	8003328 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800305a:	f7ff fcb5 	bl	80029c8 <MX_GPIO_Init>
  MX_DMA_Init();
 800305e:	f7ff fc69 	bl	8002934 <MX_DMA_Init>
  MX_ADC1_Init();
 8003062:	f7fe fcb9 	bl	80019d8 <MX_ADC1_Init>
  MX_I2C1_Init();
 8003066:	f7ff fd53 	bl	8002b10 <MX_I2C1_Init>
  MX_I2C3_Init();
 800306a:	f7ff fd91 	bl	8002b90 <MX_I2C3_Init>
  MX_LPUART1_UART_Init();
 800306e:	f002 f8d5 	bl	800521c <MX_LPUART1_UART_Init>
  MX_USART1_UART_Init();
 8003072:	f002 f91d 	bl	80052b0 <MX_USART1_UART_Init>
  MX_TIM3_Init();
 8003076:	f001 ff2d 	bl	8004ed4 <MX_TIM3_Init>
  MX_TIM2_Init();
 800307a:	f001 feb5 	bl	8004de8 <MX_TIM2_Init>
  MX_SPI1_Init();
 800307e:	f000 faed 	bl	800365c <MX_SPI1_Init>
  if (MX_FATFS_Init() != APP_OK) {
 8003082:	f00b fba5 	bl	800e7d0 <MX_FATFS_Init>
 8003086:	4603      	mov	r3, r0
 8003088:	2b00      	cmp	r3, #0
 800308a:	d001      	beq.n	8003090 <main+0x44>
    Error_Handler();
 800308c:	f000 f9a8 	bl	80033e0 <Error_Handler>
  }
  MX_TIM4_Init();
 8003090:	f001 ff98 	bl	8004fc4 <MX_TIM4_Init>
  /* USER CODE BEGIN 2 */

  ssd1306_Init();
 8003094:	f000 fb9c 	bl	80037d0 <ssd1306_Init>
  ssd1306_Fill(Black);
 8003098:	2000      	movs	r0, #0
 800309a:	f000 fc03 	bl	80038a4 <ssd1306_Fill>
  ssd1306_SetCursor(32, 40);
 800309e:	2128      	movs	r1, #40	@ 0x28
 80030a0:	2020      	movs	r0, #32
 80030a2:	f000 fd41 	bl	8003b28 <ssd1306_SetCursor>
  ssd1306_WriteString("Init...", Font_7x10, White);
 80030a6:	4a87      	ldr	r2, [pc, #540]	@ (80032c4 <main+0x278>)
 80030a8:	2301      	movs	r3, #1
 80030aa:	ca06      	ldmia	r2, {r1, r2}
 80030ac:	4886      	ldr	r0, [pc, #536]	@ (80032c8 <main+0x27c>)
 80030ae:	f000 fd15 	bl	8003adc <ssd1306_WriteString>
  ssd1306_UpdateScreen();
 80030b2:	f000 fc0f 	bl	80038d4 <ssd1306_UpdateScreen>

  HAL_GPIO_WritePin(PWEN_GPIO_Port,PWEN_Pin,GPIO_PIN_SET);
 80030b6:	2201      	movs	r2, #1
 80030b8:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80030bc:	4883      	ldr	r0, [pc, #524]	@ (80032cc <main+0x280>)
 80030be:	f005 fb07 	bl	80086d0 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LED_ROUGE_GPIO_Port,LED_ROUGE_Pin,GPIO_PIN_SET);
 80030c2:	2201      	movs	r2, #1
 80030c4:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80030c8:	4880      	ldr	r0, [pc, #512]	@ (80032cc <main+0x280>)
 80030ca:	f005 fb01 	bl	80086d0 <HAL_GPIO_WritePin>

#endif



  if(HAL_ADC_Start_DMA(&hadc1,(uint16_t*)rawADCdata, 3)!=HAL_OK){
 80030ce:	2203      	movs	r2, #3
 80030d0:	497f      	ldr	r1, [pc, #508]	@ (80032d0 <main+0x284>)
 80030d2:	4880      	ldr	r0, [pc, #512]	@ (80032d4 <main+0x288>)
 80030d4:	f003 fc52 	bl	800697c <HAL_ADC_Start_DMA>
 80030d8:	4603      	mov	r3, r0
 80030da:	2b00      	cmp	r3, #0
 80030dc:	d015      	beq.n	800310a <main+0xbe>
	  ssd1306_SetCursor(32, 40);
 80030de:	2128      	movs	r1, #40	@ 0x28
 80030e0:	2020      	movs	r0, #32
 80030e2:	f000 fd21 	bl	8003b28 <ssd1306_SetCursor>
 	  ssd1306_Fill(Black);
 80030e6:	2000      	movs	r0, #0
 80030e8:	f000 fbdc 	bl	80038a4 <ssd1306_Fill>
 	  ssd1306_WriteString("adcpbm", Font_7x10, White);
 80030ec:	4a75      	ldr	r2, [pc, #468]	@ (80032c4 <main+0x278>)
 80030ee:	2301      	movs	r3, #1
 80030f0:	ca06      	ldmia	r2, {r1, r2}
 80030f2:	4879      	ldr	r0, [pc, #484]	@ (80032d8 <main+0x28c>)
 80030f4:	f000 fcf2 	bl	8003adc <ssd1306_WriteString>
 	  ssd1306_UpdateScreen();
 80030f8:	f000 fbec 	bl	80038d4 <ssd1306_UpdateScreen>
 	  HAL_Delay(500);
 80030fc:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8003100:	f003 f856 	bl	80061b0 <HAL_Delay>
 	 pbmseeker=1;
 8003104:	4b75      	ldr	r3, [pc, #468]	@ (80032dc <main+0x290>)
 8003106:	2201      	movs	r2, #1
 8003108:	601a      	str	r2, [r3, #0]


   }

   HAL_Delay(100);
 800310a:	2064      	movs	r0, #100	@ 0x64
 800310c:	f003 f850 	bl	80061b0 <HAL_Delay>
   HAL_UART_Abort(&huart1);
 8003110:	4873      	ldr	r0, [pc, #460]	@ (80032e0 <main+0x294>)
 8003112:	f009 fe6b 	bl	800cdec <HAL_UART_Abort>
   if( HAL_UART_Receive_DMA(&huart1, (uint8_t *)workingbuffer, 100)!=HAL_OK){
 8003116:	2264      	movs	r2, #100	@ 0x64
 8003118:	4972      	ldr	r1, [pc, #456]	@ (80032e4 <main+0x298>)
 800311a:	4871      	ldr	r0, [pc, #452]	@ (80032e0 <main+0x294>)
 800311c:	f009 fe1a 	bl	800cd54 <HAL_UART_Receive_DMA>
 8003120:	4603      	mov	r3, r0
 8003122:	2b00      	cmp	r3, #0
 8003124:	d015      	beq.n	8003152 <main+0x106>
	   ssd1306_SetCursor(32, 40);
 8003126:	2128      	movs	r1, #40	@ 0x28
 8003128:	2020      	movs	r0, #32
 800312a:	f000 fcfd 	bl	8003b28 <ssd1306_SetCursor>
  	  ssd1306_Fill(Black);
 800312e:	2000      	movs	r0, #0
 8003130:	f000 fbb8 	bl	80038a4 <ssd1306_Fill>
  	  ssd1306_WriteString("gpspbm", Font_7x10, White);
 8003134:	4a63      	ldr	r2, [pc, #396]	@ (80032c4 <main+0x278>)
 8003136:	2301      	movs	r3, #1
 8003138:	ca06      	ldmia	r2, {r1, r2}
 800313a:	486b      	ldr	r0, [pc, #428]	@ (80032e8 <main+0x29c>)
 800313c:	f000 fcce 	bl	8003adc <ssd1306_WriteString>
  	  ssd1306_UpdateScreen();
 8003140:	f000 fbc8 	bl	80038d4 <ssd1306_UpdateScreen>
  	  HAL_Delay(500);
 8003144:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8003148:	f003 f832 	bl	80061b0 <HAL_Delay>
  	pbmseeker=1;
 800314c:	4b63      	ldr	r3, [pc, #396]	@ (80032dc <main+0x290>)
 800314e:	2201      	movs	r2, #1
 8003150:	601a      	str	r2, [r3, #0]


    }


  if(  LED_Init()!=HAL_OK){
 8003152:	f7ff fe35 	bl	8002dc0 <LED_Init>
 8003156:	4603      	mov	r3, r0
 8003158:	2b00      	cmp	r3, #0
 800315a:	d015      	beq.n	8003188 <main+0x13c>
	  ssd1306_SetCursor(32, 40);
 800315c:	2128      	movs	r1, #40	@ 0x28
 800315e:	2020      	movs	r0, #32
 8003160:	f000 fce2 	bl	8003b28 <ssd1306_SetCursor>
 	  ssd1306_Fill(Black);
 8003164:	2000      	movs	r0, #0
 8003166:	f000 fb9d 	bl	80038a4 <ssd1306_Fill>
 	  ssd1306_WriteString("ledpbm", Font_7x10, White);
 800316a:	4a56      	ldr	r2, [pc, #344]	@ (80032c4 <main+0x278>)
 800316c:	2301      	movs	r3, #1
 800316e:	ca06      	ldmia	r2, {r1, r2}
 8003170:	485e      	ldr	r0, [pc, #376]	@ (80032ec <main+0x2a0>)
 8003172:	f000 fcb3 	bl	8003adc <ssd1306_WriteString>
 	  ssd1306_UpdateScreen();
 8003176:	f000 fbad 	bl	80038d4 <ssd1306_UpdateScreen>
 	  HAL_Delay(500);
 800317a:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800317e:	f003 f817 	bl	80061b0 <HAL_Delay>
 	 pbmseeker=1;
 8003182:	4b56      	ldr	r3, [pc, #344]	@ (80032dc <main+0x290>)
 8003184:	2201      	movs	r2, #1
 8003186:	601a      	str	r2, [r3, #0]


   }
  Init_HighPerf_Mode_6_axis();
 8003188:	f7fd ff72 	bl	8001070 <Init_HighPerf_Mode_6_axis>



  if(bmp581_init_precise_normal(&myDatabmp581)!=HAL_OK){
 800318c:	4858      	ldr	r0, [pc, #352]	@ (80032f0 <main+0x2a4>)
 800318e:	f7ff faff 	bl	8002790 <bmp581_init_precise_normal>
 8003192:	4603      	mov	r3, r0
 8003194:	2b00      	cmp	r3, #0
 8003196:	d015      	beq.n	80031c4 <main+0x178>
	  ssd1306_SetCursor(32, 40);
 8003198:	2128      	movs	r1, #40	@ 0x28
 800319a:	2020      	movs	r0, #32
 800319c:	f000 fcc4 	bl	8003b28 <ssd1306_SetCursor>
 	  ssd1306_Fill(Black);
 80031a0:	2000      	movs	r0, #0
 80031a2:	f000 fb7f 	bl	80038a4 <ssd1306_Fill>
 	  ssd1306_WriteString("bmp pbm", Font_7x10, White);
 80031a6:	4a47      	ldr	r2, [pc, #284]	@ (80032c4 <main+0x278>)
 80031a8:	2301      	movs	r3, #1
 80031aa:	ca06      	ldmia	r2, {r1, r2}
 80031ac:	4851      	ldr	r0, [pc, #324]	@ (80032f4 <main+0x2a8>)
 80031ae:	f000 fc95 	bl	8003adc <ssd1306_WriteString>
 	  ssd1306_UpdateScreen();
 80031b2:	f000 fb8f 	bl	80038d4 <ssd1306_UpdateScreen>
 	  HAL_Delay(500);
 80031b6:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80031ba:	f002 fff9 	bl	80061b0 <HAL_Delay>
 	 pbmseeker=1;
 80031be:	4b47      	ldr	r3, [pc, #284]	@ (80032dc <main+0x290>)
 80031c0:	2201      	movs	r2, #1
 80031c2:	601a      	str	r2, [r3, #0]

   }

  //mon adresse est 1° et on envoit à 2°
#ifdef PARTIE_BAS
  if( INIT_PERM_TARVOS(BOTTOM_ADDR, GROUND_ADDR)!=HAL_OK){
 80031c4:	2101      	movs	r1, #1
 80031c6:	2016      	movs	r0, #22
 80031c8:	f001 faee 	bl	80047a8 <INIT_PERM_TARVOS>
 80031cc:	4603      	mov	r3, r0
 80031ce:	2b00      	cmp	r3, #0
 80031d0:	d015      	beq.n	80031fe <main+0x1b2>
	  ssd1306_SetCursor(32, 40);
 80031d2:	2128      	movs	r1, #40	@ 0x28
 80031d4:	2020      	movs	r0, #32
 80031d6:	f000 fca7 	bl	8003b28 <ssd1306_SetCursor>
 	  ssd1306_Fill(Black);
 80031da:	2000      	movs	r0, #0
 80031dc:	f000 fb62 	bl	80038a4 <ssd1306_Fill>
 	  ssd1306_WriteString("tvsaddrpbm", Font_7x10, White);
 80031e0:	4a38      	ldr	r2, [pc, #224]	@ (80032c4 <main+0x278>)
 80031e2:	2301      	movs	r3, #1
 80031e4:	ca06      	ldmia	r2, {r1, r2}
 80031e6:	4844      	ldr	r0, [pc, #272]	@ (80032f8 <main+0x2ac>)
 80031e8:	f000 fc78 	bl	8003adc <ssd1306_WriteString>
 	  ssd1306_UpdateScreen();
 80031ec:	f000 fb72 	bl	80038d4 <ssd1306_UpdateScreen>
 	  HAL_Delay(500);
 80031f0:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80031f4:	f002 ffdc 	bl	80061b0 <HAL_Delay>
 	 pbmseeker=1;
 80031f8:	4b38      	ldr	r3, [pc, #224]	@ (80032dc <main+0x290>)
 80031fa:	2201      	movs	r2, #1
 80031fc:	601a      	str	r2, [r3, #0]


   }
#endif

  HAL_Delay(100);
 80031fe:	2064      	movs	r0, #100	@ 0x64
 8003200:	f002 ffd6 	bl	80061b0 <HAL_Delay>
  HAL_UART_Abort(&hlpuart1);
 8003204:	483d      	ldr	r0, [pc, #244]	@ (80032fc <main+0x2b0>)
 8003206:	f009 fdf1 	bl	800cdec <HAL_UART_Abort>
  if(HAL_UART_Receive_DMA(&hlpuart1, dma_rx_buffer, DMA_CHUNK_SIZE)!=HAL_OK){
 800320a:	2280      	movs	r2, #128	@ 0x80
 800320c:	493c      	ldr	r1, [pc, #240]	@ (8003300 <main+0x2b4>)
 800320e:	483b      	ldr	r0, [pc, #236]	@ (80032fc <main+0x2b0>)
 8003210:	f009 fda0 	bl	800cd54 <HAL_UART_Receive_DMA>
 8003214:	4603      	mov	r3, r0
 8003216:	2b00      	cmp	r3, #0
 8003218:	d015      	beq.n	8003246 <main+0x1fa>
	   ssd1306_SetCursor(32, 40);
 800321a:	2128      	movs	r1, #40	@ 0x28
 800321c:	2020      	movs	r0, #32
 800321e:	f000 fc83 	bl	8003b28 <ssd1306_SetCursor>
 	  ssd1306_Fill(Black);
 8003222:	2000      	movs	r0, #0
 8003224:	f000 fb3e 	bl	80038a4 <ssd1306_Fill>
 	  ssd1306_WriteString("tvsrxpbm", Font_7x10, White);
 8003228:	4a26      	ldr	r2, [pc, #152]	@ (80032c4 <main+0x278>)
 800322a:	2301      	movs	r3, #1
 800322c:	ca06      	ldmia	r2, {r1, r2}
 800322e:	4835      	ldr	r0, [pc, #212]	@ (8003304 <main+0x2b8>)
 8003230:	f000 fc54 	bl	8003adc <ssd1306_WriteString>
 	  ssd1306_UpdateScreen();
 8003234:	f000 fb4e 	bl	80038d4 <ssd1306_UpdateScreen>
 	  HAL_Delay(500);
 8003238:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800323c:	f002 ffb8 	bl	80061b0 <HAL_Delay>
 	pbmseeker=1;
 8003240:	4b26      	ldr	r3, [pc, #152]	@ (80032dc <main+0x290>)
 8003242:	2201      	movs	r2, #1
 8003244:	601a      	str	r2, [r3, #0]


   }
  HAL_TIM_Base_Start_IT(&htim4);
 8003246:	4830      	ldr	r0, [pc, #192]	@ (8003308 <main+0x2bc>)
 8003248:	f007 fd36 	bl	800acb8 <HAL_TIM_Base_Start_IT>
  HAL_Delay(10);
 800324c:	200a      	movs	r0, #10
 800324e:	f002 ffaf 	bl	80061b0 <HAL_Delay>

  fres = f_mount(&FatFs, "", 1);
 8003252:	2201      	movs	r2, #1
 8003254:	492d      	ldr	r1, [pc, #180]	@ (800330c <main+0x2c0>)
 8003256:	482e      	ldr	r0, [pc, #184]	@ (8003310 <main+0x2c4>)
 8003258:	f00d f8b6 	bl	80103c8 <f_mount>
 800325c:	4603      	mov	r3, r0
 800325e:	461a      	mov	r2, r3
 8003260:	4b2c      	ldr	r3, [pc, #176]	@ (8003314 <main+0x2c8>)
 8003262:	701a      	strb	r2, [r3, #0]
  		  if (fres == FR_OK) {
 8003264:	4b2b      	ldr	r3, [pc, #172]	@ (8003314 <main+0x2c8>)
 8003266:	781b      	ldrb	r3, [r3, #0]
 8003268:	2b00      	cmp	r3, #0
 800326a:	d125      	bne.n	80032b8 <main+0x26c>
  			  fres = f_mkdir("DEMO");
 800326c:	482a      	ldr	r0, [pc, #168]	@ (8003318 <main+0x2cc>)
 800326e:	f00d ff7f 	bl	8011170 <f_mkdir>
 8003272:	4603      	mov	r3, r0
 8003274:	461a      	mov	r2, r3
 8003276:	4b27      	ldr	r3, [pc, #156]	@ (8003314 <main+0x2c8>)
 8003278:	701a      	strb	r2, [r3, #0]
  			  fres = f_open(&fil, "/DEMO/write.txt",FA_WRITE | FA_OPEN_ALWAYS);
 800327a:	2212      	movs	r2, #18
 800327c:	4927      	ldr	r1, [pc, #156]	@ (800331c <main+0x2d0>)
 800327e:	4828      	ldr	r0, [pc, #160]	@ (8003320 <main+0x2d4>)
 8003280:	f00d f906 	bl	8010490 <f_open>
 8003284:	4603      	mov	r3, r0
 8003286:	461a      	mov	r2, r3
 8003288:	4b22      	ldr	r3, [pc, #136]	@ (8003314 <main+0x2c8>)
 800328a:	701a      	strb	r2, [r3, #0]
  			  if (fres == FR_OK) {
 800328c:	4b21      	ldr	r3, [pc, #132]	@ (8003314 <main+0x2c8>)
 800328e:	781b      	ldrb	r3, [r3, #0]
 8003290:	2b00      	cmp	r3, #0
 8003292:	d10c      	bne.n	80032ae <main+0x262>
  				  //snprintf((char*) readBuf,30, "I hate Java!");
  				  UINT bytesWrote;
  				  fres = f_write(&fil,(uint8_t *)"test123test", 11, &bytesWrote);
 8003294:	1d3b      	adds	r3, r7, #4
 8003296:	220b      	movs	r2, #11
 8003298:	4922      	ldr	r1, [pc, #136]	@ (8003324 <main+0x2d8>)
 800329a:	4821      	ldr	r0, [pc, #132]	@ (8003320 <main+0x2d4>)
 800329c:	f00d fab9 	bl	8010812 <f_write>
 80032a0:	4603      	mov	r3, r0
 80032a2:	461a      	mov	r2, r3
 80032a4:	4b1b      	ldr	r3, [pc, #108]	@ (8003314 <main+0x2c8>)
 80032a6:	701a      	strb	r2, [r3, #0]
  				  f_close(&fil);
 80032a8:	481d      	ldr	r0, [pc, #116]	@ (8003320 <main+0x2d4>)
 80032aa:	f00d fcdf 	bl	8010c6c <f_close>

  			  }
  			  f_mount(NULL, "", 0);
 80032ae:	2200      	movs	r2, #0
 80032b0:	4916      	ldr	r1, [pc, #88]	@ (800330c <main+0x2c0>)
 80032b2:	2000      	movs	r0, #0
 80032b4:	f00d f888 	bl	80103c8 <f_mount>


  /* USER CODE END 2 */

  /* Call init function for freertos objects (in cmsis_os2.c) */
  MX_FREERTOS_Init();
 80032b8:	f7fe fd74 	bl	8001da4 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 80032bc:	f00e f935 	bl	801152a <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80032c0:	bf00      	nop
 80032c2:	e7fd      	b.n	80032c0 <main+0x274>
 80032c4:	20000010 	.word	0x20000010
 80032c8:	08019cac 	.word	0x08019cac
 80032cc:	48000400 	.word	0x48000400
 80032d0:	20000be4 	.word	0x20000be4
 80032d4:	20000238 	.word	0x20000238
 80032d8:	08019cb4 	.word	0x08019cb4
 80032dc:	20000eb0 	.word	0x20000eb0
 80032e0:	200017e4 	.word	0x200017e4
 80032e4:	200004cc 	.word	0x200004cc
 80032e8:	08019cbc 	.word	0x08019cbc
 80032ec:	08019cc4 	.word	0x08019cc4
 80032f0:	20000760 	.word	0x20000760
 80032f4:	08019ccc 	.word	0x08019ccc
 80032f8:	08019cd4 	.word	0x08019cd4
 80032fc:	20001750 	.word	0x20001750
 8003300:	200015cc 	.word	0x200015cc
 8003304:	08019ce0 	.word	0x08019ce0
 8003308:	20001520 	.word	0x20001520
 800330c:	08019cec 	.word	0x08019cec
 8003310:	20000778 	.word	0x20000778
 8003314:	200009ac 	.word	0x200009ac
 8003318:	08019cf0 	.word	0x08019cf0
 800331c:	08019cf8 	.word	0x08019cf8
 8003320:	200009b0 	.word	0x200009b0
 8003324:	08019d08 	.word	0x08019d08

08003328 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003328:	b580      	push	{r7, lr}
 800332a:	b094      	sub	sp, #80	@ 0x50
 800332c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800332e:	f107 0318 	add.w	r3, r7, #24
 8003332:	2238      	movs	r2, #56	@ 0x38
 8003334:	2100      	movs	r1, #0
 8003336:	4618      	mov	r0, r3
 8003338:	f011 fda7 	bl	8014e8a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800333c:	1d3b      	adds	r3, r7, #4
 800333e:	2200      	movs	r2, #0
 8003340:	601a      	str	r2, [r3, #0]
 8003342:	605a      	str	r2, [r3, #4]
 8003344:	609a      	str	r2, [r3, #8]
 8003346:	60da      	str	r2, [r3, #12]
 8003348:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 800334a:	2000      	movs	r0, #0
 800334c:	f006 f82e 	bl	80093ac <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8003350:	2301      	movs	r3, #1
 8003352:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8003354:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8003358:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800335a:	2302      	movs	r3, #2
 800335c:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800335e:	2303      	movs	r3, #3
 8003360:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 8003362:	2304      	movs	r3, #4
 8003364:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 8003366:	2355      	movs	r3, #85	@ 0x55
 8003368:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800336a:	2302      	movs	r3, #2
 800336c:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800336e:	2302      	movs	r3, #2
 8003370:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8003372:	2302      	movs	r3, #2
 8003374:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003376:	f107 0318 	add.w	r3, r7, #24
 800337a:	4618      	mov	r0, r3
 800337c:	f006 f8ca 	bl	8009514 <HAL_RCC_OscConfig>
 8003380:	4603      	mov	r3, r0
 8003382:	2b00      	cmp	r3, #0
 8003384:	d001      	beq.n	800338a <SystemClock_Config+0x62>
  {
    Error_Handler();
 8003386:	f000 f82b 	bl	80033e0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800338a:	230f      	movs	r3, #15
 800338c:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800338e:	2303      	movs	r3, #3
 8003390:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003392:	2300      	movs	r3, #0
 8003394:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8003396:	2300      	movs	r3, #0
 8003398:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800339a:	2300      	movs	r3, #0
 800339c:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800339e:	1d3b      	adds	r3, r7, #4
 80033a0:	2104      	movs	r1, #4
 80033a2:	4618      	mov	r0, r3
 80033a4:	f006 fbc8 	bl	8009b38 <HAL_RCC_ClockConfig>
 80033a8:	4603      	mov	r3, r0
 80033aa:	2b00      	cmp	r3, #0
 80033ac:	d001      	beq.n	80033b2 <SystemClock_Config+0x8a>
  {
    Error_Handler();
 80033ae:	f000 f817 	bl	80033e0 <Error_Handler>
  }
}
 80033b2:	bf00      	nop
 80033b4:	3750      	adds	r7, #80	@ 0x50
 80033b6:	46bd      	mov	sp, r7
 80033b8:	bd80      	pop	{r7, pc}
	...

080033bc <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80033bc:	b580      	push	{r7, lr}
 80033be:	b082      	sub	sp, #8
 80033c0:	af00      	add	r7, sp, #0
 80033c2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1)
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	4a04      	ldr	r2, [pc, #16]	@ (80033dc <HAL_TIM_PeriodElapsedCallback+0x20>)
 80033ca:	4293      	cmp	r3, r2
 80033cc:	d101      	bne.n	80033d2 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 80033ce:	f002 fed1 	bl	8006174 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80033d2:	bf00      	nop
 80033d4:	3708      	adds	r7, #8
 80033d6:	46bd      	mov	sp, r7
 80033d8:	bd80      	pop	{r7, pc}
 80033da:	bf00      	nop
 80033dc:	40012c00 	.word	0x40012c00

080033e0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80033e0:	b480      	push	{r7}
 80033e2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80033e4:	b672      	cpsid	i
}
 80033e6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80033e8:	bf00      	nop
 80033ea:	e7fd      	b.n	80033e8 <Error_Handler+0x8>

080033ec <store_in_sd>:
extern DWORD free_sectors;	  // Free Sectors
extern DWORD total_sectors;



FRESULT store_in_sd(FRESULT fres){
 80033ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80033f0:	b0b9      	sub	sp, #228	@ 0xe4
 80033f2:	af20      	add	r7, sp, #128	@ 0x80
 80033f4:	4603      	mov	r3, r0
 80033f6:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

	uint16_t sizeligne=0;
 80033fa:	2300      	movs	r3, #0
 80033fc:	f8a7 305e 	strh.w	r3, [r7, #94]	@ 0x5e
			myData6AXIS.AccelX,myData6AXIS.AccelY,myData6AXIS.AccelZ,GNSSData.numSV,temp,vbat,timeindex);

#endif
#ifdef PARTIE_BAS

	sizeligne=snprintf((char *)sdcardbuffer,512,
 8003400:	4b71      	ldr	r3, [pc, #452]	@ (80035c8 <store_in_sd+0x1dc>)
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	653b      	str	r3, [r7, #80]	@ 0x50
 8003406:	4b71      	ldr	r3, [pc, #452]	@ (80035cc <store_in_sd+0x1e0>)
 8003408:	681a      	ldr	r2, [r3, #0]
 800340a:	64fa      	str	r2, [r7, #76]	@ 0x4c
 800340c:	4b70      	ldr	r3, [pc, #448]	@ (80035d0 <store_in_sd+0x1e4>)
 800340e:	6819      	ldr	r1, [r3, #0]
 8003410:	64b9      	str	r1, [r7, #72]	@ 0x48
				"%d,%d,%d,%0.7f,%0.7f,%0.2f,%0.2f,%0.1f,%0.1f,%0.1f,%0.0f,%0.0f,%0.0f,%0.2f,%d,%0.2f,%0.2f,%lu\n\r",
				flag_calib,flag_drop,flag_separation,GNSSData.fLat,GNSSData.fLon,GNSSData.fhMSL,
 8003412:	4b70      	ldr	r3, [pc, #448]	@ (80035d4 <store_in_sd+0x1e8>)
 8003414:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
	sizeligne=snprintf((char *)sdcardbuffer,512,
 8003418:	4618      	mov	r0, r3
 800341a:	f7fd f8bd 	bl	8000598 <__aeabi_f2d>
 800341e:	e9c7 0110 	strd	r0, r1, [r7, #64]	@ 0x40
				flag_calib,flag_drop,flag_separation,GNSSData.fLat,GNSSData.fLon,GNSSData.fhMSL,
 8003422:	4b6c      	ldr	r3, [pc, #432]	@ (80035d4 <store_in_sd+0x1e8>)
 8003424:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
	sizeligne=snprintf((char *)sdcardbuffer,512,
 8003428:	4618      	mov	r0, r3
 800342a:	f7fd f8b5 	bl	8000598 <__aeabi_f2d>
 800342e:	e9c7 010e 	strd	r0, r1, [r7, #56]	@ 0x38
				flag_calib,flag_drop,flag_separation,GNSSData.fLat,GNSSData.fLon,GNSSData.fhMSL,
 8003432:	4b68      	ldr	r3, [pc, #416]	@ (80035d4 <store_in_sd+0x1e8>)
 8003434:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
	sizeligne=snprintf((char *)sdcardbuffer,512,
 8003438:	4618      	mov	r0, r3
 800343a:	f7fd f8ad 	bl	8000598 <__aeabi_f2d>
 800343e:	e9c7 010c 	strd	r0, r1, [r7, #48]	@ 0x30
 8003442:	4b65      	ldr	r3, [pc, #404]	@ (80035d8 <store_in_sd+0x1ec>)
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	4618      	mov	r0, r3
 8003448:	f7fd f8a6 	bl	8000598 <__aeabi_f2d>
 800344c:	e9c7 010a 	strd	r0, r1, [r7, #40]	@ 0x28
				hauteur_relative,GNSSData.fgSpeed,GNSSData.fvspeed,myDatabmp581.press,
 8003450:	4b60      	ldr	r3, [pc, #384]	@ (80035d4 <store_in_sd+0x1e8>)
 8003452:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
	sizeligne=snprintf((char *)sdcardbuffer,512,
 8003456:	4618      	mov	r0, r3
 8003458:	f7fd f89e 	bl	8000598 <__aeabi_f2d>
 800345c:	e9c7 0108 	strd	r0, r1, [r7, #32]
				hauteur_relative,GNSSData.fgSpeed,GNSSData.fvspeed,myDatabmp581.press,
 8003460:	4b5c      	ldr	r3, [pc, #368]	@ (80035d4 <store_in_sd+0x1e8>)
 8003462:	f8d3 30cc 	ldr.w	r3, [r3, #204]	@ 0xcc
	sizeligne=snprintf((char *)sdcardbuffer,512,
 8003466:	4618      	mov	r0, r3
 8003468:	f7fd f896 	bl	8000598 <__aeabi_f2d>
 800346c:	e9c7 0106 	strd	r0, r1, [r7, #24]
				hauteur_relative,GNSSData.fgSpeed,GNSSData.fvspeed,myDatabmp581.press,
 8003470:	4b5a      	ldr	r3, [pc, #360]	@ (80035dc <store_in_sd+0x1f0>)
 8003472:	68db      	ldr	r3, [r3, #12]
	sizeligne=snprintf((char *)sdcardbuffer,512,
 8003474:	4618      	mov	r0, r3
 8003476:	f7fd f88f 	bl	8000598 <__aeabi_f2d>
 800347a:	e9c7 0104 	strd	r0, r1, [r7, #16]
				myData6AXIS.AccelX,myData6AXIS.AccelY,myData6AXIS.AccelZ,distance_entre_module,GNSSData.numSV,temp,vbat,timeindex);
 800347e:	4b58      	ldr	r3, [pc, #352]	@ (80035e0 <store_in_sd+0x1f4>)
 8003480:	681b      	ldr	r3, [r3, #0]
	sizeligne=snprintf((char *)sdcardbuffer,512,
 8003482:	4618      	mov	r0, r3
 8003484:	f7fd f888 	bl	8000598 <__aeabi_f2d>
 8003488:	e9c7 0102 	strd	r0, r1, [r7, #8]
				myData6AXIS.AccelX,myData6AXIS.AccelY,myData6AXIS.AccelZ,distance_entre_module,GNSSData.numSV,temp,vbat,timeindex);
 800348c:	4b54      	ldr	r3, [pc, #336]	@ (80035e0 <store_in_sd+0x1f4>)
 800348e:	685b      	ldr	r3, [r3, #4]
	sizeligne=snprintf((char *)sdcardbuffer,512,
 8003490:	4618      	mov	r0, r3
 8003492:	f7fd f881 	bl	8000598 <__aeabi_f2d>
 8003496:	e9c7 0100 	strd	r0, r1, [r7]
				myData6AXIS.AccelX,myData6AXIS.AccelY,myData6AXIS.AccelZ,distance_entre_module,GNSSData.numSV,temp,vbat,timeindex);
 800349a:	4b51      	ldr	r3, [pc, #324]	@ (80035e0 <store_in_sd+0x1f4>)
 800349c:	689b      	ldr	r3, [r3, #8]
	sizeligne=snprintf((char *)sdcardbuffer,512,
 800349e:	4618      	mov	r0, r3
 80034a0:	f7fd f87a 	bl	8000598 <__aeabi_f2d>
 80034a4:	4682      	mov	sl, r0
 80034a6:	468b      	mov	fp, r1
 80034a8:	4b4e      	ldr	r3, [pc, #312]	@ (80035e4 <store_in_sd+0x1f8>)
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	4618      	mov	r0, r3
 80034ae:	f7fd f873 	bl	8000598 <__aeabi_f2d>
 80034b2:	4680      	mov	r8, r0
 80034b4:	4689      	mov	r9, r1
				myData6AXIS.AccelX,myData6AXIS.AccelY,myData6AXIS.AccelZ,distance_entre_module,GNSSData.numSV,temp,vbat,timeindex);
 80034b6:	4b47      	ldr	r3, [pc, #284]	@ (80035d4 <store_in_sd+0x1e8>)
 80034b8:	f893 3078 	ldrb.w	r3, [r3, #120]	@ 0x78
	sizeligne=snprintf((char *)sdcardbuffer,512,
 80034bc:	461e      	mov	r6, r3
 80034be:	4b4a      	ldr	r3, [pc, #296]	@ (80035e8 <store_in_sd+0x1fc>)
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	4618      	mov	r0, r3
 80034c4:	f7fd f868 	bl	8000598 <__aeabi_f2d>
 80034c8:	4604      	mov	r4, r0
 80034ca:	460d      	mov	r5, r1
 80034cc:	4b47      	ldr	r3, [pc, #284]	@ (80035ec <store_in_sd+0x200>)
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	4618      	mov	r0, r3
 80034d2:	f7fd f861 	bl	8000598 <__aeabi_f2d>
 80034d6:	4b46      	ldr	r3, [pc, #280]	@ (80035f0 <store_in_sd+0x204>)
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	931e      	str	r3, [sp, #120]	@ 0x78
 80034dc:	e9cd 011c 	strd	r0, r1, [sp, #112]	@ 0x70
 80034e0:	e9cd 451a 	strd	r4, r5, [sp, #104]	@ 0x68
 80034e4:	9618      	str	r6, [sp, #96]	@ 0x60
 80034e6:	e9cd 8916 	strd	r8, r9, [sp, #88]	@ 0x58
 80034ea:	e9cd ab14 	strd	sl, fp, [sp, #80]	@ 0x50
 80034ee:	ed97 7b00 	vldr	d7, [r7]
 80034f2:	ed8d 7b12 	vstr	d7, [sp, #72]	@ 0x48
 80034f6:	ed97 7b02 	vldr	d7, [r7, #8]
 80034fa:	ed8d 7b10 	vstr	d7, [sp, #64]	@ 0x40
 80034fe:	ed97 7b04 	vldr	d7, [r7, #16]
 8003502:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8003506:	ed97 7b06 	vldr	d7, [r7, #24]
 800350a:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 800350e:	ed97 7b08 	vldr	d7, [r7, #32]
 8003512:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8003516:	ed97 7b0a 	vldr	d7, [r7, #40]	@ 0x28
 800351a:	ed8d 7b08 	vstr	d7, [sp, #32]
 800351e:	ed97 7b0c 	vldr	d7, [r7, #48]	@ 0x30
 8003522:	ed8d 7b06 	vstr	d7, [sp, #24]
 8003526:	ed97 7b0e 	vldr	d7, [r7, #56]	@ 0x38
 800352a:	ed8d 7b04 	vstr	d7, [sp, #16]
 800352e:	ed97 7b10 	vldr	d7, [r7, #64]	@ 0x40
 8003532:	ed8d 7b02 	vstr	d7, [sp, #8]
 8003536:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8003538:	9101      	str	r1, [sp, #4]
 800353a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800353c:	9200      	str	r2, [sp, #0]
 800353e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003540:	4a2c      	ldr	r2, [pc, #176]	@ (80035f4 <store_in_sd+0x208>)
 8003542:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8003546:	482c      	ldr	r0, [pc, #176]	@ (80035f8 <store_in_sd+0x20c>)
 8003548:	f011 fc04 	bl	8014d54 <sniprintf>
 800354c:	4603      	mov	r3, r0
 800354e:	f8a7 305e 	strh.w	r3, [r7, #94]	@ 0x5e
#endif



			  if (fres == FR_OK) {
 8003552:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8003556:	2b00      	cmp	r3, #0
 8003558:	d12f      	bne.n	80035ba <store_in_sd+0x1ce>
				  if(flag_drop==0){
 800355a:	4b1c      	ldr	r3, [pc, #112]	@ (80035cc <store_in_sd+0x1e0>)
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	2b00      	cmp	r3, #0
 8003560:	d108      	bne.n	8003574 <store_in_sd+0x188>
		#ifdef PARTIE_HAUT
					  fres = f_open(&fil, (uint8_t *) "TOP_01.csv",FA_WRITE | FA_OPEN_ALWAYS);
		#endif
		#ifdef PARTIE_BAS
					  fres = f_open(&fil, (uint8_t *) "BOT_01.csv",FA_WRITE | FA_OPEN_ALWAYS);
 8003562:	2212      	movs	r2, #18
 8003564:	4925      	ldr	r1, [pc, #148]	@ (80035fc <store_in_sd+0x210>)
 8003566:	4826      	ldr	r0, [pc, #152]	@ (8003600 <store_in_sd+0x214>)
 8003568:	f00c ff92 	bl	8010490 <f_open>
 800356c:	4603      	mov	r3, r0
 800356e:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
 8003572:	e007      	b.n	8003584 <store_in_sd+0x198>
				  else{
		#ifdef PARTIE_HAUT
					  fres = f_open(&fil, (uint8_t *) "TOP_02.csv",FA_WRITE | FA_OPEN_ALWAYS);
		#endif
		#ifdef PARTIE_BAS
					  fres = f_open(&fil, (uint8_t *) "BOT_02.csv",FA_WRITE | FA_OPEN_ALWAYS);
 8003574:	2212      	movs	r2, #18
 8003576:	4923      	ldr	r1, [pc, #140]	@ (8003604 <store_in_sd+0x218>)
 8003578:	4821      	ldr	r0, [pc, #132]	@ (8003600 <store_in_sd+0x214>)
 800357a:	f00c ff89 	bl	8010490 <f_open>
 800357e:	4603      	mov	r3, r0
 8003580:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		#endif

				  }
				  if (fres == FR_OK) {
 8003584:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8003588:	2b00      	cmp	r3, #0
 800358a:	d116      	bne.n	80035ba <store_in_sd+0x1ce>
					  fres=f_lseek(&fil, f_size(&fil));
 800358c:	4b1c      	ldr	r3, [pc, #112]	@ (8003600 <store_in_sd+0x214>)
 800358e:	68db      	ldr	r3, [r3, #12]
 8003590:	4619      	mov	r1, r3
 8003592:	481b      	ldr	r0, [pc, #108]	@ (8003600 <store_in_sd+0x214>)
 8003594:	f00d fb99 	bl	8010cca <f_lseek>
 8003598:	4603      	mov	r3, r0
 800359a:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
					  UINT bytesWrote;
					  fres = f_write(&fil,(char*)sdcardbuffer, sizeligne, &bytesWrote);
 800359e:	f8b7 205e 	ldrh.w	r2, [r7, #94]	@ 0x5e
 80035a2:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 80035a6:	4914      	ldr	r1, [pc, #80]	@ (80035f8 <store_in_sd+0x20c>)
 80035a8:	4815      	ldr	r0, [pc, #84]	@ (8003600 <store_in_sd+0x214>)
 80035aa:	f00d f932 	bl	8010812 <f_write>
 80035ae:	4603      	mov	r3, r0
 80035b0:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
					  f_close(&fil);
 80035b4:	4812      	ldr	r0, [pc, #72]	@ (8003600 <store_in_sd+0x214>)
 80035b6:	f00d fb59 	bl	8010c6c <f_close>
				  }

			  }


	return fres;
 80035ba:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57

}
 80035be:	4618      	mov	r0, r3
 80035c0:	3764      	adds	r7, #100	@ 0x64
 80035c2:	46bd      	mov	sp, r7
 80035c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80035c8:	20000e94 	.word	0x20000e94
 80035cc:	20000e8c 	.word	0x20000e8c
 80035d0:	20000e90 	.word	0x20000e90
 80035d4:	20000c74 	.word	0x20000c74
 80035d8:	20000eac 	.word	0x20000eac
 80035dc:	20000760 	.word	0x20000760
 80035e0:	20000740 	.word	0x20000740
 80035e4:	20000308 	.word	0x20000308
 80035e8:	20000bec 	.word	0x20000bec
 80035ec:	20000bf4 	.word	0x20000bf4
 80035f0:	20000eb8 	.word	0x20000eb8
 80035f4:	08019d14 	.word	0x08019d14
 80035f8:	2000053c 	.word	0x2000053c
 80035fc:	08019d74 	.word	0x08019d74
 8003600:	200009b0 	.word	0x200009b0
 8003604:	08019d80 	.word	0x08019d80

08003608 <release_mecanism>:




}
HAL_StatusTypeDef release_mecanism(void){
 8003608:	b580      	push	{r7, lr}
 800360a:	af00      	add	r7, sp, #0
	 __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1,OPEN_HIGH_TIME);
 800360c:	4b05      	ldr	r3, [pc, #20]	@ (8003624 <release_mecanism+0x1c>)
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	f44f 62a0 	mov.w	r2, #1280	@ 0x500
 8003614:	635a      	str	r2, [r3, #52]	@ 0x34
	 return HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 8003616:	2100      	movs	r1, #0
 8003618:	4802      	ldr	r0, [pc, #8]	@ (8003624 <release_mecanism+0x1c>)
 800361a:	f007 fc19 	bl	800ae50 <HAL_TIM_PWM_Start>
 800361e:	4603      	mov	r3, r0


}
 8003620:	4618      	mov	r0, r3
 8003622:	bd80      	pop	{r7, pc}
 8003624:	200014d4 	.word	0x200014d4

08003628 <lock_mecanism>:
HAL_StatusTypeDef lock_mecanism(void){
 8003628:	b580      	push	{r7, lr}
 800362a:	af00      	add	r7, sp, #0
	__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1,CLOSED_HIGH_TIME);
 800362c:	4b05      	ldr	r3, [pc, #20]	@ (8003644 <lock_mecanism+0x1c>)
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	f240 52aa 	movw	r2, #1450	@ 0x5aa
 8003634:	635a      	str	r2, [r3, #52]	@ 0x34
	return HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 8003636:	2100      	movs	r1, #0
 8003638:	4802      	ldr	r0, [pc, #8]	@ (8003644 <lock_mecanism+0x1c>)
 800363a:	f007 fc09 	bl	800ae50 <HAL_TIM_PWM_Start>
 800363e:	4603      	mov	r3, r0


}
 8003640:	4618      	mov	r0, r3
 8003642:	bd80      	pop	{r7, pc}
 8003644:	200014d4 	.word	0x200014d4

08003648 <stop_servo>:
void stop_servo(void){
 8003648:	b580      	push	{r7, lr}
 800364a:	af00      	add	r7, sp, #0
HAL_TIM_PWM_Stop(&htim3, TIM_CHANNEL_1);
 800364c:	2100      	movs	r1, #0
 800364e:	4802      	ldr	r0, [pc, #8]	@ (8003658 <stop_servo+0x10>)
 8003650:	f007 fcfe 	bl	800b050 <HAL_TIM_PWM_Stop>

}
 8003654:	bf00      	nop
 8003656:	bd80      	pop	{r7, pc}
 8003658:	200014d4 	.word	0x200014d4

0800365c <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 800365c:	b580      	push	{r7, lr}
 800365e:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8003660:	4b1b      	ldr	r3, [pc, #108]	@ (80036d0 <MX_SPI1_Init+0x74>)
 8003662:	4a1c      	ldr	r2, [pc, #112]	@ (80036d4 <MX_SPI1_Init+0x78>)
 8003664:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8003666:	4b1a      	ldr	r3, [pc, #104]	@ (80036d0 <MX_SPI1_Init+0x74>)
 8003668:	f44f 7282 	mov.w	r2, #260	@ 0x104
 800366c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800366e:	4b18      	ldr	r3, [pc, #96]	@ (80036d0 <MX_SPI1_Init+0x74>)
 8003670:	2200      	movs	r2, #0
 8003672:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8003674:	4b16      	ldr	r3, [pc, #88]	@ (80036d0 <MX_SPI1_Init+0x74>)
 8003676:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 800367a:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800367c:	4b14      	ldr	r3, [pc, #80]	@ (80036d0 <MX_SPI1_Init+0x74>)
 800367e:	2200      	movs	r2, #0
 8003680:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8003682:	4b13      	ldr	r3, [pc, #76]	@ (80036d0 <MX_SPI1_Init+0x74>)
 8003684:	2200      	movs	r2, #0
 8003686:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8003688:	4b11      	ldr	r3, [pc, #68]	@ (80036d0 <MX_SPI1_Init+0x74>)
 800368a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800368e:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8003690:	4b0f      	ldr	r3, [pc, #60]	@ (80036d0 <MX_SPI1_Init+0x74>)
 8003692:	2220      	movs	r2, #32
 8003694:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8003696:	4b0e      	ldr	r3, [pc, #56]	@ (80036d0 <MX_SPI1_Init+0x74>)
 8003698:	2200      	movs	r2, #0
 800369a:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800369c:	4b0c      	ldr	r3, [pc, #48]	@ (80036d0 <MX_SPI1_Init+0x74>)
 800369e:	2200      	movs	r2, #0
 80036a0:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80036a2:	4b0b      	ldr	r3, [pc, #44]	@ (80036d0 <MX_SPI1_Init+0x74>)
 80036a4:	2200      	movs	r2, #0
 80036a6:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 80036a8:	4b09      	ldr	r3, [pc, #36]	@ (80036d0 <MX_SPI1_Init+0x74>)
 80036aa:	2207      	movs	r2, #7
 80036ac:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80036ae:	4b08      	ldr	r3, [pc, #32]	@ (80036d0 <MX_SPI1_Init+0x74>)
 80036b0:	2200      	movs	r2, #0
 80036b2:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80036b4:	4b06      	ldr	r3, [pc, #24]	@ (80036d0 <MX_SPI1_Init+0x74>)
 80036b6:	2208      	movs	r2, #8
 80036b8:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80036ba:	4805      	ldr	r0, [pc, #20]	@ (80036d0 <MX_SPI1_Init+0x74>)
 80036bc:	f006 fe76 	bl	800a3ac <HAL_SPI_Init>
 80036c0:	4603      	mov	r3, r0
 80036c2:	2b00      	cmp	r3, #0
 80036c4:	d001      	beq.n	80036ca <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 80036c6:	f7ff fe8b 	bl	80033e0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80036ca:	bf00      	nop
 80036cc:	bd80      	pop	{r7, pc}
 80036ce:	bf00      	nop
 80036d0:	20000ebc 	.word	0x20000ebc
 80036d4:	40013000 	.word	0x40013000

080036d8 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80036d8:	b580      	push	{r7, lr}
 80036da:	b08a      	sub	sp, #40	@ 0x28
 80036dc:	af00      	add	r7, sp, #0
 80036de:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80036e0:	f107 0314 	add.w	r3, r7, #20
 80036e4:	2200      	movs	r2, #0
 80036e6:	601a      	str	r2, [r3, #0]
 80036e8:	605a      	str	r2, [r3, #4]
 80036ea:	609a      	str	r2, [r3, #8]
 80036ec:	60da      	str	r2, [r3, #12]
 80036ee:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	4a17      	ldr	r2, [pc, #92]	@ (8003754 <HAL_SPI_MspInit+0x7c>)
 80036f6:	4293      	cmp	r3, r2
 80036f8:	d128      	bne.n	800374c <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80036fa:	4b17      	ldr	r3, [pc, #92]	@ (8003758 <HAL_SPI_MspInit+0x80>)
 80036fc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80036fe:	4a16      	ldr	r2, [pc, #88]	@ (8003758 <HAL_SPI_MspInit+0x80>)
 8003700:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8003704:	6613      	str	r3, [r2, #96]	@ 0x60
 8003706:	4b14      	ldr	r3, [pc, #80]	@ (8003758 <HAL_SPI_MspInit+0x80>)
 8003708:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800370a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800370e:	613b      	str	r3, [r7, #16]
 8003710:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003712:	4b11      	ldr	r3, [pc, #68]	@ (8003758 <HAL_SPI_MspInit+0x80>)
 8003714:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003716:	4a10      	ldr	r2, [pc, #64]	@ (8003758 <HAL_SPI_MspInit+0x80>)
 8003718:	f043 0301 	orr.w	r3, r3, #1
 800371c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800371e:	4b0e      	ldr	r3, [pc, #56]	@ (8003758 <HAL_SPI_MspInit+0x80>)
 8003720:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003722:	f003 0301 	and.w	r3, r3, #1
 8003726:	60fb      	str	r3, [r7, #12]
 8003728:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 800372a:	23e0      	movs	r3, #224	@ 0xe0
 800372c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800372e:	2302      	movs	r3, #2
 8003730:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003732:	2300      	movs	r3, #0
 8003734:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003736:	2300      	movs	r3, #0
 8003738:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800373a:	2305      	movs	r3, #5
 800373c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800373e:	f107 0314 	add.w	r3, r7, #20
 8003742:	4619      	mov	r1, r3
 8003744:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003748:	f004 fe28 	bl	800839c <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 800374c:	bf00      	nop
 800374e:	3728      	adds	r7, #40	@ 0x28
 8003750:	46bd      	mov	sp, r7
 8003752:	bd80      	pop	{r7, pc}
 8003754:	40013000 	.word	0x40013000
 8003758:	40021000 	.word	0x40021000

0800375c <ssd1306_Reset>:
#include <stdlib.h>
#include <string.h>  // For memcpy

extern uint8_t bufferscreen[50];

void ssd1306_Reset(void) {
 800375c:	b480      	push	{r7}
 800375e:	af00      	add	r7, sp, #0
    /* for I2C - do nothing */
}
 8003760:	bf00      	nop
 8003762:	46bd      	mov	sp, r7
 8003764:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003768:	4770      	bx	lr
	...

0800376c <ssd1306_WriteCommand>:

// Send a byte to the command register
void ssd1306_WriteCommand(uint8_t byte) {
 800376c:	b580      	push	{r7, lr}
 800376e:	b086      	sub	sp, #24
 8003770:	af04      	add	r7, sp, #16
 8003772:	4603      	mov	r3, r0
 8003774:	71fb      	strb	r3, [r7, #7]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x00, 1, &byte, 1, HAL_MAX_DELAY);
 8003776:	f04f 33ff 	mov.w	r3, #4294967295
 800377a:	9302      	str	r3, [sp, #8]
 800377c:	2301      	movs	r3, #1
 800377e:	9301      	str	r3, [sp, #4]
 8003780:	1dfb      	adds	r3, r7, #7
 8003782:	9300      	str	r3, [sp, #0]
 8003784:	2301      	movs	r3, #1
 8003786:	2200      	movs	r2, #0
 8003788:	2178      	movs	r1, #120	@ 0x78
 800378a:	4803      	ldr	r0, [pc, #12]	@ (8003798 <ssd1306_WriteCommand+0x2c>)
 800378c:	f005 f886 	bl	800889c <HAL_I2C_Mem_Write>
}
 8003790:	bf00      	nop
 8003792:	3708      	adds	r7, #8
 8003794:	46bd      	mov	sp, r7
 8003796:	bd80      	pop	{r7, pc}
 8003798:	200003b8 	.word	0x200003b8

0800379c <ssd1306_WriteData>:

// Send data
void ssd1306_WriteData(uint8_t* buffer, size_t buff_size) {
 800379c:	b580      	push	{r7, lr}
 800379e:	b086      	sub	sp, #24
 80037a0:	af04      	add	r7, sp, #16
 80037a2:	6078      	str	r0, [r7, #4]
 80037a4:	6039      	str	r1, [r7, #0]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x40, 1, buffer, buff_size, HAL_MAX_DELAY);
 80037a6:	683b      	ldr	r3, [r7, #0]
 80037a8:	b29b      	uxth	r3, r3
 80037aa:	f04f 32ff 	mov.w	r2, #4294967295
 80037ae:	9202      	str	r2, [sp, #8]
 80037b0:	9301      	str	r3, [sp, #4]
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	9300      	str	r3, [sp, #0]
 80037b6:	2301      	movs	r3, #1
 80037b8:	2240      	movs	r2, #64	@ 0x40
 80037ba:	2178      	movs	r1, #120	@ 0x78
 80037bc:	4803      	ldr	r0, [pc, #12]	@ (80037cc <ssd1306_WriteData+0x30>)
 80037be:	f005 f86d 	bl	800889c <HAL_I2C_Mem_Write>
}
 80037c2:	bf00      	nop
 80037c4:	3708      	adds	r7, #8
 80037c6:	46bd      	mov	sp, r7
 80037c8:	bd80      	pop	{r7, pc}
 80037ca:	bf00      	nop
 80037cc:	200003b8 	.word	0x200003b8

080037d0 <ssd1306_Init>:
    }
    return ret;
}

/* Initialize the oled screen */
void ssd1306_Init(void) {
 80037d0:	b580      	push	{r7, lr}
 80037d2:	af00      	add	r7, sp, #0
    // Reset OLED
    ssd1306_Reset();
 80037d4:	f7ff ffc2 	bl	800375c <ssd1306_Reset>

    // Wait for the screen to boot
    HAL_Delay(100);
 80037d8:	2064      	movs	r0, #100	@ 0x64
 80037da:	f002 fce9 	bl	80061b0 <HAL_Delay>

    // Init OLED
    ssd1306_SetDisplayOn(0); //display off
 80037de:	2000      	movs	r0, #0
 80037e0:	f000 f9ce 	bl	8003b80 <ssd1306_SetDisplayOn>

    ssd1306_WriteCommand(0x20); //Set Memory Addressing Mode
 80037e4:	2020      	movs	r0, #32
 80037e6:	f7ff ffc1 	bl	800376c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); // 00b,Horizontal Addressing Mode; 01b,Vertical Addressing Mode;
 80037ea:	2000      	movs	r0, #0
 80037ec:	f7ff ffbe 	bl	800376c <ssd1306_WriteCommand>
                                // 10b,Page Addressing Mode (RESET); 11b,Invalid

    ssd1306_WriteCommand(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 80037f0:	20b0      	movs	r0, #176	@ 0xb0
 80037f2:	f7ff ffbb 	bl	800376c <ssd1306_WriteCommand>

#ifdef SSD1306_MIRROR_VERT
    ssd1306_WriteCommand(0xC0); // Mirror vertically
#else
    ssd1306_WriteCommand(0xC8); //Set COM Output Scan Direction
 80037f6:	20c8      	movs	r0, #200	@ 0xc8
 80037f8:	f7ff ffb8 	bl	800376c <ssd1306_WriteCommand>
#endif

    ssd1306_WriteCommand(0x00); //---set low column address
 80037fc:	2000      	movs	r0, #0
 80037fe:	f7ff ffb5 	bl	800376c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x10); //---set high column address
 8003802:	2010      	movs	r0, #16
 8003804:	f7ff ffb2 	bl	800376c <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x40); //--set start line address - CHECK
 8003808:	2040      	movs	r0, #64	@ 0x40
 800380a:	f7ff ffaf 	bl	800376c <ssd1306_WriteCommand>

    ssd1306_SetContrast(0xFF);
 800380e:	20ff      	movs	r0, #255	@ 0xff
 8003810:	f000 f9a2 	bl	8003b58 <ssd1306_SetContrast>

#ifdef SSD1306_MIRROR_HORIZ
    ssd1306_WriteCommand(0xA0); // Mirror horizontally
#else
    ssd1306_WriteCommand(0xA1); //--set segment re-map 0 to 127 - CHECK
 8003814:	20a1      	movs	r0, #161	@ 0xa1
 8003816:	f7ff ffa9 	bl	800376c <ssd1306_WriteCommand>
#endif

#ifdef SSD1306_INVERSE_COLOR
    ssd1306_WriteCommand(0xA7); //--set inverse color
#else
    ssd1306_WriteCommand(0xA6); //--set normal color
 800381a:	20a6      	movs	r0, #166	@ 0xa6
 800381c:	f7ff ffa6 	bl	800376c <ssd1306_WriteCommand>
// Set multiplex ratio.
#if (SSD1306_HEIGHT == 128)
    // Found in the Luma Python lib for SH1106.
    ssd1306_WriteCommand(0xFF);
#else
    ssd1306_WriteCommand(0xA8); //--set multiplex ratio(1 to 64) - CHECK
 8003820:	20a8      	movs	r0, #168	@ 0xa8
 8003822:	f7ff ffa3 	bl	800376c <ssd1306_WriteCommand>
#endif

#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x1F); //
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x3F); //
 8003826:	203f      	movs	r0, #63	@ 0x3f
 8003828:	f7ff ffa0 	bl	800376c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x3F); // Seems to work for 128px high displays too.
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 800382c:	20a4      	movs	r0, #164	@ 0xa4
 800382e:	f7ff ff9d 	bl	800376c <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD3); //-set display offset - CHECK
 8003832:	20d3      	movs	r0, #211	@ 0xd3
 8003834:	f7ff ff9a 	bl	800376c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); //-not offset
 8003838:	2000      	movs	r0, #0
 800383a:	f7ff ff97 	bl	800376c <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD5); //--set display clock divide ratio/oscillator frequency
 800383e:	20d5      	movs	r0, #213	@ 0xd5
 8003840:	f7ff ff94 	bl	800376c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xF0); //--set divide ratio
 8003844:	20f0      	movs	r0, #240	@ 0xf0
 8003846:	f7ff ff91 	bl	800376c <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD9); //--set pre-charge period
 800384a:	20d9      	movs	r0, #217	@ 0xd9
 800384c:	f7ff ff8e 	bl	800376c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x22); //
 8003850:	2022      	movs	r0, #34	@ 0x22
 8003852:	f7ff ff8b 	bl	800376c <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xDA); //--set com pins hardware configuration - CHECK
 8003856:	20da      	movs	r0, #218	@ 0xda
 8003858:	f7ff ff88 	bl	800376c <ssd1306_WriteCommand>
#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x02);
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x12);
 800385c:	2012      	movs	r0, #18
 800385e:	f7ff ff85 	bl	800376c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x12);
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xDB); //--set vcomh
 8003862:	20db      	movs	r0, #219	@ 0xdb
 8003864:	f7ff ff82 	bl	800376c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x20); //0x20,0.77xVcc
 8003868:	2020      	movs	r0, #32
 800386a:	f7ff ff7f 	bl	800376c <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x8D); //--set DC-DC enable
 800386e:	208d      	movs	r0, #141	@ 0x8d
 8003870:	f7ff ff7c 	bl	800376c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x14); //
 8003874:	2014      	movs	r0, #20
 8003876:	f7ff ff79 	bl	800376c <ssd1306_WriteCommand>
    ssd1306_SetDisplayOn(1); //--turn on SSD1306 panel
 800387a:	2001      	movs	r0, #1
 800387c:	f000 f980 	bl	8003b80 <ssd1306_SetDisplayOn>

    // Clear screen
    ssd1306_Fill(Black);
 8003880:	2000      	movs	r0, #0
 8003882:	f000 f80f 	bl	80038a4 <ssd1306_Fill>
    
    // Flush buffer to screen
    ssd1306_UpdateScreen();
 8003886:	f000 f825 	bl	80038d4 <ssd1306_UpdateScreen>
    
    // Set default values for screen object
    SSD1306.CurrentX = 0;
 800388a:	4b05      	ldr	r3, [pc, #20]	@ (80038a0 <ssd1306_Init+0xd0>)
 800388c:	2200      	movs	r2, #0
 800388e:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = 0;
 8003890:	4b03      	ldr	r3, [pc, #12]	@ (80038a0 <ssd1306_Init+0xd0>)
 8003892:	2200      	movs	r2, #0
 8003894:	805a      	strh	r2, [r3, #2]
    
    SSD1306.Initialized = 1;
 8003896:	4b02      	ldr	r3, [pc, #8]	@ (80038a0 <ssd1306_Init+0xd0>)
 8003898:	2201      	movs	r2, #1
 800389a:	711a      	strb	r2, [r3, #4]
}
 800389c:	bf00      	nop
 800389e:	bd80      	pop	{r7, pc}
 80038a0:	20001320 	.word	0x20001320

080038a4 <ssd1306_Fill>:

/* Fill the whole screen with the given color */
void ssd1306_Fill(SSD1306_COLOR color) {
 80038a4:	b580      	push	{r7, lr}
 80038a6:	b082      	sub	sp, #8
 80038a8:	af00      	add	r7, sp, #0
 80038aa:	4603      	mov	r3, r0
 80038ac:	71fb      	strb	r3, [r7, #7]
    memset(SSD1306_Buffer, (color == Black) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 80038ae:	79fb      	ldrb	r3, [r7, #7]
 80038b0:	2b00      	cmp	r3, #0
 80038b2:	d101      	bne.n	80038b8 <ssd1306_Fill+0x14>
 80038b4:	2300      	movs	r3, #0
 80038b6:	e000      	b.n	80038ba <ssd1306_Fill+0x16>
 80038b8:	23ff      	movs	r3, #255	@ 0xff
 80038ba:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80038be:	4619      	mov	r1, r3
 80038c0:	4803      	ldr	r0, [pc, #12]	@ (80038d0 <ssd1306_Fill+0x2c>)
 80038c2:	f011 fae2 	bl	8014e8a <memset>
}
 80038c6:	bf00      	nop
 80038c8:	3708      	adds	r7, #8
 80038ca:	46bd      	mov	sp, r7
 80038cc:	bd80      	pop	{r7, pc}
 80038ce:	bf00      	nop
 80038d0:	20000f20 	.word	0x20000f20

080038d4 <ssd1306_UpdateScreen>:

/* Write the screenbuffer with changed to the screen */
void ssd1306_UpdateScreen(void) {
 80038d4:	b580      	push	{r7, lr}
 80038d6:	b082      	sub	sp, #8
 80038d8:	af00      	add	r7, sp, #0
    // depends on the screen height:
    //
    //  * 32px   ==  4 pages
    //  * 64px   ==  8 pages
    //  * 128px  ==  16 pages
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 80038da:	2300      	movs	r3, #0
 80038dc:	71fb      	strb	r3, [r7, #7]
 80038de:	e016      	b.n	800390e <ssd1306_UpdateScreen+0x3a>
        ssd1306_WriteCommand(0xB0 + i); // Set the current RAM page address.
 80038e0:	79fb      	ldrb	r3, [r7, #7]
 80038e2:	3b50      	subs	r3, #80	@ 0x50
 80038e4:	b2db      	uxtb	r3, r3
 80038e6:	4618      	mov	r0, r3
 80038e8:	f7ff ff40 	bl	800376c <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x00 + SSD1306_X_OFFSET_LOWER);
 80038ec:	2000      	movs	r0, #0
 80038ee:	f7ff ff3d 	bl	800376c <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x10 + SSD1306_X_OFFSET_UPPER);
 80038f2:	2010      	movs	r0, #16
 80038f4:	f7ff ff3a 	bl	800376c <ssd1306_WriteCommand>
        ssd1306_WriteData(&SSD1306_Buffer[SSD1306_WIDTH*i],SSD1306_WIDTH);
 80038f8:	79fb      	ldrb	r3, [r7, #7]
 80038fa:	01db      	lsls	r3, r3, #7
 80038fc:	4a08      	ldr	r2, [pc, #32]	@ (8003920 <ssd1306_UpdateScreen+0x4c>)
 80038fe:	4413      	add	r3, r2
 8003900:	2180      	movs	r1, #128	@ 0x80
 8003902:	4618      	mov	r0, r3
 8003904:	f7ff ff4a 	bl	800379c <ssd1306_WriteData>
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 8003908:	79fb      	ldrb	r3, [r7, #7]
 800390a:	3301      	adds	r3, #1
 800390c:	71fb      	strb	r3, [r7, #7]
 800390e:	79fb      	ldrb	r3, [r7, #7]
 8003910:	2b07      	cmp	r3, #7
 8003912:	d9e5      	bls.n	80038e0 <ssd1306_UpdateScreen+0xc>
    }
}
 8003914:	bf00      	nop
 8003916:	bf00      	nop
 8003918:	3708      	adds	r7, #8
 800391a:	46bd      	mov	sp, r7
 800391c:	bd80      	pop	{r7, pc}
 800391e:	bf00      	nop
 8003920:	20000f20 	.word	0x20000f20

08003924 <ssd1306_DrawPixel>:
 * Draw one pixel in the screenbuffer
 * X => X Coordinate
 * Y => Y Coordinate
 * color => Pixel color
 */
void ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color) {
 8003924:	b480      	push	{r7}
 8003926:	b083      	sub	sp, #12
 8003928:	af00      	add	r7, sp, #0
 800392a:	4603      	mov	r3, r0
 800392c:	71fb      	strb	r3, [r7, #7]
 800392e:	460b      	mov	r3, r1
 8003930:	71bb      	strb	r3, [r7, #6]
 8003932:	4613      	mov	r3, r2
 8003934:	717b      	strb	r3, [r7, #5]
    if(x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 8003936:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800393a:	2b00      	cmp	r3, #0
 800393c:	db3d      	blt.n	80039ba <ssd1306_DrawPixel+0x96>
 800393e:	79bb      	ldrb	r3, [r7, #6]
 8003940:	2b3f      	cmp	r3, #63	@ 0x3f
 8003942:	d83a      	bhi.n	80039ba <ssd1306_DrawPixel+0x96>
        // Don't write outside the buffer
        return;
    }
   
    // Draw in the right color
    if(color == White) {
 8003944:	797b      	ldrb	r3, [r7, #5]
 8003946:	2b01      	cmp	r3, #1
 8003948:	d11a      	bne.n	8003980 <ssd1306_DrawPixel+0x5c>
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 800394a:	79fa      	ldrb	r2, [r7, #7]
 800394c:	79bb      	ldrb	r3, [r7, #6]
 800394e:	08db      	lsrs	r3, r3, #3
 8003950:	b2d8      	uxtb	r0, r3
 8003952:	4603      	mov	r3, r0
 8003954:	01db      	lsls	r3, r3, #7
 8003956:	4413      	add	r3, r2
 8003958:	4a1b      	ldr	r2, [pc, #108]	@ (80039c8 <ssd1306_DrawPixel+0xa4>)
 800395a:	5cd3      	ldrb	r3, [r2, r3]
 800395c:	b25a      	sxtb	r2, r3
 800395e:	79bb      	ldrb	r3, [r7, #6]
 8003960:	f003 0307 	and.w	r3, r3, #7
 8003964:	2101      	movs	r1, #1
 8003966:	fa01 f303 	lsl.w	r3, r1, r3
 800396a:	b25b      	sxtb	r3, r3
 800396c:	4313      	orrs	r3, r2
 800396e:	b259      	sxtb	r1, r3
 8003970:	79fa      	ldrb	r2, [r7, #7]
 8003972:	4603      	mov	r3, r0
 8003974:	01db      	lsls	r3, r3, #7
 8003976:	4413      	add	r3, r2
 8003978:	b2c9      	uxtb	r1, r1
 800397a:	4a13      	ldr	r2, [pc, #76]	@ (80039c8 <ssd1306_DrawPixel+0xa4>)
 800397c:	54d1      	strb	r1, [r2, r3]
 800397e:	e01d      	b.n	80039bc <ssd1306_DrawPixel+0x98>
    } else { 
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 8003980:	79fa      	ldrb	r2, [r7, #7]
 8003982:	79bb      	ldrb	r3, [r7, #6]
 8003984:	08db      	lsrs	r3, r3, #3
 8003986:	b2d8      	uxtb	r0, r3
 8003988:	4603      	mov	r3, r0
 800398a:	01db      	lsls	r3, r3, #7
 800398c:	4413      	add	r3, r2
 800398e:	4a0e      	ldr	r2, [pc, #56]	@ (80039c8 <ssd1306_DrawPixel+0xa4>)
 8003990:	5cd3      	ldrb	r3, [r2, r3]
 8003992:	b25a      	sxtb	r2, r3
 8003994:	79bb      	ldrb	r3, [r7, #6]
 8003996:	f003 0307 	and.w	r3, r3, #7
 800399a:	2101      	movs	r1, #1
 800399c:	fa01 f303 	lsl.w	r3, r1, r3
 80039a0:	b25b      	sxtb	r3, r3
 80039a2:	43db      	mvns	r3, r3
 80039a4:	b25b      	sxtb	r3, r3
 80039a6:	4013      	ands	r3, r2
 80039a8:	b259      	sxtb	r1, r3
 80039aa:	79fa      	ldrb	r2, [r7, #7]
 80039ac:	4603      	mov	r3, r0
 80039ae:	01db      	lsls	r3, r3, #7
 80039b0:	4413      	add	r3, r2
 80039b2:	b2c9      	uxtb	r1, r1
 80039b4:	4a04      	ldr	r2, [pc, #16]	@ (80039c8 <ssd1306_DrawPixel+0xa4>)
 80039b6:	54d1      	strb	r1, [r2, r3]
 80039b8:	e000      	b.n	80039bc <ssd1306_DrawPixel+0x98>
        return;
 80039ba:	bf00      	nop
    }
}
 80039bc:	370c      	adds	r7, #12
 80039be:	46bd      	mov	sp, r7
 80039c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039c4:	4770      	bx	lr
 80039c6:	bf00      	nop
 80039c8:	20000f20 	.word	0x20000f20

080039cc <ssd1306_WriteChar>:
 * Draw 1 char to the screen buffer
 * ch       => char om weg te schrijven
 * Font     => Font waarmee we gaan schrijven
 * color    => Black or White
 */
char ssd1306_WriteChar(char ch, FontDef Font, SSD1306_COLOR color) {
 80039cc:	b590      	push	{r4, r7, lr}
 80039ce:	b089      	sub	sp, #36	@ 0x24
 80039d0:	af00      	add	r7, sp, #0
 80039d2:	4604      	mov	r4, r0
 80039d4:	1d38      	adds	r0, r7, #4
 80039d6:	e880 0006 	stmia.w	r0, {r1, r2}
 80039da:	461a      	mov	r2, r3
 80039dc:	4623      	mov	r3, r4
 80039de:	73fb      	strb	r3, [r7, #15]
 80039e0:	4613      	mov	r3, r2
 80039e2:	73bb      	strb	r3, [r7, #14]
    uint32_t i, b, j;
    
    // Check if character is valid
    if (ch < 32 || ch > 126)
 80039e4:	7bfb      	ldrb	r3, [r7, #15]
 80039e6:	2b1f      	cmp	r3, #31
 80039e8:	d902      	bls.n	80039f0 <ssd1306_WriteChar+0x24>
 80039ea:	7bfb      	ldrb	r3, [r7, #15]
 80039ec:	2b7e      	cmp	r3, #126	@ 0x7e
 80039ee:	d901      	bls.n	80039f4 <ssd1306_WriteChar+0x28>
        return 0;
 80039f0:	2300      	movs	r3, #0
 80039f2:	e06c      	b.n	8003ace <ssd1306_WriteChar+0x102>
    
    // Check remaining space on current line
    if (SSD1306_WIDTH < (SSD1306.CurrentX + Font.FontWidth) ||
 80039f4:	4b38      	ldr	r3, [pc, #224]	@ (8003ad8 <ssd1306_WriteChar+0x10c>)
 80039f6:	881b      	ldrh	r3, [r3, #0]
 80039f8:	461a      	mov	r2, r3
 80039fa:	793b      	ldrb	r3, [r7, #4]
 80039fc:	4413      	add	r3, r2
 80039fe:	2b80      	cmp	r3, #128	@ 0x80
 8003a00:	dc06      	bgt.n	8003a10 <ssd1306_WriteChar+0x44>
        SSD1306_HEIGHT < (SSD1306.CurrentY + Font.FontHeight))
 8003a02:	4b35      	ldr	r3, [pc, #212]	@ (8003ad8 <ssd1306_WriteChar+0x10c>)
 8003a04:	885b      	ldrh	r3, [r3, #2]
 8003a06:	461a      	mov	r2, r3
 8003a08:	797b      	ldrb	r3, [r7, #5]
 8003a0a:	4413      	add	r3, r2
    if (SSD1306_WIDTH < (SSD1306.CurrentX + Font.FontWidth) ||
 8003a0c:	2b40      	cmp	r3, #64	@ 0x40
 8003a0e:	dd01      	ble.n	8003a14 <ssd1306_WriteChar+0x48>
    {
        // Not enough space on current line
        return 0;
 8003a10:	2300      	movs	r3, #0
 8003a12:	e05c      	b.n	8003ace <ssd1306_WriteChar+0x102>
    }
    
    // Use the font to write
    for(i = 0; i < Font.FontHeight; i++) {
 8003a14:	2300      	movs	r3, #0
 8003a16:	61fb      	str	r3, [r7, #28]
 8003a18:	e04c      	b.n	8003ab4 <ssd1306_WriteChar+0xe8>
        b = Font.data[(ch - 32) * Font.FontHeight + i];
 8003a1a:	68ba      	ldr	r2, [r7, #8]
 8003a1c:	7bfb      	ldrb	r3, [r7, #15]
 8003a1e:	3b20      	subs	r3, #32
 8003a20:	7979      	ldrb	r1, [r7, #5]
 8003a22:	fb01 f303 	mul.w	r3, r1, r3
 8003a26:	4619      	mov	r1, r3
 8003a28:	69fb      	ldr	r3, [r7, #28]
 8003a2a:	440b      	add	r3, r1
 8003a2c:	005b      	lsls	r3, r3, #1
 8003a2e:	4413      	add	r3, r2
 8003a30:	881b      	ldrh	r3, [r3, #0]
 8003a32:	617b      	str	r3, [r7, #20]
        for(j = 0; j < Font.FontWidth; j++) {
 8003a34:	2300      	movs	r3, #0
 8003a36:	61bb      	str	r3, [r7, #24]
 8003a38:	e034      	b.n	8003aa4 <ssd1306_WriteChar+0xd8>
            if((b << j) & 0x8000)  {
 8003a3a:	697a      	ldr	r2, [r7, #20]
 8003a3c:	69bb      	ldr	r3, [r7, #24]
 8003a3e:	fa02 f303 	lsl.w	r3, r2, r3
 8003a42:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003a46:	2b00      	cmp	r3, #0
 8003a48:	d012      	beq.n	8003a70 <ssd1306_WriteChar+0xa4>
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 8003a4a:	4b23      	ldr	r3, [pc, #140]	@ (8003ad8 <ssd1306_WriteChar+0x10c>)
 8003a4c:	881b      	ldrh	r3, [r3, #0]
 8003a4e:	b2da      	uxtb	r2, r3
 8003a50:	69bb      	ldr	r3, [r7, #24]
 8003a52:	b2db      	uxtb	r3, r3
 8003a54:	4413      	add	r3, r2
 8003a56:	b2d8      	uxtb	r0, r3
 8003a58:	4b1f      	ldr	r3, [pc, #124]	@ (8003ad8 <ssd1306_WriteChar+0x10c>)
 8003a5a:	885b      	ldrh	r3, [r3, #2]
 8003a5c:	b2da      	uxtb	r2, r3
 8003a5e:	69fb      	ldr	r3, [r7, #28]
 8003a60:	b2db      	uxtb	r3, r3
 8003a62:	4413      	add	r3, r2
 8003a64:	b2db      	uxtb	r3, r3
 8003a66:	7bba      	ldrb	r2, [r7, #14]
 8003a68:	4619      	mov	r1, r3
 8003a6a:	f7ff ff5b 	bl	8003924 <ssd1306_DrawPixel>
 8003a6e:	e016      	b.n	8003a9e <ssd1306_WriteChar+0xd2>
            } else {
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR)!color);
 8003a70:	4b19      	ldr	r3, [pc, #100]	@ (8003ad8 <ssd1306_WriteChar+0x10c>)
 8003a72:	881b      	ldrh	r3, [r3, #0]
 8003a74:	b2da      	uxtb	r2, r3
 8003a76:	69bb      	ldr	r3, [r7, #24]
 8003a78:	b2db      	uxtb	r3, r3
 8003a7a:	4413      	add	r3, r2
 8003a7c:	b2d8      	uxtb	r0, r3
 8003a7e:	4b16      	ldr	r3, [pc, #88]	@ (8003ad8 <ssd1306_WriteChar+0x10c>)
 8003a80:	885b      	ldrh	r3, [r3, #2]
 8003a82:	b2da      	uxtb	r2, r3
 8003a84:	69fb      	ldr	r3, [r7, #28]
 8003a86:	b2db      	uxtb	r3, r3
 8003a88:	4413      	add	r3, r2
 8003a8a:	b2d9      	uxtb	r1, r3
 8003a8c:	7bbb      	ldrb	r3, [r7, #14]
 8003a8e:	2b00      	cmp	r3, #0
 8003a90:	bf0c      	ite	eq
 8003a92:	2301      	moveq	r3, #1
 8003a94:	2300      	movne	r3, #0
 8003a96:	b2db      	uxtb	r3, r3
 8003a98:	461a      	mov	r2, r3
 8003a9a:	f7ff ff43 	bl	8003924 <ssd1306_DrawPixel>
        for(j = 0; j < Font.FontWidth; j++) {
 8003a9e:	69bb      	ldr	r3, [r7, #24]
 8003aa0:	3301      	adds	r3, #1
 8003aa2:	61bb      	str	r3, [r7, #24]
 8003aa4:	793b      	ldrb	r3, [r7, #4]
 8003aa6:	461a      	mov	r2, r3
 8003aa8:	69bb      	ldr	r3, [r7, #24]
 8003aaa:	4293      	cmp	r3, r2
 8003aac:	d3c5      	bcc.n	8003a3a <ssd1306_WriteChar+0x6e>
    for(i = 0; i < Font.FontHeight; i++) {
 8003aae:	69fb      	ldr	r3, [r7, #28]
 8003ab0:	3301      	adds	r3, #1
 8003ab2:	61fb      	str	r3, [r7, #28]
 8003ab4:	797b      	ldrb	r3, [r7, #5]
 8003ab6:	461a      	mov	r2, r3
 8003ab8:	69fb      	ldr	r3, [r7, #28]
 8003aba:	4293      	cmp	r3, r2
 8003abc:	d3ad      	bcc.n	8003a1a <ssd1306_WriteChar+0x4e>
            }
        }
    }
    
    // The current space is now taken
    SSD1306.CurrentX += Font.FontWidth;
 8003abe:	4b06      	ldr	r3, [pc, #24]	@ (8003ad8 <ssd1306_WriteChar+0x10c>)
 8003ac0:	881b      	ldrh	r3, [r3, #0]
 8003ac2:	793a      	ldrb	r2, [r7, #4]
 8003ac4:	4413      	add	r3, r2
 8003ac6:	b29a      	uxth	r2, r3
 8003ac8:	4b03      	ldr	r3, [pc, #12]	@ (8003ad8 <ssd1306_WriteChar+0x10c>)
 8003aca:	801a      	strh	r2, [r3, #0]
    
    // Return written char for validation
    return ch;
 8003acc:	7bfb      	ldrb	r3, [r7, #15]
}
 8003ace:	4618      	mov	r0, r3
 8003ad0:	3724      	adds	r7, #36	@ 0x24
 8003ad2:	46bd      	mov	sp, r7
 8003ad4:	bd90      	pop	{r4, r7, pc}
 8003ad6:	bf00      	nop
 8003ad8:	20001320 	.word	0x20001320

08003adc <ssd1306_WriteString>:

/* Write full string to screenbuffer */
char ssd1306_WriteString(char* str, FontDef Font, SSD1306_COLOR color) {
 8003adc:	b580      	push	{r7, lr}
 8003ade:	b084      	sub	sp, #16
 8003ae0:	af00      	add	r7, sp, #0
 8003ae2:	60f8      	str	r0, [r7, #12]
 8003ae4:	1d38      	adds	r0, r7, #4
 8003ae6:	e880 0006 	stmia.w	r0, {r1, r2}
 8003aea:	70fb      	strb	r3, [r7, #3]
    while (*str) {
 8003aec:	e012      	b.n	8003b14 <ssd1306_WriteString+0x38>
        if (ssd1306_WriteChar(*str, Font, color) != *str) {
 8003aee:	68fb      	ldr	r3, [r7, #12]
 8003af0:	7818      	ldrb	r0, [r3, #0]
 8003af2:	78fb      	ldrb	r3, [r7, #3]
 8003af4:	1d3a      	adds	r2, r7, #4
 8003af6:	ca06      	ldmia	r2, {r1, r2}
 8003af8:	f7ff ff68 	bl	80039cc <ssd1306_WriteChar>
 8003afc:	4603      	mov	r3, r0
 8003afe:	461a      	mov	r2, r3
 8003b00:	68fb      	ldr	r3, [r7, #12]
 8003b02:	781b      	ldrb	r3, [r3, #0]
 8003b04:	429a      	cmp	r2, r3
 8003b06:	d002      	beq.n	8003b0e <ssd1306_WriteString+0x32>
            // Char could not be written
            return *str;
 8003b08:	68fb      	ldr	r3, [r7, #12]
 8003b0a:	781b      	ldrb	r3, [r3, #0]
 8003b0c:	e008      	b.n	8003b20 <ssd1306_WriteString+0x44>
        }
        str++;
 8003b0e:	68fb      	ldr	r3, [r7, #12]
 8003b10:	3301      	adds	r3, #1
 8003b12:	60fb      	str	r3, [r7, #12]
    while (*str) {
 8003b14:	68fb      	ldr	r3, [r7, #12]
 8003b16:	781b      	ldrb	r3, [r3, #0]
 8003b18:	2b00      	cmp	r3, #0
 8003b1a:	d1e8      	bne.n	8003aee <ssd1306_WriteString+0x12>
    }
    
    // Everything ok
    return *str;
 8003b1c:	68fb      	ldr	r3, [r7, #12]
 8003b1e:	781b      	ldrb	r3, [r3, #0]
}
 8003b20:	4618      	mov	r0, r3
 8003b22:	3710      	adds	r7, #16
 8003b24:	46bd      	mov	sp, r7
 8003b26:	bd80      	pop	{r7, pc}

08003b28 <ssd1306_SetCursor>:

/* Position the cursor */
void ssd1306_SetCursor(uint8_t x, uint8_t y) {
 8003b28:	b480      	push	{r7}
 8003b2a:	b083      	sub	sp, #12
 8003b2c:	af00      	add	r7, sp, #0
 8003b2e:	4603      	mov	r3, r0
 8003b30:	460a      	mov	r2, r1
 8003b32:	71fb      	strb	r3, [r7, #7]
 8003b34:	4613      	mov	r3, r2
 8003b36:	71bb      	strb	r3, [r7, #6]
    SSD1306.CurrentX = x;
 8003b38:	79fb      	ldrb	r3, [r7, #7]
 8003b3a:	b29a      	uxth	r2, r3
 8003b3c:	4b05      	ldr	r3, [pc, #20]	@ (8003b54 <ssd1306_SetCursor+0x2c>)
 8003b3e:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = y;
 8003b40:	79bb      	ldrb	r3, [r7, #6]
 8003b42:	b29a      	uxth	r2, r3
 8003b44:	4b03      	ldr	r3, [pc, #12]	@ (8003b54 <ssd1306_SetCursor+0x2c>)
 8003b46:	805a      	strh	r2, [r3, #2]
}
 8003b48:	bf00      	nop
 8003b4a:	370c      	adds	r7, #12
 8003b4c:	46bd      	mov	sp, r7
 8003b4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b52:	4770      	bx	lr
 8003b54:	20001320 	.word	0x20001320

08003b58 <ssd1306_SetContrast>:
        }
    }
    return;
}

void ssd1306_SetContrast(const uint8_t value) {
 8003b58:	b580      	push	{r7, lr}
 8003b5a:	b084      	sub	sp, #16
 8003b5c:	af00      	add	r7, sp, #0
 8003b5e:	4603      	mov	r3, r0
 8003b60:	71fb      	strb	r3, [r7, #7]
    const uint8_t kSetContrastControlRegister = 0x81;
 8003b62:	2381      	movs	r3, #129	@ 0x81
 8003b64:	73fb      	strb	r3, [r7, #15]
    ssd1306_WriteCommand(kSetContrastControlRegister);
 8003b66:	7bfb      	ldrb	r3, [r7, #15]
 8003b68:	4618      	mov	r0, r3
 8003b6a:	f7ff fdff 	bl	800376c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(value);
 8003b6e:	79fb      	ldrb	r3, [r7, #7]
 8003b70:	4618      	mov	r0, r3
 8003b72:	f7ff fdfb 	bl	800376c <ssd1306_WriteCommand>
}
 8003b76:	bf00      	nop
 8003b78:	3710      	adds	r7, #16
 8003b7a:	46bd      	mov	sp, r7
 8003b7c:	bd80      	pop	{r7, pc}
	...

08003b80 <ssd1306_SetDisplayOn>:

void ssd1306_SetDisplayOn(const uint8_t on) {
 8003b80:	b580      	push	{r7, lr}
 8003b82:	b084      	sub	sp, #16
 8003b84:	af00      	add	r7, sp, #0
 8003b86:	4603      	mov	r3, r0
 8003b88:	71fb      	strb	r3, [r7, #7]
    uint8_t value;
    if (on) {
 8003b8a:	79fb      	ldrb	r3, [r7, #7]
 8003b8c:	2b00      	cmp	r3, #0
 8003b8e:	d005      	beq.n	8003b9c <ssd1306_SetDisplayOn+0x1c>
        value = 0xAF;   // Display on
 8003b90:	23af      	movs	r3, #175	@ 0xaf
 8003b92:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 1;
 8003b94:	4b08      	ldr	r3, [pc, #32]	@ (8003bb8 <ssd1306_SetDisplayOn+0x38>)
 8003b96:	2201      	movs	r2, #1
 8003b98:	715a      	strb	r2, [r3, #5]
 8003b9a:	e004      	b.n	8003ba6 <ssd1306_SetDisplayOn+0x26>
    } else {
        value = 0xAE;   // Display off
 8003b9c:	23ae      	movs	r3, #174	@ 0xae
 8003b9e:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 0;
 8003ba0:	4b05      	ldr	r3, [pc, #20]	@ (8003bb8 <ssd1306_SetDisplayOn+0x38>)
 8003ba2:	2200      	movs	r2, #0
 8003ba4:	715a      	strb	r2, [r3, #5]
    }
    ssd1306_WriteCommand(value);
 8003ba6:	7bfb      	ldrb	r3, [r7, #15]
 8003ba8:	4618      	mov	r0, r3
 8003baa:	f7ff fddf 	bl	800376c <ssd1306_WriteCommand>
}
 8003bae:	bf00      	nop
 8003bb0:	3710      	adds	r7, #16
 8003bb2:	46bd      	mov	sp, r7
 8003bb4:	bd80      	pop	{r7, pc}
 8003bb6:	bf00      	nop
 8003bb8:	20001320 	.word	0x20001320

08003bbc <statemachine>:
extern osMutexId uartmutexHandle;




void statemachine(void){
 8003bbc:	b580      	push	{r7, lr}
 8003bbe:	b084      	sub	sp, #16
 8003bc0:	af02      	add	r7, sp, #8

	switch(state){
 8003bc2:	4b5d      	ldr	r3, [pc, #372]	@ (8003d38 <statemachine+0x17c>)
 8003bc4:	781b      	ldrb	r3, [r3, #0]
 8003bc6:	2b03      	cmp	r3, #3
 8003bc8:	f200 8369 	bhi.w	800429e <statemachine+0x6e2>
 8003bcc:	a201      	add	r2, pc, #4	@ (adr r2, 8003bd4 <statemachine+0x18>)
 8003bce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003bd2:	bf00      	nop
 8003bd4:	08003be5 	.word	0x08003be5
 8003bd8:	08003f07 	.word	0x08003f07
 8003bdc:	08004095 	.word	0x08004095
 8003be0:	08004265 	.word	0x08004265

	case IDLE:
		ssd1306_Fill(Black);
 8003be4:	2000      	movs	r0, #0
 8003be6:	f7ff fe5d 	bl	80038a4 <ssd1306_Fill>
		ssd1306_SetCursor(32, 32);
 8003bea:	2120      	movs	r1, #32
 8003bec:	2020      	movs	r0, #32
 8003bee:	f7ff ff9b 	bl	8003b28 <ssd1306_SetCursor>
switch(screenindex){
 8003bf2:	4b52      	ldr	r3, [pc, #328]	@ (8003d3c <statemachine+0x180>)
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	2b03      	cmp	r3, #3
 8003bf8:	d86f      	bhi.n	8003cda <statemachine+0x11e>
 8003bfa:	a201      	add	r2, pc, #4	@ (adr r2, 8003c00 <statemachine+0x44>)
 8003bfc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003c00:	08003c11 	.word	0x08003c11
 8003c04:	08003c49 	.word	0x08003c49
 8003c08:	08003c73 	.word	0x08003c73
 8003c0c:	08003c9f 	.word	0x08003c9f
case 0:
	if (vbat <= 7){
 8003c10:	4b4b      	ldr	r3, [pc, #300]	@ (8003d40 <statemachine+0x184>)
 8003c12:	edd3 7a00 	vldr	s15, [r3]
 8003c16:	eeb1 7a0c 	vmov.f32	s14, #28	@ 0x40e00000  7.0
 8003c1a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003c1e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003c22:	d900      	bls.n	8003c26 <statemachine+0x6a>
					ssd1306_WriteString("bat_low", Font_6x8, White);
					LED_Setcolour(255,0,0,0,0,0);
				}
	break;
 8003c24:	e059      	b.n	8003cda <statemachine+0x11e>
					ssd1306_WriteString("bat_low", Font_6x8, White);
 8003c26:	4a47      	ldr	r2, [pc, #284]	@ (8003d44 <statemachine+0x188>)
 8003c28:	2301      	movs	r3, #1
 8003c2a:	ca06      	ldmia	r2, {r1, r2}
 8003c2c:	4846      	ldr	r0, [pc, #280]	@ (8003d48 <statemachine+0x18c>)
 8003c2e:	f7ff ff55 	bl	8003adc <ssd1306_WriteString>
					LED_Setcolour(255,0,0,0,0,0);
 8003c32:	2300      	movs	r3, #0
 8003c34:	9301      	str	r3, [sp, #4]
 8003c36:	2300      	movs	r3, #0
 8003c38:	9300      	str	r3, [sp, #0]
 8003c3a:	2300      	movs	r3, #0
 8003c3c:	2200      	movs	r2, #0
 8003c3e:	2100      	movs	r1, #0
 8003c40:	20ff      	movs	r0, #255	@ 0xff
 8003c42:	f7ff f8e1 	bl	8002e08 <LED_Setcolour>
	break;
 8003c46:	e048      	b.n	8003cda <statemachine+0x11e>
case 1:
	if(flag_calib==0){
 8003c48:	4b40      	ldr	r3, [pc, #256]	@ (8003d4c <statemachine+0x190>)
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	2b00      	cmp	r3, #0
 8003c4e:	d13f      	bne.n	8003cd0 <statemachine+0x114>
		ssd1306_WriteString("alt_cal", Font_6x8, White);
 8003c50:	4a3c      	ldr	r2, [pc, #240]	@ (8003d44 <statemachine+0x188>)
 8003c52:	2301      	movs	r3, #1
 8003c54:	ca06      	ldmia	r2, {r1, r2}
 8003c56:	483e      	ldr	r0, [pc, #248]	@ (8003d50 <statemachine+0x194>)
 8003c58:	f7ff ff40 	bl	8003adc <ssd1306_WriteString>
		LED_Setcolour(0,255,0,0,0,0);
 8003c5c:	2300      	movs	r3, #0
 8003c5e:	9301      	str	r3, [sp, #4]
 8003c60:	2300      	movs	r3, #0
 8003c62:	9300      	str	r3, [sp, #0]
 8003c64:	2300      	movs	r3, #0
 8003c66:	2200      	movs	r2, #0
 8003c68:	21ff      	movs	r1, #255	@ 0xff
 8003c6a:	2000      	movs	r0, #0
 8003c6c:	f7ff f8cc 	bl	8002e08 <LED_Setcolour>
				}
	break;
 8003c70:	e02e      	b.n	8003cd0 <statemachine+0x114>
case 2:
	if (GNSSData.fixType <= 2){
 8003c72:	4b38      	ldr	r3, [pc, #224]	@ (8003d54 <statemachine+0x198>)
 8003c74:	f893 3077 	ldrb.w	r3, [r3, #119]	@ 0x77
 8003c78:	2b02      	cmp	r3, #2
 8003c7a:	d82b      	bhi.n	8003cd4 <statemachine+0x118>
		ssd1306_WriteString("gps_fix", Font_6x8, White);
 8003c7c:	4a31      	ldr	r2, [pc, #196]	@ (8003d44 <statemachine+0x188>)
 8003c7e:	2301      	movs	r3, #1
 8003c80:	ca06      	ldmia	r2, {r1, r2}
 8003c82:	4835      	ldr	r0, [pc, #212]	@ (8003d58 <statemachine+0x19c>)
 8003c84:	f7ff ff2a 	bl	8003adc <ssd1306_WriteString>
		LED_Setcolour(255,255,0,0,0,0);
 8003c88:	2300      	movs	r3, #0
 8003c8a:	9301      	str	r3, [sp, #4]
 8003c8c:	2300      	movs	r3, #0
 8003c8e:	9300      	str	r3, [sp, #0]
 8003c90:	2300      	movs	r3, #0
 8003c92:	2200      	movs	r2, #0
 8003c94:	21ff      	movs	r1, #255	@ 0xff
 8003c96:	20ff      	movs	r0, #255	@ 0xff
 8003c98:	f7ff f8b6 	bl	8002e08 <LED_Setcolour>
				}

	break;
 8003c9c:	e01a      	b.n	8003cd4 <statemachine+0x118>
case 3:
	if(HAL_GPIO_ReadPin(PWEN_GPIO_Port,PWEN_Pin)==0){
 8003c9e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8003ca2:	482e      	ldr	r0, [pc, #184]	@ (8003d5c <statemachine+0x1a0>)
 8003ca4:	f004 fcfc 	bl	80086a0 <HAL_GPIO_ReadPin>
 8003ca8:	4603      	mov	r3, r0
 8003caa:	2b00      	cmp	r3, #0
 8003cac:	d114      	bne.n	8003cd8 <statemachine+0x11c>
		ssd1306_WriteString("TELEPWR", Font_6x8, White);
 8003cae:	4a25      	ldr	r2, [pc, #148]	@ (8003d44 <statemachine+0x188>)
 8003cb0:	2301      	movs	r3, #1
 8003cb2:	ca06      	ldmia	r2, {r1, r2}
 8003cb4:	482a      	ldr	r0, [pc, #168]	@ (8003d60 <statemachine+0x1a4>)
 8003cb6:	f7ff ff11 	bl	8003adc <ssd1306_WriteString>
		LED_Setcolour(0,255,255,0,0,0);
 8003cba:	2300      	movs	r3, #0
 8003cbc:	9301      	str	r3, [sp, #4]
 8003cbe:	2300      	movs	r3, #0
 8003cc0:	9300      	str	r3, [sp, #0]
 8003cc2:	2300      	movs	r3, #0
 8003cc4:	22ff      	movs	r2, #255	@ 0xff
 8003cc6:	21ff      	movs	r1, #255	@ 0xff
 8003cc8:	2000      	movs	r0, #0
 8003cca:	f7ff f89d 	bl	8002e08 <LED_Setcolour>
	}
	break;
 8003cce:	e003      	b.n	8003cd8 <statemachine+0x11c>
	break;
 8003cd0:	bf00      	nop
 8003cd2:	e002      	b.n	8003cda <statemachine+0x11e>
	break;
 8003cd4:	bf00      	nop
 8003cd6:	e000      	b.n	8003cda <statemachine+0x11e>
	break;
 8003cd8:	bf00      	nop
}


			ssd1306_SetCursor(32, 40);
 8003cda:	2128      	movs	r1, #40	@ 0x28
 8003cdc:	2020      	movs	r0, #32
 8003cde:	f7ff ff23 	bl	8003b28 <ssd1306_SetCursor>
			snprintf((char *)screenbuffer,50,"sat:%d",GNSSData.numSV);
 8003ce2:	4b1c      	ldr	r3, [pc, #112]	@ (8003d54 <statemachine+0x198>)
 8003ce4:	f893 3078 	ldrb.w	r3, [r3, #120]	@ 0x78
 8003ce8:	4a1e      	ldr	r2, [pc, #120]	@ (8003d64 <statemachine+0x1a8>)
 8003cea:	2132      	movs	r1, #50	@ 0x32
 8003cec:	481e      	ldr	r0, [pc, #120]	@ (8003d68 <statemachine+0x1ac>)
 8003cee:	f011 f831 	bl	8014d54 <sniprintf>
			ssd1306_WriteString((char *) screenbuffer, Font_6x8, White);
 8003cf2:	4a14      	ldr	r2, [pc, #80]	@ (8003d44 <statemachine+0x188>)
 8003cf4:	2301      	movs	r3, #1
 8003cf6:	ca06      	ldmia	r2, {r1, r2}
 8003cf8:	481b      	ldr	r0, [pc, #108]	@ (8003d68 <statemachine+0x1ac>)
 8003cfa:	f7ff feef 	bl	8003adc <ssd1306_WriteString>
			ssd1306_SetCursor(32, 48);
 8003cfe:	2130      	movs	r1, #48	@ 0x30
 8003d00:	2020      	movs	r0, #32
 8003d02:	f7ff ff11 	bl	8003b28 <ssd1306_SetCursor>
		if(flag_calib==0){
 8003d06:	4b11      	ldr	r3, [pc, #68]	@ (8003d4c <statemachine+0x190>)
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	2b00      	cmp	r3, #0
 8003d0c:	d132      	bne.n	8003d74 <statemachine+0x1b8>
			snprintf((char *)screenbuffer,50,"Hba:%0.2f",myDatabmp581.altitude);
 8003d0e:	4b17      	ldr	r3, [pc, #92]	@ (8003d6c <statemachine+0x1b0>)
 8003d10:	695b      	ldr	r3, [r3, #20]
 8003d12:	4618      	mov	r0, r3
 8003d14:	f7fc fc40 	bl	8000598 <__aeabi_f2d>
 8003d18:	4602      	mov	r2, r0
 8003d1a:	460b      	mov	r3, r1
 8003d1c:	e9cd 2300 	strd	r2, r3, [sp]
 8003d20:	4a13      	ldr	r2, [pc, #76]	@ (8003d70 <statemachine+0x1b4>)
 8003d22:	2132      	movs	r1, #50	@ 0x32
 8003d24:	4810      	ldr	r0, [pc, #64]	@ (8003d68 <statemachine+0x1ac>)
 8003d26:	f011 f815 	bl	8014d54 <sniprintf>
			ssd1306_WriteString((char *) screenbuffer, Font_6x8, White);
 8003d2a:	4a06      	ldr	r2, [pc, #24]	@ (8003d44 <statemachine+0x188>)
 8003d2c:	2301      	movs	r3, #1
 8003d2e:	ca06      	ldmia	r2, {r1, r2}
 8003d30:	480d      	ldr	r0, [pc, #52]	@ (8003d68 <statemachine+0x1ac>)
 8003d32:	f7ff fed3 	bl	8003adc <ssd1306_WriteString>
 8003d36:	e031      	b.n	8003d9c <statemachine+0x1e0>
 8003d38:	20000e88 	.word	0x20000e88
 8003d3c:	2000135c 	.word	0x2000135c
 8003d40:	20000bf4 	.word	0x20000bf4
 8003d44:	20000008 	.word	0x20000008
 8003d48:	08019d8c 	.word	0x08019d8c
 8003d4c:	20000e94 	.word	0x20000e94
 8003d50:	08019d94 	.word	0x08019d94
 8003d54:	20000c74 	.word	0x20000c74
 8003d58:	08019d9c 	.word	0x08019d9c
 8003d5c:	48000400 	.word	0x48000400
 8003d60:	08019da4 	.word	0x08019da4
 8003d64:	08019dac 	.word	0x08019dac
 8003d68:	20001328 	.word	0x20001328
 8003d6c:	20000760 	.word	0x20000760
 8003d70:	08019db4 	.word	0x08019db4
			}
		else{
			snprintf((char *)screenbuffer,50,"Hre:%0.2f",hauteur_relative);
 8003d74:	4bb2      	ldr	r3, [pc, #712]	@ (8004040 <statemachine+0x484>)
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	4618      	mov	r0, r3
 8003d7a:	f7fc fc0d 	bl	8000598 <__aeabi_f2d>
 8003d7e:	4602      	mov	r2, r0
 8003d80:	460b      	mov	r3, r1
 8003d82:	e9cd 2300 	strd	r2, r3, [sp]
 8003d86:	4aaf      	ldr	r2, [pc, #700]	@ (8004044 <statemachine+0x488>)
 8003d88:	2132      	movs	r1, #50	@ 0x32
 8003d8a:	48af      	ldr	r0, [pc, #700]	@ (8004048 <statemachine+0x48c>)
 8003d8c:	f010 ffe2 	bl	8014d54 <sniprintf>
			ssd1306_WriteString((char *) screenbuffer, Font_6x8, White);
 8003d90:	4aae      	ldr	r2, [pc, #696]	@ (800404c <statemachine+0x490>)
 8003d92:	2301      	movs	r3, #1
 8003d94:	ca06      	ldmia	r2, {r1, r2}
 8003d96:	48ac      	ldr	r0, [pc, #688]	@ (8004048 <statemachine+0x48c>)
 8003d98:	f7ff fea0 	bl	8003adc <ssd1306_WriteString>
		}

#ifdef PARTIE_BAS
			ssd1306_SetCursor(32, 56);
 8003d9c:	2138      	movs	r1, #56	@ 0x38
 8003d9e:	2020      	movs	r0, #32
 8003da0:	f7ff fec2 	bl	8003b28 <ssd1306_SetCursor>
			if(GNSSData.fixType>=3){
 8003da4:	4baa      	ldr	r3, [pc, #680]	@ (8004050 <statemachine+0x494>)
 8003da6:	f893 3077 	ldrb.w	r3, [r3, #119]	@ 0x77
 8003daa:	2b02      	cmp	r3, #2
 8003dac:	d913      	bls.n	8003dd6 <statemachine+0x21a>
			snprintf((char *)screenbuffer,50,"d:%0.2f",distance_entre_module);
 8003dae:	4ba9      	ldr	r3, [pc, #676]	@ (8004054 <statemachine+0x498>)
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	4618      	mov	r0, r3
 8003db4:	f7fc fbf0 	bl	8000598 <__aeabi_f2d>
 8003db8:	4602      	mov	r2, r0
 8003dba:	460b      	mov	r3, r1
 8003dbc:	e9cd 2300 	strd	r2, r3, [sp]
 8003dc0:	4aa5      	ldr	r2, [pc, #660]	@ (8004058 <statemachine+0x49c>)
 8003dc2:	2132      	movs	r1, #50	@ 0x32
 8003dc4:	48a0      	ldr	r0, [pc, #640]	@ (8004048 <statemachine+0x48c>)
 8003dc6:	f010 ffc5 	bl	8014d54 <sniprintf>
			ssd1306_WriteString((char *) screenbuffer, Font_6x8, White);
 8003dca:	4aa0      	ldr	r2, [pc, #640]	@ (800404c <statemachine+0x490>)
 8003dcc:	2301      	movs	r3, #1
 8003dce:	ca06      	ldmia	r2, {r1, r2}
 8003dd0:	489d      	ldr	r0, [pc, #628]	@ (8004048 <statemachine+0x48c>)
 8003dd2:	f7ff fe83 	bl	8003adc <ssd1306_WriteString>
#endif




delaycounterforscreenindex++;
 8003dd6:	4ba1      	ldr	r3, [pc, #644]	@ (800405c <statemachine+0x4a0>)
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	3301      	adds	r3, #1
 8003ddc:	4a9f      	ldr	r2, [pc, #636]	@ (800405c <statemachine+0x4a0>)
 8003dde:	6013      	str	r3, [r2, #0]
if(delaycounterforscreenindex>=5){
 8003de0:	4b9e      	ldr	r3, [pc, #632]	@ (800405c <statemachine+0x4a0>)
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	2b04      	cmp	r3, #4
 8003de6:	dd07      	ble.n	8003df8 <statemachine+0x23c>
	delaycounterforscreenindex=0;
 8003de8:	4b9c      	ldr	r3, [pc, #624]	@ (800405c <statemachine+0x4a0>)
 8003dea:	2200      	movs	r2, #0
 8003dec:	601a      	str	r2, [r3, #0]
	screenindex++;
 8003dee:	4b9c      	ldr	r3, [pc, #624]	@ (8004060 <statemachine+0x4a4>)
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	3301      	adds	r3, #1
 8003df4:	4a9a      	ldr	r2, [pc, #616]	@ (8004060 <statemachine+0x4a4>)
 8003df6:	6013      	str	r3, [r2, #0]
}

if(screenindex>3){
 8003df8:	4b99      	ldr	r3, [pc, #612]	@ (8004060 <statemachine+0x4a4>)
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	2b03      	cmp	r3, #3
 8003dfe:	dd02      	ble.n	8003e06 <statemachine+0x24a>
	screenindex=0;
 8003e00:	4b97      	ldr	r3, [pc, #604]	@ (8004060 <statemachine+0x4a4>)
 8003e02:	2200      	movs	r2, #0
 8003e04:	601a      	str	r2, [r3, #0]
		  GNSSData.fgSpeed,temp,myDatabmp581.press,myData6AXIS.AccelX,myData6AXIS.AccelY,myData6AXIS.AccelZ,timeindex);

#endif
#ifdef PARTIE_BAS

create_and_send_payload((uint8_t *) tarvos_TX_Buffer,0x82,SAT_ADDR,0x10,
 8003e06:	4b92      	ldr	r3, [pc, #584]	@ (8004050 <statemachine+0x494>)
 8003e08:	edd3 7a24 	vldr	s15, [r3, #144]	@ 0x90
 8003e0c:	4b90      	ldr	r3, [pc, #576]	@ (8004050 <statemachine+0x494>)
 8003e0e:	ed93 7a23 	vldr	s14, [r3, #140]	@ 0x8c
 8003e12:	4b8f      	ldr	r3, [pc, #572]	@ (8004050 <statemachine+0x494>)
 8003e14:	edd3 6a29 	vldr	s13, [r3, #164]	@ 0xa4
 8003e18:	4b89      	ldr	r3, [pc, #548]	@ (8004040 <statemachine+0x484>)
 8003e1a:	ed93 6a00 	vldr	s12, [r3]
 8003e1e:	4b8c      	ldr	r3, [pc, #560]	@ (8004050 <statemachine+0x494>)
 8003e20:	edd3 5a33 	vldr	s11, [r3, #204]	@ 0xcc
 8003e24:	4b8a      	ldr	r3, [pc, #552]	@ (8004050 <statemachine+0x494>)
 8003e26:	edd3 2a30 	vldr	s5, [r3, #192]	@ 0xc0
 8003e2a:	4b8a      	ldr	r3, [pc, #552]	@ (8004054 <statemachine+0x498>)
 8003e2c:	ed93 3a00 	vldr	s6, [r3]
 8003e30:	4b8c      	ldr	r3, [pc, #560]	@ (8004064 <statemachine+0x4a8>)
 8003e32:	edd3 3a03 	vldr	s7, [r3, #12]
 8003e36:	4b8c      	ldr	r3, [pc, #560]	@ (8004068 <statemachine+0x4ac>)
 8003e38:	ed93 4a00 	vldr	s8, [r3]
 8003e3c:	4b8a      	ldr	r3, [pc, #552]	@ (8004068 <statemachine+0x4ac>)
 8003e3e:	edd3 4a01 	vldr	s9, [r3, #4]
 8003e42:	4b89      	ldr	r3, [pc, #548]	@ (8004068 <statemachine+0x4ac>)
 8003e44:	ed93 5a02 	vldr	s10, [r3, #8]
 8003e48:	4b88      	ldr	r3, [pc, #544]	@ (800406c <statemachine+0x4b0>)
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	9300      	str	r3, [sp, #0]
 8003e4e:	eeb0 2a65 	vmov.f32	s4, s11
 8003e52:	eef0 1a46 	vmov.f32	s3, s12
 8003e56:	eeb0 1a66 	vmov.f32	s2, s13
 8003e5a:	eef0 0a47 	vmov.f32	s1, s14
 8003e5e:	eeb0 0a67 	vmov.f32	s0, s15
 8003e62:	2310      	movs	r3, #16
 8003e64:	2210      	movs	r2, #16
 8003e66:	2182      	movs	r1, #130	@ 0x82
 8003e68:	4881      	ldr	r0, [pc, #516]	@ (8004070 <statemachine+0x4b4>)
 8003e6a:	f000 fe45 	bl	8004af8 <create_and_send_payload>
						  GNSSData.fLat,GNSSData.fLon,GNSSData.fhMSL,hauteur_relative,GNSSData.fvspeed,
						  GNSSData.fgSpeed,distance_entre_module,myDatabmp581.press,myData6AXIS.AccelX,myData6AXIS.AccelY,myData6AXIS.AccelZ,timeindex);

vTaskDelay(pdMS_TO_TICKS(5));
 8003e6e:	2005      	movs	r0, #5
 8003e70:	f00e fcec 	bl	801284c <vTaskDelay>


create_and_send_payload((uint8_t *) tarvos_TX_Buffer,0x82,GROUND_ADDR,0x10,
 8003e74:	4b76      	ldr	r3, [pc, #472]	@ (8004050 <statemachine+0x494>)
 8003e76:	edd3 7a24 	vldr	s15, [r3, #144]	@ 0x90
 8003e7a:	4b75      	ldr	r3, [pc, #468]	@ (8004050 <statemachine+0x494>)
 8003e7c:	ed93 7a23 	vldr	s14, [r3, #140]	@ 0x8c
 8003e80:	4b73      	ldr	r3, [pc, #460]	@ (8004050 <statemachine+0x494>)
 8003e82:	edd3 6a29 	vldr	s13, [r3, #164]	@ 0xa4
 8003e86:	4b6e      	ldr	r3, [pc, #440]	@ (8004040 <statemachine+0x484>)
 8003e88:	ed93 6a00 	vldr	s12, [r3]
 8003e8c:	4b70      	ldr	r3, [pc, #448]	@ (8004050 <statemachine+0x494>)
 8003e8e:	edd3 5a33 	vldr	s11, [r3, #204]	@ 0xcc
 8003e92:	4b6f      	ldr	r3, [pc, #444]	@ (8004050 <statemachine+0x494>)
 8003e94:	edd3 2a30 	vldr	s5, [r3, #192]	@ 0xc0
 8003e98:	4b6e      	ldr	r3, [pc, #440]	@ (8004054 <statemachine+0x498>)
 8003e9a:	ed93 3a00 	vldr	s6, [r3]
 8003e9e:	4b71      	ldr	r3, [pc, #452]	@ (8004064 <statemachine+0x4a8>)
 8003ea0:	edd3 3a03 	vldr	s7, [r3, #12]
 8003ea4:	4b70      	ldr	r3, [pc, #448]	@ (8004068 <statemachine+0x4ac>)
 8003ea6:	ed93 4a00 	vldr	s8, [r3]
 8003eaa:	4b6f      	ldr	r3, [pc, #444]	@ (8004068 <statemachine+0x4ac>)
 8003eac:	edd3 4a01 	vldr	s9, [r3, #4]
 8003eb0:	4b6d      	ldr	r3, [pc, #436]	@ (8004068 <statemachine+0x4ac>)
 8003eb2:	ed93 5a02 	vldr	s10, [r3, #8]
 8003eb6:	4b6d      	ldr	r3, [pc, #436]	@ (800406c <statemachine+0x4b0>)
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	9300      	str	r3, [sp, #0]
 8003ebc:	eeb0 2a65 	vmov.f32	s4, s11
 8003ec0:	eef0 1a46 	vmov.f32	s3, s12
 8003ec4:	eeb0 1a66 	vmov.f32	s2, s13
 8003ec8:	eef0 0a47 	vmov.f32	s1, s14
 8003ecc:	eeb0 0a67 	vmov.f32	s0, s15
 8003ed0:	2310      	movs	r3, #16
 8003ed2:	2201      	movs	r2, #1
 8003ed4:	2182      	movs	r1, #130	@ 0x82
 8003ed6:	4866      	ldr	r0, [pc, #408]	@ (8004070 <statemachine+0x4b4>)
 8003ed8:	f000 fe0e 	bl	8004af8 <create_and_send_payload>
		  GNSSData.fgSpeed,distance_entre_module,myDatabmp581.press,myData6AXIS.AccelX,myData6AXIS.AccelY,myData6AXIS.AccelZ,timeindex);

#endif


if((flag_drop==1) && (flag_calib==1)){
 8003edc:	4b65      	ldr	r3, [pc, #404]	@ (8004074 <statemachine+0x4b8>)
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	2b01      	cmp	r3, #1
 8003ee2:	f040 81d7 	bne.w	8004294 <statemachine+0x6d8>
 8003ee6:	4b64      	ldr	r3, [pc, #400]	@ (8004078 <statemachine+0x4bc>)
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	2b01      	cmp	r3, #1
 8003eec:	f040 81d2 	bne.w	8004294 <statemachine+0x6d8>

				state++;
 8003ef0:	4b62      	ldr	r3, [pc, #392]	@ (800407c <statemachine+0x4c0>)
 8003ef2:	781b      	ldrb	r3, [r3, #0]
 8003ef4:	3301      	adds	r3, #1
 8003ef6:	b2da      	uxtb	r2, r3
 8003ef8:	4b60      	ldr	r3, [pc, #384]	@ (800407c <statemachine+0x4c0>)
 8003efa:	701a      	strb	r2, [r3, #0]
				cpt_tps_chute=timeindex;
 8003efc:	4b5b      	ldr	r3, [pc, #364]	@ (800406c <statemachine+0x4b0>)
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	4a5f      	ldr	r2, [pc, #380]	@ (8004080 <statemachine+0x4c4>)
 8003f02:	6013      	str	r3, [r2, #0]
			}

		break;
 8003f04:	e1c6      	b.n	8004294 <statemachine+0x6d8>

	case PRESEPARATION:
		ssd1306_Fill(Black);
 8003f06:	2000      	movs	r0, #0
 8003f08:	f7ff fccc 	bl	80038a4 <ssd1306_Fill>
		ssd1306_SetCursor(32, 32);
 8003f0c:	2120      	movs	r1, #32
 8003f0e:	2020      	movs	r0, #32
 8003f10:	f7ff fe0a 	bl	8003b28 <ssd1306_SetCursor>
		ssd1306_WriteString("PRE", Font_16x24, White);
 8003f14:	4a5b      	ldr	r2, [pc, #364]	@ (8004084 <statemachine+0x4c8>)
 8003f16:	2301      	movs	r3, #1
 8003f18:	ca06      	ldmia	r2, {r1, r2}
 8003f1a:	485b      	ldr	r0, [pc, #364]	@ (8004088 <statemachine+0x4cc>)
 8003f1c:	f7ff fdde 	bl	8003adc <ssd1306_WriteString>
		ssd1306_SetCursor(32, 56);
 8003f20:	2138      	movs	r1, #56	@ 0x38
 8003f22:	2020      	movs	r0, #32
 8003f24:	f7ff fe00 	bl	8003b28 <ssd1306_SetCursor>
		snprintf((char *)screenbuffer,50,"h=%f",hauteur_relative);
 8003f28:	4b45      	ldr	r3, [pc, #276]	@ (8004040 <statemachine+0x484>)
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	4618      	mov	r0, r3
 8003f2e:	f7fc fb33 	bl	8000598 <__aeabi_f2d>
 8003f32:	4602      	mov	r2, r0
 8003f34:	460b      	mov	r3, r1
 8003f36:	e9cd 2300 	strd	r2, r3, [sp]
 8003f3a:	4a54      	ldr	r2, [pc, #336]	@ (800408c <statemachine+0x4d0>)
 8003f3c:	2132      	movs	r1, #50	@ 0x32
 8003f3e:	4842      	ldr	r0, [pc, #264]	@ (8004048 <statemachine+0x48c>)
 8003f40:	f010 ff08 	bl	8014d54 <sniprintf>
		ssd1306_WriteString((char *) screenbuffer, Font_6x8, White);
 8003f44:	4a41      	ldr	r2, [pc, #260]	@ (800404c <statemachine+0x490>)
 8003f46:	2301      	movs	r3, #1
 8003f48:	ca06      	ldmia	r2, {r1, r2}
 8003f4a:	483f      	ldr	r0, [pc, #252]	@ (8004048 <statemachine+0x48c>)
 8003f4c:	f7ff fdc6 	bl	8003adc <ssd1306_WriteString>
						  GNSSData.fgSpeed,temp,myDatabmp581.press,myData6AXIS.AccelX,myData6AXIS.AccelY,myData6AXIS.AccelZ,timeindex);

#endif
#ifdef PARTIE_BAS

		create_and_send_payload((uint8_t *) tarvos_TX_Buffer,0x82,SAT_ADDR,0x10,
 8003f50:	4b3f      	ldr	r3, [pc, #252]	@ (8004050 <statemachine+0x494>)
 8003f52:	edd3 7a24 	vldr	s15, [r3, #144]	@ 0x90
 8003f56:	4b3e      	ldr	r3, [pc, #248]	@ (8004050 <statemachine+0x494>)
 8003f58:	ed93 7a23 	vldr	s14, [r3, #140]	@ 0x8c
 8003f5c:	4b3c      	ldr	r3, [pc, #240]	@ (8004050 <statemachine+0x494>)
 8003f5e:	edd3 6a29 	vldr	s13, [r3, #164]	@ 0xa4
 8003f62:	4b37      	ldr	r3, [pc, #220]	@ (8004040 <statemachine+0x484>)
 8003f64:	ed93 6a00 	vldr	s12, [r3]
 8003f68:	4b39      	ldr	r3, [pc, #228]	@ (8004050 <statemachine+0x494>)
 8003f6a:	edd3 5a33 	vldr	s11, [r3, #204]	@ 0xcc
 8003f6e:	4b38      	ldr	r3, [pc, #224]	@ (8004050 <statemachine+0x494>)
 8003f70:	edd3 2a30 	vldr	s5, [r3, #192]	@ 0xc0
 8003f74:	4b37      	ldr	r3, [pc, #220]	@ (8004054 <statemachine+0x498>)
 8003f76:	ed93 3a00 	vldr	s6, [r3]
 8003f7a:	4b3a      	ldr	r3, [pc, #232]	@ (8004064 <statemachine+0x4a8>)
 8003f7c:	edd3 3a03 	vldr	s7, [r3, #12]
 8003f80:	4b39      	ldr	r3, [pc, #228]	@ (8004068 <statemachine+0x4ac>)
 8003f82:	ed93 4a00 	vldr	s8, [r3]
 8003f86:	4b38      	ldr	r3, [pc, #224]	@ (8004068 <statemachine+0x4ac>)
 8003f88:	edd3 4a01 	vldr	s9, [r3, #4]
 8003f8c:	4b36      	ldr	r3, [pc, #216]	@ (8004068 <statemachine+0x4ac>)
 8003f8e:	ed93 5a02 	vldr	s10, [r3, #8]
 8003f92:	4b36      	ldr	r3, [pc, #216]	@ (800406c <statemachine+0x4b0>)
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	9300      	str	r3, [sp, #0]
 8003f98:	eeb0 2a65 	vmov.f32	s4, s11
 8003f9c:	eef0 1a46 	vmov.f32	s3, s12
 8003fa0:	eeb0 1a66 	vmov.f32	s2, s13
 8003fa4:	eef0 0a47 	vmov.f32	s1, s14
 8003fa8:	eeb0 0a67 	vmov.f32	s0, s15
 8003fac:	2310      	movs	r3, #16
 8003fae:	2210      	movs	r2, #16
 8003fb0:	2182      	movs	r1, #130	@ 0x82
 8003fb2:	482f      	ldr	r0, [pc, #188]	@ (8004070 <statemachine+0x4b4>)
 8003fb4:	f000 fda0 	bl	8004af8 <create_and_send_payload>
								  GNSSData.fLat,GNSSData.fLon,GNSSData.fhMSL,hauteur_relative,GNSSData.fvspeed,
								  GNSSData.fgSpeed,distance_entre_module,myDatabmp581.press,myData6AXIS.AccelX,myData6AXIS.AccelY,myData6AXIS.AccelZ,timeindex);

		vTaskDelay(pdMS_TO_TICKS(5));
 8003fb8:	2005      	movs	r0, #5
 8003fba:	f00e fc47 	bl	801284c <vTaskDelay>

		create_and_send_payload((uint8_t *) tarvos_TX_Buffer,0x82,GROUND_ADDR,0x10,
 8003fbe:	4b24      	ldr	r3, [pc, #144]	@ (8004050 <statemachine+0x494>)
 8003fc0:	edd3 7a24 	vldr	s15, [r3, #144]	@ 0x90
 8003fc4:	4b22      	ldr	r3, [pc, #136]	@ (8004050 <statemachine+0x494>)
 8003fc6:	ed93 7a23 	vldr	s14, [r3, #140]	@ 0x8c
 8003fca:	4b21      	ldr	r3, [pc, #132]	@ (8004050 <statemachine+0x494>)
 8003fcc:	edd3 6a29 	vldr	s13, [r3, #164]	@ 0xa4
 8003fd0:	4b1b      	ldr	r3, [pc, #108]	@ (8004040 <statemachine+0x484>)
 8003fd2:	ed93 6a00 	vldr	s12, [r3]
 8003fd6:	4b1e      	ldr	r3, [pc, #120]	@ (8004050 <statemachine+0x494>)
 8003fd8:	edd3 5a33 	vldr	s11, [r3, #204]	@ 0xcc
 8003fdc:	4b1c      	ldr	r3, [pc, #112]	@ (8004050 <statemachine+0x494>)
 8003fde:	edd3 2a30 	vldr	s5, [r3, #192]	@ 0xc0
 8003fe2:	4b1c      	ldr	r3, [pc, #112]	@ (8004054 <statemachine+0x498>)
 8003fe4:	ed93 3a00 	vldr	s6, [r3]
 8003fe8:	4b1e      	ldr	r3, [pc, #120]	@ (8004064 <statemachine+0x4a8>)
 8003fea:	edd3 3a03 	vldr	s7, [r3, #12]
 8003fee:	4b1e      	ldr	r3, [pc, #120]	@ (8004068 <statemachine+0x4ac>)
 8003ff0:	ed93 4a00 	vldr	s8, [r3]
 8003ff4:	4b1c      	ldr	r3, [pc, #112]	@ (8004068 <statemachine+0x4ac>)
 8003ff6:	edd3 4a01 	vldr	s9, [r3, #4]
 8003ffa:	4b1b      	ldr	r3, [pc, #108]	@ (8004068 <statemachine+0x4ac>)
 8003ffc:	ed93 5a02 	vldr	s10, [r3, #8]
 8004000:	4b1a      	ldr	r3, [pc, #104]	@ (800406c <statemachine+0x4b0>)
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	9300      	str	r3, [sp, #0]
 8004006:	eeb0 2a65 	vmov.f32	s4, s11
 800400a:	eef0 1a46 	vmov.f32	s3, s12
 800400e:	eeb0 1a66 	vmov.f32	s2, s13
 8004012:	eef0 0a47 	vmov.f32	s1, s14
 8004016:	eeb0 0a67 	vmov.f32	s0, s15
 800401a:	2310      	movs	r3, #16
 800401c:	2201      	movs	r2, #1
 800401e:	2182      	movs	r1, #130	@ 0x82
 8004020:	4813      	ldr	r0, [pc, #76]	@ (8004070 <statemachine+0x4b4>)
 8004022:	f000 fd69 	bl	8004af8 <create_and_send_payload>
				  GNSSData.fLat,GNSSData.fLon,GNSSData.fhMSL,hauteur_relative,GNSSData.fvspeed,
				  GNSSData.fgSpeed,distance_entre_module,myDatabmp581.press,myData6AXIS.AccelX,myData6AXIS.AccelY,myData6AXIS.AccelZ,timeindex);

#endif

		if(flag_separation==1){
 8004026:	4b1a      	ldr	r3, [pc, #104]	@ (8004090 <statemachine+0x4d4>)
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	2b01      	cmp	r3, #1
 800402c:	f040 8134 	bne.w	8004298 <statemachine+0x6dc>
			state++;
 8004030:	4b12      	ldr	r3, [pc, #72]	@ (800407c <statemachine+0x4c0>)
 8004032:	781b      	ldrb	r3, [r3, #0]
 8004034:	3301      	adds	r3, #1
 8004036:	b2da      	uxtb	r2, r3
 8004038:	4b10      	ldr	r3, [pc, #64]	@ (800407c <statemachine+0x4c0>)
 800403a:	701a      	strb	r2, [r3, #0]
		}
		break;
 800403c:	e12c      	b.n	8004298 <statemachine+0x6dc>
 800403e:	bf00      	nop
 8004040:	20000eac 	.word	0x20000eac
 8004044:	08019dc0 	.word	0x08019dc0
 8004048:	20001328 	.word	0x20001328
 800404c:	20000008 	.word	0x20000008
 8004050:	20000c74 	.word	0x20000c74
 8004054:	20000308 	.word	0x20000308
 8004058:	08019dcc 	.word	0x08019dcc
 800405c:	20001360 	.word	0x20001360
 8004060:	2000135c 	.word	0x2000135c
 8004064:	20000760 	.word	0x20000760
 8004068:	20000740 	.word	0x20000740
 800406c:	20000eb8 	.word	0x20000eb8
 8004070:	2000040c 	.word	0x2000040c
 8004074:	20000e8c 	.word	0x20000e8c
 8004078:	20000e94 	.word	0x20000e94
 800407c:	20000e88 	.word	0x20000e88
 8004080:	20000ea0 	.word	0x20000ea0
 8004084:	20000018 	.word	0x20000018
 8004088:	08019dd4 	.word	0x08019dd4
 800408c:	08019dd8 	.word	0x08019dd8
 8004090:	20000e90 	.word	0x20000e90

	case POSTSEPARATION:
		ssd1306_Fill(Black);
 8004094:	2000      	movs	r0, #0
 8004096:	f7ff fc05 	bl	80038a4 <ssd1306_Fill>
		ssd1306_SetCursor(32, 32);
 800409a:	2120      	movs	r1, #32
 800409c:	2020      	movs	r0, #32
 800409e:	f7ff fd43 	bl	8003b28 <ssd1306_SetCursor>
		ssd1306_WriteString("POST", Font_16x24, White);
 80040a2:	4a81      	ldr	r2, [pc, #516]	@ (80042a8 <statemachine+0x6ec>)
 80040a4:	2301      	movs	r3, #1
 80040a6:	ca06      	ldmia	r2, {r1, r2}
 80040a8:	4880      	ldr	r0, [pc, #512]	@ (80042ac <statemachine+0x6f0>)
 80040aa:	f7ff fd17 	bl	8003adc <ssd1306_WriteString>
		ssd1306_SetCursor(32, 56);
 80040ae:	2138      	movs	r1, #56	@ 0x38
 80040b0:	2020      	movs	r0, #32
 80040b2:	f7ff fd39 	bl	8003b28 <ssd1306_SetCursor>
		snprintf((char *)screenbuffer,50,"tps=%lu",(timeindex-cpt_tps_chute));
 80040b6:	4b7e      	ldr	r3, [pc, #504]	@ (80042b0 <statemachine+0x6f4>)
 80040b8:	681a      	ldr	r2, [r3, #0]
 80040ba:	4b7e      	ldr	r3, [pc, #504]	@ (80042b4 <statemachine+0x6f8>)
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	1ad3      	subs	r3, r2, r3
 80040c0:	4a7d      	ldr	r2, [pc, #500]	@ (80042b8 <statemachine+0x6fc>)
 80040c2:	2132      	movs	r1, #50	@ 0x32
 80040c4:	487d      	ldr	r0, [pc, #500]	@ (80042bc <statemachine+0x700>)
 80040c6:	f010 fe45 	bl	8014d54 <sniprintf>
		ssd1306_WriteString((char *) screenbuffer, Font_6x8, White);
 80040ca:	4a7d      	ldr	r2, [pc, #500]	@ (80042c0 <statemachine+0x704>)
 80040cc:	2301      	movs	r3, #1
 80040ce:	ca06      	ldmia	r2, {r1, r2}
 80040d0:	487a      	ldr	r0, [pc, #488]	@ (80042bc <statemachine+0x700>)
 80040d2:	f7ff fd03 	bl	8003adc <ssd1306_WriteString>
				  GNSSData.fgSpeed,temp,myDatabmp581.press,myData6AXIS.AccelX,myData6AXIS.AccelY,myData6AXIS.AccelZ,timeindex);

		#endif
#ifdef PARTIE_BAS

		create_and_send_payload((uint8_t *) tarvos_TX_Buffer,0x82,SAT_ADDR,0x10,
 80040d6:	4b7b      	ldr	r3, [pc, #492]	@ (80042c4 <statemachine+0x708>)
 80040d8:	edd3 7a24 	vldr	s15, [r3, #144]	@ 0x90
 80040dc:	4b79      	ldr	r3, [pc, #484]	@ (80042c4 <statemachine+0x708>)
 80040de:	ed93 7a23 	vldr	s14, [r3, #140]	@ 0x8c
 80040e2:	4b78      	ldr	r3, [pc, #480]	@ (80042c4 <statemachine+0x708>)
 80040e4:	edd3 6a29 	vldr	s13, [r3, #164]	@ 0xa4
 80040e8:	4b77      	ldr	r3, [pc, #476]	@ (80042c8 <statemachine+0x70c>)
 80040ea:	ed93 6a00 	vldr	s12, [r3]
 80040ee:	4b75      	ldr	r3, [pc, #468]	@ (80042c4 <statemachine+0x708>)
 80040f0:	edd3 5a33 	vldr	s11, [r3, #204]	@ 0xcc
 80040f4:	4b73      	ldr	r3, [pc, #460]	@ (80042c4 <statemachine+0x708>)
 80040f6:	edd3 2a30 	vldr	s5, [r3, #192]	@ 0xc0
 80040fa:	4b74      	ldr	r3, [pc, #464]	@ (80042cc <statemachine+0x710>)
 80040fc:	ed93 3a00 	vldr	s6, [r3]
 8004100:	4b73      	ldr	r3, [pc, #460]	@ (80042d0 <statemachine+0x714>)
 8004102:	edd3 3a03 	vldr	s7, [r3, #12]
 8004106:	4b73      	ldr	r3, [pc, #460]	@ (80042d4 <statemachine+0x718>)
 8004108:	ed93 4a00 	vldr	s8, [r3]
 800410c:	4b71      	ldr	r3, [pc, #452]	@ (80042d4 <statemachine+0x718>)
 800410e:	edd3 4a01 	vldr	s9, [r3, #4]
 8004112:	4b70      	ldr	r3, [pc, #448]	@ (80042d4 <statemachine+0x718>)
 8004114:	ed93 5a02 	vldr	s10, [r3, #8]
 8004118:	4b65      	ldr	r3, [pc, #404]	@ (80042b0 <statemachine+0x6f4>)
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	9300      	str	r3, [sp, #0]
 800411e:	eeb0 2a65 	vmov.f32	s4, s11
 8004122:	eef0 1a46 	vmov.f32	s3, s12
 8004126:	eeb0 1a66 	vmov.f32	s2, s13
 800412a:	eef0 0a47 	vmov.f32	s1, s14
 800412e:	eeb0 0a67 	vmov.f32	s0, s15
 8004132:	2310      	movs	r3, #16
 8004134:	2210      	movs	r2, #16
 8004136:	2182      	movs	r1, #130	@ 0x82
 8004138:	4867      	ldr	r0, [pc, #412]	@ (80042d8 <statemachine+0x71c>)
 800413a:	f000 fcdd 	bl	8004af8 <create_and_send_payload>
								  GNSSData.fLat,GNSSData.fLon,GNSSData.fhMSL,hauteur_relative,GNSSData.fvspeed,
								  GNSSData.fgSpeed,distance_entre_module,myDatabmp581.press,myData6AXIS.AccelX,myData6AXIS.AccelY,myData6AXIS.AccelZ,timeindex);

		vTaskDelay(pdMS_TO_TICKS(5));
 800413e:	2005      	movs	r0, #5
 8004140:	f00e fb84 	bl	801284c <vTaskDelay>

		create_and_send_payload((uint8_t *) tarvos_TX_Buffer,0x82,GROUND_ADDR,0x10,
 8004144:	4b5f      	ldr	r3, [pc, #380]	@ (80042c4 <statemachine+0x708>)
 8004146:	edd3 7a24 	vldr	s15, [r3, #144]	@ 0x90
 800414a:	4b5e      	ldr	r3, [pc, #376]	@ (80042c4 <statemachine+0x708>)
 800414c:	ed93 7a23 	vldr	s14, [r3, #140]	@ 0x8c
 8004150:	4b5c      	ldr	r3, [pc, #368]	@ (80042c4 <statemachine+0x708>)
 8004152:	edd3 6a29 	vldr	s13, [r3, #164]	@ 0xa4
 8004156:	4b5c      	ldr	r3, [pc, #368]	@ (80042c8 <statemachine+0x70c>)
 8004158:	ed93 6a00 	vldr	s12, [r3]
 800415c:	4b59      	ldr	r3, [pc, #356]	@ (80042c4 <statemachine+0x708>)
 800415e:	edd3 5a33 	vldr	s11, [r3, #204]	@ 0xcc
 8004162:	4b58      	ldr	r3, [pc, #352]	@ (80042c4 <statemachine+0x708>)
 8004164:	edd3 2a30 	vldr	s5, [r3, #192]	@ 0xc0
 8004168:	4b58      	ldr	r3, [pc, #352]	@ (80042cc <statemachine+0x710>)
 800416a:	ed93 3a00 	vldr	s6, [r3]
 800416e:	4b58      	ldr	r3, [pc, #352]	@ (80042d0 <statemachine+0x714>)
 8004170:	edd3 3a03 	vldr	s7, [r3, #12]
 8004174:	4b57      	ldr	r3, [pc, #348]	@ (80042d4 <statemachine+0x718>)
 8004176:	ed93 4a00 	vldr	s8, [r3]
 800417a:	4b56      	ldr	r3, [pc, #344]	@ (80042d4 <statemachine+0x718>)
 800417c:	edd3 4a01 	vldr	s9, [r3, #4]
 8004180:	4b54      	ldr	r3, [pc, #336]	@ (80042d4 <statemachine+0x718>)
 8004182:	ed93 5a02 	vldr	s10, [r3, #8]
 8004186:	4b4a      	ldr	r3, [pc, #296]	@ (80042b0 <statemachine+0x6f4>)
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	9300      	str	r3, [sp, #0]
 800418c:	eeb0 2a65 	vmov.f32	s4, s11
 8004190:	eef0 1a46 	vmov.f32	s3, s12
 8004194:	eeb0 1a66 	vmov.f32	s2, s13
 8004198:	eef0 0a47 	vmov.f32	s1, s14
 800419c:	eeb0 0a67 	vmov.f32	s0, s15
 80041a0:	2310      	movs	r3, #16
 80041a2:	2201      	movs	r2, #1
 80041a4:	2182      	movs	r1, #130	@ 0x82
 80041a6:	484c      	ldr	r0, [pc, #304]	@ (80042d8 <statemachine+0x71c>)
 80041a8:	f000 fca6 	bl	8004af8 <create_and_send_payload>
				  GNSSData.fLat,GNSSData.fLon,GNSSData.fhMSL,hauteur_relative,GNSSData.fvspeed,
				  GNSSData.fgSpeed,distance_entre_module,myDatabmp581.press,myData6AXIS.AccelX,myData6AXIS.AccelY,myData6AXIS.AccelZ,timeindex);

#endif

		if((timeindex-cpt_tps_chute)>=120){
 80041ac:	4b40      	ldr	r3, [pc, #256]	@ (80042b0 <statemachine+0x6f4>)
 80041ae:	681a      	ldr	r2, [r3, #0]
 80041b0:	4b40      	ldr	r3, [pc, #256]	@ (80042b4 <statemachine+0x6f8>)
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	1ad3      	subs	r3, r2, r3
 80041b6:	2b77      	cmp	r3, #119	@ 0x77
 80041b8:	d970      	bls.n	800429c <statemachine+0x6e0>
			state++;
 80041ba:	4b48      	ldr	r3, [pc, #288]	@ (80042dc <statemachine+0x720>)
 80041bc:	781b      	ldrb	r3, [r3, #0]
 80041be:	3301      	adds	r3, #1
 80041c0:	b2da      	uxtb	r2, r3
 80041c2:	4b46      	ldr	r3, [pc, #280]	@ (80042dc <statemachine+0x720>)
 80041c4:	701a      	strb	r2, [r3, #0]
			flag_fin=1;
 80041c6:	4b46      	ldr	r3, [pc, #280]	@ (80042e0 <statemachine+0x724>)
 80041c8:	2201      	movs	r2, #1
 80041ca:	601a      	str	r2, [r3, #0]
#ifdef PARTIE_BAS
for(int i=0;i<4;i++){
 80041cc:	2300      	movs	r3, #0
 80041ce:	607b      	str	r3, [r7, #4]
 80041d0:	e044      	b.n	800425c <statemachine+0x6a0>
			create_and_send_payload((uint8_t *) tarvos_TX_Buffer,0x82,SAT_ADDR,0x20,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0);
 80041d2:	2300      	movs	r3, #0
 80041d4:	9300      	str	r3, [sp, #0]
 80041d6:	ed9f 5a43 	vldr	s10, [pc, #268]	@ 80042e4 <statemachine+0x728>
 80041da:	eddf 4a42 	vldr	s9, [pc, #264]	@ 80042e4 <statemachine+0x728>
 80041de:	ed9f 4a41 	vldr	s8, [pc, #260]	@ 80042e4 <statemachine+0x728>
 80041e2:	eddf 3a40 	vldr	s7, [pc, #256]	@ 80042e4 <statemachine+0x728>
 80041e6:	ed9f 3a3f 	vldr	s6, [pc, #252]	@ 80042e4 <statemachine+0x728>
 80041ea:	eddf 2a3e 	vldr	s5, [pc, #248]	@ 80042e4 <statemachine+0x728>
 80041ee:	ed9f 2a3d 	vldr	s4, [pc, #244]	@ 80042e4 <statemachine+0x728>
 80041f2:	eddf 1a3c 	vldr	s3, [pc, #240]	@ 80042e4 <statemachine+0x728>
 80041f6:	ed9f 1a3b 	vldr	s2, [pc, #236]	@ 80042e4 <statemachine+0x728>
 80041fa:	eddf 0a3a 	vldr	s1, [pc, #232]	@ 80042e4 <statemachine+0x728>
 80041fe:	ed9f 0a39 	vldr	s0, [pc, #228]	@ 80042e4 <statemachine+0x728>
 8004202:	2320      	movs	r3, #32
 8004204:	2210      	movs	r2, #16
 8004206:	2182      	movs	r1, #130	@ 0x82
 8004208:	4833      	ldr	r0, [pc, #204]	@ (80042d8 <statemachine+0x71c>)
 800420a:	f000 fc75 	bl	8004af8 <create_and_send_payload>
			vTaskDelay(pdMS_TO_TICKS(5));
 800420e:	2005      	movs	r0, #5
 8004210:	f00e fb1c 	bl	801284c <vTaskDelay>
			create_and_send_payload((uint8_t *) tarvos_TX_Buffer,0x82,GROUND_ADDR,0x20,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0);
 8004214:	2300      	movs	r3, #0
 8004216:	9300      	str	r3, [sp, #0]
 8004218:	ed9f 5a32 	vldr	s10, [pc, #200]	@ 80042e4 <statemachine+0x728>
 800421c:	eddf 4a31 	vldr	s9, [pc, #196]	@ 80042e4 <statemachine+0x728>
 8004220:	ed9f 4a30 	vldr	s8, [pc, #192]	@ 80042e4 <statemachine+0x728>
 8004224:	eddf 3a2f 	vldr	s7, [pc, #188]	@ 80042e4 <statemachine+0x728>
 8004228:	ed9f 3a2e 	vldr	s6, [pc, #184]	@ 80042e4 <statemachine+0x728>
 800422c:	eddf 2a2d 	vldr	s5, [pc, #180]	@ 80042e4 <statemachine+0x728>
 8004230:	ed9f 2a2c 	vldr	s4, [pc, #176]	@ 80042e4 <statemachine+0x728>
 8004234:	eddf 1a2b 	vldr	s3, [pc, #172]	@ 80042e4 <statemachine+0x728>
 8004238:	ed9f 1a2a 	vldr	s2, [pc, #168]	@ 80042e4 <statemachine+0x728>
 800423c:	eddf 0a29 	vldr	s1, [pc, #164]	@ 80042e4 <statemachine+0x728>
 8004240:	ed9f 0a28 	vldr	s0, [pc, #160]	@ 80042e4 <statemachine+0x728>
 8004244:	2320      	movs	r3, #32
 8004246:	2201      	movs	r2, #1
 8004248:	2182      	movs	r1, #130	@ 0x82
 800424a:	4823      	ldr	r0, [pc, #140]	@ (80042d8 <statemachine+0x71c>)
 800424c:	f000 fc54 	bl	8004af8 <create_and_send_payload>
			vTaskDelay(pdMS_TO_TICKS(5));
 8004250:	2005      	movs	r0, #5
 8004252:	f00e fafb 	bl	801284c <vTaskDelay>
for(int i=0;i<4;i++){
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	3301      	adds	r3, #1
 800425a:	607b      	str	r3, [r7, #4]
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	2b03      	cmp	r3, #3
 8004260:	ddb7      	ble.n	80041d2 <statemachine+0x616>





		break;
 8004262:	e01b      	b.n	800429c <statemachine+0x6e0>
	case FIN:

		ssd1306_Fill(Black);
 8004264:	2000      	movs	r0, #0
 8004266:	f7ff fb1d 	bl	80038a4 <ssd1306_Fill>
		ssd1306_SetCursor(32, 32);
 800426a:	2120      	movs	r1, #32
 800426c:	2020      	movs	r0, #32
 800426e:	f7ff fc5b 	bl	8003b28 <ssd1306_SetCursor>
		ssd1306_WriteString("FIN", Font_16x24, White);
 8004272:	4a0d      	ldr	r2, [pc, #52]	@ (80042a8 <statemachine+0x6ec>)
 8004274:	2301      	movs	r3, #1
 8004276:	ca06      	ldmia	r2, {r1, r2}
 8004278:	481b      	ldr	r0, [pc, #108]	@ (80042e8 <statemachine+0x72c>)
 800427a:	f7ff fc2f 	bl	8003adc <ssd1306_WriteString>

		LED_Setcolour(0,255,0,0,255,0);
 800427e:	2300      	movs	r3, #0
 8004280:	9301      	str	r3, [sp, #4]
 8004282:	23ff      	movs	r3, #255	@ 0xff
 8004284:	9300      	str	r3, [sp, #0]
 8004286:	2300      	movs	r3, #0
 8004288:	2200      	movs	r2, #0
 800428a:	21ff      	movs	r1, #255	@ 0xff
 800428c:	2000      	movs	r0, #0
 800428e:	f7fe fdbb 	bl	8002e08 <LED_Setcolour>

		break;
 8004292:	e004      	b.n	800429e <statemachine+0x6e2>
		break;
 8004294:	bf00      	nop
 8004296:	e002      	b.n	800429e <statemachine+0x6e2>
		break;
 8004298:	bf00      	nop
 800429a:	e000      	b.n	800429e <statemachine+0x6e2>
		break;
 800429c:	bf00      	nop
	}

}
 800429e:	bf00      	nop
 80042a0:	3708      	adds	r7, #8
 80042a2:	46bd      	mov	sp, r7
 80042a4:	bd80      	pop	{r7, pc}
 80042a6:	bf00      	nop
 80042a8:	20000018 	.word	0x20000018
 80042ac:	08019de0 	.word	0x08019de0
 80042b0:	20000eb8 	.word	0x20000eb8
 80042b4:	20000ea0 	.word	0x20000ea0
 80042b8:	08019de8 	.word	0x08019de8
 80042bc:	20001328 	.word	0x20001328
 80042c0:	20000008 	.word	0x20000008
 80042c4:	20000c74 	.word	0x20000c74
 80042c8:	20000eac 	.word	0x20000eac
 80042cc:	20000308 	.word	0x20000308
 80042d0:	20000760 	.word	0x20000760
 80042d4:	20000740 	.word	0x20000740
 80042d8:	2000040c 	.word	0x2000040c
 80042dc:	20000e88 	.word	0x20000e88
 80042e0:	20000ea4 	.word	0x20000ea4
 80042e4:	00000000 	.word	0x00000000
 80042e8:	08019df0 	.word	0x08019df0

080042ec <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80042ec:	b580      	push	{r7, lr}
 80042ee:	b082      	sub	sp, #8
 80042f0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80042f2:	4b12      	ldr	r3, [pc, #72]	@ (800433c <HAL_MspInit+0x50>)
 80042f4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80042f6:	4a11      	ldr	r2, [pc, #68]	@ (800433c <HAL_MspInit+0x50>)
 80042f8:	f043 0301 	orr.w	r3, r3, #1
 80042fc:	6613      	str	r3, [r2, #96]	@ 0x60
 80042fe:	4b0f      	ldr	r3, [pc, #60]	@ (800433c <HAL_MspInit+0x50>)
 8004300:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004302:	f003 0301 	and.w	r3, r3, #1
 8004306:	607b      	str	r3, [r7, #4]
 8004308:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800430a:	4b0c      	ldr	r3, [pc, #48]	@ (800433c <HAL_MspInit+0x50>)
 800430c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800430e:	4a0b      	ldr	r2, [pc, #44]	@ (800433c <HAL_MspInit+0x50>)
 8004310:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004314:	6593      	str	r3, [r2, #88]	@ 0x58
 8004316:	4b09      	ldr	r3, [pc, #36]	@ (800433c <HAL_MspInit+0x50>)
 8004318:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800431a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800431e:	603b      	str	r3, [r7, #0]
 8004320:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8004322:	2200      	movs	r2, #0
 8004324:	210f      	movs	r1, #15
 8004326:	f06f 0001 	mvn.w	r0, #1
 800432a:	f003 fcd1 	bl	8007cd0 <HAL_NVIC_SetPriority>

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 800432e:	f005 f8e1 	bl	80094f4 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004332:	bf00      	nop
 8004334:	3708      	adds	r7, #8
 8004336:	46bd      	mov	sp, r7
 8004338:	bd80      	pop	{r7, pc}
 800433a:	bf00      	nop
 800433c:	40021000 	.word	0x40021000

08004340 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004340:	b580      	push	{r7, lr}
 8004342:	b08c      	sub	sp, #48	@ 0x30
 8004344:	af00      	add	r7, sp, #0
 8004346:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8004348:	2300      	movs	r3, #0
 800434a:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              uwPrescalerValue = 0;
 800434c:	2300      	movs	r3, #0
 800434e:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8004350:	4b2c      	ldr	r3, [pc, #176]	@ (8004404 <HAL_InitTick+0xc4>)
 8004352:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004354:	4a2b      	ldr	r2, [pc, #172]	@ (8004404 <HAL_InitTick+0xc4>)
 8004356:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800435a:	6613      	str	r3, [r2, #96]	@ 0x60
 800435c:	4b29      	ldr	r3, [pc, #164]	@ (8004404 <HAL_InitTick+0xc4>)
 800435e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004360:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004364:	60bb      	str	r3, [r7, #8]
 8004366:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8004368:	f107 020c 	add.w	r2, r7, #12
 800436c:	f107 0310 	add.w	r3, r7, #16
 8004370:	4611      	mov	r1, r2
 8004372:	4618      	mov	r0, r3
 8004374:	f005 fdb4 	bl	8009ee0 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
  uwTimclock = HAL_RCC_GetPCLK2Freq();
 8004378:	f005 fd9c 	bl	8009eb4 <HAL_RCC_GetPCLK2Freq>
 800437c:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800437e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004380:	4a21      	ldr	r2, [pc, #132]	@ (8004408 <HAL_InitTick+0xc8>)
 8004382:	fba2 2303 	umull	r2, r3, r2, r3
 8004386:	0c9b      	lsrs	r3, r3, #18
 8004388:	3b01      	subs	r3, #1
 800438a:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 800438c:	4b1f      	ldr	r3, [pc, #124]	@ (800440c <HAL_InitTick+0xcc>)
 800438e:	4a20      	ldr	r2, [pc, #128]	@ (8004410 <HAL_InitTick+0xd0>)
 8004390:	601a      	str	r2, [r3, #0]
   * Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8004392:	4b1e      	ldr	r3, [pc, #120]	@ (800440c <HAL_InitTick+0xcc>)
 8004394:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8004398:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 800439a:	4a1c      	ldr	r2, [pc, #112]	@ (800440c <HAL_InitTick+0xcc>)
 800439c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800439e:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 80043a0:	4b1a      	ldr	r3, [pc, #104]	@ (800440c <HAL_InitTick+0xcc>)
 80043a2:	2200      	movs	r2, #0
 80043a4:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80043a6:	4b19      	ldr	r3, [pc, #100]	@ (800440c <HAL_InitTick+0xcc>)
 80043a8:	2200      	movs	r2, #0
 80043aa:	609a      	str	r2, [r3, #8]

  status = HAL_TIM_Base_Init(&htim1);
 80043ac:	4817      	ldr	r0, [pc, #92]	@ (800440c <HAL_InitTick+0xcc>)
 80043ae:	f006 fc2b 	bl	800ac08 <HAL_TIM_Base_Init>
 80043b2:	4603      	mov	r3, r0
 80043b4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 80043b8:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80043bc:	2b00      	cmp	r3, #0
 80043be:	d11b      	bne.n	80043f8 <HAL_InitTick+0xb8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 80043c0:	4812      	ldr	r0, [pc, #72]	@ (800440c <HAL_InitTick+0xcc>)
 80043c2:	f006 fc79 	bl	800acb8 <HAL_TIM_Base_Start_IT>
 80043c6:	4603      	mov	r3, r0
 80043c8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 80043cc:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80043d0:	2b00      	cmp	r3, #0
 80043d2:	d111      	bne.n	80043f8 <HAL_InitTick+0xb8>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 80043d4:	2019      	movs	r0, #25
 80043d6:	f003 fc95 	bl	8007d04 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	2b0f      	cmp	r3, #15
 80043de:	d808      	bhi.n	80043f2 <HAL_InitTick+0xb2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, TickPriority, 0U);
 80043e0:	2200      	movs	r2, #0
 80043e2:	6879      	ldr	r1, [r7, #4]
 80043e4:	2019      	movs	r0, #25
 80043e6:	f003 fc73 	bl	8007cd0 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80043ea:	4a0a      	ldr	r2, [pc, #40]	@ (8004414 <HAL_InitTick+0xd4>)
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	6013      	str	r3, [r2, #0]
 80043f0:	e002      	b.n	80043f8 <HAL_InitTick+0xb8>
      }
      else
      {
        status = HAL_ERROR;
 80043f2:	2301      	movs	r3, #1
 80043f4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 80043f8:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 80043fc:	4618      	mov	r0, r3
 80043fe:	3730      	adds	r7, #48	@ 0x30
 8004400:	46bd      	mov	sp, r7
 8004402:	bd80      	pop	{r7, pc}
 8004404:	40021000 	.word	0x40021000
 8004408:	431bde83 	.word	0x431bde83
 800440c:	20001364 	.word	0x20001364
 8004410:	40012c00 	.word	0x40012c00
 8004414:	20000028 	.word	0x20000028

08004418 <hard_fault_handler_c>:

uint8_t hardfaultbuf[200];


void hard_fault_handler_c(uint32_t *stacked_regs)
{
 8004418:	b580      	push	{r7, lr}
 800441a:	b092      	sub	sp, #72	@ 0x48
 800441c:	af08      	add	r7, sp, #32
 800441e:	6078      	str	r0, [r7, #4]
    // Récupère les registres sauvegardés par le CPU
    uint32_t r0  = stacked_regs[0];
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	627b      	str	r3, [r7, #36]	@ 0x24
    uint32_t r1  = stacked_regs[1];
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	685b      	ldr	r3, [r3, #4]
 800442a:	623b      	str	r3, [r7, #32]
    uint32_t r2  = stacked_regs[2];
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	689b      	ldr	r3, [r3, #8]
 8004430:	61fb      	str	r3, [r7, #28]
    uint32_t r3  = stacked_regs[3];
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	68db      	ldr	r3, [r3, #12]
 8004436:	61bb      	str	r3, [r7, #24]
    uint32_t r12 = stacked_regs[4];
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	691b      	ldr	r3, [r3, #16]
 800443c:	617b      	str	r3, [r7, #20]
    uint32_t lr  = stacked_regs[5];
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	695b      	ldr	r3, [r3, #20]
 8004442:	613b      	str	r3, [r7, #16]
    uint32_t pc  = stacked_regs[6]; // <-- Instruction fautive !
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	699b      	ldr	r3, [r3, #24]
 8004448:	60fb      	str	r3, [r7, #12]
    uint32_t psr = stacked_regs[7];
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	69db      	ldr	r3, [r3, #28]
 800444e:	60bb      	str	r3, [r7, #8]

    // Mettez un breakpoint ici
    snprintf((char *)hardfaultbuf,200,"\n[HardFault] R0=0x%08lX R1=0x%08lX R2=0x%08lX R3=0x%08lX R12=0x%08lX LR=0x%08lX PC=0x%08lX PSR=0x%08lX\n", r0, r1, r2, r3, r12, lr, pc, psr);
 8004450:	68bb      	ldr	r3, [r7, #8]
 8004452:	9306      	str	r3, [sp, #24]
 8004454:	68fb      	ldr	r3, [r7, #12]
 8004456:	9305      	str	r3, [sp, #20]
 8004458:	693b      	ldr	r3, [r7, #16]
 800445a:	9304      	str	r3, [sp, #16]
 800445c:	697b      	ldr	r3, [r7, #20]
 800445e:	9303      	str	r3, [sp, #12]
 8004460:	69bb      	ldr	r3, [r7, #24]
 8004462:	9302      	str	r3, [sp, #8]
 8004464:	69fb      	ldr	r3, [r7, #28]
 8004466:	9301      	str	r3, [sp, #4]
 8004468:	6a3b      	ldr	r3, [r7, #32]
 800446a:	9300      	str	r3, [sp, #0]
 800446c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800446e:	4a03      	ldr	r2, [pc, #12]	@ (800447c <hard_fault_handler_c+0x64>)
 8004470:	21c8      	movs	r1, #200	@ 0xc8
 8004472:	4803      	ldr	r0, [pc, #12]	@ (8004480 <hard_fault_handler_c+0x68>)
 8004474:	f010 fc6e 	bl	8014d54 <sniprintf>
    // Pause ici pour analyse
    while(1);
 8004478:	bf00      	nop
 800447a:	e7fd      	b.n	8004478 <hard_fault_handler_c+0x60>
 800447c:	08019df4 	.word	0x08019df4
 8004480:	200013b0 	.word	0x200013b0

08004484 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004484:	b480      	push	{r7}
 8004486:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8004488:	bf00      	nop
 800448a:	e7fd      	b.n	8004488 <NMI_Handler+0x4>

0800448c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800448c:	b580      	push	{r7, lr}
 800448e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */
    __asm volatile
 8004490:	f01e 0f04 	tst.w	lr, #4
 8004494:	bf0c      	ite	eq
 8004496:	f3ef 8008 	mrseq	r0, MSP
 800449a:	f3ef 8009 	mrsne	r0, PSP
 800449e:	f7ff bfbb 	b.w	8004418 <hard_fault_handler_c>
        "ITE EQ\n"
        "MRSEQ r0, MSP\n"
        "MRSNE r0, PSP\n"
        "B hard_fault_handler_c\n"
    );
	  ssd1306_SetCursor(32, 32);
 80044a2:	2120      	movs	r1, #32
 80044a4:	2020      	movs	r0, #32
 80044a6:	f7ff fb3f 	bl	8003b28 <ssd1306_SetCursor>
	 	  ssd1306_Fill(Black);
 80044aa:	2000      	movs	r0, #0
 80044ac:	f7ff f9fa 	bl	80038a4 <ssd1306_Fill>
	 	  ssd1306_WriteString("hardfault", Font_7x10, White);
 80044b0:	4a04      	ldr	r2, [pc, #16]	@ (80044c4 <HardFault_Handler+0x38>)
 80044b2:	2301      	movs	r3, #1
 80044b4:	ca06      	ldmia	r2, {r1, r2}
 80044b6:	4804      	ldr	r0, [pc, #16]	@ (80044c8 <HardFault_Handler+0x3c>)
 80044b8:	f7ff fb10 	bl	8003adc <ssd1306_WriteString>
	 	  ssd1306_UpdateScreen();
 80044bc:	f7ff fa0a 	bl	80038d4 <ssd1306_UpdateScreen>
  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80044c0:	bf00      	nop
 80044c2:	e7fd      	b.n	80044c0 <HardFault_Handler+0x34>
 80044c4:	20000010 	.word	0x20000010
 80044c8:	08019e5c 	.word	0x08019e5c

080044cc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80044cc:	b480      	push	{r7}
 80044ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80044d0:	bf00      	nop
 80044d2:	e7fd      	b.n	80044d0 <MemManage_Handler+0x4>

080044d4 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80044d4:	b480      	push	{r7}
 80044d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80044d8:	bf00      	nop
 80044da:	e7fd      	b.n	80044d8 <BusFault_Handler+0x4>

080044dc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80044dc:	b480      	push	{r7}
 80044de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80044e0:	bf00      	nop
 80044e2:	e7fd      	b.n	80044e0 <UsageFault_Handler+0x4>

080044e4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80044e4:	b480      	push	{r7}
 80044e6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80044e8:	bf00      	nop
 80044ea:	46bd      	mov	sp, r7
 80044ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044f0:	4770      	bx	lr

080044f2 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 80044f2:	b580      	push	{r7, lr}
 80044f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 80044f6:	2002      	movs	r0, #2
 80044f8:	f004 f91c 	bl	8008734 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 80044fc:	bf00      	nop
 80044fe:	bd80      	pop	{r7, pc}

08004500 <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 8004500:	b580      	push	{r7, lr}
 8004502:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_4);
 8004504:	2010      	movs	r0, #16
 8004506:	f004 f915 	bl	8008734 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 800450a:	bf00      	nop
 800450c:	bd80      	pop	{r7, pc}
	...

08004510 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8004510:	b580      	push	{r7, lr}
 8004512:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim2_ch2);
 8004514:	4802      	ldr	r0, [pc, #8]	@ (8004520 <DMA1_Channel1_IRQHandler+0x10>)
 8004516:	f003 fde6 	bl	80080e6 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 800451a:	bf00      	nop
 800451c:	bd80      	pop	{r7, pc}
 800451e:	bf00      	nop
 8004520:	2000156c 	.word	0x2000156c

08004524 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8004524:	b580      	push	{r7, lr}
 8004526:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8004528:	4802      	ldr	r0, [pc, #8]	@ (8004534 <DMA1_Channel2_IRQHandler+0x10>)
 800452a:	f003 fddc 	bl	80080e6 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 800452e:	bf00      	nop
 8004530:	bd80      	pop	{r7, pc}
 8004532:	bf00      	nop
 8004534:	200002a4 	.word	0x200002a4

08004538 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 8004538:	b580      	push	{r7, lr}
 800453a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_lpuart1_rx);
 800453c:	4802      	ldr	r0, [pc, #8]	@ (8004548 <DMA1_Channel3_IRQHandler+0x10>)
 800453e:	f003 fdd2 	bl	80080e6 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 8004542:	bf00      	nop
 8004544:	bd80      	pop	{r7, pc}
 8004546:	bf00      	nop
 8004548:	20001878 	.word	0x20001878

0800454c <DMA1_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA1 channel4 global interrupt.
  */
void DMA1_Channel4_IRQHandler(void)
{
 800454c:	b580      	push	{r7, lr}
 800454e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_lpuart1_tx);
 8004550:	4802      	ldr	r0, [pc, #8]	@ (800455c <DMA1_Channel4_IRQHandler+0x10>)
 8004552:	f003 fdc8 	bl	80080e6 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */

  /* USER CODE END DMA1_Channel4_IRQn 1 */
}
 8004556:	bf00      	nop
 8004558:	bd80      	pop	{r7, pc}
 800455a:	bf00      	nop
 800455c:	200018d8 	.word	0x200018d8

08004560 <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 8004560:	b580      	push	{r7, lr}
 8004562:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8004564:	4802      	ldr	r0, [pc, #8]	@ (8004570 <DMA1_Channel5_IRQHandler+0x10>)
 8004566:	f003 fdbe 	bl	80080e6 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 800456a:	bf00      	nop
 800456c:	bd80      	pop	{r7, pc}
 800456e:	bf00      	nop
 8004570:	20001938 	.word	0x20001938

08004574 <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupt.
  */
void ADC1_2_IRQHandler(void)
{
 8004574:	b580      	push	{r7, lr}
 8004576:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8004578:	4802      	ldr	r0, [pc, #8]	@ (8004584 <ADC1_2_IRQHandler+0x10>)
 800457a:	f002 fab3 	bl	8006ae4 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 800457e:	bf00      	nop
 8004580:	bd80      	pop	{r7, pc}
 8004582:	bf00      	nop
 8004584:	20000238 	.word	0x20000238

08004588 <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 8004588:	b580      	push	{r7, lr}
 800458a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */
  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 800458c:	4802      	ldr	r0, [pc, #8]	@ (8004598 <TIM1_UP_TIM16_IRQHandler+0x10>)
 800458e:	f007 f905 	bl	800b79c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 8004592:	bf00      	nop
 8004594:	bd80      	pop	{r7, pc}
 8004596:	bf00      	nop
 8004598:	20001364 	.word	0x20001364

0800459c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 800459c:	b580      	push	{r7, lr}
 800459e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80045a0:	4802      	ldr	r0, [pc, #8]	@ (80045ac <TIM2_IRQHandler+0x10>)
 80045a2:	f007 f8fb 	bl	800b79c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80045a6:	bf00      	nop
 80045a8:	bd80      	pop	{r7, pc}
 80045aa:	bf00      	nop
 80045ac:	20001488 	.word	0x20001488

080045b0 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 80045b0:	b580      	push	{r7, lr}
 80045b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

	timeindex++;
 80045b4:	4b04      	ldr	r3, [pc, #16]	@ (80045c8 <TIM4_IRQHandler+0x18>)
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	3301      	adds	r3, #1
 80045ba:	4a03      	ldr	r2, [pc, #12]	@ (80045c8 <TIM4_IRQHandler+0x18>)
 80045bc:	6013      	str	r3, [r2, #0]

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 80045be:	4803      	ldr	r0, [pc, #12]	@ (80045cc <TIM4_IRQHandler+0x1c>)
 80045c0:	f007 f8ec 	bl	800b79c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 80045c4:	bf00      	nop
 80045c6:	bd80      	pop	{r7, pc}
 80045c8:	20000eb8 	.word	0x20000eb8
 80045cc:	20001520 	.word	0x20001520

080045d0 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXTI line 25.
  */
void USART1_IRQHandler(void)
{
 80045d0:	b580      	push	{r7, lr}
 80045d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80045d4:	4802      	ldr	r0, [pc, #8]	@ (80045e0 <USART1_IRQHandler+0x10>)
 80045d6:	f008 fd17 	bl	800d008 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80045da:	bf00      	nop
 80045dc:	bd80      	pop	{r7, pc}
 80045de:	bf00      	nop
 80045e0:	200017e4 	.word	0x200017e4

080045e4 <LPUART1_IRQHandler>:

/**
  * @brief This function handles LPUART1 global interrupt.
  */
void LPUART1_IRQHandler(void)
{
 80045e4:	b580      	push	{r7, lr}
 80045e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LPUART1_IRQn 0 */

  /* USER CODE END LPUART1_IRQn 0 */
  HAL_UART_IRQHandler(&hlpuart1);
 80045e8:	4802      	ldr	r0, [pc, #8]	@ (80045f4 <LPUART1_IRQHandler+0x10>)
 80045ea:	f008 fd0d 	bl	800d008 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN LPUART1_IRQn 1 */

  /* USER CODE END LPUART1_IRQn 1 */
}
 80045ee:	bf00      	nop
 80045f0:	bd80      	pop	{r7, pc}
 80045f2:	bf00      	nop
 80045f4:	20001750 	.word	0x20001750

080045f8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80045f8:	b480      	push	{r7}
 80045fa:	af00      	add	r7, sp, #0
  return 1;
 80045fc:	2301      	movs	r3, #1
}
 80045fe:	4618      	mov	r0, r3
 8004600:	46bd      	mov	sp, r7
 8004602:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004606:	4770      	bx	lr

08004608 <_kill>:

int _kill(int pid, int sig)
{
 8004608:	b580      	push	{r7, lr}
 800460a:	b082      	sub	sp, #8
 800460c:	af00      	add	r7, sp, #0
 800460e:	6078      	str	r0, [r7, #4]
 8004610:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8004612:	f010 fceb 	bl	8014fec <__errno>
 8004616:	4603      	mov	r3, r0
 8004618:	2216      	movs	r2, #22
 800461a:	601a      	str	r2, [r3, #0]
  return -1;
 800461c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004620:	4618      	mov	r0, r3
 8004622:	3708      	adds	r7, #8
 8004624:	46bd      	mov	sp, r7
 8004626:	bd80      	pop	{r7, pc}

08004628 <_exit>:

void _exit (int status)
{
 8004628:	b580      	push	{r7, lr}
 800462a:	b082      	sub	sp, #8
 800462c:	af00      	add	r7, sp, #0
 800462e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8004630:	f04f 31ff 	mov.w	r1, #4294967295
 8004634:	6878      	ldr	r0, [r7, #4]
 8004636:	f7ff ffe7 	bl	8004608 <_kill>
  while (1) {}    /* Make sure we hang here */
 800463a:	bf00      	nop
 800463c:	e7fd      	b.n	800463a <_exit+0x12>

0800463e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800463e:	b580      	push	{r7, lr}
 8004640:	b086      	sub	sp, #24
 8004642:	af00      	add	r7, sp, #0
 8004644:	60f8      	str	r0, [r7, #12]
 8004646:	60b9      	str	r1, [r7, #8]
 8004648:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800464a:	2300      	movs	r3, #0
 800464c:	617b      	str	r3, [r7, #20]
 800464e:	e00a      	b.n	8004666 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8004650:	f3af 8000 	nop.w
 8004654:	4601      	mov	r1, r0
 8004656:	68bb      	ldr	r3, [r7, #8]
 8004658:	1c5a      	adds	r2, r3, #1
 800465a:	60ba      	str	r2, [r7, #8]
 800465c:	b2ca      	uxtb	r2, r1
 800465e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004660:	697b      	ldr	r3, [r7, #20]
 8004662:	3301      	adds	r3, #1
 8004664:	617b      	str	r3, [r7, #20]
 8004666:	697a      	ldr	r2, [r7, #20]
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	429a      	cmp	r2, r3
 800466c:	dbf0      	blt.n	8004650 <_read+0x12>
  }

  return len;
 800466e:	687b      	ldr	r3, [r7, #4]
}
 8004670:	4618      	mov	r0, r3
 8004672:	3718      	adds	r7, #24
 8004674:	46bd      	mov	sp, r7
 8004676:	bd80      	pop	{r7, pc}

08004678 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8004678:	b580      	push	{r7, lr}
 800467a:	b086      	sub	sp, #24
 800467c:	af00      	add	r7, sp, #0
 800467e:	60f8      	str	r0, [r7, #12]
 8004680:	60b9      	str	r1, [r7, #8]
 8004682:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004684:	2300      	movs	r3, #0
 8004686:	617b      	str	r3, [r7, #20]
 8004688:	e009      	b.n	800469e <_write+0x26>
  {
    __io_putchar(*ptr++);
 800468a:	68bb      	ldr	r3, [r7, #8]
 800468c:	1c5a      	adds	r2, r3, #1
 800468e:	60ba      	str	r2, [r7, #8]
 8004690:	781b      	ldrb	r3, [r3, #0]
 8004692:	4618      	mov	r0, r3
 8004694:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004698:	697b      	ldr	r3, [r7, #20]
 800469a:	3301      	adds	r3, #1
 800469c:	617b      	str	r3, [r7, #20]
 800469e:	697a      	ldr	r2, [r7, #20]
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	429a      	cmp	r2, r3
 80046a4:	dbf1      	blt.n	800468a <_write+0x12>
  }
  return len;
 80046a6:	687b      	ldr	r3, [r7, #4]
}
 80046a8:	4618      	mov	r0, r3
 80046aa:	3718      	adds	r7, #24
 80046ac:	46bd      	mov	sp, r7
 80046ae:	bd80      	pop	{r7, pc}

080046b0 <_close>:

int _close(int file)
{
 80046b0:	b480      	push	{r7}
 80046b2:	b083      	sub	sp, #12
 80046b4:	af00      	add	r7, sp, #0
 80046b6:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80046b8:	f04f 33ff 	mov.w	r3, #4294967295
}
 80046bc:	4618      	mov	r0, r3
 80046be:	370c      	adds	r7, #12
 80046c0:	46bd      	mov	sp, r7
 80046c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046c6:	4770      	bx	lr

080046c8 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80046c8:	b480      	push	{r7}
 80046ca:	b083      	sub	sp, #12
 80046cc:	af00      	add	r7, sp, #0
 80046ce:	6078      	str	r0, [r7, #4]
 80046d0:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80046d2:	683b      	ldr	r3, [r7, #0]
 80046d4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80046d8:	605a      	str	r2, [r3, #4]
  return 0;
 80046da:	2300      	movs	r3, #0
}
 80046dc:	4618      	mov	r0, r3
 80046de:	370c      	adds	r7, #12
 80046e0:	46bd      	mov	sp, r7
 80046e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046e6:	4770      	bx	lr

080046e8 <_isatty>:

int _isatty(int file)
{
 80046e8:	b480      	push	{r7}
 80046ea:	b083      	sub	sp, #12
 80046ec:	af00      	add	r7, sp, #0
 80046ee:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80046f0:	2301      	movs	r3, #1
}
 80046f2:	4618      	mov	r0, r3
 80046f4:	370c      	adds	r7, #12
 80046f6:	46bd      	mov	sp, r7
 80046f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046fc:	4770      	bx	lr

080046fe <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80046fe:	b480      	push	{r7}
 8004700:	b085      	sub	sp, #20
 8004702:	af00      	add	r7, sp, #0
 8004704:	60f8      	str	r0, [r7, #12]
 8004706:	60b9      	str	r1, [r7, #8]
 8004708:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800470a:	2300      	movs	r3, #0
}
 800470c:	4618      	mov	r0, r3
 800470e:	3714      	adds	r7, #20
 8004710:	46bd      	mov	sp, r7
 8004712:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004716:	4770      	bx	lr

08004718 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8004718:	b580      	push	{r7, lr}
 800471a:	b086      	sub	sp, #24
 800471c:	af00      	add	r7, sp, #0
 800471e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8004720:	4a14      	ldr	r2, [pc, #80]	@ (8004774 <_sbrk+0x5c>)
 8004722:	4b15      	ldr	r3, [pc, #84]	@ (8004778 <_sbrk+0x60>)
 8004724:	1ad3      	subs	r3, r2, r3
 8004726:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8004728:	697b      	ldr	r3, [r7, #20]
 800472a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800472c:	4b13      	ldr	r3, [pc, #76]	@ (800477c <_sbrk+0x64>)
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	2b00      	cmp	r3, #0
 8004732:	d102      	bne.n	800473a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8004734:	4b11      	ldr	r3, [pc, #68]	@ (800477c <_sbrk+0x64>)
 8004736:	4a12      	ldr	r2, [pc, #72]	@ (8004780 <_sbrk+0x68>)
 8004738:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800473a:	4b10      	ldr	r3, [pc, #64]	@ (800477c <_sbrk+0x64>)
 800473c:	681a      	ldr	r2, [r3, #0]
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	4413      	add	r3, r2
 8004742:	693a      	ldr	r2, [r7, #16]
 8004744:	429a      	cmp	r2, r3
 8004746:	d207      	bcs.n	8004758 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8004748:	f010 fc50 	bl	8014fec <__errno>
 800474c:	4603      	mov	r3, r0
 800474e:	220c      	movs	r2, #12
 8004750:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8004752:	f04f 33ff 	mov.w	r3, #4294967295
 8004756:	e009      	b.n	800476c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8004758:	4b08      	ldr	r3, [pc, #32]	@ (800477c <_sbrk+0x64>)
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800475e:	4b07      	ldr	r3, [pc, #28]	@ (800477c <_sbrk+0x64>)
 8004760:	681a      	ldr	r2, [r3, #0]
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	4413      	add	r3, r2
 8004766:	4a05      	ldr	r2, [pc, #20]	@ (800477c <_sbrk+0x64>)
 8004768:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800476a:	68fb      	ldr	r3, [r7, #12]
}
 800476c:	4618      	mov	r0, r3
 800476e:	3718      	adds	r7, #24
 8004770:	46bd      	mov	sp, r7
 8004772:	bd80      	pop	{r7, pc}
 8004774:	20008000 	.word	0x20008000
 8004778:	00000400 	.word	0x00000400
 800477c:	20001478 	.word	0x20001478
 8004780:	20004ba8 	.word	0x20004ba8

08004784 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8004784:	b480      	push	{r7}
 8004786:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8004788:	4b06      	ldr	r3, [pc, #24]	@ (80047a4 <SystemInit+0x20>)
 800478a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800478e:	4a05      	ldr	r2, [pc, #20]	@ (80047a4 <SystemInit+0x20>)
 8004790:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8004794:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8004798:	bf00      	nop
 800479a:	46bd      	mov	sp, r7
 800479c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047a0:	4770      	bx	lr
 80047a2:	bf00      	nop
 80047a4:	e000ed00 	.word	0xe000ed00

080047a8 <INIT_PERM_TARVOS>:
	HAL_StatusTypeDef status=SET_tcMODE("command");

	return status;
}

HAL_StatusTypeDef INIT_PERM_TARVOS(uint8_t Hadr, uint8_t Sadr) {
 80047a8:	b580      	push	{r7, lr}
 80047aa:	b08e      	sub	sp, #56	@ 0x38
 80047ac:	af00      	add	r7, sp, #0
 80047ae:	4603      	mov	r3, r0
 80047b0:	460a      	mov	r2, r1
 80047b2:	71fb      	strb	r3, [r7, #7]
 80047b4:	4613      	mov	r3, r2
 80047b6:	71bb      	strb	r3, [r7, #6]
	 uint8_t commandsize=6;
 80047b8:	2306      	movs	r3, #6
 80047ba:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
	 uint8_t restartsize=4;
 80047be:	2304      	movs	r3, #4
 80047c0:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
	 HAL_StatusTypeDef status=HAL_OK;
 80047c4:	2300      	movs	r3, #0
 80047c6:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37

    uint8_t mode1[] = {0x02, 0x09, 0x02, 0x04, 0x01,0x00};
 80047ca:	4a6f      	ldr	r2, [pc, #444]	@ (8004988 <INIT_PERM_TARVOS+0x1e0>)
 80047cc:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80047d0:	e892 0003 	ldmia.w	r2, {r0, r1}
 80047d4:	6018      	str	r0, [r3, #0]
 80047d6:	3304      	adds	r3, #4
 80047d8:	8019      	strh	r1, [r3, #0]

    uint8_t frequence[] = {0x02, 0x09, 0x02, 0x03, 0x82, 0x00}; // 869.5 MHz -> 130 = 0x82
 80047da:	4a6c      	ldr	r2, [pc, #432]	@ (800498c <INIT_PERM_TARVOS+0x1e4>)
 80047dc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80047e0:	e892 0003 	ldmia.w	r2, {r0, r1}
 80047e4:	6018      	str	r0, [r3, #0]
 80047e6:	3304      	adds	r3, #4
 80047e8:	8019      	strh	r1, [r3, #0]
    // On modifie la puissance (ici à 500mW max)
    uint8_t puissance[] = {0x02, 0x09, 0x02, 0x02, 0x1B, 0x00};
 80047ea:	4a69      	ldr	r2, [pc, #420]	@ (8004990 <INIT_PERM_TARVOS+0x1e8>)
 80047ec:	f107 031c 	add.w	r3, r7, #28
 80047f0:	e892 0003 	ldmia.w	r2, {r0, r1}
 80047f4:	6018      	str	r0, [r3, #0]
 80047f6:	3304      	adds	r3, #4
 80047f8:	8019      	strh	r1, [r3, #0]

    // On modifie l'adresse de la source
    uint8_t Sadrr[] = {0x02, 0x09, 0x02, 0x0B, Hadr, 0x00};
 80047fa:	2302      	movs	r3, #2
 80047fc:	753b      	strb	r3, [r7, #20]
 80047fe:	2309      	movs	r3, #9
 8004800:	757b      	strb	r3, [r7, #21]
 8004802:	2302      	movs	r3, #2
 8004804:	75bb      	strb	r3, [r7, #22]
 8004806:	230b      	movs	r3, #11
 8004808:	75fb      	strb	r3, [r7, #23]
 800480a:	79fb      	ldrb	r3, [r7, #7]
 800480c:	763b      	strb	r3, [r7, #24]
 800480e:	2300      	movs	r3, #0
 8004810:	767b      	strb	r3, [r7, #25]

    // On modifie l'adresse avec qui on veut communiquer
   	uint8_t send[] = {0x02, 0x09, 0x02, 0x08, Sadr, 0x00};
 8004812:	2302      	movs	r3, #2
 8004814:	733b      	strb	r3, [r7, #12]
 8004816:	2309      	movs	r3, #9
 8004818:	737b      	strb	r3, [r7, #13]
 800481a:	2302      	movs	r3, #2
 800481c:	73bb      	strb	r3, [r7, #14]
 800481e:	2308      	movs	r3, #8
 8004820:	73fb      	strb	r3, [r7, #15]
 8004822:	79bb      	ldrb	r3, [r7, #6]
 8004824:	743b      	strb	r3, [r7, #16]
 8004826:	2300      	movs	r3, #0
 8004828:	747b      	strb	r3, [r7, #17]

   	// On redémarre le module pour mettre à jour les paramètres
   	uint8_t restart[4] = {0x02, 0x05, 0x00, 0x07};
 800482a:	4b5a      	ldr	r3, [pc, #360]	@ (8004994 <INIT_PERM_TARVOS+0x1ec>)
 800482c:	60bb      	str	r3, [r7, #8]

    mode1[5] = Get_CRC8(mode1, commandsize-1); // Ajout du CRC
 800482e:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 8004832:	b29b      	uxth	r3, r3
 8004834:	3b01      	subs	r3, #1
 8004836:	b29a      	uxth	r2, r3
 8004838:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800483c:	4611      	mov	r1, r2
 800483e:	4618      	mov	r0, r3
 8004840:	f000 f8ac 	bl	800499c <Get_CRC8>
 8004844:	4603      	mov	r3, r0
 8004846:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31
    if(HAL_UART_Transmit(&hlpuart1,(uint8_t *)mode1, commandsize, 100)!=HAL_OK){
 800484a:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 800484e:	b29a      	uxth	r2, r3
 8004850:	f107 012c 	add.w	r1, r7, #44	@ 0x2c
 8004854:	2364      	movs	r3, #100	@ 0x64
 8004856:	4850      	ldr	r0, [pc, #320]	@ (8004998 <INIT_PERM_TARVOS+0x1f0>)
 8004858:	f008 f96e 	bl	800cb38 <HAL_UART_Transmit>
 800485c:	4603      	mov	r3, r0
 800485e:	2b00      	cmp	r3, #0
 8004860:	d002      	beq.n	8004868 <INIT_PERM_TARVOS+0xc0>

    	status=HAL_ERROR;
 8004862:	2301      	movs	r3, #1
 8004864:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37





    frequence[5] = Get_CRC8(frequence,  commandsize-1); // Ajout du CRC
 8004868:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 800486c:	b29b      	uxth	r3, r3
 800486e:	3b01      	subs	r3, #1
 8004870:	b29a      	uxth	r2, r3
 8004872:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004876:	4611      	mov	r1, r2
 8004878:	4618      	mov	r0, r3
 800487a:	f000 f88f 	bl	800499c <Get_CRC8>
 800487e:	4603      	mov	r3, r0
 8004880:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
    if( HAL_UART_Transmit(&hlpuart1, frequence, commandsize, 500)!=HAL_OK){
 8004884:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 8004888:	b29a      	uxth	r2, r3
 800488a:	f107 0124 	add.w	r1, r7, #36	@ 0x24
 800488e:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8004892:	4841      	ldr	r0, [pc, #260]	@ (8004998 <INIT_PERM_TARVOS+0x1f0>)
 8004894:	f008 f950 	bl	800cb38 <HAL_UART_Transmit>
 8004898:	4603      	mov	r3, r0
 800489a:	2b00      	cmp	r3, #0
 800489c:	d002      	beq.n	80048a4 <INIT_PERM_TARVOS+0xfc>

      	status=HAL_ERROR;
 800489e:	2301      	movs	r3, #1
 80048a0:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
      }



    puissance[5] = Get_CRC8(puissance,  commandsize-1); // Ajout du CRC
 80048a4:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 80048a8:	b29b      	uxth	r3, r3
 80048aa:	3b01      	subs	r3, #1
 80048ac:	b29a      	uxth	r2, r3
 80048ae:	f107 031c 	add.w	r3, r7, #28
 80048b2:	4611      	mov	r1, r2
 80048b4:	4618      	mov	r0, r3
 80048b6:	f000 f871 	bl	800499c <Get_CRC8>
 80048ba:	4603      	mov	r3, r0
 80048bc:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
    if( HAL_UART_Transmit(&hlpuart1, puissance, commandsize, 500)!=HAL_OK){
 80048c0:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 80048c4:	b29a      	uxth	r2, r3
 80048c6:	f107 011c 	add.w	r1, r7, #28
 80048ca:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 80048ce:	4832      	ldr	r0, [pc, #200]	@ (8004998 <INIT_PERM_TARVOS+0x1f0>)
 80048d0:	f008 f932 	bl	800cb38 <HAL_UART_Transmit>
 80048d4:	4603      	mov	r3, r0
 80048d6:	2b00      	cmp	r3, #0
 80048d8:	d002      	beq.n	80048e0 <INIT_PERM_TARVOS+0x138>

      	status=HAL_ERROR;
 80048da:	2301      	movs	r3, #1
 80048dc:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
      }



    Sadrr[5] = Get_CRC8(Sadrr, commandsize-1); // Ajout du CRC
 80048e0:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 80048e4:	b29b      	uxth	r3, r3
 80048e6:	3b01      	subs	r3, #1
 80048e8:	b29a      	uxth	r2, r3
 80048ea:	f107 0314 	add.w	r3, r7, #20
 80048ee:	4611      	mov	r1, r2
 80048f0:	4618      	mov	r0, r3
 80048f2:	f000 f853 	bl	800499c <Get_CRC8>
 80048f6:	4603      	mov	r3, r0
 80048f8:	767b      	strb	r3, [r7, #25]
    if( HAL_UART_Transmit(&hlpuart1, Sadrr, commandsize, 500)!=HAL_OK){
 80048fa:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 80048fe:	b29a      	uxth	r2, r3
 8004900:	f107 0114 	add.w	r1, r7, #20
 8004904:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8004908:	4823      	ldr	r0, [pc, #140]	@ (8004998 <INIT_PERM_TARVOS+0x1f0>)
 800490a:	f008 f915 	bl	800cb38 <HAL_UART_Transmit>
 800490e:	4603      	mov	r3, r0
 8004910:	2b00      	cmp	r3, #0
 8004912:	d002      	beq.n	800491a <INIT_PERM_TARVOS+0x172>

      	status=HAL_ERROR;
 8004914:	2301      	movs	r3, #1
 8004916:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
      }



	send[5] = Get_CRC8(send,  commandsize-1); // Ajout du CRC
 800491a:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 800491e:	b29b      	uxth	r3, r3
 8004920:	3b01      	subs	r3, #1
 8004922:	b29a      	uxth	r2, r3
 8004924:	f107 030c 	add.w	r3, r7, #12
 8004928:	4611      	mov	r1, r2
 800492a:	4618      	mov	r0, r3
 800492c:	f000 f836 	bl	800499c <Get_CRC8>
 8004930:	4603      	mov	r3, r0
 8004932:	747b      	strb	r3, [r7, #17]
	  if(HAL_UART_Transmit(&hlpuart1, send, commandsize, 500)!=HAL_OK){
 8004934:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 8004938:	b29a      	uxth	r2, r3
 800493a:	f107 010c 	add.w	r1, r7, #12
 800493e:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8004942:	4815      	ldr	r0, [pc, #84]	@ (8004998 <INIT_PERM_TARVOS+0x1f0>)
 8004944:	f008 f8f8 	bl	800cb38 <HAL_UART_Transmit>
 8004948:	4603      	mov	r3, r0
 800494a:	2b00      	cmp	r3, #0
 800494c:	d002      	beq.n	8004954 <INIT_PERM_TARVOS+0x1ac>

	    	status=HAL_ERROR;
 800494e:	2301      	movs	r3, #1
 8004950:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	    }


	  if(HAL_UART_Transmit(&hlpuart1, restart, restartsize, 500)!=HAL_OK){
 8004954:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 8004958:	b29a      	uxth	r2, r3
 800495a:	f107 0108 	add.w	r1, r7, #8
 800495e:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8004962:	480d      	ldr	r0, [pc, #52]	@ (8004998 <INIT_PERM_TARVOS+0x1f0>)
 8004964:	f008 f8e8 	bl	800cb38 <HAL_UART_Transmit>
 8004968:	4603      	mov	r3, r0
 800496a:	2b00      	cmp	r3, #0
 800496c:	d002      	beq.n	8004974 <INIT_PERM_TARVOS+0x1cc>

	    	status=HAL_ERROR;
 800496e:	2301      	movs	r3, #1
 8004970:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	    }


    HAL_Delay(1000);
 8004974:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8004978:	f001 fc1a 	bl	80061b0 <HAL_Delay>
    return status;
 800497c:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
}
 8004980:	4618      	mov	r0, r3
 8004982:	3738      	adds	r7, #56	@ 0x38
 8004984:	46bd      	mov	sp, r7
 8004986:	bd80      	pop	{r7, pc}
 8004988:	08019e8c 	.word	0x08019e8c
 800498c:	08019e94 	.word	0x08019e94
 8004990:	08019e9c 	.word	0x08019e9c
 8004994:	07000502 	.word	0x07000502
 8004998:	20001750 	.word	0x20001750

0800499c <Get_CRC8>:



uint8_t Get_CRC8(uint8_t * bufP, uint16_t len){
 800499c:	b480      	push	{r7}
 800499e:	b085      	sub	sp, #20
 80049a0:	af00      	add	r7, sp, #0
 80049a2:	6078      	str	r0, [r7, #4]
 80049a4:	460b      	mov	r3, r1
 80049a6:	807b      	strh	r3, [r7, #2]

	uint8_t crc = 0x00;
 80049a8:	2300      	movs	r3, #0
 80049aa:	73fb      	strb	r3, [r7, #15]
	for (uint16_t i = 0; i < len; i++){
 80049ac:	2300      	movs	r3, #0
 80049ae:	81bb      	strh	r3, [r7, #12]
 80049b0:	e009      	b.n	80049c6 <Get_CRC8+0x2a>
		crc ^= bufP[i];
 80049b2:	89bb      	ldrh	r3, [r7, #12]
 80049b4:	687a      	ldr	r2, [r7, #4]
 80049b6:	4413      	add	r3, r2
 80049b8:	781a      	ldrb	r2, [r3, #0]
 80049ba:	7bfb      	ldrb	r3, [r7, #15]
 80049bc:	4053      	eors	r3, r2
 80049be:	73fb      	strb	r3, [r7, #15]
	for (uint16_t i = 0; i < len; i++){
 80049c0:	89bb      	ldrh	r3, [r7, #12]
 80049c2:	3301      	adds	r3, #1
 80049c4:	81bb      	strh	r3, [r7, #12]
 80049c6:	89ba      	ldrh	r2, [r7, #12]
 80049c8:	887b      	ldrh	r3, [r7, #2]
 80049ca:	429a      	cmp	r2, r3
 80049cc:	d3f1      	bcc.n	80049b2 <Get_CRC8+0x16>
	}
	return crc;
 80049ce:	7bfb      	ldrb	r3, [r7, #15]
}
 80049d0:	4618      	mov	r0, r3
 80049d2:	3714      	adds	r7, #20
 80049d4:	46bd      	mov	sp, r7
 80049d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049da:	4770      	bx	lr

080049dc <SEND_DATA_NETW1>:


void SEND_DATA_NETW1(uint8_t *data, uint8_t channel, uint8_t dest_adress, int length) {
 80049dc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80049e0:	b088      	sub	sp, #32
 80049e2:	af00      	add	r7, sp, #0
 80049e4:	60f8      	str	r0, [r7, #12]
 80049e6:	607b      	str	r3, [r7, #4]
 80049e8:	460b      	mov	r3, r1
 80049ea:	72fb      	strb	r3, [r7, #11]
 80049ec:	4613      	mov	r3, r2
 80049ee:	72bb      	strb	r3, [r7, #10]
 80049f0:	466b      	mov	r3, sp
 80049f2:	469a      	mov	sl, r3
    // Longueur totale de la trame : en-tête (5 octets) + données + CRC
    uint8_t trame[5 + length + 1]; // +1 pour le CRC
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	1d9e      	adds	r6, r3, #6
 80049f8:	1e73      	subs	r3, r6, #1
 80049fa:	61bb      	str	r3, [r7, #24]
 80049fc:	4632      	mov	r2, r6
 80049fe:	2300      	movs	r3, #0
 8004a00:	4690      	mov	r8, r2
 8004a02:	4699      	mov	r9, r3
 8004a04:	f04f 0200 	mov.w	r2, #0
 8004a08:	f04f 0300 	mov.w	r3, #0
 8004a0c:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004a10:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004a14:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004a18:	4632      	mov	r2, r6
 8004a1a:	2300      	movs	r3, #0
 8004a1c:	4614      	mov	r4, r2
 8004a1e:	461d      	mov	r5, r3
 8004a20:	f04f 0200 	mov.w	r2, #0
 8004a24:	f04f 0300 	mov.w	r3, #0
 8004a28:	00eb      	lsls	r3, r5, #3
 8004a2a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004a2e:	00e2      	lsls	r2, r4, #3
 8004a30:	4633      	mov	r3, r6
 8004a32:	3307      	adds	r3, #7
 8004a34:	08db      	lsrs	r3, r3, #3
 8004a36:	00db      	lsls	r3, r3, #3
 8004a38:	ebad 0d03 	sub.w	sp, sp, r3
 8004a3c:	466b      	mov	r3, sp
 8004a3e:	3300      	adds	r3, #0
 8004a40:	617b      	str	r3, [r7, #20]

    // Initialisation de l'en-tête
    trame[0] = 0x02;            // Start byte
 8004a42:	697b      	ldr	r3, [r7, #20]
 8004a44:	2202      	movs	r2, #2
 8004a46:	701a      	strb	r2, [r3, #0]
    trame[1] = 0x01;            // Command identifier
 8004a48:	697b      	ldr	r3, [r7, #20]
 8004a4a:	2201      	movs	r2, #1
 8004a4c:	705a      	strb	r2, [r3, #1]
    trame[2] = length + 2;      // Longueur totale (length + channel + dest_adress)
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	b2db      	uxtb	r3, r3
 8004a52:	3302      	adds	r3, #2
 8004a54:	b2da      	uxtb	r2, r3
 8004a56:	697b      	ldr	r3, [r7, #20]
 8004a58:	709a      	strb	r2, [r3, #2]
    trame[3] = channel;         // Canal
 8004a5a:	697b      	ldr	r3, [r7, #20]
 8004a5c:	7afa      	ldrb	r2, [r7, #11]
 8004a5e:	70da      	strb	r2, [r3, #3]
    trame[4] = dest_adress;     // Adresse de destination
 8004a60:	697b      	ldr	r3, [r7, #20]
 8004a62:	7aba      	ldrb	r2, [r7, #10]
 8004a64:	711a      	strb	r2, [r3, #4]

    // Copie des données dans la trame
    for (uint8_t i = 0; i < length; i++) {
 8004a66:	2300      	movs	r3, #0
 8004a68:	77fb      	strb	r3, [r7, #31]
 8004a6a:	e00a      	b.n	8004a82 <SEND_DATA_NETW1+0xa6>
        trame[5 + i] = data[i];
 8004a6c:	7ffb      	ldrb	r3, [r7, #31]
 8004a6e:	68fa      	ldr	r2, [r7, #12]
 8004a70:	441a      	add	r2, r3
 8004a72:	7ffb      	ldrb	r3, [r7, #31]
 8004a74:	3305      	adds	r3, #5
 8004a76:	7811      	ldrb	r1, [r2, #0]
 8004a78:	697a      	ldr	r2, [r7, #20]
 8004a7a:	54d1      	strb	r1, [r2, r3]
    for (uint8_t i = 0; i < length; i++) {
 8004a7c:	7ffb      	ldrb	r3, [r7, #31]
 8004a7e:	3301      	adds	r3, #1
 8004a80:	77fb      	strb	r3, [r7, #31]
 8004a82:	7ffb      	ldrb	r3, [r7, #31]
 8004a84:	687a      	ldr	r2, [r7, #4]
 8004a86:	429a      	cmp	r2, r3
 8004a88:	dcf0      	bgt.n	8004a6c <SEND_DATA_NETW1+0x90>
    }

    // Calcul du CRC (sur tout sauf le CRC lui-même)
    trame[5 + length] = Get_CRC8(trame, 5 + length);
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	b29b      	uxth	r3, r3
 8004a8e:	3305      	adds	r3, #5
 8004a90:	b29a      	uxth	r2, r3
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	1d5c      	adds	r4, r3, #5
 8004a96:	4611      	mov	r1, r2
 8004a98:	6978      	ldr	r0, [r7, #20]
 8004a9a:	f7ff ff7f 	bl	800499c <Get_CRC8>
 8004a9e:	4603      	mov	r3, r0
 8004aa0:	461a      	mov	r2, r3
 8004aa2:	697b      	ldr	r3, [r7, #20]
 8004aa4:	551a      	strb	r2, [r3, r4]


    // Transmission de la trame
    //HAL_UART_Transmit(&hlpuart1, trame, sizeof(trame), 500);
    if (osMutexWait(uartmutexHandle, osWaitForever) == osOK)
 8004aa6:	4b11      	ldr	r3, [pc, #68]	@ (8004aec <SEND_DATA_NETW1+0x110>)
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	f04f 31ff 	mov.w	r1, #4294967295
 8004aae:	4618      	mov	r0, r3
 8004ab0:	f00c fd76 	bl	80115a0 <osMutexWait>
 8004ab4:	4603      	mov	r3, r0
 8004ab6:	2b00      	cmp	r3, #0
 8004ab8:	d111      	bne.n	8004ade <SEND_DATA_NETW1+0x102>
    {
    HAL_UART_Transmit_DMA(&hlpuart1, trame, sizeof(trame));
 8004aba:	b2b3      	uxth	r3, r6
 8004abc:	461a      	mov	r2, r3
 8004abe:	6979      	ldr	r1, [r7, #20]
 8004ac0:	480b      	ldr	r0, [pc, #44]	@ (8004af0 <SEND_DATA_NETW1+0x114>)
 8004ac2:	f008 f8c7 	bl	800cc54 <HAL_UART_Transmit_DMA>
    osSemaphoreWait(uartTxDoneHandle, osWaitForever);
 8004ac6:	4b0b      	ldr	r3, [pc, #44]	@ (8004af4 <SEND_DATA_NETW1+0x118>)
 8004ac8:	681b      	ldr	r3, [r3, #0]
 8004aca:	f04f 31ff 	mov.w	r1, #4294967295
 8004ace:	4618      	mov	r0, r3
 8004ad0:	f00c fe08 	bl	80116e4 <osSemaphoreWait>
    osMutexRelease(uartmutexHandle);
 8004ad4:	4b05      	ldr	r3, [pc, #20]	@ (8004aec <SEND_DATA_NETW1+0x110>)
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	4618      	mov	r0, r3
 8004ada:	f00c fdaf 	bl	801163c <osMutexRelease>
 8004ade:	46d5      	mov	sp, sl
}

    //uint8_t bufferreceivetest[10];
    //HAL_UART_Receive_IT(&hlpuart1,(uint8_t *)bufferreceivetest,5);

}
 8004ae0:	bf00      	nop
 8004ae2:	3720      	adds	r7, #32
 8004ae4:	46bd      	mov	sp, r7
 8004ae6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004aea:	bf00      	nop
 8004aec:	2000035c 	.word	0x2000035c
 8004af0:	20001750 	.word	0x20001750
 8004af4:	20000360 	.word	0x20000360

08004af8 <create_and_send_payload>:


//payload size==54
void create_and_send_payload(uint8_t* buffer,uint8_t channel,uint8_t dest_adress,uint16_t header_code,
		float latitude,float longitude,float hMSL,float altitude_baro,float vspeed,float hspeed,
		float temperature,float pression, float Accx, float Accy, float Accz, uint32_t timeindex){
 8004af8:	b580      	push	{r7, lr}
 8004afa:	b09c      	sub	sp, #112	@ 0x70
 8004afc:	af00      	add	r7, sp, #0
 8004afe:	6378      	str	r0, [r7, #52]	@ 0x34
 8004b00:	4608      	mov	r0, r1
 8004b02:	4611      	mov	r1, r2
 8004b04:	461a      	mov	r2, r3
 8004b06:	ed87 0a0b 	vstr	s0, [r7, #44]	@ 0x2c
 8004b0a:	edc7 0a0a 	vstr	s1, [r7, #40]	@ 0x28
 8004b0e:	ed87 1a09 	vstr	s2, [r7, #36]	@ 0x24
 8004b12:	edc7 1a08 	vstr	s3, [r7, #32]
 8004b16:	ed87 2a07 	vstr	s4, [r7, #28]
 8004b1a:	edc7 2a06 	vstr	s5, [r7, #24]
 8004b1e:	ed87 3a05 	vstr	s6, [r7, #20]
 8004b22:	edc7 3a04 	vstr	s7, [r7, #16]
 8004b26:	ed87 4a03 	vstr	s8, [r7, #12]
 8004b2a:	edc7 4a02 	vstr	s9, [r7, #8]
 8004b2e:	ed87 5a01 	vstr	s10, [r7, #4]
 8004b32:	4603      	mov	r3, r0
 8004b34:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
 8004b38:	460b      	mov	r3, r1
 8004b3a:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
 8004b3e:	4613      	mov	r3, r2
 8004b40:	863b      	strh	r3, [r7, #48]	@ 0x30
    uint8_t buffdonnee[54];
    buffdonnee[0] = (header_code >> 8) & 0xFF;
 8004b42:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8004b44:	0a1b      	lsrs	r3, r3, #8
 8004b46:	b29b      	uxth	r3, r3
 8004b48:	b2db      	uxtb	r3, r3
 8004b4a:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
    buffdonnee[1] = header_code & 0xFF;
 8004b4e:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8004b50:	b2db      	uxtb	r3, r3
 8004b52:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39
    buffdonnee[2] = flag_calib;
 8004b56:	4b22      	ldr	r3, [pc, #136]	@ (8004be0 <create_and_send_payload+0xe8>)
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	b2db      	uxtb	r3, r3
 8004b5c:	f887 303a 	strb.w	r3, [r7, #58]	@ 0x3a
    buffdonnee[3] = flag_drop;
 8004b60:	4b20      	ldr	r3, [pc, #128]	@ (8004be4 <create_and_send_payload+0xec>)
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	b2db      	uxtb	r3, r3
 8004b66:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
    buffdonnee[4] = flag_separation;
 8004b6a:	4b1f      	ldr	r3, [pc, #124]	@ (8004be8 <create_and_send_payload+0xf0>)
 8004b6c:	681b      	ldr	r3, [r3, #0]
 8004b6e:	b2db      	uxtb	r3, r3
 8004b70:	f887 303c 	strb.w	r3, [r7, #60]	@ 0x3c
    buffdonnee[5] = flag_fin;
 8004b74:	4b1d      	ldr	r3, [pc, #116]	@ (8004bec <create_and_send_payload+0xf4>)
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	b2db      	uxtb	r3, r3
 8004b7a:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d

    memcpy(&buffdonnee[6],  &latitude,      sizeof(float));
 8004b7e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004b80:	f8c7 303e 	str.w	r3, [r7, #62]	@ 0x3e
    memcpy(&buffdonnee[10],  &longitude,     sizeof(float));
 8004b84:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b86:	f8c7 3042 	str.w	r3, [r7, #66]	@ 0x42
    memcpy(&buffdonnee[14], &hMSL,      sizeof(float));
 8004b8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b8c:	f8c7 3046 	str.w	r3, [r7, #70]	@ 0x46
    memcpy(&buffdonnee[18], &altitude_baro, sizeof(float));
 8004b90:	6a3b      	ldr	r3, [r7, #32]
 8004b92:	f8c7 304a 	str.w	r3, [r7, #74]	@ 0x4a
    memcpy(&buffdonnee[22], &vspeed,        sizeof(float));
 8004b96:	69fb      	ldr	r3, [r7, #28]
 8004b98:	f8c7 304e 	str.w	r3, [r7, #78]	@ 0x4e
    memcpy(&buffdonnee[26], &hspeed,        sizeof(float));
 8004b9c:	69bb      	ldr	r3, [r7, #24]
 8004b9e:	f8c7 3052 	str.w	r3, [r7, #82]	@ 0x52
    memcpy(&buffdonnee[30], &temperature,    sizeof(float));
 8004ba2:	697b      	ldr	r3, [r7, #20]
 8004ba4:	f8c7 3056 	str.w	r3, [r7, #86]	@ 0x56
    memcpy(&buffdonnee[34], &pression,    sizeof(float));
 8004ba8:	693b      	ldr	r3, [r7, #16]
 8004baa:	f8c7 305a 	str.w	r3, [r7, #90]	@ 0x5a
    memcpy(&buffdonnee[38], &Accx,    sizeof(float));
 8004bae:	68fb      	ldr	r3, [r7, #12]
 8004bb0:	f8c7 305e 	str.w	r3, [r7, #94]	@ 0x5e
    memcpy(&buffdonnee[42], &Accy,    sizeof(float));
 8004bb4:	68bb      	ldr	r3, [r7, #8]
 8004bb6:	f8c7 3062 	str.w	r3, [r7, #98]	@ 0x62
    memcpy(&buffdonnee[46], &Accz,    sizeof(float));
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	f8c7 3066 	str.w	r3, [r7, #102]	@ 0x66
    memcpy(&buffdonnee[50], &timeindex,    sizeof(uint32_t));
 8004bc0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004bc2:	f8c7 306a 	str.w	r3, [r7, #106]	@ 0x6a

    SEND_DATA_NETW1((uint8_t *)buffdonnee, channel,dest_adress, 54);
 8004bc6:	f897 2032 	ldrb.w	r2, [r7, #50]	@ 0x32
 8004bca:	f897 1033 	ldrb.w	r1, [r7, #51]	@ 0x33
 8004bce:	f107 0038 	add.w	r0, r7, #56	@ 0x38
 8004bd2:	2336      	movs	r3, #54	@ 0x36
 8004bd4:	f7ff ff02 	bl	80049dc <SEND_DATA_NETW1>

}
 8004bd8:	bf00      	nop
 8004bda:	3770      	adds	r7, #112	@ 0x70
 8004bdc:	46bd      	mov	sp, r7
 8004bde:	bd80      	pop	{r7, pc}
 8004be0:	20000e94 	.word	0x20000e94
 8004be4:	20000e8c 	.word	0x20000e8c
 8004be8:	20000e90 	.word	0x20000e90
 8004bec:	20000ea4 	.word	0x20000ea4

08004bf0 <decode_payload>:

void decode_payload(DecodedPayload* out,uint8_t * receivingbuffer) {
 8004bf0:	b580      	push	{r7, lr}
 8004bf2:	b082      	sub	sp, #8
 8004bf4:	af00      	add	r7, sp, #0
 8004bf6:	6078      	str	r0, [r7, #4]
 8004bf8:	6039      	str	r1, [r7, #0]
	if(receivingbuffer[0]!=0x02 || receivingbuffer[1]!=0x81){
 8004bfa:	683b      	ldr	r3, [r7, #0]
 8004bfc:	781b      	ldrb	r3, [r3, #0]
 8004bfe:	2b02      	cmp	r3, #2
 8004c00:	f040 80ba 	bne.w	8004d78 <decode_payload+0x188>
 8004c04:	683b      	ldr	r3, [r7, #0]
 8004c06:	3301      	adds	r3, #1
 8004c08:	781b      	ldrb	r3, [r3, #0]
 8004c0a:	2b81      	cmp	r3, #129	@ 0x81
 8004c0c:	f040 80b4 	bne.w	8004d78 <decode_payload+0x188>
		return;
	}
	if(receivingbuffer[2]!=56){
 8004c10:	683b      	ldr	r3, [r7, #0]
 8004c12:	3302      	adds	r3, #2
 8004c14:	781b      	ldrb	r3, [r3, #0]
 8004c16:	2b38      	cmp	r3, #56	@ 0x38
 8004c18:	f040 80b0 	bne.w	8004d7c <decode_payload+0x18c>
		return;
	}

	out->senderadress=receivingbuffer[3];
 8004c1c:	683b      	ldr	r3, [r7, #0]
 8004c1e:	78da      	ldrb	r2, [r3, #3]
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	f883 2079 	strb.w	r2, [r3, #121]	@ 0x79
	out->header_code = (receivingbuffer[4] << 8) | receivingbuffer[5];
 8004c26:	683b      	ldr	r3, [r7, #0]
 8004c28:	3304      	adds	r3, #4
 8004c2a:	781b      	ldrb	r3, [r3, #0]
 8004c2c:	b21b      	sxth	r3, r3
 8004c2e:	021b      	lsls	r3, r3, #8
 8004c30:	b21a      	sxth	r2, r3
 8004c32:	683b      	ldr	r3, [r7, #0]
 8004c34:	3305      	adds	r3, #5
 8004c36:	781b      	ldrb	r3, [r3, #0]
 8004c38:	b21b      	sxth	r3, r3
 8004c3a:	4313      	orrs	r3, r2
 8004c3c:	b21b      	sxth	r3, r3
 8004c3e:	b29a      	uxth	r2, r3
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
    out->flag_calib = receivingbuffer[6];
 8004c46:	683b      	ldr	r3, [r7, #0]
 8004c48:	799a      	ldrb	r2, [r3, #6]
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    out->flag_drop = receivingbuffer[7];
 8004c50:	683b      	ldr	r3, [r7, #0]
 8004c52:	79da      	ldrb	r2, [r3, #7]
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    out->flag_separation = receivingbuffer[8];
 8004c5a:	683b      	ldr	r3, [r7, #0]
 8004c5c:	7a1a      	ldrb	r2, [r3, #8]
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
    out->flag_fin = receivingbuffer[9];
 8004c64:	683b      	ldr	r3, [r7, #0]
 8004c66:	7a5a      	ldrb	r2, [r3, #9]
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
#ifdef PARTIE_BAS


    memcpy(&out->latitude,      &receivingbuffer[10],  sizeof(float));
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	3348      	adds	r3, #72	@ 0x48
 8004c72:	683a      	ldr	r2, [r7, #0]
 8004c74:	320a      	adds	r2, #10
 8004c76:	6812      	ldr	r2, [r2, #0]
 8004c78:	601a      	str	r2, [r3, #0]
    memcpy(&out->longitude,     &receivingbuffer[14],  sizeof(float));
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	334c      	adds	r3, #76	@ 0x4c
 8004c7e:	683a      	ldr	r2, [r7, #0]
 8004c80:	320e      	adds	r2, #14
 8004c82:	6812      	ldr	r2, [r2, #0]
 8004c84:	601a      	str	r2, [r3, #0]
    memcpy(&out->hMSL,      &receivingbuffer[18], sizeof(float));
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	3350      	adds	r3, #80	@ 0x50
 8004c8a:	683a      	ldr	r2, [r7, #0]
 8004c8c:	3212      	adds	r2, #18
 8004c8e:	6812      	ldr	r2, [r2, #0]
 8004c90:	601a      	str	r2, [r3, #0]
    memcpy(&out->altitude_baro, &receivingbuffer[22], sizeof(float));
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	3354      	adds	r3, #84	@ 0x54
 8004c96:	683a      	ldr	r2, [r7, #0]
 8004c98:	3216      	adds	r2, #22
 8004c9a:	6812      	ldr	r2, [r2, #0]
 8004c9c:	601a      	str	r2, [r3, #0]
    memcpy(&out->vspeed,        &receivingbuffer[26], sizeof(float));
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	3358      	adds	r3, #88	@ 0x58
 8004ca2:	683a      	ldr	r2, [r7, #0]
 8004ca4:	321a      	adds	r2, #26
 8004ca6:	6812      	ldr	r2, [r2, #0]
 8004ca8:	601a      	str	r2, [r3, #0]
    memcpy(&out->hspeed,        &receivingbuffer[30], sizeof(float));
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	335c      	adds	r3, #92	@ 0x5c
 8004cae:	683a      	ldr	r2, [r7, #0]
 8004cb0:	321e      	adds	r2, #30
 8004cb2:	6812      	ldr	r2, [r2, #0]
 8004cb4:	601a      	str	r2, [r3, #0]
    memcpy(&out->temperature,     &receivingbuffer[34], sizeof(float));
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	3360      	adds	r3, #96	@ 0x60
 8004cba:	683a      	ldr	r2, [r7, #0]
 8004cbc:	3222      	adds	r2, #34	@ 0x22
 8004cbe:	6812      	ldr	r2, [r2, #0]
 8004cc0:	601a      	str	r2, [r3, #0]
    memcpy(&out->pression,     &receivingbuffer[38], sizeof(float));
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	3370      	adds	r3, #112	@ 0x70
 8004cc6:	683a      	ldr	r2, [r7, #0]
 8004cc8:	3226      	adds	r2, #38	@ 0x26
 8004cca:	6812      	ldr	r2, [r2, #0]
 8004ccc:	601a      	str	r2, [r3, #0]
    memcpy(&out->Accx,     &receivingbuffer[42], sizeof(float));
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	3364      	adds	r3, #100	@ 0x64
 8004cd2:	683a      	ldr	r2, [r7, #0]
 8004cd4:	322a      	adds	r2, #42	@ 0x2a
 8004cd6:	6812      	ldr	r2, [r2, #0]
 8004cd8:	601a      	str	r2, [r3, #0]
    memcpy(&out->Accy,     &receivingbuffer[46], sizeof(float));
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	3368      	adds	r3, #104	@ 0x68
 8004cde:	683a      	ldr	r2, [r7, #0]
 8004ce0:	322e      	adds	r2, #46	@ 0x2e
 8004ce2:	6812      	ldr	r2, [r2, #0]
 8004ce4:	601a      	str	r2, [r3, #0]
    memcpy(&out->Accz,     &receivingbuffer[50], sizeof(float));
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	336c      	adds	r3, #108	@ 0x6c
 8004cea:	683a      	ldr	r2, [r7, #0]
 8004cec:	3232      	adds	r2, #50	@ 0x32
 8004cee:	6812      	ldr	r2, [r2, #0]
 8004cf0:	601a      	str	r2, [r3, #0]
    memcpy(&out->timeindex,     &receivingbuffer[54], sizeof(uint32_t));
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	3374      	adds	r3, #116	@ 0x74
 8004cf6:	683a      	ldr	r2, [r7, #0]
 8004cf8:	3236      	adds	r2, #54	@ 0x36
 8004cfa:	6812      	ldr	r2, [r2, #0]
 8004cfc:	601a      	str	r2, [r3, #0]
    memcpy(&out->RSSI,     &receivingbuffer[58], sizeof(uint8_t));
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	3378      	adds	r3, #120	@ 0x78
 8004d02:	683a      	ldr	r2, [r7, #0]
 8004d04:	323a      	adds	r2, #58	@ 0x3a
 8004d06:	7812      	ldrb	r2, [r2, #0]
 8004d08:	701a      	strb	r2, [r3, #0]

    if(noreturn_flag3==0){
 8004d0a:	4b1e      	ldr	r3, [pc, #120]	@ (8004d84 <decode_payload+0x194>)
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	2b00      	cmp	r3, #0
 8004d10:	d10e      	bne.n	8004d30 <decode_payload+0x140>
    if(receivingbuffer[6]==1){
 8004d12:	683b      	ldr	r3, [r7, #0]
 8004d14:	3306      	adds	r3, #6
 8004d16:	781b      	ldrb	r3, [r3, #0]
 8004d18:	2b01      	cmp	r3, #1
 8004d1a:	d109      	bne.n	8004d30 <decode_payload+0x140>
    	hauteur_Initiale=myDatabmp581.altitude;
 8004d1c:	4b1a      	ldr	r3, [pc, #104]	@ (8004d88 <decode_payload+0x198>)
 8004d1e:	695b      	ldr	r3, [r3, #20]
 8004d20:	4a1a      	ldr	r2, [pc, #104]	@ (8004d8c <decode_payload+0x19c>)
 8004d22:	6013      	str	r3, [r2, #0]
    	flag_calib=1;
 8004d24:	4b1a      	ldr	r3, [pc, #104]	@ (8004d90 <decode_payload+0x1a0>)
 8004d26:	2201      	movs	r2, #1
 8004d28:	601a      	str	r2, [r3, #0]
    	noreturn_flag3=1;
 8004d2a:	4b16      	ldr	r3, [pc, #88]	@ (8004d84 <decode_payload+0x194>)
 8004d2c:	2201      	movs	r2, #1
 8004d2e:	601a      	str	r2, [r3, #0]
    }
    }

    if(noreturn_flag1==0){
 8004d30:	4b18      	ldr	r3, [pc, #96]	@ (8004d94 <decode_payload+0x1a4>)
 8004d32:	681b      	ldr	r3, [r3, #0]
 8004d34:	2b00      	cmp	r3, #0
 8004d36:	d10a      	bne.n	8004d4e <decode_payload+0x15e>
    if(receivingbuffer[7]==1){
 8004d38:	683b      	ldr	r3, [r7, #0]
 8004d3a:	3307      	adds	r3, #7
 8004d3c:	781b      	ldrb	r3, [r3, #0]
 8004d3e:	2b01      	cmp	r3, #1
 8004d40:	d105      	bne.n	8004d4e <decode_payload+0x15e>
    	flag_drop=1;
 8004d42:	4b15      	ldr	r3, [pc, #84]	@ (8004d98 <decode_payload+0x1a8>)
 8004d44:	2201      	movs	r2, #1
 8004d46:	601a      	str	r2, [r3, #0]
    	noreturn_flag1=1;
 8004d48:	4b12      	ldr	r3, [pc, #72]	@ (8004d94 <decode_payload+0x1a4>)
 8004d4a:	2201      	movs	r2, #1
 8004d4c:	601a      	str	r2, [r3, #0]
    }

    }
    if(noreturn_flag2==0){
 8004d4e:	4b13      	ldr	r3, [pc, #76]	@ (8004d9c <decode_payload+0x1ac>)
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	2b00      	cmp	r3, #0
 8004d54:	d10a      	bne.n	8004d6c <decode_payload+0x17c>
    if(receivingbuffer[8]==1){
 8004d56:	683b      	ldr	r3, [r7, #0]
 8004d58:	3308      	adds	r3, #8
 8004d5a:	781b      	ldrb	r3, [r3, #0]
 8004d5c:	2b01      	cmp	r3, #1
 8004d5e:	d105      	bne.n	8004d6c <decode_payload+0x17c>
    	flag_separation=1;
 8004d60:	4b0f      	ldr	r3, [pc, #60]	@ (8004da0 <decode_payload+0x1b0>)
 8004d62:	2201      	movs	r2, #1
 8004d64:	601a      	str	r2, [r3, #0]
    	noreturn_flag2=1;
 8004d66:	4b0d      	ldr	r3, [pc, #52]	@ (8004d9c <decode_payload+0x1ac>)
 8004d68:	2201      	movs	r2, #1
 8004d6a:	601a      	str	r2, [r3, #0]
#endif




    memset((uint8_t *)receivingbuffer,0,64);
 8004d6c:	2240      	movs	r2, #64	@ 0x40
 8004d6e:	2100      	movs	r1, #0
 8004d70:	6838      	ldr	r0, [r7, #0]
 8004d72:	f010 f88a 	bl	8014e8a <memset>
 8004d76:	e002      	b.n	8004d7e <decode_payload+0x18e>
		return;
 8004d78:	bf00      	nop
 8004d7a:	e000      	b.n	8004d7e <decode_payload+0x18e>
		return;
 8004d7c:	bf00      	nop
}
 8004d7e:	3708      	adds	r7, #8
 8004d80:	46bd      	mov	sp, r7
 8004d82:	bd80      	pop	{r7, pc}
 8004d84:	20001484 	.word	0x20001484
 8004d88:	20000760 	.word	0x20000760
 8004d8c:	20000ea8 	.word	0x20000ea8
 8004d90:	20000e94 	.word	0x20000e94
 8004d94:	2000147c 	.word	0x2000147c
 8004d98:	20000e8c 	.word	0x20000e8c
 8004d9c:	20001480 	.word	0x20001480
 8004da0:	20000e90 	.word	0x20000e90

08004da4 <tarvos_checksum>:

uint8_t tarvos_checksum(uint8_t *data, uint16_t len)
{
 8004da4:	b480      	push	{r7}
 8004da6:	b085      	sub	sp, #20
 8004da8:	af00      	add	r7, sp, #0
 8004daa:	6078      	str	r0, [r7, #4]
 8004dac:	460b      	mov	r3, r1
 8004dae:	807b      	strh	r3, [r7, #2]
    uint8_t checksum = 0x00;
 8004db0:	2300      	movs	r3, #0
 8004db2:	73fb      	strb	r3, [r7, #15]
    for (uint16_t i = 0; i < len - 1; i++) {
 8004db4:	2300      	movs	r3, #0
 8004db6:	81bb      	strh	r3, [r7, #12]
 8004db8:	e009      	b.n	8004dce <tarvos_checksum+0x2a>
        checksum ^= data[i];
 8004dba:	89bb      	ldrh	r3, [r7, #12]
 8004dbc:	687a      	ldr	r2, [r7, #4]
 8004dbe:	4413      	add	r3, r2
 8004dc0:	781a      	ldrb	r2, [r3, #0]
 8004dc2:	7bfb      	ldrb	r3, [r7, #15]
 8004dc4:	4053      	eors	r3, r2
 8004dc6:	73fb      	strb	r3, [r7, #15]
    for (uint16_t i = 0; i < len - 1; i++) {
 8004dc8:	89bb      	ldrh	r3, [r7, #12]
 8004dca:	3301      	adds	r3, #1
 8004dcc:	81bb      	strh	r3, [r7, #12]
 8004dce:	89ba      	ldrh	r2, [r7, #12]
 8004dd0:	887b      	ldrh	r3, [r7, #2]
 8004dd2:	3b01      	subs	r3, #1
 8004dd4:	429a      	cmp	r2, r3
 8004dd6:	dbf0      	blt.n	8004dba <tarvos_checksum+0x16>
    }
    return checksum;
 8004dd8:	7bfb      	ldrb	r3, [r7, #15]
}
 8004dda:	4618      	mov	r0, r3
 8004ddc:	3714      	adds	r7, #20
 8004dde:	46bd      	mov	sp, r7
 8004de0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004de4:	4770      	bx	lr
	...

08004de8 <MX_TIM2_Init>:
TIM_HandleTypeDef htim4;
DMA_HandleTypeDef hdma_tim2_ch2;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8004de8:	b580      	push	{r7, lr}
 8004dea:	b08e      	sub	sp, #56	@ 0x38
 8004dec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8004dee:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8004df2:	2200      	movs	r2, #0
 8004df4:	601a      	str	r2, [r3, #0]
 8004df6:	605a      	str	r2, [r3, #4]
 8004df8:	609a      	str	r2, [r3, #8]
 8004dfa:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004dfc:	f107 031c 	add.w	r3, r7, #28
 8004e00:	2200      	movs	r2, #0
 8004e02:	601a      	str	r2, [r3, #0]
 8004e04:	605a      	str	r2, [r3, #4]
 8004e06:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8004e08:	463b      	mov	r3, r7
 8004e0a:	2200      	movs	r2, #0
 8004e0c:	601a      	str	r2, [r3, #0]
 8004e0e:	605a      	str	r2, [r3, #4]
 8004e10:	609a      	str	r2, [r3, #8]
 8004e12:	60da      	str	r2, [r3, #12]
 8004e14:	611a      	str	r2, [r3, #16]
 8004e16:	615a      	str	r2, [r3, #20]
 8004e18:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8004e1a:	4b2d      	ldr	r3, [pc, #180]	@ (8004ed0 <MX_TIM2_Init+0xe8>)
 8004e1c:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8004e20:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8004e22:	4b2b      	ldr	r3, [pc, #172]	@ (8004ed0 <MX_TIM2_Init+0xe8>)
 8004e24:	2200      	movs	r2, #0
 8004e26:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004e28:	4b29      	ldr	r3, [pc, #164]	@ (8004ed0 <MX_TIM2_Init+0xe8>)
 8004e2a:	2200      	movs	r2, #0
 8004e2c:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 203;
 8004e2e:	4b28      	ldr	r3, [pc, #160]	@ (8004ed0 <MX_TIM2_Init+0xe8>)
 8004e30:	22cb      	movs	r2, #203	@ 0xcb
 8004e32:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004e34:	4b26      	ldr	r3, [pc, #152]	@ (8004ed0 <MX_TIM2_Init+0xe8>)
 8004e36:	2200      	movs	r2, #0
 8004e38:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004e3a:	4b25      	ldr	r3, [pc, #148]	@ (8004ed0 <MX_TIM2_Init+0xe8>)
 8004e3c:	2200      	movs	r2, #0
 8004e3e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8004e40:	4823      	ldr	r0, [pc, #140]	@ (8004ed0 <MX_TIM2_Init+0xe8>)
 8004e42:	f005 fee1 	bl	800ac08 <HAL_TIM_Base_Init>
 8004e46:	4603      	mov	r3, r0
 8004e48:	2b00      	cmp	r3, #0
 8004e4a:	d001      	beq.n	8004e50 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 8004e4c:	f7fe fac8 	bl	80033e0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8004e50:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004e54:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8004e56:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8004e5a:	4619      	mov	r1, r3
 8004e5c:	481c      	ldr	r0, [pc, #112]	@ (8004ed0 <MX_TIM2_Init+0xe8>)
 8004e5e:	f006 ff01 	bl	800bc64 <HAL_TIM_ConfigClockSource>
 8004e62:	4603      	mov	r3, r0
 8004e64:	2b00      	cmp	r3, #0
 8004e66:	d001      	beq.n	8004e6c <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 8004e68:	f7fe faba 	bl	80033e0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8004e6c:	4818      	ldr	r0, [pc, #96]	@ (8004ed0 <MX_TIM2_Init+0xe8>)
 8004e6e:	f005 ff8d 	bl	800ad8c <HAL_TIM_PWM_Init>
 8004e72:	4603      	mov	r3, r0
 8004e74:	2b00      	cmp	r3, #0
 8004e76:	d001      	beq.n	8004e7c <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 8004e78:	f7fe fab2 	bl	80033e0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004e7c:	2300      	movs	r3, #0
 8004e7e:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004e80:	2300      	movs	r3, #0
 8004e82:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8004e84:	f107 031c 	add.w	r3, r7, #28
 8004e88:	4619      	mov	r1, r3
 8004e8a:	4811      	ldr	r0, [pc, #68]	@ (8004ed0 <MX_TIM2_Init+0xe8>)
 8004e8c:	f007 fd3c 	bl	800c908 <HAL_TIMEx_MasterConfigSynchronization>
 8004e90:	4603      	mov	r3, r0
 8004e92:	2b00      	cmp	r3, #0
 8004e94:	d001      	beq.n	8004e9a <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 8004e96:	f7fe faa3 	bl	80033e0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8004e9a:	2360      	movs	r3, #96	@ 0x60
 8004e9c:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8004e9e:	2300      	movs	r3, #0
 8004ea0:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8004ea2:	2300      	movs	r3, #0
 8004ea4:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_ENABLE;
 8004ea6:	2304      	movs	r3, #4
 8004ea8:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8004eaa:	463b      	mov	r3, r7
 8004eac:	2204      	movs	r2, #4
 8004eae:	4619      	mov	r1, r3
 8004eb0:	4807      	ldr	r0, [pc, #28]	@ (8004ed0 <MX_TIM2_Init+0xe8>)
 8004eb2:	f006 fdc3 	bl	800ba3c <HAL_TIM_PWM_ConfigChannel>
 8004eb6:	4603      	mov	r3, r0
 8004eb8:	2b00      	cmp	r3, #0
 8004eba:	d001      	beq.n	8004ec0 <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 8004ebc:	f7fe fa90 	bl	80033e0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8004ec0:	4803      	ldr	r0, [pc, #12]	@ (8004ed0 <MX_TIM2_Init+0xe8>)
 8004ec2:	f000 f951 	bl	8005168 <HAL_TIM_MspPostInit>

}
 8004ec6:	bf00      	nop
 8004ec8:	3738      	adds	r7, #56	@ 0x38
 8004eca:	46bd      	mov	sp, r7
 8004ecc:	bd80      	pop	{r7, pc}
 8004ece:	bf00      	nop
 8004ed0:	20001488 	.word	0x20001488

08004ed4 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8004ed4:	b580      	push	{r7, lr}
 8004ed6:	b08e      	sub	sp, #56	@ 0x38
 8004ed8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8004eda:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8004ede:	2200      	movs	r2, #0
 8004ee0:	601a      	str	r2, [r3, #0]
 8004ee2:	605a      	str	r2, [r3, #4]
 8004ee4:	609a      	str	r2, [r3, #8]
 8004ee6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004ee8:	f107 031c 	add.w	r3, r7, #28
 8004eec:	2200      	movs	r2, #0
 8004eee:	601a      	str	r2, [r3, #0]
 8004ef0:	605a      	str	r2, [r3, #4]
 8004ef2:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8004ef4:	463b      	mov	r3, r7
 8004ef6:	2200      	movs	r2, #0
 8004ef8:	601a      	str	r2, [r3, #0]
 8004efa:	605a      	str	r2, [r3, #4]
 8004efc:	609a      	str	r2, [r3, #8]
 8004efe:	60da      	str	r2, [r3, #12]
 8004f00:	611a      	str	r2, [r3, #16]
 8004f02:	615a      	str	r2, [r3, #20]
 8004f04:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8004f06:	4b2d      	ldr	r3, [pc, #180]	@ (8004fbc <MX_TIM3_Init+0xe8>)
 8004f08:	4a2d      	ldr	r2, [pc, #180]	@ (8004fc0 <MX_TIM3_Init+0xec>)
 8004f0a:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 170-1;
 8004f0c:	4b2b      	ldr	r3, [pc, #172]	@ (8004fbc <MX_TIM3_Init+0xe8>)
 8004f0e:	22a9      	movs	r2, #169	@ 0xa9
 8004f10:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004f12:	4b2a      	ldr	r3, [pc, #168]	@ (8004fbc <MX_TIM3_Init+0xe8>)
 8004f14:	2200      	movs	r2, #0
 8004f16:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 9999;
 8004f18:	4b28      	ldr	r3, [pc, #160]	@ (8004fbc <MX_TIM3_Init+0xe8>)
 8004f1a:	f242 720f 	movw	r2, #9999	@ 0x270f
 8004f1e:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004f20:	4b26      	ldr	r3, [pc, #152]	@ (8004fbc <MX_TIM3_Init+0xe8>)
 8004f22:	2200      	movs	r2, #0
 8004f24:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8004f26:	4b25      	ldr	r3, [pc, #148]	@ (8004fbc <MX_TIM3_Init+0xe8>)
 8004f28:	2280      	movs	r2, #128	@ 0x80
 8004f2a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8004f2c:	4823      	ldr	r0, [pc, #140]	@ (8004fbc <MX_TIM3_Init+0xe8>)
 8004f2e:	f005 fe6b 	bl	800ac08 <HAL_TIM_Base_Init>
 8004f32:	4603      	mov	r3, r0
 8004f34:	2b00      	cmp	r3, #0
 8004f36:	d001      	beq.n	8004f3c <MX_TIM3_Init+0x68>
  {
    Error_Handler();
 8004f38:	f7fe fa52 	bl	80033e0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8004f3c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004f40:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8004f42:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8004f46:	4619      	mov	r1, r3
 8004f48:	481c      	ldr	r0, [pc, #112]	@ (8004fbc <MX_TIM3_Init+0xe8>)
 8004f4a:	f006 fe8b 	bl	800bc64 <HAL_TIM_ConfigClockSource>
 8004f4e:	4603      	mov	r3, r0
 8004f50:	2b00      	cmp	r3, #0
 8004f52:	d001      	beq.n	8004f58 <MX_TIM3_Init+0x84>
  {
    Error_Handler();
 8004f54:	f7fe fa44 	bl	80033e0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8004f58:	4818      	ldr	r0, [pc, #96]	@ (8004fbc <MX_TIM3_Init+0xe8>)
 8004f5a:	f005 ff17 	bl	800ad8c <HAL_TIM_PWM_Init>
 8004f5e:	4603      	mov	r3, r0
 8004f60:	2b00      	cmp	r3, #0
 8004f62:	d001      	beq.n	8004f68 <MX_TIM3_Init+0x94>
  {
    Error_Handler();
 8004f64:	f7fe fa3c 	bl	80033e0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004f68:	2300      	movs	r3, #0
 8004f6a:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004f6c:	2300      	movs	r3, #0
 8004f6e:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8004f70:	f107 031c 	add.w	r3, r7, #28
 8004f74:	4619      	mov	r1, r3
 8004f76:	4811      	ldr	r0, [pc, #68]	@ (8004fbc <MX_TIM3_Init+0xe8>)
 8004f78:	f007 fcc6 	bl	800c908 <HAL_TIMEx_MasterConfigSynchronization>
 8004f7c:	4603      	mov	r3, r0
 8004f7e:	2b00      	cmp	r3, #0
 8004f80:	d001      	beq.n	8004f86 <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 8004f82:	f7fe fa2d 	bl	80033e0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8004f86:	2360      	movs	r3, #96	@ 0x60
 8004f88:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8004f8a:	2300      	movs	r3, #0
 8004f8c:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8004f8e:	2300      	movs	r3, #0
 8004f90:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8004f92:	2300      	movs	r3, #0
 8004f94:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8004f96:	463b      	mov	r3, r7
 8004f98:	2200      	movs	r2, #0
 8004f9a:	4619      	mov	r1, r3
 8004f9c:	4807      	ldr	r0, [pc, #28]	@ (8004fbc <MX_TIM3_Init+0xe8>)
 8004f9e:	f006 fd4d 	bl	800ba3c <HAL_TIM_PWM_ConfigChannel>
 8004fa2:	4603      	mov	r3, r0
 8004fa4:	2b00      	cmp	r3, #0
 8004fa6:	d001      	beq.n	8004fac <MX_TIM3_Init+0xd8>
  {
    Error_Handler();
 8004fa8:	f7fe fa1a 	bl	80033e0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8004fac:	4803      	ldr	r0, [pc, #12]	@ (8004fbc <MX_TIM3_Init+0xe8>)
 8004fae:	f000 f8db 	bl	8005168 <HAL_TIM_MspPostInit>

}
 8004fb2:	bf00      	nop
 8004fb4:	3738      	adds	r7, #56	@ 0x38
 8004fb6:	46bd      	mov	sp, r7
 8004fb8:	bd80      	pop	{r7, pc}
 8004fba:	bf00      	nop
 8004fbc:	200014d4 	.word	0x200014d4
 8004fc0:	40000400 	.word	0x40000400

08004fc4 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8004fc4:	b580      	push	{r7, lr}
 8004fc6:	b088      	sub	sp, #32
 8004fc8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8004fca:	f107 0310 	add.w	r3, r7, #16
 8004fce:	2200      	movs	r2, #0
 8004fd0:	601a      	str	r2, [r3, #0]
 8004fd2:	605a      	str	r2, [r3, #4]
 8004fd4:	609a      	str	r2, [r3, #8]
 8004fd6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004fd8:	1d3b      	adds	r3, r7, #4
 8004fda:	2200      	movs	r2, #0
 8004fdc:	601a      	str	r2, [r3, #0]
 8004fde:	605a      	str	r2, [r3, #4]
 8004fe0:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8004fe2:	4b1e      	ldr	r3, [pc, #120]	@ (800505c <MX_TIM4_Init+0x98>)
 8004fe4:	4a1e      	ldr	r2, [pc, #120]	@ (8005060 <MX_TIM4_Init+0x9c>)
 8004fe6:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 17000-1;
 8004fe8:	4b1c      	ldr	r3, [pc, #112]	@ (800505c <MX_TIM4_Init+0x98>)
 8004fea:	f244 2267 	movw	r2, #16999	@ 0x4267
 8004fee:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004ff0:	4b1a      	ldr	r3, [pc, #104]	@ (800505c <MX_TIM4_Init+0x98>)
 8004ff2:	2200      	movs	r2, #0
 8004ff4:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 1999;
 8004ff6:	4b19      	ldr	r3, [pc, #100]	@ (800505c <MX_TIM4_Init+0x98>)
 8004ff8:	f240 72cf 	movw	r2, #1999	@ 0x7cf
 8004ffc:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004ffe:	4b17      	ldr	r3, [pc, #92]	@ (800505c <MX_TIM4_Init+0x98>)
 8005000:	2200      	movs	r2, #0
 8005002:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005004:	4b15      	ldr	r3, [pc, #84]	@ (800505c <MX_TIM4_Init+0x98>)
 8005006:	2200      	movs	r2, #0
 8005008:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 800500a:	4814      	ldr	r0, [pc, #80]	@ (800505c <MX_TIM4_Init+0x98>)
 800500c:	f005 fdfc 	bl	800ac08 <HAL_TIM_Base_Init>
 8005010:	4603      	mov	r3, r0
 8005012:	2b00      	cmp	r3, #0
 8005014:	d001      	beq.n	800501a <MX_TIM4_Init+0x56>
  {
    Error_Handler();
 8005016:	f7fe f9e3 	bl	80033e0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800501a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800501e:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8005020:	f107 0310 	add.w	r3, r7, #16
 8005024:	4619      	mov	r1, r3
 8005026:	480d      	ldr	r0, [pc, #52]	@ (800505c <MX_TIM4_Init+0x98>)
 8005028:	f006 fe1c 	bl	800bc64 <HAL_TIM_ConfigClockSource>
 800502c:	4603      	mov	r3, r0
 800502e:	2b00      	cmp	r3, #0
 8005030:	d001      	beq.n	8005036 <MX_TIM4_Init+0x72>
  {
    Error_Handler();
 8005032:	f7fe f9d5 	bl	80033e0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005036:	2300      	movs	r3, #0
 8005038:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800503a:	2300      	movs	r3, #0
 800503c:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800503e:	1d3b      	adds	r3, r7, #4
 8005040:	4619      	mov	r1, r3
 8005042:	4806      	ldr	r0, [pc, #24]	@ (800505c <MX_TIM4_Init+0x98>)
 8005044:	f007 fc60 	bl	800c908 <HAL_TIMEx_MasterConfigSynchronization>
 8005048:	4603      	mov	r3, r0
 800504a:	2b00      	cmp	r3, #0
 800504c:	d001      	beq.n	8005052 <MX_TIM4_Init+0x8e>
  {
    Error_Handler();
 800504e:	f7fe f9c7 	bl	80033e0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8005052:	bf00      	nop
 8005054:	3720      	adds	r7, #32
 8005056:	46bd      	mov	sp, r7
 8005058:	bd80      	pop	{r7, pc}
 800505a:	bf00      	nop
 800505c:	20001520 	.word	0x20001520
 8005060:	40000800 	.word	0x40000800

08005064 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8005064:	b580      	push	{r7, lr}
 8005066:	b086      	sub	sp, #24
 8005068:	af00      	add	r7, sp, #0
 800506a:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	681b      	ldr	r3, [r3, #0]
 8005070:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005074:	d13e      	bne.n	80050f4 <HAL_TIM_Base_MspInit+0x90>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8005076:	4b37      	ldr	r3, [pc, #220]	@ (8005154 <HAL_TIM_Base_MspInit+0xf0>)
 8005078:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800507a:	4a36      	ldr	r2, [pc, #216]	@ (8005154 <HAL_TIM_Base_MspInit+0xf0>)
 800507c:	f043 0301 	orr.w	r3, r3, #1
 8005080:	6593      	str	r3, [r2, #88]	@ 0x58
 8005082:	4b34      	ldr	r3, [pc, #208]	@ (8005154 <HAL_TIM_Base_MspInit+0xf0>)
 8005084:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005086:	f003 0301 	and.w	r3, r3, #1
 800508a:	617b      	str	r3, [r7, #20]
 800508c:	697b      	ldr	r3, [r7, #20]

    /* TIM2 DMA Init */
    /* TIM2_CH2 Init */
    hdma_tim2_ch2.Instance = DMA1_Channel1;
 800508e:	4b32      	ldr	r3, [pc, #200]	@ (8005158 <HAL_TIM_Base_MspInit+0xf4>)
 8005090:	4a32      	ldr	r2, [pc, #200]	@ (800515c <HAL_TIM_Base_MspInit+0xf8>)
 8005092:	601a      	str	r2, [r3, #0]
    hdma_tim2_ch2.Init.Request = DMA_REQUEST_TIM2_CH2;
 8005094:	4b30      	ldr	r3, [pc, #192]	@ (8005158 <HAL_TIM_Base_MspInit+0xf4>)
 8005096:	2239      	movs	r2, #57	@ 0x39
 8005098:	605a      	str	r2, [r3, #4]
    hdma_tim2_ch2.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800509a:	4b2f      	ldr	r3, [pc, #188]	@ (8005158 <HAL_TIM_Base_MspInit+0xf4>)
 800509c:	2210      	movs	r2, #16
 800509e:	609a      	str	r2, [r3, #8]
    hdma_tim2_ch2.Init.PeriphInc = DMA_PINC_DISABLE;
 80050a0:	4b2d      	ldr	r3, [pc, #180]	@ (8005158 <HAL_TIM_Base_MspInit+0xf4>)
 80050a2:	2200      	movs	r2, #0
 80050a4:	60da      	str	r2, [r3, #12]
    hdma_tim2_ch2.Init.MemInc = DMA_MINC_ENABLE;
 80050a6:	4b2c      	ldr	r3, [pc, #176]	@ (8005158 <HAL_TIM_Base_MspInit+0xf4>)
 80050a8:	2280      	movs	r2, #128	@ 0x80
 80050aa:	611a      	str	r2, [r3, #16]
    hdma_tim2_ch2.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80050ac:	4b2a      	ldr	r3, [pc, #168]	@ (8005158 <HAL_TIM_Base_MspInit+0xf4>)
 80050ae:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80050b2:	615a      	str	r2, [r3, #20]
    hdma_tim2_ch2.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80050b4:	4b28      	ldr	r3, [pc, #160]	@ (8005158 <HAL_TIM_Base_MspInit+0xf4>)
 80050b6:	2200      	movs	r2, #0
 80050b8:	619a      	str	r2, [r3, #24]
    hdma_tim2_ch2.Init.Mode = DMA_NORMAL;
 80050ba:	4b27      	ldr	r3, [pc, #156]	@ (8005158 <HAL_TIM_Base_MspInit+0xf4>)
 80050bc:	2200      	movs	r2, #0
 80050be:	61da      	str	r2, [r3, #28]
    hdma_tim2_ch2.Init.Priority = DMA_PRIORITY_LOW;
 80050c0:	4b25      	ldr	r3, [pc, #148]	@ (8005158 <HAL_TIM_Base_MspInit+0xf4>)
 80050c2:	2200      	movs	r2, #0
 80050c4:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_tim2_ch2) != HAL_OK)
 80050c6:	4824      	ldr	r0, [pc, #144]	@ (8005158 <HAL_TIM_Base_MspInit+0xf4>)
 80050c8:	f002 fe2a 	bl	8007d20 <HAL_DMA_Init>
 80050cc:	4603      	mov	r3, r0
 80050ce:	2b00      	cmp	r3, #0
 80050d0:	d001      	beq.n	80050d6 <HAL_TIM_Base_MspInit+0x72>
    {
      Error_Handler();
 80050d2:	f7fe f985 	bl	80033e0 <Error_Handler>
    }

    __HAL_LINKDMA(tim_baseHandle,hdma[TIM_DMA_ID_CC2],hdma_tim2_ch2);
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	4a1f      	ldr	r2, [pc, #124]	@ (8005158 <HAL_TIM_Base_MspInit+0xf4>)
 80050da:	629a      	str	r2, [r3, #40]	@ 0x28
 80050dc:	4a1e      	ldr	r2, [pc, #120]	@ (8005158 <HAL_TIM_Base_MspInit+0xf4>)
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	6293      	str	r3, [r2, #40]	@ 0x28

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 5, 0);
 80050e2:	2200      	movs	r2, #0
 80050e4:	2105      	movs	r1, #5
 80050e6:	201c      	movs	r0, #28
 80050e8:	f002 fdf2 	bl	8007cd0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80050ec:	201c      	movs	r0, #28
 80050ee:	f002 fe09 	bl	8007d04 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 80050f2:	e02a      	b.n	800514a <HAL_TIM_Base_MspInit+0xe6>
  else if(tim_baseHandle->Instance==TIM3)
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	681b      	ldr	r3, [r3, #0]
 80050f8:	4a19      	ldr	r2, [pc, #100]	@ (8005160 <HAL_TIM_Base_MspInit+0xfc>)
 80050fa:	4293      	cmp	r3, r2
 80050fc:	d10c      	bne.n	8005118 <HAL_TIM_Base_MspInit+0xb4>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80050fe:	4b15      	ldr	r3, [pc, #84]	@ (8005154 <HAL_TIM_Base_MspInit+0xf0>)
 8005100:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005102:	4a14      	ldr	r2, [pc, #80]	@ (8005154 <HAL_TIM_Base_MspInit+0xf0>)
 8005104:	f043 0302 	orr.w	r3, r3, #2
 8005108:	6593      	str	r3, [r2, #88]	@ 0x58
 800510a:	4b12      	ldr	r3, [pc, #72]	@ (8005154 <HAL_TIM_Base_MspInit+0xf0>)
 800510c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800510e:	f003 0302 	and.w	r3, r3, #2
 8005112:	613b      	str	r3, [r7, #16]
 8005114:	693b      	ldr	r3, [r7, #16]
}
 8005116:	e018      	b.n	800514a <HAL_TIM_Base_MspInit+0xe6>
  else if(tim_baseHandle->Instance==TIM4)
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	4a11      	ldr	r2, [pc, #68]	@ (8005164 <HAL_TIM_Base_MspInit+0x100>)
 800511e:	4293      	cmp	r3, r2
 8005120:	d113      	bne.n	800514a <HAL_TIM_Base_MspInit+0xe6>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8005122:	4b0c      	ldr	r3, [pc, #48]	@ (8005154 <HAL_TIM_Base_MspInit+0xf0>)
 8005124:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005126:	4a0b      	ldr	r2, [pc, #44]	@ (8005154 <HAL_TIM_Base_MspInit+0xf0>)
 8005128:	f043 0304 	orr.w	r3, r3, #4
 800512c:	6593      	str	r3, [r2, #88]	@ 0x58
 800512e:	4b09      	ldr	r3, [pc, #36]	@ (8005154 <HAL_TIM_Base_MspInit+0xf0>)
 8005130:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005132:	f003 0304 	and.w	r3, r3, #4
 8005136:	60fb      	str	r3, [r7, #12]
 8005138:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM4_IRQn, 6, 0);
 800513a:	2200      	movs	r2, #0
 800513c:	2106      	movs	r1, #6
 800513e:	201e      	movs	r0, #30
 8005140:	f002 fdc6 	bl	8007cd0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8005144:	201e      	movs	r0, #30
 8005146:	f002 fddd 	bl	8007d04 <HAL_NVIC_EnableIRQ>
}
 800514a:	bf00      	nop
 800514c:	3718      	adds	r7, #24
 800514e:	46bd      	mov	sp, r7
 8005150:	bd80      	pop	{r7, pc}
 8005152:	bf00      	nop
 8005154:	40021000 	.word	0x40021000
 8005158:	2000156c 	.word	0x2000156c
 800515c:	40020008 	.word	0x40020008
 8005160:	40000400 	.word	0x40000400
 8005164:	40000800 	.word	0x40000800

08005168 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8005168:	b580      	push	{r7, lr}
 800516a:	b08a      	sub	sp, #40	@ 0x28
 800516c:	af00      	add	r7, sp, #0
 800516e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005170:	f107 0314 	add.w	r3, r7, #20
 8005174:	2200      	movs	r2, #0
 8005176:	601a      	str	r2, [r3, #0]
 8005178:	605a      	str	r2, [r3, #4]
 800517a:	609a      	str	r2, [r3, #8]
 800517c:	60da      	str	r2, [r3, #12]
 800517e:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM2)
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005188:	d11d      	bne.n	80051c6 <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800518a:	4b21      	ldr	r3, [pc, #132]	@ (8005210 <HAL_TIM_MspPostInit+0xa8>)
 800518c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800518e:	4a20      	ldr	r2, [pc, #128]	@ (8005210 <HAL_TIM_MspPostInit+0xa8>)
 8005190:	f043 0301 	orr.w	r3, r3, #1
 8005194:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8005196:	4b1e      	ldr	r3, [pc, #120]	@ (8005210 <HAL_TIM_MspPostInit+0xa8>)
 8005198:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800519a:	f003 0301 	and.w	r3, r3, #1
 800519e:	613b      	str	r3, [r7, #16]
 80051a0:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PA1     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 80051a2:	2302      	movs	r3, #2
 80051a4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80051a6:	2302      	movs	r3, #2
 80051a8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80051aa:	2300      	movs	r3, #0
 80051ac:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 80051ae:	2301      	movs	r3, #1
 80051b0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80051b2:	2301      	movs	r3, #1
 80051b4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80051b6:	f107 0314 	add.w	r3, r7, #20
 80051ba:	4619      	mov	r1, r3
 80051bc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80051c0:	f003 f8ec 	bl	800839c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 80051c4:	e020      	b.n	8005208 <HAL_TIM_MspPostInit+0xa0>
  else if(timHandle->Instance==TIM3)
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	4a12      	ldr	r2, [pc, #72]	@ (8005214 <HAL_TIM_MspPostInit+0xac>)
 80051cc:	4293      	cmp	r3, r2
 80051ce:	d11b      	bne.n	8005208 <HAL_TIM_MspPostInit+0xa0>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80051d0:	4b0f      	ldr	r3, [pc, #60]	@ (8005210 <HAL_TIM_MspPostInit+0xa8>)
 80051d2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80051d4:	4a0e      	ldr	r2, [pc, #56]	@ (8005210 <HAL_TIM_MspPostInit+0xa8>)
 80051d6:	f043 0304 	orr.w	r3, r3, #4
 80051da:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80051dc:	4b0c      	ldr	r3, [pc, #48]	@ (8005210 <HAL_TIM_MspPostInit+0xa8>)
 80051de:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80051e0:	f003 0304 	and.w	r3, r3, #4
 80051e4:	60fb      	str	r3, [r7, #12]
 80051e6:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80051e8:	2340      	movs	r3, #64	@ 0x40
 80051ea:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80051ec:	2302      	movs	r3, #2
 80051ee:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80051f0:	2300      	movs	r3, #0
 80051f2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80051f4:	2300      	movs	r3, #0
 80051f6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80051f8:	2302      	movs	r3, #2
 80051fa:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80051fc:	f107 0314 	add.w	r3, r7, #20
 8005200:	4619      	mov	r1, r3
 8005202:	4805      	ldr	r0, [pc, #20]	@ (8005218 <HAL_TIM_MspPostInit+0xb0>)
 8005204:	f003 f8ca 	bl	800839c <HAL_GPIO_Init>
}
 8005208:	bf00      	nop
 800520a:	3728      	adds	r7, #40	@ 0x28
 800520c:	46bd      	mov	sp, r7
 800520e:	bd80      	pop	{r7, pc}
 8005210:	40021000 	.word	0x40021000
 8005214:	40000400 	.word	0x40000400
 8005218:	48000800 	.word	0x48000800

0800521c <MX_LPUART1_UART_Init>:
DMA_HandleTypeDef hdma_usart1_rx;

/* LPUART1 init function */

void MX_LPUART1_UART_Init(void)
{
 800521c:	b580      	push	{r7, lr}
 800521e:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 8005220:	4b21      	ldr	r3, [pc, #132]	@ (80052a8 <MX_LPUART1_UART_Init+0x8c>)
 8005222:	4a22      	ldr	r2, [pc, #136]	@ (80052ac <MX_LPUART1_UART_Init+0x90>)
 8005224:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 115200;
 8005226:	4b20      	ldr	r3, [pc, #128]	@ (80052a8 <MX_LPUART1_UART_Init+0x8c>)
 8005228:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800522c:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 800522e:	4b1e      	ldr	r3, [pc, #120]	@ (80052a8 <MX_LPUART1_UART_Init+0x8c>)
 8005230:	2200      	movs	r2, #0
 8005232:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8005234:	4b1c      	ldr	r3, [pc, #112]	@ (80052a8 <MX_LPUART1_UART_Init+0x8c>)
 8005236:	2200      	movs	r2, #0
 8005238:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 800523a:	4b1b      	ldr	r3, [pc, #108]	@ (80052a8 <MX_LPUART1_UART_Init+0x8c>)
 800523c:	2200      	movs	r2, #0
 800523e:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 8005240:	4b19      	ldr	r3, [pc, #100]	@ (80052a8 <MX_LPUART1_UART_Init+0x8c>)
 8005242:	220c      	movs	r2, #12
 8005244:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8005246:	4b18      	ldr	r3, [pc, #96]	@ (80052a8 <MX_LPUART1_UART_Init+0x8c>)
 8005248:	2200      	movs	r2, #0
 800524a:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800524c:	4b16      	ldr	r3, [pc, #88]	@ (80052a8 <MX_LPUART1_UART_Init+0x8c>)
 800524e:	2200      	movs	r2, #0
 8005250:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8005252:	4b15      	ldr	r3, [pc, #84]	@ (80052a8 <MX_LPUART1_UART_Init+0x8c>)
 8005254:	2200      	movs	r2, #0
 8005256:	625a      	str	r2, [r3, #36]	@ 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8005258:	4b13      	ldr	r3, [pc, #76]	@ (80052a8 <MX_LPUART1_UART_Init+0x8c>)
 800525a:	2200      	movs	r2, #0
 800525c:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 800525e:	4812      	ldr	r0, [pc, #72]	@ (80052a8 <MX_LPUART1_UART_Init+0x8c>)
 8005260:	f007 fc1a 	bl	800ca98 <HAL_UART_Init>
 8005264:	4603      	mov	r3, r0
 8005266:	2b00      	cmp	r3, #0
 8005268:	d001      	beq.n	800526e <MX_LPUART1_UART_Init+0x52>
  {
    Error_Handler();
 800526a:	f7fe f8b9 	bl	80033e0 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800526e:	2100      	movs	r1, #0
 8005270:	480d      	ldr	r0, [pc, #52]	@ (80052a8 <MX_LPUART1_UART_Init+0x8c>)
 8005272:	f009 f9e2 	bl	800e63a <HAL_UARTEx_SetTxFifoThreshold>
 8005276:	4603      	mov	r3, r0
 8005278:	2b00      	cmp	r3, #0
 800527a:	d001      	beq.n	8005280 <MX_LPUART1_UART_Init+0x64>
  {
    Error_Handler();
 800527c:	f7fe f8b0 	bl	80033e0 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8005280:	2100      	movs	r1, #0
 8005282:	4809      	ldr	r0, [pc, #36]	@ (80052a8 <MX_LPUART1_UART_Init+0x8c>)
 8005284:	f009 fa17 	bl	800e6b6 <HAL_UARTEx_SetRxFifoThreshold>
 8005288:	4603      	mov	r3, r0
 800528a:	2b00      	cmp	r3, #0
 800528c:	d001      	beq.n	8005292 <MX_LPUART1_UART_Init+0x76>
  {
    Error_Handler();
 800528e:	f7fe f8a7 	bl	80033e0 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 8005292:	4805      	ldr	r0, [pc, #20]	@ (80052a8 <MX_LPUART1_UART_Init+0x8c>)
 8005294:	f009 f998 	bl	800e5c8 <HAL_UARTEx_DisableFifoMode>
 8005298:	4603      	mov	r3, r0
 800529a:	2b00      	cmp	r3, #0
 800529c:	d001      	beq.n	80052a2 <MX_LPUART1_UART_Init+0x86>
  {
    Error_Handler();
 800529e:	f7fe f89f 	bl	80033e0 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 80052a2:	bf00      	nop
 80052a4:	bd80      	pop	{r7, pc}
 80052a6:	bf00      	nop
 80052a8:	20001750 	.word	0x20001750
 80052ac:	40008000 	.word	0x40008000

080052b0 <MX_USART1_UART_Init>:
/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 80052b0:	b580      	push	{r7, lr}
 80052b2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80052b4:	4b22      	ldr	r3, [pc, #136]	@ (8005340 <MX_USART1_UART_Init+0x90>)
 80052b6:	4a23      	ldr	r2, [pc, #140]	@ (8005344 <MX_USART1_UART_Init+0x94>)
 80052b8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80052ba:	4b21      	ldr	r3, [pc, #132]	@ (8005340 <MX_USART1_UART_Init+0x90>)
 80052bc:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80052c0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80052c2:	4b1f      	ldr	r3, [pc, #124]	@ (8005340 <MX_USART1_UART_Init+0x90>)
 80052c4:	2200      	movs	r2, #0
 80052c6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80052c8:	4b1d      	ldr	r3, [pc, #116]	@ (8005340 <MX_USART1_UART_Init+0x90>)
 80052ca:	2200      	movs	r2, #0
 80052cc:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80052ce:	4b1c      	ldr	r3, [pc, #112]	@ (8005340 <MX_USART1_UART_Init+0x90>)
 80052d0:	2200      	movs	r2, #0
 80052d2:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80052d4:	4b1a      	ldr	r3, [pc, #104]	@ (8005340 <MX_USART1_UART_Init+0x90>)
 80052d6:	220c      	movs	r2, #12
 80052d8:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80052da:	4b19      	ldr	r3, [pc, #100]	@ (8005340 <MX_USART1_UART_Init+0x90>)
 80052dc:	2200      	movs	r2, #0
 80052de:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80052e0:	4b17      	ldr	r3, [pc, #92]	@ (8005340 <MX_USART1_UART_Init+0x90>)
 80052e2:	2200      	movs	r2, #0
 80052e4:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80052e6:	4b16      	ldr	r3, [pc, #88]	@ (8005340 <MX_USART1_UART_Init+0x90>)
 80052e8:	2200      	movs	r2, #0
 80052ea:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80052ec:	4b14      	ldr	r3, [pc, #80]	@ (8005340 <MX_USART1_UART_Init+0x90>)
 80052ee:	2200      	movs	r2, #0
 80052f0:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80052f2:	4b13      	ldr	r3, [pc, #76]	@ (8005340 <MX_USART1_UART_Init+0x90>)
 80052f4:	2200      	movs	r2, #0
 80052f6:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80052f8:	4811      	ldr	r0, [pc, #68]	@ (8005340 <MX_USART1_UART_Init+0x90>)
 80052fa:	f007 fbcd 	bl	800ca98 <HAL_UART_Init>
 80052fe:	4603      	mov	r3, r0
 8005300:	2b00      	cmp	r3, #0
 8005302:	d001      	beq.n	8005308 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8005304:	f7fe f86c 	bl	80033e0 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8005308:	2100      	movs	r1, #0
 800530a:	480d      	ldr	r0, [pc, #52]	@ (8005340 <MX_USART1_UART_Init+0x90>)
 800530c:	f009 f995 	bl	800e63a <HAL_UARTEx_SetTxFifoThreshold>
 8005310:	4603      	mov	r3, r0
 8005312:	2b00      	cmp	r3, #0
 8005314:	d001      	beq.n	800531a <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8005316:	f7fe f863 	bl	80033e0 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800531a:	2100      	movs	r1, #0
 800531c:	4808      	ldr	r0, [pc, #32]	@ (8005340 <MX_USART1_UART_Init+0x90>)
 800531e:	f009 f9ca 	bl	800e6b6 <HAL_UARTEx_SetRxFifoThreshold>
 8005322:	4603      	mov	r3, r0
 8005324:	2b00      	cmp	r3, #0
 8005326:	d001      	beq.n	800532c <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8005328:	f7fe f85a 	bl	80033e0 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 800532c:	4804      	ldr	r0, [pc, #16]	@ (8005340 <MX_USART1_UART_Init+0x90>)
 800532e:	f009 f94b 	bl	800e5c8 <HAL_UARTEx_DisableFifoMode>
 8005332:	4603      	mov	r3, r0
 8005334:	2b00      	cmp	r3, #0
 8005336:	d001      	beq.n	800533c <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8005338:	f7fe f852 	bl	80033e0 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800533c:	bf00      	nop
 800533e:	bd80      	pop	{r7, pc}
 8005340:	200017e4 	.word	0x200017e4
 8005344:	40013800 	.word	0x40013800

08005348 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8005348:	b580      	push	{r7, lr}
 800534a:	b09e      	sub	sp, #120	@ 0x78
 800534c:	af00      	add	r7, sp, #0
 800534e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005350:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8005354:	2200      	movs	r2, #0
 8005356:	601a      	str	r2, [r3, #0]
 8005358:	605a      	str	r2, [r3, #4]
 800535a:	609a      	str	r2, [r3, #8]
 800535c:	60da      	str	r2, [r3, #12]
 800535e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8005360:	f107 0320 	add.w	r3, r7, #32
 8005364:	2244      	movs	r2, #68	@ 0x44
 8005366:	2100      	movs	r1, #0
 8005368:	4618      	mov	r0, r3
 800536a:	f00f fd8e 	bl	8014e8a <memset>
  if(uartHandle->Instance==LPUART1)
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	681b      	ldr	r3, [r3, #0]
 8005372:	4a92      	ldr	r2, [pc, #584]	@ (80055bc <HAL_UART_MspInit+0x274>)
 8005374:	4293      	cmp	r3, r2
 8005376:	f040 80b0 	bne.w	80054da <HAL_UART_MspInit+0x192>

  /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 800537a:	2320      	movs	r3, #32
 800537c:	623b      	str	r3, [r7, #32]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 800537e:	2300      	movs	r3, #0
 8005380:	637b      	str	r3, [r7, #52]	@ 0x34
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8005382:	f107 0320 	add.w	r3, r7, #32
 8005386:	4618      	mov	r0, r3
 8005388:	f004 fe20 	bl	8009fcc <HAL_RCCEx_PeriphCLKConfig>
 800538c:	4603      	mov	r3, r0
 800538e:	2b00      	cmp	r3, #0
 8005390:	d001      	beq.n	8005396 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8005392:	f7fe f825 	bl	80033e0 <Error_Handler>
    }

    /* LPUART1 clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8005396:	4b8a      	ldr	r3, [pc, #552]	@ (80055c0 <HAL_UART_MspInit+0x278>)
 8005398:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800539a:	4a89      	ldr	r2, [pc, #548]	@ (80055c0 <HAL_UART_MspInit+0x278>)
 800539c:	f043 0301 	orr.w	r3, r3, #1
 80053a0:	65d3      	str	r3, [r2, #92]	@ 0x5c
 80053a2:	4b87      	ldr	r3, [pc, #540]	@ (80055c0 <HAL_UART_MspInit+0x278>)
 80053a4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80053a6:	f003 0301 	and.w	r3, r3, #1
 80053aa:	61fb      	str	r3, [r7, #28]
 80053ac:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80053ae:	4b84      	ldr	r3, [pc, #528]	@ (80055c0 <HAL_UART_MspInit+0x278>)
 80053b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80053b2:	4a83      	ldr	r2, [pc, #524]	@ (80055c0 <HAL_UART_MspInit+0x278>)
 80053b4:	f043 0301 	orr.w	r3, r3, #1
 80053b8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80053ba:	4b81      	ldr	r3, [pc, #516]	@ (80055c0 <HAL_UART_MspInit+0x278>)
 80053bc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80053be:	f003 0301 	and.w	r3, r3, #1
 80053c2:	61bb      	str	r3, [r7, #24]
 80053c4:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80053c6:	4b7e      	ldr	r3, [pc, #504]	@ (80055c0 <HAL_UART_MspInit+0x278>)
 80053c8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80053ca:	4a7d      	ldr	r2, [pc, #500]	@ (80055c0 <HAL_UART_MspInit+0x278>)
 80053cc:	f043 0302 	orr.w	r3, r3, #2
 80053d0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80053d2:	4b7b      	ldr	r3, [pc, #492]	@ (80055c0 <HAL_UART_MspInit+0x278>)
 80053d4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80053d6:	f003 0302 	and.w	r3, r3, #2
 80053da:	617b      	str	r3, [r7, #20]
 80053dc:	697b      	ldr	r3, [r7, #20]
    /**LPUART1 GPIO Configuration
    PA3     ------> LPUART1_RX
    PB11     ------> LPUART1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80053de:	2308      	movs	r3, #8
 80053e0:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80053e2:	2302      	movs	r3, #2
 80053e4:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80053e6:	2300      	movs	r3, #0
 80053e8:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80053ea:	2300      	movs	r3, #0
 80053ec:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF12_LPUART1;
 80053ee:	230c      	movs	r3, #12
 80053f0:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80053f2:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 80053f6:	4619      	mov	r1, r3
 80053f8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80053fc:	f002 ffce 	bl	800839c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8005400:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8005404:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005406:	2302      	movs	r3, #2
 8005408:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800540a:	2300      	movs	r3, #0
 800540c:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800540e:	2300      	movs	r3, #0
 8005410:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 8005412:	2308      	movs	r3, #8
 8005414:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005416:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 800541a:	4619      	mov	r1, r3
 800541c:	4869      	ldr	r0, [pc, #420]	@ (80055c4 <HAL_UART_MspInit+0x27c>)
 800541e:	f002 ffbd 	bl	800839c <HAL_GPIO_Init>

    /* LPUART1 DMA Init */
    /* LPUART1_RX Init */
    hdma_lpuart1_rx.Instance = DMA1_Channel3;
 8005422:	4b69      	ldr	r3, [pc, #420]	@ (80055c8 <HAL_UART_MspInit+0x280>)
 8005424:	4a69      	ldr	r2, [pc, #420]	@ (80055cc <HAL_UART_MspInit+0x284>)
 8005426:	601a      	str	r2, [r3, #0]
    hdma_lpuart1_rx.Init.Request = DMA_REQUEST_LPUART1_RX;
 8005428:	4b67      	ldr	r3, [pc, #412]	@ (80055c8 <HAL_UART_MspInit+0x280>)
 800542a:	2222      	movs	r2, #34	@ 0x22
 800542c:	605a      	str	r2, [r3, #4]
    hdma_lpuart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800542e:	4b66      	ldr	r3, [pc, #408]	@ (80055c8 <HAL_UART_MspInit+0x280>)
 8005430:	2200      	movs	r2, #0
 8005432:	609a      	str	r2, [r3, #8]
    hdma_lpuart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8005434:	4b64      	ldr	r3, [pc, #400]	@ (80055c8 <HAL_UART_MspInit+0x280>)
 8005436:	2200      	movs	r2, #0
 8005438:	60da      	str	r2, [r3, #12]
    hdma_lpuart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 800543a:	4b63      	ldr	r3, [pc, #396]	@ (80055c8 <HAL_UART_MspInit+0x280>)
 800543c:	2280      	movs	r2, #128	@ 0x80
 800543e:	611a      	str	r2, [r3, #16]
    hdma_lpuart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8005440:	4b61      	ldr	r3, [pc, #388]	@ (80055c8 <HAL_UART_MspInit+0x280>)
 8005442:	2200      	movs	r2, #0
 8005444:	615a      	str	r2, [r3, #20]
    hdma_lpuart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8005446:	4b60      	ldr	r3, [pc, #384]	@ (80055c8 <HAL_UART_MspInit+0x280>)
 8005448:	2200      	movs	r2, #0
 800544a:	619a      	str	r2, [r3, #24]
    hdma_lpuart1_rx.Init.Mode = DMA_CIRCULAR;
 800544c:	4b5e      	ldr	r3, [pc, #376]	@ (80055c8 <HAL_UART_MspInit+0x280>)
 800544e:	2220      	movs	r2, #32
 8005450:	61da      	str	r2, [r3, #28]
    hdma_lpuart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8005452:	4b5d      	ldr	r3, [pc, #372]	@ (80055c8 <HAL_UART_MspInit+0x280>)
 8005454:	2200      	movs	r2, #0
 8005456:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_lpuart1_rx) != HAL_OK)
 8005458:	485b      	ldr	r0, [pc, #364]	@ (80055c8 <HAL_UART_MspInit+0x280>)
 800545a:	f002 fc61 	bl	8007d20 <HAL_DMA_Init>
 800545e:	4603      	mov	r3, r0
 8005460:	2b00      	cmp	r3, #0
 8005462:	d001      	beq.n	8005468 <HAL_UART_MspInit+0x120>
    {
      Error_Handler();
 8005464:	f7fd ffbc 	bl	80033e0 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_lpuart1_rx);
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	4a57      	ldr	r2, [pc, #348]	@ (80055c8 <HAL_UART_MspInit+0x280>)
 800546c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 8005470:	4a55      	ldr	r2, [pc, #340]	@ (80055c8 <HAL_UART_MspInit+0x280>)
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	6293      	str	r3, [r2, #40]	@ 0x28

    /* LPUART1_TX Init */
    hdma_lpuart1_tx.Instance = DMA1_Channel4;
 8005476:	4b56      	ldr	r3, [pc, #344]	@ (80055d0 <HAL_UART_MspInit+0x288>)
 8005478:	4a56      	ldr	r2, [pc, #344]	@ (80055d4 <HAL_UART_MspInit+0x28c>)
 800547a:	601a      	str	r2, [r3, #0]
    hdma_lpuart1_tx.Init.Request = DMA_REQUEST_LPUART1_TX;
 800547c:	4b54      	ldr	r3, [pc, #336]	@ (80055d0 <HAL_UART_MspInit+0x288>)
 800547e:	2223      	movs	r2, #35	@ 0x23
 8005480:	605a      	str	r2, [r3, #4]
    hdma_lpuart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8005482:	4b53      	ldr	r3, [pc, #332]	@ (80055d0 <HAL_UART_MspInit+0x288>)
 8005484:	2210      	movs	r2, #16
 8005486:	609a      	str	r2, [r3, #8]
    hdma_lpuart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8005488:	4b51      	ldr	r3, [pc, #324]	@ (80055d0 <HAL_UART_MspInit+0x288>)
 800548a:	2200      	movs	r2, #0
 800548c:	60da      	str	r2, [r3, #12]
    hdma_lpuart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 800548e:	4b50      	ldr	r3, [pc, #320]	@ (80055d0 <HAL_UART_MspInit+0x288>)
 8005490:	2280      	movs	r2, #128	@ 0x80
 8005492:	611a      	str	r2, [r3, #16]
    hdma_lpuart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8005494:	4b4e      	ldr	r3, [pc, #312]	@ (80055d0 <HAL_UART_MspInit+0x288>)
 8005496:	2200      	movs	r2, #0
 8005498:	615a      	str	r2, [r3, #20]
    hdma_lpuart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800549a:	4b4d      	ldr	r3, [pc, #308]	@ (80055d0 <HAL_UART_MspInit+0x288>)
 800549c:	2200      	movs	r2, #0
 800549e:	619a      	str	r2, [r3, #24]
    hdma_lpuart1_tx.Init.Mode = DMA_NORMAL;
 80054a0:	4b4b      	ldr	r3, [pc, #300]	@ (80055d0 <HAL_UART_MspInit+0x288>)
 80054a2:	2200      	movs	r2, #0
 80054a4:	61da      	str	r2, [r3, #28]
    hdma_lpuart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 80054a6:	4b4a      	ldr	r3, [pc, #296]	@ (80055d0 <HAL_UART_MspInit+0x288>)
 80054a8:	2200      	movs	r2, #0
 80054aa:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_lpuart1_tx) != HAL_OK)
 80054ac:	4848      	ldr	r0, [pc, #288]	@ (80055d0 <HAL_UART_MspInit+0x288>)
 80054ae:	f002 fc37 	bl	8007d20 <HAL_DMA_Init>
 80054b2:	4603      	mov	r3, r0
 80054b4:	2b00      	cmp	r3, #0
 80054b6:	d001      	beq.n	80054bc <HAL_UART_MspInit+0x174>
    {
      Error_Handler();
 80054b8:	f7fd ff92 	bl	80033e0 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_lpuart1_tx);
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	4a44      	ldr	r2, [pc, #272]	@ (80055d0 <HAL_UART_MspInit+0x288>)
 80054c0:	67da      	str	r2, [r3, #124]	@ 0x7c
 80054c2:	4a43      	ldr	r2, [pc, #268]	@ (80055d0 <HAL_UART_MspInit+0x288>)
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	6293      	str	r3, [r2, #40]	@ 0x28

    /* LPUART1 interrupt Init */
    HAL_NVIC_SetPriority(LPUART1_IRQn, 5, 0);
 80054c8:	2200      	movs	r2, #0
 80054ca:	2105      	movs	r1, #5
 80054cc:	205b      	movs	r0, #91	@ 0x5b
 80054ce:	f002 fbff 	bl	8007cd0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LPUART1_IRQn);
 80054d2:	205b      	movs	r0, #91	@ 0x5b
 80054d4:	f002 fc16 	bl	8007d04 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 80054d8:	e06c      	b.n	80055b4 <HAL_UART_MspInit+0x26c>
  else if(uartHandle->Instance==USART1)
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	681b      	ldr	r3, [r3, #0]
 80054de:	4a3e      	ldr	r2, [pc, #248]	@ (80055d8 <HAL_UART_MspInit+0x290>)
 80054e0:	4293      	cmp	r3, r2
 80054e2:	d167      	bne.n	80055b4 <HAL_UART_MspInit+0x26c>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80054e4:	2301      	movs	r3, #1
 80054e6:	623b      	str	r3, [r7, #32]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 80054e8:	2300      	movs	r3, #0
 80054ea:	627b      	str	r3, [r7, #36]	@ 0x24
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80054ec:	f107 0320 	add.w	r3, r7, #32
 80054f0:	4618      	mov	r0, r3
 80054f2:	f004 fd6b 	bl	8009fcc <HAL_RCCEx_PeriphCLKConfig>
 80054f6:	4603      	mov	r3, r0
 80054f8:	2b00      	cmp	r3, #0
 80054fa:	d001      	beq.n	8005500 <HAL_UART_MspInit+0x1b8>
      Error_Handler();
 80054fc:	f7fd ff70 	bl	80033e0 <Error_Handler>
    __HAL_RCC_USART1_CLK_ENABLE();
 8005500:	4b2f      	ldr	r3, [pc, #188]	@ (80055c0 <HAL_UART_MspInit+0x278>)
 8005502:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005504:	4a2e      	ldr	r2, [pc, #184]	@ (80055c0 <HAL_UART_MspInit+0x278>)
 8005506:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800550a:	6613      	str	r3, [r2, #96]	@ 0x60
 800550c:	4b2c      	ldr	r3, [pc, #176]	@ (80055c0 <HAL_UART_MspInit+0x278>)
 800550e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005510:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005514:	613b      	str	r3, [r7, #16]
 8005516:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005518:	4b29      	ldr	r3, [pc, #164]	@ (80055c0 <HAL_UART_MspInit+0x278>)
 800551a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800551c:	4a28      	ldr	r2, [pc, #160]	@ (80055c0 <HAL_UART_MspInit+0x278>)
 800551e:	f043 0302 	orr.w	r3, r3, #2
 8005522:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8005524:	4b26      	ldr	r3, [pc, #152]	@ (80055c0 <HAL_UART_MspInit+0x278>)
 8005526:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005528:	f003 0302 	and.w	r3, r3, #2
 800552c:	60fb      	str	r3, [r7, #12]
 800552e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8005530:	23c0      	movs	r3, #192	@ 0xc0
 8005532:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005534:	2302      	movs	r3, #2
 8005536:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005538:	2300      	movs	r3, #0
 800553a:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800553c:	2300      	movs	r3, #0
 800553e:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8005540:	2307      	movs	r3, #7
 8005542:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005544:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8005548:	4619      	mov	r1, r3
 800554a:	481e      	ldr	r0, [pc, #120]	@ (80055c4 <HAL_UART_MspInit+0x27c>)
 800554c:	f002 ff26 	bl	800839c <HAL_GPIO_Init>
    hdma_usart1_rx.Instance = DMA1_Channel5;
 8005550:	4b22      	ldr	r3, [pc, #136]	@ (80055dc <HAL_UART_MspInit+0x294>)
 8005552:	4a23      	ldr	r2, [pc, #140]	@ (80055e0 <HAL_UART_MspInit+0x298>)
 8005554:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Request = DMA_REQUEST_USART1_RX;
 8005556:	4b21      	ldr	r3, [pc, #132]	@ (80055dc <HAL_UART_MspInit+0x294>)
 8005558:	2218      	movs	r2, #24
 800555a:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800555c:	4b1f      	ldr	r3, [pc, #124]	@ (80055dc <HAL_UART_MspInit+0x294>)
 800555e:	2200      	movs	r2, #0
 8005560:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8005562:	4b1e      	ldr	r3, [pc, #120]	@ (80055dc <HAL_UART_MspInit+0x294>)
 8005564:	2200      	movs	r2, #0
 8005566:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8005568:	4b1c      	ldr	r3, [pc, #112]	@ (80055dc <HAL_UART_MspInit+0x294>)
 800556a:	2280      	movs	r2, #128	@ 0x80
 800556c:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800556e:	4b1b      	ldr	r3, [pc, #108]	@ (80055dc <HAL_UART_MspInit+0x294>)
 8005570:	2200      	movs	r2, #0
 8005572:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8005574:	4b19      	ldr	r3, [pc, #100]	@ (80055dc <HAL_UART_MspInit+0x294>)
 8005576:	2200      	movs	r2, #0
 8005578:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 800557a:	4b18      	ldr	r3, [pc, #96]	@ (80055dc <HAL_UART_MspInit+0x294>)
 800557c:	2220      	movs	r2, #32
 800557e:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8005580:	4b16      	ldr	r3, [pc, #88]	@ (80055dc <HAL_UART_MspInit+0x294>)
 8005582:	2200      	movs	r2, #0
 8005584:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8005586:	4815      	ldr	r0, [pc, #84]	@ (80055dc <HAL_UART_MspInit+0x294>)
 8005588:	f002 fbca 	bl	8007d20 <HAL_DMA_Init>
 800558c:	4603      	mov	r3, r0
 800558e:	2b00      	cmp	r3, #0
 8005590:	d001      	beq.n	8005596 <HAL_UART_MspInit+0x24e>
      Error_Handler();
 8005592:	f7fd ff25 	bl	80033e0 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart1_rx);
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	4a10      	ldr	r2, [pc, #64]	@ (80055dc <HAL_UART_MspInit+0x294>)
 800559a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 800559e:	4a0f      	ldr	r2, [pc, #60]	@ (80055dc <HAL_UART_MspInit+0x294>)
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	6293      	str	r3, [r2, #40]	@ 0x28
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 80055a4:	2200      	movs	r2, #0
 80055a6:	2105      	movs	r1, #5
 80055a8:	2025      	movs	r0, #37	@ 0x25
 80055aa:	f002 fb91 	bl	8007cd0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80055ae:	2025      	movs	r0, #37	@ 0x25
 80055b0:	f002 fba8 	bl	8007d04 <HAL_NVIC_EnableIRQ>
}
 80055b4:	bf00      	nop
 80055b6:	3778      	adds	r7, #120	@ 0x78
 80055b8:	46bd      	mov	sp, r7
 80055ba:	bd80      	pop	{r7, pc}
 80055bc:	40008000 	.word	0x40008000
 80055c0:	40021000 	.word	0x40021000
 80055c4:	48000400 	.word	0x48000400
 80055c8:	20001878 	.word	0x20001878
 80055cc:	40020030 	.word	0x40020030
 80055d0:	200018d8 	.word	0x200018d8
 80055d4:	40020044 	.word	0x40020044
 80055d8:	40013800 	.word	0x40013800
 80055dc:	20001938 	.word	0x20001938
 80055e0:	40020058 	.word	0x40020058

080055e4 <HAL_UART_RxCpltCallback>:
  /* USER CODE END USART1_MspDeInit 1 */
  }
}

/* USER CODE BEGIN 1 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 80055e4:	b580      	push	{r7, lr}
 80055e6:	b084      	sub	sp, #16
 80055e8:	af00      	add	r7, sp, #0
 80055ea:	6078      	str	r0, [r7, #4]
	if(huart->Instance==USART1){
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	681b      	ldr	r3, [r3, #0]
 80055f0:	4a1f      	ldr	r2, [pc, #124]	@ (8005670 <HAL_UART_RxCpltCallback+0x8c>)
 80055f2:	4293      	cmp	r3, r2
 80055f4:	d114      	bne.n	8005620 <HAL_UART_RxCpltCallback+0x3c>

		received_flag=1;
 80055f6:	4b1f      	ldr	r3, [pc, #124]	@ (8005674 <HAL_UART_RxCpltCallback+0x90>)
 80055f8:	2201      	movs	r2, #1
 80055fa:	601a      	str	r2, [r3, #0]
		memcpy((uint8_t*)GNSSData.uartWorkingBuffer,(uint8_t *) workingbuffer,100);
 80055fc:	2264      	movs	r2, #100	@ 0x64
 80055fe:	491e      	ldr	r1, [pc, #120]	@ (8005678 <HAL_UART_RxCpltCallback+0x94>)
 8005600:	481e      	ldr	r0, [pc, #120]	@ (800567c <HAL_UART_RxCpltCallback+0x98>)
 8005602:	f00f fd20 	bl	8015046 <memcpy>
		HAL_UART_Receive_DMA(&hlpuart1, (uint8_t *)workingbuffer, 100);
 8005606:	2264      	movs	r2, #100	@ 0x64
 8005608:	491b      	ldr	r1, [pc, #108]	@ (8005678 <HAL_UART_RxCpltCallback+0x94>)
 800560a:	481d      	ldr	r0, [pc, #116]	@ (8005680 <HAL_UART_RxCpltCallback+0x9c>)
 800560c:	f007 fba2 	bl	800cd54 <HAL_UART_Receive_DMA>
		__HAL_DMA_DISABLE_IT(&hdma_usart1_rx, DMA_IT_HT);
 8005610:	4b1c      	ldr	r3, [pc, #112]	@ (8005684 <HAL_UART_RxCpltCallback+0xa0>)
 8005612:	681b      	ldr	r3, [r3, #0]
 8005614:	681a      	ldr	r2, [r3, #0]
 8005616:	4b1b      	ldr	r3, [pc, #108]	@ (8005684 <HAL_UART_RxCpltCallback+0xa0>)
 8005618:	681b      	ldr	r3, [r3, #0]
 800561a:	f022 0204 	bic.w	r2, r2, #4
 800561e:	601a      	str	r2, [r3, #0]

	}
	if(huart->Instance==LPUART1){
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	681b      	ldr	r3, [r3, #0]
 8005624:	4a18      	ldr	r2, [pc, #96]	@ (8005688 <HAL_UART_RxCpltCallback+0xa4>)
 8005626:	4293      	cmp	r3, r2
 8005628:	d11e      	bne.n	8005668 <HAL_UART_RxCpltCallback+0x84>
        for (int i = DMA_CHUNK_SIZE / 2; i < DMA_CHUNK_SIZE; i++) {
 800562a:	2340      	movs	r3, #64	@ 0x40
 800562c:	60fb      	str	r3, [r7, #12]
 800562e:	e018      	b.n	8005662 <HAL_UART_RxCpltCallback+0x7e>
            circular_buffer[write_index] = dma_rx_buffer[i];
 8005630:	4b16      	ldr	r3, [pc, #88]	@ (800568c <HAL_UART_RxCpltCallback+0xa8>)
 8005632:	881b      	ldrh	r3, [r3, #0]
 8005634:	b29b      	uxth	r3, r3
 8005636:	4619      	mov	r1, r3
 8005638:	4a15      	ldr	r2, [pc, #84]	@ (8005690 <HAL_UART_RxCpltCallback+0xac>)
 800563a:	68fb      	ldr	r3, [r7, #12]
 800563c:	4413      	add	r3, r2
 800563e:	781a      	ldrb	r2, [r3, #0]
 8005640:	4b14      	ldr	r3, [pc, #80]	@ (8005694 <HAL_UART_RxCpltCallback+0xb0>)
 8005642:	545a      	strb	r2, [r3, r1]
            write_index = (write_index + 1) % CIRC_BUF_SIZE;
 8005644:	4b11      	ldr	r3, [pc, #68]	@ (800568c <HAL_UART_RxCpltCallback+0xa8>)
 8005646:	881b      	ldrh	r3, [r3, #0]
 8005648:	b29b      	uxth	r3, r3
 800564a:	3301      	adds	r3, #1
 800564c:	425a      	negs	r2, r3
 800564e:	b2db      	uxtb	r3, r3
 8005650:	b2d2      	uxtb	r2, r2
 8005652:	bf58      	it	pl
 8005654:	4253      	negpl	r3, r2
 8005656:	b29a      	uxth	r2, r3
 8005658:	4b0c      	ldr	r3, [pc, #48]	@ (800568c <HAL_UART_RxCpltCallback+0xa8>)
 800565a:	801a      	strh	r2, [r3, #0]
        for (int i = DMA_CHUNK_SIZE / 2; i < DMA_CHUNK_SIZE; i++) {
 800565c:	68fb      	ldr	r3, [r7, #12]
 800565e:	3301      	adds	r3, #1
 8005660:	60fb      	str	r3, [r7, #12]
 8005662:	68fb      	ldr	r3, [r7, #12]
 8005664:	2b7f      	cmp	r3, #127	@ 0x7f
 8005666:	dde3      	ble.n	8005630 <HAL_UART_RxCpltCallback+0x4c>
        }
	}


}
 8005668:	bf00      	nop
 800566a:	3710      	adds	r7, #16
 800566c:	46bd      	mov	sp, r7
 800566e:	bd80      	pop	{r7, pc}
 8005670:	40013800 	.word	0x40013800
 8005674:	20000eb4 	.word	0x20000eb4
 8005678:	200004cc 	.word	0x200004cc
 800567c:	20000c7c 	.word	0x20000c7c
 8005680:	20001750 	.word	0x20001750
 8005684:	20001938 	.word	0x20001938
 8005688:	40008000 	.word	0x40008000
 800568c:	2000174c 	.word	0x2000174c
 8005690:	200015cc 	.word	0x200015cc
 8005694:	2000164c 	.word	0x2000164c

08005698 <HAL_UART_RxHalfCpltCallback>:

void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8005698:	b480      	push	{r7}
 800569a:	b085      	sub	sp, #20
 800569c:	af00      	add	r7, sp, #0
 800569e:	6078      	str	r0, [r7, #4]
    if (huart->Instance == LPUART1)
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	4a13      	ldr	r2, [pc, #76]	@ (80056f4 <HAL_UART_RxHalfCpltCallback+0x5c>)
 80056a6:	4293      	cmp	r3, r2
 80056a8:	d11e      	bne.n	80056e8 <HAL_UART_RxHalfCpltCallback+0x50>
    {
        // Copier les 1ers 64 octets
        for (int i = 0; i < DMA_CHUNK_SIZE / 2; i++) {
 80056aa:	2300      	movs	r3, #0
 80056ac:	60fb      	str	r3, [r7, #12]
 80056ae:	e018      	b.n	80056e2 <HAL_UART_RxHalfCpltCallback+0x4a>
            circular_buffer[write_index] = dma_rx_buffer[i];
 80056b0:	4b11      	ldr	r3, [pc, #68]	@ (80056f8 <HAL_UART_RxHalfCpltCallback+0x60>)
 80056b2:	881b      	ldrh	r3, [r3, #0]
 80056b4:	b29b      	uxth	r3, r3
 80056b6:	4619      	mov	r1, r3
 80056b8:	4a10      	ldr	r2, [pc, #64]	@ (80056fc <HAL_UART_RxHalfCpltCallback+0x64>)
 80056ba:	68fb      	ldr	r3, [r7, #12]
 80056bc:	4413      	add	r3, r2
 80056be:	781a      	ldrb	r2, [r3, #0]
 80056c0:	4b0f      	ldr	r3, [pc, #60]	@ (8005700 <HAL_UART_RxHalfCpltCallback+0x68>)
 80056c2:	545a      	strb	r2, [r3, r1]
            write_index = (write_index + 1) % CIRC_BUF_SIZE;
 80056c4:	4b0c      	ldr	r3, [pc, #48]	@ (80056f8 <HAL_UART_RxHalfCpltCallback+0x60>)
 80056c6:	881b      	ldrh	r3, [r3, #0]
 80056c8:	b29b      	uxth	r3, r3
 80056ca:	3301      	adds	r3, #1
 80056cc:	425a      	negs	r2, r3
 80056ce:	b2db      	uxtb	r3, r3
 80056d0:	b2d2      	uxtb	r2, r2
 80056d2:	bf58      	it	pl
 80056d4:	4253      	negpl	r3, r2
 80056d6:	b29a      	uxth	r2, r3
 80056d8:	4b07      	ldr	r3, [pc, #28]	@ (80056f8 <HAL_UART_RxHalfCpltCallback+0x60>)
 80056da:	801a      	strh	r2, [r3, #0]
        for (int i = 0; i < DMA_CHUNK_SIZE / 2; i++) {
 80056dc:	68fb      	ldr	r3, [r7, #12]
 80056de:	3301      	adds	r3, #1
 80056e0:	60fb      	str	r3, [r7, #12]
 80056e2:	68fb      	ldr	r3, [r7, #12]
 80056e4:	2b3f      	cmp	r3, #63	@ 0x3f
 80056e6:	dde3      	ble.n	80056b0 <HAL_UART_RxHalfCpltCallback+0x18>
        }
    }
}
 80056e8:	bf00      	nop
 80056ea:	3714      	adds	r7, #20
 80056ec:	46bd      	mov	sp, r7
 80056ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056f2:	4770      	bx	lr
 80056f4:	40008000 	.word	0x40008000
 80056f8:	2000174c 	.word	0x2000174c
 80056fc:	200015cc 	.word	0x200015cc
 8005700:	2000164c 	.word	0x2000164c

08005704 <HAL_UART_TxCpltCallback>:


void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005704:	b580      	push	{r7, lr}
 8005706:	b082      	sub	sp, #8
 8005708:	af00      	add	r7, sp, #0
 800570a:	6078      	str	r0, [r7, #4]
    if (huart->Instance == LPUART1)
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	681b      	ldr	r3, [r3, #0]
 8005710:	4a05      	ldr	r2, [pc, #20]	@ (8005728 <HAL_UART_TxCpltCallback+0x24>)
 8005712:	4293      	cmp	r3, r2
 8005714:	d104      	bne.n	8005720 <HAL_UART_TxCpltCallback+0x1c>
    {
        osSemaphoreRelease(uartTxDoneHandle);
 8005716:	4b05      	ldr	r3, [pc, #20]	@ (800572c <HAL_UART_TxCpltCallback+0x28>)
 8005718:	681b      	ldr	r3, [r3, #0]
 800571a:	4618      	mov	r0, r3
 800571c:	f00c f830 	bl	8011780 <osSemaphoreRelease>
    }
}
 8005720:	bf00      	nop
 8005722:	3708      	adds	r7, #8
 8005724:	46bd      	mov	sp, r7
 8005726:	bd80      	pop	{r7, pc}
 8005728:	40008000 	.word	0x40008000
 800572c:	20000360 	.word	0x20000360

08005730 <SPI_Timer_On>:
BYTE CardType;			/* Card type flags */

uint32_t spiTimerTickStart;
uint32_t spiTimerTickDelay;

void SPI_Timer_On(uint32_t waitTicks) {
 8005730:	b580      	push	{r7, lr}
 8005732:	b082      	sub	sp, #8
 8005734:	af00      	add	r7, sp, #0
 8005736:	6078      	str	r0, [r7, #4]
    spiTimerTickStart = HAL_GetTick();
 8005738:	f000 fd2e 	bl	8006198 <HAL_GetTick>
 800573c:	4603      	mov	r3, r0
 800573e:	4a04      	ldr	r2, [pc, #16]	@ (8005750 <SPI_Timer_On+0x20>)
 8005740:	6013      	str	r3, [r2, #0]
    spiTimerTickDelay = waitTicks;
 8005742:	4a04      	ldr	r2, [pc, #16]	@ (8005754 <SPI_Timer_On+0x24>)
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	6013      	str	r3, [r2, #0]
}
 8005748:	bf00      	nop
 800574a:	3708      	adds	r7, #8
 800574c:	46bd      	mov	sp, r7
 800574e:	bd80      	pop	{r7, pc}
 8005750:	2000199c 	.word	0x2000199c
 8005754:	200019a0 	.word	0x200019a0

08005758 <SPI_Timer_Status>:

uint8_t SPI_Timer_Status() {
 8005758:	b580      	push	{r7, lr}
 800575a:	af00      	add	r7, sp, #0
    return ((HAL_GetTick() - spiTimerTickStart) < spiTimerTickDelay);
 800575c:	f000 fd1c 	bl	8006198 <HAL_GetTick>
 8005760:	4602      	mov	r2, r0
 8005762:	4b06      	ldr	r3, [pc, #24]	@ (800577c <SPI_Timer_Status+0x24>)
 8005764:	681b      	ldr	r3, [r3, #0]
 8005766:	1ad2      	subs	r2, r2, r3
 8005768:	4b05      	ldr	r3, [pc, #20]	@ (8005780 <SPI_Timer_Status+0x28>)
 800576a:	681b      	ldr	r3, [r3, #0]
 800576c:	429a      	cmp	r2, r3
 800576e:	bf34      	ite	cc
 8005770:	2301      	movcc	r3, #1
 8005772:	2300      	movcs	r3, #0
 8005774:	b2db      	uxtb	r3, r3
}
 8005776:	4618      	mov	r0, r3
 8005778:	bd80      	pop	{r7, pc}
 800577a:	bf00      	nop
 800577c:	2000199c 	.word	0x2000199c
 8005780:	200019a0 	.word	0x200019a0

08005784 <xchg_spi>:
/* Exchange a byte */
static
BYTE xchg_spi (
	BYTE dat	/* Data to send */
)
{
 8005784:	b580      	push	{r7, lr}
 8005786:	b086      	sub	sp, #24
 8005788:	af02      	add	r7, sp, #8
 800578a:	4603      	mov	r3, r0
 800578c:	71fb      	strb	r3, [r7, #7]
	BYTE rxDat;
    HAL_SPI_TransmitReceive(&SD_SPI_HANDLE, &dat, &rxDat, 1, 50);
 800578e:	f107 020f 	add.w	r2, r7, #15
 8005792:	1df9      	adds	r1, r7, #7
 8005794:	2332      	movs	r3, #50	@ 0x32
 8005796:	9300      	str	r3, [sp, #0]
 8005798:	2301      	movs	r3, #1
 800579a:	4804      	ldr	r0, [pc, #16]	@ (80057ac <xchg_spi+0x28>)
 800579c:	f004 feb1 	bl	800a502 <HAL_SPI_TransmitReceive>
    return rxDat;
 80057a0:	7bfb      	ldrb	r3, [r7, #15]
}
 80057a2:	4618      	mov	r0, r3
 80057a4:	3710      	adds	r7, #16
 80057a6:	46bd      	mov	sp, r7
 80057a8:	bd80      	pop	{r7, pc}
 80057aa:	bf00      	nop
 80057ac:	20000ebc 	.word	0x20000ebc

080057b0 <rcvr_spi_multi>:
static
void rcvr_spi_multi (
	BYTE *buff,		/* Pointer to data buffer */
	UINT btr		/* Number of bytes to receive (even number) */
)
{
 80057b0:	b590      	push	{r4, r7, lr}
 80057b2:	b085      	sub	sp, #20
 80057b4:	af00      	add	r7, sp, #0
 80057b6:	6078      	str	r0, [r7, #4]
 80057b8:	6039      	str	r1, [r7, #0]
	for(UINT i=0; i<btr; i++) {
 80057ba:	2300      	movs	r3, #0
 80057bc:	60fb      	str	r3, [r7, #12]
 80057be:	e00a      	b.n	80057d6 <rcvr_spi_multi+0x26>
		*(buff+i) = xchg_spi(0xFF);
 80057c0:	687a      	ldr	r2, [r7, #4]
 80057c2:	68fb      	ldr	r3, [r7, #12]
 80057c4:	18d4      	adds	r4, r2, r3
 80057c6:	20ff      	movs	r0, #255	@ 0xff
 80057c8:	f7ff ffdc 	bl	8005784 <xchg_spi>
 80057cc:	4603      	mov	r3, r0
 80057ce:	7023      	strb	r3, [r4, #0]
	for(UINT i=0; i<btr; i++) {
 80057d0:	68fb      	ldr	r3, [r7, #12]
 80057d2:	3301      	adds	r3, #1
 80057d4:	60fb      	str	r3, [r7, #12]
 80057d6:	68fa      	ldr	r2, [r7, #12]
 80057d8:	683b      	ldr	r3, [r7, #0]
 80057da:	429a      	cmp	r2, r3
 80057dc:	d3f0      	bcc.n	80057c0 <rcvr_spi_multi+0x10>
	}
}
 80057de:	bf00      	nop
 80057e0:	bf00      	nop
 80057e2:	3714      	adds	r7, #20
 80057e4:	46bd      	mov	sp, r7
 80057e6:	bd90      	pop	{r4, r7, pc}

080057e8 <xmit_spi_multi>:
static
void xmit_spi_multi (
	const BYTE *buff,	/* Pointer to the data */
	UINT btx			/* Number of bytes to send (even number) */
)
{
 80057e8:	b580      	push	{r7, lr}
 80057ea:	b084      	sub	sp, #16
 80057ec:	af00      	add	r7, sp, #0
 80057ee:	6078      	str	r0, [r7, #4]
 80057f0:	6039      	str	r1, [r7, #0]
	for(UINT i=0; i<btx; i++) {
 80057f2:	2300      	movs	r3, #0
 80057f4:	60fb      	str	r3, [r7, #12]
 80057f6:	e009      	b.n	800580c <xmit_spi_multi+0x24>
		xchg_spi(*(buff+i));
 80057f8:	687a      	ldr	r2, [r7, #4]
 80057fa:	68fb      	ldr	r3, [r7, #12]
 80057fc:	4413      	add	r3, r2
 80057fe:	781b      	ldrb	r3, [r3, #0]
 8005800:	4618      	mov	r0, r3
 8005802:	f7ff ffbf 	bl	8005784 <xchg_spi>
	for(UINT i=0; i<btx; i++) {
 8005806:	68fb      	ldr	r3, [r7, #12]
 8005808:	3301      	adds	r3, #1
 800580a:	60fb      	str	r3, [r7, #12]
 800580c:	68fa      	ldr	r2, [r7, #12]
 800580e:	683b      	ldr	r3, [r7, #0]
 8005810:	429a      	cmp	r2, r3
 8005812:	d3f1      	bcc.n	80057f8 <xmit_spi_multi+0x10>
	}
}
 8005814:	bf00      	nop
 8005816:	bf00      	nop
 8005818:	3710      	adds	r7, #16
 800581a:	46bd      	mov	sp, r7
 800581c:	bd80      	pop	{r7, pc}

0800581e <wait_ready>:

static
int wait_ready (	/* 1:Ready, 0:Timeout */
	UINT wt			/* Timeout [ms] */
)
{
 800581e:	b580      	push	{r7, lr}
 8005820:	b086      	sub	sp, #24
 8005822:	af00      	add	r7, sp, #0
 8005824:	6078      	str	r0, [r7, #4]
	//wait_ready needs its own timer, unfortunately, so it can't use the
	//spi_timer functions
	uint32_t waitSpiTimerTickStart;
	uint32_t waitSpiTimerTickDelay;

	waitSpiTimerTickStart = HAL_GetTick();
 8005826:	f000 fcb7 	bl	8006198 <HAL_GetTick>
 800582a:	6178      	str	r0, [r7, #20]
	waitSpiTimerTickDelay = (uint32_t)wt;
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	613b      	str	r3, [r7, #16]
	do {
		d = xchg_spi(0xFF);
 8005830:	20ff      	movs	r0, #255	@ 0xff
 8005832:	f7ff ffa7 	bl	8005784 <xchg_spi>
 8005836:	4603      	mov	r3, r0
 8005838:	73fb      	strb	r3, [r7, #15]
		/* This loop takes a time. Insert rot_rdq() here for multitask envilonment. */
	} while (d != 0xFF && ((HAL_GetTick() - waitSpiTimerTickStart) < waitSpiTimerTickDelay));	/* Wait for card goes ready or timeout */
 800583a:	7bfb      	ldrb	r3, [r7, #15]
 800583c:	2bff      	cmp	r3, #255	@ 0xff
 800583e:	d007      	beq.n	8005850 <wait_ready+0x32>
 8005840:	f000 fcaa 	bl	8006198 <HAL_GetTick>
 8005844:	4602      	mov	r2, r0
 8005846:	697b      	ldr	r3, [r7, #20]
 8005848:	1ad3      	subs	r3, r2, r3
 800584a:	693a      	ldr	r2, [r7, #16]
 800584c:	429a      	cmp	r2, r3
 800584e:	d8ef      	bhi.n	8005830 <wait_ready+0x12>

	return (d == 0xFF) ? 1 : 0;
 8005850:	7bfb      	ldrb	r3, [r7, #15]
 8005852:	2bff      	cmp	r3, #255	@ 0xff
 8005854:	bf0c      	ite	eq
 8005856:	2301      	moveq	r3, #1
 8005858:	2300      	movne	r3, #0
 800585a:	b2db      	uxtb	r3, r3
}
 800585c:	4618      	mov	r0, r3
 800585e:	3718      	adds	r7, #24
 8005860:	46bd      	mov	sp, r7
 8005862:	bd80      	pop	{r7, pc}

08005864 <despiselect>:
/* Despiselect card and release SPI                                         */
/*-----------------------------------------------------------------------*/

static
void despiselect (void)
{
 8005864:	b580      	push	{r7, lr}
 8005866:	af00      	add	r7, sp, #0
	CS_HIGH();		/* Set CS# high */
 8005868:	2201      	movs	r2, #1
 800586a:	2110      	movs	r1, #16
 800586c:	4803      	ldr	r0, [pc, #12]	@ (800587c <despiselect+0x18>)
 800586e:	f002 ff2f 	bl	80086d0 <HAL_GPIO_WritePin>
	xchg_spi(0xFF);	/* Dummy clock (force DO hi-z for multiple slave SPI) */
 8005872:	20ff      	movs	r0, #255	@ 0xff
 8005874:	f7ff ff86 	bl	8005784 <xchg_spi>

}
 8005878:	bf00      	nop
 800587a:	bd80      	pop	{r7, pc}
 800587c:	48000800 	.word	0x48000800

08005880 <spiselect>:
/* Select card and wait for ready                                        */
/*-----------------------------------------------------------------------*/

static
int spiselect (void)	/* 1:OK, 0:Timeout */
{
 8005880:	b580      	push	{r7, lr}
 8005882:	af00      	add	r7, sp, #0
	CS_LOW();		/* Set CS# low */
 8005884:	2200      	movs	r2, #0
 8005886:	2110      	movs	r1, #16
 8005888:	4809      	ldr	r0, [pc, #36]	@ (80058b0 <spiselect+0x30>)
 800588a:	f002 ff21 	bl	80086d0 <HAL_GPIO_WritePin>
	xchg_spi(0xFF);	/* Dummy clock (force DO enabled) */
 800588e:	20ff      	movs	r0, #255	@ 0xff
 8005890:	f7ff ff78 	bl	8005784 <xchg_spi>
	if (wait_ready(500)) return 1;	/* Wait for card ready */
 8005894:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8005898:	f7ff ffc1 	bl	800581e <wait_ready>
 800589c:	4603      	mov	r3, r0
 800589e:	2b00      	cmp	r3, #0
 80058a0:	d001      	beq.n	80058a6 <spiselect+0x26>
 80058a2:	2301      	movs	r3, #1
 80058a4:	e002      	b.n	80058ac <spiselect+0x2c>

	despiselect();
 80058a6:	f7ff ffdd 	bl	8005864 <despiselect>
	return 0;	/* Timeout */
 80058aa:	2300      	movs	r3, #0
}
 80058ac:	4618      	mov	r0, r3
 80058ae:	bd80      	pop	{r7, pc}
 80058b0:	48000800 	.word	0x48000800

080058b4 <rcvr_datablock>:
static
int rcvr_datablock (	/* 1:OK, 0:Error */
	BYTE *buff,			/* Data buffer */
	UINT btr			/* Data block length (byte) */
)
{
 80058b4:	b580      	push	{r7, lr}
 80058b6:	b084      	sub	sp, #16
 80058b8:	af00      	add	r7, sp, #0
 80058ba:	6078      	str	r0, [r7, #4]
 80058bc:	6039      	str	r1, [r7, #0]
	BYTE token;


	SPI_Timer_On(200);
 80058be:	20c8      	movs	r0, #200	@ 0xc8
 80058c0:	f7ff ff36 	bl	8005730 <SPI_Timer_On>
	do {							/* Wait for DataStart token in timeout of 200ms */
		token = xchg_spi(0xFF);
 80058c4:	20ff      	movs	r0, #255	@ 0xff
 80058c6:	f7ff ff5d 	bl	8005784 <xchg_spi>
 80058ca:	4603      	mov	r3, r0
 80058cc:	73fb      	strb	r3, [r7, #15]
		/* This loop will take a time. Insert rot_rdq() here for multitask envilonment. */
	} while ((token == 0xFF) && SPI_Timer_Status());
 80058ce:	7bfb      	ldrb	r3, [r7, #15]
 80058d0:	2bff      	cmp	r3, #255	@ 0xff
 80058d2:	d104      	bne.n	80058de <rcvr_datablock+0x2a>
 80058d4:	f7ff ff40 	bl	8005758 <SPI_Timer_Status>
 80058d8:	4603      	mov	r3, r0
 80058da:	2b00      	cmp	r3, #0
 80058dc:	d1f2      	bne.n	80058c4 <rcvr_datablock+0x10>
	if(token != 0xFE) return 0;		/* Function fails if invalid DataStart token or timeout */
 80058de:	7bfb      	ldrb	r3, [r7, #15]
 80058e0:	2bfe      	cmp	r3, #254	@ 0xfe
 80058e2:	d001      	beq.n	80058e8 <rcvr_datablock+0x34>
 80058e4:	2300      	movs	r3, #0
 80058e6:	e00a      	b.n	80058fe <rcvr_datablock+0x4a>

	rcvr_spi_multi(buff, btr);		/* Store trailing data to the buffer */
 80058e8:	6839      	ldr	r1, [r7, #0]
 80058ea:	6878      	ldr	r0, [r7, #4]
 80058ec:	f7ff ff60 	bl	80057b0 <rcvr_spi_multi>
	xchg_spi(0xFF); xchg_spi(0xFF);			/* Discard CRC */
 80058f0:	20ff      	movs	r0, #255	@ 0xff
 80058f2:	f7ff ff47 	bl	8005784 <xchg_spi>
 80058f6:	20ff      	movs	r0, #255	@ 0xff
 80058f8:	f7ff ff44 	bl	8005784 <xchg_spi>

	return 1;						/* Function succeeded */
 80058fc:	2301      	movs	r3, #1
}
 80058fe:	4618      	mov	r0, r3
 8005900:	3710      	adds	r7, #16
 8005902:	46bd      	mov	sp, r7
 8005904:	bd80      	pop	{r7, pc}

08005906 <xmit_datablock>:
static
int xmit_datablock (	/* 1:OK, 0:Failed */
	const BYTE *buff,	/* Ponter to 512 byte data to be sent */
	BYTE token			/* Token */
)
{
 8005906:	b580      	push	{r7, lr}
 8005908:	b084      	sub	sp, #16
 800590a:	af00      	add	r7, sp, #0
 800590c:	6078      	str	r0, [r7, #4]
 800590e:	460b      	mov	r3, r1
 8005910:	70fb      	strb	r3, [r7, #3]
	BYTE resp;


	if (!wait_ready(500)) return 0;		/* Wait for card ready */
 8005912:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8005916:	f7ff ff82 	bl	800581e <wait_ready>
 800591a:	4603      	mov	r3, r0
 800591c:	2b00      	cmp	r3, #0
 800591e:	d101      	bne.n	8005924 <xmit_datablock+0x1e>
 8005920:	2300      	movs	r3, #0
 8005922:	e01e      	b.n	8005962 <xmit_datablock+0x5c>

	xchg_spi(token);					/* Send token */
 8005924:	78fb      	ldrb	r3, [r7, #3]
 8005926:	4618      	mov	r0, r3
 8005928:	f7ff ff2c 	bl	8005784 <xchg_spi>
	if (token != 0xFD) {				/* Send data if token is other than StopTran */
 800592c:	78fb      	ldrb	r3, [r7, #3]
 800592e:	2bfd      	cmp	r3, #253	@ 0xfd
 8005930:	d016      	beq.n	8005960 <xmit_datablock+0x5a>
		xmit_spi_multi(buff, 512);		/* Data */
 8005932:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8005936:	6878      	ldr	r0, [r7, #4]
 8005938:	f7ff ff56 	bl	80057e8 <xmit_spi_multi>
		xchg_spi(0xFF); xchg_spi(0xFF);	/* Dummy CRC */
 800593c:	20ff      	movs	r0, #255	@ 0xff
 800593e:	f7ff ff21 	bl	8005784 <xchg_spi>
 8005942:	20ff      	movs	r0, #255	@ 0xff
 8005944:	f7ff ff1e 	bl	8005784 <xchg_spi>

		resp = xchg_spi(0xFF);				/* Receive data resp */
 8005948:	20ff      	movs	r0, #255	@ 0xff
 800594a:	f7ff ff1b 	bl	8005784 <xchg_spi>
 800594e:	4603      	mov	r3, r0
 8005950:	73fb      	strb	r3, [r7, #15]
		if ((resp & 0x1F) != 0x05) return 0;	/* Function fails if the data packet was not accepted */
 8005952:	7bfb      	ldrb	r3, [r7, #15]
 8005954:	f003 031f 	and.w	r3, r3, #31
 8005958:	2b05      	cmp	r3, #5
 800595a:	d001      	beq.n	8005960 <xmit_datablock+0x5a>
 800595c:	2300      	movs	r3, #0
 800595e:	e000      	b.n	8005962 <xmit_datablock+0x5c>
	}
	return 1;
 8005960:	2301      	movs	r3, #1
}
 8005962:	4618      	mov	r0, r3
 8005964:	3710      	adds	r7, #16
 8005966:	46bd      	mov	sp, r7
 8005968:	bd80      	pop	{r7, pc}

0800596a <send_cmd>:
static
BYTE send_cmd (		/* Return value: R1 resp (bit7==1:Failed to send) */
	BYTE cmd,		/* Command index */
	DWORD arg		/* Argument */
)
{
 800596a:	b580      	push	{r7, lr}
 800596c:	b084      	sub	sp, #16
 800596e:	af00      	add	r7, sp, #0
 8005970:	4603      	mov	r3, r0
 8005972:	6039      	str	r1, [r7, #0]
 8005974:	71fb      	strb	r3, [r7, #7]
	BYTE n, res;


	if (cmd & 0x80) {	/* Send a CMD55 prior to ACMD<n> */
 8005976:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800597a:	2b00      	cmp	r3, #0
 800597c:	da0e      	bge.n	800599c <send_cmd+0x32>
		cmd &= 0x7F;
 800597e:	79fb      	ldrb	r3, [r7, #7]
 8005980:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005984:	71fb      	strb	r3, [r7, #7]
		res = send_cmd(CMD55, 0);
 8005986:	2100      	movs	r1, #0
 8005988:	2037      	movs	r0, #55	@ 0x37
 800598a:	f7ff ffee 	bl	800596a <send_cmd>
 800598e:	4603      	mov	r3, r0
 8005990:	73bb      	strb	r3, [r7, #14]
		if (res > 1) return res;
 8005992:	7bbb      	ldrb	r3, [r7, #14]
 8005994:	2b01      	cmp	r3, #1
 8005996:	d901      	bls.n	800599c <send_cmd+0x32>
 8005998:	7bbb      	ldrb	r3, [r7, #14]
 800599a:	e051      	b.n	8005a40 <send_cmd+0xd6>
	}

	/* Select the card and wait for ready except to stop multiple block read */
	if (cmd != CMD12) {
 800599c:	79fb      	ldrb	r3, [r7, #7]
 800599e:	2b0c      	cmp	r3, #12
 80059a0:	d008      	beq.n	80059b4 <send_cmd+0x4a>
		despiselect();
 80059a2:	f7ff ff5f 	bl	8005864 <despiselect>
		if (!spiselect()) return 0xFF;
 80059a6:	f7ff ff6b 	bl	8005880 <spiselect>
 80059aa:	4603      	mov	r3, r0
 80059ac:	2b00      	cmp	r3, #0
 80059ae:	d101      	bne.n	80059b4 <send_cmd+0x4a>
 80059b0:	23ff      	movs	r3, #255	@ 0xff
 80059b2:	e045      	b.n	8005a40 <send_cmd+0xd6>
	}

	/* Send command packet */
	xchg_spi(0x40 | cmd);				/* Start + command index */
 80059b4:	79fb      	ldrb	r3, [r7, #7]
 80059b6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80059ba:	b2db      	uxtb	r3, r3
 80059bc:	4618      	mov	r0, r3
 80059be:	f7ff fee1 	bl	8005784 <xchg_spi>
	xchg_spi((BYTE)(arg >> 24));		/* Argument[31..24] */
 80059c2:	683b      	ldr	r3, [r7, #0]
 80059c4:	0e1b      	lsrs	r3, r3, #24
 80059c6:	b2db      	uxtb	r3, r3
 80059c8:	4618      	mov	r0, r3
 80059ca:	f7ff fedb 	bl	8005784 <xchg_spi>
	xchg_spi((BYTE)(arg >> 16));		/* Argument[23..16] */
 80059ce:	683b      	ldr	r3, [r7, #0]
 80059d0:	0c1b      	lsrs	r3, r3, #16
 80059d2:	b2db      	uxtb	r3, r3
 80059d4:	4618      	mov	r0, r3
 80059d6:	f7ff fed5 	bl	8005784 <xchg_spi>
	xchg_spi((BYTE)(arg >> 8));			/* Argument[15..8] */
 80059da:	683b      	ldr	r3, [r7, #0]
 80059dc:	0a1b      	lsrs	r3, r3, #8
 80059de:	b2db      	uxtb	r3, r3
 80059e0:	4618      	mov	r0, r3
 80059e2:	f7ff fecf 	bl	8005784 <xchg_spi>
	xchg_spi((BYTE)arg);				/* Argument[7..0] */
 80059e6:	683b      	ldr	r3, [r7, #0]
 80059e8:	b2db      	uxtb	r3, r3
 80059ea:	4618      	mov	r0, r3
 80059ec:	f7ff feca 	bl	8005784 <xchg_spi>
	n = 0x01;							/* Dummy CRC + Stop */
 80059f0:	2301      	movs	r3, #1
 80059f2:	73fb      	strb	r3, [r7, #15]
	if (cmd == CMD0) n = 0x95;			/* Valid CRC for CMD0(0) */
 80059f4:	79fb      	ldrb	r3, [r7, #7]
 80059f6:	2b00      	cmp	r3, #0
 80059f8:	d101      	bne.n	80059fe <send_cmd+0x94>
 80059fa:	2395      	movs	r3, #149	@ 0x95
 80059fc:	73fb      	strb	r3, [r7, #15]
	if (cmd == CMD8) n = 0x87;			/* Valid CRC for CMD8(0x1AA) */
 80059fe:	79fb      	ldrb	r3, [r7, #7]
 8005a00:	2b08      	cmp	r3, #8
 8005a02:	d101      	bne.n	8005a08 <send_cmd+0x9e>
 8005a04:	2387      	movs	r3, #135	@ 0x87
 8005a06:	73fb      	strb	r3, [r7, #15]
	xchg_spi(n);
 8005a08:	7bfb      	ldrb	r3, [r7, #15]
 8005a0a:	4618      	mov	r0, r3
 8005a0c:	f7ff feba 	bl	8005784 <xchg_spi>

	/* Receive command resp */
	if (cmd == CMD12) xchg_spi(0xFF);	/* Diacard following one byte when CMD12 */
 8005a10:	79fb      	ldrb	r3, [r7, #7]
 8005a12:	2b0c      	cmp	r3, #12
 8005a14:	d102      	bne.n	8005a1c <send_cmd+0xb2>
 8005a16:	20ff      	movs	r0, #255	@ 0xff
 8005a18:	f7ff feb4 	bl	8005784 <xchg_spi>
	n = 10;								/* Wait for response (10 bytes max) */
 8005a1c:	230a      	movs	r3, #10
 8005a1e:	73fb      	strb	r3, [r7, #15]
	do {
		res = xchg_spi(0xFF);
 8005a20:	20ff      	movs	r0, #255	@ 0xff
 8005a22:	f7ff feaf 	bl	8005784 <xchg_spi>
 8005a26:	4603      	mov	r3, r0
 8005a28:	73bb      	strb	r3, [r7, #14]
	} while ((res & 0x80) && --n);
 8005a2a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8005a2e:	2b00      	cmp	r3, #0
 8005a30:	da05      	bge.n	8005a3e <send_cmd+0xd4>
 8005a32:	7bfb      	ldrb	r3, [r7, #15]
 8005a34:	3b01      	subs	r3, #1
 8005a36:	73fb      	strb	r3, [r7, #15]
 8005a38:	7bfb      	ldrb	r3, [r7, #15]
 8005a3a:	2b00      	cmp	r3, #0
 8005a3c:	d1f0      	bne.n	8005a20 <send_cmd+0xb6>

	return res;							/* Return received response */
 8005a3e:	7bbb      	ldrb	r3, [r7, #14]
}
 8005a40:	4618      	mov	r0, r3
 8005a42:	3710      	adds	r7, #16
 8005a44:	46bd      	mov	sp, r7
 8005a46:	bd80      	pop	{r7, pc}

08005a48 <USER_SPI_initialize>:
/*-----------------------------------------------------------------------*/

inline DSTATUS USER_SPI_initialize (
	BYTE drv		/* Physical drive number (0) */
)
{
 8005a48:	b590      	push	{r4, r7, lr}
 8005a4a:	b085      	sub	sp, #20
 8005a4c:	af00      	add	r7, sp, #0
 8005a4e:	4603      	mov	r3, r0
 8005a50:	71fb      	strb	r3, [r7, #7]
	BYTE n, cmd, ty, ocr[4];

	if (drv != 0) return STA_NOINIT;		/* Supports only drive 0 */
 8005a52:	79fb      	ldrb	r3, [r7, #7]
 8005a54:	2b00      	cmp	r3, #0
 8005a56:	d001      	beq.n	8005a5c <USER_SPI_initialize+0x14>
 8005a58:	2301      	movs	r3, #1
 8005a5a:	e0d6      	b.n	8005c0a <USER_SPI_initialize+0x1c2>
	//assume SPI already init init_spi();	/* Initialize SPI */

	if (Stat & STA_NODISK) return Stat;	/* Is card existing in the soket? */
 8005a5c:	4b6d      	ldr	r3, [pc, #436]	@ (8005c14 <USER_SPI_initialize+0x1cc>)
 8005a5e:	781b      	ldrb	r3, [r3, #0]
 8005a60:	b2db      	uxtb	r3, r3
 8005a62:	f003 0302 	and.w	r3, r3, #2
 8005a66:	2b00      	cmp	r3, #0
 8005a68:	d003      	beq.n	8005a72 <USER_SPI_initialize+0x2a>
 8005a6a:	4b6a      	ldr	r3, [pc, #424]	@ (8005c14 <USER_SPI_initialize+0x1cc>)
 8005a6c:	781b      	ldrb	r3, [r3, #0]
 8005a6e:	b2db      	uxtb	r3, r3
 8005a70:	e0cb      	b.n	8005c0a <USER_SPI_initialize+0x1c2>

	FCLK_SLOW();
 8005a72:	4b69      	ldr	r3, [pc, #420]	@ (8005c18 <USER_SPI_initialize+0x1d0>)
 8005a74:	681b      	ldr	r3, [r3, #0]
 8005a76:	681b      	ldr	r3, [r3, #0]
 8005a78:	f023 0238 	bic.w	r2, r3, #56	@ 0x38
 8005a7c:	4b66      	ldr	r3, [pc, #408]	@ (8005c18 <USER_SPI_initialize+0x1d0>)
 8005a7e:	681b      	ldr	r3, [r3, #0]
 8005a80:	f042 0230 	orr.w	r2, r2, #48	@ 0x30
 8005a84:	601a      	str	r2, [r3, #0]
	for (n = 10; n; n--) xchg_spi(0xFF);	/* Send 80 dummy clocks */
 8005a86:	230a      	movs	r3, #10
 8005a88:	73fb      	strb	r3, [r7, #15]
 8005a8a:	e005      	b.n	8005a98 <USER_SPI_initialize+0x50>
 8005a8c:	20ff      	movs	r0, #255	@ 0xff
 8005a8e:	f7ff fe79 	bl	8005784 <xchg_spi>
 8005a92:	7bfb      	ldrb	r3, [r7, #15]
 8005a94:	3b01      	subs	r3, #1
 8005a96:	73fb      	strb	r3, [r7, #15]
 8005a98:	7bfb      	ldrb	r3, [r7, #15]
 8005a9a:	2b00      	cmp	r3, #0
 8005a9c:	d1f6      	bne.n	8005a8c <USER_SPI_initialize+0x44>

	ty = 0;
 8005a9e:	2300      	movs	r3, #0
 8005aa0:	737b      	strb	r3, [r7, #13]
	if (send_cmd(CMD0, 0) == 1) {			/* Put the card SPI/Idle state */
 8005aa2:	2100      	movs	r1, #0
 8005aa4:	2000      	movs	r0, #0
 8005aa6:	f7ff ff60 	bl	800596a <send_cmd>
 8005aaa:	4603      	mov	r3, r0
 8005aac:	2b01      	cmp	r3, #1
 8005aae:	f040 808b 	bne.w	8005bc8 <USER_SPI_initialize+0x180>
		SPI_Timer_On(1000);					/* Initialization timeout = 1 sec */
 8005ab2:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8005ab6:	f7ff fe3b 	bl	8005730 <SPI_Timer_On>
		if (send_cmd(CMD8, 0x1AA) == 1) {	/* SDv2? */
 8005aba:	f44f 71d5 	mov.w	r1, #426	@ 0x1aa
 8005abe:	2008      	movs	r0, #8
 8005ac0:	f7ff ff53 	bl	800596a <send_cmd>
 8005ac4:	4603      	mov	r3, r0
 8005ac6:	2b01      	cmp	r3, #1
 8005ac8:	d151      	bne.n	8005b6e <USER_SPI_initialize+0x126>
			for (n = 0; n < 4; n++) ocr[n] = xchg_spi(0xFF);	/* Get 32 bit return value of R7 resp */
 8005aca:	2300      	movs	r3, #0
 8005acc:	73fb      	strb	r3, [r7, #15]
 8005ace:	e00d      	b.n	8005aec <USER_SPI_initialize+0xa4>
 8005ad0:	7bfc      	ldrb	r4, [r7, #15]
 8005ad2:	20ff      	movs	r0, #255	@ 0xff
 8005ad4:	f7ff fe56 	bl	8005784 <xchg_spi>
 8005ad8:	4603      	mov	r3, r0
 8005ada:	461a      	mov	r2, r3
 8005adc:	f104 0310 	add.w	r3, r4, #16
 8005ae0:	443b      	add	r3, r7
 8005ae2:	f803 2c08 	strb.w	r2, [r3, #-8]
 8005ae6:	7bfb      	ldrb	r3, [r7, #15]
 8005ae8:	3301      	adds	r3, #1
 8005aea:	73fb      	strb	r3, [r7, #15]
 8005aec:	7bfb      	ldrb	r3, [r7, #15]
 8005aee:	2b03      	cmp	r3, #3
 8005af0:	d9ee      	bls.n	8005ad0 <USER_SPI_initialize+0x88>
			if (ocr[2] == 0x01 && ocr[3] == 0xAA) {				/* Is the card supports vcc of 2.7-3.6V? */
 8005af2:	7abb      	ldrb	r3, [r7, #10]
 8005af4:	2b01      	cmp	r3, #1
 8005af6:	d167      	bne.n	8005bc8 <USER_SPI_initialize+0x180>
 8005af8:	7afb      	ldrb	r3, [r7, #11]
 8005afa:	2baa      	cmp	r3, #170	@ 0xaa
 8005afc:	d164      	bne.n	8005bc8 <USER_SPI_initialize+0x180>
				while (SPI_Timer_Status() && send_cmd(ACMD41, 1UL << 30)) ;	/* Wait for end of initialization with ACMD41(HCS) */
 8005afe:	bf00      	nop
 8005b00:	f7ff fe2a 	bl	8005758 <SPI_Timer_Status>
 8005b04:	4603      	mov	r3, r0
 8005b06:	2b00      	cmp	r3, #0
 8005b08:	d007      	beq.n	8005b1a <USER_SPI_initialize+0xd2>
 8005b0a:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 8005b0e:	20a9      	movs	r0, #169	@ 0xa9
 8005b10:	f7ff ff2b 	bl	800596a <send_cmd>
 8005b14:	4603      	mov	r3, r0
 8005b16:	2b00      	cmp	r3, #0
 8005b18:	d1f2      	bne.n	8005b00 <USER_SPI_initialize+0xb8>
				if (SPI_Timer_Status() && send_cmd(CMD58, 0) == 0) {		/* Check CCS bit in the OCR */
 8005b1a:	f7ff fe1d 	bl	8005758 <SPI_Timer_Status>
 8005b1e:	4603      	mov	r3, r0
 8005b20:	2b00      	cmp	r3, #0
 8005b22:	d051      	beq.n	8005bc8 <USER_SPI_initialize+0x180>
 8005b24:	2100      	movs	r1, #0
 8005b26:	203a      	movs	r0, #58	@ 0x3a
 8005b28:	f7ff ff1f 	bl	800596a <send_cmd>
 8005b2c:	4603      	mov	r3, r0
 8005b2e:	2b00      	cmp	r3, #0
 8005b30:	d14a      	bne.n	8005bc8 <USER_SPI_initialize+0x180>
					for (n = 0; n < 4; n++) ocr[n] = xchg_spi(0xFF);
 8005b32:	2300      	movs	r3, #0
 8005b34:	73fb      	strb	r3, [r7, #15]
 8005b36:	e00d      	b.n	8005b54 <USER_SPI_initialize+0x10c>
 8005b38:	7bfc      	ldrb	r4, [r7, #15]
 8005b3a:	20ff      	movs	r0, #255	@ 0xff
 8005b3c:	f7ff fe22 	bl	8005784 <xchg_spi>
 8005b40:	4603      	mov	r3, r0
 8005b42:	461a      	mov	r2, r3
 8005b44:	f104 0310 	add.w	r3, r4, #16
 8005b48:	443b      	add	r3, r7
 8005b4a:	f803 2c08 	strb.w	r2, [r3, #-8]
 8005b4e:	7bfb      	ldrb	r3, [r7, #15]
 8005b50:	3301      	adds	r3, #1
 8005b52:	73fb      	strb	r3, [r7, #15]
 8005b54:	7bfb      	ldrb	r3, [r7, #15]
 8005b56:	2b03      	cmp	r3, #3
 8005b58:	d9ee      	bls.n	8005b38 <USER_SPI_initialize+0xf0>
					ty = (ocr[0] & 0x40) ? CT_SD2 | CT_BLOCK : CT_SD2;	/* Card id SDv2 */
 8005b5a:	7a3b      	ldrb	r3, [r7, #8]
 8005b5c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005b60:	2b00      	cmp	r3, #0
 8005b62:	d001      	beq.n	8005b68 <USER_SPI_initialize+0x120>
 8005b64:	230c      	movs	r3, #12
 8005b66:	e000      	b.n	8005b6a <USER_SPI_initialize+0x122>
 8005b68:	2304      	movs	r3, #4
 8005b6a:	737b      	strb	r3, [r7, #13]
 8005b6c:	e02c      	b.n	8005bc8 <USER_SPI_initialize+0x180>
				}
			}
		} else {	/* Not SDv2 card */
			if (send_cmd(ACMD41, 0) <= 1) 	{	/* SDv1 or MMC? */
 8005b6e:	2100      	movs	r1, #0
 8005b70:	20a9      	movs	r0, #169	@ 0xa9
 8005b72:	f7ff fefa 	bl	800596a <send_cmd>
 8005b76:	4603      	mov	r3, r0
 8005b78:	2b01      	cmp	r3, #1
 8005b7a:	d804      	bhi.n	8005b86 <USER_SPI_initialize+0x13e>
				ty = CT_SD1; cmd = ACMD41;	/* SDv1 (ACMD41(0)) */
 8005b7c:	2302      	movs	r3, #2
 8005b7e:	737b      	strb	r3, [r7, #13]
 8005b80:	23a9      	movs	r3, #169	@ 0xa9
 8005b82:	73bb      	strb	r3, [r7, #14]
 8005b84:	e003      	b.n	8005b8e <USER_SPI_initialize+0x146>
			} else {
				ty = CT_MMC; cmd = CMD1;	/* MMCv3 (CMD1(0)) */
 8005b86:	2301      	movs	r3, #1
 8005b88:	737b      	strb	r3, [r7, #13]
 8005b8a:	2301      	movs	r3, #1
 8005b8c:	73bb      	strb	r3, [r7, #14]
			}
			while (SPI_Timer_Status() && send_cmd(cmd, 0)) ;		/* Wait for end of initialization */
 8005b8e:	bf00      	nop
 8005b90:	f7ff fde2 	bl	8005758 <SPI_Timer_Status>
 8005b94:	4603      	mov	r3, r0
 8005b96:	2b00      	cmp	r3, #0
 8005b98:	d007      	beq.n	8005baa <USER_SPI_initialize+0x162>
 8005b9a:	7bbb      	ldrb	r3, [r7, #14]
 8005b9c:	2100      	movs	r1, #0
 8005b9e:	4618      	mov	r0, r3
 8005ba0:	f7ff fee3 	bl	800596a <send_cmd>
 8005ba4:	4603      	mov	r3, r0
 8005ba6:	2b00      	cmp	r3, #0
 8005ba8:	d1f2      	bne.n	8005b90 <USER_SPI_initialize+0x148>
			if (!SPI_Timer_Status() || send_cmd(CMD16, 512) != 0)	/* Set block length: 512 */
 8005baa:	f7ff fdd5 	bl	8005758 <SPI_Timer_Status>
 8005bae:	4603      	mov	r3, r0
 8005bb0:	2b00      	cmp	r3, #0
 8005bb2:	d007      	beq.n	8005bc4 <USER_SPI_initialize+0x17c>
 8005bb4:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8005bb8:	2010      	movs	r0, #16
 8005bba:	f7ff fed6 	bl	800596a <send_cmd>
 8005bbe:	4603      	mov	r3, r0
 8005bc0:	2b00      	cmp	r3, #0
 8005bc2:	d001      	beq.n	8005bc8 <USER_SPI_initialize+0x180>
				ty = 0;
 8005bc4:	2300      	movs	r3, #0
 8005bc6:	737b      	strb	r3, [r7, #13]
		}
	}
	CardType = ty;	/* Card type */
 8005bc8:	4a14      	ldr	r2, [pc, #80]	@ (8005c1c <USER_SPI_initialize+0x1d4>)
 8005bca:	7b7b      	ldrb	r3, [r7, #13]
 8005bcc:	7013      	strb	r3, [r2, #0]
	despiselect();
 8005bce:	f7ff fe49 	bl	8005864 <despiselect>

	if (ty) {			/* OK */
 8005bd2:	7b7b      	ldrb	r3, [r7, #13]
 8005bd4:	2b00      	cmp	r3, #0
 8005bd6:	d012      	beq.n	8005bfe <USER_SPI_initialize+0x1b6>
		FCLK_FAST();			/* Set fast clock */
 8005bd8:	4b0f      	ldr	r3, [pc, #60]	@ (8005c18 <USER_SPI_initialize+0x1d0>)
 8005bda:	681b      	ldr	r3, [r3, #0]
 8005bdc:	681b      	ldr	r3, [r3, #0]
 8005bde:	f023 0238 	bic.w	r2, r3, #56	@ 0x38
 8005be2:	4b0d      	ldr	r3, [pc, #52]	@ (8005c18 <USER_SPI_initialize+0x1d0>)
 8005be4:	681b      	ldr	r3, [r3, #0]
 8005be6:	f042 0210 	orr.w	r2, r2, #16
 8005bea:	601a      	str	r2, [r3, #0]
		Stat &= ~STA_NOINIT;	/* Clear STA_NOINIT flag */
 8005bec:	4b09      	ldr	r3, [pc, #36]	@ (8005c14 <USER_SPI_initialize+0x1cc>)
 8005bee:	781b      	ldrb	r3, [r3, #0]
 8005bf0:	b2db      	uxtb	r3, r3
 8005bf2:	f023 0301 	bic.w	r3, r3, #1
 8005bf6:	b2da      	uxtb	r2, r3
 8005bf8:	4b06      	ldr	r3, [pc, #24]	@ (8005c14 <USER_SPI_initialize+0x1cc>)
 8005bfa:	701a      	strb	r2, [r3, #0]
 8005bfc:	e002      	b.n	8005c04 <USER_SPI_initialize+0x1bc>
	} else {			/* Failed */
		Stat = STA_NOINIT;
 8005bfe:	4b05      	ldr	r3, [pc, #20]	@ (8005c14 <USER_SPI_initialize+0x1cc>)
 8005c00:	2201      	movs	r2, #1
 8005c02:	701a      	strb	r2, [r3, #0]
	}

	return Stat;
 8005c04:	4b03      	ldr	r3, [pc, #12]	@ (8005c14 <USER_SPI_initialize+0x1cc>)
 8005c06:	781b      	ldrb	r3, [r3, #0]
 8005c08:	b2db      	uxtb	r3, r3
}
 8005c0a:	4618      	mov	r0, r3
 8005c0c:	3714      	adds	r7, #20
 8005c0e:	46bd      	mov	sp, r7
 8005c10:	bd90      	pop	{r4, r7, pc}
 8005c12:	bf00      	nop
 8005c14:	20000024 	.word	0x20000024
 8005c18:	20000ebc 	.word	0x20000ebc
 8005c1c:	20001998 	.word	0x20001998

08005c20 <USER_SPI_status>:
/*-----------------------------------------------------------------------*/

inline DSTATUS USER_SPI_status (
	BYTE drv		/* Physical drive number (0) */
)
{
 8005c20:	b480      	push	{r7}
 8005c22:	b083      	sub	sp, #12
 8005c24:	af00      	add	r7, sp, #0
 8005c26:	4603      	mov	r3, r0
 8005c28:	71fb      	strb	r3, [r7, #7]
	if (drv) return STA_NOINIT;		/* Supports only drive 0 */
 8005c2a:	79fb      	ldrb	r3, [r7, #7]
 8005c2c:	2b00      	cmp	r3, #0
 8005c2e:	d001      	beq.n	8005c34 <USER_SPI_status+0x14>
 8005c30:	2301      	movs	r3, #1
 8005c32:	e002      	b.n	8005c3a <USER_SPI_status+0x1a>

	return Stat;	/* Return disk status */
 8005c34:	4b04      	ldr	r3, [pc, #16]	@ (8005c48 <USER_SPI_status+0x28>)
 8005c36:	781b      	ldrb	r3, [r3, #0]
 8005c38:	b2db      	uxtb	r3, r3
}
 8005c3a:	4618      	mov	r0, r3
 8005c3c:	370c      	adds	r7, #12
 8005c3e:	46bd      	mov	sp, r7
 8005c40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c44:	4770      	bx	lr
 8005c46:	bf00      	nop
 8005c48:	20000024 	.word	0x20000024

08005c4c <USER_SPI_read>:
	BYTE drv,		/* Physical drive number (0) */
	BYTE *buff,		/* Pointer to the data buffer to store read data */
	DWORD sector,	/* Start sector number (LBA) */
	UINT count		/* Number of sectors to read (1..128) */
)
{
 8005c4c:	b580      	push	{r7, lr}
 8005c4e:	b084      	sub	sp, #16
 8005c50:	af00      	add	r7, sp, #0
 8005c52:	60b9      	str	r1, [r7, #8]
 8005c54:	607a      	str	r2, [r7, #4]
 8005c56:	603b      	str	r3, [r7, #0]
 8005c58:	4603      	mov	r3, r0
 8005c5a:	73fb      	strb	r3, [r7, #15]
	if (drv || !count) return RES_PARERR;		/* Check parameter */
 8005c5c:	7bfb      	ldrb	r3, [r7, #15]
 8005c5e:	2b00      	cmp	r3, #0
 8005c60:	d102      	bne.n	8005c68 <USER_SPI_read+0x1c>
 8005c62:	683b      	ldr	r3, [r7, #0]
 8005c64:	2b00      	cmp	r3, #0
 8005c66:	d101      	bne.n	8005c6c <USER_SPI_read+0x20>
 8005c68:	2304      	movs	r3, #4
 8005c6a:	e04d      	b.n	8005d08 <USER_SPI_read+0xbc>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check if drive is ready */
 8005c6c:	4b28      	ldr	r3, [pc, #160]	@ (8005d10 <USER_SPI_read+0xc4>)
 8005c6e:	781b      	ldrb	r3, [r3, #0]
 8005c70:	b2db      	uxtb	r3, r3
 8005c72:	f003 0301 	and.w	r3, r3, #1
 8005c76:	2b00      	cmp	r3, #0
 8005c78:	d001      	beq.n	8005c7e <USER_SPI_read+0x32>
 8005c7a:	2303      	movs	r3, #3
 8005c7c:	e044      	b.n	8005d08 <USER_SPI_read+0xbc>

	if (!(CardType & CT_BLOCK)) sector *= 512;	/* LBA ot BA conversion (byte addressing cards) */
 8005c7e:	4b25      	ldr	r3, [pc, #148]	@ (8005d14 <USER_SPI_read+0xc8>)
 8005c80:	781b      	ldrb	r3, [r3, #0]
 8005c82:	f003 0308 	and.w	r3, r3, #8
 8005c86:	2b00      	cmp	r3, #0
 8005c88:	d102      	bne.n	8005c90 <USER_SPI_read+0x44>
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	025b      	lsls	r3, r3, #9
 8005c8e:	607b      	str	r3, [r7, #4]

	if (count == 1) {	/* Single sector read */
 8005c90:	683b      	ldr	r3, [r7, #0]
 8005c92:	2b01      	cmp	r3, #1
 8005c94:	d111      	bne.n	8005cba <USER_SPI_read+0x6e>
		if ((send_cmd(CMD17, sector) == 0)	/* READ_SINGLE_BLOCK */
 8005c96:	6879      	ldr	r1, [r7, #4]
 8005c98:	2011      	movs	r0, #17
 8005c9a:	f7ff fe66 	bl	800596a <send_cmd>
 8005c9e:	4603      	mov	r3, r0
 8005ca0:	2b00      	cmp	r3, #0
 8005ca2:	d129      	bne.n	8005cf8 <USER_SPI_read+0xac>
			&& rcvr_datablock(buff, 512)) {
 8005ca4:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8005ca8:	68b8      	ldr	r0, [r7, #8]
 8005caa:	f7ff fe03 	bl	80058b4 <rcvr_datablock>
 8005cae:	4603      	mov	r3, r0
 8005cb0:	2b00      	cmp	r3, #0
 8005cb2:	d021      	beq.n	8005cf8 <USER_SPI_read+0xac>
			count = 0;
 8005cb4:	2300      	movs	r3, #0
 8005cb6:	603b      	str	r3, [r7, #0]
 8005cb8:	e01e      	b.n	8005cf8 <USER_SPI_read+0xac>
		}
	}
	else {				/* Multiple sector read */
		if (send_cmd(CMD18, sector) == 0) {	/* READ_MULTIPLE_BLOCK */
 8005cba:	6879      	ldr	r1, [r7, #4]
 8005cbc:	2012      	movs	r0, #18
 8005cbe:	f7ff fe54 	bl	800596a <send_cmd>
 8005cc2:	4603      	mov	r3, r0
 8005cc4:	2b00      	cmp	r3, #0
 8005cc6:	d117      	bne.n	8005cf8 <USER_SPI_read+0xac>
			do {
				if (!rcvr_datablock(buff, 512)) break;
 8005cc8:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8005ccc:	68b8      	ldr	r0, [r7, #8]
 8005cce:	f7ff fdf1 	bl	80058b4 <rcvr_datablock>
 8005cd2:	4603      	mov	r3, r0
 8005cd4:	2b00      	cmp	r3, #0
 8005cd6:	d00a      	beq.n	8005cee <USER_SPI_read+0xa2>
				buff += 512;
 8005cd8:	68bb      	ldr	r3, [r7, #8]
 8005cda:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8005cde:	60bb      	str	r3, [r7, #8]
			} while (--count);
 8005ce0:	683b      	ldr	r3, [r7, #0]
 8005ce2:	3b01      	subs	r3, #1
 8005ce4:	603b      	str	r3, [r7, #0]
 8005ce6:	683b      	ldr	r3, [r7, #0]
 8005ce8:	2b00      	cmp	r3, #0
 8005cea:	d1ed      	bne.n	8005cc8 <USER_SPI_read+0x7c>
 8005cec:	e000      	b.n	8005cf0 <USER_SPI_read+0xa4>
				if (!rcvr_datablock(buff, 512)) break;
 8005cee:	bf00      	nop
			send_cmd(CMD12, 0);				/* STOP_TRANSMISSION */
 8005cf0:	2100      	movs	r1, #0
 8005cf2:	200c      	movs	r0, #12
 8005cf4:	f7ff fe39 	bl	800596a <send_cmd>
		}
	}
	despiselect();
 8005cf8:	f7ff fdb4 	bl	8005864 <despiselect>

	return count ? RES_ERROR : RES_OK;	/* Return result */
 8005cfc:	683b      	ldr	r3, [r7, #0]
 8005cfe:	2b00      	cmp	r3, #0
 8005d00:	bf14      	ite	ne
 8005d02:	2301      	movne	r3, #1
 8005d04:	2300      	moveq	r3, #0
 8005d06:	b2db      	uxtb	r3, r3
}
 8005d08:	4618      	mov	r0, r3
 8005d0a:	3710      	adds	r7, #16
 8005d0c:	46bd      	mov	sp, r7
 8005d0e:	bd80      	pop	{r7, pc}
 8005d10:	20000024 	.word	0x20000024
 8005d14:	20001998 	.word	0x20001998

08005d18 <USER_SPI_write>:
	BYTE drv,			/* Physical drive number (0) */
	const BYTE *buff,	/* Ponter to the data to write */
	DWORD sector,		/* Start sector number (LBA) */
	UINT count			/* Number of sectors to write (1..128) */
)
{
 8005d18:	b580      	push	{r7, lr}
 8005d1a:	b084      	sub	sp, #16
 8005d1c:	af00      	add	r7, sp, #0
 8005d1e:	60b9      	str	r1, [r7, #8]
 8005d20:	607a      	str	r2, [r7, #4]
 8005d22:	603b      	str	r3, [r7, #0]
 8005d24:	4603      	mov	r3, r0
 8005d26:	73fb      	strb	r3, [r7, #15]
	if (drv || !count) return RES_PARERR;		/* Check parameter */
 8005d28:	7bfb      	ldrb	r3, [r7, #15]
 8005d2a:	2b00      	cmp	r3, #0
 8005d2c:	d102      	bne.n	8005d34 <USER_SPI_write+0x1c>
 8005d2e:	683b      	ldr	r3, [r7, #0]
 8005d30:	2b00      	cmp	r3, #0
 8005d32:	d101      	bne.n	8005d38 <USER_SPI_write+0x20>
 8005d34:	2304      	movs	r3, #4
 8005d36:	e063      	b.n	8005e00 <USER_SPI_write+0xe8>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check drive status */
 8005d38:	4b33      	ldr	r3, [pc, #204]	@ (8005e08 <USER_SPI_write+0xf0>)
 8005d3a:	781b      	ldrb	r3, [r3, #0]
 8005d3c:	b2db      	uxtb	r3, r3
 8005d3e:	f003 0301 	and.w	r3, r3, #1
 8005d42:	2b00      	cmp	r3, #0
 8005d44:	d001      	beq.n	8005d4a <USER_SPI_write+0x32>
 8005d46:	2303      	movs	r3, #3
 8005d48:	e05a      	b.n	8005e00 <USER_SPI_write+0xe8>
	if (Stat & STA_PROTECT) return RES_WRPRT;	/* Check write protect */
 8005d4a:	4b2f      	ldr	r3, [pc, #188]	@ (8005e08 <USER_SPI_write+0xf0>)
 8005d4c:	781b      	ldrb	r3, [r3, #0]
 8005d4e:	b2db      	uxtb	r3, r3
 8005d50:	f003 0304 	and.w	r3, r3, #4
 8005d54:	2b00      	cmp	r3, #0
 8005d56:	d001      	beq.n	8005d5c <USER_SPI_write+0x44>
 8005d58:	2302      	movs	r3, #2
 8005d5a:	e051      	b.n	8005e00 <USER_SPI_write+0xe8>

	if (!(CardType & CT_BLOCK)) sector *= 512;	/* LBA ==> BA conversion (byte addressing cards) */
 8005d5c:	4b2b      	ldr	r3, [pc, #172]	@ (8005e0c <USER_SPI_write+0xf4>)
 8005d5e:	781b      	ldrb	r3, [r3, #0]
 8005d60:	f003 0308 	and.w	r3, r3, #8
 8005d64:	2b00      	cmp	r3, #0
 8005d66:	d102      	bne.n	8005d6e <USER_SPI_write+0x56>
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	025b      	lsls	r3, r3, #9
 8005d6c:	607b      	str	r3, [r7, #4]

	if (count == 1) {	/* Single sector write */
 8005d6e:	683b      	ldr	r3, [r7, #0]
 8005d70:	2b01      	cmp	r3, #1
 8005d72:	d110      	bne.n	8005d96 <USER_SPI_write+0x7e>
		if ((send_cmd(CMD24, sector) == 0)	/* WRITE_BLOCK */
 8005d74:	6879      	ldr	r1, [r7, #4]
 8005d76:	2018      	movs	r0, #24
 8005d78:	f7ff fdf7 	bl	800596a <send_cmd>
 8005d7c:	4603      	mov	r3, r0
 8005d7e:	2b00      	cmp	r3, #0
 8005d80:	d136      	bne.n	8005df0 <USER_SPI_write+0xd8>
			&& xmit_datablock(buff, 0xFE)) {
 8005d82:	21fe      	movs	r1, #254	@ 0xfe
 8005d84:	68b8      	ldr	r0, [r7, #8]
 8005d86:	f7ff fdbe 	bl	8005906 <xmit_datablock>
 8005d8a:	4603      	mov	r3, r0
 8005d8c:	2b00      	cmp	r3, #0
 8005d8e:	d02f      	beq.n	8005df0 <USER_SPI_write+0xd8>
			count = 0;
 8005d90:	2300      	movs	r3, #0
 8005d92:	603b      	str	r3, [r7, #0]
 8005d94:	e02c      	b.n	8005df0 <USER_SPI_write+0xd8>
		}
	}
	else {				/* Multiple sector write */
		if (CardType & CT_SDC) send_cmd(ACMD23, count);	/* Predefine number of sectors */
 8005d96:	4b1d      	ldr	r3, [pc, #116]	@ (8005e0c <USER_SPI_write+0xf4>)
 8005d98:	781b      	ldrb	r3, [r3, #0]
 8005d9a:	f003 0306 	and.w	r3, r3, #6
 8005d9e:	2b00      	cmp	r3, #0
 8005da0:	d003      	beq.n	8005daa <USER_SPI_write+0x92>
 8005da2:	6839      	ldr	r1, [r7, #0]
 8005da4:	2097      	movs	r0, #151	@ 0x97
 8005da6:	f7ff fde0 	bl	800596a <send_cmd>
		if (send_cmd(CMD25, sector) == 0) {	/* WRITE_MULTIPLE_BLOCK */
 8005daa:	6879      	ldr	r1, [r7, #4]
 8005dac:	2019      	movs	r0, #25
 8005dae:	f7ff fddc 	bl	800596a <send_cmd>
 8005db2:	4603      	mov	r3, r0
 8005db4:	2b00      	cmp	r3, #0
 8005db6:	d11b      	bne.n	8005df0 <USER_SPI_write+0xd8>
			do {
				if (!xmit_datablock(buff, 0xFC)) break;
 8005db8:	21fc      	movs	r1, #252	@ 0xfc
 8005dba:	68b8      	ldr	r0, [r7, #8]
 8005dbc:	f7ff fda3 	bl	8005906 <xmit_datablock>
 8005dc0:	4603      	mov	r3, r0
 8005dc2:	2b00      	cmp	r3, #0
 8005dc4:	d00a      	beq.n	8005ddc <USER_SPI_write+0xc4>
				buff += 512;
 8005dc6:	68bb      	ldr	r3, [r7, #8]
 8005dc8:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8005dcc:	60bb      	str	r3, [r7, #8]
			} while (--count);
 8005dce:	683b      	ldr	r3, [r7, #0]
 8005dd0:	3b01      	subs	r3, #1
 8005dd2:	603b      	str	r3, [r7, #0]
 8005dd4:	683b      	ldr	r3, [r7, #0]
 8005dd6:	2b00      	cmp	r3, #0
 8005dd8:	d1ee      	bne.n	8005db8 <USER_SPI_write+0xa0>
 8005dda:	e000      	b.n	8005dde <USER_SPI_write+0xc6>
				if (!xmit_datablock(buff, 0xFC)) break;
 8005ddc:	bf00      	nop
			if (!xmit_datablock(0, 0xFD)) count = 1;	/* STOP_TRAN token */
 8005dde:	21fd      	movs	r1, #253	@ 0xfd
 8005de0:	2000      	movs	r0, #0
 8005de2:	f7ff fd90 	bl	8005906 <xmit_datablock>
 8005de6:	4603      	mov	r3, r0
 8005de8:	2b00      	cmp	r3, #0
 8005dea:	d101      	bne.n	8005df0 <USER_SPI_write+0xd8>
 8005dec:	2301      	movs	r3, #1
 8005dee:	603b      	str	r3, [r7, #0]
		}
	}
	despiselect();
 8005df0:	f7ff fd38 	bl	8005864 <despiselect>

	return count ? RES_ERROR : RES_OK;	/* Return result */
 8005df4:	683b      	ldr	r3, [r7, #0]
 8005df6:	2b00      	cmp	r3, #0
 8005df8:	bf14      	ite	ne
 8005dfa:	2301      	movne	r3, #1
 8005dfc:	2300      	moveq	r3, #0
 8005dfe:	b2db      	uxtb	r3, r3
}
 8005e00:	4618      	mov	r0, r3
 8005e02:	3710      	adds	r7, #16
 8005e04:	46bd      	mov	sp, r7
 8005e06:	bd80      	pop	{r7, pc}
 8005e08:	20000024 	.word	0x20000024
 8005e0c:	20001998 	.word	0x20001998

08005e10 <USER_SPI_ioctl>:
inline DRESULT USER_SPI_ioctl (
	BYTE drv,		/* Physical drive number (0) */
	BYTE cmd,		/* Control command code */
	void *buff		/* Pointer to the conrtol data */
)
{
 8005e10:	b580      	push	{r7, lr}
 8005e12:	b08c      	sub	sp, #48	@ 0x30
 8005e14:	af00      	add	r7, sp, #0
 8005e16:	4603      	mov	r3, r0
 8005e18:	603a      	str	r2, [r7, #0]
 8005e1a:	71fb      	strb	r3, [r7, #7]
 8005e1c:	460b      	mov	r3, r1
 8005e1e:	71bb      	strb	r3, [r7, #6]
	DRESULT res;
	BYTE n, csd[16];
	DWORD *dp, st, ed, csize;


	if (drv) return RES_PARERR;					/* Check parameter */
 8005e20:	79fb      	ldrb	r3, [r7, #7]
 8005e22:	2b00      	cmp	r3, #0
 8005e24:	d001      	beq.n	8005e2a <USER_SPI_ioctl+0x1a>
 8005e26:	2304      	movs	r3, #4
 8005e28:	e15a      	b.n	80060e0 <USER_SPI_ioctl+0x2d0>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check if drive is ready */
 8005e2a:	4baf      	ldr	r3, [pc, #700]	@ (80060e8 <USER_SPI_ioctl+0x2d8>)
 8005e2c:	781b      	ldrb	r3, [r3, #0]
 8005e2e:	b2db      	uxtb	r3, r3
 8005e30:	f003 0301 	and.w	r3, r3, #1
 8005e34:	2b00      	cmp	r3, #0
 8005e36:	d001      	beq.n	8005e3c <USER_SPI_ioctl+0x2c>
 8005e38:	2303      	movs	r3, #3
 8005e3a:	e151      	b.n	80060e0 <USER_SPI_ioctl+0x2d0>

	res = RES_ERROR;
 8005e3c:	2301      	movs	r3, #1
 8005e3e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

	switch (cmd) {
 8005e42:	79bb      	ldrb	r3, [r7, #6]
 8005e44:	2b04      	cmp	r3, #4
 8005e46:	f200 8136 	bhi.w	80060b6 <USER_SPI_ioctl+0x2a6>
 8005e4a:	a201      	add	r2, pc, #4	@ (adr r2, 8005e50 <USER_SPI_ioctl+0x40>)
 8005e4c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005e50:	08005e65 	.word	0x08005e65
 8005e54:	08005e79 	.word	0x08005e79
 8005e58:	080060b7 	.word	0x080060b7
 8005e5c:	08005f25 	.word	0x08005f25
 8005e60:	0800601b 	.word	0x0800601b
	case CTRL_SYNC :		/* Wait for end of internal write process of the drive */
		if (spiselect()) res = RES_OK;
 8005e64:	f7ff fd0c 	bl	8005880 <spiselect>
 8005e68:	4603      	mov	r3, r0
 8005e6a:	2b00      	cmp	r3, #0
 8005e6c:	f000 8127 	beq.w	80060be <USER_SPI_ioctl+0x2ae>
 8005e70:	2300      	movs	r3, #0
 8005e72:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		break;
 8005e76:	e122      	b.n	80060be <USER_SPI_ioctl+0x2ae>

	case GET_SECTOR_COUNT :	/* Get drive capacity in unit of sector (DWORD) */
		if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {
 8005e78:	2100      	movs	r1, #0
 8005e7a:	2009      	movs	r0, #9
 8005e7c:	f7ff fd75 	bl	800596a <send_cmd>
 8005e80:	4603      	mov	r3, r0
 8005e82:	2b00      	cmp	r3, #0
 8005e84:	f040 811d 	bne.w	80060c2 <USER_SPI_ioctl+0x2b2>
 8005e88:	f107 030c 	add.w	r3, r7, #12
 8005e8c:	2110      	movs	r1, #16
 8005e8e:	4618      	mov	r0, r3
 8005e90:	f7ff fd10 	bl	80058b4 <rcvr_datablock>
 8005e94:	4603      	mov	r3, r0
 8005e96:	2b00      	cmp	r3, #0
 8005e98:	f000 8113 	beq.w	80060c2 <USER_SPI_ioctl+0x2b2>
			if ((csd[0] >> 6) == 1) {	/* SDC ver 2.00 */
 8005e9c:	7b3b      	ldrb	r3, [r7, #12]
 8005e9e:	099b      	lsrs	r3, r3, #6
 8005ea0:	b2db      	uxtb	r3, r3
 8005ea2:	2b01      	cmp	r3, #1
 8005ea4:	d111      	bne.n	8005eca <USER_SPI_ioctl+0xba>
				csize = csd[9] + ((WORD)csd[8] << 8) + ((DWORD)(csd[7] & 63) << 16) + 1;
 8005ea6:	7d7b      	ldrb	r3, [r7, #21]
 8005ea8:	461a      	mov	r2, r3
 8005eaa:	7d3b      	ldrb	r3, [r7, #20]
 8005eac:	021b      	lsls	r3, r3, #8
 8005eae:	4413      	add	r3, r2
 8005eb0:	461a      	mov	r2, r3
 8005eb2:	7cfb      	ldrb	r3, [r7, #19]
 8005eb4:	041b      	lsls	r3, r3, #16
 8005eb6:	f403 137c 	and.w	r3, r3, #4128768	@ 0x3f0000
 8005eba:	4413      	add	r3, r2
 8005ebc:	3301      	adds	r3, #1
 8005ebe:	61fb      	str	r3, [r7, #28]
				*(DWORD*)buff = csize << 10;
 8005ec0:	69fb      	ldr	r3, [r7, #28]
 8005ec2:	029a      	lsls	r2, r3, #10
 8005ec4:	683b      	ldr	r3, [r7, #0]
 8005ec6:	601a      	str	r2, [r3, #0]
 8005ec8:	e028      	b.n	8005f1c <USER_SPI_ioctl+0x10c>
			} else {					/* SDC ver 1.XX or MMC ver 3 */
				n = (csd[5] & 15) + ((csd[10] & 128) >> 7) + ((csd[9] & 3) << 1) + 2;
 8005eca:	7c7b      	ldrb	r3, [r7, #17]
 8005ecc:	f003 030f 	and.w	r3, r3, #15
 8005ed0:	b2da      	uxtb	r2, r3
 8005ed2:	7dbb      	ldrb	r3, [r7, #22]
 8005ed4:	09db      	lsrs	r3, r3, #7
 8005ed6:	b2db      	uxtb	r3, r3
 8005ed8:	4413      	add	r3, r2
 8005eda:	b2da      	uxtb	r2, r3
 8005edc:	7d7b      	ldrb	r3, [r7, #21]
 8005ede:	005b      	lsls	r3, r3, #1
 8005ee0:	b2db      	uxtb	r3, r3
 8005ee2:	f003 0306 	and.w	r3, r3, #6
 8005ee6:	b2db      	uxtb	r3, r3
 8005ee8:	4413      	add	r3, r2
 8005eea:	b2db      	uxtb	r3, r3
 8005eec:	3302      	adds	r3, #2
 8005eee:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
				csize = (csd[8] >> 6) + ((WORD)csd[7] << 2) + ((WORD)(csd[6] & 3) << 10) + 1;
 8005ef2:	7d3b      	ldrb	r3, [r7, #20]
 8005ef4:	099b      	lsrs	r3, r3, #6
 8005ef6:	b2db      	uxtb	r3, r3
 8005ef8:	461a      	mov	r2, r3
 8005efa:	7cfb      	ldrb	r3, [r7, #19]
 8005efc:	009b      	lsls	r3, r3, #2
 8005efe:	441a      	add	r2, r3
 8005f00:	7cbb      	ldrb	r3, [r7, #18]
 8005f02:	029b      	lsls	r3, r3, #10
 8005f04:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8005f08:	4413      	add	r3, r2
 8005f0a:	3301      	adds	r3, #1
 8005f0c:	61fb      	str	r3, [r7, #28]
				*(DWORD*)buff = csize << (n - 9);
 8005f0e:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8005f12:	3b09      	subs	r3, #9
 8005f14:	69fa      	ldr	r2, [r7, #28]
 8005f16:	409a      	lsls	r2, r3
 8005f18:	683b      	ldr	r3, [r7, #0]
 8005f1a:	601a      	str	r2, [r3, #0]
			}
			res = RES_OK;
 8005f1c:	2300      	movs	r3, #0
 8005f1e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		}
		break;
 8005f22:	e0ce      	b.n	80060c2 <USER_SPI_ioctl+0x2b2>

	case GET_BLOCK_SIZE :	/* Get erase block size in unit of sector (DWORD) */
		if (CardType & CT_SD2) {	/* SDC ver 2.00 */
 8005f24:	4b71      	ldr	r3, [pc, #452]	@ (80060ec <USER_SPI_ioctl+0x2dc>)
 8005f26:	781b      	ldrb	r3, [r3, #0]
 8005f28:	f003 0304 	and.w	r3, r3, #4
 8005f2c:	2b00      	cmp	r3, #0
 8005f2e:	d031      	beq.n	8005f94 <USER_SPI_ioctl+0x184>
			if (send_cmd(ACMD13, 0) == 0) {	/* Read SD status */
 8005f30:	2100      	movs	r1, #0
 8005f32:	208d      	movs	r0, #141	@ 0x8d
 8005f34:	f7ff fd19 	bl	800596a <send_cmd>
 8005f38:	4603      	mov	r3, r0
 8005f3a:	2b00      	cmp	r3, #0
 8005f3c:	f040 80c3 	bne.w	80060c6 <USER_SPI_ioctl+0x2b6>
				xchg_spi(0xFF);
 8005f40:	20ff      	movs	r0, #255	@ 0xff
 8005f42:	f7ff fc1f 	bl	8005784 <xchg_spi>
				if (rcvr_datablock(csd, 16)) {				/* Read partial block */
 8005f46:	f107 030c 	add.w	r3, r7, #12
 8005f4a:	2110      	movs	r1, #16
 8005f4c:	4618      	mov	r0, r3
 8005f4e:	f7ff fcb1 	bl	80058b4 <rcvr_datablock>
 8005f52:	4603      	mov	r3, r0
 8005f54:	2b00      	cmp	r3, #0
 8005f56:	f000 80b6 	beq.w	80060c6 <USER_SPI_ioctl+0x2b6>
					for (n = 64 - 16; n; n--) xchg_spi(0xFF);	/* Purge trailing data */
 8005f5a:	2330      	movs	r3, #48	@ 0x30
 8005f5c:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 8005f60:	e007      	b.n	8005f72 <USER_SPI_ioctl+0x162>
 8005f62:	20ff      	movs	r0, #255	@ 0xff
 8005f64:	f7ff fc0e 	bl	8005784 <xchg_spi>
 8005f68:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8005f6c:	3b01      	subs	r3, #1
 8005f6e:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 8005f72:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8005f76:	2b00      	cmp	r3, #0
 8005f78:	d1f3      	bne.n	8005f62 <USER_SPI_ioctl+0x152>
					*(DWORD*)buff = 16UL << (csd[10] >> 4);
 8005f7a:	7dbb      	ldrb	r3, [r7, #22]
 8005f7c:	091b      	lsrs	r3, r3, #4
 8005f7e:	b2db      	uxtb	r3, r3
 8005f80:	461a      	mov	r2, r3
 8005f82:	2310      	movs	r3, #16
 8005f84:	fa03 f202 	lsl.w	r2, r3, r2
 8005f88:	683b      	ldr	r3, [r7, #0]
 8005f8a:	601a      	str	r2, [r3, #0]
					res = RES_OK;
 8005f8c:	2300      	movs	r3, #0
 8005f8e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
					*(DWORD*)buff = ((WORD)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
				}
				res = RES_OK;
			}
		}
		break;
 8005f92:	e098      	b.n	80060c6 <USER_SPI_ioctl+0x2b6>
			if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {	/* Read CSD */
 8005f94:	2100      	movs	r1, #0
 8005f96:	2009      	movs	r0, #9
 8005f98:	f7ff fce7 	bl	800596a <send_cmd>
 8005f9c:	4603      	mov	r3, r0
 8005f9e:	2b00      	cmp	r3, #0
 8005fa0:	f040 8091 	bne.w	80060c6 <USER_SPI_ioctl+0x2b6>
 8005fa4:	f107 030c 	add.w	r3, r7, #12
 8005fa8:	2110      	movs	r1, #16
 8005faa:	4618      	mov	r0, r3
 8005fac:	f7ff fc82 	bl	80058b4 <rcvr_datablock>
 8005fb0:	4603      	mov	r3, r0
 8005fb2:	2b00      	cmp	r3, #0
 8005fb4:	f000 8087 	beq.w	80060c6 <USER_SPI_ioctl+0x2b6>
				if (CardType & CT_SD1) {	/* SDC ver 1.XX */
 8005fb8:	4b4c      	ldr	r3, [pc, #304]	@ (80060ec <USER_SPI_ioctl+0x2dc>)
 8005fba:	781b      	ldrb	r3, [r3, #0]
 8005fbc:	f003 0302 	and.w	r3, r3, #2
 8005fc0:	2b00      	cmp	r3, #0
 8005fc2:	d012      	beq.n	8005fea <USER_SPI_ioctl+0x1da>
					*(DWORD*)buff = (((csd[10] & 63) << 1) + ((WORD)(csd[11] & 128) >> 7) + 1) << ((csd[13] >> 6) - 1);
 8005fc4:	7dbb      	ldrb	r3, [r7, #22]
 8005fc6:	005b      	lsls	r3, r3, #1
 8005fc8:	f003 037e 	and.w	r3, r3, #126	@ 0x7e
 8005fcc:	7dfa      	ldrb	r2, [r7, #23]
 8005fce:	09d2      	lsrs	r2, r2, #7
 8005fd0:	b2d2      	uxtb	r2, r2
 8005fd2:	4413      	add	r3, r2
 8005fd4:	1c5a      	adds	r2, r3, #1
 8005fd6:	7e7b      	ldrb	r3, [r7, #25]
 8005fd8:	099b      	lsrs	r3, r3, #6
 8005fda:	b2db      	uxtb	r3, r3
 8005fdc:	3b01      	subs	r3, #1
 8005fde:	fa02 f303 	lsl.w	r3, r2, r3
 8005fe2:	461a      	mov	r2, r3
 8005fe4:	683b      	ldr	r3, [r7, #0]
 8005fe6:	601a      	str	r2, [r3, #0]
 8005fe8:	e013      	b.n	8006012 <USER_SPI_ioctl+0x202>
					*(DWORD*)buff = ((WORD)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
 8005fea:	7dbb      	ldrb	r3, [r7, #22]
 8005fec:	109b      	asrs	r3, r3, #2
 8005fee:	b29b      	uxth	r3, r3
 8005ff0:	f003 031f 	and.w	r3, r3, #31
 8005ff4:	3301      	adds	r3, #1
 8005ff6:	7dfa      	ldrb	r2, [r7, #23]
 8005ff8:	00d2      	lsls	r2, r2, #3
 8005ffa:	f002 0218 	and.w	r2, r2, #24
 8005ffe:	7df9      	ldrb	r1, [r7, #23]
 8006000:	0949      	lsrs	r1, r1, #5
 8006002:	b2c9      	uxtb	r1, r1
 8006004:	440a      	add	r2, r1
 8006006:	3201      	adds	r2, #1
 8006008:	fb02 f303 	mul.w	r3, r2, r3
 800600c:	461a      	mov	r2, r3
 800600e:	683b      	ldr	r3, [r7, #0]
 8006010:	601a      	str	r2, [r3, #0]
				res = RES_OK;
 8006012:	2300      	movs	r3, #0
 8006014:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		break;
 8006018:	e055      	b.n	80060c6 <USER_SPI_ioctl+0x2b6>

	case CTRL_TRIM :	/* Erase a block of sectors (used when _USE_ERASE == 1) */
		if (!(CardType & CT_SDC)) break;				/* Check if the card is SDC */
 800601a:	4b34      	ldr	r3, [pc, #208]	@ (80060ec <USER_SPI_ioctl+0x2dc>)
 800601c:	781b      	ldrb	r3, [r3, #0]
 800601e:	f003 0306 	and.w	r3, r3, #6
 8006022:	2b00      	cmp	r3, #0
 8006024:	d051      	beq.n	80060ca <USER_SPI_ioctl+0x2ba>
		if (USER_SPI_ioctl(drv, MMC_GET_CSD, csd)) break;	/* Get CSD */
 8006026:	f107 020c 	add.w	r2, r7, #12
 800602a:	79fb      	ldrb	r3, [r7, #7]
 800602c:	210b      	movs	r1, #11
 800602e:	4618      	mov	r0, r3
 8006030:	f7ff feee 	bl	8005e10 <USER_SPI_ioctl>
 8006034:	4603      	mov	r3, r0
 8006036:	2b00      	cmp	r3, #0
 8006038:	d149      	bne.n	80060ce <USER_SPI_ioctl+0x2be>
		if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break;	/* Check if sector erase can be applied to the card */
 800603a:	7b3b      	ldrb	r3, [r7, #12]
 800603c:	099b      	lsrs	r3, r3, #6
 800603e:	b2db      	uxtb	r3, r3
 8006040:	2b00      	cmp	r3, #0
 8006042:	d104      	bne.n	800604e <USER_SPI_ioctl+0x23e>
 8006044:	7dbb      	ldrb	r3, [r7, #22]
 8006046:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800604a:	2b00      	cmp	r3, #0
 800604c:	d041      	beq.n	80060d2 <USER_SPI_ioctl+0x2c2>
		dp = buff; st = dp[0]; ed = dp[1];				/* Load sector block */
 800604e:	683b      	ldr	r3, [r7, #0]
 8006050:	623b      	str	r3, [r7, #32]
 8006052:	6a3b      	ldr	r3, [r7, #32]
 8006054:	681b      	ldr	r3, [r3, #0]
 8006056:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006058:	6a3b      	ldr	r3, [r7, #32]
 800605a:	685b      	ldr	r3, [r3, #4]
 800605c:	627b      	str	r3, [r7, #36]	@ 0x24
		if (!(CardType & CT_BLOCK)) {
 800605e:	4b23      	ldr	r3, [pc, #140]	@ (80060ec <USER_SPI_ioctl+0x2dc>)
 8006060:	781b      	ldrb	r3, [r3, #0]
 8006062:	f003 0308 	and.w	r3, r3, #8
 8006066:	2b00      	cmp	r3, #0
 8006068:	d105      	bne.n	8006076 <USER_SPI_ioctl+0x266>
			st *= 512; ed *= 512;
 800606a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800606c:	025b      	lsls	r3, r3, #9
 800606e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006070:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006072:	025b      	lsls	r3, r3, #9
 8006074:	627b      	str	r3, [r7, #36]	@ 0x24
		}
		if (send_cmd(CMD32, st) == 0 && send_cmd(CMD33, ed) == 0 && send_cmd(CMD38, 0) == 0 && wait_ready(30000)) {	/* Erase sector block */
 8006076:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006078:	2020      	movs	r0, #32
 800607a:	f7ff fc76 	bl	800596a <send_cmd>
 800607e:	4603      	mov	r3, r0
 8006080:	2b00      	cmp	r3, #0
 8006082:	d128      	bne.n	80060d6 <USER_SPI_ioctl+0x2c6>
 8006084:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8006086:	2021      	movs	r0, #33	@ 0x21
 8006088:	f7ff fc6f 	bl	800596a <send_cmd>
 800608c:	4603      	mov	r3, r0
 800608e:	2b00      	cmp	r3, #0
 8006090:	d121      	bne.n	80060d6 <USER_SPI_ioctl+0x2c6>
 8006092:	2100      	movs	r1, #0
 8006094:	2026      	movs	r0, #38	@ 0x26
 8006096:	f7ff fc68 	bl	800596a <send_cmd>
 800609a:	4603      	mov	r3, r0
 800609c:	2b00      	cmp	r3, #0
 800609e:	d11a      	bne.n	80060d6 <USER_SPI_ioctl+0x2c6>
 80060a0:	f247 5030 	movw	r0, #30000	@ 0x7530
 80060a4:	f7ff fbbb 	bl	800581e <wait_ready>
 80060a8:	4603      	mov	r3, r0
 80060aa:	2b00      	cmp	r3, #0
 80060ac:	d013      	beq.n	80060d6 <USER_SPI_ioctl+0x2c6>
			res = RES_OK;	/* FatFs does not check result of this command */
 80060ae:	2300      	movs	r3, #0
 80060b0:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		}
		break;
 80060b4:	e00f      	b.n	80060d6 <USER_SPI_ioctl+0x2c6>

	default:
		res = RES_PARERR;
 80060b6:	2304      	movs	r3, #4
 80060b8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 80060bc:	e00c      	b.n	80060d8 <USER_SPI_ioctl+0x2c8>
		break;
 80060be:	bf00      	nop
 80060c0:	e00a      	b.n	80060d8 <USER_SPI_ioctl+0x2c8>
		break;
 80060c2:	bf00      	nop
 80060c4:	e008      	b.n	80060d8 <USER_SPI_ioctl+0x2c8>
		break;
 80060c6:	bf00      	nop
 80060c8:	e006      	b.n	80060d8 <USER_SPI_ioctl+0x2c8>
		if (!(CardType & CT_SDC)) break;				/* Check if the card is SDC */
 80060ca:	bf00      	nop
 80060cc:	e004      	b.n	80060d8 <USER_SPI_ioctl+0x2c8>
		if (USER_SPI_ioctl(drv, MMC_GET_CSD, csd)) break;	/* Get CSD */
 80060ce:	bf00      	nop
 80060d0:	e002      	b.n	80060d8 <USER_SPI_ioctl+0x2c8>
		if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break;	/* Check if sector erase can be applied to the card */
 80060d2:	bf00      	nop
 80060d4:	e000      	b.n	80060d8 <USER_SPI_ioctl+0x2c8>
		break;
 80060d6:	bf00      	nop
	}

	despiselect();
 80060d8:	f7ff fbc4 	bl	8005864 <despiselect>

	return res;
 80060dc:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 80060e0:	4618      	mov	r0, r3
 80060e2:	3730      	adds	r7, #48	@ 0x30
 80060e4:	46bd      	mov	sp, r7
 80060e6:	bd80      	pop	{r7, pc}
 80060e8:	20000024 	.word	0x20000024
 80060ec:	20001998 	.word	0x20001998

080060f0 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80060f0:	480d      	ldr	r0, [pc, #52]	@ (8006128 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80060f2:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 80060f4:	f7fe fb46 	bl	8004784 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80060f8:	480c      	ldr	r0, [pc, #48]	@ (800612c <LoopForever+0x6>)
  ldr r1, =_edata
 80060fa:	490d      	ldr	r1, [pc, #52]	@ (8006130 <LoopForever+0xa>)
  ldr r2, =_sidata
 80060fc:	4a0d      	ldr	r2, [pc, #52]	@ (8006134 <LoopForever+0xe>)
  movs r3, #0
 80060fe:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8006100:	e002      	b.n	8006108 <LoopCopyDataInit>

08006102 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8006102:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8006104:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8006106:	3304      	adds	r3, #4

08006108 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8006108:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800610a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800610c:	d3f9      	bcc.n	8006102 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800610e:	4a0a      	ldr	r2, [pc, #40]	@ (8006138 <LoopForever+0x12>)
  ldr r4, =_ebss
 8006110:	4c0a      	ldr	r4, [pc, #40]	@ (800613c <LoopForever+0x16>)
  movs r3, #0
 8006112:	2300      	movs	r3, #0
  b LoopFillZerobss
 8006114:	e001      	b.n	800611a <LoopFillZerobss>

08006116 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8006116:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8006118:	3204      	adds	r2, #4

0800611a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800611a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800611c:	d3fb      	bcc.n	8006116 <FillZerobss>
/* Call static constructors */
    bl __libc_init_array
 800611e:	f00e ff6b 	bl	8014ff8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8006122:	f7fc ff93 	bl	800304c <main>

08006126 <LoopForever>:

LoopForever:
    b LoopForever
 8006126:	e7fe      	b.n	8006126 <LoopForever>
  ldr   r0, =_estack
 8006128:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 800612c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8006130:	20000210 	.word	0x20000210
  ldr r2, =_sidata
 8006134:	0801c734 	.word	0x0801c734
  ldr r2, =_sbss
 8006138:	20000210 	.word	0x20000210
  ldr r4, =_ebss
 800613c:	20004ba4 	.word	0x20004ba4

08006140 <COMP1_2_3_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8006140:	e7fe      	b.n	8006140 <COMP1_2_3_IRQHandler>

08006142 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8006142:	b580      	push	{r7, lr}
 8006144:	b082      	sub	sp, #8
 8006146:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8006148:	2300      	movs	r3, #0
 800614a:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800614c:	2003      	movs	r0, #3
 800614e:	f001 fdb4 	bl	8007cba <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8006152:	200f      	movs	r0, #15
 8006154:	f7fe f8f4 	bl	8004340 <HAL_InitTick>
 8006158:	4603      	mov	r3, r0
 800615a:	2b00      	cmp	r3, #0
 800615c:	d002      	beq.n	8006164 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800615e:	2301      	movs	r3, #1
 8006160:	71fb      	strb	r3, [r7, #7]
 8006162:	e001      	b.n	8006168 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8006164:	f7fe f8c2 	bl	80042ec <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8006168:	79fb      	ldrb	r3, [r7, #7]

}
 800616a:	4618      	mov	r0, r3
 800616c:	3708      	adds	r7, #8
 800616e:	46bd      	mov	sp, r7
 8006170:	bd80      	pop	{r7, pc}
	...

08006174 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8006174:	b480      	push	{r7}
 8006176:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8006178:	4b05      	ldr	r3, [pc, #20]	@ (8006190 <HAL_IncTick+0x1c>)
 800617a:	681a      	ldr	r2, [r3, #0]
 800617c:	4b05      	ldr	r3, [pc, #20]	@ (8006194 <HAL_IncTick+0x20>)
 800617e:	681b      	ldr	r3, [r3, #0]
 8006180:	4413      	add	r3, r2
 8006182:	4a03      	ldr	r2, [pc, #12]	@ (8006190 <HAL_IncTick+0x1c>)
 8006184:	6013      	str	r3, [r2, #0]
}
 8006186:	bf00      	nop
 8006188:	46bd      	mov	sp, r7
 800618a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800618e:	4770      	bx	lr
 8006190:	200019a4 	.word	0x200019a4
 8006194:	2000002c 	.word	0x2000002c

08006198 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8006198:	b480      	push	{r7}
 800619a:	af00      	add	r7, sp, #0
  return uwTick;
 800619c:	4b03      	ldr	r3, [pc, #12]	@ (80061ac <HAL_GetTick+0x14>)
 800619e:	681b      	ldr	r3, [r3, #0]
}
 80061a0:	4618      	mov	r0, r3
 80061a2:	46bd      	mov	sp, r7
 80061a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061a8:	4770      	bx	lr
 80061aa:	bf00      	nop
 80061ac:	200019a4 	.word	0x200019a4

080061b0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80061b0:	b580      	push	{r7, lr}
 80061b2:	b084      	sub	sp, #16
 80061b4:	af00      	add	r7, sp, #0
 80061b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80061b8:	f7ff ffee 	bl	8006198 <HAL_GetTick>
 80061bc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80061c2:	68fb      	ldr	r3, [r7, #12]
 80061c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80061c8:	d004      	beq.n	80061d4 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 80061ca:	4b09      	ldr	r3, [pc, #36]	@ (80061f0 <HAL_Delay+0x40>)
 80061cc:	681b      	ldr	r3, [r3, #0]
 80061ce:	68fa      	ldr	r2, [r7, #12]
 80061d0:	4413      	add	r3, r2
 80061d2:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80061d4:	bf00      	nop
 80061d6:	f7ff ffdf 	bl	8006198 <HAL_GetTick>
 80061da:	4602      	mov	r2, r0
 80061dc:	68bb      	ldr	r3, [r7, #8]
 80061de:	1ad3      	subs	r3, r2, r3
 80061e0:	68fa      	ldr	r2, [r7, #12]
 80061e2:	429a      	cmp	r2, r3
 80061e4:	d8f7      	bhi.n	80061d6 <HAL_Delay+0x26>
  {
  }
}
 80061e6:	bf00      	nop
 80061e8:	bf00      	nop
 80061ea:	3710      	adds	r7, #16
 80061ec:	46bd      	mov	sp, r7
 80061ee:	bd80      	pop	{r7, pc}
 80061f0:	2000002c 	.word	0x2000002c

080061f4 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 80061f4:	b480      	push	{r7}
 80061f6:	b083      	sub	sp, #12
 80061f8:	af00      	add	r7, sp, #0
 80061fa:	6078      	str	r0, [r7, #4]
 80061fc:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	689b      	ldr	r3, [r3, #8]
 8006202:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8006206:	683b      	ldr	r3, [r7, #0]
 8006208:	431a      	orrs	r2, r3
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	609a      	str	r2, [r3, #8]
}
 800620e:	bf00      	nop
 8006210:	370c      	adds	r7, #12
 8006212:	46bd      	mov	sp, r7
 8006214:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006218:	4770      	bx	lr

0800621a <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 800621a:	b480      	push	{r7}
 800621c:	b083      	sub	sp, #12
 800621e:	af00      	add	r7, sp, #0
 8006220:	6078      	str	r0, [r7, #4]
 8006222:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	689b      	ldr	r3, [r3, #8]
 8006228:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 800622c:	683b      	ldr	r3, [r7, #0]
 800622e:	431a      	orrs	r2, r3
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	609a      	str	r2, [r3, #8]
}
 8006234:	bf00      	nop
 8006236:	370c      	adds	r7, #12
 8006238:	46bd      	mov	sp, r7
 800623a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800623e:	4770      	bx	lr

08006240 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8006240:	b480      	push	{r7}
 8006242:	b083      	sub	sp, #12
 8006244:	af00      	add	r7, sp, #0
 8006246:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	689b      	ldr	r3, [r3, #8]
 800624c:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8006250:	4618      	mov	r0, r3
 8006252:	370c      	adds	r7, #12
 8006254:	46bd      	mov	sp, r7
 8006256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800625a:	4770      	bx	lr

0800625c <LL_ADC_SetOffset>:
  *             (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 800625c:	b480      	push	{r7}
 800625e:	b087      	sub	sp, #28
 8006260:	af00      	add	r7, sp, #0
 8006262:	60f8      	str	r0, [r7, #12]
 8006264:	60b9      	str	r1, [r7, #8]
 8006266:	607a      	str	r2, [r7, #4]
 8006268:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800626a:	68fb      	ldr	r3, [r7, #12]
 800626c:	3360      	adds	r3, #96	@ 0x60
 800626e:	461a      	mov	r2, r3
 8006270:	68bb      	ldr	r3, [r7, #8]
 8006272:	009b      	lsls	r3, r3, #2
 8006274:	4413      	add	r3, r2
 8006276:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8006278:	697b      	ldr	r3, [r7, #20]
 800627a:	681a      	ldr	r2, [r3, #0]
 800627c:	4b08      	ldr	r3, [pc, #32]	@ (80062a0 <LL_ADC_SetOffset+0x44>)
 800627e:	4013      	ands	r3, r2
 8006280:	687a      	ldr	r2, [r7, #4]
 8006282:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 8006286:	683a      	ldr	r2, [r7, #0]
 8006288:	430a      	orrs	r2, r1
 800628a:	4313      	orrs	r3, r2
 800628c:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8006290:	697b      	ldr	r3, [r7, #20]
 8006292:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8006294:	bf00      	nop
 8006296:	371c      	adds	r7, #28
 8006298:	46bd      	mov	sp, r7
 800629a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800629e:	4770      	bx	lr
 80062a0:	03fff000 	.word	0x03fff000

080062a4 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 80062a4:	b480      	push	{r7}
 80062a6:	b085      	sub	sp, #20
 80062a8:	af00      	add	r7, sp, #0
 80062aa:	6078      	str	r0, [r7, #4]
 80062ac:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	3360      	adds	r3, #96	@ 0x60
 80062b2:	461a      	mov	r2, r3
 80062b4:	683b      	ldr	r3, [r7, #0]
 80062b6:	009b      	lsls	r3, r3, #2
 80062b8:	4413      	add	r3, r2
 80062ba:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80062bc:	68fb      	ldr	r3, [r7, #12]
 80062be:	681b      	ldr	r3, [r3, #0]
 80062c0:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 80062c4:	4618      	mov	r0, r3
 80062c6:	3714      	adds	r7, #20
 80062c8:	46bd      	mov	sp, r7
 80062ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062ce:	4770      	bx	lr

080062d0 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 80062d0:	b480      	push	{r7}
 80062d2:	b087      	sub	sp, #28
 80062d4:	af00      	add	r7, sp, #0
 80062d6:	60f8      	str	r0, [r7, #12]
 80062d8:	60b9      	str	r1, [r7, #8]
 80062da:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80062dc:	68fb      	ldr	r3, [r7, #12]
 80062de:	3360      	adds	r3, #96	@ 0x60
 80062e0:	461a      	mov	r2, r3
 80062e2:	68bb      	ldr	r3, [r7, #8]
 80062e4:	009b      	lsls	r3, r3, #2
 80062e6:	4413      	add	r3, r2
 80062e8:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80062ea:	697b      	ldr	r3, [r7, #20]
 80062ec:	681b      	ldr	r3, [r3, #0]
 80062ee:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	431a      	orrs	r2, r3
 80062f6:	697b      	ldr	r3, [r7, #20]
 80062f8:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 80062fa:	bf00      	nop
 80062fc:	371c      	adds	r7, #28
 80062fe:	46bd      	mov	sp, r7
 8006300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006304:	4770      	bx	lr

08006306 <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8006306:	b480      	push	{r7}
 8006308:	b087      	sub	sp, #28
 800630a:	af00      	add	r7, sp, #0
 800630c:	60f8      	str	r0, [r7, #12]
 800630e:	60b9      	str	r1, [r7, #8]
 8006310:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8006312:	68fb      	ldr	r3, [r7, #12]
 8006314:	3360      	adds	r3, #96	@ 0x60
 8006316:	461a      	mov	r2, r3
 8006318:	68bb      	ldr	r3, [r7, #8]
 800631a:	009b      	lsls	r3, r3, #2
 800631c:	4413      	add	r3, r2
 800631e:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8006320:	697b      	ldr	r3, [r7, #20]
 8006322:	681b      	ldr	r3, [r3, #0]
 8006324:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	431a      	orrs	r2, r3
 800632c:	697b      	ldr	r3, [r7, #20]
 800632e:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 8006330:	bf00      	nop
 8006332:	371c      	adds	r7, #28
 8006334:	46bd      	mov	sp, r7
 8006336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800633a:	4770      	bx	lr

0800633c <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 800633c:	b480      	push	{r7}
 800633e:	b087      	sub	sp, #28
 8006340:	af00      	add	r7, sp, #0
 8006342:	60f8      	str	r0, [r7, #12]
 8006344:	60b9      	str	r1, [r7, #8]
 8006346:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8006348:	68fb      	ldr	r3, [r7, #12]
 800634a:	3360      	adds	r3, #96	@ 0x60
 800634c:	461a      	mov	r2, r3
 800634e:	68bb      	ldr	r3, [r7, #8]
 8006350:	009b      	lsls	r3, r3, #2
 8006352:	4413      	add	r3, r2
 8006354:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8006356:	697b      	ldr	r3, [r7, #20]
 8006358:	681b      	ldr	r3, [r3, #0]
 800635a:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	431a      	orrs	r2, r3
 8006362:	697b      	ldr	r3, [r7, #20]
 8006364:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 8006366:	bf00      	nop
 8006368:	371c      	adds	r7, #28
 800636a:	46bd      	mov	sp, r7
 800636c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006370:	4770      	bx	lr

08006372 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8006372:	b480      	push	{r7}
 8006374:	b083      	sub	sp, #12
 8006376:	af00      	add	r7, sp, #0
 8006378:	6078      	str	r0, [r7, #4]
 800637a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	695b      	ldr	r3, [r3, #20]
 8006380:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8006384:	683b      	ldr	r3, [r7, #0]
 8006386:	431a      	orrs	r2, r3
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	615a      	str	r2, [r3, #20]
}
 800638c:	bf00      	nop
 800638e:	370c      	adds	r7, #12
 8006390:	46bd      	mov	sp, r7
 8006392:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006396:	4770      	bx	lr

08006398 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8006398:	b480      	push	{r7}
 800639a:	b083      	sub	sp, #12
 800639c:	af00      	add	r7, sp, #0
 800639e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	68db      	ldr	r3, [r3, #12]
 80063a4:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80063a8:	2b00      	cmp	r3, #0
 80063aa:	d101      	bne.n	80063b0 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 80063ac:	2301      	movs	r3, #1
 80063ae:	e000      	b.n	80063b2 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 80063b0:	2300      	movs	r3, #0
}
 80063b2:	4618      	mov	r0, r3
 80063b4:	370c      	adds	r7, #12
 80063b6:	46bd      	mov	sp, r7
 80063b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063bc:	4770      	bx	lr

080063be <LL_ADC_REG_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80063be:	b480      	push	{r7}
 80063c0:	b087      	sub	sp, #28
 80063c2:	af00      	add	r7, sp, #0
 80063c4:	60f8      	str	r0, [r7, #12]
 80063c6:	60b9      	str	r1, [r7, #8]
 80063c8:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 80063ca:	68fb      	ldr	r3, [r7, #12]
 80063cc:	3330      	adds	r3, #48	@ 0x30
 80063ce:	461a      	mov	r2, r3
 80063d0:	68bb      	ldr	r3, [r7, #8]
 80063d2:	0a1b      	lsrs	r3, r3, #8
 80063d4:	009b      	lsls	r3, r3, #2
 80063d6:	f003 030c 	and.w	r3, r3, #12
 80063da:	4413      	add	r3, r2
 80063dc:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 80063de:	697b      	ldr	r3, [r7, #20]
 80063e0:	681a      	ldr	r2, [r3, #0]
 80063e2:	68bb      	ldr	r3, [r7, #8]
 80063e4:	f003 031f 	and.w	r3, r3, #31
 80063e8:	211f      	movs	r1, #31
 80063ea:	fa01 f303 	lsl.w	r3, r1, r3
 80063ee:	43db      	mvns	r3, r3
 80063f0:	401a      	ands	r2, r3
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	0e9b      	lsrs	r3, r3, #26
 80063f6:	f003 011f 	and.w	r1, r3, #31
 80063fa:	68bb      	ldr	r3, [r7, #8]
 80063fc:	f003 031f 	and.w	r3, r3, #31
 8006400:	fa01 f303 	lsl.w	r3, r1, r3
 8006404:	431a      	orrs	r2, r3
 8006406:	697b      	ldr	r3, [r7, #20]
 8006408:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 800640a:	bf00      	nop
 800640c:	371c      	adds	r7, #28
 800640e:	46bd      	mov	sp, r7
 8006410:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006414:	4770      	bx	lr

08006416 <LL_ADC_INJ_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8006416:	b480      	push	{r7}
 8006418:	b083      	sub	sp, #12
 800641a:	af00      	add	r7, sp, #0
 800641c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006422:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 8006426:	2b00      	cmp	r3, #0
 8006428:	d101      	bne.n	800642e <LL_ADC_INJ_IsTriggerSourceSWStart+0x18>
 800642a:	2301      	movs	r3, #1
 800642c:	e000      	b.n	8006430 <LL_ADC_INJ_IsTriggerSourceSWStart+0x1a>
 800642e:	2300      	movs	r3, #0
}
 8006430:	4618      	mov	r0, r3
 8006432:	370c      	adds	r7, #12
 8006434:	46bd      	mov	sp, r7
 8006436:	f85d 7b04 	ldr.w	r7, [sp], #4
 800643a:	4770      	bx	lr

0800643c <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 800643c:	b480      	push	{r7}
 800643e:	b087      	sub	sp, #28
 8006440:	af00      	add	r7, sp, #0
 8006442:	60f8      	str	r0, [r7, #12]
 8006444:	60b9      	str	r1, [r7, #8]
 8006446:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8006448:	68fb      	ldr	r3, [r7, #12]
 800644a:	3314      	adds	r3, #20
 800644c:	461a      	mov	r2, r3
 800644e:	68bb      	ldr	r3, [r7, #8]
 8006450:	0e5b      	lsrs	r3, r3, #25
 8006452:	009b      	lsls	r3, r3, #2
 8006454:	f003 0304 	and.w	r3, r3, #4
 8006458:	4413      	add	r3, r2
 800645a:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 800645c:	697b      	ldr	r3, [r7, #20]
 800645e:	681a      	ldr	r2, [r3, #0]
 8006460:	68bb      	ldr	r3, [r7, #8]
 8006462:	0d1b      	lsrs	r3, r3, #20
 8006464:	f003 031f 	and.w	r3, r3, #31
 8006468:	2107      	movs	r1, #7
 800646a:	fa01 f303 	lsl.w	r3, r1, r3
 800646e:	43db      	mvns	r3, r3
 8006470:	401a      	ands	r2, r3
 8006472:	68bb      	ldr	r3, [r7, #8]
 8006474:	0d1b      	lsrs	r3, r3, #20
 8006476:	f003 031f 	and.w	r3, r3, #31
 800647a:	6879      	ldr	r1, [r7, #4]
 800647c:	fa01 f303 	lsl.w	r3, r1, r3
 8006480:	431a      	orrs	r2, r3
 8006482:	697b      	ldr	r3, [r7, #20]
 8006484:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8006486:	bf00      	nop
 8006488:	371c      	adds	r7, #28
 800648a:	46bd      	mov	sp, r7
 800648c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006490:	4770      	bx	lr
	...

08006494 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8006494:	b480      	push	{r7}
 8006496:	b085      	sub	sp, #20
 8006498:	af00      	add	r7, sp, #0
 800649a:	60f8      	str	r0, [r7, #12]
 800649c:	60b9      	str	r1, [r7, #8]
 800649e:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 80064a0:	68fb      	ldr	r3, [r7, #12]
 80064a2:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 80064a6:	68bb      	ldr	r3, [r7, #8]
 80064a8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80064ac:	43db      	mvns	r3, r3
 80064ae:	401a      	ands	r2, r3
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	f003 0318 	and.w	r3, r3, #24
 80064b6:	4908      	ldr	r1, [pc, #32]	@ (80064d8 <LL_ADC_SetChannelSingleDiff+0x44>)
 80064b8:	40d9      	lsrs	r1, r3
 80064ba:	68bb      	ldr	r3, [r7, #8]
 80064bc:	400b      	ands	r3, r1
 80064be:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80064c2:	431a      	orrs	r2, r3
 80064c4:	68fb      	ldr	r3, [r7, #12]
 80064c6:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 80064ca:	bf00      	nop
 80064cc:	3714      	adds	r7, #20
 80064ce:	46bd      	mov	sp, r7
 80064d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064d4:	4770      	bx	lr
 80064d6:	bf00      	nop
 80064d8:	0007ffff 	.word	0x0007ffff

080064dc <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80064dc:	b480      	push	{r7}
 80064de:	b083      	sub	sp, #12
 80064e0:	af00      	add	r7, sp, #0
 80064e2:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	689b      	ldr	r3, [r3, #8]
 80064e8:	f003 031f 	and.w	r3, r3, #31
}
 80064ec:	4618      	mov	r0, r3
 80064ee:	370c      	adds	r7, #12
 80064f0:	46bd      	mov	sp, r7
 80064f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064f6:	4770      	bx	lr

080064f8 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80064f8:	b480      	push	{r7}
 80064fa:	b083      	sub	sp, #12
 80064fc:	af00      	add	r7, sp, #0
 80064fe:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	689b      	ldr	r3, [r3, #8]
 8006504:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
}
 8006508:	4618      	mov	r0, r3
 800650a:	370c      	adds	r7, #12
 800650c:	46bd      	mov	sp, r7
 800650e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006512:	4770      	bx	lr

08006514 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8006514:	b480      	push	{r7}
 8006516:	b083      	sub	sp, #12
 8006518:	af00      	add	r7, sp, #0
 800651a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	689b      	ldr	r3, [r3, #8]
 8006520:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8006524:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8006528:	687a      	ldr	r2, [r7, #4]
 800652a:	6093      	str	r3, [r2, #8]
}
 800652c:	bf00      	nop
 800652e:	370c      	adds	r7, #12
 8006530:	46bd      	mov	sp, r7
 8006532:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006536:	4770      	bx	lr

08006538 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8006538:	b480      	push	{r7}
 800653a:	b083      	sub	sp, #12
 800653c:	af00      	add	r7, sp, #0
 800653e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	689b      	ldr	r3, [r3, #8]
 8006544:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006548:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800654c:	d101      	bne.n	8006552 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 800654e:	2301      	movs	r3, #1
 8006550:	e000      	b.n	8006554 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8006552:	2300      	movs	r3, #0
}
 8006554:	4618      	mov	r0, r3
 8006556:	370c      	adds	r7, #12
 8006558:	46bd      	mov	sp, r7
 800655a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800655e:	4770      	bx	lr

08006560 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8006560:	b480      	push	{r7}
 8006562:	b083      	sub	sp, #12
 8006564:	af00      	add	r7, sp, #0
 8006566:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	689b      	ldr	r3, [r3, #8]
 800656c:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8006570:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8006574:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 800657c:	bf00      	nop
 800657e:	370c      	adds	r7, #12
 8006580:	46bd      	mov	sp, r7
 8006582:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006586:	4770      	bx	lr

08006588 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8006588:	b480      	push	{r7}
 800658a:	b083      	sub	sp, #12
 800658c:	af00      	add	r7, sp, #0
 800658e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	689b      	ldr	r3, [r3, #8]
 8006594:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006598:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800659c:	d101      	bne.n	80065a2 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 800659e:	2301      	movs	r3, #1
 80065a0:	e000      	b.n	80065a4 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80065a2:	2300      	movs	r3, #0
}
 80065a4:	4618      	mov	r0, r3
 80065a6:	370c      	adds	r7, #12
 80065a8:	46bd      	mov	sp, r7
 80065aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065ae:	4770      	bx	lr

080065b0 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 80065b0:	b480      	push	{r7}
 80065b2:	b083      	sub	sp, #12
 80065b4:	af00      	add	r7, sp, #0
 80065b6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	689b      	ldr	r3, [r3, #8]
 80065bc:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80065c0:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80065c4:	f043 0201 	orr.w	r2, r3, #1
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 80065cc:	bf00      	nop
 80065ce:	370c      	adds	r7, #12
 80065d0:	46bd      	mov	sp, r7
 80065d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065d6:	4770      	bx	lr

080065d8 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 80065d8:	b480      	push	{r7}
 80065da:	b083      	sub	sp, #12
 80065dc:	af00      	add	r7, sp, #0
 80065de:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	689b      	ldr	r3, [r3, #8]
 80065e4:	f003 0301 	and.w	r3, r3, #1
 80065e8:	2b01      	cmp	r3, #1
 80065ea:	d101      	bne.n	80065f0 <LL_ADC_IsEnabled+0x18>
 80065ec:	2301      	movs	r3, #1
 80065ee:	e000      	b.n	80065f2 <LL_ADC_IsEnabled+0x1a>
 80065f0:	2300      	movs	r3, #0
}
 80065f2:	4618      	mov	r0, r3
 80065f4:	370c      	adds	r7, #12
 80065f6:	46bd      	mov	sp, r7
 80065f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065fc:	4770      	bx	lr

080065fe <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 80065fe:	b480      	push	{r7}
 8006600:	b083      	sub	sp, #12
 8006602:	af00      	add	r7, sp, #0
 8006604:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	689b      	ldr	r3, [r3, #8]
 800660a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800660e:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8006612:	f043 0204 	orr.w	r2, r3, #4
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 800661a:	bf00      	nop
 800661c:	370c      	adds	r7, #12
 800661e:	46bd      	mov	sp, r7
 8006620:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006624:	4770      	bx	lr

08006626 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8006626:	b480      	push	{r7}
 8006628:	b083      	sub	sp, #12
 800662a:	af00      	add	r7, sp, #0
 800662c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	689b      	ldr	r3, [r3, #8]
 8006632:	f003 0304 	and.w	r3, r3, #4
 8006636:	2b04      	cmp	r3, #4
 8006638:	d101      	bne.n	800663e <LL_ADC_REG_IsConversionOngoing+0x18>
 800663a:	2301      	movs	r3, #1
 800663c:	e000      	b.n	8006640 <LL_ADC_REG_IsConversionOngoing+0x1a>
 800663e:	2300      	movs	r3, #0
}
 8006640:	4618      	mov	r0, r3
 8006642:	370c      	adds	r7, #12
 8006644:	46bd      	mov	sp, r7
 8006646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800664a:	4770      	bx	lr

0800664c <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 800664c:	b480      	push	{r7}
 800664e:	b083      	sub	sp, #12
 8006650:	af00      	add	r7, sp, #0
 8006652:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	689b      	ldr	r3, [r3, #8]
 8006658:	f003 0308 	and.w	r3, r3, #8
 800665c:	2b08      	cmp	r3, #8
 800665e:	d101      	bne.n	8006664 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8006660:	2301      	movs	r3, #1
 8006662:	e000      	b.n	8006666 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8006664:	2300      	movs	r3, #0
}
 8006666:	4618      	mov	r0, r3
 8006668:	370c      	adds	r7, #12
 800666a:	46bd      	mov	sp, r7
 800666c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006670:	4770      	bx	lr
	...

08006674 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8006674:	b590      	push	{r4, r7, lr}
 8006676:	b089      	sub	sp, #36	@ 0x24
 8006678:	af00      	add	r7, sp, #0
 800667a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800667c:	2300      	movs	r3, #0
 800667e:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8006680:	2300      	movs	r3, #0
 8006682:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	2b00      	cmp	r3, #0
 8006688:	d101      	bne.n	800668e <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 800668a:	2301      	movs	r3, #1
 800668c:	e167      	b.n	800695e <HAL_ADC_Init+0x2ea>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	695b      	ldr	r3, [r3, #20]
 8006692:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006698:	2b00      	cmp	r3, #0
 800669a:	d109      	bne.n	80066b0 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800669c:	6878      	ldr	r0, [r7, #4]
 800669e:	f7fb fa33 	bl	8001b08 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	2200      	movs	r2, #0
 80066a6:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	2200      	movs	r2, #0
 80066ac:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	681b      	ldr	r3, [r3, #0]
 80066b4:	4618      	mov	r0, r3
 80066b6:	f7ff ff3f 	bl	8006538 <LL_ADC_IsDeepPowerDownEnabled>
 80066ba:	4603      	mov	r3, r0
 80066bc:	2b00      	cmp	r3, #0
 80066be:	d004      	beq.n	80066ca <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	681b      	ldr	r3, [r3, #0]
 80066c4:	4618      	mov	r0, r3
 80066c6:	f7ff ff25 	bl	8006514 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	681b      	ldr	r3, [r3, #0]
 80066ce:	4618      	mov	r0, r3
 80066d0:	f7ff ff5a 	bl	8006588 <LL_ADC_IsInternalRegulatorEnabled>
 80066d4:	4603      	mov	r3, r0
 80066d6:	2b00      	cmp	r3, #0
 80066d8:	d115      	bne.n	8006706 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	681b      	ldr	r3, [r3, #0]
 80066de:	4618      	mov	r0, r3
 80066e0:	f7ff ff3e 	bl	8006560 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80066e4:	4ba0      	ldr	r3, [pc, #640]	@ (8006968 <HAL_ADC_Init+0x2f4>)
 80066e6:	681b      	ldr	r3, [r3, #0]
 80066e8:	099b      	lsrs	r3, r3, #6
 80066ea:	4aa0      	ldr	r2, [pc, #640]	@ (800696c <HAL_ADC_Init+0x2f8>)
 80066ec:	fba2 2303 	umull	r2, r3, r2, r3
 80066f0:	099b      	lsrs	r3, r3, #6
 80066f2:	3301      	adds	r3, #1
 80066f4:	005b      	lsls	r3, r3, #1
 80066f6:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80066f8:	e002      	b.n	8006700 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 80066fa:	68fb      	ldr	r3, [r7, #12]
 80066fc:	3b01      	subs	r3, #1
 80066fe:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8006700:	68fb      	ldr	r3, [r7, #12]
 8006702:	2b00      	cmp	r3, #0
 8006704:	d1f9      	bne.n	80066fa <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	681b      	ldr	r3, [r3, #0]
 800670a:	4618      	mov	r0, r3
 800670c:	f7ff ff3c 	bl	8006588 <LL_ADC_IsInternalRegulatorEnabled>
 8006710:	4603      	mov	r3, r0
 8006712:	2b00      	cmp	r3, #0
 8006714:	d10d      	bne.n	8006732 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800671a:	f043 0210 	orr.w	r2, r3, #16
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006726:	f043 0201 	orr.w	r2, r3, #1
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 800672e:	2301      	movs	r3, #1
 8006730:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	681b      	ldr	r3, [r3, #0]
 8006736:	4618      	mov	r0, r3
 8006738:	f7ff ff75 	bl	8006626 <LL_ADC_REG_IsConversionOngoing>
 800673c:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006742:	f003 0310 	and.w	r3, r3, #16
 8006746:	2b00      	cmp	r3, #0
 8006748:	f040 8100 	bne.w	800694c <HAL_ADC_Init+0x2d8>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 800674c:	697b      	ldr	r3, [r7, #20]
 800674e:	2b00      	cmp	r3, #0
 8006750:	f040 80fc 	bne.w	800694c <HAL_ADC_Init+0x2d8>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006758:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 800675c:	f043 0202 	orr.w	r2, r3, #2
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	681b      	ldr	r3, [r3, #0]
 8006768:	4618      	mov	r0, r3
 800676a:	f7ff ff35 	bl	80065d8 <LL_ADC_IsEnabled>
 800676e:	4603      	mov	r3, r0
 8006770:	2b00      	cmp	r3, #0
 8006772:	d111      	bne.n	8006798 <HAL_ADC_Init+0x124>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8006774:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8006778:	f7ff ff2e 	bl	80065d8 <LL_ADC_IsEnabled>
 800677c:	4604      	mov	r4, r0
 800677e:	487c      	ldr	r0, [pc, #496]	@ (8006970 <HAL_ADC_Init+0x2fc>)
 8006780:	f7ff ff2a 	bl	80065d8 <LL_ADC_IsEnabled>
 8006784:	4603      	mov	r3, r0
 8006786:	4323      	orrs	r3, r4
 8006788:	2b00      	cmp	r3, #0
 800678a:	d105      	bne.n	8006798 <HAL_ADC_Init+0x124>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	685b      	ldr	r3, [r3, #4]
 8006790:	4619      	mov	r1, r3
 8006792:	4878      	ldr	r0, [pc, #480]	@ (8006974 <HAL_ADC_Init+0x300>)
 8006794:	f7ff fd2e 	bl	80061f4 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	7f5b      	ldrb	r3, [r3, #29]
 800679c:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80067a2:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 80067a8:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 80067ae:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80067b6:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80067b8:	4313      	orrs	r3, r2
 80067ba:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80067c2:	2b01      	cmp	r3, #1
 80067c4:	d106      	bne.n	80067d4 <HAL_ADC_Init+0x160>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80067ca:	3b01      	subs	r3, #1
 80067cc:	045b      	lsls	r3, r3, #17
 80067ce:	69ba      	ldr	r2, [r7, #24]
 80067d0:	4313      	orrs	r3, r2
 80067d2:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80067d8:	2b00      	cmp	r3, #0
 80067da:	d009      	beq.n	80067f0 <HAL_ADC_Init+0x17c>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80067e0:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80067e8:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80067ea:	69ba      	ldr	r2, [r7, #24]
 80067ec:	4313      	orrs	r3, r2
 80067ee:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	681b      	ldr	r3, [r3, #0]
 80067f4:	68da      	ldr	r2, [r3, #12]
 80067f6:	4b60      	ldr	r3, [pc, #384]	@ (8006978 <HAL_ADC_Init+0x304>)
 80067f8:	4013      	ands	r3, r2
 80067fa:	687a      	ldr	r2, [r7, #4]
 80067fc:	6812      	ldr	r2, [r2, #0]
 80067fe:	69b9      	ldr	r1, [r7, #24]
 8006800:	430b      	orrs	r3, r1
 8006802:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	681b      	ldr	r3, [r3, #0]
 8006808:	691b      	ldr	r3, [r3, #16]
 800680a:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	681b      	ldr	r3, [r3, #0]
 8006816:	430a      	orrs	r2, r1
 8006818:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	681b      	ldr	r3, [r3, #0]
 800681e:	4618      	mov	r0, r3
 8006820:	f7ff ff14 	bl	800664c <LL_ADC_INJ_IsConversionOngoing>
 8006824:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8006826:	697b      	ldr	r3, [r7, #20]
 8006828:	2b00      	cmp	r3, #0
 800682a:	d16d      	bne.n	8006908 <HAL_ADC_Init+0x294>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800682c:	693b      	ldr	r3, [r7, #16]
 800682e:	2b00      	cmp	r3, #0
 8006830:	d16a      	bne.n	8006908 <HAL_ADC_Init+0x294>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8006836:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800683e:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8006840:	4313      	orrs	r3, r2
 8006842:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	681b      	ldr	r3, [r3, #0]
 8006848:	68db      	ldr	r3, [r3, #12]
 800684a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800684e:	f023 0302 	bic.w	r3, r3, #2
 8006852:	687a      	ldr	r2, [r7, #4]
 8006854:	6812      	ldr	r2, [r2, #0]
 8006856:	69b9      	ldr	r1, [r7, #24]
 8006858:	430b      	orrs	r3, r1
 800685a:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	691b      	ldr	r3, [r3, #16]
 8006860:	2b00      	cmp	r3, #0
 8006862:	d017      	beq.n	8006894 <HAL_ADC_Init+0x220>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	681b      	ldr	r3, [r3, #0]
 8006868:	691a      	ldr	r2, [r3, #16]
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	681b      	ldr	r3, [r3, #0]
 800686e:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8006872:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	681b      	ldr	r3, [r3, #0]
 8006878:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800687c:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8006880:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8006884:	687a      	ldr	r2, [r7, #4]
 8006886:	6911      	ldr	r1, [r2, #16]
 8006888:	687a      	ldr	r2, [r7, #4]
 800688a:	6812      	ldr	r2, [r2, #0]
 800688c:	430b      	orrs	r3, r1
 800688e:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 8006892:	e013      	b.n	80068bc <HAL_ADC_Init+0x248>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	681b      	ldr	r3, [r3, #0]
 8006898:	691a      	ldr	r2, [r3, #16]
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	681b      	ldr	r3, [r3, #0]
 800689e:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 80068a2:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	681b      	ldr	r3, [r3, #0]
 80068a8:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 80068ac:	687a      	ldr	r2, [r7, #4]
 80068ae:	6812      	ldr	r2, [r2, #0]
 80068b0:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 80068b4:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80068b8:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80068c2:	2b01      	cmp	r3, #1
 80068c4:	d118      	bne.n	80068f8 <HAL_ADC_Init+0x284>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	681b      	ldr	r3, [r3, #0]
 80068ca:	691b      	ldr	r3, [r3, #16]
 80068cc:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 80068d0:	f023 0304 	bic.w	r3, r3, #4
 80068d4:	687a      	ldr	r2, [r7, #4]
 80068d6:	6c51      	ldr	r1, [r2, #68]	@ 0x44
 80068d8:	687a      	ldr	r2, [r7, #4]
 80068da:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80068dc:	4311      	orrs	r1, r2
 80068de:	687a      	ldr	r2, [r7, #4]
 80068e0:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 80068e2:	4311      	orrs	r1, r2
 80068e4:	687a      	ldr	r2, [r7, #4]
 80068e6:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80068e8:	430a      	orrs	r2, r1
 80068ea:	431a      	orrs	r2, r3
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	681b      	ldr	r3, [r3, #0]
 80068f0:	f042 0201 	orr.w	r2, r2, #1
 80068f4:	611a      	str	r2, [r3, #16]
 80068f6:	e007      	b.n	8006908 <HAL_ADC_Init+0x294>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	681b      	ldr	r3, [r3, #0]
 80068fc:	691a      	ldr	r2, [r3, #16]
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	681b      	ldr	r3, [r3, #0]
 8006902:	f022 0201 	bic.w	r2, r2, #1
 8006906:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	695b      	ldr	r3, [r3, #20]
 800690c:	2b01      	cmp	r3, #1
 800690e:	d10c      	bne.n	800692a <HAL_ADC_Init+0x2b6>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	681b      	ldr	r3, [r3, #0]
 8006914:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006916:	f023 010f 	bic.w	r1, r3, #15
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	6a1b      	ldr	r3, [r3, #32]
 800691e:	1e5a      	subs	r2, r3, #1
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	681b      	ldr	r3, [r3, #0]
 8006924:	430a      	orrs	r2, r1
 8006926:	631a      	str	r2, [r3, #48]	@ 0x30
 8006928:	e007      	b.n	800693a <HAL_ADC_Init+0x2c6>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	681b      	ldr	r3, [r3, #0]
 800692e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	681b      	ldr	r3, [r3, #0]
 8006934:	f022 020f 	bic.w	r2, r2, #15
 8006938:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800693e:	f023 0303 	bic.w	r3, r3, #3
 8006942:	f043 0201 	orr.w	r2, r3, #1
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	65da      	str	r2, [r3, #92]	@ 0x5c
 800694a:	e007      	b.n	800695c <HAL_ADC_Init+0x2e8>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006950:	f043 0210 	orr.w	r2, r3, #16
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8006958:	2301      	movs	r3, #1
 800695a:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 800695c:	7ffb      	ldrb	r3, [r7, #31]
}
 800695e:	4618      	mov	r0, r3
 8006960:	3724      	adds	r7, #36	@ 0x24
 8006962:	46bd      	mov	sp, r7
 8006964:	bd90      	pop	{r4, r7, pc}
 8006966:	bf00      	nop
 8006968:	20000020 	.word	0x20000020
 800696c:	053e2d63 	.word	0x053e2d63
 8006970:	50000100 	.word	0x50000100
 8006974:	50000300 	.word	0x50000300
 8006978:	fff04007 	.word	0xfff04007

0800697c <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 800697c:	b580      	push	{r7, lr}
 800697e:	b086      	sub	sp, #24
 8006980:	af00      	add	r7, sp, #0
 8006982:	60f8      	str	r0, [r7, #12]
 8006984:	60b9      	str	r1, [r7, #8]
 8006986:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8006988:	4851      	ldr	r0, [pc, #324]	@ (8006ad0 <HAL_ADC_Start_DMA+0x154>)
 800698a:	f7ff fda7 	bl	80064dc <LL_ADC_GetMultimode>
 800698e:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8006990:	68fb      	ldr	r3, [r7, #12]
 8006992:	681b      	ldr	r3, [r3, #0]
 8006994:	4618      	mov	r0, r3
 8006996:	f7ff fe46 	bl	8006626 <LL_ADC_REG_IsConversionOngoing>
 800699a:	4603      	mov	r3, r0
 800699c:	2b00      	cmp	r3, #0
 800699e:	f040 808f 	bne.w	8006ac0 <HAL_ADC_Start_DMA+0x144>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80069a2:	68fb      	ldr	r3, [r7, #12]
 80069a4:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 80069a8:	2b01      	cmp	r3, #1
 80069aa:	d101      	bne.n	80069b0 <HAL_ADC_Start_DMA+0x34>
 80069ac:	2302      	movs	r3, #2
 80069ae:	e08a      	b.n	8006ac6 <HAL_ADC_Start_DMA+0x14a>
 80069b0:	68fb      	ldr	r3, [r7, #12]
 80069b2:	2201      	movs	r2, #1
 80069b4:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

#if defined(ADC_MULTIMODE_SUPPORT)
    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 80069b8:	693b      	ldr	r3, [r7, #16]
 80069ba:	2b00      	cmp	r3, #0
 80069bc:	d005      	beq.n	80069ca <HAL_ADC_Start_DMA+0x4e>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80069be:	693b      	ldr	r3, [r7, #16]
 80069c0:	2b05      	cmp	r3, #5
 80069c2:	d002      	beq.n	80069ca <HAL_ADC_Start_DMA+0x4e>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80069c4:	693b      	ldr	r3, [r7, #16]
 80069c6:	2b09      	cmp	r3, #9
 80069c8:	d173      	bne.n	8006ab2 <HAL_ADC_Start_DMA+0x136>
       )
#endif /* ADC_MULTIMODE_SUPPORT */
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 80069ca:	68f8      	ldr	r0, [r7, #12]
 80069cc:	f000 feb2 	bl	8007734 <ADC_Enable>
 80069d0:	4603      	mov	r3, r0
 80069d2:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 80069d4:	7dfb      	ldrb	r3, [r7, #23]
 80069d6:	2b00      	cmp	r3, #0
 80069d8:	d166      	bne.n	8006aa8 <HAL_ADC_Start_DMA+0x12c>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 80069da:	68fb      	ldr	r3, [r7, #12]
 80069dc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80069de:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80069e2:	f023 0301 	bic.w	r3, r3, #1
 80069e6:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80069ea:	68fb      	ldr	r3, [r7, #12]
 80069ec:	65da      	str	r2, [r3, #92]	@ 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80069ee:	68fb      	ldr	r3, [r7, #12]
 80069f0:	681b      	ldr	r3, [r3, #0]
 80069f2:	4a38      	ldr	r2, [pc, #224]	@ (8006ad4 <HAL_ADC_Start_DMA+0x158>)
 80069f4:	4293      	cmp	r3, r2
 80069f6:	d002      	beq.n	80069fe <HAL_ADC_Start_DMA+0x82>
 80069f8:	68fb      	ldr	r3, [r7, #12]
 80069fa:	681b      	ldr	r3, [r3, #0]
 80069fc:	e001      	b.n	8006a02 <HAL_ADC_Start_DMA+0x86>
 80069fe:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8006a02:	68fa      	ldr	r2, [r7, #12]
 8006a04:	6812      	ldr	r2, [r2, #0]
 8006a06:	4293      	cmp	r3, r2
 8006a08:	d002      	beq.n	8006a10 <HAL_ADC_Start_DMA+0x94>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8006a0a:	693b      	ldr	r3, [r7, #16]
 8006a0c:	2b00      	cmp	r3, #0
 8006a0e:	d105      	bne.n	8006a1c <HAL_ADC_Start_DMA+0xa0>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8006a10:	68fb      	ldr	r3, [r7, #12]
 8006a12:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006a14:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8006a18:	68fb      	ldr	r3, [r7, #12]
 8006a1a:	65da      	str	r2, [r3, #92]	@ 0x5c
        }
#endif /* ADC_MULTIMODE_SUPPORT */

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8006a1c:	68fb      	ldr	r3, [r7, #12]
 8006a1e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006a20:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8006a24:	2b00      	cmp	r3, #0
 8006a26:	d006      	beq.n	8006a36 <HAL_ADC_Start_DMA+0xba>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8006a28:	68fb      	ldr	r3, [r7, #12]
 8006a2a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006a2c:	f023 0206 	bic.w	r2, r3, #6
 8006a30:	68fb      	ldr	r3, [r7, #12]
 8006a32:	661a      	str	r2, [r3, #96]	@ 0x60
 8006a34:	e002      	b.n	8006a3c <HAL_ADC_Start_DMA+0xc0>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8006a36:	68fb      	ldr	r3, [r7, #12]
 8006a38:	2200      	movs	r2, #0
 8006a3a:	661a      	str	r2, [r3, #96]	@ 0x60
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8006a3c:	68fb      	ldr	r3, [r7, #12]
 8006a3e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006a40:	4a25      	ldr	r2, [pc, #148]	@ (8006ad8 <HAL_ADC_Start_DMA+0x15c>)
 8006a42:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8006a44:	68fb      	ldr	r3, [r7, #12]
 8006a46:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006a48:	4a24      	ldr	r2, [pc, #144]	@ (8006adc <HAL_ADC_Start_DMA+0x160>)
 8006a4a:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8006a4c:	68fb      	ldr	r3, [r7, #12]
 8006a4e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006a50:	4a23      	ldr	r2, [pc, #140]	@ (8006ae0 <HAL_ADC_Start_DMA+0x164>)
 8006a52:	635a      	str	r2, [r3, #52]	@ 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8006a54:	68fb      	ldr	r3, [r7, #12]
 8006a56:	681b      	ldr	r3, [r3, #0]
 8006a58:	221c      	movs	r2, #28
 8006a5a:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8006a5c:	68fb      	ldr	r3, [r7, #12]
 8006a5e:	2200      	movs	r2, #0
 8006a60:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8006a64:	68fb      	ldr	r3, [r7, #12]
 8006a66:	681b      	ldr	r3, [r3, #0]
 8006a68:	685a      	ldr	r2, [r3, #4]
 8006a6a:	68fb      	ldr	r3, [r7, #12]
 8006a6c:	681b      	ldr	r3, [r3, #0]
 8006a6e:	f042 0210 	orr.w	r2, r2, #16
 8006a72:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8006a74:	68fb      	ldr	r3, [r7, #12]
 8006a76:	681b      	ldr	r3, [r3, #0]
 8006a78:	68da      	ldr	r2, [r3, #12]
 8006a7a:	68fb      	ldr	r3, [r7, #12]
 8006a7c:	681b      	ldr	r3, [r3, #0]
 8006a7e:	f042 0201 	orr.w	r2, r2, #1
 8006a82:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8006a84:	68fb      	ldr	r3, [r7, #12]
 8006a86:	6d58      	ldr	r0, [r3, #84]	@ 0x54
 8006a88:	68fb      	ldr	r3, [r7, #12]
 8006a8a:	681b      	ldr	r3, [r3, #0]
 8006a8c:	3340      	adds	r3, #64	@ 0x40
 8006a8e:	4619      	mov	r1, r3
 8006a90:	68ba      	ldr	r2, [r7, #8]
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	f001 f9ec 	bl	8007e70 <HAL_DMA_Start_IT>
 8006a98:	4603      	mov	r3, r0
 8006a9a:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8006a9c:	68fb      	ldr	r3, [r7, #12]
 8006a9e:	681b      	ldr	r3, [r3, #0]
 8006aa0:	4618      	mov	r0, r3
 8006aa2:	f7ff fdac 	bl	80065fe <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 8006aa6:	e00d      	b.n	8006ac4 <HAL_ADC_Start_DMA+0x148>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8006aa8:	68fb      	ldr	r3, [r7, #12]
 8006aaa:	2200      	movs	r2, #0
 8006aac:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
      if (tmp_hal_status == HAL_OK)
 8006ab0:	e008      	b.n	8006ac4 <HAL_ADC_Start_DMA+0x148>

    }
#if defined(ADC_MULTIMODE_SUPPORT)
    else
    {
      tmp_hal_status = HAL_ERROR;
 8006ab2:	2301      	movs	r3, #1
 8006ab4:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8006ab6:	68fb      	ldr	r3, [r7, #12]
 8006ab8:	2200      	movs	r2, #0
 8006aba:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
 8006abe:	e001      	b.n	8006ac4 <HAL_ADC_Start_DMA+0x148>
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8006ac0:	2302      	movs	r3, #2
 8006ac2:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8006ac4:	7dfb      	ldrb	r3, [r7, #23]
}
 8006ac6:	4618      	mov	r0, r3
 8006ac8:	3718      	adds	r7, #24
 8006aca:	46bd      	mov	sp, r7
 8006acc:	bd80      	pop	{r7, pc}
 8006ace:	bf00      	nop
 8006ad0:	50000300 	.word	0x50000300
 8006ad4:	50000100 	.word	0x50000100
 8006ad8:	08007841 	.word	0x08007841
 8006adc:	08007919 	.word	0x08007919
 8006ae0:	08007935 	.word	0x08007935

08006ae4 <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 8006ae4:	b580      	push	{r7, lr}
 8006ae6:	b08a      	sub	sp, #40	@ 0x28
 8006ae8:	af00      	add	r7, sp, #0
 8006aea:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 8006aec:	2300      	movs	r3, #0
 8006aee:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t tmp_isr = hadc->Instance->ISR;
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	681b      	ldr	r3, [r3, #0]
 8006af4:	681b      	ldr	r3, [r3, #0]
 8006af6:	61fb      	str	r3, [r7, #28]
  uint32_t tmp_ier = hadc->Instance->IER;
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	681b      	ldr	r3, [r3, #0]
 8006afc:	685b      	ldr	r3, [r3, #4]
 8006afe:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_adc_inj_is_trigger_source_sw_start;
  uint32_t tmp_adc_reg_is_trigger_source_sw_start;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8006b00:	4883      	ldr	r0, [pc, #524]	@ (8006d10 <HAL_ADC_IRQHandler+0x22c>)
 8006b02:	f7ff fceb 	bl	80064dc <LL_ADC_GetMultimode>
 8006b06:	6178      	str	r0, [r7, #20]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 8006b08:	69fb      	ldr	r3, [r7, #28]
 8006b0a:	f003 0302 	and.w	r3, r3, #2
 8006b0e:	2b00      	cmp	r3, #0
 8006b10:	d017      	beq.n	8006b42 <HAL_ADC_IRQHandler+0x5e>
 8006b12:	69bb      	ldr	r3, [r7, #24]
 8006b14:	f003 0302 	and.w	r3, r3, #2
 8006b18:	2b00      	cmp	r3, #0
 8006b1a:	d012      	beq.n	8006b42 <HAL_ADC_IRQHandler+0x5e>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006b20:	f003 0310 	and.w	r3, r3, #16
 8006b24:	2b00      	cmp	r3, #0
 8006b26:	d105      	bne.n	8006b34 <HAL_ADC_IRQHandler+0x50>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006b2c:	f443 6200 	orr.w	r2, r3, #2048	@ 0x800
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 8006b34:	6878      	ldr	r0, [r7, #4]
 8006b36:	f000 ff65 	bl	8007a04 <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	681b      	ldr	r3, [r3, #0]
 8006b3e:	2202      	movs	r2, #2
 8006b40:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8006b42:	69fb      	ldr	r3, [r7, #28]
 8006b44:	f003 0304 	and.w	r3, r3, #4
 8006b48:	2b00      	cmp	r3, #0
 8006b4a:	d004      	beq.n	8006b56 <HAL_ADC_IRQHandler+0x72>
 8006b4c:	69bb      	ldr	r3, [r7, #24]
 8006b4e:	f003 0304 	and.w	r3, r3, #4
 8006b52:	2b00      	cmp	r3, #0
 8006b54:	d10a      	bne.n	8006b6c <HAL_ADC_IRQHandler+0x88>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8006b56:	69fb      	ldr	r3, [r7, #28]
 8006b58:	f003 0308 	and.w	r3, r3, #8
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8006b5c:	2b00      	cmp	r3, #0
 8006b5e:	f000 8085 	beq.w	8006c6c <HAL_ADC_IRQHandler+0x188>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8006b62:	69bb      	ldr	r3, [r7, #24]
 8006b64:	f003 0308 	and.w	r3, r3, #8
 8006b68:	2b00      	cmp	r3, #0
 8006b6a:	d07f      	beq.n	8006c6c <HAL_ADC_IRQHandler+0x188>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006b70:	f003 0310 	and.w	r3, r3, #16
 8006b74:	2b00      	cmp	r3, #0
 8006b76:	d105      	bne.n	8006b84 <HAL_ADC_IRQHandler+0xa0>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006b7c:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	681b      	ldr	r3, [r3, #0]
 8006b88:	4618      	mov	r0, r3
 8006b8a:	f7ff fc05 	bl	8006398 <LL_ADC_REG_IsTriggerSourceSWStart>
 8006b8e:	4603      	mov	r3, r0
 8006b90:	2b00      	cmp	r3, #0
 8006b92:	d064      	beq.n	8006c5e <HAL_ADC_IRQHandler+0x17a>
    {
      /* Get relevant register CFGR in ADC instance of ADC master or slave    */
      /* in function of multimode state (for devices with multimode           */
      /* available).                                                          */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	681b      	ldr	r3, [r3, #0]
 8006b98:	4a5e      	ldr	r2, [pc, #376]	@ (8006d14 <HAL_ADC_IRQHandler+0x230>)
 8006b9a:	4293      	cmp	r3, r2
 8006b9c:	d002      	beq.n	8006ba4 <HAL_ADC_IRQHandler+0xc0>
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	681b      	ldr	r3, [r3, #0]
 8006ba2:	e001      	b.n	8006ba8 <HAL_ADC_IRQHandler+0xc4>
 8006ba4:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8006ba8:	687a      	ldr	r2, [r7, #4]
 8006baa:	6812      	ldr	r2, [r2, #0]
 8006bac:	4293      	cmp	r3, r2
 8006bae:	d008      	beq.n	8006bc2 <HAL_ADC_IRQHandler+0xde>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8006bb0:	697b      	ldr	r3, [r7, #20]
 8006bb2:	2b00      	cmp	r3, #0
 8006bb4:	d005      	beq.n	8006bc2 <HAL_ADC_IRQHandler+0xde>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8006bb6:	697b      	ldr	r3, [r7, #20]
 8006bb8:	2b05      	cmp	r3, #5
 8006bba:	d002      	beq.n	8006bc2 <HAL_ADC_IRQHandler+0xde>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8006bbc:	697b      	ldr	r3, [r7, #20]
 8006bbe:	2b09      	cmp	r3, #9
 8006bc0:	d104      	bne.n	8006bcc <HAL_ADC_IRQHandler+0xe8>
         )
      {
        /* check CONT bit directly in handle ADC CFGR register */
        tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8006bc2:	687b      	ldr	r3, [r7, #4]
 8006bc4:	681b      	ldr	r3, [r3, #0]
 8006bc6:	68db      	ldr	r3, [r3, #12]
 8006bc8:	623b      	str	r3, [r7, #32]
 8006bca:	e00d      	b.n	8006be8 <HAL_ADC_IRQHandler+0x104>
      }
      else
      {
        /* else need to check Master ADC CONT bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	681b      	ldr	r3, [r3, #0]
 8006bd0:	4a50      	ldr	r2, [pc, #320]	@ (8006d14 <HAL_ADC_IRQHandler+0x230>)
 8006bd2:	4293      	cmp	r3, r2
 8006bd4:	d002      	beq.n	8006bdc <HAL_ADC_IRQHandler+0xf8>
 8006bd6:	687b      	ldr	r3, [r7, #4]
 8006bd8:	681b      	ldr	r3, [r3, #0]
 8006bda:	e001      	b.n	8006be0 <HAL_ADC_IRQHandler+0xfc>
 8006bdc:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8006be0:	613b      	str	r3, [r7, #16]
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8006be2:	693b      	ldr	r3, [r7, #16]
 8006be4:	68db      	ldr	r3, [r3, #12]
 8006be6:	623b      	str	r3, [r7, #32]
#else
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Carry on if continuous mode is disabled */
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 8006be8:	6a3b      	ldr	r3, [r7, #32]
 8006bea:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006bee:	2b00      	cmp	r3, #0
 8006bf0:	d135      	bne.n	8006c5e <HAL_ADC_IRQHandler+0x17a>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	681b      	ldr	r3, [r3, #0]
 8006bf6:	681b      	ldr	r3, [r3, #0]
 8006bf8:	f003 0308 	and.w	r3, r3, #8
 8006bfc:	2b08      	cmp	r3, #8
 8006bfe:	d12e      	bne.n	8006c5e <HAL_ADC_IRQHandler+0x17a>
        {
          /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit         */
          /* ADSTART==0 (no conversion on going)                              */
          if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	681b      	ldr	r3, [r3, #0]
 8006c04:	4618      	mov	r0, r3
 8006c06:	f7ff fd0e 	bl	8006626 <LL_ADC_REG_IsConversionOngoing>
 8006c0a:	4603      	mov	r3, r0
 8006c0c:	2b00      	cmp	r3, #0
 8006c0e:	d11a      	bne.n	8006c46 <HAL_ADC_IRQHandler+0x162>
          {
            /* Disable ADC end of sequence conversion interrupt */
            /* Note: Overrun interrupt was enabled with EOC interrupt in      */
            /* HAL_Start_IT(), but is not disabled here because can be used   */
            /* by overrun IRQ process below.                                  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	681b      	ldr	r3, [r3, #0]
 8006c14:	685a      	ldr	r2, [r3, #4]
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	681b      	ldr	r3, [r3, #0]
 8006c1a:	f022 020c 	bic.w	r2, r2, #12
 8006c1e:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006c24:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	65da      	str	r2, [r3, #92]	@ 0x5c

            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006c30:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8006c34:	2b00      	cmp	r3, #0
 8006c36:	d112      	bne.n	8006c5e <HAL_ADC_IRQHandler+0x17a>
            {
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006c3c:	f043 0201 	orr.w	r2, r3, #1
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	65da      	str	r2, [r3, #92]	@ 0x5c
 8006c44:	e00b      	b.n	8006c5e <HAL_ADC_IRQHandler+0x17a>
            }
          }
          else
          {
            /* Change ADC state to error state */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006c46:	687b      	ldr	r3, [r7, #4]
 8006c48:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006c4a:	f043 0210 	orr.w	r2, r3, #16
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	65da      	str	r2, [r3, #92]	@ 0x5c

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006c56:	f043 0201 	orr.w	r2, r3, #1
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	661a      	str	r2, [r3, #96]	@ 0x60
    /*       possibility to use:                                              */
    /*        " if ( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "               */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8006c5e:	6878      	ldr	r0, [r7, #4]
 8006c60:	f7fa ffde 	bl	8001c20 <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	681b      	ldr	r3, [r3, #0]
 8006c68:	220c      	movs	r2, #12
 8006c6a:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group injected end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8006c6c:	69fb      	ldr	r3, [r7, #28]
 8006c6e:	f003 0320 	and.w	r3, r3, #32
 8006c72:	2b00      	cmp	r3, #0
 8006c74:	d004      	beq.n	8006c80 <HAL_ADC_IRQHandler+0x19c>
 8006c76:	69bb      	ldr	r3, [r7, #24]
 8006c78:	f003 0320 	and.w	r3, r3, #32
 8006c7c:	2b00      	cmp	r3, #0
 8006c7e:	d10b      	bne.n	8006c98 <HAL_ADC_IRQHandler+0x1b4>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8006c80:	69fb      	ldr	r3, [r7, #28]
 8006c82:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8006c86:	2b00      	cmp	r3, #0
 8006c88:	f000 809e 	beq.w	8006dc8 <HAL_ADC_IRQHandler+0x2e4>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8006c8c:	69bb      	ldr	r3, [r7, #24]
 8006c8e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006c92:	2b00      	cmp	r3, #0
 8006c94:	f000 8098 	beq.w	8006dc8 <HAL_ADC_IRQHandler+0x2e4>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006c9c:	f003 0310 	and.w	r3, r3, #16
 8006ca0:	2b00      	cmp	r3, #0
 8006ca2:	d105      	bne.n	8006cb0 <HAL_ADC_IRQHandler+0x1cc>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006ca8:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    /* Retrieve ADC configuration */
    tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	681b      	ldr	r3, [r3, #0]
 8006cb4:	4618      	mov	r0, r3
 8006cb6:	f7ff fbae 	bl	8006416 <LL_ADC_INJ_IsTriggerSourceSWStart>
 8006cba:	60f8      	str	r0, [r7, #12]
    tmp_adc_reg_is_trigger_source_sw_start = LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance);
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	681b      	ldr	r3, [r3, #0]
 8006cc0:	4618      	mov	r0, r3
 8006cc2:	f7ff fb69 	bl	8006398 <LL_ADC_REG_IsTriggerSourceSWStart>
 8006cc6:	60b8      	str	r0, [r7, #8]
    /* Get relevant register CFGR in ADC instance of ADC master or slave  */
    /* in function of multimode state (for devices with multimode         */
    /* available).                                                        */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	681b      	ldr	r3, [r3, #0]
 8006ccc:	4a11      	ldr	r2, [pc, #68]	@ (8006d14 <HAL_ADC_IRQHandler+0x230>)
 8006cce:	4293      	cmp	r3, r2
 8006cd0:	d002      	beq.n	8006cd8 <HAL_ADC_IRQHandler+0x1f4>
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	681b      	ldr	r3, [r3, #0]
 8006cd6:	e001      	b.n	8006cdc <HAL_ADC_IRQHandler+0x1f8>
 8006cd8:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8006cdc:	687a      	ldr	r2, [r7, #4]
 8006cde:	6812      	ldr	r2, [r2, #0]
 8006ce0:	4293      	cmp	r3, r2
 8006ce2:	d008      	beq.n	8006cf6 <HAL_ADC_IRQHandler+0x212>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8006ce4:	697b      	ldr	r3, [r7, #20]
 8006ce6:	2b00      	cmp	r3, #0
 8006ce8:	d005      	beq.n	8006cf6 <HAL_ADC_IRQHandler+0x212>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 8006cea:	697b      	ldr	r3, [r7, #20]
 8006cec:	2b06      	cmp	r3, #6
 8006cee:	d002      	beq.n	8006cf6 <HAL_ADC_IRQHandler+0x212>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 8006cf0:	697b      	ldr	r3, [r7, #20]
 8006cf2:	2b07      	cmp	r3, #7
 8006cf4:	d104      	bne.n	8006d00 <HAL_ADC_IRQHandler+0x21c>
       )
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	681b      	ldr	r3, [r3, #0]
 8006cfa:	68db      	ldr	r3, [r3, #12]
 8006cfc:	623b      	str	r3, [r7, #32]
 8006cfe:	e011      	b.n	8006d24 <HAL_ADC_IRQHandler+0x240>
    }
    else
    {
      tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	681b      	ldr	r3, [r3, #0]
 8006d04:	4a03      	ldr	r2, [pc, #12]	@ (8006d14 <HAL_ADC_IRQHandler+0x230>)
 8006d06:	4293      	cmp	r3, r2
 8006d08:	d006      	beq.n	8006d18 <HAL_ADC_IRQHandler+0x234>
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	681b      	ldr	r3, [r3, #0]
 8006d0e:	e005      	b.n	8006d1c <HAL_ADC_IRQHandler+0x238>
 8006d10:	50000300 	.word	0x50000300
 8006d14:	50000100 	.word	0x50000100
 8006d18:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8006d1c:	613b      	str	r3, [r7, #16]
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8006d1e:	693b      	ldr	r3, [r7, #16]
 8006d20:	68db      	ldr	r3, [r3, #12]
 8006d22:	623b      	str	r3, [r7, #32]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 8006d24:	68fb      	ldr	r3, [r7, #12]
 8006d26:	2b00      	cmp	r3, #0
 8006d28:	d047      	beq.n	8006dba <HAL_ADC_IRQHandler+0x2d6>
    {
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 8006d2a:	6a3b      	ldr	r3, [r7, #32]
 8006d2c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006d30:	2b00      	cmp	r3, #0
 8006d32:	d007      	beq.n	8006d44 <HAL_ADC_IRQHandler+0x260>
 8006d34:	68bb      	ldr	r3, [r7, #8]
 8006d36:	2b00      	cmp	r3, #0
 8006d38:	d03f      	beq.n	8006dba <HAL_ADC_IRQHandler+0x2d6>
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
           (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL)))
 8006d3a:	6a3b      	ldr	r3, [r7, #32]
 8006d3c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 8006d40:	2b00      	cmp	r3, #0
 8006d42:	d13a      	bne.n	8006dba <HAL_ADC_IRQHandler+0x2d6>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	681b      	ldr	r3, [r3, #0]
 8006d48:	681b      	ldr	r3, [r3, #0]
 8006d4a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006d4e:	2b40      	cmp	r3, #64	@ 0x40
 8006d50:	d133      	bne.n	8006dba <HAL_ADC_IRQHandler+0x2d6>
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 8006d52:	6a3b      	ldr	r3, [r7, #32]
 8006d54:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8006d58:	2b00      	cmp	r3, #0
 8006d5a:	d12e      	bne.n	8006dba <HAL_ADC_IRQHandler+0x2d6>
          {
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 8006d5c:	687b      	ldr	r3, [r7, #4]
 8006d5e:	681b      	ldr	r3, [r3, #0]
 8006d60:	4618      	mov	r0, r3
 8006d62:	f7ff fc73 	bl	800664c <LL_ADC_INJ_IsConversionOngoing>
 8006d66:	4603      	mov	r3, r0
 8006d68:	2b00      	cmp	r3, #0
 8006d6a:	d11a      	bne.n	8006da2 <HAL_ADC_IRQHandler+0x2be>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	681b      	ldr	r3, [r3, #0]
 8006d70:	685a      	ldr	r2, [r3, #4]
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	681b      	ldr	r3, [r3, #0]
 8006d76:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8006d7a:	605a      	str	r2, [r3, #4]

              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006d80:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	65da      	str	r2, [r3, #92]	@ 0x5c

              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 8006d88:	687b      	ldr	r3, [r7, #4]
 8006d8a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006d8c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006d90:	2b00      	cmp	r3, #0
 8006d92:	d112      	bne.n	8006dba <HAL_ADC_IRQHandler+0x2d6>
              {
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006d98:	f043 0201 	orr.w	r2, r3, #1
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	65da      	str	r2, [r3, #92]	@ 0x5c
 8006da0:	e00b      	b.n	8006dba <HAL_ADC_IRQHandler+0x2d6>
              }
            }
            else
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006da6:	f043 0210 	orr.w	r2, r3, #16
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	65da      	str	r2, [r3, #92]	@ 0x5c

              /* Set ADC error code to ADC peripheral internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006db2:	f043 0201 	orr.w	r2, r3, #1
 8006db6:	687b      	ldr	r3, [r7, #4]
 8006db8:	661a      	str	r2, [r3, #96]	@ 0x60
              interruption has been triggered by end of conversion or end of
              sequence.    */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8006dba:	6878      	ldr	r0, [r7, #4]
 8006dbc:	f000 fdfa 	bl	80079b4 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	681b      	ldr	r3, [r3, #0]
 8006dc4:	2260      	movs	r2, #96	@ 0x60
 8006dc6:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 8006dc8:	69fb      	ldr	r3, [r7, #28]
 8006dca:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006dce:	2b00      	cmp	r3, #0
 8006dd0:	d011      	beq.n	8006df6 <HAL_ADC_IRQHandler+0x312>
 8006dd2:	69bb      	ldr	r3, [r7, #24]
 8006dd4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006dd8:	2b00      	cmp	r3, #0
 8006dda:	d00c      	beq.n	8006df6 <HAL_ADC_IRQHandler+0x312>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006de0:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 8006de8:	6878      	ldr	r0, [r7, #4]
 8006dea:	f000 f89f 	bl	8006f2c <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 8006dee:	687b      	ldr	r3, [r7, #4]
 8006df0:	681b      	ldr	r3, [r3, #0]
 8006df2:	2280      	movs	r2, #128	@ 0x80
 8006df4:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 8006df6:	69fb      	ldr	r3, [r7, #28]
 8006df8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006dfc:	2b00      	cmp	r3, #0
 8006dfe:	d012      	beq.n	8006e26 <HAL_ADC_IRQHandler+0x342>
 8006e00:	69bb      	ldr	r3, [r7, #24]
 8006e02:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006e06:	2b00      	cmp	r3, #0
 8006e08:	d00d      	beq.n	8006e26 <HAL_ADC_IRQHandler+0x342>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006e0e:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 8006e16:	6878      	ldr	r0, [r7, #4]
 8006e18:	f000 fde0 	bl	80079dc <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	681b      	ldr	r3, [r3, #0]
 8006e20:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8006e24:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 8006e26:	69fb      	ldr	r3, [r7, #28]
 8006e28:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006e2c:	2b00      	cmp	r3, #0
 8006e2e:	d012      	beq.n	8006e56 <HAL_ADC_IRQHandler+0x372>
 8006e30:	69bb      	ldr	r3, [r7, #24]
 8006e32:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006e36:	2b00      	cmp	r3, #0
 8006e38:	d00d      	beq.n	8006e56 <HAL_ADC_IRQHandler+0x372>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006e3e:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8006e42:	687b      	ldr	r3, [r7, #4]
 8006e44:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 8006e46:	6878      	ldr	r0, [r7, #4]
 8006e48:	f000 fdd2 	bl	80079f0 <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	681b      	ldr	r3, [r3, #0]
 8006e50:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006e54:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 8006e56:	69fb      	ldr	r3, [r7, #28]
 8006e58:	f003 0310 	and.w	r3, r3, #16
 8006e5c:	2b00      	cmp	r3, #0
 8006e5e:	d036      	beq.n	8006ece <HAL_ADC_IRQHandler+0x3ea>
 8006e60:	69bb      	ldr	r3, [r7, #24]
 8006e62:	f003 0310 	and.w	r3, r3, #16
 8006e66:	2b00      	cmp	r3, #0
 8006e68:	d031      	beq.n	8006ece <HAL_ADC_IRQHandler+0x3ea>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8006e6a:	687b      	ldr	r3, [r7, #4]
 8006e6c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006e6e:	2b00      	cmp	r3, #0
 8006e70:	d102      	bne.n	8006e78 <HAL_ADC_IRQHandler+0x394>
    {
      overrun_error = 1UL;
 8006e72:	2301      	movs	r3, #1
 8006e74:	627b      	str	r3, [r7, #36]	@ 0x24
 8006e76:	e014      	b.n	8006ea2 <HAL_ADC_IRQHandler+0x3be>
    }
    else
    {
      /* Check DMA configuration */
#if defined(ADC_MULTIMODE_SUPPORT)
      if (tmp_multimode_config != LL_ADC_MULTI_INDEPENDENT)
 8006e78:	697b      	ldr	r3, [r7, #20]
 8006e7a:	2b00      	cmp	r3, #0
 8006e7c:	d008      	beq.n	8006e90 <HAL_ADC_IRQHandler+0x3ac>
      {
        /* Multimode (when feature is available) is enabled,
           Common Control Register MDMA bits must be checked. */
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8006e7e:	4825      	ldr	r0, [pc, #148]	@ (8006f14 <HAL_ADC_IRQHandler+0x430>)
 8006e80:	f7ff fb3a 	bl	80064f8 <LL_ADC_GetMultiDMATransfer>
 8006e84:	4603      	mov	r3, r0
 8006e86:	2b00      	cmp	r3, #0
 8006e88:	d00b      	beq.n	8006ea2 <HAL_ADC_IRQHandler+0x3be>
        {
          overrun_error = 1UL;
 8006e8a:	2301      	movs	r3, #1
 8006e8c:	627b      	str	r3, [r7, #36]	@ 0x24
 8006e8e:	e008      	b.n	8006ea2 <HAL_ADC_IRQHandler+0x3be>
      }
      else
#endif /* ADC_MULTIMODE_SUPPORT */
      {
        /* Multimode not set or feature not available or ADC independent */
        if ((hadc->Instance->CFGR & ADC_CFGR_DMAEN) != 0UL)
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	681b      	ldr	r3, [r3, #0]
 8006e94:	68db      	ldr	r3, [r3, #12]
 8006e96:	f003 0301 	and.w	r3, r3, #1
 8006e9a:	2b00      	cmp	r3, #0
 8006e9c:	d001      	beq.n	8006ea2 <HAL_ADC_IRQHandler+0x3be>
        {
          overrun_error = 1UL;
 8006e9e:	2301      	movs	r3, #1
 8006ea0:	627b      	str	r3, [r7, #36]	@ 0x24
        }
      }
    }

    if (overrun_error == 1UL)
 8006ea2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ea4:	2b01      	cmp	r3, #1
 8006ea6:	d10e      	bne.n	8006ec6 <HAL_ADC_IRQHandler+0x3e2>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006eac:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006eb8:	f043 0202 	orr.w	r2, r3, #2
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	661a      	str	r2, [r3, #96]	@ 0x60
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8006ec0:	6878      	ldr	r0, [r7, #4]
 8006ec2:	f000 f83d 	bl	8006f40 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	681b      	ldr	r3, [r3, #0]
 8006eca:	2210      	movs	r2, #16
 8006ecc:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Injected context queue overflow flag ========== */
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 8006ece:	69fb      	ldr	r3, [r7, #28]
 8006ed0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006ed4:	2b00      	cmp	r3, #0
 8006ed6:	d018      	beq.n	8006f0a <HAL_ADC_IRQHandler+0x426>
 8006ed8:	69bb      	ldr	r3, [r7, #24]
 8006eda:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006ede:	2b00      	cmp	r3, #0
 8006ee0:	d013      	beq.n	8006f0a <HAL_ADC_IRQHandler+0x426>
  {
    /* Change ADC state to overrun state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006ee6:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to Injected context queue overflow */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006ef2:	f043 0208 	orr.w	r2, r3, #8
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	681b      	ldr	r3, [r3, #0]
 8006efe:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8006f02:	601a      	str	r2, [r3, #0]

    /* Injected context queue overflow callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedQueueOverflowCallback(hadc);
#else
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 8006f04:	6878      	ldr	r0, [r7, #4]
 8006f06:	f000 fd5f 	bl	80079c8 <HAL_ADCEx_InjectedQueueOverflowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }

}
 8006f0a:	bf00      	nop
 8006f0c:	3728      	adds	r7, #40	@ 0x28
 8006f0e:	46bd      	mov	sp, r7
 8006f10:	bd80      	pop	{r7, pc}
 8006f12:	bf00      	nop
 8006f14:	50000300 	.word	0x50000300

08006f18 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8006f18:	b480      	push	{r7}
 8006f1a:	b083      	sub	sp, #12
 8006f1c:	af00      	add	r7, sp, #0
 8006f1e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8006f20:	bf00      	nop
 8006f22:	370c      	adds	r7, #12
 8006f24:	46bd      	mov	sp, r7
 8006f26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f2a:	4770      	bx	lr

08006f2c <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 8006f2c:	b480      	push	{r7}
 8006f2e:	b083      	sub	sp, #12
 8006f30:	af00      	add	r7, sp, #0
 8006f32:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8006f34:	bf00      	nop
 8006f36:	370c      	adds	r7, #12
 8006f38:	46bd      	mov	sp, r7
 8006f3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f3e:	4770      	bx	lr

08006f40 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8006f40:	b480      	push	{r7}
 8006f42:	b083      	sub	sp, #12
 8006f44:	af00      	add	r7, sp, #0
 8006f46:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8006f48:	bf00      	nop
 8006f4a:	370c      	adds	r7, #12
 8006f4c:	46bd      	mov	sp, r7
 8006f4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f52:	4770      	bx	lr

08006f54 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8006f54:	b580      	push	{r7, lr}
 8006f56:	b0b6      	sub	sp, #216	@ 0xd8
 8006f58:	af00      	add	r7, sp, #0
 8006f5a:	6078      	str	r0, [r7, #4]
 8006f5c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8006f5e:	2300      	movs	r3, #0
 8006f60:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8006f64:	2300      	movs	r3, #0
 8006f66:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8006f6e:	2b01      	cmp	r3, #1
 8006f70:	d101      	bne.n	8006f76 <HAL_ADC_ConfigChannel+0x22>
 8006f72:	2302      	movs	r3, #2
 8006f74:	e3c8      	b.n	8007708 <HAL_ADC_ConfigChannel+0x7b4>
 8006f76:	687b      	ldr	r3, [r7, #4]
 8006f78:	2201      	movs	r2, #1
 8006f7a:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	681b      	ldr	r3, [r3, #0]
 8006f82:	4618      	mov	r0, r3
 8006f84:	f7ff fb4f 	bl	8006626 <LL_ADC_REG_IsConversionOngoing>
 8006f88:	4603      	mov	r3, r0
 8006f8a:	2b00      	cmp	r3, #0
 8006f8c:	f040 83ad 	bne.w	80076ea <HAL_ADC_ConfigChannel+0x796>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	6818      	ldr	r0, [r3, #0]
 8006f94:	683b      	ldr	r3, [r7, #0]
 8006f96:	6859      	ldr	r1, [r3, #4]
 8006f98:	683b      	ldr	r3, [r7, #0]
 8006f9a:	681b      	ldr	r3, [r3, #0]
 8006f9c:	461a      	mov	r2, r3
 8006f9e:	f7ff fa0e 	bl	80063be <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8006fa2:	687b      	ldr	r3, [r7, #4]
 8006fa4:	681b      	ldr	r3, [r3, #0]
 8006fa6:	4618      	mov	r0, r3
 8006fa8:	f7ff fb3d 	bl	8006626 <LL_ADC_REG_IsConversionOngoing>
 8006fac:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	681b      	ldr	r3, [r3, #0]
 8006fb4:	4618      	mov	r0, r3
 8006fb6:	f7ff fb49 	bl	800664c <LL_ADC_INJ_IsConversionOngoing>
 8006fba:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8006fbe:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8006fc2:	2b00      	cmp	r3, #0
 8006fc4:	f040 81d9 	bne.w	800737a <HAL_ADC_ConfigChannel+0x426>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8006fc8:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8006fcc:	2b00      	cmp	r3, #0
 8006fce:	f040 81d4 	bne.w	800737a <HAL_ADC_ConfigChannel+0x426>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8006fd2:	683b      	ldr	r3, [r7, #0]
 8006fd4:	689b      	ldr	r3, [r3, #8]
 8006fd6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006fda:	d10f      	bne.n	8006ffc <HAL_ADC_ConfigChannel+0xa8>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8006fdc:	687b      	ldr	r3, [r7, #4]
 8006fde:	6818      	ldr	r0, [r3, #0]
 8006fe0:	683b      	ldr	r3, [r7, #0]
 8006fe2:	681b      	ldr	r3, [r3, #0]
 8006fe4:	2200      	movs	r2, #0
 8006fe6:	4619      	mov	r1, r3
 8006fe8:	f7ff fa28 	bl	800643c <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	681b      	ldr	r3, [r3, #0]
 8006ff0:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 8006ff4:	4618      	mov	r0, r3
 8006ff6:	f7ff f9bc 	bl	8006372 <LL_ADC_SetSamplingTimeCommonConfig>
 8006ffa:	e00e      	b.n	800701a <HAL_ADC_ConfigChannel+0xc6>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	6818      	ldr	r0, [r3, #0]
 8007000:	683b      	ldr	r3, [r7, #0]
 8007002:	6819      	ldr	r1, [r3, #0]
 8007004:	683b      	ldr	r3, [r7, #0]
 8007006:	689b      	ldr	r3, [r3, #8]
 8007008:	461a      	mov	r2, r3
 800700a:	f7ff fa17 	bl	800643c <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	681b      	ldr	r3, [r3, #0]
 8007012:	2100      	movs	r1, #0
 8007014:	4618      	mov	r0, r3
 8007016:	f7ff f9ac 	bl	8006372 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 800701a:	683b      	ldr	r3, [r7, #0]
 800701c:	695a      	ldr	r2, [r3, #20]
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	681b      	ldr	r3, [r3, #0]
 8007022:	68db      	ldr	r3, [r3, #12]
 8007024:	08db      	lsrs	r3, r3, #3
 8007026:	f003 0303 	and.w	r3, r3, #3
 800702a:	005b      	lsls	r3, r3, #1
 800702c:	fa02 f303 	lsl.w	r3, r2, r3
 8007030:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8007034:	683b      	ldr	r3, [r7, #0]
 8007036:	691b      	ldr	r3, [r3, #16]
 8007038:	2b04      	cmp	r3, #4
 800703a:	d022      	beq.n	8007082 <HAL_ADC_ConfigChannel+0x12e>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	6818      	ldr	r0, [r3, #0]
 8007040:	683b      	ldr	r3, [r7, #0]
 8007042:	6919      	ldr	r1, [r3, #16]
 8007044:	683b      	ldr	r3, [r7, #0]
 8007046:	681a      	ldr	r2, [r3, #0]
 8007048:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800704c:	f7ff f906 	bl	800625c <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	6818      	ldr	r0, [r3, #0]
 8007054:	683b      	ldr	r3, [r7, #0]
 8007056:	6919      	ldr	r1, [r3, #16]
 8007058:	683b      	ldr	r3, [r7, #0]
 800705a:	699b      	ldr	r3, [r3, #24]
 800705c:	461a      	mov	r2, r3
 800705e:	f7ff f952 	bl	8006306 <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	6818      	ldr	r0, [r3, #0]
 8007066:	683b      	ldr	r3, [r7, #0]
 8007068:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 800706a:	683b      	ldr	r3, [r7, #0]
 800706c:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 800706e:	2b01      	cmp	r3, #1
 8007070:	d102      	bne.n	8007078 <HAL_ADC_ConfigChannel+0x124>
 8007072:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8007076:	e000      	b.n	800707a <HAL_ADC_ConfigChannel+0x126>
 8007078:	2300      	movs	r3, #0
 800707a:	461a      	mov	r2, r3
 800707c:	f7ff f95e 	bl	800633c <LL_ADC_SetOffsetSaturation>
 8007080:	e17b      	b.n	800737a <HAL_ADC_ConfigChannel+0x426>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	681b      	ldr	r3, [r3, #0]
 8007086:	2100      	movs	r1, #0
 8007088:	4618      	mov	r0, r3
 800708a:	f7ff f90b 	bl	80062a4 <LL_ADC_GetOffsetChannel>
 800708e:	4603      	mov	r3, r0
 8007090:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007094:	2b00      	cmp	r3, #0
 8007096:	d10a      	bne.n	80070ae <HAL_ADC_ConfigChannel+0x15a>
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	681b      	ldr	r3, [r3, #0]
 800709c:	2100      	movs	r1, #0
 800709e:	4618      	mov	r0, r3
 80070a0:	f7ff f900 	bl	80062a4 <LL_ADC_GetOffsetChannel>
 80070a4:	4603      	mov	r3, r0
 80070a6:	0e9b      	lsrs	r3, r3, #26
 80070a8:	f003 021f 	and.w	r2, r3, #31
 80070ac:	e01e      	b.n	80070ec <HAL_ADC_ConfigChannel+0x198>
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	681b      	ldr	r3, [r3, #0]
 80070b2:	2100      	movs	r1, #0
 80070b4:	4618      	mov	r0, r3
 80070b6:	f7ff f8f5 	bl	80062a4 <LL_ADC_GetOffsetChannel>
 80070ba:	4603      	mov	r3, r0
 80070bc:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80070c0:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80070c4:	fa93 f3a3 	rbit	r3, r3
 80070c8:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80070cc:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80070d0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 80070d4:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80070d8:	2b00      	cmp	r3, #0
 80070da:	d101      	bne.n	80070e0 <HAL_ADC_ConfigChannel+0x18c>
  {
    return 32U;
 80070dc:	2320      	movs	r3, #32
 80070de:	e004      	b.n	80070ea <HAL_ADC_ConfigChannel+0x196>
  }
  return __builtin_clz(value);
 80070e0:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80070e4:	fab3 f383 	clz	r3, r3
 80070e8:	b2db      	uxtb	r3, r3
 80070ea:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80070ec:	683b      	ldr	r3, [r7, #0]
 80070ee:	681b      	ldr	r3, [r3, #0]
 80070f0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80070f4:	2b00      	cmp	r3, #0
 80070f6:	d105      	bne.n	8007104 <HAL_ADC_ConfigChannel+0x1b0>
 80070f8:	683b      	ldr	r3, [r7, #0]
 80070fa:	681b      	ldr	r3, [r3, #0]
 80070fc:	0e9b      	lsrs	r3, r3, #26
 80070fe:	f003 031f 	and.w	r3, r3, #31
 8007102:	e018      	b.n	8007136 <HAL_ADC_ConfigChannel+0x1e2>
 8007104:	683b      	ldr	r3, [r7, #0]
 8007106:	681b      	ldr	r3, [r3, #0]
 8007108:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800710c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8007110:	fa93 f3a3 	rbit	r3, r3
 8007114:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 8007118:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800711c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 8007120:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8007124:	2b00      	cmp	r3, #0
 8007126:	d101      	bne.n	800712c <HAL_ADC_ConfigChannel+0x1d8>
    return 32U;
 8007128:	2320      	movs	r3, #32
 800712a:	e004      	b.n	8007136 <HAL_ADC_ConfigChannel+0x1e2>
  return __builtin_clz(value);
 800712c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8007130:	fab3 f383 	clz	r3, r3
 8007134:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8007136:	429a      	cmp	r2, r3
 8007138:	d106      	bne.n	8007148 <HAL_ADC_ConfigChannel+0x1f4>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 800713a:	687b      	ldr	r3, [r7, #4]
 800713c:	681b      	ldr	r3, [r3, #0]
 800713e:	2200      	movs	r2, #0
 8007140:	2100      	movs	r1, #0
 8007142:	4618      	mov	r0, r3
 8007144:	f7ff f8c4 	bl	80062d0 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	681b      	ldr	r3, [r3, #0]
 800714c:	2101      	movs	r1, #1
 800714e:	4618      	mov	r0, r3
 8007150:	f7ff f8a8 	bl	80062a4 <LL_ADC_GetOffsetChannel>
 8007154:	4603      	mov	r3, r0
 8007156:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800715a:	2b00      	cmp	r3, #0
 800715c:	d10a      	bne.n	8007174 <HAL_ADC_ConfigChannel+0x220>
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	681b      	ldr	r3, [r3, #0]
 8007162:	2101      	movs	r1, #1
 8007164:	4618      	mov	r0, r3
 8007166:	f7ff f89d 	bl	80062a4 <LL_ADC_GetOffsetChannel>
 800716a:	4603      	mov	r3, r0
 800716c:	0e9b      	lsrs	r3, r3, #26
 800716e:	f003 021f 	and.w	r2, r3, #31
 8007172:	e01e      	b.n	80071b2 <HAL_ADC_ConfigChannel+0x25e>
 8007174:	687b      	ldr	r3, [r7, #4]
 8007176:	681b      	ldr	r3, [r3, #0]
 8007178:	2101      	movs	r1, #1
 800717a:	4618      	mov	r0, r3
 800717c:	f7ff f892 	bl	80062a4 <LL_ADC_GetOffsetChannel>
 8007180:	4603      	mov	r3, r0
 8007182:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007186:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800718a:	fa93 f3a3 	rbit	r3, r3
 800718e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 8007192:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8007196:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 800719a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800719e:	2b00      	cmp	r3, #0
 80071a0:	d101      	bne.n	80071a6 <HAL_ADC_ConfigChannel+0x252>
    return 32U;
 80071a2:	2320      	movs	r3, #32
 80071a4:	e004      	b.n	80071b0 <HAL_ADC_ConfigChannel+0x25c>
  return __builtin_clz(value);
 80071a6:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80071aa:	fab3 f383 	clz	r3, r3
 80071ae:	b2db      	uxtb	r3, r3
 80071b0:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80071b2:	683b      	ldr	r3, [r7, #0]
 80071b4:	681b      	ldr	r3, [r3, #0]
 80071b6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80071ba:	2b00      	cmp	r3, #0
 80071bc:	d105      	bne.n	80071ca <HAL_ADC_ConfigChannel+0x276>
 80071be:	683b      	ldr	r3, [r7, #0]
 80071c0:	681b      	ldr	r3, [r3, #0]
 80071c2:	0e9b      	lsrs	r3, r3, #26
 80071c4:	f003 031f 	and.w	r3, r3, #31
 80071c8:	e018      	b.n	80071fc <HAL_ADC_ConfigChannel+0x2a8>
 80071ca:	683b      	ldr	r3, [r7, #0]
 80071cc:	681b      	ldr	r3, [r3, #0]
 80071ce:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80071d2:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80071d6:	fa93 f3a3 	rbit	r3, r3
 80071da:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 80071de:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80071e2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 80071e6:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80071ea:	2b00      	cmp	r3, #0
 80071ec:	d101      	bne.n	80071f2 <HAL_ADC_ConfigChannel+0x29e>
    return 32U;
 80071ee:	2320      	movs	r3, #32
 80071f0:	e004      	b.n	80071fc <HAL_ADC_ConfigChannel+0x2a8>
  return __builtin_clz(value);
 80071f2:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80071f6:	fab3 f383 	clz	r3, r3
 80071fa:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80071fc:	429a      	cmp	r2, r3
 80071fe:	d106      	bne.n	800720e <HAL_ADC_ConfigChannel+0x2ba>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8007200:	687b      	ldr	r3, [r7, #4]
 8007202:	681b      	ldr	r3, [r3, #0]
 8007204:	2200      	movs	r2, #0
 8007206:	2101      	movs	r1, #1
 8007208:	4618      	mov	r0, r3
 800720a:	f7ff f861 	bl	80062d0 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	681b      	ldr	r3, [r3, #0]
 8007212:	2102      	movs	r1, #2
 8007214:	4618      	mov	r0, r3
 8007216:	f7ff f845 	bl	80062a4 <LL_ADC_GetOffsetChannel>
 800721a:	4603      	mov	r3, r0
 800721c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007220:	2b00      	cmp	r3, #0
 8007222:	d10a      	bne.n	800723a <HAL_ADC_ConfigChannel+0x2e6>
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	681b      	ldr	r3, [r3, #0]
 8007228:	2102      	movs	r1, #2
 800722a:	4618      	mov	r0, r3
 800722c:	f7ff f83a 	bl	80062a4 <LL_ADC_GetOffsetChannel>
 8007230:	4603      	mov	r3, r0
 8007232:	0e9b      	lsrs	r3, r3, #26
 8007234:	f003 021f 	and.w	r2, r3, #31
 8007238:	e01e      	b.n	8007278 <HAL_ADC_ConfigChannel+0x324>
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	681b      	ldr	r3, [r3, #0]
 800723e:	2102      	movs	r1, #2
 8007240:	4618      	mov	r0, r3
 8007242:	f7ff f82f 	bl	80062a4 <LL_ADC_GetOffsetChannel>
 8007246:	4603      	mov	r3, r0
 8007248:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800724c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8007250:	fa93 f3a3 	rbit	r3, r3
 8007254:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 8007258:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800725c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 8007260:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8007264:	2b00      	cmp	r3, #0
 8007266:	d101      	bne.n	800726c <HAL_ADC_ConfigChannel+0x318>
    return 32U;
 8007268:	2320      	movs	r3, #32
 800726a:	e004      	b.n	8007276 <HAL_ADC_ConfigChannel+0x322>
  return __builtin_clz(value);
 800726c:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8007270:	fab3 f383 	clz	r3, r3
 8007274:	b2db      	uxtb	r3, r3
 8007276:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8007278:	683b      	ldr	r3, [r7, #0]
 800727a:	681b      	ldr	r3, [r3, #0]
 800727c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007280:	2b00      	cmp	r3, #0
 8007282:	d105      	bne.n	8007290 <HAL_ADC_ConfigChannel+0x33c>
 8007284:	683b      	ldr	r3, [r7, #0]
 8007286:	681b      	ldr	r3, [r3, #0]
 8007288:	0e9b      	lsrs	r3, r3, #26
 800728a:	f003 031f 	and.w	r3, r3, #31
 800728e:	e016      	b.n	80072be <HAL_ADC_ConfigChannel+0x36a>
 8007290:	683b      	ldr	r3, [r7, #0]
 8007292:	681b      	ldr	r3, [r3, #0]
 8007294:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007298:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800729c:	fa93 f3a3 	rbit	r3, r3
 80072a0:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 80072a2:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80072a4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 80072a8:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80072ac:	2b00      	cmp	r3, #0
 80072ae:	d101      	bne.n	80072b4 <HAL_ADC_ConfigChannel+0x360>
    return 32U;
 80072b0:	2320      	movs	r3, #32
 80072b2:	e004      	b.n	80072be <HAL_ADC_ConfigChannel+0x36a>
  return __builtin_clz(value);
 80072b4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80072b8:	fab3 f383 	clz	r3, r3
 80072bc:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80072be:	429a      	cmp	r2, r3
 80072c0:	d106      	bne.n	80072d0 <HAL_ADC_ConfigChannel+0x37c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	681b      	ldr	r3, [r3, #0]
 80072c6:	2200      	movs	r2, #0
 80072c8:	2102      	movs	r1, #2
 80072ca:	4618      	mov	r0, r3
 80072cc:	f7ff f800 	bl	80062d0 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	681b      	ldr	r3, [r3, #0]
 80072d4:	2103      	movs	r1, #3
 80072d6:	4618      	mov	r0, r3
 80072d8:	f7fe ffe4 	bl	80062a4 <LL_ADC_GetOffsetChannel>
 80072dc:	4603      	mov	r3, r0
 80072de:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80072e2:	2b00      	cmp	r3, #0
 80072e4:	d10a      	bne.n	80072fc <HAL_ADC_ConfigChannel+0x3a8>
 80072e6:	687b      	ldr	r3, [r7, #4]
 80072e8:	681b      	ldr	r3, [r3, #0]
 80072ea:	2103      	movs	r1, #3
 80072ec:	4618      	mov	r0, r3
 80072ee:	f7fe ffd9 	bl	80062a4 <LL_ADC_GetOffsetChannel>
 80072f2:	4603      	mov	r3, r0
 80072f4:	0e9b      	lsrs	r3, r3, #26
 80072f6:	f003 021f 	and.w	r2, r3, #31
 80072fa:	e017      	b.n	800732c <HAL_ADC_ConfigChannel+0x3d8>
 80072fc:	687b      	ldr	r3, [r7, #4]
 80072fe:	681b      	ldr	r3, [r3, #0]
 8007300:	2103      	movs	r1, #3
 8007302:	4618      	mov	r0, r3
 8007304:	f7fe ffce 	bl	80062a4 <LL_ADC_GetOffsetChannel>
 8007308:	4603      	mov	r3, r0
 800730a:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800730c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800730e:	fa93 f3a3 	rbit	r3, r3
 8007312:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 8007314:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007316:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 8007318:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800731a:	2b00      	cmp	r3, #0
 800731c:	d101      	bne.n	8007322 <HAL_ADC_ConfigChannel+0x3ce>
    return 32U;
 800731e:	2320      	movs	r3, #32
 8007320:	e003      	b.n	800732a <HAL_ADC_ConfigChannel+0x3d6>
  return __builtin_clz(value);
 8007322:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007324:	fab3 f383 	clz	r3, r3
 8007328:	b2db      	uxtb	r3, r3
 800732a:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800732c:	683b      	ldr	r3, [r7, #0]
 800732e:	681b      	ldr	r3, [r3, #0]
 8007330:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007334:	2b00      	cmp	r3, #0
 8007336:	d105      	bne.n	8007344 <HAL_ADC_ConfigChannel+0x3f0>
 8007338:	683b      	ldr	r3, [r7, #0]
 800733a:	681b      	ldr	r3, [r3, #0]
 800733c:	0e9b      	lsrs	r3, r3, #26
 800733e:	f003 031f 	and.w	r3, r3, #31
 8007342:	e011      	b.n	8007368 <HAL_ADC_ConfigChannel+0x414>
 8007344:	683b      	ldr	r3, [r7, #0]
 8007346:	681b      	ldr	r3, [r3, #0]
 8007348:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800734a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800734c:	fa93 f3a3 	rbit	r3, r3
 8007350:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 8007352:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007354:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 8007356:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007358:	2b00      	cmp	r3, #0
 800735a:	d101      	bne.n	8007360 <HAL_ADC_ConfigChannel+0x40c>
    return 32U;
 800735c:	2320      	movs	r3, #32
 800735e:	e003      	b.n	8007368 <HAL_ADC_ConfigChannel+0x414>
  return __builtin_clz(value);
 8007360:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007362:	fab3 f383 	clz	r3, r3
 8007366:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8007368:	429a      	cmp	r2, r3
 800736a:	d106      	bne.n	800737a <HAL_ADC_ConfigChannel+0x426>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 800736c:	687b      	ldr	r3, [r7, #4]
 800736e:	681b      	ldr	r3, [r3, #0]
 8007370:	2200      	movs	r2, #0
 8007372:	2103      	movs	r1, #3
 8007374:	4618      	mov	r0, r3
 8007376:	f7fe ffab 	bl	80062d0 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	681b      	ldr	r3, [r3, #0]
 800737e:	4618      	mov	r0, r3
 8007380:	f7ff f92a 	bl	80065d8 <LL_ADC_IsEnabled>
 8007384:	4603      	mov	r3, r0
 8007386:	2b00      	cmp	r3, #0
 8007388:	f040 8140 	bne.w	800760c <HAL_ADC_ConfigChannel+0x6b8>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	6818      	ldr	r0, [r3, #0]
 8007390:	683b      	ldr	r3, [r7, #0]
 8007392:	6819      	ldr	r1, [r3, #0]
 8007394:	683b      	ldr	r3, [r7, #0]
 8007396:	68db      	ldr	r3, [r3, #12]
 8007398:	461a      	mov	r2, r3
 800739a:	f7ff f87b 	bl	8006494 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 800739e:	683b      	ldr	r3, [r7, #0]
 80073a0:	68db      	ldr	r3, [r3, #12]
 80073a2:	4a8f      	ldr	r2, [pc, #572]	@ (80075e0 <HAL_ADC_ConfigChannel+0x68c>)
 80073a4:	4293      	cmp	r3, r2
 80073a6:	f040 8131 	bne.w	800760c <HAL_ADC_ConfigChannel+0x6b8>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80073aa:	687b      	ldr	r3, [r7, #4]
 80073ac:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80073ae:	683b      	ldr	r3, [r7, #0]
 80073b0:	681b      	ldr	r3, [r3, #0]
 80073b2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80073b6:	2b00      	cmp	r3, #0
 80073b8:	d10b      	bne.n	80073d2 <HAL_ADC_ConfigChannel+0x47e>
 80073ba:	683b      	ldr	r3, [r7, #0]
 80073bc:	681b      	ldr	r3, [r3, #0]
 80073be:	0e9b      	lsrs	r3, r3, #26
 80073c0:	3301      	adds	r3, #1
 80073c2:	f003 031f 	and.w	r3, r3, #31
 80073c6:	2b09      	cmp	r3, #9
 80073c8:	bf94      	ite	ls
 80073ca:	2301      	movls	r3, #1
 80073cc:	2300      	movhi	r3, #0
 80073ce:	b2db      	uxtb	r3, r3
 80073d0:	e019      	b.n	8007406 <HAL_ADC_ConfigChannel+0x4b2>
 80073d2:	683b      	ldr	r3, [r7, #0]
 80073d4:	681b      	ldr	r3, [r3, #0]
 80073d6:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80073d8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80073da:	fa93 f3a3 	rbit	r3, r3
 80073de:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 80073e0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80073e2:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 80073e4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80073e6:	2b00      	cmp	r3, #0
 80073e8:	d101      	bne.n	80073ee <HAL_ADC_ConfigChannel+0x49a>
    return 32U;
 80073ea:	2320      	movs	r3, #32
 80073ec:	e003      	b.n	80073f6 <HAL_ADC_ConfigChannel+0x4a2>
  return __builtin_clz(value);
 80073ee:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80073f0:	fab3 f383 	clz	r3, r3
 80073f4:	b2db      	uxtb	r3, r3
 80073f6:	3301      	adds	r3, #1
 80073f8:	f003 031f 	and.w	r3, r3, #31
 80073fc:	2b09      	cmp	r3, #9
 80073fe:	bf94      	ite	ls
 8007400:	2301      	movls	r3, #1
 8007402:	2300      	movhi	r3, #0
 8007404:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8007406:	2b00      	cmp	r3, #0
 8007408:	d079      	beq.n	80074fe <HAL_ADC_ConfigChannel+0x5aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800740a:	683b      	ldr	r3, [r7, #0]
 800740c:	681b      	ldr	r3, [r3, #0]
 800740e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007412:	2b00      	cmp	r3, #0
 8007414:	d107      	bne.n	8007426 <HAL_ADC_ConfigChannel+0x4d2>
 8007416:	683b      	ldr	r3, [r7, #0]
 8007418:	681b      	ldr	r3, [r3, #0]
 800741a:	0e9b      	lsrs	r3, r3, #26
 800741c:	3301      	adds	r3, #1
 800741e:	069b      	lsls	r3, r3, #26
 8007420:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8007424:	e015      	b.n	8007452 <HAL_ADC_ConfigChannel+0x4fe>
 8007426:	683b      	ldr	r3, [r7, #0]
 8007428:	681b      	ldr	r3, [r3, #0]
 800742a:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800742c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800742e:	fa93 f3a3 	rbit	r3, r3
 8007432:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8007434:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007436:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 8007438:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800743a:	2b00      	cmp	r3, #0
 800743c:	d101      	bne.n	8007442 <HAL_ADC_ConfigChannel+0x4ee>
    return 32U;
 800743e:	2320      	movs	r3, #32
 8007440:	e003      	b.n	800744a <HAL_ADC_ConfigChannel+0x4f6>
  return __builtin_clz(value);
 8007442:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007444:	fab3 f383 	clz	r3, r3
 8007448:	b2db      	uxtb	r3, r3
 800744a:	3301      	adds	r3, #1
 800744c:	069b      	lsls	r3, r3, #26
 800744e:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8007452:	683b      	ldr	r3, [r7, #0]
 8007454:	681b      	ldr	r3, [r3, #0]
 8007456:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800745a:	2b00      	cmp	r3, #0
 800745c:	d109      	bne.n	8007472 <HAL_ADC_ConfigChannel+0x51e>
 800745e:	683b      	ldr	r3, [r7, #0]
 8007460:	681b      	ldr	r3, [r3, #0]
 8007462:	0e9b      	lsrs	r3, r3, #26
 8007464:	3301      	adds	r3, #1
 8007466:	f003 031f 	and.w	r3, r3, #31
 800746a:	2101      	movs	r1, #1
 800746c:	fa01 f303 	lsl.w	r3, r1, r3
 8007470:	e017      	b.n	80074a2 <HAL_ADC_ConfigChannel+0x54e>
 8007472:	683b      	ldr	r3, [r7, #0]
 8007474:	681b      	ldr	r3, [r3, #0]
 8007476:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007478:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800747a:	fa93 f3a3 	rbit	r3, r3
 800747e:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 8007480:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007482:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 8007484:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007486:	2b00      	cmp	r3, #0
 8007488:	d101      	bne.n	800748e <HAL_ADC_ConfigChannel+0x53a>
    return 32U;
 800748a:	2320      	movs	r3, #32
 800748c:	e003      	b.n	8007496 <HAL_ADC_ConfigChannel+0x542>
  return __builtin_clz(value);
 800748e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007490:	fab3 f383 	clz	r3, r3
 8007494:	b2db      	uxtb	r3, r3
 8007496:	3301      	adds	r3, #1
 8007498:	f003 031f 	and.w	r3, r3, #31
 800749c:	2101      	movs	r1, #1
 800749e:	fa01 f303 	lsl.w	r3, r1, r3
 80074a2:	ea42 0103 	orr.w	r1, r2, r3
 80074a6:	683b      	ldr	r3, [r7, #0]
 80074a8:	681b      	ldr	r3, [r3, #0]
 80074aa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80074ae:	2b00      	cmp	r3, #0
 80074b0:	d10a      	bne.n	80074c8 <HAL_ADC_ConfigChannel+0x574>
 80074b2:	683b      	ldr	r3, [r7, #0]
 80074b4:	681b      	ldr	r3, [r3, #0]
 80074b6:	0e9b      	lsrs	r3, r3, #26
 80074b8:	3301      	adds	r3, #1
 80074ba:	f003 021f 	and.w	r2, r3, #31
 80074be:	4613      	mov	r3, r2
 80074c0:	005b      	lsls	r3, r3, #1
 80074c2:	4413      	add	r3, r2
 80074c4:	051b      	lsls	r3, r3, #20
 80074c6:	e018      	b.n	80074fa <HAL_ADC_ConfigChannel+0x5a6>
 80074c8:	683b      	ldr	r3, [r7, #0]
 80074ca:	681b      	ldr	r3, [r3, #0]
 80074cc:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80074ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80074d0:	fa93 f3a3 	rbit	r3, r3
 80074d4:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 80074d6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80074d8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 80074da:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80074dc:	2b00      	cmp	r3, #0
 80074de:	d101      	bne.n	80074e4 <HAL_ADC_ConfigChannel+0x590>
    return 32U;
 80074e0:	2320      	movs	r3, #32
 80074e2:	e003      	b.n	80074ec <HAL_ADC_ConfigChannel+0x598>
  return __builtin_clz(value);
 80074e4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80074e6:	fab3 f383 	clz	r3, r3
 80074ea:	b2db      	uxtb	r3, r3
 80074ec:	3301      	adds	r3, #1
 80074ee:	f003 021f 	and.w	r2, r3, #31
 80074f2:	4613      	mov	r3, r2
 80074f4:	005b      	lsls	r3, r3, #1
 80074f6:	4413      	add	r3, r2
 80074f8:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80074fa:	430b      	orrs	r3, r1
 80074fc:	e081      	b.n	8007602 <HAL_ADC_ConfigChannel+0x6ae>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80074fe:	683b      	ldr	r3, [r7, #0]
 8007500:	681b      	ldr	r3, [r3, #0]
 8007502:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007506:	2b00      	cmp	r3, #0
 8007508:	d107      	bne.n	800751a <HAL_ADC_ConfigChannel+0x5c6>
 800750a:	683b      	ldr	r3, [r7, #0]
 800750c:	681b      	ldr	r3, [r3, #0]
 800750e:	0e9b      	lsrs	r3, r3, #26
 8007510:	3301      	adds	r3, #1
 8007512:	069b      	lsls	r3, r3, #26
 8007514:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8007518:	e015      	b.n	8007546 <HAL_ADC_ConfigChannel+0x5f2>
 800751a:	683b      	ldr	r3, [r7, #0]
 800751c:	681b      	ldr	r3, [r3, #0]
 800751e:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007520:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007522:	fa93 f3a3 	rbit	r3, r3
 8007526:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 8007528:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800752a:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 800752c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800752e:	2b00      	cmp	r3, #0
 8007530:	d101      	bne.n	8007536 <HAL_ADC_ConfigChannel+0x5e2>
    return 32U;
 8007532:	2320      	movs	r3, #32
 8007534:	e003      	b.n	800753e <HAL_ADC_ConfigChannel+0x5ea>
  return __builtin_clz(value);
 8007536:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007538:	fab3 f383 	clz	r3, r3
 800753c:	b2db      	uxtb	r3, r3
 800753e:	3301      	adds	r3, #1
 8007540:	069b      	lsls	r3, r3, #26
 8007542:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8007546:	683b      	ldr	r3, [r7, #0]
 8007548:	681b      	ldr	r3, [r3, #0]
 800754a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800754e:	2b00      	cmp	r3, #0
 8007550:	d109      	bne.n	8007566 <HAL_ADC_ConfigChannel+0x612>
 8007552:	683b      	ldr	r3, [r7, #0]
 8007554:	681b      	ldr	r3, [r3, #0]
 8007556:	0e9b      	lsrs	r3, r3, #26
 8007558:	3301      	adds	r3, #1
 800755a:	f003 031f 	and.w	r3, r3, #31
 800755e:	2101      	movs	r1, #1
 8007560:	fa01 f303 	lsl.w	r3, r1, r3
 8007564:	e017      	b.n	8007596 <HAL_ADC_ConfigChannel+0x642>
 8007566:	683b      	ldr	r3, [r7, #0]
 8007568:	681b      	ldr	r3, [r3, #0]
 800756a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800756c:	6a3b      	ldr	r3, [r7, #32]
 800756e:	fa93 f3a3 	rbit	r3, r3
 8007572:	61fb      	str	r3, [r7, #28]
  return result;
 8007574:	69fb      	ldr	r3, [r7, #28]
 8007576:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8007578:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800757a:	2b00      	cmp	r3, #0
 800757c:	d101      	bne.n	8007582 <HAL_ADC_ConfigChannel+0x62e>
    return 32U;
 800757e:	2320      	movs	r3, #32
 8007580:	e003      	b.n	800758a <HAL_ADC_ConfigChannel+0x636>
  return __builtin_clz(value);
 8007582:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007584:	fab3 f383 	clz	r3, r3
 8007588:	b2db      	uxtb	r3, r3
 800758a:	3301      	adds	r3, #1
 800758c:	f003 031f 	and.w	r3, r3, #31
 8007590:	2101      	movs	r1, #1
 8007592:	fa01 f303 	lsl.w	r3, r1, r3
 8007596:	ea42 0103 	orr.w	r1, r2, r3
 800759a:	683b      	ldr	r3, [r7, #0]
 800759c:	681b      	ldr	r3, [r3, #0]
 800759e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80075a2:	2b00      	cmp	r3, #0
 80075a4:	d10d      	bne.n	80075c2 <HAL_ADC_ConfigChannel+0x66e>
 80075a6:	683b      	ldr	r3, [r7, #0]
 80075a8:	681b      	ldr	r3, [r3, #0]
 80075aa:	0e9b      	lsrs	r3, r3, #26
 80075ac:	3301      	adds	r3, #1
 80075ae:	f003 021f 	and.w	r2, r3, #31
 80075b2:	4613      	mov	r3, r2
 80075b4:	005b      	lsls	r3, r3, #1
 80075b6:	4413      	add	r3, r2
 80075b8:	3b1e      	subs	r3, #30
 80075ba:	051b      	lsls	r3, r3, #20
 80075bc:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80075c0:	e01e      	b.n	8007600 <HAL_ADC_ConfigChannel+0x6ac>
 80075c2:	683b      	ldr	r3, [r7, #0]
 80075c4:	681b      	ldr	r3, [r3, #0]
 80075c6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80075c8:	697b      	ldr	r3, [r7, #20]
 80075ca:	fa93 f3a3 	rbit	r3, r3
 80075ce:	613b      	str	r3, [r7, #16]
  return result;
 80075d0:	693b      	ldr	r3, [r7, #16]
 80075d2:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80075d4:	69bb      	ldr	r3, [r7, #24]
 80075d6:	2b00      	cmp	r3, #0
 80075d8:	d104      	bne.n	80075e4 <HAL_ADC_ConfigChannel+0x690>
    return 32U;
 80075da:	2320      	movs	r3, #32
 80075dc:	e006      	b.n	80075ec <HAL_ADC_ConfigChannel+0x698>
 80075de:	bf00      	nop
 80075e0:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 80075e4:	69bb      	ldr	r3, [r7, #24]
 80075e6:	fab3 f383 	clz	r3, r3
 80075ea:	b2db      	uxtb	r3, r3
 80075ec:	3301      	adds	r3, #1
 80075ee:	f003 021f 	and.w	r2, r3, #31
 80075f2:	4613      	mov	r3, r2
 80075f4:	005b      	lsls	r3, r3, #1
 80075f6:	4413      	add	r3, r2
 80075f8:	3b1e      	subs	r3, #30
 80075fa:	051b      	lsls	r3, r3, #20
 80075fc:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8007600:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 8007602:	683a      	ldr	r2, [r7, #0]
 8007604:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8007606:	4619      	mov	r1, r3
 8007608:	f7fe ff18 	bl	800643c <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 800760c:	683b      	ldr	r3, [r7, #0]
 800760e:	681a      	ldr	r2, [r3, #0]
 8007610:	4b3f      	ldr	r3, [pc, #252]	@ (8007710 <HAL_ADC_ConfigChannel+0x7bc>)
 8007612:	4013      	ands	r3, r2
 8007614:	2b00      	cmp	r3, #0
 8007616:	d071      	beq.n	80076fc <HAL_ADC_ConfigChannel+0x7a8>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8007618:	483e      	ldr	r0, [pc, #248]	@ (8007714 <HAL_ADC_ConfigChannel+0x7c0>)
 800761a:	f7fe fe11 	bl	8006240 <LL_ADC_GetCommonPathInternalCh>
 800761e:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8007622:	683b      	ldr	r3, [r7, #0]
 8007624:	681b      	ldr	r3, [r3, #0]
 8007626:	4a3c      	ldr	r2, [pc, #240]	@ (8007718 <HAL_ADC_ConfigChannel+0x7c4>)
 8007628:	4293      	cmp	r3, r2
 800762a:	d004      	beq.n	8007636 <HAL_ADC_ConfigChannel+0x6e2>
 800762c:	683b      	ldr	r3, [r7, #0]
 800762e:	681b      	ldr	r3, [r3, #0]
 8007630:	4a3a      	ldr	r2, [pc, #232]	@ (800771c <HAL_ADC_ConfigChannel+0x7c8>)
 8007632:	4293      	cmp	r3, r2
 8007634:	d127      	bne.n	8007686 <HAL_ADC_ConfigChannel+0x732>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8007636:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800763a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800763e:	2b00      	cmp	r3, #0
 8007640:	d121      	bne.n	8007686 <HAL_ADC_ConfigChannel+0x732>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8007642:	687b      	ldr	r3, [r7, #4]
 8007644:	681b      	ldr	r3, [r3, #0]
 8007646:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800764a:	d157      	bne.n	80076fc <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800764c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8007650:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8007654:	4619      	mov	r1, r3
 8007656:	482f      	ldr	r0, [pc, #188]	@ (8007714 <HAL_ADC_ConfigChannel+0x7c0>)
 8007658:	f7fe fddf 	bl	800621a <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800765c:	4b30      	ldr	r3, [pc, #192]	@ (8007720 <HAL_ADC_ConfigChannel+0x7cc>)
 800765e:	681b      	ldr	r3, [r3, #0]
 8007660:	099b      	lsrs	r3, r3, #6
 8007662:	4a30      	ldr	r2, [pc, #192]	@ (8007724 <HAL_ADC_ConfigChannel+0x7d0>)
 8007664:	fba2 2303 	umull	r2, r3, r2, r3
 8007668:	099b      	lsrs	r3, r3, #6
 800766a:	1c5a      	adds	r2, r3, #1
 800766c:	4613      	mov	r3, r2
 800766e:	005b      	lsls	r3, r3, #1
 8007670:	4413      	add	r3, r2
 8007672:	009b      	lsls	r3, r3, #2
 8007674:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8007676:	e002      	b.n	800767e <HAL_ADC_ConfigChannel+0x72a>
          {
            wait_loop_index--;
 8007678:	68fb      	ldr	r3, [r7, #12]
 800767a:	3b01      	subs	r3, #1
 800767c:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800767e:	68fb      	ldr	r3, [r7, #12]
 8007680:	2b00      	cmp	r3, #0
 8007682:	d1f9      	bne.n	8007678 <HAL_ADC_ConfigChannel+0x724>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8007684:	e03a      	b.n	80076fc <HAL_ADC_ConfigChannel+0x7a8>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8007686:	683b      	ldr	r3, [r7, #0]
 8007688:	681b      	ldr	r3, [r3, #0]
 800768a:	4a27      	ldr	r2, [pc, #156]	@ (8007728 <HAL_ADC_ConfigChannel+0x7d4>)
 800768c:	4293      	cmp	r3, r2
 800768e:	d113      	bne.n	80076b8 <HAL_ADC_ConfigChannel+0x764>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8007690:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8007694:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8007698:	2b00      	cmp	r3, #0
 800769a:	d10d      	bne.n	80076b8 <HAL_ADC_ConfigChannel+0x764>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800769c:	687b      	ldr	r3, [r7, #4]
 800769e:	681b      	ldr	r3, [r3, #0]
 80076a0:	4a22      	ldr	r2, [pc, #136]	@ (800772c <HAL_ADC_ConfigChannel+0x7d8>)
 80076a2:	4293      	cmp	r3, r2
 80076a4:	d02a      	beq.n	80076fc <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80076a6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80076aa:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80076ae:	4619      	mov	r1, r3
 80076b0:	4818      	ldr	r0, [pc, #96]	@ (8007714 <HAL_ADC_ConfigChannel+0x7c0>)
 80076b2:	f7fe fdb2 	bl	800621a <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80076b6:	e021      	b.n	80076fc <HAL_ADC_ConfigChannel+0x7a8>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 80076b8:	683b      	ldr	r3, [r7, #0]
 80076ba:	681b      	ldr	r3, [r3, #0]
 80076bc:	4a1c      	ldr	r2, [pc, #112]	@ (8007730 <HAL_ADC_ConfigChannel+0x7dc>)
 80076be:	4293      	cmp	r3, r2
 80076c0:	d11c      	bne.n	80076fc <HAL_ADC_ConfigChannel+0x7a8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80076c2:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80076c6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80076ca:	2b00      	cmp	r3, #0
 80076cc:	d116      	bne.n	80076fc <HAL_ADC_ConfigChannel+0x7a8>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 80076ce:	687b      	ldr	r3, [r7, #4]
 80076d0:	681b      	ldr	r3, [r3, #0]
 80076d2:	4a16      	ldr	r2, [pc, #88]	@ (800772c <HAL_ADC_ConfigChannel+0x7d8>)
 80076d4:	4293      	cmp	r3, r2
 80076d6:	d011      	beq.n	80076fc <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80076d8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80076dc:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80076e0:	4619      	mov	r1, r3
 80076e2:	480c      	ldr	r0, [pc, #48]	@ (8007714 <HAL_ADC_ConfigChannel+0x7c0>)
 80076e4:	f7fe fd99 	bl	800621a <LL_ADC_SetCommonPathInternalCh>
 80076e8:	e008      	b.n	80076fc <HAL_ADC_ConfigChannel+0x7a8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80076ea:	687b      	ldr	r3, [r7, #4]
 80076ec:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80076ee:	f043 0220 	orr.w	r2, r3, #32
 80076f2:	687b      	ldr	r3, [r7, #4]
 80076f4:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 80076f6:	2301      	movs	r3, #1
 80076f8:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80076fc:	687b      	ldr	r3, [r7, #4]
 80076fe:	2200      	movs	r2, #0
 8007700:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8007704:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8007708:	4618      	mov	r0, r3
 800770a:	37d8      	adds	r7, #216	@ 0xd8
 800770c:	46bd      	mov	sp, r7
 800770e:	bd80      	pop	{r7, pc}
 8007710:	80080000 	.word	0x80080000
 8007714:	50000300 	.word	0x50000300
 8007718:	c3210000 	.word	0xc3210000
 800771c:	90c00010 	.word	0x90c00010
 8007720:	20000020 	.word	0x20000020
 8007724:	053e2d63 	.word	0x053e2d63
 8007728:	c7520000 	.word	0xc7520000
 800772c:	50000100 	.word	0x50000100
 8007730:	cb840000 	.word	0xcb840000

08007734 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8007734:	b580      	push	{r7, lr}
 8007736:	b084      	sub	sp, #16
 8007738:	af00      	add	r7, sp, #0
 800773a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 800773c:	2300      	movs	r3, #0
 800773e:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8007740:	687b      	ldr	r3, [r7, #4]
 8007742:	681b      	ldr	r3, [r3, #0]
 8007744:	4618      	mov	r0, r3
 8007746:	f7fe ff47 	bl	80065d8 <LL_ADC_IsEnabled>
 800774a:	4603      	mov	r3, r0
 800774c:	2b00      	cmp	r3, #0
 800774e:	d169      	bne.n	8007824 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8007750:	687b      	ldr	r3, [r7, #4]
 8007752:	681b      	ldr	r3, [r3, #0]
 8007754:	689a      	ldr	r2, [r3, #8]
 8007756:	4b36      	ldr	r3, [pc, #216]	@ (8007830 <ADC_Enable+0xfc>)
 8007758:	4013      	ands	r3, r2
 800775a:	2b00      	cmp	r3, #0
 800775c:	d00d      	beq.n	800777a <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800775e:	687b      	ldr	r3, [r7, #4]
 8007760:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007762:	f043 0210 	orr.w	r2, r3, #16
 8007766:	687b      	ldr	r3, [r7, #4]
 8007768:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800776a:	687b      	ldr	r3, [r7, #4]
 800776c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800776e:	f043 0201 	orr.w	r2, r3, #1
 8007772:	687b      	ldr	r3, [r7, #4]
 8007774:	661a      	str	r2, [r3, #96]	@ 0x60

      return HAL_ERROR;
 8007776:	2301      	movs	r3, #1
 8007778:	e055      	b.n	8007826 <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	681b      	ldr	r3, [r3, #0]
 800777e:	4618      	mov	r0, r3
 8007780:	f7fe ff16 	bl	80065b0 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8007784:	482b      	ldr	r0, [pc, #172]	@ (8007834 <ADC_Enable+0x100>)
 8007786:	f7fe fd5b 	bl	8006240 <LL_ADC_GetCommonPathInternalCh>
 800778a:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 800778c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8007790:	2b00      	cmp	r3, #0
 8007792:	d013      	beq.n	80077bc <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8007794:	4b28      	ldr	r3, [pc, #160]	@ (8007838 <ADC_Enable+0x104>)
 8007796:	681b      	ldr	r3, [r3, #0]
 8007798:	099b      	lsrs	r3, r3, #6
 800779a:	4a28      	ldr	r2, [pc, #160]	@ (800783c <ADC_Enable+0x108>)
 800779c:	fba2 2303 	umull	r2, r3, r2, r3
 80077a0:	099b      	lsrs	r3, r3, #6
 80077a2:	1c5a      	adds	r2, r3, #1
 80077a4:	4613      	mov	r3, r2
 80077a6:	005b      	lsls	r3, r3, #1
 80077a8:	4413      	add	r3, r2
 80077aa:	009b      	lsls	r3, r3, #2
 80077ac:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 80077ae:	e002      	b.n	80077b6 <ADC_Enable+0x82>
      {
        wait_loop_index--;
 80077b0:	68bb      	ldr	r3, [r7, #8]
 80077b2:	3b01      	subs	r3, #1
 80077b4:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 80077b6:	68bb      	ldr	r3, [r7, #8]
 80077b8:	2b00      	cmp	r3, #0
 80077ba:	d1f9      	bne.n	80077b0 <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 80077bc:	f7fe fcec 	bl	8006198 <HAL_GetTick>
 80077c0:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80077c2:	e028      	b.n	8007816 <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80077c4:	687b      	ldr	r3, [r7, #4]
 80077c6:	681b      	ldr	r3, [r3, #0]
 80077c8:	4618      	mov	r0, r3
 80077ca:	f7fe ff05 	bl	80065d8 <LL_ADC_IsEnabled>
 80077ce:	4603      	mov	r3, r0
 80077d0:	2b00      	cmp	r3, #0
 80077d2:	d104      	bne.n	80077de <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 80077d4:	687b      	ldr	r3, [r7, #4]
 80077d6:	681b      	ldr	r3, [r3, #0]
 80077d8:	4618      	mov	r0, r3
 80077da:	f7fe fee9 	bl	80065b0 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80077de:	f7fe fcdb 	bl	8006198 <HAL_GetTick>
 80077e2:	4602      	mov	r2, r0
 80077e4:	68fb      	ldr	r3, [r7, #12]
 80077e6:	1ad3      	subs	r3, r2, r3
 80077e8:	2b02      	cmp	r3, #2
 80077ea:	d914      	bls.n	8007816 <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80077ec:	687b      	ldr	r3, [r7, #4]
 80077ee:	681b      	ldr	r3, [r3, #0]
 80077f0:	681b      	ldr	r3, [r3, #0]
 80077f2:	f003 0301 	and.w	r3, r3, #1
 80077f6:	2b01      	cmp	r3, #1
 80077f8:	d00d      	beq.n	8007816 <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80077fa:	687b      	ldr	r3, [r7, #4]
 80077fc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80077fe:	f043 0210 	orr.w	r2, r3, #16
 8007802:	687b      	ldr	r3, [r7, #4]
 8007804:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8007806:	687b      	ldr	r3, [r7, #4]
 8007808:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800780a:	f043 0201 	orr.w	r2, r3, #1
 800780e:	687b      	ldr	r3, [r7, #4]
 8007810:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 8007812:	2301      	movs	r3, #1
 8007814:	e007      	b.n	8007826 <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8007816:	687b      	ldr	r3, [r7, #4]
 8007818:	681b      	ldr	r3, [r3, #0]
 800781a:	681b      	ldr	r3, [r3, #0]
 800781c:	f003 0301 	and.w	r3, r3, #1
 8007820:	2b01      	cmp	r3, #1
 8007822:	d1cf      	bne.n	80077c4 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8007824:	2300      	movs	r3, #0
}
 8007826:	4618      	mov	r0, r3
 8007828:	3710      	adds	r7, #16
 800782a:	46bd      	mov	sp, r7
 800782c:	bd80      	pop	{r7, pc}
 800782e:	bf00      	nop
 8007830:	8000003f 	.word	0x8000003f
 8007834:	50000300 	.word	0x50000300
 8007838:	20000020 	.word	0x20000020
 800783c:	053e2d63 	.word	0x053e2d63

08007840 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8007840:	b580      	push	{r7, lr}
 8007842:	b084      	sub	sp, #16
 8007844:	af00      	add	r7, sp, #0
 8007846:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007848:	687b      	ldr	r3, [r7, #4]
 800784a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800784c:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 800784e:	68fb      	ldr	r3, [r7, #12]
 8007850:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007852:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8007856:	2b00      	cmp	r3, #0
 8007858:	d14b      	bne.n	80078f2 <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800785a:	68fb      	ldr	r3, [r7, #12]
 800785c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800785e:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8007862:	68fb      	ldr	r3, [r7, #12]
 8007864:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8007866:	68fb      	ldr	r3, [r7, #12]
 8007868:	681b      	ldr	r3, [r3, #0]
 800786a:	681b      	ldr	r3, [r3, #0]
 800786c:	f003 0308 	and.w	r3, r3, #8
 8007870:	2b00      	cmp	r3, #0
 8007872:	d021      	beq.n	80078b8 <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8007874:	68fb      	ldr	r3, [r7, #12]
 8007876:	681b      	ldr	r3, [r3, #0]
 8007878:	4618      	mov	r0, r3
 800787a:	f7fe fd8d 	bl	8006398 <LL_ADC_REG_IsTriggerSourceSWStart>
 800787e:	4603      	mov	r3, r0
 8007880:	2b00      	cmp	r3, #0
 8007882:	d032      	beq.n	80078ea <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 8007884:	68fb      	ldr	r3, [r7, #12]
 8007886:	681b      	ldr	r3, [r3, #0]
 8007888:	68db      	ldr	r3, [r3, #12]
 800788a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800788e:	2b00      	cmp	r3, #0
 8007890:	d12b      	bne.n	80078ea <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8007892:	68fb      	ldr	r3, [r7, #12]
 8007894:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007896:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800789a:	68fb      	ldr	r3, [r7, #12]
 800789c:	65da      	str	r2, [r3, #92]	@ 0x5c
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 800789e:	68fb      	ldr	r3, [r7, #12]
 80078a0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80078a2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80078a6:	2b00      	cmp	r3, #0
 80078a8:	d11f      	bne.n	80078ea <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80078aa:	68fb      	ldr	r3, [r7, #12]
 80078ac:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80078ae:	f043 0201 	orr.w	r2, r3, #1
 80078b2:	68fb      	ldr	r3, [r7, #12]
 80078b4:	65da      	str	r2, [r3, #92]	@ 0x5c
 80078b6:	e018      	b.n	80078ea <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 80078b8:	68fb      	ldr	r3, [r7, #12]
 80078ba:	681b      	ldr	r3, [r3, #0]
 80078bc:	68db      	ldr	r3, [r3, #12]
 80078be:	f003 0302 	and.w	r3, r3, #2
 80078c2:	2b00      	cmp	r3, #0
 80078c4:	d111      	bne.n	80078ea <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80078c6:	68fb      	ldr	r3, [r7, #12]
 80078c8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80078ca:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80078ce:	68fb      	ldr	r3, [r7, #12]
 80078d0:	65da      	str	r2, [r3, #92]	@ 0x5c
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80078d2:	68fb      	ldr	r3, [r7, #12]
 80078d4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80078d6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80078da:	2b00      	cmp	r3, #0
 80078dc:	d105      	bne.n	80078ea <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80078de:	68fb      	ldr	r3, [r7, #12]
 80078e0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80078e2:	f043 0201 	orr.w	r2, r3, #1
 80078e6:	68fb      	ldr	r3, [r7, #12]
 80078e8:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80078ea:	68f8      	ldr	r0, [r7, #12]
 80078ec:	f7fa f998 	bl	8001c20 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 80078f0:	e00e      	b.n	8007910 <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 80078f2:	68fb      	ldr	r3, [r7, #12]
 80078f4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80078f6:	f003 0310 	and.w	r3, r3, #16
 80078fa:	2b00      	cmp	r3, #0
 80078fc:	d003      	beq.n	8007906 <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 80078fe:	68f8      	ldr	r0, [r7, #12]
 8007900:	f7ff fb1e 	bl	8006f40 <HAL_ADC_ErrorCallback>
}
 8007904:	e004      	b.n	8007910 <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8007906:	68fb      	ldr	r3, [r7, #12]
 8007908:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800790a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800790c:	6878      	ldr	r0, [r7, #4]
 800790e:	4798      	blx	r3
}
 8007910:	bf00      	nop
 8007912:	3710      	adds	r7, #16
 8007914:	46bd      	mov	sp, r7
 8007916:	bd80      	pop	{r7, pc}

08007918 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8007918:	b580      	push	{r7, lr}
 800791a:	b084      	sub	sp, #16
 800791c:	af00      	add	r7, sp, #0
 800791e:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007920:	687b      	ldr	r3, [r7, #4]
 8007922:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007924:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8007926:	68f8      	ldr	r0, [r7, #12]
 8007928:	f7ff faf6 	bl	8006f18 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800792c:	bf00      	nop
 800792e:	3710      	adds	r7, #16
 8007930:	46bd      	mov	sp, r7
 8007932:	bd80      	pop	{r7, pc}

08007934 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8007934:	b580      	push	{r7, lr}
 8007936:	b084      	sub	sp, #16
 8007938:	af00      	add	r7, sp, #0
 800793a:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800793c:	687b      	ldr	r3, [r7, #4]
 800793e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007940:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8007942:	68fb      	ldr	r3, [r7, #12]
 8007944:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007946:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800794a:	68fb      	ldr	r3, [r7, #12]
 800794c:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 800794e:	68fb      	ldr	r3, [r7, #12]
 8007950:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007952:	f043 0204 	orr.w	r2, r3, #4
 8007956:	68fb      	ldr	r3, [r7, #12]
 8007958:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 800795a:	68f8      	ldr	r0, [r7, #12]
 800795c:	f7ff faf0 	bl	8006f40 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8007960:	bf00      	nop
 8007962:	3710      	adds	r7, #16
 8007964:	46bd      	mov	sp, r7
 8007966:	bd80      	pop	{r7, pc}

08007968 <LL_ADC_IsEnabled>:
{
 8007968:	b480      	push	{r7}
 800796a:	b083      	sub	sp, #12
 800796c:	af00      	add	r7, sp, #0
 800796e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8007970:	687b      	ldr	r3, [r7, #4]
 8007972:	689b      	ldr	r3, [r3, #8]
 8007974:	f003 0301 	and.w	r3, r3, #1
 8007978:	2b01      	cmp	r3, #1
 800797a:	d101      	bne.n	8007980 <LL_ADC_IsEnabled+0x18>
 800797c:	2301      	movs	r3, #1
 800797e:	e000      	b.n	8007982 <LL_ADC_IsEnabled+0x1a>
 8007980:	2300      	movs	r3, #0
}
 8007982:	4618      	mov	r0, r3
 8007984:	370c      	adds	r7, #12
 8007986:	46bd      	mov	sp, r7
 8007988:	f85d 7b04 	ldr.w	r7, [sp], #4
 800798c:	4770      	bx	lr

0800798e <LL_ADC_REG_IsConversionOngoing>:
{
 800798e:	b480      	push	{r7}
 8007990:	b083      	sub	sp, #12
 8007992:	af00      	add	r7, sp, #0
 8007994:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8007996:	687b      	ldr	r3, [r7, #4]
 8007998:	689b      	ldr	r3, [r3, #8]
 800799a:	f003 0304 	and.w	r3, r3, #4
 800799e:	2b04      	cmp	r3, #4
 80079a0:	d101      	bne.n	80079a6 <LL_ADC_REG_IsConversionOngoing+0x18>
 80079a2:	2301      	movs	r3, #1
 80079a4:	e000      	b.n	80079a8 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80079a6:	2300      	movs	r3, #0
}
 80079a8:	4618      	mov	r0, r3
 80079aa:	370c      	adds	r7, #12
 80079ac:	46bd      	mov	sp, r7
 80079ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079b2:	4770      	bx	lr

080079b4 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 80079b4:	b480      	push	{r7}
 80079b6:	b083      	sub	sp, #12
 80079b8:	af00      	add	r7, sp, #0
 80079ba:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 80079bc:	bf00      	nop
 80079be:	370c      	adds	r7, #12
 80079c0:	46bd      	mov	sp, r7
 80079c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079c6:	4770      	bx	lr

080079c8 <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef *hadc)
{
 80079c8:	b480      	push	{r7}
 80079ca:	b083      	sub	sp, #12
 80079cc:	af00      	add	r7, sp, #0
 80079ce:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented in the user file.
  */
}
 80079d0:	bf00      	nop
 80079d2:	370c      	adds	r7, #12
 80079d4:	46bd      	mov	sp, r7
 80079d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079da:	4770      	bx	lr

080079dc <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 80079dc:	b480      	push	{r7}
 80079de:	b083      	sub	sp, #12
 80079e0:	af00      	add	r7, sp, #0
 80079e2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 80079e4:	bf00      	nop
 80079e6:	370c      	adds	r7, #12
 80079e8:	46bd      	mov	sp, r7
 80079ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079ee:	4770      	bx	lr

080079f0 <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 80079f0:	b480      	push	{r7}
 80079f2:	b083      	sub	sp, #12
 80079f4:	af00      	add	r7, sp, #0
 80079f6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 80079f8:	bf00      	nop
 80079fa:	370c      	adds	r7, #12
 80079fc:	46bd      	mov	sp, r7
 80079fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a02:	4770      	bx	lr

08007a04 <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 8007a04:	b480      	push	{r7}
 8007a06:	b083      	sub	sp, #12
 8007a08:	af00      	add	r7, sp, #0
 8007a0a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 8007a0c:	bf00      	nop
 8007a0e:	370c      	adds	r7, #12
 8007a10:	46bd      	mov	sp, r7
 8007a12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a16:	4770      	bx	lr

08007a18 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 8007a18:	b590      	push	{r4, r7, lr}
 8007a1a:	b0a1      	sub	sp, #132	@ 0x84
 8007a1c:	af00      	add	r7, sp, #0
 8007a1e:	6078      	str	r0, [r7, #4]
 8007a20:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8007a22:	2300      	movs	r3, #0
 8007a24:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8007a28:	687b      	ldr	r3, [r7, #4]
 8007a2a:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8007a2e:	2b01      	cmp	r3, #1
 8007a30:	d101      	bne.n	8007a36 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8007a32:	2302      	movs	r3, #2
 8007a34:	e08b      	b.n	8007b4e <HAL_ADCEx_MultiModeConfigChannel+0x136>
 8007a36:	687b      	ldr	r3, [r7, #4]
 8007a38:	2201      	movs	r2, #1
 8007a3a:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 8007a3e:	2300      	movs	r3, #0
 8007a40:	667b      	str	r3, [r7, #100]	@ 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 8007a42:	2300      	movs	r3, #0
 8007a44:	66bb      	str	r3, [r7, #104]	@ 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 8007a46:	687b      	ldr	r3, [r7, #4]
 8007a48:	681b      	ldr	r3, [r3, #0]
 8007a4a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8007a4e:	d102      	bne.n	8007a56 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8007a50:	4b41      	ldr	r3, [pc, #260]	@ (8007b58 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8007a52:	60bb      	str	r3, [r7, #8]
 8007a54:	e001      	b.n	8007a5a <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8007a56:	2300      	movs	r3, #0
 8007a58:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 8007a5a:	68bb      	ldr	r3, [r7, #8]
 8007a5c:	2b00      	cmp	r3, #0
 8007a5e:	d10b      	bne.n	8007a78 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8007a60:	687b      	ldr	r3, [r7, #4]
 8007a62:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007a64:	f043 0220 	orr.w	r2, r3, #32
 8007a68:	687b      	ldr	r3, [r7, #4]
 8007a6a:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8007a6c:	687b      	ldr	r3, [r7, #4]
 8007a6e:	2200      	movs	r2, #0
 8007a70:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 8007a74:	2301      	movs	r3, #1
 8007a76:	e06a      	b.n	8007b4e <HAL_ADCEx_MultiModeConfigChannel+0x136>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 8007a78:	68bb      	ldr	r3, [r7, #8]
 8007a7a:	4618      	mov	r0, r3
 8007a7c:	f7ff ff87 	bl	800798e <LL_ADC_REG_IsConversionOngoing>
 8007a80:	67b8      	str	r0, [r7, #120]	@ 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8007a82:	687b      	ldr	r3, [r7, #4]
 8007a84:	681b      	ldr	r3, [r3, #0]
 8007a86:	4618      	mov	r0, r3
 8007a88:	f7ff ff81 	bl	800798e <LL_ADC_REG_IsConversionOngoing>
 8007a8c:	4603      	mov	r3, r0
 8007a8e:	2b00      	cmp	r3, #0
 8007a90:	d14c      	bne.n	8007b2c <HAL_ADCEx_MultiModeConfigChannel+0x114>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 8007a92:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007a94:	2b00      	cmp	r3, #0
 8007a96:	d149      	bne.n	8007b2c <HAL_ADCEx_MultiModeConfigChannel+0x114>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8007a98:	4b30      	ldr	r3, [pc, #192]	@ (8007b5c <HAL_ADCEx_MultiModeConfigChannel+0x144>)
 8007a9a:	677b      	str	r3, [r7, #116]	@ 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8007a9c:	683b      	ldr	r3, [r7, #0]
 8007a9e:	681b      	ldr	r3, [r3, #0]
 8007aa0:	2b00      	cmp	r3, #0
 8007aa2:	d028      	beq.n	8007af6 <HAL_ADCEx_MultiModeConfigChannel+0xde>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8007aa4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007aa6:	689b      	ldr	r3, [r3, #8]
 8007aa8:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8007aac:	683b      	ldr	r3, [r7, #0]
 8007aae:	6859      	ldr	r1, [r3, #4]
 8007ab0:	687b      	ldr	r3, [r7, #4]
 8007ab2:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8007ab6:	035b      	lsls	r3, r3, #13
 8007ab8:	430b      	orrs	r3, r1
 8007aba:	431a      	orrs	r2, r3
 8007abc:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007abe:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8007ac0:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8007ac4:	f7ff ff50 	bl	8007968 <LL_ADC_IsEnabled>
 8007ac8:	4604      	mov	r4, r0
 8007aca:	4823      	ldr	r0, [pc, #140]	@ (8007b58 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8007acc:	f7ff ff4c 	bl	8007968 <LL_ADC_IsEnabled>
 8007ad0:	4603      	mov	r3, r0
 8007ad2:	4323      	orrs	r3, r4
 8007ad4:	2b00      	cmp	r3, #0
 8007ad6:	d133      	bne.n	8007b40 <HAL_ADCEx_MultiModeConfigChannel+0x128>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8007ad8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007ada:	689b      	ldr	r3, [r3, #8]
 8007adc:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8007ae0:	f023 030f 	bic.w	r3, r3, #15
 8007ae4:	683a      	ldr	r2, [r7, #0]
 8007ae6:	6811      	ldr	r1, [r2, #0]
 8007ae8:	683a      	ldr	r2, [r7, #0]
 8007aea:	6892      	ldr	r2, [r2, #8]
 8007aec:	430a      	orrs	r2, r1
 8007aee:	431a      	orrs	r2, r3
 8007af0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007af2:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8007af4:	e024      	b.n	8007b40 <HAL_ADCEx_MultiModeConfigChannel+0x128>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8007af6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007af8:	689b      	ldr	r3, [r3, #8]
 8007afa:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8007afe:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007b00:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8007b02:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8007b06:	f7ff ff2f 	bl	8007968 <LL_ADC_IsEnabled>
 8007b0a:	4604      	mov	r4, r0
 8007b0c:	4812      	ldr	r0, [pc, #72]	@ (8007b58 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8007b0e:	f7ff ff2b 	bl	8007968 <LL_ADC_IsEnabled>
 8007b12:	4603      	mov	r3, r0
 8007b14:	4323      	orrs	r3, r4
 8007b16:	2b00      	cmp	r3, #0
 8007b18:	d112      	bne.n	8007b40 <HAL_ADCEx_MultiModeConfigChannel+0x128>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8007b1a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007b1c:	689b      	ldr	r3, [r3, #8]
 8007b1e:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8007b22:	f023 030f 	bic.w	r3, r3, #15
 8007b26:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8007b28:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8007b2a:	e009      	b.n	8007b40 <HAL_ADCEx_MultiModeConfigChannel+0x128>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8007b2c:	687b      	ldr	r3, [r7, #4]
 8007b2e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007b30:	f043 0220 	orr.w	r2, r3, #32
 8007b34:	687b      	ldr	r3, [r7, #4]
 8007b36:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8007b38:	2301      	movs	r3, #1
 8007b3a:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 8007b3e:	e000      	b.n	8007b42 <HAL_ADCEx_MultiModeConfigChannel+0x12a>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8007b40:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8007b42:	687b      	ldr	r3, [r7, #4]
 8007b44:	2200      	movs	r2, #0
 8007b46:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8007b4a:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 8007b4e:	4618      	mov	r0, r3
 8007b50:	3784      	adds	r7, #132	@ 0x84
 8007b52:	46bd      	mov	sp, r7
 8007b54:	bd90      	pop	{r4, r7, pc}
 8007b56:	bf00      	nop
 8007b58:	50000100 	.word	0x50000100
 8007b5c:	50000300 	.word	0x50000300

08007b60 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8007b60:	b480      	push	{r7}
 8007b62:	b085      	sub	sp, #20
 8007b64:	af00      	add	r7, sp, #0
 8007b66:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8007b68:	687b      	ldr	r3, [r7, #4]
 8007b6a:	f003 0307 	and.w	r3, r3, #7
 8007b6e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8007b70:	4b0c      	ldr	r3, [pc, #48]	@ (8007ba4 <__NVIC_SetPriorityGrouping+0x44>)
 8007b72:	68db      	ldr	r3, [r3, #12]
 8007b74:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8007b76:	68ba      	ldr	r2, [r7, #8]
 8007b78:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8007b7c:	4013      	ands	r3, r2
 8007b7e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8007b80:	68fb      	ldr	r3, [r7, #12]
 8007b82:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8007b84:	68bb      	ldr	r3, [r7, #8]
 8007b86:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8007b88:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8007b8c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007b90:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8007b92:	4a04      	ldr	r2, [pc, #16]	@ (8007ba4 <__NVIC_SetPriorityGrouping+0x44>)
 8007b94:	68bb      	ldr	r3, [r7, #8]
 8007b96:	60d3      	str	r3, [r2, #12]
}
 8007b98:	bf00      	nop
 8007b9a:	3714      	adds	r7, #20
 8007b9c:	46bd      	mov	sp, r7
 8007b9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ba2:	4770      	bx	lr
 8007ba4:	e000ed00 	.word	0xe000ed00

08007ba8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8007ba8:	b480      	push	{r7}
 8007baa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8007bac:	4b04      	ldr	r3, [pc, #16]	@ (8007bc0 <__NVIC_GetPriorityGrouping+0x18>)
 8007bae:	68db      	ldr	r3, [r3, #12]
 8007bb0:	0a1b      	lsrs	r3, r3, #8
 8007bb2:	f003 0307 	and.w	r3, r3, #7
}
 8007bb6:	4618      	mov	r0, r3
 8007bb8:	46bd      	mov	sp, r7
 8007bba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bbe:	4770      	bx	lr
 8007bc0:	e000ed00 	.word	0xe000ed00

08007bc4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8007bc4:	b480      	push	{r7}
 8007bc6:	b083      	sub	sp, #12
 8007bc8:	af00      	add	r7, sp, #0
 8007bca:	4603      	mov	r3, r0
 8007bcc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8007bce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007bd2:	2b00      	cmp	r3, #0
 8007bd4:	db0b      	blt.n	8007bee <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8007bd6:	79fb      	ldrb	r3, [r7, #7]
 8007bd8:	f003 021f 	and.w	r2, r3, #31
 8007bdc:	4907      	ldr	r1, [pc, #28]	@ (8007bfc <__NVIC_EnableIRQ+0x38>)
 8007bde:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007be2:	095b      	lsrs	r3, r3, #5
 8007be4:	2001      	movs	r0, #1
 8007be6:	fa00 f202 	lsl.w	r2, r0, r2
 8007bea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8007bee:	bf00      	nop
 8007bf0:	370c      	adds	r7, #12
 8007bf2:	46bd      	mov	sp, r7
 8007bf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bf8:	4770      	bx	lr
 8007bfa:	bf00      	nop
 8007bfc:	e000e100 	.word	0xe000e100

08007c00 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8007c00:	b480      	push	{r7}
 8007c02:	b083      	sub	sp, #12
 8007c04:	af00      	add	r7, sp, #0
 8007c06:	4603      	mov	r3, r0
 8007c08:	6039      	str	r1, [r7, #0]
 8007c0a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8007c0c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007c10:	2b00      	cmp	r3, #0
 8007c12:	db0a      	blt.n	8007c2a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007c14:	683b      	ldr	r3, [r7, #0]
 8007c16:	b2da      	uxtb	r2, r3
 8007c18:	490c      	ldr	r1, [pc, #48]	@ (8007c4c <__NVIC_SetPriority+0x4c>)
 8007c1a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007c1e:	0112      	lsls	r2, r2, #4
 8007c20:	b2d2      	uxtb	r2, r2
 8007c22:	440b      	add	r3, r1
 8007c24:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8007c28:	e00a      	b.n	8007c40 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007c2a:	683b      	ldr	r3, [r7, #0]
 8007c2c:	b2da      	uxtb	r2, r3
 8007c2e:	4908      	ldr	r1, [pc, #32]	@ (8007c50 <__NVIC_SetPriority+0x50>)
 8007c30:	79fb      	ldrb	r3, [r7, #7]
 8007c32:	f003 030f 	and.w	r3, r3, #15
 8007c36:	3b04      	subs	r3, #4
 8007c38:	0112      	lsls	r2, r2, #4
 8007c3a:	b2d2      	uxtb	r2, r2
 8007c3c:	440b      	add	r3, r1
 8007c3e:	761a      	strb	r2, [r3, #24]
}
 8007c40:	bf00      	nop
 8007c42:	370c      	adds	r7, #12
 8007c44:	46bd      	mov	sp, r7
 8007c46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c4a:	4770      	bx	lr
 8007c4c:	e000e100 	.word	0xe000e100
 8007c50:	e000ed00 	.word	0xe000ed00

08007c54 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8007c54:	b480      	push	{r7}
 8007c56:	b089      	sub	sp, #36	@ 0x24
 8007c58:	af00      	add	r7, sp, #0
 8007c5a:	60f8      	str	r0, [r7, #12]
 8007c5c:	60b9      	str	r1, [r7, #8]
 8007c5e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8007c60:	68fb      	ldr	r3, [r7, #12]
 8007c62:	f003 0307 	and.w	r3, r3, #7
 8007c66:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8007c68:	69fb      	ldr	r3, [r7, #28]
 8007c6a:	f1c3 0307 	rsb	r3, r3, #7
 8007c6e:	2b04      	cmp	r3, #4
 8007c70:	bf28      	it	cs
 8007c72:	2304      	movcs	r3, #4
 8007c74:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8007c76:	69fb      	ldr	r3, [r7, #28]
 8007c78:	3304      	adds	r3, #4
 8007c7a:	2b06      	cmp	r3, #6
 8007c7c:	d902      	bls.n	8007c84 <NVIC_EncodePriority+0x30>
 8007c7e:	69fb      	ldr	r3, [r7, #28]
 8007c80:	3b03      	subs	r3, #3
 8007c82:	e000      	b.n	8007c86 <NVIC_EncodePriority+0x32>
 8007c84:	2300      	movs	r3, #0
 8007c86:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8007c88:	f04f 32ff 	mov.w	r2, #4294967295
 8007c8c:	69bb      	ldr	r3, [r7, #24]
 8007c8e:	fa02 f303 	lsl.w	r3, r2, r3
 8007c92:	43da      	mvns	r2, r3
 8007c94:	68bb      	ldr	r3, [r7, #8]
 8007c96:	401a      	ands	r2, r3
 8007c98:	697b      	ldr	r3, [r7, #20]
 8007c9a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8007c9c:	f04f 31ff 	mov.w	r1, #4294967295
 8007ca0:	697b      	ldr	r3, [r7, #20]
 8007ca2:	fa01 f303 	lsl.w	r3, r1, r3
 8007ca6:	43d9      	mvns	r1, r3
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8007cac:	4313      	orrs	r3, r2
         );
}
 8007cae:	4618      	mov	r0, r3
 8007cb0:	3724      	adds	r7, #36	@ 0x24
 8007cb2:	46bd      	mov	sp, r7
 8007cb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cb8:	4770      	bx	lr

08007cba <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8007cba:	b580      	push	{r7, lr}
 8007cbc:	b082      	sub	sp, #8
 8007cbe:	af00      	add	r7, sp, #0
 8007cc0:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8007cc2:	6878      	ldr	r0, [r7, #4]
 8007cc4:	f7ff ff4c 	bl	8007b60 <__NVIC_SetPriorityGrouping>
}
 8007cc8:	bf00      	nop
 8007cca:	3708      	adds	r7, #8
 8007ccc:	46bd      	mov	sp, r7
 8007cce:	bd80      	pop	{r7, pc}

08007cd0 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8007cd0:	b580      	push	{r7, lr}
 8007cd2:	b086      	sub	sp, #24
 8007cd4:	af00      	add	r7, sp, #0
 8007cd6:	4603      	mov	r3, r0
 8007cd8:	60b9      	str	r1, [r7, #8]
 8007cda:	607a      	str	r2, [r7, #4]
 8007cdc:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8007cde:	f7ff ff63 	bl	8007ba8 <__NVIC_GetPriorityGrouping>
 8007ce2:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8007ce4:	687a      	ldr	r2, [r7, #4]
 8007ce6:	68b9      	ldr	r1, [r7, #8]
 8007ce8:	6978      	ldr	r0, [r7, #20]
 8007cea:	f7ff ffb3 	bl	8007c54 <NVIC_EncodePriority>
 8007cee:	4602      	mov	r2, r0
 8007cf0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007cf4:	4611      	mov	r1, r2
 8007cf6:	4618      	mov	r0, r3
 8007cf8:	f7ff ff82 	bl	8007c00 <__NVIC_SetPriority>
}
 8007cfc:	bf00      	nop
 8007cfe:	3718      	adds	r7, #24
 8007d00:	46bd      	mov	sp, r7
 8007d02:	bd80      	pop	{r7, pc}

08007d04 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8007d04:	b580      	push	{r7, lr}
 8007d06:	b082      	sub	sp, #8
 8007d08:	af00      	add	r7, sp, #0
 8007d0a:	4603      	mov	r3, r0
 8007d0c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8007d0e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007d12:	4618      	mov	r0, r3
 8007d14:	f7ff ff56 	bl	8007bc4 <__NVIC_EnableIRQ>
}
 8007d18:	bf00      	nop
 8007d1a:	3708      	adds	r7, #8
 8007d1c:	46bd      	mov	sp, r7
 8007d1e:	bd80      	pop	{r7, pc}

08007d20 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8007d20:	b580      	push	{r7, lr}
 8007d22:	b084      	sub	sp, #16
 8007d24:	af00      	add	r7, sp, #0
 8007d26:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8007d28:	687b      	ldr	r3, [r7, #4]
 8007d2a:	2b00      	cmp	r3, #0
 8007d2c:	d101      	bne.n	8007d32 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8007d2e:	2301      	movs	r3, #1
 8007d30:	e08d      	b.n	8007e4e <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8007d32:	687b      	ldr	r3, [r7, #4]
 8007d34:	681b      	ldr	r3, [r3, #0]
 8007d36:	461a      	mov	r2, r3
 8007d38:	4b47      	ldr	r3, [pc, #284]	@ (8007e58 <HAL_DMA_Init+0x138>)
 8007d3a:	429a      	cmp	r2, r3
 8007d3c:	d80f      	bhi.n	8007d5e <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8007d3e:	687b      	ldr	r3, [r7, #4]
 8007d40:	681b      	ldr	r3, [r3, #0]
 8007d42:	461a      	mov	r2, r3
 8007d44:	4b45      	ldr	r3, [pc, #276]	@ (8007e5c <HAL_DMA_Init+0x13c>)
 8007d46:	4413      	add	r3, r2
 8007d48:	4a45      	ldr	r2, [pc, #276]	@ (8007e60 <HAL_DMA_Init+0x140>)
 8007d4a:	fba2 2303 	umull	r2, r3, r2, r3
 8007d4e:	091b      	lsrs	r3, r3, #4
 8007d50:	009a      	lsls	r2, r3, #2
 8007d52:	687b      	ldr	r3, [r7, #4]
 8007d54:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8007d56:	687b      	ldr	r3, [r7, #4]
 8007d58:	4a42      	ldr	r2, [pc, #264]	@ (8007e64 <HAL_DMA_Init+0x144>)
 8007d5a:	641a      	str	r2, [r3, #64]	@ 0x40
 8007d5c:	e00e      	b.n	8007d7c <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8007d5e:	687b      	ldr	r3, [r7, #4]
 8007d60:	681b      	ldr	r3, [r3, #0]
 8007d62:	461a      	mov	r2, r3
 8007d64:	4b40      	ldr	r3, [pc, #256]	@ (8007e68 <HAL_DMA_Init+0x148>)
 8007d66:	4413      	add	r3, r2
 8007d68:	4a3d      	ldr	r2, [pc, #244]	@ (8007e60 <HAL_DMA_Init+0x140>)
 8007d6a:	fba2 2303 	umull	r2, r3, r2, r3
 8007d6e:	091b      	lsrs	r3, r3, #4
 8007d70:	009a      	lsls	r2, r3, #2
 8007d72:	687b      	ldr	r3, [r7, #4]
 8007d74:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8007d76:	687b      	ldr	r3, [r7, #4]
 8007d78:	4a3c      	ldr	r2, [pc, #240]	@ (8007e6c <HAL_DMA_Init+0x14c>)
 8007d7a:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8007d7c:	687b      	ldr	r3, [r7, #4]
 8007d7e:	2202      	movs	r2, #2
 8007d80:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8007d84:	687b      	ldr	r3, [r7, #4]
 8007d86:	681b      	ldr	r3, [r3, #0]
 8007d88:	681b      	ldr	r3, [r3, #0]
 8007d8a:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8007d8c:	68fb      	ldr	r3, [r7, #12]
 8007d8e:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8007d92:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007d96:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8007d98:	687b      	ldr	r3, [r7, #4]
 8007d9a:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8007d9c:	687b      	ldr	r3, [r7, #4]
 8007d9e:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8007da0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8007da2:	687b      	ldr	r3, [r7, #4]
 8007da4:	691b      	ldr	r3, [r3, #16]
 8007da6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8007da8:	687b      	ldr	r3, [r7, #4]
 8007daa:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8007dac:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8007dae:	687b      	ldr	r3, [r7, #4]
 8007db0:	699b      	ldr	r3, [r3, #24]
 8007db2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8007db4:	687b      	ldr	r3, [r7, #4]
 8007db6:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8007db8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8007dba:	687b      	ldr	r3, [r7, #4]
 8007dbc:	6a1b      	ldr	r3, [r3, #32]
 8007dbe:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8007dc0:	68fa      	ldr	r2, [r7, #12]
 8007dc2:	4313      	orrs	r3, r2
 8007dc4:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8007dc6:	687b      	ldr	r3, [r7, #4]
 8007dc8:	681b      	ldr	r3, [r3, #0]
 8007dca:	68fa      	ldr	r2, [r7, #12]
 8007dcc:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8007dce:	6878      	ldr	r0, [r7, #4]
 8007dd0:	f000 fa82 	bl	80082d8 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8007dd4:	687b      	ldr	r3, [r7, #4]
 8007dd6:	689b      	ldr	r3, [r3, #8]
 8007dd8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007ddc:	d102      	bne.n	8007de4 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8007dde:	687b      	ldr	r3, [r7, #4]
 8007de0:	2200      	movs	r2, #0
 8007de2:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8007de4:	687b      	ldr	r3, [r7, #4]
 8007de6:	685a      	ldr	r2, [r3, #4]
 8007de8:	687b      	ldr	r3, [r7, #4]
 8007dea:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007dec:	b2d2      	uxtb	r2, r2
 8007dee:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8007df0:	687b      	ldr	r3, [r7, #4]
 8007df2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007df4:	687a      	ldr	r2, [r7, #4]
 8007df6:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8007df8:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8007dfa:	687b      	ldr	r3, [r7, #4]
 8007dfc:	685b      	ldr	r3, [r3, #4]
 8007dfe:	2b00      	cmp	r3, #0
 8007e00:	d010      	beq.n	8007e24 <HAL_DMA_Init+0x104>
 8007e02:	687b      	ldr	r3, [r7, #4]
 8007e04:	685b      	ldr	r3, [r3, #4]
 8007e06:	2b04      	cmp	r3, #4
 8007e08:	d80c      	bhi.n	8007e24 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8007e0a:	6878      	ldr	r0, [r7, #4]
 8007e0c:	f000 faa2 	bl	8008354 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8007e10:	687b      	ldr	r3, [r7, #4]
 8007e12:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007e14:	2200      	movs	r2, #0
 8007e16:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8007e18:	687b      	ldr	r3, [r7, #4]
 8007e1a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007e1c:	687a      	ldr	r2, [r7, #4]
 8007e1e:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8007e20:	605a      	str	r2, [r3, #4]
 8007e22:	e008      	b.n	8007e36 <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8007e24:	687b      	ldr	r3, [r7, #4]
 8007e26:	2200      	movs	r2, #0
 8007e28:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8007e2a:	687b      	ldr	r3, [r7, #4]
 8007e2c:	2200      	movs	r2, #0
 8007e2e:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8007e30:	687b      	ldr	r3, [r7, #4]
 8007e32:	2200      	movs	r2, #0
 8007e34:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8007e36:	687b      	ldr	r3, [r7, #4]
 8007e38:	2200      	movs	r2, #0
 8007e3a:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8007e3c:	687b      	ldr	r3, [r7, #4]
 8007e3e:	2201      	movs	r2, #1
 8007e40:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8007e44:	687b      	ldr	r3, [r7, #4]
 8007e46:	2200      	movs	r2, #0
 8007e48:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8007e4c:	2300      	movs	r3, #0
}
 8007e4e:	4618      	mov	r0, r3
 8007e50:	3710      	adds	r7, #16
 8007e52:	46bd      	mov	sp, r7
 8007e54:	bd80      	pop	{r7, pc}
 8007e56:	bf00      	nop
 8007e58:	40020407 	.word	0x40020407
 8007e5c:	bffdfff8 	.word	0xbffdfff8
 8007e60:	cccccccd 	.word	0xcccccccd
 8007e64:	40020000 	.word	0x40020000
 8007e68:	bffdfbf8 	.word	0xbffdfbf8
 8007e6c:	40020400 	.word	0x40020400

08007e70 <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8007e70:	b580      	push	{r7, lr}
 8007e72:	b086      	sub	sp, #24
 8007e74:	af00      	add	r7, sp, #0
 8007e76:	60f8      	str	r0, [r7, #12]
 8007e78:	60b9      	str	r1, [r7, #8]
 8007e7a:	607a      	str	r2, [r7, #4]
 8007e7c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007e7e:	2300      	movs	r3, #0
 8007e80:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8007e82:	68fb      	ldr	r3, [r7, #12]
 8007e84:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8007e88:	2b01      	cmp	r3, #1
 8007e8a:	d101      	bne.n	8007e90 <HAL_DMA_Start_IT+0x20>
 8007e8c:	2302      	movs	r3, #2
 8007e8e:	e066      	b.n	8007f5e <HAL_DMA_Start_IT+0xee>
 8007e90:	68fb      	ldr	r3, [r7, #12]
 8007e92:	2201      	movs	r2, #1
 8007e94:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8007e98:	68fb      	ldr	r3, [r7, #12]
 8007e9a:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8007e9e:	b2db      	uxtb	r3, r3
 8007ea0:	2b01      	cmp	r3, #1
 8007ea2:	d155      	bne.n	8007f50 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8007ea4:	68fb      	ldr	r3, [r7, #12]
 8007ea6:	2202      	movs	r2, #2
 8007ea8:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8007eac:	68fb      	ldr	r3, [r7, #12]
 8007eae:	2200      	movs	r2, #0
 8007eb0:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8007eb2:	68fb      	ldr	r3, [r7, #12]
 8007eb4:	681b      	ldr	r3, [r3, #0]
 8007eb6:	681a      	ldr	r2, [r3, #0]
 8007eb8:	68fb      	ldr	r3, [r7, #12]
 8007eba:	681b      	ldr	r3, [r3, #0]
 8007ebc:	f022 0201 	bic.w	r2, r2, #1
 8007ec0:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8007ec2:	683b      	ldr	r3, [r7, #0]
 8007ec4:	687a      	ldr	r2, [r7, #4]
 8007ec6:	68b9      	ldr	r1, [r7, #8]
 8007ec8:	68f8      	ldr	r0, [r7, #12]
 8007eca:	f000 f9c7 	bl	800825c <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8007ece:	68fb      	ldr	r3, [r7, #12]
 8007ed0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007ed2:	2b00      	cmp	r3, #0
 8007ed4:	d008      	beq.n	8007ee8 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8007ed6:	68fb      	ldr	r3, [r7, #12]
 8007ed8:	681b      	ldr	r3, [r3, #0]
 8007eda:	681a      	ldr	r2, [r3, #0]
 8007edc:	68fb      	ldr	r3, [r7, #12]
 8007ede:	681b      	ldr	r3, [r3, #0]
 8007ee0:	f042 020e 	orr.w	r2, r2, #14
 8007ee4:	601a      	str	r2, [r3, #0]
 8007ee6:	e00f      	b.n	8007f08 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8007ee8:	68fb      	ldr	r3, [r7, #12]
 8007eea:	681b      	ldr	r3, [r3, #0]
 8007eec:	681a      	ldr	r2, [r3, #0]
 8007eee:	68fb      	ldr	r3, [r7, #12]
 8007ef0:	681b      	ldr	r3, [r3, #0]
 8007ef2:	f022 0204 	bic.w	r2, r2, #4
 8007ef6:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8007ef8:	68fb      	ldr	r3, [r7, #12]
 8007efa:	681b      	ldr	r3, [r3, #0]
 8007efc:	681a      	ldr	r2, [r3, #0]
 8007efe:	68fb      	ldr	r3, [r7, #12]
 8007f00:	681b      	ldr	r3, [r3, #0]
 8007f02:	f042 020a 	orr.w	r2, r2, #10
 8007f06:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8007f08:	68fb      	ldr	r3, [r7, #12]
 8007f0a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007f0c:	681b      	ldr	r3, [r3, #0]
 8007f0e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007f12:	2b00      	cmp	r3, #0
 8007f14:	d007      	beq.n	8007f26 <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8007f16:	68fb      	ldr	r3, [r7, #12]
 8007f18:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007f1a:	681a      	ldr	r2, [r3, #0]
 8007f1c:	68fb      	ldr	r3, [r7, #12]
 8007f1e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007f20:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8007f24:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8007f26:	68fb      	ldr	r3, [r7, #12]
 8007f28:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007f2a:	2b00      	cmp	r3, #0
 8007f2c:	d007      	beq.n	8007f3e <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8007f2e:	68fb      	ldr	r3, [r7, #12]
 8007f30:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007f32:	681a      	ldr	r2, [r3, #0]
 8007f34:	68fb      	ldr	r3, [r7, #12]
 8007f36:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007f38:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8007f3c:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8007f3e:	68fb      	ldr	r3, [r7, #12]
 8007f40:	681b      	ldr	r3, [r3, #0]
 8007f42:	681a      	ldr	r2, [r3, #0]
 8007f44:	68fb      	ldr	r3, [r7, #12]
 8007f46:	681b      	ldr	r3, [r3, #0]
 8007f48:	f042 0201 	orr.w	r2, r2, #1
 8007f4c:	601a      	str	r2, [r3, #0]
 8007f4e:	e005      	b.n	8007f5c <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007f50:	68fb      	ldr	r3, [r7, #12]
 8007f52:	2200      	movs	r2, #0
 8007f54:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8007f58:	2302      	movs	r3, #2
 8007f5a:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8007f5c:	7dfb      	ldrb	r3, [r7, #23]
}
 8007f5e:	4618      	mov	r0, r3
 8007f60:	3718      	adds	r7, #24
 8007f62:	46bd      	mov	sp, r7
 8007f64:	bd80      	pop	{r7, pc}

08007f66 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8007f66:	b480      	push	{r7}
 8007f68:	b085      	sub	sp, #20
 8007f6a:	af00      	add	r7, sp, #0
 8007f6c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007f6e:	2300      	movs	r3, #0
 8007f70:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8007f72:	687b      	ldr	r3, [r7, #4]
 8007f74:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8007f78:	b2db      	uxtb	r3, r3
 8007f7a:	2b02      	cmp	r3, #2
 8007f7c:	d005      	beq.n	8007f8a <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8007f7e:	687b      	ldr	r3, [r7, #4]
 8007f80:	2204      	movs	r2, #4
 8007f82:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8007f84:	2301      	movs	r3, #1
 8007f86:	73fb      	strb	r3, [r7, #15]
 8007f88:	e037      	b.n	8007ffa <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8007f8a:	687b      	ldr	r3, [r7, #4]
 8007f8c:	681b      	ldr	r3, [r3, #0]
 8007f8e:	681a      	ldr	r2, [r3, #0]
 8007f90:	687b      	ldr	r3, [r7, #4]
 8007f92:	681b      	ldr	r3, [r3, #0]
 8007f94:	f022 020e 	bic.w	r2, r2, #14
 8007f98:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8007f9a:	687b      	ldr	r3, [r7, #4]
 8007f9c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007f9e:	681a      	ldr	r2, [r3, #0]
 8007fa0:	687b      	ldr	r3, [r7, #4]
 8007fa2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007fa4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8007fa8:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 8007faa:	687b      	ldr	r3, [r7, #4]
 8007fac:	681b      	ldr	r3, [r3, #0]
 8007fae:	681a      	ldr	r2, [r3, #0]
 8007fb0:	687b      	ldr	r3, [r7, #4]
 8007fb2:	681b      	ldr	r3, [r3, #0]
 8007fb4:	f022 0201 	bic.w	r2, r2, #1
 8007fb8:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8007fba:	687b      	ldr	r3, [r7, #4]
 8007fbc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007fbe:	f003 021f 	and.w	r2, r3, #31
 8007fc2:	687b      	ldr	r3, [r7, #4]
 8007fc4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007fc6:	2101      	movs	r1, #1
 8007fc8:	fa01 f202 	lsl.w	r2, r1, r2
 8007fcc:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8007fce:	687b      	ldr	r3, [r7, #4]
 8007fd0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007fd2:	687a      	ldr	r2, [r7, #4]
 8007fd4:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8007fd6:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 8007fd8:	687b      	ldr	r3, [r7, #4]
 8007fda:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007fdc:	2b00      	cmp	r3, #0
 8007fde:	d00c      	beq.n	8007ffa <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8007fe0:	687b      	ldr	r3, [r7, #4]
 8007fe2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007fe4:	681a      	ldr	r2, [r3, #0]
 8007fe6:	687b      	ldr	r3, [r7, #4]
 8007fe8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007fea:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8007fee:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8007ff0:	687b      	ldr	r3, [r7, #4]
 8007ff2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007ff4:	687a      	ldr	r2, [r7, #4]
 8007ff6:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8007ff8:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8007ffa:	687b      	ldr	r3, [r7, #4]
 8007ffc:	2201      	movs	r2, #1
 8007ffe:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8008002:	687b      	ldr	r3, [r7, #4]
 8008004:	2200      	movs	r2, #0
 8008006:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return status;
 800800a:	7bfb      	ldrb	r3, [r7, #15]
}
 800800c:	4618      	mov	r0, r3
 800800e:	3714      	adds	r7, #20
 8008010:	46bd      	mov	sp, r7
 8008012:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008016:	4770      	bx	lr

08008018 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8008018:	b580      	push	{r7, lr}
 800801a:	b084      	sub	sp, #16
 800801c:	af00      	add	r7, sp, #0
 800801e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008020:	2300      	movs	r3, #0
 8008022:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8008024:	687b      	ldr	r3, [r7, #4]
 8008026:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800802a:	b2db      	uxtb	r3, r3
 800802c:	2b02      	cmp	r3, #2
 800802e:	d00d      	beq.n	800804c <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8008030:	687b      	ldr	r3, [r7, #4]
 8008032:	2204      	movs	r2, #4
 8008034:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8008036:	687b      	ldr	r3, [r7, #4]
 8008038:	2201      	movs	r2, #1
 800803a:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800803e:	687b      	ldr	r3, [r7, #4]
 8008040:	2200      	movs	r2, #0
 8008042:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    status = HAL_ERROR;
 8008046:	2301      	movs	r3, #1
 8008048:	73fb      	strb	r3, [r7, #15]
 800804a:	e047      	b.n	80080dc <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800804c:	687b      	ldr	r3, [r7, #4]
 800804e:	681b      	ldr	r3, [r3, #0]
 8008050:	681a      	ldr	r2, [r3, #0]
 8008052:	687b      	ldr	r3, [r7, #4]
 8008054:	681b      	ldr	r3, [r3, #0]
 8008056:	f022 020e 	bic.w	r2, r2, #14
 800805a:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800805c:	687b      	ldr	r3, [r7, #4]
 800805e:	681b      	ldr	r3, [r3, #0]
 8008060:	681a      	ldr	r2, [r3, #0]
 8008062:	687b      	ldr	r3, [r7, #4]
 8008064:	681b      	ldr	r3, [r3, #0]
 8008066:	f022 0201 	bic.w	r2, r2, #1
 800806a:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800806c:	687b      	ldr	r3, [r7, #4]
 800806e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008070:	681a      	ldr	r2, [r3, #0]
 8008072:	687b      	ldr	r3, [r7, #4]
 8008074:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008076:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800807a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800807c:	687b      	ldr	r3, [r7, #4]
 800807e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008080:	f003 021f 	and.w	r2, r3, #31
 8008084:	687b      	ldr	r3, [r7, #4]
 8008086:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008088:	2101      	movs	r1, #1
 800808a:	fa01 f202 	lsl.w	r2, r1, r2
 800808e:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8008090:	687b      	ldr	r3, [r7, #4]
 8008092:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008094:	687a      	ldr	r2, [r7, #4]
 8008096:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8008098:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 800809a:	687b      	ldr	r3, [r7, #4]
 800809c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800809e:	2b00      	cmp	r3, #0
 80080a0:	d00c      	beq.n	80080bc <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80080a2:	687b      	ldr	r3, [r7, #4]
 80080a4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80080a6:	681a      	ldr	r2, [r3, #0]
 80080a8:	687b      	ldr	r3, [r7, #4]
 80080aa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80080ac:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80080b0:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80080b2:	687b      	ldr	r3, [r7, #4]
 80080b4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80080b6:	687a      	ldr	r2, [r7, #4]
 80080b8:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80080ba:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80080bc:	687b      	ldr	r3, [r7, #4]
 80080be:	2201      	movs	r2, #1
 80080c0:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80080c4:	687b      	ldr	r3, [r7, #4]
 80080c6:	2200      	movs	r2, #0
 80080c8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 80080cc:	687b      	ldr	r3, [r7, #4]
 80080ce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80080d0:	2b00      	cmp	r3, #0
 80080d2:	d003      	beq.n	80080dc <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 80080d4:	687b      	ldr	r3, [r7, #4]
 80080d6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80080d8:	6878      	ldr	r0, [r7, #4]
 80080da:	4798      	blx	r3
    }
  }
  return status;
 80080dc:	7bfb      	ldrb	r3, [r7, #15]
}
 80080de:	4618      	mov	r0, r3
 80080e0:	3710      	adds	r7, #16
 80080e2:	46bd      	mov	sp, r7
 80080e4:	bd80      	pop	{r7, pc}

080080e6 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80080e6:	b580      	push	{r7, lr}
 80080e8:	b084      	sub	sp, #16
 80080ea:	af00      	add	r7, sp, #0
 80080ec:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80080ee:	687b      	ldr	r3, [r7, #4]
 80080f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80080f2:	681b      	ldr	r3, [r3, #0]
 80080f4:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80080f6:	687b      	ldr	r3, [r7, #4]
 80080f8:	681b      	ldr	r3, [r3, #0]
 80080fa:	681b      	ldr	r3, [r3, #0]
 80080fc:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 80080fe:	687b      	ldr	r3, [r7, #4]
 8008100:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008102:	f003 031f 	and.w	r3, r3, #31
 8008106:	2204      	movs	r2, #4
 8008108:	409a      	lsls	r2, r3
 800810a:	68fb      	ldr	r3, [r7, #12]
 800810c:	4013      	ands	r3, r2
 800810e:	2b00      	cmp	r3, #0
 8008110:	d026      	beq.n	8008160 <HAL_DMA_IRQHandler+0x7a>
 8008112:	68bb      	ldr	r3, [r7, #8]
 8008114:	f003 0304 	and.w	r3, r3, #4
 8008118:	2b00      	cmp	r3, #0
 800811a:	d021      	beq.n	8008160 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800811c:	687b      	ldr	r3, [r7, #4]
 800811e:	681b      	ldr	r3, [r3, #0]
 8008120:	681b      	ldr	r3, [r3, #0]
 8008122:	f003 0320 	and.w	r3, r3, #32
 8008126:	2b00      	cmp	r3, #0
 8008128:	d107      	bne.n	800813a <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800812a:	687b      	ldr	r3, [r7, #4]
 800812c:	681b      	ldr	r3, [r3, #0]
 800812e:	681a      	ldr	r2, [r3, #0]
 8008130:	687b      	ldr	r3, [r7, #4]
 8008132:	681b      	ldr	r3, [r3, #0]
 8008134:	f022 0204 	bic.w	r2, r2, #4
 8008138:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 800813a:	687b      	ldr	r3, [r7, #4]
 800813c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800813e:	f003 021f 	and.w	r2, r3, #31
 8008142:	687b      	ldr	r3, [r7, #4]
 8008144:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008146:	2104      	movs	r1, #4
 8008148:	fa01 f202 	lsl.w	r2, r1, r2
 800814c:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 800814e:	687b      	ldr	r3, [r7, #4]
 8008150:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008152:	2b00      	cmp	r3, #0
 8008154:	d071      	beq.n	800823a <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8008156:	687b      	ldr	r3, [r7, #4]
 8008158:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800815a:	6878      	ldr	r0, [r7, #4]
 800815c:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 800815e:	e06c      	b.n	800823a <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 8008160:	687b      	ldr	r3, [r7, #4]
 8008162:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008164:	f003 031f 	and.w	r3, r3, #31
 8008168:	2202      	movs	r2, #2
 800816a:	409a      	lsls	r2, r3
 800816c:	68fb      	ldr	r3, [r7, #12]
 800816e:	4013      	ands	r3, r2
 8008170:	2b00      	cmp	r3, #0
 8008172:	d02e      	beq.n	80081d2 <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 8008174:	68bb      	ldr	r3, [r7, #8]
 8008176:	f003 0302 	and.w	r3, r3, #2
 800817a:	2b00      	cmp	r3, #0
 800817c:	d029      	beq.n	80081d2 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800817e:	687b      	ldr	r3, [r7, #4]
 8008180:	681b      	ldr	r3, [r3, #0]
 8008182:	681b      	ldr	r3, [r3, #0]
 8008184:	f003 0320 	and.w	r3, r3, #32
 8008188:	2b00      	cmp	r3, #0
 800818a:	d10b      	bne.n	80081a4 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800818c:	687b      	ldr	r3, [r7, #4]
 800818e:	681b      	ldr	r3, [r3, #0]
 8008190:	681a      	ldr	r2, [r3, #0]
 8008192:	687b      	ldr	r3, [r7, #4]
 8008194:	681b      	ldr	r3, [r3, #0]
 8008196:	f022 020a 	bic.w	r2, r2, #10
 800819a:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800819c:	687b      	ldr	r3, [r7, #4]
 800819e:	2201      	movs	r2, #1
 80081a0:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 80081a4:	687b      	ldr	r3, [r7, #4]
 80081a6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80081a8:	f003 021f 	and.w	r2, r3, #31
 80081ac:	687b      	ldr	r3, [r7, #4]
 80081ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80081b0:	2102      	movs	r1, #2
 80081b2:	fa01 f202 	lsl.w	r2, r1, r2
 80081b6:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80081b8:	687b      	ldr	r3, [r7, #4]
 80081ba:	2200      	movs	r2, #0
 80081bc:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 80081c0:	687b      	ldr	r3, [r7, #4]
 80081c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80081c4:	2b00      	cmp	r3, #0
 80081c6:	d038      	beq.n	800823a <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80081c8:	687b      	ldr	r3, [r7, #4]
 80081ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80081cc:	6878      	ldr	r0, [r7, #4]
 80081ce:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 80081d0:	e033      	b.n	800823a <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 80081d2:	687b      	ldr	r3, [r7, #4]
 80081d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80081d6:	f003 031f 	and.w	r3, r3, #31
 80081da:	2208      	movs	r2, #8
 80081dc:	409a      	lsls	r2, r3
 80081de:	68fb      	ldr	r3, [r7, #12]
 80081e0:	4013      	ands	r3, r2
 80081e2:	2b00      	cmp	r3, #0
 80081e4:	d02a      	beq.n	800823c <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 80081e6:	68bb      	ldr	r3, [r7, #8]
 80081e8:	f003 0308 	and.w	r3, r3, #8
 80081ec:	2b00      	cmp	r3, #0
 80081ee:	d025      	beq.n	800823c <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80081f0:	687b      	ldr	r3, [r7, #4]
 80081f2:	681b      	ldr	r3, [r3, #0]
 80081f4:	681a      	ldr	r2, [r3, #0]
 80081f6:	687b      	ldr	r3, [r7, #4]
 80081f8:	681b      	ldr	r3, [r3, #0]
 80081fa:	f022 020e 	bic.w	r2, r2, #14
 80081fe:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8008200:	687b      	ldr	r3, [r7, #4]
 8008202:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008204:	f003 021f 	and.w	r2, r3, #31
 8008208:	687b      	ldr	r3, [r7, #4]
 800820a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800820c:	2101      	movs	r1, #1
 800820e:	fa01 f202 	lsl.w	r2, r1, r2
 8008212:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8008214:	687b      	ldr	r3, [r7, #4]
 8008216:	2201      	movs	r2, #1
 8008218:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800821a:	687b      	ldr	r3, [r7, #4]
 800821c:	2201      	movs	r2, #1
 800821e:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8008222:	687b      	ldr	r3, [r7, #4]
 8008224:	2200      	movs	r2, #0
 8008226:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 800822a:	687b      	ldr	r3, [r7, #4]
 800822c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800822e:	2b00      	cmp	r3, #0
 8008230:	d004      	beq.n	800823c <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8008232:	687b      	ldr	r3, [r7, #4]
 8008234:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008236:	6878      	ldr	r0, [r7, #4]
 8008238:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 800823a:	bf00      	nop
 800823c:	bf00      	nop
}
 800823e:	3710      	adds	r7, #16
 8008240:	46bd      	mov	sp, r7
 8008242:	bd80      	pop	{r7, pc}

08008244 <HAL_DMA_GetError>:
  * @param  hdma : pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8008244:	b480      	push	{r7}
 8008246:	b083      	sub	sp, #12
 8008248:	af00      	add	r7, sp, #0
 800824a:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 800824c:	687b      	ldr	r3, [r7, #4]
 800824e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
}
 8008250:	4618      	mov	r0, r3
 8008252:	370c      	adds	r7, #12
 8008254:	46bd      	mov	sp, r7
 8008256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800825a:	4770      	bx	lr

0800825c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800825c:	b480      	push	{r7}
 800825e:	b085      	sub	sp, #20
 8008260:	af00      	add	r7, sp, #0
 8008262:	60f8      	str	r0, [r7, #12]
 8008264:	60b9      	str	r1, [r7, #8]
 8008266:	607a      	str	r2, [r7, #4]
 8008268:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800826a:	68fb      	ldr	r3, [r7, #12]
 800826c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800826e:	68fa      	ldr	r2, [r7, #12]
 8008270:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8008272:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8008274:	68fb      	ldr	r3, [r7, #12]
 8008276:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008278:	2b00      	cmp	r3, #0
 800827a:	d004      	beq.n	8008286 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800827c:	68fb      	ldr	r3, [r7, #12]
 800827e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008280:	68fa      	ldr	r2, [r7, #12]
 8008282:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8008284:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8008286:	68fb      	ldr	r3, [r7, #12]
 8008288:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800828a:	f003 021f 	and.w	r2, r3, #31
 800828e:	68fb      	ldr	r3, [r7, #12]
 8008290:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008292:	2101      	movs	r1, #1
 8008294:	fa01 f202 	lsl.w	r2, r1, r2
 8008298:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800829a:	68fb      	ldr	r3, [r7, #12]
 800829c:	681b      	ldr	r3, [r3, #0]
 800829e:	683a      	ldr	r2, [r7, #0]
 80082a0:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80082a2:	68fb      	ldr	r3, [r7, #12]
 80082a4:	689b      	ldr	r3, [r3, #8]
 80082a6:	2b10      	cmp	r3, #16
 80082a8:	d108      	bne.n	80082bc <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80082aa:	68fb      	ldr	r3, [r7, #12]
 80082ac:	681b      	ldr	r3, [r3, #0]
 80082ae:	687a      	ldr	r2, [r7, #4]
 80082b0:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80082b2:	68fb      	ldr	r3, [r7, #12]
 80082b4:	681b      	ldr	r3, [r3, #0]
 80082b6:	68ba      	ldr	r2, [r7, #8]
 80082b8:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80082ba:	e007      	b.n	80082cc <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 80082bc:	68fb      	ldr	r3, [r7, #12]
 80082be:	681b      	ldr	r3, [r3, #0]
 80082c0:	68ba      	ldr	r2, [r7, #8]
 80082c2:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80082c4:	68fb      	ldr	r3, [r7, #12]
 80082c6:	681b      	ldr	r3, [r3, #0]
 80082c8:	687a      	ldr	r2, [r7, #4]
 80082ca:	60da      	str	r2, [r3, #12]
}
 80082cc:	bf00      	nop
 80082ce:	3714      	adds	r7, #20
 80082d0:	46bd      	mov	sp, r7
 80082d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082d6:	4770      	bx	lr

080082d8 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80082d8:	b480      	push	{r7}
 80082da:	b087      	sub	sp, #28
 80082dc:	af00      	add	r7, sp, #0
 80082de:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 80082e0:	687b      	ldr	r3, [r7, #4]
 80082e2:	681b      	ldr	r3, [r3, #0]
 80082e4:	461a      	mov	r2, r3
 80082e6:	4b16      	ldr	r3, [pc, #88]	@ (8008340 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 80082e8:	429a      	cmp	r2, r3
 80082ea:	d802      	bhi.n	80082f2 <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 80082ec:	4b15      	ldr	r3, [pc, #84]	@ (8008344 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 80082ee:	617b      	str	r3, [r7, #20]
 80082f0:	e001      	b.n	80082f6 <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G414xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx) || defined (STM32G411xC)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
#elif defined (STM32G411xB) || defined (STM32G431xx) || defined (STM32G441xx) || defined (STM32GBK1CB)
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
 80082f2:	4b15      	ldr	r3, [pc, #84]	@ (8008348 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 80082f4:	617b      	str	r3, [r7, #20]
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 80082f6:	697b      	ldr	r3, [r7, #20]
 80082f8:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 80082fa:	687b      	ldr	r3, [r7, #4]
 80082fc:	681b      	ldr	r3, [r3, #0]
 80082fe:	b2db      	uxtb	r3, r3
 8008300:	3b08      	subs	r3, #8
 8008302:	4a12      	ldr	r2, [pc, #72]	@ (800834c <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8008304:	fba2 2303 	umull	r2, r3, r2, r3
 8008308:	091b      	lsrs	r3, r3, #4
 800830a:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 800830c:	687b      	ldr	r3, [r7, #4]
 800830e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008310:	089b      	lsrs	r3, r3, #2
 8008312:	009a      	lsls	r2, r3, #2
 8008314:	693b      	ldr	r3, [r7, #16]
 8008316:	4413      	add	r3, r2
 8008318:	461a      	mov	r2, r3
 800831a:	687b      	ldr	r3, [r7, #4]
 800831c:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 800831e:	687b      	ldr	r3, [r7, #4]
 8008320:	4a0b      	ldr	r2, [pc, #44]	@ (8008350 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8008322:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8008324:	68fb      	ldr	r3, [r7, #12]
 8008326:	f003 031f 	and.w	r3, r3, #31
 800832a:	2201      	movs	r2, #1
 800832c:	409a      	lsls	r2, r3
 800832e:	687b      	ldr	r3, [r7, #4]
 8008330:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8008332:	bf00      	nop
 8008334:	371c      	adds	r7, #28
 8008336:	46bd      	mov	sp, r7
 8008338:	f85d 7b04 	ldr.w	r7, [sp], #4
 800833c:	4770      	bx	lr
 800833e:	bf00      	nop
 8008340:	40020407 	.word	0x40020407
 8008344:	40020800 	.word	0x40020800
 8008348:	40020820 	.word	0x40020820
 800834c:	cccccccd 	.word	0xcccccccd
 8008350:	40020880 	.word	0x40020880

08008354 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8008354:	b480      	push	{r7}
 8008356:	b085      	sub	sp, #20
 8008358:	af00      	add	r7, sp, #0
 800835a:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 800835c:	687b      	ldr	r3, [r7, #4]
 800835e:	685b      	ldr	r3, [r3, #4]
 8008360:	b2db      	uxtb	r3, r3
 8008362:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8008364:	68fa      	ldr	r2, [r7, #12]
 8008366:	4b0b      	ldr	r3, [pc, #44]	@ (8008394 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8008368:	4413      	add	r3, r2
 800836a:	009b      	lsls	r3, r3, #2
 800836c:	461a      	mov	r2, r3
 800836e:	687b      	ldr	r3, [r7, #4]
 8008370:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8008372:	687b      	ldr	r3, [r7, #4]
 8008374:	4a08      	ldr	r2, [pc, #32]	@ (8008398 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8008376:	659a      	str	r2, [r3, #88]	@ 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8008378:	68fb      	ldr	r3, [r7, #12]
 800837a:	3b01      	subs	r3, #1
 800837c:	f003 031f 	and.w	r3, r3, #31
 8008380:	2201      	movs	r2, #1
 8008382:	409a      	lsls	r2, r3
 8008384:	687b      	ldr	r3, [r7, #4]
 8008386:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 8008388:	bf00      	nop
 800838a:	3714      	adds	r7, #20
 800838c:	46bd      	mov	sp, r7
 800838e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008392:	4770      	bx	lr
 8008394:	1000823f 	.word	0x1000823f
 8008398:	40020940 	.word	0x40020940

0800839c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800839c:	b480      	push	{r7}
 800839e:	b087      	sub	sp, #28
 80083a0:	af00      	add	r7, sp, #0
 80083a2:	6078      	str	r0, [r7, #4]
 80083a4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80083a6:	2300      	movs	r3, #0
 80083a8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 80083aa:	e15a      	b.n	8008662 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80083ac:	683b      	ldr	r3, [r7, #0]
 80083ae:	681a      	ldr	r2, [r3, #0]
 80083b0:	2101      	movs	r1, #1
 80083b2:	697b      	ldr	r3, [r7, #20]
 80083b4:	fa01 f303 	lsl.w	r3, r1, r3
 80083b8:	4013      	ands	r3, r2
 80083ba:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80083bc:	68fb      	ldr	r3, [r7, #12]
 80083be:	2b00      	cmp	r3, #0
 80083c0:	f000 814c 	beq.w	800865c <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80083c4:	683b      	ldr	r3, [r7, #0]
 80083c6:	685b      	ldr	r3, [r3, #4]
 80083c8:	f003 0303 	and.w	r3, r3, #3
 80083cc:	2b01      	cmp	r3, #1
 80083ce:	d005      	beq.n	80083dc <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80083d0:	683b      	ldr	r3, [r7, #0]
 80083d2:	685b      	ldr	r3, [r3, #4]
 80083d4:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80083d8:	2b02      	cmp	r3, #2
 80083da:	d130      	bne.n	800843e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80083dc:	687b      	ldr	r3, [r7, #4]
 80083de:	689b      	ldr	r3, [r3, #8]
 80083e0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80083e2:	697b      	ldr	r3, [r7, #20]
 80083e4:	005b      	lsls	r3, r3, #1
 80083e6:	2203      	movs	r2, #3
 80083e8:	fa02 f303 	lsl.w	r3, r2, r3
 80083ec:	43db      	mvns	r3, r3
 80083ee:	693a      	ldr	r2, [r7, #16]
 80083f0:	4013      	ands	r3, r2
 80083f2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80083f4:	683b      	ldr	r3, [r7, #0]
 80083f6:	68da      	ldr	r2, [r3, #12]
 80083f8:	697b      	ldr	r3, [r7, #20]
 80083fa:	005b      	lsls	r3, r3, #1
 80083fc:	fa02 f303 	lsl.w	r3, r2, r3
 8008400:	693a      	ldr	r2, [r7, #16]
 8008402:	4313      	orrs	r3, r2
 8008404:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8008406:	687b      	ldr	r3, [r7, #4]
 8008408:	693a      	ldr	r2, [r7, #16]
 800840a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800840c:	687b      	ldr	r3, [r7, #4]
 800840e:	685b      	ldr	r3, [r3, #4]
 8008410:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8008412:	2201      	movs	r2, #1
 8008414:	697b      	ldr	r3, [r7, #20]
 8008416:	fa02 f303 	lsl.w	r3, r2, r3
 800841a:	43db      	mvns	r3, r3
 800841c:	693a      	ldr	r2, [r7, #16]
 800841e:	4013      	ands	r3, r2
 8008420:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8008422:	683b      	ldr	r3, [r7, #0]
 8008424:	685b      	ldr	r3, [r3, #4]
 8008426:	091b      	lsrs	r3, r3, #4
 8008428:	f003 0201 	and.w	r2, r3, #1
 800842c:	697b      	ldr	r3, [r7, #20]
 800842e:	fa02 f303 	lsl.w	r3, r2, r3
 8008432:	693a      	ldr	r2, [r7, #16]
 8008434:	4313      	orrs	r3, r2
 8008436:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8008438:	687b      	ldr	r3, [r7, #4]
 800843a:	693a      	ldr	r2, [r7, #16]
 800843c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800843e:	683b      	ldr	r3, [r7, #0]
 8008440:	685b      	ldr	r3, [r3, #4]
 8008442:	f003 0303 	and.w	r3, r3, #3
 8008446:	2b03      	cmp	r3, #3
 8008448:	d017      	beq.n	800847a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800844a:	687b      	ldr	r3, [r7, #4]
 800844c:	68db      	ldr	r3, [r3, #12]
 800844e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8008450:	697b      	ldr	r3, [r7, #20]
 8008452:	005b      	lsls	r3, r3, #1
 8008454:	2203      	movs	r2, #3
 8008456:	fa02 f303 	lsl.w	r3, r2, r3
 800845a:	43db      	mvns	r3, r3
 800845c:	693a      	ldr	r2, [r7, #16]
 800845e:	4013      	ands	r3, r2
 8008460:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8008462:	683b      	ldr	r3, [r7, #0]
 8008464:	689a      	ldr	r2, [r3, #8]
 8008466:	697b      	ldr	r3, [r7, #20]
 8008468:	005b      	lsls	r3, r3, #1
 800846a:	fa02 f303 	lsl.w	r3, r2, r3
 800846e:	693a      	ldr	r2, [r7, #16]
 8008470:	4313      	orrs	r3, r2
 8008472:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8008474:	687b      	ldr	r3, [r7, #4]
 8008476:	693a      	ldr	r2, [r7, #16]
 8008478:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800847a:	683b      	ldr	r3, [r7, #0]
 800847c:	685b      	ldr	r3, [r3, #4]
 800847e:	f003 0303 	and.w	r3, r3, #3
 8008482:	2b02      	cmp	r3, #2
 8008484:	d123      	bne.n	80084ce <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8008486:	697b      	ldr	r3, [r7, #20]
 8008488:	08da      	lsrs	r2, r3, #3
 800848a:	687b      	ldr	r3, [r7, #4]
 800848c:	3208      	adds	r2, #8
 800848e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008492:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8008494:	697b      	ldr	r3, [r7, #20]
 8008496:	f003 0307 	and.w	r3, r3, #7
 800849a:	009b      	lsls	r3, r3, #2
 800849c:	220f      	movs	r2, #15
 800849e:	fa02 f303 	lsl.w	r3, r2, r3
 80084a2:	43db      	mvns	r3, r3
 80084a4:	693a      	ldr	r2, [r7, #16]
 80084a6:	4013      	ands	r3, r2
 80084a8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80084aa:	683b      	ldr	r3, [r7, #0]
 80084ac:	691a      	ldr	r2, [r3, #16]
 80084ae:	697b      	ldr	r3, [r7, #20]
 80084b0:	f003 0307 	and.w	r3, r3, #7
 80084b4:	009b      	lsls	r3, r3, #2
 80084b6:	fa02 f303 	lsl.w	r3, r2, r3
 80084ba:	693a      	ldr	r2, [r7, #16]
 80084bc:	4313      	orrs	r3, r2
 80084be:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 80084c0:	697b      	ldr	r3, [r7, #20]
 80084c2:	08da      	lsrs	r2, r3, #3
 80084c4:	687b      	ldr	r3, [r7, #4]
 80084c6:	3208      	adds	r2, #8
 80084c8:	6939      	ldr	r1, [r7, #16]
 80084ca:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80084ce:	687b      	ldr	r3, [r7, #4]
 80084d0:	681b      	ldr	r3, [r3, #0]
 80084d2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80084d4:	697b      	ldr	r3, [r7, #20]
 80084d6:	005b      	lsls	r3, r3, #1
 80084d8:	2203      	movs	r2, #3
 80084da:	fa02 f303 	lsl.w	r3, r2, r3
 80084de:	43db      	mvns	r3, r3
 80084e0:	693a      	ldr	r2, [r7, #16]
 80084e2:	4013      	ands	r3, r2
 80084e4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80084e6:	683b      	ldr	r3, [r7, #0]
 80084e8:	685b      	ldr	r3, [r3, #4]
 80084ea:	f003 0203 	and.w	r2, r3, #3
 80084ee:	697b      	ldr	r3, [r7, #20]
 80084f0:	005b      	lsls	r3, r3, #1
 80084f2:	fa02 f303 	lsl.w	r3, r2, r3
 80084f6:	693a      	ldr	r2, [r7, #16]
 80084f8:	4313      	orrs	r3, r2
 80084fa:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80084fc:	687b      	ldr	r3, [r7, #4]
 80084fe:	693a      	ldr	r2, [r7, #16]
 8008500:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8008502:	683b      	ldr	r3, [r7, #0]
 8008504:	685b      	ldr	r3, [r3, #4]
 8008506:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800850a:	2b00      	cmp	r3, #0
 800850c:	f000 80a6 	beq.w	800865c <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8008510:	4b5b      	ldr	r3, [pc, #364]	@ (8008680 <HAL_GPIO_Init+0x2e4>)
 8008512:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008514:	4a5a      	ldr	r2, [pc, #360]	@ (8008680 <HAL_GPIO_Init+0x2e4>)
 8008516:	f043 0301 	orr.w	r3, r3, #1
 800851a:	6613      	str	r3, [r2, #96]	@ 0x60
 800851c:	4b58      	ldr	r3, [pc, #352]	@ (8008680 <HAL_GPIO_Init+0x2e4>)
 800851e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008520:	f003 0301 	and.w	r3, r3, #1
 8008524:	60bb      	str	r3, [r7, #8]
 8008526:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8008528:	4a56      	ldr	r2, [pc, #344]	@ (8008684 <HAL_GPIO_Init+0x2e8>)
 800852a:	697b      	ldr	r3, [r7, #20]
 800852c:	089b      	lsrs	r3, r3, #2
 800852e:	3302      	adds	r3, #2
 8008530:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008534:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8008536:	697b      	ldr	r3, [r7, #20]
 8008538:	f003 0303 	and.w	r3, r3, #3
 800853c:	009b      	lsls	r3, r3, #2
 800853e:	220f      	movs	r2, #15
 8008540:	fa02 f303 	lsl.w	r3, r2, r3
 8008544:	43db      	mvns	r3, r3
 8008546:	693a      	ldr	r2, [r7, #16]
 8008548:	4013      	ands	r3, r2
 800854a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800854c:	687b      	ldr	r3, [r7, #4]
 800854e:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8008552:	d01f      	beq.n	8008594 <HAL_GPIO_Init+0x1f8>
 8008554:	687b      	ldr	r3, [r7, #4]
 8008556:	4a4c      	ldr	r2, [pc, #304]	@ (8008688 <HAL_GPIO_Init+0x2ec>)
 8008558:	4293      	cmp	r3, r2
 800855a:	d019      	beq.n	8008590 <HAL_GPIO_Init+0x1f4>
 800855c:	687b      	ldr	r3, [r7, #4]
 800855e:	4a4b      	ldr	r2, [pc, #300]	@ (800868c <HAL_GPIO_Init+0x2f0>)
 8008560:	4293      	cmp	r3, r2
 8008562:	d013      	beq.n	800858c <HAL_GPIO_Init+0x1f0>
 8008564:	687b      	ldr	r3, [r7, #4]
 8008566:	4a4a      	ldr	r2, [pc, #296]	@ (8008690 <HAL_GPIO_Init+0x2f4>)
 8008568:	4293      	cmp	r3, r2
 800856a:	d00d      	beq.n	8008588 <HAL_GPIO_Init+0x1ec>
 800856c:	687b      	ldr	r3, [r7, #4]
 800856e:	4a49      	ldr	r2, [pc, #292]	@ (8008694 <HAL_GPIO_Init+0x2f8>)
 8008570:	4293      	cmp	r3, r2
 8008572:	d007      	beq.n	8008584 <HAL_GPIO_Init+0x1e8>
 8008574:	687b      	ldr	r3, [r7, #4]
 8008576:	4a48      	ldr	r2, [pc, #288]	@ (8008698 <HAL_GPIO_Init+0x2fc>)
 8008578:	4293      	cmp	r3, r2
 800857a:	d101      	bne.n	8008580 <HAL_GPIO_Init+0x1e4>
 800857c:	2305      	movs	r3, #5
 800857e:	e00a      	b.n	8008596 <HAL_GPIO_Init+0x1fa>
 8008580:	2306      	movs	r3, #6
 8008582:	e008      	b.n	8008596 <HAL_GPIO_Init+0x1fa>
 8008584:	2304      	movs	r3, #4
 8008586:	e006      	b.n	8008596 <HAL_GPIO_Init+0x1fa>
 8008588:	2303      	movs	r3, #3
 800858a:	e004      	b.n	8008596 <HAL_GPIO_Init+0x1fa>
 800858c:	2302      	movs	r3, #2
 800858e:	e002      	b.n	8008596 <HAL_GPIO_Init+0x1fa>
 8008590:	2301      	movs	r3, #1
 8008592:	e000      	b.n	8008596 <HAL_GPIO_Init+0x1fa>
 8008594:	2300      	movs	r3, #0
 8008596:	697a      	ldr	r2, [r7, #20]
 8008598:	f002 0203 	and.w	r2, r2, #3
 800859c:	0092      	lsls	r2, r2, #2
 800859e:	4093      	lsls	r3, r2
 80085a0:	693a      	ldr	r2, [r7, #16]
 80085a2:	4313      	orrs	r3, r2
 80085a4:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80085a6:	4937      	ldr	r1, [pc, #220]	@ (8008684 <HAL_GPIO_Init+0x2e8>)
 80085a8:	697b      	ldr	r3, [r7, #20]
 80085aa:	089b      	lsrs	r3, r3, #2
 80085ac:	3302      	adds	r3, #2
 80085ae:	693a      	ldr	r2, [r7, #16]
 80085b0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80085b4:	4b39      	ldr	r3, [pc, #228]	@ (800869c <HAL_GPIO_Init+0x300>)
 80085b6:	689b      	ldr	r3, [r3, #8]
 80085b8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80085ba:	68fb      	ldr	r3, [r7, #12]
 80085bc:	43db      	mvns	r3, r3
 80085be:	693a      	ldr	r2, [r7, #16]
 80085c0:	4013      	ands	r3, r2
 80085c2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80085c4:	683b      	ldr	r3, [r7, #0]
 80085c6:	685b      	ldr	r3, [r3, #4]
 80085c8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80085cc:	2b00      	cmp	r3, #0
 80085ce:	d003      	beq.n	80085d8 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 80085d0:	693a      	ldr	r2, [r7, #16]
 80085d2:	68fb      	ldr	r3, [r7, #12]
 80085d4:	4313      	orrs	r3, r2
 80085d6:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80085d8:	4a30      	ldr	r2, [pc, #192]	@ (800869c <HAL_GPIO_Init+0x300>)
 80085da:	693b      	ldr	r3, [r7, #16]
 80085dc:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80085de:	4b2f      	ldr	r3, [pc, #188]	@ (800869c <HAL_GPIO_Init+0x300>)
 80085e0:	68db      	ldr	r3, [r3, #12]
 80085e2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80085e4:	68fb      	ldr	r3, [r7, #12]
 80085e6:	43db      	mvns	r3, r3
 80085e8:	693a      	ldr	r2, [r7, #16]
 80085ea:	4013      	ands	r3, r2
 80085ec:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80085ee:	683b      	ldr	r3, [r7, #0]
 80085f0:	685b      	ldr	r3, [r3, #4]
 80085f2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80085f6:	2b00      	cmp	r3, #0
 80085f8:	d003      	beq.n	8008602 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 80085fa:	693a      	ldr	r2, [r7, #16]
 80085fc:	68fb      	ldr	r3, [r7, #12]
 80085fe:	4313      	orrs	r3, r2
 8008600:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8008602:	4a26      	ldr	r2, [pc, #152]	@ (800869c <HAL_GPIO_Init+0x300>)
 8008604:	693b      	ldr	r3, [r7, #16]
 8008606:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8008608:	4b24      	ldr	r3, [pc, #144]	@ (800869c <HAL_GPIO_Init+0x300>)
 800860a:	685b      	ldr	r3, [r3, #4]
 800860c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800860e:	68fb      	ldr	r3, [r7, #12]
 8008610:	43db      	mvns	r3, r3
 8008612:	693a      	ldr	r2, [r7, #16]
 8008614:	4013      	ands	r3, r2
 8008616:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8008618:	683b      	ldr	r3, [r7, #0]
 800861a:	685b      	ldr	r3, [r3, #4]
 800861c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008620:	2b00      	cmp	r3, #0
 8008622:	d003      	beq.n	800862c <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8008624:	693a      	ldr	r2, [r7, #16]
 8008626:	68fb      	ldr	r3, [r7, #12]
 8008628:	4313      	orrs	r3, r2
 800862a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800862c:	4a1b      	ldr	r2, [pc, #108]	@ (800869c <HAL_GPIO_Init+0x300>)
 800862e:	693b      	ldr	r3, [r7, #16]
 8008630:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8008632:	4b1a      	ldr	r3, [pc, #104]	@ (800869c <HAL_GPIO_Init+0x300>)
 8008634:	681b      	ldr	r3, [r3, #0]
 8008636:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8008638:	68fb      	ldr	r3, [r7, #12]
 800863a:	43db      	mvns	r3, r3
 800863c:	693a      	ldr	r2, [r7, #16]
 800863e:	4013      	ands	r3, r2
 8008640:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8008642:	683b      	ldr	r3, [r7, #0]
 8008644:	685b      	ldr	r3, [r3, #4]
 8008646:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800864a:	2b00      	cmp	r3, #0
 800864c:	d003      	beq.n	8008656 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 800864e:	693a      	ldr	r2, [r7, #16]
 8008650:	68fb      	ldr	r3, [r7, #12]
 8008652:	4313      	orrs	r3, r2
 8008654:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8008656:	4a11      	ldr	r2, [pc, #68]	@ (800869c <HAL_GPIO_Init+0x300>)
 8008658:	693b      	ldr	r3, [r7, #16]
 800865a:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800865c:	697b      	ldr	r3, [r7, #20]
 800865e:	3301      	adds	r3, #1
 8008660:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8008662:	683b      	ldr	r3, [r7, #0]
 8008664:	681a      	ldr	r2, [r3, #0]
 8008666:	697b      	ldr	r3, [r7, #20]
 8008668:	fa22 f303 	lsr.w	r3, r2, r3
 800866c:	2b00      	cmp	r3, #0
 800866e:	f47f ae9d 	bne.w	80083ac <HAL_GPIO_Init+0x10>
  }
}
 8008672:	bf00      	nop
 8008674:	bf00      	nop
 8008676:	371c      	adds	r7, #28
 8008678:	46bd      	mov	sp, r7
 800867a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800867e:	4770      	bx	lr
 8008680:	40021000 	.word	0x40021000
 8008684:	40010000 	.word	0x40010000
 8008688:	48000400 	.word	0x48000400
 800868c:	48000800 	.word	0x48000800
 8008690:	48000c00 	.word	0x48000c00
 8008694:	48001000 	.word	0x48001000
 8008698:	48001400 	.word	0x48001400
 800869c:	40010400 	.word	0x40010400

080086a0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80086a0:	b480      	push	{r7}
 80086a2:	b085      	sub	sp, #20
 80086a4:	af00      	add	r7, sp, #0
 80086a6:	6078      	str	r0, [r7, #4]
 80086a8:	460b      	mov	r3, r1
 80086aa:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 80086ac:	687b      	ldr	r3, [r7, #4]
 80086ae:	691a      	ldr	r2, [r3, #16]
 80086b0:	887b      	ldrh	r3, [r7, #2]
 80086b2:	4013      	ands	r3, r2
 80086b4:	2b00      	cmp	r3, #0
 80086b6:	d002      	beq.n	80086be <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80086b8:	2301      	movs	r3, #1
 80086ba:	73fb      	strb	r3, [r7, #15]
 80086bc:	e001      	b.n	80086c2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80086be:	2300      	movs	r3, #0
 80086c0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80086c2:	7bfb      	ldrb	r3, [r7, #15]
}
 80086c4:	4618      	mov	r0, r3
 80086c6:	3714      	adds	r7, #20
 80086c8:	46bd      	mov	sp, r7
 80086ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086ce:	4770      	bx	lr

080086d0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80086d0:	b480      	push	{r7}
 80086d2:	b083      	sub	sp, #12
 80086d4:	af00      	add	r7, sp, #0
 80086d6:	6078      	str	r0, [r7, #4]
 80086d8:	460b      	mov	r3, r1
 80086da:	807b      	strh	r3, [r7, #2]
 80086dc:	4613      	mov	r3, r2
 80086de:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80086e0:	787b      	ldrb	r3, [r7, #1]
 80086e2:	2b00      	cmp	r3, #0
 80086e4:	d003      	beq.n	80086ee <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80086e6:	887a      	ldrh	r2, [r7, #2]
 80086e8:	687b      	ldr	r3, [r7, #4]
 80086ea:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80086ec:	e002      	b.n	80086f4 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80086ee:	887a      	ldrh	r2, [r7, #2]
 80086f0:	687b      	ldr	r3, [r7, #4]
 80086f2:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80086f4:	bf00      	nop
 80086f6:	370c      	adds	r7, #12
 80086f8:	46bd      	mov	sp, r7
 80086fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086fe:	4770      	bx	lr

08008700 <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8008700:	b480      	push	{r7}
 8008702:	b085      	sub	sp, #20
 8008704:	af00      	add	r7, sp, #0
 8008706:	6078      	str	r0, [r7, #4]
 8008708:	460b      	mov	r3, r1
 800870a:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800870c:	687b      	ldr	r3, [r7, #4]
 800870e:	695b      	ldr	r3, [r3, #20]
 8008710:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8008712:	887a      	ldrh	r2, [r7, #2]
 8008714:	68fb      	ldr	r3, [r7, #12]
 8008716:	4013      	ands	r3, r2
 8008718:	041a      	lsls	r2, r3, #16
 800871a:	68fb      	ldr	r3, [r7, #12]
 800871c:	43d9      	mvns	r1, r3
 800871e:	887b      	ldrh	r3, [r7, #2]
 8008720:	400b      	ands	r3, r1
 8008722:	431a      	orrs	r2, r3
 8008724:	687b      	ldr	r3, [r7, #4]
 8008726:	619a      	str	r2, [r3, #24]
}
 8008728:	bf00      	nop
 800872a:	3714      	adds	r7, #20
 800872c:	46bd      	mov	sp, r7
 800872e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008732:	4770      	bx	lr

08008734 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8008734:	b580      	push	{r7, lr}
 8008736:	b082      	sub	sp, #8
 8008738:	af00      	add	r7, sp, #0
 800873a:	4603      	mov	r3, r0
 800873c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800873e:	4b08      	ldr	r3, [pc, #32]	@ (8008760 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8008740:	695a      	ldr	r2, [r3, #20]
 8008742:	88fb      	ldrh	r3, [r7, #6]
 8008744:	4013      	ands	r3, r2
 8008746:	2b00      	cmp	r3, #0
 8008748:	d006      	beq.n	8008758 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800874a:	4a05      	ldr	r2, [pc, #20]	@ (8008760 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800874c:	88fb      	ldrh	r3, [r7, #6]
 800874e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8008750:	88fb      	ldrh	r3, [r7, #6]
 8008752:	4618      	mov	r0, r3
 8008754:	f7fa fc16 	bl	8002f84 <HAL_GPIO_EXTI_Callback>
  }
}
 8008758:	bf00      	nop
 800875a:	3708      	adds	r7, #8
 800875c:	46bd      	mov	sp, r7
 800875e:	bd80      	pop	{r7, pc}
 8008760:	40010400 	.word	0x40010400

08008764 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8008764:	b580      	push	{r7, lr}
 8008766:	b082      	sub	sp, #8
 8008768:	af00      	add	r7, sp, #0
 800876a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800876c:	687b      	ldr	r3, [r7, #4]
 800876e:	2b00      	cmp	r3, #0
 8008770:	d101      	bne.n	8008776 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8008772:	2301      	movs	r3, #1
 8008774:	e08d      	b.n	8008892 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8008776:	687b      	ldr	r3, [r7, #4]
 8008778:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800877c:	b2db      	uxtb	r3, r3
 800877e:	2b00      	cmp	r3, #0
 8008780:	d106      	bne.n	8008790 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8008782:	687b      	ldr	r3, [r7, #4]
 8008784:	2200      	movs	r2, #0
 8008786:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800878a:	6878      	ldr	r0, [r7, #4]
 800878c:	f7fa fa40 	bl	8002c10 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8008790:	687b      	ldr	r3, [r7, #4]
 8008792:	2224      	movs	r2, #36	@ 0x24
 8008794:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8008798:	687b      	ldr	r3, [r7, #4]
 800879a:	681b      	ldr	r3, [r3, #0]
 800879c:	681a      	ldr	r2, [r3, #0]
 800879e:	687b      	ldr	r3, [r7, #4]
 80087a0:	681b      	ldr	r3, [r3, #0]
 80087a2:	f022 0201 	bic.w	r2, r2, #1
 80087a6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80087a8:	687b      	ldr	r3, [r7, #4]
 80087aa:	685a      	ldr	r2, [r3, #4]
 80087ac:	687b      	ldr	r3, [r7, #4]
 80087ae:	681b      	ldr	r3, [r3, #0]
 80087b0:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80087b4:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80087b6:	687b      	ldr	r3, [r7, #4]
 80087b8:	681b      	ldr	r3, [r3, #0]
 80087ba:	689a      	ldr	r2, [r3, #8]
 80087bc:	687b      	ldr	r3, [r7, #4]
 80087be:	681b      	ldr	r3, [r3, #0]
 80087c0:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80087c4:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80087c6:	687b      	ldr	r3, [r7, #4]
 80087c8:	68db      	ldr	r3, [r3, #12]
 80087ca:	2b01      	cmp	r3, #1
 80087cc:	d107      	bne.n	80087de <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80087ce:	687b      	ldr	r3, [r7, #4]
 80087d0:	689a      	ldr	r2, [r3, #8]
 80087d2:	687b      	ldr	r3, [r7, #4]
 80087d4:	681b      	ldr	r3, [r3, #0]
 80087d6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80087da:	609a      	str	r2, [r3, #8]
 80087dc:	e006      	b.n	80087ec <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80087de:	687b      	ldr	r3, [r7, #4]
 80087e0:	689a      	ldr	r2, [r3, #8]
 80087e2:	687b      	ldr	r3, [r7, #4]
 80087e4:	681b      	ldr	r3, [r3, #0]
 80087e6:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 80087ea:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80087ec:	687b      	ldr	r3, [r7, #4]
 80087ee:	68db      	ldr	r3, [r3, #12]
 80087f0:	2b02      	cmp	r3, #2
 80087f2:	d108      	bne.n	8008806 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80087f4:	687b      	ldr	r3, [r7, #4]
 80087f6:	681b      	ldr	r3, [r3, #0]
 80087f8:	685a      	ldr	r2, [r3, #4]
 80087fa:	687b      	ldr	r3, [r7, #4]
 80087fc:	681b      	ldr	r3, [r3, #0]
 80087fe:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8008802:	605a      	str	r2, [r3, #4]
 8008804:	e007      	b.n	8008816 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8008806:	687b      	ldr	r3, [r7, #4]
 8008808:	681b      	ldr	r3, [r3, #0]
 800880a:	685a      	ldr	r2, [r3, #4]
 800880c:	687b      	ldr	r3, [r7, #4]
 800880e:	681b      	ldr	r3, [r3, #0]
 8008810:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8008814:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8008816:	687b      	ldr	r3, [r7, #4]
 8008818:	681b      	ldr	r3, [r3, #0]
 800881a:	685b      	ldr	r3, [r3, #4]
 800881c:	687a      	ldr	r2, [r7, #4]
 800881e:	6812      	ldr	r2, [r2, #0]
 8008820:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8008824:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008828:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800882a:	687b      	ldr	r3, [r7, #4]
 800882c:	681b      	ldr	r3, [r3, #0]
 800882e:	68da      	ldr	r2, [r3, #12]
 8008830:	687b      	ldr	r3, [r7, #4]
 8008832:	681b      	ldr	r3, [r3, #0]
 8008834:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8008838:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800883a:	687b      	ldr	r3, [r7, #4]
 800883c:	691a      	ldr	r2, [r3, #16]
 800883e:	687b      	ldr	r3, [r7, #4]
 8008840:	695b      	ldr	r3, [r3, #20]
 8008842:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8008846:	687b      	ldr	r3, [r7, #4]
 8008848:	699b      	ldr	r3, [r3, #24]
 800884a:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800884c:	687b      	ldr	r3, [r7, #4]
 800884e:	681b      	ldr	r3, [r3, #0]
 8008850:	430a      	orrs	r2, r1
 8008852:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8008854:	687b      	ldr	r3, [r7, #4]
 8008856:	69d9      	ldr	r1, [r3, #28]
 8008858:	687b      	ldr	r3, [r7, #4]
 800885a:	6a1a      	ldr	r2, [r3, #32]
 800885c:	687b      	ldr	r3, [r7, #4]
 800885e:	681b      	ldr	r3, [r3, #0]
 8008860:	430a      	orrs	r2, r1
 8008862:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8008864:	687b      	ldr	r3, [r7, #4]
 8008866:	681b      	ldr	r3, [r3, #0]
 8008868:	681a      	ldr	r2, [r3, #0]
 800886a:	687b      	ldr	r3, [r7, #4]
 800886c:	681b      	ldr	r3, [r3, #0]
 800886e:	f042 0201 	orr.w	r2, r2, #1
 8008872:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8008874:	687b      	ldr	r3, [r7, #4]
 8008876:	2200      	movs	r2, #0
 8008878:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800887a:	687b      	ldr	r3, [r7, #4]
 800887c:	2220      	movs	r2, #32
 800887e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8008882:	687b      	ldr	r3, [r7, #4]
 8008884:	2200      	movs	r2, #0
 8008886:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8008888:	687b      	ldr	r3, [r7, #4]
 800888a:	2200      	movs	r2, #0
 800888c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8008890:	2300      	movs	r3, #0
}
 8008892:	4618      	mov	r0, r3
 8008894:	3708      	adds	r7, #8
 8008896:	46bd      	mov	sp, r7
 8008898:	bd80      	pop	{r7, pc}
	...

0800889c <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800889c:	b580      	push	{r7, lr}
 800889e:	b088      	sub	sp, #32
 80088a0:	af02      	add	r7, sp, #8
 80088a2:	60f8      	str	r0, [r7, #12]
 80088a4:	4608      	mov	r0, r1
 80088a6:	4611      	mov	r1, r2
 80088a8:	461a      	mov	r2, r3
 80088aa:	4603      	mov	r3, r0
 80088ac:	817b      	strh	r3, [r7, #10]
 80088ae:	460b      	mov	r3, r1
 80088b0:	813b      	strh	r3, [r7, #8]
 80088b2:	4613      	mov	r3, r2
 80088b4:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80088b6:	68fb      	ldr	r3, [r7, #12]
 80088b8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80088bc:	b2db      	uxtb	r3, r3
 80088be:	2b20      	cmp	r3, #32
 80088c0:	f040 80f9 	bne.w	8008ab6 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 80088c4:	6a3b      	ldr	r3, [r7, #32]
 80088c6:	2b00      	cmp	r3, #0
 80088c8:	d002      	beq.n	80088d0 <HAL_I2C_Mem_Write+0x34>
 80088ca:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80088cc:	2b00      	cmp	r3, #0
 80088ce:	d105      	bne.n	80088dc <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80088d0:	68fb      	ldr	r3, [r7, #12]
 80088d2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80088d6:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 80088d8:	2301      	movs	r3, #1
 80088da:	e0ed      	b.n	8008ab8 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80088dc:	68fb      	ldr	r3, [r7, #12]
 80088de:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80088e2:	2b01      	cmp	r3, #1
 80088e4:	d101      	bne.n	80088ea <HAL_I2C_Mem_Write+0x4e>
 80088e6:	2302      	movs	r3, #2
 80088e8:	e0e6      	b.n	8008ab8 <HAL_I2C_Mem_Write+0x21c>
 80088ea:	68fb      	ldr	r3, [r7, #12]
 80088ec:	2201      	movs	r2, #1
 80088ee:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80088f2:	f7fd fc51 	bl	8006198 <HAL_GetTick>
 80088f6:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80088f8:	697b      	ldr	r3, [r7, #20]
 80088fa:	9300      	str	r3, [sp, #0]
 80088fc:	2319      	movs	r3, #25
 80088fe:	2201      	movs	r2, #1
 8008900:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8008904:	68f8      	ldr	r0, [r7, #12]
 8008906:	f000 fac3 	bl	8008e90 <I2C_WaitOnFlagUntilTimeout>
 800890a:	4603      	mov	r3, r0
 800890c:	2b00      	cmp	r3, #0
 800890e:	d001      	beq.n	8008914 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8008910:	2301      	movs	r3, #1
 8008912:	e0d1      	b.n	8008ab8 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8008914:	68fb      	ldr	r3, [r7, #12]
 8008916:	2221      	movs	r2, #33	@ 0x21
 8008918:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800891c:	68fb      	ldr	r3, [r7, #12]
 800891e:	2240      	movs	r2, #64	@ 0x40
 8008920:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8008924:	68fb      	ldr	r3, [r7, #12]
 8008926:	2200      	movs	r2, #0
 8008928:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800892a:	68fb      	ldr	r3, [r7, #12]
 800892c:	6a3a      	ldr	r2, [r7, #32]
 800892e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8008930:	68fb      	ldr	r3, [r7, #12]
 8008932:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8008934:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8008936:	68fb      	ldr	r3, [r7, #12]
 8008938:	2200      	movs	r2, #0
 800893a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800893c:	88f8      	ldrh	r0, [r7, #6]
 800893e:	893a      	ldrh	r2, [r7, #8]
 8008940:	8979      	ldrh	r1, [r7, #10]
 8008942:	697b      	ldr	r3, [r7, #20]
 8008944:	9301      	str	r3, [sp, #4]
 8008946:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008948:	9300      	str	r3, [sp, #0]
 800894a:	4603      	mov	r3, r0
 800894c:	68f8      	ldr	r0, [r7, #12]
 800894e:	f000 f9d3 	bl	8008cf8 <I2C_RequestMemoryWrite>
 8008952:	4603      	mov	r3, r0
 8008954:	2b00      	cmp	r3, #0
 8008956:	d005      	beq.n	8008964 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8008958:	68fb      	ldr	r3, [r7, #12]
 800895a:	2200      	movs	r2, #0
 800895c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8008960:	2301      	movs	r3, #1
 8008962:	e0a9      	b.n	8008ab8 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8008964:	68fb      	ldr	r3, [r7, #12]
 8008966:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008968:	b29b      	uxth	r3, r3
 800896a:	2bff      	cmp	r3, #255	@ 0xff
 800896c:	d90e      	bls.n	800898c <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800896e:	68fb      	ldr	r3, [r7, #12]
 8008970:	22ff      	movs	r2, #255	@ 0xff
 8008972:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8008974:	68fb      	ldr	r3, [r7, #12]
 8008976:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008978:	b2da      	uxtb	r2, r3
 800897a:	8979      	ldrh	r1, [r7, #10]
 800897c:	2300      	movs	r3, #0
 800897e:	9300      	str	r3, [sp, #0]
 8008980:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8008984:	68f8      	ldr	r0, [r7, #12]
 8008986:	f000 fc47 	bl	8009218 <I2C_TransferConfig>
 800898a:	e00f      	b.n	80089ac <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800898c:	68fb      	ldr	r3, [r7, #12]
 800898e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008990:	b29a      	uxth	r2, r3
 8008992:	68fb      	ldr	r3, [r7, #12]
 8008994:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8008996:	68fb      	ldr	r3, [r7, #12]
 8008998:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800899a:	b2da      	uxtb	r2, r3
 800899c:	8979      	ldrh	r1, [r7, #10]
 800899e:	2300      	movs	r3, #0
 80089a0:	9300      	str	r3, [sp, #0]
 80089a2:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80089a6:	68f8      	ldr	r0, [r7, #12]
 80089a8:	f000 fc36 	bl	8009218 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80089ac:	697a      	ldr	r2, [r7, #20]
 80089ae:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80089b0:	68f8      	ldr	r0, [r7, #12]
 80089b2:	f000 fac6 	bl	8008f42 <I2C_WaitOnTXISFlagUntilTimeout>
 80089b6:	4603      	mov	r3, r0
 80089b8:	2b00      	cmp	r3, #0
 80089ba:	d001      	beq.n	80089c0 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 80089bc:	2301      	movs	r3, #1
 80089be:	e07b      	b.n	8008ab8 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80089c0:	68fb      	ldr	r3, [r7, #12]
 80089c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80089c4:	781a      	ldrb	r2, [r3, #0]
 80089c6:	68fb      	ldr	r3, [r7, #12]
 80089c8:	681b      	ldr	r3, [r3, #0]
 80089ca:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80089cc:	68fb      	ldr	r3, [r7, #12]
 80089ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80089d0:	1c5a      	adds	r2, r3, #1
 80089d2:	68fb      	ldr	r3, [r7, #12]
 80089d4:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 80089d6:	68fb      	ldr	r3, [r7, #12]
 80089d8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80089da:	b29b      	uxth	r3, r3
 80089dc:	3b01      	subs	r3, #1
 80089de:	b29a      	uxth	r2, r3
 80089e0:	68fb      	ldr	r3, [r7, #12]
 80089e2:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80089e4:	68fb      	ldr	r3, [r7, #12]
 80089e6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80089e8:	3b01      	subs	r3, #1
 80089ea:	b29a      	uxth	r2, r3
 80089ec:	68fb      	ldr	r3, [r7, #12]
 80089ee:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80089f0:	68fb      	ldr	r3, [r7, #12]
 80089f2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80089f4:	b29b      	uxth	r3, r3
 80089f6:	2b00      	cmp	r3, #0
 80089f8:	d034      	beq.n	8008a64 <HAL_I2C_Mem_Write+0x1c8>
 80089fa:	68fb      	ldr	r3, [r7, #12]
 80089fc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80089fe:	2b00      	cmp	r3, #0
 8008a00:	d130      	bne.n	8008a64 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8008a02:	697b      	ldr	r3, [r7, #20]
 8008a04:	9300      	str	r3, [sp, #0]
 8008a06:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008a08:	2200      	movs	r2, #0
 8008a0a:	2180      	movs	r1, #128	@ 0x80
 8008a0c:	68f8      	ldr	r0, [r7, #12]
 8008a0e:	f000 fa3f 	bl	8008e90 <I2C_WaitOnFlagUntilTimeout>
 8008a12:	4603      	mov	r3, r0
 8008a14:	2b00      	cmp	r3, #0
 8008a16:	d001      	beq.n	8008a1c <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8008a18:	2301      	movs	r3, #1
 8008a1a:	e04d      	b.n	8008ab8 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8008a1c:	68fb      	ldr	r3, [r7, #12]
 8008a1e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008a20:	b29b      	uxth	r3, r3
 8008a22:	2bff      	cmp	r3, #255	@ 0xff
 8008a24:	d90e      	bls.n	8008a44 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8008a26:	68fb      	ldr	r3, [r7, #12]
 8008a28:	22ff      	movs	r2, #255	@ 0xff
 8008a2a:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8008a2c:	68fb      	ldr	r3, [r7, #12]
 8008a2e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008a30:	b2da      	uxtb	r2, r3
 8008a32:	8979      	ldrh	r1, [r7, #10]
 8008a34:	2300      	movs	r3, #0
 8008a36:	9300      	str	r3, [sp, #0]
 8008a38:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8008a3c:	68f8      	ldr	r0, [r7, #12]
 8008a3e:	f000 fbeb 	bl	8009218 <I2C_TransferConfig>
 8008a42:	e00f      	b.n	8008a64 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8008a44:	68fb      	ldr	r3, [r7, #12]
 8008a46:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008a48:	b29a      	uxth	r2, r3
 8008a4a:	68fb      	ldr	r3, [r7, #12]
 8008a4c:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8008a4e:	68fb      	ldr	r3, [r7, #12]
 8008a50:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008a52:	b2da      	uxtb	r2, r3
 8008a54:	8979      	ldrh	r1, [r7, #10]
 8008a56:	2300      	movs	r3, #0
 8008a58:	9300      	str	r3, [sp, #0]
 8008a5a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8008a5e:	68f8      	ldr	r0, [r7, #12]
 8008a60:	f000 fbda 	bl	8009218 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8008a64:	68fb      	ldr	r3, [r7, #12]
 8008a66:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008a68:	b29b      	uxth	r3, r3
 8008a6a:	2b00      	cmp	r3, #0
 8008a6c:	d19e      	bne.n	80089ac <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8008a6e:	697a      	ldr	r2, [r7, #20]
 8008a70:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008a72:	68f8      	ldr	r0, [r7, #12]
 8008a74:	f000 faac 	bl	8008fd0 <I2C_WaitOnSTOPFlagUntilTimeout>
 8008a78:	4603      	mov	r3, r0
 8008a7a:	2b00      	cmp	r3, #0
 8008a7c:	d001      	beq.n	8008a82 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8008a7e:	2301      	movs	r3, #1
 8008a80:	e01a      	b.n	8008ab8 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8008a82:	68fb      	ldr	r3, [r7, #12]
 8008a84:	681b      	ldr	r3, [r3, #0]
 8008a86:	2220      	movs	r2, #32
 8008a88:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8008a8a:	68fb      	ldr	r3, [r7, #12]
 8008a8c:	681b      	ldr	r3, [r3, #0]
 8008a8e:	6859      	ldr	r1, [r3, #4]
 8008a90:	68fb      	ldr	r3, [r7, #12]
 8008a92:	681a      	ldr	r2, [r3, #0]
 8008a94:	4b0a      	ldr	r3, [pc, #40]	@ (8008ac0 <HAL_I2C_Mem_Write+0x224>)
 8008a96:	400b      	ands	r3, r1
 8008a98:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8008a9a:	68fb      	ldr	r3, [r7, #12]
 8008a9c:	2220      	movs	r2, #32
 8008a9e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8008aa2:	68fb      	ldr	r3, [r7, #12]
 8008aa4:	2200      	movs	r2, #0
 8008aa6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008aaa:	68fb      	ldr	r3, [r7, #12]
 8008aac:	2200      	movs	r2, #0
 8008aae:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8008ab2:	2300      	movs	r3, #0
 8008ab4:	e000      	b.n	8008ab8 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8008ab6:	2302      	movs	r3, #2
  }
}
 8008ab8:	4618      	mov	r0, r3
 8008aba:	3718      	adds	r7, #24
 8008abc:	46bd      	mov	sp, r7
 8008abe:	bd80      	pop	{r7, pc}
 8008ac0:	fe00e800 	.word	0xfe00e800

08008ac4 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008ac4:	b580      	push	{r7, lr}
 8008ac6:	b088      	sub	sp, #32
 8008ac8:	af02      	add	r7, sp, #8
 8008aca:	60f8      	str	r0, [r7, #12]
 8008acc:	4608      	mov	r0, r1
 8008ace:	4611      	mov	r1, r2
 8008ad0:	461a      	mov	r2, r3
 8008ad2:	4603      	mov	r3, r0
 8008ad4:	817b      	strh	r3, [r7, #10]
 8008ad6:	460b      	mov	r3, r1
 8008ad8:	813b      	strh	r3, [r7, #8]
 8008ada:	4613      	mov	r3, r2
 8008adc:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8008ade:	68fb      	ldr	r3, [r7, #12]
 8008ae0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008ae4:	b2db      	uxtb	r3, r3
 8008ae6:	2b20      	cmp	r3, #32
 8008ae8:	f040 80fd 	bne.w	8008ce6 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8008aec:	6a3b      	ldr	r3, [r7, #32]
 8008aee:	2b00      	cmp	r3, #0
 8008af0:	d002      	beq.n	8008af8 <HAL_I2C_Mem_Read+0x34>
 8008af2:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8008af4:	2b00      	cmp	r3, #0
 8008af6:	d105      	bne.n	8008b04 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8008af8:	68fb      	ldr	r3, [r7, #12]
 8008afa:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8008afe:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8008b00:	2301      	movs	r3, #1
 8008b02:	e0f1      	b.n	8008ce8 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8008b04:	68fb      	ldr	r3, [r7, #12]
 8008b06:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8008b0a:	2b01      	cmp	r3, #1
 8008b0c:	d101      	bne.n	8008b12 <HAL_I2C_Mem_Read+0x4e>
 8008b0e:	2302      	movs	r3, #2
 8008b10:	e0ea      	b.n	8008ce8 <HAL_I2C_Mem_Read+0x224>
 8008b12:	68fb      	ldr	r3, [r7, #12]
 8008b14:	2201      	movs	r2, #1
 8008b16:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8008b1a:	f7fd fb3d 	bl	8006198 <HAL_GetTick>
 8008b1e:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8008b20:	697b      	ldr	r3, [r7, #20]
 8008b22:	9300      	str	r3, [sp, #0]
 8008b24:	2319      	movs	r3, #25
 8008b26:	2201      	movs	r2, #1
 8008b28:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8008b2c:	68f8      	ldr	r0, [r7, #12]
 8008b2e:	f000 f9af 	bl	8008e90 <I2C_WaitOnFlagUntilTimeout>
 8008b32:	4603      	mov	r3, r0
 8008b34:	2b00      	cmp	r3, #0
 8008b36:	d001      	beq.n	8008b3c <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8008b38:	2301      	movs	r3, #1
 8008b3a:	e0d5      	b.n	8008ce8 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8008b3c:	68fb      	ldr	r3, [r7, #12]
 8008b3e:	2222      	movs	r2, #34	@ 0x22
 8008b40:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8008b44:	68fb      	ldr	r3, [r7, #12]
 8008b46:	2240      	movs	r2, #64	@ 0x40
 8008b48:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8008b4c:	68fb      	ldr	r3, [r7, #12]
 8008b4e:	2200      	movs	r2, #0
 8008b50:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8008b52:	68fb      	ldr	r3, [r7, #12]
 8008b54:	6a3a      	ldr	r2, [r7, #32]
 8008b56:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8008b58:	68fb      	ldr	r3, [r7, #12]
 8008b5a:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8008b5c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8008b5e:	68fb      	ldr	r3, [r7, #12]
 8008b60:	2200      	movs	r2, #0
 8008b62:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8008b64:	88f8      	ldrh	r0, [r7, #6]
 8008b66:	893a      	ldrh	r2, [r7, #8]
 8008b68:	8979      	ldrh	r1, [r7, #10]
 8008b6a:	697b      	ldr	r3, [r7, #20]
 8008b6c:	9301      	str	r3, [sp, #4]
 8008b6e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008b70:	9300      	str	r3, [sp, #0]
 8008b72:	4603      	mov	r3, r0
 8008b74:	68f8      	ldr	r0, [r7, #12]
 8008b76:	f000 f913 	bl	8008da0 <I2C_RequestMemoryRead>
 8008b7a:	4603      	mov	r3, r0
 8008b7c:	2b00      	cmp	r3, #0
 8008b7e:	d005      	beq.n	8008b8c <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8008b80:	68fb      	ldr	r3, [r7, #12]
 8008b82:	2200      	movs	r2, #0
 8008b84:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8008b88:	2301      	movs	r3, #1
 8008b8a:	e0ad      	b.n	8008ce8 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8008b8c:	68fb      	ldr	r3, [r7, #12]
 8008b8e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008b90:	b29b      	uxth	r3, r3
 8008b92:	2bff      	cmp	r3, #255	@ 0xff
 8008b94:	d90e      	bls.n	8008bb4 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8008b96:	68fb      	ldr	r3, [r7, #12]
 8008b98:	22ff      	movs	r2, #255	@ 0xff
 8008b9a:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8008b9c:	68fb      	ldr	r3, [r7, #12]
 8008b9e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008ba0:	b2da      	uxtb	r2, r3
 8008ba2:	8979      	ldrh	r1, [r7, #10]
 8008ba4:	4b52      	ldr	r3, [pc, #328]	@ (8008cf0 <HAL_I2C_Mem_Read+0x22c>)
 8008ba6:	9300      	str	r3, [sp, #0]
 8008ba8:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8008bac:	68f8      	ldr	r0, [r7, #12]
 8008bae:	f000 fb33 	bl	8009218 <I2C_TransferConfig>
 8008bb2:	e00f      	b.n	8008bd4 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8008bb4:	68fb      	ldr	r3, [r7, #12]
 8008bb6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008bb8:	b29a      	uxth	r2, r3
 8008bba:	68fb      	ldr	r3, [r7, #12]
 8008bbc:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8008bbe:	68fb      	ldr	r3, [r7, #12]
 8008bc0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008bc2:	b2da      	uxtb	r2, r3
 8008bc4:	8979      	ldrh	r1, [r7, #10]
 8008bc6:	4b4a      	ldr	r3, [pc, #296]	@ (8008cf0 <HAL_I2C_Mem_Read+0x22c>)
 8008bc8:	9300      	str	r3, [sp, #0]
 8008bca:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8008bce:	68f8      	ldr	r0, [r7, #12]
 8008bd0:	f000 fb22 	bl	8009218 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8008bd4:	697b      	ldr	r3, [r7, #20]
 8008bd6:	9300      	str	r3, [sp, #0]
 8008bd8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008bda:	2200      	movs	r2, #0
 8008bdc:	2104      	movs	r1, #4
 8008bde:	68f8      	ldr	r0, [r7, #12]
 8008be0:	f000 f956 	bl	8008e90 <I2C_WaitOnFlagUntilTimeout>
 8008be4:	4603      	mov	r3, r0
 8008be6:	2b00      	cmp	r3, #0
 8008be8:	d001      	beq.n	8008bee <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8008bea:	2301      	movs	r3, #1
 8008bec:	e07c      	b.n	8008ce8 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8008bee:	68fb      	ldr	r3, [r7, #12]
 8008bf0:	681b      	ldr	r3, [r3, #0]
 8008bf2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8008bf4:	68fb      	ldr	r3, [r7, #12]
 8008bf6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008bf8:	b2d2      	uxtb	r2, r2
 8008bfa:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8008bfc:	68fb      	ldr	r3, [r7, #12]
 8008bfe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008c00:	1c5a      	adds	r2, r3, #1
 8008c02:	68fb      	ldr	r3, [r7, #12]
 8008c04:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8008c06:	68fb      	ldr	r3, [r7, #12]
 8008c08:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008c0a:	3b01      	subs	r3, #1
 8008c0c:	b29a      	uxth	r2, r3
 8008c0e:	68fb      	ldr	r3, [r7, #12]
 8008c10:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8008c12:	68fb      	ldr	r3, [r7, #12]
 8008c14:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008c16:	b29b      	uxth	r3, r3
 8008c18:	3b01      	subs	r3, #1
 8008c1a:	b29a      	uxth	r2, r3
 8008c1c:	68fb      	ldr	r3, [r7, #12]
 8008c1e:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8008c20:	68fb      	ldr	r3, [r7, #12]
 8008c22:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008c24:	b29b      	uxth	r3, r3
 8008c26:	2b00      	cmp	r3, #0
 8008c28:	d034      	beq.n	8008c94 <HAL_I2C_Mem_Read+0x1d0>
 8008c2a:	68fb      	ldr	r3, [r7, #12]
 8008c2c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008c2e:	2b00      	cmp	r3, #0
 8008c30:	d130      	bne.n	8008c94 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8008c32:	697b      	ldr	r3, [r7, #20]
 8008c34:	9300      	str	r3, [sp, #0]
 8008c36:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008c38:	2200      	movs	r2, #0
 8008c3a:	2180      	movs	r1, #128	@ 0x80
 8008c3c:	68f8      	ldr	r0, [r7, #12]
 8008c3e:	f000 f927 	bl	8008e90 <I2C_WaitOnFlagUntilTimeout>
 8008c42:	4603      	mov	r3, r0
 8008c44:	2b00      	cmp	r3, #0
 8008c46:	d001      	beq.n	8008c4c <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8008c48:	2301      	movs	r3, #1
 8008c4a:	e04d      	b.n	8008ce8 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8008c4c:	68fb      	ldr	r3, [r7, #12]
 8008c4e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008c50:	b29b      	uxth	r3, r3
 8008c52:	2bff      	cmp	r3, #255	@ 0xff
 8008c54:	d90e      	bls.n	8008c74 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8008c56:	68fb      	ldr	r3, [r7, #12]
 8008c58:	22ff      	movs	r2, #255	@ 0xff
 8008c5a:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8008c5c:	68fb      	ldr	r3, [r7, #12]
 8008c5e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008c60:	b2da      	uxtb	r2, r3
 8008c62:	8979      	ldrh	r1, [r7, #10]
 8008c64:	2300      	movs	r3, #0
 8008c66:	9300      	str	r3, [sp, #0]
 8008c68:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8008c6c:	68f8      	ldr	r0, [r7, #12]
 8008c6e:	f000 fad3 	bl	8009218 <I2C_TransferConfig>
 8008c72:	e00f      	b.n	8008c94 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8008c74:	68fb      	ldr	r3, [r7, #12]
 8008c76:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008c78:	b29a      	uxth	r2, r3
 8008c7a:	68fb      	ldr	r3, [r7, #12]
 8008c7c:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8008c7e:	68fb      	ldr	r3, [r7, #12]
 8008c80:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008c82:	b2da      	uxtb	r2, r3
 8008c84:	8979      	ldrh	r1, [r7, #10]
 8008c86:	2300      	movs	r3, #0
 8008c88:	9300      	str	r3, [sp, #0]
 8008c8a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8008c8e:	68f8      	ldr	r0, [r7, #12]
 8008c90:	f000 fac2 	bl	8009218 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8008c94:	68fb      	ldr	r3, [r7, #12]
 8008c96:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008c98:	b29b      	uxth	r3, r3
 8008c9a:	2b00      	cmp	r3, #0
 8008c9c:	d19a      	bne.n	8008bd4 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8008c9e:	697a      	ldr	r2, [r7, #20]
 8008ca0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008ca2:	68f8      	ldr	r0, [r7, #12]
 8008ca4:	f000 f994 	bl	8008fd0 <I2C_WaitOnSTOPFlagUntilTimeout>
 8008ca8:	4603      	mov	r3, r0
 8008caa:	2b00      	cmp	r3, #0
 8008cac:	d001      	beq.n	8008cb2 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8008cae:	2301      	movs	r3, #1
 8008cb0:	e01a      	b.n	8008ce8 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8008cb2:	68fb      	ldr	r3, [r7, #12]
 8008cb4:	681b      	ldr	r3, [r3, #0]
 8008cb6:	2220      	movs	r2, #32
 8008cb8:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8008cba:	68fb      	ldr	r3, [r7, #12]
 8008cbc:	681b      	ldr	r3, [r3, #0]
 8008cbe:	6859      	ldr	r1, [r3, #4]
 8008cc0:	68fb      	ldr	r3, [r7, #12]
 8008cc2:	681a      	ldr	r2, [r3, #0]
 8008cc4:	4b0b      	ldr	r3, [pc, #44]	@ (8008cf4 <HAL_I2C_Mem_Read+0x230>)
 8008cc6:	400b      	ands	r3, r1
 8008cc8:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8008cca:	68fb      	ldr	r3, [r7, #12]
 8008ccc:	2220      	movs	r2, #32
 8008cce:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8008cd2:	68fb      	ldr	r3, [r7, #12]
 8008cd4:	2200      	movs	r2, #0
 8008cd6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008cda:	68fb      	ldr	r3, [r7, #12]
 8008cdc:	2200      	movs	r2, #0
 8008cde:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8008ce2:	2300      	movs	r3, #0
 8008ce4:	e000      	b.n	8008ce8 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8008ce6:	2302      	movs	r3, #2
  }
}
 8008ce8:	4618      	mov	r0, r3
 8008cea:	3718      	adds	r7, #24
 8008cec:	46bd      	mov	sp, r7
 8008cee:	bd80      	pop	{r7, pc}
 8008cf0:	80002400 	.word	0x80002400
 8008cf4:	fe00e800 	.word	0xfe00e800

08008cf8 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8008cf8:	b580      	push	{r7, lr}
 8008cfa:	b086      	sub	sp, #24
 8008cfc:	af02      	add	r7, sp, #8
 8008cfe:	60f8      	str	r0, [r7, #12]
 8008d00:	4608      	mov	r0, r1
 8008d02:	4611      	mov	r1, r2
 8008d04:	461a      	mov	r2, r3
 8008d06:	4603      	mov	r3, r0
 8008d08:	817b      	strh	r3, [r7, #10]
 8008d0a:	460b      	mov	r3, r1
 8008d0c:	813b      	strh	r3, [r7, #8]
 8008d0e:	4613      	mov	r3, r2
 8008d10:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8008d12:	88fb      	ldrh	r3, [r7, #6]
 8008d14:	b2da      	uxtb	r2, r3
 8008d16:	8979      	ldrh	r1, [r7, #10]
 8008d18:	4b20      	ldr	r3, [pc, #128]	@ (8008d9c <I2C_RequestMemoryWrite+0xa4>)
 8008d1a:	9300      	str	r3, [sp, #0]
 8008d1c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8008d20:	68f8      	ldr	r0, [r7, #12]
 8008d22:	f000 fa79 	bl	8009218 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8008d26:	69fa      	ldr	r2, [r7, #28]
 8008d28:	69b9      	ldr	r1, [r7, #24]
 8008d2a:	68f8      	ldr	r0, [r7, #12]
 8008d2c:	f000 f909 	bl	8008f42 <I2C_WaitOnTXISFlagUntilTimeout>
 8008d30:	4603      	mov	r3, r0
 8008d32:	2b00      	cmp	r3, #0
 8008d34:	d001      	beq.n	8008d3a <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8008d36:	2301      	movs	r3, #1
 8008d38:	e02c      	b.n	8008d94 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8008d3a:	88fb      	ldrh	r3, [r7, #6]
 8008d3c:	2b01      	cmp	r3, #1
 8008d3e:	d105      	bne.n	8008d4c <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8008d40:	893b      	ldrh	r3, [r7, #8]
 8008d42:	b2da      	uxtb	r2, r3
 8008d44:	68fb      	ldr	r3, [r7, #12]
 8008d46:	681b      	ldr	r3, [r3, #0]
 8008d48:	629a      	str	r2, [r3, #40]	@ 0x28
 8008d4a:	e015      	b.n	8008d78 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8008d4c:	893b      	ldrh	r3, [r7, #8]
 8008d4e:	0a1b      	lsrs	r3, r3, #8
 8008d50:	b29b      	uxth	r3, r3
 8008d52:	b2da      	uxtb	r2, r3
 8008d54:	68fb      	ldr	r3, [r7, #12]
 8008d56:	681b      	ldr	r3, [r3, #0]
 8008d58:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8008d5a:	69fa      	ldr	r2, [r7, #28]
 8008d5c:	69b9      	ldr	r1, [r7, #24]
 8008d5e:	68f8      	ldr	r0, [r7, #12]
 8008d60:	f000 f8ef 	bl	8008f42 <I2C_WaitOnTXISFlagUntilTimeout>
 8008d64:	4603      	mov	r3, r0
 8008d66:	2b00      	cmp	r3, #0
 8008d68:	d001      	beq.n	8008d6e <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8008d6a:	2301      	movs	r3, #1
 8008d6c:	e012      	b.n	8008d94 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8008d6e:	893b      	ldrh	r3, [r7, #8]
 8008d70:	b2da      	uxtb	r2, r3
 8008d72:	68fb      	ldr	r3, [r7, #12]
 8008d74:	681b      	ldr	r3, [r3, #0]
 8008d76:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8008d78:	69fb      	ldr	r3, [r7, #28]
 8008d7a:	9300      	str	r3, [sp, #0]
 8008d7c:	69bb      	ldr	r3, [r7, #24]
 8008d7e:	2200      	movs	r2, #0
 8008d80:	2180      	movs	r1, #128	@ 0x80
 8008d82:	68f8      	ldr	r0, [r7, #12]
 8008d84:	f000 f884 	bl	8008e90 <I2C_WaitOnFlagUntilTimeout>
 8008d88:	4603      	mov	r3, r0
 8008d8a:	2b00      	cmp	r3, #0
 8008d8c:	d001      	beq.n	8008d92 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8008d8e:	2301      	movs	r3, #1
 8008d90:	e000      	b.n	8008d94 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8008d92:	2300      	movs	r3, #0
}
 8008d94:	4618      	mov	r0, r3
 8008d96:	3710      	adds	r7, #16
 8008d98:	46bd      	mov	sp, r7
 8008d9a:	bd80      	pop	{r7, pc}
 8008d9c:	80002000 	.word	0x80002000

08008da0 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8008da0:	b580      	push	{r7, lr}
 8008da2:	b086      	sub	sp, #24
 8008da4:	af02      	add	r7, sp, #8
 8008da6:	60f8      	str	r0, [r7, #12]
 8008da8:	4608      	mov	r0, r1
 8008daa:	4611      	mov	r1, r2
 8008dac:	461a      	mov	r2, r3
 8008dae:	4603      	mov	r3, r0
 8008db0:	817b      	strh	r3, [r7, #10]
 8008db2:	460b      	mov	r3, r1
 8008db4:	813b      	strh	r3, [r7, #8]
 8008db6:	4613      	mov	r3, r2
 8008db8:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8008dba:	88fb      	ldrh	r3, [r7, #6]
 8008dbc:	b2da      	uxtb	r2, r3
 8008dbe:	8979      	ldrh	r1, [r7, #10]
 8008dc0:	4b20      	ldr	r3, [pc, #128]	@ (8008e44 <I2C_RequestMemoryRead+0xa4>)
 8008dc2:	9300      	str	r3, [sp, #0]
 8008dc4:	2300      	movs	r3, #0
 8008dc6:	68f8      	ldr	r0, [r7, #12]
 8008dc8:	f000 fa26 	bl	8009218 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8008dcc:	69fa      	ldr	r2, [r7, #28]
 8008dce:	69b9      	ldr	r1, [r7, #24]
 8008dd0:	68f8      	ldr	r0, [r7, #12]
 8008dd2:	f000 f8b6 	bl	8008f42 <I2C_WaitOnTXISFlagUntilTimeout>
 8008dd6:	4603      	mov	r3, r0
 8008dd8:	2b00      	cmp	r3, #0
 8008dda:	d001      	beq.n	8008de0 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8008ddc:	2301      	movs	r3, #1
 8008dde:	e02c      	b.n	8008e3a <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8008de0:	88fb      	ldrh	r3, [r7, #6]
 8008de2:	2b01      	cmp	r3, #1
 8008de4:	d105      	bne.n	8008df2 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8008de6:	893b      	ldrh	r3, [r7, #8]
 8008de8:	b2da      	uxtb	r2, r3
 8008dea:	68fb      	ldr	r3, [r7, #12]
 8008dec:	681b      	ldr	r3, [r3, #0]
 8008dee:	629a      	str	r2, [r3, #40]	@ 0x28
 8008df0:	e015      	b.n	8008e1e <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8008df2:	893b      	ldrh	r3, [r7, #8]
 8008df4:	0a1b      	lsrs	r3, r3, #8
 8008df6:	b29b      	uxth	r3, r3
 8008df8:	b2da      	uxtb	r2, r3
 8008dfa:	68fb      	ldr	r3, [r7, #12]
 8008dfc:	681b      	ldr	r3, [r3, #0]
 8008dfe:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8008e00:	69fa      	ldr	r2, [r7, #28]
 8008e02:	69b9      	ldr	r1, [r7, #24]
 8008e04:	68f8      	ldr	r0, [r7, #12]
 8008e06:	f000 f89c 	bl	8008f42 <I2C_WaitOnTXISFlagUntilTimeout>
 8008e0a:	4603      	mov	r3, r0
 8008e0c:	2b00      	cmp	r3, #0
 8008e0e:	d001      	beq.n	8008e14 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8008e10:	2301      	movs	r3, #1
 8008e12:	e012      	b.n	8008e3a <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8008e14:	893b      	ldrh	r3, [r7, #8]
 8008e16:	b2da      	uxtb	r2, r3
 8008e18:	68fb      	ldr	r3, [r7, #12]
 8008e1a:	681b      	ldr	r3, [r3, #0]
 8008e1c:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8008e1e:	69fb      	ldr	r3, [r7, #28]
 8008e20:	9300      	str	r3, [sp, #0]
 8008e22:	69bb      	ldr	r3, [r7, #24]
 8008e24:	2200      	movs	r2, #0
 8008e26:	2140      	movs	r1, #64	@ 0x40
 8008e28:	68f8      	ldr	r0, [r7, #12]
 8008e2a:	f000 f831 	bl	8008e90 <I2C_WaitOnFlagUntilTimeout>
 8008e2e:	4603      	mov	r3, r0
 8008e30:	2b00      	cmp	r3, #0
 8008e32:	d001      	beq.n	8008e38 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8008e34:	2301      	movs	r3, #1
 8008e36:	e000      	b.n	8008e3a <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8008e38:	2300      	movs	r3, #0
}
 8008e3a:	4618      	mov	r0, r3
 8008e3c:	3710      	adds	r7, #16
 8008e3e:	46bd      	mov	sp, r7
 8008e40:	bd80      	pop	{r7, pc}
 8008e42:	bf00      	nop
 8008e44:	80002000 	.word	0x80002000

08008e48 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8008e48:	b480      	push	{r7}
 8008e4a:	b083      	sub	sp, #12
 8008e4c:	af00      	add	r7, sp, #0
 8008e4e:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8008e50:	687b      	ldr	r3, [r7, #4]
 8008e52:	681b      	ldr	r3, [r3, #0]
 8008e54:	699b      	ldr	r3, [r3, #24]
 8008e56:	f003 0302 	and.w	r3, r3, #2
 8008e5a:	2b02      	cmp	r3, #2
 8008e5c:	d103      	bne.n	8008e66 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8008e5e:	687b      	ldr	r3, [r7, #4]
 8008e60:	681b      	ldr	r3, [r3, #0]
 8008e62:	2200      	movs	r2, #0
 8008e64:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8008e66:	687b      	ldr	r3, [r7, #4]
 8008e68:	681b      	ldr	r3, [r3, #0]
 8008e6a:	699b      	ldr	r3, [r3, #24]
 8008e6c:	f003 0301 	and.w	r3, r3, #1
 8008e70:	2b01      	cmp	r3, #1
 8008e72:	d007      	beq.n	8008e84 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8008e74:	687b      	ldr	r3, [r7, #4]
 8008e76:	681b      	ldr	r3, [r3, #0]
 8008e78:	699a      	ldr	r2, [r3, #24]
 8008e7a:	687b      	ldr	r3, [r7, #4]
 8008e7c:	681b      	ldr	r3, [r3, #0]
 8008e7e:	f042 0201 	orr.w	r2, r2, #1
 8008e82:	619a      	str	r2, [r3, #24]
  }
}
 8008e84:	bf00      	nop
 8008e86:	370c      	adds	r7, #12
 8008e88:	46bd      	mov	sp, r7
 8008e8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e8e:	4770      	bx	lr

08008e90 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8008e90:	b580      	push	{r7, lr}
 8008e92:	b084      	sub	sp, #16
 8008e94:	af00      	add	r7, sp, #0
 8008e96:	60f8      	str	r0, [r7, #12]
 8008e98:	60b9      	str	r1, [r7, #8]
 8008e9a:	603b      	str	r3, [r7, #0]
 8008e9c:	4613      	mov	r3, r2
 8008e9e:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8008ea0:	e03b      	b.n	8008f1a <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8008ea2:	69ba      	ldr	r2, [r7, #24]
 8008ea4:	6839      	ldr	r1, [r7, #0]
 8008ea6:	68f8      	ldr	r0, [r7, #12]
 8008ea8:	f000 f8d6 	bl	8009058 <I2C_IsErrorOccurred>
 8008eac:	4603      	mov	r3, r0
 8008eae:	2b00      	cmp	r3, #0
 8008eb0:	d001      	beq.n	8008eb6 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8008eb2:	2301      	movs	r3, #1
 8008eb4:	e041      	b.n	8008f3a <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008eb6:	683b      	ldr	r3, [r7, #0]
 8008eb8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008ebc:	d02d      	beq.n	8008f1a <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008ebe:	f7fd f96b 	bl	8006198 <HAL_GetTick>
 8008ec2:	4602      	mov	r2, r0
 8008ec4:	69bb      	ldr	r3, [r7, #24]
 8008ec6:	1ad3      	subs	r3, r2, r3
 8008ec8:	683a      	ldr	r2, [r7, #0]
 8008eca:	429a      	cmp	r2, r3
 8008ecc:	d302      	bcc.n	8008ed4 <I2C_WaitOnFlagUntilTimeout+0x44>
 8008ece:	683b      	ldr	r3, [r7, #0]
 8008ed0:	2b00      	cmp	r3, #0
 8008ed2:	d122      	bne.n	8008f1a <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8008ed4:	68fb      	ldr	r3, [r7, #12]
 8008ed6:	681b      	ldr	r3, [r3, #0]
 8008ed8:	699a      	ldr	r2, [r3, #24]
 8008eda:	68bb      	ldr	r3, [r7, #8]
 8008edc:	4013      	ands	r3, r2
 8008ede:	68ba      	ldr	r2, [r7, #8]
 8008ee0:	429a      	cmp	r2, r3
 8008ee2:	bf0c      	ite	eq
 8008ee4:	2301      	moveq	r3, #1
 8008ee6:	2300      	movne	r3, #0
 8008ee8:	b2db      	uxtb	r3, r3
 8008eea:	461a      	mov	r2, r3
 8008eec:	79fb      	ldrb	r3, [r7, #7]
 8008eee:	429a      	cmp	r2, r3
 8008ef0:	d113      	bne.n	8008f1a <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8008ef2:	68fb      	ldr	r3, [r7, #12]
 8008ef4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008ef6:	f043 0220 	orr.w	r2, r3, #32
 8008efa:	68fb      	ldr	r3, [r7, #12]
 8008efc:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8008efe:	68fb      	ldr	r3, [r7, #12]
 8008f00:	2220      	movs	r2, #32
 8008f02:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8008f06:	68fb      	ldr	r3, [r7, #12]
 8008f08:	2200      	movs	r2, #0
 8008f0a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8008f0e:	68fb      	ldr	r3, [r7, #12]
 8008f10:	2200      	movs	r2, #0
 8008f12:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8008f16:	2301      	movs	r3, #1
 8008f18:	e00f      	b.n	8008f3a <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8008f1a:	68fb      	ldr	r3, [r7, #12]
 8008f1c:	681b      	ldr	r3, [r3, #0]
 8008f1e:	699a      	ldr	r2, [r3, #24]
 8008f20:	68bb      	ldr	r3, [r7, #8]
 8008f22:	4013      	ands	r3, r2
 8008f24:	68ba      	ldr	r2, [r7, #8]
 8008f26:	429a      	cmp	r2, r3
 8008f28:	bf0c      	ite	eq
 8008f2a:	2301      	moveq	r3, #1
 8008f2c:	2300      	movne	r3, #0
 8008f2e:	b2db      	uxtb	r3, r3
 8008f30:	461a      	mov	r2, r3
 8008f32:	79fb      	ldrb	r3, [r7, #7]
 8008f34:	429a      	cmp	r2, r3
 8008f36:	d0b4      	beq.n	8008ea2 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008f38:	2300      	movs	r3, #0
}
 8008f3a:	4618      	mov	r0, r3
 8008f3c:	3710      	adds	r7, #16
 8008f3e:	46bd      	mov	sp, r7
 8008f40:	bd80      	pop	{r7, pc}

08008f42 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8008f42:	b580      	push	{r7, lr}
 8008f44:	b084      	sub	sp, #16
 8008f46:	af00      	add	r7, sp, #0
 8008f48:	60f8      	str	r0, [r7, #12]
 8008f4a:	60b9      	str	r1, [r7, #8]
 8008f4c:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8008f4e:	e033      	b.n	8008fb8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8008f50:	687a      	ldr	r2, [r7, #4]
 8008f52:	68b9      	ldr	r1, [r7, #8]
 8008f54:	68f8      	ldr	r0, [r7, #12]
 8008f56:	f000 f87f 	bl	8009058 <I2C_IsErrorOccurred>
 8008f5a:	4603      	mov	r3, r0
 8008f5c:	2b00      	cmp	r3, #0
 8008f5e:	d001      	beq.n	8008f64 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8008f60:	2301      	movs	r3, #1
 8008f62:	e031      	b.n	8008fc8 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008f64:	68bb      	ldr	r3, [r7, #8]
 8008f66:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008f6a:	d025      	beq.n	8008fb8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008f6c:	f7fd f914 	bl	8006198 <HAL_GetTick>
 8008f70:	4602      	mov	r2, r0
 8008f72:	687b      	ldr	r3, [r7, #4]
 8008f74:	1ad3      	subs	r3, r2, r3
 8008f76:	68ba      	ldr	r2, [r7, #8]
 8008f78:	429a      	cmp	r2, r3
 8008f7a:	d302      	bcc.n	8008f82 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8008f7c:	68bb      	ldr	r3, [r7, #8]
 8008f7e:	2b00      	cmp	r3, #0
 8008f80:	d11a      	bne.n	8008fb8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8008f82:	68fb      	ldr	r3, [r7, #12]
 8008f84:	681b      	ldr	r3, [r3, #0]
 8008f86:	699b      	ldr	r3, [r3, #24]
 8008f88:	f003 0302 	and.w	r3, r3, #2
 8008f8c:	2b02      	cmp	r3, #2
 8008f8e:	d013      	beq.n	8008fb8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8008f90:	68fb      	ldr	r3, [r7, #12]
 8008f92:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008f94:	f043 0220 	orr.w	r2, r3, #32
 8008f98:	68fb      	ldr	r3, [r7, #12]
 8008f9a:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8008f9c:	68fb      	ldr	r3, [r7, #12]
 8008f9e:	2220      	movs	r2, #32
 8008fa0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8008fa4:	68fb      	ldr	r3, [r7, #12]
 8008fa6:	2200      	movs	r2, #0
 8008fa8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8008fac:	68fb      	ldr	r3, [r7, #12]
 8008fae:	2200      	movs	r2, #0
 8008fb0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8008fb4:	2301      	movs	r3, #1
 8008fb6:	e007      	b.n	8008fc8 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8008fb8:	68fb      	ldr	r3, [r7, #12]
 8008fba:	681b      	ldr	r3, [r3, #0]
 8008fbc:	699b      	ldr	r3, [r3, #24]
 8008fbe:	f003 0302 	and.w	r3, r3, #2
 8008fc2:	2b02      	cmp	r3, #2
 8008fc4:	d1c4      	bne.n	8008f50 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8008fc6:	2300      	movs	r3, #0
}
 8008fc8:	4618      	mov	r0, r3
 8008fca:	3710      	adds	r7, #16
 8008fcc:	46bd      	mov	sp, r7
 8008fce:	bd80      	pop	{r7, pc}

08008fd0 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8008fd0:	b580      	push	{r7, lr}
 8008fd2:	b084      	sub	sp, #16
 8008fd4:	af00      	add	r7, sp, #0
 8008fd6:	60f8      	str	r0, [r7, #12]
 8008fd8:	60b9      	str	r1, [r7, #8]
 8008fda:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8008fdc:	e02f      	b.n	800903e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8008fde:	687a      	ldr	r2, [r7, #4]
 8008fe0:	68b9      	ldr	r1, [r7, #8]
 8008fe2:	68f8      	ldr	r0, [r7, #12]
 8008fe4:	f000 f838 	bl	8009058 <I2C_IsErrorOccurred>
 8008fe8:	4603      	mov	r3, r0
 8008fea:	2b00      	cmp	r3, #0
 8008fec:	d001      	beq.n	8008ff2 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8008fee:	2301      	movs	r3, #1
 8008ff0:	e02d      	b.n	800904e <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008ff2:	f7fd f8d1 	bl	8006198 <HAL_GetTick>
 8008ff6:	4602      	mov	r2, r0
 8008ff8:	687b      	ldr	r3, [r7, #4]
 8008ffa:	1ad3      	subs	r3, r2, r3
 8008ffc:	68ba      	ldr	r2, [r7, #8]
 8008ffe:	429a      	cmp	r2, r3
 8009000:	d302      	bcc.n	8009008 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8009002:	68bb      	ldr	r3, [r7, #8]
 8009004:	2b00      	cmp	r3, #0
 8009006:	d11a      	bne.n	800903e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8009008:	68fb      	ldr	r3, [r7, #12]
 800900a:	681b      	ldr	r3, [r3, #0]
 800900c:	699b      	ldr	r3, [r3, #24]
 800900e:	f003 0320 	and.w	r3, r3, #32
 8009012:	2b20      	cmp	r3, #32
 8009014:	d013      	beq.n	800903e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8009016:	68fb      	ldr	r3, [r7, #12]
 8009018:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800901a:	f043 0220 	orr.w	r2, r3, #32
 800901e:	68fb      	ldr	r3, [r7, #12]
 8009020:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8009022:	68fb      	ldr	r3, [r7, #12]
 8009024:	2220      	movs	r2, #32
 8009026:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800902a:	68fb      	ldr	r3, [r7, #12]
 800902c:	2200      	movs	r2, #0
 800902e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8009032:	68fb      	ldr	r3, [r7, #12]
 8009034:	2200      	movs	r2, #0
 8009036:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 800903a:	2301      	movs	r3, #1
 800903c:	e007      	b.n	800904e <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800903e:	68fb      	ldr	r3, [r7, #12]
 8009040:	681b      	ldr	r3, [r3, #0]
 8009042:	699b      	ldr	r3, [r3, #24]
 8009044:	f003 0320 	and.w	r3, r3, #32
 8009048:	2b20      	cmp	r3, #32
 800904a:	d1c8      	bne.n	8008fde <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800904c:	2300      	movs	r3, #0
}
 800904e:	4618      	mov	r0, r3
 8009050:	3710      	adds	r7, #16
 8009052:	46bd      	mov	sp, r7
 8009054:	bd80      	pop	{r7, pc}
	...

08009058 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8009058:	b580      	push	{r7, lr}
 800905a:	b08a      	sub	sp, #40	@ 0x28
 800905c:	af00      	add	r7, sp, #0
 800905e:	60f8      	str	r0, [r7, #12]
 8009060:	60b9      	str	r1, [r7, #8]
 8009062:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8009064:	2300      	movs	r3, #0
 8009066:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 800906a:	68fb      	ldr	r3, [r7, #12]
 800906c:	681b      	ldr	r3, [r3, #0]
 800906e:	699b      	ldr	r3, [r3, #24]
 8009070:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8009072:	2300      	movs	r3, #0
 8009074:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8009076:	687b      	ldr	r3, [r7, #4]
 8009078:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800907a:	69bb      	ldr	r3, [r7, #24]
 800907c:	f003 0310 	and.w	r3, r3, #16
 8009080:	2b00      	cmp	r3, #0
 8009082:	d068      	beq.n	8009156 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009084:	68fb      	ldr	r3, [r7, #12]
 8009086:	681b      	ldr	r3, [r3, #0]
 8009088:	2210      	movs	r2, #16
 800908a:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800908c:	e049      	b.n	8009122 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800908e:	68bb      	ldr	r3, [r7, #8]
 8009090:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009094:	d045      	beq.n	8009122 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8009096:	f7fd f87f 	bl	8006198 <HAL_GetTick>
 800909a:	4602      	mov	r2, r0
 800909c:	69fb      	ldr	r3, [r7, #28]
 800909e:	1ad3      	subs	r3, r2, r3
 80090a0:	68ba      	ldr	r2, [r7, #8]
 80090a2:	429a      	cmp	r2, r3
 80090a4:	d302      	bcc.n	80090ac <I2C_IsErrorOccurred+0x54>
 80090a6:	68bb      	ldr	r3, [r7, #8]
 80090a8:	2b00      	cmp	r3, #0
 80090aa:	d13a      	bne.n	8009122 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 80090ac:	68fb      	ldr	r3, [r7, #12]
 80090ae:	681b      	ldr	r3, [r3, #0]
 80090b0:	685b      	ldr	r3, [r3, #4]
 80090b2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80090b6:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 80090b8:	68fb      	ldr	r3, [r7, #12]
 80090ba:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80090be:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 80090c0:	68fb      	ldr	r3, [r7, #12]
 80090c2:	681b      	ldr	r3, [r3, #0]
 80090c4:	699b      	ldr	r3, [r3, #24]
 80090c6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80090ca:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80090ce:	d121      	bne.n	8009114 <I2C_IsErrorOccurred+0xbc>
 80090d0:	697b      	ldr	r3, [r7, #20]
 80090d2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80090d6:	d01d      	beq.n	8009114 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 80090d8:	7cfb      	ldrb	r3, [r7, #19]
 80090da:	2b20      	cmp	r3, #32
 80090dc:	d01a      	beq.n	8009114 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80090de:	68fb      	ldr	r3, [r7, #12]
 80090e0:	681b      	ldr	r3, [r3, #0]
 80090e2:	685a      	ldr	r2, [r3, #4]
 80090e4:	68fb      	ldr	r3, [r7, #12]
 80090e6:	681b      	ldr	r3, [r3, #0]
 80090e8:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80090ec:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 80090ee:	f7fd f853 	bl	8006198 <HAL_GetTick>
 80090f2:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80090f4:	e00e      	b.n	8009114 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 80090f6:	f7fd f84f 	bl	8006198 <HAL_GetTick>
 80090fa:	4602      	mov	r2, r0
 80090fc:	69fb      	ldr	r3, [r7, #28]
 80090fe:	1ad3      	subs	r3, r2, r3
 8009100:	2b19      	cmp	r3, #25
 8009102:	d907      	bls.n	8009114 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8009104:	6a3b      	ldr	r3, [r7, #32]
 8009106:	f043 0320 	orr.w	r3, r3, #32
 800910a:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 800910c:	2301      	movs	r3, #1
 800910e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8009112:	e006      	b.n	8009122 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8009114:	68fb      	ldr	r3, [r7, #12]
 8009116:	681b      	ldr	r3, [r3, #0]
 8009118:	699b      	ldr	r3, [r3, #24]
 800911a:	f003 0320 	and.w	r3, r3, #32
 800911e:	2b20      	cmp	r3, #32
 8009120:	d1e9      	bne.n	80090f6 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8009122:	68fb      	ldr	r3, [r7, #12]
 8009124:	681b      	ldr	r3, [r3, #0]
 8009126:	699b      	ldr	r3, [r3, #24]
 8009128:	f003 0320 	and.w	r3, r3, #32
 800912c:	2b20      	cmp	r3, #32
 800912e:	d003      	beq.n	8009138 <I2C_IsErrorOccurred+0xe0>
 8009130:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009134:	2b00      	cmp	r3, #0
 8009136:	d0aa      	beq.n	800908e <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8009138:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800913c:	2b00      	cmp	r3, #0
 800913e:	d103      	bne.n	8009148 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8009140:	68fb      	ldr	r3, [r7, #12]
 8009142:	681b      	ldr	r3, [r3, #0]
 8009144:	2220      	movs	r2, #32
 8009146:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8009148:	6a3b      	ldr	r3, [r7, #32]
 800914a:	f043 0304 	orr.w	r3, r3, #4
 800914e:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8009150:	2301      	movs	r3, #1
 8009152:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8009156:	68fb      	ldr	r3, [r7, #12]
 8009158:	681b      	ldr	r3, [r3, #0]
 800915a:	699b      	ldr	r3, [r3, #24]
 800915c:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800915e:	69bb      	ldr	r3, [r7, #24]
 8009160:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009164:	2b00      	cmp	r3, #0
 8009166:	d00b      	beq.n	8009180 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8009168:	6a3b      	ldr	r3, [r7, #32]
 800916a:	f043 0301 	orr.w	r3, r3, #1
 800916e:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8009170:	68fb      	ldr	r3, [r7, #12]
 8009172:	681b      	ldr	r3, [r3, #0]
 8009174:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8009178:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800917a:	2301      	movs	r3, #1
 800917c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8009180:	69bb      	ldr	r3, [r7, #24]
 8009182:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8009186:	2b00      	cmp	r3, #0
 8009188:	d00b      	beq.n	80091a2 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 800918a:	6a3b      	ldr	r3, [r7, #32]
 800918c:	f043 0308 	orr.w	r3, r3, #8
 8009190:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8009192:	68fb      	ldr	r3, [r7, #12]
 8009194:	681b      	ldr	r3, [r3, #0]
 8009196:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800919a:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800919c:	2301      	movs	r3, #1
 800919e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 80091a2:	69bb      	ldr	r3, [r7, #24]
 80091a4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80091a8:	2b00      	cmp	r3, #0
 80091aa:	d00b      	beq.n	80091c4 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 80091ac:	6a3b      	ldr	r3, [r7, #32]
 80091ae:	f043 0302 	orr.w	r3, r3, #2
 80091b2:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80091b4:	68fb      	ldr	r3, [r7, #12]
 80091b6:	681b      	ldr	r3, [r3, #0]
 80091b8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80091bc:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80091be:	2301      	movs	r3, #1
 80091c0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 80091c4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80091c8:	2b00      	cmp	r3, #0
 80091ca:	d01c      	beq.n	8009206 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80091cc:	68f8      	ldr	r0, [r7, #12]
 80091ce:	f7ff fe3b 	bl	8008e48 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80091d2:	68fb      	ldr	r3, [r7, #12]
 80091d4:	681b      	ldr	r3, [r3, #0]
 80091d6:	6859      	ldr	r1, [r3, #4]
 80091d8:	68fb      	ldr	r3, [r7, #12]
 80091da:	681a      	ldr	r2, [r3, #0]
 80091dc:	4b0d      	ldr	r3, [pc, #52]	@ (8009214 <I2C_IsErrorOccurred+0x1bc>)
 80091de:	400b      	ands	r3, r1
 80091e0:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 80091e2:	68fb      	ldr	r3, [r7, #12]
 80091e4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80091e6:	6a3b      	ldr	r3, [r7, #32]
 80091e8:	431a      	orrs	r2, r3
 80091ea:	68fb      	ldr	r3, [r7, #12]
 80091ec:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80091ee:	68fb      	ldr	r3, [r7, #12]
 80091f0:	2220      	movs	r2, #32
 80091f2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80091f6:	68fb      	ldr	r3, [r7, #12]
 80091f8:	2200      	movs	r2, #0
 80091fa:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80091fe:	68fb      	ldr	r3, [r7, #12]
 8009200:	2200      	movs	r2, #0
 8009202:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8009206:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800920a:	4618      	mov	r0, r3
 800920c:	3728      	adds	r7, #40	@ 0x28
 800920e:	46bd      	mov	sp, r7
 8009210:	bd80      	pop	{r7, pc}
 8009212:	bf00      	nop
 8009214:	fe00e800 	.word	0xfe00e800

08009218 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8009218:	b480      	push	{r7}
 800921a:	b087      	sub	sp, #28
 800921c:	af00      	add	r7, sp, #0
 800921e:	60f8      	str	r0, [r7, #12]
 8009220:	607b      	str	r3, [r7, #4]
 8009222:	460b      	mov	r3, r1
 8009224:	817b      	strh	r3, [r7, #10]
 8009226:	4613      	mov	r3, r2
 8009228:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800922a:	897b      	ldrh	r3, [r7, #10]
 800922c:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8009230:	7a7b      	ldrb	r3, [r7, #9]
 8009232:	041b      	lsls	r3, r3, #16
 8009234:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8009238:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800923a:	687b      	ldr	r3, [r7, #4]
 800923c:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800923e:	6a3b      	ldr	r3, [r7, #32]
 8009240:	4313      	orrs	r3, r2
 8009242:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8009246:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8009248:	68fb      	ldr	r3, [r7, #12]
 800924a:	681b      	ldr	r3, [r3, #0]
 800924c:	685a      	ldr	r2, [r3, #4]
 800924e:	6a3b      	ldr	r3, [r7, #32]
 8009250:	0d5b      	lsrs	r3, r3, #21
 8009252:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8009256:	4b08      	ldr	r3, [pc, #32]	@ (8009278 <I2C_TransferConfig+0x60>)
 8009258:	430b      	orrs	r3, r1
 800925a:	43db      	mvns	r3, r3
 800925c:	ea02 0103 	and.w	r1, r2, r3
 8009260:	68fb      	ldr	r3, [r7, #12]
 8009262:	681b      	ldr	r3, [r3, #0]
 8009264:	697a      	ldr	r2, [r7, #20]
 8009266:	430a      	orrs	r2, r1
 8009268:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800926a:	bf00      	nop
 800926c:	371c      	adds	r7, #28
 800926e:	46bd      	mov	sp, r7
 8009270:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009274:	4770      	bx	lr
 8009276:	bf00      	nop
 8009278:	03ff63ff 	.word	0x03ff63ff

0800927c <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800927c:	b480      	push	{r7}
 800927e:	b083      	sub	sp, #12
 8009280:	af00      	add	r7, sp, #0
 8009282:	6078      	str	r0, [r7, #4]
 8009284:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8009286:	687b      	ldr	r3, [r7, #4]
 8009288:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800928c:	b2db      	uxtb	r3, r3
 800928e:	2b20      	cmp	r3, #32
 8009290:	d138      	bne.n	8009304 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8009292:	687b      	ldr	r3, [r7, #4]
 8009294:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8009298:	2b01      	cmp	r3, #1
 800929a:	d101      	bne.n	80092a0 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800929c:	2302      	movs	r3, #2
 800929e:	e032      	b.n	8009306 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80092a0:	687b      	ldr	r3, [r7, #4]
 80092a2:	2201      	movs	r2, #1
 80092a4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80092a8:	687b      	ldr	r3, [r7, #4]
 80092aa:	2224      	movs	r2, #36	@ 0x24
 80092ac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80092b0:	687b      	ldr	r3, [r7, #4]
 80092b2:	681b      	ldr	r3, [r3, #0]
 80092b4:	681a      	ldr	r2, [r3, #0]
 80092b6:	687b      	ldr	r3, [r7, #4]
 80092b8:	681b      	ldr	r3, [r3, #0]
 80092ba:	f022 0201 	bic.w	r2, r2, #1
 80092be:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80092c0:	687b      	ldr	r3, [r7, #4]
 80092c2:	681b      	ldr	r3, [r3, #0]
 80092c4:	681a      	ldr	r2, [r3, #0]
 80092c6:	687b      	ldr	r3, [r7, #4]
 80092c8:	681b      	ldr	r3, [r3, #0]
 80092ca:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80092ce:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80092d0:	687b      	ldr	r3, [r7, #4]
 80092d2:	681b      	ldr	r3, [r3, #0]
 80092d4:	6819      	ldr	r1, [r3, #0]
 80092d6:	687b      	ldr	r3, [r7, #4]
 80092d8:	681b      	ldr	r3, [r3, #0]
 80092da:	683a      	ldr	r2, [r7, #0]
 80092dc:	430a      	orrs	r2, r1
 80092de:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80092e0:	687b      	ldr	r3, [r7, #4]
 80092e2:	681b      	ldr	r3, [r3, #0]
 80092e4:	681a      	ldr	r2, [r3, #0]
 80092e6:	687b      	ldr	r3, [r7, #4]
 80092e8:	681b      	ldr	r3, [r3, #0]
 80092ea:	f042 0201 	orr.w	r2, r2, #1
 80092ee:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80092f0:	687b      	ldr	r3, [r7, #4]
 80092f2:	2220      	movs	r2, #32
 80092f4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80092f8:	687b      	ldr	r3, [r7, #4]
 80092fa:	2200      	movs	r2, #0
 80092fc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8009300:	2300      	movs	r3, #0
 8009302:	e000      	b.n	8009306 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8009304:	2302      	movs	r3, #2
  }
}
 8009306:	4618      	mov	r0, r3
 8009308:	370c      	adds	r7, #12
 800930a:	46bd      	mov	sp, r7
 800930c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009310:	4770      	bx	lr

08009312 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8009312:	b480      	push	{r7}
 8009314:	b085      	sub	sp, #20
 8009316:	af00      	add	r7, sp, #0
 8009318:	6078      	str	r0, [r7, #4]
 800931a:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800931c:	687b      	ldr	r3, [r7, #4]
 800931e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009322:	b2db      	uxtb	r3, r3
 8009324:	2b20      	cmp	r3, #32
 8009326:	d139      	bne.n	800939c <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8009328:	687b      	ldr	r3, [r7, #4]
 800932a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800932e:	2b01      	cmp	r3, #1
 8009330:	d101      	bne.n	8009336 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8009332:	2302      	movs	r3, #2
 8009334:	e033      	b.n	800939e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8009336:	687b      	ldr	r3, [r7, #4]
 8009338:	2201      	movs	r2, #1
 800933a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800933e:	687b      	ldr	r3, [r7, #4]
 8009340:	2224      	movs	r2, #36	@ 0x24
 8009342:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8009346:	687b      	ldr	r3, [r7, #4]
 8009348:	681b      	ldr	r3, [r3, #0]
 800934a:	681a      	ldr	r2, [r3, #0]
 800934c:	687b      	ldr	r3, [r7, #4]
 800934e:	681b      	ldr	r3, [r3, #0]
 8009350:	f022 0201 	bic.w	r2, r2, #1
 8009354:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8009356:	687b      	ldr	r3, [r7, #4]
 8009358:	681b      	ldr	r3, [r3, #0]
 800935a:	681b      	ldr	r3, [r3, #0]
 800935c:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800935e:	68fb      	ldr	r3, [r7, #12]
 8009360:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8009364:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8009366:	683b      	ldr	r3, [r7, #0]
 8009368:	021b      	lsls	r3, r3, #8
 800936a:	68fa      	ldr	r2, [r7, #12]
 800936c:	4313      	orrs	r3, r2
 800936e:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8009370:	687b      	ldr	r3, [r7, #4]
 8009372:	681b      	ldr	r3, [r3, #0]
 8009374:	68fa      	ldr	r2, [r7, #12]
 8009376:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8009378:	687b      	ldr	r3, [r7, #4]
 800937a:	681b      	ldr	r3, [r3, #0]
 800937c:	681a      	ldr	r2, [r3, #0]
 800937e:	687b      	ldr	r3, [r7, #4]
 8009380:	681b      	ldr	r3, [r3, #0]
 8009382:	f042 0201 	orr.w	r2, r2, #1
 8009386:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8009388:	687b      	ldr	r3, [r7, #4]
 800938a:	2220      	movs	r2, #32
 800938c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009390:	687b      	ldr	r3, [r7, #4]
 8009392:	2200      	movs	r2, #0
 8009394:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8009398:	2300      	movs	r3, #0
 800939a:	e000      	b.n	800939e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800939c:	2302      	movs	r3, #2
  }
}
 800939e:	4618      	mov	r0, r3
 80093a0:	3714      	adds	r7, #20
 80093a2:	46bd      	mov	sp, r7
 80093a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093a8:	4770      	bx	lr
	...

080093ac <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80093ac:	b480      	push	{r7}
 80093ae:	b085      	sub	sp, #20
 80093b0:	af00      	add	r7, sp, #0
 80093b2:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 80093b4:	687b      	ldr	r3, [r7, #4]
 80093b6:	2b00      	cmp	r3, #0
 80093b8:	d141      	bne.n	800943e <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80093ba:	4b4b      	ldr	r3, [pc, #300]	@ (80094e8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80093bc:	681b      	ldr	r3, [r3, #0]
 80093be:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80093c2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80093c6:	d131      	bne.n	800942c <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80093c8:	4b47      	ldr	r3, [pc, #284]	@ (80094e8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80093ca:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80093ce:	4a46      	ldr	r2, [pc, #280]	@ (80094e8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80093d0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80093d4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80093d8:	4b43      	ldr	r3, [pc, #268]	@ (80094e8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80093da:	681b      	ldr	r3, [r3, #0]
 80093dc:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80093e0:	4a41      	ldr	r2, [pc, #260]	@ (80094e8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80093e2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80093e6:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80093e8:	4b40      	ldr	r3, [pc, #256]	@ (80094ec <HAL_PWREx_ControlVoltageScaling+0x140>)
 80093ea:	681b      	ldr	r3, [r3, #0]
 80093ec:	2232      	movs	r2, #50	@ 0x32
 80093ee:	fb02 f303 	mul.w	r3, r2, r3
 80093f2:	4a3f      	ldr	r2, [pc, #252]	@ (80094f0 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80093f4:	fba2 2303 	umull	r2, r3, r2, r3
 80093f8:	0c9b      	lsrs	r3, r3, #18
 80093fa:	3301      	adds	r3, #1
 80093fc:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80093fe:	e002      	b.n	8009406 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8009400:	68fb      	ldr	r3, [r7, #12]
 8009402:	3b01      	subs	r3, #1
 8009404:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8009406:	4b38      	ldr	r3, [pc, #224]	@ (80094e8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009408:	695b      	ldr	r3, [r3, #20]
 800940a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800940e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009412:	d102      	bne.n	800941a <HAL_PWREx_ControlVoltageScaling+0x6e>
 8009414:	68fb      	ldr	r3, [r7, #12]
 8009416:	2b00      	cmp	r3, #0
 8009418:	d1f2      	bne.n	8009400 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800941a:	4b33      	ldr	r3, [pc, #204]	@ (80094e8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800941c:	695b      	ldr	r3, [r3, #20]
 800941e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8009422:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009426:	d158      	bne.n	80094da <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8009428:	2303      	movs	r3, #3
 800942a:	e057      	b.n	80094dc <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800942c:	4b2e      	ldr	r3, [pc, #184]	@ (80094e8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800942e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009432:	4a2d      	ldr	r2, [pc, #180]	@ (80094e8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009434:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009438:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 800943c:	e04d      	b.n	80094da <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800943e:	687b      	ldr	r3, [r7, #4]
 8009440:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009444:	d141      	bne.n	80094ca <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8009446:	4b28      	ldr	r3, [pc, #160]	@ (80094e8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009448:	681b      	ldr	r3, [r3, #0]
 800944a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800944e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009452:	d131      	bne.n	80094b8 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8009454:	4b24      	ldr	r3, [pc, #144]	@ (80094e8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009456:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800945a:	4a23      	ldr	r2, [pc, #140]	@ (80094e8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800945c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009460:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8009464:	4b20      	ldr	r3, [pc, #128]	@ (80094e8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009466:	681b      	ldr	r3, [r3, #0]
 8009468:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800946c:	4a1e      	ldr	r2, [pc, #120]	@ (80094e8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800946e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8009472:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8009474:	4b1d      	ldr	r3, [pc, #116]	@ (80094ec <HAL_PWREx_ControlVoltageScaling+0x140>)
 8009476:	681b      	ldr	r3, [r3, #0]
 8009478:	2232      	movs	r2, #50	@ 0x32
 800947a:	fb02 f303 	mul.w	r3, r2, r3
 800947e:	4a1c      	ldr	r2, [pc, #112]	@ (80094f0 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8009480:	fba2 2303 	umull	r2, r3, r2, r3
 8009484:	0c9b      	lsrs	r3, r3, #18
 8009486:	3301      	adds	r3, #1
 8009488:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800948a:	e002      	b.n	8009492 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 800948c:	68fb      	ldr	r3, [r7, #12]
 800948e:	3b01      	subs	r3, #1
 8009490:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8009492:	4b15      	ldr	r3, [pc, #84]	@ (80094e8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009494:	695b      	ldr	r3, [r3, #20]
 8009496:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800949a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800949e:	d102      	bne.n	80094a6 <HAL_PWREx_ControlVoltageScaling+0xfa>
 80094a0:	68fb      	ldr	r3, [r7, #12]
 80094a2:	2b00      	cmp	r3, #0
 80094a4:	d1f2      	bne.n	800948c <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80094a6:	4b10      	ldr	r3, [pc, #64]	@ (80094e8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80094a8:	695b      	ldr	r3, [r3, #20]
 80094aa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80094ae:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80094b2:	d112      	bne.n	80094da <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80094b4:	2303      	movs	r3, #3
 80094b6:	e011      	b.n	80094dc <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80094b8:	4b0b      	ldr	r3, [pc, #44]	@ (80094e8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80094ba:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80094be:	4a0a      	ldr	r2, [pc, #40]	@ (80094e8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80094c0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80094c4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80094c8:	e007      	b.n	80094da <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80094ca:	4b07      	ldr	r3, [pc, #28]	@ (80094e8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80094cc:	681b      	ldr	r3, [r3, #0]
 80094ce:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80094d2:	4a05      	ldr	r2, [pc, #20]	@ (80094e8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80094d4:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80094d8:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 80094da:	2300      	movs	r3, #0
}
 80094dc:	4618      	mov	r0, r3
 80094de:	3714      	adds	r7, #20
 80094e0:	46bd      	mov	sp, r7
 80094e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094e6:	4770      	bx	lr
 80094e8:	40007000 	.word	0x40007000
 80094ec:	20000020 	.word	0x20000020
 80094f0:	431bde83 	.word	0x431bde83

080094f4 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 80094f4:	b480      	push	{r7}
 80094f6:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 80094f8:	4b05      	ldr	r3, [pc, #20]	@ (8009510 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80094fa:	689b      	ldr	r3, [r3, #8]
 80094fc:	4a04      	ldr	r2, [pc, #16]	@ (8009510 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80094fe:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8009502:	6093      	str	r3, [r2, #8]
}
 8009504:	bf00      	nop
 8009506:	46bd      	mov	sp, r7
 8009508:	f85d 7b04 	ldr.w	r7, [sp], #4
 800950c:	4770      	bx	lr
 800950e:	bf00      	nop
 8009510:	40007000 	.word	0x40007000

08009514 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8009514:	b580      	push	{r7, lr}
 8009516:	b088      	sub	sp, #32
 8009518:	af00      	add	r7, sp, #0
 800951a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800951c:	687b      	ldr	r3, [r7, #4]
 800951e:	2b00      	cmp	r3, #0
 8009520:	d101      	bne.n	8009526 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8009522:	2301      	movs	r3, #1
 8009524:	e2fe      	b.n	8009b24 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8009526:	687b      	ldr	r3, [r7, #4]
 8009528:	681b      	ldr	r3, [r3, #0]
 800952a:	f003 0301 	and.w	r3, r3, #1
 800952e:	2b00      	cmp	r3, #0
 8009530:	d075      	beq.n	800961e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8009532:	4b97      	ldr	r3, [pc, #604]	@ (8009790 <HAL_RCC_OscConfig+0x27c>)
 8009534:	689b      	ldr	r3, [r3, #8]
 8009536:	f003 030c 	and.w	r3, r3, #12
 800953a:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800953c:	4b94      	ldr	r3, [pc, #592]	@ (8009790 <HAL_RCC_OscConfig+0x27c>)
 800953e:	68db      	ldr	r3, [r3, #12]
 8009540:	f003 0303 	and.w	r3, r3, #3
 8009544:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8009546:	69bb      	ldr	r3, [r7, #24]
 8009548:	2b0c      	cmp	r3, #12
 800954a:	d102      	bne.n	8009552 <HAL_RCC_OscConfig+0x3e>
 800954c:	697b      	ldr	r3, [r7, #20]
 800954e:	2b03      	cmp	r3, #3
 8009550:	d002      	beq.n	8009558 <HAL_RCC_OscConfig+0x44>
 8009552:	69bb      	ldr	r3, [r7, #24]
 8009554:	2b08      	cmp	r3, #8
 8009556:	d10b      	bne.n	8009570 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8009558:	4b8d      	ldr	r3, [pc, #564]	@ (8009790 <HAL_RCC_OscConfig+0x27c>)
 800955a:	681b      	ldr	r3, [r3, #0]
 800955c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009560:	2b00      	cmp	r3, #0
 8009562:	d05b      	beq.n	800961c <HAL_RCC_OscConfig+0x108>
 8009564:	687b      	ldr	r3, [r7, #4]
 8009566:	685b      	ldr	r3, [r3, #4]
 8009568:	2b00      	cmp	r3, #0
 800956a:	d157      	bne.n	800961c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800956c:	2301      	movs	r3, #1
 800956e:	e2d9      	b.n	8009b24 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8009570:	687b      	ldr	r3, [r7, #4]
 8009572:	685b      	ldr	r3, [r3, #4]
 8009574:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009578:	d106      	bne.n	8009588 <HAL_RCC_OscConfig+0x74>
 800957a:	4b85      	ldr	r3, [pc, #532]	@ (8009790 <HAL_RCC_OscConfig+0x27c>)
 800957c:	681b      	ldr	r3, [r3, #0]
 800957e:	4a84      	ldr	r2, [pc, #528]	@ (8009790 <HAL_RCC_OscConfig+0x27c>)
 8009580:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8009584:	6013      	str	r3, [r2, #0]
 8009586:	e01d      	b.n	80095c4 <HAL_RCC_OscConfig+0xb0>
 8009588:	687b      	ldr	r3, [r7, #4]
 800958a:	685b      	ldr	r3, [r3, #4]
 800958c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8009590:	d10c      	bne.n	80095ac <HAL_RCC_OscConfig+0x98>
 8009592:	4b7f      	ldr	r3, [pc, #508]	@ (8009790 <HAL_RCC_OscConfig+0x27c>)
 8009594:	681b      	ldr	r3, [r3, #0]
 8009596:	4a7e      	ldr	r2, [pc, #504]	@ (8009790 <HAL_RCC_OscConfig+0x27c>)
 8009598:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800959c:	6013      	str	r3, [r2, #0]
 800959e:	4b7c      	ldr	r3, [pc, #496]	@ (8009790 <HAL_RCC_OscConfig+0x27c>)
 80095a0:	681b      	ldr	r3, [r3, #0]
 80095a2:	4a7b      	ldr	r2, [pc, #492]	@ (8009790 <HAL_RCC_OscConfig+0x27c>)
 80095a4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80095a8:	6013      	str	r3, [r2, #0]
 80095aa:	e00b      	b.n	80095c4 <HAL_RCC_OscConfig+0xb0>
 80095ac:	4b78      	ldr	r3, [pc, #480]	@ (8009790 <HAL_RCC_OscConfig+0x27c>)
 80095ae:	681b      	ldr	r3, [r3, #0]
 80095b0:	4a77      	ldr	r2, [pc, #476]	@ (8009790 <HAL_RCC_OscConfig+0x27c>)
 80095b2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80095b6:	6013      	str	r3, [r2, #0]
 80095b8:	4b75      	ldr	r3, [pc, #468]	@ (8009790 <HAL_RCC_OscConfig+0x27c>)
 80095ba:	681b      	ldr	r3, [r3, #0]
 80095bc:	4a74      	ldr	r2, [pc, #464]	@ (8009790 <HAL_RCC_OscConfig+0x27c>)
 80095be:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80095c2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80095c4:	687b      	ldr	r3, [r7, #4]
 80095c6:	685b      	ldr	r3, [r3, #4]
 80095c8:	2b00      	cmp	r3, #0
 80095ca:	d013      	beq.n	80095f4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80095cc:	f7fc fde4 	bl	8006198 <HAL_GetTick>
 80095d0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80095d2:	e008      	b.n	80095e6 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80095d4:	f7fc fde0 	bl	8006198 <HAL_GetTick>
 80095d8:	4602      	mov	r2, r0
 80095da:	693b      	ldr	r3, [r7, #16]
 80095dc:	1ad3      	subs	r3, r2, r3
 80095de:	2b64      	cmp	r3, #100	@ 0x64
 80095e0:	d901      	bls.n	80095e6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80095e2:	2303      	movs	r3, #3
 80095e4:	e29e      	b.n	8009b24 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80095e6:	4b6a      	ldr	r3, [pc, #424]	@ (8009790 <HAL_RCC_OscConfig+0x27c>)
 80095e8:	681b      	ldr	r3, [r3, #0]
 80095ea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80095ee:	2b00      	cmp	r3, #0
 80095f0:	d0f0      	beq.n	80095d4 <HAL_RCC_OscConfig+0xc0>
 80095f2:	e014      	b.n	800961e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80095f4:	f7fc fdd0 	bl	8006198 <HAL_GetTick>
 80095f8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80095fa:	e008      	b.n	800960e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80095fc:	f7fc fdcc 	bl	8006198 <HAL_GetTick>
 8009600:	4602      	mov	r2, r0
 8009602:	693b      	ldr	r3, [r7, #16]
 8009604:	1ad3      	subs	r3, r2, r3
 8009606:	2b64      	cmp	r3, #100	@ 0x64
 8009608:	d901      	bls.n	800960e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800960a:	2303      	movs	r3, #3
 800960c:	e28a      	b.n	8009b24 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800960e:	4b60      	ldr	r3, [pc, #384]	@ (8009790 <HAL_RCC_OscConfig+0x27c>)
 8009610:	681b      	ldr	r3, [r3, #0]
 8009612:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009616:	2b00      	cmp	r3, #0
 8009618:	d1f0      	bne.n	80095fc <HAL_RCC_OscConfig+0xe8>
 800961a:	e000      	b.n	800961e <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800961c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800961e:	687b      	ldr	r3, [r7, #4]
 8009620:	681b      	ldr	r3, [r3, #0]
 8009622:	f003 0302 	and.w	r3, r3, #2
 8009626:	2b00      	cmp	r3, #0
 8009628:	d075      	beq.n	8009716 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800962a:	4b59      	ldr	r3, [pc, #356]	@ (8009790 <HAL_RCC_OscConfig+0x27c>)
 800962c:	689b      	ldr	r3, [r3, #8]
 800962e:	f003 030c 	and.w	r3, r3, #12
 8009632:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8009634:	4b56      	ldr	r3, [pc, #344]	@ (8009790 <HAL_RCC_OscConfig+0x27c>)
 8009636:	68db      	ldr	r3, [r3, #12]
 8009638:	f003 0303 	and.w	r3, r3, #3
 800963c:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 800963e:	69bb      	ldr	r3, [r7, #24]
 8009640:	2b0c      	cmp	r3, #12
 8009642:	d102      	bne.n	800964a <HAL_RCC_OscConfig+0x136>
 8009644:	697b      	ldr	r3, [r7, #20]
 8009646:	2b02      	cmp	r3, #2
 8009648:	d002      	beq.n	8009650 <HAL_RCC_OscConfig+0x13c>
 800964a:	69bb      	ldr	r3, [r7, #24]
 800964c:	2b04      	cmp	r3, #4
 800964e:	d11f      	bne.n	8009690 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8009650:	4b4f      	ldr	r3, [pc, #316]	@ (8009790 <HAL_RCC_OscConfig+0x27c>)
 8009652:	681b      	ldr	r3, [r3, #0]
 8009654:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8009658:	2b00      	cmp	r3, #0
 800965a:	d005      	beq.n	8009668 <HAL_RCC_OscConfig+0x154>
 800965c:	687b      	ldr	r3, [r7, #4]
 800965e:	68db      	ldr	r3, [r3, #12]
 8009660:	2b00      	cmp	r3, #0
 8009662:	d101      	bne.n	8009668 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8009664:	2301      	movs	r3, #1
 8009666:	e25d      	b.n	8009b24 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009668:	4b49      	ldr	r3, [pc, #292]	@ (8009790 <HAL_RCC_OscConfig+0x27c>)
 800966a:	685b      	ldr	r3, [r3, #4]
 800966c:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8009670:	687b      	ldr	r3, [r7, #4]
 8009672:	691b      	ldr	r3, [r3, #16]
 8009674:	061b      	lsls	r3, r3, #24
 8009676:	4946      	ldr	r1, [pc, #280]	@ (8009790 <HAL_RCC_OscConfig+0x27c>)
 8009678:	4313      	orrs	r3, r2
 800967a:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800967c:	4b45      	ldr	r3, [pc, #276]	@ (8009794 <HAL_RCC_OscConfig+0x280>)
 800967e:	681b      	ldr	r3, [r3, #0]
 8009680:	4618      	mov	r0, r3
 8009682:	f7fa fe5d 	bl	8004340 <HAL_InitTick>
 8009686:	4603      	mov	r3, r0
 8009688:	2b00      	cmp	r3, #0
 800968a:	d043      	beq.n	8009714 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 800968c:	2301      	movs	r3, #1
 800968e:	e249      	b.n	8009b24 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8009690:	687b      	ldr	r3, [r7, #4]
 8009692:	68db      	ldr	r3, [r3, #12]
 8009694:	2b00      	cmp	r3, #0
 8009696:	d023      	beq.n	80096e0 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8009698:	4b3d      	ldr	r3, [pc, #244]	@ (8009790 <HAL_RCC_OscConfig+0x27c>)
 800969a:	681b      	ldr	r3, [r3, #0]
 800969c:	4a3c      	ldr	r2, [pc, #240]	@ (8009790 <HAL_RCC_OscConfig+0x27c>)
 800969e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80096a2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80096a4:	f7fc fd78 	bl	8006198 <HAL_GetTick>
 80096a8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80096aa:	e008      	b.n	80096be <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80096ac:	f7fc fd74 	bl	8006198 <HAL_GetTick>
 80096b0:	4602      	mov	r2, r0
 80096b2:	693b      	ldr	r3, [r7, #16]
 80096b4:	1ad3      	subs	r3, r2, r3
 80096b6:	2b02      	cmp	r3, #2
 80096b8:	d901      	bls.n	80096be <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 80096ba:	2303      	movs	r3, #3
 80096bc:	e232      	b.n	8009b24 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80096be:	4b34      	ldr	r3, [pc, #208]	@ (8009790 <HAL_RCC_OscConfig+0x27c>)
 80096c0:	681b      	ldr	r3, [r3, #0]
 80096c2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80096c6:	2b00      	cmp	r3, #0
 80096c8:	d0f0      	beq.n	80096ac <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80096ca:	4b31      	ldr	r3, [pc, #196]	@ (8009790 <HAL_RCC_OscConfig+0x27c>)
 80096cc:	685b      	ldr	r3, [r3, #4]
 80096ce:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80096d2:	687b      	ldr	r3, [r7, #4]
 80096d4:	691b      	ldr	r3, [r3, #16]
 80096d6:	061b      	lsls	r3, r3, #24
 80096d8:	492d      	ldr	r1, [pc, #180]	@ (8009790 <HAL_RCC_OscConfig+0x27c>)
 80096da:	4313      	orrs	r3, r2
 80096dc:	604b      	str	r3, [r1, #4]
 80096de:	e01a      	b.n	8009716 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80096e0:	4b2b      	ldr	r3, [pc, #172]	@ (8009790 <HAL_RCC_OscConfig+0x27c>)
 80096e2:	681b      	ldr	r3, [r3, #0]
 80096e4:	4a2a      	ldr	r2, [pc, #168]	@ (8009790 <HAL_RCC_OscConfig+0x27c>)
 80096e6:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80096ea:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80096ec:	f7fc fd54 	bl	8006198 <HAL_GetTick>
 80096f0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80096f2:	e008      	b.n	8009706 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80096f4:	f7fc fd50 	bl	8006198 <HAL_GetTick>
 80096f8:	4602      	mov	r2, r0
 80096fa:	693b      	ldr	r3, [r7, #16]
 80096fc:	1ad3      	subs	r3, r2, r3
 80096fe:	2b02      	cmp	r3, #2
 8009700:	d901      	bls.n	8009706 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8009702:	2303      	movs	r3, #3
 8009704:	e20e      	b.n	8009b24 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8009706:	4b22      	ldr	r3, [pc, #136]	@ (8009790 <HAL_RCC_OscConfig+0x27c>)
 8009708:	681b      	ldr	r3, [r3, #0]
 800970a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800970e:	2b00      	cmp	r3, #0
 8009710:	d1f0      	bne.n	80096f4 <HAL_RCC_OscConfig+0x1e0>
 8009712:	e000      	b.n	8009716 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8009714:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8009716:	687b      	ldr	r3, [r7, #4]
 8009718:	681b      	ldr	r3, [r3, #0]
 800971a:	f003 0308 	and.w	r3, r3, #8
 800971e:	2b00      	cmp	r3, #0
 8009720:	d041      	beq.n	80097a6 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8009722:	687b      	ldr	r3, [r7, #4]
 8009724:	695b      	ldr	r3, [r3, #20]
 8009726:	2b00      	cmp	r3, #0
 8009728:	d01c      	beq.n	8009764 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800972a:	4b19      	ldr	r3, [pc, #100]	@ (8009790 <HAL_RCC_OscConfig+0x27c>)
 800972c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8009730:	4a17      	ldr	r2, [pc, #92]	@ (8009790 <HAL_RCC_OscConfig+0x27c>)
 8009732:	f043 0301 	orr.w	r3, r3, #1
 8009736:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800973a:	f7fc fd2d 	bl	8006198 <HAL_GetTick>
 800973e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8009740:	e008      	b.n	8009754 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8009742:	f7fc fd29 	bl	8006198 <HAL_GetTick>
 8009746:	4602      	mov	r2, r0
 8009748:	693b      	ldr	r3, [r7, #16]
 800974a:	1ad3      	subs	r3, r2, r3
 800974c:	2b02      	cmp	r3, #2
 800974e:	d901      	bls.n	8009754 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8009750:	2303      	movs	r3, #3
 8009752:	e1e7      	b.n	8009b24 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8009754:	4b0e      	ldr	r3, [pc, #56]	@ (8009790 <HAL_RCC_OscConfig+0x27c>)
 8009756:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800975a:	f003 0302 	and.w	r3, r3, #2
 800975e:	2b00      	cmp	r3, #0
 8009760:	d0ef      	beq.n	8009742 <HAL_RCC_OscConfig+0x22e>
 8009762:	e020      	b.n	80097a6 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8009764:	4b0a      	ldr	r3, [pc, #40]	@ (8009790 <HAL_RCC_OscConfig+0x27c>)
 8009766:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800976a:	4a09      	ldr	r2, [pc, #36]	@ (8009790 <HAL_RCC_OscConfig+0x27c>)
 800976c:	f023 0301 	bic.w	r3, r3, #1
 8009770:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009774:	f7fc fd10 	bl	8006198 <HAL_GetTick>
 8009778:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800977a:	e00d      	b.n	8009798 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800977c:	f7fc fd0c 	bl	8006198 <HAL_GetTick>
 8009780:	4602      	mov	r2, r0
 8009782:	693b      	ldr	r3, [r7, #16]
 8009784:	1ad3      	subs	r3, r2, r3
 8009786:	2b02      	cmp	r3, #2
 8009788:	d906      	bls.n	8009798 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 800978a:	2303      	movs	r3, #3
 800978c:	e1ca      	b.n	8009b24 <HAL_RCC_OscConfig+0x610>
 800978e:	bf00      	nop
 8009790:	40021000 	.word	0x40021000
 8009794:	20000028 	.word	0x20000028
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8009798:	4b8c      	ldr	r3, [pc, #560]	@ (80099cc <HAL_RCC_OscConfig+0x4b8>)
 800979a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800979e:	f003 0302 	and.w	r3, r3, #2
 80097a2:	2b00      	cmp	r3, #0
 80097a4:	d1ea      	bne.n	800977c <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80097a6:	687b      	ldr	r3, [r7, #4]
 80097a8:	681b      	ldr	r3, [r3, #0]
 80097aa:	f003 0304 	and.w	r3, r3, #4
 80097ae:	2b00      	cmp	r3, #0
 80097b0:	f000 80a6 	beq.w	8009900 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 80097b4:	2300      	movs	r3, #0
 80097b6:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80097b8:	4b84      	ldr	r3, [pc, #528]	@ (80099cc <HAL_RCC_OscConfig+0x4b8>)
 80097ba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80097bc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80097c0:	2b00      	cmp	r3, #0
 80097c2:	d101      	bne.n	80097c8 <HAL_RCC_OscConfig+0x2b4>
 80097c4:	2301      	movs	r3, #1
 80097c6:	e000      	b.n	80097ca <HAL_RCC_OscConfig+0x2b6>
 80097c8:	2300      	movs	r3, #0
 80097ca:	2b00      	cmp	r3, #0
 80097cc:	d00d      	beq.n	80097ea <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80097ce:	4b7f      	ldr	r3, [pc, #508]	@ (80099cc <HAL_RCC_OscConfig+0x4b8>)
 80097d0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80097d2:	4a7e      	ldr	r2, [pc, #504]	@ (80099cc <HAL_RCC_OscConfig+0x4b8>)
 80097d4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80097d8:	6593      	str	r3, [r2, #88]	@ 0x58
 80097da:	4b7c      	ldr	r3, [pc, #496]	@ (80099cc <HAL_RCC_OscConfig+0x4b8>)
 80097dc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80097de:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80097e2:	60fb      	str	r3, [r7, #12]
 80097e4:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80097e6:	2301      	movs	r3, #1
 80097e8:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80097ea:	4b79      	ldr	r3, [pc, #484]	@ (80099d0 <HAL_RCC_OscConfig+0x4bc>)
 80097ec:	681b      	ldr	r3, [r3, #0]
 80097ee:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80097f2:	2b00      	cmp	r3, #0
 80097f4:	d118      	bne.n	8009828 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80097f6:	4b76      	ldr	r3, [pc, #472]	@ (80099d0 <HAL_RCC_OscConfig+0x4bc>)
 80097f8:	681b      	ldr	r3, [r3, #0]
 80097fa:	4a75      	ldr	r2, [pc, #468]	@ (80099d0 <HAL_RCC_OscConfig+0x4bc>)
 80097fc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009800:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8009802:	f7fc fcc9 	bl	8006198 <HAL_GetTick>
 8009806:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8009808:	e008      	b.n	800981c <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800980a:	f7fc fcc5 	bl	8006198 <HAL_GetTick>
 800980e:	4602      	mov	r2, r0
 8009810:	693b      	ldr	r3, [r7, #16]
 8009812:	1ad3      	subs	r3, r2, r3
 8009814:	2b02      	cmp	r3, #2
 8009816:	d901      	bls.n	800981c <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8009818:	2303      	movs	r3, #3
 800981a:	e183      	b.n	8009b24 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800981c:	4b6c      	ldr	r3, [pc, #432]	@ (80099d0 <HAL_RCC_OscConfig+0x4bc>)
 800981e:	681b      	ldr	r3, [r3, #0]
 8009820:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009824:	2b00      	cmp	r3, #0
 8009826:	d0f0      	beq.n	800980a <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8009828:	687b      	ldr	r3, [r7, #4]
 800982a:	689b      	ldr	r3, [r3, #8]
 800982c:	2b01      	cmp	r3, #1
 800982e:	d108      	bne.n	8009842 <HAL_RCC_OscConfig+0x32e>
 8009830:	4b66      	ldr	r3, [pc, #408]	@ (80099cc <HAL_RCC_OscConfig+0x4b8>)
 8009832:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009836:	4a65      	ldr	r2, [pc, #404]	@ (80099cc <HAL_RCC_OscConfig+0x4b8>)
 8009838:	f043 0301 	orr.w	r3, r3, #1
 800983c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8009840:	e024      	b.n	800988c <HAL_RCC_OscConfig+0x378>
 8009842:	687b      	ldr	r3, [r7, #4]
 8009844:	689b      	ldr	r3, [r3, #8]
 8009846:	2b05      	cmp	r3, #5
 8009848:	d110      	bne.n	800986c <HAL_RCC_OscConfig+0x358>
 800984a:	4b60      	ldr	r3, [pc, #384]	@ (80099cc <HAL_RCC_OscConfig+0x4b8>)
 800984c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009850:	4a5e      	ldr	r2, [pc, #376]	@ (80099cc <HAL_RCC_OscConfig+0x4b8>)
 8009852:	f043 0304 	orr.w	r3, r3, #4
 8009856:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800985a:	4b5c      	ldr	r3, [pc, #368]	@ (80099cc <HAL_RCC_OscConfig+0x4b8>)
 800985c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009860:	4a5a      	ldr	r2, [pc, #360]	@ (80099cc <HAL_RCC_OscConfig+0x4b8>)
 8009862:	f043 0301 	orr.w	r3, r3, #1
 8009866:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800986a:	e00f      	b.n	800988c <HAL_RCC_OscConfig+0x378>
 800986c:	4b57      	ldr	r3, [pc, #348]	@ (80099cc <HAL_RCC_OscConfig+0x4b8>)
 800986e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009872:	4a56      	ldr	r2, [pc, #344]	@ (80099cc <HAL_RCC_OscConfig+0x4b8>)
 8009874:	f023 0301 	bic.w	r3, r3, #1
 8009878:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800987c:	4b53      	ldr	r3, [pc, #332]	@ (80099cc <HAL_RCC_OscConfig+0x4b8>)
 800987e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009882:	4a52      	ldr	r2, [pc, #328]	@ (80099cc <HAL_RCC_OscConfig+0x4b8>)
 8009884:	f023 0304 	bic.w	r3, r3, #4
 8009888:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800988c:	687b      	ldr	r3, [r7, #4]
 800988e:	689b      	ldr	r3, [r3, #8]
 8009890:	2b00      	cmp	r3, #0
 8009892:	d016      	beq.n	80098c2 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009894:	f7fc fc80 	bl	8006198 <HAL_GetTick>
 8009898:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800989a:	e00a      	b.n	80098b2 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800989c:	f7fc fc7c 	bl	8006198 <HAL_GetTick>
 80098a0:	4602      	mov	r2, r0
 80098a2:	693b      	ldr	r3, [r7, #16]
 80098a4:	1ad3      	subs	r3, r2, r3
 80098a6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80098aa:	4293      	cmp	r3, r2
 80098ac:	d901      	bls.n	80098b2 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 80098ae:	2303      	movs	r3, #3
 80098b0:	e138      	b.n	8009b24 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80098b2:	4b46      	ldr	r3, [pc, #280]	@ (80099cc <HAL_RCC_OscConfig+0x4b8>)
 80098b4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80098b8:	f003 0302 	and.w	r3, r3, #2
 80098bc:	2b00      	cmp	r3, #0
 80098be:	d0ed      	beq.n	800989c <HAL_RCC_OscConfig+0x388>
 80098c0:	e015      	b.n	80098ee <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80098c2:	f7fc fc69 	bl	8006198 <HAL_GetTick>
 80098c6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80098c8:	e00a      	b.n	80098e0 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80098ca:	f7fc fc65 	bl	8006198 <HAL_GetTick>
 80098ce:	4602      	mov	r2, r0
 80098d0:	693b      	ldr	r3, [r7, #16]
 80098d2:	1ad3      	subs	r3, r2, r3
 80098d4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80098d8:	4293      	cmp	r3, r2
 80098da:	d901      	bls.n	80098e0 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 80098dc:	2303      	movs	r3, #3
 80098de:	e121      	b.n	8009b24 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80098e0:	4b3a      	ldr	r3, [pc, #232]	@ (80099cc <HAL_RCC_OscConfig+0x4b8>)
 80098e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80098e6:	f003 0302 	and.w	r3, r3, #2
 80098ea:	2b00      	cmp	r3, #0
 80098ec:	d1ed      	bne.n	80098ca <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80098ee:	7ffb      	ldrb	r3, [r7, #31]
 80098f0:	2b01      	cmp	r3, #1
 80098f2:	d105      	bne.n	8009900 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80098f4:	4b35      	ldr	r3, [pc, #212]	@ (80099cc <HAL_RCC_OscConfig+0x4b8>)
 80098f6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80098f8:	4a34      	ldr	r2, [pc, #208]	@ (80099cc <HAL_RCC_OscConfig+0x4b8>)
 80098fa:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80098fe:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8009900:	687b      	ldr	r3, [r7, #4]
 8009902:	681b      	ldr	r3, [r3, #0]
 8009904:	f003 0320 	and.w	r3, r3, #32
 8009908:	2b00      	cmp	r3, #0
 800990a:	d03c      	beq.n	8009986 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800990c:	687b      	ldr	r3, [r7, #4]
 800990e:	699b      	ldr	r3, [r3, #24]
 8009910:	2b00      	cmp	r3, #0
 8009912:	d01c      	beq.n	800994e <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8009914:	4b2d      	ldr	r3, [pc, #180]	@ (80099cc <HAL_RCC_OscConfig+0x4b8>)
 8009916:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800991a:	4a2c      	ldr	r2, [pc, #176]	@ (80099cc <HAL_RCC_OscConfig+0x4b8>)
 800991c:	f043 0301 	orr.w	r3, r3, #1
 8009920:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009924:	f7fc fc38 	bl	8006198 <HAL_GetTick>
 8009928:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800992a:	e008      	b.n	800993e <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800992c:	f7fc fc34 	bl	8006198 <HAL_GetTick>
 8009930:	4602      	mov	r2, r0
 8009932:	693b      	ldr	r3, [r7, #16]
 8009934:	1ad3      	subs	r3, r2, r3
 8009936:	2b02      	cmp	r3, #2
 8009938:	d901      	bls.n	800993e <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 800993a:	2303      	movs	r3, #3
 800993c:	e0f2      	b.n	8009b24 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800993e:	4b23      	ldr	r3, [pc, #140]	@ (80099cc <HAL_RCC_OscConfig+0x4b8>)
 8009940:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8009944:	f003 0302 	and.w	r3, r3, #2
 8009948:	2b00      	cmp	r3, #0
 800994a:	d0ef      	beq.n	800992c <HAL_RCC_OscConfig+0x418>
 800994c:	e01b      	b.n	8009986 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800994e:	4b1f      	ldr	r3, [pc, #124]	@ (80099cc <HAL_RCC_OscConfig+0x4b8>)
 8009950:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8009954:	4a1d      	ldr	r2, [pc, #116]	@ (80099cc <HAL_RCC_OscConfig+0x4b8>)
 8009956:	f023 0301 	bic.w	r3, r3, #1
 800995a:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800995e:	f7fc fc1b 	bl	8006198 <HAL_GetTick>
 8009962:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8009964:	e008      	b.n	8009978 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8009966:	f7fc fc17 	bl	8006198 <HAL_GetTick>
 800996a:	4602      	mov	r2, r0
 800996c:	693b      	ldr	r3, [r7, #16]
 800996e:	1ad3      	subs	r3, r2, r3
 8009970:	2b02      	cmp	r3, #2
 8009972:	d901      	bls.n	8009978 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8009974:	2303      	movs	r3, #3
 8009976:	e0d5      	b.n	8009b24 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8009978:	4b14      	ldr	r3, [pc, #80]	@ (80099cc <HAL_RCC_OscConfig+0x4b8>)
 800997a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800997e:	f003 0302 	and.w	r3, r3, #2
 8009982:	2b00      	cmp	r3, #0
 8009984:	d1ef      	bne.n	8009966 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8009986:	687b      	ldr	r3, [r7, #4]
 8009988:	69db      	ldr	r3, [r3, #28]
 800998a:	2b00      	cmp	r3, #0
 800998c:	f000 80c9 	beq.w	8009b22 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8009990:	4b0e      	ldr	r3, [pc, #56]	@ (80099cc <HAL_RCC_OscConfig+0x4b8>)
 8009992:	689b      	ldr	r3, [r3, #8]
 8009994:	f003 030c 	and.w	r3, r3, #12
 8009998:	2b0c      	cmp	r3, #12
 800999a:	f000 8083 	beq.w	8009aa4 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800999e:	687b      	ldr	r3, [r7, #4]
 80099a0:	69db      	ldr	r3, [r3, #28]
 80099a2:	2b02      	cmp	r3, #2
 80099a4:	d15e      	bne.n	8009a64 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80099a6:	4b09      	ldr	r3, [pc, #36]	@ (80099cc <HAL_RCC_OscConfig+0x4b8>)
 80099a8:	681b      	ldr	r3, [r3, #0]
 80099aa:	4a08      	ldr	r2, [pc, #32]	@ (80099cc <HAL_RCC_OscConfig+0x4b8>)
 80099ac:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80099b0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80099b2:	f7fc fbf1 	bl	8006198 <HAL_GetTick>
 80099b6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80099b8:	e00c      	b.n	80099d4 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80099ba:	f7fc fbed 	bl	8006198 <HAL_GetTick>
 80099be:	4602      	mov	r2, r0
 80099c0:	693b      	ldr	r3, [r7, #16]
 80099c2:	1ad3      	subs	r3, r2, r3
 80099c4:	2b02      	cmp	r3, #2
 80099c6:	d905      	bls.n	80099d4 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 80099c8:	2303      	movs	r3, #3
 80099ca:	e0ab      	b.n	8009b24 <HAL_RCC_OscConfig+0x610>
 80099cc:	40021000 	.word	0x40021000
 80099d0:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80099d4:	4b55      	ldr	r3, [pc, #340]	@ (8009b2c <HAL_RCC_OscConfig+0x618>)
 80099d6:	681b      	ldr	r3, [r3, #0]
 80099d8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80099dc:	2b00      	cmp	r3, #0
 80099de:	d1ec      	bne.n	80099ba <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80099e0:	4b52      	ldr	r3, [pc, #328]	@ (8009b2c <HAL_RCC_OscConfig+0x618>)
 80099e2:	68da      	ldr	r2, [r3, #12]
 80099e4:	4b52      	ldr	r3, [pc, #328]	@ (8009b30 <HAL_RCC_OscConfig+0x61c>)
 80099e6:	4013      	ands	r3, r2
 80099e8:	687a      	ldr	r2, [r7, #4]
 80099ea:	6a11      	ldr	r1, [r2, #32]
 80099ec:	687a      	ldr	r2, [r7, #4]
 80099ee:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80099f0:	3a01      	subs	r2, #1
 80099f2:	0112      	lsls	r2, r2, #4
 80099f4:	4311      	orrs	r1, r2
 80099f6:	687a      	ldr	r2, [r7, #4]
 80099f8:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 80099fa:	0212      	lsls	r2, r2, #8
 80099fc:	4311      	orrs	r1, r2
 80099fe:	687a      	ldr	r2, [r7, #4]
 8009a00:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8009a02:	0852      	lsrs	r2, r2, #1
 8009a04:	3a01      	subs	r2, #1
 8009a06:	0552      	lsls	r2, r2, #21
 8009a08:	4311      	orrs	r1, r2
 8009a0a:	687a      	ldr	r2, [r7, #4]
 8009a0c:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8009a0e:	0852      	lsrs	r2, r2, #1
 8009a10:	3a01      	subs	r2, #1
 8009a12:	0652      	lsls	r2, r2, #25
 8009a14:	4311      	orrs	r1, r2
 8009a16:	687a      	ldr	r2, [r7, #4]
 8009a18:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8009a1a:	06d2      	lsls	r2, r2, #27
 8009a1c:	430a      	orrs	r2, r1
 8009a1e:	4943      	ldr	r1, [pc, #268]	@ (8009b2c <HAL_RCC_OscConfig+0x618>)
 8009a20:	4313      	orrs	r3, r2
 8009a22:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8009a24:	4b41      	ldr	r3, [pc, #260]	@ (8009b2c <HAL_RCC_OscConfig+0x618>)
 8009a26:	681b      	ldr	r3, [r3, #0]
 8009a28:	4a40      	ldr	r2, [pc, #256]	@ (8009b2c <HAL_RCC_OscConfig+0x618>)
 8009a2a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8009a2e:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8009a30:	4b3e      	ldr	r3, [pc, #248]	@ (8009b2c <HAL_RCC_OscConfig+0x618>)
 8009a32:	68db      	ldr	r3, [r3, #12]
 8009a34:	4a3d      	ldr	r2, [pc, #244]	@ (8009b2c <HAL_RCC_OscConfig+0x618>)
 8009a36:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8009a3a:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009a3c:	f7fc fbac 	bl	8006198 <HAL_GetTick>
 8009a40:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8009a42:	e008      	b.n	8009a56 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009a44:	f7fc fba8 	bl	8006198 <HAL_GetTick>
 8009a48:	4602      	mov	r2, r0
 8009a4a:	693b      	ldr	r3, [r7, #16]
 8009a4c:	1ad3      	subs	r3, r2, r3
 8009a4e:	2b02      	cmp	r3, #2
 8009a50:	d901      	bls.n	8009a56 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8009a52:	2303      	movs	r3, #3
 8009a54:	e066      	b.n	8009b24 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8009a56:	4b35      	ldr	r3, [pc, #212]	@ (8009b2c <HAL_RCC_OscConfig+0x618>)
 8009a58:	681b      	ldr	r3, [r3, #0]
 8009a5a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009a5e:	2b00      	cmp	r3, #0
 8009a60:	d0f0      	beq.n	8009a44 <HAL_RCC_OscConfig+0x530>
 8009a62:	e05e      	b.n	8009b22 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8009a64:	4b31      	ldr	r3, [pc, #196]	@ (8009b2c <HAL_RCC_OscConfig+0x618>)
 8009a66:	681b      	ldr	r3, [r3, #0]
 8009a68:	4a30      	ldr	r2, [pc, #192]	@ (8009b2c <HAL_RCC_OscConfig+0x618>)
 8009a6a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8009a6e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009a70:	f7fc fb92 	bl	8006198 <HAL_GetTick>
 8009a74:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8009a76:	e008      	b.n	8009a8a <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009a78:	f7fc fb8e 	bl	8006198 <HAL_GetTick>
 8009a7c:	4602      	mov	r2, r0
 8009a7e:	693b      	ldr	r3, [r7, #16]
 8009a80:	1ad3      	subs	r3, r2, r3
 8009a82:	2b02      	cmp	r3, #2
 8009a84:	d901      	bls.n	8009a8a <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8009a86:	2303      	movs	r3, #3
 8009a88:	e04c      	b.n	8009b24 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8009a8a:	4b28      	ldr	r3, [pc, #160]	@ (8009b2c <HAL_RCC_OscConfig+0x618>)
 8009a8c:	681b      	ldr	r3, [r3, #0]
 8009a8e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009a92:	2b00      	cmp	r3, #0
 8009a94:	d1f0      	bne.n	8009a78 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8009a96:	4b25      	ldr	r3, [pc, #148]	@ (8009b2c <HAL_RCC_OscConfig+0x618>)
 8009a98:	68da      	ldr	r2, [r3, #12]
 8009a9a:	4924      	ldr	r1, [pc, #144]	@ (8009b2c <HAL_RCC_OscConfig+0x618>)
 8009a9c:	4b25      	ldr	r3, [pc, #148]	@ (8009b34 <HAL_RCC_OscConfig+0x620>)
 8009a9e:	4013      	ands	r3, r2
 8009aa0:	60cb      	str	r3, [r1, #12]
 8009aa2:	e03e      	b.n	8009b22 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8009aa4:	687b      	ldr	r3, [r7, #4]
 8009aa6:	69db      	ldr	r3, [r3, #28]
 8009aa8:	2b01      	cmp	r3, #1
 8009aaa:	d101      	bne.n	8009ab0 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8009aac:	2301      	movs	r3, #1
 8009aae:	e039      	b.n	8009b24 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8009ab0:	4b1e      	ldr	r3, [pc, #120]	@ (8009b2c <HAL_RCC_OscConfig+0x618>)
 8009ab2:	68db      	ldr	r3, [r3, #12]
 8009ab4:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8009ab6:	697b      	ldr	r3, [r7, #20]
 8009ab8:	f003 0203 	and.w	r2, r3, #3
 8009abc:	687b      	ldr	r3, [r7, #4]
 8009abe:	6a1b      	ldr	r3, [r3, #32]
 8009ac0:	429a      	cmp	r2, r3
 8009ac2:	d12c      	bne.n	8009b1e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8009ac4:	697b      	ldr	r3, [r7, #20]
 8009ac6:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8009aca:	687b      	ldr	r3, [r7, #4]
 8009acc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009ace:	3b01      	subs	r3, #1
 8009ad0:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8009ad2:	429a      	cmp	r2, r3
 8009ad4:	d123      	bne.n	8009b1e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8009ad6:	697b      	ldr	r3, [r7, #20]
 8009ad8:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8009adc:	687b      	ldr	r3, [r7, #4]
 8009ade:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009ae0:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8009ae2:	429a      	cmp	r2, r3
 8009ae4:	d11b      	bne.n	8009b1e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8009ae6:	697b      	ldr	r3, [r7, #20]
 8009ae8:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8009aec:	687b      	ldr	r3, [r7, #4]
 8009aee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009af0:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8009af2:	429a      	cmp	r2, r3
 8009af4:	d113      	bne.n	8009b1e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8009af6:	697b      	ldr	r3, [r7, #20]
 8009af8:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8009afc:	687b      	ldr	r3, [r7, #4]
 8009afe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009b00:	085b      	lsrs	r3, r3, #1
 8009b02:	3b01      	subs	r3, #1
 8009b04:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8009b06:	429a      	cmp	r2, r3
 8009b08:	d109      	bne.n	8009b1e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8009b0a:	697b      	ldr	r3, [r7, #20]
 8009b0c:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8009b10:	687b      	ldr	r3, [r7, #4]
 8009b12:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009b14:	085b      	lsrs	r3, r3, #1
 8009b16:	3b01      	subs	r3, #1
 8009b18:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8009b1a:	429a      	cmp	r2, r3
 8009b1c:	d001      	beq.n	8009b22 <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8009b1e:	2301      	movs	r3, #1
 8009b20:	e000      	b.n	8009b24 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8009b22:	2300      	movs	r3, #0
}
 8009b24:	4618      	mov	r0, r3
 8009b26:	3720      	adds	r7, #32
 8009b28:	46bd      	mov	sp, r7
 8009b2a:	bd80      	pop	{r7, pc}
 8009b2c:	40021000 	.word	0x40021000
 8009b30:	019f800c 	.word	0x019f800c
 8009b34:	feeefffc 	.word	0xfeeefffc

08009b38 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8009b38:	b580      	push	{r7, lr}
 8009b3a:	b086      	sub	sp, #24
 8009b3c:	af00      	add	r7, sp, #0
 8009b3e:	6078      	str	r0, [r7, #4]
 8009b40:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8009b42:	2300      	movs	r3, #0
 8009b44:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8009b46:	687b      	ldr	r3, [r7, #4]
 8009b48:	2b00      	cmp	r3, #0
 8009b4a:	d101      	bne.n	8009b50 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8009b4c:	2301      	movs	r3, #1
 8009b4e:	e11e      	b.n	8009d8e <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8009b50:	4b91      	ldr	r3, [pc, #580]	@ (8009d98 <HAL_RCC_ClockConfig+0x260>)
 8009b52:	681b      	ldr	r3, [r3, #0]
 8009b54:	f003 030f 	and.w	r3, r3, #15
 8009b58:	683a      	ldr	r2, [r7, #0]
 8009b5a:	429a      	cmp	r2, r3
 8009b5c:	d910      	bls.n	8009b80 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8009b5e:	4b8e      	ldr	r3, [pc, #568]	@ (8009d98 <HAL_RCC_ClockConfig+0x260>)
 8009b60:	681b      	ldr	r3, [r3, #0]
 8009b62:	f023 020f 	bic.w	r2, r3, #15
 8009b66:	498c      	ldr	r1, [pc, #560]	@ (8009d98 <HAL_RCC_ClockConfig+0x260>)
 8009b68:	683b      	ldr	r3, [r7, #0]
 8009b6a:	4313      	orrs	r3, r2
 8009b6c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8009b6e:	4b8a      	ldr	r3, [pc, #552]	@ (8009d98 <HAL_RCC_ClockConfig+0x260>)
 8009b70:	681b      	ldr	r3, [r3, #0]
 8009b72:	f003 030f 	and.w	r3, r3, #15
 8009b76:	683a      	ldr	r2, [r7, #0]
 8009b78:	429a      	cmp	r2, r3
 8009b7a:	d001      	beq.n	8009b80 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8009b7c:	2301      	movs	r3, #1
 8009b7e:	e106      	b.n	8009d8e <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8009b80:	687b      	ldr	r3, [r7, #4]
 8009b82:	681b      	ldr	r3, [r3, #0]
 8009b84:	f003 0301 	and.w	r3, r3, #1
 8009b88:	2b00      	cmp	r3, #0
 8009b8a:	d073      	beq.n	8009c74 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8009b8c:	687b      	ldr	r3, [r7, #4]
 8009b8e:	685b      	ldr	r3, [r3, #4]
 8009b90:	2b03      	cmp	r3, #3
 8009b92:	d129      	bne.n	8009be8 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8009b94:	4b81      	ldr	r3, [pc, #516]	@ (8009d9c <HAL_RCC_ClockConfig+0x264>)
 8009b96:	681b      	ldr	r3, [r3, #0]
 8009b98:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009b9c:	2b00      	cmp	r3, #0
 8009b9e:	d101      	bne.n	8009ba4 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8009ba0:	2301      	movs	r3, #1
 8009ba2:	e0f4      	b.n	8009d8e <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8009ba4:	f000 f9ce 	bl	8009f44 <RCC_GetSysClockFreqFromPLLSource>
 8009ba8:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8009baa:	693b      	ldr	r3, [r7, #16]
 8009bac:	4a7c      	ldr	r2, [pc, #496]	@ (8009da0 <HAL_RCC_ClockConfig+0x268>)
 8009bae:	4293      	cmp	r3, r2
 8009bb0:	d93f      	bls.n	8009c32 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8009bb2:	4b7a      	ldr	r3, [pc, #488]	@ (8009d9c <HAL_RCC_ClockConfig+0x264>)
 8009bb4:	689b      	ldr	r3, [r3, #8]
 8009bb6:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8009bba:	2b00      	cmp	r3, #0
 8009bbc:	d009      	beq.n	8009bd2 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8009bbe:	687b      	ldr	r3, [r7, #4]
 8009bc0:	681b      	ldr	r3, [r3, #0]
 8009bc2:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8009bc6:	2b00      	cmp	r3, #0
 8009bc8:	d033      	beq.n	8009c32 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8009bca:	687b      	ldr	r3, [r7, #4]
 8009bcc:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8009bce:	2b00      	cmp	r3, #0
 8009bd0:	d12f      	bne.n	8009c32 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8009bd2:	4b72      	ldr	r3, [pc, #456]	@ (8009d9c <HAL_RCC_ClockConfig+0x264>)
 8009bd4:	689b      	ldr	r3, [r3, #8]
 8009bd6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8009bda:	4a70      	ldr	r2, [pc, #448]	@ (8009d9c <HAL_RCC_ClockConfig+0x264>)
 8009bdc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009be0:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8009be2:	2380      	movs	r3, #128	@ 0x80
 8009be4:	617b      	str	r3, [r7, #20]
 8009be6:	e024      	b.n	8009c32 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8009be8:	687b      	ldr	r3, [r7, #4]
 8009bea:	685b      	ldr	r3, [r3, #4]
 8009bec:	2b02      	cmp	r3, #2
 8009bee:	d107      	bne.n	8009c00 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8009bf0:	4b6a      	ldr	r3, [pc, #424]	@ (8009d9c <HAL_RCC_ClockConfig+0x264>)
 8009bf2:	681b      	ldr	r3, [r3, #0]
 8009bf4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009bf8:	2b00      	cmp	r3, #0
 8009bfa:	d109      	bne.n	8009c10 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8009bfc:	2301      	movs	r3, #1
 8009bfe:	e0c6      	b.n	8009d8e <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8009c00:	4b66      	ldr	r3, [pc, #408]	@ (8009d9c <HAL_RCC_ClockConfig+0x264>)
 8009c02:	681b      	ldr	r3, [r3, #0]
 8009c04:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8009c08:	2b00      	cmp	r3, #0
 8009c0a:	d101      	bne.n	8009c10 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8009c0c:	2301      	movs	r3, #1
 8009c0e:	e0be      	b.n	8009d8e <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8009c10:	f000 f8ce 	bl	8009db0 <HAL_RCC_GetSysClockFreq>
 8009c14:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8009c16:	693b      	ldr	r3, [r7, #16]
 8009c18:	4a61      	ldr	r2, [pc, #388]	@ (8009da0 <HAL_RCC_ClockConfig+0x268>)
 8009c1a:	4293      	cmp	r3, r2
 8009c1c:	d909      	bls.n	8009c32 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8009c1e:	4b5f      	ldr	r3, [pc, #380]	@ (8009d9c <HAL_RCC_ClockConfig+0x264>)
 8009c20:	689b      	ldr	r3, [r3, #8]
 8009c22:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8009c26:	4a5d      	ldr	r2, [pc, #372]	@ (8009d9c <HAL_RCC_ClockConfig+0x264>)
 8009c28:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009c2c:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8009c2e:	2380      	movs	r3, #128	@ 0x80
 8009c30:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8009c32:	4b5a      	ldr	r3, [pc, #360]	@ (8009d9c <HAL_RCC_ClockConfig+0x264>)
 8009c34:	689b      	ldr	r3, [r3, #8]
 8009c36:	f023 0203 	bic.w	r2, r3, #3
 8009c3a:	687b      	ldr	r3, [r7, #4]
 8009c3c:	685b      	ldr	r3, [r3, #4]
 8009c3e:	4957      	ldr	r1, [pc, #348]	@ (8009d9c <HAL_RCC_ClockConfig+0x264>)
 8009c40:	4313      	orrs	r3, r2
 8009c42:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8009c44:	f7fc faa8 	bl	8006198 <HAL_GetTick>
 8009c48:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8009c4a:	e00a      	b.n	8009c62 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8009c4c:	f7fc faa4 	bl	8006198 <HAL_GetTick>
 8009c50:	4602      	mov	r2, r0
 8009c52:	68fb      	ldr	r3, [r7, #12]
 8009c54:	1ad3      	subs	r3, r2, r3
 8009c56:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009c5a:	4293      	cmp	r3, r2
 8009c5c:	d901      	bls.n	8009c62 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8009c5e:	2303      	movs	r3, #3
 8009c60:	e095      	b.n	8009d8e <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8009c62:	4b4e      	ldr	r3, [pc, #312]	@ (8009d9c <HAL_RCC_ClockConfig+0x264>)
 8009c64:	689b      	ldr	r3, [r3, #8]
 8009c66:	f003 020c 	and.w	r2, r3, #12
 8009c6a:	687b      	ldr	r3, [r7, #4]
 8009c6c:	685b      	ldr	r3, [r3, #4]
 8009c6e:	009b      	lsls	r3, r3, #2
 8009c70:	429a      	cmp	r2, r3
 8009c72:	d1eb      	bne.n	8009c4c <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8009c74:	687b      	ldr	r3, [r7, #4]
 8009c76:	681b      	ldr	r3, [r3, #0]
 8009c78:	f003 0302 	and.w	r3, r3, #2
 8009c7c:	2b00      	cmp	r3, #0
 8009c7e:	d023      	beq.n	8009cc8 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8009c80:	687b      	ldr	r3, [r7, #4]
 8009c82:	681b      	ldr	r3, [r3, #0]
 8009c84:	f003 0304 	and.w	r3, r3, #4
 8009c88:	2b00      	cmp	r3, #0
 8009c8a:	d005      	beq.n	8009c98 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8009c8c:	4b43      	ldr	r3, [pc, #268]	@ (8009d9c <HAL_RCC_ClockConfig+0x264>)
 8009c8e:	689b      	ldr	r3, [r3, #8]
 8009c90:	4a42      	ldr	r2, [pc, #264]	@ (8009d9c <HAL_RCC_ClockConfig+0x264>)
 8009c92:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8009c96:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8009c98:	687b      	ldr	r3, [r7, #4]
 8009c9a:	681b      	ldr	r3, [r3, #0]
 8009c9c:	f003 0308 	and.w	r3, r3, #8
 8009ca0:	2b00      	cmp	r3, #0
 8009ca2:	d007      	beq.n	8009cb4 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8009ca4:	4b3d      	ldr	r3, [pc, #244]	@ (8009d9c <HAL_RCC_ClockConfig+0x264>)
 8009ca6:	689b      	ldr	r3, [r3, #8]
 8009ca8:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8009cac:	4a3b      	ldr	r2, [pc, #236]	@ (8009d9c <HAL_RCC_ClockConfig+0x264>)
 8009cae:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8009cb2:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8009cb4:	4b39      	ldr	r3, [pc, #228]	@ (8009d9c <HAL_RCC_ClockConfig+0x264>)
 8009cb6:	689b      	ldr	r3, [r3, #8]
 8009cb8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8009cbc:	687b      	ldr	r3, [r7, #4]
 8009cbe:	689b      	ldr	r3, [r3, #8]
 8009cc0:	4936      	ldr	r1, [pc, #216]	@ (8009d9c <HAL_RCC_ClockConfig+0x264>)
 8009cc2:	4313      	orrs	r3, r2
 8009cc4:	608b      	str	r3, [r1, #8]
 8009cc6:	e008      	b.n	8009cda <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8009cc8:	697b      	ldr	r3, [r7, #20]
 8009cca:	2b80      	cmp	r3, #128	@ 0x80
 8009ccc:	d105      	bne.n	8009cda <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8009cce:	4b33      	ldr	r3, [pc, #204]	@ (8009d9c <HAL_RCC_ClockConfig+0x264>)
 8009cd0:	689b      	ldr	r3, [r3, #8]
 8009cd2:	4a32      	ldr	r2, [pc, #200]	@ (8009d9c <HAL_RCC_ClockConfig+0x264>)
 8009cd4:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8009cd8:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8009cda:	4b2f      	ldr	r3, [pc, #188]	@ (8009d98 <HAL_RCC_ClockConfig+0x260>)
 8009cdc:	681b      	ldr	r3, [r3, #0]
 8009cde:	f003 030f 	and.w	r3, r3, #15
 8009ce2:	683a      	ldr	r2, [r7, #0]
 8009ce4:	429a      	cmp	r2, r3
 8009ce6:	d21d      	bcs.n	8009d24 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8009ce8:	4b2b      	ldr	r3, [pc, #172]	@ (8009d98 <HAL_RCC_ClockConfig+0x260>)
 8009cea:	681b      	ldr	r3, [r3, #0]
 8009cec:	f023 020f 	bic.w	r2, r3, #15
 8009cf0:	4929      	ldr	r1, [pc, #164]	@ (8009d98 <HAL_RCC_ClockConfig+0x260>)
 8009cf2:	683b      	ldr	r3, [r7, #0]
 8009cf4:	4313      	orrs	r3, r2
 8009cf6:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8009cf8:	f7fc fa4e 	bl	8006198 <HAL_GetTick>
 8009cfc:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8009cfe:	e00a      	b.n	8009d16 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8009d00:	f7fc fa4a 	bl	8006198 <HAL_GetTick>
 8009d04:	4602      	mov	r2, r0
 8009d06:	68fb      	ldr	r3, [r7, #12]
 8009d08:	1ad3      	subs	r3, r2, r3
 8009d0a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009d0e:	4293      	cmp	r3, r2
 8009d10:	d901      	bls.n	8009d16 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8009d12:	2303      	movs	r3, #3
 8009d14:	e03b      	b.n	8009d8e <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8009d16:	4b20      	ldr	r3, [pc, #128]	@ (8009d98 <HAL_RCC_ClockConfig+0x260>)
 8009d18:	681b      	ldr	r3, [r3, #0]
 8009d1a:	f003 030f 	and.w	r3, r3, #15
 8009d1e:	683a      	ldr	r2, [r7, #0]
 8009d20:	429a      	cmp	r2, r3
 8009d22:	d1ed      	bne.n	8009d00 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8009d24:	687b      	ldr	r3, [r7, #4]
 8009d26:	681b      	ldr	r3, [r3, #0]
 8009d28:	f003 0304 	and.w	r3, r3, #4
 8009d2c:	2b00      	cmp	r3, #0
 8009d2e:	d008      	beq.n	8009d42 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8009d30:	4b1a      	ldr	r3, [pc, #104]	@ (8009d9c <HAL_RCC_ClockConfig+0x264>)
 8009d32:	689b      	ldr	r3, [r3, #8]
 8009d34:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8009d38:	687b      	ldr	r3, [r7, #4]
 8009d3a:	68db      	ldr	r3, [r3, #12]
 8009d3c:	4917      	ldr	r1, [pc, #92]	@ (8009d9c <HAL_RCC_ClockConfig+0x264>)
 8009d3e:	4313      	orrs	r3, r2
 8009d40:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8009d42:	687b      	ldr	r3, [r7, #4]
 8009d44:	681b      	ldr	r3, [r3, #0]
 8009d46:	f003 0308 	and.w	r3, r3, #8
 8009d4a:	2b00      	cmp	r3, #0
 8009d4c:	d009      	beq.n	8009d62 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8009d4e:	4b13      	ldr	r3, [pc, #76]	@ (8009d9c <HAL_RCC_ClockConfig+0x264>)
 8009d50:	689b      	ldr	r3, [r3, #8]
 8009d52:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8009d56:	687b      	ldr	r3, [r7, #4]
 8009d58:	691b      	ldr	r3, [r3, #16]
 8009d5a:	00db      	lsls	r3, r3, #3
 8009d5c:	490f      	ldr	r1, [pc, #60]	@ (8009d9c <HAL_RCC_ClockConfig+0x264>)
 8009d5e:	4313      	orrs	r3, r2
 8009d60:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8009d62:	f000 f825 	bl	8009db0 <HAL_RCC_GetSysClockFreq>
 8009d66:	4602      	mov	r2, r0
 8009d68:	4b0c      	ldr	r3, [pc, #48]	@ (8009d9c <HAL_RCC_ClockConfig+0x264>)
 8009d6a:	689b      	ldr	r3, [r3, #8]
 8009d6c:	091b      	lsrs	r3, r3, #4
 8009d6e:	f003 030f 	and.w	r3, r3, #15
 8009d72:	490c      	ldr	r1, [pc, #48]	@ (8009da4 <HAL_RCC_ClockConfig+0x26c>)
 8009d74:	5ccb      	ldrb	r3, [r1, r3]
 8009d76:	f003 031f 	and.w	r3, r3, #31
 8009d7a:	fa22 f303 	lsr.w	r3, r2, r3
 8009d7e:	4a0a      	ldr	r2, [pc, #40]	@ (8009da8 <HAL_RCC_ClockConfig+0x270>)
 8009d80:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8009d82:	4b0a      	ldr	r3, [pc, #40]	@ (8009dac <HAL_RCC_ClockConfig+0x274>)
 8009d84:	681b      	ldr	r3, [r3, #0]
 8009d86:	4618      	mov	r0, r3
 8009d88:	f7fa fada 	bl	8004340 <HAL_InitTick>
 8009d8c:	4603      	mov	r3, r0
}
 8009d8e:	4618      	mov	r0, r3
 8009d90:	3718      	adds	r7, #24
 8009d92:	46bd      	mov	sp, r7
 8009d94:	bd80      	pop	{r7, pc}
 8009d96:	bf00      	nop
 8009d98:	40022000 	.word	0x40022000
 8009d9c:	40021000 	.word	0x40021000
 8009da0:	04c4b400 	.word	0x04c4b400
 8009da4:	0801be1c 	.word	0x0801be1c
 8009da8:	20000020 	.word	0x20000020
 8009dac:	20000028 	.word	0x20000028

08009db0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8009db0:	b480      	push	{r7}
 8009db2:	b087      	sub	sp, #28
 8009db4:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8009db6:	4b2c      	ldr	r3, [pc, #176]	@ (8009e68 <HAL_RCC_GetSysClockFreq+0xb8>)
 8009db8:	689b      	ldr	r3, [r3, #8]
 8009dba:	f003 030c 	and.w	r3, r3, #12
 8009dbe:	2b04      	cmp	r3, #4
 8009dc0:	d102      	bne.n	8009dc8 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8009dc2:	4b2a      	ldr	r3, [pc, #168]	@ (8009e6c <HAL_RCC_GetSysClockFreq+0xbc>)
 8009dc4:	613b      	str	r3, [r7, #16]
 8009dc6:	e047      	b.n	8009e58 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8009dc8:	4b27      	ldr	r3, [pc, #156]	@ (8009e68 <HAL_RCC_GetSysClockFreq+0xb8>)
 8009dca:	689b      	ldr	r3, [r3, #8]
 8009dcc:	f003 030c 	and.w	r3, r3, #12
 8009dd0:	2b08      	cmp	r3, #8
 8009dd2:	d102      	bne.n	8009dda <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8009dd4:	4b25      	ldr	r3, [pc, #148]	@ (8009e6c <HAL_RCC_GetSysClockFreq+0xbc>)
 8009dd6:	613b      	str	r3, [r7, #16]
 8009dd8:	e03e      	b.n	8009e58 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8009dda:	4b23      	ldr	r3, [pc, #140]	@ (8009e68 <HAL_RCC_GetSysClockFreq+0xb8>)
 8009ddc:	689b      	ldr	r3, [r3, #8]
 8009dde:	f003 030c 	and.w	r3, r3, #12
 8009de2:	2b0c      	cmp	r3, #12
 8009de4:	d136      	bne.n	8009e54 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8009de6:	4b20      	ldr	r3, [pc, #128]	@ (8009e68 <HAL_RCC_GetSysClockFreq+0xb8>)
 8009de8:	68db      	ldr	r3, [r3, #12]
 8009dea:	f003 0303 	and.w	r3, r3, #3
 8009dee:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8009df0:	4b1d      	ldr	r3, [pc, #116]	@ (8009e68 <HAL_RCC_GetSysClockFreq+0xb8>)
 8009df2:	68db      	ldr	r3, [r3, #12]
 8009df4:	091b      	lsrs	r3, r3, #4
 8009df6:	f003 030f 	and.w	r3, r3, #15
 8009dfa:	3301      	adds	r3, #1
 8009dfc:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8009dfe:	68fb      	ldr	r3, [r7, #12]
 8009e00:	2b03      	cmp	r3, #3
 8009e02:	d10c      	bne.n	8009e1e <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8009e04:	4a19      	ldr	r2, [pc, #100]	@ (8009e6c <HAL_RCC_GetSysClockFreq+0xbc>)
 8009e06:	68bb      	ldr	r3, [r7, #8]
 8009e08:	fbb2 f3f3 	udiv	r3, r2, r3
 8009e0c:	4a16      	ldr	r2, [pc, #88]	@ (8009e68 <HAL_RCC_GetSysClockFreq+0xb8>)
 8009e0e:	68d2      	ldr	r2, [r2, #12]
 8009e10:	0a12      	lsrs	r2, r2, #8
 8009e12:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8009e16:	fb02 f303 	mul.w	r3, r2, r3
 8009e1a:	617b      	str	r3, [r7, #20]
      break;
 8009e1c:	e00c      	b.n	8009e38 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8009e1e:	4a13      	ldr	r2, [pc, #76]	@ (8009e6c <HAL_RCC_GetSysClockFreq+0xbc>)
 8009e20:	68bb      	ldr	r3, [r7, #8]
 8009e22:	fbb2 f3f3 	udiv	r3, r2, r3
 8009e26:	4a10      	ldr	r2, [pc, #64]	@ (8009e68 <HAL_RCC_GetSysClockFreq+0xb8>)
 8009e28:	68d2      	ldr	r2, [r2, #12]
 8009e2a:	0a12      	lsrs	r2, r2, #8
 8009e2c:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8009e30:	fb02 f303 	mul.w	r3, r2, r3
 8009e34:	617b      	str	r3, [r7, #20]
      break;
 8009e36:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8009e38:	4b0b      	ldr	r3, [pc, #44]	@ (8009e68 <HAL_RCC_GetSysClockFreq+0xb8>)
 8009e3a:	68db      	ldr	r3, [r3, #12]
 8009e3c:	0e5b      	lsrs	r3, r3, #25
 8009e3e:	f003 0303 	and.w	r3, r3, #3
 8009e42:	3301      	adds	r3, #1
 8009e44:	005b      	lsls	r3, r3, #1
 8009e46:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8009e48:	697a      	ldr	r2, [r7, #20]
 8009e4a:	687b      	ldr	r3, [r7, #4]
 8009e4c:	fbb2 f3f3 	udiv	r3, r2, r3
 8009e50:	613b      	str	r3, [r7, #16]
 8009e52:	e001      	b.n	8009e58 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8009e54:	2300      	movs	r3, #0
 8009e56:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8009e58:	693b      	ldr	r3, [r7, #16]
}
 8009e5a:	4618      	mov	r0, r3
 8009e5c:	371c      	adds	r7, #28
 8009e5e:	46bd      	mov	sp, r7
 8009e60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e64:	4770      	bx	lr
 8009e66:	bf00      	nop
 8009e68:	40021000 	.word	0x40021000
 8009e6c:	00f42400 	.word	0x00f42400

08009e70 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8009e70:	b480      	push	{r7}
 8009e72:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8009e74:	4b03      	ldr	r3, [pc, #12]	@ (8009e84 <HAL_RCC_GetHCLKFreq+0x14>)
 8009e76:	681b      	ldr	r3, [r3, #0]
}
 8009e78:	4618      	mov	r0, r3
 8009e7a:	46bd      	mov	sp, r7
 8009e7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e80:	4770      	bx	lr
 8009e82:	bf00      	nop
 8009e84:	20000020 	.word	0x20000020

08009e88 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8009e88:	b580      	push	{r7, lr}
 8009e8a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8009e8c:	f7ff fff0 	bl	8009e70 <HAL_RCC_GetHCLKFreq>
 8009e90:	4602      	mov	r2, r0
 8009e92:	4b06      	ldr	r3, [pc, #24]	@ (8009eac <HAL_RCC_GetPCLK1Freq+0x24>)
 8009e94:	689b      	ldr	r3, [r3, #8]
 8009e96:	0a1b      	lsrs	r3, r3, #8
 8009e98:	f003 0307 	and.w	r3, r3, #7
 8009e9c:	4904      	ldr	r1, [pc, #16]	@ (8009eb0 <HAL_RCC_GetPCLK1Freq+0x28>)
 8009e9e:	5ccb      	ldrb	r3, [r1, r3]
 8009ea0:	f003 031f 	and.w	r3, r3, #31
 8009ea4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8009ea8:	4618      	mov	r0, r3
 8009eaa:	bd80      	pop	{r7, pc}
 8009eac:	40021000 	.word	0x40021000
 8009eb0:	0801be2c 	.word	0x0801be2c

08009eb4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8009eb4:	b580      	push	{r7, lr}
 8009eb6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8009eb8:	f7ff ffda 	bl	8009e70 <HAL_RCC_GetHCLKFreq>
 8009ebc:	4602      	mov	r2, r0
 8009ebe:	4b06      	ldr	r3, [pc, #24]	@ (8009ed8 <HAL_RCC_GetPCLK2Freq+0x24>)
 8009ec0:	689b      	ldr	r3, [r3, #8]
 8009ec2:	0adb      	lsrs	r3, r3, #11
 8009ec4:	f003 0307 	and.w	r3, r3, #7
 8009ec8:	4904      	ldr	r1, [pc, #16]	@ (8009edc <HAL_RCC_GetPCLK2Freq+0x28>)
 8009eca:	5ccb      	ldrb	r3, [r1, r3]
 8009ecc:	f003 031f 	and.w	r3, r3, #31
 8009ed0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8009ed4:	4618      	mov	r0, r3
 8009ed6:	bd80      	pop	{r7, pc}
 8009ed8:	40021000 	.word	0x40021000
 8009edc:	0801be2c 	.word	0x0801be2c

08009ee0 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8009ee0:	b480      	push	{r7}
 8009ee2:	b083      	sub	sp, #12
 8009ee4:	af00      	add	r7, sp, #0
 8009ee6:	6078      	str	r0, [r7, #4]
 8009ee8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8009eea:	687b      	ldr	r3, [r7, #4]
 8009eec:	220f      	movs	r2, #15
 8009eee:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 8009ef0:	4b12      	ldr	r3, [pc, #72]	@ (8009f3c <HAL_RCC_GetClockConfig+0x5c>)
 8009ef2:	689b      	ldr	r3, [r3, #8]
 8009ef4:	f003 0203 	and.w	r2, r3, #3
 8009ef8:	687b      	ldr	r3, [r7, #4]
 8009efa:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 8009efc:	4b0f      	ldr	r3, [pc, #60]	@ (8009f3c <HAL_RCC_GetClockConfig+0x5c>)
 8009efe:	689b      	ldr	r3, [r3, #8]
 8009f00:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8009f04:	687b      	ldr	r3, [r7, #4]
 8009f06:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 8009f08:	4b0c      	ldr	r3, [pc, #48]	@ (8009f3c <HAL_RCC_GetClockConfig+0x5c>)
 8009f0a:	689b      	ldr	r3, [r3, #8]
 8009f0c:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8009f10:	687b      	ldr	r3, [r7, #4]
 8009f12:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 8009f14:	4b09      	ldr	r3, [pc, #36]	@ (8009f3c <HAL_RCC_GetClockConfig+0x5c>)
 8009f16:	689b      	ldr	r3, [r3, #8]
 8009f18:	08db      	lsrs	r3, r3, #3
 8009f1a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8009f1e:	687b      	ldr	r3, [r7, #4]
 8009f20:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8009f22:	4b07      	ldr	r3, [pc, #28]	@ (8009f40 <HAL_RCC_GetClockConfig+0x60>)
 8009f24:	681b      	ldr	r3, [r3, #0]
 8009f26:	f003 020f 	and.w	r2, r3, #15
 8009f2a:	683b      	ldr	r3, [r7, #0]
 8009f2c:	601a      	str	r2, [r3, #0]
}
 8009f2e:	bf00      	nop
 8009f30:	370c      	adds	r7, #12
 8009f32:	46bd      	mov	sp, r7
 8009f34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f38:	4770      	bx	lr
 8009f3a:	bf00      	nop
 8009f3c:	40021000 	.word	0x40021000
 8009f40:	40022000 	.word	0x40022000

08009f44 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8009f44:	b480      	push	{r7}
 8009f46:	b087      	sub	sp, #28
 8009f48:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8009f4a:	4b1e      	ldr	r3, [pc, #120]	@ (8009fc4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8009f4c:	68db      	ldr	r3, [r3, #12]
 8009f4e:	f003 0303 	and.w	r3, r3, #3
 8009f52:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8009f54:	4b1b      	ldr	r3, [pc, #108]	@ (8009fc4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8009f56:	68db      	ldr	r3, [r3, #12]
 8009f58:	091b      	lsrs	r3, r3, #4
 8009f5a:	f003 030f 	and.w	r3, r3, #15
 8009f5e:	3301      	adds	r3, #1
 8009f60:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8009f62:	693b      	ldr	r3, [r7, #16]
 8009f64:	2b03      	cmp	r3, #3
 8009f66:	d10c      	bne.n	8009f82 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8009f68:	4a17      	ldr	r2, [pc, #92]	@ (8009fc8 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8009f6a:	68fb      	ldr	r3, [r7, #12]
 8009f6c:	fbb2 f3f3 	udiv	r3, r2, r3
 8009f70:	4a14      	ldr	r2, [pc, #80]	@ (8009fc4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8009f72:	68d2      	ldr	r2, [r2, #12]
 8009f74:	0a12      	lsrs	r2, r2, #8
 8009f76:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8009f7a:	fb02 f303 	mul.w	r3, r2, r3
 8009f7e:	617b      	str	r3, [r7, #20]
    break;
 8009f80:	e00c      	b.n	8009f9c <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8009f82:	4a11      	ldr	r2, [pc, #68]	@ (8009fc8 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8009f84:	68fb      	ldr	r3, [r7, #12]
 8009f86:	fbb2 f3f3 	udiv	r3, r2, r3
 8009f8a:	4a0e      	ldr	r2, [pc, #56]	@ (8009fc4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8009f8c:	68d2      	ldr	r2, [r2, #12]
 8009f8e:	0a12      	lsrs	r2, r2, #8
 8009f90:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8009f94:	fb02 f303 	mul.w	r3, r2, r3
 8009f98:	617b      	str	r3, [r7, #20]
    break;
 8009f9a:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8009f9c:	4b09      	ldr	r3, [pc, #36]	@ (8009fc4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8009f9e:	68db      	ldr	r3, [r3, #12]
 8009fa0:	0e5b      	lsrs	r3, r3, #25
 8009fa2:	f003 0303 	and.w	r3, r3, #3
 8009fa6:	3301      	adds	r3, #1
 8009fa8:	005b      	lsls	r3, r3, #1
 8009faa:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8009fac:	697a      	ldr	r2, [r7, #20]
 8009fae:	68bb      	ldr	r3, [r7, #8]
 8009fb0:	fbb2 f3f3 	udiv	r3, r2, r3
 8009fb4:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8009fb6:	687b      	ldr	r3, [r7, #4]
}
 8009fb8:	4618      	mov	r0, r3
 8009fba:	371c      	adds	r7, #28
 8009fbc:	46bd      	mov	sp, r7
 8009fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fc2:	4770      	bx	lr
 8009fc4:	40021000 	.word	0x40021000
 8009fc8:	00f42400 	.word	0x00f42400

08009fcc <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8009fcc:	b580      	push	{r7, lr}
 8009fce:	b086      	sub	sp, #24
 8009fd0:	af00      	add	r7, sp, #0
 8009fd2:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8009fd4:	2300      	movs	r3, #0
 8009fd6:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8009fd8:	2300      	movs	r3, #0
 8009fda:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8009fdc:	687b      	ldr	r3, [r7, #4]
 8009fde:	681b      	ldr	r3, [r3, #0]
 8009fe0:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8009fe4:	2b00      	cmp	r3, #0
 8009fe6:	f000 8098 	beq.w	800a11a <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8009fea:	2300      	movs	r3, #0
 8009fec:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8009fee:	4b43      	ldr	r3, [pc, #268]	@ (800a0fc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009ff0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009ff2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8009ff6:	2b00      	cmp	r3, #0
 8009ff8:	d10d      	bne.n	800a016 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8009ffa:	4b40      	ldr	r3, [pc, #256]	@ (800a0fc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009ffc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009ffe:	4a3f      	ldr	r2, [pc, #252]	@ (800a0fc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a000:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800a004:	6593      	str	r3, [r2, #88]	@ 0x58
 800a006:	4b3d      	ldr	r3, [pc, #244]	@ (800a0fc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a008:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a00a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800a00e:	60bb      	str	r3, [r7, #8]
 800a010:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800a012:	2301      	movs	r3, #1
 800a014:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800a016:	4b3a      	ldr	r3, [pc, #232]	@ (800a100 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800a018:	681b      	ldr	r3, [r3, #0]
 800a01a:	4a39      	ldr	r2, [pc, #228]	@ (800a100 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800a01c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800a020:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800a022:	f7fc f8b9 	bl	8006198 <HAL_GetTick>
 800a026:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800a028:	e009      	b.n	800a03e <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800a02a:	f7fc f8b5 	bl	8006198 <HAL_GetTick>
 800a02e:	4602      	mov	r2, r0
 800a030:	68fb      	ldr	r3, [r7, #12]
 800a032:	1ad3      	subs	r3, r2, r3
 800a034:	2b02      	cmp	r3, #2
 800a036:	d902      	bls.n	800a03e <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 800a038:	2303      	movs	r3, #3
 800a03a:	74fb      	strb	r3, [r7, #19]
        break;
 800a03c:	e005      	b.n	800a04a <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800a03e:	4b30      	ldr	r3, [pc, #192]	@ (800a100 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800a040:	681b      	ldr	r3, [r3, #0]
 800a042:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a046:	2b00      	cmp	r3, #0
 800a048:	d0ef      	beq.n	800a02a <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 800a04a:	7cfb      	ldrb	r3, [r7, #19]
 800a04c:	2b00      	cmp	r3, #0
 800a04e:	d159      	bne.n	800a104 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800a050:	4b2a      	ldr	r3, [pc, #168]	@ (800a0fc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a052:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a056:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800a05a:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800a05c:	697b      	ldr	r3, [r7, #20]
 800a05e:	2b00      	cmp	r3, #0
 800a060:	d01e      	beq.n	800a0a0 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800a062:	687b      	ldr	r3, [r7, #4]
 800a064:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a066:	697a      	ldr	r2, [r7, #20]
 800a068:	429a      	cmp	r2, r3
 800a06a:	d019      	beq.n	800a0a0 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800a06c:	4b23      	ldr	r3, [pc, #140]	@ (800a0fc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a06e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a072:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800a076:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800a078:	4b20      	ldr	r3, [pc, #128]	@ (800a0fc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a07a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a07e:	4a1f      	ldr	r2, [pc, #124]	@ (800a0fc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a080:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800a084:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800a088:	4b1c      	ldr	r3, [pc, #112]	@ (800a0fc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a08a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a08e:	4a1b      	ldr	r2, [pc, #108]	@ (800a0fc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a090:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800a094:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800a098:	4a18      	ldr	r2, [pc, #96]	@ (800a0fc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a09a:	697b      	ldr	r3, [r7, #20]
 800a09c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800a0a0:	697b      	ldr	r3, [r7, #20]
 800a0a2:	f003 0301 	and.w	r3, r3, #1
 800a0a6:	2b00      	cmp	r3, #0
 800a0a8:	d016      	beq.n	800a0d8 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a0aa:	f7fc f875 	bl	8006198 <HAL_GetTick>
 800a0ae:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800a0b0:	e00b      	b.n	800a0ca <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800a0b2:	f7fc f871 	bl	8006198 <HAL_GetTick>
 800a0b6:	4602      	mov	r2, r0
 800a0b8:	68fb      	ldr	r3, [r7, #12]
 800a0ba:	1ad3      	subs	r3, r2, r3
 800a0bc:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a0c0:	4293      	cmp	r3, r2
 800a0c2:	d902      	bls.n	800a0ca <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 800a0c4:	2303      	movs	r3, #3
 800a0c6:	74fb      	strb	r3, [r7, #19]
            break;
 800a0c8:	e006      	b.n	800a0d8 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800a0ca:	4b0c      	ldr	r3, [pc, #48]	@ (800a0fc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a0cc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a0d0:	f003 0302 	and.w	r3, r3, #2
 800a0d4:	2b00      	cmp	r3, #0
 800a0d6:	d0ec      	beq.n	800a0b2 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 800a0d8:	7cfb      	ldrb	r3, [r7, #19]
 800a0da:	2b00      	cmp	r3, #0
 800a0dc:	d10b      	bne.n	800a0f6 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800a0de:	4b07      	ldr	r3, [pc, #28]	@ (800a0fc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a0e0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a0e4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800a0e8:	687b      	ldr	r3, [r7, #4]
 800a0ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a0ec:	4903      	ldr	r1, [pc, #12]	@ (800a0fc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a0ee:	4313      	orrs	r3, r2
 800a0f0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 800a0f4:	e008      	b.n	800a108 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800a0f6:	7cfb      	ldrb	r3, [r7, #19]
 800a0f8:	74bb      	strb	r3, [r7, #18]
 800a0fa:	e005      	b.n	800a108 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 800a0fc:	40021000 	.word	0x40021000
 800a100:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a104:	7cfb      	ldrb	r3, [r7, #19]
 800a106:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800a108:	7c7b      	ldrb	r3, [r7, #17]
 800a10a:	2b01      	cmp	r3, #1
 800a10c:	d105      	bne.n	800a11a <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800a10e:	4ba6      	ldr	r3, [pc, #664]	@ (800a3a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a110:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a112:	4aa5      	ldr	r2, [pc, #660]	@ (800a3a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a114:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800a118:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800a11a:	687b      	ldr	r3, [r7, #4]
 800a11c:	681b      	ldr	r3, [r3, #0]
 800a11e:	f003 0301 	and.w	r3, r3, #1
 800a122:	2b00      	cmp	r3, #0
 800a124:	d00a      	beq.n	800a13c <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800a126:	4ba0      	ldr	r3, [pc, #640]	@ (800a3a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a128:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a12c:	f023 0203 	bic.w	r2, r3, #3
 800a130:	687b      	ldr	r3, [r7, #4]
 800a132:	685b      	ldr	r3, [r3, #4]
 800a134:	499c      	ldr	r1, [pc, #624]	@ (800a3a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a136:	4313      	orrs	r3, r2
 800a138:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800a13c:	687b      	ldr	r3, [r7, #4]
 800a13e:	681b      	ldr	r3, [r3, #0]
 800a140:	f003 0302 	and.w	r3, r3, #2
 800a144:	2b00      	cmp	r3, #0
 800a146:	d00a      	beq.n	800a15e <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800a148:	4b97      	ldr	r3, [pc, #604]	@ (800a3a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a14a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a14e:	f023 020c 	bic.w	r2, r3, #12
 800a152:	687b      	ldr	r3, [r7, #4]
 800a154:	689b      	ldr	r3, [r3, #8]
 800a156:	4994      	ldr	r1, [pc, #592]	@ (800a3a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a158:	4313      	orrs	r3, r2
 800a15a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800a15e:	687b      	ldr	r3, [r7, #4]
 800a160:	681b      	ldr	r3, [r3, #0]
 800a162:	f003 0304 	and.w	r3, r3, #4
 800a166:	2b00      	cmp	r3, #0
 800a168:	d00a      	beq.n	800a180 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800a16a:	4b8f      	ldr	r3, [pc, #572]	@ (800a3a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a16c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a170:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800a174:	687b      	ldr	r3, [r7, #4]
 800a176:	68db      	ldr	r3, [r3, #12]
 800a178:	498b      	ldr	r1, [pc, #556]	@ (800a3a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a17a:	4313      	orrs	r3, r2
 800a17c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800a180:	687b      	ldr	r3, [r7, #4]
 800a182:	681b      	ldr	r3, [r3, #0]
 800a184:	f003 0308 	and.w	r3, r3, #8
 800a188:	2b00      	cmp	r3, #0
 800a18a:	d00a      	beq.n	800a1a2 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800a18c:	4b86      	ldr	r3, [pc, #536]	@ (800a3a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a18e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a192:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800a196:	687b      	ldr	r3, [r7, #4]
 800a198:	691b      	ldr	r3, [r3, #16]
 800a19a:	4983      	ldr	r1, [pc, #524]	@ (800a3a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a19c:	4313      	orrs	r3, r2
 800a19e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800a1a2:	687b      	ldr	r3, [r7, #4]
 800a1a4:	681b      	ldr	r3, [r3, #0]
 800a1a6:	f003 0320 	and.w	r3, r3, #32
 800a1aa:	2b00      	cmp	r3, #0
 800a1ac:	d00a      	beq.n	800a1c4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800a1ae:	4b7e      	ldr	r3, [pc, #504]	@ (800a3a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a1b0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a1b4:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800a1b8:	687b      	ldr	r3, [r7, #4]
 800a1ba:	695b      	ldr	r3, [r3, #20]
 800a1bc:	497a      	ldr	r1, [pc, #488]	@ (800a3a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a1be:	4313      	orrs	r3, r2
 800a1c0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800a1c4:	687b      	ldr	r3, [r7, #4]
 800a1c6:	681b      	ldr	r3, [r3, #0]
 800a1c8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a1cc:	2b00      	cmp	r3, #0
 800a1ce:	d00a      	beq.n	800a1e6 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800a1d0:	4b75      	ldr	r3, [pc, #468]	@ (800a3a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a1d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a1d6:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800a1da:	687b      	ldr	r3, [r7, #4]
 800a1dc:	699b      	ldr	r3, [r3, #24]
 800a1de:	4972      	ldr	r1, [pc, #456]	@ (800a3a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a1e0:	4313      	orrs	r3, r2
 800a1e2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800a1e6:	687b      	ldr	r3, [r7, #4]
 800a1e8:	681b      	ldr	r3, [r3, #0]
 800a1ea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a1ee:	2b00      	cmp	r3, #0
 800a1f0:	d00a      	beq.n	800a208 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800a1f2:	4b6d      	ldr	r3, [pc, #436]	@ (800a3a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a1f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a1f8:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800a1fc:	687b      	ldr	r3, [r7, #4]
 800a1fe:	69db      	ldr	r3, [r3, #28]
 800a200:	4969      	ldr	r1, [pc, #420]	@ (800a3a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a202:	4313      	orrs	r3, r2
 800a204:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800a208:	687b      	ldr	r3, [r7, #4]
 800a20a:	681b      	ldr	r3, [r3, #0]
 800a20c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a210:	2b00      	cmp	r3, #0
 800a212:	d00a      	beq.n	800a22a <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800a214:	4b64      	ldr	r3, [pc, #400]	@ (800a3a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a216:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a21a:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800a21e:	687b      	ldr	r3, [r7, #4]
 800a220:	6a1b      	ldr	r3, [r3, #32]
 800a222:	4961      	ldr	r1, [pc, #388]	@ (800a3a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a224:	4313      	orrs	r3, r2
 800a226:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800a22a:	687b      	ldr	r3, [r7, #4]
 800a22c:	681b      	ldr	r3, [r3, #0]
 800a22e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800a232:	2b00      	cmp	r3, #0
 800a234:	d00a      	beq.n	800a24c <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800a236:	4b5c      	ldr	r3, [pc, #368]	@ (800a3a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a238:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a23c:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800a240:	687b      	ldr	r3, [r7, #4]
 800a242:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a244:	4958      	ldr	r1, [pc, #352]	@ (800a3a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a246:	4313      	orrs	r3, r2
 800a248:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800a24c:	687b      	ldr	r3, [r7, #4]
 800a24e:	681b      	ldr	r3, [r3, #0]
 800a250:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800a254:	2b00      	cmp	r3, #0
 800a256:	d015      	beq.n	800a284 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800a258:	4b53      	ldr	r3, [pc, #332]	@ (800a3a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a25a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a25e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800a262:	687b      	ldr	r3, [r7, #4]
 800a264:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a266:	4950      	ldr	r1, [pc, #320]	@ (800a3a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a268:	4313      	orrs	r3, r2
 800a26a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 800a26e:	687b      	ldr	r3, [r7, #4]
 800a270:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a272:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800a276:	d105      	bne.n	800a284 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800a278:	4b4b      	ldr	r3, [pc, #300]	@ (800a3a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a27a:	68db      	ldr	r3, [r3, #12]
 800a27c:	4a4a      	ldr	r2, [pc, #296]	@ (800a3a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a27e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800a282:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 800a284:	687b      	ldr	r3, [r7, #4]
 800a286:	681b      	ldr	r3, [r3, #0]
 800a288:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800a28c:	2b00      	cmp	r3, #0
 800a28e:	d015      	beq.n	800a2bc <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800a290:	4b45      	ldr	r3, [pc, #276]	@ (800a3a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a292:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a296:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800a29a:	687b      	ldr	r3, [r7, #4]
 800a29c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a29e:	4942      	ldr	r1, [pc, #264]	@ (800a3a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a2a0:	4313      	orrs	r3, r2
 800a2a2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 800a2a6:	687b      	ldr	r3, [r7, #4]
 800a2a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a2aa:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800a2ae:	d105      	bne.n	800a2bc <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800a2b0:	4b3d      	ldr	r3, [pc, #244]	@ (800a3a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a2b2:	68db      	ldr	r3, [r3, #12]
 800a2b4:	4a3c      	ldr	r2, [pc, #240]	@ (800a3a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a2b6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800a2ba:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800a2bc:	687b      	ldr	r3, [r7, #4]
 800a2be:	681b      	ldr	r3, [r3, #0]
 800a2c0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800a2c4:	2b00      	cmp	r3, #0
 800a2c6:	d015      	beq.n	800a2f4 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800a2c8:	4b37      	ldr	r3, [pc, #220]	@ (800a3a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a2ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a2ce:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800a2d2:	687b      	ldr	r3, [r7, #4]
 800a2d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a2d6:	4934      	ldr	r1, [pc, #208]	@ (800a3a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a2d8:	4313      	orrs	r3, r2
 800a2da:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 800a2de:	687b      	ldr	r3, [r7, #4]
 800a2e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a2e2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800a2e6:	d105      	bne.n	800a2f4 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800a2e8:	4b2f      	ldr	r3, [pc, #188]	@ (800a3a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a2ea:	68db      	ldr	r3, [r3, #12]
 800a2ec:	4a2e      	ldr	r2, [pc, #184]	@ (800a3a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a2ee:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800a2f2:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800a2f4:	687b      	ldr	r3, [r7, #4]
 800a2f6:	681b      	ldr	r3, [r3, #0]
 800a2f8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800a2fc:	2b00      	cmp	r3, #0
 800a2fe:	d015      	beq.n	800a32c <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800a300:	4b29      	ldr	r3, [pc, #164]	@ (800a3a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a302:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a306:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800a30a:	687b      	ldr	r3, [r7, #4]
 800a30c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a30e:	4926      	ldr	r1, [pc, #152]	@ (800a3a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a310:	4313      	orrs	r3, r2
 800a312:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800a316:	687b      	ldr	r3, [r7, #4]
 800a318:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a31a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800a31e:	d105      	bne.n	800a32c <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800a320:	4b21      	ldr	r3, [pc, #132]	@ (800a3a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a322:	68db      	ldr	r3, [r3, #12]
 800a324:	4a20      	ldr	r2, [pc, #128]	@ (800a3a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a326:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800a32a:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800a32c:	687b      	ldr	r3, [r7, #4]
 800a32e:	681b      	ldr	r3, [r3, #0]
 800a330:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800a334:	2b00      	cmp	r3, #0
 800a336:	d015      	beq.n	800a364 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800a338:	4b1b      	ldr	r3, [pc, #108]	@ (800a3a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a33a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a33e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800a342:	687b      	ldr	r3, [r7, #4]
 800a344:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a346:	4918      	ldr	r1, [pc, #96]	@ (800a3a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a348:	4313      	orrs	r3, r2
 800a34a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800a34e:	687b      	ldr	r3, [r7, #4]
 800a350:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a352:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800a356:	d105      	bne.n	800a364 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800a358:	4b13      	ldr	r3, [pc, #76]	@ (800a3a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a35a:	68db      	ldr	r3, [r3, #12]
 800a35c:	4a12      	ldr	r2, [pc, #72]	@ (800a3a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a35e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800a362:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 800a364:	687b      	ldr	r3, [r7, #4]
 800a366:	681b      	ldr	r3, [r3, #0]
 800a368:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800a36c:	2b00      	cmp	r3, #0
 800a36e:	d015      	beq.n	800a39c <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 800a370:	4b0d      	ldr	r3, [pc, #52]	@ (800a3a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a372:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a376:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800a37a:	687b      	ldr	r3, [r7, #4]
 800a37c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a37e:	490a      	ldr	r1, [pc, #40]	@ (800a3a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a380:	4313      	orrs	r3, r2
 800a382:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 800a386:	687b      	ldr	r3, [r7, #4]
 800a388:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a38a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a38e:	d105      	bne.n	800a39c <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800a390:	4b05      	ldr	r3, [pc, #20]	@ (800a3a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a392:	68db      	ldr	r3, [r3, #12]
 800a394:	4a04      	ldr	r2, [pc, #16]	@ (800a3a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a396:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800a39a:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 800a39c:	7cbb      	ldrb	r3, [r7, #18]
}
 800a39e:	4618      	mov	r0, r3
 800a3a0:	3718      	adds	r7, #24
 800a3a2:	46bd      	mov	sp, r7
 800a3a4:	bd80      	pop	{r7, pc}
 800a3a6:	bf00      	nop
 800a3a8:	40021000 	.word	0x40021000

0800a3ac <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800a3ac:	b580      	push	{r7, lr}
 800a3ae:	b084      	sub	sp, #16
 800a3b0:	af00      	add	r7, sp, #0
 800a3b2:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800a3b4:	687b      	ldr	r3, [r7, #4]
 800a3b6:	2b00      	cmp	r3, #0
 800a3b8:	d101      	bne.n	800a3be <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800a3ba:	2301      	movs	r3, #1
 800a3bc:	e09d      	b.n	800a4fa <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800a3be:	687b      	ldr	r3, [r7, #4]
 800a3c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a3c2:	2b00      	cmp	r3, #0
 800a3c4:	d108      	bne.n	800a3d8 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800a3c6:	687b      	ldr	r3, [r7, #4]
 800a3c8:	685b      	ldr	r3, [r3, #4]
 800a3ca:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800a3ce:	d009      	beq.n	800a3e4 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800a3d0:	687b      	ldr	r3, [r7, #4]
 800a3d2:	2200      	movs	r2, #0
 800a3d4:	61da      	str	r2, [r3, #28]
 800a3d6:	e005      	b.n	800a3e4 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800a3d8:	687b      	ldr	r3, [r7, #4]
 800a3da:	2200      	movs	r2, #0
 800a3dc:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800a3de:	687b      	ldr	r3, [r7, #4]
 800a3e0:	2200      	movs	r2, #0
 800a3e2:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800a3e4:	687b      	ldr	r3, [r7, #4]
 800a3e6:	2200      	movs	r2, #0
 800a3e8:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800a3ea:	687b      	ldr	r3, [r7, #4]
 800a3ec:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800a3f0:	b2db      	uxtb	r3, r3
 800a3f2:	2b00      	cmp	r3, #0
 800a3f4:	d106      	bne.n	800a404 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800a3f6:	687b      	ldr	r3, [r7, #4]
 800a3f8:	2200      	movs	r2, #0
 800a3fa:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800a3fe:	6878      	ldr	r0, [r7, #4]
 800a400:	f7f9 f96a 	bl	80036d8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800a404:	687b      	ldr	r3, [r7, #4]
 800a406:	2202      	movs	r2, #2
 800a408:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800a40c:	687b      	ldr	r3, [r7, #4]
 800a40e:	681b      	ldr	r3, [r3, #0]
 800a410:	681a      	ldr	r2, [r3, #0]
 800a412:	687b      	ldr	r3, [r7, #4]
 800a414:	681b      	ldr	r3, [r3, #0]
 800a416:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800a41a:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800a41c:	687b      	ldr	r3, [r7, #4]
 800a41e:	68db      	ldr	r3, [r3, #12]
 800a420:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800a424:	d902      	bls.n	800a42c <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800a426:	2300      	movs	r3, #0
 800a428:	60fb      	str	r3, [r7, #12]
 800a42a:	e002      	b.n	800a432 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800a42c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800a430:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800a432:	687b      	ldr	r3, [r7, #4]
 800a434:	68db      	ldr	r3, [r3, #12]
 800a436:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 800a43a:	d007      	beq.n	800a44c <HAL_SPI_Init+0xa0>
 800a43c:	687b      	ldr	r3, [r7, #4]
 800a43e:	68db      	ldr	r3, [r3, #12]
 800a440:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800a444:	d002      	beq.n	800a44c <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800a446:	687b      	ldr	r3, [r7, #4]
 800a448:	2200      	movs	r2, #0
 800a44a:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800a44c:	687b      	ldr	r3, [r7, #4]
 800a44e:	685b      	ldr	r3, [r3, #4]
 800a450:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800a454:	687b      	ldr	r3, [r7, #4]
 800a456:	689b      	ldr	r3, [r3, #8]
 800a458:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800a45c:	431a      	orrs	r2, r3
 800a45e:	687b      	ldr	r3, [r7, #4]
 800a460:	691b      	ldr	r3, [r3, #16]
 800a462:	f003 0302 	and.w	r3, r3, #2
 800a466:	431a      	orrs	r2, r3
 800a468:	687b      	ldr	r3, [r7, #4]
 800a46a:	695b      	ldr	r3, [r3, #20]
 800a46c:	f003 0301 	and.w	r3, r3, #1
 800a470:	431a      	orrs	r2, r3
 800a472:	687b      	ldr	r3, [r7, #4]
 800a474:	699b      	ldr	r3, [r3, #24]
 800a476:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800a47a:	431a      	orrs	r2, r3
 800a47c:	687b      	ldr	r3, [r7, #4]
 800a47e:	69db      	ldr	r3, [r3, #28]
 800a480:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800a484:	431a      	orrs	r2, r3
 800a486:	687b      	ldr	r3, [r7, #4]
 800a488:	6a1b      	ldr	r3, [r3, #32]
 800a48a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a48e:	ea42 0103 	orr.w	r1, r2, r3
 800a492:	687b      	ldr	r3, [r7, #4]
 800a494:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a496:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800a49a:	687b      	ldr	r3, [r7, #4]
 800a49c:	681b      	ldr	r3, [r3, #0]
 800a49e:	430a      	orrs	r2, r1
 800a4a0:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800a4a2:	687b      	ldr	r3, [r7, #4]
 800a4a4:	699b      	ldr	r3, [r3, #24]
 800a4a6:	0c1b      	lsrs	r3, r3, #16
 800a4a8:	f003 0204 	and.w	r2, r3, #4
 800a4ac:	687b      	ldr	r3, [r7, #4]
 800a4ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a4b0:	f003 0310 	and.w	r3, r3, #16
 800a4b4:	431a      	orrs	r2, r3
 800a4b6:	687b      	ldr	r3, [r7, #4]
 800a4b8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a4ba:	f003 0308 	and.w	r3, r3, #8
 800a4be:	431a      	orrs	r2, r3
 800a4c0:	687b      	ldr	r3, [r7, #4]
 800a4c2:	68db      	ldr	r3, [r3, #12]
 800a4c4:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 800a4c8:	ea42 0103 	orr.w	r1, r2, r3
 800a4cc:	68fb      	ldr	r3, [r7, #12]
 800a4ce:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 800a4d2:	687b      	ldr	r3, [r7, #4]
 800a4d4:	681b      	ldr	r3, [r3, #0]
 800a4d6:	430a      	orrs	r2, r1
 800a4d8:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800a4da:	687b      	ldr	r3, [r7, #4]
 800a4dc:	681b      	ldr	r3, [r3, #0]
 800a4de:	69da      	ldr	r2, [r3, #28]
 800a4e0:	687b      	ldr	r3, [r7, #4]
 800a4e2:	681b      	ldr	r3, [r3, #0]
 800a4e4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800a4e8:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800a4ea:	687b      	ldr	r3, [r7, #4]
 800a4ec:	2200      	movs	r2, #0
 800a4ee:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800a4f0:	687b      	ldr	r3, [r7, #4]
 800a4f2:	2201      	movs	r2, #1
 800a4f4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 800a4f8:	2300      	movs	r3, #0
}
 800a4fa:	4618      	mov	r0, r3
 800a4fc:	3710      	adds	r7, #16
 800a4fe:	46bd      	mov	sp, r7
 800a500:	bd80      	pop	{r7, pc}

0800a502 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 800a502:	b580      	push	{r7, lr}
 800a504:	b08a      	sub	sp, #40	@ 0x28
 800a506:	af00      	add	r7, sp, #0
 800a508:	60f8      	str	r0, [r7, #12]
 800a50a:	60b9      	str	r1, [r7, #8]
 800a50c:	607a      	str	r2, [r7, #4]
 800a50e:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800a510:	2301      	movs	r3, #1
 800a512:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800a514:	f7fb fe40 	bl	8006198 <HAL_GetTick>
 800a518:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800a51a:	68fb      	ldr	r3, [r7, #12]
 800a51c:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800a520:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 800a522:	68fb      	ldr	r3, [r7, #12]
 800a524:	685b      	ldr	r3, [r3, #4]
 800a526:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 800a528:	887b      	ldrh	r3, [r7, #2]
 800a52a:	82fb      	strh	r3, [r7, #22]
  initial_RxXferCount = Size;
 800a52c:	887b      	ldrh	r3, [r7, #2]
 800a52e:	82bb      	strh	r3, [r7, #20]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800a530:	7ffb      	ldrb	r3, [r7, #31]
 800a532:	2b01      	cmp	r3, #1
 800a534:	d00c      	beq.n	800a550 <HAL_SPI_TransmitReceive+0x4e>
 800a536:	69bb      	ldr	r3, [r7, #24]
 800a538:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800a53c:	d106      	bne.n	800a54c <HAL_SPI_TransmitReceive+0x4a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 800a53e:	68fb      	ldr	r3, [r7, #12]
 800a540:	689b      	ldr	r3, [r3, #8]
 800a542:	2b00      	cmp	r3, #0
 800a544:	d102      	bne.n	800a54c <HAL_SPI_TransmitReceive+0x4a>
 800a546:	7ffb      	ldrb	r3, [r7, #31]
 800a548:	2b04      	cmp	r3, #4
 800a54a:	d001      	beq.n	800a550 <HAL_SPI_TransmitReceive+0x4e>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 800a54c:	2302      	movs	r3, #2
 800a54e:	e1f3      	b.n	800a938 <HAL_SPI_TransmitReceive+0x436>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800a550:	68bb      	ldr	r3, [r7, #8]
 800a552:	2b00      	cmp	r3, #0
 800a554:	d005      	beq.n	800a562 <HAL_SPI_TransmitReceive+0x60>
 800a556:	687b      	ldr	r3, [r7, #4]
 800a558:	2b00      	cmp	r3, #0
 800a55a:	d002      	beq.n	800a562 <HAL_SPI_TransmitReceive+0x60>
 800a55c:	887b      	ldrh	r3, [r7, #2]
 800a55e:	2b00      	cmp	r3, #0
 800a560:	d101      	bne.n	800a566 <HAL_SPI_TransmitReceive+0x64>
  {
    return HAL_ERROR;
 800a562:	2301      	movs	r3, #1
 800a564:	e1e8      	b.n	800a938 <HAL_SPI_TransmitReceive+0x436>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800a566:	68fb      	ldr	r3, [r7, #12]
 800a568:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800a56c:	2b01      	cmp	r3, #1
 800a56e:	d101      	bne.n	800a574 <HAL_SPI_TransmitReceive+0x72>
 800a570:	2302      	movs	r3, #2
 800a572:	e1e1      	b.n	800a938 <HAL_SPI_TransmitReceive+0x436>
 800a574:	68fb      	ldr	r3, [r7, #12]
 800a576:	2201      	movs	r2, #1
 800a578:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800a57c:	68fb      	ldr	r3, [r7, #12]
 800a57e:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800a582:	b2db      	uxtb	r3, r3
 800a584:	2b04      	cmp	r3, #4
 800a586:	d003      	beq.n	800a590 <HAL_SPI_TransmitReceive+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800a588:	68fb      	ldr	r3, [r7, #12]
 800a58a:	2205      	movs	r2, #5
 800a58c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800a590:	68fb      	ldr	r3, [r7, #12]
 800a592:	2200      	movs	r2, #0
 800a594:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800a596:	68fb      	ldr	r3, [r7, #12]
 800a598:	687a      	ldr	r2, [r7, #4]
 800a59a:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 800a59c:	68fb      	ldr	r3, [r7, #12]
 800a59e:	887a      	ldrh	r2, [r7, #2]
 800a5a0:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 800a5a4:	68fb      	ldr	r3, [r7, #12]
 800a5a6:	887a      	ldrh	r2, [r7, #2]
 800a5a8:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 800a5ac:	68fb      	ldr	r3, [r7, #12]
 800a5ae:	68ba      	ldr	r2, [r7, #8]
 800a5b0:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 800a5b2:	68fb      	ldr	r3, [r7, #12]
 800a5b4:	887a      	ldrh	r2, [r7, #2]
 800a5b6:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 800a5b8:	68fb      	ldr	r3, [r7, #12]
 800a5ba:	887a      	ldrh	r2, [r7, #2]
 800a5bc:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800a5be:	68fb      	ldr	r3, [r7, #12]
 800a5c0:	2200      	movs	r2, #0
 800a5c2:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 800a5c4:	68fb      	ldr	r3, [r7, #12]
 800a5c6:	2200      	movs	r2, #0
 800a5c8:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 800a5ca:	68fb      	ldr	r3, [r7, #12]
 800a5cc:	68db      	ldr	r3, [r3, #12]
 800a5ce:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800a5d2:	d802      	bhi.n	800a5da <HAL_SPI_TransmitReceive+0xd8>
 800a5d4:	8abb      	ldrh	r3, [r7, #20]
 800a5d6:	2b01      	cmp	r3, #1
 800a5d8:	d908      	bls.n	800a5ec <HAL_SPI_TransmitReceive+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800a5da:	68fb      	ldr	r3, [r7, #12]
 800a5dc:	681b      	ldr	r3, [r3, #0]
 800a5de:	685a      	ldr	r2, [r3, #4]
 800a5e0:	68fb      	ldr	r3, [r7, #12]
 800a5e2:	681b      	ldr	r3, [r3, #0]
 800a5e4:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800a5e8:	605a      	str	r2, [r3, #4]
 800a5ea:	e007      	b.n	800a5fc <HAL_SPI_TransmitReceive+0xfa>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800a5ec:	68fb      	ldr	r3, [r7, #12]
 800a5ee:	681b      	ldr	r3, [r3, #0]
 800a5f0:	685a      	ldr	r2, [r3, #4]
 800a5f2:	68fb      	ldr	r3, [r7, #12]
 800a5f4:	681b      	ldr	r3, [r3, #0]
 800a5f6:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800a5fa:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800a5fc:	68fb      	ldr	r3, [r7, #12]
 800a5fe:	681b      	ldr	r3, [r3, #0]
 800a600:	681b      	ldr	r3, [r3, #0]
 800a602:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a606:	2b40      	cmp	r3, #64	@ 0x40
 800a608:	d007      	beq.n	800a61a <HAL_SPI_TransmitReceive+0x118>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800a60a:	68fb      	ldr	r3, [r7, #12]
 800a60c:	681b      	ldr	r3, [r3, #0]
 800a60e:	681a      	ldr	r2, [r3, #0]
 800a610:	68fb      	ldr	r3, [r7, #12]
 800a612:	681b      	ldr	r3, [r3, #0]
 800a614:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800a618:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800a61a:	68fb      	ldr	r3, [r7, #12]
 800a61c:	68db      	ldr	r3, [r3, #12]
 800a61e:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800a622:	f240 8083 	bls.w	800a72c <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800a626:	68fb      	ldr	r3, [r7, #12]
 800a628:	685b      	ldr	r3, [r3, #4]
 800a62a:	2b00      	cmp	r3, #0
 800a62c:	d002      	beq.n	800a634 <HAL_SPI_TransmitReceive+0x132>
 800a62e:	8afb      	ldrh	r3, [r7, #22]
 800a630:	2b01      	cmp	r3, #1
 800a632:	d16f      	bne.n	800a714 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800a634:	68fb      	ldr	r3, [r7, #12]
 800a636:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a638:	881a      	ldrh	r2, [r3, #0]
 800a63a:	68fb      	ldr	r3, [r7, #12]
 800a63c:	681b      	ldr	r3, [r3, #0]
 800a63e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800a640:	68fb      	ldr	r3, [r7, #12]
 800a642:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a644:	1c9a      	adds	r2, r3, #2
 800a646:	68fb      	ldr	r3, [r7, #12]
 800a648:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 800a64a:	68fb      	ldr	r3, [r7, #12]
 800a64c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a64e:	b29b      	uxth	r3, r3
 800a650:	3b01      	subs	r3, #1
 800a652:	b29a      	uxth	r2, r3
 800a654:	68fb      	ldr	r3, [r7, #12]
 800a656:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800a658:	e05c      	b.n	800a714 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800a65a:	68fb      	ldr	r3, [r7, #12]
 800a65c:	681b      	ldr	r3, [r3, #0]
 800a65e:	689b      	ldr	r3, [r3, #8]
 800a660:	f003 0302 	and.w	r3, r3, #2
 800a664:	2b02      	cmp	r3, #2
 800a666:	d11b      	bne.n	800a6a0 <HAL_SPI_TransmitReceive+0x19e>
 800a668:	68fb      	ldr	r3, [r7, #12]
 800a66a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a66c:	b29b      	uxth	r3, r3
 800a66e:	2b00      	cmp	r3, #0
 800a670:	d016      	beq.n	800a6a0 <HAL_SPI_TransmitReceive+0x19e>
 800a672:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a674:	2b01      	cmp	r3, #1
 800a676:	d113      	bne.n	800a6a0 <HAL_SPI_TransmitReceive+0x19e>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800a678:	68fb      	ldr	r3, [r7, #12]
 800a67a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a67c:	881a      	ldrh	r2, [r3, #0]
 800a67e:	68fb      	ldr	r3, [r7, #12]
 800a680:	681b      	ldr	r3, [r3, #0]
 800a682:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800a684:	68fb      	ldr	r3, [r7, #12]
 800a686:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a688:	1c9a      	adds	r2, r3, #2
 800a68a:	68fb      	ldr	r3, [r7, #12]
 800a68c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800a68e:	68fb      	ldr	r3, [r7, #12]
 800a690:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a692:	b29b      	uxth	r3, r3
 800a694:	3b01      	subs	r3, #1
 800a696:	b29a      	uxth	r2, r3
 800a698:	68fb      	ldr	r3, [r7, #12]
 800a69a:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800a69c:	2300      	movs	r3, #0
 800a69e:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800a6a0:	68fb      	ldr	r3, [r7, #12]
 800a6a2:	681b      	ldr	r3, [r3, #0]
 800a6a4:	689b      	ldr	r3, [r3, #8]
 800a6a6:	f003 0301 	and.w	r3, r3, #1
 800a6aa:	2b01      	cmp	r3, #1
 800a6ac:	d11c      	bne.n	800a6e8 <HAL_SPI_TransmitReceive+0x1e6>
 800a6ae:	68fb      	ldr	r3, [r7, #12]
 800a6b0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800a6b4:	b29b      	uxth	r3, r3
 800a6b6:	2b00      	cmp	r3, #0
 800a6b8:	d016      	beq.n	800a6e8 <HAL_SPI_TransmitReceive+0x1e6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800a6ba:	68fb      	ldr	r3, [r7, #12]
 800a6bc:	681b      	ldr	r3, [r3, #0]
 800a6be:	68da      	ldr	r2, [r3, #12]
 800a6c0:	68fb      	ldr	r3, [r7, #12]
 800a6c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a6c4:	b292      	uxth	r2, r2
 800a6c6:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800a6c8:	68fb      	ldr	r3, [r7, #12]
 800a6ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a6cc:	1c9a      	adds	r2, r3, #2
 800a6ce:	68fb      	ldr	r3, [r7, #12]
 800a6d0:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 800a6d2:	68fb      	ldr	r3, [r7, #12]
 800a6d4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800a6d8:	b29b      	uxth	r3, r3
 800a6da:	3b01      	subs	r3, #1
 800a6dc:	b29a      	uxth	r2, r3
 800a6de:	68fb      	ldr	r3, [r7, #12]
 800a6e0:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800a6e4:	2301      	movs	r3, #1
 800a6e6:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800a6e8:	f7fb fd56 	bl	8006198 <HAL_GetTick>
 800a6ec:	4602      	mov	r2, r0
 800a6ee:	6a3b      	ldr	r3, [r7, #32]
 800a6f0:	1ad3      	subs	r3, r2, r3
 800a6f2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a6f4:	429a      	cmp	r2, r3
 800a6f6:	d80d      	bhi.n	800a714 <HAL_SPI_TransmitReceive+0x212>
 800a6f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a6fa:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a6fe:	d009      	beq.n	800a714 <HAL_SPI_TransmitReceive+0x212>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800a700:	68fb      	ldr	r3, [r7, #12]
 800a702:	2201      	movs	r2, #1
 800a704:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 800a708:	68fb      	ldr	r3, [r7, #12]
 800a70a:	2200      	movs	r2, #0
 800a70c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 800a710:	2303      	movs	r3, #3
 800a712:	e111      	b.n	800a938 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800a714:	68fb      	ldr	r3, [r7, #12]
 800a716:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a718:	b29b      	uxth	r3, r3
 800a71a:	2b00      	cmp	r3, #0
 800a71c:	d19d      	bne.n	800a65a <HAL_SPI_TransmitReceive+0x158>
 800a71e:	68fb      	ldr	r3, [r7, #12]
 800a720:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800a724:	b29b      	uxth	r3, r3
 800a726:	2b00      	cmp	r3, #0
 800a728:	d197      	bne.n	800a65a <HAL_SPI_TransmitReceive+0x158>
 800a72a:	e0e5      	b.n	800a8f8 <HAL_SPI_TransmitReceive+0x3f6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800a72c:	68fb      	ldr	r3, [r7, #12]
 800a72e:	685b      	ldr	r3, [r3, #4]
 800a730:	2b00      	cmp	r3, #0
 800a732:	d003      	beq.n	800a73c <HAL_SPI_TransmitReceive+0x23a>
 800a734:	8afb      	ldrh	r3, [r7, #22]
 800a736:	2b01      	cmp	r3, #1
 800a738:	f040 80d1 	bne.w	800a8de <HAL_SPI_TransmitReceive+0x3dc>
    {
      if (hspi->TxXferCount > 1U)
 800a73c:	68fb      	ldr	r3, [r7, #12]
 800a73e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a740:	b29b      	uxth	r3, r3
 800a742:	2b01      	cmp	r3, #1
 800a744:	d912      	bls.n	800a76c <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800a746:	68fb      	ldr	r3, [r7, #12]
 800a748:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a74a:	881a      	ldrh	r2, [r3, #0]
 800a74c:	68fb      	ldr	r3, [r7, #12]
 800a74e:	681b      	ldr	r3, [r3, #0]
 800a750:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800a752:	68fb      	ldr	r3, [r7, #12]
 800a754:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a756:	1c9a      	adds	r2, r3, #2
 800a758:	68fb      	ldr	r3, [r7, #12]
 800a75a:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 800a75c:	68fb      	ldr	r3, [r7, #12]
 800a75e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a760:	b29b      	uxth	r3, r3
 800a762:	3b02      	subs	r3, #2
 800a764:	b29a      	uxth	r2, r3
 800a766:	68fb      	ldr	r3, [r7, #12]
 800a768:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800a76a:	e0b8      	b.n	800a8de <HAL_SPI_TransmitReceive+0x3dc>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 800a76c:	68fb      	ldr	r3, [r7, #12]
 800a76e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800a770:	68fb      	ldr	r3, [r7, #12]
 800a772:	681b      	ldr	r3, [r3, #0]
 800a774:	330c      	adds	r3, #12
 800a776:	7812      	ldrb	r2, [r2, #0]
 800a778:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800a77a:	68fb      	ldr	r3, [r7, #12]
 800a77c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a77e:	1c5a      	adds	r2, r3, #1
 800a780:	68fb      	ldr	r3, [r7, #12]
 800a782:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800a784:	68fb      	ldr	r3, [r7, #12]
 800a786:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a788:	b29b      	uxth	r3, r3
 800a78a:	3b01      	subs	r3, #1
 800a78c:	b29a      	uxth	r2, r3
 800a78e:	68fb      	ldr	r3, [r7, #12]
 800a790:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800a792:	e0a4      	b.n	800a8de <HAL_SPI_TransmitReceive+0x3dc>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800a794:	68fb      	ldr	r3, [r7, #12]
 800a796:	681b      	ldr	r3, [r3, #0]
 800a798:	689b      	ldr	r3, [r3, #8]
 800a79a:	f003 0302 	and.w	r3, r3, #2
 800a79e:	2b02      	cmp	r3, #2
 800a7a0:	d134      	bne.n	800a80c <HAL_SPI_TransmitReceive+0x30a>
 800a7a2:	68fb      	ldr	r3, [r7, #12]
 800a7a4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a7a6:	b29b      	uxth	r3, r3
 800a7a8:	2b00      	cmp	r3, #0
 800a7aa:	d02f      	beq.n	800a80c <HAL_SPI_TransmitReceive+0x30a>
 800a7ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a7ae:	2b01      	cmp	r3, #1
 800a7b0:	d12c      	bne.n	800a80c <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 800a7b2:	68fb      	ldr	r3, [r7, #12]
 800a7b4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a7b6:	b29b      	uxth	r3, r3
 800a7b8:	2b01      	cmp	r3, #1
 800a7ba:	d912      	bls.n	800a7e2 <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800a7bc:	68fb      	ldr	r3, [r7, #12]
 800a7be:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a7c0:	881a      	ldrh	r2, [r3, #0]
 800a7c2:	68fb      	ldr	r3, [r7, #12]
 800a7c4:	681b      	ldr	r3, [r3, #0]
 800a7c6:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800a7c8:	68fb      	ldr	r3, [r7, #12]
 800a7ca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a7cc:	1c9a      	adds	r2, r3, #2
 800a7ce:	68fb      	ldr	r3, [r7, #12]
 800a7d0:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 800a7d2:	68fb      	ldr	r3, [r7, #12]
 800a7d4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a7d6:	b29b      	uxth	r3, r3
 800a7d8:	3b02      	subs	r3, #2
 800a7da:	b29a      	uxth	r2, r3
 800a7dc:	68fb      	ldr	r3, [r7, #12]
 800a7de:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800a7e0:	e012      	b.n	800a808 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 800a7e2:	68fb      	ldr	r3, [r7, #12]
 800a7e4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800a7e6:	68fb      	ldr	r3, [r7, #12]
 800a7e8:	681b      	ldr	r3, [r3, #0]
 800a7ea:	330c      	adds	r3, #12
 800a7ec:	7812      	ldrb	r2, [r2, #0]
 800a7ee:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800a7f0:	68fb      	ldr	r3, [r7, #12]
 800a7f2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a7f4:	1c5a      	adds	r2, r3, #1
 800a7f6:	68fb      	ldr	r3, [r7, #12]
 800a7f8:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 800a7fa:	68fb      	ldr	r3, [r7, #12]
 800a7fc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a7fe:	b29b      	uxth	r3, r3
 800a800:	3b01      	subs	r3, #1
 800a802:	b29a      	uxth	r2, r3
 800a804:	68fb      	ldr	r3, [r7, #12]
 800a806:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800a808:	2300      	movs	r3, #0
 800a80a:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800a80c:	68fb      	ldr	r3, [r7, #12]
 800a80e:	681b      	ldr	r3, [r3, #0]
 800a810:	689b      	ldr	r3, [r3, #8]
 800a812:	f003 0301 	and.w	r3, r3, #1
 800a816:	2b01      	cmp	r3, #1
 800a818:	d148      	bne.n	800a8ac <HAL_SPI_TransmitReceive+0x3aa>
 800a81a:	68fb      	ldr	r3, [r7, #12]
 800a81c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800a820:	b29b      	uxth	r3, r3
 800a822:	2b00      	cmp	r3, #0
 800a824:	d042      	beq.n	800a8ac <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 800a826:	68fb      	ldr	r3, [r7, #12]
 800a828:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800a82c:	b29b      	uxth	r3, r3
 800a82e:	2b01      	cmp	r3, #1
 800a830:	d923      	bls.n	800a87a <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800a832:	68fb      	ldr	r3, [r7, #12]
 800a834:	681b      	ldr	r3, [r3, #0]
 800a836:	68da      	ldr	r2, [r3, #12]
 800a838:	68fb      	ldr	r3, [r7, #12]
 800a83a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a83c:	b292      	uxth	r2, r2
 800a83e:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800a840:	68fb      	ldr	r3, [r7, #12]
 800a842:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a844:	1c9a      	adds	r2, r3, #2
 800a846:	68fb      	ldr	r3, [r7, #12]
 800a848:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 800a84a:	68fb      	ldr	r3, [r7, #12]
 800a84c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800a850:	b29b      	uxth	r3, r3
 800a852:	3b02      	subs	r3, #2
 800a854:	b29a      	uxth	r2, r3
 800a856:	68fb      	ldr	r3, [r7, #12]
 800a858:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 800a85c:	68fb      	ldr	r3, [r7, #12]
 800a85e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800a862:	b29b      	uxth	r3, r3
 800a864:	2b01      	cmp	r3, #1
 800a866:	d81f      	bhi.n	800a8a8 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800a868:	68fb      	ldr	r3, [r7, #12]
 800a86a:	681b      	ldr	r3, [r3, #0]
 800a86c:	685a      	ldr	r2, [r3, #4]
 800a86e:	68fb      	ldr	r3, [r7, #12]
 800a870:	681b      	ldr	r3, [r3, #0]
 800a872:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800a876:	605a      	str	r2, [r3, #4]
 800a878:	e016      	b.n	800a8a8 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800a87a:	68fb      	ldr	r3, [r7, #12]
 800a87c:	681b      	ldr	r3, [r3, #0]
 800a87e:	f103 020c 	add.w	r2, r3, #12
 800a882:	68fb      	ldr	r3, [r7, #12]
 800a884:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a886:	7812      	ldrb	r2, [r2, #0]
 800a888:	b2d2      	uxtb	r2, r2
 800a88a:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 800a88c:	68fb      	ldr	r3, [r7, #12]
 800a88e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a890:	1c5a      	adds	r2, r3, #1
 800a892:	68fb      	ldr	r3, [r7, #12]
 800a894:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 800a896:	68fb      	ldr	r3, [r7, #12]
 800a898:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800a89c:	b29b      	uxth	r3, r3
 800a89e:	3b01      	subs	r3, #1
 800a8a0:	b29a      	uxth	r2, r3
 800a8a2:	68fb      	ldr	r3, [r7, #12]
 800a8a4:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800a8a8:	2301      	movs	r3, #1
 800a8aa:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800a8ac:	f7fb fc74 	bl	8006198 <HAL_GetTick>
 800a8b0:	4602      	mov	r2, r0
 800a8b2:	6a3b      	ldr	r3, [r7, #32]
 800a8b4:	1ad3      	subs	r3, r2, r3
 800a8b6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a8b8:	429a      	cmp	r2, r3
 800a8ba:	d803      	bhi.n	800a8c4 <HAL_SPI_TransmitReceive+0x3c2>
 800a8bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a8be:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a8c2:	d102      	bne.n	800a8ca <HAL_SPI_TransmitReceive+0x3c8>
 800a8c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a8c6:	2b00      	cmp	r3, #0
 800a8c8:	d109      	bne.n	800a8de <HAL_SPI_TransmitReceive+0x3dc>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800a8ca:	68fb      	ldr	r3, [r7, #12]
 800a8cc:	2201      	movs	r2, #1
 800a8ce:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 800a8d2:	68fb      	ldr	r3, [r7, #12]
 800a8d4:	2200      	movs	r2, #0
 800a8d6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 800a8da:	2303      	movs	r3, #3
 800a8dc:	e02c      	b.n	800a938 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800a8de:	68fb      	ldr	r3, [r7, #12]
 800a8e0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a8e2:	b29b      	uxth	r3, r3
 800a8e4:	2b00      	cmp	r3, #0
 800a8e6:	f47f af55 	bne.w	800a794 <HAL_SPI_TransmitReceive+0x292>
 800a8ea:	68fb      	ldr	r3, [r7, #12]
 800a8ec:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800a8f0:	b29b      	uxth	r3, r3
 800a8f2:	2b00      	cmp	r3, #0
 800a8f4:	f47f af4e 	bne.w	800a794 <HAL_SPI_TransmitReceive+0x292>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800a8f8:	6a3a      	ldr	r2, [r7, #32]
 800a8fa:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800a8fc:	68f8      	ldr	r0, [r7, #12]
 800a8fe:	f000 f93d 	bl	800ab7c <SPI_EndRxTxTransaction>
 800a902:	4603      	mov	r3, r0
 800a904:	2b00      	cmp	r3, #0
 800a906:	d008      	beq.n	800a91a <HAL_SPI_TransmitReceive+0x418>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800a908:	68fb      	ldr	r3, [r7, #12]
 800a90a:	2220      	movs	r2, #32
 800a90c:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 800a90e:	68fb      	ldr	r3, [r7, #12]
 800a910:	2200      	movs	r2, #0
 800a912:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 800a916:	2301      	movs	r3, #1
 800a918:	e00e      	b.n	800a938 <HAL_SPI_TransmitReceive+0x436>
  }


  hspi->State = HAL_SPI_STATE_READY;
 800a91a:	68fb      	ldr	r3, [r7, #12]
 800a91c:	2201      	movs	r2, #1
 800a91e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800a922:	68fb      	ldr	r3, [r7, #12]
 800a924:	2200      	movs	r2, #0
 800a926:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800a92a:	68fb      	ldr	r3, [r7, #12]
 800a92c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a92e:	2b00      	cmp	r3, #0
 800a930:	d001      	beq.n	800a936 <HAL_SPI_TransmitReceive+0x434>
  {
    return HAL_ERROR;
 800a932:	2301      	movs	r3, #1
 800a934:	e000      	b.n	800a938 <HAL_SPI_TransmitReceive+0x436>
  }
  else
  {
    return HAL_OK;
 800a936:	2300      	movs	r3, #0
  }
}
 800a938:	4618      	mov	r0, r3
 800a93a:	3728      	adds	r7, #40	@ 0x28
 800a93c:	46bd      	mov	sp, r7
 800a93e:	bd80      	pop	{r7, pc}

0800a940 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800a940:	b580      	push	{r7, lr}
 800a942:	b088      	sub	sp, #32
 800a944:	af00      	add	r7, sp, #0
 800a946:	60f8      	str	r0, [r7, #12]
 800a948:	60b9      	str	r1, [r7, #8]
 800a94a:	603b      	str	r3, [r7, #0]
 800a94c:	4613      	mov	r3, r2
 800a94e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800a950:	f7fb fc22 	bl	8006198 <HAL_GetTick>
 800a954:	4602      	mov	r2, r0
 800a956:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a958:	1a9b      	subs	r3, r3, r2
 800a95a:	683a      	ldr	r2, [r7, #0]
 800a95c:	4413      	add	r3, r2
 800a95e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800a960:	f7fb fc1a 	bl	8006198 <HAL_GetTick>
 800a964:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800a966:	4b39      	ldr	r3, [pc, #228]	@ (800aa4c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800a968:	681b      	ldr	r3, [r3, #0]
 800a96a:	015b      	lsls	r3, r3, #5
 800a96c:	0d1b      	lsrs	r3, r3, #20
 800a96e:	69fa      	ldr	r2, [r7, #28]
 800a970:	fb02 f303 	mul.w	r3, r2, r3
 800a974:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800a976:	e054      	b.n	800aa22 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800a978:	683b      	ldr	r3, [r7, #0]
 800a97a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a97e:	d050      	beq.n	800aa22 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800a980:	f7fb fc0a 	bl	8006198 <HAL_GetTick>
 800a984:	4602      	mov	r2, r0
 800a986:	69bb      	ldr	r3, [r7, #24]
 800a988:	1ad3      	subs	r3, r2, r3
 800a98a:	69fa      	ldr	r2, [r7, #28]
 800a98c:	429a      	cmp	r2, r3
 800a98e:	d902      	bls.n	800a996 <SPI_WaitFlagStateUntilTimeout+0x56>
 800a990:	69fb      	ldr	r3, [r7, #28]
 800a992:	2b00      	cmp	r3, #0
 800a994:	d13d      	bne.n	800aa12 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800a996:	68fb      	ldr	r3, [r7, #12]
 800a998:	681b      	ldr	r3, [r3, #0]
 800a99a:	685a      	ldr	r2, [r3, #4]
 800a99c:	68fb      	ldr	r3, [r7, #12]
 800a99e:	681b      	ldr	r3, [r3, #0]
 800a9a0:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800a9a4:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800a9a6:	68fb      	ldr	r3, [r7, #12]
 800a9a8:	685b      	ldr	r3, [r3, #4]
 800a9aa:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800a9ae:	d111      	bne.n	800a9d4 <SPI_WaitFlagStateUntilTimeout+0x94>
 800a9b0:	68fb      	ldr	r3, [r7, #12]
 800a9b2:	689b      	ldr	r3, [r3, #8]
 800a9b4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800a9b8:	d004      	beq.n	800a9c4 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800a9ba:	68fb      	ldr	r3, [r7, #12]
 800a9bc:	689b      	ldr	r3, [r3, #8]
 800a9be:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a9c2:	d107      	bne.n	800a9d4 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800a9c4:	68fb      	ldr	r3, [r7, #12]
 800a9c6:	681b      	ldr	r3, [r3, #0]
 800a9c8:	681a      	ldr	r2, [r3, #0]
 800a9ca:	68fb      	ldr	r3, [r7, #12]
 800a9cc:	681b      	ldr	r3, [r3, #0]
 800a9ce:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800a9d2:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800a9d4:	68fb      	ldr	r3, [r7, #12]
 800a9d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a9d8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a9dc:	d10f      	bne.n	800a9fe <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800a9de:	68fb      	ldr	r3, [r7, #12]
 800a9e0:	681b      	ldr	r3, [r3, #0]
 800a9e2:	681a      	ldr	r2, [r3, #0]
 800a9e4:	68fb      	ldr	r3, [r7, #12]
 800a9e6:	681b      	ldr	r3, [r3, #0]
 800a9e8:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800a9ec:	601a      	str	r2, [r3, #0]
 800a9ee:	68fb      	ldr	r3, [r7, #12]
 800a9f0:	681b      	ldr	r3, [r3, #0]
 800a9f2:	681a      	ldr	r2, [r3, #0]
 800a9f4:	68fb      	ldr	r3, [r7, #12]
 800a9f6:	681b      	ldr	r3, [r3, #0]
 800a9f8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800a9fc:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800a9fe:	68fb      	ldr	r3, [r7, #12]
 800aa00:	2201      	movs	r2, #1
 800aa02:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800aa06:	68fb      	ldr	r3, [r7, #12]
 800aa08:	2200      	movs	r2, #0
 800aa0a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800aa0e:	2303      	movs	r3, #3
 800aa10:	e017      	b.n	800aa42 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800aa12:	697b      	ldr	r3, [r7, #20]
 800aa14:	2b00      	cmp	r3, #0
 800aa16:	d101      	bne.n	800aa1c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800aa18:	2300      	movs	r3, #0
 800aa1a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800aa1c:	697b      	ldr	r3, [r7, #20]
 800aa1e:	3b01      	subs	r3, #1
 800aa20:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800aa22:	68fb      	ldr	r3, [r7, #12]
 800aa24:	681b      	ldr	r3, [r3, #0]
 800aa26:	689a      	ldr	r2, [r3, #8]
 800aa28:	68bb      	ldr	r3, [r7, #8]
 800aa2a:	4013      	ands	r3, r2
 800aa2c:	68ba      	ldr	r2, [r7, #8]
 800aa2e:	429a      	cmp	r2, r3
 800aa30:	bf0c      	ite	eq
 800aa32:	2301      	moveq	r3, #1
 800aa34:	2300      	movne	r3, #0
 800aa36:	b2db      	uxtb	r3, r3
 800aa38:	461a      	mov	r2, r3
 800aa3a:	79fb      	ldrb	r3, [r7, #7]
 800aa3c:	429a      	cmp	r2, r3
 800aa3e:	d19b      	bne.n	800a978 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800aa40:	2300      	movs	r3, #0
}
 800aa42:	4618      	mov	r0, r3
 800aa44:	3720      	adds	r7, #32
 800aa46:	46bd      	mov	sp, r7
 800aa48:	bd80      	pop	{r7, pc}
 800aa4a:	bf00      	nop
 800aa4c:	20000020 	.word	0x20000020

0800aa50 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800aa50:	b580      	push	{r7, lr}
 800aa52:	b08a      	sub	sp, #40	@ 0x28
 800aa54:	af00      	add	r7, sp, #0
 800aa56:	60f8      	str	r0, [r7, #12]
 800aa58:	60b9      	str	r1, [r7, #8]
 800aa5a:	607a      	str	r2, [r7, #4]
 800aa5c:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800aa5e:	2300      	movs	r3, #0
 800aa60:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800aa62:	f7fb fb99 	bl	8006198 <HAL_GetTick>
 800aa66:	4602      	mov	r2, r0
 800aa68:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aa6a:	1a9b      	subs	r3, r3, r2
 800aa6c:	683a      	ldr	r2, [r7, #0]
 800aa6e:	4413      	add	r3, r2
 800aa70:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 800aa72:	f7fb fb91 	bl	8006198 <HAL_GetTick>
 800aa76:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 800aa78:	68fb      	ldr	r3, [r7, #12]
 800aa7a:	681b      	ldr	r3, [r3, #0]
 800aa7c:	330c      	adds	r3, #12
 800aa7e:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800aa80:	4b3d      	ldr	r3, [pc, #244]	@ (800ab78 <SPI_WaitFifoStateUntilTimeout+0x128>)
 800aa82:	681a      	ldr	r2, [r3, #0]
 800aa84:	4613      	mov	r3, r2
 800aa86:	009b      	lsls	r3, r3, #2
 800aa88:	4413      	add	r3, r2
 800aa8a:	00da      	lsls	r2, r3, #3
 800aa8c:	1ad3      	subs	r3, r2, r3
 800aa8e:	0d1b      	lsrs	r3, r3, #20
 800aa90:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800aa92:	fb02 f303 	mul.w	r3, r2, r3
 800aa96:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 800aa98:	e060      	b.n	800ab5c <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800aa9a:	68bb      	ldr	r3, [r7, #8]
 800aa9c:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 800aaa0:	d107      	bne.n	800aab2 <SPI_WaitFifoStateUntilTimeout+0x62>
 800aaa2:	687b      	ldr	r3, [r7, #4]
 800aaa4:	2b00      	cmp	r3, #0
 800aaa6:	d104      	bne.n	800aab2 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 800aaa8:	69fb      	ldr	r3, [r7, #28]
 800aaaa:	781b      	ldrb	r3, [r3, #0]
 800aaac:	b2db      	uxtb	r3, r3
 800aaae:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 800aab0:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 800aab2:	683b      	ldr	r3, [r7, #0]
 800aab4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800aab8:	d050      	beq.n	800ab5c <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800aaba:	f7fb fb6d 	bl	8006198 <HAL_GetTick>
 800aabe:	4602      	mov	r2, r0
 800aac0:	6a3b      	ldr	r3, [r7, #32]
 800aac2:	1ad3      	subs	r3, r2, r3
 800aac4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800aac6:	429a      	cmp	r2, r3
 800aac8:	d902      	bls.n	800aad0 <SPI_WaitFifoStateUntilTimeout+0x80>
 800aaca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aacc:	2b00      	cmp	r3, #0
 800aace:	d13d      	bne.n	800ab4c <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800aad0:	68fb      	ldr	r3, [r7, #12]
 800aad2:	681b      	ldr	r3, [r3, #0]
 800aad4:	685a      	ldr	r2, [r3, #4]
 800aad6:	68fb      	ldr	r3, [r7, #12]
 800aad8:	681b      	ldr	r3, [r3, #0]
 800aada:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800aade:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800aae0:	68fb      	ldr	r3, [r7, #12]
 800aae2:	685b      	ldr	r3, [r3, #4]
 800aae4:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800aae8:	d111      	bne.n	800ab0e <SPI_WaitFifoStateUntilTimeout+0xbe>
 800aaea:	68fb      	ldr	r3, [r7, #12]
 800aaec:	689b      	ldr	r3, [r3, #8]
 800aaee:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800aaf2:	d004      	beq.n	800aafe <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800aaf4:	68fb      	ldr	r3, [r7, #12]
 800aaf6:	689b      	ldr	r3, [r3, #8]
 800aaf8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800aafc:	d107      	bne.n	800ab0e <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800aafe:	68fb      	ldr	r3, [r7, #12]
 800ab00:	681b      	ldr	r3, [r3, #0]
 800ab02:	681a      	ldr	r2, [r3, #0]
 800ab04:	68fb      	ldr	r3, [r7, #12]
 800ab06:	681b      	ldr	r3, [r3, #0]
 800ab08:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800ab0c:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800ab0e:	68fb      	ldr	r3, [r7, #12]
 800ab10:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ab12:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800ab16:	d10f      	bne.n	800ab38 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 800ab18:	68fb      	ldr	r3, [r7, #12]
 800ab1a:	681b      	ldr	r3, [r3, #0]
 800ab1c:	681a      	ldr	r2, [r3, #0]
 800ab1e:	68fb      	ldr	r3, [r7, #12]
 800ab20:	681b      	ldr	r3, [r3, #0]
 800ab22:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800ab26:	601a      	str	r2, [r3, #0]
 800ab28:	68fb      	ldr	r3, [r7, #12]
 800ab2a:	681b      	ldr	r3, [r3, #0]
 800ab2c:	681a      	ldr	r2, [r3, #0]
 800ab2e:	68fb      	ldr	r3, [r7, #12]
 800ab30:	681b      	ldr	r3, [r3, #0]
 800ab32:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800ab36:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800ab38:	68fb      	ldr	r3, [r7, #12]
 800ab3a:	2201      	movs	r2, #1
 800ab3c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800ab40:	68fb      	ldr	r3, [r7, #12]
 800ab42:	2200      	movs	r2, #0
 800ab44:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800ab48:	2303      	movs	r3, #3
 800ab4a:	e010      	b.n	800ab6e <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800ab4c:	69bb      	ldr	r3, [r7, #24]
 800ab4e:	2b00      	cmp	r3, #0
 800ab50:	d101      	bne.n	800ab56 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 800ab52:	2300      	movs	r3, #0
 800ab54:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 800ab56:	69bb      	ldr	r3, [r7, #24]
 800ab58:	3b01      	subs	r3, #1
 800ab5a:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 800ab5c:	68fb      	ldr	r3, [r7, #12]
 800ab5e:	681b      	ldr	r3, [r3, #0]
 800ab60:	689a      	ldr	r2, [r3, #8]
 800ab62:	68bb      	ldr	r3, [r7, #8]
 800ab64:	4013      	ands	r3, r2
 800ab66:	687a      	ldr	r2, [r7, #4]
 800ab68:	429a      	cmp	r2, r3
 800ab6a:	d196      	bne.n	800aa9a <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 800ab6c:	2300      	movs	r3, #0
}
 800ab6e:	4618      	mov	r0, r3
 800ab70:	3728      	adds	r7, #40	@ 0x28
 800ab72:	46bd      	mov	sp, r7
 800ab74:	bd80      	pop	{r7, pc}
 800ab76:	bf00      	nop
 800ab78:	20000020 	.word	0x20000020

0800ab7c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800ab7c:	b580      	push	{r7, lr}
 800ab7e:	b086      	sub	sp, #24
 800ab80:	af02      	add	r7, sp, #8
 800ab82:	60f8      	str	r0, [r7, #12]
 800ab84:	60b9      	str	r1, [r7, #8]
 800ab86:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800ab88:	687b      	ldr	r3, [r7, #4]
 800ab8a:	9300      	str	r3, [sp, #0]
 800ab8c:	68bb      	ldr	r3, [r7, #8]
 800ab8e:	2200      	movs	r2, #0
 800ab90:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 800ab94:	68f8      	ldr	r0, [r7, #12]
 800ab96:	f7ff ff5b 	bl	800aa50 <SPI_WaitFifoStateUntilTimeout>
 800ab9a:	4603      	mov	r3, r0
 800ab9c:	2b00      	cmp	r3, #0
 800ab9e:	d007      	beq.n	800abb0 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800aba0:	68fb      	ldr	r3, [r7, #12]
 800aba2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800aba4:	f043 0220 	orr.w	r2, r3, #32
 800aba8:	68fb      	ldr	r3, [r7, #12]
 800abaa:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800abac:	2303      	movs	r3, #3
 800abae:	e027      	b.n	800ac00 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800abb0:	687b      	ldr	r3, [r7, #4]
 800abb2:	9300      	str	r3, [sp, #0]
 800abb4:	68bb      	ldr	r3, [r7, #8]
 800abb6:	2200      	movs	r2, #0
 800abb8:	2180      	movs	r1, #128	@ 0x80
 800abba:	68f8      	ldr	r0, [r7, #12]
 800abbc:	f7ff fec0 	bl	800a940 <SPI_WaitFlagStateUntilTimeout>
 800abc0:	4603      	mov	r3, r0
 800abc2:	2b00      	cmp	r3, #0
 800abc4:	d007      	beq.n	800abd6 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800abc6:	68fb      	ldr	r3, [r7, #12]
 800abc8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800abca:	f043 0220 	orr.w	r2, r3, #32
 800abce:	68fb      	ldr	r3, [r7, #12]
 800abd0:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800abd2:	2303      	movs	r3, #3
 800abd4:	e014      	b.n	800ac00 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800abd6:	687b      	ldr	r3, [r7, #4]
 800abd8:	9300      	str	r3, [sp, #0]
 800abda:	68bb      	ldr	r3, [r7, #8]
 800abdc:	2200      	movs	r2, #0
 800abde:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800abe2:	68f8      	ldr	r0, [r7, #12]
 800abe4:	f7ff ff34 	bl	800aa50 <SPI_WaitFifoStateUntilTimeout>
 800abe8:	4603      	mov	r3, r0
 800abea:	2b00      	cmp	r3, #0
 800abec:	d007      	beq.n	800abfe <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800abee:	68fb      	ldr	r3, [r7, #12]
 800abf0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800abf2:	f043 0220 	orr.w	r2, r3, #32
 800abf6:	68fb      	ldr	r3, [r7, #12]
 800abf8:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800abfa:	2303      	movs	r3, #3
 800abfc:	e000      	b.n	800ac00 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800abfe:	2300      	movs	r3, #0
}
 800ac00:	4618      	mov	r0, r3
 800ac02:	3710      	adds	r7, #16
 800ac04:	46bd      	mov	sp, r7
 800ac06:	bd80      	pop	{r7, pc}

0800ac08 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800ac08:	b580      	push	{r7, lr}
 800ac0a:	b082      	sub	sp, #8
 800ac0c:	af00      	add	r7, sp, #0
 800ac0e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800ac10:	687b      	ldr	r3, [r7, #4]
 800ac12:	2b00      	cmp	r3, #0
 800ac14:	d101      	bne.n	800ac1a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800ac16:	2301      	movs	r3, #1
 800ac18:	e049      	b.n	800acae <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800ac1a:	687b      	ldr	r3, [r7, #4]
 800ac1c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800ac20:	b2db      	uxtb	r3, r3
 800ac22:	2b00      	cmp	r3, #0
 800ac24:	d106      	bne.n	800ac34 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800ac26:	687b      	ldr	r3, [r7, #4]
 800ac28:	2200      	movs	r2, #0
 800ac2a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800ac2e:	6878      	ldr	r0, [r7, #4]
 800ac30:	f7fa fa18 	bl	8005064 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800ac34:	687b      	ldr	r3, [r7, #4]
 800ac36:	2202      	movs	r2, #2
 800ac38:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800ac3c:	687b      	ldr	r3, [r7, #4]
 800ac3e:	681a      	ldr	r2, [r3, #0]
 800ac40:	687b      	ldr	r3, [r7, #4]
 800ac42:	3304      	adds	r3, #4
 800ac44:	4619      	mov	r1, r3
 800ac46:	4610      	mov	r0, r2
 800ac48:	f001 fa0a 	bl	800c060 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800ac4c:	687b      	ldr	r3, [r7, #4]
 800ac4e:	2201      	movs	r2, #1
 800ac50:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800ac54:	687b      	ldr	r3, [r7, #4]
 800ac56:	2201      	movs	r2, #1
 800ac58:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800ac5c:	687b      	ldr	r3, [r7, #4]
 800ac5e:	2201      	movs	r2, #1
 800ac60:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800ac64:	687b      	ldr	r3, [r7, #4]
 800ac66:	2201      	movs	r2, #1
 800ac68:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800ac6c:	687b      	ldr	r3, [r7, #4]
 800ac6e:	2201      	movs	r2, #1
 800ac70:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800ac74:	687b      	ldr	r3, [r7, #4]
 800ac76:	2201      	movs	r2, #1
 800ac78:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800ac7c:	687b      	ldr	r3, [r7, #4]
 800ac7e:	2201      	movs	r2, #1
 800ac80:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800ac84:	687b      	ldr	r3, [r7, #4]
 800ac86:	2201      	movs	r2, #1
 800ac88:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800ac8c:	687b      	ldr	r3, [r7, #4]
 800ac8e:	2201      	movs	r2, #1
 800ac90:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800ac94:	687b      	ldr	r3, [r7, #4]
 800ac96:	2201      	movs	r2, #1
 800ac98:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800ac9c:	687b      	ldr	r3, [r7, #4]
 800ac9e:	2201      	movs	r2, #1
 800aca0:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800aca4:	687b      	ldr	r3, [r7, #4]
 800aca6:	2201      	movs	r2, #1
 800aca8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800acac:	2300      	movs	r3, #0
}
 800acae:	4618      	mov	r0, r3
 800acb0:	3708      	adds	r7, #8
 800acb2:	46bd      	mov	sp, r7
 800acb4:	bd80      	pop	{r7, pc}
	...

0800acb8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800acb8:	b480      	push	{r7}
 800acba:	b085      	sub	sp, #20
 800acbc:	af00      	add	r7, sp, #0
 800acbe:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800acc0:	687b      	ldr	r3, [r7, #4]
 800acc2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800acc6:	b2db      	uxtb	r3, r3
 800acc8:	2b01      	cmp	r3, #1
 800acca:	d001      	beq.n	800acd0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800accc:	2301      	movs	r3, #1
 800acce:	e04a      	b.n	800ad66 <HAL_TIM_Base_Start_IT+0xae>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800acd0:	687b      	ldr	r3, [r7, #4]
 800acd2:	2202      	movs	r2, #2
 800acd4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800acd8:	687b      	ldr	r3, [r7, #4]
 800acda:	681b      	ldr	r3, [r3, #0]
 800acdc:	68da      	ldr	r2, [r3, #12]
 800acde:	687b      	ldr	r3, [r7, #4]
 800ace0:	681b      	ldr	r3, [r3, #0]
 800ace2:	f042 0201 	orr.w	r2, r2, #1
 800ace6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800ace8:	687b      	ldr	r3, [r7, #4]
 800acea:	681b      	ldr	r3, [r3, #0]
 800acec:	4a21      	ldr	r2, [pc, #132]	@ (800ad74 <HAL_TIM_Base_Start_IT+0xbc>)
 800acee:	4293      	cmp	r3, r2
 800acf0:	d018      	beq.n	800ad24 <HAL_TIM_Base_Start_IT+0x6c>
 800acf2:	687b      	ldr	r3, [r7, #4]
 800acf4:	681b      	ldr	r3, [r3, #0]
 800acf6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800acfa:	d013      	beq.n	800ad24 <HAL_TIM_Base_Start_IT+0x6c>
 800acfc:	687b      	ldr	r3, [r7, #4]
 800acfe:	681b      	ldr	r3, [r3, #0]
 800ad00:	4a1d      	ldr	r2, [pc, #116]	@ (800ad78 <HAL_TIM_Base_Start_IT+0xc0>)
 800ad02:	4293      	cmp	r3, r2
 800ad04:	d00e      	beq.n	800ad24 <HAL_TIM_Base_Start_IT+0x6c>
 800ad06:	687b      	ldr	r3, [r7, #4]
 800ad08:	681b      	ldr	r3, [r3, #0]
 800ad0a:	4a1c      	ldr	r2, [pc, #112]	@ (800ad7c <HAL_TIM_Base_Start_IT+0xc4>)
 800ad0c:	4293      	cmp	r3, r2
 800ad0e:	d009      	beq.n	800ad24 <HAL_TIM_Base_Start_IT+0x6c>
 800ad10:	687b      	ldr	r3, [r7, #4]
 800ad12:	681b      	ldr	r3, [r3, #0]
 800ad14:	4a1a      	ldr	r2, [pc, #104]	@ (800ad80 <HAL_TIM_Base_Start_IT+0xc8>)
 800ad16:	4293      	cmp	r3, r2
 800ad18:	d004      	beq.n	800ad24 <HAL_TIM_Base_Start_IT+0x6c>
 800ad1a:	687b      	ldr	r3, [r7, #4]
 800ad1c:	681b      	ldr	r3, [r3, #0]
 800ad1e:	4a19      	ldr	r2, [pc, #100]	@ (800ad84 <HAL_TIM_Base_Start_IT+0xcc>)
 800ad20:	4293      	cmp	r3, r2
 800ad22:	d115      	bne.n	800ad50 <HAL_TIM_Base_Start_IT+0x98>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800ad24:	687b      	ldr	r3, [r7, #4]
 800ad26:	681b      	ldr	r3, [r3, #0]
 800ad28:	689a      	ldr	r2, [r3, #8]
 800ad2a:	4b17      	ldr	r3, [pc, #92]	@ (800ad88 <HAL_TIM_Base_Start_IT+0xd0>)
 800ad2c:	4013      	ands	r3, r2
 800ad2e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800ad30:	68fb      	ldr	r3, [r7, #12]
 800ad32:	2b06      	cmp	r3, #6
 800ad34:	d015      	beq.n	800ad62 <HAL_TIM_Base_Start_IT+0xaa>
 800ad36:	68fb      	ldr	r3, [r7, #12]
 800ad38:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800ad3c:	d011      	beq.n	800ad62 <HAL_TIM_Base_Start_IT+0xaa>
    {
      __HAL_TIM_ENABLE(htim);
 800ad3e:	687b      	ldr	r3, [r7, #4]
 800ad40:	681b      	ldr	r3, [r3, #0]
 800ad42:	681a      	ldr	r2, [r3, #0]
 800ad44:	687b      	ldr	r3, [r7, #4]
 800ad46:	681b      	ldr	r3, [r3, #0]
 800ad48:	f042 0201 	orr.w	r2, r2, #1
 800ad4c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800ad4e:	e008      	b.n	800ad62 <HAL_TIM_Base_Start_IT+0xaa>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800ad50:	687b      	ldr	r3, [r7, #4]
 800ad52:	681b      	ldr	r3, [r3, #0]
 800ad54:	681a      	ldr	r2, [r3, #0]
 800ad56:	687b      	ldr	r3, [r7, #4]
 800ad58:	681b      	ldr	r3, [r3, #0]
 800ad5a:	f042 0201 	orr.w	r2, r2, #1
 800ad5e:	601a      	str	r2, [r3, #0]
 800ad60:	e000      	b.n	800ad64 <HAL_TIM_Base_Start_IT+0xac>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800ad62:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800ad64:	2300      	movs	r3, #0
}
 800ad66:	4618      	mov	r0, r3
 800ad68:	3714      	adds	r7, #20
 800ad6a:	46bd      	mov	sp, r7
 800ad6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad70:	4770      	bx	lr
 800ad72:	bf00      	nop
 800ad74:	40012c00 	.word	0x40012c00
 800ad78:	40000400 	.word	0x40000400
 800ad7c:	40000800 	.word	0x40000800
 800ad80:	40013400 	.word	0x40013400
 800ad84:	40014000 	.word	0x40014000
 800ad88:	00010007 	.word	0x00010007

0800ad8c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800ad8c:	b580      	push	{r7, lr}
 800ad8e:	b082      	sub	sp, #8
 800ad90:	af00      	add	r7, sp, #0
 800ad92:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800ad94:	687b      	ldr	r3, [r7, #4]
 800ad96:	2b00      	cmp	r3, #0
 800ad98:	d101      	bne.n	800ad9e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800ad9a:	2301      	movs	r3, #1
 800ad9c:	e049      	b.n	800ae32 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800ad9e:	687b      	ldr	r3, [r7, #4]
 800ada0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800ada4:	b2db      	uxtb	r3, r3
 800ada6:	2b00      	cmp	r3, #0
 800ada8:	d106      	bne.n	800adb8 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800adaa:	687b      	ldr	r3, [r7, #4]
 800adac:	2200      	movs	r2, #0
 800adae:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800adb2:	6878      	ldr	r0, [r7, #4]
 800adb4:	f000 f841 	bl	800ae3a <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800adb8:	687b      	ldr	r3, [r7, #4]
 800adba:	2202      	movs	r2, #2
 800adbc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800adc0:	687b      	ldr	r3, [r7, #4]
 800adc2:	681a      	ldr	r2, [r3, #0]
 800adc4:	687b      	ldr	r3, [r7, #4]
 800adc6:	3304      	adds	r3, #4
 800adc8:	4619      	mov	r1, r3
 800adca:	4610      	mov	r0, r2
 800adcc:	f001 f948 	bl	800c060 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800add0:	687b      	ldr	r3, [r7, #4]
 800add2:	2201      	movs	r2, #1
 800add4:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800add8:	687b      	ldr	r3, [r7, #4]
 800adda:	2201      	movs	r2, #1
 800addc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800ade0:	687b      	ldr	r3, [r7, #4]
 800ade2:	2201      	movs	r2, #1
 800ade4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800ade8:	687b      	ldr	r3, [r7, #4]
 800adea:	2201      	movs	r2, #1
 800adec:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800adf0:	687b      	ldr	r3, [r7, #4]
 800adf2:	2201      	movs	r2, #1
 800adf4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800adf8:	687b      	ldr	r3, [r7, #4]
 800adfa:	2201      	movs	r2, #1
 800adfc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800ae00:	687b      	ldr	r3, [r7, #4]
 800ae02:	2201      	movs	r2, #1
 800ae04:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800ae08:	687b      	ldr	r3, [r7, #4]
 800ae0a:	2201      	movs	r2, #1
 800ae0c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800ae10:	687b      	ldr	r3, [r7, #4]
 800ae12:	2201      	movs	r2, #1
 800ae14:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800ae18:	687b      	ldr	r3, [r7, #4]
 800ae1a:	2201      	movs	r2, #1
 800ae1c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800ae20:	687b      	ldr	r3, [r7, #4]
 800ae22:	2201      	movs	r2, #1
 800ae24:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800ae28:	687b      	ldr	r3, [r7, #4]
 800ae2a:	2201      	movs	r2, #1
 800ae2c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800ae30:	2300      	movs	r3, #0
}
 800ae32:	4618      	mov	r0, r3
 800ae34:	3708      	adds	r7, #8
 800ae36:	46bd      	mov	sp, r7
 800ae38:	bd80      	pop	{r7, pc}

0800ae3a <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800ae3a:	b480      	push	{r7}
 800ae3c:	b083      	sub	sp, #12
 800ae3e:	af00      	add	r7, sp, #0
 800ae40:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800ae42:	bf00      	nop
 800ae44:	370c      	adds	r7, #12
 800ae46:	46bd      	mov	sp, r7
 800ae48:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae4c:	4770      	bx	lr
	...

0800ae50 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800ae50:	b580      	push	{r7, lr}
 800ae52:	b084      	sub	sp, #16
 800ae54:	af00      	add	r7, sp, #0
 800ae56:	6078      	str	r0, [r7, #4]
 800ae58:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800ae5a:	683b      	ldr	r3, [r7, #0]
 800ae5c:	2b00      	cmp	r3, #0
 800ae5e:	d109      	bne.n	800ae74 <HAL_TIM_PWM_Start+0x24>
 800ae60:	687b      	ldr	r3, [r7, #4]
 800ae62:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800ae66:	b2db      	uxtb	r3, r3
 800ae68:	2b01      	cmp	r3, #1
 800ae6a:	bf14      	ite	ne
 800ae6c:	2301      	movne	r3, #1
 800ae6e:	2300      	moveq	r3, #0
 800ae70:	b2db      	uxtb	r3, r3
 800ae72:	e03c      	b.n	800aeee <HAL_TIM_PWM_Start+0x9e>
 800ae74:	683b      	ldr	r3, [r7, #0]
 800ae76:	2b04      	cmp	r3, #4
 800ae78:	d109      	bne.n	800ae8e <HAL_TIM_PWM_Start+0x3e>
 800ae7a:	687b      	ldr	r3, [r7, #4]
 800ae7c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800ae80:	b2db      	uxtb	r3, r3
 800ae82:	2b01      	cmp	r3, #1
 800ae84:	bf14      	ite	ne
 800ae86:	2301      	movne	r3, #1
 800ae88:	2300      	moveq	r3, #0
 800ae8a:	b2db      	uxtb	r3, r3
 800ae8c:	e02f      	b.n	800aeee <HAL_TIM_PWM_Start+0x9e>
 800ae8e:	683b      	ldr	r3, [r7, #0]
 800ae90:	2b08      	cmp	r3, #8
 800ae92:	d109      	bne.n	800aea8 <HAL_TIM_PWM_Start+0x58>
 800ae94:	687b      	ldr	r3, [r7, #4]
 800ae96:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800ae9a:	b2db      	uxtb	r3, r3
 800ae9c:	2b01      	cmp	r3, #1
 800ae9e:	bf14      	ite	ne
 800aea0:	2301      	movne	r3, #1
 800aea2:	2300      	moveq	r3, #0
 800aea4:	b2db      	uxtb	r3, r3
 800aea6:	e022      	b.n	800aeee <HAL_TIM_PWM_Start+0x9e>
 800aea8:	683b      	ldr	r3, [r7, #0]
 800aeaa:	2b0c      	cmp	r3, #12
 800aeac:	d109      	bne.n	800aec2 <HAL_TIM_PWM_Start+0x72>
 800aeae:	687b      	ldr	r3, [r7, #4]
 800aeb0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800aeb4:	b2db      	uxtb	r3, r3
 800aeb6:	2b01      	cmp	r3, #1
 800aeb8:	bf14      	ite	ne
 800aeba:	2301      	movne	r3, #1
 800aebc:	2300      	moveq	r3, #0
 800aebe:	b2db      	uxtb	r3, r3
 800aec0:	e015      	b.n	800aeee <HAL_TIM_PWM_Start+0x9e>
 800aec2:	683b      	ldr	r3, [r7, #0]
 800aec4:	2b10      	cmp	r3, #16
 800aec6:	d109      	bne.n	800aedc <HAL_TIM_PWM_Start+0x8c>
 800aec8:	687b      	ldr	r3, [r7, #4]
 800aeca:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800aece:	b2db      	uxtb	r3, r3
 800aed0:	2b01      	cmp	r3, #1
 800aed2:	bf14      	ite	ne
 800aed4:	2301      	movne	r3, #1
 800aed6:	2300      	moveq	r3, #0
 800aed8:	b2db      	uxtb	r3, r3
 800aeda:	e008      	b.n	800aeee <HAL_TIM_PWM_Start+0x9e>
 800aedc:	687b      	ldr	r3, [r7, #4]
 800aede:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800aee2:	b2db      	uxtb	r3, r3
 800aee4:	2b01      	cmp	r3, #1
 800aee6:	bf14      	ite	ne
 800aee8:	2301      	movne	r3, #1
 800aeea:	2300      	moveq	r3, #0
 800aeec:	b2db      	uxtb	r3, r3
 800aeee:	2b00      	cmp	r3, #0
 800aef0:	d001      	beq.n	800aef6 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 800aef2:	2301      	movs	r3, #1
 800aef4:	e097      	b.n	800b026 <HAL_TIM_PWM_Start+0x1d6>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800aef6:	683b      	ldr	r3, [r7, #0]
 800aef8:	2b00      	cmp	r3, #0
 800aefa:	d104      	bne.n	800af06 <HAL_TIM_PWM_Start+0xb6>
 800aefc:	687b      	ldr	r3, [r7, #4]
 800aefe:	2202      	movs	r2, #2
 800af00:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800af04:	e023      	b.n	800af4e <HAL_TIM_PWM_Start+0xfe>
 800af06:	683b      	ldr	r3, [r7, #0]
 800af08:	2b04      	cmp	r3, #4
 800af0a:	d104      	bne.n	800af16 <HAL_TIM_PWM_Start+0xc6>
 800af0c:	687b      	ldr	r3, [r7, #4]
 800af0e:	2202      	movs	r2, #2
 800af10:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800af14:	e01b      	b.n	800af4e <HAL_TIM_PWM_Start+0xfe>
 800af16:	683b      	ldr	r3, [r7, #0]
 800af18:	2b08      	cmp	r3, #8
 800af1a:	d104      	bne.n	800af26 <HAL_TIM_PWM_Start+0xd6>
 800af1c:	687b      	ldr	r3, [r7, #4]
 800af1e:	2202      	movs	r2, #2
 800af20:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800af24:	e013      	b.n	800af4e <HAL_TIM_PWM_Start+0xfe>
 800af26:	683b      	ldr	r3, [r7, #0]
 800af28:	2b0c      	cmp	r3, #12
 800af2a:	d104      	bne.n	800af36 <HAL_TIM_PWM_Start+0xe6>
 800af2c:	687b      	ldr	r3, [r7, #4]
 800af2e:	2202      	movs	r2, #2
 800af30:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800af34:	e00b      	b.n	800af4e <HAL_TIM_PWM_Start+0xfe>
 800af36:	683b      	ldr	r3, [r7, #0]
 800af38:	2b10      	cmp	r3, #16
 800af3a:	d104      	bne.n	800af46 <HAL_TIM_PWM_Start+0xf6>
 800af3c:	687b      	ldr	r3, [r7, #4]
 800af3e:	2202      	movs	r2, #2
 800af40:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800af44:	e003      	b.n	800af4e <HAL_TIM_PWM_Start+0xfe>
 800af46:	687b      	ldr	r3, [r7, #4]
 800af48:	2202      	movs	r2, #2
 800af4a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800af4e:	687b      	ldr	r3, [r7, #4]
 800af50:	681b      	ldr	r3, [r3, #0]
 800af52:	2201      	movs	r2, #1
 800af54:	6839      	ldr	r1, [r7, #0]
 800af56:	4618      	mov	r0, r3
 800af58:	f001 fcb0 	bl	800c8bc <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800af5c:	687b      	ldr	r3, [r7, #4]
 800af5e:	681b      	ldr	r3, [r3, #0]
 800af60:	4a33      	ldr	r2, [pc, #204]	@ (800b030 <HAL_TIM_PWM_Start+0x1e0>)
 800af62:	4293      	cmp	r3, r2
 800af64:	d013      	beq.n	800af8e <HAL_TIM_PWM_Start+0x13e>
 800af66:	687b      	ldr	r3, [r7, #4]
 800af68:	681b      	ldr	r3, [r3, #0]
 800af6a:	4a32      	ldr	r2, [pc, #200]	@ (800b034 <HAL_TIM_PWM_Start+0x1e4>)
 800af6c:	4293      	cmp	r3, r2
 800af6e:	d00e      	beq.n	800af8e <HAL_TIM_PWM_Start+0x13e>
 800af70:	687b      	ldr	r3, [r7, #4]
 800af72:	681b      	ldr	r3, [r3, #0]
 800af74:	4a30      	ldr	r2, [pc, #192]	@ (800b038 <HAL_TIM_PWM_Start+0x1e8>)
 800af76:	4293      	cmp	r3, r2
 800af78:	d009      	beq.n	800af8e <HAL_TIM_PWM_Start+0x13e>
 800af7a:	687b      	ldr	r3, [r7, #4]
 800af7c:	681b      	ldr	r3, [r3, #0]
 800af7e:	4a2f      	ldr	r2, [pc, #188]	@ (800b03c <HAL_TIM_PWM_Start+0x1ec>)
 800af80:	4293      	cmp	r3, r2
 800af82:	d004      	beq.n	800af8e <HAL_TIM_PWM_Start+0x13e>
 800af84:	687b      	ldr	r3, [r7, #4]
 800af86:	681b      	ldr	r3, [r3, #0]
 800af88:	4a2d      	ldr	r2, [pc, #180]	@ (800b040 <HAL_TIM_PWM_Start+0x1f0>)
 800af8a:	4293      	cmp	r3, r2
 800af8c:	d101      	bne.n	800af92 <HAL_TIM_PWM_Start+0x142>
 800af8e:	2301      	movs	r3, #1
 800af90:	e000      	b.n	800af94 <HAL_TIM_PWM_Start+0x144>
 800af92:	2300      	movs	r3, #0
 800af94:	2b00      	cmp	r3, #0
 800af96:	d007      	beq.n	800afa8 <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800af98:	687b      	ldr	r3, [r7, #4]
 800af9a:	681b      	ldr	r3, [r3, #0]
 800af9c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800af9e:	687b      	ldr	r3, [r7, #4]
 800afa0:	681b      	ldr	r3, [r3, #0]
 800afa2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800afa6:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800afa8:	687b      	ldr	r3, [r7, #4]
 800afaa:	681b      	ldr	r3, [r3, #0]
 800afac:	4a20      	ldr	r2, [pc, #128]	@ (800b030 <HAL_TIM_PWM_Start+0x1e0>)
 800afae:	4293      	cmp	r3, r2
 800afb0:	d018      	beq.n	800afe4 <HAL_TIM_PWM_Start+0x194>
 800afb2:	687b      	ldr	r3, [r7, #4]
 800afb4:	681b      	ldr	r3, [r3, #0]
 800afb6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800afba:	d013      	beq.n	800afe4 <HAL_TIM_PWM_Start+0x194>
 800afbc:	687b      	ldr	r3, [r7, #4]
 800afbe:	681b      	ldr	r3, [r3, #0]
 800afc0:	4a20      	ldr	r2, [pc, #128]	@ (800b044 <HAL_TIM_PWM_Start+0x1f4>)
 800afc2:	4293      	cmp	r3, r2
 800afc4:	d00e      	beq.n	800afe4 <HAL_TIM_PWM_Start+0x194>
 800afc6:	687b      	ldr	r3, [r7, #4]
 800afc8:	681b      	ldr	r3, [r3, #0]
 800afca:	4a1f      	ldr	r2, [pc, #124]	@ (800b048 <HAL_TIM_PWM_Start+0x1f8>)
 800afcc:	4293      	cmp	r3, r2
 800afce:	d009      	beq.n	800afe4 <HAL_TIM_PWM_Start+0x194>
 800afd0:	687b      	ldr	r3, [r7, #4]
 800afd2:	681b      	ldr	r3, [r3, #0]
 800afd4:	4a17      	ldr	r2, [pc, #92]	@ (800b034 <HAL_TIM_PWM_Start+0x1e4>)
 800afd6:	4293      	cmp	r3, r2
 800afd8:	d004      	beq.n	800afe4 <HAL_TIM_PWM_Start+0x194>
 800afda:	687b      	ldr	r3, [r7, #4]
 800afdc:	681b      	ldr	r3, [r3, #0]
 800afde:	4a16      	ldr	r2, [pc, #88]	@ (800b038 <HAL_TIM_PWM_Start+0x1e8>)
 800afe0:	4293      	cmp	r3, r2
 800afe2:	d115      	bne.n	800b010 <HAL_TIM_PWM_Start+0x1c0>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800afe4:	687b      	ldr	r3, [r7, #4]
 800afe6:	681b      	ldr	r3, [r3, #0]
 800afe8:	689a      	ldr	r2, [r3, #8]
 800afea:	4b18      	ldr	r3, [pc, #96]	@ (800b04c <HAL_TIM_PWM_Start+0x1fc>)
 800afec:	4013      	ands	r3, r2
 800afee:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800aff0:	68fb      	ldr	r3, [r7, #12]
 800aff2:	2b06      	cmp	r3, #6
 800aff4:	d015      	beq.n	800b022 <HAL_TIM_PWM_Start+0x1d2>
 800aff6:	68fb      	ldr	r3, [r7, #12]
 800aff8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800affc:	d011      	beq.n	800b022 <HAL_TIM_PWM_Start+0x1d2>
    {
      __HAL_TIM_ENABLE(htim);
 800affe:	687b      	ldr	r3, [r7, #4]
 800b000:	681b      	ldr	r3, [r3, #0]
 800b002:	681a      	ldr	r2, [r3, #0]
 800b004:	687b      	ldr	r3, [r7, #4]
 800b006:	681b      	ldr	r3, [r3, #0]
 800b008:	f042 0201 	orr.w	r2, r2, #1
 800b00c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b00e:	e008      	b.n	800b022 <HAL_TIM_PWM_Start+0x1d2>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800b010:	687b      	ldr	r3, [r7, #4]
 800b012:	681b      	ldr	r3, [r3, #0]
 800b014:	681a      	ldr	r2, [r3, #0]
 800b016:	687b      	ldr	r3, [r7, #4]
 800b018:	681b      	ldr	r3, [r3, #0]
 800b01a:	f042 0201 	orr.w	r2, r2, #1
 800b01e:	601a      	str	r2, [r3, #0]
 800b020:	e000      	b.n	800b024 <HAL_TIM_PWM_Start+0x1d4>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b022:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800b024:	2300      	movs	r3, #0
}
 800b026:	4618      	mov	r0, r3
 800b028:	3710      	adds	r7, #16
 800b02a:	46bd      	mov	sp, r7
 800b02c:	bd80      	pop	{r7, pc}
 800b02e:	bf00      	nop
 800b030:	40012c00 	.word	0x40012c00
 800b034:	40013400 	.word	0x40013400
 800b038:	40014000 	.word	0x40014000
 800b03c:	40014400 	.word	0x40014400
 800b040:	40014800 	.word	0x40014800
 800b044:	40000400 	.word	0x40000400
 800b048:	40000800 	.word	0x40000800
 800b04c:	00010007 	.word	0x00010007

0800b050 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800b050:	b580      	push	{r7, lr}
 800b052:	b082      	sub	sp, #8
 800b054:	af00      	add	r7, sp, #0
 800b056:	6078      	str	r0, [r7, #4]
 800b058:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800b05a:	687b      	ldr	r3, [r7, #4]
 800b05c:	681b      	ldr	r3, [r3, #0]
 800b05e:	2200      	movs	r2, #0
 800b060:	6839      	ldr	r1, [r7, #0]
 800b062:	4618      	mov	r0, r3
 800b064:	f001 fc2a 	bl	800c8bc <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800b068:	687b      	ldr	r3, [r7, #4]
 800b06a:	681b      	ldr	r3, [r3, #0]
 800b06c:	4a3e      	ldr	r2, [pc, #248]	@ (800b168 <HAL_TIM_PWM_Stop+0x118>)
 800b06e:	4293      	cmp	r3, r2
 800b070:	d013      	beq.n	800b09a <HAL_TIM_PWM_Stop+0x4a>
 800b072:	687b      	ldr	r3, [r7, #4]
 800b074:	681b      	ldr	r3, [r3, #0]
 800b076:	4a3d      	ldr	r2, [pc, #244]	@ (800b16c <HAL_TIM_PWM_Stop+0x11c>)
 800b078:	4293      	cmp	r3, r2
 800b07a:	d00e      	beq.n	800b09a <HAL_TIM_PWM_Stop+0x4a>
 800b07c:	687b      	ldr	r3, [r7, #4]
 800b07e:	681b      	ldr	r3, [r3, #0]
 800b080:	4a3b      	ldr	r2, [pc, #236]	@ (800b170 <HAL_TIM_PWM_Stop+0x120>)
 800b082:	4293      	cmp	r3, r2
 800b084:	d009      	beq.n	800b09a <HAL_TIM_PWM_Stop+0x4a>
 800b086:	687b      	ldr	r3, [r7, #4]
 800b088:	681b      	ldr	r3, [r3, #0]
 800b08a:	4a3a      	ldr	r2, [pc, #232]	@ (800b174 <HAL_TIM_PWM_Stop+0x124>)
 800b08c:	4293      	cmp	r3, r2
 800b08e:	d004      	beq.n	800b09a <HAL_TIM_PWM_Stop+0x4a>
 800b090:	687b      	ldr	r3, [r7, #4]
 800b092:	681b      	ldr	r3, [r3, #0]
 800b094:	4a38      	ldr	r2, [pc, #224]	@ (800b178 <HAL_TIM_PWM_Stop+0x128>)
 800b096:	4293      	cmp	r3, r2
 800b098:	d101      	bne.n	800b09e <HAL_TIM_PWM_Stop+0x4e>
 800b09a:	2301      	movs	r3, #1
 800b09c:	e000      	b.n	800b0a0 <HAL_TIM_PWM_Stop+0x50>
 800b09e:	2300      	movs	r3, #0
 800b0a0:	2b00      	cmp	r3, #0
 800b0a2:	d017      	beq.n	800b0d4 <HAL_TIM_PWM_Stop+0x84>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 800b0a4:	687b      	ldr	r3, [r7, #4]
 800b0a6:	681b      	ldr	r3, [r3, #0]
 800b0a8:	6a1a      	ldr	r2, [r3, #32]
 800b0aa:	f241 1311 	movw	r3, #4369	@ 0x1111
 800b0ae:	4013      	ands	r3, r2
 800b0b0:	2b00      	cmp	r3, #0
 800b0b2:	d10f      	bne.n	800b0d4 <HAL_TIM_PWM_Stop+0x84>
 800b0b4:	687b      	ldr	r3, [r7, #4]
 800b0b6:	681b      	ldr	r3, [r3, #0]
 800b0b8:	6a1a      	ldr	r2, [r3, #32]
 800b0ba:	f244 4344 	movw	r3, #17476	@ 0x4444
 800b0be:	4013      	ands	r3, r2
 800b0c0:	2b00      	cmp	r3, #0
 800b0c2:	d107      	bne.n	800b0d4 <HAL_TIM_PWM_Stop+0x84>
 800b0c4:	687b      	ldr	r3, [r7, #4]
 800b0c6:	681b      	ldr	r3, [r3, #0]
 800b0c8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800b0ca:	687b      	ldr	r3, [r7, #4]
 800b0cc:	681b      	ldr	r3, [r3, #0]
 800b0ce:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800b0d2:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800b0d4:	687b      	ldr	r3, [r7, #4]
 800b0d6:	681b      	ldr	r3, [r3, #0]
 800b0d8:	6a1a      	ldr	r2, [r3, #32]
 800b0da:	f241 1311 	movw	r3, #4369	@ 0x1111
 800b0de:	4013      	ands	r3, r2
 800b0e0:	2b00      	cmp	r3, #0
 800b0e2:	d10f      	bne.n	800b104 <HAL_TIM_PWM_Stop+0xb4>
 800b0e4:	687b      	ldr	r3, [r7, #4]
 800b0e6:	681b      	ldr	r3, [r3, #0]
 800b0e8:	6a1a      	ldr	r2, [r3, #32]
 800b0ea:	f244 4344 	movw	r3, #17476	@ 0x4444
 800b0ee:	4013      	ands	r3, r2
 800b0f0:	2b00      	cmp	r3, #0
 800b0f2:	d107      	bne.n	800b104 <HAL_TIM_PWM_Stop+0xb4>
 800b0f4:	687b      	ldr	r3, [r7, #4]
 800b0f6:	681b      	ldr	r3, [r3, #0]
 800b0f8:	681a      	ldr	r2, [r3, #0]
 800b0fa:	687b      	ldr	r3, [r7, #4]
 800b0fc:	681b      	ldr	r3, [r3, #0]
 800b0fe:	f022 0201 	bic.w	r2, r2, #1
 800b102:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800b104:	683b      	ldr	r3, [r7, #0]
 800b106:	2b00      	cmp	r3, #0
 800b108:	d104      	bne.n	800b114 <HAL_TIM_PWM_Stop+0xc4>
 800b10a:	687b      	ldr	r3, [r7, #4]
 800b10c:	2201      	movs	r2, #1
 800b10e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800b112:	e023      	b.n	800b15c <HAL_TIM_PWM_Stop+0x10c>
 800b114:	683b      	ldr	r3, [r7, #0]
 800b116:	2b04      	cmp	r3, #4
 800b118:	d104      	bne.n	800b124 <HAL_TIM_PWM_Stop+0xd4>
 800b11a:	687b      	ldr	r3, [r7, #4]
 800b11c:	2201      	movs	r2, #1
 800b11e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800b122:	e01b      	b.n	800b15c <HAL_TIM_PWM_Stop+0x10c>
 800b124:	683b      	ldr	r3, [r7, #0]
 800b126:	2b08      	cmp	r3, #8
 800b128:	d104      	bne.n	800b134 <HAL_TIM_PWM_Stop+0xe4>
 800b12a:	687b      	ldr	r3, [r7, #4]
 800b12c:	2201      	movs	r2, #1
 800b12e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800b132:	e013      	b.n	800b15c <HAL_TIM_PWM_Stop+0x10c>
 800b134:	683b      	ldr	r3, [r7, #0]
 800b136:	2b0c      	cmp	r3, #12
 800b138:	d104      	bne.n	800b144 <HAL_TIM_PWM_Stop+0xf4>
 800b13a:	687b      	ldr	r3, [r7, #4]
 800b13c:	2201      	movs	r2, #1
 800b13e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800b142:	e00b      	b.n	800b15c <HAL_TIM_PWM_Stop+0x10c>
 800b144:	683b      	ldr	r3, [r7, #0]
 800b146:	2b10      	cmp	r3, #16
 800b148:	d104      	bne.n	800b154 <HAL_TIM_PWM_Stop+0x104>
 800b14a:	687b      	ldr	r3, [r7, #4]
 800b14c:	2201      	movs	r2, #1
 800b14e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800b152:	e003      	b.n	800b15c <HAL_TIM_PWM_Stop+0x10c>
 800b154:	687b      	ldr	r3, [r7, #4]
 800b156:	2201      	movs	r2, #1
 800b158:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Return function status */
  return HAL_OK;
 800b15c:	2300      	movs	r3, #0
}
 800b15e:	4618      	mov	r0, r3
 800b160:	3708      	adds	r7, #8
 800b162:	46bd      	mov	sp, r7
 800b164:	bd80      	pop	{r7, pc}
 800b166:	bf00      	nop
 800b168:	40012c00 	.word	0x40012c00
 800b16c:	40013400 	.word	0x40013400
 800b170:	40014000 	.word	0x40014000
 800b174:	40014400 	.word	0x40014400
 800b178:	40014800 	.word	0x40014800

0800b17c <HAL_TIM_PWM_Start_DMA>:
  * @param  Length The length of data to be transferred from memory to TIM peripheral
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, const uint32_t *pData,
                                        uint16_t Length)
{
 800b17c:	b580      	push	{r7, lr}
 800b17e:	b086      	sub	sp, #24
 800b180:	af00      	add	r7, sp, #0
 800b182:	60f8      	str	r0, [r7, #12]
 800b184:	60b9      	str	r1, [r7, #8]
 800b186:	607a      	str	r2, [r7, #4]
 800b188:	807b      	strh	r3, [r7, #2]
  HAL_StatusTypeDef status = HAL_OK;
 800b18a:	2300      	movs	r3, #0
 800b18c:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));

  /* Set the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)
 800b18e:	68bb      	ldr	r3, [r7, #8]
 800b190:	2b00      	cmp	r3, #0
 800b192:	d109      	bne.n	800b1a8 <HAL_TIM_PWM_Start_DMA+0x2c>
 800b194:	68fb      	ldr	r3, [r7, #12]
 800b196:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800b19a:	b2db      	uxtb	r3, r3
 800b19c:	2b02      	cmp	r3, #2
 800b19e:	bf0c      	ite	eq
 800b1a0:	2301      	moveq	r3, #1
 800b1a2:	2300      	movne	r3, #0
 800b1a4:	b2db      	uxtb	r3, r3
 800b1a6:	e03c      	b.n	800b222 <HAL_TIM_PWM_Start_DMA+0xa6>
 800b1a8:	68bb      	ldr	r3, [r7, #8]
 800b1aa:	2b04      	cmp	r3, #4
 800b1ac:	d109      	bne.n	800b1c2 <HAL_TIM_PWM_Start_DMA+0x46>
 800b1ae:	68fb      	ldr	r3, [r7, #12]
 800b1b0:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800b1b4:	b2db      	uxtb	r3, r3
 800b1b6:	2b02      	cmp	r3, #2
 800b1b8:	bf0c      	ite	eq
 800b1ba:	2301      	moveq	r3, #1
 800b1bc:	2300      	movne	r3, #0
 800b1be:	b2db      	uxtb	r3, r3
 800b1c0:	e02f      	b.n	800b222 <HAL_TIM_PWM_Start_DMA+0xa6>
 800b1c2:	68bb      	ldr	r3, [r7, #8]
 800b1c4:	2b08      	cmp	r3, #8
 800b1c6:	d109      	bne.n	800b1dc <HAL_TIM_PWM_Start_DMA+0x60>
 800b1c8:	68fb      	ldr	r3, [r7, #12]
 800b1ca:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800b1ce:	b2db      	uxtb	r3, r3
 800b1d0:	2b02      	cmp	r3, #2
 800b1d2:	bf0c      	ite	eq
 800b1d4:	2301      	moveq	r3, #1
 800b1d6:	2300      	movne	r3, #0
 800b1d8:	b2db      	uxtb	r3, r3
 800b1da:	e022      	b.n	800b222 <HAL_TIM_PWM_Start_DMA+0xa6>
 800b1dc:	68bb      	ldr	r3, [r7, #8]
 800b1de:	2b0c      	cmp	r3, #12
 800b1e0:	d109      	bne.n	800b1f6 <HAL_TIM_PWM_Start_DMA+0x7a>
 800b1e2:	68fb      	ldr	r3, [r7, #12]
 800b1e4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800b1e8:	b2db      	uxtb	r3, r3
 800b1ea:	2b02      	cmp	r3, #2
 800b1ec:	bf0c      	ite	eq
 800b1ee:	2301      	moveq	r3, #1
 800b1f0:	2300      	movne	r3, #0
 800b1f2:	b2db      	uxtb	r3, r3
 800b1f4:	e015      	b.n	800b222 <HAL_TIM_PWM_Start_DMA+0xa6>
 800b1f6:	68bb      	ldr	r3, [r7, #8]
 800b1f8:	2b10      	cmp	r3, #16
 800b1fa:	d109      	bne.n	800b210 <HAL_TIM_PWM_Start_DMA+0x94>
 800b1fc:	68fb      	ldr	r3, [r7, #12]
 800b1fe:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800b202:	b2db      	uxtb	r3, r3
 800b204:	2b02      	cmp	r3, #2
 800b206:	bf0c      	ite	eq
 800b208:	2301      	moveq	r3, #1
 800b20a:	2300      	movne	r3, #0
 800b20c:	b2db      	uxtb	r3, r3
 800b20e:	e008      	b.n	800b222 <HAL_TIM_PWM_Start_DMA+0xa6>
 800b210:	68fb      	ldr	r3, [r7, #12]
 800b212:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800b216:	b2db      	uxtb	r3, r3
 800b218:	2b02      	cmp	r3, #2
 800b21a:	bf0c      	ite	eq
 800b21c:	2301      	moveq	r3, #1
 800b21e:	2300      	movne	r3, #0
 800b220:	b2db      	uxtb	r3, r3
 800b222:	2b00      	cmp	r3, #0
 800b224:	d001      	beq.n	800b22a <HAL_TIM_PWM_Start_DMA+0xae>
  {
    return HAL_BUSY;
 800b226:	2302      	movs	r3, #2
 800b228:	e1a6      	b.n	800b578 <HAL_TIM_PWM_Start_DMA+0x3fc>
  }
  else if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY)
 800b22a:	68bb      	ldr	r3, [r7, #8]
 800b22c:	2b00      	cmp	r3, #0
 800b22e:	d109      	bne.n	800b244 <HAL_TIM_PWM_Start_DMA+0xc8>
 800b230:	68fb      	ldr	r3, [r7, #12]
 800b232:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800b236:	b2db      	uxtb	r3, r3
 800b238:	2b01      	cmp	r3, #1
 800b23a:	bf0c      	ite	eq
 800b23c:	2301      	moveq	r3, #1
 800b23e:	2300      	movne	r3, #0
 800b240:	b2db      	uxtb	r3, r3
 800b242:	e03c      	b.n	800b2be <HAL_TIM_PWM_Start_DMA+0x142>
 800b244:	68bb      	ldr	r3, [r7, #8]
 800b246:	2b04      	cmp	r3, #4
 800b248:	d109      	bne.n	800b25e <HAL_TIM_PWM_Start_DMA+0xe2>
 800b24a:	68fb      	ldr	r3, [r7, #12]
 800b24c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800b250:	b2db      	uxtb	r3, r3
 800b252:	2b01      	cmp	r3, #1
 800b254:	bf0c      	ite	eq
 800b256:	2301      	moveq	r3, #1
 800b258:	2300      	movne	r3, #0
 800b25a:	b2db      	uxtb	r3, r3
 800b25c:	e02f      	b.n	800b2be <HAL_TIM_PWM_Start_DMA+0x142>
 800b25e:	68bb      	ldr	r3, [r7, #8]
 800b260:	2b08      	cmp	r3, #8
 800b262:	d109      	bne.n	800b278 <HAL_TIM_PWM_Start_DMA+0xfc>
 800b264:	68fb      	ldr	r3, [r7, #12]
 800b266:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800b26a:	b2db      	uxtb	r3, r3
 800b26c:	2b01      	cmp	r3, #1
 800b26e:	bf0c      	ite	eq
 800b270:	2301      	moveq	r3, #1
 800b272:	2300      	movne	r3, #0
 800b274:	b2db      	uxtb	r3, r3
 800b276:	e022      	b.n	800b2be <HAL_TIM_PWM_Start_DMA+0x142>
 800b278:	68bb      	ldr	r3, [r7, #8]
 800b27a:	2b0c      	cmp	r3, #12
 800b27c:	d109      	bne.n	800b292 <HAL_TIM_PWM_Start_DMA+0x116>
 800b27e:	68fb      	ldr	r3, [r7, #12]
 800b280:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800b284:	b2db      	uxtb	r3, r3
 800b286:	2b01      	cmp	r3, #1
 800b288:	bf0c      	ite	eq
 800b28a:	2301      	moveq	r3, #1
 800b28c:	2300      	movne	r3, #0
 800b28e:	b2db      	uxtb	r3, r3
 800b290:	e015      	b.n	800b2be <HAL_TIM_PWM_Start_DMA+0x142>
 800b292:	68bb      	ldr	r3, [r7, #8]
 800b294:	2b10      	cmp	r3, #16
 800b296:	d109      	bne.n	800b2ac <HAL_TIM_PWM_Start_DMA+0x130>
 800b298:	68fb      	ldr	r3, [r7, #12]
 800b29a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800b29e:	b2db      	uxtb	r3, r3
 800b2a0:	2b01      	cmp	r3, #1
 800b2a2:	bf0c      	ite	eq
 800b2a4:	2301      	moveq	r3, #1
 800b2a6:	2300      	movne	r3, #0
 800b2a8:	b2db      	uxtb	r3, r3
 800b2aa:	e008      	b.n	800b2be <HAL_TIM_PWM_Start_DMA+0x142>
 800b2ac:	68fb      	ldr	r3, [r7, #12]
 800b2ae:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800b2b2:	b2db      	uxtb	r3, r3
 800b2b4:	2b01      	cmp	r3, #1
 800b2b6:	bf0c      	ite	eq
 800b2b8:	2301      	moveq	r3, #1
 800b2ba:	2300      	movne	r3, #0
 800b2bc:	b2db      	uxtb	r3, r3
 800b2be:	2b00      	cmp	r3, #0
 800b2c0:	d034      	beq.n	800b32c <HAL_TIM_PWM_Start_DMA+0x1b0>
  {
    if ((pData == NULL) || (Length == 0U))
 800b2c2:	687b      	ldr	r3, [r7, #4]
 800b2c4:	2b00      	cmp	r3, #0
 800b2c6:	d002      	beq.n	800b2ce <HAL_TIM_PWM_Start_DMA+0x152>
 800b2c8:	887b      	ldrh	r3, [r7, #2]
 800b2ca:	2b00      	cmp	r3, #0
 800b2cc:	d101      	bne.n	800b2d2 <HAL_TIM_PWM_Start_DMA+0x156>
    {
      return HAL_ERROR;
 800b2ce:	2301      	movs	r3, #1
 800b2d0:	e152      	b.n	800b578 <HAL_TIM_PWM_Start_DMA+0x3fc>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800b2d2:	68bb      	ldr	r3, [r7, #8]
 800b2d4:	2b00      	cmp	r3, #0
 800b2d6:	d104      	bne.n	800b2e2 <HAL_TIM_PWM_Start_DMA+0x166>
 800b2d8:	68fb      	ldr	r3, [r7, #12]
 800b2da:	2202      	movs	r2, #2
 800b2dc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800b2e0:	e026      	b.n	800b330 <HAL_TIM_PWM_Start_DMA+0x1b4>
 800b2e2:	68bb      	ldr	r3, [r7, #8]
 800b2e4:	2b04      	cmp	r3, #4
 800b2e6:	d104      	bne.n	800b2f2 <HAL_TIM_PWM_Start_DMA+0x176>
 800b2e8:	68fb      	ldr	r3, [r7, #12]
 800b2ea:	2202      	movs	r2, #2
 800b2ec:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800b2f0:	e01e      	b.n	800b330 <HAL_TIM_PWM_Start_DMA+0x1b4>
 800b2f2:	68bb      	ldr	r3, [r7, #8]
 800b2f4:	2b08      	cmp	r3, #8
 800b2f6:	d104      	bne.n	800b302 <HAL_TIM_PWM_Start_DMA+0x186>
 800b2f8:	68fb      	ldr	r3, [r7, #12]
 800b2fa:	2202      	movs	r2, #2
 800b2fc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800b300:	e016      	b.n	800b330 <HAL_TIM_PWM_Start_DMA+0x1b4>
 800b302:	68bb      	ldr	r3, [r7, #8]
 800b304:	2b0c      	cmp	r3, #12
 800b306:	d104      	bne.n	800b312 <HAL_TIM_PWM_Start_DMA+0x196>
 800b308:	68fb      	ldr	r3, [r7, #12]
 800b30a:	2202      	movs	r2, #2
 800b30c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800b310:	e00e      	b.n	800b330 <HAL_TIM_PWM_Start_DMA+0x1b4>
 800b312:	68bb      	ldr	r3, [r7, #8]
 800b314:	2b10      	cmp	r3, #16
 800b316:	d104      	bne.n	800b322 <HAL_TIM_PWM_Start_DMA+0x1a6>
 800b318:	68fb      	ldr	r3, [r7, #12]
 800b31a:	2202      	movs	r2, #2
 800b31c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800b320:	e006      	b.n	800b330 <HAL_TIM_PWM_Start_DMA+0x1b4>
 800b322:	68fb      	ldr	r3, [r7, #12]
 800b324:	2202      	movs	r2, #2
 800b326:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800b32a:	e001      	b.n	800b330 <HAL_TIM_PWM_Start_DMA+0x1b4>
    }
  }
  else
  {
    return HAL_ERROR;
 800b32c:	2301      	movs	r3, #1
 800b32e:	e123      	b.n	800b578 <HAL_TIM_PWM_Start_DMA+0x3fc>
  }

  switch (Channel)
 800b330:	68bb      	ldr	r3, [r7, #8]
 800b332:	2b0c      	cmp	r3, #12
 800b334:	f200 80ae 	bhi.w	800b494 <HAL_TIM_PWM_Start_DMA+0x318>
 800b338:	a201      	add	r2, pc, #4	@ (adr r2, 800b340 <HAL_TIM_PWM_Start_DMA+0x1c4>)
 800b33a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b33e:	bf00      	nop
 800b340:	0800b375 	.word	0x0800b375
 800b344:	0800b495 	.word	0x0800b495
 800b348:	0800b495 	.word	0x0800b495
 800b34c:	0800b495 	.word	0x0800b495
 800b350:	0800b3bd 	.word	0x0800b3bd
 800b354:	0800b495 	.word	0x0800b495
 800b358:	0800b495 	.word	0x0800b495
 800b35c:	0800b495 	.word	0x0800b495
 800b360:	0800b405 	.word	0x0800b405
 800b364:	0800b495 	.word	0x0800b495
 800b368:	0800b495 	.word	0x0800b495
 800b36c:	0800b495 	.word	0x0800b495
 800b370:	0800b44d 	.word	0x0800b44d
  {
    case TIM_CHANNEL_1:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
 800b374:	68fb      	ldr	r3, [r7, #12]
 800b376:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b378:	4a81      	ldr	r2, [pc, #516]	@ (800b580 <HAL_TIM_PWM_Start_DMA+0x404>)
 800b37a:	62da      	str	r2, [r3, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 800b37c:	68fb      	ldr	r3, [r7, #12]
 800b37e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b380:	4a80      	ldr	r2, [pc, #512]	@ (800b584 <HAL_TIM_PWM_Start_DMA+0x408>)
 800b382:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 800b384:	68fb      	ldr	r3, [r7, #12]
 800b386:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b388:	4a7f      	ldr	r2, [pc, #508]	@ (800b588 <HAL_TIM_PWM_Start_DMA+0x40c>)
 800b38a:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1,
 800b38c:	68fb      	ldr	r3, [r7, #12]
 800b38e:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 800b390:	6879      	ldr	r1, [r7, #4]
 800b392:	68fb      	ldr	r3, [r7, #12]
 800b394:	681b      	ldr	r3, [r3, #0]
 800b396:	3334      	adds	r3, #52	@ 0x34
 800b398:	461a      	mov	r2, r3
 800b39a:	887b      	ldrh	r3, [r7, #2]
 800b39c:	f7fc fd68 	bl	8007e70 <HAL_DMA_Start_IT>
 800b3a0:	4603      	mov	r3, r0
 800b3a2:	2b00      	cmp	r3, #0
 800b3a4:	d001      	beq.n	800b3aa <HAL_TIM_PWM_Start_DMA+0x22e>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 800b3a6:	2301      	movs	r3, #1
 800b3a8:	e0e6      	b.n	800b578 <HAL_TIM_PWM_Start_DMA+0x3fc>
      }

      /* Enable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 800b3aa:	68fb      	ldr	r3, [r7, #12]
 800b3ac:	681b      	ldr	r3, [r3, #0]
 800b3ae:	68da      	ldr	r2, [r3, #12]
 800b3b0:	68fb      	ldr	r3, [r7, #12]
 800b3b2:	681b      	ldr	r3, [r3, #0]
 800b3b4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800b3b8:	60da      	str	r2, [r3, #12]
      break;
 800b3ba:	e06e      	b.n	800b49a <HAL_TIM_PWM_Start_DMA+0x31e>
    }

    case TIM_CHANNEL_2:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
 800b3bc:	68fb      	ldr	r3, [r7, #12]
 800b3be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b3c0:	4a6f      	ldr	r2, [pc, #444]	@ (800b580 <HAL_TIM_PWM_Start_DMA+0x404>)
 800b3c2:	62da      	str	r2, [r3, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 800b3c4:	68fb      	ldr	r3, [r7, #12]
 800b3c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b3c8:	4a6e      	ldr	r2, [pc, #440]	@ (800b584 <HAL_TIM_PWM_Start_DMA+0x408>)
 800b3ca:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 800b3cc:	68fb      	ldr	r3, [r7, #12]
 800b3ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b3d0:	4a6d      	ldr	r2, [pc, #436]	@ (800b588 <HAL_TIM_PWM_Start_DMA+0x40c>)
 800b3d2:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2,
 800b3d4:	68fb      	ldr	r3, [r7, #12]
 800b3d6:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 800b3d8:	6879      	ldr	r1, [r7, #4]
 800b3da:	68fb      	ldr	r3, [r7, #12]
 800b3dc:	681b      	ldr	r3, [r3, #0]
 800b3de:	3338      	adds	r3, #56	@ 0x38
 800b3e0:	461a      	mov	r2, r3
 800b3e2:	887b      	ldrh	r3, [r7, #2]
 800b3e4:	f7fc fd44 	bl	8007e70 <HAL_DMA_Start_IT>
 800b3e8:	4603      	mov	r3, r0
 800b3ea:	2b00      	cmp	r3, #0
 800b3ec:	d001      	beq.n	800b3f2 <HAL_TIM_PWM_Start_DMA+0x276>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 800b3ee:	2301      	movs	r3, #1
 800b3f0:	e0c2      	b.n	800b578 <HAL_TIM_PWM_Start_DMA+0x3fc>
      }
      /* Enable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 800b3f2:	68fb      	ldr	r3, [r7, #12]
 800b3f4:	681b      	ldr	r3, [r3, #0]
 800b3f6:	68da      	ldr	r2, [r3, #12]
 800b3f8:	68fb      	ldr	r3, [r7, #12]
 800b3fa:	681b      	ldr	r3, [r3, #0]
 800b3fc:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800b400:	60da      	str	r2, [r3, #12]
      break;
 800b402:	e04a      	b.n	800b49a <HAL_TIM_PWM_Start_DMA+0x31e>
    }

    case TIM_CHANNEL_3:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
 800b404:	68fb      	ldr	r3, [r7, #12]
 800b406:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b408:	4a5d      	ldr	r2, [pc, #372]	@ (800b580 <HAL_TIM_PWM_Start_DMA+0x404>)
 800b40a:	62da      	str	r2, [r3, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 800b40c:	68fb      	ldr	r3, [r7, #12]
 800b40e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b410:	4a5c      	ldr	r2, [pc, #368]	@ (800b584 <HAL_TIM_PWM_Start_DMA+0x408>)
 800b412:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 800b414:	68fb      	ldr	r3, [r7, #12]
 800b416:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b418:	4a5b      	ldr	r2, [pc, #364]	@ (800b588 <HAL_TIM_PWM_Start_DMA+0x40c>)
 800b41a:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3,
 800b41c:	68fb      	ldr	r3, [r7, #12]
 800b41e:	6ad8      	ldr	r0, [r3, #44]	@ 0x2c
 800b420:	6879      	ldr	r1, [r7, #4]
 800b422:	68fb      	ldr	r3, [r7, #12]
 800b424:	681b      	ldr	r3, [r3, #0]
 800b426:	333c      	adds	r3, #60	@ 0x3c
 800b428:	461a      	mov	r2, r3
 800b42a:	887b      	ldrh	r3, [r7, #2]
 800b42c:	f7fc fd20 	bl	8007e70 <HAL_DMA_Start_IT>
 800b430:	4603      	mov	r3, r0
 800b432:	2b00      	cmp	r3, #0
 800b434:	d001      	beq.n	800b43a <HAL_TIM_PWM_Start_DMA+0x2be>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 800b436:	2301      	movs	r3, #1
 800b438:	e09e      	b.n	800b578 <HAL_TIM_PWM_Start_DMA+0x3fc>
      }
      /* Enable the TIM Output Capture/Compare 3 request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 800b43a:	68fb      	ldr	r3, [r7, #12]
 800b43c:	681b      	ldr	r3, [r3, #0]
 800b43e:	68da      	ldr	r2, [r3, #12]
 800b440:	68fb      	ldr	r3, [r7, #12]
 800b442:	681b      	ldr	r3, [r3, #0]
 800b444:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800b448:	60da      	str	r2, [r3, #12]
      break;
 800b44a:	e026      	b.n	800b49a <HAL_TIM_PWM_Start_DMA+0x31e>
    }

    case TIM_CHANNEL_4:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
 800b44c:	68fb      	ldr	r3, [r7, #12]
 800b44e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b450:	4a4b      	ldr	r2, [pc, #300]	@ (800b580 <HAL_TIM_PWM_Start_DMA+0x404>)
 800b452:	62da      	str	r2, [r3, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 800b454:	68fb      	ldr	r3, [r7, #12]
 800b456:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b458:	4a4a      	ldr	r2, [pc, #296]	@ (800b584 <HAL_TIM_PWM_Start_DMA+0x408>)
 800b45a:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 800b45c:	68fb      	ldr	r3, [r7, #12]
 800b45e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b460:	4a49      	ldr	r2, [pc, #292]	@ (800b588 <HAL_TIM_PWM_Start_DMA+0x40c>)
 800b462:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)pData, (uint32_t)&htim->Instance->CCR4,
 800b464:	68fb      	ldr	r3, [r7, #12]
 800b466:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800b468:	6879      	ldr	r1, [r7, #4]
 800b46a:	68fb      	ldr	r3, [r7, #12]
 800b46c:	681b      	ldr	r3, [r3, #0]
 800b46e:	3340      	adds	r3, #64	@ 0x40
 800b470:	461a      	mov	r2, r3
 800b472:	887b      	ldrh	r3, [r7, #2]
 800b474:	f7fc fcfc 	bl	8007e70 <HAL_DMA_Start_IT>
 800b478:	4603      	mov	r3, r0
 800b47a:	2b00      	cmp	r3, #0
 800b47c:	d001      	beq.n	800b482 <HAL_TIM_PWM_Start_DMA+0x306>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 800b47e:	2301      	movs	r3, #1
 800b480:	e07a      	b.n	800b578 <HAL_TIM_PWM_Start_DMA+0x3fc>
      }
      /* Enable the TIM Capture/Compare 4 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 800b482:	68fb      	ldr	r3, [r7, #12]
 800b484:	681b      	ldr	r3, [r3, #0]
 800b486:	68da      	ldr	r2, [r3, #12]
 800b488:	68fb      	ldr	r3, [r7, #12]
 800b48a:	681b      	ldr	r3, [r3, #0]
 800b48c:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800b490:	60da      	str	r2, [r3, #12]
      break;
 800b492:	e002      	b.n	800b49a <HAL_TIM_PWM_Start_DMA+0x31e>
    }

    default:
      status = HAL_ERROR;
 800b494:	2301      	movs	r3, #1
 800b496:	75fb      	strb	r3, [r7, #23]
      break;
 800b498:	bf00      	nop
  }

  if (status == HAL_OK)
 800b49a:	7dfb      	ldrb	r3, [r7, #23]
 800b49c:	2b00      	cmp	r3, #0
 800b49e:	d16a      	bne.n	800b576 <HAL_TIM_PWM_Start_DMA+0x3fa>
  {
    /* Enable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800b4a0:	68fb      	ldr	r3, [r7, #12]
 800b4a2:	681b      	ldr	r3, [r3, #0]
 800b4a4:	2201      	movs	r2, #1
 800b4a6:	68b9      	ldr	r1, [r7, #8]
 800b4a8:	4618      	mov	r0, r3
 800b4aa:	f001 fa07 	bl	800c8bc <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800b4ae:	68fb      	ldr	r3, [r7, #12]
 800b4b0:	681b      	ldr	r3, [r3, #0]
 800b4b2:	4a36      	ldr	r2, [pc, #216]	@ (800b58c <HAL_TIM_PWM_Start_DMA+0x410>)
 800b4b4:	4293      	cmp	r3, r2
 800b4b6:	d013      	beq.n	800b4e0 <HAL_TIM_PWM_Start_DMA+0x364>
 800b4b8:	68fb      	ldr	r3, [r7, #12]
 800b4ba:	681b      	ldr	r3, [r3, #0]
 800b4bc:	4a34      	ldr	r2, [pc, #208]	@ (800b590 <HAL_TIM_PWM_Start_DMA+0x414>)
 800b4be:	4293      	cmp	r3, r2
 800b4c0:	d00e      	beq.n	800b4e0 <HAL_TIM_PWM_Start_DMA+0x364>
 800b4c2:	68fb      	ldr	r3, [r7, #12]
 800b4c4:	681b      	ldr	r3, [r3, #0]
 800b4c6:	4a33      	ldr	r2, [pc, #204]	@ (800b594 <HAL_TIM_PWM_Start_DMA+0x418>)
 800b4c8:	4293      	cmp	r3, r2
 800b4ca:	d009      	beq.n	800b4e0 <HAL_TIM_PWM_Start_DMA+0x364>
 800b4cc:	68fb      	ldr	r3, [r7, #12]
 800b4ce:	681b      	ldr	r3, [r3, #0]
 800b4d0:	4a31      	ldr	r2, [pc, #196]	@ (800b598 <HAL_TIM_PWM_Start_DMA+0x41c>)
 800b4d2:	4293      	cmp	r3, r2
 800b4d4:	d004      	beq.n	800b4e0 <HAL_TIM_PWM_Start_DMA+0x364>
 800b4d6:	68fb      	ldr	r3, [r7, #12]
 800b4d8:	681b      	ldr	r3, [r3, #0]
 800b4da:	4a30      	ldr	r2, [pc, #192]	@ (800b59c <HAL_TIM_PWM_Start_DMA+0x420>)
 800b4dc:	4293      	cmp	r3, r2
 800b4de:	d101      	bne.n	800b4e4 <HAL_TIM_PWM_Start_DMA+0x368>
 800b4e0:	2301      	movs	r3, #1
 800b4e2:	e000      	b.n	800b4e6 <HAL_TIM_PWM_Start_DMA+0x36a>
 800b4e4:	2300      	movs	r3, #0
 800b4e6:	2b00      	cmp	r3, #0
 800b4e8:	d007      	beq.n	800b4fa <HAL_TIM_PWM_Start_DMA+0x37e>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 800b4ea:	68fb      	ldr	r3, [r7, #12]
 800b4ec:	681b      	ldr	r3, [r3, #0]
 800b4ee:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800b4f0:	68fb      	ldr	r3, [r7, #12]
 800b4f2:	681b      	ldr	r3, [r3, #0]
 800b4f4:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800b4f8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800b4fa:	68fb      	ldr	r3, [r7, #12]
 800b4fc:	681b      	ldr	r3, [r3, #0]
 800b4fe:	4a23      	ldr	r2, [pc, #140]	@ (800b58c <HAL_TIM_PWM_Start_DMA+0x410>)
 800b500:	4293      	cmp	r3, r2
 800b502:	d018      	beq.n	800b536 <HAL_TIM_PWM_Start_DMA+0x3ba>
 800b504:	68fb      	ldr	r3, [r7, #12]
 800b506:	681b      	ldr	r3, [r3, #0]
 800b508:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b50c:	d013      	beq.n	800b536 <HAL_TIM_PWM_Start_DMA+0x3ba>
 800b50e:	68fb      	ldr	r3, [r7, #12]
 800b510:	681b      	ldr	r3, [r3, #0]
 800b512:	4a23      	ldr	r2, [pc, #140]	@ (800b5a0 <HAL_TIM_PWM_Start_DMA+0x424>)
 800b514:	4293      	cmp	r3, r2
 800b516:	d00e      	beq.n	800b536 <HAL_TIM_PWM_Start_DMA+0x3ba>
 800b518:	68fb      	ldr	r3, [r7, #12]
 800b51a:	681b      	ldr	r3, [r3, #0]
 800b51c:	4a21      	ldr	r2, [pc, #132]	@ (800b5a4 <HAL_TIM_PWM_Start_DMA+0x428>)
 800b51e:	4293      	cmp	r3, r2
 800b520:	d009      	beq.n	800b536 <HAL_TIM_PWM_Start_DMA+0x3ba>
 800b522:	68fb      	ldr	r3, [r7, #12]
 800b524:	681b      	ldr	r3, [r3, #0]
 800b526:	4a1a      	ldr	r2, [pc, #104]	@ (800b590 <HAL_TIM_PWM_Start_DMA+0x414>)
 800b528:	4293      	cmp	r3, r2
 800b52a:	d004      	beq.n	800b536 <HAL_TIM_PWM_Start_DMA+0x3ba>
 800b52c:	68fb      	ldr	r3, [r7, #12]
 800b52e:	681b      	ldr	r3, [r3, #0]
 800b530:	4a18      	ldr	r2, [pc, #96]	@ (800b594 <HAL_TIM_PWM_Start_DMA+0x418>)
 800b532:	4293      	cmp	r3, r2
 800b534:	d115      	bne.n	800b562 <HAL_TIM_PWM_Start_DMA+0x3e6>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800b536:	68fb      	ldr	r3, [r7, #12]
 800b538:	681b      	ldr	r3, [r3, #0]
 800b53a:	689a      	ldr	r2, [r3, #8]
 800b53c:	4b1a      	ldr	r3, [pc, #104]	@ (800b5a8 <HAL_TIM_PWM_Start_DMA+0x42c>)
 800b53e:	4013      	ands	r3, r2
 800b540:	613b      	str	r3, [r7, #16]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b542:	693b      	ldr	r3, [r7, #16]
 800b544:	2b06      	cmp	r3, #6
 800b546:	d015      	beq.n	800b574 <HAL_TIM_PWM_Start_DMA+0x3f8>
 800b548:	693b      	ldr	r3, [r7, #16]
 800b54a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b54e:	d011      	beq.n	800b574 <HAL_TIM_PWM_Start_DMA+0x3f8>
      {
        __HAL_TIM_ENABLE(htim);
 800b550:	68fb      	ldr	r3, [r7, #12]
 800b552:	681b      	ldr	r3, [r3, #0]
 800b554:	681a      	ldr	r2, [r3, #0]
 800b556:	68fb      	ldr	r3, [r7, #12]
 800b558:	681b      	ldr	r3, [r3, #0]
 800b55a:	f042 0201 	orr.w	r2, r2, #1
 800b55e:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b560:	e008      	b.n	800b574 <HAL_TIM_PWM_Start_DMA+0x3f8>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 800b562:	68fb      	ldr	r3, [r7, #12]
 800b564:	681b      	ldr	r3, [r3, #0]
 800b566:	681a      	ldr	r2, [r3, #0]
 800b568:	68fb      	ldr	r3, [r7, #12]
 800b56a:	681b      	ldr	r3, [r3, #0]
 800b56c:	f042 0201 	orr.w	r2, r2, #1
 800b570:	601a      	str	r2, [r3, #0]
 800b572:	e000      	b.n	800b576 <HAL_TIM_PWM_Start_DMA+0x3fa>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b574:	bf00      	nop
    }
  }

  /* Return function status */
  return status;
 800b576:	7dfb      	ldrb	r3, [r7, #23]
}
 800b578:	4618      	mov	r0, r3
 800b57a:	3718      	adds	r7, #24
 800b57c:	46bd      	mov	sp, r7
 800b57e:	bd80      	pop	{r7, pc}
 800b580:	0800bf4f 	.word	0x0800bf4f
 800b584:	0800bff7 	.word	0x0800bff7
 800b588:	0800bebd 	.word	0x0800bebd
 800b58c:	40012c00 	.word	0x40012c00
 800b590:	40013400 	.word	0x40013400
 800b594:	40014000 	.word	0x40014000
 800b598:	40014400 	.word	0x40014400
 800b59c:	40014800 	.word	0x40014800
 800b5a0:	40000400 	.word	0x40000400
 800b5a4:	40000800 	.word	0x40000800
 800b5a8:	00010007 	.word	0x00010007

0800b5ac <HAL_TIM_PWM_Stop_DMA>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800b5ac:	b580      	push	{r7, lr}
 800b5ae:	b084      	sub	sp, #16
 800b5b0:	af00      	add	r7, sp, #0
 800b5b2:	6078      	str	r0, [r7, #4]
 800b5b4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800b5b6:	2300      	movs	r3, #0
 800b5b8:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));

  switch (Channel)
 800b5ba:	683b      	ldr	r3, [r7, #0]
 800b5bc:	2b0c      	cmp	r3, #12
 800b5be:	d855      	bhi.n	800b66c <HAL_TIM_PWM_Stop_DMA+0xc0>
 800b5c0:	a201      	add	r2, pc, #4	@ (adr r2, 800b5c8 <HAL_TIM_PWM_Stop_DMA+0x1c>)
 800b5c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b5c6:	bf00      	nop
 800b5c8:	0800b5fd 	.word	0x0800b5fd
 800b5cc:	0800b66d 	.word	0x0800b66d
 800b5d0:	0800b66d 	.word	0x0800b66d
 800b5d4:	0800b66d 	.word	0x0800b66d
 800b5d8:	0800b619 	.word	0x0800b619
 800b5dc:	0800b66d 	.word	0x0800b66d
 800b5e0:	0800b66d 	.word	0x0800b66d
 800b5e4:	0800b66d 	.word	0x0800b66d
 800b5e8:	0800b635 	.word	0x0800b635
 800b5ec:	0800b66d 	.word	0x0800b66d
 800b5f0:	0800b66d 	.word	0x0800b66d
 800b5f4:	0800b66d 	.word	0x0800b66d
 800b5f8:	0800b651 	.word	0x0800b651
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 800b5fc:	687b      	ldr	r3, [r7, #4]
 800b5fe:	681b      	ldr	r3, [r3, #0]
 800b600:	68da      	ldr	r2, [r3, #12]
 800b602:	687b      	ldr	r3, [r7, #4]
 800b604:	681b      	ldr	r3, [r3, #0]
 800b606:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 800b60a:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
 800b60c:	687b      	ldr	r3, [r7, #4]
 800b60e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b610:	4618      	mov	r0, r3
 800b612:	f7fc fd01 	bl	8008018 <HAL_DMA_Abort_IT>
      break;
 800b616:	e02c      	b.n	800b672 <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
 800b618:	687b      	ldr	r3, [r7, #4]
 800b61a:	681b      	ldr	r3, [r3, #0]
 800b61c:	68da      	ldr	r2, [r3, #12]
 800b61e:	687b      	ldr	r3, [r7, #4]
 800b620:	681b      	ldr	r3, [r3, #0]
 800b622:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800b626:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
 800b628:	687b      	ldr	r3, [r7, #4]
 800b62a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b62c:	4618      	mov	r0, r3
 800b62e:	f7fc fcf3 	bl	8008018 <HAL_DMA_Abort_IT>
      break;
 800b632:	e01e      	b.n	800b672 <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);
 800b634:	687b      	ldr	r3, [r7, #4]
 800b636:	681b      	ldr	r3, [r3, #0]
 800b638:	68da      	ldr	r2, [r3, #12]
 800b63a:	687b      	ldr	r3, [r7, #4]
 800b63c:	681b      	ldr	r3, [r3, #0]
 800b63e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800b642:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]);
 800b644:	687b      	ldr	r3, [r7, #4]
 800b646:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b648:	4618      	mov	r0, r3
 800b64a:	f7fc fce5 	bl	8008018 <HAL_DMA_Abort_IT>
      break;
 800b64e:	e010      	b.n	800b672 <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4);
 800b650:	687b      	ldr	r3, [r7, #4]
 800b652:	681b      	ldr	r3, [r3, #0]
 800b654:	68da      	ldr	r2, [r3, #12]
 800b656:	687b      	ldr	r3, [r7, #4]
 800b658:	681b      	ldr	r3, [r3, #0]
 800b65a:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800b65e:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]);
 800b660:	687b      	ldr	r3, [r7, #4]
 800b662:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b664:	4618      	mov	r0, r3
 800b666:	f7fc fcd7 	bl	8008018 <HAL_DMA_Abort_IT>
      break;
 800b66a:	e002      	b.n	800b672 <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    default:
      status = HAL_ERROR;
 800b66c:	2301      	movs	r3, #1
 800b66e:	73fb      	strb	r3, [r7, #15]
      break;
 800b670:	bf00      	nop
  }

  if (status == HAL_OK)
 800b672:	7bfb      	ldrb	r3, [r7, #15]
 800b674:	2b00      	cmp	r3, #0
 800b676:	f040 8081 	bne.w	800b77c <HAL_TIM_PWM_Stop_DMA+0x1d0>
  {
    /* Disable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800b67a:	687b      	ldr	r3, [r7, #4]
 800b67c:	681b      	ldr	r3, [r3, #0]
 800b67e:	2200      	movs	r2, #0
 800b680:	6839      	ldr	r1, [r7, #0]
 800b682:	4618      	mov	r0, r3
 800b684:	f001 f91a 	bl	800c8bc <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800b688:	687b      	ldr	r3, [r7, #4]
 800b68a:	681b      	ldr	r3, [r3, #0]
 800b68c:	4a3e      	ldr	r2, [pc, #248]	@ (800b788 <HAL_TIM_PWM_Stop_DMA+0x1dc>)
 800b68e:	4293      	cmp	r3, r2
 800b690:	d013      	beq.n	800b6ba <HAL_TIM_PWM_Stop_DMA+0x10e>
 800b692:	687b      	ldr	r3, [r7, #4]
 800b694:	681b      	ldr	r3, [r3, #0]
 800b696:	4a3d      	ldr	r2, [pc, #244]	@ (800b78c <HAL_TIM_PWM_Stop_DMA+0x1e0>)
 800b698:	4293      	cmp	r3, r2
 800b69a:	d00e      	beq.n	800b6ba <HAL_TIM_PWM_Stop_DMA+0x10e>
 800b69c:	687b      	ldr	r3, [r7, #4]
 800b69e:	681b      	ldr	r3, [r3, #0]
 800b6a0:	4a3b      	ldr	r2, [pc, #236]	@ (800b790 <HAL_TIM_PWM_Stop_DMA+0x1e4>)
 800b6a2:	4293      	cmp	r3, r2
 800b6a4:	d009      	beq.n	800b6ba <HAL_TIM_PWM_Stop_DMA+0x10e>
 800b6a6:	687b      	ldr	r3, [r7, #4]
 800b6a8:	681b      	ldr	r3, [r3, #0]
 800b6aa:	4a3a      	ldr	r2, [pc, #232]	@ (800b794 <HAL_TIM_PWM_Stop_DMA+0x1e8>)
 800b6ac:	4293      	cmp	r3, r2
 800b6ae:	d004      	beq.n	800b6ba <HAL_TIM_PWM_Stop_DMA+0x10e>
 800b6b0:	687b      	ldr	r3, [r7, #4]
 800b6b2:	681b      	ldr	r3, [r3, #0]
 800b6b4:	4a38      	ldr	r2, [pc, #224]	@ (800b798 <HAL_TIM_PWM_Stop_DMA+0x1ec>)
 800b6b6:	4293      	cmp	r3, r2
 800b6b8:	d101      	bne.n	800b6be <HAL_TIM_PWM_Stop_DMA+0x112>
 800b6ba:	2301      	movs	r3, #1
 800b6bc:	e000      	b.n	800b6c0 <HAL_TIM_PWM_Stop_DMA+0x114>
 800b6be:	2300      	movs	r3, #0
 800b6c0:	2b00      	cmp	r3, #0
 800b6c2:	d017      	beq.n	800b6f4 <HAL_TIM_PWM_Stop_DMA+0x148>
    {
      /* Disable the Main Output */
      __HAL_TIM_MOE_DISABLE(htim);
 800b6c4:	687b      	ldr	r3, [r7, #4]
 800b6c6:	681b      	ldr	r3, [r3, #0]
 800b6c8:	6a1a      	ldr	r2, [r3, #32]
 800b6ca:	f241 1311 	movw	r3, #4369	@ 0x1111
 800b6ce:	4013      	ands	r3, r2
 800b6d0:	2b00      	cmp	r3, #0
 800b6d2:	d10f      	bne.n	800b6f4 <HAL_TIM_PWM_Stop_DMA+0x148>
 800b6d4:	687b      	ldr	r3, [r7, #4]
 800b6d6:	681b      	ldr	r3, [r3, #0]
 800b6d8:	6a1a      	ldr	r2, [r3, #32]
 800b6da:	f244 4344 	movw	r3, #17476	@ 0x4444
 800b6de:	4013      	ands	r3, r2
 800b6e0:	2b00      	cmp	r3, #0
 800b6e2:	d107      	bne.n	800b6f4 <HAL_TIM_PWM_Stop_DMA+0x148>
 800b6e4:	687b      	ldr	r3, [r7, #4]
 800b6e6:	681b      	ldr	r3, [r3, #0]
 800b6e8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800b6ea:	687b      	ldr	r3, [r7, #4]
 800b6ec:	681b      	ldr	r3, [r3, #0]
 800b6ee:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800b6f2:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Disable the Peripheral */
    __HAL_TIM_DISABLE(htim);
 800b6f4:	687b      	ldr	r3, [r7, #4]
 800b6f6:	681b      	ldr	r3, [r3, #0]
 800b6f8:	6a1a      	ldr	r2, [r3, #32]
 800b6fa:	f241 1311 	movw	r3, #4369	@ 0x1111
 800b6fe:	4013      	ands	r3, r2
 800b700:	2b00      	cmp	r3, #0
 800b702:	d10f      	bne.n	800b724 <HAL_TIM_PWM_Stop_DMA+0x178>
 800b704:	687b      	ldr	r3, [r7, #4]
 800b706:	681b      	ldr	r3, [r3, #0]
 800b708:	6a1a      	ldr	r2, [r3, #32]
 800b70a:	f244 4344 	movw	r3, #17476	@ 0x4444
 800b70e:	4013      	ands	r3, r2
 800b710:	2b00      	cmp	r3, #0
 800b712:	d107      	bne.n	800b724 <HAL_TIM_PWM_Stop_DMA+0x178>
 800b714:	687b      	ldr	r3, [r7, #4]
 800b716:	681b      	ldr	r3, [r3, #0]
 800b718:	681a      	ldr	r2, [r3, #0]
 800b71a:	687b      	ldr	r3, [r7, #4]
 800b71c:	681b      	ldr	r3, [r3, #0]
 800b71e:	f022 0201 	bic.w	r2, r2, #1
 800b722:	601a      	str	r2, [r3, #0]

    /* Set the TIM channel state */
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800b724:	683b      	ldr	r3, [r7, #0]
 800b726:	2b00      	cmp	r3, #0
 800b728:	d104      	bne.n	800b734 <HAL_TIM_PWM_Stop_DMA+0x188>
 800b72a:	687b      	ldr	r3, [r7, #4]
 800b72c:	2201      	movs	r2, #1
 800b72e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800b732:	e023      	b.n	800b77c <HAL_TIM_PWM_Stop_DMA+0x1d0>
 800b734:	683b      	ldr	r3, [r7, #0]
 800b736:	2b04      	cmp	r3, #4
 800b738:	d104      	bne.n	800b744 <HAL_TIM_PWM_Stop_DMA+0x198>
 800b73a:	687b      	ldr	r3, [r7, #4]
 800b73c:	2201      	movs	r2, #1
 800b73e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800b742:	e01b      	b.n	800b77c <HAL_TIM_PWM_Stop_DMA+0x1d0>
 800b744:	683b      	ldr	r3, [r7, #0]
 800b746:	2b08      	cmp	r3, #8
 800b748:	d104      	bne.n	800b754 <HAL_TIM_PWM_Stop_DMA+0x1a8>
 800b74a:	687b      	ldr	r3, [r7, #4]
 800b74c:	2201      	movs	r2, #1
 800b74e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800b752:	e013      	b.n	800b77c <HAL_TIM_PWM_Stop_DMA+0x1d0>
 800b754:	683b      	ldr	r3, [r7, #0]
 800b756:	2b0c      	cmp	r3, #12
 800b758:	d104      	bne.n	800b764 <HAL_TIM_PWM_Stop_DMA+0x1b8>
 800b75a:	687b      	ldr	r3, [r7, #4]
 800b75c:	2201      	movs	r2, #1
 800b75e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800b762:	e00b      	b.n	800b77c <HAL_TIM_PWM_Stop_DMA+0x1d0>
 800b764:	683b      	ldr	r3, [r7, #0]
 800b766:	2b10      	cmp	r3, #16
 800b768:	d104      	bne.n	800b774 <HAL_TIM_PWM_Stop_DMA+0x1c8>
 800b76a:	687b      	ldr	r3, [r7, #4]
 800b76c:	2201      	movs	r2, #1
 800b76e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800b772:	e003      	b.n	800b77c <HAL_TIM_PWM_Stop_DMA+0x1d0>
 800b774:	687b      	ldr	r3, [r7, #4]
 800b776:	2201      	movs	r2, #1
 800b778:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  }

  /* Return function status */
  return status;
 800b77c:	7bfb      	ldrb	r3, [r7, #15]
}
 800b77e:	4618      	mov	r0, r3
 800b780:	3710      	adds	r7, #16
 800b782:	46bd      	mov	sp, r7
 800b784:	bd80      	pop	{r7, pc}
 800b786:	bf00      	nop
 800b788:	40012c00 	.word	0x40012c00
 800b78c:	40013400 	.word	0x40013400
 800b790:	40014000 	.word	0x40014000
 800b794:	40014400 	.word	0x40014400
 800b798:	40014800 	.word	0x40014800

0800b79c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800b79c:	b580      	push	{r7, lr}
 800b79e:	b084      	sub	sp, #16
 800b7a0:	af00      	add	r7, sp, #0
 800b7a2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800b7a4:	687b      	ldr	r3, [r7, #4]
 800b7a6:	681b      	ldr	r3, [r3, #0]
 800b7a8:	68db      	ldr	r3, [r3, #12]
 800b7aa:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800b7ac:	687b      	ldr	r3, [r7, #4]
 800b7ae:	681b      	ldr	r3, [r3, #0]
 800b7b0:	691b      	ldr	r3, [r3, #16]
 800b7b2:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800b7b4:	68bb      	ldr	r3, [r7, #8]
 800b7b6:	f003 0302 	and.w	r3, r3, #2
 800b7ba:	2b00      	cmp	r3, #0
 800b7bc:	d020      	beq.n	800b800 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800b7be:	68fb      	ldr	r3, [r7, #12]
 800b7c0:	f003 0302 	and.w	r3, r3, #2
 800b7c4:	2b00      	cmp	r3, #0
 800b7c6:	d01b      	beq.n	800b800 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800b7c8:	687b      	ldr	r3, [r7, #4]
 800b7ca:	681b      	ldr	r3, [r3, #0]
 800b7cc:	f06f 0202 	mvn.w	r2, #2
 800b7d0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800b7d2:	687b      	ldr	r3, [r7, #4]
 800b7d4:	2201      	movs	r2, #1
 800b7d6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800b7d8:	687b      	ldr	r3, [r7, #4]
 800b7da:	681b      	ldr	r3, [r3, #0]
 800b7dc:	699b      	ldr	r3, [r3, #24]
 800b7de:	f003 0303 	and.w	r3, r3, #3
 800b7e2:	2b00      	cmp	r3, #0
 800b7e4:	d003      	beq.n	800b7ee <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800b7e6:	6878      	ldr	r0, [r7, #4]
 800b7e8:	f000 fb40 	bl	800be6c <HAL_TIM_IC_CaptureCallback>
 800b7ec:	e005      	b.n	800b7fa <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800b7ee:	6878      	ldr	r0, [r7, #4]
 800b7f0:	f000 fb32 	bl	800be58 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b7f4:	6878      	ldr	r0, [r7, #4]
 800b7f6:	f7f7 fc1f 	bl	8003038 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b7fa:	687b      	ldr	r3, [r7, #4]
 800b7fc:	2200      	movs	r2, #0
 800b7fe:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800b800:	68bb      	ldr	r3, [r7, #8]
 800b802:	f003 0304 	and.w	r3, r3, #4
 800b806:	2b00      	cmp	r3, #0
 800b808:	d020      	beq.n	800b84c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800b80a:	68fb      	ldr	r3, [r7, #12]
 800b80c:	f003 0304 	and.w	r3, r3, #4
 800b810:	2b00      	cmp	r3, #0
 800b812:	d01b      	beq.n	800b84c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800b814:	687b      	ldr	r3, [r7, #4]
 800b816:	681b      	ldr	r3, [r3, #0]
 800b818:	f06f 0204 	mvn.w	r2, #4
 800b81c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800b81e:	687b      	ldr	r3, [r7, #4]
 800b820:	2202      	movs	r2, #2
 800b822:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800b824:	687b      	ldr	r3, [r7, #4]
 800b826:	681b      	ldr	r3, [r3, #0]
 800b828:	699b      	ldr	r3, [r3, #24]
 800b82a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800b82e:	2b00      	cmp	r3, #0
 800b830:	d003      	beq.n	800b83a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800b832:	6878      	ldr	r0, [r7, #4]
 800b834:	f000 fb1a 	bl	800be6c <HAL_TIM_IC_CaptureCallback>
 800b838:	e005      	b.n	800b846 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800b83a:	6878      	ldr	r0, [r7, #4]
 800b83c:	f000 fb0c 	bl	800be58 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b840:	6878      	ldr	r0, [r7, #4]
 800b842:	f7f7 fbf9 	bl	8003038 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b846:	687b      	ldr	r3, [r7, #4]
 800b848:	2200      	movs	r2, #0
 800b84a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800b84c:	68bb      	ldr	r3, [r7, #8]
 800b84e:	f003 0308 	and.w	r3, r3, #8
 800b852:	2b00      	cmp	r3, #0
 800b854:	d020      	beq.n	800b898 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800b856:	68fb      	ldr	r3, [r7, #12]
 800b858:	f003 0308 	and.w	r3, r3, #8
 800b85c:	2b00      	cmp	r3, #0
 800b85e:	d01b      	beq.n	800b898 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800b860:	687b      	ldr	r3, [r7, #4]
 800b862:	681b      	ldr	r3, [r3, #0]
 800b864:	f06f 0208 	mvn.w	r2, #8
 800b868:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800b86a:	687b      	ldr	r3, [r7, #4]
 800b86c:	2204      	movs	r2, #4
 800b86e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800b870:	687b      	ldr	r3, [r7, #4]
 800b872:	681b      	ldr	r3, [r3, #0]
 800b874:	69db      	ldr	r3, [r3, #28]
 800b876:	f003 0303 	and.w	r3, r3, #3
 800b87a:	2b00      	cmp	r3, #0
 800b87c:	d003      	beq.n	800b886 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800b87e:	6878      	ldr	r0, [r7, #4]
 800b880:	f000 faf4 	bl	800be6c <HAL_TIM_IC_CaptureCallback>
 800b884:	e005      	b.n	800b892 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800b886:	6878      	ldr	r0, [r7, #4]
 800b888:	f000 fae6 	bl	800be58 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b88c:	6878      	ldr	r0, [r7, #4]
 800b88e:	f7f7 fbd3 	bl	8003038 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b892:	687b      	ldr	r3, [r7, #4]
 800b894:	2200      	movs	r2, #0
 800b896:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800b898:	68bb      	ldr	r3, [r7, #8]
 800b89a:	f003 0310 	and.w	r3, r3, #16
 800b89e:	2b00      	cmp	r3, #0
 800b8a0:	d020      	beq.n	800b8e4 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800b8a2:	68fb      	ldr	r3, [r7, #12]
 800b8a4:	f003 0310 	and.w	r3, r3, #16
 800b8a8:	2b00      	cmp	r3, #0
 800b8aa:	d01b      	beq.n	800b8e4 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800b8ac:	687b      	ldr	r3, [r7, #4]
 800b8ae:	681b      	ldr	r3, [r3, #0]
 800b8b0:	f06f 0210 	mvn.w	r2, #16
 800b8b4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800b8b6:	687b      	ldr	r3, [r7, #4]
 800b8b8:	2208      	movs	r2, #8
 800b8ba:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800b8bc:	687b      	ldr	r3, [r7, #4]
 800b8be:	681b      	ldr	r3, [r3, #0]
 800b8c0:	69db      	ldr	r3, [r3, #28]
 800b8c2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800b8c6:	2b00      	cmp	r3, #0
 800b8c8:	d003      	beq.n	800b8d2 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800b8ca:	6878      	ldr	r0, [r7, #4]
 800b8cc:	f000 face 	bl	800be6c <HAL_TIM_IC_CaptureCallback>
 800b8d0:	e005      	b.n	800b8de <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800b8d2:	6878      	ldr	r0, [r7, #4]
 800b8d4:	f000 fac0 	bl	800be58 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b8d8:	6878      	ldr	r0, [r7, #4]
 800b8da:	f7f7 fbad 	bl	8003038 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b8de:	687b      	ldr	r3, [r7, #4]
 800b8e0:	2200      	movs	r2, #0
 800b8e2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800b8e4:	68bb      	ldr	r3, [r7, #8]
 800b8e6:	f003 0301 	and.w	r3, r3, #1
 800b8ea:	2b00      	cmp	r3, #0
 800b8ec:	d00c      	beq.n	800b908 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800b8ee:	68fb      	ldr	r3, [r7, #12]
 800b8f0:	f003 0301 	and.w	r3, r3, #1
 800b8f4:	2b00      	cmp	r3, #0
 800b8f6:	d007      	beq.n	800b908 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800b8f8:	687b      	ldr	r3, [r7, #4]
 800b8fa:	681b      	ldr	r3, [r3, #0]
 800b8fc:	f06f 0201 	mvn.w	r2, #1
 800b900:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800b902:	6878      	ldr	r0, [r7, #4]
 800b904:	f7f7 fd5a 	bl	80033bc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800b908:	68bb      	ldr	r3, [r7, #8]
 800b90a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b90e:	2b00      	cmp	r3, #0
 800b910:	d104      	bne.n	800b91c <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800b912:	68bb      	ldr	r3, [r7, #8]
 800b914:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800b918:	2b00      	cmp	r3, #0
 800b91a:	d00c      	beq.n	800b936 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800b91c:	68fb      	ldr	r3, [r7, #12]
 800b91e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b922:	2b00      	cmp	r3, #0
 800b924:	d007      	beq.n	800b936 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800b926:	687b      	ldr	r3, [r7, #4]
 800b928:	681b      	ldr	r3, [r3, #0]
 800b92a:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800b92e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800b930:	6878      	ldr	r0, [r7, #4]
 800b932:	f001 f875 	bl	800ca20 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800b936:	68bb      	ldr	r3, [r7, #8]
 800b938:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b93c:	2b00      	cmp	r3, #0
 800b93e:	d00c      	beq.n	800b95a <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800b940:	68fb      	ldr	r3, [r7, #12]
 800b942:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b946:	2b00      	cmp	r3, #0
 800b948:	d007      	beq.n	800b95a <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800b94a:	687b      	ldr	r3, [r7, #4]
 800b94c:	681b      	ldr	r3, [r3, #0]
 800b94e:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800b952:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800b954:	6878      	ldr	r0, [r7, #4]
 800b956:	f001 f86d 	bl	800ca34 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800b95a:	68bb      	ldr	r3, [r7, #8]
 800b95c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b960:	2b00      	cmp	r3, #0
 800b962:	d00c      	beq.n	800b97e <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800b964:	68fb      	ldr	r3, [r7, #12]
 800b966:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b96a:	2b00      	cmp	r3, #0
 800b96c:	d007      	beq.n	800b97e <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800b96e:	687b      	ldr	r3, [r7, #4]
 800b970:	681b      	ldr	r3, [r3, #0]
 800b972:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800b976:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800b978:	6878      	ldr	r0, [r7, #4]
 800b97a:	f000 fa8b 	bl	800be94 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800b97e:	68bb      	ldr	r3, [r7, #8]
 800b980:	f003 0320 	and.w	r3, r3, #32
 800b984:	2b00      	cmp	r3, #0
 800b986:	d00c      	beq.n	800b9a2 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800b988:	68fb      	ldr	r3, [r7, #12]
 800b98a:	f003 0320 	and.w	r3, r3, #32
 800b98e:	2b00      	cmp	r3, #0
 800b990:	d007      	beq.n	800b9a2 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800b992:	687b      	ldr	r3, [r7, #4]
 800b994:	681b      	ldr	r3, [r3, #0]
 800b996:	f06f 0220 	mvn.w	r2, #32
 800b99a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800b99c:	6878      	ldr	r0, [r7, #4]
 800b99e:	f001 f835 	bl	800ca0c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 800b9a2:	68bb      	ldr	r3, [r7, #8]
 800b9a4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800b9a8:	2b00      	cmp	r3, #0
 800b9aa:	d00c      	beq.n	800b9c6 <HAL_TIM_IRQHandler+0x22a>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 800b9ac:	68fb      	ldr	r3, [r7, #12]
 800b9ae:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800b9b2:	2b00      	cmp	r3, #0
 800b9b4:	d007      	beq.n	800b9c6 <HAL_TIM_IRQHandler+0x22a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 800b9b6:	687b      	ldr	r3, [r7, #4]
 800b9b8:	681b      	ldr	r3, [r3, #0]
 800b9ba:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 800b9be:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 800b9c0:	6878      	ldr	r0, [r7, #4]
 800b9c2:	f001 f841 	bl	800ca48 <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 800b9c6:	68bb      	ldr	r3, [r7, #8]
 800b9c8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800b9cc:	2b00      	cmp	r3, #0
 800b9ce:	d00c      	beq.n	800b9ea <HAL_TIM_IRQHandler+0x24e>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 800b9d0:	68fb      	ldr	r3, [r7, #12]
 800b9d2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800b9d6:	2b00      	cmp	r3, #0
 800b9d8:	d007      	beq.n	800b9ea <HAL_TIM_IRQHandler+0x24e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 800b9da:	687b      	ldr	r3, [r7, #4]
 800b9dc:	681b      	ldr	r3, [r3, #0]
 800b9de:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 800b9e2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 800b9e4:	6878      	ldr	r0, [r7, #4]
 800b9e6:	f001 f839 	bl	800ca5c <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 800b9ea:	68bb      	ldr	r3, [r7, #8]
 800b9ec:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800b9f0:	2b00      	cmp	r3, #0
 800b9f2:	d00c      	beq.n	800ba0e <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 800b9f4:	68fb      	ldr	r3, [r7, #12]
 800b9f6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800b9fa:	2b00      	cmp	r3, #0
 800b9fc:	d007      	beq.n	800ba0e <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 800b9fe:	687b      	ldr	r3, [r7, #4]
 800ba00:	681b      	ldr	r3, [r3, #0]
 800ba02:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 800ba06:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 800ba08:	6878      	ldr	r0, [r7, #4]
 800ba0a:	f001 f831 	bl	800ca70 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 800ba0e:	68bb      	ldr	r3, [r7, #8]
 800ba10:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800ba14:	2b00      	cmp	r3, #0
 800ba16:	d00c      	beq.n	800ba32 <HAL_TIM_IRQHandler+0x296>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 800ba18:	68fb      	ldr	r3, [r7, #12]
 800ba1a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800ba1e:	2b00      	cmp	r3, #0
 800ba20:	d007      	beq.n	800ba32 <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 800ba22:	687b      	ldr	r3, [r7, #4]
 800ba24:	681b      	ldr	r3, [r3, #0]
 800ba26:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 800ba2a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 800ba2c:	6878      	ldr	r0, [r7, #4]
 800ba2e:	f001 f829 	bl	800ca84 <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800ba32:	bf00      	nop
 800ba34:	3710      	adds	r7, #16
 800ba36:	46bd      	mov	sp, r7
 800ba38:	bd80      	pop	{r7, pc}
	...

0800ba3c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800ba3c:	b580      	push	{r7, lr}
 800ba3e:	b086      	sub	sp, #24
 800ba40:	af00      	add	r7, sp, #0
 800ba42:	60f8      	str	r0, [r7, #12]
 800ba44:	60b9      	str	r1, [r7, #8]
 800ba46:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800ba48:	2300      	movs	r3, #0
 800ba4a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800ba4c:	68fb      	ldr	r3, [r7, #12]
 800ba4e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800ba52:	2b01      	cmp	r3, #1
 800ba54:	d101      	bne.n	800ba5a <HAL_TIM_PWM_ConfigChannel+0x1e>
 800ba56:	2302      	movs	r3, #2
 800ba58:	e0ff      	b.n	800bc5a <HAL_TIM_PWM_ConfigChannel+0x21e>
 800ba5a:	68fb      	ldr	r3, [r7, #12]
 800ba5c:	2201      	movs	r2, #1
 800ba5e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800ba62:	687b      	ldr	r3, [r7, #4]
 800ba64:	2b14      	cmp	r3, #20
 800ba66:	f200 80f0 	bhi.w	800bc4a <HAL_TIM_PWM_ConfigChannel+0x20e>
 800ba6a:	a201      	add	r2, pc, #4	@ (adr r2, 800ba70 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800ba6c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ba70:	0800bac5 	.word	0x0800bac5
 800ba74:	0800bc4b 	.word	0x0800bc4b
 800ba78:	0800bc4b 	.word	0x0800bc4b
 800ba7c:	0800bc4b 	.word	0x0800bc4b
 800ba80:	0800bb05 	.word	0x0800bb05
 800ba84:	0800bc4b 	.word	0x0800bc4b
 800ba88:	0800bc4b 	.word	0x0800bc4b
 800ba8c:	0800bc4b 	.word	0x0800bc4b
 800ba90:	0800bb47 	.word	0x0800bb47
 800ba94:	0800bc4b 	.word	0x0800bc4b
 800ba98:	0800bc4b 	.word	0x0800bc4b
 800ba9c:	0800bc4b 	.word	0x0800bc4b
 800baa0:	0800bb87 	.word	0x0800bb87
 800baa4:	0800bc4b 	.word	0x0800bc4b
 800baa8:	0800bc4b 	.word	0x0800bc4b
 800baac:	0800bc4b 	.word	0x0800bc4b
 800bab0:	0800bbc9 	.word	0x0800bbc9
 800bab4:	0800bc4b 	.word	0x0800bc4b
 800bab8:	0800bc4b 	.word	0x0800bc4b
 800babc:	0800bc4b 	.word	0x0800bc4b
 800bac0:	0800bc09 	.word	0x0800bc09
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800bac4:	68fb      	ldr	r3, [r7, #12]
 800bac6:	681b      	ldr	r3, [r3, #0]
 800bac8:	68b9      	ldr	r1, [r7, #8]
 800baca:	4618      	mov	r0, r3
 800bacc:	f000 fb64 	bl	800c198 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800bad0:	68fb      	ldr	r3, [r7, #12]
 800bad2:	681b      	ldr	r3, [r3, #0]
 800bad4:	699a      	ldr	r2, [r3, #24]
 800bad6:	68fb      	ldr	r3, [r7, #12]
 800bad8:	681b      	ldr	r3, [r3, #0]
 800bada:	f042 0208 	orr.w	r2, r2, #8
 800bade:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800bae0:	68fb      	ldr	r3, [r7, #12]
 800bae2:	681b      	ldr	r3, [r3, #0]
 800bae4:	699a      	ldr	r2, [r3, #24]
 800bae6:	68fb      	ldr	r3, [r7, #12]
 800bae8:	681b      	ldr	r3, [r3, #0]
 800baea:	f022 0204 	bic.w	r2, r2, #4
 800baee:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800baf0:	68fb      	ldr	r3, [r7, #12]
 800baf2:	681b      	ldr	r3, [r3, #0]
 800baf4:	6999      	ldr	r1, [r3, #24]
 800baf6:	68bb      	ldr	r3, [r7, #8]
 800baf8:	691a      	ldr	r2, [r3, #16]
 800bafa:	68fb      	ldr	r3, [r7, #12]
 800bafc:	681b      	ldr	r3, [r3, #0]
 800bafe:	430a      	orrs	r2, r1
 800bb00:	619a      	str	r2, [r3, #24]
      break;
 800bb02:	e0a5      	b.n	800bc50 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800bb04:	68fb      	ldr	r3, [r7, #12]
 800bb06:	681b      	ldr	r3, [r3, #0]
 800bb08:	68b9      	ldr	r1, [r7, #8]
 800bb0a:	4618      	mov	r0, r3
 800bb0c:	f000 fbd4 	bl	800c2b8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800bb10:	68fb      	ldr	r3, [r7, #12]
 800bb12:	681b      	ldr	r3, [r3, #0]
 800bb14:	699a      	ldr	r2, [r3, #24]
 800bb16:	68fb      	ldr	r3, [r7, #12]
 800bb18:	681b      	ldr	r3, [r3, #0]
 800bb1a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800bb1e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800bb20:	68fb      	ldr	r3, [r7, #12]
 800bb22:	681b      	ldr	r3, [r3, #0]
 800bb24:	699a      	ldr	r2, [r3, #24]
 800bb26:	68fb      	ldr	r3, [r7, #12]
 800bb28:	681b      	ldr	r3, [r3, #0]
 800bb2a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800bb2e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800bb30:	68fb      	ldr	r3, [r7, #12]
 800bb32:	681b      	ldr	r3, [r3, #0]
 800bb34:	6999      	ldr	r1, [r3, #24]
 800bb36:	68bb      	ldr	r3, [r7, #8]
 800bb38:	691b      	ldr	r3, [r3, #16]
 800bb3a:	021a      	lsls	r2, r3, #8
 800bb3c:	68fb      	ldr	r3, [r7, #12]
 800bb3e:	681b      	ldr	r3, [r3, #0]
 800bb40:	430a      	orrs	r2, r1
 800bb42:	619a      	str	r2, [r3, #24]
      break;
 800bb44:	e084      	b.n	800bc50 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800bb46:	68fb      	ldr	r3, [r7, #12]
 800bb48:	681b      	ldr	r3, [r3, #0]
 800bb4a:	68b9      	ldr	r1, [r7, #8]
 800bb4c:	4618      	mov	r0, r3
 800bb4e:	f000 fc3d 	bl	800c3cc <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800bb52:	68fb      	ldr	r3, [r7, #12]
 800bb54:	681b      	ldr	r3, [r3, #0]
 800bb56:	69da      	ldr	r2, [r3, #28]
 800bb58:	68fb      	ldr	r3, [r7, #12]
 800bb5a:	681b      	ldr	r3, [r3, #0]
 800bb5c:	f042 0208 	orr.w	r2, r2, #8
 800bb60:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800bb62:	68fb      	ldr	r3, [r7, #12]
 800bb64:	681b      	ldr	r3, [r3, #0]
 800bb66:	69da      	ldr	r2, [r3, #28]
 800bb68:	68fb      	ldr	r3, [r7, #12]
 800bb6a:	681b      	ldr	r3, [r3, #0]
 800bb6c:	f022 0204 	bic.w	r2, r2, #4
 800bb70:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800bb72:	68fb      	ldr	r3, [r7, #12]
 800bb74:	681b      	ldr	r3, [r3, #0]
 800bb76:	69d9      	ldr	r1, [r3, #28]
 800bb78:	68bb      	ldr	r3, [r7, #8]
 800bb7a:	691a      	ldr	r2, [r3, #16]
 800bb7c:	68fb      	ldr	r3, [r7, #12]
 800bb7e:	681b      	ldr	r3, [r3, #0]
 800bb80:	430a      	orrs	r2, r1
 800bb82:	61da      	str	r2, [r3, #28]
      break;
 800bb84:	e064      	b.n	800bc50 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800bb86:	68fb      	ldr	r3, [r7, #12]
 800bb88:	681b      	ldr	r3, [r3, #0]
 800bb8a:	68b9      	ldr	r1, [r7, #8]
 800bb8c:	4618      	mov	r0, r3
 800bb8e:	f000 fca5 	bl	800c4dc <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800bb92:	68fb      	ldr	r3, [r7, #12]
 800bb94:	681b      	ldr	r3, [r3, #0]
 800bb96:	69da      	ldr	r2, [r3, #28]
 800bb98:	68fb      	ldr	r3, [r7, #12]
 800bb9a:	681b      	ldr	r3, [r3, #0]
 800bb9c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800bba0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800bba2:	68fb      	ldr	r3, [r7, #12]
 800bba4:	681b      	ldr	r3, [r3, #0]
 800bba6:	69da      	ldr	r2, [r3, #28]
 800bba8:	68fb      	ldr	r3, [r7, #12]
 800bbaa:	681b      	ldr	r3, [r3, #0]
 800bbac:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800bbb0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800bbb2:	68fb      	ldr	r3, [r7, #12]
 800bbb4:	681b      	ldr	r3, [r3, #0]
 800bbb6:	69d9      	ldr	r1, [r3, #28]
 800bbb8:	68bb      	ldr	r3, [r7, #8]
 800bbba:	691b      	ldr	r3, [r3, #16]
 800bbbc:	021a      	lsls	r2, r3, #8
 800bbbe:	68fb      	ldr	r3, [r7, #12]
 800bbc0:	681b      	ldr	r3, [r3, #0]
 800bbc2:	430a      	orrs	r2, r1
 800bbc4:	61da      	str	r2, [r3, #28]
      break;
 800bbc6:	e043      	b.n	800bc50 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800bbc8:	68fb      	ldr	r3, [r7, #12]
 800bbca:	681b      	ldr	r3, [r3, #0]
 800bbcc:	68b9      	ldr	r1, [r7, #8]
 800bbce:	4618      	mov	r0, r3
 800bbd0:	f000 fd0e 	bl	800c5f0 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800bbd4:	68fb      	ldr	r3, [r7, #12]
 800bbd6:	681b      	ldr	r3, [r3, #0]
 800bbd8:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800bbda:	68fb      	ldr	r3, [r7, #12]
 800bbdc:	681b      	ldr	r3, [r3, #0]
 800bbde:	f042 0208 	orr.w	r2, r2, #8
 800bbe2:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800bbe4:	68fb      	ldr	r3, [r7, #12]
 800bbe6:	681b      	ldr	r3, [r3, #0]
 800bbe8:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800bbea:	68fb      	ldr	r3, [r7, #12]
 800bbec:	681b      	ldr	r3, [r3, #0]
 800bbee:	f022 0204 	bic.w	r2, r2, #4
 800bbf2:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800bbf4:	68fb      	ldr	r3, [r7, #12]
 800bbf6:	681b      	ldr	r3, [r3, #0]
 800bbf8:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 800bbfa:	68bb      	ldr	r3, [r7, #8]
 800bbfc:	691a      	ldr	r2, [r3, #16]
 800bbfe:	68fb      	ldr	r3, [r7, #12]
 800bc00:	681b      	ldr	r3, [r3, #0]
 800bc02:	430a      	orrs	r2, r1
 800bc04:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 800bc06:	e023      	b.n	800bc50 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800bc08:	68fb      	ldr	r3, [r7, #12]
 800bc0a:	681b      	ldr	r3, [r3, #0]
 800bc0c:	68b9      	ldr	r1, [r7, #8]
 800bc0e:	4618      	mov	r0, r3
 800bc10:	f000 fd52 	bl	800c6b8 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800bc14:	68fb      	ldr	r3, [r7, #12]
 800bc16:	681b      	ldr	r3, [r3, #0]
 800bc18:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800bc1a:	68fb      	ldr	r3, [r7, #12]
 800bc1c:	681b      	ldr	r3, [r3, #0]
 800bc1e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800bc22:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800bc24:	68fb      	ldr	r3, [r7, #12]
 800bc26:	681b      	ldr	r3, [r3, #0]
 800bc28:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800bc2a:	68fb      	ldr	r3, [r7, #12]
 800bc2c:	681b      	ldr	r3, [r3, #0]
 800bc2e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800bc32:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800bc34:	68fb      	ldr	r3, [r7, #12]
 800bc36:	681b      	ldr	r3, [r3, #0]
 800bc38:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 800bc3a:	68bb      	ldr	r3, [r7, #8]
 800bc3c:	691b      	ldr	r3, [r3, #16]
 800bc3e:	021a      	lsls	r2, r3, #8
 800bc40:	68fb      	ldr	r3, [r7, #12]
 800bc42:	681b      	ldr	r3, [r3, #0]
 800bc44:	430a      	orrs	r2, r1
 800bc46:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 800bc48:	e002      	b.n	800bc50 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800bc4a:	2301      	movs	r3, #1
 800bc4c:	75fb      	strb	r3, [r7, #23]
      break;
 800bc4e:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800bc50:	68fb      	ldr	r3, [r7, #12]
 800bc52:	2200      	movs	r2, #0
 800bc54:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800bc58:	7dfb      	ldrb	r3, [r7, #23]
}
 800bc5a:	4618      	mov	r0, r3
 800bc5c:	3718      	adds	r7, #24
 800bc5e:	46bd      	mov	sp, r7
 800bc60:	bd80      	pop	{r7, pc}
 800bc62:	bf00      	nop

0800bc64 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800bc64:	b580      	push	{r7, lr}
 800bc66:	b084      	sub	sp, #16
 800bc68:	af00      	add	r7, sp, #0
 800bc6a:	6078      	str	r0, [r7, #4]
 800bc6c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800bc6e:	2300      	movs	r3, #0
 800bc70:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800bc72:	687b      	ldr	r3, [r7, #4]
 800bc74:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800bc78:	2b01      	cmp	r3, #1
 800bc7a:	d101      	bne.n	800bc80 <HAL_TIM_ConfigClockSource+0x1c>
 800bc7c:	2302      	movs	r3, #2
 800bc7e:	e0de      	b.n	800be3e <HAL_TIM_ConfigClockSource+0x1da>
 800bc80:	687b      	ldr	r3, [r7, #4]
 800bc82:	2201      	movs	r2, #1
 800bc84:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800bc88:	687b      	ldr	r3, [r7, #4]
 800bc8a:	2202      	movs	r2, #2
 800bc8c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800bc90:	687b      	ldr	r3, [r7, #4]
 800bc92:	681b      	ldr	r3, [r3, #0]
 800bc94:	689b      	ldr	r3, [r3, #8]
 800bc96:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800bc98:	68bb      	ldr	r3, [r7, #8]
 800bc9a:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 800bc9e:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800bca2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800bca4:	68bb      	ldr	r3, [r7, #8]
 800bca6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800bcaa:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800bcac:	687b      	ldr	r3, [r7, #4]
 800bcae:	681b      	ldr	r3, [r3, #0]
 800bcb0:	68ba      	ldr	r2, [r7, #8]
 800bcb2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800bcb4:	683b      	ldr	r3, [r7, #0]
 800bcb6:	681b      	ldr	r3, [r3, #0]
 800bcb8:	4a63      	ldr	r2, [pc, #396]	@ (800be48 <HAL_TIM_ConfigClockSource+0x1e4>)
 800bcba:	4293      	cmp	r3, r2
 800bcbc:	f000 80a9 	beq.w	800be12 <HAL_TIM_ConfigClockSource+0x1ae>
 800bcc0:	4a61      	ldr	r2, [pc, #388]	@ (800be48 <HAL_TIM_ConfigClockSource+0x1e4>)
 800bcc2:	4293      	cmp	r3, r2
 800bcc4:	f200 80ae 	bhi.w	800be24 <HAL_TIM_ConfigClockSource+0x1c0>
 800bcc8:	4a60      	ldr	r2, [pc, #384]	@ (800be4c <HAL_TIM_ConfigClockSource+0x1e8>)
 800bcca:	4293      	cmp	r3, r2
 800bccc:	f000 80a1 	beq.w	800be12 <HAL_TIM_ConfigClockSource+0x1ae>
 800bcd0:	4a5e      	ldr	r2, [pc, #376]	@ (800be4c <HAL_TIM_ConfigClockSource+0x1e8>)
 800bcd2:	4293      	cmp	r3, r2
 800bcd4:	f200 80a6 	bhi.w	800be24 <HAL_TIM_ConfigClockSource+0x1c0>
 800bcd8:	4a5d      	ldr	r2, [pc, #372]	@ (800be50 <HAL_TIM_ConfigClockSource+0x1ec>)
 800bcda:	4293      	cmp	r3, r2
 800bcdc:	f000 8099 	beq.w	800be12 <HAL_TIM_ConfigClockSource+0x1ae>
 800bce0:	4a5b      	ldr	r2, [pc, #364]	@ (800be50 <HAL_TIM_ConfigClockSource+0x1ec>)
 800bce2:	4293      	cmp	r3, r2
 800bce4:	f200 809e 	bhi.w	800be24 <HAL_TIM_ConfigClockSource+0x1c0>
 800bce8:	4a5a      	ldr	r2, [pc, #360]	@ (800be54 <HAL_TIM_ConfigClockSource+0x1f0>)
 800bcea:	4293      	cmp	r3, r2
 800bcec:	f000 8091 	beq.w	800be12 <HAL_TIM_ConfigClockSource+0x1ae>
 800bcf0:	4a58      	ldr	r2, [pc, #352]	@ (800be54 <HAL_TIM_ConfigClockSource+0x1f0>)
 800bcf2:	4293      	cmp	r3, r2
 800bcf4:	f200 8096 	bhi.w	800be24 <HAL_TIM_ConfigClockSource+0x1c0>
 800bcf8:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800bcfc:	f000 8089 	beq.w	800be12 <HAL_TIM_ConfigClockSource+0x1ae>
 800bd00:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800bd04:	f200 808e 	bhi.w	800be24 <HAL_TIM_ConfigClockSource+0x1c0>
 800bd08:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800bd0c:	d03e      	beq.n	800bd8c <HAL_TIM_ConfigClockSource+0x128>
 800bd0e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800bd12:	f200 8087 	bhi.w	800be24 <HAL_TIM_ConfigClockSource+0x1c0>
 800bd16:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800bd1a:	f000 8086 	beq.w	800be2a <HAL_TIM_ConfigClockSource+0x1c6>
 800bd1e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800bd22:	d87f      	bhi.n	800be24 <HAL_TIM_ConfigClockSource+0x1c0>
 800bd24:	2b70      	cmp	r3, #112	@ 0x70
 800bd26:	d01a      	beq.n	800bd5e <HAL_TIM_ConfigClockSource+0xfa>
 800bd28:	2b70      	cmp	r3, #112	@ 0x70
 800bd2a:	d87b      	bhi.n	800be24 <HAL_TIM_ConfigClockSource+0x1c0>
 800bd2c:	2b60      	cmp	r3, #96	@ 0x60
 800bd2e:	d050      	beq.n	800bdd2 <HAL_TIM_ConfigClockSource+0x16e>
 800bd30:	2b60      	cmp	r3, #96	@ 0x60
 800bd32:	d877      	bhi.n	800be24 <HAL_TIM_ConfigClockSource+0x1c0>
 800bd34:	2b50      	cmp	r3, #80	@ 0x50
 800bd36:	d03c      	beq.n	800bdb2 <HAL_TIM_ConfigClockSource+0x14e>
 800bd38:	2b50      	cmp	r3, #80	@ 0x50
 800bd3a:	d873      	bhi.n	800be24 <HAL_TIM_ConfigClockSource+0x1c0>
 800bd3c:	2b40      	cmp	r3, #64	@ 0x40
 800bd3e:	d058      	beq.n	800bdf2 <HAL_TIM_ConfigClockSource+0x18e>
 800bd40:	2b40      	cmp	r3, #64	@ 0x40
 800bd42:	d86f      	bhi.n	800be24 <HAL_TIM_ConfigClockSource+0x1c0>
 800bd44:	2b30      	cmp	r3, #48	@ 0x30
 800bd46:	d064      	beq.n	800be12 <HAL_TIM_ConfigClockSource+0x1ae>
 800bd48:	2b30      	cmp	r3, #48	@ 0x30
 800bd4a:	d86b      	bhi.n	800be24 <HAL_TIM_ConfigClockSource+0x1c0>
 800bd4c:	2b20      	cmp	r3, #32
 800bd4e:	d060      	beq.n	800be12 <HAL_TIM_ConfigClockSource+0x1ae>
 800bd50:	2b20      	cmp	r3, #32
 800bd52:	d867      	bhi.n	800be24 <HAL_TIM_ConfigClockSource+0x1c0>
 800bd54:	2b00      	cmp	r3, #0
 800bd56:	d05c      	beq.n	800be12 <HAL_TIM_ConfigClockSource+0x1ae>
 800bd58:	2b10      	cmp	r3, #16
 800bd5a:	d05a      	beq.n	800be12 <HAL_TIM_ConfigClockSource+0x1ae>
 800bd5c:	e062      	b.n	800be24 <HAL_TIM_ConfigClockSource+0x1c0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800bd5e:	687b      	ldr	r3, [r7, #4]
 800bd60:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800bd62:	683b      	ldr	r3, [r7, #0]
 800bd64:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800bd66:	683b      	ldr	r3, [r7, #0]
 800bd68:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800bd6a:	683b      	ldr	r3, [r7, #0]
 800bd6c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800bd6e:	f000 fd85 	bl	800c87c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800bd72:	687b      	ldr	r3, [r7, #4]
 800bd74:	681b      	ldr	r3, [r3, #0]
 800bd76:	689b      	ldr	r3, [r3, #8]
 800bd78:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800bd7a:	68bb      	ldr	r3, [r7, #8]
 800bd7c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800bd80:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800bd82:	687b      	ldr	r3, [r7, #4]
 800bd84:	681b      	ldr	r3, [r3, #0]
 800bd86:	68ba      	ldr	r2, [r7, #8]
 800bd88:	609a      	str	r2, [r3, #8]
      break;
 800bd8a:	e04f      	b.n	800be2c <HAL_TIM_ConfigClockSource+0x1c8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800bd8c:	687b      	ldr	r3, [r7, #4]
 800bd8e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800bd90:	683b      	ldr	r3, [r7, #0]
 800bd92:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800bd94:	683b      	ldr	r3, [r7, #0]
 800bd96:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800bd98:	683b      	ldr	r3, [r7, #0]
 800bd9a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800bd9c:	f000 fd6e 	bl	800c87c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800bda0:	687b      	ldr	r3, [r7, #4]
 800bda2:	681b      	ldr	r3, [r3, #0]
 800bda4:	689a      	ldr	r2, [r3, #8]
 800bda6:	687b      	ldr	r3, [r7, #4]
 800bda8:	681b      	ldr	r3, [r3, #0]
 800bdaa:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800bdae:	609a      	str	r2, [r3, #8]
      break;
 800bdb0:	e03c      	b.n	800be2c <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800bdb2:	687b      	ldr	r3, [r7, #4]
 800bdb4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800bdb6:	683b      	ldr	r3, [r7, #0]
 800bdb8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800bdba:	683b      	ldr	r3, [r7, #0]
 800bdbc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800bdbe:	461a      	mov	r2, r3
 800bdc0:	f000 fce0 	bl	800c784 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800bdc4:	687b      	ldr	r3, [r7, #4]
 800bdc6:	681b      	ldr	r3, [r3, #0]
 800bdc8:	2150      	movs	r1, #80	@ 0x50
 800bdca:	4618      	mov	r0, r3
 800bdcc:	f000 fd39 	bl	800c842 <TIM_ITRx_SetConfig>
      break;
 800bdd0:	e02c      	b.n	800be2c <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800bdd2:	687b      	ldr	r3, [r7, #4]
 800bdd4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800bdd6:	683b      	ldr	r3, [r7, #0]
 800bdd8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800bdda:	683b      	ldr	r3, [r7, #0]
 800bddc:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800bdde:	461a      	mov	r2, r3
 800bde0:	f000 fcff 	bl	800c7e2 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800bde4:	687b      	ldr	r3, [r7, #4]
 800bde6:	681b      	ldr	r3, [r3, #0]
 800bde8:	2160      	movs	r1, #96	@ 0x60
 800bdea:	4618      	mov	r0, r3
 800bdec:	f000 fd29 	bl	800c842 <TIM_ITRx_SetConfig>
      break;
 800bdf0:	e01c      	b.n	800be2c <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800bdf2:	687b      	ldr	r3, [r7, #4]
 800bdf4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800bdf6:	683b      	ldr	r3, [r7, #0]
 800bdf8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800bdfa:	683b      	ldr	r3, [r7, #0]
 800bdfc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800bdfe:	461a      	mov	r2, r3
 800be00:	f000 fcc0 	bl	800c784 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800be04:	687b      	ldr	r3, [r7, #4]
 800be06:	681b      	ldr	r3, [r3, #0]
 800be08:	2140      	movs	r1, #64	@ 0x40
 800be0a:	4618      	mov	r0, r3
 800be0c:	f000 fd19 	bl	800c842 <TIM_ITRx_SetConfig>
      break;
 800be10:	e00c      	b.n	800be2c <HAL_TIM_ConfigClockSource+0x1c8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800be12:	687b      	ldr	r3, [r7, #4]
 800be14:	681a      	ldr	r2, [r3, #0]
 800be16:	683b      	ldr	r3, [r7, #0]
 800be18:	681b      	ldr	r3, [r3, #0]
 800be1a:	4619      	mov	r1, r3
 800be1c:	4610      	mov	r0, r2
 800be1e:	f000 fd10 	bl	800c842 <TIM_ITRx_SetConfig>
      break;
 800be22:	e003      	b.n	800be2c <HAL_TIM_ConfigClockSource+0x1c8>
    }

    default:
      status = HAL_ERROR;
 800be24:	2301      	movs	r3, #1
 800be26:	73fb      	strb	r3, [r7, #15]
      break;
 800be28:	e000      	b.n	800be2c <HAL_TIM_ConfigClockSource+0x1c8>
      break;
 800be2a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800be2c:	687b      	ldr	r3, [r7, #4]
 800be2e:	2201      	movs	r2, #1
 800be30:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800be34:	687b      	ldr	r3, [r7, #4]
 800be36:	2200      	movs	r2, #0
 800be38:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800be3c:	7bfb      	ldrb	r3, [r7, #15]
}
 800be3e:	4618      	mov	r0, r3
 800be40:	3710      	adds	r7, #16
 800be42:	46bd      	mov	sp, r7
 800be44:	bd80      	pop	{r7, pc}
 800be46:	bf00      	nop
 800be48:	00100070 	.word	0x00100070
 800be4c:	00100040 	.word	0x00100040
 800be50:	00100030 	.word	0x00100030
 800be54:	00100020 	.word	0x00100020

0800be58 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800be58:	b480      	push	{r7}
 800be5a:	b083      	sub	sp, #12
 800be5c:	af00      	add	r7, sp, #0
 800be5e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800be60:	bf00      	nop
 800be62:	370c      	adds	r7, #12
 800be64:	46bd      	mov	sp, r7
 800be66:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be6a:	4770      	bx	lr

0800be6c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800be6c:	b480      	push	{r7}
 800be6e:	b083      	sub	sp, #12
 800be70:	af00      	add	r7, sp, #0
 800be72:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800be74:	bf00      	nop
 800be76:	370c      	adds	r7, #12
 800be78:	46bd      	mov	sp, r7
 800be7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be7e:	4770      	bx	lr

0800be80 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
  * @brief  PWM Pulse finished half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 800be80:	b480      	push	{r7}
 800be82:	b083      	sub	sp, #12
 800be84:	af00      	add	r7, sp, #0
 800be86:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedHalfCpltCallback could be implemented in the user file
   */
}
 800be88:	bf00      	nop
 800be8a:	370c      	adds	r7, #12
 800be8c:	46bd      	mov	sp, r7
 800be8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be92:	4770      	bx	lr

0800be94 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800be94:	b480      	push	{r7}
 800be96:	b083      	sub	sp, #12
 800be98:	af00      	add	r7, sp, #0
 800be9a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800be9c:	bf00      	nop
 800be9e:	370c      	adds	r7, #12
 800bea0:	46bd      	mov	sp, r7
 800bea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bea6:	4770      	bx	lr

0800bea8 <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 800bea8:	b480      	push	{r7}
 800beaa:	b083      	sub	sp, #12
 800beac:	af00      	add	r7, sp, #0
 800beae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 800beb0:	bf00      	nop
 800beb2:	370c      	adds	r7, #12
 800beb4:	46bd      	mov	sp, r7
 800beb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800beba:	4770      	bx	lr

0800bebc <TIM_DMAError>:
  * @brief  TIM DMA error callback
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMAError(DMA_HandleTypeDef *hdma)
{
 800bebc:	b580      	push	{r7, lr}
 800bebe:	b084      	sub	sp, #16
 800bec0:	af00      	add	r7, sp, #0
 800bec2:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800bec4:	687b      	ldr	r3, [r7, #4]
 800bec6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bec8:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 800beca:	68fb      	ldr	r3, [r7, #12]
 800becc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bece:	687a      	ldr	r2, [r7, #4]
 800bed0:	429a      	cmp	r2, r3
 800bed2:	d107      	bne.n	800bee4 <TIM_DMAError+0x28>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800bed4:	68fb      	ldr	r3, [r7, #12]
 800bed6:	2201      	movs	r2, #1
 800bed8:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800beda:	68fb      	ldr	r3, [r7, #12]
 800bedc:	2201      	movs	r2, #1
 800bede:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800bee2:	e02a      	b.n	800bf3a <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 800bee4:	68fb      	ldr	r3, [r7, #12]
 800bee6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bee8:	687a      	ldr	r2, [r7, #4]
 800beea:	429a      	cmp	r2, r3
 800beec:	d107      	bne.n	800befe <TIM_DMAError+0x42>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800beee:	68fb      	ldr	r3, [r7, #12]
 800bef0:	2202      	movs	r2, #2
 800bef2:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800bef4:	68fb      	ldr	r3, [r7, #12]
 800bef6:	2201      	movs	r2, #1
 800bef8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800befc:	e01d      	b.n	800bf3a <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 800befe:	68fb      	ldr	r3, [r7, #12]
 800bf00:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bf02:	687a      	ldr	r2, [r7, #4]
 800bf04:	429a      	cmp	r2, r3
 800bf06:	d107      	bne.n	800bf18 <TIM_DMAError+0x5c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800bf08:	68fb      	ldr	r3, [r7, #12]
 800bf0a:	2204      	movs	r2, #4
 800bf0c:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 800bf0e:	68fb      	ldr	r3, [r7, #12]
 800bf10:	2201      	movs	r2, #1
 800bf12:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800bf16:	e010      	b.n	800bf3a <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 800bf18:	68fb      	ldr	r3, [r7, #12]
 800bf1a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bf1c:	687a      	ldr	r2, [r7, #4]
 800bf1e:	429a      	cmp	r2, r3
 800bf20:	d107      	bne.n	800bf32 <TIM_DMAError+0x76>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800bf22:	68fb      	ldr	r3, [r7, #12]
 800bf24:	2208      	movs	r2, #8
 800bf26:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 800bf28:	68fb      	ldr	r3, [r7, #12]
 800bf2a:	2201      	movs	r2, #1
 800bf2c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800bf30:	e003      	b.n	800bf3a <TIM_DMAError+0x7e>
  }
  else
  {
    htim->State = HAL_TIM_STATE_READY;
 800bf32:	68fb      	ldr	r3, [r7, #12]
 800bf34:	2201      	movs	r2, #1
 800bf36:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->ErrorCallback(htim);
#else
  HAL_TIM_ErrorCallback(htim);
 800bf3a:	68f8      	ldr	r0, [r7, #12]
 800bf3c:	f7ff ffb4 	bl	800bea8 <HAL_TIM_ErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800bf40:	68fb      	ldr	r3, [r7, #12]
 800bf42:	2200      	movs	r2, #0
 800bf44:	771a      	strb	r2, [r3, #28]
}
 800bf46:	bf00      	nop
 800bf48:	3710      	adds	r7, #16
 800bf4a:	46bd      	mov	sp, r7
 800bf4c:	bd80      	pop	{r7, pc}

0800bf4e <TIM_DMADelayPulseCplt>:
  * @brief  TIM DMA Delay Pulse complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void TIM_DMADelayPulseCplt(DMA_HandleTypeDef *hdma)
{
 800bf4e:	b580      	push	{r7, lr}
 800bf50:	b084      	sub	sp, #16
 800bf52:	af00      	add	r7, sp, #0
 800bf54:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800bf56:	687b      	ldr	r3, [r7, #4]
 800bf58:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bf5a:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 800bf5c:	68fb      	ldr	r3, [r7, #12]
 800bf5e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bf60:	687a      	ldr	r2, [r7, #4]
 800bf62:	429a      	cmp	r2, r3
 800bf64:	d10b      	bne.n	800bf7e <TIM_DMADelayPulseCplt+0x30>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800bf66:	68fb      	ldr	r3, [r7, #12]
 800bf68:	2201      	movs	r2, #1
 800bf6a:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 800bf6c:	687b      	ldr	r3, [r7, #4]
 800bf6e:	69db      	ldr	r3, [r3, #28]
 800bf70:	2b00      	cmp	r3, #0
 800bf72:	d136      	bne.n	800bfe2 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800bf74:	68fb      	ldr	r3, [r7, #12]
 800bf76:	2201      	movs	r2, #1
 800bf78:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800bf7c:	e031      	b.n	800bfe2 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 800bf7e:	68fb      	ldr	r3, [r7, #12]
 800bf80:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bf82:	687a      	ldr	r2, [r7, #4]
 800bf84:	429a      	cmp	r2, r3
 800bf86:	d10b      	bne.n	800bfa0 <TIM_DMADelayPulseCplt+0x52>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800bf88:	68fb      	ldr	r3, [r7, #12]
 800bf8a:	2202      	movs	r2, #2
 800bf8c:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 800bf8e:	687b      	ldr	r3, [r7, #4]
 800bf90:	69db      	ldr	r3, [r3, #28]
 800bf92:	2b00      	cmp	r3, #0
 800bf94:	d125      	bne.n	800bfe2 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800bf96:	68fb      	ldr	r3, [r7, #12]
 800bf98:	2201      	movs	r2, #1
 800bf9a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800bf9e:	e020      	b.n	800bfe2 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 800bfa0:	68fb      	ldr	r3, [r7, #12]
 800bfa2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bfa4:	687a      	ldr	r2, [r7, #4]
 800bfa6:	429a      	cmp	r2, r3
 800bfa8:	d10b      	bne.n	800bfc2 <TIM_DMADelayPulseCplt+0x74>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800bfaa:	68fb      	ldr	r3, [r7, #12]
 800bfac:	2204      	movs	r2, #4
 800bfae:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 800bfb0:	687b      	ldr	r3, [r7, #4]
 800bfb2:	69db      	ldr	r3, [r3, #28]
 800bfb4:	2b00      	cmp	r3, #0
 800bfb6:	d114      	bne.n	800bfe2 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 800bfb8:	68fb      	ldr	r3, [r7, #12]
 800bfba:	2201      	movs	r2, #1
 800bfbc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800bfc0:	e00f      	b.n	800bfe2 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 800bfc2:	68fb      	ldr	r3, [r7, #12]
 800bfc4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bfc6:	687a      	ldr	r2, [r7, #4]
 800bfc8:	429a      	cmp	r2, r3
 800bfca:	d10a      	bne.n	800bfe2 <TIM_DMADelayPulseCplt+0x94>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800bfcc:	68fb      	ldr	r3, [r7, #12]
 800bfce:	2208      	movs	r2, #8
 800bfd0:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 800bfd2:	687b      	ldr	r3, [r7, #4]
 800bfd4:	69db      	ldr	r3, [r3, #28]
 800bfd6:	2b00      	cmp	r3, #0
 800bfd8:	d103      	bne.n	800bfe2 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 800bfda:	68fb      	ldr	r3, [r7, #12]
 800bfdc:	2201      	movs	r2, #1
 800bfde:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedCallback(htim);
 800bfe2:	68f8      	ldr	r0, [r7, #12]
 800bfe4:	f7f7 f828 	bl	8003038 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800bfe8:	68fb      	ldr	r3, [r7, #12]
 800bfea:	2200      	movs	r2, #0
 800bfec:	771a      	strb	r2, [r3, #28]
}
 800bfee:	bf00      	nop
 800bff0:	3710      	adds	r7, #16
 800bff2:	46bd      	mov	sp, r7
 800bff4:	bd80      	pop	{r7, pc}

0800bff6 <TIM_DMADelayPulseHalfCplt>:
  * @brief  TIM DMA Delay Pulse half complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMADelayPulseHalfCplt(DMA_HandleTypeDef *hdma)
{
 800bff6:	b580      	push	{r7, lr}
 800bff8:	b084      	sub	sp, #16
 800bffa:	af00      	add	r7, sp, #0
 800bffc:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800bffe:	687b      	ldr	r3, [r7, #4]
 800c000:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c002:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 800c004:	68fb      	ldr	r3, [r7, #12]
 800c006:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c008:	687a      	ldr	r2, [r7, #4]
 800c00a:	429a      	cmp	r2, r3
 800c00c:	d103      	bne.n	800c016 <TIM_DMADelayPulseHalfCplt+0x20>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800c00e:	68fb      	ldr	r3, [r7, #12]
 800c010:	2201      	movs	r2, #1
 800c012:	771a      	strb	r2, [r3, #28]
 800c014:	e019      	b.n	800c04a <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 800c016:	68fb      	ldr	r3, [r7, #12]
 800c018:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c01a:	687a      	ldr	r2, [r7, #4]
 800c01c:	429a      	cmp	r2, r3
 800c01e:	d103      	bne.n	800c028 <TIM_DMADelayPulseHalfCplt+0x32>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800c020:	68fb      	ldr	r3, [r7, #12]
 800c022:	2202      	movs	r2, #2
 800c024:	771a      	strb	r2, [r3, #28]
 800c026:	e010      	b.n	800c04a <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 800c028:	68fb      	ldr	r3, [r7, #12]
 800c02a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c02c:	687a      	ldr	r2, [r7, #4]
 800c02e:	429a      	cmp	r2, r3
 800c030:	d103      	bne.n	800c03a <TIM_DMADelayPulseHalfCplt+0x44>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800c032:	68fb      	ldr	r3, [r7, #12]
 800c034:	2204      	movs	r2, #4
 800c036:	771a      	strb	r2, [r3, #28]
 800c038:	e007      	b.n	800c04a <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 800c03a:	68fb      	ldr	r3, [r7, #12]
 800c03c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c03e:	687a      	ldr	r2, [r7, #4]
 800c040:	429a      	cmp	r2, r3
 800c042:	d102      	bne.n	800c04a <TIM_DMADelayPulseHalfCplt+0x54>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800c044:	68fb      	ldr	r3, [r7, #12]
 800c046:	2208      	movs	r2, #8
 800c048:	771a      	strb	r2, [r3, #28]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedHalfCpltCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedHalfCpltCallback(htim);
 800c04a:	68f8      	ldr	r0, [r7, #12]
 800c04c:	f7ff ff18 	bl	800be80 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c050:	68fb      	ldr	r3, [r7, #12]
 800c052:	2200      	movs	r2, #0
 800c054:	771a      	strb	r2, [r3, #28]
}
 800c056:	bf00      	nop
 800c058:	3710      	adds	r7, #16
 800c05a:	46bd      	mov	sp, r7
 800c05c:	bd80      	pop	{r7, pc}
	...

0800c060 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800c060:	b480      	push	{r7}
 800c062:	b085      	sub	sp, #20
 800c064:	af00      	add	r7, sp, #0
 800c066:	6078      	str	r0, [r7, #4]
 800c068:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800c06a:	687b      	ldr	r3, [r7, #4]
 800c06c:	681b      	ldr	r3, [r3, #0]
 800c06e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800c070:	687b      	ldr	r3, [r7, #4]
 800c072:	4a42      	ldr	r2, [pc, #264]	@ (800c17c <TIM_Base_SetConfig+0x11c>)
 800c074:	4293      	cmp	r3, r2
 800c076:	d00f      	beq.n	800c098 <TIM_Base_SetConfig+0x38>
 800c078:	687b      	ldr	r3, [r7, #4]
 800c07a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c07e:	d00b      	beq.n	800c098 <TIM_Base_SetConfig+0x38>
 800c080:	687b      	ldr	r3, [r7, #4]
 800c082:	4a3f      	ldr	r2, [pc, #252]	@ (800c180 <TIM_Base_SetConfig+0x120>)
 800c084:	4293      	cmp	r3, r2
 800c086:	d007      	beq.n	800c098 <TIM_Base_SetConfig+0x38>
 800c088:	687b      	ldr	r3, [r7, #4]
 800c08a:	4a3e      	ldr	r2, [pc, #248]	@ (800c184 <TIM_Base_SetConfig+0x124>)
 800c08c:	4293      	cmp	r3, r2
 800c08e:	d003      	beq.n	800c098 <TIM_Base_SetConfig+0x38>
 800c090:	687b      	ldr	r3, [r7, #4]
 800c092:	4a3d      	ldr	r2, [pc, #244]	@ (800c188 <TIM_Base_SetConfig+0x128>)
 800c094:	4293      	cmp	r3, r2
 800c096:	d108      	bne.n	800c0aa <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800c098:	68fb      	ldr	r3, [r7, #12]
 800c09a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c09e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800c0a0:	683b      	ldr	r3, [r7, #0]
 800c0a2:	685b      	ldr	r3, [r3, #4]
 800c0a4:	68fa      	ldr	r2, [r7, #12]
 800c0a6:	4313      	orrs	r3, r2
 800c0a8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800c0aa:	687b      	ldr	r3, [r7, #4]
 800c0ac:	4a33      	ldr	r2, [pc, #204]	@ (800c17c <TIM_Base_SetConfig+0x11c>)
 800c0ae:	4293      	cmp	r3, r2
 800c0b0:	d01b      	beq.n	800c0ea <TIM_Base_SetConfig+0x8a>
 800c0b2:	687b      	ldr	r3, [r7, #4]
 800c0b4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c0b8:	d017      	beq.n	800c0ea <TIM_Base_SetConfig+0x8a>
 800c0ba:	687b      	ldr	r3, [r7, #4]
 800c0bc:	4a30      	ldr	r2, [pc, #192]	@ (800c180 <TIM_Base_SetConfig+0x120>)
 800c0be:	4293      	cmp	r3, r2
 800c0c0:	d013      	beq.n	800c0ea <TIM_Base_SetConfig+0x8a>
 800c0c2:	687b      	ldr	r3, [r7, #4]
 800c0c4:	4a2f      	ldr	r2, [pc, #188]	@ (800c184 <TIM_Base_SetConfig+0x124>)
 800c0c6:	4293      	cmp	r3, r2
 800c0c8:	d00f      	beq.n	800c0ea <TIM_Base_SetConfig+0x8a>
 800c0ca:	687b      	ldr	r3, [r7, #4]
 800c0cc:	4a2e      	ldr	r2, [pc, #184]	@ (800c188 <TIM_Base_SetConfig+0x128>)
 800c0ce:	4293      	cmp	r3, r2
 800c0d0:	d00b      	beq.n	800c0ea <TIM_Base_SetConfig+0x8a>
 800c0d2:	687b      	ldr	r3, [r7, #4]
 800c0d4:	4a2d      	ldr	r2, [pc, #180]	@ (800c18c <TIM_Base_SetConfig+0x12c>)
 800c0d6:	4293      	cmp	r3, r2
 800c0d8:	d007      	beq.n	800c0ea <TIM_Base_SetConfig+0x8a>
 800c0da:	687b      	ldr	r3, [r7, #4]
 800c0dc:	4a2c      	ldr	r2, [pc, #176]	@ (800c190 <TIM_Base_SetConfig+0x130>)
 800c0de:	4293      	cmp	r3, r2
 800c0e0:	d003      	beq.n	800c0ea <TIM_Base_SetConfig+0x8a>
 800c0e2:	687b      	ldr	r3, [r7, #4]
 800c0e4:	4a2b      	ldr	r2, [pc, #172]	@ (800c194 <TIM_Base_SetConfig+0x134>)
 800c0e6:	4293      	cmp	r3, r2
 800c0e8:	d108      	bne.n	800c0fc <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800c0ea:	68fb      	ldr	r3, [r7, #12]
 800c0ec:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800c0f0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800c0f2:	683b      	ldr	r3, [r7, #0]
 800c0f4:	68db      	ldr	r3, [r3, #12]
 800c0f6:	68fa      	ldr	r2, [r7, #12]
 800c0f8:	4313      	orrs	r3, r2
 800c0fa:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800c0fc:	68fb      	ldr	r3, [r7, #12]
 800c0fe:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800c102:	683b      	ldr	r3, [r7, #0]
 800c104:	695b      	ldr	r3, [r3, #20]
 800c106:	4313      	orrs	r3, r2
 800c108:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800c10a:	687b      	ldr	r3, [r7, #4]
 800c10c:	68fa      	ldr	r2, [r7, #12]
 800c10e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800c110:	683b      	ldr	r3, [r7, #0]
 800c112:	689a      	ldr	r2, [r3, #8]
 800c114:	687b      	ldr	r3, [r7, #4]
 800c116:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800c118:	683b      	ldr	r3, [r7, #0]
 800c11a:	681a      	ldr	r2, [r3, #0]
 800c11c:	687b      	ldr	r3, [r7, #4]
 800c11e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800c120:	687b      	ldr	r3, [r7, #4]
 800c122:	4a16      	ldr	r2, [pc, #88]	@ (800c17c <TIM_Base_SetConfig+0x11c>)
 800c124:	4293      	cmp	r3, r2
 800c126:	d00f      	beq.n	800c148 <TIM_Base_SetConfig+0xe8>
 800c128:	687b      	ldr	r3, [r7, #4]
 800c12a:	4a17      	ldr	r2, [pc, #92]	@ (800c188 <TIM_Base_SetConfig+0x128>)
 800c12c:	4293      	cmp	r3, r2
 800c12e:	d00b      	beq.n	800c148 <TIM_Base_SetConfig+0xe8>
 800c130:	687b      	ldr	r3, [r7, #4]
 800c132:	4a16      	ldr	r2, [pc, #88]	@ (800c18c <TIM_Base_SetConfig+0x12c>)
 800c134:	4293      	cmp	r3, r2
 800c136:	d007      	beq.n	800c148 <TIM_Base_SetConfig+0xe8>
 800c138:	687b      	ldr	r3, [r7, #4]
 800c13a:	4a15      	ldr	r2, [pc, #84]	@ (800c190 <TIM_Base_SetConfig+0x130>)
 800c13c:	4293      	cmp	r3, r2
 800c13e:	d003      	beq.n	800c148 <TIM_Base_SetConfig+0xe8>
 800c140:	687b      	ldr	r3, [r7, #4]
 800c142:	4a14      	ldr	r2, [pc, #80]	@ (800c194 <TIM_Base_SetConfig+0x134>)
 800c144:	4293      	cmp	r3, r2
 800c146:	d103      	bne.n	800c150 <TIM_Base_SetConfig+0xf0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800c148:	683b      	ldr	r3, [r7, #0]
 800c14a:	691a      	ldr	r2, [r3, #16]
 800c14c:	687b      	ldr	r3, [r7, #4]
 800c14e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800c150:	687b      	ldr	r3, [r7, #4]
 800c152:	2201      	movs	r2, #1
 800c154:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800c156:	687b      	ldr	r3, [r7, #4]
 800c158:	691b      	ldr	r3, [r3, #16]
 800c15a:	f003 0301 	and.w	r3, r3, #1
 800c15e:	2b01      	cmp	r3, #1
 800c160:	d105      	bne.n	800c16e <TIM_Base_SetConfig+0x10e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800c162:	687b      	ldr	r3, [r7, #4]
 800c164:	691b      	ldr	r3, [r3, #16]
 800c166:	f023 0201 	bic.w	r2, r3, #1
 800c16a:	687b      	ldr	r3, [r7, #4]
 800c16c:	611a      	str	r2, [r3, #16]
  }
}
 800c16e:	bf00      	nop
 800c170:	3714      	adds	r7, #20
 800c172:	46bd      	mov	sp, r7
 800c174:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c178:	4770      	bx	lr
 800c17a:	bf00      	nop
 800c17c:	40012c00 	.word	0x40012c00
 800c180:	40000400 	.word	0x40000400
 800c184:	40000800 	.word	0x40000800
 800c188:	40013400 	.word	0x40013400
 800c18c:	40014000 	.word	0x40014000
 800c190:	40014400 	.word	0x40014400
 800c194:	40014800 	.word	0x40014800

0800c198 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800c198:	b480      	push	{r7}
 800c19a:	b087      	sub	sp, #28
 800c19c:	af00      	add	r7, sp, #0
 800c19e:	6078      	str	r0, [r7, #4]
 800c1a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c1a2:	687b      	ldr	r3, [r7, #4]
 800c1a4:	6a1b      	ldr	r3, [r3, #32]
 800c1a6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800c1a8:	687b      	ldr	r3, [r7, #4]
 800c1aa:	6a1b      	ldr	r3, [r3, #32]
 800c1ac:	f023 0201 	bic.w	r2, r3, #1
 800c1b0:	687b      	ldr	r3, [r7, #4]
 800c1b2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c1b4:	687b      	ldr	r3, [r7, #4]
 800c1b6:	685b      	ldr	r3, [r3, #4]
 800c1b8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800c1ba:	687b      	ldr	r3, [r7, #4]
 800c1bc:	699b      	ldr	r3, [r3, #24]
 800c1be:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800c1c0:	68fb      	ldr	r3, [r7, #12]
 800c1c2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800c1c6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c1ca:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800c1cc:	68fb      	ldr	r3, [r7, #12]
 800c1ce:	f023 0303 	bic.w	r3, r3, #3
 800c1d2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800c1d4:	683b      	ldr	r3, [r7, #0]
 800c1d6:	681b      	ldr	r3, [r3, #0]
 800c1d8:	68fa      	ldr	r2, [r7, #12]
 800c1da:	4313      	orrs	r3, r2
 800c1dc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800c1de:	697b      	ldr	r3, [r7, #20]
 800c1e0:	f023 0302 	bic.w	r3, r3, #2
 800c1e4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800c1e6:	683b      	ldr	r3, [r7, #0]
 800c1e8:	689b      	ldr	r3, [r3, #8]
 800c1ea:	697a      	ldr	r2, [r7, #20]
 800c1ec:	4313      	orrs	r3, r2
 800c1ee:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800c1f0:	687b      	ldr	r3, [r7, #4]
 800c1f2:	4a2c      	ldr	r2, [pc, #176]	@ (800c2a4 <TIM_OC1_SetConfig+0x10c>)
 800c1f4:	4293      	cmp	r3, r2
 800c1f6:	d00f      	beq.n	800c218 <TIM_OC1_SetConfig+0x80>
 800c1f8:	687b      	ldr	r3, [r7, #4]
 800c1fa:	4a2b      	ldr	r2, [pc, #172]	@ (800c2a8 <TIM_OC1_SetConfig+0x110>)
 800c1fc:	4293      	cmp	r3, r2
 800c1fe:	d00b      	beq.n	800c218 <TIM_OC1_SetConfig+0x80>
 800c200:	687b      	ldr	r3, [r7, #4]
 800c202:	4a2a      	ldr	r2, [pc, #168]	@ (800c2ac <TIM_OC1_SetConfig+0x114>)
 800c204:	4293      	cmp	r3, r2
 800c206:	d007      	beq.n	800c218 <TIM_OC1_SetConfig+0x80>
 800c208:	687b      	ldr	r3, [r7, #4]
 800c20a:	4a29      	ldr	r2, [pc, #164]	@ (800c2b0 <TIM_OC1_SetConfig+0x118>)
 800c20c:	4293      	cmp	r3, r2
 800c20e:	d003      	beq.n	800c218 <TIM_OC1_SetConfig+0x80>
 800c210:	687b      	ldr	r3, [r7, #4]
 800c212:	4a28      	ldr	r2, [pc, #160]	@ (800c2b4 <TIM_OC1_SetConfig+0x11c>)
 800c214:	4293      	cmp	r3, r2
 800c216:	d10c      	bne.n	800c232 <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800c218:	697b      	ldr	r3, [r7, #20]
 800c21a:	f023 0308 	bic.w	r3, r3, #8
 800c21e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800c220:	683b      	ldr	r3, [r7, #0]
 800c222:	68db      	ldr	r3, [r3, #12]
 800c224:	697a      	ldr	r2, [r7, #20]
 800c226:	4313      	orrs	r3, r2
 800c228:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800c22a:	697b      	ldr	r3, [r7, #20]
 800c22c:	f023 0304 	bic.w	r3, r3, #4
 800c230:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c232:	687b      	ldr	r3, [r7, #4]
 800c234:	4a1b      	ldr	r2, [pc, #108]	@ (800c2a4 <TIM_OC1_SetConfig+0x10c>)
 800c236:	4293      	cmp	r3, r2
 800c238:	d00f      	beq.n	800c25a <TIM_OC1_SetConfig+0xc2>
 800c23a:	687b      	ldr	r3, [r7, #4]
 800c23c:	4a1a      	ldr	r2, [pc, #104]	@ (800c2a8 <TIM_OC1_SetConfig+0x110>)
 800c23e:	4293      	cmp	r3, r2
 800c240:	d00b      	beq.n	800c25a <TIM_OC1_SetConfig+0xc2>
 800c242:	687b      	ldr	r3, [r7, #4]
 800c244:	4a19      	ldr	r2, [pc, #100]	@ (800c2ac <TIM_OC1_SetConfig+0x114>)
 800c246:	4293      	cmp	r3, r2
 800c248:	d007      	beq.n	800c25a <TIM_OC1_SetConfig+0xc2>
 800c24a:	687b      	ldr	r3, [r7, #4]
 800c24c:	4a18      	ldr	r2, [pc, #96]	@ (800c2b0 <TIM_OC1_SetConfig+0x118>)
 800c24e:	4293      	cmp	r3, r2
 800c250:	d003      	beq.n	800c25a <TIM_OC1_SetConfig+0xc2>
 800c252:	687b      	ldr	r3, [r7, #4]
 800c254:	4a17      	ldr	r2, [pc, #92]	@ (800c2b4 <TIM_OC1_SetConfig+0x11c>)
 800c256:	4293      	cmp	r3, r2
 800c258:	d111      	bne.n	800c27e <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800c25a:	693b      	ldr	r3, [r7, #16]
 800c25c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800c260:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800c262:	693b      	ldr	r3, [r7, #16]
 800c264:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800c268:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800c26a:	683b      	ldr	r3, [r7, #0]
 800c26c:	695b      	ldr	r3, [r3, #20]
 800c26e:	693a      	ldr	r2, [r7, #16]
 800c270:	4313      	orrs	r3, r2
 800c272:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800c274:	683b      	ldr	r3, [r7, #0]
 800c276:	699b      	ldr	r3, [r3, #24]
 800c278:	693a      	ldr	r2, [r7, #16]
 800c27a:	4313      	orrs	r3, r2
 800c27c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c27e:	687b      	ldr	r3, [r7, #4]
 800c280:	693a      	ldr	r2, [r7, #16]
 800c282:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800c284:	687b      	ldr	r3, [r7, #4]
 800c286:	68fa      	ldr	r2, [r7, #12]
 800c288:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800c28a:	683b      	ldr	r3, [r7, #0]
 800c28c:	685a      	ldr	r2, [r3, #4]
 800c28e:	687b      	ldr	r3, [r7, #4]
 800c290:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c292:	687b      	ldr	r3, [r7, #4]
 800c294:	697a      	ldr	r2, [r7, #20]
 800c296:	621a      	str	r2, [r3, #32]
}
 800c298:	bf00      	nop
 800c29a:	371c      	adds	r7, #28
 800c29c:	46bd      	mov	sp, r7
 800c29e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2a2:	4770      	bx	lr
 800c2a4:	40012c00 	.word	0x40012c00
 800c2a8:	40013400 	.word	0x40013400
 800c2ac:	40014000 	.word	0x40014000
 800c2b0:	40014400 	.word	0x40014400
 800c2b4:	40014800 	.word	0x40014800

0800c2b8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800c2b8:	b480      	push	{r7}
 800c2ba:	b087      	sub	sp, #28
 800c2bc:	af00      	add	r7, sp, #0
 800c2be:	6078      	str	r0, [r7, #4]
 800c2c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c2c2:	687b      	ldr	r3, [r7, #4]
 800c2c4:	6a1b      	ldr	r3, [r3, #32]
 800c2c6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800c2c8:	687b      	ldr	r3, [r7, #4]
 800c2ca:	6a1b      	ldr	r3, [r3, #32]
 800c2cc:	f023 0210 	bic.w	r2, r3, #16
 800c2d0:	687b      	ldr	r3, [r7, #4]
 800c2d2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c2d4:	687b      	ldr	r3, [r7, #4]
 800c2d6:	685b      	ldr	r3, [r3, #4]
 800c2d8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800c2da:	687b      	ldr	r3, [r7, #4]
 800c2dc:	699b      	ldr	r3, [r3, #24]
 800c2de:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800c2e0:	68fb      	ldr	r3, [r7, #12]
 800c2e2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800c2e6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c2ea:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800c2ec:	68fb      	ldr	r3, [r7, #12]
 800c2ee:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800c2f2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800c2f4:	683b      	ldr	r3, [r7, #0]
 800c2f6:	681b      	ldr	r3, [r3, #0]
 800c2f8:	021b      	lsls	r3, r3, #8
 800c2fa:	68fa      	ldr	r2, [r7, #12]
 800c2fc:	4313      	orrs	r3, r2
 800c2fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800c300:	697b      	ldr	r3, [r7, #20]
 800c302:	f023 0320 	bic.w	r3, r3, #32
 800c306:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800c308:	683b      	ldr	r3, [r7, #0]
 800c30a:	689b      	ldr	r3, [r3, #8]
 800c30c:	011b      	lsls	r3, r3, #4
 800c30e:	697a      	ldr	r2, [r7, #20]
 800c310:	4313      	orrs	r3, r2
 800c312:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800c314:	687b      	ldr	r3, [r7, #4]
 800c316:	4a28      	ldr	r2, [pc, #160]	@ (800c3b8 <TIM_OC2_SetConfig+0x100>)
 800c318:	4293      	cmp	r3, r2
 800c31a:	d003      	beq.n	800c324 <TIM_OC2_SetConfig+0x6c>
 800c31c:	687b      	ldr	r3, [r7, #4]
 800c31e:	4a27      	ldr	r2, [pc, #156]	@ (800c3bc <TIM_OC2_SetConfig+0x104>)
 800c320:	4293      	cmp	r3, r2
 800c322:	d10d      	bne.n	800c340 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800c324:	697b      	ldr	r3, [r7, #20]
 800c326:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800c32a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800c32c:	683b      	ldr	r3, [r7, #0]
 800c32e:	68db      	ldr	r3, [r3, #12]
 800c330:	011b      	lsls	r3, r3, #4
 800c332:	697a      	ldr	r2, [r7, #20]
 800c334:	4313      	orrs	r3, r2
 800c336:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800c338:	697b      	ldr	r3, [r7, #20]
 800c33a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800c33e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c340:	687b      	ldr	r3, [r7, #4]
 800c342:	4a1d      	ldr	r2, [pc, #116]	@ (800c3b8 <TIM_OC2_SetConfig+0x100>)
 800c344:	4293      	cmp	r3, r2
 800c346:	d00f      	beq.n	800c368 <TIM_OC2_SetConfig+0xb0>
 800c348:	687b      	ldr	r3, [r7, #4]
 800c34a:	4a1c      	ldr	r2, [pc, #112]	@ (800c3bc <TIM_OC2_SetConfig+0x104>)
 800c34c:	4293      	cmp	r3, r2
 800c34e:	d00b      	beq.n	800c368 <TIM_OC2_SetConfig+0xb0>
 800c350:	687b      	ldr	r3, [r7, #4]
 800c352:	4a1b      	ldr	r2, [pc, #108]	@ (800c3c0 <TIM_OC2_SetConfig+0x108>)
 800c354:	4293      	cmp	r3, r2
 800c356:	d007      	beq.n	800c368 <TIM_OC2_SetConfig+0xb0>
 800c358:	687b      	ldr	r3, [r7, #4]
 800c35a:	4a1a      	ldr	r2, [pc, #104]	@ (800c3c4 <TIM_OC2_SetConfig+0x10c>)
 800c35c:	4293      	cmp	r3, r2
 800c35e:	d003      	beq.n	800c368 <TIM_OC2_SetConfig+0xb0>
 800c360:	687b      	ldr	r3, [r7, #4]
 800c362:	4a19      	ldr	r2, [pc, #100]	@ (800c3c8 <TIM_OC2_SetConfig+0x110>)
 800c364:	4293      	cmp	r3, r2
 800c366:	d113      	bne.n	800c390 <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800c368:	693b      	ldr	r3, [r7, #16]
 800c36a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800c36e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800c370:	693b      	ldr	r3, [r7, #16]
 800c372:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800c376:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800c378:	683b      	ldr	r3, [r7, #0]
 800c37a:	695b      	ldr	r3, [r3, #20]
 800c37c:	009b      	lsls	r3, r3, #2
 800c37e:	693a      	ldr	r2, [r7, #16]
 800c380:	4313      	orrs	r3, r2
 800c382:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800c384:	683b      	ldr	r3, [r7, #0]
 800c386:	699b      	ldr	r3, [r3, #24]
 800c388:	009b      	lsls	r3, r3, #2
 800c38a:	693a      	ldr	r2, [r7, #16]
 800c38c:	4313      	orrs	r3, r2
 800c38e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c390:	687b      	ldr	r3, [r7, #4]
 800c392:	693a      	ldr	r2, [r7, #16]
 800c394:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800c396:	687b      	ldr	r3, [r7, #4]
 800c398:	68fa      	ldr	r2, [r7, #12]
 800c39a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800c39c:	683b      	ldr	r3, [r7, #0]
 800c39e:	685a      	ldr	r2, [r3, #4]
 800c3a0:	687b      	ldr	r3, [r7, #4]
 800c3a2:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c3a4:	687b      	ldr	r3, [r7, #4]
 800c3a6:	697a      	ldr	r2, [r7, #20]
 800c3a8:	621a      	str	r2, [r3, #32]
}
 800c3aa:	bf00      	nop
 800c3ac:	371c      	adds	r7, #28
 800c3ae:	46bd      	mov	sp, r7
 800c3b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3b4:	4770      	bx	lr
 800c3b6:	bf00      	nop
 800c3b8:	40012c00 	.word	0x40012c00
 800c3bc:	40013400 	.word	0x40013400
 800c3c0:	40014000 	.word	0x40014000
 800c3c4:	40014400 	.word	0x40014400
 800c3c8:	40014800 	.word	0x40014800

0800c3cc <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800c3cc:	b480      	push	{r7}
 800c3ce:	b087      	sub	sp, #28
 800c3d0:	af00      	add	r7, sp, #0
 800c3d2:	6078      	str	r0, [r7, #4]
 800c3d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c3d6:	687b      	ldr	r3, [r7, #4]
 800c3d8:	6a1b      	ldr	r3, [r3, #32]
 800c3da:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800c3dc:	687b      	ldr	r3, [r7, #4]
 800c3de:	6a1b      	ldr	r3, [r3, #32]
 800c3e0:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800c3e4:	687b      	ldr	r3, [r7, #4]
 800c3e6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c3e8:	687b      	ldr	r3, [r7, #4]
 800c3ea:	685b      	ldr	r3, [r3, #4]
 800c3ec:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800c3ee:	687b      	ldr	r3, [r7, #4]
 800c3f0:	69db      	ldr	r3, [r3, #28]
 800c3f2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800c3f4:	68fb      	ldr	r3, [r7, #12]
 800c3f6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800c3fa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c3fe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800c400:	68fb      	ldr	r3, [r7, #12]
 800c402:	f023 0303 	bic.w	r3, r3, #3
 800c406:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800c408:	683b      	ldr	r3, [r7, #0]
 800c40a:	681b      	ldr	r3, [r3, #0]
 800c40c:	68fa      	ldr	r2, [r7, #12]
 800c40e:	4313      	orrs	r3, r2
 800c410:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800c412:	697b      	ldr	r3, [r7, #20]
 800c414:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800c418:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800c41a:	683b      	ldr	r3, [r7, #0]
 800c41c:	689b      	ldr	r3, [r3, #8]
 800c41e:	021b      	lsls	r3, r3, #8
 800c420:	697a      	ldr	r2, [r7, #20]
 800c422:	4313      	orrs	r3, r2
 800c424:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800c426:	687b      	ldr	r3, [r7, #4]
 800c428:	4a27      	ldr	r2, [pc, #156]	@ (800c4c8 <TIM_OC3_SetConfig+0xfc>)
 800c42a:	4293      	cmp	r3, r2
 800c42c:	d003      	beq.n	800c436 <TIM_OC3_SetConfig+0x6a>
 800c42e:	687b      	ldr	r3, [r7, #4]
 800c430:	4a26      	ldr	r2, [pc, #152]	@ (800c4cc <TIM_OC3_SetConfig+0x100>)
 800c432:	4293      	cmp	r3, r2
 800c434:	d10d      	bne.n	800c452 <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800c436:	697b      	ldr	r3, [r7, #20]
 800c438:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800c43c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800c43e:	683b      	ldr	r3, [r7, #0]
 800c440:	68db      	ldr	r3, [r3, #12]
 800c442:	021b      	lsls	r3, r3, #8
 800c444:	697a      	ldr	r2, [r7, #20]
 800c446:	4313      	orrs	r3, r2
 800c448:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800c44a:	697b      	ldr	r3, [r7, #20]
 800c44c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800c450:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c452:	687b      	ldr	r3, [r7, #4]
 800c454:	4a1c      	ldr	r2, [pc, #112]	@ (800c4c8 <TIM_OC3_SetConfig+0xfc>)
 800c456:	4293      	cmp	r3, r2
 800c458:	d00f      	beq.n	800c47a <TIM_OC3_SetConfig+0xae>
 800c45a:	687b      	ldr	r3, [r7, #4]
 800c45c:	4a1b      	ldr	r2, [pc, #108]	@ (800c4cc <TIM_OC3_SetConfig+0x100>)
 800c45e:	4293      	cmp	r3, r2
 800c460:	d00b      	beq.n	800c47a <TIM_OC3_SetConfig+0xae>
 800c462:	687b      	ldr	r3, [r7, #4]
 800c464:	4a1a      	ldr	r2, [pc, #104]	@ (800c4d0 <TIM_OC3_SetConfig+0x104>)
 800c466:	4293      	cmp	r3, r2
 800c468:	d007      	beq.n	800c47a <TIM_OC3_SetConfig+0xae>
 800c46a:	687b      	ldr	r3, [r7, #4]
 800c46c:	4a19      	ldr	r2, [pc, #100]	@ (800c4d4 <TIM_OC3_SetConfig+0x108>)
 800c46e:	4293      	cmp	r3, r2
 800c470:	d003      	beq.n	800c47a <TIM_OC3_SetConfig+0xae>
 800c472:	687b      	ldr	r3, [r7, #4]
 800c474:	4a18      	ldr	r2, [pc, #96]	@ (800c4d8 <TIM_OC3_SetConfig+0x10c>)
 800c476:	4293      	cmp	r3, r2
 800c478:	d113      	bne.n	800c4a2 <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800c47a:	693b      	ldr	r3, [r7, #16]
 800c47c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800c480:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800c482:	693b      	ldr	r3, [r7, #16]
 800c484:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800c488:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800c48a:	683b      	ldr	r3, [r7, #0]
 800c48c:	695b      	ldr	r3, [r3, #20]
 800c48e:	011b      	lsls	r3, r3, #4
 800c490:	693a      	ldr	r2, [r7, #16]
 800c492:	4313      	orrs	r3, r2
 800c494:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800c496:	683b      	ldr	r3, [r7, #0]
 800c498:	699b      	ldr	r3, [r3, #24]
 800c49a:	011b      	lsls	r3, r3, #4
 800c49c:	693a      	ldr	r2, [r7, #16]
 800c49e:	4313      	orrs	r3, r2
 800c4a0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c4a2:	687b      	ldr	r3, [r7, #4]
 800c4a4:	693a      	ldr	r2, [r7, #16]
 800c4a6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800c4a8:	687b      	ldr	r3, [r7, #4]
 800c4aa:	68fa      	ldr	r2, [r7, #12]
 800c4ac:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800c4ae:	683b      	ldr	r3, [r7, #0]
 800c4b0:	685a      	ldr	r2, [r3, #4]
 800c4b2:	687b      	ldr	r3, [r7, #4]
 800c4b4:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c4b6:	687b      	ldr	r3, [r7, #4]
 800c4b8:	697a      	ldr	r2, [r7, #20]
 800c4ba:	621a      	str	r2, [r3, #32]
}
 800c4bc:	bf00      	nop
 800c4be:	371c      	adds	r7, #28
 800c4c0:	46bd      	mov	sp, r7
 800c4c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4c6:	4770      	bx	lr
 800c4c8:	40012c00 	.word	0x40012c00
 800c4cc:	40013400 	.word	0x40013400
 800c4d0:	40014000 	.word	0x40014000
 800c4d4:	40014400 	.word	0x40014400
 800c4d8:	40014800 	.word	0x40014800

0800c4dc <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800c4dc:	b480      	push	{r7}
 800c4de:	b087      	sub	sp, #28
 800c4e0:	af00      	add	r7, sp, #0
 800c4e2:	6078      	str	r0, [r7, #4]
 800c4e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c4e6:	687b      	ldr	r3, [r7, #4]
 800c4e8:	6a1b      	ldr	r3, [r3, #32]
 800c4ea:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800c4ec:	687b      	ldr	r3, [r7, #4]
 800c4ee:	6a1b      	ldr	r3, [r3, #32]
 800c4f0:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800c4f4:	687b      	ldr	r3, [r7, #4]
 800c4f6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c4f8:	687b      	ldr	r3, [r7, #4]
 800c4fa:	685b      	ldr	r3, [r3, #4]
 800c4fc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800c4fe:	687b      	ldr	r3, [r7, #4]
 800c500:	69db      	ldr	r3, [r3, #28]
 800c502:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800c504:	68fb      	ldr	r3, [r7, #12]
 800c506:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800c50a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c50e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800c510:	68fb      	ldr	r3, [r7, #12]
 800c512:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800c516:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800c518:	683b      	ldr	r3, [r7, #0]
 800c51a:	681b      	ldr	r3, [r3, #0]
 800c51c:	021b      	lsls	r3, r3, #8
 800c51e:	68fa      	ldr	r2, [r7, #12]
 800c520:	4313      	orrs	r3, r2
 800c522:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800c524:	697b      	ldr	r3, [r7, #20]
 800c526:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800c52a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800c52c:	683b      	ldr	r3, [r7, #0]
 800c52e:	689b      	ldr	r3, [r3, #8]
 800c530:	031b      	lsls	r3, r3, #12
 800c532:	697a      	ldr	r2, [r7, #20]
 800c534:	4313      	orrs	r3, r2
 800c536:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 800c538:	687b      	ldr	r3, [r7, #4]
 800c53a:	4a28      	ldr	r2, [pc, #160]	@ (800c5dc <TIM_OC4_SetConfig+0x100>)
 800c53c:	4293      	cmp	r3, r2
 800c53e:	d003      	beq.n	800c548 <TIM_OC4_SetConfig+0x6c>
 800c540:	687b      	ldr	r3, [r7, #4]
 800c542:	4a27      	ldr	r2, [pc, #156]	@ (800c5e0 <TIM_OC4_SetConfig+0x104>)
 800c544:	4293      	cmp	r3, r2
 800c546:	d10d      	bne.n	800c564 <TIM_OC4_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 800c548:	697b      	ldr	r3, [r7, #20]
 800c54a:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800c54e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 800c550:	683b      	ldr	r3, [r7, #0]
 800c552:	68db      	ldr	r3, [r3, #12]
 800c554:	031b      	lsls	r3, r3, #12
 800c556:	697a      	ldr	r2, [r7, #20]
 800c558:	4313      	orrs	r3, r2
 800c55a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 800c55c:	697b      	ldr	r3, [r7, #20]
 800c55e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800c562:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c564:	687b      	ldr	r3, [r7, #4]
 800c566:	4a1d      	ldr	r2, [pc, #116]	@ (800c5dc <TIM_OC4_SetConfig+0x100>)
 800c568:	4293      	cmp	r3, r2
 800c56a:	d00f      	beq.n	800c58c <TIM_OC4_SetConfig+0xb0>
 800c56c:	687b      	ldr	r3, [r7, #4]
 800c56e:	4a1c      	ldr	r2, [pc, #112]	@ (800c5e0 <TIM_OC4_SetConfig+0x104>)
 800c570:	4293      	cmp	r3, r2
 800c572:	d00b      	beq.n	800c58c <TIM_OC4_SetConfig+0xb0>
 800c574:	687b      	ldr	r3, [r7, #4]
 800c576:	4a1b      	ldr	r2, [pc, #108]	@ (800c5e4 <TIM_OC4_SetConfig+0x108>)
 800c578:	4293      	cmp	r3, r2
 800c57a:	d007      	beq.n	800c58c <TIM_OC4_SetConfig+0xb0>
 800c57c:	687b      	ldr	r3, [r7, #4]
 800c57e:	4a1a      	ldr	r2, [pc, #104]	@ (800c5e8 <TIM_OC4_SetConfig+0x10c>)
 800c580:	4293      	cmp	r3, r2
 800c582:	d003      	beq.n	800c58c <TIM_OC4_SetConfig+0xb0>
 800c584:	687b      	ldr	r3, [r7, #4]
 800c586:	4a19      	ldr	r2, [pc, #100]	@ (800c5ec <TIM_OC4_SetConfig+0x110>)
 800c588:	4293      	cmp	r3, r2
 800c58a:	d113      	bne.n	800c5b4 <TIM_OC4_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800c58c:	693b      	ldr	r3, [r7, #16]
 800c58e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800c592:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 800c594:	693b      	ldr	r3, [r7, #16]
 800c596:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800c59a:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800c59c:	683b      	ldr	r3, [r7, #0]
 800c59e:	695b      	ldr	r3, [r3, #20]
 800c5a0:	019b      	lsls	r3, r3, #6
 800c5a2:	693a      	ldr	r2, [r7, #16]
 800c5a4:	4313      	orrs	r3, r2
 800c5a6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 800c5a8:	683b      	ldr	r3, [r7, #0]
 800c5aa:	699b      	ldr	r3, [r3, #24]
 800c5ac:	019b      	lsls	r3, r3, #6
 800c5ae:	693a      	ldr	r2, [r7, #16]
 800c5b0:	4313      	orrs	r3, r2
 800c5b2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c5b4:	687b      	ldr	r3, [r7, #4]
 800c5b6:	693a      	ldr	r2, [r7, #16]
 800c5b8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800c5ba:	687b      	ldr	r3, [r7, #4]
 800c5bc:	68fa      	ldr	r2, [r7, #12]
 800c5be:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800c5c0:	683b      	ldr	r3, [r7, #0]
 800c5c2:	685a      	ldr	r2, [r3, #4]
 800c5c4:	687b      	ldr	r3, [r7, #4]
 800c5c6:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c5c8:	687b      	ldr	r3, [r7, #4]
 800c5ca:	697a      	ldr	r2, [r7, #20]
 800c5cc:	621a      	str	r2, [r3, #32]
}
 800c5ce:	bf00      	nop
 800c5d0:	371c      	adds	r7, #28
 800c5d2:	46bd      	mov	sp, r7
 800c5d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5d8:	4770      	bx	lr
 800c5da:	bf00      	nop
 800c5dc:	40012c00 	.word	0x40012c00
 800c5e0:	40013400 	.word	0x40013400
 800c5e4:	40014000 	.word	0x40014000
 800c5e8:	40014400 	.word	0x40014400
 800c5ec:	40014800 	.word	0x40014800

0800c5f0 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800c5f0:	b480      	push	{r7}
 800c5f2:	b087      	sub	sp, #28
 800c5f4:	af00      	add	r7, sp, #0
 800c5f6:	6078      	str	r0, [r7, #4]
 800c5f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c5fa:	687b      	ldr	r3, [r7, #4]
 800c5fc:	6a1b      	ldr	r3, [r3, #32]
 800c5fe:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800c600:	687b      	ldr	r3, [r7, #4]
 800c602:	6a1b      	ldr	r3, [r3, #32]
 800c604:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800c608:	687b      	ldr	r3, [r7, #4]
 800c60a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c60c:	687b      	ldr	r3, [r7, #4]
 800c60e:	685b      	ldr	r3, [r3, #4]
 800c610:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800c612:	687b      	ldr	r3, [r7, #4]
 800c614:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c616:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800c618:	68fb      	ldr	r3, [r7, #12]
 800c61a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800c61e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c622:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800c624:	683b      	ldr	r3, [r7, #0]
 800c626:	681b      	ldr	r3, [r3, #0]
 800c628:	68fa      	ldr	r2, [r7, #12]
 800c62a:	4313      	orrs	r3, r2
 800c62c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800c62e:	693b      	ldr	r3, [r7, #16]
 800c630:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800c634:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800c636:	683b      	ldr	r3, [r7, #0]
 800c638:	689b      	ldr	r3, [r3, #8]
 800c63a:	041b      	lsls	r3, r3, #16
 800c63c:	693a      	ldr	r2, [r7, #16]
 800c63e:	4313      	orrs	r3, r2
 800c640:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c642:	687b      	ldr	r3, [r7, #4]
 800c644:	4a17      	ldr	r2, [pc, #92]	@ (800c6a4 <TIM_OC5_SetConfig+0xb4>)
 800c646:	4293      	cmp	r3, r2
 800c648:	d00f      	beq.n	800c66a <TIM_OC5_SetConfig+0x7a>
 800c64a:	687b      	ldr	r3, [r7, #4]
 800c64c:	4a16      	ldr	r2, [pc, #88]	@ (800c6a8 <TIM_OC5_SetConfig+0xb8>)
 800c64e:	4293      	cmp	r3, r2
 800c650:	d00b      	beq.n	800c66a <TIM_OC5_SetConfig+0x7a>
 800c652:	687b      	ldr	r3, [r7, #4]
 800c654:	4a15      	ldr	r2, [pc, #84]	@ (800c6ac <TIM_OC5_SetConfig+0xbc>)
 800c656:	4293      	cmp	r3, r2
 800c658:	d007      	beq.n	800c66a <TIM_OC5_SetConfig+0x7a>
 800c65a:	687b      	ldr	r3, [r7, #4]
 800c65c:	4a14      	ldr	r2, [pc, #80]	@ (800c6b0 <TIM_OC5_SetConfig+0xc0>)
 800c65e:	4293      	cmp	r3, r2
 800c660:	d003      	beq.n	800c66a <TIM_OC5_SetConfig+0x7a>
 800c662:	687b      	ldr	r3, [r7, #4]
 800c664:	4a13      	ldr	r2, [pc, #76]	@ (800c6b4 <TIM_OC5_SetConfig+0xc4>)
 800c666:	4293      	cmp	r3, r2
 800c668:	d109      	bne.n	800c67e <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800c66a:	697b      	ldr	r3, [r7, #20]
 800c66c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800c670:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800c672:	683b      	ldr	r3, [r7, #0]
 800c674:	695b      	ldr	r3, [r3, #20]
 800c676:	021b      	lsls	r3, r3, #8
 800c678:	697a      	ldr	r2, [r7, #20]
 800c67a:	4313      	orrs	r3, r2
 800c67c:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c67e:	687b      	ldr	r3, [r7, #4]
 800c680:	697a      	ldr	r2, [r7, #20]
 800c682:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800c684:	687b      	ldr	r3, [r7, #4]
 800c686:	68fa      	ldr	r2, [r7, #12]
 800c688:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800c68a:	683b      	ldr	r3, [r7, #0]
 800c68c:	685a      	ldr	r2, [r3, #4]
 800c68e:	687b      	ldr	r3, [r7, #4]
 800c690:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c692:	687b      	ldr	r3, [r7, #4]
 800c694:	693a      	ldr	r2, [r7, #16]
 800c696:	621a      	str	r2, [r3, #32]
}
 800c698:	bf00      	nop
 800c69a:	371c      	adds	r7, #28
 800c69c:	46bd      	mov	sp, r7
 800c69e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c6a2:	4770      	bx	lr
 800c6a4:	40012c00 	.word	0x40012c00
 800c6a8:	40013400 	.word	0x40013400
 800c6ac:	40014000 	.word	0x40014000
 800c6b0:	40014400 	.word	0x40014400
 800c6b4:	40014800 	.word	0x40014800

0800c6b8 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800c6b8:	b480      	push	{r7}
 800c6ba:	b087      	sub	sp, #28
 800c6bc:	af00      	add	r7, sp, #0
 800c6be:	6078      	str	r0, [r7, #4]
 800c6c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c6c2:	687b      	ldr	r3, [r7, #4]
 800c6c4:	6a1b      	ldr	r3, [r3, #32]
 800c6c6:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800c6c8:	687b      	ldr	r3, [r7, #4]
 800c6ca:	6a1b      	ldr	r3, [r3, #32]
 800c6cc:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800c6d0:	687b      	ldr	r3, [r7, #4]
 800c6d2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c6d4:	687b      	ldr	r3, [r7, #4]
 800c6d6:	685b      	ldr	r3, [r3, #4]
 800c6d8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800c6da:	687b      	ldr	r3, [r7, #4]
 800c6dc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c6de:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800c6e0:	68fb      	ldr	r3, [r7, #12]
 800c6e2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800c6e6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c6ea:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800c6ec:	683b      	ldr	r3, [r7, #0]
 800c6ee:	681b      	ldr	r3, [r3, #0]
 800c6f0:	021b      	lsls	r3, r3, #8
 800c6f2:	68fa      	ldr	r2, [r7, #12]
 800c6f4:	4313      	orrs	r3, r2
 800c6f6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800c6f8:	693b      	ldr	r3, [r7, #16]
 800c6fa:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800c6fe:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800c700:	683b      	ldr	r3, [r7, #0]
 800c702:	689b      	ldr	r3, [r3, #8]
 800c704:	051b      	lsls	r3, r3, #20
 800c706:	693a      	ldr	r2, [r7, #16]
 800c708:	4313      	orrs	r3, r2
 800c70a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c70c:	687b      	ldr	r3, [r7, #4]
 800c70e:	4a18      	ldr	r2, [pc, #96]	@ (800c770 <TIM_OC6_SetConfig+0xb8>)
 800c710:	4293      	cmp	r3, r2
 800c712:	d00f      	beq.n	800c734 <TIM_OC6_SetConfig+0x7c>
 800c714:	687b      	ldr	r3, [r7, #4]
 800c716:	4a17      	ldr	r2, [pc, #92]	@ (800c774 <TIM_OC6_SetConfig+0xbc>)
 800c718:	4293      	cmp	r3, r2
 800c71a:	d00b      	beq.n	800c734 <TIM_OC6_SetConfig+0x7c>
 800c71c:	687b      	ldr	r3, [r7, #4]
 800c71e:	4a16      	ldr	r2, [pc, #88]	@ (800c778 <TIM_OC6_SetConfig+0xc0>)
 800c720:	4293      	cmp	r3, r2
 800c722:	d007      	beq.n	800c734 <TIM_OC6_SetConfig+0x7c>
 800c724:	687b      	ldr	r3, [r7, #4]
 800c726:	4a15      	ldr	r2, [pc, #84]	@ (800c77c <TIM_OC6_SetConfig+0xc4>)
 800c728:	4293      	cmp	r3, r2
 800c72a:	d003      	beq.n	800c734 <TIM_OC6_SetConfig+0x7c>
 800c72c:	687b      	ldr	r3, [r7, #4]
 800c72e:	4a14      	ldr	r2, [pc, #80]	@ (800c780 <TIM_OC6_SetConfig+0xc8>)
 800c730:	4293      	cmp	r3, r2
 800c732:	d109      	bne.n	800c748 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800c734:	697b      	ldr	r3, [r7, #20]
 800c736:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800c73a:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800c73c:	683b      	ldr	r3, [r7, #0]
 800c73e:	695b      	ldr	r3, [r3, #20]
 800c740:	029b      	lsls	r3, r3, #10
 800c742:	697a      	ldr	r2, [r7, #20]
 800c744:	4313      	orrs	r3, r2
 800c746:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c748:	687b      	ldr	r3, [r7, #4]
 800c74a:	697a      	ldr	r2, [r7, #20]
 800c74c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800c74e:	687b      	ldr	r3, [r7, #4]
 800c750:	68fa      	ldr	r2, [r7, #12]
 800c752:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800c754:	683b      	ldr	r3, [r7, #0]
 800c756:	685a      	ldr	r2, [r3, #4]
 800c758:	687b      	ldr	r3, [r7, #4]
 800c75a:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c75c:	687b      	ldr	r3, [r7, #4]
 800c75e:	693a      	ldr	r2, [r7, #16]
 800c760:	621a      	str	r2, [r3, #32]
}
 800c762:	bf00      	nop
 800c764:	371c      	adds	r7, #28
 800c766:	46bd      	mov	sp, r7
 800c768:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c76c:	4770      	bx	lr
 800c76e:	bf00      	nop
 800c770:	40012c00 	.word	0x40012c00
 800c774:	40013400 	.word	0x40013400
 800c778:	40014000 	.word	0x40014000
 800c77c:	40014400 	.word	0x40014400
 800c780:	40014800 	.word	0x40014800

0800c784 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800c784:	b480      	push	{r7}
 800c786:	b087      	sub	sp, #28
 800c788:	af00      	add	r7, sp, #0
 800c78a:	60f8      	str	r0, [r7, #12]
 800c78c:	60b9      	str	r1, [r7, #8]
 800c78e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800c790:	68fb      	ldr	r3, [r7, #12]
 800c792:	6a1b      	ldr	r3, [r3, #32]
 800c794:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800c796:	68fb      	ldr	r3, [r7, #12]
 800c798:	6a1b      	ldr	r3, [r3, #32]
 800c79a:	f023 0201 	bic.w	r2, r3, #1
 800c79e:	68fb      	ldr	r3, [r7, #12]
 800c7a0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800c7a2:	68fb      	ldr	r3, [r7, #12]
 800c7a4:	699b      	ldr	r3, [r3, #24]
 800c7a6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800c7a8:	693b      	ldr	r3, [r7, #16]
 800c7aa:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800c7ae:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800c7b0:	687b      	ldr	r3, [r7, #4]
 800c7b2:	011b      	lsls	r3, r3, #4
 800c7b4:	693a      	ldr	r2, [r7, #16]
 800c7b6:	4313      	orrs	r3, r2
 800c7b8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800c7ba:	697b      	ldr	r3, [r7, #20]
 800c7bc:	f023 030a 	bic.w	r3, r3, #10
 800c7c0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800c7c2:	697a      	ldr	r2, [r7, #20]
 800c7c4:	68bb      	ldr	r3, [r7, #8]
 800c7c6:	4313      	orrs	r3, r2
 800c7c8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800c7ca:	68fb      	ldr	r3, [r7, #12]
 800c7cc:	693a      	ldr	r2, [r7, #16]
 800c7ce:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800c7d0:	68fb      	ldr	r3, [r7, #12]
 800c7d2:	697a      	ldr	r2, [r7, #20]
 800c7d4:	621a      	str	r2, [r3, #32]
}
 800c7d6:	bf00      	nop
 800c7d8:	371c      	adds	r7, #28
 800c7da:	46bd      	mov	sp, r7
 800c7dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c7e0:	4770      	bx	lr

0800c7e2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800c7e2:	b480      	push	{r7}
 800c7e4:	b087      	sub	sp, #28
 800c7e6:	af00      	add	r7, sp, #0
 800c7e8:	60f8      	str	r0, [r7, #12]
 800c7ea:	60b9      	str	r1, [r7, #8]
 800c7ec:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800c7ee:	68fb      	ldr	r3, [r7, #12]
 800c7f0:	6a1b      	ldr	r3, [r3, #32]
 800c7f2:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800c7f4:	68fb      	ldr	r3, [r7, #12]
 800c7f6:	6a1b      	ldr	r3, [r3, #32]
 800c7f8:	f023 0210 	bic.w	r2, r3, #16
 800c7fc:	68fb      	ldr	r3, [r7, #12]
 800c7fe:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800c800:	68fb      	ldr	r3, [r7, #12]
 800c802:	699b      	ldr	r3, [r3, #24]
 800c804:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800c806:	693b      	ldr	r3, [r7, #16]
 800c808:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800c80c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800c80e:	687b      	ldr	r3, [r7, #4]
 800c810:	031b      	lsls	r3, r3, #12
 800c812:	693a      	ldr	r2, [r7, #16]
 800c814:	4313      	orrs	r3, r2
 800c816:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800c818:	697b      	ldr	r3, [r7, #20]
 800c81a:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800c81e:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800c820:	68bb      	ldr	r3, [r7, #8]
 800c822:	011b      	lsls	r3, r3, #4
 800c824:	697a      	ldr	r2, [r7, #20]
 800c826:	4313      	orrs	r3, r2
 800c828:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800c82a:	68fb      	ldr	r3, [r7, #12]
 800c82c:	693a      	ldr	r2, [r7, #16]
 800c82e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800c830:	68fb      	ldr	r3, [r7, #12]
 800c832:	697a      	ldr	r2, [r7, #20]
 800c834:	621a      	str	r2, [r3, #32]
}
 800c836:	bf00      	nop
 800c838:	371c      	adds	r7, #28
 800c83a:	46bd      	mov	sp, r7
 800c83c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c840:	4770      	bx	lr

0800c842 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800c842:	b480      	push	{r7}
 800c844:	b085      	sub	sp, #20
 800c846:	af00      	add	r7, sp, #0
 800c848:	6078      	str	r0, [r7, #4]
 800c84a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800c84c:	687b      	ldr	r3, [r7, #4]
 800c84e:	689b      	ldr	r3, [r3, #8]
 800c850:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800c852:	68fb      	ldr	r3, [r7, #12]
 800c854:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 800c858:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c85c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800c85e:	683a      	ldr	r2, [r7, #0]
 800c860:	68fb      	ldr	r3, [r7, #12]
 800c862:	4313      	orrs	r3, r2
 800c864:	f043 0307 	orr.w	r3, r3, #7
 800c868:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800c86a:	687b      	ldr	r3, [r7, #4]
 800c86c:	68fa      	ldr	r2, [r7, #12]
 800c86e:	609a      	str	r2, [r3, #8]
}
 800c870:	bf00      	nop
 800c872:	3714      	adds	r7, #20
 800c874:	46bd      	mov	sp, r7
 800c876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c87a:	4770      	bx	lr

0800c87c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800c87c:	b480      	push	{r7}
 800c87e:	b087      	sub	sp, #28
 800c880:	af00      	add	r7, sp, #0
 800c882:	60f8      	str	r0, [r7, #12]
 800c884:	60b9      	str	r1, [r7, #8]
 800c886:	607a      	str	r2, [r7, #4]
 800c888:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800c88a:	68fb      	ldr	r3, [r7, #12]
 800c88c:	689b      	ldr	r3, [r3, #8]
 800c88e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800c890:	697b      	ldr	r3, [r7, #20]
 800c892:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800c896:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800c898:	683b      	ldr	r3, [r7, #0]
 800c89a:	021a      	lsls	r2, r3, #8
 800c89c:	687b      	ldr	r3, [r7, #4]
 800c89e:	431a      	orrs	r2, r3
 800c8a0:	68bb      	ldr	r3, [r7, #8]
 800c8a2:	4313      	orrs	r3, r2
 800c8a4:	697a      	ldr	r2, [r7, #20]
 800c8a6:	4313      	orrs	r3, r2
 800c8a8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800c8aa:	68fb      	ldr	r3, [r7, #12]
 800c8ac:	697a      	ldr	r2, [r7, #20]
 800c8ae:	609a      	str	r2, [r3, #8]
}
 800c8b0:	bf00      	nop
 800c8b2:	371c      	adds	r7, #28
 800c8b4:	46bd      	mov	sp, r7
 800c8b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c8ba:	4770      	bx	lr

0800c8bc <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800c8bc:	b480      	push	{r7}
 800c8be:	b087      	sub	sp, #28
 800c8c0:	af00      	add	r7, sp, #0
 800c8c2:	60f8      	str	r0, [r7, #12]
 800c8c4:	60b9      	str	r1, [r7, #8]
 800c8c6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800c8c8:	68bb      	ldr	r3, [r7, #8]
 800c8ca:	f003 031f 	and.w	r3, r3, #31
 800c8ce:	2201      	movs	r2, #1
 800c8d0:	fa02 f303 	lsl.w	r3, r2, r3
 800c8d4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800c8d6:	68fb      	ldr	r3, [r7, #12]
 800c8d8:	6a1a      	ldr	r2, [r3, #32]
 800c8da:	697b      	ldr	r3, [r7, #20]
 800c8dc:	43db      	mvns	r3, r3
 800c8de:	401a      	ands	r2, r3
 800c8e0:	68fb      	ldr	r3, [r7, #12]
 800c8e2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800c8e4:	68fb      	ldr	r3, [r7, #12]
 800c8e6:	6a1a      	ldr	r2, [r3, #32]
 800c8e8:	68bb      	ldr	r3, [r7, #8]
 800c8ea:	f003 031f 	and.w	r3, r3, #31
 800c8ee:	6879      	ldr	r1, [r7, #4]
 800c8f0:	fa01 f303 	lsl.w	r3, r1, r3
 800c8f4:	431a      	orrs	r2, r3
 800c8f6:	68fb      	ldr	r3, [r7, #12]
 800c8f8:	621a      	str	r2, [r3, #32]
}
 800c8fa:	bf00      	nop
 800c8fc:	371c      	adds	r7, #28
 800c8fe:	46bd      	mov	sp, r7
 800c900:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c904:	4770      	bx	lr
	...

0800c908 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800c908:	b480      	push	{r7}
 800c90a:	b085      	sub	sp, #20
 800c90c:	af00      	add	r7, sp, #0
 800c90e:	6078      	str	r0, [r7, #4]
 800c910:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800c912:	687b      	ldr	r3, [r7, #4]
 800c914:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800c918:	2b01      	cmp	r3, #1
 800c91a:	d101      	bne.n	800c920 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800c91c:	2302      	movs	r3, #2
 800c91e:	e065      	b.n	800c9ec <HAL_TIMEx_MasterConfigSynchronization+0xe4>
 800c920:	687b      	ldr	r3, [r7, #4]
 800c922:	2201      	movs	r2, #1
 800c924:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c928:	687b      	ldr	r3, [r7, #4]
 800c92a:	2202      	movs	r2, #2
 800c92c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800c930:	687b      	ldr	r3, [r7, #4]
 800c932:	681b      	ldr	r3, [r3, #0]
 800c934:	685b      	ldr	r3, [r3, #4]
 800c936:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800c938:	687b      	ldr	r3, [r7, #4]
 800c93a:	681b      	ldr	r3, [r3, #0]
 800c93c:	689b      	ldr	r3, [r3, #8]
 800c93e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800c940:	687b      	ldr	r3, [r7, #4]
 800c942:	681b      	ldr	r3, [r3, #0]
 800c944:	4a2c      	ldr	r2, [pc, #176]	@ (800c9f8 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800c946:	4293      	cmp	r3, r2
 800c948:	d004      	beq.n	800c954 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800c94a:	687b      	ldr	r3, [r7, #4]
 800c94c:	681b      	ldr	r3, [r3, #0]
 800c94e:	4a2b      	ldr	r2, [pc, #172]	@ (800c9fc <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800c950:	4293      	cmp	r3, r2
 800c952:	d108      	bne.n	800c966 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800c954:	68fb      	ldr	r3, [r7, #12]
 800c956:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800c95a:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800c95c:	683b      	ldr	r3, [r7, #0]
 800c95e:	685b      	ldr	r3, [r3, #4]
 800c960:	68fa      	ldr	r2, [r7, #12]
 800c962:	4313      	orrs	r3, r2
 800c964:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800c966:	68fb      	ldr	r3, [r7, #12]
 800c968:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 800c96c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c970:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800c972:	683b      	ldr	r3, [r7, #0]
 800c974:	681b      	ldr	r3, [r3, #0]
 800c976:	68fa      	ldr	r2, [r7, #12]
 800c978:	4313      	orrs	r3, r2
 800c97a:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800c97c:	687b      	ldr	r3, [r7, #4]
 800c97e:	681b      	ldr	r3, [r3, #0]
 800c980:	68fa      	ldr	r2, [r7, #12]
 800c982:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800c984:	687b      	ldr	r3, [r7, #4]
 800c986:	681b      	ldr	r3, [r3, #0]
 800c988:	4a1b      	ldr	r2, [pc, #108]	@ (800c9f8 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800c98a:	4293      	cmp	r3, r2
 800c98c:	d018      	beq.n	800c9c0 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800c98e:	687b      	ldr	r3, [r7, #4]
 800c990:	681b      	ldr	r3, [r3, #0]
 800c992:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c996:	d013      	beq.n	800c9c0 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800c998:	687b      	ldr	r3, [r7, #4]
 800c99a:	681b      	ldr	r3, [r3, #0]
 800c99c:	4a18      	ldr	r2, [pc, #96]	@ (800ca00 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800c99e:	4293      	cmp	r3, r2
 800c9a0:	d00e      	beq.n	800c9c0 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800c9a2:	687b      	ldr	r3, [r7, #4]
 800c9a4:	681b      	ldr	r3, [r3, #0]
 800c9a6:	4a17      	ldr	r2, [pc, #92]	@ (800ca04 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 800c9a8:	4293      	cmp	r3, r2
 800c9aa:	d009      	beq.n	800c9c0 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800c9ac:	687b      	ldr	r3, [r7, #4]
 800c9ae:	681b      	ldr	r3, [r3, #0]
 800c9b0:	4a12      	ldr	r2, [pc, #72]	@ (800c9fc <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800c9b2:	4293      	cmp	r3, r2
 800c9b4:	d004      	beq.n	800c9c0 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800c9b6:	687b      	ldr	r3, [r7, #4]
 800c9b8:	681b      	ldr	r3, [r3, #0]
 800c9ba:	4a13      	ldr	r2, [pc, #76]	@ (800ca08 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800c9bc:	4293      	cmp	r3, r2
 800c9be:	d10c      	bne.n	800c9da <HAL_TIMEx_MasterConfigSynchronization+0xd2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800c9c0:	68bb      	ldr	r3, [r7, #8]
 800c9c2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800c9c6:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800c9c8:	683b      	ldr	r3, [r7, #0]
 800c9ca:	689b      	ldr	r3, [r3, #8]
 800c9cc:	68ba      	ldr	r2, [r7, #8]
 800c9ce:	4313      	orrs	r3, r2
 800c9d0:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800c9d2:	687b      	ldr	r3, [r7, #4]
 800c9d4:	681b      	ldr	r3, [r3, #0]
 800c9d6:	68ba      	ldr	r2, [r7, #8]
 800c9d8:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800c9da:	687b      	ldr	r3, [r7, #4]
 800c9dc:	2201      	movs	r2, #1
 800c9de:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800c9e2:	687b      	ldr	r3, [r7, #4]
 800c9e4:	2200      	movs	r2, #0
 800c9e6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800c9ea:	2300      	movs	r3, #0
}
 800c9ec:	4618      	mov	r0, r3
 800c9ee:	3714      	adds	r7, #20
 800c9f0:	46bd      	mov	sp, r7
 800c9f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9f6:	4770      	bx	lr
 800c9f8:	40012c00 	.word	0x40012c00
 800c9fc:	40013400 	.word	0x40013400
 800ca00:	40000400 	.word	0x40000400
 800ca04:	40000800 	.word	0x40000800
 800ca08:	40014000 	.word	0x40014000

0800ca0c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800ca0c:	b480      	push	{r7}
 800ca0e:	b083      	sub	sp, #12
 800ca10:	af00      	add	r7, sp, #0
 800ca12:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800ca14:	bf00      	nop
 800ca16:	370c      	adds	r7, #12
 800ca18:	46bd      	mov	sp, r7
 800ca1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca1e:	4770      	bx	lr

0800ca20 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800ca20:	b480      	push	{r7}
 800ca22:	b083      	sub	sp, #12
 800ca24:	af00      	add	r7, sp, #0
 800ca26:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800ca28:	bf00      	nop
 800ca2a:	370c      	adds	r7, #12
 800ca2c:	46bd      	mov	sp, r7
 800ca2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca32:	4770      	bx	lr

0800ca34 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800ca34:	b480      	push	{r7}
 800ca36:	b083      	sub	sp, #12
 800ca38:	af00      	add	r7, sp, #0
 800ca3a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800ca3c:	bf00      	nop
 800ca3e:	370c      	adds	r7, #12
 800ca40:	46bd      	mov	sp, r7
 800ca42:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca46:	4770      	bx	lr

0800ca48 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 800ca48:	b480      	push	{r7}
 800ca4a:	b083      	sub	sp, #12
 800ca4c:	af00      	add	r7, sp, #0
 800ca4e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 800ca50:	bf00      	nop
 800ca52:	370c      	adds	r7, #12
 800ca54:	46bd      	mov	sp, r7
 800ca56:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca5a:	4770      	bx	lr

0800ca5c <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 800ca5c:	b480      	push	{r7}
 800ca5e:	b083      	sub	sp, #12
 800ca60:	af00      	add	r7, sp, #0
 800ca62:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 800ca64:	bf00      	nop
 800ca66:	370c      	adds	r7, #12
 800ca68:	46bd      	mov	sp, r7
 800ca6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca6e:	4770      	bx	lr

0800ca70 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 800ca70:	b480      	push	{r7}
 800ca72:	b083      	sub	sp, #12
 800ca74:	af00      	add	r7, sp, #0
 800ca76:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 800ca78:	bf00      	nop
 800ca7a:	370c      	adds	r7, #12
 800ca7c:	46bd      	mov	sp, r7
 800ca7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca82:	4770      	bx	lr

0800ca84 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 800ca84:	b480      	push	{r7}
 800ca86:	b083      	sub	sp, #12
 800ca88:	af00      	add	r7, sp, #0
 800ca8a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 800ca8c:	bf00      	nop
 800ca8e:	370c      	adds	r7, #12
 800ca90:	46bd      	mov	sp, r7
 800ca92:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca96:	4770      	bx	lr

0800ca98 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800ca98:	b580      	push	{r7, lr}
 800ca9a:	b082      	sub	sp, #8
 800ca9c:	af00      	add	r7, sp, #0
 800ca9e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800caa0:	687b      	ldr	r3, [r7, #4]
 800caa2:	2b00      	cmp	r3, #0
 800caa4:	d101      	bne.n	800caaa <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800caa6:	2301      	movs	r3, #1
 800caa8:	e042      	b.n	800cb30 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800caaa:	687b      	ldr	r3, [r7, #4]
 800caac:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800cab0:	2b00      	cmp	r3, #0
 800cab2:	d106      	bne.n	800cac2 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800cab4:	687b      	ldr	r3, [r7, #4]
 800cab6:	2200      	movs	r2, #0
 800cab8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800cabc:	6878      	ldr	r0, [r7, #4]
 800cabe:	f7f8 fc43 	bl	8005348 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800cac2:	687b      	ldr	r3, [r7, #4]
 800cac4:	2224      	movs	r2, #36	@ 0x24
 800cac6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800caca:	687b      	ldr	r3, [r7, #4]
 800cacc:	681b      	ldr	r3, [r3, #0]
 800cace:	681a      	ldr	r2, [r3, #0]
 800cad0:	687b      	ldr	r3, [r7, #4]
 800cad2:	681b      	ldr	r3, [r3, #0]
 800cad4:	f022 0201 	bic.w	r2, r2, #1
 800cad8:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800cada:	687b      	ldr	r3, [r7, #4]
 800cadc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800cade:	2b00      	cmp	r3, #0
 800cae0:	d002      	beq.n	800cae8 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800cae2:	6878      	ldr	r0, [r7, #4]
 800cae4:	f001 f8be 	bl	800dc64 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800cae8:	6878      	ldr	r0, [r7, #4]
 800caea:	f000 fdef 	bl	800d6cc <UART_SetConfig>
 800caee:	4603      	mov	r3, r0
 800caf0:	2b01      	cmp	r3, #1
 800caf2:	d101      	bne.n	800caf8 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800caf4:	2301      	movs	r3, #1
 800caf6:	e01b      	b.n	800cb30 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800caf8:	687b      	ldr	r3, [r7, #4]
 800cafa:	681b      	ldr	r3, [r3, #0]
 800cafc:	685a      	ldr	r2, [r3, #4]
 800cafe:	687b      	ldr	r3, [r7, #4]
 800cb00:	681b      	ldr	r3, [r3, #0]
 800cb02:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800cb06:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800cb08:	687b      	ldr	r3, [r7, #4]
 800cb0a:	681b      	ldr	r3, [r3, #0]
 800cb0c:	689a      	ldr	r2, [r3, #8]
 800cb0e:	687b      	ldr	r3, [r7, #4]
 800cb10:	681b      	ldr	r3, [r3, #0]
 800cb12:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800cb16:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800cb18:	687b      	ldr	r3, [r7, #4]
 800cb1a:	681b      	ldr	r3, [r3, #0]
 800cb1c:	681a      	ldr	r2, [r3, #0]
 800cb1e:	687b      	ldr	r3, [r7, #4]
 800cb20:	681b      	ldr	r3, [r3, #0]
 800cb22:	f042 0201 	orr.w	r2, r2, #1
 800cb26:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800cb28:	6878      	ldr	r0, [r7, #4]
 800cb2a:	f001 f93d 	bl	800dda8 <UART_CheckIdleState>
 800cb2e:	4603      	mov	r3, r0
}
 800cb30:	4618      	mov	r0, r3
 800cb32:	3708      	adds	r7, #8
 800cb34:	46bd      	mov	sp, r7
 800cb36:	bd80      	pop	{r7, pc}

0800cb38 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800cb38:	b580      	push	{r7, lr}
 800cb3a:	b08a      	sub	sp, #40	@ 0x28
 800cb3c:	af02      	add	r7, sp, #8
 800cb3e:	60f8      	str	r0, [r7, #12]
 800cb40:	60b9      	str	r1, [r7, #8]
 800cb42:	603b      	str	r3, [r7, #0]
 800cb44:	4613      	mov	r3, r2
 800cb46:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800cb48:	68fb      	ldr	r3, [r7, #12]
 800cb4a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800cb4e:	2b20      	cmp	r3, #32
 800cb50:	d17b      	bne.n	800cc4a <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 800cb52:	68bb      	ldr	r3, [r7, #8]
 800cb54:	2b00      	cmp	r3, #0
 800cb56:	d002      	beq.n	800cb5e <HAL_UART_Transmit+0x26>
 800cb58:	88fb      	ldrh	r3, [r7, #6]
 800cb5a:	2b00      	cmp	r3, #0
 800cb5c:	d101      	bne.n	800cb62 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800cb5e:	2301      	movs	r3, #1
 800cb60:	e074      	b.n	800cc4c <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800cb62:	68fb      	ldr	r3, [r7, #12]
 800cb64:	2200      	movs	r2, #0
 800cb66:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800cb6a:	68fb      	ldr	r3, [r7, #12]
 800cb6c:	2221      	movs	r2, #33	@ 0x21
 800cb6e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800cb72:	f7f9 fb11 	bl	8006198 <HAL_GetTick>
 800cb76:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800cb78:	68fb      	ldr	r3, [r7, #12]
 800cb7a:	88fa      	ldrh	r2, [r7, #6]
 800cb7c:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800cb80:	68fb      	ldr	r3, [r7, #12]
 800cb82:	88fa      	ldrh	r2, [r7, #6]
 800cb84:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800cb88:	68fb      	ldr	r3, [r7, #12]
 800cb8a:	689b      	ldr	r3, [r3, #8]
 800cb8c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800cb90:	d108      	bne.n	800cba4 <HAL_UART_Transmit+0x6c>
 800cb92:	68fb      	ldr	r3, [r7, #12]
 800cb94:	691b      	ldr	r3, [r3, #16]
 800cb96:	2b00      	cmp	r3, #0
 800cb98:	d104      	bne.n	800cba4 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800cb9a:	2300      	movs	r3, #0
 800cb9c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800cb9e:	68bb      	ldr	r3, [r7, #8]
 800cba0:	61bb      	str	r3, [r7, #24]
 800cba2:	e003      	b.n	800cbac <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800cba4:	68bb      	ldr	r3, [r7, #8]
 800cba6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800cba8:	2300      	movs	r3, #0
 800cbaa:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800cbac:	e030      	b.n	800cc10 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800cbae:	683b      	ldr	r3, [r7, #0]
 800cbb0:	9300      	str	r3, [sp, #0]
 800cbb2:	697b      	ldr	r3, [r7, #20]
 800cbb4:	2200      	movs	r2, #0
 800cbb6:	2180      	movs	r1, #128	@ 0x80
 800cbb8:	68f8      	ldr	r0, [r7, #12]
 800cbba:	f001 f99f 	bl	800defc <UART_WaitOnFlagUntilTimeout>
 800cbbe:	4603      	mov	r3, r0
 800cbc0:	2b00      	cmp	r3, #0
 800cbc2:	d005      	beq.n	800cbd0 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 800cbc4:	68fb      	ldr	r3, [r7, #12]
 800cbc6:	2220      	movs	r2, #32
 800cbc8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 800cbcc:	2303      	movs	r3, #3
 800cbce:	e03d      	b.n	800cc4c <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 800cbd0:	69fb      	ldr	r3, [r7, #28]
 800cbd2:	2b00      	cmp	r3, #0
 800cbd4:	d10b      	bne.n	800cbee <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800cbd6:	69bb      	ldr	r3, [r7, #24]
 800cbd8:	881b      	ldrh	r3, [r3, #0]
 800cbda:	461a      	mov	r2, r3
 800cbdc:	68fb      	ldr	r3, [r7, #12]
 800cbde:	681b      	ldr	r3, [r3, #0]
 800cbe0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800cbe4:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800cbe6:	69bb      	ldr	r3, [r7, #24]
 800cbe8:	3302      	adds	r3, #2
 800cbea:	61bb      	str	r3, [r7, #24]
 800cbec:	e007      	b.n	800cbfe <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800cbee:	69fb      	ldr	r3, [r7, #28]
 800cbf0:	781a      	ldrb	r2, [r3, #0]
 800cbf2:	68fb      	ldr	r3, [r7, #12]
 800cbf4:	681b      	ldr	r3, [r3, #0]
 800cbf6:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800cbf8:	69fb      	ldr	r3, [r7, #28]
 800cbfa:	3301      	adds	r3, #1
 800cbfc:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800cbfe:	68fb      	ldr	r3, [r7, #12]
 800cc00:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800cc04:	b29b      	uxth	r3, r3
 800cc06:	3b01      	subs	r3, #1
 800cc08:	b29a      	uxth	r2, r3
 800cc0a:	68fb      	ldr	r3, [r7, #12]
 800cc0c:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 800cc10:	68fb      	ldr	r3, [r7, #12]
 800cc12:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800cc16:	b29b      	uxth	r3, r3
 800cc18:	2b00      	cmp	r3, #0
 800cc1a:	d1c8      	bne.n	800cbae <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800cc1c:	683b      	ldr	r3, [r7, #0]
 800cc1e:	9300      	str	r3, [sp, #0]
 800cc20:	697b      	ldr	r3, [r7, #20]
 800cc22:	2200      	movs	r2, #0
 800cc24:	2140      	movs	r1, #64	@ 0x40
 800cc26:	68f8      	ldr	r0, [r7, #12]
 800cc28:	f001 f968 	bl	800defc <UART_WaitOnFlagUntilTimeout>
 800cc2c:	4603      	mov	r3, r0
 800cc2e:	2b00      	cmp	r3, #0
 800cc30:	d005      	beq.n	800cc3e <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 800cc32:	68fb      	ldr	r3, [r7, #12]
 800cc34:	2220      	movs	r2, #32
 800cc36:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 800cc3a:	2303      	movs	r3, #3
 800cc3c:	e006      	b.n	800cc4c <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800cc3e:	68fb      	ldr	r3, [r7, #12]
 800cc40:	2220      	movs	r2, #32
 800cc42:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 800cc46:	2300      	movs	r3, #0
 800cc48:	e000      	b.n	800cc4c <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 800cc4a:	2302      	movs	r3, #2
  }
}
 800cc4c:	4618      	mov	r0, r3
 800cc4e:	3720      	adds	r7, #32
 800cc50:	46bd      	mov	sp, r7
 800cc52:	bd80      	pop	{r7, pc}

0800cc54 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 800cc54:	b580      	push	{r7, lr}
 800cc56:	b08a      	sub	sp, #40	@ 0x28
 800cc58:	af00      	add	r7, sp, #0
 800cc5a:	60f8      	str	r0, [r7, #12]
 800cc5c:	60b9      	str	r1, [r7, #8]
 800cc5e:	4613      	mov	r3, r2
 800cc60:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800cc62:	68fb      	ldr	r3, [r7, #12]
 800cc64:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800cc68:	2b20      	cmp	r3, #32
 800cc6a:	d167      	bne.n	800cd3c <HAL_UART_Transmit_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 800cc6c:	68bb      	ldr	r3, [r7, #8]
 800cc6e:	2b00      	cmp	r3, #0
 800cc70:	d002      	beq.n	800cc78 <HAL_UART_Transmit_DMA+0x24>
 800cc72:	88fb      	ldrh	r3, [r7, #6]
 800cc74:	2b00      	cmp	r3, #0
 800cc76:	d101      	bne.n	800cc7c <HAL_UART_Transmit_DMA+0x28>
    {
      return HAL_ERROR;
 800cc78:	2301      	movs	r3, #1
 800cc7a:	e060      	b.n	800cd3e <HAL_UART_Transmit_DMA+0xea>
    }

    huart->pTxBuffPtr  = pData;
 800cc7c:	68fb      	ldr	r3, [r7, #12]
 800cc7e:	68ba      	ldr	r2, [r7, #8]
 800cc80:	651a      	str	r2, [r3, #80]	@ 0x50
    huart->TxXferSize  = Size;
 800cc82:	68fb      	ldr	r3, [r7, #12]
 800cc84:	88fa      	ldrh	r2, [r7, #6]
 800cc86:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800cc8a:	68fb      	ldr	r3, [r7, #12]
 800cc8c:	88fa      	ldrh	r2, [r7, #6]
 800cc8e:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800cc92:	68fb      	ldr	r3, [r7, #12]
 800cc94:	2200      	movs	r2, #0
 800cc96:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800cc9a:	68fb      	ldr	r3, [r7, #12]
 800cc9c:	2221      	movs	r2, #33	@ 0x21
 800cc9e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    if (huart->hdmatx != NULL)
 800cca2:	68fb      	ldr	r3, [r7, #12]
 800cca4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800cca6:	2b00      	cmp	r3, #0
 800cca8:	d028      	beq.n	800ccfc <HAL_UART_Transmit_DMA+0xa8>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800ccaa:	68fb      	ldr	r3, [r7, #12]
 800ccac:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800ccae:	4a26      	ldr	r2, [pc, #152]	@ (800cd48 <HAL_UART_Transmit_DMA+0xf4>)
 800ccb0:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800ccb2:	68fb      	ldr	r3, [r7, #12]
 800ccb4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800ccb6:	4a25      	ldr	r2, [pc, #148]	@ (800cd4c <HAL_UART_Transmit_DMA+0xf8>)
 800ccb8:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 800ccba:	68fb      	ldr	r3, [r7, #12]
 800ccbc:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800ccbe:	4a24      	ldr	r2, [pc, #144]	@ (800cd50 <HAL_UART_Transmit_DMA+0xfc>)
 800ccc0:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 800ccc2:	68fb      	ldr	r3, [r7, #12]
 800ccc4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800ccc6:	2200      	movs	r2, #0
 800ccc8:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 800ccca:	68fb      	ldr	r3, [r7, #12]
 800cccc:	6fd8      	ldr	r0, [r3, #124]	@ 0x7c
 800ccce:	68fb      	ldr	r3, [r7, #12]
 800ccd0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ccd2:	4619      	mov	r1, r3
 800ccd4:	68fb      	ldr	r3, [r7, #12]
 800ccd6:	681b      	ldr	r3, [r3, #0]
 800ccd8:	3328      	adds	r3, #40	@ 0x28
 800ccda:	461a      	mov	r2, r3
 800ccdc:	88fb      	ldrh	r3, [r7, #6]
 800ccde:	f7fb f8c7 	bl	8007e70 <HAL_DMA_Start_IT>
 800cce2:	4603      	mov	r3, r0
 800cce4:	2b00      	cmp	r3, #0
 800cce6:	d009      	beq.n	800ccfc <HAL_UART_Transmit_DMA+0xa8>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 800cce8:	68fb      	ldr	r3, [r7, #12]
 800ccea:	2210      	movs	r2, #16
 800ccec:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 800ccf0:	68fb      	ldr	r3, [r7, #12]
 800ccf2:	2220      	movs	r2, #32
 800ccf4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_ERROR;
 800ccf8:	2301      	movs	r3, #1
 800ccfa:	e020      	b.n	800cd3e <HAL_UART_Transmit_DMA+0xea>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 800ccfc:	68fb      	ldr	r3, [r7, #12]
 800ccfe:	681b      	ldr	r3, [r3, #0]
 800cd00:	2240      	movs	r2, #64	@ 0x40
 800cd02:	621a      	str	r2, [r3, #32]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800cd04:	68fb      	ldr	r3, [r7, #12]
 800cd06:	681b      	ldr	r3, [r3, #0]
 800cd08:	3308      	adds	r3, #8
 800cd0a:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cd0c:	697b      	ldr	r3, [r7, #20]
 800cd0e:	e853 3f00 	ldrex	r3, [r3]
 800cd12:	613b      	str	r3, [r7, #16]
   return(result);
 800cd14:	693b      	ldr	r3, [r7, #16]
 800cd16:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800cd1a:	627b      	str	r3, [r7, #36]	@ 0x24
 800cd1c:	68fb      	ldr	r3, [r7, #12]
 800cd1e:	681b      	ldr	r3, [r3, #0]
 800cd20:	3308      	adds	r3, #8
 800cd22:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800cd24:	623a      	str	r2, [r7, #32]
 800cd26:	61fb      	str	r3, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cd28:	69f9      	ldr	r1, [r7, #28]
 800cd2a:	6a3a      	ldr	r2, [r7, #32]
 800cd2c:	e841 2300 	strex	r3, r2, [r1]
 800cd30:	61bb      	str	r3, [r7, #24]
   return(result);
 800cd32:	69bb      	ldr	r3, [r7, #24]
 800cd34:	2b00      	cmp	r3, #0
 800cd36:	d1e5      	bne.n	800cd04 <HAL_UART_Transmit_DMA+0xb0>

    return HAL_OK;
 800cd38:	2300      	movs	r3, #0
 800cd3a:	e000      	b.n	800cd3e <HAL_UART_Transmit_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 800cd3c:	2302      	movs	r3, #2
  }
}
 800cd3e:	4618      	mov	r0, r3
 800cd40:	3728      	adds	r7, #40	@ 0x28
 800cd42:	46bd      	mov	sp, r7
 800cd44:	bd80      	pop	{r7, pc}
 800cd46:	bf00      	nop
 800cd48:	0800e273 	.word	0x0800e273
 800cd4c:	0800e30d 	.word	0x0800e30d
 800cd50:	0800e493 	.word	0x0800e493

0800cd54 <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800cd54:	b580      	push	{r7, lr}
 800cd56:	b08a      	sub	sp, #40	@ 0x28
 800cd58:	af00      	add	r7, sp, #0
 800cd5a:	60f8      	str	r0, [r7, #12]
 800cd5c:	60b9      	str	r1, [r7, #8]
 800cd5e:	4613      	mov	r3, r2
 800cd60:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800cd62:	68fb      	ldr	r3, [r7, #12]
 800cd64:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800cd68:	2b20      	cmp	r3, #32
 800cd6a:	d137      	bne.n	800cddc <HAL_UART_Receive_DMA+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 800cd6c:	68bb      	ldr	r3, [r7, #8]
 800cd6e:	2b00      	cmp	r3, #0
 800cd70:	d002      	beq.n	800cd78 <HAL_UART_Receive_DMA+0x24>
 800cd72:	88fb      	ldrh	r3, [r7, #6]
 800cd74:	2b00      	cmp	r3, #0
 800cd76:	d101      	bne.n	800cd7c <HAL_UART_Receive_DMA+0x28>
    {
      return HAL_ERROR;
 800cd78:	2301      	movs	r3, #1
 800cd7a:	e030      	b.n	800cdde <HAL_UART_Receive_DMA+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800cd7c:	68fb      	ldr	r3, [r7, #12]
 800cd7e:	2200      	movs	r2, #0
 800cd80:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800cd82:	68fb      	ldr	r3, [r7, #12]
 800cd84:	681b      	ldr	r3, [r3, #0]
 800cd86:	4a18      	ldr	r2, [pc, #96]	@ (800cde8 <HAL_UART_Receive_DMA+0x94>)
 800cd88:	4293      	cmp	r3, r2
 800cd8a:	d01f      	beq.n	800cdcc <HAL_UART_Receive_DMA+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800cd8c:	68fb      	ldr	r3, [r7, #12]
 800cd8e:	681b      	ldr	r3, [r3, #0]
 800cd90:	685b      	ldr	r3, [r3, #4]
 800cd92:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800cd96:	2b00      	cmp	r3, #0
 800cd98:	d018      	beq.n	800cdcc <HAL_UART_Receive_DMA+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800cd9a:	68fb      	ldr	r3, [r7, #12]
 800cd9c:	681b      	ldr	r3, [r3, #0]
 800cd9e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cda0:	697b      	ldr	r3, [r7, #20]
 800cda2:	e853 3f00 	ldrex	r3, [r3]
 800cda6:	613b      	str	r3, [r7, #16]
   return(result);
 800cda8:	693b      	ldr	r3, [r7, #16]
 800cdaa:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800cdae:	627b      	str	r3, [r7, #36]	@ 0x24
 800cdb0:	68fb      	ldr	r3, [r7, #12]
 800cdb2:	681b      	ldr	r3, [r3, #0]
 800cdb4:	461a      	mov	r2, r3
 800cdb6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cdb8:	623b      	str	r3, [r7, #32]
 800cdba:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cdbc:	69f9      	ldr	r1, [r7, #28]
 800cdbe:	6a3a      	ldr	r2, [r7, #32]
 800cdc0:	e841 2300 	strex	r3, r2, [r1]
 800cdc4:	61bb      	str	r3, [r7, #24]
   return(result);
 800cdc6:	69bb      	ldr	r3, [r7, #24]
 800cdc8:	2b00      	cmp	r3, #0
 800cdca:	d1e6      	bne.n	800cd9a <HAL_UART_Receive_DMA+0x46>
      }
    }

    return (UART_Start_Receive_DMA(huart, pData, Size));
 800cdcc:	88fb      	ldrh	r3, [r7, #6]
 800cdce:	461a      	mov	r2, r3
 800cdd0:	68b9      	ldr	r1, [r7, #8]
 800cdd2:	68f8      	ldr	r0, [r7, #12]
 800cdd4:	f001 f900 	bl	800dfd8 <UART_Start_Receive_DMA>
 800cdd8:	4603      	mov	r3, r0
 800cdda:	e000      	b.n	800cdde <HAL_UART_Receive_DMA+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800cddc:	2302      	movs	r3, #2
  }
}
 800cdde:	4618      	mov	r0, r3
 800cde0:	3728      	adds	r7, #40	@ 0x28
 800cde2:	46bd      	mov	sp, r7
 800cde4:	bd80      	pop	{r7, pc}
 800cde6:	bf00      	nop
 800cde8:	40008000 	.word	0x40008000

0800cdec <HAL_UART_Abort>:
  *           - Set handle State to READY
  * @note   This procedure is executed in blocking mode : when exiting function, Abort is considered as completed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Abort(UART_HandleTypeDef *huart)
{
 800cdec:	b580      	push	{r7, lr}
 800cdee:	b0a0      	sub	sp, #128	@ 0x80
 800cdf0:	af00      	add	r7, sp, #0
 800cdf2:	6078      	str	r0, [r7, #4]
  /* Disable TXE, TC, RXNE, PE, RXFT, TXFT and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 800cdf4:	687b      	ldr	r3, [r7, #4]
 800cdf6:	681b      	ldr	r3, [r3, #0]
 800cdf8:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cdfa:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800cdfc:	e853 3f00 	ldrex	r3, [r3]
 800ce00:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 800ce02:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800ce04:	f423 73f0 	bic.w	r3, r3, #480	@ 0x1e0
 800ce08:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800ce0a:	687b      	ldr	r3, [r7, #4]
 800ce0c:	681b      	ldr	r3, [r3, #0]
 800ce0e:	461a      	mov	r2, r3
 800ce10:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800ce12:	66bb      	str	r3, [r7, #104]	@ 0x68
 800ce14:	667a      	str	r2, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ce16:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 800ce18:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800ce1a:	e841 2300 	strex	r3, r2, [r1]
 800ce1e:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 800ce20:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800ce22:	2b00      	cmp	r3, #0
 800ce24:	d1e6      	bne.n	800cdf4 <HAL_UART_Abort+0x8>
                                          USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE | USART_CR3_RXFTIE | USART_CR3_TXFTIE);
 800ce26:	687b      	ldr	r3, [r7, #4]
 800ce28:	681b      	ldr	r3, [r3, #0]
 800ce2a:	3308      	adds	r3, #8
 800ce2c:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ce2e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ce30:	e853 3f00 	ldrex	r3, [r3]
 800ce34:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800ce36:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ce38:	f023 5384 	bic.w	r3, r3, #276824064	@ 0x10800000
 800ce3c:	f023 0301 	bic.w	r3, r3, #1
 800ce40:	67bb      	str	r3, [r7, #120]	@ 0x78
 800ce42:	687b      	ldr	r3, [r7, #4]
 800ce44:	681b      	ldr	r3, [r3, #0]
 800ce46:	3308      	adds	r3, #8
 800ce48:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 800ce4a:	657a      	str	r2, [r7, #84]	@ 0x54
 800ce4c:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ce4e:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800ce50:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800ce52:	e841 2300 	strex	r3, r2, [r1]
 800ce56:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800ce58:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ce5a:	2b00      	cmp	r3, #0
 800ce5c:	d1e3      	bne.n	800ce26 <HAL_UART_Abort+0x3a>

  /* If Reception till IDLE event was ongoing, disable IDLEIE interrupt */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800ce5e:	687b      	ldr	r3, [r7, #4]
 800ce60:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800ce62:	2b01      	cmp	r3, #1
 800ce64:	d118      	bne.n	800ce98 <HAL_UART_Abort+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 800ce66:	687b      	ldr	r3, [r7, #4]
 800ce68:	681b      	ldr	r3, [r3, #0]
 800ce6a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ce6c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ce6e:	e853 3f00 	ldrex	r3, [r3]
 800ce72:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800ce74:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ce76:	f023 0310 	bic.w	r3, r3, #16
 800ce7a:	677b      	str	r3, [r7, #116]	@ 0x74
 800ce7c:	687b      	ldr	r3, [r7, #4]
 800ce7e:	681b      	ldr	r3, [r3, #0]
 800ce80:	461a      	mov	r2, r3
 800ce82:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800ce84:	643b      	str	r3, [r7, #64]	@ 0x40
 800ce86:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ce88:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800ce8a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800ce8c:	e841 2300 	strex	r3, r2, [r1]
 800ce90:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800ce92:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ce94:	2b00      	cmp	r3, #0
 800ce96:	d1e6      	bne.n	800ce66 <HAL_UART_Abort+0x7a>
  }

  /* Abort the UART DMA Tx channel if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 800ce98:	687b      	ldr	r3, [r7, #4]
 800ce9a:	681b      	ldr	r3, [r3, #0]
 800ce9c:	689b      	ldr	r3, [r3, #8]
 800ce9e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800cea2:	2b80      	cmp	r3, #128	@ 0x80
 800cea4:	d137      	bne.n	800cf16 <HAL_UART_Abort+0x12a>
  {
    /* Disable the UART DMA Tx request if enabled */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800cea6:	687b      	ldr	r3, [r7, #4]
 800cea8:	681b      	ldr	r3, [r3, #0]
 800ceaa:	3308      	adds	r3, #8
 800ceac:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ceae:	6a3b      	ldr	r3, [r7, #32]
 800ceb0:	e853 3f00 	ldrex	r3, [r3]
 800ceb4:	61fb      	str	r3, [r7, #28]
   return(result);
 800ceb6:	69fb      	ldr	r3, [r7, #28]
 800ceb8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800cebc:	673b      	str	r3, [r7, #112]	@ 0x70
 800cebe:	687b      	ldr	r3, [r7, #4]
 800cec0:	681b      	ldr	r3, [r3, #0]
 800cec2:	3308      	adds	r3, #8
 800cec4:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 800cec6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800cec8:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ceca:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800cecc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800cece:	e841 2300 	strex	r3, r2, [r1]
 800ced2:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800ced4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ced6:	2b00      	cmp	r3, #0
 800ced8:	d1e5      	bne.n	800cea6 <HAL_UART_Abort+0xba>

    /* Abort the UART DMA Tx channel : use blocking DMA Abort API (no callback) */
    if (huart->hdmatx != NULL)
 800ceda:	687b      	ldr	r3, [r7, #4]
 800cedc:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800cede:	2b00      	cmp	r3, #0
 800cee0:	d019      	beq.n	800cf16 <HAL_UART_Abort+0x12a>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmatx->XferAbortCallback = NULL;
 800cee2:	687b      	ldr	r3, [r7, #4]
 800cee4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800cee6:	2200      	movs	r2, #0
 800cee8:	639a      	str	r2, [r3, #56]	@ 0x38

      if (HAL_DMA_Abort(huart->hdmatx) != HAL_OK)
 800ceea:	687b      	ldr	r3, [r7, #4]
 800ceec:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800ceee:	4618      	mov	r0, r3
 800cef0:	f7fb f839 	bl	8007f66 <HAL_DMA_Abort>
 800cef4:	4603      	mov	r3, r0
 800cef6:	2b00      	cmp	r3, #0
 800cef8:	d00d      	beq.n	800cf16 <HAL_UART_Abort+0x12a>
      {
        if (HAL_DMA_GetError(huart->hdmatx) == HAL_DMA_ERROR_TIMEOUT)
 800cefa:	687b      	ldr	r3, [r7, #4]
 800cefc:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800cefe:	4618      	mov	r0, r3
 800cf00:	f7fb f9a0 	bl	8008244 <HAL_DMA_GetError>
 800cf04:	4603      	mov	r3, r0
 800cf06:	2b20      	cmp	r3, #32
 800cf08:	d105      	bne.n	800cf16 <HAL_UART_Abort+0x12a>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 800cf0a:	687b      	ldr	r3, [r7, #4]
 800cf0c:	2210      	movs	r2, #16
 800cf0e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          return HAL_TIMEOUT;
 800cf12:	2303      	movs	r3, #3
 800cf14:	e073      	b.n	800cffe <HAL_UART_Abort+0x212>
      }
    }
  }

  /* Abort the UART DMA Rx channel if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800cf16:	687b      	ldr	r3, [r7, #4]
 800cf18:	681b      	ldr	r3, [r3, #0]
 800cf1a:	689b      	ldr	r3, [r3, #8]
 800cf1c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800cf20:	2b40      	cmp	r3, #64	@ 0x40
 800cf22:	d13b      	bne.n	800cf9c <HAL_UART_Abort+0x1b0>
  {
    /* Disable the UART DMA Rx request if enabled */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800cf24:	687b      	ldr	r3, [r7, #4]
 800cf26:	681b      	ldr	r3, [r3, #0]
 800cf28:	3308      	adds	r3, #8
 800cf2a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cf2c:	68fb      	ldr	r3, [r7, #12]
 800cf2e:	e853 3f00 	ldrex	r3, [r3]
 800cf32:	60bb      	str	r3, [r7, #8]
   return(result);
 800cf34:	68bb      	ldr	r3, [r7, #8]
 800cf36:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800cf3a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800cf3c:	687b      	ldr	r3, [r7, #4]
 800cf3e:	681b      	ldr	r3, [r3, #0]
 800cf40:	3308      	adds	r3, #8
 800cf42:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800cf44:	61ba      	str	r2, [r7, #24]
 800cf46:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cf48:	6979      	ldr	r1, [r7, #20]
 800cf4a:	69ba      	ldr	r2, [r7, #24]
 800cf4c:	e841 2300 	strex	r3, r2, [r1]
 800cf50:	613b      	str	r3, [r7, #16]
   return(result);
 800cf52:	693b      	ldr	r3, [r7, #16]
 800cf54:	2b00      	cmp	r3, #0
 800cf56:	d1e5      	bne.n	800cf24 <HAL_UART_Abort+0x138>

    /* Abort the UART DMA Rx channel : use blocking DMA Abort API (no callback) */
    if (huart->hdmarx != NULL)
 800cf58:	687b      	ldr	r3, [r7, #4]
 800cf5a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800cf5e:	2b00      	cmp	r3, #0
 800cf60:	d01c      	beq.n	800cf9c <HAL_UART_Abort+0x1b0>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmarx->XferAbortCallback = NULL;
 800cf62:	687b      	ldr	r3, [r7, #4]
 800cf64:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800cf68:	2200      	movs	r2, #0
 800cf6a:	639a      	str	r2, [r3, #56]	@ 0x38

      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 800cf6c:	687b      	ldr	r3, [r7, #4]
 800cf6e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800cf72:	4618      	mov	r0, r3
 800cf74:	f7fa fff7 	bl	8007f66 <HAL_DMA_Abort>
 800cf78:	4603      	mov	r3, r0
 800cf7a:	2b00      	cmp	r3, #0
 800cf7c:	d00e      	beq.n	800cf9c <HAL_UART_Abort+0x1b0>
      {
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 800cf7e:	687b      	ldr	r3, [r7, #4]
 800cf80:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800cf84:	4618      	mov	r0, r3
 800cf86:	f7fb f95d 	bl	8008244 <HAL_DMA_GetError>
 800cf8a:	4603      	mov	r3, r0
 800cf8c:	2b20      	cmp	r3, #32
 800cf8e:	d105      	bne.n	800cf9c <HAL_UART_Abort+0x1b0>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 800cf90:	687b      	ldr	r3, [r7, #4]
 800cf92:	2210      	movs	r2, #16
 800cf94:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          return HAL_TIMEOUT;
 800cf98:	2303      	movs	r3, #3
 800cf9a:	e030      	b.n	800cffe <HAL_UART_Abort+0x212>
      }
    }
  }

  /* Reset Tx and Rx transfer counters */
  huart->TxXferCount = 0U;
 800cf9c:	687b      	ldr	r3, [r7, #4]
 800cf9e:	2200      	movs	r2, #0
 800cfa0:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
  huart->RxXferCount = 0U;
 800cfa4:	687b      	ldr	r3, [r7, #4]
 800cfa6:	2200      	movs	r2, #0
 800cfa8:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

  /* Clear the Error flags in the ICR register */
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 800cfac:	687b      	ldr	r3, [r7, #4]
 800cfae:	681b      	ldr	r3, [r3, #0]
 800cfb0:	220f      	movs	r2, #15
 800cfb2:	621a      	str	r2, [r3, #32]

  /* Flush the whole TX FIFO (if needed) */
  if (huart->FifoMode == UART_FIFOMODE_ENABLE)
 800cfb4:	687b      	ldr	r3, [r7, #4]
 800cfb6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800cfb8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800cfbc:	d107      	bne.n	800cfce <HAL_UART_Abort+0x1e2>
  {
    __HAL_UART_SEND_REQ(huart, UART_TXDATA_FLUSH_REQUEST);
 800cfbe:	687b      	ldr	r3, [r7, #4]
 800cfc0:	681b      	ldr	r3, [r3, #0]
 800cfc2:	699a      	ldr	r2, [r3, #24]
 800cfc4:	687b      	ldr	r3, [r7, #4]
 800cfc6:	681b      	ldr	r3, [r3, #0]
 800cfc8:	f042 0210 	orr.w	r2, r2, #16
 800cfcc:	619a      	str	r2, [r3, #24]
  }

  /* Discard the received data */
  __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800cfce:	687b      	ldr	r3, [r7, #4]
 800cfd0:	681b      	ldr	r3, [r3, #0]
 800cfd2:	699a      	ldr	r2, [r3, #24]
 800cfd4:	687b      	ldr	r3, [r7, #4]
 800cfd6:	681b      	ldr	r3, [r3, #0]
 800cfd8:	f042 0208 	orr.w	r2, r2, #8
 800cfdc:	619a      	str	r2, [r3, #24]

  /* Restore huart->gState and huart->RxState to Ready */
  huart->gState  = HAL_UART_STATE_READY;
 800cfde:	687b      	ldr	r3, [r7, #4]
 800cfe0:	2220      	movs	r2, #32
 800cfe2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800cfe6:	687b      	ldr	r3, [r7, #4]
 800cfe8:	2220      	movs	r2, #32
 800cfea:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800cfee:	687b      	ldr	r3, [r7, #4]
 800cff0:	2200      	movs	r2, #0
 800cff2:	66da      	str	r2, [r3, #108]	@ 0x6c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800cff4:	687b      	ldr	r3, [r7, #4]
 800cff6:	2200      	movs	r2, #0
 800cff8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  return HAL_OK;
 800cffc:	2300      	movs	r3, #0
}
 800cffe:	4618      	mov	r0, r3
 800d000:	3780      	adds	r7, #128	@ 0x80
 800d002:	46bd      	mov	sp, r7
 800d004:	bd80      	pop	{r7, pc}
	...

0800d008 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800d008:	b580      	push	{r7, lr}
 800d00a:	b0ba      	sub	sp, #232	@ 0xe8
 800d00c:	af00      	add	r7, sp, #0
 800d00e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800d010:	687b      	ldr	r3, [r7, #4]
 800d012:	681b      	ldr	r3, [r3, #0]
 800d014:	69db      	ldr	r3, [r3, #28]
 800d016:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800d01a:	687b      	ldr	r3, [r7, #4]
 800d01c:	681b      	ldr	r3, [r3, #0]
 800d01e:	681b      	ldr	r3, [r3, #0]
 800d020:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800d024:	687b      	ldr	r3, [r7, #4]
 800d026:	681b      	ldr	r3, [r3, #0]
 800d028:	689b      	ldr	r3, [r3, #8]
 800d02a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800d02e:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800d032:	f640 030f 	movw	r3, #2063	@ 0x80f
 800d036:	4013      	ands	r3, r2
 800d038:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 800d03c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800d040:	2b00      	cmp	r3, #0
 800d042:	d11b      	bne.n	800d07c <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800d044:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800d048:	f003 0320 	and.w	r3, r3, #32
 800d04c:	2b00      	cmp	r3, #0
 800d04e:	d015      	beq.n	800d07c <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800d050:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800d054:	f003 0320 	and.w	r3, r3, #32
 800d058:	2b00      	cmp	r3, #0
 800d05a:	d105      	bne.n	800d068 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800d05c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800d060:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800d064:	2b00      	cmp	r3, #0
 800d066:	d009      	beq.n	800d07c <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 800d068:	687b      	ldr	r3, [r7, #4]
 800d06a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800d06c:	2b00      	cmp	r3, #0
 800d06e:	f000 8300 	beq.w	800d672 <HAL_UART_IRQHandler+0x66a>
      {
        huart->RxISR(huart);
 800d072:	687b      	ldr	r3, [r7, #4]
 800d074:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800d076:	6878      	ldr	r0, [r7, #4]
 800d078:	4798      	blx	r3
      }
      return;
 800d07a:	e2fa      	b.n	800d672 <HAL_UART_IRQHandler+0x66a>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800d07c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800d080:	2b00      	cmp	r3, #0
 800d082:	f000 8123 	beq.w	800d2cc <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800d086:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800d08a:	4b8d      	ldr	r3, [pc, #564]	@ (800d2c0 <HAL_UART_IRQHandler+0x2b8>)
 800d08c:	4013      	ands	r3, r2
 800d08e:	2b00      	cmp	r3, #0
 800d090:	d106      	bne.n	800d0a0 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800d092:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800d096:	4b8b      	ldr	r3, [pc, #556]	@ (800d2c4 <HAL_UART_IRQHandler+0x2bc>)
 800d098:	4013      	ands	r3, r2
 800d09a:	2b00      	cmp	r3, #0
 800d09c:	f000 8116 	beq.w	800d2cc <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800d0a0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800d0a4:	f003 0301 	and.w	r3, r3, #1
 800d0a8:	2b00      	cmp	r3, #0
 800d0aa:	d011      	beq.n	800d0d0 <HAL_UART_IRQHandler+0xc8>
 800d0ac:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800d0b0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800d0b4:	2b00      	cmp	r3, #0
 800d0b6:	d00b      	beq.n	800d0d0 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800d0b8:	687b      	ldr	r3, [r7, #4]
 800d0ba:	681b      	ldr	r3, [r3, #0]
 800d0bc:	2201      	movs	r2, #1
 800d0be:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800d0c0:	687b      	ldr	r3, [r7, #4]
 800d0c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d0c6:	f043 0201 	orr.w	r2, r3, #1
 800d0ca:	687b      	ldr	r3, [r7, #4]
 800d0cc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800d0d0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800d0d4:	f003 0302 	and.w	r3, r3, #2
 800d0d8:	2b00      	cmp	r3, #0
 800d0da:	d011      	beq.n	800d100 <HAL_UART_IRQHandler+0xf8>
 800d0dc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800d0e0:	f003 0301 	and.w	r3, r3, #1
 800d0e4:	2b00      	cmp	r3, #0
 800d0e6:	d00b      	beq.n	800d100 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800d0e8:	687b      	ldr	r3, [r7, #4]
 800d0ea:	681b      	ldr	r3, [r3, #0]
 800d0ec:	2202      	movs	r2, #2
 800d0ee:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800d0f0:	687b      	ldr	r3, [r7, #4]
 800d0f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d0f6:	f043 0204 	orr.w	r2, r3, #4
 800d0fa:	687b      	ldr	r3, [r7, #4]
 800d0fc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800d100:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800d104:	f003 0304 	and.w	r3, r3, #4
 800d108:	2b00      	cmp	r3, #0
 800d10a:	d011      	beq.n	800d130 <HAL_UART_IRQHandler+0x128>
 800d10c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800d110:	f003 0301 	and.w	r3, r3, #1
 800d114:	2b00      	cmp	r3, #0
 800d116:	d00b      	beq.n	800d130 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800d118:	687b      	ldr	r3, [r7, #4]
 800d11a:	681b      	ldr	r3, [r3, #0]
 800d11c:	2204      	movs	r2, #4
 800d11e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800d120:	687b      	ldr	r3, [r7, #4]
 800d122:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d126:	f043 0202 	orr.w	r2, r3, #2
 800d12a:	687b      	ldr	r3, [r7, #4]
 800d12c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800d130:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800d134:	f003 0308 	and.w	r3, r3, #8
 800d138:	2b00      	cmp	r3, #0
 800d13a:	d017      	beq.n	800d16c <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800d13c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800d140:	f003 0320 	and.w	r3, r3, #32
 800d144:	2b00      	cmp	r3, #0
 800d146:	d105      	bne.n	800d154 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800d148:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800d14c:	4b5c      	ldr	r3, [pc, #368]	@ (800d2c0 <HAL_UART_IRQHandler+0x2b8>)
 800d14e:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800d150:	2b00      	cmp	r3, #0
 800d152:	d00b      	beq.n	800d16c <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800d154:	687b      	ldr	r3, [r7, #4]
 800d156:	681b      	ldr	r3, [r3, #0]
 800d158:	2208      	movs	r2, #8
 800d15a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800d15c:	687b      	ldr	r3, [r7, #4]
 800d15e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d162:	f043 0208 	orr.w	r2, r3, #8
 800d166:	687b      	ldr	r3, [r7, #4]
 800d168:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800d16c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800d170:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800d174:	2b00      	cmp	r3, #0
 800d176:	d012      	beq.n	800d19e <HAL_UART_IRQHandler+0x196>
 800d178:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800d17c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800d180:	2b00      	cmp	r3, #0
 800d182:	d00c      	beq.n	800d19e <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800d184:	687b      	ldr	r3, [r7, #4]
 800d186:	681b      	ldr	r3, [r3, #0]
 800d188:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800d18c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800d18e:	687b      	ldr	r3, [r7, #4]
 800d190:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d194:	f043 0220 	orr.w	r2, r3, #32
 800d198:	687b      	ldr	r3, [r7, #4]
 800d19a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800d19e:	687b      	ldr	r3, [r7, #4]
 800d1a0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d1a4:	2b00      	cmp	r3, #0
 800d1a6:	f000 8266 	beq.w	800d676 <HAL_UART_IRQHandler+0x66e>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800d1aa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800d1ae:	f003 0320 	and.w	r3, r3, #32
 800d1b2:	2b00      	cmp	r3, #0
 800d1b4:	d013      	beq.n	800d1de <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800d1b6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800d1ba:	f003 0320 	and.w	r3, r3, #32
 800d1be:	2b00      	cmp	r3, #0
 800d1c0:	d105      	bne.n	800d1ce <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800d1c2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800d1c6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800d1ca:	2b00      	cmp	r3, #0
 800d1cc:	d007      	beq.n	800d1de <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800d1ce:	687b      	ldr	r3, [r7, #4]
 800d1d0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800d1d2:	2b00      	cmp	r3, #0
 800d1d4:	d003      	beq.n	800d1de <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800d1d6:	687b      	ldr	r3, [r7, #4]
 800d1d8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800d1da:	6878      	ldr	r0, [r7, #4]
 800d1dc:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800d1de:	687b      	ldr	r3, [r7, #4]
 800d1e0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d1e4:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800d1e8:	687b      	ldr	r3, [r7, #4]
 800d1ea:	681b      	ldr	r3, [r3, #0]
 800d1ec:	689b      	ldr	r3, [r3, #8]
 800d1ee:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d1f2:	2b40      	cmp	r3, #64	@ 0x40
 800d1f4:	d005      	beq.n	800d202 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800d1f6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800d1fa:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800d1fe:	2b00      	cmp	r3, #0
 800d200:	d054      	beq.n	800d2ac <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800d202:	6878      	ldr	r0, [r7, #4]
 800d204:	f000 ffcf 	bl	800e1a6 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800d208:	687b      	ldr	r3, [r7, #4]
 800d20a:	681b      	ldr	r3, [r3, #0]
 800d20c:	689b      	ldr	r3, [r3, #8]
 800d20e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d212:	2b40      	cmp	r3, #64	@ 0x40
 800d214:	d146      	bne.n	800d2a4 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800d216:	687b      	ldr	r3, [r7, #4]
 800d218:	681b      	ldr	r3, [r3, #0]
 800d21a:	3308      	adds	r3, #8
 800d21c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d220:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800d224:	e853 3f00 	ldrex	r3, [r3]
 800d228:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800d22c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800d230:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800d234:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800d238:	687b      	ldr	r3, [r7, #4]
 800d23a:	681b      	ldr	r3, [r3, #0]
 800d23c:	3308      	adds	r3, #8
 800d23e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800d242:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800d246:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d24a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800d24e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800d252:	e841 2300 	strex	r3, r2, [r1]
 800d256:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800d25a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800d25e:	2b00      	cmp	r3, #0
 800d260:	d1d9      	bne.n	800d216 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800d262:	687b      	ldr	r3, [r7, #4]
 800d264:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d268:	2b00      	cmp	r3, #0
 800d26a:	d017      	beq.n	800d29c <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800d26c:	687b      	ldr	r3, [r7, #4]
 800d26e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d272:	4a15      	ldr	r2, [pc, #84]	@ (800d2c8 <HAL_UART_IRQHandler+0x2c0>)
 800d274:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800d276:	687b      	ldr	r3, [r7, #4]
 800d278:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d27c:	4618      	mov	r0, r3
 800d27e:	f7fa fecb 	bl	8008018 <HAL_DMA_Abort_IT>
 800d282:	4603      	mov	r3, r0
 800d284:	2b00      	cmp	r3, #0
 800d286:	d019      	beq.n	800d2bc <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800d288:	687b      	ldr	r3, [r7, #4]
 800d28a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d28e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d290:	687a      	ldr	r2, [r7, #4]
 800d292:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 800d296:	4610      	mov	r0, r2
 800d298:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800d29a:	e00f      	b.n	800d2bc <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800d29c:	6878      	ldr	r0, [r7, #4]
 800d29e:	f000 f9ff 	bl	800d6a0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800d2a2:	e00b      	b.n	800d2bc <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800d2a4:	6878      	ldr	r0, [r7, #4]
 800d2a6:	f000 f9fb 	bl	800d6a0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800d2aa:	e007      	b.n	800d2bc <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800d2ac:	6878      	ldr	r0, [r7, #4]
 800d2ae:	f000 f9f7 	bl	800d6a0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d2b2:	687b      	ldr	r3, [r7, #4]
 800d2b4:	2200      	movs	r2, #0
 800d2b6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 800d2ba:	e1dc      	b.n	800d676 <HAL_UART_IRQHandler+0x66e>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800d2bc:	bf00      	nop
    return;
 800d2be:	e1da      	b.n	800d676 <HAL_UART_IRQHandler+0x66e>
 800d2c0:	10000001 	.word	0x10000001
 800d2c4:	04000120 	.word	0x04000120
 800d2c8:	0800e513 	.word	0x0800e513

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d2cc:	687b      	ldr	r3, [r7, #4]
 800d2ce:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800d2d0:	2b01      	cmp	r3, #1
 800d2d2:	f040 8170 	bne.w	800d5b6 <HAL_UART_IRQHandler+0x5ae>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800d2d6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800d2da:	f003 0310 	and.w	r3, r3, #16
 800d2de:	2b00      	cmp	r3, #0
 800d2e0:	f000 8169 	beq.w	800d5b6 <HAL_UART_IRQHandler+0x5ae>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800d2e4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800d2e8:	f003 0310 	and.w	r3, r3, #16
 800d2ec:	2b00      	cmp	r3, #0
 800d2ee:	f000 8162 	beq.w	800d5b6 <HAL_UART_IRQHandler+0x5ae>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800d2f2:	687b      	ldr	r3, [r7, #4]
 800d2f4:	681b      	ldr	r3, [r3, #0]
 800d2f6:	2210      	movs	r2, #16
 800d2f8:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800d2fa:	687b      	ldr	r3, [r7, #4]
 800d2fc:	681b      	ldr	r3, [r3, #0]
 800d2fe:	689b      	ldr	r3, [r3, #8]
 800d300:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d304:	2b40      	cmp	r3, #64	@ 0x40
 800d306:	f040 80d8 	bne.w	800d4ba <HAL_UART_IRQHandler+0x4b2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800d30a:	687b      	ldr	r3, [r7, #4]
 800d30c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d310:	681b      	ldr	r3, [r3, #0]
 800d312:	685b      	ldr	r3, [r3, #4]
 800d314:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800d318:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800d31c:	2b00      	cmp	r3, #0
 800d31e:	f000 80af 	beq.w	800d480 <HAL_UART_IRQHandler+0x478>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800d322:	687b      	ldr	r3, [r7, #4]
 800d324:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800d328:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800d32c:	429a      	cmp	r2, r3
 800d32e:	f080 80a7 	bcs.w	800d480 <HAL_UART_IRQHandler+0x478>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800d332:	687b      	ldr	r3, [r7, #4]
 800d334:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800d338:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800d33c:	687b      	ldr	r3, [r7, #4]
 800d33e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d342:	681b      	ldr	r3, [r3, #0]
 800d344:	681b      	ldr	r3, [r3, #0]
 800d346:	f003 0320 	and.w	r3, r3, #32
 800d34a:	2b00      	cmp	r3, #0
 800d34c:	f040 8087 	bne.w	800d45e <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800d350:	687b      	ldr	r3, [r7, #4]
 800d352:	681b      	ldr	r3, [r3, #0]
 800d354:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d358:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800d35c:	e853 3f00 	ldrex	r3, [r3]
 800d360:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800d364:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800d368:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800d36c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800d370:	687b      	ldr	r3, [r7, #4]
 800d372:	681b      	ldr	r3, [r3, #0]
 800d374:	461a      	mov	r2, r3
 800d376:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800d37a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800d37e:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d382:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800d386:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800d38a:	e841 2300 	strex	r3, r2, [r1]
 800d38e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800d392:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800d396:	2b00      	cmp	r3, #0
 800d398:	d1da      	bne.n	800d350 <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d39a:	687b      	ldr	r3, [r7, #4]
 800d39c:	681b      	ldr	r3, [r3, #0]
 800d39e:	3308      	adds	r3, #8
 800d3a0:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d3a2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800d3a4:	e853 3f00 	ldrex	r3, [r3]
 800d3a8:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800d3aa:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800d3ac:	f023 0301 	bic.w	r3, r3, #1
 800d3b0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800d3b4:	687b      	ldr	r3, [r7, #4]
 800d3b6:	681b      	ldr	r3, [r3, #0]
 800d3b8:	3308      	adds	r3, #8
 800d3ba:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800d3be:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800d3c2:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d3c4:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800d3c6:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800d3ca:	e841 2300 	strex	r3, r2, [r1]
 800d3ce:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800d3d0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800d3d2:	2b00      	cmp	r3, #0
 800d3d4:	d1e1      	bne.n	800d39a <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800d3d6:	687b      	ldr	r3, [r7, #4]
 800d3d8:	681b      	ldr	r3, [r3, #0]
 800d3da:	3308      	adds	r3, #8
 800d3dc:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d3de:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800d3e0:	e853 3f00 	ldrex	r3, [r3]
 800d3e4:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800d3e6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800d3e8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800d3ec:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800d3f0:	687b      	ldr	r3, [r7, #4]
 800d3f2:	681b      	ldr	r3, [r3, #0]
 800d3f4:	3308      	adds	r3, #8
 800d3f6:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800d3fa:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800d3fc:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d3fe:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800d400:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800d402:	e841 2300 	strex	r3, r2, [r1]
 800d406:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800d408:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800d40a:	2b00      	cmp	r3, #0
 800d40c:	d1e3      	bne.n	800d3d6 <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800d40e:	687b      	ldr	r3, [r7, #4]
 800d410:	2220      	movs	r2, #32
 800d412:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d416:	687b      	ldr	r3, [r7, #4]
 800d418:	2200      	movs	r2, #0
 800d41a:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800d41c:	687b      	ldr	r3, [r7, #4]
 800d41e:	681b      	ldr	r3, [r3, #0]
 800d420:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d422:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d424:	e853 3f00 	ldrex	r3, [r3]
 800d428:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800d42a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800d42c:	f023 0310 	bic.w	r3, r3, #16
 800d430:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800d434:	687b      	ldr	r3, [r7, #4]
 800d436:	681b      	ldr	r3, [r3, #0]
 800d438:	461a      	mov	r2, r3
 800d43a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d43e:	65bb      	str	r3, [r7, #88]	@ 0x58
 800d440:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d442:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800d444:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800d446:	e841 2300 	strex	r3, r2, [r1]
 800d44a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800d44c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d44e:	2b00      	cmp	r3, #0
 800d450:	d1e4      	bne.n	800d41c <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800d452:	687b      	ldr	r3, [r7, #4]
 800d454:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d458:	4618      	mov	r0, r3
 800d45a:	f7fa fd84 	bl	8007f66 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800d45e:	687b      	ldr	r3, [r7, #4]
 800d460:	2202      	movs	r2, #2
 800d462:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800d464:	687b      	ldr	r3, [r7, #4]
 800d466:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800d46a:	687b      	ldr	r3, [r7, #4]
 800d46c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800d470:	b29b      	uxth	r3, r3
 800d472:	1ad3      	subs	r3, r2, r3
 800d474:	b29b      	uxth	r3, r3
 800d476:	4619      	mov	r1, r3
 800d478:	6878      	ldr	r0, [r7, #4]
 800d47a:	f000 f91b 	bl	800d6b4 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800d47e:	e0fc      	b.n	800d67a <HAL_UART_IRQHandler+0x672>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800d480:	687b      	ldr	r3, [r7, #4]
 800d482:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800d486:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800d48a:	429a      	cmp	r2, r3
 800d48c:	f040 80f5 	bne.w	800d67a <HAL_UART_IRQHandler+0x672>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800d490:	687b      	ldr	r3, [r7, #4]
 800d492:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d496:	681b      	ldr	r3, [r3, #0]
 800d498:	681b      	ldr	r3, [r3, #0]
 800d49a:	f003 0320 	and.w	r3, r3, #32
 800d49e:	2b20      	cmp	r3, #32
 800d4a0:	f040 80eb 	bne.w	800d67a <HAL_UART_IRQHandler+0x672>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800d4a4:	687b      	ldr	r3, [r7, #4]
 800d4a6:	2202      	movs	r2, #2
 800d4a8:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800d4aa:	687b      	ldr	r3, [r7, #4]
 800d4ac:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800d4b0:	4619      	mov	r1, r3
 800d4b2:	6878      	ldr	r0, [r7, #4]
 800d4b4:	f000 f8fe 	bl	800d6b4 <HAL_UARTEx_RxEventCallback>
      return;
 800d4b8:	e0df      	b.n	800d67a <HAL_UART_IRQHandler+0x672>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800d4ba:	687b      	ldr	r3, [r7, #4]
 800d4bc:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800d4c0:	687b      	ldr	r3, [r7, #4]
 800d4c2:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800d4c6:	b29b      	uxth	r3, r3
 800d4c8:	1ad3      	subs	r3, r2, r3
 800d4ca:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800d4ce:	687b      	ldr	r3, [r7, #4]
 800d4d0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800d4d4:	b29b      	uxth	r3, r3
 800d4d6:	2b00      	cmp	r3, #0
 800d4d8:	f000 80d1 	beq.w	800d67e <HAL_UART_IRQHandler+0x676>
          && (nb_rx_data > 0U))
 800d4dc:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800d4e0:	2b00      	cmp	r3, #0
 800d4e2:	f000 80cc 	beq.w	800d67e <HAL_UART_IRQHandler+0x676>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800d4e6:	687b      	ldr	r3, [r7, #4]
 800d4e8:	681b      	ldr	r3, [r3, #0]
 800d4ea:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d4ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d4ee:	e853 3f00 	ldrex	r3, [r3]
 800d4f2:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800d4f4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d4f6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800d4fa:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800d4fe:	687b      	ldr	r3, [r7, #4]
 800d500:	681b      	ldr	r3, [r3, #0]
 800d502:	461a      	mov	r2, r3
 800d504:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800d508:	647b      	str	r3, [r7, #68]	@ 0x44
 800d50a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d50c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800d50e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800d510:	e841 2300 	strex	r3, r2, [r1]
 800d514:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800d516:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d518:	2b00      	cmp	r3, #0
 800d51a:	d1e4      	bne.n	800d4e6 <HAL_UART_IRQHandler+0x4de>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800d51c:	687b      	ldr	r3, [r7, #4]
 800d51e:	681b      	ldr	r3, [r3, #0]
 800d520:	3308      	adds	r3, #8
 800d522:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d524:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d526:	e853 3f00 	ldrex	r3, [r3]
 800d52a:	623b      	str	r3, [r7, #32]
   return(result);
 800d52c:	6a3b      	ldr	r3, [r7, #32]
 800d52e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800d532:	f023 0301 	bic.w	r3, r3, #1
 800d536:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800d53a:	687b      	ldr	r3, [r7, #4]
 800d53c:	681b      	ldr	r3, [r3, #0]
 800d53e:	3308      	adds	r3, #8
 800d540:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800d544:	633a      	str	r2, [r7, #48]	@ 0x30
 800d546:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d548:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800d54a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d54c:	e841 2300 	strex	r3, r2, [r1]
 800d550:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800d552:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d554:	2b00      	cmp	r3, #0
 800d556:	d1e1      	bne.n	800d51c <HAL_UART_IRQHandler+0x514>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800d558:	687b      	ldr	r3, [r7, #4]
 800d55a:	2220      	movs	r2, #32
 800d55c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d560:	687b      	ldr	r3, [r7, #4]
 800d562:	2200      	movs	r2, #0
 800d564:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800d566:	687b      	ldr	r3, [r7, #4]
 800d568:	2200      	movs	r2, #0
 800d56a:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800d56c:	687b      	ldr	r3, [r7, #4]
 800d56e:	681b      	ldr	r3, [r3, #0]
 800d570:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d572:	693b      	ldr	r3, [r7, #16]
 800d574:	e853 3f00 	ldrex	r3, [r3]
 800d578:	60fb      	str	r3, [r7, #12]
   return(result);
 800d57a:	68fb      	ldr	r3, [r7, #12]
 800d57c:	f023 0310 	bic.w	r3, r3, #16
 800d580:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800d584:	687b      	ldr	r3, [r7, #4]
 800d586:	681b      	ldr	r3, [r3, #0]
 800d588:	461a      	mov	r2, r3
 800d58a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800d58e:	61fb      	str	r3, [r7, #28]
 800d590:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d592:	69b9      	ldr	r1, [r7, #24]
 800d594:	69fa      	ldr	r2, [r7, #28]
 800d596:	e841 2300 	strex	r3, r2, [r1]
 800d59a:	617b      	str	r3, [r7, #20]
   return(result);
 800d59c:	697b      	ldr	r3, [r7, #20]
 800d59e:	2b00      	cmp	r3, #0
 800d5a0:	d1e4      	bne.n	800d56c <HAL_UART_IRQHandler+0x564>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800d5a2:	687b      	ldr	r3, [r7, #4]
 800d5a4:	2202      	movs	r2, #2
 800d5a6:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800d5a8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800d5ac:	4619      	mov	r1, r3
 800d5ae:	6878      	ldr	r0, [r7, #4]
 800d5b0:	f000 f880 	bl	800d6b4 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800d5b4:	e063      	b.n	800d67e <HAL_UART_IRQHandler+0x676>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800d5b6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800d5ba:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800d5be:	2b00      	cmp	r3, #0
 800d5c0:	d00e      	beq.n	800d5e0 <HAL_UART_IRQHandler+0x5d8>
 800d5c2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800d5c6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800d5ca:	2b00      	cmp	r3, #0
 800d5cc:	d008      	beq.n	800d5e0 <HAL_UART_IRQHandler+0x5d8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800d5ce:	687b      	ldr	r3, [r7, #4]
 800d5d0:	681b      	ldr	r3, [r3, #0]
 800d5d2:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800d5d6:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800d5d8:	6878      	ldr	r0, [r7, #4]
 800d5da:	f000 ffd7 	bl	800e58c <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800d5de:	e051      	b.n	800d684 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800d5e0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800d5e4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800d5e8:	2b00      	cmp	r3, #0
 800d5ea:	d014      	beq.n	800d616 <HAL_UART_IRQHandler+0x60e>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800d5ec:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800d5f0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800d5f4:	2b00      	cmp	r3, #0
 800d5f6:	d105      	bne.n	800d604 <HAL_UART_IRQHandler+0x5fc>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800d5f8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800d5fc:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800d600:	2b00      	cmp	r3, #0
 800d602:	d008      	beq.n	800d616 <HAL_UART_IRQHandler+0x60e>
  {
    if (huart->TxISR != NULL)
 800d604:	687b      	ldr	r3, [r7, #4]
 800d606:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800d608:	2b00      	cmp	r3, #0
 800d60a:	d03a      	beq.n	800d682 <HAL_UART_IRQHandler+0x67a>
    {
      huart->TxISR(huart);
 800d60c:	687b      	ldr	r3, [r7, #4]
 800d60e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800d610:	6878      	ldr	r0, [r7, #4]
 800d612:	4798      	blx	r3
    }
    return;
 800d614:	e035      	b.n	800d682 <HAL_UART_IRQHandler+0x67a>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800d616:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800d61a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d61e:	2b00      	cmp	r3, #0
 800d620:	d009      	beq.n	800d636 <HAL_UART_IRQHandler+0x62e>
 800d622:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800d626:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d62a:	2b00      	cmp	r3, #0
 800d62c:	d003      	beq.n	800d636 <HAL_UART_IRQHandler+0x62e>
  {
    UART_EndTransmit_IT(huart);
 800d62e:	6878      	ldr	r0, [r7, #4]
 800d630:	f000 ff81 	bl	800e536 <UART_EndTransmit_IT>
    return;
 800d634:	e026      	b.n	800d684 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800d636:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800d63a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800d63e:	2b00      	cmp	r3, #0
 800d640:	d009      	beq.n	800d656 <HAL_UART_IRQHandler+0x64e>
 800d642:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800d646:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800d64a:	2b00      	cmp	r3, #0
 800d64c:	d003      	beq.n	800d656 <HAL_UART_IRQHandler+0x64e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800d64e:	6878      	ldr	r0, [r7, #4]
 800d650:	f000 ffb0 	bl	800e5b4 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800d654:	e016      	b.n	800d684 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800d656:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800d65a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800d65e:	2b00      	cmp	r3, #0
 800d660:	d010      	beq.n	800d684 <HAL_UART_IRQHandler+0x67c>
 800d662:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800d666:	2b00      	cmp	r3, #0
 800d668:	da0c      	bge.n	800d684 <HAL_UART_IRQHandler+0x67c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800d66a:	6878      	ldr	r0, [r7, #4]
 800d66c:	f000 ff98 	bl	800e5a0 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800d670:	e008      	b.n	800d684 <HAL_UART_IRQHandler+0x67c>
      return;
 800d672:	bf00      	nop
 800d674:	e006      	b.n	800d684 <HAL_UART_IRQHandler+0x67c>
    return;
 800d676:	bf00      	nop
 800d678:	e004      	b.n	800d684 <HAL_UART_IRQHandler+0x67c>
      return;
 800d67a:	bf00      	nop
 800d67c:	e002      	b.n	800d684 <HAL_UART_IRQHandler+0x67c>
      return;
 800d67e:	bf00      	nop
 800d680:	e000      	b.n	800d684 <HAL_UART_IRQHandler+0x67c>
    return;
 800d682:	bf00      	nop
  }
}
 800d684:	37e8      	adds	r7, #232	@ 0xe8
 800d686:	46bd      	mov	sp, r7
 800d688:	bd80      	pop	{r7, pc}
 800d68a:	bf00      	nop

0800d68c <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800d68c:	b480      	push	{r7}
 800d68e:	b083      	sub	sp, #12
 800d690:	af00      	add	r7, sp, #0
 800d692:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 800d694:	bf00      	nop
 800d696:	370c      	adds	r7, #12
 800d698:	46bd      	mov	sp, r7
 800d69a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d69e:	4770      	bx	lr

0800d6a0 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800d6a0:	b480      	push	{r7}
 800d6a2:	b083      	sub	sp, #12
 800d6a4:	af00      	add	r7, sp, #0
 800d6a6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800d6a8:	bf00      	nop
 800d6aa:	370c      	adds	r7, #12
 800d6ac:	46bd      	mov	sp, r7
 800d6ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d6b2:	4770      	bx	lr

0800d6b4 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800d6b4:	b480      	push	{r7}
 800d6b6:	b083      	sub	sp, #12
 800d6b8:	af00      	add	r7, sp, #0
 800d6ba:	6078      	str	r0, [r7, #4]
 800d6bc:	460b      	mov	r3, r1
 800d6be:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800d6c0:	bf00      	nop
 800d6c2:	370c      	adds	r7, #12
 800d6c4:	46bd      	mov	sp, r7
 800d6c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d6ca:	4770      	bx	lr

0800d6cc <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800d6cc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800d6d0:	b08c      	sub	sp, #48	@ 0x30
 800d6d2:	af00      	add	r7, sp, #0
 800d6d4:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800d6d6:	2300      	movs	r3, #0
 800d6d8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800d6dc:	697b      	ldr	r3, [r7, #20]
 800d6de:	689a      	ldr	r2, [r3, #8]
 800d6e0:	697b      	ldr	r3, [r7, #20]
 800d6e2:	691b      	ldr	r3, [r3, #16]
 800d6e4:	431a      	orrs	r2, r3
 800d6e6:	697b      	ldr	r3, [r7, #20]
 800d6e8:	695b      	ldr	r3, [r3, #20]
 800d6ea:	431a      	orrs	r2, r3
 800d6ec:	697b      	ldr	r3, [r7, #20]
 800d6ee:	69db      	ldr	r3, [r3, #28]
 800d6f0:	4313      	orrs	r3, r2
 800d6f2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800d6f4:	697b      	ldr	r3, [r7, #20]
 800d6f6:	681b      	ldr	r3, [r3, #0]
 800d6f8:	681a      	ldr	r2, [r3, #0]
 800d6fa:	4bab      	ldr	r3, [pc, #684]	@ (800d9a8 <UART_SetConfig+0x2dc>)
 800d6fc:	4013      	ands	r3, r2
 800d6fe:	697a      	ldr	r2, [r7, #20]
 800d700:	6812      	ldr	r2, [r2, #0]
 800d702:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800d704:	430b      	orrs	r3, r1
 800d706:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800d708:	697b      	ldr	r3, [r7, #20]
 800d70a:	681b      	ldr	r3, [r3, #0]
 800d70c:	685b      	ldr	r3, [r3, #4]
 800d70e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800d712:	697b      	ldr	r3, [r7, #20]
 800d714:	68da      	ldr	r2, [r3, #12]
 800d716:	697b      	ldr	r3, [r7, #20]
 800d718:	681b      	ldr	r3, [r3, #0]
 800d71a:	430a      	orrs	r2, r1
 800d71c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800d71e:	697b      	ldr	r3, [r7, #20]
 800d720:	699b      	ldr	r3, [r3, #24]
 800d722:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800d724:	697b      	ldr	r3, [r7, #20]
 800d726:	681b      	ldr	r3, [r3, #0]
 800d728:	4aa0      	ldr	r2, [pc, #640]	@ (800d9ac <UART_SetConfig+0x2e0>)
 800d72a:	4293      	cmp	r3, r2
 800d72c:	d004      	beq.n	800d738 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800d72e:	697b      	ldr	r3, [r7, #20]
 800d730:	6a1b      	ldr	r3, [r3, #32]
 800d732:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800d734:	4313      	orrs	r3, r2
 800d736:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800d738:	697b      	ldr	r3, [r7, #20]
 800d73a:	681b      	ldr	r3, [r3, #0]
 800d73c:	689b      	ldr	r3, [r3, #8]
 800d73e:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 800d742:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 800d746:	697a      	ldr	r2, [r7, #20]
 800d748:	6812      	ldr	r2, [r2, #0]
 800d74a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800d74c:	430b      	orrs	r3, r1
 800d74e:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800d750:	697b      	ldr	r3, [r7, #20]
 800d752:	681b      	ldr	r3, [r3, #0]
 800d754:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d756:	f023 010f 	bic.w	r1, r3, #15
 800d75a:	697b      	ldr	r3, [r7, #20]
 800d75c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800d75e:	697b      	ldr	r3, [r7, #20]
 800d760:	681b      	ldr	r3, [r3, #0]
 800d762:	430a      	orrs	r2, r1
 800d764:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800d766:	697b      	ldr	r3, [r7, #20]
 800d768:	681b      	ldr	r3, [r3, #0]
 800d76a:	4a91      	ldr	r2, [pc, #580]	@ (800d9b0 <UART_SetConfig+0x2e4>)
 800d76c:	4293      	cmp	r3, r2
 800d76e:	d125      	bne.n	800d7bc <UART_SetConfig+0xf0>
 800d770:	4b90      	ldr	r3, [pc, #576]	@ (800d9b4 <UART_SetConfig+0x2e8>)
 800d772:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800d776:	f003 0303 	and.w	r3, r3, #3
 800d77a:	2b03      	cmp	r3, #3
 800d77c:	d81a      	bhi.n	800d7b4 <UART_SetConfig+0xe8>
 800d77e:	a201      	add	r2, pc, #4	@ (adr r2, 800d784 <UART_SetConfig+0xb8>)
 800d780:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d784:	0800d795 	.word	0x0800d795
 800d788:	0800d7a5 	.word	0x0800d7a5
 800d78c:	0800d79d 	.word	0x0800d79d
 800d790:	0800d7ad 	.word	0x0800d7ad
 800d794:	2301      	movs	r3, #1
 800d796:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800d79a:	e0d6      	b.n	800d94a <UART_SetConfig+0x27e>
 800d79c:	2302      	movs	r3, #2
 800d79e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800d7a2:	e0d2      	b.n	800d94a <UART_SetConfig+0x27e>
 800d7a4:	2304      	movs	r3, #4
 800d7a6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800d7aa:	e0ce      	b.n	800d94a <UART_SetConfig+0x27e>
 800d7ac:	2308      	movs	r3, #8
 800d7ae:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800d7b2:	e0ca      	b.n	800d94a <UART_SetConfig+0x27e>
 800d7b4:	2310      	movs	r3, #16
 800d7b6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800d7ba:	e0c6      	b.n	800d94a <UART_SetConfig+0x27e>
 800d7bc:	697b      	ldr	r3, [r7, #20]
 800d7be:	681b      	ldr	r3, [r3, #0]
 800d7c0:	4a7d      	ldr	r2, [pc, #500]	@ (800d9b8 <UART_SetConfig+0x2ec>)
 800d7c2:	4293      	cmp	r3, r2
 800d7c4:	d138      	bne.n	800d838 <UART_SetConfig+0x16c>
 800d7c6:	4b7b      	ldr	r3, [pc, #492]	@ (800d9b4 <UART_SetConfig+0x2e8>)
 800d7c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800d7cc:	f003 030c 	and.w	r3, r3, #12
 800d7d0:	2b0c      	cmp	r3, #12
 800d7d2:	d82d      	bhi.n	800d830 <UART_SetConfig+0x164>
 800d7d4:	a201      	add	r2, pc, #4	@ (adr r2, 800d7dc <UART_SetConfig+0x110>)
 800d7d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d7da:	bf00      	nop
 800d7dc:	0800d811 	.word	0x0800d811
 800d7e0:	0800d831 	.word	0x0800d831
 800d7e4:	0800d831 	.word	0x0800d831
 800d7e8:	0800d831 	.word	0x0800d831
 800d7ec:	0800d821 	.word	0x0800d821
 800d7f0:	0800d831 	.word	0x0800d831
 800d7f4:	0800d831 	.word	0x0800d831
 800d7f8:	0800d831 	.word	0x0800d831
 800d7fc:	0800d819 	.word	0x0800d819
 800d800:	0800d831 	.word	0x0800d831
 800d804:	0800d831 	.word	0x0800d831
 800d808:	0800d831 	.word	0x0800d831
 800d80c:	0800d829 	.word	0x0800d829
 800d810:	2300      	movs	r3, #0
 800d812:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800d816:	e098      	b.n	800d94a <UART_SetConfig+0x27e>
 800d818:	2302      	movs	r3, #2
 800d81a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800d81e:	e094      	b.n	800d94a <UART_SetConfig+0x27e>
 800d820:	2304      	movs	r3, #4
 800d822:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800d826:	e090      	b.n	800d94a <UART_SetConfig+0x27e>
 800d828:	2308      	movs	r3, #8
 800d82a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800d82e:	e08c      	b.n	800d94a <UART_SetConfig+0x27e>
 800d830:	2310      	movs	r3, #16
 800d832:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800d836:	e088      	b.n	800d94a <UART_SetConfig+0x27e>
 800d838:	697b      	ldr	r3, [r7, #20]
 800d83a:	681b      	ldr	r3, [r3, #0]
 800d83c:	4a5f      	ldr	r2, [pc, #380]	@ (800d9bc <UART_SetConfig+0x2f0>)
 800d83e:	4293      	cmp	r3, r2
 800d840:	d125      	bne.n	800d88e <UART_SetConfig+0x1c2>
 800d842:	4b5c      	ldr	r3, [pc, #368]	@ (800d9b4 <UART_SetConfig+0x2e8>)
 800d844:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800d848:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800d84c:	2b30      	cmp	r3, #48	@ 0x30
 800d84e:	d016      	beq.n	800d87e <UART_SetConfig+0x1b2>
 800d850:	2b30      	cmp	r3, #48	@ 0x30
 800d852:	d818      	bhi.n	800d886 <UART_SetConfig+0x1ba>
 800d854:	2b20      	cmp	r3, #32
 800d856:	d00a      	beq.n	800d86e <UART_SetConfig+0x1a2>
 800d858:	2b20      	cmp	r3, #32
 800d85a:	d814      	bhi.n	800d886 <UART_SetConfig+0x1ba>
 800d85c:	2b00      	cmp	r3, #0
 800d85e:	d002      	beq.n	800d866 <UART_SetConfig+0x19a>
 800d860:	2b10      	cmp	r3, #16
 800d862:	d008      	beq.n	800d876 <UART_SetConfig+0x1aa>
 800d864:	e00f      	b.n	800d886 <UART_SetConfig+0x1ba>
 800d866:	2300      	movs	r3, #0
 800d868:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800d86c:	e06d      	b.n	800d94a <UART_SetConfig+0x27e>
 800d86e:	2302      	movs	r3, #2
 800d870:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800d874:	e069      	b.n	800d94a <UART_SetConfig+0x27e>
 800d876:	2304      	movs	r3, #4
 800d878:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800d87c:	e065      	b.n	800d94a <UART_SetConfig+0x27e>
 800d87e:	2308      	movs	r3, #8
 800d880:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800d884:	e061      	b.n	800d94a <UART_SetConfig+0x27e>
 800d886:	2310      	movs	r3, #16
 800d888:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800d88c:	e05d      	b.n	800d94a <UART_SetConfig+0x27e>
 800d88e:	697b      	ldr	r3, [r7, #20]
 800d890:	681b      	ldr	r3, [r3, #0]
 800d892:	4a4b      	ldr	r2, [pc, #300]	@ (800d9c0 <UART_SetConfig+0x2f4>)
 800d894:	4293      	cmp	r3, r2
 800d896:	d125      	bne.n	800d8e4 <UART_SetConfig+0x218>
 800d898:	4b46      	ldr	r3, [pc, #280]	@ (800d9b4 <UART_SetConfig+0x2e8>)
 800d89a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800d89e:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800d8a2:	2bc0      	cmp	r3, #192	@ 0xc0
 800d8a4:	d016      	beq.n	800d8d4 <UART_SetConfig+0x208>
 800d8a6:	2bc0      	cmp	r3, #192	@ 0xc0
 800d8a8:	d818      	bhi.n	800d8dc <UART_SetConfig+0x210>
 800d8aa:	2b80      	cmp	r3, #128	@ 0x80
 800d8ac:	d00a      	beq.n	800d8c4 <UART_SetConfig+0x1f8>
 800d8ae:	2b80      	cmp	r3, #128	@ 0x80
 800d8b0:	d814      	bhi.n	800d8dc <UART_SetConfig+0x210>
 800d8b2:	2b00      	cmp	r3, #0
 800d8b4:	d002      	beq.n	800d8bc <UART_SetConfig+0x1f0>
 800d8b6:	2b40      	cmp	r3, #64	@ 0x40
 800d8b8:	d008      	beq.n	800d8cc <UART_SetConfig+0x200>
 800d8ba:	e00f      	b.n	800d8dc <UART_SetConfig+0x210>
 800d8bc:	2300      	movs	r3, #0
 800d8be:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800d8c2:	e042      	b.n	800d94a <UART_SetConfig+0x27e>
 800d8c4:	2302      	movs	r3, #2
 800d8c6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800d8ca:	e03e      	b.n	800d94a <UART_SetConfig+0x27e>
 800d8cc:	2304      	movs	r3, #4
 800d8ce:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800d8d2:	e03a      	b.n	800d94a <UART_SetConfig+0x27e>
 800d8d4:	2308      	movs	r3, #8
 800d8d6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800d8da:	e036      	b.n	800d94a <UART_SetConfig+0x27e>
 800d8dc:	2310      	movs	r3, #16
 800d8de:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800d8e2:	e032      	b.n	800d94a <UART_SetConfig+0x27e>
 800d8e4:	697b      	ldr	r3, [r7, #20]
 800d8e6:	681b      	ldr	r3, [r3, #0]
 800d8e8:	4a30      	ldr	r2, [pc, #192]	@ (800d9ac <UART_SetConfig+0x2e0>)
 800d8ea:	4293      	cmp	r3, r2
 800d8ec:	d12a      	bne.n	800d944 <UART_SetConfig+0x278>
 800d8ee:	4b31      	ldr	r3, [pc, #196]	@ (800d9b4 <UART_SetConfig+0x2e8>)
 800d8f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800d8f4:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800d8f8:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800d8fc:	d01a      	beq.n	800d934 <UART_SetConfig+0x268>
 800d8fe:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800d902:	d81b      	bhi.n	800d93c <UART_SetConfig+0x270>
 800d904:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800d908:	d00c      	beq.n	800d924 <UART_SetConfig+0x258>
 800d90a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800d90e:	d815      	bhi.n	800d93c <UART_SetConfig+0x270>
 800d910:	2b00      	cmp	r3, #0
 800d912:	d003      	beq.n	800d91c <UART_SetConfig+0x250>
 800d914:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800d918:	d008      	beq.n	800d92c <UART_SetConfig+0x260>
 800d91a:	e00f      	b.n	800d93c <UART_SetConfig+0x270>
 800d91c:	2300      	movs	r3, #0
 800d91e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800d922:	e012      	b.n	800d94a <UART_SetConfig+0x27e>
 800d924:	2302      	movs	r3, #2
 800d926:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800d92a:	e00e      	b.n	800d94a <UART_SetConfig+0x27e>
 800d92c:	2304      	movs	r3, #4
 800d92e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800d932:	e00a      	b.n	800d94a <UART_SetConfig+0x27e>
 800d934:	2308      	movs	r3, #8
 800d936:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800d93a:	e006      	b.n	800d94a <UART_SetConfig+0x27e>
 800d93c:	2310      	movs	r3, #16
 800d93e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800d942:	e002      	b.n	800d94a <UART_SetConfig+0x27e>
 800d944:	2310      	movs	r3, #16
 800d946:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800d94a:	697b      	ldr	r3, [r7, #20]
 800d94c:	681b      	ldr	r3, [r3, #0]
 800d94e:	4a17      	ldr	r2, [pc, #92]	@ (800d9ac <UART_SetConfig+0x2e0>)
 800d950:	4293      	cmp	r3, r2
 800d952:	f040 80a8 	bne.w	800daa6 <UART_SetConfig+0x3da>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800d956:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800d95a:	2b08      	cmp	r3, #8
 800d95c:	d834      	bhi.n	800d9c8 <UART_SetConfig+0x2fc>
 800d95e:	a201      	add	r2, pc, #4	@ (adr r2, 800d964 <UART_SetConfig+0x298>)
 800d960:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d964:	0800d989 	.word	0x0800d989
 800d968:	0800d9c9 	.word	0x0800d9c9
 800d96c:	0800d991 	.word	0x0800d991
 800d970:	0800d9c9 	.word	0x0800d9c9
 800d974:	0800d997 	.word	0x0800d997
 800d978:	0800d9c9 	.word	0x0800d9c9
 800d97c:	0800d9c9 	.word	0x0800d9c9
 800d980:	0800d9c9 	.word	0x0800d9c9
 800d984:	0800d99f 	.word	0x0800d99f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800d988:	f7fc fa7e 	bl	8009e88 <HAL_RCC_GetPCLK1Freq>
 800d98c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800d98e:	e021      	b.n	800d9d4 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800d990:	4b0c      	ldr	r3, [pc, #48]	@ (800d9c4 <UART_SetConfig+0x2f8>)
 800d992:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800d994:	e01e      	b.n	800d9d4 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800d996:	f7fc fa0b 	bl	8009db0 <HAL_RCC_GetSysClockFreq>
 800d99a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800d99c:	e01a      	b.n	800d9d4 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800d99e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800d9a2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800d9a4:	e016      	b.n	800d9d4 <UART_SetConfig+0x308>
 800d9a6:	bf00      	nop
 800d9a8:	cfff69f3 	.word	0xcfff69f3
 800d9ac:	40008000 	.word	0x40008000
 800d9b0:	40013800 	.word	0x40013800
 800d9b4:	40021000 	.word	0x40021000
 800d9b8:	40004400 	.word	0x40004400
 800d9bc:	40004800 	.word	0x40004800
 800d9c0:	40004c00 	.word	0x40004c00
 800d9c4:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 800d9c8:	2300      	movs	r3, #0
 800d9ca:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800d9cc:	2301      	movs	r3, #1
 800d9ce:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800d9d2:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800d9d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d9d6:	2b00      	cmp	r3, #0
 800d9d8:	f000 812a 	beq.w	800dc30 <UART_SetConfig+0x564>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800d9dc:	697b      	ldr	r3, [r7, #20]
 800d9de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d9e0:	4a9e      	ldr	r2, [pc, #632]	@ (800dc5c <UART_SetConfig+0x590>)
 800d9e2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800d9e6:	461a      	mov	r2, r3
 800d9e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d9ea:	fbb3 f3f2 	udiv	r3, r3, r2
 800d9ee:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800d9f0:	697b      	ldr	r3, [r7, #20]
 800d9f2:	685a      	ldr	r2, [r3, #4]
 800d9f4:	4613      	mov	r3, r2
 800d9f6:	005b      	lsls	r3, r3, #1
 800d9f8:	4413      	add	r3, r2
 800d9fa:	69ba      	ldr	r2, [r7, #24]
 800d9fc:	429a      	cmp	r2, r3
 800d9fe:	d305      	bcc.n	800da0c <UART_SetConfig+0x340>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800da00:	697b      	ldr	r3, [r7, #20]
 800da02:	685b      	ldr	r3, [r3, #4]
 800da04:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800da06:	69ba      	ldr	r2, [r7, #24]
 800da08:	429a      	cmp	r2, r3
 800da0a:	d903      	bls.n	800da14 <UART_SetConfig+0x348>
      {
        ret = HAL_ERROR;
 800da0c:	2301      	movs	r3, #1
 800da0e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800da12:	e10d      	b.n	800dc30 <UART_SetConfig+0x564>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800da14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800da16:	2200      	movs	r2, #0
 800da18:	60bb      	str	r3, [r7, #8]
 800da1a:	60fa      	str	r2, [r7, #12]
 800da1c:	697b      	ldr	r3, [r7, #20]
 800da1e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800da20:	4a8e      	ldr	r2, [pc, #568]	@ (800dc5c <UART_SetConfig+0x590>)
 800da22:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800da26:	b29b      	uxth	r3, r3
 800da28:	2200      	movs	r2, #0
 800da2a:	603b      	str	r3, [r7, #0]
 800da2c:	607a      	str	r2, [r7, #4]
 800da2e:	e9d7 2300 	ldrd	r2, r3, [r7]
 800da32:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800da36:	f7f3 f94f 	bl	8000cd8 <__aeabi_uldivmod>
 800da3a:	4602      	mov	r2, r0
 800da3c:	460b      	mov	r3, r1
 800da3e:	4610      	mov	r0, r2
 800da40:	4619      	mov	r1, r3
 800da42:	f04f 0200 	mov.w	r2, #0
 800da46:	f04f 0300 	mov.w	r3, #0
 800da4a:	020b      	lsls	r3, r1, #8
 800da4c:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800da50:	0202      	lsls	r2, r0, #8
 800da52:	6979      	ldr	r1, [r7, #20]
 800da54:	6849      	ldr	r1, [r1, #4]
 800da56:	0849      	lsrs	r1, r1, #1
 800da58:	2000      	movs	r0, #0
 800da5a:	460c      	mov	r4, r1
 800da5c:	4605      	mov	r5, r0
 800da5e:	eb12 0804 	adds.w	r8, r2, r4
 800da62:	eb43 0905 	adc.w	r9, r3, r5
 800da66:	697b      	ldr	r3, [r7, #20]
 800da68:	685b      	ldr	r3, [r3, #4]
 800da6a:	2200      	movs	r2, #0
 800da6c:	469a      	mov	sl, r3
 800da6e:	4693      	mov	fp, r2
 800da70:	4652      	mov	r2, sl
 800da72:	465b      	mov	r3, fp
 800da74:	4640      	mov	r0, r8
 800da76:	4649      	mov	r1, r9
 800da78:	f7f3 f92e 	bl	8000cd8 <__aeabi_uldivmod>
 800da7c:	4602      	mov	r2, r0
 800da7e:	460b      	mov	r3, r1
 800da80:	4613      	mov	r3, r2
 800da82:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800da84:	6a3b      	ldr	r3, [r7, #32]
 800da86:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800da8a:	d308      	bcc.n	800da9e <UART_SetConfig+0x3d2>
 800da8c:	6a3b      	ldr	r3, [r7, #32]
 800da8e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800da92:	d204      	bcs.n	800da9e <UART_SetConfig+0x3d2>
        {
          huart->Instance->BRR = usartdiv;
 800da94:	697b      	ldr	r3, [r7, #20]
 800da96:	681b      	ldr	r3, [r3, #0]
 800da98:	6a3a      	ldr	r2, [r7, #32]
 800da9a:	60da      	str	r2, [r3, #12]
 800da9c:	e0c8      	b.n	800dc30 <UART_SetConfig+0x564>
        }
        else
        {
          ret = HAL_ERROR;
 800da9e:	2301      	movs	r3, #1
 800daa0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800daa4:	e0c4      	b.n	800dc30 <UART_SetConfig+0x564>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800daa6:	697b      	ldr	r3, [r7, #20]
 800daa8:	69db      	ldr	r3, [r3, #28]
 800daaa:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800daae:	d167      	bne.n	800db80 <UART_SetConfig+0x4b4>
  {
    switch (clocksource)
 800dab0:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800dab4:	2b08      	cmp	r3, #8
 800dab6:	d828      	bhi.n	800db0a <UART_SetConfig+0x43e>
 800dab8:	a201      	add	r2, pc, #4	@ (adr r2, 800dac0 <UART_SetConfig+0x3f4>)
 800daba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800dabe:	bf00      	nop
 800dac0:	0800dae5 	.word	0x0800dae5
 800dac4:	0800daed 	.word	0x0800daed
 800dac8:	0800daf5 	.word	0x0800daf5
 800dacc:	0800db0b 	.word	0x0800db0b
 800dad0:	0800dafb 	.word	0x0800dafb
 800dad4:	0800db0b 	.word	0x0800db0b
 800dad8:	0800db0b 	.word	0x0800db0b
 800dadc:	0800db0b 	.word	0x0800db0b
 800dae0:	0800db03 	.word	0x0800db03
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800dae4:	f7fc f9d0 	bl	8009e88 <HAL_RCC_GetPCLK1Freq>
 800dae8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800daea:	e014      	b.n	800db16 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800daec:	f7fc f9e2 	bl	8009eb4 <HAL_RCC_GetPCLK2Freq>
 800daf0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800daf2:	e010      	b.n	800db16 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800daf4:	4b5a      	ldr	r3, [pc, #360]	@ (800dc60 <UART_SetConfig+0x594>)
 800daf6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800daf8:	e00d      	b.n	800db16 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800dafa:	f7fc f959 	bl	8009db0 <HAL_RCC_GetSysClockFreq>
 800dafe:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800db00:	e009      	b.n	800db16 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800db02:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800db06:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800db08:	e005      	b.n	800db16 <UART_SetConfig+0x44a>
      default:
        pclk = 0U;
 800db0a:	2300      	movs	r3, #0
 800db0c:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800db0e:	2301      	movs	r3, #1
 800db10:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800db14:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800db16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800db18:	2b00      	cmp	r3, #0
 800db1a:	f000 8089 	beq.w	800dc30 <UART_SetConfig+0x564>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800db1e:	697b      	ldr	r3, [r7, #20]
 800db20:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800db22:	4a4e      	ldr	r2, [pc, #312]	@ (800dc5c <UART_SetConfig+0x590>)
 800db24:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800db28:	461a      	mov	r2, r3
 800db2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800db2c:	fbb3 f3f2 	udiv	r3, r3, r2
 800db30:	005a      	lsls	r2, r3, #1
 800db32:	697b      	ldr	r3, [r7, #20]
 800db34:	685b      	ldr	r3, [r3, #4]
 800db36:	085b      	lsrs	r3, r3, #1
 800db38:	441a      	add	r2, r3
 800db3a:	697b      	ldr	r3, [r7, #20]
 800db3c:	685b      	ldr	r3, [r3, #4]
 800db3e:	fbb2 f3f3 	udiv	r3, r2, r3
 800db42:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800db44:	6a3b      	ldr	r3, [r7, #32]
 800db46:	2b0f      	cmp	r3, #15
 800db48:	d916      	bls.n	800db78 <UART_SetConfig+0x4ac>
 800db4a:	6a3b      	ldr	r3, [r7, #32]
 800db4c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800db50:	d212      	bcs.n	800db78 <UART_SetConfig+0x4ac>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800db52:	6a3b      	ldr	r3, [r7, #32]
 800db54:	b29b      	uxth	r3, r3
 800db56:	f023 030f 	bic.w	r3, r3, #15
 800db5a:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800db5c:	6a3b      	ldr	r3, [r7, #32]
 800db5e:	085b      	lsrs	r3, r3, #1
 800db60:	b29b      	uxth	r3, r3
 800db62:	f003 0307 	and.w	r3, r3, #7
 800db66:	b29a      	uxth	r2, r3
 800db68:	8bfb      	ldrh	r3, [r7, #30]
 800db6a:	4313      	orrs	r3, r2
 800db6c:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800db6e:	697b      	ldr	r3, [r7, #20]
 800db70:	681b      	ldr	r3, [r3, #0]
 800db72:	8bfa      	ldrh	r2, [r7, #30]
 800db74:	60da      	str	r2, [r3, #12]
 800db76:	e05b      	b.n	800dc30 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 800db78:	2301      	movs	r3, #1
 800db7a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800db7e:	e057      	b.n	800dc30 <UART_SetConfig+0x564>
      }
    }
  }
  else
  {
    switch (clocksource)
 800db80:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800db84:	2b08      	cmp	r3, #8
 800db86:	d828      	bhi.n	800dbda <UART_SetConfig+0x50e>
 800db88:	a201      	add	r2, pc, #4	@ (adr r2, 800db90 <UART_SetConfig+0x4c4>)
 800db8a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800db8e:	bf00      	nop
 800db90:	0800dbb5 	.word	0x0800dbb5
 800db94:	0800dbbd 	.word	0x0800dbbd
 800db98:	0800dbc5 	.word	0x0800dbc5
 800db9c:	0800dbdb 	.word	0x0800dbdb
 800dba0:	0800dbcb 	.word	0x0800dbcb
 800dba4:	0800dbdb 	.word	0x0800dbdb
 800dba8:	0800dbdb 	.word	0x0800dbdb
 800dbac:	0800dbdb 	.word	0x0800dbdb
 800dbb0:	0800dbd3 	.word	0x0800dbd3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800dbb4:	f7fc f968 	bl	8009e88 <HAL_RCC_GetPCLK1Freq>
 800dbb8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800dbba:	e014      	b.n	800dbe6 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800dbbc:	f7fc f97a 	bl	8009eb4 <HAL_RCC_GetPCLK2Freq>
 800dbc0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800dbc2:	e010      	b.n	800dbe6 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800dbc4:	4b26      	ldr	r3, [pc, #152]	@ (800dc60 <UART_SetConfig+0x594>)
 800dbc6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800dbc8:	e00d      	b.n	800dbe6 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800dbca:	f7fc f8f1 	bl	8009db0 <HAL_RCC_GetSysClockFreq>
 800dbce:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800dbd0:	e009      	b.n	800dbe6 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800dbd2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800dbd6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800dbd8:	e005      	b.n	800dbe6 <UART_SetConfig+0x51a>
      default:
        pclk = 0U;
 800dbda:	2300      	movs	r3, #0
 800dbdc:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800dbde:	2301      	movs	r3, #1
 800dbe0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800dbe4:	bf00      	nop
    }

    if (pclk != 0U)
 800dbe6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dbe8:	2b00      	cmp	r3, #0
 800dbea:	d021      	beq.n	800dc30 <UART_SetConfig+0x564>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800dbec:	697b      	ldr	r3, [r7, #20]
 800dbee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800dbf0:	4a1a      	ldr	r2, [pc, #104]	@ (800dc5c <UART_SetConfig+0x590>)
 800dbf2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800dbf6:	461a      	mov	r2, r3
 800dbf8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dbfa:	fbb3 f2f2 	udiv	r2, r3, r2
 800dbfe:	697b      	ldr	r3, [r7, #20]
 800dc00:	685b      	ldr	r3, [r3, #4]
 800dc02:	085b      	lsrs	r3, r3, #1
 800dc04:	441a      	add	r2, r3
 800dc06:	697b      	ldr	r3, [r7, #20]
 800dc08:	685b      	ldr	r3, [r3, #4]
 800dc0a:	fbb2 f3f3 	udiv	r3, r2, r3
 800dc0e:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800dc10:	6a3b      	ldr	r3, [r7, #32]
 800dc12:	2b0f      	cmp	r3, #15
 800dc14:	d909      	bls.n	800dc2a <UART_SetConfig+0x55e>
 800dc16:	6a3b      	ldr	r3, [r7, #32]
 800dc18:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800dc1c:	d205      	bcs.n	800dc2a <UART_SetConfig+0x55e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800dc1e:	6a3b      	ldr	r3, [r7, #32]
 800dc20:	b29a      	uxth	r2, r3
 800dc22:	697b      	ldr	r3, [r7, #20]
 800dc24:	681b      	ldr	r3, [r3, #0]
 800dc26:	60da      	str	r2, [r3, #12]
 800dc28:	e002      	b.n	800dc30 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 800dc2a:	2301      	movs	r3, #1
 800dc2c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800dc30:	697b      	ldr	r3, [r7, #20]
 800dc32:	2201      	movs	r2, #1
 800dc34:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800dc38:	697b      	ldr	r3, [r7, #20]
 800dc3a:	2201      	movs	r2, #1
 800dc3c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800dc40:	697b      	ldr	r3, [r7, #20]
 800dc42:	2200      	movs	r2, #0
 800dc44:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800dc46:	697b      	ldr	r3, [r7, #20]
 800dc48:	2200      	movs	r2, #0
 800dc4a:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800dc4c:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 800dc50:	4618      	mov	r0, r3
 800dc52:	3730      	adds	r7, #48	@ 0x30
 800dc54:	46bd      	mov	sp, r7
 800dc56:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800dc5a:	bf00      	nop
 800dc5c:	0801be34 	.word	0x0801be34
 800dc60:	00f42400 	.word	0x00f42400

0800dc64 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800dc64:	b480      	push	{r7}
 800dc66:	b083      	sub	sp, #12
 800dc68:	af00      	add	r7, sp, #0
 800dc6a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800dc6c:	687b      	ldr	r3, [r7, #4]
 800dc6e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800dc70:	f003 0308 	and.w	r3, r3, #8
 800dc74:	2b00      	cmp	r3, #0
 800dc76:	d00a      	beq.n	800dc8e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800dc78:	687b      	ldr	r3, [r7, #4]
 800dc7a:	681b      	ldr	r3, [r3, #0]
 800dc7c:	685b      	ldr	r3, [r3, #4]
 800dc7e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800dc82:	687b      	ldr	r3, [r7, #4]
 800dc84:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800dc86:	687b      	ldr	r3, [r7, #4]
 800dc88:	681b      	ldr	r3, [r3, #0]
 800dc8a:	430a      	orrs	r2, r1
 800dc8c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800dc8e:	687b      	ldr	r3, [r7, #4]
 800dc90:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800dc92:	f003 0301 	and.w	r3, r3, #1
 800dc96:	2b00      	cmp	r3, #0
 800dc98:	d00a      	beq.n	800dcb0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800dc9a:	687b      	ldr	r3, [r7, #4]
 800dc9c:	681b      	ldr	r3, [r3, #0]
 800dc9e:	685b      	ldr	r3, [r3, #4]
 800dca0:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800dca4:	687b      	ldr	r3, [r7, #4]
 800dca6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800dca8:	687b      	ldr	r3, [r7, #4]
 800dcaa:	681b      	ldr	r3, [r3, #0]
 800dcac:	430a      	orrs	r2, r1
 800dcae:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800dcb0:	687b      	ldr	r3, [r7, #4]
 800dcb2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800dcb4:	f003 0302 	and.w	r3, r3, #2
 800dcb8:	2b00      	cmp	r3, #0
 800dcba:	d00a      	beq.n	800dcd2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800dcbc:	687b      	ldr	r3, [r7, #4]
 800dcbe:	681b      	ldr	r3, [r3, #0]
 800dcc0:	685b      	ldr	r3, [r3, #4]
 800dcc2:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800dcc6:	687b      	ldr	r3, [r7, #4]
 800dcc8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800dcca:	687b      	ldr	r3, [r7, #4]
 800dccc:	681b      	ldr	r3, [r3, #0]
 800dcce:	430a      	orrs	r2, r1
 800dcd0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800dcd2:	687b      	ldr	r3, [r7, #4]
 800dcd4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800dcd6:	f003 0304 	and.w	r3, r3, #4
 800dcda:	2b00      	cmp	r3, #0
 800dcdc:	d00a      	beq.n	800dcf4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800dcde:	687b      	ldr	r3, [r7, #4]
 800dce0:	681b      	ldr	r3, [r3, #0]
 800dce2:	685b      	ldr	r3, [r3, #4]
 800dce4:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800dce8:	687b      	ldr	r3, [r7, #4]
 800dcea:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800dcec:	687b      	ldr	r3, [r7, #4]
 800dcee:	681b      	ldr	r3, [r3, #0]
 800dcf0:	430a      	orrs	r2, r1
 800dcf2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800dcf4:	687b      	ldr	r3, [r7, #4]
 800dcf6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800dcf8:	f003 0310 	and.w	r3, r3, #16
 800dcfc:	2b00      	cmp	r3, #0
 800dcfe:	d00a      	beq.n	800dd16 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800dd00:	687b      	ldr	r3, [r7, #4]
 800dd02:	681b      	ldr	r3, [r3, #0]
 800dd04:	689b      	ldr	r3, [r3, #8]
 800dd06:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800dd0a:	687b      	ldr	r3, [r7, #4]
 800dd0c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800dd0e:	687b      	ldr	r3, [r7, #4]
 800dd10:	681b      	ldr	r3, [r3, #0]
 800dd12:	430a      	orrs	r2, r1
 800dd14:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800dd16:	687b      	ldr	r3, [r7, #4]
 800dd18:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800dd1a:	f003 0320 	and.w	r3, r3, #32
 800dd1e:	2b00      	cmp	r3, #0
 800dd20:	d00a      	beq.n	800dd38 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800dd22:	687b      	ldr	r3, [r7, #4]
 800dd24:	681b      	ldr	r3, [r3, #0]
 800dd26:	689b      	ldr	r3, [r3, #8]
 800dd28:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800dd2c:	687b      	ldr	r3, [r7, #4]
 800dd2e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800dd30:	687b      	ldr	r3, [r7, #4]
 800dd32:	681b      	ldr	r3, [r3, #0]
 800dd34:	430a      	orrs	r2, r1
 800dd36:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800dd38:	687b      	ldr	r3, [r7, #4]
 800dd3a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800dd3c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800dd40:	2b00      	cmp	r3, #0
 800dd42:	d01a      	beq.n	800dd7a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800dd44:	687b      	ldr	r3, [r7, #4]
 800dd46:	681b      	ldr	r3, [r3, #0]
 800dd48:	685b      	ldr	r3, [r3, #4]
 800dd4a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800dd4e:	687b      	ldr	r3, [r7, #4]
 800dd50:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800dd52:	687b      	ldr	r3, [r7, #4]
 800dd54:	681b      	ldr	r3, [r3, #0]
 800dd56:	430a      	orrs	r2, r1
 800dd58:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800dd5a:	687b      	ldr	r3, [r7, #4]
 800dd5c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800dd5e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800dd62:	d10a      	bne.n	800dd7a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800dd64:	687b      	ldr	r3, [r7, #4]
 800dd66:	681b      	ldr	r3, [r3, #0]
 800dd68:	685b      	ldr	r3, [r3, #4]
 800dd6a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800dd6e:	687b      	ldr	r3, [r7, #4]
 800dd70:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800dd72:	687b      	ldr	r3, [r7, #4]
 800dd74:	681b      	ldr	r3, [r3, #0]
 800dd76:	430a      	orrs	r2, r1
 800dd78:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800dd7a:	687b      	ldr	r3, [r7, #4]
 800dd7c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800dd7e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800dd82:	2b00      	cmp	r3, #0
 800dd84:	d00a      	beq.n	800dd9c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800dd86:	687b      	ldr	r3, [r7, #4]
 800dd88:	681b      	ldr	r3, [r3, #0]
 800dd8a:	685b      	ldr	r3, [r3, #4]
 800dd8c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800dd90:	687b      	ldr	r3, [r7, #4]
 800dd92:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800dd94:	687b      	ldr	r3, [r7, #4]
 800dd96:	681b      	ldr	r3, [r3, #0]
 800dd98:	430a      	orrs	r2, r1
 800dd9a:	605a      	str	r2, [r3, #4]
  }
}
 800dd9c:	bf00      	nop
 800dd9e:	370c      	adds	r7, #12
 800dda0:	46bd      	mov	sp, r7
 800dda2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dda6:	4770      	bx	lr

0800dda8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800dda8:	b580      	push	{r7, lr}
 800ddaa:	b098      	sub	sp, #96	@ 0x60
 800ddac:	af02      	add	r7, sp, #8
 800ddae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ddb0:	687b      	ldr	r3, [r7, #4]
 800ddb2:	2200      	movs	r2, #0
 800ddb4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800ddb8:	f7f8 f9ee 	bl	8006198 <HAL_GetTick>
 800ddbc:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800ddbe:	687b      	ldr	r3, [r7, #4]
 800ddc0:	681b      	ldr	r3, [r3, #0]
 800ddc2:	681b      	ldr	r3, [r3, #0]
 800ddc4:	f003 0308 	and.w	r3, r3, #8
 800ddc8:	2b08      	cmp	r3, #8
 800ddca:	d12f      	bne.n	800de2c <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800ddcc:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800ddd0:	9300      	str	r3, [sp, #0]
 800ddd2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800ddd4:	2200      	movs	r2, #0
 800ddd6:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800ddda:	6878      	ldr	r0, [r7, #4]
 800dddc:	f000 f88e 	bl	800defc <UART_WaitOnFlagUntilTimeout>
 800dde0:	4603      	mov	r3, r0
 800dde2:	2b00      	cmp	r3, #0
 800dde4:	d022      	beq.n	800de2c <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800dde6:	687b      	ldr	r3, [r7, #4]
 800dde8:	681b      	ldr	r3, [r3, #0]
 800ddea:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ddec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ddee:	e853 3f00 	ldrex	r3, [r3]
 800ddf2:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800ddf4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ddf6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800ddfa:	653b      	str	r3, [r7, #80]	@ 0x50
 800ddfc:	687b      	ldr	r3, [r7, #4]
 800ddfe:	681b      	ldr	r3, [r3, #0]
 800de00:	461a      	mov	r2, r3
 800de02:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800de04:	647b      	str	r3, [r7, #68]	@ 0x44
 800de06:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800de08:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800de0a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800de0c:	e841 2300 	strex	r3, r2, [r1]
 800de10:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800de12:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800de14:	2b00      	cmp	r3, #0
 800de16:	d1e6      	bne.n	800dde6 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800de18:	687b      	ldr	r3, [r7, #4]
 800de1a:	2220      	movs	r2, #32
 800de1c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800de20:	687b      	ldr	r3, [r7, #4]
 800de22:	2200      	movs	r2, #0
 800de24:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800de28:	2303      	movs	r3, #3
 800de2a:	e063      	b.n	800def4 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800de2c:	687b      	ldr	r3, [r7, #4]
 800de2e:	681b      	ldr	r3, [r3, #0]
 800de30:	681b      	ldr	r3, [r3, #0]
 800de32:	f003 0304 	and.w	r3, r3, #4
 800de36:	2b04      	cmp	r3, #4
 800de38:	d149      	bne.n	800dece <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800de3a:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800de3e:	9300      	str	r3, [sp, #0]
 800de40:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800de42:	2200      	movs	r2, #0
 800de44:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800de48:	6878      	ldr	r0, [r7, #4]
 800de4a:	f000 f857 	bl	800defc <UART_WaitOnFlagUntilTimeout>
 800de4e:	4603      	mov	r3, r0
 800de50:	2b00      	cmp	r3, #0
 800de52:	d03c      	beq.n	800dece <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800de54:	687b      	ldr	r3, [r7, #4]
 800de56:	681b      	ldr	r3, [r3, #0]
 800de58:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800de5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800de5c:	e853 3f00 	ldrex	r3, [r3]
 800de60:	623b      	str	r3, [r7, #32]
   return(result);
 800de62:	6a3b      	ldr	r3, [r7, #32]
 800de64:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800de68:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800de6a:	687b      	ldr	r3, [r7, #4]
 800de6c:	681b      	ldr	r3, [r3, #0]
 800de6e:	461a      	mov	r2, r3
 800de70:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800de72:	633b      	str	r3, [r7, #48]	@ 0x30
 800de74:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800de76:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800de78:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800de7a:	e841 2300 	strex	r3, r2, [r1]
 800de7e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800de80:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800de82:	2b00      	cmp	r3, #0
 800de84:	d1e6      	bne.n	800de54 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800de86:	687b      	ldr	r3, [r7, #4]
 800de88:	681b      	ldr	r3, [r3, #0]
 800de8a:	3308      	adds	r3, #8
 800de8c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800de8e:	693b      	ldr	r3, [r7, #16]
 800de90:	e853 3f00 	ldrex	r3, [r3]
 800de94:	60fb      	str	r3, [r7, #12]
   return(result);
 800de96:	68fb      	ldr	r3, [r7, #12]
 800de98:	f023 0301 	bic.w	r3, r3, #1
 800de9c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800de9e:	687b      	ldr	r3, [r7, #4]
 800dea0:	681b      	ldr	r3, [r3, #0]
 800dea2:	3308      	adds	r3, #8
 800dea4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800dea6:	61fa      	str	r2, [r7, #28]
 800dea8:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800deaa:	69b9      	ldr	r1, [r7, #24]
 800deac:	69fa      	ldr	r2, [r7, #28]
 800deae:	e841 2300 	strex	r3, r2, [r1]
 800deb2:	617b      	str	r3, [r7, #20]
   return(result);
 800deb4:	697b      	ldr	r3, [r7, #20]
 800deb6:	2b00      	cmp	r3, #0
 800deb8:	d1e5      	bne.n	800de86 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800deba:	687b      	ldr	r3, [r7, #4]
 800debc:	2220      	movs	r2, #32
 800debe:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800dec2:	687b      	ldr	r3, [r7, #4]
 800dec4:	2200      	movs	r2, #0
 800dec6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800deca:	2303      	movs	r3, #3
 800decc:	e012      	b.n	800def4 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800dece:	687b      	ldr	r3, [r7, #4]
 800ded0:	2220      	movs	r2, #32
 800ded2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800ded6:	687b      	ldr	r3, [r7, #4]
 800ded8:	2220      	movs	r2, #32
 800deda:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800dede:	687b      	ldr	r3, [r7, #4]
 800dee0:	2200      	movs	r2, #0
 800dee2:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800dee4:	687b      	ldr	r3, [r7, #4]
 800dee6:	2200      	movs	r2, #0
 800dee8:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800deea:	687b      	ldr	r3, [r7, #4]
 800deec:	2200      	movs	r2, #0
 800deee:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800def2:	2300      	movs	r3, #0
}
 800def4:	4618      	mov	r0, r3
 800def6:	3758      	adds	r7, #88	@ 0x58
 800def8:	46bd      	mov	sp, r7
 800defa:	bd80      	pop	{r7, pc}

0800defc <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800defc:	b580      	push	{r7, lr}
 800defe:	b084      	sub	sp, #16
 800df00:	af00      	add	r7, sp, #0
 800df02:	60f8      	str	r0, [r7, #12]
 800df04:	60b9      	str	r1, [r7, #8]
 800df06:	603b      	str	r3, [r7, #0]
 800df08:	4613      	mov	r3, r2
 800df0a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800df0c:	e04f      	b.n	800dfae <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800df0e:	69bb      	ldr	r3, [r7, #24]
 800df10:	f1b3 3fff 	cmp.w	r3, #4294967295
 800df14:	d04b      	beq.n	800dfae <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800df16:	f7f8 f93f 	bl	8006198 <HAL_GetTick>
 800df1a:	4602      	mov	r2, r0
 800df1c:	683b      	ldr	r3, [r7, #0]
 800df1e:	1ad3      	subs	r3, r2, r3
 800df20:	69ba      	ldr	r2, [r7, #24]
 800df22:	429a      	cmp	r2, r3
 800df24:	d302      	bcc.n	800df2c <UART_WaitOnFlagUntilTimeout+0x30>
 800df26:	69bb      	ldr	r3, [r7, #24]
 800df28:	2b00      	cmp	r3, #0
 800df2a:	d101      	bne.n	800df30 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800df2c:	2303      	movs	r3, #3
 800df2e:	e04e      	b.n	800dfce <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800df30:	68fb      	ldr	r3, [r7, #12]
 800df32:	681b      	ldr	r3, [r3, #0]
 800df34:	681b      	ldr	r3, [r3, #0]
 800df36:	f003 0304 	and.w	r3, r3, #4
 800df3a:	2b00      	cmp	r3, #0
 800df3c:	d037      	beq.n	800dfae <UART_WaitOnFlagUntilTimeout+0xb2>
 800df3e:	68bb      	ldr	r3, [r7, #8]
 800df40:	2b80      	cmp	r3, #128	@ 0x80
 800df42:	d034      	beq.n	800dfae <UART_WaitOnFlagUntilTimeout+0xb2>
 800df44:	68bb      	ldr	r3, [r7, #8]
 800df46:	2b40      	cmp	r3, #64	@ 0x40
 800df48:	d031      	beq.n	800dfae <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800df4a:	68fb      	ldr	r3, [r7, #12]
 800df4c:	681b      	ldr	r3, [r3, #0]
 800df4e:	69db      	ldr	r3, [r3, #28]
 800df50:	f003 0308 	and.w	r3, r3, #8
 800df54:	2b08      	cmp	r3, #8
 800df56:	d110      	bne.n	800df7a <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800df58:	68fb      	ldr	r3, [r7, #12]
 800df5a:	681b      	ldr	r3, [r3, #0]
 800df5c:	2208      	movs	r2, #8
 800df5e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800df60:	68f8      	ldr	r0, [r7, #12]
 800df62:	f000 f920 	bl	800e1a6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800df66:	68fb      	ldr	r3, [r7, #12]
 800df68:	2208      	movs	r2, #8
 800df6a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800df6e:	68fb      	ldr	r3, [r7, #12]
 800df70:	2200      	movs	r2, #0
 800df72:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800df76:	2301      	movs	r3, #1
 800df78:	e029      	b.n	800dfce <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800df7a:	68fb      	ldr	r3, [r7, #12]
 800df7c:	681b      	ldr	r3, [r3, #0]
 800df7e:	69db      	ldr	r3, [r3, #28]
 800df80:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800df84:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800df88:	d111      	bne.n	800dfae <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800df8a:	68fb      	ldr	r3, [r7, #12]
 800df8c:	681b      	ldr	r3, [r3, #0]
 800df8e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800df92:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800df94:	68f8      	ldr	r0, [r7, #12]
 800df96:	f000 f906 	bl	800e1a6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800df9a:	68fb      	ldr	r3, [r7, #12]
 800df9c:	2220      	movs	r2, #32
 800df9e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800dfa2:	68fb      	ldr	r3, [r7, #12]
 800dfa4:	2200      	movs	r2, #0
 800dfa6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800dfaa:	2303      	movs	r3, #3
 800dfac:	e00f      	b.n	800dfce <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800dfae:	68fb      	ldr	r3, [r7, #12]
 800dfb0:	681b      	ldr	r3, [r3, #0]
 800dfb2:	69da      	ldr	r2, [r3, #28]
 800dfb4:	68bb      	ldr	r3, [r7, #8]
 800dfb6:	4013      	ands	r3, r2
 800dfb8:	68ba      	ldr	r2, [r7, #8]
 800dfba:	429a      	cmp	r2, r3
 800dfbc:	bf0c      	ite	eq
 800dfbe:	2301      	moveq	r3, #1
 800dfc0:	2300      	movne	r3, #0
 800dfc2:	b2db      	uxtb	r3, r3
 800dfc4:	461a      	mov	r2, r3
 800dfc6:	79fb      	ldrb	r3, [r7, #7]
 800dfc8:	429a      	cmp	r2, r3
 800dfca:	d0a0      	beq.n	800df0e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800dfcc:	2300      	movs	r3, #0
}
 800dfce:	4618      	mov	r0, r3
 800dfd0:	3710      	adds	r7, #16
 800dfd2:	46bd      	mov	sp, r7
 800dfd4:	bd80      	pop	{r7, pc}
	...

0800dfd8 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800dfd8:	b580      	push	{r7, lr}
 800dfda:	b096      	sub	sp, #88	@ 0x58
 800dfdc:	af00      	add	r7, sp, #0
 800dfde:	60f8      	str	r0, [r7, #12]
 800dfe0:	60b9      	str	r1, [r7, #8]
 800dfe2:	4613      	mov	r3, r2
 800dfe4:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800dfe6:	68fb      	ldr	r3, [r7, #12]
 800dfe8:	68ba      	ldr	r2, [r7, #8]
 800dfea:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize = Size;
 800dfec:	68fb      	ldr	r3, [r7, #12]
 800dfee:	88fa      	ldrh	r2, [r7, #6]
 800dff0:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800dff4:	68fb      	ldr	r3, [r7, #12]
 800dff6:	2200      	movs	r2, #0
 800dff8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800dffc:	68fb      	ldr	r3, [r7, #12]
 800dffe:	2222      	movs	r2, #34	@ 0x22
 800e000:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  if (huart->hdmarx != NULL)
 800e004:	68fb      	ldr	r3, [r7, #12]
 800e006:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e00a:	2b00      	cmp	r3, #0
 800e00c:	d02d      	beq.n	800e06a <UART_Start_Receive_DMA+0x92>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800e00e:	68fb      	ldr	r3, [r7, #12]
 800e010:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e014:	4a40      	ldr	r2, [pc, #256]	@ (800e118 <UART_Start_Receive_DMA+0x140>)
 800e016:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800e018:	68fb      	ldr	r3, [r7, #12]
 800e01a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e01e:	4a3f      	ldr	r2, [pc, #252]	@ (800e11c <UART_Start_Receive_DMA+0x144>)
 800e020:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 800e022:	68fb      	ldr	r3, [r7, #12]
 800e024:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e028:	4a3d      	ldr	r2, [pc, #244]	@ (800e120 <UART_Start_Receive_DMA+0x148>)
 800e02a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 800e02c:	68fb      	ldr	r3, [r7, #12]
 800e02e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e032:	2200      	movs	r2, #0
 800e034:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 800e036:	68fb      	ldr	r3, [r7, #12]
 800e038:	f8d3 0080 	ldr.w	r0, [r3, #128]	@ 0x80
 800e03c:	68fb      	ldr	r3, [r7, #12]
 800e03e:	681b      	ldr	r3, [r3, #0]
 800e040:	3324      	adds	r3, #36	@ 0x24
 800e042:	4619      	mov	r1, r3
 800e044:	68fb      	ldr	r3, [r7, #12]
 800e046:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e048:	461a      	mov	r2, r3
 800e04a:	88fb      	ldrh	r3, [r7, #6]
 800e04c:	f7f9 ff10 	bl	8007e70 <HAL_DMA_Start_IT>
 800e050:	4603      	mov	r3, r0
 800e052:	2b00      	cmp	r3, #0
 800e054:	d009      	beq.n	800e06a <UART_Start_Receive_DMA+0x92>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 800e056:	68fb      	ldr	r3, [r7, #12]
 800e058:	2210      	movs	r2, #16
 800e05a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 800e05e:	68fb      	ldr	r3, [r7, #12]
 800e060:	2220      	movs	r2, #32
 800e062:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      return HAL_ERROR;
 800e066:	2301      	movs	r3, #1
 800e068:	e051      	b.n	800e10e <UART_Start_Receive_DMA+0x136>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 800e06a:	68fb      	ldr	r3, [r7, #12]
 800e06c:	691b      	ldr	r3, [r3, #16]
 800e06e:	2b00      	cmp	r3, #0
 800e070:	d018      	beq.n	800e0a4 <UART_Start_Receive_DMA+0xcc>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800e072:	68fb      	ldr	r3, [r7, #12]
 800e074:	681b      	ldr	r3, [r3, #0]
 800e076:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e078:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e07a:	e853 3f00 	ldrex	r3, [r3]
 800e07e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800e080:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e082:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800e086:	657b      	str	r3, [r7, #84]	@ 0x54
 800e088:	68fb      	ldr	r3, [r7, #12]
 800e08a:	681b      	ldr	r3, [r3, #0]
 800e08c:	461a      	mov	r2, r3
 800e08e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e090:	64bb      	str	r3, [r7, #72]	@ 0x48
 800e092:	647a      	str	r2, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e094:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800e096:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800e098:	e841 2300 	strex	r3, r2, [r1]
 800e09c:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 800e09e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800e0a0:	2b00      	cmp	r3, #0
 800e0a2:	d1e6      	bne.n	800e072 <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800e0a4:	68fb      	ldr	r3, [r7, #12]
 800e0a6:	681b      	ldr	r3, [r3, #0]
 800e0a8:	3308      	adds	r3, #8
 800e0aa:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e0ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e0ae:	e853 3f00 	ldrex	r3, [r3]
 800e0b2:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800e0b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e0b6:	f043 0301 	orr.w	r3, r3, #1
 800e0ba:	653b      	str	r3, [r7, #80]	@ 0x50
 800e0bc:	68fb      	ldr	r3, [r7, #12]
 800e0be:	681b      	ldr	r3, [r3, #0]
 800e0c0:	3308      	adds	r3, #8
 800e0c2:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800e0c4:	637a      	str	r2, [r7, #52]	@ 0x34
 800e0c6:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e0c8:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800e0ca:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800e0cc:	e841 2300 	strex	r3, r2, [r1]
 800e0d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800e0d2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e0d4:	2b00      	cmp	r3, #0
 800e0d6:	d1e5      	bne.n	800e0a4 <UART_Start_Receive_DMA+0xcc>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800e0d8:	68fb      	ldr	r3, [r7, #12]
 800e0da:	681b      	ldr	r3, [r3, #0]
 800e0dc:	3308      	adds	r3, #8
 800e0de:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e0e0:	697b      	ldr	r3, [r7, #20]
 800e0e2:	e853 3f00 	ldrex	r3, [r3]
 800e0e6:	613b      	str	r3, [r7, #16]
   return(result);
 800e0e8:	693b      	ldr	r3, [r7, #16]
 800e0ea:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e0ee:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800e0f0:	68fb      	ldr	r3, [r7, #12]
 800e0f2:	681b      	ldr	r3, [r3, #0]
 800e0f4:	3308      	adds	r3, #8
 800e0f6:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800e0f8:	623a      	str	r2, [r7, #32]
 800e0fa:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e0fc:	69f9      	ldr	r1, [r7, #28]
 800e0fe:	6a3a      	ldr	r2, [r7, #32]
 800e100:	e841 2300 	strex	r3, r2, [r1]
 800e104:	61bb      	str	r3, [r7, #24]
   return(result);
 800e106:	69bb      	ldr	r3, [r7, #24]
 800e108:	2b00      	cmp	r3, #0
 800e10a:	d1e5      	bne.n	800e0d8 <UART_Start_Receive_DMA+0x100>

  return HAL_OK;
 800e10c:	2300      	movs	r3, #0
}
 800e10e:	4618      	mov	r0, r3
 800e110:	3758      	adds	r7, #88	@ 0x58
 800e112:	46bd      	mov	sp, r7
 800e114:	bd80      	pop	{r7, pc}
 800e116:	bf00      	nop
 800e118:	0800e329 	.word	0x0800e329
 800e11c:	0800e455 	.word	0x0800e455
 800e120:	0800e493 	.word	0x0800e493

0800e124 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800e124:	b480      	push	{r7}
 800e126:	b08f      	sub	sp, #60	@ 0x3c
 800e128:	af00      	add	r7, sp, #0
 800e12a:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 800e12c:	687b      	ldr	r3, [r7, #4]
 800e12e:	681b      	ldr	r3, [r3, #0]
 800e130:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e132:	6a3b      	ldr	r3, [r7, #32]
 800e134:	e853 3f00 	ldrex	r3, [r3]
 800e138:	61fb      	str	r3, [r7, #28]
   return(result);
 800e13a:	69fb      	ldr	r3, [r7, #28]
 800e13c:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800e140:	637b      	str	r3, [r7, #52]	@ 0x34
 800e142:	687b      	ldr	r3, [r7, #4]
 800e144:	681b      	ldr	r3, [r3, #0]
 800e146:	461a      	mov	r2, r3
 800e148:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e14a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800e14c:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e14e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800e150:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800e152:	e841 2300 	strex	r3, r2, [r1]
 800e156:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800e158:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e15a:	2b00      	cmp	r3, #0
 800e15c:	d1e6      	bne.n	800e12c <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 800e15e:	687b      	ldr	r3, [r7, #4]
 800e160:	681b      	ldr	r3, [r3, #0]
 800e162:	3308      	adds	r3, #8
 800e164:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e166:	68fb      	ldr	r3, [r7, #12]
 800e168:	e853 3f00 	ldrex	r3, [r3]
 800e16c:	60bb      	str	r3, [r7, #8]
   return(result);
 800e16e:	68bb      	ldr	r3, [r7, #8]
 800e170:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800e174:	633b      	str	r3, [r7, #48]	@ 0x30
 800e176:	687b      	ldr	r3, [r7, #4]
 800e178:	681b      	ldr	r3, [r3, #0]
 800e17a:	3308      	adds	r3, #8
 800e17c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800e17e:	61ba      	str	r2, [r7, #24]
 800e180:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e182:	6979      	ldr	r1, [r7, #20]
 800e184:	69ba      	ldr	r2, [r7, #24]
 800e186:	e841 2300 	strex	r3, r2, [r1]
 800e18a:	613b      	str	r3, [r7, #16]
   return(result);
 800e18c:	693b      	ldr	r3, [r7, #16]
 800e18e:	2b00      	cmp	r3, #0
 800e190:	d1e5      	bne.n	800e15e <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800e192:	687b      	ldr	r3, [r7, #4]
 800e194:	2220      	movs	r2, #32
 800e196:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 800e19a:	bf00      	nop
 800e19c:	373c      	adds	r7, #60	@ 0x3c
 800e19e:	46bd      	mov	sp, r7
 800e1a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e1a4:	4770      	bx	lr

0800e1a6 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800e1a6:	b480      	push	{r7}
 800e1a8:	b095      	sub	sp, #84	@ 0x54
 800e1aa:	af00      	add	r7, sp, #0
 800e1ac:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800e1ae:	687b      	ldr	r3, [r7, #4]
 800e1b0:	681b      	ldr	r3, [r3, #0]
 800e1b2:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e1b4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e1b6:	e853 3f00 	ldrex	r3, [r3]
 800e1ba:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800e1bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e1be:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800e1c2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800e1c4:	687b      	ldr	r3, [r7, #4]
 800e1c6:	681b      	ldr	r3, [r3, #0]
 800e1c8:	461a      	mov	r2, r3
 800e1ca:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e1cc:	643b      	str	r3, [r7, #64]	@ 0x40
 800e1ce:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e1d0:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800e1d2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800e1d4:	e841 2300 	strex	r3, r2, [r1]
 800e1d8:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800e1da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e1dc:	2b00      	cmp	r3, #0
 800e1de:	d1e6      	bne.n	800e1ae <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800e1e0:	687b      	ldr	r3, [r7, #4]
 800e1e2:	681b      	ldr	r3, [r3, #0]
 800e1e4:	3308      	adds	r3, #8
 800e1e6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e1e8:	6a3b      	ldr	r3, [r7, #32]
 800e1ea:	e853 3f00 	ldrex	r3, [r3]
 800e1ee:	61fb      	str	r3, [r7, #28]
   return(result);
 800e1f0:	69fb      	ldr	r3, [r7, #28]
 800e1f2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800e1f6:	f023 0301 	bic.w	r3, r3, #1
 800e1fa:	64bb      	str	r3, [r7, #72]	@ 0x48
 800e1fc:	687b      	ldr	r3, [r7, #4]
 800e1fe:	681b      	ldr	r3, [r3, #0]
 800e200:	3308      	adds	r3, #8
 800e202:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800e204:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800e206:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e208:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800e20a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800e20c:	e841 2300 	strex	r3, r2, [r1]
 800e210:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800e212:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e214:	2b00      	cmp	r3, #0
 800e216:	d1e3      	bne.n	800e1e0 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800e218:	687b      	ldr	r3, [r7, #4]
 800e21a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800e21c:	2b01      	cmp	r3, #1
 800e21e:	d118      	bne.n	800e252 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800e220:	687b      	ldr	r3, [r7, #4]
 800e222:	681b      	ldr	r3, [r3, #0]
 800e224:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e226:	68fb      	ldr	r3, [r7, #12]
 800e228:	e853 3f00 	ldrex	r3, [r3]
 800e22c:	60bb      	str	r3, [r7, #8]
   return(result);
 800e22e:	68bb      	ldr	r3, [r7, #8]
 800e230:	f023 0310 	bic.w	r3, r3, #16
 800e234:	647b      	str	r3, [r7, #68]	@ 0x44
 800e236:	687b      	ldr	r3, [r7, #4]
 800e238:	681b      	ldr	r3, [r3, #0]
 800e23a:	461a      	mov	r2, r3
 800e23c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e23e:	61bb      	str	r3, [r7, #24]
 800e240:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e242:	6979      	ldr	r1, [r7, #20]
 800e244:	69ba      	ldr	r2, [r7, #24]
 800e246:	e841 2300 	strex	r3, r2, [r1]
 800e24a:	613b      	str	r3, [r7, #16]
   return(result);
 800e24c:	693b      	ldr	r3, [r7, #16]
 800e24e:	2b00      	cmp	r3, #0
 800e250:	d1e6      	bne.n	800e220 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800e252:	687b      	ldr	r3, [r7, #4]
 800e254:	2220      	movs	r2, #32
 800e256:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e25a:	687b      	ldr	r3, [r7, #4]
 800e25c:	2200      	movs	r2, #0
 800e25e:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800e260:	687b      	ldr	r3, [r7, #4]
 800e262:	2200      	movs	r2, #0
 800e264:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800e266:	bf00      	nop
 800e268:	3754      	adds	r7, #84	@ 0x54
 800e26a:	46bd      	mov	sp, r7
 800e26c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e270:	4770      	bx	lr

0800e272 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800e272:	b580      	push	{r7, lr}
 800e274:	b090      	sub	sp, #64	@ 0x40
 800e276:	af00      	add	r7, sp, #0
 800e278:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800e27a:	687b      	ldr	r3, [r7, #4]
 800e27c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e27e:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800e280:	687b      	ldr	r3, [r7, #4]
 800e282:	681b      	ldr	r3, [r3, #0]
 800e284:	681b      	ldr	r3, [r3, #0]
 800e286:	f003 0320 	and.w	r3, r3, #32
 800e28a:	2b00      	cmp	r3, #0
 800e28c:	d137      	bne.n	800e2fe <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0U;
 800e28e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e290:	2200      	movs	r2, #0
 800e292:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800e296:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e298:	681b      	ldr	r3, [r3, #0]
 800e29a:	3308      	adds	r3, #8
 800e29c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e29e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e2a0:	e853 3f00 	ldrex	r3, [r3]
 800e2a4:	623b      	str	r3, [r7, #32]
   return(result);
 800e2a6:	6a3b      	ldr	r3, [r7, #32]
 800e2a8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800e2ac:	63bb      	str	r3, [r7, #56]	@ 0x38
 800e2ae:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e2b0:	681b      	ldr	r3, [r3, #0]
 800e2b2:	3308      	adds	r3, #8
 800e2b4:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800e2b6:	633a      	str	r2, [r7, #48]	@ 0x30
 800e2b8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e2ba:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800e2bc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800e2be:	e841 2300 	strex	r3, r2, [r1]
 800e2c2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800e2c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e2c6:	2b00      	cmp	r3, #0
 800e2c8:	d1e5      	bne.n	800e296 <UART_DMATransmitCplt+0x24>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800e2ca:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e2cc:	681b      	ldr	r3, [r3, #0]
 800e2ce:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e2d0:	693b      	ldr	r3, [r7, #16]
 800e2d2:	e853 3f00 	ldrex	r3, [r3]
 800e2d6:	60fb      	str	r3, [r7, #12]
   return(result);
 800e2d8:	68fb      	ldr	r3, [r7, #12]
 800e2da:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e2de:	637b      	str	r3, [r7, #52]	@ 0x34
 800e2e0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e2e2:	681b      	ldr	r3, [r3, #0]
 800e2e4:	461a      	mov	r2, r3
 800e2e6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e2e8:	61fb      	str	r3, [r7, #28]
 800e2ea:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e2ec:	69b9      	ldr	r1, [r7, #24]
 800e2ee:	69fa      	ldr	r2, [r7, #28]
 800e2f0:	e841 2300 	strex	r3, r2, [r1]
 800e2f4:	617b      	str	r3, [r7, #20]
   return(result);
 800e2f6:	697b      	ldr	r3, [r7, #20]
 800e2f8:	2b00      	cmp	r3, #0
 800e2fa:	d1e6      	bne.n	800e2ca <UART_DMATransmitCplt+0x58>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800e2fc:	e002      	b.n	800e304 <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 800e2fe:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 800e300:	f7f7 fa00 	bl	8005704 <HAL_UART_TxCpltCallback>
}
 800e304:	bf00      	nop
 800e306:	3740      	adds	r7, #64	@ 0x40
 800e308:	46bd      	mov	sp, r7
 800e30a:	bd80      	pop	{r7, pc}

0800e30c <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800e30c:	b580      	push	{r7, lr}
 800e30e:	b084      	sub	sp, #16
 800e310:	af00      	add	r7, sp, #0
 800e312:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800e314:	687b      	ldr	r3, [r7, #4]
 800e316:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e318:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 800e31a:	68f8      	ldr	r0, [r7, #12]
 800e31c:	f7ff f9b6 	bl	800d68c <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800e320:	bf00      	nop
 800e322:	3710      	adds	r7, #16
 800e324:	46bd      	mov	sp, r7
 800e326:	bd80      	pop	{r7, pc}

0800e328 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800e328:	b580      	push	{r7, lr}
 800e32a:	b09c      	sub	sp, #112	@ 0x70
 800e32c:	af00      	add	r7, sp, #0
 800e32e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800e330:	687b      	ldr	r3, [r7, #4]
 800e332:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e334:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800e336:	687b      	ldr	r3, [r7, #4]
 800e338:	681b      	ldr	r3, [r3, #0]
 800e33a:	681b      	ldr	r3, [r3, #0]
 800e33c:	f003 0320 	and.w	r3, r3, #32
 800e340:	2b00      	cmp	r3, #0
 800e342:	d171      	bne.n	800e428 <UART_DMAReceiveCplt+0x100>
  {
    huart->RxXferCount = 0U;
 800e344:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800e346:	2200      	movs	r2, #0
 800e348:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800e34c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800e34e:	681b      	ldr	r3, [r3, #0]
 800e350:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e352:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e354:	e853 3f00 	ldrex	r3, [r3]
 800e358:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800e35a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800e35c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800e360:	66bb      	str	r3, [r7, #104]	@ 0x68
 800e362:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800e364:	681b      	ldr	r3, [r3, #0]
 800e366:	461a      	mov	r2, r3
 800e368:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800e36a:	65bb      	str	r3, [r7, #88]	@ 0x58
 800e36c:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e36e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800e370:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800e372:	e841 2300 	strex	r3, r2, [r1]
 800e376:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800e378:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800e37a:	2b00      	cmp	r3, #0
 800e37c:	d1e6      	bne.n	800e34c <UART_DMAReceiveCplt+0x24>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800e37e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800e380:	681b      	ldr	r3, [r3, #0]
 800e382:	3308      	adds	r3, #8
 800e384:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e386:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e388:	e853 3f00 	ldrex	r3, [r3]
 800e38c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800e38e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e390:	f023 0301 	bic.w	r3, r3, #1
 800e394:	667b      	str	r3, [r7, #100]	@ 0x64
 800e396:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800e398:	681b      	ldr	r3, [r3, #0]
 800e39a:	3308      	adds	r3, #8
 800e39c:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800e39e:	647a      	str	r2, [r7, #68]	@ 0x44
 800e3a0:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e3a2:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800e3a4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800e3a6:	e841 2300 	strex	r3, r2, [r1]
 800e3aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800e3ac:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e3ae:	2b00      	cmp	r3, #0
 800e3b0:	d1e5      	bne.n	800e37e <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800e3b2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800e3b4:	681b      	ldr	r3, [r3, #0]
 800e3b6:	3308      	adds	r3, #8
 800e3b8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e3ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e3bc:	e853 3f00 	ldrex	r3, [r3]
 800e3c0:	623b      	str	r3, [r7, #32]
   return(result);
 800e3c2:	6a3b      	ldr	r3, [r7, #32]
 800e3c4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800e3c8:	663b      	str	r3, [r7, #96]	@ 0x60
 800e3ca:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800e3cc:	681b      	ldr	r3, [r3, #0]
 800e3ce:	3308      	adds	r3, #8
 800e3d0:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800e3d2:	633a      	str	r2, [r7, #48]	@ 0x30
 800e3d4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e3d6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800e3d8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800e3da:	e841 2300 	strex	r3, r2, [r1]
 800e3de:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800e3e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e3e2:	2b00      	cmp	r3, #0
 800e3e4:	d1e5      	bne.n	800e3b2 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800e3e6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800e3e8:	2220      	movs	r2, #32
 800e3ea:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800e3ee:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800e3f0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800e3f2:	2b01      	cmp	r3, #1
 800e3f4:	d118      	bne.n	800e428 <UART_DMAReceiveCplt+0x100>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800e3f6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800e3f8:	681b      	ldr	r3, [r3, #0]
 800e3fa:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e3fc:	693b      	ldr	r3, [r7, #16]
 800e3fe:	e853 3f00 	ldrex	r3, [r3]
 800e402:	60fb      	str	r3, [r7, #12]
   return(result);
 800e404:	68fb      	ldr	r3, [r7, #12]
 800e406:	f023 0310 	bic.w	r3, r3, #16
 800e40a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800e40c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800e40e:	681b      	ldr	r3, [r3, #0]
 800e410:	461a      	mov	r2, r3
 800e412:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800e414:	61fb      	str	r3, [r7, #28]
 800e416:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e418:	69b9      	ldr	r1, [r7, #24]
 800e41a:	69fa      	ldr	r2, [r7, #28]
 800e41c:	e841 2300 	strex	r3, r2, [r1]
 800e420:	617b      	str	r3, [r7, #20]
   return(result);
 800e422:	697b      	ldr	r3, [r7, #20]
 800e424:	2b00      	cmp	r3, #0
 800e426:	d1e6      	bne.n	800e3f6 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800e428:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800e42a:	2200      	movs	r2, #0
 800e42c:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800e42e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800e430:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800e432:	2b01      	cmp	r3, #1
 800e434:	d107      	bne.n	800e446 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800e436:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800e438:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800e43c:	4619      	mov	r1, r3
 800e43e:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800e440:	f7ff f938 	bl	800d6b4 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800e444:	e002      	b.n	800e44c <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 800e446:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800e448:	f7f7 f8cc 	bl	80055e4 <HAL_UART_RxCpltCallback>
}
 800e44c:	bf00      	nop
 800e44e:	3770      	adds	r7, #112	@ 0x70
 800e450:	46bd      	mov	sp, r7
 800e452:	bd80      	pop	{r7, pc}

0800e454 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800e454:	b580      	push	{r7, lr}
 800e456:	b084      	sub	sp, #16
 800e458:	af00      	add	r7, sp, #0
 800e45a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800e45c:	687b      	ldr	r3, [r7, #4]
 800e45e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e460:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 800e462:	68fb      	ldr	r3, [r7, #12]
 800e464:	2201      	movs	r2, #1
 800e466:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800e468:	68fb      	ldr	r3, [r7, #12]
 800e46a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800e46c:	2b01      	cmp	r3, #1
 800e46e:	d109      	bne.n	800e484 <UART_DMARxHalfCplt+0x30>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 800e470:	68fb      	ldr	r3, [r7, #12]
 800e472:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800e476:	085b      	lsrs	r3, r3, #1
 800e478:	b29b      	uxth	r3, r3
 800e47a:	4619      	mov	r1, r3
 800e47c:	68f8      	ldr	r0, [r7, #12]
 800e47e:	f7ff f919 	bl	800d6b4 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800e482:	e002      	b.n	800e48a <UART_DMARxHalfCplt+0x36>
    HAL_UART_RxHalfCpltCallback(huart);
 800e484:	68f8      	ldr	r0, [r7, #12]
 800e486:	f7f7 f907 	bl	8005698 <HAL_UART_RxHalfCpltCallback>
}
 800e48a:	bf00      	nop
 800e48c:	3710      	adds	r7, #16
 800e48e:	46bd      	mov	sp, r7
 800e490:	bd80      	pop	{r7, pc}

0800e492 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800e492:	b580      	push	{r7, lr}
 800e494:	b086      	sub	sp, #24
 800e496:	af00      	add	r7, sp, #0
 800e498:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800e49a:	687b      	ldr	r3, [r7, #4]
 800e49c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e49e:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 800e4a0:	697b      	ldr	r3, [r7, #20]
 800e4a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e4a6:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800e4a8:	697b      	ldr	r3, [r7, #20]
 800e4aa:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800e4ae:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800e4b0:	697b      	ldr	r3, [r7, #20]
 800e4b2:	681b      	ldr	r3, [r3, #0]
 800e4b4:	689b      	ldr	r3, [r3, #8]
 800e4b6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800e4ba:	2b80      	cmp	r3, #128	@ 0x80
 800e4bc:	d109      	bne.n	800e4d2 <UART_DMAError+0x40>
 800e4be:	693b      	ldr	r3, [r7, #16]
 800e4c0:	2b21      	cmp	r3, #33	@ 0x21
 800e4c2:	d106      	bne.n	800e4d2 <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 800e4c4:	697b      	ldr	r3, [r7, #20]
 800e4c6:	2200      	movs	r2, #0
 800e4c8:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    UART_EndTxTransfer(huart);
 800e4cc:	6978      	ldr	r0, [r7, #20]
 800e4ce:	f7ff fe29 	bl	800e124 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800e4d2:	697b      	ldr	r3, [r7, #20]
 800e4d4:	681b      	ldr	r3, [r3, #0]
 800e4d6:	689b      	ldr	r3, [r3, #8]
 800e4d8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e4dc:	2b40      	cmp	r3, #64	@ 0x40
 800e4de:	d109      	bne.n	800e4f4 <UART_DMAError+0x62>
 800e4e0:	68fb      	ldr	r3, [r7, #12]
 800e4e2:	2b22      	cmp	r3, #34	@ 0x22
 800e4e4:	d106      	bne.n	800e4f4 <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 800e4e6:	697b      	ldr	r3, [r7, #20]
 800e4e8:	2200      	movs	r2, #0
 800e4ea:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    UART_EndRxTransfer(huart);
 800e4ee:	6978      	ldr	r0, [r7, #20]
 800e4f0:	f7ff fe59 	bl	800e1a6 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800e4f4:	697b      	ldr	r3, [r7, #20]
 800e4f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e4fa:	f043 0210 	orr.w	r2, r3, #16
 800e4fe:	697b      	ldr	r3, [r7, #20]
 800e500:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800e504:	6978      	ldr	r0, [r7, #20]
 800e506:	f7ff f8cb 	bl	800d6a0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800e50a:	bf00      	nop
 800e50c:	3718      	adds	r7, #24
 800e50e:	46bd      	mov	sp, r7
 800e510:	bd80      	pop	{r7, pc}

0800e512 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800e512:	b580      	push	{r7, lr}
 800e514:	b084      	sub	sp, #16
 800e516:	af00      	add	r7, sp, #0
 800e518:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800e51a:	687b      	ldr	r3, [r7, #4]
 800e51c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e51e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800e520:	68fb      	ldr	r3, [r7, #12]
 800e522:	2200      	movs	r2, #0
 800e524:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800e528:	68f8      	ldr	r0, [r7, #12]
 800e52a:	f7ff f8b9 	bl	800d6a0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800e52e:	bf00      	nop
 800e530:	3710      	adds	r7, #16
 800e532:	46bd      	mov	sp, r7
 800e534:	bd80      	pop	{r7, pc}

0800e536 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800e536:	b580      	push	{r7, lr}
 800e538:	b088      	sub	sp, #32
 800e53a:	af00      	add	r7, sp, #0
 800e53c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800e53e:	687b      	ldr	r3, [r7, #4]
 800e540:	681b      	ldr	r3, [r3, #0]
 800e542:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e544:	68fb      	ldr	r3, [r7, #12]
 800e546:	e853 3f00 	ldrex	r3, [r3]
 800e54a:	60bb      	str	r3, [r7, #8]
   return(result);
 800e54c:	68bb      	ldr	r3, [r7, #8]
 800e54e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800e552:	61fb      	str	r3, [r7, #28]
 800e554:	687b      	ldr	r3, [r7, #4]
 800e556:	681b      	ldr	r3, [r3, #0]
 800e558:	461a      	mov	r2, r3
 800e55a:	69fb      	ldr	r3, [r7, #28]
 800e55c:	61bb      	str	r3, [r7, #24]
 800e55e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e560:	6979      	ldr	r1, [r7, #20]
 800e562:	69ba      	ldr	r2, [r7, #24]
 800e564:	e841 2300 	strex	r3, r2, [r1]
 800e568:	613b      	str	r3, [r7, #16]
   return(result);
 800e56a:	693b      	ldr	r3, [r7, #16]
 800e56c:	2b00      	cmp	r3, #0
 800e56e:	d1e6      	bne.n	800e53e <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800e570:	687b      	ldr	r3, [r7, #4]
 800e572:	2220      	movs	r2, #32
 800e574:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800e578:	687b      	ldr	r3, [r7, #4]
 800e57a:	2200      	movs	r2, #0
 800e57c:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800e57e:	6878      	ldr	r0, [r7, #4]
 800e580:	f7f7 f8c0 	bl	8005704 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800e584:	bf00      	nop
 800e586:	3720      	adds	r7, #32
 800e588:	46bd      	mov	sp, r7
 800e58a:	bd80      	pop	{r7, pc}

0800e58c <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800e58c:	b480      	push	{r7}
 800e58e:	b083      	sub	sp, #12
 800e590:	af00      	add	r7, sp, #0
 800e592:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800e594:	bf00      	nop
 800e596:	370c      	adds	r7, #12
 800e598:	46bd      	mov	sp, r7
 800e59a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e59e:	4770      	bx	lr

0800e5a0 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800e5a0:	b480      	push	{r7}
 800e5a2:	b083      	sub	sp, #12
 800e5a4:	af00      	add	r7, sp, #0
 800e5a6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800e5a8:	bf00      	nop
 800e5aa:	370c      	adds	r7, #12
 800e5ac:	46bd      	mov	sp, r7
 800e5ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e5b2:	4770      	bx	lr

0800e5b4 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800e5b4:	b480      	push	{r7}
 800e5b6:	b083      	sub	sp, #12
 800e5b8:	af00      	add	r7, sp, #0
 800e5ba:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800e5bc:	bf00      	nop
 800e5be:	370c      	adds	r7, #12
 800e5c0:	46bd      	mov	sp, r7
 800e5c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e5c6:	4770      	bx	lr

0800e5c8 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800e5c8:	b480      	push	{r7}
 800e5ca:	b085      	sub	sp, #20
 800e5cc:	af00      	add	r7, sp, #0
 800e5ce:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800e5d0:	687b      	ldr	r3, [r7, #4]
 800e5d2:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800e5d6:	2b01      	cmp	r3, #1
 800e5d8:	d101      	bne.n	800e5de <HAL_UARTEx_DisableFifoMode+0x16>
 800e5da:	2302      	movs	r3, #2
 800e5dc:	e027      	b.n	800e62e <HAL_UARTEx_DisableFifoMode+0x66>
 800e5de:	687b      	ldr	r3, [r7, #4]
 800e5e0:	2201      	movs	r2, #1
 800e5e2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800e5e6:	687b      	ldr	r3, [r7, #4]
 800e5e8:	2224      	movs	r2, #36	@ 0x24
 800e5ea:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800e5ee:	687b      	ldr	r3, [r7, #4]
 800e5f0:	681b      	ldr	r3, [r3, #0]
 800e5f2:	681b      	ldr	r3, [r3, #0]
 800e5f4:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800e5f6:	687b      	ldr	r3, [r7, #4]
 800e5f8:	681b      	ldr	r3, [r3, #0]
 800e5fa:	681a      	ldr	r2, [r3, #0]
 800e5fc:	687b      	ldr	r3, [r7, #4]
 800e5fe:	681b      	ldr	r3, [r3, #0]
 800e600:	f022 0201 	bic.w	r2, r2, #1
 800e604:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800e606:	68fb      	ldr	r3, [r7, #12]
 800e608:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800e60c:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800e60e:	687b      	ldr	r3, [r7, #4]
 800e610:	2200      	movs	r2, #0
 800e612:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800e614:	687b      	ldr	r3, [r7, #4]
 800e616:	681b      	ldr	r3, [r3, #0]
 800e618:	68fa      	ldr	r2, [r7, #12]
 800e61a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800e61c:	687b      	ldr	r3, [r7, #4]
 800e61e:	2220      	movs	r2, #32
 800e620:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800e624:	687b      	ldr	r3, [r7, #4]
 800e626:	2200      	movs	r2, #0
 800e628:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800e62c:	2300      	movs	r3, #0
}
 800e62e:	4618      	mov	r0, r3
 800e630:	3714      	adds	r7, #20
 800e632:	46bd      	mov	sp, r7
 800e634:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e638:	4770      	bx	lr

0800e63a <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800e63a:	b580      	push	{r7, lr}
 800e63c:	b084      	sub	sp, #16
 800e63e:	af00      	add	r7, sp, #0
 800e640:	6078      	str	r0, [r7, #4]
 800e642:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800e644:	687b      	ldr	r3, [r7, #4]
 800e646:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800e64a:	2b01      	cmp	r3, #1
 800e64c:	d101      	bne.n	800e652 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800e64e:	2302      	movs	r3, #2
 800e650:	e02d      	b.n	800e6ae <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800e652:	687b      	ldr	r3, [r7, #4]
 800e654:	2201      	movs	r2, #1
 800e656:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800e65a:	687b      	ldr	r3, [r7, #4]
 800e65c:	2224      	movs	r2, #36	@ 0x24
 800e65e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800e662:	687b      	ldr	r3, [r7, #4]
 800e664:	681b      	ldr	r3, [r3, #0]
 800e666:	681b      	ldr	r3, [r3, #0]
 800e668:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800e66a:	687b      	ldr	r3, [r7, #4]
 800e66c:	681b      	ldr	r3, [r3, #0]
 800e66e:	681a      	ldr	r2, [r3, #0]
 800e670:	687b      	ldr	r3, [r7, #4]
 800e672:	681b      	ldr	r3, [r3, #0]
 800e674:	f022 0201 	bic.w	r2, r2, #1
 800e678:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800e67a:	687b      	ldr	r3, [r7, #4]
 800e67c:	681b      	ldr	r3, [r3, #0]
 800e67e:	689b      	ldr	r3, [r3, #8]
 800e680:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800e684:	687b      	ldr	r3, [r7, #4]
 800e686:	681b      	ldr	r3, [r3, #0]
 800e688:	683a      	ldr	r2, [r7, #0]
 800e68a:	430a      	orrs	r2, r1
 800e68c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800e68e:	6878      	ldr	r0, [r7, #4]
 800e690:	f000 f850 	bl	800e734 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800e694:	687b      	ldr	r3, [r7, #4]
 800e696:	681b      	ldr	r3, [r3, #0]
 800e698:	68fa      	ldr	r2, [r7, #12]
 800e69a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800e69c:	687b      	ldr	r3, [r7, #4]
 800e69e:	2220      	movs	r2, #32
 800e6a0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800e6a4:	687b      	ldr	r3, [r7, #4]
 800e6a6:	2200      	movs	r2, #0
 800e6a8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800e6ac:	2300      	movs	r3, #0
}
 800e6ae:	4618      	mov	r0, r3
 800e6b0:	3710      	adds	r7, #16
 800e6b2:	46bd      	mov	sp, r7
 800e6b4:	bd80      	pop	{r7, pc}

0800e6b6 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800e6b6:	b580      	push	{r7, lr}
 800e6b8:	b084      	sub	sp, #16
 800e6ba:	af00      	add	r7, sp, #0
 800e6bc:	6078      	str	r0, [r7, #4]
 800e6be:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800e6c0:	687b      	ldr	r3, [r7, #4]
 800e6c2:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800e6c6:	2b01      	cmp	r3, #1
 800e6c8:	d101      	bne.n	800e6ce <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800e6ca:	2302      	movs	r3, #2
 800e6cc:	e02d      	b.n	800e72a <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800e6ce:	687b      	ldr	r3, [r7, #4]
 800e6d0:	2201      	movs	r2, #1
 800e6d2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800e6d6:	687b      	ldr	r3, [r7, #4]
 800e6d8:	2224      	movs	r2, #36	@ 0x24
 800e6da:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800e6de:	687b      	ldr	r3, [r7, #4]
 800e6e0:	681b      	ldr	r3, [r3, #0]
 800e6e2:	681b      	ldr	r3, [r3, #0]
 800e6e4:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800e6e6:	687b      	ldr	r3, [r7, #4]
 800e6e8:	681b      	ldr	r3, [r3, #0]
 800e6ea:	681a      	ldr	r2, [r3, #0]
 800e6ec:	687b      	ldr	r3, [r7, #4]
 800e6ee:	681b      	ldr	r3, [r3, #0]
 800e6f0:	f022 0201 	bic.w	r2, r2, #1
 800e6f4:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800e6f6:	687b      	ldr	r3, [r7, #4]
 800e6f8:	681b      	ldr	r3, [r3, #0]
 800e6fa:	689b      	ldr	r3, [r3, #8]
 800e6fc:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800e700:	687b      	ldr	r3, [r7, #4]
 800e702:	681b      	ldr	r3, [r3, #0]
 800e704:	683a      	ldr	r2, [r7, #0]
 800e706:	430a      	orrs	r2, r1
 800e708:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800e70a:	6878      	ldr	r0, [r7, #4]
 800e70c:	f000 f812 	bl	800e734 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800e710:	687b      	ldr	r3, [r7, #4]
 800e712:	681b      	ldr	r3, [r3, #0]
 800e714:	68fa      	ldr	r2, [r7, #12]
 800e716:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800e718:	687b      	ldr	r3, [r7, #4]
 800e71a:	2220      	movs	r2, #32
 800e71c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800e720:	687b      	ldr	r3, [r7, #4]
 800e722:	2200      	movs	r2, #0
 800e724:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800e728:	2300      	movs	r3, #0
}
 800e72a:	4618      	mov	r0, r3
 800e72c:	3710      	adds	r7, #16
 800e72e:	46bd      	mov	sp, r7
 800e730:	bd80      	pop	{r7, pc}
	...

0800e734 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800e734:	b480      	push	{r7}
 800e736:	b085      	sub	sp, #20
 800e738:	af00      	add	r7, sp, #0
 800e73a:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800e73c:	687b      	ldr	r3, [r7, #4]
 800e73e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800e740:	2b00      	cmp	r3, #0
 800e742:	d108      	bne.n	800e756 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800e744:	687b      	ldr	r3, [r7, #4]
 800e746:	2201      	movs	r2, #1
 800e748:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800e74c:	687b      	ldr	r3, [r7, #4]
 800e74e:	2201      	movs	r2, #1
 800e750:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800e754:	e031      	b.n	800e7ba <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800e756:	2308      	movs	r3, #8
 800e758:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800e75a:	2308      	movs	r3, #8
 800e75c:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800e75e:	687b      	ldr	r3, [r7, #4]
 800e760:	681b      	ldr	r3, [r3, #0]
 800e762:	689b      	ldr	r3, [r3, #8]
 800e764:	0e5b      	lsrs	r3, r3, #25
 800e766:	b2db      	uxtb	r3, r3
 800e768:	f003 0307 	and.w	r3, r3, #7
 800e76c:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800e76e:	687b      	ldr	r3, [r7, #4]
 800e770:	681b      	ldr	r3, [r3, #0]
 800e772:	689b      	ldr	r3, [r3, #8]
 800e774:	0f5b      	lsrs	r3, r3, #29
 800e776:	b2db      	uxtb	r3, r3
 800e778:	f003 0307 	and.w	r3, r3, #7
 800e77c:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800e77e:	7bbb      	ldrb	r3, [r7, #14]
 800e780:	7b3a      	ldrb	r2, [r7, #12]
 800e782:	4911      	ldr	r1, [pc, #68]	@ (800e7c8 <UARTEx_SetNbDataToProcess+0x94>)
 800e784:	5c8a      	ldrb	r2, [r1, r2]
 800e786:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800e78a:	7b3a      	ldrb	r2, [r7, #12]
 800e78c:	490f      	ldr	r1, [pc, #60]	@ (800e7cc <UARTEx_SetNbDataToProcess+0x98>)
 800e78e:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800e790:	fb93 f3f2 	sdiv	r3, r3, r2
 800e794:	b29a      	uxth	r2, r3
 800e796:	687b      	ldr	r3, [r7, #4]
 800e798:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800e79c:	7bfb      	ldrb	r3, [r7, #15]
 800e79e:	7b7a      	ldrb	r2, [r7, #13]
 800e7a0:	4909      	ldr	r1, [pc, #36]	@ (800e7c8 <UARTEx_SetNbDataToProcess+0x94>)
 800e7a2:	5c8a      	ldrb	r2, [r1, r2]
 800e7a4:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800e7a8:	7b7a      	ldrb	r2, [r7, #13]
 800e7aa:	4908      	ldr	r1, [pc, #32]	@ (800e7cc <UARTEx_SetNbDataToProcess+0x98>)
 800e7ac:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800e7ae:	fb93 f3f2 	sdiv	r3, r3, r2
 800e7b2:	b29a      	uxth	r2, r3
 800e7b4:	687b      	ldr	r3, [r7, #4]
 800e7b6:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800e7ba:	bf00      	nop
 800e7bc:	3714      	adds	r7, #20
 800e7be:	46bd      	mov	sp, r7
 800e7c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e7c4:	4770      	bx	lr
 800e7c6:	bf00      	nop
 800e7c8:	0801be4c 	.word	0x0801be4c
 800e7cc:	0801be54 	.word	0x0801be54

0800e7d0 <MX_FATFS_Init>:
  * @brief  FatFs initialization
  * @param  None
  * @retval Initialization result
  */
int32_t MX_FATFS_Init(void)
{
 800e7d0:	b580      	push	{r7, lr}
 800e7d2:	af00      	add	r7, sp, #0
  /*## FatFS: Link the disk I/O driver(s)  ###########################*/

if (FATFS_LinkDriver(&USER_Driver, USERPath) != 0)
 800e7d4:	4907      	ldr	r1, [pc, #28]	@ (800e7f4 <MX_FATFS_Init+0x24>)
 800e7d6:	4808      	ldr	r0, [pc, #32]	@ (800e7f8 <MX_FATFS_Init+0x28>)
 800e7d8:	f002 fe24 	bl	8011424 <FATFS_LinkDriver>
 800e7dc:	4603      	mov	r3, r0
 800e7de:	2b00      	cmp	r3, #0
 800e7e0:	d002      	beq.n	800e7e8 <MX_FATFS_Init+0x18>
  /* USER CODE BEGIN FATFS_Init */
  {
    return APP_ERROR;
 800e7e2:	f04f 33ff 	mov.w	r3, #4294967295
 800e7e6:	e003      	b.n	800e7f0 <MX_FATFS_Init+0x20>
  }
  else
  {
    Appli_state = APPLICATION_INIT;
 800e7e8:	4b04      	ldr	r3, [pc, #16]	@ (800e7fc <MX_FATFS_Init+0x2c>)
 800e7ea:	2201      	movs	r2, #1
 800e7ec:	701a      	strb	r2, [r3, #0]
    return APP_OK;
 800e7ee:	2300      	movs	r3, #0
  }
  /* USER CODE END FATFS_Init */
}
 800e7f0:	4618      	mov	r0, r3
 800e7f2:	bd80      	pop	{r7, pc}
 800e7f4:	200019a8 	.word	0x200019a8
 800e7f8:	20000030 	.word	0x20000030
 800e7fc:	200019ac 	.word	0x200019ac

0800e800 <get_fattime>:
  * @brief  Gets Time from RTC (generated when FS_NORTC==0; see ff.c)
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 800e800:	b480      	push	{r7}
 800e802:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 800e804:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 800e806:	4618      	mov	r0, r3
 800e808:	46bd      	mov	sp, r7
 800e80a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e80e:	4770      	bx	lr

0800e810 <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 800e810:	b580      	push	{r7, lr}
 800e812:	b082      	sub	sp, #8
 800e814:	af00      	add	r7, sp, #0
 800e816:	4603      	mov	r3, r0
 800e818:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
	return USER_SPI_initialize(pdrv);
 800e81a:	79fb      	ldrb	r3, [r7, #7]
 800e81c:	4618      	mov	r0, r3
 800e81e:	f7f7 f913 	bl	8005a48 <USER_SPI_initialize>
 800e822:	4603      	mov	r3, r0
  /* USER CODE END INIT */
}
 800e824:	4618      	mov	r0, r3
 800e826:	3708      	adds	r7, #8
 800e828:	46bd      	mov	sp, r7
 800e82a:	bd80      	pop	{r7, pc}

0800e82c <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 800e82c:	b580      	push	{r7, lr}
 800e82e:	b082      	sub	sp, #8
 800e830:	af00      	add	r7, sp, #0
 800e832:	4603      	mov	r3, r0
 800e834:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
	return USER_SPI_status(pdrv);
 800e836:	79fb      	ldrb	r3, [r7, #7]
 800e838:	4618      	mov	r0, r3
 800e83a:	f7f7 f9f1 	bl	8005c20 <USER_SPI_status>
 800e83e:	4603      	mov	r3, r0
  /* USER CODE END STATUS */
}
 800e840:	4618      	mov	r0, r3
 800e842:	3708      	adds	r7, #8
 800e844:	46bd      	mov	sp, r7
 800e846:	bd80      	pop	{r7, pc}

0800e848 <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 800e848:	b580      	push	{r7, lr}
 800e84a:	b084      	sub	sp, #16
 800e84c:	af00      	add	r7, sp, #0
 800e84e:	60b9      	str	r1, [r7, #8]
 800e850:	607a      	str	r2, [r7, #4]
 800e852:	603b      	str	r3, [r7, #0]
 800e854:	4603      	mov	r3, r0
 800e856:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
	return USER_SPI_read(pdrv, buff, sector, count);
 800e858:	7bf8      	ldrb	r0, [r7, #15]
 800e85a:	683b      	ldr	r3, [r7, #0]
 800e85c:	687a      	ldr	r2, [r7, #4]
 800e85e:	68b9      	ldr	r1, [r7, #8]
 800e860:	f7f7 f9f4 	bl	8005c4c <USER_SPI_read>
 800e864:	4603      	mov	r3, r0
  /* USER CODE END READ */
}
 800e866:	4618      	mov	r0, r3
 800e868:	3710      	adds	r7, #16
 800e86a:	46bd      	mov	sp, r7
 800e86c:	bd80      	pop	{r7, pc}

0800e86e <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 800e86e:	b580      	push	{r7, lr}
 800e870:	b084      	sub	sp, #16
 800e872:	af00      	add	r7, sp, #0
 800e874:	60b9      	str	r1, [r7, #8]
 800e876:	607a      	str	r2, [r7, #4]
 800e878:	603b      	str	r3, [r7, #0]
 800e87a:	4603      	mov	r3, r0
 800e87c:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
	return USER_SPI_write(pdrv, buff, sector, count);
 800e87e:	7bf8      	ldrb	r0, [r7, #15]
 800e880:	683b      	ldr	r3, [r7, #0]
 800e882:	687a      	ldr	r2, [r7, #4]
 800e884:	68b9      	ldr	r1, [r7, #8]
 800e886:	f7f7 fa47 	bl	8005d18 <USER_SPI_write>
 800e88a:	4603      	mov	r3, r0
  /* USER CODE END WRITE */
}
 800e88c:	4618      	mov	r0, r3
 800e88e:	3710      	adds	r7, #16
 800e890:	46bd      	mov	sp, r7
 800e892:	bd80      	pop	{r7, pc}

0800e894 <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 800e894:	b580      	push	{r7, lr}
 800e896:	b082      	sub	sp, #8
 800e898:	af00      	add	r7, sp, #0
 800e89a:	4603      	mov	r3, r0
 800e89c:	603a      	str	r2, [r7, #0]
 800e89e:	71fb      	strb	r3, [r7, #7]
 800e8a0:	460b      	mov	r3, r1
 800e8a2:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
	return USER_SPI_ioctl(pdrv, cmd, buff);
 800e8a4:	79b9      	ldrb	r1, [r7, #6]
 800e8a6:	79fb      	ldrb	r3, [r7, #7]
 800e8a8:	683a      	ldr	r2, [r7, #0]
 800e8aa:	4618      	mov	r0, r3
 800e8ac:	f7f7 fab0 	bl	8005e10 <USER_SPI_ioctl>
 800e8b0:	4603      	mov	r3, r0
  /* USER CODE END IOCTL */
}
 800e8b2:	4618      	mov	r0, r3
 800e8b4:	3708      	adds	r7, #8
 800e8b6:	46bd      	mov	sp, r7
 800e8b8:	bd80      	pop	{r7, pc}
	...

0800e8bc <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 800e8bc:	b580      	push	{r7, lr}
 800e8be:	b084      	sub	sp, #16
 800e8c0:	af00      	add	r7, sp, #0
 800e8c2:	4603      	mov	r3, r0
 800e8c4:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 800e8c6:	79fb      	ldrb	r3, [r7, #7]
 800e8c8:	4a08      	ldr	r2, [pc, #32]	@ (800e8ec <disk_status+0x30>)
 800e8ca:	009b      	lsls	r3, r3, #2
 800e8cc:	4413      	add	r3, r2
 800e8ce:	685b      	ldr	r3, [r3, #4]
 800e8d0:	685b      	ldr	r3, [r3, #4]
 800e8d2:	79fa      	ldrb	r2, [r7, #7]
 800e8d4:	4905      	ldr	r1, [pc, #20]	@ (800e8ec <disk_status+0x30>)
 800e8d6:	440a      	add	r2, r1
 800e8d8:	7a12      	ldrb	r2, [r2, #8]
 800e8da:	4610      	mov	r0, r2
 800e8dc:	4798      	blx	r3
 800e8de:	4603      	mov	r3, r0
 800e8e0:	73fb      	strb	r3, [r7, #15]
  return stat;
 800e8e2:	7bfb      	ldrb	r3, [r7, #15]
}
 800e8e4:	4618      	mov	r0, r3
 800e8e6:	3710      	adds	r7, #16
 800e8e8:	46bd      	mov	sp, r7
 800e8ea:	bd80      	pop	{r7, pc}
 800e8ec:	200019d8 	.word	0x200019d8

0800e8f0 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 800e8f0:	b580      	push	{r7, lr}
 800e8f2:	b084      	sub	sp, #16
 800e8f4:	af00      	add	r7, sp, #0
 800e8f6:	4603      	mov	r3, r0
 800e8f8:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 800e8fa:	2300      	movs	r3, #0
 800e8fc:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 800e8fe:	79fb      	ldrb	r3, [r7, #7]
 800e900:	4a0d      	ldr	r2, [pc, #52]	@ (800e938 <disk_initialize+0x48>)
 800e902:	5cd3      	ldrb	r3, [r2, r3]
 800e904:	2b00      	cmp	r3, #0
 800e906:	d111      	bne.n	800e92c <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 800e908:	79fb      	ldrb	r3, [r7, #7]
 800e90a:	4a0b      	ldr	r2, [pc, #44]	@ (800e938 <disk_initialize+0x48>)
 800e90c:	2101      	movs	r1, #1
 800e90e:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 800e910:	79fb      	ldrb	r3, [r7, #7]
 800e912:	4a09      	ldr	r2, [pc, #36]	@ (800e938 <disk_initialize+0x48>)
 800e914:	009b      	lsls	r3, r3, #2
 800e916:	4413      	add	r3, r2
 800e918:	685b      	ldr	r3, [r3, #4]
 800e91a:	681b      	ldr	r3, [r3, #0]
 800e91c:	79fa      	ldrb	r2, [r7, #7]
 800e91e:	4906      	ldr	r1, [pc, #24]	@ (800e938 <disk_initialize+0x48>)
 800e920:	440a      	add	r2, r1
 800e922:	7a12      	ldrb	r2, [r2, #8]
 800e924:	4610      	mov	r0, r2
 800e926:	4798      	blx	r3
 800e928:	4603      	mov	r3, r0
 800e92a:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 800e92c:	7bfb      	ldrb	r3, [r7, #15]
}
 800e92e:	4618      	mov	r0, r3
 800e930:	3710      	adds	r7, #16
 800e932:	46bd      	mov	sp, r7
 800e934:	bd80      	pop	{r7, pc}
 800e936:	bf00      	nop
 800e938:	200019d8 	.word	0x200019d8

0800e93c <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 800e93c:	b590      	push	{r4, r7, lr}
 800e93e:	b087      	sub	sp, #28
 800e940:	af00      	add	r7, sp, #0
 800e942:	60b9      	str	r1, [r7, #8]
 800e944:	607a      	str	r2, [r7, #4]
 800e946:	603b      	str	r3, [r7, #0]
 800e948:	4603      	mov	r3, r0
 800e94a:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 800e94c:	7bfb      	ldrb	r3, [r7, #15]
 800e94e:	4a0a      	ldr	r2, [pc, #40]	@ (800e978 <disk_read+0x3c>)
 800e950:	009b      	lsls	r3, r3, #2
 800e952:	4413      	add	r3, r2
 800e954:	685b      	ldr	r3, [r3, #4]
 800e956:	689c      	ldr	r4, [r3, #8]
 800e958:	7bfb      	ldrb	r3, [r7, #15]
 800e95a:	4a07      	ldr	r2, [pc, #28]	@ (800e978 <disk_read+0x3c>)
 800e95c:	4413      	add	r3, r2
 800e95e:	7a18      	ldrb	r0, [r3, #8]
 800e960:	683b      	ldr	r3, [r7, #0]
 800e962:	687a      	ldr	r2, [r7, #4]
 800e964:	68b9      	ldr	r1, [r7, #8]
 800e966:	47a0      	blx	r4
 800e968:	4603      	mov	r3, r0
 800e96a:	75fb      	strb	r3, [r7, #23]
  return res;
 800e96c:	7dfb      	ldrb	r3, [r7, #23]
}
 800e96e:	4618      	mov	r0, r3
 800e970:	371c      	adds	r7, #28
 800e972:	46bd      	mov	sp, r7
 800e974:	bd90      	pop	{r4, r7, pc}
 800e976:	bf00      	nop
 800e978:	200019d8 	.word	0x200019d8

0800e97c <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 800e97c:	b590      	push	{r4, r7, lr}
 800e97e:	b087      	sub	sp, #28
 800e980:	af00      	add	r7, sp, #0
 800e982:	60b9      	str	r1, [r7, #8]
 800e984:	607a      	str	r2, [r7, #4]
 800e986:	603b      	str	r3, [r7, #0]
 800e988:	4603      	mov	r3, r0
 800e98a:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 800e98c:	7bfb      	ldrb	r3, [r7, #15]
 800e98e:	4a0a      	ldr	r2, [pc, #40]	@ (800e9b8 <disk_write+0x3c>)
 800e990:	009b      	lsls	r3, r3, #2
 800e992:	4413      	add	r3, r2
 800e994:	685b      	ldr	r3, [r3, #4]
 800e996:	68dc      	ldr	r4, [r3, #12]
 800e998:	7bfb      	ldrb	r3, [r7, #15]
 800e99a:	4a07      	ldr	r2, [pc, #28]	@ (800e9b8 <disk_write+0x3c>)
 800e99c:	4413      	add	r3, r2
 800e99e:	7a18      	ldrb	r0, [r3, #8]
 800e9a0:	683b      	ldr	r3, [r7, #0]
 800e9a2:	687a      	ldr	r2, [r7, #4]
 800e9a4:	68b9      	ldr	r1, [r7, #8]
 800e9a6:	47a0      	blx	r4
 800e9a8:	4603      	mov	r3, r0
 800e9aa:	75fb      	strb	r3, [r7, #23]
  return res;
 800e9ac:	7dfb      	ldrb	r3, [r7, #23]
}
 800e9ae:	4618      	mov	r0, r3
 800e9b0:	371c      	adds	r7, #28
 800e9b2:	46bd      	mov	sp, r7
 800e9b4:	bd90      	pop	{r4, r7, pc}
 800e9b6:	bf00      	nop
 800e9b8:	200019d8 	.word	0x200019d8

0800e9bc <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 800e9bc:	b580      	push	{r7, lr}
 800e9be:	b084      	sub	sp, #16
 800e9c0:	af00      	add	r7, sp, #0
 800e9c2:	4603      	mov	r3, r0
 800e9c4:	603a      	str	r2, [r7, #0]
 800e9c6:	71fb      	strb	r3, [r7, #7]
 800e9c8:	460b      	mov	r3, r1
 800e9ca:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 800e9cc:	79fb      	ldrb	r3, [r7, #7]
 800e9ce:	4a09      	ldr	r2, [pc, #36]	@ (800e9f4 <disk_ioctl+0x38>)
 800e9d0:	009b      	lsls	r3, r3, #2
 800e9d2:	4413      	add	r3, r2
 800e9d4:	685b      	ldr	r3, [r3, #4]
 800e9d6:	691b      	ldr	r3, [r3, #16]
 800e9d8:	79fa      	ldrb	r2, [r7, #7]
 800e9da:	4906      	ldr	r1, [pc, #24]	@ (800e9f4 <disk_ioctl+0x38>)
 800e9dc:	440a      	add	r2, r1
 800e9de:	7a10      	ldrb	r0, [r2, #8]
 800e9e0:	79b9      	ldrb	r1, [r7, #6]
 800e9e2:	683a      	ldr	r2, [r7, #0]
 800e9e4:	4798      	blx	r3
 800e9e6:	4603      	mov	r3, r0
 800e9e8:	73fb      	strb	r3, [r7, #15]
  return res;
 800e9ea:	7bfb      	ldrb	r3, [r7, #15]
}
 800e9ec:	4618      	mov	r0, r3
 800e9ee:	3710      	adds	r7, #16
 800e9f0:	46bd      	mov	sp, r7
 800e9f2:	bd80      	pop	{r7, pc}
 800e9f4:	200019d8 	.word	0x200019d8

0800e9f8 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 800e9f8:	b480      	push	{r7}
 800e9fa:	b085      	sub	sp, #20
 800e9fc:	af00      	add	r7, sp, #0
 800e9fe:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 800ea00:	687b      	ldr	r3, [r7, #4]
 800ea02:	3301      	adds	r3, #1
 800ea04:	781b      	ldrb	r3, [r3, #0]
 800ea06:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 800ea08:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800ea0c:	021b      	lsls	r3, r3, #8
 800ea0e:	b21a      	sxth	r2, r3
 800ea10:	687b      	ldr	r3, [r7, #4]
 800ea12:	781b      	ldrb	r3, [r3, #0]
 800ea14:	b21b      	sxth	r3, r3
 800ea16:	4313      	orrs	r3, r2
 800ea18:	b21b      	sxth	r3, r3
 800ea1a:	81fb      	strh	r3, [r7, #14]
	return rv;
 800ea1c:	89fb      	ldrh	r3, [r7, #14]
}
 800ea1e:	4618      	mov	r0, r3
 800ea20:	3714      	adds	r7, #20
 800ea22:	46bd      	mov	sp, r7
 800ea24:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea28:	4770      	bx	lr

0800ea2a <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 800ea2a:	b480      	push	{r7}
 800ea2c:	b085      	sub	sp, #20
 800ea2e:	af00      	add	r7, sp, #0
 800ea30:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 800ea32:	687b      	ldr	r3, [r7, #4]
 800ea34:	3303      	adds	r3, #3
 800ea36:	781b      	ldrb	r3, [r3, #0]
 800ea38:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 800ea3a:	68fb      	ldr	r3, [r7, #12]
 800ea3c:	021b      	lsls	r3, r3, #8
 800ea3e:	687a      	ldr	r2, [r7, #4]
 800ea40:	3202      	adds	r2, #2
 800ea42:	7812      	ldrb	r2, [r2, #0]
 800ea44:	4313      	orrs	r3, r2
 800ea46:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 800ea48:	68fb      	ldr	r3, [r7, #12]
 800ea4a:	021b      	lsls	r3, r3, #8
 800ea4c:	687a      	ldr	r2, [r7, #4]
 800ea4e:	3201      	adds	r2, #1
 800ea50:	7812      	ldrb	r2, [r2, #0]
 800ea52:	4313      	orrs	r3, r2
 800ea54:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 800ea56:	68fb      	ldr	r3, [r7, #12]
 800ea58:	021b      	lsls	r3, r3, #8
 800ea5a:	687a      	ldr	r2, [r7, #4]
 800ea5c:	7812      	ldrb	r2, [r2, #0]
 800ea5e:	4313      	orrs	r3, r2
 800ea60:	60fb      	str	r3, [r7, #12]
	return rv;
 800ea62:	68fb      	ldr	r3, [r7, #12]
}
 800ea64:	4618      	mov	r0, r3
 800ea66:	3714      	adds	r7, #20
 800ea68:	46bd      	mov	sp, r7
 800ea6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea6e:	4770      	bx	lr

0800ea70 <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 800ea70:	b480      	push	{r7}
 800ea72:	b083      	sub	sp, #12
 800ea74:	af00      	add	r7, sp, #0
 800ea76:	6078      	str	r0, [r7, #4]
 800ea78:	460b      	mov	r3, r1
 800ea7a:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 800ea7c:	687b      	ldr	r3, [r7, #4]
 800ea7e:	1c5a      	adds	r2, r3, #1
 800ea80:	607a      	str	r2, [r7, #4]
 800ea82:	887a      	ldrh	r2, [r7, #2]
 800ea84:	b2d2      	uxtb	r2, r2
 800ea86:	701a      	strb	r2, [r3, #0]
 800ea88:	887b      	ldrh	r3, [r7, #2]
 800ea8a:	0a1b      	lsrs	r3, r3, #8
 800ea8c:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 800ea8e:	687b      	ldr	r3, [r7, #4]
 800ea90:	1c5a      	adds	r2, r3, #1
 800ea92:	607a      	str	r2, [r7, #4]
 800ea94:	887a      	ldrh	r2, [r7, #2]
 800ea96:	b2d2      	uxtb	r2, r2
 800ea98:	701a      	strb	r2, [r3, #0]
}
 800ea9a:	bf00      	nop
 800ea9c:	370c      	adds	r7, #12
 800ea9e:	46bd      	mov	sp, r7
 800eaa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eaa4:	4770      	bx	lr

0800eaa6 <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 800eaa6:	b480      	push	{r7}
 800eaa8:	b083      	sub	sp, #12
 800eaaa:	af00      	add	r7, sp, #0
 800eaac:	6078      	str	r0, [r7, #4]
 800eaae:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800eab0:	687b      	ldr	r3, [r7, #4]
 800eab2:	1c5a      	adds	r2, r3, #1
 800eab4:	607a      	str	r2, [r7, #4]
 800eab6:	683a      	ldr	r2, [r7, #0]
 800eab8:	b2d2      	uxtb	r2, r2
 800eaba:	701a      	strb	r2, [r3, #0]
 800eabc:	683b      	ldr	r3, [r7, #0]
 800eabe:	0a1b      	lsrs	r3, r3, #8
 800eac0:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800eac2:	687b      	ldr	r3, [r7, #4]
 800eac4:	1c5a      	adds	r2, r3, #1
 800eac6:	607a      	str	r2, [r7, #4]
 800eac8:	683a      	ldr	r2, [r7, #0]
 800eaca:	b2d2      	uxtb	r2, r2
 800eacc:	701a      	strb	r2, [r3, #0]
 800eace:	683b      	ldr	r3, [r7, #0]
 800ead0:	0a1b      	lsrs	r3, r3, #8
 800ead2:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800ead4:	687b      	ldr	r3, [r7, #4]
 800ead6:	1c5a      	adds	r2, r3, #1
 800ead8:	607a      	str	r2, [r7, #4]
 800eada:	683a      	ldr	r2, [r7, #0]
 800eadc:	b2d2      	uxtb	r2, r2
 800eade:	701a      	strb	r2, [r3, #0]
 800eae0:	683b      	ldr	r3, [r7, #0]
 800eae2:	0a1b      	lsrs	r3, r3, #8
 800eae4:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 800eae6:	687b      	ldr	r3, [r7, #4]
 800eae8:	1c5a      	adds	r2, r3, #1
 800eaea:	607a      	str	r2, [r7, #4]
 800eaec:	683a      	ldr	r2, [r7, #0]
 800eaee:	b2d2      	uxtb	r2, r2
 800eaf0:	701a      	strb	r2, [r3, #0]
}
 800eaf2:	bf00      	nop
 800eaf4:	370c      	adds	r7, #12
 800eaf6:	46bd      	mov	sp, r7
 800eaf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eafc:	4770      	bx	lr

0800eafe <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 800eafe:	b480      	push	{r7}
 800eb00:	b087      	sub	sp, #28
 800eb02:	af00      	add	r7, sp, #0
 800eb04:	60f8      	str	r0, [r7, #12]
 800eb06:	60b9      	str	r1, [r7, #8]
 800eb08:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800eb0a:	68fb      	ldr	r3, [r7, #12]
 800eb0c:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 800eb0e:	68bb      	ldr	r3, [r7, #8]
 800eb10:	613b      	str	r3, [r7, #16]

	if (cnt) {
 800eb12:	687b      	ldr	r3, [r7, #4]
 800eb14:	2b00      	cmp	r3, #0
 800eb16:	d00d      	beq.n	800eb34 <mem_cpy+0x36>
		do {
			*d++ = *s++;
 800eb18:	693a      	ldr	r2, [r7, #16]
 800eb1a:	1c53      	adds	r3, r2, #1
 800eb1c:	613b      	str	r3, [r7, #16]
 800eb1e:	697b      	ldr	r3, [r7, #20]
 800eb20:	1c59      	adds	r1, r3, #1
 800eb22:	6179      	str	r1, [r7, #20]
 800eb24:	7812      	ldrb	r2, [r2, #0]
 800eb26:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 800eb28:	687b      	ldr	r3, [r7, #4]
 800eb2a:	3b01      	subs	r3, #1
 800eb2c:	607b      	str	r3, [r7, #4]
 800eb2e:	687b      	ldr	r3, [r7, #4]
 800eb30:	2b00      	cmp	r3, #0
 800eb32:	d1f1      	bne.n	800eb18 <mem_cpy+0x1a>
	}
}
 800eb34:	bf00      	nop
 800eb36:	371c      	adds	r7, #28
 800eb38:	46bd      	mov	sp, r7
 800eb3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb3e:	4770      	bx	lr

0800eb40 <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 800eb40:	b480      	push	{r7}
 800eb42:	b087      	sub	sp, #28
 800eb44:	af00      	add	r7, sp, #0
 800eb46:	60f8      	str	r0, [r7, #12]
 800eb48:	60b9      	str	r1, [r7, #8]
 800eb4a:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800eb4c:	68fb      	ldr	r3, [r7, #12]
 800eb4e:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 800eb50:	697b      	ldr	r3, [r7, #20]
 800eb52:	1c5a      	adds	r2, r3, #1
 800eb54:	617a      	str	r2, [r7, #20]
 800eb56:	68ba      	ldr	r2, [r7, #8]
 800eb58:	b2d2      	uxtb	r2, r2
 800eb5a:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 800eb5c:	687b      	ldr	r3, [r7, #4]
 800eb5e:	3b01      	subs	r3, #1
 800eb60:	607b      	str	r3, [r7, #4]
 800eb62:	687b      	ldr	r3, [r7, #4]
 800eb64:	2b00      	cmp	r3, #0
 800eb66:	d1f3      	bne.n	800eb50 <mem_set+0x10>
}
 800eb68:	bf00      	nop
 800eb6a:	bf00      	nop
 800eb6c:	371c      	adds	r7, #28
 800eb6e:	46bd      	mov	sp, r7
 800eb70:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb74:	4770      	bx	lr

0800eb76 <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 800eb76:	b480      	push	{r7}
 800eb78:	b089      	sub	sp, #36	@ 0x24
 800eb7a:	af00      	add	r7, sp, #0
 800eb7c:	60f8      	str	r0, [r7, #12]
 800eb7e:	60b9      	str	r1, [r7, #8]
 800eb80:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 800eb82:	68fb      	ldr	r3, [r7, #12]
 800eb84:	61fb      	str	r3, [r7, #28]
 800eb86:	68bb      	ldr	r3, [r7, #8]
 800eb88:	61bb      	str	r3, [r7, #24]
	int r = 0;
 800eb8a:	2300      	movs	r3, #0
 800eb8c:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 800eb8e:	69fb      	ldr	r3, [r7, #28]
 800eb90:	1c5a      	adds	r2, r3, #1
 800eb92:	61fa      	str	r2, [r7, #28]
 800eb94:	781b      	ldrb	r3, [r3, #0]
 800eb96:	4619      	mov	r1, r3
 800eb98:	69bb      	ldr	r3, [r7, #24]
 800eb9a:	1c5a      	adds	r2, r3, #1
 800eb9c:	61ba      	str	r2, [r7, #24]
 800eb9e:	781b      	ldrb	r3, [r3, #0]
 800eba0:	1acb      	subs	r3, r1, r3
 800eba2:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 800eba4:	687b      	ldr	r3, [r7, #4]
 800eba6:	3b01      	subs	r3, #1
 800eba8:	607b      	str	r3, [r7, #4]
 800ebaa:	687b      	ldr	r3, [r7, #4]
 800ebac:	2b00      	cmp	r3, #0
 800ebae:	d002      	beq.n	800ebb6 <mem_cmp+0x40>
 800ebb0:	697b      	ldr	r3, [r7, #20]
 800ebb2:	2b00      	cmp	r3, #0
 800ebb4:	d0eb      	beq.n	800eb8e <mem_cmp+0x18>

	return r;
 800ebb6:	697b      	ldr	r3, [r7, #20]
}
 800ebb8:	4618      	mov	r0, r3
 800ebba:	3724      	adds	r7, #36	@ 0x24
 800ebbc:	46bd      	mov	sp, r7
 800ebbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ebc2:	4770      	bx	lr

0800ebc4 <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 800ebc4:	b480      	push	{r7}
 800ebc6:	b083      	sub	sp, #12
 800ebc8:	af00      	add	r7, sp, #0
 800ebca:	6078      	str	r0, [r7, #4]
 800ebcc:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 800ebce:	e002      	b.n	800ebd6 <chk_chr+0x12>
 800ebd0:	687b      	ldr	r3, [r7, #4]
 800ebd2:	3301      	adds	r3, #1
 800ebd4:	607b      	str	r3, [r7, #4]
 800ebd6:	687b      	ldr	r3, [r7, #4]
 800ebd8:	781b      	ldrb	r3, [r3, #0]
 800ebda:	2b00      	cmp	r3, #0
 800ebdc:	d005      	beq.n	800ebea <chk_chr+0x26>
 800ebde:	687b      	ldr	r3, [r7, #4]
 800ebe0:	781b      	ldrb	r3, [r3, #0]
 800ebe2:	461a      	mov	r2, r3
 800ebe4:	683b      	ldr	r3, [r7, #0]
 800ebe6:	4293      	cmp	r3, r2
 800ebe8:	d1f2      	bne.n	800ebd0 <chk_chr+0xc>
	return *str;
 800ebea:	687b      	ldr	r3, [r7, #4]
 800ebec:	781b      	ldrb	r3, [r3, #0]
}
 800ebee:	4618      	mov	r0, r3
 800ebf0:	370c      	adds	r7, #12
 800ebf2:	46bd      	mov	sp, r7
 800ebf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ebf8:	4770      	bx	lr

0800ebfa <lock_fs>:
/*-----------------------------------------------------------------------*/
static
int lock_fs (
	FATFS* fs		/* File system object */
)
{
 800ebfa:	b580      	push	{r7, lr}
 800ebfc:	b082      	sub	sp, #8
 800ebfe:	af00      	add	r7, sp, #0
 800ec00:	6078      	str	r0, [r7, #4]
	return (fs && ff_req_grant(fs->sobj)) ? 1 : 0;
 800ec02:	687b      	ldr	r3, [r7, #4]
 800ec04:	2b00      	cmp	r3, #0
 800ec06:	d009      	beq.n	800ec1c <lock_fs+0x22>
 800ec08:	687b      	ldr	r3, [r7, #4]
 800ec0a:	68db      	ldr	r3, [r3, #12]
 800ec0c:	4618      	mov	r0, r3
 800ec0e:	f002 fc42 	bl	8011496 <ff_req_grant>
 800ec12:	4603      	mov	r3, r0
 800ec14:	2b00      	cmp	r3, #0
 800ec16:	d001      	beq.n	800ec1c <lock_fs+0x22>
 800ec18:	2301      	movs	r3, #1
 800ec1a:	e000      	b.n	800ec1e <lock_fs+0x24>
 800ec1c:	2300      	movs	r3, #0
}
 800ec1e:	4618      	mov	r0, r3
 800ec20:	3708      	adds	r7, #8
 800ec22:	46bd      	mov	sp, r7
 800ec24:	bd80      	pop	{r7, pc}

0800ec26 <unlock_fs>:
static
void unlock_fs (
	FATFS* fs,		/* File system object */
	FRESULT res		/* Result code to be returned */
)
{
 800ec26:	b580      	push	{r7, lr}
 800ec28:	b082      	sub	sp, #8
 800ec2a:	af00      	add	r7, sp, #0
 800ec2c:	6078      	str	r0, [r7, #4]
 800ec2e:	460b      	mov	r3, r1
 800ec30:	70fb      	strb	r3, [r7, #3]
	if (fs && res != FR_NOT_ENABLED && res != FR_INVALID_DRIVE && res != FR_TIMEOUT) {
 800ec32:	687b      	ldr	r3, [r7, #4]
 800ec34:	2b00      	cmp	r3, #0
 800ec36:	d00d      	beq.n	800ec54 <unlock_fs+0x2e>
 800ec38:	78fb      	ldrb	r3, [r7, #3]
 800ec3a:	2b0c      	cmp	r3, #12
 800ec3c:	d00a      	beq.n	800ec54 <unlock_fs+0x2e>
 800ec3e:	78fb      	ldrb	r3, [r7, #3]
 800ec40:	2b0b      	cmp	r3, #11
 800ec42:	d007      	beq.n	800ec54 <unlock_fs+0x2e>
 800ec44:	78fb      	ldrb	r3, [r7, #3]
 800ec46:	2b0f      	cmp	r3, #15
 800ec48:	d004      	beq.n	800ec54 <unlock_fs+0x2e>
		ff_rel_grant(fs->sobj);
 800ec4a:	687b      	ldr	r3, [r7, #4]
 800ec4c:	68db      	ldr	r3, [r3, #12]
 800ec4e:	4618      	mov	r0, r3
 800ec50:	f002 fc36 	bl	80114c0 <ff_rel_grant>
	}
}
 800ec54:	bf00      	nop
 800ec56:	3708      	adds	r7, #8
 800ec58:	46bd      	mov	sp, r7
 800ec5a:	bd80      	pop	{r7, pc}

0800ec5c <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800ec5c:	b480      	push	{r7}
 800ec5e:	b085      	sub	sp, #20
 800ec60:	af00      	add	r7, sp, #0
 800ec62:	6078      	str	r0, [r7, #4]
 800ec64:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 800ec66:	2300      	movs	r3, #0
 800ec68:	60bb      	str	r3, [r7, #8]
 800ec6a:	68bb      	ldr	r3, [r7, #8]
 800ec6c:	60fb      	str	r3, [r7, #12]
 800ec6e:	e029      	b.n	800ecc4 <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 800ec70:	4a27      	ldr	r2, [pc, #156]	@ (800ed10 <chk_lock+0xb4>)
 800ec72:	68fb      	ldr	r3, [r7, #12]
 800ec74:	011b      	lsls	r3, r3, #4
 800ec76:	4413      	add	r3, r2
 800ec78:	681b      	ldr	r3, [r3, #0]
 800ec7a:	2b00      	cmp	r3, #0
 800ec7c:	d01d      	beq.n	800ecba <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800ec7e:	4a24      	ldr	r2, [pc, #144]	@ (800ed10 <chk_lock+0xb4>)
 800ec80:	68fb      	ldr	r3, [r7, #12]
 800ec82:	011b      	lsls	r3, r3, #4
 800ec84:	4413      	add	r3, r2
 800ec86:	681a      	ldr	r2, [r3, #0]
 800ec88:	687b      	ldr	r3, [r7, #4]
 800ec8a:	681b      	ldr	r3, [r3, #0]
 800ec8c:	429a      	cmp	r2, r3
 800ec8e:	d116      	bne.n	800ecbe <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 800ec90:	4a1f      	ldr	r2, [pc, #124]	@ (800ed10 <chk_lock+0xb4>)
 800ec92:	68fb      	ldr	r3, [r7, #12]
 800ec94:	011b      	lsls	r3, r3, #4
 800ec96:	4413      	add	r3, r2
 800ec98:	3304      	adds	r3, #4
 800ec9a:	681a      	ldr	r2, [r3, #0]
 800ec9c:	687b      	ldr	r3, [r7, #4]
 800ec9e:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800eca0:	429a      	cmp	r2, r3
 800eca2:	d10c      	bne.n	800ecbe <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800eca4:	4a1a      	ldr	r2, [pc, #104]	@ (800ed10 <chk_lock+0xb4>)
 800eca6:	68fb      	ldr	r3, [r7, #12]
 800eca8:	011b      	lsls	r3, r3, #4
 800ecaa:	4413      	add	r3, r2
 800ecac:	3308      	adds	r3, #8
 800ecae:	681a      	ldr	r2, [r3, #0]
 800ecb0:	687b      	ldr	r3, [r7, #4]
 800ecb2:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 800ecb4:	429a      	cmp	r2, r3
 800ecb6:	d102      	bne.n	800ecbe <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800ecb8:	e007      	b.n	800ecca <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 800ecba:	2301      	movs	r3, #1
 800ecbc:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 800ecbe:	68fb      	ldr	r3, [r7, #12]
 800ecc0:	3301      	adds	r3, #1
 800ecc2:	60fb      	str	r3, [r7, #12]
 800ecc4:	68fb      	ldr	r3, [r7, #12]
 800ecc6:	2b01      	cmp	r3, #1
 800ecc8:	d9d2      	bls.n	800ec70 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 800ecca:	68fb      	ldr	r3, [r7, #12]
 800eccc:	2b02      	cmp	r3, #2
 800ecce:	d109      	bne.n	800ece4 <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 800ecd0:	68bb      	ldr	r3, [r7, #8]
 800ecd2:	2b00      	cmp	r3, #0
 800ecd4:	d102      	bne.n	800ecdc <chk_lock+0x80>
 800ecd6:	683b      	ldr	r3, [r7, #0]
 800ecd8:	2b02      	cmp	r3, #2
 800ecda:	d101      	bne.n	800ece0 <chk_lock+0x84>
 800ecdc:	2300      	movs	r3, #0
 800ecde:	e010      	b.n	800ed02 <chk_lock+0xa6>
 800ece0:	2312      	movs	r3, #18
 800ece2:	e00e      	b.n	800ed02 <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 800ece4:	683b      	ldr	r3, [r7, #0]
 800ece6:	2b00      	cmp	r3, #0
 800ece8:	d108      	bne.n	800ecfc <chk_lock+0xa0>
 800ecea:	4a09      	ldr	r2, [pc, #36]	@ (800ed10 <chk_lock+0xb4>)
 800ecec:	68fb      	ldr	r3, [r7, #12]
 800ecee:	011b      	lsls	r3, r3, #4
 800ecf0:	4413      	add	r3, r2
 800ecf2:	330c      	adds	r3, #12
 800ecf4:	881b      	ldrh	r3, [r3, #0]
 800ecf6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800ecfa:	d101      	bne.n	800ed00 <chk_lock+0xa4>
 800ecfc:	2310      	movs	r3, #16
 800ecfe:	e000      	b.n	800ed02 <chk_lock+0xa6>
 800ed00:	2300      	movs	r3, #0
}
 800ed02:	4618      	mov	r0, r3
 800ed04:	3714      	adds	r7, #20
 800ed06:	46bd      	mov	sp, r7
 800ed08:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed0c:	4770      	bx	lr
 800ed0e:	bf00      	nop
 800ed10:	200019b8 	.word	0x200019b8

0800ed14 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 800ed14:	b480      	push	{r7}
 800ed16:	b083      	sub	sp, #12
 800ed18:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800ed1a:	2300      	movs	r3, #0
 800ed1c:	607b      	str	r3, [r7, #4]
 800ed1e:	e002      	b.n	800ed26 <enq_lock+0x12>
 800ed20:	687b      	ldr	r3, [r7, #4]
 800ed22:	3301      	adds	r3, #1
 800ed24:	607b      	str	r3, [r7, #4]
 800ed26:	687b      	ldr	r3, [r7, #4]
 800ed28:	2b01      	cmp	r3, #1
 800ed2a:	d806      	bhi.n	800ed3a <enq_lock+0x26>
 800ed2c:	4a09      	ldr	r2, [pc, #36]	@ (800ed54 <enq_lock+0x40>)
 800ed2e:	687b      	ldr	r3, [r7, #4]
 800ed30:	011b      	lsls	r3, r3, #4
 800ed32:	4413      	add	r3, r2
 800ed34:	681b      	ldr	r3, [r3, #0]
 800ed36:	2b00      	cmp	r3, #0
 800ed38:	d1f2      	bne.n	800ed20 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 800ed3a:	687b      	ldr	r3, [r7, #4]
 800ed3c:	2b02      	cmp	r3, #2
 800ed3e:	bf14      	ite	ne
 800ed40:	2301      	movne	r3, #1
 800ed42:	2300      	moveq	r3, #0
 800ed44:	b2db      	uxtb	r3, r3
}
 800ed46:	4618      	mov	r0, r3
 800ed48:	370c      	adds	r7, #12
 800ed4a:	46bd      	mov	sp, r7
 800ed4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed50:	4770      	bx	lr
 800ed52:	bf00      	nop
 800ed54:	200019b8 	.word	0x200019b8

0800ed58 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800ed58:	b480      	push	{r7}
 800ed5a:	b085      	sub	sp, #20
 800ed5c:	af00      	add	r7, sp, #0
 800ed5e:	6078      	str	r0, [r7, #4]
 800ed60:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800ed62:	2300      	movs	r3, #0
 800ed64:	60fb      	str	r3, [r7, #12]
 800ed66:	e01f      	b.n	800eda8 <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 800ed68:	4a41      	ldr	r2, [pc, #260]	@ (800ee70 <inc_lock+0x118>)
 800ed6a:	68fb      	ldr	r3, [r7, #12]
 800ed6c:	011b      	lsls	r3, r3, #4
 800ed6e:	4413      	add	r3, r2
 800ed70:	681a      	ldr	r2, [r3, #0]
 800ed72:	687b      	ldr	r3, [r7, #4]
 800ed74:	681b      	ldr	r3, [r3, #0]
 800ed76:	429a      	cmp	r2, r3
 800ed78:	d113      	bne.n	800eda2 <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 800ed7a:	4a3d      	ldr	r2, [pc, #244]	@ (800ee70 <inc_lock+0x118>)
 800ed7c:	68fb      	ldr	r3, [r7, #12]
 800ed7e:	011b      	lsls	r3, r3, #4
 800ed80:	4413      	add	r3, r2
 800ed82:	3304      	adds	r3, #4
 800ed84:	681a      	ldr	r2, [r3, #0]
 800ed86:	687b      	ldr	r3, [r7, #4]
 800ed88:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 800ed8a:	429a      	cmp	r2, r3
 800ed8c:	d109      	bne.n	800eda2 <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 800ed8e:	4a38      	ldr	r2, [pc, #224]	@ (800ee70 <inc_lock+0x118>)
 800ed90:	68fb      	ldr	r3, [r7, #12]
 800ed92:	011b      	lsls	r3, r3, #4
 800ed94:	4413      	add	r3, r2
 800ed96:	3308      	adds	r3, #8
 800ed98:	681a      	ldr	r2, [r3, #0]
 800ed9a:	687b      	ldr	r3, [r7, #4]
 800ed9c:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 800ed9e:	429a      	cmp	r2, r3
 800eda0:	d006      	beq.n	800edb0 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800eda2:	68fb      	ldr	r3, [r7, #12]
 800eda4:	3301      	adds	r3, #1
 800eda6:	60fb      	str	r3, [r7, #12]
 800eda8:	68fb      	ldr	r3, [r7, #12]
 800edaa:	2b01      	cmp	r3, #1
 800edac:	d9dc      	bls.n	800ed68 <inc_lock+0x10>
 800edae:	e000      	b.n	800edb2 <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 800edb0:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 800edb2:	68fb      	ldr	r3, [r7, #12]
 800edb4:	2b02      	cmp	r3, #2
 800edb6:	d132      	bne.n	800ee1e <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800edb8:	2300      	movs	r3, #0
 800edba:	60fb      	str	r3, [r7, #12]
 800edbc:	e002      	b.n	800edc4 <inc_lock+0x6c>
 800edbe:	68fb      	ldr	r3, [r7, #12]
 800edc0:	3301      	adds	r3, #1
 800edc2:	60fb      	str	r3, [r7, #12]
 800edc4:	68fb      	ldr	r3, [r7, #12]
 800edc6:	2b01      	cmp	r3, #1
 800edc8:	d806      	bhi.n	800edd8 <inc_lock+0x80>
 800edca:	4a29      	ldr	r2, [pc, #164]	@ (800ee70 <inc_lock+0x118>)
 800edcc:	68fb      	ldr	r3, [r7, #12]
 800edce:	011b      	lsls	r3, r3, #4
 800edd0:	4413      	add	r3, r2
 800edd2:	681b      	ldr	r3, [r3, #0]
 800edd4:	2b00      	cmp	r3, #0
 800edd6:	d1f2      	bne.n	800edbe <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 800edd8:	68fb      	ldr	r3, [r7, #12]
 800edda:	2b02      	cmp	r3, #2
 800eddc:	d101      	bne.n	800ede2 <inc_lock+0x8a>
 800edde:	2300      	movs	r3, #0
 800ede0:	e040      	b.n	800ee64 <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 800ede2:	687b      	ldr	r3, [r7, #4]
 800ede4:	681a      	ldr	r2, [r3, #0]
 800ede6:	4922      	ldr	r1, [pc, #136]	@ (800ee70 <inc_lock+0x118>)
 800ede8:	68fb      	ldr	r3, [r7, #12]
 800edea:	011b      	lsls	r3, r3, #4
 800edec:	440b      	add	r3, r1
 800edee:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 800edf0:	687b      	ldr	r3, [r7, #4]
 800edf2:	689a      	ldr	r2, [r3, #8]
 800edf4:	491e      	ldr	r1, [pc, #120]	@ (800ee70 <inc_lock+0x118>)
 800edf6:	68fb      	ldr	r3, [r7, #12]
 800edf8:	011b      	lsls	r3, r3, #4
 800edfa:	440b      	add	r3, r1
 800edfc:	3304      	adds	r3, #4
 800edfe:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 800ee00:	687b      	ldr	r3, [r7, #4]
 800ee02:	695a      	ldr	r2, [r3, #20]
 800ee04:	491a      	ldr	r1, [pc, #104]	@ (800ee70 <inc_lock+0x118>)
 800ee06:	68fb      	ldr	r3, [r7, #12]
 800ee08:	011b      	lsls	r3, r3, #4
 800ee0a:	440b      	add	r3, r1
 800ee0c:	3308      	adds	r3, #8
 800ee0e:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 800ee10:	4a17      	ldr	r2, [pc, #92]	@ (800ee70 <inc_lock+0x118>)
 800ee12:	68fb      	ldr	r3, [r7, #12]
 800ee14:	011b      	lsls	r3, r3, #4
 800ee16:	4413      	add	r3, r2
 800ee18:	330c      	adds	r3, #12
 800ee1a:	2200      	movs	r2, #0
 800ee1c:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 800ee1e:	683b      	ldr	r3, [r7, #0]
 800ee20:	2b00      	cmp	r3, #0
 800ee22:	d009      	beq.n	800ee38 <inc_lock+0xe0>
 800ee24:	4a12      	ldr	r2, [pc, #72]	@ (800ee70 <inc_lock+0x118>)
 800ee26:	68fb      	ldr	r3, [r7, #12]
 800ee28:	011b      	lsls	r3, r3, #4
 800ee2a:	4413      	add	r3, r2
 800ee2c:	330c      	adds	r3, #12
 800ee2e:	881b      	ldrh	r3, [r3, #0]
 800ee30:	2b00      	cmp	r3, #0
 800ee32:	d001      	beq.n	800ee38 <inc_lock+0xe0>
 800ee34:	2300      	movs	r3, #0
 800ee36:	e015      	b.n	800ee64 <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 800ee38:	683b      	ldr	r3, [r7, #0]
 800ee3a:	2b00      	cmp	r3, #0
 800ee3c:	d108      	bne.n	800ee50 <inc_lock+0xf8>
 800ee3e:	4a0c      	ldr	r2, [pc, #48]	@ (800ee70 <inc_lock+0x118>)
 800ee40:	68fb      	ldr	r3, [r7, #12]
 800ee42:	011b      	lsls	r3, r3, #4
 800ee44:	4413      	add	r3, r2
 800ee46:	330c      	adds	r3, #12
 800ee48:	881b      	ldrh	r3, [r3, #0]
 800ee4a:	3301      	adds	r3, #1
 800ee4c:	b29a      	uxth	r2, r3
 800ee4e:	e001      	b.n	800ee54 <inc_lock+0xfc>
 800ee50:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800ee54:	4906      	ldr	r1, [pc, #24]	@ (800ee70 <inc_lock+0x118>)
 800ee56:	68fb      	ldr	r3, [r7, #12]
 800ee58:	011b      	lsls	r3, r3, #4
 800ee5a:	440b      	add	r3, r1
 800ee5c:	330c      	adds	r3, #12
 800ee5e:	801a      	strh	r2, [r3, #0]

	return i + 1;
 800ee60:	68fb      	ldr	r3, [r7, #12]
 800ee62:	3301      	adds	r3, #1
}
 800ee64:	4618      	mov	r0, r3
 800ee66:	3714      	adds	r7, #20
 800ee68:	46bd      	mov	sp, r7
 800ee6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee6e:	4770      	bx	lr
 800ee70:	200019b8 	.word	0x200019b8

0800ee74 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 800ee74:	b480      	push	{r7}
 800ee76:	b085      	sub	sp, #20
 800ee78:	af00      	add	r7, sp, #0
 800ee7a:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 800ee7c:	687b      	ldr	r3, [r7, #4]
 800ee7e:	3b01      	subs	r3, #1
 800ee80:	607b      	str	r3, [r7, #4]
 800ee82:	687b      	ldr	r3, [r7, #4]
 800ee84:	2b01      	cmp	r3, #1
 800ee86:	d825      	bhi.n	800eed4 <dec_lock+0x60>
		n = Files[i].ctr;
 800ee88:	4a17      	ldr	r2, [pc, #92]	@ (800eee8 <dec_lock+0x74>)
 800ee8a:	687b      	ldr	r3, [r7, #4]
 800ee8c:	011b      	lsls	r3, r3, #4
 800ee8e:	4413      	add	r3, r2
 800ee90:	330c      	adds	r3, #12
 800ee92:	881b      	ldrh	r3, [r3, #0]
 800ee94:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 800ee96:	89fb      	ldrh	r3, [r7, #14]
 800ee98:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800ee9c:	d101      	bne.n	800eea2 <dec_lock+0x2e>
 800ee9e:	2300      	movs	r3, #0
 800eea0:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 800eea2:	89fb      	ldrh	r3, [r7, #14]
 800eea4:	2b00      	cmp	r3, #0
 800eea6:	d002      	beq.n	800eeae <dec_lock+0x3a>
 800eea8:	89fb      	ldrh	r3, [r7, #14]
 800eeaa:	3b01      	subs	r3, #1
 800eeac:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 800eeae:	4a0e      	ldr	r2, [pc, #56]	@ (800eee8 <dec_lock+0x74>)
 800eeb0:	687b      	ldr	r3, [r7, #4]
 800eeb2:	011b      	lsls	r3, r3, #4
 800eeb4:	4413      	add	r3, r2
 800eeb6:	330c      	adds	r3, #12
 800eeb8:	89fa      	ldrh	r2, [r7, #14]
 800eeba:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 800eebc:	89fb      	ldrh	r3, [r7, #14]
 800eebe:	2b00      	cmp	r3, #0
 800eec0:	d105      	bne.n	800eece <dec_lock+0x5a>
 800eec2:	4a09      	ldr	r2, [pc, #36]	@ (800eee8 <dec_lock+0x74>)
 800eec4:	687b      	ldr	r3, [r7, #4]
 800eec6:	011b      	lsls	r3, r3, #4
 800eec8:	4413      	add	r3, r2
 800eeca:	2200      	movs	r2, #0
 800eecc:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 800eece:	2300      	movs	r3, #0
 800eed0:	737b      	strb	r3, [r7, #13]
 800eed2:	e001      	b.n	800eed8 <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 800eed4:	2302      	movs	r3, #2
 800eed6:	737b      	strb	r3, [r7, #13]
	}
	return res;
 800eed8:	7b7b      	ldrb	r3, [r7, #13]
}
 800eeda:	4618      	mov	r0, r3
 800eedc:	3714      	adds	r7, #20
 800eede:	46bd      	mov	sp, r7
 800eee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eee4:	4770      	bx	lr
 800eee6:	bf00      	nop
 800eee8:	200019b8 	.word	0x200019b8

0800eeec <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 800eeec:	b480      	push	{r7}
 800eeee:	b085      	sub	sp, #20
 800eef0:	af00      	add	r7, sp, #0
 800eef2:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 800eef4:	2300      	movs	r3, #0
 800eef6:	60fb      	str	r3, [r7, #12]
 800eef8:	e010      	b.n	800ef1c <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 800eefa:	4a0d      	ldr	r2, [pc, #52]	@ (800ef30 <clear_lock+0x44>)
 800eefc:	68fb      	ldr	r3, [r7, #12]
 800eefe:	011b      	lsls	r3, r3, #4
 800ef00:	4413      	add	r3, r2
 800ef02:	681b      	ldr	r3, [r3, #0]
 800ef04:	687a      	ldr	r2, [r7, #4]
 800ef06:	429a      	cmp	r2, r3
 800ef08:	d105      	bne.n	800ef16 <clear_lock+0x2a>
 800ef0a:	4a09      	ldr	r2, [pc, #36]	@ (800ef30 <clear_lock+0x44>)
 800ef0c:	68fb      	ldr	r3, [r7, #12]
 800ef0e:	011b      	lsls	r3, r3, #4
 800ef10:	4413      	add	r3, r2
 800ef12:	2200      	movs	r2, #0
 800ef14:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 800ef16:	68fb      	ldr	r3, [r7, #12]
 800ef18:	3301      	adds	r3, #1
 800ef1a:	60fb      	str	r3, [r7, #12]
 800ef1c:	68fb      	ldr	r3, [r7, #12]
 800ef1e:	2b01      	cmp	r3, #1
 800ef20:	d9eb      	bls.n	800eefa <clear_lock+0xe>
	}
}
 800ef22:	bf00      	nop
 800ef24:	bf00      	nop
 800ef26:	3714      	adds	r7, #20
 800ef28:	46bd      	mov	sp, r7
 800ef2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ef2e:	4770      	bx	lr
 800ef30:	200019b8 	.word	0x200019b8

0800ef34 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 800ef34:	b580      	push	{r7, lr}
 800ef36:	b086      	sub	sp, #24
 800ef38:	af00      	add	r7, sp, #0
 800ef3a:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 800ef3c:	2300      	movs	r3, #0
 800ef3e:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 800ef40:	687b      	ldr	r3, [r7, #4]
 800ef42:	78db      	ldrb	r3, [r3, #3]
 800ef44:	2b00      	cmp	r3, #0
 800ef46:	d034      	beq.n	800efb2 <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 800ef48:	687b      	ldr	r3, [r7, #4]
 800ef4a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ef4c:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 800ef4e:	687b      	ldr	r3, [r7, #4]
 800ef50:	7858      	ldrb	r0, [r3, #1]
 800ef52:	687b      	ldr	r3, [r7, #4]
 800ef54:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 800ef58:	2301      	movs	r3, #1
 800ef5a:	697a      	ldr	r2, [r7, #20]
 800ef5c:	f7ff fd0e 	bl	800e97c <disk_write>
 800ef60:	4603      	mov	r3, r0
 800ef62:	2b00      	cmp	r3, #0
 800ef64:	d002      	beq.n	800ef6c <sync_window+0x38>
			res = FR_DISK_ERR;
 800ef66:	2301      	movs	r3, #1
 800ef68:	73fb      	strb	r3, [r7, #15]
 800ef6a:	e022      	b.n	800efb2 <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 800ef6c:	687b      	ldr	r3, [r7, #4]
 800ef6e:	2200      	movs	r2, #0
 800ef70:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 800ef72:	687b      	ldr	r3, [r7, #4]
 800ef74:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ef76:	697a      	ldr	r2, [r7, #20]
 800ef78:	1ad2      	subs	r2, r2, r3
 800ef7a:	687b      	ldr	r3, [r7, #4]
 800ef7c:	69db      	ldr	r3, [r3, #28]
 800ef7e:	429a      	cmp	r2, r3
 800ef80:	d217      	bcs.n	800efb2 <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800ef82:	687b      	ldr	r3, [r7, #4]
 800ef84:	789b      	ldrb	r3, [r3, #2]
 800ef86:	613b      	str	r3, [r7, #16]
 800ef88:	e010      	b.n	800efac <sync_window+0x78>
					wsect += fs->fsize;
 800ef8a:	687b      	ldr	r3, [r7, #4]
 800ef8c:	69db      	ldr	r3, [r3, #28]
 800ef8e:	697a      	ldr	r2, [r7, #20]
 800ef90:	4413      	add	r3, r2
 800ef92:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 800ef94:	687b      	ldr	r3, [r7, #4]
 800ef96:	7858      	ldrb	r0, [r3, #1]
 800ef98:	687b      	ldr	r3, [r7, #4]
 800ef9a:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 800ef9e:	2301      	movs	r3, #1
 800efa0:	697a      	ldr	r2, [r7, #20]
 800efa2:	f7ff fceb 	bl	800e97c <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800efa6:	693b      	ldr	r3, [r7, #16]
 800efa8:	3b01      	subs	r3, #1
 800efaa:	613b      	str	r3, [r7, #16]
 800efac:	693b      	ldr	r3, [r7, #16]
 800efae:	2b01      	cmp	r3, #1
 800efb0:	d8eb      	bhi.n	800ef8a <sync_window+0x56>
				}
			}
		}
	}
	return res;
 800efb2:	7bfb      	ldrb	r3, [r7, #15]
}
 800efb4:	4618      	mov	r0, r3
 800efb6:	3718      	adds	r7, #24
 800efb8:	46bd      	mov	sp, r7
 800efba:	bd80      	pop	{r7, pc}

0800efbc <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 800efbc:	b580      	push	{r7, lr}
 800efbe:	b084      	sub	sp, #16
 800efc0:	af00      	add	r7, sp, #0
 800efc2:	6078      	str	r0, [r7, #4]
 800efc4:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 800efc6:	2300      	movs	r3, #0
 800efc8:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 800efca:	687b      	ldr	r3, [r7, #4]
 800efcc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800efce:	683a      	ldr	r2, [r7, #0]
 800efd0:	429a      	cmp	r2, r3
 800efd2:	d01b      	beq.n	800f00c <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 800efd4:	6878      	ldr	r0, [r7, #4]
 800efd6:	f7ff ffad 	bl	800ef34 <sync_window>
 800efda:	4603      	mov	r3, r0
 800efdc:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 800efde:	7bfb      	ldrb	r3, [r7, #15]
 800efe0:	2b00      	cmp	r3, #0
 800efe2:	d113      	bne.n	800f00c <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 800efe4:	687b      	ldr	r3, [r7, #4]
 800efe6:	7858      	ldrb	r0, [r3, #1]
 800efe8:	687b      	ldr	r3, [r7, #4]
 800efea:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 800efee:	2301      	movs	r3, #1
 800eff0:	683a      	ldr	r2, [r7, #0]
 800eff2:	f7ff fca3 	bl	800e93c <disk_read>
 800eff6:	4603      	mov	r3, r0
 800eff8:	2b00      	cmp	r3, #0
 800effa:	d004      	beq.n	800f006 <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 800effc:	f04f 33ff 	mov.w	r3, #4294967295
 800f000:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 800f002:	2301      	movs	r3, #1
 800f004:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 800f006:	687b      	ldr	r3, [r7, #4]
 800f008:	683a      	ldr	r2, [r7, #0]
 800f00a:	631a      	str	r2, [r3, #48]	@ 0x30
		}
	}
	return res;
 800f00c:	7bfb      	ldrb	r3, [r7, #15]
}
 800f00e:	4618      	mov	r0, r3
 800f010:	3710      	adds	r7, #16
 800f012:	46bd      	mov	sp, r7
 800f014:	bd80      	pop	{r7, pc}
	...

0800f018 <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 800f018:	b580      	push	{r7, lr}
 800f01a:	b084      	sub	sp, #16
 800f01c:	af00      	add	r7, sp, #0
 800f01e:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 800f020:	6878      	ldr	r0, [r7, #4]
 800f022:	f7ff ff87 	bl	800ef34 <sync_window>
 800f026:	4603      	mov	r3, r0
 800f028:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 800f02a:	7bfb      	ldrb	r3, [r7, #15]
 800f02c:	2b00      	cmp	r3, #0
 800f02e:	d158      	bne.n	800f0e2 <sync_fs+0xca>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 800f030:	687b      	ldr	r3, [r7, #4]
 800f032:	781b      	ldrb	r3, [r3, #0]
 800f034:	2b03      	cmp	r3, #3
 800f036:	d148      	bne.n	800f0ca <sync_fs+0xb2>
 800f038:	687b      	ldr	r3, [r7, #4]
 800f03a:	791b      	ldrb	r3, [r3, #4]
 800f03c:	2b01      	cmp	r3, #1
 800f03e:	d144      	bne.n	800f0ca <sync_fs+0xb2>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 800f040:	687b      	ldr	r3, [r7, #4]
 800f042:	3334      	adds	r3, #52	@ 0x34
 800f044:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800f048:	2100      	movs	r1, #0
 800f04a:	4618      	mov	r0, r3
 800f04c:	f7ff fd78 	bl	800eb40 <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 800f050:	687b      	ldr	r3, [r7, #4]
 800f052:	3334      	adds	r3, #52	@ 0x34
 800f054:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800f058:	f64a 2155 	movw	r1, #43605	@ 0xaa55
 800f05c:	4618      	mov	r0, r3
 800f05e:	f7ff fd07 	bl	800ea70 <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 800f062:	687b      	ldr	r3, [r7, #4]
 800f064:	3334      	adds	r3, #52	@ 0x34
 800f066:	4921      	ldr	r1, [pc, #132]	@ (800f0ec <sync_fs+0xd4>)
 800f068:	4618      	mov	r0, r3
 800f06a:	f7ff fd1c 	bl	800eaa6 <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 800f06e:	687b      	ldr	r3, [r7, #4]
 800f070:	3334      	adds	r3, #52	@ 0x34
 800f072:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 800f076:	491e      	ldr	r1, [pc, #120]	@ (800f0f0 <sync_fs+0xd8>)
 800f078:	4618      	mov	r0, r3
 800f07a:	f7ff fd14 	bl	800eaa6 <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 800f07e:	687b      	ldr	r3, [r7, #4]
 800f080:	3334      	adds	r3, #52	@ 0x34
 800f082:	f503 72f4 	add.w	r2, r3, #488	@ 0x1e8
 800f086:	687b      	ldr	r3, [r7, #4]
 800f088:	695b      	ldr	r3, [r3, #20]
 800f08a:	4619      	mov	r1, r3
 800f08c:	4610      	mov	r0, r2
 800f08e:	f7ff fd0a 	bl	800eaa6 <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 800f092:	687b      	ldr	r3, [r7, #4]
 800f094:	3334      	adds	r3, #52	@ 0x34
 800f096:	f503 72f6 	add.w	r2, r3, #492	@ 0x1ec
 800f09a:	687b      	ldr	r3, [r7, #4]
 800f09c:	691b      	ldr	r3, [r3, #16]
 800f09e:	4619      	mov	r1, r3
 800f0a0:	4610      	mov	r0, r2
 800f0a2:	f7ff fd00 	bl	800eaa6 <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 800f0a6:	687b      	ldr	r3, [r7, #4]
 800f0a8:	6a1b      	ldr	r3, [r3, #32]
 800f0aa:	1c5a      	adds	r2, r3, #1
 800f0ac:	687b      	ldr	r3, [r7, #4]
 800f0ae:	631a      	str	r2, [r3, #48]	@ 0x30
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 800f0b0:	687b      	ldr	r3, [r7, #4]
 800f0b2:	7858      	ldrb	r0, [r3, #1]
 800f0b4:	687b      	ldr	r3, [r7, #4]
 800f0b6:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 800f0ba:	687b      	ldr	r3, [r7, #4]
 800f0bc:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800f0be:	2301      	movs	r3, #1
 800f0c0:	f7ff fc5c 	bl	800e97c <disk_write>
			fs->fsi_flag = 0;
 800f0c4:	687b      	ldr	r3, [r7, #4]
 800f0c6:	2200      	movs	r2, #0
 800f0c8:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 800f0ca:	687b      	ldr	r3, [r7, #4]
 800f0cc:	785b      	ldrb	r3, [r3, #1]
 800f0ce:	2200      	movs	r2, #0
 800f0d0:	2100      	movs	r1, #0
 800f0d2:	4618      	mov	r0, r3
 800f0d4:	f7ff fc72 	bl	800e9bc <disk_ioctl>
 800f0d8:	4603      	mov	r3, r0
 800f0da:	2b00      	cmp	r3, #0
 800f0dc:	d001      	beq.n	800f0e2 <sync_fs+0xca>
 800f0de:	2301      	movs	r3, #1
 800f0e0:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 800f0e2:	7bfb      	ldrb	r3, [r7, #15]
}
 800f0e4:	4618      	mov	r0, r3
 800f0e6:	3710      	adds	r7, #16
 800f0e8:	46bd      	mov	sp, r7
 800f0ea:	bd80      	pop	{r7, pc}
 800f0ec:	41615252 	.word	0x41615252
 800f0f0:	61417272 	.word	0x61417272

0800f0f4 <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 800f0f4:	b480      	push	{r7}
 800f0f6:	b083      	sub	sp, #12
 800f0f8:	af00      	add	r7, sp, #0
 800f0fa:	6078      	str	r0, [r7, #4]
 800f0fc:	6039      	str	r1, [r7, #0]
	clst -= 2;
 800f0fe:	683b      	ldr	r3, [r7, #0]
 800f100:	3b02      	subs	r3, #2
 800f102:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800f104:	687b      	ldr	r3, [r7, #4]
 800f106:	699b      	ldr	r3, [r3, #24]
 800f108:	3b02      	subs	r3, #2
 800f10a:	683a      	ldr	r2, [r7, #0]
 800f10c:	429a      	cmp	r2, r3
 800f10e:	d301      	bcc.n	800f114 <clust2sect+0x20>
 800f110:	2300      	movs	r3, #0
 800f112:	e008      	b.n	800f126 <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 800f114:	687b      	ldr	r3, [r7, #4]
 800f116:	895b      	ldrh	r3, [r3, #10]
 800f118:	461a      	mov	r2, r3
 800f11a:	683b      	ldr	r3, [r7, #0]
 800f11c:	fb03 f202 	mul.w	r2, r3, r2
 800f120:	687b      	ldr	r3, [r7, #4]
 800f122:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f124:	4413      	add	r3, r2
}
 800f126:	4618      	mov	r0, r3
 800f128:	370c      	adds	r7, #12
 800f12a:	46bd      	mov	sp, r7
 800f12c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f130:	4770      	bx	lr

0800f132 <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 800f132:	b580      	push	{r7, lr}
 800f134:	b086      	sub	sp, #24
 800f136:	af00      	add	r7, sp, #0
 800f138:	6078      	str	r0, [r7, #4]
 800f13a:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 800f13c:	687b      	ldr	r3, [r7, #4]
 800f13e:	681b      	ldr	r3, [r3, #0]
 800f140:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 800f142:	683b      	ldr	r3, [r7, #0]
 800f144:	2b01      	cmp	r3, #1
 800f146:	d904      	bls.n	800f152 <get_fat+0x20>
 800f148:	693b      	ldr	r3, [r7, #16]
 800f14a:	699b      	ldr	r3, [r3, #24]
 800f14c:	683a      	ldr	r2, [r7, #0]
 800f14e:	429a      	cmp	r2, r3
 800f150:	d302      	bcc.n	800f158 <get_fat+0x26>
		val = 1;	/* Internal error */
 800f152:	2301      	movs	r3, #1
 800f154:	617b      	str	r3, [r7, #20]
 800f156:	e08e      	b.n	800f276 <get_fat+0x144>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 800f158:	f04f 33ff 	mov.w	r3, #4294967295
 800f15c:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 800f15e:	693b      	ldr	r3, [r7, #16]
 800f160:	781b      	ldrb	r3, [r3, #0]
 800f162:	2b03      	cmp	r3, #3
 800f164:	d061      	beq.n	800f22a <get_fat+0xf8>
 800f166:	2b03      	cmp	r3, #3
 800f168:	dc7b      	bgt.n	800f262 <get_fat+0x130>
 800f16a:	2b01      	cmp	r3, #1
 800f16c:	d002      	beq.n	800f174 <get_fat+0x42>
 800f16e:	2b02      	cmp	r3, #2
 800f170:	d041      	beq.n	800f1f6 <get_fat+0xc4>
 800f172:	e076      	b.n	800f262 <get_fat+0x130>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 800f174:	683b      	ldr	r3, [r7, #0]
 800f176:	60fb      	str	r3, [r7, #12]
 800f178:	68fb      	ldr	r3, [r7, #12]
 800f17a:	085b      	lsrs	r3, r3, #1
 800f17c:	68fa      	ldr	r2, [r7, #12]
 800f17e:	4413      	add	r3, r2
 800f180:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800f182:	693b      	ldr	r3, [r7, #16]
 800f184:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800f186:	68fb      	ldr	r3, [r7, #12]
 800f188:	0a5b      	lsrs	r3, r3, #9
 800f18a:	4413      	add	r3, r2
 800f18c:	4619      	mov	r1, r3
 800f18e:	6938      	ldr	r0, [r7, #16]
 800f190:	f7ff ff14 	bl	800efbc <move_window>
 800f194:	4603      	mov	r3, r0
 800f196:	2b00      	cmp	r3, #0
 800f198:	d166      	bne.n	800f268 <get_fat+0x136>
			wc = fs->win[bc++ % SS(fs)];
 800f19a:	68fb      	ldr	r3, [r7, #12]
 800f19c:	1c5a      	adds	r2, r3, #1
 800f19e:	60fa      	str	r2, [r7, #12]
 800f1a0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800f1a4:	693a      	ldr	r2, [r7, #16]
 800f1a6:	4413      	add	r3, r2
 800f1a8:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800f1ac:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800f1ae:	693b      	ldr	r3, [r7, #16]
 800f1b0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800f1b2:	68fb      	ldr	r3, [r7, #12]
 800f1b4:	0a5b      	lsrs	r3, r3, #9
 800f1b6:	4413      	add	r3, r2
 800f1b8:	4619      	mov	r1, r3
 800f1ba:	6938      	ldr	r0, [r7, #16]
 800f1bc:	f7ff fefe 	bl	800efbc <move_window>
 800f1c0:	4603      	mov	r3, r0
 800f1c2:	2b00      	cmp	r3, #0
 800f1c4:	d152      	bne.n	800f26c <get_fat+0x13a>
			wc |= fs->win[bc % SS(fs)] << 8;
 800f1c6:	68fb      	ldr	r3, [r7, #12]
 800f1c8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800f1cc:	693a      	ldr	r2, [r7, #16]
 800f1ce:	4413      	add	r3, r2
 800f1d0:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800f1d4:	021b      	lsls	r3, r3, #8
 800f1d6:	68ba      	ldr	r2, [r7, #8]
 800f1d8:	4313      	orrs	r3, r2
 800f1da:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 800f1dc:	683b      	ldr	r3, [r7, #0]
 800f1de:	f003 0301 	and.w	r3, r3, #1
 800f1e2:	2b00      	cmp	r3, #0
 800f1e4:	d002      	beq.n	800f1ec <get_fat+0xba>
 800f1e6:	68bb      	ldr	r3, [r7, #8]
 800f1e8:	091b      	lsrs	r3, r3, #4
 800f1ea:	e002      	b.n	800f1f2 <get_fat+0xc0>
 800f1ec:	68bb      	ldr	r3, [r7, #8]
 800f1ee:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800f1f2:	617b      	str	r3, [r7, #20]
			break;
 800f1f4:	e03f      	b.n	800f276 <get_fat+0x144>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800f1f6:	693b      	ldr	r3, [r7, #16]
 800f1f8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800f1fa:	683b      	ldr	r3, [r7, #0]
 800f1fc:	0a1b      	lsrs	r3, r3, #8
 800f1fe:	4413      	add	r3, r2
 800f200:	4619      	mov	r1, r3
 800f202:	6938      	ldr	r0, [r7, #16]
 800f204:	f7ff feda 	bl	800efbc <move_window>
 800f208:	4603      	mov	r3, r0
 800f20a:	2b00      	cmp	r3, #0
 800f20c:	d130      	bne.n	800f270 <get_fat+0x13e>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 800f20e:	693b      	ldr	r3, [r7, #16]
 800f210:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800f214:	683b      	ldr	r3, [r7, #0]
 800f216:	005b      	lsls	r3, r3, #1
 800f218:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 800f21c:	4413      	add	r3, r2
 800f21e:	4618      	mov	r0, r3
 800f220:	f7ff fbea 	bl	800e9f8 <ld_word>
 800f224:	4603      	mov	r3, r0
 800f226:	617b      	str	r3, [r7, #20]
			break;
 800f228:	e025      	b.n	800f276 <get_fat+0x144>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800f22a:	693b      	ldr	r3, [r7, #16]
 800f22c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800f22e:	683b      	ldr	r3, [r7, #0]
 800f230:	09db      	lsrs	r3, r3, #7
 800f232:	4413      	add	r3, r2
 800f234:	4619      	mov	r1, r3
 800f236:	6938      	ldr	r0, [r7, #16]
 800f238:	f7ff fec0 	bl	800efbc <move_window>
 800f23c:	4603      	mov	r3, r0
 800f23e:	2b00      	cmp	r3, #0
 800f240:	d118      	bne.n	800f274 <get_fat+0x142>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 800f242:	693b      	ldr	r3, [r7, #16]
 800f244:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800f248:	683b      	ldr	r3, [r7, #0]
 800f24a:	009b      	lsls	r3, r3, #2
 800f24c:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 800f250:	4413      	add	r3, r2
 800f252:	4618      	mov	r0, r3
 800f254:	f7ff fbe9 	bl	800ea2a <ld_dword>
 800f258:	4603      	mov	r3, r0
 800f25a:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 800f25e:	617b      	str	r3, [r7, #20]
			break;
 800f260:	e009      	b.n	800f276 <get_fat+0x144>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 800f262:	2301      	movs	r3, #1
 800f264:	617b      	str	r3, [r7, #20]
 800f266:	e006      	b.n	800f276 <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800f268:	bf00      	nop
 800f26a:	e004      	b.n	800f276 <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800f26c:	bf00      	nop
 800f26e:	e002      	b.n	800f276 <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800f270:	bf00      	nop
 800f272:	e000      	b.n	800f276 <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800f274:	bf00      	nop
		}
	}

	return val;
 800f276:	697b      	ldr	r3, [r7, #20]
}
 800f278:	4618      	mov	r0, r3
 800f27a:	3718      	adds	r7, #24
 800f27c:	46bd      	mov	sp, r7
 800f27e:	bd80      	pop	{r7, pc}

0800f280 <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 800f280:	b590      	push	{r4, r7, lr}
 800f282:	b089      	sub	sp, #36	@ 0x24
 800f284:	af00      	add	r7, sp, #0
 800f286:	60f8      	str	r0, [r7, #12]
 800f288:	60b9      	str	r1, [r7, #8]
 800f28a:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 800f28c:	2302      	movs	r3, #2
 800f28e:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 800f290:	68bb      	ldr	r3, [r7, #8]
 800f292:	2b01      	cmp	r3, #1
 800f294:	f240 80d9 	bls.w	800f44a <put_fat+0x1ca>
 800f298:	68fb      	ldr	r3, [r7, #12]
 800f29a:	699b      	ldr	r3, [r3, #24]
 800f29c:	68ba      	ldr	r2, [r7, #8]
 800f29e:	429a      	cmp	r2, r3
 800f2a0:	f080 80d3 	bcs.w	800f44a <put_fat+0x1ca>
		switch (fs->fs_type) {
 800f2a4:	68fb      	ldr	r3, [r7, #12]
 800f2a6:	781b      	ldrb	r3, [r3, #0]
 800f2a8:	2b03      	cmp	r3, #3
 800f2aa:	f000 8096 	beq.w	800f3da <put_fat+0x15a>
 800f2ae:	2b03      	cmp	r3, #3
 800f2b0:	f300 80cb 	bgt.w	800f44a <put_fat+0x1ca>
 800f2b4:	2b01      	cmp	r3, #1
 800f2b6:	d002      	beq.n	800f2be <put_fat+0x3e>
 800f2b8:	2b02      	cmp	r3, #2
 800f2ba:	d06e      	beq.n	800f39a <put_fat+0x11a>
 800f2bc:	e0c5      	b.n	800f44a <put_fat+0x1ca>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 800f2be:	68bb      	ldr	r3, [r7, #8]
 800f2c0:	61bb      	str	r3, [r7, #24]
 800f2c2:	69bb      	ldr	r3, [r7, #24]
 800f2c4:	085b      	lsrs	r3, r3, #1
 800f2c6:	69ba      	ldr	r2, [r7, #24]
 800f2c8:	4413      	add	r3, r2
 800f2ca:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800f2cc:	68fb      	ldr	r3, [r7, #12]
 800f2ce:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800f2d0:	69bb      	ldr	r3, [r7, #24]
 800f2d2:	0a5b      	lsrs	r3, r3, #9
 800f2d4:	4413      	add	r3, r2
 800f2d6:	4619      	mov	r1, r3
 800f2d8:	68f8      	ldr	r0, [r7, #12]
 800f2da:	f7ff fe6f 	bl	800efbc <move_window>
 800f2de:	4603      	mov	r3, r0
 800f2e0:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800f2e2:	7ffb      	ldrb	r3, [r7, #31]
 800f2e4:	2b00      	cmp	r3, #0
 800f2e6:	f040 80a9 	bne.w	800f43c <put_fat+0x1bc>
			p = fs->win + bc++ % SS(fs);
 800f2ea:	68fb      	ldr	r3, [r7, #12]
 800f2ec:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800f2f0:	69bb      	ldr	r3, [r7, #24]
 800f2f2:	1c59      	adds	r1, r3, #1
 800f2f4:	61b9      	str	r1, [r7, #24]
 800f2f6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800f2fa:	4413      	add	r3, r2
 800f2fc:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 800f2fe:	68bb      	ldr	r3, [r7, #8]
 800f300:	f003 0301 	and.w	r3, r3, #1
 800f304:	2b00      	cmp	r3, #0
 800f306:	d00d      	beq.n	800f324 <put_fat+0xa4>
 800f308:	697b      	ldr	r3, [r7, #20]
 800f30a:	781b      	ldrb	r3, [r3, #0]
 800f30c:	b25b      	sxtb	r3, r3
 800f30e:	f003 030f 	and.w	r3, r3, #15
 800f312:	b25a      	sxtb	r2, r3
 800f314:	687b      	ldr	r3, [r7, #4]
 800f316:	b25b      	sxtb	r3, r3
 800f318:	011b      	lsls	r3, r3, #4
 800f31a:	b25b      	sxtb	r3, r3
 800f31c:	4313      	orrs	r3, r2
 800f31e:	b25b      	sxtb	r3, r3
 800f320:	b2db      	uxtb	r3, r3
 800f322:	e001      	b.n	800f328 <put_fat+0xa8>
 800f324:	687b      	ldr	r3, [r7, #4]
 800f326:	b2db      	uxtb	r3, r3
 800f328:	697a      	ldr	r2, [r7, #20]
 800f32a:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800f32c:	68fb      	ldr	r3, [r7, #12]
 800f32e:	2201      	movs	r2, #1
 800f330:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800f332:	68fb      	ldr	r3, [r7, #12]
 800f334:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800f336:	69bb      	ldr	r3, [r7, #24]
 800f338:	0a5b      	lsrs	r3, r3, #9
 800f33a:	4413      	add	r3, r2
 800f33c:	4619      	mov	r1, r3
 800f33e:	68f8      	ldr	r0, [r7, #12]
 800f340:	f7ff fe3c 	bl	800efbc <move_window>
 800f344:	4603      	mov	r3, r0
 800f346:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800f348:	7ffb      	ldrb	r3, [r7, #31]
 800f34a:	2b00      	cmp	r3, #0
 800f34c:	d178      	bne.n	800f440 <put_fat+0x1c0>
			p = fs->win + bc % SS(fs);
 800f34e:	68fb      	ldr	r3, [r7, #12]
 800f350:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800f354:	69bb      	ldr	r3, [r7, #24]
 800f356:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800f35a:	4413      	add	r3, r2
 800f35c:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 800f35e:	68bb      	ldr	r3, [r7, #8]
 800f360:	f003 0301 	and.w	r3, r3, #1
 800f364:	2b00      	cmp	r3, #0
 800f366:	d003      	beq.n	800f370 <put_fat+0xf0>
 800f368:	687b      	ldr	r3, [r7, #4]
 800f36a:	091b      	lsrs	r3, r3, #4
 800f36c:	b2db      	uxtb	r3, r3
 800f36e:	e00e      	b.n	800f38e <put_fat+0x10e>
 800f370:	697b      	ldr	r3, [r7, #20]
 800f372:	781b      	ldrb	r3, [r3, #0]
 800f374:	b25b      	sxtb	r3, r3
 800f376:	f023 030f 	bic.w	r3, r3, #15
 800f37a:	b25a      	sxtb	r2, r3
 800f37c:	687b      	ldr	r3, [r7, #4]
 800f37e:	0a1b      	lsrs	r3, r3, #8
 800f380:	b25b      	sxtb	r3, r3
 800f382:	f003 030f 	and.w	r3, r3, #15
 800f386:	b25b      	sxtb	r3, r3
 800f388:	4313      	orrs	r3, r2
 800f38a:	b25b      	sxtb	r3, r3
 800f38c:	b2db      	uxtb	r3, r3
 800f38e:	697a      	ldr	r2, [r7, #20]
 800f390:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800f392:	68fb      	ldr	r3, [r7, #12]
 800f394:	2201      	movs	r2, #1
 800f396:	70da      	strb	r2, [r3, #3]
			break;
 800f398:	e057      	b.n	800f44a <put_fat+0x1ca>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 800f39a:	68fb      	ldr	r3, [r7, #12]
 800f39c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800f39e:	68bb      	ldr	r3, [r7, #8]
 800f3a0:	0a1b      	lsrs	r3, r3, #8
 800f3a2:	4413      	add	r3, r2
 800f3a4:	4619      	mov	r1, r3
 800f3a6:	68f8      	ldr	r0, [r7, #12]
 800f3a8:	f7ff fe08 	bl	800efbc <move_window>
 800f3ac:	4603      	mov	r3, r0
 800f3ae:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800f3b0:	7ffb      	ldrb	r3, [r7, #31]
 800f3b2:	2b00      	cmp	r3, #0
 800f3b4:	d146      	bne.n	800f444 <put_fat+0x1c4>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 800f3b6:	68fb      	ldr	r3, [r7, #12]
 800f3b8:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800f3bc:	68bb      	ldr	r3, [r7, #8]
 800f3be:	005b      	lsls	r3, r3, #1
 800f3c0:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 800f3c4:	4413      	add	r3, r2
 800f3c6:	687a      	ldr	r2, [r7, #4]
 800f3c8:	b292      	uxth	r2, r2
 800f3ca:	4611      	mov	r1, r2
 800f3cc:	4618      	mov	r0, r3
 800f3ce:	f7ff fb4f 	bl	800ea70 <st_word>
			fs->wflag = 1;
 800f3d2:	68fb      	ldr	r3, [r7, #12]
 800f3d4:	2201      	movs	r2, #1
 800f3d6:	70da      	strb	r2, [r3, #3]
			break;
 800f3d8:	e037      	b.n	800f44a <put_fat+0x1ca>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 800f3da:	68fb      	ldr	r3, [r7, #12]
 800f3dc:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800f3de:	68bb      	ldr	r3, [r7, #8]
 800f3e0:	09db      	lsrs	r3, r3, #7
 800f3e2:	4413      	add	r3, r2
 800f3e4:	4619      	mov	r1, r3
 800f3e6:	68f8      	ldr	r0, [r7, #12]
 800f3e8:	f7ff fde8 	bl	800efbc <move_window>
 800f3ec:	4603      	mov	r3, r0
 800f3ee:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800f3f0:	7ffb      	ldrb	r3, [r7, #31]
 800f3f2:	2b00      	cmp	r3, #0
 800f3f4:	d128      	bne.n	800f448 <put_fat+0x1c8>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 800f3f6:	687b      	ldr	r3, [r7, #4]
 800f3f8:	f023 4470 	bic.w	r4, r3, #4026531840	@ 0xf0000000
 800f3fc:	68fb      	ldr	r3, [r7, #12]
 800f3fe:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800f402:	68bb      	ldr	r3, [r7, #8]
 800f404:	009b      	lsls	r3, r3, #2
 800f406:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 800f40a:	4413      	add	r3, r2
 800f40c:	4618      	mov	r0, r3
 800f40e:	f7ff fb0c 	bl	800ea2a <ld_dword>
 800f412:	4603      	mov	r3, r0
 800f414:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 800f418:	4323      	orrs	r3, r4
 800f41a:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 800f41c:	68fb      	ldr	r3, [r7, #12]
 800f41e:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800f422:	68bb      	ldr	r3, [r7, #8]
 800f424:	009b      	lsls	r3, r3, #2
 800f426:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 800f42a:	4413      	add	r3, r2
 800f42c:	6879      	ldr	r1, [r7, #4]
 800f42e:	4618      	mov	r0, r3
 800f430:	f7ff fb39 	bl	800eaa6 <st_dword>
			fs->wflag = 1;
 800f434:	68fb      	ldr	r3, [r7, #12]
 800f436:	2201      	movs	r2, #1
 800f438:	70da      	strb	r2, [r3, #3]
			break;
 800f43a:	e006      	b.n	800f44a <put_fat+0x1ca>
			if (res != FR_OK) break;
 800f43c:	bf00      	nop
 800f43e:	e004      	b.n	800f44a <put_fat+0x1ca>
			if (res != FR_OK) break;
 800f440:	bf00      	nop
 800f442:	e002      	b.n	800f44a <put_fat+0x1ca>
			if (res != FR_OK) break;
 800f444:	bf00      	nop
 800f446:	e000      	b.n	800f44a <put_fat+0x1ca>
			if (res != FR_OK) break;
 800f448:	bf00      	nop
		}
	}
	return res;
 800f44a:	7ffb      	ldrb	r3, [r7, #31]
}
 800f44c:	4618      	mov	r0, r3
 800f44e:	3724      	adds	r7, #36	@ 0x24
 800f450:	46bd      	mov	sp, r7
 800f452:	bd90      	pop	{r4, r7, pc}

0800f454 <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 800f454:	b580      	push	{r7, lr}
 800f456:	b088      	sub	sp, #32
 800f458:	af00      	add	r7, sp, #0
 800f45a:	60f8      	str	r0, [r7, #12]
 800f45c:	60b9      	str	r1, [r7, #8]
 800f45e:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 800f460:	2300      	movs	r3, #0
 800f462:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 800f464:	68fb      	ldr	r3, [r7, #12]
 800f466:	681b      	ldr	r3, [r3, #0]
 800f468:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 800f46a:	68bb      	ldr	r3, [r7, #8]
 800f46c:	2b01      	cmp	r3, #1
 800f46e:	d904      	bls.n	800f47a <remove_chain+0x26>
 800f470:	69bb      	ldr	r3, [r7, #24]
 800f472:	699b      	ldr	r3, [r3, #24]
 800f474:	68ba      	ldr	r2, [r7, #8]
 800f476:	429a      	cmp	r2, r3
 800f478:	d301      	bcc.n	800f47e <remove_chain+0x2a>
 800f47a:	2302      	movs	r3, #2
 800f47c:	e04b      	b.n	800f516 <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 800f47e:	687b      	ldr	r3, [r7, #4]
 800f480:	2b00      	cmp	r3, #0
 800f482:	d00c      	beq.n	800f49e <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 800f484:	f04f 32ff 	mov.w	r2, #4294967295
 800f488:	6879      	ldr	r1, [r7, #4]
 800f48a:	69b8      	ldr	r0, [r7, #24]
 800f48c:	f7ff fef8 	bl	800f280 <put_fat>
 800f490:	4603      	mov	r3, r0
 800f492:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 800f494:	7ffb      	ldrb	r3, [r7, #31]
 800f496:	2b00      	cmp	r3, #0
 800f498:	d001      	beq.n	800f49e <remove_chain+0x4a>
 800f49a:	7ffb      	ldrb	r3, [r7, #31]
 800f49c:	e03b      	b.n	800f516 <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 800f49e:	68b9      	ldr	r1, [r7, #8]
 800f4a0:	68f8      	ldr	r0, [r7, #12]
 800f4a2:	f7ff fe46 	bl	800f132 <get_fat>
 800f4a6:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 800f4a8:	697b      	ldr	r3, [r7, #20]
 800f4aa:	2b00      	cmp	r3, #0
 800f4ac:	d031      	beq.n	800f512 <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 800f4ae:	697b      	ldr	r3, [r7, #20]
 800f4b0:	2b01      	cmp	r3, #1
 800f4b2:	d101      	bne.n	800f4b8 <remove_chain+0x64>
 800f4b4:	2302      	movs	r3, #2
 800f4b6:	e02e      	b.n	800f516 <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 800f4b8:	697b      	ldr	r3, [r7, #20]
 800f4ba:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f4be:	d101      	bne.n	800f4c4 <remove_chain+0x70>
 800f4c0:	2301      	movs	r3, #1
 800f4c2:	e028      	b.n	800f516 <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 800f4c4:	2200      	movs	r2, #0
 800f4c6:	68b9      	ldr	r1, [r7, #8]
 800f4c8:	69b8      	ldr	r0, [r7, #24]
 800f4ca:	f7ff fed9 	bl	800f280 <put_fat>
 800f4ce:	4603      	mov	r3, r0
 800f4d0:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 800f4d2:	7ffb      	ldrb	r3, [r7, #31]
 800f4d4:	2b00      	cmp	r3, #0
 800f4d6:	d001      	beq.n	800f4dc <remove_chain+0x88>
 800f4d8:	7ffb      	ldrb	r3, [r7, #31]
 800f4da:	e01c      	b.n	800f516 <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 800f4dc:	69bb      	ldr	r3, [r7, #24]
 800f4de:	695a      	ldr	r2, [r3, #20]
 800f4e0:	69bb      	ldr	r3, [r7, #24]
 800f4e2:	699b      	ldr	r3, [r3, #24]
 800f4e4:	3b02      	subs	r3, #2
 800f4e6:	429a      	cmp	r2, r3
 800f4e8:	d20b      	bcs.n	800f502 <remove_chain+0xae>
			fs->free_clst++;
 800f4ea:	69bb      	ldr	r3, [r7, #24]
 800f4ec:	695b      	ldr	r3, [r3, #20]
 800f4ee:	1c5a      	adds	r2, r3, #1
 800f4f0:	69bb      	ldr	r3, [r7, #24]
 800f4f2:	615a      	str	r2, [r3, #20]
			fs->fsi_flag |= 1;
 800f4f4:	69bb      	ldr	r3, [r7, #24]
 800f4f6:	791b      	ldrb	r3, [r3, #4]
 800f4f8:	f043 0301 	orr.w	r3, r3, #1
 800f4fc:	b2da      	uxtb	r2, r3
 800f4fe:	69bb      	ldr	r3, [r7, #24]
 800f500:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 800f502:	697b      	ldr	r3, [r7, #20]
 800f504:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 800f506:	69bb      	ldr	r3, [r7, #24]
 800f508:	699b      	ldr	r3, [r3, #24]
 800f50a:	68ba      	ldr	r2, [r7, #8]
 800f50c:	429a      	cmp	r2, r3
 800f50e:	d3c6      	bcc.n	800f49e <remove_chain+0x4a>
 800f510:	e000      	b.n	800f514 <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 800f512:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 800f514:	2300      	movs	r3, #0
}
 800f516:	4618      	mov	r0, r3
 800f518:	3720      	adds	r7, #32
 800f51a:	46bd      	mov	sp, r7
 800f51c:	bd80      	pop	{r7, pc}

0800f51e <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 800f51e:	b580      	push	{r7, lr}
 800f520:	b088      	sub	sp, #32
 800f522:	af00      	add	r7, sp, #0
 800f524:	6078      	str	r0, [r7, #4]
 800f526:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 800f528:	687b      	ldr	r3, [r7, #4]
 800f52a:	681b      	ldr	r3, [r3, #0]
 800f52c:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 800f52e:	683b      	ldr	r3, [r7, #0]
 800f530:	2b00      	cmp	r3, #0
 800f532:	d10d      	bne.n	800f550 <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 800f534:	693b      	ldr	r3, [r7, #16]
 800f536:	691b      	ldr	r3, [r3, #16]
 800f538:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 800f53a:	69bb      	ldr	r3, [r7, #24]
 800f53c:	2b00      	cmp	r3, #0
 800f53e:	d004      	beq.n	800f54a <create_chain+0x2c>
 800f540:	693b      	ldr	r3, [r7, #16]
 800f542:	699b      	ldr	r3, [r3, #24]
 800f544:	69ba      	ldr	r2, [r7, #24]
 800f546:	429a      	cmp	r2, r3
 800f548:	d31b      	bcc.n	800f582 <create_chain+0x64>
 800f54a:	2301      	movs	r3, #1
 800f54c:	61bb      	str	r3, [r7, #24]
 800f54e:	e018      	b.n	800f582 <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 800f550:	6839      	ldr	r1, [r7, #0]
 800f552:	6878      	ldr	r0, [r7, #4]
 800f554:	f7ff fded 	bl	800f132 <get_fat>
 800f558:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 800f55a:	68fb      	ldr	r3, [r7, #12]
 800f55c:	2b01      	cmp	r3, #1
 800f55e:	d801      	bhi.n	800f564 <create_chain+0x46>
 800f560:	2301      	movs	r3, #1
 800f562:	e070      	b.n	800f646 <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 800f564:	68fb      	ldr	r3, [r7, #12]
 800f566:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f56a:	d101      	bne.n	800f570 <create_chain+0x52>
 800f56c:	68fb      	ldr	r3, [r7, #12]
 800f56e:	e06a      	b.n	800f646 <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 800f570:	693b      	ldr	r3, [r7, #16]
 800f572:	699b      	ldr	r3, [r3, #24]
 800f574:	68fa      	ldr	r2, [r7, #12]
 800f576:	429a      	cmp	r2, r3
 800f578:	d201      	bcs.n	800f57e <create_chain+0x60>
 800f57a:	68fb      	ldr	r3, [r7, #12]
 800f57c:	e063      	b.n	800f646 <create_chain+0x128>
		scl = clst;
 800f57e:	683b      	ldr	r3, [r7, #0]
 800f580:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 800f582:	69bb      	ldr	r3, [r7, #24]
 800f584:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 800f586:	69fb      	ldr	r3, [r7, #28]
 800f588:	3301      	adds	r3, #1
 800f58a:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 800f58c:	693b      	ldr	r3, [r7, #16]
 800f58e:	699b      	ldr	r3, [r3, #24]
 800f590:	69fa      	ldr	r2, [r7, #28]
 800f592:	429a      	cmp	r2, r3
 800f594:	d307      	bcc.n	800f5a6 <create_chain+0x88>
				ncl = 2;
 800f596:	2302      	movs	r3, #2
 800f598:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 800f59a:	69fa      	ldr	r2, [r7, #28]
 800f59c:	69bb      	ldr	r3, [r7, #24]
 800f59e:	429a      	cmp	r2, r3
 800f5a0:	d901      	bls.n	800f5a6 <create_chain+0x88>
 800f5a2:	2300      	movs	r3, #0
 800f5a4:	e04f      	b.n	800f646 <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 800f5a6:	69f9      	ldr	r1, [r7, #28]
 800f5a8:	6878      	ldr	r0, [r7, #4]
 800f5aa:	f7ff fdc2 	bl	800f132 <get_fat>
 800f5ae:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 800f5b0:	68fb      	ldr	r3, [r7, #12]
 800f5b2:	2b00      	cmp	r3, #0
 800f5b4:	d00e      	beq.n	800f5d4 <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 800f5b6:	68fb      	ldr	r3, [r7, #12]
 800f5b8:	2b01      	cmp	r3, #1
 800f5ba:	d003      	beq.n	800f5c4 <create_chain+0xa6>
 800f5bc:	68fb      	ldr	r3, [r7, #12]
 800f5be:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f5c2:	d101      	bne.n	800f5c8 <create_chain+0xaa>
 800f5c4:	68fb      	ldr	r3, [r7, #12]
 800f5c6:	e03e      	b.n	800f646 <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 800f5c8:	69fa      	ldr	r2, [r7, #28]
 800f5ca:	69bb      	ldr	r3, [r7, #24]
 800f5cc:	429a      	cmp	r2, r3
 800f5ce:	d1da      	bne.n	800f586 <create_chain+0x68>
 800f5d0:	2300      	movs	r3, #0
 800f5d2:	e038      	b.n	800f646 <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 800f5d4:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 800f5d6:	f04f 32ff 	mov.w	r2, #4294967295
 800f5da:	69f9      	ldr	r1, [r7, #28]
 800f5dc:	6938      	ldr	r0, [r7, #16]
 800f5de:	f7ff fe4f 	bl	800f280 <put_fat>
 800f5e2:	4603      	mov	r3, r0
 800f5e4:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 800f5e6:	7dfb      	ldrb	r3, [r7, #23]
 800f5e8:	2b00      	cmp	r3, #0
 800f5ea:	d109      	bne.n	800f600 <create_chain+0xe2>
 800f5ec:	683b      	ldr	r3, [r7, #0]
 800f5ee:	2b00      	cmp	r3, #0
 800f5f0:	d006      	beq.n	800f600 <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 800f5f2:	69fa      	ldr	r2, [r7, #28]
 800f5f4:	6839      	ldr	r1, [r7, #0]
 800f5f6:	6938      	ldr	r0, [r7, #16]
 800f5f8:	f7ff fe42 	bl	800f280 <put_fat>
 800f5fc:	4603      	mov	r3, r0
 800f5fe:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 800f600:	7dfb      	ldrb	r3, [r7, #23]
 800f602:	2b00      	cmp	r3, #0
 800f604:	d116      	bne.n	800f634 <create_chain+0x116>
		fs->last_clst = ncl;
 800f606:	693b      	ldr	r3, [r7, #16]
 800f608:	69fa      	ldr	r2, [r7, #28]
 800f60a:	611a      	str	r2, [r3, #16]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 800f60c:	693b      	ldr	r3, [r7, #16]
 800f60e:	695a      	ldr	r2, [r3, #20]
 800f610:	693b      	ldr	r3, [r7, #16]
 800f612:	699b      	ldr	r3, [r3, #24]
 800f614:	3b02      	subs	r3, #2
 800f616:	429a      	cmp	r2, r3
 800f618:	d804      	bhi.n	800f624 <create_chain+0x106>
 800f61a:	693b      	ldr	r3, [r7, #16]
 800f61c:	695b      	ldr	r3, [r3, #20]
 800f61e:	1e5a      	subs	r2, r3, #1
 800f620:	693b      	ldr	r3, [r7, #16]
 800f622:	615a      	str	r2, [r3, #20]
		fs->fsi_flag |= 1;
 800f624:	693b      	ldr	r3, [r7, #16]
 800f626:	791b      	ldrb	r3, [r3, #4]
 800f628:	f043 0301 	orr.w	r3, r3, #1
 800f62c:	b2da      	uxtb	r2, r3
 800f62e:	693b      	ldr	r3, [r7, #16]
 800f630:	711a      	strb	r2, [r3, #4]
 800f632:	e007      	b.n	800f644 <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 800f634:	7dfb      	ldrb	r3, [r7, #23]
 800f636:	2b01      	cmp	r3, #1
 800f638:	d102      	bne.n	800f640 <create_chain+0x122>
 800f63a:	f04f 33ff 	mov.w	r3, #4294967295
 800f63e:	e000      	b.n	800f642 <create_chain+0x124>
 800f640:	2301      	movs	r3, #1
 800f642:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 800f644:	69fb      	ldr	r3, [r7, #28]
}
 800f646:	4618      	mov	r0, r3
 800f648:	3720      	adds	r7, #32
 800f64a:	46bd      	mov	sp, r7
 800f64c:	bd80      	pop	{r7, pc}

0800f64e <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 800f64e:	b480      	push	{r7}
 800f650:	b087      	sub	sp, #28
 800f652:	af00      	add	r7, sp, #0
 800f654:	6078      	str	r0, [r7, #4]
 800f656:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 800f658:	687b      	ldr	r3, [r7, #4]
 800f65a:	681b      	ldr	r3, [r3, #0]
 800f65c:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 800f65e:	687b      	ldr	r3, [r7, #4]
 800f660:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f662:	3304      	adds	r3, #4
 800f664:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 800f666:	683b      	ldr	r3, [r7, #0]
 800f668:	0a5b      	lsrs	r3, r3, #9
 800f66a:	68fa      	ldr	r2, [r7, #12]
 800f66c:	8952      	ldrh	r2, [r2, #10]
 800f66e:	fbb3 f3f2 	udiv	r3, r3, r2
 800f672:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800f674:	693b      	ldr	r3, [r7, #16]
 800f676:	1d1a      	adds	r2, r3, #4
 800f678:	613a      	str	r2, [r7, #16]
 800f67a:	681b      	ldr	r3, [r3, #0]
 800f67c:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 800f67e:	68bb      	ldr	r3, [r7, #8]
 800f680:	2b00      	cmp	r3, #0
 800f682:	d101      	bne.n	800f688 <clmt_clust+0x3a>
 800f684:	2300      	movs	r3, #0
 800f686:	e010      	b.n	800f6aa <clmt_clust+0x5c>
		if (cl < ncl) break;	/* In this fragment? */
 800f688:	697a      	ldr	r2, [r7, #20]
 800f68a:	68bb      	ldr	r3, [r7, #8]
 800f68c:	429a      	cmp	r2, r3
 800f68e:	d307      	bcc.n	800f6a0 <clmt_clust+0x52>
		cl -= ncl; tbl++;		/* Next fragment */
 800f690:	697a      	ldr	r2, [r7, #20]
 800f692:	68bb      	ldr	r3, [r7, #8]
 800f694:	1ad3      	subs	r3, r2, r3
 800f696:	617b      	str	r3, [r7, #20]
 800f698:	693b      	ldr	r3, [r7, #16]
 800f69a:	3304      	adds	r3, #4
 800f69c:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800f69e:	e7e9      	b.n	800f674 <clmt_clust+0x26>
		if (cl < ncl) break;	/* In this fragment? */
 800f6a0:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 800f6a2:	693b      	ldr	r3, [r7, #16]
 800f6a4:	681a      	ldr	r2, [r3, #0]
 800f6a6:	697b      	ldr	r3, [r7, #20]
 800f6a8:	4413      	add	r3, r2
}
 800f6aa:	4618      	mov	r0, r3
 800f6ac:	371c      	adds	r7, #28
 800f6ae:	46bd      	mov	sp, r7
 800f6b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f6b4:	4770      	bx	lr

0800f6b6 <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 800f6b6:	b580      	push	{r7, lr}
 800f6b8:	b086      	sub	sp, #24
 800f6ba:	af00      	add	r7, sp, #0
 800f6bc:	6078      	str	r0, [r7, #4]
 800f6be:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 800f6c0:	687b      	ldr	r3, [r7, #4]
 800f6c2:	681b      	ldr	r3, [r3, #0]
 800f6c4:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 800f6c6:	683b      	ldr	r3, [r7, #0]
 800f6c8:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800f6cc:	d204      	bcs.n	800f6d8 <dir_sdi+0x22>
 800f6ce:	683b      	ldr	r3, [r7, #0]
 800f6d0:	f003 031f 	and.w	r3, r3, #31
 800f6d4:	2b00      	cmp	r3, #0
 800f6d6:	d001      	beq.n	800f6dc <dir_sdi+0x26>
		return FR_INT_ERR;
 800f6d8:	2302      	movs	r3, #2
 800f6da:	e063      	b.n	800f7a4 <dir_sdi+0xee>
	}
	dp->dptr = ofs;				/* Set current offset */
 800f6dc:	687b      	ldr	r3, [r7, #4]
 800f6de:	683a      	ldr	r2, [r7, #0]
 800f6e0:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 800f6e2:	687b      	ldr	r3, [r7, #4]
 800f6e4:	689b      	ldr	r3, [r3, #8]
 800f6e6:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 800f6e8:	697b      	ldr	r3, [r7, #20]
 800f6ea:	2b00      	cmp	r3, #0
 800f6ec:	d106      	bne.n	800f6fc <dir_sdi+0x46>
 800f6ee:	693b      	ldr	r3, [r7, #16]
 800f6f0:	781b      	ldrb	r3, [r3, #0]
 800f6f2:	2b02      	cmp	r3, #2
 800f6f4:	d902      	bls.n	800f6fc <dir_sdi+0x46>
		clst = fs->dirbase;
 800f6f6:	693b      	ldr	r3, [r7, #16]
 800f6f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f6fa:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 800f6fc:	697b      	ldr	r3, [r7, #20]
 800f6fe:	2b00      	cmp	r3, #0
 800f700:	d10c      	bne.n	800f71c <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 800f702:	683b      	ldr	r3, [r7, #0]
 800f704:	095b      	lsrs	r3, r3, #5
 800f706:	693a      	ldr	r2, [r7, #16]
 800f708:	8912      	ldrh	r2, [r2, #8]
 800f70a:	4293      	cmp	r3, r2
 800f70c:	d301      	bcc.n	800f712 <dir_sdi+0x5c>
 800f70e:	2302      	movs	r3, #2
 800f710:	e048      	b.n	800f7a4 <dir_sdi+0xee>
		dp->sect = fs->dirbase;
 800f712:	693b      	ldr	r3, [r7, #16]
 800f714:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800f716:	687b      	ldr	r3, [r7, #4]
 800f718:	61da      	str	r2, [r3, #28]
 800f71a:	e029      	b.n	800f770 <dir_sdi+0xba>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 800f71c:	693b      	ldr	r3, [r7, #16]
 800f71e:	895b      	ldrh	r3, [r3, #10]
 800f720:	025b      	lsls	r3, r3, #9
 800f722:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 800f724:	e019      	b.n	800f75a <dir_sdi+0xa4>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 800f726:	687b      	ldr	r3, [r7, #4]
 800f728:	6979      	ldr	r1, [r7, #20]
 800f72a:	4618      	mov	r0, r3
 800f72c:	f7ff fd01 	bl	800f132 <get_fat>
 800f730:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800f732:	697b      	ldr	r3, [r7, #20]
 800f734:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f738:	d101      	bne.n	800f73e <dir_sdi+0x88>
 800f73a:	2301      	movs	r3, #1
 800f73c:	e032      	b.n	800f7a4 <dir_sdi+0xee>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 800f73e:	697b      	ldr	r3, [r7, #20]
 800f740:	2b01      	cmp	r3, #1
 800f742:	d904      	bls.n	800f74e <dir_sdi+0x98>
 800f744:	693b      	ldr	r3, [r7, #16]
 800f746:	699b      	ldr	r3, [r3, #24]
 800f748:	697a      	ldr	r2, [r7, #20]
 800f74a:	429a      	cmp	r2, r3
 800f74c:	d301      	bcc.n	800f752 <dir_sdi+0x9c>
 800f74e:	2302      	movs	r3, #2
 800f750:	e028      	b.n	800f7a4 <dir_sdi+0xee>
			ofs -= csz;
 800f752:	683a      	ldr	r2, [r7, #0]
 800f754:	68fb      	ldr	r3, [r7, #12]
 800f756:	1ad3      	subs	r3, r2, r3
 800f758:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 800f75a:	683a      	ldr	r2, [r7, #0]
 800f75c:	68fb      	ldr	r3, [r7, #12]
 800f75e:	429a      	cmp	r2, r3
 800f760:	d2e1      	bcs.n	800f726 <dir_sdi+0x70>
		}
		dp->sect = clust2sect(fs, clst);
 800f762:	6979      	ldr	r1, [r7, #20]
 800f764:	6938      	ldr	r0, [r7, #16]
 800f766:	f7ff fcc5 	bl	800f0f4 <clust2sect>
 800f76a:	4602      	mov	r2, r0
 800f76c:	687b      	ldr	r3, [r7, #4]
 800f76e:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 800f770:	687b      	ldr	r3, [r7, #4]
 800f772:	697a      	ldr	r2, [r7, #20]
 800f774:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 800f776:	687b      	ldr	r3, [r7, #4]
 800f778:	69db      	ldr	r3, [r3, #28]
 800f77a:	2b00      	cmp	r3, #0
 800f77c:	d101      	bne.n	800f782 <dir_sdi+0xcc>
 800f77e:	2302      	movs	r3, #2
 800f780:	e010      	b.n	800f7a4 <dir_sdi+0xee>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 800f782:	687b      	ldr	r3, [r7, #4]
 800f784:	69da      	ldr	r2, [r3, #28]
 800f786:	683b      	ldr	r3, [r7, #0]
 800f788:	0a5b      	lsrs	r3, r3, #9
 800f78a:	441a      	add	r2, r3
 800f78c:	687b      	ldr	r3, [r7, #4]
 800f78e:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 800f790:	693b      	ldr	r3, [r7, #16]
 800f792:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800f796:	683b      	ldr	r3, [r7, #0]
 800f798:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800f79c:	441a      	add	r2, r3
 800f79e:	687b      	ldr	r3, [r7, #4]
 800f7a0:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800f7a2:	2300      	movs	r3, #0
}
 800f7a4:	4618      	mov	r0, r3
 800f7a6:	3718      	adds	r7, #24
 800f7a8:	46bd      	mov	sp, r7
 800f7aa:	bd80      	pop	{r7, pc}

0800f7ac <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 800f7ac:	b580      	push	{r7, lr}
 800f7ae:	b086      	sub	sp, #24
 800f7b0:	af00      	add	r7, sp, #0
 800f7b2:	6078      	str	r0, [r7, #4]
 800f7b4:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 800f7b6:	687b      	ldr	r3, [r7, #4]
 800f7b8:	681b      	ldr	r3, [r3, #0]
 800f7ba:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 800f7bc:	687b      	ldr	r3, [r7, #4]
 800f7be:	695b      	ldr	r3, [r3, #20]
 800f7c0:	3320      	adds	r3, #32
 800f7c2:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 800f7c4:	687b      	ldr	r3, [r7, #4]
 800f7c6:	69db      	ldr	r3, [r3, #28]
 800f7c8:	2b00      	cmp	r3, #0
 800f7ca:	d003      	beq.n	800f7d4 <dir_next+0x28>
 800f7cc:	68bb      	ldr	r3, [r7, #8]
 800f7ce:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800f7d2:	d301      	bcc.n	800f7d8 <dir_next+0x2c>
 800f7d4:	2304      	movs	r3, #4
 800f7d6:	e0aa      	b.n	800f92e <dir_next+0x182>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 800f7d8:	68bb      	ldr	r3, [r7, #8]
 800f7da:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800f7de:	2b00      	cmp	r3, #0
 800f7e0:	f040 8098 	bne.w	800f914 <dir_next+0x168>
		dp->sect++;				/* Next sector */
 800f7e4:	687b      	ldr	r3, [r7, #4]
 800f7e6:	69db      	ldr	r3, [r3, #28]
 800f7e8:	1c5a      	adds	r2, r3, #1
 800f7ea:	687b      	ldr	r3, [r7, #4]
 800f7ec:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 800f7ee:	687b      	ldr	r3, [r7, #4]
 800f7f0:	699b      	ldr	r3, [r3, #24]
 800f7f2:	2b00      	cmp	r3, #0
 800f7f4:	d10b      	bne.n	800f80e <dir_next+0x62>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 800f7f6:	68bb      	ldr	r3, [r7, #8]
 800f7f8:	095b      	lsrs	r3, r3, #5
 800f7fa:	68fa      	ldr	r2, [r7, #12]
 800f7fc:	8912      	ldrh	r2, [r2, #8]
 800f7fe:	4293      	cmp	r3, r2
 800f800:	f0c0 8088 	bcc.w	800f914 <dir_next+0x168>
				dp->sect = 0; return FR_NO_FILE;
 800f804:	687b      	ldr	r3, [r7, #4]
 800f806:	2200      	movs	r2, #0
 800f808:	61da      	str	r2, [r3, #28]
 800f80a:	2304      	movs	r3, #4
 800f80c:	e08f      	b.n	800f92e <dir_next+0x182>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 800f80e:	68bb      	ldr	r3, [r7, #8]
 800f810:	0a5b      	lsrs	r3, r3, #9
 800f812:	68fa      	ldr	r2, [r7, #12]
 800f814:	8952      	ldrh	r2, [r2, #10]
 800f816:	3a01      	subs	r2, #1
 800f818:	4013      	ands	r3, r2
 800f81a:	2b00      	cmp	r3, #0
 800f81c:	d17a      	bne.n	800f914 <dir_next+0x168>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 800f81e:	687a      	ldr	r2, [r7, #4]
 800f820:	687b      	ldr	r3, [r7, #4]
 800f822:	699b      	ldr	r3, [r3, #24]
 800f824:	4619      	mov	r1, r3
 800f826:	4610      	mov	r0, r2
 800f828:	f7ff fc83 	bl	800f132 <get_fat>
 800f82c:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 800f82e:	697b      	ldr	r3, [r7, #20]
 800f830:	2b01      	cmp	r3, #1
 800f832:	d801      	bhi.n	800f838 <dir_next+0x8c>
 800f834:	2302      	movs	r3, #2
 800f836:	e07a      	b.n	800f92e <dir_next+0x182>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 800f838:	697b      	ldr	r3, [r7, #20]
 800f83a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f83e:	d101      	bne.n	800f844 <dir_next+0x98>
 800f840:	2301      	movs	r3, #1
 800f842:	e074      	b.n	800f92e <dir_next+0x182>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 800f844:	68fb      	ldr	r3, [r7, #12]
 800f846:	699b      	ldr	r3, [r3, #24]
 800f848:	697a      	ldr	r2, [r7, #20]
 800f84a:	429a      	cmp	r2, r3
 800f84c:	d358      	bcc.n	800f900 <dir_next+0x154>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 800f84e:	683b      	ldr	r3, [r7, #0]
 800f850:	2b00      	cmp	r3, #0
 800f852:	d104      	bne.n	800f85e <dir_next+0xb2>
						dp->sect = 0; return FR_NO_FILE;
 800f854:	687b      	ldr	r3, [r7, #4]
 800f856:	2200      	movs	r2, #0
 800f858:	61da      	str	r2, [r3, #28]
 800f85a:	2304      	movs	r3, #4
 800f85c:	e067      	b.n	800f92e <dir_next+0x182>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 800f85e:	687a      	ldr	r2, [r7, #4]
 800f860:	687b      	ldr	r3, [r7, #4]
 800f862:	699b      	ldr	r3, [r3, #24]
 800f864:	4619      	mov	r1, r3
 800f866:	4610      	mov	r0, r2
 800f868:	f7ff fe59 	bl	800f51e <create_chain>
 800f86c:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 800f86e:	697b      	ldr	r3, [r7, #20]
 800f870:	2b00      	cmp	r3, #0
 800f872:	d101      	bne.n	800f878 <dir_next+0xcc>
 800f874:	2307      	movs	r3, #7
 800f876:	e05a      	b.n	800f92e <dir_next+0x182>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 800f878:	697b      	ldr	r3, [r7, #20]
 800f87a:	2b01      	cmp	r3, #1
 800f87c:	d101      	bne.n	800f882 <dir_next+0xd6>
 800f87e:	2302      	movs	r3, #2
 800f880:	e055      	b.n	800f92e <dir_next+0x182>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800f882:	697b      	ldr	r3, [r7, #20]
 800f884:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f888:	d101      	bne.n	800f88e <dir_next+0xe2>
 800f88a:	2301      	movs	r3, #1
 800f88c:	e04f      	b.n	800f92e <dir_next+0x182>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 800f88e:	68f8      	ldr	r0, [r7, #12]
 800f890:	f7ff fb50 	bl	800ef34 <sync_window>
 800f894:	4603      	mov	r3, r0
 800f896:	2b00      	cmp	r3, #0
 800f898:	d001      	beq.n	800f89e <dir_next+0xf2>
 800f89a:	2301      	movs	r3, #1
 800f89c:	e047      	b.n	800f92e <dir_next+0x182>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 800f89e:	68fb      	ldr	r3, [r7, #12]
 800f8a0:	3334      	adds	r3, #52	@ 0x34
 800f8a2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800f8a6:	2100      	movs	r1, #0
 800f8a8:	4618      	mov	r0, r3
 800f8aa:	f7ff f949 	bl	800eb40 <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800f8ae:	2300      	movs	r3, #0
 800f8b0:	613b      	str	r3, [r7, #16]
 800f8b2:	6979      	ldr	r1, [r7, #20]
 800f8b4:	68f8      	ldr	r0, [r7, #12]
 800f8b6:	f7ff fc1d 	bl	800f0f4 <clust2sect>
 800f8ba:	4602      	mov	r2, r0
 800f8bc:	68fb      	ldr	r3, [r7, #12]
 800f8be:	631a      	str	r2, [r3, #48]	@ 0x30
 800f8c0:	e012      	b.n	800f8e8 <dir_next+0x13c>
						fs->wflag = 1;
 800f8c2:	68fb      	ldr	r3, [r7, #12]
 800f8c4:	2201      	movs	r2, #1
 800f8c6:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 800f8c8:	68f8      	ldr	r0, [r7, #12]
 800f8ca:	f7ff fb33 	bl	800ef34 <sync_window>
 800f8ce:	4603      	mov	r3, r0
 800f8d0:	2b00      	cmp	r3, #0
 800f8d2:	d001      	beq.n	800f8d8 <dir_next+0x12c>
 800f8d4:	2301      	movs	r3, #1
 800f8d6:	e02a      	b.n	800f92e <dir_next+0x182>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800f8d8:	693b      	ldr	r3, [r7, #16]
 800f8da:	3301      	adds	r3, #1
 800f8dc:	613b      	str	r3, [r7, #16]
 800f8de:	68fb      	ldr	r3, [r7, #12]
 800f8e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f8e2:	1c5a      	adds	r2, r3, #1
 800f8e4:	68fb      	ldr	r3, [r7, #12]
 800f8e6:	631a      	str	r2, [r3, #48]	@ 0x30
 800f8e8:	68fb      	ldr	r3, [r7, #12]
 800f8ea:	895b      	ldrh	r3, [r3, #10]
 800f8ec:	461a      	mov	r2, r3
 800f8ee:	693b      	ldr	r3, [r7, #16]
 800f8f0:	4293      	cmp	r3, r2
 800f8f2:	d3e6      	bcc.n	800f8c2 <dir_next+0x116>
					}
					fs->winsect -= n;							/* Restore window offset */
 800f8f4:	68fb      	ldr	r3, [r7, #12]
 800f8f6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800f8f8:	693b      	ldr	r3, [r7, #16]
 800f8fa:	1ad2      	subs	r2, r2, r3
 800f8fc:	68fb      	ldr	r3, [r7, #12]
 800f8fe:	631a      	str	r2, [r3, #48]	@ 0x30
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 800f900:	687b      	ldr	r3, [r7, #4]
 800f902:	697a      	ldr	r2, [r7, #20]
 800f904:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 800f906:	6979      	ldr	r1, [r7, #20]
 800f908:	68f8      	ldr	r0, [r7, #12]
 800f90a:	f7ff fbf3 	bl	800f0f4 <clust2sect>
 800f90e:	4602      	mov	r2, r0
 800f910:	687b      	ldr	r3, [r7, #4]
 800f912:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 800f914:	687b      	ldr	r3, [r7, #4]
 800f916:	68ba      	ldr	r2, [r7, #8]
 800f918:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 800f91a:	68fb      	ldr	r3, [r7, #12]
 800f91c:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800f920:	68bb      	ldr	r3, [r7, #8]
 800f922:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800f926:	441a      	add	r2, r3
 800f928:	687b      	ldr	r3, [r7, #4]
 800f92a:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800f92c:	2300      	movs	r3, #0
}
 800f92e:	4618      	mov	r0, r3
 800f930:	3718      	adds	r7, #24
 800f932:	46bd      	mov	sp, r7
 800f934:	bd80      	pop	{r7, pc}

0800f936 <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 800f936:	b580      	push	{r7, lr}
 800f938:	b086      	sub	sp, #24
 800f93a:	af00      	add	r7, sp, #0
 800f93c:	6078      	str	r0, [r7, #4]
 800f93e:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 800f940:	687b      	ldr	r3, [r7, #4]
 800f942:	681b      	ldr	r3, [r3, #0]
 800f944:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 800f946:	2100      	movs	r1, #0
 800f948:	6878      	ldr	r0, [r7, #4]
 800f94a:	f7ff feb4 	bl	800f6b6 <dir_sdi>
 800f94e:	4603      	mov	r3, r0
 800f950:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800f952:	7dfb      	ldrb	r3, [r7, #23]
 800f954:	2b00      	cmp	r3, #0
 800f956:	d12b      	bne.n	800f9b0 <dir_alloc+0x7a>
		n = 0;
 800f958:	2300      	movs	r3, #0
 800f95a:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 800f95c:	687b      	ldr	r3, [r7, #4]
 800f95e:	69db      	ldr	r3, [r3, #28]
 800f960:	4619      	mov	r1, r3
 800f962:	68f8      	ldr	r0, [r7, #12]
 800f964:	f7ff fb2a 	bl	800efbc <move_window>
 800f968:	4603      	mov	r3, r0
 800f96a:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800f96c:	7dfb      	ldrb	r3, [r7, #23]
 800f96e:	2b00      	cmp	r3, #0
 800f970:	d11d      	bne.n	800f9ae <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 800f972:	687b      	ldr	r3, [r7, #4]
 800f974:	6a1b      	ldr	r3, [r3, #32]
 800f976:	781b      	ldrb	r3, [r3, #0]
 800f978:	2be5      	cmp	r3, #229	@ 0xe5
 800f97a:	d004      	beq.n	800f986 <dir_alloc+0x50>
 800f97c:	687b      	ldr	r3, [r7, #4]
 800f97e:	6a1b      	ldr	r3, [r3, #32]
 800f980:	781b      	ldrb	r3, [r3, #0]
 800f982:	2b00      	cmp	r3, #0
 800f984:	d107      	bne.n	800f996 <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 800f986:	693b      	ldr	r3, [r7, #16]
 800f988:	3301      	adds	r3, #1
 800f98a:	613b      	str	r3, [r7, #16]
 800f98c:	693a      	ldr	r2, [r7, #16]
 800f98e:	683b      	ldr	r3, [r7, #0]
 800f990:	429a      	cmp	r2, r3
 800f992:	d102      	bne.n	800f99a <dir_alloc+0x64>
 800f994:	e00c      	b.n	800f9b0 <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 800f996:	2300      	movs	r3, #0
 800f998:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 800f99a:	2101      	movs	r1, #1
 800f99c:	6878      	ldr	r0, [r7, #4]
 800f99e:	f7ff ff05 	bl	800f7ac <dir_next>
 800f9a2:	4603      	mov	r3, r0
 800f9a4:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 800f9a6:	7dfb      	ldrb	r3, [r7, #23]
 800f9a8:	2b00      	cmp	r3, #0
 800f9aa:	d0d7      	beq.n	800f95c <dir_alloc+0x26>
 800f9ac:	e000      	b.n	800f9b0 <dir_alloc+0x7a>
			if (res != FR_OK) break;
 800f9ae:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 800f9b0:	7dfb      	ldrb	r3, [r7, #23]
 800f9b2:	2b04      	cmp	r3, #4
 800f9b4:	d101      	bne.n	800f9ba <dir_alloc+0x84>
 800f9b6:	2307      	movs	r3, #7
 800f9b8:	75fb      	strb	r3, [r7, #23]
	return res;
 800f9ba:	7dfb      	ldrb	r3, [r7, #23]
}
 800f9bc:	4618      	mov	r0, r3
 800f9be:	3718      	adds	r7, #24
 800f9c0:	46bd      	mov	sp, r7
 800f9c2:	bd80      	pop	{r7, pc}

0800f9c4 <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 800f9c4:	b580      	push	{r7, lr}
 800f9c6:	b084      	sub	sp, #16
 800f9c8:	af00      	add	r7, sp, #0
 800f9ca:	6078      	str	r0, [r7, #4]
 800f9cc:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 800f9ce:	683b      	ldr	r3, [r7, #0]
 800f9d0:	331a      	adds	r3, #26
 800f9d2:	4618      	mov	r0, r3
 800f9d4:	f7ff f810 	bl	800e9f8 <ld_word>
 800f9d8:	4603      	mov	r3, r0
 800f9da:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 800f9dc:	687b      	ldr	r3, [r7, #4]
 800f9de:	781b      	ldrb	r3, [r3, #0]
 800f9e0:	2b03      	cmp	r3, #3
 800f9e2:	d109      	bne.n	800f9f8 <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 800f9e4:	683b      	ldr	r3, [r7, #0]
 800f9e6:	3314      	adds	r3, #20
 800f9e8:	4618      	mov	r0, r3
 800f9ea:	f7ff f805 	bl	800e9f8 <ld_word>
 800f9ee:	4603      	mov	r3, r0
 800f9f0:	041b      	lsls	r3, r3, #16
 800f9f2:	68fa      	ldr	r2, [r7, #12]
 800f9f4:	4313      	orrs	r3, r2
 800f9f6:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 800f9f8:	68fb      	ldr	r3, [r7, #12]
}
 800f9fa:	4618      	mov	r0, r3
 800f9fc:	3710      	adds	r7, #16
 800f9fe:	46bd      	mov	sp, r7
 800fa00:	bd80      	pop	{r7, pc}

0800fa02 <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 800fa02:	b580      	push	{r7, lr}
 800fa04:	b084      	sub	sp, #16
 800fa06:	af00      	add	r7, sp, #0
 800fa08:	60f8      	str	r0, [r7, #12]
 800fa0a:	60b9      	str	r1, [r7, #8]
 800fa0c:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 800fa0e:	68bb      	ldr	r3, [r7, #8]
 800fa10:	331a      	adds	r3, #26
 800fa12:	687a      	ldr	r2, [r7, #4]
 800fa14:	b292      	uxth	r2, r2
 800fa16:	4611      	mov	r1, r2
 800fa18:	4618      	mov	r0, r3
 800fa1a:	f7ff f829 	bl	800ea70 <st_word>
	if (fs->fs_type == FS_FAT32) {
 800fa1e:	68fb      	ldr	r3, [r7, #12]
 800fa20:	781b      	ldrb	r3, [r3, #0]
 800fa22:	2b03      	cmp	r3, #3
 800fa24:	d109      	bne.n	800fa3a <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 800fa26:	68bb      	ldr	r3, [r7, #8]
 800fa28:	f103 0214 	add.w	r2, r3, #20
 800fa2c:	687b      	ldr	r3, [r7, #4]
 800fa2e:	0c1b      	lsrs	r3, r3, #16
 800fa30:	b29b      	uxth	r3, r3
 800fa32:	4619      	mov	r1, r3
 800fa34:	4610      	mov	r0, r2
 800fa36:	f7ff f81b 	bl	800ea70 <st_word>
	}
}
 800fa3a:	bf00      	nop
 800fa3c:	3710      	adds	r7, #16
 800fa3e:	46bd      	mov	sp, r7
 800fa40:	bd80      	pop	{r7, pc}

0800fa42 <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 800fa42:	b580      	push	{r7, lr}
 800fa44:	b086      	sub	sp, #24
 800fa46:	af00      	add	r7, sp, #0
 800fa48:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800fa4a:	687b      	ldr	r3, [r7, #4]
 800fa4c:	681b      	ldr	r3, [r3, #0]
 800fa4e:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 800fa50:	2100      	movs	r1, #0
 800fa52:	6878      	ldr	r0, [r7, #4]
 800fa54:	f7ff fe2f 	bl	800f6b6 <dir_sdi>
 800fa58:	4603      	mov	r3, r0
 800fa5a:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 800fa5c:	7dfb      	ldrb	r3, [r7, #23]
 800fa5e:	2b00      	cmp	r3, #0
 800fa60:	d001      	beq.n	800fa66 <dir_find+0x24>
 800fa62:	7dfb      	ldrb	r3, [r7, #23]
 800fa64:	e03e      	b.n	800fae4 <dir_find+0xa2>
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
#endif
	do {
		res = move_window(fs, dp->sect);
 800fa66:	687b      	ldr	r3, [r7, #4]
 800fa68:	69db      	ldr	r3, [r3, #28]
 800fa6a:	4619      	mov	r1, r3
 800fa6c:	6938      	ldr	r0, [r7, #16]
 800fa6e:	f7ff faa5 	bl	800efbc <move_window>
 800fa72:	4603      	mov	r3, r0
 800fa74:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800fa76:	7dfb      	ldrb	r3, [r7, #23]
 800fa78:	2b00      	cmp	r3, #0
 800fa7a:	d12f      	bne.n	800fadc <dir_find+0x9a>
		c = dp->dir[DIR_Name];
 800fa7c:	687b      	ldr	r3, [r7, #4]
 800fa7e:	6a1b      	ldr	r3, [r3, #32]
 800fa80:	781b      	ldrb	r3, [r3, #0]
 800fa82:	73fb      	strb	r3, [r7, #15]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 800fa84:	7bfb      	ldrb	r3, [r7, #15]
 800fa86:	2b00      	cmp	r3, #0
 800fa88:	d102      	bne.n	800fa90 <dir_find+0x4e>
 800fa8a:	2304      	movs	r3, #4
 800fa8c:	75fb      	strb	r3, [r7, #23]
 800fa8e:	e028      	b.n	800fae2 <dir_find+0xa0>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
			}
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
 800fa90:	687b      	ldr	r3, [r7, #4]
 800fa92:	6a1b      	ldr	r3, [r3, #32]
 800fa94:	330b      	adds	r3, #11
 800fa96:	781b      	ldrb	r3, [r3, #0]
 800fa98:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800fa9c:	b2da      	uxtb	r2, r3
 800fa9e:	687b      	ldr	r3, [r7, #4]
 800faa0:	719a      	strb	r2, [r3, #6]
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 800faa2:	687b      	ldr	r3, [r7, #4]
 800faa4:	6a1b      	ldr	r3, [r3, #32]
 800faa6:	330b      	adds	r3, #11
 800faa8:	781b      	ldrb	r3, [r3, #0]
 800faaa:	f003 0308 	and.w	r3, r3, #8
 800faae:	2b00      	cmp	r3, #0
 800fab0:	d10a      	bne.n	800fac8 <dir_find+0x86>
 800fab2:	687b      	ldr	r3, [r7, #4]
 800fab4:	6a18      	ldr	r0, [r3, #32]
 800fab6:	687b      	ldr	r3, [r7, #4]
 800fab8:	3324      	adds	r3, #36	@ 0x24
 800faba:	220b      	movs	r2, #11
 800fabc:	4619      	mov	r1, r3
 800fabe:	f7ff f85a 	bl	800eb76 <mem_cmp>
 800fac2:	4603      	mov	r3, r0
 800fac4:	2b00      	cmp	r3, #0
 800fac6:	d00b      	beq.n	800fae0 <dir_find+0x9e>
#endif
		res = dir_next(dp, 0);	/* Next entry */
 800fac8:	2100      	movs	r1, #0
 800faca:	6878      	ldr	r0, [r7, #4]
 800facc:	f7ff fe6e 	bl	800f7ac <dir_next>
 800fad0:	4603      	mov	r3, r0
 800fad2:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 800fad4:	7dfb      	ldrb	r3, [r7, #23]
 800fad6:	2b00      	cmp	r3, #0
 800fad8:	d0c5      	beq.n	800fa66 <dir_find+0x24>
 800fada:	e002      	b.n	800fae2 <dir_find+0xa0>
		if (res != FR_OK) break;
 800fadc:	bf00      	nop
 800fade:	e000      	b.n	800fae2 <dir_find+0xa0>
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 800fae0:	bf00      	nop

	return res;
 800fae2:	7dfb      	ldrb	r3, [r7, #23]
}
 800fae4:	4618      	mov	r0, r3
 800fae6:	3718      	adds	r7, #24
 800fae8:	46bd      	mov	sp, r7
 800faea:	bd80      	pop	{r7, pc}

0800faec <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 800faec:	b580      	push	{r7, lr}
 800faee:	b084      	sub	sp, #16
 800faf0:	af00      	add	r7, sp, #0
 800faf2:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800faf4:	687b      	ldr	r3, [r7, #4]
 800faf6:	681b      	ldr	r3, [r3, #0]
 800faf8:	60bb      	str	r3, [r7, #8]
			} while (res == FR_OK && --nent);
		}
	}

#else	/* Non LFN configuration */
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */
 800fafa:	2101      	movs	r1, #1
 800fafc:	6878      	ldr	r0, [r7, #4]
 800fafe:	f7ff ff1a 	bl	800f936 <dir_alloc>
 800fb02:	4603      	mov	r3, r0
 800fb04:	73fb      	strb	r3, [r7, #15]

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 800fb06:	7bfb      	ldrb	r3, [r7, #15]
 800fb08:	2b00      	cmp	r3, #0
 800fb0a:	d11c      	bne.n	800fb46 <dir_register+0x5a>
		res = move_window(fs, dp->sect);
 800fb0c:	687b      	ldr	r3, [r7, #4]
 800fb0e:	69db      	ldr	r3, [r3, #28]
 800fb10:	4619      	mov	r1, r3
 800fb12:	68b8      	ldr	r0, [r7, #8]
 800fb14:	f7ff fa52 	bl	800efbc <move_window>
 800fb18:	4603      	mov	r3, r0
 800fb1a:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 800fb1c:	7bfb      	ldrb	r3, [r7, #15]
 800fb1e:	2b00      	cmp	r3, #0
 800fb20:	d111      	bne.n	800fb46 <dir_register+0x5a>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 800fb22:	687b      	ldr	r3, [r7, #4]
 800fb24:	6a1b      	ldr	r3, [r3, #32]
 800fb26:	2220      	movs	r2, #32
 800fb28:	2100      	movs	r1, #0
 800fb2a:	4618      	mov	r0, r3
 800fb2c:	f7ff f808 	bl	800eb40 <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 800fb30:	687b      	ldr	r3, [r7, #4]
 800fb32:	6a18      	ldr	r0, [r3, #32]
 800fb34:	687b      	ldr	r3, [r7, #4]
 800fb36:	3324      	adds	r3, #36	@ 0x24
 800fb38:	220b      	movs	r2, #11
 800fb3a:	4619      	mov	r1, r3
 800fb3c:	f7fe ffdf 	bl	800eafe <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
#endif
			fs->wflag = 1;
 800fb40:	68bb      	ldr	r3, [r7, #8]
 800fb42:	2201      	movs	r2, #1
 800fb44:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 800fb46:	7bfb      	ldrb	r3, [r7, #15]
}
 800fb48:	4618      	mov	r0, r3
 800fb4a:	3710      	adds	r7, #16
 800fb4c:	46bd      	mov	sp, r7
 800fb4e:	bd80      	pop	{r7, pc}

0800fb50 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 800fb50:	b580      	push	{r7, lr}
 800fb52:	b088      	sub	sp, #32
 800fb54:	af00      	add	r7, sp, #0
 800fb56:	6078      	str	r0, [r7, #4]
 800fb58:	6039      	str	r1, [r7, #0]
	BYTE c, d, *sfn;
	UINT ni, si, i;
	const char *p;

	/* Create file name in directory form */
	p = *path; sfn = dp->fn;
 800fb5a:	683b      	ldr	r3, [r7, #0]
 800fb5c:	681b      	ldr	r3, [r3, #0]
 800fb5e:	60fb      	str	r3, [r7, #12]
 800fb60:	687b      	ldr	r3, [r7, #4]
 800fb62:	3324      	adds	r3, #36	@ 0x24
 800fb64:	60bb      	str	r3, [r7, #8]
	mem_set(sfn, ' ', 11);
 800fb66:	220b      	movs	r2, #11
 800fb68:	2120      	movs	r1, #32
 800fb6a:	68b8      	ldr	r0, [r7, #8]
 800fb6c:	f7fe ffe8 	bl	800eb40 <mem_set>
	si = i = 0; ni = 8;
 800fb70:	2300      	movs	r3, #0
 800fb72:	613b      	str	r3, [r7, #16]
 800fb74:	693b      	ldr	r3, [r7, #16]
 800fb76:	61fb      	str	r3, [r7, #28]
 800fb78:	2308      	movs	r3, #8
 800fb7a:	617b      	str	r3, [r7, #20]
		sfn[NSFLAG] = (c <= ' ') ? NS_LAST | NS_DOT : NS_DOT;	/* Set last segment flag if end of the path */
		return FR_OK;
	}
#endif
	for (;;) {
		c = (BYTE)p[si++];
 800fb7c:	69fb      	ldr	r3, [r7, #28]
 800fb7e:	1c5a      	adds	r2, r3, #1
 800fb80:	61fa      	str	r2, [r7, #28]
 800fb82:	68fa      	ldr	r2, [r7, #12]
 800fb84:	4413      	add	r3, r2
 800fb86:	781b      	ldrb	r3, [r3, #0]
 800fb88:	76fb      	strb	r3, [r7, #27]
		if (c <= ' ') break; 			/* Break if end of the path name */
 800fb8a:	7efb      	ldrb	r3, [r7, #27]
 800fb8c:	2b20      	cmp	r3, #32
 800fb8e:	d94e      	bls.n	800fc2e <create_name+0xde>
		if (c == '/' || c == '\\') {	/* Break if a separator is found */
 800fb90:	7efb      	ldrb	r3, [r7, #27]
 800fb92:	2b2f      	cmp	r3, #47	@ 0x2f
 800fb94:	d006      	beq.n	800fba4 <create_name+0x54>
 800fb96:	7efb      	ldrb	r3, [r7, #27]
 800fb98:	2b5c      	cmp	r3, #92	@ 0x5c
 800fb9a:	d110      	bne.n	800fbbe <create_name+0x6e>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 800fb9c:	e002      	b.n	800fba4 <create_name+0x54>
 800fb9e:	69fb      	ldr	r3, [r7, #28]
 800fba0:	3301      	adds	r3, #1
 800fba2:	61fb      	str	r3, [r7, #28]
 800fba4:	68fa      	ldr	r2, [r7, #12]
 800fba6:	69fb      	ldr	r3, [r7, #28]
 800fba8:	4413      	add	r3, r2
 800fbaa:	781b      	ldrb	r3, [r3, #0]
 800fbac:	2b2f      	cmp	r3, #47	@ 0x2f
 800fbae:	d0f6      	beq.n	800fb9e <create_name+0x4e>
 800fbb0:	68fa      	ldr	r2, [r7, #12]
 800fbb2:	69fb      	ldr	r3, [r7, #28]
 800fbb4:	4413      	add	r3, r2
 800fbb6:	781b      	ldrb	r3, [r3, #0]
 800fbb8:	2b5c      	cmp	r3, #92	@ 0x5c
 800fbba:	d0f0      	beq.n	800fb9e <create_name+0x4e>
			break;
 800fbbc:	e038      	b.n	800fc30 <create_name+0xe0>
		}
		if (c == '.' || i >= ni) {		/* End of body or over size? */
 800fbbe:	7efb      	ldrb	r3, [r7, #27]
 800fbc0:	2b2e      	cmp	r3, #46	@ 0x2e
 800fbc2:	d003      	beq.n	800fbcc <create_name+0x7c>
 800fbc4:	693a      	ldr	r2, [r7, #16]
 800fbc6:	697b      	ldr	r3, [r7, #20]
 800fbc8:	429a      	cmp	r2, r3
 800fbca:	d30c      	bcc.n	800fbe6 <create_name+0x96>
			if (ni == 11 || c != '.') return FR_INVALID_NAME;	/* Over size or invalid dot */
 800fbcc:	697b      	ldr	r3, [r7, #20]
 800fbce:	2b0b      	cmp	r3, #11
 800fbd0:	d002      	beq.n	800fbd8 <create_name+0x88>
 800fbd2:	7efb      	ldrb	r3, [r7, #27]
 800fbd4:	2b2e      	cmp	r3, #46	@ 0x2e
 800fbd6:	d001      	beq.n	800fbdc <create_name+0x8c>
 800fbd8:	2306      	movs	r3, #6
 800fbda:	e044      	b.n	800fc66 <create_name+0x116>
			i = 8; ni = 11;				/* Goto extension */
 800fbdc:	2308      	movs	r3, #8
 800fbde:	613b      	str	r3, [r7, #16]
 800fbe0:	230b      	movs	r3, #11
 800fbe2:	617b      	str	r3, [r7, #20]
			continue;
 800fbe4:	e022      	b.n	800fc2c <create_name+0xdc>
		}
		if (c >= 0x80) {				/* Extended character? */
 800fbe6:	f997 301b 	ldrsb.w	r3, [r7, #27]
 800fbea:	2b00      	cmp	r3, #0
 800fbec:	da04      	bge.n	800fbf8 <create_name+0xa8>
#ifdef _EXCVT
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 800fbee:	7efb      	ldrb	r3, [r7, #27]
 800fbf0:	3b80      	subs	r3, #128	@ 0x80
 800fbf2:	4a1f      	ldr	r2, [pc, #124]	@ (800fc70 <create_name+0x120>)
 800fbf4:	5cd3      	ldrb	r3, [r2, r3]
 800fbf6:	76fb      	strb	r3, [r7, #27]
			d = (BYTE)p[si++];			/* Get 2nd byte */
			if (!IsDBCS2(d) || i >= ni - 1) return FR_INVALID_NAME;	/* Reject invalid DBC */
			sfn[i++] = c;
			sfn[i++] = d;
		} else {						/* SBC */
			if (chk_chr("\"*+,:;<=>\?[]|\x7F", c)) return FR_INVALID_NAME;	/* Reject illegal chrs for SFN */
 800fbf8:	7efb      	ldrb	r3, [r7, #27]
 800fbfa:	4619      	mov	r1, r3
 800fbfc:	481d      	ldr	r0, [pc, #116]	@ (800fc74 <create_name+0x124>)
 800fbfe:	f7fe ffe1 	bl	800ebc4 <chk_chr>
 800fc02:	4603      	mov	r3, r0
 800fc04:	2b00      	cmp	r3, #0
 800fc06:	d001      	beq.n	800fc0c <create_name+0xbc>
 800fc08:	2306      	movs	r3, #6
 800fc0a:	e02c      	b.n	800fc66 <create_name+0x116>
			if (IsLower(c)) c -= 0x20;	/* To upper */
 800fc0c:	7efb      	ldrb	r3, [r7, #27]
 800fc0e:	2b60      	cmp	r3, #96	@ 0x60
 800fc10:	d905      	bls.n	800fc1e <create_name+0xce>
 800fc12:	7efb      	ldrb	r3, [r7, #27]
 800fc14:	2b7a      	cmp	r3, #122	@ 0x7a
 800fc16:	d802      	bhi.n	800fc1e <create_name+0xce>
 800fc18:	7efb      	ldrb	r3, [r7, #27]
 800fc1a:	3b20      	subs	r3, #32
 800fc1c:	76fb      	strb	r3, [r7, #27]
			sfn[i++] = c;
 800fc1e:	693b      	ldr	r3, [r7, #16]
 800fc20:	1c5a      	adds	r2, r3, #1
 800fc22:	613a      	str	r2, [r7, #16]
 800fc24:	68ba      	ldr	r2, [r7, #8]
 800fc26:	4413      	add	r3, r2
 800fc28:	7efa      	ldrb	r2, [r7, #27]
 800fc2a:	701a      	strb	r2, [r3, #0]
		c = (BYTE)p[si++];
 800fc2c:	e7a6      	b.n	800fb7c <create_name+0x2c>
		if (c <= ' ') break; 			/* Break if end of the path name */
 800fc2e:	bf00      	nop
		}
	}
	*path = p + si;						/* Return pointer to the next segment */
 800fc30:	68fa      	ldr	r2, [r7, #12]
 800fc32:	69fb      	ldr	r3, [r7, #28]
 800fc34:	441a      	add	r2, r3
 800fc36:	683b      	ldr	r3, [r7, #0]
 800fc38:	601a      	str	r2, [r3, #0]
	if (i == 0) return FR_INVALID_NAME;	/* Reject nul string */
 800fc3a:	693b      	ldr	r3, [r7, #16]
 800fc3c:	2b00      	cmp	r3, #0
 800fc3e:	d101      	bne.n	800fc44 <create_name+0xf4>
 800fc40:	2306      	movs	r3, #6
 800fc42:	e010      	b.n	800fc66 <create_name+0x116>

	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 800fc44:	68bb      	ldr	r3, [r7, #8]
 800fc46:	781b      	ldrb	r3, [r3, #0]
 800fc48:	2be5      	cmp	r3, #229	@ 0xe5
 800fc4a:	d102      	bne.n	800fc52 <create_name+0x102>
 800fc4c:	68bb      	ldr	r3, [r7, #8]
 800fc4e:	2205      	movs	r2, #5
 800fc50:	701a      	strb	r2, [r3, #0]
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 800fc52:	7efb      	ldrb	r3, [r7, #27]
 800fc54:	2b20      	cmp	r3, #32
 800fc56:	d801      	bhi.n	800fc5c <create_name+0x10c>
 800fc58:	2204      	movs	r2, #4
 800fc5a:	e000      	b.n	800fc5e <create_name+0x10e>
 800fc5c:	2200      	movs	r2, #0
 800fc5e:	68bb      	ldr	r3, [r7, #8]
 800fc60:	330b      	adds	r3, #11
 800fc62:	701a      	strb	r2, [r3, #0]

	return FR_OK;
 800fc64:	2300      	movs	r3, #0
#endif /* _USE_LFN != 0 */
}
 800fc66:	4618      	mov	r0, r3
 800fc68:	3720      	adds	r7, #32
 800fc6a:	46bd      	mov	sp, r7
 800fc6c:	bd80      	pop	{r7, pc}
 800fc6e:	bf00      	nop
 800fc70:	0801be5c 	.word	0x0801be5c
 800fc74:	08019ea4 	.word	0x08019ea4

0800fc78 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 800fc78:	b580      	push	{r7, lr}
 800fc7a:	b086      	sub	sp, #24
 800fc7c:	af00      	add	r7, sp, #0
 800fc7e:	6078      	str	r0, [r7, #4]
 800fc80:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 800fc82:	687b      	ldr	r3, [r7, #4]
 800fc84:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 800fc86:	693b      	ldr	r3, [r7, #16]
 800fc88:	681b      	ldr	r3, [r3, #0]
 800fc8a:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 800fc8c:	e002      	b.n	800fc94 <follow_path+0x1c>
 800fc8e:	683b      	ldr	r3, [r7, #0]
 800fc90:	3301      	adds	r3, #1
 800fc92:	603b      	str	r3, [r7, #0]
 800fc94:	683b      	ldr	r3, [r7, #0]
 800fc96:	781b      	ldrb	r3, [r3, #0]
 800fc98:	2b2f      	cmp	r3, #47	@ 0x2f
 800fc9a:	d0f8      	beq.n	800fc8e <follow_path+0x16>
 800fc9c:	683b      	ldr	r3, [r7, #0]
 800fc9e:	781b      	ldrb	r3, [r3, #0]
 800fca0:	2b5c      	cmp	r3, #92	@ 0x5c
 800fca2:	d0f4      	beq.n	800fc8e <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 800fca4:	693b      	ldr	r3, [r7, #16]
 800fca6:	2200      	movs	r2, #0
 800fca8:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 800fcaa:	683b      	ldr	r3, [r7, #0]
 800fcac:	781b      	ldrb	r3, [r3, #0]
 800fcae:	2b1f      	cmp	r3, #31
 800fcb0:	d80a      	bhi.n	800fcc8 <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 800fcb2:	687b      	ldr	r3, [r7, #4]
 800fcb4:	2280      	movs	r2, #128	@ 0x80
 800fcb6:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
		res = dir_sdi(dp, 0);
 800fcba:	2100      	movs	r1, #0
 800fcbc:	6878      	ldr	r0, [r7, #4]
 800fcbe:	f7ff fcfa 	bl	800f6b6 <dir_sdi>
 800fcc2:	4603      	mov	r3, r0
 800fcc4:	75fb      	strb	r3, [r7, #23]
 800fcc6:	e043      	b.n	800fd50 <follow_path+0xd8>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800fcc8:	463b      	mov	r3, r7
 800fcca:	4619      	mov	r1, r3
 800fccc:	6878      	ldr	r0, [r7, #4]
 800fcce:	f7ff ff3f 	bl	800fb50 <create_name>
 800fcd2:	4603      	mov	r3, r0
 800fcd4:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800fcd6:	7dfb      	ldrb	r3, [r7, #23]
 800fcd8:	2b00      	cmp	r3, #0
 800fcda:	d134      	bne.n	800fd46 <follow_path+0xce>
			res = dir_find(dp);				/* Find an object with the segment name */
 800fcdc:	6878      	ldr	r0, [r7, #4]
 800fcde:	f7ff feb0 	bl	800fa42 <dir_find>
 800fce2:	4603      	mov	r3, r0
 800fce4:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 800fce6:	687b      	ldr	r3, [r7, #4]
 800fce8:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 800fcec:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 800fcee:	7dfb      	ldrb	r3, [r7, #23]
 800fcf0:	2b00      	cmp	r3, #0
 800fcf2:	d00a      	beq.n	800fd0a <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 800fcf4:	7dfb      	ldrb	r3, [r7, #23]
 800fcf6:	2b04      	cmp	r3, #4
 800fcf8:	d127      	bne.n	800fd4a <follow_path+0xd2>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 800fcfa:	7afb      	ldrb	r3, [r7, #11]
 800fcfc:	f003 0304 	and.w	r3, r3, #4
 800fd00:	2b00      	cmp	r3, #0
 800fd02:	d122      	bne.n	800fd4a <follow_path+0xd2>
 800fd04:	2305      	movs	r3, #5
 800fd06:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 800fd08:	e01f      	b.n	800fd4a <follow_path+0xd2>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800fd0a:	7afb      	ldrb	r3, [r7, #11]
 800fd0c:	f003 0304 	and.w	r3, r3, #4
 800fd10:	2b00      	cmp	r3, #0
 800fd12:	d11c      	bne.n	800fd4e <follow_path+0xd6>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 800fd14:	693b      	ldr	r3, [r7, #16]
 800fd16:	799b      	ldrb	r3, [r3, #6]
 800fd18:	f003 0310 	and.w	r3, r3, #16
 800fd1c:	2b00      	cmp	r3, #0
 800fd1e:	d102      	bne.n	800fd26 <follow_path+0xae>
				res = FR_NO_PATH; break;
 800fd20:	2305      	movs	r3, #5
 800fd22:	75fb      	strb	r3, [r7, #23]
 800fd24:	e014      	b.n	800fd50 <follow_path+0xd8>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 800fd26:	68fb      	ldr	r3, [r7, #12]
 800fd28:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800fd2c:	687b      	ldr	r3, [r7, #4]
 800fd2e:	695b      	ldr	r3, [r3, #20]
 800fd30:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800fd34:	4413      	add	r3, r2
 800fd36:	4619      	mov	r1, r3
 800fd38:	68f8      	ldr	r0, [r7, #12]
 800fd3a:	f7ff fe43 	bl	800f9c4 <ld_clust>
 800fd3e:	4602      	mov	r2, r0
 800fd40:	693b      	ldr	r3, [r7, #16]
 800fd42:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800fd44:	e7c0      	b.n	800fcc8 <follow_path+0x50>
			if (res != FR_OK) break;
 800fd46:	bf00      	nop
 800fd48:	e002      	b.n	800fd50 <follow_path+0xd8>
				break;
 800fd4a:	bf00      	nop
 800fd4c:	e000      	b.n	800fd50 <follow_path+0xd8>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800fd4e:	bf00      	nop
			}
		}
	}

	return res;
 800fd50:	7dfb      	ldrb	r3, [r7, #23]
}
 800fd52:	4618      	mov	r0, r3
 800fd54:	3718      	adds	r7, #24
 800fd56:	46bd      	mov	sp, r7
 800fd58:	bd80      	pop	{r7, pc}

0800fd5a <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 800fd5a:	b480      	push	{r7}
 800fd5c:	b087      	sub	sp, #28
 800fd5e:	af00      	add	r7, sp, #0
 800fd60:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 800fd62:	f04f 33ff 	mov.w	r3, #4294967295
 800fd66:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 800fd68:	687b      	ldr	r3, [r7, #4]
 800fd6a:	681b      	ldr	r3, [r3, #0]
 800fd6c:	2b00      	cmp	r3, #0
 800fd6e:	d031      	beq.n	800fdd4 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 800fd70:	687b      	ldr	r3, [r7, #4]
 800fd72:	681b      	ldr	r3, [r3, #0]
 800fd74:	617b      	str	r3, [r7, #20]
 800fd76:	e002      	b.n	800fd7e <get_ldnumber+0x24>
 800fd78:	697b      	ldr	r3, [r7, #20]
 800fd7a:	3301      	adds	r3, #1
 800fd7c:	617b      	str	r3, [r7, #20]
 800fd7e:	697b      	ldr	r3, [r7, #20]
 800fd80:	781b      	ldrb	r3, [r3, #0]
 800fd82:	2b20      	cmp	r3, #32
 800fd84:	d903      	bls.n	800fd8e <get_ldnumber+0x34>
 800fd86:	697b      	ldr	r3, [r7, #20]
 800fd88:	781b      	ldrb	r3, [r3, #0]
 800fd8a:	2b3a      	cmp	r3, #58	@ 0x3a
 800fd8c:	d1f4      	bne.n	800fd78 <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 800fd8e:	697b      	ldr	r3, [r7, #20]
 800fd90:	781b      	ldrb	r3, [r3, #0]
 800fd92:	2b3a      	cmp	r3, #58	@ 0x3a
 800fd94:	d11c      	bne.n	800fdd0 <get_ldnumber+0x76>
			tp = *path;
 800fd96:	687b      	ldr	r3, [r7, #4]
 800fd98:	681b      	ldr	r3, [r3, #0]
 800fd9a:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 800fd9c:	68fb      	ldr	r3, [r7, #12]
 800fd9e:	1c5a      	adds	r2, r3, #1
 800fda0:	60fa      	str	r2, [r7, #12]
 800fda2:	781b      	ldrb	r3, [r3, #0]
 800fda4:	3b30      	subs	r3, #48	@ 0x30
 800fda6:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 800fda8:	68bb      	ldr	r3, [r7, #8]
 800fdaa:	2b09      	cmp	r3, #9
 800fdac:	d80e      	bhi.n	800fdcc <get_ldnumber+0x72>
 800fdae:	68fa      	ldr	r2, [r7, #12]
 800fdb0:	697b      	ldr	r3, [r7, #20]
 800fdb2:	429a      	cmp	r2, r3
 800fdb4:	d10a      	bne.n	800fdcc <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 800fdb6:	68bb      	ldr	r3, [r7, #8]
 800fdb8:	2b00      	cmp	r3, #0
 800fdba:	d107      	bne.n	800fdcc <get_ldnumber+0x72>
					vol = (int)i;
 800fdbc:	68bb      	ldr	r3, [r7, #8]
 800fdbe:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 800fdc0:	697b      	ldr	r3, [r7, #20]
 800fdc2:	3301      	adds	r3, #1
 800fdc4:	617b      	str	r3, [r7, #20]
 800fdc6:	687b      	ldr	r3, [r7, #4]
 800fdc8:	697a      	ldr	r2, [r7, #20]
 800fdca:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 800fdcc:	693b      	ldr	r3, [r7, #16]
 800fdce:	e002      	b.n	800fdd6 <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 800fdd0:	2300      	movs	r3, #0
 800fdd2:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 800fdd4:	693b      	ldr	r3, [r7, #16]
}
 800fdd6:	4618      	mov	r0, r3
 800fdd8:	371c      	adds	r7, #28
 800fdda:	46bd      	mov	sp, r7
 800fddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fde0:	4770      	bx	lr
	...

0800fde4 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 800fde4:	b580      	push	{r7, lr}
 800fde6:	b082      	sub	sp, #8
 800fde8:	af00      	add	r7, sp, #0
 800fdea:	6078      	str	r0, [r7, #4]
 800fdec:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 800fdee:	687b      	ldr	r3, [r7, #4]
 800fdf0:	2200      	movs	r2, #0
 800fdf2:	70da      	strb	r2, [r3, #3]
 800fdf4:	687b      	ldr	r3, [r7, #4]
 800fdf6:	f04f 32ff 	mov.w	r2, #4294967295
 800fdfa:	631a      	str	r2, [r3, #48]	@ 0x30
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 800fdfc:	6839      	ldr	r1, [r7, #0]
 800fdfe:	6878      	ldr	r0, [r7, #4]
 800fe00:	f7ff f8dc 	bl	800efbc <move_window>
 800fe04:	4603      	mov	r3, r0
 800fe06:	2b00      	cmp	r3, #0
 800fe08:	d001      	beq.n	800fe0e <check_fs+0x2a>
 800fe0a:	2304      	movs	r3, #4
 800fe0c:	e038      	b.n	800fe80 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 800fe0e:	687b      	ldr	r3, [r7, #4]
 800fe10:	3334      	adds	r3, #52	@ 0x34
 800fe12:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800fe16:	4618      	mov	r0, r3
 800fe18:	f7fe fdee 	bl	800e9f8 <ld_word>
 800fe1c:	4603      	mov	r3, r0
 800fe1e:	461a      	mov	r2, r3
 800fe20:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 800fe24:	429a      	cmp	r2, r3
 800fe26:	d001      	beq.n	800fe2c <check_fs+0x48>
 800fe28:	2303      	movs	r3, #3
 800fe2a:	e029      	b.n	800fe80 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 800fe2c:	687b      	ldr	r3, [r7, #4]
 800fe2e:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800fe32:	2be9      	cmp	r3, #233	@ 0xe9
 800fe34:	d009      	beq.n	800fe4a <check_fs+0x66>
 800fe36:	687b      	ldr	r3, [r7, #4]
 800fe38:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800fe3c:	2beb      	cmp	r3, #235	@ 0xeb
 800fe3e:	d11e      	bne.n	800fe7e <check_fs+0x9a>
 800fe40:	687b      	ldr	r3, [r7, #4]
 800fe42:	f893 3036 	ldrb.w	r3, [r3, #54]	@ 0x36
 800fe46:	2b90      	cmp	r3, #144	@ 0x90
 800fe48:	d119      	bne.n	800fe7e <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 800fe4a:	687b      	ldr	r3, [r7, #4]
 800fe4c:	3334      	adds	r3, #52	@ 0x34
 800fe4e:	3336      	adds	r3, #54	@ 0x36
 800fe50:	4618      	mov	r0, r3
 800fe52:	f7fe fdea 	bl	800ea2a <ld_dword>
 800fe56:	4603      	mov	r3, r0
 800fe58:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 800fe5c:	4a0a      	ldr	r2, [pc, #40]	@ (800fe88 <check_fs+0xa4>)
 800fe5e:	4293      	cmp	r3, r2
 800fe60:	d101      	bne.n	800fe66 <check_fs+0x82>
 800fe62:	2300      	movs	r3, #0
 800fe64:	e00c      	b.n	800fe80 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 800fe66:	687b      	ldr	r3, [r7, #4]
 800fe68:	3334      	adds	r3, #52	@ 0x34
 800fe6a:	3352      	adds	r3, #82	@ 0x52
 800fe6c:	4618      	mov	r0, r3
 800fe6e:	f7fe fddc 	bl	800ea2a <ld_dword>
 800fe72:	4603      	mov	r3, r0
 800fe74:	4a05      	ldr	r2, [pc, #20]	@ (800fe8c <check_fs+0xa8>)
 800fe76:	4293      	cmp	r3, r2
 800fe78:	d101      	bne.n	800fe7e <check_fs+0x9a>
 800fe7a:	2300      	movs	r3, #0
 800fe7c:	e000      	b.n	800fe80 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 800fe7e:	2302      	movs	r3, #2
}
 800fe80:	4618      	mov	r0, r3
 800fe82:	3708      	adds	r7, #8
 800fe84:	46bd      	mov	sp, r7
 800fe86:	bd80      	pop	{r7, pc}
 800fe88:	00544146 	.word	0x00544146
 800fe8c:	33544146 	.word	0x33544146

0800fe90 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 800fe90:	b580      	push	{r7, lr}
 800fe92:	b096      	sub	sp, #88	@ 0x58
 800fe94:	af00      	add	r7, sp, #0
 800fe96:	60f8      	str	r0, [r7, #12]
 800fe98:	60b9      	str	r1, [r7, #8]
 800fe9a:	4613      	mov	r3, r2
 800fe9c:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 800fe9e:	68bb      	ldr	r3, [r7, #8]
 800fea0:	2200      	movs	r2, #0
 800fea2:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 800fea4:	68f8      	ldr	r0, [r7, #12]
 800fea6:	f7ff ff58 	bl	800fd5a <get_ldnumber>
 800feaa:	63f8      	str	r0, [r7, #60]	@ 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 800feac:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800feae:	2b00      	cmp	r3, #0
 800feb0:	da01      	bge.n	800feb6 <find_volume+0x26>
 800feb2:	230b      	movs	r3, #11
 800feb4:	e235      	b.n	8010322 <find_volume+0x492>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 800feb6:	4aa5      	ldr	r2, [pc, #660]	@ (801014c <find_volume+0x2bc>)
 800feb8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800feba:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800febe:	63bb      	str	r3, [r7, #56]	@ 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 800fec0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fec2:	2b00      	cmp	r3, #0
 800fec4:	d101      	bne.n	800feca <find_volume+0x3a>
 800fec6:	230c      	movs	r3, #12
 800fec8:	e22b      	b.n	8010322 <find_volume+0x492>

	ENTER_FF(fs);						/* Lock the volume */
 800feca:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800fecc:	f7fe fe95 	bl	800ebfa <lock_fs>
 800fed0:	4603      	mov	r3, r0
 800fed2:	2b00      	cmp	r3, #0
 800fed4:	d101      	bne.n	800feda <find_volume+0x4a>
 800fed6:	230f      	movs	r3, #15
 800fed8:	e223      	b.n	8010322 <find_volume+0x492>
	*rfs = fs;							/* Return pointer to the file system object */
 800feda:	68bb      	ldr	r3, [r7, #8]
 800fedc:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800fede:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 800fee0:	79fb      	ldrb	r3, [r7, #7]
 800fee2:	f023 0301 	bic.w	r3, r3, #1
 800fee6:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 800fee8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800feea:	781b      	ldrb	r3, [r3, #0]
 800feec:	2b00      	cmp	r3, #0
 800feee:	d01a      	beq.n	800ff26 <find_volume+0x96>
		stat = disk_status(fs->drv);
 800fef0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fef2:	785b      	ldrb	r3, [r3, #1]
 800fef4:	4618      	mov	r0, r3
 800fef6:	f7fe fce1 	bl	800e8bc <disk_status>
 800fefa:	4603      	mov	r3, r0
 800fefc:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 800ff00:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800ff04:	f003 0301 	and.w	r3, r3, #1
 800ff08:	2b00      	cmp	r3, #0
 800ff0a:	d10c      	bne.n	800ff26 <find_volume+0x96>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 800ff0c:	79fb      	ldrb	r3, [r7, #7]
 800ff0e:	2b00      	cmp	r3, #0
 800ff10:	d007      	beq.n	800ff22 <find_volume+0x92>
 800ff12:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800ff16:	f003 0304 	and.w	r3, r3, #4
 800ff1a:	2b00      	cmp	r3, #0
 800ff1c:	d001      	beq.n	800ff22 <find_volume+0x92>
				return FR_WRITE_PROTECTED;
 800ff1e:	230a      	movs	r3, #10
 800ff20:	e1ff      	b.n	8010322 <find_volume+0x492>
			}
			return FR_OK;				/* The file system object is valid */
 800ff22:	2300      	movs	r3, #0
 800ff24:	e1fd      	b.n	8010322 <find_volume+0x492>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 800ff26:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ff28:	2200      	movs	r2, #0
 800ff2a:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 800ff2c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ff2e:	b2da      	uxtb	r2, r3
 800ff30:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ff32:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 800ff34:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ff36:	785b      	ldrb	r3, [r3, #1]
 800ff38:	4618      	mov	r0, r3
 800ff3a:	f7fe fcd9 	bl	800e8f0 <disk_initialize>
 800ff3e:	4603      	mov	r3, r0
 800ff40:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 800ff44:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800ff48:	f003 0301 	and.w	r3, r3, #1
 800ff4c:	2b00      	cmp	r3, #0
 800ff4e:	d001      	beq.n	800ff54 <find_volume+0xc4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 800ff50:	2303      	movs	r3, #3
 800ff52:	e1e6      	b.n	8010322 <find_volume+0x492>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 800ff54:	79fb      	ldrb	r3, [r7, #7]
 800ff56:	2b00      	cmp	r3, #0
 800ff58:	d007      	beq.n	800ff6a <find_volume+0xda>
 800ff5a:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800ff5e:	f003 0304 	and.w	r3, r3, #4
 800ff62:	2b00      	cmp	r3, #0
 800ff64:	d001      	beq.n	800ff6a <find_volume+0xda>
		return FR_WRITE_PROTECTED;
 800ff66:	230a      	movs	r3, #10
 800ff68:	e1db      	b.n	8010322 <find_volume+0x492>
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 800ff6a:	2300      	movs	r3, #0
 800ff6c:	653b      	str	r3, [r7, #80]	@ 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 800ff6e:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800ff70:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800ff72:	f7ff ff37 	bl	800fde4 <check_fs>
 800ff76:	4603      	mov	r3, r0
 800ff78:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 800ff7c:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800ff80:	2b02      	cmp	r3, #2
 800ff82:	d149      	bne.n	8010018 <find_volume+0x188>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800ff84:	2300      	movs	r3, #0
 800ff86:	643b      	str	r3, [r7, #64]	@ 0x40
 800ff88:	e01e      	b.n	800ffc8 <find_volume+0x138>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 800ff8a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ff8c:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800ff90:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ff92:	011b      	lsls	r3, r3, #4
 800ff94:	f503 73df 	add.w	r3, r3, #446	@ 0x1be
 800ff98:	4413      	add	r3, r2
 800ff9a:	633b      	str	r3, [r7, #48]	@ 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 800ff9c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ff9e:	3304      	adds	r3, #4
 800ffa0:	781b      	ldrb	r3, [r3, #0]
 800ffa2:	2b00      	cmp	r3, #0
 800ffa4:	d006      	beq.n	800ffb4 <find_volume+0x124>
 800ffa6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ffa8:	3308      	adds	r3, #8
 800ffaa:	4618      	mov	r0, r3
 800ffac:	f7fe fd3d 	bl	800ea2a <ld_dword>
 800ffb0:	4602      	mov	r2, r0
 800ffb2:	e000      	b.n	800ffb6 <find_volume+0x126>
 800ffb4:	2200      	movs	r2, #0
 800ffb6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ffb8:	009b      	lsls	r3, r3, #2
 800ffba:	3358      	adds	r3, #88	@ 0x58
 800ffbc:	443b      	add	r3, r7
 800ffbe:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800ffc2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ffc4:	3301      	adds	r3, #1
 800ffc6:	643b      	str	r3, [r7, #64]	@ 0x40
 800ffc8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ffca:	2b03      	cmp	r3, #3
 800ffcc:	d9dd      	bls.n	800ff8a <find_volume+0xfa>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 800ffce:	2300      	movs	r3, #0
 800ffd0:	643b      	str	r3, [r7, #64]	@ 0x40
		if (i) i--;
 800ffd2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ffd4:	2b00      	cmp	r3, #0
 800ffd6:	d002      	beq.n	800ffde <find_volume+0x14e>
 800ffd8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ffda:	3b01      	subs	r3, #1
 800ffdc:	643b      	str	r3, [r7, #64]	@ 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 800ffde:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ffe0:	009b      	lsls	r3, r3, #2
 800ffe2:	3358      	adds	r3, #88	@ 0x58
 800ffe4:	443b      	add	r3, r7
 800ffe6:	f853 3c44 	ldr.w	r3, [r3, #-68]
 800ffea:	653b      	str	r3, [r7, #80]	@ 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 800ffec:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ffee:	2b00      	cmp	r3, #0
 800fff0:	d005      	beq.n	800fffe <find_volume+0x16e>
 800fff2:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800fff4:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800fff6:	f7ff fef5 	bl	800fde4 <check_fs>
 800fffa:	4603      	mov	r3, r0
 800fffc:	e000      	b.n	8010000 <find_volume+0x170>
 800fffe:	2303      	movs	r3, #3
 8010000:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 8010004:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8010008:	2b01      	cmp	r3, #1
 801000a:	d905      	bls.n	8010018 <find_volume+0x188>
 801000c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801000e:	3301      	adds	r3, #1
 8010010:	643b      	str	r3, [r7, #64]	@ 0x40
 8010012:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8010014:	2b03      	cmp	r3, #3
 8010016:	d9e2      	bls.n	800ffde <find_volume+0x14e>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 8010018:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 801001c:	2b04      	cmp	r3, #4
 801001e:	d101      	bne.n	8010024 <find_volume+0x194>
 8010020:	2301      	movs	r3, #1
 8010022:	e17e      	b.n	8010322 <find_volume+0x492>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 8010024:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8010028:	2b01      	cmp	r3, #1
 801002a:	d901      	bls.n	8010030 <find_volume+0x1a0>
 801002c:	230d      	movs	r3, #13
 801002e:	e178      	b.n	8010322 <find_volume+0x492>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 8010030:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010032:	3334      	adds	r3, #52	@ 0x34
 8010034:	330b      	adds	r3, #11
 8010036:	4618      	mov	r0, r3
 8010038:	f7fe fcde 	bl	800e9f8 <ld_word>
 801003c:	4603      	mov	r3, r0
 801003e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8010042:	d001      	beq.n	8010048 <find_volume+0x1b8>
 8010044:	230d      	movs	r3, #13
 8010046:	e16c      	b.n	8010322 <find_volume+0x492>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 8010048:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801004a:	3334      	adds	r3, #52	@ 0x34
 801004c:	3316      	adds	r3, #22
 801004e:	4618      	mov	r0, r3
 8010050:	f7fe fcd2 	bl	800e9f8 <ld_word>
 8010054:	4603      	mov	r3, r0
 8010056:	64fb      	str	r3, [r7, #76]	@ 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 8010058:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801005a:	2b00      	cmp	r3, #0
 801005c:	d106      	bne.n	801006c <find_volume+0x1dc>
 801005e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010060:	3334      	adds	r3, #52	@ 0x34
 8010062:	3324      	adds	r3, #36	@ 0x24
 8010064:	4618      	mov	r0, r3
 8010066:	f7fe fce0 	bl	800ea2a <ld_dword>
 801006a:	64f8      	str	r0, [r7, #76]	@ 0x4c
		fs->fsize = fasize;
 801006c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801006e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8010070:	61da      	str	r2, [r3, #28]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 8010072:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010074:	f893 2044 	ldrb.w	r2, [r3, #68]	@ 0x44
 8010078:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801007a:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 801007c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801007e:	789b      	ldrb	r3, [r3, #2]
 8010080:	2b01      	cmp	r3, #1
 8010082:	d005      	beq.n	8010090 <find_volume+0x200>
 8010084:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010086:	789b      	ldrb	r3, [r3, #2]
 8010088:	2b02      	cmp	r3, #2
 801008a:	d001      	beq.n	8010090 <find_volume+0x200>
 801008c:	230d      	movs	r3, #13
 801008e:	e148      	b.n	8010322 <find_volume+0x492>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 8010090:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010092:	789b      	ldrb	r3, [r3, #2]
 8010094:	461a      	mov	r2, r3
 8010096:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010098:	fb02 f303 	mul.w	r3, r2, r3
 801009c:	64fb      	str	r3, [r7, #76]	@ 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 801009e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80100a0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80100a4:	461a      	mov	r2, r3
 80100a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80100a8:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 80100aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80100ac:	895b      	ldrh	r3, [r3, #10]
 80100ae:	2b00      	cmp	r3, #0
 80100b0:	d008      	beq.n	80100c4 <find_volume+0x234>
 80100b2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80100b4:	895b      	ldrh	r3, [r3, #10]
 80100b6:	461a      	mov	r2, r3
 80100b8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80100ba:	895b      	ldrh	r3, [r3, #10]
 80100bc:	3b01      	subs	r3, #1
 80100be:	4013      	ands	r3, r2
 80100c0:	2b00      	cmp	r3, #0
 80100c2:	d001      	beq.n	80100c8 <find_volume+0x238>
 80100c4:	230d      	movs	r3, #13
 80100c6:	e12c      	b.n	8010322 <find_volume+0x492>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 80100c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80100ca:	3334      	adds	r3, #52	@ 0x34
 80100cc:	3311      	adds	r3, #17
 80100ce:	4618      	mov	r0, r3
 80100d0:	f7fe fc92 	bl	800e9f8 <ld_word>
 80100d4:	4603      	mov	r3, r0
 80100d6:	461a      	mov	r2, r3
 80100d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80100da:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 80100dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80100de:	891b      	ldrh	r3, [r3, #8]
 80100e0:	f003 030f 	and.w	r3, r3, #15
 80100e4:	b29b      	uxth	r3, r3
 80100e6:	2b00      	cmp	r3, #0
 80100e8:	d001      	beq.n	80100ee <find_volume+0x25e>
 80100ea:	230d      	movs	r3, #13
 80100ec:	e119      	b.n	8010322 <find_volume+0x492>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 80100ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80100f0:	3334      	adds	r3, #52	@ 0x34
 80100f2:	3313      	adds	r3, #19
 80100f4:	4618      	mov	r0, r3
 80100f6:	f7fe fc7f 	bl	800e9f8 <ld_word>
 80100fa:	4603      	mov	r3, r0
 80100fc:	64bb      	str	r3, [r7, #72]	@ 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 80100fe:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8010100:	2b00      	cmp	r3, #0
 8010102:	d106      	bne.n	8010112 <find_volume+0x282>
 8010104:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010106:	3334      	adds	r3, #52	@ 0x34
 8010108:	3320      	adds	r3, #32
 801010a:	4618      	mov	r0, r3
 801010c:	f7fe fc8d 	bl	800ea2a <ld_dword>
 8010110:	64b8      	str	r0, [r7, #72]	@ 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 8010112:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010114:	3334      	adds	r3, #52	@ 0x34
 8010116:	330e      	adds	r3, #14
 8010118:	4618      	mov	r0, r3
 801011a:	f7fe fc6d 	bl	800e9f8 <ld_word>
 801011e:	4603      	mov	r3, r0
 8010120:	85fb      	strh	r3, [r7, #46]	@ 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 8010122:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8010124:	2b00      	cmp	r3, #0
 8010126:	d101      	bne.n	801012c <find_volume+0x29c>
 8010128:	230d      	movs	r3, #13
 801012a:	e0fa      	b.n	8010322 <find_volume+0x492>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 801012c:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 801012e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010130:	4413      	add	r3, r2
 8010132:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8010134:	8912      	ldrh	r2, [r2, #8]
 8010136:	0912      	lsrs	r2, r2, #4
 8010138:	b292      	uxth	r2, r2
 801013a:	4413      	add	r3, r2
 801013c:	62bb      	str	r3, [r7, #40]	@ 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 801013e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8010140:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010142:	429a      	cmp	r2, r3
 8010144:	d204      	bcs.n	8010150 <find_volume+0x2c0>
 8010146:	230d      	movs	r3, #13
 8010148:	e0eb      	b.n	8010322 <find_volume+0x492>
 801014a:	bf00      	nop
 801014c:	200019b0 	.word	0x200019b0
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 8010150:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8010152:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010154:	1ad3      	subs	r3, r2, r3
 8010156:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8010158:	8952      	ldrh	r2, [r2, #10]
 801015a:	fbb3 f3f2 	udiv	r3, r3, r2
 801015e:	627b      	str	r3, [r7, #36]	@ 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 8010160:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010162:	2b00      	cmp	r3, #0
 8010164:	d101      	bne.n	801016a <find_volume+0x2da>
 8010166:	230d      	movs	r3, #13
 8010168:	e0db      	b.n	8010322 <find_volume+0x492>
		fmt = FS_FAT32;
 801016a:	2303      	movs	r3, #3
 801016c:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 8010170:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010172:	f64f 72f5 	movw	r2, #65525	@ 0xfff5
 8010176:	4293      	cmp	r3, r2
 8010178:	d802      	bhi.n	8010180 <find_volume+0x2f0>
 801017a:	2302      	movs	r3, #2
 801017c:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 8010180:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010182:	f640 72f5 	movw	r2, #4085	@ 0xff5
 8010186:	4293      	cmp	r3, r2
 8010188:	d802      	bhi.n	8010190 <find_volume+0x300>
 801018a:	2301      	movs	r3, #1
 801018c:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 8010190:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010192:	1c9a      	adds	r2, r3, #2
 8010194:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010196:	619a      	str	r2, [r3, #24]
		fs->volbase = bsect;							/* Volume start sector */
 8010198:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801019a:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 801019c:	621a      	str	r2, [r3, #32]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 801019e:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 80101a0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80101a2:	441a      	add	r2, r3
 80101a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80101a6:	625a      	str	r2, [r3, #36]	@ 0x24
		fs->database = bsect + sysect;					/* Data start sector */
 80101a8:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80101aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80101ac:	441a      	add	r2, r3
 80101ae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80101b0:	62da      	str	r2, [r3, #44]	@ 0x2c
		if (fmt == FS_FAT32) {
 80101b2:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80101b6:	2b03      	cmp	r3, #3
 80101b8:	d11e      	bne.n	80101f8 <find_volume+0x368>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 80101ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80101bc:	3334      	adds	r3, #52	@ 0x34
 80101be:	332a      	adds	r3, #42	@ 0x2a
 80101c0:	4618      	mov	r0, r3
 80101c2:	f7fe fc19 	bl	800e9f8 <ld_word>
 80101c6:	4603      	mov	r3, r0
 80101c8:	2b00      	cmp	r3, #0
 80101ca:	d001      	beq.n	80101d0 <find_volume+0x340>
 80101cc:	230d      	movs	r3, #13
 80101ce:	e0a8      	b.n	8010322 <find_volume+0x492>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 80101d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80101d2:	891b      	ldrh	r3, [r3, #8]
 80101d4:	2b00      	cmp	r3, #0
 80101d6:	d001      	beq.n	80101dc <find_volume+0x34c>
 80101d8:	230d      	movs	r3, #13
 80101da:	e0a2      	b.n	8010322 <find_volume+0x492>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 80101dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80101de:	3334      	adds	r3, #52	@ 0x34
 80101e0:	332c      	adds	r3, #44	@ 0x2c
 80101e2:	4618      	mov	r0, r3
 80101e4:	f7fe fc21 	bl	800ea2a <ld_dword>
 80101e8:	4602      	mov	r2, r0
 80101ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80101ec:	629a      	str	r2, [r3, #40]	@ 0x28
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 80101ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80101f0:	699b      	ldr	r3, [r3, #24]
 80101f2:	009b      	lsls	r3, r3, #2
 80101f4:	647b      	str	r3, [r7, #68]	@ 0x44
 80101f6:	e01f      	b.n	8010238 <find_volume+0x3a8>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 80101f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80101fa:	891b      	ldrh	r3, [r3, #8]
 80101fc:	2b00      	cmp	r3, #0
 80101fe:	d101      	bne.n	8010204 <find_volume+0x374>
 8010200:	230d      	movs	r3, #13
 8010202:	e08e      	b.n	8010322 <find_volume+0x492>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 8010204:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010206:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8010208:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801020a:	441a      	add	r2, r3
 801020c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801020e:	629a      	str	r2, [r3, #40]	@ 0x28
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 8010210:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8010214:	2b02      	cmp	r3, #2
 8010216:	d103      	bne.n	8010220 <find_volume+0x390>
 8010218:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801021a:	699b      	ldr	r3, [r3, #24]
 801021c:	005b      	lsls	r3, r3, #1
 801021e:	e00a      	b.n	8010236 <find_volume+0x3a6>
 8010220:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010222:	699a      	ldr	r2, [r3, #24]
 8010224:	4613      	mov	r3, r2
 8010226:	005b      	lsls	r3, r3, #1
 8010228:	4413      	add	r3, r2
 801022a:	085a      	lsrs	r2, r3, #1
 801022c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801022e:	699b      	ldr	r3, [r3, #24]
 8010230:	f003 0301 	and.w	r3, r3, #1
 8010234:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 8010236:	647b      	str	r3, [r7, #68]	@ 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 8010238:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801023a:	69da      	ldr	r2, [r3, #28]
 801023c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801023e:	f203 13ff 	addw	r3, r3, #511	@ 0x1ff
 8010242:	0a5b      	lsrs	r3, r3, #9
 8010244:	429a      	cmp	r2, r3
 8010246:	d201      	bcs.n	801024c <find_volume+0x3bc>
 8010248:	230d      	movs	r3, #13
 801024a:	e06a      	b.n	8010322 <find_volume+0x492>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 801024c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801024e:	f04f 32ff 	mov.w	r2, #4294967295
 8010252:	615a      	str	r2, [r3, #20]
 8010254:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010256:	695a      	ldr	r2, [r3, #20]
 8010258:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801025a:	611a      	str	r2, [r3, #16]
		fs->fsi_flag = 0x80;
 801025c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801025e:	2280      	movs	r2, #128	@ 0x80
 8010260:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 8010262:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8010266:	2b03      	cmp	r3, #3
 8010268:	d149      	bne.n	80102fe <find_volume+0x46e>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 801026a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801026c:	3334      	adds	r3, #52	@ 0x34
 801026e:	3330      	adds	r3, #48	@ 0x30
 8010270:	4618      	mov	r0, r3
 8010272:	f7fe fbc1 	bl	800e9f8 <ld_word>
 8010276:	4603      	mov	r3, r0
 8010278:	2b01      	cmp	r3, #1
 801027a:	d140      	bne.n	80102fe <find_volume+0x46e>
			&& move_window(fs, bsect + 1) == FR_OK)
 801027c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801027e:	3301      	adds	r3, #1
 8010280:	4619      	mov	r1, r3
 8010282:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8010284:	f7fe fe9a 	bl	800efbc <move_window>
 8010288:	4603      	mov	r3, r0
 801028a:	2b00      	cmp	r3, #0
 801028c:	d137      	bne.n	80102fe <find_volume+0x46e>
		{
			fs->fsi_flag = 0;
 801028e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010290:	2200      	movs	r2, #0
 8010292:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 8010294:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010296:	3334      	adds	r3, #52	@ 0x34
 8010298:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 801029c:	4618      	mov	r0, r3
 801029e:	f7fe fbab 	bl	800e9f8 <ld_word>
 80102a2:	4603      	mov	r3, r0
 80102a4:	461a      	mov	r2, r3
 80102a6:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 80102aa:	429a      	cmp	r2, r3
 80102ac:	d127      	bne.n	80102fe <find_volume+0x46e>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 80102ae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80102b0:	3334      	adds	r3, #52	@ 0x34
 80102b2:	4618      	mov	r0, r3
 80102b4:	f7fe fbb9 	bl	800ea2a <ld_dword>
 80102b8:	4603      	mov	r3, r0
 80102ba:	4a1c      	ldr	r2, [pc, #112]	@ (801032c <find_volume+0x49c>)
 80102bc:	4293      	cmp	r3, r2
 80102be:	d11e      	bne.n	80102fe <find_volume+0x46e>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 80102c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80102c2:	3334      	adds	r3, #52	@ 0x34
 80102c4:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 80102c8:	4618      	mov	r0, r3
 80102ca:	f7fe fbae 	bl	800ea2a <ld_dword>
 80102ce:	4603      	mov	r3, r0
 80102d0:	4a17      	ldr	r2, [pc, #92]	@ (8010330 <find_volume+0x4a0>)
 80102d2:	4293      	cmp	r3, r2
 80102d4:	d113      	bne.n	80102fe <find_volume+0x46e>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 80102d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80102d8:	3334      	adds	r3, #52	@ 0x34
 80102da:	f503 73f4 	add.w	r3, r3, #488	@ 0x1e8
 80102de:	4618      	mov	r0, r3
 80102e0:	f7fe fba3 	bl	800ea2a <ld_dword>
 80102e4:	4602      	mov	r2, r0
 80102e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80102e8:	615a      	str	r2, [r3, #20]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 80102ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80102ec:	3334      	adds	r3, #52	@ 0x34
 80102ee:	f503 73f6 	add.w	r3, r3, #492	@ 0x1ec
 80102f2:	4618      	mov	r0, r3
 80102f4:	f7fe fb99 	bl	800ea2a <ld_dword>
 80102f8:	4602      	mov	r2, r0
 80102fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80102fc:	611a      	str	r2, [r3, #16]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 80102fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010300:	f897 2057 	ldrb.w	r2, [r7, #87]	@ 0x57
 8010304:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 8010306:	4b0b      	ldr	r3, [pc, #44]	@ (8010334 <find_volume+0x4a4>)
 8010308:	881b      	ldrh	r3, [r3, #0]
 801030a:	3301      	adds	r3, #1
 801030c:	b29a      	uxth	r2, r3
 801030e:	4b09      	ldr	r3, [pc, #36]	@ (8010334 <find_volume+0x4a4>)
 8010310:	801a      	strh	r2, [r3, #0]
 8010312:	4b08      	ldr	r3, [pc, #32]	@ (8010334 <find_volume+0x4a4>)
 8010314:	881a      	ldrh	r2, [r3, #0]
 8010316:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010318:	80da      	strh	r2, [r3, #6]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 801031a:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 801031c:	f7fe fde6 	bl	800eeec <clear_lock>
#endif
	return FR_OK;
 8010320:	2300      	movs	r3, #0
}
 8010322:	4618      	mov	r0, r3
 8010324:	3758      	adds	r7, #88	@ 0x58
 8010326:	46bd      	mov	sp, r7
 8010328:	bd80      	pop	{r7, pc}
 801032a:	bf00      	nop
 801032c:	41615252 	.word	0x41615252
 8010330:	61417272 	.word	0x61417272
 8010334:	200019b4 	.word	0x200019b4

08010338 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 8010338:	b580      	push	{r7, lr}
 801033a:	b084      	sub	sp, #16
 801033c:	af00      	add	r7, sp, #0
 801033e:	6078      	str	r0, [r7, #4]
 8010340:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 8010342:	2309      	movs	r3, #9
 8010344:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 8010346:	687b      	ldr	r3, [r7, #4]
 8010348:	2b00      	cmp	r3, #0
 801034a:	d02e      	beq.n	80103aa <validate+0x72>
 801034c:	687b      	ldr	r3, [r7, #4]
 801034e:	681b      	ldr	r3, [r3, #0]
 8010350:	2b00      	cmp	r3, #0
 8010352:	d02a      	beq.n	80103aa <validate+0x72>
 8010354:	687b      	ldr	r3, [r7, #4]
 8010356:	681b      	ldr	r3, [r3, #0]
 8010358:	781b      	ldrb	r3, [r3, #0]
 801035a:	2b00      	cmp	r3, #0
 801035c:	d025      	beq.n	80103aa <validate+0x72>
 801035e:	687b      	ldr	r3, [r7, #4]
 8010360:	889a      	ldrh	r2, [r3, #4]
 8010362:	687b      	ldr	r3, [r7, #4]
 8010364:	681b      	ldr	r3, [r3, #0]
 8010366:	88db      	ldrh	r3, [r3, #6]
 8010368:	429a      	cmp	r2, r3
 801036a:	d11e      	bne.n	80103aa <validate+0x72>
#if _FS_REENTRANT
		if (lock_fs(obj->fs)) {	/* Obtain the filesystem object */
 801036c:	687b      	ldr	r3, [r7, #4]
 801036e:	681b      	ldr	r3, [r3, #0]
 8010370:	4618      	mov	r0, r3
 8010372:	f7fe fc42 	bl	800ebfa <lock_fs>
 8010376:	4603      	mov	r3, r0
 8010378:	2b00      	cmp	r3, #0
 801037a:	d014      	beq.n	80103a6 <validate+0x6e>
			if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 801037c:	687b      	ldr	r3, [r7, #4]
 801037e:	681b      	ldr	r3, [r3, #0]
 8010380:	785b      	ldrb	r3, [r3, #1]
 8010382:	4618      	mov	r0, r3
 8010384:	f7fe fa9a 	bl	800e8bc <disk_status>
 8010388:	4603      	mov	r3, r0
 801038a:	f003 0301 	and.w	r3, r3, #1
 801038e:	2b00      	cmp	r3, #0
 8010390:	d102      	bne.n	8010398 <validate+0x60>
				res = FR_OK;
 8010392:	2300      	movs	r3, #0
 8010394:	73fb      	strb	r3, [r7, #15]
 8010396:	e008      	b.n	80103aa <validate+0x72>
			} else {
				unlock_fs(obj->fs, FR_OK);
 8010398:	687b      	ldr	r3, [r7, #4]
 801039a:	681b      	ldr	r3, [r3, #0]
 801039c:	2100      	movs	r1, #0
 801039e:	4618      	mov	r0, r3
 80103a0:	f7fe fc41 	bl	800ec26 <unlock_fs>
 80103a4:	e001      	b.n	80103aa <validate+0x72>
			}
		} else {
			res = FR_TIMEOUT;
 80103a6:	230f      	movs	r3, #15
 80103a8:	73fb      	strb	r3, [r7, #15]
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
			res = FR_OK;
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 80103aa:	7bfb      	ldrb	r3, [r7, #15]
 80103ac:	2b00      	cmp	r3, #0
 80103ae:	d102      	bne.n	80103b6 <validate+0x7e>
 80103b0:	687b      	ldr	r3, [r7, #4]
 80103b2:	681b      	ldr	r3, [r3, #0]
 80103b4:	e000      	b.n	80103b8 <validate+0x80>
 80103b6:	2300      	movs	r3, #0
 80103b8:	683a      	ldr	r2, [r7, #0]
 80103ba:	6013      	str	r3, [r2, #0]
	return res;
 80103bc:	7bfb      	ldrb	r3, [r7, #15]
}
 80103be:	4618      	mov	r0, r3
 80103c0:	3710      	adds	r7, #16
 80103c2:	46bd      	mov	sp, r7
 80103c4:	bd80      	pop	{r7, pc}
	...

080103c8 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 80103c8:	b580      	push	{r7, lr}
 80103ca:	b088      	sub	sp, #32
 80103cc:	af00      	add	r7, sp, #0
 80103ce:	60f8      	str	r0, [r7, #12]
 80103d0:	60b9      	str	r1, [r7, #8]
 80103d2:	4613      	mov	r3, r2
 80103d4:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 80103d6:	68bb      	ldr	r3, [r7, #8]
 80103d8:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 80103da:	f107 0310 	add.w	r3, r7, #16
 80103de:	4618      	mov	r0, r3
 80103e0:	f7ff fcbb 	bl	800fd5a <get_ldnumber>
 80103e4:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 80103e6:	69fb      	ldr	r3, [r7, #28]
 80103e8:	2b00      	cmp	r3, #0
 80103ea:	da01      	bge.n	80103f0 <f_mount+0x28>
 80103ec:	230b      	movs	r3, #11
 80103ee:	e048      	b.n	8010482 <f_mount+0xba>
	cfs = FatFs[vol];					/* Pointer to fs object */
 80103f0:	4a26      	ldr	r2, [pc, #152]	@ (801048c <f_mount+0xc4>)
 80103f2:	69fb      	ldr	r3, [r7, #28]
 80103f4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80103f8:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 80103fa:	69bb      	ldr	r3, [r7, #24]
 80103fc:	2b00      	cmp	r3, #0
 80103fe:	d00f      	beq.n	8010420 <f_mount+0x58>
#if _FS_LOCK != 0
		clear_lock(cfs);
 8010400:	69b8      	ldr	r0, [r7, #24]
 8010402:	f7fe fd73 	bl	800eeec <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
 8010406:	69bb      	ldr	r3, [r7, #24]
 8010408:	68db      	ldr	r3, [r3, #12]
 801040a:	4618      	mov	r0, r3
 801040c:	f001 f837 	bl	801147e <ff_del_syncobj>
 8010410:	4603      	mov	r3, r0
 8010412:	2b00      	cmp	r3, #0
 8010414:	d101      	bne.n	801041a <f_mount+0x52>
 8010416:	2302      	movs	r3, #2
 8010418:	e033      	b.n	8010482 <f_mount+0xba>
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 801041a:	69bb      	ldr	r3, [r7, #24]
 801041c:	2200      	movs	r2, #0
 801041e:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 8010420:	68fb      	ldr	r3, [r7, #12]
 8010422:	2b00      	cmp	r3, #0
 8010424:	d00f      	beq.n	8010446 <f_mount+0x7e>
		fs->fs_type = 0;				/* Clear new fs object */
 8010426:	68fb      	ldr	r3, [r7, #12]
 8010428:	2200      	movs	r2, #0
 801042a:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
 801042c:	69fb      	ldr	r3, [r7, #28]
 801042e:	b2da      	uxtb	r2, r3
 8010430:	68fb      	ldr	r3, [r7, #12]
 8010432:	330c      	adds	r3, #12
 8010434:	4619      	mov	r1, r3
 8010436:	4610      	mov	r0, r2
 8010438:	f001 f803 	bl	8011442 <ff_cre_syncobj>
 801043c:	4603      	mov	r3, r0
 801043e:	2b00      	cmp	r3, #0
 8010440:	d101      	bne.n	8010446 <f_mount+0x7e>
 8010442:	2302      	movs	r3, #2
 8010444:	e01d      	b.n	8010482 <f_mount+0xba>
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 8010446:	68fa      	ldr	r2, [r7, #12]
 8010448:	4910      	ldr	r1, [pc, #64]	@ (801048c <f_mount+0xc4>)
 801044a:	69fb      	ldr	r3, [r7, #28]
 801044c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 8010450:	68fb      	ldr	r3, [r7, #12]
 8010452:	2b00      	cmp	r3, #0
 8010454:	d002      	beq.n	801045c <f_mount+0x94>
 8010456:	79fb      	ldrb	r3, [r7, #7]
 8010458:	2b01      	cmp	r3, #1
 801045a:	d001      	beq.n	8010460 <f_mount+0x98>
 801045c:	2300      	movs	r3, #0
 801045e:	e010      	b.n	8010482 <f_mount+0xba>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 8010460:	f107 010c 	add.w	r1, r7, #12
 8010464:	f107 0308 	add.w	r3, r7, #8
 8010468:	2200      	movs	r2, #0
 801046a:	4618      	mov	r0, r3
 801046c:	f7ff fd10 	bl	800fe90 <find_volume>
 8010470:	4603      	mov	r3, r0
 8010472:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 8010474:	68fb      	ldr	r3, [r7, #12]
 8010476:	7dfa      	ldrb	r2, [r7, #23]
 8010478:	4611      	mov	r1, r2
 801047a:	4618      	mov	r0, r3
 801047c:	f7fe fbd3 	bl	800ec26 <unlock_fs>
 8010480:	7dfb      	ldrb	r3, [r7, #23]
}
 8010482:	4618      	mov	r0, r3
 8010484:	3720      	adds	r7, #32
 8010486:	46bd      	mov	sp, r7
 8010488:	bd80      	pop	{r7, pc}
 801048a:	bf00      	nop
 801048c:	200019b0 	.word	0x200019b0

08010490 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 8010490:	b580      	push	{r7, lr}
 8010492:	b098      	sub	sp, #96	@ 0x60
 8010494:	af00      	add	r7, sp, #0
 8010496:	60f8      	str	r0, [r7, #12]
 8010498:	60b9      	str	r1, [r7, #8]
 801049a:	4613      	mov	r3, r2
 801049c:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 801049e:	68fb      	ldr	r3, [r7, #12]
 80104a0:	2b00      	cmp	r3, #0
 80104a2:	d101      	bne.n	80104a8 <f_open+0x18>
 80104a4:	2309      	movs	r3, #9
 80104a6:	e1b0      	b.n	801080a <f_open+0x37a>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 80104a8:	79fb      	ldrb	r3, [r7, #7]
 80104aa:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80104ae:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 80104b0:	79fa      	ldrb	r2, [r7, #7]
 80104b2:	f107 0110 	add.w	r1, r7, #16
 80104b6:	f107 0308 	add.w	r3, r7, #8
 80104ba:	4618      	mov	r0, r3
 80104bc:	f7ff fce8 	bl	800fe90 <find_volume>
 80104c0:	4603      	mov	r3, r0
 80104c2:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
	if (res == FR_OK) {
 80104c6:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80104ca:	2b00      	cmp	r3, #0
 80104cc:	f040 818d 	bne.w	80107ea <f_open+0x35a>
		dj.obj.fs = fs;
 80104d0:	693b      	ldr	r3, [r7, #16]
 80104d2:	617b      	str	r3, [r7, #20]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 80104d4:	68ba      	ldr	r2, [r7, #8]
 80104d6:	f107 0314 	add.w	r3, r7, #20
 80104da:	4611      	mov	r1, r2
 80104dc:	4618      	mov	r0, r3
 80104de:	f7ff fbcb 	bl	800fc78 <follow_path>
 80104e2:	4603      	mov	r3, r0
 80104e4:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 80104e8:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80104ec:	2b00      	cmp	r3, #0
 80104ee:	d118      	bne.n	8010522 <f_open+0x92>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 80104f0:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 80104f4:	b25b      	sxtb	r3, r3
 80104f6:	2b00      	cmp	r3, #0
 80104f8:	da03      	bge.n	8010502 <f_open+0x72>
				res = FR_INVALID_NAME;
 80104fa:	2306      	movs	r3, #6
 80104fc:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 8010500:	e00f      	b.n	8010522 <f_open+0x92>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8010502:	79fb      	ldrb	r3, [r7, #7]
 8010504:	2b01      	cmp	r3, #1
 8010506:	bf8c      	ite	hi
 8010508:	2301      	movhi	r3, #1
 801050a:	2300      	movls	r3, #0
 801050c:	b2db      	uxtb	r3, r3
 801050e:	461a      	mov	r2, r3
 8010510:	f107 0314 	add.w	r3, r7, #20
 8010514:	4611      	mov	r1, r2
 8010516:	4618      	mov	r0, r3
 8010518:	f7fe fba0 	bl	800ec5c <chk_lock>
 801051c:	4603      	mov	r3, r0
 801051e:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 8010522:	79fb      	ldrb	r3, [r7, #7]
 8010524:	f003 031c 	and.w	r3, r3, #28
 8010528:	2b00      	cmp	r3, #0
 801052a:	d07f      	beq.n	801062c <f_open+0x19c>
			if (res != FR_OK) {					/* No file, create new */
 801052c:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8010530:	2b00      	cmp	r3, #0
 8010532:	d017      	beq.n	8010564 <f_open+0xd4>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 8010534:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8010538:	2b04      	cmp	r3, #4
 801053a:	d10e      	bne.n	801055a <f_open+0xca>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 801053c:	f7fe fbea 	bl	800ed14 <enq_lock>
 8010540:	4603      	mov	r3, r0
 8010542:	2b00      	cmp	r3, #0
 8010544:	d006      	beq.n	8010554 <f_open+0xc4>
 8010546:	f107 0314 	add.w	r3, r7, #20
 801054a:	4618      	mov	r0, r3
 801054c:	f7ff face 	bl	800faec <dir_register>
 8010550:	4603      	mov	r3, r0
 8010552:	e000      	b.n	8010556 <f_open+0xc6>
 8010554:	2312      	movs	r3, #18
 8010556:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 801055a:	79fb      	ldrb	r3, [r7, #7]
 801055c:	f043 0308 	orr.w	r3, r3, #8
 8010560:	71fb      	strb	r3, [r7, #7]
 8010562:	e010      	b.n	8010586 <f_open+0xf6>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 8010564:	7ebb      	ldrb	r3, [r7, #26]
 8010566:	f003 0311 	and.w	r3, r3, #17
 801056a:	2b00      	cmp	r3, #0
 801056c:	d003      	beq.n	8010576 <f_open+0xe6>
					res = FR_DENIED;
 801056e:	2307      	movs	r3, #7
 8010570:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 8010574:	e007      	b.n	8010586 <f_open+0xf6>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 8010576:	79fb      	ldrb	r3, [r7, #7]
 8010578:	f003 0304 	and.w	r3, r3, #4
 801057c:	2b00      	cmp	r3, #0
 801057e:	d002      	beq.n	8010586 <f_open+0xf6>
 8010580:	2308      	movs	r3, #8
 8010582:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 8010586:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 801058a:	2b00      	cmp	r3, #0
 801058c:	d168      	bne.n	8010660 <f_open+0x1d0>
 801058e:	79fb      	ldrb	r3, [r7, #7]
 8010590:	f003 0308 	and.w	r3, r3, #8
 8010594:	2b00      	cmp	r3, #0
 8010596:	d063      	beq.n	8010660 <f_open+0x1d0>
				dw = GET_FATTIME();
 8010598:	f7fe f932 	bl	800e800 <get_fattime>
 801059c:	6538      	str	r0, [r7, #80]	@ 0x50
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 801059e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80105a0:	330e      	adds	r3, #14
 80105a2:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80105a4:	4618      	mov	r0, r3
 80105a6:	f7fe fa7e 	bl	800eaa6 <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 80105aa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80105ac:	3316      	adds	r3, #22
 80105ae:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80105b0:	4618      	mov	r0, r3
 80105b2:	f7fe fa78 	bl	800eaa6 <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 80105b6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80105b8:	330b      	adds	r3, #11
 80105ba:	2220      	movs	r2, #32
 80105bc:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 80105be:	693b      	ldr	r3, [r7, #16]
 80105c0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80105c2:	4611      	mov	r1, r2
 80105c4:	4618      	mov	r0, r3
 80105c6:	f7ff f9fd 	bl	800f9c4 <ld_clust>
 80105ca:	64f8      	str	r0, [r7, #76]	@ 0x4c
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 80105cc:	693b      	ldr	r3, [r7, #16]
 80105ce:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 80105d0:	2200      	movs	r2, #0
 80105d2:	4618      	mov	r0, r3
 80105d4:	f7ff fa15 	bl	800fa02 <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 80105d8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80105da:	331c      	adds	r3, #28
 80105dc:	2100      	movs	r1, #0
 80105de:	4618      	mov	r0, r3
 80105e0:	f7fe fa61 	bl	800eaa6 <st_dword>
					fs->wflag = 1;
 80105e4:	693b      	ldr	r3, [r7, #16]
 80105e6:	2201      	movs	r2, #1
 80105e8:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 80105ea:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80105ec:	2b00      	cmp	r3, #0
 80105ee:	d037      	beq.n	8010660 <f_open+0x1d0>
						dw = fs->winsect;
 80105f0:	693b      	ldr	r3, [r7, #16]
 80105f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80105f4:	653b      	str	r3, [r7, #80]	@ 0x50
						res = remove_chain(&dj.obj, cl, 0);
 80105f6:	f107 0314 	add.w	r3, r7, #20
 80105fa:	2200      	movs	r2, #0
 80105fc:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 80105fe:	4618      	mov	r0, r3
 8010600:	f7fe ff28 	bl	800f454 <remove_chain>
 8010604:	4603      	mov	r3, r0
 8010606:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
						if (res == FR_OK) {
 801060a:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 801060e:	2b00      	cmp	r3, #0
 8010610:	d126      	bne.n	8010660 <f_open+0x1d0>
							res = move_window(fs, dw);
 8010612:	693b      	ldr	r3, [r7, #16]
 8010614:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8010616:	4618      	mov	r0, r3
 8010618:	f7fe fcd0 	bl	800efbc <move_window>
 801061c:	4603      	mov	r3, r0
 801061e:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 8010622:	693b      	ldr	r3, [r7, #16]
 8010624:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8010626:	3a01      	subs	r2, #1
 8010628:	611a      	str	r2, [r3, #16]
 801062a:	e019      	b.n	8010660 <f_open+0x1d0>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 801062c:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8010630:	2b00      	cmp	r3, #0
 8010632:	d115      	bne.n	8010660 <f_open+0x1d0>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 8010634:	7ebb      	ldrb	r3, [r7, #26]
 8010636:	f003 0310 	and.w	r3, r3, #16
 801063a:	2b00      	cmp	r3, #0
 801063c:	d003      	beq.n	8010646 <f_open+0x1b6>
					res = FR_NO_FILE;
 801063e:	2304      	movs	r3, #4
 8010640:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 8010644:	e00c      	b.n	8010660 <f_open+0x1d0>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 8010646:	79fb      	ldrb	r3, [r7, #7]
 8010648:	f003 0302 	and.w	r3, r3, #2
 801064c:	2b00      	cmp	r3, #0
 801064e:	d007      	beq.n	8010660 <f_open+0x1d0>
 8010650:	7ebb      	ldrb	r3, [r7, #26]
 8010652:	f003 0301 	and.w	r3, r3, #1
 8010656:	2b00      	cmp	r3, #0
 8010658:	d002      	beq.n	8010660 <f_open+0x1d0>
						res = FR_DENIED;
 801065a:	2307      	movs	r3, #7
 801065c:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
					}
				}
			}
		}
		if (res == FR_OK) {
 8010660:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8010664:	2b00      	cmp	r3, #0
 8010666:	d126      	bne.n	80106b6 <f_open+0x226>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 8010668:	79fb      	ldrb	r3, [r7, #7]
 801066a:	f003 0308 	and.w	r3, r3, #8
 801066e:	2b00      	cmp	r3, #0
 8010670:	d003      	beq.n	801067a <f_open+0x1ea>
				mode |= FA_MODIFIED;
 8010672:	79fb      	ldrb	r3, [r7, #7]
 8010674:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8010678:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 801067a:	693b      	ldr	r3, [r7, #16]
 801067c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 801067e:	68fb      	ldr	r3, [r7, #12]
 8010680:	625a      	str	r2, [r3, #36]	@ 0x24
			fp->dir_ptr = dj.dir;
 8010682:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8010684:	68fb      	ldr	r3, [r7, #12]
 8010686:	629a      	str	r2, [r3, #40]	@ 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8010688:	79fb      	ldrb	r3, [r7, #7]
 801068a:	2b01      	cmp	r3, #1
 801068c:	bf8c      	ite	hi
 801068e:	2301      	movhi	r3, #1
 8010690:	2300      	movls	r3, #0
 8010692:	b2db      	uxtb	r3, r3
 8010694:	461a      	mov	r2, r3
 8010696:	f107 0314 	add.w	r3, r7, #20
 801069a:	4611      	mov	r1, r2
 801069c:	4618      	mov	r0, r3
 801069e:	f7fe fb5b 	bl	800ed58 <inc_lock>
 80106a2:	4602      	mov	r2, r0
 80106a4:	68fb      	ldr	r3, [r7, #12]
 80106a6:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 80106a8:	68fb      	ldr	r3, [r7, #12]
 80106aa:	691b      	ldr	r3, [r3, #16]
 80106ac:	2b00      	cmp	r3, #0
 80106ae:	d102      	bne.n	80106b6 <f_open+0x226>
 80106b0:	2302      	movs	r3, #2
 80106b2:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
				}
			}
		}
#endif

		if (res == FR_OK) {
 80106b6:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80106ba:	2b00      	cmp	r3, #0
 80106bc:	f040 8095 	bne.w	80107ea <f_open+0x35a>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 80106c0:	693b      	ldr	r3, [r7, #16]
 80106c2:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80106c4:	4611      	mov	r1, r2
 80106c6:	4618      	mov	r0, r3
 80106c8:	f7ff f97c 	bl	800f9c4 <ld_clust>
 80106cc:	4602      	mov	r2, r0
 80106ce:	68fb      	ldr	r3, [r7, #12]
 80106d0:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 80106d2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80106d4:	331c      	adds	r3, #28
 80106d6:	4618      	mov	r0, r3
 80106d8:	f7fe f9a7 	bl	800ea2a <ld_dword>
 80106dc:	4602      	mov	r2, r0
 80106de:	68fb      	ldr	r3, [r7, #12]
 80106e0:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 80106e2:	68fb      	ldr	r3, [r7, #12]
 80106e4:	2200      	movs	r2, #0
 80106e6:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 80106e8:	693a      	ldr	r2, [r7, #16]
 80106ea:	68fb      	ldr	r3, [r7, #12]
 80106ec:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 80106ee:	693b      	ldr	r3, [r7, #16]
 80106f0:	88da      	ldrh	r2, [r3, #6]
 80106f2:	68fb      	ldr	r3, [r7, #12]
 80106f4:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 80106f6:	68fb      	ldr	r3, [r7, #12]
 80106f8:	79fa      	ldrb	r2, [r7, #7]
 80106fa:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 80106fc:	68fb      	ldr	r3, [r7, #12]
 80106fe:	2200      	movs	r2, #0
 8010700:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 8010702:	68fb      	ldr	r3, [r7, #12]
 8010704:	2200      	movs	r2, #0
 8010706:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 8010708:	68fb      	ldr	r3, [r7, #12]
 801070a:	2200      	movs	r2, #0
 801070c:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 801070e:	68fb      	ldr	r3, [r7, #12]
 8010710:	3330      	adds	r3, #48	@ 0x30
 8010712:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8010716:	2100      	movs	r1, #0
 8010718:	4618      	mov	r0, r3
 801071a:	f7fe fa11 	bl	800eb40 <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 801071e:	79fb      	ldrb	r3, [r7, #7]
 8010720:	f003 0320 	and.w	r3, r3, #32
 8010724:	2b00      	cmp	r3, #0
 8010726:	d060      	beq.n	80107ea <f_open+0x35a>
 8010728:	68fb      	ldr	r3, [r7, #12]
 801072a:	68db      	ldr	r3, [r3, #12]
 801072c:	2b00      	cmp	r3, #0
 801072e:	d05c      	beq.n	80107ea <f_open+0x35a>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 8010730:	68fb      	ldr	r3, [r7, #12]
 8010732:	68da      	ldr	r2, [r3, #12]
 8010734:	68fb      	ldr	r3, [r7, #12]
 8010736:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 8010738:	693b      	ldr	r3, [r7, #16]
 801073a:	895b      	ldrh	r3, [r3, #10]
 801073c:	025b      	lsls	r3, r3, #9
 801073e:	64bb      	str	r3, [r7, #72]	@ 0x48
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 8010740:	68fb      	ldr	r3, [r7, #12]
 8010742:	689b      	ldr	r3, [r3, #8]
 8010744:	65bb      	str	r3, [r7, #88]	@ 0x58
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8010746:	68fb      	ldr	r3, [r7, #12]
 8010748:	68db      	ldr	r3, [r3, #12]
 801074a:	657b      	str	r3, [r7, #84]	@ 0x54
 801074c:	e016      	b.n	801077c <f_open+0x2ec>
					clst = get_fat(&fp->obj, clst);
 801074e:	68fb      	ldr	r3, [r7, #12]
 8010750:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8010752:	4618      	mov	r0, r3
 8010754:	f7fe fced 	bl	800f132 <get_fat>
 8010758:	65b8      	str	r0, [r7, #88]	@ 0x58
					if (clst <= 1) res = FR_INT_ERR;
 801075a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 801075c:	2b01      	cmp	r3, #1
 801075e:	d802      	bhi.n	8010766 <f_open+0x2d6>
 8010760:	2302      	movs	r3, #2
 8010762:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 8010766:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8010768:	f1b3 3fff 	cmp.w	r3, #4294967295
 801076c:	d102      	bne.n	8010774 <f_open+0x2e4>
 801076e:	2301      	movs	r3, #1
 8010770:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8010774:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8010776:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8010778:	1ad3      	subs	r3, r2, r3
 801077a:	657b      	str	r3, [r7, #84]	@ 0x54
 801077c:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8010780:	2b00      	cmp	r3, #0
 8010782:	d103      	bne.n	801078c <f_open+0x2fc>
 8010784:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8010786:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8010788:	429a      	cmp	r2, r3
 801078a:	d8e0      	bhi.n	801074e <f_open+0x2be>
				}
				fp->clust = clst;
 801078c:	68fb      	ldr	r3, [r7, #12]
 801078e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8010790:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 8010792:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8010796:	2b00      	cmp	r3, #0
 8010798:	d127      	bne.n	80107ea <f_open+0x35a>
 801079a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801079c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80107a0:	2b00      	cmp	r3, #0
 80107a2:	d022      	beq.n	80107ea <f_open+0x35a>
					if ((sc = clust2sect(fs, clst)) == 0) {
 80107a4:	693b      	ldr	r3, [r7, #16]
 80107a6:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 80107a8:	4618      	mov	r0, r3
 80107aa:	f7fe fca3 	bl	800f0f4 <clust2sect>
 80107ae:	6478      	str	r0, [r7, #68]	@ 0x44
 80107b0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80107b2:	2b00      	cmp	r3, #0
 80107b4:	d103      	bne.n	80107be <f_open+0x32e>
						res = FR_INT_ERR;
 80107b6:	2302      	movs	r3, #2
 80107b8:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 80107bc:	e015      	b.n	80107ea <f_open+0x35a>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 80107be:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80107c0:	0a5a      	lsrs	r2, r3, #9
 80107c2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80107c4:	441a      	add	r2, r3
 80107c6:	68fb      	ldr	r3, [r7, #12]
 80107c8:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 80107ca:	693b      	ldr	r3, [r7, #16]
 80107cc:	7858      	ldrb	r0, [r3, #1]
 80107ce:	68fb      	ldr	r3, [r7, #12]
 80107d0:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 80107d4:	68fb      	ldr	r3, [r7, #12]
 80107d6:	6a1a      	ldr	r2, [r3, #32]
 80107d8:	2301      	movs	r3, #1
 80107da:	f7fe f8af 	bl	800e93c <disk_read>
 80107de:	4603      	mov	r3, r0
 80107e0:	2b00      	cmp	r3, #0
 80107e2:	d002      	beq.n	80107ea <f_open+0x35a>
 80107e4:	2301      	movs	r3, #1
 80107e6:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 80107ea:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80107ee:	2b00      	cmp	r3, #0
 80107f0:	d002      	beq.n	80107f8 <f_open+0x368>
 80107f2:	68fb      	ldr	r3, [r7, #12]
 80107f4:	2200      	movs	r2, #0
 80107f6:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 80107f8:	693b      	ldr	r3, [r7, #16]
 80107fa:	f897 205f 	ldrb.w	r2, [r7, #95]	@ 0x5f
 80107fe:	4611      	mov	r1, r2
 8010800:	4618      	mov	r0, r3
 8010802:	f7fe fa10 	bl	800ec26 <unlock_fs>
 8010806:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
}
 801080a:	4618      	mov	r0, r3
 801080c:	3760      	adds	r7, #96	@ 0x60
 801080e:	46bd      	mov	sp, r7
 8010810:	bd80      	pop	{r7, pc}

08010812 <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 8010812:	b580      	push	{r7, lr}
 8010814:	b08c      	sub	sp, #48	@ 0x30
 8010816:	af00      	add	r7, sp, #0
 8010818:	60f8      	str	r0, [r7, #12]
 801081a:	60b9      	str	r1, [r7, #8]
 801081c:	607a      	str	r2, [r7, #4]
 801081e:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 8010820:	68bb      	ldr	r3, [r7, #8]
 8010822:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 8010824:	683b      	ldr	r3, [r7, #0]
 8010826:	2200      	movs	r2, #0
 8010828:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 801082a:	68fb      	ldr	r3, [r7, #12]
 801082c:	f107 0210 	add.w	r2, r7, #16
 8010830:	4611      	mov	r1, r2
 8010832:	4618      	mov	r0, r3
 8010834:	f7ff fd80 	bl	8010338 <validate>
 8010838:	4603      	mov	r3, r0
 801083a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 801083e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8010842:	2b00      	cmp	r3, #0
 8010844:	d107      	bne.n	8010856 <f_write+0x44>
 8010846:	68fb      	ldr	r3, [r7, #12]
 8010848:	7d5b      	ldrb	r3, [r3, #21]
 801084a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 801084e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8010852:	2b00      	cmp	r3, #0
 8010854:	d009      	beq.n	801086a <f_write+0x58>
 8010856:	693b      	ldr	r3, [r7, #16]
 8010858:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 801085c:	4611      	mov	r1, r2
 801085e:	4618      	mov	r0, r3
 8010860:	f7fe f9e1 	bl	800ec26 <unlock_fs>
 8010864:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8010868:	e173      	b.n	8010b52 <f_write+0x340>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 801086a:	68fb      	ldr	r3, [r7, #12]
 801086c:	7d1b      	ldrb	r3, [r3, #20]
 801086e:	f003 0302 	and.w	r3, r3, #2
 8010872:	2b00      	cmp	r3, #0
 8010874:	d106      	bne.n	8010884 <f_write+0x72>
 8010876:	693b      	ldr	r3, [r7, #16]
 8010878:	2107      	movs	r1, #7
 801087a:	4618      	mov	r0, r3
 801087c:	f7fe f9d3 	bl	800ec26 <unlock_fs>
 8010880:	2307      	movs	r3, #7
 8010882:	e166      	b.n	8010b52 <f_write+0x340>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 8010884:	68fb      	ldr	r3, [r7, #12]
 8010886:	699a      	ldr	r2, [r3, #24]
 8010888:	687b      	ldr	r3, [r7, #4]
 801088a:	441a      	add	r2, r3
 801088c:	68fb      	ldr	r3, [r7, #12]
 801088e:	699b      	ldr	r3, [r3, #24]
 8010890:	429a      	cmp	r2, r3
 8010892:	f080 814b 	bcs.w	8010b2c <f_write+0x31a>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 8010896:	68fb      	ldr	r3, [r7, #12]
 8010898:	699b      	ldr	r3, [r3, #24]
 801089a:	43db      	mvns	r3, r3
 801089c:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 801089e:	e145      	b.n	8010b2c <f_write+0x31a>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 80108a0:	68fb      	ldr	r3, [r7, #12]
 80108a2:	699b      	ldr	r3, [r3, #24]
 80108a4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80108a8:	2b00      	cmp	r3, #0
 80108aa:	f040 8101 	bne.w	8010ab0 <f_write+0x29e>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 80108ae:	68fb      	ldr	r3, [r7, #12]
 80108b0:	699b      	ldr	r3, [r3, #24]
 80108b2:	0a5b      	lsrs	r3, r3, #9
 80108b4:	693a      	ldr	r2, [r7, #16]
 80108b6:	8952      	ldrh	r2, [r2, #10]
 80108b8:	3a01      	subs	r2, #1
 80108ba:	4013      	ands	r3, r2
 80108bc:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 80108be:	69bb      	ldr	r3, [r7, #24]
 80108c0:	2b00      	cmp	r3, #0
 80108c2:	d14d      	bne.n	8010960 <f_write+0x14e>
				if (fp->fptr == 0) {		/* On the top of the file? */
 80108c4:	68fb      	ldr	r3, [r7, #12]
 80108c6:	699b      	ldr	r3, [r3, #24]
 80108c8:	2b00      	cmp	r3, #0
 80108ca:	d10c      	bne.n	80108e6 <f_write+0xd4>
					clst = fp->obj.sclust;	/* Follow from the origin */
 80108cc:	68fb      	ldr	r3, [r7, #12]
 80108ce:	689b      	ldr	r3, [r3, #8]
 80108d0:	62bb      	str	r3, [r7, #40]	@ 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 80108d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80108d4:	2b00      	cmp	r3, #0
 80108d6:	d11a      	bne.n	801090e <f_write+0xfc>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 80108d8:	68fb      	ldr	r3, [r7, #12]
 80108da:	2100      	movs	r1, #0
 80108dc:	4618      	mov	r0, r3
 80108de:	f7fe fe1e 	bl	800f51e <create_chain>
 80108e2:	62b8      	str	r0, [r7, #40]	@ 0x28
 80108e4:	e013      	b.n	801090e <f_write+0xfc>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 80108e6:	68fb      	ldr	r3, [r7, #12]
 80108e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80108ea:	2b00      	cmp	r3, #0
 80108ec:	d007      	beq.n	80108fe <f_write+0xec>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 80108ee:	68fb      	ldr	r3, [r7, #12]
 80108f0:	699b      	ldr	r3, [r3, #24]
 80108f2:	4619      	mov	r1, r3
 80108f4:	68f8      	ldr	r0, [r7, #12]
 80108f6:	f7fe feaa 	bl	800f64e <clmt_clust>
 80108fa:	62b8      	str	r0, [r7, #40]	@ 0x28
 80108fc:	e007      	b.n	801090e <f_write+0xfc>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 80108fe:	68fa      	ldr	r2, [r7, #12]
 8010900:	68fb      	ldr	r3, [r7, #12]
 8010902:	69db      	ldr	r3, [r3, #28]
 8010904:	4619      	mov	r1, r3
 8010906:	4610      	mov	r0, r2
 8010908:	f7fe fe09 	bl	800f51e <create_chain>
 801090c:	62b8      	str	r0, [r7, #40]	@ 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 801090e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010910:	2b00      	cmp	r3, #0
 8010912:	f000 8110 	beq.w	8010b36 <f_write+0x324>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 8010916:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010918:	2b01      	cmp	r3, #1
 801091a:	d109      	bne.n	8010930 <f_write+0x11e>
 801091c:	68fb      	ldr	r3, [r7, #12]
 801091e:	2202      	movs	r2, #2
 8010920:	755a      	strb	r2, [r3, #21]
 8010922:	693b      	ldr	r3, [r7, #16]
 8010924:	2102      	movs	r1, #2
 8010926:	4618      	mov	r0, r3
 8010928:	f7fe f97d 	bl	800ec26 <unlock_fs>
 801092c:	2302      	movs	r3, #2
 801092e:	e110      	b.n	8010b52 <f_write+0x340>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8010930:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010932:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010936:	d109      	bne.n	801094c <f_write+0x13a>
 8010938:	68fb      	ldr	r3, [r7, #12]
 801093a:	2201      	movs	r2, #1
 801093c:	755a      	strb	r2, [r3, #21]
 801093e:	693b      	ldr	r3, [r7, #16]
 8010940:	2101      	movs	r1, #1
 8010942:	4618      	mov	r0, r3
 8010944:	f7fe f96f 	bl	800ec26 <unlock_fs>
 8010948:	2301      	movs	r3, #1
 801094a:	e102      	b.n	8010b52 <f_write+0x340>
				fp->clust = clst;			/* Update current cluster */
 801094c:	68fb      	ldr	r3, [r7, #12]
 801094e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8010950:	61da      	str	r2, [r3, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 8010952:	68fb      	ldr	r3, [r7, #12]
 8010954:	689b      	ldr	r3, [r3, #8]
 8010956:	2b00      	cmp	r3, #0
 8010958:	d102      	bne.n	8010960 <f_write+0x14e>
 801095a:	68fb      	ldr	r3, [r7, #12]
 801095c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 801095e:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 8010960:	68fb      	ldr	r3, [r7, #12]
 8010962:	7d1b      	ldrb	r3, [r3, #20]
 8010964:	b25b      	sxtb	r3, r3
 8010966:	2b00      	cmp	r3, #0
 8010968:	da1d      	bge.n	80109a6 <f_write+0x194>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 801096a:	693b      	ldr	r3, [r7, #16]
 801096c:	7858      	ldrb	r0, [r3, #1]
 801096e:	68fb      	ldr	r3, [r7, #12]
 8010970:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8010974:	68fb      	ldr	r3, [r7, #12]
 8010976:	6a1a      	ldr	r2, [r3, #32]
 8010978:	2301      	movs	r3, #1
 801097a:	f7fd ffff 	bl	800e97c <disk_write>
 801097e:	4603      	mov	r3, r0
 8010980:	2b00      	cmp	r3, #0
 8010982:	d009      	beq.n	8010998 <f_write+0x186>
 8010984:	68fb      	ldr	r3, [r7, #12]
 8010986:	2201      	movs	r2, #1
 8010988:	755a      	strb	r2, [r3, #21]
 801098a:	693b      	ldr	r3, [r7, #16]
 801098c:	2101      	movs	r1, #1
 801098e:	4618      	mov	r0, r3
 8010990:	f7fe f949 	bl	800ec26 <unlock_fs>
 8010994:	2301      	movs	r3, #1
 8010996:	e0dc      	b.n	8010b52 <f_write+0x340>
				fp->flag &= (BYTE)~FA_DIRTY;
 8010998:	68fb      	ldr	r3, [r7, #12]
 801099a:	7d1b      	ldrb	r3, [r3, #20]
 801099c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80109a0:	b2da      	uxtb	r2, r3
 80109a2:	68fb      	ldr	r3, [r7, #12]
 80109a4:	751a      	strb	r2, [r3, #20]
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 80109a6:	693a      	ldr	r2, [r7, #16]
 80109a8:	68fb      	ldr	r3, [r7, #12]
 80109aa:	69db      	ldr	r3, [r3, #28]
 80109ac:	4619      	mov	r1, r3
 80109ae:	4610      	mov	r0, r2
 80109b0:	f7fe fba0 	bl	800f0f4 <clust2sect>
 80109b4:	6178      	str	r0, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 80109b6:	697b      	ldr	r3, [r7, #20]
 80109b8:	2b00      	cmp	r3, #0
 80109ba:	d109      	bne.n	80109d0 <f_write+0x1be>
 80109bc:	68fb      	ldr	r3, [r7, #12]
 80109be:	2202      	movs	r2, #2
 80109c0:	755a      	strb	r2, [r3, #21]
 80109c2:	693b      	ldr	r3, [r7, #16]
 80109c4:	2102      	movs	r1, #2
 80109c6:	4618      	mov	r0, r3
 80109c8:	f7fe f92d 	bl	800ec26 <unlock_fs>
 80109cc:	2302      	movs	r3, #2
 80109ce:	e0c0      	b.n	8010b52 <f_write+0x340>
			sect += csect;
 80109d0:	697a      	ldr	r2, [r7, #20]
 80109d2:	69bb      	ldr	r3, [r7, #24]
 80109d4:	4413      	add	r3, r2
 80109d6:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 80109d8:	687b      	ldr	r3, [r7, #4]
 80109da:	0a5b      	lsrs	r3, r3, #9
 80109dc:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 80109de:	6a3b      	ldr	r3, [r7, #32]
 80109e0:	2b00      	cmp	r3, #0
 80109e2:	d041      	beq.n	8010a68 <f_write+0x256>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 80109e4:	69ba      	ldr	r2, [r7, #24]
 80109e6:	6a3b      	ldr	r3, [r7, #32]
 80109e8:	4413      	add	r3, r2
 80109ea:	693a      	ldr	r2, [r7, #16]
 80109ec:	8952      	ldrh	r2, [r2, #10]
 80109ee:	4293      	cmp	r3, r2
 80109f0:	d905      	bls.n	80109fe <f_write+0x1ec>
					cc = fs->csize - csect;
 80109f2:	693b      	ldr	r3, [r7, #16]
 80109f4:	895b      	ldrh	r3, [r3, #10]
 80109f6:	461a      	mov	r2, r3
 80109f8:	69bb      	ldr	r3, [r7, #24]
 80109fa:	1ad3      	subs	r3, r2, r3
 80109fc:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 80109fe:	693b      	ldr	r3, [r7, #16]
 8010a00:	7858      	ldrb	r0, [r3, #1]
 8010a02:	6a3b      	ldr	r3, [r7, #32]
 8010a04:	697a      	ldr	r2, [r7, #20]
 8010a06:	69f9      	ldr	r1, [r7, #28]
 8010a08:	f7fd ffb8 	bl	800e97c <disk_write>
 8010a0c:	4603      	mov	r3, r0
 8010a0e:	2b00      	cmp	r3, #0
 8010a10:	d009      	beq.n	8010a26 <f_write+0x214>
 8010a12:	68fb      	ldr	r3, [r7, #12]
 8010a14:	2201      	movs	r2, #1
 8010a16:	755a      	strb	r2, [r3, #21]
 8010a18:	693b      	ldr	r3, [r7, #16]
 8010a1a:	2101      	movs	r1, #1
 8010a1c:	4618      	mov	r0, r3
 8010a1e:	f7fe f902 	bl	800ec26 <unlock_fs>
 8010a22:	2301      	movs	r3, #1
 8010a24:	e095      	b.n	8010b52 <f_write+0x340>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 8010a26:	68fb      	ldr	r3, [r7, #12]
 8010a28:	6a1a      	ldr	r2, [r3, #32]
 8010a2a:	697b      	ldr	r3, [r7, #20]
 8010a2c:	1ad3      	subs	r3, r2, r3
 8010a2e:	6a3a      	ldr	r2, [r7, #32]
 8010a30:	429a      	cmp	r2, r3
 8010a32:	d915      	bls.n	8010a60 <f_write+0x24e>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 8010a34:	68fb      	ldr	r3, [r7, #12]
 8010a36:	f103 0030 	add.w	r0, r3, #48	@ 0x30
 8010a3a:	68fb      	ldr	r3, [r7, #12]
 8010a3c:	6a1a      	ldr	r2, [r3, #32]
 8010a3e:	697b      	ldr	r3, [r7, #20]
 8010a40:	1ad3      	subs	r3, r2, r3
 8010a42:	025b      	lsls	r3, r3, #9
 8010a44:	69fa      	ldr	r2, [r7, #28]
 8010a46:	4413      	add	r3, r2
 8010a48:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8010a4c:	4619      	mov	r1, r3
 8010a4e:	f7fe f856 	bl	800eafe <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 8010a52:	68fb      	ldr	r3, [r7, #12]
 8010a54:	7d1b      	ldrb	r3, [r3, #20]
 8010a56:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8010a5a:	b2da      	uxtb	r2, r3
 8010a5c:	68fb      	ldr	r3, [r7, #12]
 8010a5e:	751a      	strb	r2, [r3, #20]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 8010a60:	6a3b      	ldr	r3, [r7, #32]
 8010a62:	025b      	lsls	r3, r3, #9
 8010a64:	627b      	str	r3, [r7, #36]	@ 0x24
				continue;
 8010a66:	e044      	b.n	8010af2 <f_write+0x2e0>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 8010a68:	68fb      	ldr	r3, [r7, #12]
 8010a6a:	6a1b      	ldr	r3, [r3, #32]
 8010a6c:	697a      	ldr	r2, [r7, #20]
 8010a6e:	429a      	cmp	r2, r3
 8010a70:	d01b      	beq.n	8010aaa <f_write+0x298>
				fp->fptr < fp->obj.objsize &&
 8010a72:	68fb      	ldr	r3, [r7, #12]
 8010a74:	699a      	ldr	r2, [r3, #24]
 8010a76:	68fb      	ldr	r3, [r7, #12]
 8010a78:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 8010a7a:	429a      	cmp	r2, r3
 8010a7c:	d215      	bcs.n	8010aaa <f_write+0x298>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 8010a7e:	693b      	ldr	r3, [r7, #16]
 8010a80:	7858      	ldrb	r0, [r3, #1]
 8010a82:	68fb      	ldr	r3, [r7, #12]
 8010a84:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8010a88:	2301      	movs	r3, #1
 8010a8a:	697a      	ldr	r2, [r7, #20]
 8010a8c:	f7fd ff56 	bl	800e93c <disk_read>
 8010a90:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 8010a92:	2b00      	cmp	r3, #0
 8010a94:	d009      	beq.n	8010aaa <f_write+0x298>
					ABORT(fs, FR_DISK_ERR);
 8010a96:	68fb      	ldr	r3, [r7, #12]
 8010a98:	2201      	movs	r2, #1
 8010a9a:	755a      	strb	r2, [r3, #21]
 8010a9c:	693b      	ldr	r3, [r7, #16]
 8010a9e:	2101      	movs	r1, #1
 8010aa0:	4618      	mov	r0, r3
 8010aa2:	f7fe f8c0 	bl	800ec26 <unlock_fs>
 8010aa6:	2301      	movs	r3, #1
 8010aa8:	e053      	b.n	8010b52 <f_write+0x340>
			}
#endif
			fp->sect = sect;
 8010aaa:	68fb      	ldr	r3, [r7, #12]
 8010aac:	697a      	ldr	r2, [r7, #20]
 8010aae:	621a      	str	r2, [r3, #32]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 8010ab0:	68fb      	ldr	r3, [r7, #12]
 8010ab2:	699b      	ldr	r3, [r3, #24]
 8010ab4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8010ab8:	f5c3 7300 	rsb	r3, r3, #512	@ 0x200
 8010abc:	627b      	str	r3, [r7, #36]	@ 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 8010abe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8010ac0:	687b      	ldr	r3, [r7, #4]
 8010ac2:	429a      	cmp	r2, r3
 8010ac4:	d901      	bls.n	8010aca <f_write+0x2b8>
 8010ac6:	687b      	ldr	r3, [r7, #4]
 8010ac8:	627b      	str	r3, [r7, #36]	@ 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 8010aca:	68fb      	ldr	r3, [r7, #12]
 8010acc:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8010ad0:	68fb      	ldr	r3, [r7, #12]
 8010ad2:	699b      	ldr	r3, [r3, #24]
 8010ad4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8010ad8:	4413      	add	r3, r2
 8010ada:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8010adc:	69f9      	ldr	r1, [r7, #28]
 8010ade:	4618      	mov	r0, r3
 8010ae0:	f7fe f80d 	bl	800eafe <mem_cpy>
		fp->flag |= FA_DIRTY;
 8010ae4:	68fb      	ldr	r3, [r7, #12]
 8010ae6:	7d1b      	ldrb	r3, [r3, #20]
 8010ae8:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8010aec:	b2da      	uxtb	r2, r3
 8010aee:	68fb      	ldr	r3, [r7, #12]
 8010af0:	751a      	strb	r2, [r3, #20]
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 8010af2:	69fa      	ldr	r2, [r7, #28]
 8010af4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010af6:	4413      	add	r3, r2
 8010af8:	61fb      	str	r3, [r7, #28]
 8010afa:	68fb      	ldr	r3, [r7, #12]
 8010afc:	699a      	ldr	r2, [r3, #24]
 8010afe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010b00:	441a      	add	r2, r3
 8010b02:	68fb      	ldr	r3, [r7, #12]
 8010b04:	619a      	str	r2, [r3, #24]
 8010b06:	68fb      	ldr	r3, [r7, #12]
 8010b08:	68da      	ldr	r2, [r3, #12]
 8010b0a:	68fb      	ldr	r3, [r7, #12]
 8010b0c:	699b      	ldr	r3, [r3, #24]
 8010b0e:	429a      	cmp	r2, r3
 8010b10:	bf38      	it	cc
 8010b12:	461a      	movcc	r2, r3
 8010b14:	68fb      	ldr	r3, [r7, #12]
 8010b16:	60da      	str	r2, [r3, #12]
 8010b18:	683b      	ldr	r3, [r7, #0]
 8010b1a:	681a      	ldr	r2, [r3, #0]
 8010b1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010b1e:	441a      	add	r2, r3
 8010b20:	683b      	ldr	r3, [r7, #0]
 8010b22:	601a      	str	r2, [r3, #0]
 8010b24:	687a      	ldr	r2, [r7, #4]
 8010b26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010b28:	1ad3      	subs	r3, r2, r3
 8010b2a:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 8010b2c:	687b      	ldr	r3, [r7, #4]
 8010b2e:	2b00      	cmp	r3, #0
 8010b30:	f47f aeb6 	bne.w	80108a0 <f_write+0x8e>
 8010b34:	e000      	b.n	8010b38 <f_write+0x326>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 8010b36:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 8010b38:	68fb      	ldr	r3, [r7, #12]
 8010b3a:	7d1b      	ldrb	r3, [r3, #20]
 8010b3c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8010b40:	b2da      	uxtb	r2, r3
 8010b42:	68fb      	ldr	r3, [r7, #12]
 8010b44:	751a      	strb	r2, [r3, #20]

	LEAVE_FF(fs, FR_OK);
 8010b46:	693b      	ldr	r3, [r7, #16]
 8010b48:	2100      	movs	r1, #0
 8010b4a:	4618      	mov	r0, r3
 8010b4c:	f7fe f86b 	bl	800ec26 <unlock_fs>
 8010b50:	2300      	movs	r3, #0
}
 8010b52:	4618      	mov	r0, r3
 8010b54:	3730      	adds	r7, #48	@ 0x30
 8010b56:	46bd      	mov	sp, r7
 8010b58:	bd80      	pop	{r7, pc}

08010b5a <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 8010b5a:	b580      	push	{r7, lr}
 8010b5c:	b086      	sub	sp, #24
 8010b5e:	af00      	add	r7, sp, #0
 8010b60:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 8010b62:	687b      	ldr	r3, [r7, #4]
 8010b64:	f107 0208 	add.w	r2, r7, #8
 8010b68:	4611      	mov	r1, r2
 8010b6a:	4618      	mov	r0, r3
 8010b6c:	f7ff fbe4 	bl	8010338 <validate>
 8010b70:	4603      	mov	r3, r0
 8010b72:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8010b74:	7dfb      	ldrb	r3, [r7, #23]
 8010b76:	2b00      	cmp	r3, #0
 8010b78:	d16d      	bne.n	8010c56 <f_sync+0xfc>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 8010b7a:	687b      	ldr	r3, [r7, #4]
 8010b7c:	7d1b      	ldrb	r3, [r3, #20]
 8010b7e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8010b82:	2b00      	cmp	r3, #0
 8010b84:	d067      	beq.n	8010c56 <f_sync+0xfc>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 8010b86:	687b      	ldr	r3, [r7, #4]
 8010b88:	7d1b      	ldrb	r3, [r3, #20]
 8010b8a:	b25b      	sxtb	r3, r3
 8010b8c:	2b00      	cmp	r3, #0
 8010b8e:	da1a      	bge.n	8010bc6 <f_sync+0x6c>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 8010b90:	68bb      	ldr	r3, [r7, #8]
 8010b92:	7858      	ldrb	r0, [r3, #1]
 8010b94:	687b      	ldr	r3, [r7, #4]
 8010b96:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8010b9a:	687b      	ldr	r3, [r7, #4]
 8010b9c:	6a1a      	ldr	r2, [r3, #32]
 8010b9e:	2301      	movs	r3, #1
 8010ba0:	f7fd feec 	bl	800e97c <disk_write>
 8010ba4:	4603      	mov	r3, r0
 8010ba6:	2b00      	cmp	r3, #0
 8010ba8:	d006      	beq.n	8010bb8 <f_sync+0x5e>
 8010baa:	68bb      	ldr	r3, [r7, #8]
 8010bac:	2101      	movs	r1, #1
 8010bae:	4618      	mov	r0, r3
 8010bb0:	f7fe f839 	bl	800ec26 <unlock_fs>
 8010bb4:	2301      	movs	r3, #1
 8010bb6:	e055      	b.n	8010c64 <f_sync+0x10a>
				fp->flag &= (BYTE)~FA_DIRTY;
 8010bb8:	687b      	ldr	r3, [r7, #4]
 8010bba:	7d1b      	ldrb	r3, [r3, #20]
 8010bbc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8010bc0:	b2da      	uxtb	r2, r3
 8010bc2:	687b      	ldr	r3, [r7, #4]
 8010bc4:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 8010bc6:	f7fd fe1b 	bl	800e800 <get_fattime>
 8010bca:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 8010bcc:	68ba      	ldr	r2, [r7, #8]
 8010bce:	687b      	ldr	r3, [r7, #4]
 8010bd0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010bd2:	4619      	mov	r1, r3
 8010bd4:	4610      	mov	r0, r2
 8010bd6:	f7fe f9f1 	bl	800efbc <move_window>
 8010bda:	4603      	mov	r3, r0
 8010bdc:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 8010bde:	7dfb      	ldrb	r3, [r7, #23]
 8010be0:	2b00      	cmp	r3, #0
 8010be2:	d138      	bne.n	8010c56 <f_sync+0xfc>
					dir = fp->dir_ptr;
 8010be4:	687b      	ldr	r3, [r7, #4]
 8010be6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010be8:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 8010bea:	68fb      	ldr	r3, [r7, #12]
 8010bec:	330b      	adds	r3, #11
 8010bee:	781a      	ldrb	r2, [r3, #0]
 8010bf0:	68fb      	ldr	r3, [r7, #12]
 8010bf2:	330b      	adds	r3, #11
 8010bf4:	f042 0220 	orr.w	r2, r2, #32
 8010bf8:	b2d2      	uxtb	r2, r2
 8010bfa:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 8010bfc:	687b      	ldr	r3, [r7, #4]
 8010bfe:	6818      	ldr	r0, [r3, #0]
 8010c00:	687b      	ldr	r3, [r7, #4]
 8010c02:	689b      	ldr	r3, [r3, #8]
 8010c04:	461a      	mov	r2, r3
 8010c06:	68f9      	ldr	r1, [r7, #12]
 8010c08:	f7fe fefb 	bl	800fa02 <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 8010c0c:	68fb      	ldr	r3, [r7, #12]
 8010c0e:	f103 021c 	add.w	r2, r3, #28
 8010c12:	687b      	ldr	r3, [r7, #4]
 8010c14:	68db      	ldr	r3, [r3, #12]
 8010c16:	4619      	mov	r1, r3
 8010c18:	4610      	mov	r0, r2
 8010c1a:	f7fd ff44 	bl	800eaa6 <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 8010c1e:	68fb      	ldr	r3, [r7, #12]
 8010c20:	3316      	adds	r3, #22
 8010c22:	6939      	ldr	r1, [r7, #16]
 8010c24:	4618      	mov	r0, r3
 8010c26:	f7fd ff3e 	bl	800eaa6 <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 8010c2a:	68fb      	ldr	r3, [r7, #12]
 8010c2c:	3312      	adds	r3, #18
 8010c2e:	2100      	movs	r1, #0
 8010c30:	4618      	mov	r0, r3
 8010c32:	f7fd ff1d 	bl	800ea70 <st_word>
					fs->wflag = 1;
 8010c36:	68bb      	ldr	r3, [r7, #8]
 8010c38:	2201      	movs	r2, #1
 8010c3a:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 8010c3c:	68bb      	ldr	r3, [r7, #8]
 8010c3e:	4618      	mov	r0, r3
 8010c40:	f7fe f9ea 	bl	800f018 <sync_fs>
 8010c44:	4603      	mov	r3, r0
 8010c46:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 8010c48:	687b      	ldr	r3, [r7, #4]
 8010c4a:	7d1b      	ldrb	r3, [r3, #20]
 8010c4c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8010c50:	b2da      	uxtb	r2, r3
 8010c52:	687b      	ldr	r3, [r7, #4]
 8010c54:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 8010c56:	68bb      	ldr	r3, [r7, #8]
 8010c58:	7dfa      	ldrb	r2, [r7, #23]
 8010c5a:	4611      	mov	r1, r2
 8010c5c:	4618      	mov	r0, r3
 8010c5e:	f7fd ffe2 	bl	800ec26 <unlock_fs>
 8010c62:	7dfb      	ldrb	r3, [r7, #23]
}
 8010c64:	4618      	mov	r0, r3
 8010c66:	3718      	adds	r7, #24
 8010c68:	46bd      	mov	sp, r7
 8010c6a:	bd80      	pop	{r7, pc}

08010c6c <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 8010c6c:	b580      	push	{r7, lr}
 8010c6e:	b084      	sub	sp, #16
 8010c70:	af00      	add	r7, sp, #0
 8010c72:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 8010c74:	6878      	ldr	r0, [r7, #4]
 8010c76:	f7ff ff70 	bl	8010b5a <f_sync>
 8010c7a:	4603      	mov	r3, r0
 8010c7c:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 8010c7e:	7bfb      	ldrb	r3, [r7, #15]
 8010c80:	2b00      	cmp	r3, #0
 8010c82:	d11d      	bne.n	8010cc0 <f_close+0x54>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 8010c84:	687b      	ldr	r3, [r7, #4]
 8010c86:	f107 0208 	add.w	r2, r7, #8
 8010c8a:	4611      	mov	r1, r2
 8010c8c:	4618      	mov	r0, r3
 8010c8e:	f7ff fb53 	bl	8010338 <validate>
 8010c92:	4603      	mov	r3, r0
 8010c94:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 8010c96:	7bfb      	ldrb	r3, [r7, #15]
 8010c98:	2b00      	cmp	r3, #0
 8010c9a:	d111      	bne.n	8010cc0 <f_close+0x54>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 8010c9c:	687b      	ldr	r3, [r7, #4]
 8010c9e:	691b      	ldr	r3, [r3, #16]
 8010ca0:	4618      	mov	r0, r3
 8010ca2:	f7fe f8e7 	bl	800ee74 <dec_lock>
 8010ca6:	4603      	mov	r3, r0
 8010ca8:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 8010caa:	7bfb      	ldrb	r3, [r7, #15]
 8010cac:	2b00      	cmp	r3, #0
 8010cae:	d102      	bne.n	8010cb6 <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 8010cb0:	687b      	ldr	r3, [r7, #4]
 8010cb2:	2200      	movs	r2, #0
 8010cb4:	601a      	str	r2, [r3, #0]
			}
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
 8010cb6:	68bb      	ldr	r3, [r7, #8]
 8010cb8:	2100      	movs	r1, #0
 8010cba:	4618      	mov	r0, r3
 8010cbc:	f7fd ffb3 	bl	800ec26 <unlock_fs>
#endif
		}
	}
	return res;
 8010cc0:	7bfb      	ldrb	r3, [r7, #15]
}
 8010cc2:	4618      	mov	r0, r3
 8010cc4:	3710      	adds	r7, #16
 8010cc6:	46bd      	mov	sp, r7
 8010cc8:	bd80      	pop	{r7, pc}

08010cca <f_lseek>:

FRESULT f_lseek (
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File pointer from top of file */
)
{
 8010cca:	b580      	push	{r7, lr}
 8010ccc:	b090      	sub	sp, #64	@ 0x40
 8010cce:	af00      	add	r7, sp, #0
 8010cd0:	6078      	str	r0, [r7, #4]
 8010cd2:	6039      	str	r1, [r7, #0]
	FSIZE_t ifptr;
#if _USE_FASTSEEK
	DWORD cl, pcl, ncl, tcl, dsc, tlen, ulen, *tbl;
#endif

	res = validate(&fp->obj, &fs);		/* Check validity of the file object */
 8010cd4:	687b      	ldr	r3, [r7, #4]
 8010cd6:	f107 0208 	add.w	r2, r7, #8
 8010cda:	4611      	mov	r1, r2
 8010cdc:	4618      	mov	r0, r3
 8010cde:	f7ff fb2b 	bl	8010338 <validate>
 8010ce2:	4603      	mov	r3, r0
 8010ce4:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
	if (res == FR_OK) res = (FRESULT)fp->err;
 8010ce8:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8010cec:	2b00      	cmp	r3, #0
 8010cee:	d103      	bne.n	8010cf8 <f_lseek+0x2e>
 8010cf0:	687b      	ldr	r3, [r7, #4]
 8010cf2:	7d5b      	ldrb	r3, [r3, #21]
 8010cf4:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
#if _FS_EXFAT && !_FS_READONLY
	if (res == FR_OK && fs->fs_type == FS_EXFAT) {
		res = fill_last_frag(&fp->obj, fp->clust, 0xFFFFFFFF);	/* Fill last fragment on the FAT if needed */
	}
#endif
	if (res != FR_OK) LEAVE_FF(fs, res);
 8010cf8:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8010cfc:	2b00      	cmp	r3, #0
 8010cfe:	d009      	beq.n	8010d14 <f_lseek+0x4a>
 8010d00:	68bb      	ldr	r3, [r7, #8]
 8010d02:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 8010d06:	4611      	mov	r1, r2
 8010d08:	4618      	mov	r0, r3
 8010d0a:	f7fd ff8c 	bl	800ec26 <unlock_fs>
 8010d0e:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8010d12:	e229      	b.n	8011168 <f_lseek+0x49e>

#if _USE_FASTSEEK
	if (fp->cltbl) {	/* Fast seek */
 8010d14:	687b      	ldr	r3, [r7, #4]
 8010d16:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010d18:	2b00      	cmp	r3, #0
 8010d1a:	f000 80ea 	beq.w	8010ef2 <f_lseek+0x228>
		if (ofs == CREATE_LINKMAP) {	/* Create CLMT */
 8010d1e:	683b      	ldr	r3, [r7, #0]
 8010d20:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010d24:	d164      	bne.n	8010df0 <f_lseek+0x126>
			tbl = fp->cltbl;
 8010d26:	687b      	ldr	r3, [r7, #4]
 8010d28:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010d2a:	627b      	str	r3, [r7, #36]	@ 0x24
			tlen = *tbl++; ulen = 2;	/* Given table size and required table size */
 8010d2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010d2e:	1d1a      	adds	r2, r3, #4
 8010d30:	627a      	str	r2, [r7, #36]	@ 0x24
 8010d32:	681b      	ldr	r3, [r3, #0]
 8010d34:	617b      	str	r3, [r7, #20]
 8010d36:	2302      	movs	r3, #2
 8010d38:	62bb      	str	r3, [r7, #40]	@ 0x28
			cl = fp->obj.sclust;		/* Origin of the chain */
 8010d3a:	687b      	ldr	r3, [r7, #4]
 8010d3c:	689b      	ldr	r3, [r3, #8]
 8010d3e:	633b      	str	r3, [r7, #48]	@ 0x30
			if (cl) {
 8010d40:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010d42:	2b00      	cmp	r3, #0
 8010d44:	d044      	beq.n	8010dd0 <f_lseek+0x106>
				do {
					/* Get a fragment */
					tcl = cl; ncl = 0; ulen += 2;	/* Top, length and used items */
 8010d46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010d48:	613b      	str	r3, [r7, #16]
 8010d4a:	2300      	movs	r3, #0
 8010d4c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8010d4e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010d50:	3302      	adds	r3, #2
 8010d52:	62bb      	str	r3, [r7, #40]	@ 0x28
					do {
						pcl = cl; ncl++;
 8010d54:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010d56:	60fb      	str	r3, [r7, #12]
 8010d58:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010d5a:	3301      	adds	r3, #1
 8010d5c:	62fb      	str	r3, [r7, #44]	@ 0x2c
						cl = get_fat(&fp->obj, cl);
 8010d5e:	687b      	ldr	r3, [r7, #4]
 8010d60:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8010d62:	4618      	mov	r0, r3
 8010d64:	f7fe f9e5 	bl	800f132 <get_fat>
 8010d68:	6338      	str	r0, [r7, #48]	@ 0x30
						if (cl <= 1) ABORT(fs, FR_INT_ERR);
 8010d6a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010d6c:	2b01      	cmp	r3, #1
 8010d6e:	d809      	bhi.n	8010d84 <f_lseek+0xba>
 8010d70:	687b      	ldr	r3, [r7, #4]
 8010d72:	2202      	movs	r2, #2
 8010d74:	755a      	strb	r2, [r3, #21]
 8010d76:	68bb      	ldr	r3, [r7, #8]
 8010d78:	2102      	movs	r1, #2
 8010d7a:	4618      	mov	r0, r3
 8010d7c:	f7fd ff53 	bl	800ec26 <unlock_fs>
 8010d80:	2302      	movs	r3, #2
 8010d82:	e1f1      	b.n	8011168 <f_lseek+0x49e>
						if (cl == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8010d84:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010d86:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010d8a:	d109      	bne.n	8010da0 <f_lseek+0xd6>
 8010d8c:	687b      	ldr	r3, [r7, #4]
 8010d8e:	2201      	movs	r2, #1
 8010d90:	755a      	strb	r2, [r3, #21]
 8010d92:	68bb      	ldr	r3, [r7, #8]
 8010d94:	2101      	movs	r1, #1
 8010d96:	4618      	mov	r0, r3
 8010d98:	f7fd ff45 	bl	800ec26 <unlock_fs>
 8010d9c:	2301      	movs	r3, #1
 8010d9e:	e1e3      	b.n	8011168 <f_lseek+0x49e>
					} while (cl == pcl + 1);
 8010da0:	68fb      	ldr	r3, [r7, #12]
 8010da2:	3301      	adds	r3, #1
 8010da4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8010da6:	429a      	cmp	r2, r3
 8010da8:	d0d4      	beq.n	8010d54 <f_lseek+0x8a>
					if (ulen <= tlen) {		/* Store the length and top of the fragment */
 8010daa:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8010dac:	697b      	ldr	r3, [r7, #20]
 8010dae:	429a      	cmp	r2, r3
 8010db0:	d809      	bhi.n	8010dc6 <f_lseek+0xfc>
						*tbl++ = ncl; *tbl++ = tcl;
 8010db2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010db4:	1d1a      	adds	r2, r3, #4
 8010db6:	627a      	str	r2, [r7, #36]	@ 0x24
 8010db8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8010dba:	601a      	str	r2, [r3, #0]
 8010dbc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010dbe:	1d1a      	adds	r2, r3, #4
 8010dc0:	627a      	str	r2, [r7, #36]	@ 0x24
 8010dc2:	693a      	ldr	r2, [r7, #16]
 8010dc4:	601a      	str	r2, [r3, #0]
					}
				} while (cl < fs->n_fatent);	/* Repeat until end of chain */
 8010dc6:	68bb      	ldr	r3, [r7, #8]
 8010dc8:	699b      	ldr	r3, [r3, #24]
 8010dca:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8010dcc:	429a      	cmp	r2, r3
 8010dce:	d3ba      	bcc.n	8010d46 <f_lseek+0x7c>
			}
			*fp->cltbl = ulen;	/* Number of items used */
 8010dd0:	687b      	ldr	r3, [r7, #4]
 8010dd2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010dd4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8010dd6:	601a      	str	r2, [r3, #0]
			if (ulen <= tlen) {
 8010dd8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8010dda:	697b      	ldr	r3, [r7, #20]
 8010ddc:	429a      	cmp	r2, r3
 8010dde:	d803      	bhi.n	8010de8 <f_lseek+0x11e>
				*tbl = 0;		/* Terminate table */
 8010de0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010de2:	2200      	movs	r2, #0
 8010de4:	601a      	str	r2, [r3, #0]
 8010de6:	e1b6      	b.n	8011156 <f_lseek+0x48c>
			} else {
				res = FR_NOT_ENOUGH_CORE;	/* Given table size is smaller than required */
 8010de8:	2311      	movs	r3, #17
 8010dea:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 8010dee:	e1b2      	b.n	8011156 <f_lseek+0x48c>
			}
		} else {						/* Fast seek */
			if (ofs > fp->obj.objsize) ofs = fp->obj.objsize;	/* Clip offset at the file size */
 8010df0:	687b      	ldr	r3, [r7, #4]
 8010df2:	68db      	ldr	r3, [r3, #12]
 8010df4:	683a      	ldr	r2, [r7, #0]
 8010df6:	429a      	cmp	r2, r3
 8010df8:	d902      	bls.n	8010e00 <f_lseek+0x136>
 8010dfa:	687b      	ldr	r3, [r7, #4]
 8010dfc:	68db      	ldr	r3, [r3, #12]
 8010dfe:	603b      	str	r3, [r7, #0]
			fp->fptr = ofs;				/* Set file pointer */
 8010e00:	687b      	ldr	r3, [r7, #4]
 8010e02:	683a      	ldr	r2, [r7, #0]
 8010e04:	619a      	str	r2, [r3, #24]
			if (ofs) {
 8010e06:	683b      	ldr	r3, [r7, #0]
 8010e08:	2b00      	cmp	r3, #0
 8010e0a:	f000 81a4 	beq.w	8011156 <f_lseek+0x48c>
				fp->clust = clmt_clust(fp, ofs - 1);
 8010e0e:	683b      	ldr	r3, [r7, #0]
 8010e10:	3b01      	subs	r3, #1
 8010e12:	4619      	mov	r1, r3
 8010e14:	6878      	ldr	r0, [r7, #4]
 8010e16:	f7fe fc1a 	bl	800f64e <clmt_clust>
 8010e1a:	4602      	mov	r2, r0
 8010e1c:	687b      	ldr	r3, [r7, #4]
 8010e1e:	61da      	str	r2, [r3, #28]
				dsc = clust2sect(fs, fp->clust);
 8010e20:	68ba      	ldr	r2, [r7, #8]
 8010e22:	687b      	ldr	r3, [r7, #4]
 8010e24:	69db      	ldr	r3, [r3, #28]
 8010e26:	4619      	mov	r1, r3
 8010e28:	4610      	mov	r0, r2
 8010e2a:	f7fe f963 	bl	800f0f4 <clust2sect>
 8010e2e:	61b8      	str	r0, [r7, #24]
				if (!dsc) ABORT(fs, FR_INT_ERR);
 8010e30:	69bb      	ldr	r3, [r7, #24]
 8010e32:	2b00      	cmp	r3, #0
 8010e34:	d109      	bne.n	8010e4a <f_lseek+0x180>
 8010e36:	687b      	ldr	r3, [r7, #4]
 8010e38:	2202      	movs	r2, #2
 8010e3a:	755a      	strb	r2, [r3, #21]
 8010e3c:	68bb      	ldr	r3, [r7, #8]
 8010e3e:	2102      	movs	r1, #2
 8010e40:	4618      	mov	r0, r3
 8010e42:	f7fd fef0 	bl	800ec26 <unlock_fs>
 8010e46:	2302      	movs	r3, #2
 8010e48:	e18e      	b.n	8011168 <f_lseek+0x49e>
				dsc += (DWORD)((ofs - 1) / SS(fs)) & (fs->csize - 1);
 8010e4a:	683b      	ldr	r3, [r7, #0]
 8010e4c:	3b01      	subs	r3, #1
 8010e4e:	0a5b      	lsrs	r3, r3, #9
 8010e50:	68ba      	ldr	r2, [r7, #8]
 8010e52:	8952      	ldrh	r2, [r2, #10]
 8010e54:	3a01      	subs	r2, #1
 8010e56:	4013      	ands	r3, r2
 8010e58:	69ba      	ldr	r2, [r7, #24]
 8010e5a:	4413      	add	r3, r2
 8010e5c:	61bb      	str	r3, [r7, #24]
				if (fp->fptr % SS(fs) && dsc != fp->sect) {	/* Refill sector cache if needed */
 8010e5e:	687b      	ldr	r3, [r7, #4]
 8010e60:	699b      	ldr	r3, [r3, #24]
 8010e62:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8010e66:	2b00      	cmp	r3, #0
 8010e68:	f000 8175 	beq.w	8011156 <f_lseek+0x48c>
 8010e6c:	687b      	ldr	r3, [r7, #4]
 8010e6e:	6a1b      	ldr	r3, [r3, #32]
 8010e70:	69ba      	ldr	r2, [r7, #24]
 8010e72:	429a      	cmp	r2, r3
 8010e74:	f000 816f 	beq.w	8011156 <f_lseek+0x48c>
#if !_FS_TINY
#if !_FS_READONLY
					if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 8010e78:	687b      	ldr	r3, [r7, #4]
 8010e7a:	7d1b      	ldrb	r3, [r3, #20]
 8010e7c:	b25b      	sxtb	r3, r3
 8010e7e:	2b00      	cmp	r3, #0
 8010e80:	da1d      	bge.n	8010ebe <f_lseek+0x1f4>
						if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8010e82:	68bb      	ldr	r3, [r7, #8]
 8010e84:	7858      	ldrb	r0, [r3, #1]
 8010e86:	687b      	ldr	r3, [r7, #4]
 8010e88:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8010e8c:	687b      	ldr	r3, [r7, #4]
 8010e8e:	6a1a      	ldr	r2, [r3, #32]
 8010e90:	2301      	movs	r3, #1
 8010e92:	f7fd fd73 	bl	800e97c <disk_write>
 8010e96:	4603      	mov	r3, r0
 8010e98:	2b00      	cmp	r3, #0
 8010e9a:	d009      	beq.n	8010eb0 <f_lseek+0x1e6>
 8010e9c:	687b      	ldr	r3, [r7, #4]
 8010e9e:	2201      	movs	r2, #1
 8010ea0:	755a      	strb	r2, [r3, #21]
 8010ea2:	68bb      	ldr	r3, [r7, #8]
 8010ea4:	2101      	movs	r1, #1
 8010ea6:	4618      	mov	r0, r3
 8010ea8:	f7fd febd 	bl	800ec26 <unlock_fs>
 8010eac:	2301      	movs	r3, #1
 8010eae:	e15b      	b.n	8011168 <f_lseek+0x49e>
						fp->flag &= (BYTE)~FA_DIRTY;
 8010eb0:	687b      	ldr	r3, [r7, #4]
 8010eb2:	7d1b      	ldrb	r3, [r3, #20]
 8010eb4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8010eb8:	b2da      	uxtb	r2, r3
 8010eba:	687b      	ldr	r3, [r7, #4]
 8010ebc:	751a      	strb	r2, [r3, #20]
					}
#endif
					if (disk_read(fs->drv, fp->buf, dsc, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Load current sector */
 8010ebe:	68bb      	ldr	r3, [r7, #8]
 8010ec0:	7858      	ldrb	r0, [r3, #1]
 8010ec2:	687b      	ldr	r3, [r7, #4]
 8010ec4:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8010ec8:	2301      	movs	r3, #1
 8010eca:	69ba      	ldr	r2, [r7, #24]
 8010ecc:	f7fd fd36 	bl	800e93c <disk_read>
 8010ed0:	4603      	mov	r3, r0
 8010ed2:	2b00      	cmp	r3, #0
 8010ed4:	d009      	beq.n	8010eea <f_lseek+0x220>
 8010ed6:	687b      	ldr	r3, [r7, #4]
 8010ed8:	2201      	movs	r2, #1
 8010eda:	755a      	strb	r2, [r3, #21]
 8010edc:	68bb      	ldr	r3, [r7, #8]
 8010ede:	2101      	movs	r1, #1
 8010ee0:	4618      	mov	r0, r3
 8010ee2:	f7fd fea0 	bl	800ec26 <unlock_fs>
 8010ee6:	2301      	movs	r3, #1
 8010ee8:	e13e      	b.n	8011168 <f_lseek+0x49e>
#endif
					fp->sect = dsc;
 8010eea:	687b      	ldr	r3, [r7, #4]
 8010eec:	69ba      	ldr	r2, [r7, #24]
 8010eee:	621a      	str	r2, [r3, #32]
 8010ef0:	e131      	b.n	8011156 <f_lseek+0x48c>
	/* Normal Seek */
	{
#if _FS_EXFAT
		if (fs->fs_type != FS_EXFAT && ofs >= 0x100000000) ofs = 0xFFFFFFFF;	/* Clip at 4GiB-1 if at FATxx */
#endif
		if (ofs > fp->obj.objsize && (_FS_READONLY || !(fp->flag & FA_WRITE))) {	/* In read-only mode, clip offset with the file size */
 8010ef2:	687b      	ldr	r3, [r7, #4]
 8010ef4:	68db      	ldr	r3, [r3, #12]
 8010ef6:	683a      	ldr	r2, [r7, #0]
 8010ef8:	429a      	cmp	r2, r3
 8010efa:	d908      	bls.n	8010f0e <f_lseek+0x244>
 8010efc:	687b      	ldr	r3, [r7, #4]
 8010efe:	7d1b      	ldrb	r3, [r3, #20]
 8010f00:	f003 0302 	and.w	r3, r3, #2
 8010f04:	2b00      	cmp	r3, #0
 8010f06:	d102      	bne.n	8010f0e <f_lseek+0x244>
			ofs = fp->obj.objsize;
 8010f08:	687b      	ldr	r3, [r7, #4]
 8010f0a:	68db      	ldr	r3, [r3, #12]
 8010f0c:	603b      	str	r3, [r7, #0]
		}
		ifptr = fp->fptr;
 8010f0e:	687b      	ldr	r3, [r7, #4]
 8010f10:	699b      	ldr	r3, [r3, #24]
 8010f12:	623b      	str	r3, [r7, #32]
		fp->fptr = nsect = 0;
 8010f14:	2300      	movs	r3, #0
 8010f16:	637b      	str	r3, [r7, #52]	@ 0x34
 8010f18:	687b      	ldr	r3, [r7, #4]
 8010f1a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8010f1c:	619a      	str	r2, [r3, #24]
		if (ofs) {
 8010f1e:	683b      	ldr	r3, [r7, #0]
 8010f20:	2b00      	cmp	r3, #0
 8010f22:	f000 80c0 	beq.w	80110a6 <f_lseek+0x3dc>
			bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size (byte) */
 8010f26:	68bb      	ldr	r3, [r7, #8]
 8010f28:	895b      	ldrh	r3, [r3, #10]
 8010f2a:	025b      	lsls	r3, r3, #9
 8010f2c:	61fb      	str	r3, [r7, #28]
			if (ifptr > 0 &&
 8010f2e:	6a3b      	ldr	r3, [r7, #32]
 8010f30:	2b00      	cmp	r3, #0
 8010f32:	d01b      	beq.n	8010f6c <f_lseek+0x2a2>
				(ofs - 1) / bcs >= (ifptr - 1) / bcs) {	/* When seek to same or following cluster, */
 8010f34:	683b      	ldr	r3, [r7, #0]
 8010f36:	1e5a      	subs	r2, r3, #1
 8010f38:	69fb      	ldr	r3, [r7, #28]
 8010f3a:	fbb2 f2f3 	udiv	r2, r2, r3
 8010f3e:	6a3b      	ldr	r3, [r7, #32]
 8010f40:	1e59      	subs	r1, r3, #1
 8010f42:	69fb      	ldr	r3, [r7, #28]
 8010f44:	fbb1 f3f3 	udiv	r3, r1, r3
			if (ifptr > 0 &&
 8010f48:	429a      	cmp	r2, r3
 8010f4a:	d30f      	bcc.n	8010f6c <f_lseek+0x2a2>
				fp->fptr = (ifptr - 1) & ~(FSIZE_t)(bcs - 1);	/* start from the current cluster */
 8010f4c:	6a3b      	ldr	r3, [r7, #32]
 8010f4e:	1e5a      	subs	r2, r3, #1
 8010f50:	69fb      	ldr	r3, [r7, #28]
 8010f52:	425b      	negs	r3, r3
 8010f54:	401a      	ands	r2, r3
 8010f56:	687b      	ldr	r3, [r7, #4]
 8010f58:	619a      	str	r2, [r3, #24]
				ofs -= fp->fptr;
 8010f5a:	687b      	ldr	r3, [r7, #4]
 8010f5c:	699b      	ldr	r3, [r3, #24]
 8010f5e:	683a      	ldr	r2, [r7, #0]
 8010f60:	1ad3      	subs	r3, r2, r3
 8010f62:	603b      	str	r3, [r7, #0]
				clst = fp->clust;
 8010f64:	687b      	ldr	r3, [r7, #4]
 8010f66:	69db      	ldr	r3, [r3, #28]
 8010f68:	63bb      	str	r3, [r7, #56]	@ 0x38
 8010f6a:	e02c      	b.n	8010fc6 <f_lseek+0x2fc>
			} else {									/* When seek to back cluster, */
				clst = fp->obj.sclust;					/* start from the first cluster */
 8010f6c:	687b      	ldr	r3, [r7, #4]
 8010f6e:	689b      	ldr	r3, [r3, #8]
 8010f70:	63bb      	str	r3, [r7, #56]	@ 0x38
#if !_FS_READONLY
				if (clst == 0) {						/* If no cluster chain, create a new chain */
 8010f72:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010f74:	2b00      	cmp	r3, #0
 8010f76:	d123      	bne.n	8010fc0 <f_lseek+0x2f6>
					clst = create_chain(&fp->obj, 0);
 8010f78:	687b      	ldr	r3, [r7, #4]
 8010f7a:	2100      	movs	r1, #0
 8010f7c:	4618      	mov	r0, r3
 8010f7e:	f7fe face 	bl	800f51e <create_chain>
 8010f82:	63b8      	str	r0, [r7, #56]	@ 0x38
					if (clst == 1) ABORT(fs, FR_INT_ERR);
 8010f84:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010f86:	2b01      	cmp	r3, #1
 8010f88:	d109      	bne.n	8010f9e <f_lseek+0x2d4>
 8010f8a:	687b      	ldr	r3, [r7, #4]
 8010f8c:	2202      	movs	r2, #2
 8010f8e:	755a      	strb	r2, [r3, #21]
 8010f90:	68bb      	ldr	r3, [r7, #8]
 8010f92:	2102      	movs	r1, #2
 8010f94:	4618      	mov	r0, r3
 8010f96:	f7fd fe46 	bl	800ec26 <unlock_fs>
 8010f9a:	2302      	movs	r3, #2
 8010f9c:	e0e4      	b.n	8011168 <f_lseek+0x49e>
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8010f9e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010fa0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010fa4:	d109      	bne.n	8010fba <f_lseek+0x2f0>
 8010fa6:	687b      	ldr	r3, [r7, #4]
 8010fa8:	2201      	movs	r2, #1
 8010faa:	755a      	strb	r2, [r3, #21]
 8010fac:	68bb      	ldr	r3, [r7, #8]
 8010fae:	2101      	movs	r1, #1
 8010fb0:	4618      	mov	r0, r3
 8010fb2:	f7fd fe38 	bl	800ec26 <unlock_fs>
 8010fb6:	2301      	movs	r3, #1
 8010fb8:	e0d6      	b.n	8011168 <f_lseek+0x49e>
					fp->obj.sclust = clst;
 8010fba:	687b      	ldr	r3, [r7, #4]
 8010fbc:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8010fbe:	609a      	str	r2, [r3, #8]
				}
#endif
				fp->clust = clst;
 8010fc0:	687b      	ldr	r3, [r7, #4]
 8010fc2:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8010fc4:	61da      	str	r2, [r3, #28]
			}
			if (clst != 0) {
 8010fc6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010fc8:	2b00      	cmp	r3, #0
 8010fca:	d06c      	beq.n	80110a6 <f_lseek+0x3dc>
				while (ofs > bcs) {						/* Cluster following loop */
 8010fcc:	e044      	b.n	8011058 <f_lseek+0x38e>
					ofs -= bcs; fp->fptr += bcs;
 8010fce:	683a      	ldr	r2, [r7, #0]
 8010fd0:	69fb      	ldr	r3, [r7, #28]
 8010fd2:	1ad3      	subs	r3, r2, r3
 8010fd4:	603b      	str	r3, [r7, #0]
 8010fd6:	687b      	ldr	r3, [r7, #4]
 8010fd8:	699a      	ldr	r2, [r3, #24]
 8010fda:	69fb      	ldr	r3, [r7, #28]
 8010fdc:	441a      	add	r2, r3
 8010fde:	687b      	ldr	r3, [r7, #4]
 8010fe0:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
					if (fp->flag & FA_WRITE) {			/* Check if in write mode or not */
 8010fe2:	687b      	ldr	r3, [r7, #4]
 8010fe4:	7d1b      	ldrb	r3, [r3, #20]
 8010fe6:	f003 0302 	and.w	r3, r3, #2
 8010fea:	2b00      	cmp	r3, #0
 8010fec:	d00b      	beq.n	8011006 <f_lseek+0x33c>
						if (_FS_EXFAT && fp->fptr > fp->obj.objsize) {	/* No FAT chain object needs correct objsize to generate FAT value */
							fp->obj.objsize = fp->fptr;
							fp->flag |= FA_MODIFIED;
						}
						clst = create_chain(&fp->obj, clst);	/* Follow chain with forceed stretch */
 8010fee:	687b      	ldr	r3, [r7, #4]
 8010ff0:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8010ff2:	4618      	mov	r0, r3
 8010ff4:	f7fe fa93 	bl	800f51e <create_chain>
 8010ff8:	63b8      	str	r0, [r7, #56]	@ 0x38
						if (clst == 0) {				/* Clip file size in case of disk full */
 8010ffa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010ffc:	2b00      	cmp	r3, #0
 8010ffe:	d108      	bne.n	8011012 <f_lseek+0x348>
							ofs = 0; break;
 8011000:	2300      	movs	r3, #0
 8011002:	603b      	str	r3, [r7, #0]
 8011004:	e02c      	b.n	8011060 <f_lseek+0x396>
						}
					} else
#endif
					{
						clst = get_fat(&fp->obj, clst);	/* Follow cluster chain if not in write mode */
 8011006:	687b      	ldr	r3, [r7, #4]
 8011008:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 801100a:	4618      	mov	r0, r3
 801100c:	f7fe f891 	bl	800f132 <get_fat>
 8011010:	63b8      	str	r0, [r7, #56]	@ 0x38
					}
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8011012:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011014:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011018:	d109      	bne.n	801102e <f_lseek+0x364>
 801101a:	687b      	ldr	r3, [r7, #4]
 801101c:	2201      	movs	r2, #1
 801101e:	755a      	strb	r2, [r3, #21]
 8011020:	68bb      	ldr	r3, [r7, #8]
 8011022:	2101      	movs	r1, #1
 8011024:	4618      	mov	r0, r3
 8011026:	f7fd fdfe 	bl	800ec26 <unlock_fs>
 801102a:	2301      	movs	r3, #1
 801102c:	e09c      	b.n	8011168 <f_lseek+0x49e>
					if (clst <= 1 || clst >= fs->n_fatent) ABORT(fs, FR_INT_ERR);
 801102e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011030:	2b01      	cmp	r3, #1
 8011032:	d904      	bls.n	801103e <f_lseek+0x374>
 8011034:	68bb      	ldr	r3, [r7, #8]
 8011036:	699b      	ldr	r3, [r3, #24]
 8011038:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 801103a:	429a      	cmp	r2, r3
 801103c:	d309      	bcc.n	8011052 <f_lseek+0x388>
 801103e:	687b      	ldr	r3, [r7, #4]
 8011040:	2202      	movs	r2, #2
 8011042:	755a      	strb	r2, [r3, #21]
 8011044:	68bb      	ldr	r3, [r7, #8]
 8011046:	2102      	movs	r1, #2
 8011048:	4618      	mov	r0, r3
 801104a:	f7fd fdec 	bl	800ec26 <unlock_fs>
 801104e:	2302      	movs	r3, #2
 8011050:	e08a      	b.n	8011168 <f_lseek+0x49e>
					fp->clust = clst;
 8011052:	687b      	ldr	r3, [r7, #4]
 8011054:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8011056:	61da      	str	r2, [r3, #28]
				while (ofs > bcs) {						/* Cluster following loop */
 8011058:	683a      	ldr	r2, [r7, #0]
 801105a:	69fb      	ldr	r3, [r7, #28]
 801105c:	429a      	cmp	r2, r3
 801105e:	d8b6      	bhi.n	8010fce <f_lseek+0x304>
				}
				fp->fptr += ofs;
 8011060:	687b      	ldr	r3, [r7, #4]
 8011062:	699a      	ldr	r2, [r3, #24]
 8011064:	683b      	ldr	r3, [r7, #0]
 8011066:	441a      	add	r2, r3
 8011068:	687b      	ldr	r3, [r7, #4]
 801106a:	619a      	str	r2, [r3, #24]
				if (ofs % SS(fs)) {
 801106c:	683b      	ldr	r3, [r7, #0]
 801106e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8011072:	2b00      	cmp	r3, #0
 8011074:	d017      	beq.n	80110a6 <f_lseek+0x3dc>
					nsect = clust2sect(fs, clst);	/* Current sector */
 8011076:	68bb      	ldr	r3, [r7, #8]
 8011078:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 801107a:	4618      	mov	r0, r3
 801107c:	f7fe f83a 	bl	800f0f4 <clust2sect>
 8011080:	6378      	str	r0, [r7, #52]	@ 0x34
					if (!nsect) ABORT(fs, FR_INT_ERR);
 8011082:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011084:	2b00      	cmp	r3, #0
 8011086:	d109      	bne.n	801109c <f_lseek+0x3d2>
 8011088:	687b      	ldr	r3, [r7, #4]
 801108a:	2202      	movs	r2, #2
 801108c:	755a      	strb	r2, [r3, #21]
 801108e:	68bb      	ldr	r3, [r7, #8]
 8011090:	2102      	movs	r1, #2
 8011092:	4618      	mov	r0, r3
 8011094:	f7fd fdc7 	bl	800ec26 <unlock_fs>
 8011098:	2302      	movs	r3, #2
 801109a:	e065      	b.n	8011168 <f_lseek+0x49e>
					nsect += (DWORD)(ofs / SS(fs));
 801109c:	683b      	ldr	r3, [r7, #0]
 801109e:	0a5b      	lsrs	r3, r3, #9
 80110a0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80110a2:	4413      	add	r3, r2
 80110a4:	637b      	str	r3, [r7, #52]	@ 0x34
				}
			}
		}
		if (!_FS_READONLY && fp->fptr > fp->obj.objsize) {		/* Set file change flag if the file size is extended */
 80110a6:	687b      	ldr	r3, [r7, #4]
 80110a8:	699a      	ldr	r2, [r3, #24]
 80110aa:	687b      	ldr	r3, [r7, #4]
 80110ac:	68db      	ldr	r3, [r3, #12]
 80110ae:	429a      	cmp	r2, r3
 80110b0:	d90a      	bls.n	80110c8 <f_lseek+0x3fe>
			fp->obj.objsize = fp->fptr;
 80110b2:	687b      	ldr	r3, [r7, #4]
 80110b4:	699a      	ldr	r2, [r3, #24]
 80110b6:	687b      	ldr	r3, [r7, #4]
 80110b8:	60da      	str	r2, [r3, #12]
			fp->flag |= FA_MODIFIED;
 80110ba:	687b      	ldr	r3, [r7, #4]
 80110bc:	7d1b      	ldrb	r3, [r3, #20]
 80110be:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80110c2:	b2da      	uxtb	r2, r3
 80110c4:	687b      	ldr	r3, [r7, #4]
 80110c6:	751a      	strb	r2, [r3, #20]
		}
		if (fp->fptr % SS(fs) && nsect != fp->sect) {	/* Fill sector cache if needed */
 80110c8:	687b      	ldr	r3, [r7, #4]
 80110ca:	699b      	ldr	r3, [r3, #24]
 80110cc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80110d0:	2b00      	cmp	r3, #0
 80110d2:	d040      	beq.n	8011156 <f_lseek+0x48c>
 80110d4:	687b      	ldr	r3, [r7, #4]
 80110d6:	6a1b      	ldr	r3, [r3, #32]
 80110d8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80110da:	429a      	cmp	r2, r3
 80110dc:	d03b      	beq.n	8011156 <f_lseek+0x48c>
#if !_FS_TINY
#if !_FS_READONLY
			if (fp->flag & FA_DIRTY) {			/* Write-back dirty sector cache */
 80110de:	687b      	ldr	r3, [r7, #4]
 80110e0:	7d1b      	ldrb	r3, [r3, #20]
 80110e2:	b25b      	sxtb	r3, r3
 80110e4:	2b00      	cmp	r3, #0
 80110e6:	da1d      	bge.n	8011124 <f_lseek+0x45a>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 80110e8:	68bb      	ldr	r3, [r7, #8]
 80110ea:	7858      	ldrb	r0, [r3, #1]
 80110ec:	687b      	ldr	r3, [r7, #4]
 80110ee:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 80110f2:	687b      	ldr	r3, [r7, #4]
 80110f4:	6a1a      	ldr	r2, [r3, #32]
 80110f6:	2301      	movs	r3, #1
 80110f8:	f7fd fc40 	bl	800e97c <disk_write>
 80110fc:	4603      	mov	r3, r0
 80110fe:	2b00      	cmp	r3, #0
 8011100:	d009      	beq.n	8011116 <f_lseek+0x44c>
 8011102:	687b      	ldr	r3, [r7, #4]
 8011104:	2201      	movs	r2, #1
 8011106:	755a      	strb	r2, [r3, #21]
 8011108:	68bb      	ldr	r3, [r7, #8]
 801110a:	2101      	movs	r1, #1
 801110c:	4618      	mov	r0, r3
 801110e:	f7fd fd8a 	bl	800ec26 <unlock_fs>
 8011112:	2301      	movs	r3, #1
 8011114:	e028      	b.n	8011168 <f_lseek+0x49e>
				fp->flag &= (BYTE)~FA_DIRTY;
 8011116:	687b      	ldr	r3, [r7, #4]
 8011118:	7d1b      	ldrb	r3, [r3, #20]
 801111a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 801111e:	b2da      	uxtb	r2, r3
 8011120:	687b      	ldr	r3, [r7, #4]
 8011122:	751a      	strb	r2, [r3, #20]
			}
#endif
			if (disk_read(fs->drv, fp->buf, nsect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 8011124:	68bb      	ldr	r3, [r7, #8]
 8011126:	7858      	ldrb	r0, [r3, #1]
 8011128:	687b      	ldr	r3, [r7, #4]
 801112a:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 801112e:	2301      	movs	r3, #1
 8011130:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8011132:	f7fd fc03 	bl	800e93c <disk_read>
 8011136:	4603      	mov	r3, r0
 8011138:	2b00      	cmp	r3, #0
 801113a:	d009      	beq.n	8011150 <f_lseek+0x486>
 801113c:	687b      	ldr	r3, [r7, #4]
 801113e:	2201      	movs	r2, #1
 8011140:	755a      	strb	r2, [r3, #21]
 8011142:	68bb      	ldr	r3, [r7, #8]
 8011144:	2101      	movs	r1, #1
 8011146:	4618      	mov	r0, r3
 8011148:	f7fd fd6d 	bl	800ec26 <unlock_fs>
 801114c:	2301      	movs	r3, #1
 801114e:	e00b      	b.n	8011168 <f_lseek+0x49e>
#endif
			fp->sect = nsect;
 8011150:	687b      	ldr	r3, [r7, #4]
 8011152:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8011154:	621a      	str	r2, [r3, #32]
		}
	}

	LEAVE_FF(fs, res);
 8011156:	68bb      	ldr	r3, [r7, #8]
 8011158:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 801115c:	4611      	mov	r1, r2
 801115e:	4618      	mov	r0, r3
 8011160:	f7fd fd61 	bl	800ec26 <unlock_fs>
 8011164:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
}
 8011168:	4618      	mov	r0, r3
 801116a:	3740      	adds	r7, #64	@ 0x40
 801116c:	46bd      	mov	sp, r7
 801116e:	bd80      	pop	{r7, pc}

08011170 <f_mkdir>:
/*-----------------------------------------------------------------------*/

FRESULT f_mkdir (
	const TCHAR* path		/* Pointer to the directory path */
)
{
 8011170:	b580      	push	{r7, lr}
 8011172:	b096      	sub	sp, #88	@ 0x58
 8011174:	af00      	add	r7, sp, #0
 8011176:	6078      	str	r0, [r7, #4]
	DWORD dsc, dcl, pcl, tm;
	DEF_NAMBUF


	/* Get logical drive */
	res = find_volume(&path, &fs, FA_WRITE);
 8011178:	f107 0108 	add.w	r1, r7, #8
 801117c:	1d3b      	adds	r3, r7, #4
 801117e:	2202      	movs	r2, #2
 8011180:	4618      	mov	r0, r3
 8011182:	f7fe fe85 	bl	800fe90 <find_volume>
 8011186:	4603      	mov	r3, r0
 8011188:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	dj.obj.fs = fs;
 801118c:	68bb      	ldr	r3, [r7, #8]
 801118e:	60fb      	str	r3, [r7, #12]
	if (res == FR_OK) {
 8011190:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8011194:	2b00      	cmp	r3, #0
 8011196:	f040 80ec 	bne.w	8011372 <f_mkdir+0x202>
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);			/* Follow the file path */
 801119a:	687a      	ldr	r2, [r7, #4]
 801119c:	f107 030c 	add.w	r3, r7, #12
 80111a0:	4611      	mov	r1, r2
 80111a2:	4618      	mov	r0, r3
 80111a4:	f7fe fd68 	bl	800fc78 <follow_path>
 80111a8:	4603      	mov	r3, r0
 80111aa:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (res == FR_OK) res = FR_EXIST;		/* Any object with same name is already existing */
 80111ae:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80111b2:	2b00      	cmp	r3, #0
 80111b4:	d102      	bne.n	80111bc <f_mkdir+0x4c>
 80111b6:	2308      	movs	r3, #8
 80111b8:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (_FS_RPATH && res == FR_NO_FILE && (dj.fn[NSFLAG] & NS_DOT)) {
			res = FR_INVALID_NAME;
		}
		if (res == FR_NO_FILE) {				/* Can create a new directory */
 80111bc:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80111c0:	2b04      	cmp	r3, #4
 80111c2:	f040 80d6 	bne.w	8011372 <f_mkdir+0x202>
			dcl = create_chain(&dj.obj, 0);		/* Allocate a cluster for the new directory table */
 80111c6:	f107 030c 	add.w	r3, r7, #12
 80111ca:	2100      	movs	r1, #0
 80111cc:	4618      	mov	r0, r3
 80111ce:	f7fe f9a6 	bl	800f51e <create_chain>
 80111d2:	6478      	str	r0, [r7, #68]	@ 0x44
			dj.obj.objsize = (DWORD)fs->csize * SS(fs);
 80111d4:	68bb      	ldr	r3, [r7, #8]
 80111d6:	895b      	ldrh	r3, [r3, #10]
 80111d8:	025b      	lsls	r3, r3, #9
 80111da:	61bb      	str	r3, [r7, #24]
			res = FR_OK;
 80111dc:	2300      	movs	r3, #0
 80111de:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			if (dcl == 0) res = FR_DENIED;		/* No space to allocate a new cluster */
 80111e2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80111e4:	2b00      	cmp	r3, #0
 80111e6:	d102      	bne.n	80111ee <f_mkdir+0x7e>
 80111e8:	2307      	movs	r3, #7
 80111ea:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			if (dcl == 1) res = FR_INT_ERR;
 80111ee:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80111f0:	2b01      	cmp	r3, #1
 80111f2:	d102      	bne.n	80111fa <f_mkdir+0x8a>
 80111f4:	2302      	movs	r3, #2
 80111f6:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			if (dcl == 0xFFFFFFFF) res = FR_DISK_ERR;
 80111fa:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80111fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011200:	d102      	bne.n	8011208 <f_mkdir+0x98>
 8011202:	2301      	movs	r3, #1
 8011204:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			if (res == FR_OK) res = sync_window(fs);	/* Flush FAT */
 8011208:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 801120c:	2b00      	cmp	r3, #0
 801120e:	d106      	bne.n	801121e <f_mkdir+0xae>
 8011210:	68bb      	ldr	r3, [r7, #8]
 8011212:	4618      	mov	r0, r3
 8011214:	f7fd fe8e 	bl	800ef34 <sync_window>
 8011218:	4603      	mov	r3, r0
 801121a:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			tm = GET_FATTIME();
 801121e:	f7fd faef 	bl	800e800 <get_fattime>
 8011222:	6438      	str	r0, [r7, #64]	@ 0x40
			if (res == FR_OK) {					/* Initialize the new directory table */
 8011224:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8011228:	2b00      	cmp	r3, #0
 801122a:	d16a      	bne.n	8011302 <f_mkdir+0x192>
				dsc = clust2sect(fs, dcl);
 801122c:	68bb      	ldr	r3, [r7, #8]
 801122e:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8011230:	4618      	mov	r0, r3
 8011232:	f7fd ff5f 	bl	800f0f4 <clust2sect>
 8011236:	64f8      	str	r0, [r7, #76]	@ 0x4c
				dir = fs->win;
 8011238:	68bb      	ldr	r3, [r7, #8]
 801123a:	3334      	adds	r3, #52	@ 0x34
 801123c:	63fb      	str	r3, [r7, #60]	@ 0x3c
				mem_set(dir, 0, SS(fs));
 801123e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8011242:	2100      	movs	r1, #0
 8011244:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8011246:	f7fd fc7b 	bl	800eb40 <mem_set>
				if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
					mem_set(dir + DIR_Name, ' ', 11);	/* Create "." entry */
 801124a:	220b      	movs	r2, #11
 801124c:	2120      	movs	r1, #32
 801124e:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8011250:	f7fd fc76 	bl	800eb40 <mem_set>
					dir[DIR_Name] = '.';
 8011254:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8011256:	222e      	movs	r2, #46	@ 0x2e
 8011258:	701a      	strb	r2, [r3, #0]
					dir[DIR_Attr] = AM_DIR;
 801125a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801125c:	330b      	adds	r3, #11
 801125e:	2210      	movs	r2, #16
 8011260:	701a      	strb	r2, [r3, #0]
					st_dword(dir + DIR_ModTime, tm);
 8011262:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8011264:	3316      	adds	r3, #22
 8011266:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8011268:	4618      	mov	r0, r3
 801126a:	f7fd fc1c 	bl	800eaa6 <st_dword>
					st_clust(fs, dir, dcl);
 801126e:	68bb      	ldr	r3, [r7, #8]
 8011270:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8011272:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8011274:	4618      	mov	r0, r3
 8011276:	f7fe fbc4 	bl	800fa02 <st_clust>
					mem_cpy(dir + SZDIRE, dir, SZDIRE); 	/* Create ".." entry */
 801127a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801127c:	3320      	adds	r3, #32
 801127e:	2220      	movs	r2, #32
 8011280:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8011282:	4618      	mov	r0, r3
 8011284:	f7fd fc3b 	bl	800eafe <mem_cpy>
					dir[SZDIRE + 1] = '.'; pcl = dj.obj.sclust;
 8011288:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801128a:	3321      	adds	r3, #33	@ 0x21
 801128c:	222e      	movs	r2, #46	@ 0x2e
 801128e:	701a      	strb	r2, [r3, #0]
 8011290:	697b      	ldr	r3, [r7, #20]
 8011292:	64bb      	str	r3, [r7, #72]	@ 0x48
					if (fs->fs_type == FS_FAT32 && pcl == fs->dirbase) pcl = 0;
 8011294:	68bb      	ldr	r3, [r7, #8]
 8011296:	781b      	ldrb	r3, [r3, #0]
 8011298:	2b03      	cmp	r3, #3
 801129a:	d106      	bne.n	80112aa <f_mkdir+0x13a>
 801129c:	68bb      	ldr	r3, [r7, #8]
 801129e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80112a0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80112a2:	429a      	cmp	r2, r3
 80112a4:	d101      	bne.n	80112aa <f_mkdir+0x13a>
 80112a6:	2300      	movs	r3, #0
 80112a8:	64bb      	str	r3, [r7, #72]	@ 0x48
					st_clust(fs, dir + SZDIRE, pcl);
 80112aa:	68b8      	ldr	r0, [r7, #8]
 80112ac:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80112ae:	3320      	adds	r3, #32
 80112b0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80112b2:	4619      	mov	r1, r3
 80112b4:	f7fe fba5 	bl	800fa02 <st_clust>
				}
				for (n = fs->csize; n; n--) {	/* Write dot entries and clear following sectors */
 80112b8:	68bb      	ldr	r3, [r7, #8]
 80112ba:	895b      	ldrh	r3, [r3, #10]
 80112bc:	653b      	str	r3, [r7, #80]	@ 0x50
 80112be:	e01b      	b.n	80112f8 <f_mkdir+0x188>
					fs->winsect = dsc++;
 80112c0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80112c2:	1c5a      	adds	r2, r3, #1
 80112c4:	64fa      	str	r2, [r7, #76]	@ 0x4c
 80112c6:	68ba      	ldr	r2, [r7, #8]
 80112c8:	6313      	str	r3, [r2, #48]	@ 0x30
					fs->wflag = 1;
 80112ca:	68bb      	ldr	r3, [r7, #8]
 80112cc:	2201      	movs	r2, #1
 80112ce:	70da      	strb	r2, [r3, #3]
					res = sync_window(fs);
 80112d0:	68bb      	ldr	r3, [r7, #8]
 80112d2:	4618      	mov	r0, r3
 80112d4:	f7fd fe2e 	bl	800ef34 <sync_window>
 80112d8:	4603      	mov	r3, r0
 80112da:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
					if (res != FR_OK) break;
 80112de:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80112e2:	2b00      	cmp	r3, #0
 80112e4:	d10c      	bne.n	8011300 <f_mkdir+0x190>
					mem_set(dir, 0, SS(fs));
 80112e6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80112ea:	2100      	movs	r1, #0
 80112ec:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 80112ee:	f7fd fc27 	bl	800eb40 <mem_set>
				for (n = fs->csize; n; n--) {	/* Write dot entries and clear following sectors */
 80112f2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80112f4:	3b01      	subs	r3, #1
 80112f6:	653b      	str	r3, [r7, #80]	@ 0x50
 80112f8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80112fa:	2b00      	cmp	r3, #0
 80112fc:	d1e0      	bne.n	80112c0 <f_mkdir+0x150>
 80112fe:	e000      	b.n	8011302 <f_mkdir+0x192>
					if (res != FR_OK) break;
 8011300:	bf00      	nop
				}
			}
			if (res == FR_OK) {
 8011302:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8011306:	2b00      	cmp	r3, #0
 8011308:	d107      	bne.n	801131a <f_mkdir+0x1aa>
				res = dir_register(&dj);	/* Register the object to the directoy */
 801130a:	f107 030c 	add.w	r3, r7, #12
 801130e:	4618      	mov	r0, r3
 8011310:	f7fe fbec 	bl	800faec <dir_register>
 8011314:	4603      	mov	r3, r0
 8011316:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			}
			if (res == FR_OK) {
 801131a:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 801131e:	2b00      	cmp	r3, #0
 8011320:	d120      	bne.n	8011364 <f_mkdir+0x1f4>
					fs->dirbuf[XDIR_Attr] = AM_DIR;				/* Attribute */
					res = store_xdir(&dj);
				} else
#endif
				{
					dir = dj.dir;
 8011322:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011324:	63fb      	str	r3, [r7, #60]	@ 0x3c
					st_dword(dir + DIR_ModTime, tm);	/* Created time */
 8011326:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8011328:	3316      	adds	r3, #22
 801132a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 801132c:	4618      	mov	r0, r3
 801132e:	f7fd fbba 	bl	800eaa6 <st_dword>
					st_clust(fs, dir, dcl);				/* Table start cluster */
 8011332:	68bb      	ldr	r3, [r7, #8]
 8011334:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8011336:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8011338:	4618      	mov	r0, r3
 801133a:	f7fe fb62 	bl	800fa02 <st_clust>
					dir[DIR_Attr] = AM_DIR;				/* Attribute */
 801133e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8011340:	330b      	adds	r3, #11
 8011342:	2210      	movs	r2, #16
 8011344:	701a      	strb	r2, [r3, #0]
					fs->wflag = 1;
 8011346:	68bb      	ldr	r3, [r7, #8]
 8011348:	2201      	movs	r2, #1
 801134a:	70da      	strb	r2, [r3, #3]
				}
				if (res == FR_OK) {
 801134c:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8011350:	2b00      	cmp	r3, #0
 8011352:	d10e      	bne.n	8011372 <f_mkdir+0x202>
					res = sync_fs(fs);
 8011354:	68bb      	ldr	r3, [r7, #8]
 8011356:	4618      	mov	r0, r3
 8011358:	f7fd fe5e 	bl	800f018 <sync_fs>
 801135c:	4603      	mov	r3, r0
 801135e:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
 8011362:	e006      	b.n	8011372 <f_mkdir+0x202>
				}
			} else {
				remove_chain(&dj.obj, dcl, 0);		/* Could not register, remove cluster chain */
 8011364:	f107 030c 	add.w	r3, r7, #12
 8011368:	2200      	movs	r2, #0
 801136a:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 801136c:	4618      	mov	r0, r3
 801136e:	f7fe f871 	bl	800f454 <remove_chain>
			}
		}
		FREE_NAMBUF();
	}

	LEAVE_FF(fs, res);
 8011372:	68bb      	ldr	r3, [r7, #8]
 8011374:	f897 2057 	ldrb.w	r2, [r7, #87]	@ 0x57
 8011378:	4611      	mov	r1, r2
 801137a:	4618      	mov	r0, r3
 801137c:	f7fd fc53 	bl	800ec26 <unlock_fs>
 8011380:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
}
 8011384:	4618      	mov	r0, r3
 8011386:	3758      	adds	r7, #88	@ 0x58
 8011388:	46bd      	mov	sp, r7
 801138a:	bd80      	pop	{r7, pc}

0801138c <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 801138c:	b480      	push	{r7}
 801138e:	b087      	sub	sp, #28
 8011390:	af00      	add	r7, sp, #0
 8011392:	60f8      	str	r0, [r7, #12]
 8011394:	60b9      	str	r1, [r7, #8]
 8011396:	4613      	mov	r3, r2
 8011398:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 801139a:	2301      	movs	r3, #1
 801139c:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 801139e:	2300      	movs	r3, #0
 80113a0:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 80113a2:	4b1f      	ldr	r3, [pc, #124]	@ (8011420 <FATFS_LinkDriverEx+0x94>)
 80113a4:	7a5b      	ldrb	r3, [r3, #9]
 80113a6:	b2db      	uxtb	r3, r3
 80113a8:	2b00      	cmp	r3, #0
 80113aa:	d131      	bne.n	8011410 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 80113ac:	4b1c      	ldr	r3, [pc, #112]	@ (8011420 <FATFS_LinkDriverEx+0x94>)
 80113ae:	7a5b      	ldrb	r3, [r3, #9]
 80113b0:	b2db      	uxtb	r3, r3
 80113b2:	461a      	mov	r2, r3
 80113b4:	4b1a      	ldr	r3, [pc, #104]	@ (8011420 <FATFS_LinkDriverEx+0x94>)
 80113b6:	2100      	movs	r1, #0
 80113b8:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 80113ba:	4b19      	ldr	r3, [pc, #100]	@ (8011420 <FATFS_LinkDriverEx+0x94>)
 80113bc:	7a5b      	ldrb	r3, [r3, #9]
 80113be:	b2db      	uxtb	r3, r3
 80113c0:	4a17      	ldr	r2, [pc, #92]	@ (8011420 <FATFS_LinkDriverEx+0x94>)
 80113c2:	009b      	lsls	r3, r3, #2
 80113c4:	4413      	add	r3, r2
 80113c6:	68fa      	ldr	r2, [r7, #12]
 80113c8:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 80113ca:	4b15      	ldr	r3, [pc, #84]	@ (8011420 <FATFS_LinkDriverEx+0x94>)
 80113cc:	7a5b      	ldrb	r3, [r3, #9]
 80113ce:	b2db      	uxtb	r3, r3
 80113d0:	461a      	mov	r2, r3
 80113d2:	4b13      	ldr	r3, [pc, #76]	@ (8011420 <FATFS_LinkDriverEx+0x94>)
 80113d4:	4413      	add	r3, r2
 80113d6:	79fa      	ldrb	r2, [r7, #7]
 80113d8:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 80113da:	4b11      	ldr	r3, [pc, #68]	@ (8011420 <FATFS_LinkDriverEx+0x94>)
 80113dc:	7a5b      	ldrb	r3, [r3, #9]
 80113de:	b2db      	uxtb	r3, r3
 80113e0:	1c5a      	adds	r2, r3, #1
 80113e2:	b2d1      	uxtb	r1, r2
 80113e4:	4a0e      	ldr	r2, [pc, #56]	@ (8011420 <FATFS_LinkDriverEx+0x94>)
 80113e6:	7251      	strb	r1, [r2, #9]
 80113e8:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 80113ea:	7dbb      	ldrb	r3, [r7, #22]
 80113ec:	3330      	adds	r3, #48	@ 0x30
 80113ee:	b2da      	uxtb	r2, r3
 80113f0:	68bb      	ldr	r3, [r7, #8]
 80113f2:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 80113f4:	68bb      	ldr	r3, [r7, #8]
 80113f6:	3301      	adds	r3, #1
 80113f8:	223a      	movs	r2, #58	@ 0x3a
 80113fa:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 80113fc:	68bb      	ldr	r3, [r7, #8]
 80113fe:	3302      	adds	r3, #2
 8011400:	222f      	movs	r2, #47	@ 0x2f
 8011402:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 8011404:	68bb      	ldr	r3, [r7, #8]
 8011406:	3303      	adds	r3, #3
 8011408:	2200      	movs	r2, #0
 801140a:	701a      	strb	r2, [r3, #0]
    ret = 0;
 801140c:	2300      	movs	r3, #0
 801140e:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 8011410:	7dfb      	ldrb	r3, [r7, #23]
}
 8011412:	4618      	mov	r0, r3
 8011414:	371c      	adds	r7, #28
 8011416:	46bd      	mov	sp, r7
 8011418:	f85d 7b04 	ldr.w	r7, [sp], #4
 801141c:	4770      	bx	lr
 801141e:	bf00      	nop
 8011420:	200019d8 	.word	0x200019d8

08011424 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 8011424:	b580      	push	{r7, lr}
 8011426:	b082      	sub	sp, #8
 8011428:	af00      	add	r7, sp, #0
 801142a:	6078      	str	r0, [r7, #4]
 801142c:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 801142e:	2200      	movs	r2, #0
 8011430:	6839      	ldr	r1, [r7, #0]
 8011432:	6878      	ldr	r0, [r7, #4]
 8011434:	f7ff ffaa 	bl	801138c <FATFS_LinkDriverEx>
 8011438:	4603      	mov	r3, r0
}
 801143a:	4618      	mov	r0, r3
 801143c:	3708      	adds	r7, #8
 801143e:	46bd      	mov	sp, r7
 8011440:	bd80      	pop	{r7, pc}

08011442 <ff_cre_syncobj>:

int ff_cre_syncobj (	/* 1:Function succeeded, 0:Could not create the sync object */
	BYTE vol,			/* Corresponding volume (logical drive number) */
	_SYNC_t *sobj		/* Pointer to return the created sync object */
)
{
 8011442:	b580      	push	{r7, lr}
 8011444:	b084      	sub	sp, #16
 8011446:	af00      	add	r7, sp, #0
 8011448:	4603      	mov	r3, r0
 801144a:	6039      	str	r1, [r7, #0]
 801144c:	71fb      	strb	r3, [r7, #7]
#endif

#else

#if (osCMSIS < 0x20000U)
    osSemaphoreDef(SEM);
 801144e:	2300      	movs	r3, #0
 8011450:	60bb      	str	r3, [r7, #8]
    *sobj = osSemaphoreCreate(osSemaphore(SEM), 1);
 8011452:	f107 0308 	add.w	r3, r7, #8
 8011456:	2101      	movs	r1, #1
 8011458:	4618      	mov	r0, r3
 801145a:	f000 f925 	bl	80116a8 <osSemaphoreCreate>
 801145e:	4602      	mov	r2, r0
 8011460:	683b      	ldr	r3, [r7, #0]
 8011462:	601a      	str	r2, [r3, #0]
#else
    *sobj = osSemaphoreNew(1, 1, NULL);
#endif

#endif
    ret = (*sobj != NULL);
 8011464:	683b      	ldr	r3, [r7, #0]
 8011466:	681b      	ldr	r3, [r3, #0]
 8011468:	2b00      	cmp	r3, #0
 801146a:	bf14      	ite	ne
 801146c:	2301      	movne	r3, #1
 801146e:	2300      	moveq	r3, #0
 8011470:	b2db      	uxtb	r3, r3
 8011472:	60fb      	str	r3, [r7, #12]

    return ret;
 8011474:	68fb      	ldr	r3, [r7, #12]
}
 8011476:	4618      	mov	r0, r3
 8011478:	3710      	adds	r7, #16
 801147a:	46bd      	mov	sp, r7
 801147c:	bd80      	pop	{r7, pc}

0801147e <ff_del_syncobj>:
*/

int ff_del_syncobj (	/* 1:Function succeeded, 0:Could not delete due to any error */
	_SYNC_t sobj		/* Sync object tied to the logical drive to be deleted */
)
{
 801147e:	b580      	push	{r7, lr}
 8011480:	b082      	sub	sp, #8
 8011482:	af00      	add	r7, sp, #0
 8011484:	6078      	str	r0, [r7, #4]
#if _USE_MUTEX
    osMutexDelete (sobj);
#else
    osSemaphoreDelete (sobj);
 8011486:	6878      	ldr	r0, [r7, #4]
 8011488:	f000 f9b0 	bl	80117ec <osSemaphoreDelete>
#endif
    return 1;
 801148c:	2301      	movs	r3, #1
}
 801148e:	4618      	mov	r0, r3
 8011490:	3708      	adds	r7, #8
 8011492:	46bd      	mov	sp, r7
 8011494:	bd80      	pop	{r7, pc}

08011496 <ff_req_grant>:
*/

int ff_req_grant (	/* 1:Got a grant to access the volume, 0:Could not get a grant */
	_SYNC_t sobj	/* Sync object to wait */
)
{
 8011496:	b580      	push	{r7, lr}
 8011498:	b084      	sub	sp, #16
 801149a:	af00      	add	r7, sp, #0
 801149c:	6078      	str	r0, [r7, #4]
  int ret = 0;
 801149e:	2300      	movs	r3, #0
 80114a0:	60fb      	str	r3, [r7, #12]
#if (osCMSIS < 0x20000U)

#if _USE_MUTEX
  if(osMutexWait(sobj, _FS_TIMEOUT) == osOK)
#else
  if(osSemaphoreWait(sobj, _FS_TIMEOUT) == osOK)
 80114a2:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 80114a6:	6878      	ldr	r0, [r7, #4]
 80114a8:	f000 f91c 	bl	80116e4 <osSemaphoreWait>
 80114ac:	4603      	mov	r3, r0
 80114ae:	2b00      	cmp	r3, #0
 80114b0:	d101      	bne.n	80114b6 <ff_req_grant+0x20>
   if(osSemaphoreAcquire(sobj, _FS_TIMEOUT) == osOK)
#endif

#endif
  {
    ret = 1;
 80114b2:	2301      	movs	r3, #1
 80114b4:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 80114b6:	68fb      	ldr	r3, [r7, #12]
}
 80114b8:	4618      	mov	r0, r3
 80114ba:	3710      	adds	r7, #16
 80114bc:	46bd      	mov	sp, r7
 80114be:	bd80      	pop	{r7, pc}

080114c0 <ff_rel_grant>:
*/

void ff_rel_grant (
	_SYNC_t sobj	/* Sync object to be signaled */
)
{
 80114c0:	b580      	push	{r7, lr}
 80114c2:	b082      	sub	sp, #8
 80114c4:	af00      	add	r7, sp, #0
 80114c6:	6078      	str	r0, [r7, #4]
#if _USE_MUTEX
  osMutexRelease(sobj);
#else
  osSemaphoreRelease(sobj);
 80114c8:	6878      	ldr	r0, [r7, #4]
 80114ca:	f000 f959 	bl	8011780 <osSemaphoreRelease>
#endif
}
 80114ce:	bf00      	nop
 80114d0:	3708      	adds	r7, #8
 80114d2:	46bd      	mov	sp, r7
 80114d4:	bd80      	pop	{r7, pc}

080114d6 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 80114d6:	b480      	push	{r7}
 80114d8:	b085      	sub	sp, #20
 80114da:	af00      	add	r7, sp, #0
 80114dc:	4603      	mov	r3, r0
 80114de:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 80114e0:	2300      	movs	r3, #0
 80114e2:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 80114e4:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80114e8:	2b84      	cmp	r3, #132	@ 0x84
 80114ea:	d005      	beq.n	80114f8 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 80114ec:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80114f0:	68fb      	ldr	r3, [r7, #12]
 80114f2:	4413      	add	r3, r2
 80114f4:	3303      	adds	r3, #3
 80114f6:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 80114f8:	68fb      	ldr	r3, [r7, #12]
}
 80114fa:	4618      	mov	r0, r3
 80114fc:	3714      	adds	r7, #20
 80114fe:	46bd      	mov	sp, r7
 8011500:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011504:	4770      	bx	lr

08011506 <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 8011506:	b480      	push	{r7}
 8011508:	b083      	sub	sp, #12
 801150a:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 801150c:	f3ef 8305 	mrs	r3, IPSR
 8011510:	607b      	str	r3, [r7, #4]
  return(result);
 8011512:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 8011514:	2b00      	cmp	r3, #0
 8011516:	bf14      	ite	ne
 8011518:	2301      	movne	r3, #1
 801151a:	2300      	moveq	r3, #0
 801151c:	b2db      	uxtb	r3, r3
}
 801151e:	4618      	mov	r0, r3
 8011520:	370c      	adds	r7, #12
 8011522:	46bd      	mov	sp, r7
 8011524:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011528:	4770      	bx	lr

0801152a <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 801152a:	b580      	push	{r7, lr}
 801152c:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 801152e:	f001 fa57 	bl	80129e0 <vTaskStartScheduler>
  
  return osOK;
 8011532:	2300      	movs	r3, #0
}
 8011534:	4618      	mov	r0, r3
 8011536:	bd80      	pop	{r7, pc}

08011538 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8011538:	b5f0      	push	{r4, r5, r6, r7, lr}
 801153a:	b087      	sub	sp, #28
 801153c:	af02      	add	r7, sp, #8
 801153e:	6078      	str	r0, [r7, #4]
 8011540:	6039      	str	r1, [r7, #0]

    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
#else
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8011542:	687b      	ldr	r3, [r7, #4]
 8011544:	685c      	ldr	r4, [r3, #4]
 8011546:	687b      	ldr	r3, [r7, #4]
 8011548:	681d      	ldr	r5, [r3, #0]
                   thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 801154a:	687b      	ldr	r3, [r7, #4]
 801154c:	691b      	ldr	r3, [r3, #16]
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 801154e:	b29e      	uxth	r6, r3
                   thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8011550:	687b      	ldr	r3, [r7, #4]
 8011552:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8011556:	4618      	mov	r0, r3
 8011558:	f7ff ffbd 	bl	80114d6 <makeFreeRtosPriority>
 801155c:	4602      	mov	r2, r0
 801155e:	f107 030c 	add.w	r3, r7, #12
 8011562:	9301      	str	r3, [sp, #4]
 8011564:	9200      	str	r2, [sp, #0]
 8011566:	683b      	ldr	r3, [r7, #0]
 8011568:	4632      	mov	r2, r6
 801156a:	4629      	mov	r1, r5
 801156c:	4620      	mov	r0, r4
 801156e:	f000 ff99 	bl	80124a4 <xTaskCreate>
 8011572:	4603      	mov	r3, r0
 8011574:	2b01      	cmp	r3, #1
 8011576:	d001      	beq.n	801157c <osThreadCreate+0x44>
                   &handle) != pdPASS)  {
    return NULL;
 8011578:	2300      	movs	r3, #0
 801157a:	e000      	b.n	801157e <osThreadCreate+0x46>
  }     
#endif
  
  return handle;
 801157c:	68fb      	ldr	r3, [r7, #12]
}
 801157e:	4618      	mov	r0, r3
 8011580:	3714      	adds	r7, #20
 8011582:	46bd      	mov	sp, r7
 8011584:	bdf0      	pop	{r4, r5, r6, r7, pc}

08011586 <osMutexCreate>:
* @param  mutex_def     mutex definition referenced with \ref osMutex.
* @retval  mutex ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMutexCreate shall be consistent in every CMSIS-RTOS.
*/
osMutexId osMutexCreate (const osMutexDef_t *mutex_def)
{
 8011586:	b580      	push	{r7, lr}
 8011588:	b082      	sub	sp, #8
 801158a:	af00      	add	r7, sp, #0
 801158c:	6078      	str	r0, [r7, #4]
    return xSemaphoreCreateMutex(); 
  }
#elif ( configSUPPORT_STATIC_ALLOCATION == 1 )
  return xSemaphoreCreateMutexStatic( mutex_def->controlblock );
#else  
    return xSemaphoreCreateMutex(); 
 801158e:	2001      	movs	r0, #1
 8011590:	f000 fada 	bl	8011b48 <xQueueCreateMutex>
 8011594:	4603      	mov	r3, r0
#endif
#else
  return NULL;
#endif
}
 8011596:	4618      	mov	r0, r3
 8011598:	3708      	adds	r7, #8
 801159a:	46bd      	mov	sp, r7
 801159c:	bd80      	pop	{r7, pc}
	...

080115a0 <osMutexWait>:
* @param millisec      timeout value or 0 in case of no time-out.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMutexWait shall be consistent in every CMSIS-RTOS.
*/
osStatus osMutexWait (osMutexId mutex_id, uint32_t millisec)
{
 80115a0:	b580      	push	{r7, lr}
 80115a2:	b084      	sub	sp, #16
 80115a4:	af00      	add	r7, sp, #0
 80115a6:	6078      	str	r0, [r7, #4]
 80115a8:	6039      	str	r1, [r7, #0]
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 80115aa:	2300      	movs	r3, #0
 80115ac:	60bb      	str	r3, [r7, #8]
  
  
  if (mutex_id == NULL) {
 80115ae:	687b      	ldr	r3, [r7, #4]
 80115b0:	2b00      	cmp	r3, #0
 80115b2:	d101      	bne.n	80115b8 <osMutexWait+0x18>
    return osErrorParameter;
 80115b4:	2380      	movs	r3, #128	@ 0x80
 80115b6:	e03a      	b.n	801162e <osMutexWait+0x8e>
  }
  
  ticks = 0;
 80115b8:	2300      	movs	r3, #0
 80115ba:	60fb      	str	r3, [r7, #12]
  if (millisec == osWaitForever) {
 80115bc:	683b      	ldr	r3, [r7, #0]
 80115be:	f1b3 3fff 	cmp.w	r3, #4294967295
 80115c2:	d103      	bne.n	80115cc <osMutexWait+0x2c>
    ticks = portMAX_DELAY;
 80115c4:	f04f 33ff 	mov.w	r3, #4294967295
 80115c8:	60fb      	str	r3, [r7, #12]
 80115ca:	e009      	b.n	80115e0 <osMutexWait+0x40>
  }
  else if (millisec != 0) {
 80115cc:	683b      	ldr	r3, [r7, #0]
 80115ce:	2b00      	cmp	r3, #0
 80115d0:	d006      	beq.n	80115e0 <osMutexWait+0x40>
    ticks = millisec / portTICK_PERIOD_MS;
 80115d2:	683b      	ldr	r3, [r7, #0]
 80115d4:	60fb      	str	r3, [r7, #12]
    if (ticks == 0) {
 80115d6:	68fb      	ldr	r3, [r7, #12]
 80115d8:	2b00      	cmp	r3, #0
 80115da:	d101      	bne.n	80115e0 <osMutexWait+0x40>
      ticks = 1;
 80115dc:	2301      	movs	r3, #1
 80115de:	60fb      	str	r3, [r7, #12]
    }
  }
  
  if (inHandlerMode()) {
 80115e0:	f7ff ff91 	bl	8011506 <inHandlerMode>
 80115e4:	4603      	mov	r3, r0
 80115e6:	2b00      	cmp	r3, #0
 80115e8:	d017      	beq.n	801161a <osMutexWait+0x7a>
    if (xSemaphoreTakeFromISR(mutex_id, &taskWoken) != pdTRUE) {
 80115ea:	f107 0308 	add.w	r3, r7, #8
 80115ee:	461a      	mov	r2, r3
 80115f0:	2100      	movs	r1, #0
 80115f2:	6878      	ldr	r0, [r7, #4]
 80115f4:	f000 fd62 	bl	80120bc <xQueueReceiveFromISR>
 80115f8:	4603      	mov	r3, r0
 80115fa:	2b01      	cmp	r3, #1
 80115fc:	d001      	beq.n	8011602 <osMutexWait+0x62>
      return osErrorOS;
 80115fe:	23ff      	movs	r3, #255	@ 0xff
 8011600:	e015      	b.n	801162e <osMutexWait+0x8e>
    }
	portEND_SWITCHING_ISR(taskWoken);
 8011602:	68bb      	ldr	r3, [r7, #8]
 8011604:	2b00      	cmp	r3, #0
 8011606:	d011      	beq.n	801162c <osMutexWait+0x8c>
 8011608:	4b0b      	ldr	r3, [pc, #44]	@ (8011638 <osMutexWait+0x98>)
 801160a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801160e:	601a      	str	r2, [r3, #0]
 8011610:	f3bf 8f4f 	dsb	sy
 8011614:	f3bf 8f6f 	isb	sy
 8011618:	e008      	b.n	801162c <osMutexWait+0x8c>
  } 
  else if (xSemaphoreTake(mutex_id, ticks) != pdTRUE) {
 801161a:	68f9      	ldr	r1, [r7, #12]
 801161c:	6878      	ldr	r0, [r7, #4]
 801161e:	f000 fc3d 	bl	8011e9c <xQueueSemaphoreTake>
 8011622:	4603      	mov	r3, r0
 8011624:	2b01      	cmp	r3, #1
 8011626:	d001      	beq.n	801162c <osMutexWait+0x8c>
    return osErrorOS;
 8011628:	23ff      	movs	r3, #255	@ 0xff
 801162a:	e000      	b.n	801162e <osMutexWait+0x8e>
  }
  
  return osOK;
 801162c:	2300      	movs	r3, #0
}
 801162e:	4618      	mov	r0, r3
 8011630:	3710      	adds	r7, #16
 8011632:	46bd      	mov	sp, r7
 8011634:	bd80      	pop	{r7, pc}
 8011636:	bf00      	nop
 8011638:	e000ed04 	.word	0xe000ed04

0801163c <osMutexRelease>:
* @param mutex_id      mutex ID obtained by \ref osMutexCreate.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMutexRelease shall be consistent in every CMSIS-RTOS.
*/
osStatus osMutexRelease (osMutexId mutex_id)
{
 801163c:	b580      	push	{r7, lr}
 801163e:	b084      	sub	sp, #16
 8011640:	af00      	add	r7, sp, #0
 8011642:	6078      	str	r0, [r7, #4]
  osStatus result = osOK;
 8011644:	2300      	movs	r3, #0
 8011646:	60fb      	str	r3, [r7, #12]
  portBASE_TYPE taskWoken = pdFALSE;
 8011648:	2300      	movs	r3, #0
 801164a:	60bb      	str	r3, [r7, #8]
  
  if (inHandlerMode()) {
 801164c:	f7ff ff5b 	bl	8011506 <inHandlerMode>
 8011650:	4603      	mov	r3, r0
 8011652:	2b00      	cmp	r3, #0
 8011654:	d016      	beq.n	8011684 <osMutexRelease+0x48>
    if (xSemaphoreGiveFromISR(mutex_id, &taskWoken) != pdTRUE) {
 8011656:	f107 0308 	add.w	r3, r7, #8
 801165a:	4619      	mov	r1, r3
 801165c:	6878      	ldr	r0, [r7, #4]
 801165e:	f000 fb8d 	bl	8011d7c <xQueueGiveFromISR>
 8011662:	4603      	mov	r3, r0
 8011664:	2b01      	cmp	r3, #1
 8011666:	d001      	beq.n	801166c <osMutexRelease+0x30>
      return osErrorOS;
 8011668:	23ff      	movs	r3, #255	@ 0xff
 801166a:	e017      	b.n	801169c <osMutexRelease+0x60>
    }
    portEND_SWITCHING_ISR(taskWoken);
 801166c:	68bb      	ldr	r3, [r7, #8]
 801166e:	2b00      	cmp	r3, #0
 8011670:	d013      	beq.n	801169a <osMutexRelease+0x5e>
 8011672:	4b0c      	ldr	r3, [pc, #48]	@ (80116a4 <osMutexRelease+0x68>)
 8011674:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8011678:	601a      	str	r2, [r3, #0]
 801167a:	f3bf 8f4f 	dsb	sy
 801167e:	f3bf 8f6f 	isb	sy
 8011682:	e00a      	b.n	801169a <osMutexRelease+0x5e>
  }
  else if (xSemaphoreGive(mutex_id) != pdTRUE) 
 8011684:	2300      	movs	r3, #0
 8011686:	2200      	movs	r2, #0
 8011688:	2100      	movs	r1, #0
 801168a:	6878      	ldr	r0, [r7, #4]
 801168c:	f000 fa74 	bl	8011b78 <xQueueGenericSend>
 8011690:	4603      	mov	r3, r0
 8011692:	2b01      	cmp	r3, #1
 8011694:	d001      	beq.n	801169a <osMutexRelease+0x5e>
  {
    result = osErrorOS;
 8011696:	23ff      	movs	r3, #255	@ 0xff
 8011698:	60fb      	str	r3, [r7, #12]
  }
  return result;
 801169a:	68fb      	ldr	r3, [r7, #12]
}
 801169c:	4618      	mov	r0, r3
 801169e:	3710      	adds	r7, #16
 80116a0:	46bd      	mov	sp, r7
 80116a2:	bd80      	pop	{r7, pc}
 80116a4:	e000ed04 	.word	0xe000ed04

080116a8 <osSemaphoreCreate>:
* @param count         number of available resources.
* @retval  semaphore ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreCreate shall be consistent in every CMSIS-RTOS.
*/
osSemaphoreId osSemaphoreCreate (const osSemaphoreDef_t *semaphore_def, int32_t count)
{ 
 80116a8:	b580      	push	{r7, lr}
 80116aa:	b084      	sub	sp, #16
 80116ac:	af00      	add	r7, sp, #0
 80116ae:	6078      	str	r0, [r7, #4]
 80116b0:	6039      	str	r1, [r7, #0]
#endif    
  }
#else  // configSUPPORT_STATIC_ALLOCATION == 0  && configSUPPORT_DYNAMIC_ALLOCATION == 1
  osSemaphoreId sema;
 
  if (count == 1) {
 80116b2:	683b      	ldr	r3, [r7, #0]
 80116b4:	2b01      	cmp	r3, #1
 80116b6:	d110      	bne.n	80116da <osSemaphoreCreate+0x32>
    vSemaphoreCreateBinary(sema);
 80116b8:	2203      	movs	r2, #3
 80116ba:	2100      	movs	r1, #0
 80116bc:	2001      	movs	r0, #1
 80116be:	f000 f9d3 	bl	8011a68 <xQueueGenericCreate>
 80116c2:	60f8      	str	r0, [r7, #12]
 80116c4:	68fb      	ldr	r3, [r7, #12]
 80116c6:	2b00      	cmp	r3, #0
 80116c8:	d005      	beq.n	80116d6 <osSemaphoreCreate+0x2e>
 80116ca:	2300      	movs	r3, #0
 80116cc:	2200      	movs	r2, #0
 80116ce:	2100      	movs	r1, #0
 80116d0:	68f8      	ldr	r0, [r7, #12]
 80116d2:	f000 fa51 	bl	8011b78 <xQueueGenericSend>
    return sema;
 80116d6:	68fb      	ldr	r3, [r7, #12]
 80116d8:	e000      	b.n	80116dc <osSemaphoreCreate+0x34>
  }
  else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )	
    return xSemaphoreCreateCounting(count, count);
#else
    return NULL;
 80116da:	2300      	movs	r3, #0
#endif
  }
#endif
}
 80116dc:	4618      	mov	r0, r3
 80116de:	3710      	adds	r7, #16
 80116e0:	46bd      	mov	sp, r7
 80116e2:	bd80      	pop	{r7, pc}

080116e4 <osSemaphoreWait>:
* @param  millisec      timeout value or 0 in case of no time-out.
* @retval  number of available tokens, or -1 in case of incorrect parameters.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreWait shall be consistent in every CMSIS-RTOS.
*/
int32_t osSemaphoreWait (osSemaphoreId semaphore_id, uint32_t millisec)
{
 80116e4:	b580      	push	{r7, lr}
 80116e6:	b084      	sub	sp, #16
 80116e8:	af00      	add	r7, sp, #0
 80116ea:	6078      	str	r0, [r7, #4]
 80116ec:	6039      	str	r1, [r7, #0]
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 80116ee:	2300      	movs	r3, #0
 80116f0:	60bb      	str	r3, [r7, #8]
  
  
  if (semaphore_id == NULL) {
 80116f2:	687b      	ldr	r3, [r7, #4]
 80116f4:	2b00      	cmp	r3, #0
 80116f6:	d101      	bne.n	80116fc <osSemaphoreWait+0x18>
    return osErrorParameter;
 80116f8:	2380      	movs	r3, #128	@ 0x80
 80116fa:	e03a      	b.n	8011772 <osSemaphoreWait+0x8e>
  }
  
  ticks = 0;
 80116fc:	2300      	movs	r3, #0
 80116fe:	60fb      	str	r3, [r7, #12]
  if (millisec == osWaitForever) {
 8011700:	683b      	ldr	r3, [r7, #0]
 8011702:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011706:	d103      	bne.n	8011710 <osSemaphoreWait+0x2c>
    ticks = portMAX_DELAY;
 8011708:	f04f 33ff 	mov.w	r3, #4294967295
 801170c:	60fb      	str	r3, [r7, #12]
 801170e:	e009      	b.n	8011724 <osSemaphoreWait+0x40>
  }
  else if (millisec != 0) {
 8011710:	683b      	ldr	r3, [r7, #0]
 8011712:	2b00      	cmp	r3, #0
 8011714:	d006      	beq.n	8011724 <osSemaphoreWait+0x40>
    ticks = millisec / portTICK_PERIOD_MS;
 8011716:	683b      	ldr	r3, [r7, #0]
 8011718:	60fb      	str	r3, [r7, #12]
    if (ticks == 0) {
 801171a:	68fb      	ldr	r3, [r7, #12]
 801171c:	2b00      	cmp	r3, #0
 801171e:	d101      	bne.n	8011724 <osSemaphoreWait+0x40>
      ticks = 1;
 8011720:	2301      	movs	r3, #1
 8011722:	60fb      	str	r3, [r7, #12]
    }
  }
  
  if (inHandlerMode()) {
 8011724:	f7ff feef 	bl	8011506 <inHandlerMode>
 8011728:	4603      	mov	r3, r0
 801172a:	2b00      	cmp	r3, #0
 801172c:	d017      	beq.n	801175e <osSemaphoreWait+0x7a>
    if (xSemaphoreTakeFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 801172e:	f107 0308 	add.w	r3, r7, #8
 8011732:	461a      	mov	r2, r3
 8011734:	2100      	movs	r1, #0
 8011736:	6878      	ldr	r0, [r7, #4]
 8011738:	f000 fcc0 	bl	80120bc <xQueueReceiveFromISR>
 801173c:	4603      	mov	r3, r0
 801173e:	2b01      	cmp	r3, #1
 8011740:	d001      	beq.n	8011746 <osSemaphoreWait+0x62>
      return osErrorOS;
 8011742:	23ff      	movs	r3, #255	@ 0xff
 8011744:	e015      	b.n	8011772 <osSemaphoreWait+0x8e>
    }
	portEND_SWITCHING_ISR(taskWoken);
 8011746:	68bb      	ldr	r3, [r7, #8]
 8011748:	2b00      	cmp	r3, #0
 801174a:	d011      	beq.n	8011770 <osSemaphoreWait+0x8c>
 801174c:	4b0b      	ldr	r3, [pc, #44]	@ (801177c <osSemaphoreWait+0x98>)
 801174e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8011752:	601a      	str	r2, [r3, #0]
 8011754:	f3bf 8f4f 	dsb	sy
 8011758:	f3bf 8f6f 	isb	sy
 801175c:	e008      	b.n	8011770 <osSemaphoreWait+0x8c>
  }  
  else if (xSemaphoreTake(semaphore_id, ticks) != pdTRUE) {
 801175e:	68f9      	ldr	r1, [r7, #12]
 8011760:	6878      	ldr	r0, [r7, #4]
 8011762:	f000 fb9b 	bl	8011e9c <xQueueSemaphoreTake>
 8011766:	4603      	mov	r3, r0
 8011768:	2b01      	cmp	r3, #1
 801176a:	d001      	beq.n	8011770 <osSemaphoreWait+0x8c>
    return osErrorOS;
 801176c:	23ff      	movs	r3, #255	@ 0xff
 801176e:	e000      	b.n	8011772 <osSemaphoreWait+0x8e>
  }
  
  return osOK;
 8011770:	2300      	movs	r3, #0
}
 8011772:	4618      	mov	r0, r3
 8011774:	3710      	adds	r7, #16
 8011776:	46bd      	mov	sp, r7
 8011778:	bd80      	pop	{r7, pc}
 801177a:	bf00      	nop
 801177c:	e000ed04 	.word	0xe000ed04

08011780 <osSemaphoreRelease>:
* @param  semaphore_id  semaphore object referenced with \ref osSemaphore.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreRelease shall be consistent in every CMSIS-RTOS.
*/
osStatus osSemaphoreRelease (osSemaphoreId semaphore_id)
{
 8011780:	b580      	push	{r7, lr}
 8011782:	b084      	sub	sp, #16
 8011784:	af00      	add	r7, sp, #0
 8011786:	6078      	str	r0, [r7, #4]
  osStatus result = osOK;
 8011788:	2300      	movs	r3, #0
 801178a:	60fb      	str	r3, [r7, #12]
  portBASE_TYPE taskWoken = pdFALSE;
 801178c:	2300      	movs	r3, #0
 801178e:	60bb      	str	r3, [r7, #8]
  
  
  if (inHandlerMode()) {
 8011790:	f7ff feb9 	bl	8011506 <inHandlerMode>
 8011794:	4603      	mov	r3, r0
 8011796:	2b00      	cmp	r3, #0
 8011798:	d016      	beq.n	80117c8 <osSemaphoreRelease+0x48>
    if (xSemaphoreGiveFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 801179a:	f107 0308 	add.w	r3, r7, #8
 801179e:	4619      	mov	r1, r3
 80117a0:	6878      	ldr	r0, [r7, #4]
 80117a2:	f000 faeb 	bl	8011d7c <xQueueGiveFromISR>
 80117a6:	4603      	mov	r3, r0
 80117a8:	2b01      	cmp	r3, #1
 80117aa:	d001      	beq.n	80117b0 <osSemaphoreRelease+0x30>
      return osErrorOS;
 80117ac:	23ff      	movs	r3, #255	@ 0xff
 80117ae:	e017      	b.n	80117e0 <osSemaphoreRelease+0x60>
    }
    portEND_SWITCHING_ISR(taskWoken);
 80117b0:	68bb      	ldr	r3, [r7, #8]
 80117b2:	2b00      	cmp	r3, #0
 80117b4:	d013      	beq.n	80117de <osSemaphoreRelease+0x5e>
 80117b6:	4b0c      	ldr	r3, [pc, #48]	@ (80117e8 <osSemaphoreRelease+0x68>)
 80117b8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80117bc:	601a      	str	r2, [r3, #0]
 80117be:	f3bf 8f4f 	dsb	sy
 80117c2:	f3bf 8f6f 	isb	sy
 80117c6:	e00a      	b.n	80117de <osSemaphoreRelease+0x5e>
  }
  else {
    if (xSemaphoreGive(semaphore_id) != pdTRUE) {
 80117c8:	2300      	movs	r3, #0
 80117ca:	2200      	movs	r2, #0
 80117cc:	2100      	movs	r1, #0
 80117ce:	6878      	ldr	r0, [r7, #4]
 80117d0:	f000 f9d2 	bl	8011b78 <xQueueGenericSend>
 80117d4:	4603      	mov	r3, r0
 80117d6:	2b01      	cmp	r3, #1
 80117d8:	d001      	beq.n	80117de <osSemaphoreRelease+0x5e>
      result = osErrorOS;
 80117da:	23ff      	movs	r3, #255	@ 0xff
 80117dc:	60fb      	str	r3, [r7, #12]
    }
  }
  
  return result;
 80117de:	68fb      	ldr	r3, [r7, #12]
}
 80117e0:	4618      	mov	r0, r3
 80117e2:	3710      	adds	r7, #16
 80117e4:	46bd      	mov	sp, r7
 80117e6:	bd80      	pop	{r7, pc}
 80117e8:	e000ed04 	.word	0xe000ed04

080117ec <osSemaphoreDelete>:
* @param  semaphore_id  semaphore object referenced with \ref osSemaphore.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreDelete shall be consistent in every CMSIS-RTOS.
*/
osStatus osSemaphoreDelete (osSemaphoreId semaphore_id)
{
 80117ec:	b580      	push	{r7, lr}
 80117ee:	b082      	sub	sp, #8
 80117f0:	af00      	add	r7, sp, #0
 80117f2:	6078      	str	r0, [r7, #4]
  if (inHandlerMode()) {
 80117f4:	f7ff fe87 	bl	8011506 <inHandlerMode>
 80117f8:	4603      	mov	r3, r0
 80117fa:	2b00      	cmp	r3, #0
 80117fc:	d001      	beq.n	8011802 <osSemaphoreDelete+0x16>
    return osErrorISR;
 80117fe:	2382      	movs	r3, #130	@ 0x82
 8011800:	e003      	b.n	801180a <osSemaphoreDelete+0x1e>
  }

  vSemaphoreDelete(semaphore_id);
 8011802:	6878      	ldr	r0, [r7, #4]
 8011804:	f000 fcdc 	bl	80121c0 <vQueueDelete>

  return osOK; 
 8011808:	2300      	movs	r3, #0
}
 801180a:	4618      	mov	r0, r3
 801180c:	3708      	adds	r7, #8
 801180e:	46bd      	mov	sp, r7
 8011810:	bd80      	pop	{r7, pc}

08011812 <osThreadSuspend>:
* @brief  Suspend execution of a thread.
* @param   thread_id   thread ID obtained by \ref osThreadCreate or \ref osThreadGetId.
* @retval  status code that indicates the execution status of the function.
*/
osStatus osThreadSuspend (osThreadId thread_id)
{
 8011812:	b580      	push	{r7, lr}
 8011814:	b082      	sub	sp, #8
 8011816:	af00      	add	r7, sp, #0
 8011818:	6078      	str	r0, [r7, #4]
#if (INCLUDE_vTaskSuspend == 1)
    vTaskSuspend(thread_id);
 801181a:	6878      	ldr	r0, [r7, #4]
 801181c:	f001 f84c 	bl	80128b8 <vTaskSuspend>
  
  return osOK;
 8011820:	2300      	movs	r3, #0
#else
  return osErrorResource;
#endif
}
 8011822:	4618      	mov	r0, r3
 8011824:	3708      	adds	r7, #8
 8011826:	46bd      	mov	sp, r7
 8011828:	bd80      	pop	{r7, pc}

0801182a <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 801182a:	b480      	push	{r7}
 801182c:	b083      	sub	sp, #12
 801182e:	af00      	add	r7, sp, #0
 8011830:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8011832:	687b      	ldr	r3, [r7, #4]
 8011834:	f103 0208 	add.w	r2, r3, #8
 8011838:	687b      	ldr	r3, [r7, #4]
 801183a:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 801183c:	687b      	ldr	r3, [r7, #4]
 801183e:	f04f 32ff 	mov.w	r2, #4294967295
 8011842:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8011844:	687b      	ldr	r3, [r7, #4]
 8011846:	f103 0208 	add.w	r2, r3, #8
 801184a:	687b      	ldr	r3, [r7, #4]
 801184c:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 801184e:	687b      	ldr	r3, [r7, #4]
 8011850:	f103 0208 	add.w	r2, r3, #8
 8011854:	687b      	ldr	r3, [r7, #4]
 8011856:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8011858:	687b      	ldr	r3, [r7, #4]
 801185a:	2200      	movs	r2, #0
 801185c:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 801185e:	bf00      	nop
 8011860:	370c      	adds	r7, #12
 8011862:	46bd      	mov	sp, r7
 8011864:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011868:	4770      	bx	lr

0801186a <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 801186a:	b480      	push	{r7}
 801186c:	b083      	sub	sp, #12
 801186e:	af00      	add	r7, sp, #0
 8011870:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8011872:	687b      	ldr	r3, [r7, #4]
 8011874:	2200      	movs	r2, #0
 8011876:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8011878:	bf00      	nop
 801187a:	370c      	adds	r7, #12
 801187c:	46bd      	mov	sp, r7
 801187e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011882:	4770      	bx	lr

08011884 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8011884:	b480      	push	{r7}
 8011886:	b085      	sub	sp, #20
 8011888:	af00      	add	r7, sp, #0
 801188a:	6078      	str	r0, [r7, #4]
 801188c:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 801188e:	687b      	ldr	r3, [r7, #4]
 8011890:	685b      	ldr	r3, [r3, #4]
 8011892:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8011894:	683b      	ldr	r3, [r7, #0]
 8011896:	68fa      	ldr	r2, [r7, #12]
 8011898:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 801189a:	68fb      	ldr	r3, [r7, #12]
 801189c:	689a      	ldr	r2, [r3, #8]
 801189e:	683b      	ldr	r3, [r7, #0]
 80118a0:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80118a2:	68fb      	ldr	r3, [r7, #12]
 80118a4:	689b      	ldr	r3, [r3, #8]
 80118a6:	683a      	ldr	r2, [r7, #0]
 80118a8:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80118aa:	68fb      	ldr	r3, [r7, #12]
 80118ac:	683a      	ldr	r2, [r7, #0]
 80118ae:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80118b0:	683b      	ldr	r3, [r7, #0]
 80118b2:	687a      	ldr	r2, [r7, #4]
 80118b4:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80118b6:	687b      	ldr	r3, [r7, #4]
 80118b8:	681b      	ldr	r3, [r3, #0]
 80118ba:	1c5a      	adds	r2, r3, #1
 80118bc:	687b      	ldr	r3, [r7, #4]
 80118be:	601a      	str	r2, [r3, #0]
}
 80118c0:	bf00      	nop
 80118c2:	3714      	adds	r7, #20
 80118c4:	46bd      	mov	sp, r7
 80118c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80118ca:	4770      	bx	lr

080118cc <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80118cc:	b480      	push	{r7}
 80118ce:	b085      	sub	sp, #20
 80118d0:	af00      	add	r7, sp, #0
 80118d2:	6078      	str	r0, [r7, #4]
 80118d4:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80118d6:	683b      	ldr	r3, [r7, #0]
 80118d8:	681b      	ldr	r3, [r3, #0]
 80118da:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80118dc:	68bb      	ldr	r3, [r7, #8]
 80118de:	f1b3 3fff 	cmp.w	r3, #4294967295
 80118e2:	d103      	bne.n	80118ec <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80118e4:	687b      	ldr	r3, [r7, #4]
 80118e6:	691b      	ldr	r3, [r3, #16]
 80118e8:	60fb      	str	r3, [r7, #12]
 80118ea:	e00c      	b.n	8011906 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80118ec:	687b      	ldr	r3, [r7, #4]
 80118ee:	3308      	adds	r3, #8
 80118f0:	60fb      	str	r3, [r7, #12]
 80118f2:	e002      	b.n	80118fa <vListInsert+0x2e>
 80118f4:	68fb      	ldr	r3, [r7, #12]
 80118f6:	685b      	ldr	r3, [r3, #4]
 80118f8:	60fb      	str	r3, [r7, #12]
 80118fa:	68fb      	ldr	r3, [r7, #12]
 80118fc:	685b      	ldr	r3, [r3, #4]
 80118fe:	681b      	ldr	r3, [r3, #0]
 8011900:	68ba      	ldr	r2, [r7, #8]
 8011902:	429a      	cmp	r2, r3
 8011904:	d2f6      	bcs.n	80118f4 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8011906:	68fb      	ldr	r3, [r7, #12]
 8011908:	685a      	ldr	r2, [r3, #4]
 801190a:	683b      	ldr	r3, [r7, #0]
 801190c:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 801190e:	683b      	ldr	r3, [r7, #0]
 8011910:	685b      	ldr	r3, [r3, #4]
 8011912:	683a      	ldr	r2, [r7, #0]
 8011914:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8011916:	683b      	ldr	r3, [r7, #0]
 8011918:	68fa      	ldr	r2, [r7, #12]
 801191a:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 801191c:	68fb      	ldr	r3, [r7, #12]
 801191e:	683a      	ldr	r2, [r7, #0]
 8011920:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8011922:	683b      	ldr	r3, [r7, #0]
 8011924:	687a      	ldr	r2, [r7, #4]
 8011926:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8011928:	687b      	ldr	r3, [r7, #4]
 801192a:	681b      	ldr	r3, [r3, #0]
 801192c:	1c5a      	adds	r2, r3, #1
 801192e:	687b      	ldr	r3, [r7, #4]
 8011930:	601a      	str	r2, [r3, #0]
}
 8011932:	bf00      	nop
 8011934:	3714      	adds	r7, #20
 8011936:	46bd      	mov	sp, r7
 8011938:	f85d 7b04 	ldr.w	r7, [sp], #4
 801193c:	4770      	bx	lr

0801193e <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 801193e:	b480      	push	{r7}
 8011940:	b085      	sub	sp, #20
 8011942:	af00      	add	r7, sp, #0
 8011944:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8011946:	687b      	ldr	r3, [r7, #4]
 8011948:	691b      	ldr	r3, [r3, #16]
 801194a:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 801194c:	687b      	ldr	r3, [r7, #4]
 801194e:	685b      	ldr	r3, [r3, #4]
 8011950:	687a      	ldr	r2, [r7, #4]
 8011952:	6892      	ldr	r2, [r2, #8]
 8011954:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8011956:	687b      	ldr	r3, [r7, #4]
 8011958:	689b      	ldr	r3, [r3, #8]
 801195a:	687a      	ldr	r2, [r7, #4]
 801195c:	6852      	ldr	r2, [r2, #4]
 801195e:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8011960:	68fb      	ldr	r3, [r7, #12]
 8011962:	685b      	ldr	r3, [r3, #4]
 8011964:	687a      	ldr	r2, [r7, #4]
 8011966:	429a      	cmp	r2, r3
 8011968:	d103      	bne.n	8011972 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 801196a:	687b      	ldr	r3, [r7, #4]
 801196c:	689a      	ldr	r2, [r3, #8]
 801196e:	68fb      	ldr	r3, [r7, #12]
 8011970:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8011972:	687b      	ldr	r3, [r7, #4]
 8011974:	2200      	movs	r2, #0
 8011976:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8011978:	68fb      	ldr	r3, [r7, #12]
 801197a:	681b      	ldr	r3, [r3, #0]
 801197c:	1e5a      	subs	r2, r3, #1
 801197e:	68fb      	ldr	r3, [r7, #12]
 8011980:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8011982:	68fb      	ldr	r3, [r7, #12]
 8011984:	681b      	ldr	r3, [r3, #0]
}
 8011986:	4618      	mov	r0, r3
 8011988:	3714      	adds	r7, #20
 801198a:	46bd      	mov	sp, r7
 801198c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011990:	4770      	bx	lr
	...

08011994 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8011994:	b580      	push	{r7, lr}
 8011996:	b084      	sub	sp, #16
 8011998:	af00      	add	r7, sp, #0
 801199a:	6078      	str	r0, [r7, #4]
 801199c:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 801199e:	687b      	ldr	r3, [r7, #4]
 80119a0:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80119a2:	68fb      	ldr	r3, [r7, #12]
 80119a4:	2b00      	cmp	r3, #0
 80119a6:	d10b      	bne.n	80119c0 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80119a8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80119ac:	f383 8811 	msr	BASEPRI, r3
 80119b0:	f3bf 8f6f 	isb	sy
 80119b4:	f3bf 8f4f 	dsb	sy
 80119b8:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80119ba:	bf00      	nop
 80119bc:	bf00      	nop
 80119be:	e7fd      	b.n	80119bc <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 80119c0:	f001 ff92 	bl	80138e8 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80119c4:	68fb      	ldr	r3, [r7, #12]
 80119c6:	681a      	ldr	r2, [r3, #0]
 80119c8:	68fb      	ldr	r3, [r7, #12]
 80119ca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80119cc:	68f9      	ldr	r1, [r7, #12]
 80119ce:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80119d0:	fb01 f303 	mul.w	r3, r1, r3
 80119d4:	441a      	add	r2, r3
 80119d6:	68fb      	ldr	r3, [r7, #12]
 80119d8:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80119da:	68fb      	ldr	r3, [r7, #12]
 80119dc:	2200      	movs	r2, #0
 80119de:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80119e0:	68fb      	ldr	r3, [r7, #12]
 80119e2:	681a      	ldr	r2, [r3, #0]
 80119e4:	68fb      	ldr	r3, [r7, #12]
 80119e6:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80119e8:	68fb      	ldr	r3, [r7, #12]
 80119ea:	681a      	ldr	r2, [r3, #0]
 80119ec:	68fb      	ldr	r3, [r7, #12]
 80119ee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80119f0:	3b01      	subs	r3, #1
 80119f2:	68f9      	ldr	r1, [r7, #12]
 80119f4:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80119f6:	fb01 f303 	mul.w	r3, r1, r3
 80119fa:	441a      	add	r2, r3
 80119fc:	68fb      	ldr	r3, [r7, #12]
 80119fe:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8011a00:	68fb      	ldr	r3, [r7, #12]
 8011a02:	22ff      	movs	r2, #255	@ 0xff
 8011a04:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8011a08:	68fb      	ldr	r3, [r7, #12]
 8011a0a:	22ff      	movs	r2, #255	@ 0xff
 8011a0c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8011a10:	683b      	ldr	r3, [r7, #0]
 8011a12:	2b00      	cmp	r3, #0
 8011a14:	d114      	bne.n	8011a40 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8011a16:	68fb      	ldr	r3, [r7, #12]
 8011a18:	691b      	ldr	r3, [r3, #16]
 8011a1a:	2b00      	cmp	r3, #0
 8011a1c:	d01a      	beq.n	8011a54 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8011a1e:	68fb      	ldr	r3, [r7, #12]
 8011a20:	3310      	adds	r3, #16
 8011a22:	4618      	mov	r0, r3
 8011a24:	f001 fa2e 	bl	8012e84 <xTaskRemoveFromEventList>
 8011a28:	4603      	mov	r3, r0
 8011a2a:	2b00      	cmp	r3, #0
 8011a2c:	d012      	beq.n	8011a54 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8011a2e:	4b0d      	ldr	r3, [pc, #52]	@ (8011a64 <xQueueGenericReset+0xd0>)
 8011a30:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8011a34:	601a      	str	r2, [r3, #0]
 8011a36:	f3bf 8f4f 	dsb	sy
 8011a3a:	f3bf 8f6f 	isb	sy
 8011a3e:	e009      	b.n	8011a54 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8011a40:	68fb      	ldr	r3, [r7, #12]
 8011a42:	3310      	adds	r3, #16
 8011a44:	4618      	mov	r0, r3
 8011a46:	f7ff fef0 	bl	801182a <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8011a4a:	68fb      	ldr	r3, [r7, #12]
 8011a4c:	3324      	adds	r3, #36	@ 0x24
 8011a4e:	4618      	mov	r0, r3
 8011a50:	f7ff feeb 	bl	801182a <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8011a54:	f001 ff7a 	bl	801394c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8011a58:	2301      	movs	r3, #1
}
 8011a5a:	4618      	mov	r0, r3
 8011a5c:	3710      	adds	r7, #16
 8011a5e:	46bd      	mov	sp, r7
 8011a60:	bd80      	pop	{r7, pc}
 8011a62:	bf00      	nop
 8011a64:	e000ed04 	.word	0xe000ed04

08011a68 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8011a68:	b580      	push	{r7, lr}
 8011a6a:	b08a      	sub	sp, #40	@ 0x28
 8011a6c:	af02      	add	r7, sp, #8
 8011a6e:	60f8      	str	r0, [r7, #12]
 8011a70:	60b9      	str	r1, [r7, #8]
 8011a72:	4613      	mov	r3, r2
 8011a74:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8011a76:	68fb      	ldr	r3, [r7, #12]
 8011a78:	2b00      	cmp	r3, #0
 8011a7a:	d10b      	bne.n	8011a94 <xQueueGenericCreate+0x2c>
	__asm volatile
 8011a7c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011a80:	f383 8811 	msr	BASEPRI, r3
 8011a84:	f3bf 8f6f 	isb	sy
 8011a88:	f3bf 8f4f 	dsb	sy
 8011a8c:	613b      	str	r3, [r7, #16]
}
 8011a8e:	bf00      	nop
 8011a90:	bf00      	nop
 8011a92:	e7fd      	b.n	8011a90 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8011a94:	68fb      	ldr	r3, [r7, #12]
 8011a96:	68ba      	ldr	r2, [r7, #8]
 8011a98:	fb02 f303 	mul.w	r3, r2, r3
 8011a9c:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8011a9e:	69fb      	ldr	r3, [r7, #28]
 8011aa0:	3348      	adds	r3, #72	@ 0x48
 8011aa2:	4618      	mov	r0, r3
 8011aa4:	f002 f842 	bl	8013b2c <pvPortMalloc>
 8011aa8:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8011aaa:	69bb      	ldr	r3, [r7, #24]
 8011aac:	2b00      	cmp	r3, #0
 8011aae:	d00d      	beq.n	8011acc <xQueueGenericCreate+0x64>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8011ab0:	69bb      	ldr	r3, [r7, #24]
 8011ab2:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8011ab4:	697b      	ldr	r3, [r7, #20]
 8011ab6:	3348      	adds	r3, #72	@ 0x48
 8011ab8:	617b      	str	r3, [r7, #20]
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8011aba:	79fa      	ldrb	r2, [r7, #7]
 8011abc:	69bb      	ldr	r3, [r7, #24]
 8011abe:	9300      	str	r3, [sp, #0]
 8011ac0:	4613      	mov	r3, r2
 8011ac2:	697a      	ldr	r2, [r7, #20]
 8011ac4:	68b9      	ldr	r1, [r7, #8]
 8011ac6:	68f8      	ldr	r0, [r7, #12]
 8011ac8:	f000 f805 	bl	8011ad6 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8011acc:	69bb      	ldr	r3, [r7, #24]
	}
 8011ace:	4618      	mov	r0, r3
 8011ad0:	3720      	adds	r7, #32
 8011ad2:	46bd      	mov	sp, r7
 8011ad4:	bd80      	pop	{r7, pc}

08011ad6 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8011ad6:	b580      	push	{r7, lr}
 8011ad8:	b084      	sub	sp, #16
 8011ada:	af00      	add	r7, sp, #0
 8011adc:	60f8      	str	r0, [r7, #12]
 8011ade:	60b9      	str	r1, [r7, #8]
 8011ae0:	607a      	str	r2, [r7, #4]
 8011ae2:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8011ae4:	68bb      	ldr	r3, [r7, #8]
 8011ae6:	2b00      	cmp	r3, #0
 8011ae8:	d103      	bne.n	8011af2 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8011aea:	69bb      	ldr	r3, [r7, #24]
 8011aec:	69ba      	ldr	r2, [r7, #24]
 8011aee:	601a      	str	r2, [r3, #0]
 8011af0:	e002      	b.n	8011af8 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8011af2:	69bb      	ldr	r3, [r7, #24]
 8011af4:	687a      	ldr	r2, [r7, #4]
 8011af6:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8011af8:	69bb      	ldr	r3, [r7, #24]
 8011afa:	68fa      	ldr	r2, [r7, #12]
 8011afc:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8011afe:	69bb      	ldr	r3, [r7, #24]
 8011b00:	68ba      	ldr	r2, [r7, #8]
 8011b02:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8011b04:	2101      	movs	r1, #1
 8011b06:	69b8      	ldr	r0, [r7, #24]
 8011b08:	f7ff ff44 	bl	8011994 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8011b0c:	bf00      	nop
 8011b0e:	3710      	adds	r7, #16
 8011b10:	46bd      	mov	sp, r7
 8011b12:	bd80      	pop	{r7, pc}

08011b14 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 8011b14:	b580      	push	{r7, lr}
 8011b16:	b082      	sub	sp, #8
 8011b18:	af00      	add	r7, sp, #0
 8011b1a:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 8011b1c:	687b      	ldr	r3, [r7, #4]
 8011b1e:	2b00      	cmp	r3, #0
 8011b20:	d00e      	beq.n	8011b40 <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 8011b22:	687b      	ldr	r3, [r7, #4]
 8011b24:	2200      	movs	r2, #0
 8011b26:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 8011b28:	687b      	ldr	r3, [r7, #4]
 8011b2a:	2200      	movs	r2, #0
 8011b2c:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 8011b2e:	687b      	ldr	r3, [r7, #4]
 8011b30:	2200      	movs	r2, #0
 8011b32:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8011b34:	2300      	movs	r3, #0
 8011b36:	2200      	movs	r2, #0
 8011b38:	2100      	movs	r1, #0
 8011b3a:	6878      	ldr	r0, [r7, #4]
 8011b3c:	f000 f81c 	bl	8011b78 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 8011b40:	bf00      	nop
 8011b42:	3708      	adds	r7, #8
 8011b44:	46bd      	mov	sp, r7
 8011b46:	bd80      	pop	{r7, pc}

08011b48 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 8011b48:	b580      	push	{r7, lr}
 8011b4a:	b086      	sub	sp, #24
 8011b4c:	af00      	add	r7, sp, #0
 8011b4e:	4603      	mov	r3, r0
 8011b50:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8011b52:	2301      	movs	r3, #1
 8011b54:	617b      	str	r3, [r7, #20]
 8011b56:	2300      	movs	r3, #0
 8011b58:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 8011b5a:	79fb      	ldrb	r3, [r7, #7]
 8011b5c:	461a      	mov	r2, r3
 8011b5e:	6939      	ldr	r1, [r7, #16]
 8011b60:	6978      	ldr	r0, [r7, #20]
 8011b62:	f7ff ff81 	bl	8011a68 <xQueueGenericCreate>
 8011b66:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8011b68:	68f8      	ldr	r0, [r7, #12]
 8011b6a:	f7ff ffd3 	bl	8011b14 <prvInitialiseMutex>

		return xNewQueue;
 8011b6e:	68fb      	ldr	r3, [r7, #12]
	}
 8011b70:	4618      	mov	r0, r3
 8011b72:	3718      	adds	r7, #24
 8011b74:	46bd      	mov	sp, r7
 8011b76:	bd80      	pop	{r7, pc}

08011b78 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8011b78:	b580      	push	{r7, lr}
 8011b7a:	b08e      	sub	sp, #56	@ 0x38
 8011b7c:	af00      	add	r7, sp, #0
 8011b7e:	60f8      	str	r0, [r7, #12]
 8011b80:	60b9      	str	r1, [r7, #8]
 8011b82:	607a      	str	r2, [r7, #4]
 8011b84:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8011b86:	2300      	movs	r3, #0
 8011b88:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8011b8a:	68fb      	ldr	r3, [r7, #12]
 8011b8c:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8011b8e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011b90:	2b00      	cmp	r3, #0
 8011b92:	d10b      	bne.n	8011bac <xQueueGenericSend+0x34>
	__asm volatile
 8011b94:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011b98:	f383 8811 	msr	BASEPRI, r3
 8011b9c:	f3bf 8f6f 	isb	sy
 8011ba0:	f3bf 8f4f 	dsb	sy
 8011ba4:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8011ba6:	bf00      	nop
 8011ba8:	bf00      	nop
 8011baa:	e7fd      	b.n	8011ba8 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8011bac:	68bb      	ldr	r3, [r7, #8]
 8011bae:	2b00      	cmp	r3, #0
 8011bb0:	d103      	bne.n	8011bba <xQueueGenericSend+0x42>
 8011bb2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011bb4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8011bb6:	2b00      	cmp	r3, #0
 8011bb8:	d101      	bne.n	8011bbe <xQueueGenericSend+0x46>
 8011bba:	2301      	movs	r3, #1
 8011bbc:	e000      	b.n	8011bc0 <xQueueGenericSend+0x48>
 8011bbe:	2300      	movs	r3, #0
 8011bc0:	2b00      	cmp	r3, #0
 8011bc2:	d10b      	bne.n	8011bdc <xQueueGenericSend+0x64>
	__asm volatile
 8011bc4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011bc8:	f383 8811 	msr	BASEPRI, r3
 8011bcc:	f3bf 8f6f 	isb	sy
 8011bd0:	f3bf 8f4f 	dsb	sy
 8011bd4:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8011bd6:	bf00      	nop
 8011bd8:	bf00      	nop
 8011bda:	e7fd      	b.n	8011bd8 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8011bdc:	683b      	ldr	r3, [r7, #0]
 8011bde:	2b02      	cmp	r3, #2
 8011be0:	d103      	bne.n	8011bea <xQueueGenericSend+0x72>
 8011be2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011be4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8011be6:	2b01      	cmp	r3, #1
 8011be8:	d101      	bne.n	8011bee <xQueueGenericSend+0x76>
 8011bea:	2301      	movs	r3, #1
 8011bec:	e000      	b.n	8011bf0 <xQueueGenericSend+0x78>
 8011bee:	2300      	movs	r3, #0
 8011bf0:	2b00      	cmp	r3, #0
 8011bf2:	d10b      	bne.n	8011c0c <xQueueGenericSend+0x94>
	__asm volatile
 8011bf4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011bf8:	f383 8811 	msr	BASEPRI, r3
 8011bfc:	f3bf 8f6f 	isb	sy
 8011c00:	f3bf 8f4f 	dsb	sy
 8011c04:	623b      	str	r3, [r7, #32]
}
 8011c06:	bf00      	nop
 8011c08:	bf00      	nop
 8011c0a:	e7fd      	b.n	8011c08 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8011c0c:	f001 fb18 	bl	8013240 <xTaskGetSchedulerState>
 8011c10:	4603      	mov	r3, r0
 8011c12:	2b00      	cmp	r3, #0
 8011c14:	d102      	bne.n	8011c1c <xQueueGenericSend+0xa4>
 8011c16:	687b      	ldr	r3, [r7, #4]
 8011c18:	2b00      	cmp	r3, #0
 8011c1a:	d101      	bne.n	8011c20 <xQueueGenericSend+0xa8>
 8011c1c:	2301      	movs	r3, #1
 8011c1e:	e000      	b.n	8011c22 <xQueueGenericSend+0xaa>
 8011c20:	2300      	movs	r3, #0
 8011c22:	2b00      	cmp	r3, #0
 8011c24:	d10b      	bne.n	8011c3e <xQueueGenericSend+0xc6>
	__asm volatile
 8011c26:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011c2a:	f383 8811 	msr	BASEPRI, r3
 8011c2e:	f3bf 8f6f 	isb	sy
 8011c32:	f3bf 8f4f 	dsb	sy
 8011c36:	61fb      	str	r3, [r7, #28]
}
 8011c38:	bf00      	nop
 8011c3a:	bf00      	nop
 8011c3c:	e7fd      	b.n	8011c3a <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8011c3e:	f001 fe53 	bl	80138e8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8011c42:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011c44:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8011c46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011c48:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8011c4a:	429a      	cmp	r2, r3
 8011c4c:	d302      	bcc.n	8011c54 <xQueueGenericSend+0xdc>
 8011c4e:	683b      	ldr	r3, [r7, #0]
 8011c50:	2b02      	cmp	r3, #2
 8011c52:	d129      	bne.n	8011ca8 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8011c54:	683a      	ldr	r2, [r7, #0]
 8011c56:	68b9      	ldr	r1, [r7, #8]
 8011c58:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8011c5a:	f000 fae8 	bl	801222e <prvCopyDataToQueue>
 8011c5e:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8011c60:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011c62:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011c64:	2b00      	cmp	r3, #0
 8011c66:	d010      	beq.n	8011c8a <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8011c68:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011c6a:	3324      	adds	r3, #36	@ 0x24
 8011c6c:	4618      	mov	r0, r3
 8011c6e:	f001 f909 	bl	8012e84 <xTaskRemoveFromEventList>
 8011c72:	4603      	mov	r3, r0
 8011c74:	2b00      	cmp	r3, #0
 8011c76:	d013      	beq.n	8011ca0 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8011c78:	4b3f      	ldr	r3, [pc, #252]	@ (8011d78 <xQueueGenericSend+0x200>)
 8011c7a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8011c7e:	601a      	str	r2, [r3, #0]
 8011c80:	f3bf 8f4f 	dsb	sy
 8011c84:	f3bf 8f6f 	isb	sy
 8011c88:	e00a      	b.n	8011ca0 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8011c8a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011c8c:	2b00      	cmp	r3, #0
 8011c8e:	d007      	beq.n	8011ca0 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8011c90:	4b39      	ldr	r3, [pc, #228]	@ (8011d78 <xQueueGenericSend+0x200>)
 8011c92:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8011c96:	601a      	str	r2, [r3, #0]
 8011c98:	f3bf 8f4f 	dsb	sy
 8011c9c:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8011ca0:	f001 fe54 	bl	801394c <vPortExitCritical>
				return pdPASS;
 8011ca4:	2301      	movs	r3, #1
 8011ca6:	e063      	b.n	8011d70 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8011ca8:	687b      	ldr	r3, [r7, #4]
 8011caa:	2b00      	cmp	r3, #0
 8011cac:	d103      	bne.n	8011cb6 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8011cae:	f001 fe4d 	bl	801394c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8011cb2:	2300      	movs	r3, #0
 8011cb4:	e05c      	b.n	8011d70 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8011cb6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011cb8:	2b00      	cmp	r3, #0
 8011cba:	d106      	bne.n	8011cca <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8011cbc:	f107 0314 	add.w	r3, r7, #20
 8011cc0:	4618      	mov	r0, r3
 8011cc2:	f001 f943 	bl	8012f4c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8011cc6:	2301      	movs	r3, #1
 8011cc8:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8011cca:	f001 fe3f 	bl	801394c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8011cce:	f000 fed9 	bl	8012a84 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8011cd2:	f001 fe09 	bl	80138e8 <vPortEnterCritical>
 8011cd6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011cd8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8011cdc:	b25b      	sxtb	r3, r3
 8011cde:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011ce2:	d103      	bne.n	8011cec <xQueueGenericSend+0x174>
 8011ce4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011ce6:	2200      	movs	r2, #0
 8011ce8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8011cec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011cee:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8011cf2:	b25b      	sxtb	r3, r3
 8011cf4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011cf8:	d103      	bne.n	8011d02 <xQueueGenericSend+0x18a>
 8011cfa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011cfc:	2200      	movs	r2, #0
 8011cfe:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8011d02:	f001 fe23 	bl	801394c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8011d06:	1d3a      	adds	r2, r7, #4
 8011d08:	f107 0314 	add.w	r3, r7, #20
 8011d0c:	4611      	mov	r1, r2
 8011d0e:	4618      	mov	r0, r3
 8011d10:	f001 f932 	bl	8012f78 <xTaskCheckForTimeOut>
 8011d14:	4603      	mov	r3, r0
 8011d16:	2b00      	cmp	r3, #0
 8011d18:	d124      	bne.n	8011d64 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8011d1a:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8011d1c:	f000 fb7f 	bl	801241e <prvIsQueueFull>
 8011d20:	4603      	mov	r3, r0
 8011d22:	2b00      	cmp	r3, #0
 8011d24:	d018      	beq.n	8011d58 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8011d26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011d28:	3310      	adds	r3, #16
 8011d2a:	687a      	ldr	r2, [r7, #4]
 8011d2c:	4611      	mov	r1, r2
 8011d2e:	4618      	mov	r0, r3
 8011d30:	f001 f882 	bl	8012e38 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8011d34:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8011d36:	f000 fb0a 	bl	801234e <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8011d3a:	f000 feb1 	bl	8012aa0 <xTaskResumeAll>
 8011d3e:	4603      	mov	r3, r0
 8011d40:	2b00      	cmp	r3, #0
 8011d42:	f47f af7c 	bne.w	8011c3e <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8011d46:	4b0c      	ldr	r3, [pc, #48]	@ (8011d78 <xQueueGenericSend+0x200>)
 8011d48:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8011d4c:	601a      	str	r2, [r3, #0]
 8011d4e:	f3bf 8f4f 	dsb	sy
 8011d52:	f3bf 8f6f 	isb	sy
 8011d56:	e772      	b.n	8011c3e <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8011d58:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8011d5a:	f000 faf8 	bl	801234e <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8011d5e:	f000 fe9f 	bl	8012aa0 <xTaskResumeAll>
 8011d62:	e76c      	b.n	8011c3e <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8011d64:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8011d66:	f000 faf2 	bl	801234e <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8011d6a:	f000 fe99 	bl	8012aa0 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8011d6e:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8011d70:	4618      	mov	r0, r3
 8011d72:	3738      	adds	r7, #56	@ 0x38
 8011d74:	46bd      	mov	sp, r7
 8011d76:	bd80      	pop	{r7, pc}
 8011d78:	e000ed04 	.word	0xe000ed04

08011d7c <xQueueGiveFromISR>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8011d7c:	b580      	push	{r7, lr}
 8011d7e:	b08e      	sub	sp, #56	@ 0x38
 8011d80:	af00      	add	r7, sp, #0
 8011d82:	6078      	str	r0, [r7, #4]
 8011d84:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8011d86:	687b      	ldr	r3, [r7, #4]
 8011d88:	633b      	str	r3, [r7, #48]	@ 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 8011d8a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011d8c:	2b00      	cmp	r3, #0
 8011d8e:	d10b      	bne.n	8011da8 <xQueueGiveFromISR+0x2c>
	__asm volatile
 8011d90:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011d94:	f383 8811 	msr	BASEPRI, r3
 8011d98:	f3bf 8f6f 	isb	sy
 8011d9c:	f3bf 8f4f 	dsb	sy
 8011da0:	623b      	str	r3, [r7, #32]
}
 8011da2:	bf00      	nop
 8011da4:	bf00      	nop
 8011da6:	e7fd      	b.n	8011da4 <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8011da8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011daa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8011dac:	2b00      	cmp	r3, #0
 8011dae:	d00b      	beq.n	8011dc8 <xQueueGiveFromISR+0x4c>
	__asm volatile
 8011db0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011db4:	f383 8811 	msr	BASEPRI, r3
 8011db8:	f3bf 8f6f 	isb	sy
 8011dbc:	f3bf 8f4f 	dsb	sy
 8011dc0:	61fb      	str	r3, [r7, #28]
}
 8011dc2:	bf00      	nop
 8011dc4:	bf00      	nop
 8011dc6:	e7fd      	b.n	8011dc4 <xQueueGiveFromISR+0x48>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8011dc8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011dca:	681b      	ldr	r3, [r3, #0]
 8011dcc:	2b00      	cmp	r3, #0
 8011dce:	d103      	bne.n	8011dd8 <xQueueGiveFromISR+0x5c>
 8011dd0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011dd2:	689b      	ldr	r3, [r3, #8]
 8011dd4:	2b00      	cmp	r3, #0
 8011dd6:	d101      	bne.n	8011ddc <xQueueGiveFromISR+0x60>
 8011dd8:	2301      	movs	r3, #1
 8011dda:	e000      	b.n	8011dde <xQueueGiveFromISR+0x62>
 8011ddc:	2300      	movs	r3, #0
 8011dde:	2b00      	cmp	r3, #0
 8011de0:	d10b      	bne.n	8011dfa <xQueueGiveFromISR+0x7e>
	__asm volatile
 8011de2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011de6:	f383 8811 	msr	BASEPRI, r3
 8011dea:	f3bf 8f6f 	isb	sy
 8011dee:	f3bf 8f4f 	dsb	sy
 8011df2:	61bb      	str	r3, [r7, #24]
}
 8011df4:	bf00      	nop
 8011df6:	bf00      	nop
 8011df8:	e7fd      	b.n	8011df6 <xQueueGiveFromISR+0x7a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8011dfa:	f001 fe55 	bl	8013aa8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8011dfe:	f3ef 8211 	mrs	r2, BASEPRI
 8011e02:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011e06:	f383 8811 	msr	BASEPRI, r3
 8011e0a:	f3bf 8f6f 	isb	sy
 8011e0e:	f3bf 8f4f 	dsb	sy
 8011e12:	617a      	str	r2, [r7, #20]
 8011e14:	613b      	str	r3, [r7, #16]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8011e16:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8011e18:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8011e1a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011e1c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8011e1e:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 8011e20:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011e22:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8011e24:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8011e26:	429a      	cmp	r2, r3
 8011e28:	d22b      	bcs.n	8011e82 <xQueueGiveFromISR+0x106>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8011e2a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011e2c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8011e30:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8011e34:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011e36:	1c5a      	adds	r2, r3, #1
 8011e38:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011e3a:	639a      	str	r2, [r3, #56]	@ 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8011e3c:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8011e40:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011e44:	d112      	bne.n	8011e6c <xQueueGiveFromISR+0xf0>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8011e46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011e48:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011e4a:	2b00      	cmp	r3, #0
 8011e4c:	d016      	beq.n	8011e7c <xQueueGiveFromISR+0x100>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8011e4e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011e50:	3324      	adds	r3, #36	@ 0x24
 8011e52:	4618      	mov	r0, r3
 8011e54:	f001 f816 	bl	8012e84 <xTaskRemoveFromEventList>
 8011e58:	4603      	mov	r3, r0
 8011e5a:	2b00      	cmp	r3, #0
 8011e5c:	d00e      	beq.n	8011e7c <xQueueGiveFromISR+0x100>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8011e5e:	683b      	ldr	r3, [r7, #0]
 8011e60:	2b00      	cmp	r3, #0
 8011e62:	d00b      	beq.n	8011e7c <xQueueGiveFromISR+0x100>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8011e64:	683b      	ldr	r3, [r7, #0]
 8011e66:	2201      	movs	r2, #1
 8011e68:	601a      	str	r2, [r3, #0]
 8011e6a:	e007      	b.n	8011e7c <xQueueGiveFromISR+0x100>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8011e6c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8011e70:	3301      	adds	r3, #1
 8011e72:	b2db      	uxtb	r3, r3
 8011e74:	b25a      	sxtb	r2, r3
 8011e76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011e78:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8011e7c:	2301      	movs	r3, #1
 8011e7e:	637b      	str	r3, [r7, #52]	@ 0x34
 8011e80:	e001      	b.n	8011e86 <xQueueGiveFromISR+0x10a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8011e82:	2300      	movs	r3, #0
 8011e84:	637b      	str	r3, [r7, #52]	@ 0x34
 8011e86:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011e88:	60fb      	str	r3, [r7, #12]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8011e8a:	68fb      	ldr	r3, [r7, #12]
 8011e8c:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8011e90:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8011e92:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8011e94:	4618      	mov	r0, r3
 8011e96:	3738      	adds	r7, #56	@ 0x38
 8011e98:	46bd      	mov	sp, r7
 8011e9a:	bd80      	pop	{r7, pc}

08011e9c <xQueueSemaphoreTake>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8011e9c:	b580      	push	{r7, lr}
 8011e9e:	b08e      	sub	sp, #56	@ 0x38
 8011ea0:	af00      	add	r7, sp, #0
 8011ea2:	6078      	str	r0, [r7, #4]
 8011ea4:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8011ea6:	2300      	movs	r3, #0
 8011ea8:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8011eaa:	687b      	ldr	r3, [r7, #4]
 8011eac:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8011eae:	2300      	movs	r3, #0
 8011eb0:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8011eb2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011eb4:	2b00      	cmp	r3, #0
 8011eb6:	d10b      	bne.n	8011ed0 <xQueueSemaphoreTake+0x34>
	__asm volatile
 8011eb8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011ebc:	f383 8811 	msr	BASEPRI, r3
 8011ec0:	f3bf 8f6f 	isb	sy
 8011ec4:	f3bf 8f4f 	dsb	sy
 8011ec8:	623b      	str	r3, [r7, #32]
}
 8011eca:	bf00      	nop
 8011ecc:	bf00      	nop
 8011ece:	e7fd      	b.n	8011ecc <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8011ed0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011ed2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8011ed4:	2b00      	cmp	r3, #0
 8011ed6:	d00b      	beq.n	8011ef0 <xQueueSemaphoreTake+0x54>
	__asm volatile
 8011ed8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011edc:	f383 8811 	msr	BASEPRI, r3
 8011ee0:	f3bf 8f6f 	isb	sy
 8011ee4:	f3bf 8f4f 	dsb	sy
 8011ee8:	61fb      	str	r3, [r7, #28]
}
 8011eea:	bf00      	nop
 8011eec:	bf00      	nop
 8011eee:	e7fd      	b.n	8011eec <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8011ef0:	f001 f9a6 	bl	8013240 <xTaskGetSchedulerState>
 8011ef4:	4603      	mov	r3, r0
 8011ef6:	2b00      	cmp	r3, #0
 8011ef8:	d102      	bne.n	8011f00 <xQueueSemaphoreTake+0x64>
 8011efa:	683b      	ldr	r3, [r7, #0]
 8011efc:	2b00      	cmp	r3, #0
 8011efe:	d101      	bne.n	8011f04 <xQueueSemaphoreTake+0x68>
 8011f00:	2301      	movs	r3, #1
 8011f02:	e000      	b.n	8011f06 <xQueueSemaphoreTake+0x6a>
 8011f04:	2300      	movs	r3, #0
 8011f06:	2b00      	cmp	r3, #0
 8011f08:	d10b      	bne.n	8011f22 <xQueueSemaphoreTake+0x86>
	__asm volatile
 8011f0a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011f0e:	f383 8811 	msr	BASEPRI, r3
 8011f12:	f3bf 8f6f 	isb	sy
 8011f16:	f3bf 8f4f 	dsb	sy
 8011f1a:	61bb      	str	r3, [r7, #24]
}
 8011f1c:	bf00      	nop
 8011f1e:	bf00      	nop
 8011f20:	e7fd      	b.n	8011f1e <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8011f22:	f001 fce1 	bl	80138e8 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8011f26:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011f28:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8011f2a:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8011f2c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011f2e:	2b00      	cmp	r3, #0
 8011f30:	d024      	beq.n	8011f7c <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8011f32:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011f34:	1e5a      	subs	r2, r3, #1
 8011f36:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011f38:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8011f3a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011f3c:	681b      	ldr	r3, [r3, #0]
 8011f3e:	2b00      	cmp	r3, #0
 8011f40:	d104      	bne.n	8011f4c <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8011f42:	f001 fb29 	bl	8013598 <pvTaskIncrementMutexHeldCount>
 8011f46:	4602      	mov	r2, r0
 8011f48:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011f4a:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8011f4c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011f4e:	691b      	ldr	r3, [r3, #16]
 8011f50:	2b00      	cmp	r3, #0
 8011f52:	d00f      	beq.n	8011f74 <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8011f54:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011f56:	3310      	adds	r3, #16
 8011f58:	4618      	mov	r0, r3
 8011f5a:	f000 ff93 	bl	8012e84 <xTaskRemoveFromEventList>
 8011f5e:	4603      	mov	r3, r0
 8011f60:	2b00      	cmp	r3, #0
 8011f62:	d007      	beq.n	8011f74 <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8011f64:	4b54      	ldr	r3, [pc, #336]	@ (80120b8 <xQueueSemaphoreTake+0x21c>)
 8011f66:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8011f6a:	601a      	str	r2, [r3, #0]
 8011f6c:	f3bf 8f4f 	dsb	sy
 8011f70:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8011f74:	f001 fcea 	bl	801394c <vPortExitCritical>
				return pdPASS;
 8011f78:	2301      	movs	r3, #1
 8011f7a:	e098      	b.n	80120ae <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8011f7c:	683b      	ldr	r3, [r7, #0]
 8011f7e:	2b00      	cmp	r3, #0
 8011f80:	d112      	bne.n	8011fa8 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8011f82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011f84:	2b00      	cmp	r3, #0
 8011f86:	d00b      	beq.n	8011fa0 <xQueueSemaphoreTake+0x104>
	__asm volatile
 8011f88:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011f8c:	f383 8811 	msr	BASEPRI, r3
 8011f90:	f3bf 8f6f 	isb	sy
 8011f94:	f3bf 8f4f 	dsb	sy
 8011f98:	617b      	str	r3, [r7, #20]
}
 8011f9a:	bf00      	nop
 8011f9c:	bf00      	nop
 8011f9e:	e7fd      	b.n	8011f9c <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8011fa0:	f001 fcd4 	bl	801394c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8011fa4:	2300      	movs	r3, #0
 8011fa6:	e082      	b.n	80120ae <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 8011fa8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011faa:	2b00      	cmp	r3, #0
 8011fac:	d106      	bne.n	8011fbc <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8011fae:	f107 030c 	add.w	r3, r7, #12
 8011fb2:	4618      	mov	r0, r3
 8011fb4:	f000 ffca 	bl	8012f4c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8011fb8:	2301      	movs	r3, #1
 8011fba:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8011fbc:	f001 fcc6 	bl	801394c <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8011fc0:	f000 fd60 	bl	8012a84 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8011fc4:	f001 fc90 	bl	80138e8 <vPortEnterCritical>
 8011fc8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011fca:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8011fce:	b25b      	sxtb	r3, r3
 8011fd0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011fd4:	d103      	bne.n	8011fde <xQueueSemaphoreTake+0x142>
 8011fd6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011fd8:	2200      	movs	r2, #0
 8011fda:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8011fde:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011fe0:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8011fe4:	b25b      	sxtb	r3, r3
 8011fe6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011fea:	d103      	bne.n	8011ff4 <xQueueSemaphoreTake+0x158>
 8011fec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011fee:	2200      	movs	r2, #0
 8011ff0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8011ff4:	f001 fcaa 	bl	801394c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8011ff8:	463a      	mov	r2, r7
 8011ffa:	f107 030c 	add.w	r3, r7, #12
 8011ffe:	4611      	mov	r1, r2
 8012000:	4618      	mov	r0, r3
 8012002:	f000 ffb9 	bl	8012f78 <xTaskCheckForTimeOut>
 8012006:	4603      	mov	r3, r0
 8012008:	2b00      	cmp	r3, #0
 801200a:	d132      	bne.n	8012072 <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 801200c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 801200e:	f000 f9f0 	bl	80123f2 <prvIsQueueEmpty>
 8012012:	4603      	mov	r3, r0
 8012014:	2b00      	cmp	r3, #0
 8012016:	d026      	beq.n	8012066 <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8012018:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801201a:	681b      	ldr	r3, [r3, #0]
 801201c:	2b00      	cmp	r3, #0
 801201e:	d109      	bne.n	8012034 <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 8012020:	f001 fc62 	bl	80138e8 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8012024:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012026:	689b      	ldr	r3, [r3, #8]
 8012028:	4618      	mov	r0, r3
 801202a:	f001 f927 	bl	801327c <xTaskPriorityInherit>
 801202e:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 8012030:	f001 fc8c 	bl	801394c <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8012034:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012036:	3324      	adds	r3, #36	@ 0x24
 8012038:	683a      	ldr	r2, [r7, #0]
 801203a:	4611      	mov	r1, r2
 801203c:	4618      	mov	r0, r3
 801203e:	f000 fefb 	bl	8012e38 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8012042:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8012044:	f000 f983 	bl	801234e <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8012048:	f000 fd2a 	bl	8012aa0 <xTaskResumeAll>
 801204c:	4603      	mov	r3, r0
 801204e:	2b00      	cmp	r3, #0
 8012050:	f47f af67 	bne.w	8011f22 <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 8012054:	4b18      	ldr	r3, [pc, #96]	@ (80120b8 <xQueueSemaphoreTake+0x21c>)
 8012056:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801205a:	601a      	str	r2, [r3, #0]
 801205c:	f3bf 8f4f 	dsb	sy
 8012060:	f3bf 8f6f 	isb	sy
 8012064:	e75d      	b.n	8011f22 <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8012066:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8012068:	f000 f971 	bl	801234e <prvUnlockQueue>
				( void ) xTaskResumeAll();
 801206c:	f000 fd18 	bl	8012aa0 <xTaskResumeAll>
 8012070:	e757      	b.n	8011f22 <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8012072:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8012074:	f000 f96b 	bl	801234e <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8012078:	f000 fd12 	bl	8012aa0 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 801207c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 801207e:	f000 f9b8 	bl	80123f2 <prvIsQueueEmpty>
 8012082:	4603      	mov	r3, r0
 8012084:	2b00      	cmp	r3, #0
 8012086:	f43f af4c 	beq.w	8011f22 <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 801208a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801208c:	2b00      	cmp	r3, #0
 801208e:	d00d      	beq.n	80120ac <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 8012090:	f001 fc2a 	bl	80138e8 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8012094:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8012096:	f000 f8b2 	bl	80121fe <prvGetDisinheritPriorityAfterTimeout>
 801209a:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 801209c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801209e:	689b      	ldr	r3, [r3, #8]
 80120a0:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80120a2:	4618      	mov	r0, r3
 80120a4:	f001 f9e8 	bl	8013478 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 80120a8:	f001 fc50 	bl	801394c <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80120ac:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80120ae:	4618      	mov	r0, r3
 80120b0:	3738      	adds	r7, #56	@ 0x38
 80120b2:	46bd      	mov	sp, r7
 80120b4:	bd80      	pop	{r7, pc}
 80120b6:	bf00      	nop
 80120b8:	e000ed04 	.word	0xe000ed04

080120bc <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 80120bc:	b580      	push	{r7, lr}
 80120be:	b08e      	sub	sp, #56	@ 0x38
 80120c0:	af00      	add	r7, sp, #0
 80120c2:	60f8      	str	r0, [r7, #12]
 80120c4:	60b9      	str	r1, [r7, #8]
 80120c6:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80120c8:	68fb      	ldr	r3, [r7, #12]
 80120ca:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 80120cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80120ce:	2b00      	cmp	r3, #0
 80120d0:	d10b      	bne.n	80120ea <xQueueReceiveFromISR+0x2e>
	__asm volatile
 80120d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80120d6:	f383 8811 	msr	BASEPRI, r3
 80120da:	f3bf 8f6f 	isb	sy
 80120de:	f3bf 8f4f 	dsb	sy
 80120e2:	623b      	str	r3, [r7, #32]
}
 80120e4:	bf00      	nop
 80120e6:	bf00      	nop
 80120e8:	e7fd      	b.n	80120e6 <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80120ea:	68bb      	ldr	r3, [r7, #8]
 80120ec:	2b00      	cmp	r3, #0
 80120ee:	d103      	bne.n	80120f8 <xQueueReceiveFromISR+0x3c>
 80120f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80120f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80120f4:	2b00      	cmp	r3, #0
 80120f6:	d101      	bne.n	80120fc <xQueueReceiveFromISR+0x40>
 80120f8:	2301      	movs	r3, #1
 80120fa:	e000      	b.n	80120fe <xQueueReceiveFromISR+0x42>
 80120fc:	2300      	movs	r3, #0
 80120fe:	2b00      	cmp	r3, #0
 8012100:	d10b      	bne.n	801211a <xQueueReceiveFromISR+0x5e>
	__asm volatile
 8012102:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012106:	f383 8811 	msr	BASEPRI, r3
 801210a:	f3bf 8f6f 	isb	sy
 801210e:	f3bf 8f4f 	dsb	sy
 8012112:	61fb      	str	r3, [r7, #28]
}
 8012114:	bf00      	nop
 8012116:	bf00      	nop
 8012118:	e7fd      	b.n	8012116 <xQueueReceiveFromISR+0x5a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 801211a:	f001 fcc5 	bl	8013aa8 <vPortValidateInterruptPriority>
	__asm volatile
 801211e:	f3ef 8211 	mrs	r2, BASEPRI
 8012122:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012126:	f383 8811 	msr	BASEPRI, r3
 801212a:	f3bf 8f6f 	isb	sy
 801212e:	f3bf 8f4f 	dsb	sy
 8012132:	61ba      	str	r2, [r7, #24]
 8012134:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8012136:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8012138:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 801213a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801213c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801213e:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8012140:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012142:	2b00      	cmp	r3, #0
 8012144:	d02f      	beq.n	80121a6 <xQueueReceiveFromISR+0xea>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 8012146:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012148:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 801214c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8012150:	68b9      	ldr	r1, [r7, #8]
 8012152:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8012154:	f000 f8d5 	bl	8012302 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8012158:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801215a:	1e5a      	subs	r2, r3, #1
 801215c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801215e:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8012160:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8012164:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012168:	d112      	bne.n	8012190 <xQueueReceiveFromISR+0xd4>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 801216a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801216c:	691b      	ldr	r3, [r3, #16]
 801216e:	2b00      	cmp	r3, #0
 8012170:	d016      	beq.n	80121a0 <xQueueReceiveFromISR+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8012172:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012174:	3310      	adds	r3, #16
 8012176:	4618      	mov	r0, r3
 8012178:	f000 fe84 	bl	8012e84 <xTaskRemoveFromEventList>
 801217c:	4603      	mov	r3, r0
 801217e:	2b00      	cmp	r3, #0
 8012180:	d00e      	beq.n	80121a0 <xQueueReceiveFromISR+0xe4>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8012182:	687b      	ldr	r3, [r7, #4]
 8012184:	2b00      	cmp	r3, #0
 8012186:	d00b      	beq.n	80121a0 <xQueueReceiveFromISR+0xe4>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8012188:	687b      	ldr	r3, [r7, #4]
 801218a:	2201      	movs	r2, #1
 801218c:	601a      	str	r2, [r3, #0]
 801218e:	e007      	b.n	80121a0 <xQueueReceiveFromISR+0xe4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8012190:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8012194:	3301      	adds	r3, #1
 8012196:	b2db      	uxtb	r3, r3
 8012198:	b25a      	sxtb	r2, r3
 801219a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801219c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 80121a0:	2301      	movs	r3, #1
 80121a2:	637b      	str	r3, [r7, #52]	@ 0x34
 80121a4:	e001      	b.n	80121aa <xQueueReceiveFromISR+0xee>
		}
		else
		{
			xReturn = pdFAIL;
 80121a6:	2300      	movs	r3, #0
 80121a8:	637b      	str	r3, [r7, #52]	@ 0x34
 80121aa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80121ac:	613b      	str	r3, [r7, #16]
	__asm volatile
 80121ae:	693b      	ldr	r3, [r7, #16]
 80121b0:	f383 8811 	msr	BASEPRI, r3
}
 80121b4:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80121b6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 80121b8:	4618      	mov	r0, r3
 80121ba:	3738      	adds	r7, #56	@ 0x38
 80121bc:	46bd      	mov	sp, r7
 80121be:	bd80      	pop	{r7, pc}

080121c0 <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 80121c0:	b580      	push	{r7, lr}
 80121c2:	b084      	sub	sp, #16
 80121c4:	af00      	add	r7, sp, #0
 80121c6:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 80121c8:	687b      	ldr	r3, [r7, #4]
 80121ca:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80121cc:	68fb      	ldr	r3, [r7, #12]
 80121ce:	2b00      	cmp	r3, #0
 80121d0:	d10b      	bne.n	80121ea <vQueueDelete+0x2a>
	__asm volatile
 80121d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80121d6:	f383 8811 	msr	BASEPRI, r3
 80121da:	f3bf 8f6f 	isb	sy
 80121de:	f3bf 8f4f 	dsb	sy
 80121e2:	60bb      	str	r3, [r7, #8]
}
 80121e4:	bf00      	nop
 80121e6:	bf00      	nop
 80121e8:	e7fd      	b.n	80121e6 <vQueueDelete+0x26>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 80121ea:	68f8      	ldr	r0, [r7, #12]
 80121ec:	f000 f930 	bl	8012450 <vQueueUnregisterQueue>

	#if( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) )
	{
		/* The queue can only have been allocated dynamically - free it
		again. */
		vPortFree( pxQueue );
 80121f0:	68f8      	ldr	r0, [r7, #12]
 80121f2:	f001 fd69 	bl	8013cc8 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 80121f6:	bf00      	nop
 80121f8:	3710      	adds	r7, #16
 80121fa:	46bd      	mov	sp, r7
 80121fc:	bd80      	pop	{r7, pc}

080121fe <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 80121fe:	b480      	push	{r7}
 8012200:	b085      	sub	sp, #20
 8012202:	af00      	add	r7, sp, #0
 8012204:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8012206:	687b      	ldr	r3, [r7, #4]
 8012208:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801220a:	2b00      	cmp	r3, #0
 801220c:	d006      	beq.n	801221c <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 801220e:	687b      	ldr	r3, [r7, #4]
 8012210:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8012212:	681b      	ldr	r3, [r3, #0]
 8012214:	f1c3 0307 	rsb	r3, r3, #7
 8012218:	60fb      	str	r3, [r7, #12]
 801221a:	e001      	b.n	8012220 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 801221c:	2300      	movs	r3, #0
 801221e:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8012220:	68fb      	ldr	r3, [r7, #12]
	}
 8012222:	4618      	mov	r0, r3
 8012224:	3714      	adds	r7, #20
 8012226:	46bd      	mov	sp, r7
 8012228:	f85d 7b04 	ldr.w	r7, [sp], #4
 801222c:	4770      	bx	lr

0801222e <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 801222e:	b580      	push	{r7, lr}
 8012230:	b086      	sub	sp, #24
 8012232:	af00      	add	r7, sp, #0
 8012234:	60f8      	str	r0, [r7, #12]
 8012236:	60b9      	str	r1, [r7, #8]
 8012238:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 801223a:	2300      	movs	r3, #0
 801223c:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 801223e:	68fb      	ldr	r3, [r7, #12]
 8012240:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8012242:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8012244:	68fb      	ldr	r3, [r7, #12]
 8012246:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8012248:	2b00      	cmp	r3, #0
 801224a:	d10d      	bne.n	8012268 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 801224c:	68fb      	ldr	r3, [r7, #12]
 801224e:	681b      	ldr	r3, [r3, #0]
 8012250:	2b00      	cmp	r3, #0
 8012252:	d14d      	bne.n	80122f0 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8012254:	68fb      	ldr	r3, [r7, #12]
 8012256:	689b      	ldr	r3, [r3, #8]
 8012258:	4618      	mov	r0, r3
 801225a:	f001 f885 	bl	8013368 <xTaskPriorityDisinherit>
 801225e:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8012260:	68fb      	ldr	r3, [r7, #12]
 8012262:	2200      	movs	r2, #0
 8012264:	609a      	str	r2, [r3, #8]
 8012266:	e043      	b.n	80122f0 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8012268:	687b      	ldr	r3, [r7, #4]
 801226a:	2b00      	cmp	r3, #0
 801226c:	d119      	bne.n	80122a2 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 801226e:	68fb      	ldr	r3, [r7, #12]
 8012270:	6858      	ldr	r0, [r3, #4]
 8012272:	68fb      	ldr	r3, [r7, #12]
 8012274:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8012276:	461a      	mov	r2, r3
 8012278:	68b9      	ldr	r1, [r7, #8]
 801227a:	f002 fee4 	bl	8015046 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 801227e:	68fb      	ldr	r3, [r7, #12]
 8012280:	685a      	ldr	r2, [r3, #4]
 8012282:	68fb      	ldr	r3, [r7, #12]
 8012284:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8012286:	441a      	add	r2, r3
 8012288:	68fb      	ldr	r3, [r7, #12]
 801228a:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 801228c:	68fb      	ldr	r3, [r7, #12]
 801228e:	685a      	ldr	r2, [r3, #4]
 8012290:	68fb      	ldr	r3, [r7, #12]
 8012292:	689b      	ldr	r3, [r3, #8]
 8012294:	429a      	cmp	r2, r3
 8012296:	d32b      	bcc.n	80122f0 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8012298:	68fb      	ldr	r3, [r7, #12]
 801229a:	681a      	ldr	r2, [r3, #0]
 801229c:	68fb      	ldr	r3, [r7, #12]
 801229e:	605a      	str	r2, [r3, #4]
 80122a0:	e026      	b.n	80122f0 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80122a2:	68fb      	ldr	r3, [r7, #12]
 80122a4:	68d8      	ldr	r0, [r3, #12]
 80122a6:	68fb      	ldr	r3, [r7, #12]
 80122a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80122aa:	461a      	mov	r2, r3
 80122ac:	68b9      	ldr	r1, [r7, #8]
 80122ae:	f002 feca 	bl	8015046 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80122b2:	68fb      	ldr	r3, [r7, #12]
 80122b4:	68da      	ldr	r2, [r3, #12]
 80122b6:	68fb      	ldr	r3, [r7, #12]
 80122b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80122ba:	425b      	negs	r3, r3
 80122bc:	441a      	add	r2, r3
 80122be:	68fb      	ldr	r3, [r7, #12]
 80122c0:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80122c2:	68fb      	ldr	r3, [r7, #12]
 80122c4:	68da      	ldr	r2, [r3, #12]
 80122c6:	68fb      	ldr	r3, [r7, #12]
 80122c8:	681b      	ldr	r3, [r3, #0]
 80122ca:	429a      	cmp	r2, r3
 80122cc:	d207      	bcs.n	80122de <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80122ce:	68fb      	ldr	r3, [r7, #12]
 80122d0:	689a      	ldr	r2, [r3, #8]
 80122d2:	68fb      	ldr	r3, [r7, #12]
 80122d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80122d6:	425b      	negs	r3, r3
 80122d8:	441a      	add	r2, r3
 80122da:	68fb      	ldr	r3, [r7, #12]
 80122dc:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80122de:	687b      	ldr	r3, [r7, #4]
 80122e0:	2b02      	cmp	r3, #2
 80122e2:	d105      	bne.n	80122f0 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80122e4:	693b      	ldr	r3, [r7, #16]
 80122e6:	2b00      	cmp	r3, #0
 80122e8:	d002      	beq.n	80122f0 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80122ea:	693b      	ldr	r3, [r7, #16]
 80122ec:	3b01      	subs	r3, #1
 80122ee:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80122f0:	693b      	ldr	r3, [r7, #16]
 80122f2:	1c5a      	adds	r2, r3, #1
 80122f4:	68fb      	ldr	r3, [r7, #12]
 80122f6:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 80122f8:	697b      	ldr	r3, [r7, #20]
}
 80122fa:	4618      	mov	r0, r3
 80122fc:	3718      	adds	r7, #24
 80122fe:	46bd      	mov	sp, r7
 8012300:	bd80      	pop	{r7, pc}

08012302 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8012302:	b580      	push	{r7, lr}
 8012304:	b082      	sub	sp, #8
 8012306:	af00      	add	r7, sp, #0
 8012308:	6078      	str	r0, [r7, #4]
 801230a:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 801230c:	687b      	ldr	r3, [r7, #4]
 801230e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8012310:	2b00      	cmp	r3, #0
 8012312:	d018      	beq.n	8012346 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8012314:	687b      	ldr	r3, [r7, #4]
 8012316:	68da      	ldr	r2, [r3, #12]
 8012318:	687b      	ldr	r3, [r7, #4]
 801231a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801231c:	441a      	add	r2, r3
 801231e:	687b      	ldr	r3, [r7, #4]
 8012320:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8012322:	687b      	ldr	r3, [r7, #4]
 8012324:	68da      	ldr	r2, [r3, #12]
 8012326:	687b      	ldr	r3, [r7, #4]
 8012328:	689b      	ldr	r3, [r3, #8]
 801232a:	429a      	cmp	r2, r3
 801232c:	d303      	bcc.n	8012336 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 801232e:	687b      	ldr	r3, [r7, #4]
 8012330:	681a      	ldr	r2, [r3, #0]
 8012332:	687b      	ldr	r3, [r7, #4]
 8012334:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8012336:	687b      	ldr	r3, [r7, #4]
 8012338:	68d9      	ldr	r1, [r3, #12]
 801233a:	687b      	ldr	r3, [r7, #4]
 801233c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801233e:	461a      	mov	r2, r3
 8012340:	6838      	ldr	r0, [r7, #0]
 8012342:	f002 fe80 	bl	8015046 <memcpy>
	}
}
 8012346:	bf00      	nop
 8012348:	3708      	adds	r7, #8
 801234a:	46bd      	mov	sp, r7
 801234c:	bd80      	pop	{r7, pc}

0801234e <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 801234e:	b580      	push	{r7, lr}
 8012350:	b084      	sub	sp, #16
 8012352:	af00      	add	r7, sp, #0
 8012354:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8012356:	f001 fac7 	bl	80138e8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 801235a:	687b      	ldr	r3, [r7, #4]
 801235c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8012360:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8012362:	e011      	b.n	8012388 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8012364:	687b      	ldr	r3, [r7, #4]
 8012366:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012368:	2b00      	cmp	r3, #0
 801236a:	d012      	beq.n	8012392 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 801236c:	687b      	ldr	r3, [r7, #4]
 801236e:	3324      	adds	r3, #36	@ 0x24
 8012370:	4618      	mov	r0, r3
 8012372:	f000 fd87 	bl	8012e84 <xTaskRemoveFromEventList>
 8012376:	4603      	mov	r3, r0
 8012378:	2b00      	cmp	r3, #0
 801237a:	d001      	beq.n	8012380 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 801237c:	f000 fe60 	bl	8013040 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8012380:	7bfb      	ldrb	r3, [r7, #15]
 8012382:	3b01      	subs	r3, #1
 8012384:	b2db      	uxtb	r3, r3
 8012386:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8012388:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801238c:	2b00      	cmp	r3, #0
 801238e:	dce9      	bgt.n	8012364 <prvUnlockQueue+0x16>
 8012390:	e000      	b.n	8012394 <prvUnlockQueue+0x46>
					break;
 8012392:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8012394:	687b      	ldr	r3, [r7, #4]
 8012396:	22ff      	movs	r2, #255	@ 0xff
 8012398:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 801239c:	f001 fad6 	bl	801394c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80123a0:	f001 faa2 	bl	80138e8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80123a4:	687b      	ldr	r3, [r7, #4]
 80123a6:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80123aa:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80123ac:	e011      	b.n	80123d2 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80123ae:	687b      	ldr	r3, [r7, #4]
 80123b0:	691b      	ldr	r3, [r3, #16]
 80123b2:	2b00      	cmp	r3, #0
 80123b4:	d012      	beq.n	80123dc <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80123b6:	687b      	ldr	r3, [r7, #4]
 80123b8:	3310      	adds	r3, #16
 80123ba:	4618      	mov	r0, r3
 80123bc:	f000 fd62 	bl	8012e84 <xTaskRemoveFromEventList>
 80123c0:	4603      	mov	r3, r0
 80123c2:	2b00      	cmp	r3, #0
 80123c4:	d001      	beq.n	80123ca <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80123c6:	f000 fe3b 	bl	8013040 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80123ca:	7bbb      	ldrb	r3, [r7, #14]
 80123cc:	3b01      	subs	r3, #1
 80123ce:	b2db      	uxtb	r3, r3
 80123d0:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80123d2:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80123d6:	2b00      	cmp	r3, #0
 80123d8:	dce9      	bgt.n	80123ae <prvUnlockQueue+0x60>
 80123da:	e000      	b.n	80123de <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80123dc:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80123de:	687b      	ldr	r3, [r7, #4]
 80123e0:	22ff      	movs	r2, #255	@ 0xff
 80123e2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 80123e6:	f001 fab1 	bl	801394c <vPortExitCritical>
}
 80123ea:	bf00      	nop
 80123ec:	3710      	adds	r7, #16
 80123ee:	46bd      	mov	sp, r7
 80123f0:	bd80      	pop	{r7, pc}

080123f2 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80123f2:	b580      	push	{r7, lr}
 80123f4:	b084      	sub	sp, #16
 80123f6:	af00      	add	r7, sp, #0
 80123f8:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80123fa:	f001 fa75 	bl	80138e8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80123fe:	687b      	ldr	r3, [r7, #4]
 8012400:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8012402:	2b00      	cmp	r3, #0
 8012404:	d102      	bne.n	801240c <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8012406:	2301      	movs	r3, #1
 8012408:	60fb      	str	r3, [r7, #12]
 801240a:	e001      	b.n	8012410 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 801240c:	2300      	movs	r3, #0
 801240e:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8012410:	f001 fa9c 	bl	801394c <vPortExitCritical>

	return xReturn;
 8012414:	68fb      	ldr	r3, [r7, #12]
}
 8012416:	4618      	mov	r0, r3
 8012418:	3710      	adds	r7, #16
 801241a:	46bd      	mov	sp, r7
 801241c:	bd80      	pop	{r7, pc}

0801241e <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 801241e:	b580      	push	{r7, lr}
 8012420:	b084      	sub	sp, #16
 8012422:	af00      	add	r7, sp, #0
 8012424:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8012426:	f001 fa5f 	bl	80138e8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 801242a:	687b      	ldr	r3, [r7, #4]
 801242c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 801242e:	687b      	ldr	r3, [r7, #4]
 8012430:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8012432:	429a      	cmp	r2, r3
 8012434:	d102      	bne.n	801243c <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8012436:	2301      	movs	r3, #1
 8012438:	60fb      	str	r3, [r7, #12]
 801243a:	e001      	b.n	8012440 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 801243c:	2300      	movs	r3, #0
 801243e:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8012440:	f001 fa84 	bl	801394c <vPortExitCritical>

	return xReturn;
 8012444:	68fb      	ldr	r3, [r7, #12]
}
 8012446:	4618      	mov	r0, r3
 8012448:	3710      	adds	r7, #16
 801244a:	46bd      	mov	sp, r7
 801244c:	bd80      	pop	{r7, pc}
	...

08012450 <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 8012450:	b480      	push	{r7}
 8012452:	b085      	sub	sp, #20
 8012454:	af00      	add	r7, sp, #0
 8012456:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8012458:	2300      	movs	r3, #0
 801245a:	60fb      	str	r3, [r7, #12]
 801245c:	e016      	b.n	801248c <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 801245e:	4a10      	ldr	r2, [pc, #64]	@ (80124a0 <vQueueUnregisterQueue+0x50>)
 8012460:	68fb      	ldr	r3, [r7, #12]
 8012462:	00db      	lsls	r3, r3, #3
 8012464:	4413      	add	r3, r2
 8012466:	685b      	ldr	r3, [r3, #4]
 8012468:	687a      	ldr	r2, [r7, #4]
 801246a:	429a      	cmp	r2, r3
 801246c:	d10b      	bne.n	8012486 <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 801246e:	4a0c      	ldr	r2, [pc, #48]	@ (80124a0 <vQueueUnregisterQueue+0x50>)
 8012470:	68fb      	ldr	r3, [r7, #12]
 8012472:	2100      	movs	r1, #0
 8012474:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 8012478:	4a09      	ldr	r2, [pc, #36]	@ (80124a0 <vQueueUnregisterQueue+0x50>)
 801247a:	68fb      	ldr	r3, [r7, #12]
 801247c:	00db      	lsls	r3, r3, #3
 801247e:	4413      	add	r3, r2
 8012480:	2200      	movs	r2, #0
 8012482:	605a      	str	r2, [r3, #4]
				break;
 8012484:	e006      	b.n	8012494 <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8012486:	68fb      	ldr	r3, [r7, #12]
 8012488:	3301      	adds	r3, #1
 801248a:	60fb      	str	r3, [r7, #12]
 801248c:	68fb      	ldr	r3, [r7, #12]
 801248e:	2b07      	cmp	r3, #7
 8012490:	d9e5      	bls.n	801245e <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 8012492:	bf00      	nop
 8012494:	bf00      	nop
 8012496:	3714      	adds	r7, #20
 8012498:	46bd      	mov	sp, r7
 801249a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801249e:	4770      	bx	lr
 80124a0:	200019e4 	.word	0x200019e4

080124a4 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80124a4:	b580      	push	{r7, lr}
 80124a6:	b08c      	sub	sp, #48	@ 0x30
 80124a8:	af04      	add	r7, sp, #16
 80124aa:	60f8      	str	r0, [r7, #12]
 80124ac:	60b9      	str	r1, [r7, #8]
 80124ae:	603b      	str	r3, [r7, #0]
 80124b0:	4613      	mov	r3, r2
 80124b2:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80124b4:	88fb      	ldrh	r3, [r7, #6]
 80124b6:	009b      	lsls	r3, r3, #2
 80124b8:	4618      	mov	r0, r3
 80124ba:	f001 fb37 	bl	8013b2c <pvPortMalloc>
 80124be:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80124c0:	697b      	ldr	r3, [r7, #20]
 80124c2:	2b00      	cmp	r3, #0
 80124c4:	d00e      	beq.n	80124e4 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80124c6:	20a0      	movs	r0, #160	@ 0xa0
 80124c8:	f001 fb30 	bl	8013b2c <pvPortMalloc>
 80124cc:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80124ce:	69fb      	ldr	r3, [r7, #28]
 80124d0:	2b00      	cmp	r3, #0
 80124d2:	d003      	beq.n	80124dc <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80124d4:	69fb      	ldr	r3, [r7, #28]
 80124d6:	697a      	ldr	r2, [r7, #20]
 80124d8:	631a      	str	r2, [r3, #48]	@ 0x30
 80124da:	e005      	b.n	80124e8 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80124dc:	6978      	ldr	r0, [r7, #20]
 80124de:	f001 fbf3 	bl	8013cc8 <vPortFree>
 80124e2:	e001      	b.n	80124e8 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80124e4:	2300      	movs	r3, #0
 80124e6:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80124e8:	69fb      	ldr	r3, [r7, #28]
 80124ea:	2b00      	cmp	r3, #0
 80124ec:	d013      	beq.n	8012516 <xTaskCreate+0x72>
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80124ee:	88fa      	ldrh	r2, [r7, #6]
 80124f0:	2300      	movs	r3, #0
 80124f2:	9303      	str	r3, [sp, #12]
 80124f4:	69fb      	ldr	r3, [r7, #28]
 80124f6:	9302      	str	r3, [sp, #8]
 80124f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80124fa:	9301      	str	r3, [sp, #4]
 80124fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80124fe:	9300      	str	r3, [sp, #0]
 8012500:	683b      	ldr	r3, [r7, #0]
 8012502:	68b9      	ldr	r1, [r7, #8]
 8012504:	68f8      	ldr	r0, [r7, #12]
 8012506:	f000 f80f 	bl	8012528 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 801250a:	69f8      	ldr	r0, [r7, #28]
 801250c:	f000 f8b4 	bl	8012678 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8012510:	2301      	movs	r3, #1
 8012512:	61bb      	str	r3, [r7, #24]
 8012514:	e002      	b.n	801251c <xTaskCreate+0x78>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8012516:	f04f 33ff 	mov.w	r3, #4294967295
 801251a:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 801251c:	69bb      	ldr	r3, [r7, #24]
	}
 801251e:	4618      	mov	r0, r3
 8012520:	3720      	adds	r7, #32
 8012522:	46bd      	mov	sp, r7
 8012524:	bd80      	pop	{r7, pc}
	...

08012528 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8012528:	b580      	push	{r7, lr}
 801252a:	b088      	sub	sp, #32
 801252c:	af00      	add	r7, sp, #0
 801252e:	60f8      	str	r0, [r7, #12]
 8012530:	60b9      	str	r1, [r7, #8]
 8012532:	607a      	str	r2, [r7, #4]
 8012534:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8012536:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012538:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 801253a:	687b      	ldr	r3, [r7, #4]
 801253c:	009b      	lsls	r3, r3, #2
 801253e:	461a      	mov	r2, r3
 8012540:	21a5      	movs	r1, #165	@ 0xa5
 8012542:	f002 fca2 	bl	8014e8a <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8012546:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012548:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 801254a:	687b      	ldr	r3, [r7, #4]
 801254c:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8012550:	3b01      	subs	r3, #1
 8012552:	009b      	lsls	r3, r3, #2
 8012554:	4413      	add	r3, r2
 8012556:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8012558:	69bb      	ldr	r3, [r7, #24]
 801255a:	f023 0307 	bic.w	r3, r3, #7
 801255e:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8012560:	69bb      	ldr	r3, [r7, #24]
 8012562:	f003 0307 	and.w	r3, r3, #7
 8012566:	2b00      	cmp	r3, #0
 8012568:	d00b      	beq.n	8012582 <prvInitialiseNewTask+0x5a>
	__asm volatile
 801256a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801256e:	f383 8811 	msr	BASEPRI, r3
 8012572:	f3bf 8f6f 	isb	sy
 8012576:	f3bf 8f4f 	dsb	sy
 801257a:	617b      	str	r3, [r7, #20]
}
 801257c:	bf00      	nop
 801257e:	bf00      	nop
 8012580:	e7fd      	b.n	801257e <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8012582:	68bb      	ldr	r3, [r7, #8]
 8012584:	2b00      	cmp	r3, #0
 8012586:	d01f      	beq.n	80125c8 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8012588:	2300      	movs	r3, #0
 801258a:	61fb      	str	r3, [r7, #28]
 801258c:	e012      	b.n	80125b4 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 801258e:	68ba      	ldr	r2, [r7, #8]
 8012590:	69fb      	ldr	r3, [r7, #28]
 8012592:	4413      	add	r3, r2
 8012594:	7819      	ldrb	r1, [r3, #0]
 8012596:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8012598:	69fb      	ldr	r3, [r7, #28]
 801259a:	4413      	add	r3, r2
 801259c:	3334      	adds	r3, #52	@ 0x34
 801259e:	460a      	mov	r2, r1
 80125a0:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80125a2:	68ba      	ldr	r2, [r7, #8]
 80125a4:	69fb      	ldr	r3, [r7, #28]
 80125a6:	4413      	add	r3, r2
 80125a8:	781b      	ldrb	r3, [r3, #0]
 80125aa:	2b00      	cmp	r3, #0
 80125ac:	d006      	beq.n	80125bc <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80125ae:	69fb      	ldr	r3, [r7, #28]
 80125b0:	3301      	adds	r3, #1
 80125b2:	61fb      	str	r3, [r7, #28]
 80125b4:	69fb      	ldr	r3, [r7, #28]
 80125b6:	2b0f      	cmp	r3, #15
 80125b8:	d9e9      	bls.n	801258e <prvInitialiseNewTask+0x66>
 80125ba:	e000      	b.n	80125be <prvInitialiseNewTask+0x96>
			{
				break;
 80125bc:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80125be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80125c0:	2200      	movs	r2, #0
 80125c2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80125c6:	e003      	b.n	80125d0 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80125c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80125ca:	2200      	movs	r2, #0
 80125cc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80125d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80125d2:	2b06      	cmp	r3, #6
 80125d4:	d901      	bls.n	80125da <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80125d6:	2306      	movs	r3, #6
 80125d8:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80125da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80125dc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80125de:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80125e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80125e2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80125e4:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 80125e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80125e8:	2200      	movs	r2, #0
 80125ea:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80125ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80125ee:	3304      	adds	r3, #4
 80125f0:	4618      	mov	r0, r3
 80125f2:	f7ff f93a 	bl	801186a <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80125f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80125f8:	3318      	adds	r3, #24
 80125fa:	4618      	mov	r0, r3
 80125fc:	f7ff f935 	bl	801186a <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8012600:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012602:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8012604:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8012606:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012608:	f1c3 0207 	rsb	r2, r3, #7
 801260c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801260e:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8012610:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012612:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8012614:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8012616:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012618:	2200      	movs	r2, #0
 801261a:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 801261e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012620:	2200      	movs	r2, #0
 8012622:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8012626:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012628:	334c      	adds	r3, #76	@ 0x4c
 801262a:	224c      	movs	r2, #76	@ 0x4c
 801262c:	2100      	movs	r1, #0
 801262e:	4618      	mov	r0, r3
 8012630:	f002 fc2b 	bl	8014e8a <memset>
 8012634:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012636:	4a0d      	ldr	r2, [pc, #52]	@ (801266c <prvInitialiseNewTask+0x144>)
 8012638:	651a      	str	r2, [r3, #80]	@ 0x50
 801263a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801263c:	4a0c      	ldr	r2, [pc, #48]	@ (8012670 <prvInitialiseNewTask+0x148>)
 801263e:	655a      	str	r2, [r3, #84]	@ 0x54
 8012640:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012642:	4a0c      	ldr	r2, [pc, #48]	@ (8012674 <prvInitialiseNewTask+0x14c>)
 8012644:	659a      	str	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8012646:	683a      	ldr	r2, [r7, #0]
 8012648:	68f9      	ldr	r1, [r7, #12]
 801264a:	69b8      	ldr	r0, [r7, #24]
 801264c:	f001 f81e 	bl	801368c <pxPortInitialiseStack>
 8012650:	4602      	mov	r2, r0
 8012652:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012654:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8012656:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012658:	2b00      	cmp	r3, #0
 801265a:	d002      	beq.n	8012662 <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 801265c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801265e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8012660:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8012662:	bf00      	nop
 8012664:	3720      	adds	r7, #32
 8012666:	46bd      	mov	sp, r7
 8012668:	bd80      	pop	{r7, pc}
 801266a:	bf00      	nop
 801266c:	20004a58 	.word	0x20004a58
 8012670:	20004ac0 	.word	0x20004ac0
 8012674:	20004b28 	.word	0x20004b28

08012678 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8012678:	b580      	push	{r7, lr}
 801267a:	b082      	sub	sp, #8
 801267c:	af00      	add	r7, sp, #0
 801267e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8012680:	f001 f932 	bl	80138e8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8012684:	4b2a      	ldr	r3, [pc, #168]	@ (8012730 <prvAddNewTaskToReadyList+0xb8>)
 8012686:	681b      	ldr	r3, [r3, #0]
 8012688:	3301      	adds	r3, #1
 801268a:	4a29      	ldr	r2, [pc, #164]	@ (8012730 <prvAddNewTaskToReadyList+0xb8>)
 801268c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 801268e:	4b29      	ldr	r3, [pc, #164]	@ (8012734 <prvAddNewTaskToReadyList+0xbc>)
 8012690:	681b      	ldr	r3, [r3, #0]
 8012692:	2b00      	cmp	r3, #0
 8012694:	d109      	bne.n	80126aa <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8012696:	4a27      	ldr	r2, [pc, #156]	@ (8012734 <prvAddNewTaskToReadyList+0xbc>)
 8012698:	687b      	ldr	r3, [r7, #4]
 801269a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 801269c:	4b24      	ldr	r3, [pc, #144]	@ (8012730 <prvAddNewTaskToReadyList+0xb8>)
 801269e:	681b      	ldr	r3, [r3, #0]
 80126a0:	2b01      	cmp	r3, #1
 80126a2:	d110      	bne.n	80126c6 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80126a4:	f000 fcf0 	bl	8013088 <prvInitialiseTaskLists>
 80126a8:	e00d      	b.n	80126c6 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80126aa:	4b23      	ldr	r3, [pc, #140]	@ (8012738 <prvAddNewTaskToReadyList+0xc0>)
 80126ac:	681b      	ldr	r3, [r3, #0]
 80126ae:	2b00      	cmp	r3, #0
 80126b0:	d109      	bne.n	80126c6 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80126b2:	4b20      	ldr	r3, [pc, #128]	@ (8012734 <prvAddNewTaskToReadyList+0xbc>)
 80126b4:	681b      	ldr	r3, [r3, #0]
 80126b6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80126b8:	687b      	ldr	r3, [r7, #4]
 80126ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80126bc:	429a      	cmp	r2, r3
 80126be:	d802      	bhi.n	80126c6 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80126c0:	4a1c      	ldr	r2, [pc, #112]	@ (8012734 <prvAddNewTaskToReadyList+0xbc>)
 80126c2:	687b      	ldr	r3, [r7, #4]
 80126c4:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80126c6:	4b1d      	ldr	r3, [pc, #116]	@ (801273c <prvAddNewTaskToReadyList+0xc4>)
 80126c8:	681b      	ldr	r3, [r3, #0]
 80126ca:	3301      	adds	r3, #1
 80126cc:	4a1b      	ldr	r2, [pc, #108]	@ (801273c <prvAddNewTaskToReadyList+0xc4>)
 80126ce:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80126d0:	687b      	ldr	r3, [r7, #4]
 80126d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80126d4:	2201      	movs	r2, #1
 80126d6:	409a      	lsls	r2, r3
 80126d8:	4b19      	ldr	r3, [pc, #100]	@ (8012740 <prvAddNewTaskToReadyList+0xc8>)
 80126da:	681b      	ldr	r3, [r3, #0]
 80126dc:	4313      	orrs	r3, r2
 80126de:	4a18      	ldr	r2, [pc, #96]	@ (8012740 <prvAddNewTaskToReadyList+0xc8>)
 80126e0:	6013      	str	r3, [r2, #0]
 80126e2:	687b      	ldr	r3, [r7, #4]
 80126e4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80126e6:	4613      	mov	r3, r2
 80126e8:	009b      	lsls	r3, r3, #2
 80126ea:	4413      	add	r3, r2
 80126ec:	009b      	lsls	r3, r3, #2
 80126ee:	4a15      	ldr	r2, [pc, #84]	@ (8012744 <prvAddNewTaskToReadyList+0xcc>)
 80126f0:	441a      	add	r2, r3
 80126f2:	687b      	ldr	r3, [r7, #4]
 80126f4:	3304      	adds	r3, #4
 80126f6:	4619      	mov	r1, r3
 80126f8:	4610      	mov	r0, r2
 80126fa:	f7ff f8c3 	bl	8011884 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80126fe:	f001 f925 	bl	801394c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8012702:	4b0d      	ldr	r3, [pc, #52]	@ (8012738 <prvAddNewTaskToReadyList+0xc0>)
 8012704:	681b      	ldr	r3, [r3, #0]
 8012706:	2b00      	cmp	r3, #0
 8012708:	d00e      	beq.n	8012728 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 801270a:	4b0a      	ldr	r3, [pc, #40]	@ (8012734 <prvAddNewTaskToReadyList+0xbc>)
 801270c:	681b      	ldr	r3, [r3, #0]
 801270e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012710:	687b      	ldr	r3, [r7, #4]
 8012712:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012714:	429a      	cmp	r2, r3
 8012716:	d207      	bcs.n	8012728 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8012718:	4b0b      	ldr	r3, [pc, #44]	@ (8012748 <prvAddNewTaskToReadyList+0xd0>)
 801271a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801271e:	601a      	str	r2, [r3, #0]
 8012720:	f3bf 8f4f 	dsb	sy
 8012724:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8012728:	bf00      	nop
 801272a:	3708      	adds	r7, #8
 801272c:	46bd      	mov	sp, r7
 801272e:	bd80      	pop	{r7, pc}
 8012730:	20001b24 	.word	0x20001b24
 8012734:	20001a24 	.word	0x20001a24
 8012738:	20001b30 	.word	0x20001b30
 801273c:	20001b40 	.word	0x20001b40
 8012740:	20001b2c 	.word	0x20001b2c
 8012744:	20001a28 	.word	0x20001a28
 8012748:	e000ed04 	.word	0xe000ed04

0801274c <vTaskDelayUntil>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( TickType_t * const pxPreviousWakeTime, const TickType_t xTimeIncrement )
	{
 801274c:	b580      	push	{r7, lr}
 801274e:	b08a      	sub	sp, #40	@ 0x28
 8012750:	af00      	add	r7, sp, #0
 8012752:	6078      	str	r0, [r7, #4]
 8012754:	6039      	str	r1, [r7, #0]
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
 8012756:	2300      	movs	r3, #0
 8012758:	627b      	str	r3, [r7, #36]	@ 0x24

		configASSERT( pxPreviousWakeTime );
 801275a:	687b      	ldr	r3, [r7, #4]
 801275c:	2b00      	cmp	r3, #0
 801275e:	d10b      	bne.n	8012778 <vTaskDelayUntil+0x2c>
	__asm volatile
 8012760:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012764:	f383 8811 	msr	BASEPRI, r3
 8012768:	f3bf 8f6f 	isb	sy
 801276c:	f3bf 8f4f 	dsb	sy
 8012770:	617b      	str	r3, [r7, #20]
}
 8012772:	bf00      	nop
 8012774:	bf00      	nop
 8012776:	e7fd      	b.n	8012774 <vTaskDelayUntil+0x28>
		configASSERT( ( xTimeIncrement > 0U ) );
 8012778:	683b      	ldr	r3, [r7, #0]
 801277a:	2b00      	cmp	r3, #0
 801277c:	d10b      	bne.n	8012796 <vTaskDelayUntil+0x4a>
	__asm volatile
 801277e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012782:	f383 8811 	msr	BASEPRI, r3
 8012786:	f3bf 8f6f 	isb	sy
 801278a:	f3bf 8f4f 	dsb	sy
 801278e:	613b      	str	r3, [r7, #16]
}
 8012790:	bf00      	nop
 8012792:	bf00      	nop
 8012794:	e7fd      	b.n	8012792 <vTaskDelayUntil+0x46>
		configASSERT( uxSchedulerSuspended == 0 );
 8012796:	4b2a      	ldr	r3, [pc, #168]	@ (8012840 <vTaskDelayUntil+0xf4>)
 8012798:	681b      	ldr	r3, [r3, #0]
 801279a:	2b00      	cmp	r3, #0
 801279c:	d00b      	beq.n	80127b6 <vTaskDelayUntil+0x6a>
	__asm volatile
 801279e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80127a2:	f383 8811 	msr	BASEPRI, r3
 80127a6:	f3bf 8f6f 	isb	sy
 80127aa:	f3bf 8f4f 	dsb	sy
 80127ae:	60fb      	str	r3, [r7, #12]
}
 80127b0:	bf00      	nop
 80127b2:	bf00      	nop
 80127b4:	e7fd      	b.n	80127b2 <vTaskDelayUntil+0x66>

		vTaskSuspendAll();
 80127b6:	f000 f965 	bl	8012a84 <vTaskSuspendAll>
		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
 80127ba:	4b22      	ldr	r3, [pc, #136]	@ (8012844 <vTaskDelayUntil+0xf8>)
 80127bc:	681b      	ldr	r3, [r3, #0]
 80127be:	623b      	str	r3, [r7, #32]

			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 80127c0:	687b      	ldr	r3, [r7, #4]
 80127c2:	681b      	ldr	r3, [r3, #0]
 80127c4:	683a      	ldr	r2, [r7, #0]
 80127c6:	4413      	add	r3, r2
 80127c8:	61fb      	str	r3, [r7, #28]

			if( xConstTickCount < *pxPreviousWakeTime )
 80127ca:	687b      	ldr	r3, [r7, #4]
 80127cc:	681b      	ldr	r3, [r3, #0]
 80127ce:	6a3a      	ldr	r2, [r7, #32]
 80127d0:	429a      	cmp	r2, r3
 80127d2:	d20b      	bcs.n	80127ec <vTaskDelayUntil+0xa0>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
 80127d4:	687b      	ldr	r3, [r7, #4]
 80127d6:	681b      	ldr	r3, [r3, #0]
 80127d8:	69fa      	ldr	r2, [r7, #28]
 80127da:	429a      	cmp	r2, r3
 80127dc:	d211      	bcs.n	8012802 <vTaskDelayUntil+0xb6>
 80127de:	69fa      	ldr	r2, [r7, #28]
 80127e0:	6a3b      	ldr	r3, [r7, #32]
 80127e2:	429a      	cmp	r2, r3
 80127e4:	d90d      	bls.n	8012802 <vTaskDelayUntil+0xb6>
				{
					xShouldDelay = pdTRUE;
 80127e6:	2301      	movs	r3, #1
 80127e8:	627b      	str	r3, [r7, #36]	@ 0x24
 80127ea:	e00a      	b.n	8012802 <vTaskDelayUntil+0xb6>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 80127ec:	687b      	ldr	r3, [r7, #4]
 80127ee:	681b      	ldr	r3, [r3, #0]
 80127f0:	69fa      	ldr	r2, [r7, #28]
 80127f2:	429a      	cmp	r2, r3
 80127f4:	d303      	bcc.n	80127fe <vTaskDelayUntil+0xb2>
 80127f6:	69fa      	ldr	r2, [r7, #28]
 80127f8:	6a3b      	ldr	r3, [r7, #32]
 80127fa:	429a      	cmp	r2, r3
 80127fc:	d901      	bls.n	8012802 <vTaskDelayUntil+0xb6>
				{
					xShouldDelay = pdTRUE;
 80127fe:	2301      	movs	r3, #1
 8012800:	627b      	str	r3, [r7, #36]	@ 0x24
					mtCOVERAGE_TEST_MARKER();
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
 8012802:	687b      	ldr	r3, [r7, #4]
 8012804:	69fa      	ldr	r2, [r7, #28]
 8012806:	601a      	str	r2, [r3, #0]

			if( xShouldDelay != pdFALSE )
 8012808:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801280a:	2b00      	cmp	r3, #0
 801280c:	d006      	beq.n	801281c <vTaskDelayUntil+0xd0>
			{
				traceTASK_DELAY_UNTIL( xTimeToWake );

				/* prvAddCurrentTaskToDelayedList() needs the block time, not
				the time to wake, so subtract the current tick count. */
				prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
 801280e:	69fa      	ldr	r2, [r7, #28]
 8012810:	6a3b      	ldr	r3, [r7, #32]
 8012812:	1ad3      	subs	r3, r2, r3
 8012814:	2100      	movs	r1, #0
 8012816:	4618      	mov	r0, r3
 8012818:	f000 fed2 	bl	80135c0 <prvAddCurrentTaskToDelayedList>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		xAlreadyYielded = xTaskResumeAll();
 801281c:	f000 f940 	bl	8012aa0 <xTaskResumeAll>
 8012820:	61b8      	str	r0, [r7, #24]

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8012822:	69bb      	ldr	r3, [r7, #24]
 8012824:	2b00      	cmp	r3, #0
 8012826:	d107      	bne.n	8012838 <vTaskDelayUntil+0xec>
		{
			portYIELD_WITHIN_API();
 8012828:	4b07      	ldr	r3, [pc, #28]	@ (8012848 <vTaskDelayUntil+0xfc>)
 801282a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801282e:	601a      	str	r2, [r3, #0]
 8012830:	f3bf 8f4f 	dsb	sy
 8012834:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8012838:	bf00      	nop
 801283a:	3728      	adds	r7, #40	@ 0x28
 801283c:	46bd      	mov	sp, r7
 801283e:	bd80      	pop	{r7, pc}
 8012840:	20001b4c 	.word	0x20001b4c
 8012844:	20001b28 	.word	0x20001b28
 8012848:	e000ed04 	.word	0xe000ed04

0801284c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 801284c:	b580      	push	{r7, lr}
 801284e:	b084      	sub	sp, #16
 8012850:	af00      	add	r7, sp, #0
 8012852:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8012854:	2300      	movs	r3, #0
 8012856:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8012858:	687b      	ldr	r3, [r7, #4]
 801285a:	2b00      	cmp	r3, #0
 801285c:	d018      	beq.n	8012890 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 801285e:	4b14      	ldr	r3, [pc, #80]	@ (80128b0 <vTaskDelay+0x64>)
 8012860:	681b      	ldr	r3, [r3, #0]
 8012862:	2b00      	cmp	r3, #0
 8012864:	d00b      	beq.n	801287e <vTaskDelay+0x32>
	__asm volatile
 8012866:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801286a:	f383 8811 	msr	BASEPRI, r3
 801286e:	f3bf 8f6f 	isb	sy
 8012872:	f3bf 8f4f 	dsb	sy
 8012876:	60bb      	str	r3, [r7, #8]
}
 8012878:	bf00      	nop
 801287a:	bf00      	nop
 801287c:	e7fd      	b.n	801287a <vTaskDelay+0x2e>
			vTaskSuspendAll();
 801287e:	f000 f901 	bl	8012a84 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8012882:	2100      	movs	r1, #0
 8012884:	6878      	ldr	r0, [r7, #4]
 8012886:	f000 fe9b 	bl	80135c0 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 801288a:	f000 f909 	bl	8012aa0 <xTaskResumeAll>
 801288e:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8012890:	68fb      	ldr	r3, [r7, #12]
 8012892:	2b00      	cmp	r3, #0
 8012894:	d107      	bne.n	80128a6 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8012896:	4b07      	ldr	r3, [pc, #28]	@ (80128b4 <vTaskDelay+0x68>)
 8012898:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801289c:	601a      	str	r2, [r3, #0]
 801289e:	f3bf 8f4f 	dsb	sy
 80128a2:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80128a6:	bf00      	nop
 80128a8:	3710      	adds	r7, #16
 80128aa:	46bd      	mov	sp, r7
 80128ac:	bd80      	pop	{r7, pc}
 80128ae:	bf00      	nop
 80128b0:	20001b4c 	.word	0x20001b4c
 80128b4:	e000ed04 	.word	0xe000ed04

080128b8 <vTaskSuspend>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskSuspend( TaskHandle_t xTaskToSuspend )
	{
 80128b8:	b580      	push	{r7, lr}
 80128ba:	b084      	sub	sp, #16
 80128bc:	af00      	add	r7, sp, #0
 80128be:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 80128c0:	f001 f812 	bl	80138e8 <vPortEnterCritical>
		{
			/* If null is passed in here then it is the running task that is
			being suspended. */
			pxTCB = prvGetTCBFromHandle( xTaskToSuspend );
 80128c4:	687b      	ldr	r3, [r7, #4]
 80128c6:	2b00      	cmp	r3, #0
 80128c8:	d102      	bne.n	80128d0 <vTaskSuspend+0x18>
 80128ca:	4b3d      	ldr	r3, [pc, #244]	@ (80129c0 <vTaskSuspend+0x108>)
 80128cc:	681b      	ldr	r3, [r3, #0]
 80128ce:	e000      	b.n	80128d2 <vTaskSuspend+0x1a>
 80128d0:	687b      	ldr	r3, [r7, #4]
 80128d2:	60fb      	str	r3, [r7, #12]

			traceTASK_SUSPEND( pxTCB );

			/* Remove task from the ready/delayed list and place in the
			suspended list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80128d4:	68fb      	ldr	r3, [r7, #12]
 80128d6:	3304      	adds	r3, #4
 80128d8:	4618      	mov	r0, r3
 80128da:	f7ff f830 	bl	801193e <uxListRemove>
 80128de:	4603      	mov	r3, r0
 80128e0:	2b00      	cmp	r3, #0
 80128e2:	d115      	bne.n	8012910 <vTaskSuspend+0x58>
			{
				taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 80128e4:	68fb      	ldr	r3, [r7, #12]
 80128e6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80128e8:	4936      	ldr	r1, [pc, #216]	@ (80129c4 <vTaskSuspend+0x10c>)
 80128ea:	4613      	mov	r3, r2
 80128ec:	009b      	lsls	r3, r3, #2
 80128ee:	4413      	add	r3, r2
 80128f0:	009b      	lsls	r3, r3, #2
 80128f2:	440b      	add	r3, r1
 80128f4:	681b      	ldr	r3, [r3, #0]
 80128f6:	2b00      	cmp	r3, #0
 80128f8:	d10a      	bne.n	8012910 <vTaskSuspend+0x58>
 80128fa:	68fb      	ldr	r3, [r7, #12]
 80128fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80128fe:	2201      	movs	r2, #1
 8012900:	fa02 f303 	lsl.w	r3, r2, r3
 8012904:	43da      	mvns	r2, r3
 8012906:	4b30      	ldr	r3, [pc, #192]	@ (80129c8 <vTaskSuspend+0x110>)
 8012908:	681b      	ldr	r3, [r3, #0]
 801290a:	4013      	ands	r3, r2
 801290c:	4a2e      	ldr	r2, [pc, #184]	@ (80129c8 <vTaskSuspend+0x110>)
 801290e:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8012910:	68fb      	ldr	r3, [r7, #12]
 8012912:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8012914:	2b00      	cmp	r3, #0
 8012916:	d004      	beq.n	8012922 <vTaskSuspend+0x6a>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8012918:	68fb      	ldr	r3, [r7, #12]
 801291a:	3318      	adds	r3, #24
 801291c:	4618      	mov	r0, r3
 801291e:	f7ff f80e 	bl	801193e <uxListRemove>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			vListInsertEnd( &xSuspendedTaskList, &( pxTCB->xStateListItem ) );
 8012922:	68fb      	ldr	r3, [r7, #12]
 8012924:	3304      	adds	r3, #4
 8012926:	4619      	mov	r1, r3
 8012928:	4828      	ldr	r0, [pc, #160]	@ (80129cc <vTaskSuspend+0x114>)
 801292a:	f7fe ffab 	bl	8011884 <vListInsertEnd>

			#if( configUSE_TASK_NOTIFICATIONS == 1 )
			{
				if( pxTCB->ucNotifyState == taskWAITING_NOTIFICATION )
 801292e:	68fb      	ldr	r3, [r7, #12]
 8012930:	f893 309c 	ldrb.w	r3, [r3, #156]	@ 0x9c
 8012934:	b2db      	uxtb	r3, r3
 8012936:	2b01      	cmp	r3, #1
 8012938:	d103      	bne.n	8012942 <vTaskSuspend+0x8a>
				{
					/* The task was blocked to wait for a notification, but is
					now suspended, so no notification was received. */
					pxTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 801293a:	68fb      	ldr	r3, [r7, #12]
 801293c:	2200      	movs	r2, #0
 801293e:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
				}
			}
			#endif
		}
		taskEXIT_CRITICAL();
 8012942:	f001 f803 	bl	801394c <vPortExitCritical>

		if( xSchedulerRunning != pdFALSE )
 8012946:	4b22      	ldr	r3, [pc, #136]	@ (80129d0 <vTaskSuspend+0x118>)
 8012948:	681b      	ldr	r3, [r3, #0]
 801294a:	2b00      	cmp	r3, #0
 801294c:	d005      	beq.n	801295a <vTaskSuspend+0xa2>
		{
			/* Reset the next expected unblock time in case it referred to the
			task that is now in the Suspended state. */
			taskENTER_CRITICAL();
 801294e:	f000 ffcb 	bl	80138e8 <vPortEnterCritical>
			{
				prvResetNextTaskUnblockTime();
 8012952:	f000 fc55 	bl	8013200 <prvResetNextTaskUnblockTime>
			}
			taskEXIT_CRITICAL();
 8012956:	f000 fff9 	bl	801394c <vPortExitCritical>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( pxTCB == pxCurrentTCB )
 801295a:	4b19      	ldr	r3, [pc, #100]	@ (80129c0 <vTaskSuspend+0x108>)
 801295c:	681b      	ldr	r3, [r3, #0]
 801295e:	68fa      	ldr	r2, [r7, #12]
 8012960:	429a      	cmp	r2, r3
 8012962:	d128      	bne.n	80129b6 <vTaskSuspend+0xfe>
		{
			if( xSchedulerRunning != pdFALSE )
 8012964:	4b1a      	ldr	r3, [pc, #104]	@ (80129d0 <vTaskSuspend+0x118>)
 8012966:	681b      	ldr	r3, [r3, #0]
 8012968:	2b00      	cmp	r3, #0
 801296a:	d018      	beq.n	801299e <vTaskSuspend+0xe6>
			{
				/* The current task has just been suspended. */
				configASSERT( uxSchedulerSuspended == 0 );
 801296c:	4b19      	ldr	r3, [pc, #100]	@ (80129d4 <vTaskSuspend+0x11c>)
 801296e:	681b      	ldr	r3, [r3, #0]
 8012970:	2b00      	cmp	r3, #0
 8012972:	d00b      	beq.n	801298c <vTaskSuspend+0xd4>
	__asm volatile
 8012974:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012978:	f383 8811 	msr	BASEPRI, r3
 801297c:	f3bf 8f6f 	isb	sy
 8012980:	f3bf 8f4f 	dsb	sy
 8012984:	60bb      	str	r3, [r7, #8]
}
 8012986:	bf00      	nop
 8012988:	bf00      	nop
 801298a:	e7fd      	b.n	8012988 <vTaskSuspend+0xd0>
				portYIELD_WITHIN_API();
 801298c:	4b12      	ldr	r3, [pc, #72]	@ (80129d8 <vTaskSuspend+0x120>)
 801298e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8012992:	601a      	str	r2, [r3, #0]
 8012994:	f3bf 8f4f 	dsb	sy
 8012998:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 801299c:	e00b      	b.n	80129b6 <vTaskSuspend+0xfe>
				if( listCURRENT_LIST_LENGTH( &xSuspendedTaskList ) == uxCurrentNumberOfTasks ) /*lint !e931 Right has no side effect, just volatile. */
 801299e:	4b0b      	ldr	r3, [pc, #44]	@ (80129cc <vTaskSuspend+0x114>)
 80129a0:	681a      	ldr	r2, [r3, #0]
 80129a2:	4b0e      	ldr	r3, [pc, #56]	@ (80129dc <vTaskSuspend+0x124>)
 80129a4:	681b      	ldr	r3, [r3, #0]
 80129a6:	429a      	cmp	r2, r3
 80129a8:	d103      	bne.n	80129b2 <vTaskSuspend+0xfa>
					pxCurrentTCB = NULL;
 80129aa:	4b05      	ldr	r3, [pc, #20]	@ (80129c0 <vTaskSuspend+0x108>)
 80129ac:	2200      	movs	r2, #0
 80129ae:	601a      	str	r2, [r3, #0]
	}
 80129b0:	e001      	b.n	80129b6 <vTaskSuspend+0xfe>
					vTaskSwitchContext();
 80129b2:	f000 f9dd 	bl	8012d70 <vTaskSwitchContext>
	}
 80129b6:	bf00      	nop
 80129b8:	3710      	adds	r7, #16
 80129ba:	46bd      	mov	sp, r7
 80129bc:	bd80      	pop	{r7, pc}
 80129be:	bf00      	nop
 80129c0:	20001a24 	.word	0x20001a24
 80129c4:	20001a28 	.word	0x20001a28
 80129c8:	20001b2c 	.word	0x20001b2c
 80129cc:	20001b10 	.word	0x20001b10
 80129d0:	20001b30 	.word	0x20001b30
 80129d4:	20001b4c 	.word	0x20001b4c
 80129d8:	e000ed04 	.word	0xe000ed04
 80129dc:	20001b24 	.word	0x20001b24

080129e0 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80129e0:	b580      	push	{r7, lr}
 80129e2:	b086      	sub	sp, #24
 80129e4:	af02      	add	r7, sp, #8
		}
	}
	#else
	{
		/* The Idle task is being created using dynamically allocated RAM. */
		xReturn = xTaskCreate(	prvIdleTask,
 80129e6:	4b1f      	ldr	r3, [pc, #124]	@ (8012a64 <vTaskStartScheduler+0x84>)
 80129e8:	9301      	str	r3, [sp, #4]
 80129ea:	2300      	movs	r3, #0
 80129ec:	9300      	str	r3, [sp, #0]
 80129ee:	2300      	movs	r3, #0
 80129f0:	2280      	movs	r2, #128	@ 0x80
 80129f2:	491d      	ldr	r1, [pc, #116]	@ (8012a68 <vTaskStartScheduler+0x88>)
 80129f4:	481d      	ldr	r0, [pc, #116]	@ (8012a6c <vTaskStartScheduler+0x8c>)
 80129f6:	f7ff fd55 	bl	80124a4 <xTaskCreate>
 80129fa:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80129fc:	68fb      	ldr	r3, [r7, #12]
 80129fe:	2b01      	cmp	r3, #1
 8012a00:	d11b      	bne.n	8012a3a <vTaskStartScheduler+0x5a>
	__asm volatile
 8012a02:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012a06:	f383 8811 	msr	BASEPRI, r3
 8012a0a:	f3bf 8f6f 	isb	sy
 8012a0e:	f3bf 8f4f 	dsb	sy
 8012a12:	60bb      	str	r3, [r7, #8]
}
 8012a14:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8012a16:	4b16      	ldr	r3, [pc, #88]	@ (8012a70 <vTaskStartScheduler+0x90>)
 8012a18:	681b      	ldr	r3, [r3, #0]
 8012a1a:	334c      	adds	r3, #76	@ 0x4c
 8012a1c:	4a15      	ldr	r2, [pc, #84]	@ (8012a74 <vTaskStartScheduler+0x94>)
 8012a1e:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8012a20:	4b15      	ldr	r3, [pc, #84]	@ (8012a78 <vTaskStartScheduler+0x98>)
 8012a22:	f04f 32ff 	mov.w	r2, #4294967295
 8012a26:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8012a28:	4b14      	ldr	r3, [pc, #80]	@ (8012a7c <vTaskStartScheduler+0x9c>)
 8012a2a:	2201      	movs	r2, #1
 8012a2c:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8012a2e:	4b14      	ldr	r3, [pc, #80]	@ (8012a80 <vTaskStartScheduler+0xa0>)
 8012a30:	2200      	movs	r2, #0
 8012a32:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8012a34:	f000 feb4 	bl	80137a0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8012a38:	e00f      	b.n	8012a5a <vTaskStartScheduler+0x7a>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8012a3a:	68fb      	ldr	r3, [r7, #12]
 8012a3c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012a40:	d10b      	bne.n	8012a5a <vTaskStartScheduler+0x7a>
	__asm volatile
 8012a42:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012a46:	f383 8811 	msr	BASEPRI, r3
 8012a4a:	f3bf 8f6f 	isb	sy
 8012a4e:	f3bf 8f4f 	dsb	sy
 8012a52:	607b      	str	r3, [r7, #4]
}
 8012a54:	bf00      	nop
 8012a56:	bf00      	nop
 8012a58:	e7fd      	b.n	8012a56 <vTaskStartScheduler+0x76>
}
 8012a5a:	bf00      	nop
 8012a5c:	3710      	adds	r7, #16
 8012a5e:	46bd      	mov	sp, r7
 8012a60:	bd80      	pop	{r7, pc}
 8012a62:	bf00      	nop
 8012a64:	20001b48 	.word	0x20001b48
 8012a68:	08019ee8 	.word	0x08019ee8
 8012a6c:	08013059 	.word	0x08013059
 8012a70:	20001a24 	.word	0x20001a24
 8012a74:	20000054 	.word	0x20000054
 8012a78:	20001b44 	.word	0x20001b44
 8012a7c:	20001b30 	.word	0x20001b30
 8012a80:	20001b28 	.word	0x20001b28

08012a84 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8012a84:	b480      	push	{r7}
 8012a86:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8012a88:	4b04      	ldr	r3, [pc, #16]	@ (8012a9c <vTaskSuspendAll+0x18>)
 8012a8a:	681b      	ldr	r3, [r3, #0]
 8012a8c:	3301      	adds	r3, #1
 8012a8e:	4a03      	ldr	r2, [pc, #12]	@ (8012a9c <vTaskSuspendAll+0x18>)
 8012a90:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8012a92:	bf00      	nop
 8012a94:	46bd      	mov	sp, r7
 8012a96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012a9a:	4770      	bx	lr
 8012a9c:	20001b4c 	.word	0x20001b4c

08012aa0 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8012aa0:	b580      	push	{r7, lr}
 8012aa2:	b084      	sub	sp, #16
 8012aa4:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8012aa6:	2300      	movs	r3, #0
 8012aa8:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8012aaa:	2300      	movs	r3, #0
 8012aac:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8012aae:	4b42      	ldr	r3, [pc, #264]	@ (8012bb8 <xTaskResumeAll+0x118>)
 8012ab0:	681b      	ldr	r3, [r3, #0]
 8012ab2:	2b00      	cmp	r3, #0
 8012ab4:	d10b      	bne.n	8012ace <xTaskResumeAll+0x2e>
	__asm volatile
 8012ab6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012aba:	f383 8811 	msr	BASEPRI, r3
 8012abe:	f3bf 8f6f 	isb	sy
 8012ac2:	f3bf 8f4f 	dsb	sy
 8012ac6:	603b      	str	r3, [r7, #0]
}
 8012ac8:	bf00      	nop
 8012aca:	bf00      	nop
 8012acc:	e7fd      	b.n	8012aca <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8012ace:	f000 ff0b 	bl	80138e8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8012ad2:	4b39      	ldr	r3, [pc, #228]	@ (8012bb8 <xTaskResumeAll+0x118>)
 8012ad4:	681b      	ldr	r3, [r3, #0]
 8012ad6:	3b01      	subs	r3, #1
 8012ad8:	4a37      	ldr	r2, [pc, #220]	@ (8012bb8 <xTaskResumeAll+0x118>)
 8012ada:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8012adc:	4b36      	ldr	r3, [pc, #216]	@ (8012bb8 <xTaskResumeAll+0x118>)
 8012ade:	681b      	ldr	r3, [r3, #0]
 8012ae0:	2b00      	cmp	r3, #0
 8012ae2:	d161      	bne.n	8012ba8 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8012ae4:	4b35      	ldr	r3, [pc, #212]	@ (8012bbc <xTaskResumeAll+0x11c>)
 8012ae6:	681b      	ldr	r3, [r3, #0]
 8012ae8:	2b00      	cmp	r3, #0
 8012aea:	d05d      	beq.n	8012ba8 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8012aec:	e02e      	b.n	8012b4c <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8012aee:	4b34      	ldr	r3, [pc, #208]	@ (8012bc0 <xTaskResumeAll+0x120>)
 8012af0:	68db      	ldr	r3, [r3, #12]
 8012af2:	68db      	ldr	r3, [r3, #12]
 8012af4:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8012af6:	68fb      	ldr	r3, [r7, #12]
 8012af8:	3318      	adds	r3, #24
 8012afa:	4618      	mov	r0, r3
 8012afc:	f7fe ff1f 	bl	801193e <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8012b00:	68fb      	ldr	r3, [r7, #12]
 8012b02:	3304      	adds	r3, #4
 8012b04:	4618      	mov	r0, r3
 8012b06:	f7fe ff1a 	bl	801193e <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8012b0a:	68fb      	ldr	r3, [r7, #12]
 8012b0c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012b0e:	2201      	movs	r2, #1
 8012b10:	409a      	lsls	r2, r3
 8012b12:	4b2c      	ldr	r3, [pc, #176]	@ (8012bc4 <xTaskResumeAll+0x124>)
 8012b14:	681b      	ldr	r3, [r3, #0]
 8012b16:	4313      	orrs	r3, r2
 8012b18:	4a2a      	ldr	r2, [pc, #168]	@ (8012bc4 <xTaskResumeAll+0x124>)
 8012b1a:	6013      	str	r3, [r2, #0]
 8012b1c:	68fb      	ldr	r3, [r7, #12]
 8012b1e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012b20:	4613      	mov	r3, r2
 8012b22:	009b      	lsls	r3, r3, #2
 8012b24:	4413      	add	r3, r2
 8012b26:	009b      	lsls	r3, r3, #2
 8012b28:	4a27      	ldr	r2, [pc, #156]	@ (8012bc8 <xTaskResumeAll+0x128>)
 8012b2a:	441a      	add	r2, r3
 8012b2c:	68fb      	ldr	r3, [r7, #12]
 8012b2e:	3304      	adds	r3, #4
 8012b30:	4619      	mov	r1, r3
 8012b32:	4610      	mov	r0, r2
 8012b34:	f7fe fea6 	bl	8011884 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8012b38:	68fb      	ldr	r3, [r7, #12]
 8012b3a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012b3c:	4b23      	ldr	r3, [pc, #140]	@ (8012bcc <xTaskResumeAll+0x12c>)
 8012b3e:	681b      	ldr	r3, [r3, #0]
 8012b40:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012b42:	429a      	cmp	r2, r3
 8012b44:	d302      	bcc.n	8012b4c <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8012b46:	4b22      	ldr	r3, [pc, #136]	@ (8012bd0 <xTaskResumeAll+0x130>)
 8012b48:	2201      	movs	r2, #1
 8012b4a:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8012b4c:	4b1c      	ldr	r3, [pc, #112]	@ (8012bc0 <xTaskResumeAll+0x120>)
 8012b4e:	681b      	ldr	r3, [r3, #0]
 8012b50:	2b00      	cmp	r3, #0
 8012b52:	d1cc      	bne.n	8012aee <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8012b54:	68fb      	ldr	r3, [r7, #12]
 8012b56:	2b00      	cmp	r3, #0
 8012b58:	d001      	beq.n	8012b5e <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8012b5a:	f000 fb51 	bl	8013200 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8012b5e:	4b1d      	ldr	r3, [pc, #116]	@ (8012bd4 <xTaskResumeAll+0x134>)
 8012b60:	681b      	ldr	r3, [r3, #0]
 8012b62:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8012b64:	687b      	ldr	r3, [r7, #4]
 8012b66:	2b00      	cmp	r3, #0
 8012b68:	d010      	beq.n	8012b8c <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8012b6a:	f000 f847 	bl	8012bfc <xTaskIncrementTick>
 8012b6e:	4603      	mov	r3, r0
 8012b70:	2b00      	cmp	r3, #0
 8012b72:	d002      	beq.n	8012b7a <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8012b74:	4b16      	ldr	r3, [pc, #88]	@ (8012bd0 <xTaskResumeAll+0x130>)
 8012b76:	2201      	movs	r2, #1
 8012b78:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8012b7a:	687b      	ldr	r3, [r7, #4]
 8012b7c:	3b01      	subs	r3, #1
 8012b7e:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8012b80:	687b      	ldr	r3, [r7, #4]
 8012b82:	2b00      	cmp	r3, #0
 8012b84:	d1f1      	bne.n	8012b6a <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8012b86:	4b13      	ldr	r3, [pc, #76]	@ (8012bd4 <xTaskResumeAll+0x134>)
 8012b88:	2200      	movs	r2, #0
 8012b8a:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8012b8c:	4b10      	ldr	r3, [pc, #64]	@ (8012bd0 <xTaskResumeAll+0x130>)
 8012b8e:	681b      	ldr	r3, [r3, #0]
 8012b90:	2b00      	cmp	r3, #0
 8012b92:	d009      	beq.n	8012ba8 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8012b94:	2301      	movs	r3, #1
 8012b96:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8012b98:	4b0f      	ldr	r3, [pc, #60]	@ (8012bd8 <xTaskResumeAll+0x138>)
 8012b9a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8012b9e:	601a      	str	r2, [r3, #0]
 8012ba0:	f3bf 8f4f 	dsb	sy
 8012ba4:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8012ba8:	f000 fed0 	bl	801394c <vPortExitCritical>

	return xAlreadyYielded;
 8012bac:	68bb      	ldr	r3, [r7, #8]
}
 8012bae:	4618      	mov	r0, r3
 8012bb0:	3710      	adds	r7, #16
 8012bb2:	46bd      	mov	sp, r7
 8012bb4:	bd80      	pop	{r7, pc}
 8012bb6:	bf00      	nop
 8012bb8:	20001b4c 	.word	0x20001b4c
 8012bbc:	20001b24 	.word	0x20001b24
 8012bc0:	20001ae4 	.word	0x20001ae4
 8012bc4:	20001b2c 	.word	0x20001b2c
 8012bc8:	20001a28 	.word	0x20001a28
 8012bcc:	20001a24 	.word	0x20001a24
 8012bd0:	20001b38 	.word	0x20001b38
 8012bd4:	20001b34 	.word	0x20001b34
 8012bd8:	e000ed04 	.word	0xe000ed04

08012bdc <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8012bdc:	b480      	push	{r7}
 8012bde:	b083      	sub	sp, #12
 8012be0:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8012be2:	4b05      	ldr	r3, [pc, #20]	@ (8012bf8 <xTaskGetTickCount+0x1c>)
 8012be4:	681b      	ldr	r3, [r3, #0]
 8012be6:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8012be8:	687b      	ldr	r3, [r7, #4]
}
 8012bea:	4618      	mov	r0, r3
 8012bec:	370c      	adds	r7, #12
 8012bee:	46bd      	mov	sp, r7
 8012bf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012bf4:	4770      	bx	lr
 8012bf6:	bf00      	nop
 8012bf8:	20001b28 	.word	0x20001b28

08012bfc <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8012bfc:	b580      	push	{r7, lr}
 8012bfe:	b086      	sub	sp, #24
 8012c00:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8012c02:	2300      	movs	r3, #0
 8012c04:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8012c06:	4b4f      	ldr	r3, [pc, #316]	@ (8012d44 <xTaskIncrementTick+0x148>)
 8012c08:	681b      	ldr	r3, [r3, #0]
 8012c0a:	2b00      	cmp	r3, #0
 8012c0c:	f040 808f 	bne.w	8012d2e <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8012c10:	4b4d      	ldr	r3, [pc, #308]	@ (8012d48 <xTaskIncrementTick+0x14c>)
 8012c12:	681b      	ldr	r3, [r3, #0]
 8012c14:	3301      	adds	r3, #1
 8012c16:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8012c18:	4a4b      	ldr	r2, [pc, #300]	@ (8012d48 <xTaskIncrementTick+0x14c>)
 8012c1a:	693b      	ldr	r3, [r7, #16]
 8012c1c:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8012c1e:	693b      	ldr	r3, [r7, #16]
 8012c20:	2b00      	cmp	r3, #0
 8012c22:	d121      	bne.n	8012c68 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8012c24:	4b49      	ldr	r3, [pc, #292]	@ (8012d4c <xTaskIncrementTick+0x150>)
 8012c26:	681b      	ldr	r3, [r3, #0]
 8012c28:	681b      	ldr	r3, [r3, #0]
 8012c2a:	2b00      	cmp	r3, #0
 8012c2c:	d00b      	beq.n	8012c46 <xTaskIncrementTick+0x4a>
	__asm volatile
 8012c2e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012c32:	f383 8811 	msr	BASEPRI, r3
 8012c36:	f3bf 8f6f 	isb	sy
 8012c3a:	f3bf 8f4f 	dsb	sy
 8012c3e:	603b      	str	r3, [r7, #0]
}
 8012c40:	bf00      	nop
 8012c42:	bf00      	nop
 8012c44:	e7fd      	b.n	8012c42 <xTaskIncrementTick+0x46>
 8012c46:	4b41      	ldr	r3, [pc, #260]	@ (8012d4c <xTaskIncrementTick+0x150>)
 8012c48:	681b      	ldr	r3, [r3, #0]
 8012c4a:	60fb      	str	r3, [r7, #12]
 8012c4c:	4b40      	ldr	r3, [pc, #256]	@ (8012d50 <xTaskIncrementTick+0x154>)
 8012c4e:	681b      	ldr	r3, [r3, #0]
 8012c50:	4a3e      	ldr	r2, [pc, #248]	@ (8012d4c <xTaskIncrementTick+0x150>)
 8012c52:	6013      	str	r3, [r2, #0]
 8012c54:	4a3e      	ldr	r2, [pc, #248]	@ (8012d50 <xTaskIncrementTick+0x154>)
 8012c56:	68fb      	ldr	r3, [r7, #12]
 8012c58:	6013      	str	r3, [r2, #0]
 8012c5a:	4b3e      	ldr	r3, [pc, #248]	@ (8012d54 <xTaskIncrementTick+0x158>)
 8012c5c:	681b      	ldr	r3, [r3, #0]
 8012c5e:	3301      	adds	r3, #1
 8012c60:	4a3c      	ldr	r2, [pc, #240]	@ (8012d54 <xTaskIncrementTick+0x158>)
 8012c62:	6013      	str	r3, [r2, #0]
 8012c64:	f000 facc 	bl	8013200 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8012c68:	4b3b      	ldr	r3, [pc, #236]	@ (8012d58 <xTaskIncrementTick+0x15c>)
 8012c6a:	681b      	ldr	r3, [r3, #0]
 8012c6c:	693a      	ldr	r2, [r7, #16]
 8012c6e:	429a      	cmp	r2, r3
 8012c70:	d348      	bcc.n	8012d04 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8012c72:	4b36      	ldr	r3, [pc, #216]	@ (8012d4c <xTaskIncrementTick+0x150>)
 8012c74:	681b      	ldr	r3, [r3, #0]
 8012c76:	681b      	ldr	r3, [r3, #0]
 8012c78:	2b00      	cmp	r3, #0
 8012c7a:	d104      	bne.n	8012c86 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8012c7c:	4b36      	ldr	r3, [pc, #216]	@ (8012d58 <xTaskIncrementTick+0x15c>)
 8012c7e:	f04f 32ff 	mov.w	r2, #4294967295
 8012c82:	601a      	str	r2, [r3, #0]
					break;
 8012c84:	e03e      	b.n	8012d04 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8012c86:	4b31      	ldr	r3, [pc, #196]	@ (8012d4c <xTaskIncrementTick+0x150>)
 8012c88:	681b      	ldr	r3, [r3, #0]
 8012c8a:	68db      	ldr	r3, [r3, #12]
 8012c8c:	68db      	ldr	r3, [r3, #12]
 8012c8e:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8012c90:	68bb      	ldr	r3, [r7, #8]
 8012c92:	685b      	ldr	r3, [r3, #4]
 8012c94:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8012c96:	693a      	ldr	r2, [r7, #16]
 8012c98:	687b      	ldr	r3, [r7, #4]
 8012c9a:	429a      	cmp	r2, r3
 8012c9c:	d203      	bcs.n	8012ca6 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8012c9e:	4a2e      	ldr	r2, [pc, #184]	@ (8012d58 <xTaskIncrementTick+0x15c>)
 8012ca0:	687b      	ldr	r3, [r7, #4]
 8012ca2:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8012ca4:	e02e      	b.n	8012d04 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8012ca6:	68bb      	ldr	r3, [r7, #8]
 8012ca8:	3304      	adds	r3, #4
 8012caa:	4618      	mov	r0, r3
 8012cac:	f7fe fe47 	bl	801193e <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8012cb0:	68bb      	ldr	r3, [r7, #8]
 8012cb2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8012cb4:	2b00      	cmp	r3, #0
 8012cb6:	d004      	beq.n	8012cc2 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8012cb8:	68bb      	ldr	r3, [r7, #8]
 8012cba:	3318      	adds	r3, #24
 8012cbc:	4618      	mov	r0, r3
 8012cbe:	f7fe fe3e 	bl	801193e <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8012cc2:	68bb      	ldr	r3, [r7, #8]
 8012cc4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012cc6:	2201      	movs	r2, #1
 8012cc8:	409a      	lsls	r2, r3
 8012cca:	4b24      	ldr	r3, [pc, #144]	@ (8012d5c <xTaskIncrementTick+0x160>)
 8012ccc:	681b      	ldr	r3, [r3, #0]
 8012cce:	4313      	orrs	r3, r2
 8012cd0:	4a22      	ldr	r2, [pc, #136]	@ (8012d5c <xTaskIncrementTick+0x160>)
 8012cd2:	6013      	str	r3, [r2, #0]
 8012cd4:	68bb      	ldr	r3, [r7, #8]
 8012cd6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012cd8:	4613      	mov	r3, r2
 8012cda:	009b      	lsls	r3, r3, #2
 8012cdc:	4413      	add	r3, r2
 8012cde:	009b      	lsls	r3, r3, #2
 8012ce0:	4a1f      	ldr	r2, [pc, #124]	@ (8012d60 <xTaskIncrementTick+0x164>)
 8012ce2:	441a      	add	r2, r3
 8012ce4:	68bb      	ldr	r3, [r7, #8]
 8012ce6:	3304      	adds	r3, #4
 8012ce8:	4619      	mov	r1, r3
 8012cea:	4610      	mov	r0, r2
 8012cec:	f7fe fdca 	bl	8011884 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8012cf0:	68bb      	ldr	r3, [r7, #8]
 8012cf2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012cf4:	4b1b      	ldr	r3, [pc, #108]	@ (8012d64 <xTaskIncrementTick+0x168>)
 8012cf6:	681b      	ldr	r3, [r3, #0]
 8012cf8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012cfa:	429a      	cmp	r2, r3
 8012cfc:	d3b9      	bcc.n	8012c72 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8012cfe:	2301      	movs	r3, #1
 8012d00:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8012d02:	e7b6      	b.n	8012c72 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8012d04:	4b17      	ldr	r3, [pc, #92]	@ (8012d64 <xTaskIncrementTick+0x168>)
 8012d06:	681b      	ldr	r3, [r3, #0]
 8012d08:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012d0a:	4915      	ldr	r1, [pc, #84]	@ (8012d60 <xTaskIncrementTick+0x164>)
 8012d0c:	4613      	mov	r3, r2
 8012d0e:	009b      	lsls	r3, r3, #2
 8012d10:	4413      	add	r3, r2
 8012d12:	009b      	lsls	r3, r3, #2
 8012d14:	440b      	add	r3, r1
 8012d16:	681b      	ldr	r3, [r3, #0]
 8012d18:	2b01      	cmp	r3, #1
 8012d1a:	d901      	bls.n	8012d20 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8012d1c:	2301      	movs	r3, #1
 8012d1e:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8012d20:	4b11      	ldr	r3, [pc, #68]	@ (8012d68 <xTaskIncrementTick+0x16c>)
 8012d22:	681b      	ldr	r3, [r3, #0]
 8012d24:	2b00      	cmp	r3, #0
 8012d26:	d007      	beq.n	8012d38 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8012d28:	2301      	movs	r3, #1
 8012d2a:	617b      	str	r3, [r7, #20]
 8012d2c:	e004      	b.n	8012d38 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8012d2e:	4b0f      	ldr	r3, [pc, #60]	@ (8012d6c <xTaskIncrementTick+0x170>)
 8012d30:	681b      	ldr	r3, [r3, #0]
 8012d32:	3301      	adds	r3, #1
 8012d34:	4a0d      	ldr	r2, [pc, #52]	@ (8012d6c <xTaskIncrementTick+0x170>)
 8012d36:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8012d38:	697b      	ldr	r3, [r7, #20]
}
 8012d3a:	4618      	mov	r0, r3
 8012d3c:	3718      	adds	r7, #24
 8012d3e:	46bd      	mov	sp, r7
 8012d40:	bd80      	pop	{r7, pc}
 8012d42:	bf00      	nop
 8012d44:	20001b4c 	.word	0x20001b4c
 8012d48:	20001b28 	.word	0x20001b28
 8012d4c:	20001adc 	.word	0x20001adc
 8012d50:	20001ae0 	.word	0x20001ae0
 8012d54:	20001b3c 	.word	0x20001b3c
 8012d58:	20001b44 	.word	0x20001b44
 8012d5c:	20001b2c 	.word	0x20001b2c
 8012d60:	20001a28 	.word	0x20001a28
 8012d64:	20001a24 	.word	0x20001a24
 8012d68:	20001b38 	.word	0x20001b38
 8012d6c:	20001b34 	.word	0x20001b34

08012d70 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8012d70:	b480      	push	{r7}
 8012d72:	b087      	sub	sp, #28
 8012d74:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8012d76:	4b2a      	ldr	r3, [pc, #168]	@ (8012e20 <vTaskSwitchContext+0xb0>)
 8012d78:	681b      	ldr	r3, [r3, #0]
 8012d7a:	2b00      	cmp	r3, #0
 8012d7c:	d003      	beq.n	8012d86 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8012d7e:	4b29      	ldr	r3, [pc, #164]	@ (8012e24 <vTaskSwitchContext+0xb4>)
 8012d80:	2201      	movs	r2, #1
 8012d82:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8012d84:	e045      	b.n	8012e12 <vTaskSwitchContext+0xa2>
		xYieldPending = pdFALSE;
 8012d86:	4b27      	ldr	r3, [pc, #156]	@ (8012e24 <vTaskSwitchContext+0xb4>)
 8012d88:	2200      	movs	r2, #0
 8012d8a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8012d8c:	4b26      	ldr	r3, [pc, #152]	@ (8012e28 <vTaskSwitchContext+0xb8>)
 8012d8e:	681b      	ldr	r3, [r3, #0]
 8012d90:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8012d92:	68fb      	ldr	r3, [r7, #12]
 8012d94:	fab3 f383 	clz	r3, r3
 8012d98:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8012d9a:	7afb      	ldrb	r3, [r7, #11]
 8012d9c:	f1c3 031f 	rsb	r3, r3, #31
 8012da0:	617b      	str	r3, [r7, #20]
 8012da2:	4922      	ldr	r1, [pc, #136]	@ (8012e2c <vTaskSwitchContext+0xbc>)
 8012da4:	697a      	ldr	r2, [r7, #20]
 8012da6:	4613      	mov	r3, r2
 8012da8:	009b      	lsls	r3, r3, #2
 8012daa:	4413      	add	r3, r2
 8012dac:	009b      	lsls	r3, r3, #2
 8012dae:	440b      	add	r3, r1
 8012db0:	681b      	ldr	r3, [r3, #0]
 8012db2:	2b00      	cmp	r3, #0
 8012db4:	d10b      	bne.n	8012dce <vTaskSwitchContext+0x5e>
	__asm volatile
 8012db6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012dba:	f383 8811 	msr	BASEPRI, r3
 8012dbe:	f3bf 8f6f 	isb	sy
 8012dc2:	f3bf 8f4f 	dsb	sy
 8012dc6:	607b      	str	r3, [r7, #4]
}
 8012dc8:	bf00      	nop
 8012dca:	bf00      	nop
 8012dcc:	e7fd      	b.n	8012dca <vTaskSwitchContext+0x5a>
 8012dce:	697a      	ldr	r2, [r7, #20]
 8012dd0:	4613      	mov	r3, r2
 8012dd2:	009b      	lsls	r3, r3, #2
 8012dd4:	4413      	add	r3, r2
 8012dd6:	009b      	lsls	r3, r3, #2
 8012dd8:	4a14      	ldr	r2, [pc, #80]	@ (8012e2c <vTaskSwitchContext+0xbc>)
 8012dda:	4413      	add	r3, r2
 8012ddc:	613b      	str	r3, [r7, #16]
 8012dde:	693b      	ldr	r3, [r7, #16]
 8012de0:	685b      	ldr	r3, [r3, #4]
 8012de2:	685a      	ldr	r2, [r3, #4]
 8012de4:	693b      	ldr	r3, [r7, #16]
 8012de6:	605a      	str	r2, [r3, #4]
 8012de8:	693b      	ldr	r3, [r7, #16]
 8012dea:	685a      	ldr	r2, [r3, #4]
 8012dec:	693b      	ldr	r3, [r7, #16]
 8012dee:	3308      	adds	r3, #8
 8012df0:	429a      	cmp	r2, r3
 8012df2:	d104      	bne.n	8012dfe <vTaskSwitchContext+0x8e>
 8012df4:	693b      	ldr	r3, [r7, #16]
 8012df6:	685b      	ldr	r3, [r3, #4]
 8012df8:	685a      	ldr	r2, [r3, #4]
 8012dfa:	693b      	ldr	r3, [r7, #16]
 8012dfc:	605a      	str	r2, [r3, #4]
 8012dfe:	693b      	ldr	r3, [r7, #16]
 8012e00:	685b      	ldr	r3, [r3, #4]
 8012e02:	68db      	ldr	r3, [r3, #12]
 8012e04:	4a0a      	ldr	r2, [pc, #40]	@ (8012e30 <vTaskSwitchContext+0xc0>)
 8012e06:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8012e08:	4b09      	ldr	r3, [pc, #36]	@ (8012e30 <vTaskSwitchContext+0xc0>)
 8012e0a:	681b      	ldr	r3, [r3, #0]
 8012e0c:	334c      	adds	r3, #76	@ 0x4c
 8012e0e:	4a09      	ldr	r2, [pc, #36]	@ (8012e34 <vTaskSwitchContext+0xc4>)
 8012e10:	6013      	str	r3, [r2, #0]
}
 8012e12:	bf00      	nop
 8012e14:	371c      	adds	r7, #28
 8012e16:	46bd      	mov	sp, r7
 8012e18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012e1c:	4770      	bx	lr
 8012e1e:	bf00      	nop
 8012e20:	20001b4c 	.word	0x20001b4c
 8012e24:	20001b38 	.word	0x20001b38
 8012e28:	20001b2c 	.word	0x20001b2c
 8012e2c:	20001a28 	.word	0x20001a28
 8012e30:	20001a24 	.word	0x20001a24
 8012e34:	20000054 	.word	0x20000054

08012e38 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8012e38:	b580      	push	{r7, lr}
 8012e3a:	b084      	sub	sp, #16
 8012e3c:	af00      	add	r7, sp, #0
 8012e3e:	6078      	str	r0, [r7, #4]
 8012e40:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8012e42:	687b      	ldr	r3, [r7, #4]
 8012e44:	2b00      	cmp	r3, #0
 8012e46:	d10b      	bne.n	8012e60 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8012e48:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012e4c:	f383 8811 	msr	BASEPRI, r3
 8012e50:	f3bf 8f6f 	isb	sy
 8012e54:	f3bf 8f4f 	dsb	sy
 8012e58:	60fb      	str	r3, [r7, #12]
}
 8012e5a:	bf00      	nop
 8012e5c:	bf00      	nop
 8012e5e:	e7fd      	b.n	8012e5c <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8012e60:	4b07      	ldr	r3, [pc, #28]	@ (8012e80 <vTaskPlaceOnEventList+0x48>)
 8012e62:	681b      	ldr	r3, [r3, #0]
 8012e64:	3318      	adds	r3, #24
 8012e66:	4619      	mov	r1, r3
 8012e68:	6878      	ldr	r0, [r7, #4]
 8012e6a:	f7fe fd2f 	bl	80118cc <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8012e6e:	2101      	movs	r1, #1
 8012e70:	6838      	ldr	r0, [r7, #0]
 8012e72:	f000 fba5 	bl	80135c0 <prvAddCurrentTaskToDelayedList>
}
 8012e76:	bf00      	nop
 8012e78:	3710      	adds	r7, #16
 8012e7a:	46bd      	mov	sp, r7
 8012e7c:	bd80      	pop	{r7, pc}
 8012e7e:	bf00      	nop
 8012e80:	20001a24 	.word	0x20001a24

08012e84 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8012e84:	b580      	push	{r7, lr}
 8012e86:	b086      	sub	sp, #24
 8012e88:	af00      	add	r7, sp, #0
 8012e8a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8012e8c:	687b      	ldr	r3, [r7, #4]
 8012e8e:	68db      	ldr	r3, [r3, #12]
 8012e90:	68db      	ldr	r3, [r3, #12]
 8012e92:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8012e94:	693b      	ldr	r3, [r7, #16]
 8012e96:	2b00      	cmp	r3, #0
 8012e98:	d10b      	bne.n	8012eb2 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8012e9a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012e9e:	f383 8811 	msr	BASEPRI, r3
 8012ea2:	f3bf 8f6f 	isb	sy
 8012ea6:	f3bf 8f4f 	dsb	sy
 8012eaa:	60fb      	str	r3, [r7, #12]
}
 8012eac:	bf00      	nop
 8012eae:	bf00      	nop
 8012eb0:	e7fd      	b.n	8012eae <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8012eb2:	693b      	ldr	r3, [r7, #16]
 8012eb4:	3318      	adds	r3, #24
 8012eb6:	4618      	mov	r0, r3
 8012eb8:	f7fe fd41 	bl	801193e <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8012ebc:	4b1d      	ldr	r3, [pc, #116]	@ (8012f34 <xTaskRemoveFromEventList+0xb0>)
 8012ebe:	681b      	ldr	r3, [r3, #0]
 8012ec0:	2b00      	cmp	r3, #0
 8012ec2:	d11c      	bne.n	8012efe <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8012ec4:	693b      	ldr	r3, [r7, #16]
 8012ec6:	3304      	adds	r3, #4
 8012ec8:	4618      	mov	r0, r3
 8012eca:	f7fe fd38 	bl	801193e <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8012ece:	693b      	ldr	r3, [r7, #16]
 8012ed0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012ed2:	2201      	movs	r2, #1
 8012ed4:	409a      	lsls	r2, r3
 8012ed6:	4b18      	ldr	r3, [pc, #96]	@ (8012f38 <xTaskRemoveFromEventList+0xb4>)
 8012ed8:	681b      	ldr	r3, [r3, #0]
 8012eda:	4313      	orrs	r3, r2
 8012edc:	4a16      	ldr	r2, [pc, #88]	@ (8012f38 <xTaskRemoveFromEventList+0xb4>)
 8012ede:	6013      	str	r3, [r2, #0]
 8012ee0:	693b      	ldr	r3, [r7, #16]
 8012ee2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012ee4:	4613      	mov	r3, r2
 8012ee6:	009b      	lsls	r3, r3, #2
 8012ee8:	4413      	add	r3, r2
 8012eea:	009b      	lsls	r3, r3, #2
 8012eec:	4a13      	ldr	r2, [pc, #76]	@ (8012f3c <xTaskRemoveFromEventList+0xb8>)
 8012eee:	441a      	add	r2, r3
 8012ef0:	693b      	ldr	r3, [r7, #16]
 8012ef2:	3304      	adds	r3, #4
 8012ef4:	4619      	mov	r1, r3
 8012ef6:	4610      	mov	r0, r2
 8012ef8:	f7fe fcc4 	bl	8011884 <vListInsertEnd>
 8012efc:	e005      	b.n	8012f0a <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8012efe:	693b      	ldr	r3, [r7, #16]
 8012f00:	3318      	adds	r3, #24
 8012f02:	4619      	mov	r1, r3
 8012f04:	480e      	ldr	r0, [pc, #56]	@ (8012f40 <xTaskRemoveFromEventList+0xbc>)
 8012f06:	f7fe fcbd 	bl	8011884 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8012f0a:	693b      	ldr	r3, [r7, #16]
 8012f0c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012f0e:	4b0d      	ldr	r3, [pc, #52]	@ (8012f44 <xTaskRemoveFromEventList+0xc0>)
 8012f10:	681b      	ldr	r3, [r3, #0]
 8012f12:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012f14:	429a      	cmp	r2, r3
 8012f16:	d905      	bls.n	8012f24 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8012f18:	2301      	movs	r3, #1
 8012f1a:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8012f1c:	4b0a      	ldr	r3, [pc, #40]	@ (8012f48 <xTaskRemoveFromEventList+0xc4>)
 8012f1e:	2201      	movs	r2, #1
 8012f20:	601a      	str	r2, [r3, #0]
 8012f22:	e001      	b.n	8012f28 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8012f24:	2300      	movs	r3, #0
 8012f26:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8012f28:	697b      	ldr	r3, [r7, #20]
}
 8012f2a:	4618      	mov	r0, r3
 8012f2c:	3718      	adds	r7, #24
 8012f2e:	46bd      	mov	sp, r7
 8012f30:	bd80      	pop	{r7, pc}
 8012f32:	bf00      	nop
 8012f34:	20001b4c 	.word	0x20001b4c
 8012f38:	20001b2c 	.word	0x20001b2c
 8012f3c:	20001a28 	.word	0x20001a28
 8012f40:	20001ae4 	.word	0x20001ae4
 8012f44:	20001a24 	.word	0x20001a24
 8012f48:	20001b38 	.word	0x20001b38

08012f4c <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8012f4c:	b480      	push	{r7}
 8012f4e:	b083      	sub	sp, #12
 8012f50:	af00      	add	r7, sp, #0
 8012f52:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8012f54:	4b06      	ldr	r3, [pc, #24]	@ (8012f70 <vTaskInternalSetTimeOutState+0x24>)
 8012f56:	681a      	ldr	r2, [r3, #0]
 8012f58:	687b      	ldr	r3, [r7, #4]
 8012f5a:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8012f5c:	4b05      	ldr	r3, [pc, #20]	@ (8012f74 <vTaskInternalSetTimeOutState+0x28>)
 8012f5e:	681a      	ldr	r2, [r3, #0]
 8012f60:	687b      	ldr	r3, [r7, #4]
 8012f62:	605a      	str	r2, [r3, #4]
}
 8012f64:	bf00      	nop
 8012f66:	370c      	adds	r7, #12
 8012f68:	46bd      	mov	sp, r7
 8012f6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012f6e:	4770      	bx	lr
 8012f70:	20001b3c 	.word	0x20001b3c
 8012f74:	20001b28 	.word	0x20001b28

08012f78 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8012f78:	b580      	push	{r7, lr}
 8012f7a:	b088      	sub	sp, #32
 8012f7c:	af00      	add	r7, sp, #0
 8012f7e:	6078      	str	r0, [r7, #4]
 8012f80:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8012f82:	687b      	ldr	r3, [r7, #4]
 8012f84:	2b00      	cmp	r3, #0
 8012f86:	d10b      	bne.n	8012fa0 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8012f88:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012f8c:	f383 8811 	msr	BASEPRI, r3
 8012f90:	f3bf 8f6f 	isb	sy
 8012f94:	f3bf 8f4f 	dsb	sy
 8012f98:	613b      	str	r3, [r7, #16]
}
 8012f9a:	bf00      	nop
 8012f9c:	bf00      	nop
 8012f9e:	e7fd      	b.n	8012f9c <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8012fa0:	683b      	ldr	r3, [r7, #0]
 8012fa2:	2b00      	cmp	r3, #0
 8012fa4:	d10b      	bne.n	8012fbe <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8012fa6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012faa:	f383 8811 	msr	BASEPRI, r3
 8012fae:	f3bf 8f6f 	isb	sy
 8012fb2:	f3bf 8f4f 	dsb	sy
 8012fb6:	60fb      	str	r3, [r7, #12]
}
 8012fb8:	bf00      	nop
 8012fba:	bf00      	nop
 8012fbc:	e7fd      	b.n	8012fba <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8012fbe:	f000 fc93 	bl	80138e8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8012fc2:	4b1d      	ldr	r3, [pc, #116]	@ (8013038 <xTaskCheckForTimeOut+0xc0>)
 8012fc4:	681b      	ldr	r3, [r3, #0]
 8012fc6:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8012fc8:	687b      	ldr	r3, [r7, #4]
 8012fca:	685b      	ldr	r3, [r3, #4]
 8012fcc:	69ba      	ldr	r2, [r7, #24]
 8012fce:	1ad3      	subs	r3, r2, r3
 8012fd0:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8012fd2:	683b      	ldr	r3, [r7, #0]
 8012fd4:	681b      	ldr	r3, [r3, #0]
 8012fd6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012fda:	d102      	bne.n	8012fe2 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8012fdc:	2300      	movs	r3, #0
 8012fde:	61fb      	str	r3, [r7, #28]
 8012fe0:	e023      	b.n	801302a <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8012fe2:	687b      	ldr	r3, [r7, #4]
 8012fe4:	681a      	ldr	r2, [r3, #0]
 8012fe6:	4b15      	ldr	r3, [pc, #84]	@ (801303c <xTaskCheckForTimeOut+0xc4>)
 8012fe8:	681b      	ldr	r3, [r3, #0]
 8012fea:	429a      	cmp	r2, r3
 8012fec:	d007      	beq.n	8012ffe <xTaskCheckForTimeOut+0x86>
 8012fee:	687b      	ldr	r3, [r7, #4]
 8012ff0:	685b      	ldr	r3, [r3, #4]
 8012ff2:	69ba      	ldr	r2, [r7, #24]
 8012ff4:	429a      	cmp	r2, r3
 8012ff6:	d302      	bcc.n	8012ffe <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8012ff8:	2301      	movs	r3, #1
 8012ffa:	61fb      	str	r3, [r7, #28]
 8012ffc:	e015      	b.n	801302a <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8012ffe:	683b      	ldr	r3, [r7, #0]
 8013000:	681b      	ldr	r3, [r3, #0]
 8013002:	697a      	ldr	r2, [r7, #20]
 8013004:	429a      	cmp	r2, r3
 8013006:	d20b      	bcs.n	8013020 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8013008:	683b      	ldr	r3, [r7, #0]
 801300a:	681a      	ldr	r2, [r3, #0]
 801300c:	697b      	ldr	r3, [r7, #20]
 801300e:	1ad2      	subs	r2, r2, r3
 8013010:	683b      	ldr	r3, [r7, #0]
 8013012:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8013014:	6878      	ldr	r0, [r7, #4]
 8013016:	f7ff ff99 	bl	8012f4c <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 801301a:	2300      	movs	r3, #0
 801301c:	61fb      	str	r3, [r7, #28]
 801301e:	e004      	b.n	801302a <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8013020:	683b      	ldr	r3, [r7, #0]
 8013022:	2200      	movs	r2, #0
 8013024:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8013026:	2301      	movs	r3, #1
 8013028:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 801302a:	f000 fc8f 	bl	801394c <vPortExitCritical>

	return xReturn;
 801302e:	69fb      	ldr	r3, [r7, #28]
}
 8013030:	4618      	mov	r0, r3
 8013032:	3720      	adds	r7, #32
 8013034:	46bd      	mov	sp, r7
 8013036:	bd80      	pop	{r7, pc}
 8013038:	20001b28 	.word	0x20001b28
 801303c:	20001b3c 	.word	0x20001b3c

08013040 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8013040:	b480      	push	{r7}
 8013042:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8013044:	4b03      	ldr	r3, [pc, #12]	@ (8013054 <vTaskMissedYield+0x14>)
 8013046:	2201      	movs	r2, #1
 8013048:	601a      	str	r2, [r3, #0]
}
 801304a:	bf00      	nop
 801304c:	46bd      	mov	sp, r7
 801304e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013052:	4770      	bx	lr
 8013054:	20001b38 	.word	0x20001b38

08013058 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8013058:	b580      	push	{r7, lr}
 801305a:	b082      	sub	sp, #8
 801305c:	af00      	add	r7, sp, #0
 801305e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8013060:	f000 f852 	bl	8013108 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8013064:	4b06      	ldr	r3, [pc, #24]	@ (8013080 <prvIdleTask+0x28>)
 8013066:	681b      	ldr	r3, [r3, #0]
 8013068:	2b01      	cmp	r3, #1
 801306a:	d9f9      	bls.n	8013060 <prvIdleTask+0x8>
			{
				taskYIELD();
 801306c:	4b05      	ldr	r3, [pc, #20]	@ (8013084 <prvIdleTask+0x2c>)
 801306e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8013072:	601a      	str	r2, [r3, #0]
 8013074:	f3bf 8f4f 	dsb	sy
 8013078:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 801307c:	e7f0      	b.n	8013060 <prvIdleTask+0x8>
 801307e:	bf00      	nop
 8013080:	20001a28 	.word	0x20001a28
 8013084:	e000ed04 	.word	0xe000ed04

08013088 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8013088:	b580      	push	{r7, lr}
 801308a:	b082      	sub	sp, #8
 801308c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 801308e:	2300      	movs	r3, #0
 8013090:	607b      	str	r3, [r7, #4]
 8013092:	e00c      	b.n	80130ae <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8013094:	687a      	ldr	r2, [r7, #4]
 8013096:	4613      	mov	r3, r2
 8013098:	009b      	lsls	r3, r3, #2
 801309a:	4413      	add	r3, r2
 801309c:	009b      	lsls	r3, r3, #2
 801309e:	4a12      	ldr	r2, [pc, #72]	@ (80130e8 <prvInitialiseTaskLists+0x60>)
 80130a0:	4413      	add	r3, r2
 80130a2:	4618      	mov	r0, r3
 80130a4:	f7fe fbc1 	bl	801182a <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80130a8:	687b      	ldr	r3, [r7, #4]
 80130aa:	3301      	adds	r3, #1
 80130ac:	607b      	str	r3, [r7, #4]
 80130ae:	687b      	ldr	r3, [r7, #4]
 80130b0:	2b06      	cmp	r3, #6
 80130b2:	d9ef      	bls.n	8013094 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80130b4:	480d      	ldr	r0, [pc, #52]	@ (80130ec <prvInitialiseTaskLists+0x64>)
 80130b6:	f7fe fbb8 	bl	801182a <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80130ba:	480d      	ldr	r0, [pc, #52]	@ (80130f0 <prvInitialiseTaskLists+0x68>)
 80130bc:	f7fe fbb5 	bl	801182a <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80130c0:	480c      	ldr	r0, [pc, #48]	@ (80130f4 <prvInitialiseTaskLists+0x6c>)
 80130c2:	f7fe fbb2 	bl	801182a <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80130c6:	480c      	ldr	r0, [pc, #48]	@ (80130f8 <prvInitialiseTaskLists+0x70>)
 80130c8:	f7fe fbaf 	bl	801182a <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80130cc:	480b      	ldr	r0, [pc, #44]	@ (80130fc <prvInitialiseTaskLists+0x74>)
 80130ce:	f7fe fbac 	bl	801182a <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80130d2:	4b0b      	ldr	r3, [pc, #44]	@ (8013100 <prvInitialiseTaskLists+0x78>)
 80130d4:	4a05      	ldr	r2, [pc, #20]	@ (80130ec <prvInitialiseTaskLists+0x64>)
 80130d6:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80130d8:	4b0a      	ldr	r3, [pc, #40]	@ (8013104 <prvInitialiseTaskLists+0x7c>)
 80130da:	4a05      	ldr	r2, [pc, #20]	@ (80130f0 <prvInitialiseTaskLists+0x68>)
 80130dc:	601a      	str	r2, [r3, #0]
}
 80130de:	bf00      	nop
 80130e0:	3708      	adds	r7, #8
 80130e2:	46bd      	mov	sp, r7
 80130e4:	bd80      	pop	{r7, pc}
 80130e6:	bf00      	nop
 80130e8:	20001a28 	.word	0x20001a28
 80130ec:	20001ab4 	.word	0x20001ab4
 80130f0:	20001ac8 	.word	0x20001ac8
 80130f4:	20001ae4 	.word	0x20001ae4
 80130f8:	20001af8 	.word	0x20001af8
 80130fc:	20001b10 	.word	0x20001b10
 8013100:	20001adc 	.word	0x20001adc
 8013104:	20001ae0 	.word	0x20001ae0

08013108 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8013108:	b580      	push	{r7, lr}
 801310a:	b082      	sub	sp, #8
 801310c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 801310e:	e019      	b.n	8013144 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8013110:	f000 fbea 	bl	80138e8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8013114:	4b10      	ldr	r3, [pc, #64]	@ (8013158 <prvCheckTasksWaitingTermination+0x50>)
 8013116:	68db      	ldr	r3, [r3, #12]
 8013118:	68db      	ldr	r3, [r3, #12]
 801311a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 801311c:	687b      	ldr	r3, [r7, #4]
 801311e:	3304      	adds	r3, #4
 8013120:	4618      	mov	r0, r3
 8013122:	f7fe fc0c 	bl	801193e <uxListRemove>
				--uxCurrentNumberOfTasks;
 8013126:	4b0d      	ldr	r3, [pc, #52]	@ (801315c <prvCheckTasksWaitingTermination+0x54>)
 8013128:	681b      	ldr	r3, [r3, #0]
 801312a:	3b01      	subs	r3, #1
 801312c:	4a0b      	ldr	r2, [pc, #44]	@ (801315c <prvCheckTasksWaitingTermination+0x54>)
 801312e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8013130:	4b0b      	ldr	r3, [pc, #44]	@ (8013160 <prvCheckTasksWaitingTermination+0x58>)
 8013132:	681b      	ldr	r3, [r3, #0]
 8013134:	3b01      	subs	r3, #1
 8013136:	4a0a      	ldr	r2, [pc, #40]	@ (8013160 <prvCheckTasksWaitingTermination+0x58>)
 8013138:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 801313a:	f000 fc07 	bl	801394c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 801313e:	6878      	ldr	r0, [r7, #4]
 8013140:	f000 f848 	bl	80131d4 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8013144:	4b06      	ldr	r3, [pc, #24]	@ (8013160 <prvCheckTasksWaitingTermination+0x58>)
 8013146:	681b      	ldr	r3, [r3, #0]
 8013148:	2b00      	cmp	r3, #0
 801314a:	d1e1      	bne.n	8013110 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 801314c:	bf00      	nop
 801314e:	bf00      	nop
 8013150:	3708      	adds	r7, #8
 8013152:	46bd      	mov	sp, r7
 8013154:	bd80      	pop	{r7, pc}
 8013156:	bf00      	nop
 8013158:	20001af8 	.word	0x20001af8
 801315c:	20001b24 	.word	0x20001b24
 8013160:	20001b0c 	.word	0x20001b0c

08013164 <prvTaskCheckFreeStackSpace>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark2 == 1 ) )

	static configSTACK_DEPTH_TYPE prvTaskCheckFreeStackSpace( const uint8_t * pucStackByte )
	{
 8013164:	b480      	push	{r7}
 8013166:	b085      	sub	sp, #20
 8013168:	af00      	add	r7, sp, #0
 801316a:	6078      	str	r0, [r7, #4]
	uint32_t ulCount = 0U;
 801316c:	2300      	movs	r3, #0
 801316e:	60fb      	str	r3, [r7, #12]

		while( *pucStackByte == ( uint8_t ) tskSTACK_FILL_BYTE )
 8013170:	e005      	b.n	801317e <prvTaskCheckFreeStackSpace+0x1a>
		{
			pucStackByte -= portSTACK_GROWTH;
 8013172:	687b      	ldr	r3, [r7, #4]
 8013174:	3301      	adds	r3, #1
 8013176:	607b      	str	r3, [r7, #4]
			ulCount++;
 8013178:	68fb      	ldr	r3, [r7, #12]
 801317a:	3301      	adds	r3, #1
 801317c:	60fb      	str	r3, [r7, #12]
		while( *pucStackByte == ( uint8_t ) tskSTACK_FILL_BYTE )
 801317e:	687b      	ldr	r3, [r7, #4]
 8013180:	781b      	ldrb	r3, [r3, #0]
 8013182:	2ba5      	cmp	r3, #165	@ 0xa5
 8013184:	d0f5      	beq.n	8013172 <prvTaskCheckFreeStackSpace+0xe>
		}

		ulCount /= ( uint32_t ) sizeof( StackType_t ); /*lint !e961 Casting is not redundant on smaller architectures. */
 8013186:	68fb      	ldr	r3, [r7, #12]
 8013188:	089b      	lsrs	r3, r3, #2
 801318a:	60fb      	str	r3, [r7, #12]

		return ( configSTACK_DEPTH_TYPE ) ulCount;
 801318c:	68fb      	ldr	r3, [r7, #12]
 801318e:	b29b      	uxth	r3, r3
	}
 8013190:	4618      	mov	r0, r3
 8013192:	3714      	adds	r7, #20
 8013194:	46bd      	mov	sp, r7
 8013196:	f85d 7b04 	ldr.w	r7, [sp], #4
 801319a:	4770      	bx	lr

0801319c <uxTaskGetStackHighWaterMark>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_uxTaskGetStackHighWaterMark == 1 )

	UBaseType_t uxTaskGetStackHighWaterMark( TaskHandle_t xTask )
	{
 801319c:	b580      	push	{r7, lr}
 801319e:	b086      	sub	sp, #24
 80131a0:	af00      	add	r7, sp, #0
 80131a2:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;
	uint8_t *pucEndOfStack;
	UBaseType_t uxReturn;

		pxTCB = prvGetTCBFromHandle( xTask );
 80131a4:	687b      	ldr	r3, [r7, #4]
 80131a6:	2b00      	cmp	r3, #0
 80131a8:	d102      	bne.n	80131b0 <uxTaskGetStackHighWaterMark+0x14>
 80131aa:	4b09      	ldr	r3, [pc, #36]	@ (80131d0 <uxTaskGetStackHighWaterMark+0x34>)
 80131ac:	681b      	ldr	r3, [r3, #0]
 80131ae:	e000      	b.n	80131b2 <uxTaskGetStackHighWaterMark+0x16>
 80131b0:	687b      	ldr	r3, [r7, #4]
 80131b2:	617b      	str	r3, [r7, #20]

		#if portSTACK_GROWTH < 0
		{
			pucEndOfStack = ( uint8_t * ) pxTCB->pxStack;
 80131b4:	697b      	ldr	r3, [r7, #20]
 80131b6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80131b8:	613b      	str	r3, [r7, #16]
		{
			pucEndOfStack = ( uint8_t * ) pxTCB->pxEndOfStack;
		}
		#endif

		uxReturn = ( UBaseType_t ) prvTaskCheckFreeStackSpace( pucEndOfStack );
 80131ba:	6938      	ldr	r0, [r7, #16]
 80131bc:	f7ff ffd2 	bl	8013164 <prvTaskCheckFreeStackSpace>
 80131c0:	4603      	mov	r3, r0
 80131c2:	60fb      	str	r3, [r7, #12]

		return uxReturn;
 80131c4:	68fb      	ldr	r3, [r7, #12]
	}
 80131c6:	4618      	mov	r0, r3
 80131c8:	3718      	adds	r7, #24
 80131ca:	46bd      	mov	sp, r7
 80131cc:	bd80      	pop	{r7, pc}
 80131ce:	bf00      	nop
 80131d0:	20001a24 	.word	0x20001a24

080131d4 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80131d4:	b580      	push	{r7, lr}
 80131d6:	b082      	sub	sp, #8
 80131d8:	af00      	add	r7, sp, #0
 80131da:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 80131dc:	687b      	ldr	r3, [r7, #4]
 80131de:	334c      	adds	r3, #76	@ 0x4c
 80131e0:	4618      	mov	r0, r3
 80131e2:	f001 fe6f 	bl	8014ec4 <_reclaim_reent>

		#if( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
		{
			/* The task can only have been allocated dynamically - free both
			the stack and TCB. */
			vPortFree( pxTCB->pxStack );
 80131e6:	687b      	ldr	r3, [r7, #4]
 80131e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80131ea:	4618      	mov	r0, r3
 80131ec:	f000 fd6c 	bl	8013cc8 <vPortFree>
			vPortFree( pxTCB );
 80131f0:	6878      	ldr	r0, [r7, #4]
 80131f2:	f000 fd69 	bl	8013cc8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80131f6:	bf00      	nop
 80131f8:	3708      	adds	r7, #8
 80131fa:	46bd      	mov	sp, r7
 80131fc:	bd80      	pop	{r7, pc}
	...

08013200 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8013200:	b480      	push	{r7}
 8013202:	b083      	sub	sp, #12
 8013204:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8013206:	4b0c      	ldr	r3, [pc, #48]	@ (8013238 <prvResetNextTaskUnblockTime+0x38>)
 8013208:	681b      	ldr	r3, [r3, #0]
 801320a:	681b      	ldr	r3, [r3, #0]
 801320c:	2b00      	cmp	r3, #0
 801320e:	d104      	bne.n	801321a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8013210:	4b0a      	ldr	r3, [pc, #40]	@ (801323c <prvResetNextTaskUnblockTime+0x3c>)
 8013212:	f04f 32ff 	mov.w	r2, #4294967295
 8013216:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8013218:	e008      	b.n	801322c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801321a:	4b07      	ldr	r3, [pc, #28]	@ (8013238 <prvResetNextTaskUnblockTime+0x38>)
 801321c:	681b      	ldr	r3, [r3, #0]
 801321e:	68db      	ldr	r3, [r3, #12]
 8013220:	68db      	ldr	r3, [r3, #12]
 8013222:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8013224:	687b      	ldr	r3, [r7, #4]
 8013226:	685b      	ldr	r3, [r3, #4]
 8013228:	4a04      	ldr	r2, [pc, #16]	@ (801323c <prvResetNextTaskUnblockTime+0x3c>)
 801322a:	6013      	str	r3, [r2, #0]
}
 801322c:	bf00      	nop
 801322e:	370c      	adds	r7, #12
 8013230:	46bd      	mov	sp, r7
 8013232:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013236:	4770      	bx	lr
 8013238:	20001adc 	.word	0x20001adc
 801323c:	20001b44 	.word	0x20001b44

08013240 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8013240:	b480      	push	{r7}
 8013242:	b083      	sub	sp, #12
 8013244:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8013246:	4b0b      	ldr	r3, [pc, #44]	@ (8013274 <xTaskGetSchedulerState+0x34>)
 8013248:	681b      	ldr	r3, [r3, #0]
 801324a:	2b00      	cmp	r3, #0
 801324c:	d102      	bne.n	8013254 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 801324e:	2301      	movs	r3, #1
 8013250:	607b      	str	r3, [r7, #4]
 8013252:	e008      	b.n	8013266 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8013254:	4b08      	ldr	r3, [pc, #32]	@ (8013278 <xTaskGetSchedulerState+0x38>)
 8013256:	681b      	ldr	r3, [r3, #0]
 8013258:	2b00      	cmp	r3, #0
 801325a:	d102      	bne.n	8013262 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 801325c:	2302      	movs	r3, #2
 801325e:	607b      	str	r3, [r7, #4]
 8013260:	e001      	b.n	8013266 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8013262:	2300      	movs	r3, #0
 8013264:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8013266:	687b      	ldr	r3, [r7, #4]
	}
 8013268:	4618      	mov	r0, r3
 801326a:	370c      	adds	r7, #12
 801326c:	46bd      	mov	sp, r7
 801326e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013272:	4770      	bx	lr
 8013274:	20001b30 	.word	0x20001b30
 8013278:	20001b4c 	.word	0x20001b4c

0801327c <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 801327c:	b580      	push	{r7, lr}
 801327e:	b084      	sub	sp, #16
 8013280:	af00      	add	r7, sp, #0
 8013282:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8013284:	687b      	ldr	r3, [r7, #4]
 8013286:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8013288:	2300      	movs	r3, #0
 801328a:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 801328c:	687b      	ldr	r3, [r7, #4]
 801328e:	2b00      	cmp	r3, #0
 8013290:	d05e      	beq.n	8013350 <xTaskPriorityInherit+0xd4>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8013292:	68bb      	ldr	r3, [r7, #8]
 8013294:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8013296:	4b31      	ldr	r3, [pc, #196]	@ (801335c <xTaskPriorityInherit+0xe0>)
 8013298:	681b      	ldr	r3, [r3, #0]
 801329a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801329c:	429a      	cmp	r2, r3
 801329e:	d24e      	bcs.n	801333e <xTaskPriorityInherit+0xc2>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80132a0:	68bb      	ldr	r3, [r7, #8]
 80132a2:	699b      	ldr	r3, [r3, #24]
 80132a4:	2b00      	cmp	r3, #0
 80132a6:	db06      	blt.n	80132b6 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80132a8:	4b2c      	ldr	r3, [pc, #176]	@ (801335c <xTaskPriorityInherit+0xe0>)
 80132aa:	681b      	ldr	r3, [r3, #0]
 80132ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80132ae:	f1c3 0207 	rsb	r2, r3, #7
 80132b2:	68bb      	ldr	r3, [r7, #8]
 80132b4:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 80132b6:	68bb      	ldr	r3, [r7, #8]
 80132b8:	6959      	ldr	r1, [r3, #20]
 80132ba:	68bb      	ldr	r3, [r7, #8]
 80132bc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80132be:	4613      	mov	r3, r2
 80132c0:	009b      	lsls	r3, r3, #2
 80132c2:	4413      	add	r3, r2
 80132c4:	009b      	lsls	r3, r3, #2
 80132c6:	4a26      	ldr	r2, [pc, #152]	@ (8013360 <xTaskPriorityInherit+0xe4>)
 80132c8:	4413      	add	r3, r2
 80132ca:	4299      	cmp	r1, r3
 80132cc:	d12f      	bne.n	801332e <xTaskPriorityInherit+0xb2>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80132ce:	68bb      	ldr	r3, [r7, #8]
 80132d0:	3304      	adds	r3, #4
 80132d2:	4618      	mov	r0, r3
 80132d4:	f7fe fb33 	bl	801193e <uxListRemove>
 80132d8:	4603      	mov	r3, r0
 80132da:	2b00      	cmp	r3, #0
 80132dc:	d10a      	bne.n	80132f4 <xTaskPriorityInherit+0x78>
					{
						/* It is known that the task is in its ready list so
						there is no need to check again and the port level
						reset macro can be called directly. */
						portRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority, uxTopReadyPriority );
 80132de:	68bb      	ldr	r3, [r7, #8]
 80132e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80132e2:	2201      	movs	r2, #1
 80132e4:	fa02 f303 	lsl.w	r3, r2, r3
 80132e8:	43da      	mvns	r2, r3
 80132ea:	4b1e      	ldr	r3, [pc, #120]	@ (8013364 <xTaskPriorityInherit+0xe8>)
 80132ec:	681b      	ldr	r3, [r3, #0]
 80132ee:	4013      	ands	r3, r2
 80132f0:	4a1c      	ldr	r2, [pc, #112]	@ (8013364 <xTaskPriorityInherit+0xe8>)
 80132f2:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80132f4:	4b19      	ldr	r3, [pc, #100]	@ (801335c <xTaskPriorityInherit+0xe0>)
 80132f6:	681b      	ldr	r3, [r3, #0]
 80132f8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80132fa:	68bb      	ldr	r3, [r7, #8]
 80132fc:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 80132fe:	68bb      	ldr	r3, [r7, #8]
 8013300:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8013302:	2201      	movs	r2, #1
 8013304:	409a      	lsls	r2, r3
 8013306:	4b17      	ldr	r3, [pc, #92]	@ (8013364 <xTaskPriorityInherit+0xe8>)
 8013308:	681b      	ldr	r3, [r3, #0]
 801330a:	4313      	orrs	r3, r2
 801330c:	4a15      	ldr	r2, [pc, #84]	@ (8013364 <xTaskPriorityInherit+0xe8>)
 801330e:	6013      	str	r3, [r2, #0]
 8013310:	68bb      	ldr	r3, [r7, #8]
 8013312:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8013314:	4613      	mov	r3, r2
 8013316:	009b      	lsls	r3, r3, #2
 8013318:	4413      	add	r3, r2
 801331a:	009b      	lsls	r3, r3, #2
 801331c:	4a10      	ldr	r2, [pc, #64]	@ (8013360 <xTaskPriorityInherit+0xe4>)
 801331e:	441a      	add	r2, r3
 8013320:	68bb      	ldr	r3, [r7, #8]
 8013322:	3304      	adds	r3, #4
 8013324:	4619      	mov	r1, r3
 8013326:	4610      	mov	r0, r2
 8013328:	f7fe faac 	bl	8011884 <vListInsertEnd>
 801332c:	e004      	b.n	8013338 <xTaskPriorityInherit+0xbc>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 801332e:	4b0b      	ldr	r3, [pc, #44]	@ (801335c <xTaskPriorityInherit+0xe0>)
 8013330:	681b      	ldr	r3, [r3, #0]
 8013332:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8013334:	68bb      	ldr	r3, [r7, #8]
 8013336:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8013338:	2301      	movs	r3, #1
 801333a:	60fb      	str	r3, [r7, #12]
 801333c:	e008      	b.n	8013350 <xTaskPriorityInherit+0xd4>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 801333e:	68bb      	ldr	r3, [r7, #8]
 8013340:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8013342:	4b06      	ldr	r3, [pc, #24]	@ (801335c <xTaskPriorityInherit+0xe0>)
 8013344:	681b      	ldr	r3, [r3, #0]
 8013346:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8013348:	429a      	cmp	r2, r3
 801334a:	d201      	bcs.n	8013350 <xTaskPriorityInherit+0xd4>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 801334c:	2301      	movs	r3, #1
 801334e:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8013350:	68fb      	ldr	r3, [r7, #12]
	}
 8013352:	4618      	mov	r0, r3
 8013354:	3710      	adds	r7, #16
 8013356:	46bd      	mov	sp, r7
 8013358:	bd80      	pop	{r7, pc}
 801335a:	bf00      	nop
 801335c:	20001a24 	.word	0x20001a24
 8013360:	20001a28 	.word	0x20001a28
 8013364:	20001b2c 	.word	0x20001b2c

08013368 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8013368:	b580      	push	{r7, lr}
 801336a:	b086      	sub	sp, #24
 801336c:	af00      	add	r7, sp, #0
 801336e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8013370:	687b      	ldr	r3, [r7, #4]
 8013372:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8013374:	2300      	movs	r3, #0
 8013376:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8013378:	687b      	ldr	r3, [r7, #4]
 801337a:	2b00      	cmp	r3, #0
 801337c:	d070      	beq.n	8013460 <xTaskPriorityDisinherit+0xf8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 801337e:	4b3b      	ldr	r3, [pc, #236]	@ (801346c <xTaskPriorityDisinherit+0x104>)
 8013380:	681b      	ldr	r3, [r3, #0]
 8013382:	693a      	ldr	r2, [r7, #16]
 8013384:	429a      	cmp	r2, r3
 8013386:	d00b      	beq.n	80133a0 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8013388:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801338c:	f383 8811 	msr	BASEPRI, r3
 8013390:	f3bf 8f6f 	isb	sy
 8013394:	f3bf 8f4f 	dsb	sy
 8013398:	60fb      	str	r3, [r7, #12]
}
 801339a:	bf00      	nop
 801339c:	bf00      	nop
 801339e:	e7fd      	b.n	801339c <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 80133a0:	693b      	ldr	r3, [r7, #16]
 80133a2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80133a4:	2b00      	cmp	r3, #0
 80133a6:	d10b      	bne.n	80133c0 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 80133a8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80133ac:	f383 8811 	msr	BASEPRI, r3
 80133b0:	f3bf 8f6f 	isb	sy
 80133b4:	f3bf 8f4f 	dsb	sy
 80133b8:	60bb      	str	r3, [r7, #8]
}
 80133ba:	bf00      	nop
 80133bc:	bf00      	nop
 80133be:	e7fd      	b.n	80133bc <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 80133c0:	693b      	ldr	r3, [r7, #16]
 80133c2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80133c4:	1e5a      	subs	r2, r3, #1
 80133c6:	693b      	ldr	r3, [r7, #16]
 80133c8:	649a      	str	r2, [r3, #72]	@ 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80133ca:	693b      	ldr	r3, [r7, #16]
 80133cc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80133ce:	693b      	ldr	r3, [r7, #16]
 80133d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80133d2:	429a      	cmp	r2, r3
 80133d4:	d044      	beq.n	8013460 <xTaskPriorityDisinherit+0xf8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80133d6:	693b      	ldr	r3, [r7, #16]
 80133d8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80133da:	2b00      	cmp	r3, #0
 80133dc:	d140      	bne.n	8013460 <xTaskPriorityDisinherit+0xf8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80133de:	693b      	ldr	r3, [r7, #16]
 80133e0:	3304      	adds	r3, #4
 80133e2:	4618      	mov	r0, r3
 80133e4:	f7fe faab 	bl	801193e <uxListRemove>
 80133e8:	4603      	mov	r3, r0
 80133ea:	2b00      	cmp	r3, #0
 80133ec:	d115      	bne.n	801341a <xTaskPriorityDisinherit+0xb2>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 80133ee:	693b      	ldr	r3, [r7, #16]
 80133f0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80133f2:	491f      	ldr	r1, [pc, #124]	@ (8013470 <xTaskPriorityDisinherit+0x108>)
 80133f4:	4613      	mov	r3, r2
 80133f6:	009b      	lsls	r3, r3, #2
 80133f8:	4413      	add	r3, r2
 80133fa:	009b      	lsls	r3, r3, #2
 80133fc:	440b      	add	r3, r1
 80133fe:	681b      	ldr	r3, [r3, #0]
 8013400:	2b00      	cmp	r3, #0
 8013402:	d10a      	bne.n	801341a <xTaskPriorityDisinherit+0xb2>
 8013404:	693b      	ldr	r3, [r7, #16]
 8013406:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8013408:	2201      	movs	r2, #1
 801340a:	fa02 f303 	lsl.w	r3, r2, r3
 801340e:	43da      	mvns	r2, r3
 8013410:	4b18      	ldr	r3, [pc, #96]	@ (8013474 <xTaskPriorityDisinherit+0x10c>)
 8013412:	681b      	ldr	r3, [r3, #0]
 8013414:	4013      	ands	r3, r2
 8013416:	4a17      	ldr	r2, [pc, #92]	@ (8013474 <xTaskPriorityDisinherit+0x10c>)
 8013418:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 801341a:	693b      	ldr	r3, [r7, #16]
 801341c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 801341e:	693b      	ldr	r3, [r7, #16]
 8013420:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8013422:	693b      	ldr	r3, [r7, #16]
 8013424:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8013426:	f1c3 0207 	rsb	r2, r3, #7
 801342a:	693b      	ldr	r3, [r7, #16]
 801342c:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 801342e:	693b      	ldr	r3, [r7, #16]
 8013430:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8013432:	2201      	movs	r2, #1
 8013434:	409a      	lsls	r2, r3
 8013436:	4b0f      	ldr	r3, [pc, #60]	@ (8013474 <xTaskPriorityDisinherit+0x10c>)
 8013438:	681b      	ldr	r3, [r3, #0]
 801343a:	4313      	orrs	r3, r2
 801343c:	4a0d      	ldr	r2, [pc, #52]	@ (8013474 <xTaskPriorityDisinherit+0x10c>)
 801343e:	6013      	str	r3, [r2, #0]
 8013440:	693b      	ldr	r3, [r7, #16]
 8013442:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8013444:	4613      	mov	r3, r2
 8013446:	009b      	lsls	r3, r3, #2
 8013448:	4413      	add	r3, r2
 801344a:	009b      	lsls	r3, r3, #2
 801344c:	4a08      	ldr	r2, [pc, #32]	@ (8013470 <xTaskPriorityDisinherit+0x108>)
 801344e:	441a      	add	r2, r3
 8013450:	693b      	ldr	r3, [r7, #16]
 8013452:	3304      	adds	r3, #4
 8013454:	4619      	mov	r1, r3
 8013456:	4610      	mov	r0, r2
 8013458:	f7fe fa14 	bl	8011884 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 801345c:	2301      	movs	r3, #1
 801345e:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8013460:	697b      	ldr	r3, [r7, #20]
	}
 8013462:	4618      	mov	r0, r3
 8013464:	3718      	adds	r7, #24
 8013466:	46bd      	mov	sp, r7
 8013468:	bd80      	pop	{r7, pc}
 801346a:	bf00      	nop
 801346c:	20001a24 	.word	0x20001a24
 8013470:	20001a28 	.word	0x20001a28
 8013474:	20001b2c 	.word	0x20001b2c

08013478 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8013478:	b580      	push	{r7, lr}
 801347a:	b088      	sub	sp, #32
 801347c:	af00      	add	r7, sp, #0
 801347e:	6078      	str	r0, [r7, #4]
 8013480:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 8013482:	687b      	ldr	r3, [r7, #4]
 8013484:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8013486:	2301      	movs	r3, #1
 8013488:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 801348a:	687b      	ldr	r3, [r7, #4]
 801348c:	2b00      	cmp	r3, #0
 801348e:	d079      	beq.n	8013584 <vTaskPriorityDisinheritAfterTimeout+0x10c>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8013490:	69bb      	ldr	r3, [r7, #24]
 8013492:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8013494:	2b00      	cmp	r3, #0
 8013496:	d10b      	bne.n	80134b0 <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 8013498:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801349c:	f383 8811 	msr	BASEPRI, r3
 80134a0:	f3bf 8f6f 	isb	sy
 80134a4:	f3bf 8f4f 	dsb	sy
 80134a8:	60fb      	str	r3, [r7, #12]
}
 80134aa:	bf00      	nop
 80134ac:	bf00      	nop
 80134ae:	e7fd      	b.n	80134ac <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 80134b0:	69bb      	ldr	r3, [r7, #24]
 80134b2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80134b4:	683a      	ldr	r2, [r7, #0]
 80134b6:	429a      	cmp	r2, r3
 80134b8:	d902      	bls.n	80134c0 <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 80134ba:	683b      	ldr	r3, [r7, #0]
 80134bc:	61fb      	str	r3, [r7, #28]
 80134be:	e002      	b.n	80134c6 <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 80134c0:	69bb      	ldr	r3, [r7, #24]
 80134c2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80134c4:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 80134c6:	69bb      	ldr	r3, [r7, #24]
 80134c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80134ca:	69fa      	ldr	r2, [r7, #28]
 80134cc:	429a      	cmp	r2, r3
 80134ce:	d059      	beq.n	8013584 <vTaskPriorityDisinheritAfterTimeout+0x10c>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 80134d0:	69bb      	ldr	r3, [r7, #24]
 80134d2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80134d4:	697a      	ldr	r2, [r7, #20]
 80134d6:	429a      	cmp	r2, r3
 80134d8:	d154      	bne.n	8013584 <vTaskPriorityDisinheritAfterTimeout+0x10c>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 80134da:	4b2c      	ldr	r3, [pc, #176]	@ (801358c <vTaskPriorityDisinheritAfterTimeout+0x114>)
 80134dc:	681b      	ldr	r3, [r3, #0]
 80134de:	69ba      	ldr	r2, [r7, #24]
 80134e0:	429a      	cmp	r2, r3
 80134e2:	d10b      	bne.n	80134fc <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 80134e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80134e8:	f383 8811 	msr	BASEPRI, r3
 80134ec:	f3bf 8f6f 	isb	sy
 80134f0:	f3bf 8f4f 	dsb	sy
 80134f4:	60bb      	str	r3, [r7, #8]
}
 80134f6:	bf00      	nop
 80134f8:	bf00      	nop
 80134fa:	e7fd      	b.n	80134f8 <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 80134fc:	69bb      	ldr	r3, [r7, #24]
 80134fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8013500:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 8013502:	69bb      	ldr	r3, [r7, #24]
 8013504:	69fa      	ldr	r2, [r7, #28]
 8013506:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8013508:	69bb      	ldr	r3, [r7, #24]
 801350a:	699b      	ldr	r3, [r3, #24]
 801350c:	2b00      	cmp	r3, #0
 801350e:	db04      	blt.n	801351a <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8013510:	69fb      	ldr	r3, [r7, #28]
 8013512:	f1c3 0207 	rsb	r2, r3, #7
 8013516:	69bb      	ldr	r3, [r7, #24]
 8013518:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 801351a:	69bb      	ldr	r3, [r7, #24]
 801351c:	6959      	ldr	r1, [r3, #20]
 801351e:	693a      	ldr	r2, [r7, #16]
 8013520:	4613      	mov	r3, r2
 8013522:	009b      	lsls	r3, r3, #2
 8013524:	4413      	add	r3, r2
 8013526:	009b      	lsls	r3, r3, #2
 8013528:	4a19      	ldr	r2, [pc, #100]	@ (8013590 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 801352a:	4413      	add	r3, r2
 801352c:	4299      	cmp	r1, r3
 801352e:	d129      	bne.n	8013584 <vTaskPriorityDisinheritAfterTimeout+0x10c>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8013530:	69bb      	ldr	r3, [r7, #24]
 8013532:	3304      	adds	r3, #4
 8013534:	4618      	mov	r0, r3
 8013536:	f7fe fa02 	bl	801193e <uxListRemove>
 801353a:	4603      	mov	r3, r0
 801353c:	2b00      	cmp	r3, #0
 801353e:	d10a      	bne.n	8013556 <vTaskPriorityDisinheritAfterTimeout+0xde>
						{
							/* It is known that the task is in its ready list so
							there is no need to check again and the port level
							reset macro can be called directly. */
							portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 8013540:	69bb      	ldr	r3, [r7, #24]
 8013542:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8013544:	2201      	movs	r2, #1
 8013546:	fa02 f303 	lsl.w	r3, r2, r3
 801354a:	43da      	mvns	r2, r3
 801354c:	4b11      	ldr	r3, [pc, #68]	@ (8013594 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 801354e:	681b      	ldr	r3, [r3, #0]
 8013550:	4013      	ands	r3, r2
 8013552:	4a10      	ldr	r2, [pc, #64]	@ (8013594 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 8013554:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8013556:	69bb      	ldr	r3, [r7, #24]
 8013558:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801355a:	2201      	movs	r2, #1
 801355c:	409a      	lsls	r2, r3
 801355e:	4b0d      	ldr	r3, [pc, #52]	@ (8013594 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 8013560:	681b      	ldr	r3, [r3, #0]
 8013562:	4313      	orrs	r3, r2
 8013564:	4a0b      	ldr	r2, [pc, #44]	@ (8013594 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 8013566:	6013      	str	r3, [r2, #0]
 8013568:	69bb      	ldr	r3, [r7, #24]
 801356a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801356c:	4613      	mov	r3, r2
 801356e:	009b      	lsls	r3, r3, #2
 8013570:	4413      	add	r3, r2
 8013572:	009b      	lsls	r3, r3, #2
 8013574:	4a06      	ldr	r2, [pc, #24]	@ (8013590 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 8013576:	441a      	add	r2, r3
 8013578:	69bb      	ldr	r3, [r7, #24]
 801357a:	3304      	adds	r3, #4
 801357c:	4619      	mov	r1, r3
 801357e:	4610      	mov	r0, r2
 8013580:	f7fe f980 	bl	8011884 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8013584:	bf00      	nop
 8013586:	3720      	adds	r7, #32
 8013588:	46bd      	mov	sp, r7
 801358a:	bd80      	pop	{r7, pc}
 801358c:	20001a24 	.word	0x20001a24
 8013590:	20001a28 	.word	0x20001a28
 8013594:	20001b2c 	.word	0x20001b2c

08013598 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8013598:	b480      	push	{r7}
 801359a:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 801359c:	4b07      	ldr	r3, [pc, #28]	@ (80135bc <pvTaskIncrementMutexHeldCount+0x24>)
 801359e:	681b      	ldr	r3, [r3, #0]
 80135a0:	2b00      	cmp	r3, #0
 80135a2:	d004      	beq.n	80135ae <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 80135a4:	4b05      	ldr	r3, [pc, #20]	@ (80135bc <pvTaskIncrementMutexHeldCount+0x24>)
 80135a6:	681b      	ldr	r3, [r3, #0]
 80135a8:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80135aa:	3201      	adds	r2, #1
 80135ac:	649a      	str	r2, [r3, #72]	@ 0x48
		}

		return pxCurrentTCB;
 80135ae:	4b03      	ldr	r3, [pc, #12]	@ (80135bc <pvTaskIncrementMutexHeldCount+0x24>)
 80135b0:	681b      	ldr	r3, [r3, #0]
	}
 80135b2:	4618      	mov	r0, r3
 80135b4:	46bd      	mov	sp, r7
 80135b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80135ba:	4770      	bx	lr
 80135bc:	20001a24 	.word	0x20001a24

080135c0 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80135c0:	b580      	push	{r7, lr}
 80135c2:	b084      	sub	sp, #16
 80135c4:	af00      	add	r7, sp, #0
 80135c6:	6078      	str	r0, [r7, #4]
 80135c8:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80135ca:	4b29      	ldr	r3, [pc, #164]	@ (8013670 <prvAddCurrentTaskToDelayedList+0xb0>)
 80135cc:	681b      	ldr	r3, [r3, #0]
 80135ce:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80135d0:	4b28      	ldr	r3, [pc, #160]	@ (8013674 <prvAddCurrentTaskToDelayedList+0xb4>)
 80135d2:	681b      	ldr	r3, [r3, #0]
 80135d4:	3304      	adds	r3, #4
 80135d6:	4618      	mov	r0, r3
 80135d8:	f7fe f9b1 	bl	801193e <uxListRemove>
 80135dc:	4603      	mov	r3, r0
 80135de:	2b00      	cmp	r3, #0
 80135e0:	d10b      	bne.n	80135fa <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 80135e2:	4b24      	ldr	r3, [pc, #144]	@ (8013674 <prvAddCurrentTaskToDelayedList+0xb4>)
 80135e4:	681b      	ldr	r3, [r3, #0]
 80135e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80135e8:	2201      	movs	r2, #1
 80135ea:	fa02 f303 	lsl.w	r3, r2, r3
 80135ee:	43da      	mvns	r2, r3
 80135f0:	4b21      	ldr	r3, [pc, #132]	@ (8013678 <prvAddCurrentTaskToDelayedList+0xb8>)
 80135f2:	681b      	ldr	r3, [r3, #0]
 80135f4:	4013      	ands	r3, r2
 80135f6:	4a20      	ldr	r2, [pc, #128]	@ (8013678 <prvAddCurrentTaskToDelayedList+0xb8>)
 80135f8:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80135fa:	687b      	ldr	r3, [r7, #4]
 80135fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013600:	d10a      	bne.n	8013618 <prvAddCurrentTaskToDelayedList+0x58>
 8013602:	683b      	ldr	r3, [r7, #0]
 8013604:	2b00      	cmp	r3, #0
 8013606:	d007      	beq.n	8013618 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8013608:	4b1a      	ldr	r3, [pc, #104]	@ (8013674 <prvAddCurrentTaskToDelayedList+0xb4>)
 801360a:	681b      	ldr	r3, [r3, #0]
 801360c:	3304      	adds	r3, #4
 801360e:	4619      	mov	r1, r3
 8013610:	481a      	ldr	r0, [pc, #104]	@ (801367c <prvAddCurrentTaskToDelayedList+0xbc>)
 8013612:	f7fe f937 	bl	8011884 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8013616:	e026      	b.n	8013666 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8013618:	68fa      	ldr	r2, [r7, #12]
 801361a:	687b      	ldr	r3, [r7, #4]
 801361c:	4413      	add	r3, r2
 801361e:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8013620:	4b14      	ldr	r3, [pc, #80]	@ (8013674 <prvAddCurrentTaskToDelayedList+0xb4>)
 8013622:	681b      	ldr	r3, [r3, #0]
 8013624:	68ba      	ldr	r2, [r7, #8]
 8013626:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8013628:	68ba      	ldr	r2, [r7, #8]
 801362a:	68fb      	ldr	r3, [r7, #12]
 801362c:	429a      	cmp	r2, r3
 801362e:	d209      	bcs.n	8013644 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8013630:	4b13      	ldr	r3, [pc, #76]	@ (8013680 <prvAddCurrentTaskToDelayedList+0xc0>)
 8013632:	681a      	ldr	r2, [r3, #0]
 8013634:	4b0f      	ldr	r3, [pc, #60]	@ (8013674 <prvAddCurrentTaskToDelayedList+0xb4>)
 8013636:	681b      	ldr	r3, [r3, #0]
 8013638:	3304      	adds	r3, #4
 801363a:	4619      	mov	r1, r3
 801363c:	4610      	mov	r0, r2
 801363e:	f7fe f945 	bl	80118cc <vListInsert>
}
 8013642:	e010      	b.n	8013666 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8013644:	4b0f      	ldr	r3, [pc, #60]	@ (8013684 <prvAddCurrentTaskToDelayedList+0xc4>)
 8013646:	681a      	ldr	r2, [r3, #0]
 8013648:	4b0a      	ldr	r3, [pc, #40]	@ (8013674 <prvAddCurrentTaskToDelayedList+0xb4>)
 801364a:	681b      	ldr	r3, [r3, #0]
 801364c:	3304      	adds	r3, #4
 801364e:	4619      	mov	r1, r3
 8013650:	4610      	mov	r0, r2
 8013652:	f7fe f93b 	bl	80118cc <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8013656:	4b0c      	ldr	r3, [pc, #48]	@ (8013688 <prvAddCurrentTaskToDelayedList+0xc8>)
 8013658:	681b      	ldr	r3, [r3, #0]
 801365a:	68ba      	ldr	r2, [r7, #8]
 801365c:	429a      	cmp	r2, r3
 801365e:	d202      	bcs.n	8013666 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8013660:	4a09      	ldr	r2, [pc, #36]	@ (8013688 <prvAddCurrentTaskToDelayedList+0xc8>)
 8013662:	68bb      	ldr	r3, [r7, #8]
 8013664:	6013      	str	r3, [r2, #0]
}
 8013666:	bf00      	nop
 8013668:	3710      	adds	r7, #16
 801366a:	46bd      	mov	sp, r7
 801366c:	bd80      	pop	{r7, pc}
 801366e:	bf00      	nop
 8013670:	20001b28 	.word	0x20001b28
 8013674:	20001a24 	.word	0x20001a24
 8013678:	20001b2c 	.word	0x20001b2c
 801367c:	20001b10 	.word	0x20001b10
 8013680:	20001ae0 	.word	0x20001ae0
 8013684:	20001adc 	.word	0x20001adc
 8013688:	20001b44 	.word	0x20001b44

0801368c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 801368c:	b480      	push	{r7}
 801368e:	b085      	sub	sp, #20
 8013690:	af00      	add	r7, sp, #0
 8013692:	60f8      	str	r0, [r7, #12]
 8013694:	60b9      	str	r1, [r7, #8]
 8013696:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8013698:	68fb      	ldr	r3, [r7, #12]
 801369a:	3b04      	subs	r3, #4
 801369c:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 801369e:	68fb      	ldr	r3, [r7, #12]
 80136a0:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80136a4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80136a6:	68fb      	ldr	r3, [r7, #12]
 80136a8:	3b04      	subs	r3, #4
 80136aa:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80136ac:	68bb      	ldr	r3, [r7, #8]
 80136ae:	f023 0201 	bic.w	r2, r3, #1
 80136b2:	68fb      	ldr	r3, [r7, #12]
 80136b4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80136b6:	68fb      	ldr	r3, [r7, #12]
 80136b8:	3b04      	subs	r3, #4
 80136ba:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80136bc:	4a0c      	ldr	r2, [pc, #48]	@ (80136f0 <pxPortInitialiseStack+0x64>)
 80136be:	68fb      	ldr	r3, [r7, #12]
 80136c0:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80136c2:	68fb      	ldr	r3, [r7, #12]
 80136c4:	3b14      	subs	r3, #20
 80136c6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80136c8:	687a      	ldr	r2, [r7, #4]
 80136ca:	68fb      	ldr	r3, [r7, #12]
 80136cc:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 80136ce:	68fb      	ldr	r3, [r7, #12]
 80136d0:	3b04      	subs	r3, #4
 80136d2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80136d4:	68fb      	ldr	r3, [r7, #12]
 80136d6:	f06f 0202 	mvn.w	r2, #2
 80136da:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80136dc:	68fb      	ldr	r3, [r7, #12]
 80136de:	3b20      	subs	r3, #32
 80136e0:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80136e2:	68fb      	ldr	r3, [r7, #12]
}
 80136e4:	4618      	mov	r0, r3
 80136e6:	3714      	adds	r7, #20
 80136e8:	46bd      	mov	sp, r7
 80136ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80136ee:	4770      	bx	lr
 80136f0:	080136f5 	.word	0x080136f5

080136f4 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80136f4:	b480      	push	{r7}
 80136f6:	b085      	sub	sp, #20
 80136f8:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 80136fa:	2300      	movs	r3, #0
 80136fc:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80136fe:	4b13      	ldr	r3, [pc, #76]	@ (801374c <prvTaskExitError+0x58>)
 8013700:	681b      	ldr	r3, [r3, #0]
 8013702:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013706:	d00b      	beq.n	8013720 <prvTaskExitError+0x2c>
	__asm volatile
 8013708:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801370c:	f383 8811 	msr	BASEPRI, r3
 8013710:	f3bf 8f6f 	isb	sy
 8013714:	f3bf 8f4f 	dsb	sy
 8013718:	60fb      	str	r3, [r7, #12]
}
 801371a:	bf00      	nop
 801371c:	bf00      	nop
 801371e:	e7fd      	b.n	801371c <prvTaskExitError+0x28>
	__asm volatile
 8013720:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013724:	f383 8811 	msr	BASEPRI, r3
 8013728:	f3bf 8f6f 	isb	sy
 801372c:	f3bf 8f4f 	dsb	sy
 8013730:	60bb      	str	r3, [r7, #8]
}
 8013732:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8013734:	bf00      	nop
 8013736:	687b      	ldr	r3, [r7, #4]
 8013738:	2b00      	cmp	r3, #0
 801373a:	d0fc      	beq.n	8013736 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 801373c:	bf00      	nop
 801373e:	bf00      	nop
 8013740:	3714      	adds	r7, #20
 8013742:	46bd      	mov	sp, r7
 8013744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013748:	4770      	bx	lr
 801374a:	bf00      	nop
 801374c:	20000044 	.word	0x20000044

08013750 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8013750:	4b07      	ldr	r3, [pc, #28]	@ (8013770 <pxCurrentTCBConst2>)
 8013752:	6819      	ldr	r1, [r3, #0]
 8013754:	6808      	ldr	r0, [r1, #0]
 8013756:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801375a:	f380 8809 	msr	PSP, r0
 801375e:	f3bf 8f6f 	isb	sy
 8013762:	f04f 0000 	mov.w	r0, #0
 8013766:	f380 8811 	msr	BASEPRI, r0
 801376a:	4770      	bx	lr
 801376c:	f3af 8000 	nop.w

08013770 <pxCurrentTCBConst2>:
 8013770:	20001a24 	.word	0x20001a24
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8013774:	bf00      	nop
 8013776:	bf00      	nop

08013778 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8013778:	4808      	ldr	r0, [pc, #32]	@ (801379c <prvPortStartFirstTask+0x24>)
 801377a:	6800      	ldr	r0, [r0, #0]
 801377c:	6800      	ldr	r0, [r0, #0]
 801377e:	f380 8808 	msr	MSP, r0
 8013782:	f04f 0000 	mov.w	r0, #0
 8013786:	f380 8814 	msr	CONTROL, r0
 801378a:	b662      	cpsie	i
 801378c:	b661      	cpsie	f
 801378e:	f3bf 8f4f 	dsb	sy
 8013792:	f3bf 8f6f 	isb	sy
 8013796:	df00      	svc	0
 8013798:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 801379a:	bf00      	nop
 801379c:	e000ed08 	.word	0xe000ed08

080137a0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80137a0:	b580      	push	{r7, lr}
 80137a2:	b086      	sub	sp, #24
 80137a4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80137a6:	4b47      	ldr	r3, [pc, #284]	@ (80138c4 <xPortStartScheduler+0x124>)
 80137a8:	681b      	ldr	r3, [r3, #0]
 80137aa:	4a47      	ldr	r2, [pc, #284]	@ (80138c8 <xPortStartScheduler+0x128>)
 80137ac:	4293      	cmp	r3, r2
 80137ae:	d10b      	bne.n	80137c8 <xPortStartScheduler+0x28>
	__asm volatile
 80137b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80137b4:	f383 8811 	msr	BASEPRI, r3
 80137b8:	f3bf 8f6f 	isb	sy
 80137bc:	f3bf 8f4f 	dsb	sy
 80137c0:	60fb      	str	r3, [r7, #12]
}
 80137c2:	bf00      	nop
 80137c4:	bf00      	nop
 80137c6:	e7fd      	b.n	80137c4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80137c8:	4b3e      	ldr	r3, [pc, #248]	@ (80138c4 <xPortStartScheduler+0x124>)
 80137ca:	681b      	ldr	r3, [r3, #0]
 80137cc:	4a3f      	ldr	r2, [pc, #252]	@ (80138cc <xPortStartScheduler+0x12c>)
 80137ce:	4293      	cmp	r3, r2
 80137d0:	d10b      	bne.n	80137ea <xPortStartScheduler+0x4a>
	__asm volatile
 80137d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80137d6:	f383 8811 	msr	BASEPRI, r3
 80137da:	f3bf 8f6f 	isb	sy
 80137de:	f3bf 8f4f 	dsb	sy
 80137e2:	613b      	str	r3, [r7, #16]
}
 80137e4:	bf00      	nop
 80137e6:	bf00      	nop
 80137e8:	e7fd      	b.n	80137e6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80137ea:	4b39      	ldr	r3, [pc, #228]	@ (80138d0 <xPortStartScheduler+0x130>)
 80137ec:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80137ee:	697b      	ldr	r3, [r7, #20]
 80137f0:	781b      	ldrb	r3, [r3, #0]
 80137f2:	b2db      	uxtb	r3, r3
 80137f4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80137f6:	697b      	ldr	r3, [r7, #20]
 80137f8:	22ff      	movs	r2, #255	@ 0xff
 80137fa:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80137fc:	697b      	ldr	r3, [r7, #20]
 80137fe:	781b      	ldrb	r3, [r3, #0]
 8013800:	b2db      	uxtb	r3, r3
 8013802:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8013804:	78fb      	ldrb	r3, [r7, #3]
 8013806:	b2db      	uxtb	r3, r3
 8013808:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 801380c:	b2da      	uxtb	r2, r3
 801380e:	4b31      	ldr	r3, [pc, #196]	@ (80138d4 <xPortStartScheduler+0x134>)
 8013810:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8013812:	4b31      	ldr	r3, [pc, #196]	@ (80138d8 <xPortStartScheduler+0x138>)
 8013814:	2207      	movs	r2, #7
 8013816:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8013818:	e009      	b.n	801382e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 801381a:	4b2f      	ldr	r3, [pc, #188]	@ (80138d8 <xPortStartScheduler+0x138>)
 801381c:	681b      	ldr	r3, [r3, #0]
 801381e:	3b01      	subs	r3, #1
 8013820:	4a2d      	ldr	r2, [pc, #180]	@ (80138d8 <xPortStartScheduler+0x138>)
 8013822:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8013824:	78fb      	ldrb	r3, [r7, #3]
 8013826:	b2db      	uxtb	r3, r3
 8013828:	005b      	lsls	r3, r3, #1
 801382a:	b2db      	uxtb	r3, r3
 801382c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 801382e:	78fb      	ldrb	r3, [r7, #3]
 8013830:	b2db      	uxtb	r3, r3
 8013832:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8013836:	2b80      	cmp	r3, #128	@ 0x80
 8013838:	d0ef      	beq.n	801381a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 801383a:	4b27      	ldr	r3, [pc, #156]	@ (80138d8 <xPortStartScheduler+0x138>)
 801383c:	681b      	ldr	r3, [r3, #0]
 801383e:	f1c3 0307 	rsb	r3, r3, #7
 8013842:	2b04      	cmp	r3, #4
 8013844:	d00b      	beq.n	801385e <xPortStartScheduler+0xbe>
	__asm volatile
 8013846:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801384a:	f383 8811 	msr	BASEPRI, r3
 801384e:	f3bf 8f6f 	isb	sy
 8013852:	f3bf 8f4f 	dsb	sy
 8013856:	60bb      	str	r3, [r7, #8]
}
 8013858:	bf00      	nop
 801385a:	bf00      	nop
 801385c:	e7fd      	b.n	801385a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 801385e:	4b1e      	ldr	r3, [pc, #120]	@ (80138d8 <xPortStartScheduler+0x138>)
 8013860:	681b      	ldr	r3, [r3, #0]
 8013862:	021b      	lsls	r3, r3, #8
 8013864:	4a1c      	ldr	r2, [pc, #112]	@ (80138d8 <xPortStartScheduler+0x138>)
 8013866:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8013868:	4b1b      	ldr	r3, [pc, #108]	@ (80138d8 <xPortStartScheduler+0x138>)
 801386a:	681b      	ldr	r3, [r3, #0]
 801386c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8013870:	4a19      	ldr	r2, [pc, #100]	@ (80138d8 <xPortStartScheduler+0x138>)
 8013872:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8013874:	687b      	ldr	r3, [r7, #4]
 8013876:	b2da      	uxtb	r2, r3
 8013878:	697b      	ldr	r3, [r7, #20]
 801387a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 801387c:	4b17      	ldr	r3, [pc, #92]	@ (80138dc <xPortStartScheduler+0x13c>)
 801387e:	681b      	ldr	r3, [r3, #0]
 8013880:	4a16      	ldr	r2, [pc, #88]	@ (80138dc <xPortStartScheduler+0x13c>)
 8013882:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8013886:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8013888:	4b14      	ldr	r3, [pc, #80]	@ (80138dc <xPortStartScheduler+0x13c>)
 801388a:	681b      	ldr	r3, [r3, #0]
 801388c:	4a13      	ldr	r2, [pc, #76]	@ (80138dc <xPortStartScheduler+0x13c>)
 801388e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8013892:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8013894:	f000 f8da 	bl	8013a4c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8013898:	4b11      	ldr	r3, [pc, #68]	@ (80138e0 <xPortStartScheduler+0x140>)
 801389a:	2200      	movs	r2, #0
 801389c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 801389e:	f000 f8f9 	bl	8013a94 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80138a2:	4b10      	ldr	r3, [pc, #64]	@ (80138e4 <xPortStartScheduler+0x144>)
 80138a4:	681b      	ldr	r3, [r3, #0]
 80138a6:	4a0f      	ldr	r2, [pc, #60]	@ (80138e4 <xPortStartScheduler+0x144>)
 80138a8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 80138ac:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80138ae:	f7ff ff63 	bl	8013778 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80138b2:	f7ff fa5d 	bl	8012d70 <vTaskSwitchContext>
	prvTaskExitError();
 80138b6:	f7ff ff1d 	bl	80136f4 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80138ba:	2300      	movs	r3, #0
}
 80138bc:	4618      	mov	r0, r3
 80138be:	3718      	adds	r7, #24
 80138c0:	46bd      	mov	sp, r7
 80138c2:	bd80      	pop	{r7, pc}
 80138c4:	e000ed00 	.word	0xe000ed00
 80138c8:	410fc271 	.word	0x410fc271
 80138cc:	410fc270 	.word	0x410fc270
 80138d0:	e000e400 	.word	0xe000e400
 80138d4:	20001b50 	.word	0x20001b50
 80138d8:	20001b54 	.word	0x20001b54
 80138dc:	e000ed20 	.word	0xe000ed20
 80138e0:	20000044 	.word	0x20000044
 80138e4:	e000ef34 	.word	0xe000ef34

080138e8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80138e8:	b480      	push	{r7}
 80138ea:	b083      	sub	sp, #12
 80138ec:	af00      	add	r7, sp, #0
	__asm volatile
 80138ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80138f2:	f383 8811 	msr	BASEPRI, r3
 80138f6:	f3bf 8f6f 	isb	sy
 80138fa:	f3bf 8f4f 	dsb	sy
 80138fe:	607b      	str	r3, [r7, #4]
}
 8013900:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8013902:	4b10      	ldr	r3, [pc, #64]	@ (8013944 <vPortEnterCritical+0x5c>)
 8013904:	681b      	ldr	r3, [r3, #0]
 8013906:	3301      	adds	r3, #1
 8013908:	4a0e      	ldr	r2, [pc, #56]	@ (8013944 <vPortEnterCritical+0x5c>)
 801390a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 801390c:	4b0d      	ldr	r3, [pc, #52]	@ (8013944 <vPortEnterCritical+0x5c>)
 801390e:	681b      	ldr	r3, [r3, #0]
 8013910:	2b01      	cmp	r3, #1
 8013912:	d110      	bne.n	8013936 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8013914:	4b0c      	ldr	r3, [pc, #48]	@ (8013948 <vPortEnterCritical+0x60>)
 8013916:	681b      	ldr	r3, [r3, #0]
 8013918:	b2db      	uxtb	r3, r3
 801391a:	2b00      	cmp	r3, #0
 801391c:	d00b      	beq.n	8013936 <vPortEnterCritical+0x4e>
	__asm volatile
 801391e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013922:	f383 8811 	msr	BASEPRI, r3
 8013926:	f3bf 8f6f 	isb	sy
 801392a:	f3bf 8f4f 	dsb	sy
 801392e:	603b      	str	r3, [r7, #0]
}
 8013930:	bf00      	nop
 8013932:	bf00      	nop
 8013934:	e7fd      	b.n	8013932 <vPortEnterCritical+0x4a>
	}
}
 8013936:	bf00      	nop
 8013938:	370c      	adds	r7, #12
 801393a:	46bd      	mov	sp, r7
 801393c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013940:	4770      	bx	lr
 8013942:	bf00      	nop
 8013944:	20000044 	.word	0x20000044
 8013948:	e000ed04 	.word	0xe000ed04

0801394c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 801394c:	b480      	push	{r7}
 801394e:	b083      	sub	sp, #12
 8013950:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8013952:	4b12      	ldr	r3, [pc, #72]	@ (801399c <vPortExitCritical+0x50>)
 8013954:	681b      	ldr	r3, [r3, #0]
 8013956:	2b00      	cmp	r3, #0
 8013958:	d10b      	bne.n	8013972 <vPortExitCritical+0x26>
	__asm volatile
 801395a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801395e:	f383 8811 	msr	BASEPRI, r3
 8013962:	f3bf 8f6f 	isb	sy
 8013966:	f3bf 8f4f 	dsb	sy
 801396a:	607b      	str	r3, [r7, #4]
}
 801396c:	bf00      	nop
 801396e:	bf00      	nop
 8013970:	e7fd      	b.n	801396e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8013972:	4b0a      	ldr	r3, [pc, #40]	@ (801399c <vPortExitCritical+0x50>)
 8013974:	681b      	ldr	r3, [r3, #0]
 8013976:	3b01      	subs	r3, #1
 8013978:	4a08      	ldr	r2, [pc, #32]	@ (801399c <vPortExitCritical+0x50>)
 801397a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 801397c:	4b07      	ldr	r3, [pc, #28]	@ (801399c <vPortExitCritical+0x50>)
 801397e:	681b      	ldr	r3, [r3, #0]
 8013980:	2b00      	cmp	r3, #0
 8013982:	d105      	bne.n	8013990 <vPortExitCritical+0x44>
 8013984:	2300      	movs	r3, #0
 8013986:	603b      	str	r3, [r7, #0]
	__asm volatile
 8013988:	683b      	ldr	r3, [r7, #0]
 801398a:	f383 8811 	msr	BASEPRI, r3
}
 801398e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8013990:	bf00      	nop
 8013992:	370c      	adds	r7, #12
 8013994:	46bd      	mov	sp, r7
 8013996:	f85d 7b04 	ldr.w	r7, [sp], #4
 801399a:	4770      	bx	lr
 801399c:	20000044 	.word	0x20000044

080139a0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80139a0:	f3ef 8009 	mrs	r0, PSP
 80139a4:	f3bf 8f6f 	isb	sy
 80139a8:	4b15      	ldr	r3, [pc, #84]	@ (8013a00 <pxCurrentTCBConst>)
 80139aa:	681a      	ldr	r2, [r3, #0]
 80139ac:	f01e 0f10 	tst.w	lr, #16
 80139b0:	bf08      	it	eq
 80139b2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80139b6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80139ba:	6010      	str	r0, [r2, #0]
 80139bc:	e92d 0009 	stmdb	sp!, {r0, r3}
 80139c0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 80139c4:	f380 8811 	msr	BASEPRI, r0
 80139c8:	f3bf 8f4f 	dsb	sy
 80139cc:	f3bf 8f6f 	isb	sy
 80139d0:	f7ff f9ce 	bl	8012d70 <vTaskSwitchContext>
 80139d4:	f04f 0000 	mov.w	r0, #0
 80139d8:	f380 8811 	msr	BASEPRI, r0
 80139dc:	bc09      	pop	{r0, r3}
 80139de:	6819      	ldr	r1, [r3, #0]
 80139e0:	6808      	ldr	r0, [r1, #0]
 80139e2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80139e6:	f01e 0f10 	tst.w	lr, #16
 80139ea:	bf08      	it	eq
 80139ec:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80139f0:	f380 8809 	msr	PSP, r0
 80139f4:	f3bf 8f6f 	isb	sy
 80139f8:	4770      	bx	lr
 80139fa:	bf00      	nop
 80139fc:	f3af 8000 	nop.w

08013a00 <pxCurrentTCBConst>:
 8013a00:	20001a24 	.word	0x20001a24
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8013a04:	bf00      	nop
 8013a06:	bf00      	nop

08013a08 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8013a08:	b580      	push	{r7, lr}
 8013a0a:	b082      	sub	sp, #8
 8013a0c:	af00      	add	r7, sp, #0
	__asm volatile
 8013a0e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013a12:	f383 8811 	msr	BASEPRI, r3
 8013a16:	f3bf 8f6f 	isb	sy
 8013a1a:	f3bf 8f4f 	dsb	sy
 8013a1e:	607b      	str	r3, [r7, #4]
}
 8013a20:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8013a22:	f7ff f8eb 	bl	8012bfc <xTaskIncrementTick>
 8013a26:	4603      	mov	r3, r0
 8013a28:	2b00      	cmp	r3, #0
 8013a2a:	d003      	beq.n	8013a34 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8013a2c:	4b06      	ldr	r3, [pc, #24]	@ (8013a48 <SysTick_Handler+0x40>)
 8013a2e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8013a32:	601a      	str	r2, [r3, #0]
 8013a34:	2300      	movs	r3, #0
 8013a36:	603b      	str	r3, [r7, #0]
	__asm volatile
 8013a38:	683b      	ldr	r3, [r7, #0]
 8013a3a:	f383 8811 	msr	BASEPRI, r3
}
 8013a3e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8013a40:	bf00      	nop
 8013a42:	3708      	adds	r7, #8
 8013a44:	46bd      	mov	sp, r7
 8013a46:	bd80      	pop	{r7, pc}
 8013a48:	e000ed04 	.word	0xe000ed04

08013a4c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8013a4c:	b480      	push	{r7}
 8013a4e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8013a50:	4b0b      	ldr	r3, [pc, #44]	@ (8013a80 <vPortSetupTimerInterrupt+0x34>)
 8013a52:	2200      	movs	r2, #0
 8013a54:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8013a56:	4b0b      	ldr	r3, [pc, #44]	@ (8013a84 <vPortSetupTimerInterrupt+0x38>)
 8013a58:	2200      	movs	r2, #0
 8013a5a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8013a5c:	4b0a      	ldr	r3, [pc, #40]	@ (8013a88 <vPortSetupTimerInterrupt+0x3c>)
 8013a5e:	681b      	ldr	r3, [r3, #0]
 8013a60:	4a0a      	ldr	r2, [pc, #40]	@ (8013a8c <vPortSetupTimerInterrupt+0x40>)
 8013a62:	fba2 2303 	umull	r2, r3, r2, r3
 8013a66:	099b      	lsrs	r3, r3, #6
 8013a68:	4a09      	ldr	r2, [pc, #36]	@ (8013a90 <vPortSetupTimerInterrupt+0x44>)
 8013a6a:	3b01      	subs	r3, #1
 8013a6c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8013a6e:	4b04      	ldr	r3, [pc, #16]	@ (8013a80 <vPortSetupTimerInterrupt+0x34>)
 8013a70:	2207      	movs	r2, #7
 8013a72:	601a      	str	r2, [r3, #0]
}
 8013a74:	bf00      	nop
 8013a76:	46bd      	mov	sp, r7
 8013a78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013a7c:	4770      	bx	lr
 8013a7e:	bf00      	nop
 8013a80:	e000e010 	.word	0xe000e010
 8013a84:	e000e018 	.word	0xe000e018
 8013a88:	20000020 	.word	0x20000020
 8013a8c:	10624dd3 	.word	0x10624dd3
 8013a90:	e000e014 	.word	0xe000e014

08013a94 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8013a94:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8013aa4 <vPortEnableVFP+0x10>
 8013a98:	6801      	ldr	r1, [r0, #0]
 8013a9a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8013a9e:	6001      	str	r1, [r0, #0]
 8013aa0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8013aa2:	bf00      	nop
 8013aa4:	e000ed88 	.word	0xe000ed88

08013aa8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8013aa8:	b480      	push	{r7}
 8013aaa:	b085      	sub	sp, #20
 8013aac:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8013aae:	f3ef 8305 	mrs	r3, IPSR
 8013ab2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8013ab4:	68fb      	ldr	r3, [r7, #12]
 8013ab6:	2b0f      	cmp	r3, #15
 8013ab8:	d915      	bls.n	8013ae6 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8013aba:	4a18      	ldr	r2, [pc, #96]	@ (8013b1c <vPortValidateInterruptPriority+0x74>)
 8013abc:	68fb      	ldr	r3, [r7, #12]
 8013abe:	4413      	add	r3, r2
 8013ac0:	781b      	ldrb	r3, [r3, #0]
 8013ac2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8013ac4:	4b16      	ldr	r3, [pc, #88]	@ (8013b20 <vPortValidateInterruptPriority+0x78>)
 8013ac6:	781b      	ldrb	r3, [r3, #0]
 8013ac8:	7afa      	ldrb	r2, [r7, #11]
 8013aca:	429a      	cmp	r2, r3
 8013acc:	d20b      	bcs.n	8013ae6 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 8013ace:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013ad2:	f383 8811 	msr	BASEPRI, r3
 8013ad6:	f3bf 8f6f 	isb	sy
 8013ada:	f3bf 8f4f 	dsb	sy
 8013ade:	607b      	str	r3, [r7, #4]
}
 8013ae0:	bf00      	nop
 8013ae2:	bf00      	nop
 8013ae4:	e7fd      	b.n	8013ae2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8013ae6:	4b0f      	ldr	r3, [pc, #60]	@ (8013b24 <vPortValidateInterruptPriority+0x7c>)
 8013ae8:	681b      	ldr	r3, [r3, #0]
 8013aea:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8013aee:	4b0e      	ldr	r3, [pc, #56]	@ (8013b28 <vPortValidateInterruptPriority+0x80>)
 8013af0:	681b      	ldr	r3, [r3, #0]
 8013af2:	429a      	cmp	r2, r3
 8013af4:	d90b      	bls.n	8013b0e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8013af6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013afa:	f383 8811 	msr	BASEPRI, r3
 8013afe:	f3bf 8f6f 	isb	sy
 8013b02:	f3bf 8f4f 	dsb	sy
 8013b06:	603b      	str	r3, [r7, #0]
}
 8013b08:	bf00      	nop
 8013b0a:	bf00      	nop
 8013b0c:	e7fd      	b.n	8013b0a <vPortValidateInterruptPriority+0x62>
	}
 8013b0e:	bf00      	nop
 8013b10:	3714      	adds	r7, #20
 8013b12:	46bd      	mov	sp, r7
 8013b14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013b18:	4770      	bx	lr
 8013b1a:	bf00      	nop
 8013b1c:	e000e3f0 	.word	0xe000e3f0
 8013b20:	20001b50 	.word	0x20001b50
 8013b24:	e000ed0c 	.word	0xe000ed0c
 8013b28:	20001b54 	.word	0x20001b54

08013b2c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8013b2c:	b580      	push	{r7, lr}
 8013b2e:	b08a      	sub	sp, #40	@ 0x28
 8013b30:	af00      	add	r7, sp, #0
 8013b32:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8013b34:	2300      	movs	r3, #0
 8013b36:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8013b38:	f7fe ffa4 	bl	8012a84 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8013b3c:	4b5c      	ldr	r3, [pc, #368]	@ (8013cb0 <pvPortMalloc+0x184>)
 8013b3e:	681b      	ldr	r3, [r3, #0]
 8013b40:	2b00      	cmp	r3, #0
 8013b42:	d101      	bne.n	8013b48 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8013b44:	f000 f924 	bl	8013d90 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8013b48:	4b5a      	ldr	r3, [pc, #360]	@ (8013cb4 <pvPortMalloc+0x188>)
 8013b4a:	681a      	ldr	r2, [r3, #0]
 8013b4c:	687b      	ldr	r3, [r7, #4]
 8013b4e:	4013      	ands	r3, r2
 8013b50:	2b00      	cmp	r3, #0
 8013b52:	f040 8095 	bne.w	8013c80 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8013b56:	687b      	ldr	r3, [r7, #4]
 8013b58:	2b00      	cmp	r3, #0
 8013b5a:	d01e      	beq.n	8013b9a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8013b5c:	2208      	movs	r2, #8
 8013b5e:	687b      	ldr	r3, [r7, #4]
 8013b60:	4413      	add	r3, r2
 8013b62:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8013b64:	687b      	ldr	r3, [r7, #4]
 8013b66:	f003 0307 	and.w	r3, r3, #7
 8013b6a:	2b00      	cmp	r3, #0
 8013b6c:	d015      	beq.n	8013b9a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8013b6e:	687b      	ldr	r3, [r7, #4]
 8013b70:	f023 0307 	bic.w	r3, r3, #7
 8013b74:	3308      	adds	r3, #8
 8013b76:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8013b78:	687b      	ldr	r3, [r7, #4]
 8013b7a:	f003 0307 	and.w	r3, r3, #7
 8013b7e:	2b00      	cmp	r3, #0
 8013b80:	d00b      	beq.n	8013b9a <pvPortMalloc+0x6e>
	__asm volatile
 8013b82:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013b86:	f383 8811 	msr	BASEPRI, r3
 8013b8a:	f3bf 8f6f 	isb	sy
 8013b8e:	f3bf 8f4f 	dsb	sy
 8013b92:	617b      	str	r3, [r7, #20]
}
 8013b94:	bf00      	nop
 8013b96:	bf00      	nop
 8013b98:	e7fd      	b.n	8013b96 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8013b9a:	687b      	ldr	r3, [r7, #4]
 8013b9c:	2b00      	cmp	r3, #0
 8013b9e:	d06f      	beq.n	8013c80 <pvPortMalloc+0x154>
 8013ba0:	4b45      	ldr	r3, [pc, #276]	@ (8013cb8 <pvPortMalloc+0x18c>)
 8013ba2:	681b      	ldr	r3, [r3, #0]
 8013ba4:	687a      	ldr	r2, [r7, #4]
 8013ba6:	429a      	cmp	r2, r3
 8013ba8:	d86a      	bhi.n	8013c80 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8013baa:	4b44      	ldr	r3, [pc, #272]	@ (8013cbc <pvPortMalloc+0x190>)
 8013bac:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8013bae:	4b43      	ldr	r3, [pc, #268]	@ (8013cbc <pvPortMalloc+0x190>)
 8013bb0:	681b      	ldr	r3, [r3, #0]
 8013bb2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8013bb4:	e004      	b.n	8013bc0 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8013bb6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013bb8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8013bba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013bbc:	681b      	ldr	r3, [r3, #0]
 8013bbe:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8013bc0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013bc2:	685b      	ldr	r3, [r3, #4]
 8013bc4:	687a      	ldr	r2, [r7, #4]
 8013bc6:	429a      	cmp	r2, r3
 8013bc8:	d903      	bls.n	8013bd2 <pvPortMalloc+0xa6>
 8013bca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013bcc:	681b      	ldr	r3, [r3, #0]
 8013bce:	2b00      	cmp	r3, #0
 8013bd0:	d1f1      	bne.n	8013bb6 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8013bd2:	4b37      	ldr	r3, [pc, #220]	@ (8013cb0 <pvPortMalloc+0x184>)
 8013bd4:	681b      	ldr	r3, [r3, #0]
 8013bd6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8013bd8:	429a      	cmp	r2, r3
 8013bda:	d051      	beq.n	8013c80 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8013bdc:	6a3b      	ldr	r3, [r7, #32]
 8013bde:	681b      	ldr	r3, [r3, #0]
 8013be0:	2208      	movs	r2, #8
 8013be2:	4413      	add	r3, r2
 8013be4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8013be6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013be8:	681a      	ldr	r2, [r3, #0]
 8013bea:	6a3b      	ldr	r3, [r7, #32]
 8013bec:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8013bee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013bf0:	685a      	ldr	r2, [r3, #4]
 8013bf2:	687b      	ldr	r3, [r7, #4]
 8013bf4:	1ad2      	subs	r2, r2, r3
 8013bf6:	2308      	movs	r3, #8
 8013bf8:	005b      	lsls	r3, r3, #1
 8013bfa:	429a      	cmp	r2, r3
 8013bfc:	d920      	bls.n	8013c40 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8013bfe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8013c00:	687b      	ldr	r3, [r7, #4]
 8013c02:	4413      	add	r3, r2
 8013c04:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8013c06:	69bb      	ldr	r3, [r7, #24]
 8013c08:	f003 0307 	and.w	r3, r3, #7
 8013c0c:	2b00      	cmp	r3, #0
 8013c0e:	d00b      	beq.n	8013c28 <pvPortMalloc+0xfc>
	__asm volatile
 8013c10:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013c14:	f383 8811 	msr	BASEPRI, r3
 8013c18:	f3bf 8f6f 	isb	sy
 8013c1c:	f3bf 8f4f 	dsb	sy
 8013c20:	613b      	str	r3, [r7, #16]
}
 8013c22:	bf00      	nop
 8013c24:	bf00      	nop
 8013c26:	e7fd      	b.n	8013c24 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8013c28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013c2a:	685a      	ldr	r2, [r3, #4]
 8013c2c:	687b      	ldr	r3, [r7, #4]
 8013c2e:	1ad2      	subs	r2, r2, r3
 8013c30:	69bb      	ldr	r3, [r7, #24]
 8013c32:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8013c34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013c36:	687a      	ldr	r2, [r7, #4]
 8013c38:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8013c3a:	69b8      	ldr	r0, [r7, #24]
 8013c3c:	f000 f90a 	bl	8013e54 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8013c40:	4b1d      	ldr	r3, [pc, #116]	@ (8013cb8 <pvPortMalloc+0x18c>)
 8013c42:	681a      	ldr	r2, [r3, #0]
 8013c44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013c46:	685b      	ldr	r3, [r3, #4]
 8013c48:	1ad3      	subs	r3, r2, r3
 8013c4a:	4a1b      	ldr	r2, [pc, #108]	@ (8013cb8 <pvPortMalloc+0x18c>)
 8013c4c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8013c4e:	4b1a      	ldr	r3, [pc, #104]	@ (8013cb8 <pvPortMalloc+0x18c>)
 8013c50:	681a      	ldr	r2, [r3, #0]
 8013c52:	4b1b      	ldr	r3, [pc, #108]	@ (8013cc0 <pvPortMalloc+0x194>)
 8013c54:	681b      	ldr	r3, [r3, #0]
 8013c56:	429a      	cmp	r2, r3
 8013c58:	d203      	bcs.n	8013c62 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8013c5a:	4b17      	ldr	r3, [pc, #92]	@ (8013cb8 <pvPortMalloc+0x18c>)
 8013c5c:	681b      	ldr	r3, [r3, #0]
 8013c5e:	4a18      	ldr	r2, [pc, #96]	@ (8013cc0 <pvPortMalloc+0x194>)
 8013c60:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8013c62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013c64:	685a      	ldr	r2, [r3, #4]
 8013c66:	4b13      	ldr	r3, [pc, #76]	@ (8013cb4 <pvPortMalloc+0x188>)
 8013c68:	681b      	ldr	r3, [r3, #0]
 8013c6a:	431a      	orrs	r2, r3
 8013c6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013c6e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8013c70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013c72:	2200      	movs	r2, #0
 8013c74:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8013c76:	4b13      	ldr	r3, [pc, #76]	@ (8013cc4 <pvPortMalloc+0x198>)
 8013c78:	681b      	ldr	r3, [r3, #0]
 8013c7a:	3301      	adds	r3, #1
 8013c7c:	4a11      	ldr	r2, [pc, #68]	@ (8013cc4 <pvPortMalloc+0x198>)
 8013c7e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8013c80:	f7fe ff0e 	bl	8012aa0 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8013c84:	69fb      	ldr	r3, [r7, #28]
 8013c86:	f003 0307 	and.w	r3, r3, #7
 8013c8a:	2b00      	cmp	r3, #0
 8013c8c:	d00b      	beq.n	8013ca6 <pvPortMalloc+0x17a>
	__asm volatile
 8013c8e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013c92:	f383 8811 	msr	BASEPRI, r3
 8013c96:	f3bf 8f6f 	isb	sy
 8013c9a:	f3bf 8f4f 	dsb	sy
 8013c9e:	60fb      	str	r3, [r7, #12]
}
 8013ca0:	bf00      	nop
 8013ca2:	bf00      	nop
 8013ca4:	e7fd      	b.n	8013ca2 <pvPortMalloc+0x176>
	return pvReturn;
 8013ca6:	69fb      	ldr	r3, [r7, #28]
}
 8013ca8:	4618      	mov	r0, r3
 8013caa:	3728      	adds	r7, #40	@ 0x28
 8013cac:	46bd      	mov	sp, r7
 8013cae:	bd80      	pop	{r7, pc}
 8013cb0:	20004a40 	.word	0x20004a40
 8013cb4:	20004a54 	.word	0x20004a54
 8013cb8:	20004a44 	.word	0x20004a44
 8013cbc:	20004a38 	.word	0x20004a38
 8013cc0:	20004a48 	.word	0x20004a48
 8013cc4:	20004a4c 	.word	0x20004a4c

08013cc8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8013cc8:	b580      	push	{r7, lr}
 8013cca:	b086      	sub	sp, #24
 8013ccc:	af00      	add	r7, sp, #0
 8013cce:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8013cd0:	687b      	ldr	r3, [r7, #4]
 8013cd2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8013cd4:	687b      	ldr	r3, [r7, #4]
 8013cd6:	2b00      	cmp	r3, #0
 8013cd8:	d04f      	beq.n	8013d7a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8013cda:	2308      	movs	r3, #8
 8013cdc:	425b      	negs	r3, r3
 8013cde:	697a      	ldr	r2, [r7, #20]
 8013ce0:	4413      	add	r3, r2
 8013ce2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8013ce4:	697b      	ldr	r3, [r7, #20]
 8013ce6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8013ce8:	693b      	ldr	r3, [r7, #16]
 8013cea:	685a      	ldr	r2, [r3, #4]
 8013cec:	4b25      	ldr	r3, [pc, #148]	@ (8013d84 <vPortFree+0xbc>)
 8013cee:	681b      	ldr	r3, [r3, #0]
 8013cf0:	4013      	ands	r3, r2
 8013cf2:	2b00      	cmp	r3, #0
 8013cf4:	d10b      	bne.n	8013d0e <vPortFree+0x46>
	__asm volatile
 8013cf6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013cfa:	f383 8811 	msr	BASEPRI, r3
 8013cfe:	f3bf 8f6f 	isb	sy
 8013d02:	f3bf 8f4f 	dsb	sy
 8013d06:	60fb      	str	r3, [r7, #12]
}
 8013d08:	bf00      	nop
 8013d0a:	bf00      	nop
 8013d0c:	e7fd      	b.n	8013d0a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8013d0e:	693b      	ldr	r3, [r7, #16]
 8013d10:	681b      	ldr	r3, [r3, #0]
 8013d12:	2b00      	cmp	r3, #0
 8013d14:	d00b      	beq.n	8013d2e <vPortFree+0x66>
	__asm volatile
 8013d16:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013d1a:	f383 8811 	msr	BASEPRI, r3
 8013d1e:	f3bf 8f6f 	isb	sy
 8013d22:	f3bf 8f4f 	dsb	sy
 8013d26:	60bb      	str	r3, [r7, #8]
}
 8013d28:	bf00      	nop
 8013d2a:	bf00      	nop
 8013d2c:	e7fd      	b.n	8013d2a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8013d2e:	693b      	ldr	r3, [r7, #16]
 8013d30:	685a      	ldr	r2, [r3, #4]
 8013d32:	4b14      	ldr	r3, [pc, #80]	@ (8013d84 <vPortFree+0xbc>)
 8013d34:	681b      	ldr	r3, [r3, #0]
 8013d36:	4013      	ands	r3, r2
 8013d38:	2b00      	cmp	r3, #0
 8013d3a:	d01e      	beq.n	8013d7a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8013d3c:	693b      	ldr	r3, [r7, #16]
 8013d3e:	681b      	ldr	r3, [r3, #0]
 8013d40:	2b00      	cmp	r3, #0
 8013d42:	d11a      	bne.n	8013d7a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8013d44:	693b      	ldr	r3, [r7, #16]
 8013d46:	685a      	ldr	r2, [r3, #4]
 8013d48:	4b0e      	ldr	r3, [pc, #56]	@ (8013d84 <vPortFree+0xbc>)
 8013d4a:	681b      	ldr	r3, [r3, #0]
 8013d4c:	43db      	mvns	r3, r3
 8013d4e:	401a      	ands	r2, r3
 8013d50:	693b      	ldr	r3, [r7, #16]
 8013d52:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8013d54:	f7fe fe96 	bl	8012a84 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8013d58:	693b      	ldr	r3, [r7, #16]
 8013d5a:	685a      	ldr	r2, [r3, #4]
 8013d5c:	4b0a      	ldr	r3, [pc, #40]	@ (8013d88 <vPortFree+0xc0>)
 8013d5e:	681b      	ldr	r3, [r3, #0]
 8013d60:	4413      	add	r3, r2
 8013d62:	4a09      	ldr	r2, [pc, #36]	@ (8013d88 <vPortFree+0xc0>)
 8013d64:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8013d66:	6938      	ldr	r0, [r7, #16]
 8013d68:	f000 f874 	bl	8013e54 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8013d6c:	4b07      	ldr	r3, [pc, #28]	@ (8013d8c <vPortFree+0xc4>)
 8013d6e:	681b      	ldr	r3, [r3, #0]
 8013d70:	3301      	adds	r3, #1
 8013d72:	4a06      	ldr	r2, [pc, #24]	@ (8013d8c <vPortFree+0xc4>)
 8013d74:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8013d76:	f7fe fe93 	bl	8012aa0 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8013d7a:	bf00      	nop
 8013d7c:	3718      	adds	r7, #24
 8013d7e:	46bd      	mov	sp, r7
 8013d80:	bd80      	pop	{r7, pc}
 8013d82:	bf00      	nop
 8013d84:	20004a54 	.word	0x20004a54
 8013d88:	20004a44 	.word	0x20004a44
 8013d8c:	20004a50 	.word	0x20004a50

08013d90 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8013d90:	b480      	push	{r7}
 8013d92:	b085      	sub	sp, #20
 8013d94:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8013d96:	f642 63e0 	movw	r3, #12000	@ 0x2ee0
 8013d9a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8013d9c:	4b27      	ldr	r3, [pc, #156]	@ (8013e3c <prvHeapInit+0xac>)
 8013d9e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8013da0:	68fb      	ldr	r3, [r7, #12]
 8013da2:	f003 0307 	and.w	r3, r3, #7
 8013da6:	2b00      	cmp	r3, #0
 8013da8:	d00c      	beq.n	8013dc4 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8013daa:	68fb      	ldr	r3, [r7, #12]
 8013dac:	3307      	adds	r3, #7
 8013dae:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8013db0:	68fb      	ldr	r3, [r7, #12]
 8013db2:	f023 0307 	bic.w	r3, r3, #7
 8013db6:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8013db8:	68ba      	ldr	r2, [r7, #8]
 8013dba:	68fb      	ldr	r3, [r7, #12]
 8013dbc:	1ad3      	subs	r3, r2, r3
 8013dbe:	4a1f      	ldr	r2, [pc, #124]	@ (8013e3c <prvHeapInit+0xac>)
 8013dc0:	4413      	add	r3, r2
 8013dc2:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8013dc4:	68fb      	ldr	r3, [r7, #12]
 8013dc6:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8013dc8:	4a1d      	ldr	r2, [pc, #116]	@ (8013e40 <prvHeapInit+0xb0>)
 8013dca:	687b      	ldr	r3, [r7, #4]
 8013dcc:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8013dce:	4b1c      	ldr	r3, [pc, #112]	@ (8013e40 <prvHeapInit+0xb0>)
 8013dd0:	2200      	movs	r2, #0
 8013dd2:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8013dd4:	687b      	ldr	r3, [r7, #4]
 8013dd6:	68ba      	ldr	r2, [r7, #8]
 8013dd8:	4413      	add	r3, r2
 8013dda:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8013ddc:	2208      	movs	r2, #8
 8013dde:	68fb      	ldr	r3, [r7, #12]
 8013de0:	1a9b      	subs	r3, r3, r2
 8013de2:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8013de4:	68fb      	ldr	r3, [r7, #12]
 8013de6:	f023 0307 	bic.w	r3, r3, #7
 8013dea:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8013dec:	68fb      	ldr	r3, [r7, #12]
 8013dee:	4a15      	ldr	r2, [pc, #84]	@ (8013e44 <prvHeapInit+0xb4>)
 8013df0:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8013df2:	4b14      	ldr	r3, [pc, #80]	@ (8013e44 <prvHeapInit+0xb4>)
 8013df4:	681b      	ldr	r3, [r3, #0]
 8013df6:	2200      	movs	r2, #0
 8013df8:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8013dfa:	4b12      	ldr	r3, [pc, #72]	@ (8013e44 <prvHeapInit+0xb4>)
 8013dfc:	681b      	ldr	r3, [r3, #0]
 8013dfe:	2200      	movs	r2, #0
 8013e00:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8013e02:	687b      	ldr	r3, [r7, #4]
 8013e04:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8013e06:	683b      	ldr	r3, [r7, #0]
 8013e08:	68fa      	ldr	r2, [r7, #12]
 8013e0a:	1ad2      	subs	r2, r2, r3
 8013e0c:	683b      	ldr	r3, [r7, #0]
 8013e0e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8013e10:	4b0c      	ldr	r3, [pc, #48]	@ (8013e44 <prvHeapInit+0xb4>)
 8013e12:	681a      	ldr	r2, [r3, #0]
 8013e14:	683b      	ldr	r3, [r7, #0]
 8013e16:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8013e18:	683b      	ldr	r3, [r7, #0]
 8013e1a:	685b      	ldr	r3, [r3, #4]
 8013e1c:	4a0a      	ldr	r2, [pc, #40]	@ (8013e48 <prvHeapInit+0xb8>)
 8013e1e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8013e20:	683b      	ldr	r3, [r7, #0]
 8013e22:	685b      	ldr	r3, [r3, #4]
 8013e24:	4a09      	ldr	r2, [pc, #36]	@ (8013e4c <prvHeapInit+0xbc>)
 8013e26:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8013e28:	4b09      	ldr	r3, [pc, #36]	@ (8013e50 <prvHeapInit+0xc0>)
 8013e2a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8013e2e:	601a      	str	r2, [r3, #0]
}
 8013e30:	bf00      	nop
 8013e32:	3714      	adds	r7, #20
 8013e34:	46bd      	mov	sp, r7
 8013e36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013e3a:	4770      	bx	lr
 8013e3c:	20001b58 	.word	0x20001b58
 8013e40:	20004a38 	.word	0x20004a38
 8013e44:	20004a40 	.word	0x20004a40
 8013e48:	20004a48 	.word	0x20004a48
 8013e4c:	20004a44 	.word	0x20004a44
 8013e50:	20004a54 	.word	0x20004a54

08013e54 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8013e54:	b480      	push	{r7}
 8013e56:	b085      	sub	sp, #20
 8013e58:	af00      	add	r7, sp, #0
 8013e5a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8013e5c:	4b28      	ldr	r3, [pc, #160]	@ (8013f00 <prvInsertBlockIntoFreeList+0xac>)
 8013e5e:	60fb      	str	r3, [r7, #12]
 8013e60:	e002      	b.n	8013e68 <prvInsertBlockIntoFreeList+0x14>
 8013e62:	68fb      	ldr	r3, [r7, #12]
 8013e64:	681b      	ldr	r3, [r3, #0]
 8013e66:	60fb      	str	r3, [r7, #12]
 8013e68:	68fb      	ldr	r3, [r7, #12]
 8013e6a:	681b      	ldr	r3, [r3, #0]
 8013e6c:	687a      	ldr	r2, [r7, #4]
 8013e6e:	429a      	cmp	r2, r3
 8013e70:	d8f7      	bhi.n	8013e62 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8013e72:	68fb      	ldr	r3, [r7, #12]
 8013e74:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8013e76:	68fb      	ldr	r3, [r7, #12]
 8013e78:	685b      	ldr	r3, [r3, #4]
 8013e7a:	68ba      	ldr	r2, [r7, #8]
 8013e7c:	4413      	add	r3, r2
 8013e7e:	687a      	ldr	r2, [r7, #4]
 8013e80:	429a      	cmp	r2, r3
 8013e82:	d108      	bne.n	8013e96 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8013e84:	68fb      	ldr	r3, [r7, #12]
 8013e86:	685a      	ldr	r2, [r3, #4]
 8013e88:	687b      	ldr	r3, [r7, #4]
 8013e8a:	685b      	ldr	r3, [r3, #4]
 8013e8c:	441a      	add	r2, r3
 8013e8e:	68fb      	ldr	r3, [r7, #12]
 8013e90:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8013e92:	68fb      	ldr	r3, [r7, #12]
 8013e94:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8013e96:	687b      	ldr	r3, [r7, #4]
 8013e98:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8013e9a:	687b      	ldr	r3, [r7, #4]
 8013e9c:	685b      	ldr	r3, [r3, #4]
 8013e9e:	68ba      	ldr	r2, [r7, #8]
 8013ea0:	441a      	add	r2, r3
 8013ea2:	68fb      	ldr	r3, [r7, #12]
 8013ea4:	681b      	ldr	r3, [r3, #0]
 8013ea6:	429a      	cmp	r2, r3
 8013ea8:	d118      	bne.n	8013edc <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8013eaa:	68fb      	ldr	r3, [r7, #12]
 8013eac:	681a      	ldr	r2, [r3, #0]
 8013eae:	4b15      	ldr	r3, [pc, #84]	@ (8013f04 <prvInsertBlockIntoFreeList+0xb0>)
 8013eb0:	681b      	ldr	r3, [r3, #0]
 8013eb2:	429a      	cmp	r2, r3
 8013eb4:	d00d      	beq.n	8013ed2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8013eb6:	687b      	ldr	r3, [r7, #4]
 8013eb8:	685a      	ldr	r2, [r3, #4]
 8013eba:	68fb      	ldr	r3, [r7, #12]
 8013ebc:	681b      	ldr	r3, [r3, #0]
 8013ebe:	685b      	ldr	r3, [r3, #4]
 8013ec0:	441a      	add	r2, r3
 8013ec2:	687b      	ldr	r3, [r7, #4]
 8013ec4:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8013ec6:	68fb      	ldr	r3, [r7, #12]
 8013ec8:	681b      	ldr	r3, [r3, #0]
 8013eca:	681a      	ldr	r2, [r3, #0]
 8013ecc:	687b      	ldr	r3, [r7, #4]
 8013ece:	601a      	str	r2, [r3, #0]
 8013ed0:	e008      	b.n	8013ee4 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8013ed2:	4b0c      	ldr	r3, [pc, #48]	@ (8013f04 <prvInsertBlockIntoFreeList+0xb0>)
 8013ed4:	681a      	ldr	r2, [r3, #0]
 8013ed6:	687b      	ldr	r3, [r7, #4]
 8013ed8:	601a      	str	r2, [r3, #0]
 8013eda:	e003      	b.n	8013ee4 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8013edc:	68fb      	ldr	r3, [r7, #12]
 8013ede:	681a      	ldr	r2, [r3, #0]
 8013ee0:	687b      	ldr	r3, [r7, #4]
 8013ee2:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8013ee4:	68fa      	ldr	r2, [r7, #12]
 8013ee6:	687b      	ldr	r3, [r7, #4]
 8013ee8:	429a      	cmp	r2, r3
 8013eea:	d002      	beq.n	8013ef2 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8013eec:	68fb      	ldr	r3, [r7, #12]
 8013eee:	687a      	ldr	r2, [r7, #4]
 8013ef0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8013ef2:	bf00      	nop
 8013ef4:	3714      	adds	r7, #20
 8013ef6:	46bd      	mov	sp, r7
 8013ef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013efc:	4770      	bx	lr
 8013efe:	bf00      	nop
 8013f00:	20004a38 	.word	0x20004a38
 8013f04:	20004a40 	.word	0x20004a40

08013f08 <__cvt>:
 8013f08:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8013f0c:	ec57 6b10 	vmov	r6, r7, d0
 8013f10:	2f00      	cmp	r7, #0
 8013f12:	460c      	mov	r4, r1
 8013f14:	4619      	mov	r1, r3
 8013f16:	463b      	mov	r3, r7
 8013f18:	bfbb      	ittet	lt
 8013f1a:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8013f1e:	461f      	movlt	r7, r3
 8013f20:	2300      	movge	r3, #0
 8013f22:	232d      	movlt	r3, #45	@ 0x2d
 8013f24:	700b      	strb	r3, [r1, #0]
 8013f26:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8013f28:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8013f2c:	4691      	mov	r9, r2
 8013f2e:	f023 0820 	bic.w	r8, r3, #32
 8013f32:	bfbc      	itt	lt
 8013f34:	4632      	movlt	r2, r6
 8013f36:	4616      	movlt	r6, r2
 8013f38:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8013f3c:	d005      	beq.n	8013f4a <__cvt+0x42>
 8013f3e:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8013f42:	d100      	bne.n	8013f46 <__cvt+0x3e>
 8013f44:	3401      	adds	r4, #1
 8013f46:	2102      	movs	r1, #2
 8013f48:	e000      	b.n	8013f4c <__cvt+0x44>
 8013f4a:	2103      	movs	r1, #3
 8013f4c:	ab03      	add	r3, sp, #12
 8013f4e:	9301      	str	r3, [sp, #4]
 8013f50:	ab02      	add	r3, sp, #8
 8013f52:	9300      	str	r3, [sp, #0]
 8013f54:	ec47 6b10 	vmov	d0, r6, r7
 8013f58:	4653      	mov	r3, sl
 8013f5a:	4622      	mov	r2, r4
 8013f5c:	f001 f910 	bl	8015180 <_dtoa_r>
 8013f60:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8013f64:	4605      	mov	r5, r0
 8013f66:	d119      	bne.n	8013f9c <__cvt+0x94>
 8013f68:	f019 0f01 	tst.w	r9, #1
 8013f6c:	d00e      	beq.n	8013f8c <__cvt+0x84>
 8013f6e:	eb00 0904 	add.w	r9, r0, r4
 8013f72:	2200      	movs	r2, #0
 8013f74:	2300      	movs	r3, #0
 8013f76:	4630      	mov	r0, r6
 8013f78:	4639      	mov	r1, r7
 8013f7a:	f7ec fdcd 	bl	8000b18 <__aeabi_dcmpeq>
 8013f7e:	b108      	cbz	r0, 8013f84 <__cvt+0x7c>
 8013f80:	f8cd 900c 	str.w	r9, [sp, #12]
 8013f84:	2230      	movs	r2, #48	@ 0x30
 8013f86:	9b03      	ldr	r3, [sp, #12]
 8013f88:	454b      	cmp	r3, r9
 8013f8a:	d31e      	bcc.n	8013fca <__cvt+0xc2>
 8013f8c:	9b03      	ldr	r3, [sp, #12]
 8013f8e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8013f90:	1b5b      	subs	r3, r3, r5
 8013f92:	4628      	mov	r0, r5
 8013f94:	6013      	str	r3, [r2, #0]
 8013f96:	b004      	add	sp, #16
 8013f98:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8013f9c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8013fa0:	eb00 0904 	add.w	r9, r0, r4
 8013fa4:	d1e5      	bne.n	8013f72 <__cvt+0x6a>
 8013fa6:	7803      	ldrb	r3, [r0, #0]
 8013fa8:	2b30      	cmp	r3, #48	@ 0x30
 8013faa:	d10a      	bne.n	8013fc2 <__cvt+0xba>
 8013fac:	2200      	movs	r2, #0
 8013fae:	2300      	movs	r3, #0
 8013fb0:	4630      	mov	r0, r6
 8013fb2:	4639      	mov	r1, r7
 8013fb4:	f7ec fdb0 	bl	8000b18 <__aeabi_dcmpeq>
 8013fb8:	b918      	cbnz	r0, 8013fc2 <__cvt+0xba>
 8013fba:	f1c4 0401 	rsb	r4, r4, #1
 8013fbe:	f8ca 4000 	str.w	r4, [sl]
 8013fc2:	f8da 3000 	ldr.w	r3, [sl]
 8013fc6:	4499      	add	r9, r3
 8013fc8:	e7d3      	b.n	8013f72 <__cvt+0x6a>
 8013fca:	1c59      	adds	r1, r3, #1
 8013fcc:	9103      	str	r1, [sp, #12]
 8013fce:	701a      	strb	r2, [r3, #0]
 8013fd0:	e7d9      	b.n	8013f86 <__cvt+0x7e>

08013fd2 <__exponent>:
 8013fd2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8013fd4:	2900      	cmp	r1, #0
 8013fd6:	bfba      	itte	lt
 8013fd8:	4249      	neglt	r1, r1
 8013fda:	232d      	movlt	r3, #45	@ 0x2d
 8013fdc:	232b      	movge	r3, #43	@ 0x2b
 8013fde:	2909      	cmp	r1, #9
 8013fe0:	7002      	strb	r2, [r0, #0]
 8013fe2:	7043      	strb	r3, [r0, #1]
 8013fe4:	dd29      	ble.n	801403a <__exponent+0x68>
 8013fe6:	f10d 0307 	add.w	r3, sp, #7
 8013fea:	461d      	mov	r5, r3
 8013fec:	270a      	movs	r7, #10
 8013fee:	461a      	mov	r2, r3
 8013ff0:	fbb1 f6f7 	udiv	r6, r1, r7
 8013ff4:	fb07 1416 	mls	r4, r7, r6, r1
 8013ff8:	3430      	adds	r4, #48	@ 0x30
 8013ffa:	f802 4c01 	strb.w	r4, [r2, #-1]
 8013ffe:	460c      	mov	r4, r1
 8014000:	2c63      	cmp	r4, #99	@ 0x63
 8014002:	f103 33ff 	add.w	r3, r3, #4294967295
 8014006:	4631      	mov	r1, r6
 8014008:	dcf1      	bgt.n	8013fee <__exponent+0x1c>
 801400a:	3130      	adds	r1, #48	@ 0x30
 801400c:	1e94      	subs	r4, r2, #2
 801400e:	f803 1c01 	strb.w	r1, [r3, #-1]
 8014012:	1c41      	adds	r1, r0, #1
 8014014:	4623      	mov	r3, r4
 8014016:	42ab      	cmp	r3, r5
 8014018:	d30a      	bcc.n	8014030 <__exponent+0x5e>
 801401a:	f10d 0309 	add.w	r3, sp, #9
 801401e:	1a9b      	subs	r3, r3, r2
 8014020:	42ac      	cmp	r4, r5
 8014022:	bf88      	it	hi
 8014024:	2300      	movhi	r3, #0
 8014026:	3302      	adds	r3, #2
 8014028:	4403      	add	r3, r0
 801402a:	1a18      	subs	r0, r3, r0
 801402c:	b003      	add	sp, #12
 801402e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8014030:	f813 6b01 	ldrb.w	r6, [r3], #1
 8014034:	f801 6f01 	strb.w	r6, [r1, #1]!
 8014038:	e7ed      	b.n	8014016 <__exponent+0x44>
 801403a:	2330      	movs	r3, #48	@ 0x30
 801403c:	3130      	adds	r1, #48	@ 0x30
 801403e:	7083      	strb	r3, [r0, #2]
 8014040:	70c1      	strb	r1, [r0, #3]
 8014042:	1d03      	adds	r3, r0, #4
 8014044:	e7f1      	b.n	801402a <__exponent+0x58>
	...

08014048 <_printf_float>:
 8014048:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801404c:	b08d      	sub	sp, #52	@ 0x34
 801404e:	460c      	mov	r4, r1
 8014050:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8014054:	4616      	mov	r6, r2
 8014056:	461f      	mov	r7, r3
 8014058:	4605      	mov	r5, r0
 801405a:	f000 ff1f 	bl	8014e9c <_localeconv_r>
 801405e:	6803      	ldr	r3, [r0, #0]
 8014060:	9304      	str	r3, [sp, #16]
 8014062:	4618      	mov	r0, r3
 8014064:	f7ec f92c 	bl	80002c0 <strlen>
 8014068:	2300      	movs	r3, #0
 801406a:	930a      	str	r3, [sp, #40]	@ 0x28
 801406c:	f8d8 3000 	ldr.w	r3, [r8]
 8014070:	9005      	str	r0, [sp, #20]
 8014072:	3307      	adds	r3, #7
 8014074:	f023 0307 	bic.w	r3, r3, #7
 8014078:	f103 0208 	add.w	r2, r3, #8
 801407c:	f894 a018 	ldrb.w	sl, [r4, #24]
 8014080:	f8d4 b000 	ldr.w	fp, [r4]
 8014084:	f8c8 2000 	str.w	r2, [r8]
 8014088:	e9d3 8900 	ldrd	r8, r9, [r3]
 801408c:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8014090:	9307      	str	r3, [sp, #28]
 8014092:	f8cd 8018 	str.w	r8, [sp, #24]
 8014096:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 801409a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 801409e:	4b9c      	ldr	r3, [pc, #624]	@ (8014310 <_printf_float+0x2c8>)
 80140a0:	f04f 32ff 	mov.w	r2, #4294967295
 80140a4:	f7ec fd6a 	bl	8000b7c <__aeabi_dcmpun>
 80140a8:	bb70      	cbnz	r0, 8014108 <_printf_float+0xc0>
 80140aa:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80140ae:	4b98      	ldr	r3, [pc, #608]	@ (8014310 <_printf_float+0x2c8>)
 80140b0:	f04f 32ff 	mov.w	r2, #4294967295
 80140b4:	f7ec fd44 	bl	8000b40 <__aeabi_dcmple>
 80140b8:	bb30      	cbnz	r0, 8014108 <_printf_float+0xc0>
 80140ba:	2200      	movs	r2, #0
 80140bc:	2300      	movs	r3, #0
 80140be:	4640      	mov	r0, r8
 80140c0:	4649      	mov	r1, r9
 80140c2:	f7ec fd33 	bl	8000b2c <__aeabi_dcmplt>
 80140c6:	b110      	cbz	r0, 80140ce <_printf_float+0x86>
 80140c8:	232d      	movs	r3, #45	@ 0x2d
 80140ca:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80140ce:	4a91      	ldr	r2, [pc, #580]	@ (8014314 <_printf_float+0x2cc>)
 80140d0:	4b91      	ldr	r3, [pc, #580]	@ (8014318 <_printf_float+0x2d0>)
 80140d2:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80140d6:	bf8c      	ite	hi
 80140d8:	4690      	movhi	r8, r2
 80140da:	4698      	movls	r8, r3
 80140dc:	2303      	movs	r3, #3
 80140de:	6123      	str	r3, [r4, #16]
 80140e0:	f02b 0304 	bic.w	r3, fp, #4
 80140e4:	6023      	str	r3, [r4, #0]
 80140e6:	f04f 0900 	mov.w	r9, #0
 80140ea:	9700      	str	r7, [sp, #0]
 80140ec:	4633      	mov	r3, r6
 80140ee:	aa0b      	add	r2, sp, #44	@ 0x2c
 80140f0:	4621      	mov	r1, r4
 80140f2:	4628      	mov	r0, r5
 80140f4:	f000 f9d2 	bl	801449c <_printf_common>
 80140f8:	3001      	adds	r0, #1
 80140fa:	f040 808d 	bne.w	8014218 <_printf_float+0x1d0>
 80140fe:	f04f 30ff 	mov.w	r0, #4294967295
 8014102:	b00d      	add	sp, #52	@ 0x34
 8014104:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014108:	4642      	mov	r2, r8
 801410a:	464b      	mov	r3, r9
 801410c:	4640      	mov	r0, r8
 801410e:	4649      	mov	r1, r9
 8014110:	f7ec fd34 	bl	8000b7c <__aeabi_dcmpun>
 8014114:	b140      	cbz	r0, 8014128 <_printf_float+0xe0>
 8014116:	464b      	mov	r3, r9
 8014118:	2b00      	cmp	r3, #0
 801411a:	bfbc      	itt	lt
 801411c:	232d      	movlt	r3, #45	@ 0x2d
 801411e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8014122:	4a7e      	ldr	r2, [pc, #504]	@ (801431c <_printf_float+0x2d4>)
 8014124:	4b7e      	ldr	r3, [pc, #504]	@ (8014320 <_printf_float+0x2d8>)
 8014126:	e7d4      	b.n	80140d2 <_printf_float+0x8a>
 8014128:	6863      	ldr	r3, [r4, #4]
 801412a:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 801412e:	9206      	str	r2, [sp, #24]
 8014130:	1c5a      	adds	r2, r3, #1
 8014132:	d13b      	bne.n	80141ac <_printf_float+0x164>
 8014134:	2306      	movs	r3, #6
 8014136:	6063      	str	r3, [r4, #4]
 8014138:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 801413c:	2300      	movs	r3, #0
 801413e:	6022      	str	r2, [r4, #0]
 8014140:	9303      	str	r3, [sp, #12]
 8014142:	ab0a      	add	r3, sp, #40	@ 0x28
 8014144:	e9cd a301 	strd	sl, r3, [sp, #4]
 8014148:	ab09      	add	r3, sp, #36	@ 0x24
 801414a:	9300      	str	r3, [sp, #0]
 801414c:	6861      	ldr	r1, [r4, #4]
 801414e:	ec49 8b10 	vmov	d0, r8, r9
 8014152:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8014156:	4628      	mov	r0, r5
 8014158:	f7ff fed6 	bl	8013f08 <__cvt>
 801415c:	9b06      	ldr	r3, [sp, #24]
 801415e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8014160:	2b47      	cmp	r3, #71	@ 0x47
 8014162:	4680      	mov	r8, r0
 8014164:	d129      	bne.n	80141ba <_printf_float+0x172>
 8014166:	1cc8      	adds	r0, r1, #3
 8014168:	db02      	blt.n	8014170 <_printf_float+0x128>
 801416a:	6863      	ldr	r3, [r4, #4]
 801416c:	4299      	cmp	r1, r3
 801416e:	dd41      	ble.n	80141f4 <_printf_float+0x1ac>
 8014170:	f1aa 0a02 	sub.w	sl, sl, #2
 8014174:	fa5f fa8a 	uxtb.w	sl, sl
 8014178:	3901      	subs	r1, #1
 801417a:	4652      	mov	r2, sl
 801417c:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8014180:	9109      	str	r1, [sp, #36]	@ 0x24
 8014182:	f7ff ff26 	bl	8013fd2 <__exponent>
 8014186:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8014188:	1813      	adds	r3, r2, r0
 801418a:	2a01      	cmp	r2, #1
 801418c:	4681      	mov	r9, r0
 801418e:	6123      	str	r3, [r4, #16]
 8014190:	dc02      	bgt.n	8014198 <_printf_float+0x150>
 8014192:	6822      	ldr	r2, [r4, #0]
 8014194:	07d2      	lsls	r2, r2, #31
 8014196:	d501      	bpl.n	801419c <_printf_float+0x154>
 8014198:	3301      	adds	r3, #1
 801419a:	6123      	str	r3, [r4, #16]
 801419c:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 80141a0:	2b00      	cmp	r3, #0
 80141a2:	d0a2      	beq.n	80140ea <_printf_float+0xa2>
 80141a4:	232d      	movs	r3, #45	@ 0x2d
 80141a6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80141aa:	e79e      	b.n	80140ea <_printf_float+0xa2>
 80141ac:	9a06      	ldr	r2, [sp, #24]
 80141ae:	2a47      	cmp	r2, #71	@ 0x47
 80141b0:	d1c2      	bne.n	8014138 <_printf_float+0xf0>
 80141b2:	2b00      	cmp	r3, #0
 80141b4:	d1c0      	bne.n	8014138 <_printf_float+0xf0>
 80141b6:	2301      	movs	r3, #1
 80141b8:	e7bd      	b.n	8014136 <_printf_float+0xee>
 80141ba:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80141be:	d9db      	bls.n	8014178 <_printf_float+0x130>
 80141c0:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 80141c4:	d118      	bne.n	80141f8 <_printf_float+0x1b0>
 80141c6:	2900      	cmp	r1, #0
 80141c8:	6863      	ldr	r3, [r4, #4]
 80141ca:	dd0b      	ble.n	80141e4 <_printf_float+0x19c>
 80141cc:	6121      	str	r1, [r4, #16]
 80141ce:	b913      	cbnz	r3, 80141d6 <_printf_float+0x18e>
 80141d0:	6822      	ldr	r2, [r4, #0]
 80141d2:	07d0      	lsls	r0, r2, #31
 80141d4:	d502      	bpl.n	80141dc <_printf_float+0x194>
 80141d6:	3301      	adds	r3, #1
 80141d8:	440b      	add	r3, r1
 80141da:	6123      	str	r3, [r4, #16]
 80141dc:	65a1      	str	r1, [r4, #88]	@ 0x58
 80141de:	f04f 0900 	mov.w	r9, #0
 80141e2:	e7db      	b.n	801419c <_printf_float+0x154>
 80141e4:	b913      	cbnz	r3, 80141ec <_printf_float+0x1a4>
 80141e6:	6822      	ldr	r2, [r4, #0]
 80141e8:	07d2      	lsls	r2, r2, #31
 80141ea:	d501      	bpl.n	80141f0 <_printf_float+0x1a8>
 80141ec:	3302      	adds	r3, #2
 80141ee:	e7f4      	b.n	80141da <_printf_float+0x192>
 80141f0:	2301      	movs	r3, #1
 80141f2:	e7f2      	b.n	80141da <_printf_float+0x192>
 80141f4:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 80141f8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80141fa:	4299      	cmp	r1, r3
 80141fc:	db05      	blt.n	801420a <_printf_float+0x1c2>
 80141fe:	6823      	ldr	r3, [r4, #0]
 8014200:	6121      	str	r1, [r4, #16]
 8014202:	07d8      	lsls	r0, r3, #31
 8014204:	d5ea      	bpl.n	80141dc <_printf_float+0x194>
 8014206:	1c4b      	adds	r3, r1, #1
 8014208:	e7e7      	b.n	80141da <_printf_float+0x192>
 801420a:	2900      	cmp	r1, #0
 801420c:	bfd4      	ite	le
 801420e:	f1c1 0202 	rsble	r2, r1, #2
 8014212:	2201      	movgt	r2, #1
 8014214:	4413      	add	r3, r2
 8014216:	e7e0      	b.n	80141da <_printf_float+0x192>
 8014218:	6823      	ldr	r3, [r4, #0]
 801421a:	055a      	lsls	r2, r3, #21
 801421c:	d407      	bmi.n	801422e <_printf_float+0x1e6>
 801421e:	6923      	ldr	r3, [r4, #16]
 8014220:	4642      	mov	r2, r8
 8014222:	4631      	mov	r1, r6
 8014224:	4628      	mov	r0, r5
 8014226:	47b8      	blx	r7
 8014228:	3001      	adds	r0, #1
 801422a:	d12b      	bne.n	8014284 <_printf_float+0x23c>
 801422c:	e767      	b.n	80140fe <_printf_float+0xb6>
 801422e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8014232:	f240 80dd 	bls.w	80143f0 <_printf_float+0x3a8>
 8014236:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 801423a:	2200      	movs	r2, #0
 801423c:	2300      	movs	r3, #0
 801423e:	f7ec fc6b 	bl	8000b18 <__aeabi_dcmpeq>
 8014242:	2800      	cmp	r0, #0
 8014244:	d033      	beq.n	80142ae <_printf_float+0x266>
 8014246:	4a37      	ldr	r2, [pc, #220]	@ (8014324 <_printf_float+0x2dc>)
 8014248:	2301      	movs	r3, #1
 801424a:	4631      	mov	r1, r6
 801424c:	4628      	mov	r0, r5
 801424e:	47b8      	blx	r7
 8014250:	3001      	adds	r0, #1
 8014252:	f43f af54 	beq.w	80140fe <_printf_float+0xb6>
 8014256:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 801425a:	4543      	cmp	r3, r8
 801425c:	db02      	blt.n	8014264 <_printf_float+0x21c>
 801425e:	6823      	ldr	r3, [r4, #0]
 8014260:	07d8      	lsls	r0, r3, #31
 8014262:	d50f      	bpl.n	8014284 <_printf_float+0x23c>
 8014264:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8014268:	4631      	mov	r1, r6
 801426a:	4628      	mov	r0, r5
 801426c:	47b8      	blx	r7
 801426e:	3001      	adds	r0, #1
 8014270:	f43f af45 	beq.w	80140fe <_printf_float+0xb6>
 8014274:	f04f 0900 	mov.w	r9, #0
 8014278:	f108 38ff 	add.w	r8, r8, #4294967295
 801427c:	f104 0a1a 	add.w	sl, r4, #26
 8014280:	45c8      	cmp	r8, r9
 8014282:	dc09      	bgt.n	8014298 <_printf_float+0x250>
 8014284:	6823      	ldr	r3, [r4, #0]
 8014286:	079b      	lsls	r3, r3, #30
 8014288:	f100 8103 	bmi.w	8014492 <_printf_float+0x44a>
 801428c:	68e0      	ldr	r0, [r4, #12]
 801428e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8014290:	4298      	cmp	r0, r3
 8014292:	bfb8      	it	lt
 8014294:	4618      	movlt	r0, r3
 8014296:	e734      	b.n	8014102 <_printf_float+0xba>
 8014298:	2301      	movs	r3, #1
 801429a:	4652      	mov	r2, sl
 801429c:	4631      	mov	r1, r6
 801429e:	4628      	mov	r0, r5
 80142a0:	47b8      	blx	r7
 80142a2:	3001      	adds	r0, #1
 80142a4:	f43f af2b 	beq.w	80140fe <_printf_float+0xb6>
 80142a8:	f109 0901 	add.w	r9, r9, #1
 80142ac:	e7e8      	b.n	8014280 <_printf_float+0x238>
 80142ae:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80142b0:	2b00      	cmp	r3, #0
 80142b2:	dc39      	bgt.n	8014328 <_printf_float+0x2e0>
 80142b4:	4a1b      	ldr	r2, [pc, #108]	@ (8014324 <_printf_float+0x2dc>)
 80142b6:	2301      	movs	r3, #1
 80142b8:	4631      	mov	r1, r6
 80142ba:	4628      	mov	r0, r5
 80142bc:	47b8      	blx	r7
 80142be:	3001      	adds	r0, #1
 80142c0:	f43f af1d 	beq.w	80140fe <_printf_float+0xb6>
 80142c4:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 80142c8:	ea59 0303 	orrs.w	r3, r9, r3
 80142cc:	d102      	bne.n	80142d4 <_printf_float+0x28c>
 80142ce:	6823      	ldr	r3, [r4, #0]
 80142d0:	07d9      	lsls	r1, r3, #31
 80142d2:	d5d7      	bpl.n	8014284 <_printf_float+0x23c>
 80142d4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80142d8:	4631      	mov	r1, r6
 80142da:	4628      	mov	r0, r5
 80142dc:	47b8      	blx	r7
 80142de:	3001      	adds	r0, #1
 80142e0:	f43f af0d 	beq.w	80140fe <_printf_float+0xb6>
 80142e4:	f04f 0a00 	mov.w	sl, #0
 80142e8:	f104 0b1a 	add.w	fp, r4, #26
 80142ec:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80142ee:	425b      	negs	r3, r3
 80142f0:	4553      	cmp	r3, sl
 80142f2:	dc01      	bgt.n	80142f8 <_printf_float+0x2b0>
 80142f4:	464b      	mov	r3, r9
 80142f6:	e793      	b.n	8014220 <_printf_float+0x1d8>
 80142f8:	2301      	movs	r3, #1
 80142fa:	465a      	mov	r2, fp
 80142fc:	4631      	mov	r1, r6
 80142fe:	4628      	mov	r0, r5
 8014300:	47b8      	blx	r7
 8014302:	3001      	adds	r0, #1
 8014304:	f43f aefb 	beq.w	80140fe <_printf_float+0xb6>
 8014308:	f10a 0a01 	add.w	sl, sl, #1
 801430c:	e7ee      	b.n	80142ec <_printf_float+0x2a4>
 801430e:	bf00      	nop
 8014310:	7fefffff 	.word	0x7fefffff
 8014314:	0801bee0 	.word	0x0801bee0
 8014318:	0801bedc 	.word	0x0801bedc
 801431c:	0801bee8 	.word	0x0801bee8
 8014320:	0801bee4 	.word	0x0801bee4
 8014324:	0801beec 	.word	0x0801beec
 8014328:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 801432a:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 801432e:	4553      	cmp	r3, sl
 8014330:	bfa8      	it	ge
 8014332:	4653      	movge	r3, sl
 8014334:	2b00      	cmp	r3, #0
 8014336:	4699      	mov	r9, r3
 8014338:	dc36      	bgt.n	80143a8 <_printf_float+0x360>
 801433a:	f04f 0b00 	mov.w	fp, #0
 801433e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8014342:	f104 021a 	add.w	r2, r4, #26
 8014346:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8014348:	9306      	str	r3, [sp, #24]
 801434a:	eba3 0309 	sub.w	r3, r3, r9
 801434e:	455b      	cmp	r3, fp
 8014350:	dc31      	bgt.n	80143b6 <_printf_float+0x36e>
 8014352:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8014354:	459a      	cmp	sl, r3
 8014356:	dc3a      	bgt.n	80143ce <_printf_float+0x386>
 8014358:	6823      	ldr	r3, [r4, #0]
 801435a:	07da      	lsls	r2, r3, #31
 801435c:	d437      	bmi.n	80143ce <_printf_float+0x386>
 801435e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8014360:	ebaa 0903 	sub.w	r9, sl, r3
 8014364:	9b06      	ldr	r3, [sp, #24]
 8014366:	ebaa 0303 	sub.w	r3, sl, r3
 801436a:	4599      	cmp	r9, r3
 801436c:	bfa8      	it	ge
 801436e:	4699      	movge	r9, r3
 8014370:	f1b9 0f00 	cmp.w	r9, #0
 8014374:	dc33      	bgt.n	80143de <_printf_float+0x396>
 8014376:	f04f 0800 	mov.w	r8, #0
 801437a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 801437e:	f104 0b1a 	add.w	fp, r4, #26
 8014382:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8014384:	ebaa 0303 	sub.w	r3, sl, r3
 8014388:	eba3 0309 	sub.w	r3, r3, r9
 801438c:	4543      	cmp	r3, r8
 801438e:	f77f af79 	ble.w	8014284 <_printf_float+0x23c>
 8014392:	2301      	movs	r3, #1
 8014394:	465a      	mov	r2, fp
 8014396:	4631      	mov	r1, r6
 8014398:	4628      	mov	r0, r5
 801439a:	47b8      	blx	r7
 801439c:	3001      	adds	r0, #1
 801439e:	f43f aeae 	beq.w	80140fe <_printf_float+0xb6>
 80143a2:	f108 0801 	add.w	r8, r8, #1
 80143a6:	e7ec      	b.n	8014382 <_printf_float+0x33a>
 80143a8:	4642      	mov	r2, r8
 80143aa:	4631      	mov	r1, r6
 80143ac:	4628      	mov	r0, r5
 80143ae:	47b8      	blx	r7
 80143b0:	3001      	adds	r0, #1
 80143b2:	d1c2      	bne.n	801433a <_printf_float+0x2f2>
 80143b4:	e6a3      	b.n	80140fe <_printf_float+0xb6>
 80143b6:	2301      	movs	r3, #1
 80143b8:	4631      	mov	r1, r6
 80143ba:	4628      	mov	r0, r5
 80143bc:	9206      	str	r2, [sp, #24]
 80143be:	47b8      	blx	r7
 80143c0:	3001      	adds	r0, #1
 80143c2:	f43f ae9c 	beq.w	80140fe <_printf_float+0xb6>
 80143c6:	9a06      	ldr	r2, [sp, #24]
 80143c8:	f10b 0b01 	add.w	fp, fp, #1
 80143cc:	e7bb      	b.n	8014346 <_printf_float+0x2fe>
 80143ce:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80143d2:	4631      	mov	r1, r6
 80143d4:	4628      	mov	r0, r5
 80143d6:	47b8      	blx	r7
 80143d8:	3001      	adds	r0, #1
 80143da:	d1c0      	bne.n	801435e <_printf_float+0x316>
 80143dc:	e68f      	b.n	80140fe <_printf_float+0xb6>
 80143de:	9a06      	ldr	r2, [sp, #24]
 80143e0:	464b      	mov	r3, r9
 80143e2:	4442      	add	r2, r8
 80143e4:	4631      	mov	r1, r6
 80143e6:	4628      	mov	r0, r5
 80143e8:	47b8      	blx	r7
 80143ea:	3001      	adds	r0, #1
 80143ec:	d1c3      	bne.n	8014376 <_printf_float+0x32e>
 80143ee:	e686      	b.n	80140fe <_printf_float+0xb6>
 80143f0:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80143f4:	f1ba 0f01 	cmp.w	sl, #1
 80143f8:	dc01      	bgt.n	80143fe <_printf_float+0x3b6>
 80143fa:	07db      	lsls	r3, r3, #31
 80143fc:	d536      	bpl.n	801446c <_printf_float+0x424>
 80143fe:	2301      	movs	r3, #1
 8014400:	4642      	mov	r2, r8
 8014402:	4631      	mov	r1, r6
 8014404:	4628      	mov	r0, r5
 8014406:	47b8      	blx	r7
 8014408:	3001      	adds	r0, #1
 801440a:	f43f ae78 	beq.w	80140fe <_printf_float+0xb6>
 801440e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8014412:	4631      	mov	r1, r6
 8014414:	4628      	mov	r0, r5
 8014416:	47b8      	blx	r7
 8014418:	3001      	adds	r0, #1
 801441a:	f43f ae70 	beq.w	80140fe <_printf_float+0xb6>
 801441e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8014422:	2200      	movs	r2, #0
 8014424:	2300      	movs	r3, #0
 8014426:	f10a 3aff 	add.w	sl, sl, #4294967295
 801442a:	f7ec fb75 	bl	8000b18 <__aeabi_dcmpeq>
 801442e:	b9c0      	cbnz	r0, 8014462 <_printf_float+0x41a>
 8014430:	4653      	mov	r3, sl
 8014432:	f108 0201 	add.w	r2, r8, #1
 8014436:	4631      	mov	r1, r6
 8014438:	4628      	mov	r0, r5
 801443a:	47b8      	blx	r7
 801443c:	3001      	adds	r0, #1
 801443e:	d10c      	bne.n	801445a <_printf_float+0x412>
 8014440:	e65d      	b.n	80140fe <_printf_float+0xb6>
 8014442:	2301      	movs	r3, #1
 8014444:	465a      	mov	r2, fp
 8014446:	4631      	mov	r1, r6
 8014448:	4628      	mov	r0, r5
 801444a:	47b8      	blx	r7
 801444c:	3001      	adds	r0, #1
 801444e:	f43f ae56 	beq.w	80140fe <_printf_float+0xb6>
 8014452:	f108 0801 	add.w	r8, r8, #1
 8014456:	45d0      	cmp	r8, sl
 8014458:	dbf3      	blt.n	8014442 <_printf_float+0x3fa>
 801445a:	464b      	mov	r3, r9
 801445c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8014460:	e6df      	b.n	8014222 <_printf_float+0x1da>
 8014462:	f04f 0800 	mov.w	r8, #0
 8014466:	f104 0b1a 	add.w	fp, r4, #26
 801446a:	e7f4      	b.n	8014456 <_printf_float+0x40e>
 801446c:	2301      	movs	r3, #1
 801446e:	4642      	mov	r2, r8
 8014470:	e7e1      	b.n	8014436 <_printf_float+0x3ee>
 8014472:	2301      	movs	r3, #1
 8014474:	464a      	mov	r2, r9
 8014476:	4631      	mov	r1, r6
 8014478:	4628      	mov	r0, r5
 801447a:	47b8      	blx	r7
 801447c:	3001      	adds	r0, #1
 801447e:	f43f ae3e 	beq.w	80140fe <_printf_float+0xb6>
 8014482:	f108 0801 	add.w	r8, r8, #1
 8014486:	68e3      	ldr	r3, [r4, #12]
 8014488:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 801448a:	1a5b      	subs	r3, r3, r1
 801448c:	4543      	cmp	r3, r8
 801448e:	dcf0      	bgt.n	8014472 <_printf_float+0x42a>
 8014490:	e6fc      	b.n	801428c <_printf_float+0x244>
 8014492:	f04f 0800 	mov.w	r8, #0
 8014496:	f104 0919 	add.w	r9, r4, #25
 801449a:	e7f4      	b.n	8014486 <_printf_float+0x43e>

0801449c <_printf_common>:
 801449c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80144a0:	4616      	mov	r6, r2
 80144a2:	4698      	mov	r8, r3
 80144a4:	688a      	ldr	r2, [r1, #8]
 80144a6:	690b      	ldr	r3, [r1, #16]
 80144a8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80144ac:	4293      	cmp	r3, r2
 80144ae:	bfb8      	it	lt
 80144b0:	4613      	movlt	r3, r2
 80144b2:	6033      	str	r3, [r6, #0]
 80144b4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80144b8:	4607      	mov	r7, r0
 80144ba:	460c      	mov	r4, r1
 80144bc:	b10a      	cbz	r2, 80144c2 <_printf_common+0x26>
 80144be:	3301      	adds	r3, #1
 80144c0:	6033      	str	r3, [r6, #0]
 80144c2:	6823      	ldr	r3, [r4, #0]
 80144c4:	0699      	lsls	r1, r3, #26
 80144c6:	bf42      	ittt	mi
 80144c8:	6833      	ldrmi	r3, [r6, #0]
 80144ca:	3302      	addmi	r3, #2
 80144cc:	6033      	strmi	r3, [r6, #0]
 80144ce:	6825      	ldr	r5, [r4, #0]
 80144d0:	f015 0506 	ands.w	r5, r5, #6
 80144d4:	d106      	bne.n	80144e4 <_printf_common+0x48>
 80144d6:	f104 0a19 	add.w	sl, r4, #25
 80144da:	68e3      	ldr	r3, [r4, #12]
 80144dc:	6832      	ldr	r2, [r6, #0]
 80144de:	1a9b      	subs	r3, r3, r2
 80144e0:	42ab      	cmp	r3, r5
 80144e2:	dc26      	bgt.n	8014532 <_printf_common+0x96>
 80144e4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80144e8:	6822      	ldr	r2, [r4, #0]
 80144ea:	3b00      	subs	r3, #0
 80144ec:	bf18      	it	ne
 80144ee:	2301      	movne	r3, #1
 80144f0:	0692      	lsls	r2, r2, #26
 80144f2:	d42b      	bmi.n	801454c <_printf_common+0xb0>
 80144f4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80144f8:	4641      	mov	r1, r8
 80144fa:	4638      	mov	r0, r7
 80144fc:	47c8      	blx	r9
 80144fe:	3001      	adds	r0, #1
 8014500:	d01e      	beq.n	8014540 <_printf_common+0xa4>
 8014502:	6823      	ldr	r3, [r4, #0]
 8014504:	6922      	ldr	r2, [r4, #16]
 8014506:	f003 0306 	and.w	r3, r3, #6
 801450a:	2b04      	cmp	r3, #4
 801450c:	bf02      	ittt	eq
 801450e:	68e5      	ldreq	r5, [r4, #12]
 8014510:	6833      	ldreq	r3, [r6, #0]
 8014512:	1aed      	subeq	r5, r5, r3
 8014514:	68a3      	ldr	r3, [r4, #8]
 8014516:	bf0c      	ite	eq
 8014518:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 801451c:	2500      	movne	r5, #0
 801451e:	4293      	cmp	r3, r2
 8014520:	bfc4      	itt	gt
 8014522:	1a9b      	subgt	r3, r3, r2
 8014524:	18ed      	addgt	r5, r5, r3
 8014526:	2600      	movs	r6, #0
 8014528:	341a      	adds	r4, #26
 801452a:	42b5      	cmp	r5, r6
 801452c:	d11a      	bne.n	8014564 <_printf_common+0xc8>
 801452e:	2000      	movs	r0, #0
 8014530:	e008      	b.n	8014544 <_printf_common+0xa8>
 8014532:	2301      	movs	r3, #1
 8014534:	4652      	mov	r2, sl
 8014536:	4641      	mov	r1, r8
 8014538:	4638      	mov	r0, r7
 801453a:	47c8      	blx	r9
 801453c:	3001      	adds	r0, #1
 801453e:	d103      	bne.n	8014548 <_printf_common+0xac>
 8014540:	f04f 30ff 	mov.w	r0, #4294967295
 8014544:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8014548:	3501      	adds	r5, #1
 801454a:	e7c6      	b.n	80144da <_printf_common+0x3e>
 801454c:	18e1      	adds	r1, r4, r3
 801454e:	1c5a      	adds	r2, r3, #1
 8014550:	2030      	movs	r0, #48	@ 0x30
 8014552:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8014556:	4422      	add	r2, r4
 8014558:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 801455c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8014560:	3302      	adds	r3, #2
 8014562:	e7c7      	b.n	80144f4 <_printf_common+0x58>
 8014564:	2301      	movs	r3, #1
 8014566:	4622      	mov	r2, r4
 8014568:	4641      	mov	r1, r8
 801456a:	4638      	mov	r0, r7
 801456c:	47c8      	blx	r9
 801456e:	3001      	adds	r0, #1
 8014570:	d0e6      	beq.n	8014540 <_printf_common+0xa4>
 8014572:	3601      	adds	r6, #1
 8014574:	e7d9      	b.n	801452a <_printf_common+0x8e>
	...

08014578 <_printf_i>:
 8014578:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 801457c:	7e0f      	ldrb	r7, [r1, #24]
 801457e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8014580:	2f78      	cmp	r7, #120	@ 0x78
 8014582:	4691      	mov	r9, r2
 8014584:	4680      	mov	r8, r0
 8014586:	460c      	mov	r4, r1
 8014588:	469a      	mov	sl, r3
 801458a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 801458e:	d807      	bhi.n	80145a0 <_printf_i+0x28>
 8014590:	2f62      	cmp	r7, #98	@ 0x62
 8014592:	d80a      	bhi.n	80145aa <_printf_i+0x32>
 8014594:	2f00      	cmp	r7, #0
 8014596:	f000 80d1 	beq.w	801473c <_printf_i+0x1c4>
 801459a:	2f58      	cmp	r7, #88	@ 0x58
 801459c:	f000 80b8 	beq.w	8014710 <_printf_i+0x198>
 80145a0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80145a4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80145a8:	e03a      	b.n	8014620 <_printf_i+0xa8>
 80145aa:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80145ae:	2b15      	cmp	r3, #21
 80145b0:	d8f6      	bhi.n	80145a0 <_printf_i+0x28>
 80145b2:	a101      	add	r1, pc, #4	@ (adr r1, 80145b8 <_printf_i+0x40>)
 80145b4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80145b8:	08014611 	.word	0x08014611
 80145bc:	08014625 	.word	0x08014625
 80145c0:	080145a1 	.word	0x080145a1
 80145c4:	080145a1 	.word	0x080145a1
 80145c8:	080145a1 	.word	0x080145a1
 80145cc:	080145a1 	.word	0x080145a1
 80145d0:	08014625 	.word	0x08014625
 80145d4:	080145a1 	.word	0x080145a1
 80145d8:	080145a1 	.word	0x080145a1
 80145dc:	080145a1 	.word	0x080145a1
 80145e0:	080145a1 	.word	0x080145a1
 80145e4:	08014723 	.word	0x08014723
 80145e8:	0801464f 	.word	0x0801464f
 80145ec:	080146dd 	.word	0x080146dd
 80145f0:	080145a1 	.word	0x080145a1
 80145f4:	080145a1 	.word	0x080145a1
 80145f8:	08014745 	.word	0x08014745
 80145fc:	080145a1 	.word	0x080145a1
 8014600:	0801464f 	.word	0x0801464f
 8014604:	080145a1 	.word	0x080145a1
 8014608:	080145a1 	.word	0x080145a1
 801460c:	080146e5 	.word	0x080146e5
 8014610:	6833      	ldr	r3, [r6, #0]
 8014612:	1d1a      	adds	r2, r3, #4
 8014614:	681b      	ldr	r3, [r3, #0]
 8014616:	6032      	str	r2, [r6, #0]
 8014618:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 801461c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8014620:	2301      	movs	r3, #1
 8014622:	e09c      	b.n	801475e <_printf_i+0x1e6>
 8014624:	6833      	ldr	r3, [r6, #0]
 8014626:	6820      	ldr	r0, [r4, #0]
 8014628:	1d19      	adds	r1, r3, #4
 801462a:	6031      	str	r1, [r6, #0]
 801462c:	0606      	lsls	r6, r0, #24
 801462e:	d501      	bpl.n	8014634 <_printf_i+0xbc>
 8014630:	681d      	ldr	r5, [r3, #0]
 8014632:	e003      	b.n	801463c <_printf_i+0xc4>
 8014634:	0645      	lsls	r5, r0, #25
 8014636:	d5fb      	bpl.n	8014630 <_printf_i+0xb8>
 8014638:	f9b3 5000 	ldrsh.w	r5, [r3]
 801463c:	2d00      	cmp	r5, #0
 801463e:	da03      	bge.n	8014648 <_printf_i+0xd0>
 8014640:	232d      	movs	r3, #45	@ 0x2d
 8014642:	426d      	negs	r5, r5
 8014644:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8014648:	4858      	ldr	r0, [pc, #352]	@ (80147ac <_printf_i+0x234>)
 801464a:	230a      	movs	r3, #10
 801464c:	e011      	b.n	8014672 <_printf_i+0xfa>
 801464e:	6821      	ldr	r1, [r4, #0]
 8014650:	6833      	ldr	r3, [r6, #0]
 8014652:	0608      	lsls	r0, r1, #24
 8014654:	f853 5b04 	ldr.w	r5, [r3], #4
 8014658:	d402      	bmi.n	8014660 <_printf_i+0xe8>
 801465a:	0649      	lsls	r1, r1, #25
 801465c:	bf48      	it	mi
 801465e:	b2ad      	uxthmi	r5, r5
 8014660:	2f6f      	cmp	r7, #111	@ 0x6f
 8014662:	4852      	ldr	r0, [pc, #328]	@ (80147ac <_printf_i+0x234>)
 8014664:	6033      	str	r3, [r6, #0]
 8014666:	bf14      	ite	ne
 8014668:	230a      	movne	r3, #10
 801466a:	2308      	moveq	r3, #8
 801466c:	2100      	movs	r1, #0
 801466e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8014672:	6866      	ldr	r6, [r4, #4]
 8014674:	60a6      	str	r6, [r4, #8]
 8014676:	2e00      	cmp	r6, #0
 8014678:	db05      	blt.n	8014686 <_printf_i+0x10e>
 801467a:	6821      	ldr	r1, [r4, #0]
 801467c:	432e      	orrs	r6, r5
 801467e:	f021 0104 	bic.w	r1, r1, #4
 8014682:	6021      	str	r1, [r4, #0]
 8014684:	d04b      	beq.n	801471e <_printf_i+0x1a6>
 8014686:	4616      	mov	r6, r2
 8014688:	fbb5 f1f3 	udiv	r1, r5, r3
 801468c:	fb03 5711 	mls	r7, r3, r1, r5
 8014690:	5dc7      	ldrb	r7, [r0, r7]
 8014692:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8014696:	462f      	mov	r7, r5
 8014698:	42bb      	cmp	r3, r7
 801469a:	460d      	mov	r5, r1
 801469c:	d9f4      	bls.n	8014688 <_printf_i+0x110>
 801469e:	2b08      	cmp	r3, #8
 80146a0:	d10b      	bne.n	80146ba <_printf_i+0x142>
 80146a2:	6823      	ldr	r3, [r4, #0]
 80146a4:	07df      	lsls	r7, r3, #31
 80146a6:	d508      	bpl.n	80146ba <_printf_i+0x142>
 80146a8:	6923      	ldr	r3, [r4, #16]
 80146aa:	6861      	ldr	r1, [r4, #4]
 80146ac:	4299      	cmp	r1, r3
 80146ae:	bfde      	ittt	le
 80146b0:	2330      	movle	r3, #48	@ 0x30
 80146b2:	f806 3c01 	strble.w	r3, [r6, #-1]
 80146b6:	f106 36ff 	addle.w	r6, r6, #4294967295
 80146ba:	1b92      	subs	r2, r2, r6
 80146bc:	6122      	str	r2, [r4, #16]
 80146be:	f8cd a000 	str.w	sl, [sp]
 80146c2:	464b      	mov	r3, r9
 80146c4:	aa03      	add	r2, sp, #12
 80146c6:	4621      	mov	r1, r4
 80146c8:	4640      	mov	r0, r8
 80146ca:	f7ff fee7 	bl	801449c <_printf_common>
 80146ce:	3001      	adds	r0, #1
 80146d0:	d14a      	bne.n	8014768 <_printf_i+0x1f0>
 80146d2:	f04f 30ff 	mov.w	r0, #4294967295
 80146d6:	b004      	add	sp, #16
 80146d8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80146dc:	6823      	ldr	r3, [r4, #0]
 80146de:	f043 0320 	orr.w	r3, r3, #32
 80146e2:	6023      	str	r3, [r4, #0]
 80146e4:	4832      	ldr	r0, [pc, #200]	@ (80147b0 <_printf_i+0x238>)
 80146e6:	2778      	movs	r7, #120	@ 0x78
 80146e8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80146ec:	6823      	ldr	r3, [r4, #0]
 80146ee:	6831      	ldr	r1, [r6, #0]
 80146f0:	061f      	lsls	r7, r3, #24
 80146f2:	f851 5b04 	ldr.w	r5, [r1], #4
 80146f6:	d402      	bmi.n	80146fe <_printf_i+0x186>
 80146f8:	065f      	lsls	r7, r3, #25
 80146fa:	bf48      	it	mi
 80146fc:	b2ad      	uxthmi	r5, r5
 80146fe:	6031      	str	r1, [r6, #0]
 8014700:	07d9      	lsls	r1, r3, #31
 8014702:	bf44      	itt	mi
 8014704:	f043 0320 	orrmi.w	r3, r3, #32
 8014708:	6023      	strmi	r3, [r4, #0]
 801470a:	b11d      	cbz	r5, 8014714 <_printf_i+0x19c>
 801470c:	2310      	movs	r3, #16
 801470e:	e7ad      	b.n	801466c <_printf_i+0xf4>
 8014710:	4826      	ldr	r0, [pc, #152]	@ (80147ac <_printf_i+0x234>)
 8014712:	e7e9      	b.n	80146e8 <_printf_i+0x170>
 8014714:	6823      	ldr	r3, [r4, #0]
 8014716:	f023 0320 	bic.w	r3, r3, #32
 801471a:	6023      	str	r3, [r4, #0]
 801471c:	e7f6      	b.n	801470c <_printf_i+0x194>
 801471e:	4616      	mov	r6, r2
 8014720:	e7bd      	b.n	801469e <_printf_i+0x126>
 8014722:	6833      	ldr	r3, [r6, #0]
 8014724:	6825      	ldr	r5, [r4, #0]
 8014726:	6961      	ldr	r1, [r4, #20]
 8014728:	1d18      	adds	r0, r3, #4
 801472a:	6030      	str	r0, [r6, #0]
 801472c:	062e      	lsls	r6, r5, #24
 801472e:	681b      	ldr	r3, [r3, #0]
 8014730:	d501      	bpl.n	8014736 <_printf_i+0x1be>
 8014732:	6019      	str	r1, [r3, #0]
 8014734:	e002      	b.n	801473c <_printf_i+0x1c4>
 8014736:	0668      	lsls	r0, r5, #25
 8014738:	d5fb      	bpl.n	8014732 <_printf_i+0x1ba>
 801473a:	8019      	strh	r1, [r3, #0]
 801473c:	2300      	movs	r3, #0
 801473e:	6123      	str	r3, [r4, #16]
 8014740:	4616      	mov	r6, r2
 8014742:	e7bc      	b.n	80146be <_printf_i+0x146>
 8014744:	6833      	ldr	r3, [r6, #0]
 8014746:	1d1a      	adds	r2, r3, #4
 8014748:	6032      	str	r2, [r6, #0]
 801474a:	681e      	ldr	r6, [r3, #0]
 801474c:	6862      	ldr	r2, [r4, #4]
 801474e:	2100      	movs	r1, #0
 8014750:	4630      	mov	r0, r6
 8014752:	f7eb fd65 	bl	8000220 <memchr>
 8014756:	b108      	cbz	r0, 801475c <_printf_i+0x1e4>
 8014758:	1b80      	subs	r0, r0, r6
 801475a:	6060      	str	r0, [r4, #4]
 801475c:	6863      	ldr	r3, [r4, #4]
 801475e:	6123      	str	r3, [r4, #16]
 8014760:	2300      	movs	r3, #0
 8014762:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8014766:	e7aa      	b.n	80146be <_printf_i+0x146>
 8014768:	6923      	ldr	r3, [r4, #16]
 801476a:	4632      	mov	r2, r6
 801476c:	4649      	mov	r1, r9
 801476e:	4640      	mov	r0, r8
 8014770:	47d0      	blx	sl
 8014772:	3001      	adds	r0, #1
 8014774:	d0ad      	beq.n	80146d2 <_printf_i+0x15a>
 8014776:	6823      	ldr	r3, [r4, #0]
 8014778:	079b      	lsls	r3, r3, #30
 801477a:	d413      	bmi.n	80147a4 <_printf_i+0x22c>
 801477c:	68e0      	ldr	r0, [r4, #12]
 801477e:	9b03      	ldr	r3, [sp, #12]
 8014780:	4298      	cmp	r0, r3
 8014782:	bfb8      	it	lt
 8014784:	4618      	movlt	r0, r3
 8014786:	e7a6      	b.n	80146d6 <_printf_i+0x15e>
 8014788:	2301      	movs	r3, #1
 801478a:	4632      	mov	r2, r6
 801478c:	4649      	mov	r1, r9
 801478e:	4640      	mov	r0, r8
 8014790:	47d0      	blx	sl
 8014792:	3001      	adds	r0, #1
 8014794:	d09d      	beq.n	80146d2 <_printf_i+0x15a>
 8014796:	3501      	adds	r5, #1
 8014798:	68e3      	ldr	r3, [r4, #12]
 801479a:	9903      	ldr	r1, [sp, #12]
 801479c:	1a5b      	subs	r3, r3, r1
 801479e:	42ab      	cmp	r3, r5
 80147a0:	dcf2      	bgt.n	8014788 <_printf_i+0x210>
 80147a2:	e7eb      	b.n	801477c <_printf_i+0x204>
 80147a4:	2500      	movs	r5, #0
 80147a6:	f104 0619 	add.w	r6, r4, #25
 80147aa:	e7f5      	b.n	8014798 <_printf_i+0x220>
 80147ac:	0801beee 	.word	0x0801beee
 80147b0:	0801beff 	.word	0x0801beff

080147b4 <_scanf_float>:
 80147b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80147b8:	b087      	sub	sp, #28
 80147ba:	4691      	mov	r9, r2
 80147bc:	9303      	str	r3, [sp, #12]
 80147be:	688b      	ldr	r3, [r1, #8]
 80147c0:	1e5a      	subs	r2, r3, #1
 80147c2:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 80147c6:	bf81      	itttt	hi
 80147c8:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 80147cc:	eb03 0b05 	addhi.w	fp, r3, r5
 80147d0:	f240 135d 	movwhi	r3, #349	@ 0x15d
 80147d4:	608b      	strhi	r3, [r1, #8]
 80147d6:	680b      	ldr	r3, [r1, #0]
 80147d8:	460a      	mov	r2, r1
 80147da:	f04f 0500 	mov.w	r5, #0
 80147de:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 80147e2:	f842 3b1c 	str.w	r3, [r2], #28
 80147e6:	e9cd 5504 	strd	r5, r5, [sp, #16]
 80147ea:	4680      	mov	r8, r0
 80147ec:	460c      	mov	r4, r1
 80147ee:	bf98      	it	ls
 80147f0:	f04f 0b00 	movls.w	fp, #0
 80147f4:	9201      	str	r2, [sp, #4]
 80147f6:	4616      	mov	r6, r2
 80147f8:	46aa      	mov	sl, r5
 80147fa:	462f      	mov	r7, r5
 80147fc:	9502      	str	r5, [sp, #8]
 80147fe:	68a2      	ldr	r2, [r4, #8]
 8014800:	b15a      	cbz	r2, 801481a <_scanf_float+0x66>
 8014802:	f8d9 3000 	ldr.w	r3, [r9]
 8014806:	781b      	ldrb	r3, [r3, #0]
 8014808:	2b4e      	cmp	r3, #78	@ 0x4e
 801480a:	d863      	bhi.n	80148d4 <_scanf_float+0x120>
 801480c:	2b40      	cmp	r3, #64	@ 0x40
 801480e:	d83b      	bhi.n	8014888 <_scanf_float+0xd4>
 8014810:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 8014814:	b2c8      	uxtb	r0, r1
 8014816:	280e      	cmp	r0, #14
 8014818:	d939      	bls.n	801488e <_scanf_float+0xda>
 801481a:	b11f      	cbz	r7, 8014824 <_scanf_float+0x70>
 801481c:	6823      	ldr	r3, [r4, #0]
 801481e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8014822:	6023      	str	r3, [r4, #0]
 8014824:	f10a 3aff 	add.w	sl, sl, #4294967295
 8014828:	f1ba 0f01 	cmp.w	sl, #1
 801482c:	f200 8114 	bhi.w	8014a58 <_scanf_float+0x2a4>
 8014830:	9b01      	ldr	r3, [sp, #4]
 8014832:	429e      	cmp	r6, r3
 8014834:	f200 8105 	bhi.w	8014a42 <_scanf_float+0x28e>
 8014838:	2001      	movs	r0, #1
 801483a:	b007      	add	sp, #28
 801483c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014840:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 8014844:	2a0d      	cmp	r2, #13
 8014846:	d8e8      	bhi.n	801481a <_scanf_float+0x66>
 8014848:	a101      	add	r1, pc, #4	@ (adr r1, 8014850 <_scanf_float+0x9c>)
 801484a:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 801484e:	bf00      	nop
 8014850:	08014999 	.word	0x08014999
 8014854:	0801481b 	.word	0x0801481b
 8014858:	0801481b 	.word	0x0801481b
 801485c:	0801481b 	.word	0x0801481b
 8014860:	080149f5 	.word	0x080149f5
 8014864:	080149cf 	.word	0x080149cf
 8014868:	0801481b 	.word	0x0801481b
 801486c:	0801481b 	.word	0x0801481b
 8014870:	080149a7 	.word	0x080149a7
 8014874:	0801481b 	.word	0x0801481b
 8014878:	0801481b 	.word	0x0801481b
 801487c:	0801481b 	.word	0x0801481b
 8014880:	0801481b 	.word	0x0801481b
 8014884:	08014963 	.word	0x08014963
 8014888:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 801488c:	e7da      	b.n	8014844 <_scanf_float+0x90>
 801488e:	290e      	cmp	r1, #14
 8014890:	d8c3      	bhi.n	801481a <_scanf_float+0x66>
 8014892:	a001      	add	r0, pc, #4	@ (adr r0, 8014898 <_scanf_float+0xe4>)
 8014894:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8014898:	08014953 	.word	0x08014953
 801489c:	0801481b 	.word	0x0801481b
 80148a0:	08014953 	.word	0x08014953
 80148a4:	080149e3 	.word	0x080149e3
 80148a8:	0801481b 	.word	0x0801481b
 80148ac:	080148f5 	.word	0x080148f5
 80148b0:	08014939 	.word	0x08014939
 80148b4:	08014939 	.word	0x08014939
 80148b8:	08014939 	.word	0x08014939
 80148bc:	08014939 	.word	0x08014939
 80148c0:	08014939 	.word	0x08014939
 80148c4:	08014939 	.word	0x08014939
 80148c8:	08014939 	.word	0x08014939
 80148cc:	08014939 	.word	0x08014939
 80148d0:	08014939 	.word	0x08014939
 80148d4:	2b6e      	cmp	r3, #110	@ 0x6e
 80148d6:	d809      	bhi.n	80148ec <_scanf_float+0x138>
 80148d8:	2b60      	cmp	r3, #96	@ 0x60
 80148da:	d8b1      	bhi.n	8014840 <_scanf_float+0x8c>
 80148dc:	2b54      	cmp	r3, #84	@ 0x54
 80148de:	d07b      	beq.n	80149d8 <_scanf_float+0x224>
 80148e0:	2b59      	cmp	r3, #89	@ 0x59
 80148e2:	d19a      	bne.n	801481a <_scanf_float+0x66>
 80148e4:	2d07      	cmp	r5, #7
 80148e6:	d198      	bne.n	801481a <_scanf_float+0x66>
 80148e8:	2508      	movs	r5, #8
 80148ea:	e02f      	b.n	801494c <_scanf_float+0x198>
 80148ec:	2b74      	cmp	r3, #116	@ 0x74
 80148ee:	d073      	beq.n	80149d8 <_scanf_float+0x224>
 80148f0:	2b79      	cmp	r3, #121	@ 0x79
 80148f2:	e7f6      	b.n	80148e2 <_scanf_float+0x12e>
 80148f4:	6821      	ldr	r1, [r4, #0]
 80148f6:	05c8      	lsls	r0, r1, #23
 80148f8:	d51e      	bpl.n	8014938 <_scanf_float+0x184>
 80148fa:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 80148fe:	6021      	str	r1, [r4, #0]
 8014900:	3701      	adds	r7, #1
 8014902:	f1bb 0f00 	cmp.w	fp, #0
 8014906:	d003      	beq.n	8014910 <_scanf_float+0x15c>
 8014908:	3201      	adds	r2, #1
 801490a:	f10b 3bff 	add.w	fp, fp, #4294967295
 801490e:	60a2      	str	r2, [r4, #8]
 8014910:	68a3      	ldr	r3, [r4, #8]
 8014912:	3b01      	subs	r3, #1
 8014914:	60a3      	str	r3, [r4, #8]
 8014916:	6923      	ldr	r3, [r4, #16]
 8014918:	3301      	adds	r3, #1
 801491a:	6123      	str	r3, [r4, #16]
 801491c:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8014920:	3b01      	subs	r3, #1
 8014922:	2b00      	cmp	r3, #0
 8014924:	f8c9 3004 	str.w	r3, [r9, #4]
 8014928:	f340 8082 	ble.w	8014a30 <_scanf_float+0x27c>
 801492c:	f8d9 3000 	ldr.w	r3, [r9]
 8014930:	3301      	adds	r3, #1
 8014932:	f8c9 3000 	str.w	r3, [r9]
 8014936:	e762      	b.n	80147fe <_scanf_float+0x4a>
 8014938:	eb1a 0105 	adds.w	r1, sl, r5
 801493c:	f47f af6d 	bne.w	801481a <_scanf_float+0x66>
 8014940:	6822      	ldr	r2, [r4, #0]
 8014942:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 8014946:	6022      	str	r2, [r4, #0]
 8014948:	460d      	mov	r5, r1
 801494a:	468a      	mov	sl, r1
 801494c:	f806 3b01 	strb.w	r3, [r6], #1
 8014950:	e7de      	b.n	8014910 <_scanf_float+0x15c>
 8014952:	6822      	ldr	r2, [r4, #0]
 8014954:	0610      	lsls	r0, r2, #24
 8014956:	f57f af60 	bpl.w	801481a <_scanf_float+0x66>
 801495a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 801495e:	6022      	str	r2, [r4, #0]
 8014960:	e7f4      	b.n	801494c <_scanf_float+0x198>
 8014962:	f1ba 0f00 	cmp.w	sl, #0
 8014966:	d10c      	bne.n	8014982 <_scanf_float+0x1ce>
 8014968:	b977      	cbnz	r7, 8014988 <_scanf_float+0x1d4>
 801496a:	6822      	ldr	r2, [r4, #0]
 801496c:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8014970:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8014974:	d108      	bne.n	8014988 <_scanf_float+0x1d4>
 8014976:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 801497a:	6022      	str	r2, [r4, #0]
 801497c:	f04f 0a01 	mov.w	sl, #1
 8014980:	e7e4      	b.n	801494c <_scanf_float+0x198>
 8014982:	f1ba 0f02 	cmp.w	sl, #2
 8014986:	d050      	beq.n	8014a2a <_scanf_float+0x276>
 8014988:	2d01      	cmp	r5, #1
 801498a:	d002      	beq.n	8014992 <_scanf_float+0x1de>
 801498c:	2d04      	cmp	r5, #4
 801498e:	f47f af44 	bne.w	801481a <_scanf_float+0x66>
 8014992:	3501      	adds	r5, #1
 8014994:	b2ed      	uxtb	r5, r5
 8014996:	e7d9      	b.n	801494c <_scanf_float+0x198>
 8014998:	f1ba 0f01 	cmp.w	sl, #1
 801499c:	f47f af3d 	bne.w	801481a <_scanf_float+0x66>
 80149a0:	f04f 0a02 	mov.w	sl, #2
 80149a4:	e7d2      	b.n	801494c <_scanf_float+0x198>
 80149a6:	b975      	cbnz	r5, 80149c6 <_scanf_float+0x212>
 80149a8:	2f00      	cmp	r7, #0
 80149aa:	f47f af37 	bne.w	801481c <_scanf_float+0x68>
 80149ae:	6822      	ldr	r2, [r4, #0]
 80149b0:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 80149b4:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 80149b8:	f040 8103 	bne.w	8014bc2 <_scanf_float+0x40e>
 80149bc:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 80149c0:	6022      	str	r2, [r4, #0]
 80149c2:	2501      	movs	r5, #1
 80149c4:	e7c2      	b.n	801494c <_scanf_float+0x198>
 80149c6:	2d03      	cmp	r5, #3
 80149c8:	d0e3      	beq.n	8014992 <_scanf_float+0x1de>
 80149ca:	2d05      	cmp	r5, #5
 80149cc:	e7df      	b.n	801498e <_scanf_float+0x1da>
 80149ce:	2d02      	cmp	r5, #2
 80149d0:	f47f af23 	bne.w	801481a <_scanf_float+0x66>
 80149d4:	2503      	movs	r5, #3
 80149d6:	e7b9      	b.n	801494c <_scanf_float+0x198>
 80149d8:	2d06      	cmp	r5, #6
 80149da:	f47f af1e 	bne.w	801481a <_scanf_float+0x66>
 80149de:	2507      	movs	r5, #7
 80149e0:	e7b4      	b.n	801494c <_scanf_float+0x198>
 80149e2:	6822      	ldr	r2, [r4, #0]
 80149e4:	0591      	lsls	r1, r2, #22
 80149e6:	f57f af18 	bpl.w	801481a <_scanf_float+0x66>
 80149ea:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 80149ee:	6022      	str	r2, [r4, #0]
 80149f0:	9702      	str	r7, [sp, #8]
 80149f2:	e7ab      	b.n	801494c <_scanf_float+0x198>
 80149f4:	6822      	ldr	r2, [r4, #0]
 80149f6:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 80149fa:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 80149fe:	d005      	beq.n	8014a0c <_scanf_float+0x258>
 8014a00:	0550      	lsls	r0, r2, #21
 8014a02:	f57f af0a 	bpl.w	801481a <_scanf_float+0x66>
 8014a06:	2f00      	cmp	r7, #0
 8014a08:	f000 80db 	beq.w	8014bc2 <_scanf_float+0x40e>
 8014a0c:	0591      	lsls	r1, r2, #22
 8014a0e:	bf58      	it	pl
 8014a10:	9902      	ldrpl	r1, [sp, #8]
 8014a12:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8014a16:	bf58      	it	pl
 8014a18:	1a79      	subpl	r1, r7, r1
 8014a1a:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 8014a1e:	bf58      	it	pl
 8014a20:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8014a24:	6022      	str	r2, [r4, #0]
 8014a26:	2700      	movs	r7, #0
 8014a28:	e790      	b.n	801494c <_scanf_float+0x198>
 8014a2a:	f04f 0a03 	mov.w	sl, #3
 8014a2e:	e78d      	b.n	801494c <_scanf_float+0x198>
 8014a30:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8014a34:	4649      	mov	r1, r9
 8014a36:	4640      	mov	r0, r8
 8014a38:	4798      	blx	r3
 8014a3a:	2800      	cmp	r0, #0
 8014a3c:	f43f aedf 	beq.w	80147fe <_scanf_float+0x4a>
 8014a40:	e6eb      	b.n	801481a <_scanf_float+0x66>
 8014a42:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8014a46:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8014a4a:	464a      	mov	r2, r9
 8014a4c:	4640      	mov	r0, r8
 8014a4e:	4798      	blx	r3
 8014a50:	6923      	ldr	r3, [r4, #16]
 8014a52:	3b01      	subs	r3, #1
 8014a54:	6123      	str	r3, [r4, #16]
 8014a56:	e6eb      	b.n	8014830 <_scanf_float+0x7c>
 8014a58:	1e6b      	subs	r3, r5, #1
 8014a5a:	2b06      	cmp	r3, #6
 8014a5c:	d824      	bhi.n	8014aa8 <_scanf_float+0x2f4>
 8014a5e:	2d02      	cmp	r5, #2
 8014a60:	d836      	bhi.n	8014ad0 <_scanf_float+0x31c>
 8014a62:	9b01      	ldr	r3, [sp, #4]
 8014a64:	429e      	cmp	r6, r3
 8014a66:	f67f aee7 	bls.w	8014838 <_scanf_float+0x84>
 8014a6a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8014a6e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8014a72:	464a      	mov	r2, r9
 8014a74:	4640      	mov	r0, r8
 8014a76:	4798      	blx	r3
 8014a78:	6923      	ldr	r3, [r4, #16]
 8014a7a:	3b01      	subs	r3, #1
 8014a7c:	6123      	str	r3, [r4, #16]
 8014a7e:	e7f0      	b.n	8014a62 <_scanf_float+0x2ae>
 8014a80:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8014a84:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 8014a88:	464a      	mov	r2, r9
 8014a8a:	4640      	mov	r0, r8
 8014a8c:	4798      	blx	r3
 8014a8e:	6923      	ldr	r3, [r4, #16]
 8014a90:	3b01      	subs	r3, #1
 8014a92:	6123      	str	r3, [r4, #16]
 8014a94:	f10a 3aff 	add.w	sl, sl, #4294967295
 8014a98:	fa5f fa8a 	uxtb.w	sl, sl
 8014a9c:	f1ba 0f02 	cmp.w	sl, #2
 8014aa0:	d1ee      	bne.n	8014a80 <_scanf_float+0x2cc>
 8014aa2:	3d03      	subs	r5, #3
 8014aa4:	b2ed      	uxtb	r5, r5
 8014aa6:	1b76      	subs	r6, r6, r5
 8014aa8:	6823      	ldr	r3, [r4, #0]
 8014aaa:	05da      	lsls	r2, r3, #23
 8014aac:	d530      	bpl.n	8014b10 <_scanf_float+0x35c>
 8014aae:	055b      	lsls	r3, r3, #21
 8014ab0:	d511      	bpl.n	8014ad6 <_scanf_float+0x322>
 8014ab2:	9b01      	ldr	r3, [sp, #4]
 8014ab4:	429e      	cmp	r6, r3
 8014ab6:	f67f aebf 	bls.w	8014838 <_scanf_float+0x84>
 8014aba:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8014abe:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8014ac2:	464a      	mov	r2, r9
 8014ac4:	4640      	mov	r0, r8
 8014ac6:	4798      	blx	r3
 8014ac8:	6923      	ldr	r3, [r4, #16]
 8014aca:	3b01      	subs	r3, #1
 8014acc:	6123      	str	r3, [r4, #16]
 8014ace:	e7f0      	b.n	8014ab2 <_scanf_float+0x2fe>
 8014ad0:	46aa      	mov	sl, r5
 8014ad2:	46b3      	mov	fp, r6
 8014ad4:	e7de      	b.n	8014a94 <_scanf_float+0x2e0>
 8014ad6:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8014ada:	6923      	ldr	r3, [r4, #16]
 8014adc:	2965      	cmp	r1, #101	@ 0x65
 8014ade:	f103 33ff 	add.w	r3, r3, #4294967295
 8014ae2:	f106 35ff 	add.w	r5, r6, #4294967295
 8014ae6:	6123      	str	r3, [r4, #16]
 8014ae8:	d00c      	beq.n	8014b04 <_scanf_float+0x350>
 8014aea:	2945      	cmp	r1, #69	@ 0x45
 8014aec:	d00a      	beq.n	8014b04 <_scanf_float+0x350>
 8014aee:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8014af2:	464a      	mov	r2, r9
 8014af4:	4640      	mov	r0, r8
 8014af6:	4798      	blx	r3
 8014af8:	6923      	ldr	r3, [r4, #16]
 8014afa:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8014afe:	3b01      	subs	r3, #1
 8014b00:	1eb5      	subs	r5, r6, #2
 8014b02:	6123      	str	r3, [r4, #16]
 8014b04:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8014b08:	464a      	mov	r2, r9
 8014b0a:	4640      	mov	r0, r8
 8014b0c:	4798      	blx	r3
 8014b0e:	462e      	mov	r6, r5
 8014b10:	6822      	ldr	r2, [r4, #0]
 8014b12:	f012 0210 	ands.w	r2, r2, #16
 8014b16:	d001      	beq.n	8014b1c <_scanf_float+0x368>
 8014b18:	2000      	movs	r0, #0
 8014b1a:	e68e      	b.n	801483a <_scanf_float+0x86>
 8014b1c:	7032      	strb	r2, [r6, #0]
 8014b1e:	6823      	ldr	r3, [r4, #0]
 8014b20:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8014b24:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8014b28:	d125      	bne.n	8014b76 <_scanf_float+0x3c2>
 8014b2a:	9b02      	ldr	r3, [sp, #8]
 8014b2c:	429f      	cmp	r7, r3
 8014b2e:	d00a      	beq.n	8014b46 <_scanf_float+0x392>
 8014b30:	1bda      	subs	r2, r3, r7
 8014b32:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 8014b36:	429e      	cmp	r6, r3
 8014b38:	bf28      	it	cs
 8014b3a:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 8014b3e:	4922      	ldr	r1, [pc, #136]	@ (8014bc8 <_scanf_float+0x414>)
 8014b40:	4630      	mov	r0, r6
 8014b42:	f000 f93d 	bl	8014dc0 <siprintf>
 8014b46:	9901      	ldr	r1, [sp, #4]
 8014b48:	2200      	movs	r2, #0
 8014b4a:	4640      	mov	r0, r8
 8014b4c:	f002 fc94 	bl	8017478 <_strtod_r>
 8014b50:	9b03      	ldr	r3, [sp, #12]
 8014b52:	6821      	ldr	r1, [r4, #0]
 8014b54:	681b      	ldr	r3, [r3, #0]
 8014b56:	f011 0f02 	tst.w	r1, #2
 8014b5a:	ec57 6b10 	vmov	r6, r7, d0
 8014b5e:	f103 0204 	add.w	r2, r3, #4
 8014b62:	d015      	beq.n	8014b90 <_scanf_float+0x3dc>
 8014b64:	9903      	ldr	r1, [sp, #12]
 8014b66:	600a      	str	r2, [r1, #0]
 8014b68:	681b      	ldr	r3, [r3, #0]
 8014b6a:	e9c3 6700 	strd	r6, r7, [r3]
 8014b6e:	68e3      	ldr	r3, [r4, #12]
 8014b70:	3301      	adds	r3, #1
 8014b72:	60e3      	str	r3, [r4, #12]
 8014b74:	e7d0      	b.n	8014b18 <_scanf_float+0x364>
 8014b76:	9b04      	ldr	r3, [sp, #16]
 8014b78:	2b00      	cmp	r3, #0
 8014b7a:	d0e4      	beq.n	8014b46 <_scanf_float+0x392>
 8014b7c:	9905      	ldr	r1, [sp, #20]
 8014b7e:	230a      	movs	r3, #10
 8014b80:	3101      	adds	r1, #1
 8014b82:	4640      	mov	r0, r8
 8014b84:	f002 fcf8 	bl	8017578 <_strtol_r>
 8014b88:	9b04      	ldr	r3, [sp, #16]
 8014b8a:	9e05      	ldr	r6, [sp, #20]
 8014b8c:	1ac2      	subs	r2, r0, r3
 8014b8e:	e7d0      	b.n	8014b32 <_scanf_float+0x37e>
 8014b90:	f011 0f04 	tst.w	r1, #4
 8014b94:	9903      	ldr	r1, [sp, #12]
 8014b96:	600a      	str	r2, [r1, #0]
 8014b98:	d1e6      	bne.n	8014b68 <_scanf_float+0x3b4>
 8014b9a:	681d      	ldr	r5, [r3, #0]
 8014b9c:	4632      	mov	r2, r6
 8014b9e:	463b      	mov	r3, r7
 8014ba0:	4630      	mov	r0, r6
 8014ba2:	4639      	mov	r1, r7
 8014ba4:	f7eb ffea 	bl	8000b7c <__aeabi_dcmpun>
 8014ba8:	b128      	cbz	r0, 8014bb6 <_scanf_float+0x402>
 8014baa:	4808      	ldr	r0, [pc, #32]	@ (8014bcc <_scanf_float+0x418>)
 8014bac:	f000 fa5a 	bl	8015064 <nanf>
 8014bb0:	ed85 0a00 	vstr	s0, [r5]
 8014bb4:	e7db      	b.n	8014b6e <_scanf_float+0x3ba>
 8014bb6:	4630      	mov	r0, r6
 8014bb8:	4639      	mov	r1, r7
 8014bba:	f7ec f83d 	bl	8000c38 <__aeabi_d2f>
 8014bbe:	6028      	str	r0, [r5, #0]
 8014bc0:	e7d5      	b.n	8014b6e <_scanf_float+0x3ba>
 8014bc2:	2700      	movs	r7, #0
 8014bc4:	e62e      	b.n	8014824 <_scanf_float+0x70>
 8014bc6:	bf00      	nop
 8014bc8:	0801bf10 	.word	0x0801bf10
 8014bcc:	0801c051 	.word	0x0801c051

08014bd0 <std>:
 8014bd0:	2300      	movs	r3, #0
 8014bd2:	b510      	push	{r4, lr}
 8014bd4:	4604      	mov	r4, r0
 8014bd6:	e9c0 3300 	strd	r3, r3, [r0]
 8014bda:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8014bde:	6083      	str	r3, [r0, #8]
 8014be0:	8181      	strh	r1, [r0, #12]
 8014be2:	6643      	str	r3, [r0, #100]	@ 0x64
 8014be4:	81c2      	strh	r2, [r0, #14]
 8014be6:	6183      	str	r3, [r0, #24]
 8014be8:	4619      	mov	r1, r3
 8014bea:	2208      	movs	r2, #8
 8014bec:	305c      	adds	r0, #92	@ 0x5c
 8014bee:	f000 f94c 	bl	8014e8a <memset>
 8014bf2:	4b0d      	ldr	r3, [pc, #52]	@ (8014c28 <std+0x58>)
 8014bf4:	6263      	str	r3, [r4, #36]	@ 0x24
 8014bf6:	4b0d      	ldr	r3, [pc, #52]	@ (8014c2c <std+0x5c>)
 8014bf8:	62a3      	str	r3, [r4, #40]	@ 0x28
 8014bfa:	4b0d      	ldr	r3, [pc, #52]	@ (8014c30 <std+0x60>)
 8014bfc:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8014bfe:	4b0d      	ldr	r3, [pc, #52]	@ (8014c34 <std+0x64>)
 8014c00:	6323      	str	r3, [r4, #48]	@ 0x30
 8014c02:	4b0d      	ldr	r3, [pc, #52]	@ (8014c38 <std+0x68>)
 8014c04:	6224      	str	r4, [r4, #32]
 8014c06:	429c      	cmp	r4, r3
 8014c08:	d006      	beq.n	8014c18 <std+0x48>
 8014c0a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8014c0e:	4294      	cmp	r4, r2
 8014c10:	d002      	beq.n	8014c18 <std+0x48>
 8014c12:	33d0      	adds	r3, #208	@ 0xd0
 8014c14:	429c      	cmp	r4, r3
 8014c16:	d105      	bne.n	8014c24 <std+0x54>
 8014c18:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8014c1c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8014c20:	f000 ba0e 	b.w	8015040 <__retarget_lock_init_recursive>
 8014c24:	bd10      	pop	{r4, pc}
 8014c26:	bf00      	nop
 8014c28:	08014e05 	.word	0x08014e05
 8014c2c:	08014e27 	.word	0x08014e27
 8014c30:	08014e5f 	.word	0x08014e5f
 8014c34:	08014e83 	.word	0x08014e83
 8014c38:	20004a58 	.word	0x20004a58

08014c3c <stdio_exit_handler>:
 8014c3c:	4a02      	ldr	r2, [pc, #8]	@ (8014c48 <stdio_exit_handler+0xc>)
 8014c3e:	4903      	ldr	r1, [pc, #12]	@ (8014c4c <stdio_exit_handler+0x10>)
 8014c40:	4803      	ldr	r0, [pc, #12]	@ (8014c50 <stdio_exit_handler+0x14>)
 8014c42:	f000 b869 	b.w	8014d18 <_fwalk_sglue>
 8014c46:	bf00      	nop
 8014c48:	20000048 	.word	0x20000048
 8014c4c:	08017935 	.word	0x08017935
 8014c50:	20000058 	.word	0x20000058

08014c54 <cleanup_stdio>:
 8014c54:	6841      	ldr	r1, [r0, #4]
 8014c56:	4b0c      	ldr	r3, [pc, #48]	@ (8014c88 <cleanup_stdio+0x34>)
 8014c58:	4299      	cmp	r1, r3
 8014c5a:	b510      	push	{r4, lr}
 8014c5c:	4604      	mov	r4, r0
 8014c5e:	d001      	beq.n	8014c64 <cleanup_stdio+0x10>
 8014c60:	f002 fe68 	bl	8017934 <_fflush_r>
 8014c64:	68a1      	ldr	r1, [r4, #8]
 8014c66:	4b09      	ldr	r3, [pc, #36]	@ (8014c8c <cleanup_stdio+0x38>)
 8014c68:	4299      	cmp	r1, r3
 8014c6a:	d002      	beq.n	8014c72 <cleanup_stdio+0x1e>
 8014c6c:	4620      	mov	r0, r4
 8014c6e:	f002 fe61 	bl	8017934 <_fflush_r>
 8014c72:	68e1      	ldr	r1, [r4, #12]
 8014c74:	4b06      	ldr	r3, [pc, #24]	@ (8014c90 <cleanup_stdio+0x3c>)
 8014c76:	4299      	cmp	r1, r3
 8014c78:	d004      	beq.n	8014c84 <cleanup_stdio+0x30>
 8014c7a:	4620      	mov	r0, r4
 8014c7c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8014c80:	f002 be58 	b.w	8017934 <_fflush_r>
 8014c84:	bd10      	pop	{r4, pc}
 8014c86:	bf00      	nop
 8014c88:	20004a58 	.word	0x20004a58
 8014c8c:	20004ac0 	.word	0x20004ac0
 8014c90:	20004b28 	.word	0x20004b28

08014c94 <global_stdio_init.part.0>:
 8014c94:	b510      	push	{r4, lr}
 8014c96:	4b0b      	ldr	r3, [pc, #44]	@ (8014cc4 <global_stdio_init.part.0+0x30>)
 8014c98:	4c0b      	ldr	r4, [pc, #44]	@ (8014cc8 <global_stdio_init.part.0+0x34>)
 8014c9a:	4a0c      	ldr	r2, [pc, #48]	@ (8014ccc <global_stdio_init.part.0+0x38>)
 8014c9c:	601a      	str	r2, [r3, #0]
 8014c9e:	4620      	mov	r0, r4
 8014ca0:	2200      	movs	r2, #0
 8014ca2:	2104      	movs	r1, #4
 8014ca4:	f7ff ff94 	bl	8014bd0 <std>
 8014ca8:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8014cac:	2201      	movs	r2, #1
 8014cae:	2109      	movs	r1, #9
 8014cb0:	f7ff ff8e 	bl	8014bd0 <std>
 8014cb4:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8014cb8:	2202      	movs	r2, #2
 8014cba:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8014cbe:	2112      	movs	r1, #18
 8014cc0:	f7ff bf86 	b.w	8014bd0 <std>
 8014cc4:	20004b90 	.word	0x20004b90
 8014cc8:	20004a58 	.word	0x20004a58
 8014ccc:	08014c3d 	.word	0x08014c3d

08014cd0 <__sfp_lock_acquire>:
 8014cd0:	4801      	ldr	r0, [pc, #4]	@ (8014cd8 <__sfp_lock_acquire+0x8>)
 8014cd2:	f000 b9b6 	b.w	8015042 <__retarget_lock_acquire_recursive>
 8014cd6:	bf00      	nop
 8014cd8:	20004b99 	.word	0x20004b99

08014cdc <__sfp_lock_release>:
 8014cdc:	4801      	ldr	r0, [pc, #4]	@ (8014ce4 <__sfp_lock_release+0x8>)
 8014cde:	f000 b9b1 	b.w	8015044 <__retarget_lock_release_recursive>
 8014ce2:	bf00      	nop
 8014ce4:	20004b99 	.word	0x20004b99

08014ce8 <__sinit>:
 8014ce8:	b510      	push	{r4, lr}
 8014cea:	4604      	mov	r4, r0
 8014cec:	f7ff fff0 	bl	8014cd0 <__sfp_lock_acquire>
 8014cf0:	6a23      	ldr	r3, [r4, #32]
 8014cf2:	b11b      	cbz	r3, 8014cfc <__sinit+0x14>
 8014cf4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8014cf8:	f7ff bff0 	b.w	8014cdc <__sfp_lock_release>
 8014cfc:	4b04      	ldr	r3, [pc, #16]	@ (8014d10 <__sinit+0x28>)
 8014cfe:	6223      	str	r3, [r4, #32]
 8014d00:	4b04      	ldr	r3, [pc, #16]	@ (8014d14 <__sinit+0x2c>)
 8014d02:	681b      	ldr	r3, [r3, #0]
 8014d04:	2b00      	cmp	r3, #0
 8014d06:	d1f5      	bne.n	8014cf4 <__sinit+0xc>
 8014d08:	f7ff ffc4 	bl	8014c94 <global_stdio_init.part.0>
 8014d0c:	e7f2      	b.n	8014cf4 <__sinit+0xc>
 8014d0e:	bf00      	nop
 8014d10:	08014c55 	.word	0x08014c55
 8014d14:	20004b90 	.word	0x20004b90

08014d18 <_fwalk_sglue>:
 8014d18:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8014d1c:	4607      	mov	r7, r0
 8014d1e:	4688      	mov	r8, r1
 8014d20:	4614      	mov	r4, r2
 8014d22:	2600      	movs	r6, #0
 8014d24:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8014d28:	f1b9 0901 	subs.w	r9, r9, #1
 8014d2c:	d505      	bpl.n	8014d3a <_fwalk_sglue+0x22>
 8014d2e:	6824      	ldr	r4, [r4, #0]
 8014d30:	2c00      	cmp	r4, #0
 8014d32:	d1f7      	bne.n	8014d24 <_fwalk_sglue+0xc>
 8014d34:	4630      	mov	r0, r6
 8014d36:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8014d3a:	89ab      	ldrh	r3, [r5, #12]
 8014d3c:	2b01      	cmp	r3, #1
 8014d3e:	d907      	bls.n	8014d50 <_fwalk_sglue+0x38>
 8014d40:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8014d44:	3301      	adds	r3, #1
 8014d46:	d003      	beq.n	8014d50 <_fwalk_sglue+0x38>
 8014d48:	4629      	mov	r1, r5
 8014d4a:	4638      	mov	r0, r7
 8014d4c:	47c0      	blx	r8
 8014d4e:	4306      	orrs	r6, r0
 8014d50:	3568      	adds	r5, #104	@ 0x68
 8014d52:	e7e9      	b.n	8014d28 <_fwalk_sglue+0x10>

08014d54 <sniprintf>:
 8014d54:	b40c      	push	{r2, r3}
 8014d56:	b530      	push	{r4, r5, lr}
 8014d58:	4b18      	ldr	r3, [pc, #96]	@ (8014dbc <sniprintf+0x68>)
 8014d5a:	1e0c      	subs	r4, r1, #0
 8014d5c:	681d      	ldr	r5, [r3, #0]
 8014d5e:	b09d      	sub	sp, #116	@ 0x74
 8014d60:	da08      	bge.n	8014d74 <sniprintf+0x20>
 8014d62:	238b      	movs	r3, #139	@ 0x8b
 8014d64:	602b      	str	r3, [r5, #0]
 8014d66:	f04f 30ff 	mov.w	r0, #4294967295
 8014d6a:	b01d      	add	sp, #116	@ 0x74
 8014d6c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8014d70:	b002      	add	sp, #8
 8014d72:	4770      	bx	lr
 8014d74:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8014d78:	f8ad 3014 	strh.w	r3, [sp, #20]
 8014d7c:	f04f 0300 	mov.w	r3, #0
 8014d80:	931b      	str	r3, [sp, #108]	@ 0x6c
 8014d82:	bf14      	ite	ne
 8014d84:	f104 33ff 	addne.w	r3, r4, #4294967295
 8014d88:	4623      	moveq	r3, r4
 8014d8a:	9304      	str	r3, [sp, #16]
 8014d8c:	9307      	str	r3, [sp, #28]
 8014d8e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8014d92:	9002      	str	r0, [sp, #8]
 8014d94:	9006      	str	r0, [sp, #24]
 8014d96:	f8ad 3016 	strh.w	r3, [sp, #22]
 8014d9a:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8014d9c:	ab21      	add	r3, sp, #132	@ 0x84
 8014d9e:	a902      	add	r1, sp, #8
 8014da0:	4628      	mov	r0, r5
 8014da2:	9301      	str	r3, [sp, #4]
 8014da4:	f002 fc46 	bl	8017634 <_svfiprintf_r>
 8014da8:	1c43      	adds	r3, r0, #1
 8014daa:	bfbc      	itt	lt
 8014dac:	238b      	movlt	r3, #139	@ 0x8b
 8014dae:	602b      	strlt	r3, [r5, #0]
 8014db0:	2c00      	cmp	r4, #0
 8014db2:	d0da      	beq.n	8014d6a <sniprintf+0x16>
 8014db4:	9b02      	ldr	r3, [sp, #8]
 8014db6:	2200      	movs	r2, #0
 8014db8:	701a      	strb	r2, [r3, #0]
 8014dba:	e7d6      	b.n	8014d6a <sniprintf+0x16>
 8014dbc:	20000054 	.word	0x20000054

08014dc0 <siprintf>:
 8014dc0:	b40e      	push	{r1, r2, r3}
 8014dc2:	b510      	push	{r4, lr}
 8014dc4:	b09d      	sub	sp, #116	@ 0x74
 8014dc6:	ab1f      	add	r3, sp, #124	@ 0x7c
 8014dc8:	9002      	str	r0, [sp, #8]
 8014dca:	9006      	str	r0, [sp, #24]
 8014dcc:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8014dd0:	480a      	ldr	r0, [pc, #40]	@ (8014dfc <siprintf+0x3c>)
 8014dd2:	9107      	str	r1, [sp, #28]
 8014dd4:	9104      	str	r1, [sp, #16]
 8014dd6:	490a      	ldr	r1, [pc, #40]	@ (8014e00 <siprintf+0x40>)
 8014dd8:	f853 2b04 	ldr.w	r2, [r3], #4
 8014ddc:	9105      	str	r1, [sp, #20]
 8014dde:	2400      	movs	r4, #0
 8014de0:	a902      	add	r1, sp, #8
 8014de2:	6800      	ldr	r0, [r0, #0]
 8014de4:	9301      	str	r3, [sp, #4]
 8014de6:	941b      	str	r4, [sp, #108]	@ 0x6c
 8014de8:	f002 fc24 	bl	8017634 <_svfiprintf_r>
 8014dec:	9b02      	ldr	r3, [sp, #8]
 8014dee:	701c      	strb	r4, [r3, #0]
 8014df0:	b01d      	add	sp, #116	@ 0x74
 8014df2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8014df6:	b003      	add	sp, #12
 8014df8:	4770      	bx	lr
 8014dfa:	bf00      	nop
 8014dfc:	20000054 	.word	0x20000054
 8014e00:	ffff0208 	.word	0xffff0208

08014e04 <__sread>:
 8014e04:	b510      	push	{r4, lr}
 8014e06:	460c      	mov	r4, r1
 8014e08:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8014e0c:	f000 f8ca 	bl	8014fa4 <_read_r>
 8014e10:	2800      	cmp	r0, #0
 8014e12:	bfab      	itete	ge
 8014e14:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8014e16:	89a3      	ldrhlt	r3, [r4, #12]
 8014e18:	181b      	addge	r3, r3, r0
 8014e1a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8014e1e:	bfac      	ite	ge
 8014e20:	6563      	strge	r3, [r4, #84]	@ 0x54
 8014e22:	81a3      	strhlt	r3, [r4, #12]
 8014e24:	bd10      	pop	{r4, pc}

08014e26 <__swrite>:
 8014e26:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8014e2a:	461f      	mov	r7, r3
 8014e2c:	898b      	ldrh	r3, [r1, #12]
 8014e2e:	05db      	lsls	r3, r3, #23
 8014e30:	4605      	mov	r5, r0
 8014e32:	460c      	mov	r4, r1
 8014e34:	4616      	mov	r6, r2
 8014e36:	d505      	bpl.n	8014e44 <__swrite+0x1e>
 8014e38:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8014e3c:	2302      	movs	r3, #2
 8014e3e:	2200      	movs	r2, #0
 8014e40:	f000 f89e 	bl	8014f80 <_lseek_r>
 8014e44:	89a3      	ldrh	r3, [r4, #12]
 8014e46:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8014e4a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8014e4e:	81a3      	strh	r3, [r4, #12]
 8014e50:	4632      	mov	r2, r6
 8014e52:	463b      	mov	r3, r7
 8014e54:	4628      	mov	r0, r5
 8014e56:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8014e5a:	f000 b8b5 	b.w	8014fc8 <_write_r>

08014e5e <__sseek>:
 8014e5e:	b510      	push	{r4, lr}
 8014e60:	460c      	mov	r4, r1
 8014e62:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8014e66:	f000 f88b 	bl	8014f80 <_lseek_r>
 8014e6a:	1c43      	adds	r3, r0, #1
 8014e6c:	89a3      	ldrh	r3, [r4, #12]
 8014e6e:	bf15      	itete	ne
 8014e70:	6560      	strne	r0, [r4, #84]	@ 0x54
 8014e72:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8014e76:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8014e7a:	81a3      	strheq	r3, [r4, #12]
 8014e7c:	bf18      	it	ne
 8014e7e:	81a3      	strhne	r3, [r4, #12]
 8014e80:	bd10      	pop	{r4, pc}

08014e82 <__sclose>:
 8014e82:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8014e86:	f000 b80d 	b.w	8014ea4 <_close_r>

08014e8a <memset>:
 8014e8a:	4402      	add	r2, r0
 8014e8c:	4603      	mov	r3, r0
 8014e8e:	4293      	cmp	r3, r2
 8014e90:	d100      	bne.n	8014e94 <memset+0xa>
 8014e92:	4770      	bx	lr
 8014e94:	f803 1b01 	strb.w	r1, [r3], #1
 8014e98:	e7f9      	b.n	8014e8e <memset+0x4>
	...

08014e9c <_localeconv_r>:
 8014e9c:	4800      	ldr	r0, [pc, #0]	@ (8014ea0 <_localeconv_r+0x4>)
 8014e9e:	4770      	bx	lr
 8014ea0:	20000194 	.word	0x20000194

08014ea4 <_close_r>:
 8014ea4:	b538      	push	{r3, r4, r5, lr}
 8014ea6:	4d06      	ldr	r5, [pc, #24]	@ (8014ec0 <_close_r+0x1c>)
 8014ea8:	2300      	movs	r3, #0
 8014eaa:	4604      	mov	r4, r0
 8014eac:	4608      	mov	r0, r1
 8014eae:	602b      	str	r3, [r5, #0]
 8014eb0:	f7ef fbfe 	bl	80046b0 <_close>
 8014eb4:	1c43      	adds	r3, r0, #1
 8014eb6:	d102      	bne.n	8014ebe <_close_r+0x1a>
 8014eb8:	682b      	ldr	r3, [r5, #0]
 8014eba:	b103      	cbz	r3, 8014ebe <_close_r+0x1a>
 8014ebc:	6023      	str	r3, [r4, #0]
 8014ebe:	bd38      	pop	{r3, r4, r5, pc}
 8014ec0:	20004b94 	.word	0x20004b94

08014ec4 <_reclaim_reent>:
 8014ec4:	4b2d      	ldr	r3, [pc, #180]	@ (8014f7c <_reclaim_reent+0xb8>)
 8014ec6:	681b      	ldr	r3, [r3, #0]
 8014ec8:	4283      	cmp	r3, r0
 8014eca:	b570      	push	{r4, r5, r6, lr}
 8014ecc:	4604      	mov	r4, r0
 8014ece:	d053      	beq.n	8014f78 <_reclaim_reent+0xb4>
 8014ed0:	69c3      	ldr	r3, [r0, #28]
 8014ed2:	b31b      	cbz	r3, 8014f1c <_reclaim_reent+0x58>
 8014ed4:	68db      	ldr	r3, [r3, #12]
 8014ed6:	b163      	cbz	r3, 8014ef2 <_reclaim_reent+0x2e>
 8014ed8:	2500      	movs	r5, #0
 8014eda:	69e3      	ldr	r3, [r4, #28]
 8014edc:	68db      	ldr	r3, [r3, #12]
 8014ede:	5959      	ldr	r1, [r3, r5]
 8014ee0:	b9b1      	cbnz	r1, 8014f10 <_reclaim_reent+0x4c>
 8014ee2:	3504      	adds	r5, #4
 8014ee4:	2d80      	cmp	r5, #128	@ 0x80
 8014ee6:	d1f8      	bne.n	8014eda <_reclaim_reent+0x16>
 8014ee8:	69e3      	ldr	r3, [r4, #28]
 8014eea:	4620      	mov	r0, r4
 8014eec:	68d9      	ldr	r1, [r3, #12]
 8014eee:	f000 ff17 	bl	8015d20 <_free_r>
 8014ef2:	69e3      	ldr	r3, [r4, #28]
 8014ef4:	6819      	ldr	r1, [r3, #0]
 8014ef6:	b111      	cbz	r1, 8014efe <_reclaim_reent+0x3a>
 8014ef8:	4620      	mov	r0, r4
 8014efa:	f000 ff11 	bl	8015d20 <_free_r>
 8014efe:	69e3      	ldr	r3, [r4, #28]
 8014f00:	689d      	ldr	r5, [r3, #8]
 8014f02:	b15d      	cbz	r5, 8014f1c <_reclaim_reent+0x58>
 8014f04:	4629      	mov	r1, r5
 8014f06:	4620      	mov	r0, r4
 8014f08:	682d      	ldr	r5, [r5, #0]
 8014f0a:	f000 ff09 	bl	8015d20 <_free_r>
 8014f0e:	e7f8      	b.n	8014f02 <_reclaim_reent+0x3e>
 8014f10:	680e      	ldr	r6, [r1, #0]
 8014f12:	4620      	mov	r0, r4
 8014f14:	f000 ff04 	bl	8015d20 <_free_r>
 8014f18:	4631      	mov	r1, r6
 8014f1a:	e7e1      	b.n	8014ee0 <_reclaim_reent+0x1c>
 8014f1c:	6961      	ldr	r1, [r4, #20]
 8014f1e:	b111      	cbz	r1, 8014f26 <_reclaim_reent+0x62>
 8014f20:	4620      	mov	r0, r4
 8014f22:	f000 fefd 	bl	8015d20 <_free_r>
 8014f26:	69e1      	ldr	r1, [r4, #28]
 8014f28:	b111      	cbz	r1, 8014f30 <_reclaim_reent+0x6c>
 8014f2a:	4620      	mov	r0, r4
 8014f2c:	f000 fef8 	bl	8015d20 <_free_r>
 8014f30:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8014f32:	b111      	cbz	r1, 8014f3a <_reclaim_reent+0x76>
 8014f34:	4620      	mov	r0, r4
 8014f36:	f000 fef3 	bl	8015d20 <_free_r>
 8014f3a:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8014f3c:	b111      	cbz	r1, 8014f44 <_reclaim_reent+0x80>
 8014f3e:	4620      	mov	r0, r4
 8014f40:	f000 feee 	bl	8015d20 <_free_r>
 8014f44:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 8014f46:	b111      	cbz	r1, 8014f4e <_reclaim_reent+0x8a>
 8014f48:	4620      	mov	r0, r4
 8014f4a:	f000 fee9 	bl	8015d20 <_free_r>
 8014f4e:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8014f50:	b111      	cbz	r1, 8014f58 <_reclaim_reent+0x94>
 8014f52:	4620      	mov	r0, r4
 8014f54:	f000 fee4 	bl	8015d20 <_free_r>
 8014f58:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8014f5a:	b111      	cbz	r1, 8014f62 <_reclaim_reent+0x9e>
 8014f5c:	4620      	mov	r0, r4
 8014f5e:	f000 fedf 	bl	8015d20 <_free_r>
 8014f62:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8014f64:	b111      	cbz	r1, 8014f6c <_reclaim_reent+0xa8>
 8014f66:	4620      	mov	r0, r4
 8014f68:	f000 feda 	bl	8015d20 <_free_r>
 8014f6c:	6a23      	ldr	r3, [r4, #32]
 8014f6e:	b11b      	cbz	r3, 8014f78 <_reclaim_reent+0xb4>
 8014f70:	4620      	mov	r0, r4
 8014f72:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8014f76:	4718      	bx	r3
 8014f78:	bd70      	pop	{r4, r5, r6, pc}
 8014f7a:	bf00      	nop
 8014f7c:	20000054 	.word	0x20000054

08014f80 <_lseek_r>:
 8014f80:	b538      	push	{r3, r4, r5, lr}
 8014f82:	4d07      	ldr	r5, [pc, #28]	@ (8014fa0 <_lseek_r+0x20>)
 8014f84:	4604      	mov	r4, r0
 8014f86:	4608      	mov	r0, r1
 8014f88:	4611      	mov	r1, r2
 8014f8a:	2200      	movs	r2, #0
 8014f8c:	602a      	str	r2, [r5, #0]
 8014f8e:	461a      	mov	r2, r3
 8014f90:	f7ef fbb5 	bl	80046fe <_lseek>
 8014f94:	1c43      	adds	r3, r0, #1
 8014f96:	d102      	bne.n	8014f9e <_lseek_r+0x1e>
 8014f98:	682b      	ldr	r3, [r5, #0]
 8014f9a:	b103      	cbz	r3, 8014f9e <_lseek_r+0x1e>
 8014f9c:	6023      	str	r3, [r4, #0]
 8014f9e:	bd38      	pop	{r3, r4, r5, pc}
 8014fa0:	20004b94 	.word	0x20004b94

08014fa4 <_read_r>:
 8014fa4:	b538      	push	{r3, r4, r5, lr}
 8014fa6:	4d07      	ldr	r5, [pc, #28]	@ (8014fc4 <_read_r+0x20>)
 8014fa8:	4604      	mov	r4, r0
 8014faa:	4608      	mov	r0, r1
 8014fac:	4611      	mov	r1, r2
 8014fae:	2200      	movs	r2, #0
 8014fb0:	602a      	str	r2, [r5, #0]
 8014fb2:	461a      	mov	r2, r3
 8014fb4:	f7ef fb43 	bl	800463e <_read>
 8014fb8:	1c43      	adds	r3, r0, #1
 8014fba:	d102      	bne.n	8014fc2 <_read_r+0x1e>
 8014fbc:	682b      	ldr	r3, [r5, #0]
 8014fbe:	b103      	cbz	r3, 8014fc2 <_read_r+0x1e>
 8014fc0:	6023      	str	r3, [r4, #0]
 8014fc2:	bd38      	pop	{r3, r4, r5, pc}
 8014fc4:	20004b94 	.word	0x20004b94

08014fc8 <_write_r>:
 8014fc8:	b538      	push	{r3, r4, r5, lr}
 8014fca:	4d07      	ldr	r5, [pc, #28]	@ (8014fe8 <_write_r+0x20>)
 8014fcc:	4604      	mov	r4, r0
 8014fce:	4608      	mov	r0, r1
 8014fd0:	4611      	mov	r1, r2
 8014fd2:	2200      	movs	r2, #0
 8014fd4:	602a      	str	r2, [r5, #0]
 8014fd6:	461a      	mov	r2, r3
 8014fd8:	f7ef fb4e 	bl	8004678 <_write>
 8014fdc:	1c43      	adds	r3, r0, #1
 8014fde:	d102      	bne.n	8014fe6 <_write_r+0x1e>
 8014fe0:	682b      	ldr	r3, [r5, #0]
 8014fe2:	b103      	cbz	r3, 8014fe6 <_write_r+0x1e>
 8014fe4:	6023      	str	r3, [r4, #0]
 8014fe6:	bd38      	pop	{r3, r4, r5, pc}
 8014fe8:	20004b94 	.word	0x20004b94

08014fec <__errno>:
 8014fec:	4b01      	ldr	r3, [pc, #4]	@ (8014ff4 <__errno+0x8>)
 8014fee:	6818      	ldr	r0, [r3, #0]
 8014ff0:	4770      	bx	lr
 8014ff2:	bf00      	nop
 8014ff4:	20000054 	.word	0x20000054

08014ff8 <__libc_init_array>:
 8014ff8:	b570      	push	{r4, r5, r6, lr}
 8014ffa:	4d0d      	ldr	r5, [pc, #52]	@ (8015030 <__libc_init_array+0x38>)
 8014ffc:	4c0d      	ldr	r4, [pc, #52]	@ (8015034 <__libc_init_array+0x3c>)
 8014ffe:	1b64      	subs	r4, r4, r5
 8015000:	10a4      	asrs	r4, r4, #2
 8015002:	2600      	movs	r6, #0
 8015004:	42a6      	cmp	r6, r4
 8015006:	d109      	bne.n	801501c <__libc_init_array+0x24>
 8015008:	4d0b      	ldr	r5, [pc, #44]	@ (8015038 <__libc_init_array+0x40>)
 801500a:	4c0c      	ldr	r4, [pc, #48]	@ (801503c <__libc_init_array+0x44>)
 801500c:	f004 fdd8 	bl	8019bc0 <_init>
 8015010:	1b64      	subs	r4, r4, r5
 8015012:	10a4      	asrs	r4, r4, #2
 8015014:	2600      	movs	r6, #0
 8015016:	42a6      	cmp	r6, r4
 8015018:	d105      	bne.n	8015026 <__libc_init_array+0x2e>
 801501a:	bd70      	pop	{r4, r5, r6, pc}
 801501c:	f855 3b04 	ldr.w	r3, [r5], #4
 8015020:	4798      	blx	r3
 8015022:	3601      	adds	r6, #1
 8015024:	e7ee      	b.n	8015004 <__libc_init_array+0xc>
 8015026:	f855 3b04 	ldr.w	r3, [r5], #4
 801502a:	4798      	blx	r3
 801502c:	3601      	adds	r6, #1
 801502e:	e7f2      	b.n	8015016 <__libc_init_array+0x1e>
 8015030:	0801c72c 	.word	0x0801c72c
 8015034:	0801c72c 	.word	0x0801c72c
 8015038:	0801c72c 	.word	0x0801c72c
 801503c:	0801c730 	.word	0x0801c730

08015040 <__retarget_lock_init_recursive>:
 8015040:	4770      	bx	lr

08015042 <__retarget_lock_acquire_recursive>:
 8015042:	4770      	bx	lr

08015044 <__retarget_lock_release_recursive>:
 8015044:	4770      	bx	lr

08015046 <memcpy>:
 8015046:	440a      	add	r2, r1
 8015048:	4291      	cmp	r1, r2
 801504a:	f100 33ff 	add.w	r3, r0, #4294967295
 801504e:	d100      	bne.n	8015052 <memcpy+0xc>
 8015050:	4770      	bx	lr
 8015052:	b510      	push	{r4, lr}
 8015054:	f811 4b01 	ldrb.w	r4, [r1], #1
 8015058:	f803 4f01 	strb.w	r4, [r3, #1]!
 801505c:	4291      	cmp	r1, r2
 801505e:	d1f9      	bne.n	8015054 <memcpy+0xe>
 8015060:	bd10      	pop	{r4, pc}
	...

08015064 <nanf>:
 8015064:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 801506c <nanf+0x8>
 8015068:	4770      	bx	lr
 801506a:	bf00      	nop
 801506c:	7fc00000 	.word	0x7fc00000

08015070 <quorem>:
 8015070:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015074:	6903      	ldr	r3, [r0, #16]
 8015076:	690c      	ldr	r4, [r1, #16]
 8015078:	42a3      	cmp	r3, r4
 801507a:	4607      	mov	r7, r0
 801507c:	db7e      	blt.n	801517c <quorem+0x10c>
 801507e:	3c01      	subs	r4, #1
 8015080:	f101 0814 	add.w	r8, r1, #20
 8015084:	00a3      	lsls	r3, r4, #2
 8015086:	f100 0514 	add.w	r5, r0, #20
 801508a:	9300      	str	r3, [sp, #0]
 801508c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8015090:	9301      	str	r3, [sp, #4]
 8015092:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8015096:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 801509a:	3301      	adds	r3, #1
 801509c:	429a      	cmp	r2, r3
 801509e:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80150a2:	fbb2 f6f3 	udiv	r6, r2, r3
 80150a6:	d32e      	bcc.n	8015106 <quorem+0x96>
 80150a8:	f04f 0a00 	mov.w	sl, #0
 80150ac:	46c4      	mov	ip, r8
 80150ae:	46ae      	mov	lr, r5
 80150b0:	46d3      	mov	fp, sl
 80150b2:	f85c 3b04 	ldr.w	r3, [ip], #4
 80150b6:	b298      	uxth	r0, r3
 80150b8:	fb06 a000 	mla	r0, r6, r0, sl
 80150bc:	0c02      	lsrs	r2, r0, #16
 80150be:	0c1b      	lsrs	r3, r3, #16
 80150c0:	fb06 2303 	mla	r3, r6, r3, r2
 80150c4:	f8de 2000 	ldr.w	r2, [lr]
 80150c8:	b280      	uxth	r0, r0
 80150ca:	b292      	uxth	r2, r2
 80150cc:	1a12      	subs	r2, r2, r0
 80150ce:	445a      	add	r2, fp
 80150d0:	f8de 0000 	ldr.w	r0, [lr]
 80150d4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80150d8:	b29b      	uxth	r3, r3
 80150da:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 80150de:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 80150e2:	b292      	uxth	r2, r2
 80150e4:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80150e8:	45e1      	cmp	r9, ip
 80150ea:	f84e 2b04 	str.w	r2, [lr], #4
 80150ee:	ea4f 4b23 	mov.w	fp, r3, asr #16
 80150f2:	d2de      	bcs.n	80150b2 <quorem+0x42>
 80150f4:	9b00      	ldr	r3, [sp, #0]
 80150f6:	58eb      	ldr	r3, [r5, r3]
 80150f8:	b92b      	cbnz	r3, 8015106 <quorem+0x96>
 80150fa:	9b01      	ldr	r3, [sp, #4]
 80150fc:	3b04      	subs	r3, #4
 80150fe:	429d      	cmp	r5, r3
 8015100:	461a      	mov	r2, r3
 8015102:	d32f      	bcc.n	8015164 <quorem+0xf4>
 8015104:	613c      	str	r4, [r7, #16]
 8015106:	4638      	mov	r0, r7
 8015108:	f001 f9c6 	bl	8016498 <__mcmp>
 801510c:	2800      	cmp	r0, #0
 801510e:	db25      	blt.n	801515c <quorem+0xec>
 8015110:	4629      	mov	r1, r5
 8015112:	2000      	movs	r0, #0
 8015114:	f858 2b04 	ldr.w	r2, [r8], #4
 8015118:	f8d1 c000 	ldr.w	ip, [r1]
 801511c:	fa1f fe82 	uxth.w	lr, r2
 8015120:	fa1f f38c 	uxth.w	r3, ip
 8015124:	eba3 030e 	sub.w	r3, r3, lr
 8015128:	4403      	add	r3, r0
 801512a:	0c12      	lsrs	r2, r2, #16
 801512c:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8015130:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8015134:	b29b      	uxth	r3, r3
 8015136:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801513a:	45c1      	cmp	r9, r8
 801513c:	f841 3b04 	str.w	r3, [r1], #4
 8015140:	ea4f 4022 	mov.w	r0, r2, asr #16
 8015144:	d2e6      	bcs.n	8015114 <quorem+0xa4>
 8015146:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 801514a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 801514e:	b922      	cbnz	r2, 801515a <quorem+0xea>
 8015150:	3b04      	subs	r3, #4
 8015152:	429d      	cmp	r5, r3
 8015154:	461a      	mov	r2, r3
 8015156:	d30b      	bcc.n	8015170 <quorem+0x100>
 8015158:	613c      	str	r4, [r7, #16]
 801515a:	3601      	adds	r6, #1
 801515c:	4630      	mov	r0, r6
 801515e:	b003      	add	sp, #12
 8015160:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015164:	6812      	ldr	r2, [r2, #0]
 8015166:	3b04      	subs	r3, #4
 8015168:	2a00      	cmp	r2, #0
 801516a:	d1cb      	bne.n	8015104 <quorem+0x94>
 801516c:	3c01      	subs	r4, #1
 801516e:	e7c6      	b.n	80150fe <quorem+0x8e>
 8015170:	6812      	ldr	r2, [r2, #0]
 8015172:	3b04      	subs	r3, #4
 8015174:	2a00      	cmp	r2, #0
 8015176:	d1ef      	bne.n	8015158 <quorem+0xe8>
 8015178:	3c01      	subs	r4, #1
 801517a:	e7ea      	b.n	8015152 <quorem+0xe2>
 801517c:	2000      	movs	r0, #0
 801517e:	e7ee      	b.n	801515e <quorem+0xee>

08015180 <_dtoa_r>:
 8015180:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015184:	69c7      	ldr	r7, [r0, #28]
 8015186:	b097      	sub	sp, #92	@ 0x5c
 8015188:	ed8d 0b04 	vstr	d0, [sp, #16]
 801518c:	ec55 4b10 	vmov	r4, r5, d0
 8015190:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8015192:	9107      	str	r1, [sp, #28]
 8015194:	4681      	mov	r9, r0
 8015196:	920c      	str	r2, [sp, #48]	@ 0x30
 8015198:	9311      	str	r3, [sp, #68]	@ 0x44
 801519a:	b97f      	cbnz	r7, 80151bc <_dtoa_r+0x3c>
 801519c:	2010      	movs	r0, #16
 801519e:	f000 fe09 	bl	8015db4 <malloc>
 80151a2:	4602      	mov	r2, r0
 80151a4:	f8c9 001c 	str.w	r0, [r9, #28]
 80151a8:	b920      	cbnz	r0, 80151b4 <_dtoa_r+0x34>
 80151aa:	4ba9      	ldr	r3, [pc, #676]	@ (8015450 <_dtoa_r+0x2d0>)
 80151ac:	21ef      	movs	r1, #239	@ 0xef
 80151ae:	48a9      	ldr	r0, [pc, #676]	@ (8015454 <_dtoa_r+0x2d4>)
 80151b0:	f002 fc2e 	bl	8017a10 <__assert_func>
 80151b4:	e9c0 7701 	strd	r7, r7, [r0, #4]
 80151b8:	6007      	str	r7, [r0, #0]
 80151ba:	60c7      	str	r7, [r0, #12]
 80151bc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80151c0:	6819      	ldr	r1, [r3, #0]
 80151c2:	b159      	cbz	r1, 80151dc <_dtoa_r+0x5c>
 80151c4:	685a      	ldr	r2, [r3, #4]
 80151c6:	604a      	str	r2, [r1, #4]
 80151c8:	2301      	movs	r3, #1
 80151ca:	4093      	lsls	r3, r2
 80151cc:	608b      	str	r3, [r1, #8]
 80151ce:	4648      	mov	r0, r9
 80151d0:	f000 fee6 	bl	8015fa0 <_Bfree>
 80151d4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80151d8:	2200      	movs	r2, #0
 80151da:	601a      	str	r2, [r3, #0]
 80151dc:	1e2b      	subs	r3, r5, #0
 80151de:	bfb9      	ittee	lt
 80151e0:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 80151e4:	9305      	strlt	r3, [sp, #20]
 80151e6:	2300      	movge	r3, #0
 80151e8:	6033      	strge	r3, [r6, #0]
 80151ea:	9f05      	ldr	r7, [sp, #20]
 80151ec:	4b9a      	ldr	r3, [pc, #616]	@ (8015458 <_dtoa_r+0x2d8>)
 80151ee:	bfbc      	itt	lt
 80151f0:	2201      	movlt	r2, #1
 80151f2:	6032      	strlt	r2, [r6, #0]
 80151f4:	43bb      	bics	r3, r7
 80151f6:	d112      	bne.n	801521e <_dtoa_r+0x9e>
 80151f8:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80151fa:	f242 730f 	movw	r3, #9999	@ 0x270f
 80151fe:	6013      	str	r3, [r2, #0]
 8015200:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8015204:	4323      	orrs	r3, r4
 8015206:	f000 855a 	beq.w	8015cbe <_dtoa_r+0xb3e>
 801520a:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 801520c:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 801546c <_dtoa_r+0x2ec>
 8015210:	2b00      	cmp	r3, #0
 8015212:	f000 855c 	beq.w	8015cce <_dtoa_r+0xb4e>
 8015216:	f10a 0303 	add.w	r3, sl, #3
 801521a:	f000 bd56 	b.w	8015cca <_dtoa_r+0xb4a>
 801521e:	ed9d 7b04 	vldr	d7, [sp, #16]
 8015222:	2200      	movs	r2, #0
 8015224:	ec51 0b17 	vmov	r0, r1, d7
 8015228:	2300      	movs	r3, #0
 801522a:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 801522e:	f7eb fc73 	bl	8000b18 <__aeabi_dcmpeq>
 8015232:	4680      	mov	r8, r0
 8015234:	b158      	cbz	r0, 801524e <_dtoa_r+0xce>
 8015236:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8015238:	2301      	movs	r3, #1
 801523a:	6013      	str	r3, [r2, #0]
 801523c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 801523e:	b113      	cbz	r3, 8015246 <_dtoa_r+0xc6>
 8015240:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8015242:	4b86      	ldr	r3, [pc, #536]	@ (801545c <_dtoa_r+0x2dc>)
 8015244:	6013      	str	r3, [r2, #0]
 8015246:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8015470 <_dtoa_r+0x2f0>
 801524a:	f000 bd40 	b.w	8015cce <_dtoa_r+0xb4e>
 801524e:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 8015252:	aa14      	add	r2, sp, #80	@ 0x50
 8015254:	a915      	add	r1, sp, #84	@ 0x54
 8015256:	4648      	mov	r0, r9
 8015258:	f001 fa3e 	bl	80166d8 <__d2b>
 801525c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8015260:	9002      	str	r0, [sp, #8]
 8015262:	2e00      	cmp	r6, #0
 8015264:	d078      	beq.n	8015358 <_dtoa_r+0x1d8>
 8015266:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8015268:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 801526c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8015270:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8015274:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8015278:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 801527c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8015280:	4619      	mov	r1, r3
 8015282:	2200      	movs	r2, #0
 8015284:	4b76      	ldr	r3, [pc, #472]	@ (8015460 <_dtoa_r+0x2e0>)
 8015286:	f7eb f827 	bl	80002d8 <__aeabi_dsub>
 801528a:	a36b      	add	r3, pc, #428	@ (adr r3, 8015438 <_dtoa_r+0x2b8>)
 801528c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015290:	f7eb f9da 	bl	8000648 <__aeabi_dmul>
 8015294:	a36a      	add	r3, pc, #424	@ (adr r3, 8015440 <_dtoa_r+0x2c0>)
 8015296:	e9d3 2300 	ldrd	r2, r3, [r3]
 801529a:	f7eb f81f 	bl	80002dc <__adddf3>
 801529e:	4604      	mov	r4, r0
 80152a0:	4630      	mov	r0, r6
 80152a2:	460d      	mov	r5, r1
 80152a4:	f7eb f966 	bl	8000574 <__aeabi_i2d>
 80152a8:	a367      	add	r3, pc, #412	@ (adr r3, 8015448 <_dtoa_r+0x2c8>)
 80152aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80152ae:	f7eb f9cb 	bl	8000648 <__aeabi_dmul>
 80152b2:	4602      	mov	r2, r0
 80152b4:	460b      	mov	r3, r1
 80152b6:	4620      	mov	r0, r4
 80152b8:	4629      	mov	r1, r5
 80152ba:	f7eb f80f 	bl	80002dc <__adddf3>
 80152be:	4604      	mov	r4, r0
 80152c0:	460d      	mov	r5, r1
 80152c2:	f7eb fc71 	bl	8000ba8 <__aeabi_d2iz>
 80152c6:	2200      	movs	r2, #0
 80152c8:	4607      	mov	r7, r0
 80152ca:	2300      	movs	r3, #0
 80152cc:	4620      	mov	r0, r4
 80152ce:	4629      	mov	r1, r5
 80152d0:	f7eb fc2c 	bl	8000b2c <__aeabi_dcmplt>
 80152d4:	b140      	cbz	r0, 80152e8 <_dtoa_r+0x168>
 80152d6:	4638      	mov	r0, r7
 80152d8:	f7eb f94c 	bl	8000574 <__aeabi_i2d>
 80152dc:	4622      	mov	r2, r4
 80152de:	462b      	mov	r3, r5
 80152e0:	f7eb fc1a 	bl	8000b18 <__aeabi_dcmpeq>
 80152e4:	b900      	cbnz	r0, 80152e8 <_dtoa_r+0x168>
 80152e6:	3f01      	subs	r7, #1
 80152e8:	2f16      	cmp	r7, #22
 80152ea:	d852      	bhi.n	8015392 <_dtoa_r+0x212>
 80152ec:	4b5d      	ldr	r3, [pc, #372]	@ (8015464 <_dtoa_r+0x2e4>)
 80152ee:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80152f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80152f6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80152fa:	f7eb fc17 	bl	8000b2c <__aeabi_dcmplt>
 80152fe:	2800      	cmp	r0, #0
 8015300:	d049      	beq.n	8015396 <_dtoa_r+0x216>
 8015302:	3f01      	subs	r7, #1
 8015304:	2300      	movs	r3, #0
 8015306:	9310      	str	r3, [sp, #64]	@ 0x40
 8015308:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 801530a:	1b9b      	subs	r3, r3, r6
 801530c:	1e5a      	subs	r2, r3, #1
 801530e:	bf45      	ittet	mi
 8015310:	f1c3 0301 	rsbmi	r3, r3, #1
 8015314:	9300      	strmi	r3, [sp, #0]
 8015316:	2300      	movpl	r3, #0
 8015318:	2300      	movmi	r3, #0
 801531a:	9206      	str	r2, [sp, #24]
 801531c:	bf54      	ite	pl
 801531e:	9300      	strpl	r3, [sp, #0]
 8015320:	9306      	strmi	r3, [sp, #24]
 8015322:	2f00      	cmp	r7, #0
 8015324:	db39      	blt.n	801539a <_dtoa_r+0x21a>
 8015326:	9b06      	ldr	r3, [sp, #24]
 8015328:	970d      	str	r7, [sp, #52]	@ 0x34
 801532a:	443b      	add	r3, r7
 801532c:	9306      	str	r3, [sp, #24]
 801532e:	2300      	movs	r3, #0
 8015330:	9308      	str	r3, [sp, #32]
 8015332:	9b07      	ldr	r3, [sp, #28]
 8015334:	2b09      	cmp	r3, #9
 8015336:	d863      	bhi.n	8015400 <_dtoa_r+0x280>
 8015338:	2b05      	cmp	r3, #5
 801533a:	bfc4      	itt	gt
 801533c:	3b04      	subgt	r3, #4
 801533e:	9307      	strgt	r3, [sp, #28]
 8015340:	9b07      	ldr	r3, [sp, #28]
 8015342:	f1a3 0302 	sub.w	r3, r3, #2
 8015346:	bfcc      	ite	gt
 8015348:	2400      	movgt	r4, #0
 801534a:	2401      	movle	r4, #1
 801534c:	2b03      	cmp	r3, #3
 801534e:	d863      	bhi.n	8015418 <_dtoa_r+0x298>
 8015350:	e8df f003 	tbb	[pc, r3]
 8015354:	2b375452 	.word	0x2b375452
 8015358:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 801535c:	441e      	add	r6, r3
 801535e:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8015362:	2b20      	cmp	r3, #32
 8015364:	bfc1      	itttt	gt
 8015366:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 801536a:	409f      	lslgt	r7, r3
 801536c:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8015370:	fa24 f303 	lsrgt.w	r3, r4, r3
 8015374:	bfd6      	itet	le
 8015376:	f1c3 0320 	rsble	r3, r3, #32
 801537a:	ea47 0003 	orrgt.w	r0, r7, r3
 801537e:	fa04 f003 	lslle.w	r0, r4, r3
 8015382:	f7eb f8e7 	bl	8000554 <__aeabi_ui2d>
 8015386:	2201      	movs	r2, #1
 8015388:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 801538c:	3e01      	subs	r6, #1
 801538e:	9212      	str	r2, [sp, #72]	@ 0x48
 8015390:	e776      	b.n	8015280 <_dtoa_r+0x100>
 8015392:	2301      	movs	r3, #1
 8015394:	e7b7      	b.n	8015306 <_dtoa_r+0x186>
 8015396:	9010      	str	r0, [sp, #64]	@ 0x40
 8015398:	e7b6      	b.n	8015308 <_dtoa_r+0x188>
 801539a:	9b00      	ldr	r3, [sp, #0]
 801539c:	1bdb      	subs	r3, r3, r7
 801539e:	9300      	str	r3, [sp, #0]
 80153a0:	427b      	negs	r3, r7
 80153a2:	9308      	str	r3, [sp, #32]
 80153a4:	2300      	movs	r3, #0
 80153a6:	930d      	str	r3, [sp, #52]	@ 0x34
 80153a8:	e7c3      	b.n	8015332 <_dtoa_r+0x1b2>
 80153aa:	2301      	movs	r3, #1
 80153ac:	9309      	str	r3, [sp, #36]	@ 0x24
 80153ae:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80153b0:	eb07 0b03 	add.w	fp, r7, r3
 80153b4:	f10b 0301 	add.w	r3, fp, #1
 80153b8:	2b01      	cmp	r3, #1
 80153ba:	9303      	str	r3, [sp, #12]
 80153bc:	bfb8      	it	lt
 80153be:	2301      	movlt	r3, #1
 80153c0:	e006      	b.n	80153d0 <_dtoa_r+0x250>
 80153c2:	2301      	movs	r3, #1
 80153c4:	9309      	str	r3, [sp, #36]	@ 0x24
 80153c6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80153c8:	2b00      	cmp	r3, #0
 80153ca:	dd28      	ble.n	801541e <_dtoa_r+0x29e>
 80153cc:	469b      	mov	fp, r3
 80153ce:	9303      	str	r3, [sp, #12]
 80153d0:	f8d9 001c 	ldr.w	r0, [r9, #28]
 80153d4:	2100      	movs	r1, #0
 80153d6:	2204      	movs	r2, #4
 80153d8:	f102 0514 	add.w	r5, r2, #20
 80153dc:	429d      	cmp	r5, r3
 80153de:	d926      	bls.n	801542e <_dtoa_r+0x2ae>
 80153e0:	6041      	str	r1, [r0, #4]
 80153e2:	4648      	mov	r0, r9
 80153e4:	f000 fd9c 	bl	8015f20 <_Balloc>
 80153e8:	4682      	mov	sl, r0
 80153ea:	2800      	cmp	r0, #0
 80153ec:	d142      	bne.n	8015474 <_dtoa_r+0x2f4>
 80153ee:	4b1e      	ldr	r3, [pc, #120]	@ (8015468 <_dtoa_r+0x2e8>)
 80153f0:	4602      	mov	r2, r0
 80153f2:	f240 11af 	movw	r1, #431	@ 0x1af
 80153f6:	e6da      	b.n	80151ae <_dtoa_r+0x2e>
 80153f8:	2300      	movs	r3, #0
 80153fa:	e7e3      	b.n	80153c4 <_dtoa_r+0x244>
 80153fc:	2300      	movs	r3, #0
 80153fe:	e7d5      	b.n	80153ac <_dtoa_r+0x22c>
 8015400:	2401      	movs	r4, #1
 8015402:	2300      	movs	r3, #0
 8015404:	9307      	str	r3, [sp, #28]
 8015406:	9409      	str	r4, [sp, #36]	@ 0x24
 8015408:	f04f 3bff 	mov.w	fp, #4294967295
 801540c:	2200      	movs	r2, #0
 801540e:	f8cd b00c 	str.w	fp, [sp, #12]
 8015412:	2312      	movs	r3, #18
 8015414:	920c      	str	r2, [sp, #48]	@ 0x30
 8015416:	e7db      	b.n	80153d0 <_dtoa_r+0x250>
 8015418:	2301      	movs	r3, #1
 801541a:	9309      	str	r3, [sp, #36]	@ 0x24
 801541c:	e7f4      	b.n	8015408 <_dtoa_r+0x288>
 801541e:	f04f 0b01 	mov.w	fp, #1
 8015422:	f8cd b00c 	str.w	fp, [sp, #12]
 8015426:	465b      	mov	r3, fp
 8015428:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 801542c:	e7d0      	b.n	80153d0 <_dtoa_r+0x250>
 801542e:	3101      	adds	r1, #1
 8015430:	0052      	lsls	r2, r2, #1
 8015432:	e7d1      	b.n	80153d8 <_dtoa_r+0x258>
 8015434:	f3af 8000 	nop.w
 8015438:	636f4361 	.word	0x636f4361
 801543c:	3fd287a7 	.word	0x3fd287a7
 8015440:	8b60c8b3 	.word	0x8b60c8b3
 8015444:	3fc68a28 	.word	0x3fc68a28
 8015448:	509f79fb 	.word	0x509f79fb
 801544c:	3fd34413 	.word	0x3fd34413
 8015450:	0801bf22 	.word	0x0801bf22
 8015454:	0801bf39 	.word	0x0801bf39
 8015458:	7ff00000 	.word	0x7ff00000
 801545c:	0801beed 	.word	0x0801beed
 8015460:	3ff80000 	.word	0x3ff80000
 8015464:	0801c0e8 	.word	0x0801c0e8
 8015468:	0801bf91 	.word	0x0801bf91
 801546c:	0801bf1e 	.word	0x0801bf1e
 8015470:	0801beec 	.word	0x0801beec
 8015474:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8015478:	6018      	str	r0, [r3, #0]
 801547a:	9b03      	ldr	r3, [sp, #12]
 801547c:	2b0e      	cmp	r3, #14
 801547e:	f200 80a1 	bhi.w	80155c4 <_dtoa_r+0x444>
 8015482:	2c00      	cmp	r4, #0
 8015484:	f000 809e 	beq.w	80155c4 <_dtoa_r+0x444>
 8015488:	2f00      	cmp	r7, #0
 801548a:	dd33      	ble.n	80154f4 <_dtoa_r+0x374>
 801548c:	4b9c      	ldr	r3, [pc, #624]	@ (8015700 <_dtoa_r+0x580>)
 801548e:	f007 020f 	and.w	r2, r7, #15
 8015492:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8015496:	ed93 7b00 	vldr	d7, [r3]
 801549a:	05f8      	lsls	r0, r7, #23
 801549c:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 80154a0:	ea4f 1427 	mov.w	r4, r7, asr #4
 80154a4:	d516      	bpl.n	80154d4 <_dtoa_r+0x354>
 80154a6:	4b97      	ldr	r3, [pc, #604]	@ (8015704 <_dtoa_r+0x584>)
 80154a8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80154ac:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80154b0:	f7eb f9f4 	bl	800089c <__aeabi_ddiv>
 80154b4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80154b8:	f004 040f 	and.w	r4, r4, #15
 80154bc:	2603      	movs	r6, #3
 80154be:	4d91      	ldr	r5, [pc, #580]	@ (8015704 <_dtoa_r+0x584>)
 80154c0:	b954      	cbnz	r4, 80154d8 <_dtoa_r+0x358>
 80154c2:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80154c6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80154ca:	f7eb f9e7 	bl	800089c <__aeabi_ddiv>
 80154ce:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80154d2:	e028      	b.n	8015526 <_dtoa_r+0x3a6>
 80154d4:	2602      	movs	r6, #2
 80154d6:	e7f2      	b.n	80154be <_dtoa_r+0x33e>
 80154d8:	07e1      	lsls	r1, r4, #31
 80154da:	d508      	bpl.n	80154ee <_dtoa_r+0x36e>
 80154dc:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80154e0:	e9d5 2300 	ldrd	r2, r3, [r5]
 80154e4:	f7eb f8b0 	bl	8000648 <__aeabi_dmul>
 80154e8:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80154ec:	3601      	adds	r6, #1
 80154ee:	1064      	asrs	r4, r4, #1
 80154f0:	3508      	adds	r5, #8
 80154f2:	e7e5      	b.n	80154c0 <_dtoa_r+0x340>
 80154f4:	f000 80af 	beq.w	8015656 <_dtoa_r+0x4d6>
 80154f8:	427c      	negs	r4, r7
 80154fa:	4b81      	ldr	r3, [pc, #516]	@ (8015700 <_dtoa_r+0x580>)
 80154fc:	4d81      	ldr	r5, [pc, #516]	@ (8015704 <_dtoa_r+0x584>)
 80154fe:	f004 020f 	and.w	r2, r4, #15
 8015502:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8015506:	e9d3 2300 	ldrd	r2, r3, [r3]
 801550a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 801550e:	f7eb f89b 	bl	8000648 <__aeabi_dmul>
 8015512:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8015516:	1124      	asrs	r4, r4, #4
 8015518:	2300      	movs	r3, #0
 801551a:	2602      	movs	r6, #2
 801551c:	2c00      	cmp	r4, #0
 801551e:	f040 808f 	bne.w	8015640 <_dtoa_r+0x4c0>
 8015522:	2b00      	cmp	r3, #0
 8015524:	d1d3      	bne.n	80154ce <_dtoa_r+0x34e>
 8015526:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8015528:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 801552c:	2b00      	cmp	r3, #0
 801552e:	f000 8094 	beq.w	801565a <_dtoa_r+0x4da>
 8015532:	4b75      	ldr	r3, [pc, #468]	@ (8015708 <_dtoa_r+0x588>)
 8015534:	2200      	movs	r2, #0
 8015536:	4620      	mov	r0, r4
 8015538:	4629      	mov	r1, r5
 801553a:	f7eb faf7 	bl	8000b2c <__aeabi_dcmplt>
 801553e:	2800      	cmp	r0, #0
 8015540:	f000 808b 	beq.w	801565a <_dtoa_r+0x4da>
 8015544:	9b03      	ldr	r3, [sp, #12]
 8015546:	2b00      	cmp	r3, #0
 8015548:	f000 8087 	beq.w	801565a <_dtoa_r+0x4da>
 801554c:	f1bb 0f00 	cmp.w	fp, #0
 8015550:	dd34      	ble.n	80155bc <_dtoa_r+0x43c>
 8015552:	4620      	mov	r0, r4
 8015554:	4b6d      	ldr	r3, [pc, #436]	@ (801570c <_dtoa_r+0x58c>)
 8015556:	2200      	movs	r2, #0
 8015558:	4629      	mov	r1, r5
 801555a:	f7eb f875 	bl	8000648 <__aeabi_dmul>
 801555e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8015562:	f107 38ff 	add.w	r8, r7, #4294967295
 8015566:	3601      	adds	r6, #1
 8015568:	465c      	mov	r4, fp
 801556a:	4630      	mov	r0, r6
 801556c:	f7eb f802 	bl	8000574 <__aeabi_i2d>
 8015570:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8015574:	f7eb f868 	bl	8000648 <__aeabi_dmul>
 8015578:	4b65      	ldr	r3, [pc, #404]	@ (8015710 <_dtoa_r+0x590>)
 801557a:	2200      	movs	r2, #0
 801557c:	f7ea feae 	bl	80002dc <__adddf3>
 8015580:	4605      	mov	r5, r0
 8015582:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8015586:	2c00      	cmp	r4, #0
 8015588:	d16a      	bne.n	8015660 <_dtoa_r+0x4e0>
 801558a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801558e:	4b61      	ldr	r3, [pc, #388]	@ (8015714 <_dtoa_r+0x594>)
 8015590:	2200      	movs	r2, #0
 8015592:	f7ea fea1 	bl	80002d8 <__aeabi_dsub>
 8015596:	4602      	mov	r2, r0
 8015598:	460b      	mov	r3, r1
 801559a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 801559e:	462a      	mov	r2, r5
 80155a0:	4633      	mov	r3, r6
 80155a2:	f7eb fae1 	bl	8000b68 <__aeabi_dcmpgt>
 80155a6:	2800      	cmp	r0, #0
 80155a8:	f040 8298 	bne.w	8015adc <_dtoa_r+0x95c>
 80155ac:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80155b0:	462a      	mov	r2, r5
 80155b2:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 80155b6:	f7eb fab9 	bl	8000b2c <__aeabi_dcmplt>
 80155ba:	bb38      	cbnz	r0, 801560c <_dtoa_r+0x48c>
 80155bc:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 80155c0:	e9cd 3404 	strd	r3, r4, [sp, #16]
 80155c4:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 80155c6:	2b00      	cmp	r3, #0
 80155c8:	f2c0 8157 	blt.w	801587a <_dtoa_r+0x6fa>
 80155cc:	2f0e      	cmp	r7, #14
 80155ce:	f300 8154 	bgt.w	801587a <_dtoa_r+0x6fa>
 80155d2:	4b4b      	ldr	r3, [pc, #300]	@ (8015700 <_dtoa_r+0x580>)
 80155d4:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80155d8:	ed93 7b00 	vldr	d7, [r3]
 80155dc:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80155de:	2b00      	cmp	r3, #0
 80155e0:	ed8d 7b00 	vstr	d7, [sp]
 80155e4:	f280 80e5 	bge.w	80157b2 <_dtoa_r+0x632>
 80155e8:	9b03      	ldr	r3, [sp, #12]
 80155ea:	2b00      	cmp	r3, #0
 80155ec:	f300 80e1 	bgt.w	80157b2 <_dtoa_r+0x632>
 80155f0:	d10c      	bne.n	801560c <_dtoa_r+0x48c>
 80155f2:	4b48      	ldr	r3, [pc, #288]	@ (8015714 <_dtoa_r+0x594>)
 80155f4:	2200      	movs	r2, #0
 80155f6:	ec51 0b17 	vmov	r0, r1, d7
 80155fa:	f7eb f825 	bl	8000648 <__aeabi_dmul>
 80155fe:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8015602:	f7eb faa7 	bl	8000b54 <__aeabi_dcmpge>
 8015606:	2800      	cmp	r0, #0
 8015608:	f000 8266 	beq.w	8015ad8 <_dtoa_r+0x958>
 801560c:	2400      	movs	r4, #0
 801560e:	4625      	mov	r5, r4
 8015610:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8015612:	4656      	mov	r6, sl
 8015614:	ea6f 0803 	mvn.w	r8, r3
 8015618:	2700      	movs	r7, #0
 801561a:	4621      	mov	r1, r4
 801561c:	4648      	mov	r0, r9
 801561e:	f000 fcbf 	bl	8015fa0 <_Bfree>
 8015622:	2d00      	cmp	r5, #0
 8015624:	f000 80bd 	beq.w	80157a2 <_dtoa_r+0x622>
 8015628:	b12f      	cbz	r7, 8015636 <_dtoa_r+0x4b6>
 801562a:	42af      	cmp	r7, r5
 801562c:	d003      	beq.n	8015636 <_dtoa_r+0x4b6>
 801562e:	4639      	mov	r1, r7
 8015630:	4648      	mov	r0, r9
 8015632:	f000 fcb5 	bl	8015fa0 <_Bfree>
 8015636:	4629      	mov	r1, r5
 8015638:	4648      	mov	r0, r9
 801563a:	f000 fcb1 	bl	8015fa0 <_Bfree>
 801563e:	e0b0      	b.n	80157a2 <_dtoa_r+0x622>
 8015640:	07e2      	lsls	r2, r4, #31
 8015642:	d505      	bpl.n	8015650 <_dtoa_r+0x4d0>
 8015644:	e9d5 2300 	ldrd	r2, r3, [r5]
 8015648:	f7ea fffe 	bl	8000648 <__aeabi_dmul>
 801564c:	3601      	adds	r6, #1
 801564e:	2301      	movs	r3, #1
 8015650:	1064      	asrs	r4, r4, #1
 8015652:	3508      	adds	r5, #8
 8015654:	e762      	b.n	801551c <_dtoa_r+0x39c>
 8015656:	2602      	movs	r6, #2
 8015658:	e765      	b.n	8015526 <_dtoa_r+0x3a6>
 801565a:	9c03      	ldr	r4, [sp, #12]
 801565c:	46b8      	mov	r8, r7
 801565e:	e784      	b.n	801556a <_dtoa_r+0x3ea>
 8015660:	4b27      	ldr	r3, [pc, #156]	@ (8015700 <_dtoa_r+0x580>)
 8015662:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8015664:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8015668:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 801566c:	4454      	add	r4, sl
 801566e:	2900      	cmp	r1, #0
 8015670:	d054      	beq.n	801571c <_dtoa_r+0x59c>
 8015672:	4929      	ldr	r1, [pc, #164]	@ (8015718 <_dtoa_r+0x598>)
 8015674:	2000      	movs	r0, #0
 8015676:	f7eb f911 	bl	800089c <__aeabi_ddiv>
 801567a:	4633      	mov	r3, r6
 801567c:	462a      	mov	r2, r5
 801567e:	f7ea fe2b 	bl	80002d8 <__aeabi_dsub>
 8015682:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8015686:	4656      	mov	r6, sl
 8015688:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801568c:	f7eb fa8c 	bl	8000ba8 <__aeabi_d2iz>
 8015690:	4605      	mov	r5, r0
 8015692:	f7ea ff6f 	bl	8000574 <__aeabi_i2d>
 8015696:	4602      	mov	r2, r0
 8015698:	460b      	mov	r3, r1
 801569a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801569e:	f7ea fe1b 	bl	80002d8 <__aeabi_dsub>
 80156a2:	3530      	adds	r5, #48	@ 0x30
 80156a4:	4602      	mov	r2, r0
 80156a6:	460b      	mov	r3, r1
 80156a8:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80156ac:	f806 5b01 	strb.w	r5, [r6], #1
 80156b0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80156b4:	f7eb fa3a 	bl	8000b2c <__aeabi_dcmplt>
 80156b8:	2800      	cmp	r0, #0
 80156ba:	d172      	bne.n	80157a2 <_dtoa_r+0x622>
 80156bc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80156c0:	4911      	ldr	r1, [pc, #68]	@ (8015708 <_dtoa_r+0x588>)
 80156c2:	2000      	movs	r0, #0
 80156c4:	f7ea fe08 	bl	80002d8 <__aeabi_dsub>
 80156c8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80156cc:	f7eb fa2e 	bl	8000b2c <__aeabi_dcmplt>
 80156d0:	2800      	cmp	r0, #0
 80156d2:	f040 80b4 	bne.w	801583e <_dtoa_r+0x6be>
 80156d6:	42a6      	cmp	r6, r4
 80156d8:	f43f af70 	beq.w	80155bc <_dtoa_r+0x43c>
 80156dc:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80156e0:	4b0a      	ldr	r3, [pc, #40]	@ (801570c <_dtoa_r+0x58c>)
 80156e2:	2200      	movs	r2, #0
 80156e4:	f7ea ffb0 	bl	8000648 <__aeabi_dmul>
 80156e8:	4b08      	ldr	r3, [pc, #32]	@ (801570c <_dtoa_r+0x58c>)
 80156ea:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80156ee:	2200      	movs	r2, #0
 80156f0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80156f4:	f7ea ffa8 	bl	8000648 <__aeabi_dmul>
 80156f8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80156fc:	e7c4      	b.n	8015688 <_dtoa_r+0x508>
 80156fe:	bf00      	nop
 8015700:	0801c0e8 	.word	0x0801c0e8
 8015704:	0801c0c0 	.word	0x0801c0c0
 8015708:	3ff00000 	.word	0x3ff00000
 801570c:	40240000 	.word	0x40240000
 8015710:	401c0000 	.word	0x401c0000
 8015714:	40140000 	.word	0x40140000
 8015718:	3fe00000 	.word	0x3fe00000
 801571c:	4631      	mov	r1, r6
 801571e:	4628      	mov	r0, r5
 8015720:	f7ea ff92 	bl	8000648 <__aeabi_dmul>
 8015724:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8015728:	9413      	str	r4, [sp, #76]	@ 0x4c
 801572a:	4656      	mov	r6, sl
 801572c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8015730:	f7eb fa3a 	bl	8000ba8 <__aeabi_d2iz>
 8015734:	4605      	mov	r5, r0
 8015736:	f7ea ff1d 	bl	8000574 <__aeabi_i2d>
 801573a:	4602      	mov	r2, r0
 801573c:	460b      	mov	r3, r1
 801573e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8015742:	f7ea fdc9 	bl	80002d8 <__aeabi_dsub>
 8015746:	3530      	adds	r5, #48	@ 0x30
 8015748:	f806 5b01 	strb.w	r5, [r6], #1
 801574c:	4602      	mov	r2, r0
 801574e:	460b      	mov	r3, r1
 8015750:	42a6      	cmp	r6, r4
 8015752:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8015756:	f04f 0200 	mov.w	r2, #0
 801575a:	d124      	bne.n	80157a6 <_dtoa_r+0x626>
 801575c:	4baf      	ldr	r3, [pc, #700]	@ (8015a1c <_dtoa_r+0x89c>)
 801575e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8015762:	f7ea fdbb 	bl	80002dc <__adddf3>
 8015766:	4602      	mov	r2, r0
 8015768:	460b      	mov	r3, r1
 801576a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801576e:	f7eb f9fb 	bl	8000b68 <__aeabi_dcmpgt>
 8015772:	2800      	cmp	r0, #0
 8015774:	d163      	bne.n	801583e <_dtoa_r+0x6be>
 8015776:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 801577a:	49a8      	ldr	r1, [pc, #672]	@ (8015a1c <_dtoa_r+0x89c>)
 801577c:	2000      	movs	r0, #0
 801577e:	f7ea fdab 	bl	80002d8 <__aeabi_dsub>
 8015782:	4602      	mov	r2, r0
 8015784:	460b      	mov	r3, r1
 8015786:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801578a:	f7eb f9cf 	bl	8000b2c <__aeabi_dcmplt>
 801578e:	2800      	cmp	r0, #0
 8015790:	f43f af14 	beq.w	80155bc <_dtoa_r+0x43c>
 8015794:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8015796:	1e73      	subs	r3, r6, #1
 8015798:	9313      	str	r3, [sp, #76]	@ 0x4c
 801579a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 801579e:	2b30      	cmp	r3, #48	@ 0x30
 80157a0:	d0f8      	beq.n	8015794 <_dtoa_r+0x614>
 80157a2:	4647      	mov	r7, r8
 80157a4:	e03b      	b.n	801581e <_dtoa_r+0x69e>
 80157a6:	4b9e      	ldr	r3, [pc, #632]	@ (8015a20 <_dtoa_r+0x8a0>)
 80157a8:	f7ea ff4e 	bl	8000648 <__aeabi_dmul>
 80157ac:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80157b0:	e7bc      	b.n	801572c <_dtoa_r+0x5ac>
 80157b2:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 80157b6:	4656      	mov	r6, sl
 80157b8:	e9dd 2300 	ldrd	r2, r3, [sp]
 80157bc:	4620      	mov	r0, r4
 80157be:	4629      	mov	r1, r5
 80157c0:	f7eb f86c 	bl	800089c <__aeabi_ddiv>
 80157c4:	f7eb f9f0 	bl	8000ba8 <__aeabi_d2iz>
 80157c8:	4680      	mov	r8, r0
 80157ca:	f7ea fed3 	bl	8000574 <__aeabi_i2d>
 80157ce:	e9dd 2300 	ldrd	r2, r3, [sp]
 80157d2:	f7ea ff39 	bl	8000648 <__aeabi_dmul>
 80157d6:	4602      	mov	r2, r0
 80157d8:	460b      	mov	r3, r1
 80157da:	4620      	mov	r0, r4
 80157dc:	4629      	mov	r1, r5
 80157de:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 80157e2:	f7ea fd79 	bl	80002d8 <__aeabi_dsub>
 80157e6:	f806 4b01 	strb.w	r4, [r6], #1
 80157ea:	9d03      	ldr	r5, [sp, #12]
 80157ec:	eba6 040a 	sub.w	r4, r6, sl
 80157f0:	42a5      	cmp	r5, r4
 80157f2:	4602      	mov	r2, r0
 80157f4:	460b      	mov	r3, r1
 80157f6:	d133      	bne.n	8015860 <_dtoa_r+0x6e0>
 80157f8:	f7ea fd70 	bl	80002dc <__adddf3>
 80157fc:	e9dd 2300 	ldrd	r2, r3, [sp]
 8015800:	4604      	mov	r4, r0
 8015802:	460d      	mov	r5, r1
 8015804:	f7eb f9b0 	bl	8000b68 <__aeabi_dcmpgt>
 8015808:	b9c0      	cbnz	r0, 801583c <_dtoa_r+0x6bc>
 801580a:	e9dd 2300 	ldrd	r2, r3, [sp]
 801580e:	4620      	mov	r0, r4
 8015810:	4629      	mov	r1, r5
 8015812:	f7eb f981 	bl	8000b18 <__aeabi_dcmpeq>
 8015816:	b110      	cbz	r0, 801581e <_dtoa_r+0x69e>
 8015818:	f018 0f01 	tst.w	r8, #1
 801581c:	d10e      	bne.n	801583c <_dtoa_r+0x6bc>
 801581e:	9902      	ldr	r1, [sp, #8]
 8015820:	4648      	mov	r0, r9
 8015822:	f000 fbbd 	bl	8015fa0 <_Bfree>
 8015826:	2300      	movs	r3, #0
 8015828:	7033      	strb	r3, [r6, #0]
 801582a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 801582c:	3701      	adds	r7, #1
 801582e:	601f      	str	r7, [r3, #0]
 8015830:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8015832:	2b00      	cmp	r3, #0
 8015834:	f000 824b 	beq.w	8015cce <_dtoa_r+0xb4e>
 8015838:	601e      	str	r6, [r3, #0]
 801583a:	e248      	b.n	8015cce <_dtoa_r+0xb4e>
 801583c:	46b8      	mov	r8, r7
 801583e:	4633      	mov	r3, r6
 8015840:	461e      	mov	r6, r3
 8015842:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8015846:	2a39      	cmp	r2, #57	@ 0x39
 8015848:	d106      	bne.n	8015858 <_dtoa_r+0x6d8>
 801584a:	459a      	cmp	sl, r3
 801584c:	d1f8      	bne.n	8015840 <_dtoa_r+0x6c0>
 801584e:	2230      	movs	r2, #48	@ 0x30
 8015850:	f108 0801 	add.w	r8, r8, #1
 8015854:	f88a 2000 	strb.w	r2, [sl]
 8015858:	781a      	ldrb	r2, [r3, #0]
 801585a:	3201      	adds	r2, #1
 801585c:	701a      	strb	r2, [r3, #0]
 801585e:	e7a0      	b.n	80157a2 <_dtoa_r+0x622>
 8015860:	4b6f      	ldr	r3, [pc, #444]	@ (8015a20 <_dtoa_r+0x8a0>)
 8015862:	2200      	movs	r2, #0
 8015864:	f7ea fef0 	bl	8000648 <__aeabi_dmul>
 8015868:	2200      	movs	r2, #0
 801586a:	2300      	movs	r3, #0
 801586c:	4604      	mov	r4, r0
 801586e:	460d      	mov	r5, r1
 8015870:	f7eb f952 	bl	8000b18 <__aeabi_dcmpeq>
 8015874:	2800      	cmp	r0, #0
 8015876:	d09f      	beq.n	80157b8 <_dtoa_r+0x638>
 8015878:	e7d1      	b.n	801581e <_dtoa_r+0x69e>
 801587a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801587c:	2a00      	cmp	r2, #0
 801587e:	f000 80ea 	beq.w	8015a56 <_dtoa_r+0x8d6>
 8015882:	9a07      	ldr	r2, [sp, #28]
 8015884:	2a01      	cmp	r2, #1
 8015886:	f300 80cd 	bgt.w	8015a24 <_dtoa_r+0x8a4>
 801588a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 801588c:	2a00      	cmp	r2, #0
 801588e:	f000 80c1 	beq.w	8015a14 <_dtoa_r+0x894>
 8015892:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8015896:	9c08      	ldr	r4, [sp, #32]
 8015898:	9e00      	ldr	r6, [sp, #0]
 801589a:	9a00      	ldr	r2, [sp, #0]
 801589c:	441a      	add	r2, r3
 801589e:	9200      	str	r2, [sp, #0]
 80158a0:	9a06      	ldr	r2, [sp, #24]
 80158a2:	2101      	movs	r1, #1
 80158a4:	441a      	add	r2, r3
 80158a6:	4648      	mov	r0, r9
 80158a8:	9206      	str	r2, [sp, #24]
 80158aa:	f000 fc77 	bl	801619c <__i2b>
 80158ae:	4605      	mov	r5, r0
 80158b0:	b166      	cbz	r6, 80158cc <_dtoa_r+0x74c>
 80158b2:	9b06      	ldr	r3, [sp, #24]
 80158b4:	2b00      	cmp	r3, #0
 80158b6:	dd09      	ble.n	80158cc <_dtoa_r+0x74c>
 80158b8:	42b3      	cmp	r3, r6
 80158ba:	9a00      	ldr	r2, [sp, #0]
 80158bc:	bfa8      	it	ge
 80158be:	4633      	movge	r3, r6
 80158c0:	1ad2      	subs	r2, r2, r3
 80158c2:	9200      	str	r2, [sp, #0]
 80158c4:	9a06      	ldr	r2, [sp, #24]
 80158c6:	1af6      	subs	r6, r6, r3
 80158c8:	1ad3      	subs	r3, r2, r3
 80158ca:	9306      	str	r3, [sp, #24]
 80158cc:	9b08      	ldr	r3, [sp, #32]
 80158ce:	b30b      	cbz	r3, 8015914 <_dtoa_r+0x794>
 80158d0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80158d2:	2b00      	cmp	r3, #0
 80158d4:	f000 80c6 	beq.w	8015a64 <_dtoa_r+0x8e4>
 80158d8:	2c00      	cmp	r4, #0
 80158da:	f000 80c0 	beq.w	8015a5e <_dtoa_r+0x8de>
 80158de:	4629      	mov	r1, r5
 80158e0:	4622      	mov	r2, r4
 80158e2:	4648      	mov	r0, r9
 80158e4:	f000 fd12 	bl	801630c <__pow5mult>
 80158e8:	9a02      	ldr	r2, [sp, #8]
 80158ea:	4601      	mov	r1, r0
 80158ec:	4605      	mov	r5, r0
 80158ee:	4648      	mov	r0, r9
 80158f0:	f000 fc6a 	bl	80161c8 <__multiply>
 80158f4:	9902      	ldr	r1, [sp, #8]
 80158f6:	4680      	mov	r8, r0
 80158f8:	4648      	mov	r0, r9
 80158fa:	f000 fb51 	bl	8015fa0 <_Bfree>
 80158fe:	9b08      	ldr	r3, [sp, #32]
 8015900:	1b1b      	subs	r3, r3, r4
 8015902:	9308      	str	r3, [sp, #32]
 8015904:	f000 80b1 	beq.w	8015a6a <_dtoa_r+0x8ea>
 8015908:	9a08      	ldr	r2, [sp, #32]
 801590a:	4641      	mov	r1, r8
 801590c:	4648      	mov	r0, r9
 801590e:	f000 fcfd 	bl	801630c <__pow5mult>
 8015912:	9002      	str	r0, [sp, #8]
 8015914:	2101      	movs	r1, #1
 8015916:	4648      	mov	r0, r9
 8015918:	f000 fc40 	bl	801619c <__i2b>
 801591c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 801591e:	4604      	mov	r4, r0
 8015920:	2b00      	cmp	r3, #0
 8015922:	f000 81d8 	beq.w	8015cd6 <_dtoa_r+0xb56>
 8015926:	461a      	mov	r2, r3
 8015928:	4601      	mov	r1, r0
 801592a:	4648      	mov	r0, r9
 801592c:	f000 fcee 	bl	801630c <__pow5mult>
 8015930:	9b07      	ldr	r3, [sp, #28]
 8015932:	2b01      	cmp	r3, #1
 8015934:	4604      	mov	r4, r0
 8015936:	f300 809f 	bgt.w	8015a78 <_dtoa_r+0x8f8>
 801593a:	9b04      	ldr	r3, [sp, #16]
 801593c:	2b00      	cmp	r3, #0
 801593e:	f040 8097 	bne.w	8015a70 <_dtoa_r+0x8f0>
 8015942:	9b05      	ldr	r3, [sp, #20]
 8015944:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8015948:	2b00      	cmp	r3, #0
 801594a:	f040 8093 	bne.w	8015a74 <_dtoa_r+0x8f4>
 801594e:	9b05      	ldr	r3, [sp, #20]
 8015950:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8015954:	0d1b      	lsrs	r3, r3, #20
 8015956:	051b      	lsls	r3, r3, #20
 8015958:	b133      	cbz	r3, 8015968 <_dtoa_r+0x7e8>
 801595a:	9b00      	ldr	r3, [sp, #0]
 801595c:	3301      	adds	r3, #1
 801595e:	9300      	str	r3, [sp, #0]
 8015960:	9b06      	ldr	r3, [sp, #24]
 8015962:	3301      	adds	r3, #1
 8015964:	9306      	str	r3, [sp, #24]
 8015966:	2301      	movs	r3, #1
 8015968:	9308      	str	r3, [sp, #32]
 801596a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 801596c:	2b00      	cmp	r3, #0
 801596e:	f000 81b8 	beq.w	8015ce2 <_dtoa_r+0xb62>
 8015972:	6923      	ldr	r3, [r4, #16]
 8015974:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8015978:	6918      	ldr	r0, [r3, #16]
 801597a:	f000 fbc3 	bl	8016104 <__hi0bits>
 801597e:	f1c0 0020 	rsb	r0, r0, #32
 8015982:	9b06      	ldr	r3, [sp, #24]
 8015984:	4418      	add	r0, r3
 8015986:	f010 001f 	ands.w	r0, r0, #31
 801598a:	f000 8082 	beq.w	8015a92 <_dtoa_r+0x912>
 801598e:	f1c0 0320 	rsb	r3, r0, #32
 8015992:	2b04      	cmp	r3, #4
 8015994:	dd73      	ble.n	8015a7e <_dtoa_r+0x8fe>
 8015996:	9b00      	ldr	r3, [sp, #0]
 8015998:	f1c0 001c 	rsb	r0, r0, #28
 801599c:	4403      	add	r3, r0
 801599e:	9300      	str	r3, [sp, #0]
 80159a0:	9b06      	ldr	r3, [sp, #24]
 80159a2:	4403      	add	r3, r0
 80159a4:	4406      	add	r6, r0
 80159a6:	9306      	str	r3, [sp, #24]
 80159a8:	9b00      	ldr	r3, [sp, #0]
 80159aa:	2b00      	cmp	r3, #0
 80159ac:	dd05      	ble.n	80159ba <_dtoa_r+0x83a>
 80159ae:	9902      	ldr	r1, [sp, #8]
 80159b0:	461a      	mov	r2, r3
 80159b2:	4648      	mov	r0, r9
 80159b4:	f000 fd04 	bl	80163c0 <__lshift>
 80159b8:	9002      	str	r0, [sp, #8]
 80159ba:	9b06      	ldr	r3, [sp, #24]
 80159bc:	2b00      	cmp	r3, #0
 80159be:	dd05      	ble.n	80159cc <_dtoa_r+0x84c>
 80159c0:	4621      	mov	r1, r4
 80159c2:	461a      	mov	r2, r3
 80159c4:	4648      	mov	r0, r9
 80159c6:	f000 fcfb 	bl	80163c0 <__lshift>
 80159ca:	4604      	mov	r4, r0
 80159cc:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80159ce:	2b00      	cmp	r3, #0
 80159d0:	d061      	beq.n	8015a96 <_dtoa_r+0x916>
 80159d2:	9802      	ldr	r0, [sp, #8]
 80159d4:	4621      	mov	r1, r4
 80159d6:	f000 fd5f 	bl	8016498 <__mcmp>
 80159da:	2800      	cmp	r0, #0
 80159dc:	da5b      	bge.n	8015a96 <_dtoa_r+0x916>
 80159de:	2300      	movs	r3, #0
 80159e0:	9902      	ldr	r1, [sp, #8]
 80159e2:	220a      	movs	r2, #10
 80159e4:	4648      	mov	r0, r9
 80159e6:	f000 fafd 	bl	8015fe4 <__multadd>
 80159ea:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80159ec:	9002      	str	r0, [sp, #8]
 80159ee:	f107 38ff 	add.w	r8, r7, #4294967295
 80159f2:	2b00      	cmp	r3, #0
 80159f4:	f000 8177 	beq.w	8015ce6 <_dtoa_r+0xb66>
 80159f8:	4629      	mov	r1, r5
 80159fa:	2300      	movs	r3, #0
 80159fc:	220a      	movs	r2, #10
 80159fe:	4648      	mov	r0, r9
 8015a00:	f000 faf0 	bl	8015fe4 <__multadd>
 8015a04:	f1bb 0f00 	cmp.w	fp, #0
 8015a08:	4605      	mov	r5, r0
 8015a0a:	dc6f      	bgt.n	8015aec <_dtoa_r+0x96c>
 8015a0c:	9b07      	ldr	r3, [sp, #28]
 8015a0e:	2b02      	cmp	r3, #2
 8015a10:	dc49      	bgt.n	8015aa6 <_dtoa_r+0x926>
 8015a12:	e06b      	b.n	8015aec <_dtoa_r+0x96c>
 8015a14:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8015a16:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8015a1a:	e73c      	b.n	8015896 <_dtoa_r+0x716>
 8015a1c:	3fe00000 	.word	0x3fe00000
 8015a20:	40240000 	.word	0x40240000
 8015a24:	9b03      	ldr	r3, [sp, #12]
 8015a26:	1e5c      	subs	r4, r3, #1
 8015a28:	9b08      	ldr	r3, [sp, #32]
 8015a2a:	42a3      	cmp	r3, r4
 8015a2c:	db09      	blt.n	8015a42 <_dtoa_r+0x8c2>
 8015a2e:	1b1c      	subs	r4, r3, r4
 8015a30:	9b03      	ldr	r3, [sp, #12]
 8015a32:	2b00      	cmp	r3, #0
 8015a34:	f6bf af30 	bge.w	8015898 <_dtoa_r+0x718>
 8015a38:	9b00      	ldr	r3, [sp, #0]
 8015a3a:	9a03      	ldr	r2, [sp, #12]
 8015a3c:	1a9e      	subs	r6, r3, r2
 8015a3e:	2300      	movs	r3, #0
 8015a40:	e72b      	b.n	801589a <_dtoa_r+0x71a>
 8015a42:	9b08      	ldr	r3, [sp, #32]
 8015a44:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8015a46:	9408      	str	r4, [sp, #32]
 8015a48:	1ae3      	subs	r3, r4, r3
 8015a4a:	441a      	add	r2, r3
 8015a4c:	9e00      	ldr	r6, [sp, #0]
 8015a4e:	9b03      	ldr	r3, [sp, #12]
 8015a50:	920d      	str	r2, [sp, #52]	@ 0x34
 8015a52:	2400      	movs	r4, #0
 8015a54:	e721      	b.n	801589a <_dtoa_r+0x71a>
 8015a56:	9c08      	ldr	r4, [sp, #32]
 8015a58:	9e00      	ldr	r6, [sp, #0]
 8015a5a:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8015a5c:	e728      	b.n	80158b0 <_dtoa_r+0x730>
 8015a5e:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8015a62:	e751      	b.n	8015908 <_dtoa_r+0x788>
 8015a64:	9a08      	ldr	r2, [sp, #32]
 8015a66:	9902      	ldr	r1, [sp, #8]
 8015a68:	e750      	b.n	801590c <_dtoa_r+0x78c>
 8015a6a:	f8cd 8008 	str.w	r8, [sp, #8]
 8015a6e:	e751      	b.n	8015914 <_dtoa_r+0x794>
 8015a70:	2300      	movs	r3, #0
 8015a72:	e779      	b.n	8015968 <_dtoa_r+0x7e8>
 8015a74:	9b04      	ldr	r3, [sp, #16]
 8015a76:	e777      	b.n	8015968 <_dtoa_r+0x7e8>
 8015a78:	2300      	movs	r3, #0
 8015a7a:	9308      	str	r3, [sp, #32]
 8015a7c:	e779      	b.n	8015972 <_dtoa_r+0x7f2>
 8015a7e:	d093      	beq.n	80159a8 <_dtoa_r+0x828>
 8015a80:	9a00      	ldr	r2, [sp, #0]
 8015a82:	331c      	adds	r3, #28
 8015a84:	441a      	add	r2, r3
 8015a86:	9200      	str	r2, [sp, #0]
 8015a88:	9a06      	ldr	r2, [sp, #24]
 8015a8a:	441a      	add	r2, r3
 8015a8c:	441e      	add	r6, r3
 8015a8e:	9206      	str	r2, [sp, #24]
 8015a90:	e78a      	b.n	80159a8 <_dtoa_r+0x828>
 8015a92:	4603      	mov	r3, r0
 8015a94:	e7f4      	b.n	8015a80 <_dtoa_r+0x900>
 8015a96:	9b03      	ldr	r3, [sp, #12]
 8015a98:	2b00      	cmp	r3, #0
 8015a9a:	46b8      	mov	r8, r7
 8015a9c:	dc20      	bgt.n	8015ae0 <_dtoa_r+0x960>
 8015a9e:	469b      	mov	fp, r3
 8015aa0:	9b07      	ldr	r3, [sp, #28]
 8015aa2:	2b02      	cmp	r3, #2
 8015aa4:	dd1e      	ble.n	8015ae4 <_dtoa_r+0x964>
 8015aa6:	f1bb 0f00 	cmp.w	fp, #0
 8015aaa:	f47f adb1 	bne.w	8015610 <_dtoa_r+0x490>
 8015aae:	4621      	mov	r1, r4
 8015ab0:	465b      	mov	r3, fp
 8015ab2:	2205      	movs	r2, #5
 8015ab4:	4648      	mov	r0, r9
 8015ab6:	f000 fa95 	bl	8015fe4 <__multadd>
 8015aba:	4601      	mov	r1, r0
 8015abc:	4604      	mov	r4, r0
 8015abe:	9802      	ldr	r0, [sp, #8]
 8015ac0:	f000 fcea 	bl	8016498 <__mcmp>
 8015ac4:	2800      	cmp	r0, #0
 8015ac6:	f77f ada3 	ble.w	8015610 <_dtoa_r+0x490>
 8015aca:	4656      	mov	r6, sl
 8015acc:	2331      	movs	r3, #49	@ 0x31
 8015ace:	f806 3b01 	strb.w	r3, [r6], #1
 8015ad2:	f108 0801 	add.w	r8, r8, #1
 8015ad6:	e59f      	b.n	8015618 <_dtoa_r+0x498>
 8015ad8:	9c03      	ldr	r4, [sp, #12]
 8015ada:	46b8      	mov	r8, r7
 8015adc:	4625      	mov	r5, r4
 8015ade:	e7f4      	b.n	8015aca <_dtoa_r+0x94a>
 8015ae0:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8015ae4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8015ae6:	2b00      	cmp	r3, #0
 8015ae8:	f000 8101 	beq.w	8015cee <_dtoa_r+0xb6e>
 8015aec:	2e00      	cmp	r6, #0
 8015aee:	dd05      	ble.n	8015afc <_dtoa_r+0x97c>
 8015af0:	4629      	mov	r1, r5
 8015af2:	4632      	mov	r2, r6
 8015af4:	4648      	mov	r0, r9
 8015af6:	f000 fc63 	bl	80163c0 <__lshift>
 8015afa:	4605      	mov	r5, r0
 8015afc:	9b08      	ldr	r3, [sp, #32]
 8015afe:	2b00      	cmp	r3, #0
 8015b00:	d05c      	beq.n	8015bbc <_dtoa_r+0xa3c>
 8015b02:	6869      	ldr	r1, [r5, #4]
 8015b04:	4648      	mov	r0, r9
 8015b06:	f000 fa0b 	bl	8015f20 <_Balloc>
 8015b0a:	4606      	mov	r6, r0
 8015b0c:	b928      	cbnz	r0, 8015b1a <_dtoa_r+0x99a>
 8015b0e:	4b82      	ldr	r3, [pc, #520]	@ (8015d18 <_dtoa_r+0xb98>)
 8015b10:	4602      	mov	r2, r0
 8015b12:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8015b16:	f7ff bb4a 	b.w	80151ae <_dtoa_r+0x2e>
 8015b1a:	692a      	ldr	r2, [r5, #16]
 8015b1c:	3202      	adds	r2, #2
 8015b1e:	0092      	lsls	r2, r2, #2
 8015b20:	f105 010c 	add.w	r1, r5, #12
 8015b24:	300c      	adds	r0, #12
 8015b26:	f7ff fa8e 	bl	8015046 <memcpy>
 8015b2a:	2201      	movs	r2, #1
 8015b2c:	4631      	mov	r1, r6
 8015b2e:	4648      	mov	r0, r9
 8015b30:	f000 fc46 	bl	80163c0 <__lshift>
 8015b34:	f10a 0301 	add.w	r3, sl, #1
 8015b38:	9300      	str	r3, [sp, #0]
 8015b3a:	eb0a 030b 	add.w	r3, sl, fp
 8015b3e:	9308      	str	r3, [sp, #32]
 8015b40:	9b04      	ldr	r3, [sp, #16]
 8015b42:	f003 0301 	and.w	r3, r3, #1
 8015b46:	462f      	mov	r7, r5
 8015b48:	9306      	str	r3, [sp, #24]
 8015b4a:	4605      	mov	r5, r0
 8015b4c:	9b00      	ldr	r3, [sp, #0]
 8015b4e:	9802      	ldr	r0, [sp, #8]
 8015b50:	4621      	mov	r1, r4
 8015b52:	f103 3bff 	add.w	fp, r3, #4294967295
 8015b56:	f7ff fa8b 	bl	8015070 <quorem>
 8015b5a:	4603      	mov	r3, r0
 8015b5c:	3330      	adds	r3, #48	@ 0x30
 8015b5e:	9003      	str	r0, [sp, #12]
 8015b60:	4639      	mov	r1, r7
 8015b62:	9802      	ldr	r0, [sp, #8]
 8015b64:	9309      	str	r3, [sp, #36]	@ 0x24
 8015b66:	f000 fc97 	bl	8016498 <__mcmp>
 8015b6a:	462a      	mov	r2, r5
 8015b6c:	9004      	str	r0, [sp, #16]
 8015b6e:	4621      	mov	r1, r4
 8015b70:	4648      	mov	r0, r9
 8015b72:	f000 fcad 	bl	80164d0 <__mdiff>
 8015b76:	68c2      	ldr	r2, [r0, #12]
 8015b78:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8015b7a:	4606      	mov	r6, r0
 8015b7c:	bb02      	cbnz	r2, 8015bc0 <_dtoa_r+0xa40>
 8015b7e:	4601      	mov	r1, r0
 8015b80:	9802      	ldr	r0, [sp, #8]
 8015b82:	f000 fc89 	bl	8016498 <__mcmp>
 8015b86:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8015b88:	4602      	mov	r2, r0
 8015b8a:	4631      	mov	r1, r6
 8015b8c:	4648      	mov	r0, r9
 8015b8e:	920c      	str	r2, [sp, #48]	@ 0x30
 8015b90:	9309      	str	r3, [sp, #36]	@ 0x24
 8015b92:	f000 fa05 	bl	8015fa0 <_Bfree>
 8015b96:	9b07      	ldr	r3, [sp, #28]
 8015b98:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8015b9a:	9e00      	ldr	r6, [sp, #0]
 8015b9c:	ea42 0103 	orr.w	r1, r2, r3
 8015ba0:	9b06      	ldr	r3, [sp, #24]
 8015ba2:	4319      	orrs	r1, r3
 8015ba4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8015ba6:	d10d      	bne.n	8015bc4 <_dtoa_r+0xa44>
 8015ba8:	2b39      	cmp	r3, #57	@ 0x39
 8015baa:	d027      	beq.n	8015bfc <_dtoa_r+0xa7c>
 8015bac:	9a04      	ldr	r2, [sp, #16]
 8015bae:	2a00      	cmp	r2, #0
 8015bb0:	dd01      	ble.n	8015bb6 <_dtoa_r+0xa36>
 8015bb2:	9b03      	ldr	r3, [sp, #12]
 8015bb4:	3331      	adds	r3, #49	@ 0x31
 8015bb6:	f88b 3000 	strb.w	r3, [fp]
 8015bba:	e52e      	b.n	801561a <_dtoa_r+0x49a>
 8015bbc:	4628      	mov	r0, r5
 8015bbe:	e7b9      	b.n	8015b34 <_dtoa_r+0x9b4>
 8015bc0:	2201      	movs	r2, #1
 8015bc2:	e7e2      	b.n	8015b8a <_dtoa_r+0xa0a>
 8015bc4:	9904      	ldr	r1, [sp, #16]
 8015bc6:	2900      	cmp	r1, #0
 8015bc8:	db04      	blt.n	8015bd4 <_dtoa_r+0xa54>
 8015bca:	9807      	ldr	r0, [sp, #28]
 8015bcc:	4301      	orrs	r1, r0
 8015bce:	9806      	ldr	r0, [sp, #24]
 8015bd0:	4301      	orrs	r1, r0
 8015bd2:	d120      	bne.n	8015c16 <_dtoa_r+0xa96>
 8015bd4:	2a00      	cmp	r2, #0
 8015bd6:	ddee      	ble.n	8015bb6 <_dtoa_r+0xa36>
 8015bd8:	9902      	ldr	r1, [sp, #8]
 8015bda:	9300      	str	r3, [sp, #0]
 8015bdc:	2201      	movs	r2, #1
 8015bde:	4648      	mov	r0, r9
 8015be0:	f000 fbee 	bl	80163c0 <__lshift>
 8015be4:	4621      	mov	r1, r4
 8015be6:	9002      	str	r0, [sp, #8]
 8015be8:	f000 fc56 	bl	8016498 <__mcmp>
 8015bec:	2800      	cmp	r0, #0
 8015bee:	9b00      	ldr	r3, [sp, #0]
 8015bf0:	dc02      	bgt.n	8015bf8 <_dtoa_r+0xa78>
 8015bf2:	d1e0      	bne.n	8015bb6 <_dtoa_r+0xa36>
 8015bf4:	07da      	lsls	r2, r3, #31
 8015bf6:	d5de      	bpl.n	8015bb6 <_dtoa_r+0xa36>
 8015bf8:	2b39      	cmp	r3, #57	@ 0x39
 8015bfa:	d1da      	bne.n	8015bb2 <_dtoa_r+0xa32>
 8015bfc:	2339      	movs	r3, #57	@ 0x39
 8015bfe:	f88b 3000 	strb.w	r3, [fp]
 8015c02:	4633      	mov	r3, r6
 8015c04:	461e      	mov	r6, r3
 8015c06:	3b01      	subs	r3, #1
 8015c08:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8015c0c:	2a39      	cmp	r2, #57	@ 0x39
 8015c0e:	d04e      	beq.n	8015cae <_dtoa_r+0xb2e>
 8015c10:	3201      	adds	r2, #1
 8015c12:	701a      	strb	r2, [r3, #0]
 8015c14:	e501      	b.n	801561a <_dtoa_r+0x49a>
 8015c16:	2a00      	cmp	r2, #0
 8015c18:	dd03      	ble.n	8015c22 <_dtoa_r+0xaa2>
 8015c1a:	2b39      	cmp	r3, #57	@ 0x39
 8015c1c:	d0ee      	beq.n	8015bfc <_dtoa_r+0xa7c>
 8015c1e:	3301      	adds	r3, #1
 8015c20:	e7c9      	b.n	8015bb6 <_dtoa_r+0xa36>
 8015c22:	9a00      	ldr	r2, [sp, #0]
 8015c24:	9908      	ldr	r1, [sp, #32]
 8015c26:	f802 3c01 	strb.w	r3, [r2, #-1]
 8015c2a:	428a      	cmp	r2, r1
 8015c2c:	d028      	beq.n	8015c80 <_dtoa_r+0xb00>
 8015c2e:	9902      	ldr	r1, [sp, #8]
 8015c30:	2300      	movs	r3, #0
 8015c32:	220a      	movs	r2, #10
 8015c34:	4648      	mov	r0, r9
 8015c36:	f000 f9d5 	bl	8015fe4 <__multadd>
 8015c3a:	42af      	cmp	r7, r5
 8015c3c:	9002      	str	r0, [sp, #8]
 8015c3e:	f04f 0300 	mov.w	r3, #0
 8015c42:	f04f 020a 	mov.w	r2, #10
 8015c46:	4639      	mov	r1, r7
 8015c48:	4648      	mov	r0, r9
 8015c4a:	d107      	bne.n	8015c5c <_dtoa_r+0xadc>
 8015c4c:	f000 f9ca 	bl	8015fe4 <__multadd>
 8015c50:	4607      	mov	r7, r0
 8015c52:	4605      	mov	r5, r0
 8015c54:	9b00      	ldr	r3, [sp, #0]
 8015c56:	3301      	adds	r3, #1
 8015c58:	9300      	str	r3, [sp, #0]
 8015c5a:	e777      	b.n	8015b4c <_dtoa_r+0x9cc>
 8015c5c:	f000 f9c2 	bl	8015fe4 <__multadd>
 8015c60:	4629      	mov	r1, r5
 8015c62:	4607      	mov	r7, r0
 8015c64:	2300      	movs	r3, #0
 8015c66:	220a      	movs	r2, #10
 8015c68:	4648      	mov	r0, r9
 8015c6a:	f000 f9bb 	bl	8015fe4 <__multadd>
 8015c6e:	4605      	mov	r5, r0
 8015c70:	e7f0      	b.n	8015c54 <_dtoa_r+0xad4>
 8015c72:	f1bb 0f00 	cmp.w	fp, #0
 8015c76:	bfcc      	ite	gt
 8015c78:	465e      	movgt	r6, fp
 8015c7a:	2601      	movle	r6, #1
 8015c7c:	4456      	add	r6, sl
 8015c7e:	2700      	movs	r7, #0
 8015c80:	9902      	ldr	r1, [sp, #8]
 8015c82:	9300      	str	r3, [sp, #0]
 8015c84:	2201      	movs	r2, #1
 8015c86:	4648      	mov	r0, r9
 8015c88:	f000 fb9a 	bl	80163c0 <__lshift>
 8015c8c:	4621      	mov	r1, r4
 8015c8e:	9002      	str	r0, [sp, #8]
 8015c90:	f000 fc02 	bl	8016498 <__mcmp>
 8015c94:	2800      	cmp	r0, #0
 8015c96:	dcb4      	bgt.n	8015c02 <_dtoa_r+0xa82>
 8015c98:	d102      	bne.n	8015ca0 <_dtoa_r+0xb20>
 8015c9a:	9b00      	ldr	r3, [sp, #0]
 8015c9c:	07db      	lsls	r3, r3, #31
 8015c9e:	d4b0      	bmi.n	8015c02 <_dtoa_r+0xa82>
 8015ca0:	4633      	mov	r3, r6
 8015ca2:	461e      	mov	r6, r3
 8015ca4:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8015ca8:	2a30      	cmp	r2, #48	@ 0x30
 8015caa:	d0fa      	beq.n	8015ca2 <_dtoa_r+0xb22>
 8015cac:	e4b5      	b.n	801561a <_dtoa_r+0x49a>
 8015cae:	459a      	cmp	sl, r3
 8015cb0:	d1a8      	bne.n	8015c04 <_dtoa_r+0xa84>
 8015cb2:	2331      	movs	r3, #49	@ 0x31
 8015cb4:	f108 0801 	add.w	r8, r8, #1
 8015cb8:	f88a 3000 	strb.w	r3, [sl]
 8015cbc:	e4ad      	b.n	801561a <_dtoa_r+0x49a>
 8015cbe:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8015cc0:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8015d1c <_dtoa_r+0xb9c>
 8015cc4:	b11b      	cbz	r3, 8015cce <_dtoa_r+0xb4e>
 8015cc6:	f10a 0308 	add.w	r3, sl, #8
 8015cca:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8015ccc:	6013      	str	r3, [r2, #0]
 8015cce:	4650      	mov	r0, sl
 8015cd0:	b017      	add	sp, #92	@ 0x5c
 8015cd2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015cd6:	9b07      	ldr	r3, [sp, #28]
 8015cd8:	2b01      	cmp	r3, #1
 8015cda:	f77f ae2e 	ble.w	801593a <_dtoa_r+0x7ba>
 8015cde:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8015ce0:	9308      	str	r3, [sp, #32]
 8015ce2:	2001      	movs	r0, #1
 8015ce4:	e64d      	b.n	8015982 <_dtoa_r+0x802>
 8015ce6:	f1bb 0f00 	cmp.w	fp, #0
 8015cea:	f77f aed9 	ble.w	8015aa0 <_dtoa_r+0x920>
 8015cee:	4656      	mov	r6, sl
 8015cf0:	9802      	ldr	r0, [sp, #8]
 8015cf2:	4621      	mov	r1, r4
 8015cf4:	f7ff f9bc 	bl	8015070 <quorem>
 8015cf8:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8015cfc:	f806 3b01 	strb.w	r3, [r6], #1
 8015d00:	eba6 020a 	sub.w	r2, r6, sl
 8015d04:	4593      	cmp	fp, r2
 8015d06:	ddb4      	ble.n	8015c72 <_dtoa_r+0xaf2>
 8015d08:	9902      	ldr	r1, [sp, #8]
 8015d0a:	2300      	movs	r3, #0
 8015d0c:	220a      	movs	r2, #10
 8015d0e:	4648      	mov	r0, r9
 8015d10:	f000 f968 	bl	8015fe4 <__multadd>
 8015d14:	9002      	str	r0, [sp, #8]
 8015d16:	e7eb      	b.n	8015cf0 <_dtoa_r+0xb70>
 8015d18:	0801bf91 	.word	0x0801bf91
 8015d1c:	0801bf15 	.word	0x0801bf15

08015d20 <_free_r>:
 8015d20:	b538      	push	{r3, r4, r5, lr}
 8015d22:	4605      	mov	r5, r0
 8015d24:	2900      	cmp	r1, #0
 8015d26:	d041      	beq.n	8015dac <_free_r+0x8c>
 8015d28:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8015d2c:	1f0c      	subs	r4, r1, #4
 8015d2e:	2b00      	cmp	r3, #0
 8015d30:	bfb8      	it	lt
 8015d32:	18e4      	addlt	r4, r4, r3
 8015d34:	f000 f8e8 	bl	8015f08 <__malloc_lock>
 8015d38:	4a1d      	ldr	r2, [pc, #116]	@ (8015db0 <_free_r+0x90>)
 8015d3a:	6813      	ldr	r3, [r2, #0]
 8015d3c:	b933      	cbnz	r3, 8015d4c <_free_r+0x2c>
 8015d3e:	6063      	str	r3, [r4, #4]
 8015d40:	6014      	str	r4, [r2, #0]
 8015d42:	4628      	mov	r0, r5
 8015d44:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8015d48:	f000 b8e4 	b.w	8015f14 <__malloc_unlock>
 8015d4c:	42a3      	cmp	r3, r4
 8015d4e:	d908      	bls.n	8015d62 <_free_r+0x42>
 8015d50:	6820      	ldr	r0, [r4, #0]
 8015d52:	1821      	adds	r1, r4, r0
 8015d54:	428b      	cmp	r3, r1
 8015d56:	bf01      	itttt	eq
 8015d58:	6819      	ldreq	r1, [r3, #0]
 8015d5a:	685b      	ldreq	r3, [r3, #4]
 8015d5c:	1809      	addeq	r1, r1, r0
 8015d5e:	6021      	streq	r1, [r4, #0]
 8015d60:	e7ed      	b.n	8015d3e <_free_r+0x1e>
 8015d62:	461a      	mov	r2, r3
 8015d64:	685b      	ldr	r3, [r3, #4]
 8015d66:	b10b      	cbz	r3, 8015d6c <_free_r+0x4c>
 8015d68:	42a3      	cmp	r3, r4
 8015d6a:	d9fa      	bls.n	8015d62 <_free_r+0x42>
 8015d6c:	6811      	ldr	r1, [r2, #0]
 8015d6e:	1850      	adds	r0, r2, r1
 8015d70:	42a0      	cmp	r0, r4
 8015d72:	d10b      	bne.n	8015d8c <_free_r+0x6c>
 8015d74:	6820      	ldr	r0, [r4, #0]
 8015d76:	4401      	add	r1, r0
 8015d78:	1850      	adds	r0, r2, r1
 8015d7a:	4283      	cmp	r3, r0
 8015d7c:	6011      	str	r1, [r2, #0]
 8015d7e:	d1e0      	bne.n	8015d42 <_free_r+0x22>
 8015d80:	6818      	ldr	r0, [r3, #0]
 8015d82:	685b      	ldr	r3, [r3, #4]
 8015d84:	6053      	str	r3, [r2, #4]
 8015d86:	4408      	add	r0, r1
 8015d88:	6010      	str	r0, [r2, #0]
 8015d8a:	e7da      	b.n	8015d42 <_free_r+0x22>
 8015d8c:	d902      	bls.n	8015d94 <_free_r+0x74>
 8015d8e:	230c      	movs	r3, #12
 8015d90:	602b      	str	r3, [r5, #0]
 8015d92:	e7d6      	b.n	8015d42 <_free_r+0x22>
 8015d94:	6820      	ldr	r0, [r4, #0]
 8015d96:	1821      	adds	r1, r4, r0
 8015d98:	428b      	cmp	r3, r1
 8015d9a:	bf04      	itt	eq
 8015d9c:	6819      	ldreq	r1, [r3, #0]
 8015d9e:	685b      	ldreq	r3, [r3, #4]
 8015da0:	6063      	str	r3, [r4, #4]
 8015da2:	bf04      	itt	eq
 8015da4:	1809      	addeq	r1, r1, r0
 8015da6:	6021      	streq	r1, [r4, #0]
 8015da8:	6054      	str	r4, [r2, #4]
 8015daa:	e7ca      	b.n	8015d42 <_free_r+0x22>
 8015dac:	bd38      	pop	{r3, r4, r5, pc}
 8015dae:	bf00      	nop
 8015db0:	20004ba0 	.word	0x20004ba0

08015db4 <malloc>:
 8015db4:	4b02      	ldr	r3, [pc, #8]	@ (8015dc0 <malloc+0xc>)
 8015db6:	4601      	mov	r1, r0
 8015db8:	6818      	ldr	r0, [r3, #0]
 8015dba:	f000 b825 	b.w	8015e08 <_malloc_r>
 8015dbe:	bf00      	nop
 8015dc0:	20000054 	.word	0x20000054

08015dc4 <sbrk_aligned>:
 8015dc4:	b570      	push	{r4, r5, r6, lr}
 8015dc6:	4e0f      	ldr	r6, [pc, #60]	@ (8015e04 <sbrk_aligned+0x40>)
 8015dc8:	460c      	mov	r4, r1
 8015dca:	6831      	ldr	r1, [r6, #0]
 8015dcc:	4605      	mov	r5, r0
 8015dce:	b911      	cbnz	r1, 8015dd6 <sbrk_aligned+0x12>
 8015dd0:	f001 fe04 	bl	80179dc <_sbrk_r>
 8015dd4:	6030      	str	r0, [r6, #0]
 8015dd6:	4621      	mov	r1, r4
 8015dd8:	4628      	mov	r0, r5
 8015dda:	f001 fdff 	bl	80179dc <_sbrk_r>
 8015dde:	1c43      	adds	r3, r0, #1
 8015de0:	d103      	bne.n	8015dea <sbrk_aligned+0x26>
 8015de2:	f04f 34ff 	mov.w	r4, #4294967295
 8015de6:	4620      	mov	r0, r4
 8015de8:	bd70      	pop	{r4, r5, r6, pc}
 8015dea:	1cc4      	adds	r4, r0, #3
 8015dec:	f024 0403 	bic.w	r4, r4, #3
 8015df0:	42a0      	cmp	r0, r4
 8015df2:	d0f8      	beq.n	8015de6 <sbrk_aligned+0x22>
 8015df4:	1a21      	subs	r1, r4, r0
 8015df6:	4628      	mov	r0, r5
 8015df8:	f001 fdf0 	bl	80179dc <_sbrk_r>
 8015dfc:	3001      	adds	r0, #1
 8015dfe:	d1f2      	bne.n	8015de6 <sbrk_aligned+0x22>
 8015e00:	e7ef      	b.n	8015de2 <sbrk_aligned+0x1e>
 8015e02:	bf00      	nop
 8015e04:	20004b9c 	.word	0x20004b9c

08015e08 <_malloc_r>:
 8015e08:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8015e0c:	1ccd      	adds	r5, r1, #3
 8015e0e:	f025 0503 	bic.w	r5, r5, #3
 8015e12:	3508      	adds	r5, #8
 8015e14:	2d0c      	cmp	r5, #12
 8015e16:	bf38      	it	cc
 8015e18:	250c      	movcc	r5, #12
 8015e1a:	2d00      	cmp	r5, #0
 8015e1c:	4606      	mov	r6, r0
 8015e1e:	db01      	blt.n	8015e24 <_malloc_r+0x1c>
 8015e20:	42a9      	cmp	r1, r5
 8015e22:	d904      	bls.n	8015e2e <_malloc_r+0x26>
 8015e24:	230c      	movs	r3, #12
 8015e26:	6033      	str	r3, [r6, #0]
 8015e28:	2000      	movs	r0, #0
 8015e2a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8015e2e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8015f04 <_malloc_r+0xfc>
 8015e32:	f000 f869 	bl	8015f08 <__malloc_lock>
 8015e36:	f8d8 3000 	ldr.w	r3, [r8]
 8015e3a:	461c      	mov	r4, r3
 8015e3c:	bb44      	cbnz	r4, 8015e90 <_malloc_r+0x88>
 8015e3e:	4629      	mov	r1, r5
 8015e40:	4630      	mov	r0, r6
 8015e42:	f7ff ffbf 	bl	8015dc4 <sbrk_aligned>
 8015e46:	1c43      	adds	r3, r0, #1
 8015e48:	4604      	mov	r4, r0
 8015e4a:	d158      	bne.n	8015efe <_malloc_r+0xf6>
 8015e4c:	f8d8 4000 	ldr.w	r4, [r8]
 8015e50:	4627      	mov	r7, r4
 8015e52:	2f00      	cmp	r7, #0
 8015e54:	d143      	bne.n	8015ede <_malloc_r+0xd6>
 8015e56:	2c00      	cmp	r4, #0
 8015e58:	d04b      	beq.n	8015ef2 <_malloc_r+0xea>
 8015e5a:	6823      	ldr	r3, [r4, #0]
 8015e5c:	4639      	mov	r1, r7
 8015e5e:	4630      	mov	r0, r6
 8015e60:	eb04 0903 	add.w	r9, r4, r3
 8015e64:	f001 fdba 	bl	80179dc <_sbrk_r>
 8015e68:	4581      	cmp	r9, r0
 8015e6a:	d142      	bne.n	8015ef2 <_malloc_r+0xea>
 8015e6c:	6821      	ldr	r1, [r4, #0]
 8015e6e:	1a6d      	subs	r5, r5, r1
 8015e70:	4629      	mov	r1, r5
 8015e72:	4630      	mov	r0, r6
 8015e74:	f7ff ffa6 	bl	8015dc4 <sbrk_aligned>
 8015e78:	3001      	adds	r0, #1
 8015e7a:	d03a      	beq.n	8015ef2 <_malloc_r+0xea>
 8015e7c:	6823      	ldr	r3, [r4, #0]
 8015e7e:	442b      	add	r3, r5
 8015e80:	6023      	str	r3, [r4, #0]
 8015e82:	f8d8 3000 	ldr.w	r3, [r8]
 8015e86:	685a      	ldr	r2, [r3, #4]
 8015e88:	bb62      	cbnz	r2, 8015ee4 <_malloc_r+0xdc>
 8015e8a:	f8c8 7000 	str.w	r7, [r8]
 8015e8e:	e00f      	b.n	8015eb0 <_malloc_r+0xa8>
 8015e90:	6822      	ldr	r2, [r4, #0]
 8015e92:	1b52      	subs	r2, r2, r5
 8015e94:	d420      	bmi.n	8015ed8 <_malloc_r+0xd0>
 8015e96:	2a0b      	cmp	r2, #11
 8015e98:	d917      	bls.n	8015eca <_malloc_r+0xc2>
 8015e9a:	1961      	adds	r1, r4, r5
 8015e9c:	42a3      	cmp	r3, r4
 8015e9e:	6025      	str	r5, [r4, #0]
 8015ea0:	bf18      	it	ne
 8015ea2:	6059      	strne	r1, [r3, #4]
 8015ea4:	6863      	ldr	r3, [r4, #4]
 8015ea6:	bf08      	it	eq
 8015ea8:	f8c8 1000 	streq.w	r1, [r8]
 8015eac:	5162      	str	r2, [r4, r5]
 8015eae:	604b      	str	r3, [r1, #4]
 8015eb0:	4630      	mov	r0, r6
 8015eb2:	f000 f82f 	bl	8015f14 <__malloc_unlock>
 8015eb6:	f104 000b 	add.w	r0, r4, #11
 8015eba:	1d23      	adds	r3, r4, #4
 8015ebc:	f020 0007 	bic.w	r0, r0, #7
 8015ec0:	1ac2      	subs	r2, r0, r3
 8015ec2:	bf1c      	itt	ne
 8015ec4:	1a1b      	subne	r3, r3, r0
 8015ec6:	50a3      	strne	r3, [r4, r2]
 8015ec8:	e7af      	b.n	8015e2a <_malloc_r+0x22>
 8015eca:	6862      	ldr	r2, [r4, #4]
 8015ecc:	42a3      	cmp	r3, r4
 8015ece:	bf0c      	ite	eq
 8015ed0:	f8c8 2000 	streq.w	r2, [r8]
 8015ed4:	605a      	strne	r2, [r3, #4]
 8015ed6:	e7eb      	b.n	8015eb0 <_malloc_r+0xa8>
 8015ed8:	4623      	mov	r3, r4
 8015eda:	6864      	ldr	r4, [r4, #4]
 8015edc:	e7ae      	b.n	8015e3c <_malloc_r+0x34>
 8015ede:	463c      	mov	r4, r7
 8015ee0:	687f      	ldr	r7, [r7, #4]
 8015ee2:	e7b6      	b.n	8015e52 <_malloc_r+0x4a>
 8015ee4:	461a      	mov	r2, r3
 8015ee6:	685b      	ldr	r3, [r3, #4]
 8015ee8:	42a3      	cmp	r3, r4
 8015eea:	d1fb      	bne.n	8015ee4 <_malloc_r+0xdc>
 8015eec:	2300      	movs	r3, #0
 8015eee:	6053      	str	r3, [r2, #4]
 8015ef0:	e7de      	b.n	8015eb0 <_malloc_r+0xa8>
 8015ef2:	230c      	movs	r3, #12
 8015ef4:	6033      	str	r3, [r6, #0]
 8015ef6:	4630      	mov	r0, r6
 8015ef8:	f000 f80c 	bl	8015f14 <__malloc_unlock>
 8015efc:	e794      	b.n	8015e28 <_malloc_r+0x20>
 8015efe:	6005      	str	r5, [r0, #0]
 8015f00:	e7d6      	b.n	8015eb0 <_malloc_r+0xa8>
 8015f02:	bf00      	nop
 8015f04:	20004ba0 	.word	0x20004ba0

08015f08 <__malloc_lock>:
 8015f08:	4801      	ldr	r0, [pc, #4]	@ (8015f10 <__malloc_lock+0x8>)
 8015f0a:	f7ff b89a 	b.w	8015042 <__retarget_lock_acquire_recursive>
 8015f0e:	bf00      	nop
 8015f10:	20004b98 	.word	0x20004b98

08015f14 <__malloc_unlock>:
 8015f14:	4801      	ldr	r0, [pc, #4]	@ (8015f1c <__malloc_unlock+0x8>)
 8015f16:	f7ff b895 	b.w	8015044 <__retarget_lock_release_recursive>
 8015f1a:	bf00      	nop
 8015f1c:	20004b98 	.word	0x20004b98

08015f20 <_Balloc>:
 8015f20:	b570      	push	{r4, r5, r6, lr}
 8015f22:	69c6      	ldr	r6, [r0, #28]
 8015f24:	4604      	mov	r4, r0
 8015f26:	460d      	mov	r5, r1
 8015f28:	b976      	cbnz	r6, 8015f48 <_Balloc+0x28>
 8015f2a:	2010      	movs	r0, #16
 8015f2c:	f7ff ff42 	bl	8015db4 <malloc>
 8015f30:	4602      	mov	r2, r0
 8015f32:	61e0      	str	r0, [r4, #28]
 8015f34:	b920      	cbnz	r0, 8015f40 <_Balloc+0x20>
 8015f36:	4b18      	ldr	r3, [pc, #96]	@ (8015f98 <_Balloc+0x78>)
 8015f38:	4818      	ldr	r0, [pc, #96]	@ (8015f9c <_Balloc+0x7c>)
 8015f3a:	216b      	movs	r1, #107	@ 0x6b
 8015f3c:	f001 fd68 	bl	8017a10 <__assert_func>
 8015f40:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8015f44:	6006      	str	r6, [r0, #0]
 8015f46:	60c6      	str	r6, [r0, #12]
 8015f48:	69e6      	ldr	r6, [r4, #28]
 8015f4a:	68f3      	ldr	r3, [r6, #12]
 8015f4c:	b183      	cbz	r3, 8015f70 <_Balloc+0x50>
 8015f4e:	69e3      	ldr	r3, [r4, #28]
 8015f50:	68db      	ldr	r3, [r3, #12]
 8015f52:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8015f56:	b9b8      	cbnz	r0, 8015f88 <_Balloc+0x68>
 8015f58:	2101      	movs	r1, #1
 8015f5a:	fa01 f605 	lsl.w	r6, r1, r5
 8015f5e:	1d72      	adds	r2, r6, #5
 8015f60:	0092      	lsls	r2, r2, #2
 8015f62:	4620      	mov	r0, r4
 8015f64:	f001 fd72 	bl	8017a4c <_calloc_r>
 8015f68:	b160      	cbz	r0, 8015f84 <_Balloc+0x64>
 8015f6a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8015f6e:	e00e      	b.n	8015f8e <_Balloc+0x6e>
 8015f70:	2221      	movs	r2, #33	@ 0x21
 8015f72:	2104      	movs	r1, #4
 8015f74:	4620      	mov	r0, r4
 8015f76:	f001 fd69 	bl	8017a4c <_calloc_r>
 8015f7a:	69e3      	ldr	r3, [r4, #28]
 8015f7c:	60f0      	str	r0, [r6, #12]
 8015f7e:	68db      	ldr	r3, [r3, #12]
 8015f80:	2b00      	cmp	r3, #0
 8015f82:	d1e4      	bne.n	8015f4e <_Balloc+0x2e>
 8015f84:	2000      	movs	r0, #0
 8015f86:	bd70      	pop	{r4, r5, r6, pc}
 8015f88:	6802      	ldr	r2, [r0, #0]
 8015f8a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8015f8e:	2300      	movs	r3, #0
 8015f90:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8015f94:	e7f7      	b.n	8015f86 <_Balloc+0x66>
 8015f96:	bf00      	nop
 8015f98:	0801bf22 	.word	0x0801bf22
 8015f9c:	0801bfa2 	.word	0x0801bfa2

08015fa0 <_Bfree>:
 8015fa0:	b570      	push	{r4, r5, r6, lr}
 8015fa2:	69c6      	ldr	r6, [r0, #28]
 8015fa4:	4605      	mov	r5, r0
 8015fa6:	460c      	mov	r4, r1
 8015fa8:	b976      	cbnz	r6, 8015fc8 <_Bfree+0x28>
 8015faa:	2010      	movs	r0, #16
 8015fac:	f7ff ff02 	bl	8015db4 <malloc>
 8015fb0:	4602      	mov	r2, r0
 8015fb2:	61e8      	str	r0, [r5, #28]
 8015fb4:	b920      	cbnz	r0, 8015fc0 <_Bfree+0x20>
 8015fb6:	4b09      	ldr	r3, [pc, #36]	@ (8015fdc <_Bfree+0x3c>)
 8015fb8:	4809      	ldr	r0, [pc, #36]	@ (8015fe0 <_Bfree+0x40>)
 8015fba:	218f      	movs	r1, #143	@ 0x8f
 8015fbc:	f001 fd28 	bl	8017a10 <__assert_func>
 8015fc0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8015fc4:	6006      	str	r6, [r0, #0]
 8015fc6:	60c6      	str	r6, [r0, #12]
 8015fc8:	b13c      	cbz	r4, 8015fda <_Bfree+0x3a>
 8015fca:	69eb      	ldr	r3, [r5, #28]
 8015fcc:	6862      	ldr	r2, [r4, #4]
 8015fce:	68db      	ldr	r3, [r3, #12]
 8015fd0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8015fd4:	6021      	str	r1, [r4, #0]
 8015fd6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8015fda:	bd70      	pop	{r4, r5, r6, pc}
 8015fdc:	0801bf22 	.word	0x0801bf22
 8015fe0:	0801bfa2 	.word	0x0801bfa2

08015fe4 <__multadd>:
 8015fe4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8015fe8:	690d      	ldr	r5, [r1, #16]
 8015fea:	4607      	mov	r7, r0
 8015fec:	460c      	mov	r4, r1
 8015fee:	461e      	mov	r6, r3
 8015ff0:	f101 0c14 	add.w	ip, r1, #20
 8015ff4:	2000      	movs	r0, #0
 8015ff6:	f8dc 3000 	ldr.w	r3, [ip]
 8015ffa:	b299      	uxth	r1, r3
 8015ffc:	fb02 6101 	mla	r1, r2, r1, r6
 8016000:	0c1e      	lsrs	r6, r3, #16
 8016002:	0c0b      	lsrs	r3, r1, #16
 8016004:	fb02 3306 	mla	r3, r2, r6, r3
 8016008:	b289      	uxth	r1, r1
 801600a:	3001      	adds	r0, #1
 801600c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8016010:	4285      	cmp	r5, r0
 8016012:	f84c 1b04 	str.w	r1, [ip], #4
 8016016:	ea4f 4613 	mov.w	r6, r3, lsr #16
 801601a:	dcec      	bgt.n	8015ff6 <__multadd+0x12>
 801601c:	b30e      	cbz	r6, 8016062 <__multadd+0x7e>
 801601e:	68a3      	ldr	r3, [r4, #8]
 8016020:	42ab      	cmp	r3, r5
 8016022:	dc19      	bgt.n	8016058 <__multadd+0x74>
 8016024:	6861      	ldr	r1, [r4, #4]
 8016026:	4638      	mov	r0, r7
 8016028:	3101      	adds	r1, #1
 801602a:	f7ff ff79 	bl	8015f20 <_Balloc>
 801602e:	4680      	mov	r8, r0
 8016030:	b928      	cbnz	r0, 801603e <__multadd+0x5a>
 8016032:	4602      	mov	r2, r0
 8016034:	4b0c      	ldr	r3, [pc, #48]	@ (8016068 <__multadd+0x84>)
 8016036:	480d      	ldr	r0, [pc, #52]	@ (801606c <__multadd+0x88>)
 8016038:	21ba      	movs	r1, #186	@ 0xba
 801603a:	f001 fce9 	bl	8017a10 <__assert_func>
 801603e:	6922      	ldr	r2, [r4, #16]
 8016040:	3202      	adds	r2, #2
 8016042:	f104 010c 	add.w	r1, r4, #12
 8016046:	0092      	lsls	r2, r2, #2
 8016048:	300c      	adds	r0, #12
 801604a:	f7fe fffc 	bl	8015046 <memcpy>
 801604e:	4621      	mov	r1, r4
 8016050:	4638      	mov	r0, r7
 8016052:	f7ff ffa5 	bl	8015fa0 <_Bfree>
 8016056:	4644      	mov	r4, r8
 8016058:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 801605c:	3501      	adds	r5, #1
 801605e:	615e      	str	r6, [r3, #20]
 8016060:	6125      	str	r5, [r4, #16]
 8016062:	4620      	mov	r0, r4
 8016064:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016068:	0801bf91 	.word	0x0801bf91
 801606c:	0801bfa2 	.word	0x0801bfa2

08016070 <__s2b>:
 8016070:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8016074:	460c      	mov	r4, r1
 8016076:	4615      	mov	r5, r2
 8016078:	461f      	mov	r7, r3
 801607a:	2209      	movs	r2, #9
 801607c:	3308      	adds	r3, #8
 801607e:	4606      	mov	r6, r0
 8016080:	fb93 f3f2 	sdiv	r3, r3, r2
 8016084:	2100      	movs	r1, #0
 8016086:	2201      	movs	r2, #1
 8016088:	429a      	cmp	r2, r3
 801608a:	db09      	blt.n	80160a0 <__s2b+0x30>
 801608c:	4630      	mov	r0, r6
 801608e:	f7ff ff47 	bl	8015f20 <_Balloc>
 8016092:	b940      	cbnz	r0, 80160a6 <__s2b+0x36>
 8016094:	4602      	mov	r2, r0
 8016096:	4b19      	ldr	r3, [pc, #100]	@ (80160fc <__s2b+0x8c>)
 8016098:	4819      	ldr	r0, [pc, #100]	@ (8016100 <__s2b+0x90>)
 801609a:	21d3      	movs	r1, #211	@ 0xd3
 801609c:	f001 fcb8 	bl	8017a10 <__assert_func>
 80160a0:	0052      	lsls	r2, r2, #1
 80160a2:	3101      	adds	r1, #1
 80160a4:	e7f0      	b.n	8016088 <__s2b+0x18>
 80160a6:	9b08      	ldr	r3, [sp, #32]
 80160a8:	6143      	str	r3, [r0, #20]
 80160aa:	2d09      	cmp	r5, #9
 80160ac:	f04f 0301 	mov.w	r3, #1
 80160b0:	6103      	str	r3, [r0, #16]
 80160b2:	dd16      	ble.n	80160e2 <__s2b+0x72>
 80160b4:	f104 0909 	add.w	r9, r4, #9
 80160b8:	46c8      	mov	r8, r9
 80160ba:	442c      	add	r4, r5
 80160bc:	f818 3b01 	ldrb.w	r3, [r8], #1
 80160c0:	4601      	mov	r1, r0
 80160c2:	3b30      	subs	r3, #48	@ 0x30
 80160c4:	220a      	movs	r2, #10
 80160c6:	4630      	mov	r0, r6
 80160c8:	f7ff ff8c 	bl	8015fe4 <__multadd>
 80160cc:	45a0      	cmp	r8, r4
 80160ce:	d1f5      	bne.n	80160bc <__s2b+0x4c>
 80160d0:	f1a5 0408 	sub.w	r4, r5, #8
 80160d4:	444c      	add	r4, r9
 80160d6:	1b2d      	subs	r5, r5, r4
 80160d8:	1963      	adds	r3, r4, r5
 80160da:	42bb      	cmp	r3, r7
 80160dc:	db04      	blt.n	80160e8 <__s2b+0x78>
 80160de:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80160e2:	340a      	adds	r4, #10
 80160e4:	2509      	movs	r5, #9
 80160e6:	e7f6      	b.n	80160d6 <__s2b+0x66>
 80160e8:	f814 3b01 	ldrb.w	r3, [r4], #1
 80160ec:	4601      	mov	r1, r0
 80160ee:	3b30      	subs	r3, #48	@ 0x30
 80160f0:	220a      	movs	r2, #10
 80160f2:	4630      	mov	r0, r6
 80160f4:	f7ff ff76 	bl	8015fe4 <__multadd>
 80160f8:	e7ee      	b.n	80160d8 <__s2b+0x68>
 80160fa:	bf00      	nop
 80160fc:	0801bf91 	.word	0x0801bf91
 8016100:	0801bfa2 	.word	0x0801bfa2

08016104 <__hi0bits>:
 8016104:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8016108:	4603      	mov	r3, r0
 801610a:	bf36      	itet	cc
 801610c:	0403      	lslcc	r3, r0, #16
 801610e:	2000      	movcs	r0, #0
 8016110:	2010      	movcc	r0, #16
 8016112:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8016116:	bf3c      	itt	cc
 8016118:	021b      	lslcc	r3, r3, #8
 801611a:	3008      	addcc	r0, #8
 801611c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8016120:	bf3c      	itt	cc
 8016122:	011b      	lslcc	r3, r3, #4
 8016124:	3004      	addcc	r0, #4
 8016126:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 801612a:	bf3c      	itt	cc
 801612c:	009b      	lslcc	r3, r3, #2
 801612e:	3002      	addcc	r0, #2
 8016130:	2b00      	cmp	r3, #0
 8016132:	db05      	blt.n	8016140 <__hi0bits+0x3c>
 8016134:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8016138:	f100 0001 	add.w	r0, r0, #1
 801613c:	bf08      	it	eq
 801613e:	2020      	moveq	r0, #32
 8016140:	4770      	bx	lr

08016142 <__lo0bits>:
 8016142:	6803      	ldr	r3, [r0, #0]
 8016144:	4602      	mov	r2, r0
 8016146:	f013 0007 	ands.w	r0, r3, #7
 801614a:	d00b      	beq.n	8016164 <__lo0bits+0x22>
 801614c:	07d9      	lsls	r1, r3, #31
 801614e:	d421      	bmi.n	8016194 <__lo0bits+0x52>
 8016150:	0798      	lsls	r0, r3, #30
 8016152:	bf49      	itett	mi
 8016154:	085b      	lsrmi	r3, r3, #1
 8016156:	089b      	lsrpl	r3, r3, #2
 8016158:	2001      	movmi	r0, #1
 801615a:	6013      	strmi	r3, [r2, #0]
 801615c:	bf5c      	itt	pl
 801615e:	6013      	strpl	r3, [r2, #0]
 8016160:	2002      	movpl	r0, #2
 8016162:	4770      	bx	lr
 8016164:	b299      	uxth	r1, r3
 8016166:	b909      	cbnz	r1, 801616c <__lo0bits+0x2a>
 8016168:	0c1b      	lsrs	r3, r3, #16
 801616a:	2010      	movs	r0, #16
 801616c:	b2d9      	uxtb	r1, r3
 801616e:	b909      	cbnz	r1, 8016174 <__lo0bits+0x32>
 8016170:	3008      	adds	r0, #8
 8016172:	0a1b      	lsrs	r3, r3, #8
 8016174:	0719      	lsls	r1, r3, #28
 8016176:	bf04      	itt	eq
 8016178:	091b      	lsreq	r3, r3, #4
 801617a:	3004      	addeq	r0, #4
 801617c:	0799      	lsls	r1, r3, #30
 801617e:	bf04      	itt	eq
 8016180:	089b      	lsreq	r3, r3, #2
 8016182:	3002      	addeq	r0, #2
 8016184:	07d9      	lsls	r1, r3, #31
 8016186:	d403      	bmi.n	8016190 <__lo0bits+0x4e>
 8016188:	085b      	lsrs	r3, r3, #1
 801618a:	f100 0001 	add.w	r0, r0, #1
 801618e:	d003      	beq.n	8016198 <__lo0bits+0x56>
 8016190:	6013      	str	r3, [r2, #0]
 8016192:	4770      	bx	lr
 8016194:	2000      	movs	r0, #0
 8016196:	4770      	bx	lr
 8016198:	2020      	movs	r0, #32
 801619a:	4770      	bx	lr

0801619c <__i2b>:
 801619c:	b510      	push	{r4, lr}
 801619e:	460c      	mov	r4, r1
 80161a0:	2101      	movs	r1, #1
 80161a2:	f7ff febd 	bl	8015f20 <_Balloc>
 80161a6:	4602      	mov	r2, r0
 80161a8:	b928      	cbnz	r0, 80161b6 <__i2b+0x1a>
 80161aa:	4b05      	ldr	r3, [pc, #20]	@ (80161c0 <__i2b+0x24>)
 80161ac:	4805      	ldr	r0, [pc, #20]	@ (80161c4 <__i2b+0x28>)
 80161ae:	f240 1145 	movw	r1, #325	@ 0x145
 80161b2:	f001 fc2d 	bl	8017a10 <__assert_func>
 80161b6:	2301      	movs	r3, #1
 80161b8:	6144      	str	r4, [r0, #20]
 80161ba:	6103      	str	r3, [r0, #16]
 80161bc:	bd10      	pop	{r4, pc}
 80161be:	bf00      	nop
 80161c0:	0801bf91 	.word	0x0801bf91
 80161c4:	0801bfa2 	.word	0x0801bfa2

080161c8 <__multiply>:
 80161c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80161cc:	4617      	mov	r7, r2
 80161ce:	690a      	ldr	r2, [r1, #16]
 80161d0:	693b      	ldr	r3, [r7, #16]
 80161d2:	429a      	cmp	r2, r3
 80161d4:	bfa8      	it	ge
 80161d6:	463b      	movge	r3, r7
 80161d8:	4689      	mov	r9, r1
 80161da:	bfa4      	itt	ge
 80161dc:	460f      	movge	r7, r1
 80161de:	4699      	movge	r9, r3
 80161e0:	693d      	ldr	r5, [r7, #16]
 80161e2:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80161e6:	68bb      	ldr	r3, [r7, #8]
 80161e8:	6879      	ldr	r1, [r7, #4]
 80161ea:	eb05 060a 	add.w	r6, r5, sl
 80161ee:	42b3      	cmp	r3, r6
 80161f0:	b085      	sub	sp, #20
 80161f2:	bfb8      	it	lt
 80161f4:	3101      	addlt	r1, #1
 80161f6:	f7ff fe93 	bl	8015f20 <_Balloc>
 80161fa:	b930      	cbnz	r0, 801620a <__multiply+0x42>
 80161fc:	4602      	mov	r2, r0
 80161fe:	4b41      	ldr	r3, [pc, #260]	@ (8016304 <__multiply+0x13c>)
 8016200:	4841      	ldr	r0, [pc, #260]	@ (8016308 <__multiply+0x140>)
 8016202:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8016206:	f001 fc03 	bl	8017a10 <__assert_func>
 801620a:	f100 0414 	add.w	r4, r0, #20
 801620e:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8016212:	4623      	mov	r3, r4
 8016214:	2200      	movs	r2, #0
 8016216:	4573      	cmp	r3, lr
 8016218:	d320      	bcc.n	801625c <__multiply+0x94>
 801621a:	f107 0814 	add.w	r8, r7, #20
 801621e:	f109 0114 	add.w	r1, r9, #20
 8016222:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8016226:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 801622a:	9302      	str	r3, [sp, #8]
 801622c:	1beb      	subs	r3, r5, r7
 801622e:	3b15      	subs	r3, #21
 8016230:	f023 0303 	bic.w	r3, r3, #3
 8016234:	3304      	adds	r3, #4
 8016236:	3715      	adds	r7, #21
 8016238:	42bd      	cmp	r5, r7
 801623a:	bf38      	it	cc
 801623c:	2304      	movcc	r3, #4
 801623e:	9301      	str	r3, [sp, #4]
 8016240:	9b02      	ldr	r3, [sp, #8]
 8016242:	9103      	str	r1, [sp, #12]
 8016244:	428b      	cmp	r3, r1
 8016246:	d80c      	bhi.n	8016262 <__multiply+0x9a>
 8016248:	2e00      	cmp	r6, #0
 801624a:	dd03      	ble.n	8016254 <__multiply+0x8c>
 801624c:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8016250:	2b00      	cmp	r3, #0
 8016252:	d055      	beq.n	8016300 <__multiply+0x138>
 8016254:	6106      	str	r6, [r0, #16]
 8016256:	b005      	add	sp, #20
 8016258:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801625c:	f843 2b04 	str.w	r2, [r3], #4
 8016260:	e7d9      	b.n	8016216 <__multiply+0x4e>
 8016262:	f8b1 a000 	ldrh.w	sl, [r1]
 8016266:	f1ba 0f00 	cmp.w	sl, #0
 801626a:	d01f      	beq.n	80162ac <__multiply+0xe4>
 801626c:	46c4      	mov	ip, r8
 801626e:	46a1      	mov	r9, r4
 8016270:	2700      	movs	r7, #0
 8016272:	f85c 2b04 	ldr.w	r2, [ip], #4
 8016276:	f8d9 3000 	ldr.w	r3, [r9]
 801627a:	fa1f fb82 	uxth.w	fp, r2
 801627e:	b29b      	uxth	r3, r3
 8016280:	fb0a 330b 	mla	r3, sl, fp, r3
 8016284:	443b      	add	r3, r7
 8016286:	f8d9 7000 	ldr.w	r7, [r9]
 801628a:	0c12      	lsrs	r2, r2, #16
 801628c:	0c3f      	lsrs	r7, r7, #16
 801628e:	fb0a 7202 	mla	r2, sl, r2, r7
 8016292:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8016296:	b29b      	uxth	r3, r3
 8016298:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801629c:	4565      	cmp	r5, ip
 801629e:	f849 3b04 	str.w	r3, [r9], #4
 80162a2:	ea4f 4712 	mov.w	r7, r2, lsr #16
 80162a6:	d8e4      	bhi.n	8016272 <__multiply+0xaa>
 80162a8:	9b01      	ldr	r3, [sp, #4]
 80162aa:	50e7      	str	r7, [r4, r3]
 80162ac:	9b03      	ldr	r3, [sp, #12]
 80162ae:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 80162b2:	3104      	adds	r1, #4
 80162b4:	f1b9 0f00 	cmp.w	r9, #0
 80162b8:	d020      	beq.n	80162fc <__multiply+0x134>
 80162ba:	6823      	ldr	r3, [r4, #0]
 80162bc:	4647      	mov	r7, r8
 80162be:	46a4      	mov	ip, r4
 80162c0:	f04f 0a00 	mov.w	sl, #0
 80162c4:	f8b7 b000 	ldrh.w	fp, [r7]
 80162c8:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 80162cc:	fb09 220b 	mla	r2, r9, fp, r2
 80162d0:	4452      	add	r2, sl
 80162d2:	b29b      	uxth	r3, r3
 80162d4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80162d8:	f84c 3b04 	str.w	r3, [ip], #4
 80162dc:	f857 3b04 	ldr.w	r3, [r7], #4
 80162e0:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80162e4:	f8bc 3000 	ldrh.w	r3, [ip]
 80162e8:	fb09 330a 	mla	r3, r9, sl, r3
 80162ec:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 80162f0:	42bd      	cmp	r5, r7
 80162f2:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80162f6:	d8e5      	bhi.n	80162c4 <__multiply+0xfc>
 80162f8:	9a01      	ldr	r2, [sp, #4]
 80162fa:	50a3      	str	r3, [r4, r2]
 80162fc:	3404      	adds	r4, #4
 80162fe:	e79f      	b.n	8016240 <__multiply+0x78>
 8016300:	3e01      	subs	r6, #1
 8016302:	e7a1      	b.n	8016248 <__multiply+0x80>
 8016304:	0801bf91 	.word	0x0801bf91
 8016308:	0801bfa2 	.word	0x0801bfa2

0801630c <__pow5mult>:
 801630c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8016310:	4615      	mov	r5, r2
 8016312:	f012 0203 	ands.w	r2, r2, #3
 8016316:	4607      	mov	r7, r0
 8016318:	460e      	mov	r6, r1
 801631a:	d007      	beq.n	801632c <__pow5mult+0x20>
 801631c:	4c25      	ldr	r4, [pc, #148]	@ (80163b4 <__pow5mult+0xa8>)
 801631e:	3a01      	subs	r2, #1
 8016320:	2300      	movs	r3, #0
 8016322:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8016326:	f7ff fe5d 	bl	8015fe4 <__multadd>
 801632a:	4606      	mov	r6, r0
 801632c:	10ad      	asrs	r5, r5, #2
 801632e:	d03d      	beq.n	80163ac <__pow5mult+0xa0>
 8016330:	69fc      	ldr	r4, [r7, #28]
 8016332:	b97c      	cbnz	r4, 8016354 <__pow5mult+0x48>
 8016334:	2010      	movs	r0, #16
 8016336:	f7ff fd3d 	bl	8015db4 <malloc>
 801633a:	4602      	mov	r2, r0
 801633c:	61f8      	str	r0, [r7, #28]
 801633e:	b928      	cbnz	r0, 801634c <__pow5mult+0x40>
 8016340:	4b1d      	ldr	r3, [pc, #116]	@ (80163b8 <__pow5mult+0xac>)
 8016342:	481e      	ldr	r0, [pc, #120]	@ (80163bc <__pow5mult+0xb0>)
 8016344:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8016348:	f001 fb62 	bl	8017a10 <__assert_func>
 801634c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8016350:	6004      	str	r4, [r0, #0]
 8016352:	60c4      	str	r4, [r0, #12]
 8016354:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8016358:	f8d8 4008 	ldr.w	r4, [r8, #8]
 801635c:	b94c      	cbnz	r4, 8016372 <__pow5mult+0x66>
 801635e:	f240 2171 	movw	r1, #625	@ 0x271
 8016362:	4638      	mov	r0, r7
 8016364:	f7ff ff1a 	bl	801619c <__i2b>
 8016368:	2300      	movs	r3, #0
 801636a:	f8c8 0008 	str.w	r0, [r8, #8]
 801636e:	4604      	mov	r4, r0
 8016370:	6003      	str	r3, [r0, #0]
 8016372:	f04f 0900 	mov.w	r9, #0
 8016376:	07eb      	lsls	r3, r5, #31
 8016378:	d50a      	bpl.n	8016390 <__pow5mult+0x84>
 801637a:	4631      	mov	r1, r6
 801637c:	4622      	mov	r2, r4
 801637e:	4638      	mov	r0, r7
 8016380:	f7ff ff22 	bl	80161c8 <__multiply>
 8016384:	4631      	mov	r1, r6
 8016386:	4680      	mov	r8, r0
 8016388:	4638      	mov	r0, r7
 801638a:	f7ff fe09 	bl	8015fa0 <_Bfree>
 801638e:	4646      	mov	r6, r8
 8016390:	106d      	asrs	r5, r5, #1
 8016392:	d00b      	beq.n	80163ac <__pow5mult+0xa0>
 8016394:	6820      	ldr	r0, [r4, #0]
 8016396:	b938      	cbnz	r0, 80163a8 <__pow5mult+0x9c>
 8016398:	4622      	mov	r2, r4
 801639a:	4621      	mov	r1, r4
 801639c:	4638      	mov	r0, r7
 801639e:	f7ff ff13 	bl	80161c8 <__multiply>
 80163a2:	6020      	str	r0, [r4, #0]
 80163a4:	f8c0 9000 	str.w	r9, [r0]
 80163a8:	4604      	mov	r4, r0
 80163aa:	e7e4      	b.n	8016376 <__pow5mult+0x6a>
 80163ac:	4630      	mov	r0, r6
 80163ae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80163b2:	bf00      	nop
 80163b4:	0801c0b4 	.word	0x0801c0b4
 80163b8:	0801bf22 	.word	0x0801bf22
 80163bc:	0801bfa2 	.word	0x0801bfa2

080163c0 <__lshift>:
 80163c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80163c4:	460c      	mov	r4, r1
 80163c6:	6849      	ldr	r1, [r1, #4]
 80163c8:	6923      	ldr	r3, [r4, #16]
 80163ca:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80163ce:	68a3      	ldr	r3, [r4, #8]
 80163d0:	4607      	mov	r7, r0
 80163d2:	4691      	mov	r9, r2
 80163d4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80163d8:	f108 0601 	add.w	r6, r8, #1
 80163dc:	42b3      	cmp	r3, r6
 80163de:	db0b      	blt.n	80163f8 <__lshift+0x38>
 80163e0:	4638      	mov	r0, r7
 80163e2:	f7ff fd9d 	bl	8015f20 <_Balloc>
 80163e6:	4605      	mov	r5, r0
 80163e8:	b948      	cbnz	r0, 80163fe <__lshift+0x3e>
 80163ea:	4602      	mov	r2, r0
 80163ec:	4b28      	ldr	r3, [pc, #160]	@ (8016490 <__lshift+0xd0>)
 80163ee:	4829      	ldr	r0, [pc, #164]	@ (8016494 <__lshift+0xd4>)
 80163f0:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 80163f4:	f001 fb0c 	bl	8017a10 <__assert_func>
 80163f8:	3101      	adds	r1, #1
 80163fa:	005b      	lsls	r3, r3, #1
 80163fc:	e7ee      	b.n	80163dc <__lshift+0x1c>
 80163fe:	2300      	movs	r3, #0
 8016400:	f100 0114 	add.w	r1, r0, #20
 8016404:	f100 0210 	add.w	r2, r0, #16
 8016408:	4618      	mov	r0, r3
 801640a:	4553      	cmp	r3, sl
 801640c:	db33      	blt.n	8016476 <__lshift+0xb6>
 801640e:	6920      	ldr	r0, [r4, #16]
 8016410:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8016414:	f104 0314 	add.w	r3, r4, #20
 8016418:	f019 091f 	ands.w	r9, r9, #31
 801641c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8016420:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8016424:	d02b      	beq.n	801647e <__lshift+0xbe>
 8016426:	f1c9 0e20 	rsb	lr, r9, #32
 801642a:	468a      	mov	sl, r1
 801642c:	2200      	movs	r2, #0
 801642e:	6818      	ldr	r0, [r3, #0]
 8016430:	fa00 f009 	lsl.w	r0, r0, r9
 8016434:	4310      	orrs	r0, r2
 8016436:	f84a 0b04 	str.w	r0, [sl], #4
 801643a:	f853 2b04 	ldr.w	r2, [r3], #4
 801643e:	459c      	cmp	ip, r3
 8016440:	fa22 f20e 	lsr.w	r2, r2, lr
 8016444:	d8f3      	bhi.n	801642e <__lshift+0x6e>
 8016446:	ebac 0304 	sub.w	r3, ip, r4
 801644a:	3b15      	subs	r3, #21
 801644c:	f023 0303 	bic.w	r3, r3, #3
 8016450:	3304      	adds	r3, #4
 8016452:	f104 0015 	add.w	r0, r4, #21
 8016456:	4560      	cmp	r0, ip
 8016458:	bf88      	it	hi
 801645a:	2304      	movhi	r3, #4
 801645c:	50ca      	str	r2, [r1, r3]
 801645e:	b10a      	cbz	r2, 8016464 <__lshift+0xa4>
 8016460:	f108 0602 	add.w	r6, r8, #2
 8016464:	3e01      	subs	r6, #1
 8016466:	4638      	mov	r0, r7
 8016468:	612e      	str	r6, [r5, #16]
 801646a:	4621      	mov	r1, r4
 801646c:	f7ff fd98 	bl	8015fa0 <_Bfree>
 8016470:	4628      	mov	r0, r5
 8016472:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8016476:	f842 0f04 	str.w	r0, [r2, #4]!
 801647a:	3301      	adds	r3, #1
 801647c:	e7c5      	b.n	801640a <__lshift+0x4a>
 801647e:	3904      	subs	r1, #4
 8016480:	f853 2b04 	ldr.w	r2, [r3], #4
 8016484:	f841 2f04 	str.w	r2, [r1, #4]!
 8016488:	459c      	cmp	ip, r3
 801648a:	d8f9      	bhi.n	8016480 <__lshift+0xc0>
 801648c:	e7ea      	b.n	8016464 <__lshift+0xa4>
 801648e:	bf00      	nop
 8016490:	0801bf91 	.word	0x0801bf91
 8016494:	0801bfa2 	.word	0x0801bfa2

08016498 <__mcmp>:
 8016498:	690a      	ldr	r2, [r1, #16]
 801649a:	4603      	mov	r3, r0
 801649c:	6900      	ldr	r0, [r0, #16]
 801649e:	1a80      	subs	r0, r0, r2
 80164a0:	b530      	push	{r4, r5, lr}
 80164a2:	d10e      	bne.n	80164c2 <__mcmp+0x2a>
 80164a4:	3314      	adds	r3, #20
 80164a6:	3114      	adds	r1, #20
 80164a8:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80164ac:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80164b0:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80164b4:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80164b8:	4295      	cmp	r5, r2
 80164ba:	d003      	beq.n	80164c4 <__mcmp+0x2c>
 80164bc:	d205      	bcs.n	80164ca <__mcmp+0x32>
 80164be:	f04f 30ff 	mov.w	r0, #4294967295
 80164c2:	bd30      	pop	{r4, r5, pc}
 80164c4:	42a3      	cmp	r3, r4
 80164c6:	d3f3      	bcc.n	80164b0 <__mcmp+0x18>
 80164c8:	e7fb      	b.n	80164c2 <__mcmp+0x2a>
 80164ca:	2001      	movs	r0, #1
 80164cc:	e7f9      	b.n	80164c2 <__mcmp+0x2a>
	...

080164d0 <__mdiff>:
 80164d0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80164d4:	4689      	mov	r9, r1
 80164d6:	4606      	mov	r6, r0
 80164d8:	4611      	mov	r1, r2
 80164da:	4648      	mov	r0, r9
 80164dc:	4614      	mov	r4, r2
 80164de:	f7ff ffdb 	bl	8016498 <__mcmp>
 80164e2:	1e05      	subs	r5, r0, #0
 80164e4:	d112      	bne.n	801650c <__mdiff+0x3c>
 80164e6:	4629      	mov	r1, r5
 80164e8:	4630      	mov	r0, r6
 80164ea:	f7ff fd19 	bl	8015f20 <_Balloc>
 80164ee:	4602      	mov	r2, r0
 80164f0:	b928      	cbnz	r0, 80164fe <__mdiff+0x2e>
 80164f2:	4b3f      	ldr	r3, [pc, #252]	@ (80165f0 <__mdiff+0x120>)
 80164f4:	f240 2137 	movw	r1, #567	@ 0x237
 80164f8:	483e      	ldr	r0, [pc, #248]	@ (80165f4 <__mdiff+0x124>)
 80164fa:	f001 fa89 	bl	8017a10 <__assert_func>
 80164fe:	2301      	movs	r3, #1
 8016500:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8016504:	4610      	mov	r0, r2
 8016506:	b003      	add	sp, #12
 8016508:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801650c:	bfbc      	itt	lt
 801650e:	464b      	movlt	r3, r9
 8016510:	46a1      	movlt	r9, r4
 8016512:	4630      	mov	r0, r6
 8016514:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8016518:	bfba      	itte	lt
 801651a:	461c      	movlt	r4, r3
 801651c:	2501      	movlt	r5, #1
 801651e:	2500      	movge	r5, #0
 8016520:	f7ff fcfe 	bl	8015f20 <_Balloc>
 8016524:	4602      	mov	r2, r0
 8016526:	b918      	cbnz	r0, 8016530 <__mdiff+0x60>
 8016528:	4b31      	ldr	r3, [pc, #196]	@ (80165f0 <__mdiff+0x120>)
 801652a:	f240 2145 	movw	r1, #581	@ 0x245
 801652e:	e7e3      	b.n	80164f8 <__mdiff+0x28>
 8016530:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8016534:	6926      	ldr	r6, [r4, #16]
 8016536:	60c5      	str	r5, [r0, #12]
 8016538:	f109 0310 	add.w	r3, r9, #16
 801653c:	f109 0514 	add.w	r5, r9, #20
 8016540:	f104 0e14 	add.w	lr, r4, #20
 8016544:	f100 0b14 	add.w	fp, r0, #20
 8016548:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 801654c:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8016550:	9301      	str	r3, [sp, #4]
 8016552:	46d9      	mov	r9, fp
 8016554:	f04f 0c00 	mov.w	ip, #0
 8016558:	9b01      	ldr	r3, [sp, #4]
 801655a:	f85e 0b04 	ldr.w	r0, [lr], #4
 801655e:	f853 af04 	ldr.w	sl, [r3, #4]!
 8016562:	9301      	str	r3, [sp, #4]
 8016564:	fa1f f38a 	uxth.w	r3, sl
 8016568:	4619      	mov	r1, r3
 801656a:	b283      	uxth	r3, r0
 801656c:	1acb      	subs	r3, r1, r3
 801656e:	0c00      	lsrs	r0, r0, #16
 8016570:	4463      	add	r3, ip
 8016572:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8016576:	eb00 4023 	add.w	r0, r0, r3, asr #16
 801657a:	b29b      	uxth	r3, r3
 801657c:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8016580:	4576      	cmp	r6, lr
 8016582:	f849 3b04 	str.w	r3, [r9], #4
 8016586:	ea4f 4c20 	mov.w	ip, r0, asr #16
 801658a:	d8e5      	bhi.n	8016558 <__mdiff+0x88>
 801658c:	1b33      	subs	r3, r6, r4
 801658e:	3b15      	subs	r3, #21
 8016590:	f023 0303 	bic.w	r3, r3, #3
 8016594:	3415      	adds	r4, #21
 8016596:	3304      	adds	r3, #4
 8016598:	42a6      	cmp	r6, r4
 801659a:	bf38      	it	cc
 801659c:	2304      	movcc	r3, #4
 801659e:	441d      	add	r5, r3
 80165a0:	445b      	add	r3, fp
 80165a2:	461e      	mov	r6, r3
 80165a4:	462c      	mov	r4, r5
 80165a6:	4544      	cmp	r4, r8
 80165a8:	d30e      	bcc.n	80165c8 <__mdiff+0xf8>
 80165aa:	f108 0103 	add.w	r1, r8, #3
 80165ae:	1b49      	subs	r1, r1, r5
 80165b0:	f021 0103 	bic.w	r1, r1, #3
 80165b4:	3d03      	subs	r5, #3
 80165b6:	45a8      	cmp	r8, r5
 80165b8:	bf38      	it	cc
 80165ba:	2100      	movcc	r1, #0
 80165bc:	440b      	add	r3, r1
 80165be:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80165c2:	b191      	cbz	r1, 80165ea <__mdiff+0x11a>
 80165c4:	6117      	str	r7, [r2, #16]
 80165c6:	e79d      	b.n	8016504 <__mdiff+0x34>
 80165c8:	f854 1b04 	ldr.w	r1, [r4], #4
 80165cc:	46e6      	mov	lr, ip
 80165ce:	0c08      	lsrs	r0, r1, #16
 80165d0:	fa1c fc81 	uxtah	ip, ip, r1
 80165d4:	4471      	add	r1, lr
 80165d6:	eb00 402c 	add.w	r0, r0, ip, asr #16
 80165da:	b289      	uxth	r1, r1
 80165dc:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80165e0:	f846 1b04 	str.w	r1, [r6], #4
 80165e4:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80165e8:	e7dd      	b.n	80165a6 <__mdiff+0xd6>
 80165ea:	3f01      	subs	r7, #1
 80165ec:	e7e7      	b.n	80165be <__mdiff+0xee>
 80165ee:	bf00      	nop
 80165f0:	0801bf91 	.word	0x0801bf91
 80165f4:	0801bfa2 	.word	0x0801bfa2

080165f8 <__ulp>:
 80165f8:	b082      	sub	sp, #8
 80165fa:	ed8d 0b00 	vstr	d0, [sp]
 80165fe:	9a01      	ldr	r2, [sp, #4]
 8016600:	4b0f      	ldr	r3, [pc, #60]	@ (8016640 <__ulp+0x48>)
 8016602:	4013      	ands	r3, r2
 8016604:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8016608:	2b00      	cmp	r3, #0
 801660a:	dc08      	bgt.n	801661e <__ulp+0x26>
 801660c:	425b      	negs	r3, r3
 801660e:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 8016612:	ea4f 5223 	mov.w	r2, r3, asr #20
 8016616:	da04      	bge.n	8016622 <__ulp+0x2a>
 8016618:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 801661c:	4113      	asrs	r3, r2
 801661e:	2200      	movs	r2, #0
 8016620:	e008      	b.n	8016634 <__ulp+0x3c>
 8016622:	f1a2 0314 	sub.w	r3, r2, #20
 8016626:	2b1e      	cmp	r3, #30
 8016628:	bfda      	itte	le
 801662a:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 801662e:	40da      	lsrle	r2, r3
 8016630:	2201      	movgt	r2, #1
 8016632:	2300      	movs	r3, #0
 8016634:	4619      	mov	r1, r3
 8016636:	4610      	mov	r0, r2
 8016638:	ec41 0b10 	vmov	d0, r0, r1
 801663c:	b002      	add	sp, #8
 801663e:	4770      	bx	lr
 8016640:	7ff00000 	.word	0x7ff00000

08016644 <__b2d>:
 8016644:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8016648:	6906      	ldr	r6, [r0, #16]
 801664a:	f100 0814 	add.w	r8, r0, #20
 801664e:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 8016652:	1f37      	subs	r7, r6, #4
 8016654:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8016658:	4610      	mov	r0, r2
 801665a:	f7ff fd53 	bl	8016104 <__hi0bits>
 801665e:	f1c0 0320 	rsb	r3, r0, #32
 8016662:	280a      	cmp	r0, #10
 8016664:	600b      	str	r3, [r1, #0]
 8016666:	491b      	ldr	r1, [pc, #108]	@ (80166d4 <__b2d+0x90>)
 8016668:	dc15      	bgt.n	8016696 <__b2d+0x52>
 801666a:	f1c0 0c0b 	rsb	ip, r0, #11
 801666e:	fa22 f30c 	lsr.w	r3, r2, ip
 8016672:	45b8      	cmp	r8, r7
 8016674:	ea43 0501 	orr.w	r5, r3, r1
 8016678:	bf34      	ite	cc
 801667a:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 801667e:	2300      	movcs	r3, #0
 8016680:	3015      	adds	r0, #21
 8016682:	fa02 f000 	lsl.w	r0, r2, r0
 8016686:	fa23 f30c 	lsr.w	r3, r3, ip
 801668a:	4303      	orrs	r3, r0
 801668c:	461c      	mov	r4, r3
 801668e:	ec45 4b10 	vmov	d0, r4, r5
 8016692:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016696:	45b8      	cmp	r8, r7
 8016698:	bf3a      	itte	cc
 801669a:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 801669e:	f1a6 0708 	subcc.w	r7, r6, #8
 80166a2:	2300      	movcs	r3, #0
 80166a4:	380b      	subs	r0, #11
 80166a6:	d012      	beq.n	80166ce <__b2d+0x8a>
 80166a8:	f1c0 0120 	rsb	r1, r0, #32
 80166ac:	fa23 f401 	lsr.w	r4, r3, r1
 80166b0:	4082      	lsls	r2, r0
 80166b2:	4322      	orrs	r2, r4
 80166b4:	4547      	cmp	r7, r8
 80166b6:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 80166ba:	bf8c      	ite	hi
 80166bc:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 80166c0:	2200      	movls	r2, #0
 80166c2:	4083      	lsls	r3, r0
 80166c4:	40ca      	lsrs	r2, r1
 80166c6:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 80166ca:	4313      	orrs	r3, r2
 80166cc:	e7de      	b.n	801668c <__b2d+0x48>
 80166ce:	ea42 0501 	orr.w	r5, r2, r1
 80166d2:	e7db      	b.n	801668c <__b2d+0x48>
 80166d4:	3ff00000 	.word	0x3ff00000

080166d8 <__d2b>:
 80166d8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80166dc:	460f      	mov	r7, r1
 80166de:	2101      	movs	r1, #1
 80166e0:	ec59 8b10 	vmov	r8, r9, d0
 80166e4:	4616      	mov	r6, r2
 80166e6:	f7ff fc1b 	bl	8015f20 <_Balloc>
 80166ea:	4604      	mov	r4, r0
 80166ec:	b930      	cbnz	r0, 80166fc <__d2b+0x24>
 80166ee:	4602      	mov	r2, r0
 80166f0:	4b23      	ldr	r3, [pc, #140]	@ (8016780 <__d2b+0xa8>)
 80166f2:	4824      	ldr	r0, [pc, #144]	@ (8016784 <__d2b+0xac>)
 80166f4:	f240 310f 	movw	r1, #783	@ 0x30f
 80166f8:	f001 f98a 	bl	8017a10 <__assert_func>
 80166fc:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8016700:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8016704:	b10d      	cbz	r5, 801670a <__d2b+0x32>
 8016706:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 801670a:	9301      	str	r3, [sp, #4]
 801670c:	f1b8 0300 	subs.w	r3, r8, #0
 8016710:	d023      	beq.n	801675a <__d2b+0x82>
 8016712:	4668      	mov	r0, sp
 8016714:	9300      	str	r3, [sp, #0]
 8016716:	f7ff fd14 	bl	8016142 <__lo0bits>
 801671a:	e9dd 1200 	ldrd	r1, r2, [sp]
 801671e:	b1d0      	cbz	r0, 8016756 <__d2b+0x7e>
 8016720:	f1c0 0320 	rsb	r3, r0, #32
 8016724:	fa02 f303 	lsl.w	r3, r2, r3
 8016728:	430b      	orrs	r3, r1
 801672a:	40c2      	lsrs	r2, r0
 801672c:	6163      	str	r3, [r4, #20]
 801672e:	9201      	str	r2, [sp, #4]
 8016730:	9b01      	ldr	r3, [sp, #4]
 8016732:	61a3      	str	r3, [r4, #24]
 8016734:	2b00      	cmp	r3, #0
 8016736:	bf0c      	ite	eq
 8016738:	2201      	moveq	r2, #1
 801673a:	2202      	movne	r2, #2
 801673c:	6122      	str	r2, [r4, #16]
 801673e:	b1a5      	cbz	r5, 801676a <__d2b+0x92>
 8016740:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8016744:	4405      	add	r5, r0
 8016746:	603d      	str	r5, [r7, #0]
 8016748:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 801674c:	6030      	str	r0, [r6, #0]
 801674e:	4620      	mov	r0, r4
 8016750:	b003      	add	sp, #12
 8016752:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8016756:	6161      	str	r1, [r4, #20]
 8016758:	e7ea      	b.n	8016730 <__d2b+0x58>
 801675a:	a801      	add	r0, sp, #4
 801675c:	f7ff fcf1 	bl	8016142 <__lo0bits>
 8016760:	9b01      	ldr	r3, [sp, #4]
 8016762:	6163      	str	r3, [r4, #20]
 8016764:	3020      	adds	r0, #32
 8016766:	2201      	movs	r2, #1
 8016768:	e7e8      	b.n	801673c <__d2b+0x64>
 801676a:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 801676e:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8016772:	6038      	str	r0, [r7, #0]
 8016774:	6918      	ldr	r0, [r3, #16]
 8016776:	f7ff fcc5 	bl	8016104 <__hi0bits>
 801677a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 801677e:	e7e5      	b.n	801674c <__d2b+0x74>
 8016780:	0801bf91 	.word	0x0801bf91
 8016784:	0801bfa2 	.word	0x0801bfa2

08016788 <__ratio>:
 8016788:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801678c:	b085      	sub	sp, #20
 801678e:	e9cd 1000 	strd	r1, r0, [sp]
 8016792:	a902      	add	r1, sp, #8
 8016794:	f7ff ff56 	bl	8016644 <__b2d>
 8016798:	9800      	ldr	r0, [sp, #0]
 801679a:	a903      	add	r1, sp, #12
 801679c:	ec55 4b10 	vmov	r4, r5, d0
 80167a0:	f7ff ff50 	bl	8016644 <__b2d>
 80167a4:	9b01      	ldr	r3, [sp, #4]
 80167a6:	6919      	ldr	r1, [r3, #16]
 80167a8:	9b00      	ldr	r3, [sp, #0]
 80167aa:	691b      	ldr	r3, [r3, #16]
 80167ac:	1ac9      	subs	r1, r1, r3
 80167ae:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 80167b2:	1a9b      	subs	r3, r3, r2
 80167b4:	ec5b ab10 	vmov	sl, fp, d0
 80167b8:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 80167bc:	2b00      	cmp	r3, #0
 80167be:	bfce      	itee	gt
 80167c0:	462a      	movgt	r2, r5
 80167c2:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 80167c6:	465a      	movle	r2, fp
 80167c8:	462f      	mov	r7, r5
 80167ca:	46d9      	mov	r9, fp
 80167cc:	bfcc      	ite	gt
 80167ce:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 80167d2:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 80167d6:	464b      	mov	r3, r9
 80167d8:	4652      	mov	r2, sl
 80167da:	4620      	mov	r0, r4
 80167dc:	4639      	mov	r1, r7
 80167de:	f7ea f85d 	bl	800089c <__aeabi_ddiv>
 80167e2:	ec41 0b10 	vmov	d0, r0, r1
 80167e6:	b005      	add	sp, #20
 80167e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080167ec <__copybits>:
 80167ec:	3901      	subs	r1, #1
 80167ee:	b570      	push	{r4, r5, r6, lr}
 80167f0:	1149      	asrs	r1, r1, #5
 80167f2:	6914      	ldr	r4, [r2, #16]
 80167f4:	3101      	adds	r1, #1
 80167f6:	f102 0314 	add.w	r3, r2, #20
 80167fa:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 80167fe:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8016802:	1f05      	subs	r5, r0, #4
 8016804:	42a3      	cmp	r3, r4
 8016806:	d30c      	bcc.n	8016822 <__copybits+0x36>
 8016808:	1aa3      	subs	r3, r4, r2
 801680a:	3b11      	subs	r3, #17
 801680c:	f023 0303 	bic.w	r3, r3, #3
 8016810:	3211      	adds	r2, #17
 8016812:	42a2      	cmp	r2, r4
 8016814:	bf88      	it	hi
 8016816:	2300      	movhi	r3, #0
 8016818:	4418      	add	r0, r3
 801681a:	2300      	movs	r3, #0
 801681c:	4288      	cmp	r0, r1
 801681e:	d305      	bcc.n	801682c <__copybits+0x40>
 8016820:	bd70      	pop	{r4, r5, r6, pc}
 8016822:	f853 6b04 	ldr.w	r6, [r3], #4
 8016826:	f845 6f04 	str.w	r6, [r5, #4]!
 801682a:	e7eb      	b.n	8016804 <__copybits+0x18>
 801682c:	f840 3b04 	str.w	r3, [r0], #4
 8016830:	e7f4      	b.n	801681c <__copybits+0x30>

08016832 <__any_on>:
 8016832:	f100 0214 	add.w	r2, r0, #20
 8016836:	6900      	ldr	r0, [r0, #16]
 8016838:	114b      	asrs	r3, r1, #5
 801683a:	4298      	cmp	r0, r3
 801683c:	b510      	push	{r4, lr}
 801683e:	db11      	blt.n	8016864 <__any_on+0x32>
 8016840:	dd0a      	ble.n	8016858 <__any_on+0x26>
 8016842:	f011 011f 	ands.w	r1, r1, #31
 8016846:	d007      	beq.n	8016858 <__any_on+0x26>
 8016848:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 801684c:	fa24 f001 	lsr.w	r0, r4, r1
 8016850:	fa00 f101 	lsl.w	r1, r0, r1
 8016854:	428c      	cmp	r4, r1
 8016856:	d10b      	bne.n	8016870 <__any_on+0x3e>
 8016858:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 801685c:	4293      	cmp	r3, r2
 801685e:	d803      	bhi.n	8016868 <__any_on+0x36>
 8016860:	2000      	movs	r0, #0
 8016862:	bd10      	pop	{r4, pc}
 8016864:	4603      	mov	r3, r0
 8016866:	e7f7      	b.n	8016858 <__any_on+0x26>
 8016868:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 801686c:	2900      	cmp	r1, #0
 801686e:	d0f5      	beq.n	801685c <__any_on+0x2a>
 8016870:	2001      	movs	r0, #1
 8016872:	e7f6      	b.n	8016862 <__any_on+0x30>

08016874 <sulp>:
 8016874:	b570      	push	{r4, r5, r6, lr}
 8016876:	4604      	mov	r4, r0
 8016878:	460d      	mov	r5, r1
 801687a:	ec45 4b10 	vmov	d0, r4, r5
 801687e:	4616      	mov	r6, r2
 8016880:	f7ff feba 	bl	80165f8 <__ulp>
 8016884:	ec51 0b10 	vmov	r0, r1, d0
 8016888:	b17e      	cbz	r6, 80168aa <sulp+0x36>
 801688a:	f3c5 530a 	ubfx	r3, r5, #20, #11
 801688e:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8016892:	2b00      	cmp	r3, #0
 8016894:	dd09      	ble.n	80168aa <sulp+0x36>
 8016896:	051b      	lsls	r3, r3, #20
 8016898:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 801689c:	2400      	movs	r4, #0
 801689e:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 80168a2:	4622      	mov	r2, r4
 80168a4:	462b      	mov	r3, r5
 80168a6:	f7e9 fecf 	bl	8000648 <__aeabi_dmul>
 80168aa:	ec41 0b10 	vmov	d0, r0, r1
 80168ae:	bd70      	pop	{r4, r5, r6, pc}

080168b0 <_strtod_l>:
 80168b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80168b4:	b09f      	sub	sp, #124	@ 0x7c
 80168b6:	460c      	mov	r4, r1
 80168b8:	9217      	str	r2, [sp, #92]	@ 0x5c
 80168ba:	2200      	movs	r2, #0
 80168bc:	921a      	str	r2, [sp, #104]	@ 0x68
 80168be:	9005      	str	r0, [sp, #20]
 80168c0:	f04f 0a00 	mov.w	sl, #0
 80168c4:	f04f 0b00 	mov.w	fp, #0
 80168c8:	460a      	mov	r2, r1
 80168ca:	9219      	str	r2, [sp, #100]	@ 0x64
 80168cc:	7811      	ldrb	r1, [r2, #0]
 80168ce:	292b      	cmp	r1, #43	@ 0x2b
 80168d0:	d04a      	beq.n	8016968 <_strtod_l+0xb8>
 80168d2:	d838      	bhi.n	8016946 <_strtod_l+0x96>
 80168d4:	290d      	cmp	r1, #13
 80168d6:	d832      	bhi.n	801693e <_strtod_l+0x8e>
 80168d8:	2908      	cmp	r1, #8
 80168da:	d832      	bhi.n	8016942 <_strtod_l+0x92>
 80168dc:	2900      	cmp	r1, #0
 80168de:	d03b      	beq.n	8016958 <_strtod_l+0xa8>
 80168e0:	2200      	movs	r2, #0
 80168e2:	920e      	str	r2, [sp, #56]	@ 0x38
 80168e4:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 80168e6:	782a      	ldrb	r2, [r5, #0]
 80168e8:	2a30      	cmp	r2, #48	@ 0x30
 80168ea:	f040 80b2 	bne.w	8016a52 <_strtod_l+0x1a2>
 80168ee:	786a      	ldrb	r2, [r5, #1]
 80168f0:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 80168f4:	2a58      	cmp	r2, #88	@ 0x58
 80168f6:	d16e      	bne.n	80169d6 <_strtod_l+0x126>
 80168f8:	9302      	str	r3, [sp, #8]
 80168fa:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80168fc:	9301      	str	r3, [sp, #4]
 80168fe:	ab1a      	add	r3, sp, #104	@ 0x68
 8016900:	9300      	str	r3, [sp, #0]
 8016902:	4a8f      	ldr	r2, [pc, #572]	@ (8016b40 <_strtod_l+0x290>)
 8016904:	9805      	ldr	r0, [sp, #20]
 8016906:	ab1b      	add	r3, sp, #108	@ 0x6c
 8016908:	a919      	add	r1, sp, #100	@ 0x64
 801690a:	f001 f91b 	bl	8017b44 <__gethex>
 801690e:	f010 060f 	ands.w	r6, r0, #15
 8016912:	4604      	mov	r4, r0
 8016914:	d005      	beq.n	8016922 <_strtod_l+0x72>
 8016916:	2e06      	cmp	r6, #6
 8016918:	d128      	bne.n	801696c <_strtod_l+0xbc>
 801691a:	3501      	adds	r5, #1
 801691c:	2300      	movs	r3, #0
 801691e:	9519      	str	r5, [sp, #100]	@ 0x64
 8016920:	930e      	str	r3, [sp, #56]	@ 0x38
 8016922:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8016924:	2b00      	cmp	r3, #0
 8016926:	f040 858e 	bne.w	8017446 <_strtod_l+0xb96>
 801692a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801692c:	b1cb      	cbz	r3, 8016962 <_strtod_l+0xb2>
 801692e:	4652      	mov	r2, sl
 8016930:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 8016934:	ec43 2b10 	vmov	d0, r2, r3
 8016938:	b01f      	add	sp, #124	@ 0x7c
 801693a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801693e:	2920      	cmp	r1, #32
 8016940:	d1ce      	bne.n	80168e0 <_strtod_l+0x30>
 8016942:	3201      	adds	r2, #1
 8016944:	e7c1      	b.n	80168ca <_strtod_l+0x1a>
 8016946:	292d      	cmp	r1, #45	@ 0x2d
 8016948:	d1ca      	bne.n	80168e0 <_strtod_l+0x30>
 801694a:	2101      	movs	r1, #1
 801694c:	910e      	str	r1, [sp, #56]	@ 0x38
 801694e:	1c51      	adds	r1, r2, #1
 8016950:	9119      	str	r1, [sp, #100]	@ 0x64
 8016952:	7852      	ldrb	r2, [r2, #1]
 8016954:	2a00      	cmp	r2, #0
 8016956:	d1c5      	bne.n	80168e4 <_strtod_l+0x34>
 8016958:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 801695a:	9419      	str	r4, [sp, #100]	@ 0x64
 801695c:	2b00      	cmp	r3, #0
 801695e:	f040 8570 	bne.w	8017442 <_strtod_l+0xb92>
 8016962:	4652      	mov	r2, sl
 8016964:	465b      	mov	r3, fp
 8016966:	e7e5      	b.n	8016934 <_strtod_l+0x84>
 8016968:	2100      	movs	r1, #0
 801696a:	e7ef      	b.n	801694c <_strtod_l+0x9c>
 801696c:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 801696e:	b13a      	cbz	r2, 8016980 <_strtod_l+0xd0>
 8016970:	2135      	movs	r1, #53	@ 0x35
 8016972:	a81c      	add	r0, sp, #112	@ 0x70
 8016974:	f7ff ff3a 	bl	80167ec <__copybits>
 8016978:	991a      	ldr	r1, [sp, #104]	@ 0x68
 801697a:	9805      	ldr	r0, [sp, #20]
 801697c:	f7ff fb10 	bl	8015fa0 <_Bfree>
 8016980:	3e01      	subs	r6, #1
 8016982:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 8016984:	2e04      	cmp	r6, #4
 8016986:	d806      	bhi.n	8016996 <_strtod_l+0xe6>
 8016988:	e8df f006 	tbb	[pc, r6]
 801698c:	201d0314 	.word	0x201d0314
 8016990:	14          	.byte	0x14
 8016991:	00          	.byte	0x00
 8016992:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 8016996:	05e1      	lsls	r1, r4, #23
 8016998:	bf48      	it	mi
 801699a:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 801699e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80169a2:	0d1b      	lsrs	r3, r3, #20
 80169a4:	051b      	lsls	r3, r3, #20
 80169a6:	2b00      	cmp	r3, #0
 80169a8:	d1bb      	bne.n	8016922 <_strtod_l+0x72>
 80169aa:	f7fe fb1f 	bl	8014fec <__errno>
 80169ae:	2322      	movs	r3, #34	@ 0x22
 80169b0:	6003      	str	r3, [r0, #0]
 80169b2:	e7b6      	b.n	8016922 <_strtod_l+0x72>
 80169b4:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 80169b8:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 80169bc:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 80169c0:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 80169c4:	e7e7      	b.n	8016996 <_strtod_l+0xe6>
 80169c6:	f8df b180 	ldr.w	fp, [pc, #384]	@ 8016b48 <_strtod_l+0x298>
 80169ca:	e7e4      	b.n	8016996 <_strtod_l+0xe6>
 80169cc:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 80169d0:	f04f 3aff 	mov.w	sl, #4294967295
 80169d4:	e7df      	b.n	8016996 <_strtod_l+0xe6>
 80169d6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80169d8:	1c5a      	adds	r2, r3, #1
 80169da:	9219      	str	r2, [sp, #100]	@ 0x64
 80169dc:	785b      	ldrb	r3, [r3, #1]
 80169de:	2b30      	cmp	r3, #48	@ 0x30
 80169e0:	d0f9      	beq.n	80169d6 <_strtod_l+0x126>
 80169e2:	2b00      	cmp	r3, #0
 80169e4:	d09d      	beq.n	8016922 <_strtod_l+0x72>
 80169e6:	2301      	movs	r3, #1
 80169e8:	2700      	movs	r7, #0
 80169ea:	9308      	str	r3, [sp, #32]
 80169ec:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80169ee:	930c      	str	r3, [sp, #48]	@ 0x30
 80169f0:	970b      	str	r7, [sp, #44]	@ 0x2c
 80169f2:	46b9      	mov	r9, r7
 80169f4:	220a      	movs	r2, #10
 80169f6:	9819      	ldr	r0, [sp, #100]	@ 0x64
 80169f8:	7805      	ldrb	r5, [r0, #0]
 80169fa:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 80169fe:	b2d9      	uxtb	r1, r3
 8016a00:	2909      	cmp	r1, #9
 8016a02:	d928      	bls.n	8016a56 <_strtod_l+0x1a6>
 8016a04:	494f      	ldr	r1, [pc, #316]	@ (8016b44 <_strtod_l+0x294>)
 8016a06:	2201      	movs	r2, #1
 8016a08:	f000 ffd6 	bl	80179b8 <strncmp>
 8016a0c:	2800      	cmp	r0, #0
 8016a0e:	d032      	beq.n	8016a76 <_strtod_l+0x1c6>
 8016a10:	2000      	movs	r0, #0
 8016a12:	462a      	mov	r2, r5
 8016a14:	900a      	str	r0, [sp, #40]	@ 0x28
 8016a16:	464d      	mov	r5, r9
 8016a18:	4603      	mov	r3, r0
 8016a1a:	2a65      	cmp	r2, #101	@ 0x65
 8016a1c:	d001      	beq.n	8016a22 <_strtod_l+0x172>
 8016a1e:	2a45      	cmp	r2, #69	@ 0x45
 8016a20:	d114      	bne.n	8016a4c <_strtod_l+0x19c>
 8016a22:	b91d      	cbnz	r5, 8016a2c <_strtod_l+0x17c>
 8016a24:	9a08      	ldr	r2, [sp, #32]
 8016a26:	4302      	orrs	r2, r0
 8016a28:	d096      	beq.n	8016958 <_strtod_l+0xa8>
 8016a2a:	2500      	movs	r5, #0
 8016a2c:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 8016a2e:	1c62      	adds	r2, r4, #1
 8016a30:	9219      	str	r2, [sp, #100]	@ 0x64
 8016a32:	7862      	ldrb	r2, [r4, #1]
 8016a34:	2a2b      	cmp	r2, #43	@ 0x2b
 8016a36:	d07a      	beq.n	8016b2e <_strtod_l+0x27e>
 8016a38:	2a2d      	cmp	r2, #45	@ 0x2d
 8016a3a:	d07e      	beq.n	8016b3a <_strtod_l+0x28a>
 8016a3c:	f04f 0c00 	mov.w	ip, #0
 8016a40:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 8016a44:	2909      	cmp	r1, #9
 8016a46:	f240 8085 	bls.w	8016b54 <_strtod_l+0x2a4>
 8016a4a:	9419      	str	r4, [sp, #100]	@ 0x64
 8016a4c:	f04f 0800 	mov.w	r8, #0
 8016a50:	e0a5      	b.n	8016b9e <_strtod_l+0x2ee>
 8016a52:	2300      	movs	r3, #0
 8016a54:	e7c8      	b.n	80169e8 <_strtod_l+0x138>
 8016a56:	f1b9 0f08 	cmp.w	r9, #8
 8016a5a:	bfd8      	it	le
 8016a5c:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 8016a5e:	f100 0001 	add.w	r0, r0, #1
 8016a62:	bfda      	itte	le
 8016a64:	fb02 3301 	mlale	r3, r2, r1, r3
 8016a68:	930b      	strle	r3, [sp, #44]	@ 0x2c
 8016a6a:	fb02 3707 	mlagt	r7, r2, r7, r3
 8016a6e:	f109 0901 	add.w	r9, r9, #1
 8016a72:	9019      	str	r0, [sp, #100]	@ 0x64
 8016a74:	e7bf      	b.n	80169f6 <_strtod_l+0x146>
 8016a76:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8016a78:	1c5a      	adds	r2, r3, #1
 8016a7a:	9219      	str	r2, [sp, #100]	@ 0x64
 8016a7c:	785a      	ldrb	r2, [r3, #1]
 8016a7e:	f1b9 0f00 	cmp.w	r9, #0
 8016a82:	d03b      	beq.n	8016afc <_strtod_l+0x24c>
 8016a84:	900a      	str	r0, [sp, #40]	@ 0x28
 8016a86:	464d      	mov	r5, r9
 8016a88:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 8016a8c:	2b09      	cmp	r3, #9
 8016a8e:	d912      	bls.n	8016ab6 <_strtod_l+0x206>
 8016a90:	2301      	movs	r3, #1
 8016a92:	e7c2      	b.n	8016a1a <_strtod_l+0x16a>
 8016a94:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8016a96:	1c5a      	adds	r2, r3, #1
 8016a98:	9219      	str	r2, [sp, #100]	@ 0x64
 8016a9a:	785a      	ldrb	r2, [r3, #1]
 8016a9c:	3001      	adds	r0, #1
 8016a9e:	2a30      	cmp	r2, #48	@ 0x30
 8016aa0:	d0f8      	beq.n	8016a94 <_strtod_l+0x1e4>
 8016aa2:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 8016aa6:	2b08      	cmp	r3, #8
 8016aa8:	f200 84d2 	bhi.w	8017450 <_strtod_l+0xba0>
 8016aac:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8016aae:	900a      	str	r0, [sp, #40]	@ 0x28
 8016ab0:	2000      	movs	r0, #0
 8016ab2:	930c      	str	r3, [sp, #48]	@ 0x30
 8016ab4:	4605      	mov	r5, r0
 8016ab6:	3a30      	subs	r2, #48	@ 0x30
 8016ab8:	f100 0301 	add.w	r3, r0, #1
 8016abc:	d018      	beq.n	8016af0 <_strtod_l+0x240>
 8016abe:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8016ac0:	4419      	add	r1, r3
 8016ac2:	910a      	str	r1, [sp, #40]	@ 0x28
 8016ac4:	462e      	mov	r6, r5
 8016ac6:	f04f 0e0a 	mov.w	lr, #10
 8016aca:	1c71      	adds	r1, r6, #1
 8016acc:	eba1 0c05 	sub.w	ip, r1, r5
 8016ad0:	4563      	cmp	r3, ip
 8016ad2:	dc15      	bgt.n	8016b00 <_strtod_l+0x250>
 8016ad4:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 8016ad8:	182b      	adds	r3, r5, r0
 8016ada:	2b08      	cmp	r3, #8
 8016adc:	f105 0501 	add.w	r5, r5, #1
 8016ae0:	4405      	add	r5, r0
 8016ae2:	dc1a      	bgt.n	8016b1a <_strtod_l+0x26a>
 8016ae4:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8016ae6:	230a      	movs	r3, #10
 8016ae8:	fb03 2301 	mla	r3, r3, r1, r2
 8016aec:	930b      	str	r3, [sp, #44]	@ 0x2c
 8016aee:	2300      	movs	r3, #0
 8016af0:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8016af2:	1c51      	adds	r1, r2, #1
 8016af4:	9119      	str	r1, [sp, #100]	@ 0x64
 8016af6:	7852      	ldrb	r2, [r2, #1]
 8016af8:	4618      	mov	r0, r3
 8016afa:	e7c5      	b.n	8016a88 <_strtod_l+0x1d8>
 8016afc:	4648      	mov	r0, r9
 8016afe:	e7ce      	b.n	8016a9e <_strtod_l+0x1ee>
 8016b00:	2e08      	cmp	r6, #8
 8016b02:	dc05      	bgt.n	8016b10 <_strtod_l+0x260>
 8016b04:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8016b06:	fb0e f606 	mul.w	r6, lr, r6
 8016b0a:	960b      	str	r6, [sp, #44]	@ 0x2c
 8016b0c:	460e      	mov	r6, r1
 8016b0e:	e7dc      	b.n	8016aca <_strtod_l+0x21a>
 8016b10:	2910      	cmp	r1, #16
 8016b12:	bfd8      	it	le
 8016b14:	fb0e f707 	mulle.w	r7, lr, r7
 8016b18:	e7f8      	b.n	8016b0c <_strtod_l+0x25c>
 8016b1a:	2b0f      	cmp	r3, #15
 8016b1c:	bfdc      	itt	le
 8016b1e:	230a      	movle	r3, #10
 8016b20:	fb03 2707 	mlale	r7, r3, r7, r2
 8016b24:	e7e3      	b.n	8016aee <_strtod_l+0x23e>
 8016b26:	2300      	movs	r3, #0
 8016b28:	930a      	str	r3, [sp, #40]	@ 0x28
 8016b2a:	2301      	movs	r3, #1
 8016b2c:	e77a      	b.n	8016a24 <_strtod_l+0x174>
 8016b2e:	f04f 0c00 	mov.w	ip, #0
 8016b32:	1ca2      	adds	r2, r4, #2
 8016b34:	9219      	str	r2, [sp, #100]	@ 0x64
 8016b36:	78a2      	ldrb	r2, [r4, #2]
 8016b38:	e782      	b.n	8016a40 <_strtod_l+0x190>
 8016b3a:	f04f 0c01 	mov.w	ip, #1
 8016b3e:	e7f8      	b.n	8016b32 <_strtod_l+0x282>
 8016b40:	0801c1c4 	.word	0x0801c1c4
 8016b44:	0801bffb 	.word	0x0801bffb
 8016b48:	7ff00000 	.word	0x7ff00000
 8016b4c:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8016b4e:	1c51      	adds	r1, r2, #1
 8016b50:	9119      	str	r1, [sp, #100]	@ 0x64
 8016b52:	7852      	ldrb	r2, [r2, #1]
 8016b54:	2a30      	cmp	r2, #48	@ 0x30
 8016b56:	d0f9      	beq.n	8016b4c <_strtod_l+0x29c>
 8016b58:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 8016b5c:	2908      	cmp	r1, #8
 8016b5e:	f63f af75 	bhi.w	8016a4c <_strtod_l+0x19c>
 8016b62:	3a30      	subs	r2, #48	@ 0x30
 8016b64:	9209      	str	r2, [sp, #36]	@ 0x24
 8016b66:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8016b68:	920f      	str	r2, [sp, #60]	@ 0x3c
 8016b6a:	f04f 080a 	mov.w	r8, #10
 8016b6e:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8016b70:	1c56      	adds	r6, r2, #1
 8016b72:	9619      	str	r6, [sp, #100]	@ 0x64
 8016b74:	7852      	ldrb	r2, [r2, #1]
 8016b76:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 8016b7a:	f1be 0f09 	cmp.w	lr, #9
 8016b7e:	d939      	bls.n	8016bf4 <_strtod_l+0x344>
 8016b80:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8016b82:	1a76      	subs	r6, r6, r1
 8016b84:	2e08      	cmp	r6, #8
 8016b86:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 8016b8a:	dc03      	bgt.n	8016b94 <_strtod_l+0x2e4>
 8016b8c:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8016b8e:	4588      	cmp	r8, r1
 8016b90:	bfa8      	it	ge
 8016b92:	4688      	movge	r8, r1
 8016b94:	f1bc 0f00 	cmp.w	ip, #0
 8016b98:	d001      	beq.n	8016b9e <_strtod_l+0x2ee>
 8016b9a:	f1c8 0800 	rsb	r8, r8, #0
 8016b9e:	2d00      	cmp	r5, #0
 8016ba0:	d14e      	bne.n	8016c40 <_strtod_l+0x390>
 8016ba2:	9908      	ldr	r1, [sp, #32]
 8016ba4:	4308      	orrs	r0, r1
 8016ba6:	f47f aebc 	bne.w	8016922 <_strtod_l+0x72>
 8016baa:	2b00      	cmp	r3, #0
 8016bac:	f47f aed4 	bne.w	8016958 <_strtod_l+0xa8>
 8016bb0:	2a69      	cmp	r2, #105	@ 0x69
 8016bb2:	d028      	beq.n	8016c06 <_strtod_l+0x356>
 8016bb4:	dc25      	bgt.n	8016c02 <_strtod_l+0x352>
 8016bb6:	2a49      	cmp	r2, #73	@ 0x49
 8016bb8:	d025      	beq.n	8016c06 <_strtod_l+0x356>
 8016bba:	2a4e      	cmp	r2, #78	@ 0x4e
 8016bbc:	f47f aecc 	bne.w	8016958 <_strtod_l+0xa8>
 8016bc0:	499a      	ldr	r1, [pc, #616]	@ (8016e2c <_strtod_l+0x57c>)
 8016bc2:	a819      	add	r0, sp, #100	@ 0x64
 8016bc4:	f001 f9e0 	bl	8017f88 <__match>
 8016bc8:	2800      	cmp	r0, #0
 8016bca:	f43f aec5 	beq.w	8016958 <_strtod_l+0xa8>
 8016bce:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8016bd0:	781b      	ldrb	r3, [r3, #0]
 8016bd2:	2b28      	cmp	r3, #40	@ 0x28
 8016bd4:	d12e      	bne.n	8016c34 <_strtod_l+0x384>
 8016bd6:	4996      	ldr	r1, [pc, #600]	@ (8016e30 <_strtod_l+0x580>)
 8016bd8:	aa1c      	add	r2, sp, #112	@ 0x70
 8016bda:	a819      	add	r0, sp, #100	@ 0x64
 8016bdc:	f001 f9e8 	bl	8017fb0 <__hexnan>
 8016be0:	2805      	cmp	r0, #5
 8016be2:	d127      	bne.n	8016c34 <_strtod_l+0x384>
 8016be4:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8016be6:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 8016bea:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 8016bee:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 8016bf2:	e696      	b.n	8016922 <_strtod_l+0x72>
 8016bf4:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8016bf6:	fb08 2101 	mla	r1, r8, r1, r2
 8016bfa:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 8016bfe:	9209      	str	r2, [sp, #36]	@ 0x24
 8016c00:	e7b5      	b.n	8016b6e <_strtod_l+0x2be>
 8016c02:	2a6e      	cmp	r2, #110	@ 0x6e
 8016c04:	e7da      	b.n	8016bbc <_strtod_l+0x30c>
 8016c06:	498b      	ldr	r1, [pc, #556]	@ (8016e34 <_strtod_l+0x584>)
 8016c08:	a819      	add	r0, sp, #100	@ 0x64
 8016c0a:	f001 f9bd 	bl	8017f88 <__match>
 8016c0e:	2800      	cmp	r0, #0
 8016c10:	f43f aea2 	beq.w	8016958 <_strtod_l+0xa8>
 8016c14:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8016c16:	4988      	ldr	r1, [pc, #544]	@ (8016e38 <_strtod_l+0x588>)
 8016c18:	3b01      	subs	r3, #1
 8016c1a:	a819      	add	r0, sp, #100	@ 0x64
 8016c1c:	9319      	str	r3, [sp, #100]	@ 0x64
 8016c1e:	f001 f9b3 	bl	8017f88 <__match>
 8016c22:	b910      	cbnz	r0, 8016c2a <_strtod_l+0x37a>
 8016c24:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8016c26:	3301      	adds	r3, #1
 8016c28:	9319      	str	r3, [sp, #100]	@ 0x64
 8016c2a:	f8df b21c 	ldr.w	fp, [pc, #540]	@ 8016e48 <_strtod_l+0x598>
 8016c2e:	f04f 0a00 	mov.w	sl, #0
 8016c32:	e676      	b.n	8016922 <_strtod_l+0x72>
 8016c34:	4881      	ldr	r0, [pc, #516]	@ (8016e3c <_strtod_l+0x58c>)
 8016c36:	f000 fee3 	bl	8017a00 <nan>
 8016c3a:	ec5b ab10 	vmov	sl, fp, d0
 8016c3e:	e670      	b.n	8016922 <_strtod_l+0x72>
 8016c40:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8016c42:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 8016c44:	eba8 0303 	sub.w	r3, r8, r3
 8016c48:	f1b9 0f00 	cmp.w	r9, #0
 8016c4c:	bf08      	it	eq
 8016c4e:	46a9      	moveq	r9, r5
 8016c50:	2d10      	cmp	r5, #16
 8016c52:	9309      	str	r3, [sp, #36]	@ 0x24
 8016c54:	462c      	mov	r4, r5
 8016c56:	bfa8      	it	ge
 8016c58:	2410      	movge	r4, #16
 8016c5a:	f7e9 fc7b 	bl	8000554 <__aeabi_ui2d>
 8016c5e:	2d09      	cmp	r5, #9
 8016c60:	4682      	mov	sl, r0
 8016c62:	468b      	mov	fp, r1
 8016c64:	dc13      	bgt.n	8016c8e <_strtod_l+0x3de>
 8016c66:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8016c68:	2b00      	cmp	r3, #0
 8016c6a:	f43f ae5a 	beq.w	8016922 <_strtod_l+0x72>
 8016c6e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8016c70:	dd78      	ble.n	8016d64 <_strtod_l+0x4b4>
 8016c72:	2b16      	cmp	r3, #22
 8016c74:	dc5f      	bgt.n	8016d36 <_strtod_l+0x486>
 8016c76:	4972      	ldr	r1, [pc, #456]	@ (8016e40 <_strtod_l+0x590>)
 8016c78:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8016c7c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8016c80:	4652      	mov	r2, sl
 8016c82:	465b      	mov	r3, fp
 8016c84:	f7e9 fce0 	bl	8000648 <__aeabi_dmul>
 8016c88:	4682      	mov	sl, r0
 8016c8a:	468b      	mov	fp, r1
 8016c8c:	e649      	b.n	8016922 <_strtod_l+0x72>
 8016c8e:	4b6c      	ldr	r3, [pc, #432]	@ (8016e40 <_strtod_l+0x590>)
 8016c90:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8016c94:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8016c98:	f7e9 fcd6 	bl	8000648 <__aeabi_dmul>
 8016c9c:	4682      	mov	sl, r0
 8016c9e:	4638      	mov	r0, r7
 8016ca0:	468b      	mov	fp, r1
 8016ca2:	f7e9 fc57 	bl	8000554 <__aeabi_ui2d>
 8016ca6:	4602      	mov	r2, r0
 8016ca8:	460b      	mov	r3, r1
 8016caa:	4650      	mov	r0, sl
 8016cac:	4659      	mov	r1, fp
 8016cae:	f7e9 fb15 	bl	80002dc <__adddf3>
 8016cb2:	2d0f      	cmp	r5, #15
 8016cb4:	4682      	mov	sl, r0
 8016cb6:	468b      	mov	fp, r1
 8016cb8:	ddd5      	ble.n	8016c66 <_strtod_l+0x3b6>
 8016cba:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8016cbc:	1b2c      	subs	r4, r5, r4
 8016cbe:	441c      	add	r4, r3
 8016cc0:	2c00      	cmp	r4, #0
 8016cc2:	f340 8093 	ble.w	8016dec <_strtod_l+0x53c>
 8016cc6:	f014 030f 	ands.w	r3, r4, #15
 8016cca:	d00a      	beq.n	8016ce2 <_strtod_l+0x432>
 8016ccc:	495c      	ldr	r1, [pc, #368]	@ (8016e40 <_strtod_l+0x590>)
 8016cce:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8016cd2:	4652      	mov	r2, sl
 8016cd4:	465b      	mov	r3, fp
 8016cd6:	e9d1 0100 	ldrd	r0, r1, [r1]
 8016cda:	f7e9 fcb5 	bl	8000648 <__aeabi_dmul>
 8016cde:	4682      	mov	sl, r0
 8016ce0:	468b      	mov	fp, r1
 8016ce2:	f034 040f 	bics.w	r4, r4, #15
 8016ce6:	d073      	beq.n	8016dd0 <_strtod_l+0x520>
 8016ce8:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 8016cec:	dd49      	ble.n	8016d82 <_strtod_l+0x4d2>
 8016cee:	2400      	movs	r4, #0
 8016cf0:	46a0      	mov	r8, r4
 8016cf2:	940b      	str	r4, [sp, #44]	@ 0x2c
 8016cf4:	46a1      	mov	r9, r4
 8016cf6:	9a05      	ldr	r2, [sp, #20]
 8016cf8:	f8df b14c 	ldr.w	fp, [pc, #332]	@ 8016e48 <_strtod_l+0x598>
 8016cfc:	2322      	movs	r3, #34	@ 0x22
 8016cfe:	6013      	str	r3, [r2, #0]
 8016d00:	f04f 0a00 	mov.w	sl, #0
 8016d04:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8016d06:	2b00      	cmp	r3, #0
 8016d08:	f43f ae0b 	beq.w	8016922 <_strtod_l+0x72>
 8016d0c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8016d0e:	9805      	ldr	r0, [sp, #20]
 8016d10:	f7ff f946 	bl	8015fa0 <_Bfree>
 8016d14:	9805      	ldr	r0, [sp, #20]
 8016d16:	4649      	mov	r1, r9
 8016d18:	f7ff f942 	bl	8015fa0 <_Bfree>
 8016d1c:	9805      	ldr	r0, [sp, #20]
 8016d1e:	4641      	mov	r1, r8
 8016d20:	f7ff f93e 	bl	8015fa0 <_Bfree>
 8016d24:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8016d26:	9805      	ldr	r0, [sp, #20]
 8016d28:	f7ff f93a 	bl	8015fa0 <_Bfree>
 8016d2c:	9805      	ldr	r0, [sp, #20]
 8016d2e:	4621      	mov	r1, r4
 8016d30:	f7ff f936 	bl	8015fa0 <_Bfree>
 8016d34:	e5f5      	b.n	8016922 <_strtod_l+0x72>
 8016d36:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8016d38:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 8016d3c:	4293      	cmp	r3, r2
 8016d3e:	dbbc      	blt.n	8016cba <_strtod_l+0x40a>
 8016d40:	4c3f      	ldr	r4, [pc, #252]	@ (8016e40 <_strtod_l+0x590>)
 8016d42:	f1c5 050f 	rsb	r5, r5, #15
 8016d46:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8016d4a:	4652      	mov	r2, sl
 8016d4c:	465b      	mov	r3, fp
 8016d4e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8016d52:	f7e9 fc79 	bl	8000648 <__aeabi_dmul>
 8016d56:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8016d58:	1b5d      	subs	r5, r3, r5
 8016d5a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8016d5e:	e9d4 2300 	ldrd	r2, r3, [r4]
 8016d62:	e78f      	b.n	8016c84 <_strtod_l+0x3d4>
 8016d64:	3316      	adds	r3, #22
 8016d66:	dba8      	blt.n	8016cba <_strtod_l+0x40a>
 8016d68:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8016d6a:	eba3 0808 	sub.w	r8, r3, r8
 8016d6e:	4b34      	ldr	r3, [pc, #208]	@ (8016e40 <_strtod_l+0x590>)
 8016d70:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 8016d74:	e9d8 2300 	ldrd	r2, r3, [r8]
 8016d78:	4650      	mov	r0, sl
 8016d7a:	4659      	mov	r1, fp
 8016d7c:	f7e9 fd8e 	bl	800089c <__aeabi_ddiv>
 8016d80:	e782      	b.n	8016c88 <_strtod_l+0x3d8>
 8016d82:	2300      	movs	r3, #0
 8016d84:	4f2f      	ldr	r7, [pc, #188]	@ (8016e44 <_strtod_l+0x594>)
 8016d86:	1124      	asrs	r4, r4, #4
 8016d88:	4650      	mov	r0, sl
 8016d8a:	4659      	mov	r1, fp
 8016d8c:	461e      	mov	r6, r3
 8016d8e:	2c01      	cmp	r4, #1
 8016d90:	dc21      	bgt.n	8016dd6 <_strtod_l+0x526>
 8016d92:	b10b      	cbz	r3, 8016d98 <_strtod_l+0x4e8>
 8016d94:	4682      	mov	sl, r0
 8016d96:	468b      	mov	fp, r1
 8016d98:	492a      	ldr	r1, [pc, #168]	@ (8016e44 <_strtod_l+0x594>)
 8016d9a:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 8016d9e:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 8016da2:	4652      	mov	r2, sl
 8016da4:	465b      	mov	r3, fp
 8016da6:	e9d1 0100 	ldrd	r0, r1, [r1]
 8016daa:	f7e9 fc4d 	bl	8000648 <__aeabi_dmul>
 8016dae:	4b26      	ldr	r3, [pc, #152]	@ (8016e48 <_strtod_l+0x598>)
 8016db0:	460a      	mov	r2, r1
 8016db2:	400b      	ands	r3, r1
 8016db4:	4925      	ldr	r1, [pc, #148]	@ (8016e4c <_strtod_l+0x59c>)
 8016db6:	428b      	cmp	r3, r1
 8016db8:	4682      	mov	sl, r0
 8016dba:	d898      	bhi.n	8016cee <_strtod_l+0x43e>
 8016dbc:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8016dc0:	428b      	cmp	r3, r1
 8016dc2:	bf86      	itte	hi
 8016dc4:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 8016e50 <_strtod_l+0x5a0>
 8016dc8:	f04f 3aff 	movhi.w	sl, #4294967295
 8016dcc:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8016dd0:	2300      	movs	r3, #0
 8016dd2:	9308      	str	r3, [sp, #32]
 8016dd4:	e076      	b.n	8016ec4 <_strtod_l+0x614>
 8016dd6:	07e2      	lsls	r2, r4, #31
 8016dd8:	d504      	bpl.n	8016de4 <_strtod_l+0x534>
 8016dda:	e9d7 2300 	ldrd	r2, r3, [r7]
 8016dde:	f7e9 fc33 	bl	8000648 <__aeabi_dmul>
 8016de2:	2301      	movs	r3, #1
 8016de4:	3601      	adds	r6, #1
 8016de6:	1064      	asrs	r4, r4, #1
 8016de8:	3708      	adds	r7, #8
 8016dea:	e7d0      	b.n	8016d8e <_strtod_l+0x4de>
 8016dec:	d0f0      	beq.n	8016dd0 <_strtod_l+0x520>
 8016dee:	4264      	negs	r4, r4
 8016df0:	f014 020f 	ands.w	r2, r4, #15
 8016df4:	d00a      	beq.n	8016e0c <_strtod_l+0x55c>
 8016df6:	4b12      	ldr	r3, [pc, #72]	@ (8016e40 <_strtod_l+0x590>)
 8016df8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8016dfc:	4650      	mov	r0, sl
 8016dfe:	4659      	mov	r1, fp
 8016e00:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016e04:	f7e9 fd4a 	bl	800089c <__aeabi_ddiv>
 8016e08:	4682      	mov	sl, r0
 8016e0a:	468b      	mov	fp, r1
 8016e0c:	1124      	asrs	r4, r4, #4
 8016e0e:	d0df      	beq.n	8016dd0 <_strtod_l+0x520>
 8016e10:	2c1f      	cmp	r4, #31
 8016e12:	dd1f      	ble.n	8016e54 <_strtod_l+0x5a4>
 8016e14:	2400      	movs	r4, #0
 8016e16:	46a0      	mov	r8, r4
 8016e18:	940b      	str	r4, [sp, #44]	@ 0x2c
 8016e1a:	46a1      	mov	r9, r4
 8016e1c:	9a05      	ldr	r2, [sp, #20]
 8016e1e:	2322      	movs	r3, #34	@ 0x22
 8016e20:	f04f 0a00 	mov.w	sl, #0
 8016e24:	f04f 0b00 	mov.w	fp, #0
 8016e28:	6013      	str	r3, [r2, #0]
 8016e2a:	e76b      	b.n	8016d04 <_strtod_l+0x454>
 8016e2c:	0801bee9 	.word	0x0801bee9
 8016e30:	0801c1b0 	.word	0x0801c1b0
 8016e34:	0801bee1 	.word	0x0801bee1
 8016e38:	0801bf18 	.word	0x0801bf18
 8016e3c:	0801c051 	.word	0x0801c051
 8016e40:	0801c0e8 	.word	0x0801c0e8
 8016e44:	0801c0c0 	.word	0x0801c0c0
 8016e48:	7ff00000 	.word	0x7ff00000
 8016e4c:	7ca00000 	.word	0x7ca00000
 8016e50:	7fefffff 	.word	0x7fefffff
 8016e54:	f014 0310 	ands.w	r3, r4, #16
 8016e58:	bf18      	it	ne
 8016e5a:	236a      	movne	r3, #106	@ 0x6a
 8016e5c:	4ea9      	ldr	r6, [pc, #676]	@ (8017104 <_strtod_l+0x854>)
 8016e5e:	9308      	str	r3, [sp, #32]
 8016e60:	4650      	mov	r0, sl
 8016e62:	4659      	mov	r1, fp
 8016e64:	2300      	movs	r3, #0
 8016e66:	07e7      	lsls	r7, r4, #31
 8016e68:	d504      	bpl.n	8016e74 <_strtod_l+0x5c4>
 8016e6a:	e9d6 2300 	ldrd	r2, r3, [r6]
 8016e6e:	f7e9 fbeb 	bl	8000648 <__aeabi_dmul>
 8016e72:	2301      	movs	r3, #1
 8016e74:	1064      	asrs	r4, r4, #1
 8016e76:	f106 0608 	add.w	r6, r6, #8
 8016e7a:	d1f4      	bne.n	8016e66 <_strtod_l+0x5b6>
 8016e7c:	b10b      	cbz	r3, 8016e82 <_strtod_l+0x5d2>
 8016e7e:	4682      	mov	sl, r0
 8016e80:	468b      	mov	fp, r1
 8016e82:	9b08      	ldr	r3, [sp, #32]
 8016e84:	b1b3      	cbz	r3, 8016eb4 <_strtod_l+0x604>
 8016e86:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8016e8a:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 8016e8e:	2b00      	cmp	r3, #0
 8016e90:	4659      	mov	r1, fp
 8016e92:	dd0f      	ble.n	8016eb4 <_strtod_l+0x604>
 8016e94:	2b1f      	cmp	r3, #31
 8016e96:	dd56      	ble.n	8016f46 <_strtod_l+0x696>
 8016e98:	2b34      	cmp	r3, #52	@ 0x34
 8016e9a:	bfde      	ittt	le
 8016e9c:	f04f 33ff 	movle.w	r3, #4294967295
 8016ea0:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 8016ea4:	4093      	lslle	r3, r2
 8016ea6:	f04f 0a00 	mov.w	sl, #0
 8016eaa:	bfcc      	ite	gt
 8016eac:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8016eb0:	ea03 0b01 	andle.w	fp, r3, r1
 8016eb4:	2200      	movs	r2, #0
 8016eb6:	2300      	movs	r3, #0
 8016eb8:	4650      	mov	r0, sl
 8016eba:	4659      	mov	r1, fp
 8016ebc:	f7e9 fe2c 	bl	8000b18 <__aeabi_dcmpeq>
 8016ec0:	2800      	cmp	r0, #0
 8016ec2:	d1a7      	bne.n	8016e14 <_strtod_l+0x564>
 8016ec4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8016ec6:	9300      	str	r3, [sp, #0]
 8016ec8:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8016eca:	9805      	ldr	r0, [sp, #20]
 8016ecc:	462b      	mov	r3, r5
 8016ece:	464a      	mov	r2, r9
 8016ed0:	f7ff f8ce 	bl	8016070 <__s2b>
 8016ed4:	900b      	str	r0, [sp, #44]	@ 0x2c
 8016ed6:	2800      	cmp	r0, #0
 8016ed8:	f43f af09 	beq.w	8016cee <_strtod_l+0x43e>
 8016edc:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8016ede:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8016ee0:	2a00      	cmp	r2, #0
 8016ee2:	eba3 0308 	sub.w	r3, r3, r8
 8016ee6:	bfa8      	it	ge
 8016ee8:	2300      	movge	r3, #0
 8016eea:	9312      	str	r3, [sp, #72]	@ 0x48
 8016eec:	2400      	movs	r4, #0
 8016eee:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8016ef2:	9316      	str	r3, [sp, #88]	@ 0x58
 8016ef4:	46a0      	mov	r8, r4
 8016ef6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8016ef8:	9805      	ldr	r0, [sp, #20]
 8016efa:	6859      	ldr	r1, [r3, #4]
 8016efc:	f7ff f810 	bl	8015f20 <_Balloc>
 8016f00:	4681      	mov	r9, r0
 8016f02:	2800      	cmp	r0, #0
 8016f04:	f43f aef7 	beq.w	8016cf6 <_strtod_l+0x446>
 8016f08:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8016f0a:	691a      	ldr	r2, [r3, #16]
 8016f0c:	3202      	adds	r2, #2
 8016f0e:	f103 010c 	add.w	r1, r3, #12
 8016f12:	0092      	lsls	r2, r2, #2
 8016f14:	300c      	adds	r0, #12
 8016f16:	f7fe f896 	bl	8015046 <memcpy>
 8016f1a:	ec4b ab10 	vmov	d0, sl, fp
 8016f1e:	9805      	ldr	r0, [sp, #20]
 8016f20:	aa1c      	add	r2, sp, #112	@ 0x70
 8016f22:	a91b      	add	r1, sp, #108	@ 0x6c
 8016f24:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 8016f28:	f7ff fbd6 	bl	80166d8 <__d2b>
 8016f2c:	901a      	str	r0, [sp, #104]	@ 0x68
 8016f2e:	2800      	cmp	r0, #0
 8016f30:	f43f aee1 	beq.w	8016cf6 <_strtod_l+0x446>
 8016f34:	9805      	ldr	r0, [sp, #20]
 8016f36:	2101      	movs	r1, #1
 8016f38:	f7ff f930 	bl	801619c <__i2b>
 8016f3c:	4680      	mov	r8, r0
 8016f3e:	b948      	cbnz	r0, 8016f54 <_strtod_l+0x6a4>
 8016f40:	f04f 0800 	mov.w	r8, #0
 8016f44:	e6d7      	b.n	8016cf6 <_strtod_l+0x446>
 8016f46:	f04f 32ff 	mov.w	r2, #4294967295
 8016f4a:	fa02 f303 	lsl.w	r3, r2, r3
 8016f4e:	ea03 0a0a 	and.w	sl, r3, sl
 8016f52:	e7af      	b.n	8016eb4 <_strtod_l+0x604>
 8016f54:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 8016f56:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8016f58:	2d00      	cmp	r5, #0
 8016f5a:	bfab      	itete	ge
 8016f5c:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 8016f5e:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 8016f60:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 8016f62:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 8016f64:	bfac      	ite	ge
 8016f66:	18ef      	addge	r7, r5, r3
 8016f68:	1b5e      	sublt	r6, r3, r5
 8016f6a:	9b08      	ldr	r3, [sp, #32]
 8016f6c:	1aed      	subs	r5, r5, r3
 8016f6e:	4415      	add	r5, r2
 8016f70:	4b65      	ldr	r3, [pc, #404]	@ (8017108 <_strtod_l+0x858>)
 8016f72:	3d01      	subs	r5, #1
 8016f74:	429d      	cmp	r5, r3
 8016f76:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8016f7a:	da50      	bge.n	801701e <_strtod_l+0x76e>
 8016f7c:	1b5b      	subs	r3, r3, r5
 8016f7e:	2b1f      	cmp	r3, #31
 8016f80:	eba2 0203 	sub.w	r2, r2, r3
 8016f84:	f04f 0101 	mov.w	r1, #1
 8016f88:	dc3d      	bgt.n	8017006 <_strtod_l+0x756>
 8016f8a:	fa01 f303 	lsl.w	r3, r1, r3
 8016f8e:	9313      	str	r3, [sp, #76]	@ 0x4c
 8016f90:	2300      	movs	r3, #0
 8016f92:	9310      	str	r3, [sp, #64]	@ 0x40
 8016f94:	18bd      	adds	r5, r7, r2
 8016f96:	9b08      	ldr	r3, [sp, #32]
 8016f98:	42af      	cmp	r7, r5
 8016f9a:	4416      	add	r6, r2
 8016f9c:	441e      	add	r6, r3
 8016f9e:	463b      	mov	r3, r7
 8016fa0:	bfa8      	it	ge
 8016fa2:	462b      	movge	r3, r5
 8016fa4:	42b3      	cmp	r3, r6
 8016fa6:	bfa8      	it	ge
 8016fa8:	4633      	movge	r3, r6
 8016faa:	2b00      	cmp	r3, #0
 8016fac:	bfc2      	ittt	gt
 8016fae:	1aed      	subgt	r5, r5, r3
 8016fb0:	1af6      	subgt	r6, r6, r3
 8016fb2:	1aff      	subgt	r7, r7, r3
 8016fb4:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8016fb6:	2b00      	cmp	r3, #0
 8016fb8:	dd16      	ble.n	8016fe8 <_strtod_l+0x738>
 8016fba:	4641      	mov	r1, r8
 8016fbc:	9805      	ldr	r0, [sp, #20]
 8016fbe:	461a      	mov	r2, r3
 8016fc0:	f7ff f9a4 	bl	801630c <__pow5mult>
 8016fc4:	4680      	mov	r8, r0
 8016fc6:	2800      	cmp	r0, #0
 8016fc8:	d0ba      	beq.n	8016f40 <_strtod_l+0x690>
 8016fca:	4601      	mov	r1, r0
 8016fcc:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8016fce:	9805      	ldr	r0, [sp, #20]
 8016fd0:	f7ff f8fa 	bl	80161c8 <__multiply>
 8016fd4:	900a      	str	r0, [sp, #40]	@ 0x28
 8016fd6:	2800      	cmp	r0, #0
 8016fd8:	f43f ae8d 	beq.w	8016cf6 <_strtod_l+0x446>
 8016fdc:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8016fde:	9805      	ldr	r0, [sp, #20]
 8016fe0:	f7fe ffde 	bl	8015fa0 <_Bfree>
 8016fe4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8016fe6:	931a      	str	r3, [sp, #104]	@ 0x68
 8016fe8:	2d00      	cmp	r5, #0
 8016fea:	dc1d      	bgt.n	8017028 <_strtod_l+0x778>
 8016fec:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8016fee:	2b00      	cmp	r3, #0
 8016ff0:	dd23      	ble.n	801703a <_strtod_l+0x78a>
 8016ff2:	4649      	mov	r1, r9
 8016ff4:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8016ff6:	9805      	ldr	r0, [sp, #20]
 8016ff8:	f7ff f988 	bl	801630c <__pow5mult>
 8016ffc:	4681      	mov	r9, r0
 8016ffe:	b9e0      	cbnz	r0, 801703a <_strtod_l+0x78a>
 8017000:	f04f 0900 	mov.w	r9, #0
 8017004:	e677      	b.n	8016cf6 <_strtod_l+0x446>
 8017006:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 801700a:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 801700e:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 8017012:	35e2      	adds	r5, #226	@ 0xe2
 8017014:	fa01 f305 	lsl.w	r3, r1, r5
 8017018:	9310      	str	r3, [sp, #64]	@ 0x40
 801701a:	9113      	str	r1, [sp, #76]	@ 0x4c
 801701c:	e7ba      	b.n	8016f94 <_strtod_l+0x6e4>
 801701e:	2300      	movs	r3, #0
 8017020:	9310      	str	r3, [sp, #64]	@ 0x40
 8017022:	2301      	movs	r3, #1
 8017024:	9313      	str	r3, [sp, #76]	@ 0x4c
 8017026:	e7b5      	b.n	8016f94 <_strtod_l+0x6e4>
 8017028:	991a      	ldr	r1, [sp, #104]	@ 0x68
 801702a:	9805      	ldr	r0, [sp, #20]
 801702c:	462a      	mov	r2, r5
 801702e:	f7ff f9c7 	bl	80163c0 <__lshift>
 8017032:	901a      	str	r0, [sp, #104]	@ 0x68
 8017034:	2800      	cmp	r0, #0
 8017036:	d1d9      	bne.n	8016fec <_strtod_l+0x73c>
 8017038:	e65d      	b.n	8016cf6 <_strtod_l+0x446>
 801703a:	2e00      	cmp	r6, #0
 801703c:	dd07      	ble.n	801704e <_strtod_l+0x79e>
 801703e:	4649      	mov	r1, r9
 8017040:	9805      	ldr	r0, [sp, #20]
 8017042:	4632      	mov	r2, r6
 8017044:	f7ff f9bc 	bl	80163c0 <__lshift>
 8017048:	4681      	mov	r9, r0
 801704a:	2800      	cmp	r0, #0
 801704c:	d0d8      	beq.n	8017000 <_strtod_l+0x750>
 801704e:	2f00      	cmp	r7, #0
 8017050:	dd08      	ble.n	8017064 <_strtod_l+0x7b4>
 8017052:	4641      	mov	r1, r8
 8017054:	9805      	ldr	r0, [sp, #20]
 8017056:	463a      	mov	r2, r7
 8017058:	f7ff f9b2 	bl	80163c0 <__lshift>
 801705c:	4680      	mov	r8, r0
 801705e:	2800      	cmp	r0, #0
 8017060:	f43f ae49 	beq.w	8016cf6 <_strtod_l+0x446>
 8017064:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8017066:	9805      	ldr	r0, [sp, #20]
 8017068:	464a      	mov	r2, r9
 801706a:	f7ff fa31 	bl	80164d0 <__mdiff>
 801706e:	4604      	mov	r4, r0
 8017070:	2800      	cmp	r0, #0
 8017072:	f43f ae40 	beq.w	8016cf6 <_strtod_l+0x446>
 8017076:	68c3      	ldr	r3, [r0, #12]
 8017078:	930f      	str	r3, [sp, #60]	@ 0x3c
 801707a:	2300      	movs	r3, #0
 801707c:	60c3      	str	r3, [r0, #12]
 801707e:	4641      	mov	r1, r8
 8017080:	f7ff fa0a 	bl	8016498 <__mcmp>
 8017084:	2800      	cmp	r0, #0
 8017086:	da45      	bge.n	8017114 <_strtod_l+0x864>
 8017088:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801708a:	ea53 030a 	orrs.w	r3, r3, sl
 801708e:	d16b      	bne.n	8017168 <_strtod_l+0x8b8>
 8017090:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8017094:	2b00      	cmp	r3, #0
 8017096:	d167      	bne.n	8017168 <_strtod_l+0x8b8>
 8017098:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 801709c:	0d1b      	lsrs	r3, r3, #20
 801709e:	051b      	lsls	r3, r3, #20
 80170a0:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 80170a4:	d960      	bls.n	8017168 <_strtod_l+0x8b8>
 80170a6:	6963      	ldr	r3, [r4, #20]
 80170a8:	b913      	cbnz	r3, 80170b0 <_strtod_l+0x800>
 80170aa:	6923      	ldr	r3, [r4, #16]
 80170ac:	2b01      	cmp	r3, #1
 80170ae:	dd5b      	ble.n	8017168 <_strtod_l+0x8b8>
 80170b0:	4621      	mov	r1, r4
 80170b2:	2201      	movs	r2, #1
 80170b4:	9805      	ldr	r0, [sp, #20]
 80170b6:	f7ff f983 	bl	80163c0 <__lshift>
 80170ba:	4641      	mov	r1, r8
 80170bc:	4604      	mov	r4, r0
 80170be:	f7ff f9eb 	bl	8016498 <__mcmp>
 80170c2:	2800      	cmp	r0, #0
 80170c4:	dd50      	ble.n	8017168 <_strtod_l+0x8b8>
 80170c6:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80170ca:	9a08      	ldr	r2, [sp, #32]
 80170cc:	0d1b      	lsrs	r3, r3, #20
 80170ce:	051b      	lsls	r3, r3, #20
 80170d0:	2a00      	cmp	r2, #0
 80170d2:	d06a      	beq.n	80171aa <_strtod_l+0x8fa>
 80170d4:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 80170d8:	d867      	bhi.n	80171aa <_strtod_l+0x8fa>
 80170da:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 80170de:	f67f ae9d 	bls.w	8016e1c <_strtod_l+0x56c>
 80170e2:	4b0a      	ldr	r3, [pc, #40]	@ (801710c <_strtod_l+0x85c>)
 80170e4:	4650      	mov	r0, sl
 80170e6:	4659      	mov	r1, fp
 80170e8:	2200      	movs	r2, #0
 80170ea:	f7e9 faad 	bl	8000648 <__aeabi_dmul>
 80170ee:	4b08      	ldr	r3, [pc, #32]	@ (8017110 <_strtod_l+0x860>)
 80170f0:	400b      	ands	r3, r1
 80170f2:	4682      	mov	sl, r0
 80170f4:	468b      	mov	fp, r1
 80170f6:	2b00      	cmp	r3, #0
 80170f8:	f47f ae08 	bne.w	8016d0c <_strtod_l+0x45c>
 80170fc:	9a05      	ldr	r2, [sp, #20]
 80170fe:	2322      	movs	r3, #34	@ 0x22
 8017100:	6013      	str	r3, [r2, #0]
 8017102:	e603      	b.n	8016d0c <_strtod_l+0x45c>
 8017104:	0801c1d8 	.word	0x0801c1d8
 8017108:	fffffc02 	.word	0xfffffc02
 801710c:	39500000 	.word	0x39500000
 8017110:	7ff00000 	.word	0x7ff00000
 8017114:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8017118:	d165      	bne.n	80171e6 <_strtod_l+0x936>
 801711a:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 801711c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8017120:	b35a      	cbz	r2, 801717a <_strtod_l+0x8ca>
 8017122:	4a9f      	ldr	r2, [pc, #636]	@ (80173a0 <_strtod_l+0xaf0>)
 8017124:	4293      	cmp	r3, r2
 8017126:	d12b      	bne.n	8017180 <_strtod_l+0x8d0>
 8017128:	9b08      	ldr	r3, [sp, #32]
 801712a:	4651      	mov	r1, sl
 801712c:	b303      	cbz	r3, 8017170 <_strtod_l+0x8c0>
 801712e:	4b9d      	ldr	r3, [pc, #628]	@ (80173a4 <_strtod_l+0xaf4>)
 8017130:	465a      	mov	r2, fp
 8017132:	4013      	ands	r3, r2
 8017134:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8017138:	f04f 32ff 	mov.w	r2, #4294967295
 801713c:	d81b      	bhi.n	8017176 <_strtod_l+0x8c6>
 801713e:	0d1b      	lsrs	r3, r3, #20
 8017140:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8017144:	fa02 f303 	lsl.w	r3, r2, r3
 8017148:	4299      	cmp	r1, r3
 801714a:	d119      	bne.n	8017180 <_strtod_l+0x8d0>
 801714c:	4b96      	ldr	r3, [pc, #600]	@ (80173a8 <_strtod_l+0xaf8>)
 801714e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8017150:	429a      	cmp	r2, r3
 8017152:	d102      	bne.n	801715a <_strtod_l+0x8aa>
 8017154:	3101      	adds	r1, #1
 8017156:	f43f adce 	beq.w	8016cf6 <_strtod_l+0x446>
 801715a:	4b92      	ldr	r3, [pc, #584]	@ (80173a4 <_strtod_l+0xaf4>)
 801715c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 801715e:	401a      	ands	r2, r3
 8017160:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 8017164:	f04f 0a00 	mov.w	sl, #0
 8017168:	9b08      	ldr	r3, [sp, #32]
 801716a:	2b00      	cmp	r3, #0
 801716c:	d1b9      	bne.n	80170e2 <_strtod_l+0x832>
 801716e:	e5cd      	b.n	8016d0c <_strtod_l+0x45c>
 8017170:	f04f 33ff 	mov.w	r3, #4294967295
 8017174:	e7e8      	b.n	8017148 <_strtod_l+0x898>
 8017176:	4613      	mov	r3, r2
 8017178:	e7e6      	b.n	8017148 <_strtod_l+0x898>
 801717a:	ea53 030a 	orrs.w	r3, r3, sl
 801717e:	d0a2      	beq.n	80170c6 <_strtod_l+0x816>
 8017180:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8017182:	b1db      	cbz	r3, 80171bc <_strtod_l+0x90c>
 8017184:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8017186:	4213      	tst	r3, r2
 8017188:	d0ee      	beq.n	8017168 <_strtod_l+0x8b8>
 801718a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801718c:	9a08      	ldr	r2, [sp, #32]
 801718e:	4650      	mov	r0, sl
 8017190:	4659      	mov	r1, fp
 8017192:	b1bb      	cbz	r3, 80171c4 <_strtod_l+0x914>
 8017194:	f7ff fb6e 	bl	8016874 <sulp>
 8017198:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 801719c:	ec53 2b10 	vmov	r2, r3, d0
 80171a0:	f7e9 f89c 	bl	80002dc <__adddf3>
 80171a4:	4682      	mov	sl, r0
 80171a6:	468b      	mov	fp, r1
 80171a8:	e7de      	b.n	8017168 <_strtod_l+0x8b8>
 80171aa:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 80171ae:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 80171b2:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 80171b6:	f04f 3aff 	mov.w	sl, #4294967295
 80171ba:	e7d5      	b.n	8017168 <_strtod_l+0x8b8>
 80171bc:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80171be:	ea13 0f0a 	tst.w	r3, sl
 80171c2:	e7e1      	b.n	8017188 <_strtod_l+0x8d8>
 80171c4:	f7ff fb56 	bl	8016874 <sulp>
 80171c8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80171cc:	ec53 2b10 	vmov	r2, r3, d0
 80171d0:	f7e9 f882 	bl	80002d8 <__aeabi_dsub>
 80171d4:	2200      	movs	r2, #0
 80171d6:	2300      	movs	r3, #0
 80171d8:	4682      	mov	sl, r0
 80171da:	468b      	mov	fp, r1
 80171dc:	f7e9 fc9c 	bl	8000b18 <__aeabi_dcmpeq>
 80171e0:	2800      	cmp	r0, #0
 80171e2:	d0c1      	beq.n	8017168 <_strtod_l+0x8b8>
 80171e4:	e61a      	b.n	8016e1c <_strtod_l+0x56c>
 80171e6:	4641      	mov	r1, r8
 80171e8:	4620      	mov	r0, r4
 80171ea:	f7ff facd 	bl	8016788 <__ratio>
 80171ee:	ec57 6b10 	vmov	r6, r7, d0
 80171f2:	2200      	movs	r2, #0
 80171f4:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80171f8:	4630      	mov	r0, r6
 80171fa:	4639      	mov	r1, r7
 80171fc:	f7e9 fca0 	bl	8000b40 <__aeabi_dcmple>
 8017200:	2800      	cmp	r0, #0
 8017202:	d06f      	beq.n	80172e4 <_strtod_l+0xa34>
 8017204:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8017206:	2b00      	cmp	r3, #0
 8017208:	d17a      	bne.n	8017300 <_strtod_l+0xa50>
 801720a:	f1ba 0f00 	cmp.w	sl, #0
 801720e:	d158      	bne.n	80172c2 <_strtod_l+0xa12>
 8017210:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8017212:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8017216:	2b00      	cmp	r3, #0
 8017218:	d15a      	bne.n	80172d0 <_strtod_l+0xa20>
 801721a:	4b64      	ldr	r3, [pc, #400]	@ (80173ac <_strtod_l+0xafc>)
 801721c:	2200      	movs	r2, #0
 801721e:	4630      	mov	r0, r6
 8017220:	4639      	mov	r1, r7
 8017222:	f7e9 fc83 	bl	8000b2c <__aeabi_dcmplt>
 8017226:	2800      	cmp	r0, #0
 8017228:	d159      	bne.n	80172de <_strtod_l+0xa2e>
 801722a:	4630      	mov	r0, r6
 801722c:	4639      	mov	r1, r7
 801722e:	4b60      	ldr	r3, [pc, #384]	@ (80173b0 <_strtod_l+0xb00>)
 8017230:	2200      	movs	r2, #0
 8017232:	f7e9 fa09 	bl	8000648 <__aeabi_dmul>
 8017236:	4606      	mov	r6, r0
 8017238:	460f      	mov	r7, r1
 801723a:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 801723e:	9606      	str	r6, [sp, #24]
 8017240:	9307      	str	r3, [sp, #28]
 8017242:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8017246:	4d57      	ldr	r5, [pc, #348]	@ (80173a4 <_strtod_l+0xaf4>)
 8017248:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 801724c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801724e:	401d      	ands	r5, r3
 8017250:	4b58      	ldr	r3, [pc, #352]	@ (80173b4 <_strtod_l+0xb04>)
 8017252:	429d      	cmp	r5, r3
 8017254:	f040 80b2 	bne.w	80173bc <_strtod_l+0xb0c>
 8017258:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801725a:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 801725e:	ec4b ab10 	vmov	d0, sl, fp
 8017262:	f7ff f9c9 	bl	80165f8 <__ulp>
 8017266:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 801726a:	ec51 0b10 	vmov	r0, r1, d0
 801726e:	f7e9 f9eb 	bl	8000648 <__aeabi_dmul>
 8017272:	4652      	mov	r2, sl
 8017274:	465b      	mov	r3, fp
 8017276:	f7e9 f831 	bl	80002dc <__adddf3>
 801727a:	460b      	mov	r3, r1
 801727c:	4949      	ldr	r1, [pc, #292]	@ (80173a4 <_strtod_l+0xaf4>)
 801727e:	4a4e      	ldr	r2, [pc, #312]	@ (80173b8 <_strtod_l+0xb08>)
 8017280:	4019      	ands	r1, r3
 8017282:	4291      	cmp	r1, r2
 8017284:	4682      	mov	sl, r0
 8017286:	d942      	bls.n	801730e <_strtod_l+0xa5e>
 8017288:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 801728a:	4b47      	ldr	r3, [pc, #284]	@ (80173a8 <_strtod_l+0xaf8>)
 801728c:	429a      	cmp	r2, r3
 801728e:	d103      	bne.n	8017298 <_strtod_l+0x9e8>
 8017290:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8017292:	3301      	adds	r3, #1
 8017294:	f43f ad2f 	beq.w	8016cf6 <_strtod_l+0x446>
 8017298:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 80173a8 <_strtod_l+0xaf8>
 801729c:	f04f 3aff 	mov.w	sl, #4294967295
 80172a0:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80172a2:	9805      	ldr	r0, [sp, #20]
 80172a4:	f7fe fe7c 	bl	8015fa0 <_Bfree>
 80172a8:	9805      	ldr	r0, [sp, #20]
 80172aa:	4649      	mov	r1, r9
 80172ac:	f7fe fe78 	bl	8015fa0 <_Bfree>
 80172b0:	9805      	ldr	r0, [sp, #20]
 80172b2:	4641      	mov	r1, r8
 80172b4:	f7fe fe74 	bl	8015fa0 <_Bfree>
 80172b8:	9805      	ldr	r0, [sp, #20]
 80172ba:	4621      	mov	r1, r4
 80172bc:	f7fe fe70 	bl	8015fa0 <_Bfree>
 80172c0:	e619      	b.n	8016ef6 <_strtod_l+0x646>
 80172c2:	f1ba 0f01 	cmp.w	sl, #1
 80172c6:	d103      	bne.n	80172d0 <_strtod_l+0xa20>
 80172c8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80172ca:	2b00      	cmp	r3, #0
 80172cc:	f43f ada6 	beq.w	8016e1c <_strtod_l+0x56c>
 80172d0:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 8017380 <_strtod_l+0xad0>
 80172d4:	4f35      	ldr	r7, [pc, #212]	@ (80173ac <_strtod_l+0xafc>)
 80172d6:	ed8d 7b06 	vstr	d7, [sp, #24]
 80172da:	2600      	movs	r6, #0
 80172dc:	e7b1      	b.n	8017242 <_strtod_l+0x992>
 80172de:	4f34      	ldr	r7, [pc, #208]	@ (80173b0 <_strtod_l+0xb00>)
 80172e0:	2600      	movs	r6, #0
 80172e2:	e7aa      	b.n	801723a <_strtod_l+0x98a>
 80172e4:	4b32      	ldr	r3, [pc, #200]	@ (80173b0 <_strtod_l+0xb00>)
 80172e6:	4630      	mov	r0, r6
 80172e8:	4639      	mov	r1, r7
 80172ea:	2200      	movs	r2, #0
 80172ec:	f7e9 f9ac 	bl	8000648 <__aeabi_dmul>
 80172f0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80172f2:	4606      	mov	r6, r0
 80172f4:	460f      	mov	r7, r1
 80172f6:	2b00      	cmp	r3, #0
 80172f8:	d09f      	beq.n	801723a <_strtod_l+0x98a>
 80172fa:	e9cd 6706 	strd	r6, r7, [sp, #24]
 80172fe:	e7a0      	b.n	8017242 <_strtod_l+0x992>
 8017300:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 8017388 <_strtod_l+0xad8>
 8017304:	ed8d 7b06 	vstr	d7, [sp, #24]
 8017308:	ec57 6b17 	vmov	r6, r7, d7
 801730c:	e799      	b.n	8017242 <_strtod_l+0x992>
 801730e:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 8017312:	9b08      	ldr	r3, [sp, #32]
 8017314:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8017318:	2b00      	cmp	r3, #0
 801731a:	d1c1      	bne.n	80172a0 <_strtod_l+0x9f0>
 801731c:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8017320:	0d1b      	lsrs	r3, r3, #20
 8017322:	051b      	lsls	r3, r3, #20
 8017324:	429d      	cmp	r5, r3
 8017326:	d1bb      	bne.n	80172a0 <_strtod_l+0x9f0>
 8017328:	4630      	mov	r0, r6
 801732a:	4639      	mov	r1, r7
 801732c:	f7e9 fcec 	bl	8000d08 <__aeabi_d2lz>
 8017330:	f7e9 f95c 	bl	80005ec <__aeabi_l2d>
 8017334:	4602      	mov	r2, r0
 8017336:	460b      	mov	r3, r1
 8017338:	4630      	mov	r0, r6
 801733a:	4639      	mov	r1, r7
 801733c:	f7e8 ffcc 	bl	80002d8 <__aeabi_dsub>
 8017340:	460b      	mov	r3, r1
 8017342:	4602      	mov	r2, r0
 8017344:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8017348:	f3cb 0613 	ubfx	r6, fp, #0, #20
 801734c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801734e:	ea46 060a 	orr.w	r6, r6, sl
 8017352:	431e      	orrs	r6, r3
 8017354:	d06f      	beq.n	8017436 <_strtod_l+0xb86>
 8017356:	a30e      	add	r3, pc, #56	@ (adr r3, 8017390 <_strtod_l+0xae0>)
 8017358:	e9d3 2300 	ldrd	r2, r3, [r3]
 801735c:	f7e9 fbe6 	bl	8000b2c <__aeabi_dcmplt>
 8017360:	2800      	cmp	r0, #0
 8017362:	f47f acd3 	bne.w	8016d0c <_strtod_l+0x45c>
 8017366:	a30c      	add	r3, pc, #48	@ (adr r3, 8017398 <_strtod_l+0xae8>)
 8017368:	e9d3 2300 	ldrd	r2, r3, [r3]
 801736c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8017370:	f7e9 fbfa 	bl	8000b68 <__aeabi_dcmpgt>
 8017374:	2800      	cmp	r0, #0
 8017376:	d093      	beq.n	80172a0 <_strtod_l+0x9f0>
 8017378:	e4c8      	b.n	8016d0c <_strtod_l+0x45c>
 801737a:	bf00      	nop
 801737c:	f3af 8000 	nop.w
 8017380:	00000000 	.word	0x00000000
 8017384:	bff00000 	.word	0xbff00000
 8017388:	00000000 	.word	0x00000000
 801738c:	3ff00000 	.word	0x3ff00000
 8017390:	94a03595 	.word	0x94a03595
 8017394:	3fdfffff 	.word	0x3fdfffff
 8017398:	35afe535 	.word	0x35afe535
 801739c:	3fe00000 	.word	0x3fe00000
 80173a0:	000fffff 	.word	0x000fffff
 80173a4:	7ff00000 	.word	0x7ff00000
 80173a8:	7fefffff 	.word	0x7fefffff
 80173ac:	3ff00000 	.word	0x3ff00000
 80173b0:	3fe00000 	.word	0x3fe00000
 80173b4:	7fe00000 	.word	0x7fe00000
 80173b8:	7c9fffff 	.word	0x7c9fffff
 80173bc:	9b08      	ldr	r3, [sp, #32]
 80173be:	b323      	cbz	r3, 801740a <_strtod_l+0xb5a>
 80173c0:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 80173c4:	d821      	bhi.n	801740a <_strtod_l+0xb5a>
 80173c6:	a328      	add	r3, pc, #160	@ (adr r3, 8017468 <_strtod_l+0xbb8>)
 80173c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80173cc:	4630      	mov	r0, r6
 80173ce:	4639      	mov	r1, r7
 80173d0:	f7e9 fbb6 	bl	8000b40 <__aeabi_dcmple>
 80173d4:	b1a0      	cbz	r0, 8017400 <_strtod_l+0xb50>
 80173d6:	4639      	mov	r1, r7
 80173d8:	4630      	mov	r0, r6
 80173da:	f7e9 fc0d 	bl	8000bf8 <__aeabi_d2uiz>
 80173de:	2801      	cmp	r0, #1
 80173e0:	bf38      	it	cc
 80173e2:	2001      	movcc	r0, #1
 80173e4:	f7e9 f8b6 	bl	8000554 <__aeabi_ui2d>
 80173e8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80173ea:	4606      	mov	r6, r0
 80173ec:	460f      	mov	r7, r1
 80173ee:	b9fb      	cbnz	r3, 8017430 <_strtod_l+0xb80>
 80173f0:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 80173f4:	9014      	str	r0, [sp, #80]	@ 0x50
 80173f6:	9315      	str	r3, [sp, #84]	@ 0x54
 80173f8:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 80173fc:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8017400:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8017402:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 8017406:	1b5b      	subs	r3, r3, r5
 8017408:	9311      	str	r3, [sp, #68]	@ 0x44
 801740a:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 801740e:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 8017412:	f7ff f8f1 	bl	80165f8 <__ulp>
 8017416:	4650      	mov	r0, sl
 8017418:	ec53 2b10 	vmov	r2, r3, d0
 801741c:	4659      	mov	r1, fp
 801741e:	f7e9 f913 	bl	8000648 <__aeabi_dmul>
 8017422:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8017426:	f7e8 ff59 	bl	80002dc <__adddf3>
 801742a:	4682      	mov	sl, r0
 801742c:	468b      	mov	fp, r1
 801742e:	e770      	b.n	8017312 <_strtod_l+0xa62>
 8017430:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 8017434:	e7e0      	b.n	80173f8 <_strtod_l+0xb48>
 8017436:	a30e      	add	r3, pc, #56	@ (adr r3, 8017470 <_strtod_l+0xbc0>)
 8017438:	e9d3 2300 	ldrd	r2, r3, [r3]
 801743c:	f7e9 fb76 	bl	8000b2c <__aeabi_dcmplt>
 8017440:	e798      	b.n	8017374 <_strtod_l+0xac4>
 8017442:	2300      	movs	r3, #0
 8017444:	930e      	str	r3, [sp, #56]	@ 0x38
 8017446:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 8017448:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 801744a:	6013      	str	r3, [r2, #0]
 801744c:	f7ff ba6d 	b.w	801692a <_strtod_l+0x7a>
 8017450:	2a65      	cmp	r2, #101	@ 0x65
 8017452:	f43f ab68 	beq.w	8016b26 <_strtod_l+0x276>
 8017456:	2a45      	cmp	r2, #69	@ 0x45
 8017458:	f43f ab65 	beq.w	8016b26 <_strtod_l+0x276>
 801745c:	2301      	movs	r3, #1
 801745e:	f7ff bba0 	b.w	8016ba2 <_strtod_l+0x2f2>
 8017462:	bf00      	nop
 8017464:	f3af 8000 	nop.w
 8017468:	ffc00000 	.word	0xffc00000
 801746c:	41dfffff 	.word	0x41dfffff
 8017470:	94a03595 	.word	0x94a03595
 8017474:	3fcfffff 	.word	0x3fcfffff

08017478 <_strtod_r>:
 8017478:	4b01      	ldr	r3, [pc, #4]	@ (8017480 <_strtod_r+0x8>)
 801747a:	f7ff ba19 	b.w	80168b0 <_strtod_l>
 801747e:	bf00      	nop
 8017480:	200000a4 	.word	0x200000a4

08017484 <_strtol_l.isra.0>:
 8017484:	2b24      	cmp	r3, #36	@ 0x24
 8017486:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801748a:	4686      	mov	lr, r0
 801748c:	4690      	mov	r8, r2
 801748e:	d801      	bhi.n	8017494 <_strtol_l.isra.0+0x10>
 8017490:	2b01      	cmp	r3, #1
 8017492:	d106      	bne.n	80174a2 <_strtol_l.isra.0+0x1e>
 8017494:	f7fd fdaa 	bl	8014fec <__errno>
 8017498:	2316      	movs	r3, #22
 801749a:	6003      	str	r3, [r0, #0]
 801749c:	2000      	movs	r0, #0
 801749e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80174a2:	4834      	ldr	r0, [pc, #208]	@ (8017574 <_strtol_l.isra.0+0xf0>)
 80174a4:	460d      	mov	r5, r1
 80174a6:	462a      	mov	r2, r5
 80174a8:	f815 4b01 	ldrb.w	r4, [r5], #1
 80174ac:	5d06      	ldrb	r6, [r0, r4]
 80174ae:	f016 0608 	ands.w	r6, r6, #8
 80174b2:	d1f8      	bne.n	80174a6 <_strtol_l.isra.0+0x22>
 80174b4:	2c2d      	cmp	r4, #45	@ 0x2d
 80174b6:	d110      	bne.n	80174da <_strtol_l.isra.0+0x56>
 80174b8:	782c      	ldrb	r4, [r5, #0]
 80174ba:	2601      	movs	r6, #1
 80174bc:	1c95      	adds	r5, r2, #2
 80174be:	f033 0210 	bics.w	r2, r3, #16
 80174c2:	d115      	bne.n	80174f0 <_strtol_l.isra.0+0x6c>
 80174c4:	2c30      	cmp	r4, #48	@ 0x30
 80174c6:	d10d      	bne.n	80174e4 <_strtol_l.isra.0+0x60>
 80174c8:	782a      	ldrb	r2, [r5, #0]
 80174ca:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 80174ce:	2a58      	cmp	r2, #88	@ 0x58
 80174d0:	d108      	bne.n	80174e4 <_strtol_l.isra.0+0x60>
 80174d2:	786c      	ldrb	r4, [r5, #1]
 80174d4:	3502      	adds	r5, #2
 80174d6:	2310      	movs	r3, #16
 80174d8:	e00a      	b.n	80174f0 <_strtol_l.isra.0+0x6c>
 80174da:	2c2b      	cmp	r4, #43	@ 0x2b
 80174dc:	bf04      	itt	eq
 80174de:	782c      	ldrbeq	r4, [r5, #0]
 80174e0:	1c95      	addeq	r5, r2, #2
 80174e2:	e7ec      	b.n	80174be <_strtol_l.isra.0+0x3a>
 80174e4:	2b00      	cmp	r3, #0
 80174e6:	d1f6      	bne.n	80174d6 <_strtol_l.isra.0+0x52>
 80174e8:	2c30      	cmp	r4, #48	@ 0x30
 80174ea:	bf14      	ite	ne
 80174ec:	230a      	movne	r3, #10
 80174ee:	2308      	moveq	r3, #8
 80174f0:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 80174f4:	f10c 3cff 	add.w	ip, ip, #4294967295
 80174f8:	2200      	movs	r2, #0
 80174fa:	fbbc f9f3 	udiv	r9, ip, r3
 80174fe:	4610      	mov	r0, r2
 8017500:	fb03 ca19 	mls	sl, r3, r9, ip
 8017504:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8017508:	2f09      	cmp	r7, #9
 801750a:	d80f      	bhi.n	801752c <_strtol_l.isra.0+0xa8>
 801750c:	463c      	mov	r4, r7
 801750e:	42a3      	cmp	r3, r4
 8017510:	dd1b      	ble.n	801754a <_strtol_l.isra.0+0xc6>
 8017512:	1c57      	adds	r7, r2, #1
 8017514:	d007      	beq.n	8017526 <_strtol_l.isra.0+0xa2>
 8017516:	4581      	cmp	r9, r0
 8017518:	d314      	bcc.n	8017544 <_strtol_l.isra.0+0xc0>
 801751a:	d101      	bne.n	8017520 <_strtol_l.isra.0+0x9c>
 801751c:	45a2      	cmp	sl, r4
 801751e:	db11      	blt.n	8017544 <_strtol_l.isra.0+0xc0>
 8017520:	fb00 4003 	mla	r0, r0, r3, r4
 8017524:	2201      	movs	r2, #1
 8017526:	f815 4b01 	ldrb.w	r4, [r5], #1
 801752a:	e7eb      	b.n	8017504 <_strtol_l.isra.0+0x80>
 801752c:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8017530:	2f19      	cmp	r7, #25
 8017532:	d801      	bhi.n	8017538 <_strtol_l.isra.0+0xb4>
 8017534:	3c37      	subs	r4, #55	@ 0x37
 8017536:	e7ea      	b.n	801750e <_strtol_l.isra.0+0x8a>
 8017538:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 801753c:	2f19      	cmp	r7, #25
 801753e:	d804      	bhi.n	801754a <_strtol_l.isra.0+0xc6>
 8017540:	3c57      	subs	r4, #87	@ 0x57
 8017542:	e7e4      	b.n	801750e <_strtol_l.isra.0+0x8a>
 8017544:	f04f 32ff 	mov.w	r2, #4294967295
 8017548:	e7ed      	b.n	8017526 <_strtol_l.isra.0+0xa2>
 801754a:	1c53      	adds	r3, r2, #1
 801754c:	d108      	bne.n	8017560 <_strtol_l.isra.0+0xdc>
 801754e:	2322      	movs	r3, #34	@ 0x22
 8017550:	f8ce 3000 	str.w	r3, [lr]
 8017554:	4660      	mov	r0, ip
 8017556:	f1b8 0f00 	cmp.w	r8, #0
 801755a:	d0a0      	beq.n	801749e <_strtol_l.isra.0+0x1a>
 801755c:	1e69      	subs	r1, r5, #1
 801755e:	e006      	b.n	801756e <_strtol_l.isra.0+0xea>
 8017560:	b106      	cbz	r6, 8017564 <_strtol_l.isra.0+0xe0>
 8017562:	4240      	negs	r0, r0
 8017564:	f1b8 0f00 	cmp.w	r8, #0
 8017568:	d099      	beq.n	801749e <_strtol_l.isra.0+0x1a>
 801756a:	2a00      	cmp	r2, #0
 801756c:	d1f6      	bne.n	801755c <_strtol_l.isra.0+0xd8>
 801756e:	f8c8 1000 	str.w	r1, [r8]
 8017572:	e794      	b.n	801749e <_strtol_l.isra.0+0x1a>
 8017574:	0801c201 	.word	0x0801c201

08017578 <_strtol_r>:
 8017578:	f7ff bf84 	b.w	8017484 <_strtol_l.isra.0>

0801757c <__ssputs_r>:
 801757c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8017580:	688e      	ldr	r6, [r1, #8]
 8017582:	461f      	mov	r7, r3
 8017584:	42be      	cmp	r6, r7
 8017586:	680b      	ldr	r3, [r1, #0]
 8017588:	4682      	mov	sl, r0
 801758a:	460c      	mov	r4, r1
 801758c:	4690      	mov	r8, r2
 801758e:	d82d      	bhi.n	80175ec <__ssputs_r+0x70>
 8017590:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8017594:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8017598:	d026      	beq.n	80175e8 <__ssputs_r+0x6c>
 801759a:	6965      	ldr	r5, [r4, #20]
 801759c:	6909      	ldr	r1, [r1, #16]
 801759e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80175a2:	eba3 0901 	sub.w	r9, r3, r1
 80175a6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80175aa:	1c7b      	adds	r3, r7, #1
 80175ac:	444b      	add	r3, r9
 80175ae:	106d      	asrs	r5, r5, #1
 80175b0:	429d      	cmp	r5, r3
 80175b2:	bf38      	it	cc
 80175b4:	461d      	movcc	r5, r3
 80175b6:	0553      	lsls	r3, r2, #21
 80175b8:	d527      	bpl.n	801760a <__ssputs_r+0x8e>
 80175ba:	4629      	mov	r1, r5
 80175bc:	f7fe fc24 	bl	8015e08 <_malloc_r>
 80175c0:	4606      	mov	r6, r0
 80175c2:	b360      	cbz	r0, 801761e <__ssputs_r+0xa2>
 80175c4:	6921      	ldr	r1, [r4, #16]
 80175c6:	464a      	mov	r2, r9
 80175c8:	f7fd fd3d 	bl	8015046 <memcpy>
 80175cc:	89a3      	ldrh	r3, [r4, #12]
 80175ce:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80175d2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80175d6:	81a3      	strh	r3, [r4, #12]
 80175d8:	6126      	str	r6, [r4, #16]
 80175da:	6165      	str	r5, [r4, #20]
 80175dc:	444e      	add	r6, r9
 80175de:	eba5 0509 	sub.w	r5, r5, r9
 80175e2:	6026      	str	r6, [r4, #0]
 80175e4:	60a5      	str	r5, [r4, #8]
 80175e6:	463e      	mov	r6, r7
 80175e8:	42be      	cmp	r6, r7
 80175ea:	d900      	bls.n	80175ee <__ssputs_r+0x72>
 80175ec:	463e      	mov	r6, r7
 80175ee:	6820      	ldr	r0, [r4, #0]
 80175f0:	4632      	mov	r2, r6
 80175f2:	4641      	mov	r1, r8
 80175f4:	f000 f9c6 	bl	8017984 <memmove>
 80175f8:	68a3      	ldr	r3, [r4, #8]
 80175fa:	1b9b      	subs	r3, r3, r6
 80175fc:	60a3      	str	r3, [r4, #8]
 80175fe:	6823      	ldr	r3, [r4, #0]
 8017600:	4433      	add	r3, r6
 8017602:	6023      	str	r3, [r4, #0]
 8017604:	2000      	movs	r0, #0
 8017606:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801760a:	462a      	mov	r2, r5
 801760c:	f000 fd7d 	bl	801810a <_realloc_r>
 8017610:	4606      	mov	r6, r0
 8017612:	2800      	cmp	r0, #0
 8017614:	d1e0      	bne.n	80175d8 <__ssputs_r+0x5c>
 8017616:	6921      	ldr	r1, [r4, #16]
 8017618:	4650      	mov	r0, sl
 801761a:	f7fe fb81 	bl	8015d20 <_free_r>
 801761e:	230c      	movs	r3, #12
 8017620:	f8ca 3000 	str.w	r3, [sl]
 8017624:	89a3      	ldrh	r3, [r4, #12]
 8017626:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801762a:	81a3      	strh	r3, [r4, #12]
 801762c:	f04f 30ff 	mov.w	r0, #4294967295
 8017630:	e7e9      	b.n	8017606 <__ssputs_r+0x8a>
	...

08017634 <_svfiprintf_r>:
 8017634:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017638:	4698      	mov	r8, r3
 801763a:	898b      	ldrh	r3, [r1, #12]
 801763c:	061b      	lsls	r3, r3, #24
 801763e:	b09d      	sub	sp, #116	@ 0x74
 8017640:	4607      	mov	r7, r0
 8017642:	460d      	mov	r5, r1
 8017644:	4614      	mov	r4, r2
 8017646:	d510      	bpl.n	801766a <_svfiprintf_r+0x36>
 8017648:	690b      	ldr	r3, [r1, #16]
 801764a:	b973      	cbnz	r3, 801766a <_svfiprintf_r+0x36>
 801764c:	2140      	movs	r1, #64	@ 0x40
 801764e:	f7fe fbdb 	bl	8015e08 <_malloc_r>
 8017652:	6028      	str	r0, [r5, #0]
 8017654:	6128      	str	r0, [r5, #16]
 8017656:	b930      	cbnz	r0, 8017666 <_svfiprintf_r+0x32>
 8017658:	230c      	movs	r3, #12
 801765a:	603b      	str	r3, [r7, #0]
 801765c:	f04f 30ff 	mov.w	r0, #4294967295
 8017660:	b01d      	add	sp, #116	@ 0x74
 8017662:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017666:	2340      	movs	r3, #64	@ 0x40
 8017668:	616b      	str	r3, [r5, #20]
 801766a:	2300      	movs	r3, #0
 801766c:	9309      	str	r3, [sp, #36]	@ 0x24
 801766e:	2320      	movs	r3, #32
 8017670:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8017674:	f8cd 800c 	str.w	r8, [sp, #12]
 8017678:	2330      	movs	r3, #48	@ 0x30
 801767a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8017818 <_svfiprintf_r+0x1e4>
 801767e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8017682:	f04f 0901 	mov.w	r9, #1
 8017686:	4623      	mov	r3, r4
 8017688:	469a      	mov	sl, r3
 801768a:	f813 2b01 	ldrb.w	r2, [r3], #1
 801768e:	b10a      	cbz	r2, 8017694 <_svfiprintf_r+0x60>
 8017690:	2a25      	cmp	r2, #37	@ 0x25
 8017692:	d1f9      	bne.n	8017688 <_svfiprintf_r+0x54>
 8017694:	ebba 0b04 	subs.w	fp, sl, r4
 8017698:	d00b      	beq.n	80176b2 <_svfiprintf_r+0x7e>
 801769a:	465b      	mov	r3, fp
 801769c:	4622      	mov	r2, r4
 801769e:	4629      	mov	r1, r5
 80176a0:	4638      	mov	r0, r7
 80176a2:	f7ff ff6b 	bl	801757c <__ssputs_r>
 80176a6:	3001      	adds	r0, #1
 80176a8:	f000 80a7 	beq.w	80177fa <_svfiprintf_r+0x1c6>
 80176ac:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80176ae:	445a      	add	r2, fp
 80176b0:	9209      	str	r2, [sp, #36]	@ 0x24
 80176b2:	f89a 3000 	ldrb.w	r3, [sl]
 80176b6:	2b00      	cmp	r3, #0
 80176b8:	f000 809f 	beq.w	80177fa <_svfiprintf_r+0x1c6>
 80176bc:	2300      	movs	r3, #0
 80176be:	f04f 32ff 	mov.w	r2, #4294967295
 80176c2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80176c6:	f10a 0a01 	add.w	sl, sl, #1
 80176ca:	9304      	str	r3, [sp, #16]
 80176cc:	9307      	str	r3, [sp, #28]
 80176ce:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80176d2:	931a      	str	r3, [sp, #104]	@ 0x68
 80176d4:	4654      	mov	r4, sl
 80176d6:	2205      	movs	r2, #5
 80176d8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80176dc:	484e      	ldr	r0, [pc, #312]	@ (8017818 <_svfiprintf_r+0x1e4>)
 80176de:	f7e8 fd9f 	bl	8000220 <memchr>
 80176e2:	9a04      	ldr	r2, [sp, #16]
 80176e4:	b9d8      	cbnz	r0, 801771e <_svfiprintf_r+0xea>
 80176e6:	06d0      	lsls	r0, r2, #27
 80176e8:	bf44      	itt	mi
 80176ea:	2320      	movmi	r3, #32
 80176ec:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80176f0:	0711      	lsls	r1, r2, #28
 80176f2:	bf44      	itt	mi
 80176f4:	232b      	movmi	r3, #43	@ 0x2b
 80176f6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80176fa:	f89a 3000 	ldrb.w	r3, [sl]
 80176fe:	2b2a      	cmp	r3, #42	@ 0x2a
 8017700:	d015      	beq.n	801772e <_svfiprintf_r+0xfa>
 8017702:	9a07      	ldr	r2, [sp, #28]
 8017704:	4654      	mov	r4, sl
 8017706:	2000      	movs	r0, #0
 8017708:	f04f 0c0a 	mov.w	ip, #10
 801770c:	4621      	mov	r1, r4
 801770e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8017712:	3b30      	subs	r3, #48	@ 0x30
 8017714:	2b09      	cmp	r3, #9
 8017716:	d94b      	bls.n	80177b0 <_svfiprintf_r+0x17c>
 8017718:	b1b0      	cbz	r0, 8017748 <_svfiprintf_r+0x114>
 801771a:	9207      	str	r2, [sp, #28]
 801771c:	e014      	b.n	8017748 <_svfiprintf_r+0x114>
 801771e:	eba0 0308 	sub.w	r3, r0, r8
 8017722:	fa09 f303 	lsl.w	r3, r9, r3
 8017726:	4313      	orrs	r3, r2
 8017728:	9304      	str	r3, [sp, #16]
 801772a:	46a2      	mov	sl, r4
 801772c:	e7d2      	b.n	80176d4 <_svfiprintf_r+0xa0>
 801772e:	9b03      	ldr	r3, [sp, #12]
 8017730:	1d19      	adds	r1, r3, #4
 8017732:	681b      	ldr	r3, [r3, #0]
 8017734:	9103      	str	r1, [sp, #12]
 8017736:	2b00      	cmp	r3, #0
 8017738:	bfbb      	ittet	lt
 801773a:	425b      	neglt	r3, r3
 801773c:	f042 0202 	orrlt.w	r2, r2, #2
 8017740:	9307      	strge	r3, [sp, #28]
 8017742:	9307      	strlt	r3, [sp, #28]
 8017744:	bfb8      	it	lt
 8017746:	9204      	strlt	r2, [sp, #16]
 8017748:	7823      	ldrb	r3, [r4, #0]
 801774a:	2b2e      	cmp	r3, #46	@ 0x2e
 801774c:	d10a      	bne.n	8017764 <_svfiprintf_r+0x130>
 801774e:	7863      	ldrb	r3, [r4, #1]
 8017750:	2b2a      	cmp	r3, #42	@ 0x2a
 8017752:	d132      	bne.n	80177ba <_svfiprintf_r+0x186>
 8017754:	9b03      	ldr	r3, [sp, #12]
 8017756:	1d1a      	adds	r2, r3, #4
 8017758:	681b      	ldr	r3, [r3, #0]
 801775a:	9203      	str	r2, [sp, #12]
 801775c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8017760:	3402      	adds	r4, #2
 8017762:	9305      	str	r3, [sp, #20]
 8017764:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8017828 <_svfiprintf_r+0x1f4>
 8017768:	7821      	ldrb	r1, [r4, #0]
 801776a:	2203      	movs	r2, #3
 801776c:	4650      	mov	r0, sl
 801776e:	f7e8 fd57 	bl	8000220 <memchr>
 8017772:	b138      	cbz	r0, 8017784 <_svfiprintf_r+0x150>
 8017774:	9b04      	ldr	r3, [sp, #16]
 8017776:	eba0 000a 	sub.w	r0, r0, sl
 801777a:	2240      	movs	r2, #64	@ 0x40
 801777c:	4082      	lsls	r2, r0
 801777e:	4313      	orrs	r3, r2
 8017780:	3401      	adds	r4, #1
 8017782:	9304      	str	r3, [sp, #16]
 8017784:	f814 1b01 	ldrb.w	r1, [r4], #1
 8017788:	4824      	ldr	r0, [pc, #144]	@ (801781c <_svfiprintf_r+0x1e8>)
 801778a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 801778e:	2206      	movs	r2, #6
 8017790:	f7e8 fd46 	bl	8000220 <memchr>
 8017794:	2800      	cmp	r0, #0
 8017796:	d036      	beq.n	8017806 <_svfiprintf_r+0x1d2>
 8017798:	4b21      	ldr	r3, [pc, #132]	@ (8017820 <_svfiprintf_r+0x1ec>)
 801779a:	bb1b      	cbnz	r3, 80177e4 <_svfiprintf_r+0x1b0>
 801779c:	9b03      	ldr	r3, [sp, #12]
 801779e:	3307      	adds	r3, #7
 80177a0:	f023 0307 	bic.w	r3, r3, #7
 80177a4:	3308      	adds	r3, #8
 80177a6:	9303      	str	r3, [sp, #12]
 80177a8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80177aa:	4433      	add	r3, r6
 80177ac:	9309      	str	r3, [sp, #36]	@ 0x24
 80177ae:	e76a      	b.n	8017686 <_svfiprintf_r+0x52>
 80177b0:	fb0c 3202 	mla	r2, ip, r2, r3
 80177b4:	460c      	mov	r4, r1
 80177b6:	2001      	movs	r0, #1
 80177b8:	e7a8      	b.n	801770c <_svfiprintf_r+0xd8>
 80177ba:	2300      	movs	r3, #0
 80177bc:	3401      	adds	r4, #1
 80177be:	9305      	str	r3, [sp, #20]
 80177c0:	4619      	mov	r1, r3
 80177c2:	f04f 0c0a 	mov.w	ip, #10
 80177c6:	4620      	mov	r0, r4
 80177c8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80177cc:	3a30      	subs	r2, #48	@ 0x30
 80177ce:	2a09      	cmp	r2, #9
 80177d0:	d903      	bls.n	80177da <_svfiprintf_r+0x1a6>
 80177d2:	2b00      	cmp	r3, #0
 80177d4:	d0c6      	beq.n	8017764 <_svfiprintf_r+0x130>
 80177d6:	9105      	str	r1, [sp, #20]
 80177d8:	e7c4      	b.n	8017764 <_svfiprintf_r+0x130>
 80177da:	fb0c 2101 	mla	r1, ip, r1, r2
 80177de:	4604      	mov	r4, r0
 80177e0:	2301      	movs	r3, #1
 80177e2:	e7f0      	b.n	80177c6 <_svfiprintf_r+0x192>
 80177e4:	ab03      	add	r3, sp, #12
 80177e6:	9300      	str	r3, [sp, #0]
 80177e8:	462a      	mov	r2, r5
 80177ea:	4b0e      	ldr	r3, [pc, #56]	@ (8017824 <_svfiprintf_r+0x1f0>)
 80177ec:	a904      	add	r1, sp, #16
 80177ee:	4638      	mov	r0, r7
 80177f0:	f7fc fc2a 	bl	8014048 <_printf_float>
 80177f4:	1c42      	adds	r2, r0, #1
 80177f6:	4606      	mov	r6, r0
 80177f8:	d1d6      	bne.n	80177a8 <_svfiprintf_r+0x174>
 80177fa:	89ab      	ldrh	r3, [r5, #12]
 80177fc:	065b      	lsls	r3, r3, #25
 80177fe:	f53f af2d 	bmi.w	801765c <_svfiprintf_r+0x28>
 8017802:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8017804:	e72c      	b.n	8017660 <_svfiprintf_r+0x2c>
 8017806:	ab03      	add	r3, sp, #12
 8017808:	9300      	str	r3, [sp, #0]
 801780a:	462a      	mov	r2, r5
 801780c:	4b05      	ldr	r3, [pc, #20]	@ (8017824 <_svfiprintf_r+0x1f0>)
 801780e:	a904      	add	r1, sp, #16
 8017810:	4638      	mov	r0, r7
 8017812:	f7fc feb1 	bl	8014578 <_printf_i>
 8017816:	e7ed      	b.n	80177f4 <_svfiprintf_r+0x1c0>
 8017818:	0801bffd 	.word	0x0801bffd
 801781c:	0801c007 	.word	0x0801c007
 8017820:	08014049 	.word	0x08014049
 8017824:	0801757d 	.word	0x0801757d
 8017828:	0801c003 	.word	0x0801c003

0801782c <__sflush_r>:
 801782c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8017830:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8017834:	0716      	lsls	r6, r2, #28
 8017836:	4605      	mov	r5, r0
 8017838:	460c      	mov	r4, r1
 801783a:	d454      	bmi.n	80178e6 <__sflush_r+0xba>
 801783c:	684b      	ldr	r3, [r1, #4]
 801783e:	2b00      	cmp	r3, #0
 8017840:	dc02      	bgt.n	8017848 <__sflush_r+0x1c>
 8017842:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8017844:	2b00      	cmp	r3, #0
 8017846:	dd48      	ble.n	80178da <__sflush_r+0xae>
 8017848:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801784a:	2e00      	cmp	r6, #0
 801784c:	d045      	beq.n	80178da <__sflush_r+0xae>
 801784e:	2300      	movs	r3, #0
 8017850:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8017854:	682f      	ldr	r7, [r5, #0]
 8017856:	6a21      	ldr	r1, [r4, #32]
 8017858:	602b      	str	r3, [r5, #0]
 801785a:	d030      	beq.n	80178be <__sflush_r+0x92>
 801785c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 801785e:	89a3      	ldrh	r3, [r4, #12]
 8017860:	0759      	lsls	r1, r3, #29
 8017862:	d505      	bpl.n	8017870 <__sflush_r+0x44>
 8017864:	6863      	ldr	r3, [r4, #4]
 8017866:	1ad2      	subs	r2, r2, r3
 8017868:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 801786a:	b10b      	cbz	r3, 8017870 <__sflush_r+0x44>
 801786c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 801786e:	1ad2      	subs	r2, r2, r3
 8017870:	2300      	movs	r3, #0
 8017872:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8017874:	6a21      	ldr	r1, [r4, #32]
 8017876:	4628      	mov	r0, r5
 8017878:	47b0      	blx	r6
 801787a:	1c43      	adds	r3, r0, #1
 801787c:	89a3      	ldrh	r3, [r4, #12]
 801787e:	d106      	bne.n	801788e <__sflush_r+0x62>
 8017880:	6829      	ldr	r1, [r5, #0]
 8017882:	291d      	cmp	r1, #29
 8017884:	d82b      	bhi.n	80178de <__sflush_r+0xb2>
 8017886:	4a2a      	ldr	r2, [pc, #168]	@ (8017930 <__sflush_r+0x104>)
 8017888:	40ca      	lsrs	r2, r1
 801788a:	07d6      	lsls	r6, r2, #31
 801788c:	d527      	bpl.n	80178de <__sflush_r+0xb2>
 801788e:	2200      	movs	r2, #0
 8017890:	6062      	str	r2, [r4, #4]
 8017892:	04d9      	lsls	r1, r3, #19
 8017894:	6922      	ldr	r2, [r4, #16]
 8017896:	6022      	str	r2, [r4, #0]
 8017898:	d504      	bpl.n	80178a4 <__sflush_r+0x78>
 801789a:	1c42      	adds	r2, r0, #1
 801789c:	d101      	bne.n	80178a2 <__sflush_r+0x76>
 801789e:	682b      	ldr	r3, [r5, #0]
 80178a0:	b903      	cbnz	r3, 80178a4 <__sflush_r+0x78>
 80178a2:	6560      	str	r0, [r4, #84]	@ 0x54
 80178a4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80178a6:	602f      	str	r7, [r5, #0]
 80178a8:	b1b9      	cbz	r1, 80178da <__sflush_r+0xae>
 80178aa:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80178ae:	4299      	cmp	r1, r3
 80178b0:	d002      	beq.n	80178b8 <__sflush_r+0x8c>
 80178b2:	4628      	mov	r0, r5
 80178b4:	f7fe fa34 	bl	8015d20 <_free_r>
 80178b8:	2300      	movs	r3, #0
 80178ba:	6363      	str	r3, [r4, #52]	@ 0x34
 80178bc:	e00d      	b.n	80178da <__sflush_r+0xae>
 80178be:	2301      	movs	r3, #1
 80178c0:	4628      	mov	r0, r5
 80178c2:	47b0      	blx	r6
 80178c4:	4602      	mov	r2, r0
 80178c6:	1c50      	adds	r0, r2, #1
 80178c8:	d1c9      	bne.n	801785e <__sflush_r+0x32>
 80178ca:	682b      	ldr	r3, [r5, #0]
 80178cc:	2b00      	cmp	r3, #0
 80178ce:	d0c6      	beq.n	801785e <__sflush_r+0x32>
 80178d0:	2b1d      	cmp	r3, #29
 80178d2:	d001      	beq.n	80178d8 <__sflush_r+0xac>
 80178d4:	2b16      	cmp	r3, #22
 80178d6:	d11e      	bne.n	8017916 <__sflush_r+0xea>
 80178d8:	602f      	str	r7, [r5, #0]
 80178da:	2000      	movs	r0, #0
 80178dc:	e022      	b.n	8017924 <__sflush_r+0xf8>
 80178de:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80178e2:	b21b      	sxth	r3, r3
 80178e4:	e01b      	b.n	801791e <__sflush_r+0xf2>
 80178e6:	690f      	ldr	r7, [r1, #16]
 80178e8:	2f00      	cmp	r7, #0
 80178ea:	d0f6      	beq.n	80178da <__sflush_r+0xae>
 80178ec:	0793      	lsls	r3, r2, #30
 80178ee:	680e      	ldr	r6, [r1, #0]
 80178f0:	bf08      	it	eq
 80178f2:	694b      	ldreq	r3, [r1, #20]
 80178f4:	600f      	str	r7, [r1, #0]
 80178f6:	bf18      	it	ne
 80178f8:	2300      	movne	r3, #0
 80178fa:	eba6 0807 	sub.w	r8, r6, r7
 80178fe:	608b      	str	r3, [r1, #8]
 8017900:	f1b8 0f00 	cmp.w	r8, #0
 8017904:	dde9      	ble.n	80178da <__sflush_r+0xae>
 8017906:	6a21      	ldr	r1, [r4, #32]
 8017908:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 801790a:	4643      	mov	r3, r8
 801790c:	463a      	mov	r2, r7
 801790e:	4628      	mov	r0, r5
 8017910:	47b0      	blx	r6
 8017912:	2800      	cmp	r0, #0
 8017914:	dc08      	bgt.n	8017928 <__sflush_r+0xfc>
 8017916:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801791a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801791e:	81a3      	strh	r3, [r4, #12]
 8017920:	f04f 30ff 	mov.w	r0, #4294967295
 8017924:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8017928:	4407      	add	r7, r0
 801792a:	eba8 0800 	sub.w	r8, r8, r0
 801792e:	e7e7      	b.n	8017900 <__sflush_r+0xd4>
 8017930:	20400001 	.word	0x20400001

08017934 <_fflush_r>:
 8017934:	b538      	push	{r3, r4, r5, lr}
 8017936:	690b      	ldr	r3, [r1, #16]
 8017938:	4605      	mov	r5, r0
 801793a:	460c      	mov	r4, r1
 801793c:	b913      	cbnz	r3, 8017944 <_fflush_r+0x10>
 801793e:	2500      	movs	r5, #0
 8017940:	4628      	mov	r0, r5
 8017942:	bd38      	pop	{r3, r4, r5, pc}
 8017944:	b118      	cbz	r0, 801794e <_fflush_r+0x1a>
 8017946:	6a03      	ldr	r3, [r0, #32]
 8017948:	b90b      	cbnz	r3, 801794e <_fflush_r+0x1a>
 801794a:	f7fd f9cd 	bl	8014ce8 <__sinit>
 801794e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8017952:	2b00      	cmp	r3, #0
 8017954:	d0f3      	beq.n	801793e <_fflush_r+0xa>
 8017956:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8017958:	07d0      	lsls	r0, r2, #31
 801795a:	d404      	bmi.n	8017966 <_fflush_r+0x32>
 801795c:	0599      	lsls	r1, r3, #22
 801795e:	d402      	bmi.n	8017966 <_fflush_r+0x32>
 8017960:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8017962:	f7fd fb6e 	bl	8015042 <__retarget_lock_acquire_recursive>
 8017966:	4628      	mov	r0, r5
 8017968:	4621      	mov	r1, r4
 801796a:	f7ff ff5f 	bl	801782c <__sflush_r>
 801796e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8017970:	07da      	lsls	r2, r3, #31
 8017972:	4605      	mov	r5, r0
 8017974:	d4e4      	bmi.n	8017940 <_fflush_r+0xc>
 8017976:	89a3      	ldrh	r3, [r4, #12]
 8017978:	059b      	lsls	r3, r3, #22
 801797a:	d4e1      	bmi.n	8017940 <_fflush_r+0xc>
 801797c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801797e:	f7fd fb61 	bl	8015044 <__retarget_lock_release_recursive>
 8017982:	e7dd      	b.n	8017940 <_fflush_r+0xc>

08017984 <memmove>:
 8017984:	4288      	cmp	r0, r1
 8017986:	b510      	push	{r4, lr}
 8017988:	eb01 0402 	add.w	r4, r1, r2
 801798c:	d902      	bls.n	8017994 <memmove+0x10>
 801798e:	4284      	cmp	r4, r0
 8017990:	4623      	mov	r3, r4
 8017992:	d807      	bhi.n	80179a4 <memmove+0x20>
 8017994:	1e43      	subs	r3, r0, #1
 8017996:	42a1      	cmp	r1, r4
 8017998:	d008      	beq.n	80179ac <memmove+0x28>
 801799a:	f811 2b01 	ldrb.w	r2, [r1], #1
 801799e:	f803 2f01 	strb.w	r2, [r3, #1]!
 80179a2:	e7f8      	b.n	8017996 <memmove+0x12>
 80179a4:	4402      	add	r2, r0
 80179a6:	4601      	mov	r1, r0
 80179a8:	428a      	cmp	r2, r1
 80179aa:	d100      	bne.n	80179ae <memmove+0x2a>
 80179ac:	bd10      	pop	{r4, pc}
 80179ae:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80179b2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80179b6:	e7f7      	b.n	80179a8 <memmove+0x24>

080179b8 <strncmp>:
 80179b8:	b510      	push	{r4, lr}
 80179ba:	b16a      	cbz	r2, 80179d8 <strncmp+0x20>
 80179bc:	3901      	subs	r1, #1
 80179be:	1884      	adds	r4, r0, r2
 80179c0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80179c4:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 80179c8:	429a      	cmp	r2, r3
 80179ca:	d103      	bne.n	80179d4 <strncmp+0x1c>
 80179cc:	42a0      	cmp	r0, r4
 80179ce:	d001      	beq.n	80179d4 <strncmp+0x1c>
 80179d0:	2a00      	cmp	r2, #0
 80179d2:	d1f5      	bne.n	80179c0 <strncmp+0x8>
 80179d4:	1ad0      	subs	r0, r2, r3
 80179d6:	bd10      	pop	{r4, pc}
 80179d8:	4610      	mov	r0, r2
 80179da:	e7fc      	b.n	80179d6 <strncmp+0x1e>

080179dc <_sbrk_r>:
 80179dc:	b538      	push	{r3, r4, r5, lr}
 80179de:	4d06      	ldr	r5, [pc, #24]	@ (80179f8 <_sbrk_r+0x1c>)
 80179e0:	2300      	movs	r3, #0
 80179e2:	4604      	mov	r4, r0
 80179e4:	4608      	mov	r0, r1
 80179e6:	602b      	str	r3, [r5, #0]
 80179e8:	f7ec fe96 	bl	8004718 <_sbrk>
 80179ec:	1c43      	adds	r3, r0, #1
 80179ee:	d102      	bne.n	80179f6 <_sbrk_r+0x1a>
 80179f0:	682b      	ldr	r3, [r5, #0]
 80179f2:	b103      	cbz	r3, 80179f6 <_sbrk_r+0x1a>
 80179f4:	6023      	str	r3, [r4, #0]
 80179f6:	bd38      	pop	{r3, r4, r5, pc}
 80179f8:	20004b94 	.word	0x20004b94
 80179fc:	00000000 	.word	0x00000000

08017a00 <nan>:
 8017a00:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8017a08 <nan+0x8>
 8017a04:	4770      	bx	lr
 8017a06:	bf00      	nop
 8017a08:	00000000 	.word	0x00000000
 8017a0c:	7ff80000 	.word	0x7ff80000

08017a10 <__assert_func>:
 8017a10:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8017a12:	4614      	mov	r4, r2
 8017a14:	461a      	mov	r2, r3
 8017a16:	4b09      	ldr	r3, [pc, #36]	@ (8017a3c <__assert_func+0x2c>)
 8017a18:	681b      	ldr	r3, [r3, #0]
 8017a1a:	4605      	mov	r5, r0
 8017a1c:	68d8      	ldr	r0, [r3, #12]
 8017a1e:	b14c      	cbz	r4, 8017a34 <__assert_func+0x24>
 8017a20:	4b07      	ldr	r3, [pc, #28]	@ (8017a40 <__assert_func+0x30>)
 8017a22:	9100      	str	r1, [sp, #0]
 8017a24:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8017a28:	4906      	ldr	r1, [pc, #24]	@ (8017a44 <__assert_func+0x34>)
 8017a2a:	462b      	mov	r3, r5
 8017a2c:	f000 fba8 	bl	8018180 <fiprintf>
 8017a30:	f000 fbb8 	bl	80181a4 <abort>
 8017a34:	4b04      	ldr	r3, [pc, #16]	@ (8017a48 <__assert_func+0x38>)
 8017a36:	461c      	mov	r4, r3
 8017a38:	e7f3      	b.n	8017a22 <__assert_func+0x12>
 8017a3a:	bf00      	nop
 8017a3c:	20000054 	.word	0x20000054
 8017a40:	0801c016 	.word	0x0801c016
 8017a44:	0801c023 	.word	0x0801c023
 8017a48:	0801c051 	.word	0x0801c051

08017a4c <_calloc_r>:
 8017a4c:	b570      	push	{r4, r5, r6, lr}
 8017a4e:	fba1 5402 	umull	r5, r4, r1, r2
 8017a52:	b934      	cbnz	r4, 8017a62 <_calloc_r+0x16>
 8017a54:	4629      	mov	r1, r5
 8017a56:	f7fe f9d7 	bl	8015e08 <_malloc_r>
 8017a5a:	4606      	mov	r6, r0
 8017a5c:	b928      	cbnz	r0, 8017a6a <_calloc_r+0x1e>
 8017a5e:	4630      	mov	r0, r6
 8017a60:	bd70      	pop	{r4, r5, r6, pc}
 8017a62:	220c      	movs	r2, #12
 8017a64:	6002      	str	r2, [r0, #0]
 8017a66:	2600      	movs	r6, #0
 8017a68:	e7f9      	b.n	8017a5e <_calloc_r+0x12>
 8017a6a:	462a      	mov	r2, r5
 8017a6c:	4621      	mov	r1, r4
 8017a6e:	f7fd fa0c 	bl	8014e8a <memset>
 8017a72:	e7f4      	b.n	8017a5e <_calloc_r+0x12>

08017a74 <rshift>:
 8017a74:	6903      	ldr	r3, [r0, #16]
 8017a76:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8017a7a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8017a7e:	ea4f 1261 	mov.w	r2, r1, asr #5
 8017a82:	f100 0414 	add.w	r4, r0, #20
 8017a86:	dd45      	ble.n	8017b14 <rshift+0xa0>
 8017a88:	f011 011f 	ands.w	r1, r1, #31
 8017a8c:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8017a90:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8017a94:	d10c      	bne.n	8017ab0 <rshift+0x3c>
 8017a96:	f100 0710 	add.w	r7, r0, #16
 8017a9a:	4629      	mov	r1, r5
 8017a9c:	42b1      	cmp	r1, r6
 8017a9e:	d334      	bcc.n	8017b0a <rshift+0x96>
 8017aa0:	1a9b      	subs	r3, r3, r2
 8017aa2:	009b      	lsls	r3, r3, #2
 8017aa4:	1eea      	subs	r2, r5, #3
 8017aa6:	4296      	cmp	r6, r2
 8017aa8:	bf38      	it	cc
 8017aaa:	2300      	movcc	r3, #0
 8017aac:	4423      	add	r3, r4
 8017aae:	e015      	b.n	8017adc <rshift+0x68>
 8017ab0:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8017ab4:	f1c1 0820 	rsb	r8, r1, #32
 8017ab8:	40cf      	lsrs	r7, r1
 8017aba:	f105 0e04 	add.w	lr, r5, #4
 8017abe:	46a1      	mov	r9, r4
 8017ac0:	4576      	cmp	r6, lr
 8017ac2:	46f4      	mov	ip, lr
 8017ac4:	d815      	bhi.n	8017af2 <rshift+0x7e>
 8017ac6:	1a9a      	subs	r2, r3, r2
 8017ac8:	0092      	lsls	r2, r2, #2
 8017aca:	3a04      	subs	r2, #4
 8017acc:	3501      	adds	r5, #1
 8017ace:	42ae      	cmp	r6, r5
 8017ad0:	bf38      	it	cc
 8017ad2:	2200      	movcc	r2, #0
 8017ad4:	18a3      	adds	r3, r4, r2
 8017ad6:	50a7      	str	r7, [r4, r2]
 8017ad8:	b107      	cbz	r7, 8017adc <rshift+0x68>
 8017ada:	3304      	adds	r3, #4
 8017adc:	1b1a      	subs	r2, r3, r4
 8017ade:	42a3      	cmp	r3, r4
 8017ae0:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8017ae4:	bf08      	it	eq
 8017ae6:	2300      	moveq	r3, #0
 8017ae8:	6102      	str	r2, [r0, #16]
 8017aea:	bf08      	it	eq
 8017aec:	6143      	streq	r3, [r0, #20]
 8017aee:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8017af2:	f8dc c000 	ldr.w	ip, [ip]
 8017af6:	fa0c fc08 	lsl.w	ip, ip, r8
 8017afa:	ea4c 0707 	orr.w	r7, ip, r7
 8017afe:	f849 7b04 	str.w	r7, [r9], #4
 8017b02:	f85e 7b04 	ldr.w	r7, [lr], #4
 8017b06:	40cf      	lsrs	r7, r1
 8017b08:	e7da      	b.n	8017ac0 <rshift+0x4c>
 8017b0a:	f851 cb04 	ldr.w	ip, [r1], #4
 8017b0e:	f847 cf04 	str.w	ip, [r7, #4]!
 8017b12:	e7c3      	b.n	8017a9c <rshift+0x28>
 8017b14:	4623      	mov	r3, r4
 8017b16:	e7e1      	b.n	8017adc <rshift+0x68>

08017b18 <__hexdig_fun>:
 8017b18:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 8017b1c:	2b09      	cmp	r3, #9
 8017b1e:	d802      	bhi.n	8017b26 <__hexdig_fun+0xe>
 8017b20:	3820      	subs	r0, #32
 8017b22:	b2c0      	uxtb	r0, r0
 8017b24:	4770      	bx	lr
 8017b26:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 8017b2a:	2b05      	cmp	r3, #5
 8017b2c:	d801      	bhi.n	8017b32 <__hexdig_fun+0x1a>
 8017b2e:	3847      	subs	r0, #71	@ 0x47
 8017b30:	e7f7      	b.n	8017b22 <__hexdig_fun+0xa>
 8017b32:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 8017b36:	2b05      	cmp	r3, #5
 8017b38:	d801      	bhi.n	8017b3e <__hexdig_fun+0x26>
 8017b3a:	3827      	subs	r0, #39	@ 0x27
 8017b3c:	e7f1      	b.n	8017b22 <__hexdig_fun+0xa>
 8017b3e:	2000      	movs	r0, #0
 8017b40:	4770      	bx	lr
	...

08017b44 <__gethex>:
 8017b44:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017b48:	b085      	sub	sp, #20
 8017b4a:	468a      	mov	sl, r1
 8017b4c:	9302      	str	r3, [sp, #8]
 8017b4e:	680b      	ldr	r3, [r1, #0]
 8017b50:	9001      	str	r0, [sp, #4]
 8017b52:	4690      	mov	r8, r2
 8017b54:	1c9c      	adds	r4, r3, #2
 8017b56:	46a1      	mov	r9, r4
 8017b58:	f814 0b01 	ldrb.w	r0, [r4], #1
 8017b5c:	2830      	cmp	r0, #48	@ 0x30
 8017b5e:	d0fa      	beq.n	8017b56 <__gethex+0x12>
 8017b60:	eba9 0303 	sub.w	r3, r9, r3
 8017b64:	f1a3 0b02 	sub.w	fp, r3, #2
 8017b68:	f7ff ffd6 	bl	8017b18 <__hexdig_fun>
 8017b6c:	4605      	mov	r5, r0
 8017b6e:	2800      	cmp	r0, #0
 8017b70:	d168      	bne.n	8017c44 <__gethex+0x100>
 8017b72:	49a0      	ldr	r1, [pc, #640]	@ (8017df4 <__gethex+0x2b0>)
 8017b74:	2201      	movs	r2, #1
 8017b76:	4648      	mov	r0, r9
 8017b78:	f7ff ff1e 	bl	80179b8 <strncmp>
 8017b7c:	4607      	mov	r7, r0
 8017b7e:	2800      	cmp	r0, #0
 8017b80:	d167      	bne.n	8017c52 <__gethex+0x10e>
 8017b82:	f899 0001 	ldrb.w	r0, [r9, #1]
 8017b86:	4626      	mov	r6, r4
 8017b88:	f7ff ffc6 	bl	8017b18 <__hexdig_fun>
 8017b8c:	2800      	cmp	r0, #0
 8017b8e:	d062      	beq.n	8017c56 <__gethex+0x112>
 8017b90:	4623      	mov	r3, r4
 8017b92:	7818      	ldrb	r0, [r3, #0]
 8017b94:	2830      	cmp	r0, #48	@ 0x30
 8017b96:	4699      	mov	r9, r3
 8017b98:	f103 0301 	add.w	r3, r3, #1
 8017b9c:	d0f9      	beq.n	8017b92 <__gethex+0x4e>
 8017b9e:	f7ff ffbb 	bl	8017b18 <__hexdig_fun>
 8017ba2:	fab0 f580 	clz	r5, r0
 8017ba6:	096d      	lsrs	r5, r5, #5
 8017ba8:	f04f 0b01 	mov.w	fp, #1
 8017bac:	464a      	mov	r2, r9
 8017bae:	4616      	mov	r6, r2
 8017bb0:	3201      	adds	r2, #1
 8017bb2:	7830      	ldrb	r0, [r6, #0]
 8017bb4:	f7ff ffb0 	bl	8017b18 <__hexdig_fun>
 8017bb8:	2800      	cmp	r0, #0
 8017bba:	d1f8      	bne.n	8017bae <__gethex+0x6a>
 8017bbc:	498d      	ldr	r1, [pc, #564]	@ (8017df4 <__gethex+0x2b0>)
 8017bbe:	2201      	movs	r2, #1
 8017bc0:	4630      	mov	r0, r6
 8017bc2:	f7ff fef9 	bl	80179b8 <strncmp>
 8017bc6:	2800      	cmp	r0, #0
 8017bc8:	d13f      	bne.n	8017c4a <__gethex+0x106>
 8017bca:	b944      	cbnz	r4, 8017bde <__gethex+0x9a>
 8017bcc:	1c74      	adds	r4, r6, #1
 8017bce:	4622      	mov	r2, r4
 8017bd0:	4616      	mov	r6, r2
 8017bd2:	3201      	adds	r2, #1
 8017bd4:	7830      	ldrb	r0, [r6, #0]
 8017bd6:	f7ff ff9f 	bl	8017b18 <__hexdig_fun>
 8017bda:	2800      	cmp	r0, #0
 8017bdc:	d1f8      	bne.n	8017bd0 <__gethex+0x8c>
 8017bde:	1ba4      	subs	r4, r4, r6
 8017be0:	00a7      	lsls	r7, r4, #2
 8017be2:	7833      	ldrb	r3, [r6, #0]
 8017be4:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 8017be8:	2b50      	cmp	r3, #80	@ 0x50
 8017bea:	d13e      	bne.n	8017c6a <__gethex+0x126>
 8017bec:	7873      	ldrb	r3, [r6, #1]
 8017bee:	2b2b      	cmp	r3, #43	@ 0x2b
 8017bf0:	d033      	beq.n	8017c5a <__gethex+0x116>
 8017bf2:	2b2d      	cmp	r3, #45	@ 0x2d
 8017bf4:	d034      	beq.n	8017c60 <__gethex+0x11c>
 8017bf6:	1c71      	adds	r1, r6, #1
 8017bf8:	2400      	movs	r4, #0
 8017bfa:	7808      	ldrb	r0, [r1, #0]
 8017bfc:	f7ff ff8c 	bl	8017b18 <__hexdig_fun>
 8017c00:	1e43      	subs	r3, r0, #1
 8017c02:	b2db      	uxtb	r3, r3
 8017c04:	2b18      	cmp	r3, #24
 8017c06:	d830      	bhi.n	8017c6a <__gethex+0x126>
 8017c08:	f1a0 0210 	sub.w	r2, r0, #16
 8017c0c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8017c10:	f7ff ff82 	bl	8017b18 <__hexdig_fun>
 8017c14:	f100 3cff 	add.w	ip, r0, #4294967295
 8017c18:	fa5f fc8c 	uxtb.w	ip, ip
 8017c1c:	f1bc 0f18 	cmp.w	ip, #24
 8017c20:	f04f 030a 	mov.w	r3, #10
 8017c24:	d91e      	bls.n	8017c64 <__gethex+0x120>
 8017c26:	b104      	cbz	r4, 8017c2a <__gethex+0xe6>
 8017c28:	4252      	negs	r2, r2
 8017c2a:	4417      	add	r7, r2
 8017c2c:	f8ca 1000 	str.w	r1, [sl]
 8017c30:	b1ed      	cbz	r5, 8017c6e <__gethex+0x12a>
 8017c32:	f1bb 0f00 	cmp.w	fp, #0
 8017c36:	bf0c      	ite	eq
 8017c38:	2506      	moveq	r5, #6
 8017c3a:	2500      	movne	r5, #0
 8017c3c:	4628      	mov	r0, r5
 8017c3e:	b005      	add	sp, #20
 8017c40:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017c44:	2500      	movs	r5, #0
 8017c46:	462c      	mov	r4, r5
 8017c48:	e7b0      	b.n	8017bac <__gethex+0x68>
 8017c4a:	2c00      	cmp	r4, #0
 8017c4c:	d1c7      	bne.n	8017bde <__gethex+0x9a>
 8017c4e:	4627      	mov	r7, r4
 8017c50:	e7c7      	b.n	8017be2 <__gethex+0x9e>
 8017c52:	464e      	mov	r6, r9
 8017c54:	462f      	mov	r7, r5
 8017c56:	2501      	movs	r5, #1
 8017c58:	e7c3      	b.n	8017be2 <__gethex+0x9e>
 8017c5a:	2400      	movs	r4, #0
 8017c5c:	1cb1      	adds	r1, r6, #2
 8017c5e:	e7cc      	b.n	8017bfa <__gethex+0xb6>
 8017c60:	2401      	movs	r4, #1
 8017c62:	e7fb      	b.n	8017c5c <__gethex+0x118>
 8017c64:	fb03 0002 	mla	r0, r3, r2, r0
 8017c68:	e7ce      	b.n	8017c08 <__gethex+0xc4>
 8017c6a:	4631      	mov	r1, r6
 8017c6c:	e7de      	b.n	8017c2c <__gethex+0xe8>
 8017c6e:	eba6 0309 	sub.w	r3, r6, r9
 8017c72:	3b01      	subs	r3, #1
 8017c74:	4629      	mov	r1, r5
 8017c76:	2b07      	cmp	r3, #7
 8017c78:	dc0a      	bgt.n	8017c90 <__gethex+0x14c>
 8017c7a:	9801      	ldr	r0, [sp, #4]
 8017c7c:	f7fe f950 	bl	8015f20 <_Balloc>
 8017c80:	4604      	mov	r4, r0
 8017c82:	b940      	cbnz	r0, 8017c96 <__gethex+0x152>
 8017c84:	4b5c      	ldr	r3, [pc, #368]	@ (8017df8 <__gethex+0x2b4>)
 8017c86:	4602      	mov	r2, r0
 8017c88:	21e4      	movs	r1, #228	@ 0xe4
 8017c8a:	485c      	ldr	r0, [pc, #368]	@ (8017dfc <__gethex+0x2b8>)
 8017c8c:	f7ff fec0 	bl	8017a10 <__assert_func>
 8017c90:	3101      	adds	r1, #1
 8017c92:	105b      	asrs	r3, r3, #1
 8017c94:	e7ef      	b.n	8017c76 <__gethex+0x132>
 8017c96:	f100 0a14 	add.w	sl, r0, #20
 8017c9a:	2300      	movs	r3, #0
 8017c9c:	4655      	mov	r5, sl
 8017c9e:	469b      	mov	fp, r3
 8017ca0:	45b1      	cmp	r9, r6
 8017ca2:	d337      	bcc.n	8017d14 <__gethex+0x1d0>
 8017ca4:	f845 bb04 	str.w	fp, [r5], #4
 8017ca8:	eba5 050a 	sub.w	r5, r5, sl
 8017cac:	10ad      	asrs	r5, r5, #2
 8017cae:	6125      	str	r5, [r4, #16]
 8017cb0:	4658      	mov	r0, fp
 8017cb2:	f7fe fa27 	bl	8016104 <__hi0bits>
 8017cb6:	016d      	lsls	r5, r5, #5
 8017cb8:	f8d8 6000 	ldr.w	r6, [r8]
 8017cbc:	1a2d      	subs	r5, r5, r0
 8017cbe:	42b5      	cmp	r5, r6
 8017cc0:	dd54      	ble.n	8017d6c <__gethex+0x228>
 8017cc2:	1bad      	subs	r5, r5, r6
 8017cc4:	4629      	mov	r1, r5
 8017cc6:	4620      	mov	r0, r4
 8017cc8:	f7fe fdb3 	bl	8016832 <__any_on>
 8017ccc:	4681      	mov	r9, r0
 8017cce:	b178      	cbz	r0, 8017cf0 <__gethex+0x1ac>
 8017cd0:	1e6b      	subs	r3, r5, #1
 8017cd2:	1159      	asrs	r1, r3, #5
 8017cd4:	f003 021f 	and.w	r2, r3, #31
 8017cd8:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8017cdc:	f04f 0901 	mov.w	r9, #1
 8017ce0:	fa09 f202 	lsl.w	r2, r9, r2
 8017ce4:	420a      	tst	r2, r1
 8017ce6:	d003      	beq.n	8017cf0 <__gethex+0x1ac>
 8017ce8:	454b      	cmp	r3, r9
 8017cea:	dc36      	bgt.n	8017d5a <__gethex+0x216>
 8017cec:	f04f 0902 	mov.w	r9, #2
 8017cf0:	4629      	mov	r1, r5
 8017cf2:	4620      	mov	r0, r4
 8017cf4:	f7ff febe 	bl	8017a74 <rshift>
 8017cf8:	442f      	add	r7, r5
 8017cfa:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8017cfe:	42bb      	cmp	r3, r7
 8017d00:	da42      	bge.n	8017d88 <__gethex+0x244>
 8017d02:	9801      	ldr	r0, [sp, #4]
 8017d04:	4621      	mov	r1, r4
 8017d06:	f7fe f94b 	bl	8015fa0 <_Bfree>
 8017d0a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8017d0c:	2300      	movs	r3, #0
 8017d0e:	6013      	str	r3, [r2, #0]
 8017d10:	25a3      	movs	r5, #163	@ 0xa3
 8017d12:	e793      	b.n	8017c3c <__gethex+0xf8>
 8017d14:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 8017d18:	2a2e      	cmp	r2, #46	@ 0x2e
 8017d1a:	d012      	beq.n	8017d42 <__gethex+0x1fe>
 8017d1c:	2b20      	cmp	r3, #32
 8017d1e:	d104      	bne.n	8017d2a <__gethex+0x1e6>
 8017d20:	f845 bb04 	str.w	fp, [r5], #4
 8017d24:	f04f 0b00 	mov.w	fp, #0
 8017d28:	465b      	mov	r3, fp
 8017d2a:	7830      	ldrb	r0, [r6, #0]
 8017d2c:	9303      	str	r3, [sp, #12]
 8017d2e:	f7ff fef3 	bl	8017b18 <__hexdig_fun>
 8017d32:	9b03      	ldr	r3, [sp, #12]
 8017d34:	f000 000f 	and.w	r0, r0, #15
 8017d38:	4098      	lsls	r0, r3
 8017d3a:	ea4b 0b00 	orr.w	fp, fp, r0
 8017d3e:	3304      	adds	r3, #4
 8017d40:	e7ae      	b.n	8017ca0 <__gethex+0x15c>
 8017d42:	45b1      	cmp	r9, r6
 8017d44:	d8ea      	bhi.n	8017d1c <__gethex+0x1d8>
 8017d46:	492b      	ldr	r1, [pc, #172]	@ (8017df4 <__gethex+0x2b0>)
 8017d48:	9303      	str	r3, [sp, #12]
 8017d4a:	2201      	movs	r2, #1
 8017d4c:	4630      	mov	r0, r6
 8017d4e:	f7ff fe33 	bl	80179b8 <strncmp>
 8017d52:	9b03      	ldr	r3, [sp, #12]
 8017d54:	2800      	cmp	r0, #0
 8017d56:	d1e1      	bne.n	8017d1c <__gethex+0x1d8>
 8017d58:	e7a2      	b.n	8017ca0 <__gethex+0x15c>
 8017d5a:	1ea9      	subs	r1, r5, #2
 8017d5c:	4620      	mov	r0, r4
 8017d5e:	f7fe fd68 	bl	8016832 <__any_on>
 8017d62:	2800      	cmp	r0, #0
 8017d64:	d0c2      	beq.n	8017cec <__gethex+0x1a8>
 8017d66:	f04f 0903 	mov.w	r9, #3
 8017d6a:	e7c1      	b.n	8017cf0 <__gethex+0x1ac>
 8017d6c:	da09      	bge.n	8017d82 <__gethex+0x23e>
 8017d6e:	1b75      	subs	r5, r6, r5
 8017d70:	4621      	mov	r1, r4
 8017d72:	9801      	ldr	r0, [sp, #4]
 8017d74:	462a      	mov	r2, r5
 8017d76:	f7fe fb23 	bl	80163c0 <__lshift>
 8017d7a:	1b7f      	subs	r7, r7, r5
 8017d7c:	4604      	mov	r4, r0
 8017d7e:	f100 0a14 	add.w	sl, r0, #20
 8017d82:	f04f 0900 	mov.w	r9, #0
 8017d86:	e7b8      	b.n	8017cfa <__gethex+0x1b6>
 8017d88:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8017d8c:	42bd      	cmp	r5, r7
 8017d8e:	dd6f      	ble.n	8017e70 <__gethex+0x32c>
 8017d90:	1bed      	subs	r5, r5, r7
 8017d92:	42ae      	cmp	r6, r5
 8017d94:	dc34      	bgt.n	8017e00 <__gethex+0x2bc>
 8017d96:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8017d9a:	2b02      	cmp	r3, #2
 8017d9c:	d022      	beq.n	8017de4 <__gethex+0x2a0>
 8017d9e:	2b03      	cmp	r3, #3
 8017da0:	d024      	beq.n	8017dec <__gethex+0x2a8>
 8017da2:	2b01      	cmp	r3, #1
 8017da4:	d115      	bne.n	8017dd2 <__gethex+0x28e>
 8017da6:	42ae      	cmp	r6, r5
 8017da8:	d113      	bne.n	8017dd2 <__gethex+0x28e>
 8017daa:	2e01      	cmp	r6, #1
 8017dac:	d10b      	bne.n	8017dc6 <__gethex+0x282>
 8017dae:	9a02      	ldr	r2, [sp, #8]
 8017db0:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8017db4:	6013      	str	r3, [r2, #0]
 8017db6:	2301      	movs	r3, #1
 8017db8:	6123      	str	r3, [r4, #16]
 8017dba:	f8ca 3000 	str.w	r3, [sl]
 8017dbe:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8017dc0:	2562      	movs	r5, #98	@ 0x62
 8017dc2:	601c      	str	r4, [r3, #0]
 8017dc4:	e73a      	b.n	8017c3c <__gethex+0xf8>
 8017dc6:	1e71      	subs	r1, r6, #1
 8017dc8:	4620      	mov	r0, r4
 8017dca:	f7fe fd32 	bl	8016832 <__any_on>
 8017dce:	2800      	cmp	r0, #0
 8017dd0:	d1ed      	bne.n	8017dae <__gethex+0x26a>
 8017dd2:	9801      	ldr	r0, [sp, #4]
 8017dd4:	4621      	mov	r1, r4
 8017dd6:	f7fe f8e3 	bl	8015fa0 <_Bfree>
 8017dda:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8017ddc:	2300      	movs	r3, #0
 8017dde:	6013      	str	r3, [r2, #0]
 8017de0:	2550      	movs	r5, #80	@ 0x50
 8017de2:	e72b      	b.n	8017c3c <__gethex+0xf8>
 8017de4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8017de6:	2b00      	cmp	r3, #0
 8017de8:	d1f3      	bne.n	8017dd2 <__gethex+0x28e>
 8017dea:	e7e0      	b.n	8017dae <__gethex+0x26a>
 8017dec:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8017dee:	2b00      	cmp	r3, #0
 8017df0:	d1dd      	bne.n	8017dae <__gethex+0x26a>
 8017df2:	e7ee      	b.n	8017dd2 <__gethex+0x28e>
 8017df4:	0801bffb 	.word	0x0801bffb
 8017df8:	0801bf91 	.word	0x0801bf91
 8017dfc:	0801c052 	.word	0x0801c052
 8017e00:	1e6f      	subs	r7, r5, #1
 8017e02:	f1b9 0f00 	cmp.w	r9, #0
 8017e06:	d130      	bne.n	8017e6a <__gethex+0x326>
 8017e08:	b127      	cbz	r7, 8017e14 <__gethex+0x2d0>
 8017e0a:	4639      	mov	r1, r7
 8017e0c:	4620      	mov	r0, r4
 8017e0e:	f7fe fd10 	bl	8016832 <__any_on>
 8017e12:	4681      	mov	r9, r0
 8017e14:	117a      	asrs	r2, r7, #5
 8017e16:	2301      	movs	r3, #1
 8017e18:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8017e1c:	f007 071f 	and.w	r7, r7, #31
 8017e20:	40bb      	lsls	r3, r7
 8017e22:	4213      	tst	r3, r2
 8017e24:	4629      	mov	r1, r5
 8017e26:	4620      	mov	r0, r4
 8017e28:	bf18      	it	ne
 8017e2a:	f049 0902 	orrne.w	r9, r9, #2
 8017e2e:	f7ff fe21 	bl	8017a74 <rshift>
 8017e32:	f8d8 7004 	ldr.w	r7, [r8, #4]
 8017e36:	1b76      	subs	r6, r6, r5
 8017e38:	2502      	movs	r5, #2
 8017e3a:	f1b9 0f00 	cmp.w	r9, #0
 8017e3e:	d047      	beq.n	8017ed0 <__gethex+0x38c>
 8017e40:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8017e44:	2b02      	cmp	r3, #2
 8017e46:	d015      	beq.n	8017e74 <__gethex+0x330>
 8017e48:	2b03      	cmp	r3, #3
 8017e4a:	d017      	beq.n	8017e7c <__gethex+0x338>
 8017e4c:	2b01      	cmp	r3, #1
 8017e4e:	d109      	bne.n	8017e64 <__gethex+0x320>
 8017e50:	f019 0f02 	tst.w	r9, #2
 8017e54:	d006      	beq.n	8017e64 <__gethex+0x320>
 8017e56:	f8da 3000 	ldr.w	r3, [sl]
 8017e5a:	ea49 0903 	orr.w	r9, r9, r3
 8017e5e:	f019 0f01 	tst.w	r9, #1
 8017e62:	d10e      	bne.n	8017e82 <__gethex+0x33e>
 8017e64:	f045 0510 	orr.w	r5, r5, #16
 8017e68:	e032      	b.n	8017ed0 <__gethex+0x38c>
 8017e6a:	f04f 0901 	mov.w	r9, #1
 8017e6e:	e7d1      	b.n	8017e14 <__gethex+0x2d0>
 8017e70:	2501      	movs	r5, #1
 8017e72:	e7e2      	b.n	8017e3a <__gethex+0x2f6>
 8017e74:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8017e76:	f1c3 0301 	rsb	r3, r3, #1
 8017e7a:	930f      	str	r3, [sp, #60]	@ 0x3c
 8017e7c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8017e7e:	2b00      	cmp	r3, #0
 8017e80:	d0f0      	beq.n	8017e64 <__gethex+0x320>
 8017e82:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8017e86:	f104 0314 	add.w	r3, r4, #20
 8017e8a:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8017e8e:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8017e92:	f04f 0c00 	mov.w	ip, #0
 8017e96:	4618      	mov	r0, r3
 8017e98:	f853 2b04 	ldr.w	r2, [r3], #4
 8017e9c:	f1b2 3fff 	cmp.w	r2, #4294967295
 8017ea0:	d01b      	beq.n	8017eda <__gethex+0x396>
 8017ea2:	3201      	adds	r2, #1
 8017ea4:	6002      	str	r2, [r0, #0]
 8017ea6:	2d02      	cmp	r5, #2
 8017ea8:	f104 0314 	add.w	r3, r4, #20
 8017eac:	d13c      	bne.n	8017f28 <__gethex+0x3e4>
 8017eae:	f8d8 2000 	ldr.w	r2, [r8]
 8017eb2:	3a01      	subs	r2, #1
 8017eb4:	42b2      	cmp	r2, r6
 8017eb6:	d109      	bne.n	8017ecc <__gethex+0x388>
 8017eb8:	1171      	asrs	r1, r6, #5
 8017eba:	2201      	movs	r2, #1
 8017ebc:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8017ec0:	f006 061f 	and.w	r6, r6, #31
 8017ec4:	fa02 f606 	lsl.w	r6, r2, r6
 8017ec8:	421e      	tst	r6, r3
 8017eca:	d13a      	bne.n	8017f42 <__gethex+0x3fe>
 8017ecc:	f045 0520 	orr.w	r5, r5, #32
 8017ed0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8017ed2:	601c      	str	r4, [r3, #0]
 8017ed4:	9b02      	ldr	r3, [sp, #8]
 8017ed6:	601f      	str	r7, [r3, #0]
 8017ed8:	e6b0      	b.n	8017c3c <__gethex+0xf8>
 8017eda:	4299      	cmp	r1, r3
 8017edc:	f843 cc04 	str.w	ip, [r3, #-4]
 8017ee0:	d8d9      	bhi.n	8017e96 <__gethex+0x352>
 8017ee2:	68a3      	ldr	r3, [r4, #8]
 8017ee4:	459b      	cmp	fp, r3
 8017ee6:	db17      	blt.n	8017f18 <__gethex+0x3d4>
 8017ee8:	6861      	ldr	r1, [r4, #4]
 8017eea:	9801      	ldr	r0, [sp, #4]
 8017eec:	3101      	adds	r1, #1
 8017eee:	f7fe f817 	bl	8015f20 <_Balloc>
 8017ef2:	4681      	mov	r9, r0
 8017ef4:	b918      	cbnz	r0, 8017efe <__gethex+0x3ba>
 8017ef6:	4b1a      	ldr	r3, [pc, #104]	@ (8017f60 <__gethex+0x41c>)
 8017ef8:	4602      	mov	r2, r0
 8017efa:	2184      	movs	r1, #132	@ 0x84
 8017efc:	e6c5      	b.n	8017c8a <__gethex+0x146>
 8017efe:	6922      	ldr	r2, [r4, #16]
 8017f00:	3202      	adds	r2, #2
 8017f02:	f104 010c 	add.w	r1, r4, #12
 8017f06:	0092      	lsls	r2, r2, #2
 8017f08:	300c      	adds	r0, #12
 8017f0a:	f7fd f89c 	bl	8015046 <memcpy>
 8017f0e:	4621      	mov	r1, r4
 8017f10:	9801      	ldr	r0, [sp, #4]
 8017f12:	f7fe f845 	bl	8015fa0 <_Bfree>
 8017f16:	464c      	mov	r4, r9
 8017f18:	6923      	ldr	r3, [r4, #16]
 8017f1a:	1c5a      	adds	r2, r3, #1
 8017f1c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8017f20:	6122      	str	r2, [r4, #16]
 8017f22:	2201      	movs	r2, #1
 8017f24:	615a      	str	r2, [r3, #20]
 8017f26:	e7be      	b.n	8017ea6 <__gethex+0x362>
 8017f28:	6922      	ldr	r2, [r4, #16]
 8017f2a:	455a      	cmp	r2, fp
 8017f2c:	dd0b      	ble.n	8017f46 <__gethex+0x402>
 8017f2e:	2101      	movs	r1, #1
 8017f30:	4620      	mov	r0, r4
 8017f32:	f7ff fd9f 	bl	8017a74 <rshift>
 8017f36:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8017f3a:	3701      	adds	r7, #1
 8017f3c:	42bb      	cmp	r3, r7
 8017f3e:	f6ff aee0 	blt.w	8017d02 <__gethex+0x1be>
 8017f42:	2501      	movs	r5, #1
 8017f44:	e7c2      	b.n	8017ecc <__gethex+0x388>
 8017f46:	f016 061f 	ands.w	r6, r6, #31
 8017f4a:	d0fa      	beq.n	8017f42 <__gethex+0x3fe>
 8017f4c:	4453      	add	r3, sl
 8017f4e:	f1c6 0620 	rsb	r6, r6, #32
 8017f52:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8017f56:	f7fe f8d5 	bl	8016104 <__hi0bits>
 8017f5a:	42b0      	cmp	r0, r6
 8017f5c:	dbe7      	blt.n	8017f2e <__gethex+0x3ea>
 8017f5e:	e7f0      	b.n	8017f42 <__gethex+0x3fe>
 8017f60:	0801bf91 	.word	0x0801bf91

08017f64 <L_shift>:
 8017f64:	f1c2 0208 	rsb	r2, r2, #8
 8017f68:	0092      	lsls	r2, r2, #2
 8017f6a:	b570      	push	{r4, r5, r6, lr}
 8017f6c:	f1c2 0620 	rsb	r6, r2, #32
 8017f70:	6843      	ldr	r3, [r0, #4]
 8017f72:	6804      	ldr	r4, [r0, #0]
 8017f74:	fa03 f506 	lsl.w	r5, r3, r6
 8017f78:	432c      	orrs	r4, r5
 8017f7a:	40d3      	lsrs	r3, r2
 8017f7c:	6004      	str	r4, [r0, #0]
 8017f7e:	f840 3f04 	str.w	r3, [r0, #4]!
 8017f82:	4288      	cmp	r0, r1
 8017f84:	d3f4      	bcc.n	8017f70 <L_shift+0xc>
 8017f86:	bd70      	pop	{r4, r5, r6, pc}

08017f88 <__match>:
 8017f88:	b530      	push	{r4, r5, lr}
 8017f8a:	6803      	ldr	r3, [r0, #0]
 8017f8c:	3301      	adds	r3, #1
 8017f8e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8017f92:	b914      	cbnz	r4, 8017f9a <__match+0x12>
 8017f94:	6003      	str	r3, [r0, #0]
 8017f96:	2001      	movs	r0, #1
 8017f98:	bd30      	pop	{r4, r5, pc}
 8017f9a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8017f9e:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 8017fa2:	2d19      	cmp	r5, #25
 8017fa4:	bf98      	it	ls
 8017fa6:	3220      	addls	r2, #32
 8017fa8:	42a2      	cmp	r2, r4
 8017faa:	d0f0      	beq.n	8017f8e <__match+0x6>
 8017fac:	2000      	movs	r0, #0
 8017fae:	e7f3      	b.n	8017f98 <__match+0x10>

08017fb0 <__hexnan>:
 8017fb0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017fb4:	680b      	ldr	r3, [r1, #0]
 8017fb6:	6801      	ldr	r1, [r0, #0]
 8017fb8:	115e      	asrs	r6, r3, #5
 8017fba:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8017fbe:	f013 031f 	ands.w	r3, r3, #31
 8017fc2:	b087      	sub	sp, #28
 8017fc4:	bf18      	it	ne
 8017fc6:	3604      	addne	r6, #4
 8017fc8:	2500      	movs	r5, #0
 8017fca:	1f37      	subs	r7, r6, #4
 8017fcc:	4682      	mov	sl, r0
 8017fce:	4690      	mov	r8, r2
 8017fd0:	9301      	str	r3, [sp, #4]
 8017fd2:	f846 5c04 	str.w	r5, [r6, #-4]
 8017fd6:	46b9      	mov	r9, r7
 8017fd8:	463c      	mov	r4, r7
 8017fda:	9502      	str	r5, [sp, #8]
 8017fdc:	46ab      	mov	fp, r5
 8017fde:	784a      	ldrb	r2, [r1, #1]
 8017fe0:	1c4b      	adds	r3, r1, #1
 8017fe2:	9303      	str	r3, [sp, #12]
 8017fe4:	b342      	cbz	r2, 8018038 <__hexnan+0x88>
 8017fe6:	4610      	mov	r0, r2
 8017fe8:	9105      	str	r1, [sp, #20]
 8017fea:	9204      	str	r2, [sp, #16]
 8017fec:	f7ff fd94 	bl	8017b18 <__hexdig_fun>
 8017ff0:	2800      	cmp	r0, #0
 8017ff2:	d151      	bne.n	8018098 <__hexnan+0xe8>
 8017ff4:	9a04      	ldr	r2, [sp, #16]
 8017ff6:	9905      	ldr	r1, [sp, #20]
 8017ff8:	2a20      	cmp	r2, #32
 8017ffa:	d818      	bhi.n	801802e <__hexnan+0x7e>
 8017ffc:	9b02      	ldr	r3, [sp, #8]
 8017ffe:	459b      	cmp	fp, r3
 8018000:	dd13      	ble.n	801802a <__hexnan+0x7a>
 8018002:	454c      	cmp	r4, r9
 8018004:	d206      	bcs.n	8018014 <__hexnan+0x64>
 8018006:	2d07      	cmp	r5, #7
 8018008:	dc04      	bgt.n	8018014 <__hexnan+0x64>
 801800a:	462a      	mov	r2, r5
 801800c:	4649      	mov	r1, r9
 801800e:	4620      	mov	r0, r4
 8018010:	f7ff ffa8 	bl	8017f64 <L_shift>
 8018014:	4544      	cmp	r4, r8
 8018016:	d952      	bls.n	80180be <__hexnan+0x10e>
 8018018:	2300      	movs	r3, #0
 801801a:	f1a4 0904 	sub.w	r9, r4, #4
 801801e:	f844 3c04 	str.w	r3, [r4, #-4]
 8018022:	f8cd b008 	str.w	fp, [sp, #8]
 8018026:	464c      	mov	r4, r9
 8018028:	461d      	mov	r5, r3
 801802a:	9903      	ldr	r1, [sp, #12]
 801802c:	e7d7      	b.n	8017fde <__hexnan+0x2e>
 801802e:	2a29      	cmp	r2, #41	@ 0x29
 8018030:	d157      	bne.n	80180e2 <__hexnan+0x132>
 8018032:	3102      	adds	r1, #2
 8018034:	f8ca 1000 	str.w	r1, [sl]
 8018038:	f1bb 0f00 	cmp.w	fp, #0
 801803c:	d051      	beq.n	80180e2 <__hexnan+0x132>
 801803e:	454c      	cmp	r4, r9
 8018040:	d206      	bcs.n	8018050 <__hexnan+0xa0>
 8018042:	2d07      	cmp	r5, #7
 8018044:	dc04      	bgt.n	8018050 <__hexnan+0xa0>
 8018046:	462a      	mov	r2, r5
 8018048:	4649      	mov	r1, r9
 801804a:	4620      	mov	r0, r4
 801804c:	f7ff ff8a 	bl	8017f64 <L_shift>
 8018050:	4544      	cmp	r4, r8
 8018052:	d936      	bls.n	80180c2 <__hexnan+0x112>
 8018054:	f1a8 0204 	sub.w	r2, r8, #4
 8018058:	4623      	mov	r3, r4
 801805a:	f853 1b04 	ldr.w	r1, [r3], #4
 801805e:	f842 1f04 	str.w	r1, [r2, #4]!
 8018062:	429f      	cmp	r7, r3
 8018064:	d2f9      	bcs.n	801805a <__hexnan+0xaa>
 8018066:	1b3b      	subs	r3, r7, r4
 8018068:	f023 0303 	bic.w	r3, r3, #3
 801806c:	3304      	adds	r3, #4
 801806e:	3401      	adds	r4, #1
 8018070:	3e03      	subs	r6, #3
 8018072:	42b4      	cmp	r4, r6
 8018074:	bf88      	it	hi
 8018076:	2304      	movhi	r3, #4
 8018078:	4443      	add	r3, r8
 801807a:	2200      	movs	r2, #0
 801807c:	f843 2b04 	str.w	r2, [r3], #4
 8018080:	429f      	cmp	r7, r3
 8018082:	d2fb      	bcs.n	801807c <__hexnan+0xcc>
 8018084:	683b      	ldr	r3, [r7, #0]
 8018086:	b91b      	cbnz	r3, 8018090 <__hexnan+0xe0>
 8018088:	4547      	cmp	r7, r8
 801808a:	d128      	bne.n	80180de <__hexnan+0x12e>
 801808c:	2301      	movs	r3, #1
 801808e:	603b      	str	r3, [r7, #0]
 8018090:	2005      	movs	r0, #5
 8018092:	b007      	add	sp, #28
 8018094:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8018098:	3501      	adds	r5, #1
 801809a:	2d08      	cmp	r5, #8
 801809c:	f10b 0b01 	add.w	fp, fp, #1
 80180a0:	dd06      	ble.n	80180b0 <__hexnan+0x100>
 80180a2:	4544      	cmp	r4, r8
 80180a4:	d9c1      	bls.n	801802a <__hexnan+0x7a>
 80180a6:	2300      	movs	r3, #0
 80180a8:	f844 3c04 	str.w	r3, [r4, #-4]
 80180ac:	2501      	movs	r5, #1
 80180ae:	3c04      	subs	r4, #4
 80180b0:	6822      	ldr	r2, [r4, #0]
 80180b2:	f000 000f 	and.w	r0, r0, #15
 80180b6:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 80180ba:	6020      	str	r0, [r4, #0]
 80180bc:	e7b5      	b.n	801802a <__hexnan+0x7a>
 80180be:	2508      	movs	r5, #8
 80180c0:	e7b3      	b.n	801802a <__hexnan+0x7a>
 80180c2:	9b01      	ldr	r3, [sp, #4]
 80180c4:	2b00      	cmp	r3, #0
 80180c6:	d0dd      	beq.n	8018084 <__hexnan+0xd4>
 80180c8:	f1c3 0320 	rsb	r3, r3, #32
 80180cc:	f04f 32ff 	mov.w	r2, #4294967295
 80180d0:	40da      	lsrs	r2, r3
 80180d2:	f856 3c04 	ldr.w	r3, [r6, #-4]
 80180d6:	4013      	ands	r3, r2
 80180d8:	f846 3c04 	str.w	r3, [r6, #-4]
 80180dc:	e7d2      	b.n	8018084 <__hexnan+0xd4>
 80180de:	3f04      	subs	r7, #4
 80180e0:	e7d0      	b.n	8018084 <__hexnan+0xd4>
 80180e2:	2004      	movs	r0, #4
 80180e4:	e7d5      	b.n	8018092 <__hexnan+0xe2>

080180e6 <__ascii_mbtowc>:
 80180e6:	b082      	sub	sp, #8
 80180e8:	b901      	cbnz	r1, 80180ec <__ascii_mbtowc+0x6>
 80180ea:	a901      	add	r1, sp, #4
 80180ec:	b142      	cbz	r2, 8018100 <__ascii_mbtowc+0x1a>
 80180ee:	b14b      	cbz	r3, 8018104 <__ascii_mbtowc+0x1e>
 80180f0:	7813      	ldrb	r3, [r2, #0]
 80180f2:	600b      	str	r3, [r1, #0]
 80180f4:	7812      	ldrb	r2, [r2, #0]
 80180f6:	1e10      	subs	r0, r2, #0
 80180f8:	bf18      	it	ne
 80180fa:	2001      	movne	r0, #1
 80180fc:	b002      	add	sp, #8
 80180fe:	4770      	bx	lr
 8018100:	4610      	mov	r0, r2
 8018102:	e7fb      	b.n	80180fc <__ascii_mbtowc+0x16>
 8018104:	f06f 0001 	mvn.w	r0, #1
 8018108:	e7f8      	b.n	80180fc <__ascii_mbtowc+0x16>

0801810a <_realloc_r>:
 801810a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801810e:	4607      	mov	r7, r0
 8018110:	4614      	mov	r4, r2
 8018112:	460d      	mov	r5, r1
 8018114:	b921      	cbnz	r1, 8018120 <_realloc_r+0x16>
 8018116:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801811a:	4611      	mov	r1, r2
 801811c:	f7fd be74 	b.w	8015e08 <_malloc_r>
 8018120:	b92a      	cbnz	r2, 801812e <_realloc_r+0x24>
 8018122:	f7fd fdfd 	bl	8015d20 <_free_r>
 8018126:	4625      	mov	r5, r4
 8018128:	4628      	mov	r0, r5
 801812a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801812e:	f000 f840 	bl	80181b2 <_malloc_usable_size_r>
 8018132:	4284      	cmp	r4, r0
 8018134:	4606      	mov	r6, r0
 8018136:	d802      	bhi.n	801813e <_realloc_r+0x34>
 8018138:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 801813c:	d8f4      	bhi.n	8018128 <_realloc_r+0x1e>
 801813e:	4621      	mov	r1, r4
 8018140:	4638      	mov	r0, r7
 8018142:	f7fd fe61 	bl	8015e08 <_malloc_r>
 8018146:	4680      	mov	r8, r0
 8018148:	b908      	cbnz	r0, 801814e <_realloc_r+0x44>
 801814a:	4645      	mov	r5, r8
 801814c:	e7ec      	b.n	8018128 <_realloc_r+0x1e>
 801814e:	42b4      	cmp	r4, r6
 8018150:	4622      	mov	r2, r4
 8018152:	4629      	mov	r1, r5
 8018154:	bf28      	it	cs
 8018156:	4632      	movcs	r2, r6
 8018158:	f7fc ff75 	bl	8015046 <memcpy>
 801815c:	4629      	mov	r1, r5
 801815e:	4638      	mov	r0, r7
 8018160:	f7fd fdde 	bl	8015d20 <_free_r>
 8018164:	e7f1      	b.n	801814a <_realloc_r+0x40>

08018166 <__ascii_wctomb>:
 8018166:	4603      	mov	r3, r0
 8018168:	4608      	mov	r0, r1
 801816a:	b141      	cbz	r1, 801817e <__ascii_wctomb+0x18>
 801816c:	2aff      	cmp	r2, #255	@ 0xff
 801816e:	d904      	bls.n	801817a <__ascii_wctomb+0x14>
 8018170:	228a      	movs	r2, #138	@ 0x8a
 8018172:	601a      	str	r2, [r3, #0]
 8018174:	f04f 30ff 	mov.w	r0, #4294967295
 8018178:	4770      	bx	lr
 801817a:	700a      	strb	r2, [r1, #0]
 801817c:	2001      	movs	r0, #1
 801817e:	4770      	bx	lr

08018180 <fiprintf>:
 8018180:	b40e      	push	{r1, r2, r3}
 8018182:	b503      	push	{r0, r1, lr}
 8018184:	4601      	mov	r1, r0
 8018186:	ab03      	add	r3, sp, #12
 8018188:	4805      	ldr	r0, [pc, #20]	@ (80181a0 <fiprintf+0x20>)
 801818a:	f853 2b04 	ldr.w	r2, [r3], #4
 801818e:	6800      	ldr	r0, [r0, #0]
 8018190:	9301      	str	r3, [sp, #4]
 8018192:	f000 f83f 	bl	8018214 <_vfiprintf_r>
 8018196:	b002      	add	sp, #8
 8018198:	f85d eb04 	ldr.w	lr, [sp], #4
 801819c:	b003      	add	sp, #12
 801819e:	4770      	bx	lr
 80181a0:	20000054 	.word	0x20000054

080181a4 <abort>:
 80181a4:	b508      	push	{r3, lr}
 80181a6:	2006      	movs	r0, #6
 80181a8:	f000 fa08 	bl	80185bc <raise>
 80181ac:	2001      	movs	r0, #1
 80181ae:	f7ec fa3b 	bl	8004628 <_exit>

080181b2 <_malloc_usable_size_r>:
 80181b2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80181b6:	1f18      	subs	r0, r3, #4
 80181b8:	2b00      	cmp	r3, #0
 80181ba:	bfbc      	itt	lt
 80181bc:	580b      	ldrlt	r3, [r1, r0]
 80181be:	18c0      	addlt	r0, r0, r3
 80181c0:	4770      	bx	lr

080181c2 <__sfputc_r>:
 80181c2:	6893      	ldr	r3, [r2, #8]
 80181c4:	3b01      	subs	r3, #1
 80181c6:	2b00      	cmp	r3, #0
 80181c8:	b410      	push	{r4}
 80181ca:	6093      	str	r3, [r2, #8]
 80181cc:	da08      	bge.n	80181e0 <__sfputc_r+0x1e>
 80181ce:	6994      	ldr	r4, [r2, #24]
 80181d0:	42a3      	cmp	r3, r4
 80181d2:	db01      	blt.n	80181d8 <__sfputc_r+0x16>
 80181d4:	290a      	cmp	r1, #10
 80181d6:	d103      	bne.n	80181e0 <__sfputc_r+0x1e>
 80181d8:	f85d 4b04 	ldr.w	r4, [sp], #4
 80181dc:	f000 b932 	b.w	8018444 <__swbuf_r>
 80181e0:	6813      	ldr	r3, [r2, #0]
 80181e2:	1c58      	adds	r0, r3, #1
 80181e4:	6010      	str	r0, [r2, #0]
 80181e6:	7019      	strb	r1, [r3, #0]
 80181e8:	4608      	mov	r0, r1
 80181ea:	f85d 4b04 	ldr.w	r4, [sp], #4
 80181ee:	4770      	bx	lr

080181f0 <__sfputs_r>:
 80181f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80181f2:	4606      	mov	r6, r0
 80181f4:	460f      	mov	r7, r1
 80181f6:	4614      	mov	r4, r2
 80181f8:	18d5      	adds	r5, r2, r3
 80181fa:	42ac      	cmp	r4, r5
 80181fc:	d101      	bne.n	8018202 <__sfputs_r+0x12>
 80181fe:	2000      	movs	r0, #0
 8018200:	e007      	b.n	8018212 <__sfputs_r+0x22>
 8018202:	f814 1b01 	ldrb.w	r1, [r4], #1
 8018206:	463a      	mov	r2, r7
 8018208:	4630      	mov	r0, r6
 801820a:	f7ff ffda 	bl	80181c2 <__sfputc_r>
 801820e:	1c43      	adds	r3, r0, #1
 8018210:	d1f3      	bne.n	80181fa <__sfputs_r+0xa>
 8018212:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08018214 <_vfiprintf_r>:
 8018214:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018218:	460d      	mov	r5, r1
 801821a:	b09d      	sub	sp, #116	@ 0x74
 801821c:	4614      	mov	r4, r2
 801821e:	4698      	mov	r8, r3
 8018220:	4606      	mov	r6, r0
 8018222:	b118      	cbz	r0, 801822c <_vfiprintf_r+0x18>
 8018224:	6a03      	ldr	r3, [r0, #32]
 8018226:	b90b      	cbnz	r3, 801822c <_vfiprintf_r+0x18>
 8018228:	f7fc fd5e 	bl	8014ce8 <__sinit>
 801822c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801822e:	07d9      	lsls	r1, r3, #31
 8018230:	d405      	bmi.n	801823e <_vfiprintf_r+0x2a>
 8018232:	89ab      	ldrh	r3, [r5, #12]
 8018234:	059a      	lsls	r2, r3, #22
 8018236:	d402      	bmi.n	801823e <_vfiprintf_r+0x2a>
 8018238:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801823a:	f7fc ff02 	bl	8015042 <__retarget_lock_acquire_recursive>
 801823e:	89ab      	ldrh	r3, [r5, #12]
 8018240:	071b      	lsls	r3, r3, #28
 8018242:	d501      	bpl.n	8018248 <_vfiprintf_r+0x34>
 8018244:	692b      	ldr	r3, [r5, #16]
 8018246:	b99b      	cbnz	r3, 8018270 <_vfiprintf_r+0x5c>
 8018248:	4629      	mov	r1, r5
 801824a:	4630      	mov	r0, r6
 801824c:	f000 f938 	bl	80184c0 <__swsetup_r>
 8018250:	b170      	cbz	r0, 8018270 <_vfiprintf_r+0x5c>
 8018252:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8018254:	07dc      	lsls	r4, r3, #31
 8018256:	d504      	bpl.n	8018262 <_vfiprintf_r+0x4e>
 8018258:	f04f 30ff 	mov.w	r0, #4294967295
 801825c:	b01d      	add	sp, #116	@ 0x74
 801825e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8018262:	89ab      	ldrh	r3, [r5, #12]
 8018264:	0598      	lsls	r0, r3, #22
 8018266:	d4f7      	bmi.n	8018258 <_vfiprintf_r+0x44>
 8018268:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801826a:	f7fc feeb 	bl	8015044 <__retarget_lock_release_recursive>
 801826e:	e7f3      	b.n	8018258 <_vfiprintf_r+0x44>
 8018270:	2300      	movs	r3, #0
 8018272:	9309      	str	r3, [sp, #36]	@ 0x24
 8018274:	2320      	movs	r3, #32
 8018276:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801827a:	f8cd 800c 	str.w	r8, [sp, #12]
 801827e:	2330      	movs	r3, #48	@ 0x30
 8018280:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8018430 <_vfiprintf_r+0x21c>
 8018284:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8018288:	f04f 0901 	mov.w	r9, #1
 801828c:	4623      	mov	r3, r4
 801828e:	469a      	mov	sl, r3
 8018290:	f813 2b01 	ldrb.w	r2, [r3], #1
 8018294:	b10a      	cbz	r2, 801829a <_vfiprintf_r+0x86>
 8018296:	2a25      	cmp	r2, #37	@ 0x25
 8018298:	d1f9      	bne.n	801828e <_vfiprintf_r+0x7a>
 801829a:	ebba 0b04 	subs.w	fp, sl, r4
 801829e:	d00b      	beq.n	80182b8 <_vfiprintf_r+0xa4>
 80182a0:	465b      	mov	r3, fp
 80182a2:	4622      	mov	r2, r4
 80182a4:	4629      	mov	r1, r5
 80182a6:	4630      	mov	r0, r6
 80182a8:	f7ff ffa2 	bl	80181f0 <__sfputs_r>
 80182ac:	3001      	adds	r0, #1
 80182ae:	f000 80a7 	beq.w	8018400 <_vfiprintf_r+0x1ec>
 80182b2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80182b4:	445a      	add	r2, fp
 80182b6:	9209      	str	r2, [sp, #36]	@ 0x24
 80182b8:	f89a 3000 	ldrb.w	r3, [sl]
 80182bc:	2b00      	cmp	r3, #0
 80182be:	f000 809f 	beq.w	8018400 <_vfiprintf_r+0x1ec>
 80182c2:	2300      	movs	r3, #0
 80182c4:	f04f 32ff 	mov.w	r2, #4294967295
 80182c8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80182cc:	f10a 0a01 	add.w	sl, sl, #1
 80182d0:	9304      	str	r3, [sp, #16]
 80182d2:	9307      	str	r3, [sp, #28]
 80182d4:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80182d8:	931a      	str	r3, [sp, #104]	@ 0x68
 80182da:	4654      	mov	r4, sl
 80182dc:	2205      	movs	r2, #5
 80182de:	f814 1b01 	ldrb.w	r1, [r4], #1
 80182e2:	4853      	ldr	r0, [pc, #332]	@ (8018430 <_vfiprintf_r+0x21c>)
 80182e4:	f7e7 ff9c 	bl	8000220 <memchr>
 80182e8:	9a04      	ldr	r2, [sp, #16]
 80182ea:	b9d8      	cbnz	r0, 8018324 <_vfiprintf_r+0x110>
 80182ec:	06d1      	lsls	r1, r2, #27
 80182ee:	bf44      	itt	mi
 80182f0:	2320      	movmi	r3, #32
 80182f2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80182f6:	0713      	lsls	r3, r2, #28
 80182f8:	bf44      	itt	mi
 80182fa:	232b      	movmi	r3, #43	@ 0x2b
 80182fc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8018300:	f89a 3000 	ldrb.w	r3, [sl]
 8018304:	2b2a      	cmp	r3, #42	@ 0x2a
 8018306:	d015      	beq.n	8018334 <_vfiprintf_r+0x120>
 8018308:	9a07      	ldr	r2, [sp, #28]
 801830a:	4654      	mov	r4, sl
 801830c:	2000      	movs	r0, #0
 801830e:	f04f 0c0a 	mov.w	ip, #10
 8018312:	4621      	mov	r1, r4
 8018314:	f811 3b01 	ldrb.w	r3, [r1], #1
 8018318:	3b30      	subs	r3, #48	@ 0x30
 801831a:	2b09      	cmp	r3, #9
 801831c:	d94b      	bls.n	80183b6 <_vfiprintf_r+0x1a2>
 801831e:	b1b0      	cbz	r0, 801834e <_vfiprintf_r+0x13a>
 8018320:	9207      	str	r2, [sp, #28]
 8018322:	e014      	b.n	801834e <_vfiprintf_r+0x13a>
 8018324:	eba0 0308 	sub.w	r3, r0, r8
 8018328:	fa09 f303 	lsl.w	r3, r9, r3
 801832c:	4313      	orrs	r3, r2
 801832e:	9304      	str	r3, [sp, #16]
 8018330:	46a2      	mov	sl, r4
 8018332:	e7d2      	b.n	80182da <_vfiprintf_r+0xc6>
 8018334:	9b03      	ldr	r3, [sp, #12]
 8018336:	1d19      	adds	r1, r3, #4
 8018338:	681b      	ldr	r3, [r3, #0]
 801833a:	9103      	str	r1, [sp, #12]
 801833c:	2b00      	cmp	r3, #0
 801833e:	bfbb      	ittet	lt
 8018340:	425b      	neglt	r3, r3
 8018342:	f042 0202 	orrlt.w	r2, r2, #2
 8018346:	9307      	strge	r3, [sp, #28]
 8018348:	9307      	strlt	r3, [sp, #28]
 801834a:	bfb8      	it	lt
 801834c:	9204      	strlt	r2, [sp, #16]
 801834e:	7823      	ldrb	r3, [r4, #0]
 8018350:	2b2e      	cmp	r3, #46	@ 0x2e
 8018352:	d10a      	bne.n	801836a <_vfiprintf_r+0x156>
 8018354:	7863      	ldrb	r3, [r4, #1]
 8018356:	2b2a      	cmp	r3, #42	@ 0x2a
 8018358:	d132      	bne.n	80183c0 <_vfiprintf_r+0x1ac>
 801835a:	9b03      	ldr	r3, [sp, #12]
 801835c:	1d1a      	adds	r2, r3, #4
 801835e:	681b      	ldr	r3, [r3, #0]
 8018360:	9203      	str	r2, [sp, #12]
 8018362:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8018366:	3402      	adds	r4, #2
 8018368:	9305      	str	r3, [sp, #20]
 801836a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8018440 <_vfiprintf_r+0x22c>
 801836e:	7821      	ldrb	r1, [r4, #0]
 8018370:	2203      	movs	r2, #3
 8018372:	4650      	mov	r0, sl
 8018374:	f7e7 ff54 	bl	8000220 <memchr>
 8018378:	b138      	cbz	r0, 801838a <_vfiprintf_r+0x176>
 801837a:	9b04      	ldr	r3, [sp, #16]
 801837c:	eba0 000a 	sub.w	r0, r0, sl
 8018380:	2240      	movs	r2, #64	@ 0x40
 8018382:	4082      	lsls	r2, r0
 8018384:	4313      	orrs	r3, r2
 8018386:	3401      	adds	r4, #1
 8018388:	9304      	str	r3, [sp, #16]
 801838a:	f814 1b01 	ldrb.w	r1, [r4], #1
 801838e:	4829      	ldr	r0, [pc, #164]	@ (8018434 <_vfiprintf_r+0x220>)
 8018390:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8018394:	2206      	movs	r2, #6
 8018396:	f7e7 ff43 	bl	8000220 <memchr>
 801839a:	2800      	cmp	r0, #0
 801839c:	d03f      	beq.n	801841e <_vfiprintf_r+0x20a>
 801839e:	4b26      	ldr	r3, [pc, #152]	@ (8018438 <_vfiprintf_r+0x224>)
 80183a0:	bb1b      	cbnz	r3, 80183ea <_vfiprintf_r+0x1d6>
 80183a2:	9b03      	ldr	r3, [sp, #12]
 80183a4:	3307      	adds	r3, #7
 80183a6:	f023 0307 	bic.w	r3, r3, #7
 80183aa:	3308      	adds	r3, #8
 80183ac:	9303      	str	r3, [sp, #12]
 80183ae:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80183b0:	443b      	add	r3, r7
 80183b2:	9309      	str	r3, [sp, #36]	@ 0x24
 80183b4:	e76a      	b.n	801828c <_vfiprintf_r+0x78>
 80183b6:	fb0c 3202 	mla	r2, ip, r2, r3
 80183ba:	460c      	mov	r4, r1
 80183bc:	2001      	movs	r0, #1
 80183be:	e7a8      	b.n	8018312 <_vfiprintf_r+0xfe>
 80183c0:	2300      	movs	r3, #0
 80183c2:	3401      	adds	r4, #1
 80183c4:	9305      	str	r3, [sp, #20]
 80183c6:	4619      	mov	r1, r3
 80183c8:	f04f 0c0a 	mov.w	ip, #10
 80183cc:	4620      	mov	r0, r4
 80183ce:	f810 2b01 	ldrb.w	r2, [r0], #1
 80183d2:	3a30      	subs	r2, #48	@ 0x30
 80183d4:	2a09      	cmp	r2, #9
 80183d6:	d903      	bls.n	80183e0 <_vfiprintf_r+0x1cc>
 80183d8:	2b00      	cmp	r3, #0
 80183da:	d0c6      	beq.n	801836a <_vfiprintf_r+0x156>
 80183dc:	9105      	str	r1, [sp, #20]
 80183de:	e7c4      	b.n	801836a <_vfiprintf_r+0x156>
 80183e0:	fb0c 2101 	mla	r1, ip, r1, r2
 80183e4:	4604      	mov	r4, r0
 80183e6:	2301      	movs	r3, #1
 80183e8:	e7f0      	b.n	80183cc <_vfiprintf_r+0x1b8>
 80183ea:	ab03      	add	r3, sp, #12
 80183ec:	9300      	str	r3, [sp, #0]
 80183ee:	462a      	mov	r2, r5
 80183f0:	4b12      	ldr	r3, [pc, #72]	@ (801843c <_vfiprintf_r+0x228>)
 80183f2:	a904      	add	r1, sp, #16
 80183f4:	4630      	mov	r0, r6
 80183f6:	f7fb fe27 	bl	8014048 <_printf_float>
 80183fa:	4607      	mov	r7, r0
 80183fc:	1c78      	adds	r0, r7, #1
 80183fe:	d1d6      	bne.n	80183ae <_vfiprintf_r+0x19a>
 8018400:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8018402:	07d9      	lsls	r1, r3, #31
 8018404:	d405      	bmi.n	8018412 <_vfiprintf_r+0x1fe>
 8018406:	89ab      	ldrh	r3, [r5, #12]
 8018408:	059a      	lsls	r2, r3, #22
 801840a:	d402      	bmi.n	8018412 <_vfiprintf_r+0x1fe>
 801840c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801840e:	f7fc fe19 	bl	8015044 <__retarget_lock_release_recursive>
 8018412:	89ab      	ldrh	r3, [r5, #12]
 8018414:	065b      	lsls	r3, r3, #25
 8018416:	f53f af1f 	bmi.w	8018258 <_vfiprintf_r+0x44>
 801841a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801841c:	e71e      	b.n	801825c <_vfiprintf_r+0x48>
 801841e:	ab03      	add	r3, sp, #12
 8018420:	9300      	str	r3, [sp, #0]
 8018422:	462a      	mov	r2, r5
 8018424:	4b05      	ldr	r3, [pc, #20]	@ (801843c <_vfiprintf_r+0x228>)
 8018426:	a904      	add	r1, sp, #16
 8018428:	4630      	mov	r0, r6
 801842a:	f7fc f8a5 	bl	8014578 <_printf_i>
 801842e:	e7e4      	b.n	80183fa <_vfiprintf_r+0x1e6>
 8018430:	0801bffd 	.word	0x0801bffd
 8018434:	0801c007 	.word	0x0801c007
 8018438:	08014049 	.word	0x08014049
 801843c:	080181f1 	.word	0x080181f1
 8018440:	0801c003 	.word	0x0801c003

08018444 <__swbuf_r>:
 8018444:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8018446:	460e      	mov	r6, r1
 8018448:	4614      	mov	r4, r2
 801844a:	4605      	mov	r5, r0
 801844c:	b118      	cbz	r0, 8018456 <__swbuf_r+0x12>
 801844e:	6a03      	ldr	r3, [r0, #32]
 8018450:	b90b      	cbnz	r3, 8018456 <__swbuf_r+0x12>
 8018452:	f7fc fc49 	bl	8014ce8 <__sinit>
 8018456:	69a3      	ldr	r3, [r4, #24]
 8018458:	60a3      	str	r3, [r4, #8]
 801845a:	89a3      	ldrh	r3, [r4, #12]
 801845c:	071a      	lsls	r2, r3, #28
 801845e:	d501      	bpl.n	8018464 <__swbuf_r+0x20>
 8018460:	6923      	ldr	r3, [r4, #16]
 8018462:	b943      	cbnz	r3, 8018476 <__swbuf_r+0x32>
 8018464:	4621      	mov	r1, r4
 8018466:	4628      	mov	r0, r5
 8018468:	f000 f82a 	bl	80184c0 <__swsetup_r>
 801846c:	b118      	cbz	r0, 8018476 <__swbuf_r+0x32>
 801846e:	f04f 37ff 	mov.w	r7, #4294967295
 8018472:	4638      	mov	r0, r7
 8018474:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8018476:	6823      	ldr	r3, [r4, #0]
 8018478:	6922      	ldr	r2, [r4, #16]
 801847a:	1a98      	subs	r0, r3, r2
 801847c:	6963      	ldr	r3, [r4, #20]
 801847e:	b2f6      	uxtb	r6, r6
 8018480:	4283      	cmp	r3, r0
 8018482:	4637      	mov	r7, r6
 8018484:	dc05      	bgt.n	8018492 <__swbuf_r+0x4e>
 8018486:	4621      	mov	r1, r4
 8018488:	4628      	mov	r0, r5
 801848a:	f7ff fa53 	bl	8017934 <_fflush_r>
 801848e:	2800      	cmp	r0, #0
 8018490:	d1ed      	bne.n	801846e <__swbuf_r+0x2a>
 8018492:	68a3      	ldr	r3, [r4, #8]
 8018494:	3b01      	subs	r3, #1
 8018496:	60a3      	str	r3, [r4, #8]
 8018498:	6823      	ldr	r3, [r4, #0]
 801849a:	1c5a      	adds	r2, r3, #1
 801849c:	6022      	str	r2, [r4, #0]
 801849e:	701e      	strb	r6, [r3, #0]
 80184a0:	6962      	ldr	r2, [r4, #20]
 80184a2:	1c43      	adds	r3, r0, #1
 80184a4:	429a      	cmp	r2, r3
 80184a6:	d004      	beq.n	80184b2 <__swbuf_r+0x6e>
 80184a8:	89a3      	ldrh	r3, [r4, #12]
 80184aa:	07db      	lsls	r3, r3, #31
 80184ac:	d5e1      	bpl.n	8018472 <__swbuf_r+0x2e>
 80184ae:	2e0a      	cmp	r6, #10
 80184b0:	d1df      	bne.n	8018472 <__swbuf_r+0x2e>
 80184b2:	4621      	mov	r1, r4
 80184b4:	4628      	mov	r0, r5
 80184b6:	f7ff fa3d 	bl	8017934 <_fflush_r>
 80184ba:	2800      	cmp	r0, #0
 80184bc:	d0d9      	beq.n	8018472 <__swbuf_r+0x2e>
 80184be:	e7d6      	b.n	801846e <__swbuf_r+0x2a>

080184c0 <__swsetup_r>:
 80184c0:	b538      	push	{r3, r4, r5, lr}
 80184c2:	4b29      	ldr	r3, [pc, #164]	@ (8018568 <__swsetup_r+0xa8>)
 80184c4:	4605      	mov	r5, r0
 80184c6:	6818      	ldr	r0, [r3, #0]
 80184c8:	460c      	mov	r4, r1
 80184ca:	b118      	cbz	r0, 80184d4 <__swsetup_r+0x14>
 80184cc:	6a03      	ldr	r3, [r0, #32]
 80184ce:	b90b      	cbnz	r3, 80184d4 <__swsetup_r+0x14>
 80184d0:	f7fc fc0a 	bl	8014ce8 <__sinit>
 80184d4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80184d8:	0719      	lsls	r1, r3, #28
 80184da:	d422      	bmi.n	8018522 <__swsetup_r+0x62>
 80184dc:	06da      	lsls	r2, r3, #27
 80184de:	d407      	bmi.n	80184f0 <__swsetup_r+0x30>
 80184e0:	2209      	movs	r2, #9
 80184e2:	602a      	str	r2, [r5, #0]
 80184e4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80184e8:	81a3      	strh	r3, [r4, #12]
 80184ea:	f04f 30ff 	mov.w	r0, #4294967295
 80184ee:	e033      	b.n	8018558 <__swsetup_r+0x98>
 80184f0:	0758      	lsls	r0, r3, #29
 80184f2:	d512      	bpl.n	801851a <__swsetup_r+0x5a>
 80184f4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80184f6:	b141      	cbz	r1, 801850a <__swsetup_r+0x4a>
 80184f8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80184fc:	4299      	cmp	r1, r3
 80184fe:	d002      	beq.n	8018506 <__swsetup_r+0x46>
 8018500:	4628      	mov	r0, r5
 8018502:	f7fd fc0d 	bl	8015d20 <_free_r>
 8018506:	2300      	movs	r3, #0
 8018508:	6363      	str	r3, [r4, #52]	@ 0x34
 801850a:	89a3      	ldrh	r3, [r4, #12]
 801850c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8018510:	81a3      	strh	r3, [r4, #12]
 8018512:	2300      	movs	r3, #0
 8018514:	6063      	str	r3, [r4, #4]
 8018516:	6923      	ldr	r3, [r4, #16]
 8018518:	6023      	str	r3, [r4, #0]
 801851a:	89a3      	ldrh	r3, [r4, #12]
 801851c:	f043 0308 	orr.w	r3, r3, #8
 8018520:	81a3      	strh	r3, [r4, #12]
 8018522:	6923      	ldr	r3, [r4, #16]
 8018524:	b94b      	cbnz	r3, 801853a <__swsetup_r+0x7a>
 8018526:	89a3      	ldrh	r3, [r4, #12]
 8018528:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 801852c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8018530:	d003      	beq.n	801853a <__swsetup_r+0x7a>
 8018532:	4621      	mov	r1, r4
 8018534:	4628      	mov	r0, r5
 8018536:	f000 f883 	bl	8018640 <__smakebuf_r>
 801853a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801853e:	f013 0201 	ands.w	r2, r3, #1
 8018542:	d00a      	beq.n	801855a <__swsetup_r+0x9a>
 8018544:	2200      	movs	r2, #0
 8018546:	60a2      	str	r2, [r4, #8]
 8018548:	6962      	ldr	r2, [r4, #20]
 801854a:	4252      	negs	r2, r2
 801854c:	61a2      	str	r2, [r4, #24]
 801854e:	6922      	ldr	r2, [r4, #16]
 8018550:	b942      	cbnz	r2, 8018564 <__swsetup_r+0xa4>
 8018552:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8018556:	d1c5      	bne.n	80184e4 <__swsetup_r+0x24>
 8018558:	bd38      	pop	{r3, r4, r5, pc}
 801855a:	0799      	lsls	r1, r3, #30
 801855c:	bf58      	it	pl
 801855e:	6962      	ldrpl	r2, [r4, #20]
 8018560:	60a2      	str	r2, [r4, #8]
 8018562:	e7f4      	b.n	801854e <__swsetup_r+0x8e>
 8018564:	2000      	movs	r0, #0
 8018566:	e7f7      	b.n	8018558 <__swsetup_r+0x98>
 8018568:	20000054 	.word	0x20000054

0801856c <_raise_r>:
 801856c:	291f      	cmp	r1, #31
 801856e:	b538      	push	{r3, r4, r5, lr}
 8018570:	4605      	mov	r5, r0
 8018572:	460c      	mov	r4, r1
 8018574:	d904      	bls.n	8018580 <_raise_r+0x14>
 8018576:	2316      	movs	r3, #22
 8018578:	6003      	str	r3, [r0, #0]
 801857a:	f04f 30ff 	mov.w	r0, #4294967295
 801857e:	bd38      	pop	{r3, r4, r5, pc}
 8018580:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8018582:	b112      	cbz	r2, 801858a <_raise_r+0x1e>
 8018584:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8018588:	b94b      	cbnz	r3, 801859e <_raise_r+0x32>
 801858a:	4628      	mov	r0, r5
 801858c:	f000 f830 	bl	80185f0 <_getpid_r>
 8018590:	4622      	mov	r2, r4
 8018592:	4601      	mov	r1, r0
 8018594:	4628      	mov	r0, r5
 8018596:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801859a:	f000 b817 	b.w	80185cc <_kill_r>
 801859e:	2b01      	cmp	r3, #1
 80185a0:	d00a      	beq.n	80185b8 <_raise_r+0x4c>
 80185a2:	1c59      	adds	r1, r3, #1
 80185a4:	d103      	bne.n	80185ae <_raise_r+0x42>
 80185a6:	2316      	movs	r3, #22
 80185a8:	6003      	str	r3, [r0, #0]
 80185aa:	2001      	movs	r0, #1
 80185ac:	e7e7      	b.n	801857e <_raise_r+0x12>
 80185ae:	2100      	movs	r1, #0
 80185b0:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 80185b4:	4620      	mov	r0, r4
 80185b6:	4798      	blx	r3
 80185b8:	2000      	movs	r0, #0
 80185ba:	e7e0      	b.n	801857e <_raise_r+0x12>

080185bc <raise>:
 80185bc:	4b02      	ldr	r3, [pc, #8]	@ (80185c8 <raise+0xc>)
 80185be:	4601      	mov	r1, r0
 80185c0:	6818      	ldr	r0, [r3, #0]
 80185c2:	f7ff bfd3 	b.w	801856c <_raise_r>
 80185c6:	bf00      	nop
 80185c8:	20000054 	.word	0x20000054

080185cc <_kill_r>:
 80185cc:	b538      	push	{r3, r4, r5, lr}
 80185ce:	4d07      	ldr	r5, [pc, #28]	@ (80185ec <_kill_r+0x20>)
 80185d0:	2300      	movs	r3, #0
 80185d2:	4604      	mov	r4, r0
 80185d4:	4608      	mov	r0, r1
 80185d6:	4611      	mov	r1, r2
 80185d8:	602b      	str	r3, [r5, #0]
 80185da:	f7ec f815 	bl	8004608 <_kill>
 80185de:	1c43      	adds	r3, r0, #1
 80185e0:	d102      	bne.n	80185e8 <_kill_r+0x1c>
 80185e2:	682b      	ldr	r3, [r5, #0]
 80185e4:	b103      	cbz	r3, 80185e8 <_kill_r+0x1c>
 80185e6:	6023      	str	r3, [r4, #0]
 80185e8:	bd38      	pop	{r3, r4, r5, pc}
 80185ea:	bf00      	nop
 80185ec:	20004b94 	.word	0x20004b94

080185f0 <_getpid_r>:
 80185f0:	f7ec b802 	b.w	80045f8 <_getpid>

080185f4 <__swhatbuf_r>:
 80185f4:	b570      	push	{r4, r5, r6, lr}
 80185f6:	460c      	mov	r4, r1
 80185f8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80185fc:	2900      	cmp	r1, #0
 80185fe:	b096      	sub	sp, #88	@ 0x58
 8018600:	4615      	mov	r5, r2
 8018602:	461e      	mov	r6, r3
 8018604:	da0d      	bge.n	8018622 <__swhatbuf_r+0x2e>
 8018606:	89a3      	ldrh	r3, [r4, #12]
 8018608:	f013 0f80 	tst.w	r3, #128	@ 0x80
 801860c:	f04f 0100 	mov.w	r1, #0
 8018610:	bf14      	ite	ne
 8018612:	2340      	movne	r3, #64	@ 0x40
 8018614:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8018618:	2000      	movs	r0, #0
 801861a:	6031      	str	r1, [r6, #0]
 801861c:	602b      	str	r3, [r5, #0]
 801861e:	b016      	add	sp, #88	@ 0x58
 8018620:	bd70      	pop	{r4, r5, r6, pc}
 8018622:	466a      	mov	r2, sp
 8018624:	f000 f848 	bl	80186b8 <_fstat_r>
 8018628:	2800      	cmp	r0, #0
 801862a:	dbec      	blt.n	8018606 <__swhatbuf_r+0x12>
 801862c:	9901      	ldr	r1, [sp, #4]
 801862e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8018632:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8018636:	4259      	negs	r1, r3
 8018638:	4159      	adcs	r1, r3
 801863a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 801863e:	e7eb      	b.n	8018618 <__swhatbuf_r+0x24>

08018640 <__smakebuf_r>:
 8018640:	898b      	ldrh	r3, [r1, #12]
 8018642:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8018644:	079d      	lsls	r5, r3, #30
 8018646:	4606      	mov	r6, r0
 8018648:	460c      	mov	r4, r1
 801864a:	d507      	bpl.n	801865c <__smakebuf_r+0x1c>
 801864c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8018650:	6023      	str	r3, [r4, #0]
 8018652:	6123      	str	r3, [r4, #16]
 8018654:	2301      	movs	r3, #1
 8018656:	6163      	str	r3, [r4, #20]
 8018658:	b003      	add	sp, #12
 801865a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801865c:	ab01      	add	r3, sp, #4
 801865e:	466a      	mov	r2, sp
 8018660:	f7ff ffc8 	bl	80185f4 <__swhatbuf_r>
 8018664:	9f00      	ldr	r7, [sp, #0]
 8018666:	4605      	mov	r5, r0
 8018668:	4639      	mov	r1, r7
 801866a:	4630      	mov	r0, r6
 801866c:	f7fd fbcc 	bl	8015e08 <_malloc_r>
 8018670:	b948      	cbnz	r0, 8018686 <__smakebuf_r+0x46>
 8018672:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8018676:	059a      	lsls	r2, r3, #22
 8018678:	d4ee      	bmi.n	8018658 <__smakebuf_r+0x18>
 801867a:	f023 0303 	bic.w	r3, r3, #3
 801867e:	f043 0302 	orr.w	r3, r3, #2
 8018682:	81a3      	strh	r3, [r4, #12]
 8018684:	e7e2      	b.n	801864c <__smakebuf_r+0xc>
 8018686:	89a3      	ldrh	r3, [r4, #12]
 8018688:	6020      	str	r0, [r4, #0]
 801868a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801868e:	81a3      	strh	r3, [r4, #12]
 8018690:	9b01      	ldr	r3, [sp, #4]
 8018692:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8018696:	b15b      	cbz	r3, 80186b0 <__smakebuf_r+0x70>
 8018698:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801869c:	4630      	mov	r0, r6
 801869e:	f000 f81d 	bl	80186dc <_isatty_r>
 80186a2:	b128      	cbz	r0, 80186b0 <__smakebuf_r+0x70>
 80186a4:	89a3      	ldrh	r3, [r4, #12]
 80186a6:	f023 0303 	bic.w	r3, r3, #3
 80186aa:	f043 0301 	orr.w	r3, r3, #1
 80186ae:	81a3      	strh	r3, [r4, #12]
 80186b0:	89a3      	ldrh	r3, [r4, #12]
 80186b2:	431d      	orrs	r5, r3
 80186b4:	81a5      	strh	r5, [r4, #12]
 80186b6:	e7cf      	b.n	8018658 <__smakebuf_r+0x18>

080186b8 <_fstat_r>:
 80186b8:	b538      	push	{r3, r4, r5, lr}
 80186ba:	4d07      	ldr	r5, [pc, #28]	@ (80186d8 <_fstat_r+0x20>)
 80186bc:	2300      	movs	r3, #0
 80186be:	4604      	mov	r4, r0
 80186c0:	4608      	mov	r0, r1
 80186c2:	4611      	mov	r1, r2
 80186c4:	602b      	str	r3, [r5, #0]
 80186c6:	f7eb ffff 	bl	80046c8 <_fstat>
 80186ca:	1c43      	adds	r3, r0, #1
 80186cc:	d102      	bne.n	80186d4 <_fstat_r+0x1c>
 80186ce:	682b      	ldr	r3, [r5, #0]
 80186d0:	b103      	cbz	r3, 80186d4 <_fstat_r+0x1c>
 80186d2:	6023      	str	r3, [r4, #0]
 80186d4:	bd38      	pop	{r3, r4, r5, pc}
 80186d6:	bf00      	nop
 80186d8:	20004b94 	.word	0x20004b94

080186dc <_isatty_r>:
 80186dc:	b538      	push	{r3, r4, r5, lr}
 80186de:	4d06      	ldr	r5, [pc, #24]	@ (80186f8 <_isatty_r+0x1c>)
 80186e0:	2300      	movs	r3, #0
 80186e2:	4604      	mov	r4, r0
 80186e4:	4608      	mov	r0, r1
 80186e6:	602b      	str	r3, [r5, #0]
 80186e8:	f7eb fffe 	bl	80046e8 <_isatty>
 80186ec:	1c43      	adds	r3, r0, #1
 80186ee:	d102      	bne.n	80186f6 <_isatty_r+0x1a>
 80186f0:	682b      	ldr	r3, [r5, #0]
 80186f2:	b103      	cbz	r3, 80186f6 <_isatty_r+0x1a>
 80186f4:	6023      	str	r3, [r4, #0]
 80186f6:	bd38      	pop	{r3, r4, r5, pc}
 80186f8:	20004b94 	.word	0x20004b94

080186fc <atan2f>:
 80186fc:	f000 b9ae 	b.w	8018a5c <__ieee754_atan2f>

08018700 <powf>:
 8018700:	b508      	push	{r3, lr}
 8018702:	ed2d 8b04 	vpush	{d8-d9}
 8018706:	eeb0 8a60 	vmov.f32	s16, s1
 801870a:	eeb0 9a40 	vmov.f32	s18, s0
 801870e:	f000 fa45 	bl	8018b9c <__ieee754_powf>
 8018712:	eeb4 8a48 	vcmp.f32	s16, s16
 8018716:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801871a:	eef0 8a40 	vmov.f32	s17, s0
 801871e:	d63e      	bvs.n	801879e <powf+0x9e>
 8018720:	eeb5 9a40 	vcmp.f32	s18, #0.0
 8018724:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8018728:	d112      	bne.n	8018750 <powf+0x50>
 801872a:	eeb5 8a40 	vcmp.f32	s16, #0.0
 801872e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8018732:	d039      	beq.n	80187a8 <powf+0xa8>
 8018734:	eeb0 0a48 	vmov.f32	s0, s16
 8018738:	f000 f8e2 	bl	8018900 <finitef>
 801873c:	b378      	cbz	r0, 801879e <powf+0x9e>
 801873e:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 8018742:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8018746:	d52a      	bpl.n	801879e <powf+0x9e>
 8018748:	f7fc fc50 	bl	8014fec <__errno>
 801874c:	2322      	movs	r3, #34	@ 0x22
 801874e:	e014      	b.n	801877a <powf+0x7a>
 8018750:	f000 f8d6 	bl	8018900 <finitef>
 8018754:	b998      	cbnz	r0, 801877e <powf+0x7e>
 8018756:	eeb0 0a49 	vmov.f32	s0, s18
 801875a:	f000 f8d1 	bl	8018900 <finitef>
 801875e:	b170      	cbz	r0, 801877e <powf+0x7e>
 8018760:	eeb0 0a48 	vmov.f32	s0, s16
 8018764:	f000 f8cc 	bl	8018900 <finitef>
 8018768:	b148      	cbz	r0, 801877e <powf+0x7e>
 801876a:	eef4 8a68 	vcmp.f32	s17, s17
 801876e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8018772:	d7e9      	bvc.n	8018748 <powf+0x48>
 8018774:	f7fc fc3a 	bl	8014fec <__errno>
 8018778:	2321      	movs	r3, #33	@ 0x21
 801877a:	6003      	str	r3, [r0, #0]
 801877c:	e00f      	b.n	801879e <powf+0x9e>
 801877e:	eef5 8a40 	vcmp.f32	s17, #0.0
 8018782:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8018786:	d10a      	bne.n	801879e <powf+0x9e>
 8018788:	eeb0 0a49 	vmov.f32	s0, s18
 801878c:	f000 f8b8 	bl	8018900 <finitef>
 8018790:	b128      	cbz	r0, 801879e <powf+0x9e>
 8018792:	eeb0 0a48 	vmov.f32	s0, s16
 8018796:	f000 f8b3 	bl	8018900 <finitef>
 801879a:	2800      	cmp	r0, #0
 801879c:	d1d4      	bne.n	8018748 <powf+0x48>
 801879e:	eeb0 0a68 	vmov.f32	s0, s17
 80187a2:	ecbd 8b04 	vpop	{d8-d9}
 80187a6:	bd08      	pop	{r3, pc}
 80187a8:	eef7 8a00 	vmov.f32	s17, #112	@ 0x3f800000  1.0
 80187ac:	e7f7      	b.n	801879e <powf+0x9e>
	...

080187b0 <sqrtf>:
 80187b0:	b508      	push	{r3, lr}
 80187b2:	ed2d 8b02 	vpush	{d8}
 80187b6:	eeb0 8a40 	vmov.f32	s16, s0
 80187ba:	f000 f8ab 	bl	8018914 <__ieee754_sqrtf>
 80187be:	eeb4 8a48 	vcmp.f32	s16, s16
 80187c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80187c6:	d60c      	bvs.n	80187e2 <sqrtf+0x32>
 80187c8:	eddf 8a07 	vldr	s17, [pc, #28]	@ 80187e8 <sqrtf+0x38>
 80187cc:	eeb4 8ae8 	vcmpe.f32	s16, s17
 80187d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80187d4:	d505      	bpl.n	80187e2 <sqrtf+0x32>
 80187d6:	f7fc fc09 	bl	8014fec <__errno>
 80187da:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 80187de:	2321      	movs	r3, #33	@ 0x21
 80187e0:	6003      	str	r3, [r0, #0]
 80187e2:	ecbd 8b02 	vpop	{d8}
 80187e6:	bd08      	pop	{r3, pc}
 80187e8:	00000000 	.word	0x00000000

080187ec <cosf>:
 80187ec:	ee10 3a10 	vmov	r3, s0
 80187f0:	b507      	push	{r0, r1, r2, lr}
 80187f2:	4a1e      	ldr	r2, [pc, #120]	@ (801886c <cosf+0x80>)
 80187f4:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80187f8:	4293      	cmp	r3, r2
 80187fa:	d806      	bhi.n	801880a <cosf+0x1e>
 80187fc:	eddf 0a1c 	vldr	s1, [pc, #112]	@ 8018870 <cosf+0x84>
 8018800:	b003      	add	sp, #12
 8018802:	f85d eb04 	ldr.w	lr, [sp], #4
 8018806:	f000 b889 	b.w	801891c <__kernel_cosf>
 801880a:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 801880e:	d304      	bcc.n	801881a <cosf+0x2e>
 8018810:	ee30 0a40 	vsub.f32	s0, s0, s0
 8018814:	b003      	add	sp, #12
 8018816:	f85d fb04 	ldr.w	pc, [sp], #4
 801881a:	4668      	mov	r0, sp
 801881c:	f000 fc8c 	bl	8019138 <__ieee754_rem_pio2f>
 8018820:	f000 0003 	and.w	r0, r0, #3
 8018824:	2801      	cmp	r0, #1
 8018826:	d009      	beq.n	801883c <cosf+0x50>
 8018828:	2802      	cmp	r0, #2
 801882a:	d010      	beq.n	801884e <cosf+0x62>
 801882c:	b9b0      	cbnz	r0, 801885c <cosf+0x70>
 801882e:	eddd 0a01 	vldr	s1, [sp, #4]
 8018832:	ed9d 0a00 	vldr	s0, [sp]
 8018836:	f000 f871 	bl	801891c <__kernel_cosf>
 801883a:	e7eb      	b.n	8018814 <cosf+0x28>
 801883c:	eddd 0a01 	vldr	s1, [sp, #4]
 8018840:	ed9d 0a00 	vldr	s0, [sp]
 8018844:	f000 f8c2 	bl	80189cc <__kernel_sinf>
 8018848:	eeb1 0a40 	vneg.f32	s0, s0
 801884c:	e7e2      	b.n	8018814 <cosf+0x28>
 801884e:	eddd 0a01 	vldr	s1, [sp, #4]
 8018852:	ed9d 0a00 	vldr	s0, [sp]
 8018856:	f000 f861 	bl	801891c <__kernel_cosf>
 801885a:	e7f5      	b.n	8018848 <cosf+0x5c>
 801885c:	eddd 0a01 	vldr	s1, [sp, #4]
 8018860:	ed9d 0a00 	vldr	s0, [sp]
 8018864:	2001      	movs	r0, #1
 8018866:	f000 f8b1 	bl	80189cc <__kernel_sinf>
 801886a:	e7d3      	b.n	8018814 <cosf+0x28>
 801886c:	3f490fd8 	.word	0x3f490fd8
 8018870:	00000000 	.word	0x00000000

08018874 <sinf>:
 8018874:	ee10 3a10 	vmov	r3, s0
 8018878:	b507      	push	{r0, r1, r2, lr}
 801887a:	4a1f      	ldr	r2, [pc, #124]	@ (80188f8 <sinf+0x84>)
 801887c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8018880:	4293      	cmp	r3, r2
 8018882:	d807      	bhi.n	8018894 <sinf+0x20>
 8018884:	eddf 0a1d 	vldr	s1, [pc, #116]	@ 80188fc <sinf+0x88>
 8018888:	2000      	movs	r0, #0
 801888a:	b003      	add	sp, #12
 801888c:	f85d eb04 	ldr.w	lr, [sp], #4
 8018890:	f000 b89c 	b.w	80189cc <__kernel_sinf>
 8018894:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8018898:	d304      	bcc.n	80188a4 <sinf+0x30>
 801889a:	ee30 0a40 	vsub.f32	s0, s0, s0
 801889e:	b003      	add	sp, #12
 80188a0:	f85d fb04 	ldr.w	pc, [sp], #4
 80188a4:	4668      	mov	r0, sp
 80188a6:	f000 fc47 	bl	8019138 <__ieee754_rem_pio2f>
 80188aa:	f000 0003 	and.w	r0, r0, #3
 80188ae:	2801      	cmp	r0, #1
 80188b0:	d00a      	beq.n	80188c8 <sinf+0x54>
 80188b2:	2802      	cmp	r0, #2
 80188b4:	d00f      	beq.n	80188d6 <sinf+0x62>
 80188b6:	b9c0      	cbnz	r0, 80188ea <sinf+0x76>
 80188b8:	eddd 0a01 	vldr	s1, [sp, #4]
 80188bc:	ed9d 0a00 	vldr	s0, [sp]
 80188c0:	2001      	movs	r0, #1
 80188c2:	f000 f883 	bl	80189cc <__kernel_sinf>
 80188c6:	e7ea      	b.n	801889e <sinf+0x2a>
 80188c8:	eddd 0a01 	vldr	s1, [sp, #4]
 80188cc:	ed9d 0a00 	vldr	s0, [sp]
 80188d0:	f000 f824 	bl	801891c <__kernel_cosf>
 80188d4:	e7e3      	b.n	801889e <sinf+0x2a>
 80188d6:	eddd 0a01 	vldr	s1, [sp, #4]
 80188da:	ed9d 0a00 	vldr	s0, [sp]
 80188de:	2001      	movs	r0, #1
 80188e0:	f000 f874 	bl	80189cc <__kernel_sinf>
 80188e4:	eeb1 0a40 	vneg.f32	s0, s0
 80188e8:	e7d9      	b.n	801889e <sinf+0x2a>
 80188ea:	eddd 0a01 	vldr	s1, [sp, #4]
 80188ee:	ed9d 0a00 	vldr	s0, [sp]
 80188f2:	f000 f813 	bl	801891c <__kernel_cosf>
 80188f6:	e7f5      	b.n	80188e4 <sinf+0x70>
 80188f8:	3f490fd8 	.word	0x3f490fd8
 80188fc:	00000000 	.word	0x00000000

08018900 <finitef>:
 8018900:	ee10 3a10 	vmov	r3, s0
 8018904:	f023 4000 	bic.w	r0, r3, #2147483648	@ 0x80000000
 8018908:	f1b0 4fff 	cmp.w	r0, #2139095040	@ 0x7f800000
 801890c:	bfac      	ite	ge
 801890e:	2000      	movge	r0, #0
 8018910:	2001      	movlt	r0, #1
 8018912:	4770      	bx	lr

08018914 <__ieee754_sqrtf>:
 8018914:	eeb1 0ac0 	vsqrt.f32	s0, s0
 8018918:	4770      	bx	lr
	...

0801891c <__kernel_cosf>:
 801891c:	ee10 3a10 	vmov	r3, s0
 8018920:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8018924:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 8018928:	eef0 6a40 	vmov.f32	s13, s0
 801892c:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8018930:	d204      	bcs.n	801893c <__kernel_cosf+0x20>
 8018932:	eefd 7ae6 	vcvt.s32.f32	s15, s13
 8018936:	ee17 2a90 	vmov	r2, s15
 801893a:	b342      	cbz	r2, 801898e <__kernel_cosf+0x72>
 801893c:	ee26 7aa6 	vmul.f32	s14, s13, s13
 8018940:	eddf 7a1a 	vldr	s15, [pc, #104]	@ 80189ac <__kernel_cosf+0x90>
 8018944:	ed9f 6a1a 	vldr	s12, [pc, #104]	@ 80189b0 <__kernel_cosf+0x94>
 8018948:	4a1a      	ldr	r2, [pc, #104]	@ (80189b4 <__kernel_cosf+0x98>)
 801894a:	eea7 6a27 	vfma.f32	s12, s14, s15
 801894e:	4293      	cmp	r3, r2
 8018950:	eddf 7a19 	vldr	s15, [pc, #100]	@ 80189b8 <__kernel_cosf+0x9c>
 8018954:	eee6 7a07 	vfma.f32	s15, s12, s14
 8018958:	ed9f 6a18 	vldr	s12, [pc, #96]	@ 80189bc <__kernel_cosf+0xa0>
 801895c:	eea7 6a87 	vfma.f32	s12, s15, s14
 8018960:	eddf 7a17 	vldr	s15, [pc, #92]	@ 80189c0 <__kernel_cosf+0xa4>
 8018964:	eee6 7a07 	vfma.f32	s15, s12, s14
 8018968:	ed9f 6a16 	vldr	s12, [pc, #88]	@ 80189c4 <__kernel_cosf+0xa8>
 801896c:	eea7 6a87 	vfma.f32	s12, s15, s14
 8018970:	ee60 0ae6 	vnmul.f32	s1, s1, s13
 8018974:	ee26 6a07 	vmul.f32	s12, s12, s14
 8018978:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 801897c:	eee7 0a06 	vfma.f32	s1, s14, s12
 8018980:	ee67 7a27 	vmul.f32	s15, s14, s15
 8018984:	d804      	bhi.n	8018990 <__kernel_cosf+0x74>
 8018986:	ee77 7ae0 	vsub.f32	s15, s15, s1
 801898a:	ee30 0a67 	vsub.f32	s0, s0, s15
 801898e:	4770      	bx	lr
 8018990:	4a0d      	ldr	r2, [pc, #52]	@ (80189c8 <__kernel_cosf+0xac>)
 8018992:	4293      	cmp	r3, r2
 8018994:	bf9a      	itte	ls
 8018996:	f103 437f 	addls.w	r3, r3, #4278190080	@ 0xff000000
 801899a:	ee07 3a10 	vmovls	s14, r3
 801899e:	eeb5 7a02 	vmovhi.f32	s14, #82	@ 0x3e900000  0.2812500
 80189a2:	ee30 0a47 	vsub.f32	s0, s0, s14
 80189a6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80189aa:	e7ec      	b.n	8018986 <__kernel_cosf+0x6a>
 80189ac:	ad47d74e 	.word	0xad47d74e
 80189b0:	310f74f6 	.word	0x310f74f6
 80189b4:	3e999999 	.word	0x3e999999
 80189b8:	b493f27c 	.word	0xb493f27c
 80189bc:	37d00d01 	.word	0x37d00d01
 80189c0:	bab60b61 	.word	0xbab60b61
 80189c4:	3d2aaaab 	.word	0x3d2aaaab
 80189c8:	3f480000 	.word	0x3f480000

080189cc <__kernel_sinf>:
 80189cc:	ee10 3a10 	vmov	r3, s0
 80189d0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80189d4:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 80189d8:	d204      	bcs.n	80189e4 <__kernel_sinf+0x18>
 80189da:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 80189de:	ee17 3a90 	vmov	r3, s15
 80189e2:	b35b      	cbz	r3, 8018a3c <__kernel_sinf+0x70>
 80189e4:	ee20 7a00 	vmul.f32	s14, s0, s0
 80189e8:	eddf 7a15 	vldr	s15, [pc, #84]	@ 8018a40 <__kernel_sinf+0x74>
 80189ec:	ed9f 6a15 	vldr	s12, [pc, #84]	@ 8018a44 <__kernel_sinf+0x78>
 80189f0:	eea7 6a27 	vfma.f32	s12, s14, s15
 80189f4:	eddf 7a14 	vldr	s15, [pc, #80]	@ 8018a48 <__kernel_sinf+0x7c>
 80189f8:	eee6 7a07 	vfma.f32	s15, s12, s14
 80189fc:	ed9f 6a13 	vldr	s12, [pc, #76]	@ 8018a4c <__kernel_sinf+0x80>
 8018a00:	eea7 6a87 	vfma.f32	s12, s15, s14
 8018a04:	eddf 7a12 	vldr	s15, [pc, #72]	@ 8018a50 <__kernel_sinf+0x84>
 8018a08:	ee60 6a07 	vmul.f32	s13, s0, s14
 8018a0c:	eee6 7a07 	vfma.f32	s15, s12, s14
 8018a10:	b930      	cbnz	r0, 8018a20 <__kernel_sinf+0x54>
 8018a12:	ed9f 6a10 	vldr	s12, [pc, #64]	@ 8018a54 <__kernel_sinf+0x88>
 8018a16:	eea7 6a27 	vfma.f32	s12, s14, s15
 8018a1a:	eea6 0a26 	vfma.f32	s0, s12, s13
 8018a1e:	4770      	bx	lr
 8018a20:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 8018a24:	eeb6 6a00 	vmov.f32	s12, #96	@ 0x3f000000  0.5
 8018a28:	eee0 7a86 	vfma.f32	s15, s1, s12
 8018a2c:	eed7 0a87 	vfnms.f32	s1, s15, s14
 8018a30:	eddf 7a09 	vldr	s15, [pc, #36]	@ 8018a58 <__kernel_sinf+0x8c>
 8018a34:	eee6 0aa7 	vfma.f32	s1, s13, s15
 8018a38:	ee30 0a60 	vsub.f32	s0, s0, s1
 8018a3c:	4770      	bx	lr
 8018a3e:	bf00      	nop
 8018a40:	2f2ec9d3 	.word	0x2f2ec9d3
 8018a44:	b2d72f34 	.word	0xb2d72f34
 8018a48:	3638ef1b 	.word	0x3638ef1b
 8018a4c:	b9500d01 	.word	0xb9500d01
 8018a50:	3c088889 	.word	0x3c088889
 8018a54:	be2aaaab 	.word	0xbe2aaaab
 8018a58:	3e2aaaab 	.word	0x3e2aaaab

08018a5c <__ieee754_atan2f>:
 8018a5c:	ee10 2a90 	vmov	r2, s1
 8018a60:	f022 4100 	bic.w	r1, r2, #2147483648	@ 0x80000000
 8018a64:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 8018a68:	b510      	push	{r4, lr}
 8018a6a:	eef0 7a40 	vmov.f32	s15, s0
 8018a6e:	d806      	bhi.n	8018a7e <__ieee754_atan2f+0x22>
 8018a70:	ee10 0a10 	vmov	r0, s0
 8018a74:	f020 4300 	bic.w	r3, r0, #2147483648	@ 0x80000000
 8018a78:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8018a7c:	d904      	bls.n	8018a88 <__ieee754_atan2f+0x2c>
 8018a7e:	ee77 7aa0 	vadd.f32	s15, s15, s1
 8018a82:	eeb0 0a67 	vmov.f32	s0, s15
 8018a86:	bd10      	pop	{r4, pc}
 8018a88:	f1b2 5f7e 	cmp.w	r2, #1065353216	@ 0x3f800000
 8018a8c:	d103      	bne.n	8018a96 <__ieee754_atan2f+0x3a>
 8018a8e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8018a92:	f000 bc81 	b.w	8019398 <atanf>
 8018a96:	1794      	asrs	r4, r2, #30
 8018a98:	f004 0402 	and.w	r4, r4, #2
 8018a9c:	ea44 74d0 	orr.w	r4, r4, r0, lsr #31
 8018aa0:	b943      	cbnz	r3, 8018ab4 <__ieee754_atan2f+0x58>
 8018aa2:	2c02      	cmp	r4, #2
 8018aa4:	d05e      	beq.n	8018b64 <__ieee754_atan2f+0x108>
 8018aa6:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 8018b78 <__ieee754_atan2f+0x11c>
 8018aaa:	2c03      	cmp	r4, #3
 8018aac:	bf08      	it	eq
 8018aae:	eef0 7a47 	vmoveq.f32	s15, s14
 8018ab2:	e7e6      	b.n	8018a82 <__ieee754_atan2f+0x26>
 8018ab4:	b941      	cbnz	r1, 8018ac8 <__ieee754_atan2f+0x6c>
 8018ab6:	eddf 7a31 	vldr	s15, [pc, #196]	@ 8018b7c <__ieee754_atan2f+0x120>
 8018aba:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 8018b80 <__ieee754_atan2f+0x124>
 8018abe:	2800      	cmp	r0, #0
 8018ac0:	bfa8      	it	ge
 8018ac2:	eef0 7a47 	vmovge.f32	s15, s14
 8018ac6:	e7dc      	b.n	8018a82 <__ieee754_atan2f+0x26>
 8018ac8:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 8018acc:	d110      	bne.n	8018af0 <__ieee754_atan2f+0x94>
 8018ace:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8018ad2:	f104 34ff 	add.w	r4, r4, #4294967295
 8018ad6:	d107      	bne.n	8018ae8 <__ieee754_atan2f+0x8c>
 8018ad8:	2c02      	cmp	r4, #2
 8018ada:	d846      	bhi.n	8018b6a <__ieee754_atan2f+0x10e>
 8018adc:	4b29      	ldr	r3, [pc, #164]	@ (8018b84 <__ieee754_atan2f+0x128>)
 8018ade:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8018ae2:	edd3 7a00 	vldr	s15, [r3]
 8018ae6:	e7cc      	b.n	8018a82 <__ieee754_atan2f+0x26>
 8018ae8:	2c02      	cmp	r4, #2
 8018aea:	d841      	bhi.n	8018b70 <__ieee754_atan2f+0x114>
 8018aec:	4b26      	ldr	r3, [pc, #152]	@ (8018b88 <__ieee754_atan2f+0x12c>)
 8018aee:	e7f6      	b.n	8018ade <__ieee754_atan2f+0x82>
 8018af0:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8018af4:	d0df      	beq.n	8018ab6 <__ieee754_atan2f+0x5a>
 8018af6:	1a5b      	subs	r3, r3, r1
 8018af8:	f1b3 5ff4 	cmp.w	r3, #511705088	@ 0x1e800000
 8018afc:	ea4f 51e3 	mov.w	r1, r3, asr #23
 8018b00:	da1a      	bge.n	8018b38 <__ieee754_atan2f+0xdc>
 8018b02:	2a00      	cmp	r2, #0
 8018b04:	da01      	bge.n	8018b0a <__ieee754_atan2f+0xae>
 8018b06:	313c      	adds	r1, #60	@ 0x3c
 8018b08:	db19      	blt.n	8018b3e <__ieee754_atan2f+0xe2>
 8018b0a:	ee87 0aa0 	vdiv.f32	s0, s15, s1
 8018b0e:	f000 fd17 	bl	8019540 <fabsf>
 8018b12:	f000 fc41 	bl	8019398 <atanf>
 8018b16:	eef0 7a40 	vmov.f32	s15, s0
 8018b1a:	2c01      	cmp	r4, #1
 8018b1c:	d012      	beq.n	8018b44 <__ieee754_atan2f+0xe8>
 8018b1e:	2c02      	cmp	r4, #2
 8018b20:	d017      	beq.n	8018b52 <__ieee754_atan2f+0xf6>
 8018b22:	2c00      	cmp	r4, #0
 8018b24:	d0ad      	beq.n	8018a82 <__ieee754_atan2f+0x26>
 8018b26:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 8018b8c <__ieee754_atan2f+0x130>
 8018b2a:	ee77 7a87 	vadd.f32	s15, s15, s14
 8018b2e:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 8018b90 <__ieee754_atan2f+0x134>
 8018b32:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8018b36:	e7a4      	b.n	8018a82 <__ieee754_atan2f+0x26>
 8018b38:	eddf 7a11 	vldr	s15, [pc, #68]	@ 8018b80 <__ieee754_atan2f+0x124>
 8018b3c:	e7ed      	b.n	8018b1a <__ieee754_atan2f+0xbe>
 8018b3e:	eddf 7a15 	vldr	s15, [pc, #84]	@ 8018b94 <__ieee754_atan2f+0x138>
 8018b42:	e7ea      	b.n	8018b1a <__ieee754_atan2f+0xbe>
 8018b44:	ee17 3a90 	vmov	r3, s15
 8018b48:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 8018b4c:	ee07 3a90 	vmov	s15, r3
 8018b50:	e797      	b.n	8018a82 <__ieee754_atan2f+0x26>
 8018b52:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 8018b8c <__ieee754_atan2f+0x130>
 8018b56:	ee77 7a87 	vadd.f32	s15, s15, s14
 8018b5a:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 8018b90 <__ieee754_atan2f+0x134>
 8018b5e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8018b62:	e78e      	b.n	8018a82 <__ieee754_atan2f+0x26>
 8018b64:	eddf 7a0a 	vldr	s15, [pc, #40]	@ 8018b90 <__ieee754_atan2f+0x134>
 8018b68:	e78b      	b.n	8018a82 <__ieee754_atan2f+0x26>
 8018b6a:	eddf 7a0b 	vldr	s15, [pc, #44]	@ 8018b98 <__ieee754_atan2f+0x13c>
 8018b6e:	e788      	b.n	8018a82 <__ieee754_atan2f+0x26>
 8018b70:	eddf 7a08 	vldr	s15, [pc, #32]	@ 8018b94 <__ieee754_atan2f+0x138>
 8018b74:	e785      	b.n	8018a82 <__ieee754_atan2f+0x26>
 8018b76:	bf00      	nop
 8018b78:	c0490fdb 	.word	0xc0490fdb
 8018b7c:	bfc90fdb 	.word	0xbfc90fdb
 8018b80:	3fc90fdb 	.word	0x3fc90fdb
 8018b84:	0801c310 	.word	0x0801c310
 8018b88:	0801c304 	.word	0x0801c304
 8018b8c:	33bbbd2e 	.word	0x33bbbd2e
 8018b90:	40490fdb 	.word	0x40490fdb
 8018b94:	00000000 	.word	0x00000000
 8018b98:	3f490fdb 	.word	0x3f490fdb

08018b9c <__ieee754_powf>:
 8018b9c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8018ba0:	ee10 4a90 	vmov	r4, s1
 8018ba4:	f034 4900 	bics.w	r9, r4, #2147483648	@ 0x80000000
 8018ba8:	ed2d 8b02 	vpush	{d8}
 8018bac:	ee10 6a10 	vmov	r6, s0
 8018bb0:	eeb0 8a40 	vmov.f32	s16, s0
 8018bb4:	eef0 8a60 	vmov.f32	s17, s1
 8018bb8:	d10c      	bne.n	8018bd4 <__ieee754_powf+0x38>
 8018bba:	f486 0680 	eor.w	r6, r6, #4194304	@ 0x400000
 8018bbe:	0076      	lsls	r6, r6, #1
 8018bc0:	f516 0f00 	cmn.w	r6, #8388608	@ 0x800000
 8018bc4:	f240 8274 	bls.w	80190b0 <__ieee754_powf+0x514>
 8018bc8:	ee38 0a28 	vadd.f32	s0, s16, s17
 8018bcc:	ecbd 8b02 	vpop	{d8}
 8018bd0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8018bd4:	f026 4800 	bic.w	r8, r6, #2147483648	@ 0x80000000
 8018bd8:	f1b8 4fff 	cmp.w	r8, #2139095040	@ 0x7f800000
 8018bdc:	d802      	bhi.n	8018be4 <__ieee754_powf+0x48>
 8018bde:	f1b9 4fff 	cmp.w	r9, #2139095040	@ 0x7f800000
 8018be2:	d908      	bls.n	8018bf6 <__ieee754_powf+0x5a>
 8018be4:	f1b6 5f7e 	cmp.w	r6, #1065353216	@ 0x3f800000
 8018be8:	d1ee      	bne.n	8018bc8 <__ieee754_powf+0x2c>
 8018bea:	f484 0480 	eor.w	r4, r4, #4194304	@ 0x400000
 8018bee:	0064      	lsls	r4, r4, #1
 8018bf0:	f514 0f00 	cmn.w	r4, #8388608	@ 0x800000
 8018bf4:	e7e6      	b.n	8018bc4 <__ieee754_powf+0x28>
 8018bf6:	2e00      	cmp	r6, #0
 8018bf8:	da1f      	bge.n	8018c3a <__ieee754_powf+0x9e>
 8018bfa:	f1b9 4f97 	cmp.w	r9, #1266679808	@ 0x4b800000
 8018bfe:	f080 8260 	bcs.w	80190c2 <__ieee754_powf+0x526>
 8018c02:	f1b9 5f7e 	cmp.w	r9, #1065353216	@ 0x3f800000
 8018c06:	d32f      	bcc.n	8018c68 <__ieee754_powf+0xcc>
 8018c08:	ea4f 53e9 	mov.w	r3, r9, asr #23
 8018c0c:	f1c3 0396 	rsb	r3, r3, #150	@ 0x96
 8018c10:	fa49 f503 	asr.w	r5, r9, r3
 8018c14:	fa05 f303 	lsl.w	r3, r5, r3
 8018c18:	454b      	cmp	r3, r9
 8018c1a:	d123      	bne.n	8018c64 <__ieee754_powf+0xc8>
 8018c1c:	f005 0501 	and.w	r5, r5, #1
 8018c20:	f1c5 0502 	rsb	r5, r5, #2
 8018c24:	f1b9 5f7e 	cmp.w	r9, #1065353216	@ 0x3f800000
 8018c28:	d11f      	bne.n	8018c6a <__ieee754_powf+0xce>
 8018c2a:	2c00      	cmp	r4, #0
 8018c2c:	f280 8246 	bge.w	80190bc <__ieee754_powf+0x520>
 8018c30:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8018c34:	ee87 0a88 	vdiv.f32	s0, s15, s16
 8018c38:	e7c8      	b.n	8018bcc <__ieee754_powf+0x30>
 8018c3a:	f1b9 4fff 	cmp.w	r9, #2139095040	@ 0x7f800000
 8018c3e:	d111      	bne.n	8018c64 <__ieee754_powf+0xc8>
 8018c40:	f1b8 5f7e 	cmp.w	r8, #1065353216	@ 0x3f800000
 8018c44:	f000 8234 	beq.w	80190b0 <__ieee754_powf+0x514>
 8018c48:	d906      	bls.n	8018c58 <__ieee754_powf+0xbc>
 8018c4a:	ed9f 0ac5 	vldr	s0, [pc, #788]	@ 8018f60 <__ieee754_powf+0x3c4>
 8018c4e:	2c00      	cmp	r4, #0
 8018c50:	bfa8      	it	ge
 8018c52:	eeb0 0a68 	vmovge.f32	s0, s17
 8018c56:	e7b9      	b.n	8018bcc <__ieee754_powf+0x30>
 8018c58:	2c00      	cmp	r4, #0
 8018c5a:	f280 822c 	bge.w	80190b6 <__ieee754_powf+0x51a>
 8018c5e:	eeb1 0a68 	vneg.f32	s0, s17
 8018c62:	e7b3      	b.n	8018bcc <__ieee754_powf+0x30>
 8018c64:	2500      	movs	r5, #0
 8018c66:	e7dd      	b.n	8018c24 <__ieee754_powf+0x88>
 8018c68:	2500      	movs	r5, #0
 8018c6a:	f1b4 4f80 	cmp.w	r4, #1073741824	@ 0x40000000
 8018c6e:	d102      	bne.n	8018c76 <__ieee754_powf+0xda>
 8018c70:	ee28 0a08 	vmul.f32	s0, s16, s16
 8018c74:	e7aa      	b.n	8018bcc <__ieee754_powf+0x30>
 8018c76:	f1b4 5f7c 	cmp.w	r4, #1056964608	@ 0x3f000000
 8018c7a:	f040 8227 	bne.w	80190cc <__ieee754_powf+0x530>
 8018c7e:	2e00      	cmp	r6, #0
 8018c80:	f2c0 8224 	blt.w	80190cc <__ieee754_powf+0x530>
 8018c84:	eeb0 0a48 	vmov.f32	s0, s16
 8018c88:	ecbd 8b02 	vpop	{d8}
 8018c8c:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8018c90:	f7ff be40 	b.w	8018914 <__ieee754_sqrtf>
 8018c94:	2d01      	cmp	r5, #1
 8018c96:	d199      	bne.n	8018bcc <__ieee754_powf+0x30>
 8018c98:	eeb1 0a40 	vneg.f32	s0, s0
 8018c9c:	e796      	b.n	8018bcc <__ieee754_powf+0x30>
 8018c9e:	0ff0      	lsrs	r0, r6, #31
 8018ca0:	3801      	subs	r0, #1
 8018ca2:	ea55 0300 	orrs.w	r3, r5, r0
 8018ca6:	d104      	bne.n	8018cb2 <__ieee754_powf+0x116>
 8018ca8:	ee38 8a48 	vsub.f32	s16, s16, s16
 8018cac:	ee88 0a08 	vdiv.f32	s0, s16, s16
 8018cb0:	e78c      	b.n	8018bcc <__ieee754_powf+0x30>
 8018cb2:	f1b9 4f9a 	cmp.w	r9, #1291845632	@ 0x4d000000
 8018cb6:	d96d      	bls.n	8018d94 <__ieee754_powf+0x1f8>
 8018cb8:	4baa      	ldr	r3, [pc, #680]	@ (8018f64 <__ieee754_powf+0x3c8>)
 8018cba:	4598      	cmp	r8, r3
 8018cbc:	d808      	bhi.n	8018cd0 <__ieee754_powf+0x134>
 8018cbe:	2c00      	cmp	r4, #0
 8018cc0:	da0b      	bge.n	8018cda <__ieee754_powf+0x13e>
 8018cc2:	2000      	movs	r0, #0
 8018cc4:	ecbd 8b02 	vpop	{d8}
 8018cc8:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8018ccc:	f000 bcc6 	b.w	801965c <__math_oflowf>
 8018cd0:	4ba5      	ldr	r3, [pc, #660]	@ (8018f68 <__ieee754_powf+0x3cc>)
 8018cd2:	4598      	cmp	r8, r3
 8018cd4:	d908      	bls.n	8018ce8 <__ieee754_powf+0x14c>
 8018cd6:	2c00      	cmp	r4, #0
 8018cd8:	dcf3      	bgt.n	8018cc2 <__ieee754_powf+0x126>
 8018cda:	2000      	movs	r0, #0
 8018cdc:	ecbd 8b02 	vpop	{d8}
 8018ce0:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8018ce4:	f000 bcb4 	b.w	8019650 <__math_uflowf>
 8018ce8:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8018cec:	ee30 0a67 	vsub.f32	s0, s0, s15
 8018cf0:	eddf 6a9e 	vldr	s13, [pc, #632]	@ 8018f6c <__ieee754_powf+0x3d0>
 8018cf4:	eef5 7a00 	vmov.f32	s15, #80	@ 0x3e800000  0.250
 8018cf8:	eee0 6a67 	vfms.f32	s13, s0, s15
 8018cfc:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8018d00:	eee6 7ac0 	vfms.f32	s15, s13, s0
 8018d04:	ee20 7a00 	vmul.f32	s14, s0, s0
 8018d08:	eddf 6a99 	vldr	s13, [pc, #612]	@ 8018f70 <__ieee754_powf+0x3d4>
 8018d0c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8018d10:	eddf 7a98 	vldr	s15, [pc, #608]	@ 8018f74 <__ieee754_powf+0x3d8>
 8018d14:	ee67 7ac7 	vnmul.f32	s15, s15, s14
 8018d18:	ed9f 7a97 	vldr	s14, [pc, #604]	@ 8018f78 <__ieee754_powf+0x3dc>
 8018d1c:	eee0 7a07 	vfma.f32	s15, s0, s14
 8018d20:	eeb0 7a67 	vmov.f32	s14, s15
 8018d24:	eea0 7a26 	vfma.f32	s14, s0, s13
 8018d28:	ee17 3a10 	vmov	r3, s14
 8018d2c:	f36f 030b 	bfc	r3, #0, #12
 8018d30:	ee07 3a10 	vmov	s14, r3
 8018d34:	eeb0 6a47 	vmov.f32	s12, s14
 8018d38:	eea0 6a66 	vfms.f32	s12, s0, s13
 8018d3c:	ee77 7ac6 	vsub.f32	s15, s15, s12
 8018d40:	3d01      	subs	r5, #1
 8018d42:	4305      	orrs	r5, r0
 8018d44:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8018d48:	eebf 8a00 	vmov.f32	s16, #240	@ 0xbf800000 -1.0
 8018d4c:	f36f 040b 	bfc	r4, #0, #12
 8018d50:	bf18      	it	ne
 8018d52:	eeb0 8a66 	vmovne.f32	s16, s13
 8018d56:	ee06 4a90 	vmov	s13, r4
 8018d5a:	ee67 0aa8 	vmul.f32	s1, s15, s17
 8018d5e:	ee38 6ae6 	vsub.f32	s12, s17, s13
 8018d62:	ee67 7a26 	vmul.f32	s15, s14, s13
 8018d66:	eee6 0a07 	vfma.f32	s1, s12, s14
 8018d6a:	ee30 7aa7 	vadd.f32	s14, s1, s15
 8018d6e:	ee17 1a10 	vmov	r1, s14
 8018d72:	2900      	cmp	r1, #0
 8018d74:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8018d78:	f340 80dd 	ble.w	8018f36 <__ieee754_powf+0x39a>
 8018d7c:	f1b3 4f86 	cmp.w	r3, #1124073472	@ 0x43000000
 8018d80:	f240 80ca 	bls.w	8018f18 <__ieee754_powf+0x37c>
 8018d84:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 8018d88:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8018d8c:	bf4c      	ite	mi
 8018d8e:	2001      	movmi	r0, #1
 8018d90:	2000      	movpl	r0, #0
 8018d92:	e797      	b.n	8018cc4 <__ieee754_powf+0x128>
 8018d94:	f016 4fff 	tst.w	r6, #2139095040	@ 0x7f800000
 8018d98:	bf01      	itttt	eq
 8018d9a:	eddf 7a78 	vldreq	s15, [pc, #480]	@ 8018f7c <__ieee754_powf+0x3e0>
 8018d9e:	ee60 7a27 	vmuleq.f32	s15, s0, s15
 8018da2:	f06f 0317 	mvneq.w	r3, #23
 8018da6:	ee17 7a90 	vmoveq	r7, s15
 8018daa:	ea4f 52e7 	mov.w	r2, r7, asr #23
 8018dae:	bf18      	it	ne
 8018db0:	2300      	movne	r3, #0
 8018db2:	3a7f      	subs	r2, #127	@ 0x7f
 8018db4:	441a      	add	r2, r3
 8018db6:	4b72      	ldr	r3, [pc, #456]	@ (8018f80 <__ieee754_powf+0x3e4>)
 8018db8:	f3c7 0716 	ubfx	r7, r7, #0, #23
 8018dbc:	429f      	cmp	r7, r3
 8018dbe:	f047 517e 	orr.w	r1, r7, #1065353216	@ 0x3f800000
 8018dc2:	dd06      	ble.n	8018dd2 <__ieee754_powf+0x236>
 8018dc4:	4b6f      	ldr	r3, [pc, #444]	@ (8018f84 <__ieee754_powf+0x3e8>)
 8018dc6:	429f      	cmp	r7, r3
 8018dc8:	f340 80a4 	ble.w	8018f14 <__ieee754_powf+0x378>
 8018dcc:	3201      	adds	r2, #1
 8018dce:	f5a1 0100 	sub.w	r1, r1, #8388608	@ 0x800000
 8018dd2:	2600      	movs	r6, #0
 8018dd4:	4b6c      	ldr	r3, [pc, #432]	@ (8018f88 <__ieee754_powf+0x3ec>)
 8018dd6:	eb03 0386 	add.w	r3, r3, r6, lsl #2
 8018dda:	ee07 1a10 	vmov	s14, r1
 8018dde:	edd3 5a00 	vldr	s11, [r3]
 8018de2:	4b6a      	ldr	r3, [pc, #424]	@ (8018f8c <__ieee754_powf+0x3f0>)
 8018de4:	ee75 7a87 	vadd.f32	s15, s11, s14
 8018de8:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8018dec:	eec6 4aa7 	vdiv.f32	s9, s13, s15
 8018df0:	1049      	asrs	r1, r1, #1
 8018df2:	f041 5100 	orr.w	r1, r1, #536870912	@ 0x20000000
 8018df6:	f501 2180 	add.w	r1, r1, #262144	@ 0x40000
 8018dfa:	eb01 5146 	add.w	r1, r1, r6, lsl #21
 8018dfe:	ee37 6a65 	vsub.f32	s12, s14, s11
 8018e02:	ee07 1a90 	vmov	s15, r1
 8018e06:	ee26 5a24 	vmul.f32	s10, s12, s9
 8018e0a:	ee77 5ae5 	vsub.f32	s11, s15, s11
 8018e0e:	ee15 7a10 	vmov	r7, s10
 8018e12:	401f      	ands	r7, r3
 8018e14:	ee06 7a90 	vmov	s13, r7
 8018e18:	eea6 6ae7 	vfms.f32	s12, s13, s15
 8018e1c:	ee37 7a65 	vsub.f32	s14, s14, s11
 8018e20:	ee65 7a05 	vmul.f32	s15, s10, s10
 8018e24:	eea6 6ac7 	vfms.f32	s12, s13, s14
 8018e28:	eddf 5a59 	vldr	s11, [pc, #356]	@ 8018f90 <__ieee754_powf+0x3f4>
 8018e2c:	ed9f 7a59 	vldr	s14, [pc, #356]	@ 8018f94 <__ieee754_powf+0x3f8>
 8018e30:	eee7 5a87 	vfma.f32	s11, s15, s14
 8018e34:	ed9f 7a58 	vldr	s14, [pc, #352]	@ 8018f98 <__ieee754_powf+0x3fc>
 8018e38:	eea5 7aa7 	vfma.f32	s14, s11, s15
 8018e3c:	eddf 5a4b 	vldr	s11, [pc, #300]	@ 8018f6c <__ieee754_powf+0x3d0>
 8018e40:	eee7 5a27 	vfma.f32	s11, s14, s15
 8018e44:	ed9f 7a55 	vldr	s14, [pc, #340]	@ 8018f9c <__ieee754_powf+0x400>
 8018e48:	eea5 7aa7 	vfma.f32	s14, s11, s15
 8018e4c:	eddf 5a54 	vldr	s11, [pc, #336]	@ 8018fa0 <__ieee754_powf+0x404>
 8018e50:	ee26 6a24 	vmul.f32	s12, s12, s9
 8018e54:	eee7 5a27 	vfma.f32	s11, s14, s15
 8018e58:	ee35 7a26 	vadd.f32	s14, s10, s13
 8018e5c:	ee67 4aa7 	vmul.f32	s9, s15, s15
 8018e60:	ee27 7a06 	vmul.f32	s14, s14, s12
 8018e64:	eef0 7a08 	vmov.f32	s15, #8	@ 0x40400000  3.0
 8018e68:	eea4 7aa5 	vfma.f32	s14, s9, s11
 8018e6c:	eef0 5a67 	vmov.f32	s11, s15
 8018e70:	eee6 5aa6 	vfma.f32	s11, s13, s13
 8018e74:	ee75 5a87 	vadd.f32	s11, s11, s14
 8018e78:	ee15 1a90 	vmov	r1, s11
 8018e7c:	4019      	ands	r1, r3
 8018e7e:	ee05 1a90 	vmov	s11, r1
 8018e82:	ee75 7ae7 	vsub.f32	s15, s11, s15
 8018e86:	eee6 7ae6 	vfms.f32	s15, s13, s13
 8018e8a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8018e8e:	ee67 7a85 	vmul.f32	s15, s15, s10
 8018e92:	eee6 7a25 	vfma.f32	s15, s12, s11
 8018e96:	eeb0 6a67 	vmov.f32	s12, s15
 8018e9a:	eea6 6aa5 	vfma.f32	s12, s13, s11
 8018e9e:	ee16 1a10 	vmov	r1, s12
 8018ea2:	4019      	ands	r1, r3
 8018ea4:	ee06 1a10 	vmov	s12, r1
 8018ea8:	eeb0 7a46 	vmov.f32	s14, s12
 8018eac:	eea6 7ae5 	vfms.f32	s14, s13, s11
 8018eb0:	493c      	ldr	r1, [pc, #240]	@ (8018fa4 <__ieee754_powf+0x408>)
 8018eb2:	eb01 0186 	add.w	r1, r1, r6, lsl #2
 8018eb6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8018eba:	ed9f 7a3b 	vldr	s14, [pc, #236]	@ 8018fa8 <__ieee754_powf+0x40c>
 8018ebe:	eddf 5a3b 	vldr	s11, [pc, #236]	@ 8018fac <__ieee754_powf+0x410>
 8018ec2:	ee67 7a87 	vmul.f32	s15, s15, s14
 8018ec6:	ed9f 7a3a 	vldr	s14, [pc, #232]	@ 8018fb0 <__ieee754_powf+0x414>
 8018eca:	eee6 7a07 	vfma.f32	s15, s12, s14
 8018ece:	ed91 7a00 	vldr	s14, [r1]
 8018ed2:	ee77 7a87 	vadd.f32	s15, s15, s14
 8018ed6:	ee07 2a10 	vmov	s14, r2
 8018eda:	4a36      	ldr	r2, [pc, #216]	@ (8018fb4 <__ieee754_powf+0x418>)
 8018edc:	eef8 6ac7 	vcvt.f32.s32	s13, s14
 8018ee0:	eeb0 7a67 	vmov.f32	s14, s15
 8018ee4:	eea6 7a25 	vfma.f32	s14, s12, s11
 8018ee8:	eb02 0286 	add.w	r2, r2, r6, lsl #2
 8018eec:	ed92 5a00 	vldr	s10, [r2]
 8018ef0:	ee37 7a05 	vadd.f32	s14, s14, s10
 8018ef4:	ee37 7a26 	vadd.f32	s14, s14, s13
 8018ef8:	ee17 2a10 	vmov	r2, s14
 8018efc:	401a      	ands	r2, r3
 8018efe:	ee07 2a10 	vmov	s14, r2
 8018f02:	ee77 6a66 	vsub.f32	s13, s14, s13
 8018f06:	ee76 6ac5 	vsub.f32	s13, s13, s10
 8018f0a:	eee6 6a65 	vfms.f32	s13, s12, s11
 8018f0e:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8018f12:	e715      	b.n	8018d40 <__ieee754_powf+0x1a4>
 8018f14:	2601      	movs	r6, #1
 8018f16:	e75d      	b.n	8018dd4 <__ieee754_powf+0x238>
 8018f18:	d152      	bne.n	8018fc0 <__ieee754_powf+0x424>
 8018f1a:	eddf 6a27 	vldr	s13, [pc, #156]	@ 8018fb8 <__ieee754_powf+0x41c>
 8018f1e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8018f22:	ee70 6aa6 	vadd.f32	s13, s1, s13
 8018f26:	eef4 6ac7 	vcmpe.f32	s13, s14
 8018f2a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8018f2e:	f73f af29 	bgt.w	8018d84 <__ieee754_powf+0x1e8>
 8018f32:	2386      	movs	r3, #134	@ 0x86
 8018f34:	e048      	b.n	8018fc8 <__ieee754_powf+0x42c>
 8018f36:	4a21      	ldr	r2, [pc, #132]	@ (8018fbc <__ieee754_powf+0x420>)
 8018f38:	4293      	cmp	r3, r2
 8018f3a:	d907      	bls.n	8018f4c <__ieee754_powf+0x3b0>
 8018f3c:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 8018f40:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8018f44:	bf4c      	ite	mi
 8018f46:	2001      	movmi	r0, #1
 8018f48:	2000      	movpl	r0, #0
 8018f4a:	e6c7      	b.n	8018cdc <__ieee754_powf+0x140>
 8018f4c:	d138      	bne.n	8018fc0 <__ieee754_powf+0x424>
 8018f4e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8018f52:	eeb4 7ae0 	vcmpe.f32	s14, s1
 8018f56:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8018f5a:	dbea      	blt.n	8018f32 <__ieee754_powf+0x396>
 8018f5c:	e7ee      	b.n	8018f3c <__ieee754_powf+0x3a0>
 8018f5e:	bf00      	nop
 8018f60:	00000000 	.word	0x00000000
 8018f64:	3f7ffff3 	.word	0x3f7ffff3
 8018f68:	3f800007 	.word	0x3f800007
 8018f6c:	3eaaaaab 	.word	0x3eaaaaab
 8018f70:	3fb8aa00 	.word	0x3fb8aa00
 8018f74:	3fb8aa3b 	.word	0x3fb8aa3b
 8018f78:	36eca570 	.word	0x36eca570
 8018f7c:	4b800000 	.word	0x4b800000
 8018f80:	001cc471 	.word	0x001cc471
 8018f84:	005db3d6 	.word	0x005db3d6
 8018f88:	0801c32c 	.word	0x0801c32c
 8018f8c:	fffff000 	.word	0xfffff000
 8018f90:	3e6c3255 	.word	0x3e6c3255
 8018f94:	3e53f142 	.word	0x3e53f142
 8018f98:	3e8ba305 	.word	0x3e8ba305
 8018f9c:	3edb6db7 	.word	0x3edb6db7
 8018fa0:	3f19999a 	.word	0x3f19999a
 8018fa4:	0801c31c 	.word	0x0801c31c
 8018fa8:	3f76384f 	.word	0x3f76384f
 8018fac:	3f763800 	.word	0x3f763800
 8018fb0:	369dc3a0 	.word	0x369dc3a0
 8018fb4:	0801c324 	.word	0x0801c324
 8018fb8:	3338aa3c 	.word	0x3338aa3c
 8018fbc:	43160000 	.word	0x43160000
 8018fc0:	f1b3 5f7c 	cmp.w	r3, #1056964608	@ 0x3f000000
 8018fc4:	d96f      	bls.n	80190a6 <__ieee754_powf+0x50a>
 8018fc6:	15db      	asrs	r3, r3, #23
 8018fc8:	3b7e      	subs	r3, #126	@ 0x7e
 8018fca:	f44f 0000 	mov.w	r0, #8388608	@ 0x800000
 8018fce:	4118      	asrs	r0, r3
 8018fd0:	4408      	add	r0, r1
 8018fd2:	f3c0 53c7 	ubfx	r3, r0, #23, #8
 8018fd6:	4a4e      	ldr	r2, [pc, #312]	@ (8019110 <__ieee754_powf+0x574>)
 8018fd8:	3b7f      	subs	r3, #127	@ 0x7f
 8018fda:	411a      	asrs	r2, r3
 8018fdc:	4002      	ands	r2, r0
 8018fde:	ee07 2a10 	vmov	s14, r2
 8018fe2:	f3c0 0016 	ubfx	r0, r0, #0, #23
 8018fe6:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8018fea:	f1c3 0317 	rsb	r3, r3, #23
 8018fee:	4118      	asrs	r0, r3
 8018ff0:	2900      	cmp	r1, #0
 8018ff2:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8018ff6:	bfb8      	it	lt
 8018ff8:	4240      	neglt	r0, r0
 8018ffa:	ee77 6aa0 	vadd.f32	s13, s15, s1
 8018ffe:	ed9f 7a45 	vldr	s14, [pc, #276]	@ 8019114 <__ieee754_powf+0x578>
 8019002:	ed9f 6a45 	vldr	s12, [pc, #276]	@ 8019118 <__ieee754_powf+0x57c>
 8019006:	ee16 3a90 	vmov	r3, s13
 801900a:	f36f 030b 	bfc	r3, #0, #12
 801900e:	ee06 3a90 	vmov	s13, r3
 8019012:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8019016:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 801901a:	ee70 0ae7 	vsub.f32	s1, s1, s15
 801901e:	eddf 7a3f 	vldr	s15, [pc, #252]	@ 801911c <__ieee754_powf+0x580>
 8019022:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8019026:	eee0 7a87 	vfma.f32	s15, s1, s14
 801902a:	eeb0 7a67 	vmov.f32	s14, s15
 801902e:	eea6 7a86 	vfma.f32	s14, s13, s12
 8019032:	eef0 5a47 	vmov.f32	s11, s14
 8019036:	eee6 5ac6 	vfms.f32	s11, s13, s12
 801903a:	ee67 6a07 	vmul.f32	s13, s14, s14
 801903e:	ee77 7ae5 	vsub.f32	s15, s15, s11
 8019042:	ed9f 6a37 	vldr	s12, [pc, #220]	@ 8019120 <__ieee754_powf+0x584>
 8019046:	eddf 5a37 	vldr	s11, [pc, #220]	@ 8019124 <__ieee754_powf+0x588>
 801904a:	eea6 6aa5 	vfma.f32	s12, s13, s11
 801904e:	eddf 5a36 	vldr	s11, [pc, #216]	@ 8019128 <__ieee754_powf+0x58c>
 8019052:	eee6 5a26 	vfma.f32	s11, s12, s13
 8019056:	ed9f 6a35 	vldr	s12, [pc, #212]	@ 801912c <__ieee754_powf+0x590>
 801905a:	eea5 6aa6 	vfma.f32	s12, s11, s13
 801905e:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8019130 <__ieee754_powf+0x594>
 8019062:	eee6 5a26 	vfma.f32	s11, s12, s13
 8019066:	eeb0 6a47 	vmov.f32	s12, s14
 801906a:	eea5 6ae6 	vfms.f32	s12, s11, s13
 801906e:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8019072:	ee67 5a06 	vmul.f32	s11, s14, s12
 8019076:	ee36 6a66 	vsub.f32	s12, s12, s13
 801907a:	eee7 7a27 	vfma.f32	s15, s14, s15
 801907e:	eec5 6a86 	vdiv.f32	s13, s11, s12
 8019082:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8019086:	ee77 7ac7 	vsub.f32	s15, s15, s14
 801908a:	ee30 0a67 	vsub.f32	s0, s0, s15
 801908e:	ee10 3a10 	vmov	r3, s0
 8019092:	eb03 53c0 	add.w	r3, r3, r0, lsl #23
 8019096:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 801909a:	da06      	bge.n	80190aa <__ieee754_powf+0x50e>
 801909c:	f000 fa58 	bl	8019550 <scalbnf>
 80190a0:	ee20 0a08 	vmul.f32	s0, s0, s16
 80190a4:	e592      	b.n	8018bcc <__ieee754_powf+0x30>
 80190a6:	2000      	movs	r0, #0
 80190a8:	e7a7      	b.n	8018ffa <__ieee754_powf+0x45e>
 80190aa:	ee00 3a10 	vmov	s0, r3
 80190ae:	e7f7      	b.n	80190a0 <__ieee754_powf+0x504>
 80190b0:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 80190b4:	e58a      	b.n	8018bcc <__ieee754_powf+0x30>
 80190b6:	ed9f 0a1f 	vldr	s0, [pc, #124]	@ 8019134 <__ieee754_powf+0x598>
 80190ba:	e587      	b.n	8018bcc <__ieee754_powf+0x30>
 80190bc:	eeb0 0a48 	vmov.f32	s0, s16
 80190c0:	e584      	b.n	8018bcc <__ieee754_powf+0x30>
 80190c2:	f1b9 4fff 	cmp.w	r9, #2139095040	@ 0x7f800000
 80190c6:	f43f adbb 	beq.w	8018c40 <__ieee754_powf+0xa4>
 80190ca:	2502      	movs	r5, #2
 80190cc:	eeb0 0a48 	vmov.f32	s0, s16
 80190d0:	f000 fa36 	bl	8019540 <fabsf>
 80190d4:	f026 4340 	bic.w	r3, r6, #3221225472	@ 0xc0000000
 80190d8:	f1b3 5f7e 	cmp.w	r3, #1065353216	@ 0x3f800000
 80190dc:	4647      	mov	r7, r8
 80190de:	d003      	beq.n	80190e8 <__ieee754_powf+0x54c>
 80190e0:	f1b8 0f00 	cmp.w	r8, #0
 80190e4:	f47f addb 	bne.w	8018c9e <__ieee754_powf+0x102>
 80190e8:	2c00      	cmp	r4, #0
 80190ea:	bfbc      	itt	lt
 80190ec:	eef7 7a00 	vmovlt.f32	s15, #112	@ 0x3f800000  1.0
 80190f0:	ee87 0a80 	vdivlt.f32	s0, s15, s0
 80190f4:	2e00      	cmp	r6, #0
 80190f6:	f6bf ad69 	bge.w	8018bcc <__ieee754_powf+0x30>
 80190fa:	f1a8 587e 	sub.w	r8, r8, #1065353216	@ 0x3f800000
 80190fe:	ea58 0805 	orrs.w	r8, r8, r5
 8019102:	f47f adc7 	bne.w	8018c94 <__ieee754_powf+0xf8>
 8019106:	ee70 7a40 	vsub.f32	s15, s0, s0
 801910a:	ee87 0aa7 	vdiv.f32	s0, s15, s15
 801910e:	e55d      	b.n	8018bcc <__ieee754_powf+0x30>
 8019110:	ff800000 	.word	0xff800000
 8019114:	3f317218 	.word	0x3f317218
 8019118:	3f317200 	.word	0x3f317200
 801911c:	35bfbe8c 	.word	0x35bfbe8c
 8019120:	b5ddea0e 	.word	0xb5ddea0e
 8019124:	3331bb4c 	.word	0x3331bb4c
 8019128:	388ab355 	.word	0x388ab355
 801912c:	bb360b61 	.word	0xbb360b61
 8019130:	3e2aaaab 	.word	0x3e2aaaab
 8019134:	00000000 	.word	0x00000000

08019138 <__ieee754_rem_pio2f>:
 8019138:	b5f0      	push	{r4, r5, r6, r7, lr}
 801913a:	ee10 6a10 	vmov	r6, s0
 801913e:	4b88      	ldr	r3, [pc, #544]	@ (8019360 <__ieee754_rem_pio2f+0x228>)
 8019140:	f026 4500 	bic.w	r5, r6, #2147483648	@ 0x80000000
 8019144:	429d      	cmp	r5, r3
 8019146:	b087      	sub	sp, #28
 8019148:	4604      	mov	r4, r0
 801914a:	d805      	bhi.n	8019158 <__ieee754_rem_pio2f+0x20>
 801914c:	2300      	movs	r3, #0
 801914e:	ed80 0a00 	vstr	s0, [r0]
 8019152:	6043      	str	r3, [r0, #4]
 8019154:	2000      	movs	r0, #0
 8019156:	e022      	b.n	801919e <__ieee754_rem_pio2f+0x66>
 8019158:	4b82      	ldr	r3, [pc, #520]	@ (8019364 <__ieee754_rem_pio2f+0x22c>)
 801915a:	429d      	cmp	r5, r3
 801915c:	d83a      	bhi.n	80191d4 <__ieee754_rem_pio2f+0x9c>
 801915e:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 8019162:	2e00      	cmp	r6, #0
 8019164:	ed9f 7a80 	vldr	s14, [pc, #512]	@ 8019368 <__ieee754_rem_pio2f+0x230>
 8019168:	4a80      	ldr	r2, [pc, #512]	@ (801936c <__ieee754_rem_pio2f+0x234>)
 801916a:	f023 030f 	bic.w	r3, r3, #15
 801916e:	dd18      	ble.n	80191a2 <__ieee754_rem_pio2f+0x6a>
 8019170:	4293      	cmp	r3, r2
 8019172:	ee70 7a47 	vsub.f32	s15, s0, s14
 8019176:	bf09      	itett	eq
 8019178:	ed9f 7a7d 	vldreq	s14, [pc, #500]	@ 8019370 <__ieee754_rem_pio2f+0x238>
 801917c:	eddf 6a7d 	vldrne	s13, [pc, #500]	@ 8019374 <__ieee754_rem_pio2f+0x23c>
 8019180:	eddf 6a7d 	vldreq	s13, [pc, #500]	@ 8019378 <__ieee754_rem_pio2f+0x240>
 8019184:	ee77 7ac7 	vsubeq.f32	s15, s15, s14
 8019188:	ee37 7ae6 	vsub.f32	s14, s15, s13
 801918c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8019190:	ed80 7a00 	vstr	s14, [r0]
 8019194:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8019198:	edc0 7a01 	vstr	s15, [r0, #4]
 801919c:	2001      	movs	r0, #1
 801919e:	b007      	add	sp, #28
 80191a0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80191a2:	4293      	cmp	r3, r2
 80191a4:	ee70 7a07 	vadd.f32	s15, s0, s14
 80191a8:	bf09      	itett	eq
 80191aa:	ed9f 7a71 	vldreq	s14, [pc, #452]	@ 8019370 <__ieee754_rem_pio2f+0x238>
 80191ae:	eddf 6a71 	vldrne	s13, [pc, #452]	@ 8019374 <__ieee754_rem_pio2f+0x23c>
 80191b2:	eddf 6a71 	vldreq	s13, [pc, #452]	@ 8019378 <__ieee754_rem_pio2f+0x240>
 80191b6:	ee77 7a87 	vaddeq.f32	s15, s15, s14
 80191ba:	ee37 7aa6 	vadd.f32	s14, s15, s13
 80191be:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80191c2:	ed80 7a00 	vstr	s14, [r0]
 80191c6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80191ca:	edc0 7a01 	vstr	s15, [r0, #4]
 80191ce:	f04f 30ff 	mov.w	r0, #4294967295
 80191d2:	e7e4      	b.n	801919e <__ieee754_rem_pio2f+0x66>
 80191d4:	4b69      	ldr	r3, [pc, #420]	@ (801937c <__ieee754_rem_pio2f+0x244>)
 80191d6:	429d      	cmp	r5, r3
 80191d8:	d873      	bhi.n	80192c2 <__ieee754_rem_pio2f+0x18a>
 80191da:	f000 f9b1 	bl	8019540 <fabsf>
 80191de:	ed9f 7a68 	vldr	s14, [pc, #416]	@ 8019380 <__ieee754_rem_pio2f+0x248>
 80191e2:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 80191e6:	eee0 7a07 	vfma.f32	s15, s0, s14
 80191ea:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80191ee:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80191f2:	ee17 0a90 	vmov	r0, s15
 80191f6:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 8019368 <__ieee754_rem_pio2f+0x230>
 80191fa:	eea7 0a67 	vfms.f32	s0, s14, s15
 80191fe:	281f      	cmp	r0, #31
 8019200:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 8019374 <__ieee754_rem_pio2f+0x23c>
 8019204:	ee67 7a27 	vmul.f32	s15, s14, s15
 8019208:	eeb1 6a47 	vneg.f32	s12, s14
 801920c:	ee70 6a67 	vsub.f32	s13, s0, s15
 8019210:	ee16 1a90 	vmov	r1, s13
 8019214:	dc09      	bgt.n	801922a <__ieee754_rem_pio2f+0xf2>
 8019216:	4a5b      	ldr	r2, [pc, #364]	@ (8019384 <__ieee754_rem_pio2f+0x24c>)
 8019218:	1e47      	subs	r7, r0, #1
 801921a:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 801921e:	f852 2027 	ldr.w	r2, [r2, r7, lsl #2]
 8019222:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8019226:	4293      	cmp	r3, r2
 8019228:	d107      	bne.n	801923a <__ieee754_rem_pio2f+0x102>
 801922a:	f3c1 52c7 	ubfx	r2, r1, #23, #8
 801922e:	ebc2 52d5 	rsb	r2, r2, r5, lsr #23
 8019232:	2a08      	cmp	r2, #8
 8019234:	ea4f 53e5 	mov.w	r3, r5, asr #23
 8019238:	dc14      	bgt.n	8019264 <__ieee754_rem_pio2f+0x12c>
 801923a:	6021      	str	r1, [r4, #0]
 801923c:	ed94 7a00 	vldr	s14, [r4]
 8019240:	ee30 0a47 	vsub.f32	s0, s0, s14
 8019244:	2e00      	cmp	r6, #0
 8019246:	ee30 0a67 	vsub.f32	s0, s0, s15
 801924a:	ed84 0a01 	vstr	s0, [r4, #4]
 801924e:	daa6      	bge.n	801919e <__ieee754_rem_pio2f+0x66>
 8019250:	eeb1 7a47 	vneg.f32	s14, s14
 8019254:	eeb1 0a40 	vneg.f32	s0, s0
 8019258:	ed84 7a00 	vstr	s14, [r4]
 801925c:	ed84 0a01 	vstr	s0, [r4, #4]
 8019260:	4240      	negs	r0, r0
 8019262:	e79c      	b.n	801919e <__ieee754_rem_pio2f+0x66>
 8019264:	eddf 5a42 	vldr	s11, [pc, #264]	@ 8019370 <__ieee754_rem_pio2f+0x238>
 8019268:	eef0 6a40 	vmov.f32	s13, s0
 801926c:	eee6 6a25 	vfma.f32	s13, s12, s11
 8019270:	ee70 7a66 	vsub.f32	s15, s0, s13
 8019274:	eee6 7a25 	vfma.f32	s15, s12, s11
 8019278:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8019378 <__ieee754_rem_pio2f+0x240>
 801927c:	eed7 7a25 	vfnms.f32	s15, s14, s11
 8019280:	ee76 5ae7 	vsub.f32	s11, s13, s15
 8019284:	ee15 2a90 	vmov	r2, s11
 8019288:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 801928c:	1a5b      	subs	r3, r3, r1
 801928e:	2b19      	cmp	r3, #25
 8019290:	dc04      	bgt.n	801929c <__ieee754_rem_pio2f+0x164>
 8019292:	edc4 5a00 	vstr	s11, [r4]
 8019296:	eeb0 0a66 	vmov.f32	s0, s13
 801929a:	e7cf      	b.n	801923c <__ieee754_rem_pio2f+0x104>
 801929c:	eddf 5a3a 	vldr	s11, [pc, #232]	@ 8019388 <__ieee754_rem_pio2f+0x250>
 80192a0:	eeb0 0a66 	vmov.f32	s0, s13
 80192a4:	eea6 0a25 	vfma.f32	s0, s12, s11
 80192a8:	ee76 7ac0 	vsub.f32	s15, s13, s0
 80192ac:	eddf 6a37 	vldr	s13, [pc, #220]	@ 801938c <__ieee754_rem_pio2f+0x254>
 80192b0:	eee6 7a25 	vfma.f32	s15, s12, s11
 80192b4:	eed7 7a26 	vfnms.f32	s15, s14, s13
 80192b8:	ee30 7a67 	vsub.f32	s14, s0, s15
 80192bc:	ed84 7a00 	vstr	s14, [r4]
 80192c0:	e7bc      	b.n	801923c <__ieee754_rem_pio2f+0x104>
 80192c2:	f1b5 4fff 	cmp.w	r5, #2139095040	@ 0x7f800000
 80192c6:	d306      	bcc.n	80192d6 <__ieee754_rem_pio2f+0x19e>
 80192c8:	ee70 7a40 	vsub.f32	s15, s0, s0
 80192cc:	edc0 7a01 	vstr	s15, [r0, #4]
 80192d0:	edc0 7a00 	vstr	s15, [r0]
 80192d4:	e73e      	b.n	8019154 <__ieee754_rem_pio2f+0x1c>
 80192d6:	15ea      	asrs	r2, r5, #23
 80192d8:	3a86      	subs	r2, #134	@ 0x86
 80192da:	eba5 53c2 	sub.w	r3, r5, r2, lsl #23
 80192de:	ee07 3a90 	vmov	s15, r3
 80192e2:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 80192e6:	eddf 6a2a 	vldr	s13, [pc, #168]	@ 8019390 <__ieee754_rem_pio2f+0x258>
 80192ea:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80192ee:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80192f2:	ed8d 7a03 	vstr	s14, [sp, #12]
 80192f6:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80192fa:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 80192fe:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8019302:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8019306:	ed8d 7a04 	vstr	s14, [sp, #16]
 801930a:	ee67 7aa6 	vmul.f32	s15, s15, s13
 801930e:	eef5 7a40 	vcmp.f32	s15, #0.0
 8019312:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019316:	edcd 7a05 	vstr	s15, [sp, #20]
 801931a:	d11e      	bne.n	801935a <__ieee754_rem_pio2f+0x222>
 801931c:	eeb5 7a40 	vcmp.f32	s14, #0.0
 8019320:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019324:	bf0c      	ite	eq
 8019326:	2301      	moveq	r3, #1
 8019328:	2302      	movne	r3, #2
 801932a:	491a      	ldr	r1, [pc, #104]	@ (8019394 <__ieee754_rem_pio2f+0x25c>)
 801932c:	9101      	str	r1, [sp, #4]
 801932e:	2102      	movs	r1, #2
 8019330:	9100      	str	r1, [sp, #0]
 8019332:	a803      	add	r0, sp, #12
 8019334:	4621      	mov	r1, r4
 8019336:	f000 f997 	bl	8019668 <__kernel_rem_pio2f>
 801933a:	2e00      	cmp	r6, #0
 801933c:	f6bf af2f 	bge.w	801919e <__ieee754_rem_pio2f+0x66>
 8019340:	edd4 7a00 	vldr	s15, [r4]
 8019344:	eef1 7a67 	vneg.f32	s15, s15
 8019348:	edc4 7a00 	vstr	s15, [r4]
 801934c:	edd4 7a01 	vldr	s15, [r4, #4]
 8019350:	eef1 7a67 	vneg.f32	s15, s15
 8019354:	edc4 7a01 	vstr	s15, [r4, #4]
 8019358:	e782      	b.n	8019260 <__ieee754_rem_pio2f+0x128>
 801935a:	2303      	movs	r3, #3
 801935c:	e7e5      	b.n	801932a <__ieee754_rem_pio2f+0x1f2>
 801935e:	bf00      	nop
 8019360:	3f490fd8 	.word	0x3f490fd8
 8019364:	4016cbe3 	.word	0x4016cbe3
 8019368:	3fc90f80 	.word	0x3fc90f80
 801936c:	3fc90fd0 	.word	0x3fc90fd0
 8019370:	37354400 	.word	0x37354400
 8019374:	37354443 	.word	0x37354443
 8019378:	2e85a308 	.word	0x2e85a308
 801937c:	43490f80 	.word	0x43490f80
 8019380:	3f22f984 	.word	0x3f22f984
 8019384:	0801c334 	.word	0x0801c334
 8019388:	2e85a300 	.word	0x2e85a300
 801938c:	248d3132 	.word	0x248d3132
 8019390:	43800000 	.word	0x43800000
 8019394:	0801c3b4 	.word	0x0801c3b4

08019398 <atanf>:
 8019398:	b538      	push	{r3, r4, r5, lr}
 801939a:	ee10 5a10 	vmov	r5, s0
 801939e:	f025 4400 	bic.w	r4, r5, #2147483648	@ 0x80000000
 80193a2:	f1b4 4fa1 	cmp.w	r4, #1350565888	@ 0x50800000
 80193a6:	eef0 7a40 	vmov.f32	s15, s0
 80193aa:	d310      	bcc.n	80193ce <atanf+0x36>
 80193ac:	f1b4 4fff 	cmp.w	r4, #2139095040	@ 0x7f800000
 80193b0:	d904      	bls.n	80193bc <atanf+0x24>
 80193b2:	ee70 7a00 	vadd.f32	s15, s0, s0
 80193b6:	eeb0 0a67 	vmov.f32	s0, s15
 80193ba:	bd38      	pop	{r3, r4, r5, pc}
 80193bc:	eddf 7a4d 	vldr	s15, [pc, #308]	@ 80194f4 <atanf+0x15c>
 80193c0:	ed9f 7a4d 	vldr	s14, [pc, #308]	@ 80194f8 <atanf+0x160>
 80193c4:	2d00      	cmp	r5, #0
 80193c6:	bfc8      	it	gt
 80193c8:	eef0 7a47 	vmovgt.f32	s15, s14
 80193cc:	e7f3      	b.n	80193b6 <atanf+0x1e>
 80193ce:	4b4b      	ldr	r3, [pc, #300]	@ (80194fc <atanf+0x164>)
 80193d0:	429c      	cmp	r4, r3
 80193d2:	d810      	bhi.n	80193f6 <atanf+0x5e>
 80193d4:	f1b4 5f44 	cmp.w	r4, #822083584	@ 0x31000000
 80193d8:	d20a      	bcs.n	80193f0 <atanf+0x58>
 80193da:	ed9f 7a49 	vldr	s14, [pc, #292]	@ 8019500 <atanf+0x168>
 80193de:	ee30 7a07 	vadd.f32	s14, s0, s14
 80193e2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80193e6:	eeb4 7ae6 	vcmpe.f32	s14, s13
 80193ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80193ee:	dce2      	bgt.n	80193b6 <atanf+0x1e>
 80193f0:	f04f 33ff 	mov.w	r3, #4294967295
 80193f4:	e013      	b.n	801941e <atanf+0x86>
 80193f6:	f000 f8a3 	bl	8019540 <fabsf>
 80193fa:	4b42      	ldr	r3, [pc, #264]	@ (8019504 <atanf+0x16c>)
 80193fc:	429c      	cmp	r4, r3
 80193fe:	d84f      	bhi.n	80194a0 <atanf+0x108>
 8019400:	f5a3 03d0 	sub.w	r3, r3, #6815744	@ 0x680000
 8019404:	429c      	cmp	r4, r3
 8019406:	d841      	bhi.n	801948c <atanf+0xf4>
 8019408:	eef0 7a00 	vmov.f32	s15, #0	@ 0x40000000  2.0
 801940c:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 8019410:	eea0 7a27 	vfma.f32	s14, s0, s15
 8019414:	2300      	movs	r3, #0
 8019416:	ee30 0a27 	vadd.f32	s0, s0, s15
 801941a:	eec7 7a00 	vdiv.f32	s15, s14, s0
 801941e:	1c5a      	adds	r2, r3, #1
 8019420:	ee27 6aa7 	vmul.f32	s12, s15, s15
 8019424:	ed9f 7a38 	vldr	s14, [pc, #224]	@ 8019508 <atanf+0x170>
 8019428:	eddf 5a38 	vldr	s11, [pc, #224]	@ 801950c <atanf+0x174>
 801942c:	ed9f 5a38 	vldr	s10, [pc, #224]	@ 8019510 <atanf+0x178>
 8019430:	ee66 6a06 	vmul.f32	s13, s12, s12
 8019434:	eee6 5a87 	vfma.f32	s11, s13, s14
 8019438:	ed9f 7a36 	vldr	s14, [pc, #216]	@ 8019514 <atanf+0x17c>
 801943c:	eea5 7aa6 	vfma.f32	s14, s11, s13
 8019440:	eddf 5a35 	vldr	s11, [pc, #212]	@ 8019518 <atanf+0x180>
 8019444:	eee7 5a26 	vfma.f32	s11, s14, s13
 8019448:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 801951c <atanf+0x184>
 801944c:	eea5 7aa6 	vfma.f32	s14, s11, s13
 8019450:	eddf 5a33 	vldr	s11, [pc, #204]	@ 8019520 <atanf+0x188>
 8019454:	eee7 5a26 	vfma.f32	s11, s14, s13
 8019458:	ed9f 7a32 	vldr	s14, [pc, #200]	@ 8019524 <atanf+0x18c>
 801945c:	eea6 5a87 	vfma.f32	s10, s13, s14
 8019460:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 8019528 <atanf+0x190>
 8019464:	eea5 7a26 	vfma.f32	s14, s10, s13
 8019468:	ed9f 5a30 	vldr	s10, [pc, #192]	@ 801952c <atanf+0x194>
 801946c:	eea7 5a26 	vfma.f32	s10, s14, s13
 8019470:	ed9f 7a2f 	vldr	s14, [pc, #188]	@ 8019530 <atanf+0x198>
 8019474:	eea5 7a26 	vfma.f32	s14, s10, s13
 8019478:	ee27 7a26 	vmul.f32	s14, s14, s13
 801947c:	eea5 7a86 	vfma.f32	s14, s11, s12
 8019480:	ee27 7a87 	vmul.f32	s14, s15, s14
 8019484:	d121      	bne.n	80194ca <atanf+0x132>
 8019486:	ee77 7ac7 	vsub.f32	s15, s15, s14
 801948a:	e794      	b.n	80193b6 <atanf+0x1e>
 801948c:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8019490:	ee30 7a67 	vsub.f32	s14, s0, s15
 8019494:	ee30 0a27 	vadd.f32	s0, s0, s15
 8019498:	2301      	movs	r3, #1
 801949a:	eec7 7a00 	vdiv.f32	s15, s14, s0
 801949e:	e7be      	b.n	801941e <atanf+0x86>
 80194a0:	4b24      	ldr	r3, [pc, #144]	@ (8019534 <atanf+0x19c>)
 80194a2:	429c      	cmp	r4, r3
 80194a4:	d80b      	bhi.n	80194be <atanf+0x126>
 80194a6:	eef7 7a08 	vmov.f32	s15, #120	@ 0x3fc00000  1.5
 80194aa:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80194ae:	eea0 7a27 	vfma.f32	s14, s0, s15
 80194b2:	2302      	movs	r3, #2
 80194b4:	ee70 6a67 	vsub.f32	s13, s0, s15
 80194b8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80194bc:	e7af      	b.n	801941e <atanf+0x86>
 80194be:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 80194c2:	eec7 7a00 	vdiv.f32	s15, s14, s0
 80194c6:	2303      	movs	r3, #3
 80194c8:	e7a9      	b.n	801941e <atanf+0x86>
 80194ca:	4a1b      	ldr	r2, [pc, #108]	@ (8019538 <atanf+0x1a0>)
 80194cc:	491b      	ldr	r1, [pc, #108]	@ (801953c <atanf+0x1a4>)
 80194ce:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 80194d2:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 80194d6:	edd3 6a00 	vldr	s13, [r3]
 80194da:	ee37 7a66 	vsub.f32	s14, s14, s13
 80194de:	2d00      	cmp	r5, #0
 80194e0:	ee37 7a67 	vsub.f32	s14, s14, s15
 80194e4:	edd2 7a00 	vldr	s15, [r2]
 80194e8:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80194ec:	bfb8      	it	lt
 80194ee:	eef1 7a67 	vneglt.f32	s15, s15
 80194f2:	e760      	b.n	80193b6 <atanf+0x1e>
 80194f4:	bfc90fdb 	.word	0xbfc90fdb
 80194f8:	3fc90fdb 	.word	0x3fc90fdb
 80194fc:	3edfffff 	.word	0x3edfffff
 8019500:	7149f2ca 	.word	0x7149f2ca
 8019504:	3f97ffff 	.word	0x3f97ffff
 8019508:	3c8569d7 	.word	0x3c8569d7
 801950c:	3d4bda59 	.word	0x3d4bda59
 8019510:	bd6ef16b 	.word	0xbd6ef16b
 8019514:	3d886b35 	.word	0x3d886b35
 8019518:	3dba2e6e 	.word	0x3dba2e6e
 801951c:	3e124925 	.word	0x3e124925
 8019520:	3eaaaaab 	.word	0x3eaaaaab
 8019524:	bd15a221 	.word	0xbd15a221
 8019528:	bd9d8795 	.word	0xbd9d8795
 801952c:	bde38e38 	.word	0xbde38e38
 8019530:	be4ccccd 	.word	0xbe4ccccd
 8019534:	401bffff 	.word	0x401bffff
 8019538:	0801c6dc 	.word	0x0801c6dc
 801953c:	0801c6cc 	.word	0x0801c6cc

08019540 <fabsf>:
 8019540:	ee10 3a10 	vmov	r3, s0
 8019544:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8019548:	ee00 3a10 	vmov	s0, r3
 801954c:	4770      	bx	lr
	...

08019550 <scalbnf>:
 8019550:	ee10 3a10 	vmov	r3, s0
 8019554:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 8019558:	d02b      	beq.n	80195b2 <scalbnf+0x62>
 801955a:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 801955e:	d302      	bcc.n	8019566 <scalbnf+0x16>
 8019560:	ee30 0a00 	vadd.f32	s0, s0, s0
 8019564:	4770      	bx	lr
 8019566:	f013 4fff 	tst.w	r3, #2139095040	@ 0x7f800000
 801956a:	d123      	bne.n	80195b4 <scalbnf+0x64>
 801956c:	4b24      	ldr	r3, [pc, #144]	@ (8019600 <scalbnf+0xb0>)
 801956e:	eddf 7a25 	vldr	s15, [pc, #148]	@ 8019604 <scalbnf+0xb4>
 8019572:	4298      	cmp	r0, r3
 8019574:	ee20 0a27 	vmul.f32	s0, s0, s15
 8019578:	db17      	blt.n	80195aa <scalbnf+0x5a>
 801957a:	ee10 3a10 	vmov	r3, s0
 801957e:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8019582:	3a19      	subs	r2, #25
 8019584:	f24c 3150 	movw	r1, #50000	@ 0xc350
 8019588:	4288      	cmp	r0, r1
 801958a:	dd15      	ble.n	80195b8 <scalbnf+0x68>
 801958c:	eddf 7a1e 	vldr	s15, [pc, #120]	@ 8019608 <scalbnf+0xb8>
 8019590:	eddf 6a1e 	vldr	s13, [pc, #120]	@ 801960c <scalbnf+0xbc>
 8019594:	ee10 3a10 	vmov	r3, s0
 8019598:	eeb0 7a67 	vmov.f32	s14, s15
 801959c:	2b00      	cmp	r3, #0
 801959e:	bfb8      	it	lt
 80195a0:	eef0 7a66 	vmovlt.f32	s15, s13
 80195a4:	ee27 0a87 	vmul.f32	s0, s15, s14
 80195a8:	4770      	bx	lr
 80195aa:	eddf 7a19 	vldr	s15, [pc, #100]	@ 8019610 <scalbnf+0xc0>
 80195ae:	ee27 0a80 	vmul.f32	s0, s15, s0
 80195b2:	4770      	bx	lr
 80195b4:	0dd2      	lsrs	r2, r2, #23
 80195b6:	e7e5      	b.n	8019584 <scalbnf+0x34>
 80195b8:	4410      	add	r0, r2
 80195ba:	28fe      	cmp	r0, #254	@ 0xfe
 80195bc:	dce6      	bgt.n	801958c <scalbnf+0x3c>
 80195be:	2800      	cmp	r0, #0
 80195c0:	dd06      	ble.n	80195d0 <scalbnf+0x80>
 80195c2:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 80195c6:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 80195ca:	ee00 3a10 	vmov	s0, r3
 80195ce:	4770      	bx	lr
 80195d0:	f110 0f16 	cmn.w	r0, #22
 80195d4:	da09      	bge.n	80195ea <scalbnf+0x9a>
 80195d6:	eddf 7a0e 	vldr	s15, [pc, #56]	@ 8019610 <scalbnf+0xc0>
 80195da:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 8019614 <scalbnf+0xc4>
 80195de:	ee10 3a10 	vmov	r3, s0
 80195e2:	eeb0 7a67 	vmov.f32	s14, s15
 80195e6:	2b00      	cmp	r3, #0
 80195e8:	e7d9      	b.n	801959e <scalbnf+0x4e>
 80195ea:	3019      	adds	r0, #25
 80195ec:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 80195f0:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 80195f4:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 8019618 <scalbnf+0xc8>
 80195f8:	ee07 3a90 	vmov	s15, r3
 80195fc:	e7d7      	b.n	80195ae <scalbnf+0x5e>
 80195fe:	bf00      	nop
 8019600:	ffff3cb0 	.word	0xffff3cb0
 8019604:	4c000000 	.word	0x4c000000
 8019608:	7149f2ca 	.word	0x7149f2ca
 801960c:	f149f2ca 	.word	0xf149f2ca
 8019610:	0da24260 	.word	0x0da24260
 8019614:	8da24260 	.word	0x8da24260
 8019618:	33000000 	.word	0x33000000

0801961c <with_errnof>:
 801961c:	b510      	push	{r4, lr}
 801961e:	ed2d 8b02 	vpush	{d8}
 8019622:	eeb0 8a40 	vmov.f32	s16, s0
 8019626:	4604      	mov	r4, r0
 8019628:	f7fb fce0 	bl	8014fec <__errno>
 801962c:	eeb0 0a48 	vmov.f32	s0, s16
 8019630:	ecbd 8b02 	vpop	{d8}
 8019634:	6004      	str	r4, [r0, #0]
 8019636:	bd10      	pop	{r4, pc}

08019638 <xflowf>:
 8019638:	b130      	cbz	r0, 8019648 <xflowf+0x10>
 801963a:	eef1 7a40 	vneg.f32	s15, s0
 801963e:	ee27 0a80 	vmul.f32	s0, s15, s0
 8019642:	2022      	movs	r0, #34	@ 0x22
 8019644:	f7ff bfea 	b.w	801961c <with_errnof>
 8019648:	eef0 7a40 	vmov.f32	s15, s0
 801964c:	e7f7      	b.n	801963e <xflowf+0x6>
	...

08019650 <__math_uflowf>:
 8019650:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8019658 <__math_uflowf+0x8>
 8019654:	f7ff bff0 	b.w	8019638 <xflowf>
 8019658:	10000000 	.word	0x10000000

0801965c <__math_oflowf>:
 801965c:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8019664 <__math_oflowf+0x8>
 8019660:	f7ff bfea 	b.w	8019638 <xflowf>
 8019664:	70000000 	.word	0x70000000

08019668 <__kernel_rem_pio2f>:
 8019668:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801966c:	ed2d 8b04 	vpush	{d8-d9}
 8019670:	b0d9      	sub	sp, #356	@ 0x164
 8019672:	4690      	mov	r8, r2
 8019674:	9001      	str	r0, [sp, #4]
 8019676:	4ab6      	ldr	r2, [pc, #728]	@ (8019950 <__kernel_rem_pio2f+0x2e8>)
 8019678:	9866      	ldr	r0, [sp, #408]	@ 0x198
 801967a:	f118 0f04 	cmn.w	r8, #4
 801967e:	f852 a020 	ldr.w	sl, [r2, r0, lsl #2]
 8019682:	460f      	mov	r7, r1
 8019684:	f103 3bff 	add.w	fp, r3, #4294967295
 8019688:	db26      	blt.n	80196d8 <__kernel_rem_pio2f+0x70>
 801968a:	f1b8 0203 	subs.w	r2, r8, #3
 801968e:	bf48      	it	mi
 8019690:	f108 0204 	addmi.w	r2, r8, #4
 8019694:	10d2      	asrs	r2, r2, #3
 8019696:	1c55      	adds	r5, r2, #1
 8019698:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 801969a:	ed9f 7ab1 	vldr	s14, [pc, #708]	@ 8019960 <__kernel_rem_pio2f+0x2f8>
 801969e:	00e8      	lsls	r0, r5, #3
 80196a0:	eba2 060b 	sub.w	r6, r2, fp
 80196a4:	9002      	str	r0, [sp, #8]
 80196a6:	eba8 05c5 	sub.w	r5, r8, r5, lsl #3
 80196aa:	eb0a 0c0b 	add.w	ip, sl, fp
 80196ae:	ac1c      	add	r4, sp, #112	@ 0x70
 80196b0:	eb01 0e86 	add.w	lr, r1, r6, lsl #2
 80196b4:	2000      	movs	r0, #0
 80196b6:	4560      	cmp	r0, ip
 80196b8:	dd10      	ble.n	80196dc <__kernel_rem_pio2f+0x74>
 80196ba:	a91c      	add	r1, sp, #112	@ 0x70
 80196bc:	eb01 0083 	add.w	r0, r1, r3, lsl #2
 80196c0:	f50d 7988 	add.w	r9, sp, #272	@ 0x110
 80196c4:	2600      	movs	r6, #0
 80196c6:	4556      	cmp	r6, sl
 80196c8:	dc24      	bgt.n	8019714 <__kernel_rem_pio2f+0xac>
 80196ca:	f8dd e004 	ldr.w	lr, [sp, #4]
 80196ce:	eddf 7aa4 	vldr	s15, [pc, #656]	@ 8019960 <__kernel_rem_pio2f+0x2f8>
 80196d2:	4684      	mov	ip, r0
 80196d4:	2400      	movs	r4, #0
 80196d6:	e016      	b.n	8019706 <__kernel_rem_pio2f+0x9e>
 80196d8:	2200      	movs	r2, #0
 80196da:	e7dc      	b.n	8019696 <__kernel_rem_pio2f+0x2e>
 80196dc:	42c6      	cmn	r6, r0
 80196de:	bf5d      	ittte	pl
 80196e0:	f85e 1020 	ldrpl.w	r1, [lr, r0, lsl #2]
 80196e4:	ee07 1a90 	vmovpl	s15, r1
 80196e8:	eef8 7ae7 	vcvtpl.f32.s32	s15, s15
 80196ec:	eef0 7a47 	vmovmi.f32	s15, s14
 80196f0:	ece4 7a01 	vstmia	r4!, {s15}
 80196f4:	3001      	adds	r0, #1
 80196f6:	e7de      	b.n	80196b6 <__kernel_rem_pio2f+0x4e>
 80196f8:	ecfe 6a01 	vldmia	lr!, {s13}
 80196fc:	ed3c 7a01 	vldmdb	ip!, {s14}
 8019700:	eee6 7a87 	vfma.f32	s15, s13, s14
 8019704:	3401      	adds	r4, #1
 8019706:	455c      	cmp	r4, fp
 8019708:	ddf6      	ble.n	80196f8 <__kernel_rem_pio2f+0x90>
 801970a:	ece9 7a01 	vstmia	r9!, {s15}
 801970e:	3601      	adds	r6, #1
 8019710:	3004      	adds	r0, #4
 8019712:	e7d8      	b.n	80196c6 <__kernel_rem_pio2f+0x5e>
 8019714:	a908      	add	r1, sp, #32
 8019716:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 801971a:	9104      	str	r1, [sp, #16]
 801971c:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 801971e:	eddf 8a8f 	vldr	s17, [pc, #572]	@ 801995c <__kernel_rem_pio2f+0x2f4>
 8019722:	ed9f 9a8d 	vldr	s18, [pc, #564]	@ 8019958 <__kernel_rem_pio2f+0x2f0>
 8019726:	eb01 0282 	add.w	r2, r1, r2, lsl #2
 801972a:	9203      	str	r2, [sp, #12]
 801972c:	4654      	mov	r4, sl
 801972e:	00a2      	lsls	r2, r4, #2
 8019730:	9205      	str	r2, [sp, #20]
 8019732:	aa58      	add	r2, sp, #352	@ 0x160
 8019734:	eb02 0284 	add.w	r2, r2, r4, lsl #2
 8019738:	ed12 0a14 	vldr	s0, [r2, #-80]	@ 0xffffffb0
 801973c:	a944      	add	r1, sp, #272	@ 0x110
 801973e:	aa08      	add	r2, sp, #32
 8019740:	eb01 0084 	add.w	r0, r1, r4, lsl #2
 8019744:	4694      	mov	ip, r2
 8019746:	4626      	mov	r6, r4
 8019748:	2e00      	cmp	r6, #0
 801974a:	dc4c      	bgt.n	80197e6 <__kernel_rem_pio2f+0x17e>
 801974c:	4628      	mov	r0, r5
 801974e:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8019752:	f7ff fefd 	bl	8019550 <scalbnf>
 8019756:	eeb0 8a40 	vmov.f32	s16, s0
 801975a:	eeb4 0a00 	vmov.f32	s0, #64	@ 0x3e000000  0.125
 801975e:	ee28 0a00 	vmul.f32	s0, s16, s0
 8019762:	f000 f9e9 	bl	8019b38 <floorf>
 8019766:	eef2 7a00 	vmov.f32	s15, #32	@ 0x41000000  8.0
 801976a:	eea0 8a67 	vfms.f32	s16, s0, s15
 801976e:	2d00      	cmp	r5, #0
 8019770:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8019774:	eefd 7ac8 	vcvt.s32.f32	s15, s16
 8019778:	ee17 9a90 	vmov	r9, s15
 801977c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8019780:	ee38 8a67 	vsub.f32	s16, s16, s15
 8019784:	dd41      	ble.n	801980a <__kernel_rem_pio2f+0x1a2>
 8019786:	f104 3cff 	add.w	ip, r4, #4294967295
 801978a:	a908      	add	r1, sp, #32
 801978c:	f1c5 0e08 	rsb	lr, r5, #8
 8019790:	f851 602c 	ldr.w	r6, [r1, ip, lsl #2]
 8019794:	fa46 f00e 	asr.w	r0, r6, lr
 8019798:	4481      	add	r9, r0
 801979a:	fa00 f00e 	lsl.w	r0, r0, lr
 801979e:	1a36      	subs	r6, r6, r0
 80197a0:	f1c5 0007 	rsb	r0, r5, #7
 80197a4:	f841 602c 	str.w	r6, [r1, ip, lsl #2]
 80197a8:	4106      	asrs	r6, r0
 80197aa:	2e00      	cmp	r6, #0
 80197ac:	dd3c      	ble.n	8019828 <__kernel_rem_pio2f+0x1c0>
 80197ae:	f04f 0e00 	mov.w	lr, #0
 80197b2:	f109 0901 	add.w	r9, r9, #1
 80197b6:	4670      	mov	r0, lr
 80197b8:	4574      	cmp	r4, lr
 80197ba:	dc68      	bgt.n	801988e <__kernel_rem_pio2f+0x226>
 80197bc:	2d00      	cmp	r5, #0
 80197be:	dd03      	ble.n	80197c8 <__kernel_rem_pio2f+0x160>
 80197c0:	2d01      	cmp	r5, #1
 80197c2:	d074      	beq.n	80198ae <__kernel_rem_pio2f+0x246>
 80197c4:	2d02      	cmp	r5, #2
 80197c6:	d07d      	beq.n	80198c4 <__kernel_rem_pio2f+0x25c>
 80197c8:	2e02      	cmp	r6, #2
 80197ca:	d12d      	bne.n	8019828 <__kernel_rem_pio2f+0x1c0>
 80197cc:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 80197d0:	ee30 8a48 	vsub.f32	s16, s0, s16
 80197d4:	b340      	cbz	r0, 8019828 <__kernel_rem_pio2f+0x1c0>
 80197d6:	4628      	mov	r0, r5
 80197d8:	9306      	str	r3, [sp, #24]
 80197da:	f7ff feb9 	bl	8019550 <scalbnf>
 80197de:	9b06      	ldr	r3, [sp, #24]
 80197e0:	ee38 8a40 	vsub.f32	s16, s16, s0
 80197e4:	e020      	b.n	8019828 <__kernel_rem_pio2f+0x1c0>
 80197e6:	ee60 7a28 	vmul.f32	s15, s0, s17
 80197ea:	3e01      	subs	r6, #1
 80197ec:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80197f0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80197f4:	eea7 0ac9 	vfms.f32	s0, s15, s18
 80197f8:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 80197fc:	ecac 0a01 	vstmia	ip!, {s0}
 8019800:	ed30 0a01 	vldmdb	r0!, {s0}
 8019804:	ee37 0a80 	vadd.f32	s0, s15, s0
 8019808:	e79e      	b.n	8019748 <__kernel_rem_pio2f+0xe0>
 801980a:	d105      	bne.n	8019818 <__kernel_rem_pio2f+0x1b0>
 801980c:	1e60      	subs	r0, r4, #1
 801980e:	a908      	add	r1, sp, #32
 8019810:	f851 6020 	ldr.w	r6, [r1, r0, lsl #2]
 8019814:	11f6      	asrs	r6, r6, #7
 8019816:	e7c8      	b.n	80197aa <__kernel_rem_pio2f+0x142>
 8019818:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 801981c:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8019820:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019824:	da31      	bge.n	801988a <__kernel_rem_pio2f+0x222>
 8019826:	2600      	movs	r6, #0
 8019828:	eeb5 8a40 	vcmp.f32	s16, #0.0
 801982c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019830:	f040 8098 	bne.w	8019964 <__kernel_rem_pio2f+0x2fc>
 8019834:	1e60      	subs	r0, r4, #1
 8019836:	2200      	movs	r2, #0
 8019838:	4550      	cmp	r0, sl
 801983a:	da4b      	bge.n	80198d4 <__kernel_rem_pio2f+0x26c>
 801983c:	2a00      	cmp	r2, #0
 801983e:	d065      	beq.n	801990c <__kernel_rem_pio2f+0x2a4>
 8019840:	3c01      	subs	r4, #1
 8019842:	ab08      	add	r3, sp, #32
 8019844:	3d08      	subs	r5, #8
 8019846:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 801984a:	2b00      	cmp	r3, #0
 801984c:	d0f8      	beq.n	8019840 <__kernel_rem_pio2f+0x1d8>
 801984e:	4628      	mov	r0, r5
 8019850:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8019854:	f7ff fe7c 	bl	8019550 <scalbnf>
 8019858:	1c63      	adds	r3, r4, #1
 801985a:	aa44      	add	r2, sp, #272	@ 0x110
 801985c:	ed9f 7a3f 	vldr	s14, [pc, #252]	@ 801995c <__kernel_rem_pio2f+0x2f4>
 8019860:	0099      	lsls	r1, r3, #2
 8019862:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 8019866:	4623      	mov	r3, r4
 8019868:	2b00      	cmp	r3, #0
 801986a:	f280 80a9 	bge.w	80199c0 <__kernel_rem_pio2f+0x358>
 801986e:	4623      	mov	r3, r4
 8019870:	2b00      	cmp	r3, #0
 8019872:	f2c0 80c7 	blt.w	8019a04 <__kernel_rem_pio2f+0x39c>
 8019876:	aa44      	add	r2, sp, #272	@ 0x110
 8019878:	eb02 0583 	add.w	r5, r2, r3, lsl #2
 801987c:	f8df c0d4 	ldr.w	ip, [pc, #212]	@ 8019954 <__kernel_rem_pio2f+0x2ec>
 8019880:	eddf 7a37 	vldr	s15, [pc, #220]	@ 8019960 <__kernel_rem_pio2f+0x2f8>
 8019884:	2000      	movs	r0, #0
 8019886:	1ae2      	subs	r2, r4, r3
 8019888:	e0b1      	b.n	80199ee <__kernel_rem_pio2f+0x386>
 801988a:	2602      	movs	r6, #2
 801988c:	e78f      	b.n	80197ae <__kernel_rem_pio2f+0x146>
 801988e:	f852 1b04 	ldr.w	r1, [r2], #4
 8019892:	b948      	cbnz	r0, 80198a8 <__kernel_rem_pio2f+0x240>
 8019894:	b121      	cbz	r1, 80198a0 <__kernel_rem_pio2f+0x238>
 8019896:	f5c1 7180 	rsb	r1, r1, #256	@ 0x100
 801989a:	f842 1c04 	str.w	r1, [r2, #-4]
 801989e:	2101      	movs	r1, #1
 80198a0:	f10e 0e01 	add.w	lr, lr, #1
 80198a4:	4608      	mov	r0, r1
 80198a6:	e787      	b.n	80197b8 <__kernel_rem_pio2f+0x150>
 80198a8:	f1c1 01ff 	rsb	r1, r1, #255	@ 0xff
 80198ac:	e7f5      	b.n	801989a <__kernel_rem_pio2f+0x232>
 80198ae:	f104 3cff 	add.w	ip, r4, #4294967295
 80198b2:	aa08      	add	r2, sp, #32
 80198b4:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 80198b8:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80198bc:	a908      	add	r1, sp, #32
 80198be:	f841 202c 	str.w	r2, [r1, ip, lsl #2]
 80198c2:	e781      	b.n	80197c8 <__kernel_rem_pio2f+0x160>
 80198c4:	f104 3cff 	add.w	ip, r4, #4294967295
 80198c8:	aa08      	add	r2, sp, #32
 80198ca:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 80198ce:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 80198d2:	e7f3      	b.n	80198bc <__kernel_rem_pio2f+0x254>
 80198d4:	a908      	add	r1, sp, #32
 80198d6:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 80198da:	3801      	subs	r0, #1
 80198dc:	430a      	orrs	r2, r1
 80198de:	e7ab      	b.n	8019838 <__kernel_rem_pio2f+0x1d0>
 80198e0:	3201      	adds	r2, #1
 80198e2:	f850 6d04 	ldr.w	r6, [r0, #-4]!
 80198e6:	2e00      	cmp	r6, #0
 80198e8:	d0fa      	beq.n	80198e0 <__kernel_rem_pio2f+0x278>
 80198ea:	9905      	ldr	r1, [sp, #20]
 80198ec:	f501 71b0 	add.w	r1, r1, #352	@ 0x160
 80198f0:	eb0d 0001 	add.w	r0, sp, r1
 80198f4:	18e6      	adds	r6, r4, r3
 80198f6:	a91c      	add	r1, sp, #112	@ 0x70
 80198f8:	f104 0c01 	add.w	ip, r4, #1
 80198fc:	384c      	subs	r0, #76	@ 0x4c
 80198fe:	eb01 0686 	add.w	r6, r1, r6, lsl #2
 8019902:	4422      	add	r2, r4
 8019904:	4562      	cmp	r2, ip
 8019906:	da04      	bge.n	8019912 <__kernel_rem_pio2f+0x2aa>
 8019908:	4614      	mov	r4, r2
 801990a:	e710      	b.n	801972e <__kernel_rem_pio2f+0xc6>
 801990c:	9804      	ldr	r0, [sp, #16]
 801990e:	2201      	movs	r2, #1
 8019910:	e7e7      	b.n	80198e2 <__kernel_rem_pio2f+0x27a>
 8019912:	9903      	ldr	r1, [sp, #12]
 8019914:	f8dd e004 	ldr.w	lr, [sp, #4]
 8019918:	f851 102c 	ldr.w	r1, [r1, ip, lsl #2]
 801991c:	9105      	str	r1, [sp, #20]
 801991e:	ee07 1a90 	vmov	s15, r1
 8019922:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8019926:	2400      	movs	r4, #0
 8019928:	ece6 7a01 	vstmia	r6!, {s15}
 801992c:	eddf 7a0c 	vldr	s15, [pc, #48]	@ 8019960 <__kernel_rem_pio2f+0x2f8>
 8019930:	46b1      	mov	r9, r6
 8019932:	455c      	cmp	r4, fp
 8019934:	dd04      	ble.n	8019940 <__kernel_rem_pio2f+0x2d8>
 8019936:	ece0 7a01 	vstmia	r0!, {s15}
 801993a:	f10c 0c01 	add.w	ip, ip, #1
 801993e:	e7e1      	b.n	8019904 <__kernel_rem_pio2f+0x29c>
 8019940:	ecfe 6a01 	vldmia	lr!, {s13}
 8019944:	ed39 7a01 	vldmdb	r9!, {s14}
 8019948:	3401      	adds	r4, #1
 801994a:	eee6 7a87 	vfma.f32	s15, s13, s14
 801994e:	e7f0      	b.n	8019932 <__kernel_rem_pio2f+0x2ca>
 8019950:	0801c718 	.word	0x0801c718
 8019954:	0801c6ec 	.word	0x0801c6ec
 8019958:	43800000 	.word	0x43800000
 801995c:	3b800000 	.word	0x3b800000
 8019960:	00000000 	.word	0x00000000
 8019964:	9b02      	ldr	r3, [sp, #8]
 8019966:	eeb0 0a48 	vmov.f32	s0, s16
 801996a:	eba3 0008 	sub.w	r0, r3, r8
 801996e:	f7ff fdef 	bl	8019550 <scalbnf>
 8019972:	ed1f 7a07 	vldr	s14, [pc, #-28]	@ 8019958 <__kernel_rem_pio2f+0x2f0>
 8019976:	eeb4 0ac7 	vcmpe.f32	s0, s14
 801997a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801997e:	db19      	blt.n	80199b4 <__kernel_rem_pio2f+0x34c>
 8019980:	ed5f 7a0a 	vldr	s15, [pc, #-40]	@ 801995c <__kernel_rem_pio2f+0x2f4>
 8019984:	ee60 7a27 	vmul.f32	s15, s0, s15
 8019988:	aa08      	add	r2, sp, #32
 801998a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 801998e:	3508      	adds	r5, #8
 8019990:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8019994:	eea7 0ac7 	vfms.f32	s0, s15, s14
 8019998:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 801999c:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 80199a0:	ee10 3a10 	vmov	r3, s0
 80199a4:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 80199a8:	ee17 3a90 	vmov	r3, s15
 80199ac:	3401      	adds	r4, #1
 80199ae:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 80199b2:	e74c      	b.n	801984e <__kernel_rem_pio2f+0x1e6>
 80199b4:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 80199b8:	aa08      	add	r2, sp, #32
 80199ba:	ee10 3a10 	vmov	r3, s0
 80199be:	e7f6      	b.n	80199ae <__kernel_rem_pio2f+0x346>
 80199c0:	a808      	add	r0, sp, #32
 80199c2:	f850 0023 	ldr.w	r0, [r0, r3, lsl #2]
 80199c6:	9001      	str	r0, [sp, #4]
 80199c8:	ee07 0a90 	vmov	s15, r0
 80199cc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80199d0:	3b01      	subs	r3, #1
 80199d2:	ee67 7a80 	vmul.f32	s15, s15, s0
 80199d6:	ee20 0a07 	vmul.f32	s0, s0, s14
 80199da:	ed62 7a01 	vstmdb	r2!, {s15}
 80199de:	e743      	b.n	8019868 <__kernel_rem_pio2f+0x200>
 80199e0:	ecfc 6a01 	vldmia	ip!, {s13}
 80199e4:	ecb5 7a01 	vldmia	r5!, {s14}
 80199e8:	eee6 7a87 	vfma.f32	s15, s13, s14
 80199ec:	3001      	adds	r0, #1
 80199ee:	4550      	cmp	r0, sl
 80199f0:	dc01      	bgt.n	80199f6 <__kernel_rem_pio2f+0x38e>
 80199f2:	4290      	cmp	r0, r2
 80199f4:	ddf4      	ble.n	80199e0 <__kernel_rem_pio2f+0x378>
 80199f6:	a858      	add	r0, sp, #352	@ 0x160
 80199f8:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 80199fc:	ed42 7a28 	vstr	s15, [r2, #-160]	@ 0xffffff60
 8019a00:	3b01      	subs	r3, #1
 8019a02:	e735      	b.n	8019870 <__kernel_rem_pio2f+0x208>
 8019a04:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 8019a06:	2b02      	cmp	r3, #2
 8019a08:	dc09      	bgt.n	8019a1e <__kernel_rem_pio2f+0x3b6>
 8019a0a:	2b00      	cmp	r3, #0
 8019a0c:	dc27      	bgt.n	8019a5e <__kernel_rem_pio2f+0x3f6>
 8019a0e:	d040      	beq.n	8019a92 <__kernel_rem_pio2f+0x42a>
 8019a10:	f009 0007 	and.w	r0, r9, #7
 8019a14:	b059      	add	sp, #356	@ 0x164
 8019a16:	ecbd 8b04 	vpop	{d8-d9}
 8019a1a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8019a1e:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 8019a20:	2b03      	cmp	r3, #3
 8019a22:	d1f5      	bne.n	8019a10 <__kernel_rem_pio2f+0x3a8>
 8019a24:	aa30      	add	r2, sp, #192	@ 0xc0
 8019a26:	1f0b      	subs	r3, r1, #4
 8019a28:	4413      	add	r3, r2
 8019a2a:	461a      	mov	r2, r3
 8019a2c:	4620      	mov	r0, r4
 8019a2e:	2800      	cmp	r0, #0
 8019a30:	dc50      	bgt.n	8019ad4 <__kernel_rem_pio2f+0x46c>
 8019a32:	4622      	mov	r2, r4
 8019a34:	2a01      	cmp	r2, #1
 8019a36:	dc5d      	bgt.n	8019af4 <__kernel_rem_pio2f+0x48c>
 8019a38:	ab30      	add	r3, sp, #192	@ 0xc0
 8019a3a:	ed5f 7a37 	vldr	s15, [pc, #-220]	@ 8019960 <__kernel_rem_pio2f+0x2f8>
 8019a3e:	440b      	add	r3, r1
 8019a40:	2c01      	cmp	r4, #1
 8019a42:	dc67      	bgt.n	8019b14 <__kernel_rem_pio2f+0x4ac>
 8019a44:	eddd 6a30 	vldr	s13, [sp, #192]	@ 0xc0
 8019a48:	ed9d 7a31 	vldr	s14, [sp, #196]	@ 0xc4
 8019a4c:	2e00      	cmp	r6, #0
 8019a4e:	d167      	bne.n	8019b20 <__kernel_rem_pio2f+0x4b8>
 8019a50:	edc7 6a00 	vstr	s13, [r7]
 8019a54:	ed87 7a01 	vstr	s14, [r7, #4]
 8019a58:	edc7 7a02 	vstr	s15, [r7, #8]
 8019a5c:	e7d8      	b.n	8019a10 <__kernel_rem_pio2f+0x3a8>
 8019a5e:	ab30      	add	r3, sp, #192	@ 0xc0
 8019a60:	ed1f 7a41 	vldr	s14, [pc, #-260]	@ 8019960 <__kernel_rem_pio2f+0x2f8>
 8019a64:	440b      	add	r3, r1
 8019a66:	4622      	mov	r2, r4
 8019a68:	2a00      	cmp	r2, #0
 8019a6a:	da24      	bge.n	8019ab6 <__kernel_rem_pio2f+0x44e>
 8019a6c:	b34e      	cbz	r6, 8019ac2 <__kernel_rem_pio2f+0x45a>
 8019a6e:	eef1 7a47 	vneg.f32	s15, s14
 8019a72:	edc7 7a00 	vstr	s15, [r7]
 8019a76:	eddd 7a30 	vldr	s15, [sp, #192]	@ 0xc0
 8019a7a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8019a7e:	aa31      	add	r2, sp, #196	@ 0xc4
 8019a80:	2301      	movs	r3, #1
 8019a82:	429c      	cmp	r4, r3
 8019a84:	da20      	bge.n	8019ac8 <__kernel_rem_pio2f+0x460>
 8019a86:	b10e      	cbz	r6, 8019a8c <__kernel_rem_pio2f+0x424>
 8019a88:	eef1 7a67 	vneg.f32	s15, s15
 8019a8c:	edc7 7a01 	vstr	s15, [r7, #4]
 8019a90:	e7be      	b.n	8019a10 <__kernel_rem_pio2f+0x3a8>
 8019a92:	ab30      	add	r3, sp, #192	@ 0xc0
 8019a94:	ed5f 7a4e 	vldr	s15, [pc, #-312]	@ 8019960 <__kernel_rem_pio2f+0x2f8>
 8019a98:	440b      	add	r3, r1
 8019a9a:	2c00      	cmp	r4, #0
 8019a9c:	da05      	bge.n	8019aaa <__kernel_rem_pio2f+0x442>
 8019a9e:	b10e      	cbz	r6, 8019aa4 <__kernel_rem_pio2f+0x43c>
 8019aa0:	eef1 7a67 	vneg.f32	s15, s15
 8019aa4:	edc7 7a00 	vstr	s15, [r7]
 8019aa8:	e7b2      	b.n	8019a10 <__kernel_rem_pio2f+0x3a8>
 8019aaa:	ed33 7a01 	vldmdb	r3!, {s14}
 8019aae:	3c01      	subs	r4, #1
 8019ab0:	ee77 7a87 	vadd.f32	s15, s15, s14
 8019ab4:	e7f1      	b.n	8019a9a <__kernel_rem_pio2f+0x432>
 8019ab6:	ed73 7a01 	vldmdb	r3!, {s15}
 8019aba:	3a01      	subs	r2, #1
 8019abc:	ee37 7a27 	vadd.f32	s14, s14, s15
 8019ac0:	e7d2      	b.n	8019a68 <__kernel_rem_pio2f+0x400>
 8019ac2:	eef0 7a47 	vmov.f32	s15, s14
 8019ac6:	e7d4      	b.n	8019a72 <__kernel_rem_pio2f+0x40a>
 8019ac8:	ecb2 7a01 	vldmia	r2!, {s14}
 8019acc:	3301      	adds	r3, #1
 8019ace:	ee77 7a87 	vadd.f32	s15, s15, s14
 8019ad2:	e7d6      	b.n	8019a82 <__kernel_rem_pio2f+0x41a>
 8019ad4:	ed72 7a01 	vldmdb	r2!, {s15}
 8019ad8:	edd2 6a01 	vldr	s13, [r2, #4]
 8019adc:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8019ae0:	3801      	subs	r0, #1
 8019ae2:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8019ae6:	ed82 7a00 	vstr	s14, [r2]
 8019aea:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8019aee:	edc2 7a01 	vstr	s15, [r2, #4]
 8019af2:	e79c      	b.n	8019a2e <__kernel_rem_pio2f+0x3c6>
 8019af4:	ed73 7a01 	vldmdb	r3!, {s15}
 8019af8:	edd3 6a01 	vldr	s13, [r3, #4]
 8019afc:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8019b00:	3a01      	subs	r2, #1
 8019b02:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8019b06:	ed83 7a00 	vstr	s14, [r3]
 8019b0a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8019b0e:	edc3 7a01 	vstr	s15, [r3, #4]
 8019b12:	e78f      	b.n	8019a34 <__kernel_rem_pio2f+0x3cc>
 8019b14:	ed33 7a01 	vldmdb	r3!, {s14}
 8019b18:	3c01      	subs	r4, #1
 8019b1a:	ee77 7a87 	vadd.f32	s15, s15, s14
 8019b1e:	e78f      	b.n	8019a40 <__kernel_rem_pio2f+0x3d8>
 8019b20:	eef1 6a66 	vneg.f32	s13, s13
 8019b24:	eeb1 7a47 	vneg.f32	s14, s14
 8019b28:	edc7 6a00 	vstr	s13, [r7]
 8019b2c:	ed87 7a01 	vstr	s14, [r7, #4]
 8019b30:	eef1 7a67 	vneg.f32	s15, s15
 8019b34:	e790      	b.n	8019a58 <__kernel_rem_pio2f+0x3f0>
 8019b36:	bf00      	nop

08019b38 <floorf>:
 8019b38:	ee10 3a10 	vmov	r3, s0
 8019b3c:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8019b40:	3a7f      	subs	r2, #127	@ 0x7f
 8019b42:	2a16      	cmp	r2, #22
 8019b44:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8019b48:	dc2b      	bgt.n	8019ba2 <floorf+0x6a>
 8019b4a:	2a00      	cmp	r2, #0
 8019b4c:	da12      	bge.n	8019b74 <floorf+0x3c>
 8019b4e:	eddf 7a19 	vldr	s15, [pc, #100]	@ 8019bb4 <floorf+0x7c>
 8019b52:	ee30 0a27 	vadd.f32	s0, s0, s15
 8019b56:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8019b5a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019b5e:	dd06      	ble.n	8019b6e <floorf+0x36>
 8019b60:	2b00      	cmp	r3, #0
 8019b62:	da24      	bge.n	8019bae <floorf+0x76>
 8019b64:	2900      	cmp	r1, #0
 8019b66:	4b14      	ldr	r3, [pc, #80]	@ (8019bb8 <floorf+0x80>)
 8019b68:	bf08      	it	eq
 8019b6a:	f04f 4300 	moveq.w	r3, #2147483648	@ 0x80000000
 8019b6e:	ee00 3a10 	vmov	s0, r3
 8019b72:	4770      	bx	lr
 8019b74:	4911      	ldr	r1, [pc, #68]	@ (8019bbc <floorf+0x84>)
 8019b76:	4111      	asrs	r1, r2
 8019b78:	420b      	tst	r3, r1
 8019b7a:	d0fa      	beq.n	8019b72 <floorf+0x3a>
 8019b7c:	eddf 7a0d 	vldr	s15, [pc, #52]	@ 8019bb4 <floorf+0x7c>
 8019b80:	ee30 0a27 	vadd.f32	s0, s0, s15
 8019b84:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8019b88:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019b8c:	ddef      	ble.n	8019b6e <floorf+0x36>
 8019b8e:	2b00      	cmp	r3, #0
 8019b90:	bfbe      	ittt	lt
 8019b92:	f44f 0000 	movlt.w	r0, #8388608	@ 0x800000
 8019b96:	fa40 f202 	asrlt.w	r2, r0, r2
 8019b9a:	189b      	addlt	r3, r3, r2
 8019b9c:	ea23 0301 	bic.w	r3, r3, r1
 8019ba0:	e7e5      	b.n	8019b6e <floorf+0x36>
 8019ba2:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 8019ba6:	d3e4      	bcc.n	8019b72 <floorf+0x3a>
 8019ba8:	ee30 0a00 	vadd.f32	s0, s0, s0
 8019bac:	4770      	bx	lr
 8019bae:	2300      	movs	r3, #0
 8019bb0:	e7dd      	b.n	8019b6e <floorf+0x36>
 8019bb2:	bf00      	nop
 8019bb4:	7149f2ca 	.word	0x7149f2ca
 8019bb8:	bf800000 	.word	0xbf800000
 8019bbc:	007fffff 	.word	0x007fffff

08019bc0 <_init>:
 8019bc0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8019bc2:	bf00      	nop
 8019bc4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8019bc6:	bc08      	pop	{r3}
 8019bc8:	469e      	mov	lr, r3
 8019bca:	4770      	bx	lr

08019bcc <_fini>:
 8019bcc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8019bce:	bf00      	nop
 8019bd0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8019bd2:	bc08      	pop	{r3}
 8019bd4:	469e      	mov	lr, r3
 8019bd6:	4770      	bx	lr
