-- VHDL for IBM SMS ALD page 13.64.05.1
-- Title: F CHANNEL OPTIONAL UNIT SELECT
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 8/5/2020 9:35:54 AM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_13_64_05_1_F_CHANNEL_OPTIONAL_UNIT_SELECT is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		PS_F_CH_U_SEL_REG_NOT_8_BIT:	 in STD_LOGIC;
		PS_F_CH_SECOND_SAMPLE_B:	 in STD_LOGIC;
		PS_F_CH_U_SEL_REG_A_BIT:	 in STD_LOGIC;
		PS_F_CH_U_SEL_REG_NOT_1_BIT:	 in STD_LOGIC;
		PS_F_CH_U_SEL_REG_NOT_B_BIT:	 in STD_LOGIC;
		PS_F_CH_U_SEL_REG_NOT_2_BIT:	 in STD_LOGIC;
		PS_F_CH_U_SEL_REG_C_BIT:	 in STD_LOGIC;
		PS_F_CH_U_SEL_REG_NOT_C_BIT:	 in STD_LOGIC;
		PS_F_CH_U_SEL_REG_4_BIT:	 in STD_LOGIC;
		PS_F_CH_U_SEL_REG_NOT_4_BIT:	 in STD_LOGIC;
		PS_F_CH_U_SEL_REG_B_BIT:	 in STD_LOGIC;
		PS_F_CH_U_SEL_REG_2_BIT:	 in STD_LOGIC;
		PS_F_CH_ANY_STATUS_ON:	 in STD_LOGIC;
		PS_F_CH_STATUS_SAMPLE_A_DELAY:	 in STD_LOGIC;
		MS_F_CH_STATUS_SAMPLE_B_DELAY:	 in STD_LOGIC;
		MS_F_CH_RBCI_ON:	 in STD_LOGIC;
		PS_I_RING_5_TIME:	 in STD_LOGIC;
		PS_LOZENGE_OR_ASTERISK:	 in STD_LOGIC;
		MS_F_CH_SELECT_UNIT_U:	 out STD_LOGIC;
		PS_F_CH_U_SEL_A_DOT_NOT_8_DOT_NOT_1:	 out STD_LOGIC;
		PS_F_CH_SELECT_UNIT_U:	 out STD_LOGIC;
		PS_F_CH_SELECT_TAPE:	 out STD_LOGIC;
		MS_F_CH_SELECT_TAPE:	 out STD_LOGIC;
		PS_F_CH_SELECT_UNIT_B:	 out STD_LOGIC;
		MS_F_CH_SELECT_UNIT_B:	 out STD_LOGIC;
		MC_ODD_PARITY_TO_TAPE_STAR_F_CH:	 out STD_LOGIC;
		PS_F_CH_SELECT_UNIT_F_LN_2:	 out STD_LOGIC;
		PS_F_CH_SELECT_UNIT_F:	 out STD_LOGIC;
		MS_F_CH_SELECT_UNIT_F:	 out STD_LOGIC;
		MS_F_CH_SELECT_UNIT_F_A:	 out STD_LOGIC;
		MC_UNIT_SEL_F_F_CH_1301:	 out STD_LOGIC;
		MC_UNIT_SELECT_F_STAR_F_CH_1405:	 out STD_LOGIC;
		PS_F_CH_SEL_UNIT_F_LATCHED:	 out STD_LOGIC);
end ALD_13_64_05_1_F_CHANNEL_OPTIONAL_UNIT_SELECT;

architecture behavioral of ALD_13_64_05_1_F_CHANNEL_OPTIONAL_UNIT_SELECT is 

	signal OUT_5A_E: STD_LOGIC;
	signal OUT_4A_C: STD_LOGIC;
	signal OUT_1A_D: STD_LOGIC;
	signal OUT_3B_3: STD_LOGIC;
	signal OUT_2B_H: STD_LOGIC;
	signal OUT_1B_H: STD_LOGIC;
	signal OUT_3C_1: STD_LOGIC;
	signal OUT_1C_R: STD_LOGIC;
	signal OUT_4E_4: STD_LOGIC;
	signal OUT_3E_E: STD_LOGIC;
	signal OUT_1E_B: STD_LOGIC;
	signal OUT_4F_6: STD_LOGIC;
	signal OUT_2F_F: STD_LOGIC;
	signal OUT_5G_C: STD_LOGIC;
	signal OUT_4G_4: STD_LOGIC;
	signal OUT_3G_E: STD_LOGIC;
	signal OUT_2G_D: STD_LOGIC;
	signal OUT_1G_H: STD_LOGIC;
	signal OUT_5H_C: STD_LOGIC;
	signal OUT_5H_C_Latch: STD_LOGIC;
	signal OUT_4H_6: STD_LOGIC;
	signal OUT_3H_R: STD_LOGIC;
	signal OUT_2H_D: STD_LOGIC;
	signal OUT_5I_E: STD_LOGIC;
	signal OUT_4I_R: STD_LOGIC;
	signal OUT_4I_R_Latch: STD_LOGIC;
	signal OUT_2I_D: STD_LOGIC;
	signal OUT_1I_G: STD_LOGIC;
	signal OUT_DOT_3B: STD_LOGIC;
	signal OUT_DOT_4E: STD_LOGIC;
	signal OUT_DOT_4G: STD_LOGIC;

begin

	OUT_5A_E <= NOT(PS_F_CH_U_SEL_REG_NOT_8_BIT AND PS_F_CH_U_SEL_REG_A_BIT AND PS_F_CH_U_SEL_REG_NOT_1_BIT );
	OUT_4A_C <= NOT OUT_5A_E;
	OUT_1A_D <= NOT OUT_2B_H;
	OUT_3B_3 <= NOT(OUT_4A_C AND PS_F_CH_U_SEL_REG_C_BIT AND PS_F_CH_U_SEL_REG_NOT_B_BIT );
	OUT_2B_H <= NOT OUT_DOT_3B;

	SMS_AEK_1B: entity SMS_AEK
	    port map (
		IN1 => OUT_1A_D,	-- Pin P
		IN2 => OUT_1C_R,	-- Pin B
		OUT1 => OUT_1B_H );

	OUT_3C_1 <= NOT(PS_F_CH_U_SEL_REG_4_BIT AND PS_F_CH_U_SEL_REG_NOT_2_BIT );
	OUT_1C_R <= NOT OUT_2F_F;
	OUT_4E_4 <= NOT(OUT_4A_C AND PS_F_CH_U_SEL_REG_B_BIT AND PS_F_CH_U_SEL_REG_NOT_C_BIT );
	OUT_3E_E <= NOT OUT_DOT_4E;
	OUT_1E_B <= NOT OUT_1B_H;
	OUT_4F_6 <= NOT(PS_F_CH_U_SEL_REG_2_BIT AND PS_F_CH_U_SEL_REG_NOT_4_BIT );
	OUT_2F_F <= NOT OUT_3E_E;
	OUT_5G_C <= NOT(PS_F_CH_ANY_STATUS_ON AND PS_F_CH_STATUS_SAMPLE_A_DELAY );
	OUT_4G_4 <= NOT(OUT_4A_C AND PS_F_CH_U_SEL_REG_B_BIT AND PS_F_CH_U_SEL_REG_C_BIT );
	OUT_3G_E <= NOT OUT_DOT_4G;
	OUT_2G_D <= NOT OUT_2H_D;
	OUT_1G_H <= OUT_2F_F;
	OUT_5H_C_Latch <= NOT(OUT_5G_C AND OUT_4I_R AND MS_F_CH_STATUS_SAMPLE_B_DELAY );
	OUT_4H_6 <= NOT(PS_F_CH_U_SEL_REG_4_BIT AND PS_F_CH_U_SEL_REG_2_BIT );
	OUT_3H_R <= NOT(OUT_2G_D );
	OUT_2H_D <= NOT OUT_3G_E;
	OUT_5I_E <= NOT(OUT_2G_D AND PS_I_RING_5_TIME AND PS_LOZENGE_OR_ASTERISK );
	OUT_4I_R_Latch <= NOT(OUT_5H_C AND OUT_5I_E );
	OUT_2I_D <= NOT(OUT_2G_D AND OUT_4I_R AND MS_F_CH_RBCI_ON );
	OUT_1I_G <= OUT_2I_D;
	OUT_DOT_3B <= OUT_3B_3 OR OUT_3C_1;
	OUT_DOT_4E <= OUT_4E_4 OR OUT_4F_6;
	OUT_DOT_4G <= OUT_4G_4 OR OUT_4H_6;

	PS_F_CH_U_SEL_A_DOT_NOT_8_DOT_NOT_1 <= OUT_4A_C;
	MS_F_CH_SELECT_UNIT_U <= OUT_1A_D;
	PS_F_CH_SELECT_UNIT_U <= OUT_2B_H;
	PS_F_CH_SELECT_TAPE <= OUT_1B_H;
	PS_F_CH_SELECT_UNIT_B <= OUT_3E_E;
	MS_F_CH_SELECT_TAPE <= OUT_1E_B;
	MS_F_CH_SELECT_UNIT_B <= OUT_2F_F;
	PS_F_CH_SELECT_UNIT_F <= OUT_3G_E;
	PS_F_CH_SELECT_UNIT_F_LN_2 <= OUT_2G_D;
	MC_ODD_PARITY_TO_TAPE_STAR_F_CH <= OUT_1G_H;
	MS_F_CH_SELECT_UNIT_F_A <= OUT_3H_R;
	MS_F_CH_SELECT_UNIT_F <= OUT_2H_D;
	PS_F_CH_SEL_UNIT_F_LATCHED <= OUT_4I_R;
	MC_UNIT_SEL_F_F_CH_1301 <= OUT_1I_G;
	MC_UNIT_SELECT_F_STAR_F_CH_1405 <= OUT_1I_G;

	Latch_5H: entity DFlipFlop port map (
		C => FPGA_CLK,
		D => OUT_5H_C_Latch,
		Q => OUT_5H_C,
		QBar => OPEN );

	Latch_4I: entity DFlipFlop port map (
		C => FPGA_CLK,
		D => OUT_4I_R_Latch,
		Q => OUT_4I_R,
		QBar => OPEN );


end;
