

================================================================
== Vitis HLS Report for 'activation_accelerator_Pipeline_loop_max'
================================================================
* Date:           Wed Oct  8 15:53:22 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        activation_accelerator
* Solution:       baseline (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.544 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1026|     1026|  10.260 us|  10.260 us|  1026|  1026|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_max  |     1024|     1024|         3|          1|          1|  1023|       yes|
        +------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.37>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%max_val_3 = alloca i32 1"   --->   Operation 6 'alloca' 'max_val_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i_14 = alloca i32 1"   --->   Operation 7 'alloca' 'i_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%max_val_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %max_val"   --->   Operation 8 'read' 'max_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.42ns)   --->   "%store_ln0 = store i11 1, i11 %i_14"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 10 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %max_val_read, i32 %max_val_3"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body.i"   --->   Operation 11 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%i = load i11 %i_14" [activation_accelerator.cpp:364]   --->   Operation 12 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.94ns)   --->   "%icmp_ln362 = icmp_eq  i11 %i, i11 1024" [activation_accelerator.cpp:362]   --->   Operation 13 'icmp' 'icmp_ln362' <Predicate = true> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1023, i64 1023, i64 1023"   --->   Operation 14 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln362 = br i1 %icmp_ln362, void %for.body.i.split, void %for.inc16.i.preheader.exitStub" [activation_accelerator.cpp:362]   --->   Operation 15 'br' 'br_ln362' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%lshr_ln5 = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %i, i32 2, i32 9" [activation_accelerator.cpp:364]   --->   Operation 16 'partselect' 'lshr_ln5' <Predicate = (!icmp_ln362)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln364 = zext i8 %lshr_ln5" [activation_accelerator.cpp:364]   --->   Operation 17 'zext' 'zext_ln364' <Predicate = (!icmp_ln362)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%x_addr = getelementptr i32 %x, i64 0, i64 %zext_ln364" [activation_accelerator.cpp:364]   --->   Operation 18 'getelementptr' 'x_addr' <Predicate = (!icmp_ln362)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%x_2_addr = getelementptr i32 %x_2, i64 0, i64 %zext_ln364" [activation_accelerator.cpp:364]   --->   Operation 19 'getelementptr' 'x_2_addr' <Predicate = (!icmp_ln362)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%x_4_addr = getelementptr i32 %x_4, i64 0, i64 %zext_ln364" [activation_accelerator.cpp:364]   --->   Operation 20 'getelementptr' 'x_4_addr' <Predicate = (!icmp_ln362)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%x_6_addr = getelementptr i32 %x_6, i64 0, i64 %zext_ln364" [activation_accelerator.cpp:364]   --->   Operation 21 'getelementptr' 'x_6_addr' <Predicate = (!icmp_ln362)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%trunc_ln364 = trunc i11 %i" [activation_accelerator.cpp:364]   --->   Operation 22 'trunc' 'trunc_ln364' <Predicate = (!icmp_ln362)> <Delay = 0.00>
ST_1 : Operation 23 [2/2] (1.23ns)   --->   "%x_load = load i8 %x_addr" [activation_accelerator.cpp:364]   --->   Operation 23 'load' 'x_load' <Predicate = (!icmp_ln362)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 24 [2/2] (1.23ns)   --->   "%x_2_load = load i8 %x_2_addr" [activation_accelerator.cpp:364]   --->   Operation 24 'load' 'x_2_load' <Predicate = (!icmp_ln362)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 25 [2/2] (1.23ns)   --->   "%x_4_load = load i8 %x_4_addr" [activation_accelerator.cpp:364]   --->   Operation 25 'load' 'x_4_load' <Predicate = (!icmp_ln362)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 26 [2/2] (1.23ns)   --->   "%x_6_load = load i8 %x_6_addr" [activation_accelerator.cpp:364]   --->   Operation 26 'load' 'x_6_load' <Predicate = (!icmp_ln362)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 27 [1/1] (0.79ns)   --->   "%add_ln362 = add i11 %i, i11 1" [activation_accelerator.cpp:362]   --->   Operation 27 'add' 'add_ln362' <Predicate = (!icmp_ln362)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.42ns)   --->   "%store_ln362 = store i11 %add_ln362, i11 %i_14" [activation_accelerator.cpp:362]   --->   Operation 28 'store' 'store_ln362' <Predicate = (!icmp_ln362)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 4.54>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%max_val_3_load_1 = load i32 %max_val_3" [activation_accelerator.cpp:364]   --->   Operation 29 'load' 'max_val_3_load_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/2] (1.23ns)   --->   "%x_load = load i8 %x_addr" [activation_accelerator.cpp:364]   --->   Operation 30 'load' 'x_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 31 [1/2] (1.23ns)   --->   "%x_2_load = load i8 %x_2_addr" [activation_accelerator.cpp:364]   --->   Operation 31 'load' 'x_2_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 32 [1/2] (1.23ns)   --->   "%x_4_load = load i8 %x_4_addr" [activation_accelerator.cpp:364]   --->   Operation 32 'load' 'x_4_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 33 [1/2] (1.23ns)   --->   "%x_6_load = load i8 %x_6_addr" [activation_accelerator.cpp:364]   --->   Operation 33 'load' 'x_6_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 34 [1/1] (0.52ns)   --->   "%max_val_4 = mux i32 @_ssdm_op_Mux.ap_auto.4f32.i2, i32 %x_load, i32 %x_2_load, i32 %x_4_load, i32 %x_6_load, i2 %trunc_ln364" [activation_accelerator.cpp:364]   --->   Operation 34 'mux' 'max_val_4' <Predicate = true> <Delay = 0.52> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [2/2] (2.78ns)   --->   "%tmp_2 = fcmp_ogt  i32 %max_val_4, i32 %max_val_3_load_1" [activation_accelerator.cpp:364]   --->   Operation 35 'fcmp' 'tmp_2' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%max_val_3_load = load i32 %max_val_3"   --->   Operation 56 'load' 'max_val_3_load' <Predicate = (icmp_ln362)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %max_val_3_out, i32 %max_val_3_load"   --->   Operation 57 'write' 'write_ln0' <Predicate = (icmp_ln362)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 58 'ret' 'ret_ln0' <Predicate = (icmp_ln362)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.94>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%specpipeline_ln363 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1" [activation_accelerator.cpp:363]   --->   Operation 36 'specpipeline' 'specpipeline_ln363' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%specloopname_ln362 = specloopname void @_ssdm_op_SpecLoopName, void @empty_25" [activation_accelerator.cpp:362]   --->   Operation 37 'specloopname' 'specloopname_ln362' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%bitcast_ln364 = bitcast i32 %max_val_4" [activation_accelerator.cpp:364]   --->   Operation 38 'bitcast' 'bitcast_ln364' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln364, i32 23, i32 30" [activation_accelerator.cpp:364]   --->   Operation 39 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln364_1 = trunc i32 %bitcast_ln364" [activation_accelerator.cpp:364]   --->   Operation 40 'trunc' 'trunc_ln364_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%bitcast_ln364_1 = bitcast i32 %max_val_3_load_1" [activation_accelerator.cpp:364]   --->   Operation 41 'bitcast' 'bitcast_ln364_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln364_1, i32 23, i32 30" [activation_accelerator.cpp:364]   --->   Operation 42 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%trunc_ln364_2 = trunc i32 %bitcast_ln364_1" [activation_accelerator.cpp:364]   --->   Operation 43 'trunc' 'trunc_ln364_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.84ns)   --->   "%icmp_ln364 = icmp_ne  i8 %tmp_s, i8 255" [activation_accelerator.cpp:364]   --->   Operation 44 'icmp' 'icmp_ln364' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (1.05ns)   --->   "%icmp_ln364_1 = icmp_eq  i23 %trunc_ln364_1, i23 0" [activation_accelerator.cpp:364]   --->   Operation 45 'icmp' 'icmp_ln364_1' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node and_ln364_1)   --->   "%or_ln364 = or i1 %icmp_ln364_1, i1 %icmp_ln364" [activation_accelerator.cpp:364]   --->   Operation 46 'or' 'or_ln364' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.84ns)   --->   "%icmp_ln364_2 = icmp_ne  i8 %tmp_1, i8 255" [activation_accelerator.cpp:364]   --->   Operation 47 'icmp' 'icmp_ln364_2' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (1.05ns)   --->   "%icmp_ln364_3 = icmp_eq  i23 %trunc_ln364_2, i23 0" [activation_accelerator.cpp:364]   --->   Operation 48 'icmp' 'icmp_ln364_3' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node and_ln364_1)   --->   "%or_ln364_1 = or i1 %icmp_ln364_3, i1 %icmp_ln364_2" [activation_accelerator.cpp:364]   --->   Operation 49 'or' 'or_ln364_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/2] (2.78ns)   --->   "%tmp_2 = fcmp_ogt  i32 %max_val_4, i32 %max_val_3_load_1" [activation_accelerator.cpp:364]   --->   Operation 50 'fcmp' 'tmp_2' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node and_ln364_1)   --->   "%and_ln364 = and i1 %or_ln364, i1 %or_ln364_1" [activation_accelerator.cpp:364]   --->   Operation 51 'and' 'and_ln364' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln364_1 = and i1 %and_ln364, i1 %tmp_2" [activation_accelerator.cpp:364]   --->   Operation 52 'and' 'and_ln364_1' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.44ns) (out node of the LUT)   --->   "%max_val_5 = select i1 %and_ln364_1, i32 %max_val_4, i32 %max_val_3_load_1" [activation_accelerator.cpp:364]   --->   Operation 53 'select' 'max_val_5' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.42ns)   --->   "%store_ln362 = store i32 %max_val_5, i32 %max_val_3" [activation_accelerator.cpp:362]   --->   Operation 54 'store' 'store_ln362' <Predicate = true> <Delay = 0.42>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln362 = br void %for.body.i" [activation_accelerator.cpp:362]   --->   Operation 55 'br' 'br_ln362' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.37ns
The critical path consists of the following:
	'alloca' operation ('i') [8]  (0 ns)
	'load' operation ('i', activation_accelerator.cpp:364) on local variable 'i' [14]  (0 ns)
	'getelementptr' operation ('x_addr', activation_accelerator.cpp:364) [24]  (0 ns)
	'load' operation ('x_load', activation_accelerator.cpp:364) on array 'x' [29]  (1.24 ns)
	blocking operation 0.134 ns on control path)

 <State 2>: 4.54ns
The critical path consists of the following:
	'load' operation ('x_load', activation_accelerator.cpp:364) on array 'x' [29]  (1.24 ns)
	'mux' operation ('max_val', activation_accelerator.cpp:364) [33]  (0.525 ns)
	'fcmp' operation ('tmp_2', activation_accelerator.cpp:364) [46]  (2.78 ns)

 <State 3>: 3.94ns
The critical path consists of the following:
	'fcmp' operation ('tmp_2', activation_accelerator.cpp:364) [46]  (2.78 ns)
	'and' operation ('and_ln364_1', activation_accelerator.cpp:364) [48]  (0.287 ns)
	'select' operation ('max_val', activation_accelerator.cpp:364) [49]  (0.449 ns)
	'store' operation ('store_ln362', activation_accelerator.cpp:362) of variable 'max_val', activation_accelerator.cpp:364 on local variable 'max_val' [52]  (0.427 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
