Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Nov  8 14:46:34 2018
| Host         : DESKTOP-MHVU08F running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Lab4_TeamX_Stopwatch_fpga_control_sets_placed.rpt
| Design       : Lab4_TeamX_Stopwatch_fpga
| Device       : xc7a35t
------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    10 |
| Unused register locations in slices containing registers |    24 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            3 |
|      4 |            1 |
|      8 |            2 |
|    16+ |            4 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              30 |            6 |
| No           | No                    | Yes                    |               4 |            2 |
| No           | Yes                   | No                     |             110 |           21 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              24 |            6 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------+---------------------------------+---------------------------------+------------------+----------------+
|      Clock Signal     |          Enable Signal          |         Set/Reset Signal        | Slice Load Count | Bel Load Count |
+-----------------------+---------------------------------+---------------------------------+------------------+----------------+
|  counter_clk_gate/CLK |                                 |                                 |                1 |              2 |
|  counter_clk_gate/CLK |                                 | pulse2/pulse2                   |                1 |              2 |
|  counter_clk_gate/CLK |                                 | pulse1/filtered_rst             |                1 |              2 |
|  display_gate/CLK     |                                 |                                 |                1 |              4 |
|  counter_clk_gate/CLK |                                 | time_counter/cur_min[3]_i_1_n_0 |                1 |              8 |
|  counter_clk_gate/CLK | time_counter/cur_min[3]_i_2_n_0 | time_counter/cur_min[3]_i_1_n_0 |                2 |              8 |
|  display_gate/CLK     |                                 | pulse1/filtered_rst             |                8 |             16 |
|  counter_clk_gate/CLK | time_counter/cur_sec[7]_i_1_n_0 | time_counter/cur_min[3]_i_1_n_0 |                4 |             16 |
|  clk_IBUF_BUFG        |                                 |                                 |                4 |             24 |
|  clk_IBUF_BUFG        |                                 | pulse1/filtered_rst             |               12 |             86 |
+-----------------------+---------------------------------+---------------------------------+------------------+----------------+


