<?xml version="1.0" encoding="UTF-8" standalone="no"?> 
<!-- ##################################################################### -->
<!-- ##TE File Version:1.2-->
<!-- ##Vivado Version:2018.2-->
<!-- ##TE Last Modification:2018.07.13-->
<!-- ##################################################################### -->
<!-- ##general board part description-->
<!-- ##Info: board part name: board_vendor:board_name:part0:file_version  , use all lower case-->
<board schema_version="2.1" vendor="trenz.biz" name="te0729_20_2i" display_name="ZYNQ-7 TE0729_20_2I(F). SPRT PCB: REV02, REV01" url="trenz.org/te0729-info" preset_file="preset.xml">
  <images>
    <image name="te0729_board.png" display_name="ZYNQ-7 TE0729_01" sub_type="board">
      <description>TE0729 Board File Image</description>
    </image>
  </images>
<!-- ##################################################################### -->
<!-- ##Board PCB Revision -->
<!-- ##Currently revision with highest id is only displayed in Vivado. Write supported revisions to description too!-->
  <compatible_board_revisions>
    <!--insert supported revisions-->
    <revision id="1">0.2</revision>
    <revision id="0">0.1</revision>
  </compatible_board_revisions>
<!-- ##################################################################### -->
<!-- ##Board File Revision -->
<!-- ##Description, see https://wiki.trenz-electronic.de/display/PD/TE+Board+Part+Files -->
  <file_version>1.0</file_version>
<!-- ##################################################################### -->
<!-- ##Board descriptions -->
  <description>ZYNQ-7 TE0729_20_2I(F) Board (form factor 5 x 7 cm) with 512MB DDR3, 2 x 100MBit Ethernet, 1 x 1GBit Ethernet, speed grade -2 and industrial temperature range.Supported PCB Revisions: REV02, REV01.</description>
<!-- ##################################################################### -->
<!-- ##Board components. Special component part0=fpga -->
<!-- ##set display_name and correct part_name for fpga-->
<!-- ##add part interfaces and corresponding component here -->
  <components>
    <component name="part0" display_name="ZYNQ-7 TE0729" type="fpga" part_name="xc7z020clg484-2" pin_map_file="part0_pins.xml" vendor="xilinx.com" spec_url="www.xilinx.com">
      <description>FPGA part on the board</description>
      <interfaces>
        <!--insert fpga interfaces here, see ug895 or other board part files-->
        <interface mode="master" name="ps7_fixedio" type="xilinx.com:display_processing_system7:fixedio_rtl:1.0" of_component="ps7_fixedio" preset_proc="ps7_preset"> 
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="processing_system7" order="0"/>
          </preferred_ips>
        </interface>
	  
        <interface mode="master" name="ETH0_MII" type="xilinx.com:interface:mii_rtl:1.0" of_component="phy_onboard0" preset_proc="mii_preset">
          <description>Primary interface to communicate with ethernet phy in MII mode. </description>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_ethernetlite" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="TXD" physical_port="mii0_txd" dir="out" left="3" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="PHY0_TXD0"/>
                <pin_map port_index="1" component_pin="PHY0_TXD1"/>
                <pin_map port_index="2" component_pin="PHY0_TXD2"/>
                <pin_map port_index="3" component_pin="PHY0_TXD3"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="TX_EN" physical_port="mii0_tx_en" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="PHY0_TXEN"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="TX_CLK" physical_port="mii0_tx_clk" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="PHY0_TXCLK"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="COL" physical_port="mii0_col" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="PHY0_COL"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="RXD" physical_port="mii0_rxd" dir="out" left="3" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="PHY0_RXD0"/>
                <pin_map port_index="1" component_pin="PHY0_RXD1"/>
                <pin_map port_index="2" component_pin="PHY0_RXD2"/>
                <pin_map port_index="3" component_pin="PHY0_RXD3"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="RX_ER" physical_port="mii0_rx_er" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="PHY0_RXER"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="RX_CLK" physical_port="mii0_rx_clk" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="PHY0_RXCLK"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="CRS" physical_port="mii0_crs" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="PHY0_CRS"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="RX_DV" physical_port="mii0_rx_dv" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="PHY0_RXDV"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="RST_N" physical_port="mii0_phy_rst_n" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="phy_rst0_out"/>
              </pin_maps>
            </port_map>

          </port_maps>
        </interface>

        <interface mode="master" name="ETH0_MDIO_IO" type="xilinx.com:interface:mdio_io:1.0" of_component="phy_onboard0">
          <description>Secondary interface to communicate with ethernet phy when mode is selected as MII,GMII,1000BaseX. </description>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_ethernetlite" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="IO" physical_port="mdio_io0" dir="inout">
              <pin_maps>
                <pin_map port_index="0" component_pin="PHY0_MDIO"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="MDC" physical_port="mdio_io_mdc0" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="PHY0_MDC"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
		
        <interface mode="master" name="ETH0_MDIO_MDC" type="xilinx.com:interface:mdio_rtl:1.0" of_component="phy_onboard0">
          <description>Secondary interface to communicate with ethernet phy when mode is selected as SGMII. </description>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_ethernetlite" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="MDIO_I" physical_port="mdio0" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="PHY0_MDIO"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="MDIO_O" physical_port="mdio0" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="PHY0_MDIO"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="MDIO_T" physical_port="mdio0" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="PHY0_MDIO"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="MDC" physical_port="mdc0" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="PHY0_MDC"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
		
        <interface mode="master" name="ETH1_MII" type="xilinx.com:interface:mii_rtl:1.0" of_component="phy_onboard1" preset_proc="mii_preset">
          <description>Primary interface to communicate with ethernet phy in MII mode. </description>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_ethernetlite" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="TXD" physical_port="mii1_txd" dir="out" left="3" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="PHY1_TXD0"/>
                <pin_map port_index="1" component_pin="PHY1_TXD1"/>
                <pin_map port_index="2" component_pin="PHY1_TXD2"/>
                <pin_map port_index="3" component_pin="PHY1_TXD3"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="TX_EN" physical_port="mii1_tx_en" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="PHY1_TXEN"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="TX_CLK" physical_port="mii1_tx_clk" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="PHY1_TXCLK"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="COL" physical_port="mii1_col" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="PHY1_COL"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="RXD" physical_port="mii1_rxd" dir="out" left="3" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="PHY1_RXD0"/>
                <pin_map port_index="1" component_pin="PHY1_RXD1"/>
                <pin_map port_index="2" component_pin="PHY1_RXD2"/>
                <pin_map port_index="3" component_pin="PHY1_RXD3"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="RX_ER" physical_port="mii1_rx_er" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="PHY1_RXER"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="RX_CLK" physical_port="mii1_rx_clk" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="PHY1_RXCLK"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="CRS" physical_port="mii1_crs" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="PHY1_CRS"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="RX_DV" physical_port="mii1_rx_dv" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="PHY1_RXDV"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="RST_N" physical_port="mii1_phy_rst_n" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="phy_rst1_out"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>

        <interface mode="master" name="ETH1_MDIO_IO" type="xilinx.com:interface:mdio_io:1.0" of_component="phy_onboard1">
          <description>Secondary interface to communicate with ethernet phy when mode is selected as MII,GMII,1000BaseX. </description>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_ethernetlite" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="IO" physical_port="mdio_io1" dir="inout">
              <pin_maps>
                <pin_map port_index="0" component_pin="PHY1_MDIO"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="MDC" physical_port="mdio_io_mdc1" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="PHY1_MDC"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
		
        <interface mode="master" name="ETH1_MDIO_MDC" type="xilinx.com:interface:mdio_rtl:1.0" of_component="phy_onboard1">
          <description>Secondary interface to communicate with ethernet phy when mode is selected as SGMII. </description>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_ethernetlite" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="MDIO_I" physical_port="mdio1" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="PHY1_MDIO"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="MDIO_O" physical_port="mdio1" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="PHY1_MDIO"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="MDIO_T" physical_port="mdio1" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="PHY1_MDIO"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="MDC" physical_port="mdc1" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="PHY1_MDC"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>	
	  
        <interface mode="master" name="phy_reset0_out" type="xilinx.com:signal:reset_rtl:1.0" of_component="phy_onboard0">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_ethernetlite" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="RESET" physical_port="phy_rst0_out" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="phy_rst0_out"/> 
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>		

        <interface mode="master" name="phy_reset1_out" type="xilinx.com:signal:reset_rtl:1.0" of_component="phy_onboard1">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_ethernetlite" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="RESET" physical_port="phy_rst1_out" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="phy_rst1_out"/> 
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>			
	  
        <interface mode="master" name="p1a" type="xilinx.com:interface:gpio_rtl:1.0" of_component="p1a" preset_proc="p1a_preset">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="TRI_O" physical_port="p1a_tri_o" dir="out" left="23" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="J1_13"/>
                <pin_map port_index="1" component_pin="J1_15"/>
                <pin_map port_index="2" component_pin="J1_17"/>
                <pin_map port_index="3" component_pin="J1_19"/>
                <pin_map port_index="4" component_pin="J1_21"/>
                <pin_map port_index="5" component_pin="J1_23"/>
                <pin_map port_index="6" component_pin="J1_25"/>
                <pin_map port_index="7" component_pin="J1_27"/>
                <pin_map port_index="8" component_pin="J1_31"/>
                <pin_map port_index="9" component_pin="J1_33"/>
                <pin_map port_index="10" component_pin="J1_35"/>
                <pin_map port_index="11" component_pin="J1_37"/>
                <pin_map port_index="12" component_pin="J1_39"/>
                <pin_map port_index="13" component_pin="J1_41"/>
                <pin_map port_index="14" component_pin="J1_43"/>
                <pin_map port_index="15" component_pin="J1_45"/>
                <pin_map port_index="16" component_pin="J1_49"/>
                <pin_map port_index="17" component_pin="J1_51"/>
                <pin_map port_index="18" component_pin="J1_53"/>
                <pin_map port_index="19" component_pin="J1_55"/>
                <pin_map port_index="20" component_pin="J1_57"/>
                <pin_map port_index="21" component_pin="J1_59"/>
                <pin_map port_index="22" component_pin="J1_61"/>
                <pin_map port_index="23" component_pin="J1_63"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="TRI_T" physical_port="p1a_tri_t" dir="out" left="23" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="J1_13"/>
                <pin_map port_index="1" component_pin="J1_15"/>
                <pin_map port_index="2" component_pin="J1_17"/>
                <pin_map port_index="3" component_pin="J1_19"/>
                <pin_map port_index="4" component_pin="J1_21"/>
                <pin_map port_index="5" component_pin="J1_23"/>
                <pin_map port_index="6" component_pin="J1_25"/>
                <pin_map port_index="7" component_pin="J1_27"/>
                <pin_map port_index="8" component_pin="J1_31"/>
                <pin_map port_index="9" component_pin="J1_33"/>
                <pin_map port_index="10" component_pin="J1_35"/>
                <pin_map port_index="11" component_pin="J1_37"/>
                <pin_map port_index="12" component_pin="J1_39"/>
                <pin_map port_index="13" component_pin="J1_41"/>
                <pin_map port_index="14" component_pin="J1_43"/>
                <pin_map port_index="15" component_pin="J1_45"/>
                <pin_map port_index="16" component_pin="J1_49"/>
                <pin_map port_index="17" component_pin="J1_51"/>
                <pin_map port_index="18" component_pin="J1_53"/>
                <pin_map port_index="19" component_pin="J1_55"/>
                <pin_map port_index="20" component_pin="J1_57"/>
                <pin_map port_index="21" component_pin="J1_59"/>
                <pin_map port_index="22" component_pin="J1_61"/>
                <pin_map port_index="23" component_pin="J1_63"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="TRI_I" physical_port="p1a_tri_i" dir="in" left="23" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="J1_13"/>
                <pin_map port_index="1" component_pin="J1_15"/>
                <pin_map port_index="2" component_pin="J1_17"/>
                <pin_map port_index="3" component_pin="J1_19"/>
                <pin_map port_index="4" component_pin="J1_21"/>
                <pin_map port_index="5" component_pin="J1_23"/>
                <pin_map port_index="6" component_pin="J1_25"/>
                <pin_map port_index="7" component_pin="J1_27"/>
                <pin_map port_index="8" component_pin="J1_31"/>
                <pin_map port_index="9" component_pin="J1_33"/>
                <pin_map port_index="10" component_pin="J1_35"/>
                <pin_map port_index="11" component_pin="J1_37"/>
                <pin_map port_index="12" component_pin="J1_39"/>
                <pin_map port_index="13" component_pin="J1_41"/>
                <pin_map port_index="14" component_pin="J1_43"/>
                <pin_map port_index="15" component_pin="J1_45"/>
                <pin_map port_index="16" component_pin="J1_49"/>
                <pin_map port_index="17" component_pin="J1_51"/>
                <pin_map port_index="18" component_pin="J1_53"/>
                <pin_map port_index="19" component_pin="J1_55"/>
                <pin_map port_index="20" component_pin="J1_57"/>
                <pin_map port_index="21" component_pin="J1_59"/>
                <pin_map port_index="22" component_pin="J1_61"/>
                <pin_map port_index="23" component_pin="J1_63"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>

        <interface mode="master" name="p1b" type="xilinx.com:interface:gpio_rtl:1.0" of_component="p1b" preset_proc="p1b_preset">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="TRI_O" physical_port="p1b_tri_o" dir="out" left="23" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="J1_14"/>
                <pin_map port_index="1" component_pin="J1_16"/>
                <pin_map port_index="2" component_pin="J1_18"/>
                <pin_map port_index="3" component_pin="J1_20"/>
                <pin_map port_index="4" component_pin="J1_22"/>
                <pin_map port_index="5" component_pin="J1_24"/>
                <pin_map port_index="6" component_pin="J1_26"/>
                <pin_map port_index="7" component_pin="J1_28"/>
                <pin_map port_index="8" component_pin="J1_32"/>
                <pin_map port_index="9" component_pin="J1_34"/>
                <pin_map port_index="10" component_pin="J1_36"/>
                <pin_map port_index="11" component_pin="J1_38"/>
                <pin_map port_index="12" component_pin="J1_40"/>
                <pin_map port_index="13" component_pin="J1_42"/>
                <pin_map port_index="14" component_pin="J1_44"/>
                <pin_map port_index="15" component_pin="J1_46"/>
                <pin_map port_index="16" component_pin="J1_50"/>
                <pin_map port_index="17" component_pin="J1_52"/>
                <pin_map port_index="18" component_pin="J1_54"/>
                <pin_map port_index="19" component_pin="J1_56"/>
                <pin_map port_index="20" component_pin="J1_58"/>
                <pin_map port_index="21" component_pin="J1_60"/>
                <pin_map port_index="22" component_pin="J1_62"/>
                <pin_map port_index="23" component_pin="J1_64"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="TRI_T" physical_port="p1b_tri_t" dir="out" left="23" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="J1_14"/>
                <pin_map port_index="1" component_pin="J1_16"/>
                <pin_map port_index="2" component_pin="J1_18"/>
                <pin_map port_index="3" component_pin="J1_20"/>
                <pin_map port_index="4" component_pin="J1_22"/>
                <pin_map port_index="5" component_pin="J1_24"/>
                <pin_map port_index="6" component_pin="J1_26"/>
                <pin_map port_index="7" component_pin="J1_28"/>
                <pin_map port_index="8" component_pin="J1_32"/>
                <pin_map port_index="9" component_pin="J1_34"/>
                <pin_map port_index="10" component_pin="J1_36"/>
                <pin_map port_index="11" component_pin="J1_38"/>
                <pin_map port_index="12" component_pin="J1_40"/>
                <pin_map port_index="13" component_pin="J1_42"/>
                <pin_map port_index="14" component_pin="J1_44"/>
                <pin_map port_index="15" component_pin="J1_46"/>
                <pin_map port_index="16" component_pin="J1_50"/>
                <pin_map port_index="17" component_pin="J1_52"/>
                <pin_map port_index="18" component_pin="J1_54"/>
                <pin_map port_index="19" component_pin="J1_56"/>
                <pin_map port_index="20" component_pin="J1_58"/>
                <pin_map port_index="21" component_pin="J1_60"/>
                <pin_map port_index="22" component_pin="J1_62"/>
                <pin_map port_index="23" component_pin="J1_64"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="TRI_I" physical_port="p1b_tri_i" dir="in" left="23" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="J1_14"/>
                <pin_map port_index="1" component_pin="J1_16"/>
                <pin_map port_index="2" component_pin="J1_18"/>
                <pin_map port_index="3" component_pin="J1_20"/>
                <pin_map port_index="4" component_pin="J1_22"/>
                <pin_map port_index="5" component_pin="J1_24"/>
                <pin_map port_index="6" component_pin="J1_26"/>
                <pin_map port_index="7" component_pin="J1_28"/>
                <pin_map port_index="8" component_pin="J1_32"/>
                <pin_map port_index="9" component_pin="J1_34"/>
                <pin_map port_index="10" component_pin="J1_36"/>
                <pin_map port_index="11" component_pin="J1_38"/>
                <pin_map port_index="12" component_pin="J1_40"/>
                <pin_map port_index="13" component_pin="J1_42"/>
                <pin_map port_index="14" component_pin="J1_44"/>
                <pin_map port_index="15" component_pin="J1_46"/>
                <pin_map port_index="16" component_pin="J1_50"/>
                <pin_map port_index="17" component_pin="J1_52"/>
                <pin_map port_index="18" component_pin="J1_54"/>
                <pin_map port_index="19" component_pin="J1_56"/>
                <pin_map port_index="20" component_pin="J1_58"/>
                <pin_map port_index="21" component_pin="J1_60"/>
                <pin_map port_index="22" component_pin="J1_62"/>
                <pin_map port_index="23" component_pin="J1_64"/>
              </pin_maps>
            </port_map>
          </port_maps>
       </interface>

        <interface mode="master" name="p1c" type="xilinx.com:interface:gpio_rtl:1.0" of_component="p1c" preset_proc="p1c_preset">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="TRI_O" physical_port="p1c_tri_o" dir="out" left="23" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="J1_67"/>
                <pin_map port_index="1" component_pin="J1_69"/>
                <pin_map port_index="2" component_pin="J1_71"/>
                <pin_map port_index="3" component_pin="J1_73"/>
                <pin_map port_index="4" component_pin="J1_75"/>
                <pin_map port_index="5" component_pin="J1_77"/>
                <pin_map port_index="6" component_pin="J1_79"/>
                <pin_map port_index="7" component_pin="J1_81"/>
                <pin_map port_index="8" component_pin="J1_85"/>
                <pin_map port_index="9" component_pin="J1_87"/>
                <pin_map port_index="10" component_pin="J1_89"/>
                <pin_map port_index="11" component_pin="J1_91"/>
                <pin_map port_index="12" component_pin="J1_93"/>
                <pin_map port_index="13" component_pin="J1_95"/>
                <pin_map port_index="14" component_pin="J1_97"/>
                <pin_map port_index="15" component_pin="J1_99"/>
                <pin_map port_index="16" component_pin="J1_103"/>
                <pin_map port_index="17" component_pin="J1_105"/>
                <pin_map port_index="18" component_pin="J1_107"/>
                <pin_map port_index="19" component_pin="J1_109"/>
                <pin_map port_index="20" component_pin="J1_111"/>
                <pin_map port_index="21" component_pin="J1_113"/>
                <pin_map port_index="22" component_pin="J1_115"/>
                <pin_map port_index="23" component_pin="J1_117"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="TRI_T" physical_port="p1c_tri_t" dir="out" left="23" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="J1_67"/>
                <pin_map port_index="1" component_pin="J1_69"/>
                <pin_map port_index="2" component_pin="J1_71"/>
                <pin_map port_index="3" component_pin="J1_73"/>
                <pin_map port_index="4" component_pin="J1_75"/>
                <pin_map port_index="5" component_pin="J1_77"/>
                <pin_map port_index="6" component_pin="J1_79"/>
                <pin_map port_index="7" component_pin="J1_81"/>
                <pin_map port_index="8" component_pin="J1_85"/>
                <pin_map port_index="9" component_pin="J1_87"/>
                <pin_map port_index="10" component_pin="J1_89"/>
                <pin_map port_index="11" component_pin="J1_91"/>
                <pin_map port_index="12" component_pin="J1_93"/>
                <pin_map port_index="13" component_pin="J1_95"/>
                <pin_map port_index="14" component_pin="J1_97"/>
                <pin_map port_index="15" component_pin="J1_99"/>
                <pin_map port_index="16" component_pin="J1_103"/>
                <pin_map port_index="17" component_pin="J1_105"/>
                <pin_map port_index="18" component_pin="J1_107"/>
                <pin_map port_index="19" component_pin="J1_109"/>
                <pin_map port_index="20" component_pin="J1_111"/>
                <pin_map port_index="21" component_pin="J1_113"/>
                <pin_map port_index="22" component_pin="J1_115"/>
                <pin_map port_index="23" component_pin="J1_117"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="TRI_I" physical_port="p1c_tri_i" dir="in" left="23" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="J1_67"/>
                <pin_map port_index="1" component_pin="J1_69"/>
                <pin_map port_index="2" component_pin="J1_71"/>
                <pin_map port_index="3" component_pin="J1_73"/>
                <pin_map port_index="4" component_pin="J1_75"/>
                <pin_map port_index="5" component_pin="J1_77"/>
                <pin_map port_index="6" component_pin="J1_79"/>
                <pin_map port_index="7" component_pin="J1_81"/>
                <pin_map port_index="8" component_pin="J1_85"/>
                <pin_map port_index="9" component_pin="J1_87"/>
                <pin_map port_index="10" component_pin="J1_89"/>
                <pin_map port_index="11" component_pin="J1_91"/>
                <pin_map port_index="12" component_pin="J1_93"/>
                <pin_map port_index="13" component_pin="J1_95"/>
                <pin_map port_index="14" component_pin="J1_97"/>
                <pin_map port_index="15" component_pin="J1_99"/>
                <pin_map port_index="16" component_pin="J1_103"/>
                <pin_map port_index="17" component_pin="J1_105"/>
                <pin_map port_index="18" component_pin="J1_107"/>
                <pin_map port_index="19" component_pin="J1_109"/>
                <pin_map port_index="20" component_pin="J1_111"/>
                <pin_map port_index="21" component_pin="J1_113"/>
                <pin_map port_index="22" component_pin="J1_115"/>
                <pin_map port_index="23" component_pin="J1_117"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>

        <interface mode="master" name="p1d" type="xilinx.com:interface:gpio_rtl:1.0" of_component="p1d" preset_proc="p1d_preset">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="TRI_O" physical_port="p1d_tri_o" dir="out" left="23" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="J1_68"/>
                <pin_map port_index="1" component_pin="J1_70"/>
                <pin_map port_index="2" component_pin="J1_72"/>
                <pin_map port_index="3" component_pin="J1_74"/>
                <pin_map port_index="4" component_pin="J1_76"/>
                <pin_map port_index="5" component_pin="J1_78"/>
                <pin_map port_index="6" component_pin="J1_80"/>
                <pin_map port_index="7" component_pin="J1_82"/>
                <pin_map port_index="8" component_pin="J1_86"/>
                <pin_map port_index="9" component_pin="J1_88"/>
                <pin_map port_index="10" component_pin="J1_90"/>
                <pin_map port_index="11" component_pin="J1_92"/>
                <pin_map port_index="12" component_pin="J1_94"/>
                <pin_map port_index="13" component_pin="J1_96"/>
                <pin_map port_index="14" component_pin="J1_98"/>
                <pin_map port_index="15" component_pin="J1_100"/>
                <pin_map port_index="16" component_pin="J1_104"/>
                <pin_map port_index="17" component_pin="J1_106"/>
                <pin_map port_index="18" component_pin="J1_108"/>
                <pin_map port_index="19" component_pin="J1_110"/>
                <pin_map port_index="20" component_pin="J1_112"/>
                <pin_map port_index="21" component_pin="J1_114"/>
                <pin_map port_index="22" component_pin="J1_116"/>
                <pin_map port_index="23" component_pin="J1_118"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="TRI_T" physical_port="p1d_tri_t" dir="out" left="23" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="J1_68"/>
                <pin_map port_index="1" component_pin="J1_70"/>
                <pin_map port_index="2" component_pin="J1_72"/>
                <pin_map port_index="3" component_pin="J1_74"/>
                <pin_map port_index="4" component_pin="J1_76"/>
                <pin_map port_index="5" component_pin="J1_78"/>
                <pin_map port_index="6" component_pin="J1_80"/>
                <pin_map port_index="7" component_pin="J1_82"/>
                <pin_map port_index="8" component_pin="J1_86"/>
                <pin_map port_index="9" component_pin="J1_88"/>
                <pin_map port_index="10" component_pin="J1_90"/>
                <pin_map port_index="11" component_pin="J1_92"/>
                <pin_map port_index="12" component_pin="J1_94"/>
                <pin_map port_index="13" component_pin="J1_96"/>
                <pin_map port_index="14" component_pin="J1_98"/>
                <pin_map port_index="15" component_pin="J1_100"/>
                <pin_map port_index="16" component_pin="J1_104"/>
                <pin_map port_index="17" component_pin="J1_106"/>
                <pin_map port_index="18" component_pin="J1_108"/>
                <pin_map port_index="19" component_pin="J1_110"/>
                <pin_map port_index="20" component_pin="J1_112"/>
                <pin_map port_index="21" component_pin="J1_114"/>
                <pin_map port_index="22" component_pin="J1_116"/>
                <pin_map port_index="23" component_pin="J1_118"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="TRI_I" physical_port="p1d_tri_i" dir="in" left="23" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="J1_68"/>
                <pin_map port_index="1" component_pin="J1_70"/>
                <pin_map port_index="2" component_pin="J1_72"/>
                <pin_map port_index="3" component_pin="J1_74"/>
                <pin_map port_index="4" component_pin="J1_76"/>
                <pin_map port_index="5" component_pin="J1_78"/>
                <pin_map port_index="6" component_pin="J1_80"/>
                <pin_map port_index="7" component_pin="J1_82"/>
                <pin_map port_index="8" component_pin="J1_86"/>
                <pin_map port_index="9" component_pin="J1_88"/>
                <pin_map port_index="10" component_pin="J1_90"/>
                <pin_map port_index="11" component_pin="J1_92"/>
                <pin_map port_index="12" component_pin="J1_94"/>
                <pin_map port_index="13" component_pin="J1_96"/>
                <pin_map port_index="14" component_pin="J1_98"/>
                <pin_map port_index="15" component_pin="J1_100"/>
                <pin_map port_index="16" component_pin="J1_104"/>
                <pin_map port_index="17" component_pin="J1_106"/>
                <pin_map port_index="18" component_pin="J1_108"/>
                <pin_map port_index="19" component_pin="J1_110"/>
                <pin_map port_index="20" component_pin="J1_112"/>
                <pin_map port_index="21" component_pin="J1_114"/>
                <pin_map port_index="22" component_pin="J1_116"/>
                <pin_map port_index="23" component_pin="J1_118"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>

        <interface mode="master" name="p2a" type="xilinx.com:interface:gpio_rtl:1.0" of_component="p2a" preset_proc="p2a_preset">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="TRI_O" physical_port="p2a_tri_o" dir="out" left="9" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="J2_3"/>
                <pin_map port_index="1" component_pin="J2_5"/>
                <pin_map port_index="2" component_pin="J2_9"/>
                <pin_map port_index="3" component_pin="J2_11"/>
                <pin_map port_index="4" component_pin="J2_15"/>
                <pin_map port_index="5" component_pin="J2_17"/>
                <pin_map port_index="6" component_pin="J2_21"/>
                <pin_map port_index="7" component_pin="J2_23"/>
                <pin_map port_index="8" component_pin="J2_27"/>
                <pin_map port_index="9" component_pin="J2_29"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="TRI_T" physical_port="p2a_tri_t" dir="out" left="9" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="J2_3"/>
                <pin_map port_index="1" component_pin="J2_5"/>
                <pin_map port_index="2" component_pin="J2_9"/>
                <pin_map port_index="3" component_pin="J2_11"/>
                <pin_map port_index="4" component_pin="J2_15"/>
                <pin_map port_index="5" component_pin="J2_17"/>
                <pin_map port_index="6" component_pin="J2_21"/>
                <pin_map port_index="7" component_pin="J2_23"/>
                <pin_map port_index="8" component_pin="J2_27"/>
                <pin_map port_index="9" component_pin="J2_29"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="TRI_I" physical_port="p2a_tri_i" dir="in" left="9" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="J2_3"/>
                <pin_map port_index="1" component_pin="J2_5"/>
                <pin_map port_index="2" component_pin="J2_9"/>
                <pin_map port_index="3" component_pin="J2_11"/>
                <pin_map port_index="4" component_pin="J2_15"/>
                <pin_map port_index="5" component_pin="J2_17"/>
                <pin_map port_index="6" component_pin="J2_21"/>
                <pin_map port_index="7" component_pin="J2_23"/>
                <pin_map port_index="8" component_pin="J2_27"/>
                <pin_map port_index="9" component_pin="J2_29"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>

        <interface mode="master" name="p2b" type="xilinx.com:interface:gpio_rtl:1.0" of_component="p2b" preset_proc="p2b_preset">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="TRI_O" physical_port="p2b_tri_o" dir="out" left="29" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="J2_33"/>
                <pin_map port_index="1" component_pin="J2_35"/>
                <pin_map port_index="2" component_pin="J2_37"/>
                <pin_map port_index="3" component_pin="J2_39"/>
                <pin_map port_index="4" component_pin="J2_41"/>
                <pin_map port_index="5" component_pin="J2_43"/>
                <pin_map port_index="6" component_pin="J2_45"/>
                <pin_map port_index="7" component_pin="J2_47"/>
                <pin_map port_index="8" component_pin="J2_51"/>
                <pin_map port_index="9" component_pin="J2_53"/>
                <pin_map port_index="10" component_pin="J2_55"/>
                <pin_map port_index="11" component_pin="J2_61"/>
                <pin_map port_index="12" component_pin="J2_63"/>
                <pin_map port_index="13" component_pin="J2_65"/>
                <pin_map port_index="14" component_pin="J2_67"/>
                <pin_map port_index="15" component_pin="J2_69"/>
                <pin_map port_index="16" component_pin="J2_71"/>
                <pin_map port_index="17" component_pin="J2_73"/>
                <pin_map port_index="18" component_pin="J2_75"/>
                <pin_map port_index="19" component_pin="J2_77"/>
                <pin_map port_index="20" component_pin="J2_79"/>
                <pin_map port_index="21" component_pin="J2_81"/>
                <pin_map port_index="22" component_pin="J2_83"/>
                <pin_map port_index="23" component_pin="J3_36"/>
                <pin_map port_index="24" component_pin="J3_38"/>
                <pin_map port_index="25" component_pin="J3_40"/>
                <pin_map port_index="26" component_pin="J3_42"/>
                <pin_map port_index="27" component_pin="J3_44"/>
                <pin_map port_index="28" component_pin="J3_46"/>
                <pin_map port_index="29" component_pin="J3_48"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="TRI_T" physical_port="p2b_tri_t" dir="out" left="29" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="J2_33"/>
                <pin_map port_index="1" component_pin="J2_35"/>
                <pin_map port_index="2" component_pin="J2_37"/>
                <pin_map port_index="3" component_pin="J2_39"/>
                <pin_map port_index="4" component_pin="J2_41"/>
                <pin_map port_index="5" component_pin="J2_43"/>
                <pin_map port_index="6" component_pin="J2_45"/>
                <pin_map port_index="7" component_pin="J2_47"/>
                <pin_map port_index="8" component_pin="J2_51"/>
                <pin_map port_index="9" component_pin="J2_53"/>
                <pin_map port_index="10" component_pin="J2_55"/>
                <pin_map port_index="11" component_pin="J2_61"/>
                <pin_map port_index="12" component_pin="J2_63"/>
                <pin_map port_index="13" component_pin="J2_65"/>
                <pin_map port_index="14" component_pin="J2_67"/>
                <pin_map port_index="15" component_pin="J2_69"/>
                <pin_map port_index="16" component_pin="J2_71"/>
                <pin_map port_index="17" component_pin="J2_73"/>
                <pin_map port_index="18" component_pin="J2_75"/>
                <pin_map port_index="19" component_pin="J2_77"/>
                <pin_map port_index="20" component_pin="J2_79"/>
                <pin_map port_index="21" component_pin="J2_81"/>
                <pin_map port_index="22" component_pin="J2_83"/>
                <pin_map port_index="23" component_pin="J3_36"/>
                <pin_map port_index="24" component_pin="J3_38"/>
                <pin_map port_index="25" component_pin="J3_40"/>
                <pin_map port_index="26" component_pin="J3_42"/>
                <pin_map port_index="27" component_pin="J3_44"/>
                <pin_map port_index="28" component_pin="J3_46"/>
                <pin_map port_index="29" component_pin="J3_48"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="TRI_I" physical_port="p2b_tri_i" dir="in" left="29" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="J2_33"/>
                <pin_map port_index="1" component_pin="J2_35"/>
                <pin_map port_index="2" component_pin="J2_37"/>
                <pin_map port_index="3" component_pin="J2_39"/>
                <pin_map port_index="4" component_pin="J2_41"/>
                <pin_map port_index="5" component_pin="J2_43"/>
                <pin_map port_index="6" component_pin="J2_45"/>
                <pin_map port_index="7" component_pin="J2_47"/>
                <pin_map port_index="8" component_pin="J2_51"/>
                <pin_map port_index="9" component_pin="J2_53"/>
                <pin_map port_index="10" component_pin="J2_55"/>
                <pin_map port_index="11" component_pin="J2_61"/>
                <pin_map port_index="12" component_pin="J2_63"/>
                <pin_map port_index="13" component_pin="J2_65"/>
                <pin_map port_index="14" component_pin="J2_67"/>
                <pin_map port_index="15" component_pin="J2_69"/>
                <pin_map port_index="16" component_pin="J2_71"/>
                <pin_map port_index="17" component_pin="J2_73"/>
                <pin_map port_index="18" component_pin="J2_75"/>
                <pin_map port_index="19" component_pin="J2_77"/>
                <pin_map port_index="20" component_pin="J2_79"/>
                <pin_map port_index="21" component_pin="J2_81"/>
                <pin_map port_index="22" component_pin="J2_83"/>
                <pin_map port_index="23" component_pin="J3_36"/>
                <pin_map port_index="24" component_pin="J3_38"/>
                <pin_map port_index="25" component_pin="J3_40"/>
                <pin_map port_index="26" component_pin="J3_42"/>
                <pin_map port_index="27" component_pin="J3_44"/>
                <pin_map port_index="28" component_pin="J3_46"/>
                <pin_map port_index="29" component_pin="J3_48"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
      </interfaces>
    </component>

    <component name="ps7_fixedio" display_name="PS7 fixed IO" type="chip" sub_type="fixed_io" major_group=""/>
	
    <component name="p1a" display_name="P1a (24 bits) in J1" type="chip" sub_type="fixed_io" major_group="General Purpose Input or Output">
      <description>P1a (24 bits) in J1</description>
    </component>	

    <component name="p1b" display_name="P1b (24 bits) in J1" type="chip" sub_type="fixed_io" major_group="General Purpose Input or Output">
      <description>P1b (24 bits) in J1</description>
    </component>

    <component name="p1c" display_name="P1c (24 bits) in J1" type="chip" sub_type="fixed_io" major_group="General Purpose Input or Output">
      <description>P1c (24 bits) in J1</description>
    </component>

    <component name="p1d" display_name="P1d (24 bits) in J1" type="chip" sub_type="fixed_io" major_group="General Purpose Input or Output">
      <description>P1d (24 bits) in J1</description>
    </component>

    <component name="p2a" display_name="P2a (10 bits) in J2" type="chip" sub_type="fixed_io" major_group="General Purpose Input or Output">
      <description>P2a (10 bits) in J2</description>
    </component>
	
    <component name="p2b" display_name="P2b (30 bits) in J2" type="chip" sub_type="fixed_io" major_group="General Purpose Input or Output">
      <description>P2b (30 bits) in J2</description>
    </component>
	
    <component name="phy_onboard0" display_name="Onboard PHY0" type="chip" sub_type="ethernet" major_group="Ethernet Configurations" part_name="KSZ8081MLXCA" vendor="Micrel" spec_url="www.micrel.com">
      <description>PHY on the board</description>
      <component_modes>
        <component_mode name="mii0" display_name="MII0 mode">
          <description>MII0</description>
          <interfaces>
            <interface name="ETH0_MII" order="0"/>
            <interface name="ETH0_MDIO_MDC" order="1" optional="true"/>
            <interface name="phy_reset0_out" order="2" optional="true"/>
          </interfaces>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_ethernetlite" order="0"/>
          </preferred_ips>
        </component_mode>
        
      </component_modes>
    </component>	
	
    <component name="phy_onboard1" display_name="Onboard PHY1" type="chip" sub_type="ethernet" major_group="Ethernet Configurations" part_name="KSZ8081MLXCA" vendor="Micrel" spec_url="www.micrel.com">
      <description>PHY on the board</description>
      <component_modes>
  
        <component_mode name="mii1" display_name="MII1 mode">
          <description>MII1</description>
          <interfaces>
            <interface name="ETH1_MII" order="0"/>
            <interface name="ETH1_MDIO_MDC" order="1" optional="true"/>
             <interface name="phy_reset1_out" order="2" optional="true"/>           
          </interfaces>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_ethernetlite" order="0"/>
          </preferred_ips>
        </component_mode>
      </component_modes>
    </component>		
		<!--insert interface components here, see ug895 or other board part files-->
  </components>
<!-- ##################################################################### -->
<!-- ##Board jtag chains for partx  -->
  <jtag_chains>
    <jtag_chain name="chain1">
      <position name="0" component="part0"/>
    </jtag_chain>
  </jtag_chains>
<!-- ##################################################################### -->
<!-- ##connections between interfaces definition and part0_pins.xml  -->
  <connections>
    <!--insert interface connections here, see ug895 or other board part files-->
    <connection name="part0_phy_onboard0" component1="part0" component2="phy_onboard0">
        <connection_map name="part0_phy_onboard0_1" c1_st_index="0" c1_end_index="17" c2_st_index="0" c2_end_index="17"/>
    </connection>

    <connection name="part0_phy_onboard1" component1="part0" component2="phy_onboard1">
        <connection_map name="part0_phy_onboard1_1" c1_st_index="18" c1_end_index="35" c2_st_index="0" c2_end_index="17"/>
    </connection>

    <connection name="part0_p1a" component1="part0" component2="p1a">
      <connection_map name="part0_p1a_1" c1_st_index="36" c1_end_index="59" c2_st_index="0" c2_end_index="23"/>
    </connection>

    <connection name="part0_p1b" component1="part0" component2="p1b">
      <connection_map name="part0_p1b_1" c1_st_index="84" c1_end_index="107" c2_st_index="0" c2_end_index="23"/>
    </connection>

    <connection name="part0_p1c" component1="part0" component2="p1c">
      <connection_map name="part0_p1c_1" c1_st_index="60" c1_end_index="83" c2_st_index="0" c2_end_index="23"/>
    </connection>

    <connection name="part0_p1d" component1="part0" component2="p1d">
      <connection_map name="part0_p1d_1" c1_st_index="108" c1_end_index="131" c2_st_index="0" c2_end_index="23"/>
    </connection>

    <connection name="part0_p2a" component1="part0" component2="p2a">
      <connection_map name="part0_p2a_1" c1_st_index="132" c1_end_index="141" c2_st_index="0" c2_end_index="9"/>
    </connection>

    <connection name="part0_p2b" component1="part0" component2="p2b">
      <connection_map name="part0_p2b_1" c1_st_index="142" c1_end_index="171" c2_st_index="0" c2_end_index="29"/>
    </connection>
    
  </connections>
<!-- ##################################################################### -->
<!-- ##Additional IO interface rules-->
  <ip_associated_rules>
    <ip_associated_rule name="default">
      <!--insert interface ip rules here, see ug895 or other board part files-->
    </ip_associated_rule>
  </ip_associated_rules>
<!-- ##################################################################### -->
</board>
