#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x7f8adfc079e0 .scope module, "TestBench" "TestBench" 2 3;
 .timescale 0 0;
P_0x7f8adfc07900 .param/l "num_cycles" 0 2 10, +C4<00000000000000000000000001000000>;
v0x7f8adfc25490_0 .var "Clk", 0 0;
v0x7f8adfc25630_0 .var "Reset", 0 0;
v0x7f8adfc256c0_0 .var "Start", 0 0;
v0x7f8adfc25750_0 .var/i "counter", 31 0;
v0x7f8adfc257e0_0 .var/i "flush", 31 0;
v0x7f8adfc258b0_0 .var/i "i", 31 0;
v0x7f8adfc25950_0 .var/i "outfile", 31 0;
v0x7f8adfc25a00_0 .var/i "stall", 31 0;
S_0x7f8adfc07bd0 .scope module, "CPU" "CPU" 2 14, 3 3 0, S_0x7f8adfc079e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 1 "start_i";
v0x7f8adfc25030_0 .net *"_ivl_12", 6 0, L_0x7f8adfc27470;  1 drivers
v0x7f8adfc250c0_0 .net *"_ivl_13", 2 0, L_0x7f8adfc29140;  1 drivers
v0x7f8adfc25150_0 .net *"_ivl_4", 30 0, L_0x7f8adfc25e90;  1 drivers
L_0x7f8adfe73050 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f8adfc251e0_0 .net *"_ivl_6", 0 0, L_0x7f8adfe73050;  1 drivers
v0x7f8adfc25270_0 .net "clk_i", 0 0, v0x7f8adfc25490_0;  1 drivers
v0x7f8adfc25340_0 .net "rst_i", 0 0, v0x7f8adfc25630_0;  1 drivers
v0x7f8adfc253d0_0 .net "start_i", 0 0, v0x7f8adfc256c0_0;  1 drivers
L_0x7f8adfc25f30 .concat [ 1 31 0 0], L_0x7f8adfe73050, L_0x7f8adfc25e90;
L_0x7f8adfc291e0 .concat [ 3 7 0 0], L_0x7f8adfc29140, L_0x7f8adfc27470;
S_0x7f8adfc07d40 .scope module, "ALU" "ALU" 3 118, 4 3 0, S_0x7f8adfc07bd0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /INPUT 3 "ALUCtrl_i";
    .port_info 3 /OUTPUT 32 "data_o";
v0x7f8adfc07f90_0 .net "ALUCtrl_i", 2 0, v0x7f8adfc18540_0;  1 drivers
v0x7f8adfc18050_0 .net/s "data1_i", 31 0, v0x7f8adfc21ce0_0;  1 drivers
v0x7f8adfc18100_0 .net/s "data2_i", 31 0, v0x7f8adfc22380_0;  1 drivers
v0x7f8adfc181c0_0 .var/s "data_o", 31 0;
E_0x7f8adfc075b0 .event edge, v0x7f8adfc07f90_0, v0x7f8adfc18050_0, v0x7f8adfc18100_0;
S_0x7f8adfc182d0 .scope module, "ALU_Control" "ALU_Control" 3 126, 5 3 0, S_0x7f8adfc07bd0;
 .timescale 0 0;
    .port_info 0 /INPUT 10 "funct_i";
    .port_info 1 /INPUT 2 "ALUOp_i";
    .port_info 2 /OUTPUT 3 "ALUCtrl_o";
v0x7f8adfc18540_0 .var "ALUCtrl_o", 2 0;
v0x7f8adfc18610_0 .net "ALUOp_i", 1 0, v0x7f8adfc1cf20_0;  1 drivers
v0x7f8adfc186b0_0 .net *"_ivl_1", 2 0, L_0x7f8adfc28300;  1 drivers
v0x7f8adfc18770_0 .net "funct3", 0 0, L_0x7f8adfc28920;  1 drivers
v0x7f8adfc18810_0 .net "funct_i", 9 0, v0x7f8adfc1df30_0;  1 drivers
E_0x7f8adfc184f0 .event edge, v0x7f8adfc18610_0, v0x7f8adfc18770_0, v0x7f8adfc18810_0;
L_0x7f8adfc28300 .part v0x7f8adfc1df30_0, 0, 3;
L_0x7f8adfc28920 .part L_0x7f8adfc28300, 0, 1;
S_0x7f8adfc18930 .scope module, "Add_PC" "Adder" 3 29, 6 1 0, S_0x7f8adfc07bd0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /OUTPUT 32 "data_o";
v0x7f8adfc18b60_0 .net/s "data1_i", 31 0, v0x7f8adfc23c30_0;  1 drivers
L_0x7f8adfe73008 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x7f8adfc18c10_0 .net/s "data2_i", 31 0, L_0x7f8adfe73008;  1 drivers
v0x7f8adfc18cc0_0 .net/s "data_o", 31 0, L_0x7f8adfc25b90;  1 drivers
L_0x7f8adfc25b90 .arith/sum 32, v0x7f8adfc23c30_0, L_0x7f8adfe73008;
S_0x7f8adfc18dd0 .scope module, "Add_PC_Branch" "Adder" 3 36, 6 1 0, S_0x7f8adfc07bd0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /OUTPUT 32 "data_o";
v0x7f8adfc18fe0_0 .net/s "data1_i", 31 0, L_0x7f8adfc25f30;  1 drivers
v0x7f8adfc190a0_0 .net/s "data2_i", 31 0, v0x7f8adfc1cb00_0;  1 drivers
v0x7f8adfc19150_0 .net/s "data_o", 31 0, L_0x7f8adfc25d50;  1 drivers
L_0x7f8adfc25d50 .arith/sum 32, L_0x7f8adfc25f30, v0x7f8adfc1cb00_0;
S_0x7f8adfc19260 .scope module, "Control" "Control" 3 16, 7 3 0, S_0x7f8adfc07bd0;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "Op_i";
    .port_info 1 /INPUT 1 "NoOp_i";
    .port_info 2 /OUTPUT 2 "ALUOp_o";
    .port_info 3 /OUTPUT 1 "ALUSrc_o";
    .port_info 4 /OUTPUT 1 "RegWrite_o";
    .port_info 5 /OUTPUT 1 "MemtoReg_o";
    .port_info 6 /OUTPUT 1 "MemRead_o";
    .port_info 7 /OUTPUT 1 "MemWrite_o";
    .port_info 8 /OUTPUT 1 "Branch_o";
v0x7f8adfc195c0_0 .var "ALUOp_o", 1 0;
v0x7f8adfc19680_0 .var "ALUSrc_o", 0 0;
v0x7f8adfc19720_0 .var "Branch_o", 0 0;
v0x7f8adfc197b0_0 .var "MemRead_o", 0 0;
v0x7f8adfc19850_0 .var "MemWrite_o", 0 0;
v0x7f8adfc19930_0 .var "MemtoReg_o", 0 0;
v0x7f8adfc199d0_0 .net "NoOp_i", 0 0, v0x7f8adfc1c460_0;  1 drivers
v0x7f8adfc19a70_0 .net "Op_i", 6 0, L_0x7f8adfc25ab0;  1 drivers
v0x7f8adfc19b20_0 .var "RegWrite_o", 0 0;
E_0x7f8adfc19590 .event edge, v0x7f8adfc199d0_0, v0x7f8adfc19a70_0;
S_0x7f8adfc19d00 .scope module, "Data_Memory" "Data_Memory" 3 133, 8 1 0, S_0x7f8adfc07bd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 32 "addr_i";
    .port_info 2 /INPUT 1 "MemRead_i";
    .port_info 3 /INPUT 1 "MemWrite_i";
    .port_info 4 /INPUT 32 "data_i";
    .port_info 5 /OUTPUT 32 "data_o";
v0x7f8adfc19f40_0 .net "MemRead_i", 0 0, v0x7f8adfc1af90_0;  1 drivers
v0x7f8adfc19ff0_0 .net "MemWrite_i", 0 0, v0x7f8adfc1b0b0_0;  1 drivers
v0x7f8adfc1a090_0 .net *"_ivl_0", 31 0, L_0x7f8adfc289c0;  1 drivers
v0x7f8adfc1a150_0 .net *"_ivl_2", 31 0, L_0x7f8adfc28b80;  1 drivers
v0x7f8adfc1a200_0 .net *"_ivl_4", 29 0, L_0x7f8adfc28a60;  1 drivers
L_0x7f8adfe73248 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7f8adfc1a2f0_0 .net *"_ivl_6", 1 0, L_0x7f8adfe73248;  1 drivers
L_0x7f8adfe73290 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f8adfc1a3a0_0 .net/2u *"_ivl_8", 31 0, L_0x7f8adfe73290;  1 drivers
v0x7f8adfc1a450_0 .net "addr_i", 31 0, v0x7f8adfc1acd0_0;  1 drivers
v0x7f8adfc1a500_0 .net "clk_i", 0 0, v0x7f8adfc25490_0;  alias, 1 drivers
v0x7f8adfc1a610_0 .net "data_i", 31 0, v0x7f8adfc1ae10_0;  1 drivers
v0x7f8adfc1a6b0_0 .net "data_o", 31 0, L_0x7f8adfc28c60;  1 drivers
v0x7f8adfc1a760 .array "memory", 1023 0, 31 0;
E_0x7f8adfc19f00 .event posedge, v0x7f8adfc1a500_0;
L_0x7f8adfc289c0 .array/port v0x7f8adfc1a760, L_0x7f8adfc28b80;
L_0x7f8adfc28a60 .part v0x7f8adfc1acd0_0, 2, 30;
L_0x7f8adfc28b80 .concat [ 30 2 0 0], L_0x7f8adfc28a60, L_0x7f8adfe73248;
L_0x7f8adfc28c60 .functor MUXZ 32, L_0x7f8adfe73290, L_0x7f8adfc289c0, v0x7f8adfc1af90_0, C4<>;
S_0x7f8adfc1a890 .scope module, "EXMEM" "EXMEM" 3 210, 9 1 0, S_0x7f8adfc07bd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "RegWrite_i";
    .port_info 2 /INPUT 1 "MemtoReg_i";
    .port_info 3 /INPUT 1 "MemRead_i";
    .port_info 4 /INPUT 1 "MemWrite_i";
    .port_info 5 /INPUT 32 "ALUResult_i";
    .port_info 6 /INPUT 32 "MUX_B_i";
    .port_info 7 /INPUT 5 "RDaddr_i";
    .port_info 8 /OUTPUT 1 "RegWrite_o";
    .port_info 9 /OUTPUT 1 "MemtoReg_o";
    .port_info 10 /OUTPUT 1 "MemRead_o";
    .port_info 11 /OUTPUT 1 "MemWrite_o";
    .port_info 12 /OUTPUT 32 "ALUResult_o";
    .port_info 13 /OUTPUT 32 "MUX_B_o";
    .port_info 14 /OUTPUT 5 "RDaddr_o";
v0x7f8adfc1ac40_0 .net/s "ALUResult_i", 31 0, v0x7f8adfc181c0_0;  1 drivers
v0x7f8adfc1acd0_0 .var/s "ALUResult_o", 31 0;
v0x7f8adfc1ad60_0 .net/s "MUX_B_i", 31 0, v0x7f8adfc22a30_0;  1 drivers
v0x7f8adfc1ae10_0 .var/s "MUX_B_o", 31 0;
v0x7f8adfc1aec0_0 .net "MemRead_i", 0 0, v0x7f8adfc1d1c0_0;  1 drivers
v0x7f8adfc1af90_0 .var "MemRead_o", 0 0;
v0x7f8adfc1b020_0 .net "MemWrite_i", 0 0, v0x7f8adfc1d320_0;  1 drivers
v0x7f8adfc1b0b0_0 .var "MemWrite_o", 0 0;
v0x7f8adfc1b160_0 .net "MemtoReg_i", 0 0, v0x7f8adfc1d500_0;  1 drivers
v0x7f8adfc1b270_0 .var "MemtoReg_o", 0 0;
v0x7f8adfc1b310_0 .net "RDaddr_i", 4 0, v0x7f8adfc1d620_0;  1 drivers
v0x7f8adfc1b3c0_0 .var "RDaddr_o", 4 0;
v0x7f8adfc1b470_0 .net "RegWrite_i", 0 0, v0x7f8adfc1db00_0;  1 drivers
v0x7f8adfc1b510_0 .var "RegWrite_o", 0 0;
v0x7f8adfc1b5b0_0 .net "clk_i", 0 0, v0x7f8adfc25490_0;  alias, 1 drivers
S_0x7f8adfc1b780 .scope module, "Forward_Unit" "Forward_Unit" 3 152, 10 1 0, S_0x7f8adfc07bd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "MemRegWrite_i";
    .port_info 1 /INPUT 5 "MemRd_i";
    .port_info 2 /INPUT 1 "WBRegWrite_i";
    .port_info 3 /INPUT 5 "WBRd_i";
    .port_info 4 /INPUT 5 "EXRs1_i";
    .port_info 5 /INPUT 5 "EXRs2_i";
    .port_info 6 /OUTPUT 2 "ForwardA_o";
    .port_info 7 /OUTPUT 2 "ForwardB_o";
v0x7f8adfc1bab0_0 .net "EXRs1_i", 4 0, v0x7f8adfc1d780_0;  1 drivers
v0x7f8adfc1bb70_0 .net "EXRs2_i", 4 0, v0x7f8adfc1d8a0_0;  1 drivers
v0x7f8adfc1bc10_0 .var "ForwardA_o", 1 0;
v0x7f8adfc1bca0_0 .var "ForwardB_o", 1 0;
v0x7f8adfc1bd30_0 .net "MemRd_i", 4 0, v0x7f8adfc1b3c0_0;  1 drivers
v0x7f8adfc1be00_0 .net "MemRegWrite_i", 0 0, v0x7f8adfc1b510_0;  1 drivers
v0x7f8adfc1beb0_0 .net "WBRd_i", 4 0, v0x7f8adfc212f0_0;  1 drivers
v0x7f8adfc1bf40_0 .net "WBRegWrite_i", 0 0, v0x7f8adfc215c0_0;  1 drivers
E_0x7f8adfc1ba40/0 .event edge, v0x7f8adfc1b510_0, v0x7f8adfc1b3c0_0, v0x7f8adfc1bab0_0, v0x7f8adfc1bb70_0;
E_0x7f8adfc1ba40/1 .event edge, v0x7f8adfc1bf40_0, v0x7f8adfc1beb0_0;
E_0x7f8adfc1ba40 .event/or E_0x7f8adfc1ba40/0, E_0x7f8adfc1ba40/1;
S_0x7f8adfc1c090 .scope module, "Hazard_Detection" "Hazard_Detection" 3 142, 11 1 0, S_0x7f8adfc07bd0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "data1_i";
    .port_info 1 /INPUT 5 "data2_i";
    .port_info 2 /INPUT 5 "data3_i";
    .port_info 3 /INPUT 1 "MemRead_i";
    .port_info 4 /OUTPUT 1 "PCWrite_o";
    .port_info 5 /OUTPUT 1 "Stall_o";
    .port_info 6 /OUTPUT 1 "NoOp_o";
v0x7f8adfc1c3a0_0 .net "MemRead_i", 0 0, v0x7f8adfc1d1c0_0;  alias, 1 drivers
v0x7f8adfc1c460_0 .var "NoOp_o", 0 0;
v0x7f8adfc1c510_0 .var "PCWrite_o", 0 0;
v0x7f8adfc1c5c0_0 .var "Stall_o", 0 0;
v0x7f8adfc1c650_0 .net "data1_i", 4 0, L_0x7f8adfc28e00;  1 drivers
v0x7f8adfc1c730_0 .net "data2_i", 4 0, L_0x7f8adfc28ea0;  1 drivers
v0x7f8adfc1c7e0_0 .net "data3_i", 4 0, v0x7f8adfc1d620_0;  alias, 1 drivers
E_0x7f8adfc1b940 .event edge, v0x7f8adfc1aec0_0, v0x7f8adfc1c650_0, v0x7f8adfc1b310_0, v0x7f8adfc1c730_0;
S_0x7f8adfc1c920 .scope module, "IDEX" "IDEX" 3 175, 12 1 0, S_0x7f8adfc07bd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 2 "ALUOp_i";
    .port_info 2 /INPUT 1 "ALUSrc_i";
    .port_info 3 /INPUT 1 "RegWrite_i";
    .port_info 4 /INPUT 1 "MemtoReg_i";
    .port_info 5 /INPUT 1 "MemRead_i";
    .port_info 6 /INPUT 1 "MemWrite_i";
    .port_info 7 /INPUT 32 "data1_i";
    .port_info 8 /INPUT 32 "data2_i";
    .port_info 9 /INPUT 32 "imm_i";
    .port_info 10 /INPUT 10 "funct_i";
    .port_info 11 /INPUT 5 "RS1addr_i";
    .port_info 12 /INPUT 5 "RS2addr_i";
    .port_info 13 /INPUT 5 "RDaddr_i";
    .port_info 14 /OUTPUT 2 "ALUOp_o";
    .port_info 15 /OUTPUT 1 "ALUSrc_o";
    .port_info 16 /OUTPUT 1 "RegWrite_o";
    .port_info 17 /OUTPUT 1 "MemtoReg_o";
    .port_info 18 /OUTPUT 1 "MemRead_o";
    .port_info 19 /OUTPUT 1 "MemWrite_o";
    .port_info 20 /OUTPUT 32 "data1_o";
    .port_info 21 /OUTPUT 32 "data2_o";
    .port_info 22 /OUTPUT 32 "imm_o";
    .port_info 23 /OUTPUT 10 "funct_o";
    .port_info 24 /OUTPUT 5 "RS1addr_o";
    .port_info 25 /OUTPUT 5 "RS2addr_o";
    .port_info 26 /OUTPUT 5 "RDaddr_o";
v0x7f8adfc1ce50_0 .net "ALUOp_i", 1 0, v0x7f8adfc195c0_0;  1 drivers
v0x7f8adfc1cf20_0 .var "ALUOp_o", 1 0;
v0x7f8adfc1cfb0_0 .net "ALUSrc_i", 0 0, v0x7f8adfc19680_0;  1 drivers
v0x7f8adfc1d060_0 .var "ALUSrc_o", 0 0;
v0x7f8adfc1d0f0_0 .net "MemRead_i", 0 0, v0x7f8adfc197b0_0;  1 drivers
v0x7f8adfc1d1c0_0 .var "MemRead_o", 0 0;
v0x7f8adfc1d290_0 .net "MemWrite_i", 0 0, v0x7f8adfc19850_0;  1 drivers
v0x7f8adfc1d320_0 .var "MemWrite_o", 0 0;
v0x7f8adfc1d3d0_0 .net "MemtoReg_i", 0 0, v0x7f8adfc19930_0;  1 drivers
v0x7f8adfc1d500_0 .var "MemtoReg_o", 0 0;
v0x7f8adfc1d590_0 .net "RDaddr_i", 4 0, L_0x7f8adfc29490;  1 drivers
v0x7f8adfc1d620_0 .var "RDaddr_o", 4 0;
v0x7f8adfc1d6f0_0 .net "RS1addr_i", 4 0, L_0x7f8adfc29300;  1 drivers
v0x7f8adfc1d780_0 .var "RS1addr_o", 4 0;
v0x7f8adfc1d810_0 .net "RS2addr_i", 4 0, L_0x7f8adfc293a0;  1 drivers
v0x7f8adfc1d8a0_0 .var "RS2addr_o", 4 0;
v0x7f8adfc1d950_0 .net "RegWrite_i", 0 0, v0x7f8adfc19b20_0;  1 drivers
v0x7f8adfc1db00_0 .var "RegWrite_o", 0 0;
v0x7f8adfc1db90_0 .net "clk_i", 0 0, v0x7f8adfc25490_0;  alias, 1 drivers
v0x7f8adfc1dc20_0 .net/s "data1_i", 31 0, L_0x7f8adfc267d0;  1 drivers
v0x7f8adfc1dcb0_0 .var/s "data1_o", 31 0;
v0x7f8adfc1dd40_0 .net/s "data2_i", 31 0, L_0x7f8adfc26dc0;  1 drivers
v0x7f8adfc1ddd0_0 .var/s "data2_o", 31 0;
v0x7f8adfc1de80_0 .net "funct_i", 9 0, L_0x7f8adfc291e0;  1 drivers
v0x7f8adfc1df30_0 .var "funct_o", 9 0;
v0x7f8adfc1dfd0_0 .net/s "imm_i", 31 0, L_0x7f8adfc28570;  1 drivers
v0x7f8adfc1e070_0 .var/s "imm_o", 31 0;
S_0x7f8adfc1e3b0 .scope module, "IFID" "IFID" 3 164, 13 1 0, S_0x7f8adfc07bd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "Stall_i";
    .port_info 2 /INPUT 1 "Flush_i";
    .port_info 3 /INPUT 32 "PC_i";
    .port_info 4 /INPUT 32 "instr_i";
    .port_info 5 /OUTPUT 32 "PC_o";
    .port_info 6 /OUTPUT 32 "instr_o";
v0x7f8adfc1e660_0 .net "Flush_i", 0 0, v0x7f8adfc1f030_0;  1 drivers
v0x7f8adfc1e710_0 .net "PC_i", 31 0, v0x7f8adfc23c30_0;  alias, 1 drivers
v0x7f8adfc1cb00_0 .var "PC_o", 31 0;
v0x7f8adfc1e7d0_0 .net "Stall_i", 0 0, v0x7f8adfc1c5c0_0;  1 drivers
v0x7f8adfc1e880_0 .net "clk_i", 0 0, v0x7f8adfc25490_0;  alias, 1 drivers
v0x7f8adfc1e950_0 .net "instr_i", 31 0, L_0x7f8adfc26370;  1 drivers
v0x7f8adfc1e9e0_0 .var "instr_o", 31 0;
L_0x7f8adfc25ab0 .part v0x7f8adfc1e9e0_0, 0, 7;
L_0x7f8adfc26ee0 .part v0x7f8adfc1e9e0_0, 15, 5;
L_0x7f8adfc27000 .part v0x7f8adfc1e9e0_0, 20, 5;
L_0x7f8adfc28e00 .part v0x7f8adfc1e9e0_0, 15, 5;
L_0x7f8adfc28ea0 .part v0x7f8adfc1e9e0_0, 20, 5;
L_0x7f8adfc27470 .part v0x7f8adfc1e9e0_0, 25, 7;
L_0x7f8adfc29140 .part v0x7f8adfc1e9e0_0, 12, 3;
L_0x7f8adfc29300 .part v0x7f8adfc1e9e0_0, 15, 5;
L_0x7f8adfc293a0 .part v0x7f8adfc1e9e0_0, 20, 5;
L_0x7f8adfc29490 .part v0x7f8adfc1e9e0_0, 7, 5;
S_0x7f8adfc1eb20 .scope module, "If_Branch" "If_Branch" 3 244, 14 1 0, S_0x7f8adfc07bd0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /INPUT 1 "Branch_i";
    .port_info 3 /OUTPUT 1 "data_o";
v0x7f8adfc1eda0_0 .net "Branch_i", 0 0, v0x7f8adfc19720_0;  1 drivers
v0x7f8adfc1ee60_0 .var "compare", 0 0;
v0x7f8adfc1eef0_0 .net/s "data1_i", 31 0, L_0x7f8adfc267d0;  alias, 1 drivers
v0x7f8adfc1ef80_0 .net/s "data2_i", 31 0, L_0x7f8adfc26dc0;  alias, 1 drivers
v0x7f8adfc1f030_0 .var "data_o", 0 0;
E_0x7f8adfc1ed40 .event edge, v0x7f8adfc1dc20_0, v0x7f8adfc1dd40_0, v0x7f8adfc1ee60_0, v0x7f8adfc19720_0;
S_0x7f8adfc1f140 .scope module, "Imm_Gen" "Imm_Gen" 3 112, 15 3 0, S_0x7f8adfc07bd0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data_i";
    .port_info 1 /OUTPUT 32 "data_o";
v0x7f8adfc1f340_0 .net *"_ivl_11", 0 0, L_0x7f8adfc272c0;  1 drivers
v0x7f8adfc1f3f0_0 .net *"_ivl_14", 11 0, L_0x7f8adfc273d0;  1 drivers
L_0x7f8adfe73200 .functor BUFT 1, C4<0100011>, C4<0>, C4<0>, C4<0>;
v0x7f8adfc1f490_0 .net/2u *"_ivl_15", 6 0, L_0x7f8adfe73200;  1 drivers
v0x7f8adfc1f540_0 .net *"_ivl_17", 0 0, L_0x7f8adfc27570;  1 drivers
v0x7f8adfc1f5e0_0 .net *"_ivl_20", 6 0, L_0x7f8adfc27690;  1 drivers
v0x7f8adfc1f6d0_0 .net *"_ivl_22", 4 0, L_0x7f8adfc27730;  1 drivers
v0x7f8adfc1f780_0 .net *"_ivl_23", 11 0, L_0x7f8adfc27820;  1 drivers
v0x7f8adfc1f830_0 .net *"_ivl_26", 0 0, L_0x7f8adfc27900;  1 drivers
v0x7f8adfc1f8e0_0 .net *"_ivl_28", 0 0, L_0x7f8adfc27a00;  1 drivers
L_0x7f8adfe73170 .functor BUFT 1, C4<0010011>, C4<0>, C4<0>, C4<0>;
v0x7f8adfc1f9f0_0 .net/2u *"_ivl_3", 6 0, L_0x7f8adfe73170;  1 drivers
v0x7f8adfc1faa0_0 .net *"_ivl_30", 5 0, L_0x7f8adfc27aa0;  1 drivers
v0x7f8adfc1fb50_0 .net *"_ivl_32", 3 0, L_0x7f8adfc27bb0;  1 drivers
v0x7f8adfc1fc00_0 .net *"_ivl_33", 11 0, L_0x7f8adfc27c50;  1 drivers
v0x7f8adfc1fcb0_0 .net *"_ivl_35", 11 0, L_0x7f8adfc27e30;  1 drivers
v0x7f8adfc1fd60_0 .net *"_ivl_37", 11 0, L_0x7f8adfc27f50;  1 drivers
v0x7f8adfc1fe10_0 .net *"_ivl_42", 0 0, L_0x7f8adfc28220;  1 drivers
v0x7f8adfc1fec0_0 .net *"_ivl_43", 19 0, L_0x7f8adfc283a0;  1 drivers
v0x7f8adfc20050_0 .net *"_ivl_5", 0 0, L_0x7f8adfc27140;  1 drivers
v0x7f8adfc200e0_0 .net *"_ivl_8", 11 0, L_0x7f8adfc27220;  1 drivers
L_0x7f8adfe731b8 .functor BUFT 1, C4<0000011>, C4<0>, C4<0>, C4<0>;
v0x7f8adfc20180_0 .net/2u *"_ivl_9", 6 0, L_0x7f8adfe731b8;  1 drivers
v0x7f8adfc20230_0 .net/s "data_i", 31 0, v0x7f8adfc1e9e0_0;  1 drivers
v0x7f8adfc202f0_0 .net/s "data_o", 31 0, L_0x7f8adfc28570;  alias, 1 drivers
v0x7f8adfc20380_0 .net "imme", 11 0, L_0x7f8adfc280c0;  1 drivers
v0x7f8adfc20410_0 .net "opcode", 6 0, L_0x7f8adfc270a0;  1 drivers
L_0x7f8adfc25e90 .part v0x7f8adfc1e9e0_0, 0, 31;
L_0x7f8adfc270a0 .part v0x7f8adfc1e9e0_0, 0, 7;
L_0x7f8adfc27140 .cmp/eq 7, L_0x7f8adfc270a0, L_0x7f8adfe73170;
L_0x7f8adfc27220 .part v0x7f8adfc1e9e0_0, 20, 12;
L_0x7f8adfc272c0 .cmp/eq 7, L_0x7f8adfc270a0, L_0x7f8adfe731b8;
L_0x7f8adfc273d0 .part v0x7f8adfc1e9e0_0, 20, 12;
L_0x7f8adfc27570 .cmp/eq 7, L_0x7f8adfc270a0, L_0x7f8adfe73200;
L_0x7f8adfc27690 .part v0x7f8adfc1e9e0_0, 25, 7;
L_0x7f8adfc27730 .part v0x7f8adfc1e9e0_0, 7, 5;
L_0x7f8adfc27820 .concat [ 5 7 0 0], L_0x7f8adfc27730, L_0x7f8adfc27690;
L_0x7f8adfc27900 .part v0x7f8adfc1e9e0_0, 31, 1;
L_0x7f8adfc27a00 .part v0x7f8adfc1e9e0_0, 7, 1;
L_0x7f8adfc27aa0 .part v0x7f8adfc1e9e0_0, 25, 6;
L_0x7f8adfc27bb0 .part v0x7f8adfc1e9e0_0, 8, 4;
L_0x7f8adfc27c50 .concat [ 4 6 1 1], L_0x7f8adfc27bb0, L_0x7f8adfc27aa0, L_0x7f8adfc27a00, L_0x7f8adfc27900;
L_0x7f8adfc27e30 .functor MUXZ 12, L_0x7f8adfc27c50, L_0x7f8adfc27820, L_0x7f8adfc27570, C4<>;
L_0x7f8adfc27f50 .functor MUXZ 12, L_0x7f8adfc27e30, L_0x7f8adfc273d0, L_0x7f8adfc272c0, C4<>;
L_0x7f8adfc280c0 .functor MUXZ 12, L_0x7f8adfc27f50, L_0x7f8adfc27220, L_0x7f8adfc27140, C4<>;
L_0x7f8adfc28220 .part L_0x7f8adfc280c0, 11, 1;
LS_0x7f8adfc283a0_0_0 .concat [ 1 1 1 1], L_0x7f8adfc28220, L_0x7f8adfc28220, L_0x7f8adfc28220, L_0x7f8adfc28220;
LS_0x7f8adfc283a0_0_4 .concat [ 1 1 1 1], L_0x7f8adfc28220, L_0x7f8adfc28220, L_0x7f8adfc28220, L_0x7f8adfc28220;
LS_0x7f8adfc283a0_0_8 .concat [ 1 1 1 1], L_0x7f8adfc28220, L_0x7f8adfc28220, L_0x7f8adfc28220, L_0x7f8adfc28220;
LS_0x7f8adfc283a0_0_12 .concat [ 1 1 1 1], L_0x7f8adfc28220, L_0x7f8adfc28220, L_0x7f8adfc28220, L_0x7f8adfc28220;
LS_0x7f8adfc283a0_0_16 .concat [ 1 1 1 1], L_0x7f8adfc28220, L_0x7f8adfc28220, L_0x7f8adfc28220, L_0x7f8adfc28220;
LS_0x7f8adfc283a0_1_0 .concat [ 4 4 4 4], LS_0x7f8adfc283a0_0_0, LS_0x7f8adfc283a0_0_4, LS_0x7f8adfc283a0_0_8, LS_0x7f8adfc283a0_0_12;
LS_0x7f8adfc283a0_1_4 .concat [ 4 0 0 0], LS_0x7f8adfc283a0_0_16;
L_0x7f8adfc283a0 .concat [ 16 4 0 0], LS_0x7f8adfc283a0_1_0, LS_0x7f8adfc283a0_1_4;
L_0x7f8adfc28570 .concat [ 12 20 0 0], L_0x7f8adfc280c0, L_0x7f8adfc283a0;
S_0x7f8adfc204a0 .scope module, "Instruction_Memory" "Instruction_Memory" 3 53, 16 1 0, S_0x7f8adfc07bd0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr_i";
    .port_info 1 /OUTPUT 32 "instr_o";
L_0x7f8adfc26370 .functor BUFZ 32, L_0x7f8adfc26090, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7f8adfc20690_0 .net *"_ivl_0", 31 0, L_0x7f8adfc26090;  1 drivers
v0x7f8adfc20750_0 .net *"_ivl_2", 31 0, L_0x7f8adfc261f0;  1 drivers
v0x7f8adfc20800_0 .net *"_ivl_4", 29 0, L_0x7f8adfc26130;  1 drivers
L_0x7f8adfe73098 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7f8adfc208c0_0 .net *"_ivl_6", 1 0, L_0x7f8adfe73098;  1 drivers
v0x7f8adfc20970_0 .net "addr_i", 31 0, v0x7f8adfc23c30_0;  alias, 1 drivers
v0x7f8adfc20a90_0 .net "instr_o", 31 0, L_0x7f8adfc26370;  alias, 1 drivers
v0x7f8adfc20b20 .array "memory", 255 0, 31 0;
L_0x7f8adfc26090 .array/port v0x7f8adfc20b20, L_0x7f8adfc261f0;
L_0x7f8adfc26130 .part v0x7f8adfc23c30_0, 2, 30;
L_0x7f8adfc261f0 .concat [ 30 2 0 0], L_0x7f8adfc26130, L_0x7f8adfe73098;
S_0x7f8adfc20bd0 .scope module, "MEMWB" "MEMWB" 3 229, 17 1 0, S_0x7f8adfc07bd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "RegWrite_i";
    .port_info 2 /INPUT 1 "MemtoReg_i";
    .port_info 3 /INPUT 32 "ALUResult_i";
    .port_info 4 /INPUT 32 "ReadData_i";
    .port_info 5 /INPUT 5 "RDaddr_i";
    .port_info 6 /OUTPUT 1 "RegWrite_o";
    .port_info 7 /OUTPUT 1 "MemtoReg_o";
    .port_info 8 /OUTPUT 32 "ALUResult_o";
    .port_info 9 /OUTPUT 32 "ReadData_o";
    .port_info 10 /OUTPUT 5 "RDaddr_o";
v0x7f8adfc20f00_0 .net/s "ALUResult_i", 31 0, v0x7f8adfc1acd0_0;  alias, 1 drivers
v0x7f8adfc20fe0_0 .var/s "ALUResult_o", 31 0;
v0x7f8adfc21080_0 .net "MemtoReg_i", 0 0, v0x7f8adfc1b270_0;  1 drivers
v0x7f8adfc21150_0 .var "MemtoReg_o", 0 0;
v0x7f8adfc211e0_0 .net "RDaddr_i", 4 0, v0x7f8adfc1b3c0_0;  alias, 1 drivers
v0x7f8adfc212f0_0 .var "RDaddr_o", 4 0;
v0x7f8adfc21380_0 .net/s "ReadData_i", 31 0, L_0x7f8adfc28c60;  alias, 1 drivers
v0x7f8adfc21410_0 .var/s "ReadData_o", 31 0;
v0x7f8adfc214b0_0 .net "RegWrite_i", 0 0, v0x7f8adfc1b510_0;  alias, 1 drivers
v0x7f8adfc215c0_0 .var "RegWrite_o", 0 0;
v0x7f8adfc21650_0 .net "clk_i", 0 0, v0x7f8adfc25490_0;  alias, 1 drivers
S_0x7f8adfc21860 .scope module, "MUX_A" "MUX2" 3 94, 18 1 0, S_0x7f8adfc07bd0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data0_i";
    .port_info 1 /INPUT 32 "data1_i";
    .port_info 2 /INPUT 32 "data2_i";
    .port_info 3 /INPUT 2 "forward_i";
    .port_info 4 /OUTPUT 32 "data_o";
v0x7f8adfc21af0_0 .net/s "data0_i", 31 0, v0x7f8adfc1dcb0_0;  1 drivers
v0x7f8adfc21bc0_0 .net/s "data1_i", 31 0, v0x7f8adfc22fe0_0;  1 drivers
v0x7f8adfc21c50_0 .net/s "data2_i", 31 0, v0x7f8adfc1acd0_0;  alias, 1 drivers
v0x7f8adfc21ce0_0 .var/s "data_o", 31 0;
v0x7f8adfc21d70_0 .net "forward_i", 1 0, v0x7f8adfc1bc10_0;  1 drivers
E_0x7f8adfc21aa0 .event edge, v0x7f8adfc1bc10_0, v0x7f8adfc1dcb0_0, v0x7f8adfc21bc0_0, v0x7f8adfc1a450_0;
S_0x7f8adfc21eb0 .scope module, "MUX_ALUSrc" "MUX32" 3 70, 19 1 0, S_0x7f8adfc07bd0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /INPUT 1 "select_i";
    .port_info 3 /OUTPUT 32 "data_o";
v0x7f8adfc22220_0 .net/s "data1_i", 31 0, v0x7f8adfc22a30_0;  alias, 1 drivers
v0x7f8adfc222f0_0 .net/s "data2_i", 31 0, v0x7f8adfc1e070_0;  1 drivers
v0x7f8adfc22380_0 .var "data_o", 31 0;
v0x7f8adfc22410_0 .net "select_i", 0 0, v0x7f8adfc1d060_0;  1 drivers
E_0x7f8adfc221d0 .event edge, v0x7f8adfc1d060_0, v0x7f8adfc1e070_0, v0x7f8adfc1ad60_0;
S_0x7f8adfc224d0 .scope module, "MUX_B" "MUX2" 3 103, 18 1 0, S_0x7f8adfc07bd0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data0_i";
    .port_info 1 /INPUT 32 "data1_i";
    .port_info 2 /INPUT 32 "data2_i";
    .port_info 3 /INPUT 2 "forward_i";
    .port_info 4 /OUTPUT 32 "data_o";
v0x7f8adfc22780_0 .net/s "data0_i", 31 0, v0x7f8adfc1ddd0_0;  1 drivers
v0x7f8adfc22850_0 .net/s "data1_i", 31 0, v0x7f8adfc22fe0_0;  alias, 1 drivers
v0x7f8adfc22900_0 .net/s "data2_i", 31 0, v0x7f8adfc1acd0_0;  alias, 1 drivers
v0x7f8adfc22a30_0 .var/s "data_o", 31 0;
v0x7f8adfc22ac0_0 .net "forward_i", 1 0, v0x7f8adfc1bca0_0;  1 drivers
E_0x7f8adfc22740 .event edge, v0x7f8adfc1bca0_0, v0x7f8adfc1ddd0_0, v0x7f8adfc21bc0_0, v0x7f8adfc1a450_0;
S_0x7f8adfc22bf0 .scope module, "MUX_Mem2Reg" "MUX32" 3 78, 19 1 0, S_0x7f8adfc07bd0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /INPUT 1 "select_i";
    .port_info 3 /OUTPUT 32 "data_o";
v0x7f8adfc22e60_0 .net/s "data1_i", 31 0, v0x7f8adfc20fe0_0;  1 drivers
v0x7f8adfc22f30_0 .net/s "data2_i", 31 0, v0x7f8adfc21410_0;  1 drivers
v0x7f8adfc22fe0_0 .var "data_o", 31 0;
v0x7f8adfc230d0_0 .net "select_i", 0 0, v0x7f8adfc21150_0;  1 drivers
E_0x7f8adfc22690 .event edge, v0x7f8adfc21150_0, v0x7f8adfc21410_0, v0x7f8adfc20fe0_0;
S_0x7f8adfc231a0 .scope module, "MUX_PCSource" "MUX32" 3 86, 19 1 0, S_0x7f8adfc07bd0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /INPUT 1 "select_i";
    .port_info 3 /OUTPUT 32 "data_o";
v0x7f8adfc23420_0 .net/s "data1_i", 31 0, L_0x7f8adfc25b90;  alias, 1 drivers
v0x7f8adfc234f0_0 .net/s "data2_i", 31 0, L_0x7f8adfc25d50;  alias, 1 drivers
v0x7f8adfc235a0_0 .var "data_o", 31 0;
v0x7f8adfc23650_0 .net "select_i", 0 0, v0x7f8adfc1f030_0;  alias, 1 drivers
E_0x7f8adfc233c0 .event edge, v0x7f8adfc1e660_0, v0x7f8adfc19150_0, v0x7f8adfc18cc0_0;
S_0x7f8adfc23760 .scope module, "PC" "PC" 3 43, 20 1 0, S_0x7f8adfc07bd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 1 "start_i";
    .port_info 3 /INPUT 1 "PCWrite_i";
    .port_info 4 /INPUT 32 "pc_i";
    .port_info 5 /OUTPUT 32 "pc_o";
v0x7f8adfc23a30_0 .net "PCWrite_i", 0 0, v0x7f8adfc1c510_0;  1 drivers
v0x7f8adfc23ad0_0 .net "clk_i", 0 0, v0x7f8adfc25490_0;  alias, 1 drivers
v0x7f8adfc23b60_0 .net "pc_i", 31 0, v0x7f8adfc235a0_0;  1 drivers
v0x7f8adfc23c30_0 .var "pc_o", 31 0;
v0x7f8adfc23cc0_0 .net "rst_i", 0 0, v0x7f8adfc25630_0;  alias, 1 drivers
v0x7f8adfc23d90_0 .net "start_i", 0 0, v0x7f8adfc256c0_0;  alias, 1 drivers
E_0x7f8adfc239e0 .event posedge, v0x7f8adfc23cc0_0, v0x7f8adfc1a500_0;
S_0x7f8adfc23ec0 .scope module, "Registers" "Registers" 3 59, 21 1 0, S_0x7f8adfc07bd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 5 "RS1addr_i";
    .port_info 2 /INPUT 5 "RS2addr_i";
    .port_info 3 /INPUT 5 "RDaddr_i";
    .port_info 4 /INPUT 32 "RDdata_i";
    .port_info 5 /INPUT 1 "RegWrite_i";
    .port_info 6 /OUTPUT 32 "RS1data_o";
    .port_info 7 /OUTPUT 32 "RS2data_o";
L_0x7f8adfc26500 .functor AND 1, L_0x7f8adfc26460, v0x7f8adfc215c0_0, C4<1>, C4<1>;
L_0x7f8adfc26a90 .functor AND 1, L_0x7f8adfc26970, v0x7f8adfc215c0_0, C4<1>, C4<1>;
v0x7f8adfc24180_0 .net "RDaddr_i", 4 0, v0x7f8adfc212f0_0;  alias, 1 drivers
v0x7f8adfc24250_0 .net "RDdata_i", 31 0, v0x7f8adfc22fe0_0;  alias, 1 drivers
v0x7f8adfc242e0_0 .net "RS1addr_i", 4 0, L_0x7f8adfc26ee0;  1 drivers
v0x7f8adfc24370_0 .net "RS1data_o", 31 0, L_0x7f8adfc267d0;  alias, 1 drivers
v0x7f8adfc24440_0 .net "RS2addr_i", 4 0, L_0x7f8adfc27000;  1 drivers
v0x7f8adfc24510_0 .net "RS2data_o", 31 0, L_0x7f8adfc26dc0;  alias, 1 drivers
v0x7f8adfc245f0_0 .net "RegWrite_i", 0 0, v0x7f8adfc215c0_0;  alias, 1 drivers
v0x7f8adfc246c0_0 .net *"_ivl_0", 0 0, L_0x7f8adfc26460;  1 drivers
v0x7f8adfc24750_0 .net *"_ivl_12", 0 0, L_0x7f8adfc26970;  1 drivers
v0x7f8adfc24860_0 .net *"_ivl_15", 0 0, L_0x7f8adfc26a90;  1 drivers
v0x7f8adfc248f0_0 .net *"_ivl_16", 31 0, L_0x7f8adfc26b80;  1 drivers
v0x7f8adfc24980_0 .net *"_ivl_18", 6 0, L_0x7f8adfc26c20;  1 drivers
L_0x7f8adfe73128 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7f8adfc24a20_0 .net *"_ivl_21", 1 0, L_0x7f8adfe73128;  1 drivers
v0x7f8adfc24ad0_0 .net *"_ivl_3", 0 0, L_0x7f8adfc26500;  1 drivers
v0x7f8adfc24b70_0 .net *"_ivl_4", 31 0, L_0x7f8adfc265b0;  1 drivers
v0x7f8adfc24c20_0 .net *"_ivl_6", 6 0, L_0x7f8adfc26650;  1 drivers
L_0x7f8adfe730e0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7f8adfc24cd0_0 .net *"_ivl_9", 1 0, L_0x7f8adfe730e0;  1 drivers
v0x7f8adfc24e60_0 .net "clk_i", 0 0, v0x7f8adfc25490_0;  alias, 1 drivers
v0x7f8adfc24ef0 .array/s "register", 31 0, 31 0;
L_0x7f8adfc26460 .cmp/eq 5, L_0x7f8adfc26ee0, v0x7f8adfc212f0_0;
L_0x7f8adfc265b0 .array/port v0x7f8adfc24ef0, L_0x7f8adfc26650;
L_0x7f8adfc26650 .concat [ 5 2 0 0], L_0x7f8adfc26ee0, L_0x7f8adfe730e0;
L_0x7f8adfc267d0 .functor MUXZ 32, L_0x7f8adfc265b0, v0x7f8adfc22fe0_0, L_0x7f8adfc26500, C4<>;
L_0x7f8adfc26970 .cmp/eq 5, L_0x7f8adfc27000, v0x7f8adfc212f0_0;
L_0x7f8adfc26b80 .array/port v0x7f8adfc24ef0, L_0x7f8adfc26c20;
L_0x7f8adfc26c20 .concat [ 5 2 0 0], L_0x7f8adfc27000, L_0x7f8adfe73128;
L_0x7f8adfc26dc0 .functor MUXZ 32, L_0x7f8adfc26b80, v0x7f8adfc22fe0_0, L_0x7f8adfc26a90, C4<>;
    .scope S_0x7f8adfc19260;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8adfc19680_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8adfc19b20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8adfc19930_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8adfc197b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8adfc19850_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8adfc19720_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0x7f8adfc19260;
T_1 ;
    %wait E_0x7f8adfc19590;
    %load/vec4 v0x7f8adfc199d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f8adfc195c0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8adfc19680_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8adfc19b20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8adfc19930_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8adfc197b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8adfc19850_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8adfc19720_0, 0, 1;
T_1.0 ;
    %load/vec4 v0x7f8adfc19a70_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8adfc19680_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8adfc19b20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8adfc19930_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8adfc197b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8adfc19850_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8adfc19720_0, 0, 1;
    %jmp T_1.8;
T_1.2 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7f8adfc195c0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8adfc19680_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f8adfc19b20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8adfc19930_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8adfc197b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8adfc19850_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8adfc19720_0, 0, 1;
    %jmp T_1.8;
T_1.3 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f8adfc195c0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f8adfc19680_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f8adfc19b20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8adfc19930_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8adfc197b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8adfc19850_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8adfc19720_0, 0, 1;
    %jmp T_1.8;
T_1.4 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f8adfc195c0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f8adfc19680_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f8adfc19b20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f8adfc19930_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f8adfc197b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8adfc19850_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8adfc19720_0, 0, 1;
    %jmp T_1.8;
T_1.5 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f8adfc195c0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f8adfc19680_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8adfc19b20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8adfc19930_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8adfc197b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f8adfc19850_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8adfc19720_0, 0, 1;
    %jmp T_1.8;
T_1.6 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7f8adfc195c0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f8adfc19680_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f8adfc19b20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8adfc19930_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8adfc197b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8adfc19850_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f8adfc19720_0, 0, 1;
    %jmp T_1.8;
T_1.8 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7f8adfc23760;
T_2 ;
    %wait E_0x7f8adfc239e0;
    %load/vec4 v0x7f8adfc23cc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f8adfc23c30_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x7f8adfc23a30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x7f8adfc23d90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v0x7f8adfc23b60_0;
    %assign/vec4 v0x7f8adfc23c30_0, 0;
    %jmp T_2.5;
T_2.4 ;
    %load/vec4 v0x7f8adfc23c30_0;
    %assign/vec4 v0x7f8adfc23c30_0, 0;
T_2.5 ;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7f8adfc23ec0;
T_3 ;
    %wait E_0x7f8adfc19f00;
    %load/vec4 v0x7f8adfc245f0_0;
    %load/vec4 v0x7f8adfc24180_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x7f8adfc24250_0;
    %load/vec4 v0x7f8adfc24180_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f8adfc24ef0, 0, 4;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7f8adfc21eb0;
T_4 ;
    %wait E_0x7f8adfc221d0;
    %load/vec4 v0x7f8adfc22410_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.0, 4;
    %load/vec4 v0x7f8adfc22220_0;
    %store/vec4 v0x7f8adfc22380_0, 0, 32;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x7f8adfc222f0_0;
    %store/vec4 v0x7f8adfc22380_0, 0, 32;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x7f8adfc22bf0;
T_5 ;
    %wait E_0x7f8adfc22690;
    %load/vec4 v0x7f8adfc230d0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x7f8adfc22e60_0;
    %store/vec4 v0x7f8adfc22fe0_0, 0, 32;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x7f8adfc22f30_0;
    %store/vec4 v0x7f8adfc22fe0_0, 0, 32;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x7f8adfc231a0;
T_6 ;
    %wait E_0x7f8adfc233c0;
    %load/vec4 v0x7f8adfc23650_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x7f8adfc23420_0;
    %store/vec4 v0x7f8adfc235a0_0, 0, 32;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x7f8adfc234f0_0;
    %store/vec4 v0x7f8adfc235a0_0, 0, 32;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x7f8adfc21860;
T_7 ;
    %wait E_0x7f8adfc21aa0;
    %load/vec4 v0x7f8adfc21d70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %jmp T_7.3;
T_7.0 ;
    %load/vec4 v0x7f8adfc21af0_0;
    %store/vec4 v0x7f8adfc21ce0_0, 0, 32;
    %jmp T_7.3;
T_7.1 ;
    %load/vec4 v0x7f8adfc21bc0_0;
    %store/vec4 v0x7f8adfc21ce0_0, 0, 32;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x7f8adfc21c50_0;
    %store/vec4 v0x7f8adfc21ce0_0, 0, 32;
    %jmp T_7.3;
T_7.3 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x7f8adfc224d0;
T_8 ;
    %wait E_0x7f8adfc22740;
    %load/vec4 v0x7f8adfc22ac0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %jmp T_8.3;
T_8.0 ;
    %load/vec4 v0x7f8adfc22780_0;
    %store/vec4 v0x7f8adfc22a30_0, 0, 32;
    %jmp T_8.3;
T_8.1 ;
    %load/vec4 v0x7f8adfc22850_0;
    %store/vec4 v0x7f8adfc22a30_0, 0, 32;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x7f8adfc22900_0;
    %store/vec4 v0x7f8adfc22a30_0, 0, 32;
    %jmp T_8.3;
T_8.3 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x7f8adfc07d40;
T_9 ;
    %wait E_0x7f8adfc075b0;
    %load/vec4 v0x7f8adfc07f90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %jmp T_9.8;
T_9.0 ;
    %load/vec4 v0x7f8adfc18050_0;
    %load/vec4 v0x7f8adfc18100_0;
    %and;
    %store/vec4 v0x7f8adfc181c0_0, 0, 32;
    %jmp T_9.8;
T_9.1 ;
    %load/vec4 v0x7f8adfc18050_0;
    %load/vec4 v0x7f8adfc18100_0;
    %xor;
    %store/vec4 v0x7f8adfc181c0_0, 0, 32;
    %jmp T_9.8;
T_9.2 ;
    %load/vec4 v0x7f8adfc18050_0;
    %load/vec4 v0x7f8adfc18100_0;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x7f8adfc181c0_0, 0, 32;
    %jmp T_9.8;
T_9.3 ;
    %load/vec4 v0x7f8adfc18050_0;
    %load/vec4 v0x7f8adfc18100_0;
    %add;
    %store/vec4 v0x7f8adfc181c0_0, 0, 32;
    %jmp T_9.8;
T_9.4 ;
    %load/vec4 v0x7f8adfc18050_0;
    %load/vec4 v0x7f8adfc18100_0;
    %sub;
    %store/vec4 v0x7f8adfc181c0_0, 0, 32;
    %jmp T_9.8;
T_9.5 ;
    %load/vec4 v0x7f8adfc18050_0;
    %load/vec4 v0x7f8adfc18100_0;
    %mul;
    %store/vec4 v0x7f8adfc181c0_0, 0, 32;
    %jmp T_9.8;
T_9.6 ;
    %load/vec4 v0x7f8adfc18050_0;
    %load/vec4 v0x7f8adfc18100_0;
    %add;
    %store/vec4 v0x7f8adfc181c0_0, 0, 32;
    %jmp T_9.8;
T_9.7 ;
    %load/vec4 v0x7f8adfc18050_0;
    %load/vec4 v0x7f8adfc18100_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x7f8adfc181c0_0, 0, 32;
    %jmp T_9.8;
T_9.8 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x7f8adfc182d0;
T_10 ;
    %wait E_0x7f8adfc184f0;
    %load/vec4 v0x7f8adfc18610_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %jmp T_10.3;
T_10.0 ;
    %load/vec4 v0x7f8adfc18770_0;
    %pad/u 3;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_10.4, 4;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x7f8adfc18540_0, 0, 3;
    %jmp T_10.5;
T_10.4 ;
    %load/vec4 v0x7f8adfc18770_0;
    %pad/u 3;
    %cmpi/e 5, 0, 3;
    %jmp/0xz  T_10.6, 4;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x7f8adfc18540_0, 0, 3;
    %jmp T_10.7;
T_10.6 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7f8adfc18540_0, 0, 3;
T_10.7 ;
T_10.5 ;
    %jmp T_10.3;
T_10.1 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x7f8adfc18540_0, 0, 3;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0x7f8adfc18810_0;
    %dup/vec4;
    %pushi/vec4 7, 0, 10;
    %cmp/u;
    %jmp/1 T_10.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 10;
    %cmp/u;
    %jmp/1 T_10.9, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 10;
    %cmp/u;
    %jmp/1 T_10.10, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 10;
    %cmp/u;
    %jmp/1 T_10.11, 6;
    %dup/vec4;
    %pushi/vec4 256, 0, 10;
    %cmp/u;
    %jmp/1 T_10.12, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 10;
    %cmp/u;
    %jmp/1 T_10.13, 6;
    %jmp T_10.14;
T_10.8 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7f8adfc18540_0, 0, 3;
    %jmp T_10.14;
T_10.9 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x7f8adfc18540_0, 0, 3;
    %jmp T_10.14;
T_10.10 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x7f8adfc18540_0, 0, 3;
    %jmp T_10.14;
T_10.11 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7f8adfc18540_0, 0, 3;
    %jmp T_10.14;
T_10.12 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x7f8adfc18540_0, 0, 3;
    %jmp T_10.14;
T_10.13 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x7f8adfc18540_0, 0, 3;
    %jmp T_10.14;
T_10.14 ;
    %pop/vec4 1;
    %jmp T_10.3;
T_10.3 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x7f8adfc19d00;
T_11 ;
    %wait E_0x7f8adfc19f00;
    %load/vec4 v0x7f8adfc19ff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x7f8adfc1a610_0;
    %load/vec4 v0x7f8adfc1a450_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f8adfc1a760, 0, 4;
T_11.0 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x7f8adfc1c090;
T_12 ;
    %wait E_0x7f8adfc1b940;
    %load/vec4 v0x7f8adfc1c3a0_0;
    %load/vec4 v0x7f8adfc1c650_0;
    %load/vec4 v0x7f8adfc1c7e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f8adfc1c730_0;
    %load/vec4 v0x7f8adfc1c7e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f8adfc1c510_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f8adfc1c5c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f8adfc1c460_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f8adfc1c510_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f8adfc1c5c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f8adfc1c460_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x7f8adfc1b780;
T_13 ;
    %wait E_0x7f8adfc1ba40;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f8adfc1bc10_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f8adfc1bca0_0, 0, 2;
    %load/vec4 v0x7f8adfc1be00_0;
    %load/vec4 v0x7f8adfc1bd30_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x7f8adfc1bd30_0;
    %load/vec4 v0x7f8adfc1bab0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7f8adfc1bc10_0, 0, 2;
T_13.0 ;
    %load/vec4 v0x7f8adfc1be00_0;
    %load/vec4 v0x7f8adfc1bd30_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x7f8adfc1bd30_0;
    %load/vec4 v0x7f8adfc1bb70_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7f8adfc1bca0_0, 0, 2;
T_13.2 ;
    %load/vec4 v0x7f8adfc1bf40_0;
    %load/vec4 v0x7f8adfc1bf40_0;
    %pad/u 5;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x7f8adfc1be00_0;
    %load/vec4 v0x7f8adfc1bd30_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x7f8adfc1bd30_0;
    %load/vec4 v0x7f8adfc1bab0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %nor/r;
    %and;
    %load/vec4 v0x7f8adfc1beb0_0;
    %load/vec4 v0x7f8adfc1bab0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.4, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7f8adfc1bc10_0, 0, 2;
T_13.4 ;
    %load/vec4 v0x7f8adfc1bf40_0;
    %load/vec4 v0x7f8adfc1bf40_0;
    %pad/u 5;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x7f8adfc1be00_0;
    %load/vec4 v0x7f8adfc1bd30_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x7f8adfc1bd30_0;
    %load/vec4 v0x7f8adfc1bb70_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %nor/r;
    %and;
    %load/vec4 v0x7f8adfc1beb0_0;
    %load/vec4 v0x7f8adfc1bb70_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.6, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7f8adfc1bca0_0, 0, 2;
T_13.6 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x7f8adfc1e3b0;
T_14 ;
    %wait E_0x7f8adfc19f00;
    %load/vec4 v0x7f8adfc1e7d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f8adfc1cb00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f8adfc1e9e0_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x7f8adfc1e710_0;
    %assign/vec4 v0x7f8adfc1cb00_0, 0;
    %load/vec4 v0x7f8adfc1e660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f8adfc1e9e0_0, 0;
    %jmp T_14.3;
T_14.2 ;
    %load/vec4 v0x7f8adfc1e950_0;
    %assign/vec4 v0x7f8adfc1e9e0_0, 0;
T_14.3 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x7f8adfc1c920;
T_15 ;
    %wait E_0x7f8adfc19f00;
    %load/vec4 v0x7f8adfc1ce50_0;
    %assign/vec4 v0x7f8adfc1cf20_0, 0;
    %load/vec4 v0x7f8adfc1cfb0_0;
    %assign/vec4 v0x7f8adfc1d060_0, 0;
    %load/vec4 v0x7f8adfc1d950_0;
    %assign/vec4 v0x7f8adfc1db00_0, 0;
    %load/vec4 v0x7f8adfc1d3d0_0;
    %assign/vec4 v0x7f8adfc1d500_0, 0;
    %load/vec4 v0x7f8adfc1d0f0_0;
    %assign/vec4 v0x7f8adfc1d1c0_0, 0;
    %load/vec4 v0x7f8adfc1d290_0;
    %assign/vec4 v0x7f8adfc1d320_0, 0;
    %load/vec4 v0x7f8adfc1dc20_0;
    %assign/vec4 v0x7f8adfc1dcb0_0, 0;
    %load/vec4 v0x7f8adfc1dd40_0;
    %assign/vec4 v0x7f8adfc1ddd0_0, 0;
    %load/vec4 v0x7f8adfc1dfd0_0;
    %assign/vec4 v0x7f8adfc1e070_0, 0;
    %load/vec4 v0x7f8adfc1de80_0;
    %assign/vec4 v0x7f8adfc1df30_0, 0;
    %load/vec4 v0x7f8adfc1d6f0_0;
    %assign/vec4 v0x7f8adfc1d780_0, 0;
    %load/vec4 v0x7f8adfc1d810_0;
    %assign/vec4 v0x7f8adfc1d8a0_0, 0;
    %load/vec4 v0x7f8adfc1d590_0;
    %assign/vec4 v0x7f8adfc1d620_0, 0;
    %jmp T_15;
    .thread T_15;
    .scope S_0x7f8adfc1a890;
T_16 ;
    %wait E_0x7f8adfc19f00;
    %load/vec4 v0x7f8adfc1b470_0;
    %assign/vec4 v0x7f8adfc1b510_0, 0;
    %load/vec4 v0x7f8adfc1b160_0;
    %assign/vec4 v0x7f8adfc1b270_0, 0;
    %load/vec4 v0x7f8adfc1aec0_0;
    %assign/vec4 v0x7f8adfc1af90_0, 0;
    %load/vec4 v0x7f8adfc1b020_0;
    %assign/vec4 v0x7f8adfc1b0b0_0, 0;
    %load/vec4 v0x7f8adfc1ac40_0;
    %assign/vec4 v0x7f8adfc1acd0_0, 0;
    %load/vec4 v0x7f8adfc1ad60_0;
    %assign/vec4 v0x7f8adfc1ae10_0, 0;
    %load/vec4 v0x7f8adfc1b310_0;
    %assign/vec4 v0x7f8adfc1b3c0_0, 0;
    %jmp T_16;
    .thread T_16;
    .scope S_0x7f8adfc20bd0;
T_17 ;
    %wait E_0x7f8adfc19f00;
    %load/vec4 v0x7f8adfc214b0_0;
    %assign/vec4 v0x7f8adfc215c0_0, 0;
    %load/vec4 v0x7f8adfc21080_0;
    %assign/vec4 v0x7f8adfc21150_0, 0;
    %load/vec4 v0x7f8adfc20f00_0;
    %assign/vec4 v0x7f8adfc20fe0_0, 0;
    %load/vec4 v0x7f8adfc21380_0;
    %assign/vec4 v0x7f8adfc21410_0, 0;
    %load/vec4 v0x7f8adfc211e0_0;
    %assign/vec4 v0x7f8adfc212f0_0, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_0x7f8adfc1eb20;
T_18 ;
    %wait E_0x7f8adfc1ed40;
    %load/vec4 v0x7f8adfc1eef0_0;
    %load/vec4 v0x7f8adfc1ef80_0;
    %cmp/e;
    %jmp/0xz  T_18.0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f8adfc1ee60_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f8adfc1ee60_0, 0;
T_18.1 ;
    %load/vec4 v0x7f8adfc1ee60_0;
    %load/vec4 v0x7f8adfc1eda0_0;
    %and;
    %assign/vec4 v0x7f8adfc1f030_0, 0;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x7f8adfc079e0;
T_19 ;
    %delay 25, 0;
    %load/vec4 v0x7f8adfc25490_0;
    %inv;
    %store/vec4 v0x7f8adfc25490_0, 0, 1;
    %jmp T_19;
    .thread T_19;
    .scope S_0x7f8adfc079e0;
T_20 ;
    %vpi_call 2 21 "$dumpfile", "CPU.vcd" {0 0 0};
    %vpi_call 2 22 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f8adfc25750_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f8adfc25a00_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f8adfc257e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f8adfc258b0_0, 0, 32;
T_20.0 ;
    %load/vec4 v0x7f8adfc258b0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_20.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x7f8adfc258b0_0;
    %store/vec4a v0x7f8adfc20b20, 4, 0;
    %load/vec4 v0x7f8adfc258b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f8adfc258b0_0, 0, 32;
    %jmp T_20.0;
T_20.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f8adfc258b0_0, 0, 32;
T_20.2 ;
    %load/vec4 v0x7f8adfc258b0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_20.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x7f8adfc258b0_0;
    %store/vec4a v0x7f8adfc1a760, 4, 0;
    %load/vec4 v0x7f8adfc258b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f8adfc258b0_0, 0, 32;
    %jmp T_20.2;
T_20.3 ;
    %pushi/vec4 5, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f8adfc1a760, 4, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f8adfc258b0_0, 0, 32;
T_20.4 ;
    %load/vec4 v0x7f8adfc258b0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_20.5, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x7f8adfc258b0_0;
    %store/vec4a v0x7f8adfc24ef0, 4, 0;
    %load/vec4 v0x7f8adfc258b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f8adfc258b0_0, 0, 32;
    %jmp T_20.4;
T_20.5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f8adfc1cb00_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f8adfc1e9e0_0, 0, 32;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f8adfc1cf20_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8adfc1d060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8adfc1db00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8adfc1d500_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8adfc1d1c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8adfc1d320_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f8adfc1dcb0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f8adfc1ddd0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f8adfc1e070_0, 0, 32;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x7f8adfc1df30_0, 0, 10;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7f8adfc1d780_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7f8adfc1d8a0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7f8adfc1d620_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8adfc1b510_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8adfc1b270_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8adfc1af90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8adfc1b0b0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f8adfc1acd0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f8adfc1ae10_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7f8adfc1b3c0_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8adfc215c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8adfc21150_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f8adfc20fe0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f8adfc21410_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7f8adfc212f0_0, 0, 5;
    %vpi_call 2 79 "$readmemb", "testdata_2020/instruction_1.txt", v0x7f8adfc20b20 {0 0 0};
    %vpi_func 2 83 "$fopen" 32, "output.txt" {0 0 0};
    %pushi/vec4 1, 0, 32;
    %or;
    %store/vec4 v0x7f8adfc25950_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f8adfc25490_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f8adfc25630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8adfc256c0_0, 0, 1;
    %delay 12, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8adfc25630_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f8adfc256c0_0, 0, 1;
    %end;
    .thread T_20;
    .scope S_0x7f8adfc079e0;
T_21 ;
    %wait E_0x7f8adfc19f00;
    %load/vec4 v0x7f8adfc25750_0;
    %cmpi/e 64, 0, 32;
    %jmp/0xz  T_21.0, 4;
    %vpi_call 2 98 "$finish" {0 0 0};
T_21.0 ;
    %load/vec4 v0x7f8adfc1c5c0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f8adfc19720_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0x7f8adfc25a00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f8adfc25a00_0, 0, 32;
T_21.2 ;
    %load/vec4 v0x7f8adfc1f030_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_21.4, 4;
    %load/vec4 v0x7f8adfc257e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f8adfc257e0_0, 0, 32;
T_21.4 ;
    %vpi_call 2 106 "$fdisplay", v0x7f8adfc25950_0, "cycle = %d, Start = %0d, Stall = %0d, Flush = %0d\012PC = %d", v0x7f8adfc25750_0, v0x7f8adfc256c0_0, v0x7f8adfc25a00_0, v0x7f8adfc257e0_0, v0x7f8adfc23c30_0 {0 0 0};
    %vpi_call 2 110 "$fdisplay", v0x7f8adfc25950_0, "Registers" {0 0 0};
    %vpi_call 2 111 "$fdisplay", v0x7f8adfc25950_0, "x0 = %d, x8  = %d, x16 = %d, x24 = %d", &A<v0x7f8adfc24ef0, 0>, &A<v0x7f8adfc24ef0, 8>, &A<v0x7f8adfc24ef0, 16>, &A<v0x7f8adfc24ef0, 24> {0 0 0};
    %vpi_call 2 112 "$fdisplay", v0x7f8adfc25950_0, "x1 = %d, x9  = %d, x17 = %d, x25 = %d", &A<v0x7f8adfc24ef0, 1>, &A<v0x7f8adfc24ef0, 9>, &A<v0x7f8adfc24ef0, 17>, &A<v0x7f8adfc24ef0, 25> {0 0 0};
    %vpi_call 2 113 "$fdisplay", v0x7f8adfc25950_0, "x2 = %d, x10 = %d, x18 = %d, x26 = %d", &A<v0x7f8adfc24ef0, 2>, &A<v0x7f8adfc24ef0, 10>, &A<v0x7f8adfc24ef0, 18>, &A<v0x7f8adfc24ef0, 26> {0 0 0};
    %vpi_call 2 114 "$fdisplay", v0x7f8adfc25950_0, "x3 = %d, x11 = %d, x19 = %d, x27 = %d", &A<v0x7f8adfc24ef0, 3>, &A<v0x7f8adfc24ef0, 11>, &A<v0x7f8adfc24ef0, 19>, &A<v0x7f8adfc24ef0, 27> {0 0 0};
    %vpi_call 2 115 "$fdisplay", v0x7f8adfc25950_0, "x4 = %d, x12 = %d, x20 = %d, x28 = %d", &A<v0x7f8adfc24ef0, 4>, &A<v0x7f8adfc24ef0, 12>, &A<v0x7f8adfc24ef0, 20>, &A<v0x7f8adfc24ef0, 28> {0 0 0};
    %vpi_call 2 116 "$fdisplay", v0x7f8adfc25950_0, "x5 = %d, x13 = %d, x21 = %d, x29 = %d", &A<v0x7f8adfc24ef0, 5>, &A<v0x7f8adfc24ef0, 13>, &A<v0x7f8adfc24ef0, 21>, &A<v0x7f8adfc24ef0, 29> {0 0 0};
    %vpi_call 2 117 "$fdisplay", v0x7f8adfc25950_0, "x6 = %d, x14 = %d, x22 = %d, x30 = %d", &A<v0x7f8adfc24ef0, 6>, &A<v0x7f8adfc24ef0, 14>, &A<v0x7f8adfc24ef0, 22>, &A<v0x7f8adfc24ef0, 30> {0 0 0};
    %vpi_call 2 118 "$fdisplay", v0x7f8adfc25950_0, "x7 = %d, x15 = %d, x23 = %d, x31 = %d", &A<v0x7f8adfc24ef0, 7>, &A<v0x7f8adfc24ef0, 15>, &A<v0x7f8adfc24ef0, 23>, &A<v0x7f8adfc24ef0, 31> {0 0 0};
    %vpi_call 2 137 "$fdisplay", v0x7f8adfc25950_0, "Data Memory: 0x00 = %10d", &A<v0x7f8adfc1a760, 0> {0 0 0};
    %vpi_call 2 138 "$fdisplay", v0x7f8adfc25950_0, "Data Memory: 0x04 = %10d", &A<v0x7f8adfc1a760, 1> {0 0 0};
    %vpi_call 2 139 "$fdisplay", v0x7f8adfc25950_0, "Data Memory: 0x08 = %10d", &A<v0x7f8adfc1a760, 2> {0 0 0};
    %vpi_call 2 140 "$fdisplay", v0x7f8adfc25950_0, "Data Memory: 0x0C = %10d", &A<v0x7f8adfc1a760, 3> {0 0 0};
    %vpi_call 2 141 "$fdisplay", v0x7f8adfc25950_0, "Data Memory: 0x10 = %10d", &A<v0x7f8adfc1a760, 4> {0 0 0};
    %vpi_call 2 142 "$fdisplay", v0x7f8adfc25950_0, "Data Memory: 0x14 = %10d", &A<v0x7f8adfc1a760, 5> {0 0 0};
    %vpi_call 2 143 "$fdisplay", v0x7f8adfc25950_0, "Data Memory: 0x18 = %10d", &A<v0x7f8adfc1a760, 6> {0 0 0};
    %vpi_call 2 144 "$fdisplay", v0x7f8adfc25950_0, "Data Memory: 0x1C = %10d", &A<v0x7f8adfc1a760, 7> {0 0 0};
    %vpi_call 2 146 "$fdisplay", v0x7f8adfc25950_0, "\012" {0 0 0};
    %load/vec4 v0x7f8adfc25750_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f8adfc25750_0, 0, 32;
    %jmp T_21;
    .thread T_21;
# The file index is used to find the file name in the following table.
:file_names 22;
    "N/A";
    "<interactive>";
    "testbench.v";
    "CPU.v";
    "ALU.v";
    "ALU_Control.v";
    "Adder.v";
    "Control.v";
    "Data_Memory.v";
    "EXMEM.v";
    "Forward_Unit.v";
    "Hazard_Detection.v";
    "IDEX.v";
    "IFID.v";
    "If_Branch.v";
    "Imm_Gen.v";
    "Instruction_Memory.v";
    "MEMWB.v";
    "MUX2.v";
    "MUX32.v";
    "PC.v";
    "Registers.v";
