# Generated from C:\Users\eirik\Desktop\verilog-langserver\verilog_langserver\verilog_parser/grammar/SystemVerilogSymbol.g4 by ANTLR 4.8
from antlr4 import *
if __name__ is not None and "." in __name__:
    from .SystemVerilogSymbolParser import SystemVerilogSymbolParser
else:
    from SystemVerilogSymbolParser import SystemVerilogSymbolParser

# This class defines a complete listener for a parse tree produced by SystemVerilogSymbolParser.
class SystemVerilogSymbolListener(ParseTreeListener):

    # Enter a parse tree produced by SystemVerilogSymbolParser#source.
    def enterSource(self, ctx:SystemVerilogSymbolParser.SourceContext):
        pass

    # Exit a parse tree produced by SystemVerilogSymbolParser#source.
    def exitSource(self, ctx:SystemVerilogSymbolParser.SourceContext):
        pass


    # Enter a parse tree produced by SystemVerilogSymbolParser#declaration.
    def enterDeclaration(self, ctx:SystemVerilogSymbolParser.DeclarationContext):
        pass

    # Exit a parse tree produced by SystemVerilogSymbolParser#declaration.
    def exitDeclaration(self, ctx:SystemVerilogSymbolParser.DeclarationContext):
        pass


    # Enter a parse tree produced by SystemVerilogSymbolParser#module_declaration.
    def enterModule_declaration(self, ctx:SystemVerilogSymbolParser.Module_declarationContext):
        pass

    # Exit a parse tree produced by SystemVerilogSymbolParser#module_declaration.
    def exitModule_declaration(self, ctx:SystemVerilogSymbolParser.Module_declarationContext):
        pass


    # Enter a parse tree produced by SystemVerilogSymbolParser#interface_declaration.
    def enterInterface_declaration(self, ctx:SystemVerilogSymbolParser.Interface_declarationContext):
        pass

    # Exit a parse tree produced by SystemVerilogSymbolParser#interface_declaration.
    def exitInterface_declaration(self, ctx:SystemVerilogSymbolParser.Interface_declarationContext):
        pass


    # Enter a parse tree produced by SystemVerilogSymbolParser#program_declaration.
    def enterProgram_declaration(self, ctx:SystemVerilogSymbolParser.Program_declarationContext):
        pass

    # Exit a parse tree produced by SystemVerilogSymbolParser#program_declaration.
    def exitProgram_declaration(self, ctx:SystemVerilogSymbolParser.Program_declarationContext):
        pass


    # Enter a parse tree produced by SystemVerilogSymbolParser#package_declaration.
    def enterPackage_declaration(self, ctx:SystemVerilogSymbolParser.Package_declarationContext):
        pass

    # Exit a parse tree produced by SystemVerilogSymbolParser#package_declaration.
    def exitPackage_declaration(self, ctx:SystemVerilogSymbolParser.Package_declarationContext):
        pass


    # Enter a parse tree produced by SystemVerilogSymbolParser#config_declaration.
    def enterConfig_declaration(self, ctx:SystemVerilogSymbolParser.Config_declarationContext):
        pass

    # Exit a parse tree produced by SystemVerilogSymbolParser#config_declaration.
    def exitConfig_declaration(self, ctx:SystemVerilogSymbolParser.Config_declarationContext):
        pass


    # Enter a parse tree produced by SystemVerilogSymbolParser#class_declaration.
    def enterClass_declaration(self, ctx:SystemVerilogSymbolParser.Class_declarationContext):
        pass

    # Exit a parse tree produced by SystemVerilogSymbolParser#class_declaration.
    def exitClass_declaration(self, ctx:SystemVerilogSymbolParser.Class_declarationContext):
        pass


    # Enter a parse tree produced by SystemVerilogSymbolParser#package_item.
    def enterPackage_item(self, ctx:SystemVerilogSymbolParser.Package_itemContext):
        pass

    # Exit a parse tree produced by SystemVerilogSymbolParser#package_item.
    def exitPackage_item(self, ctx:SystemVerilogSymbolParser.Package_itemContext):
        pass


    # Enter a parse tree produced by SystemVerilogSymbolParser#task_declaration.
    def enterTask_declaration(self, ctx:SystemVerilogSymbolParser.Task_declarationContext):
        pass

    # Exit a parse tree produced by SystemVerilogSymbolParser#task_declaration.
    def exitTask_declaration(self, ctx:SystemVerilogSymbolParser.Task_declarationContext):
        pass


    # Enter a parse tree produced by SystemVerilogSymbolParser#function_declaration.
    def enterFunction_declaration(self, ctx:SystemVerilogSymbolParser.Function_declarationContext):
        pass

    # Exit a parse tree produced by SystemVerilogSymbolParser#function_declaration.
    def exitFunction_declaration(self, ctx:SystemVerilogSymbolParser.Function_declarationContext):
        pass


    # Enter a parse tree produced by SystemVerilogSymbolParser#type_declaration.
    def enterType_declaration(self, ctx:SystemVerilogSymbolParser.Type_declarationContext):
        pass

    # Exit a parse tree produced by SystemVerilogSymbolParser#type_declaration.
    def exitType_declaration(self, ctx:SystemVerilogSymbolParser.Type_declarationContext):
        pass


    # Enter a parse tree produced by SystemVerilogSymbolParser#parameter_port_list.
    def enterParameter_port_list(self, ctx:SystemVerilogSymbolParser.Parameter_port_listContext):
        pass

    # Exit a parse tree produced by SystemVerilogSymbolParser#parameter_port_list.
    def exitParameter_port_list(self, ctx:SystemVerilogSymbolParser.Parameter_port_listContext):
        pass


    # Enter a parse tree produced by SystemVerilogSymbolParser#port_list.
    def enterPort_list(self, ctx:SystemVerilogSymbolParser.Port_listContext):
        pass

    # Exit a parse tree produced by SystemVerilogSymbolParser#port_list.
    def exitPort_list(self, ctx:SystemVerilogSymbolParser.Port_listContext):
        pass


    # Enter a parse tree produced by SystemVerilogSymbolParser#return_val.
    def enterReturn_val(self, ctx:SystemVerilogSymbolParser.Return_valContext):
        pass

    # Exit a parse tree produced by SystemVerilogSymbolParser#return_val.
    def exitReturn_val(self, ctx:SystemVerilogSymbolParser.Return_valContext):
        pass


    # Enter a parse tree produced by SystemVerilogSymbolParser#life_time.
    def enterLife_time(self, ctx:SystemVerilogSymbolParser.Life_timeContext):
        pass

    # Exit a parse tree produced by SystemVerilogSymbolParser#life_time.
    def exitLife_time(self, ctx:SystemVerilogSymbolParser.Life_timeContext):
        pass


    # Enter a parse tree produced by SystemVerilogSymbolParser#identifier.
    def enterIdentifier(self, ctx:SystemVerilogSymbolParser.IdentifierContext):
        pass

    # Exit a parse tree produced by SystemVerilogSymbolParser#identifier.
    def exitIdentifier(self, ctx:SystemVerilogSymbolParser.IdentifierContext):
        pass


    # Enter a parse tree produced by SystemVerilogSymbolParser#label.
    def enterLabel(self, ctx:SystemVerilogSymbolParser.LabelContext):
        pass

    # Exit a parse tree produced by SystemVerilogSymbolParser#label.
    def exitLabel(self, ctx:SystemVerilogSymbolParser.LabelContext):
        pass


    # Enter a parse tree produced by SystemVerilogSymbolParser#hierarchical_identifier.
    def enterHierarchical_identifier(self, ctx:SystemVerilogSymbolParser.Hierarchical_identifierContext):
        pass

    # Exit a parse tree produced by SystemVerilogSymbolParser#hierarchical_identifier.
    def exitHierarchical_identifier(self, ctx:SystemVerilogSymbolParser.Hierarchical_identifierContext):
        pass


    # Enter a parse tree produced by SystemVerilogSymbolParser#constant_bit_select.
    def enterConstant_bit_select(self, ctx:SystemVerilogSymbolParser.Constant_bit_selectContext):
        pass

    # Exit a parse tree produced by SystemVerilogSymbolParser#constant_bit_select.
    def exitConstant_bit_select(self, ctx:SystemVerilogSymbolParser.Constant_bit_selectContext):
        pass



del SystemVerilogSymbolParser