{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1670319863393 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670319863399 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec  6 03:44:23 2022 " "Processing started: Tue Dec  6 03:44:23 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1670319863399 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670319863399 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FinProjFin -c FinProjFin " "Command: quartus_map --read_settings_files=on --write_settings_files=off FinProjFin -c FinProjFin" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670319863399 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1670319863840 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1670319863840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finprojfin.bdf 1 1 " "Found 1 design units, including 1 entities, in source file finprojfin.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FinProjFin " "Found entity 1: FinProjFin" {  } { { "FinProjFin.bdf" "" { Schematic "U:/CPRE281/FinalProject/FinProjFin/FinProjFin.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670319868725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670319868725 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "output_files/decoder24.v " "Can't analyze file -- file output_files/decoder24.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1670319868727 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FinProjFin " "Elaborating entity \"FinProjFin\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1670319869192 ""}
{ "Warning" "WSGN_SEARCH_FILE" "sev_bit_mux.bdf 1 1 " "Using design file sev_bit_mux.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 sev_bit_mux " "Found entity 1: sev_bit_mux" {  } { { "sev_bit_mux.bdf" "" { Schematic "U:/CPRE281/FinalProject/FinProjFin/sev_bit_mux.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670319869353 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670319869353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sev_bit_mux sev_bit_mux:inst267 " "Elaborating entity \"sev_bit_mux\" for hierarchy \"sev_bit_mux:inst267\"" {  } { { "FinProjFin.bdf" "inst267" { Schematic "U:/CPRE281/FinalProject/FinProjFin/FinProjFin.bdf" { { 6344 -1184 -896 6464 "inst267" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670319869353 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "21mux 21mux.bdf " "Entity \"21mux\" obtained from \"21mux.bdf\" instead of from Quartus Prime megafunction library" {  } { { "21mux.bdf" "" { Schematic "U:/CPRE281/FinalProject/FinProjFin/21mux.bdf" { } } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1670319869461 ""}
{ "Warning" "WSGN_SEARCH_FILE" "21mux.bdf 1 1 " "Using design file 21mux.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 21mux " "Found entity 1: 21mux" {  } { { "21mux.bdf" "" { Schematic "U:/CPRE281/FinalProject/FinProjFin/21mux.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670319869461 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670319869461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "21mux sev_bit_mux:inst267\|21mux:inst " "Elaborating entity \"21mux\" for hierarchy \"sev_bit_mux:inst267\|21mux:inst\"" {  } { { "sev_bit_mux.bdf" "inst" { Schematic "U:/CPRE281/FinalProject/FinProjFin/sev_bit_mux.bdf" { { 8 424 520 104 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670319869461 ""}
{ "Warning" "WSGN_SEARCH_FILE" "finprojstep1.bdf 1 1 " "Using design file finprojstep1.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 FinProjStep1 " "Found entity 1: FinProjStep1" {  } { { "finprojstep1.bdf" "" { Schematic "U:/CPRE281/FinalProject/FinProjFin/finprojstep1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670319869606 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670319869606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FinProjStep1 FinProjStep1:inst " "Elaborating entity \"FinProjStep1\" for hierarchy \"FinProjStep1:inst\"" {  } { { "FinProjFin.bdf" "inst" { Schematic "U:/CPRE281/FinalProject/FinProjFin/FinProjFin.bdf" { { 32 288 440 224 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670319869606 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst17 " "Block or symbol \"NOT\" of instance \"inst17\" overlaps another block or symbol" {  } { { "finprojstep1.bdf" "" { Schematic "U:/CPRE281/FinalProject/FinProjFin/finprojstep1.bdf" { { 192 1024 1072 224 "inst17" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1670319869625 ""}
{ "Warning" "WSGN_SEARCH_FILE" "seven_deg_decoder.v 1 1 " "Using design file seven_deg_decoder.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 seven_deg_decoder " "Found entity 1: seven_deg_decoder" {  } { { "seven_deg_decoder.v" "" { Text "U:/CPRE281/FinalProject/FinProjFin/seven_deg_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670319869739 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670319869739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_deg_decoder FinProjStep1:inst\|seven_deg_decoder:inst1 " "Elaborating entity \"seven_deg_decoder\" for hierarchy \"FinProjStep1:inst\|seven_deg_decoder:inst1\"" {  } { { "finprojstep1.bdf" "inst1" { Schematic "U:/CPRE281/FinalProject/FinProjFin/finprojstep1.bdf" { { 264 1144 1264 440 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670319869739 ""}
{ "Warning" "WSGN_SEARCH_FILE" "clock_generator.bdf 1 1 " "Using design file clock_generator.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 clock_generator " "Found entity 1: clock_generator" {  } { { "clock_generator.bdf" "" { Schematic "U:/CPRE281/FinalProject/FinProjFin/clock_generator.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670319870492 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670319870492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_generator FinProjStep1:inst\|clock_generator:inst2003 " "Elaborating entity \"clock_generator\" for hierarchy \"FinProjStep1:inst\|clock_generator:inst2003\"" {  } { { "finprojstep1.bdf" "inst2003" { Schematic "U:/CPRE281/FinalProject/FinProjFin/finprojstep1.bdf" { { 744 440 592 808 "inst2003" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670319870492 ""}
{ "Warning" "WSGN_SEARCH_FILE" "clock_divider_1024.bdf 1 1 " "Using design file clock_divider_1024.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider_1024 " "Found entity 1: clock_divider_1024" {  } { { "clock_divider_1024.bdf" "" { Schematic "U:/CPRE281/FinalProject/FinProjFin/clock_divider_1024.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670319871458 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670319871458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider_1024 FinProjStep1:inst\|clock_generator:inst2003\|clock_divider_1024:inst8 " "Elaborating entity \"clock_divider_1024\" for hierarchy \"FinProjStep1:inst\|clock_generator:inst2003\|clock_divider_1024:inst8\"" {  } { { "clock_generator.bdf" "inst8" { Schematic "U:/CPRE281/FinalProject/FinProjFin/clock_generator.bdf" { { 208 184 336 272 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670319871459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX41 MUX41:inst6 " "Elaborating entity \"MUX41\" for hierarchy \"MUX41:inst6\"" {  } { { "FinProjFin.bdf" "inst6" { Schematic "U:/CPRE281/FinalProject/FinProjFin/FinProjFin.bdf" { { 6720 -1208 -1104 6864 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670319871695 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MUX41:inst6 " "Elaborated megafunction instantiation \"MUX41:inst6\"" {  } { { "FinProjFin.bdf" "" { Schematic "U:/CPRE281/FinalProject/FinProjFin/FinProjFin.bdf" { { 6720 -1208 -1104 6864 "inst6" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670319871718 ""}
{ "Warning" "WSGN_SEARCH_FILE" "decoder24.v 1 1 " "Using design file decoder24.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 decoder24 " "Found entity 1: decoder24" {  } { { "decoder24.v" "" { Text "U:/CPRE281/FinalProject/FinProjFin/decoder24.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670319871810 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670319871810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder24 decoder24:inst1 " "Elaborating entity \"decoder24\" for hierarchy \"decoder24:inst1\"" {  } { { "FinProjFin.bdf" "inst1" { Schematic "U:/CPRE281/FinalProject/FinProjFin/FinProjFin.bdf" { { 1848 -2512 -2376 1960 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670319871812 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "y decoder24.v(9) " "Verilog HDL Always Construct warning at decoder24.v(9): inferring latch(es) for variable \"y\", which holds its previous value in one or more paths through the always construct" {  } { { "decoder24.v" "" { Text "U:/CPRE281/FinalProject/FinProjFin/decoder24.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1670319871813 "|FinProjFin|decoder24:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[0\] decoder24.v(21) " "Inferred latch for \"y\[0\]\" at decoder24.v(21)" {  } { { "decoder24.v" "" { Text "U:/CPRE281/FinalProject/FinProjFin/decoder24.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670319871813 "|FinProjFin|decoder24:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[1\] decoder24.v(21) " "Inferred latch for \"y\[1\]\" at decoder24.v(21)" {  } { { "decoder24.v" "" { Text "U:/CPRE281/FinalProject/FinProjFin/decoder24.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670319871813 "|FinProjFin|decoder24:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[2\] decoder24.v(21) " "Inferred latch for \"y\[2\]\" at decoder24.v(21)" {  } { { "decoder24.v" "" { Text "U:/CPRE281/FinalProject/FinProjFin/decoder24.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670319871813 "|FinProjFin|decoder24:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[3\] decoder24.v(21) " "Inferred latch for \"y\[3\]\" at decoder24.v(21)" {  } { { "decoder24.v" "" { Text "U:/CPRE281/FinalProject/FinProjFin/decoder24.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670319871813 "|FinProjFin|decoder24:inst1"}
{ "Warning" "WSGN_SEARCH_FILE" "finprojt2.bdf 1 1 " "Using design file finprojt2.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 FinProjT2 " "Found entity 1: FinProjT2" {  } { { "finprojt2.bdf" "" { Schematic "U:/CPRE281/FinalProject/FinProjFin/finprojt2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670319871996 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670319871996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FinProjT2 FinProjT2:inst28 " "Elaborating entity \"FinProjT2\" for hierarchy \"FinProjT2:inst28\"" {  } { { "FinProjFin.bdf" "inst28" { Schematic "U:/CPRE281/FinalProject/FinProjFin/FinProjFin.bdf" { { 208 576 728 400 "inst28" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670319871996 ""}
{ "Warning" "WSGN_SEARCH_FILE" "minute_decoder.bdf 1 1 " "Using design file minute_decoder.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 minute_decoder " "Found entity 1: minute_decoder" {  } { { "minute_decoder.bdf" "" { Schematic "U:/CPRE281/FinalProject/FinProjFin/minute_decoder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670319872149 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670319872149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "minute_decoder minute_decoder:inst29 " "Elaborating entity \"minute_decoder\" for hierarchy \"minute_decoder:inst29\"" {  } { { "FinProjFin.bdf" "inst29" { Schematic "U:/CPRE281/FinalProject/FinProjFin/FinProjFin.bdf" { { 352 816 968 544 "inst29" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670319872151 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst17 " "Block or symbol \"NOT\" of instance \"inst17\" overlaps another block or symbol" {  } { { "minute_decoder.bdf" "" { Schematic "U:/CPRE281/FinalProject/FinProjFin/minute_decoder.bdf" { { 400 1288 1336 432 "inst17" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1670319872173 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1670319872921 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1670319873705 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670319873705 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "406 " "Implemented 406 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1670319874118 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1670319874118 ""} { "Info" "ICUT_CUT_TM_LCELLS" "371 " "Implemented 371 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1670319874118 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1670319874118 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4823 " "Peak virtual memory: 4823 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1670319874233 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec  6 03:44:34 2022 " "Processing ended: Tue Dec  6 03:44:34 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1670319874233 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1670319874233 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1670319874233 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1670319874233 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1670319875932 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670319875937 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec  6 03:44:35 2022 " "Processing started: Tue Dec  6 03:44:35 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1670319875937 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1670319875937 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off FinProjFin -c FinProjFin " "Command: quartus_fit --read_settings_files=off --write_settings_files=off FinProjFin -c FinProjFin" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1670319875937 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1670319875992 ""}
{ "Info" "0" "" "Project  = FinProjFin" {  } {  } 0 0 "Project  = FinProjFin" 0 0 "Fitter" 0 0 1670319875992 ""}
{ "Info" "0" "" "Revision = FinProjFin" {  } {  } 0 0 "Revision = FinProjFin" 0 0 "Fitter" 0 0 1670319875992 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1670319876199 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1670319876206 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "FinProjFin EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"FinProjFin\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1670319876346 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1670319876374 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1670319876374 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1670319876579 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1670319876685 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1670319876685 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1670319876685 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1670319876685 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1670319876685 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1670319876685 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1670319876685 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1670319876685 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1670319876685 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1670319876685 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "U:/CPRE281/FinalProject/FinProjFin/" { { 0 { 0 ""} 0 813 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1670319876687 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "U:/CPRE281/FinalProject/FinProjFin/" { { 0 { 0 ""} 0 815 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1670319876687 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "U:/CPRE281/FinalProject/FinProjFin/" { { 0 { 0 ""} 0 817 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1670319876687 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "U:/CPRE281/FinalProject/FinProjFin/" { { 0 { 0 ""} 0 819 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1670319876687 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/intelfpga/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "U:/CPRE281/FinalProject/FinProjFin/" { { 0 { 0 ""} 0 821 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1670319876687 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1670319876687 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1670319876689 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "FinProjFin.sdc " "Synopsys Design Constraints File file not found: 'FinProjFin.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1670319877282 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1670319877282 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1670319877286 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1670319877287 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1670319877289 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Clock~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node Clock~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1670319877311 ""}  } { { "FinProjFin.bdf" "" { Schematic "U:/CPRE281/FinalProject/FinProjFin/FinProjFin.bdf" { { 88 24 192 104 "Clock" "" } } } } { "temporary_test_loc" "" { Generic "U:/CPRE281/FinalProject/FinProjFin/" { { 0 { 0 ""} 0 808 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1670319877311 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock_generator:inst146\|inst5  " "Automatically promoted node clock_generator:inst146\|inst5 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1670319877311 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clock_generator:inst146\|inst5~0 " "Destination node clock_generator:inst146\|inst5~0" {  } { { "clock_generator.bdf" "" { Schematic "U:/CPRE281/FinalProject/FinProjFin/clock_generator.bdf" { { 336 608 672 416 "inst5" "" } } } } { "temporary_test_loc" "" { Generic "U:/CPRE281/FinalProject/FinProjFin/" { { 0 { 0 ""} 0 673 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1670319877311 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1670319877311 ""}  } { { "clock_generator.bdf" "" { Schematic "U:/CPRE281/FinalProject/FinProjFin/clock_generator.bdf" { { 336 608 672 416 "inst5" "" } } } } { "temporary_test_loc" "" { Generic "U:/CPRE281/FinalProject/FinProjFin/" { { 0 { 0 ""} 0 463 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1670319877311 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock_generator:inst206\|inst5  " "Automatically promoted node clock_generator:inst206\|inst5 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1670319877312 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clock_generator:inst206\|inst5~0 " "Destination node clock_generator:inst206\|inst5~0" {  } { { "clock_generator.bdf" "" { Schematic "U:/CPRE281/FinalProject/FinProjFin/clock_generator.bdf" { { 336 608 672 416 "inst5" "" } } } } { "temporary_test_loc" "" { Generic "U:/CPRE281/FinalProject/FinProjFin/" { { 0 { 0 ""} 0 674 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1670319877312 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1670319877312 ""}  } { { "clock_generator.bdf" "" { Schematic "U:/CPRE281/FinalProject/FinProjFin/clock_generator.bdf" { { 336 608 672 416 "inst5" "" } } } } { "temporary_test_loc" "" { Generic "U:/CPRE281/FinalProject/FinProjFin/" { { 0 { 0 ""} 0 521 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1670319877312 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock_generator:inst266\|inst5  " "Automatically promoted node clock_generator:inst266\|inst5 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1670319877313 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clock_generator:inst266\|inst5~0 " "Destination node clock_generator:inst266\|inst5~0" {  } { { "clock_generator.bdf" "" { Schematic "U:/CPRE281/FinalProject/FinProjFin/clock_generator.bdf" { { 336 608 672 416 "inst5" "" } } } } { "temporary_test_loc" "" { Generic "U:/CPRE281/FinalProject/FinProjFin/" { { 0 { 0 ""} 0 676 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1670319877313 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1670319877313 ""}  } { { "clock_generator.bdf" "" { Schematic "U:/CPRE281/FinalProject/FinProjFin/clock_generator.bdf" { { 336 608 672 416 "inst5" "" } } } } { "temporary_test_loc" "" { Generic "U:/CPRE281/FinalProject/FinProjFin/" { { 0 { 0 ""} 0 502 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1670319877313 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock_generator:inst89\|inst5  " "Automatically promoted node clock_generator:inst89\|inst5 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1670319877313 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clock_generator:inst89\|inst5~0 " "Destination node clock_generator:inst89\|inst5~0" {  } { { "clock_generator.bdf" "" { Schematic "U:/CPRE281/FinalProject/FinProjFin/clock_generator.bdf" { { 336 608 672 416 "inst5" "" } } } } { "temporary_test_loc" "" { Generic "U:/CPRE281/FinalProject/FinProjFin/" { { 0 { 0 ""} 0 675 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1670319877313 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1670319877313 ""}  } { { "clock_generator.bdf" "" { Schematic "U:/CPRE281/FinalProject/FinProjFin/clock_generator.bdf" { { 336 608 672 416 "inst5" "" } } } } { "temporary_test_loc" "" { Generic "U:/CPRE281/FinalProject/FinProjFin/" { { 0 { 0 ""} 0 483 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1670319877313 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock_generator:inst146\|clock_divider_1024:inst\|inst10  " "Automatically promoted node clock_generator:inst146\|clock_divider_1024:inst\|inst10 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1670319877313 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clock_generator:inst146\|clock_divider_1024:inst\|inst10~0 " "Destination node clock_generator:inst146\|clock_divider_1024:inst\|inst10~0" {  } { { "clock_divider_1024.bdf" "" { Schematic "U:/CPRE281/FinalProject/FinProjFin/clock_divider_1024.bdf" { { 248 872 936 328 "inst10" "" } } } } { "temporary_test_loc" "" { Generic "U:/CPRE281/FinalProject/FinProjFin/" { { 0 { 0 ""} 0 765 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1670319877313 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1670319877313 ""}  } { { "clock_divider_1024.bdf" "" { Schematic "U:/CPRE281/FinalProject/FinProjFin/clock_divider_1024.bdf" { { 248 872 936 328 "inst10" "" } } } } { "temporary_test_loc" "" { Generic "U:/CPRE281/FinalProject/FinProjFin/" { { 0 { 0 ""} 0 448 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1670319877313 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock_generator:inst206\|clock_divider_1024:inst\|inst10  " "Automatically promoted node clock_generator:inst206\|clock_divider_1024:inst\|inst10 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1670319877315 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clock_generator:inst206\|clock_divider_1024:inst\|inst10~0 " "Destination node clock_generator:inst206\|clock_divider_1024:inst\|inst10~0" {  } { { "clock_divider_1024.bdf" "" { Schematic "U:/CPRE281/FinalProject/FinProjFin/clock_divider_1024.bdf" { { 248 872 936 328 "inst10" "" } } } } { "temporary_test_loc" "" { Generic "U:/CPRE281/FinalProject/FinProjFin/" { { 0 { 0 ""} 0 767 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1670319877315 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1670319877315 ""}  } { { "clock_divider_1024.bdf" "" { Schematic "U:/CPRE281/FinalProject/FinProjFin/clock_divider_1024.bdf" { { 248 872 936 328 "inst10" "" } } } } { "temporary_test_loc" "" { Generic "U:/CPRE281/FinalProject/FinProjFin/" { { 0 { 0 ""} 0 508 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1670319877315 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock_generator:inst266\|clock_divider_1024:inst\|inst10  " "Automatically promoted node clock_generator:inst266\|clock_divider_1024:inst\|inst10 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1670319877315 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clock_generator:inst266\|clock_divider_1024:inst\|inst10~0 " "Destination node clock_generator:inst266\|clock_divider_1024:inst\|inst10~0" {  } { { "clock_divider_1024.bdf" "" { Schematic "U:/CPRE281/FinalProject/FinProjFin/clock_divider_1024.bdf" { { 248 872 936 328 "inst10" "" } } } } { "temporary_test_loc" "" { Generic "U:/CPRE281/FinalProject/FinProjFin/" { { 0 { 0 ""} 0 771 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1670319877315 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1670319877315 ""}  } { { "clock_divider_1024.bdf" "" { Schematic "U:/CPRE281/FinalProject/FinProjFin/clock_divider_1024.bdf" { { 248 872 936 328 "inst10" "" } } } } { "temporary_test_loc" "" { Generic "U:/CPRE281/FinalProject/FinProjFin/" { { 0 { 0 ""} 0 489 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1670319877315 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock_generator:inst89\|clock_divider_1024:inst\|inst10  " "Automatically promoted node clock_generator:inst89\|clock_divider_1024:inst\|inst10 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1670319877317 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clock_generator:inst89\|clock_divider_1024:inst\|inst10~0 " "Destination node clock_generator:inst89\|clock_divider_1024:inst\|inst10~0" {  } { { "clock_divider_1024.bdf" "" { Schematic "U:/CPRE281/FinalProject/FinProjFin/clock_divider_1024.bdf" { { 248 872 936 328 "inst10" "" } } } } { "temporary_test_loc" "" { Generic "U:/CPRE281/FinalProject/FinProjFin/" { { 0 { 0 ""} 0 769 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1670319877317 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1670319877317 ""}  } { { "clock_divider_1024.bdf" "" { Schematic "U:/CPRE281/FinalProject/FinProjFin/clock_divider_1024.bdf" { { 248 872 936 328 "inst10" "" } } } } { "temporary_test_loc" "" { Generic "U:/CPRE281/FinalProject/FinProjFin/" { { 0 { 0 ""} 0 469 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1670319877317 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "FinProjStep1:inst\|clock_generator:inst2003\|clock_divider_1024:inst\|inst10  " "Automatically promoted node FinProjStep1:inst\|clock_generator:inst2003\|clock_divider_1024:inst\|inst10 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1670319877317 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FinProjStep1:inst\|clock_generator:inst2003\|clock_divider_1024:inst\|inst10~0 " "Destination node FinProjStep1:inst\|clock_generator:inst2003\|clock_divider_1024:inst\|inst10~0" {  } { { "clock_divider_1024.bdf" "" { Schematic "U:/CPRE281/FinalProject/FinProjFin/clock_divider_1024.bdf" { { 248 872 936 328 "inst10" "" } } } } { "temporary_test_loc" "" { Generic "U:/CPRE281/FinalProject/FinProjFin/" { { 0 { 0 ""} 0 746 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1670319877317 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1670319877317 ""}  } { { "clock_divider_1024.bdf" "" { Schematic "U:/CPRE281/FinalProject/FinProjFin/clock_divider_1024.bdf" { { 248 872 936 328 "inst10" "" } } } } { "temporary_test_loc" "" { Generic "U:/CPRE281/FinalProject/FinProjFin/" { { 0 { 0 ""} 0 527 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1670319877317 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock_generator:inst146\|clock_divider_1024:inst8\|inst10  " "Automatically promoted node clock_generator:inst146\|clock_divider_1024:inst8\|inst10 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1670319877318 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clock_generator:inst146\|clock_divider_1024:inst8\|inst10~0 " "Destination node clock_generator:inst146\|clock_divider_1024:inst8\|inst10~0" {  } { { "clock_divider_1024.bdf" "" { Schematic "U:/CPRE281/FinalProject/FinProjFin/clock_divider_1024.bdf" { { 248 872 936 328 "inst10" "" } } } } { "temporary_test_loc" "" { Generic "U:/CPRE281/FinalProject/FinProjFin/" { { 0 { 0 ""} 0 681 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1670319877318 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1670319877318 ""}  } { { "clock_divider_1024.bdf" "" { Schematic "U:/CPRE281/FinalProject/FinProjFin/clock_divider_1024.bdf" { { 248 872 936 328 "inst10" "" } } } } { "temporary_test_loc" "" { Generic "U:/CPRE281/FinalProject/FinProjFin/" { { 0 { 0 ""} 0 451 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1670319877318 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock_generator:inst206\|clock_divider_1024:inst8\|inst10  " "Automatically promoted node clock_generator:inst206\|clock_divider_1024:inst8\|inst10 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1670319877318 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clock_generator:inst206\|clock_divider_1024:inst8\|inst10~0 " "Destination node clock_generator:inst206\|clock_divider_1024:inst8\|inst10~0" {  } { { "clock_divider_1024.bdf" "" { Schematic "U:/CPRE281/FinalProject/FinProjFin/clock_divider_1024.bdf" { { 248 872 936 328 "inst10" "" } } } } { "temporary_test_loc" "" { Generic "U:/CPRE281/FinalProject/FinProjFin/" { { 0 { 0 ""} 0 685 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1670319877318 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1670319877318 ""}  } { { "clock_divider_1024.bdf" "" { Schematic "U:/CPRE281/FinalProject/FinProjFin/clock_divider_1024.bdf" { { 248 872 936 328 "inst10" "" } } } } { "temporary_test_loc" "" { Generic "U:/CPRE281/FinalProject/FinProjFin/" { { 0 { 0 ""} 0 509 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1670319877318 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock_generator:inst266\|clock_divider_1024:inst8\|inst10  " "Automatically promoted node clock_generator:inst266\|clock_divider_1024:inst8\|inst10 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1670319877318 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clock_generator:inst266\|clock_divider_1024:inst8\|inst10~0 " "Destination node clock_generator:inst266\|clock_divider_1024:inst8\|inst10~0" {  } { { "clock_divider_1024.bdf" "" { Schematic "U:/CPRE281/FinalProject/FinProjFin/clock_divider_1024.bdf" { { 248 872 936 328 "inst10" "" } } } } { "temporary_test_loc" "" { Generic "U:/CPRE281/FinalProject/FinProjFin/" { { 0 { 0 ""} 0 693 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1670319877318 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1670319877318 ""}  } { { "clock_divider_1024.bdf" "" { Schematic "U:/CPRE281/FinalProject/FinProjFin/clock_divider_1024.bdf" { { 248 872 936 328 "inst10" "" } } } } { "temporary_test_loc" "" { Generic "U:/CPRE281/FinalProject/FinProjFin/" { { 0 { 0 ""} 0 490 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1670319877318 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock_generator:inst89\|clock_divider_1024:inst8\|inst10  " "Automatically promoted node clock_generator:inst89\|clock_divider_1024:inst8\|inst10 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1670319877320 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clock_generator:inst89\|clock_divider_1024:inst8\|inst10~0 " "Destination node clock_generator:inst89\|clock_divider_1024:inst8\|inst10~0" {  } { { "clock_divider_1024.bdf" "" { Schematic "U:/CPRE281/FinalProject/FinProjFin/clock_divider_1024.bdf" { { 248 872 936 328 "inst10" "" } } } } { "temporary_test_loc" "" { Generic "U:/CPRE281/FinalProject/FinProjFin/" { { 0 { 0 ""} 0 689 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1670319877320 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1670319877320 ""}  } { { "clock_divider_1024.bdf" "" { Schematic "U:/CPRE281/FinalProject/FinProjFin/clock_divider_1024.bdf" { { 248 872 936 328 "inst10" "" } } } } { "temporary_test_loc" "" { Generic "U:/CPRE281/FinalProject/FinProjFin/" { { 0 { 0 ""} 0 471 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1670319877320 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "FinProjStep1:inst\|clock_generator:inst2003\|clock_divider_1024:inst8\|inst10  " "Automatically promoted node FinProjStep1:inst\|clock_generator:inst2003\|clock_divider_1024:inst8\|inst10 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1670319877320 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FinProjStep1:inst\|clock_generator:inst2003\|clock_divider_1024:inst8\|inst10~0 " "Destination node FinProjStep1:inst\|clock_generator:inst2003\|clock_divider_1024:inst8\|inst10~0" {  } { { "clock_divider_1024.bdf" "" { Schematic "U:/CPRE281/FinalProject/FinProjFin/clock_divider_1024.bdf" { { 248 872 936 328 "inst10" "" } } } } { "temporary_test_loc" "" { Generic "U:/CPRE281/FinalProject/FinProjFin/" { { 0 { 0 ""} 0 697 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1670319877320 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1670319877320 ""}  } { { "clock_divider_1024.bdf" "" { Schematic "U:/CPRE281/FinalProject/FinProjFin/clock_divider_1024.bdf" { { 248 872 936 328 "inst10" "" } } } } { "temporary_test_loc" "" { Generic "U:/CPRE281/FinalProject/FinProjFin/" { { 0 { 0 ""} 0 254 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1670319877320 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "minute_decoder:inst29\|inst14  " "Automatically promoted node minute_decoder:inst29\|inst14 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1670319877321 ""}  } { { "minute_decoder.bdf" "" { Schematic "U:/CPRE281/FinalProject/FinProjFin/minute_decoder.bdf" { { 336 1504 1568 416 "inst14" "" } } } } { "temporary_test_loc" "" { Generic "U:/CPRE281/FinalProject/FinProjFin/" { { 0 { 0 ""} 0 241 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1670319877321 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1670319877650 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1670319877650 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1670319877650 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1670319877651 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1670319877651 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1670319877652 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1670319877652 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1670319877652 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1670319877652 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1670319877653 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1670319877653 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1670319877704 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1670319877739 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1670319878909 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1670319879010 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1670319879033 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1670319882106 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1670319882107 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1670319882415 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X104_Y0 X115_Y11 " "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X104_Y0 to location X115_Y11" {  } { { "loc" "" { Generic "U:/CPRE281/FinalProject/FinProjFin/" { { 1 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X104_Y0 to location X115_Y11"} { { 12 { 0 ""} 104 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1670319884057 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1670319884057 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1670319885092 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1670319885092 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1670319885094 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.49 " "Total time spent on timing analysis during the Fitter is 0.49 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1670319885318 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1670319885326 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1670319885506 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1670319885506 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1670319885666 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1670319885904 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "U:/CPRE281/FinalProject/FinProjFin/output_files/FinProjFin.fit.smsg " "Generated suppressed messages file U:/CPRE281/FinalProject/FinProjFin/output_files/FinProjFin.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1670319886330 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6077 " "Peak virtual memory: 6077 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1670319887391 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec  6 03:44:47 2022 " "Processing ended: Tue Dec  6 03:44:47 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1670319887391 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1670319887391 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1670319887391 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1670319887391 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1670319890276 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670319890282 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec  6 03:44:49 2022 " "Processing started: Tue Dec  6 03:44:49 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1670319890282 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1670319890282 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off FinProjFin -c FinProjFin " "Command: quartus_asm --read_settings_files=off --write_settings_files=off FinProjFin -c FinProjFin" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1670319890282 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1670319890628 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1670319891853 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1670319891935 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4735 " "Peak virtual memory: 4735 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1670319893179 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec  6 03:44:53 2022 " "Processing ended: Tue Dec  6 03:44:53 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1670319893179 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1670319893179 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1670319893179 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1670319893179 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1670319893987 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1670319894624 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670319894629 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec  6 03:44:54 2022 " "Processing started: Tue Dec  6 03:44:54 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1670319894629 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1670319894629 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta FinProjFin -c FinProjFin " "Command: quartus_sta FinProjFin -c FinProjFin" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1670319894629 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1670319894686 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1670319894923 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1670319894923 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670319894950 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670319894950 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "FinProjFin.sdc " "Synopsys Design Constraints File file not found: 'FinProjFin.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1670319895358 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1670319895358 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_generator:inst146\|inst5 clock_generator:inst146\|inst5 " "create_clock -period 1.000 -name clock_generator:inst146\|inst5 clock_generator:inst146\|inst5" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1670319895359 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name FinProjStep1:inst\|clock_generator:inst2003\|inst5 FinProjStep1:inst\|clock_generator:inst2003\|inst5 " "create_clock -period 1.000 -name FinProjStep1:inst\|clock_generator:inst2003\|inst5 FinProjStep1:inst\|clock_generator:inst2003\|inst5" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1670319895359 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name FinProjStep1:inst\|clock_generator:inst2003\|clock_divider_1024:inst8\|inst10 FinProjStep1:inst\|clock_generator:inst2003\|clock_divider_1024:inst8\|inst10 " "create_clock -period 1.000 -name FinProjStep1:inst\|clock_generator:inst2003\|clock_divider_1024:inst8\|inst10 FinProjStep1:inst\|clock_generator:inst2003\|clock_divider_1024:inst8\|inst10" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1670319895359 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name FinProjStep1:inst\|clock_generator:inst2003\|clock_divider_1024:inst\|inst10 FinProjStep1:inst\|clock_generator:inst2003\|clock_divider_1024:inst\|inst10 " "create_clock -period 1.000 -name FinProjStep1:inst\|clock_generator:inst2003\|clock_divider_1024:inst\|inst10 FinProjStep1:inst\|clock_generator:inst2003\|clock_divider_1024:inst\|inst10" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1670319895359 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Clock Clock " "create_clock -period 1.000 -name Clock Clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1670319895359 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_generator:inst146\|clock_divider_1024:inst8\|inst10 clock_generator:inst146\|clock_divider_1024:inst8\|inst10 " "create_clock -period 1.000 -name clock_generator:inst146\|clock_divider_1024:inst8\|inst10 clock_generator:inst146\|clock_divider_1024:inst8\|inst10" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1670319895359 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_generator:inst146\|clock_divider_1024:inst\|inst10 clock_generator:inst146\|clock_divider_1024:inst\|inst10 " "create_clock -period 1.000 -name clock_generator:inst146\|clock_divider_1024:inst\|inst10 clock_generator:inst146\|clock_divider_1024:inst\|inst10" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1670319895359 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_generator:inst206\|inst5 clock_generator:inst206\|inst5 " "create_clock -period 1.000 -name clock_generator:inst206\|inst5 clock_generator:inst206\|inst5" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1670319895359 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_generator:inst206\|clock_divider_1024:inst8\|inst10 clock_generator:inst206\|clock_divider_1024:inst8\|inst10 " "create_clock -period 1.000 -name clock_generator:inst206\|clock_divider_1024:inst8\|inst10 clock_generator:inst206\|clock_divider_1024:inst8\|inst10" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1670319895359 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_generator:inst206\|clock_divider_1024:inst\|inst10 clock_generator:inst206\|clock_divider_1024:inst\|inst10 " "create_clock -period 1.000 -name clock_generator:inst206\|clock_divider_1024:inst\|inst10 clock_generator:inst206\|clock_divider_1024:inst\|inst10" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1670319895359 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_generator:inst89\|inst5 clock_generator:inst89\|inst5 " "create_clock -period 1.000 -name clock_generator:inst89\|inst5 clock_generator:inst89\|inst5" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1670319895359 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_generator:inst89\|clock_divider_1024:inst8\|inst10 clock_generator:inst89\|clock_divider_1024:inst8\|inst10 " "create_clock -period 1.000 -name clock_generator:inst89\|clock_divider_1024:inst8\|inst10 clock_generator:inst89\|clock_divider_1024:inst8\|inst10" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1670319895359 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_generator:inst89\|clock_divider_1024:inst\|inst10 clock_generator:inst89\|clock_divider_1024:inst\|inst10 " "create_clock -period 1.000 -name clock_generator:inst89\|clock_divider_1024:inst\|inst10 clock_generator:inst89\|clock_divider_1024:inst\|inst10" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1670319895359 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_generator:inst266\|inst5 clock_generator:inst266\|inst5 " "create_clock -period 1.000 -name clock_generator:inst266\|inst5 clock_generator:inst266\|inst5" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1670319895359 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_generator:inst266\|clock_divider_1024:inst8\|inst10 clock_generator:inst266\|clock_divider_1024:inst8\|inst10 " "create_clock -period 1.000 -name clock_generator:inst266\|clock_divider_1024:inst8\|inst10 clock_generator:inst266\|clock_divider_1024:inst8\|inst10" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1670319895359 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_generator:inst266\|clock_divider_1024:inst\|inst10 clock_generator:inst266\|clock_divider_1024:inst\|inst10 " "create_clock -period 1.000 -name clock_generator:inst266\|clock_divider_1024:inst\|inst10 clock_generator:inst266\|clock_divider_1024:inst\|inst10" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1670319895359 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name FinProjStep1:inst\|inst FinProjStep1:inst\|inst " "create_clock -period 1.000 -name FinProjStep1:inst\|inst FinProjStep1:inst\|inst" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1670319895359 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name FinProjT2:inst28\|inst FinProjT2:inst28\|inst " "create_clock -period 1.000 -name FinProjT2:inst28\|inst FinProjT2:inst28\|inst" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1670319895359 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name minute_decoder:inst29\|inst minute_decoder:inst29\|inst " "create_clock -period 1.000 -name minute_decoder:inst29\|inst minute_decoder:inst29\|inst" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1670319895359 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1670319895359 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1670319895365 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1670319895367 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1670319895368 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1670319895490 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1670319895562 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1670319895562 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.573 " "Worst-case setup slack is -3.573" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670319895593 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670319895593 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.573             -51.294 clock_generator:inst266\|inst5  " "   -3.573             -51.294 clock_generator:inst266\|inst5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670319895593 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.400             -54.079 clock_generator:inst89\|inst5  " "   -3.400             -54.079 clock_generator:inst89\|inst5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670319895593 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.049             -48.838 clock_generator:inst206\|inst5  " "   -3.049             -48.838 clock_generator:inst206\|inst5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670319895593 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.941             -48.461 clock_generator:inst146\|inst5  " "   -2.941             -48.461 clock_generator:inst146\|inst5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670319895593 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.501             -14.502 Clock  " "   -2.501             -14.502 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670319895593 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.359              -7.638 clock_generator:inst89\|clock_divider_1024:inst\|inst10  " "   -2.359              -7.638 clock_generator:inst89\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670319895593 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.340              -6.800 clock_generator:inst266\|clock_divider_1024:inst\|inst10  " "   -2.340              -6.800 clock_generator:inst266\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670319895593 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.334              -6.522 clock_generator:inst146\|clock_divider_1024:inst\|inst10  " "   -2.334              -6.522 clock_generator:inst146\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670319895593 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.278              -6.701 FinProjStep1:inst\|clock_generator:inst2003\|clock_divider_1024:inst\|inst10  " "   -2.278              -6.701 FinProjStep1:inst\|clock_generator:inst2003\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670319895593 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.242              -7.201 clock_generator:inst206\|clock_divider_1024:inst\|inst10  " "   -2.242              -7.201 clock_generator:inst206\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670319895593 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.003              -2.584 clock_generator:inst206\|clock_divider_1024:inst8\|inst10  " "   -2.003              -2.584 clock_generator:inst206\|clock_divider_1024:inst8\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670319895593 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.940              -2.660 clock_generator:inst146\|clock_divider_1024:inst8\|inst10  " "   -1.940              -2.660 clock_generator:inst146\|clock_divider_1024:inst8\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670319895593 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.874              -2.718 FinProjStep1:inst\|clock_generator:inst2003\|clock_divider_1024:inst8\|inst10  " "   -1.874              -2.718 FinProjStep1:inst\|clock_generator:inst2003\|clock_divider_1024:inst8\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670319895593 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.858              -2.601 clock_generator:inst89\|clock_divider_1024:inst8\|inst10  " "   -1.858              -2.601 clock_generator:inst89\|clock_divider_1024:inst8\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670319895593 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.805              -2.547 clock_generator:inst266\|clock_divider_1024:inst8\|inst10  " "   -1.805              -2.547 clock_generator:inst266\|clock_divider_1024:inst8\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670319895593 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.158              -3.525 FinProjStep1:inst\|clock_generator:inst2003\|inst5  " "   -1.158              -3.525 FinProjStep1:inst\|clock_generator:inst2003\|inst5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670319895593 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.030              -2.778 FinProjStep1:inst\|inst  " "   -1.030              -2.778 FinProjStep1:inst\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670319895593 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.009              -2.916 FinProjT2:inst28\|inst  " "   -1.009              -2.916 FinProjT2:inst28\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670319895593 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.606              -0.932 minute_decoder:inst29\|inst  " "   -0.606              -0.932 minute_decoder:inst29\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670319895593 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670319895593 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.233 " "Worst-case hold slack is -0.233" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670319895627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670319895627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.233              -0.662 FinProjT2:inst28\|inst  " "   -0.233              -0.662 FinProjT2:inst28\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670319895627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.053              -0.053 FinProjStep1:inst\|inst  " "   -0.053              -0.053 FinProjStep1:inst\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670319895627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401               0.000 FinProjStep1:inst\|clock_generator:inst2003\|clock_divider_1024:inst\|inst10  " "    0.401               0.000 FinProjStep1:inst\|clock_generator:inst2003\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670319895627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401               0.000 clock_generator:inst206\|clock_divider_1024:inst8\|inst10  " "    0.401               0.000 clock_generator:inst206\|clock_divider_1024:inst8\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670319895627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 Clock  " "    0.402               0.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670319895627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 FinProjStep1:inst\|clock_generator:inst2003\|clock_divider_1024:inst8\|inst10  " "    0.402               0.000 FinProjStep1:inst\|clock_generator:inst2003\|clock_divider_1024:inst8\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670319895627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 clock_generator:inst146\|clock_divider_1024:inst8\|inst10  " "    0.402               0.000 clock_generator:inst146\|clock_divider_1024:inst8\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670319895627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 clock_generator:inst146\|clock_divider_1024:inst\|inst10  " "    0.402               0.000 clock_generator:inst146\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670319895627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 clock_generator:inst206\|clock_divider_1024:inst\|inst10  " "    0.402               0.000 clock_generator:inst206\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670319895627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 clock_generator:inst266\|clock_divider_1024:inst8\|inst10  " "    0.402               0.000 clock_generator:inst266\|clock_divider_1024:inst8\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670319895627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 clock_generator:inst266\|clock_divider_1024:inst\|inst10  " "    0.402               0.000 clock_generator:inst266\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670319895627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 clock_generator:inst89\|clock_divider_1024:inst8\|inst10  " "    0.402               0.000 clock_generator:inst89\|clock_divider_1024:inst8\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670319895627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 clock_generator:inst89\|clock_divider_1024:inst\|inst10  " "    0.402               0.000 clock_generator:inst89\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670319895627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 minute_decoder:inst29\|inst  " "    0.403               0.000 minute_decoder:inst29\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670319895627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.440               0.000 FinProjStep1:inst\|clock_generator:inst2003\|inst5  " "    0.440               0.000 FinProjStep1:inst\|clock_generator:inst2003\|inst5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670319895627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.734               0.000 clock_generator:inst146\|inst5  " "    0.734               0.000 clock_generator:inst146\|inst5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670319895627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.803               0.000 clock_generator:inst206\|inst5  " "    0.803               0.000 clock_generator:inst206\|inst5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670319895627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.857               0.000 clock_generator:inst266\|inst5  " "    0.857               0.000 clock_generator:inst266\|inst5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670319895627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.865               0.000 clock_generator:inst89\|inst5  " "    0.865               0.000 clock_generator:inst89\|inst5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670319895627 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670319895627 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.928 " "Worst-case recovery slack is -1.928" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670319895656 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670319895656 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.928              -7.681 FinProjT2:inst28\|inst  " "   -1.928              -7.681 FinProjT2:inst28\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670319895656 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.749              -6.915 FinProjStep1:inst\|inst  " "   -1.749              -6.915 FinProjStep1:inst\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670319895656 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.670              -6.650 FinProjStep1:inst\|clock_generator:inst2003\|inst5  " "   -1.670              -6.650 FinProjStep1:inst\|clock_generator:inst2003\|inst5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670319895656 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.576              -6.304 minute_decoder:inst29\|inst  " "   -1.576              -6.304 minute_decoder:inst29\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670319895656 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670319895656 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.086 " "Worst-case removal slack is 0.086" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670319895687 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670319895687 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.086               0.000 FinProjStep1:inst\|inst  " "    0.086               0.000 FinProjStep1:inst\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670319895687 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.135               0.000 FinProjT2:inst28\|inst  " "    0.135               0.000 FinProjT2:inst28\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670319895687 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.392               0.000 FinProjStep1:inst\|clock_generator:inst2003\|inst5  " "    0.392               0.000 FinProjStep1:inst\|clock_generator:inst2003\|inst5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670319895687 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.773               0.000 minute_decoder:inst29\|inst  " "    1.773               0.000 minute_decoder:inst29\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670319895687 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670319895687 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670319895715 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670319895715 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -20.990 Clock  " "   -3.000             -20.990 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670319895715 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -35.980 clock_generator:inst146\|inst5  " "   -1.285             -35.980 clock_generator:inst146\|inst5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670319895715 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -35.980 clock_generator:inst206\|inst5  " "   -1.285             -35.980 clock_generator:inst206\|inst5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670319895715 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -35.980 clock_generator:inst266\|inst5  " "   -1.285             -35.980 clock_generator:inst266\|inst5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670319895715 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -35.980 clock_generator:inst89\|inst5  " "   -1.285             -35.980 clock_generator:inst89\|inst5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670319895715 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -12.850 FinProjStep1:inst\|clock_generator:inst2003\|clock_divider_1024:inst\|inst10  " "   -1.285             -12.850 FinProjStep1:inst\|clock_generator:inst2003\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670319895715 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -12.850 clock_generator:inst146\|clock_divider_1024:inst\|inst10  " "   -1.285             -12.850 clock_generator:inst146\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670319895715 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -12.850 clock_generator:inst206\|clock_divider_1024:inst\|inst10  " "   -1.285             -12.850 clock_generator:inst206\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670319895715 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -12.850 clock_generator:inst266\|clock_divider_1024:inst\|inst10  " "   -1.285             -12.850 clock_generator:inst266\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670319895715 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -12.850 clock_generator:inst89\|clock_divider_1024:inst\|inst10  " "   -1.285             -12.850 clock_generator:inst89\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670319895715 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -6.425 FinProjStep1:inst\|clock_generator:inst2003\|clock_divider_1024:inst8\|inst10  " "   -1.285              -6.425 FinProjStep1:inst\|clock_generator:inst2003\|clock_divider_1024:inst8\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670319895715 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -6.425 clock_generator:inst146\|clock_divider_1024:inst8\|inst10  " "   -1.285              -6.425 clock_generator:inst146\|clock_divider_1024:inst8\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670319895715 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -6.425 clock_generator:inst206\|clock_divider_1024:inst8\|inst10  " "   -1.285              -6.425 clock_generator:inst206\|clock_divider_1024:inst8\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670319895715 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -6.425 clock_generator:inst266\|clock_divider_1024:inst8\|inst10  " "   -1.285              -6.425 clock_generator:inst266\|clock_divider_1024:inst8\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670319895715 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -6.425 clock_generator:inst89\|clock_divider_1024:inst8\|inst10  " "   -1.285              -6.425 clock_generator:inst89\|clock_divider_1024:inst8\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670319895715 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -5.140 FinProjStep1:inst\|clock_generator:inst2003\|inst5  " "   -1.285              -5.140 FinProjStep1:inst\|clock_generator:inst2003\|inst5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670319895715 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -5.140 FinProjStep1:inst\|inst  " "   -1.285              -5.140 FinProjStep1:inst\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670319895715 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -5.140 FinProjT2:inst28\|inst  " "   -1.285              -5.140 FinProjT2:inst28\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670319895715 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -5.140 minute_decoder:inst29\|inst  " "   -1.285              -5.140 minute_decoder:inst29\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670319895715 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670319895715 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1670319897262 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1670319897272 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1670319897455 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1670319897570 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1670319897618 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1670319897618 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.250 " "Worst-case setup slack is -3.250" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670319897657 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670319897657 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.250             -46.729 clock_generator:inst266\|inst5  " "   -3.250             -46.729 clock_generator:inst266\|inst5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670319897657 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.078             -48.995 clock_generator:inst89\|inst5  " "   -3.078             -48.995 clock_generator:inst89\|inst5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670319897657 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.742             -44.232 clock_generator:inst206\|inst5  " "   -2.742             -44.232 clock_generator:inst206\|inst5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670319897657 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.647             -43.836 clock_generator:inst146\|inst5  " "   -2.647             -43.836 clock_generator:inst146\|inst5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670319897657 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.189             -11.888 Clock  " "   -2.189             -11.888 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670319897657 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.077              -6.022 clock_generator:inst89\|clock_divider_1024:inst\|inst10  " "   -2.077              -6.022 clock_generator:inst89\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670319897657 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.060              -5.312 clock_generator:inst266\|clock_divider_1024:inst\|inst10  " "   -2.060              -5.312 clock_generator:inst266\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670319897657 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.048              -5.054 clock_generator:inst146\|clock_divider_1024:inst\|inst10  " "   -2.048              -5.054 clock_generator:inst146\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670319897657 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.994              -5.226 FinProjStep1:inst\|clock_generator:inst2003\|clock_divider_1024:inst\|inst10  " "   -1.994              -5.226 FinProjStep1:inst\|clock_generator:inst2003\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670319897657 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.982              -5.682 clock_generator:inst206\|clock_divider_1024:inst\|inst10  " "   -1.982              -5.682 clock_generator:inst206\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670319897657 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.754              -2.017 clock_generator:inst206\|clock_divider_1024:inst8\|inst10  " "   -1.754              -2.017 clock_generator:inst206\|clock_divider_1024:inst8\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670319897657 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.695              -2.075 clock_generator:inst146\|clock_divider_1024:inst8\|inst10  " "   -1.695              -2.075 clock_generator:inst146\|clock_divider_1024:inst8\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670319897657 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.642              -2.216 FinProjStep1:inst\|clock_generator:inst2003\|clock_divider_1024:inst8\|inst10  " "   -1.642              -2.216 FinProjStep1:inst\|clock_generator:inst2003\|clock_divider_1024:inst8\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670319897657 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.621              -2.023 clock_generator:inst89\|clock_divider_1024:inst8\|inst10  " "   -1.621              -2.023 clock_generator:inst89\|clock_divider_1024:inst8\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670319897657 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.583              -1.992 clock_generator:inst266\|clock_divider_1024:inst8\|inst10  " "   -1.583              -1.992 clock_generator:inst266\|clock_divider_1024:inst8\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670319897657 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.971              -2.911 FinProjStep1:inst\|clock_generator:inst2003\|inst5  " "   -0.971              -2.911 FinProjStep1:inst\|clock_generator:inst2003\|inst5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670319897657 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.871              -2.275 FinProjStep1:inst\|inst  " "   -0.871              -2.275 FinProjStep1:inst\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670319897657 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.819              -2.351 FinProjT2:inst28\|inst  " "   -0.819              -2.351 FinProjT2:inst28\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670319897657 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.440              -0.631 minute_decoder:inst29\|inst  " "   -0.440              -0.631 minute_decoder:inst29\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670319897657 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670319897657 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.277 " "Worst-case hold slack is -0.277" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670319897701 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670319897701 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.277              -0.779 FinProjT2:inst28\|inst  " "   -0.277              -0.779 FinProjT2:inst28\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670319897701 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.115              -0.115 FinProjStep1:inst\|inst  " "   -0.115              -0.115 FinProjStep1:inst\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670319897701 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.353               0.000 Clock  " "    0.353               0.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670319897701 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.353               0.000 FinProjStep1:inst\|clock_generator:inst2003\|clock_divider_1024:inst\|inst10  " "    0.353               0.000 FinProjStep1:inst\|clock_generator:inst2003\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670319897701 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.353               0.000 clock_generator:inst206\|clock_divider_1024:inst8\|inst10  " "    0.353               0.000 clock_generator:inst206\|clock_divider_1024:inst8\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670319897701 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.353               0.000 clock_generator:inst266\|clock_divider_1024:inst8\|inst10  " "    0.353               0.000 clock_generator:inst266\|clock_divider_1024:inst8\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670319897701 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.353               0.000 clock_generator:inst266\|clock_divider_1024:inst\|inst10  " "    0.353               0.000 clock_generator:inst266\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670319897701 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.353               0.000 clock_generator:inst89\|clock_divider_1024:inst\|inst10  " "    0.353               0.000 clock_generator:inst89\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670319897701 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 FinProjStep1:inst\|clock_generator:inst2003\|clock_divider_1024:inst8\|inst10  " "    0.354               0.000 FinProjStep1:inst\|clock_generator:inst2003\|clock_divider_1024:inst8\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670319897701 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 clock_generator:inst146\|clock_divider_1024:inst8\|inst10  " "    0.354               0.000 clock_generator:inst146\|clock_divider_1024:inst8\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670319897701 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 clock_generator:inst146\|clock_divider_1024:inst\|inst10  " "    0.354               0.000 clock_generator:inst146\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670319897701 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 clock_generator:inst206\|clock_divider_1024:inst\|inst10  " "    0.354               0.000 clock_generator:inst206\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670319897701 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 clock_generator:inst89\|clock_divider_1024:inst8\|inst10  " "    0.354               0.000 clock_generator:inst89\|clock_divider_1024:inst8\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670319897701 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.355               0.000 minute_decoder:inst29\|inst  " "    0.355               0.000 minute_decoder:inst29\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670319897701 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.387               0.000 FinProjStep1:inst\|clock_generator:inst2003\|inst5  " "    0.387               0.000 FinProjStep1:inst\|clock_generator:inst2003\|inst5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670319897701 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.706               0.000 clock_generator:inst146\|inst5  " "    0.706               0.000 clock_generator:inst146\|inst5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670319897701 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.788               0.000 clock_generator:inst206\|inst5  " "    0.788               0.000 clock_generator:inst206\|inst5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670319897701 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.857               0.000 clock_generator:inst266\|inst5  " "    0.857               0.000 clock_generator:inst266\|inst5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670319897701 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.858               0.000 clock_generator:inst89\|inst5  " "    0.858               0.000 clock_generator:inst89\|inst5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670319897701 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670319897701 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.665 " "Worst-case recovery slack is -1.665" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670319897735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670319897735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.665              -6.628 FinProjT2:inst28\|inst  " "   -1.665              -6.628 FinProjT2:inst28\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670319897735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.470              -5.799 FinProjStep1:inst\|inst  " "   -1.470              -5.799 FinProjStep1:inst\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670319897735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.444              -5.748 FinProjStep1:inst\|clock_generator:inst2003\|inst5  " "   -1.444              -5.748 FinProjStep1:inst\|clock_generator:inst2003\|inst5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670319897735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.333              -5.332 minute_decoder:inst29\|inst  " "   -1.333              -5.332 minute_decoder:inst29\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670319897735 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670319897735 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.049 " "Worst-case removal slack is 0.049" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670319897768 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670319897768 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.049               0.000 FinProjStep1:inst\|inst  " "    0.049               0.000 FinProjStep1:inst\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670319897768 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.104               0.000 FinProjT2:inst28\|inst  " "    0.104               0.000 FinProjT2:inst28\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670319897768 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.312               0.000 FinProjStep1:inst\|clock_generator:inst2003\|inst5  " "    0.312               0.000 FinProjStep1:inst\|clock_generator:inst2003\|inst5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670319897768 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.602               0.000 minute_decoder:inst29\|inst  " "    1.602               0.000 minute_decoder:inst29\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670319897768 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670319897768 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670319897801 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670319897801 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -20.990 Clock  " "   -3.000             -20.990 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670319897801 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -35.980 clock_generator:inst146\|inst5  " "   -1.285             -35.980 clock_generator:inst146\|inst5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670319897801 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -35.980 clock_generator:inst206\|inst5  " "   -1.285             -35.980 clock_generator:inst206\|inst5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670319897801 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -35.980 clock_generator:inst266\|inst5  " "   -1.285             -35.980 clock_generator:inst266\|inst5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670319897801 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -35.980 clock_generator:inst89\|inst5  " "   -1.285             -35.980 clock_generator:inst89\|inst5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670319897801 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -12.850 FinProjStep1:inst\|clock_generator:inst2003\|clock_divider_1024:inst\|inst10  " "   -1.285             -12.850 FinProjStep1:inst\|clock_generator:inst2003\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670319897801 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -12.850 clock_generator:inst146\|clock_divider_1024:inst\|inst10  " "   -1.285             -12.850 clock_generator:inst146\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670319897801 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -12.850 clock_generator:inst206\|clock_divider_1024:inst\|inst10  " "   -1.285             -12.850 clock_generator:inst206\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670319897801 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -12.850 clock_generator:inst266\|clock_divider_1024:inst\|inst10  " "   -1.285             -12.850 clock_generator:inst266\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670319897801 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -12.850 clock_generator:inst89\|clock_divider_1024:inst\|inst10  " "   -1.285             -12.850 clock_generator:inst89\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670319897801 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -6.425 FinProjStep1:inst\|clock_generator:inst2003\|clock_divider_1024:inst8\|inst10  " "   -1.285              -6.425 FinProjStep1:inst\|clock_generator:inst2003\|clock_divider_1024:inst8\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670319897801 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -6.425 clock_generator:inst146\|clock_divider_1024:inst8\|inst10  " "   -1.285              -6.425 clock_generator:inst146\|clock_divider_1024:inst8\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670319897801 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -6.425 clock_generator:inst206\|clock_divider_1024:inst8\|inst10  " "   -1.285              -6.425 clock_generator:inst206\|clock_divider_1024:inst8\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670319897801 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -6.425 clock_generator:inst266\|clock_divider_1024:inst8\|inst10  " "   -1.285              -6.425 clock_generator:inst266\|clock_divider_1024:inst8\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670319897801 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -6.425 clock_generator:inst89\|clock_divider_1024:inst8\|inst10  " "   -1.285              -6.425 clock_generator:inst89\|clock_divider_1024:inst8\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670319897801 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -5.140 FinProjStep1:inst\|clock_generator:inst2003\|inst5  " "   -1.285              -5.140 FinProjStep1:inst\|clock_generator:inst2003\|inst5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670319897801 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -5.140 FinProjStep1:inst\|inst  " "   -1.285              -5.140 FinProjStep1:inst\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670319897801 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -5.140 FinProjT2:inst28\|inst  " "   -1.285              -5.140 FinProjT2:inst28\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670319897801 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -5.140 minute_decoder:inst29\|inst  " "   -1.285              -5.140 minute_decoder:inst29\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670319897801 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670319897801 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1670319899759 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1670319899895 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1670319899899 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1670319899899 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.505 " "Worst-case setup slack is -1.505" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670319899934 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670319899934 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.505             -18.247 clock_generator:inst266\|inst5  " "   -1.505             -18.247 clock_generator:inst266\|inst5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670319899934 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.437             -20.365 clock_generator:inst89\|inst5  " "   -1.437             -20.365 clock_generator:inst89\|inst5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670319899934 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.290             -17.788 clock_generator:inst206\|inst5  " "   -1.290             -17.788 clock_generator:inst206\|inst5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670319899934 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.271             -18.700 clock_generator:inst146\|inst5  " "   -1.271             -18.700 clock_generator:inst146\|inst5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670319899934 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.759              -2.070 Clock  " "   -0.759              -2.070 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670319899934 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.677              -0.677 clock_generator:inst89\|clock_divider_1024:inst\|inst10  " "   -0.677              -0.677 clock_generator:inst89\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670319899934 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.665              -0.665 clock_generator:inst146\|clock_divider_1024:inst\|inst10  " "   -0.665              -0.665 clock_generator:inst146\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670319899934 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.644              -0.644 FinProjStep1:inst\|clock_generator:inst2003\|clock_divider_1024:inst\|inst10  " "   -0.644              -0.644 FinProjStep1:inst\|clock_generator:inst2003\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670319899934 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.642              -0.642 clock_generator:inst266\|clock_divider_1024:inst\|inst10  " "   -0.642              -0.642 clock_generator:inst266\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670319899934 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.582              -0.582 clock_generator:inst206\|clock_divider_1024:inst\|inst10  " "   -0.582              -0.582 clock_generator:inst206\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670319899934 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.501              -0.501 clock_generator:inst206\|clock_divider_1024:inst8\|inst10  " "   -0.501              -0.501 clock_generator:inst206\|clock_divider_1024:inst8\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670319899934 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.440              -0.440 clock_generator:inst146\|clock_divider_1024:inst8\|inst10  " "   -0.440              -0.440 clock_generator:inst146\|clock_divider_1024:inst8\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670319899934 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.430              -0.430 clock_generator:inst89\|clock_divider_1024:inst8\|inst10  " "   -0.430              -0.430 clock_generator:inst89\|clock_divider_1024:inst8\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670319899934 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.416              -0.416 FinProjStep1:inst\|clock_generator:inst2003\|clock_divider_1024:inst8\|inst10  " "   -0.416              -0.416 FinProjStep1:inst\|clock_generator:inst2003\|clock_divider_1024:inst8\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670319899934 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.404              -0.404 clock_generator:inst266\|clock_divider_1024:inst8\|inst10  " "   -0.404              -0.404 clock_generator:inst266\|clock_divider_1024:inst8\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670319899934 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.204              -0.220 FinProjStep1:inst\|clock_generator:inst2003\|inst5  " "   -0.204              -0.220 FinProjStep1:inst\|clock_generator:inst2003\|inst5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670319899934 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.015               0.000 FinProjT2:inst28\|inst  " "    0.015               0.000 FinProjT2:inst28\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670319899934 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.019               0.000 FinProjStep1:inst\|inst  " "    0.019               0.000 FinProjStep1:inst\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670319899934 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.211               0.000 minute_decoder:inst29\|inst  " "    0.211               0.000 minute_decoder:inst29\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670319899934 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670319899934 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.109 " "Worst-case hold slack is -0.109" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670319899972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670319899972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.109              -0.225 FinProjT2:inst28\|inst  " "   -0.109              -0.225 FinProjT2:inst28\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670319899972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.004               0.000 FinProjStep1:inst\|inst  " "    0.004               0.000 FinProjStep1:inst\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670319899972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.174               0.000 FinProjStep1:inst\|clock_generator:inst2003\|inst5  " "    0.174               0.000 FinProjStep1:inst\|clock_generator:inst2003\|inst5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670319899972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 Clock  " "    0.181               0.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670319899972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 FinProjStep1:inst\|clock_generator:inst2003\|clock_divider_1024:inst8\|inst10  " "    0.181               0.000 FinProjStep1:inst\|clock_generator:inst2003\|clock_divider_1024:inst8\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670319899972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 FinProjStep1:inst\|clock_generator:inst2003\|clock_divider_1024:inst\|inst10  " "    0.181               0.000 FinProjStep1:inst\|clock_generator:inst2003\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670319899972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 clock_generator:inst146\|clock_divider_1024:inst8\|inst10  " "    0.181               0.000 clock_generator:inst146\|clock_divider_1024:inst8\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670319899972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 clock_generator:inst146\|clock_divider_1024:inst\|inst10  " "    0.181               0.000 clock_generator:inst146\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670319899972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 clock_generator:inst206\|clock_divider_1024:inst8\|inst10  " "    0.181               0.000 clock_generator:inst206\|clock_divider_1024:inst8\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670319899972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 clock_generator:inst206\|clock_divider_1024:inst\|inst10  " "    0.181               0.000 clock_generator:inst206\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670319899972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 clock_generator:inst266\|clock_divider_1024:inst8\|inst10  " "    0.181               0.000 clock_generator:inst266\|clock_divider_1024:inst8\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670319899972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 clock_generator:inst266\|clock_divider_1024:inst\|inst10  " "    0.181               0.000 clock_generator:inst266\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670319899972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 clock_generator:inst89\|clock_divider_1024:inst8\|inst10  " "    0.181               0.000 clock_generator:inst89\|clock_divider_1024:inst8\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670319899972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 clock_generator:inst89\|clock_divider_1024:inst\|inst10  " "    0.181               0.000 clock_generator:inst89\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670319899972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 minute_decoder:inst29\|inst  " "    0.181               0.000 minute_decoder:inst29\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670319899972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.230               0.000 clock_generator:inst266\|inst5  " "    0.230               0.000 clock_generator:inst266\|inst5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670319899972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.244               0.000 clock_generator:inst206\|inst5  " "    0.244               0.000 clock_generator:inst206\|inst5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670319899972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.300               0.000 clock_generator:inst146\|inst5  " "    0.300               0.000 clock_generator:inst146\|inst5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670319899972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.363               0.000 clock_generator:inst89\|inst5  " "    0.363               0.000 clock_generator:inst89\|inst5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670319899972 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670319899972 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.418 " "Worst-case recovery slack is -0.418" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670319900057 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670319900057 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.418              -1.656 FinProjT2:inst28\|inst  " "   -0.418              -1.656 FinProjT2:inst28\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670319900057 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.364              -1.424 FinProjStep1:inst\|inst  " "   -0.364              -1.424 FinProjStep1:inst\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670319900057 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.279              -1.105 FinProjStep1:inst\|clock_generator:inst2003\|inst5  " "   -0.279              -1.105 FinProjStep1:inst\|clock_generator:inst2003\|inst5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670319900057 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.267              -1.068 minute_decoder:inst29\|inst  " "   -0.267              -1.068 minute_decoder:inst29\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670319900057 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670319900057 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.064 " "Worst-case removal slack is 0.064" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670319900174 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670319900174 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.064               0.000 FinProjT2:inst28\|inst  " "    0.064               0.000 FinProjT2:inst28\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670319900174 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.077               0.000 FinProjStep1:inst\|inst  " "    0.077               0.000 FinProjStep1:inst\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670319900174 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.228               0.000 FinProjStep1:inst\|clock_generator:inst2003\|inst5  " "    0.228               0.000 FinProjStep1:inst\|clock_generator:inst2003\|inst5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670319900174 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.861               0.000 minute_decoder:inst29\|inst  " "    0.861               0.000 minute_decoder:inst29\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670319900174 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670319900174 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670319900234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670319900234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -17.854 Clock  " "   -3.000             -17.854 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670319900234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -28.000 clock_generator:inst146\|inst5  " "   -1.000             -28.000 clock_generator:inst146\|inst5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670319900234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -28.000 clock_generator:inst206\|inst5  " "   -1.000             -28.000 clock_generator:inst206\|inst5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670319900234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -28.000 clock_generator:inst266\|inst5  " "   -1.000             -28.000 clock_generator:inst266\|inst5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670319900234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -28.000 clock_generator:inst89\|inst5  " "   -1.000             -28.000 clock_generator:inst89\|inst5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670319900234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -10.000 FinProjStep1:inst\|clock_generator:inst2003\|clock_divider_1024:inst\|inst10  " "   -1.000             -10.000 FinProjStep1:inst\|clock_generator:inst2003\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670319900234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -10.000 clock_generator:inst146\|clock_divider_1024:inst\|inst10  " "   -1.000             -10.000 clock_generator:inst146\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670319900234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -10.000 clock_generator:inst206\|clock_divider_1024:inst\|inst10  " "   -1.000             -10.000 clock_generator:inst206\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670319900234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -10.000 clock_generator:inst266\|clock_divider_1024:inst\|inst10  " "   -1.000             -10.000 clock_generator:inst266\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670319900234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -10.000 clock_generator:inst89\|clock_divider_1024:inst\|inst10  " "   -1.000             -10.000 clock_generator:inst89\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670319900234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -5.000 FinProjStep1:inst\|clock_generator:inst2003\|clock_divider_1024:inst8\|inst10  " "   -1.000              -5.000 FinProjStep1:inst\|clock_generator:inst2003\|clock_divider_1024:inst8\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670319900234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -5.000 clock_generator:inst146\|clock_divider_1024:inst8\|inst10  " "   -1.000              -5.000 clock_generator:inst146\|clock_divider_1024:inst8\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670319900234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -5.000 clock_generator:inst206\|clock_divider_1024:inst8\|inst10  " "   -1.000              -5.000 clock_generator:inst206\|clock_divider_1024:inst8\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670319900234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -5.000 clock_generator:inst266\|clock_divider_1024:inst8\|inst10  " "   -1.000              -5.000 clock_generator:inst266\|clock_divider_1024:inst8\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670319900234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -5.000 clock_generator:inst89\|clock_divider_1024:inst8\|inst10  " "   -1.000              -5.000 clock_generator:inst89\|clock_divider_1024:inst8\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670319900234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -4.000 FinProjStep1:inst\|clock_generator:inst2003\|inst5  " "   -1.000              -4.000 FinProjStep1:inst\|clock_generator:inst2003\|inst5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670319900234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -4.000 FinProjStep1:inst\|inst  " "   -1.000              -4.000 FinProjStep1:inst\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670319900234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -4.000 FinProjT2:inst28\|inst  " "   -1.000              -4.000 FinProjT2:inst28\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670319900234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -4.000 minute_decoder:inst29\|inst  " "   -1.000              -4.000 minute_decoder:inst29\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670319900234 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670319900234 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1670319903195 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1670319903196 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4922 " "Peak virtual memory: 4922 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1670319903917 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec  6 03:45:03 2022 " "Processing ended: Tue Dec  6 03:45:03 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1670319903917 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1670319903917 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1670319903917 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1670319903917 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 24 s " "Quartus Prime Full Compilation was successful. 0 errors, 24 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1670319911782 ""}
