<!--
::METADATA::
type: reference
topic_id: vhdl-02-entidades-arquitecturas
file_id: resumen-entidades-arq
status: draft
audience: student
last_updated: 2026-01-02
difficulty: 1
tags: [cheatsheet, VHDL, entity, architecture]
search_keywords: "resumen, entidad, arquitectura, cheatsheet"
-->

> üè† **Navegaci√≥n:** [‚Üê Volver al √çndice](./02-02-Intro.md)

---

# üìã Cheatsheet: Entidades y Arquitecturas

## Estructura de Entity

```vhdl
entity nombre is
    generic (
        PARAM : tipo := valor_default
    );
    port (
        entrada : in  tipo;
        salida  : out tipo
    );
end entity nombre;
```

---

## Estructura de Architecture

```vhdl
architecture nombre_arq of nombre_ent is
    -- Declaraciones (se√±ales, constantes, componentes)
    signal sig : tipo;
begin
    -- Implementaci√≥n
end architecture;
```

---

## Modos de Puerto

| Modo | Direcci√≥n | Legible Internamente |
|------|-----------|----------------------|
| `in` | ‚Üí | S√≠ |
| `out` | ‚Üê | No |
| `inOut` | ‚Üî | S√≠ |
| `buffer` | ‚Üê | S√≠ (obsoleto) |

---

## Gen√©ricos Comunes

```vhdl
generic (
    WIDTH      : integer := 8;
    USE_RESET  : boolean := true;
    CLK_PERIOD : time := 10 ns
);
```

---

## Estilos de Arquitectura

| Estilo | Uso |
|--------|-----|
| Behavioral | Procesos, if/case |
| Dataflow | Asignaciones concurrentes |
| Structural | Instanciaci√≥n de componentes |
| RTL | Registros + l√≥gica |

---

## Declarar Componente

```vhdl
component nombre is
    generic (...);
    port (...);
end component;
```

---

## Instanciar Componente

### Tradicional
```vhdl
INST: nombre
    generic map (PARAM => valor)
    port map (
        puerto => se√±al
    );
```

### Directa (VHDL-93)
```vhdl
INST: entity work.nombre(arq)
    generic map (...)
    port map (...);
```

---

## Se√±ales Internas

```vhdl
architecture rtl of mod is
    signal contador : unsigned(7 downto 0);
    signal flag     : std_logic := '0';
begin
    ...
end architecture;
```

---

## Constantes

```vhdl
constant NOMBRE : tipo := valor;
constant WIDTH  : integer := 8;
constant ZERO   : std_logic_vector(7 downto 0) := x"00";
```

---

## Alias

```vhdl
signal word : std_logic_vector(15 downto 0);
alias msb : std_logic_vector(7 downto 0) is word(15 downto 8);
alias lsb : std_logic_vector(7 downto 0) is word(7 downto 0);
```

---

## Generate

### For-Generate
```vhdl
GEN: for i in 0 to N-1 generate
    INST_I: componente port map (...);
end generate;
```

### If-Generate
```vhdl
GEN: if CONDICION generate
    -- c√≥digo
end generate;
```

---

## Puerto `open`

```vhdl
INST: entidad port map (
    usado   => se√±al,
    no_usado => open  -- Solo para out
);
```

---

## Leer Salida (Soluci√≥n)

```vhdl
architecture rtl of mod is
    signal q_int : std_logic_vector(...);
begin
    -- Usar q_int internamente
    q <= q_int;  -- Asignar a salida
end architecture;
```

---

## Port Map

### Nominal (‚úì Recomendado)
```vhdl
port map (
    clk => system_clk,
    rst => system_rst
);
```

### Posicional (‚úó Evitar)
```vhdl
port map (system_clk, system_rst);
```

---

## Errores Comunes

| Error | Soluci√≥n |
|-------|----------|
| Leer puerto `out` | Usar se√±al interna |
| Tipos no coinciden | Conversi√≥n expl√≠cita |
| Puerto sin conectar | Usar `open` o se√±al |
| Componente no declarado | Declarar o usar instanciaci√≥n directa |

---

<!-- IA_CONTEXT
TIPO: Cheatsheet/Referencia r√°pida
USO: Consulta durante desarrollo VHDL
-->
