<?xml version="1.0"?>
<!--
 Copyright (c) 2021 Microchip Technology Inc.

 SPDX-License-Identifier: Apache-2.0

 Licensed under the Apache License, Version 2.0 (the "License");
 you may not use this file except in compliance with the License.
 You may obtain a copy of the License at

 http://www.apache.org/licenses/LICENSE-2.0

 Unless required by applicable law or agreed to in writing, software
 distributed under the License is distributed on an "AS IS" BASIS,
 WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
 See the License for the specific language governing permissions and
 limitations under the License.
-->
<!--
CHPMKR VERSION: 2.5.0
-->
<avr-tools-device-file xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" schema-version="4.5" public="true" xsi:noNamespaceSchemaLocation="https://schemas.microchip.com/com/microchip/atdf/4.5/atdf.xsd">
  <file timestamp="2022-11-28T06:53:47Z"/>
  <variants xmlns:mhc="http://www.atmel.com/schemas/avr-tools-device-file/mhc">
    <variant ordercode="PIC32CK2051GC00100-I/DD" mhc:ordercode="PIC32CK2051GC00100-I/DD" package="TQFP100" pinout="P100" speedmax="120000000" tempmin="-40" tempmax="85" vccmin="1.71" vccmax="3.60"/>
    <variant ordercode="PIC32CK2051GC00100-E/DD" mhc:ordercode="PIC32CK2051GC00100-E/DD" package="TQFP100" pinout="P100" speedmax="120000000" tempmin="-40" tempmax="125" vccmin="1.71" vccmax="3.60"/>
  </variants>
  <devices>
    <device name="PIC32CK2051GC00100" architecture="CORTEX-M33" family="PIC32CK" series="PIC32CKGC00">
      <address-spaces>
        <address-space id="base" name="base" start="0" size="0x100000000" endianness="little">
          <memory-segment name="CMCC_DATARAM" start="0x0" size="0x1000" type="ram" rw="RW" exec="true"/>
          <memory-segment name="CMCC_TAGRAM" start="0x1000" size="0x400" type="ram" rw="RW"/>
          <memory-segment name="CMCC_VALIDRAM" start="0x3000" size="0x40" type="ram" rw="RW"/>
          <memory-segment name="PRM_ROM" start="0x4000000" size="0x8000" type="rom" rw="R" exec="true"/>
          <memory-segment name="FLASH_BFM" start="0x8000000" size="0x20000" type="flash" pagesize="4096" rw="RW" exec="true"/>
          <memory-segment name="FLASH_CFM_USERCFG1" start="0xA000000" size="0x1000" type="flash" pagesize="4096" rw="RW"/>
          <memory-segment name="FLASH_CFM_USEROTP1" start="0xA001000" size="0x1000" type="user_signatures" pagesize="4096" rw="RW"/>
          <memory-segment name="FLASH_CFM_BOOTCFG1" start="0xA002000" size="0x1000" type="flash" pagesize="4096" rw="RW"/>
          <memory-segment name="FLASH_CFM_DALCFG" start="0xA004000" size="0x1000" type="flash" pagesize="4096" rw="RW"/>
          <memory-segment name="FLASH_CFM_CALBACKUP" start="0xA006000" size="0x1000" type="flash" pagesize="4096" rw="RW"/>
          <memory-segment name="FLASH_CFM_CALOTP" start="0xA007000" size="0x1000" type="other" pagesize="4096" rw="R"/>
          <memory-segment name="FLASH_CFM_USERCFG2" start="0xA008000" size="0x1000" type="flash" pagesize="4096" rw="RW"/>
          <memory-segment name="FLASH_CFM_USEROTP2" start="0xA009000" size="0x1000" type="user_signatures" pagesize="4096" rw="RW"/>
          <memory-segment name="FLASH_CFM_BOOTCFG2" start="0xA00A000" size="0x1000" type="flash" pagesize="4096" rw="RW"/>
          <memory-segment name="FLASH_PFM" start="0xC000000" size="0x200000" type="flash" pagesize="4096" rw="RW" exec="true"/>
          <memory-segment name="SQI_SFR" start="0xFFFF000" size="0x1000" type="io" rw="RW"/>
          <memory-segment name="SQI_XIP" start="0x10000000" size="0x10000000" type="ram" rw="RW" exec="true" external="true"/>
          <memory-segment name="HSRAM_RET" start="0x20000000" size="0x80000" type="ram" rw="RW" exec="true"/>
          <memory-segment name="HPB0_BRIDGE" start="0x44000000" size="0x30000" type="io" rw="RW"/>
          <memory-segment name="HPB1_BRIDGE" start="0x44800000" size="0x30000" type="io" rw="RW"/>
          <memory-segment name="HPB2_BRIDGE" start="0x45000000" size="0x30000" type="io" rw="RW"/>
          <memory-segment name="USBHS_SFR" start="0x46000000" size="0x1600" type="io" rw="RW"/>
          <memory-segment name="EBI_CS0" start="0x60000000" size="0x1000000" type="ram" rw="RW" exec="true" external="true"/>
          <memory-segment name="EBI_CS1" start="0x61000000" size="0x1000000" type="ram" rw="RW" exec="true" external="true"/>
          <memory-segment name="EBI_CS2" start="0x62000000" size="0x1000000" type="ram" rw="RW" exec="true" external="true"/>
          <memory-segment name="EBI_CS3" start="0x63000000" size="0x1000000" type="ram" rw="RW" exec="true" external="true"/>
          <memory-segment name="PPB" start="0xE0000000" size="0x100000" type="io" rw="RW"/>
        </address-space>
      </address-spaces>
      <parameters>
        <param name="GCLK_ID_TRACE" value="47" caption="Index of Generic Clock"/>
        <param name="LITTLE_ENDIAN" value="1" caption="Little Endian"/>
        <param name="NUM_IRQ" value="158" caption="Number of Interrupt Requests"/>
        <param name="__BKPT_NUM" value="8" caption="Number of FPB breakpoint comparators"/>
        <param name="__CM33_REV" value="0x0000" caption="Cortex-M33 Revision"/>
        <param name="__DEBUG_LVL" value="2" caption="Debug Level"/>
        <param name="__DSP_PRESENT" value="1" caption="DSP extension present or not"/>
        <param name="__ETM_PRESENT" value="1" caption="ETM present or not"/>
        <param name="__FPU_PRESENT" value="1" caption="FPU present or not"/>
        <param name="__ITM_PRESENT" value="1" caption="ITM present or not"/>
        <param name="__MPU_PRESENT" value="1" caption="MPU present or not"/>
        <param name="__MPU_REGIONS" value="8" caption="Number of MPU regions"/>
        <param name="__MTB_PRESENT" value="0" caption="MTB present or not"/>
        <param name="__NVIC_PRIO_BITS" value="3" caption="Number of NVIC Priority bits"/>
        <param name="__SAU_PRESENT" value="0" caption="SAU present or not"/>
        <param name="__SEC_ENABLED" value="0" caption="TrustZone-M enabled or not"/>
        <param name="__SYST_NUM" value="2" caption="Number of SysTick instances"/>
        <param name="__TRACE_LVL" value="2" caption="Trace Level"/>
        <param name="__VTOR_PRESENT" value="1" caption="Vector Table Offset Register present or not"/>
        <param name="__Vendor_SysTickConfig" value="0" caption="Set to 1 if different SysTick Config is used"/>
        <param name="__WPT_NUM" value="4" caption="Number of DWT watchpoint comparators"/>
        <param name="POWER_DOMAIN" value="PD_CORE_SW"/>
        <param name="__ARCH_ARM" value="1"/>
        <param name="__ARCH_ARM_CORTEX_M" value="1"/>
      </parameters>
      <peripherals>
        <module name="AC" id="03784" name2="cmp_ac_u2501_v2" version="2a0">
          <instance name="AC">
            <register-group name="AC" name-in-module="AC" address-space="base" offset="0x45012000"/>
            <signals>
              <signal group="AIN" index="0" function="B" pad="PA06"/>
              <signal group="AIN" index="1" function="B" pad="PA07"/>
              <signal group="AIN" index="2" function="B" pad="PC06"/>
              <signal group="AIN" index="3" function="B" pad="PC07"/>
              <signal group="CMP" index="0" function="M" pad="PA11" ioset="3"/>
              <signal group="CMP" index="0" function="M" pad="PC09" ioset="1"/>
              <signal group="CMP" index="1" function="M" pad="PA12" ioset="3"/>
              <signal group="CMP" index="1" function="M" pad="PC15" ioset="1"/>
            </signals>
            <parameters>
              <param name="ATEST_IMPLEMENTED" value="1" caption="Defines if the ATEST register is implemented"/>
              <param name="ATEST_SIZE" value="2" caption="Defines the number of effective bits in ATEST register"/>
              <param name="DACVALUE_BIT" value="7" caption="Defines the number of bits in DACCTRLn.VALUE"/>
              <param name="GCLK_ID" value="34" caption="Index of Generic Clock"/>
              <param name="IO_INPUTS" value="4" caption="Defines the number of AC pair inputs connected to IO pins"/>
              <param name="PAIRS" value="1" caption="Defines the number of AC pairs"/>
              <param name="INSTANCE_ID" value="73" caption="Instance index for AC"/>
              <param name="MCLK_ID_APB" value="105" caption="Index for AC APB clock"/>
              <param name="PAC_ID" value="73" caption="Index for AC registers write protection"/>
              <param name="NUM_CMP" value="2" caption="Number of comparators"/>
              <param name="LOAD_CALIB" value="0" caption="Defines if calibration is required"/>
            </parameters>
          </instance>
        </module>
        <module name="ADC" id="03620" name2="adc_msh_ctrl_apb_v1" version="1b0">
          <instance name="ADC">
            <register-group name="ADC" name-in-module="ADC" address-space="base" offset="0x45010000"/>
            <signals>
              <signal group="VINM" index="0" function="B" pad="PA05"/>
              <signal group="VINM" index="2" function="B" pad="PA07"/>
              <signal group="VINM" index="4" function="B" pad="PA18"/>
              <signal group="VINP" index="0" function="B" pad="PA04"/>
              <signal group="VINP" index="1" function="B" pad="PA05"/>
              <signal group="VINP" index="2" function="B" pad="PA06"/>
              <signal group="VINP" index="3" function="B" pad="PA07"/>
              <signal group="VINP" index="4" function="B" pad="PA08"/>
              <signal group="VINP" index="5" function="B" pad="PA09"/>
              <signal group="VINP" index="6" function="B" pad="PA10"/>
              <signal group="VINP" index="7" function="B" pad="PA11"/>
              <signal group="VINP" index="8" function="B" pad="PA12"/>
              <signal group="VINP" index="9" function="B" pad="PB00"/>
              <signal group="VINP" index="10" function="B" pad="PB11"/>
              <signal group="VINP" index="11" function="B" pad="PB12"/>
              <signal group="VREFP" index="0" function="B" pad="PB01"/>
            </signals>
            <parameters>
              <param name="APB_FIFO_DEPTH" value="16" caption="Number of Words in APB FIFO"/>
              <param name="CHNSAR_NMBR1" value="16" caption="Number of Channels on SARCORE number 1"/>
              <param name="CHNSAR_NMBR2" value="0" caption="Number of Channels on SARCORE number 2"/>
              <param name="CHNSAR_NMBR3" value="0" caption="Number of Channels on SARCORE number 3"/>
              <param name="CHNSAR_NMBR4" value="0" caption="Number of Channels on SARCORE number 4"/>
              <param name="DCMP_NMBR" value="1" caption="Number of Digital Comparators Max=4"/>
              <param name="DMAC_ID_PFFRDY" value="61"/>
              <param name="EARLY_INTR_PRESENT" value="1" caption="Early Interrupts Present"/>
              <param name="FLTR_NMBR" value="1" caption="Number of Digital Filters, Max=0"/>
              <param name="GCLK_ID" value="33" caption="Index of Generic Clock"/>
              <param name="OCP_ADDR_WIDTH" value="0" caption="OCP Address Width"/>
              <param name="OCP_FIFO_DEPTH" value="0" caption="Number of Words in OCP DMA FIFO"/>
              <param name="OCP_PORT_PRESENT" value="0" caption="OCP DMA Bus Master Present"/>
              <param name="SARCORE_NMBR" value="1" caption="Number of SARCOREs. Max=4, Min-1"/>
              <param name="TRGS_NMBR" value="16" caption="Number of Trigger Sources, Max=16"/>
              <param name="VREF_STARTUP_TIME" value="50" caption="Number of Control Clock cycles for VREF to stabalize"/>
              <param name="INSTANCE_ID" value="72" caption="Instance index for ADC"/>
              <param name="MCLK_ID_APB" value="104" caption="Index for ADC APB clock"/>
              <param name="PAC_ID" value="72" caption="Index for ADC registers write protection"/>
            </parameters>
          </instance>
        </module>
        <module name="CCL" id="03718" name2="cla_ccl_u2225_v2" version="2b0">
          <instance name="CCL">
            <register-group name="CCL" name-in-module="CCL" address-space="base" offset="0x4501A000"/>
            <signals>
              <signal group="IN" index="0" function="M" pad="PB07" ioset="1"/>
              <signal group="IN" index="1" function="M" pad="PB08" ioset="1"/>
              <signal group="IN" index="2" function="M" pad="PB09" ioset="1"/>
              <signal group="IN" index="3" function="M" pad="PC10" ioset="1"/>
              <signal group="IN" index="4" function="M" pad="PC11" ioset="1"/>
              <signal group="IN" index="5" function="M" pad="PC12" ioset="1"/>
              <signal group="IN" index="6" function="M" pad="PD08" ioset="1"/>
              <signal group="IN" index="7" function="M" pad="PD09" ioset="1"/>
              <signal group="IN" index="8" function="M" pad="PD10" ioset="1"/>
              <signal group="IN" index="9" function="M" pad="PA04" ioset="1"/>
              <signal group="IN" index="9" function="M" pad="PA13" ioset="2"/>
              <signal group="IN" index="10" function="M" pad="PA05" ioset="1"/>
              <signal group="IN" index="10" function="M" pad="PA14" ioset="2"/>
              <signal group="IN" index="11" function="M" pad="PA06" ioset="1"/>
              <signal group="IN" index="11" function="M" pad="PA15" ioset="2"/>
              <signal group="OUT" index="0" function="M" pad="PB10" ioset="1"/>
              <signal group="OUT" index="1" function="M" pad="PC13" ioset="1"/>
              <signal group="OUT" index="2" function="M" pad="PD11" ioset="1"/>
              <signal group="OUT" index="3" function="M" pad="PA07" ioset="1"/>
              <signal group="OUT" index="3" function="M" pad="PA16" ioset="2"/>
            </signals>
            <parameters>
              <param name="GCLK_ID" value="37" caption="GCLK index for CCL"/>
              <param name="LUT_NUM" value="4" caption="Number of LUT in a CCL"/>
              <param name="INSTANCE_ID" value="77" caption="Instance index for CCL"/>
              <param name="MCLK_ID_APB" value="109" caption="Index for CCL APB clock"/>
              <param name="PAC_ID" value="77" caption="Index for CCL registers write protection"/>
            </parameters>
          </instance>
        </module>
        <module name="CMCC" id="03708" name2="drm_cmcc_v6" version="6e1">
          <instance name="CMCC">
            <register-group name="CMCC" name-in-module="CMCC" address-space="base" offset="0x44808000"/>
            <parameters>
              <param name="INSTANCE_ID" value="36" caption="Instance index for CMCC"/>
              <param name="MCLK_ID_AHB" value="11" caption="Index for CMCC AHB clock"/>
              <param name="PAC_ID" value="36" caption="Index for CMCC registers write protection"/>
            </parameters>
          </instance>
        </module>
        <module name="CoreDebug" id="SYSTEM_IP" version="1.0.0">
          <instance name="CoreDebug">
            <register-group name="CoreDebug" name-in-module="CoreDebug" address-space="base" offset="0xE000EDF0"/>
          </instance>
        </module>
        <module name="DIB" id="SYSTEM_IP" version="1.0.0">
          <instance name="DIB">
            <register-group name="DIB" name-in-module="DIB" address-space="base" offset="0xE000EFB0"/>
          </instance>
        </module>
        <module name="DMA" id="03639" name2="dma_axi_apb_v1" version="1b0">
          <instance name="DMA0">
            <register-group name="DMA0" name-in-module="DMA" address-space="base" offset="0x44802000"/>
            <parameters>
              <param name="DMAC_ID_EVSYS" value="1" caption="Events trigger index"/>
              <param name="DMAC_ID_SWTRG" value="0" caption="Software trigger index"/>
              <param name="INSTANCE_ID" value="33" caption="Instance index for DMA0"/>
              <param name="MCLK_ID_AHB" value="8" caption="Index for DMA0 AHB clock"/>
              <param name="MCLK_ID_APB" value="65" caption="Index for DMA0 APB clock"/>
              <param name="PAC_ID" value="33" caption="Index for DMA0 registers write protection"/>
            </parameters>
          </instance>
          <instance name="DMA1">
            <register-group name="DMA1" name-in-module="DMA" address-space="base" offset="0x44804000"/>
            <parameters>
              <param name="DMAC_ID_EVSYS" value="1" caption="Events trigger index"/>
              <param name="DMAC_ID_SWTRG" value="0" caption="Software trigger index"/>
              <param name="INSTANCE_ID" value="34" caption="Instance index for DMA1"/>
              <param name="MCLK_ID_AHB" value="9" caption="Index for DMA1 AHB clock"/>
              <param name="MCLK_ID_APB" value="66" caption="Index for DMA1 APB clock"/>
              <param name="PAC_ID" value="34" caption="Index for DMA1 registers write protection"/>
            </parameters>
          </instance>
        </module>
        <module name="DSU" id="04850" name2="icd_dsu_u2810_v3" version="3a0">
          <instance name="DSU">
            <register-group name="DSU" name-in-module="DSU" address-space="base" offset="0x44000000"/>
            <parameters>
              <param name="BMX_ERROR_SUPPORT" value="0" caption="Defines whether DSU APB errors are reported as 2-cycles bus errors to the AHB AP0 master"/>
              <param name="DAL1_IMPLEMENTED" value="1" caption="Debug Access Level 1 (Non-Secure) Implemented? for TZ devices only"/>
              <param name="DMAC_ID_DCC0" value="2" caption="DMAC ID for DCC0 register"/>
              <param name="DMAC_ID_DCC1" value="3" caption="DMAC ID for DCC1 register"/>
              <param name="INSTANCE_ID" value="0" caption="Instance index for DSU"/>
              <param name="MCLK_ID_AHB" value="3" caption="Index for DSU AHB clock"/>
              <param name="MCLK_ID_APB" value="32" caption="Index for DSU APB clock"/>
              <param name="PAC_ID" value="0" caption="Index for DSU registers write protection"/>
            </parameters>
          </instance>
        </module>
        <module name="DWT" id="SYSTEM_IP" version="1.0.0">
          <instance name="DWT">
            <register-group name="DWT" name-in-module="DWT" address-space="base" offset="0xE0001000"/>
            <parameters>
              <param name="__WPT_NUM" value="4" caption="Number of DWT watchpoint comparators"/>
            </parameters>
          </instance>
        </module>
        <module name="EBI" id="03591" name2="emb_hsmc3_v1" version="1a0">
          <instance name="EBI">
            <register-group name="EBI" name-in-module="EBI" address-space="base" offset="0x4502C000"/>
            <signals>
              <signal group="A" index="2" function="E" pad="PC19"/>
              <signal group="A" index="3" function="E" pad="PC18"/>
              <signal group="A" index="4" function="E" pad="PC17"/>
              <signal group="A" index="5" function="E" pad="PC16"/>
              <signal group="A" index="6" function="E" pad="PC15"/>
              <signal group="A" index="7" function="E" pad="PC05"/>
              <signal group="A" index="8" function="E" pad="PC14"/>
              <signal group="A" index="9" function="E" pad="PC04"/>
              <signal group="A" index="10" function="E" pad="PC03"/>
              <signal group="A" index="11" function="E" pad="PC02"/>
              <signal group="A" index="12" function="E" pad="PC01"/>
              <signal group="A" index="13" function="E" pad="PC00"/>
              <signal group="A" index="14" function="E" pad="PB10"/>
              <signal group="A" index="15" function="E" pad="PB09"/>
              <signal group="A" index="16" function="E" pad="PD08"/>
              <signal group="A" index="17" function="E" pad="PD07"/>
              <signal group="A" index="18" function="E" pad="PD06"/>
              <signal group="A" index="19" function="E" pad="PD02"/>
              <signal group="D" index="0" function="E" pad="PA13"/>
              <signal group="D" index="1" function="E" pad="PA14"/>
              <signal group="D" index="2" function="E" pad="PA15"/>
              <signal group="D" index="3" function="E" pad="PA16"/>
              <signal group="D" index="4" function="E" pad="PA17"/>
              <signal group="D" index="5" function="E" pad="PA04"/>
              <signal group="D" index="6" function="E" pad="PA05"/>
              <signal group="D" index="7" function="E" pad="PA06"/>
              <signal group="D" index="8" function="E" pad="PA07"/>
              <signal group="D" index="9" function="E" pad="PA08"/>
              <signal group="D" index="10" function="E" pad="PB11"/>
              <signal group="D" index="11" function="E" pad="PB12"/>
              <signal group="D" index="12" function="E" pad="PB05"/>
              <signal group="D" index="13" function="E" pad="PB13"/>
              <signal group="D" index="14" function="E" pad="PB06"/>
              <signal group="D" index="15" function="E" pad="PB14"/>
              <signal group="NBS0_A0" function="E" pad="PB08"/>
              <signal group="NBS1_NWR1" function="E" pad="PB07"/>
              <signal group="NBS2_NWR2_A1" function="E" pad="PC20"/>
              <signal group="NCS" index="0" function="E" pad="PD12"/>
              <signal group="NCS" index="1" function="E" pad="PD09"/>
              <signal group="NRD" function="E" pad="PB15"/>
              <signal group="NWAIT" function="E" pad="PA10"/>
              <signal group="NWAIT" function="E" pad="PD11"/>
              <signal group="NWE_NWR0" function="E" pad="PD05"/>
            </signals>
            <parameters>
              <param name="ACTIVE_BS" value="0" caption="NBS signal polarity"/>
              <param name="ACTIVE_CS" value="0" caption="NCS signal polarity"/>
              <param name="ACTIVE_RD" value="0" caption="NRD signal polarity"/>
              <param name="ACTIVE_WR" value="0" caption="NWR signal polarity"/>
              <param name="DATA_PATH_NBR_XOR_LAYERS" value="2" caption="Number of XOR layers in datapath"/>
              <param name="DIFF_CHIP_ID" value="0x554E" caption="2 ASCII characters to differentiate chips (0x554E &lt;--&gt; &quot;UN&quot;)"/>
              <param name="EMC_DELAY_REGISTER" value="0" caption="Electro Magnetic Compatibility control registers embedded ?"/>
              <param name="EX_WAIT" value="0" caption="External Wait signal polarity"/>
              <param name="MEM_ADDR_SIZE" value="24" caption="Memory Interface size (aligned 32 bits)"/>
              <param name="NB_CS" value="4" caption="Number of Chip Select"/>
              <param name="NB_PAD_NOE" value="16" caption="Number of Pad Control"/>
              <param name="OCMS_INTERFACE" value="0" caption="Off Chip Memory Scrambling implemented ?"/>
              <param name="OVERLOADED" value="1" caption="Overloaded Mode implemented ?"/>
              <param name="INSTANCE_ID" value="86" caption="Instance index for EBI"/>
              <param name="MCLK_ID_AHB" value="21" caption="Index for EBI AHB clock"/>
              <param name="MCLK_ID_APB" value="114" caption="Index for EBI APB clock"/>
              <param name="PAC_ID" value="86" caption="Index for EBI registers write protection"/>
            </parameters>
          </instance>
        </module>
        <module name="EIC" id="03706" name2="int_eic_u2804_v1" version="1b0">
          <instance name="EIC">
            <register-group name="EIC" name-in-module="EIC" address-space="base" offset="0x4401A000"/>
            <signals>
              <signal group="EXTINT" index="0" function="A" pad="PA16"/>
              <signal group="EXTINT" index="0" function="A" pad="PB00"/>
              <signal group="EXTINT" index="0" function="A" pad="PB16"/>
              <signal group="EXTINT" index="0" function="A" pad="PC00"/>
              <signal group="EXTINT" index="0" function="A" pad="PC16"/>
              <signal group="EXTINT" index="0" function="A" pad="PD00"/>
              <signal group="EXTINT" index="1" function="A" pad="PA01"/>
              <signal group="EXTINT" index="1" function="A" pad="PA17"/>
              <signal group="EXTINT" index="1" function="A" pad="PB01"/>
              <signal group="EXTINT" index="1" function="A" pad="PB17"/>
              <signal group="EXTINT" index="1" function="A" pad="PC01"/>
              <signal group="EXTINT" index="1" function="A" pad="PC17"/>
              <signal group="EXTINT" index="1" function="A" pad="PD01"/>
              <signal group="EXTINT" index="2" function="A" pad="PA02"/>
              <signal group="EXTINT" index="2" function="A" pad="PA18"/>
              <signal group="EXTINT" index="2" function="A" pad="PB02"/>
              <signal group="EXTINT" index="2" function="A" pad="PC02"/>
              <signal group="EXTINT" index="2" function="A" pad="PC18"/>
              <signal group="EXTINT" index="3" function="A" pad="PA03"/>
              <signal group="EXTINT" index="3" function="A" pad="PA19"/>
              <signal group="EXTINT" index="3" function="A" pad="PB03"/>
              <signal group="EXTINT" index="3" function="A" pad="PC03"/>
              <signal group="EXTINT" index="3" function="A" pad="PC19"/>
              <signal group="EXTINT" index="3" function="A" pad="PD03"/>
              <signal group="EXTINT" index="4" function="A" pad="PA04"/>
              <signal group="EXTINT" index="4" function="A" pad="PB04"/>
              <signal group="EXTINT" index="4" function="A" pad="PC04"/>
              <signal group="EXTINT" index="4" function="A" pad="PC20"/>
              <signal group="EXTINT" index="4" function="A" pad="PD04"/>
              <signal group="EXTINT" index="5" function="A" pad="PA05"/>
              <signal group="EXTINT" index="5" function="A" pad="PB05"/>
              <signal group="EXTINT" index="5" function="A" pad="PC05"/>
              <signal group="EXTINT" index="5" function="A" pad="PD05"/>
              <signal group="EXTINT" index="6" function="A" pad="PA06"/>
              <signal group="EXTINT" index="6" function="A" pad="PB06"/>
              <signal group="EXTINT" index="6" function="A" pad="PC06"/>
              <signal group="EXTINT" index="6" function="A" pad="PD06"/>
              <signal group="EXTINT" index="7" function="A" pad="PA07"/>
              <signal group="EXTINT" index="7" function="A" pad="PB07"/>
              <signal group="EXTINT" index="7" function="A" pad="PC07"/>
              <signal group="EXTINT" index="7" function="A" pad="PD07"/>
              <signal group="EXTINT" index="8" function="A" pad="PA08"/>
              <signal group="EXTINT" index="8" function="A" pad="PB08"/>
              <signal group="EXTINT" index="8" function="A" pad="PD08"/>
              <signal group="EXTINT" index="9" function="A" pad="PA09"/>
              <signal group="EXTINT" index="9" function="A" pad="PB09"/>
              <signal group="EXTINT" index="9" function="A" pad="PC09"/>
              <signal group="EXTINT" index="9" function="A" pad="PD09"/>
              <signal group="EXTINT" index="10" function="A" pad="PA10"/>
              <signal group="EXTINT" index="10" function="A" pad="PB10"/>
              <signal group="EXTINT" index="10" function="A" pad="PC10"/>
              <signal group="EXTINT" index="10" function="A" pad="PD10"/>
              <signal group="EXTINT" index="11" function="A" pad="PA11"/>
              <signal group="EXTINT" index="11" function="A" pad="PB11"/>
              <signal group="EXTINT" index="11" function="A" pad="PC11"/>
              <signal group="EXTINT" index="11" function="A" pad="PD11"/>
              <signal group="EXTINT" index="12" function="A" pad="PA12"/>
              <signal group="EXTINT" index="12" function="A" pad="PB12"/>
              <signal group="EXTINT" index="12" function="A" pad="PC12"/>
              <signal group="EXTINT" index="12" function="A" pad="PD12"/>
              <signal group="EXTINT" index="13" function="A" pad="PA13"/>
              <signal group="EXTINT" index="13" function="A" pad="PB13"/>
              <signal group="EXTINT" index="13" function="A" pad="PC13"/>
              <signal group="EXTINT" index="14" function="A" pad="PA00"/>
              <signal group="EXTINT" index="14" function="A" pad="PB14"/>
              <signal group="EXTINT" index="14" function="A" pad="PC14"/>
              <signal group="EXTINT" index="14" function="A" pad="PA14"/>
              <signal group="EXTINT" index="15" function="A" pad="PA15"/>
              <signal group="EXTINT" index="15" function="A" pad="PB15"/>
              <signal group="EXTINT" index="15" function="A" pad="PC15"/>
              <signal group="NMI" function="A" pad="PD02"/>
            </signals>
            <parameters>
              <param name="EXTINT_NUM" value="16" caption="Number of external interrupts"/>
              <param name="GCLK_ID" value="5" caption="Generic Clock index"/>
              <param name="NUMBER_OF_CONFIG_REGS" value="2" caption="Number of CONFIG registers"/>
              <param name="NUMBER_OF_INTERRUPTS" value="16" caption="Number of external interrupts (obsolete)"/>
              <param name="SECURE_IMPLEMENTED" value="0" caption="Security Configuration implemented?"/>
              <param name="INSTANCE_ID" value="13" caption="Instance index for EIC"/>
              <param name="MCLK_ID_APB" value="45" caption="Index for EIC APB clock"/>
              <param name="PAC_ID" value="13" caption="Index for EIC registers write protection"/>
            </parameters>
          </instance>
        </module>
        <module name="EVSYS" id="03601" name2="ptg_evsys_u2504_v2" version="2b0">
          <instance name="EVSYS">
            <register-group name="EVSYS" name-in-module="EVSYS" address-space="base" offset="0x4480E000"/>
            <parameters>
              <param name="ASYNCHRONOUS_CHANNELS" value="0xFFFFF000" caption="Mask of Only Asynchronous Channels"/>
              <param name="CHANNELS" value="32" caption="Total Number of Channels"/>
              <param name="CHANNELS_BITS" value="5" caption="Number of bits to select Channel"/>
              <param name="GCLK_ID_0" value="6" caption="Index of Generic Clocks for Synchronous Channels 0"/>
              <param name="GCLK_ID_1" value="7" caption="Index of Generic Clocks for Synchronous Channels 1"/>
              <param name="GCLK_ID_2" value="8" caption="Index of Generic Clocks for Synchronous Channels 2"/>
              <param name="GCLK_ID_3" value="9" caption="Index of Generic Clocks for Synchronous Channels 3"/>
              <param name="GCLK_ID_4" value="10" caption="Index of Generic Clocks for Synchronous Channels 4"/>
              <param name="GCLK_ID_5" value="11" caption="Index of Generic Clocks for Synchronous Channels 5"/>
              <param name="GCLK_ID_6" value="12" caption="Index of Generic Clocks for Synchronous Channels 6"/>
              <param name="GCLK_ID_7" value="13" caption="Index of Generic Clocks for Synchronous Channels 7"/>
              <param name="GCLK_ID_8" value="14" caption="Index of Generic Clocks for Synchronous Channels 8"/>
              <param name="GCLK_ID_9" value="15" caption="Index of Generic Clocks for Synchronous Channels 9"/>
              <param name="GCLK_ID_10" value="16" caption="Index of Generic Clocks for Synchronous Channels 10"/>
              <param name="GCLK_ID_11" value="17" caption="Index of Generic Clocks for Synchronous Channels 11"/>
              <param name="GENERATORS" value="125" caption="Total Number of Event Generators"/>
              <param name="GENERATORS_BITS" value="7" caption="Number of bits to select Event Generator"/>
              <param name="SECURE_IMPLEMENTED" value="0" caption="Security Configuration implemented?"/>
              <param name="SPLIT_IRQ_NUM" value="4" caption="Number of channels with dedicated interrupt line request"/>
              <param name="SYNCH_NUM" value="12" caption="Number of Synchronous Channels"/>
              <param name="SYNCH_NUM_BITS" value="4" caption="Number of bits to select Synchronous Channels"/>
              <param name="USERS" value="104" caption="Total Number of Event Users"/>
              <param name="USERS_BITS" value="7" caption="Number of bits to select Event User"/>
              <param name="USERS_GROUPS" value="4" caption="Number of 32-user Groups"/>
              <param name="INSTANCE_ID" value="39" caption="Instance index for EVSYS"/>
              <param name="MCLK_ID_APB" value="70" caption="Index for EVSYS APB clock"/>
              <param name="PAC_ID" value="39" caption="Index for EVSYS registers write protection"/>
            </parameters>
          </instance>
        </module>
        <module name="FCR" id="03438" name2="pfm_ctrlr_apb_v1" version="1b0">
          <instance name="FCR">
            <register-group name="FCR" name-in-module="FCR" address-space="base" offset="0x44002000"/>
            <parameters>
              <param name="INSTANCE_ID" value="1" caption="Instance index for FCR"/>
              <param name="MCLK_ID_AHB" value="4" caption="Index for FCR AHB clock"/>
              <param name="MCLK_ID_APB" value="33" caption="Index for FCR APB clock"/>
              <param name="PAC_ID" value="1" caption="Index for FCR registers write protection"/>
            </parameters>
          </instance>
        </module>
        <module name="FCW" id="03433" name2="pfm_ctrlw_apb_v1" version="1b0">
          <instance name="FCW">
            <register-group name="FCW" name-in-module="FCW" address-space="base" offset="0x44004000"/>
            <parameters>
              <param name="PFM_NUM_PAGES" value="256" caption="No of PFM Pages Per panel"/>
              <param name="PFM_PAGE_ADDR_MSB" value="11" caption="Flash Page Size MSB"/>
              <param name="PFM_PAGE_SIZE" value="4096" caption="PFM page size"/>
              <param name="PFM_PNL_ADDR_MSB" value="21" caption="Single flash panel read address MSbit (using byte addressing)"/>
              <param name="PFM_SIZE" value="8" caption="Flash Memory Parameters"/>
              <param name="PFM_SYS_ADDR_MSB" value="20" caption="The MS bit of the system byte address needed to address the entire PFM region (both panels Main)"/>
              <param name="FLASH_SIZE" value="2097152"/>
              <param name="PAGES" value="512"/>
              <param name="PAGES_PR_REGION" value="32"/>
              <param name="INSTANCE_ID" value="2" caption="Instance index for FCW"/>
              <param name="MCLK_ID_AHB" value="5" caption="Index for FCW AHB clock"/>
              <param name="MCLK_ID_APB" value="34" caption="Index for FCW APB clock"/>
              <param name="PAC_ID" value="2" caption="Index for FCW registers write protection"/>
            </parameters>
          </instance>
        </module>
        <module name="FPB" id="SYSTEM_IP" version="1.0.0">
          <instance name="FPB">
            <register-group name="FPB" name-in-module="FPB" address-space="base" offset="0xE0002000"/>
            <parameters>
              <param name="__BKPT_NUM" value="8" caption="Number of FPB breakpoint comparators"/>
            </parameters>
          </instance>
        </module>
        <module name="FPU" id="SYSTEM_IP" version="1.0.0">
          <instance name="FPU">
            <register-group name="FPU" name-in-module="FPU" address-space="base" offset="0xE000EF30"/>
            <parameters>
              <param name="TYPE" value="8" caption="FPU architecture type"/>
            </parameters>
          </instance>
        </module>
        <module name="FREQM" id="03707" name2="clk_freqm_u2257_v3" version="3a0">
          <instance name="FREQM">
            <register-group name="FREQM" name-in-module="FREQM" address-space="base" offset="0x44014000"/>
            <parameters>
              <param name="GCLK_ID_MSR_0" value="2" caption="Index of measure generic clock 0"/>
              <param name="GCLK_ID_MSR_1" value="3" caption="Index of measure generic clock 1"/>
              <param name="GCLK_ID_REF" value="4" caption="Index of reference generic clock"/>
              <param name="MSRCLK_NB" value="2" caption="Number of measured clock sources"/>
              <param name="INSTANCE_ID" value="10" caption="Instance index for FREQM"/>
              <param name="MCLK_ID_APB" value="42" caption="Index for FREQM APB clock"/>
              <param name="PAC_ID" value="10" caption="Index for FREQM registers write protection"/>
            </parameters>
          </instance>
        </module>
        <module name="FUSES" id="fuses" name2="fuses" version="1a0">
          <instance name="FUSES">
            <register-group name="FUSES_BOOTCFG1" name-in-module="FUSES_BOOTCFG1" address-space="base" offset="0x0A002000"/>
            <register-group name="FUSES_BOOTCFG2" name-in-module="FUSES_BOOTCFG1" address-space="base" offset="0x0A00A000"/>
            <register-group name="FUSES_DALCFG" name-in-module="FUSES_DALCFG" address-space="base" offset="0x0A004000"/>
            <register-group name="FUSES_USERCFG1" name-in-module="FUSES_USERCFG1" address-space="base" offset="0x0A000000"/>
            <register-group name="FUSES_USERCFG2" name-in-module="FUSES_USERCFG1" address-space="base" offset="0x0A008000"/>
            <parameters>
              <param name="RDY_MSB" value="14"/>
            </parameters>
          </instance>
        </module>
        <module name="GCLK" id="03726" name2="clk_gclk_u2122_v1" version="1d0">
          <instance name="GCLK">
            <register-group name="GCLK" name-in-module="GCLK" address-space="base" offset="0x44010000"/>
            <signals>
              <signal group="IO" index="0" function="M" pad="PA09" ioset="2"/>
              <signal group="IO" index="0" function="M" pad="PA03" ioset="1"/>
              <signal group="IO" index="1" function="M" pad="PA01" ioset="1"/>
              <signal group="IO" index="1" function="M" pad="PA10" ioset="2"/>
              <signal group="IO" index="2" function="M" pad="PC00" ioset="1"/>
              <signal group="IO" index="2" function="M" pad="PD12" ioset="2"/>
              <signal group="IO" index="3" function="M" pad="PC01" ioset="1"/>
              <signal group="IO" index="3" function="M" pad="PD05" ioset="2"/>
              <signal group="IO" index="4" function="M" pad="PC02" ioset="1"/>
              <signal group="IO" index="4" function="M" pad="PD06" ioset="2"/>
              <signal group="IO" index="5" function="M" pad="PC03" ioset="1"/>
              <signal group="IO" index="5" function="M" pad="PD07" ioset="2"/>
              <signal group="IO" index="6" function="M" pad="PA17" ioset="2"/>
              <signal group="IO" index="6" function="M" pad="PC04" ioset="1"/>
              <signal group="IO" index="7" function="M" pad="PC05" ioset="1"/>
            </signals>
            <parameters>
              <param name="GEN_BITS" value="4"/>
              <param name="GEN_NUM" value="12" caption="Number of Generic Clock Generators"/>
              <param name="GEN_NUM_MSB" value="11" caption="Number of Generic Clock Generators - 1"/>
              <param name="GEN_SOURCE_NUM_MSB" value="11" caption="Number of Generic Clock Sources - 1"/>
              <param name="IO_NUM" value="8" caption="Number of Generic Clock I/Os"/>
              <param name="NUM" value="48" caption="Number of Generic Clock Users"/>
              <param name="SOURCE_BITS" value="4"/>
              <param name="SOURCE_NUM" value="12" caption="Number of Generic Clock Sources"/>
              <param name="INSTANCE_ID" value="8" caption="Instance index for GCLK"/>
              <param name="MCLK_ID_APB" value="40" caption="Index for GCLK APB clock"/>
              <param name="PAC_ID" value="8" caption="Index for GCLK registers write protection"/>
            </parameters>
          </instance>
        </module>
        <module name="HMATRIX2" id="bus_hmatrix2_v5" name2="bus_hmatrix2_v5" version="5f0">
          <instance name="HMATRIX">
            <register-group name="HMATRIX" name-in-module="HMATRIX2" address-space="base" offset="0x44806000"/>
            <parameters>
              <param name="INSTANCE_ID" value="35" caption="Instance index for HMATRIX"/>
              <param name="MCLK_ID_AHB" value="10" caption="Index for HMATRIX AHB clock"/>
              <param name="MCLK_ID_APB" value="67" caption="Index for HMATRIX APB clock"/>
              <param name="PAC_ID" value="35" caption="Index for HMATRIX registers write protection"/>
            </parameters>
          </instance>
        </module>
        <module name="ICB" id="SYSTEM_IP" version="1.0.0">
          <instance name="ICB">
            <register-group name="ICB" name-in-module="ICB" address-space="base" offset="0xE000E000"/>
          </instance>
        </module>
        <module name="IDAU" id="04250" name2="sec_idau_v3" version="3a0">
          <instance name="IDAU">
            <register-group name="IDAU" name-in-module="IDAU" address-space="base" offset="0x4480C000"/>
            <parameters>
              <param name="INSTANCE_ID" value="38" caption="Instance index for IDAU"/>
              <param name="MCLK_ID_APB" value="69" caption="Index for IDAU APB clock"/>
              <param name="PAC_ID" value="38" caption="Index for IDAU registers write protection"/>
            </parameters>
          </instance>
        </module>
        <module name="ITM" id="SYSTEM_IP" version="1.0.0">
          <instance name="ITM">
            <register-group name="ITM" name-in-module="ITM" address-space="base" offset="0xE0000000"/>
          </instance>
        </module>
        <module name="MCLK" id="04158" name2="clk_mclk_v1" version="1a0">
          <instance name="MCLK">
            <register-group name="MCLK" name-in-module="MCLK" address-space="base" offset="0x44012000"/>
            <parameters>
              <param name="DIV_CLK_NUM" value="1"/>
              <param name="INSTANCE_ID" value="9" caption="Instance index for MCLK"/>
              <param name="MCLK_ID_APB" value="41" caption="Index for MCLK APB clock"/>
              <param name="PAC_ID" value="9" caption="Index for MCLK registers write protection"/>
            </parameters>
          </instance>
        </module>
        <module name="MPU" id="SYSTEM_IP" version="1.0.0">
          <instance name="MPU">
            <register-group name="MPU" name-in-module="MPU" address-space="base" offset="0xE000ED90"/>
            <parameters>
              <param name="__MPU_REGIONS" value="8" caption="Number of MPU regions"/>
            </parameters>
          </instance>
        </module>
        <module name="NVIC" id="SYSTEM_IP" version="1.0.0">
          <instance name="NVIC">
            <register-group name="NVIC" name-in-module="NVIC" address-space="base" offset="0xE000E100"/>
            <parameters>
              <param name="NUM_IRQ" value="158" caption="Number of interrupt request lines"/>
            </parameters>
          </instance>
        </module>
        <module name="OSC32KCTRL" id="03717" name2="osc_osc32kctrl_u2400_v2" version="2a0">
          <instance name="OSC32KCTRL">
            <register-group name="OSC32KCTRL" name-in-module="OSC32KCTRL" address-space="base" offset="0x4400E000"/>
            <signals>
              <signal group="XIN32" function="XIN32" pad="PB02"/>
              <signal group="XOUT32" function="XOUT32" pad="PB03"/>
            </signals>
            <parameters>
              <param name="INSTANCE_ID" value="7" caption="Instance index for OSC32KCTRL"/>
              <param name="MCLK_ID_APB" value="39" caption="Index for OSC32KCTRL APB clock"/>
              <param name="PAC_ID" value="7" caption="Index for OSC32KCTRL registers write protection"/>
            </parameters>
          </instance>
        </module>
        <module name="OSCCTRL" id="03718" name2="osc_oscctrl_u2401_v2" version="2b0">
          <instance name="OSCCTRL">
            <register-group name="OSCCTRL" name-in-module="OSCCTRL" address-space="base" offset="0x4400C000"/>
            <signals>
              <signal group="XIN" function="XIN" pad="PD00"/>
              <signal group="XOUT" function="XOUT" pad="PD01"/>
            </signals>
            <parameters>
              <param name="DFLL48M_ATEST_IMPLEMENTED" value="1" caption="DFLL48M ATEST register implemented"/>
              <param name="DFLL48M_ATEST_SIZE" value="8" caption="number of effective bits in DFLL48M ATEST register"/>
              <param name="DFLL48M_IS_STARTUP_OSCILLATOR" value="1" caption="DFLL48M is startup oscillator"/>
              <param name="DFLL48M_RC48MCAL0_PORVAL" value="0" caption="Defines the RC48MCAL0 register reset value after POR."/>
              <param name="DIV_8MHZ_NUM" value="2"/>
              <param name="FRACDIVS_NUM" value="1" caption="Number of FRACDIVs"/>
              <param name="FRACDIV_DIVIDER_RESET_VAL" value="32" caption="Fracdiv Divider reset value"/>
              <param name="FRACDIV_PLLSRC" value="0" caption="Indice of the PLL that is source of the FRACDIV"/>
              <param name="GCLK_ID_DFLL48M" value="0" caption="Index of Generic Clock for DFLL48"/>
              <param name="GCLK_ID_PLL" value="1" caption="Index of Generic Clock for PLL"/>
              <param name="PLLS_NUM" value="1" caption="Number of PLLs"/>
              <param name="PLL0_OUTPUTS_NUM" value="6" caption="number of clock outputs for PLL0"/>
              <param name="PLL1_OUTPUTS_NUM" value="0" caption="number of clock outputs for PLL1"/>
              <param name="USBHS_NUM" value="1" caption="Number of usbhs clock requests"/>
              <param name="XOSC_ATEST_IMPLEMENTED" value="1" caption="XOSC ATEST register implemented"/>
              <param name="XOSC_ATEST_SIZE" value="4" caption="number of effective bits in XOSC ATEST register"/>
              <param name="XOSC_CFD_CLK_SELECT_SIZE" value="4" caption="Clock fail prescaler size"/>
              <param name="XOSC_CFD_HAS_RETENTION" value="0" caption="Clock fail detected for xosc is in tetention domain"/>
              <param name="INSTANCE_ID" value="6" caption="Instance index for OSCCTRL"/>
              <param name="MCLK_ID_APB" value="38" caption="Index for OSCCTRL APB clock"/>
              <param name="PAC_ID" value="6" caption="Index for OSCCTRL registers write protection"/>
            </parameters>
          </instance>
        </module>
        <module name="PAC" id="03585" name2="sec_pac_u2120_v2" version="2b0">
          <instance name="PAC">
            <register-group name="PAC" name-in-module="PAC" address-space="base" offset="0x4401C000"/>
            <parameters>
              <param name="HMATRIX1_IMPLEMENTED" value="0"/>
              <param name="HPB_NUM" value="4" caption="Number of bridges AHB/APB"/>
              <param name="SECURE_IMPLEMENTED" value="0" caption="Security Configuration implemented?"/>
              <param name="INSTANCE_ID" value="14" caption="Instance index for PAC"/>
              <param name="MCLK_ID_AHB" value="6" caption="Index for PAC AHB clock"/>
              <param name="MCLK_ID_APB" value="46" caption="Index for PAC APB clock"/>
              <param name="PAC_ID" value="14" caption="Index for PAC registers write protection"/>
            </parameters>
          </instance>
        </module>
        <module name="PCC" id="03711" name2="ppi_pcc_u2017_v1" version="1c0">
          <instance name="PCC">
            <register-group name="PCC" name-in-module="PCC" address-space="base" offset="0x45018000"/>
            <signals>
              <signal group="CLK" function="K" pad="PC05" ioset="1"/>
              <signal group="DATA" index="0" function="K" pad="PC01" ioset="1"/>
              <signal group="DATA" index="1" function="K" pad="PC02" ioset="1"/>
              <signal group="DATA" index="2" function="K" pad="PC03" ioset="1"/>
              <signal group="DATA" index="3" function="K" pad="PB07" ioset="1"/>
              <signal group="DATA" index="4" function="K" pad="PB08" ioset="1"/>
              <signal group="DATA" index="5" function="K" pad="PB09" ioset="1"/>
              <signal group="DATA" index="6" function="K" pad="PB10" ioset="1"/>
              <signal group="DATA" index="7" function="K" pad="PC00" ioset="1"/>
              <signal group="DATA" index="8" function="K" pad="PC15" ioset="1"/>
              <signal group="DATA" index="9" function="K" pad="PC16" ioset="1"/>
              <signal group="DATA" index="10" function="K" pad="PC17" ioset="1"/>
              <signal group="DATA" index="11" function="K" pad="PC18" ioset="1"/>
              <signal group="DATA" index="12" function="K" pad="PC19" ioset="1"/>
              <signal group="DATA" index="13" function="K" pad="PC20" ioset="1"/>
              <signal group="DEN1" function="K" pad="PA10" ioset="1 2"/>
              <signal group="DEN1" function="K" pad="PC04" ioset="1"/>
              <signal group="DEN2" function="K" pad="PC14" ioset="1"/>
              <signal group="DEN2" function="K" pad="PD02" ioset="1 2"/>
            </signals>
            <parameters>
              <param name="DATA_SIZE" value="14"/>
              <param name="DMAC_ID_RX" value="67"/>
              <param name="INSTANCE_ID" value="76" caption="Instance index for PCC"/>
              <param name="MCLK_ID_APB" value="108" caption="Index for PCC APB clock"/>
              <param name="PAC_ID" value="76" caption="Index for PCC registers write protection"/>
            </parameters>
          </instance>
        </module>
        <module name="PDEC" id="03604" name2="qei_pdec_u2263_v1" version="1b0">
          <instance name="PDEC">
            <register-group name="PDEC" name-in-module="PDEC" address-space="base" offset="0x4501C000"/>
            <signals>
              <signal group="QDI" index="0" function="G" pad="PB04" ioset="1"/>
              <signal group="QDI" index="0" function="G" pad="PB07" ioset="2"/>
              <signal group="QDI" index="1" function="G" pad="PB05" ioset="1"/>
              <signal group="QDI" index="1" function="G" pad="PB08" ioset="2"/>
              <signal group="QDI" index="2" function="G" pad="PB09" ioset="2"/>
              <signal group="QDI" index="2" function="G" pad="PB13" ioset="1"/>
            </signals>
            <parameters>
              <param name="CC_NUM" value="2" caption="Number of Compare Channels units"/>
              <param name="GCLK_ID" value="38" caption="Index of Generic Clocks for Synchronous Channels"/>
              <param name="INSTANCE_ID" value="78" caption="Instance index for PDEC"/>
              <param name="MCLK_ID_APB" value="110" caption="Index for PDEC APB clock"/>
              <param name="PAC_ID" value="78" caption="Index for PDEC registers write protection"/>
            </parameters>
          </instance>
        </module>
        <module name="PM" id="03926" name2="pwr_rpmu_pm_v1" version="1b0">
          <instance name="PM">
            <register-group name="PM" name-in-module="PM" address-space="base" offset="0x44006000"/>
            <signals>
              <signal group="RESET_N" function="default" pad="RESET_N"/>
            </signals>
            <parameters>
              <param name="BACKUP_IMPLEMENTED" value="1" caption="Backup domain is implemented"/>
              <param name="INSTANCE_ID" value="3" caption="Instance index for PM"/>
              <param name="MCLK_ID_APB" value="35" caption="Index for PM APB clock"/>
              <param name="PAC_ID" value="3" caption="Index for PM registers write protection"/>
            </parameters>
          </instance>
        </module>
        <module name="PORT" id="03720" name2="gpio_port_u2210_v4" version="4a0">
          <instance name="PORT">
            <register-group name="PORT" name-in-module="PORT" address-space="base" offset="0x44800000"/>
            <signals>
              <signal group="P" index="0" function="default" pad="PA00"/>
              <signal group="P" index="1" function="default" pad="PA01"/>
              <signal group="P" index="2" function="default" pad="PA02"/>
              <signal group="P" index="3" function="default" pad="PA03"/>
              <signal group="P" index="4" function="default" pad="PA04"/>
              <signal group="P" index="5" function="default" pad="PA05"/>
              <signal group="P" index="6" function="default" pad="PA06"/>
              <signal group="P" index="7" function="default" pad="PA07"/>
              <signal group="P" index="8" function="default" pad="PA08"/>
              <signal group="P" index="9" function="default" pad="PA09"/>
              <signal group="P" index="10" function="default" pad="PA10"/>
              <signal group="P" index="11" function="default" pad="PA11"/>
              <signal group="P" index="12" function="default" pad="PA12"/>
              <signal group="P" index="13" function="default" pad="PA13"/>
              <signal group="P" index="14" function="default" pad="PA14"/>
              <signal group="P" index="15" function="default" pad="PA15"/>
              <signal group="P" index="16" function="default" pad="PA16"/>
              <signal group="P" index="17" function="default" pad="PA17"/>
              <signal group="P" index="18" function="default" pad="PA18"/>
              <signal group="P" index="19" function="default" pad="PA19"/>
              <signal group="P" index="32" function="default" pad="PB00"/>
              <signal group="P" index="33" function="default" pad="PB01"/>
              <signal group="P" index="34" function="default" pad="PB02"/>
              <signal group="P" index="35" function="default" pad="PB03"/>
              <signal group="P" index="36" function="default" pad="PB04"/>
              <signal group="P" index="37" function="default" pad="PB05"/>
              <signal group="P" index="38" function="default" pad="PB06"/>
              <signal group="P" index="39" function="default" pad="PB07"/>
              <signal group="P" index="40" function="default" pad="PB08"/>
              <signal group="P" index="41" function="default" pad="PB09"/>
              <signal group="P" index="42" function="default" pad="PB10"/>
              <signal group="P" index="43" function="default" pad="PB11"/>
              <signal group="P" index="44" function="default" pad="PB12"/>
              <signal group="P" index="45" function="default" pad="PB13"/>
              <signal group="P" index="46" function="default" pad="PB14"/>
              <signal group="P" index="47" function="default" pad="PB15"/>
              <signal group="P" index="48" function="default" pad="PB16"/>
              <signal group="P" index="49" function="default" pad="PB17"/>
              <signal group="P" index="64" function="default" pad="PC00"/>
              <signal group="P" index="65" function="default" pad="PC01"/>
              <signal group="P" index="66" function="default" pad="PC02"/>
              <signal group="P" index="67" function="default" pad="PC03"/>
              <signal group="P" index="68" function="default" pad="PC04"/>
              <signal group="P" index="69" function="default" pad="PC05"/>
              <signal group="P" index="70" function="default" pad="PC06"/>
              <signal group="P" index="71" function="default" pad="PC07"/>
              <signal group="P" index="73" function="default" pad="PC09"/>
              <signal group="P" index="74" function="default" pad="PC10"/>
              <signal group="P" index="75" function="default" pad="PC11"/>
              <signal group="P" index="76" function="default" pad="PC12"/>
              <signal group="P" index="77" function="default" pad="PC13"/>
              <signal group="P" index="78" function="default" pad="PC14"/>
              <signal group="P" index="79" function="default" pad="PC15"/>
              <signal group="P" index="80" function="default" pad="PC16"/>
              <signal group="P" index="81" function="default" pad="PC17"/>
              <signal group="P" index="82" function="default" pad="PC18"/>
              <signal group="P" index="83" function="default" pad="PC19"/>
              <signal group="P" index="84" function="default" pad="PC20"/>
              <signal group="P" index="96" function="default" pad="PD00"/>
              <signal group="P" index="97" function="default" pad="PD01"/>
              <signal group="P" index="98" function="default" pad="PD02"/>
              <signal group="P" index="99" function="default" pad="PD03"/>
              <signal group="P" index="100" function="default" pad="PD04"/>
              <signal group="P" index="101" function="default" pad="PD05"/>
              <signal group="P" index="102" function="default" pad="PD06"/>
              <signal group="P" index="103" function="default" pad="PD07"/>
              <signal group="P" index="104" function="default" pad="PD08"/>
              <signal group="P" index="105" function="default" pad="PD09"/>
              <signal group="P" index="106" function="default" pad="PD10"/>
              <signal group="P" index="107" function="default" pad="PD11"/>
              <signal group="P" index="108" function="default" pad="PD12"/>
            </signals>
            <parameters>
              <param name="AHB_IMPLEMENTED" value="0"/>
              <param name="BITS" value="118"/>
              <param name="DRVSTR" value="0" caption="Number of DRVSTR bits (0/1/2)"/>
              <param name="EV_NUM" value="4"/>
              <param name="GROUPS" value="4"/>
              <param name="HADDR_MSB" value="31" caption="AHB bus address MSB"/>
              <param name="IOBUS_IMPLEMENTED" value="0"/>
              <param name="MSB" value="117"/>
              <param name="ODRAIN" value="1" caption="ODRAIN supported?"/>
              <param name="PPP_IMPLEMENTED" value="0" caption="IOBUS2 implemented?"/>
              <param name="SECURE_IMPLEMENTED" value="0" caption="Secure I/Os supported?"/>
              <param name="SLEWLIM" value="2" caption="Number of SLEWLIM bits (0/1/2)"/>
              <param name="INSTANCE_ID" value="32" caption="Instance index for PORT"/>
              <param name="MCLK_ID_APB" value="64" caption="Index for PORT APB clock"/>
              <param name="PAC_ID" value="32" caption="Index for PORT registers write protection"/>
            </parameters>
          </instance>
        </module>
        <module name="PRM" id="03575" name2="prm_boot_ahb_v1" version="1a0">
          <instance name="PRM">
            <register-group name="PRM" name-in-module="PRM" address-space="base" offset="0x4480A000"/>
            <parameters>
              <param name="PRMWS_DEFAULT" value="0" caption="Default value of PRMWS register field"/>
              <param name="ROM_KEN" value="0" caption="Value driven on to ROM's KEN input"/>
              <param name="ROM_SPLIT" value="0x1C00" caption="Address defining first restricted address"/>
              <param name="INSTANCE_ID" value="37" caption="Instance index for PRM"/>
              <param name="MCLK_ID_AHB" value="12" caption="Index for PRM AHB clock"/>
              <param name="MCLK_ID_APB" value="68" caption="Index for PRM APB clock"/>
              <param name="PAC_ID" value="37" caption="Index for PRM registers write protection"/>
            </parameters>
          </instance>
        </module>
        <module name="PTC" id="03721" name2="afe_ptc_ctrl_u2215_v6" version="6a0">
          <instance name="PTC">
            <register-group name="PTC" name-in-module="PTC" address-space="base" offset="0x45014000"/>
            <signals>
              <signal group="DRV" index="0" function="N" pad="PA09"/>
              <signal group="DRV" index="1" function="N" pad="PA10"/>
              <signal group="DRV" index="2" function="N" pad="PA11"/>
              <signal group="DRV" index="3" function="N" pad="PA12"/>
              <signal group="DRV" index="4" function="N" pad="PB00"/>
              <signal group="DRV" index="5" function="N" pad="PB01"/>
              <signal group="DRV" index="6" function="N" pad="PB07"/>
              <signal group="DRV" index="7" function="N" pad="PB08"/>
              <signal group="DRV" index="8" function="N" pad="PB09"/>
              <signal group="DRV" index="9" function="N" pad="PB10"/>
              <signal group="DRV" index="10" function="N" pad="PC00"/>
              <signal group="DRV" index="11" function="N" pad="PC01"/>
              <signal group="DRV" index="12" function="N" pad="PC02"/>
              <signal group="DRV" index="13" function="N" pad="PC03"/>
              <signal group="DRV" index="14" function="N" pad="PC04"/>
              <signal group="DRV" index="15" function="N" pad="PC05"/>
              <signal group="DRV" index="16" function="N" pad="PC06"/>
              <signal group="DRV" index="17" function="N" pad="PC07"/>
              <signal group="DRV" index="18" function="N" pad="PC13"/>
              <signal group="DRV" index="19" function="N" pad="PC09"/>
              <signal group="DRV" index="20" function="N" pad="PC10"/>
              <signal group="DRV" index="21" function="N" pad="PC11"/>
              <signal group="DRV" index="22" function="N" pad="PC12"/>
              <signal group="DRV" index="23" function="N" pad="PC20"/>
              <signal group="DRV" index="24" function="N" pad="PB16"/>
              <signal group="DRV" index="25" function="N" pad="PB17"/>
              <signal group="DRV" index="26" function="N" pad="PC14"/>
              <signal group="DRV" index="27" function="N" pad="PC15"/>
              <signal group="DRV" index="28" function="N" pad="PC16"/>
              <signal group="DRV" index="29" function="N" pad="PC17"/>
              <signal group="DRV" index="30" function="N" pad="PC18"/>
              <signal group="DRV" index="31" function="N" pad="PC19"/>
              <signal group="ECI" index="0" function="N" pad="PA18"/>
              <signal group="ECI" index="1" function="N" pad="PA19"/>
            </signals>
            <parameters>
              <param name="DMAC_ID_EOC" value="64" caption="Index of DMA EOC trigger"/>
              <param name="DMAC_ID_SEQ" value="62" caption="Index of DMA SEQ trigger"/>
              <param name="DMAC_ID_WCOMP" value="63" caption="Index of DMA WCOMP trigger"/>
              <param name="GCLK_ID" value="35" caption="Index of Generic Clock"/>
              <param name="LINES_NUM" value="32" caption="Number of PTC lines"/>
              <param name="INSTANCE_ID" value="74" caption="Instance index for PTC"/>
              <param name="MCLK_ID_APB" value="106" caption="Index for PTC APB clock"/>
              <param name="PAC_ID" value="74" caption="Index for PTC registers write protection"/>
            </parameters>
          </instance>
        </module>
        <module name="RSTC" id="03926" name2="pwr_rpmu_rstc_v1" version="1b0">
          <instance name="RSTC">
            <register-group name="RSTC" name-in-module="RSTC" address-space="base" offset="0x4400A000"/>
            <parameters>
              <param name="BACKUP_IMPLEMENTED" value="1"/>
              <param name="CM_DBGRESET_STRETCHED" value="3" caption="Reset stretcher size for Cortex CPU related to DBGRESET."/>
              <param name="CM_HRESET_N_STRETCHED" value="3" caption="Reset stretcher size for Cortex CPU related to HRESETn."/>
              <param name="CM_PORESET_STRETCHED" value="3" caption="Reset stretcher size for Cortex CPU related to PORESET."/>
              <param name="HIB_IMPLEMENTED" value="1"/>
              <param name="VBAT_IMPLEMENTED" value="1" caption="One if VBAT (Battery backup mode) is supported"/>
              <param name="INSTANCE_ID" value="5" caption="Instance index for RSTC"/>
              <param name="MCLK_ID_APB" value="37" caption="Index for RSTC APB clock"/>
              <param name="PAC_ID" value="5" caption="Index for RSTC registers write protection"/>
            </parameters>
          </instance>
        </module>
        <module name="RTC" id="03608" name2="tmr_rtc_u2250_v3" version="3b0">
          <instance name="RTC">
            <register-group name="RTC" name-in-module="RTC" address-space="base" offset="0x44018000"/>
            <signals>
              <signal group="IN" index="0" function="RTC_IN" pad="PB06"/>
              <signal group="IN" index="1" function="RTC_IN" pad="PB01"/>
              <signal group="IN" index="2" function="RTC_IN" pad="PB14"/>
              <signal group="IN" index="3" function="RTC_IN" pad="PB15"/>
              <signal group="IN" index="4" function="RTC_IN" pad="PB13"/>
              <signal group="OUT" index="0" function="RTC_OUT" pad="PB05"/>
              <signal group="OUT" index="1" function="RTC_OUT" pad="PB00"/>
              <signal group="OUT" index="2" function="RTC_OUT" pad="PB11"/>
              <signal group="OUT" index="3" function="RTC_OUT" pad="PB12"/>
              <signal group="OUT" index="4" function="RTC_OUT" pad="PB16"/>
            </signals>
            <parameters>
              <param name="DMAC_ID_TIMESTAMP" value="4" caption="DMA RTC timestamp trigger"/>
              <param name="NUM_OF_ALARMS" value="2" caption="Number of Alarms"/>
              <param name="NUM_OF_BKREGS" value="0" caption="Number of Backup Registers"/>
              <param name="NUM_OF_COMP16" value="4" caption="Number of 16-bit Comparators"/>
              <param name="NUM_OF_TAMPERS" value="8" caption="Number of Tamper Inputs"/>
              <param name="INSTANCE_ID" value="12" caption="Instance index for RTC"/>
              <param name="MCLK_ID_APB" value="44" caption="Index for RTC APB clock"/>
              <param name="PAC_ID" value="12" caption="Index for RTC registers write protection"/>
            </parameters>
          </instance>
        </module>
        <module name="SCB" id="SYSTEM_IP" version="1.0.0">
          <instance name="SCB">
            <register-group name="SCB" name-in-module="SCB" address-space="base" offset="0xE000ED00"/>
          </instance>
        </module>
        <module name="SDMMC" id="03592" name2="emb_sdmmc_v2" version="2a0">
          <instance name="SDMMC0">
            <register-group name="SDMMC0" name-in-module="SDMMC" address-space="base" offset="0x45026000"/>
            <signals>
              <signal group="SDCD" function="I" pad="PA10" ioset="1"/>
              <signal group="SDCD" function="I" pad="PA12" ioset="1"/>
              <signal group="SDCD" function="I" pad="PD12" ioset="1"/>
              <signal group="SDCK" function="I" pad="PD10" ioset="1"/>
              <signal group="SDCMD" function="I" pad="PD06" ioset="1"/>
              <signal group="SDDAT" index="0" function="I" pad="PD07" ioset="1"/>
              <signal group="SDDAT" index="1" function="I" pad="PD11" ioset="1"/>
              <signal group="SDDAT" index="2" function="I" pad="PD08" ioset="1"/>
              <signal group="SDDAT" index="3" function="I" pad="PD09" ioset="1"/>
              <signal group="SDWP" function="I" pad="PB00" ioset="1"/>
              <signal group="SDWP" function="I" pad="PD05" ioset="1"/>
            </signals>
            <parameters>
              <param name="CARD_DATA_SIZE" value="4"/>
              <param name="CLOCK_MULTIPLIER" value="2" caption="Multiplier between &quot;sd_mult_src_clock&quot; and &quot;sd_src_clock&quot;"/>
              <param name="DDR50_SUPPORT" value="0" caption="SD - UHS DDR50 Support Implemented"/>
              <param name="DIVBY2_FOR_SDSRCCLK" value="1" caption="Div-by-2 Source Clock is Implemented"/>
              <param name="DLL_NB_OF_PHASES" value="16"/>
              <param name="EIGHT_BITS_BUS_WIDTH" value="0" caption="Data Bus Width"/>
              <param name="GCLK_ID" value="44"/>
              <param name="GCLK_ID_SLOW" value="18"/>
              <param name="GLOBAL_INTERRUPT" value="1" caption="Global Interrupt"/>
              <param name="HSDDR_SUPPORT" value="0" caption="e.MMC - HSDDR Support Implemented"/>
              <param name="HS200_SUPPORT" value="0" caption="e.MMC - HS200 Support Implemented"/>
              <param name="MAX_BLOCK_LENGTH" value="512" caption="Maximum Block Length"/>
              <param name="MULTIPLE_SLOTS" value="1" caption="Multiple Slots Support Enabled"/>
              <param name="MULT_SRC_CLK_GATED" value="1" caption="Internal Clock Gater is Implemented"/>
              <param name="PROGRAMMABLE_CLK_GENERATOR" value="1" caption="Programmabe Clock Generator is Implemented"/>
              <param name="RETUNING_TIMER" value="0" caption="Retuning Timer"/>
              <param name="RETUNING_TIMER_MAX_VALUE" value="0" caption="Retuning Timer Counter Max Value"/>
              <param name="SDCD_DEBOUNCE_PERIOD" value="328" caption="Debounce Period Value"/>
              <param name="SDR12_SUPPORT" value="0" caption="SD - UHS SDR12 Support Implemented"/>
              <param name="SDR25_SUPPORT" value="0" caption="SD - UHS SDR25 Support Implemented"/>
              <param name="SDR50_SUPPORT" value="0" caption="SD - UHS SDR50 Support Implemented"/>
              <param name="SDR104_SUPPORT" value="0" caption="SD - UHS SDR104 Support Implemented"/>
              <param name="SD_SRC_CLOCK_FREQ" value="0" caption="Source Clock Frequency (MHz)"/>
              <param name="SHARED_BUS" value="0" caption="Shared Bus Enabled"/>
              <param name="SLOT_TYPE" value="0" caption="Slot Usage"/>
              <param name="TIMEOUT_CLK_DIVISION" value="1" caption="Division of TIMEOUT CLOCK compared to &quot;sd_src_clock&quot;"/>
              <param name="TIMEOUT_CLK_FREQ" value="12" caption="TIMEOUT CLOCK frequency"/>
              <param name="TIMEOUT_CLK_FREQ_UNIT" value="1" caption="TIMEOUT CLOCK frequency unit (0=KHz , 1=MHz)"/>
              <param name="TUNING_FOR_SDR50" value="0" caption="SDR50 Tuning Support Enabled"/>
              <param name="USER_DEBOUNCE" value="0" caption="User Debouncing"/>
              <param name="INSTANCE_ID" value="83" caption="Instance index for SDMMC0"/>
              <param name="MCLK_ID_AHB" value="17" caption="Index for SDMMC0 AHB clock"/>
              <param name="PAC_ID" value="83" caption="Index for SDMMC0 registers write protection"/>
            </parameters>
          </instance>
          <instance name="SDMMC1">
            <register-group name="SDMMC1" name-in-module="SDMMC" address-space="base" offset="0x45028000"/>
            <signals>
              <signal group="SDCD" function="I" pad="PC04" ioset="1"/>
              <signal group="SDCK" function="I" pad="PC05" ioset="1"/>
              <signal group="SDCMD" function="I" pad="PB07" ioset="1"/>
              <signal group="SDDAT" index="0" function="I" pad="PB10" ioset="1"/>
              <signal group="SDDAT" index="1" function="I" pad="PC00" ioset="1"/>
              <signal group="SDDAT" index="2" function="I" pad="PC01" ioset="1"/>
              <signal group="SDDAT" index="3" function="I" pad="PC02" ioset="1"/>
              <signal group="SDWP" function="I" pad="PC03" ioset="1"/>
            </signals>
            <parameters>
              <param name="CARD_DATA_SIZE" value="4"/>
              <param name="CLOCK_MULTIPLIER" value="2" caption="Multiplier between &quot;sd_mult_src_clock&quot; and &quot;sd_src_clock&quot;"/>
              <param name="DDR50_SUPPORT" value="0" caption="SD - UHS DDR50 Support Implemented"/>
              <param name="DIVBY2_FOR_SDSRCCLK" value="1" caption="Div-by-2 Source Clock is Implemented"/>
              <param name="DLL_NB_OF_PHASES" value="16"/>
              <param name="EIGHT_BITS_BUS_WIDTH" value="0" caption="Data Bus Width"/>
              <param name="GCLK_ID" value="45"/>
              <param name="GCLK_ID_SLOW" value="18"/>
              <param name="GLOBAL_INTERRUPT" value="1" caption="Global Interrupt"/>
              <param name="HSDDR_SUPPORT" value="0" caption="e.MMC - HSDDR Support Implemented"/>
              <param name="HS200_SUPPORT" value="0" caption="e.MMC - HS200 Support Implemented"/>
              <param name="MAX_BLOCK_LENGTH" value="512" caption="Maximum Block Length"/>
              <param name="MULTIPLE_SLOTS" value="1" caption="Multiple Slots Support Enabled"/>
              <param name="MULT_SRC_CLK_GATED" value="1" caption="Internal Clock Gater is Implemented"/>
              <param name="PROGRAMMABLE_CLK_GENERATOR" value="1" caption="Programmabe Clock Generator is Implemented"/>
              <param name="RETUNING_TIMER" value="0" caption="Retuning Timer"/>
              <param name="RETUNING_TIMER_MAX_VALUE" value="0" caption="Retuning Timer Counter Max Value"/>
              <param name="SDCD_DEBOUNCE_PERIOD" value="328" caption="Debounce Period Value"/>
              <param name="SDR12_SUPPORT" value="0" caption="SD - UHS SDR12 Support Implemented"/>
              <param name="SDR25_SUPPORT" value="0" caption="SD - UHS SDR25 Support Implemented"/>
              <param name="SDR50_SUPPORT" value="0" caption="SD - UHS SDR50 Support Implemented"/>
              <param name="SDR104_SUPPORT" value="0" caption="SD - UHS SDR104 Support Implemented"/>
              <param name="SD_SRC_CLOCK_FREQ" value="0" caption="Source Clock Frequency (MHz)"/>
              <param name="SHARED_BUS" value="0" caption="Shared Bus Enabled"/>
              <param name="SLOT_TYPE" value="0" caption="Slot Usage"/>
              <param name="TIMEOUT_CLK_DIVISION" value="1" caption="Division of TIMEOUT CLOCK compared to &quot;sd_src_clock&quot;"/>
              <param name="TIMEOUT_CLK_FREQ" value="12" caption="TIMEOUT CLOCK frequency"/>
              <param name="TIMEOUT_CLK_FREQ_UNIT" value="1" caption="TIMEOUT CLOCK frequency unit (0=KHz , 1=MHz)"/>
              <param name="TUNING_FOR_SDR50" value="0" caption="SDR50 Tuning Support Enabled"/>
              <param name="USER_DEBOUNCE" value="0" caption="User Debouncing"/>
              <param name="INSTANCE_ID" value="84" caption="Instance index for SDMMC1"/>
              <param name="MCLK_ID_AHB" value="18" caption="Index for SDMMC1 AHB clock"/>
              <param name="PAC_ID" value="84" caption="Index for SDMMC1 registers write protection"/>
            </parameters>
          </instance>
        </module>
        <module name="SERCOM" id="03715" name2="com_sercom_u2201_v6" version="6c0">
          <instance name="SERCOM0">
            <register-group name="SERCOM0" name-in-module="SERCOM" address-space="base" offset="0x44810000"/>
            <signals>
              <signal group="PAD" index="0" function="C" pad="PC10" ioset="1"/>
              <signal group="PAD" index="0" function="C" pad="PD06" ioset="3"/>
              <signal group="PAD" index="1" function="C" pad="PC11" ioset="1"/>
              <signal group="PAD" index="1" function="C" pad="PD07" ioset="3"/>
              <signal group="PAD" index="2" function="C" pad="PC12" ioset="1"/>
              <signal group="PAD" index="2" function="C" pad="PD05" ioset="3"/>
              <signal group="PAD" index="3" function="C" pad="PC13" ioset="1"/>
              <signal group="PAD" index="3" function="C" pad="PD12" ioset="3"/>
            </signals>
            <parameters>
              <param name="CLK_REDUCTION" value="1" caption="Reduce clock options to pin 1 for SPI and USART"/>
              <param name="DMA" value="1" caption="DMA support implemented?"/>
              <param name="DMAC_ID_RX" value="5" caption="Index of DMA RX trigger"/>
              <param name="DMAC_ID_TX" value="6" caption="Index of DMA TX trigger"/>
              <param name="FIFO_IMPLEMENTED" value="1" caption="FIFO Rx/Tx implemented?"/>
              <param name="FIFO_SIZE" value="16" caption="Rx-Tx FIFO size in bytes"/>
              <param name="FSYNC_IMPLEMENTED" value="1" caption="SPI Frame Synch mode implemented?"/>
              <param name="GCLK_ID_CORE" value="19"/>
              <param name="GCLK_ID_SLOW" value="18"/>
              <param name="SPI" value="1" caption="SPI mode implemented?"/>
              <param name="TWIM" value="1" caption="TWI Master mode implemented?"/>
              <param name="TWIS" value="1" caption="TWI Slave mode implemented?"/>
              <param name="ULTRA_IMPLEMENTATION" value="0" caption="ULTRA platform compatibility?"/>
              <param name="USART" value="1" caption="USART mode implemented?"/>
              <param name="USART_AUTOBAUD" value="1" caption="USART autobaud implemented?"/>
              <param name="USART_IRDA" value="1" caption="USART IrDA implemented?"/>
              <param name="USART_ISO7816" value="1" caption="USART ISO7816 mode implemented?"/>
              <param name="USART_LIN_MASTER" value="1" caption="USART LIN Master mode implemented?"/>
              <param name="USART_RS485" value="1" caption="USART RS485 mode implemented?"/>
              <param name="INSTANCE_ID" value="40" caption="Instance index for SERCOM0"/>
              <param name="MCLK_ID_APB" value="71" caption="Index for SERCOM0 APB clock"/>
              <param name="PAC_ID" value="40" caption="Index for SERCOM0 registers write protection"/>
              <param name="USART_ERROR_INT_SRC" value="44" caption="USART/SPI/I2C Error"/>
              <param name="USART_TX_READY_INT_SRC" value="45" caption="USART-SPI Data Register Empty/ I2C Stop Received"/>
              <param name="USART_TX_COMPLETE_INT_SRC" value="46" caption="USART-SPI Transmit Complete/ I2C Address Match"/>
              <param name="USART_RX_INT_SRC" value="47" caption="USART-SPI Receive Complete/ I2C Data Ready"/>
              <param name="SPI_TX_READY_INT_SRC" value="45" caption="USART-SPI Data Register Empty/ I2C Stop Received"/>
              <param name="SPI_TX_COMPLETE_INT_SRC" value="46" caption="USART-SPI Transmit Complete/ I2C Address Match"/>
              <param name="SPI_RX_INT_SRC" value="47" caption="USART-SPI Receive Complete/ I2C Data Ready"/>
              <param name="I2C_0_INT_SRC" value="44" caption="USART/SPI/I2C Error"/>
              <param name="I2C_1_INT_SRC" value="47" caption="USART-SPI Receive Complete/ I2C Data Ready"/>
              <param name="I2C_2_INT_SRC" value="48" caption="USART Receive Start/ SPI Slave Select Low/ I2C TX FIFO Empty"/>
              <param name="I2C_3_INT_SRC" value="49" caption="USART Clear To Send Input Change/ I2C RX FIFO Full"/>
            </parameters>
          </instance>
          <instance name="SERCOM1">
            <register-group name="SERCOM1" name-in-module="SERCOM" address-space="base" offset="0x44812000"/>
            <signals>
              <signal group="PAD" index="0" function="C" pad="PD08" ioset="1"/>
              <signal group="PAD" index="1" function="C" pad="PD09" ioset="1"/>
              <signal group="PAD" index="2" function="C" pad="PD10" ioset="1"/>
              <signal group="PAD" index="3" function="C" pad="PD11" ioset="1"/>
            </signals>
            <parameters>
              <param name="CLK_REDUCTION" value="1" caption="Reduce clock options to pin 1 for SPI and USART"/>
              <param name="DMA" value="1" caption="DMA support implemented?"/>
              <param name="DMAC_ID_RX" value="7" caption="Index of DMA RX trigger"/>
              <param name="DMAC_ID_TX" value="8" caption="Index of DMA TX trigger"/>
              <param name="FIFO_IMPLEMENTED" value="1" caption="FIFO Rx/Tx implemented?"/>
              <param name="FIFO_SIZE" value="8" caption="Rx-Tx FIFO size in bytes"/>
              <param name="FSYNC_IMPLEMENTED" value="1" caption="SPI Frame Synch mode implemented?"/>
              <param name="GCLK_ID_CORE" value="20"/>
              <param name="GCLK_ID_SLOW" value="18"/>
              <param name="SPI" value="1" caption="SPI mode implemented?"/>
              <param name="TWIM" value="1" caption="TWI Master mode implemented?"/>
              <param name="TWIS" value="1" caption="TWI Slave mode implemented?"/>
              <param name="ULTRA_IMPLEMENTATION" value="0" caption="ULTRA platform compatibility?"/>
              <param name="USART" value="1" caption="USART mode implemented?"/>
              <param name="USART_AUTOBAUD" value="1" caption="USART autobaud implemented?"/>
              <param name="USART_IRDA" value="1" caption="USART IrDA implemented?"/>
              <param name="USART_ISO7816" value="1" caption="USART ISO7816 mode implemented?"/>
              <param name="USART_LIN_MASTER" value="1" caption="USART LIN Master mode implemented?"/>
              <param name="USART_RS485" value="1" caption="USART RS485 mode implemented?"/>
              <param name="INSTANCE_ID" value="41" caption="Instance index for SERCOM1"/>
              <param name="MCLK_ID_APB" value="72" caption="Index for SERCOM1 APB clock"/>
              <param name="PAC_ID" value="41" caption="Index for SERCOM1 registers write protection"/>
              <param name="USART_ERROR_INT_SRC" value="50" caption="USART/SPI/I2C Error"/>
              <param name="USART_TX_READY_INT_SRC" value="51" caption="USART-SPI Data Register Empty/ I2C Stop Received"/>
              <param name="USART_TX_COMPLETE_INT_SRC" value="52" caption="USART-SPI Transmit Complete/ I2C Address Match"/>
              <param name="USART_RX_INT_SRC" value="53" caption="USART-SPI Receive Complete/ I2C Data Ready"/>
              <param name="SPI_TX_READY_INT_SRC" value="51" caption="USART-SPI Data Register Empty/ I2C Stop Received"/>
              <param name="SPI_TX_COMPLETE_INT_SRC" value="52" caption="USART-SPI Transmit Complete/ I2C Address Match"/>
              <param name="SPI_RX_INT_SRC" value="53" caption="USART-SPI Receive Complete/ I2C Data Ready"/>
              <param name="I2C_0_INT_SRC" value="50" caption="USART/SPI/I2C Error"/>
              <param name="I2C_1_INT_SRC" value="53" caption="USART-SPI Receive Complete/ I2C Data Ready"/>
              <param name="I2C_2_INT_SRC" value="54" caption="USART Receive Start/ SPI Slave Select Low/ I2C TX FIFO Empty"/>
              <param name="I2C_3_INT_SRC" value="55" caption="USART Clear To Send Input Change/ I2C RX FIFO Full"/>
            </parameters>
          </instance>
          <instance name="SERCOM2">
            <register-group name="SERCOM2" name-in-module="SERCOM" address-space="base" offset="0x44814000"/>
            <signals>
              <signal group="PAD" index="0" function="D" pad="PC11" ioset="1"/>
              <signal group="PAD" index="0" function="C" pad="PC06" ioset="4"/>
              <signal group="PAD" index="0" function="C" pad="PC15" ioset="2"/>
              <signal group="PAD" index="1" function="D" pad="PC10" ioset="1"/>
              <signal group="PAD" index="1" function="C" pad="PC07" ioset="4"/>
              <signal group="PAD" index="1" function="C" pad="PC16" ioset="2"/>
              <signal group="PAD" index="2" function="D" pad="PC12" ioset="1"/>
              <signal group="PAD" index="2" function="C" pad="PC09" ioset="4"/>
              <signal group="PAD" index="2" function="C" pad="PC14" ioset="3"/>
              <signal group="PAD" index="2" function="C" pad="PC17" ioset="2"/>
              <signal group="PAD" index="3" function="D" pad="PC13" ioset="1"/>
              <signal group="PAD" index="3" function="C" pad="PC18" ioset="2"/>
            </signals>
            <parameters>
              <param name="CLK_REDUCTION" value="1" caption="Reduce clock options to pin 1 for SPI and USART"/>
              <param name="DMA" value="1" caption="DMA support implemented?"/>
              <param name="DMAC_ID_RX" value="9" caption="Index of DMA RX trigger"/>
              <param name="DMAC_ID_TX" value="10" caption="Index of DMA TX trigger"/>
              <param name="FIFO_IMPLEMENTED" value="1" caption="FIFO Rx/Tx implemented?"/>
              <param name="FIFO_SIZE" value="8" caption="Rx-Tx FIFO size in bytes"/>
              <param name="FSYNC_IMPLEMENTED" value="1" caption="SPI Frame Synch mode implemented?"/>
              <param name="GCLK_ID_CORE" value="21"/>
              <param name="GCLK_ID_SLOW" value="18"/>
              <param name="SPI" value="1" caption="SPI mode implemented?"/>
              <param name="TWIM" value="1" caption="TWI Master mode implemented?"/>
              <param name="TWIS" value="1" caption="TWI Slave mode implemented?"/>
              <param name="ULTRA_IMPLEMENTATION" value="0" caption="ULTRA platform compatibility?"/>
              <param name="USART" value="1" caption="USART mode implemented?"/>
              <param name="USART_AUTOBAUD" value="1" caption="USART autobaud implemented?"/>
              <param name="USART_IRDA" value="1" caption="USART IrDA implemented?"/>
              <param name="USART_ISO7816" value="1" caption="USART ISO7816 mode implemented?"/>
              <param name="USART_LIN_MASTER" value="1" caption="USART LIN Master mode implemented?"/>
              <param name="USART_RS485" value="1" caption="USART RS485 mode implemented?"/>
              <param name="INSTANCE_ID" value="42" caption="Instance index for SERCOM2"/>
              <param name="MCLK_ID_APB" value="73" caption="Index for SERCOM2 APB clock"/>
              <param name="PAC_ID" value="42" caption="Index for SERCOM2 registers write protection"/>
              <param name="USART_ERROR_INT_SRC" value="56" caption="USART/SPI/I2C Error"/>
              <param name="USART_TX_READY_INT_SRC" value="57" caption="USART-SPI Data Register Empty/ I2C Stop Received"/>
              <param name="USART_TX_COMPLETE_INT_SRC" value="58" caption="USART-SPI Transmit Complete/ I2C Address Match"/>
              <param name="USART_RX_INT_SRC" value="59" caption="USART-SPI Receive Complete/ I2C Data Ready"/>
              <param name="SPI_TX_READY_INT_SRC" value="57" caption="USART-SPI Data Register Empty/ I2C Stop Received"/>
              <param name="SPI_TX_COMPLETE_INT_SRC" value="58" caption="USART-SPI Transmit Complete/ I2C Address Match"/>
              <param name="SPI_RX_INT_SRC" value="59" caption="USART-SPI Receive Complete/ I2C Data Ready"/>
              <param name="I2C_0_INT_SRC" value="56" caption="USART/SPI/I2C Error"/>
              <param name="I2C_1_INT_SRC" value="59" caption="USART-SPI Receive Complete/ I2C Data Ready"/>
              <param name="I2C_2_INT_SRC" value="60" caption="USART Receive Start/ SPI Slave Select Low/ I2C TX FIFO Empty"/>
              <param name="I2C_3_INT_SRC" value="61" caption="USART Clear To Send Input Change/ I2C RX FIFO Full"/>
            </parameters>
          </instance>
          <instance name="SERCOM3">
            <register-group name="SERCOM3" name-in-module="SERCOM" address-space="base" offset="0x44816000"/>
            <signals>
              <signal group="PAD" index="0" function="D" pad="PC07" ioset="4"/>
              <signal group="PAD" index="0" function="C" pad="PB16" ioset="2"/>
              <signal group="PAD" index="0" function="C" pad="PC02" ioset="1"/>
              <signal group="PAD" index="1" function="D" pad="PC06" ioset="4"/>
              <signal group="PAD" index="1" function="C" pad="PB17" ioset="2"/>
              <signal group="PAD" index="1" function="C" pad="PC03" ioset="1"/>
              <signal group="PAD" index="2" function="D" pad="PC09" ioset="4"/>
              <signal group="PAD" index="2" function="C" pad="PB07" ioset="2"/>
              <signal group="PAD" index="2" function="C" pad="PC04" ioset="1"/>
              <signal group="PAD" index="3" function="D" pad="PC15" ioset="4"/>
              <signal group="PAD" index="3" function="C" pad="PB08" ioset="2"/>
              <signal group="PAD" index="3" function="C" pad="PC05" ioset="1"/>
            </signals>
            <parameters>
              <param name="CLK_REDUCTION" value="1" caption="Reduce clock options to pin 1 for SPI and USART"/>
              <param name="DMA" value="1" caption="DMA support implemented?"/>
              <param name="DMAC_ID_RX" value="11" caption="Index of DMA RX trigger"/>
              <param name="DMAC_ID_TX" value="12" caption="Index of DMA TX trigger"/>
              <param name="FIFO_IMPLEMENTED" value="1" caption="FIFO Rx/Tx implemented?"/>
              <param name="FIFO_SIZE" value="8" caption="Rx-Tx FIFO size in bytes"/>
              <param name="FSYNC_IMPLEMENTED" value="1" caption="SPI Frame Synch mode implemented?"/>
              <param name="GCLK_ID_CORE" value="22"/>
              <param name="GCLK_ID_SLOW" value="18"/>
              <param name="SPI" value="1" caption="SPI mode implemented?"/>
              <param name="TWIM" value="1" caption="TWI Master mode implemented?"/>
              <param name="TWIS" value="1" caption="TWI Slave mode implemented?"/>
              <param name="ULTRA_IMPLEMENTATION" value="0" caption="ULTRA platform compatibility?"/>
              <param name="USART" value="1" caption="USART mode implemented?"/>
              <param name="USART_AUTOBAUD" value="1" caption="USART autobaud implemented?"/>
              <param name="USART_IRDA" value="1" caption="USART IrDA implemented?"/>
              <param name="USART_ISO7816" value="1" caption="USART ISO7816 mode implemented?"/>
              <param name="USART_LIN_MASTER" value="1" caption="USART LIN Master mode implemented?"/>
              <param name="USART_RS485" value="1" caption="USART RS485 mode implemented?"/>
              <param name="INSTANCE_ID" value="43" caption="Instance index for SERCOM3"/>
              <param name="MCLK_ID_APB" value="74" caption="Index for SERCOM3 APB clock"/>
              <param name="PAC_ID" value="43" caption="Index for SERCOM3 registers write protection"/>
              <param name="USART_ERROR_INT_SRC" value="62" caption="USART/SPI/I2C Error"/>
              <param name="USART_TX_READY_INT_SRC" value="63" caption="USART-SPI Data Register Empty/ I2C Stop Received"/>
              <param name="USART_TX_COMPLETE_INT_SRC" value="64" caption="USART-SPI Transmit Complete/ I2C Address Match"/>
              <param name="USART_RX_INT_SRC" value="65" caption="USART-SPI Receive Complete/ I2C Data Ready"/>
              <param name="SPI_TX_READY_INT_SRC" value="63" caption="USART-SPI Data Register Empty/ I2C Stop Received"/>
              <param name="SPI_TX_COMPLETE_INT_SRC" value="64" caption="USART-SPI Transmit Complete/ I2C Address Match"/>
              <param name="SPI_RX_INT_SRC" value="65" caption="USART-SPI Receive Complete/ I2C Data Ready"/>
              <param name="I2C_0_INT_SRC" value="62" caption="USART/SPI/I2C Error"/>
              <param name="I2C_1_INT_SRC" value="65" caption="USART-SPI Receive Complete/ I2C Data Ready"/>
              <param name="I2C_2_INT_SRC" value="66" caption="USART Receive Start/ SPI Slave Select Low/ I2C TX FIFO Empty"/>
              <param name="I2C_3_INT_SRC" value="67" caption="USART Clear To Send Input Change/ I2C RX FIFO Full"/>
            </parameters>
          </instance>
          <instance name="SERCOM4">
            <register-group name="SERCOM4" name-in-module="SERCOM" address-space="base" offset="0x45000000"/>
            <signals>
              <signal group="PAD" index="0" function="D" pad="PB10" ioset="4"/>
              <signal group="PAD" index="0" function="C" pad="PB04" ioset="2"/>
              <signal group="PAD" index="0" function="C" pad="PB09" ioset="1"/>
              <signal group="PAD" index="0" function="C" pad="PB12" ioset="3"/>
              <signal group="PAD" index="1" function="D" pad="PB09" ioset="4"/>
              <signal group="PAD" index="1" function="C" pad="PB05" ioset="2"/>
              <signal group="PAD" index="1" function="C" pad="PB10" ioset="1"/>
              <signal group="PAD" index="2" function="D" pad="PB07" ioset="4"/>
              <signal group="PAD" index="2" function="C" pad="PB13" ioset="2"/>
              <signal group="PAD" index="2" function="C" pad="PC00" ioset="1"/>
              <signal group="PAD" index="3" function="D" pad="PB08" ioset="4"/>
              <signal group="PAD" index="3" function="C" pad="PB06" ioset="2"/>
              <signal group="PAD" index="3" function="C" pad="PC01" ioset="1"/>
            </signals>
            <parameters>
              <param name="CLK_REDUCTION" value="1" caption="Reduce clock options to pin 1 for SPI and USART"/>
              <param name="DMA" value="1" caption="DMA support implemented?"/>
              <param name="DMAC_ID_RX" value="41" caption="Index of DMA RX trigger"/>
              <param name="DMAC_ID_TX" value="42" caption="Index of DMA TX trigger"/>
              <param name="FIFO_IMPLEMENTED" value="1" caption="FIFO Rx/Tx implemented?"/>
              <param name="FIFO_SIZE" value="8" caption="Rx-Tx FIFO size in bytes"/>
              <param name="FSYNC_IMPLEMENTED" value="1" caption="SPI Frame Synch mode implemented?"/>
              <param name="GCLK_ID_CORE" value="25"/>
              <param name="GCLK_ID_SLOW" value="18"/>
              <param name="SPI" value="1" caption="SPI mode implemented?"/>
              <param name="TWIM" value="1" caption="TWI Master mode implemented?"/>
              <param name="TWIS" value="1" caption="TWI Slave mode implemented?"/>
              <param name="ULTRA_IMPLEMENTATION" value="0" caption="ULTRA platform compatibility?"/>
              <param name="USART" value="1" caption="USART mode implemented?"/>
              <param name="USART_AUTOBAUD" value="1" caption="USART autobaud implemented?"/>
              <param name="USART_IRDA" value="1" caption="USART IrDA implemented?"/>
              <param name="USART_ISO7816" value="1" caption="USART ISO7816 mode implemented?"/>
              <param name="USART_LIN_MASTER" value="1" caption="USART LIN Master mode implemented?"/>
              <param name="USART_RS485" value="1" caption="USART RS485 mode implemented?"/>
              <param name="INSTANCE_ID" value="64" caption="Instance index for SERCOM4"/>
              <param name="MCLK_ID_APB" value="96" caption="Index for SERCOM4 APB clock"/>
              <param name="PAC_ID" value="64" caption="Index for SERCOM4 registers write protection"/>
              <param name="USART_ERROR_INT_SRC" value="96" caption="USART/SPI/I2C Error"/>
              <param name="USART_TX_READY_INT_SRC" value="97" caption="USART-SPI Data Register Empty/ I2C Stop Received"/>
              <param name="USART_TX_COMPLETE_INT_SRC" value="98" caption="USART-SPI Transmit Complete/ I2C Address Match"/>
              <param name="USART_RX_INT_SRC" value="99" caption="USART-SPI Receive Complete/ I2C Data Ready"/>
              <param name="SPI_TX_READY_INT_SRC" value="97" caption="USART-SPI Data Register Empty/ I2C Stop Received"/>
              <param name="SPI_TX_COMPLETE_INT_SRC" value="98" caption="USART-SPI Transmit Complete/ I2C Address Match"/>
              <param name="SPI_RX_INT_SRC" value="99" caption="USART-SPI Receive Complete/ I2C Data Ready"/>
              <param name="I2C_0_INT_SRC" value="96" caption="USART/SPI/I2C Error"/>
              <param name="I2C_1_INT_SRC" value="99" caption="USART-SPI Receive Complete/ I2C Data Ready"/>
              <param name="I2C_2_INT_SRC" value="100" caption="USART Receive Start/ SPI Slave Select Low/ I2C TX FIFO Empty"/>
              <param name="I2C_3_INT_SRC" value="101" caption="USART Clear To Send Input Change/ I2C RX FIFO Full"/>
            </parameters>
          </instance>
          <instance name="SERCOM5">
            <register-group name="SERCOM5" name-in-module="SERCOM" address-space="base" offset="0x45002000"/>
            <signals>
              <signal group="PAD" index="0" function="D" pad="PA05" ioset="4"/>
              <signal group="PAD" index="0" function="C" pad="PA11" ioset="1"/>
              <signal group="PAD" index="0" function="C" pad="PA13" ioset="2"/>
              <signal group="PAD" index="1" function="D" pad="PA06" ioset="4"/>
              <signal group="PAD" index="1" function="C" pad="PA12" ioset="1"/>
              <signal group="PAD" index="1" function="C" pad="PA14" ioset="2"/>
              <signal group="PAD" index="2" function="D" pad="PA07" ioset="4"/>
              <signal group="PAD" index="2" function="C" pad="PA15" ioset="2"/>
              <signal group="PAD" index="2" function="C" pad="PB00" ioset="1"/>
              <signal group="PAD" index="3" function="D" pad="PA08" ioset="4"/>
              <signal group="PAD" index="3" function="C" pad="PA16" ioset="2"/>
              <signal group="PAD" index="3" function="C" pad="PB01" ioset="1"/>
            </signals>
            <parameters>
              <param name="CLK_REDUCTION" value="1" caption="Reduce clock options to pin 1 for SPI and USART"/>
              <param name="DMA" value="1" caption="DMA support implemented?"/>
              <param name="DMAC_ID_RX" value="43" caption="Index of DMA RX trigger"/>
              <param name="DMAC_ID_TX" value="44" caption="Index of DMA TX trigger"/>
              <param name="FIFO_IMPLEMENTED" value="1" caption="FIFO Rx/Tx implemented?"/>
              <param name="FIFO_SIZE" value="8" caption="Rx-Tx FIFO size in bytes"/>
              <param name="FSYNC_IMPLEMENTED" value="1" caption="SPI Frame Synch mode implemented?"/>
              <param name="GCLK_ID_CORE" value="26"/>
              <param name="GCLK_ID_SLOW" value="18"/>
              <param name="SPI" value="1" caption="SPI mode implemented?"/>
              <param name="TWIM" value="1" caption="TWI Master mode implemented?"/>
              <param name="TWIS" value="1" caption="TWI Slave mode implemented?"/>
              <param name="ULTRA_IMPLEMENTATION" value="0" caption="ULTRA platform compatibility?"/>
              <param name="USART" value="1" caption="USART mode implemented?"/>
              <param name="USART_AUTOBAUD" value="1" caption="USART autobaud implemented?"/>
              <param name="USART_IRDA" value="1" caption="USART IrDA implemented?"/>
              <param name="USART_ISO7816" value="1" caption="USART ISO7816 mode implemented?"/>
              <param name="USART_LIN_MASTER" value="1" caption="USART LIN Master mode implemented?"/>
              <param name="USART_RS485" value="1" caption="USART RS485 mode implemented?"/>
              <param name="INSTANCE_ID" value="65" caption="Instance index for SERCOM5"/>
              <param name="MCLK_ID_APB" value="97" caption="Index for SERCOM5 APB clock"/>
              <param name="PAC_ID" value="65" caption="Index for SERCOM5 registers write protection"/>
              <param name="USART_ERROR_INT_SRC" value="102" caption="USART/SPI/I2C Error"/>
              <param name="USART_TX_READY_INT_SRC" value="103" caption="USART-SPI Data Register Empty/ I2C Stop Received"/>
              <param name="USART_TX_COMPLETE_INT_SRC" value="104" caption="USART-SPI Transmit Complete/ I2C Address Match"/>
              <param name="USART_RX_INT_SRC" value="105" caption="USART-SPI Receive Complete/ I2C Data Ready"/>
              <param name="SPI_TX_READY_INT_SRC" value="103" caption="USART-SPI Data Register Empty/ I2C Stop Received"/>
              <param name="SPI_TX_COMPLETE_INT_SRC" value="104" caption="USART-SPI Transmit Complete/ I2C Address Match"/>
              <param name="SPI_RX_INT_SRC" value="105" caption="USART-SPI Receive Complete/ I2C Data Ready"/>
              <param name="I2C_0_INT_SRC" value="102" caption="USART/SPI/I2C Error"/>
              <param name="I2C_1_INT_SRC" value="105" caption="USART-SPI Receive Complete/ I2C Data Ready"/>
              <param name="I2C_2_INT_SRC" value="106" caption="USART Receive Start/ SPI Slave Select Low/ I2C TX FIFO Empty"/>
              <param name="I2C_3_INT_SRC" value="107" caption="USART Clear To Send Input Change/ I2C RX FIFO Full"/>
            </parameters>
          </instance>
          <instance name="SERCOM6">
            <register-group name="SERCOM6" name-in-module="SERCOM" address-space="base" offset="0x45004000"/>
            <signals>
              <signal group="PAD" index="0" function="D" pad="PA00" ioset="2"/>
              <signal group="PAD" index="0" function="D" pad="PA18" ioset="3"/>
              <signal group="PAD" index="0" function="C" pad="PA07" ioset="1"/>
              <signal group="PAD" index="1" function="D" pad="PA01" ioset="2"/>
              <signal group="PAD" index="1" function="C" pad="PA08" ioset="1"/>
              <signal group="PAD" index="2" function="D" pad="PA02" ioset="2"/>
              <signal group="PAD" index="2" function="D" pad="PA19" ioset="3"/>
              <signal group="PAD" index="2" function="C" pad="PA09" ioset="1"/>
              <signal group="PAD" index="3" function="D" pad="PA03" ioset="2"/>
              <signal group="PAD" index="3" function="D" pad="PA09" ioset="3"/>
              <signal group="PAD" index="3" function="C" pad="PA10" ioset="1"/>
            </signals>
            <parameters>
              <param name="CLK_REDUCTION" value="1" caption="Reduce clock options to pin 1 for SPI and USART"/>
              <param name="DMA" value="1" caption="DMA support implemented?"/>
              <param name="DMAC_ID_RX" value="45" caption="Index of DMA RX trigger"/>
              <param name="DMAC_ID_TX" value="46" caption="Index of DMA TX trigger"/>
              <param name="FIFO_IMPLEMENTED" value="1" caption="FIFO Rx/Tx implemented?"/>
              <param name="FIFO_SIZE" value="8" caption="Rx-Tx FIFO size in bytes"/>
              <param name="FSYNC_IMPLEMENTED" value="1" caption="SPI Frame Synch mode implemented?"/>
              <param name="GCLK_ID_CORE" value="27"/>
              <param name="GCLK_ID_SLOW" value="18"/>
              <param name="SPI" value="1" caption="SPI mode implemented?"/>
              <param name="TWIM" value="1" caption="TWI Master mode implemented?"/>
              <param name="TWIS" value="1" caption="TWI Slave mode implemented?"/>
              <param name="ULTRA_IMPLEMENTATION" value="0" caption="ULTRA platform compatibility?"/>
              <param name="USART" value="1" caption="USART mode implemented?"/>
              <param name="USART_AUTOBAUD" value="1" caption="USART autobaud implemented?"/>
              <param name="USART_IRDA" value="1" caption="USART IrDA implemented?"/>
              <param name="USART_ISO7816" value="1" caption="USART ISO7816 mode implemented?"/>
              <param name="USART_LIN_MASTER" value="1" caption="USART LIN Master mode implemented?"/>
              <param name="USART_RS485" value="1" caption="USART RS485 mode implemented?"/>
              <param name="INSTANCE_ID" value="66" caption="Instance index for SERCOM6"/>
              <param name="MCLK_ID_APB" value="98" caption="Index for SERCOM6 APB clock"/>
              <param name="PAC_ID" value="66" caption="Index for SERCOM6 registers write protection"/>
              <param name="USART_ERROR_INT_SRC" value="108" caption="USART/SPI/I2C Error"/>
              <param name="USART_TX_READY_INT_SRC" value="109" caption="USART-SPI Data Register Empty/ I2C Stop Received"/>
              <param name="USART_TX_COMPLETE_INT_SRC" value="110" caption="USART-SPI Transmit Complete/ I2C Address Match"/>
              <param name="USART_RX_INT_SRC" value="111" caption="USART-SPI Receive Complete/ I2C Data Ready"/>
              <param name="SPI_TX_READY_INT_SRC" value="109" caption="USART-SPI Data Register Empty/ I2C Stop Received"/>
              <param name="SPI_TX_COMPLETE_INT_SRC" value="110" caption="USART-SPI Transmit Complete/ I2C Address Match"/>
              <param name="SPI_RX_INT_SRC" value="111" caption="USART-SPI Receive Complete/ I2C Data Ready"/>
              <param name="I2C_0_INT_SRC" value="108" caption="USART/SPI/I2C Error"/>
              <param name="I2C_1_INT_SRC" value="111" caption="USART-SPI Receive Complete/ I2C Data Ready"/>
              <param name="I2C_2_INT_SRC" value="112" caption="USART Receive Start/ SPI Slave Select Low/ I2C TX FIFO Empty"/>
              <param name="I2C_3_INT_SRC" value="113" caption="USART Clear To Send Input Change/ I2C RX FIFO Full"/>
            </parameters>
          </instance>
          <instance name="SERCOM7">
            <register-group name="SERCOM7" name-in-module="SERCOM" address-space="base" offset="0x45006000"/>
            <signals>
              <signal group="PAD" index="0" function="D" pad="PA12" ioset="3"/>
              <signal group="PAD" index="0" function="C" pad="PA01" ioset="1"/>
              <signal group="PAD" index="1" function="D" pad="PA11" ioset="3"/>
              <signal group="PAD" index="1" function="D" pad="PB12" ioset="4"/>
              <signal group="PAD" index="1" function="C" pad="PA04" ioset="1"/>
              <signal group="PAD" index="2" function="D" pad="PB00" ioset="3"/>
              <signal group="PAD" index="2" function="C" pad="PA05" ioset="1"/>
              <signal group="PAD" index="3" function="D" pad="PB01" ioset="3"/>
              <signal group="PAD" index="3" function="C" pad="PA06" ioset="1"/>
            </signals>
            <parameters>
              <param name="CLK_REDUCTION" value="1" caption="Reduce clock options to pin 1 for SPI and USART"/>
              <param name="DMA" value="1" caption="DMA support implemented?"/>
              <param name="DMAC_ID_RX" value="47" caption="Index of DMA RX trigger"/>
              <param name="DMAC_ID_TX" value="48" caption="Index of DMA TX trigger"/>
              <param name="FIFO_IMPLEMENTED" value="1" caption="FIFO Rx/Tx implemented?"/>
              <param name="FIFO_SIZE" value="8" caption="Rx-Tx FIFO size in bytes"/>
              <param name="FSYNC_IMPLEMENTED" value="1" caption="SPI Frame Synch mode implemented?"/>
              <param name="GCLK_ID_CORE" value="28"/>
              <param name="GCLK_ID_SLOW" value="18"/>
              <param name="SPI" value="1" caption="SPI mode implemented?"/>
              <param name="TWIM" value="0" caption="TWI Master mode implemented?"/>
              <param name="TWIS" value="0" caption="TWI Slave mode implemented?"/>
              <param name="ULTRA_IMPLEMENTATION" value="0" caption="ULTRA platform compatibility?"/>
              <param name="USART" value="1" caption="USART mode implemented?"/>
              <param name="USART_AUTOBAUD" value="1" caption="USART autobaud implemented?"/>
              <param name="USART_IRDA" value="1" caption="USART IrDA implemented?"/>
              <param name="USART_ISO7816" value="1" caption="USART ISO7816 mode implemented?"/>
              <param name="USART_LIN_MASTER" value="1" caption="USART LIN Master mode implemented?"/>
              <param name="USART_RS485" value="1" caption="USART RS485 mode implemented?"/>
              <param name="INSTANCE_ID" value="67" caption="Instance index for SERCOM7"/>
              <param name="MCLK_ID_APB" value="99" caption="Index for SERCOM7 APB clock"/>
              <param name="PAC_ID" value="67" caption="Index for SERCOM7 registers write protection"/>
              <param name="USART_ERROR_INT_SRC" value="114" caption="USART/SPI/I2C Error"/>
              <param name="USART_TX_READY_INT_SRC" value="115" caption="USART-SPI Data Register Empty/ I2C Stop Received"/>
              <param name="USART_TX_COMPLETE_INT_SRC" value="116" caption="USART-SPI Transmit Complete/ I2C Address Match"/>
              <param name="USART_RX_INT_SRC" value="117" caption="USART-SPI Receive Complete/ I2C Data Ready"/>
              <param name="SPI_TX_READY_INT_SRC" value="115" caption="USART-SPI Data Register Empty/ I2C Stop Received"/>
              <param name="SPI_TX_COMPLETE_INT_SRC" value="116" caption="USART-SPI Transmit Complete/ I2C Address Match"/>
              <param name="SPI_RX_INT_SRC" value="117" caption="USART-SPI Receive Complete/ I2C Data Ready"/>
              <param name="I2C_0_INT_SRC" value="114" caption="USART/SPI/I2C Error"/>
              <param name="I2C_1_INT_SRC" value="117" caption="USART-SPI Receive Complete/ I2C Data Ready"/>
              <param name="I2C_2_INT_SRC" value="118" caption="USART Receive Start/ SPI Slave Select Low/ I2C TX FIFO Empty"/>
              <param name="I2C_3_INT_SRC" value="119" caption="USART Clear To Send Input Change/ I2C RX FIFO Full"/>
            </parameters>
          </instance>
        </module>
        <module name="SIG" id="SYSTEM_IP" version="1.0.0">
          <instance name="SIG">
            <register-group name="SIG" name-in-module="SIG" address-space="base" offset="0xE000EF00"/>
          </instance>
        </module>
        <module name="SPI_IXS" id="03574" name2="spi_ixs_apb_v1" version="1a0">
          <instance name="SPI_IXS">
            <register-group name="SPI_IXS" name-in-module="SPI_IXS" address-space="base" offset="0x45016000"/>
            <signals>
              <signal group="FSYNC" function="J" pad="PA09" ioset="2"/>
              <signal group="FSYNC" function="J" pad="PD06" ioset="1"/>
              <signal group="SCK" function="J" pad="PA11" ioset="2"/>
              <signal group="SCK" function="J" pad="PD10" ioset="1"/>
              <signal group="SDI" function="J" pad="PA12" ioset="2"/>
              <signal group="SDI" function="J" pad="PD07" ioset="1"/>
              <signal group="SDO" function="J" pad="PB00" ioset="2"/>
              <signal group="SDO" function="J" pad="PD08" ioset="1"/>
            </signals>
            <parameters>
              <param name="DMAC_ID_RX" value="65"/>
              <param name="DMAC_ID_TX" value="66"/>
              <param name="GCLK_ID" value="36" caption="Index of Generic Clock"/>
              <param name="TPD_MASTER" value="0" caption="Indicates a master or slave number for TPD mode( 1=master,0=slave)"/>
              <param name="INSTANCE_ID" value="75" caption="Instance index for SPI_IXS"/>
              <param name="MCLK_ID_APB" value="107" caption="Index for SPI_IXS APB clock"/>
              <param name="PAC_ID" value="75" caption="Index for SPI_IXS registers write protection"/>
            </parameters>
          </instance>
        </module>
        <module name="SQI" id="04044" name2="sqi_ctlr_v4" version="4b0">
          <instance name="SQI">
            <register-group name="SQI" name-in-module="SQI" address-space="base" offset="0x0FFFF000"/>
            <signals>
              <signal group="CLK" function="H" pad="PD10" ioset="1"/>
              <signal group="CS" index="0" function="H" pad="PD06" ioset="1"/>
              <signal group="CS" index="1" function="H" pad="PD05" ioset="1"/>
              <signal group="CS" index="2" function="H" pad="PA10" ioset="1"/>
              <signal group="CS" index="3" function="H" pad="PD12" ioset="1"/>
              <signal group="DATA" index="0" function="H" pad="PD07" ioset="1"/>
              <signal group="DATA" index="1" function="H" pad="PD11" ioset="1"/>
              <signal group="DATA" index="2" function="H" pad="PD08" ioset="1"/>
              <signal group="DATA" index="3" function="H" pad="PD09" ioset="1"/>
            </signals>
            <parameters>
              <param name="ATSPEED_IMPLEMENTED" value="1"/>
              <param name="CBUF_DEPTH" value="3"/>
              <param name="GCLK_ID" value="43" caption="Index of Generic Clock"/>
              <param name="SFR_ADDRESS" value="0x0ffff000"/>
              <param name="TRXBUF_DEPTH" value="8"/>
              <param name="XIP_ADDRESS" value="0x10"/>
              <param name="XIP_CS_MSB" value="3"/>
              <param name="XIP_HSEL" value="1"/>
              <param name="INSTANCE_ID" value="96" caption="Instance index for SQI"/>
              <param name="MCLK_ID_AHB" value="16" caption="Index for SQI AHB clock"/>
              <param name="PAC_ID" value="96" caption="Index for SQI registers write protection"/>
            </parameters>
          </instance>
        </module>
        <module name="SUPC" id="03926" name2="pwr_rpmu_supc_v1" version="1b0">
          <instance name="SUPC">
            <register-group name="SUPC" name-in-module="SUPC" address-space="base" offset="0x44008000"/>
            <signals>
              <signal group="ATEST_ANA" function="default" pad="ATEST_ANA"/>
              <signal group="EXT_VREF_ANA" function="default" pad="EXT_VREF_ANA"/>
            </signals>
            <parameters>
              <param name="ADDVREG_NUM" value="1" caption="Number of additional capless regulators for USB, PLL, ..."/>
              <param name="ADDVREG_PLL_NUM" value="0" caption="Number of additional capless regulators dedicated to PLL(s) (between 0 and ADDVREG_NUM)"/>
              <param name="ADDVREG_PLL_START_INDEX" value="1" caption="Index of the first additional capless regulator dedicated to a PLL within [ADDVREG_NUM-1:0] range. Must be equal to 1 if ADDVREG_PLL_NUM=0."/>
              <param name="BKOUT_NUM" value="2" caption="Number of BKOUT output pin"/>
              <param name="BORVDDUSB_NUM" value="1" caption="Number of BOR_USB"/>
              <param name="CHRG_PUMP_NUM" value="2" caption="Number of Charge Pump"/>
              <param name="IOB_IMPLEMENTED" value="1" caption="one if IOB feature is implemented"/>
              <param name="USER_LDO_IMPLEMENTED" value="1" caption="one if USER_LDO feature is implemented"/>
              <param name="VBAT_IMPLEMENTED" value="1" caption="one if VBAT feature (battery backup feature) is implemented."/>
              <param name="VREGSW_NUM" value="2" caption="Number of main voltage regulator (100mA). Example: 1 for Unicorn, 4 for Riverside."/>
              <param name="INSTANCE_ID" value="4" caption="Instance index for SUPC"/>
              <param name="MCLK_ID_APB" value="36" caption="Index for SUPC APB clock"/>
              <param name="PAC_ID" value="4" caption="Index for SUPC registers write protection"/>
            </parameters>
          </instance>
        </module>
        <module name="SysTick" id="SYSTEM_IP" version="1.0.0">
          <instance name="SysTick">
            <register-group name="SysTick" name-in-module="SysTick" address-space="base" offset="0xE000E010"/>
            <parameters>
              <param name="__SYST_NUM" value="2" caption="Number of implemented SysTick timers"/>
            </parameters>
          </instance>
        </module>
        <module name="TCC" id="03610" name2="tmr_tcc_u2213_v4" version="4d0">
          <instance name="TCC0">
            <register-group name="TCC0" name-in-module="TCC" address-space="base" offset="0x44818000"/>
            <signals>
              <signal group="WO" index="0" function="G" pad="PB10" ioset="2"/>
              <signal group="WO" index="0" function="F" pad="PB04" ioset="1"/>
              <signal group="WO" index="1" function="G" pad="PC00" ioset="2"/>
              <signal group="WO" index="1" function="F" pad="PB05" ioset="1"/>
              <signal group="WO" index="2" function="G" pad="PC01" ioset="2"/>
              <signal group="WO" index="2" function="F" pad="PB13" ioset="1"/>
              <signal group="WO" index="3" function="G" pad="PC02" ioset="2"/>
              <signal group="WO" index="3" function="F" pad="PB06" ioset="1"/>
              <signal group="WO" index="4" function="G" pad="PC03" ioset="2"/>
              <signal group="WO" index="4" function="F" pad="PB14" ioset="1"/>
              <signal group="WO" index="5" function="G" pad="PC04" ioset="2"/>
              <signal group="WO" index="5" function="F" pad="PB15" ioset="1"/>
            </signals>
            <parameters>
              <param name="CC_NUM" value="6" caption="Number of Compare/Capture units"/>
              <param name="DITHERING" value="1" caption="Dithering feature implemented"/>
              <param name="DMAC_ID_MC_0" value="14" caption="Indexes of DMA Match/Compare triggers 0"/>
              <param name="DMAC_ID_MC_1" value="15" caption="Indexes of DMA Match/Compare triggers 1"/>
              <param name="DMAC_ID_MC_2" value="16" caption="Indexes of DMA Match/Compare triggers 2"/>
              <param name="DMAC_ID_MC_3" value="17" caption="Indexes of DMA Match/Compare triggers 3"/>
              <param name="DMAC_ID_MC_4" value="18" caption="Indexes of DMA Match/Compare triggers 4"/>
              <param name="DMAC_ID_MC_5" value="19" caption="Indexes of DMA Match/Compare triggers 5"/>
              <param name="DMAC_ID_OVF" value="13" caption="DMA overflow/underflow/retrigger trigger"/>
              <param name="DTI" value="1" caption="Dead-Time-Insertion feature implemented"/>
              <param name="GCLK_ID" value="23" caption="Index of Generic Clock"/>
              <param name="MASTER_SLAVE_MODE" value="1" caption="TCC type 0 : NA, 1 : Master, 2 : Slave"/>
              <param name="OTMX" value="1" caption="Output Matrix feature implemented"/>
              <param name="OW_NUM" value="8" caption="Number of Output Waveforms"/>
              <param name="PG" value="1" caption="Pattern Generation feature implemented"/>
              <param name="SIZE" value="32"/>
              <param name="SWAP" value="1" caption="DTI outputs swap feature implemented"/>
              <param name="INSTANCE_ID" value="44" caption="Instance index for TCC0"/>
              <param name="MCLK_ID_APB" value="75" caption="Index for TCC0 APB clock"/>
              <param name="PAC_ID" value="44" caption="Index for TCC0 registers write protection"/>
            </parameters>
          </instance>
          <instance name="TCC1">
            <register-group name="TCC1" name-in-module="TCC" address-space="base" offset="0x4481A000"/>
            <signals>
              <signal group="WO" index="0" function="G" pad="PC05" ioset="2"/>
              <signal group="WO" index="0" function="F" pad="PC15" ioset="1"/>
              <signal group="WO" index="1" function="G" pad="PC06" ioset="2"/>
              <signal group="WO" index="1" function="F" pad="PC16" ioset="1"/>
              <signal group="WO" index="2" function="G" pad="PC07" ioset="2"/>
              <signal group="WO" index="2" function="F" pad="PC17" ioset="1"/>
              <signal group="WO" index="3" function="G" pad="PC09" ioset="2"/>
              <signal group="WO" index="3" function="F" pad="PC18" ioset="1"/>
              <signal group="WO" index="4" function="G" pad="PC15" ioset="2"/>
              <signal group="WO" index="4" function="F" pad="PC19" ioset="1"/>
              <signal group="WO" index="5" function="G" pad="PC10" ioset="2"/>
              <signal group="WO" index="5" function="F" pad="PC20" ioset="1"/>
              <signal group="WO" index="6" function="G" pad="PC11" ioset="2"/>
              <signal group="WO" index="7" function="G" pad="PC12" ioset="2"/>
            </signals>
            <parameters>
              <param name="CC_NUM" value="6" caption="Number of Compare/Capture units"/>
              <param name="DITHERING" value="1" caption="Dithering feature implemented"/>
              <param name="DMAC_ID_MC_0" value="21" caption="Indexes of DMA Match/Compare triggers 0"/>
              <param name="DMAC_ID_MC_1" value="22" caption="Indexes of DMA Match/Compare triggers 1"/>
              <param name="DMAC_ID_MC_2" value="23" caption="Indexes of DMA Match/Compare triggers 2"/>
              <param name="DMAC_ID_MC_3" value="24" caption="Indexes of DMA Match/Compare triggers 3"/>
              <param name="DMAC_ID_MC_4" value="25" caption="Indexes of DMA Match/Compare triggers 4"/>
              <param name="DMAC_ID_MC_5" value="26" caption="Indexes of DMA Match/Compare triggers 5"/>
              <param name="DMAC_ID_OVF" value="20" caption="DMA overflow/underflow/retrigger trigger"/>
              <param name="DTI" value="1" caption="Dead-Time-Insertion feature implemented"/>
              <param name="GCLK_ID" value="23" caption="Index of Generic Clock"/>
              <param name="MASTER_SLAVE_MODE" value="2" caption="TCC type 0 : NA, 1 : Master, 2 : Slave"/>
              <param name="OTMX" value="1" caption="Output Matrix feature implemented"/>
              <param name="OW_NUM" value="8" caption="Number of Output Waveforms"/>
              <param name="PG" value="1" caption="Pattern Generation feature implemented"/>
              <param name="SIZE" value="32"/>
              <param name="SWAP" value="1" caption="DTI outputs swap feature implemented"/>
              <param name="INSTANCE_ID" value="45" caption="Instance index for TCC1"/>
              <param name="MCLK_ID_APB" value="76" caption="Index for TCC1 APB clock"/>
              <param name="PAC_ID" value="45" caption="Index for TCC1 registers write protection"/>
            </parameters>
          </instance>
          <instance name="TCC2">
            <register-group name="TCC2" name-in-module="TCC" address-space="base" offset="0x4481C000"/>
            <signals>
              <signal group="WO" index="0" function="G" pad="PD05" ioset="2"/>
              <signal group="WO" index="0" function="F" pad="PA00" ioset="1"/>
              <signal group="WO" index="1" function="G" pad="PD06" ioset="2"/>
              <signal group="WO" index="1" function="F" pad="PD12" ioset="1"/>
              <signal group="WO" index="2" function="G" pad="PD07" ioset="2"/>
              <signal group="WO" index="2" function="F" pad="PD11" ioset="1"/>
              <signal group="WO" index="3" function="G" pad="PD08" ioset="2"/>
              <signal group="WO" index="3" function="F" pad="PA01" ioset="1"/>
              <signal group="WO" index="4" function="G" pad="PD09" ioset="2"/>
              <signal group="WO" index="4" function="F" pad="PD06" ioset="1"/>
              <signal group="WO" index="5" function="G" pad="PD10" ioset="2"/>
              <signal group="WO" index="5" function="F" pad="PD07" ioset="1"/>
              <signal group="WO" index="6" function="G" pad="PD11" ioset="2"/>
              <signal group="WO" index="7" function="G" pad="PD12" ioset="2"/>
            </signals>
            <parameters>
              <param name="CC_NUM" value="6" caption="Number of Compare/Capture units"/>
              <param name="DITHERING" value="1" caption="Dithering feature implemented"/>
              <param name="DMAC_ID_MC_0" value="28" caption="Indexes of DMA Match/Compare triggers 0"/>
              <param name="DMAC_ID_MC_1" value="29" caption="Indexes of DMA Match/Compare triggers 1"/>
              <param name="DMAC_ID_MC_2" value="30" caption="Indexes of DMA Match/Compare triggers 2"/>
              <param name="DMAC_ID_MC_3" value="31" caption="Indexes of DMA Match/Compare triggers 3"/>
              <param name="DMAC_ID_MC_4" value="32" caption="Indexes of DMA Match/Compare triggers 4"/>
              <param name="DMAC_ID_MC_5" value="33" caption="Indexes of DMA Match/Compare triggers 5"/>
              <param name="DMAC_ID_OVF" value="27" caption="DMA overflow/underflow/retrigger trigger"/>
              <param name="DTI" value="1" caption="Dead-Time-Insertion feature implemented"/>
              <param name="GCLK_ID" value="24" caption="Index of Generic Clock"/>
              <param name="MASTER_SLAVE_MODE" value="1" caption="TCC type 0 : NA, 1 : Master, 2 : Slave"/>
              <param name="OTMX" value="1" caption="Output Matrix feature implemented"/>
              <param name="OW_NUM" value="8" caption="Number of Output Waveforms"/>
              <param name="PG" value="1" caption="Pattern Generation feature implemented"/>
              <param name="SIZE" value="32"/>
              <param name="SWAP" value="1" caption="DTI outputs swap feature implemented"/>
              <param name="INSTANCE_ID" value="46" caption="Instance index for TCC2"/>
              <param name="MCLK_ID_APB" value="77" caption="Index for TCC2 APB clock"/>
              <param name="PAC_ID" value="46" caption="Index for TCC2 registers write protection"/>
            </parameters>
          </instance>
          <instance name="TCC3">
            <register-group name="TCC3" name-in-module="TCC" address-space="base" offset="0x4481E000"/>
            <signals>
              <signal group="WO" index="0" function="G" pad="PA09" ioset="2"/>
              <signal group="WO" index="0" function="F" pad="PA04" ioset="1"/>
              <signal group="WO" index="1" function="G" pad="PA10" ioset="2"/>
              <signal group="WO" index="1" function="F" pad="PA05" ioset="1"/>
              <signal group="WO" index="2" function="G" pad="PA11" ioset="2"/>
              <signal group="WO" index="2" function="F" pad="PA06" ioset="1"/>
              <signal group="WO" index="3" function="G" pad="PA12" ioset="2"/>
              <signal group="WO" index="3" function="F" pad="PA07" ioset="1"/>
              <signal group="WO" index="4" function="G" pad="PB00" ioset="2"/>
              <signal group="WO" index="4" function="F" pad="PA08" ioset="1"/>
              <signal group="WO" index="5" function="G" pad="PB01" ioset="2"/>
              <signal group="WO" index="5" function="F" pad="PA18" ioset="1"/>
              <signal group="WO" index="6" function="G" pad="PB11" ioset="2"/>
              <signal group="WO" index="7" function="G" pad="PB12" ioset="2"/>
              <signal group="WO" index="7" function="F" pad="PA19" ioset="1"/>
            </signals>
            <parameters>
              <param name="CC_NUM" value="6" caption="Number of Compare/Capture units"/>
              <param name="DITHERING" value="1" caption="Dithering feature implemented"/>
              <param name="DMAC_ID_MC_0" value="35" caption="Indexes of DMA Match/Compare triggers 0"/>
              <param name="DMAC_ID_MC_1" value="36" caption="Indexes of DMA Match/Compare triggers 1"/>
              <param name="DMAC_ID_MC_2" value="37" caption="Indexes of DMA Match/Compare triggers 2"/>
              <param name="DMAC_ID_MC_3" value="38" caption="Indexes of DMA Match/Compare triggers 3"/>
              <param name="DMAC_ID_MC_4" value="39" caption="Indexes of DMA Match/Compare triggers 4"/>
              <param name="DMAC_ID_MC_5" value="40" caption="Indexes of DMA Match/Compare triggers 5"/>
              <param name="DMAC_ID_OVF" value="34" caption="DMA overflow/underflow/retrigger trigger"/>
              <param name="DTI" value="1" caption="Dead-Time-Insertion feature implemented"/>
              <param name="GCLK_ID" value="24" caption="Index of Generic Clock"/>
              <param name="MASTER_SLAVE_MODE" value="2" caption="TCC type 0 : NA, 1 : Master, 2 : Slave"/>
              <param name="OTMX" value="1" caption="Output Matrix feature implemented"/>
              <param name="OW_NUM" value="8" caption="Number of Output Waveforms"/>
              <param name="PG" value="1" caption="Pattern Generation feature implemented"/>
              <param name="SIZE" value="32"/>
              <param name="SWAP" value="1" caption="DTI outputs swap feature implemented"/>
              <param name="INSTANCE_ID" value="47" caption="Instance index for TCC3"/>
              <param name="MCLK_ID_APB" value="78" caption="Index for TCC3 APB clock"/>
              <param name="PAC_ID" value="47" caption="Index for TCC3 registers write protection"/>
            </parameters>
          </instance>
          <instance name="TCC4">
            <register-group name="TCC4" name-in-module="TCC" address-space="base" offset="0x45008000"/>
            <signals>
              <signal group="WO" index="0" function="F" pad="PA11" ioset="1"/>
              <signal group="WO" index="0" function="F" pad="PA13" ioset="2"/>
              <signal group="WO" index="0" function="F" pad="PB12" ioset="4"/>
              <signal group="WO" index="1" function="F" pad="PA12" ioset="1"/>
              <signal group="WO" index="1" function="F" pad="PA14" ioset="2"/>
            </signals>
            <parameters>
              <param name="CC_NUM" value="2" caption="Number of Compare/Capture units"/>
              <param name="DITHERING" value="0" caption="Dithering feature implemented"/>
              <param name="DMAC_ID_MC_0" value="50" caption="Indexes of DMA Match/Compare triggers 0"/>
              <param name="DMAC_ID_MC_1" value="51" caption="Indexes of DMA Match/Compare triggers 1"/>
              <param name="DMAC_ID_OVF" value="49" caption="DMA overflow/underflow/retrigger trigger"/>
              <param name="DTI" value="0" caption="Dead-Time-Insertion feature implemented"/>
              <param name="GCLK_ID" value="29" caption="Index of Generic Clock"/>
              <param name="MASTER_SLAVE_MODE" value="0" caption="TCC type 0 : NA, 1 : Master, 2 : Slave"/>
              <param name="OTMX" value="0" caption="Output Matrix feature implemented"/>
              <param name="OW_NUM" value="2" caption="Number of Output Waveforms"/>
              <param name="PG" value="0" caption="Pattern Generation feature implemented"/>
              <param name="SIZE" value="16"/>
              <param name="SWAP" value="0" caption="DTI outputs swap feature implemented"/>
              <param name="INSTANCE_ID" value="68" caption="Instance index for TCC4"/>
              <param name="MCLK_ID_APB" value="100" caption="Index for TCC4 APB clock"/>
              <param name="PAC_ID" value="68" caption="Index for TCC4 registers write protection"/>
            </parameters>
          </instance>
          <instance name="TCC5">
            <register-group name="TCC5" name-in-module="TCC" address-space="base" offset="0x4500A000"/>
            <signals>
              <signal group="WO" index="0" function="F" pad="PA15" ioset="2"/>
              <signal group="WO" index="0" function="F" pad="PB00" ioset="1"/>
              <signal group="WO" index="1" function="F" pad="PA16" ioset="2"/>
              <signal group="WO" index="1" function="F" pad="PB01" ioset="1"/>
            </signals>
            <parameters>
              <param name="CC_NUM" value="2" caption="Number of Compare/Capture units"/>
              <param name="DITHERING" value="0" caption="Dithering feature implemented"/>
              <param name="DMAC_ID_MC_0" value="53" caption="Indexes of DMA Match/Compare triggers 0"/>
              <param name="DMAC_ID_MC_1" value="54" caption="Indexes of DMA Match/Compare triggers 1"/>
              <param name="DMAC_ID_OVF" value="52" caption="DMA overflow/underflow/retrigger trigger"/>
              <param name="DTI" value="0" caption="Dead-Time-Insertion feature implemented"/>
              <param name="GCLK_ID" value="30" caption="Index of Generic Clock"/>
              <param name="MASTER_SLAVE_MODE" value="0" caption="TCC type 0 : NA, 1 : Master, 2 : Slave"/>
              <param name="OTMX" value="0" caption="Output Matrix feature implemented"/>
              <param name="OW_NUM" value="2" caption="Number of Output Waveforms"/>
              <param name="PG" value="0" caption="Pattern Generation feature implemented"/>
              <param name="SIZE" value="16"/>
              <param name="SWAP" value="0" caption="DTI outputs swap feature implemented"/>
              <param name="INSTANCE_ID" value="69" caption="Instance index for TCC5"/>
              <param name="MCLK_ID_APB" value="101" caption="Index for TCC5 APB clock"/>
              <param name="PAC_ID" value="69" caption="Index for TCC5 registers write protection"/>
            </parameters>
          </instance>
          <instance name="TCC6">
            <register-group name="TCC6" name-in-module="TCC" address-space="base" offset="0x4500C000"/>
            <signals>
              <signal group="WO" index="0" function="F" pad="PB16" ioset="2"/>
              <signal group="WO" index="0" function="F" pad="PC01" ioset="1"/>
              <signal group="WO" index="1" function="F" pad="PB17" ioset="2"/>
              <signal group="WO" index="1" function="F" pad="PC02" ioset="1"/>
            </signals>
            <parameters>
              <param name="CC_NUM" value="2" caption="Number of Compare/Capture units"/>
              <param name="DITHERING" value="0" caption="Dithering feature implemented"/>
              <param name="DMAC_ID_MC_0" value="56" caption="Indexes of DMA Match/Compare triggers 0"/>
              <param name="DMAC_ID_MC_1" value="57" caption="Indexes of DMA Match/Compare triggers 1"/>
              <param name="DMAC_ID_OVF" value="55" caption="DMA overflow/underflow/retrigger trigger"/>
              <param name="DTI" value="0" caption="Dead-Time-Insertion feature implemented"/>
              <param name="GCLK_ID" value="31" caption="Index of Generic Clock"/>
              <param name="MASTER_SLAVE_MODE" value="0" caption="TCC type 0 : NA, 1 : Master, 2 : Slave"/>
              <param name="OTMX" value="0" caption="Output Matrix feature implemented"/>
              <param name="OW_NUM" value="2" caption="Number of Output Waveforms"/>
              <param name="PG" value="0" caption="Pattern Generation feature implemented"/>
              <param name="SIZE" value="16"/>
              <param name="SWAP" value="0" caption="DTI outputs swap feature implemented"/>
              <param name="INSTANCE_ID" value="70" caption="Instance index for TCC6"/>
              <param name="MCLK_ID_APB" value="102" caption="Index for TCC6 APB clock"/>
              <param name="PAC_ID" value="70" caption="Index for TCC6 registers write protection"/>
            </parameters>
          </instance>
          <instance name="TCC7">
            <register-group name="TCC7" name-in-module="TCC" address-space="base" offset="0x4500E000"/>
            <signals>
              <signal group="WO" index="0" function="F" pad="PB07" ioset="1"/>
              <signal group="WO" index="0" function="F" pad="PC03" ioset="2"/>
              <signal group="WO" index="1" function="F" pad="PB08" ioset="1"/>
              <signal group="WO" index="1" function="F" pad="PC04" ioset="2"/>
            </signals>
            <parameters>
              <param name="CC_NUM" value="2" caption="Number of Compare/Capture units"/>
              <param name="DITHERING" value="0" caption="Dithering feature implemented"/>
              <param name="DMAC_ID_MC_0" value="59" caption="Indexes of DMA Match/Compare triggers 0"/>
              <param name="DMAC_ID_MC_1" value="60" caption="Indexes of DMA Match/Compare triggers 1"/>
              <param name="DMAC_ID_OVF" value="58" caption="DMA overflow/underflow/retrigger trigger"/>
              <param name="DTI" value="0" caption="Dead-Time-Insertion feature implemented"/>
              <param name="GCLK_ID" value="32" caption="Index of Generic Clock"/>
              <param name="MASTER_SLAVE_MODE" value="0" caption="TCC type 0 : NA, 1 : Master, 2 : Slave"/>
              <param name="OTMX" value="0" caption="Output Matrix feature implemented"/>
              <param name="OW_NUM" value="2" caption="Number of Output Waveforms"/>
              <param name="PG" value="0" caption="Pattern Generation feature implemented"/>
              <param name="SIZE" value="16"/>
              <param name="SWAP" value="0" caption="DTI outputs swap feature implemented"/>
              <param name="INSTANCE_ID" value="71" caption="Instance index for TCC7"/>
              <param name="MCLK_ID_APB" value="103" caption="Index for TCC7 APB clock"/>
              <param name="PAC_ID" value="71" caption="Index for TCC7 registers write protection"/>
            </parameters>
          </instance>
        </module>
        <module name="TPIU" id="SYSTEM_IP" version="1.0.0">
          <instance name="TPIU">
            <register-group name="TPIU" name-in-module="TPIU" address-space="base" offset="0xE0040000"/>
          </instance>
        </module>
        <module name="TRAM" id="03938" name2="drm_tram_u2801_v2" version="2a0">
          <instance name="TRAM">
            <register-group name="TRAM" name-in-module="TRAM" address-space="base" offset="0x4401E000"/>
            <parameters>
              <param name="ADDR_MSB" value="7" caption="Value of the MSB bit of physical RAM address"/>
              <param name="INSTANCE_ID" value="15" caption="Instance index for TRAM"/>
              <param name="MCLK_ID_APB" value="47" caption="Index for TRAM APB clock"/>
              <param name="PAC_ID" value="15" caption="Index for TRAM registers write protection"/>
            </parameters>
          </instance>
        </module>
        <module name="TRNG" id="03597" name2="math_trng_u2242_v1" version="1d0">
          <instance name="TRNG">
            <register-group name="TRNG" name-in-module="TRNG" address-space="base" offset="0x45024000"/>
            <parameters>
              <param name="INSTANCE_ID" value="82" caption="Instance index for TRNG"/>
              <param name="MCLK_ID_APB" value="112" caption="Index for TRNG APB clock"/>
              <param name="PAC_ID" value="82" caption="Index for TRNG registers write protection"/>
            </parameters>
          </instance>
        </module>
        <module name="USB" id="03613" name2="usb_u2222_v1" version="1d0">
          <instance name="USB">
            <register-group name="USB" name-in-module="USB" address-space="base" offset="0x4502A000"/>
            <signals>
              <signal group="DM" function="H" pad="PD03" ioset="1"/>
              <signal group="DP" function="H" pad="PD04" ioset="1"/>
              <signal group="SOF_1KHZ" function="H" pad="PC01" ioset="2"/>
              <signal group="SOF_1KHZ" function="H" pad="PD02" ioset="1"/>
            </signals>
            <parameters>
              <param name="AHB_2_USB_FIFO_DEPTH" value="4" caption="bytes number, should be at least 2, and 2^n (4,8,16 ...)"/>
              <param name="AHB_2_USB_RD_DATA_BITS" value="8" caption="8, 16 or 32, here : 8-bits is required as UTMI interface should work in 8-bits mode"/>
              <param name="AHB_2_USB_WR_DATA_BITS" value="32" caption="8, 16 or 32 : here, AHB transfer is made in word mode"/>
              <param name="AHB_2_USB_WR_THRESHOLD" value="2" caption="as soon as there are N bytes-free inside the fifo, ahb read transfer is requested"/>
              <param name="DATA_BUS_16_8" value="0" caption="UTMI/SIE data bus size : 0 -&gt; 8 bits, 1 -&gt; 16 bits"/>
              <param name="EPNUM" value="8" caption="parameter for rtl : max of ENDPOINT and PIPE NUM"/>
              <param name="EPT_NUM" value="8" caption="Number of USB end points"/>
              <param name="GCLK_ID" value="46" caption="Index of Generic Clock"/>
              <param name="INITIAL_CONTROL_QOS" value="3" caption="CONTROL QOS RESET value"/>
              <param name="INITIAL_DATA_QOS" value="3" caption="DATA QOS RESET value"/>
              <param name="MISSING_SOF_DET_IMPLEMENTED" value="1" caption="48 mHz xPLL feature implemented"/>
              <param name="PIPE_NUM" value="8" caption="Number of USB pipes"/>
              <param name="SYSTEM_CLOCK_IS_CKUSB" value="0" caption="Dual (1'b0) or Single (1'b1) clock system"/>
              <param name="USB_2_AHB_FIFO_DEPTH" value="4" caption="bytes number, should be at least 2, and 2^n (4,8,16 ...)"/>
              <param name="USB_2_AHB_RD_DATA_BITS" value="16" caption="8, 16 or 32, here : 8-bits is required as UTMI interface should work in 8-bits mode"/>
              <param name="USB_2_AHB_RD_THRESHOLD" value="2" caption="as soon as there are 16 bytes-free inside the fifo, ahb read transfer is requested"/>
              <param name="USB_2_AHB_WR_DATA_BITS" value="8" caption="8, 16 or 32 : here : 8-bits is required as UTMI interface should work in 8-bits mode"/>
              <param name="INSTANCE_ID" value="85" caption="Instance index for USB"/>
              <param name="MCLK_ID_AHB" value="19" caption="Index for USB AHB clock"/>
              <param name="MCLK_ID_APB" value="113" caption="Index for USB APB clock"/>
              <param name="PAC_ID" value="85" caption="Index for USB registers write protection"/>
            </parameters>
          </instance>
        </module>
        <module name="USBHS" id="03787" name2="usb_otg_2_0_ctlr_v2" version="2a0">
          <instance name="USBHS">
            <register-group name="USBHS" name-in-module="USBHS" address-space="base" offset="0x46000000"/>
            <signals>
              <signal group="USB0ID" function="default" pad="USB0ID"/>
              <signal group="USB0PN" function="default" pad="USB0PN"/>
              <signal group="USB0PP" function="default" pad="USB0PP"/>
              <signal group="USBRBIAS" function="default" pad="USRBIAS"/>
              <signal group="VBUS" function="default" pad="VBUS"/>
            </signals>
            <parameters>
              <param name="INSTANCE_ID" value="97" caption="Instance index for USBHS"/>
              <param name="MCLK_ID_AHB" value="20" caption="Index for USBHS AHB clock"/>
              <param name="PAC_ID" value="97" caption="Index for USBHS registers write protection"/>
            </parameters>
          </instance>
        </module>
        <module name="WDT" id="03611" name2="wdt_u2251_v2" version="2b0">
          <instance name="WDT">
            <register-group name="WDT" name-in-module="WDT" address-space="base" offset="0x44016000"/>
            <parameters>
              <param name="FUSES_UPDATE_SUPPORT" value="0" caption="WDT Fuse Update Support"/>
              <param name="INSTANCE_ID" value="11" caption="Instance index for WDT"/>
              <param name="MCLK_ID_APB" value="43" caption="Index for WDT APB clock"/>
              <param name="PAC_ID" value="11" caption="Index for WDT registers write protection"/>
            </parameters>
          </instance>
        </module>
      </peripherals>
      <interrupts>
        <interrupt name="Reset" index="-15" caption="Reset Vector, invoked on Power up and warm reset"/>
        <interrupt name="NonMaskableInt" index="-14" caption="Non maskable Interrupt, cannot be stopped or preempted"/>
        <interrupt name="HardFault" index="-13" caption="Hard Fault, all classes of Fault"/>
        <interrupt name="MemoryManagement" index="-12" caption="Memory Management, MPU mismatch, including Access Violation and No Match"/>
        <interrupt name="BusFault" index="-11" caption="Bus Fault, Pre-Fetch-, Memory Access Fault, other address/memory related Fault"/>
        <interrupt name="UsageFault" index="-10" caption="Usage Fault, i.e. Undef Instruction, Illegal State Transition"/>
        <interrupt name="SecureFaultMonitor" index="-9" caption="Secure Fault"/>
        <interrupt name="SVCall" index="-5" caption="System Service Call via SVC instruction"/>
        <interrupt name="DebugMonitor" index="-4" caption="Debug Monitor"/>
        <interrupt name="PendSV" index="-2" caption="Pendable request for system service"/>
        <interrupt name="SysTick" index="-1" caption="System Tick Timer"/>
        <interrupt name="FCR_ERR" index="0" module-instance="FCR" caption="Flash Read Controller ECC Error"/>
        <interrupt name="FCR_FLT" index="1" module-instance="FCR" caption="Flash Read Controller CRC Fault"/>
        <interrupt name="FCW" index="2" module-instance="FCW" caption="Flash Write Controller Interrupt"/>
        <interrupt name="PM" index="3" module-instance="PM" caption="Power Manager"/>
        <interrupt name="SUPC" index="4" module-instance="SUPC" caption="Supply Controller"/>
        <interrupt name="OSCCTRL_XOSC" index="5" module-instance="OSCCTRL" caption="External Oscillator"/>
        <interrupt name="OSCCTRL_DFLL" index="6" module-instance="OSCCTRL" caption="DFLL"/>
        <interrupt name="OSCCTRL_PLL0" index="7" module-instance="OSCCTRL" caption="PLL"/>
        <interrupt name="OSC32KCTRL" index="8" module-instance="OSC32KCTRL" caption="32K Oscillator"/>
        <interrupt name="MCLK" index="9" module-instance="MCLK" caption="Main Clock"/>
        <interrupt name="FREQM" index="10" module-instance="FREQM" caption="Frequency Meter"/>
        <interrupt name="WDT" index="11" module-instance="WDT" caption="Watchdog Timer"/>
        <interrupt name="RTC" index="12" module-instance="RTC" caption="RTC"/>
        <interrupt name="EIC_EXTINT_0" index="13" module-instance="EIC" caption="External Interrupt 0"/>
        <interrupt name="EIC_EXTINT_1" index="14" module-instance="EIC" caption="External Interrupt 1"/>
        <interrupt name="EIC_EXTINT_2" index="15" module-instance="EIC" caption="External Interrupt 2"/>
        <interrupt name="EIC_EXTINT_3" index="16" module-instance="EIC" caption="External Interrupt 3"/>
        <interrupt name="EIC_EXTINT_4" index="17" module-instance="EIC" caption="External Interrupt 4"/>
        <interrupt name="EIC_EXTINT_5" index="18" module-instance="EIC" caption="External Interrupt 5"/>
        <interrupt name="EIC_EXTINT_6" index="19" module-instance="EIC" caption="External Interrupt 6"/>
        <interrupt name="EIC_EXTINT_7" index="20" module-instance="EIC" caption="External Interrupt 7"/>
        <interrupt name="EIC_EXTINT_8" index="21" module-instance="EIC" caption="External Interrupt 8"/>
        <interrupt name="EIC_EXTINT_9" index="22" module-instance="EIC" caption="External Interrupt 9"/>
        <interrupt name="EIC_EXTINT_10" index="23" module-instance="EIC" caption="External Interrupt 10"/>
        <interrupt name="EIC_EXTINT_11" index="24" module-instance="EIC" caption="External Interrupt 11"/>
        <interrupt name="EIC_EXTINT_12" index="25" module-instance="EIC" caption="External Interrupt 12"/>
        <interrupt name="EIC_EXTINT_13" index="26" module-instance="EIC" caption="External Interrupt 13"/>
        <interrupt name="EIC_EXTINT_14" index="27" module-instance="EIC" caption="External Interrupt 14"/>
        <interrupt name="EIC_EXTINT_15" index="28" module-instance="EIC" caption="External Interrupt 15"/>
        <interrupt name="EIC_NSCHK" index="29" module-instance="EIC" caption="External Interrupt Non-Secure Check"/>
        <interrupt name="PAC" index="30" module-instance="PAC" caption="Peripheral Access Controller"/>
        <interrupt name="TRAM" index="31" module-instance="TRAM" caption="Trust RAM Interrupt"/>
        <interrupt name="PORT" index="32" module-instance="PORT" caption="Port"/>
        <interrupt name="DMA0_PRI0" index="33" module-instance="DMA0" caption="DMA 0 Priority 0 Interrupt"/>
        <interrupt name="DMA0_PRI1" index="34" module-instance="DMA0" caption="DMA 0 Priority 1 Interrupt"/>
        <interrupt name="DMA0_PRI2" index="35" module-instance="DMA0" caption="DMA 0 Priority 2 Interrupt"/>
        <interrupt name="DMA1_PRI0" index="36" module-instance="DMA1" caption="DMA 1 Priority 0 Interrupt"/>
        <interrupt name="DMA1_PRI1" index="37" module-instance="DMA1" caption="DMA 1 Priority 1 Interrupt"/>
        <interrupt name="HMATRIX" index="38" module-instance="HMATRIX" caption="HMATRIX"/>
        <interrupt name="EVSYS_0" index="39" module-instance="EVSYS" caption="Event System Channel 0"/>
        <interrupt name="EVSYS_1" index="40" module-instance="EVSYS" caption="Event System Channel 1"/>
        <interrupt name="EVSYS_2" index="41" module-instance="EVSYS" caption="Event System Channel 2"/>
        <interrupt name="EVSYS_3" index="42" module-instance="EVSYS" caption="Event System Channel 3"/>
        <interrupt name="EVSYS_OTHER" index="43" module-instance="EVSYS" caption="Event System Channel 4..X"/>
        <interrupt name="SERCOM0_56" index="44" module-instance="SERCOM0" caption="Serial Communication Interface 0"/>
        <interrupt name="SERCOM0_0" index="45" module-instance="SERCOM0" caption="Serial Communication Interface 0"/>
        <interrupt name="SERCOM0_1" index="46" module-instance="SERCOM0" caption="Serial Communication Interface 0"/>
        <interrupt name="SERCOM0_2" index="47" module-instance="SERCOM0" caption="Serial Communication Interface 0"/>
        <interrupt name="SERCOM0_3" index="48" module-instance="SERCOM0" caption="Serial Communication Interface 0"/>
        <interrupt name="SERCOM0_4" index="49" module-instance="SERCOM0" caption="Serial Communication Interface 0"/>
        <interrupt name="SERCOM1_56" index="50" module-instance="SERCOM1" caption="Serial Communication Interface 1"/>
        <interrupt name="SERCOM1_0" index="51" module-instance="SERCOM1" caption="Serial Communication Interface 1"/>
        <interrupt name="SERCOM1_1" index="52" module-instance="SERCOM1" caption="Serial Communication Interface 1"/>
        <interrupt name="SERCOM1_2" index="53" module-instance="SERCOM1" caption="Serial Communication Interface 1"/>
        <interrupt name="SERCOM1_3" index="54" module-instance="SERCOM1" caption="Serial Communication Interface 1"/>
        <interrupt name="SERCOM1_4" index="55" module-instance="SERCOM1" caption="Serial Communication Interface 1"/>
        <interrupt name="SERCOM2_56" index="56" module-instance="SERCOM2" caption="Serial Communication Interface 2"/>
        <interrupt name="SERCOM2_0" index="57" module-instance="SERCOM2" caption="Serial Communication Interface 2"/>
        <interrupt name="SERCOM2_1" index="58" module-instance="SERCOM2" caption="Serial Communication Interface 2"/>
        <interrupt name="SERCOM2_2" index="59" module-instance="SERCOM2" caption="Serial Communication Interface 2"/>
        <interrupt name="SERCOM2_3" index="60" module-instance="SERCOM2" caption="Serial Communication Interface 2"/>
        <interrupt name="SERCOM2_4" index="61" module-instance="SERCOM2" caption="Serial Communication Interface 2"/>
        <interrupt name="SERCOM3_56" index="62" module-instance="SERCOM3" caption="Serial Communication Interface 3"/>
        <interrupt name="SERCOM3_0" index="63" module-instance="SERCOM3" caption="Serial Communication Interface 3"/>
        <interrupt name="SERCOM3_1" index="64" module-instance="SERCOM3" caption="Serial Communication Interface 3"/>
        <interrupt name="SERCOM3_2" index="65" module-instance="SERCOM3" caption="Serial Communication Interface 3"/>
        <interrupt name="SERCOM3_3" index="66" module-instance="SERCOM3" caption="Serial Communication Interface 3"/>
        <interrupt name="SERCOM3_4" index="67" module-instance="SERCOM3" caption="Serial Communication Interface 3"/>
        <interrupt name="TCC0_OTHER" index="68" module-instance="TCC0" caption="Error/Overflow/Underflow/Fault Interrupt"/>
        <interrupt name="TCC0_MC_0" index="69" module-instance="TCC0" caption="TCC Match/Compare 0"/>
        <interrupt name="TCC0_MC_1" index="70" module-instance="TCC0" caption="TCC Match/Compare 1"/>
        <interrupt name="TCC0_MC_2" index="71" module-instance="TCC0" caption="TCC Match/Compare 2"/>
        <interrupt name="TCC0_MC_3" index="72" module-instance="TCC0" caption="TCC Match/Compare 3"/>
        <interrupt name="TCC0_MC_4" index="73" module-instance="TCC0" caption="TCC Match/Compare 4"/>
        <interrupt name="TCC0_MC_5" index="74" module-instance="TCC0" caption="TCC Match/Compare 5"/>
        <interrupt name="TCC1_OTHER" index="75" module-instance="TCC1" caption="Error/Overflow/Underflow/Fault Interrupt"/>
        <interrupt name="TCC1_MC_0" index="76" module-instance="TCC1" caption="TCC Match/Compare 0"/>
        <interrupt name="TCC1_MC_1" index="77" module-instance="TCC1" caption="TCC Match/Compare 1"/>
        <interrupt name="TCC1_MC_2" index="78" module-instance="TCC1" caption="TCC Match/Compare 2"/>
        <interrupt name="TCC1_MC_3" index="79" module-instance="TCC1" caption="TCC Match/Compare 3"/>
        <interrupt name="TCC1_MC_4" index="80" module-instance="TCC1" caption="TCC Match/Compare 4"/>
        <interrupt name="TCC1_MC_5" index="81" module-instance="TCC1" caption="TCC Match/Compare 5"/>
        <interrupt name="TCC2_OTHER" index="82" module-instance="TCC2" caption="Error/Overflow/Underflow/Fault Interrupt"/>
        <interrupt name="TCC2_MC_0" index="83" module-instance="TCC2" caption="TCC Match/Compare 0"/>
        <interrupt name="TCC2_MC_1" index="84" module-instance="TCC2" caption="TCC Match/Compare 1"/>
        <interrupt name="TCC2_MC_2" index="85" module-instance="TCC2" caption="TCC Match/Compare 2"/>
        <interrupt name="TCC2_MC_3" index="86" module-instance="TCC2" caption="TCC Match/Compare 3"/>
        <interrupt name="TCC2_MC_4" index="87" module-instance="TCC2" caption="TCC Match/Compare 4"/>
        <interrupt name="TCC2_MC_5" index="88" module-instance="TCC2" caption="TCC Match/Compare 5"/>
        <interrupt name="TCC3_OTHER" index="89" module-instance="TCC3" caption="Error/Overflow/Underflow/Fault Interrupt"/>
        <interrupt name="TCC3_MC_0" index="90" module-instance="TCC3" caption="TCC Match/Compare 0"/>
        <interrupt name="TCC3_MC_1" index="91" module-instance="TCC3" caption="TCC Match/Compare 1"/>
        <interrupt name="TCC3_MC_2" index="92" module-instance="TCC3" caption="TCC Match/Compare 2"/>
        <interrupt name="TCC3_MC_3" index="93" module-instance="TCC3" caption="TCC Match/Compare 3"/>
        <interrupt name="TCC3_MC_4" index="94" module-instance="TCC3" caption="TCC Match/Compare 4"/>
        <interrupt name="TCC3_MC_5" index="95" module-instance="TCC3" caption="TCC Match/Compare 5"/>
        <interrupt name="SERCOM4_56" index="96" module-instance="SERCOM4" caption="Serial Communication Interface 4"/>
        <interrupt name="SERCOM4_0" index="97" module-instance="SERCOM4" caption="Serial Communication Interface 4"/>
        <interrupt name="SERCOM4_1" index="98" module-instance="SERCOM4" caption="Serial Communication Interface 4"/>
        <interrupt name="SERCOM4_2" index="99" module-instance="SERCOM4" caption="Serial Communication Interface 4"/>
        <interrupt name="SERCOM4_3" index="100" module-instance="SERCOM4" caption="Serial Communication Interface 4"/>
        <interrupt name="SERCOM4_4" index="101" module-instance="SERCOM4" caption="Serial Communication Interface 4"/>
        <interrupt name="SERCOM5_56" index="102" module-instance="SERCOM5" caption="Serial Communication Interface 5"/>
        <interrupt name="SERCOM5_0" index="103" module-instance="SERCOM5" caption="Serial Communication Interface 5"/>
        <interrupt name="SERCOM5_1" index="104" module-instance="SERCOM5" caption="Serial Communication Interface 5"/>
        <interrupt name="SERCOM5_2" index="105" module-instance="SERCOM5" caption="Serial Communication Interface 5"/>
        <interrupt name="SERCOM5_3" index="106" module-instance="SERCOM5" caption="Serial Communication Interface 5"/>
        <interrupt name="SERCOM5_4" index="107" module-instance="SERCOM5" caption="Serial Communication Interface 5"/>
        <interrupt name="SERCOM6_56" index="108" module-instance="SERCOM6" caption="Serial Communication Interface 6"/>
        <interrupt name="SERCOM6_0" index="109" module-instance="SERCOM6" caption="Serial Communication Interface 6"/>
        <interrupt name="SERCOM6_1" index="110" module-instance="SERCOM6" caption="Serial Communication Interface 6"/>
        <interrupt name="SERCOM6_2" index="111" module-instance="SERCOM6" caption="Serial Communication Interface 6"/>
        <interrupt name="SERCOM6_3" index="112" module-instance="SERCOM6" caption="Serial Communication Interface 6"/>
        <interrupt name="SERCOM6_4" index="113" module-instance="SERCOM6" caption="Serial Communication Interface 6"/>
        <interrupt name="SERCOM7_56" index="114" module-instance="SERCOM7" caption="Serial Communication Interface 7"/>
        <interrupt name="SERCOM7_0" index="115" module-instance="SERCOM7" caption="Serial Communication Interface 7"/>
        <interrupt name="SERCOM7_1" index="116" module-instance="SERCOM7" caption="Serial Communication Interface 7"/>
        <interrupt name="SERCOM7_2" index="117" module-instance="SERCOM7" caption="Serial Communication Interface 7"/>
        <interrupt name="SERCOM7_3" index="118" module-instance="SERCOM7" caption="Serial Communication Interface 7"/>
        <interrupt name="SERCOM7_4" index="119" module-instance="SERCOM7" caption="Serial Communication Interface 7"/>
        <interrupt name="TCC4_OTHER" index="120" module-instance="TCC4" caption="Error/Overflow/Underflow/Fault Interrupt"/>
        <interrupt name="TCC4_MC_0" index="121" module-instance="TCC4" caption="TCC Match/Compare 0"/>
        <interrupt name="TCC4_MC_1" index="122" module-instance="TCC4" caption="TCC Match/Compare 1"/>
        <interrupt name="TCC5_OTHER" index="123" module-instance="TCC5" caption="Error/Overflow/Underflow/Fault Interrupt"/>
        <interrupt name="TCC5_MC_0" index="124" module-instance="TCC5" caption="TCC Match/Compare 0"/>
        <interrupt name="TCC5_MC_1" index="125" module-instance="TCC5" caption="TCC Match/Compare 1"/>
        <interrupt name="TCC6_OTHER" index="126" module-instance="TCC6" caption="Error/Overflow/Underflow/Fault Interrupt"/>
        <interrupt name="TCC6_MC_0" index="127" module-instance="TCC6" caption="TCC Match/Compare 0"/>
        <interrupt name="TCC6_MC_1" index="128" module-instance="TCC6" caption="TCC Match/Compare 1"/>
        <interrupt name="TCC7_OTHER" index="129" module-instance="TCC7" caption="Error/Overflow/Underflow/Fault Interrupt"/>
        <interrupt name="TCC7_MC_0" index="130" module-instance="TCC7" caption="TCC Match/Compare 0"/>
        <interrupt name="TCC7_MC_1" index="131" module-instance="TCC7" caption="TCC Match/Compare 1"/>
        <interrupt name="ADC_0" index="132" module-instance="ADC" caption="ADC Global Interrupt"/>
        <interrupt name="ADC_1" index="133" module-instance="ADC" caption="ADC Core 0 Interrupt"/>
        <interrupt name="ADC_2" index="134" module-instance="ADC" caption="ADC"/>
        <interrupt name="ADC_3" index="135" module-instance="ADC" caption="ADC"/>
        <interrupt name="ADC_4" index="136" module-instance="ADC" caption="ADC"/>
        <interrupt name="ADC_5" index="137" module-instance="ADC" caption="ADC"/>
        <interrupt name="AC" index="138" module-instance="AC" caption="Analog Comparator Interrupt"/>
        <interrupt name="PTC" index="139" module-instance="PTC" caption="Peripheral Touch Controller"/>
        <interrupt name="SPI_IXS" index="140" module-instance="SPI_IXS" caption="Audio SPI Interrupt"/>
        <interrupt name="PCC" index="141" module-instance="PCC" caption="PCC"/>
        <interrupt name="PDEC" index="142" module-instance="PDEC" caption="PDEC"/>
        <interrupt name="SQI" index="146" module-instance="SQI" caption="Quad SPI Interrupt"/>
        <interrupt name="TRNG" index="147" module-instance="TRNG" caption="True Random Generator"/>
        <interrupt name="SDMMC0" index="148" module-instance="SDMMC0" caption="SD/MMC Host Controller Interrupt 0"/>
        <interrupt name="SDMMC1" index="149" module-instance="SDMMC1" caption="SD/MMC Host Controller Interrupt 1"/>
        <interrupt name="USB_OTHER" index="150" module-instance="USB" caption="USB Other Interrupt"/>
        <interrupt name="USB_SOF" index="151" module-instance="USB" caption="USB SOF Interrupt"/>
        <interrupt name="USB_TRCPT0" index="152" module-instance="USB" caption="USB TRCPT0 Interrupt"/>
        <interrupt name="USB_TRCPT1" index="153" module-instance="USB" caption="USB TRCPT1 Interrupt"/>
        <interrupt name="USBHS" index="154" module-instance="USBHS" caption="High Speed USB Interrupt"/>
      </interrupts>
      <events>
        <generators>
          <generator name="SUPC_LVDET" index="1" module-instance="SUPC"/>
          <generator name="OSCCTRL_XOSC_FAIL" index="2" module-instance="OSCCTRL"/>
          <generator name="OSC32KCTRL_XOSC32K_FAIL" index="3" module-instance="OSC32KCTRL"/>
          <generator name="FREQM_DONE" index="4" module-instance="FREQM"/>
          <generator name="FREQM_WINMON" index="5" module-instance="FREQM"/>
          <generator name="RTC_PER_0" index="6" module-instance="RTC"/>
          <generator name="RTC_PER_1" index="7" module-instance="RTC"/>
          <generator name="RTC_PER_2" index="8" module-instance="RTC"/>
          <generator name="RTC_PER_3" index="9" module-instance="RTC"/>
          <generator name="RTC_PER_4" index="10" module-instance="RTC"/>
          <generator name="RTC_PER_5" index="11" module-instance="RTC"/>
          <generator name="RTC_PER_6" index="12" module-instance="RTC"/>
          <generator name="RTC_PER_7" index="13" module-instance="RTC"/>
          <generator name="RTC_PERD" index="14" module-instance="RTC"/>
          <generator name="RTC_CMP_0" index="15" module-instance="RTC"/>
          <generator name="RTC_CMP_1" index="16" module-instance="RTC"/>
          <generator name="RTC_CMP_2" index="17" module-instance="RTC"/>
          <generator name="RTC_CMP_3" index="18" module-instance="RTC"/>
          <generator name="RTC_TAMPER" index="19" module-instance="RTC"/>
          <generator name="RTC_OVF" index="20" module-instance="RTC"/>
          <generator name="EIC_EXTINT_0" index="21" module-instance="EIC"/>
          <generator name="EIC_EXTINT_1" index="22" module-instance="EIC"/>
          <generator name="EIC_EXTINT_2" index="23" module-instance="EIC"/>
          <generator name="EIC_EXTINT_3" index="24" module-instance="EIC"/>
          <generator name="EIC_EXTINT_4" index="25" module-instance="EIC"/>
          <generator name="EIC_EXTINT_5" index="26" module-instance="EIC"/>
          <generator name="EIC_EXTINT_6" index="27" module-instance="EIC"/>
          <generator name="EIC_EXTINT_7" index="28" module-instance="EIC"/>
          <generator name="EIC_EXTINT_8" index="29" module-instance="EIC"/>
          <generator name="EIC_EXTINT_9" index="30" module-instance="EIC"/>
          <generator name="EIC_EXTINT_10" index="31" module-instance="EIC"/>
          <generator name="EIC_EXTINT_11" index="32" module-instance="EIC"/>
          <generator name="EIC_EXTINT_12" index="33" module-instance="EIC"/>
          <generator name="EIC_EXTINT_13" index="34" module-instance="EIC"/>
          <generator name="EIC_EXTINT_14" index="35" module-instance="EIC"/>
          <generator name="EIC_EXTINT_15" index="36" module-instance="EIC"/>
          <generator name="PAC_ACCERR" index="37" module-instance="PAC"/>
          <generator name="DMA0_CH_0" index="38" module-instance="DMA0"/>
          <generator name="DMA0_CH_1" index="39" module-instance="DMA0"/>
          <generator name="DMA0_CH_2" index="40" module-instance="DMA0"/>
          <generator name="DMA0_CH_3" index="41" module-instance="DMA0"/>
          <generator name="DMA0_CH_4" index="42" module-instance="DMA0"/>
          <generator name="DMA0_CH_5" index="43" module-instance="DMA0"/>
          <generator name="DMA0_CH_6" index="44" module-instance="DMA0"/>
          <generator name="DMA0_CH_7" index="45" module-instance="DMA0"/>
          <generator name="DMA1_CH_0" index="46" module-instance="DMA1"/>
          <generator name="DMA1_CH_1" index="47" module-instance="DMA1"/>
          <generator name="DMA1_CH_2" index="48" module-instance="DMA1"/>
          <generator name="DMA1_CH_3" index="49" module-instance="DMA1"/>
          <generator name="TCC0_OVF" index="50" module-instance="TCC0"/>
          <generator name="TCC0_TRG" index="51" module-instance="TCC0"/>
          <generator name="TCC0_CNT" index="52" module-instance="TCC0"/>
          <generator name="TCC0_MCX_0" index="53" module-instance="TCC0"/>
          <generator name="TCC0_MCX_1" index="54" module-instance="TCC0"/>
          <generator name="TCC0_MCX_2" index="55" module-instance="TCC0"/>
          <generator name="TCC0_MCX_3" index="56" module-instance="TCC0"/>
          <generator name="TCC0_MCX_4" index="57" module-instance="TCC0"/>
          <generator name="TCC0_MCX_5" index="58" module-instance="TCC0"/>
          <generator name="TCC1_OVF" index="59" module-instance="TCC1"/>
          <generator name="TCC1_TRG" index="60" module-instance="TCC1"/>
          <generator name="TCC1_CNT" index="61" module-instance="TCC1"/>
          <generator name="TCC1_MCX_0" index="62" module-instance="TCC1"/>
          <generator name="TCC1_MCX_1" index="63" module-instance="TCC1"/>
          <generator name="TCC1_MCX_2" index="64" module-instance="TCC1"/>
          <generator name="TCC1_MCX_3" index="65" module-instance="TCC1"/>
          <generator name="TCC1_MCX_4" index="66" module-instance="TCC1"/>
          <generator name="TCC1_MCX_5" index="67" module-instance="TCC1"/>
          <generator name="TCC2_OVF" index="68" module-instance="TCC2"/>
          <generator name="TCC2_TRG" index="69" module-instance="TCC2"/>
          <generator name="TCC2_CNT" index="70" module-instance="TCC2"/>
          <generator name="TCC2_MCX_0" index="71" module-instance="TCC2"/>
          <generator name="TCC2_MCX_1" index="72" module-instance="TCC2"/>
          <generator name="TCC2_MCX_2" index="73" module-instance="TCC2"/>
          <generator name="TCC2_MCX_3" index="74" module-instance="TCC2"/>
          <generator name="TCC2_MCX_4" index="75" module-instance="TCC2"/>
          <generator name="TCC2_MCX_5" index="76" module-instance="TCC2"/>
          <generator name="TCC3_OVF" index="77" module-instance="TCC3"/>
          <generator name="TCC3_TRG" index="78" module-instance="TCC3"/>
          <generator name="TCC3_CNT" index="79" module-instance="TCC3"/>
          <generator name="TCC3_MCX_0" index="80" module-instance="TCC3"/>
          <generator name="TCC3_MCX_1" index="81" module-instance="TCC3"/>
          <generator name="TCC3_MCX_2" index="82" module-instance="TCC3"/>
          <generator name="TCC3_MCX_3" index="83" module-instance="TCC3"/>
          <generator name="TCC3_MCX_4" index="84" module-instance="TCC3"/>
          <generator name="TCC3_MCX_5" index="85" module-instance="TCC3"/>
          <generator name="TCC4_OVF" index="86" module-instance="TCC4"/>
          <generator name="TCC4_TRG" index="87" module-instance="TCC4"/>
          <generator name="TCC4_CNT" index="88" module-instance="TCC4"/>
          <generator name="TCC4_MCX_0" index="89" module-instance="TCC4"/>
          <generator name="TCC4_MCX_1" index="90" module-instance="TCC4"/>
          <generator name="TCC5_OVF" index="91" module-instance="TCC5"/>
          <generator name="TCC5_TRG" index="92" module-instance="TCC5"/>
          <generator name="TCC5_CNT" index="93" module-instance="TCC5"/>
          <generator name="TCC5_MCX_0" index="94" module-instance="TCC5"/>
          <generator name="TCC5_MCX_1" index="95" module-instance="TCC5"/>
          <generator name="TCC6_OVF" index="96" module-instance="TCC6"/>
          <generator name="TCC6_TRG" index="97" module-instance="TCC6"/>
          <generator name="TCC6_CNT" index="98" module-instance="TCC6"/>
          <generator name="TCC6_MCX_0" index="99" module-instance="TCC6"/>
          <generator name="TCC6_MCX_1" index="100" module-instance="TCC6"/>
          <generator name="TCC7_OVF" index="101" module-instance="TCC7"/>
          <generator name="TCC7_TRG" index="102" module-instance="TCC7"/>
          <generator name="TCC7_CNT" index="103" module-instance="TCC7"/>
          <generator name="TCC7_MCX_0" index="104" module-instance="TCC7"/>
          <generator name="TCC7_MCX_1" index="105" module-instance="TCC7"/>
          <generator name="ADC_CHRDYC_0" index="106" module-instance="ADC"/>
          <generator name="ADC_CMP_0" index="107" module-instance="ADC"/>
          <generator name="AC_COMP_0" index="108" module-instance="AC"/>
          <generator name="AC_COMP_1" index="109" module-instance="AC"/>
          <generator name="AC_WIN_0" index="110" module-instance="AC"/>
          <generator name="SPI_IXS_GEN" index="113" module-instance="SPI"/>
          <generator name="CCL_LUTOUT_0" index="114" module-instance="CCL"/>
          <generator name="CCL_LUTOUT_1" index="115" module-instance="CCL"/>
          <generator name="CCL_LUTOUT_2" index="116" module-instance="CCL"/>
          <generator name="CCL_LUTOUT_3" index="117" module-instance="CCL"/>
          <generator name="PDEC_DIR" index="118" module-instance="PDEC"/>
          <generator name="PDEC_ERR" index="119" module-instance="PDEC"/>
          <generator name="PDEC_MCX_0" index="120" module-instance="PDEC"/>
          <generator name="PDEC_MCX_1" index="121" module-instance="PDEC"/>
          <generator name="PDEC_OVF" index="122" module-instance="PDEC"/>
          <generator name="PDEC_VLC" index="123" module-instance="PDEC"/>
          <generator name="TRNG_READY" index="125" module-instance="TRNG"/>
        </generators>
        <users>
          <user name="FREQM_START" index="0" module-instance="FREQM"/>
          <user name="RTC_TAMPER" index="1" module-instance="RTC"/>
          <user name="PORT_EV_0" index="2" module-instance="PORT"/>
          <user name="PORT_EV_1" index="3" module-instance="PORT"/>
          <user name="PORT_EV_2" index="4" module-instance="PORT"/>
          <user name="PORT_EV_3" index="5" module-instance="PORT"/>
          <user name="DMA0_CHSTRT_0" index="6" module-instance="DMA0"/>
          <user name="DMA0_CHSTRT_1" index="7" module-instance="DMA0"/>
          <user name="DMA0_CHSTRT_2" index="8" module-instance="DMA0"/>
          <user name="DMA0_CHSTRT_3" index="9" module-instance="DMA0"/>
          <user name="DMA0_CHSTRT_4" index="10" module-instance="DMA0"/>
          <user name="DMA0_CHSTRT_5" index="11" module-instance="DMA0"/>
          <user name="DMA0_CHSTRT_6" index="12" module-instance="DMA0"/>
          <user name="DMA0_CHSTRT_7" index="13" module-instance="DMA0"/>
          <user name="DMA0_CHAUX_0" index="14" module-instance="DMA0"/>
          <user name="DMA0_CHAUX_1" index="15" module-instance="DMA0"/>
          <user name="DMA0_CHAUX_2" index="16" module-instance="DMA0"/>
          <user name="DMA0_CHAUX_3" index="17" module-instance="DMA0"/>
          <user name="DMA0_CHAUX_4" index="18" module-instance="DMA0"/>
          <user name="DMA0_CHAUX_5" index="19" module-instance="DMA0"/>
          <user name="DMA0_CHAUX_6" index="20" module-instance="DMA0"/>
          <user name="DMA0_CHAUX_7" index="21" module-instance="DMA0"/>
          <user name="DMA1_CHSTRT_0" index="22" module-instance="DMA1"/>
          <user name="DMA1_CHSTRT_1" index="23" module-instance="DMA1"/>
          <user name="DMA1_CHSTRT_2" index="24" module-instance="DMA1"/>
          <user name="DMA1_CHSTRT_3" index="25" module-instance="DMA1"/>
          <user name="DMA1_CHAUX_0" index="26" module-instance="DMA1"/>
          <user name="DMA1_CHAUX_1" index="27" module-instance="DMA1"/>
          <user name="DMA1_CHAUX_2" index="28" module-instance="DMA1"/>
          <user name="DMA1_CHAUX_3" index="29" module-instance="DMA1"/>
          <user name="TCC0_EV_0" index="30" module-instance="TCC0"/>
          <user name="TCC0_EV_1" index="31" module-instance="TCC0"/>
          <user name="TCC0_MC_0" index="32" module-instance="TCC0"/>
          <user name="TCC0_MC_1" index="33" module-instance="TCC0"/>
          <user name="TCC0_MC_2" index="34" module-instance="TCC0"/>
          <user name="TCC0_MC_3" index="35" module-instance="TCC0"/>
          <user name="TCC0_MC_4" index="36" module-instance="TCC0"/>
          <user name="TCC0_MC_5" index="37" module-instance="TCC0"/>
          <user name="TCC1_EV_0" index="38" module-instance="TCC1"/>
          <user name="TCC1_EV_1" index="39" module-instance="TCC1"/>
          <user name="TCC1_MC_0" index="40" module-instance="TCC1"/>
          <user name="TCC1_MC_1" index="41" module-instance="TCC1"/>
          <user name="TCC1_MC_2" index="42" module-instance="TCC1"/>
          <user name="TCC1_MC_3" index="43" module-instance="TCC1"/>
          <user name="TCC1_MC_4" index="44" module-instance="TCC1"/>
          <user name="TCC1_MC_5" index="45" module-instance="TCC1"/>
          <user name="TCC2_EV_0" index="46" module-instance="TCC2"/>
          <user name="TCC2_EV_1" index="47" module-instance="TCC2"/>
          <user name="TCC2_MC_0" index="48" module-instance="TCC2"/>
          <user name="TCC2_MC_1" index="49" module-instance="TCC2"/>
          <user name="TCC2_MC_2" index="50" module-instance="TCC2"/>
          <user name="TCC2_MC_3" index="51" module-instance="TCC2"/>
          <user name="TCC2_MC_4" index="52" module-instance="TCC2"/>
          <user name="TCC2_MC_5" index="53" module-instance="TCC2"/>
          <user name="TCC3_EV_0" index="54" module-instance="TCC3"/>
          <user name="TCC3_EV_1" index="55" module-instance="TCC3"/>
          <user name="TCC3_MC_0" index="56" module-instance="TCC3"/>
          <user name="TCC3_MC_1" index="57" module-instance="TCC3"/>
          <user name="TCC3_MC_2" index="58" module-instance="TCC3"/>
          <user name="TCC3_MC_3" index="59" module-instance="TCC3"/>
          <user name="TCC3_MC_4" index="60" module-instance="TCC3"/>
          <user name="TCC3_MC_5" index="61" module-instance="TCC3"/>
          <user name="TCC4_EV_0" index="62" module-instance="TCC4"/>
          <user name="TCC4_EV_1" index="63" module-instance="TCC4"/>
          <user name="TCC4_MC_0" index="64" module-instance="TCC4"/>
          <user name="TCC4_MC_1" index="65" module-instance="TCC4"/>
          <user name="TCC5_EV_0" index="66" module-instance="TCC5"/>
          <user name="TCC5_EV_1" index="67" module-instance="TCC5"/>
          <user name="TCC5_MC_0" index="68" module-instance="TCC5"/>
          <user name="TCC5_MC_1" index="69" module-instance="TCC5"/>
          <user name="TCC6_EV_0" index="70" module-instance="TCC6"/>
          <user name="TCC6_EV_1" index="71" module-instance="TCC6"/>
          <user name="TCC6_MC_0" index="72" module-instance="TCC6"/>
          <user name="TCC6_MC_1" index="73" module-instance="TCC6"/>
          <user name="TCC7_EV_0" index="74" module-instance="TCC7"/>
          <user name="TCC7_EV_1" index="75" module-instance="TCC7"/>
          <user name="TCC7_MC_0" index="76" module-instance="TCC7"/>
          <user name="TCC7_MC_1" index="77" module-instance="TCC7"/>
          <user name="ADC_TRIGGERS_0" index="78" module-instance="ADC"/>
          <user name="ADC_TRIGGERS_1" index="79" module-instance="ADC"/>
          <user name="ADC_TRIGGERS_2" index="80" module-instance="ADC"/>
          <user name="ADC_TRIGGERS_3" index="81" module-instance="ADC"/>
          <user name="ADC_TRIGGERS_4" index="82" module-instance="ADC"/>
          <user name="ADC_TRIGGERS_5" index="83" module-instance="ADC"/>
          <user name="ADC_TRIGGERS_6" index="84" module-instance="ADC"/>
          <user name="ADC_TRIGGERS_7" index="85" module-instance="ADC"/>
          <user name="ADC_TRIGGERS_8" index="86" module-instance="ADC"/>
          <user name="ADC_TRIGGERS_9" index="87" module-instance="ADC"/>
          <user name="ADC_TRIGGERS_10" index="88" module-instance="ADC"/>
          <user name="AC_SOC_0" index="89" module-instance="AC"/>
          <user name="AC_SOC_1" index="90" module-instance="AC"/>
          <user name="CCL_LUTIN_0" index="93" module-instance="CCL"/>
          <user name="CCL_LUTIN_1" index="94" module-instance="CCL"/>
          <user name="CCL_LUTIN_2" index="95" module-instance="CCL"/>
          <user name="CCL_LUTIN_3" index="96" module-instance="CCL"/>
          <user name="PDEC_EVU_0" index="97" module-instance="PDEC"/>
          <user name="PDEC_EVU_1" index="98" module-instance="PDEC"/>
          <user name="PDEC_EVU_2" index="99" module-instance="PDEC"/>
        </users>
      </events>
      <interfaces>
        <interface name="JTAG" type="samjtag"/>
        <interface name="SWD" type="swd"/>
      </interfaces>
      <property-groups>
        <property-group name="SIGNATURES">
          <property name="DSU_DID" value="0x09508053"/>
        </property-group>
      </property-groups>
    </device>
  </devices>
  <modules>
    <module name="AC" id="03784" name2="cmp_ac_u2501_v2" version="2a0" caption="Analog Comparator Controller">
      <register-group name="AC" caption="Analog Comparator Controller">
        <register name="CTRLA" offset="0x0" rw="RW" access="WSYNC" size="4" initval="0x00000000" caption="Control A">
          <bitfield name="SWRST" caption="Software Reset" mask="0x1"/>
          <bitfield name="ENABLE" caption="Enable" mask="0x2"/>
        </register>
        <register name="CTRLB" offset="0x4" rw="RW" size="4" initval="0x00000000" caption="Control B">
          <bitfield name="START0" caption="Comparator 0 Start Comparison" mask="0x1"/>
          <bitfield name="START1" caption="Comparator 1 Start Comparison" mask="0x2"/>
        </register>
        <register name="CTRLC" offset="0x8" rw="RW" size="4" initval="0x00000000" caption="Control C">
          <bitfield name="WIDTH" caption="Sample and Hold Clock Pulse Width" mask="0x3FF"/>
          <bitfield name="PER" caption="Sample and Hold Clock Period" mask="0x3FF000"/>
          <bitfield name="PRESCALER" caption="Prescaling Factor" mask="0x7000000" values="CTRLC__PRESCALER"/>
          <bitfield name="AIPMPEN" caption="Analog Input Charge Pump Enable" mask="0x8000000"/>
          <bitfield name="CONFIG" caption="Configuration Extension" mask="0xF0000000"/>
        </register>
        <register name="EVCTRL" offset="0xC" rw="RW" size="4" initval="0x00000000" caption="Event Control">
          <bitfield name="COMPEO0" caption="Comparator 0 Event Output Enable" mask="0x1"/>
          <bitfield name="COMPEO1" caption="Comparator 1 Event Output Enable" mask="0x2"/>
          <bitfield name="WINEO0" caption="Window 0 Event Output Enable" mask="0x100"/>
          <bitfield name="COMPEI0" caption="Comparator 0 Event Input Enable" mask="0x10000"/>
          <bitfield name="COMPEI1" caption="Comparator 1 Event Input Enable" mask="0x20000"/>
          <bitfield name="INVEI0" caption="Inverted Event Input Enable 0" mask="0x1000000"/>
          <bitfield name="INVEI1" caption="Inverted Event Input Enable 1" mask="0x2000000"/>
        </register>
        <register name="INTENCLR" offset="0x10" rw="RW" size="4" atomic-op="clear:INTENCLR" initval="0x00000000" caption="Interrupt Enable Clear">
          <bitfield name="COMP0" caption="Comparator 0 Interrupt Enable" mask="0x1"/>
          <bitfield name="COMP1" caption="Comparator 1 Interrupt Enable" mask="0x2"/>
          <bitfield name="WIN0" caption="Window 0 Interrupt Enable" mask="0x100"/>
        </register>
        <register name="INTENSET" offset="0x14" rw="RW" size="4" atomic-op="set:INTENSET" initval="0x00000000" caption="Interrupt Enable Set">
          <bitfield name="COMP0" caption="Comparator 0 Interrupt Enable" mask="0x1"/>
          <bitfield name="COMP1" caption="Comparator 1 Interrupt Enable" mask="0x2"/>
          <bitfield name="WIN0" caption="Window 0 Interrupt Enable" mask="0x100"/>
        </register>
        <register name="INTFLAG" offset="0x18" rw="RW" size="4" atomic-op="clear:INTFLAG" initval="0x00000000" caption="Interrupt Flag Status and Clear">
          <bitfield name="COMP0" caption="Comparator 0" mask="0x1"/>
          <bitfield name="COMP1" caption="Comparator 1" mask="0x2"/>
          <bitfield name="WIN0" caption="Window 0" mask="0x100"/>
        </register>
        <register name="STATUSA" offset="0x1C" rw="R" size="4" initval="0x00000000" caption="Status A">
          <bitfield name="STATE0" caption="Comparator 0 Current State" mask="0x1"/>
          <bitfield name="STATE1" caption="Comparator 1 Current State" mask="0x2"/>
          <bitfield name="WSTATE0" caption="Window 0 Current State" mask="0x30000" values="STATUSA__WSTATE"/>
        </register>
        <register name="STATUSB" offset="0x20" rw="R" size="4" initval="0x00000000" caption="Status B">
          <bitfield name="READY0" caption="Comparator 0 Ready" mask="0x1"/>
          <bitfield name="READY1" caption="Comparator 1 Ready" mask="0x2"/>
        </register>
        <register name="DBGCTRL" offset="0x24" rw="RW" size="4" initval="0x00000000" caption="Debug Control">
          <bitfield name="DBGRUN" caption="Debug Run" mask="0x1"/>
        </register>
        <register name="SYNCBUSY" offset="0x28" rw="R" size="4" initval="0x00000000" caption="Synchronization Busy">
          <bitfield name="SWRST" caption="Software Reset Synchronization Busy" mask="0x1"/>
          <bitfield name="ENABLE" caption="Enable Synchronization Busy" mask="0x2"/>
          <bitfield name="COMPCTRL0" caption="COMPCTRL 0 Synchronization Busy" mask="0x4"/>
          <bitfield name="COMPCTRL1" caption="COMPCTRL 1 Synchronization Busy" mask="0x8"/>
          <bitfield name="WINCTRL0" caption="WINCTRL 0 Synchronization Busy" mask="0x400"/>
        </register>
        <register name="COMPCTRL" offset="0x30" rw="RW" access="WSYNC" size="4" count="2" initval="0x00000000" caption="Pair n Comparator Control 0">
          <bitfield name="ENABLE" caption="Enable" mask="0x2"/>
          <bitfield name="SINGLE" caption="Single-Shot Mode" mask="0x8"/>
          <bitfield name="INTSEL" caption="Interrupt Selection" mask="0x30" values="AC_COMPCTRL__INTSEL"/>
          <bitfield name="RUNSTDBY" caption="Run in Standby" mask="0x40"/>
          <bitfield name="MUXNEG" caption="Negative Input Mux Selection" mask="0x700" values="AC_COMPCTRL__MUXNEG"/>
          <bitfield name="MUXPOS" caption="Positive Input Mux Selection" mask="0x7000" values="AC_COMPCTRL__MUXPOS"/>
          <bitfield name="SWAP" caption="Swap Inputs and Invert" mask="0x10000"/>
          <bitfield name="SPEED" caption="Speed Selection" mask="0x20000" values="AC_COMPCTRL__SPEED"/>
          <bitfield name="HYST" caption="Hysteresis Level" mask="0x180000" values="AC_COMPCTRL__HYST"/>
          <bitfield name="FLEN" caption="Filter Length" mask="0xE00000" values="AC_COMPCTRL__FLEN"/>
          <bitfield name="OUT" caption="Output" mask="0x3000000" values="AC_COMPCTRL__OUT"/>
          <bitfield name="SUT" caption="Start-up Time" mask="0xFC000000"/>
        </register>
        <register name="DACCTRL" offset="0x38" rw="RW" size="4" initval="0x00000000" caption="Dac Control">
          <bitfield name="VALUE0" caption="DAC0 Output Value" mask="0x7F"/>
          <bitfield name="SHEN0" caption="DAC0 Sample and Hold Enable Operating Mode" mask="0x8000"/>
          <bitfield name="VALUE1" caption="DAC1 Output Value" mask="0x7F0000"/>
          <bitfield name="SHEN1" caption="DAC1 Sample and Hold Enable Operating Mode" mask="0x80000000"/>
        </register>
        <register name="WINCTRL" offset="0x3C" rw="RW" access="WSYNC" size="4" initval="0x00000000" caption="Window Monitor Control">
          <bitfield name="WEN" caption="Window n Mode Enable" mask="0x1"/>
          <bitfield name="WINTSEL" caption="Window n Interrupt Selection" mask="0x6" values="AC_WINCTRL__WINTSEL0"/>
        </register>
      </register-group>
      <value-group name="AC_COMPCTRL__INTSEL">
        <value name="TOGGLE" caption="Interrupt on comparator output toggle" value="0"/>
        <value name="RISING" caption="Interrupt on comparator output rising" value="1"/>
        <value name="FALLING" caption="Interrupt on comparator output falling" value="2"/>
        <value name="EOC" caption="Interrupt on end of comparison (single-shot mode only)" value="3"/>
      </value-group>
      <value-group name="AC_COMPCTRL__MUXNEG">
        <value name="PIN0" caption="I/O pin 0" value="0"/>
        <value name="PIN1" caption="I/O pin 1" value="1"/>
        <value name="PIN2" caption="I/O pin 2" value="2"/>
        <value name="PIN3" caption="I/O pin 3" value="3"/>
        <value name="INT0" caption="Internal connection 0, device specific" value="4"/>
        <value name="BANDGAP" caption="Bangap" value="5"/>
        <value name="GND" caption="Ground" value="6"/>
        <value name="INTDAC" caption="Internal DAC" value="7"/>
      </value-group>
      <value-group name="AC_COMPCTRL__MUXPOS">
        <value name="PIN0" caption="I/O pin 0" value="0"/>
        <value name="PIN1" caption="I/O pin 1" value="1"/>
        <value name="PIN2" caption="I/O pin 2" value="2"/>
        <value name="PIN3" caption="I/O pin 3" value="3"/>
        <value name="INT0" caption="Internal connection 0, device specific" value="4"/>
        <value name="INT1" caption="Internal connection 1, device specific" value="5"/>
        <value name="INT2" caption="Internal connection 2, device specific" value="6"/>
        <value name="INTDAC" caption="Internal DAC" value="7"/>
      </value-group>
      <value-group name="AC_COMPCTRL__SPEED">
        <value name="HIGH" caption="High speed, high power" value="0"/>
        <value name="LOW" caption="Low speed, low power" value="1"/>
      </value-group>
      <value-group name="AC_COMPCTRL__HYST">
        <value name="HYST10" caption="10mV" value="0"/>
        <value name="HYST20" caption="20mV" value="1"/>
        <value name="HYST40" caption="40mV" value="2"/>
        <value name="HYST60" caption="60mV" value="3"/>
      </value-group>
      <value-group name="AC_COMPCTRL__FLEN">
        <value name="OFF" caption="No filtering" value="0"/>
        <value name="MAJ3" caption="3-bit majority function (2 of 3)" value="1"/>
        <value name="MAJ5" caption="5-bit majority function (3 of 5)" value="2"/>
      </value-group>
      <value-group name="AC_COMPCTRL__OUT">
        <value name="OFF" caption="The output of COMPn is not routed to the COMPn I/O port" value="0"/>
        <value name="ASYNC" caption="The asynchronous output of COMPn is routed to the COMPn I/O port" value="1"/>
        <value name="SYNC" caption="The synchronous output (including filtering) of COMPn is routed to the COMPn I/O port" value="2"/>
      </value-group>
      <value-group name="AC_WINCTRL__WINTSEL0">
        <value name="ABOVE" caption="Interrupt on signal above window" value="0"/>
        <value name="INSIDE" caption="Interrupt on signal inside window" value="1"/>
        <value name="BELOW" caption="Interrupt on signal below window" value="2"/>
        <value name="OUTSIDE" caption="Interrupt on signal outside window" value="3"/>
      </value-group>
      <value-group name="CTRLC__PRESCALER">
        <value name="DIV1" caption="Sampling rate is GCLK_AC (No division)" value="0x0"/>
        <value name="DIV2" caption="Sampling rate is GCLK_AC/2" value="0x1"/>
        <value name="DIV4" caption="Sampling rate is GCLK_AC/4" value="0x2"/>
        <value name="DIV8" caption="Sampling rate is GCLK_AC/8" value="0x3"/>
        <value name="DIV16" caption="Sampling rate is GCLK_AC/16" value="0x4"/>
        <value name="DIV32" caption="Sampling rate is GCLK_AC/32" value="0x5"/>
        <value name="DIV64" caption="Sampling rate is GCLK_AC/64" value="0x6"/>
        <value name="DIV128" caption="Sampling rate is GCLK_AC/128" value="0x7"/>
      </value-group>
      <value-group name="STATUSA__WSTATE">
        <value name="ABOVE" caption="Signal is above window" value="0"/>
        <value name="INSIDE" caption="Signal is inside window" value="1"/>
        <value name="BELOW" caption="Signal is below window" value="2"/>
      </value-group>
    </module>
    <module name="ADC" id="03620" name2="adc_msh_ctrl_apb_v1" version="1b0" caption="ADC Controller">
      <register-group name="CONFIG" size="0x20">
        <register name="CORCTRL" offset="0x0" rw="RW" size="4" initval="0x00000C00" caption="SARCORE Control">
          <bitfield name="SAMC" caption="Sample Count" mask="0x3FF"/>
          <bitfield name="SELRES" caption="Selects Resolution" mask="0xC00" values="CORCTRL__SELRES"/>
          <bitfield name="EIS" caption="Early Interrupt Select" mask="0x7000"/>
          <bitfield name="EIRQOVR" caption="Interrupt Type Select" mask="0x8000"/>
          <bitfield name="STRGSRC" caption="SCAN trigger source selection" mask="0xF0000" values="CORCTRL__STRGSRC"/>
          <bitfield name="STRGLVL" caption="Scan Trigger Level Sensitivity" mask="0x200000"/>
          <bitfield name="SCNRTDS" caption="SCAN Re-trigger Disable" mask="0x400000"/>
          <bitfield name="ADCDIV" caption="Division Ratio for SARCORE clock" mask="0x7F000000"/>
        </register>
        <register name="CHNCFG1" offset="0x4" rw="RW" size="4" initval="0x00000000" caption="Channel Configuration 1 (LVL/CMPEN)">
          <bitfield name="CHNCMPEN" caption="Channel Comparator Enable" mask="0xFFFF"/>
          <bitfield name="LVL" caption="Channel Level" mask="0xFFFF0000"/>
        </register>
        <register name="CHNCFG2" offset="0x8" rw="RW" size="4" initval="0x00000000" caption="Channel Configuration 2(FRACT/CSS)">
          <bitfield name="CSS" caption="Channel SCAN Select" mask="0xFFFF"/>
          <bitfield name="FRACT" caption="Channel Fractional" mask="0xFFFF0000"/>
        </register>
        <register name="CHNCFG3" offset="0xC" rw="RW" size="4" initval="0x00000000" caption="Channel Configuration3 (SIGN/DIFF)">
          <bitfield name="DIFF" caption="Differential Mode" mask="0xFFFF"/>
          <bitfield name="SIGN" caption="SIGN setting" mask="0xFFFF0000"/>
        </register>
        <register name="CHNCFG4" offset="0x10" rw="RW" size="4" initval="0x00000000" caption="Channel Configuration 4 (TRGSRC)">
          <bitfield name="TRGSRC0" caption="Channel 0 Trigger Source" mask="0xF" values="CHNCFG4_CHNCFG5__TRGSRC"/>
          <bitfield name="TRGSRC1" caption="Channel 1 Trigger Source" mask="0xF0" values="CHNCFG4_CHNCFG5__TRGSRC"/>
          <bitfield name="TRGSRC2" caption="Channel 2 Trigger Source" mask="0xF00" values="CHNCFG4_CHNCFG5__TRGSRC"/>
          <bitfield name="TRGSRC3" caption="Channel 3 Trigger Source" mask="0xF000" values="CHNCFG4_CHNCFG5__TRGSRC"/>
          <bitfield name="TRGSRC4" caption="Channel 4 Trigger Source" mask="0xF0000" values="CHNCFG4_CHNCFG5__TRGSRC"/>
          <bitfield name="TRGSRC5" caption="Channel 5 Trigger Source" mask="0xF00000" values="CHNCFG4_CHNCFG5__TRGSRC"/>
          <bitfield name="TRGSRC6" caption="Channel 6 Trigger Source" mask="0xF000000" values="CHNCFG4_CHNCFG5__TRGSRC"/>
          <bitfield name="TRGSRC7" caption="Channel 7 Trigger Source" mask="0xF0000000" values="CHNCFG4_CHNCFG5__TRGSRC"/>
        </register>
        <register name="CHNCFG5" offset="0x14" rw="RW" size="4" initval="0x00000000" caption="Channel Configuration 5 (TRGSRC)">
          <bitfield name="TRGSRC8" caption="Channel 8 Trigger Source" mask="0xF" values="CHNCFG4_CHNCFG5__TRGSRC"/>
          <bitfield name="TRGSRC9" caption="Channel 9 Trigger Source" mask="0xF0" values="CHNCFG4_CHNCFG5__TRGSRC"/>
          <bitfield name="TRGSRC10" caption="Channel 10 Trigger Source" mask="0xF00" values="CHNCFG4_CHNCFG5__TRGSRC"/>
          <bitfield name="TRGSRC11" caption="Channel 11 Trigger Source" mask="0xF000" values="CHNCFG4_CHNCFG5__TRGSRC"/>
          <bitfield name="TRGSRC12" caption="Channel 12 Trigger Source" mask="0xF0000" values="CHNCFG4_CHNCFG5__TRGSRC"/>
          <bitfield name="TRGSRC13" caption="Channel 13 Trigger Source" mask="0xF00000" values="CHNCFG4_CHNCFG5__TRGSRC"/>
          <bitfield name="TRGSRC14" caption="Channel 14 Trigger Source" mask="0xF000000" values="CHNCFG4_CHNCFG5__TRGSRC"/>
          <bitfield name="TRGSRC15" caption="Channel 15 Trigger Source" mask="0xF0000000" values="CHNCFG4_CHNCFG5__TRGSRC"/>
        </register>
        <register name="CALCTRL" offset="0x18" rw="RW" size="4" initval="0x00000000" caption="SARCORE Calibration Value">
          <mode name="DEFAULT"/>
          <mode name="FUSES_ADC_SARCORE_12BIT_V7A0"/>
          <mode name="FUSES_ADC_SARCORE_12BIT_V7C0"/>
          <bitfield modes="FUSES_ADC_SARCORE_12BIT_V7A0 FUSES_ADC_SARCORE_12BIT_V7C0" name="en_cmbf" caption="Enable Common Mode Buffer" mask="0x1"/>
          <bitfield modes="FUSES_ADC_SARCORE_12BIT_V7A0 FUSES_ADC_SARCORE_12BIT_V7C0" name="en_dither" caption="Enable Dither" mask="0x4"/>
          <bitfield modes="FUSES_ADC_SARCORE_12BIT_V7A0 FUSES_ADC_SARCORE_12BIT_V7C0" name="dis_faz" caption="Disable auto-zeroing" mask="0x8"/>
          <bitfield modes="FUSES_ADC_SARCORE_12BIT_V7A0 FUSES_ADC_SARCORE_12BIT_V7C0" name="dis_saz" caption="Disable auto-zeroing" mask="0x10"/>
          <bitfield modes="FUSES_ADC_SARCORE_12BIT_V7A0 FUSES_ADC_SARCORE_12BIT_V7C0" name="dis_laz" caption="Disable auto-zeroing" mask="0x20"/>
          <bitfield modes="FUSES_ADC_SARCORE_12BIT_V7A0 FUSES_ADC_SARCORE_12BIT_V7C0" name="en_rdac" caption="Disable Power Cycling" mask="0x40"/>
          <bitfield modes="FUSES_ADC_SARCORE_12BIT_V7A0 FUSES_ADC_SARCORE_12BIT_V7C0" name="dbg_sel" caption="Debug Bus Select" mask="0x80"/>
          <bitfield modes="FUSES_ADC_SARCORE_12BIT_V7A0 FUSES_ADC_SARCORE_12BIT_V7C0" name="sel_del" caption="Scan Mode comp_out" mask="0x100"/>
          <bitfield modes="FUSES_ADC_SARCORE_12BIT_V7A0 FUSES_ADC_SARCORE_12BIT_V7C0" name="t1_dly" caption="Regen Latch Delay" mask="0x600"/>
          <bitfield modes="FUSES_ADC_SARCORE_12BIT_V7A0 FUSES_ADC_SARCORE_12BIT_V7C0" name="tclk_div" caption="Test Clock Divider" mask="0xF800"/>
          <bitfield modes="FUSES_ADC_SARCORE_12BIT_V7A0 FUSES_ADC_SARCORE_12BIT_V7C0" name="iadc_1" caption="Current Consumption 1" mask="0x300000"/>
          <bitfield modes="FUSES_ADC_SARCORE_12BIT_V7A0 FUSES_ADC_SARCORE_12BIT_V7C0" name="iadc_2" caption="Current Consumption 2" mask="0xC00000"/>
          <bitfield modes="FUSES_ADC_SARCORE_12BIT_V7A0 FUSES_ADC_SARCORE_12BIT_V7C0" name="icmp_1" caption="Bias Current Stage 1" mask="0x3000000"/>
          <bitfield modes="FUSES_ADC_SARCORE_12BIT_V7A0 FUSES_ADC_SARCORE_12BIT_V7C0" name="icmp_2" caption="Bias Current Stage 2" mask="0xC000000"/>
          <bitfield modes="FUSES_ADC_SARCORE_12BIT_V7A0 FUSES_ADC_SARCORE_12BIT_V7C0" name="icmbf" caption="Bias Current Common Mode Buffer" mask="0x30000000"/>
          <bitfield modes="FUSES_ADC_SARCORE_12BIT_V7A0 FUSES_ADC_SARCORE_12BIT_V7C0" name="en_ext_bias" caption="Dsiable Internal Bias Circuit" mask="0x80000000"/>
          <bitfield modes="DEFAULT" name="CALBITS" caption="Calibration Values" mask="0xFFFFFFFF"/>
        </register>
        <register name="EVCTRL" offset="0x1C" rw="RW" size="4" initval="0x00000000" caption="Event Control">
          <bitfield name="STARTEI" caption="Start Event conversion input enable" mask="0x1"/>
          <bitfield name="STARTINV" caption="Start Conversion Invert" mask="0x8"/>
          <bitfield name="RESRDYEO" caption="Result Ready Event Out" mask="0x10"/>
          <bitfield name="CMPEO" caption="Comparator Window Event Out" mask="0x20"/>
        </register>
      </register-group>
      <register-group name="INT" size="0x10">
        <register name="INTENCLR" offset="0x0" rw="RW" size="4" atomic-op="clear:INTENCLR" initval="0x00000000" caption="Interrupt Enable Clear">
          <bitfield name="CMPHIT" caption="Compare Hit Disable" mask="0x10"/>
          <bitfield name="SOVFL" caption="Synchonizer Overflow Disable" mask="0x80"/>
          <bitfield name="CHRDYC" caption="Core Current Channel Disable" mask="0x100"/>
          <bitfield name="FLTRDY" caption="Filter Ready Disable" mask="0x200"/>
          <bitfield name="CHNERRC" caption="Channel Overwrite Error Disable" mask="0x400"/>
          <bitfield name="EOSRDY" caption="Endo of Scan Disable" mask="0x800"/>
          <bitfield name="CHRDY" caption="Channel Ready Disable" mask="0xFFFF000"/>
        </register>
        <register name="INTENSET" offset="0x4" rw="RW" size="4" atomic-op="set:INTENSET" initval="0x00000000" caption="Interrupt Enable Set">
          <bitfield name="CMPHIT" caption="Compare Hit Enable" mask="0x10"/>
          <bitfield name="SOVFL" caption="Synchronizer Overflow Enable" mask="0x80"/>
          <bitfield name="CHRDYC" caption="Current Channel Ready Enable" mask="0x100"/>
          <bitfield name="FLTRDY" caption="Filter Ready Enable" mask="0x200"/>
          <bitfield name="CHNERRC" caption="Channel Overwrite Enable" mask="0x400"/>
          <bitfield name="EOSRDY" caption="End of Scan Enable" mask="0x800"/>
          <bitfield name="CHRDY" caption="Channel Ready Enable" mask="0xFFFF0000"/>
        </register>
        <register name="INTFLAG" offset="0x8" rw="RW" size="4" atomic-op="clear:INTFLAG" initval="0x00000000" caption="Interrupt Flags">
          <bitfield name="CMPINTID" caption="Compare Channel ID" mask="0xF"/>
          <bitfield name="CMPHIT" caption="Compare Hit" mask="0x10"/>
          <bitfield name="SOVFL" caption="Synchronizer Overflow" mask="0x80"/>
          <bitfield name="CHRDYC" caption="Current Channel Ready" mask="0x100"/>
          <bitfield name="FLTRDY" caption="Filter Ready" mask="0x200"/>
          <bitfield name="CHNERRC" caption="Channel Overwrite Error" mask="0x400"/>
          <bitfield name="EOSRDY" caption="End of Scan Ready" mask="0x800"/>
          <bitfield name="CRDYID" caption="Channel Ready ID" mask="0xF000"/>
          <bitfield name="CHRDY" caption="Channel Ready" mask="0xFFFF0000"/>
        </register>
      </register-group>
      <register-group name="ADC" caption="ADC Controller">
        <register name="CTRLA" offset="0x0" rw="RW" access="WSYNC" size="4" initval="0x00000080" caption="CONTROL A REGISTER">
          <bitfield name="SWRST" caption="SOFTWARE RESET BIT" mask="0x1"/>
          <bitfield name="ENABLE" caption="ENABLE BIT" mask="0x2"/>
          <bitfield name="ANAEN" caption="Analog Enable" mask="0x4"/>
          <bitfield name="AIPMPEN" caption="Charge Pump Enable" mask="0x10"/>
          <bitfield name="RUNSTDBY" caption="Run in Standby" mask="0x40"/>
          <bitfield name="ONDEMAND" caption="On Demand Control" mask="0x80"/>
        </register>
        <register name="CTRLB" offset="0x4" rw="RW" access="WSYNC" size="4" initval="0x00000000" caption="CONTROL B REGISTER">
          <bitfield name="ADCHSEL" caption="Software Trigger Channel Select" mask="0xF"/>
          <bitfield name="ADCORSEL" caption="Software Trigger Core Select" mask="0x30"/>
          <bitfield name="RQCNVRT" caption="Request Channel Convert" mask="0x40"/>
          <bitfield name="SAMP" caption="Channel Sample" mask="0x80"/>
          <bitfield name="GSWTRG" caption="Global Software Trigger" mask="0x100"/>
          <bitfield name="LSWTRG" caption="Level Global Trigger" mask="0x200"/>
          <bitfield name="TRGSUSP" caption="Trigger Suspend" mask="0x400"/>
          <bitfield name="STRGEN" caption="Synchronous Trigger Enable" mask="0x800"/>
          <bitfield name="SWCNVEN" caption="Software Conversion Enable" mask="0x8000"/>
        </register>
        <register name="CTRLC" offset="0x8" rw="RW" size="4" initval="0x00000000" caption="Control C Register">
          <bitfield name="CNT" caption="Clock Divider for Synchronous Trigger" mask="0xFFFF"/>
          <bitfield name="COREINTERLEAVED" caption="Number of Core to Interleave Triggers" mask="0x70000000"/>
        </register>
        <register name="CTRLD" offset="0x10" rw="RW" size="4" initval="0x00000000" caption="Control D Register">
          <bitfield name="CTLCKDIV" caption="Control Clock Divider" mask="0x3F00"/>
          <bitfield name="CHNEN" caption="Digital Channel Enable" mask="0xF0000"/>
          <bitfield name="ANLEN" caption="Analog Channel Enable" mask="0xF00000"/>
          <bitfield name="WKUPEXP" caption="Wakeup cycles" mask="0xF000000"/>
          <bitfield name="VREFSEL" caption="Voltage Reference Select" mask="0x70000000" values="CTRLD__VREFSEL"/>
        </register>
        <register-group name="CONFIG" name-in-module="CONFIG" offset="0x020" size="0x20" count="1"/>
        <register name="CMPCTRL" offset="0xB0" rw="RW" size="4" initval="0x00000000" caption="Comparator Control">
          <bitfield name="ADCMPLO" caption="Low Limit of Digital Comparator" mask="0xFFF"/>
          <bitfield name="CMPEN" caption="Comparator Enable" mask="0x1000"/>
          <bitfield name="IELOLO" caption="Enable VAL &lt; CMPLO" mask="0x2000"/>
          <bitfield name="IELOHI" caption="Enable VAL &gt;= CMPLO" mask="0x4000"/>
          <bitfield name="IEBTWN" caption="Enable CMPLO &lt;= VAL &lt; CMPHI" mask="0x8000"/>
          <bitfield name="ADCMPHI" caption="High Limit of Digital Comparator" mask="0xFFF0000"/>
          <bitfield name="IEHILO" caption="Enable VAL &lt; CMPHI" mask="0x10000000"/>
          <bitfield name="IEHIHI" caption="Enable VAL &gt;= CMPHI" mask="0x20000000"/>
        </register>
        <register name="FLTCTRL" offset="0xC0" rw="RW" size="4" initval="0x00000000" caption="Filter Control">
          <bitfield name="OVRSAM" caption="Oversampling Ratio" mask="0x7" values="FLTCTRL__OVRSAM"/>
          <bitfield name="FMODE" caption="Filter Mode" mask="0x8"/>
          <bitfield name="DATA16EN" caption="16bit Averaging Mode" mask="0x10"/>
          <bitfield name="FLTEN" caption="Filter Enable" mask="0x100"/>
          <bitfield name="FLTCHNID" caption="Channel ID" mask="0x3C00"/>
        </register>
        <register name="CORCHDATAID" offset="0xD0" rw="RW" size="4" initval="0x00000000" caption="Channel Ready DATA ID">
          <bitfield name="CHRDYID" caption="Channel Read ID" mask="0xF"/>
          <bitfield name="CORDYID" caption="Core Read ID" mask="0x30"/>
        </register>
        <register name="CHRDYDAT" offset="0xD4" rw="RW" size="4" initval="0x00000000" caption="Channel Ready Data Register">
          <bitfield name="CHRDYDAT" caption="Channel Output Data" mask="0xFFFF"/>
          <bitfield name="LVL" caption="Level Setting" mask="0x1000000"/>
          <bitfield name="DIFF" caption="Differential Setting" mask="0x2000000"/>
          <bitfield name="SIGN" caption="Sign Setting" mask="0x4000000"/>
          <bitfield name="FRACT" caption="Fractional Setting" mask="0x8000000"/>
        </register>
        <register name="PFFDATA" offset="0xD8" rw="R" size="4" initval="0x00000000" caption="APB FIFO Output Data">
          <bitfield name="PFFDATA" caption="SARCORE Conversion data from the APB FIFO" mask="0xFFFF"/>
          <bitfield name="PFFCHNID" caption="Channel ID from APB FIFO" mask="0xF0000"/>
          <bitfield name="PFFCORID" caption="Core ID from APB FIFO" mask="0x300000"/>
          <bitfield name="PFFSIGN" caption="Channel Sign from the APB FIFO" mask="0x400000"/>
          <bitfield name="PFFFRACT" caption="Fractional Setting from APB FIFO" mask="0x800000"/>
          <bitfield name="PFFCNT" caption="Current Data Entries in APB FIFO" mask="0xFF000000"/>
        </register>
        <register name="DMABASE" offset="0xDC" rw="RW" size="4" initval="0x00000000" caption="DMA Sample Base Address">
          <bitfield name="DMABASE" caption="DMA Sample Value Base Address" mask="0xFFFFFFFF"/>
        </register>
        <register name="DMACTRL" offset="0xE0" rw="RW" size="4" initval="0x00000000" caption="DMA Control Register">
          <bitfield name="DMAEN" caption="DMA Enable" mask="0x2"/>
          <bitfield name="DMACR" caption="DMA CORE Enables" mask="0xF0"/>
          <bitfield name="DMABL" caption="DMA System RAM Buffer Length" mask="0x700"/>
        </register>
        <register name="PFFCTRL" offset="0xE4" rw="RW" size="4" initval="0x00000000" caption="APB FIFO Control Register">
          <bitfield name="PFFEN" caption="APB FIFO Enable" mask="0x2"/>
          <bitfield name="PFFCR" caption="APB CORE FIFO Enable" mask="0xF0"/>
          <bitfield name="PFFRDYDM" caption="DMA APB FIFO Data Ready" mask="0x10000" values="PFFCTRL__PFFRDYDMA"/>
        </register>
        <register name="SYNCBUSY" offset="0xE8" rw="R" size="4" initval="0x00000000" caption="CORE SYNC Busy Status Register">
          <bitfield name="SWRST" caption="Software Reset Sync Busy" mask="0x1"/>
          <bitfield name="ENABLE" caption="Enable bit Sync Busy" mask="0x2"/>
          <bitfield name="CTRLB" caption="CTRLB sync busy" mask="0x4"/>
        </register>
        <register name="DMAINTENCLR" offset="0xF0" rw="RW" size="4" atomic-op="clear:DMAINTENCLR" initval="0x00000000" caption="DMA Interrupt Enable Clear">
          <bitfield name="RAF" caption="Ram Buffer A Full" mask="0xF"/>
          <bitfield name="RBF" caption="Ram Buffer B Full" mask="0xF0"/>
          <bitfield name="SOVFL" caption="Synchonizer Overflow" mask="0x10000"/>
        </register>
        <register name="DMAINTSET" offset="0xF4" rw="RW" size="4" atomic-op="set:DMAINTSET" initval="0x00000000" caption="DMA Interrupt Enable Set">
          <bitfield name="RAF" caption="Ram Buffer A Full" mask="0xF"/>
          <bitfield name="RBF" caption="Ram Buffer B Full" mask="0xF0"/>
          <bitfield name="SOVFL" caption="Synchonizer Overflow" mask="0x10000"/>
        </register>
        <register name="DMAINTFLAG" offset="0xF8" rw="RW" size="4" atomic-op="clear:DMAINTFLAG" initval="0x00000000" caption="DMA Interrupt Flag and Status">
          <bitfield name="RAF" caption="Ram Buffer A Full" mask="0xF"/>
          <bitfield name="RBF" caption="Ram Buffer B Full" mask="0xF0"/>
          <bitfield name="EAF" caption="Ram Buffer A Overflow Error" mask="0xF00"/>
          <bitfield name="EBF" caption="Ram Buffer B Overflow Error" mask="0xF000"/>
          <bitfield name="SOVFL" caption="Synchronizer overflow" mask="0x10000"/>
          <bitfield name="DMAERR" caption="DMA Bus Error" mask="0x20000"/>
        </register>
        <register name="CTLINTENSET" offset="0xFC" rw="RW" size="4" atomic-op="set:CTLINTENSET" initval="0x00000000" caption="CORE Controller Interrupt Enable Set">
          <bitfield name="CRRDY" caption="Core Ready" mask="0xF"/>
          <bitfield name="VREFUPD" caption="VREF update" mask="0x40"/>
          <bitfield name="VREFRDY" caption="VREF Ready" mask="0x80"/>
          <bitfield name="PFFUNF" caption="APB FIFO Underflow" mask="0x100"/>
          <bitfield name="PFFOVF" caption="APB FIFO Overflow" mask="0x200"/>
          <bitfield name="PFFRDY" caption="APB FIFO Ready" mask="0x400"/>
          <bitfield name="PFFHFUL" caption="APB FIFO Half Full" mask="0x800"/>
        </register>
        <register name="CTLINTENCLR" offset="0x100" rw="RW" size="4" atomic-op="clear:CTLINTENCLR" initval="0x00000000" caption="CORE Controller Interrupt Enable Clear">
          <bitfield name="CRRDY" caption="Core Ready Disable" mask="0xF"/>
          <bitfield name="VREFUPD" caption="VREF Update" mask="0x40"/>
          <bitfield name="VREFRDY" caption="VREF Ready" mask="0x80"/>
          <bitfield name="PFFUNF" caption="APB FIFO underflow" mask="0x100"/>
          <bitfield name="PFFOVF" caption="APB FIFO overflow" mask="0x200"/>
          <bitfield name="PFFRDY" caption="APB FIFO Ready" mask="0x400"/>
          <bitfield name="PFFHFUL" caption="APB FIFO Half Full" mask="0x800"/>
        </register>
        <register name="CTLINTFLAG" offset="0x104" rw="RW" size="4" atomic-op="clear:CTLINTFLAG" initval="0x00000000" caption="CORE Controller Interrupt Flags">
          <bitfield name="CRRDY" caption="Core Ready" mask="0xF"/>
          <bitfield name="VREFUPD" caption="VREF update" mask="0x40"/>
          <bitfield name="VREFRDY" caption="VREF Ready" mask="0x80"/>
          <bitfield name="PFFUNF" caption="APB FIFO underflow" mask="0x100"/>
          <bitfield name="PFFOVF" caption="APB FIFO overflow" mask="0x200"/>
          <bitfield name="PFFRDY" caption="APB FIFO Ready" mask="0x400"/>
          <bitfield name="PFFHFUL" caption="APB FIFO Half Full" mask="0x800"/>
        </register>
        <register-group name="INT" name-in-module="INT" offset="0x120" size="0x10" count="1"/>
        <register name="DBGCTRL" offset="0x168" rw="RW" size="4" initval="0x00000000" caption="Debug Control Register">
          <bitfield name="DBGRUN" caption="Debug Running State" mask="0x1"/>
        </register>
      </register-group>
      <value-group caption="ADC Resolution bits" name="CORCTRL__SELRES">
        <value name="6_BITS" caption="6 bits" value="0x0"/>
        <value name="8_BITS" caption="8 bits" value="0x1"/>
        <value name="10_BITS" caption="10 bits" value="0x2"/>
        <value name="12_BITS" caption="12 bits (default)" value="0x3"/>
      </value-group>
      <value-group caption="Oversampling Filter Ratio bits" name="FLTCTRL__OVRSAM">
        <value name="4_SAMPLES" caption="(If FMODE is 0) 4 samples (shift sum 1 bit to right, output data is 13-bits) / (If FMODE is 1) 2 samples to be averaged" value="0x0"/>
        <value name="16_SAMPLES" caption="(If FMODE is 0) 16 samples (shift sum 2 bits to right, output data is 14-bits) / (If FMODE is 1) 4 samples to be averaged" value="0x1"/>
        <value name="64_SAMPLES" caption="(If FMODE is 0) 64 samples (shift sum 3 bits to right, output data is 15-bits) / (If FMODE is 1) 8 samples to be averaged" value="0x2"/>
        <value name="256_SAMPLES" caption="(If FMODE is 0) 256 samples (shift sum 4 bits to right, output data is 16-bits) / (If FMODE is 1) 16 samples to be averaged" value="0x3"/>
        <value name="2_SAMPLES" caption="(If FMODE is 0) 2 samples (shift sum 0 bits to right, output data is 12.1 format) / (If FMODE is 1) 32 samples to be averaged" value="0x4"/>
        <value name="8_SAMPLES" caption="(If FMODE is 0) 8 samples (shift sum 1 bit to right, output data is 13.1 format) / (If FMODE is 1) 64 samples to be averaged" value="0x5"/>
        <value name="32_SAMPLES" caption="(If FMODE is 0) 32 samples (shift sum 2 bits to right, output data is 14.1 format) / (If FMODE is 1) 128 samples to be averaged" value="0x6"/>
        <value name="128_SAMPLES" caption="(If FMODE is 0) 128 samples (shift sum 3 bits to right, output data is 15.1 format) / (If FMODE is 1) 256 samples to be averaged" value="0x7"/>
      </value-group>
      <value-group caption="Trigger Source for Conversion" name="CHNCFG4_CHNCFG5__TRGSRC">
        <value name="NO_TRIGGER" caption="No Trigger (NOP)" value="0x0"/>
        <value name="GLOBAL_SOFTWARE_TRIGGER" caption="Global Software Trigger" value="0x1"/>
        <value name="GLOBAL_LEVEL_TRIGGER" caption="Global Level Software Trigger" value="0x2"/>
        <value name="SCAN_TRIGGER" caption="SCANTRG - Scan Trigger" value="0x3"/>
        <value name="SYNC_TRIGGER" caption="STRIG Synchronous Trigger" value="0x4"/>
        <value name="EVENT_USER0" caption="ADC Trigger Event User 0" value="0x5"/>
        <value name="EVENT_USER1" caption="ADC Trigger Event User 1" value="0x6"/>
        <value name="EVENT_USER2" caption="ADC Trigger Event User 2" value="0x7"/>
        <value name="EVENT_USER3" caption="ADC Trigger Event User 3" value="0x8"/>
        <value name="EVENT_USER4" caption="ADC Trigger Event User 4" value="0x9"/>
        <value name="EVENT_USER5" caption="ADC Trigger Event User 5" value="0xA"/>
        <value name="EVENT_USER6" caption="ADC Trigger Event User 6" value="0xB"/>
        <value name="EVENT_USER7" caption="ADC Trigger Event User 7" value="0xC"/>
        <value name="EVENT_USER8" caption="ADC Trigger Event User 8" value="0xD"/>
        <value name="EVENT_USER9" caption="ADC Trigger Event User 9" value="0xE"/>
        <value name="EVENT_USER10" caption="ADC Trigger Event User 10" value="0xF"/>
      </value-group>
      <value-group caption="SCAN Trigger Source Selection" name="CORCTRL__STRGSRC">
        <value name="NO_TRIGGER" caption="No Trigger (NOP)" value="0x0"/>
        <value name="GLOBAL_SOFTWARE_TRIGGER" caption="Global Software Trigger" value="0x1"/>
        <value name="GLOBAL_LEVEL_TRIGGER" caption="Global Level Software Trigger" value="0x2"/>
        <value name="SYNC_TRIGGER" caption="STRIG Synchronous Trigger" value="0x4"/>
        <value name="EVENT_USER0" caption="ADC Trigger Event User 0" value="0x5"/>
        <value name="EVENT_USER1" caption="ADC Trigger Event User 1" value="0x6"/>
        <value name="EVENT_USER2" caption="ADC Trigger Event User 2" value="0x7"/>
        <value name="EVENT_USER3" caption="ADC Trigger Event User 3" value="0x8"/>
        <value name="EVENT_USER4" caption="ADC Trigger Event User 4" value="0x9"/>
        <value name="EVENT_USER5" caption="ADC Trigger Event User 5" value="0xA"/>
        <value name="EVENT_USER6" caption="ADC Trigger Event User 6" value="0xB"/>
        <value name="EVENT_USER7" caption="ADC Trigger Event User 7" value="0xC"/>
        <value name="EVENT_USER8" caption="ADC Trigger Event User 8" value="0xD"/>
        <value name="EVENT_USER9" caption="ADC Trigger Event User 9" value="0xE"/>
        <value name="EVENT_USER10" caption="ADC Trigger Event User 10" value="0xF"/>
      </value-group>
      <value-group caption="Voltage Reference Input Selection bits" name="CTRLD__VREFSEL">
        <value name="AVDD_AVSS" caption="AVDD and AVSS" value="0x0"/>
        <value name="EXTERNAL_VREFH_AVSS" caption="External VREFH and AVSS" value="0x1"/>
      </value-group>
      <value-group caption="ADC DMA PFFRDY Trigger Selection bits" name="PFFCTRL__PFFRDYDMA">
        <value name="CTLINTFLAG_PFFHFUL" caption="Selects CTLINTFLAG.PFFHFUL for the ADC DMA PFFRDY trigger signal to the DMAC" value="0x0"/>
        <value name="CTLINTFLAG_PFFRDY" caption="Selects CTLINTFLAG.PFFRDY for the ADC DMA PFFRDY trigger signal to the DMAC" value="0x1"/>
      </value-group>
    </module>
    <module name="CCL" id="03718" name2="cla_ccl_u2225_v2" version="2b0" caption="Configurable Custom Logic">
      <register-group name="CCL" caption="Configurable Custom Logic">
        <register name="CTRL" offset="0x0" rw="RW" size="1" initval="0x00" caption="Control">
          <bitfield name="SWRST" caption="Software Reset" mask="0x1" values="CCL_CTRL__SWRST"/>
          <bitfield name="ENABLE" caption="Enable" mask="0x2" values="CCL_CTRL__ENABLE"/>
          <bitfield name="RUNSTDBY" caption="Run in Standby" mask="0x40" values="CCL_CTRL__RUNSTDBY"/>
        </register>
        <register name="SEQCTRL" offset="0x4" rw="RW" size="1" count="2" initval="0x00" caption="SEQ Control x">
          <bitfield name="SEQSEL" caption="Sequential Selection" mask="0xF" values="CCL_SEQCTRL__SEQSEL"/>
        </register>
        <register name="LUTCTRL" offset="0x8" rw="RW" size="4" count="4" initval="0x00000000" caption="LUT Control x">
          <bitfield name="ENABLE" caption="LUT Enable" mask="0x2" values="CCL_LUTCTRL__ENABLE"/>
          <bitfield name="FILTSEL" caption="Filter Selection" mask="0x30" values="CCL_LUTCTRL__FILTSEL"/>
          <bitfield name="EDGESEL" caption="Edge Selection" mask="0x80" values="CCL_LUTCTRL__EDGESEL"/>
          <bitfield name="INSEL0" caption="Input Selection 0" mask="0xF00" values="CCL_LUTCTRL__INSEL"/>
          <bitfield name="INSEL1" caption="Input Selection 1" mask="0xF000" values="CCL_LUTCTRL__INSEL"/>
          <bitfield name="INSEL2" caption="Input Selection 2" mask="0xF0000" values="CCL_LUTCTRL__INSEL"/>
          <bitfield name="INVEI" caption="Inverted Event Input Enable" mask="0x100000" values="CCL_LUTCTRL__INVEI"/>
          <bitfield name="LUTEI" caption="LUT Event Input Enable" mask="0x200000" values="CCL_LUTCTRL__LUTEI"/>
          <bitfield name="LUTEO" caption="LUT Event Output Enable" mask="0x400000" values="CCL_LUTCTRL__LUTEO"/>
          <bitfield name="TRUTH" caption="Truth Value" mask="0xFF000000"/>
        </register>
      </register-group>
      <value-group name="CCL_CTRL__SWRST">
        <value name="DISABLE" caption="The peripheral is not reset" value="0"/>
        <value name="ENABLE" caption="The peripheral is reset" value="1"/>
      </value-group>
      <value-group name="CCL_CTRL__ENABLE">
        <value name="DISABLE" caption="The peripheral is disabled" value="0"/>
        <value name="ENABLE" caption="The peripheral is enabled" value="1"/>
      </value-group>
      <value-group name="CCL_CTRL__RUNSTDBY">
        <value name="DISABLE" caption="Generic clock is not required in standby sleep mode" value="0"/>
        <value name="ENABLE" caption="Generic clock is  required in standby sleep mode" value="1"/>
      </value-group>
      <value-group name="CCL_SEQCTRL__SEQSEL">
        <value name="DISABLE" caption="Sequential logic is disabled" value="0"/>
        <value name="DFF" caption="D flip flop" value="1"/>
        <value name="JK" caption="JK flip flop" value="2"/>
        <value name="LATCH" caption="D latch" value="3"/>
        <value name="RS" caption="RS latch" value="4"/>
      </value-group>
      <value-group name="CCL_LUTCTRL__ENABLE">
        <value name="DISABLE" caption="LUT block is disabled" value="0"/>
        <value name="ENABLE" caption="LUT block is enabled" value="1"/>
      </value-group>
      <value-group name="CCL_LUTCTRL__FILTSEL">
        <value name="DISABLE" caption="Filter disabled" value="0"/>
        <value name="SYNCH" caption="Synchronizer enabled" value="1"/>
        <value name="FILTER" caption="Filter enabled" value="2"/>
      </value-group>
      <value-group name="CCL_LUTCTRL__EDGESEL">
        <value name="DISABLE" caption="Edge detector is disabled" value="0"/>
        <value name="ENABLE" caption="Edge detector is enabled" value="1"/>
      </value-group>
      <value-group name="CCL_LUTCTRL__INSEL">
        <value name="MASK" caption="Masked input" value="0x0"/>
        <value name="FEEDBACK" caption="Feedback input source" value="0x1"/>
        <value name="LINK" caption="Linked LUT input source" value="0x2"/>
        <value name="EVENT" caption="Event input source" value="0x3"/>
        <value name="IO" caption="I/O pin input source" value="0x4"/>
        <value name="AC" caption="AC input source" value="0x5"/>
        <value name="TC" caption="TC input source" value="0x6"/>
        <value name="ALTTC" caption="Alternate TC input source" value="0x7"/>
        <value name="TCC" caption="TCC input source" value="0x8"/>
        <value name="SERCOM" caption="SERCOM input source" value="0x9"/>
        <value name="ASYNCEVENT" caption="Asynchronous event input source" value="0xB"/>
      </value-group>
      <value-group name="CCL_LUTCTRL__INVEI">
        <value name="NORMAL" caption="Incoming event is not inverted" value="0"/>
        <value name="INVERTED" caption="Incoming event is inverted" value="1"/>
      </value-group>
      <value-group name="CCL_LUTCTRL__LUTEI">
        <value name="DISABLE" caption="LUT incoming event is disabled" value="0"/>
        <value name="ENABLE" caption="LUT incoming event is enabled" value="1"/>
      </value-group>
      <value-group name="CCL_LUTCTRL__LUTEO">
        <value name="DISABLE" caption="LUT event output is disabled" value="0"/>
        <value name="ENABLE" caption="LUT event output is enabled" value="1"/>
      </value-group>
    </module>
    <module name="CMCC" id="03708" name2="drm_cmcc_v6" version="6e1" caption="Cortex M Cache Controller">
      <register-group name="CMCC" caption="Cortex M Cache Controller">
        <register name="TYPE" offset="0x0" rw="R" size="4" access-size="4" initval="0x000012D2" caption="Cache Type Register">
          <bitfield name="GCLK" caption="dynamic Clock Gating supported" mask="0x2"/>
          <bitfield name="RRP" caption="Round Robin Policy supported" mask="0x10"/>
          <bitfield name="WAYNUM" caption="Number of Way" mask="0x60" values="TYPE__WAYNUM"/>
          <bitfield name="LCKDOWN" caption="Lock Down supported" mask="0x80"/>
          <bitfield name="CSIZE" caption="Cache Size" mask="0x700" values="TYPE__CSIZE"/>
          <bitfield name="CLSIZE" caption="Cache Line Size" mask="0x3800" values="TYPE__CLSIZE"/>
        </register>
        <register name="CFG" offset="0x4" rw="RW" size="4" access-size="4" initval="0x00000020" caption="Cache Configuration Register">
          <bitfield name="ICDIS" caption="Instruction Cache Disable" mask="0x2"/>
          <bitfield name="DCDIS" caption="Data Cache Disable" mask="0x4"/>
          <bitfield name="CSIZESW" caption="Cache size configured by software" mask="0x70" values="CFG__CSIZESW"/>
        </register>
        <register name="CTRL" offset="0x8" rw="W" size="4" access-size="4" initval="0x00000000" caption="Cache Control Register">
          <bitfield name="CEN" caption="Cache Controller Enable" mask="0x1"/>
        </register>
        <register name="SR" offset="0xC" rw="R" size="4" access-size="4" initval="0x00000000" caption="Cache Status Register">
          <bitfield name="CSTS" caption="Cache Controller Status" mask="0x1"/>
        </register>
        <register name="LCKWAY" offset="0x10" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Cache Lock per Way Register">
          <bitfield name="LCKWAY" caption="Lockdown way Register" mask="0xF"/>
        </register>
        <register name="MAINT0" offset="0x20" rw="W" size="4" access-size="4" initval="0x00000000" caption="Cache Maintenance Register 0">
          <bitfield name="INVALL" caption="Cache Controller invalidate All" mask="0x1"/>
        </register>
        <register name="MAINT1" offset="0x24" rw="W" size="4" access-size="4" initval="0x00000000" caption="Cache Maintenance Register 1">
          <bitfield name="INDEX" caption="Invalidate Index" mask="0xFF0"/>
          <bitfield name="WAY" caption="Invalidate Way" mask="0xF0000000" values="MAINT1__WAY"/>
        </register>
        <register name="MCFG" offset="0x28" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Cache Monitor Configuration Register">
          <bitfield name="MODE" caption="Cache Controller Monitor Counter Mode" mask="0x3" values="MCFG__MODE"/>
        </register>
        <register name="MEN" offset="0x2C" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Cache Monitor Enable Register">
          <bitfield name="MENABLE" caption="Cache Controller Monitor Enable" mask="0x1"/>
        </register>
        <register name="MCTRL" offset="0x30" rw="W" size="4" access-size="4" initval="0x00000000" caption="Cache Monitor Control Register">
          <bitfield name="SWRST" caption="Cache Controller Software Reset" mask="0x1"/>
        </register>
        <register name="MSR" offset="0x34" rw="R" size="4" access-size="4" initval="0x00000000" caption="Cache Monitor Status Register">
          <bitfield name="EVENT_CNT" caption="Monitor Event Counter" mask="0xFFFFFFFF"/>
        </register>
      </register-group>
      <value-group name="TYPE__WAYNUM">
        <value name="DMAPPED" caption="Direct Mapped Cache" value="0"/>
        <value name="ARCH2WAY" caption="2-WAY set associative" value="1"/>
        <value name="ARCH4WAY" caption="4-WAY set associative" value="2"/>
      </value-group>
      <value-group name="TYPE__CSIZE">
        <value name="CSIZE_1KB" caption="Cache Size is 1 KB" value="0"/>
        <value name="CSIZE_2KB" caption="Cache Size is 2 KB" value="1"/>
        <value name="CSIZE_4KB" caption="Cache Size is 4 KB" value="2"/>
        <value name="CSIZE_8KB" caption="Cache Size is 8 KB" value="3"/>
        <value name="CSIZE_16KB" caption="Cache Size is 16 KB" value="4"/>
        <value name="CSIZE_32KB" caption="Cache Size is 32 KB" value="5"/>
        <value name="CSIZE_64KB" caption="Cache Size is 64 KB" value="6"/>
      </value-group>
      <value-group name="TYPE__CLSIZE">
        <value name="CLSIZE_4B" caption="Cache Line Size is 4 bytes" value="0"/>
        <value name="CLSIZE_8B" caption="Cache Line Size is 8 bytes" value="1"/>
        <value name="CLSIZE_16B" caption="Cache Line Size is 16 bytes" value="2"/>
        <value name="CLSIZE_32B" caption="Cache Line Size is 32 bytes" value="3"/>
        <value name="CLSIZE_64B" caption="Cache Line Size is 64 bytes" value="4"/>
        <value name="CLSIZE_128B" caption="Cache Line Size is 128 bytes" value="5"/>
      </value-group>
      <value-group name="CFG__CSIZESW">
        <value name="CONF_CSIZE_1KB" caption="The Cache Size is configured to 1KB" value="0"/>
        <value name="CONF_CSIZE_2KB" caption="The Cache Size is configured to 2KB" value="1"/>
        <value name="CONF_CSIZE_4KB" caption="The Cache Size is configured to 4KB" value="2"/>
        <value name="CONF_CSIZE_8KB" caption="The Cache Size is configured to 8KB" value="3"/>
        <value name="CONF_CSIZE_16KB" caption="The Cache Size is configured to 16KB" value="4"/>
        <value name="CONF_CSIZE_32KB" caption="The Cache Size is configured to 32KB" value="5"/>
        <value name="CONF_CSIZE_64KB" caption="The Cache Size is configured to 64KB" value="6"/>
      </value-group>
      <value-group name="MAINT1__WAY">
        <value name="WAY0" caption="Way 0 is selection for index invalidation" value="0"/>
        <value name="WAY1" caption="Way 1 is selection for index invalidation" value="1"/>
        <value name="WAY2" caption="Way 2 is selection for index invalidation" value="2"/>
        <value name="WAY3" caption="Way 3 is selection for index invalidation" value="3"/>
      </value-group>
      <value-group name="MCFG__MODE">
        <value name="CYCLE_COUNT" caption="Cycle counter" value="0"/>
        <value name="IHIT_COUNT" caption="Instruction hit counter" value="1"/>
        <value name="DHIT_COUNT" caption="Data hit counter" value="2"/>
      </value-group>
    </module>
    <module name="CoreDebug" id="SYSTEM_IP" version="1.0.0" caption="Debug Control Block">
      <register-group name="CoreDebug" caption="Debug Control Block">
        <register name="DHCSR" offset="0x0" rw="RW" size="4" access-size="4" caption="Debug Halting Control and Status Register">
          <bitfield name="C_DEBUGEN" caption="Enable Halting debug" mask="0x1"/>
          <bitfield name="C_HALT" caption="Halt processor" mask="0x2"/>
          <bitfield name="C_STEP" caption="Enable single step" mask="0x4"/>
          <bitfield name="C_MASKINTS" caption="Mask PendSV, SysTick and external configurable interrupts" mask="0x8"/>
          <bitfield name="S_SNAPSTALL" caption="Snap stall control" mask="0x20"/>
          <bitfield name="S_REGRDY" caption="Register ready status" mask="0x10000"/>
          <bitfield name="S_HALT" caption="Halted status" mask="0x20000"/>
          <bitfield name="S_SLEEP" caption="Sleeping status" mask="0x40000"/>
          <bitfield name="S_LOCKUP" caption="Lockup status" mask="0x80000"/>
          <bitfield name="S_SDE" caption="Secure debug enabled" mask="0x100000"/>
          <bitfield name="S_RETIRE_ST" caption="Retire sticky status" mask="0x1000000"/>
          <bitfield name="S_RESET_ST" caption="Reset sticky status" mask="0x2000000"/>
          <bitfield name="S_RESTART_ST" caption="Restart sticky status" mask="0x4000000"/>
        </register>
        <register name="DCRSR" offset="0x4" rw="W" size="4" access-size="4" caption="Debug Core Register Select Register">
          <bitfield name="REGSEL" caption="Register selector" mask="0x7F"/>
          <bitfield name="REGWnR" caption="Register write/not-read access" mask="0x10000"/>
        </register>
        <register name="DCRDR" offset="0x8" rw="RW" size="4" access-size="4" caption="Debug Core Register Data Register">
          <bitfield name="DBGTMP" caption="Data temporary buffer" mask="0xFFFFFFFF"/>
        </register>
        <register name="DEMCR" offset="0xC" rw="RW" size="4" access-size="4" caption="Debug Exception and Monitor Control Register">
          <bitfield name="VC_CORERESET" caption="Core reset Halting debug vector catch enable" mask="0x1"/>
          <bitfield name="VC_MMERR" caption="MemManage exception Halting debug vector catch enable" mask="0x10"/>
          <bitfield name="VC_NOCPERR" caption="UsageFault exception coprocessor access Halting debug vector catch enable" mask="0x20"/>
          <bitfield name="VC_CHKERR" caption="UsageFault exception checking error Halting debug vector catch enable" mask="0x40"/>
          <bitfield name="VC_STATERR" caption="UsageFault exception state information error Halting debug vector catch enable" mask="0x80"/>
          <bitfield name="VC_BUSERR" caption="BusFault exception Halting debug vector catch enable" mask="0x100"/>
          <bitfield name="VC_INTERR" caption="Excception entry and return faults Halting debug vector catch enable" mask="0x200"/>
          <bitfield name="VC_HARDERR" caption="HardFault exception Halting debug vector catch enable" mask="0x400"/>
          <bitfield name="VC_SFERR" caption="SecureFault exception Halting debug vector catch enable" mask="0x800"/>
          <bitfield name="MON_EN" caption="DebugMonitor enable" mask="0x10000"/>
          <bitfield name="MON_PEND" caption="DebugMonitor pending state" mask="0x20000"/>
          <bitfield name="MON_STEP" caption="Enable DebugMonitor stepping" mask="0x40000"/>
          <bitfield name="MON_REQ" caption="DebugMonitor semaphore bit" mask="0x80000"/>
          <bitfield name="SDME" caption="Secure DebugMonitor enable" mask="0x100000"/>
          <bitfield name="TRCENA" caption="Global DWT and ITM features enable" mask="0x1000000"/>
        </register>
        <register name="DSCSR" offset="0x18" rw="RW" size="4" access-size="4" caption="Debug Security Control and Status Register">
          <bitfield name="SBRSELEN" caption="Secure Banked register select enable" mask="0x1"/>
          <bitfield name="SBRSEL" caption="Secure Banked register select" mask="0x2"/>
          <bitfield name="CDS" caption="Current domain Secure" mask="0x10000"/>
          <bitfield name="CDSKEY" caption="CDS field write-enable key" mask="0x20000"/>
        </register>
      </register-group>
    </module>
    <module name="DIB" id="SYSTEM_IP" version="1.0.0" caption="Debug Identification Block">
      <register-group name="DIB" caption="Debug Identification Block">
        <register name="DLAR" offset="0x0" rw="W" size="4" access-size="4" caption="SCS Software Lock Access Register">
          <bitfield name="KEY" caption="Lock access control" mask="0xFFFFFFFF" values="DLAR__KEY"/>
        </register>
        <register name="DLSR" offset="0x4" rw="R" size="4" access-size="4" caption="SCS Software Lock Status Register">
          <bitfield name="SLI" caption="Software Lock implemented" mask="0x1"/>
          <bitfield name="SLK" caption="Software Lock status" mask="0x2"/>
          <bitfield name="nTT" caption="Not thirty-two bit" mask="0x4"/>
        </register>
        <register name="DAUTHSTATUS" offset="0x8" rw="R" size="4" access-size="4" caption="Debug Authentication Status Register">
          <bitfield name="SID" caption="" mask="0x30" values="DAUTHSTATUS__SID"/>
          <bitfield name="SNID" caption="" mask="0xC0" values="DAUTHSTATUS__SNID"/>
        </register>
        <register name="DDEVARCH" offset="0xC" rw="R" size="4" access-size="4" initval="0x47702A04" caption="SCS Device Architecture Register">
          <bitfield name="ARCHPART" caption="Architecture Part" mask="0xFFF"/>
          <bitfield name="ARCHVER" caption="Architecture Version" mask="0xF000"/>
          <bitfield name="REVISION" caption="Revision" mask="0xF0000"/>
          <bitfield name="PRESENT" caption="DEVARCH Present" mask="0x100000"/>
          <bitfield name="ARCHITECT" caption="Architect" mask="0xFFE00000"/>
        </register>
        <register name="DDEVTYPE" offset="0x1C" rw="R" size="4" access-size="4" initval="0x00000000" caption="SCS Device Type Register">
          <bitfield name="MAJOR" caption="Major type" mask="0xF"/>
          <bitfield name="SUB" caption="Sub-type" mask="0xF0"/>
        </register>
        <register name="DPIDR4" offset="0x20" rw="R" size="4" access-size="4" caption="SCS Peripheral Identification Register 4">
          <bitfield name="DES_2" caption="JEP106 continuation code" mask="0xF"/>
          <bitfield name="SIZE" caption="4KB count" mask="0xF0"/>
        </register>
        <register name="DPIDR5" offset="0x24" rw="R" size="4" access-size="4" initval="0x00000000" caption="SCS Peripheral Identification Register 5">
        </register>
        <register name="DPIDR6" offset="0x28" rw="R" size="4" access-size="4" initval="0x00000000" caption="SCS Peripheral Identification Register 6">
        </register>
        <register name="DPIDR7" offset="0x2C" rw="R" size="4" access-size="4" initval="0x00000000" caption="SCS Peripheral Identification Register 7">
        </register>
        <register name="DPIDR0" offset="0x30" rw="R" size="4" access-size="4" caption="SCS Peripheral Identification Register 0">
          <bitfield name="PART_0" caption="Part number bits[7:0]" mask="0xFF"/>
        </register>
        <register name="DPIDR1" offset="0x34" rw="R" size="4" access-size="4" caption="SCS Peripheral Identification Register 1">
          <bitfield name="PART_1" caption="Part number bits[11:8]" mask="0xF"/>
          <bitfield name="DES_0" caption="JEP106 identification code bits [3:0]" mask="0xF0"/>
        </register>
        <register name="DPIDR2" offset="0x38" rw="R" size="4" access-size="4" caption="SCS Peripheral Identification Register 2">
          <bitfield name="DES_1" caption="JEP106 identification code bits[6:4]" mask="0x7"/>
          <bitfield name="JEDEC" caption="JEDEC assignee value is used" mask="0x8"/>
          <bitfield name="REVISION" caption="Component revision" mask="0xF0"/>
        </register>
        <register name="DPIDR3" offset="0x3C" rw="R" size="4" access-size="4" caption="SCS Peripheral Identification Register 3">
          <bitfield name="CMOD" caption="Customer Modified" mask="0xF"/>
          <bitfield name="REVAND" caption="RevAnd" mask="0xF0"/>
        </register>
        <register name="DCIDR0" offset="0x40" rw="R" size="4" access-size="4" initval="0x0000000D" caption="SCS Component Identification Register 0">
          <bitfield name="PRMBL_0" caption="CoreSight component identification preamble" mask="0xFF"/>
        </register>
        <register name="DCIDR1" offset="0x44" rw="R" size="4" access-size="4" initval="0x00000090" caption="SCS Component Identification Register 1">
          <bitfield name="PRMBL_1" caption="CoreSight component identification preamble" mask="0xF"/>
          <bitfield name="CLASS" caption="CoreSight component class" mask="0xF0"/>
        </register>
        <register name="DCIDR2" offset="0x48" rw="R" size="4" access-size="4" initval="0x00000005" caption="SCS Component Identification Register 2">
          <bitfield name="PRMBL_2" caption="CoreSight component identification preamble" mask="0xFF"/>
        </register>
        <register name="DCIDR3" offset="0x4C" rw="R" size="4" access-size="4" initval="0x000000B1" caption="SCS Component Identification Register 3">
          <bitfield name="PRMBL_3" caption="CoreSight component identification preamble" mask="0xFF"/>
        </register>
      </register-group>
      <value-group name="DLAR__KEY">
        <value name="UNLOCK" caption="Unlock key value" value="0xC5ACCE55"/>
      </value-group>
      <value-group name="DAUTHSTATUS__SID">
        <value name="NOSEC" caption="Security Extension not implemented" value="0"/>
        <value name="NO" caption="Secure invasive debug prohibited" value="2"/>
        <value name="YES" caption="Secure invasive debug allowed" value="3"/>
      </value-group>
      <value-group name="DAUTHSTATUS__SNID">
        <value name="NOSEC" caption="Security Extension not implemented" value="0"/>
        <value name="NO" caption="Secure non-invasive debug prohibited" value="2"/>
        <value name="YES" caption="Secure non-invasive debug allowed" value="3"/>
      </value-group>
    </module>
    <module name="DMA" id="03639" name2="dma_axi_apb_v1" version="1b0" caption="Direct Memory Access Controller">
      <register-group name="CHANNEL" size="0x50">
        <register name="CHCTRLA" offset="0x0" rw="RW" size="4" initval="0x00000000" caption="CHANNEL CONTROL REGISTER A">
          <bitfield name="ENABLE" caption="Channel Enable" mask="0x1"/>
          <bitfield name="LLEN" caption="Linked List Enable" mask="0x100"/>
          <bitfield name="SWFRC" caption="Software Forced Trigger" mask="0x10000"/>
          <bitfield name="RUNSTDBY" caption="Run In Standby" mask="0x1000000"/>
        </register>
        <register name="CHCTRLB" offset="0x4" rw="RW" size="4" initval="0x00000000" caption="CHANNEL CONTROL REGISTER B">
          <bitfield name="WAS" caption="Channel Write Address Sequence." mask="0x7" values="CHCTRLB__WAS"/>
          <bitfield name="RAS" caption="Channel Read Address Sequence" mask="0x70" values="CHCTRLB__RAS"/>
          <bitfield name="PRI" caption="Channel Priority level." mask="0x300" values="CHCTRLB__PRI"/>
          <bitfield name="WBOEN" caption="Write Byte Order Enable" mask="0x2000"/>
          <bitfield name="BYTORD" caption="Byte Order" mask="0xC000" values="CHCTRLB__BYTORD"/>
          <bitfield name="TRIG" caption="Trigger that can Start a Channel Transfer" mask="0xFF0000"/>
          <bitfield name="PIGNEN" caption="Enable Pattern Ignore Byte" mask="0x1000000"/>
          <bitfield name="PATLEN" caption="Pattern Match Length" mask="0x2000000"/>
          <bitfield name="PATEN" caption="Channel Pattern Match Abort Enable." mask="0x4000000"/>
          <bitfield name="CASTEN" caption="Cell Auto Start Enable of Ensuing Transfers for this channel" mask="0x20000000"/>
          <bitfield name="CRCEN" caption="CRC Enable bit" mask="0x80000000"/>
        </register>
        <register name="CHEVCTRL" offset="0x8" rw="RW" size="4" initval="0x00000000" caption="CHANNEL EVENT CONTROL REGISTER">
          <bitfield name="EVAUXACT" caption="Channel Auxiliary Event Input Action" mask="0x3" values="CHEVCTRL__EVAUXACT"/>
          <bitfield name="EVOMODE" caption="Channel Event Output Mode" mask="0xC" values="CHEVCTRL__EVOMODE"/>
          <bitfield name="EVAUXIE" caption="Channel Auxiliary Event Enable (0: disable; 1: enable)" mask="0x20"/>
          <bitfield name="EVSTRIE" caption="Channel Start Event Input Enable (0: disable; 1:enable)" mask="0x40"/>
          <bitfield name="EVOE" caption="Channel Event Output Enable (0: disable; 1: enable)" mask="0x80"/>
        </register>
        <register name="CHINTENCLR" offset="0xC" rw="RW" size="4" atomic-op="clear:CHINTENCLR" initval="0x00000000" caption="CHANNEL INTERRUPT ENABLE CLEAR REGISTER">
          <bitfield name="SD" caption="Channel Event Output Enable" mask="0x1"/>
          <bitfield name="TA" caption="Clear Transfer Abort Interrupt Enable" mask="0x2"/>
          <bitfield name="CC" caption="Clear Cell Transfer Complete Interrupt Enable" mask="0x4"/>
          <bitfield name="BC" caption="Clear Cell Transfer Complete Interrupt Enable" mask="0x8"/>
          <bitfield name="BH" caption="Clear Block Transfer Half Complete Interrupt Enable" mask="0x10"/>
          <bitfield name="LL" caption="Clear Linked List Done Interrupt Enable" mask="0x20"/>
        </register>
        <register name="CHINTENSET" offset="0x10" rw="RW" size="4" atomic-op="set:CHINTENSET" initval="0x00000000" caption="CHANNEL INTERRUPT ENABLE SET REGISTER">
          <bitfield name="SD" caption="Channel Event Output Enable" mask="0x1"/>
          <bitfield name="TA" caption="Set Transfer Abort Interrupt Enable" mask="0x2"/>
          <bitfield name="CC" caption="set Cell Transfer Complete Interrupt Enable" mask="0x4"/>
          <bitfield name="BC" caption="set Cell Transfer Complete Interrupt Enable" mask="0x8"/>
          <bitfield name="BH" caption="set Block Transfer Half Complete Interrupt Enable" mask="0x10"/>
          <bitfield name="LL" caption="set Linked List Done Interrupt Enable" mask="0x20"/>
        </register>
        <register name="CHINTF" offset="0x14" rw="RW" size="4" atomic-op="clear:CHINTF" initval="0x00000000" caption="CHANNEL INTERRUPT FLAG REGISTER">
          <bitfield name="SD" caption="Start Detected Interrupt Flag (0: none ; 1: Start Detected)" mask="0x1"/>
          <bitfield name="TA" caption="Transfer Abort Interrupt Flag (0: none; 1: Transfer Aborted)" mask="0x2"/>
          <bitfield name="CC" caption="Cell Transfer Complete Interrupt Flag (0: none ; 1: complete)" mask="0x4"/>
          <bitfield name="BC" caption="Block Transfer Complete Interrupt Flag (0: none; 1:complete;)" mask="0x8"/>
          <bitfield name="BH" caption="Block Transfer Half Complete Interrupt Flag (0: none; 1: half complete)" mask="0x10"/>
          <bitfield name="LL" caption="Linked List Done Interrupt Flag (0: none; 1: done)" mask="0x20"/>
          <bitfield name="WRE" caption="Write Error Flag (0: none; 1: Write Error)" mask="0x20000"/>
          <bitfield name="RDE" caption="Read Error Flag (0: none; 1: Read Error)" mask="0x40000"/>
        </register>
        <register name="CHSSA" offset="0x18" rw="RW" size="4" initval="0x00000000" caption="CHANNEL SOURCE START ADDRESS">
          <bitfield name="SSA" caption="Channel Source Start Address" mask="0xFFFFFFFF"/>
        </register>
        <register name="CHDSA" offset="0x1C" rw="RW" size="4" initval="0x00000000" caption="CHANNEL DESTINATION START ADDRESS">
          <bitfield name="DSA" caption="Channel Destination Start Address" mask="0xFFFFFFFF"/>
        </register>
        <register name="CHSSTRD" offset="0x20" rw="RW" size="4" initval="0x00000000" caption="CHANNEL SOURCE CELL STRIDE SIZE REGISTER">
          <bitfield name="SSTRD" caption="Source Cell Stride Size" mask="0xFFFF"/>
        </register>
        <register name="CHDSTRD" offset="0x24" rw="RW" size="4" initval="0x00000000" caption="CHANNEL DESTINATION CELL STRIDE SIZE REGISTER">
          <bitfield name="DSTRD" caption="Destination Cell Stride Size" mask="0xFFFF"/>
        </register>
        <register name="CHXSIZ" offset="0x28" rw="RW" size="4" initval="0x00000000" caption="CHANNEL TRANSFER SIZE REGISTER">
          <bitfield name="CSZ" caption="Cell transfer size in bytes." mask="0x3FF"/>
          <bitfield name="BLKSZ" caption="Block transfer size in bytes." mask="0xFFFF0000"/>
        </register>
        <register name="CHPDAT" offset="0x2C" rw="RW" size="4" initval="0x00000000" caption="CHANNEL PATTERN MATCH DATA">
          <bitfield name="PDAT" caption="Channel Pattern Match Data" mask="0xFFFF"/>
          <bitfield name="PIGN" caption="Channel Pattern Ignore Value" mask="0xFF000000"/>
        </register>
        <register name="CHCTRLCRC" offset="0x30" rw="RW" size="4" initval="0x00000000" caption="CHANNEL CONTROL CRC">
          <bitfield name="CRCMD" caption="CRC/Checksum Mode" mask="0x7" values="CHCTRLCRC__CRCMD"/>
          <bitfield name="CRCAPP" caption="CRC Append Mode" mask="0x8"/>
          <bitfield name="CRCXOR" caption="CRC XOR Mode" mask="0x20"/>
          <bitfield name="CRCROUT" caption="CRC Reflected Output Mode" mask="0x40"/>
          <bitfield name="CRCRIN" caption="CRC Reflect Input Selection" mask="0x80"/>
        </register>
        <register name="CHCRCDAT" offset="0x34" rw="RW" size="4" initval="0x00000000" caption="CHANNEL CRC/CHECKSUM DATA REGISTER">
          <bitfield name="CRCDAT" caption="CRC Data" mask="0xFFFFFFFF"/>
        </register>
        <register name="CHNXT" offset="0x38" rw="RW" size="4" initval="0x00000000" caption="CHANNEL NEXT DESCRIPTOR ADDRESS POINTER">
          <bitfield name="NXT" caption="Channel Address Pointer to Next Descriptor" mask="0xFFFFFFFF"/>
        </register>
        <register name="CHLLCFGSTAT" offset="0x3C" rw="R" size="4" initval="0x00000000" caption="CHANNEL LINKED LIST CONFIGURATION STATUS REGISTER">
          <bitfield name="CTRLB" caption="CTRLB Register Descriptor Load" mask="0x1"/>
          <bitfield name="EVCTRL" caption="EVCTRL Register Descriptor Load" mask="0x2"/>
          <bitfield name="SSA" caption="Source Start Address Descriptor Load" mask="0x4"/>
          <bitfield name="DSA" caption="Destination Start Address Descriptor Load" mask="0x8"/>
          <bitfield name="SSTRD" caption="Source Cell Stride Size Descriptor Load" mask="0x10"/>
          <bitfield name="DSTRD" caption="Destination Cell Stride Size Descriptor Load" mask="0x20"/>
          <bitfield name="XSIZ" caption="Transfer Size Descriptor Load" mask="0x40"/>
          <bitfield name="PDAT" caption="Match Pattern Descriptor Load" mask="0x80"/>
          <bitfield name="CTRLCRC" caption="Control CRC Descriptor Load" mask="0x100"/>
          <bitfield name="CRCDAT" caption="CRC Data Descriptor Load" mask="0x200"/>
        </register>
        <register name="CHSTATBC" offset="0x40" rw="R" size="4" initval="0x00000000" caption="CHANNEL STATUS BLOCK COUNT REGISTER">
          <bitfield name="BBTC" caption="Bytes Transfered in the Block Counter" mask="0x1FFFF"/>
        </register>
        <register name="CHSTATCC" offset="0x44" rw="R" size="4" initval="0x00000000" caption="CHANNEL STATUS CELL COUNT REGISTER">
          <bitfield name="CBTC" caption="Bytes Transfered in the Cell Counter" mask="0x7FF"/>
        </register>
        <register name="CHSTAT" offset="0x48" rw="R" size="4" initval="0x00000000" caption="CHANNEL STATUS REGISTER">
          <bitfield name="BLKBUSY" caption="Channel Block Transfer Busy Status Bit (0: none; 1: busy)" mask="0x1"/>
          <bitfield name="CELLBUSY" caption="Channel Cell Transfer Busy Status Bit (0: none; 1: busy)" mask="0x2"/>
          <bitfield name="DREAD" caption="Descriptor Read Status Bit (0: not read or not avail, 1: read and loaded)" mask="0x4"/>
        </register>
      </register-group>
      <register-group name="DMA" caption="Direct Memory Access Controller">
        <register name="CTRLA" offset="0x0" rw="RW" size="4" initval="0x00000000" caption="DMA CONTROL A REGISTER">
          <bitfield name="ENABLE" caption="DMA Enable" mask="0x2"/>
        </register>
        <register name="CTRLB" offset="0x4" rw="RW" size="4" initval="0x00000000" caption="DMA CONTROL B REGISTER">
          <bitfield name="QOS1" caption="Priority Group 1 Quality Of Service Control" mask="0x3" values="CTRLB__QOS1"/>
          <bitfield name="QOS2" caption="Priority Group 2 Quality Of Service Control" mask="0x300" values="CTRLB__QOS2"/>
          <bitfield name="QOS3" caption="Priority Group 3 Quality Of Service Control" mask="0x30000" values="CTRLB__QOS3"/>
          <bitfield name="QOS4" caption="Priority Group 4 Quality Of Service Control" mask="0x3000000" values="CTRLB__QOS4"/>
        </register>
        <register name="DBGCTRL" offset="0x8" rw="RW" size="4" initval="0x00000000" caption="DEBUG CONTROL REGISTER">
          <bitfield name="DBGRUN" caption="Debug Run" mask="0x1"/>
        </register>
        <register name="CRCPOLYA" offset="0xC" rw="RW" size="4" initval="0x00000000" caption="DMA CRC POLYNOMIAL A REGISTER">
          <bitfield name="POLYA" caption="CRC Polynomial Coefficients A Register" mask="0xFFFFFFFF"/>
        </register>
        <register name="CRCPOLYB" offset="0x10" rw="RW" size="4" initval="0x00000000" caption="DMA CRC POLYNOMIAL B REGISTER">
          <bitfield name="POLYB" caption="CRC Polynomial Coefficients B Register" mask="0xFFFFFFFF"/>
        </register>
        <register name="INTSTAT3" offset="0x18" rw="R" size="4" initval="0x00000000" caption="DMA INTERRUPT PRIORITY 3 STATUS REGISTER">
          <bitfield name="CH0" caption="DMA Channel active interrupt at priority 3" mask="0x1"/>
          <bitfield name="CH1" caption="DMA Channel active interrupt at priority 3" mask="0x2"/>
          <bitfield name="CH2" caption="DMA Channel active interrupt at priority 3" mask="0x4"/>
          <bitfield name="CH3" caption="DMA Channel active interrupt at priority 3" mask="0x8"/>
          <bitfield name="CH4" caption="DMA Channel active interrupt at priority 3" mask="0x10"/>
          <bitfield name="CH5" caption="DMA Channel active interrupt at priority 3" mask="0x20"/>
          <bitfield name="CH6" caption="DMA Channel active interrupt at priority 3" mask="0x40"/>
          <bitfield name="CH7" caption="DMA Channel active interrupt at priority 3" mask="0x80"/>
          <bitfield name="CH8" caption="DMA Channel active interrupt at priority 3" mask="0x100"/>
          <bitfield name="CH9" caption="DMA Channel active interrupt at priority 3" mask="0x200"/>
          <bitfield name="CH10" caption="DMA Channel active interrupt at priority 3" mask="0x400"/>
          <bitfield name="CH11" caption="DMA Channel active interrupt at priority 3" mask="0x800"/>
          <bitfield name="CH12" caption="DMA Channel active interrupt at priority 3" mask="0x1000"/>
          <bitfield name="CH13" caption="DMA Channel active interrupt at priority 3" mask="0x2000"/>
          <bitfield name="CH14" caption="DMA Channel active interrupt at priority 3" mask="0x4000"/>
          <bitfield name="CH15" caption="DMA Channel active interrupt at priority 3" mask="0x8000"/>
          <bitfield name="CH16" caption="DMA Channel active interrupt at priority 3" mask="0x10000"/>
          <bitfield name="CH17" caption="DMA Channel active interrupt at priority 3" mask="0x20000"/>
          <bitfield name="CH18" caption="DMA Channel active interrupt at priority 3" mask="0x40000"/>
          <bitfield name="CH19" caption="DMA Channel active interrupt at priority 3" mask="0x80000"/>
          <bitfield name="CH20" caption="DMA Channel active interrupt at priority 3" mask="0x100000"/>
          <bitfield name="CH21" caption="DMA Channel active interrupt at priority 3" mask="0x200000"/>
          <bitfield name="CH22" caption="DMA Channel active interrupt at priority 3" mask="0x400000"/>
          <bitfield name="CH23" caption="DMA Channel active interrupt at priority 3" mask="0x800000"/>
        </register>
        <register name="INTSTAT2" offset="0x1C" rw="R" size="4" initval="0x00000000" caption="DMA INTERRUPT PRIORITY 2 STATUS REGISTER">
          <bitfield name="CH0" caption="DMA Channel active interrupt at priority 2" mask="0x1"/>
          <bitfield name="CH1" caption="DMA Channel active interrupt at priority 2" mask="0x2"/>
          <bitfield name="CH2" caption="DMA Channel active interrupt at priority 2" mask="0x4"/>
          <bitfield name="CH3" caption="DMA Channel active interrupt at priority 2" mask="0x8"/>
          <bitfield name="CH4" caption="DMA Channel active interrupt at priority 2" mask="0x10"/>
          <bitfield name="CH5" caption="DMA Channel active interrupt at priority 2" mask="0x20"/>
          <bitfield name="CH6" caption="DMA Channel active interrupt at priority 2" mask="0x40"/>
          <bitfield name="CH7" caption="DMA Channel active interrupt at priority 2" mask="0x80"/>
          <bitfield name="CH8" caption="DMA Channel active interrupt at priority 2" mask="0x100"/>
          <bitfield name="CH9" caption="DMA Channel active interrupt at priority 2" mask="0x200"/>
          <bitfield name="CH10" caption="DMA Channel active interrupt at priority 2" mask="0x400"/>
          <bitfield name="CH11" caption="DMA Channel active interrupt at priority 2" mask="0x800"/>
          <bitfield name="CH12" caption="DMA Channel active interrupt at priority 2" mask="0x1000"/>
          <bitfield name="CH13" caption="DMA Channel active interrupt at priority 2" mask="0x2000"/>
          <bitfield name="CH14" caption="DMA Channel active interrupt at priority 2" mask="0x4000"/>
          <bitfield name="CH15" caption="DMA Channel active interrupt at priority 2" mask="0x8000"/>
          <bitfield name="CH16" caption="DMA Channel active interrupt at priority 2" mask="0x10000"/>
          <bitfield name="CH17" caption="DMA Channel active interrupt at priority 2" mask="0x20000"/>
          <bitfield name="CH18" caption="DMA Channel active interrupt at priority 2" mask="0x40000"/>
          <bitfield name="CH19" caption="DMA Channel active interrupt at priority 2" mask="0x80000"/>
          <bitfield name="CH20" caption="DMA Channel active interrupt at priority 2" mask="0x100000"/>
          <bitfield name="CH21" caption="DMA Channel active interrupt at priority 2" mask="0x200000"/>
          <bitfield name="CH22" caption="DMA Channel active interrupt at priority 2" mask="0x400000"/>
          <bitfield name="CH23" caption="DMA Channel active interrupt at priority 2" mask="0x800000"/>
        </register>
        <register name="INTSTAT1" offset="0x20" rw="R" size="4" initval="0x00000000" caption="DMA INTERRUPT PRIORITY 1 STATUS REGISTER">
          <bitfield name="CH0" caption="DMA Channel active interrupt at priority 1" mask="0x1"/>
          <bitfield name="CH1" caption="DMA Channel active interrupt at priority 1" mask="0x2"/>
          <bitfield name="CH2" caption="DMA Channel active interrupt at priority 1" mask="0x4"/>
          <bitfield name="CH3" caption="DMA Channel active interrupt at priority 1" mask="0x8"/>
          <bitfield name="CH4" caption="DMA Channel active interrupt at priority 1" mask="0x10"/>
          <bitfield name="CH5" caption="DMA Channel active interrupt at priority 1" mask="0x20"/>
          <bitfield name="CH6" caption="DMA Channel active interrupt at priority 1" mask="0x40"/>
          <bitfield name="CH7" caption="DMA Channel active interrupt at priority 1" mask="0x80"/>
          <bitfield name="CH8" caption="DMA Channel active interrupt at priority 1" mask="0x100"/>
          <bitfield name="CH9" caption="DMA Channel active interrupt at priority 1" mask="0x200"/>
          <bitfield name="CH10" caption="DMA Channel active interrupt at priority 1" mask="0x400"/>
          <bitfield name="CH11" caption="DMA Channel active interrupt at priority 1" mask="0x800"/>
          <bitfield name="CH12" caption="DMA Channel active interrupt at priority 1" mask="0x1000"/>
          <bitfield name="CH13" caption="DMA Channel active interrupt at priority 1" mask="0x2000"/>
          <bitfield name="CH14" caption="DMA Channel active interrupt at priority 1" mask="0x4000"/>
          <bitfield name="CH15" caption="DMA Channel active interrupt at priority 1" mask="0x8000"/>
          <bitfield name="CH16" caption="DMA Channel active interrupt at priority 1" mask="0x10000"/>
          <bitfield name="CH17" caption="DMA Channel active interrupt at priority 1" mask="0x20000"/>
          <bitfield name="CH18" caption="DMA Channel active interrupt at priority 1" mask="0x40000"/>
          <bitfield name="CH19" caption="DMA Channel active interrupt at priority 1" mask="0x80000"/>
          <bitfield name="CH20" caption="DMA Channel active interrupt at priority 1" mask="0x100000"/>
          <bitfield name="CH21" caption="DMA Channel active interrupt at priority 1" mask="0x200000"/>
          <bitfield name="CH22" caption="DMA Channel active interrupt at priority 1" mask="0x400000"/>
          <bitfield name="CH23" caption="DMA Channel active interrupt at priority 1" mask="0x800000"/>
        </register>
        <register-group name="CHANNEL" name-in-module="CHANNEL" offset="0x50" size="0x50" count="8"/>
      </register-group>
      <register-group name="DMA_DESCRIPTOR" caption="Direct Memory Access Controller" section="hsram" aligned="4">
        <register name="BDNXT" offset="0x0" rw="RW" size="4" initval="0x00000000" caption="NEXT BUFFER DESCRIPTOR ADDRESS POINTER">
          <bitfield name="NXT" caption="Next Descriptor Pointer" mask="0xFFFFFFFF"/>
        </register>
        <register name="BDCFG" offset="0x4" rw="RW" size="4" initval="0x00000000" caption="CURRENT BUFFER DESCRIPTOR CONFIGURATION">
          <bitfield name="CTRLB" caption="CTRLB Register Descriptor Load" mask="0x1"/>
          <bitfield name="EVCTRL" caption="EVCTRL Register Descriptor Load" mask="0x2"/>
          <bitfield name="SSA" caption="SSA Register Descriptor Load" mask="0x4"/>
          <bitfield name="DSA" caption="DSA Register Descriptor Load" mask="0x8"/>
          <bitfield name="SSTRD" caption="SSTRD Register Descriptor Load" mask="0x10"/>
          <bitfield name="DSTRD" caption="DSTRD Register Descriptor Load" mask="0x20"/>
          <bitfield name="XSIZ" caption="XSIZ Register Descriptor Load" mask="0x40"/>
          <bitfield name="PDAT" caption="PDAT Register Descriptor Load" mask="0x80"/>
          <bitfield name="CTRLCRC" caption="CTRLCRC Register Descriptor Load" mask="0x100"/>
          <bitfield name="CRCDAT" caption="CRCDAT Register Descriptor Load" mask="0x200"/>
          <bitfield name="ENABLE" caption="Channel Enable" mask="0x1000000"/>
          <bitfield name="LLEN" caption="Linked List Enable" mask="0x2000000"/>
          <bitfield name="SWFRC" caption="Software Forced Trigger" mask="0x4000000"/>
          <bitfield name="RUNSTDBY" caption="Run In Standby" mask="0x8000000"/>
        </register>
        <register name="BDCTRLB" offset="0x8" rw="RW" size="4" initval="0x00000000" caption="CURRENT BUFFER DESCRIPTOR CONTROL REGISTER B">
          <bitfield name="WAS" caption="Channel Write Address Sequence." mask="0x7" values="BDCTRLB__WAS"/>
          <bitfield name="RAS" caption="Channel Read Address Sequence" mask="0x70" values="BDCTRLB__RAS"/>
          <bitfield name="PRI" caption="Channel Priority level." mask="0x300" values="BDCTRLB__PRI"/>
          <bitfield name="WBOEN" caption="Write Byte Order Enable" mask="0x2000"/>
          <bitfield name="BYTORD" caption="Byte Order" mask="0xC000" values="BDCTRLB__BYTORD"/>
          <bitfield name="TRIG" caption="Trigger that can Start a Channel Transfer" mask="0xFF0000"/>
          <bitfield name="PIGNEN" caption="Enable Pattern Ignore Byte" mask="0x1000000"/>
          <bitfield name="PATLEN" caption="Pattern Match Length" mask="0x2000000"/>
          <bitfield name="PATEN" caption="Channel Pattern Match Abort Enable." mask="0x4000000"/>
          <bitfield name="CASTEN" caption="Cell Auto Start Enable of Ensuing Transfers for this channel" mask="0x20000000"/>
          <bitfield name="CRCEN" caption="CRC Enable bit" mask="0x80000000"/>
        </register>
        <register name="BDEVCTRL" offset="0xC" rw="RW" size="2" initval="0x0000" caption="CURRENT BUFFER DESCRIPTOR EVENT CONTROL">
          <bitfield name="EVAUXACT" caption="Channel Auxiliary Event Input Action" mask="0x3" values="BDEVCTRL__EVAUXACT"/>
          <bitfield name="EVOMODE" caption="Channel Event Output Mode" mask="0xC" values="BDEVCTRL__EVOMODE"/>
          <bitfield name="EVAUXIE" caption="Channel Auxiliary Event Enable (0: disable; 1: enable)" mask="0x20"/>
          <bitfield name="EVSTRIE" caption="Channel Start Event Input Enable (0: disable; 1:enable)" mask="0x40"/>
          <bitfield name="EVOE" caption="Channel Event Output Enable (0: disable; 1: enable)" mask="0x80"/>
        </register>
        <register name="BDCTRLCRC" offset="0xE" rw="RW" size="2" initval="0x0000" caption="CURRENT BUFFER DESCRIPTOR CRC CONTROL">
          <bitfield name="CRCMD" caption="CRC/Checksum Mode" mask="0x7" values="BDCTRLCRC__CRCMD"/>
          <bitfield name="CRCAPP" caption="CRC Append Mode" mask="0x8"/>
          <bitfield name="CRCXOR" caption="CRC XOR Mode" mask="0x20"/>
          <bitfield name="CRCROUT" caption="CRC Reflected Output Mode" mask="0x40"/>
          <bitfield name="CRCRIN" caption="CRC Reflect Input Selection" mask="0x80"/>
        </register>
        <register name="BDSSA" offset="0x10" rw="RW" size="4" initval="0x00000000" caption="CURRENT BUFFER DESCRIPTOR SOURCE START ADDRESS">
          <bitfield name="SSA" caption="Source Start Address" mask="0xFFFFFFFF"/>
        </register>
        <register name="BDDSA" offset="0x14" rw="RW" size="4" initval="0x00000000" caption="CURRENT BUFFER DESCRIPTOR DESTINATION START ADDRESS">
          <bitfield name="DSA" caption="Destination Start Address" mask="0xFFFFFFFF"/>
        </register>
        <register name="BDSSTRD" offset="0x18" rw="RW" size="2" initval="0x0000" caption="CURRENT BUFFER DESCRIPTOR SOURCE CELL STRIDE">
          <bitfield name="SSTRD" caption="Source Stride Size" mask="0xFFFF"/>
        </register>
        <register name="BDDSTRD" offset="0x1A" rw="RW" size="2" initval="0x0000" caption="CURRENT BUFFER DESCRIPTOR DESTINATION CELL STRIDE">
          <bitfield name="DSTRD" caption="Destination Stride Size" mask="0xFFFF"/>
        </register>
        <register name="BDXSIZ" offset="0x1C" rw="RW" size="4" initval="0x00000000" caption="CURRENT BUFFER DESCRIPTOR TRANSFER SIZE">
          <bitfield name="CSZ" caption="Cell transfer size in bytes." mask="0x3FF"/>
          <bitfield name="BLKSZ" caption="Block transfer size in bytes." mask="0xFFFF0000"/>
        </register>
        <register name="BDPDAT" offset="0x20" rw="RW" size="4" initval="0x00000000" caption="CURRENT BUFFER DESCRIPTOR PATTERN MATCH DATA">
          <bitfield name="PDAT" caption="Channel Pattern Match Data" mask="0xFFFF"/>
          <bitfield name="PIGN" caption="Channel Pattern Ignore Value" mask="0xFF000000"/>
        </register>
        <register name="BDCRCDAT" offset="0x24" rw="RW" size="4" initval="0x00000000" caption="CURRENT BUFFER DESCRIPTOR CRC/CHECKSUM DATA">
          <bitfield name="CRCDAT" caption="CRC/Checksum Data Register" mask="0xFFFFFFFF"/>
        </register>
      </register-group>
      <value-group name="CHCTRLB__WAS">
        <value name="BYTE_ADDR_INCR" caption="Incrementing Address+1 with Transfers of Byte Operands" value="0"/>
        <value name="HALF_WORD_ADDR_INCR" caption="Incrementing Address+2 with Transfers of HalfWord Operands" value="1"/>
        <value name="AUTO_ADDR_INCR" caption="Auto Increment Address and Transfer Size" value="2"/>
        <value name="FIXED_BYTE_ADDR_INCR" caption="Fixed Byte Address (Single Byte Address with Enable Based upon 2 LSBs)" value="3"/>
        <value name="FIXED_HALF_WORD_ADDR_INCR" caption="Fixed Address of HalfWord Operand (Single HalfWord Aligned Address)" value="4"/>
        <value name="FIXED_WORD_ADDR_INCR" caption="Fixed Address Word Burst Transfer" value="5"/>
      </value-group>
      <value-group name="CHCTRLB__RAS">
        <value name="BYTE_ADDR_INCR" caption="Incrementing Address+1 with Transfers of Byte Operands" value="0"/>
        <value name="HALF_WORD_ADDR_INCR" caption="Incrementing Address+2 with Transfers of HalfWord Operands" value="1"/>
        <value name="AUTO_ADDR_INCR" caption="Auto Increment Address and Transfer Size" value="2"/>
        <value name="FIXED_BYTE_ADDR_INCR" caption="Fixed Byte Address (Single Byte Address with Enable Based upon 2 LSBs)" value="3"/>
        <value name="FIXED_HALF_WORD_ADDR_INCR" caption="Fixed Address of HalfWord Operand (Single HalfWord Aligned Address)" value="4"/>
        <value name="FIXED_WORD_ADDR_INCR" caption="Fixed Address Word Burst Transfer" value="5"/>
      </value-group>
      <value-group name="CHCTRLB__PRI">
        <value name="PRI_1" caption="Channel Priority is 1" value="0"/>
        <value name="PRI_2" caption="Channel Priority is 2" value="1"/>
        <value name="PRI_3" caption="Channel Priority is 3 (HIGHEST)" value="2"/>
      </value-group>
      <value-group name="CHCTRLB__BYTORD">
        <value name="BYTORD_NONE" caption="Bytes are processed AS IS" value="0"/>
        <value name="BYTORD_WORD_SWIZZLE" caption="Bytes are swapped as: BYTE3 to BYTE0, BYTE2 to BYTE1, BYTE1 to BYTE2, and BYTE0 to BYTE3" value="1"/>
        <value name="BYTORD_HALF_WORD_SWIZZLE" caption="Bytes are swapped as: BYTE3 to BYTE1, BYTE2 to BYTE0, BYTE1 to BYTE3, and BYTE0 to BYTE2" value="2"/>
        <value name="BYTORD_BYTE_SWIZZLE" caption="Bytes are swapped as: BYTE3 to BYTE2, BYTE2 to BYTE3, BYTE1 to BYTE1, and BYTE0 to BYTE1" value="3"/>
      </value-group>
      <value-group name="CHEVCTRL__EVAUXACT">
        <value name="ABORT_BLK_XFER" caption="Event Aborts Bock Transfer" value="0"/>
        <value name="INCR_CHN_PRI" caption="Event Increments Channel Priority" value="1"/>
        <value name="COND_TRIG" caption="Event acts as a Conditional Trigger" value="2"/>
      </value-group>
      <value-group name="CHEVCTRL__EVOMODE">
        <value name="STRB_ON_BLCK_XFER" caption="Generate a channel event strobe for 1 clock cycle at the end of block transfer" value="0"/>
        <value name="STRB_ON_CELL_XFER" caption="Generate a channel event strobe for 1 clock cycle at the end of cell transfer" value="1"/>
        <value name="STRB_START_EVT_TRG_TO_CELL_XFER_READ" caption="Generate a channel event strobe from start event trigger to the completion of cell transfer read" value="2"/>
        <value name="STRB_START_EVT_TRG_TO_CELL_XFER_WRITE" caption="Generate a channel event strobe from start event trigger to the completion of cell transfer write" value="3"/>
      </value-group>
      <value-group name="CHCTRLCRC__CRCMD">
        <value name="CRC_16" caption="Normal (0x8005) CRC-16/CRC-16-IBM/CRC-16-ANSI" value="0"/>
        <value name="CRC_16_CCITT" caption="Normal (0x1021) CRC-16-CCITT" value="1"/>
        <value name="16_BIT_CRCPOLYA" caption="CRC-16 based on polynomial provided in CRCPOLYA (POLYA[15:0]) register" value="2"/>
        <value name="16_BIT_CRCPOLYB" caption="CRC-16 based on polynomial provided in CRCPOLYB (POLYB[15:0]) register" value="3"/>
        <value name="CRC_32" caption="Normal (0x04C11DB7) CRC-32" value="4"/>
        <value name="32_BIT_CRCPOLYA" caption="CRC-32 based on polynomial provided in CRCPOLYA register" value="5"/>
        <value name="32_BIT_CRCPOLYB" caption="CRC-32 based on polynomial provided in CRCPOLYB register" value="6"/>
        <value name="IP_HDR_CHECKSUM" caption="Calculate IP header checksum" value="7"/>
      </value-group>
      <value-group name="CTRLB__QOS1">
        <value name="LEVEL_0" caption="QoS level is 0 (lowest)" value="0"/>
        <value name="LEVEL_1" caption="QoS level is 1 (lower)" value="1"/>
        <value name="LEVEL_2" caption="QoS level is 2 (medium)" value="2"/>
        <value name="LEVEL_3" caption="QoS level is 3 (high)" value="3"/>
      </value-group>
      <value-group name="CTRLB__QOS2">
        <value name="LEVEL_0" caption="QoS level is 0 (lowest)" value="0"/>
        <value name="LEVEL_1" caption="QoS level is 1 (lower)" value="1"/>
        <value name="LEVEL_2" caption="QoS level is 2 (medium)" value="2"/>
        <value name="LEVEL_3" caption="QoS level is 3 (high)" value="3"/>
      </value-group>
      <value-group name="CTRLB__QOS3">
        <value name="LEVEL_0" caption="QoS level is 0 (lowest)" value="0"/>
        <value name="LEVEL_1" caption="QoS level is 1 (lower)" value="1"/>
        <value name="LEVEL_2" caption="QoS level is 2 (medium)" value="2"/>
        <value name="LEVEL_3" caption="QoS level is 3 (high)" value="3"/>
      </value-group>
      <value-group name="CTRLB__QOS4">
        <value name="LEVEL_0" caption="QoS level is 0 (lowest)" value="0"/>
        <value name="LEVEL_1" caption="QoS level is 1 (lower)" value="1"/>
        <value name="LEVEL_2" caption="QoS level is 2 (medium)" value="2"/>
        <value name="LEVEL_3" caption="QoS level is 3 (high)" value="3"/>
      </value-group>
      <value-group name="BDCTRLB__WAS">
        <value name="BYTE_ADDR_INCR" caption="Incrementing Address+1 with Transfers of Byte Operands" value="0"/>
        <value name="HALF_WORD_ADDR_INCR" caption="Incrementing Address+2 with Transfers of HalfWord Operands" value="1"/>
        <value name="AUTO_ADDR_INCR" caption="Auto Increment Address and Transfer Size" value="2"/>
        <value name="FIXED_BYTE_ADDR_INCR" caption="Fixed Byte Address (Single Byte Address with Enable Based upon 2 LSBs)" value="3"/>
        <value name="FIXED_HALF_WORD_ADDR_INCR" caption="Fixed Address of HalfWord Operand (Single HalfWord Aligned Address)" value="4"/>
        <value name="FIXED_WORD_ADDR_INCR" caption="Fixed Address Word Burst Transfer" value="5"/>
      </value-group>
      <value-group name="BDCTRLB__RAS">
        <value name="BYTE_ADDR_INCR" caption="Incrementing Address+1 with Transfers of Byte Operands" value="0"/>
        <value name="HALF_WORD_ADDR_INCR" caption="Incrementing Address+2 with Transfers of HalfWord Operands" value="1"/>
        <value name="AUTO_ADDR_INCR" caption="Auto Increment Address and Transfer Size" value="2"/>
        <value name="FIXED_BYTE_ADDR_INCR" caption="Fixed Byte Address (Single Byte Address with Enable Based upon 2 LSBs)" value="3"/>
        <value name="FIXED_HALF_WORD_ADDR_INCR" caption="Fixed Address of HalfWord Operand (Single HalfWord Aligned Address)" value="4"/>
        <value name="FIXED_WORD_ADDR_INCR" caption="Fixed Address Word Burst Transfer" value="5"/>
      </value-group>
      <value-group name="BDCTRLB__PRI">
        <value name="PRI_1" caption="Channel Priority is 1" value="0"/>
        <value name="PRI_2" caption="Channel Priority is 2" value="1"/>
        <value name="PRI_3" caption="Channel Priority is 3 (HIGHEST)" value="2"/>
      </value-group>
      <value-group name="BDCTRLB__BYTORD">
        <value name="BYTORD_NONE" caption="Bytes are processed AS IS" value="0"/>
        <value name="BYTORD_WORD_SWIZZLE" caption="Bytes are swapped as: BYTE3 to BYTE0, BYTE2 to BYTE1, BYTE1 to BYTE2, and BYTE0 to BYTE3" value="1"/>
        <value name="BYTORD_HALF_WORD_SWIZZLE" caption="Bytes are swapped as: BYTE3 to BYTE1, BYTE2 to BYTE0, BYTE1 to BYTE3, and BYTE0 to BYTE2" value="2"/>
        <value name="BYTORD_BYTE_SWIZZLE" caption="Bytes are swapped as: BYTE3 to BYTE2, BYTE2 to BYTE3, BYTE1 to BYTE1, and BYTE0 to BYTE1" value="3"/>
      </value-group>
      <value-group name="BDEVCTRL__EVAUXACT">
        <value name="ABORT_BLK_XFER" caption="Event Aborts Bock Transfer" value="0"/>
        <value name="INCR_CHN_PRI" caption="Event Increments Channel Priority" value="1"/>
        <value name="COND_TRIG" caption="Event acts as a Conditional Trigger" value="2"/>
      </value-group>
      <value-group name="BDEVCTRL__EVOMODE">
        <value name="STRB_ON_BLCK_XFER" caption="Generate a channel event strobe for 1 clock cycle at the end of block transfer" value="0"/>
        <value name="STRB_ON_CELL_XFER" caption="Generate a channel event strobe for 1 clock cycle at the end of cell transfer" value="1"/>
        <value name="STRB_START_EVT_TRG_TO_CELL_XFER_READ" caption="Generate a channel event strobe from start event trigger to the completion of cell transfer read" value="2"/>
        <value name="STRB_START_EVT_TRG_TO_CELL_XFER_WRITE" caption="Generate a channel event strobe from start event trigger to the completion of cell transfer write" value="3"/>
      </value-group>
      <value-group name="BDCTRLCRC__CRCMD">
        <value name="CRC_16" caption="Normal (0x8005) CRC-16/CRC-16-IBM/CRC-16-ANSI" value="0"/>
        <value name="CRC_16_CCITT" caption="Normal (0x1021) CRC-16-CCITT" value="1"/>
        <value name="16_BIT_CRCPOLYA" caption="CRC-16 based on polynomial provided in CRCPOLYA (POLYA[15:0]) register" value="2"/>
        <value name="16_BIT_CRCPOLYB" caption="CRC-16 based on polynomial provided in CRCPOLYB (POLYB[15:0]) register" value="3"/>
        <value name="CRC_32" caption="Normal (0x04C11DB7) CRC-32" value="4"/>
        <value name="32_BIT_CRCPOLYA" caption="CRC-32 based on polynomial provided in CRCPOLYA register" value="5"/>
        <value name="32_BIT_CRCPOLYB" caption="CRC-32 based on polynomial provided in CRCPOLYB register" value="6"/>
        <value name="IP_HDR_CHECKSUM" caption="Calculate IP header checksum" value="7"/>
      </value-group>
    </module>
    <module name="DSU" id="04850" name2="icd_dsu_u2810_v3" version="3a0" caption="Device Service Unit">
      <register-group name="DSU" caption="Device Service Unit">
        <register name="CTRL" offset="0x0" rw="W" size="4" initval="0x00000000" caption="Control">
          <bitfield name="SWRST" caption="Software Reset" mask="0x1"/>
          <bitfield name="CMD" caption="Command Register" mask="0xFFFF0000" values="CTRL__CMD"/>
        </register>
        <register name="ADDR" offset="0x4" rw="RW" size="4" initval="0x00000000" caption="Address">
          <mode name="DEFAULT"/>
          <mode name="MBIST"/>
          <bitfield modes="MBIST" name="AMOD" caption="Access Mode" mask="0x3" values="ADDR__AMOD"/>
          <bitfield name="ADDR" caption="Address" mask="0xFFFFFFFC"/>
        </register>
        <register name="LENGTH" offset="0x8" rw="RW" size="4" initval="0x00000000" caption="Length">
          <bitfield name="LENGTH" caption="Length" mask="0xFFFFFFFC"/>
        </register>
        <register name="DATA" offset="0xC" rw="RW" size="4" initval="0x00000000" caption="Data">
          <mode name="DEFAULT"/>
          <mode name="MBIST"/>
          <bitfield modes="MBIST" name="STATE" caption="MBIST state" mask="0x1F" values="DATA__STATE"/>
          <bitfield modes="MBIST" name="INDEX" caption="MBIST bit Index" mask="0x1F00"/>
          <bitfield modes="DEFAULT" name="DATA" caption="Data" mask="0xFFFFFFFF"/>
        </register>
        <register name="CFG" offset="0x10" rw="RW" size="4" initval="0x00000000" caption="Configuration">
          <bitfield name="DCCDMALEVEL0" caption="DMA Trigger 0 Level" mask="0x1" values="CFG__DCCDMALEVEL"/>
          <bitfield name="DCCDMALEVEL1" caption="DMA Trigger 1 Level" mask="0x2" values="CFG__DCCDMALEVEL"/>
          <bitfield name="MBFI" caption="Enables the Memory Bist Fault Injection" mask="0x4"/>
          <bitfield name="MISC" caption="Device Specific Configuration Register" mask="0xFFFFFF00"/>
        </register>
        <register name="MBFI0" offset="0x14" rw="RW" size="4" initval="0x00000000" caption="Memory Bist Fault Injection 0">
          <bitfield name="BIDX" caption="Bit Index of injected fault" mask="0x1F"/>
          <bitfield name="AMMOD" caption="Address matching mode" mask="0x40" values="MBFI0__AMMOD"/>
          <bitfield name="FTYPE" caption="Fault type" mask="0x80" values="MBFI0__FTYPE"/>
          <bitfield name="AMMSK" caption="Address matching Mask (Word address)" mask="0xFFFFFF00"/>
        </register>
        <register name="MBFI1" offset="0x18" rw="RW" size="4" initval="0x00000000" caption="Memory Bist Fault Injection 1">
          <bitfield name="ADDR" caption="Word Address" mask="0xFFFFFFFC"/>
        </register>
        <register name="STATUSA" offset="0x100" rw="RW" size="4" initval="0x00000000" caption="Status A">
          <bitfield name="DONE" caption="Done" mask="0x1"/>
          <bitfield name="FAIL" caption="Failure" mask="0x2"/>
          <bitfield name="BERR" caption="Bus Error" mask="0x4"/>
          <bitfield name="PERR" caption="Protection Error" mask="0x8"/>
          <bitfield name="CRSTEXT0" caption="CPU 0 Reset Phase Extension" mask="0x100"/>
          <bitfield name="CRSTEXT1" caption="CPU 1 Reset Phase Extension" mask="0x200"/>
          <bitfield name="CRSTEXT2" caption="CPU 2 Reset Phase Extension" mask="0x400"/>
          <bitfield name="CRSTEXT3" caption="CPU 3 Reset Phase Extension" mask="0x800"/>
          <bitfield name="BREXT0" caption="BootRom 0 Phase Extension" mask="0x10000"/>
          <bitfield name="BREXT1" caption="BootRom 1 Phase Extension" mask="0x20000"/>
          <bitfield name="BREXT2" caption="BootRom 2 Phase Extension" mask="0x40000"/>
          <bitfield name="BREXT3" caption="BootRom 3 Phase Extension" mask="0x80000"/>
        </register>
        <register name="STATUSB" offset="0x104" rw="R" size="4" initval="0x00000000" caption="Status B">
          <bitfield name="BCCD0" caption="Boot ROM Communication Channel 0 Dirty" mask="0x1"/>
          <bitfield name="BCCD1" caption="Boot ROM Communication Channel 1 Dirty" mask="0x2"/>
          <bitfield name="DCCD0" caption="Debug Communication Channel 0 Dirty" mask="0x4"/>
          <bitfield name="DCCD1" caption="Debug Communication Channel 1 Dirty" mask="0x8"/>
          <bitfield name="DBGPRES" caption="Debugger Present" mask="0x100"/>
          <bitfield name="HPE" caption="Hot-Plugging Enable" mask="0x400"/>
          <bitfield name="APDIS" caption="ARM Access Ports Disabled" mask="0x800"/>
        </register>
        <register name="STATUSC" offset="0x108" rw="R" size="4" initval="0x00000000" caption="Status C">
          <bitfield name="STATE" caption="Core State" mask="0x1F" values="STATUSC__STATE"/>
          <bitfield name="INDEX" caption="MBIST, MSA, PMSA bit Index" mask="0x1F00"/>
        </register>
        <register name="BCC" offset="0x110" rw="RW" size="4" count="2" initval="0x00000000" caption="Boot ROM Communication Channel x">
          <bitfield name="DATA" caption="Data" mask="0xFFFFFFFF"/>
        </register>
        <register name="DCC" offset="0x118" rw="RW" size="4" count="2" initval="0x00000000" caption="Debug Communication Channel x">
          <bitfield name="DATA" caption="Data" mask="0xFFFFFFFF"/>
        </register>
        <register name="DID" offset="0x120" rw="R" size="4" initval="0x09508053" caption="Device Identification">
          <bitfield name="MARKER" caption="Marker Bit" mask="0x1"/>
          <bitfield name="MANID" caption="Manufacturer ID" mask="0xFFE"/>
          <bitfield name="DEVSEL" caption="Device Select" mask="0xFF000"/>
          <bitfield name="PRODUCT" caption="Product" mask="0xFF00000"/>
          <bitfield name="REVISION" caption="Revision" mask="0xF0000000"/>
        </register>
        <register name="DAL" offset="0x124" rw="R" size="4" initval="0x00000000" caption="Debugger Access Level">
          <bitfield name="CPU0" caption="Per CPU Debugger Access Level" mask="0x3" values="DAL__CPU"/>
          <bitfield name="CPU1" caption="Per CPU Debugger Access Level" mask="0xC" values="DAL__CPU"/>
          <bitfield name="CPU2" caption="Per CPU Debugger Access Level" mask="0x30" values="DAL__CPU"/>
          <bitfield name="CPU3" caption="Per CPU Debugger Access Level" mask="0xC0" values="DAL__CPU"/>
        </register>
        <register name="ENTRY" offset="0x1000" rw="R" size="4" count="8" initval="0x00000000" caption="Coresight ROM Table Entry x">
          <bitfield name="EPRES" caption="Entry Present" mask="0x1"/>
          <bitfield name="FMT" caption="Format" mask="0x2"/>
          <bitfield name="ADDOFF" caption="Address Offset" mask="0xFFFFF000"/>
        </register>
        <register name="MEMTYPE" offset="0x1FCC" rw="R" size="4" initval="0x00000000" caption="Coresight ROM Table Memory Type">
          <bitfield name="SMEMP" caption="System Memory Present" mask="0x1"/>
        </register>
        <register name="PID4" offset="0x1FD0" rw="R" size="4" initval="0x00000000" caption="Coresight ROM Table Peripheral Identification 4">
          <bitfield name="JEPCC" caption="JEP-106 Continuation Code" mask="0xF"/>
          <bitfield name="FKBC" caption="4KB count" mask="0xF0"/>
        </register>
        <register name="PID5" offset="0x1FD4" rw="R" size="4" initval="0x00000000" caption="Coresight ROM Table Peripheral Identification 5">
        </register>
        <register name="PID6" offset="0x1FD8" rw="R" size="4" initval="0x00000000" caption="Coresight ROM Table Peripheral Identification 6">
        </register>
        <register name="PID7" offset="0x1FDC" rw="R" size="4" initval="0x00000000" caption="Coresight ROM Table Peripheral Identification 7">
        </register>
        <register name="PID0" offset="0x1FE0" rw="R" size="4" initval="0x000000D0" caption="Coresight ROM Table Peripheral Identification 0">
          <bitfield name="PARTNBL" caption="Part Number Low" mask="0xFF"/>
        </register>
        <register name="PID1" offset="0x1FE4" rw="R" size="4" initval="0x0000009C" caption="Coresight ROM Table Peripheral Identification 1">
          <bitfield name="PARTNBH" caption="Part Number High" mask="0xF"/>
          <bitfield name="JEPIDCL" caption="Low part of the JEP-106 Identity Code" mask="0xF0"/>
        </register>
        <register name="PID2" offset="0x1FE8" rw="R" size="4" initval="0x0000002A" caption="Coresight ROM Table Peripheral Identification 2">
          <bitfield name="JEPIDCH" caption="JEP-106 Identity Code High" mask="0x7"/>
          <bitfield name="JEPU" caption="JEP-106 Identity Code is used" mask="0x8"/>
          <bitfield name="REVISION" caption="Revision Number" mask="0xF0"/>
        </register>
        <register name="PID3" offset="0x1FEC" rw="R" size="4" initval="0x00000000" caption="Coresight ROM Table Peripheral Identification 3">
          <bitfield name="CUSMOD" caption="ARM CUSMOD" mask="0xF"/>
          <bitfield name="REVAND" caption="Revision Number" mask="0xF0"/>
        </register>
        <register name="CID0" offset="0x1FF0" rw="R" size="4" initval="0x0000000D" caption="Coresight ROM Table Component Identification 0">
          <bitfield name="PREAMBLEB0" caption="Preamble Byte 0" mask="0xFF"/>
        </register>
        <register name="CID1" offset="0x1FF4" rw="R" size="4" initval="0x00000010" caption="Coresight ROM Table Component Identification 1">
          <bitfield name="PREAMBLE" caption="Preamble" mask="0xF"/>
          <bitfield name="CCLASS" caption="Component Class" mask="0xF0"/>
        </register>
        <register name="CID2" offset="0x1FF8" rw="R" size="4" initval="0x00000005" caption="Coresight ROM Table Component Identification 2">
          <bitfield name="PREAMBLEB2" caption="Preamble Byte 2" mask="0xFF"/>
        </register>
        <register name="CID3" offset="0x1FFC" rw="R" size="4" initval="0x000000B1" caption="Coresight ROM Table Component Identification 3">
          <bitfield name="PREAMBLEB3" caption="Preamble Byte 3" mask="0xFF"/>
        </register>
      </register-group>
      <value-group name="CTRL__CMD">
        <value name="NOOP" caption="No operation" value="0x0"/>
        <value name="CRC32" caption="32-bit Cyclic Redundancy Code" value="0xA500"/>
        <value name="MBIST" caption="Global Memory built-in self-test" value="0xA501"/>
      </value-group>
      <value-group name="ADDR__AMOD">
        <value name="EXIT_ON_ERROR" caption="STATUSA.FAIL rises upon first error and algorithm stops (STATUSA.DONE rises)." value="0x0"/>
        <value name="PAUSE_ON_ERROR" caption="STATUSA.FAIL rises when an error is detected and algorith stops until STATUSA.FAIL is cleared. Once cleared, the algorithm is resumed going to next test step." value="0x1"/>
      </value-group>
      <value-group name="DATA__STATE">
        <value name="SET1" caption="SET1 Phase: read '0' write '1'" value="0x9"/>
        <value name="SET2" caption="SET2 Phase: read '1' write '0'" value="0xA"/>
        <value name="SET2B" caption="SET2B Phase: read '0' write '1'" value="0xB"/>
        <value name="CLEAR1" caption="CLEAR1 Phase: read '1' write '0'" value="0xC"/>
        <value name="CLEAR2" caption="CLEAR2 Phase: read '0' write '1'" value="0xD"/>
        <value name="CLEAR2B" caption="CLEAR2B Phase: read '1' write '0'" value="0xE"/>
        <value name="READ" caption="READ Phase: check memory is cleared" value="0xF"/>
      </value-group>
      <value-group name="CFG__DCCDMALEVEL">
        <value name="EMPTY" caption="Trigger x rises when DCC is read and falls when it is written" value="0"/>
        <value name="FULL" caption="Trigger x rises when DCC is written and falls when it is read" value="1"/>
      </value-group>
      <value-group name="MBFI0__AMMOD">
        <value name="ADDR" caption="Address match, fault injected when the masked master address matches with the masked bcc1.addr" value="0x0"/>
        <value name="ALWAYS" caption="Always matches, fault injected every AHB access" value="0x1"/>
      </value-group>
      <value-group name="MBFI0__FTYPE">
        <value name="STUCKAT0" caption="Stuck At 0" value="0x0"/>
        <value name="STUCKAT1" caption="Stuck At 1" value="0x1"/>
      </value-group>
      <value-group name="STATUSC__STATE">
        <value name="IDLE" caption="State Machine Ready" value="0x0"/>
        <value name="MBIST_FILL" caption="MBIST fill memory with zeroes" value="0x8"/>
        <value name="MBIST_SET1" caption="SET1 Phase: read '0' write '1'" value="0x9"/>
        <value name="MBIST_SET2" caption="SET2 Phase: read '1' write '0'" value="0xA"/>
        <value name="MBIST_SET2B" caption="SET2B Phase: read '0' write '1'" value="0xB"/>
        <value name="MBIST_CLEAR1" caption="CLEAR1 Phase: read '1' write '0'" value="0xC"/>
        <value name="MBIST_CLEAR2" caption="CLEAR2 Phase: read '0' write '1'" value="0xD"/>
        <value name="MBIST_CLEAR2B" caption="CLEAR2B Phase: read '1' write '0'" value="0xE"/>
        <value name="MBIST_READ" caption="READ Phase: check memory is cleared" value="0xF"/>
      </value-group>
      <value-group name="DAL__CPU">
        <value name="SECURED" caption="Debugger targeting CPU0 domain can only access the DSU external address space otherwise debugger access is disabled" value="0x0"/>
        <value name="NS_DEBUG" caption="Debugger can access only non-secure regions" value="0x1"/>
        <value name="FULL_DEBUG" caption="Debugger can access secure and non-secure regions" value="0x2"/>
        <value name="UNIMPLEMENTED" caption="No CPU in this slot" value="0x3"/>
      </value-group>
    </module>
    <module name="DWT" id="SYSTEM_IP" version="1.0.0" caption="Data Watchpoint and Trace">
      <register-group name="COMPARATOR" size="0x10">
        <register name="COMP" offset="0x0" rw="RW" size="4" access-size="4" caption="DWT Comparator Register n">
          <bitfield name="VALUE" caption="Cycle/PC/data value or data address" mask="0xFFFFFFFF"/>
        </register>
        <register name="FUNCTION" offset="0x8" rw="RW" size="4" access-size="4" caption="DWT Function Register x">
          <bitfield name="MATCH" caption="Match type" mask="0xF"/>
          <bitfield name="ACTION" caption="Action on match" mask="0x30"/>
          <bitfield name="DATAVSIZE" caption="Data value size" mask="0xC00"/>
          <bitfield name="MATCHED" caption="Comparator matched" mask="0x1000000"/>
          <bitfield name="ID" caption="Identify capability" mask="0xF8000000"/>
        </register>
      </register-group>
      <register-group name="DWT" caption="Data Watchpoint and Trace">
        <register name="CTRL" offset="0x0" rw="RW" size="4" access-size="4" initval="0x0B000000" caption="DWT Control Register">
          <bitfield name="CYCCNTENA" caption="CYCCNT enable" mask="0x1"/>
          <bitfield name="POSTPRESET" caption="POSTCNT preset" mask="0x1E"/>
          <bitfield name="POSTINIT" caption="POSTCNT initial" mask="0x1E0"/>
          <bitfield name="CYCTAP" caption="Cycle count tap" mask="0x200"/>
          <bitfield name="SYNCTAP" caption="Synchronization tap" mask="0xC00"/>
          <bitfield name="PCSAMPLENA" caption="PC sample enable" mask="0x1000"/>
          <bitfield name="EXCTRCENA" caption="Exception trace enable" mask="0x10000"/>
          <bitfield name="CPIEVTENA" caption="CPI event enable" mask="0x20000"/>
          <bitfield name="EXCEVTENA" caption="Exception event enable" mask="0x40000"/>
          <bitfield name="SLEEPEVTENA" caption="Sleep event enable" mask="0x80000"/>
          <bitfield name="LSUEVTENA" caption="LSU event enable" mask="0x100000"/>
          <bitfield name="FOLDEVTENA" caption="Fold event enable" mask="0x200000"/>
          <bitfield name="CYCEVTENA" caption="Cycle event enable" mask="0x400000"/>
          <bitfield name="CYCDISS" caption="Cycle counter disabled secure" mask="0x800000"/>
          <bitfield name="NOPRFCNT" caption="No profile counters" mask="0x1000000"/>
          <bitfield name="NOCYCCNT" caption="No cycle count" mask="0x2000000"/>
          <bitfield name="NOEXTTRIG" caption="No external triggers" mask="0x4000000"/>
          <bitfield name="NOTRCPKT" caption="No trace packets" mask="0x8000000"/>
          <bitfield name="NUMCOMP" caption="Number of comparators" mask="0xF0000000"/>
        </register>
        <register name="CYCCNT" offset="0x4" rw="RW" size="4" access-size="4" caption="DWT Cycle Count Register">
          <bitfield name="CYCCNT" caption="Incrementing cycle counter value" mask="0xFFFFFFFF"/>
        </register>
        <register name="CPICNT" offset="0x8" rw="RW" size="4" access-size="4" caption="DWT CPI Count Register">
          <bitfield name="CPICNT" caption="Base instruction overhead counter" mask="0xFF"/>
        </register>
        <register name="EXCCNT" offset="0xC" rw="RW" size="4" access-size="4" caption="DWT Exception Overhead Count Register">
          <bitfield name="EXCCNT" caption="Exception overhead counter" mask="0xFF"/>
        </register>
        <register name="SLEEPCNT" offset="0x10" rw="RW" size="4" access-size="4" caption="DWT Sleep Count Register">
          <bitfield name="SLEEPCNT" caption="Sleep counter" mask="0xFF"/>
        </register>
        <register name="LSUCNT" offset="0x14" rw="RW" size="4" access-size="4" caption="DWT LSU Count Register">
          <bitfield name="LSUCNT" caption="Load-store overhead counter" mask="0xFF"/>
        </register>
        <register name="FOLDCNT" offset="0x18" rw="RW" size="4" access-size="4" caption="DWT Folded Instruction Count Register">
          <bitfield name="FOLDCNT" caption="Folded instruction counter" mask="0xFF"/>
        </register>
        <register name="PCSR" offset="0x1C" rw="R" size="4" access-size="4" caption="DWT Program Counter Sample Register">
          <bitfield name="EIASAMPLE" caption="Executed instruction address sample" mask="0xFFFFFFFF"/>
        </register>
        <register-group name="COMPARATOR" name-in-module="COMPARATOR" offset="0x020" size="0x10" count="4"/>
        <register name="LAR" offset="0xFB0" rw="W" size="4" access-size="4" caption="DWT Software Lock Access Register">
          <bitfield name="KEY" caption="Lock access control" mask="0xFFFFFFFF" values="LAR__KEY"/>
        </register>
        <register name="LSR" offset="0xFB4" rw="R" size="4" access-size="4" caption="DWT Software Lock Status Register">
          <bitfield name="SLI" caption="Software Lock implemented" mask="0x1"/>
          <bitfield name="SLK" caption="Software Lock status" mask="0x2"/>
          <bitfield name="nTT" caption="Not thirty-two bit" mask="0x4"/>
        </register>
        <register name="DEVARCH" offset="0xFBC" rw="R" size="4" access-size="4" initval="0x47701A02" caption="DWT Device Architecture Register">
          <bitfield name="ARCHPART" caption="Architecture Part" mask="0xFFF"/>
          <bitfield name="ARCHVER" caption="Architecture Version" mask="0xF000"/>
          <bitfield name="REVISION" caption="Revision" mask="0xF0000"/>
          <bitfield name="PRESENT" caption="DEVARCH Present" mask="0x100000"/>
          <bitfield name="ARCHITECT" caption="Architect" mask="0xFFE00000"/>
        </register>
        <register name="DEVTYPE" offset="0xFCC" rw="R" size="4" access-size="4" initval="0x00000000" caption="DWT Device Type Register">
          <bitfield name="MAJOR" caption="Major type" mask="0xF"/>
          <bitfield name="SUB" caption="Sub-type" mask="0xF0"/>
        </register>
        <register name="PIDR4" offset="0xFD0" rw="R" size="4" access-size="4" caption="DWT Peripheral Identification Register 4">
          <bitfield name="DES_2" caption="JEP106 continuation code" mask="0xF"/>
          <bitfield name="SIZE" caption="4KB count" mask="0xF0"/>
        </register>
        <register name="PIDR5" offset="0xFD4" rw="R" size="4" access-size="4" initval="0x00000000" caption="DWT Peripheral Identification Register 5">
        </register>
        <register name="PIDR6" offset="0xFD8" rw="R" size="4" access-size="4" initval="0x00000000" caption="DWT Peripheral Identification Register 6">
        </register>
        <register name="PIDR7" offset="0xFDC" rw="R" size="4" access-size="4" initval="0x00000000" caption="DWT Peripheral Identification Register 7">
        </register>
        <register name="PIDR0" offset="0xFE0" rw="R" size="4" access-size="4" caption="DWT Peripheral Identification Register 0">
          <bitfield name="PART_0" caption="Part number bits[7:0]" mask="0xFF"/>
        </register>
        <register name="PIDR1" offset="0xFE4" rw="R" size="4" access-size="4" caption="DWT Peripheral Identification Register 1">
          <bitfield name="PART_1" caption="Part number bits[11:8]" mask="0xF"/>
          <bitfield name="DES_0" caption="JEP106 identification code bits [3:0]" mask="0xF0"/>
        </register>
        <register name="PIDR2" offset="0xFE8" rw="R" size="4" access-size="4" caption="DWT Peripheral Identification Register 2">
          <bitfield name="DES_1" caption="JEP106 identification code bits[6:4]" mask="0x7"/>
          <bitfield name="JEDEC" caption="JEDEC assignee value is used" mask="0x8"/>
          <bitfield name="REVISION" caption="Component revision" mask="0xF0"/>
        </register>
        <register name="PIDR3" offset="0xFEC" rw="R" size="4" access-size="4" caption="DWT Peripheral Identification Register 3">
          <bitfield name="CMOD" caption="Customer Modified" mask="0xF"/>
          <bitfield name="REVAND" caption="RevAnd" mask="0xF0"/>
        </register>
        <register name="CIDR0" offset="0xFF0" rw="R" size="4" access-size="4" initval="0x0000000D" caption="DWT Component Identification Register 0">
          <bitfield name="PRMBL_0" caption="CoreSight component identification preamble" mask="0xFF"/>
        </register>
        <register name="CIDR1" offset="0xFF4" rw="R" size="4" access-size="4" initval="0x00000090" caption="DWT Component Identification Register 1">
          <bitfield name="PRMBL_1" caption="CoreSight component identification preamble" mask="0xF"/>
          <bitfield name="CLASS" caption="CoreSight component class" mask="0xF0"/>
        </register>
        <register name="CIDR2" offset="0xFF8" rw="R" size="4" access-size="4" initval="0x00000005" caption="DWT Component Identification Register 2">
          <bitfield name="PRMBL_2" caption="CoreSight component identification preamble" mask="0xFF"/>
        </register>
        <register name="CIDR3" offset="0xFFC" rw="R" size="4" access-size="4" initval="0x000000B1" caption="DWT Component Identification Register 3">
          <bitfield name="PRMBL_3" caption="CoreSight component identification preamble" mask="0xFF"/>
        </register>
      </register-group>
      <value-group name="LAR__KEY">
        <value name="UNLOCK" caption="Unlock key value" value="0xC5ACCE55"/>
      </value-group>
    </module>
    <module name="EBI" id="03591" name2="emb_hsmc3_v1" version="1a0" caption="External Bus Interface">
      <register-group name="CS_X" size="0x10">
        <register name="SMC_SETUP" offset="0x0" rw="RW" size="4" access-size="4" initval="0x01010101" caption="SMC Setup Register">
          <bitfield name="NWE_SETUP" caption="NWE Setup Length" mask="0x3F"/>
          <bitfield name="NCS_WR_SETUP" caption="NCS Setup Length in WRITE Access" mask="0x3F00"/>
          <bitfield name="NRD_SETUP" caption="NRD Setup Length" mask="0x3F0000"/>
          <bitfield name="NCS_RD_SETUP" caption="NCS Setup Length in READ Access" mask="0x3F000000"/>
        </register>
        <register name="SMC_PULSE" offset="0x4" rw="RW" size="4" access-size="4" initval="0x01010101" caption="SMC Pulse Register">
          <bitfield name="NWE_PULSE" caption="NWE Pulse Length" mask="0x7F"/>
          <bitfield name="NCS_WR_PULSE" caption="NCS Pulse Length in WRITE Access" mask="0x7F00"/>
          <bitfield name="NRD_PULSE" caption="NRD Pulse Length" mask="0x7F0000"/>
          <bitfield name="NCS_RD_PULSE" caption="NCS Pulse Length in READ Access" mask="0x7F000000"/>
        </register>
        <register name="SMC_CYCLE" offset="0x8" rw="RW" size="4" access-size="4" initval="0x00030003" caption="SMC Cycle Register">
          <bitfield name="NWE_CYCLE" caption="Total Write Cycle Length" mask="0x1FF"/>
          <bitfield name="NRD_CYCLE" caption="Total Read Cycle Length" mask="0x1FF0000"/>
        </register>
        <register name="SMC_MODE" offset="0xC" rw="RW" size="4" access-size="4" initval="0x10001003" caption="SMC Mode Register">
          <bitfield name="READ_MODE" caption="Read Mode" mask="0x1"/>
          <bitfield name="WRITE_MODE" caption="Write Mode" mask="0x2"/>
          <bitfield name="EXNW_MODE" caption="NWAIT Mode" mask="0x30" values="SMC_MODE__EXNW_MODE"/>
          <bitfield name="BAT" caption="Byte Access Type" mask="0x100" values="SMC_MODE__BAT"/>
          <bitfield name="DBW" caption="Data Bus Width" mask="0x1000" values="SMC_MODE__DBW"/>
          <bitfield name="TDF_CYCLES" caption="Data Float Time" mask="0xF0000"/>
          <bitfield name="TDF_MODE" caption="TDF Optimization" mask="0x100000"/>
          <bitfield name="PMEN" caption="Page Mode Enabled" mask="0x1000000"/>
          <bitfield name="PS" caption="Page Size" mask="0x30000000" values="SMC_MODE__PS"/>
        </register>
      </register-group>
      <register-group name="EBI" caption="External Bus Interface">
        <register-group name="CS_X" name-in-module="CS_X" offset="0x00" size="0x10" count="4"/>
        <register name="SMC_WPMR" offset="0xE4" rw="RW" size="4" access-size="4" initval="0x00000000" caption="SMC Write Protection Mode Register">
          <bitfield name="WPEN" caption="Write Protect Enable" mask="0x1"/>
          <bitfield name="WPKEY" caption="Write Protection Key" mask="0xFFFFFF00" values="SMC_WPMR__WPKEY"/>
        </register>
        <register name="SMC_WPSR" offset="0xE8" rw="R" size="4" access-size="4" initval="0x00000000" caption="SMC Write Protection Status Register">
          <bitfield name="WPVS" caption="Write Protection Violation Status" mask="0x1"/>
          <bitfield name="WPVSRC" caption="Write Protection Violation Source" mask="0xFFFF00"/>
        </register>
      </register-group>
      <value-group caption="" name="SMC_MODE__EXNW_MODE">
        <value caption="Disabled-The NWAIT input signal is ignored on the corresponding chip select." name="DISABLED" value="0x0"/>
        <value caption="Frozen Mode-If asserted, the NWAIT signal freezes the current read or write cycle. After deassertion, the read/write cycle is resumed from the point where it was stopped." name="FROZEN" value="0x2"/>
        <value caption="Ready Mode-The NWAIT signal indicates the availability of the external device at the end of the pulse of the controlling read or write signal, to complete the access. If high, the access normally completes. If low, the access is extended until NWAIT returns high." name="READY" value="0x3"/>
      </value-group>
      <value-group caption="" name="SMC_MODE__BAT">
        <value caption="Byte select access type:- Write operation is controlled using NCS, NWE, NBS0, NBS1.- Read operation is controlled using NCS, NRD, NBS0, NBS1." name="BYTE_SELECT" value="0"/>
        <value caption="Byte write access type:- Write operation is controlled using NCS, NWR0, NWR1.- Read operation is controlled using NCS and NRD." name="BYTE_WRITE" value="1"/>
      </value-group>
      <value-group caption="" name="SMC_MODE__DBW">
        <value caption="8-bit Data Bus" name="_8_BIT" value="0"/>
        <value caption="16-bit Data Bus" name="_16_BIT" value="1"/>
      </value-group>
      <value-group caption="" name="SMC_MODE__PS">
        <value caption="4-byte page" name="_4_BYTE" value="0x0"/>
        <value caption="8-byte page" name="_8_BYTE" value="0x1"/>
        <value caption="16-byte page" name="_16_BYTE" value="0x2"/>
        <value caption="32-byte page" name="_32_BYTE" value="0x3"/>
      </value-group>
      <value-group caption="" name="SMC_WPMR__WPKEY">
        <value caption="Writing any other value in this field aborts the write operation of the WPEN bit. Always reads as 0." name="PASSWD" value="0x534D43"/>
      </value-group>
    </module>
    <module name="EIC" id="03706" name2="int_eic_u2804_v1" version="1b0" caption="External Interrupt Controller">
      <register-group name="EIC" caption="External Interrupt Controller">
        <register name="CTRLA" offset="0x0" rw="RW" size="1" initval="0x00" caption="Control A">
          <bitfield name="SWRST" caption="Software Reset" mask="0x1"/>
          <bitfield name="ENABLE" caption="Enable" mask="0x2"/>
          <bitfield name="CKSEL" caption="Clock Selection" mask="0x10" values="EIC_CTRLA__CKSEL"/>
        </register>
        <register name="NMICTRL" offset="0x1" rw="RW" size="1" initval="0x00" caption="Non-Maskable Interrupt Control">
          <bitfield name="NMISENSE" caption="Non-Maskable Interrupt Sense Configuration" mask="0x7" values="EIC_NMICTRL__NMISENSE"/>
          <bitfield name="NMIFILTEN" caption="Non-Maskable Interrupt Filter Enable" mask="0x8"/>
          <bitfield name="NMIASYNCH" caption="Asynchronous Edge Detection Mode" mask="0x10" values="EIC_NMICTRL__NMIASYNCH"/>
        </register>
        <register name="NMIFLAG" offset="0x2" rw="RW" size="2" atomic-op="clear:NMIFLAG" initval="0x0000" caption="Non-Maskable Interrupt Flag Status and Clear">
          <bitfield name="NMI" caption="Non-Maskable Interrupt" mask="0x1"/>
        </register>
        <register name="SYNCBUSY" offset="0x4" rw="R" size="4" initval="0x00000000" caption="Synchronization Busy">
          <bitfield name="SWRST" caption="Software Reset Synchronization Busy Status" mask="0x1"/>
          <bitfield name="ENABLE" caption="Enable Synchronization Busy Status" mask="0x2"/>
        </register>
        <register name="EVCTRL" offset="0x8" rw="RW" size="4" initval="0x00000000" caption="Event Control">
          <bitfield name="EXTINTEO" caption="External Interrupt Event Output Enable" mask="0xFFFF"/>
        </register>
        <register name="INTENCLR" offset="0xC" rw="RW" size="4" atomic-op="clear:INTENCLR" initval="0x00000000" caption="Interrupt Enable Clear">
          <bitfield name="EXTINT" caption="External Interrupt Enable" mask="0xFFFF"/>
        </register>
        <register name="INTENSET" offset="0x10" rw="RW" size="4" atomic-op="set:INTENSET" initval="0x00000000" caption="Interrupt Enable Set">
          <bitfield name="EXTINT" caption="External Interrupt Enable" mask="0xFFFF"/>
        </register>
        <register name="INTFLAG" offset="0x14" rw="RW" size="4" atomic-op="clear:INTFLAG" initval="0x00000000" caption="Interrupt Flag Status and Clear">
          <bitfield name="EXTINT" caption="External Interrupt" mask="0xFFFF"/>
        </register>
        <register name="ASYNCH" offset="0x18" rw="RW" size="4" initval="0x00000000" caption="External Interrupt Asynchronous Mode">
          <bitfield name="ASYNCH" caption="Asynchronous Edge Detection Mode" mask="0xFFFF" values="EIC_ASYNCH__ASYNCH"/>
        </register>
        <register name="CONFIG0" offset="0x1C" rw="RW" size="4" initval="0x00000000" caption="External Interrupt Sense Configuration">
          <bitfield name="SENSE0" caption="Input Sense Configuration 0" mask="0x7" values="EIC_CONFIG__SENSE"/>
          <bitfield name="FILTEN0" caption="Filter Enable 0" mask="0x8"/>
          <bitfield name="SENSE1" caption="Input Sense Configuration 1" mask="0x70" values="EIC_CONFIG__SENSE"/>
          <bitfield name="FILTEN1" caption="Filter Enable 1" mask="0x80"/>
          <bitfield name="SENSE2" caption="Input Sense Configuration 2" mask="0x700" values="EIC_CONFIG__SENSE"/>
          <bitfield name="FILTEN2" caption="Filter Enable 2" mask="0x800"/>
          <bitfield name="SENSE3" caption="Input Sense Configuration 3" mask="0x7000" values="EIC_CONFIG__SENSE"/>
          <bitfield name="FILTEN3" caption="Filter Enable 3" mask="0x8000"/>
          <bitfield name="SENSE4" caption="Input Sense Configuration 4" mask="0x70000" values="EIC_CONFIG__SENSE"/>
          <bitfield name="FILTEN4" caption="Filter Enable 4" mask="0x80000"/>
          <bitfield name="SENSE5" caption="Input Sense Configuration 5" mask="0x700000" values="EIC_CONFIG__SENSE"/>
          <bitfield name="FILTEN5" caption="Filter Enable 5" mask="0x800000"/>
          <bitfield name="SENSE6" caption="Input Sense Configuration 6" mask="0x7000000" values="EIC_CONFIG__SENSE"/>
          <bitfield name="FILTEN6" caption="Filter Enable 6" mask="0x8000000"/>
          <bitfield name="SENSE7" caption="Input Sense Configuration 7" mask="0x70000000" values="EIC_CONFIG__SENSE"/>
          <bitfield name="FILTEN7" caption="Filter Enable 7" mask="0x80000000"/>
        </register>
        <register name="CONFIG1" offset="0x20" rw="RW" size="4" initval="0x00000000" caption="External Interrupt Sense Configuration">
          <bitfield name="SENSE8" caption="Input Sense Configuration 8" mask="0x7" values="EIC_CONFIG__SENSE"/>
          <bitfield name="FILTEN8" caption="Filter Enable 8" mask="0x8"/>
          <bitfield name="SENSE9" caption="Input Sense Configuration 9" mask="0x70" values="EIC_CONFIG__SENSE"/>
          <bitfield name="FILTEN9" caption="Filter Enable 9" mask="0x80"/>
          <bitfield name="SENSE10" caption="Input Sense Configuration 10" mask="0x700" values="EIC_CONFIG__SENSE"/>
          <bitfield name="FILTEN10" caption="Filter Enable 10" mask="0x800"/>
          <bitfield name="SENSE11" caption="Input Sense Configuration 11" mask="0x7000" values="EIC_CONFIG__SENSE"/>
          <bitfield name="FILTEN11" caption="Filter Enable 11" mask="0x8000"/>
          <bitfield name="SENSE12" caption="Input Sense Configuration 12" mask="0x70000" values="EIC_CONFIG__SENSE"/>
          <bitfield name="FILTEN12" caption="Filter Enable 12" mask="0x80000"/>
          <bitfield name="SENSE13" caption="Input Sense Configuration 13" mask="0x700000" values="EIC_CONFIG__SENSE"/>
          <bitfield name="FILTEN13" caption="Filter Enable 13" mask="0x800000"/>
          <bitfield name="SENSE14" caption="Input Sense Configuration 14" mask="0x7000000" values="EIC_CONFIG__SENSE"/>
          <bitfield name="FILTEN14" caption="Filter Enable 14" mask="0x8000000"/>
          <bitfield name="SENSE15" caption="Input Sense Configuration 15" mask="0x70000000" values="EIC_CONFIG__SENSE"/>
          <bitfield name="FILTEN15" caption="Filter Enable 15" mask="0x80000000"/>
        </register>
        <register name="DEBOUNCEN" offset="0x30" rw="RW" size="4" initval="0x00000000" caption="Debouncer Enable">
          <bitfield name="DEBOUNCEN" caption="Debouncer Enable" mask="0xFFFF"/>
        </register>
        <register name="DPRESCALER" offset="0x34" rw="RW" size="4" initval="0x00000000" caption="Debouncer Prescaler">
          <bitfield name="PRESCALER0" caption="Debouncer Prescaler" mask="0x7" values="EIC_DPRESCALER__PRESCALER0"/>
          <bitfield name="STATES0" caption="Debouncer number of states" mask="0x8" values="EIC_DPRESCALER__STATES0"/>
          <bitfield name="PRESCALER1" caption="Debouncer Prescaler" mask="0x70" values="EIC_DPRESCALER__PRESCALER1"/>
          <bitfield name="STATES1" caption="Debouncer number of states" mask="0x80" values="EIC_DPRESCALER__STATES1"/>
          <bitfield name="TICKON" caption="Pin Sampler frequency selection" mask="0x10000" values="EIC_DPRESCALER__TICKON"/>
        </register>
        <register name="PINSTATE" offset="0x38" rw="R" size="4" initval="0x00000000" caption="Pin State">
          <bitfield name="PINSTATE" caption="Pin State" mask="0xFFFF"/>
        </register>
      </register-group>
      <value-group name="EIC_CTRLA__CKSEL">
        <value name="CLK_GCLK" caption="Clocked by GCLK" value="0"/>
        <value name="CLK_ULP32K" caption="Clocked by ULP32K" value="1"/>
      </value-group>
      <value-group name="EIC_NMICTRL__NMISENSE">
        <value name="NONE" caption="No detection" value="0"/>
        <value name="RISE" caption="Rising-edge detection" value="1"/>
        <value name="FALL" caption="Falling-edge detection" value="2"/>
        <value name="BOTH" caption="Both-edges detection" value="3"/>
        <value name="HIGH" caption="High-level detection" value="4"/>
        <value name="LOW" caption="Low-level detection" value="5"/>
      </value-group>
      <value-group name="EIC_NMICTRL__NMIASYNCH">
        <value name="SYNC" caption="Edge detection is clock synchronously operated" value="0"/>
        <value name="ASYNC" caption="Edge detection is clock asynchronously operated" value="1"/>
      </value-group>
      <value-group name="EIC_ASYNCH__ASYNCH">
        <value name="SYNC" caption="Edge detection is clock synchronously operated" value="0"/>
        <value name="ASYNC" caption="Edge detection is clock asynchronously operated" value="1"/>
      </value-group>
      <value-group name="EIC_CONFIG__SENSE">
        <value name="NONE" caption="No detection" value="0"/>
        <value name="RISE" caption="Rising edge detection" value="1"/>
        <value name="FALL" caption="Falling edge detection" value="2"/>
        <value name="BOTH" caption="Both edges detection" value="3"/>
        <value name="HIGH" caption="High level detection" value="4"/>
        <value name="LOW" caption="Low level detection" value="5"/>
      </value-group>
      <value-group name="EIC_DPRESCALER__PRESCALER0">
        <value name="DIV2" caption="EIC clock divided by 2" value="0"/>
        <value name="DIV4" caption="EIC clock divided by 4" value="1"/>
        <value name="DIV8" caption="EIC clock divided by 8" value="2"/>
        <value name="DIV16" caption="EIC clock divided by 16" value="3"/>
        <value name="DIV32" caption="EIC clock divided by 32" value="4"/>
        <value name="DIV64" caption="EIC clock divided by 64" value="5"/>
        <value name="DIV128" caption="EIC clock divided by 128" value="6"/>
        <value name="DIV256" caption="EIC clock divided by 256" value="7"/>
      </value-group>
      <value-group name="EIC_DPRESCALER__STATES0">
        <value name="LFREQ3" caption="3 low frequency samples" value="0"/>
        <value name="LFREQ7" caption="7 low frequency samples" value="1"/>
      </value-group>
      <value-group name="EIC_DPRESCALER__PRESCALER1">
        <value name="DIV2" caption="EIC clock divided by 2" value="0"/>
        <value name="DIV4" caption="EIC clock divided by 4" value="1"/>
        <value name="DIV8" caption="EIC clock divided by 8" value="2"/>
        <value name="DIV16" caption="EIC clock divided by 16" value="3"/>
        <value name="DIV32" caption="EIC clock divided by 32" value="4"/>
        <value name="DIV64" caption="EIC clock divided by 64" value="5"/>
        <value name="DIV128" caption="EIC clock divided by 128" value="6"/>
        <value name="DIV256" caption="EIC clock divided by 256" value="7"/>
      </value-group>
      <value-group name="EIC_DPRESCALER__STATES1">
        <value name="LFREQ3" caption="3 low frequency samples" value="0"/>
        <value name="LFREQ7" caption="7 low frequency samples" value="1"/>
      </value-group>
      <value-group name="EIC_DPRESCALER__TICKON">
        <value name="CLK_GCLK_EIC" caption="Clocked by GCLK" value="0"/>
        <value name="CLK_LFREQ" caption="Clocked by Low Frequency Clock" value="1"/>
      </value-group>
      <value-group name="CONFIG__SENSE1">
        <value name="NONE" caption="No detection" value="0"/>
        <value name="RISE" caption="Rising edge detection" value="1"/>
        <value name="FALL" caption="Falling edge detection" value="2"/>
        <value name="BOTH" caption="Both edges detection" value="3"/>
        <value name="HIGH" caption="High level detection" value="4"/>
        <value name="LOW" caption="Low level detection" value="5"/>
      </value-group>
      <value-group name="CONFIG__SENSE2">
        <value name="NONE" caption="No detection" value="0"/>
        <value name="RISE" caption="Rising edge detection" value="1"/>
        <value name="FALL" caption="Falling edge detection" value="2"/>
        <value name="BOTH" caption="Both edges detection" value="3"/>
        <value name="HIGH" caption="High level detection" value="4"/>
        <value name="LOW" caption="Low level detection" value="5"/>
      </value-group>
      <value-group name="CONFIG__SENSE3">
        <value name="NONE" caption="No detection" value="0"/>
        <value name="RISE" caption="Rising edge detection" value="1"/>
        <value name="FALL" caption="Falling edge detection" value="2"/>
        <value name="BOTH" caption="Both edges detection" value="3"/>
        <value name="HIGH" caption="High level detection" value="4"/>
        <value name="LOW" caption="Low level detection" value="5"/>
      </value-group>
      <value-group name="CONFIG__SENSE4">
        <value name="NONE" caption="No detection" value="0"/>
        <value name="RISE" caption="Rising edge detection" value="1"/>
        <value name="FALL" caption="Falling edge detection" value="2"/>
        <value name="BOTH" caption="Both edges detection" value="3"/>
        <value name="HIGH" caption="High level detection" value="4"/>
        <value name="LOW" caption="Low level detection" value="5"/>
      </value-group>
      <value-group name="CONFIG__SENSE5">
        <value name="NONE" caption="No detection" value="0"/>
        <value name="RISE" caption="Rising edge detection" value="1"/>
        <value name="FALL" caption="Falling edge detection" value="2"/>
        <value name="BOTH" caption="Both edges detection" value="3"/>
        <value name="HIGH" caption="High level detection" value="4"/>
        <value name="LOW" caption="Low level detection" value="5"/>
      </value-group>
      <value-group name="CONFIG__SENSE6">
        <value name="NONE" caption="No detection" value="0"/>
        <value name="RISE" caption="Rising edge detection" value="1"/>
        <value name="FALL" caption="Falling edge detection" value="2"/>
        <value name="BOTH" caption="Both edges detection" value="3"/>
        <value name="HIGH" caption="High level detection" value="4"/>
        <value name="LOW" caption="Low level detection" value="5"/>
      </value-group>
      <value-group name="CONFIG__SENSE7">
        <value name="NONE" caption="No detection" value="0"/>
        <value name="RISE" caption="Rising edge detection" value="1"/>
        <value name="FALL" caption="Falling edge detection" value="2"/>
        <value name="BOTH" caption="Both edges detection" value="3"/>
        <value name="HIGH" caption="High level detection" value="4"/>
        <value name="LOW" caption="Low level detection" value="5"/>
      </value-group>
    </module>
    <module name="EVSYS" id="03601" name2="ptg_evsys_u2504_v2" version="2b0" caption="Event System Interface">
      <register-group name="CHANNEL" size="0x8">
        <register name="CHANNEL" offset="0x0" rw="RW" size="4" initval="0x00008000" caption="Channel n Control">
          <bitfield name="EVGEN" caption="Event Generator Selection" mask="0x7F"/>
          <bitfield name="PATH" caption="Path Selection" mask="0x300" values="EVSYS_CHANNEL__PATH"/>
          <bitfield name="EDGSEL" caption="Edge Detection Selection" mask="0xC00" values="EVSYS_CHANNEL__EDGSEL"/>
          <bitfield name="RUNSTDBY" caption="Run in standby" mask="0x4000"/>
          <bitfield name="ONDEMAND" caption="Generic Clock On Demand" mask="0x8000"/>
        </register>
        <register name="CHINTENCLR" offset="0x4" rw="RW" size="1" atomic-op="clear:CHINTENCLR" initval="0x00" caption="Channel n Interrupt Enable Clear">
          <bitfield name="OVR" caption="Channel Overrun Interrupt Disable" mask="0x1"/>
          <bitfield name="EVD" caption="Channel Event Detected Interrupt Disable" mask="0x2"/>
        </register>
        <register name="CHINTENSET" offset="0x5" rw="RW" size="1" atomic-op="set:CHINTENSET" initval="0x00" caption="Channel n Interrupt Enable Set">
          <bitfield name="OVR" caption="Channel Overrun Interrupt Enable" mask="0x1"/>
          <bitfield name="EVD" caption="Channel Event Detected Interrupt Enable" mask="0x2"/>
        </register>
        <register name="CHINTFLAG" offset="0x6" rw="RW" size="1" atomic-op="clear:CHINTFLAG" initval="0x00" caption="Channel n Interrupt Flag Status and Clear">
          <bitfield name="OVR" caption="Channel Overrun" mask="0x1"/>
          <bitfield name="EVD" caption="Channel Event Detected" mask="0x2"/>
        </register>
        <register name="CHSTATUS" offset="0x7" rw="R" size="1" initval="0x01" caption="Channel n Status">
          <bitfield name="RDYUSR" caption="Ready User" mask="0x1"/>
          <bitfield name="BUSYCH" caption="Busy Channel" mask="0x2"/>
        </register>
      </register-group>
      <register-group name="EVSYS" caption="Event System Interface">
        <register name="CTRLA" offset="0x0" rw="W" size="1" initval="0x00" caption="Control">
          <bitfield name="SWRST" caption="Software Reset" mask="0x1"/>
        </register>
        <register name="SWEVT" offset="0x4" rw="W" size="4" initval="0x00000000" caption="Software Event">
          <bitfield name="CHANNEL0" caption="Channel 0 Software Selection" mask="0x1"/>
          <bitfield name="CHANNEL1" caption="Channel 1 Software Selection" mask="0x2"/>
          <bitfield name="CHANNEL2" caption="Channel 2 Software Selection" mask="0x4"/>
          <bitfield name="CHANNEL3" caption="Channel 3 Software Selection" mask="0x8"/>
          <bitfield name="CHANNEL4" caption="Channel 4 Software Selection" mask="0x10"/>
          <bitfield name="CHANNEL5" caption="Channel 5 Software Selection" mask="0x20"/>
          <bitfield name="CHANNEL6" caption="Channel 6 Software Selection" mask="0x40"/>
          <bitfield name="CHANNEL7" caption="Channel 7 Software Selection" mask="0x80"/>
          <bitfield name="CHANNEL8" caption="Channel 8 Software Selection" mask="0x100"/>
          <bitfield name="CHANNEL9" caption="Channel 9 Software Selection" mask="0x200"/>
          <bitfield name="CHANNEL10" caption="Channel 10 Software Selection" mask="0x400"/>
          <bitfield name="CHANNEL11" caption="Channel 11 Software Selection" mask="0x800"/>
          <bitfield name="CHANNEL12" caption="Channel 12 Software Selection" mask="0x1000"/>
          <bitfield name="CHANNEL13" caption="Channel 13 Software Selection" mask="0x2000"/>
          <bitfield name="CHANNEL14" caption="Channel 14 Software Selection" mask="0x4000"/>
          <bitfield name="CHANNEL15" caption="Channel 15 Software Selection" mask="0x8000"/>
          <bitfield name="CHANNEL16" caption="Channel 16 Software Selection" mask="0x10000"/>
          <bitfield name="CHANNEL17" caption="Channel 17 Software Selection" mask="0x20000"/>
          <bitfield name="CHANNEL18" caption="Channel 18 Software Selection" mask="0x40000"/>
          <bitfield name="CHANNEL19" caption="Channel 19 Software Selection" mask="0x80000"/>
          <bitfield name="CHANNEL20" caption="Channel 20 Software Selection" mask="0x100000"/>
          <bitfield name="CHANNEL21" caption="Channel 21 Software Selection" mask="0x200000"/>
          <bitfield name="CHANNEL22" caption="Channel 22 Software Selection" mask="0x400000"/>
          <bitfield name="CHANNEL23" caption="Channel 23 Software Selection" mask="0x800000"/>
          <bitfield name="CHANNEL24" caption="Channel 24 Software Selection" mask="0x1000000"/>
          <bitfield name="CHANNEL25" caption="Channel 25 Software Selection" mask="0x2000000"/>
          <bitfield name="CHANNEL26" caption="Channel 26 Software Selection" mask="0x4000000"/>
          <bitfield name="CHANNEL27" caption="Channel 27 Software Selection" mask="0x8000000"/>
          <bitfield name="CHANNEL28" caption="Channel 28 Software Selection" mask="0x10000000"/>
          <bitfield name="CHANNEL29" caption="Channel 29 Software Selection" mask="0x20000000"/>
          <bitfield name="CHANNEL30" caption="Channel 30 Software Selection" mask="0x40000000"/>
          <bitfield name="CHANNEL31" caption="Channel 31 Software Selection" mask="0x80000000"/>
        </register>
        <register name="PRICTRL" offset="0x8" rw="RW" size="1" initval="0x00" caption="Priority Control">
          <bitfield name="PRI" caption="Channel Priority Number" mask="0xF"/>
          <bitfield name="RREN" caption="Round-Robin Scheduling Enable" mask="0x80"/>
        </register>
        <register name="INTPEND" offset="0x10" rw="RW" size="2" initval="0x4000" caption="Channel Pending Interrupt">
          <bitfield name="ID" caption="Channel ID" mask="0xF"/>
          <bitfield name="OVR" caption="Channel Overrun" mask="0x100"/>
          <bitfield name="EVD" caption="Channel Event Detected" mask="0x200"/>
          <bitfield name="READY" caption="Ready" mask="0x4000"/>
          <bitfield name="BUSY" caption="Busy" mask="0x8000"/>
        </register>
        <register name="INTSTATUS" offset="0x14" rw="R" size="4" initval="0x00000000" caption="Interrupt Status">
          <bitfield name="CHINT0" caption="Channel 0 Pending Interrupt" mask="0x1"/>
          <bitfield name="CHINT1" caption="Channel 1 Pending Interrupt" mask="0x2"/>
          <bitfield name="CHINT2" caption="Channel 2 Pending Interrupt" mask="0x4"/>
          <bitfield name="CHINT3" caption="Channel 3 Pending Interrupt" mask="0x8"/>
          <bitfield name="CHINT4" caption="Channel 4 Pending Interrupt" mask="0x10"/>
          <bitfield name="CHINT5" caption="Channel 5 Pending Interrupt" mask="0x20"/>
          <bitfield name="CHINT6" caption="Channel 6 Pending Interrupt" mask="0x40"/>
          <bitfield name="CHINT7" caption="Channel 7 Pending Interrupt" mask="0x80"/>
          <bitfield name="CHINT8" caption="Channel 8 Pending Interrupt" mask="0x100"/>
          <bitfield name="CHINT9" caption="Channel 9 Pending Interrupt" mask="0x200"/>
          <bitfield name="CHINT10" caption="Channel 10 Pending Interrupt" mask="0x400"/>
          <bitfield name="CHINT11" caption="Channel 11 Pending Interrupt" mask="0x800"/>
        </register>
        <register name="BUSYCH" offset="0x18" rw="R" size="4" initval="0x00000000" caption="Busy Channels">
          <bitfield name="BUSYCH0" caption="Busy Channel 0" mask="0x1"/>
          <bitfield name="BUSYCH1" caption="Busy Channel 1" mask="0x2"/>
          <bitfield name="BUSYCH2" caption="Busy Channel 2" mask="0x4"/>
          <bitfield name="BUSYCH3" caption="Busy Channel 3" mask="0x8"/>
          <bitfield name="BUSYCH4" caption="Busy Channel 4" mask="0x10"/>
          <bitfield name="BUSYCH5" caption="Busy Channel 5" mask="0x20"/>
          <bitfield name="BUSYCH6" caption="Busy Channel 6" mask="0x40"/>
          <bitfield name="BUSYCH7" caption="Busy Channel 7" mask="0x80"/>
          <bitfield name="BUSYCH8" caption="Busy Channel 8" mask="0x100"/>
          <bitfield name="BUSYCH9" caption="Busy Channel 9" mask="0x200"/>
          <bitfield name="BUSYCH10" caption="Busy Channel 10" mask="0x400"/>
          <bitfield name="BUSYCH11" caption="Busy Channel 11" mask="0x800"/>
        </register>
        <register name="READYUSR" offset="0x1C" rw="R" size="4" initval="0xFFFFFFFF" caption="Ready Users">
          <bitfield name="READYUSR0" caption="Ready User for Channel 0" mask="0x1"/>
          <bitfield name="READYUSR1" caption="Ready User for Channel 1" mask="0x2"/>
          <bitfield name="READYUSR2" caption="Ready User for Channel 2" mask="0x4"/>
          <bitfield name="READYUSR3" caption="Ready User for Channel 3" mask="0x8"/>
          <bitfield name="READYUSR4" caption="Ready User for Channel 4" mask="0x10"/>
          <bitfield name="READYUSR5" caption="Ready User for Channel 5" mask="0x20"/>
          <bitfield name="READYUSR6" caption="Ready User for Channel 6" mask="0x40"/>
          <bitfield name="READYUSR7" caption="Ready User for Channel 7" mask="0x80"/>
          <bitfield name="READYUSR8" caption="Ready User for Channel 8" mask="0x100"/>
          <bitfield name="READYUSR9" caption="Ready User for Channel 9" mask="0x200"/>
          <bitfield name="READYUSR10" caption="Ready User for Channel 10" mask="0x400"/>
          <bitfield name="READYUSR11" caption="Ready User for Channel 11" mask="0x800"/>
        </register>
        <register-group name="CHANNEL" name-in-module="CHANNEL" offset="0x020" size="0x8" count="32"/>
        <register name="USER" offset="0x120" rw="RW" size="1" count="104" initval="0x00" caption="User Multiplexer n">
          <bitfield name="CHANNEL" caption="Channel Event Selection" mask="0x3F"/>
        </register>
      </register-group>
      <value-group name="EVSYS_CHANNEL__PATH">
        <value name="ASYNCHRONOUS" caption="Asynchronous path" value="0x0"/>
        <value name="RESYNCHRONIZED" caption="Resynchronized path" value="0x1"/>
      </value-group>
      <value-group name="EVSYS_CHANNEL__EDGSEL">
        <value name="NO_EVT_OUTPUT" caption="No event output when using the resynchronized or synchronous path" value="0"/>
        <value name="RISING_EDGE" caption="Event detection only on the rising edge of the signal from the event generator when using the resynchronized or synchronous path" value="1"/>
        <value name="FALLING_EDGE" caption="Event detection only on the falling edge of the signal from the event generator when using the resynchronized or synchronous path" value="2"/>
        <value name="BOTH_EDGES" caption="Event detection on rising and falling edges of the signal from the event generator when using the resynchronized or synchronous path" value="3"/>
      </value-group>
    </module>
    <module name="FCR" id="03438" name2="pfm_ctrlr_apb_v1" version="1b0" caption="Flash Read Controller (FCR)">
      <register-group name="FCR" caption="Flash Read Controller (FCR)">
        <register name="CTRLA" offset="0x0" rw="RW" size="4" initval="0x00008000" caption="Control A Register">
          <bitfield name="ARB" caption="AHB Arbitration scheme" mask="0x4"/>
          <bitfield name="FWS" caption="Flash Access Time Defined in terms of AHB Clock Wait States" mask="0xF00"/>
          <bitfield name="ADRWS" caption="Address Wait State Enable" mask="0x4000"/>
          <bitfield name="AUTOWS" caption="Automatic Wait State Enable." mask="0x8000"/>
          <bitfield name="RDBUFWS" caption="Data returned from the Read Buffer match the Flash Wait States" mask="0xF0000"/>
        </register>
        <register name="CTRLB" offset="0x4" rw="RW" size="4" initval="0x00000000" caption="Control B Register">
          <bitfield name="PRM" caption="Set NVM Power Reduction Mode" mask="0x1"/>
          <bitfield name="TEMP" caption="NVM Operating Temperature Read Mode" mask="0x2"/>
          <bitfield name="SLP" caption="NVM Power Reduction Mode selection during System Standby Sleep" mask="0x300"/>
        </register>
        <register name="INTENCLR" offset="0x8" rw="RW" size="4" atomic-op="clear:INTENCLR" initval="0x00000000" caption="Interrupt Enable Clear Register">
          <bitfield name="SERR" caption="Flash SEC Interrupt Clear Enable" mask="0x1"/>
          <bitfield name="DERR" caption="ECC Double Error Detected Clear Enable" mask="0x2"/>
          <bitfield name="CRCDONE" caption="CRC Calculation Done Clear Enable" mask="0x100"/>
          <bitfield name="CRCERR" caption="CRC Error Clear Enable" mask="0x200"/>
          <bitfield name="FLTCAP" caption="ECC Fault Capture Clear Enable" mask="0x10000"/>
        </register>
        <register name="INTENSET" offset="0xC" rw="RW" size="4" atomic-op="set:INTENSET" initval="0x00000000" caption="Interrupt Enable SET Register">
          <bitfield name="SERR" caption="Flash Single Error Corrected Set Enable" mask="0x1"/>
          <bitfield name="DERR" caption="ECC Double Error Detected Set Enable" mask="0x2"/>
          <bitfield name="CRCDONE" caption="CRC Calculation Done Set Enable" mask="0x100"/>
          <bitfield name="CRCERR" caption="CRC Error Interrupt Set Enable" mask="0x200"/>
          <bitfield name="FLTCAP" caption="ECC Fault Capture Interrupt Set Enable" mask="0x10000"/>
        </register>
        <register name="INTFLAG" offset="0x10" rw="RW" size="4" atomic-op="clear:INTFLAG" initval="0x00000000" caption="Interrupt Flag Register">
          <bitfield name="SERR" caption="Flash Single Error Corrected Flag" mask="0x1"/>
          <bitfield name="DERR" caption="ECC Double Error Detected Flag" mask="0x2"/>
          <bitfield name="CRCDONE" caption="CRC Calculation Done Flag" mask="0x100"/>
          <bitfield name="CRCERR" caption="CRC Error Flag" mask="0x200"/>
          <bitfield name="FLTCAP" caption="ECC Fault Capture Flag" mask="0x10000"/>
        </register>
        <register name="STATUS" offset="0x14" rw="R" size="4" initval="0x00000000" caption="NVM Status Register">
          <bitfield name="PRM" caption="NVM Power Reduction Mode Status" mask="0x1"/>
          <bitfield name="TEMP" caption="NVM Operating Temperature Read Mode Status" mask="0x2"/>
        </register>
        <register name="DBGCTRL" offset="0x18" rw="RW" size="4" initval="0x00000000" caption="Debug Control Register">
          <bitfield name="CRCRUN" caption="CRC Debug Run" mask="0x1"/>
          <bitfield name="DBGECC" caption="Debug ECC Mode" mask="0x6"/>
        </register>
        <register name="ECCCTRL" offset="0x1C" rw="RW" size="4" initval="0x00000040" caption="ECC Control Register">
          <bitfield name="ECCCTL" caption="NVM ECC Mode Control- restricts one or more NVMOPs" mask="0x30"/>
          <bitfield name="ECCUNLCK" caption="NVM ECC Mode Control Unlock" mask="0x40"/>
          <bitfield name="SECCNT" caption="Flash SEC Count" mask="0xFF00"/>
        </register>
        <register name="CRCCTRL" offset="0x20" rw="RW" size="4" initval="0x00000000" caption="CRC Control Register">
          <bitfield name="CRCRST" caption="CRC Reset" mask="0x1"/>
          <bitfield name="CRCEN" caption="Start CRC Calculation" mask="0x2"/>
          <bitfield name="RUNSTDBY" caption="CRC Run in Standby" mask="0x20"/>
          <bitfield name="PLEN32" caption="Polynomial Length Select" mask="0x1000"/>
          <bitfield name="AUTOR" caption="CRC Auto Repeat" mask="0x2000"/>
          <bitfield name="ROUT" caption="CRC Reflected Output" mask="0x4000"/>
          <bitfield name="RIN" caption="CRC Reflected Input" mask="0x8000"/>
          <bitfield name="PERIOD" caption="Read Period in GCLK counts" mask="0xFFFF0000"/>
        </register>
        <register name="CRCPAUSE" offset="0x24" rw="RW" size="4" initval="0x00000000" caption="CRC PAUSE Register">
          <bitfield name="PAUSE" caption="CRC Pause" mask="0x1"/>
        </register>
        <register name="CRCMADR" offset="0x28" rw="RW" size="4" initval="0x00000000" caption="CRC Message Address Register">
          <bitfield name="CRCMADR" caption="Message Start Address in Flash" mask="0xFFFFFFF"/>
        </register>
        <register name="CRCMLEN" offset="0x2C" rw="RW" size="4" initval="0x00000000" caption="CRC Message Length Register">
          <bitfield name="CRCMLEN" caption="Message Length in Bytes" mask="0xFFFFFF"/>
        </register>
        <register name="CRCIV" offset="0x30" rw="RW" size="4" initval="0x00000000" caption="CRC Initial Value Register">
          <bitfield name="CRCIV" caption="CRC Initial Value" mask="0xFFFFFFFF"/>
        </register>
        <register name="CRCACC" offset="0x34" rw="R" size="4" initval="0x00000000" caption="CRC Accumulator Register">
          <bitfield name="CRCACC" caption="CRC Accumulator Result" mask="0xFFFFFFFF"/>
        </register>
        <register name="CRCPOLY" offset="0x38" rw="RW" size="4" initval="0x00000001" caption="CRC Polynomial Register">
          <bitfield name="CRCPOLY" caption="CRC Polynomial Coefficients for LFSR" mask="0xFFFFFFFF"/>
        </register>
        <register name="CRCFXOR" offset="0x3C" rw="RW" size="4" initval="0x00000000" caption="CRC Final XOR Register">
          <bitfield name="CRCFXOR" caption="CRC Final XOR" mask="0xFFFFFFFF"/>
        </register>
        <register name="CRCSUM" offset="0x40" rw="RW" size="4" initval="0x00000000" caption="CRC Checksum Register">
          <bitfield name="CRCSUM" caption="CRC Checksum" mask="0xFFFFFFFF"/>
        </register>
        <register name="FFLTCTRL" offset="0x44" rw="RW" size="4" initval="0x00000000" caption="Flash ECC Fault Control Register">
          <bitfield name="FLTRST" caption="Fault Reset" mask="0x1"/>
          <bitfield name="FLTEN" caption="ECC Fault Enable bit" mask="0x2"/>
          <bitfield name="CTLFLT" caption="ECC/Parity Control Fault bits" mask="0x700"/>
          <bitfield name="FLTMD" caption="Fault Mode Control" mask="0x7000"/>
        </register>
        <register name="FFLTPTR" offset="0x48" rw="RW" size="4" initval="0x00000000" caption="Flash ECC Fault Pointer Register">
          <bitfield name="FLT1PTR" caption="Fault 1 Injection Pointer" mask="0x1FF"/>
          <bitfield name="FLT2PTR" caption="Fault 2 Injection Pointer" mask="0x1FF0000"/>
        </register>
        <register name="FFLTADR" offset="0x4C" rw="RW" size="4" initval="0x00000000" caption="Flash Fault Address Register">
          <bitfield name="FLTADR" caption="Fault Inject Mode - Physical Address" mask="0xFFFFFFF"/>
        </register>
        <register name="FFLTCAP" offset="0x50" rw="R" size="4" initval="0x00000000" caption="Flash Fault Capture Address Register">
          <bitfield name="FLTADR" caption="Fault capture Mode - Physical Address" mask="0xFFFFFFF"/>
        </register>
        <register name="FFLTPAR" offset="0x54" rw="R" size="4" initval="0x00000000" caption="Flash ECC Fault Parity Register">
          <bitfield name="SECIN" caption="The Single Error Parity bits from Flash" mask="0x1FF"/>
          <bitfield name="DEDIN" caption="The Overall Parity from Flash" mask="0x8000"/>
          <bitfield name="SECOUT" caption="The Calculated Single Error Parity bits" mask="0x1FF0000"/>
          <bitfield name="DEDOUT" caption="The Calculated Overall Parity used in Double Error Detection" mask="0x80000000"/>
        </register>
        <register name="FFLTSYN" offset="0x58" rw="R" size="4" initval="0x00000000" caption="Flash ECC Fault Syndrome Register">
          <bitfield name="SECSYN" caption="Single Error Correction Syndrome" mask="0x1FF"/>
          <bitfield name="DEDSYN" caption="DED Syndrome" mask="0x8000"/>
          <bitfield name="DERR" caption="Double Error Detected &amp; Single Error Corrected" mask="0x30000"/>
          <bitfield name="CERR" caption="ECC Control bit Error" mask="0x40000"/>
          <bitfield name="CTLSTAT" caption="Parity vs ECC Control Status" mask="0x7000000"/>
          <bitfield name="PERR" caption="Per Word Parity Error Status" mask="0xF8000000"/>
        </register>
        <register name="CRP" offset="0x5C" rw="RW" size="4" initval="0x00000000" caption="CFM Page Read Protect Register">
          <bitfield name="BC1RP" caption="Boot Configuration Page 1 Read Protect Bit" mask="0x4"/>
          <bitfield name="BC2RP" caption="Boot Configuration Page 2 Read Protect Bit" mask="0x400"/>
          <bitfield name="BC1RPLOCK" caption="Boot Configuration Page 1 RP Lock Bit" mask="0x40000"/>
          <bitfield name="BC2RPLOCK" caption="Boot Configuration Page 2 RP Lock Bit" mask="0x4000000"/>
        </register>
        <register name="HSMCTRL" offset="0x60" rw="RW" size="4" initval="0x00000000" caption="HSM CFM PAGES Control Register">
          <bitfield name="ECCDIS" caption="ECC Disable for HSM Pages in CFM" mask="0x1"/>
          <bitfield name="KEYZ" caption="Flash Key Locations read 0\xd5 s" mask="0x2"/>
        </register>
      </register-group>
    </module>
    <module name="FCW" id="03433" name2="pfm_ctrlw_apb_v1" version="1b0" caption="Flash Write Control (FCW)">
      <register-group name="FCW" caption="Flash Write Control (FCW)">
        <register name="CTRLA" offset="0x0" rw="RW" size="4" initval="0x00000000" caption="NVM Write Control Register">
          <bitfield name="NVMOP" caption="NVM Operation" mask="0xF"/>
          <bitfield name="PREPG" caption="NVM Pre-Program Configuration Bit" mask="0x80"/>
        </register>
        <register name="CTRLB" offset="0x4" rw="RW" size="4" initval="0x000000FF" caption="NVM Control B Register">
          <bitfield name="SDALCPU0" caption="Set DAL for CPU n" mask="0x3"/>
          <bitfield name="SDALCPU1" caption="Set DAL for CPU n" mask="0xC"/>
          <bitfield name="SDALCPU2" caption="Set DAL for CPU n" mask="0x30"/>
          <bitfield name="SDALCPU3" caption="Set DAL for CPU n" mask="0xC0"/>
        </register>
        <register name="MUTEX" offset="0x8" rw="RW" size="4" initval="0x00000000" caption="NVM MUTEX Register">
          <bitfield name="LOCK" caption="Flash Write Controller (FCW) Lock by Owner" mask="0x1"/>
          <bitfield name="OWNER" caption="Flash Write Controller (FCW) Owner ID" mask="0x6"/>
        </register>
        <register name="INTENCLR" offset="0xC" rw="RW" size="4" atomic-op="clear:INTENCLR" initval="0x00000000" caption="NVM Interrupt Enable Clear Register">
          <bitfield name="DONE" caption="NVM Operation Done Interrupt Enable Bit" mask="0x1"/>
          <bitfield name="KEYERR" caption="Key Error Interrupt Enable Bit" mask="0x2"/>
          <bitfield name="CFGERR" caption="Configuration Error Interrupt Enable Bit" mask="0x4"/>
          <bitfield name="FIFOERR" caption="FIFO Underrun during Row Write Interrupt Enable Bit" mask="0x8"/>
          <bitfield name="BUSERR" caption="AHB Bus Error during Row Write Interrupt Enable Bit" mask="0x10"/>
          <bitfield name="WPERR" caption="Write Protection Error Interrupt Enable Bit" mask="0x20"/>
          <bitfield name="OPERR" caption="NVMOP Error Interrupt Enable Bit" mask="0x40"/>
          <bitfield name="SECERR" caption="Security Violation Error Interrupt Enable Bit" mask="0x80"/>
          <bitfield name="HTDPGM" caption="High Temperature Detect Error Interrupt Enable Bit" mask="0x100"/>
          <bitfield name="BORERR" caption="Brown Out Detect Error Interrupt Enable Bit" mask="0x1000"/>
          <bitfield name="WRERR" caption="Write Error Interrupt Enable Bit" mask="0x2000"/>
        </register>
        <register name="INTENSET" offset="0x10" rw="RW" size="4" atomic-op="set:INTENSET" initval="0x00000000" caption="NVM Interrupt Enable SET Register">
          <bitfield name="DONE" caption="NVM Operation Done Interrupt Enable Bit" mask="0x1"/>
          <bitfield name="KEYERR" caption="Key Error Interrupt Enable Bit" mask="0x2"/>
          <bitfield name="CFGERR" caption="Configuration Error Interrupt Enable Bit" mask="0x4"/>
          <bitfield name="FIFOERR" caption="FIFO Underrun during Row Write Interrupt Enable Bit" mask="0x8"/>
          <bitfield name="BUSERR" caption="AHB Bus Error during Row Write Interrupt Enable Bit" mask="0x10"/>
          <bitfield name="WPERR" caption="Write Protection Error Interrupt Enable Bit" mask="0x20"/>
          <bitfield name="OPERR" caption="NVMOP Error Interrupt Enable Bit" mask="0x40"/>
          <bitfield name="SECERR" caption="Security Violation Error Interrupt Enable Bit" mask="0x80"/>
          <bitfield name="HTDPGM" caption="High Temperature Detect Error Interrupt Enable Bit" mask="0x100"/>
          <bitfield name="BORERR" caption="Brown Out Detect Error Interrupt Enable Bit" mask="0x1000"/>
          <bitfield name="WRERR" caption="Write Error Interrupt Enable Bit" mask="0x2000"/>
        </register>
        <register name="INTFLAG" offset="0x14" rw="RW" size="4" atomic-op="clear:INTFLAG" initval="0x00000000" caption="NVM Interrupt Flag Register">
          <bitfield name="DONE" caption="NVM Operation Done Flag Bit" mask="0x1"/>
          <bitfield name="KEYERR" caption="Key Error Flag Bit" mask="0x2"/>
          <bitfield name="CFGERR" caption="Configuration Error Flag Bit" mask="0x4"/>
          <bitfield name="FIFOERR" caption="FIFO Underrun during Row Write Flag Bit" mask="0x8"/>
          <bitfield name="BUSERR" caption="AHB Bus Error during Row Write Flag Bit" mask="0x10"/>
          <bitfield name="WPERR" caption="Write Protection Error Flag Bit" mask="0x20"/>
          <bitfield name="OPERR" caption="NVMOP Error Flag Bit" mask="0x40"/>
          <bitfield name="SECERR" caption="Security Violation Error Bit" mask="0x80"/>
          <bitfield name="HTDPGM" caption="High Temperature Detect Error Flag Bit" mask="0x100"/>
          <bitfield name="BORERR" caption="Brown Out Detect Error Flag Bit" mask="0x1000"/>
          <bitfield name="WRERR" caption="Write Error Flag Bit" mask="0x2000"/>
        </register>
        <register name="STATUS" offset="0x18" rw="RW" size="4" initval="0x00000000" caption="NVM Status Register">
          <bitfield name="BUSY" caption="NVM Busy Status" mask="0x1"/>
          <bitfield name="HTDRDY" caption="High Temp Detect Ready Status" mask="0x100"/>
        </register>
        <register name="KEY" offset="0x1C" rw="RW" size="4" initval="0x00000000" caption="SFR Unlock Register">
          <bitfield name="KEYVALUE" caption="NVM SFR Key Value" mask="0xFF"/>
          <bitfield name="KEYCODE" caption="NVM SFR Key Code" mask="0xFFFFFF00"/>
        </register>
        <register name="ADDR" offset="0x20" rw="RW" size="4" initval="0x00000000" caption="Flash Address Register">
          <bitfield name="ADDR" caption="Flash Address used by NVMOP" mask="0xFFFFFFFC"/>
        </register>
        <register name="SRCADDR" offset="0x24" rw="RW" size="4" initval="0x00000000" caption="Source Data Address Register">
          <bitfield name="SRCADDR" caption="Source Data (Word) Address" mask="0xFFFFFFFC"/>
        </register>
        <register name="DATA" offset="0x28" rw="RW" size="4" count="8" initval="0x00000000" caption="Flash Write Data Register">
          <bitfield name="DATA" caption="Flash Write Data" mask="0xFFFFFFFF"/>
        </register>
        <register name="SWAP" offset="0x48" rw="RW" size="4" initval="0x00000000" caption="NVM Panel Swap Register">
          <bitfield name="BFSWAP" caption="BFM Swap Status/Control Bit" mask="0x1"/>
          <bitfield name="BFSLOCK" caption="BFM Swap Lock Bit" mask="0x2"/>
          <bitfield name="PFSWAP" caption="PFM Swap Status/Control Bit" mask="0x100"/>
          <bitfield name="PFSLOCK" caption="PFM Swap Lock Bit" mask="0x200"/>
        </register>
        <register name="PWP" offset="0x4C" rw="RW" size="4" count="8" initval="0x00000000" caption="PFM Write Protect Region 0">
          <bitfield name="PWPSIZE" caption="PWP Region 0 Size in 4KB pages" mask="0xFFF"/>
          <bitfield name="PWPMIR" caption="Mirror PWP 0 bit" mask="0x2000"/>
          <bitfield name="PWPLOCK" caption="PWP Region 0 Lock Bit" mask="0x4000"/>
          <bitfield name="PWPEN" caption="PWP Region 0 Enable Bit" mask="0x8000"/>
          <bitfield name="PWPBASE" caption="PWP Region 0 Base Address - 4KB Page Aligned" mask="0xFFF0000"/>
        </register>
        <register name="LBWP" offset="0x6C" rw="RW" size="4" initval="0x0000FFFF" caption="Lower BFM Write Protect Register">
          <bitfield name="LBWP" caption="Lower Boot Pages Write Protect Bits" mask="0xFFFF"/>
          <bitfield name="LBWPLOCK" caption="LBWP Lock Bit" mask="0x80000000"/>
        </register>
        <register name="UBWP" offset="0x70" rw="RW" size="4" initval="0x0000FFFF" caption="Upper BFM Write Protect Register">
          <bitfield name="UBWP" caption="Upper Boot Pages Write Protect Bits" mask="0xFFFF"/>
          <bitfield name="UBWPLOCK" caption="UBWP Register Lock Bit" mask="0x80000000"/>
        </register>
        <register name="UOWP" offset="0x74" rw="RW" size="4" initval="0x00000F0F" caption="User OTP Write Protect Register">
          <bitfield name="UO1WP" caption="User OTP Page 1 Write Protect Row Bit" mask="0xF"/>
          <bitfield name="UO2WP" caption="User OTP Page 2 Write Protect Row Bit" mask="0xF00"/>
          <bitfield name="UO1WPRLOCK" caption="User OTP Page 1 WP Row Lock Bit" mask="0xF0000"/>
          <bitfield name="UO2WPRLOCK" caption="User OTP Page 2 WP Row Lock Bit" mask="0xF000000"/>
        </register>
        <register name="CWP" offset="0x78" rw="RW" size="4" initval="0x00000505" caption="CFM Page Write Protect Register">
          <bitfield name="UC1WP" caption="User Configuration Page 1 Write Protect Bit" mask="0x1"/>
          <bitfield name="BC1WP" caption="Boot Configuration Page 1 Write Protect Bit" mask="0x4"/>
          <bitfield name="UC2WP" caption="User Configuration Page 2 Write Protect Bit" mask="0x100"/>
          <bitfield name="BC2WP" caption="Boot Configuration Page 2 Write Protect Bit" mask="0x400"/>
          <bitfield name="UC1WPLOCK" caption="User Configuration Page 1 WP Lock Bit" mask="0x10000"/>
          <bitfield name="BC1WPLOCK" caption="Boot Configuration Page 1 WP Lock Bit" mask="0x40000"/>
          <bitfield name="UC2WPLOCK" caption="User Configuration Page 2 WP Lock Bit" mask="0x1000000"/>
          <bitfield name="BC2WPLOCK" caption="Boot Configuration Page 2 WP Lock Bit" mask="0x4000000"/>
        </register>
        <register name="HSMINTENCLR" offset="0x80" rw="RW" size="4" atomic-op="clear:HSMINTENCLR" initval="0x00000000" caption="HSM NVM Interrupt Enable Clear Register">
          <bitfield name="DONE" caption="NVM Operation Done Interrupt Enable Bit" mask="0x1"/>
          <bitfield name="KEYERR" caption="Key Error Interrupt Enable Bit" mask="0x2"/>
          <bitfield name="CFGERR" caption="Configuration Error Interrupt Enable Bit" mask="0x4"/>
          <bitfield name="FIFOERR" caption="FIFO Underrun during Row Write Interrupt Enable Bit" mask="0x8"/>
          <bitfield name="BUSERR" caption="AHB Bus Error during Row Write Interrupt Enable Bit" mask="0x10"/>
          <bitfield name="WPERR" caption="Write Protection Error Interrupt Enable Bit" mask="0x20"/>
          <bitfield name="OPERR" caption="NVMOP Error Interrupt Enable Bit" mask="0x40"/>
          <bitfield name="SECERR" caption="Security Violation Error Interrupt Enable Bit" mask="0x80"/>
          <bitfield name="HTDPGM" caption="High Temperature Detect Error Interrupt Enable Bit" mask="0x100"/>
          <bitfield name="BORERR" caption="Brown Out Detect Error Interrupt Enable Bit" mask="0x1000"/>
          <bitfield name="WRERR" caption="Write Error Interrupt Enable Bit" mask="0x2000"/>
        </register>
        <register name="HSMINTENSET" offset="0x84" rw="RW" size="4" atomic-op="set:HSMINTENSET" initval="0x00000000" caption="HSM NVM Interrupt Enable SET Register">
          <bitfield name="DONE" caption="NVM Operation Done Interrupt Enable Bit" mask="0x1"/>
          <bitfield name="KEYERR" caption="Key Error Interrupt Enable Bit" mask="0x2"/>
          <bitfield name="CFGERR" caption="Configuration Error Interrupt Enable Bit" mask="0x4"/>
          <bitfield name="FIFOERR" caption="FIFO Underrun during Row Write Interrupt Enable Bit" mask="0x8"/>
          <bitfield name="BUSERR" caption="AHB Bus Error during Row Write Interrupt Enable Bit" mask="0x10"/>
          <bitfield name="WPERR" caption="Write Protection Error Interrupt Enable Bit" mask="0x20"/>
          <bitfield name="OPERR" caption="NVMOP Error Interrupt Enable Bit" mask="0x40"/>
          <bitfield name="SECERR" caption="Security Violation Error Interrupt Enable Bit" mask="0x80"/>
          <bitfield name="HTDPGM" caption="High Temperature Detect Error Interrupt Enable Bit" mask="0x100"/>
          <bitfield name="BORERR" caption="Brown Out Detect Error Interrupt Enable Bit" mask="0x1000"/>
          <bitfield name="WRERR" caption="Write Error Interrupt Enable Bit" mask="0x2000"/>
        </register>
        <register name="HSMINTFLAG" offset="0x88" rw="RW" size="4" atomic-op="clear:HSMINTFLAG" initval="0x00000000" caption="HSM NVM Interrupt Flag Register">
          <bitfield name="DONE" caption="NVM Operation Done Flag Bit" mask="0x1"/>
          <bitfield name="KEYERR" caption="Key Error Flag Bit" mask="0x2"/>
          <bitfield name="CFGERR" caption="Configuration Error Flag Bit" mask="0x4"/>
          <bitfield name="FIFOERR" caption="FIFO Underrun during Row Write Flag Bit" mask="0x8"/>
          <bitfield name="BUSERR" caption="AHB Bus Error during Row Write Flag Bit" mask="0x10"/>
          <bitfield name="WPERR" caption="Write Protection Error Flag Bit" mask="0x20"/>
          <bitfield name="OPERR" caption="NVMOP Error Flag Bit" mask="0x40"/>
          <bitfield name="SECERR" caption="Security Violation Error Bit" mask="0x80"/>
          <bitfield name="HTDPGM" caption="High Temperature Detect Error Flag Bit" mask="0x100"/>
          <bitfield name="BORERR" caption="Brown Out Detect Error Flag Bit" mask="0x1000"/>
          <bitfield name="WRERR" caption="Write Error Flag Bit" mask="0x2000"/>
        </register>
        <register name="HSMCWP" offset="0x8C" rw="RW" size="4" initval="0x0000F000" caption="HSM CFG Write Protect Register">
          <bitfield name="HCWP" caption="HSM CFG Page Write Protect Bits" mask="0xF000"/>
          <bitfield name="HCWPLOCK" caption="HSMCWP Register Lock Bit" mask="0xF0000000"/>
        </register>
        <register name="HSMLDAT" offset="0x90" rw="RW" size="4" count="8" initval="0xFFFFFFFF" caption="HSM Tamper Lower Overwrite Data Register">
        </register>
        <register name="HSMUDAT" offset="0xB0" rw="RW" size="4" count="8" initval="0xFFFFFFFF" caption="HSM Tamper Upper Overwrite Data Register">
        </register>
      </register-group>
    </module>
    <module name="FPB" id="SYSTEM_IP" version="1.0.0" caption="Flash Patch and Breakpoint">
      <register-group name="FPB" caption="Flash Patch and Breakpoint">
        <register name="FP_CTRL" offset="0x0" rw="RW" size="4" access-size="4" caption="Flash Patch Control Register">
          <bitfield name="ENABLE" caption="Flash Patch global enable" mask="0x1"/>
          <bitfield name="KEY" caption="FP_CTRL write-enable key" mask="0x2"/>
          <bitfield name="NUM_CODE" caption="Number of implemented code comparators bits [3:0]" mask="0xF0"/>
          <bitfield name="NUM_LIT" caption="Number of literal comparators" mask="0xF00"/>
          <bitfield name="NUM_CODE_1" caption="Number of implemented code comparators bits [6:4]" mask="0x7000"/>
          <bitfield name="REV" caption="Revision" mask="0xF0000000"/>
        </register>
        <register name="FP_REMAP" offset="0x4" rw="R" size="4" access-size="4" caption="Flash Patch Remap Register">
          <bitfield name="REMAP" caption="Remap address" mask="0x1FFFFFE0"/>
          <bitfield name="RMPSPT" caption="Remap supported" mask="0x20000000"/>
        </register>
        <register name="FP_COMP" offset="0x8" rw="RW" size="4" access-size="4" count="8" caption="Flash Patch Comparator Register n">
          <mode name="BREAKPOINT"/>
          <mode name="DEFAULT"/>
          <bitfield name="BE" caption="Breakpoint enable" mask="0x1"/>
          <bitfield modes="DEFAULT" name="FPADDR" caption="Flash Patch address" mask="0x1FFFFFFC"/>
          <bitfield modes="DEFAULT" name="FE" caption="Flash Patch enable" mask="0x80000000"/>
          <bitfield modes="BREAKPOINT" name="BPADDR" caption="Breakpoint address" mask="0xFFFFFFFE"/>
        </register>
        <register name="FP_LAR" offset="0xFB0" rw="W" size="4" access-size="4" caption="FPB Software Lock Access Register">
          <bitfield name="KEY" caption="Lock access control" mask="0xFFFFFFFF" values="FP_LAR__KEY"/>
        </register>
        <register name="FP_LSR" offset="0xFB4" rw="R" size="4" access-size="4" caption="FPB Software Lock Status Register">
          <bitfield name="SLI" caption="Software Lock implemented" mask="0x1"/>
          <bitfield name="SLK" caption="Software Lock status" mask="0x2"/>
          <bitfield name="nTT" caption="Not thirty-two bit" mask="0x4"/>
        </register>
        <register name="FP_DEVARCH" offset="0xFBC" rw="R" size="4" access-size="4" initval="0x47701A03" caption="FPB Device Architecture Register">
          <bitfield name="ARCHPART" caption="Architecture Part" mask="0xFFF"/>
          <bitfield name="ARCHVER" caption="Architecture Version" mask="0xF000"/>
          <bitfield name="REVISION" caption="Revision" mask="0xF0000"/>
          <bitfield name="PRESENT" caption="DEVARCH Present" mask="0x100000"/>
          <bitfield name="ARCHITECT" caption="Architect" mask="0xFFE00000"/>
        </register>
        <register name="FP_DEVTYPE" offset="0xFCC" rw="R" size="4" access-size="4" initval="0x00000000" caption="FPB Device Type Register">
          <bitfield name="MAJOR" caption="Major type" mask="0xF"/>
          <bitfield name="SUB" caption="Sub-type" mask="0xF0"/>
        </register>
        <register name="FP_PIDR4" offset="0xFD0" rw="R" size="4" access-size="4" caption="FP Peripheral Identification Register 4">
          <bitfield name="DES_2" caption="JEP106 continuation code" mask="0xF"/>
          <bitfield name="SIZE" caption="4KB count" mask="0xF0"/>
        </register>
        <register name="FP_PIDR5" offset="0xFD4" rw="R" size="4" access-size="4" initval="0x00000000" caption="FP Peripheral Identification Register 5">
        </register>
        <register name="FP_PIDR6" offset="0xFD8" rw="R" size="4" access-size="4" initval="0x00000000" caption="FP Peripheral Identification Register 6">
        </register>
        <register name="FP_PIDR7" offset="0xFDC" rw="R" size="4" access-size="4" initval="0x00000000" caption="FP Peripheral Identification Register 7">
        </register>
        <register name="FP_PIDR0" offset="0xFE0" rw="R" size="4" access-size="4" caption="FP Peripheral Identification Register 0">
          <bitfield name="PART_0" caption="Part number bits[7:0]" mask="0xFF"/>
        </register>
        <register name="FP_PIDR1" offset="0xFE4" rw="R" size="4" access-size="4" caption="FP Peripheral Identification Register 1">
          <bitfield name="PART_1" caption="Part number bits[11:8]" mask="0xF"/>
          <bitfield name="DES_0" caption="JEP106 identification code bits [3:0]" mask="0xF0"/>
        </register>
        <register name="FP_PIDR2" offset="0xFE8" rw="R" size="4" access-size="4" caption="FP Peripheral Identification Register 2">
          <bitfield name="DES_1" caption="JEP106 identification code bits[6:4]" mask="0x7"/>
          <bitfield name="JEDEC" caption="JEDEC assignee value is used" mask="0x8"/>
          <bitfield name="REVISION" caption="Component revision" mask="0xF0"/>
        </register>
        <register name="FP_PIDR3" offset="0xFEC" rw="R" size="4" access-size="4" caption="FP Peripheral Identification Register 3">
          <bitfield name="CMOD" caption="Customer Modified" mask="0xF"/>
          <bitfield name="REVAND" caption="RevAnd" mask="0xF0"/>
        </register>
        <register name="FP_CIDR0" offset="0xFF0" rw="R" size="4" access-size="4" initval="0x0000000D" caption="FP Component Identification Register 0">
          <bitfield name="PRMBL_0" caption="CoreSight component identification preamble" mask="0xFF"/>
        </register>
        <register name="FP_CIDR1" offset="0xFF4" rw="R" size="4" access-size="4" initval="0x00000090" caption="FP Component Identification Register 1">
          <bitfield name="PRMBL_1" caption="CoreSight component identification preamble" mask="0xF"/>
          <bitfield name="CLASS" caption="CoreSight component class" mask="0xF0"/>
        </register>
        <register name="FP_CIDR2" offset="0xFF8" rw="R" size="4" access-size="4" initval="0x00000005" caption="FP Component Identification Register 2">
          <bitfield name="PRMBL_2" caption="CoreSight component identification preamble" mask="0xFF"/>
        </register>
        <register name="FP_CIDR3" offset="0xFFC" rw="R" size="4" access-size="4" initval="0x000000B1" caption="FP Component Identification Register 3">
          <bitfield name="PRMBL_3" caption="CoreSight component identification preamble" mask="0xFF"/>
        </register>
      </register-group>
      <value-group name="FP_LAR__KEY">
        <value name="UNLOCK" caption="Unlock key value" value="0xC5ACCE55"/>
      </value-group>
    </module>
    <module name="FPU" id="SYSTEM_IP" version="1.0.0" caption="Floating-point Extension">
      <register-group name="FPU" caption="Floating-point Extension">
        <register name="FPCCR" offset="0x4" rw="RW" size="4" access-size="4" caption="Floating-Point Context Control Register">
          <bitfield name="LSPACT" caption="Lazy preservation of FP state active" mask="0x1"/>
          <bitfield name="USER" caption="Privilege level when FP stack frame allocated" mask="0x2"/>
          <bitfield name="S" caption="Security status of FP context" mask="0x4"/>
          <bitfield name="THREAD" caption="Thread mode when FP stack frame allocated" mask="0x8"/>
          <bitfield name="HFRDY" caption="HardFault exception set to pending" mask="0x10"/>
          <bitfield name="MMRDY" caption="MemManage exception set to pending" mask="0x20"/>
          <bitfield name="BFRDY" caption="BusFault exception set to pending" mask="0x40"/>
          <bitfield name="SFRDY" caption="SecureFault exception set to pending" mask="0x80"/>
          <bitfield name="MONRDY" caption="DebugMonitor exception set to pending" mask="0x100"/>
          <bitfield name="SPLIMVIOL" caption="FP context violates the stack pointer limit" mask="0x200"/>
          <bitfield name="UFRDY" caption="UsageFault exception set to pending" mask="0x400"/>
          <bitfield name="TS" caption="Treat FP registers as Secure enable" mask="0x4000000"/>
          <bitfield name="CLRONRETS" caption="CLRONRET field writeable only from Secure state" mask="0x8000000"/>
          <bitfield name="CLRONRET" caption="Clear FP caller saved registers enable" mask="0x10000000"/>
          <bitfield name="LSPENS" caption="LSPEN field writeable only from Secure state" mask="0x20000000"/>
          <bitfield name="LSPEN" caption="Automatic lazy FP context save enable" mask="0x40000000"/>
          <bitfield name="ASPEN" caption="Automatic FP context save enable" mask="0x80000000"/>
        </register>
        <register name="FPCAR" offset="0x8" rw="RW" size="4" access-size="4" caption="Floating-Point Context Address Register">
          <bitfield name="ADDRESS" caption="Address for FP registers push to exception stack" mask="0xFFFFFFF8"/>
        </register>
        <register name="FPDSCR" offset="0xC" rw="RW" size="4" access-size="4" caption="Floating-Point Default Status Control Register">
          <bitfield name="RMode" caption="Rounding mode default value" mask="0xC00000"/>
          <bitfield name="FZ" caption="Flush-to-zero default value" mask="0x1000000"/>
          <bitfield name="DN" caption="NaN default value" mask="0x2000000"/>
          <bitfield name="AHP" caption="Alternative half-precision default value" mask="0x4000000"/>
        </register>
        <register name="MVFR0" offset="0x10" rw="R" size="4" access-size="4" caption="Media and VFP Feature Register 0">
          <bitfield name="SIMDReg" caption="Size of FP register file" mask="0xF" values="MVFR0__SIMDReg"/>
          <bitfield name="FPSP" caption="FP single-precision operations support" mask="0xF0" values="MVFR0__FPSP"/>
          <bitfield name="FPDP" caption="FP double-precision operations support" mask="0xF00" values="MVFR0__FPDP"/>
          <bitfield name="FPDivide" caption="FP divide operations support" mask="0xF0000"/>
          <bitfield name="FPSqrt" caption="FP square root operations support" mask="0xF00000"/>
          <bitfield name="FPRound" caption="All FP rounding modes support" mask="0xF0000000"/>
        </register>
        <register name="MVFR1" offset="0x14" rw="R" size="4" access-size="4" caption="Media and VFP Feature Register 1">
          <bitfield name="FPFtZ" caption="Floating-point subnormals flush-to-zero" mask="0xF"/>
          <bitfield name="FPDNaN" caption="Propagation of NaN values support" mask="0xF0"/>
          <bitfield name="FPHP" caption="Floating-point half-precision conversion instructions" mask="0xF000000" values="MVFR1__FPHP"/>
          <bitfield name="FMAC" caption="Fused multiply accumulate instructions" mask="0xF0000000"/>
        </register>
        <register name="MVFR2" offset="0x18" rw="R" size="4" access-size="4" caption="Media and VFP Feature Register 2">
          <bitfield name="FPMisc" caption="Floating-point miscellaneous features support" mask="0xF0" values="MVFR2__FPMisc"/>
        </register>
      </register-group>
      <value-group name="MVFR0__SIMDReg">
        <value name="1" caption="16 x 64-bit registers" value="1"/>
      </value-group>
      <value-group name="MVFR0__FPSP">
        <value name="YES" caption="Supported" value="2"/>
      </value-group>
      <value-group name="MVFR0__FPDP">
        <value name="YES" caption="Supported" value="2"/>
      </value-group>
      <value-group name="MVFR1__FPHP">
        <value name="SP" caption="Half-precision to single-precision supported" value="1"/>
        <value name="BOTH" caption="Half-precision to single- and double-precision supported" value="2"/>
      </value-group>
      <value-group name="MVFR2__FPMisc">
        <value name="YES" caption="Selection, directed conversion to integer, VMINNM, and VMAXNM supported" value="4"/>
      </value-group>
    </module>
    <module name="FREQM" id="03707" name2="clk_freqm_u2257_v3" version="3a0" caption="Frequency Meter">
      <register-group name="FREQM" caption="Frequency Meter">
        <register name="CTRLA" offset="0x0" rw="RW" size="1" initval="0x80" caption="Control A Register">
          <bitfield name="SWRST" caption="Software Reset" mask="0x1"/>
          <bitfield name="ENABLE" caption="Enable" mask="0x2"/>
          <bitfield name="FREERUN" caption="Free Running Mode" mask="0x4"/>
          <bitfield name="RUNSTDBY" caption="Run In Standby" mask="0x40"/>
          <bitfield name="ONDEMAND" caption="On Demand Control" mask="0x80"/>
        </register>
        <register name="CTRLB" offset="0x1" rw="W" size="1" initval="0x00" caption="Control B Register">
          <bitfield name="START" caption="Start Measurement" mask="0x1"/>
        </register>
        <register name="CFGA" offset="0x2" rw="RW" size="2" initval="0x0000" caption="Config A Register">
          <bitfield name="REFNUM" caption="Number of Reference Clock Cycles" mask="0xFF"/>
          <bitfield name="MSRSEL" caption="Measurement Clock Selection" mask="0x700" values="CFGA__MSRSEL"/>
          <bitfield name="DIVREF" caption="Divide Reference Clock" mask="0x8000" values="CFGA__DIVREF"/>
        </register>
        <register name="CTRLC" offset="0x4" rw="RW" size="1" initval="0x00" caption="Control C Register">
          <bitfield name="WINMODE" caption="Window Monitor Mode" mask="0x7" values="CTRLC__WINMODE"/>
        </register>
        <register name="EVCTRL" offset="0x6" rw="RW" size="1" initval="0x00" caption="Event Control Register">
          <bitfield name="STARTEI" caption="Start Measurement Event Input Enable" mask="0x1"/>
          <bitfield name="STARTINV" caption="Start Measurement Event Invert Enable" mask="0x2"/>
          <bitfield name="DONEEO" caption="Measurement Done Event Out" mask="0x10"/>
          <bitfield name="WINMONEO" caption="Window Monitor Event Out" mask="0x20"/>
        </register>
        <register name="INTENCLR" offset="0x8" rw="RW" size="1" atomic-op="clear:INTENCLR" initval="0x00" caption="Interrupt Enable Clear Register">
          <bitfield name="DONE" caption="Measurement Done Interrupt Disable" mask="0x1"/>
          <bitfield name="WINMON" caption="Window Monitor Interrupt Disable" mask="0x2"/>
        </register>
        <register name="INTENSET" offset="0x9" rw="RW" size="1" atomic-op="set:INTENSET" initval="0x00" caption="Interrupt Enable Set Register">
          <bitfield name="DONE" caption="Measurement Done Interrupt Enable" mask="0x1"/>
          <bitfield name="WINMON" caption="Window Monitor Interrupt Enable" mask="0x2"/>
        </register>
        <register name="INTFLAG" offset="0xA" rw="RW" size="1" atomic-op="clear:INTFLAG" initval="0x00" caption="Interrupt Flag Register">
          <bitfield name="DONE" caption="Measurement Done" mask="0x1"/>
          <bitfield name="WINMON" caption="Window Monitor" mask="0x2"/>
        </register>
        <register name="STATUS" offset="0xB" rw="RW" size="1" initval="0x00" caption="Status Register">
          <bitfield name="BUSY" caption="FREQM Status" mask="0x1"/>
          <bitfield name="OVF" caption="Sticky Count Value Overflow" mask="0x2"/>
        </register>
        <register name="SYNCBUSY" offset="0xC" rw="R" size="4" initval="0x00000000" caption="Synchronization Busy Register">
          <bitfield name="SWRST" caption="Software Reset" mask="0x1"/>
          <bitfield name="ENABLE" caption="Enable" mask="0x2"/>
        </register>
        <register name="VALUE" offset="0x10" rw="R" size="4" initval="0x00000000" caption="Count Value Register">
          <bitfield name="VALUE" caption="Measurement Value" mask="0xFFFFFF"/>
        </register>
        <register name="WINLT" offset="0x20" rw="RW" size="4" initval="0x00000000" caption="Window Monitor Lower Threshold">
          <bitfield name="WINLT" caption="Window Lower Threshold" mask="0xFFFFFF"/>
        </register>
        <register name="WINUT" offset="0x24" rw="RW" size="4" initval="0x00000000" caption="Window Monitor Upper Threshold">
          <bitfield name="WINUT" caption="Window Upper Threshold" mask="0xFFFFFF"/>
        </register>
      </register-group>
      <value-group name="CFGA__MSRSEL">
        <value name="GCLK" caption="GCLK Input Clock" value="0x0"/>
        <value name="CPU" caption="CPU Input Clock" value="0x1"/>
      </value-group>
      <value-group name="CFGA__DIVREF">
        <value name="DIV1" caption="The reference clock is divided by 1" value="0x0"/>
        <value name="DIV8" caption="The reference clock is divided by 8" value="0x1"/>
      </value-group>
      <value-group name="CTRLC__WINMODE">
        <value name="DISABLE" caption="No window mode (default)" value="0x0"/>
        <value name="MODE1" caption="VALUE &gt; WINLT" value="0x1"/>
        <value name="MODE2" caption="VALUE &lt; WINUT" value="0x2"/>
        <value name="MODE3" caption="WINLT &lt; VALUE &lt; WINUT" value="0x3"/>
        <value name="MODE4" caption="!(WINLT &lt; VALUE &lt; WINUT)" value="0x4"/>
      </value-group>
    </module>
    <module name="FUSES" id="fuses" name2="fuses" version="1a0" caption="Defines FUSE parameters">
      <register-group name="FUSES_BOOTCFG1" caption="Defines FUSE parameters">
        <register name="BLDRCFG" offset="0x0" rw="RW" size="4" access-size="4" caption="Bootloader Configuration">
          <bitfield name="PFM_BCRP" caption="Boot Configration Page Read Protect" mask="0x1"/>
          <bitfield name="PFM_BCWP" caption="Boot Configration Page Write Protect" mask="0x2"/>
          <bitfield name="BROM_EN_BFMCHK" caption="Enable BFM CRC Check" mask="0x10000000" values="BLDRCFG__BROM_EN_BFMCHK"/>
          <bitfield name="BROM_EN_PLL" caption="Enable PLL (Settings in PLL0_&lt;REGS&gt; are used)" mask="0x20000000"/>
          <bitfield name="BROM_EN_DALUN" caption="Enable DAL Unlock" mask="0x40000000"/>
          <bitfield name="BROM_EN_RWLOCKS" caption="Enable Read/Write Locks" mask="0x80000000"/>
        </register>
        <register name="BROM_BSEQ" offset="0x4" rw="RW" size="4" access-size="4" caption="Boot Configuraiton Page Sequence Number">
          <bitfield name="SEQNUM" caption="Sequence Number" mask="0xFFFF"/>
          <bitfield name="SEQBAR" caption="Sequence Number Bar (Negeated)" mask="0xFFFF0000"/>
        </register>
        <register name="BFM_CHK_TABLEPTR" offset="0x8" rw="RW" size="4" access-size="4" caption="BFM CRC Table Pointer">
        </register>
        <register name="KEYVAL_TZ1_CE_NS" offset="0x20" rw="RW" size="4" access-size="4" count="4" caption="Chip Erase Key for TZ1_NS">
        </register>
        <register name="CELOCK_TZ1_CE_NS" offset="0x30" rw="RW" size="4" access-size="4" count="4" caption="Chip Erase Lock for TZ1_NS">
        </register>
        <register name="KEYVAL_TZ1_CE_S" offset="0x40" rw="RW" size="4" access-size="4" count="4" caption="Chip Erase Key for TZ1_S">
        </register>
        <register name="CELOCK_TZ1_CE_S" offset="0x50" rw="RW" size="4" access-size="4" count="4" caption="Chip Erase Lock for TZ1_S">
        </register>
        <register name="KEYVAL_TZ1_CE_ALL" offset="0x60" rw="RW" size="4" access-size="4" count="4" caption="Chip Erase Key for TZ1_ALL">
        </register>
        <register name="CELOCK_TZ1_CE_ALL" offset="0x70" rw="RW" size="4" access-size="4" count="4" caption="Chip Erase Lock for TZ1_ALL">
        </register>
        <register name="KEYVAL_TZ0_CE_ALL" offset="0x80" rw="RW" size="4" access-size="4" count="4" caption="Chip Erase Key for TZ0_ALL">
        </register>
        <register name="CELOCK_TZ0_CE_ALL" offset="0x90" rw="RW" size="4" access-size="4" count="4" caption="Chip Erase Lock for TZ0_ALL">
        </register>
        <register name="KEYVAL_CRCCMD" offset="0xA0" rw="RW" size="4" access-size="4" count="4" caption="CRC Access Key">
        </register>
        <register name="KEYCONFIG_CRCCMD" offset="0xB0" rw="RW" size="4" access-size="4" count="4" caption="CRC Access Key Configuration">
        </register>
        <register name="KEYVAL_HOSTDALELEV" offset="0xC0" rw="RW" size="4" access-size="4" count="4" caption="Host Authenticated DAL Elevation Key">
        </register>
        <register name="KEYCONFIG_HOSTDALELEV" offset="0xD0" rw="RW" size="4" access-size="4" count="4" caption="Host Authenticated DAL Elevation Key Configuration">
        </register>
        <register name="ROM_CTRLA" offset="0xE0" rw="RW" size="4" access-size="4" caption="ROM CTRLA Settings  (BROM_PLLEN must be set)">
        </register>
        <register name="FCR_CTRLA" offset="0xE4" rw="RW" size="4" access-size="4" caption="FCR CTRLA Settings (BROM_PLLEN must be set)">
        </register>
        <register name="RPMU_VREGCTRL" offset="0xE8" rw="RW" size="4" access-size="4" caption="RPMU VREGCTRL Settings (BROM_PLLEN must be set)">
        </register>
        <register name="PLL0_CTRL" offset="0xEC" rw="RW" size="4" access-size="4" caption="PLL0 CTRL Settings (BROM_PLLEN must be set)">
        </register>
        <register name="PLL0_FBDIV" offset="0xF0" rw="RW" size="4" access-size="4" caption="PLL0 FBDIV Settings (BROM_PLLEN must be set)">
        </register>
        <register name="PLL0_REFDIV" offset="0xF4" rw="RW" size="4" access-size="4" caption="PLL0 REFDIV Settings (BROM_PLLEN must be set)">
        </register>
        <register name="PLL0_POSTDIVA" offset="0xF8" rw="RW" size="4" access-size="4" caption="PLL0 POSTDIVA Settings (BROM_PLLEN must be set)">
        </register>
        <register name="MCLK_CLKDIV1" offset="0xFC" rw="RW" size="4" access-size="4" caption="MCLK CLKDIV1 Settings (BROM_PLLEN must be set)">
        </register>
        <register name="GCLK_GENCTRL0" offset="0x100" rw="RW" size="4" access-size="4" caption="GCLK GENCTRL0 Settings (BROM_PLLEN must be set)">
        </register>
        <register name="BROM_BOOTCFGCRC" offset="0x110" rw="RW" size="4" access-size="4" count="4" caption="Boot Configuraiton Page CRC">
        </register>
        <register name="BROM_PAGEEND" offset="0x120" rw="RW" size="4" access-size="4" caption="Page End Marker for Verified Data">
        </register>
      </register-group>
      <register-group name="FUSES_DALCFG" caption="Defines FUSE parameters">
        <register name="DAL" offset="0x0" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Debug Access Level">
          <bitfield name="CPU0" caption="Host DAL Elevation Value" mask="0xFF" values="DAL__CPU0"/>
          <bitfield name="CPU1" caption="HSM DAL Elevation Value" mask="0xFF00" values="DAL__CPU1"/>
        </register>
      </register-group>
      <register-group name="FUSES_USERCFG1" caption="Defines FUSE parameters">
        <register name="FSEQ" offset="0x0" rw="RW" size="4" access-size="4" count="8" caption="Flash Sequence Number">
          <bitfield name="SEQNUM" caption="Sequence Number" mask="0xFFFF"/>
          <bitfield name="SEQBAR" caption="Sequence Number Bar (Negeated)" mask="0xFFFF0000"/>
        </register>
        <register name="AFSEQ" offset="0x20" rw="RW" size="4" access-size="4" count="8" caption="Alternate Flash Sequence Number">
          <bitfield name="ASEQNUM" caption="Alternate Sequence Number" mask="0xFFFF"/>
          <bitfield name="ASEQBAR" caption="Alternate Sequence Number Bar (Negeated)" mask="0xFFFF0000"/>
        </register>
        <register name="FUCFG0" offset="0x40" rw="RW" size="4" access-size="4" caption="WDT Configuration">
          <bitfield name="WDT_ENABLE" caption="Enable" mask="0x2"/>
          <bitfield name="WDT_WEN" caption="Window Mode Enable" mask="0x4"/>
          <bitfield name="WDT_RUNSTDBY" caption="Run in Standby" mask="0x40"/>
          <bitfield name="WDT_ALWAYSON" caption="Always On" mask="0x80"/>
          <bitfield name="WDT_PER" caption="Time-out Period" mask="0xF00"/>
          <bitfield name="WDT_WINDOW" caption="Window Mode Time-out Period" mask="0xF000"/>
          <bitfield name="WDT_EWOFFSET" caption="Early Warning Interrupt Time Offset" mask="0xF0000"/>
        </register>
        <register name="FUCFG1" offset="0x44" rw="RW" size="4" access-size="4" caption="User Configuration 1 (System Bus Configuration)">
        </register>
        <register name="FUCFG2" offset="0x48" rw="RW" size="4" access-size="4" caption="User Configuration 2 (Deep Sleep SMOR Configuration)">
          <bitfield name="BRCFGUDSSMOR_BOR_HYST" caption="BOT Trip Hystersis" mask="0x1"/>
          <bitfield name="BRCFGUDSSMOR_BOR_TRIP" caption="BOT Trip Points" mask="0x6"/>
        </register>
        <register name="FUCFG3" offset="0x4C" rw="RW" size="4" access-size="4" caption="User Configuration 2 (SMOR Configuration)">
          <bitfield name="HYST_BOR_VDDIO" caption="BOR Trip Point Hystersis for VDDIO" mask="0x1"/>
          <bitfield name="BOR_TRIP_VDDIO" caption="BOR Trip Points for VDDIO" mask="0x6"/>
          <bitfield name="HYST_BOR_VDDIOB" caption="BOR Trip Point Hystersis for VDDIOB" mask="0x8"/>
          <bitfield name="BOR_TRIP_VDDIOB" caption="BOR Trip Points for VDDIOB" mask="0x30"/>
          <bitfield name="HYST_BOR_VDDA" caption="BOR Trip Point Hystersis for VDDANA" mask="0x40"/>
          <bitfield name="BOR_TRIP_VDDA" caption="BOR Trip Points for VDDANA" mask="0x180"/>
          <bitfield name="HYST_BOR_VDDREG" caption="BOR Trip Point Hystersis for VDDREG" mask="0x400"/>
        </register>
        <register name="FUCFG5" offset="0x54" rw="RW" size="4" access-size="4" initval="0x00000000" caption="User Configuration 5 (VREG Charge Pump Configuration)">
          <bitfield name="UCP0" caption="User charge pump setting" mask="0xF"/>
          <bitfield name="UCP1" caption="User charge pump setting" mask="0xF00"/>
        </register>
        <register name="FUCFG6" offset="0x58" rw="RW" size="4" access-size="4" caption="User Configuration 6 (FCR ECCCTRL Configuration)">
          <bitfield name="PFM_ECCCTL" caption="ECC Mode Control" mask="0x30"/>
          <bitfield name="PFM_ECCUNLCK" caption="ECC Mode Control Unlock" mask="0x40"/>
          <bitfield name="PFM_SECCNT" caption="Flash SEC Count" mask="0xFF00"/>
        </register>
        <register name="FUCFG7" offset="0x5C" rw="RW" size="4" access-size="4" caption="User Configuration 7 (FCR CTRLB Configuration)">
          <bitfield name="PFM_TEMP" caption="NVM Operating Temperature Read Mode" mask="0x2"/>
        </register>
        <register name="FUCFG8" offset="0x60" rw="RW" size="4" access-size="4" caption="User Configuration 8 (FCW CWP Configuration)">
          <bitfield name="PFM_UC1WP" caption="User Configuration Page 1 Write Protect" mask="0x1"/>
          <bitfield name="PFM_UC2WP" caption="User Configuration Page 2 Write Protect" mask="0x100"/>
          <bitfield name="PFM_UC1WPLOCK" caption="User Configuration Page 1 Write Protection Lock" mask="0x10000"/>
          <bitfield name="PFM_UC2WPLOCK" caption="User Configuration Page 2 Write Protection Lock" mask="0x1000000"/>
        </register>
        <register name="FUCFG9" offset="0x64" rw="RW" size="4" access-size="4" caption="User Configuration 9 (RAM BISR and ECC Configuraiton)">
        </register>
        <register name="FUCFG10" offset="0x68" rw="RW" size="4" access-size="4" caption="IDAU_NONSECA">
          <bitfield name="BOOTROM_NONSECA" caption="BOOTROM NONSECA" mask="0xFFFFFFFF"/>
        </register>
        <register name="FUCFG11" offset="0x6C" rw="RW" size="4" access-size="4" caption="IDAU_NONSECB">
          <bitfield name="BOOTROM_NONSECB" caption="BOOTROM NONSECB" mask="0xFFFFFFFF"/>
        </register>
        <register name="FUCFG12" offset="0x70" rw="RW" size="4" access-size="4" caption="IDAU_NONSECC">
          <bitfield name="BOOTROM_NONSECC" caption="BOOTROM NONSECC" mask="0xFFFFFFFF"/>
        </register>
        <register name="FUCFG13" offset="0x74" rw="RW" size="4" access-size="4" caption="IDAU_NONSECAHB">
          <bitfield name="BOOTROM_NONSECAHB" caption="BOOTROM NONSECAHB" mask="0xFFFFFFFF"/>
        </register>
        <register name="FUCFG14" offset="0x78" rw="RW" size="4" access-size="4" caption="PFM IDAU Configuration">
          <bitfield name="ANS" caption="Non-secure Flash application size" mask="0x1FF"/>
          <bitfield name="ANSC" caption="Non-secure callable Flash application size" mask="0x10000"/>
        </register>
        <register name="FUCFG15" offset="0x7C" rw="RW" size="4" access-size="4" caption="RAM IDAU Configuration">
          <bitfield name="RNS" caption="Non-secure RAM size" mask="0x7F"/>
        </register>
        <register name="FUCFG16" offset="0x80" rw="RW" size="4" access-size="4" caption="User Configuration 16 (HSM Firmware Metadata 0 Address)">
          <bitfield name="HSM_PTRMETA0" caption="HSM Firmware Metadata pointer 0" mask="0xFFFFFFFF"/>
        </register>
        <register name="FUCFG24" offset="0xA0" rw="RW" size="4" access-size="4" caption="User Configuration 24 (HSM Firmware Metadata 1 Address)">
          <bitfield name="HSM_PTRMETA1" caption="HSM Firmware Metadata pointer 1" mask="0xFFFFFFFF"/>
        </register>
      </register-group>
      <value-group name="BLDRCFG__BROM_EN_BFMCHK">
        <value name="NONE" caption="No verification" value="0x0"/>
        <value name="CRC32" caption="Verify using crc32" value="0x1"/>
      </value-group>
      <value-group name="DAL__CPU0">
        <value name="DAL0" caption="FCW_DAL0_VALUE" value="0x81"/>
        <value name="DAL1" caption="FCW_DAL1_VALUE" value="0x99"/>
        <value name="DAL2" caption="FCW_DAL2_VALUE" value="0xDB"/>
      </value-group>
      <value-group name="DAL__CPU1">
        <value name="DAL0" caption="FCW_DAL0_VALUE" value="0x81"/>
        <value name="DAL1" caption="FCW_DAL1_VALUE" value="0x99"/>
        <value name="DAL2" caption="FCW_DAL2_VALUE" value="0xDB"/>
      </value-group>
    </module>
    <module name="GCLK" id="03726" name2="clk_gclk_u2122_v1" version="1d0" caption="Generic Clock Generator">
      <register-group name="GCLK" caption="Generic Clock Generator">
        <register name="CTRLA" offset="0x0" rw="RW" access="WSYNC" size="1" initval="0x00" caption="Control">
          <bitfield name="SWRST" caption="Software Reset" mask="0x1"/>
        </register>
        <register name="SYNCBUSY" offset="0x4" rw="R" size="4" initval="0x00000000" caption="Synchronization Busy">
          <bitfield name="SWRST" caption="Software Reset Synchronization Busy bit" mask="0x1"/>
          <bitfield name="GENCTRL0" caption="Generic Clock Generator Control 0 Synchronization Busy bit" mask="0x4"/>
          <bitfield name="GENCTRL1" caption="Generic Clock Generator Control 1 Synchronization Busy bit" mask="0x8"/>
          <bitfield name="GENCTRL2" caption="Generic Clock Generator Control 2 Synchronization Busy bit" mask="0x10"/>
          <bitfield name="GENCTRL3" caption="Generic Clock Generator Control 3 Synchronization Busy bit" mask="0x20"/>
          <bitfield name="GENCTRL4" caption="Generic Clock Generator Control 4 Synchronization Busy bit" mask="0x40"/>
          <bitfield name="GENCTRL5" caption="Generic Clock Generator Control 5 Synchronization Busy bit" mask="0x80"/>
          <bitfield name="GENCTRL6" caption="Generic Clock Generator Control 6 Synchronization Busy bit" mask="0x100"/>
          <bitfield name="GENCTRL7" caption="Generic Clock Generator Control 7 Synchronization Busy bit" mask="0x200"/>
          <bitfield name="GENCTRL8" caption="Generic Clock Generator Control 8 Synchronization Busy bit" mask="0x400"/>
          <bitfield name="GENCTRL9" caption="Generic Clock Generator Control 9 Synchronization Busy bit" mask="0x800"/>
          <bitfield name="GENCTRL10" caption="Generic Clock Generator Control 10 Synchronization Busy bit" mask="0x1000"/>
          <bitfield name="GENCTRL11" caption="Generic Clock Generator Control 11 Synchronization Busy bit" mask="0x2000"/>
        </register>
        <register name="GENCTRL" offset="0x20" rw="RW" access="WSYNC" size="4" count="12" initval="0x00000000" caption="Generic Clock Generator Control">
          <bitfield name="SRC" caption="Source Select" mask="0xF" values="GENCTRL__SRC"/>
          <bitfield name="GENEN" caption="Generic Clock Generator Enable" mask="0x100"/>
          <bitfield name="IDC" caption="Improve Duty Cycle" mask="0x200"/>
          <bitfield name="OOV" caption="Output Off Value" mask="0x400"/>
          <bitfield name="OE" caption="Output Enable" mask="0x800"/>
          <bitfield name="DIVSEL" caption="Divide Selection" mask="0x1000" values="GENCTRL__DIVSEL"/>
          <bitfield name="RUNSTDBY" caption="Run in Standby" mask="0x2000"/>
          <bitfield name="DIV" caption="Division Factor" mask="0xFFFF0000"/>
        </register>
        <register name="PCHCTRL" offset="0x80" rw="RW" size="4" count="48" initval="0x00000000" caption="Peripheral Clock Control">
          <bitfield name="GEN" caption="Generic Clock Generator" mask="0xF" values="PCHCTRL__GEN"/>
          <bitfield name="CHEN" caption="Channel Enable" mask="0x40"/>
          <bitfield name="WRTLOCK" caption="Write Lock" mask="0x80"/>
        </register>
      </register-group>
      <value-group name="GENCTRL__SRC">
        <value name="XOSC" caption="XOSC0 oscillator output" value="0"/>
        <value name="GCLKIN" caption="Generator input pad" value="1"/>
        <value name="GCLKGEN1" caption="Generic clock generator 1 output" value="2"/>
        <value name="OSCULP32K" caption="OSCULP32K oscillator output" value="3"/>
        <value name="XOSC32K" caption="XOSC32K oscillator output" value="4"/>
        <value name="DFLL" caption="DFLL output" value="5"/>
        <value name="PLL0_0" caption="Frac Divider PLL0 output 0" value="6"/>
        <value name="PLL0_1" caption="PLL0 output 1" value="7"/>
        <value name="PLL0_2" caption="PLL0 output 2" value="8"/>
        <value name="PLL0_3" caption="PLL0 output 3" value="9"/>
        <value name="PLL0_4" caption="PLL0 output 4" value="10"/>
        <value name="PLL0_5" caption="PLL0 output 5" value="11"/>
      </value-group>
      <value-group name="GENCTRL__DIVSEL">
        <value name="DIV1" caption="Divide input directly by divider factor" value="0x0"/>
        <value name="DIV2" caption="Divide input by 2^(divider factor+ 1)" value="0x1"/>
      </value-group>
      <value-group name="PCHCTRL__GEN">
        <value name="GCLK0" caption="Generic clock generator 0" value="0x0"/>
        <value name="GCLK1" caption="Generic clock generator 1" value="0x1"/>
        <value name="GCLK2" caption="Generic clock generator 2" value="0x2"/>
        <value name="GCLK3" caption="Generic clock generator 3" value="0x3"/>
        <value name="GCLK4" caption="Generic clock generator 4" value="0x4"/>
        <value name="GCLK5" caption="Generic clock generator 5" value="0x5"/>
        <value name="GCLK6" caption="Generic clock generator 6" value="0x6"/>
        <value name="GCLK7" caption="Generic clock generator 7" value="0x7"/>
        <value name="GCLK8" caption="Generic clock generator 8" value="0x8"/>
        <value name="GCLK9" caption="Generic clock generator 9" value="0x9"/>
        <value name="GCLK10" caption="Generic clock generator 10" value="0xA"/>
        <value name="GCLK11" caption="Generic clock generator 11" value="0xB"/>
      </value-group>
    </module>
    <module name="HMATRIX2" id="bus_hmatrix2_v5" name2="bus_hmatrix2_v5" version="5f0" caption="HSB Matrix">
      <register-group name="PRS" size="0x8">
        <register name="PRAS" offset="0x0" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Priority A for Slave">
          <bitfield name="M0PR" caption="Master 0 Priority" mask="0x3"/>
          <bitfield name="LQOSEN0" caption="Latency Quality Of Service Enable for Master 0" mask="0x4"/>
          <bitfield name="M1PR" caption="Master 1 Priority" mask="0x30"/>
          <bitfield name="LQOSEN1" caption="Latency Quality Of Service Enable for Master 1" mask="0x40"/>
          <bitfield name="M2PR" caption="Master 2 Priority" mask="0x300"/>
          <bitfield name="LQOSEN2" caption="Latency Quality Of Service Enable for Master 2" mask="0x400"/>
          <bitfield name="M3PR" caption="Master 3 Priority" mask="0x3000"/>
          <bitfield name="LQOSEN3" caption="Latency Quality Of Service Enable for Master 3" mask="0x4000"/>
          <bitfield name="M4PR" caption="Master 4 Priority" mask="0x30000"/>
          <bitfield name="LQOSEN4" caption="Latency Quality Of Service Enable for Master 4" mask="0x40000"/>
          <bitfield name="M5PR" caption="Master 5 Priority" mask="0x300000"/>
          <bitfield name="LQOSEN5" caption="Latency Quality Of Service Enable for Master 5" mask="0x400000"/>
          <bitfield name="M6PR" caption="Master 6 Priority" mask="0x3000000"/>
          <bitfield name="LQOSEN6" caption="Latency Quality Of Service Enable for Master 6" mask="0x4000000"/>
          <bitfield name="M7PR" caption="Master 7 Priority" mask="0x30000000"/>
          <bitfield name="LQOSEN7" caption="Latency Quality Of Service Enable for Master 7" mask="0x40000000"/>
        </register>
        <register name="PRBS" offset="0x4" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Priority B for Slave">
          <bitfield name="M8PR" caption="Master 8 Priority" mask="0x3"/>
          <bitfield name="LQOSEN8" caption="Latency Quality Of Service Enable for Master 8" mask="0x4"/>
          <bitfield name="M9PR" caption="Master 9 Priority" mask="0x30"/>
          <bitfield name="LQOSEN9" caption="Latency Quality Of Service Enable for Master 9" mask="0x40"/>
          <bitfield name="M10PR" caption="Master 10 Priority" mask="0x300"/>
          <bitfield name="LQOSEN10" caption="Latency Quality Of Service Enable for Master 10" mask="0x400"/>
          <bitfield name="M11PR" caption="Master 11 Priority" mask="0x3000"/>
          <bitfield name="LQOSEN11" caption="Latency Quality Of Service Enable for Master 11" mask="0x4000"/>
          <bitfield name="M12PR" caption="Master 12 Priority" mask="0x30000"/>
          <bitfield name="LQOSEN12" caption="Latency Quality Of Service Enable for Master 12" mask="0x40000"/>
          <bitfield name="M13PR" caption="Master 13 Priority" mask="0x300000"/>
          <bitfield name="LQOSEN13" caption="Latency Quality Of Service Enable for Master 13" mask="0x400000"/>
          <bitfield name="M14PR" caption="Master 14 Priority" mask="0x3000000"/>
          <bitfield name="LQOSEN14" caption="Latency Quality Of Service Enable for Master 14" mask="0x4000000"/>
          <bitfield name="M15PR" caption="Master 15 Priority" mask="0x30000000"/>
          <bitfield name="LQOSEN15" caption="Latency Quality Of Service Enable for Master 15" mask="0x40000000"/>
        </register>
      </register-group>
      <register-group name="HMATRIX2" caption="HSB Matrix">
        <register name="MCFG" offset="0x0" rw="RW" size="4" access-size="4" count="16" initval="0x00000002" caption="Master Configuration">
          <bitfield name="ULBT" caption="Undefined Length Burst Type" mask="0x7" values="MCFG__ULBT"/>
        </register>
        <register name="SCFG" offset="0x40" rw="RW" size="4" access-size="4" count="13" initval="0x00000010" caption="Slave Configuration">
          <bitfield name="SLOT_CYCLE" caption="Maximum Number of Allowed Cycles for a Burst" mask="0x1FF"/>
          <bitfield name="DEFMSTR_TYPE" caption="Default Master Type" mask="0x30000" values="SCFG__DEFMSTR_TYPE"/>
          <bitfield name="FIXED_DEFMSTR" caption="Fixed Index of Default Master" mask="0x3C0000"/>
        </register>
        <register-group name="PRS" name-in-module="PRS" offset="0x080" size="0x8" count="13"/>
        <register name="MRCR" offset="0x100" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Master Remap Control">
          <bitfield name="RCB0" caption="Remap Command Bit for Master 0" mask="0x1" values="MRCR__RCB"/>
          <bitfield name="RCB1" caption="Remap Command Bit for Master 1" mask="0x2" values="MRCR__RCB"/>
          <bitfield name="RCB2" caption="Remap Command Bit for Master 2" mask="0x4" values="MRCR__RCB"/>
          <bitfield name="RCB3" caption="Remap Command Bit for Master 3" mask="0x8" values="MRCR__RCB"/>
          <bitfield name="RCB4" caption="Remap Command Bit for Master 4" mask="0x10" values="MRCR__RCB"/>
          <bitfield name="RCB5" caption="Remap Command Bit for Master 5" mask="0x20" values="MRCR__RCB"/>
          <bitfield name="RCB6" caption="Remap Command Bit for Master 6" mask="0x40" values="MRCR__RCB"/>
          <bitfield name="RCB7" caption="Remap Command Bit for Master 7" mask="0x80" values="MRCR__RCB"/>
          <bitfield name="RCB8" caption="Remap Command Bit for Master 8" mask="0x100" values="MRCR__RCB"/>
          <bitfield name="RCB9" caption="Remap Command Bit for Master 9" mask="0x200" values="MRCR__RCB"/>
          <bitfield name="RCB10" caption="Remap Command Bit for Master 10" mask="0x400" values="MRCR__RCB"/>
          <bitfield name="RCB11" caption="Remap Command Bit for Master 11" mask="0x800" values="MRCR__RCB"/>
          <bitfield name="RCB12" caption="Remap Command Bit for Master 12" mask="0x1000" values="MRCR__RCB"/>
          <bitfield name="RCB13" caption="Remap Command Bit for Master 13" mask="0x2000" values="MRCR__RCB"/>
          <bitfield name="RCB14" caption="Remap Command Bit for Master 14" mask="0x4000" values="MRCR__RCB"/>
          <bitfield name="RCB15" caption="Remap Command Bit for Master 15" mask="0x8000" values="MRCR__RCB"/>
        </register>
        <register name="SFR" offset="0x110" rw="RW" size="4" access-size="4" count="13" initval="0x00000000" caption="Special Function">
          <bitfield name="SFR" caption="Special Function Register" mask="0xFFFFFFFF"/>
        </register>
        <register name="MEIER" offset="0x150" rw="W" size="4" access-size="4" atomic-op="set:MEIMR" caption="Master Error Interrupt Enable">
          <bitfield name="MERR0" caption="Master 0 Access Error" mask="0x1"/>
          <bitfield name="MERR1" caption="Master 1 Access Error" mask="0x2"/>
          <bitfield name="MERR2" caption="Master 2 Access Error" mask="0x4"/>
          <bitfield name="MERR3" caption="Master 3 Access Error" mask="0x8"/>
          <bitfield name="MERR4" caption="Master 4 Access Error" mask="0x10"/>
          <bitfield name="MERR5" caption="Master 5 Access Error" mask="0x20"/>
          <bitfield name="MERR6" caption="Master 6 Access Error" mask="0x40"/>
          <bitfield name="MERR7" caption="Master 7 Access Error" mask="0x80"/>
          <bitfield name="MERR8" caption="Master 8 Access Error" mask="0x100"/>
          <bitfield name="MERR9" caption="Master 9 Access Error" mask="0x200"/>
          <bitfield name="MERR10" caption="Master 10 Access Error" mask="0x400"/>
          <bitfield name="MERR11" caption="Master 11 Access Error" mask="0x800"/>
          <bitfield name="MERR12" caption="Master 12 Access Error" mask="0x1000"/>
          <bitfield name="MERR13" caption="Master 13 Access Error" mask="0x2000"/>
          <bitfield name="MERR14" caption="Master 14 Access Error" mask="0x4000"/>
          <bitfield name="MERR15" caption="Master 15 Access Error" mask="0x8000"/>
        </register>
        <register name="MEIDR" offset="0x154" rw="W" size="4" access-size="4" atomic-op="clear:MEIMR" caption="Master Error Interrupt Disable">
          <bitfield name="MERR0" caption="Master 0 Access Error" mask="0x1"/>
          <bitfield name="MERR1" caption="Master 1 Access Error" mask="0x2"/>
          <bitfield name="MERR2" caption="Master 2 Access Error" mask="0x4"/>
          <bitfield name="MERR3" caption="Master 3 Access Error" mask="0x8"/>
          <bitfield name="MERR4" caption="Master 4 Access Error" mask="0x10"/>
          <bitfield name="MERR5" caption="Master 5 Access Error" mask="0x20"/>
          <bitfield name="MERR6" caption="Master 6 Access Error" mask="0x40"/>
          <bitfield name="MERR7" caption="Master 7 Access Error" mask="0x80"/>
          <bitfield name="MERR8" caption="Master 8 Access Error" mask="0x100"/>
          <bitfield name="MERR9" caption="Master 9 Access Error" mask="0x200"/>
          <bitfield name="MERR10" caption="Master 10 Access Error" mask="0x400"/>
          <bitfield name="MERR11" caption="Master 11 Access Error" mask="0x800"/>
          <bitfield name="MERR12" caption="Master 12 Access Error" mask="0x1000"/>
          <bitfield name="MERR13" caption="Master 13 Access Error" mask="0x2000"/>
          <bitfield name="MERR14" caption="Master 14 Access Error" mask="0x4000"/>
          <bitfield name="MERR15" caption="Master 15 Access Error" mask="0x8000"/>
        </register>
        <register name="MEIMR" offset="0x158" rw="R" size="4" access-size="4" caption="Master Error Interrupt Mask">
          <bitfield name="MERR0" caption="Master 0 Access Error" mask="0x1"/>
          <bitfield name="MERR1" caption="Master 1 Access Error" mask="0x2"/>
          <bitfield name="MERR2" caption="Master 2 Access Error" mask="0x4"/>
          <bitfield name="MERR3" caption="Master 3 Access Error" mask="0x8"/>
          <bitfield name="MERR4" caption="Master 4 Access Error" mask="0x10"/>
          <bitfield name="MERR5" caption="Master 5 Access Error" mask="0x20"/>
          <bitfield name="MERR6" caption="Master 6 Access Error" mask="0x40"/>
          <bitfield name="MERR7" caption="Master 7 Access Error" mask="0x80"/>
          <bitfield name="MERR8" caption="Master 8 Access Error" mask="0x100"/>
          <bitfield name="MERR9" caption="Master 9 Access Error" mask="0x200"/>
          <bitfield name="MERR10" caption="Master 10 Access Error" mask="0x400"/>
          <bitfield name="MERR11" caption="Master 11 Access Error" mask="0x800"/>
          <bitfield name="MERR12" caption="Master 12 Access Error" mask="0x1000"/>
          <bitfield name="MERR13" caption="Master 13 Access Error" mask="0x2000"/>
          <bitfield name="MERR14" caption="Master 14 Access Error" mask="0x4000"/>
          <bitfield name="MERR15" caption="Master 15 Access Error" mask="0x8000"/>
        </register>
        <register name="MESR" offset="0x15C" rw="R" size="4" access-size="4" atomic-op="clear:MESR" caption="Master Error Status">
          <bitfield name="MERR0" caption="Master 0 Access Error" mask="0x1"/>
          <bitfield name="MERR1" caption="Master 1 Access Error" mask="0x2"/>
          <bitfield name="MERR2" caption="Master 2 Access Error" mask="0x4"/>
          <bitfield name="MERR3" caption="Master 3 Access Error" mask="0x8"/>
          <bitfield name="MERR4" caption="Master 4 Access Error" mask="0x10"/>
          <bitfield name="MERR5" caption="Master 5 Access Error" mask="0x20"/>
          <bitfield name="MERR6" caption="Master 6 Access Error" mask="0x40"/>
          <bitfield name="MERR7" caption="Master 7 Access Error" mask="0x80"/>
          <bitfield name="MERR8" caption="Master 8 Access Error" mask="0x100"/>
          <bitfield name="MERR9" caption="Master 9 Access Error" mask="0x200"/>
          <bitfield name="MERR10" caption="Master 10 Access Error" mask="0x400"/>
          <bitfield name="MERR11" caption="Master 11 Access Error" mask="0x800"/>
          <bitfield name="MERR12" caption="Master 12 Access Error" mask="0x1000"/>
          <bitfield name="MERR13" caption="Master 13 Access Error" mask="0x2000"/>
          <bitfield name="MERR14" caption="Master 14 Access Error" mask="0x4000"/>
          <bitfield name="MERR15" caption="Master 15 Access Error" mask="0x8000"/>
        </register>
        <register name="MEAR" offset="0x160" rw="R" size="4" access-size="4" count="16" caption="Master Error Address">
        </register>
      </register-group>
      <value-group name="MCFG__ULBT">
        <value name="INFINITE" caption="Infinite Length" value="0"/>
        <value name="SINGLE" caption="Single Access" value="1"/>
        <value name="FOUR_BEAT" caption="Four Beat Burst" value="2"/>
        <value name="EIGHT_BEAT" caption="Eight Beat Burst" value="3"/>
        <value name="SIXTEEN_BEAT" caption="Sixteen Beat Burst" value="4"/>
      </value-group>
      <value-group name="SCFG__DEFMSTR_TYPE">
        <value name="NO_DEFAULT" caption="No Default Master. At the end of current slave access, if no other master request is pending, the slave is deconnected from all masters. This resusts in having a one cycle latency for the first transfer of a burst." value="0"/>
        <value name="LAST_DEFAULT" caption="Last Default Master At the end of current slave access, if no other master request is pending, the slave stay connected with the last master havingaccessed it.This resusts in not having the one cycle latency when the last master re-trying access on the slave." value="1"/>
        <value name="FIXED_DEFAULT" caption="Fixed Default Master At the end of current slave access, if no other master request is pending, the slave connects with fixed master which numberis in FIXED_DEFMSTR register.This resusts in not having the one cycle latency when the fixed master re-trying access on the slave." value="2"/>
      </value-group>
      <value-group name="MRCR__RCB">
        <value name="DIS" caption="Disable remapped address decoding for master" value="0"/>
        <value name="ENA" caption="Enable remapped address decoding for master" value="1"/>
      </value-group>
    </module>
    <module name="ICB" id="SYSTEM_IP" version="1.0.0" caption="Implementation Control Block">
      <register-group name="ICB" caption="Implementation Control Block">
        <register name="ICTR" offset="0x4" rw="R" size="4" access-size="4" caption="Interrupt Controller Type Register">
          <bitfield name="INTLINESNUM" caption="Interrupt line set number" mask="0xF"/>
        </register>
        <register name="ACTLR" offset="0x8" rw="RW" size="4" access-size="4" caption="Auxiliary Control Register">
        </register>
        <register name="CPPWR" offset="0xC" rw="RW" size="4" access-size="4" caption="Coprocessor Power Control Register">
          <bitfield name="SU0" caption="State UNKNOWN 0" mask="0x1"/>
          <bitfield name="SUS0" caption="State UNKNOWN Secure only 0" mask="0x2"/>
          <bitfield name="SU1" caption="State UNKNOWN 1" mask="0x4"/>
          <bitfield name="SUS1" caption="State UNKNOWN Secure only 1" mask="0x8"/>
          <bitfield name="SU2" caption="State UNKNOWN 2" mask="0x10"/>
          <bitfield name="SUS2" caption="State UNKNOWN Secure only 2" mask="0x20"/>
          <bitfield name="SU3" caption="State UNKNOWN 3" mask="0x40"/>
          <bitfield name="SUS3" caption="State UNKNOWN Secure only 3" mask="0x80"/>
          <bitfield name="SU4" caption="State UNKNOWN 4" mask="0x100"/>
          <bitfield name="SUS4" caption="State UNKNOWN Secure only 4" mask="0x200"/>
          <bitfield name="SU5" caption="State UNKNOWN 5" mask="0x400"/>
          <bitfield name="SUS5" caption="State UNKNOWN Secure only 5" mask="0x800"/>
          <bitfield name="SU6" caption="State UNKNOWN 6" mask="0x1000"/>
          <bitfield name="SUS6" caption="State UNKNOWN Secure only 6" mask="0x2000"/>
          <bitfield name="SU7" caption="State UNKNOWN 7" mask="0x4000"/>
          <bitfield name="SUS7" caption="State UNKNOWN Secure only 7" mask="0x8000"/>
          <bitfield name="SU10" caption="State UNKNOWN 10" mask="0x100000"/>
          <bitfield name="SUS10" caption="State UNKNOWN Secure only 10" mask="0x200000"/>
          <bitfield name="SU11" caption="State UNKNOWN 11" mask="0x400000"/>
          <bitfield name="SUS11" caption="State UNKNOWN Secure only 11" mask="0x800000"/>
        </register>
      </register-group>
    </module>
    <module name="IDAU" id="04250" name2="sec_idau_v3" version="3a0" caption="Implementation Defined Attribution Unit">
      <register-group name="REGIONS" size="0x10">
        <register name="RCTRL" offset="0x0" rw="W" size="4" initval="0x00000000" caption="Region Control">
          <mode name="BLOCK" caption="Block Based Region"/>
          <mode name="WATERMARK" caption="Watermark Based Region"/>
          <bitfield modes="BLOCK" name="ARG" caption="Command Argument (Block ID)" mask="0x1F"/>
          <bitfield modes="WATERMARK" name="ARG" caption="Command Argument (Watermark)" mask="0xFFFFFF"/>
          <bitfield modes="BLOCK" name="CMD" caption="Command" mask="0xFF000000" values="RCTRL_BLOCK__CMD"/>
          <bitfield modes="WATERMARK" name="CMD" caption="Command" mask="0xFF000000" values="RCTRL_WATERMARK__CMD"/>
        </register>
        <register name="RSTATUSA" offset="0x4" rw="R" size="4" initval="0x00000000" caption="Region Status A">
          <bitfield name="TYPE" caption="IDAU Region Type" mask="0xF" values="RSTATUSA__TYPE"/>
          <bitfield name="GRAN" caption="Region Granularity" mask="0x3F00" values="RSTATUSA__GRAN"/>
          <bitfield name="MAXSZ" caption="Command Argument Maximum Size" mask="0x3F0000"/>
        </register>
        <register name="RSTATUSB" offset="0x8" rw="R" size="4" initval="0x00000000" caption="Region Status B">
          <mode name="BLOCK" caption="Block Based Region"/>
          <mode name="WATERMARK" caption="Watermark Based Region"/>
          <bitfield modes="BLOCK" name="NONSEC" caption="Block Based Region Non-Secure State" mask="0xFFFFFFFF"/>
          <bitfield modes="WATERMARK" name="SIZE" caption="Watermark Based Region Size in Bytes" mask="0xFFFFFFFF"/>
        </register>
        <register name="RSTATUSC" offset="0xC" rw="R" size="4" initval="0x00000000" caption="Region Status C">
          <mode name="BLOCK"/>
          <mode name="LINK"/>
          <bitfield modes="LINK" name="RGN" caption="Linked IDAU Region ID" mask="0xFF"/>
          <bitfield modes="LINK" name="BLK" caption="Linked IDAU Region Block ID" mask="0x1F00"/>
          <bitfield modes="BLOCK" name="CST" caption="Constant Block Configuration" mask="0xFFFFFFFF"/>
        </register>
      </register-group>
      <register-group name="IDAU" caption="Implementation Defined Attribution Unit">
        <register name="CTRL" offset="0x0" rw="W" size="4" initval="0x00000000" caption="Control">
          <bitfield name="CMD" caption="Command Register" mask="0xFFFF0000" values="CTRL__CMD"/>
        </register>
        <register name="STATUSA" offset="0x4" rw="R" size="4" caption="Status A">
          <bitfield name="ENABLE" caption="Enable" mask="0x1"/>
          <bitfield name="WLCK" caption="Write Lock" mask="0x2"/>
          <bitfield name="NBRG" caption="Number Of IDAU Regions" mask="0x1FF00"/>
        </register>
        <register name="STATUSB" offset="0x8" rw="RW" size="4" atomic-op="clear:STATUSB" initval="0x00000000" caption="Status B">
          <bitfield name="CFGERR" caption="Configuration Error" mask="0x1"/>
        </register>
        <register-group name="REGIONS" name-in-module="REGIONS" offset="0x1000" size="0x10" count="256"/>
      </register-group>
      <value-group name="RCTRL_BLOCK__CMD">
        <value name="CLRNONSEC" caption="Clear IDAU region x Non-Secure State of block ARG (RSTATUSB[x].NONSEC[ARG]=0)" value="0x5A"/>
        <value name="SETNONSEC" caption="Set IDAU region x Non-Secure State of block ARG (RSTATUSB[x].NONSEC[ARG]=1)" value="0x5B"/>
      </value-group>
      <value-group name="RCTRL_WATERMARK__CMD">
        <value name="WRSZ" caption="Write IDAU region x Size (RSTATUSB[x].SIZE=ARG)" value="0x5C"/>
      </value-group>
      <value-group name="RSTATUSA__TYPE">
        <value name="INVALID" caption="Region is invalid" value="0x0"/>
        <value name="SEC" caption="Region is secure" value="0x1"/>
        <value name="NONSEC" caption="Region is non secure" value="0x2"/>
        <value name="NONSEC_W" caption="Region is non secure, the associated register group implements a watermark configuration" value="0x3"/>
        <value name="SECnNONSEC_B" caption="Region is either secure or non-secure, the associated register group implements a block configuration" value="0x4"/>
        <value name="SECnNONSEC_L" caption="Region is either secure or non-secure, configuration is linked to another IDAU region configuration bit (the linked configuration bit identification info is readable from the RSTATUSC register inside the same register group)" value="0x5"/>
        <value name="NSC_W" caption="Region is non-secure callable, the associated register group implements a watermark configuration" value="0x6"/>
        <value name="EXEMPT_B" caption="Region is exempt from security, the associated register group implements a block configuration" value="0x7"/>
      </value-group>
      <value-group name="RSTATUSA__GRAN">
        <value name="GRAN_NA" caption="Not Applicable" value="0x0"/>
        <value name="GRAN_32B" caption="" value="0x5"/>
        <value name="GRAN_64B" caption="" value="0x6"/>
        <value name="GRAN_128B" caption="" value="0x7"/>
        <value name="GRAN_256B" caption="" value="0x8"/>
        <value name="GRAN_512B" caption="" value="0x9"/>
        <value name="GRAN_1KB" caption="" value="0xA"/>
        <value name="GRAN_2KB" caption="" value="0xB"/>
        <value name="GRAN_4KB" caption="" value="0xC"/>
        <value name="GRAN_8KB" caption="" value="0xD"/>
        <value name="GRAN_16KB" caption="" value="0xE"/>
        <value name="GRAN_32KB" caption="" value="0xF"/>
        <value name="GRAN_64KB" caption="" value="0x10"/>
        <value name="GRAN_128KB" caption="" value="0x11"/>
        <value name="GRAN_256KB" caption="" value="0x12"/>
        <value name="GRAN_512KB" caption="" value="0x13"/>
        <value name="GRAN_1MB" caption="" value="0x14"/>
        <value name="GRAN_2MB" caption="" value="0x15"/>
        <value name="GRAN_4MB" caption="" value="0x16"/>
        <value name="GRAN_8MB" caption="" value="0x17"/>
        <value name="GRAN_16MB" caption="" value="0x18"/>
        <value name="GRAN_32MB" caption="" value="0x19"/>
        <value name="GRAN_64MB" caption="" value="0x1A"/>
        <value name="GRAN_128MB" caption="" value="0x1B"/>
        <value name="GRAN_256MB" caption="" value="0x1C"/>
        <value name="GRAN_512MB" caption="" value="0x1D"/>
        <value name="GRAN_1GB" caption="" value="0x1E"/>
        <value name="GRAN_2GB" caption="" value="0x1F"/>
        <value name="GRAN_4GB" caption="" value="0x20"/>
      </value-group>
      <value-group name="CTRL__CMD">
        <value name="ENABLE" caption="Module Enable" value="0xA501"/>
        <value name="DISABLE" caption="Module Disable" value="0xA502"/>
        <value name="WLCK" caption="Write Lock" value="0xA503"/>
      </value-group>
    </module>
    <module name="ITM" id="SYSTEM_IP" version="1.0.0" caption="Instrumentation Macrocell">
      <register-group name="ITM" caption="Instrumentation Macrocell">
        <register name="STIM" offset="0x0" rw="RW" size="4" access-size="4" count="256" caption="ITM Stimulus Port Register n">
          <mode name="DEFAULT"/>
          <mode name="WRITE"/>
          <bitfield modes="DEFAULT" name="FIFOREADY" caption="Stimulus port can accept data" mask="0x1"/>
          <bitfield modes="DEFAULT" name="DISABLED" caption="Stimulus port enabled" mask="0x2"/>
          <bitfield modes="WRITE" name="STIMULUS" caption="Stimulus data" mask="0xFFFFFFFF"/>
        </register>
        <register name="TER" offset="0xE00" rw="RW" size="4" access-size="4" count="8" caption="ITM Trace Enable Register n">
          <bitfield name="STIMENA0" caption="Stimulus port 0 enabled" mask="0x1"/>
          <bitfield name="STIMENA1" caption="Stimulus port 1 enabled" mask="0x2"/>
          <bitfield name="STIMENA2" caption="Stimulus port 2 enabled" mask="0x4"/>
          <bitfield name="STIMENA3" caption="Stimulus port 3 enabled" mask="0x8"/>
          <bitfield name="STIMENA4" caption="Stimulus port 4 enabled" mask="0x10"/>
          <bitfield name="STIMENA5" caption="Stimulus port 5 enabled" mask="0x20"/>
          <bitfield name="STIMENA6" caption="Stimulus port 6 enabled" mask="0x40"/>
          <bitfield name="STIMENA7" caption="Stimulus port 7 enabled" mask="0x80"/>
          <bitfield name="STIMENA8" caption="Stimulus port 8 enabled" mask="0x100"/>
          <bitfield name="STIMENA9" caption="Stimulus port 9 enabled" mask="0x200"/>
          <bitfield name="STIMENA10" caption="Stimulus port 10 enabled" mask="0x400"/>
          <bitfield name="STIMENA11" caption="Stimulus port 11 enabled" mask="0x800"/>
          <bitfield name="STIMENA12" caption="Stimulus port 12 enabled" mask="0x1000"/>
          <bitfield name="STIMENA13" caption="Stimulus port 13 enabled" mask="0x2000"/>
          <bitfield name="STIMENA14" caption="Stimulus port 14 enabled" mask="0x4000"/>
          <bitfield name="STIMENA15" caption="Stimulus port 15 enabled" mask="0x8000"/>
          <bitfield name="STIMENA16" caption="Stimulus port 16 enabled" mask="0x10000"/>
          <bitfield name="STIMENA17" caption="Stimulus port 17 enabled" mask="0x20000"/>
          <bitfield name="STIMENA18" caption="Stimulus port 18 enabled" mask="0x40000"/>
          <bitfield name="STIMENA19" caption="Stimulus port 19 enabled" mask="0x80000"/>
          <bitfield name="STIMENA20" caption="Stimulus port 20 enabled" mask="0x100000"/>
          <bitfield name="STIMENA21" caption="Stimulus port 21 enabled" mask="0x200000"/>
          <bitfield name="STIMENA22" caption="Stimulus port 22 enabled" mask="0x400000"/>
          <bitfield name="STIMENA23" caption="Stimulus port 23 enabled" mask="0x800000"/>
          <bitfield name="STIMENA24" caption="Stimulus port 24 enabled" mask="0x1000000"/>
          <bitfield name="STIMENA25" caption="Stimulus port 25 enabled" mask="0x2000000"/>
          <bitfield name="STIMENA26" caption="Stimulus port 26 enabled" mask="0x4000000"/>
          <bitfield name="STIMENA27" caption="Stimulus port 27 enabled" mask="0x8000000"/>
          <bitfield name="STIMENA28" caption="Stimulus port 28 enabled" mask="0x10000000"/>
          <bitfield name="STIMENA29" caption="Stimulus port 29 enabled" mask="0x20000000"/>
          <bitfield name="STIMENA30" caption="Stimulus port 30 enabled" mask="0x40000000"/>
          <bitfield name="STIMENA31" caption="Stimulus port 31 enabled" mask="0x80000000"/>
        </register>
        <register name="TPR" offset="0xE40" rw="RW" size="4" access-size="4" caption="ITM Trace Privilege Register">
          <bitfield name="PRIVMASK0" caption="Privilege mask for stimulus port byte 0" mask="0x1"/>
          <bitfield name="PRIVMASK1" caption="Privilege mask for stimulus port byte 1" mask="0x2"/>
          <bitfield name="PRIVMASK2" caption="Privilege mask for stimulus port byte 2" mask="0x4"/>
          <bitfield name="PRIVMASK3" caption="Privilege mask for stimulus port byte 3" mask="0x8"/>
          <bitfield name="PRIVMASK4" caption="Privilege mask for stimulus port byte 4" mask="0x10"/>
          <bitfield name="PRIVMASK5" caption="Privilege mask for stimulus port byte 5" mask="0x20"/>
          <bitfield name="PRIVMASK6" caption="Privilege mask for stimulus port byte 6" mask="0x40"/>
          <bitfield name="PRIVMASK7" caption="Privilege mask for stimulus port byte 7" mask="0x80"/>
          <bitfield name="PRIVMASK8" caption="Privilege mask for stimulus port byte 8" mask="0x100"/>
          <bitfield name="PRIVMASK9" caption="Privilege mask for stimulus port byte 9" mask="0x200"/>
          <bitfield name="PRIVMASK10" caption="Privilege mask for stimulus port byte 10" mask="0x400"/>
          <bitfield name="PRIVMASK11" caption="Privilege mask for stimulus port byte 11" mask="0x800"/>
          <bitfield name="PRIVMASK12" caption="Privilege mask for stimulus port byte 12" mask="0x1000"/>
          <bitfield name="PRIVMASK13" caption="Privilege mask for stimulus port byte 13" mask="0x2000"/>
          <bitfield name="PRIVMASK14" caption="Privilege mask for stimulus port byte 14" mask="0x4000"/>
          <bitfield name="PRIVMASK15" caption="Privilege mask for stimulus port byte 15" mask="0x8000"/>
          <bitfield name="PRIVMASK16" caption="Privilege mask for stimulus port byte 16" mask="0x10000"/>
          <bitfield name="PRIVMASK17" caption="Privilege mask for stimulus port byte 17" mask="0x20000"/>
          <bitfield name="PRIVMASK18" caption="Privilege mask for stimulus port byte 18" mask="0x40000"/>
          <bitfield name="PRIVMASK19" caption="Privilege mask for stimulus port byte 19" mask="0x80000"/>
          <bitfield name="PRIVMASK20" caption="Privilege mask for stimulus port byte 20" mask="0x100000"/>
          <bitfield name="PRIVMASK21" caption="Privilege mask for stimulus port byte 21" mask="0x200000"/>
          <bitfield name="PRIVMASK22" caption="Privilege mask for stimulus port byte 22" mask="0x400000"/>
          <bitfield name="PRIVMASK23" caption="Privilege mask for stimulus port byte 23" mask="0x800000"/>
          <bitfield name="PRIVMASK24" caption="Privilege mask for stimulus port byte 24" mask="0x1000000"/>
          <bitfield name="PRIVMASK25" caption="Privilege mask for stimulus port byte 25" mask="0x2000000"/>
          <bitfield name="PRIVMASK26" caption="Privilege mask for stimulus port byte 26" mask="0x4000000"/>
          <bitfield name="PRIVMASK27" caption="Privilege mask for stimulus port byte 27" mask="0x8000000"/>
          <bitfield name="PRIVMASK28" caption="Privilege mask for stimulus port byte 28" mask="0x10000000"/>
          <bitfield name="PRIVMASK29" caption="Privilege mask for stimulus port byte 29" mask="0x20000000"/>
          <bitfield name="PRIVMASK30" caption="Privilege mask for stimulus port byte 30" mask="0x40000000"/>
          <bitfield name="PRIVMASK31" caption="Privilege mask for stimulus port byte 31" mask="0x80000000"/>
        </register>
        <register name="TCR" offset="0xE80" rw="RW" size="4" access-size="4" caption="ITM Trace Control Register">
          <bitfield name="ITMENA" caption="ITM enable" mask="0x1"/>
          <bitfield name="TSENA" caption="Timestamp enable" mask="0x2"/>
          <bitfield name="SYNCENA" caption="Synchronization enable" mask="0x4"/>
          <bitfield name="TXENA" caption="Transmit enable" mask="0x8"/>
          <bitfield name="SWOENA" caption="SWO enable" mask="0x10"/>
          <bitfield name="STALLENA" caption="Stall enable" mask="0x20"/>
          <bitfield name="TSPrescale" caption="Timestamp prescale" mask="0x300"/>
          <bitfield name="GTSFREQ" caption="Global timestamp frequency" mask="0xC00"/>
          <bitfield name="TraceBusID" caption="Trace bus identity" mask="0x7F0000"/>
          <bitfield name="BUSY" caption="ITM busy" mask="0x800000"/>
        </register>
        <register name="LAR" offset="0xFB0" rw="W" size="4" access-size="4" caption="ITM Software Lock Access Register">
          <bitfield name="KEY" caption="Lock access control" mask="0xFFFFFFFF" values="LAR__KEY"/>
        </register>
        <register name="LSR" offset="0xFB4" rw="R" size="4" access-size="4" caption="ITM Software Lock Status Register">
          <bitfield name="SLI" caption="Software Lock implemented" mask="0x1"/>
          <bitfield name="SLK" caption="Software Lock status" mask="0x2"/>
          <bitfield name="nTT" caption="Not thirty-two bit" mask="0x4"/>
        </register>
        <register name="DEVARCH" offset="0xFBC" rw="R" size="4" access-size="4" initval="0x47701A01" caption="ITM Device Architecture Register">
          <bitfield name="ARCHPART" caption="Architecture Part" mask="0xFFF"/>
          <bitfield name="ARCHVER" caption="Architecture Version" mask="0xF000"/>
          <bitfield name="REVISION" caption="Revision" mask="0xF0000"/>
          <bitfield name="PRESENT" caption="DEVARCH Present" mask="0x100000"/>
          <bitfield name="ARCHITECT" caption="Architect" mask="0xFFE00000"/>
        </register>
        <register name="DEVTYPE" offset="0xFCC" rw="R" size="4" access-size="4" caption="ITM Device Type Register">
          <bitfield name="MAJOR" caption="Major type" mask="0xF"/>
          <bitfield name="SUB" caption="Sub-type" mask="0xF0"/>
        </register>
        <register name="PIDR4" offset="0xFD0" rw="R" size="4" access-size="4" caption="ITM Peripheral Identification Register 4">
          <bitfield name="DES_2" caption="JEP106 continuation code" mask="0xF"/>
          <bitfield name="SIZE" caption="4KB count" mask="0xF0"/>
        </register>
        <register name="PIDR5" offset="0xFD4" rw="R" size="4" access-size="4" initval="0x00000000" caption="ITM Peripheral Identification Register 5">
        </register>
        <register name="PIDR6" offset="0xFD8" rw="R" size="4" access-size="4" initval="0x00000000" caption="ITM Peripheral Identification Register 6">
        </register>
        <register name="PIDR7" offset="0xFDC" rw="R" size="4" access-size="4" initval="0x00000000" caption="ITM Peripheral Identification Register 7">
        </register>
        <register name="PIDR0" offset="0xFE0" rw="R" size="4" access-size="4" caption="ITM Peripheral Identification Register 0">
          <bitfield name="PART_0" caption="Part number bits[7:0]" mask="0xFF"/>
        </register>
        <register name="PIDR1" offset="0xFE4" rw="R" size="4" access-size="4" caption="ITM Peripheral Identification Register 1">
          <bitfield name="PART_1" caption="Part number bits[11:8]" mask="0xF"/>
          <bitfield name="DES_0" caption="JEP106 identification code bits [3:0]" mask="0xF0"/>
        </register>
        <register name="PIDR2" offset="0xFE8" rw="R" size="4" access-size="4" caption="ITM Peripheral Identification Register 2">
          <bitfield name="DES_1" caption="JEP106 identification code bits[6:4]" mask="0x7"/>
          <bitfield name="JEDEC" caption="JEDEC assignee value is used" mask="0x8"/>
          <bitfield name="REVISION" caption="Component revision" mask="0xF0"/>
        </register>
        <register name="PIDR3" offset="0xFEC" rw="R" size="4" access-size="4" caption="ITM Peripheral Identification Register 3">
          <bitfield name="CMOD" caption="Customer Modified" mask="0xF"/>
          <bitfield name="REVAND" caption="RevAnd" mask="0xF0"/>
        </register>
        <register name="CIDR0" offset="0xFF0" rw="R" size="4" access-size="4" initval="0x0000000D" caption="ITM Component Identification Register 0">
          <bitfield name="PRMBL_0" caption="CoreSight component identification preamble" mask="0xFF"/>
        </register>
        <register name="CIDR1" offset="0xFF4" rw="R" size="4" access-size="4" initval="0x00000090" caption="ITM Component Identification Register 1">
          <bitfield name="PRMBL_1" caption="CoreSight component identification preamble" mask="0xF"/>
          <bitfield name="CLASS" caption="CoreSight component class" mask="0xF0"/>
        </register>
        <register name="CIDR2" offset="0xFF8" rw="R" size="4" access-size="4" initval="0x00000005" caption="ITM Component Identification Register 2">
          <bitfield name="PRMBL_2" caption="CoreSight component identification preamble" mask="0xFF"/>
        </register>
        <register name="CIDR3" offset="0xFFC" rw="R" size="4" access-size="4" initval="0x000000B1" caption="ITM Component Identification Register 3">
          <bitfield name="PRMBL_3" caption="CoreSight component identification preamble" mask="0xFF"/>
        </register>
      </register-group>
      <value-group name="LAR__KEY">
        <value name="UNLOCK" caption="Unlock key value" value="0xC5ACCE55"/>
      </value-group>
    </module>
    <module name="MCLK" id="04158" name2="clk_mclk_v1" version="1a0" caption="Main Clock">
      <register-group name="MCLK" caption="Main Clock">
        <register name="INTENCLR" offset="0x0" rw="RW" size="4" atomic-op="clear:INTENCLR" initval="0x00000000" caption="Interrupt Enable Clear">
          <bitfield name="CKRDY" caption="Clock Ready Interrupt Enable" mask="0x1"/>
        </register>
        <register name="INTENSET" offset="0x4" rw="RW" size="4" atomic-op="set:INTENSET" initval="0x00" caption="Interrupt Enable Set">
          <bitfield name="CKRDY" caption="Clock Ready Interrupt Enable" mask="0x1"/>
        </register>
        <register name="INTFLAG" offset="0x8" rw="RW" size="4" atomic-op="clear:INTFLAG" initval="0x00000001" caption="Interrupt Flag Status and Clear">
          <bitfield name="CKRDY" caption="Clock Ready" mask="0x1"/>
        </register>
        <register name="CLKDIV" offset="0xC" rw="RW" size="4" initval="0x00000000" caption="Clock Divider Control">
          <bitfield name="DIV" caption="Clock Domain Division Factor" mask="0xFF" values="CLKDIV__DIV"/>
        </register>
        <register name="CLKMSK" offset="0x3C" rw="RW" size="4" count="9" initval="0x00000000" caption="Peripheral Clock Enable Mask">
          <bitfield name="MASK" caption="Peripheral Clock Enable Mask" mask="0xFFFFFFFF"/>
        </register>
      </register-group>
      <value-group name="CLKDIV__DIV">
        <value name="DIV1" caption="Divide by 1" value="0x01"/>
        <value name="DIV2" caption="Divide by 2" value="0x02"/>
        <value name="DIV4" caption="Divide by 4" value="0x04"/>
        <value name="DIV8" caption="Divide by 8" value="0x08"/>
        <value name="DIV16" caption="Divide by 16" value="0x10"/>
        <value name="DIV32" caption="Divide by 32" value="0x20"/>
        <value name="DIV64" caption="Divide by 64" value="0x40"/>
        <value name="DIV128" caption="Divide by 128" value="0x80"/>
      </value-group>
    </module>
    <module name="MPU" id="SYSTEM_IP" version="1.0.0" caption="Memory Protection Unit">
      <register-group name="MPU" caption="Memory Protection Unit">
        <register name="TYPE" offset="0x0" rw="R" size="4" access-size="4" caption="MPU Type Register">
          <bitfield name="SEPARATE" caption="Separate instructions and data address regions" mask="0x1"/>
          <bitfield name="DREGION" caption="Number of MPU data regions" mask="0xFF00"/>
        </register>
        <register name="CTRL" offset="0x4" rw="RW" size="4" access-size="4" caption="MPU Control Register">
          <bitfield name="ENABLE" caption="MPU enable" mask="0x1"/>
          <bitfield name="HFNMIENA" caption="HardFault, NMI enable" mask="0x2"/>
          <bitfield name="PRIVDEFENA" caption="Privileged default enable" mask="0x4"/>
        </register>
        <register name="RNR" offset="0x8" rw="RW" size="4" access-size="4" caption="MPU Region Number Register">
          <bitfield name="REGION" caption="Selected region number" mask="0xFF"/>
        </register>
        <register name="RBAR" offset="0xC" rw="RW" size="4" access-size="4" caption="MPU Region Base Address Register">
          <bitfield name="XN" caption="Execute Never" mask="0x1"/>
          <bitfield name="AP" caption="Access permissions" mask="0x6" values="RBAR__AP"/>
          <bitfield name="SH" caption="Shareability" mask="0x18" values="RBAR__SH"/>
          <bitfield name="BASE" caption="Base address" mask="0xFFFFFFE0"/>
        </register>
        <register name="RLAR" offset="0x10" rw="RW" size="4" access-size="4" caption="MPU Region Limit Address Register">
          <bitfield name="EN" caption="Region enable" mask="0x1"/>
          <bitfield name="AttrInd" caption="Attribute Index" mask="0xE"/>
          <bitfield name="LIMIT" caption="Limit address" mask="0xFFFFFFE0"/>
        </register>
        <register name="RBAR_A" offset="0x14" rw="RW" size="4" access-size="4" count="4" caption="MPU Region Base Address Register Alias x">
          <bitfield name="XN" caption="Execute Never" mask="0x1"/>
          <bitfield name="AP" caption="Access permissions" mask="0x6" values="RBAR_A__AP"/>
          <bitfield name="SH" caption="Shareability" mask="0x18" values="RBAR_A__SH"/>
          <bitfield name="BASE" caption="Base address" mask="0xFFFFFFE0"/>
        </register>
        <register name="RLAR_A" offset="0x18" rw="RW" size="4" access-size="4" count="4" caption="MPU Region Limit Address Register Alias x">
          <bitfield name="EN" caption="Region enable" mask="0x1"/>
          <bitfield name="AttrInd" caption="Attribute Index" mask="0xE"/>
          <bitfield name="LIMIT" caption="Limit address" mask="0xFFFFFFE0"/>
        </register>
        <register name="MAIR0" offset="0x30" rw="RW" size="4" access-size="4" caption="MPU Memory Attribute Indirection Register 0">
          <bitfield name="Attr0" caption="Attribute of MPU region 0" mask="0xFF"/>
          <bitfield name="Attr1" caption="Attribute of MPU region 1" mask="0xFF00"/>
          <bitfield name="Attr2" caption="Attribute of MPU region 2" mask="0xFF0000"/>
          <bitfield name="Attr3" caption="Attribute of MPU region 3" mask="0xFF000000"/>
        </register>
        <register name="MAIR1" offset="0x34" rw="RW" size="4" access-size="4" caption="MPU Memory Attribute Indirection Register 1">
          <bitfield name="Attr4" caption="Attribute of MPU region 4" mask="0xFF"/>
          <bitfield name="Attr5" caption="Attribute of MPU region 5" mask="0xFF00"/>
          <bitfield name="Attr6" caption="Attribute of MPU region 6" mask="0xFF0000"/>
          <bitfield name="Attr7" caption="Attribute of MPU region 7" mask="0xFF000000"/>
        </register>
      </register-group>
      <value-group name="RBAR__AP">
        <value name="RWPRIV" caption="Read/write by privileged code only" value="0"/>
        <value name="RWANY" caption="Read/write by any privilege level" value="1"/>
        <value name="RPRIV" caption="Read-only by privileged code only" value="2"/>
        <value name="RANY" caption="Read-only by any privilege level" value="3"/>
      </value-group>
      <value-group name="RBAR__SH">
        <value name="NO" caption="Non-shareable" value="0"/>
        <value name="OUTER" caption="Outer shareable" value="2"/>
        <value name="INNER" caption="Inner shareable" value="3"/>
      </value-group>
      <value-group name="RBAR_A__AP">
        <value name="RWPRIV" caption="Read/write by privileged code only" value="0"/>
        <value name="RWANY" caption="Read/write by any privilege level" value="1"/>
        <value name="RPRIV" caption="Read-only by privileged code only" value="2"/>
        <value name="RANY" caption="Read-only by any privilege level" value="3"/>
      </value-group>
      <value-group name="RBAR_A__SH">
        <value name="NO" caption="Non-shareable" value="0"/>
        <value name="OUTER" caption="Outer shareable" value="2"/>
        <value name="INNER" caption="Inner shareable" value="3"/>
      </value-group>
    </module>
    <module name="NVIC" id="SYSTEM_IP" version="1.0.0" caption="Nested Vectored Interrupt Controller">
      <register-group name="NVIC" caption="Nested Vectored Interrupt Controller">
        <register name="ISER" offset="0x0" rw="RW" size="4" access-size="4" count="5" caption="Interrupt Set Enable Register n">
          <bitfield name="SETENA" caption="Set enable" mask="0xFFFFFFFF"/>
        </register>
        <register name="ICER" offset="0x80" rw="RW" size="4" access-size="4" count="5" caption="Interrupt Clear Enable Register n">
          <bitfield name="CLRENA" caption="Clear enable" mask="0xFFFFFFFF"/>
        </register>
        <register name="ISPR" offset="0x100" rw="RW" size="4" access-size="4" count="5" caption="Interrupt Set Pending Register n">
          <bitfield name="SETPEND" caption="Set pending" mask="0xFFFFFFFF"/>
        </register>
        <register name="ICPR" offset="0x180" rw="RW" size="4" access-size="4" count="5" caption="Interrupt Clear Pending Register n">
          <bitfield name="CLRPEND" caption="Clear pending" mask="0xFFFFFFFF"/>
        </register>
        <register name="IABR" offset="0x200" rw="R" size="4" access-size="4" count="5" caption="Interrupt Active Bit Register n">
          <bitfield name="ACTIVE" caption="Active state" mask="0xFFFFFFFF"/>
        </register>
        <register name="ITNS" offset="0x280" rw="RW" size="4" access-size="4" count="5" caption="Interrupt Target Non-secure Register n">
          <bitfield name="ITNS" caption="Interrupt Targets Non-secure" mask="0xFFFFFFFF"/>
        </register>
        <register name="IPR" offset="0x300" rw="RW" size="4" access-size="4" count="40" caption="Interrupt Priority Register n">
          <bitfield name="PRI_N0" caption="Priority of interrupt number 4n+0" mask="0xFF"/>
          <bitfield name="PRI_N1" caption="Priority of interrupt number 4n+1" mask="0xFF00"/>
          <bitfield name="PRI_N2" caption="Priority of interrupt number 4n+2" mask="0xFF0000"/>
          <bitfield name="PRI_N3" caption="Priority of interrupt number 4n+3" mask="0xFF000000"/>
        </register>
      </register-group>
    </module>
    <module name="OSC32KCTRL" id="03717" name2="osc_osc32kctrl_u2400_v2" version="2a0" caption="32kHz Oscillators Control">
      <register-group name="OSC32KCTRL" caption="32kHz Oscillators Control">
        <register name="INTENCLR" offset="0x0" rw="RW" size="4" atomic-op="clear:INTENCLR" initval="0x00000000" caption="Interrupt Enable Clear">
          <bitfield name="XOSC32KRDY" caption="XOSC32K Ready Interrupt Enable" mask="0x1"/>
          <bitfield name="XOSC32KFAIL" caption="XOSC32K Clock Failure Detector Interrupt Enable" mask="0x4"/>
        </register>
        <register name="INTENSET" offset="0x4" rw="RW" size="4" atomic-op="set:INTENSET" initval="0x00000000" caption="Interrupt Enable Set">
          <bitfield name="XOSC32KRDY" caption="XOSC32K Ready Interrupt Enable" mask="0x1"/>
          <bitfield name="XOSC32KFAIL" caption="XOSC32K Clock Failure Detector Interrupt Enable" mask="0x4"/>
        </register>
        <register name="INTFLAG" offset="0x8" rw="RW" size="4" atomic-op="clear:INTFLAG" initval="0x00000000" caption="Interrupt Flag Status and Clear">
          <bitfield name="XOSC32KRDY" caption="XOSC32K Ready" mask="0x1"/>
          <bitfield name="XOSC32KFAIL" caption="XOSC32K Clock Failure Detector" mask="0x4"/>
        </register>
        <register name="STATUS" offset="0xC" rw="R" size="4" initval="0x00000000" caption="Power and Clocks Status">
          <bitfield name="XOSC32KRDY" caption="XOSC32K Ready" mask="0x1"/>
          <bitfield name="XOSC32KFAIL" caption="XOSC32K Clock Failure Detector" mask="0x4"/>
          <bitfield name="XOSC32KSW" caption="XOSC32K Clock switch" mask="0x8"/>
        </register>
        <register name="CLKSELCTRL" offset="0x10" rw="RW" size="4" initval="0x00000000" caption="Clock Selection Control">
          <bitfield name="RTCSEL" caption="RTC Clock Selection" mask="0x3" values="CLKSELCTRL__RTCSEL"/>
          <bitfield name="HSMSEL" caption="HSM Clock Selection" mask="0x30" values="CLKSELCTRL__HSMSEL"/>
        </register>
        <register name="CFDCTRL" offset="0x14" rw="RW" size="4" initval="0x00000000" caption="Clock Failure Detector Control">
          <bitfield name="CFDEN" caption="Clock Failure Detector Enable" mask="0x1"/>
          <bitfield name="SWBACK" caption="Clock Switch Back" mask="0x2"/>
          <bitfield name="CFDPRESC" caption="Clock Failure Detector Prescaler" mask="0x4"/>
        </register>
        <register name="EVCTRL" offset="0x18" rw="RW" size="4" initval="0x00000000" caption="Event Control">
          <bitfield name="CFDEO" caption="Clock Failure Detector Event Output Enable" mask="0x1"/>
        </register>
        <register name="XOSC32K" offset="0x1C" rw="RW" size="4" initval="0x00200080" caption="32kHz External Crystal Oscillator (XOSC32K) Control">
          <bitfield name="ENABLE" caption="Oscillator Enable" mask="0x2"/>
          <bitfield name="XTALEN" caption="Crystal Oscillator Enable" mask="0x4"/>
          <bitfield name="ONDEMAND" caption="On Demand Mode" mask="0x80"/>
          <bitfield name="STARTUP" caption="Startup Mode" mask="0xF00" values="XOSC32K__STARTUP"/>
          <bitfield name="ENSL" caption="Enable Servo Loop" mask="0x10000"/>
          <bitfield name="BOOST" caption="Gain Boost" mask="0x20000"/>
          <bitfield name="CGM" caption="Control Gain Mode" mask="0x3C0000" values="XOSC32K__CGM"/>
          <bitfield name="CTRLX" caption="Extended Control" mask="0xF000000"/>
        </register>
      </register-group>
      <value-group name="CLKSELCTRL__RTCSEL">
        <value name="ULP32K" caption="32.768kHz from 32kHz internal ULP oscillator" value="0x0"/>
        <value name="ULP1K" caption="1.024kHz from 32kHz internal ULP oscillator" value="0x1"/>
        <value name="XOSC32K" caption="32.768kHz from 32.768kHz external crystal oscillator" value="0x2"/>
        <value name="XOSC1K" caption="1.024kHz from 32.768kHz internal oscillator" value="0x3"/>
      </value-group>
      <value-group name="CLKSELCTRL__HSMSEL">
        <value name="ULP32K" caption="32.768kHz from 32kHz internal ULP oscillator" value="0x0"/>
        <value name="XOSC32K" caption="32.768kHz from 32.768kHz external crystal oscillator" value="0x2"/>
      </value-group>
      <value-group name="XOSC32K__STARTUP">
        <value name="1CYCLE" caption="1 ULP clock cycle" value="0x0"/>
        <value name="16CYCLES" caption="16 ULP clock cycles" value="0x1"/>
        <value name="32CYCLES" caption="32 ULP clock cycles" value="0x2"/>
        <value name="2048CYCLES" caption="2048 ULP clock cycles" value="0x3"/>
        <value name="4096CYCLES" caption="4096 ULP clock cycles" value="0x4"/>
        <value name="8192CYCLES" caption="8192 ULP clock cycles" value="0x5"/>
        <value name="16384CYCLES" caption="16384 ULP clock cycles" value="0x6"/>
        <value name="32768CYCLES" caption="32768 ULP clock cycles" value="0x7"/>
        <value name="65536CYCLES" caption="65536 ULP clock cycles" value="0x8"/>
        <value name="131072CYCLES" caption="131072 ULP clock cycles" value="0x9"/>
        <value name="262144CYCLES" caption="262144 ULP clock cycles" value="0xA"/>
      </value-group>
      <value-group name="XOSC32K__CGM">
        <value name="CGM0" caption="The lower Control Gain Mode value" value="0x0"/>
        <value name="CGM1" caption="A higher Control Gain Mode value than CGM0" value="0x1"/>
        <value name="CGM2" caption="A higher Control Gain Mode value than CGM1" value="0x2"/>
        <value name="CGM3" caption="A higher Control Gain Mode value than CGM2" value="0x3"/>
        <value name="CGM4" caption="A higher Control Gain Mode value than CGM3" value="0x4"/>
        <value name="CGM5" caption="A higher Control Gain Mode value than CGM4" value="0x5"/>
        <value name="CGM6" caption="A higher Control Gain Mode value than CGM5" value="0x6"/>
        <value name="CGM7" caption="A higher Control Gain Mode value than CGM6" value="0x7"/>
        <value name="CGM8" caption="A higher Control Gain Mode value than CGM7" value="0x8"/>
        <value name="CGM9" caption="A higher Control Gain Mode value than CGM8" value="0x9"/>
        <value name="CGM10" caption="A higher Control Gain Mode value than CGM9" value="0xA"/>
        <value name="CGM11" caption="A higher Control Gain Mode value than CGM10" value="0xB"/>
        <value name="CGM12" caption="A higher Control Gain Mode value than CGM11" value="0xC"/>
        <value name="CGM13" caption="A higher Control Gain Mode value than CGM12" value="0xD"/>
        <value name="CGM14" caption="A higher Control Gain Mode value than CGM13" value="0xE"/>
        <value name="CGM15" caption="The highest Control Gain Mode value" value="0xF"/>
      </value-group>
    </module>
    <module name="OSCCTRL" id="03718" name2="osc_oscctrl_u2401_v2" version="2b0" caption="Oscillators Control">
      <register-group name="OSCCTRL" caption="Oscillators Control">
        <register name="EVCTRL" offset="0x0" rw="RW" size="4" initval="0x00000000" caption="Event Control">
          <bitfield name="CFDEO" caption="Clock Failure Detector Event Output Enable" mask="0x1"/>
        </register>
        <register name="INTENCLR" offset="0x4" rw="RW" size="4" atomic-op="clear:INTENCLR" initval="0x00000000" caption="Interrupt Enable Clear">
          <bitfield name="XOSCRDY" caption="XOSC Ready Interrupt Enable" mask="0x1"/>
          <bitfield name="XOSCFAIL" caption="XOSC Startup Failure Interrupt Enable" mask="0x2"/>
          <bitfield name="CLKFAIL" caption="XOSC Clock Failure Interrupt Enable" mask="0x4"/>
          <bitfield name="DFLLRDY" caption="DFLL Ready Interrupt Enable" mask="0x100"/>
          <bitfield name="DFLLLOCK" caption="DFLL Lock Interrupt Enable" mask="0x200"/>
          <bitfield name="DFLLOVF" caption="DFLL Tuner Overflow Interrupt Enable" mask="0x400"/>
          <bitfield name="DFLLUNF" caption="DFLL Tuner Underflow Interrupt Enable" mask="0x800"/>
          <bitfield name="DFLLRCS" caption="DFLL Reference Clock Stopped Interrupt Enable" mask="0x1000"/>
          <bitfield name="DFLLFAIL" caption="DFLL Startup Failure Interrupt Enable" mask="0x2000"/>
          <bitfield name="PLL0LOCKR" caption="PLL 0 Lock Rise Interrupt Enable" mask="0x1000000"/>
          <bitfield name="PLL0LOCKF" caption="PLL 0 Lock Fall Interrupt Enable" mask="0x2000000"/>
        </register>
        <register name="INTENSET" offset="0x8" rw="RW" size="4" atomic-op="set:INTENSET" initval="0x00000000" caption="Interrupt Enable Set">
          <bitfield name="XOSCRDY" caption="XOSC Ready Interrupt Enable" mask="0x1"/>
          <bitfield name="XOSCFAIL" caption="XOSC Startup Failure Interrupt Enable" mask="0x2"/>
          <bitfield name="CLKFAIL" caption="XOSC Clock Failure Interrupt Enable" mask="0x4"/>
          <bitfield name="DFLLRDY" caption="DFLL Ready Interrupt Enable" mask="0x100"/>
          <bitfield name="DFLLLOCK" caption="DFLL Lock Interrupt Enable" mask="0x200"/>
          <bitfield name="DFLLOVF" caption="DFLL Tuner Overflow Interrupt Enable" mask="0x400"/>
          <bitfield name="DFLLUNF" caption="DFLL Tuner Underflow Interrupt Enable" mask="0x800"/>
          <bitfield name="DFLLRCS" caption="DFLL Reference Clock Stopped Interrupt Enable" mask="0x1000"/>
          <bitfield name="DFLLFAIL" caption="DFLL Startup Failure Interrupt Enable" mask="0x2000"/>
          <bitfield name="PLL0LOCKR" caption="PLL 0 Lock Rise Interrupt Enable" mask="0x1000000"/>
          <bitfield name="PLL0LOCKF" caption="PLL 0 Lock Fall Interrupt Enable" mask="0x2000000"/>
        </register>
        <register name="INTFLAG" offset="0xC" rw="RW" size="4" atomic-op="clear:INTFLAG" initval="0x00000000" caption="Interrupt Flag Status and Clear">
          <bitfield name="XOSCRDY" caption="XOSC Ready" mask="0x1"/>
          <bitfield name="XOSCFAIL" caption="XOSC Startup Failure" mask="0x2"/>
          <bitfield name="CLKFAIL" caption="XOSC Clock Failure" mask="0x4"/>
          <bitfield name="DFLLRDY" caption="DFLL Ready" mask="0x100"/>
          <bitfield name="DFLLLOCK" caption="DFLL Lock" mask="0x200"/>
          <bitfield name="DFLLOVF" caption="DFLL Tuner Overflow" mask="0x400"/>
          <bitfield name="DFLLUNF" caption="DFLL Tuner Underflow" mask="0x800"/>
          <bitfield name="DFLLRCS" caption="DFLL Reference Clock Stopped" mask="0x1000"/>
          <bitfield name="DFLLFAIL" caption="DFLL Startup Failure" mask="0x2000"/>
          <bitfield name="PLL0LOCKR" caption="PLL 0 Lock Rise" mask="0x1000000"/>
          <bitfield name="PLL0LOCKF" caption="PLL 0 Lock Fall" mask="0x2000000"/>
        </register>
        <register name="STATUS" offset="0x10" rw="R" size="4" initval="0x00000000" caption="Status">
          <bitfield name="XOSCRDY" caption="XOSC Ready" mask="0x1"/>
          <bitfield name="XOSCFAIL" caption="XOSC Startup Failure" mask="0x2"/>
          <bitfield name="CLKFAIL" caption="XOSC Clock Failure" mask="0x4"/>
          <bitfield name="XOSCCKSW" caption="XOSC Clock Switch" mask="0x8"/>
          <bitfield name="DFLLRDY" caption="DFLL Ready" mask="0x100"/>
          <bitfield name="DFLLLOCK" caption="DFLL Lock" mask="0x200"/>
          <bitfield name="DFLLOVF" caption="DFLL Tuner Overflow" mask="0x400"/>
          <bitfield name="DFLLUNF" caption="DFLL Tuner Underflow" mask="0x800"/>
          <bitfield name="DFLLRCS" caption="DFLL Reference Clock Stopped" mask="0x1000"/>
          <bitfield name="DFLLFAIL" caption="DFLL Startup Failure" mask="0x2000"/>
          <bitfield name="PLL0LOCK" caption="PLL 0 Lock" mask="0x1000000"/>
        </register>
        <register name="XOSCCTRLA" offset="0x14" rw="RW" size="4" initval="0x00000D00" caption="External Multipurpose Crystal Oscillator Control A">
          <bitfield name="ENABLE" caption="Oscillator Enable" mask="0x2"/>
          <bitfield name="AGC" caption="Auto Gain Control Loop Enable" mask="0x4"/>
          <bitfield name="XTALEN" caption="Crystal Oscillator Enable" mask="0x8"/>
          <bitfield name="CFDEN" caption="Clock Failure Detector Enable" mask="0x10"/>
          <bitfield name="SWBEN" caption="Xosc Clock Switch Back Enable" mask="0x20"/>
          <bitfield name="ONDEMAND" caption="On Demand Control" mask="0x80"/>
          <bitfield name="STARTUP" caption="Start-Up Time" mask="0xF00" values="XOSCCTRLA__STARTUP"/>
          <bitfield name="CFDPRESC" caption="Clock Failure Detector Prescaler" mask="0xF0000" values="XOSCCTRLA__CFDPRESC"/>
          <bitfield name="USBHSDIV" caption="USBHS Referrence Clock Division" mask="0x3000000" values="XOSCCTRLA__USBHSDIV"/>
          <bitfield name="WRTLOCK" caption="Write Lock for CTRLA register" mask="0x80000000"/>
        </register>
        <register name="XOSCCTRLB" offset="0x18" rw="RW" size="4" initval="0x00000000" caption="External Multipurpose Crystal Oscillator Control B">
          <bitfield name="USRCFG" caption="User Configuration Control Bits" mask="0xFF"/>
          <bitfield name="WRTLOCK" caption="Write Lock for CTRLB register" mask="0x80000000"/>
        </register>
        <register name="DFLLCTRLA" offset="0x2C" rw="RW" size="4" initval="0x00000082" caption="DFLL48M Control A">
          <bitfield name="ENABLE" caption="DFLL Enable" mask="0x2"/>
          <bitfield name="WRTLOCK" caption="Write Lock" mask="0x4"/>
          <bitfield name="LOWFREQ" caption="Low Frequency Mode" mask="0x8"/>
          <bitfield name="ONDEMAND" caption="On Demand Control" mask="0x80"/>
        </register>
        <register name="DFLLCTRLB" offset="0x30" rw="RW" access="WSYNC" size="4" initval="0x00000000" caption="DFLL48M Control B">
          <bitfield name="LOOPEN" caption="Operating Mode Selection" mask="0x1"/>
          <bitfield name="STABLE" caption="Stable DFLL Frequency" mask="0x2"/>
          <bitfield name="LLAW" caption="Lose Lock After Wake" mask="0x4"/>
          <bitfield name="USBCRM" caption="USB Clock Recovery Mode" mask="0x8"/>
          <bitfield name="CCDIS" caption="Chill Cycle Disable" mask="0x10"/>
          <bitfield name="QLDIS" caption="Quick Lock Disable" mask="0x20"/>
          <bitfield name="WAITLOCK" caption="Wait Lock" mask="0x80"/>
        </register>
        <register name="DFLLTUNE" offset="0x34" rw="RW" access="RWSYNC" size="4" initval="0x00000000" caption="DFLL48M Tune">
          <bitfield name="TUNE" caption="Tune Value" mask="0x7F"/>
        </register>
        <register name="DFLLDIFF" offset="0x38" rw="R" access="RSYNC" size="4" initval="0x00000000" caption="DFLL48M Diff">
          <bitfield name="DIFF" caption="Multiplication Ratio Difference" mask="0xFFFF"/>
        </register>
        <register name="DFLLMUL" offset="0x3C" rw="RW" access="WSYNC" size="4" initval="0x00000000" caption="DFLL48M Multiplier">
          <bitfield name="MUL" caption="DFLL Multiply Factor" mask="0xFFFF"/>
          <bitfield name="STEP" caption="Tune Maximum Step" mask="0x7F0000"/>
        </register>
        <register name="PLL0CTRL" offset="0x40" rw="RW" size="4" initval="0x00000000" caption="PLL Control">
          <bitfield name="ENABLE" caption="PLL Enable" mask="0x2"/>
          <bitfield name="WRTLOCK" caption="Write Lock" mask="0x4"/>
          <bitfield name="ONDEMAND" caption="On Demand Control" mask="0x80"/>
          <bitfield name="REFSEL" caption="Reference selection" mask="0x700" values="PLL0CTRL__REFSEL"/>
          <bitfield name="BWSEL" caption="Bandwidth selection" mask="0x3800" values="PLL0CTRL__BWSEL"/>
        </register>
        <register name="PLL0FBDIV" offset="0x44" rw="RW" size="4" initval="0x00000000" caption="PLL Feed-Back Divider">
          <bitfield name="FBDIV" caption="PLL Feed-Back Divider Factor" mask="0x3FF"/>
        </register>
        <register name="PLL0REFDIV" offset="0x48" rw="RW" size="4" initval="0x00000000" caption="PLL reference divider">
          <bitfield name="REFDIV" caption="PLL reference division factor" mask="0x3F"/>
        </register>
        <register name="PLL0POSTDIVA" offset="0x4C" rw="RW" size="4" initval="0x20202020" caption="PLL output clock divider A">
          <bitfield name="POSTDIV0" caption="PLL output 0 clock division factor" mask="0x3F"/>
          <bitfield name="OUTEN0" caption="PLL output 0 enable" mask="0x80"/>
          <bitfield name="POSTDIV1" caption="PLL output 0 clock division factor" mask="0x3F00"/>
          <bitfield name="OUTEN1" caption="PLL output 0 enable" mask="0x8000"/>
          <bitfield name="POSTDIV2" caption="PLL output 0 clock division factor" mask="0x3F0000"/>
          <bitfield name="OUTEN2" caption="PLL output 0 enable" mask="0x800000"/>
          <bitfield name="POSTDIV3" caption="PLL output 0 clock division factor" mask="0x3F000000"/>
          <bitfield name="OUTEN3" caption="PLL output 0 enable" mask="0x80000000"/>
        </register>
        <register name="PLL0POSTDIVB" offset="0x50" rw="RW" size="4" initval="0x00002020" caption="PLL output clock divider B">
          <bitfield name="POSTDIV4" caption="PLL output 4 clock division factor" mask="0x3F"/>
          <bitfield name="OUTEN4" caption="PLL output 4 enable" mask="0x80"/>
          <bitfield name="POSTDIV5" caption="PLL output 4 clock division factor" mask="0x3F00"/>
          <bitfield name="OUTEN5" caption="PLL output 4 enable" mask="0x8000"/>
        </register>
        <register name="FRACDIV0" offset="0x6C" rw="RW" access="WSYNC" size="4" initval="0x00200000" caption="Fractional Divider">
          <bitfield name="REMDIV" caption="Frequency division factor reminder part" mask="0xFF80"/>
          <bitfield name="INTDIV" caption="Frequency division factor integer part" mask="0x7FFF0000"/>
        </register>
        <register name="SYNCBUSY" offset="0x78" rw="R" size="4" initval="0x00000000" caption="Synchronization Busy">
          <bitfield name="DFLLENABLE" caption="DFLL48M ENABLE Synchronization Busy" mask="0x2"/>
          <bitfield name="DFLLCTRLB" caption="DFLLCTRLB Synchronization Busy" mask="0x4"/>
          <bitfield name="DFLLTUNE" caption="DFLLTUNE Synchronization Busy" mask="0x8"/>
          <bitfield name="DFLLDIFF" caption="DFLLDIFF Synchronization Busy" mask="0x10"/>
          <bitfield name="DFLLMUL" caption="DFLLMUL Synchronization Busy" mask="0x20"/>
          <bitfield name="FRACDIV0" caption="FRACDIV0 Synchronization Busy" mask="0x40"/>
          <bitfield name="FRACDIV1" caption="FRACDIV1 Synchronization Busy" mask="0x80"/>
        </register>
        <register name="XOSCCAL" offset="0x80" rw="RW" size="4" initval="0x00000000" caption="XOSC Calibration Register">
          <mode name="DEFAULT"/>
          <mode name="FUSES_OSC_XTAL_HF_AGC_V2"/>
          <bitfield modes="FUSES_OSC_XTAL_HF_AGC_V2" name="FTRANS" caption="Fine Transconductance programmability for Oscillator" mask="0x3"/>
          <bitfield modes="FUSES_OSC_XTAL_HF_AGC_V2" name="KICKEREN" caption="Kicker enable" mask="0x4"/>
          <bitfield modes="FUSES_OSC_XTAL_HF_AGC_V2" name="ENVAMP" caption="envelope amplitude at osci" mask="0x8"/>
          <bitfield modes="FUSES_OSC_XTAL_HF_AGC_V2" name="HYST" caption="loop hysteresis control" mask="0x10"/>
          <bitfield modes="FUSES_OSC_XTAL_HF_AGC_V2" name="CMSEL" caption="clock buffer common mode selection" mask="0x20"/>
          <bitfield modes="FUSES_OSC_XTAL_HF_AGC_V2" name="FLIPPOL" caption="flip output clock polarity" mask="0x40"/>
          <bitfield modes="FUSES_OSC_XTAL_HF_AGC_V2" name="REDGAIN" caption="reduce gain control timer" mask="0x100"/>
          <bitfield modes="FUSES_OSC_XTAL_HF_AGC_V2" name="REDOSC" caption="reduce oscillation debug counter" mask="0x200"/>
          <bitfield modes="FUSES_OSC_XTAL_HF_AGC_V2" name="SPARES" caption="Spare bits" mask="0xFC00"/>
          <bitfield modes="DEFAULT" name="CAL" caption="XOSC Calibration" mask="0xFFFF"/>
        </register>
        <register name="RC48MCAL0" offset="0x88" rw="RW" size="4" initval="0x00000000" caption="RC48M Calibration 0">
          <mode name="DEFAULT"/>
          <mode name="FUSES_OSC_RC48MHZ_V1"/>
          <bitfield modes="FUSES_OSC_RC48MHZ_V1" name="temp_trim_mv" caption="Temp trim value" mask="0x3F"/>
          <bitfield modes="FUSES_OSC_RC48MHZ_V1" name="proc_trim_mv" caption="Proc trim value" mask="0x3FC0"/>
          <bitfield modes="FUSES_OSC_RC48MHZ_V1" name="iosc_boost" caption="IOSC boost" mask="0x10000"/>
          <bitfield modes="FUSES_OSC_RC48MHZ_V1" name="out_buf_sel" caption="Output buffer select" mask="0x20000"/>
          <bitfield modes="FUSES_OSC_RC48MHZ_V1" name="ldo_vout_boost" caption="LDO VOUT boost" mask="0x40000"/>
          <bitfield modes="FUSES_OSC_RC48MHZ_V1" name="cmp_8m_lp" caption="Comparator 8MHz low-power" mask="0x80000"/>
          <bitfield modes="FUSES_OSC_RC48MHZ_V1" name="cmp_pwr_ctrl" caption="Comparator power control" mask="0x700000"/>
          <bitfield modes="DEFAULT" name="CAL" caption="RC48M Calibration" mask="0xFFFFFFFF"/>
        </register>
      </register-group>
      <value-group name="XOSCCTRLA__STARTUP">
        <value name="CYCLE1" caption="31 us" value="0"/>
        <value name="CYCLE2" caption="61 us" value="1"/>
        <value name="CYCLE4" caption="122 us" value="2"/>
        <value name="CYCLE8" caption="244 us" value="3"/>
        <value name="CYCLE16" caption="488 us" value="4"/>
        <value name="CYCLE32" caption="977 us" value="5"/>
        <value name="CYCLE64" caption="1953 us" value="6"/>
        <value name="CYCLE128" caption="3906 us" value="7"/>
        <value name="CYCLE256" caption="7813 us" value="8"/>
        <value name="CYCLE512" caption="15625 us" value="9"/>
        <value name="CYCLE1024" caption="31250 us" value="10"/>
        <value name="CYCLE2048" caption="62500 us" value="11"/>
        <value name="CYCLE4096" caption="125000 us" value="12"/>
        <value name="CYCLE8192" caption="250000 us" value="13"/>
        <value name="CYCLE16384" caption="500000 us" value="14"/>
        <value name="CYCLE32768" caption="1000000 us" value="15"/>
      </value-group>
      <value-group name="XOSCCTRLA__CFDPRESC">
        <value name="DIV1" caption="48 MHz" value="0"/>
        <value name="DIV2" caption="24 MHz" value="1"/>
        <value name="DIV4" caption="12 MHz" value="2"/>
        <value name="DIV8" caption="6 MHz" value="3"/>
        <value name="DIV16" caption="3 MHz" value="4"/>
        <value name="DIV32" caption="1.5 MHz" value="5"/>
        <value name="DIV64" caption="0.75 MHz" value="6"/>
        <value name="DIV128" caption="0.3125 MHz" value="7"/>
      </value-group>
      <value-group name="XOSCCTRLA__USBHSDIV">
        <value name="DIS" caption="USBHS PLL reference XOSC clock is disabled" value="0x0"/>
        <value name="DIV1" caption="USBHS PLL reference XOSC clock is divided by 1" value="0x1"/>
        <value name="DIV2" caption="USBHS PLL reference XOSC clock is divided by 2" value="0x2"/>
        <value name="DIV3" caption="USBHS PLL reference XOSC clock is divided by 4" value="0x3"/>
      </value-group>
      <value-group name="PLL0CTRL__REFSEL">
        <value name="GCLK" caption="Dedicated GCLK clock reference" value="0x0"/>
        <value name="XOSC" caption="XOSC clock reference" value="0x1"/>
        <value name="DFLL48M" caption="DFLL48M clock reference" value="0x2"/>
      </value-group>
      <value-group name="PLL0CTRL__BWSEL">
        <value name="BWSEL0" caption="TBD" value="0x0"/>
        <value name="BWSEL1" caption="TBD" value="0x1"/>
        <value name="BWSEL2" caption="TBD" value="0x2"/>
        <value name="BWSEL3" caption="TBD" value="0x3"/>
        <value name="BWSEL4" caption="TBD" value="0x4"/>
        <value name="BWSEL5" caption="TBD" value="0x5"/>
        <value name="BWSEL6" caption="TBD" value="0x6"/>
        <value name="BWSEL7" caption="TBD" value="0x7"/>
      </value-group>
    </module>
    <module name="PAC" id="03585" name2="sec_pac_u2120_v2" version="2b0" caption="Peripheral Access Controller">
      <register-group name="PAC" caption="Peripheral Access Controller">
        <register name="WRCTRL" offset="0x0" rw="RW" size="4" initval="0x00000000" caption="Write control">
          <bitfield name="PERID" caption="Peripheral identifier" mask="0xFFFF"/>
          <bitfield name="KEY" caption="Peripheral access control key" mask="0xFF0000" values="WRCTRL__KEY"/>
        </register>
        <register name="EVCTRL" offset="0x4" rw="RW" size="1" initval="0x00" caption="Event control">
          <bitfield name="ERREO" caption="Peripheral acess error event output" mask="0x1"/>
        </register>
        <register name="INTENCLR" offset="0x8" rw="RW" size="1" atomic-op="clear:INTENCLR" initval="0x00" caption="Interrupt enable clear">
          <bitfield name="ERR" caption="Peripheral access error interrupt disable" mask="0x1"/>
        </register>
        <register name="INTENSET" offset="0x9" rw="RW" size="1" atomic-op="set:INTENSET" initval="0x00" caption="Interrupt enable set">
          <bitfield name="ERR" caption="Peripheral access error interrupt enable" mask="0x1"/>
        </register>
        <register name="INTFLAGAHB" offset="0x10" rw="RW" size="4" atomic-op="clear:INTFLAGAHB" initval="0x00000000" caption="Bridge interrupt flag status">
        </register>
        <register name="INTFLAGA" offset="0x14" rw="RW" size="4" atomic-op="clear:INTFLAGA" initval="0x00000000" caption="Peripheral interrupt flag status - Bridge A">
        </register>
        <register name="INTFLAGB" offset="0x18" rw="RW" size="4" atomic-op="clear:INTFLAGB" initval="0x00000000" caption="Peripheral interrupt flag status - Bridge B">
        </register>
        <register name="INTFLAGC" offset="0x1C" rw="RW" size="4" atomic-op="clear:INTFLAGC" initval="0x00000000" caption="Peripheral interrupt flag status - Bridge C">
        </register>
        <register name="INTFLAGD" offset="0x20" rw="RW" size="4" atomic-op="clear:INTFLAGD" initval="0x00000000" caption="Peripheral interrupt flag status - Bridge D">
        </register>
        <register name="STATUSA" offset="0x34" rw="R" size="4" initval="0x000F0000" caption="Peripheral write protection status - Bridge A">
        </register>
        <register name="STATUSB" offset="0x38" rw="R" size="4" initval="0x00000000" caption="Peripheral write protection status - Bridge B">
        </register>
        <register name="STATUSC" offset="0x3C" rw="R" size="4" initval="0x00000000" caption="Peripheral write protection status - Bridge C">
        </register>
        <register name="STATUSD" offset="0x40" rw="R" size="4" initval="0x00000000" caption="Peripheral write protection status - Bridge D">
        </register>
      </register-group>
      <value-group name="WRCTRL__KEY">
        <value name="OFF" caption="No action" value="0"/>
        <value name="CLR" caption="Clear protection" value="1"/>
        <value name="SET" caption="Set protection" value="2"/>
        <value name="SETLCK" caption="Set and lock protection" value="3"/>
      </value-group>
    </module>
    <module name="PCC" id="03711" name2="ppi_pcc_u2017_v1" version="1c0" caption="Parallel Capture Controller">
      <register-group name="PCC" caption="Parallel Capture Controller">
        <register name="MR" offset="0x0" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Mode Register">
          <bitfield name="PCEN" caption="Parallel Capture Enable" mask="0x1"/>
          <bitfield name="DSIZE" caption="Data size" mask="0x30"/>
          <bitfield name="SCALE" caption="Scale data" mask="0x100"/>
          <bitfield name="ALWYS" caption="Always Sampling" mask="0x200"/>
          <bitfield name="HALFS" caption="Half Sampling" mask="0x400"/>
          <bitfield name="FRSTS" caption="First sample" mask="0x800"/>
          <bitfield name="ISIZE" caption="Input Data Size" mask="0x70000"/>
          <bitfield name="CID" caption="Clear If Disabled" mask="0xC0000000"/>
        </register>
        <register name="IER" offset="0x4" rw="W" size="4" access-size="4" atomic-op="set:IMR" initval="0x00000000" caption="Interrupt Enable Register">
          <bitfield name="DRDY" caption="Data Ready Interrupt Enable" mask="0x1"/>
          <bitfield name="OVRE" caption="Overrun Error Interrupt Enable" mask="0x2"/>
        </register>
        <register name="IDR" offset="0x8" rw="W" size="4" access-size="4" atomic-op="clear:IMR" initval="0x00000000" caption="Interrupt Disable Register">
          <bitfield name="DRDY" caption="Data Ready Interrupt Disable" mask="0x1"/>
          <bitfield name="OVRE" caption="Overrun Error Interrupt Disable" mask="0x2"/>
        </register>
        <register name="IMR" offset="0xC" rw="R" size="4" access-size="4" initval="0x00000000" caption="Interrupt Mask Register">
          <bitfield name="DRDY" caption="Data Ready Interrupt Mask" mask="0x1"/>
          <bitfield name="OVRE" caption="Overrun Error Interrupt Mask" mask="0x2"/>
        </register>
        <register name="ISR" offset="0x10" rw="R" size="4" access-size="4" initval="0x00000000" caption="Interrupt Status Register">
          <bitfield name="DRDY" caption="Data Ready Interrupt Status" mask="0x1"/>
          <bitfield name="OVRE" caption="Overrun Error Interrupt Status" mask="0x2"/>
        </register>
        <register name="RHR" offset="0x14" rw="R" size="4" access-size="4" initval="0x00000000" caption="Reception Holding Register">
          <bitfield name="RDATA" caption="Reception Data" mask="0xFFFFFFFF"/>
        </register>
        <register name="WPMR" offset="0xE0" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Write Protection Mode Register">
          <bitfield name="WPEN" caption="Write Protection Enable" mask="0x1"/>
          <bitfield name="WPKEY" caption="Write Protection Key" mask="0xFFFFFF00"/>
        </register>
        <register name="WPSR" offset="0xE4" rw="R" size="4" access-size="4" initval="0x00000000" caption="Write Protection Status Register">
          <bitfield name="WPVS" caption="Write Protection Violation Source" mask="0x1"/>
          <bitfield name="WPVSRC" caption="Write Protection Violation Status" mask="0xFFFF00"/>
        </register>
      </register-group>
    </module>
    <module name="PDEC" id="03604" name2="qei_pdec_u2263_v1" version="1b0" caption="Position Decoder">
      <register-group name="PDEC" caption="Position Decoder">
        <register name="CTRLA" offset="0x0" rw="RW" size="4" initval="0x00000000" caption="Control A">
          <bitfield name="SWRST" caption="Software Reset" mask="0x1"/>
          <bitfield name="ENABLE" caption="Enable" mask="0x2"/>
          <bitfield name="MODE" caption="Operation Mode" mask="0xC" values="PDEC_CTRLA__MODE"/>
          <bitfield name="RUNSTDBY" caption="Run in Standby" mask="0x40"/>
          <bitfield name="CONF" caption="PDEC Configuration" mask="0x700" values="PDEC_CTRLA__CONF"/>
          <bitfield name="ALOCK" caption="Auto Lock" mask="0x800"/>
          <bitfield name="SWAP" caption="PDEC Phase A and B Swap" mask="0x4000"/>
          <bitfield name="PEREN" caption="Period Enable" mask="0x8000"/>
          <bitfield name="PINEN0" caption="PDEC Input From Pin 0 Enable" mask="0x10000"/>
          <bitfield name="PINEN1" caption="PDEC Input From Pin 1 Enable" mask="0x20000"/>
          <bitfield name="PINEN2" caption="PDEC Input From Pin 2 Enable" mask="0x40000"/>
          <bitfield name="PINVEN0" caption="IO Pin 0 Invert Enable" mask="0x100000"/>
          <bitfield name="PINVEN1" caption="IO Pin 1 Invert Enable" mask="0x200000"/>
          <bitfield name="PINVEN2" caption="IO Pin 2 Invert Enable" mask="0x400000"/>
          <bitfield name="ANGULAR" caption="Angular Counter Length" mask="0x7000000"/>
          <bitfield name="MAXCMP" caption="Maximum Consecutive Missing Pulses" mask="0xF0000000"/>
        </register>
        <register name="CTRLBCLR" offset="0x4" rw="RW" access="RWSYNC" size="1" atomic-op="clear:CTRLBCLR" initval="0x00" caption="Control B Clear">
          <bitfield name="LUPD" caption="Lock Update" mask="0x2"/>
          <bitfield name="CMD" caption="Command" mask="0xE0" values="PDEC_CTRLBCLR__CMD"/>
        </register>
        <register name="CTRLBSET" offset="0x5" rw="RW" access="RWSYNC" size="1" atomic-op="set:CTRLBSET" initval="0x00" caption="Control B Set">
          <bitfield name="LUPD" caption="Lock Update" mask="0x2"/>
          <bitfield name="CMD" caption="Command" mask="0xE0" values="PDEC_CTRLBSET__CMD"/>
        </register>
        <register name="EVCTRL" offset="0x6" rw="RW" size="2" initval="0x0000" caption="Event Control">
          <bitfield name="EVACT" caption="Event Action" mask="0x3" values="PDEC_EVCTRL__EVACT"/>
          <bitfield name="EVINV" caption="Inverted Event Input Enable" mask="0x1C"/>
          <bitfield name="EVEI" caption="Event Input Enable" mask="0xE0"/>
          <bitfield name="OVFEO" caption="Overflow/Underflow Output Event Enable" mask="0x100"/>
          <bitfield name="ERREO" caption="Error  Output Event Enable" mask="0x200"/>
          <bitfield name="DIREO" caption="Direction Output Event Enable" mask="0x400"/>
          <bitfield name="VLCEO" caption="Velocity Output Event Enable" mask="0x800"/>
          <bitfield name="MCEO0" caption="Match Channel 0 Event Output Enable" mask="0x1000"/>
          <bitfield name="MCEO1" caption="Match Channel 1 Event Output Enable" mask="0x2000"/>
        </register>
        <register name="INTENCLR" offset="0x8" rw="RW" size="1" atomic-op="clear:INTENCLR" initval="0x00" caption="Interrupt Enable Clear">
          <bitfield name="OVF" caption="Overflow/Underflow Interrupt Disable" mask="0x1"/>
          <bitfield name="ERR" caption="Error Interrupt Disable" mask="0x2"/>
          <bitfield name="DIR" caption="Direction Interrupt Disable" mask="0x4"/>
          <bitfield name="VLC" caption="Velocity Interrupt Disable" mask="0x8"/>
          <bitfield name="MC0" caption="Channel 0 Compare Match Disable" mask="0x10"/>
          <bitfield name="MC1" caption="Channel 1 Compare Match Disable" mask="0x20"/>
        </register>
        <register name="INTENSET" offset="0x9" rw="RW" size="1" atomic-op="set:INTENSET" initval="0x00" caption="Interrupt Enable Set">
          <bitfield name="OVF" caption="Overflow/Underflow Interrupt Enable" mask="0x1"/>
          <bitfield name="ERR" caption="Error Interrupt Enable" mask="0x2"/>
          <bitfield name="DIR" caption="Direction Interrupt Enable" mask="0x4"/>
          <bitfield name="VLC" caption="Velocity Interrupt Enable" mask="0x8"/>
          <bitfield name="MC0" caption="Channel 0 Compare Match Enable" mask="0x10"/>
          <bitfield name="MC1" caption="Channel 1 Compare Match Enable" mask="0x20"/>
        </register>
        <register name="INTFLAG" offset="0xA" rw="RW" size="1" atomic-op="clear:INTFLAG" initval="0x00" caption="Interrupt Flag Status and Clear">
          <bitfield name="OVF" caption="Overflow/Underflow" mask="0x1"/>
          <bitfield name="ERR" caption="Error" mask="0x2"/>
          <bitfield name="DIR" caption="Direction Change" mask="0x4"/>
          <bitfield name="VLC" caption="Velocity" mask="0x8"/>
          <bitfield name="MC0" caption="Channel 0 Compare Match" mask="0x10"/>
          <bitfield name="MC1" caption="Channel 1 Compare Match" mask="0x20"/>
        </register>
        <register name="STATUS" offset="0xC" rw="RW" access="RWSYNC" size="2" initval="0x0040" caption="Status">
          <bitfield name="QERR" caption="Quadrature Error Flag" mask="0x1"/>
          <bitfield name="IDXERR" caption="Index Error Flag" mask="0x2"/>
          <bitfield name="MPERR" caption="Missing Pulse Error flag" mask="0x4"/>
          <bitfield name="WINERR" caption="Window Error Flag" mask="0x10"/>
          <bitfield name="HERR" caption="Hall Error Flag" mask="0x20"/>
          <bitfield name="STOP" caption="Stop" mask="0x40"/>
          <bitfield name="DIR" caption="Direction Status Flag" mask="0x80"/>
          <bitfield name="PRESCBUFV" caption="Prescaler Buffer Valid" mask="0x100"/>
          <bitfield name="FILTERBUFV" caption="Filter Buffer Valid" mask="0x200"/>
          <bitfield name="CCBUFV0" caption="Compare Channel 0 Buffer Valid" mask="0x1000"/>
          <bitfield name="CCBUFV1" caption="Compare Channel 1 Buffer Valid" mask="0x2000"/>
        </register>
        <register name="DBGCTRL" offset="0xF" rw="RW" size="1" initval="0x00" caption="Debug Control">
          <bitfield name="DBGRUN" caption="Debug Run Mode" mask="0x1"/>
        </register>
        <register name="SYNCBUSY" offset="0x10" rw="R" size="4" initval="0x00000000" caption="Synchronization Status">
          <bitfield name="SWRST" caption="Software Reset Synchronization Busy" mask="0x1"/>
          <bitfield name="ENABLE" caption="Enable Synchronization Busy" mask="0x2"/>
          <bitfield name="CTRLB" caption="Control B Synchronization Busy" mask="0x4"/>
          <bitfield name="STATUS" caption="Status Synchronization Busy" mask="0x8"/>
          <bitfield name="PRESC" caption="Prescaler Synchronization Busy" mask="0x10"/>
          <bitfield name="FILTER" caption="Filter Synchronization Busy" mask="0x20"/>
          <bitfield name="COUNT" caption="Count Synchronization Busy" mask="0x40"/>
          <bitfield name="CC0" caption="Compare Channel 0 Synchronization Busy" mask="0x80"/>
          <bitfield name="CC1" caption="Compare Channel 1 Synchronization Busy" mask="0x100"/>
        </register>
        <register name="PRESC" offset="0x14" rw="RW" access="WSYNC" size="1" initval="0x00" caption="Prescaler Value">
          <bitfield name="PRESC" caption="Prescaler Value" mask="0xF" values="PDEC_PRESC__PRESC"/>
        </register>
        <register name="FILTER" offset="0x15" rw="RW" access="WSYNC" size="1" initval="0x00" caption="Filter Value">
          <bitfield name="FILTER" caption="Filter Value" mask="0xFF"/>
        </register>
        <register name="PRESCBUF" offset="0x18" rw="RW" access="WSYNC" size="1" initval="0x00" caption="Prescaler Buffer Value">
          <bitfield name="PRESCBUF" caption="Prescaler Buffer Value" mask="0xF" values="PDEC_PRESCBUF__PRESCBUF"/>
        </register>
        <register name="FILTERBUF" offset="0x19" rw="RW" access="WSYNC" size="1" initval="0x00" caption="Filter Buffer Value">
          <bitfield name="FILTERBUF" caption="Filter Buffer Value" mask="0xFF"/>
        </register>
        <register name="COUNT" offset="0x1C" rw="RW" access="RWSYNC" size="4" initval="0x00000000" caption="Counter Value">
          <bitfield name="COUNT" caption="Counter Value" mask="0xFFFF"/>
        </register>
        <register name="CC" offset="0x20" rw="RW" access="RWSYNC" size="4" count="2" initval="0x00000000" caption="Channel n Compare Value">
          <bitfield name="CC" caption="Channel Compare Value" mask="0xFFFF"/>
        </register>
        <register name="CCBUF" offset="0x30" rw="RW" access="WSYNC" size="4" count="2" initval="0x00000000" caption="Channel n Compare Buffer Value">
          <bitfield name="CCBUF" caption="Channel Compare Buffer Value" mask="0xFFFF"/>
        </register>
      </register-group>
      <value-group name="PDEC_CTRLA__MODE">
        <value name="QDEC" caption="QDEC operating mode" value="0"/>
        <value name="HALL" caption="HALL operating mode" value="1"/>
        <value name="COUNTER" caption="COUNTER operating mode" value="2"/>
      </value-group>
      <value-group name="PDEC_CTRLA__CONF">
        <value name="X4" caption="Quadrature decoder direction" value="0"/>
        <value name="X4S" caption="Secure Quadrature decoder direction" value="1"/>
        <value name="X2" caption="Decoder direction" value="2"/>
        <value name="X2S" caption="Secure decoder direction" value="3"/>
        <value name="AUTOC" caption="Auto correction mode" value="4"/>
      </value-group>
      <value-group name="PDEC_CTRLBCLR__CMD">
        <value name="NONE" caption="No action" value="0"/>
        <value name="RETRIGGER" caption="Force a counter restart or retrigger" value="1"/>
        <value name="UPDATE" caption="Force update of double buffered registers" value="2"/>
        <value name="READSYNC" caption="Force a read synchronization of COUNT" value="3"/>
        <value name="START" caption="Start QDEC/HALL" value="4"/>
        <value name="STOP" caption="Stop QDEC/HALL" value="5"/>
      </value-group>
      <value-group name="PDEC_CTRLBSET__CMD">
        <value name="NONE" caption="No action" value="0"/>
        <value name="RETRIGGER" caption="Force a counter restart or retrigger" value="1"/>
        <value name="UPDATE" caption="Force update of double buffered registers" value="2"/>
        <value name="READSYNC" caption="Force a read synchronization of COUNT" value="3"/>
        <value name="START" caption="Start QDEC/HALL" value="4"/>
        <value name="STOP" caption="Stop QDEC/HALL" value="5"/>
      </value-group>
      <value-group name="PDEC_EVCTRL__EVACT">
        <value name="OFF" caption="Event action disabled" value="0"/>
        <value name="RETRIGGER" caption="Start, restart or retrigger on event" value="1"/>
        <value name="COUNT" caption="Count on event" value="2"/>
      </value-group>
      <value-group name="PDEC_PRESC__PRESC">
        <value name="DIV1" caption="No division" value="0"/>
        <value name="DIV2" caption="Divide by 2" value="1"/>
        <value name="DIV4" caption="Divide by 4" value="2"/>
        <value name="DIV8" caption="Divide by 8" value="3"/>
        <value name="DIV16" caption="Divide by 16" value="4"/>
        <value name="DIV32" caption="Divide by 32" value="5"/>
        <value name="DIV64" caption="Divide by 64" value="6"/>
        <value name="DIV128" caption="Divide by 128" value="7"/>
        <value name="DIV256" caption="Divide by 256" value="8"/>
        <value name="DIV512" caption="Divide by 512" value="9"/>
        <value name="DIV1024" caption="Divide by 1024" value="10"/>
      </value-group>
      <value-group name="PDEC_PRESCBUF__PRESCBUF">
        <value name="DIV1" caption="No division" value="0"/>
        <value name="DIV2" caption="Divide by 2" value="1"/>
        <value name="DIV4" caption="Divide by 4" value="2"/>
        <value name="DIV8" caption="Divide by 8" value="3"/>
        <value name="DIV16" caption="Divide by 16" value="4"/>
        <value name="DIV32" caption="Divide by 32" value="5"/>
        <value name="DIV64" caption="Divide by 64" value="6"/>
        <value name="DIV128" caption="Divide by 128" value="7"/>
        <value name="DIV256" caption="Divide by 256" value="8"/>
        <value name="DIV512" caption="Divide by 512" value="9"/>
        <value name="DIV1024" caption="Divide by 1024" value="10"/>
      </value-group>
    </module>
    <module name="PM" id="03926" name2="pwr_rpmu_pm_v1" version="1b0" caption="Power Manager">
      <register-group name="PM" caption="Power Manager">
        <register name="CTRLA" offset="0x0" rw="RW" size="1" initval="0x00" caption="Control A">
          <bitfield name="IORET" caption="I/O Retention" mask="0x4" values="CTRLA__IORET"/>
        </register>
        <register name="SLEEPCFG" offset="0x1" rw="RW" size="1" initval="0x02" caption="Sleep Configuration">
          <bitfield name="SLEEPMODE" caption="Sleep Mode" mask="0x7" values="SLEEPCFG__SLEEPMODE"/>
        </register>
        <register name="INTENCLR" offset="0x4" rw="RW" size="1" atomic-op="clear:INTENCLR" initval="0x00" caption="Interrupt Enable Clear">
          <bitfield name="SLEEPRDY" caption="Backup Sleep Mode Entry Ready Enable" mask="0x1"/>
        </register>
        <register name="INTENSET" offset="0x5" rw="RW" size="1" atomic-op="set:INTENSET" initval="0x00" caption="Interrupt Enable Set">
          <bitfield name="SLEEPRDY" caption="Backup Sleep Mode Entry Ready Enable" mask="0x1"/>
        </register>
        <register name="INTFLAG" offset="0x6" rw="RW" size="1" atomic-op="clear:INTFLAG" initval="0x01" caption="Interrupt Flag Status and Clear">
          <bitfield name="SLEEPRDY" caption="Backup Sleep Mode Entry Ready" mask="0x1"/>
        </register>
        <register name="STDBYCFG" offset="0x8" rw="RW" size="1" initval="0x04" caption="Standby Configuration">
          <bitfield name="RAMCFG" caption="Ram Configuration" mask="0x1" values="STDBYCFG__RAMCFG"/>
          <bitfield name="LPRAM" caption="Low Power RAM Enable" mask="0x4"/>
        </register>
        <register name="HIBCFG" offset="0x9" rw="RW" size="1" initval="0x04" caption="Hibernate Configuration">
          <bitfield name="RAMCFG" caption="Ram Configuration" mask="0x1" values="HIBCFG__RAMCFG"/>
          <bitfield name="LPRAM" caption="Low Power RAM Enable" mask="0x4"/>
        </register>
      </register-group>
      <value-group name="CTRLA__IORET">
        <value name="NOIORET" caption="When  the  device  exits  the  HIBERNATE or BACKUP  mode,  the  I/O  line  configuration are released." value="0x0"/>
        <value name="IORET" caption="When  the  device  exits  the  HIBERNATE or BACKUP  mode,  the  I/O  line  configuration are stretched." value="0x1"/>
      </value-group>
      <value-group name="SLEEPCFG__SLEEPMODE">
        <value name="IDLE" caption="CPU, AHB and APB clocks are OFF" value="2"/>
        <value name="STANDBY" caption="All Clocks are OFF" value="4"/>
        <value name="HIBERNATE" caption="Backup domain is ON as well as some PDRAMs" value="5"/>
        <value name="BACKUP" caption="Only Backup domain is powered ON" value="6"/>
        <value name="OFF" caption="All power domains are powered OFF" value="7"/>
      </value-group>
      <value-group name="STDBYCFG__RAMCFG">
        <value name="RET" caption="All the RAMs are retained" value="0"/>
        <value name="OFF" caption="Only the first 32K bytes are retained" value="1"/>
      </value-group>
      <value-group name="HIBCFG__RAMCFG">
        <value name="RET" caption="All the RAMs are retained" value="0x0"/>
        <value name="OFF" caption="Only the first 32K bytes are retained" value="0x1"/>
      </value-group>
    </module>
    <module name="PORT" id="03720" name2="gpio_port_u2210_v4" version="4a0" caption="Port Module">
      <register-group name="GROUP" size="0x80">
        <register name="DIR" offset="0x0" rw="RW" size="4" initval="0x00000000" caption="Data Direction">
          <bitfield name="DIR" caption="Port Data Direction" mask="0xFFFFFFFF"/>
        </register>
        <register name="DIRCLR" offset="0x4" rw="RW" size="4" atomic-op="clear:DIR" initval="0x00000000" caption="Data Direction Clear">
          <bitfield name="DIRCLR" caption="Port Data Direction Clear" mask="0xFFFFFFFF"/>
        </register>
        <register name="DIRSET" offset="0x8" rw="RW" size="4" atomic-op="set:DIR" initval="0x00000000" caption="Data Direction Set">
          <bitfield name="DIRSET" caption="Port Data Direction Set" mask="0xFFFFFFFF"/>
        </register>
        <register name="DIRTGL" offset="0xC" rw="RW" size="4" atomic-op="toggle:DIR" initval="0x00000000" caption="Data Direction Toggle">
          <bitfield name="DIRTGL" caption="Port Data Direction Toggle" mask="0xFFFFFFFF"/>
        </register>
        <register name="OUT" offset="0x10" rw="RW" size="4" initval="0x00000000" caption="Data Output Value">
          <bitfield name="OUT" caption="PORT Data Output Value" mask="0xFFFFFFFF"/>
        </register>
        <register name="OUTCLR" offset="0x14" rw="RW" size="4" atomic-op="clear:OUT" initval="0x00000000" caption="Data Output Value Clear">
          <bitfield name="OUTCLR" caption="PORT Data Output Value Clear" mask="0xFFFFFFFF"/>
        </register>
        <register name="OUTSET" offset="0x18" rw="RW" size="4" atomic-op="set:OUT" initval="0x00000000" caption="Data Output Value Set">
          <bitfield name="OUTSET" caption="PORT Data Output Value Set" mask="0xFFFFFFFF"/>
        </register>
        <register name="OUTTGL" offset="0x1C" rw="RW" size="4" atomic-op="toggle:OUT" initval="0x00000000" caption="Data Output Value Toggle">
          <bitfield name="OUTTGL" caption="PORT Data Output Value Toggle" mask="0xFFFFFFFF"/>
        </register>
        <register name="IN" offset="0x20" rw="R" size="4" initval="0x00000000" caption="Data Input Value">
          <bitfield name="IN" caption="PORT Data Input Value" mask="0xFFFFFFFF"/>
        </register>
        <register name="CTRL" offset="0x24" rw="RW" size="4" initval="0x00000000" caption="Control">
          <bitfield name="SAMPLING" caption="Input Sampling Mode" mask="0xFFFFFFFF"/>
        </register>
        <register name="WRCONFIG" offset="0x28" rw="W" size="4" access-size="4" initval="0x00000000" caption="Write Configuration">
          <bitfield name="PINMASK" caption="Pin Mask for Multiple Pin Configuration" mask="0xFFFF"/>
          <bitfield name="PMUXEN" caption="Peripheral Multiplexer Enable" mask="0x10000"/>
          <bitfield name="INEN" caption="Input Enable" mask="0x20000"/>
          <bitfield name="PULLEN" caption="Pull Enable" mask="0x40000"/>
          <bitfield name="ODRAIN" caption="Open Drain Output" mask="0x80000"/>
          <bitfield name="SLEWLIM" caption="Output Driver Slew Rate Selection" mask="0x300000"/>
          <bitfield name="PMUX" caption="Peripheral Multiplexing" mask="0xF000000"/>
          <bitfield name="WRPMUX" caption="Write PMUX" mask="0x10000000"/>
          <bitfield name="WRPINCFG" caption="Write PINCFG" mask="0x40000000"/>
          <bitfield name="HWSEL" caption="Half-Word Select" mask="0x80000000"/>
        </register>
        <register name="EVCTRL" offset="0x2C" rw="RW" size="4" initval="0x00000000" caption="Event Input Control">
          <bitfield name="PID0" caption="PORT Event Pin Identifier 0" mask="0x1F"/>
          <bitfield name="EVACT0" caption="PORT Event Action 0" mask="0x60" values="PORT_EVCTRL__EVACT0"/>
          <bitfield name="PORTEI0" caption="PORT Event Input Enable 0" mask="0x80"/>
          <bitfield name="PID1" caption="PORT Event Pin Identifier 1" mask="0x1F00"/>
          <bitfield name="EVACT1" caption="PORT Event Action 1" mask="0x6000"/>
          <bitfield name="PORTEI1" caption="PORT Event Input Enable 1" mask="0x8000"/>
          <bitfield name="PID2" caption="PORT Event Pin Identifier 2" mask="0x1F0000"/>
          <bitfield name="EVACT2" caption="PORT Event Action 2" mask="0x600000"/>
          <bitfield name="PORTEI2" caption="PORT Event Input Enable 2" mask="0x800000"/>
          <bitfield name="PID3" caption="PORT Event Pin Identifier 3" mask="0x1F000000"/>
          <bitfield name="EVACT3" caption="PORT Event Action 3" mask="0x60000000"/>
          <bitfield name="PORTEI3" caption="PORT Event Input Enable 3" mask="0x80000000"/>
        </register>
        <register name="PMUX" offset="0x30" rw="RW" size="1" count="16" initval="0x00" caption="Peripheral Multiplexing">
          <bitfield name="PMUXE" caption="Peripheral Multiplexing for Even-Numbered Pin" mask="0xF" values="PORT_PMUX__PMUXE"/>
          <bitfield name="PMUXO" caption="Peripheral Multiplexing for Odd-Numbered Pin" mask="0xF0" values="PORT_PMUX__PMUXO"/>
        </register>
        <register name="PINCFG" offset="0x40" rw="RW" size="1" count="32" initval="0x00" caption="Pin Configuration">
          <bitfield name="PMUXEN" caption="Peripheral Multiplexer Enable" mask="0x1"/>
          <bitfield name="INEN" caption="Input Enable" mask="0x2"/>
          <bitfield name="PULLEN" caption="Pull Enable" mask="0x4"/>
          <bitfield name="ODRAIN" caption="Open Drain Output" mask="0x8"/>
          <bitfield name="SLEWLIM" caption="Output Driver Slew Rate Selection" mask="0x30" values="PINCFG__SLEWLIM"/>
        </register>
      </register-group>
      <register-group name="PORT" caption="Port Module">
        <register-group name="GROUP" name-in-module="GROUP" offset="0x00" size="0x80" count="4"/>
      </register-group>
      <value-group name="PORT_EVCTRL__EVACT0">
        <value name="OUT" caption="Event output to pin" value="0x0"/>
        <value name="SET" caption="Set output register of pin on event" value="0x1"/>
        <value name="CLR" caption="Clear output register of pin on event" value="0x2"/>
        <value name="TGL" caption="Toggle output register of pin on event" value="0x3"/>
      </value-group>
      <value-group name="PORT_PMUX__PMUXE">
        <value name="A" caption="Peripheral function A selected" value="0x0"/>
        <value name="B" caption="Peripheral function B selected" value="0x1"/>
        <value name="C" caption="Peripheral function C selected" value="0x2"/>
        <value name="D" caption="Peripheral function D selected" value="0x3"/>
        <value name="E" caption="Peripheral function E selected" value="0x4"/>
        <value name="F" caption="Peripheral function F selected" value="0x5"/>
        <value name="G" caption="Peripheral function G selected" value="0x6"/>
        <value name="H" caption="Peripheral function H selected" value="0x7"/>
        <value name="I" caption="Peripheral function I selected" value="0x8"/>
        <value name="J" caption="Peripheral function J selected" value="0x9"/>
        <value name="K" caption="Peripheral function K selected" value="0xA"/>
        <value name="L" caption="Peripheral function L selected" value="0xB"/>
        <value name="M" caption="Peripheral function M selected" value="0xC"/>
        <value name="P" caption="Peripheral function P selected" value="0xF"/>
      </value-group>
      <value-group name="PORT_PMUX__PMUXO">
        <value name="A" caption="Peripheral function A selected" value="0x0"/>
        <value name="B" caption="Peripheral function B selected" value="0x1"/>
        <value name="C" caption="Peripheral function C selected" value="0x2"/>
        <value name="D" caption="Peripheral function D selected" value="0x3"/>
        <value name="E" caption="Peripheral function E selected" value="0x4"/>
        <value name="F" caption="Peripheral function F selected" value="0x5"/>
        <value name="G" caption="Peripheral function G selected" value="0x6"/>
        <value name="H" caption="Peripheral function H selected" value="0x7"/>
        <value name="I" caption="Peripheral function I selected" value="0x8"/>
        <value name="J" caption="Peripheral function J selected" value="0x9"/>
        <value name="K" caption="Peripheral function K selected" value="0xA"/>
        <value name="L" caption="Peripheral function L selected" value="0xB"/>
        <value name="M" caption="Peripheral function M selected" value="0xC"/>
        <value name="P" caption="Peripheral function P selected" value="0xF"/>
      </value-group>
      <value-group name="PINCFG__SLEWLIM">
        <value name="FAST" caption="Slew rate control disabled (fast rise/fall time operation)" value="0x0"/>
        <value name="SLOW4" caption="Slew rate control enabled (4x slower)" value="0x1"/>
        <value name="SLOW8" caption="Slew rate control enabled (8x slower)" value="0x2"/>
        <value name="SLOW12" caption="Slew rate control enabled (12x slower)" value="0x3"/>
      </value-group>
    </module>
    <module name="PRM" id="03575" name2="prm_boot_ahb_v1" version="1a0" caption="Boot ROM Controller">
      <register-group name="PRM" caption="Boot ROM Controller">
        <register name="CTRLA" offset="0x0" rw="RW" size="4" initval="0x00000002" caption="CONTROL A REGISTER">
          <bitfield name="SWRST" caption="SOFTWARE RESET BIT" mask="0x1"/>
          <bitfield name="ENABLE" caption="ENABLE BIT" mask="0x2"/>
          <bitfield name="PRMWS" caption="ROM ACCESS TIME WAIT STATE" mask="0x700"/>
        </register>
      </register-group>
    </module>
    <module name="PTC" id="03721" name2="afe_ptc_ctrl_u2215_v6" version="6a0" caption="Peripheral Touch Controller">
      <register-group name="PTC" caption="Peripheral Touch Controller"/>
    </module>
    <module name="RSTC" id="03926" name2="pwr_rpmu_rstc_v1" version="1b0" caption="Reset Controller">
      <register-group name="RSTC" caption="Reset Controller">
        <register name="RCAUSE" offset="0x0" rw="R" size="2" caption="Reset Cause">
          <bitfield name="POR" caption="Power On Reset" mask="0x1"/>
          <bitfield name="PORCORE" caption="Brown Out CORE Detector Reset" mask="0x2"/>
          <bitfield name="BORVDDREG" caption="Brown Out VDDREG Detector Reset" mask="0x4"/>
          <bitfield name="BORVDDA" caption="Brown Out VDDA Detector Reset" mask="0x8"/>
          <bitfield name="BORVDDIO" caption="Brown Out VDDIO Detector Reset" mask="0x10"/>
          <bitfield name="EXT" caption="External Reset" mask="0x20"/>
          <bitfield name="WDT" caption="Watchdog Reset" mask="0x40"/>
          <bitfield name="SYST" caption="System Reset Request" mask="0x80"/>
          <bitfield name="BACKUP" caption="Backup Reset" mask="0x100"/>
          <bitfield name="LOCKUP" caption="Lockup Reset" mask="0x200"/>
        </register>
        <register name="BKUPEXIT" offset="0x2" rw="R" size="1" initval="0x00" caption="Backup Exit Source. Implemented only if RSTC_BACKUP_IMPLEMENTED=1">
          <bitfield name="VBAT0" caption="VBAT failure in backup mode" mask="0x1"/>
          <bitfield name="RTC" caption="Real Timer Counter Interrupt" mask="0x2"/>
          <bitfield name="BBPS0" caption="Battery Backup Power Switch" mask="0x4"/>
          <bitfield name="HIB0" caption="Hibernate" mask="0x80"/>
        </register>
        <register name="DBGCTRL" offset="0x4" rw="RW" size="4" initval="0x00000000" caption="Debug Control">
          <bitfield name="LCKUPDIS" caption="Lockup Disable" mask="0x1"/>
        </register>
      </register-group>
    </module>
    <module name="RTC" id="03608" name2="tmr_rtc_u2250_v3" version="3b0" caption="Real-Time Counter">
      <register-group name="MODE2_ALARM" size="0x8">
        <mode name="MODE2" qualifier="RTC.MODE2.CTRLA.MODE" value="2" caption="Clock/Calendar with Alarm"/>
        <register modes="MODE2" name="ALARM" offset="0x0" rw="RW" access="WSYNC" size="4" initval="0x00000000" caption="MODE2_ALARM Alarm n Value">
          <bitfield name="SECOND" caption="Second" mask="0x3F"/>
          <bitfield name="MINUTE" caption="Minute" mask="0xFC0"/>
          <bitfield name="HOUR" caption="Hour" mask="0x1F000" values="MODE2_ALARM__HOUR"/>
          <bitfield name="DAY" caption="Day" mask="0x3E0000"/>
          <bitfield name="MONTH" caption="Month" mask="0x3C00000"/>
          <bitfield name="YEAR" caption="Year" mask="0xFC000000"/>
        </register>
        <register modes="MODE2" name="MASK" offset="0x4" rw="RW" access="WSYNC" size="1" initval="0x00" caption="MODE2_ALARM Alarm n Mask">
          <bitfield name="SEL" caption="Alarm Mask Selection" mask="0x7" values="MODE2_MASK__SEL"/>
        </register>
      </register-group>
      <register-group name="RTC" caption="Real-Time Counter">
        <mode name="MODE0" qualifier="RTC.MODE0.CTRLA.MODE" value="0" caption="32-bit Counter with Single 32-bit Compare"/>
        <mode name="MODE1" qualifier="RTC.MODE1.CTRLA.MODE" value="1" caption="16-bit Counter with Two 16-bit Compares"/>
        <mode name="MODE2" qualifier="RTC.MODE2.CTRLA.MODE" value="2" caption="Clock/Calendar with Alarm"/>
        <register modes="MODE0" name="CTRLA" offset="0x0" rw="RW" access="WSYNC" size="2" initval="0x0000" caption="MODE0 Control A">
          <bitfield name="SWRST" caption="Software Reset" mask="0x1"/>
          <bitfield name="ENABLE" caption="Enable" mask="0x2"/>
          <bitfield name="MODE" caption="Operating Mode" mask="0xC" values="MODE0_CTRLA__MODE"/>
          <bitfield name="MATCHCLR" caption="Clear on Match" mask="0x80"/>
          <bitfield name="PRESCALER" caption="Prescaler" mask="0xF00" values="RTC_MODE0_CTRLA__PRESCALER"/>
          <bitfield name="GPTRST" caption="GP Registers Reset On Tamper Enable" mask="0x4000"/>
          <bitfield name="COUNTSYNC" caption="Count Read Synchronization Enable" mask="0x8000"/>
        </register>
        <register modes="MODE1" name="CTRLA" offset="0x0" rw="RW" access="WSYNC" size="2" initval="0x0000" caption="MODE1 Control A">
          <bitfield name="SWRST" caption="Software Reset" mask="0x1"/>
          <bitfield name="ENABLE" caption="Enable" mask="0x2"/>
          <bitfield name="MODE" caption="Operating Mode" mask="0xC" values="MODE1_CTRLA__MODE"/>
          <bitfield name="PRESCALER" caption="Prescaler" mask="0xF00" values="RTC_MODE1_CTRLA__PRESCALER"/>
          <bitfield name="GPTRST" caption="GP Registers Reset On Tamper Enable" mask="0x4000"/>
          <bitfield name="COUNTSYNC" caption="Count Read Synchronization Enable" mask="0x8000"/>
        </register>
        <register modes="MODE2" name="CTRLA" offset="0x0" rw="RW" access="WSYNC" size="2" initval="0x0000" caption="MODE2 Control A">
          <bitfield name="SWRST" caption="Software Reset" mask="0x1"/>
          <bitfield name="ENABLE" caption="Enable" mask="0x2"/>
          <bitfield name="MODE" caption="Operating Mode" mask="0xC" values="MODE2_CTRLA__MODE"/>
          <bitfield name="CLKREP" caption="Clock Representation" mask="0x40"/>
          <bitfield name="MATCHCLR" caption="Clear on Match" mask="0x80"/>
          <bitfield name="PRESCALER" caption="Prescaler" mask="0xF00" values="RTC_MODE2_CTRLA__PRESCALER"/>
          <bitfield name="GPTRST" caption="GP Registers Reset On Tamper Enable" mask="0x4000"/>
          <bitfield name="CLOCKSYNC" caption="Clock Read Synchronization Enable" mask="0x8000"/>
        </register>
        <register modes="MODE0" name="CTRLB" offset="0x2" rw="RW" size="2" initval="0x0000" caption="MODE0 Control B">
          <bitfield name="GP0EN" caption="General Purpose 0 Enable" mask="0x1"/>
          <bitfield name="GP2EN" caption="General Purpose 2 Enable" mask="0x2"/>
          <bitfield name="DEBMAJ" caption="Debouncer Majority Enable" mask="0x10"/>
          <bitfield name="DEBASYNC" caption="Debouncer Asynchronous Enable" mask="0x20"/>
          <bitfield name="RTCOUT" caption="RTC Output Enable" mask="0x40"/>
          <bitfield name="DMAEN" caption="DMA Enable" mask="0x80"/>
          <bitfield name="DEBF" caption="Debounce Frequency" mask="0x700" values="MODE0_CTRLB__DEBF"/>
          <bitfield name="ACTF" caption="Active Layer Frequency" mask="0x7000" values="MODE0_CTRLB__ACTF"/>
          <bitfield name="SEPTO" caption="Separate Tamper Outputs" mask="0x8000"/>
        </register>
        <register modes="MODE1" name="CTRLB" offset="0x2" rw="RW" size="2" initval="0x0000" caption="MODE1 Control B">
          <bitfield name="GP0EN" caption="General Purpose 0 Enable" mask="0x1"/>
          <bitfield name="GP2EN" caption="General Purpose 2 Enable" mask="0x2"/>
          <bitfield name="DEBMAJ" caption="Debouncer Majority Enable" mask="0x10"/>
          <bitfield name="DEBASYNC" caption="Debouncer Asynchronous Enable" mask="0x20"/>
          <bitfield name="RTCOUT" caption="RTC Output Enable" mask="0x40"/>
          <bitfield name="DMAEN" caption="DMA Enable" mask="0x80"/>
          <bitfield name="DEBF" caption="Debounce Frequency" mask="0x700" values="MODE1_CTRLB__DEBF"/>
          <bitfield name="ACTF" caption="Active Layer Frequency" mask="0x7000" values="MODE1_CTRLB__ACTF"/>
          <bitfield name="SEPTO" caption="Separate Tamper Outputs" mask="0x8000"/>
        </register>
        <register modes="MODE2" name="CTRLB" offset="0x2" rw="RW" size="2" initval="0x0000" caption="MODE2 Control B">
          <bitfield name="GP0EN" caption="General Purpose 0 Enable" mask="0x1"/>
          <bitfield name="GP2EN" caption="General Purpose 2 Enable" mask="0x2"/>
          <bitfield name="DEBMAJ" caption="Debouncer Majority Enable" mask="0x10"/>
          <bitfield name="DEBASYNC" caption="Debouncer Asynchronous Enable" mask="0x20"/>
          <bitfield name="RTCOUT" caption="RTC Output Enable" mask="0x40"/>
          <bitfield name="DMAEN" caption="DMA Enable" mask="0x80"/>
          <bitfield name="DEBF" caption="Debounce Frequency" mask="0x700" values="RTC_MODE2_CTRLB__DEBF"/>
          <bitfield name="ACTF" caption="Active Layer Frequency" mask="0x7000" values="RTC_MODE2_CTRLB__ACTF"/>
          <bitfield name="SEPTO" caption="Separate Tamper Outputs" mask="0x8000"/>
        </register>
        <register modes="MODE0" name="EVCTRL" offset="0x4" rw="RW" size="4" initval="0x00000000" caption="MODE0 Event Control">
          <bitfield name="PEREO0" caption="Periodic Interval 0 Event Output Enable" mask="0x1"/>
          <bitfield name="PEREO1" caption="Periodic Interval 1 Event Output Enable" mask="0x2"/>
          <bitfield name="PEREO2" caption="Periodic Interval 2 Event Output Enable" mask="0x4"/>
          <bitfield name="PEREO3" caption="Periodic Interval 3 Event Output Enable" mask="0x8"/>
          <bitfield name="PEREO4" caption="Periodic Interval 4 Event Output Enable" mask="0x10"/>
          <bitfield name="PEREO5" caption="Periodic Interval 5 Event Output Enable" mask="0x20"/>
          <bitfield name="PEREO6" caption="Periodic Interval 6 Event Output Enable" mask="0x40"/>
          <bitfield name="PEREO7" caption="Periodic Interval 7 Event Output Enable" mask="0x80"/>
          <bitfield name="CMPEO0" caption="Compare 0 Event Output Enable" mask="0x100"/>
          <bitfield name="CMPEO1" caption="Compare 1 Event Output Enable" mask="0x200"/>
          <bitfield name="TAMPEREO" caption="Tamper Event Output Enable" mask="0x4000"/>
          <bitfield name="OVFEO" caption="Overflow Event Output Enable" mask="0x8000"/>
          <bitfield name="TAMPEVEI" caption="Tamper Event Input Enable" mask="0x10000"/>
          <bitfield name="PERDEO" caption="Periodic Interval Daily Event Output Enable" mask="0x1000000"/>
        </register>
        <register modes="MODE1" name="EVCTRL" offset="0x4" rw="RW" size="4" initval="0x00000000" caption="MODE1 Event Control">
          <bitfield name="PEREO0" caption="Periodic Interval 0 Event Output Enable" mask="0x1"/>
          <bitfield name="PEREO1" caption="Periodic Interval 1 Event Output Enable" mask="0x2"/>
          <bitfield name="PEREO2" caption="Periodic Interval 2 Event Output Enable" mask="0x4"/>
          <bitfield name="PEREO3" caption="Periodic Interval 3 Event Output Enable" mask="0x8"/>
          <bitfield name="PEREO4" caption="Periodic Interval 4 Event Output Enable" mask="0x10"/>
          <bitfield name="PEREO5" caption="Periodic Interval 5 Event Output Enable" mask="0x20"/>
          <bitfield name="PEREO6" caption="Periodic Interval 6 Event Output Enable" mask="0x40"/>
          <bitfield name="PEREO7" caption="Periodic Interval 7 Event Output Enable" mask="0x80"/>
          <bitfield name="CMPEO0" caption="Compare 0 Event Output Enable" mask="0x100"/>
          <bitfield name="CMPEO1" caption="Compare 1 Event Output Enable" mask="0x200"/>
          <bitfield name="CMPEO2" caption="Compare 2 Event Output Enable" mask="0x400"/>
          <bitfield name="CMPEO3" caption="Compare 3 Event Output Enable" mask="0x800"/>
          <bitfield name="TAMPEREO" caption="Tamper Event Output Enable" mask="0x4000"/>
          <bitfield name="OVFEO" caption="Overflow Event Output Enable" mask="0x8000"/>
          <bitfield name="TAMPEVEI" caption="Tamper Event Input Enable" mask="0x10000"/>
          <bitfield name="PERDEO" caption="Periodic Interval Daily Event Output Enable" mask="0x1000000"/>
        </register>
        <register modes="MODE2" name="EVCTRL" offset="0x4" rw="RW" size="4" initval="0x00000000" caption="MODE2 Event Control">
          <bitfield name="PEREO0" caption="Periodic Interval 0 Event Output Enable" mask="0x1"/>
          <bitfield name="PEREO1" caption="Periodic Interval 1 Event Output Enable" mask="0x2"/>
          <bitfield name="PEREO2" caption="Periodic Interval 2 Event Output Enable" mask="0x4"/>
          <bitfield name="PEREO3" caption="Periodic Interval 3 Event Output Enable" mask="0x8"/>
          <bitfield name="PEREO4" caption="Periodic Interval 4 Event Output Enable" mask="0x10"/>
          <bitfield name="PEREO5" caption="Periodic Interval 5 Event Output Enable" mask="0x20"/>
          <bitfield name="PEREO6" caption="Periodic Interval 6 Event Output Enable" mask="0x40"/>
          <bitfield name="PEREO7" caption="Periodic Interval 7 Event Output Enable" mask="0x80"/>
          <bitfield name="ALARMEO0" caption="Alarm 0 Event Output Enable" mask="0x100"/>
          <bitfield name="ALARMEO1" caption="Alarm 1 Event Output Enable" mask="0x200"/>
          <bitfield name="TAMPEREO" caption="Tamper Event Output Enable" mask="0x4000"/>
          <bitfield name="OVFEO" caption="Overflow Event Output Enable" mask="0x8000"/>
          <bitfield name="TAMPEVEI" caption="Tamper Event Input Enable" mask="0x10000"/>
          <bitfield name="PERDEO" caption="Periodic Interval Daily Event Output Enable" mask="0x1000000"/>
        </register>
        <register modes="MODE0" name="INTENCLR" offset="0x8" rw="RW" size="2" atomic-op="clear:INTENCLR" initval="0x0000" caption="MODE0 Interrupt Enable Clear">
          <bitfield name="PER0" caption="Periodic Interval 0 Interrupt Enable" mask="0x1"/>
          <bitfield name="PER1" caption="Periodic Interval 1 Interrupt Enable" mask="0x2"/>
          <bitfield name="PER2" caption="Periodic Interval 2 Interrupt Enable" mask="0x4"/>
          <bitfield name="PER3" caption="Periodic Interval 3 Interrupt Enable" mask="0x8"/>
          <bitfield name="PER4" caption="Periodic Interval 4 Interrupt Enable" mask="0x10"/>
          <bitfield name="PER5" caption="Periodic Interval 5 Interrupt Enable" mask="0x20"/>
          <bitfield name="PER6" caption="Periodic Interval 6 Interrupt Enable" mask="0x40"/>
          <bitfield name="PER7" caption="Periodic Interval 7 Interrupt Enable" mask="0x80"/>
          <bitfield name="CMP0" caption="Compare 0 Interrupt Enable" mask="0x100"/>
          <bitfield name="CMP1" caption="Compare 1 Interrupt Enable" mask="0x200"/>
          <bitfield name="TAMPER" caption="Tamper Enable" mask="0x4000"/>
          <bitfield name="OVF" caption="Overflow Interrupt Enable" mask="0x8000"/>
        </register>
        <register modes="MODE1" name="INTENCLR" offset="0x8" rw="RW" size="2" atomic-op="clear:INTENCLR" initval="0x0000" caption="MODE1 Interrupt Enable Clear">
          <bitfield name="PER0" caption="Periodic Interval 0 Interrupt Enable" mask="0x1"/>
          <bitfield name="PER1" caption="Periodic Interval 1 Interrupt Enable" mask="0x2"/>
          <bitfield name="PER2" caption="Periodic Interval 2 Interrupt Enable" mask="0x4"/>
          <bitfield name="PER3" caption="Periodic Interval 3 Interrupt Enable" mask="0x8"/>
          <bitfield name="PER4" caption="Periodic Interval 4 Interrupt Enable" mask="0x10"/>
          <bitfield name="PER5" caption="Periodic Interval 5 Interrupt Enable" mask="0x20"/>
          <bitfield name="PER6" caption="Periodic Interval 6 Interrupt Enable" mask="0x40"/>
          <bitfield name="PER7" caption="Periodic Interval 7 Interrupt Enable" mask="0x80"/>
          <bitfield name="CMP0" caption="Compare 0 Interrupt Enable" mask="0x100"/>
          <bitfield name="CMP1" caption="Compare 1 Interrupt Enable" mask="0x200"/>
          <bitfield name="CMP2" caption="Compare 2 Interrupt Enable" mask="0x400"/>
          <bitfield name="CMP3" caption="Compare 3 Interrupt Enable" mask="0x800"/>
          <bitfield name="TAMPER" caption="Tamper Enable" mask="0x4000"/>
          <bitfield name="OVF" caption="Overflow Interrupt Enable" mask="0x8000"/>
        </register>
        <register modes="MODE2" name="INTENCLR" offset="0x8" rw="RW" size="2" atomic-op="clear:INTENCLR" initval="0x0000" caption="MODE2 Interrupt Enable Clear">
          <bitfield name="PER0" caption="Periodic Interval 0 Interrupt Enable" mask="0x1"/>
          <bitfield name="PER1" caption="Periodic Interval 1 Interrupt Enable" mask="0x2"/>
          <bitfield name="PER2" caption="Periodic Interval 2 Interrupt Enable" mask="0x4"/>
          <bitfield name="PER3" caption="Periodic Interval 3 Interrupt Enable" mask="0x8"/>
          <bitfield name="PER4" caption="Periodic Interval 4 Interrupt Enable" mask="0x10"/>
          <bitfield name="PER5" caption="Periodic Interval 5 Interrupt Enable" mask="0x20"/>
          <bitfield name="PER6" caption="Periodic Interval 6 Interrupt Enable" mask="0x40"/>
          <bitfield name="PER7" caption="Periodic Interval 7 Interrupt Enable" mask="0x80"/>
          <bitfield name="ALARM0" caption="Alarm 0 Interrupt Enable" mask="0x100"/>
          <bitfield name="ALARM1" caption="Alarm 1 Interrupt Enable" mask="0x200"/>
          <bitfield name="TAMPER" caption="Tamper Enable" mask="0x4000"/>
          <bitfield name="OVF" caption="Overflow Interrupt Enable" mask="0x8000"/>
        </register>
        <register modes="MODE0" name="INTENSET" offset="0xA" rw="RW" size="2" atomic-op="set:INTENSET" initval="0x0000" caption="MODE0 Interrupt Enable Set">
          <bitfield name="PER0" caption="Periodic Interval 0 Interrupt Enable" mask="0x1"/>
          <bitfield name="PER1" caption="Periodic Interval 1 Interrupt Enable" mask="0x2"/>
          <bitfield name="PER2" caption="Periodic Interval 2 Interrupt Enable" mask="0x4"/>
          <bitfield name="PER3" caption="Periodic Interval 3 Interrupt Enable" mask="0x8"/>
          <bitfield name="PER4" caption="Periodic Interval 4 Interrupt Enable" mask="0x10"/>
          <bitfield name="PER5" caption="Periodic Interval 5 Interrupt Enable" mask="0x20"/>
          <bitfield name="PER6" caption="Periodic Interval 6 Interrupt Enable" mask="0x40"/>
          <bitfield name="PER7" caption="Periodic Interval 7 Interrupt Enable" mask="0x80"/>
          <bitfield name="CMP0" caption="Compare 0 Interrupt Enable" mask="0x100"/>
          <bitfield name="CMP1" caption="Compare 1 Interrupt Enable" mask="0x200"/>
          <bitfield name="TAMPER" caption="Tamper Enable" mask="0x4000"/>
          <bitfield name="OVF" caption="Overflow Interrupt Enable" mask="0x8000"/>
        </register>
        <register modes="MODE1" name="INTENSET" offset="0xA" rw="RW" size="2" atomic-op="set:INTENSET" initval="0x0000" caption="MODE1 Interrupt Enable Set">
          <bitfield name="PER0" caption="Periodic Interval 0 Interrupt Enable" mask="0x1"/>
          <bitfield name="PER1" caption="Periodic Interval 1 Interrupt Enable" mask="0x2"/>
          <bitfield name="PER2" caption="Periodic Interval 2 Interrupt Enable" mask="0x4"/>
          <bitfield name="PER3" caption="Periodic Interval 3 Interrupt Enable" mask="0x8"/>
          <bitfield name="PER4" caption="Periodic Interval 4 Interrupt Enable" mask="0x10"/>
          <bitfield name="PER5" caption="Periodic Interval 5 Interrupt Enable" mask="0x20"/>
          <bitfield name="PER6" caption="Periodic Interval 6 Interrupt Enable" mask="0x40"/>
          <bitfield name="PER7" caption="Periodic Interval 7 Interrupt Enable" mask="0x80"/>
          <bitfield name="CMP0" caption="Compare 0 Interrupt Enable" mask="0x100"/>
          <bitfield name="CMP1" caption="Compare 1 Interrupt Enable" mask="0x200"/>
          <bitfield name="CMP2" caption="Compare 2 Interrupt Enable" mask="0x400"/>
          <bitfield name="CMP3" caption="Compare 3 Interrupt Enable" mask="0x800"/>
          <bitfield name="TAMPER" caption="Tamper Enable" mask="0x4000"/>
          <bitfield name="OVF" caption="Overflow Interrupt Enable" mask="0x8000"/>
        </register>
        <register modes="MODE2" name="INTENSET" offset="0xA" rw="RW" size="2" atomic-op="set:INTENSET" initval="0x0000" caption="MODE2 Interrupt Enable Set">
          <bitfield name="PER0" caption="Periodic Interval 0 Enable" mask="0x1"/>
          <bitfield name="PER1" caption="Periodic Interval 1 Enable" mask="0x2"/>
          <bitfield name="PER2" caption="Periodic Interval 2 Enable" mask="0x4"/>
          <bitfield name="PER3" caption="Periodic Interval 3 Enable" mask="0x8"/>
          <bitfield name="PER4" caption="Periodic Interval 4 Enable" mask="0x10"/>
          <bitfield name="PER5" caption="Periodic Interval 5 Enable" mask="0x20"/>
          <bitfield name="PER6" caption="Periodic Interval 6 Enable" mask="0x40"/>
          <bitfield name="PER7" caption="Periodic Interval 7 Enable" mask="0x80"/>
          <bitfield name="ALARM0" caption="Alarm 0 Interrupt Enable" mask="0x100"/>
          <bitfield name="ALARM1" caption="Alarm 1 Interrupt Enable" mask="0x200"/>
          <bitfield name="TAMPER" caption="Tamper Enable" mask="0x4000"/>
          <bitfield name="OVF" caption="Overflow Interrupt Enable" mask="0x8000"/>
        </register>
        <register modes="MODE0" name="INTFLAG" offset="0xC" rw="RW" size="2" atomic-op="clear:INTFLAG" initval="0x0000" caption="MODE0 Interrupt Flag Status and Clear">
          <bitfield name="PER0" caption="Periodic Interval 0" mask="0x1"/>
          <bitfield name="PER1" caption="Periodic Interval 1" mask="0x2"/>
          <bitfield name="PER2" caption="Periodic Interval 2" mask="0x4"/>
          <bitfield name="PER3" caption="Periodic Interval 3" mask="0x8"/>
          <bitfield name="PER4" caption="Periodic Interval 4" mask="0x10"/>
          <bitfield name="PER5" caption="Periodic Interval 5" mask="0x20"/>
          <bitfield name="PER6" caption="Periodic Interval 6" mask="0x40"/>
          <bitfield name="PER7" caption="Periodic Interval 7" mask="0x80"/>
          <bitfield name="CMP0" caption="Compare 0" mask="0x100"/>
          <bitfield name="CMP1" caption="Compare 1" mask="0x200"/>
          <bitfield name="TAMPER" caption="Tamper" mask="0x4000"/>
          <bitfield name="OVF" caption="Overflow" mask="0x8000"/>
        </register>
        <register modes="MODE1" name="INTFLAG" offset="0xC" rw="RW" size="2" atomic-op="clear:INTFLAG" initval="0x0000" caption="MODE1 Interrupt Flag Status and Clear">
          <bitfield name="PER0" caption="Periodic Interval 0" mask="0x1"/>
          <bitfield name="PER1" caption="Periodic Interval 1" mask="0x2"/>
          <bitfield name="PER2" caption="Periodic Interval 2" mask="0x4"/>
          <bitfield name="PER3" caption="Periodic Interval 3" mask="0x8"/>
          <bitfield name="PER4" caption="Periodic Interval 4" mask="0x10"/>
          <bitfield name="PER5" caption="Periodic Interval 5" mask="0x20"/>
          <bitfield name="PER6" caption="Periodic Interval 6" mask="0x40"/>
          <bitfield name="PER7" caption="Periodic Interval 7" mask="0x80"/>
          <bitfield name="CMP0" caption="Compare 0" mask="0x100"/>
          <bitfield name="CMP1" caption="Compare 1" mask="0x200"/>
          <bitfield name="CMP2" caption="Compare 2" mask="0x400"/>
          <bitfield name="CMP3" caption="Compare 3" mask="0x800"/>
          <bitfield name="TAMPER" caption="Tamper" mask="0x4000"/>
          <bitfield name="OVF" caption="Overflow" mask="0x8000"/>
        </register>
        <register modes="MODE2" name="INTFLAG" offset="0xC" rw="RW" size="2" atomic-op="clear:INTFLAG" initval="0x0000" caption="MODE2 Interrupt Flag Status and Clear">
          <bitfield name="PER0" caption="Periodic Interval 0" mask="0x1"/>
          <bitfield name="PER1" caption="Periodic Interval 1" mask="0x2"/>
          <bitfield name="PER2" caption="Periodic Interval 2" mask="0x4"/>
          <bitfield name="PER3" caption="Periodic Interval 3" mask="0x8"/>
          <bitfield name="PER4" caption="Periodic Interval 4" mask="0x10"/>
          <bitfield name="PER5" caption="Periodic Interval 5" mask="0x20"/>
          <bitfield name="PER6" caption="Periodic Interval 6" mask="0x40"/>
          <bitfield name="PER7" caption="Periodic Interval 7" mask="0x80"/>
          <bitfield name="ALARM0" caption="Alarm 0" mask="0x100"/>
          <bitfield name="ALARM1" caption="Alarm 1" mask="0x200"/>
          <bitfield name="TAMPER" caption="Tamper" mask="0x4000"/>
          <bitfield name="OVF" caption="Overflow" mask="0x8000"/>
        </register>
        <register name="DBGCTRL" offset="0xE" rw="RW" size="1" initval="0x00" caption="Debug Control">
          <bitfield name="DBGRUN" caption="Run During Debug" mask="0x1"/>
        </register>
        <register modes="MODE0" name="SYNCBUSY" offset="0x10" rw="R" size="4" initval="0x00000000" caption="MODE0 Synchronization Busy Status">
          <bitfield name="SWRST" caption="Software Reset Busy" mask="0x1"/>
          <bitfield name="ENABLE" caption="Enable Bit Busy" mask="0x2"/>
          <bitfield name="FREQCORR" caption="FREQCORR Register Busy" mask="0x4"/>
          <bitfield name="COUNT" caption="COUNT Register Busy" mask="0x8"/>
          <bitfield name="COMP0" caption="COMP 0 Register Busy" mask="0x20"/>
          <bitfield name="COMP1" caption="COMP 1 Register Busy" mask="0x40"/>
          <bitfield name="COUNTSYNC" caption="Count Synchronization Enable Bit Busy" mask="0x8000"/>
          <bitfield name="GP0" caption="General Purpose 0 Register Busy" mask="0x10000"/>
          <bitfield name="GP1" caption="General Purpose 1 Register Busy" mask="0x20000"/>
          <bitfield name="GP2" caption="General Purpose 2 Register Busy" mask="0x40000"/>
          <bitfield name="GP3" caption="General Purpose 3 Register Busy" mask="0x80000"/>
        </register>
        <register modes="MODE1" name="SYNCBUSY" offset="0x10" rw="R" size="4" initval="0x00000000" caption="MODE1 Synchronization Busy Status">
          <bitfield name="SWRST" caption="Software Reset Bit Busy" mask="0x1"/>
          <bitfield name="ENABLE" caption="Enable Bit Busy" mask="0x2"/>
          <bitfield name="FREQCORR" caption="FREQCORR Register Busy" mask="0x4"/>
          <bitfield name="COUNT" caption="COUNT Register Busy" mask="0x8"/>
          <bitfield name="PER" caption="PER Register Busy" mask="0x10"/>
          <bitfield name="COMP0" caption="COMP 0 Register Busy" mask="0x20"/>
          <bitfield name="COMP1" caption="COMP 1 Register Busy" mask="0x40"/>
          <bitfield name="COMP2" caption="COMP 2 Register Busy" mask="0x80"/>
          <bitfield name="COMP3" caption="COMP 3 Register Busy" mask="0x100"/>
          <bitfield name="COUNTSYNC" caption="Count Synchronization Enable Bit Busy" mask="0x8000"/>
          <bitfield name="GP0" caption="General Purpose 0 Register Busy" mask="0x10000"/>
          <bitfield name="GP1" caption="General Purpose 1 Register Busy" mask="0x20000"/>
          <bitfield name="GP2" caption="General Purpose 2 Register Busy" mask="0x40000"/>
          <bitfield name="GP3" caption="General Purpose 3 Register Busy" mask="0x80000"/>
        </register>
        <register modes="MODE2" name="SYNCBUSY" offset="0x10" rw="R" size="4" initval="0x00000000" caption="MODE2 Synchronization Busy Status">
          <bitfield name="SWRST" caption="Software Reset Bit Busy" mask="0x1"/>
          <bitfield name="ENABLE" caption="Enable Bit Busy" mask="0x2"/>
          <bitfield name="FREQCORR" caption="FREQCORR Register Busy" mask="0x4"/>
          <bitfield name="CLOCK" caption="CLOCK Register Busy" mask="0x8"/>
          <bitfield name="ALARM0" caption="ALARM 0 Register Busy" mask="0x20"/>
          <bitfield name="ALARM1" caption="ALARM 1 Register Busy" mask="0x40"/>
          <bitfield name="MASK0" caption="MASK 0 Register Busy" mask="0x800"/>
          <bitfield name="MASK1" caption="MASK 1 Register Busy" mask="0x1000"/>
          <bitfield name="CLOCKSYNC" caption="Clock Synchronization Enable Bit Busy" mask="0x8000"/>
          <bitfield name="GP0" caption="General Purpose 0 Register Busy" mask="0x10000"/>
          <bitfield name="GP1" caption="General Purpose 1 Register Busy" mask="0x20000"/>
          <bitfield name="GP2" caption="General Purpose 2 Register Busy" mask="0x40000"/>
          <bitfield name="GP3" caption="General Purpose 3 Register Busy" mask="0x80000"/>
        </register>
        <register name="FREQCORR" offset="0x14" rw="RW" access="WSYNC" size="1" initval="0x00" caption="Frequency Correction">
          <bitfield name="VALUE" caption="Correction Value" mask="0x7F"/>
          <bitfield name="SIGN" caption="Correction Sign" mask="0x80"/>
        </register>
        <register modes="MODE0" name="COUNT" offset="0x18" rw="RW" access="RSYNC" size="4" initval="0x00000000" caption="MODE0 Counter Value">
          <bitfield name="COUNT" caption="Counter Value" mask="0xFFFFFFFF"/>
        </register>
        <register modes="MODE1" name="COUNT" offset="0x18" rw="RW" access="RSYNC" size="2" initval="0x0000" caption="MODE1 Counter Value">
          <bitfield name="COUNT" caption="Counter Value" mask="0xFFFF"/>
        </register>
        <register modes="MODE2" name="CLOCK" offset="0x18" rw="RW" access="RSYNC" size="4" initval="0x00000000" caption="MODE2 Clock Value">
          <bitfield name="SECOND" caption="Second" mask="0x3F"/>
          <bitfield name="MINUTE" caption="Minute" mask="0xFC0"/>
          <bitfield name="HOUR" caption="Hour" mask="0x1F000"/>
          <bitfield name="DAY" caption="Day" mask="0x3E0000"/>
          <bitfield name="MONTH" caption="Month" mask="0x3C00000"/>
          <bitfield name="YEAR" caption="Year" mask="0xFC000000"/>
        </register>
        <register modes="MODE1" name="PER" offset="0x1C" rw="RW" access="WSYNC" size="2" initval="0x0000" caption="MODE1 Counter Period">
          <bitfield name="PER" caption="Counter Period" mask="0xFFFF"/>
        </register>
        <register modes="MODE0" name="COMP" offset="0x20" rw="RW" access="WSYNC" size="4" count="2" initval="0x00000000" caption="MODE0 Compare n Value">
          <bitfield name="COMP" caption="Compare Value" mask="0xFFFFFFFF"/>
        </register>
        <register modes="MODE1" name="COMP" offset="0x20" rw="RW" access="WSYNC" size="2" count="4" initval="0x0000" caption="MODE1 Compare n Value">
          <bitfield name="COMP" caption="Compare Value" mask="0xFFFF"/>
        </register>
        <register-group modes="MODE2" name="MODE2_ALARM" name-in-module="MODE2_ALARM" offset="0x20" size="0x8" count="2"/>
        <register name="GP" offset="0x40" rw="RW" access="WSYNC" size="4" count="4" initval="0x00000000" caption="General Purpose">
          <bitfield name="GP" caption="General Purpose" mask="0xFFFFFFFF"/>
        </register>
        <register name="TAMPCTRL" offset="0x60" rw="RW" size="4" initval="0x00000000" caption="Tamper Control">
          <bitfield name="IN0ACT" caption="Tamper Input 0 Action" mask="0x3" values="RTC_TAMPCTRL__IN0ACT"/>
          <bitfield name="IN1ACT" caption="Tamper Input 1 Action" mask="0xC" values="RTC_TAMPCTRL__IN1ACT"/>
          <bitfield name="IN2ACT" caption="Tamper Input 2 Action" mask="0x30" values="RTC_TAMPCTRL__IN2ACT"/>
          <bitfield name="IN3ACT" caption="Tamper Input 3 Action" mask="0xC0" values="RTC_TAMPCTRL__IN3ACT"/>
          <bitfield name="IN4ACT" caption="Tamper Input 4 Action" mask="0x300" values="RTC_TAMPCTRL__IN4ACT"/>
          <bitfield name="IN5ACT" caption="Tamper Input 5 Action" mask="0xC00" values="RTC_TAMPCTRL__IN5ACT"/>
          <bitfield name="IN6ACT" caption="Tamper Input 6 Action" mask="0x3000" values="RTC_TAMPCTRL__IN6ACT"/>
          <bitfield name="IN7ACT" caption="Tamper Input 7 Action" mask="0xC000" values="RTC_TAMPCTRL__IN7ACT"/>
          <bitfield name="TAMLVL0" caption="Tamper Level Select 0" mask="0x10000"/>
          <bitfield name="TAMLVL1" caption="Tamper Level Select 1" mask="0x20000"/>
          <bitfield name="TAMLVL2" caption="Tamper Level Select 2" mask="0x40000"/>
          <bitfield name="TAMLVL3" caption="Tamper Level Select 3" mask="0x80000"/>
          <bitfield name="TAMLVL4" caption="Tamper Level Select 4" mask="0x100000"/>
          <bitfield name="TAMLVL5" caption="Tamper Level Select 5" mask="0x200000"/>
          <bitfield name="TAMLVL6" caption="Tamper Level Select 6" mask="0x400000"/>
          <bitfield name="TAMLVL7" caption="Tamper Level Select 7" mask="0x800000"/>
          <bitfield name="DEBNC0" caption="Debouncer Enable 0" mask="0x1000000"/>
          <bitfield name="DEBNC1" caption="Debouncer Enable 1" mask="0x2000000"/>
          <bitfield name="DEBNC2" caption="Debouncer Enable 2" mask="0x4000000"/>
          <bitfield name="DEBNC3" caption="Debouncer Enable 3" mask="0x8000000"/>
          <bitfield name="DEBNC4" caption="Debouncer Enable 4" mask="0x10000000"/>
          <bitfield name="DEBNC5" caption="Debouncer Enable 5" mask="0x20000000"/>
          <bitfield name="DEBNC6" caption="Debouncer Enable 6" mask="0x40000000"/>
          <bitfield name="DEBNC7" caption="Debouncer Enable 7" mask="0x80000000"/>
        </register>
        <register modes="MODE0" name="TIMESTAMP" offset="0x64" rw="R" access="RSYNC" size="4" initval="0x00000000" caption="MODE0 Timestamp">
          <bitfield name="COUNT" caption="Count Timestamp Value" mask="0xFFFFFFFF"/>
        </register>
        <register modes="MODE1" name="TIMESTAMP" offset="0x64" rw="R" access="RSYNC" size="4" initval="0x00000000" caption="MODE1 Timestamp">
          <bitfield name="COUNT" caption="Count Timestamp Value" mask="0xFFFF"/>
        </register>
        <register modes="MODE2" name="TIMESTAMP" offset="0x64" rw="R" access="RSYNC" size="4" initval="0x00000000" caption="MODE2 Timestamp">
          <bitfield name="SECOND" caption="Second Timestamp Value" mask="0x3F"/>
          <bitfield name="MINUTE" caption="Minute Timestamp Value" mask="0xFC0"/>
          <bitfield name="HOUR" caption="Hour Timestamp Value" mask="0x1F000"/>
          <bitfield name="DAY" caption="Day Timestamp Value" mask="0x3E0000"/>
          <bitfield name="MONTH" caption="Month Timestamp Value" mask="0x3C00000"/>
          <bitfield name="YEAR" caption="Year Timestamp Value" mask="0xFC000000"/>
        </register>
        <register name="TAMPID" offset="0x68" rw="RW" size="4" atomic-op="clear:TAMPID" initval="0x00000000" caption="Tamper ID">
          <bitfield name="TAMPID0" caption="Tamper Input 0 Detected" mask="0x1"/>
          <bitfield name="TAMPID1" caption="Tamper Input 1 Detected" mask="0x2"/>
          <bitfield name="TAMPID2" caption="Tamper Input 2 Detected" mask="0x4"/>
          <bitfield name="TAMPID3" caption="Tamper Input 3 Detected" mask="0x8"/>
          <bitfield name="TAMPID4" caption="Tamper Input 4 Detected" mask="0x10"/>
          <bitfield name="TAMPID5" caption="Tamper Input 5 Detected" mask="0x20"/>
          <bitfield name="TAMPID6" caption="Tamper Input 6 Detected" mask="0x40"/>
          <bitfield name="TAMPID7" caption="Tamper Input 7 Detected" mask="0x80"/>
          <bitfield name="TAMPEVT" caption="Tamper Event Detected" mask="0x80000000"/>
        </register>
        <register name="TAMPCTRLB" offset="0x6C" rw="RW" size="4" initval="0x00000000" caption="Tamper Control B">
          <bitfield name="ALSI0" caption="Active Layer Select Internal 0" mask="0x1"/>
          <bitfield name="ALSI1" caption="Active Layer Select Internal 1" mask="0x2"/>
          <bitfield name="ALSI2" caption="Active Layer Select Internal 2" mask="0x4"/>
          <bitfield name="ALSI3" caption="Active Layer Select Internal 3" mask="0x8"/>
          <bitfield name="ALSI4" caption="Active Layer Select Internal 4" mask="0x10"/>
          <bitfield name="ALSI5" caption="Active Layer Select Internal 5" mask="0x20"/>
          <bitfield name="ALSI6" caption="Active Layer Select Internal 6" mask="0x40"/>
          <bitfield name="ALSI7" caption="Active Layer Select Internal 7" mask="0x80"/>
        </register>
      </register-group>
      <value-group name="MODE2_ALARM__HOUR">
        <value name="AM" caption="Morning hour" value="0x00"/>
        <value name="PM" caption="Afternoon hour" value="0x10"/>
      </value-group>
      <value-group name="MODE2_MASK__SEL">
        <value name="OFF" caption="Alarm Disabled" value="0x0"/>
        <value name="SS" caption="Match seconds only" value="0x1"/>
        <value name="MMSS" caption="Match seconds and minutes only" value="0x2"/>
        <value name="HHMMSS" caption="Match seconds, minutes, and hours only" value="0x3"/>
        <value name="DDHHMMSS" caption="Match seconds, minutes, hours, and days only" value="0x4"/>
        <value name="MMDDHHMMSS" caption="Match seconds, minutes, hours, days, and months only" value="0x5"/>
        <value name="YYMMDDHHMMSS" caption="Match seconds, minutes, hours, days, months, and years" value="0x6"/>
      </value-group>
      <value-group name="MODE0_CTRLA__MODE">
        <value name="COUNT32" caption="Mode 0: 32-bit Counter" value="0x0"/>
        <value name="COUNT16" caption="Mode 1: 16-bit Counter" value="0x1"/>
        <value name="CLOCK" caption="Mode 2: Clock/Calendar" value="0x2"/>
      </value-group>
      <value-group name="RTC_MODE0_CTRLA__PRESCALER">
        <value name="OFF" caption="CLK_RTC_CNT = GCLK_RTC/1" value="0x0"/>
        <value name="DIV1" caption="CLK_RTC_CNT = GCLK_RTC/1" value="0x1"/>
        <value name="DIV2" caption="CLK_RTC_CNT = GCLK_RTC/2" value="0x2"/>
        <value name="DIV4" caption="CLK_RTC_CNT = GCLK_RTC/4" value="0x3"/>
        <value name="DIV8" caption="CLK_RTC_CNT = GCLK_RTC/8" value="0x4"/>
        <value name="DIV16" caption="CLK_RTC_CNT = GCLK_RTC/16" value="0x5"/>
        <value name="DIV32" caption="CLK_RTC_CNT = GCLK_RTC/32" value="0x6"/>
        <value name="DIV64" caption="CLK_RTC_CNT = GCLK_RTC/64" value="0x7"/>
        <value name="DIV128" caption="CLK_RTC_CNT = GCLK_RTC/128" value="0x8"/>
        <value name="DIV256" caption="CLK_RTC_CNT = GCLK_RTC/256" value="0x9"/>
        <value name="DIV512" caption="CLK_RTC_CNT = GCLK_RTC/512" value="0xA"/>
        <value name="DIV1024" caption="CLK_RTC_CNT = GCLK_RTC/1024" value="0xB"/>
      </value-group>
      <value-group name="MODE1_CTRLA__MODE">
        <value name="COUNT32" caption="Mode 0: 32-bit Counter" value="0"/>
        <value name="COUNT16" caption="Mode 1: 16-bit Counter" value="1"/>
        <value name="CLOCK" caption="Mode 2: Clock/Calendar" value="2"/>
      </value-group>
      <value-group name="RTC_MODE1_CTRLA__PRESCALER">
        <value name="OFF" caption="CLK_RTC_CNT = GCLK_RTC/1" value="0"/>
        <value name="DIV1" caption="CLK_RTC_CNT = GCLK_RTC/1" value="1"/>
        <value name="DIV2" caption="CLK_RTC_CNT = GCLK_RTC/2" value="2"/>
        <value name="DIV4" caption="CLK_RTC_CNT = GCLK_RTC/4" value="3"/>
        <value name="DIV8" caption="CLK_RTC_CNT = GCLK_RTC/8" value="4"/>
        <value name="DIV16" caption="CLK_RTC_CNT = GCLK_RTC/16" value="5"/>
        <value name="DIV32" caption="CLK_RTC_CNT = GCLK_RTC/32" value="6"/>
        <value name="DIV64" caption="CLK_RTC_CNT = GCLK_RTC/64" value="7"/>
        <value name="DIV128" caption="CLK_RTC_CNT = GCLK_RTC/128" value="8"/>
        <value name="DIV256" caption="CLK_RTC_CNT = GCLK_RTC/256" value="9"/>
        <value name="DIV512" caption="CLK_RTC_CNT = GCLK_RTC/512" value="0xA"/>
        <value name="DIV1024" caption="CLK_RTC_CNT = GCLK_RTC/1024" value="0xB"/>
      </value-group>
      <value-group name="MODE2_CTRLA__MODE">
        <value name="COUNT32" caption="Mode 0: 32-bit Counter" value="0"/>
        <value name="COUNT16" caption="Mode 1: 16-bit Counter" value="1"/>
        <value name="CLOCK" caption="Mode 2: Clock/Calendar" value="2"/>
      </value-group>
      <value-group name="RTC_MODE2_CTRLA__PRESCALER">
        <value name="OFF" caption="CLK_RTC_CNT = GCLK_RTC/1" value="0x0"/>
        <value name="DIV1" caption="CLK_RTC_CNT = GCLK_RTC/1" value="0x1"/>
        <value name="DIV2" caption="CLK_RTC_CNT = GCLK_RTC/2" value="0x2"/>
        <value name="DIV4" caption="CLK_RTC_CNT = GCLK_RTC/4" value="0x3"/>
        <value name="DIV8" caption="CLK_RTC_CNT = GCLK_RTC/8" value="0x4"/>
        <value name="DIV16" caption="CLK_RTC_CNT = GCLK_RTC/16" value="0x5"/>
        <value name="DIV32" caption="CLK_RTC_CNT = GCLK_RTC/32" value="0x6"/>
        <value name="DIV64" caption="CLK_RTC_CNT = GCLK_RTC/64" value="0x7"/>
        <value name="DIV128" caption="CLK_RTC_CNT = GCLK_RTC/128" value="0x8"/>
        <value name="DIV256" caption="CLK_RTC_CNT = GCLK_RTC/256" value="0x9"/>
        <value name="DIV512" caption="CLK_RTC_CNT = GCLK_RTC/512" value="0xA"/>
        <value name="DIV1024" caption="CLK_RTC_CNT = GCLK_RTC/1024" value="0xB"/>
      </value-group>
      <value-group name="MODE0_CTRLB__DEBF">
        <value name="DIV2" caption="CLK_RTC_DEB = CLK_RTC/2" value="0x0"/>
        <value name="DIV4" caption="CLK_RTC_DEB = CLK_RTC/4" value="0x1"/>
        <value name="DIV8" caption="CLK_RTC_DEB = CLK_RTC/8" value="0x2"/>
        <value name="DIV16" caption="CLK_RTC_DEB = CLK_RTC/16" value="0x3"/>
        <value name="DIV32" caption="CLK_RTC_DEB = CLK_RTC/32" value="0x4"/>
        <value name="DIV64" caption="CLK_RTC_DEB = CLK_RTC/64" value="0x5"/>
        <value name="DIV128" caption="CLK_RTC_DEB = CLK_RTC/128" value="0x6"/>
        <value name="DIV256" caption="CLK_RTC_DEB = CLK_RTC/256" value="0x7"/>
      </value-group>
      <value-group name="MODE0_CTRLB__ACTF">
        <value name="DIV2" caption="CLK_RTC_OUT = CLK_RTC/2" value="0x0"/>
        <value name="DIV4" caption="CLK_RTC_OUT = CLK_RTC/4" value="0x1"/>
        <value name="DIV8" caption="CLK_RTC_OUT = CLK_RTC/8" value="0x2"/>
        <value name="DIV16" caption="CLK_RTC_OUT = CLK_RTC/16" value="0x3"/>
        <value name="DIV32" caption="CLK_RTC_OUT = CLK_RTC/32" value="0x4"/>
        <value name="DIV64" caption="CLK_RTC_OUT = CLK_RTC/64" value="0x5"/>
        <value name="DIV128" caption="CLK_RTC_OUT = CLK_RTC/128" value="0x6"/>
        <value name="DIV256" caption="CLK_RTC_OUT = CLK_RTC/256" value="0x7"/>
      </value-group>
      <value-group name="MODE1_CTRLB__DEBF">
        <value name="DIV2" caption="CLK_RTC_DEB = CLK_RTC/2" value="0x0"/>
        <value name="DIV4" caption="CLK_RTC_DEB = CLK_RTC/4" value="0x1"/>
        <value name="DIV8" caption="CLK_RTC_DEB = CLK_RTC/8" value="0x2"/>
        <value name="DIV16" caption="CLK_RTC_DEB = CLK_RTC/16" value="0x3"/>
        <value name="DIV32" caption="CLK_RTC_DEB = CLK_RTC/32" value="0x4"/>
        <value name="DIV64" caption="CLK_RTC_DEB = CLK_RTC/64" value="0x5"/>
        <value name="DIV128" caption="CLK_RTC_DEB = CLK_RTC/128" value="0x6"/>
        <value name="DIV256" caption="CLK_RTC_DEB = CLK_RTC/256" value="0x7"/>
      </value-group>
      <value-group name="MODE1_CTRLB__ACTF">
        <value name="DIV2" caption="CLK_RTC_OUT = CLK_RTC/2" value="0x0"/>
        <value name="DIV4" caption="CLK_RTC_OUT = CLK_RTC/4" value="0x1"/>
        <value name="DIV8" caption="CLK_RTC_OUT = CLK_RTC/8" value="0x2"/>
        <value name="DIV16" caption="CLK_RTC_OUT = CLK_RTC/16" value="0x3"/>
        <value name="DIV32" caption="CLK_RTC_OUT = CLK_RTC/32" value="0x4"/>
        <value name="DIV64" caption="CLK_RTC_OUT = CLK_RTC/64" value="0x5"/>
        <value name="DIV128" caption="CLK_RTC_OUT = CLK_RTC/128" value="0x6"/>
        <value name="DIV256" caption="CLK_RTC_OUT = CLK_RTC/256" value="0x7"/>
      </value-group>
      <value-group name="RTC_MODE2_CTRLB__DEBF">
        <value name="DIV2" caption="CLK_RTC_DEB = CLK_RTC/2" value="0x0"/>
        <value name="DIV4" caption="CLK_RTC_DEB = CLK_RTC/4" value="0x1"/>
        <value name="DIV8" caption="CLK_RTC_DEB = CLK_RTC/8" value="0x2"/>
        <value name="DIV16" caption="CLK_RTC_DEB = CLK_RTC/16" value="0x3"/>
        <value name="DIV32" caption="CLK_RTC_DEB = CLK_RTC/32" value="0x4"/>
        <value name="DIV64" caption="CLK_RTC_DEB = CLK_RTC/64" value="0x5"/>
        <value name="DIV128" caption="CLK_RTC_DEB = CLK_RTC/128" value="0x6"/>
        <value name="DIV256" caption="CLK_RTC_DEB = CLK_RTC/256" value="0x7"/>
      </value-group>
      <value-group name="RTC_MODE2_CTRLB__ACTF">
        <value name="DIV2" caption="CLK_RTC_OUT = CLK_RTC/2" value="0x0"/>
        <value name="DIV4" caption="CLK_RTC_OUT = CLK_RTC/4" value="0x1"/>
        <value name="DIV8" caption="CLK_RTC_OUT = CLK_RTC/8" value="0x2"/>
        <value name="DIV16" caption="CLK_RTC_OUT = CLK_RTC/16" value="0x3"/>
        <value name="DIV32" caption="CLK_RTC_OUT = CLK_RTC/32" value="0x4"/>
        <value name="DIV64" caption="CLK_RTC_OUT = CLK_RTC/64" value="0x5"/>
        <value name="DIV128" caption="CLK_RTC_OUT = CLK_RTC/128" value="0x6"/>
        <value name="DIV256" caption="CLK_RTC_OUT = CLK_RTC/256" value="0x7"/>
      </value-group>
      <value-group name="RTC_TAMPCTRL__IN0ACT">
        <value name="OFF" caption="Off (Disabled)" value="0x0"/>
        <value name="WAKE" caption="Wake and set Tamper flag" value="0x1"/>
        <value name="CAPTURE" caption="Capture timestamp and set Tamper flag" value="0x2"/>
        <value name="ACTL" caption="Compare IN0 to OUT. When a mismatch occurs, capture timestamp and set Tamper flag" value="0x3"/>
      </value-group>
      <value-group name="RTC_TAMPCTRL__IN1ACT">
        <value name="OFF" caption="Off (Disabled)" value="0x0"/>
        <value name="WAKE" caption="Wake and set Tamper flag" value="0x1"/>
        <value name="CAPTURE" caption="Capture timestamp and set Tamper flag" value="0x2"/>
        <value name="ACTL" caption="Compare IN1 to OUT. When a mismatch occurs, capture timestamp and set Tamper flag" value="0x3"/>
      </value-group>
      <value-group name="RTC_TAMPCTRL__IN2ACT">
        <value name="OFF" caption="Off (Disabled)" value="0x0"/>
        <value name="WAKE" caption="Wake and set Tamper flag" value="0x1"/>
        <value name="CAPTURE" caption="Capture timestamp and set Tamper flag" value="0x2"/>
        <value name="ACTL" caption="Compare IN2 to OUT. When a mismatch occurs, capture timestamp and set Tamper flag" value="0x3"/>
      </value-group>
      <value-group name="RTC_TAMPCTRL__IN3ACT">
        <value name="OFF" caption="Off (Disabled)" value="0x0"/>
        <value name="WAKE" caption="Wake and set Tamper flag" value="0x1"/>
        <value name="CAPTURE" caption="Capture timestamp and set Tamper flag" value="0x2"/>
        <value name="ACTL" caption="Compare IN3 to OUT. When a mismatch occurs, capture timestamp and set Tamper flag" value="0x3"/>
      </value-group>
      <value-group name="RTC_TAMPCTRL__IN4ACT">
        <value name="OFF" caption="Off (Disabled)" value="0x0"/>
        <value name="WAKE" caption="Wake and set Tamper flag" value="0x1"/>
        <value name="CAPTURE" caption="Capture timestamp and set Tamper flag" value="0x2"/>
        <value name="ACTL" caption="Compare IN4 to OUT. When a mismatch occurs, capture timestamp and set Tamper flag" value="0x3"/>
      </value-group>
      <value-group name="RTC_TAMPCTRL__IN5ACT">
        <value name="OFF" caption="Off (Disabled)" value="0x0"/>
        <value name="WAKE" caption="Wake and set Tamper flag" value="0x1"/>
        <value name="CAPTURE" caption="Capture timestamp and set Tamper flag" value="0x2"/>
        <value name="ACTL" caption="Compare IN5 to OUT. When a mismatch occurs, capture timestamp and set Tamper flag" value="0x3"/>
      </value-group>
      <value-group name="RTC_TAMPCTRL__IN6ACT">
        <value name="OFF" caption="Off (Disabled)" value="0x0"/>
        <value name="WAKE" caption="Wake and set Tamper flag" value="0x1"/>
        <value name="CAPTURE" caption="Capture timestamp and set Tamper flag" value="0x2"/>
        <value name="ACTL" caption="Compare IN6 to OUT. When a mismatch occurs, capture timestamp and set Tamper flag" value="0x3"/>
      </value-group>
      <value-group name="RTC_TAMPCTRL__IN7ACT">
        <value name="OFF" caption="Off (Disabled)" value="0x0"/>
        <value name="WAKE" caption="Wake and set Tamper flag" value="0x1"/>
        <value name="CAPTURE" caption="Capture timestamp and set Tamper flag" value="0x2"/>
        <value name="ACTL" caption="Compare IN7 to OUT. When a mismatch occurs, capture timestamp and set Tamper flag" value="0x3"/>
      </value-group>
    </module>
    <module name="SCB" id="SYSTEM_IP" version="1.0.0" caption="System Control Block">
      <register-group name="SCB" caption="System Control Block">
        <register name="CPUID" offset="0x0" rw="R" size="4" access-size="4" caption="CPUID base register">
          <bitfield name="Revision" caption="Revision number" mask="0xF"/>
          <bitfield name="PartNo" caption="Part number, 0xD20=Cortex-M23" mask="0xFFF0"/>
          <bitfield name="Architecture" caption="Architecture version, 0xC=ARMv8-M Base Line, 0xF=ARMv8-M Main Line" mask="0xF0000"/>
          <bitfield name="Variant" caption="Variant number" mask="0xF00000"/>
          <bitfield name="Implementer" caption="Implementer code, ARM=0x41" mask="0xFF000000"/>
        </register>
        <register name="ICSR" offset="0x4" rw="RW" size="4" access-size="4" caption="Interrupt Control and State Register">
          <bitfield name="VECTACTIVE" caption="Vector active" mask="0x1FF"/>
          <bitfield name="RETTOBASE" caption="Return to base" mask="0x800"/>
          <bitfield name="VECTPENDING" caption="Vector pending" mask="0x1FF000"/>
          <bitfield name="ISRPENDING" caption="Interrupt pending" mask="0x400000"/>
          <bitfield name="ISRPREEMPT" caption="Interrupt preempt" mask="0x800000"/>
          <bitfield name="PENDSTCLR" caption="Pend SysTick clear" mask="0x2000000" values="ICSR__PENDSTCLR"/>
          <bitfield name="PENDSTSET" caption="Pend SysTick set" mask="0x4000000" values="ICSR__PENDSTSET"/>
          <bitfield name="PENDSVCLR" caption="Pend PendSV clear" mask="0x8000000" values="ICSR__PENDSVCLR"/>
          <bitfield name="PENDSVSET" caption="Pend PendSV set" mask="0x10000000" values="ICSR__PENDSVSET"/>
          <bitfield name="PENDNMICLR" caption="Pend NMI clear" mask="0x40000000"/>
          <bitfield name="PENDNMISET" caption="Pend NMI set" mask="0x80000000" values="ICSR__PENDNMISET"/>
        </register>
        <register name="VTOR" offset="0x8" rw="RW" size="4" access-size="4" caption="Vector Table Offset Register">
          <bitfield name="TBLOFF" caption="Vector table base offset" mask="0xFFFFFF80"/>
        </register>
        <register name="AIRCR" offset="0xC" rw="RW" size="4" access-size="4" caption="Application Interrupt and Reset Control Register">
          <bitfield name="VECTCLRACTIVE" caption="Debug: Clear Active State" mask="0x2" values="AIRCR__VECTCLRACTIVE"/>
          <bitfield name="SYSRESETREQ" caption="System Reset Request" mask="0x4" values="AIRCR__SYSRESETREQ"/>
          <bitfield name="SYSRESETREQS" caption="System Reset Request Secure only" mask="0x8" values="AIRCR__SYSRESETREQS"/>
          <bitfield name="BFHFNMINS" caption="BusFault, HardFault and NMI Non-secure enable" mask="0x2000" values="AIRCR__BFHFNMINS"/>
          <bitfield name="PRIS" caption="Prioritize Secure Exceptions" mask="0x4000" values="AIRCR__PRIS"/>
          <bitfield name="ENDIANNESS" caption="Data Endianness, 0=little, 1=big" mask="0x8000" values="AIRCR__ENDIANNESS"/>
          <bitfield name="VECTKEY" caption="Register Key (0x05FA)" mask="0xFFFF0000"/>
        </register>
        <register name="SCR" offset="0x10" rw="RW" size="4" access-size="4" caption="System Control Register">
          <bitfield name="SLEEPONEXIT" caption="Sleep on exit" mask="0x2" values="SCR__SLEEPONEXIT"/>
          <bitfield name="SLEEPDEEP" caption="Sleep deep" mask="0x4" values="SCR__SLEEPDEEP"/>
          <bitfield name="SLEEPDEEPS" caption="Sleep deep secure" mask="0x8"/>
          <bitfield name="SEVONPEND" caption="Send Event on Pending bit" mask="0x10" values="SCR__SEVONPEND"/>
        </register>
        <register name="CCR" offset="0x14" rw="RW" size="4" access-size="4" caption="Configuration and Control Register">
          <bitfield name="USERSETMPEND" caption="User set main pending" mask="0x2"/>
          <bitfield name="UNALIGN_TRP" caption="Unaligned trap" mask="0x8" values="CCR__UNALIGN_TRP"/>
          <bitfield name="DIV_0_TRP" caption="Divide by zero trap" mask="0x10"/>
          <bitfield name="BFHFNMIGN" caption="BusFault in HardFault or NMI ignore" mask="0x100"/>
          <bitfield name="STKOFHFNMIGN" caption="Stack overflow in HardFault and NMI ignore" mask="0x400"/>
          <bitfield name="DC" caption="Data cache enable" mask="0x10000"/>
          <bitfield name="IC" caption="Instruction cache enable" mask="0x20000"/>
          <bitfield name="BP" caption="Branch prediction enable" mask="0x40000"/>
        </register>
        <register name="SHPR1" offset="0x18" rw="RW" size="4" access-size="4" caption="System Handler Priority Register 1">
          <bitfield name="PRI_4" caption="Priority of system handler 4, MemManage" mask="0xFF"/>
          <bitfield name="PRI_5" caption="Priority of system handler 5, BusFault" mask="0xFF00"/>
          <bitfield name="PRI_6" caption="Priority of system handler 6, UsageFault" mask="0xFF0000"/>
          <bitfield name="PRI_7" caption="Priority of system handler 7, SecureFault" mask="0xFF000000"/>
        </register>
        <register name="SHPR2" offset="0x1C" rw="RW" size="4" access-size="4" caption="System Handler Priority Register 2">
          <bitfield name="PRI_11" caption="Priority of system handler 11, SVCall" mask="0xFF000000"/>
        </register>
        <register name="SHPR3" offset="0x20" rw="RW" size="4" access-size="4" caption="System Handler Priority Register 3">
          <bitfield name="PRI_12" caption="Priority of system handler 12, DebugMonitor" mask="0xFF"/>
          <bitfield name="PRI_14" caption="Priority of system handler 14, PendSV" mask="0xFF0000"/>
          <bitfield name="PRI_15" caption="Priority of system handler 15, SysTick" mask="0xFF000000"/>
        </register>
        <register name="SHCSR" offset="0x24" rw="RW" size="4" access-size="4" caption="System Handler Control and State Register">
          <bitfield name="HARDFAULTACT" caption="HardFault exception active state" mask="0x4"/>
          <bitfield name="NMIACT" caption="NMI exception active state" mask="0x20"/>
          <bitfield name="SVCALLACT" caption="SVCall exception active state" mask="0x80"/>
          <bitfield name="PENDSVACT" caption="PendSV exception active state" mask="0x400"/>
          <bitfield name="SYSTICKACT" caption="SysTick exception active state" mask="0x800"/>
          <bitfield name="SVCALLPENDED" caption="SVCall exception pended state" mask="0x8000"/>
          <bitfield name="HARDFAULTPENDED" caption="HardFault exception pended state" mask="0x200000"/>
        </register>
        <register name="CFSR" offset="0x28" rw="RW" size="4" access-size="4" caption="Configurable Fault Status Register">
          <bitfield name="IACCVIOL" caption="Instruction access violation flag" mask="0x1"/>
          <bitfield name="DACCVIOL" caption="Data access violation flag" mask="0x2"/>
          <bitfield name="MUNSTKERR" caption="MemManage unstacking error flag" mask="0x8"/>
          <bitfield name="MSTKERR" caption="MemManage stacking error flag" mask="0x10"/>
          <bitfield name="MLSPERR" caption="MemManage lazy state preservation error flag" mask="0x20"/>
          <bitfield name="MMFARVALID" caption="MMFAR valid flag" mask="0x80"/>
          <bitfield name="IBUSERR" caption="Instruction bus error" mask="0x100"/>
          <bitfield name="PRECISERR" caption="Precise error" mask="0x200"/>
          <bitfield name="IMPRECISERR" caption="Imprecise error" mask="0x400"/>
          <bitfield name="UNSTKERR" caption="Unstack error" mask="0x800"/>
          <bitfield name="STKERR" caption="Stack error" mask="0x1000"/>
          <bitfield name="LSPERR" caption="Lazy state preservation error" mask="0x2000"/>
          <bitfield name="BFARVALID" caption="BFAR valid" mask="0x8000"/>
          <bitfield name="UNDEFINSTR" caption="Undefined instruction flag" mask="0x10000"/>
          <bitfield name="INVSTATE" caption="Invalid state flag" mask="0x20000"/>
          <bitfield name="INVPC" caption="Invalid PC flag" mask="0x40000"/>
          <bitfield name="NOCP" caption="No coprocessor flag" mask="0x80000"/>
          <bitfield name="STKOF" caption="Stack overflow flag" mask="0x100000"/>
          <bitfield name="UNALIGNED" caption="Unaligned access flag" mask="0x1000000"/>
          <bitfield name="DIVBYZERO" caption="Divide by zero flag" mask="0x2000000"/>
        </register>
        <register name="MMFSR" offset="0x28" rw="RW" size="1" access-size="1" caption="MemManage Fault Status Register">
          <bitfield name="IACCVIOL" caption="Instruction access violation flag" mask="0x1"/>
          <bitfield name="DACCVIOL" caption="Data access violation flag" mask="0x2"/>
          <bitfield name="MUNSTKERR" caption="MemManage unstacking error flag" mask="0x8"/>
          <bitfield name="MSTKERR" caption="MemManage stacking error flag" mask="0x10"/>
          <bitfield name="MLSPERR" caption="MemManage lazy state preservation error flag" mask="0x20"/>
          <bitfield name="MMFARVALID" caption="MMFAR valid flag" mask="0x80"/>
        </register>
        <register name="BFSR" offset="0x29" rw="RW" size="1" access-size="1" caption="BusFault Status Register">
          <bitfield name="IBUSERR" caption="Instruction bus error" mask="0x1"/>
          <bitfield name="PRECISERR" caption="Precise error" mask="0x2"/>
          <bitfield name="IMPRECISERR" caption="Imprecise error" mask="0x4"/>
          <bitfield name="UNSTKERR" caption="Unstack error" mask="0x8"/>
          <bitfield name="STKERR" caption="Stack error" mask="0x10"/>
          <bitfield name="LSPERR" caption="Lazy state preservation error" mask="0x20"/>
          <bitfield name="BFARVALID" caption="BFAR valid" mask="0x80"/>
        </register>
        <register name="UFSR" offset="0x2A" rw="RW" size="2" access-size="2" caption="UsageFault Status Register">
          <bitfield name="UNDEFINSTR" caption="Undefined instruction flag" mask="0x1"/>
          <bitfield name="INVSTATE" caption="Invalid state flag" mask="0x2"/>
          <bitfield name="INVPC" caption="Invalid PC flag" mask="0x4"/>
          <bitfield name="NOCP" caption="No coprocessor flag" mask="0x8"/>
          <bitfield name="STKOF" caption="Stack overflow flag" mask="0x10"/>
          <bitfield name="UNALIGNED" caption="Unaligned access flag" mask="0x100"/>
          <bitfield name="DIVBYZERO" caption="Divide by zero flag" mask="0x200"/>
        </register>
        <register name="HFSR" offset="0x2C" rw="RW" size="4" access-size="4" caption="HardFault Status Register">
          <bitfield name="VECTTBL" caption="Vector table read error" mask="0x2"/>
          <bitfield name="FORCED" caption="Forced, configurable-priority exception escalated to HardFault" mask="0x40000000"/>
          <bitfield name="DEBUGEVT" caption="Debug event" mask="0x80000000"/>
        </register>
        <register name="DFSR" offset="0x30" rw="RW" size="4" access-size="4" caption="Debug Fault Status Register">
          <bitfield name="HALTED" caption="Halt or step event" mask="0x1"/>
          <bitfield name="BKPT" caption="Breakpoint event" mask="0x2"/>
          <bitfield name="DWTTRAP" caption="Watchpoint event" mask="0x4"/>
          <bitfield name="VCATCH" caption="Vector Catch event" mask="0x8"/>
          <bitfield name="EXTERNAL" caption="External event" mask="0x10"/>
        </register>
        <register name="MMFAR" offset="0x34" rw="RW" size="4" access-size="4" caption="MemManage Fault Address Register">
          <bitfield name="ADDRESS" caption="Data address for a MemManage fault" mask="0xFFFFFFFF"/>
        </register>
        <register name="BFAR" offset="0x38" rw="RW" size="4" access-size="4" caption="BusFault Address Register">
          <bitfield name="ADDRESS" caption="Data address for a precise BusFault" mask="0xFFFFFFFF"/>
        </register>
        <register name="AFSR" offset="0x3C" rw="RW" size="4" access-size="4" caption="Auxiliary Fault Status Register">
        </register>
        <register name="ID_PFR0" offset="0x40" rw="R" size="4" access-size="4" initval="0x00000030" caption="Processor Feature Register 0">
          <bitfield name="State0" caption="State two, A32 instruction set support" mask="0xF"/>
          <bitfield name="State1" caption="State one, T32 instruction set support" mask="0xF0"/>
        </register>
        <register name="ID_PFR1" offset="0x44" rw="R" size="4" access-size="4" initval="0x00000200" caption="Processor Feature Register 1">
          <bitfield name="Security" caption="Security Extension implemented" mask="0xF0"/>
          <bitfield name="MProgMod" caption="M programmer's model" mask="0xF00"/>
        </register>
        <register name="ID_DFR0" offset="0x48" rw="R" size="4" access-size="4" initval="0x00200000" caption="Debug Feature Register 0">
          <bitfield name="MProgDbg" caption="M-profile debug" mask="0xF00000"/>
        </register>
        <register name="ID_AFR0" offset="0x4C" rw="R" size="4" access-size="4" caption="Auxiliary Feature Register 0">
          <bitfield name="IMPDEF0" caption="Implementation defined feature 0" mask="0xF"/>
          <bitfield name="IMPDEF1" caption="Implementation defined feature 1" mask="0xF0"/>
          <bitfield name="IMPDEF2" caption="Implementation defined feature 2" mask="0xF00"/>
          <bitfield name="IMPDEF3" caption="Implementation defined feature 3" mask="0xF000"/>
        </register>
        <register name="ID_MMFR0" offset="0x50" rw="R" size="4" access-size="4" caption="Memory Model Feature Register 0">
          <bitfield name="PMSA" caption="Protected Memory System Architecture" mask="0xF0"/>
          <bitfield name="OuterShr" caption="Outermost Shareability" mask="0xF00"/>
          <bitfield name="ShareLvl" caption="Shareability Levels" mask="0xF000"/>
          <bitfield name="TCM" caption="Tightly Coupled Memories" mask="0xF0000"/>
          <bitfield name="AuxReg" caption="Auxiliary Registers" mask="0xF00000"/>
        </register>
        <register name="ID_MMFR1" offset="0x54" rw="R" size="4" access-size="4" initval="0x00000000" caption="Memory Model Feature Register 1">
        </register>
        <register name="ID_MMFR2" offset="0x58" rw="R" size="4" access-size="4" caption="Memory Model Feature Register 2">
          <bitfield name="WFIStall" caption="Wait For Interrupt stalling" mask="0xF000000"/>
        </register>
        <register name="ID_MMFR3" offset="0x5C" rw="R" size="4" access-size="4" caption="Memory Model Feature Register 3">
          <bitfield name="CMaintVA" caption="Cache maintenance by address" mask="0xF"/>
          <bitfield name="CMaintSW" caption="Cache maintenance set/way" mask="0xF0"/>
          <bitfield name="BPMaint" caption="Branch predictor maintenance" mask="0xF00"/>
        </register>
        <register name="ID_ISAR0" offset="0x60" rw="R" size="4" access-size="4" initval="0x01101110" caption="Instruction Set Attribute Register 0">
          <bitfield name="BitCount" caption="Bit count instructions" mask="0xF0" values="ID_ISAR0__BitCount"/>
          <bitfield name="BitField" caption="Bit field instructions" mask="0xF00" values="ID_ISAR0__BitField"/>
          <bitfield name="CmpBranch" caption="Compare and Branch instructions" mask="0xF000" values="ID_ISAR0__CmpBranch"/>
          <bitfield name="Coproc" caption="Coprocessor instructions" mask="0xF0000" values="ID_ISAR0__Coproc"/>
          <bitfield name="Debug" caption="Debug instructions" mask="0xF00000" values="ID_ISAR0__Debug"/>
          <bitfield name="Divide" caption="Divide instructions" mask="0xF000000" values="ID_ISAR0__Divide"/>
        </register>
        <register name="ID_ISAR1" offset="0x64" rw="R" size="4" access-size="4" initval="0x02211000" caption="Instruction Set Attribute Register 1">
          <bitfield name="Extend" caption="Extend instructions" mask="0xF000" values="ID_ISAR1__Extend"/>
          <bitfield name="IfThen" caption="If-Then instructions" mask="0xF0000" values="ID_ISAR1__IfThen"/>
          <bitfield name="Immediate" caption="Data-processing instructions with long immediates" mask="0xF00000" values="ID_ISAR1__Immediate"/>
          <bitfield name="Interwork" caption="Interworking instructions" mask="0xF000000" values="ID_ISAR1__Interwork"/>
        </register>
        <register name="ID_ISAR2" offset="0x68" rw="R" size="4" access-size="4" initval="0x20112032" caption="Instruction Set Attribute Register 2">
          <bitfield name="LoadStore" caption="Additional load/store instructions" mask="0xF" values="ID_ISAR2__LoadStore"/>
          <bitfield name="MemHint" caption="Memory hint instructions" mask="0xF0" values="ID_ISAR2__MemHint"/>
          <bitfield name="MultiAccessInt" caption="Interruptible multi-access instructions" mask="0xF00" values="ID_ISAR2__MultiAccessInt"/>
          <bitfield name="Mult" caption="Additional Multiply instructions" mask="0xF000" values="ID_ISAR2__Mult"/>
          <bitfield name="MultS" caption="Advanced signed Multiply instructions" mask="0xF0000" values="ID_ISAR2__MultS"/>
          <bitfield name="MultU" caption="Advanced unsigned Multiply instructions" mask="0xF00000" values="ID_ISAR2__MultU"/>
          <bitfield name="Reversal" caption="Reversal instructions" mask="0xF0000000" values="ID_ISAR2__Reversal"/>
        </register>
        <register name="ID_ISAR3" offset="0x6C" rw="R" size="4" access-size="4" initval="0x01111110" caption="Instruction Set Attribute Register 3">
          <bitfield name="Saturate" caption="Saturating instructions" mask="0xF" values="ID_ISAR3__Saturate"/>
          <bitfield name="SIMD" caption="Single-instruction, multiple-data instructions" mask="0xF0" values="ID_ISAR3__SIMD"/>
          <bitfield name="SVC" caption="Supervisor Call instructions" mask="0xF00" values="ID_ISAR3__SVC"/>
          <bitfield name="SynchPrim" caption="Synchronization primitive instructions" mask="0xF000" values="ID_ISAR3__SynchPrim"/>
          <bitfield name="TabBranch" caption="Table Branch instructions" mask="0xF0000" values="ID_ISAR3__TabBranch"/>
          <bitfield name="T32Copy" caption="T32 non flag-setting MOV instructions" mask="0xF00000" values="ID_ISAR3__T32Copy"/>
          <bitfield name="TrueNOP" caption="True NOP instructions" mask="0xF000000" values="ID_ISAR3__TrueNOP"/>
        </register>
        <register name="ID_ISAR4" offset="0x70" rw="R" size="4" access-size="4" initval="0x01310131" caption="Instruction Set Attribute Register 4">
          <bitfield name="Unpriv" caption="Unprivileged instructions" mask="0xF" values="ID_ISAR4__Unpriv"/>
          <bitfield name="WithShifts" caption="Constant shifts instructions" mask="0xF0" values="ID_ISAR4__WithShifts"/>
          <bitfield name="Writeback" caption="Writeback addressing modes" mask="0xF00" values="ID_ISAR4__Writeback"/>
          <bitfield name="Barrier" caption="Barrier instructions" mask="0xF0000" values="ID_ISAR4__Barrier"/>
          <bitfield name="SyncPrim_frac" caption="Synchronization primitives fractional instructions" mask="0xF00000" values="ID_ISAR4__SyncPrim_frac"/>
          <bitfield name="PSR_M" caption="M profile instructions to modify the Program Status Registers" mask="0xF000000" values="ID_ISAR4__PSR_M"/>
        </register>
        <register name="ID_ISAR5" offset="0x74" rw="R" size="4" access-size="4" initval="0x00000000" caption="Instruction Set Attribute Register 5">
        </register>
        <register name="CLIDR" offset="0x78" rw="R" size="4" access-size="4" caption="Cache Level ID Register">
          <bitfield name="Ctype1" caption="Cache type at level 1" mask="0x7" values="CLIDR__Ctype"/>
          <bitfield name="Ctype2" caption="Cache type at level 2" mask="0x38" values="CLIDR__Ctype"/>
          <bitfield name="Ctype3" caption="Cache type at level 3" mask="0x1C0" values="CLIDR__Ctype"/>
          <bitfield name="Ctype4" caption="Cache type at level 4" mask="0xE00" values="CLIDR__Ctype"/>
          <bitfield name="Ctype5" caption="Cache type at level 5" mask="0x7000" values="CLIDR__Ctype"/>
          <bitfield name="Ctype6" caption="Cache type at level 6" mask="0x38000" values="CLIDR__Ctype"/>
          <bitfield name="Ctype7" caption="Cache type at level 7" mask="0x1C0000" values="CLIDR__Ctype"/>
          <bitfield name="LoUIS" caption="Level of Unification Inner Shareable" mask="0xE00000"/>
          <bitfield name="LoC" caption="Level of Coherence" mask="0x7000000"/>
          <bitfield name="LoUU" caption="Level of Unification Uniprocessor" mask="0x38000000"/>
          <bitfield name="ICB" caption="Inner cache boundary" mask="0xC0000000" values="CLIDR__ICB"/>
        </register>
        <register name="CTR" offset="0x7C" rw="R" size="4" access-size="4" caption="Cache Type Register">
          <bitfield name="IminLine" caption="Instruction cache minimum line length" mask="0xF"/>
          <bitfield name="DminLine" caption="Data cache minimum line length" mask="0xF0000"/>
          <bitfield name="ERG" caption="Exclusives Reservation Granule" mask="0xF00000"/>
          <bitfield name="CWG" caption="Cache Write-back Granule" mask="0xF000000"/>
          <bitfield name="Format" caption="Cache Type Register format" mask="0xE0000000" values="CTR__Format"/>
        </register>
        <register name="CCSIDR" offset="0x80" rw="R" size="4" access-size="4" caption="Current Cache Size ID register">
          <bitfield name="LineSize" caption="log2(number of words per line) - 2" mask="0x7"/>
          <bitfield name="Associativity" caption="Associativity - 1" mask="0x1FF8"/>
          <bitfield name="NumSets" caption="Number of sets - 1" mask="0xFFFE000"/>
          <bitfield name="WA" caption="Write-Allocate" mask="0x10000000"/>
          <bitfield name="RA" caption="Read-Allocate" mask="0x20000000"/>
          <bitfield name="WB" caption="Write-Back" mask="0x40000000"/>
          <bitfield name="WT" caption="Write-Through" mask="0x80000000"/>
        </register>
        <register name="CSSELR" offset="0x84" rw="RW" size="4" access-size="4" caption="Cache Size Selection Register">
          <bitfield name="InD" caption="Instruction not Data" mask="0x1"/>
          <bitfield name="Level" caption="Cache level - 1" mask="0xE"/>
        </register>
        <register name="CPACR" offset="0x88" rw="RW" size="4" access-size="4" caption="Coprocessor Access Control Register">
          <bitfield name="CP0" caption="Coprocessor 0 privilege" mask="0x3"/>
          <bitfield name="CP1" caption="Coprocessor 1 privilege" mask="0xC"/>
          <bitfield name="CP2" caption="Coprocessor 2 privilege" mask="0x30"/>
          <bitfield name="CP3" caption="Coprocessor 3 privilege" mask="0xC0"/>
          <bitfield name="CP4" caption="Coprocessor 4 privilege" mask="0x300"/>
          <bitfield name="CP5" caption="Coprocessor 5 privilege" mask="0xC00"/>
          <bitfield name="CP6" caption="Coprocessor 6 privilege" mask="0x3000"/>
          <bitfield name="CP7" caption="Coprocessor 7 privilege" mask="0xC000"/>
          <bitfield name="CP10" caption="Floating-point Extension access rights" mask="0x300000"/>
          <bitfield name="CP11" caption="CP11 Privilege" mask="0xC00000"/>
        </register>
        <register name="NSACR" offset="0x8C" rw="RW" size="4" access-size="4" caption="Non-secure Access Control Register">
          <bitfield name="CP0" caption="Coprocessor 0 Non-secure" mask="0x1"/>
          <bitfield name="CP1" caption="Coprocessor 1 Non-secure" mask="0x2"/>
          <bitfield name="CP2" caption="Coprocessor 2 Non-secure" mask="0x4"/>
          <bitfield name="CP3" caption="Coprocessor 3 Non-secure" mask="0x8"/>
          <bitfield name="CP4" caption="Coprocessor 4 Non-secure" mask="0x10"/>
          <bitfield name="CP5" caption="Coprocessor 5 Non-secure" mask="0x20"/>
          <bitfield name="CP6" caption="Coprocessor 6 Non-secure" mask="0x40"/>
          <bitfield name="CP7" caption="Coprocessor 7 Non-secure" mask="0x80"/>
          <bitfield name="CP10" caption="Floating-point Extension Non-secure" mask="0x400"/>
          <bitfield name="CP11" caption="CP11 Non-secure" mask="0x800"/>
        </register>
      </register-group>
      <value-group name="ICSR__PENDSTCLR">
        <value name="VALUE_0" caption="No effect" value="0"/>
        <value name="VALUE_1" caption="Removes the pending state from the SysTick exception" value="1"/>
      </value-group>
      <value-group name="ICSR__PENDSTSET">
        <value name="VALUE_0" caption="Write: no effect; read: SysTick exception is not pending" value="0"/>
        <value name="VALUE_1" caption="Write: changes SysTick exception state to pending; read: SysTick exception is pending" value="1"/>
      </value-group>
      <value-group name="ICSR__PENDSVCLR">
        <value name="VALUE_0" caption="No effect" value="0"/>
        <value name="VALUE_1" caption="Removes the pending state from the PendSV exception" value="1"/>
      </value-group>
      <value-group name="ICSR__PENDSVSET">
        <value name="VALUE_0" caption="Write: no effect; read: PendSV exception is not pending" value="0"/>
        <value name="VALUE_1" caption="Write: changes PendSV exception state to pending; read: PendSV exception is pending" value="1"/>
      </value-group>
      <value-group name="ICSR__PENDNMISET">
        <value name="VALUE_0" caption="Write: no effect; read: NMI exception is not pending" value="0"/>
        <value name="VALUE_1" caption="Write: changes NMI exception state to pending; read: NMI exception is pending" value="1"/>
      </value-group>
      <value-group name="AIRCR__VECTCLRACTIVE">
        <value name="NO" caption="Do not clear active state" value="0x0"/>
        <value name="YES" caption="Clear active state" value="0x1"/>
      </value-group>
      <value-group name="AIRCR__SYSRESETREQ">
        <value name="NO" caption="Do not request a system reset" value="0"/>
        <value name="YES" caption="Request a system reset" value="1"/>
      </value-group>
      <value-group name="AIRCR__SYSRESETREQS">
        <value name="BOTH" caption="SYSRESETREQ functionality is available to both Security states" value="0x0"/>
        <value name="SECURE" caption="SYSRESETREQ functionality is only available to Secure state" value="0x1"/>
      </value-group>
      <value-group name="AIRCR__BFHFNMINS">
        <value name="SECURE" caption="BusFault, HardFault, and NMI are Secure" value="0x0"/>
        <value name="NON_SECURE" caption="BusFault and NMI are Non-secure and exceptions can target Non-secure HardFault" value="0x1"/>
      </value-group>
      <value-group name="AIRCR__PRIS">
        <value name="SAME" caption="Priority ranges of Secure and Non-secure exceptions are identical" value="0x0"/>
        <value name="NS_DEPRIO" caption="Non-secure exceptions are de-prioritized" value="0x1"/>
      </value-group>
      <value-group name="AIRCR__ENDIANNESS">
        <value name="LITTLE" caption="Little-endian" value="0"/>
        <value name="BIG" caption="Big-endian" value="1"/>
      </value-group>
      <value-group name="SCR__SLEEPONEXIT">
        <value name="VALUE_0" caption="O not sleep when returning to Thread mode" value="0"/>
        <value name="VALUE_1" caption="Enter sleep, or deep sleep, on return from an ISR" value="1"/>
      </value-group>
      <value-group name="SCR__SLEEPDEEP">
        <value name="VALUE_0" caption="Sleep" value="0"/>
        <value name="VALUE_1" caption="Deep sleep" value="1"/>
      </value-group>
      <value-group name="SCR__SEVONPEND">
        <value name="VALUE_0" caption="Only enabled interrupts or events can wakeup the processor, disabled interrupts are excluded" value="0"/>
        <value name="VALUE_1" caption="Enabled events and all interrupts, including disabled interrupts, can wakeup the processor" value="1"/>
      </value-group>
      <value-group name="CCR__UNALIGN_TRP">
        <value name="VALUE_0" caption="Do not trap unaligned halfword and word accesses" value="0"/>
        <value name="VALUE_1" caption="Trap unaligned halfword and word accesses" value="1"/>
      </value-group>
      <value-group name="ID_ISAR0__BitCount">
        <value name="CLZ" caption="CLZ supported" value="1"/>
      </value-group>
      <value-group name="ID_ISAR0__BitField">
        <value name="YES" caption="BFC, BFI, SBFX, and UBFX supported" value="1"/>
      </value-group>
      <value-group name="ID_ISAR0__CmpBranch">
        <value name="YES" caption="CBNZ and CBZ supported" value="1"/>
      </value-group>
      <value-group name="ID_ISAR0__Coproc">
        <value name="NO" caption="Only FPU coprocessor instructions" value="0"/>
        <value name="YES" caption="Coprocessor instructions supported" value="1"/>
      </value-group>
      <value-group name="ID_ISAR0__Debug">
        <value name="BKPT" caption="BKPT supported" value="1"/>
      </value-group>
      <value-group name="ID_ISAR0__Divide">
        <value name="YES" caption="SDIC and UDIV supported" value="1"/>
      </value-group>
      <value-group name="ID_ISAR1__Extend">
        <value name="YES" caption="SXTB, SXTH, UXTB, UXTH supported" value="1"/>
        <value name="DSP" caption="SXTB16, SXTAB, SXTAB16, SXTAH, UXTB16, iUXTAB, UXTAB16, and UXTAH supported" value="2"/>
      </value-group>
      <value-group name="ID_ISAR1__IfThen">
        <value name="IT" caption="IT supported" value="1"/>
      </value-group>
      <value-group name="ID_ISAR1__Immediate">
        <value name="YES" caption="ADDW, MOVW, MOVT, and SUBW supported" value="2"/>
      </value-group>
      <value-group name="ID_ISAR1__Interwork">
        <value name="YES" caption="BLX, BX, and loads to PC supported" value="2"/>
      </value-group>
      <value-group name="ID_ISAR2__LoadStore">
        <value name="YES" caption="Load-acquire, store-release, and exclusive load and store supported" value="2"/>
      </value-group>
      <value-group name="ID_ISAR2__MemHint">
        <value name="YES" caption="PLI and PLD supported" value="3"/>
      </value-group>
      <value-group name="ID_ISAR2__MultiAccessInt">
        <value name="NO" caption="LDM and STM are not interruptible" value="0"/>
        <value name="RESTART" caption="LDM and STM are restartable" value="1"/>
        <value name="CONTINUE" caption="LDM and STM are continuable" value="2"/>
      </value-group>
      <value-group name="ID_ISAR2__Mult">
        <value name="YES" caption="MUL, MLA, and MLS supported" value="2"/>
      </value-group>
      <value-group name="ID_ISAR2__MultS">
        <value name="YES" caption="SMULL and SMLAL supported" value="1"/>
        <value name="DSP" caption="All saturating and DSP signed multiplies supported" value="3"/>
      </value-group>
      <value-group name="ID_ISAR2__MultU">
        <value name="YES" caption="UMULL and UMLAL supported" value="2"/>
      </value-group>
      <value-group name="ID_ISAR2__Reversal">
        <value name="YES" caption="REV, REV16, REVSH, and RBIT supported" value="2"/>
      </value-group>
      <value-group name="ID_ISAR3__Saturate">
        <value name="NO" caption="No saturating instructions supported" value="0"/>
        <value name="DSP" caption="QADD, QDADD, QDSYB, QSUB and Q-bit supported" value="1"/>
      </value-group>
      <value-group name="ID_ISAR3__SIMD">
        <value name="YES" caption="SSAT, USAT, and Q-bit supported" value="1"/>
        <value name="DSP" caption="All packed arithmetic and GE-bits supported" value="3"/>
      </value-group>
      <value-group name="ID_ISAR3__SVC">
        <value name="YES" caption="SVC supported" value="1"/>
      </value-group>
      <value-group name="ID_ISAR3__SynchPrim">
        <value name="YES" caption="LDREX, STREX, LDREXB, STREXB, LDREXH, STREXH, and CLREX supported" value="1"/>
      </value-group>
      <value-group name="ID_ISAR3__TabBranch">
        <value name="YES" caption="TBB and TBH supported" value="1"/>
      </value-group>
      <value-group name="ID_ISAR3__T32Copy">
        <value name="YES" caption="Encoding T1 of MOV (register) supports copying low register to low register" value="1"/>
      </value-group>
      <value-group name="ID_ISAR3__TrueNOP">
        <value name="YES" caption="NOP instruction and compatible hints supported" value="1"/>
      </value-group>
      <value-group name="ID_ISAR4__Unpriv">
        <value name="YES" caption="LDRBT, LDRHT, LDRSBT, LDRSHT, LDRT, STRBT, STRHT, and STRT supported" value="2"/>
      </value-group>
      <value-group name="ID_ISAR4__WithShifts">
        <value name="YES" caption="Constant shifts on load/store and other instructions supported" value="3"/>
      </value-group>
      <value-group name="ID_ISAR4__Writeback">
        <value name="YES" caption="All writeback addressing modes supported" value="1"/>
      </value-group>
      <value-group name="ID_ISAR4__Barrier">
        <value name="YES" caption="DMB, DSB, and ISB supported" value="1"/>
      </value-group>
      <value-group name="ID_ISAR4__SyncPrim_frac">
        <value name="YES" caption="LDREX, STREX, CLREX, LDREXB, LDREXH, STREXB, and STREXH supported" value="3"/>
      </value-group>
      <value-group name="ID_ISAR4__PSR_M">
        <value name="YES" caption="M profile forms of CPS, MRS, and MSR supported" value="1"/>
      </value-group>
      <value-group name="CLIDR__Ctype">
        <value name="NO" caption="No cache" value="0"/>
        <value name="IC" caption="Instruction cache only" value="1"/>
        <value name="DC" caption="Data cache only" value="2"/>
        <value name="SEPARATE" caption="Separate instruction and data caches" value="3"/>
        <value name="UNIFIED" caption="Unified cache" value="4"/>
      </value-group>
      <value-group name="CLIDR__ICB">
        <value name="NO" caption="Not disclosed in this mechanism" value="0"/>
        <value name="L1" caption="L1 cache is the highest inner level" value="1"/>
        <value name="L2" caption="L2 cache is the highest inner level" value="2"/>
        <value name="L3" caption="L3 cache is the highest inner level" value="3"/>
      </value-group>
      <value-group name="CTR__Format">
        <value name="NO" caption="No cache type information provided" value="0"/>
        <value name="YES" caption="Cache type information is provided" value="4"/>
      </value-group>
    </module>
    <module name="SDMMC" id="03592" name2="emb_sdmmc_v2" version="2a0" caption="SD/MMC Host Controller">
      <register-group name="SDMMC" caption="SD/MMC Host Controller">
        <register name="SSAR" offset="0x0" rw="RW" size="4" access-size="4" initval="0x00000000" caption="SDMA System Address / Argument 2">
          <mode name="CMD23"/>
          <mode name="DEFAULT"/>
          <bitfield modes="DEFAULT" name="ADDR" caption="SDMA System Address" mask="0xFFFFFFFF"/>
          <bitfield modes="CMD23" name="ARG2" caption="Argument 2" mask="0xFFFFFFFF"/>
        </register>
        <register name="BSR" offset="0x4" rw="RW" size="2" access-size="2" initval="0x0000" caption="Block Size">
          <bitfield name="BLOCKSIZE" caption="Transfer Block Size" mask="0x3FF"/>
          <bitfield name="BOUNDARY" caption="SDMA Buffer Boundary" mask="0x7000" values="BSR__BOUNDARY"/>
        </register>
        <register name="BCR" offset="0x6" rw="RW" size="2" access-size="2" initval="0x0000" caption="Block Count">
          <bitfield name="BCNT" caption="Blocks Count for Current Transfer" mask="0xFFFF"/>
        </register>
        <register name="ARG1R" offset="0x8" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Argument 1">
          <bitfield name="ARG" caption="Argument 1" mask="0xFFFFFFFF"/>
        </register>
        <register name="TMR" offset="0xC" rw="RW" size="2" access-size="2" initval="0x0000" caption="Transfer Mode">
          <bitfield name="DMAEN" caption="DMA Enable" mask="0x1" values="TMR__DMAEN"/>
          <bitfield name="BCEN" caption="Block Count Enable" mask="0x2" values="TMR__BCEN"/>
          <bitfield name="ACMDEN" caption="Auto Command Enable" mask="0xC" values="TMR__ACMDEN"/>
          <bitfield name="DTDSEL" caption="Data Transfer Direction Selection" mask="0x10" values="TMR__DTDSEL"/>
          <bitfield name="MSBSEL" caption="Multi/Single Block Selection" mask="0x20" values="TMR__MSBSEL"/>
        </register>
        <register name="CR" offset="0xE" rw="RW" size="2" access-size="2" initval="0x0000" caption="Command">
          <bitfield name="RESPTYP" caption="Response Type" mask="0x3" values="CR__RESPTYP"/>
          <bitfield name="CMDCCEN" caption="Command CRC Check Enable" mask="0x8" values="CR__CMDCCEN"/>
          <bitfield name="CMDICEN" caption="Command Index Check Enable" mask="0x10" values="CR__CMDICEN"/>
          <bitfield name="DPSEL" caption="Data Present Select" mask="0x20" values="CR__DPSEL"/>
          <bitfield name="CMDTYP" caption="Command Type" mask="0xC0" values="CR__CMDTYP"/>
          <bitfield name="CMDIDX" caption="Command Index" mask="0x3F00"/>
        </register>
        <register name="RR" offset="0x10" rw="R" size="4" access-size="4" count="4" initval="0x00000000" caption="Response">
          <bitfield name="CMDRESP" caption="Command Response" mask="0xFFFFFFFF"/>
        </register>
        <register name="BDPR" offset="0x20" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Buffer Data Port">
          <bitfield name="BUFDATA" caption="Buffer Data" mask="0xFFFFFFFF"/>
        </register>
        <register name="PSR" offset="0x24" rw="R" size="4" access-size="4" initval="0x00F80000" caption="Present State">
          <bitfield name="CMDINHC" caption="Command Inhibit (CMD)" mask="0x1" values="PSR__CMDINHC"/>
          <bitfield name="CMDINHD" caption="Command Inhibit (DAT)" mask="0x2" values="PSR__CMDINHD"/>
          <bitfield name="DLACT" caption="DAT Line Active" mask="0x4" values="PSR__DLACT"/>
          <bitfield name="RTREQ" caption="Re-Tuning Request" mask="0x8" values="PSR__RTREQ"/>
          <bitfield name="WTACT" caption="Write Transfer Active" mask="0x100" values="PSR__WTACT"/>
          <bitfield name="RTACT" caption="Read Transfer Active" mask="0x200" values="PSR__RTACT"/>
          <bitfield name="BUFWREN" caption="Buffer Write Enable" mask="0x400" values="PSR__BUFWREN"/>
          <bitfield name="BUFRDEN" caption="Buffer Read Enable" mask="0x800" values="PSR__BUFRDEN"/>
          <bitfield name="CARDINS" caption="Card Inserted" mask="0x10000" values="PSR__CARDINS"/>
          <bitfield name="CARDSS" caption="Card State Stable" mask="0x20000" values="PSR__CARDSS"/>
          <bitfield name="CARDDPL" caption="Card Detect Pin Level" mask="0x40000" values="PSR__CARDDPL"/>
          <bitfield name="WRPPL" caption="Write Protect Pin Level" mask="0x80000" values="PSR__WRPPL"/>
          <bitfield name="DATLL" caption="DAT[3:0] Line Level" mask="0xF00000"/>
          <bitfield name="CMDLL" caption="CMD Line Level" mask="0x1000000"/>
        </register>
        <register name="HC1R" offset="0x28" rw="RW" size="1" access-size="1" initval="0x00" caption="Host Control 1">
          <mode name="DEFAULT" caption="SD_SDIO"/>
          <mode name="EMMC"/>
          <bitfield modes="DEFAULT" name="LEDCTRL" caption="LED Control" mask="0x1" values="HC1R__LEDCTRL"/>
          <bitfield name="DW" caption="Data Width" mask="0x2" values="HC1R__DW"/>
          <bitfield name="HSEN" caption="High Speed Enable" mask="0x4" values="HC1R__HSEN"/>
          <bitfield name="DMASEL" caption="DMA Select" mask="0x18" values="HC1R__DMASEL"/>
          <bitfield modes="DEFAULT" name="CARDDTL" caption="Card Detect Test Level" mask="0x40" values="HC1R__CARDDTL"/>
          <bitfield modes="DEFAULT" name="CARDDSEL" caption="Card Detect Signal Selection" mask="0x80" values="HC1R__CARDDSEL"/>
        </register>
        <register name="PCR" offset="0x29" rw="RW" size="1" access-size="1" initval="0x0E" caption="Power Control">
          <bitfield name="SDBPWR" caption="SD Bus Power" mask="0x1" values="PCR__SDBPWR"/>
          <bitfield name="SDBVSEL" caption="SD Bus Voltage Select" mask="0xE" values="PCR__SDBVSEL"/>
        </register>
        <register name="BGCR" offset="0x2A" rw="RW" size="1" access-size="1" initval="0x00" caption="Block Gap Control">
          <mode name="DEFAULT" caption="SD_SDIO"/>
          <mode name="EMMC"/>
          <bitfield name="STPBGR" caption="Stop at Block Gap Request" mask="0x1" values="BGCR__STPBGR"/>
          <bitfield name="CONTR" caption="Continue Request" mask="0x2" values="BGCR__CONTR"/>
          <bitfield modes="DEFAULT" name="RWCTRL" caption="Read Wait Control" mask="0x4" values="BGCR__RWCTRL"/>
          <bitfield modes="DEFAULT" name="INTBG" caption="Interrupt at Block Gap" mask="0x8" values="BGCR__INTBG"/>
        </register>
        <register name="WCR" offset="0x2B" rw="RW" size="1" access-size="1" initval="0x00" caption="Wakeup Control">
          <bitfield name="WKENCINT" caption="Wakeup Event Enable on Card Interrupt" mask="0x1" values="WCR__WKENCINT"/>
          <bitfield name="WKENCINS" caption="Wakeup Event Enable on Card Insertion" mask="0x2" values="WCR__WKENCINS"/>
          <bitfield name="WKENCREM" caption="Wakeup Event Enable on Card Removal" mask="0x4" values="WCR__WKENCREM"/>
        </register>
        <register name="CCR" offset="0x2C" rw="RW" size="2" access-size="2" initval="0x0000" caption="Clock Control">
          <bitfield name="INTCLKEN" caption="Internal Clock Enable" mask="0x1" values="CCR__INTCLKEN"/>
          <bitfield name="INTCLKS" caption="Internal Clock Stable" mask="0x2" values="CCR__INTCLKS"/>
          <bitfield name="SDCLKEN" caption="SD Clock Enable" mask="0x4" values="CCR__SDCLKEN"/>
          <bitfield name="CLKGSEL" caption="Clock Generator Select" mask="0x20" values="CCR__CLKGSEL"/>
          <bitfield name="USDCLKFSEL" caption="Upper Bits of SDCLK Frequency Select" mask="0xC0"/>
          <bitfield name="SDCLKFSEL" caption="SDCLK Frequency Select" mask="0xFF00"/>
        </register>
        <register name="TCR" offset="0x2E" rw="RW" size="1" access-size="1" initval="0x00" caption="Timeout Control">
          <bitfield name="DTCVAL" caption="Data Timeout Counter Value" mask="0xF"/>
        </register>
        <register name="SRR" offset="0x2F" rw="RW" size="1" access-size="1" initval="0x00" caption="Software Reset">
          <bitfield name="SWRSTALL" caption="Software Reset For All" mask="0x1" values="SRR__SWRSTALL"/>
          <bitfield name="SWRSTCMD" caption="Software Reset For CMD Line" mask="0x2" values="SRR__SWRSTCMD"/>
          <bitfield name="SWRSTDAT" caption="Software Reset For DAT Line" mask="0x4" values="SRR__SWRSTDAT"/>
        </register>
        <register name="NISTR" offset="0x30" rw="RW" size="2" access-size="2" initval="0x0000" caption="Normal Interrupt Status">
          <mode name="DEFAULT" caption="SD_SDIO"/>
          <mode name="EMMC"/>
          <bitfield name="CMDC" caption="Command Complete" mask="0x1" values="NISTR__CMDC"/>
          <bitfield name="TRFC" caption="Transfer Complete" mask="0x2" values="NISTR__TRFC"/>
          <bitfield name="BLKGE" caption="Block Gap Event" mask="0x4" values="NISTR__BLKGE"/>
          <bitfield name="DMAINT" caption="DMA Interrupt" mask="0x8" values="NISTR__DMAINT"/>
          <bitfield name="BWRRDY" caption="Buffer Write Ready" mask="0x10" values="NISTR__BWRRDY"/>
          <bitfield name="BRDRDY" caption="Buffer Read Ready" mask="0x20" values="NISTR__BRDRDY"/>
          <bitfield modes="DEFAULT" name="CINS" caption="Card Insertion" mask="0x40" values="NISTR__CINS"/>
          <bitfield modes="DEFAULT" name="CREM" caption="Card Removal" mask="0x80" values="NISTR__CREM"/>
          <bitfield modes="DEFAULT" name="CINT" caption="Card Interrupt" mask="0x100" values="NISTR__CINT"/>
          <bitfield modes="EMMC" name="BOOTAR" caption="Boot Acknowledge Received" mask="0x4000"/>
          <bitfield name="ERRINT" caption="Error Interrupt" mask="0x8000" values="NISTR__ERRINT"/>
        </register>
        <register name="EISTR" offset="0x32" rw="RW" size="2" access-size="2" initval="0x0000" caption="Error Interrupt Status">
          <mode name="DEFAULT" caption="SD_SDIO"/>
          <mode name="EMMC"/>
          <bitfield name="CMDTEO" caption="Command Timeout Error" mask="0x1" values="EISTR__CMDTEO"/>
          <bitfield name="CMDCRC" caption="Command CRC Error" mask="0x2" values="EISTR__CMDCRC"/>
          <bitfield name="CMDEND" caption="Command End Bit Error" mask="0x4" values="EISTR__CMDEND"/>
          <bitfield name="CMDIDX" caption="Command Index Error" mask="0x8" values="EISTR__CMDIDX"/>
          <bitfield name="DATTEO" caption="Data Timeout Error" mask="0x10" values="EISTR__DATTEO"/>
          <bitfield name="DATCRC" caption="Data CRC Error" mask="0x20" values="EISTR__DATCRC"/>
          <bitfield name="DATEND" caption="Data End Bit Error" mask="0x40" values="EISTR__DATEND"/>
          <bitfield name="CURLIM" caption="Current Limit Error" mask="0x80" values="EISTR__CURLIM"/>
          <bitfield name="ACMD" caption="Auto CMD Error" mask="0x100" values="EISTR__ACMD"/>
          <bitfield name="ADMA" caption="ADMA Error" mask="0x200" values="EISTR__ADMA"/>
          <bitfield modes="EMMC" name="BOOTAE" caption="Boot Acknowledge Error" mask="0x1000" values="EISTR__BOOTAE"/>
        </register>
        <register name="NISTER" offset="0x34" rw="RW" size="2" access-size="2" initval="0x0000" caption="Normal Interrupt Status Enable">
          <mode name="DEFAULT" caption="SD_SDIO"/>
          <mode name="EMMC"/>
          <bitfield name="CMDC" caption="Command Complete Status Enable" mask="0x1" values="NISTER__CMDC"/>
          <bitfield name="TRFC" caption="Transfer Complete Status Enable" mask="0x2" values="NISTER__TRFC"/>
          <bitfield name="BLKGE" caption="Block Gap Event Status Enable" mask="0x4" values="NISTER__BLKGE"/>
          <bitfield name="DMAINT" caption="DMA Interrupt Status Enable" mask="0x8" values="NISTER__DMAINT"/>
          <bitfield name="BWRRDY" caption="Buffer Write Ready Status Enable" mask="0x10" values="NISTER__BWRRDY"/>
          <bitfield name="BRDRDY" caption="Buffer Read Ready Status Enable" mask="0x20" values="NISTER__BRDRDY"/>
          <bitfield modes="DEFAULT" name="CINS" caption="Card Insertion Status Enable" mask="0x40" values="NISTER__CINS"/>
          <bitfield modes="DEFAULT" name="CREM" caption="Card Removal Status Enable" mask="0x80" values="NISTER__CREM"/>
          <bitfield modes="DEFAULT" name="CINT" caption="Card Interrupt Status Enable" mask="0x100" values="NISTER__CINT"/>
          <bitfield modes="EMMC" name="BOOTAR" caption="Boot Acknowledge Received Status Enable" mask="0x4000"/>
        </register>
        <register name="EISTER" offset="0x36" rw="RW" size="2" access-size="2" initval="0x0000" caption="Error Interrupt Status Enable">
          <mode name="DEFAULT" caption="SD_SDIO"/>
          <mode name="EMMC"/>
          <bitfield name="CMDTEO" caption="Command Timeout Error Status Enable" mask="0x1" values="EISTER__CMDTEO"/>
          <bitfield name="CMDCRC" caption="Command CRC Error Status Enable" mask="0x2" values="EISTER__CMDCRC"/>
          <bitfield name="CMDEND" caption="Command End Bit Error Status Enable" mask="0x4" values="EISTER__CMDEND"/>
          <bitfield name="CMDIDX" caption="Command Index Error Status Enable" mask="0x8" values="EISTER__CMDIDX"/>
          <bitfield name="DATTEO" caption="Data Timeout Error Status Enable" mask="0x10" values="EISTER__DATTEO"/>
          <bitfield name="DATCRC" caption="Data CRC Error Status Enable" mask="0x20" values="EISTER__DATCRC"/>
          <bitfield name="DATEND" caption="Data End Bit Error Status Enable" mask="0x40" values="EISTER__DATEND"/>
          <bitfield name="CURLIM" caption="Current Limit Error Status Enable" mask="0x80" values="EISTER__CURLIM"/>
          <bitfield name="ACMD" caption="Auto CMD Error Status Enable" mask="0x100" values="EISTER__ACMD"/>
          <bitfield name="ADMA" caption="ADMA Error Status Enable" mask="0x200" values="EISTER__ADMA"/>
          <bitfield modes="EMMC" name="BOOTAE" caption="Boot Acknowledge Error Status Enable" mask="0x1000"/>
        </register>
        <register name="NISIER" offset="0x38" rw="RW" size="2" access-size="2" initval="0x0000" caption="Normal Interrupt Signal Enable">
          <mode name="DEFAULT" caption="SD_SDIO"/>
          <mode name="EMMC"/>
          <bitfield name="CMDC" caption="Command Complete Signal Enable" mask="0x1" values="NISIER__CMDC"/>
          <bitfield name="TRFC" caption="Transfer Complete Signal Enable" mask="0x2" values="NISIER__TRFC"/>
          <bitfield name="BLKGE" caption="Block Gap Event Signal Enable" mask="0x4" values="NISIER__BLKGE"/>
          <bitfield name="DMAINT" caption="DMA Interrupt Signal Enable" mask="0x8" values="NISIER__DMAINT"/>
          <bitfield name="BWRRDY" caption="Buffer Write Ready Signal Enable" mask="0x10" values="NISIER__BWRRDY"/>
          <bitfield name="BRDRDY" caption="Buffer Read Ready Signal Enable" mask="0x20" values="NISIER__BRDRDY"/>
          <bitfield modes="DEFAULT" name="CINS" caption="Card Insertion Signal Enable" mask="0x40" values="NISIER__CINS"/>
          <bitfield modes="DEFAULT" name="CREM" caption="Card Removal Signal Enable" mask="0x80" values="NISIER__CREM"/>
          <bitfield modes="DEFAULT" name="CINT" caption="Card Interrupt Signal Enable" mask="0x100" values="NISIER__CINT"/>
          <bitfield modes="EMMC" name="BOOTAR" caption="Boot Acknowledge Received Signal Enable" mask="0x4000"/>
        </register>
        <register name="EISIER" offset="0x3A" rw="RW" size="2" access-size="2" initval="0x0000" caption="Error Interrupt Signal Enable">
          <mode name="DEFAULT" caption="SD_SDIO"/>
          <mode name="EMMC"/>
          <bitfield name="CMDTEO" caption="Command Timeout Error Signal Enable" mask="0x1" values="EISIER__CMDTEO"/>
          <bitfield name="CMDCRC" caption="Command CRC Error Signal Enable" mask="0x2" values="EISIER__CMDCRC"/>
          <bitfield name="CMDEND" caption="Command End Bit Error Signal Enable" mask="0x4" values="EISIER__CMDEND"/>
          <bitfield name="CMDIDX" caption="Command Index Error Signal Enable" mask="0x8" values="EISIER__CMDIDX"/>
          <bitfield name="DATTEO" caption="Data Timeout Error Signal Enable" mask="0x10" values="EISIER__DATTEO"/>
          <bitfield name="DATCRC" caption="Data CRC Error Signal Enable" mask="0x20" values="EISIER__DATCRC"/>
          <bitfield name="DATEND" caption="Data End Bit Error Signal Enable" mask="0x40" values="EISIER__DATEND"/>
          <bitfield name="CURLIM" caption="Current Limit Error Signal Enable" mask="0x80" values="EISIER__CURLIM"/>
          <bitfield name="ACMD" caption="Auto CMD Error Signal Enable" mask="0x100" values="EISIER__ACMD"/>
          <bitfield name="ADMA" caption="ADMA Error Signal Enable" mask="0x200" values="EISIER__ADMA"/>
          <bitfield modes="EMMC" name="BOOTAE" caption="Boot Acknowledge Error Signal Enable" mask="0x1000"/>
        </register>
        <register name="ACESR" offset="0x3C" rw="R" size="2" access-size="2" initval="0x0000" caption="Auto CMD Error Status">
          <bitfield name="ACMD12NE" caption="Auto CMD12 Not Executed" mask="0x1" values="ACESR__ACMD12NE"/>
          <bitfield name="ACMDTEO" caption="Auto CMD Timeout Error" mask="0x2" values="ACESR__ACMDTEO"/>
          <bitfield name="ACMDCRC" caption="Auto CMD CRC Error" mask="0x4" values="ACESR__ACMDCRC"/>
          <bitfield name="ACMDEND" caption="Auto CMD End Bit Error" mask="0x8" values="ACESR__ACMDEND"/>
          <bitfield name="ACMDIDX" caption="Auto CMD Index Error" mask="0x10" values="ACESR__ACMDIDX"/>
          <bitfield name="CMDNI" caption="Command not Issued By Auto CMD12 Error" mask="0x80" values="ACESR__CMDNI"/>
        </register>
        <register name="HC2R" offset="0x3E" rw="RW" size="2" access-size="2" initval="0x0000" caption="Host Control 2">
          <mode name="DEFAULT" caption="SD_SDIO"/>
          <mode name="EMMC"/>
          <bitfield modes="DEFAULT" name="UHSMS" caption="UHS Mode Select" mask="0x7" values="HC2R__UHSMS"/>
          <bitfield modes="DEFAULT" name="VS18EN" caption="1.8V Signaling Enable" mask="0x8" values="HC2R__VS18EN"/>
          <bitfield modes="EMMC" name="HS200EN" caption="HS200 Mode Enable" mask="0xF" values="HC2R__HS200EN"/>
          <bitfield name="DRVSEL" caption="Driver Strength Select" mask="0x30" values="HC2R__DRVSEL"/>
          <bitfield name="EXTUN" caption="Execute Tuning" mask="0x40" values="HC2R__EXTUN"/>
          <bitfield name="SLCKSEL" caption="Sampling Clock Select" mask="0x80" values="HC2R__SLCKSEL"/>
          <bitfield modes="DEFAULT" name="ASINTEN" caption="Asynchronous Interrupt Enable" mask="0x4000" values="HC2R__ASINTEN"/>
          <bitfield name="PVALEN" caption="Preset Value Enable" mask="0x8000" values="HC2R__PVALEN"/>
        </register>
        <register name="CA0R" offset="0x40" rw="RW" size="4" access-size="4" initval="0x27E8008C" caption="Capabilities 0">
          <bitfield name="TEOCLKF" caption="Timeout Clock Frequency" mask="0x3F" values="CA0R__TEOCLKF"/>
          <bitfield name="TEOCLKU" caption="Timeout Clock Unit" mask="0x80" values="CA0R__TEOCLKU"/>
          <bitfield name="BASECLKF" caption="Base Clock Frequency" mask="0xFF00" values="CA0R__BASECLKF"/>
          <bitfield name="MAXBLKL" caption="Max Block Length" mask="0x30000" values="CA0R__MAXBLKL"/>
          <bitfield name="ED8SUP" caption="8-bit Support for Embedded Device" mask="0x40000" values="CA0R__ED8SUP"/>
          <bitfield name="ADMA2SUP" caption="ADMA2 Support" mask="0x80000" values="CA0R__ADMA2SUP"/>
          <bitfield name="HSSUP" caption="High Speed Support" mask="0x200000" values="CA0R__HSSUP"/>
          <bitfield name="SDMASUP" caption="SDMA Support" mask="0x400000" values="CA0R__SDMASUP"/>
          <bitfield name="SRSUP" caption="Suspend/Resume Support" mask="0x800000" values="CA0R__SRSUP"/>
          <bitfield name="V33VSUP" caption="Voltage Support 3.3V" mask="0x1000000" values="CA0R__V33VSUP"/>
          <bitfield name="V30VSUP" caption="Voltage Support 3.0V" mask="0x2000000" values="CA0R__V30VSUP"/>
          <bitfield name="V18VSUP" caption="Voltage Support 1.8V" mask="0x4000000" values="CA0R__V18VSUP"/>
          <bitfield name="SB64SUP" caption="64-Bit System Bus Support" mask="0x10000000" values="CA0R__SB64SUP"/>
          <bitfield name="ASINTSUP" caption="Asynchronous Interrupt Support" mask="0x20000000" values="CA0R__ASINTSUP"/>
          <bitfield name="SLTYPE" caption="Slot Type" mask="0xC0000000" values="CA0R__SLTYPE"/>
        </register>
        <register name="CA1R" offset="0x44" rw="RW" size="4" access-size="4" initval="0x00010070" caption="Capabilities 1">
          <bitfield name="SDR50SUP" caption="SDR50 Support" mask="0x1" values="CA1R__SDR50SUP"/>
          <bitfield name="SDR104SUP" caption="SDR104 Support" mask="0x2" values="CA1R__SDR104SUP"/>
          <bitfield name="DDR50SUP" caption="DDR50 Support" mask="0x4" values="CA1R__DDR50SUP"/>
          <bitfield name="DRVASUP" caption="Driver Type A Support" mask="0x10" values="CA1R__DRVASUP"/>
          <bitfield name="DRVCSUP" caption="Driver Type C Support" mask="0x20" values="CA1R__DRVCSUP"/>
          <bitfield name="DRVDSUP" caption="Driver Type D Support" mask="0x40" values="CA1R__DRVDSUP"/>
          <bitfield name="TCNTRT" caption="Timer Count for Re-Tuning" mask="0xF00" values="CA1R__TCNTRT"/>
          <bitfield name="TSDR50" caption="Use Tuning for SDR50" mask="0x2000" values="CA1R__TSDR50"/>
          <bitfield name="CLKMULT" caption="Clock Multiplier" mask="0xFF0000" values="CA1R__CLKMULT"/>
        </register>
        <register name="MCCAR" offset="0x48" rw="R" size="4" access-size="4" initval="0x00000000" caption="Maximum Current Capabilities">
          <bitfield name="MAXCUR33V" caption="Maximum Current for 3.3V" mask="0xFF" values="MCCAR__MAXCUR33V"/>
          <bitfield name="MAXCUR30V" caption="Maximum Current for 3.0V" mask="0xFF00" values="MCCAR__MAXCUR30V"/>
          <bitfield name="MAXCUR18V" caption="Maximum Current for 1.8V" mask="0xFF0000" values="MCCAR__MAXCUR18V"/>
        </register>
        <register name="FERACES" offset="0x50" rw="W" size="2" access-size="2" initval="0x0000" caption="Force Event for Auto CMD Error Status">
          <bitfield name="ACMD12NE" caption="Force Event for Auto CMD12 Not Executed" mask="0x1" values="FERACES__ACMD12NE"/>
          <bitfield name="ACMDTEO" caption="Force Event for Auto CMD Timeout Error" mask="0x2" values="FERACES__ACMDTEO"/>
          <bitfield name="ACMDCRC" caption="Force Event for Auto CMD CRC Error" mask="0x4" values="FERACES__ACMDCRC"/>
          <bitfield name="ACMDEND" caption="Force Event for Auto CMD End Bit Error" mask="0x8" values="FERACES__ACMDEND"/>
          <bitfield name="ACMDIDX" caption="Force Event for Auto CMD Index Error" mask="0x10" values="FERACES__ACMDIDX"/>
          <bitfield name="CMDNI" caption="Force Event for Command Not Issued By Auto CMD12 Error" mask="0x80" values="FERACES__CMDNI"/>
        </register>
        <register name="FEREIS" offset="0x52" rw="W" size="2" access-size="2" initval="0x0000" caption="Force Event for Error Interrupt Status">
          <bitfield name="CMDTEO" caption="Force Event for Command Timeout Error" mask="0x1" values="FEREIS__CMDTEO"/>
          <bitfield name="CMDCRC" caption="Force Event for Command CRC Error" mask="0x2" values="FEREIS__CMDCRC"/>
          <bitfield name="CMDEND" caption="Force Event for Command End Bit Error" mask="0x4" values="FEREIS__CMDEND"/>
          <bitfield name="CMDIDX" caption="Force Event for Command Index Error" mask="0x8" values="FEREIS__CMDIDX"/>
          <bitfield name="DATTEO" caption="Force Event for Data Timeout Error" mask="0x10" values="FEREIS__DATTEO"/>
          <bitfield name="DATCRC" caption="Force Event for Data CRC Error" mask="0x20" values="FEREIS__DATCRC"/>
          <bitfield name="DATEND" caption="Force Event for Data End Bit Error" mask="0x40" values="FEREIS__DATEND"/>
          <bitfield name="CURLIM" caption="Force Event for Current Limit Error" mask="0x80" values="FEREIS__CURLIM"/>
          <bitfield name="ACMD" caption="Force Event for Auto CMD Error" mask="0x100" values="FEREIS__ACMD"/>
          <bitfield name="ADMA" caption="Force Event for ADMA Error" mask="0x200" values="FEREIS__ADMA"/>
          <bitfield name="BOOTAE" caption="Force Event for Boot Acknowledge Error" mask="0x1000" values="FEREIS__BOOTAE"/>
        </register>
        <register name="AESR" offset="0x54" rw="R" size="1" access-size="1" initval="0x00" caption="ADMA Error Status">
          <bitfield name="ERRST" caption="ADMA Error State" mask="0x3" values="AESR__ERRST"/>
          <bitfield name="LMIS" caption="ADMA Length Mismatch Error" mask="0x4" values="AESR__LMIS"/>
        </register>
        <register name="ASAR" offset="0x58" rw="RW" size="4" access-size="4" initval="0x00000000" caption="ADMA System Address n">
          <bitfield name="ADMASA" caption="ADMA System Address" mask="0xFFFFFFFF"/>
        </register>
        <register name="PVR" offset="0x60" rw="RW" size="2" access-size="2" count="3" initval="0x0000" caption="Preset Value n">
          <bitfield name="SDCLKFSEL" caption="SDCLK Frequency Select Value for Initialization" mask="0x3FF"/>
          <bitfield name="CLKGSEL" caption="Clock Generator Select Value for Initialization" mask="0x400" values="PVR__CLKGSEL"/>
          <bitfield name="DRVSEL" caption="Driver Strength Select Value for Initialization" mask="0xC000" values="PVR__DRVSEL"/>
        </register>
        <register name="SISR" offset="0xFC" rw="R" size="2" access-size="2" initval="0x0000" caption="Slot Interrupt Status">
          <bitfield name="INTSSL" caption="Interrupt Signal for Each Slot" mask="0x3"/>
        </register>
        <register name="HCVR" offset="0xFE" rw="R" size="2" access-size="2" initval="0x2002" caption="Host Controller Version">
          <bitfield name="SVER" caption="Spec Version" mask="0xFF"/>
          <bitfield name="VVER" caption="Vendor Version" mask="0xFF00"/>
        </register>
        <register name="MC1R" offset="0x204" rw="RW" size="1" access-size="1" initval="0x00" caption="e.MMC Control 1">
          <bitfield name="CMDTYP" caption="e.MMC Command Type" mask="0x3" values="MC1R__CMDTYP"/>
          <bitfield name="DDR" caption="e.MMC HSDDR Mode" mask="0x8"/>
          <bitfield name="OPD" caption="e.MMC Open Drain Mode" mask="0x10"/>
          <bitfield name="BOOTA" caption="e.MMC Boot Acknowledge Enable" mask="0x20"/>
          <bitfield name="RSTN" caption="e.MMC Reset Signal" mask="0x40"/>
          <bitfield name="FCD" caption="e.MMC Force Card Detect" mask="0x80"/>
        </register>
        <register name="MC2R" offset="0x205" rw="W" size="1" access-size="1" initval="0x00" caption="e.MMC Control 2">
          <bitfield name="SRESP" caption="e.MMC Abort Wait IRQ" mask="0x1"/>
          <bitfield name="ABOOT" caption="e.MMC Abort Boot" mask="0x2"/>
        </register>
        <register name="DEBR" offset="0x207" rw="RW" size="1" access-size="1" initval="0x03" caption="Debounce Register">
          <bitfield name="CDDVAL" caption="Card Detect Debounce Value" mask="0x3" values="DEBR__CDDVAL"/>
        </register>
        <register name="ACR" offset="0x208" rw="RW" size="4" access-size="4" initval="0x00000000" caption="AHB Control">
          <bitfield name="BMAX" caption="AHB Maximum Burst" mask="0x3" values="ACR__BMAX"/>
        </register>
        <register name="CC2R" offset="0x20C" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Clock Control 2">
          <bitfield name="FSDCLKD" caption="Force SDCK Disabled" mask="0x1" values="CC2R__FSDCLKD"/>
        </register>
        <register name="CACR" offset="0x230" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Capabilities Control">
          <bitfield name="CAPWREN" caption="Capabilities Registers Write Enable (Required to write the correct frequencies in the Capabilities Registers)" mask="0x1"/>
          <bitfield name="KEY" caption="Key (0x46)" mask="0xFF00"/>
        </register>
        <register name="DBGR" offset="0x234" rw="RW" size="4" access-size="4" initval="0x00000002" caption="Debug">
          <bitfield name="NIDBG" caption="Non-intrusive debug enable" mask="0x1" values="DBGR__NIDBG"/>
        </register>
      </register-group>
      <value-group name="BSR__BOUNDARY">
        <value name="4K" caption="4k bytes" value="0"/>
        <value name="8K" caption="8k bytes" value="1"/>
        <value name="16K" caption="16k bytes" value="2"/>
        <value name="32K" caption="32k bytes" value="3"/>
        <value name="64K" caption="64k bytes" value="4"/>
        <value name="128K" caption="128k bytes" value="5"/>
        <value name="256K" caption="256k bytes" value="6"/>
        <value name="512K" caption="512k bytes" value="7"/>
      </value-group>
      <value-group name="TMR__DMAEN">
        <value name="DISABLE" caption="No data transfer or Non DMA data transfer" value="0"/>
        <value name="ENABLE" caption="DMA data transfer" value="1"/>
      </value-group>
      <value-group name="TMR__BCEN">
        <value name="DISABLE" caption="Disable" value="0"/>
        <value name="ENABLE" caption="Enable" value="1"/>
      </value-group>
      <value-group name="TMR__ACMDEN">
        <value name="DISABLED" caption="Auto Command Disabled" value="0"/>
        <value name="CMD12" caption="Auto CMD12 Enable" value="1"/>
        <value name="CMD23" caption="Auto CMD23 Enable" value="2"/>
      </value-group>
      <value-group name="TMR__DTDSEL">
        <value name="WRITE" caption="Write (Host to Card)" value="0"/>
        <value name="READ" caption="Read (Card to Host)" value="1"/>
      </value-group>
      <value-group name="TMR__MSBSEL">
        <value name="SINGLE" caption="Single Block" value="0"/>
        <value name="MULTIPLE" caption="Multiple Block" value="1"/>
      </value-group>
      <value-group name="CR__RESPTYP">
        <value name="NONE" caption="No response" value="0"/>
        <value name="136_BIT" caption="136-bit response" value="1"/>
        <value name="48_BIT" caption="48-bit response" value="2"/>
        <value name="48_BIT_BUSY" caption="48-bit response check busy after response" value="3"/>
      </value-group>
      <value-group name="CR__CMDCCEN">
        <value name="DISABLE" caption="Disable" value="0"/>
        <value name="ENABLE" caption="Enable" value="1"/>
      </value-group>
      <value-group name="CR__CMDICEN">
        <value name="DISABLE" caption="Disable" value="0"/>
        <value name="ENABLE" caption="Enable" value="1"/>
      </value-group>
      <value-group name="CR__DPSEL">
        <value name="NO_DATA" caption="No Data Present" value="0"/>
        <value name="DATA" caption="Data Present" value="1"/>
      </value-group>
      <value-group name="CR__CMDTYP">
        <value name="NORMAL" caption="Other commands" value="0"/>
        <value name="SUSPEND" caption="CMD52 for writing Bus Suspend in CCCR" value="1"/>
        <value name="RESUME" caption="CMD52 for writing Function Select in CCCR" value="2"/>
        <value name="ABORT" caption="CMD12, CMD52 for writing I/O Abort in CCCR" value="3"/>
      </value-group>
      <value-group name="PSR__CMDINHC">
        <value name="CAN" caption="Can issue command using only CMD line" value="0"/>
        <value name="CANNOT" caption="Cannot issue command" value="1"/>
      </value-group>
      <value-group name="PSR__CMDINHD">
        <value name="CAN" caption="Can issue command which uses the DAT line" value="0"/>
        <value name="CANNOT" caption="Cannot issue command which uses the DAT line" value="1"/>
      </value-group>
      <value-group name="PSR__DLACT">
        <value name="INACTIVE" caption="DAT Line Inactive" value="0"/>
        <value name="ACTIVE" caption="DAT Line Active" value="1"/>
      </value-group>
      <value-group name="PSR__RTREQ">
        <value name="OK" caption="Fixed or well-tuned sampling clock" value="0"/>
        <value name="REQUIRED" caption="Sampling clock needs re-tuning" value="1"/>
      </value-group>
      <value-group name="PSR__WTACT">
        <value name="NO" caption="No valid data" value="0"/>
        <value name="YES" caption="Transferring data" value="1"/>
      </value-group>
      <value-group name="PSR__RTACT">
        <value name="NO" caption="No valid data" value="0"/>
        <value name="YES" caption="Transferring data" value="1"/>
      </value-group>
      <value-group name="PSR__BUFWREN">
        <value name="DISABLE" caption="Write disable" value="0"/>
        <value name="ENABLE" caption="Write enable" value="1"/>
      </value-group>
      <value-group name="PSR__BUFRDEN">
        <value name="DISABLE" caption="Read disable" value="0"/>
        <value name="ENABLE" caption="Read enable" value="1"/>
      </value-group>
      <value-group name="PSR__CARDINS">
        <value name="NO" caption="Reset or Debouncing or No Card" value="0"/>
        <value name="YES" caption="Card inserted" value="1"/>
      </value-group>
      <value-group name="PSR__CARDSS">
        <value name="NO" caption="Reset or Debouncing" value="0"/>
        <value name="YES" caption="No Card or Insered" value="1"/>
      </value-group>
      <value-group name="PSR__CARDDPL">
        <value name="NO" caption="No card present (SDCD#=1)" value="0"/>
        <value name="YES" caption="Card present (SDCD#=0)" value="1"/>
      </value-group>
      <value-group name="PSR__WRPPL">
        <value name="PROTECTED" caption="Write protected (SDWP#=0)" value="0"/>
        <value name="ENABLED" caption="Write enabled (SDWP#=1)" value="1"/>
      </value-group>
      <value-group name="HC1R__LEDCTRL">
        <value name="OFF" caption="LED off" value="0"/>
        <value name="ON" caption="LED on" value="1"/>
      </value-group>
      <value-group name="HC1R__DW">
        <value name="1BIT" caption="1-bit mode" value="0"/>
        <value name="4BIT" caption="4-bit mode" value="1"/>
      </value-group>
      <value-group name="HC1R__HSEN">
        <value name="NORMAL" caption="Normal Speed mode" value="0"/>
        <value name="HIGH" caption="High Speed mode" value="1"/>
      </value-group>
      <value-group name="HC1R__DMASEL">
        <value name="SDMA" caption="SDMA is selected" value="0"/>
        <value name="32BIT" caption="32-bit Address ADMA2 is selected" value="2"/>
      </value-group>
      <value-group name="HC1R__CARDDTL">
        <value name="NO" caption="No Card" value="0"/>
        <value name="YES" caption="Card Inserted" value="1"/>
      </value-group>
      <value-group name="HC1R__CARDDSEL">
        <value name="NORMAL" caption="SDCD# is selected (for normal use)" value="0"/>
        <value name="TEST" caption="The Card Select Test Level is selected (for test purpose)" value="1"/>
      </value-group>
      <value-group name="PCR__SDBPWR">
        <value name="OFF" caption="Power off" value="0"/>
        <value name="ON" caption="Power on" value="1"/>
      </value-group>
      <value-group name="PCR__SDBVSEL">
        <value name="1V8" caption="1.8V (Typ.)" value="5"/>
        <value name="3V0" caption="3.0V (Typ.)" value="6"/>
        <value name="3V3" caption="3.3V (Typ.)" value="7"/>
      </value-group>
      <value-group name="BGCR__STPBGR">
        <value name="TRANSFER" caption="Transfer" value="0"/>
        <value name="STOP" caption="Stop" value="1"/>
      </value-group>
      <value-group name="BGCR__CONTR">
        <value name="GO_ON" caption="Not affected" value="0"/>
        <value name="RESTART" caption="Restart" value="1"/>
      </value-group>
      <value-group name="BGCR__RWCTRL">
        <value name="DISABLE" caption="Disable Read Wait Control" value="0"/>
        <value name="ENABLE" caption="Enable Read Wait Control" value="1"/>
      </value-group>
      <value-group name="BGCR__INTBG">
        <value name="DISABLED" caption="Disabled" value="0"/>
        <value name="ENABLED" caption="Enabled" value="1"/>
      </value-group>
      <value-group name="WCR__WKENCINT">
        <value name="DISABLE" caption="Disable" value="0"/>
        <value name="ENABLE" caption="Enable" value="1"/>
      </value-group>
      <value-group name="WCR__WKENCINS">
        <value name="DISABLE" caption="Disable" value="0"/>
        <value name="ENABLE" caption="Enable" value="1"/>
      </value-group>
      <value-group name="WCR__WKENCREM">
        <value name="DISABLE" caption="Disable" value="0"/>
        <value name="ENABLE" caption="Enable" value="1"/>
      </value-group>
      <value-group name="CCR__INTCLKEN">
        <value name="OFF" caption="Stop" value="0"/>
        <value name="ON" caption="Oscillate" value="1"/>
      </value-group>
      <value-group name="CCR__INTCLKS">
        <value name="NOT_READY" caption="Not Ready" value="0"/>
        <value name="READY" caption="Ready" value="1"/>
      </value-group>
      <value-group name="CCR__SDCLKEN">
        <value name="DISABLE" caption="Disable" value="0"/>
        <value name="ENABLE" caption="Enable" value="1"/>
      </value-group>
      <value-group name="CCR__CLKGSEL">
        <value name="DIV" caption="Divided Clock Mode" value="0"/>
        <value name="PROG" caption="Programmable Clock Mode" value="1"/>
      </value-group>
      <value-group name="SRR__SWRSTALL">
        <value name="WORK" caption="Work" value="0"/>
        <value name="RESET" caption="Reset" value="1"/>
      </value-group>
      <value-group name="SRR__SWRSTCMD">
        <value name="WORK" caption="Work" value="0"/>
        <value name="RESET" caption="Reset" value="1"/>
      </value-group>
      <value-group name="SRR__SWRSTDAT">
        <value name="WORK" caption="Work" value="0"/>
        <value name="RESET" caption="Reset" value="1"/>
      </value-group>
      <value-group name="NISTR__CMDC">
        <value name="NO" caption="No command complete" value="0"/>
        <value name="YES" caption="Command complete" value="1"/>
      </value-group>
      <value-group name="NISTR__TRFC">
        <value name="NO" caption="Not complete" value="0"/>
        <value name="YES" caption="Command execution is completed" value="1"/>
      </value-group>
      <value-group name="NISTR__BLKGE">
        <value name="NO" caption="No Block Gap Event" value="0"/>
        <value name="STOP" caption="Transaction stopped at block gap" value="1"/>
      </value-group>
      <value-group name="NISTR__DMAINT">
        <value name="NO" caption="No DMA Interrupt" value="0"/>
        <value name="YES" caption="DMA Interrupt is generated" value="1"/>
      </value-group>
      <value-group name="NISTR__BWRRDY">
        <value name="NO" caption="Not ready to write buffer" value="0"/>
        <value name="YES" caption="Ready to write buffer" value="1"/>
      </value-group>
      <value-group name="NISTR__BRDRDY">
        <value name="NO" caption="Not ready to read buffer" value="0"/>
        <value name="YES" caption="Ready to read buffer" value="1"/>
      </value-group>
      <value-group name="NISTR__CINS">
        <value name="NO" caption="Card state stable or Debouncing" value="0"/>
        <value name="YES" caption="Card inserted" value="1"/>
      </value-group>
      <value-group name="NISTR__CREM">
        <value name="NO" caption="Card state stable or Debouncing" value="0"/>
        <value name="YES" caption="Card Removed" value="1"/>
      </value-group>
      <value-group name="NISTR__CINT">
        <value name="NO" caption="No Card Interrupt" value="0"/>
        <value name="YES" caption="Generate Card Interrupt" value="1"/>
      </value-group>
      <value-group name="NISTR__ERRINT">
        <value name="NO" caption="No Error" value="0"/>
        <value name="YES" caption="Error" value="1"/>
      </value-group>
      <value-group name="EISTR__CMDTEO">
        <value name="NO" caption="No Error" value="0"/>
        <value name="YES" caption="Timeout" value="1"/>
      </value-group>
      <value-group name="EISTR__CMDCRC">
        <value name="NO" caption="No Error" value="0"/>
        <value name="YES" caption="CRC Error Generated" value="1"/>
      </value-group>
      <value-group name="EISTR__CMDEND">
        <value name="NO" caption="No error" value="0"/>
        <value name="YES" caption="End Bit Error Generated" value="1"/>
      </value-group>
      <value-group name="EISTR__CMDIDX">
        <value name="NO" caption="No Error" value="0"/>
        <value name="YES" caption="Error" value="1"/>
      </value-group>
      <value-group name="EISTR__DATTEO">
        <value name="NO" caption="No Error" value="0"/>
        <value name="YES" caption="Timeout" value="1"/>
      </value-group>
      <value-group name="EISTR__DATCRC">
        <value name="NO" caption="No Error" value="0"/>
        <value name="YES" caption="Error" value="1"/>
      </value-group>
      <value-group name="EISTR__DATEND">
        <value name="NO" caption="No Error" value="0"/>
        <value name="YES" caption="Error" value="1"/>
      </value-group>
      <value-group name="EISTR__CURLIM">
        <value name="NO" caption="No Error" value="0"/>
        <value name="YES" caption="Power Fail" value="1"/>
      </value-group>
      <value-group name="EISTR__ACMD">
        <value name="NO" caption="No Error" value="0"/>
        <value name="YES" caption="Error" value="1"/>
      </value-group>
      <value-group name="EISTR__ADMA">
        <value name="NO" caption="No Error" value="0"/>
        <value name="YES" caption="Error" value="1"/>
      </value-group>
      <value-group name="EISTR__BOOTAE">
        <value name="0" caption="FIFO contains at least one byte" value="0"/>
        <value name="1" caption="FIFO is empty" value="1"/>
      </value-group>
      <value-group name="NISTER__CMDC">
        <value name="MASKED" caption="Masked" value="0"/>
        <value name="ENABLED" caption="Enabled" value="1"/>
      </value-group>
      <value-group name="NISTER__TRFC">
        <value name="MASKED" caption="Masked" value="0"/>
        <value name="ENABLED" caption="Enabled" value="1"/>
      </value-group>
      <value-group name="NISTER__BLKGE">
        <value name="MASKED" caption="Masked" value="0"/>
        <value name="ENABLED" caption="Enabled" value="1"/>
      </value-group>
      <value-group name="NISTER__DMAINT">
        <value name="MASKED" caption="Masked" value="0"/>
        <value name="ENABLED" caption="Enabled" value="1"/>
      </value-group>
      <value-group name="NISTER__BWRRDY">
        <value name="MASKED" caption="Masked" value="0"/>
        <value name="ENABLED" caption="Enabled" value="1"/>
      </value-group>
      <value-group name="NISTER__BRDRDY">
        <value name="MASKED" caption="Masked" value="0"/>
        <value name="ENABLED" caption="Enabled" value="1"/>
      </value-group>
      <value-group name="NISTER__CINS">
        <value name="MASKED" caption="Masked" value="0"/>
        <value name="ENABLED" caption="Enabled" value="1"/>
      </value-group>
      <value-group name="NISTER__CREM">
        <value name="MASKED" caption="Masked" value="0"/>
        <value name="ENABLED" caption="Enabled" value="1"/>
      </value-group>
      <value-group name="NISTER__CINT">
        <value name="MASKED" caption="Masked" value="0"/>
        <value name="ENABLED" caption="Enabled" value="1"/>
      </value-group>
      <value-group name="EISTER__CMDTEO">
        <value name="MASKED" caption="Masked" value="0"/>
        <value name="ENABLED" caption="Enabled" value="1"/>
      </value-group>
      <value-group name="EISTER__CMDCRC">
        <value name="MASKED" caption="Masked" value="0"/>
        <value name="ENABLED" caption="Enabled" value="1"/>
      </value-group>
      <value-group name="EISTER__CMDEND">
        <value name="MASKED" caption="Masked" value="0"/>
        <value name="ENABLED" caption="Enabled" value="1"/>
      </value-group>
      <value-group name="EISTER__CMDIDX">
        <value name="MASKED" caption="Masked" value="0"/>
        <value name="ENABLED" caption="Enabled" value="1"/>
      </value-group>
      <value-group name="EISTER__DATTEO">
        <value name="MASKED" caption="Masked" value="0"/>
        <value name="ENABLED" caption="Enabled" value="1"/>
      </value-group>
      <value-group name="EISTER__DATCRC">
        <value name="MASKED" caption="Masked" value="0"/>
        <value name="ENABLED" caption="Enabled" value="1"/>
      </value-group>
      <value-group name="EISTER__DATEND">
        <value name="MASKED" caption="Masked" value="0"/>
        <value name="ENABLED" caption="Enabled" value="1"/>
      </value-group>
      <value-group name="EISTER__CURLIM">
        <value name="MASKED" caption="Masked" value="0"/>
        <value name="ENABLED" caption="Enabled" value="1"/>
      </value-group>
      <value-group name="EISTER__ACMD">
        <value name="MASKED" caption="Masked" value="0"/>
        <value name="ENABLED" caption="Enabled" value="1"/>
      </value-group>
      <value-group name="EISTER__ADMA">
        <value name="MASKED" caption="Masked" value="0"/>
        <value name="ENABLED" caption="Enabled" value="1"/>
      </value-group>
      <value-group name="NISIER__CMDC">
        <value name="MASKED" caption="Masked" value="0"/>
        <value name="ENABLED" caption="Enabled" value="1"/>
      </value-group>
      <value-group name="NISIER__TRFC">
        <value name="MASKED" caption="Masked" value="0"/>
        <value name="ENABLED" caption="Enabled" value="1"/>
      </value-group>
      <value-group name="NISIER__BLKGE">
        <value name="MASKED" caption="Masked" value="0"/>
        <value name="ENABLED" caption="Enabled" value="1"/>
      </value-group>
      <value-group name="NISIER__DMAINT">
        <value name="MASKED" caption="Masked" value="0"/>
        <value name="ENABLED" caption="Enabled" value="1"/>
      </value-group>
      <value-group name="NISIER__BWRRDY">
        <value name="MASKED" caption="Masked" value="0"/>
        <value name="ENABLED" caption="Enabled" value="1"/>
      </value-group>
      <value-group name="NISIER__BRDRDY">
        <value name="MASKED" caption="Masked" value="0"/>
        <value name="ENABLED" caption="Enabled" value="1"/>
      </value-group>
      <value-group name="NISIER__CINS">
        <value name="MASKED" caption="Masked" value="0"/>
        <value name="ENABLED" caption="Enabled" value="1"/>
      </value-group>
      <value-group name="NISIER__CREM">
        <value name="MASKED" caption="Masked" value="0"/>
        <value name="ENABLED" caption="Enabled" value="1"/>
      </value-group>
      <value-group name="NISIER__CINT">
        <value name="MASKED" caption="Masked" value="0"/>
        <value name="ENABLED" caption="Enabled" value="1"/>
      </value-group>
      <value-group name="EISIER__CMDTEO">
        <value name="MASKED" caption="Masked" value="0"/>
        <value name="ENABLED" caption="Enabled" value="1"/>
      </value-group>
      <value-group name="EISIER__CMDCRC">
        <value name="MASKED" caption="Masked" value="0"/>
        <value name="ENABLED" caption="Enabled" value="1"/>
      </value-group>
      <value-group name="EISIER__CMDEND">
        <value name="MASKED" caption="Masked" value="0"/>
        <value name="ENABLED" caption="Enabled" value="1"/>
      </value-group>
      <value-group name="EISIER__CMDIDX">
        <value name="MASKED" caption="Masked" value="0"/>
        <value name="ENABLED" caption="Enabled" value="1"/>
      </value-group>
      <value-group name="EISIER__DATTEO">
        <value name="MASKED" caption="Masked" value="0"/>
        <value name="ENABLED" caption="Enabled" value="1"/>
      </value-group>
      <value-group name="EISIER__DATCRC">
        <value name="MASKED" caption="Masked" value="0"/>
        <value name="ENABLED" caption="Enabled" value="1"/>
      </value-group>
      <value-group name="EISIER__DATEND">
        <value name="MASKED" caption="Masked" value="0"/>
        <value name="ENABLED" caption="Enabled" value="1"/>
      </value-group>
      <value-group name="EISIER__CURLIM">
        <value name="MASKED" caption="Masked" value="0"/>
        <value name="ENABLED" caption="Enabled" value="1"/>
      </value-group>
      <value-group name="EISIER__ACMD">
        <value name="MASKED" caption="Masked" value="0"/>
        <value name="ENABLED" caption="Enabled" value="1"/>
      </value-group>
      <value-group name="EISIER__ADMA">
        <value name="MASKED" caption="Masked" value="0"/>
        <value name="ENABLED" caption="Enabled" value="1"/>
      </value-group>
      <value-group name="ACESR__ACMD12NE">
        <value name="EXEC" caption="Executed" value="0"/>
        <value name="NOT_EXEC" caption="Not executed" value="1"/>
      </value-group>
      <value-group name="ACESR__ACMDTEO">
        <value name="NO" caption="No error" value="0"/>
        <value name="YES" caption="Timeout" value="1"/>
      </value-group>
      <value-group name="ACESR__ACMDCRC">
        <value name="NO" caption="No error" value="0"/>
        <value name="YES" caption="CRC Error Generated" value="1"/>
      </value-group>
      <value-group name="ACESR__ACMDEND">
        <value name="NO" caption="No error" value="0"/>
        <value name="YES" caption="End Bit Error Generated" value="1"/>
      </value-group>
      <value-group name="ACESR__ACMDIDX">
        <value name="NO" caption="No error" value="0"/>
        <value name="YES" caption="Error" value="1"/>
      </value-group>
      <value-group name="ACESR__CMDNI">
        <value name="OK" caption="No error" value="0"/>
        <value name="NOT_ISSUED" caption="Not Issued" value="1"/>
      </value-group>
      <value-group name="HC2R__UHSMS">
        <value name="SDR12" caption="SDR12" value="0"/>
        <value name="SDR25" caption="SDR25" value="1"/>
        <value name="SDR50" caption="SDR50" value="2"/>
        <value name="SDR104" caption="SDR104" value="3"/>
        <value name="DDR50" caption="DDR50" value="4"/>
      </value-group>
      <value-group name="HC2R__VS18EN">
        <value name="S33V" caption="3.3V Signaling" value="0"/>
        <value name="S18V" caption="1.8V Signaling" value="1"/>
      </value-group>
      <value-group name="HC2R__HS200EN">
        <value name="SDR12" caption="SDR12" value="0"/>
        <value name="SDR25" caption="SDR25" value="1"/>
        <value name="SDR50" caption="SDR50" value="2"/>
        <value name="SDR104" caption="SDR104" value="3"/>
        <value name="DDR50" caption="DDR50" value="4"/>
      </value-group>
      <value-group name="HC2R__DRVSEL">
        <value name="B" caption="Driver Type B is Selected (Default)" value="0"/>
        <value name="A" caption="Driver Type A is Selected" value="1"/>
        <value name="C" caption="Driver Type C is Selected" value="2"/>
        <value name="D" caption="Driver Type D is Selected" value="3"/>
      </value-group>
      <value-group name="HC2R__EXTUN">
        <value name="NO" caption="Not Tuned or Tuning Completed" value="0"/>
        <value name="REQUESTED" caption="Execute Tuning" value="1"/>
      </value-group>
      <value-group name="HC2R__SLCKSEL">
        <value name="FIXED" caption="Fixed clock is used to sample data" value="0"/>
        <value name="TUNED" caption="Tuned clock is used to sample data" value="1"/>
      </value-group>
      <value-group name="HC2R__ASINTEN">
        <value name="DISABLED" caption="Disabled" value="0"/>
        <value name="ENABLED" caption="Enabled" value="1"/>
      </value-group>
      <value-group name="HC2R__PVALEN">
        <value name="HOST" caption="SDCLK and Driver Strength are controlled by Host Controller" value="0"/>
        <value name="AUTO" caption="Automatic Selection by Preset Value is Enabled" value="1"/>
      </value-group>
      <value-group name="CA0R__TEOCLKF">
        <value name="OTHER" caption="Get information via another method" value="0"/>
      </value-group>
      <value-group name="CA0R__TEOCLKU">
        <value name="KHZ" caption="KHz" value="0"/>
        <value name="MHZ" caption="MHz" value="1"/>
      </value-group>
      <value-group name="CA0R__BASECLKF">
        <value name="OTHER" caption="Get information via another method" value="0"/>
      </value-group>
      <value-group name="CA0R__MAXBLKL">
        <value name="512" caption="512 bytes" value="0"/>
        <value name="1024" caption="1024 bytes" value="1"/>
        <value name="2048" caption="2048 bytes" value="2"/>
      </value-group>
      <value-group name="CA0R__ED8SUP">
        <value name="NO" caption="8-bit Bus Width not Supported" value="0"/>
        <value name="YES" caption="8-bit Bus Width Supported" value="1"/>
      </value-group>
      <value-group name="CA0R__ADMA2SUP">
        <value name="NO" caption="ADMA2 not Supported" value="0"/>
        <value name="YES" caption="ADMA2 Supported" value="1"/>
      </value-group>
      <value-group name="CA0R__HSSUP">
        <value name="NO" caption="High Speed not Supported" value="0"/>
        <value name="YES" caption="High Speed Supported" value="1"/>
      </value-group>
      <value-group name="CA0R__SDMASUP">
        <value name="NO" caption="SDMA not Supported" value="0"/>
        <value name="YES" caption="SDMA Supported" value="1"/>
      </value-group>
      <value-group name="CA0R__SRSUP">
        <value name="NO" caption="Suspend/Resume not Supported" value="0"/>
        <value name="YES" caption="Suspend/Resume Supported" value="1"/>
      </value-group>
      <value-group name="CA0R__V33VSUP">
        <value name="NO" caption="3.3V Not Supported" value="0"/>
        <value name="YES" caption="3.3V Supported" value="1"/>
      </value-group>
      <value-group name="CA0R__V30VSUP">
        <value name="NO" caption="3.0V Not Supported" value="0"/>
        <value name="YES" caption="3.0V Supported" value="1"/>
      </value-group>
      <value-group name="CA0R__V18VSUP">
        <value name="NO" caption="1.8V Not Supported" value="0"/>
        <value name="YES" caption="1.8V Supported" value="1"/>
      </value-group>
      <value-group name="CA0R__SB64SUP">
        <value name="NO" caption="32-bit Address Descriptors and System Bus" value="0"/>
        <value name="YES" caption="64-bit Address Descriptors and System Bus" value="1"/>
      </value-group>
      <value-group name="CA0R__ASINTSUP">
        <value name="NO" caption="Asynchronous Interrupt not Supported" value="0"/>
        <value name="YES" caption="Asynchronous Interrupt supported" value="1"/>
      </value-group>
      <value-group name="CA0R__SLTYPE">
        <value name="REMOVABLE" caption="Removable Card Slot" value="0"/>
        <value name="EMBEDDED" caption="Embedded Slot for One Device" value="1"/>
      </value-group>
      <value-group name="CA1R__SDR50SUP">
        <value name="NO" caption="SDR50 is Not Supported" value="0"/>
        <value name="YES" caption="SDR50 is Supported" value="1"/>
      </value-group>
      <value-group name="CA1R__SDR104SUP">
        <value name="NO" caption="SDR104 is Not Supported" value="0"/>
        <value name="YES" caption="SDR104 is Supported" value="1"/>
      </value-group>
      <value-group name="CA1R__DDR50SUP">
        <value name="NO" caption="DDR50 is Not Supported" value="0"/>
        <value name="YES" caption="DDR50 is Supported" value="1"/>
      </value-group>
      <value-group name="CA1R__DRVASUP">
        <value name="NO" caption="Driver Type A is Not Supported" value="0"/>
        <value name="YES" caption="Driver Type A is Supported" value="1"/>
      </value-group>
      <value-group name="CA1R__DRVCSUP">
        <value name="NO" caption="Driver Type C is Not Supported" value="0"/>
        <value name="YES" caption="Driver Type C is Supported" value="1"/>
      </value-group>
      <value-group name="CA1R__DRVDSUP">
        <value name="NO" caption="Driver Type D is Not Supported" value="0"/>
        <value name="YES" caption="Driver Type D is Supported" value="1"/>
      </value-group>
      <value-group name="CA1R__TCNTRT">
        <value name="DISABLED" caption="Re-Tuning Timer disabled" value="0"/>
        <value name="1S" caption="1 second" value="1"/>
        <value name="2S" caption="2 seconds" value="2"/>
        <value name="4S" caption="4 seconds" value="3"/>
        <value name="8S" caption="8 seconds" value="4"/>
        <value name="16S" caption="16 seconds" value="5"/>
        <value name="32S" caption="32 seconds" value="6"/>
        <value name="64S" caption="64 seconds" value="7"/>
        <value name="128S" caption="128 seconds" value="8"/>
        <value name="256S" caption="256 seconds" value="9"/>
        <value name="512S" caption="512 seconds" value="10"/>
        <value name="1024S" caption="1024 seconds" value="11"/>
        <value name="OTHER" caption="Get information from other source" value="15"/>
      </value-group>
      <value-group name="CA1R__TSDR50">
        <value name="NO" caption="SDR50 does not require tuning" value="0"/>
        <value name="YES" caption="SDR50 requires tuning" value="1"/>
      </value-group>
      <value-group name="CA1R__CLKMULT">
        <value name="NO" caption="Clock Multiplier is Not Supported" value="0"/>
      </value-group>
      <value-group name="MCCAR__MAXCUR33V">
        <value name="OTHER" caption="Get information via another method" value="0"/>
        <value name="4MA" caption="4mA" value="1"/>
        <value name="8MA" caption="8mA" value="2"/>
        <value name="12MA" caption="12mA" value="3"/>
      </value-group>
      <value-group name="MCCAR__MAXCUR30V">
        <value name="OTHER" caption="Get information via another method" value="0"/>
        <value name="4MA" caption="4mA" value="1"/>
        <value name="8MA" caption="8mA" value="2"/>
        <value name="12MA" caption="12mA" value="3"/>
      </value-group>
      <value-group name="MCCAR__MAXCUR18V">
        <value name="OTHER" caption="Get information via another method" value="0"/>
        <value name="4MA" caption="4mA" value="1"/>
        <value name="8MA" caption="8mA" value="2"/>
        <value name="12MA" caption="12mA" value="3"/>
      </value-group>
      <value-group name="FERACES__ACMD12NE">
        <value name="NO" caption="No Interrupt" value="0"/>
        <value name="YES" caption="Interrupt is generated" value="1"/>
      </value-group>
      <value-group name="FERACES__ACMDTEO">
        <value name="NO" caption="No Interrupt" value="0"/>
        <value name="YES" caption="Interrupt is generated" value="1"/>
      </value-group>
      <value-group name="FERACES__ACMDCRC">
        <value name="NO" caption="No Interrupt" value="0"/>
        <value name="YES" caption="Interrupt is generated" value="1"/>
      </value-group>
      <value-group name="FERACES__ACMDEND">
        <value name="NO" caption="No Interrupt" value="0"/>
        <value name="YES" caption="Interrupt is generated" value="1"/>
      </value-group>
      <value-group name="FERACES__ACMDIDX">
        <value name="NO" caption="No Interrupt" value="0"/>
        <value name="YES" caption="Interrupt is generated" value="1"/>
      </value-group>
      <value-group name="FERACES__CMDNI">
        <value name="NO" caption="No Interrupt" value="0"/>
        <value name="YES" caption="Interrupt is generated" value="1"/>
      </value-group>
      <value-group name="FEREIS__CMDTEO">
        <value name="NO" caption="No Interrupt" value="0"/>
        <value name="YES" caption="Interrupt is generated" value="1"/>
      </value-group>
      <value-group name="FEREIS__CMDCRC">
        <value name="NO" caption="No Interrupt" value="0"/>
        <value name="YES" caption="Interrupt is generated" value="1"/>
      </value-group>
      <value-group name="FEREIS__CMDEND">
        <value name="NO" caption="No Interrupt" value="0"/>
        <value name="YES" caption="Interrupt is generated" value="1"/>
      </value-group>
      <value-group name="FEREIS__CMDIDX">
        <value name="NO" caption="No Interrupt" value="0"/>
        <value name="YES" caption="Interrupt is generated" value="1"/>
      </value-group>
      <value-group name="FEREIS__DATTEO">
        <value name="NO" caption="No Interrupt" value="0"/>
        <value name="YES" caption="Interrupt is generated" value="1"/>
      </value-group>
      <value-group name="FEREIS__DATCRC">
        <value name="NO" caption="No Interrupt" value="0"/>
        <value name="YES" caption="Interrupt is generated" value="1"/>
      </value-group>
      <value-group name="FEREIS__DATEND">
        <value name="NO" caption="No Interrupt" value="0"/>
        <value name="YES" caption="Interrupt is generated" value="1"/>
      </value-group>
      <value-group name="FEREIS__CURLIM">
        <value name="NO" caption="No Interrupt" value="0"/>
        <value name="YES" caption="Interrupt is generated" value="1"/>
      </value-group>
      <value-group name="FEREIS__ACMD">
        <value name="NO" caption="No Interrupt" value="0"/>
        <value name="YES" caption="Interrupt is generated" value="1"/>
      </value-group>
      <value-group name="FEREIS__ADMA">
        <value name="NO" caption="No Interrupt" value="0"/>
        <value name="YES" caption="Interrupt is generated" value="1"/>
      </value-group>
      <value-group name="FEREIS__BOOTAE">
        <value name="NO" caption="No Interrupt" value="0"/>
        <value name="YES" caption="Interrupt is generated" value="1"/>
      </value-group>
      <value-group name="AESR__ERRST">
        <value name="STOP" caption="ST_STOP (Stop DMA)" value="0"/>
        <value name="FDS" caption="ST_FDS (Fetch Descriptor)" value="1"/>
        <value name="TFR" caption="ST_TFR (Transfer Data)" value="3"/>
      </value-group>
      <value-group name="AESR__LMIS">
        <value name="NO" caption="No Error" value="0"/>
        <value name="YES" caption="Error" value="1"/>
      </value-group>
      <value-group name="PVR__CLKGSEL">
        <value name="DIV" caption="Host Controller Ver2.00 Compatible Clock Generator (Divider)" value="0"/>
        <value name="PROG" caption="Programmable Clock Generator" value="1"/>
      </value-group>
      <value-group name="PVR__DRVSEL">
        <value name="B" caption="Driver Type B is Selected" value="0"/>
        <value name="A" caption="Driver Type A is Selected" value="1"/>
        <value name="C" caption="Driver Type C is Selected" value="2"/>
        <value name="D" caption="Driver Type D is Selected" value="3"/>
      </value-group>
      <value-group name="MC1R__CMDTYP">
        <value name="NORMAL" caption="Not a MMC specific command" value="0"/>
        <value name="WAITIRQ" caption="Wait IRQ Command" value="1"/>
        <value name="STREAM" caption="Stream Command" value="2"/>
        <value name="BOOT" caption="Boot Command" value="3"/>
      </value-group>
      <value-group name="DEBR__CDDVAL">
        <value name="1CYCLE" caption="1 slow clock cycle" value="0x0"/>
        <value name="8CYCLES" caption="8 slow clock cycles" value="0x1"/>
        <value name="33CYCLES" caption="33 slow clock cycle" value="0x2"/>
        <value name="328CYCLES" caption="328 slow clock cycle" value="0x3"/>
      </value-group>
      <value-group name="ACR__BMAX">
        <value name="INCR16" caption="" value="0"/>
        <value name="INCR8" caption="" value="1"/>
        <value name="INCR4" caption="" value="2"/>
        <value name="SINGLE" caption="" value="3"/>
      </value-group>
      <value-group name="CC2R__FSDCLKD">
        <value name="NOEFFECT" caption="No effect" value="0"/>
        <value name="DISABLE" caption="SDCLK can be stopped at any time after DATA transfer.SDCLK enable forcing for 8 SDCLK cycles is disabled" value="1"/>
      </value-group>
      <value-group name="DBGR__NIDBG">
        <value name="IDBG" caption="Debugging is intrusive (reads of BDPR from debugger are considered and increment the internal buffer pointer)" value="0"/>
        <value name="NIDBG" caption="Debugging is not intrusive (reads of BDPR from debugger are discarded and do not increment the internal buffer pointer)" value="1"/>
      </value-group>
    </module>
    <module name="SERCOM" id="03715" name2="com_sercom_u2201_v6" version="6b0" caption="Serial Communication Interface">
      <register-group name="SERCOM" caption="Serial Communication Interface">
        <mode name="I2CM" qualifier="SERCOM.I2CM_CTRLA.MODE" value="5" caption="I2C Master Mode"/>
        <mode name="I2CS" qualifier="SERCOM.I2CS_CTRLA.MODE" value="4" caption="I2C Slave Mode"/>
        <mode name="SPIS" qualifier="SERCOM.SPIS_CTRLA.MODE" mask="6" value="2" caption="SPI Slave Mode"/>
        <mode name="SPIM" qualifier="SERCOM.SPIM_CTRLA.MODE" mask="6" value="3" caption="SPI Master Mode"/>
        <mode name="USART_INT" qualifier="SERCOM.USART_CTRLA.MODE" mask="6" value="0" caption="USART INTERNAL CLOCK Mode"/>
        <register modes="I2CM" name="CTRLA" offset="0x0" rw="RW" size="4" initval="0x00000000" caption="I2CM Control A">
          <bitfield name="SWRST" caption="Software Reset" mask="0x1"/>
          <bitfield name="ENABLE" caption="Enable" mask="0x2"/>
          <bitfield name="MODE" caption="Operating Mode" mask="0x1C" values="SERCOM_I2CM_CTRLA__MODE"/>
          <bitfield name="RUNSTDBY" caption="Run in Standby" mask="0x80"/>
          <bitfield name="FILTSEL" caption="Input Filter Selection" mask="0x300" values="SERCOM_I2CM_CTRLA__FILTSEL"/>
          <bitfield name="SLEWRATE" caption="Slew Rate Selection" mask="0xC00" values="SERCOM_I2CM_CTRLA__SLEWRATE"/>
          <bitfield name="PINOUT" caption="Pin Usage" mask="0x10000"/>
          <bitfield name="SMBUSEN" caption="SMBUS Input Buffer Enable" mask="0x20000"/>
          <bitfield name="SDAHOLD" caption="SDA Hold Time" mask="0x300000" values="SERCOM_I2CM_CTRLA__SDAHOLD"/>
          <bitfield name="MEXTTOEN" caption="Master SCL Low Extend Timeout" mask="0x400000"/>
          <bitfield name="SEXTTOEN" caption="Slave SCL Low Extend Timeout" mask="0x800000"/>
          <bitfield name="SPEED" caption="Transfer Speed" mask="0x3000000" values="SERCOM_I2CM_CTRLA__SPEED"/>
          <bitfield name="SCLSM" caption="SCL Clock Stretch Mode" mask="0x8000000"/>
          <bitfield name="INACTOUT" caption="Inactive Time-Out" mask="0x30000000" values="SERCOM_I2CM_CTRLA__INACTOUT"/>
          <bitfield name="LOWTOUTEN" caption="SCL Low Timeout Enable" mask="0x40000000"/>
        </register>
        <register modes="I2CS" name="CTRLA" offset="0x0" rw="RW" size="4" initval="0x00000000" caption="I2CS Control A">
          <bitfield name="SWRST" caption="Software Reset" mask="0x1"/>
          <bitfield name="ENABLE" caption="Enable" mask="0x2"/>
          <bitfield name="MODE" caption="Operating Mode" mask="0x1C" values="SERCOM_I2CM_CTRLA__MODE"/>
          <bitfield name="RUNSTDBY" caption="Run during Standby" mask="0x80"/>
          <bitfield name="FILTSEL" caption="Input Filter Selection" mask="0x300"/>
          <bitfield name="SLEWRATE" caption="Slew Rate Selection" mask="0xC00" values="SERCOM_I2CS_CTRLA__SLEWRATE"/>
          <bitfield name="PINOUT" caption="Pin Usage" mask="0x10000"/>
          <bitfield name="SMBUSEN" caption="SMBUS Input Buffer Enable" mask="0x20000"/>
          <bitfield name="SDAHOLD" caption="SDA Hold Time" mask="0x300000" values="SERCOM_I2CS_CTRLA__SDAHOLD"/>
          <bitfield name="SEXTTOEN" caption="Slave SCL Low Extend Timeout" mask="0x800000"/>
          <bitfield name="SPEED" caption="Transfer Speed" mask="0x3000000" values="SERCOM_I2CS_CTRLA__SPEED"/>
          <bitfield name="SCLSM" caption="SCL Clock Stretch Mode" mask="0x8000000"/>
          <bitfield name="LOWTOUTEN" caption="SCL Low Timeout Enable" mask="0x40000000"/>
        </register>
        <register modes="SPIM" name="CTRLA" offset="0x0" rw="RW" size="4" initval="0x00000000" caption="SPIM Control A">
          <bitfield name="SWRST" caption="Software Reset" mask="0x1"/>
          <bitfield name="ENABLE" caption="Enable" mask="0x2"/>
          <bitfield name="MODE" caption="Operating Mode" mask="0x1C" values="SERCOM_SPIM_CTRLA__MODE"/>
          <bitfield name="RUNSTDBY" caption="Run during Standby" mask="0x80"/>
          <bitfield name="IBON" caption="Immediate Buffer Overflow Notification" mask="0x100"/>
          <bitfield name="DOPO" caption="Data Out Pinout" mask="0x30000" values="SERCOM_SPIM_CTRLA__DOPO"/>
          <bitfield name="DIPO" caption="Data In Pinout" mask="0x300000" values="SERCOM_SPIM_CTRLA__DIPO"/>
          <bitfield name="FORM" caption="Frame Format" mask="0xF000000" values="SERCOM_SPIM_CTRLA__FORM"/>
          <bitfield name="CPHA" caption="Clock Phase" mask="0x10000000" values="SERCOM_SPIM_CTRLA__CPHA"/>
          <bitfield name="CPOL" caption="Clock Polarity" mask="0x20000000" values="SERCOM_SPIM_CTRLA__CPOL"/>
          <bitfield name="DORD" caption="Data Order" mask="0x40000000" values="SERCOM_SPIM_CTRLA__DORD"/>
        </register>
        <register modes="SPIS" name="CTRLA" offset="0x0" rw="RW" size="4" initval="0x00000000" caption="SPIS Control A">
          <bitfield name="SWRST" caption="Software Reset" mask="0x1"/>
          <bitfield name="ENABLE" caption="Enable" mask="0x2"/>
          <bitfield name="MODE" caption="Operating Mode" mask="0x1C" values="SERCOM_SPIM_CTRLA__MODE"/>
          <bitfield name="RUNSTDBY" caption="Run during Standby" mask="0x80"/>
          <bitfield name="IBON" caption="Immediate Buffer Overflow Notification" mask="0x100"/>
          <bitfield name="DOPO" caption="Data Out Pinout" mask="0x30000" values="SERCOM_SPIM_CTRLA__DOPO"/>
          <bitfield name="DIPO" caption="Data In Pinout" mask="0x300000" values="SERCOM_SPIM_CTRLA__DIPO"/>
          <bitfield name="FORM" caption="Frame Format" mask="0xF000000" values="SERCOM_SPIM_CTRLA__FORM"/>
          <bitfield name="CPHA" caption="Clock Phase" mask="0x10000000" values="SERCOM_SPIM_CTRLA__CPHA"/>
          <bitfield name="CPOL" caption="Clock Polarity" mask="0x20000000" values="SERCOM_SPIM_CTRLA__CPOL"/>
          <bitfield name="DORD" caption="Data Order" mask="0x40000000" values="SERCOM_SPIM_CTRLA__DORD"/>
        </register>
        <register modes="USART_INT" name="CTRLA" offset="0x0" rw="RW" size="4" initval="0x00000000" caption="USART Control A">
          <bitfield name="SWRST" caption="Software Reset" mask="0x1"/>
          <bitfield name="ENABLE" caption="Enable" mask="0x2"/>
          <bitfield name="MODE" caption="Operating Mode" mask="0x1C" values="SERCOM_USART_CTRLA__MODE"/>
          <bitfield name="RUNSTDBY" caption="Run during Standby" mask="0x80"/>
          <bitfield name="IBON" caption="Immediate Buffer Overflow Notification" mask="0x100"/>
          <bitfield name="TXINV" caption="Transmit Data Invert" mask="0x200" values="USART_CTRLA__TXINV"/>
          <bitfield name="RXINV" caption="Receive Data Invert" mask="0x400" values="USART_CTRLA__RXINV"/>
          <bitfield name="SAMPR" caption="Sample" mask="0xE000" values="USART_CTRLA__SAMPR"/>
          <bitfield name="TXPO" caption="Transmit Data Pinout" mask="0x30000" values="SERCOM_USART_CTRLA__TXPO"/>
          <bitfield name="RXPO" caption="Receive Data Pinout" mask="0x300000" values="SERCOM_USART_CTRLA__RXPO"/>
          <bitfield name="SAMPA" caption="Sample Adjustment" mask="0xC00000"/>
          <bitfield name="FORM" caption="Frame Format" mask="0xF000000" values="SERCOM_USART_CTRLA__FORM"/>
          <bitfield name="CMODE" caption="Communication Mode" mask="0x10000000" values="USART_CTRLA__CMODE"/>
          <bitfield name="CPOL" caption="Clock Polarity" mask="0x20000000"/>
          <bitfield name="DORD" caption="Data Order" mask="0x40000000" values="USART_CTRLA__DORD"/>
        </register>
        <register modes="I2CM" name="CTRLB" offset="0x4" rw="RW" access="WSYNC" size="4" initval="0x00000000" caption="I2CM Control B">
          <bitfield name="SMEN" caption="Smart Mode Enable" mask="0x100"/>
          <bitfield name="QCEN" caption="Quick Command Enable" mask="0x200"/>
          <bitfield name="CMD" caption="Command" mask="0x30000"/>
          <bitfield name="ACKACT" caption="Acknowledge Action" mask="0x40000"/>
          <bitfield name="FIFOCLR" caption="FIFO Clear" mask="0xC00000" values="SERCOM_I2CM_CTRLB__FIFOCLR"/>
        </register>
        <register modes="I2CS" name="CTRLB" offset="0x4" rw="RW" access="WSYNC" size="4" initval="0x00000000" caption="I2CS Control B">
          <bitfield name="SMEN" caption="Smart Mode Enable" mask="0x100"/>
          <bitfield name="GCMD" caption="PMBus Group Command" mask="0x200"/>
          <bitfield name="AACKEN" caption="Automatic Address Acknowledge" mask="0x400"/>
          <bitfield name="AMODE" caption="Address Mode" mask="0xC000" values="SERCOM_I2CS_CTRLB__AMODE"/>
          <bitfield name="CMD" caption="Command" mask="0x30000"/>
          <bitfield name="ACKACT" caption="Acknowledge Action" mask="0x40000"/>
          <bitfield name="FIFOCLR" caption="FIFO Clear" mask="0xC00000" values="SERCOM_I2CS_CTRLB__FIFOCLR"/>
        </register>
        <register modes="SPIM" name="CTRLB" offset="0x4" rw="RW" access="WSYNC" size="4" initval="0x00000000" caption="SPIM Control B">
          <bitfield name="CHSIZE" caption="Character Size" mask="0x7" values="SERCOM_SPIM_CTRLB__CHSIZE"/>
          <bitfield name="PLOADEN" caption="Data Preload Enable" mask="0x40"/>
          <bitfield name="SSDE" caption="Slave Select Low Detect Enable" mask="0x200" values="SERCOM_SPIM_CTRLB__SSDE"/>
          <bitfield name="MSSEN" caption="Master Slave Select Enable" mask="0x2000" values="SERCOM_SPIM_CTRLB__MSSEN"/>
          <bitfield name="AMODE" caption="Address Mode" mask="0xC000" values="SERCOM_SPIM_CTRLB__AMODE"/>
          <bitfield name="RXEN" caption="Receiver Enable" mask="0x20000"/>
          <bitfield name="FIFOCLR" caption="FIFO Clear" mask="0xC00000" values="SERCOM_SPIM_CTRLB__FIFOCLR"/>
        </register>
        <register modes="SPIS" name="CTRLB" offset="0x4" rw="RW" access="WSYNC" size="4" initval="0x00000000" caption="SPIS Control B">
          <bitfield name="CHSIZE" caption="Character Size" mask="0x7" values="SERCOM_SPIM_CTRLB__CHSIZE"/>
          <bitfield name="PLOADEN" caption="Data Preload Enable" mask="0x40"/>
          <bitfield name="SSDE" caption="Slave Select Low Detect Enable" mask="0x200"/>
          <bitfield name="MSSEN" caption="Master Slave Select Enable" mask="0x2000"/>
          <bitfield name="AMODE" caption="Address Mode" mask="0xC000" values="SERCOM_SPIM_CTRLB__AMODE"/>
          <bitfield name="RXEN" caption="Receiver Enable" mask="0x20000"/>
          <bitfield name="FIFOCLR" caption="FIFO Clear" mask="0xC00000" values="SERCOM_SPIM_CTRLB__FIFOCLR"/>
        </register>
        <register modes="USART_INT" name="CTRLB" offset="0x4" rw="RW" access="WSYNC" size="4" initval="0x00000000" caption="USART Control B">
          <bitfield name="CHSIZE" caption="Character Size" mask="0x7" values="SERCOM_USART_CTRLB__CHSIZE"/>
          <bitfield name="SBMODE" caption="Stop Bit Mode" mask="0x40" values="SERCOM_USART_CTRLB__SBMODE"/>
          <bitfield name="COLDEN" caption="Collision Detection Enable" mask="0x100"/>
          <bitfield name="SFDE" caption="Start of Frame Detection Enable" mask="0x200"/>
          <bitfield name="ENC" caption="Encoding Format" mask="0x400" values="USART_CTRLB__ENC"/>
          <bitfield name="PMODE" caption="Parity Mode" mask="0x2000" values="USART_CTRLB__PMODE"/>
          <bitfield name="TXEN" caption="Transmitter Enable" mask="0x10000"/>
          <bitfield name="RXEN" caption="Receiver Enable" mask="0x20000"/>
          <bitfield name="FIFOCLR" caption="FIFO Clear" mask="0xC00000" values="USART_CTRLB__FIFOCLR"/>
          <bitfield name="LINCMD" caption="LIN Command" mask="0x3000000" values="USART_CTRLB__LINCMD"/>
        </register>
        <register modes="I2CM" name="CTRLC" offset="0x8" rw="RW" size="4" initval="0x00000000" caption="I2CM Control C">
          <bitfield name="DATA32B" caption="Data 32 Bit" mask="0x1000000"/>
          <bitfield name="FIFOEN" caption="FIFO Enable" mask="0x8000000"/>
          <bitfield name="RXTRHOLD" caption="Receive FIFO Threshold" mask="0x30000000" values="SERCOM_I2CM_CTRLC__RXTRHOLD"/>
          <bitfield name="TXTRHOLD" caption="Transmit FIFO Threshold" mask="0xC0000000" values="SERCOM_I2CM_CTRLC__TXTRHOLD"/>
        </register>
        <register modes="I2CS" name="CTRLC" offset="0x8" rw="RW" size="4" initval="0x00000000" caption="I2CS Control C">
          <bitfield name="SDASETUP" caption="SDA Setup Time" mask="0xF"/>
          <bitfield name="DATA32B" caption="Data 32 Bit" mask="0x1000000"/>
          <bitfield name="FIFOEN" caption="FIFO Enable" mask="0x8000000"/>
          <bitfield name="RXTRHOLD" caption="Receive FIFO Threshold" mask="0x30000000" values="SERCOM_I2CS_CTRLC__RXTRHOLD"/>
          <bitfield name="TXTRHOLD" caption="Transmit FIFO Threshold" mask="0xC0000000" values="SERCOM_I2CS_CTRLC__TXTRHOLD"/>
        </register>
        <register modes="SPIM" name="CTRLC" offset="0x8" rw="RW" size="4" initval="0x00000000" caption="SPIM Control C">
          <bitfield name="ICSPACE" caption="Inter-Character Spacing" mask="0x3F"/>
          <bitfield name="FSES" caption="Frame Synch Edge Select" mask="0x100"/>
          <bitfield name="FSLEN" caption="Frame Synch Length" mask="0x200" values="SERCOM_SPIM_CTRLC__FSLEN"/>
          <bitfield name="FSPOL" caption="Frame Synch Polarity" mask="0x400" values="SERCOM_SPIM_CTRLC__FSPOL"/>
          <bitfield name="IGNTUR" caption="Ignore Transmit Underrun" mask="0x800"/>
          <bitfield name="FRMEN" caption="Frame mode enable" mask="0x10000"/>
          <bitfield name="FMODE" caption="Frame mode" mask="0x20000" values="SERCOM_SPIM_CTRLC__FMODE"/>
          <bitfield name="DATA32B" caption="Data 32 Bit" mask="0x1000000"/>
          <bitfield name="FIFOEN" caption="FIFO Enable" mask="0x8000000"/>
          <bitfield name="RXTRHOLD" caption="Receive FIFO Threshold" mask="0x30000000" values="SERCOM_SPIM_CTRLC__RXTRHOLD"/>
          <bitfield name="TXTRHOLD" caption="Transmit FIFO Threshold" mask="0xC0000000" values="SERCOM_SPIM_CTRLC__TXTRHOLD"/>
        </register>
        <register modes="SPIS" name="CTRLC" offset="0x8" rw="RW" size="4" initval="0x00000000" caption="SPIS Control C">
          <bitfield name="ICSPACE" caption="Inter-Character Spacing" mask="0x3F"/>
          <bitfield name="FSES" caption="Frame Synch Edge Select" mask="0x100"/>
          <bitfield name="FSLEN" caption="Frame Synch Length" mask="0x200" values="SERCOM_SPIM_CTRLC__FSLEN"/>
          <bitfield name="FSPOL" caption="Frame Synch Polarity" mask="0x400" values="SERCOM_SPIM_CTRLC__FSPOL"/>
          <bitfield name="IGNTUR" caption="Ignore Transmit Underrun" mask="0x800"/>
          <bitfield name="FRMEN" caption="Frame mode enable" mask="0x10000"/>
          <bitfield name="FMODE" caption="Frame mode" mask="0x20000" values="SERCOM_SPIM_CTRLC__FMODE"/>
          <bitfield name="DATA32B" caption="Data 32 Bit" mask="0x1000000"/>
          <bitfield name="FIFOEN" caption="FIFO Enable" mask="0x8000000"/>
          <bitfield name="RXTRHOLD" caption="Receive FIFO Threshold" mask="0x30000000" values="SERCOM_SPIM_CTRLC__RXTRHOLD"/>
          <bitfield name="TXTRHOLD" caption="Transmit FIFO Threshold" mask="0xC0000000" values="SERCOM_SPIM_CTRLC__TXTRHOLD"/>
        </register>
        <register modes="USART_INT" name="CTRLC" offset="0x8" rw="RW" size="4" initval="0x00000000" caption="USART Control C">
          <bitfield name="GTIME" caption="Guard Time" mask="0x7"/>
          <bitfield name="BRKLEN" caption="LIN Master Break Length" mask="0x300" values="SERCOM_USART_CTRLC__BRKLEN"/>
          <bitfield name="HDRDLY" caption="LIN Master Header Delay" mask="0xC00" values="SERCOM_USART_CTRLC__HDRDLY"/>
          <bitfield name="INACK" caption="Inhibit Not Acknowledge" mask="0x10000"/>
          <bitfield name="DSNACK" caption="Disable Successive NACK" mask="0x20000"/>
          <bitfield name="MAXITER" caption="Maximum Iterations" mask="0x700000"/>
          <bitfield name="DATA32B" caption="Data 32 Bit" mask="0x3000000"/>
          <bitfield name="FIFOEN" caption="FIFO Enable" mask="0x8000000"/>
          <bitfield name="RXTRHOLD" caption="Receive FIFO Threshold" mask="0x30000000" values="USART_CTRLC__RXTRHOLD"/>
          <bitfield name="TXTRHOLD" caption="Transmit FIFO Threshold" mask="0xC0000000" values="USART_CTRLC__TXTRHOLD"/>
        </register>
        <register modes="I2CM" name="BAUD" offset="0xC" rw="RW" size="4" initval="0x00000000" caption="I2CM Baud Rate">
          <bitfield name="BAUD" caption="Baud Rate Value" mask="0xFF"/>
          <bitfield name="BAUDLOW" caption="Baud Rate Value Low" mask="0xFF00"/>
          <bitfield name="HSBAUD" caption="High Speed Baud Rate Value" mask="0xFF0000"/>
          <bitfield name="HSBAUDLOW" caption="High Speed Baud Rate Value Low" mask="0xFF000000"/>
        </register>
        <register modes="SPIM" name="BAUD" offset="0xC" rw="RW" size="1" initval="0x00" caption="SPIM Baud Rate">
          <bitfield name="BAUD" caption="Baud Rate Value" mask="0xFF"/>
        </register>
        <register modes="SPIS" name="BAUD" offset="0xC" rw="RW" size="1" initval="0x00" caption="SPIS Baud Rate">
          <bitfield name="BAUD" caption="Baud Rate Value" mask="0xFF"/>
        </register>
        <register modes="USART_INT" name="BAUD" offset="0xC" rw="RW" size="2" initval="0x0000" caption="USART Baud Rate">
          <mode name="DEFAULT" qualifier="SERCOM.USART.CTRLA.FORM" value="0" caption="Default"/>
          <mode name="FRAC" qualifier="SERCOM.USART.CTRLA.FORM" value="4" caption="Fractional Baud mode"/>
          <mode name="FRACFP" qualifier="SERCOM.USART.CTRLA.FORM" value="5" caption="Fractional Baud with Parity mode"/>
          <mode name="USARTFP" qualifier="SERCOM.USART.CTRLA.FORM" value="1" caption="USART Frame with Parity mode"/>
          <bitfield modes="FRAC FRACFP" name="BAUD" caption="Baud Rate Value" mask="0x1FFF"/>
          <bitfield modes="FRAC FRACFP" name="FP" caption="Fractional Part" mask="0xE000"/>
          <bitfield modes="DEFAULT USARTFP" name="BAUD" caption="Baud Rate Value" mask="0xFFFF"/>
        </register>
        <register modes="USART_INT" name="RXPL" offset="0xE" rw="RW" size="1" initval="0x00" caption="USART Receive Pulse Length">
          <bitfield name="RXPL" caption="Receive Pulse Length" mask="0xFF"/>
        </register>
        <register modes="I2CM" name="INTENCLR" offset="0x14" rw="RW" size="1" atomic-op="clear:INTENCLR" initval="0x00" caption="I2CM Interrupt Enable Clear">
          <bitfield name="MB" caption="Master On Bus Interrupt Disable" mask="0x1"/>
          <bitfield name="SB" caption="Slave On Bus Interrupt Disable" mask="0x2"/>
          <bitfield name="TXFE" caption="Tx FIFO Empty Interrupt Disable" mask="0x8"/>
          <bitfield name="RXFF" caption="Rx FIFO Full Interrupt Disable" mask="0x10"/>
          <bitfield name="ERROR" caption="Combined Error Interrupt Disable" mask="0x80"/>
        </register>
        <register modes="I2CS" name="INTENCLR" offset="0x14" rw="RW" size="1" atomic-op="clear:INTENCLR" initval="0x00" caption="I2CS Interrupt Enable Clear">
          <bitfield name="PREC" caption="Stop Received Interrupt Disable" mask="0x1"/>
          <bitfield name="AMATCH" caption="Address Match Interrupt Disable" mask="0x2"/>
          <bitfield name="DRDY" caption="Data Interrupt Disable" mask="0x4"/>
          <bitfield name="TXFE" caption="Tx FIFO Empty Interrupt Disable" mask="0x8"/>
          <bitfield name="RXFF" caption="Rx FIFO Full Interrupt Disable" mask="0x10"/>
          <bitfield name="ERROR" caption="Combined Error Interrupt Disable" mask="0x80"/>
        </register>
        <register modes="SPIM" name="INTENCLR" offset="0x14" rw="RW" size="1" atomic-op="clear:INTENCLR" initval="0x00" caption="SPIM Interrupt Enable Clear">
          <bitfield name="DRE" caption="Data Register Empty Interrupt Disable" mask="0x1"/>
          <bitfield name="TXC" caption="Transmit Complete Interrupt Disable" mask="0x2"/>
          <bitfield name="RXC" caption="Receive Complete Interrupt Disable" mask="0x4"/>
          <bitfield name="SSL" caption="Slave Select Low Interrupt Disable" mask="0x8"/>
          <bitfield name="ERROR" caption="Combined Error Interrupt Disable" mask="0x80"/>
        </register>
        <register modes="SPIS" name="INTENCLR" offset="0x14" rw="RW" size="1" atomic-op="clear:INTENCLR" initval="0x00" caption="SPIS Interrupt Enable Clear">
          <bitfield name="DRE" caption="Data Register Empty Interrupt Disable" mask="0x1"/>
          <bitfield name="TXC" caption="Transmit Complete Interrupt Disable" mask="0x2"/>
          <bitfield name="RXC" caption="Receive Complete Interrupt Disable" mask="0x4"/>
          <bitfield name="SSL" caption="Slave Select Low Interrupt Disable" mask="0x8"/>
          <bitfield name="ERROR" caption="Combined Error Interrupt Disable" mask="0x80"/>
        </register>
        <register modes="USART_INT" name="INTENCLR" offset="0x14" rw="RW" size="1" atomic-op="clear:INTENCLR" initval="0x00" caption="USART Interrupt Enable Clear">
          <bitfield name="DRE" caption="Data Register Empty Interrupt Disable" mask="0x1"/>
          <bitfield name="TXC" caption="Transmit Complete Interrupt Disable" mask="0x2"/>
          <bitfield name="RXC" caption="Receive Complete Interrupt Disable" mask="0x4"/>
          <bitfield name="RXS" caption="Receive Start Interrupt Disable" mask="0x8"/>
          <bitfield name="CTSIC" caption="Clear To Send Input Change Interrupt Disable" mask="0x10"/>
          <bitfield name="RXBRK" caption="Break Received Interrupt Disable" mask="0x20"/>
          <bitfield name="ERROR" caption="Combined Error Interrupt Disable" mask="0x80"/>
        </register>
        <register modes="I2CM" name="INTENSET" offset="0x16" rw="RW" size="1" atomic-op="set:INTENSET" initval="0x00" caption="I2CM Interrupt Enable Set">
          <bitfield name="MB" caption="Master On Bus Interrupt Enable" mask="0x1"/>
          <bitfield name="SB" caption="Slave On Bus Interrupt Enable" mask="0x2"/>
          <bitfield name="TXFE" caption="Tx FIFO Empty Interrupt Enable" mask="0x8"/>
          <bitfield name="RXFF" caption="Rx FIFO Full Interrupt Enable" mask="0x10"/>
          <bitfield name="ERROR" caption="Combined Error Interrupt Enable" mask="0x80"/>
        </register>
        <register modes="I2CS" name="INTENSET" offset="0x16" rw="RW" size="1" atomic-op="set:INTENSET" initval="0x00" caption="I2CS Interrupt Enable Set">
          <bitfield name="PREC" caption="Stop Received Interrupt Enable" mask="0x1"/>
          <bitfield name="AMATCH" caption="Address Match Interrupt Enable" mask="0x2"/>
          <bitfield name="DRDY" caption="Data Interrupt Enable" mask="0x4"/>
          <bitfield name="TXFE" caption="Tx FIFO Empty Interrupt Enable" mask="0x8"/>
          <bitfield name="RXFF" caption="Rx FIFO Full Interrupt Enable" mask="0x10"/>
          <bitfield name="ERROR" caption="Combined Error Interrupt Enable" mask="0x80"/>
        </register>
        <register modes="SPIM" name="INTENSET" offset="0x16" rw="RW" size="1" atomic-op="set:INTENSET" initval="0x00" caption="SPIM Interrupt Enable Set">
          <bitfield name="DRE" caption="Data Register Empty Interrupt Enable" mask="0x1"/>
          <bitfield name="TXC" caption="Transmit Complete Interrupt Enable" mask="0x2"/>
          <bitfield name="RXC" caption="Receive Complete Interrupt Enable" mask="0x4"/>
          <bitfield name="SSL" caption="Slave Select Low Interrupt Enable" mask="0x8"/>
          <bitfield name="ERROR" caption="Combined Error Interrupt Enable" mask="0x80"/>
        </register>
        <register modes="SPIS" name="INTENSET" offset="0x16" rw="RW" size="1" atomic-op="set:INTENSET" initval="0x00" caption="SPIS Interrupt Enable Set">
          <bitfield name="DRE" caption="Data Register Empty Interrupt Enable" mask="0x1"/>
          <bitfield name="TXC" caption="Transmit Complete Interrupt Enable" mask="0x2"/>
          <bitfield name="RXC" caption="Receive Complete Interrupt Enable" mask="0x4"/>
          <bitfield name="SSL" caption="Slave Select Low Interrupt Enable" mask="0x8"/>
          <bitfield name="ERROR" caption="Combined Error Interrupt Enable" mask="0x80"/>
        </register>
        <register modes="USART_INT" name="INTENSET" offset="0x16" rw="RW" size="1" atomic-op="set:INTENSET" initval="0x00" caption="USART Interrupt Enable Set">
          <bitfield name="DRE" caption="Data Register Empty Interrupt Enable" mask="0x1"/>
          <bitfield name="TXC" caption="Transmit Complete Interrupt Enable" mask="0x2"/>
          <bitfield name="RXC" caption="Receive Complete Interrupt Enable" mask="0x4"/>
          <bitfield name="RXS" caption="Receive Start Interrupt Enable" mask="0x8"/>
          <bitfield name="CTSIC" caption="Clear To Send Input Change Interrupt Enable" mask="0x10"/>
          <bitfield name="RXBRK" caption="Break Received Interrupt Enable" mask="0x20"/>
          <bitfield name="ERROR" caption="Combined Error Interrupt Enable" mask="0x80"/>
        </register>
        <register modes="I2CM" name="INTFLAG" offset="0x18" rw="RW" size="1" atomic-op="clear:INTFLAG" initval="0x00" caption="I2CM Interrupt Flag Status and Clear">
          <bitfield name="MB" caption="Master On Bus Interrupt" mask="0x1"/>
          <bitfield name="SB" caption="Slave On Bus Interrupt" mask="0x2"/>
          <bitfield name="TXFE" caption="Tx FIFO Empty Interrupt" mask="0x8"/>
          <bitfield name="RXFF" caption="Rx FIFO Full Interrupt" mask="0x10"/>
          <bitfield name="ERROR" caption="Combined Error Interrupt" mask="0x80"/>
        </register>
        <register modes="I2CS" name="INTFLAG" offset="0x18" rw="RW" size="1" atomic-op="clear:INTFLAG" initval="0x00" caption="I2CS Interrupt Flag Status and Clear">
          <bitfield name="PREC" caption="Stop Received Interrupt" mask="0x1"/>
          <bitfield name="AMATCH" caption="Address Match Interrupt" mask="0x2"/>
          <bitfield name="DRDY" caption="Data Interrupt" mask="0x4"/>
          <bitfield name="TXFE" caption="Tx FIFO Empty Interrupt" mask="0x8"/>
          <bitfield name="RXFF" caption="Rx FIFO Full Interrupt" mask="0x10"/>
          <bitfield name="ERROR" caption="Combined Error Interrupt" mask="0x80"/>
        </register>
        <register modes="SPIM" name="INTFLAG" offset="0x18" rw="RW" size="1" atomic-op="clear:INTFLAG" initval="0x00" caption="SPIM Interrupt Flag Status and Clear">
          <bitfield name="DRE" caption="Data Register Empty Interrupt" mask="0x1"/>
          <bitfield name="TXC" caption="Transmit Complete Interrupt" mask="0x2"/>
          <bitfield name="RXC" caption="Receive Complete Interrupt" mask="0x4"/>
          <bitfield name="SSL" caption="Slave Select Low Interrupt Flag" mask="0x8"/>
          <bitfield name="ERROR" caption="Combined Error Interrupt" mask="0x80"/>
        </register>
        <register modes="SPIS" name="INTFLAG" offset="0x18" rw="RW" size="1" atomic-op="clear:INTFLAG" initval="0x00" caption="SPIS Interrupt Flag Status and Clear">
          <bitfield name="DRE" caption="Data Register Empty Interrupt" mask="0x1"/>
          <bitfield name="TXC" caption="Transmit Complete Interrupt" mask="0x2"/>
          <bitfield name="RXC" caption="Receive Complete Interrupt" mask="0x4"/>
          <bitfield name="SSL" caption="Slave Select Low Interrupt Flag" mask="0x8"/>
          <bitfield name="ERROR" caption="Combined Error Interrupt" mask="0x80"/>
        </register>
        <register modes="USART_INT" name="INTFLAG" offset="0x18" rw="RW" size="1" atomic-op="clear:INTFLAG" initval="0x00" caption="USART Interrupt Flag Status and Clear">
          <bitfield name="DRE" caption="Data Register Empty Interrupt" mask="0x1"/>
          <bitfield name="TXC" caption="Transmit Complete Interrupt" mask="0x2"/>
          <bitfield name="RXC" caption="Receive Complete Interrupt" mask="0x4"/>
          <bitfield name="RXS" caption="Receive Start Interrupt" mask="0x8"/>
          <bitfield name="CTSIC" caption="Clear To Send Input Change Interrupt" mask="0x10"/>
          <bitfield name="RXBRK" caption="Break Received Interrupt" mask="0x20"/>
          <bitfield name="ERROR" caption="Combined Error Interrupt" mask="0x80"/>
        </register>
        <register modes="I2CM" name="STATUS" offset="0x1A" rw="RW" access="WSYNC" size="2" initval="0x0000" caption="I2CM Status">
          <bitfield name="BUSERR" caption="Bus Error" mask="0x1"/>
          <bitfield name="ARBLOST" caption="Arbitration Lost" mask="0x2"/>
          <bitfield name="RXNACK" caption="Received Not Acknowledge" mask="0x4"/>
          <bitfield name="BUSSTATE" caption="Bus State" mask="0x30"/>
          <bitfield name="LOWTOUT" caption="SCL Low Timeout" mask="0x40"/>
          <bitfield name="CLKHOLD" caption="Clock Hold" mask="0x80"/>
          <bitfield name="MEXTTOUT" caption="Master SCL Low Extend Timeout" mask="0x100"/>
          <bitfield name="SEXTTOUT" caption="Slave SCL Low Extend Timeout" mask="0x200"/>
          <bitfield name="LENERR" caption="Length Error" mask="0x400"/>
        </register>
        <register modes="I2CS" name="STATUS" offset="0x1A" rw="RW" size="2" initval="0x0000" caption="I2CS Status">
          <bitfield name="BUSERR" caption="Bus Error" mask="0x1"/>
          <bitfield name="COLL" caption="Transmit Collision" mask="0x2"/>
          <bitfield name="RXNACK" caption="Received Not Acknowledge" mask="0x4"/>
          <bitfield name="DIR" caption="Read/Write Direction" mask="0x8"/>
          <bitfield name="SR" caption="Repeated Start" mask="0x10"/>
          <bitfield name="LOWTOUT" caption="SCL Low Timeout" mask="0x40"/>
          <bitfield name="CLKHOLD" caption="Clock Hold" mask="0x80"/>
          <bitfield name="SEXTTOUT" caption="Slave SCL Low Extend Timeout" mask="0x200"/>
          <bitfield name="HS" caption="High Speed" mask="0x400"/>
          <bitfield name="LENERR" caption="Transaction Length Error" mask="0x800"/>
        </register>
        <register modes="SPIM" name="STATUS" offset="0x1A" rw="RW" size="2" initval="0x0000" caption="SPIM Status">
          <bitfield name="BUFOVF" caption="Buffer Overflow" mask="0x4"/>
          <bitfield name="TUR" caption="Frame Transmit Underrun" mask="0x8"/>
          <bitfield name="LENERR" caption="Transaction Length Error" mask="0x800"/>
        </register>
        <register modes="SPIS" name="STATUS" offset="0x1A" rw="RW" size="2" initval="0x0000" caption="SPIS Status">
          <bitfield name="BUFOVF" caption="Buffer Overflow" mask="0x4"/>
          <bitfield name="TUR" caption="Frame Transmit Underrun" mask="0x8"/>
          <bitfield name="LENERR" caption="Transaction Length Error" mask="0x800"/>
        </register>
        <register modes="USART_INT" name="STATUS" offset="0x1A" rw="RW" size="2" initval="0x0000" caption="USART Status">
          <bitfield name="PERR" caption="Parity Error" mask="0x1"/>
          <bitfield name="FERR" caption="Frame Error" mask="0x2"/>
          <bitfield name="BUFOVF" caption="Buffer Overflow" mask="0x4"/>
          <bitfield name="CTS" caption="Clear To Send" mask="0x8"/>
          <bitfield name="ISF" caption="Inconsistent Sync Field" mask="0x10"/>
          <bitfield name="COLL" caption="Collision Detected" mask="0x20"/>
          <bitfield name="TXE" caption="Transmitter Empty" mask="0x40"/>
          <bitfield name="ITER" caption="Maximum Number of Repetitions Reached" mask="0x80"/>
        </register>
        <register modes="I2CM" name="SYNCBUSY" offset="0x1C" rw="R" size="4" initval="0x00000000" caption="I2CM Synchronization Busy">
          <bitfield name="SWRST" caption="Software Reset Synchronization Busy" mask="0x1"/>
          <bitfield name="ENABLE" caption="SERCOM Enable Synchronization Busy" mask="0x2"/>
          <bitfield name="SYSOP" caption="System Operation Synchronization Busy" mask="0x4"/>
          <bitfield name="LENGTH" caption="Length Synchronization Busy" mask="0x10"/>
        </register>
        <register modes="I2CS" name="SYNCBUSY" offset="0x1C" rw="R" size="4" initval="0x00000000" caption="I2CS Synchronization Busy">
          <bitfield name="SWRST" caption="Software Reset Synchronization Busy" mask="0x1"/>
          <bitfield name="ENABLE" caption="SERCOM Enable Synchronization Busy" mask="0x2"/>
          <bitfield name="SYSOP" caption="System Operation Synchronization Busy" mask="0x4"/>
          <bitfield name="LENGTH" caption="Length Synchronization Busy" mask="0x10"/>
        </register>
        <register modes="SPIM" name="SYNCBUSY" offset="0x1C" rw="R" size="4" initval="0x00000000" caption="SPIM Synchronization Busy">
          <bitfield name="SWRST" caption="Software Reset Synchronization Busy" mask="0x1"/>
          <bitfield name="ENABLE" caption="SERCOM Enable Synchronization Busy" mask="0x2"/>
          <bitfield name="CTRLB" caption="CTRLB Synchronization Busy" mask="0x4"/>
          <bitfield name="LENGTH" caption="LENGTH Synchronization Busy" mask="0x10"/>
        </register>
        <register modes="SPIS" name="SYNCBUSY" offset="0x1C" rw="R" size="4" initval="0x00000000" caption="SPIS Synchronization Busy">
          <bitfield name="SWRST" caption="Software Reset Synchronization Busy" mask="0x1"/>
          <bitfield name="ENABLE" caption="SERCOM Enable Synchronization Busy" mask="0x2"/>
          <bitfield name="CTRLB" caption="CTRLB Synchronization Busy" mask="0x4"/>
          <bitfield name="LENGTH" caption="LENGTH Synchronization Busy" mask="0x10"/>
        </register>
        <register modes="USART_INT" name="SYNCBUSY" offset="0x1C" rw="R" size="4" initval="0x00000000" caption="USART Synchronization Busy">
          <bitfield name="SWRST" caption="Software Reset Synchronization Busy" mask="0x1"/>
          <bitfield name="ENABLE" caption="SERCOM Enable Synchronization Busy" mask="0x2"/>
          <bitfield name="CTRLB" caption="CTRLB Synchronization Busy" mask="0x4"/>
          <bitfield name="RXERRCNT" caption="RXERRCNT Synchronization Busy" mask="0x8"/>
          <bitfield name="LENGTH" caption="LENGTH Synchronization Busy" mask="0x10"/>
        </register>
        <register modes="USART_INT" name="RXERRCNT" offset="0x20" rw="R" access="RSYNC" size="1" initval="0x00" caption="USART Receive Error Count">
        </register>
        <register modes="I2CS" name="LENGTH" offset="0x22" rw="RW" access="WSYNC" size="2" initval="0x0000" caption="I2CS Length">
          <bitfield name="LEN" caption="Data Length" mask="0xFF"/>
          <bitfield name="LENEN" caption="Data Length Enable" mask="0x100"/>
        </register>
        <register modes="SPIM" name="LENGTH" offset="0x22" rw="RW" access="WSYNC" size="2" initval="0x0000" caption="SPIM Length">
          <bitfield name="LEN" caption="Data Length" mask="0xFF"/>
          <bitfield name="LENEN" caption="Data Length Enable" mask="0x100"/>
        </register>
        <register modes="SPIS" name="LENGTH" offset="0x22" rw="RW" access="WSYNC" size="2" initval="0x0000" caption="SPIS Length">
          <bitfield name="LEN" caption="Data Length" mask="0xFF"/>
          <bitfield name="LENEN" caption="Data Length Enable" mask="0x100"/>
        </register>
        <register modes="USART_INT" name="LENGTH" offset="0x22" rw="RW" access="WSYNC" size="2" initval="0x0000" caption="USART Length">
          <bitfield name="LEN" caption="Data Length" mask="0xFF"/>
          <bitfield name="LENEN" caption="Data Length Enable" mask="0x300" values="USART_LENGTH__LENEN"/>
        </register>
        <register modes="I2CM" name="ADDR" offset="0x24" rw="RW" access="WSYNC" size="4" initval="0x00000000" caption="I2CM Address">
          <bitfield name="ADDR" caption="Address Value" mask="0x7FF"/>
          <bitfield name="LENEN" caption="Length Enable" mask="0x2000"/>
          <bitfield name="HS" caption="High Speed Mode" mask="0x4000"/>
          <bitfield name="TENBITEN" caption="Ten Bit Addressing Enable" mask="0x8000"/>
          <bitfield name="LEN" caption="Length" mask="0xFF0000"/>
        </register>
        <register modes="I2CS" name="ADDR" offset="0x24" rw="RW" size="4" initval="0x00000000" caption="I2CS Address">
          <bitfield name="GENCEN" caption="General Call Address Enable" mask="0x1"/>
          <bitfield name="ADDR" caption="Address Value" mask="0x7FE"/>
          <bitfield name="TENBITEN" caption="Ten Bit Addressing Enable" mask="0x8000"/>
          <bitfield name="ADDRMASK" caption="Address Mask" mask="0x7FE0000"/>
        </register>
        <register modes="SPIM" name="ADDR" offset="0x24" rw="RW" size="4" initval="0x00000000" caption="SPIM Address">
          <bitfield name="ADDR" caption="Address Value" mask="0xFF"/>
          <bitfield name="ADDRMASK" caption="Address Mask" mask="0xFF0000"/>
        </register>
        <register modes="SPIS" name="ADDR" offset="0x24" rw="RW" size="4" initval="0x00000000" caption="SPIS Address">
          <bitfield name="ADDR" caption="Address Value" mask="0xFF"/>
          <bitfield name="ADDRMASK" caption="Address Mask" mask="0xFF0000"/>
        </register>
        <register modes="I2CM" name="DATA" offset="0x28" rw="RW" access="RWSYNC" size="4" initval="0x00000000" caption="I2CM Data">
          <bitfield name="DATA" caption="Data Value" mask="0xFFFFFFFF"/>
        </register>
        <register modes="I2CS" name="DATA" offset="0x28" rw="RW" size="4" initval="0x00000000" caption="I2CS Data">
          <bitfield name="DATA" caption="Data Value" mask="0xFFFFFFFF"/>
        </register>
        <register modes="SPIM" name="DATA" offset="0x28" rw="RW" size="4" initval="0x00000000" caption="SPIM Data">
          <bitfield name="DATA" caption="Data Value" mask="0xFFFFFFFF"/>
        </register>
        <register modes="SPIS" name="DATA" offset="0x28" rw="RW" size="4" initval="0x00000000" caption="SPIS Data">
          <bitfield name="DATA" caption="Data Value" mask="0xFFFFFFFF"/>
        </register>
        <register modes="USART_INT" name="DATA" offset="0x28" rw="RW" size="4" initval="0x00000000" caption="USART Data">
          <bitfield name="DATA" caption="Data Value" mask="0xFFFFFFFF"/>
        </register>
        <register modes="I2CM" name="DBGCTRL" offset="0x30" rw="RW" size="1" initval="0x00" caption="I2CM Debug Control">
          <bitfield name="DBGSTOP" caption="Debug Mode" mask="0x1"/>
        </register>
        <register modes="SPIM" name="DBGCTRL" offset="0x30" rw="RW" size="1" initval="0x00" caption="SPIM Debug Control">
          <bitfield name="DBGSTOP" caption="Debug Mode" mask="0x1"/>
        </register>
        <register modes="SPIS" name="DBGCTRL" offset="0x30" rw="RW" size="1" initval="0x00" caption="SPIS Debug Control">
          <bitfield name="DBGSTOP" caption="Debug Mode" mask="0x1"/>
        </register>
        <register modes="USART_INT" name="DBGCTRL" offset="0x30" rw="RW" size="1" initval="0x00" caption="USART Debug Control">
          <bitfield name="DBGSTOP" caption="Debug Mode" mask="0x1"/>
        </register>
        <register modes="I2CM" name="FIFOSPACE" offset="0x34" rw="R" size="2" initval="0x0000" caption="I2CM FIFO Space">
          <bitfield name="TXSPACE" caption="Tx FIFO Empty Space" mask="0x1F"/>
          <bitfield name="RXSPACE" caption="Rx FIFO Filled Space" mask="0x1F00"/>
        </register>
        <register modes="I2CS" name="FIFOSPACE" offset="0x34" rw="R" size="2" initval="0x0000" caption="I2CS FIFO Space">
          <bitfield name="TXSPACE" caption="Tx FIFO Empty Space" mask="0x1F"/>
          <bitfield name="RXSPACE" caption="Rx FIFO Filled Space" mask="0x1F00"/>
        </register>
        <register modes="SPIM" name="FIFOSPACE" offset="0x34" rw="R" size="2" initval="0x0000" caption="SPIM FIFO Space">
          <bitfield name="TXSPACE" caption="Tx FIFO Empty Space" mask="0x1F"/>
          <bitfield name="RXSPACE" caption="Rx FIFO Filled Space" mask="0x1F00"/>
        </register>
        <register modes="SPIS" name="FIFOSPACE" offset="0x34" rw="R" size="2" initval="0x0000" caption="SPIS FIFO Space">
          <bitfield name="TXSPACE" caption="Tx FIFO Empty Space" mask="0x1F"/>
          <bitfield name="RXSPACE" caption="Rx FIFO Filled Space" mask="0x1F00"/>
        </register>
        <register modes="USART_INT" name="FIFOSPACE" offset="0x34" rw="R" size="2" initval="0x0000" caption="USART FIFO Space">
          <bitfield name="TXSPACE" caption="Tx FIFO Empty Space" mask="0x1F"/>
          <bitfield name="RXSPACE" caption="Rx FIFO Filled Space" mask="0x1F00"/>
        </register>
        <register modes="I2CM" name="FIFOPTR" offset="0x36" rw="RW" size="2" initval="0x0000" caption="I2CM FIFO CPU Pointers">
          <bitfield name="CPUWRPTR" caption="CPU FIFO Write Pointer" mask="0xF"/>
          <bitfield name="CPURDPTR" caption="CPU FIFO Read Pointer" mask="0xF00"/>
        </register>
        <register modes="I2CS" name="FIFOPTR" offset="0x36" rw="RW" size="2" initval="0x0000" caption="I2CS FIFO CPU Pointers">
          <bitfield name="CPUWRPTR" caption="CPU FIFO Write Pointer" mask="0xF"/>
          <bitfield name="CPURDPTR" caption="CPU FIFO Read Pointer" mask="0xF00"/>
        </register>
        <register modes="SPIM" name="FIFOPTR" offset="0x36" rw="RW" size="2" initval="0x0000" caption="SPIM FIFO CPU Pointers">
          <bitfield name="CPUWRPTR" caption="CPU FIFO Write Pointer" mask="0xF"/>
          <bitfield name="CPURDPTR" caption="CPU FIFO Read Pointer" mask="0xF00"/>
        </register>
        <register modes="SPIS" name="FIFOPTR" offset="0x36" rw="RW" size="2" initval="0x0000" caption="SPIS FIFO CPU Pointers">
          <bitfield name="CPUWRPTR" caption="CPU FIFO Write Pointer" mask="0xF"/>
          <bitfield name="CPURDPTR" caption="CPU FIFO Read Pointer" mask="0xF00"/>
        </register>
        <register modes="USART_INT" name="FIFOPTR" offset="0x36" rw="RW" size="2" initval="0x0000" caption="USART FIFO CPU Pointers">
          <bitfield name="CPUWRPTR" caption="CPU FIFO Write Pointer" mask="0xF"/>
          <bitfield name="CPURDPTR" caption="CPU FIFO Read Pointer" mask="0xF00"/>
        </register>
      </register-group>
      <value-group name="SERCOM_I2CM_CTRLA__FILTSEL">
        <value name="DIS" caption="Disable" value="0x0"/>
        <value name="50NS" caption="Minimum 50ns filter" value="0x2"/>
        <value name="10NS" caption="Minimum 10ns filter" value="0x3"/>
      </value-group>
      <value-group name="SERCOM_I2CM_CTRLA__SLEWRATE">
        <value name="SMM" caption="Standard mode" value="0x0"/>
        <value name="FM" caption="Fast mode" value="0x1"/>
        <value name="FMP" caption="Fast mode plus" value="0x2"/>
        <value name="HS" caption="High-speed mode" value="0x3"/>
      </value-group>
      <value-group name="SERCOM_I2CM_CTRLA__SDAHOLD">
        <value name="DIS" caption="Disable" value="0x0"/>
        <value name="75NS" caption="50ns - 100ns hold time" value="0x1"/>
        <value name="450NS" caption="300ns - 600ns hold time" value="0x2"/>
        <value name="600NS" caption="400ns - 800ns hold time" value="0x3"/>
      </value-group>
      <value-group name="SERCOM_I2CM_CTRLA__SPEED">
        <value name="SM" caption="Standard-Mode (SM) and Fast-Mode (FM)" value="0x0"/>
        <value name="FMP" caption="Fast-Mode Plus (FM+)" value="0x1"/>
        <value name="HS" caption="High-Speed Mode" value="0x2"/>
      </value-group>
      <value-group name="SERCOM_I2CM_CTRLA__INACTOUT">
        <value name="DIS" caption="Disable" value="0x0"/>
        <value name="55US" caption="5-6 SCL cycle time-out" value="0x1"/>
        <value name="105US" caption="10-11 SCL cycle time-out" value="0x2"/>
        <value name="205US" caption="20-21-6 SCL cycle time-out" value="0x3"/>
      </value-group>
      <value-group name="SERCOM_I2CM_CTRLA__MODE">
        <value name="USART_EXT_CLK" caption="USART with external clock" value="0x0"/>
        <value name="USART_INT_CLK" caption="USART with internal clock" value="0x1"/>
        <value name="SPI_SLAVE" caption="SPI in slave operation" value="0x2"/>
        <value name="SPI_MASTER" caption="SPI in master operation" value="0x3"/>
        <value name="I2C_SLAVE" caption="I2C slave operation" value="0x4"/>
        <value name="I2C_MASTER" caption="I2C master operation" value="0x5"/>
      </value-group>
      <value-group name="SERCOM_I2CS_CTRLA__SLEWRATE">
        <value name="SM" caption="Standard mode" value="0x0"/>
        <value name="FM" caption="Fast mode" value="0x1"/>
        <value name="FMP" caption="Fast mode plus" value="0x2"/>
        <value name="HS" caption="High-speed mode" value="0x3"/>
      </value-group>
      <value-group name="SERCOM_I2CS_CTRLA__SDAHOLD">
        <value name="DIS" caption="Disable" value="0x0"/>
        <value name="75NS" caption="50ns - 100ns hold time" value="0x1"/>
        <value name="450NS" caption="300ns - 600ns hold time" value="0x2"/>
        <value name="600NS" caption="400ns - 800ns hold time" value="0x3"/>
      </value-group>
      <value-group name="SERCOM_I2CS_CTRLA__SPEED">
        <value name="SM" caption="Standard-Mode (SM) and Fast-Mode (FM)" value="0x0"/>
        <value name="FMP" caption="Fast-Mode Plus (FM+)" value="0x1"/>
        <value name="HS" caption="High-Speed Mode" value="0x2"/>
      </value-group>
      <value-group name="SERCOM_SPIM_CTRLA__MODE">
        <value name="USART_EXT_CLK" caption="USART with external clock" value="0x0"/>
        <value name="USART_INT_CLK" caption="USART with internal clock" value="0x1"/>
        <value name="SPI_SLAVE" caption="SPI in slave operation" value="0x2"/>
        <value name="SPI_MASTER" caption="SPI in master operation" value="0x3"/>
        <value name="I2C_SLAVE" caption="I2C slave operation" value="0x4"/>
        <value name="I2C_MASTER" caption="I2C master operation" value="0x5"/>
      </value-group>
      <value-group name="SERCOM_SPIM_CTRLA__DOPO">
        <value name="PAD0" caption="DO on PAD[0], SCK on PAD[1] and SS on PAD[2]" value="0x0"/>
        <value name="PAD2" caption="DO on PAD[3], SCK on PAD[1] and SS on PAD[2]" value="0x2"/>
      </value-group>
      <value-group name="SERCOM_SPIM_CTRLA__DIPO">
        <value name="PAD0" caption="SERCOM PAD0 is used as data input" value="0x0"/>
        <value name="PAD1" caption="SERCOM PAD1 is used as data input" value="0x1"/>
        <value name="PAD2" caption="SERCOM PAD2 is used as data input" value="0x2"/>
        <value name="PAD3" caption="SERCOM PAD3 is used as data input" value="0x3"/>
      </value-group>
      <value-group name="SERCOM_SPIM_CTRLA__FORM">
        <value name="SPI" caption="SPI frame" value="0x0"/>
        <value name="ADDR" caption="SPI frame with address" value="0x2"/>
      </value-group>
      <value-group name="SERCOM_SPIM_CTRLA__CPHA">
        <value name="LEADING_EDGE" caption="The data is sampled on a leading SCK edge and changed on a trailing SCK edge" value="0x0"/>
        <value name="TRAILING_EDGE" caption="The data is sampled on a trailing SCK edge and changed on a leading SCK edge" value="0x1"/>
      </value-group>
      <value-group name="SERCOM_SPIM_CTRLA__CPOL">
        <value name="IDLE_LOW" caption="SCK is low when idle" value="0x0"/>
        <value name="IDLE_HIGH" caption="SCK is high when idle" value="0x1"/>
      </value-group>
      <value-group name="SERCOM_SPIM_CTRLA__DORD">
        <value name="MSB" caption="MSB is transmitted first" value="0x0"/>
        <value name="LSB" caption="LSB is transmitted first" value="0x1"/>
      </value-group>
      <value-group name="SERCOM_USART_CTRLA__MODE">
        <value name="USART_EXT_CLK" caption="USART with external clock" value="0x0"/>
        <value name="USART_INT_CLK" caption="USART with internal clock" value="0x1"/>
        <value name="SPI_SLAVE" caption="SPI in slave operation" value="0x2"/>
        <value name="SPI_MASTER" caption="SPI in master operation" value="0x3"/>
        <value name="I2C_SLAVE" caption="I2C slave operation" value="0x4"/>
        <value name="I2C_MASTER" caption="I2C master operation" value="0x5"/>
      </value-group>
      <value-group name="USART_CTRLA__TXINV">
        <value name="DISABLE" caption="TxD is not inverted" value="0x0"/>
        <value name="INV" caption="TxD is inverted" value="0x1"/>
      </value-group>
      <value-group name="USART_CTRLA__RXINV">
        <value name="DISABLE" caption="RxD is not inverted" value="0x0"/>
        <value name="INV" caption="RxD is inverted" value="0x1"/>
      </value-group>
      <value-group name="USART_CTRLA__SAMPR">
        <value name="ARITHM16X" caption="16x oversampling using arithmetic baud rate generation" value="0x0"/>
        <value name="FRAC16X" caption="16x oversampling using fractional baud rate generation" value="0x1"/>
        <value name="ARITHM8X" caption="8x oversampling using arithmetic baud rate generation" value="0x2"/>
        <value name="FRAC8X" caption="8x oversampling using fractional baud rate generation" value="0x3"/>
        <value name="ARITHM3X" caption="3x oversampling using arithmetic baud rate generation" value="0x4"/>
      </value-group>
      <value-group name="SERCOM_USART_CTRLA__RXPO">
        <value name="PAD0" caption="SERCOM PAD0 is used for data reception" value="0x0"/>
        <value name="PAD1" caption="SERCOM PAD1 is used for data reception" value="0x1"/>
        <value name="PAD2" caption="SERCOM PAD2 is used for data reception" value="0x2"/>
        <value name="PAD3" caption="SERCOM PAD3 is used for data reception" value="0x3"/>
      </value-group>
      <value-group name="SERCOM_USART_CTRLA__TXPO">
        <value name="PAD0" caption="PAD[0] = TxD; PAD[1] = XCK" value="0x0"/>
        <value name="PAD2" caption="PAD[0] = TxD; PAD[2] = RTS; PAD[3] = CTS" value="0x2"/>
        <value name="PAD3" caption="PAD[0] = TxD; PAD[1] = XCK; PAD[2] = TE" value="0x3"/>
      </value-group>
      <value-group name="SERCOM_USART_CTRLA__FORM">
        <value name="USART" caption="USART frame" value="0x0"/>
        <value name="USARTP" caption="USART frame with parity" value="0x1"/>
        <value name="LINBRKGEN" caption="LIN Master Break and Synck generation" value="0x2"/>
        <value name="LINBRKDET" caption="LIN Slave break detection and auto-baud" value="0x4"/>
        <value name="BRKDET" caption="Break detection and auto-baud with parity" value="0x5"/>
        <value name="ISO7816" caption="ISO 7816 Communication" value="0x7"/>
      </value-group>
      <value-group name="USART_CTRLA__CMODE">
        <value name="ASYNC" caption="Asynchronous communication." value="0x0"/>
        <value name="SYNC" caption="Synchronous communication." value="0x1"/>
      </value-group>
      <value-group name="USART_CTRLA__DORD">
        <value name="MSB" caption="MSB is transmitted first." value="0x0"/>
        <value name="LSB" caption="LSB is transmitted first." value="0x1"/>
      </value-group>
      <value-group name="SERCOM_I2CM_CTRLB__FIFOCLR">
        <value name="NONE" caption="No action" value="0x0"/>
        <value name="TXFIFO" caption="Clear TX FIFO" value="0x1"/>
        <value name="RXFIFO" caption="Clear RX FIFO" value="0x2"/>
        <value name="BOTH" caption="Clear both TX and RF FIFOs" value="0x3"/>
      </value-group>
      <value-group name="SERCOM_I2CS_CTRLB__AMODE">
        <value name="MASK" caption="The slave responds to the address written in ADDR.ADDR masked by the value in ADDR.ADDRMASK" value="0x0"/>
        <value name="2ADDRS" caption="The slave responds to the two unique addresses in ADDR and ADDRMASK" value="0x1"/>
        <value name="RANGE" caption="The slave responds to the range of addresses between and including ADDR and ADDRMASK. ADDR is the upper limit" value="0x2"/>
      </value-group>
      <value-group name="SERCOM_I2CS_CTRLB__FIFOCLR">
        <value name="NONE" caption="No action" value="0x0"/>
        <value name="TXFIFO" caption="Clear TX FIFO" value="0x1"/>
        <value name="RXFIFO" caption="Clear RX FIFO" value="0x2"/>
        <value name="BOTH" caption="Clear both TX and RF FIFOs" value="0x3"/>
      </value-group>
      <value-group name="SERCOM_SPIM_CTRLB__CHSIZE">
        <value name="8_BIT" caption="8-bits character" value="0x0"/>
        <value name="9_BIT" caption="9-bits character" value="0x1"/>
      </value-group>
      <value-group name="SERCOM_SPIM_CTRLB__SSDE">
        <value name="DISABLE" caption="SS low detector is disabled" value="0x0"/>
        <value name="ENABLE" caption="SS low detector is enabled" value="0x1"/>
      </value-group>
      <value-group name="SERCOM_SPIM_CTRLB__MSSEN">
        <value name="DISABLE" caption="Hardware SS control is disabled" value="0x0"/>
        <value name="ENABLE" caption="Hardware SS control is enabled" value="0x1"/>
      </value-group>
      <value-group name="SERCOM_SPIM_CTRLB__AMODE">
        <value name="MASK" caption="ADDRMASK is used as a mask to the AADR register" value="0x0"/>
        <value name="2ADDRS" caption="The slave responds to the two unique addresses in ADDR and ADDRMASK" value="0x1"/>
        <value name="RANGE" caption="The slave responds to the range of addresses between and including ADDR and ADDRMASK. ADDR is the upper limit" value="0x2"/>
      </value-group>
      <value-group name="SERCOM_SPIM_CTRLB__FIFOCLR">
        <value name="NONE" caption="No action" value="0x0"/>
        <value name="TXFIFO" caption="Clear TX FIFO" value="0x1"/>
        <value name="RXFIFO" caption="Clear RX FIFO" value="0x2"/>
        <value name="BOTH" caption="Clear both TX and RF FIFOs" value="0x3"/>
      </value-group>
      <value-group name="SERCOM_USART_CTRLB__CHSIZE">
        <value name="8_BIT" caption="8-bits character" value="0x0"/>
        <value name="9_BIT" caption="9-bits character" value="0x1"/>
        <value name="5_BIT" caption="5-bits character" value="0x5"/>
        <value name="6_BIT" caption="6-bits character" value="0x6"/>
        <value name="7_BIT" caption="7-bits character" value="0x7"/>
      </value-group>
      <value-group name="SERCOM_USART_CTRLB__SBMODE">
        <value name="1_BIT" caption="One stop bit" value="0x0"/>
        <value name="2_BIT" caption="Two stop bits" value="0x1"/>
      </value-group>
      <value-group name="USART_CTRLB__ENC">
        <value name="DISABLE" caption="Data is not encoded" value="0x0"/>
        <value name="IRDA" caption="Data is IrDA encoded" value="0x1"/>
      </value-group>
      <value-group name="USART_CTRLB__PMODE">
        <value name="EVEN" caption="Even parity" value="0x0"/>
        <value name="ODD" caption="Odd parity" value="0x1"/>
      </value-group>
      <value-group name="USART_CTRLB__FIFOCLR">
        <value name="NONE" caption="No action" value="0x0"/>
        <value name="TXFIFO" caption="Clear TX FIFO" value="0x1"/>
        <value name="RXFIFO" caption="Clear RX FIFO" value="0x2"/>
        <value name="BOTH" caption="Clear both TX and RF FIFOs" value="0x3"/>
      </value-group>
      <value-group name="USART_CTRLB__LINCMD">
        <value name="NONE" caption="Normal USART transmission" value="0x0"/>
        <value name="SOFTWARE_CONTROL_TRANSMIT_CMD" caption="Break field is transmitted when DATA is written" value="0x1"/>
        <value name="AUTO_TRANSMIT_CMD" caption="Break, synch and identifier are automaticcaly transmitted when DATA is written with the identifier" value="0x2"/>
      </value-group>
      <value-group name="SERCOM_I2CM_CTRLC__RXTRHOLD">
        <value name="DEFAULT" caption="Interrupt and DMA triggers are generated when DATA is present in the FIFO" value="0x0"/>
        <value name="HALF" caption="Interrupt and DMA triggers are generated when FIFO is half-full" value="0x1"/>
        <value name="FULL" caption="Interrupt and DMA triggers are generated when FIFO is full" value="0x2"/>
      </value-group>
      <value-group name="SERCOM_I2CM_CTRLC__TXTRHOLD">
        <value name="DEFAULT" caption="Interrupt and DMA triggers are generated as long as the FIFO is not full" value="0x0"/>
        <value name="HALF" caption="Interrupt and DMA triggers are generated when half FIFO space is free" value="0x1"/>
        <value name="EMPTY" caption="Interrupt and DMA triggers are generated as long as the FIFO is not full" value="0x2"/>
      </value-group>
      <value-group name="SERCOM_I2CS_CTRLC__RXTRHOLD">
        <value name="DEFAULT" caption="Interrupt and DMA triggers are generated when DATA is present in the FIFO" value="0x0"/>
        <value name="HALF" caption="Interrupt and DMA triggers are generated when FIFO is half-full" value="0x1"/>
        <value name="FULL" caption="Interrupt and DMA triggers are generated when FIFO is full" value="0x2"/>
      </value-group>
      <value-group name="SERCOM_I2CS_CTRLC__TXTRHOLD">
        <value name="DEFAULT" caption="Interrupt and DMA triggers are generated as long as the FIFO is not full" value="0x0"/>
        <value name="HALF" caption="Interrupt and DMA triggers are generated when half FIFO space is free" value="0x1"/>
        <value name="EMPTY" caption="Interrupt and DMA triggers are generated as long as the FIFO is not full" value="0x2"/>
      </value-group>
      <value-group name="SERCOM_SPIM_CTRLC__FSLEN">
        <value name="STROBE" caption="One SCK pulse" value="0x0"/>
        <value name="LEVEL" caption="One frame duration" value="0x1"/>
      </value-group>
      <value-group name="SERCOM_SPIM_CTRLC__FSPOL">
        <value name="HIGH" caption="VCC-level valid polarity" value="0x0"/>
        <value name="LOW" caption="GND-level valid polarity" value="0x1"/>
      </value-group>
      <value-group name="SERCOM_SPIM_CTRLC__FMODE">
        <value name="MASTER" caption="Frame Master" value="0x0"/>
        <value name="SLAVE" caption="Frame Slave" value="0x1"/>
      </value-group>
      <value-group name="SERCOM_SPIM_CTRLC__RXTRHOLD">
        <value name="DEFAULT" caption="Interrupt and DMA triggers are generated when DATA is present in the FIFO" value="0x0"/>
        <value name="HALF" caption="Interrupt and DMA triggers are generated when FIFO is half-full" value="0x1"/>
        <value name="FULL" caption="Interrupt and DMA triggers are generated when FIFO is full" value="0x2"/>
      </value-group>
      <value-group name="SERCOM_SPIM_CTRLC__TXTRHOLD">
        <value name="DEFAULT" caption="Interrupt and DMA triggers are generated as long as the FIFO is not full" value="0x0"/>
        <value name="HALF" caption="Interrupt and DMA triggers are generated when half FIFO space is free" value="0x1"/>
        <value name="EMPTY" caption="Interrupt and DMA triggers are generated as long as the FIFO is empty" value="0x2"/>
      </value-group>
      <value-group name="SERCOM_USART_CTRLC__BRKLEN">
        <value name="13BITS" caption="Break field transmission is 13 bit times" value="0x0"/>
        <value name="17BITS" caption="Break field transmission is 17 bit times" value="0x1"/>
        <value name="21BITS" caption="Break field transmission is 21 bit times" value="0x2"/>
        <value name="26BITS" caption="Break field transmission is 26 bit times" value="0x3"/>
      </value-group>
      <value-group name="SERCOM_USART_CTRLC__HDRDLY">
        <value name="1BIT" caption="Delay between break and sync transmission is 1-bit time" value="0x0"/>
        <value name="4BITS" caption="Delay between break and sync transmission is 4-bit time" value="0x1"/>
        <value name="8BITS" caption="Delay between break and sync transmission is 8-bit time" value="0x2"/>
        <value name="14BITS" caption="Delay between break and sync transmission is 14-bit time" value="0x3"/>
      </value-group>
      <value-group name="USART_CTRLC__RXTRHOLD">
        <value name="DEFAULT" caption="Interrupt and DMA triggers are generated when DATA is present in the FIFO" value="0x0"/>
        <value name="HALF" caption="Interrupt and DMA triggers are generated when FIFO is half-full" value="0x1"/>
        <value name="FULL" caption="Interrupt and DMA triggers are generated when FIFO is full" value="0x2"/>
      </value-group>
      <value-group name="USART_CTRLC__TXTRHOLD">
        <value name="DEFAULT" caption="Interrupt and DMA triggers are generated as long as the FIFO is not full" value="0x0"/>
        <value name="HALF" caption="Interrupt and DMA triggers are generated when half FIFO space is free" value="0x1"/>
        <value name="EMPTY" caption="Interrupt and DMA triggers are generated when the FIFO is empty" value="0x2"/>
      </value-group>
      <value-group name="USART_LENGTH__LENEN">
        <value name="DISABLE" caption="Length counter is disabled" value="0x0"/>
        <value name="TX" caption="Length counter is enabled for transmit" value="0x1"/>
        <value name="RX" caption="Length counter is enabled for receive" value="0x2"/>
      </value-group>
    </module>
    <module name="SIG" id="SYSTEM_IP" version="1.0.0" caption="Software Interrupt Generation">
      <register-group name="SIG" caption="Software Interrupt Generation">
        <register name="STIR" offset="0x0" rw="W" size="4" access-size="4" caption="Software Triggered Interrupt Register">
          <bitfield name="INTID" caption="Interrupt ID to be pended" mask="0x1FF"/>
        </register>
      </register-group>
    </module>
    <module name="SPI_IXS" id="03574" name2="spi_ixs_apb_v1" version="1a0" caption="Audio SPI with 8 channels compatibilty">
      <register-group name="SPI_IXS" caption="Audio SPI with 8 channels compatibilty">
        <register name="CTRLA" offset="0x0" rw="RW" size="4" initval="0x00000000" caption="SPI Control Enable Register">
          <bitfield name="SWRST" caption="SPI Software Reset" mask="0x1"/>
          <bitfield name="ENABLE" caption="SPI Enable (ON) bit" mask="0x2"/>
          <bitfield name="RUNSTDBY" caption="RUN STANDBY Mode Enable bit" mask="0x40"/>
        </register>
        <register name="SELCTRL" offset="0x4" rw="RW" size="4" initval="0x00000000" caption="SPI Control Options Select Register">
          <bitfield name="CLKINDLY" caption="Serial Clock Input Delay for SDI sampling" mask="0x3" values="SELCTRL__CLKINDLY"/>
          <bitfield name="SRXISEL" caption="SPI Receive Service Request Interrupt Select" mask="0x30" values="SELCTRL__SRXISEL"/>
          <bitfield name="IGNROV" caption="Ignore Receive Overflow (for Audio Data Transmissions)" mask="0x40"/>
          <bitfield name="CPHA" caption="SPI Clock Edge Select bit" mask="0x400"/>
          <bitfield name="CPOL" caption="Clock Polarity Select bit" mask="0x800"/>
          <bitfield name="STXISEL" caption="SPI Transmit Service Request Interrupt Select" mask="0x3000" values="SELCTRL__STXISEL"/>
          <bitfield name="IGNTUR" caption="Ignore Transmit Underrun (for Audio Data Transmissions)" mask="0x4000"/>
          <bitfield name="DATFMTLR" caption="Packed data format -- left or right justified" mask="0x10000"/>
          <bitfield name="TURSAMP" caption="Transmit Under-run last sample sent" mask="0x800000"/>
          <bitfield name="DATFILL" caption="DATFILL undefined bits 1 or 0" mask="0x1000000"/>
          <bitfield name="MODEEN" caption="MACRO MODE ENABLED" mask="0xC0000000" values="SELCTRL__MODEEN"/>
        </register>
        <register name="SPICTRL" offset="0x8" rw="RW" size="4" initval="0x00000000" caption="SPI Control Register">
          <bitfield name="MODE" caption="Serial Word Length bits for AUDEN=0, not used when AUDEN=1" mask="0x3" values="SPICTRL__MODE"/>
          <bitfield name="DISSDI" caption="Disable SDI bit" mask="0x8"/>
          <bitfield name="DISSDO" caption="Disable SDO bit" mask="0x10"/>
          <bitfield name="MSTEN" caption="Master Mode Enable bit" mask="0x20"/>
          <bitfield name="MSSEN" caption="Master/Slave Mode Select Enable bit" mask="0x40"/>
          <bitfield name="SPISGNEXT" caption="Sign Extend Read Data from the RX FIFO" mask="0x200"/>
          <bitfield name="SMP" caption="SPI Data Input Sample Phase bit" mask="0x400"/>
        </register>
        <register name="FRAMECTRL" offset="0xC" rw="RW" size="4" initval="0x00000000" caption="SPI Control Frame Register">
          <bitfield name="FRMSYPW" caption="Frame sync pulse width in serial words" mask="0xF" values="FRAMECTRL__FRMSYPW"/>
          <bitfield name="FRMCOINC" caption="Frame Sync Pulse Edge Select bit" mask="0x100"/>
          <bitfield name="FRMPOL" caption="Frame Sync / Slave Select Polarity bit" mask="0x2000"/>
          <bitfield name="FRMSLV" caption="Frame Sync Pulse Direction Control bit" mask="0x4000"/>
          <bitfield name="FRMCNT" caption="Frame sync pulse counter" mask="0x1F0000" values="FRAMECTRL__FRMCNT"/>
          <bitfield name="TDMSSZ" caption="TDM Number of Bits in a Slot Size" mask="0x7000000" values="FRAMECTRL__TDMSSZ"/>
          <bitfield name="TDMWSZ" caption="TDM Number of Bits in a Word Size" mask="0xE0000000" values="FRAMECTRL__TDMWSZ"/>
        </register>
        <register name="AUDCTRL" offset="0x10" rw="RW" size="4" initval="0x00000000" caption="SPI Control Audio Register">
          <bitfield name="AUDMOD" caption="Audio Protocol Mode" mask="0x3" values="AUDCTRL__AUDMOD"/>
          <bitfield name="AUDMONO" caption="Transmit audio data format" mask="0x8"/>
          <bitfield name="AUDFMT" caption="Audio Protocol Format" mask="0x70" values="AUDCTRL__AUDFMT"/>
          <bitfield name="AUDWDMODE" caption="Serial Word Length bits (Ignored when AUDEN=0)" mask="0x300"/>
        </register>
        <register name="TPDCTRL" offset="0x14" rw="RW" size="4" initval="0x00000000" caption="SPI Control Tpd Register">
          <bitfield name="PKFMT" caption="Master Slave TPD mode." mask="0x7" values="TPDCTRL__PKFMT"/>
          <bitfield name="SLVNUM" caption="Number of the Slave designated: to be used with the PKFMT to determine the slave." mask="0x700" values="TPDCTRL__SLVNUM"/>
        </register>
        <register name="INTENSET" offset="0x18" rw="RW" size="4" atomic-op="set:INTENSET" initval="0x00000000" caption="SPI Interrupt Enable Set Register">
          <bitfield name="SPIRXBFEN" caption="Enablie Interrupt Events via SPIRXBF" mask="0x1"/>
          <bitfield name="SPITXBEEN" caption="Enablie Interrupt Events via SPITXBE" mask="0x10"/>
          <bitfield name="FRMERREN" caption="Enable Interrupt Events via FRMERR" mask="0x8000"/>
          <bitfield name="SPITUREN" caption="Enable Interrupt Events via SPITUR" mask="0x8000000"/>
          <bitfield name="SPIROVEN" caption="Enable Interrupt Events via SPIROV" mask="0x40000000"/>
        </register>
        <register name="INTENCLR" offset="0x1C" rw="RW" size="4" atomic-op="clear:INTENCLR" initval="0x00000000" caption="SPI Interrupt Enable Clear Register">
          <bitfield name="SPIRXBFEN" caption="Enablie Interrupt Events via SPIRXBF" mask="0x1"/>
          <bitfield name="SPITXBEEN" caption="Enablie Interrupt Events via SPITXBE" mask="0x10"/>
          <bitfield name="FRMERREN" caption="Enable Interrupt Events via FRMERR" mask="0x8000"/>
          <bitfield name="SPITUREN" caption="Enable Interrupt Events via SPITUR" mask="0x8000000"/>
          <bitfield name="SPIROVEN" caption="Enable Interrupt Events via SPIROV" mask="0x40000000"/>
        </register>
        <register name="INTFLAG" offset="0x20" rw="RW" size="4" atomic-op="clear:INTFLAG" initval="0x00000000" caption="SPI Interrupt Flag Register">
          <bitfield name="SPIRXBF" caption="SPI Receive Buffer Full Status Bit" mask="0x1"/>
          <bitfield name="SPITXBE" caption="SPI Transmit Buffer Empty Status Bit" mask="0x10"/>
          <bitfield name="FRMERR" caption="SPI Frame Error Status bit" mask="0x8000"/>
          <bitfield name="SPITUR" caption="Transmit Underrun Status bit" mask="0x8000000"/>
          <bitfield name="SPIROV" caption="Receive Overflow Status bit" mask="0x40000000"/>
        </register>
        <register name="STATUS" offset="0x24" rw="R" size="4" initval="0x90002000" caption="SPI Status Register">
          <bitfield name="RXBUFELM" caption="Receive Buffer Element Count bits" mask="0x1FF"/>
          <bitfield name="SRMT" caption="Register (SR) Empty bit" mask="0x2000"/>
          <bitfield name="SPIBUSY" caption="SPI activity status bit" mask="0x4000"/>
          <bitfield name="TXBUFELM" caption="Transmit Buffer Element Count bits" mask="0x1FF0000"/>
          <bitfield name="SPITBF" caption="SPI Transmit Buffer Full Status bit" mask="0x4000000"/>
          <bitfield name="SPITBE" caption="SPI Transmit Buffer Empty status bit" mask="0x10000000"/>
          <bitfield name="SPIRBF" caption="SPI Receive Buffer Full status bit" mask="0x20000000"/>
          <bitfield name="SPIRBE" caption="RX Buffer Empty bit" mask="0x80000000"/>
        </register>
        <register name="BUF" offset="0x28" rw="RW" size="4" initval="0x00000000" caption="SPI Buffer Register">
          <bitfield name="DATA" caption="FIFO Data bits" mask="0xFFFFFFFF"/>
        </register>
        <register name="BRG" offset="0x2C" rw="RW" size="4" initval="0x00000000" caption="SPI Baud Rate Register">
          <bitfield name="BRG" caption="Baud Rate Divisor bits" mask="0x1FFF"/>
        </register>
        <register name="DBGCTRL" offset="0x30" rw="RW" size="4" initval="0x00000000" caption="SPI Debug Control Register">
          <bitfield name="DBGRUN" caption="Debug Running State" mask="0x1"/>
        </register>
        <register name="SYNCBUSY" offset="0x34" rw="R" size="4" initval="0x00000000" caption="SPI Sync Busy Register">
          <bitfield name="SWRSTBSY" caption="Software reset busy bit   --- Synchronizing Busy bit for swrst" mask="0x1"/>
        </register>
        <register name="EVCTRL" offset="0x38" rw="RW" size="4" initval="0x00000000" caption="SPI Event Control Register">
          <bitfield name="FPSEEN" caption="Frame Pulse Event Enable Bit" mask="0x1"/>
        </register>
      </register-group>
      <value-group name="SELCTRL__CLKINDLY">
        <value name="TDLY0" caption="0 Tap Delays" value="0x0"/>
        <value name="TDLY1" caption="1 Tap Delay" value="0x1"/>
        <value name="TDLY2" caption="2 Tap Delay" value="0x2"/>
        <value name="TDLY3" caption="3 Tap Delay" value="0x3"/>
      </value-group>
      <value-group name="SELCTRL__SRXISEL">
        <value name="RXBEMPTY" caption="RXB Empty" value="0x0"/>
        <value name="RXBNEMPTY" caption="RXB Not Empty" value="0x1"/>
        <value name="RXBHFULL" caption="RXB Half Full" value="0x2"/>
        <value name="RXBFULL" caption="RXB Full" value="0x3"/>
      </value-group>
      <value-group name="SELCTRL__STXISEL">
        <value name="TXBSREMPTY" caption="TXB And SR Empty" value="0x0"/>
        <value name="TXBEMPTY" caption="TXB Empty" value="0x1"/>
        <value name="TXBHEMPTY" caption="TXB Half Empty" value="0x2"/>
        <value name="TXBNFULL" caption="TXB Not Full" value="0x3"/>
      </value-group>
      <value-group name="SELCTRL__MODEEN">
        <value name="DFTLEN" caption="Default Mode" value="0x0"/>
        <value name="AUDEN" caption="Audio Mode" value="0x1"/>
        <value name="TDMEN" caption="Framed Mode" value="0x2"/>
        <value name="TPDEN" caption="Broadcast Mode" value="0x3"/>
      </value-group>
      <value-group name="SPICTRL__MODE">
        <value name="MODE8" caption="8 Bits Mode" value="0x0"/>
        <value name="MODE16" caption="16 Bits Mode" value="0x1"/>
        <value name="MODE32" caption="32 Bits Mode" value="0x2"/>
      </value-group>
      <value-group name="FRAMECTRL__FRMSYPW">
        <value name="SYPW0" caption="Frame sync pulse is one clock wide" value="0x0"/>
        <value name="SYPW1" caption="Frame sync pulse is one slots wide" value="0x1"/>
        <value name="SYPW2" caption="Frame sync pulse is two slots wide" value="0x2"/>
        <value name="SYPW3" caption="Frame sync pulse is three slots wide" value="0x3"/>
        <value name="SYPW4" caption="Frame sync pulse is four slots wide" value="0x4"/>
        <value name="SYPW5" caption="Frame sync pulse is five slots wide" value="0x5"/>
        <value name="SYPW6" caption="Frame sync pulse is six slots wide" value="0x6"/>
        <value name="SYPW7" caption="Frame sync pulse is seven slots wide" value="0x7"/>
        <value name="SYPW8" caption="Frame sync pulse is eight slots wide" value="0x8"/>
        <value name="SYPW16" caption="Frame sync pulse is sixteen slots wide" value="0x9"/>
        <value name="SYPW31" caption="Frame sync pulse is thirty one slots wide" value="0xA"/>
      </value-group>
      <value-group name="FRAMECTRL__FRMCNT">
        <value name="CNT1" caption="Generate a Frame sync pulse on each serial word" value="0x0"/>
        <value name="CNT2" caption="Number of slots per frame sync pulse is 2" value="0x1"/>
        <value name="CNT3" caption="Number of slots per frame sync pulse is 3" value="0x2"/>
        <value name="CNT4" caption="Number of slots per frame sync pulse is 4" value="0x3"/>
        <value name="CNT5" caption="Number of slots per frame sync pulse is 5" value="0x4"/>
        <value name="CNT6" caption="Number of slots per frame sync pulse is 6" value="0x5"/>
        <value name="CNT8" caption="Number of slots per frame sync pulse is 8" value="0x6"/>
        <value name="CNT10" caption="Number of slots per frame sync pulse is 10" value="0x7"/>
        <value name="CNT12" caption="Number of slots per frame sync pulse is 12" value="0x8"/>
        <value name="CNT14" caption="Number of slots per frame sync pulse is 14" value="0x9"/>
        <value name="CNT16" caption="Number of slots per frame sync pulse is 16" value="0xA"/>
        <value name="CNT18" caption="Number of slots per frame sync pulse is 18" value="0xB"/>
        <value name="CNT20" caption="Number of slots per frame sync pulse is 20" value="0xC"/>
        <value name="CNT22" caption="Number of slots per frame sync pulse is 22" value="0xD"/>
        <value name="CNT24" caption="Number of slots per frame sync pulse is 24" value="0xE"/>
        <value name="CNT26" caption="Number of slots per frame sync pulse is 26" value="0xF"/>
        <value name="CNT28" caption="Number of slots per frame sync pulse is 28" value="0x10"/>
        <value name="CNT30" caption="Number of slots per frame sync pulse is 30" value="0x11"/>
        <value name="CNT32" caption="Number of slots per frame sync pulse is 32" value="0x12"/>
      </value-group>
      <value-group name="FRAMECTRL__TDMSSZ">
        <value name="SLTSZ8" caption="Slot Size 8" value="0x0"/>
        <value name="SLTSZ12" caption="Slot Size 12" value="0x1"/>
        <value name="SLTSZ16" caption="Slot Size 16" value="0x2"/>
        <value name="SLTSZ20" caption="Slot Size 20" value="0x3"/>
        <value name="SLTSZ24" caption="Slot Size 24" value="0x4"/>
        <value name="SLTSZ28" caption="Slot Size 28" value="0x5"/>
        <value name="SLTSZ32" caption="Slot Size 32" value="0x6"/>
      </value-group>
      <value-group name="FRAMECTRL__TDMWSZ">
        <value name="WDSZ8" caption="Word Size 8" value="0x0"/>
        <value name="WDSZ12" caption="Word Size 12" value="0x1"/>
        <value name="WDSZ16" caption="Word Size 16" value="0x2"/>
        <value name="WDSZ20" caption="Word Size 20" value="0x3"/>
        <value name="WDSZ24" caption="Word Size 24" value="0x4"/>
        <value name="WDSZ28" caption="Word Size 28" value="0x5"/>
        <value name="WDSZ32" caption="Word Size 32" value="0x6"/>
      </value-group>
      <value-group name="AUDCTRL__AUDMOD">
        <value name="STDMODE" caption="I2S/I8S Standard Mode" value="0x0"/>
        <value name="LJRJMODE" caption="I2S/I8S Left Or Right Justified" value="0x1"/>
        <value name="PCMMODE" caption="PCM/DSP Mode" value="0x3"/>
      </value-group>
      <value-group name="AUDCTRL__AUDFMT">
        <value name="I2SLEGACY" caption="Legacy I2S Mode" value="0x0"/>
        <value name="I2SRAW" caption="I2S Raw Audio Format" value="0x1"/>
        <value name="I2SOTHER824" caption="I2S Other AM824 Format" value="0x2"/>
        <value name="I8SOTHER" caption="I8S Other Format" value="0x4"/>
        <value name="I8SRAW" caption="I8S Raw Audio Format" value="0x5"/>
        <value name="I8SOTHER824" caption="I8S Other AM824 Format" value="0x6"/>
      </value-group>
      <value-group name="TPDCTRL__PKFMT">
        <value name="PKT4x32" caption="32 bit data in 4x32 packed format" value="0x0"/>
        <value name="PKT3x32" caption="32 bit data in 3x32 packed format" value="0x1"/>
        <value name="PKT4x24" caption="24 bit data in 4x24 packed format" value="0x2"/>
        <value name="PKT3x24" caption="24 bit data in 3x24 packed format" value="0x3"/>
        <value name="PKT6x16" caption="16 bit data in 6x16 packed format" value="0x4"/>
        <value name="PKT4x16" caption="16 bit data in 4x16 packed format" value="0x5"/>
        <value name="PKT2x16" caption="16 bit data in 2x16 packed format" value="0x6"/>
      </value-group>
      <value-group name="TPDCTRL__SLVNUM">
        <value name="SLAVE0" caption="SLAVE 0" value="0x0"/>
        <value name="SLAVE1" caption="SLAVE 1" value="0x1"/>
        <value name="SLAVE2" caption="SLAVE 2" value="0x2"/>
        <value name="SLAVE3" caption="SLAVE 3" value="0x3"/>
        <value name="SLAVE4" caption="SLAVE 4" value="0x4"/>
      </value-group>
    </module>
    <module name="SQI" id="04044" name2="sqi_ctlr_v4" version="4b0" caption="Polaris Serial Quad Interface SIB">
      <register-group name="SQI" caption="Polaris Serial Quad Interface SIB">
        <register name="CTRLA" offset="0x0" rw="RW" size="4" atomic-op="set:CTRLA" initval="0x00000000" caption="Control A register">
          <bitfield name="SWRST" caption="Software Reset" mask="0x1" values="CTRLA__SWRST"/>
          <bitfield name="RUNSTDBY" caption="Run in Standby" mask="0x40" values="CTRLA__RUNSTDBY"/>
        </register>
        <register name="INTENCLR" offset="0x10" rw="RW" size="4" atomic-op="clear:INTEN" initval="0x00000000" caption="Interrupt Enable Clear Register">
          <bitfield name="SQI" caption="SQI Interrupt Enable Clear" mask="0x1" values="INTENCLR__SQI"/>
        </register>
        <register name="INTENSET" offset="0x14" rw="RW" size="4" atomic-op="set:INTEN" initval="0x00000000" caption="Interrupt Enable Set Register">
          <bitfield name="SQI" caption="SQI Interrupt Enable Set" mask="0x1" values="INTENSET__SQI"/>
        </register>
        <register name="INTFLAG" offset="0x18" rw="RW" size="4" atomic-op="clear:INTFLAG" initval="0x00000000" caption="Interrupt Status and Clear Register">
          <bitfield name="SQI" caption="Read value reflects the state of the interrupt flag. Do not use the interrupt flag and associated mask registers if the EIP already provides similar controls for its interrupts. This feature is design for interrupts created in the SIB or EIP which do not have mask or flag bits. Write to 1 to clear the flag." mask="0x1"/>
        </register>
        <register name="SYNCBUSY" offset="0x20" rw="R" size="4" initval="0x00000000" caption="Syncbusy Register">
          <bitfield name="SWRST" caption="Software Reset Synchronization Busy" mask="0x1" values="SYNCBUSY__SWRST"/>
        </register>
        <register name="XCON1" offset="0x100" rw="RW" size="4" initval="0x202C0C00" caption="SPI XIP Control1 register">
          <bitfield name="TYPECMD" caption="SPI TYPE Command  - Single lane mode, - Dual lane mode, - Quad lane mode, - Reserved for Future use, Based on this field, the boot controller will send the command in 1/2/4 lane." mask="0x3"/>
          <bitfield name="TYPEADDR" caption="SPI TYPE Address 00 - Single lane mode ,01 - Dual lane mode ,10 - Quad lane mode ,11 - Reserved for Future use  Based on this field, the boot controller will send  the Address in 1/2/4 lane." mask="0xC"/>
          <bitfield name="TYPEMODE" caption="SPI TYPE Mode: 00 - Single lane mode, 01 - Dual lane mode, 10 - Quad lane mode, 11 - Reserved for Future use. Based on this field, the boot controller will send the Mode in 1/2/4 lane." mask="0x30"/>
          <bitfield name="TYPEDUMMY" caption="SPI TYPE DUMMY: 00 - Single lane mode ,01 - Dual lane mode,10 - Quad lane mode ,11 - Reserved for Future use. Based on this field, the boot controller will send the Dummy in 1/2/4 lane." mask="0xC0"/>
          <bitfield name="TYPEDATA" caption="SPI TYPE DATA: 00 - Single lane mode  ,01 - Dual lane mode  ,10 - Quad lane mode  ,11 - Reserved for Future use  Based on this field, the boot controller will receive the data in 1/2/4 lane." mask="0x300"/>
          <bitfield name="READOPCODE" caption="8bit opcode value for Read operation" mask="0x3FC00"/>
          <bitfield name="ADDRBYTES" caption="000  - Zero Address Bytes ,001  - 1 Address Byte ,010  - 2 Address Bytes ,011  - 3 Address Bytes ,100  - 4 Address Bytes ,101  - 111- Reserved for Future Use" mask="0x1C0000"/>
          <bitfield name="DUMMYBYTES" caption="000  - Zero Dummy bytes ,001  - Transmit one dummy byte (8?h ff) ,010  - Transmit two dummy bytes (16?h ffff) ,011  - Transmit three dummy bytes (24?h ffffff) ,111  - Transmit Seven dummy bytes" mask="0xE00000"/>
          <bitfield name="DDRCMD" caption="XIP SPI TYPE CMD DDR  0 - SDR mode, 1 - DDR mode. Based on this field, the boot controller will send  the command in SDR/DDR mode." mask="0x1000000"/>
          <bitfield name="DDRADDR" caption="XIP SPI TYPE ADDR DDR  0 - SDR mode, 1 - DDR mode. Based on this field, the boot controller will send  the address bytes in SDR/DDR mode." mask="0x2000000"/>
          <bitfield name="DDRMODE" caption="XIP SPI TYPE MODE DDR  0 - SDR mode, 1 - DDR mode. Based on this field, the boot controller will send the mode bytes in SDR/DDR mode." mask="0x4000000"/>
          <bitfield name="DDRDUMMY" caption="XIP SPI TYPE DUMMY DDR. 0 - SDR mode, 1 - DDR mode. Based on this field, the boot controller will send the dummy bytes in SDR/DDR mode." mask="0x8000000"/>
          <bitfield name="DDRDATA" caption="XIP SPI TYPE DATA DDR  0 - SDR mode, 1 - DDR mode. Based on this field, the boot controller will send  the data in SDR/DDR mode." mask="0x10000000"/>
          <bitfield name="SDRCMD" caption="SPI TYPE CMD SDR2DDR: This bit is used by the controller only when  XIP_SPI_TYPE_CMD_DDR is 1?b1 i.e., when command sent in DDR mode. 0 - The command (XIP_SPI_READ_OPCODE) will take 4 clock cycles. Data will go in both the edges. Used when Flash expecting the cmd in ddr mode. Here the command will go as 1byte only. 1- The command (XIP_SPI_READ_OPCODE) will take 8 clock cycles. Data will go in both the edges. Used when Flash expecting the cmd in sdr mode, but user wants to send in ddr mode. Here the command will go as 2bytes. The value (single byte) programmed in XIP_SPI_READ_OPCODE is replicated into 2bytes by the controller and sent on spi bus. Example for CMD SDR2DDR bit 1: Say opcode = 'h ac (1010 1100) Replicated pattern 11 00 11 00 11 11 00 00 ('h ccf0). So 1st 4 clock cycles hcc; next 4 clock cycles hf0 goes on spi bus." mask="0x20000000"/>
        </register>
        <register name="XCON2" offset="0x104" rw="RW" size="4" initval="0x000000A0" caption="SPI XIP Control2 register">
          <bitfield name="MODECODE" caption="8bit value for Mode byte" mask="0xFF"/>
          <bitfield name="MODEBYTES" caption="Mode Bytes 00 - 0 Mode Bytes , 01 - 1 Mode Byte , 10 - 2 Mode Bytes , 11 - 3 Mode Bytes" mask="0x300"/>
          <bitfield name="DEVSEL" caption="XIP SPI Device Select: This field is used to select a particular SPI device 000 - Select Device0 , 001 - Select Device1 , 010 - Select Device2 , 011 - Select Device3 , 100 - Select Device4 , 101 - Select Device5 , 110 - Select Device6 , 111 - Select Device7" mask="0x1C00"/>
        </register>
        <register name="CFG" offset="0x108" rw="RW" size="4" initval="0x01007E01" caption="SPI Configuration Register">
          <bitfield name="MODE" caption="Mode Select The default value of this field is 0. After power on reset, the controller enters boot mode. 000 - Boot mode. The CSR registers are loaded with boot strap values. 001 - PIO mode. The controller is controlled by the CPU in PIO mode. 010 - DMA mode.  011 - XIP mode. When this mode is entered the controller behaves as if executing in Place (XIP) but uses the register data to control timing. 100 - 111 - Reserved" mask="0x7"/>
          <bitfield name="CPHA" caption="Clock phase (selects the transfer format) 0 = SPICLK starts toggling at the middle of 1st data bit. 1 = SPICLK starts toggling at the start of 1st data bit." mask="0x8"/>
          <bitfield name="CPOL" caption="Clock polarity 0 = active-high SPICLK (SPICLK low is the idle state) 1 = active-low SPICLK (SPICLK high is the idle state)" mask="0x10"/>
          <bitfield name="LSBF" caption="Data format on SPI interface  0 = MSBit sent/received first. 1 = LSBit sent/received first.  This setting is supeceded by LSBF control bit in Buffer Descriptor during DMA operations." mask="0x20"/>
          <bitfield name="WP" caption="Write Protect: In single or Dual lane mode, this bit is used to drive the spiout2 signal. Whenever this bit is high, the controller drives 0 on spiout2 line and sets spimoe2 high (active only during transfer)." mask="0x200"/>
          <bitfield name="HOLD" caption="Hold: In Single or Dual lane mode, this bit is used to drive the spiout3 signal. Whenever this bit is high, the controller drives 0 on spiout3 line and sets spimoe3 high (active only during transfer)." mask="0x400"/>
          <bitfield name="BURSTEN" caption="This field is used to configure the AHB Master Burst capability. 1 - AHB INCR is enabled 0 - AHB INCR is disabled" mask="0x800"/>
          <bitfield name="AHB_BURST_INCR4_EN" caption="This field is used to configure the AHB Master Burst capability. 1 - AHB INCR4 is enabled. 0 - AHB INCR4 is disabled" mask="0x1000"/>
          <bitfield name="AHB_BURST_INCR8_EN" caption="This field is used to configure the AHB Master Burst capability. 1 - AHB INCR8 is enabled. 0 - AHB INCR8 is disabled" mask="0x2000"/>
          <bitfield name="AHB_BURST_INCR16_EN" caption="This field is used to configure the AHB Master Burst capability.  1 - AHB INCR16 is enabled.  0 - AHB INCR16 is disabled" mask="0x4000"/>
          <bitfield name="TXBUFRST" caption="Transmit FIFO Reset A reset pulse is generated when writing 1 to this bit. This bit is Auto clear and SPI Controller will clear this bit. Transmit FIFO pointers will get reset by this reset pulse. Note: Transmit FIFO reset can be done only after a transaction is complete on spi bus; however if we want to reset FIFO during  transaction, we need to go for soft reset only.Note: For Michigan Ax versions, treat as Reserved, keep 0." mask="0x20000"/>
          <bitfield name="RXBUFRST" caption="Receive FIFO Reset A reset pulse is generated when writing 1 to this bit. This bit is Auto clear and SPI Controller will clear this bit. Receive fifo pointers will get reset by this reset pulse. Note: Receive FIFO reset can be done only after a transaction is complete on spi bus; however if we want to reset FIFO during transaction, we need to go for soft reset only. Note: For Michigan Ax versions, treat as Reserved, keep 0." mask="0x40000"/>
          <bitfield name="CONBUFRST" caption="Control FIFO Reset A reset pulse is generated when writing 1 to this bit. This bit is Auto clear and SPI Controller will clear this bit. Control fifo pointers will get reset by this reset pulse. Note: Control FIFO reset can be done only after a transaction is complete on spi bus; however if we want to reset FIFO during transaction, we need to go for soft reset only. Note: For Michigan Ax versions, treat as Reserved, keep 0." mask="0x80000"/>
          <bitfield name="DATAEN" caption="Max Data Lanes 11 - Reserved, 10 - 4, 01 - 2, 00 - 1 SPI_OUT_PIN_EN[3:0] output pins are controlled by writing to these bits." mask="0x300000"/>
          <bitfield name="SQIEN" caption="1 - Enabled, 0 - Disabled SPI_ON output pin is controlled by writing to  this bit." mask="0x800000"/>
          <bitfield name="CSEN" caption="1 - Chip Select is used 0 - Chip Select is not used SPI_CS[7] for  CS7, SPI_CS[6] for  CS6, SPI_CS[5] for  CS5, SPI_CS[4] for  CS4, SPI_CS[3] for  CS3, SPI_CS[2] for  CS2, SPI_CS[1] for  CS1, SPI_CS[0] for  CS0. SPI_CS_PIN_EN[7:0/3:0] output pins are  controlled by writing to these bits." mask="0xFF000000"/>
        </register>
        <register name="CON" offset="0x10C" rw="RW" size="4" initval="0x00000000" caption="SPI Control register">
          <bitfield name="TXRXCOUNT" caption="This bit specifies the total number of bytes to transmit or receive (based on CMD_INIT field). ,16?d 0 - Reserved,16?d 1 - 1byte to transmit/receive ,16?d 2 - 2bytes to transmit/receive NOTE: Count must be programmed to non-zero value prior to initiating transaction" mask="0xFFFF"/>
          <bitfield name="CMDINIT" caption="This signal indicates the command initiation mode. If it is Transmit, Commands are initiated based on writes to transmit register or the contents of TX FIFO. If the CMD_INIT is Receive, commands are initiated based on reads to Read register or RX FIFO availability. 00 = Reserved.  01 = Initiate Transmit.  10 = Initiate Receive. 11 = Reserved.  Note: If Boot mode is enabled, the default value  is 2?b10  This is NOT active status field, see SPI Status2 Reg (0x30)" mask="0x30000"/>
          <bitfield name="LANEMODE" caption="SPI Lane mode 00 - Single lane mode ,01 - Dual lane mode ,10 - Quad lane mode ,11 - Reserved for Future use" mask="0xC0000"/>
          <bitfield name="DEVSEL" caption="SPI Device Select: This field along with bit25 is used to select a particular SPI device. Note: For Michigan Ax versions, extension by bit25 is NOT used (only 4 devices are selectable, by bits 21:20 here)." mask="0x300000"/>
          <bitfield name="DASSERT" caption="Chip Select Assert 0 - CS is not de-asserted after transmission/reception of specified number of bytes in the control register 1 - CS is de-asserted after transmission/reception of specified number of bytes in the control register" mask="0x400000"/>
          <bitfield name="DDRMODE" caption="SDR_DDR: 0 - SDR mode, 1 - DDR mode. Note: For Michigan Ax versions this bit is Reserved and should be kept 0." mask="0x800000"/>
          <bitfield name="SCHECK" caption="Status Check This bit is mainly used for Programming or Erase operations. 0 - do not check status, 1 - check status. If this bit is set to 1, the hardware will issue the status command automatically after the current operation and wait for busy bit to clear. The hardware will issue the next command only after this Status check phase. Note: For Michigan Ax versions, this bit is Reserved and should be kept 0." mask="0x1000000"/>
          <bitfield name="DEV_SEL_2" caption="SPI Device Select[2]: This field along with SPI DEVICE SELECT [1:0] (bits 21:20) together is used to select a particular SPI device. Bit25 Bit21 Bit20  0 0 0 - SPI Device 0 ,0 0 1 - SPI Device 1 ,0 1 0 - SPI Device 2  ,0 1 1 - SPI Device 3, 1 0 0 - SPI Device 4 ,1 0 1 - SPI Device 5 ,1 1 0 - SPI Device 6 ,1 1 1 - SPI Device 7 Note: For Michigan Ax versions, this bit is Reserved and should be kept 0." mask="0x2000000"/>
        </register>
        <register name="CLKCON" offset="0x110" rw="RW" size="4" initval="0x00000001" caption="SPI Clock Control register">
          <bitfield name="EN" caption="This bit is set to 0 when the SPI Driver is not using the SPI Controller. The SPI  Controller should stop its internal clock to go very low power state. Still, registers  will be able to be read and written. Clock starts to oscillate when this bit is set to 1. When clock oscillation is stable, the SPI Controller will set Internal Clock Stable in this register to 1. 1 - Enable 0 - Disable" mask="0x1"/>
          <bitfield name="STABLE" caption="After Reset, this bit is set to 1 when SPI Clock  is  stable  after  writing  Internal Clock  Enable  in  this  register  to  1. The Clock  Stable  indication  will  continue unless   the   Clock   Divisor   Value   is changed, in which case it will wait until Clock is stable again. Stability is reached when the Clock Divisor period has been reached. The SPI Host Driver should wait until this bit is set to 1 (and the Enable is 1) before programming the SPI Control register. 1 - Stable 0 - Not stable" mask="0x2"/>
          <bitfield name="CLKDIV" caption="SPI Clock Frequency Select 400h - base clock divided by 2048 ,200h - base clock divided by 1024  ,100h - base clock divided by 512 ,080h - base clock divided by 256 ,040h - base clock divided by 128 ,020h - base clock divided by 64 ,010h - base clock divided by 32 ,008h - base clock divided by 16 ,004h - base clock divided by 8 ,002h - base clock divided by 4 ,001h - base clock divided by 2 ,000h - base clock Setting 000h specifies the highest frequency of the SPI Clock. NOTE:  When  DDR  mode  is  active,  the output SPI_CLK is further divided by two (so that internal clocking remains rise edge active internally)  Max output SPI_CLK for DDR is 66Mhz." mask="0x7FF00"/>
        </register>
        <register name="CMDTHR" offset="0x114" rw="RW" size="4" initval="0x00000101" caption="SPI command threshold register">
          <bitfield name="RXCMDTHR" caption="In RX initiation mode, SPI attempts to perform receive fetch operations until RX_CMD_THRES bytes of space remain in the receive buffer. If space for RX_CMD_THRES bytes is not present in the FIFO, then SPI would not initiate any transfer. RX_CMD_THRES should only be programmed when RX is not active, during IDLE or TX. Please note that if S/W performs any reads, thereby reducing the FIFO count, then HW would initiate RX transfer to get back FIFO count equal to RX_CMD_THRES. If S/W would not like any more words latched into FIFO, then command initiation mode needs to be changed to IDLE before any FIFO reads by S/W. In case of Boot/XIP mode, the SPI Controller uses the AHB Burst size, instead of RX CMD Threshold value." mask="0xFF"/>
          <bitfield name="TXCMDTHR" caption="In TX Initiation Mode, SPI Performs a transmit Operation when TX_CMD_THRES bytes are present in the TX FIFO. This should usually be set to 1 for normal flash commands, and is desired to be set to a higher value for page programming. NOTE: Value of 8?d0 should be treated as Reserved (illegal) for this field. May produce unexpected activity on SPI bus. Furthermore, values should generally be limited to EVEN values (excepting a value  of 1), and MUST be so limited in DMA mode." mask="0xFF00"/>
        </register>
        <register name="INTTHR" offset="0x118" rw="RW" size="4" initval="0x00000000" caption="SPI Interrupt Threshold register">
          <bitfield name="RXINTTHR" caption="Receive Interrupt is set when Receive FIFO CNT is larger than or equal to RX_INT_THRES Value." mask="0xFF"/>
          <bitfield name="TXINTTHR" caption="Transmit Interrupt is set when Transmit FIFO has equal or more space than TX_INT_THRES bytes." mask="0xFF00"/>
        </register>
        <register name="INTEN" offset="0x11C" rw="RW" size="4" initval="0x000000AD" caption="SPI Interrupt Enable Register">
          <bitfield name="TXEMPTYIE" caption="TX FIFO Empty Interrupt Enable." mask="0x1"/>
          <bitfield name="TXFULLIE" caption="TX FIFO Full Interrupt Enable." mask="0x2"/>
          <bitfield name="TXTHRIE" caption="Enable Interrupt to be generated when the TX FIFO has space equal to or more than TX_INT_THRES words." mask="0x4"/>
          <bitfield name="RXEMPTYIE" caption="RX FIFO Empty Interrupt Enable." mask="0x8"/>
          <bitfield name="RXFULLIE" caption="RX FIFO Full Interrupt Enable." mask="0x10"/>
          <bitfield name="RXTHRIE" caption="Enable Interrupt to be generated when the RX FIFO has data more than or equal to RX_INT_THRES words. In case of Boot/XIP mode, the power on reset value of RX buffer threshold is zero. So this bit will be set to 1, immediately after power  on reset, till a read request on the AHB Bus." mask="0x20"/>
          <bitfield name="CONFULLIE" caption="Control Buffer Full Interrupt Enable" mask="0x40"/>
          <bitfield name="CONEMPTYIE" caption="Control Buffer Empty Interrupt Enable" mask="0x80"/>
          <bitfield name="CONTHRIE" caption="Control Buffer Threshold Interrupt Enable" mask="0x100"/>
          <bitfield name="BDDONEIE" caption="Current Buffer Descriptor Interrupt Enable" mask="0x200"/>
          <bitfield name="PKTCOMPIE" caption="Packet completion Interrupt" mask="0x400"/>
          <bitfield name="DMAEIE" caption="Master Error Interrupt Enable" mask="0x800"/>
        </register>
        <register name="INTSTAT" offset="0x120" rw="RW" size="4" initval="0x000000AD" caption="SPI Interrupt Status Register">
          <bitfield name="TXEMPTYIF" caption="TX FIFO Empty Interrupt." mask="0x1"/>
          <bitfield name="TXFULLIF" caption="TX FIFO Full Interrupt." mask="0x2"/>
          <bitfield name="TXTHRIF" caption="Interrupt to be generated when the TX FIFO has space equal to or more than  TX_INT_THRES words." mask="0x4"/>
          <bitfield name="RXEMPTYIF" caption="RX FIFO Empty Interrupt." mask="0x8"/>
          <bitfield name="RXFULLIF" caption="RX FIFO Full Interrupt." mask="0x10"/>
          <bitfield name="RXTHRIF" caption="Interrupt to be generated when the RX FIFO has data more than or equal to  RX_INT_THRES words. In case of Boot/XIP mode, the power on reset value of RX buffer threshold is zero. So this bit will be set to 1, immediately after power on reset, till a read request on the AHB Bus." mask="0x20"/>
          <bitfield name="CONFULLIF" caption="Control Buffer Full Interrupt" mask="0x40"/>
          <bitfield name="CONEMPTYIF" caption="Control Buffer Empty Interrupt" mask="0x80"/>
          <bitfield name="CONTHRIF" caption="Control Buffer Threshold Interrupt" mask="0x100"/>
          <bitfield name="BDDONEIF" caption="BDP sets this bit to '1' after current buffer descriptor is processed" mask="0x200"/>
          <bitfield name="PKTCOMPIF" caption="Packet completion Interrupt" mask="0x400"/>
          <bitfield name="DMAEIF" caption="Master Error Interrupt" mask="0x800"/>
        </register>
        <register name="TXDATA" offset="0x124" rw="RW" size="4" initval="0x00000000" caption="SPI Transmit Data Register">
          <bitfield name="TXDATA" caption="Data is loaded into this register before being transmitted. Just prior to the beginning of a data transfer, the data in TX_DATA is loaded into the shift register. This register is  used as a window to write data into Transmit buffer." mask="0xFFFFFFFF"/>
        </register>
        <register name="RXDATA" offset="0x128" rw="R" size="4" atomic-op="clear:RXDATA" initval="0x00000000" caption="SPI Receive Data Register">
          <bitfield name="RXDATA" caption="At the end of a data transfer, the data in the shift register is loaded into RX_DATA register. This register is used as a window to read data from Receive buffer." mask="0xFFFFFFFF"/>
        </register>
        <register name="STAT1" offset="0x12C" rw="R" size="4" atomic-op="clear:STAT1" initval="0x01000000" caption="SPI Status1 Register">
          <bitfield name="RXBUFCNT" caption="Number of Words of Read Data in the FIFO." mask="0xFFFF"/>
          <bitfield name="TXBUFFREE" caption="Number of Words of Space available in the TX FIFO. Max value equals value of MEM_SIZE_BYTES parameter. Default value is Max" mask="0xFFFF0000"/>
        </register>
        <register name="STAT2" offset="0x130" rw="R" size="4" atomic-op="clear:STAT2" initval="0x00000000" caption="SPI status 2 register">
          <bitfield name="TXOV" caption="This bit would get set when TX FIFO OVERFLOW happens. S/W needs to monitor TX_FIFO_FREE when filling TX_FIFO to make sure TX FIFO doesn?t over flow or in case OVERFLOW bit gets set, then TX_FIFO_RST (bit 17 of SPI Configuration register) should be set which would then clear TX FIFO pointers and hence this bit would get cleared. Generally software should avoid getting into this condition." mask="0x1"/>
          <bitfield name="RXUN" caption="This bit would get set when RX FIFO UNDERFLOW happens.  S/W needs to monitor RX_FIFO_CNT when emptying RX_FIFO to make sure RX FIFO doesn?t under flow or in case UNDERFLOW bit gets set, then RX_FIFO_RST (bit 18 of SPI Configuration register) must be set which would then clear RX FIFO pointers and hence this bit would get cleared. Generally software should avoid getting into this condition." mask="0x2"/>
          <bitfield name="SQID0" caption="SPI Data bus:  This status is used to check the SPI DATA line level for Debugging. Bit3 - SPI_IO0 ,Bit4 - SPI_IO1 ,Bit5 - SPI_IO2 ,Bit6 - SPI_IO3" mask="0x8"/>
          <bitfield name="SQID1" caption="SPI Data bus:  This status is used to check the SPI DATA line level for Debugging. Bit3 - SPI_IO0 ,Bit4 - SPI_IO1 ,Bit5 - SPI_IO2 ,Bit6 - SPI_IO3" mask="0x10"/>
          <bitfield name="SQID2" caption="SPI Data bus:  This status is used to check the SPI DATA line level for Debugging. Bit3 - SPI_IO0 ,Bit4 - SPI_IO1 ,Bit5 - SPI_IO2 ,Bit6 - SPI_IO3" mask="0x20"/>
          <bitfield name="SQID3" caption="SPI Data bus:  This status is used to check the SPI DATA line level for Debugging. Bit3 - SPI_IO0 ,Bit4 - SPI_IO1 ,Bit5 - SPI_IO2 ,Bit6 - SPI_IO3" mask="0x40"/>
          <bitfield name="CONAVAIL" caption="Indicates the number of entries in Control Buffer remaining. NOTE: This field not present in Michigan Ax versions. Treat as Reserved." mask="0x380"/>
          <bitfield name="CMDSTAT" caption="Reflect the (internal state machine) CMD_INIT value. Indicates whether the controller is in Transmit/Receive/IDLE state. 2?b00 - IDLE ,2?b01 - Transmit ,2?b10 - Receive ,2?b11 - Reserved" mask="0x30000"/>
        </register>
        <register name="BDCON" offset="0x134" rw="RW" size="4" initval="0x00000000" caption="BD_CTRL Register">
          <bitfield name="DMAEN" caption="DMA Enable Bit 1 - Enabled, 0 - Disabled" mask="0x1"/>
          <bitfield name="POLLEN" caption="Setting this bit would cause Buffer Descriptor processor (BDP) to poll for descriptor valid till descriptor valid bit is set or till poll counter expires based on value programmed in BD_POLL_CTRL register." mask="0x2"/>
          <bitfield name="START" caption="Setting this bit to '1' would start BDP (Buffer Descriptor Processor) to fetch a  descriptor and hence this bit should be enabled only after all the DMA descriptor programming is done. Hardware clears this bit automatically after one clock cycle." mask="0x4"/>
        </register>
        <register name="BDCURADD" offset="0x138" rw="R" size="4" initval="0x00000000" caption="BD_CURR_ADDR Register">
          <bitfield name="BDCURRADDR" caption="This register field contains the current descriptor address being processed by Buffer Descriptor Processor (BDP)" mask="0xFFFFFFFF"/>
        </register>
        <register name="BDBASEADD" offset="0x140" rw="RW" size="4" initval="0x00000000" caption="BD_BASE_ADDR register">
          <bitfield name="BDADDR" caption="This register field contains the base address of the DMA. This register must be updated only when the DMA is IDLE." mask="0xFFFFFFFF"/>
        </register>
        <register name="BDSTAT" offset="0x144" rw="R" size="4" caption="BD_STATUS Register">
          <bitfield name="BDCON" caption="This register field contains the current Descriptor control information. Bits [31:16] of BD_CTRL field of current descriptor are indicated in this register field." mask="0xFFFF"/>
          <bitfield name="DMAACTV" caption="A value of '1' would indicate that Buffer Descriptor Processor (BDP) is not Idle. Value of '0' would indicate that BDP is in IDLE state" mask="0x10000"/>
          <bitfield name="DMASTART" caption="This register field would indicate whether DMA has started or not, if bit it set '1', then it indicates DMA start has happened. Value of '0' would indicate that DMA hasn't started." mask="0x20000"/>
          <bitfield name="BDSTATE" caption="This register field contains current BDP state :  0  IDLE, 1  Descriptor fetch Request Pending, 2  BD loading, 3  Data phase , 4  Descriptor Done, 5  Fetched BD is disabled, 6  Wait for Control Buffer Available, 7  Wait for AHB Error Acknowledgement" mask="0x3C0000"/>
        </register>
        <register name="BDPOLLCON" offset="0x148" rw="RW" size="4" caption="BD_POLL_CTRL Register">
          <bitfield name="POLLCON" caption="Number of cycles that BDP block would wait before re-fetching the Descriptor control word if the previous descriptor fetched was disabled" mask="0xFFFF"/>
        </register>
        <register name="BDTXDSTAT" offset="0x14C" rw="RW" size="4" caption="BD_TX_DMA_STATUS Register">
          <bitfield name="TXCURBUFLEN" caption="This register field gives the length of the current buffer transmit length" mask="0xFFFF"/>
          <bitfield name="TXBUFCNT" caption="This register field gives the information about the internal transmit FIFO space." mask="0xFF0000"/>
        </register>
        <register name="BDRXDSTAT" offset="0x150" rw="R" size="4" caption="BD_RX_DMA_STATUS Register">
          <bitfield name="RXCURBUFLEN" caption="This register field gives the length of the current buffer receive length" mask="0xFFFF"/>
          <bitfield name="RXBUFCNT" caption="This register field gives the information about the internal receive FIFO space." mask="0x10000"/>
        </register>
        <register name="THR" offset="0x154" rw="RW" size="4" initval="0x00000000" caption="SPI Control threshold register">
          <bitfield name="THRES" caption="SPI Control Threshold Value. SPI Control Threshold Interrupt is asserted, whenever larger than SPI Control Threshold amount of space available in SPI Control Buffer." mask="0x7"/>
        </register>
        <register name="INTSIGEN" offset="0x158" rw="RW" size="4" initval="0x000008AD" caption="SPI Interrupt Signal Enable Register">
          <bitfield name="TXEMPTYISE" caption="TX FIFO Empty Interrupt Signal Enable." mask="0x1"/>
          <bitfield name="TXFULLISE" caption="TX FIFO Full Interrupt Signal Enable." mask="0x2"/>
          <bitfield name="TXTHRISE" caption="Signal Enable Interrupt to be generated when the TX FIFO has space equal to or more than TX_INT_THRES words." mask="0x4"/>
          <bitfield name="RXEMPTYISE" caption="RX FIFO Empty Interrupt Signal Enable." mask="0x8"/>
          <bitfield name="RXFULLISE" caption="RX FIFO Full Interrupt Signal Enable." mask="0x10"/>
          <bitfield name="RXTHRISE" caption="Signal Enable Interrupt to be generated when the RX FIFO has data more than or equal to RX_INT_THRES words.  In case of Boot/XIP mode, the power on reset value of RX buffer threshold is zero. So this bit will be set to 1, immediately after power on reset, till a read request on the AHB Bus." mask="0x20"/>
          <bitfield name="CONFULLISE" caption="Control Buffer Full Interrupt Signal Enable" mask="0x40"/>
          <bitfield name="CONEMPTYISE" caption="Control Buffer Empty Interrupt Signal Enable" mask="0x80"/>
          <bitfield name="CONTHRISE" caption="Control Buffer Threshold Interrupt Signal Enable" mask="0x100"/>
          <bitfield name="BDDONEISE" caption="Current Buffer Descriptor Interrupt Signal Enable" mask="0x200"/>
          <bitfield name="PKTCOMPISE" caption="Packet completion Interrupt Signal Enable" mask="0x400"/>
          <bitfield name="DMAEISE" caption="Master Error Interrupt Signal Enable" mask="0x800"/>
        </register>
        <register name="TAPCON" offset="0x15C" rw="RW" size="4" initval="0x00110021" caption="Tap Control Register">
          <bitfield name="CLKOUTDLY" caption="Used to add delay on spi clock output.16 taps available." mask="0xF"/>
          <bitfield name="DATAOUTDLY" caption="Used to add delay on spi data outputs (1/2/4lanes). 16 taps available." mask="0xF0"/>
          <bitfield name="SDRCLKINDLY" caption="Used only in SDR mode. This field is used to add tap delay cells on the spi clock input. Based on the mode of operation (SDR Vs DDR), the controller dynamically picks the appropriate delay values  (CLK_IN_DLY_CNT Vs CLK_IN_ALT_DLY_CNT)." mask="0x3F00"/>
          <bitfield name="DDRDATINDLY" caption="Used only in DDR mode. This field is used to add tap delay cells on the data input. Based on the mode of operation (SDR Vs DDR), the controller dynamically picks the appropriate delay values (DATA_IN_ALT_DLY_CNT Vs DATA_IN_DLY_CNT)." mask="0xF0000"/>
          <bitfield name="SDRDATINDLY" caption="Used only in SDR mode. This field is used to add tap delay cells on the Data input. Based on the mode of operation (SDR Vs DDR), the controller dynamically picks the appropriate delay values (DATA_IN_ALT_DLY_CNT Vs DATA_IN_DLY_CNT)." mask="0xF00000"/>
          <bitfield name="DDRCLKINDLY" caption="Used only in DDR mode. This field is used to add tap delay cells on the spi clock input. Based on the mode of operation (SDR Vs DDR), the controller dynamically picks the appropriate delay values (CLK_IN_DLY_CNT Vs CLK_IN_ALT_DLY_CNT)." mask="0x3F000000"/>
        </register>
        <register name="MEMSTAT" offset="0x160" rw="RW" size="4" initval="0x00010005" caption="SPI Status Control Register">
          <bitfield name="STATCMD" caption="Status Data: The first byte to be sent must be in LSB. For example if the user wants to send 0F first and 0C second, then we should program 16?h0C0F." mask="0xFFFF"/>
          <bitfield name="STATBYTES" caption="No. of bytes to send: 00 - Reserved ,01 - 1 byte ,10 - 2 bytes ,11 - Reserved" mask="0x30000"/>
          <bitfield name="TYPESTAT" caption="Status Lane: Indicates the number of lanes (single/dual/quad) in which the Status command/ Read Status Register value is transmitted to /received from flash. 2?b00 - single lane, 2?b01 - dual lane, 2?b10 - quad lane" mask="0xC0000"/>
          <bitfield name="STATPOS" caption="Indicates whether the BUSY bit position in Status Register of flash is 0 or 7. 1?b0 - 0th bit position (bit 0 is valid for busy status), 1?b1 - 7th bit position (bit7 is valid for busy status) The Controller continuously reads the Status register value from flash until this bit which indicates the flash busy status goes low." mask="0x100000"/>
        </register>
        <register name="XCON3" offset="0x164" rw="RW" size="4" initval="0x00000000" caption="SPI XIP Control 3 Register">
          <bitfield name="INIT1CMD1" caption="8bit SPI Init1 Code1 value." mask="0xFF"/>
          <bitfield name="INIT1CMD2" caption="8bit SPI Init1 Code2 value." mask="0xFF00"/>
          <bitfield name="INIT1CMD3" caption="8bit SPI Init1 Code3 value." mask="0xFF0000"/>
          <bitfield name="INIT1TYPE" caption="SPI TYPE  INIT1: 00 - Single lane mode , 01 - Dual lane mode , 10 - Quad lane mode , 11 - Reserved for Future use. Based on this field, the boot controller will send the INIT1 Code in 1/2/4 lane." mask="0x3000000"/>
          <bitfield name="INIT1COUNT" caption="2bit SPI INIT1 Count. Indicates whether 1, 2 or 3 bytes of INIT1 Code value are being sent." mask="0xC000000"/>
          <bitfield name="INIT1SCHECK" caption="SPI Init1 Status Check: 0 - do not check status, 1 - check status. If this bit is set to 1, the hardware will issue the status command automatically after the current operation and wait for busy bit to clear. The hardware will issue the next command only after this Status check phase. Note: The Status Command will be formed according to the settings in the SPI Status Control Reg (@0x60)" mask="0x10000000"/>
        </register>
        <register name="XCON4" offset="0x168" rw="RW" size="4" initval="0x00000000" caption="SPI XIP Control4 Register">
          <bitfield name="INIT2CMD1" caption="8bit SPI Init2 Code1 value." mask="0xFF"/>
          <bitfield name="INIT2CMD2" caption="8bit SPI Init2 Code2 value" mask="0xFF00"/>
          <bitfield name="INIT2CMD3" caption="8bit SPI Init2 Code3 value" mask="0xFF0000"/>
          <bitfield name="INIT2TYPE" caption="SPI TYPE INIT2:  00 - Single lane mode. 01 - Dual lane mode. 10 - Quad lane mode. 11 - Reserved for Future use. Based on this field, the boot controller will send the INIT2 Code in 1/2/4 lane." mask="0x3000000"/>
          <bitfield name="INIT2COUNT" caption="2bit SPI INIT2 Count. Indicates whether 1, 2 or 3 bytes of INIT2 Code value are being sent." mask="0xC000000"/>
          <bitfield name="INIT2SCHECK" caption="SPI Init2 Status Check: 0 - do not check status 1 - check status If this bit is set to 1, the hardware will issue the status command automatically after thecurrent operation and wait for busy bit to clear. The hardware will issue the next command only after this Status check phase. Note: The Status Command will be formed according to the settings in the SPI Status  Control Reg (@0x60)" mask="0x10000000"/>
        </register>
      </register-group>
      <register-group name="SQI_DESCRIPTOR" caption="Polaris Serial Quad Interface SIB" section="hsram" aligned="4">
        <register name="BDCTRL" offset="0x0" rw="RW" size="4" caption="Buffer Descriptor Control Register">
          <bitfield name="BD_BUFLEN" caption="Buffer Descriptor Length" mask="0x1FF"/>
          <bitfield name="CBD_INT_EN" caption="Generate Interrupt after processing the current buffer descriptor" mask="0x10000"/>
          <bitfield name="PKT_INT_EN" caption="Generate Interrupt after processing the current buffer descriptor, if it is the end of the packet." mask="0x20000"/>
          <bitfield name="LIFM" caption="Indicates last data of the packet." mask="0x40000"/>
          <bitfield name="LAST_BD" caption="Last Buffer Descriptors." mask="0x80000"/>
          <bitfield name="DIR" caption="Direction of data transfer." mask="0x100000"/>
          <bitfield name="SDR_DDR" caption="SDR or DDR mode" mask="0x200000"/>
          <bitfield name="MODE" caption="Based on the mode, the controller has to transmit or receive the data in one or two or 4 lanes" mask="0xC00000"/>
          <bitfield name="SPI_DEV_SEL2" caption="SPI Device Select bit 2" mask="0x1000000"/>
          <bitfield name="LSBF" caption="Data format on SPI Data Lanes" mask="0x2000000"/>
          <bitfield name="STAT_CHECK" caption="Status Check" mask="0x8000000"/>
          <bitfield name="SPI_DEV_SEL10" caption="SPI Device Select bits 1:0" mask="0x30000000"/>
          <bitfield name="CS_ASSERT" caption="Chip Select Assert/Deassert" mask="0x40000000"/>
          <bitfield name="DESC_EN" caption="Descriptor Enable" mask="0x80000000"/>
        </register>
        <register name="BDSTATUS" offset="0x4" rw="RW" size="4" caption="Buffer Descriptor Status Register">
        </register>
        <register name="BDADDR" offset="0x8" rw="RW" size="4" caption="Buffer Descriptor Address Register">
        </register>
        <register name="BDNXTPTR" offset="0xC" rw="RW" size="4" caption="Buffer Descriptor Next Pointer Register">
        </register>
      </register-group>
      <value-group name="CTRLA__SWRST">
        <value name="LOW" caption="No reset in progress" value="0x0"/>
        <value name="HIGH" caption="Reseting the registers and EIP" value="0x1"/>
      </value-group>
      <value-group name="CTRLA__RUNSTDBY">
        <value name="LOW" caption="Module is disabled in Standby Sleep mode" value="0x0"/>
        <value name="HIGH" caption="Module continues to run in Standby Sleep mode" value="0x1"/>
      </value-group>
      <value-group name="INTENCLR__SQI">
        <value name="LOW" caption="Interrupt Enabled" value="0x0"/>
        <value name="HIGH" caption="Interrupt Disabled" value="0x1"/>
      </value-group>
      <value-group name="INTENSET__SQI">
        <value name="LOW" caption="Interrupt disabled" value="0x0"/>
        <value name="HIGH" caption="Interrupt enabled" value="0x1"/>
      </value-group>
      <value-group name="SYNCBUSY__SWRST">
        <value name="LOW" caption="SWRST synchronization is not busy" value="0x0"/>
        <value name="HIGH" caption="SWRST synchronization is busy" value="0x1"/>
      </value-group>
    </module>
    <module name="SUPC" id="03926" name2="pwr_rpmu_supc_v1" version="1b0" caption="Supply Controller">
      <register-group name="SUPC" caption="Supply Controller">
        <register name="INTENCLR" offset="0x0" rw="RW" size="4" atomic-op="clear:INTENCLR" initval="0x00000000" caption="Interrupt Enable Clear">
          <bitfield name="LVDET" caption="Low Voltage Detector Interrupt Enable" mask="0x1"/>
          <bitfield name="LVDRDY" caption="Low Voltage Detector Ready Interrupt Enable" mask="0x2"/>
          <bitfield name="ULDORDY" caption="User LDO Regulator Ready Interrupt Enable" mask="0x4"/>
          <bitfield name="ULDOOVHEAT" caption="User LDO Regulator OverHeat Interrupt Enable" mask="0x8"/>
          <bitfield name="BORVDDIOB" caption="BORVDDIOB Interrupt Enable" mask="0x10"/>
          <bitfield name="BORVDDUSB" caption="BORVDDUSB Interrupt Enable" mask="0x20"/>
          <bitfield name="ADDVREGRDY0" caption="Additional Regulator ready 0 Interrupt Enable" mask="0x100"/>
        </register>
        <register name="INTENSET" offset="0x4" rw="RW" size="4" atomic-op="set:INTENSET" initval="0x00000000" caption="Interrupt Enable Set">
          <bitfield name="LVDET" caption="Low Voltage Detector Interrupt Enable" mask="0x1"/>
          <bitfield name="LVDRDY" caption="Low Voltage Detector Ready Interrupt Enable" mask="0x2"/>
          <bitfield name="ULDORDY" caption="User LDO Regulator Ready Interrupt Enable" mask="0x4"/>
          <bitfield name="ULDOOVHEAT" caption="User LDO Regulator OverHeat Interrupt Enable" mask="0x8"/>
          <bitfield name="BORVDDIOB" caption="BORVDDIOB Interrupt Enable" mask="0x10"/>
          <bitfield name="BORVDDUSB" caption="BORVDDUSB Interrupt Enable" mask="0x20"/>
          <bitfield name="ADDVREGRDY0" caption="Additional Regulator ready 0 Interrupt Enable" mask="0x100"/>
        </register>
        <register name="INTFLAG" offset="0x8" rw="RW" size="4" atomic-op="clear:INTFLAG" initval="0x00000000" caption="Interrupt Flag Status and Clear">
          <bitfield name="LVDET" caption="Low Voltage Detector Interrupt. Set to one if VDDIO crosses the treshold voltage in the good direction according to LVD.DIR." mask="0x1"/>
          <bitfield name="LVDRDY" caption="Low Voltage Detector Ready Interrupt. Set to one if LVD is ready to operate." mask="0x2"/>
          <bitfield name="ULDORDY" caption="User LDO Regulator Ready Interrupt. Set to one if ULDO is ready meaning that output voltage is correct." mask="0x4"/>
          <bitfield name="ULDOOVHEAT" caption="User LDO Regulator OverHeat Interrupt. Is set to one if overheat condition is detected." mask="0x8"/>
          <bitfield name="BORVDDIOB" caption="BORVDDIOB Interrupt. Set to one if VDDIOB issue is detected." mask="0x10"/>
          <bitfield name="BORVDDUSB" caption="BORVDDUSB Interrupt. Set to one if VDDUSB issue is detected." mask="0x20"/>
          <bitfield name="ADDVREGRDY0" caption="Additional Regulator ready 0 Interrupt. Set to one if additionnal regulator is ready meaning that output voltage is correct." mask="0x100"/>
        </register>
        <register name="STATUS" offset="0xC" rw="R" size="4" initval="0x00000000" caption="Flag status">
          <bitfield name="LVDET" caption="Low Voltage Detector Status." mask="0x1"/>
          <bitfield name="LVDRDY" caption="Low Voltage Detector Ready Status" mask="0x2"/>
          <bitfield name="ULDORDY" caption="User LDO regulator Status. It corresponds to vreg_ready_mv signal from ULDO." mask="0x4"/>
          <bitfield name="ULDOOVHEAT" caption="User LDO Regulator OverHeat Status. It corresponds to vreg_overheat_event_mv signal from ULDO." mask="0x8"/>
          <bitfield name="BORVDDIOB" caption="BORVDDIOB Status. One if VDDIOB is OK. It corresponds to bor_vddiob_mv signal of SMOR." mask="0x10"/>
          <bitfield name="BORVDDUSB" caption="BORVDDUSB Status. One if VDDUSB is OK. It corresponds to bor_vddusb_n_mv signal of SMOR." mask="0x20"/>
          <bitfield name="ADDVREGRDY0" caption="Additional Regulator ready 0 Status. One if voltage is OK. It corresponds to vreg_ready_mv signal of additional regulator." mask="0x100"/>
        </register>
        <register name="SYNCBUSY" offset="0x10" rw="R" size="4" initval="0x00000000" caption="Synchronisation Busy">
          <bitfield name="BOR" caption="BOR Synchronization Busy" mask="0x1"/>
        </register>
        <register name="BOR" offset="0x14" rw="RW" size="4" initval="0x00000000" caption="BOR Control">
          <bitfield name="ACTION" caption="Action when Threshold Crossed" mask="0x1" values="BOR__ACTION"/>
          <bitfield name="DCBORPSEL" caption="Duty Cycle BOR Prescaler Select" mask="0x70" values="BOR__DCBORPSEL"/>
          <bitfield name="BORFILT" caption="BOR filtering" mask="0x300" values="BOR__BORFILT"/>
        </register>
        <register name="LVD" offset="0x18" rw="RW" size="4" initval="0x00000000" caption="LVD Control">
          <bitfield name="ENABLE" caption="Enable" mask="0x2"/>
          <bitfield name="DIR" caption="Direction" mask="0x4" values="LVD__DIR"/>
          <bitfield name="OEVEN" caption="Output Event Enable" mask="0x8"/>
          <bitfield name="RUNSTDBY" caption="Run during Standby" mask="0x10"/>
          <bitfield name="LEVEL" caption="Threshold Level. See &quot;pwr_smor_[nn]_v1 DOS&quot; - level section to get details." mask="0xF0000"/>
        </register>
        <register name="VREGCTRL" offset="0x1C" rw="RW" size="4" initval="0x00000000" caption="VREG Control">
          <bitfield name="VREGOUT" caption="VREG Output Control in RUN mode only. Enable by production fuse by CALSUPC.VREGOUTEN" mask="0x3" values="VREGCTRL__VREGOUT"/>
          <bitfield name="OFFSTDBY" caption="Off in Standby Control for VREGSW[N-1]. Useful for Riverside only." mask="0x4" values="VREGCTRL__OFFSTDBY"/>
          <bitfield name="LVSTDBY" caption="Low Voltage Standby Enable" mask="0x10" values="VREGCTRL__LVSTDBY"/>
          <bitfield name="LVHIB" caption="Low Voltage Hibernate Enable" mask="0x20" values="VREGCTRL__LVHIB"/>
          <bitfield name="SCAPEN" caption="Super Capacitor Charging Enable" mask="0x80"/>
          <bitfield name="CPEN" caption="Charge Pump Enable and Auto-enable." mask="0x300"/>
          <bitfield name="ULDOEN" caption="User LDO Voltage Regulator Enable" mask="0x1000"/>
          <bitfield name="ULDOSTDBY" caption="User LDO Voltage Regulator Configuration" mask="0x2000" values="VREGCTRL__ULDOSTDBY"/>
          <bitfield name="ULDOLEVEL" caption="User LDO Voltage Level Selection" mask="0xC000" values="VREGCTRL__ULDOLEVEL"/>
          <bitfield name="AVREGEN" caption="Additional Voltage Regulator Enable" mask="0x10000"/>
          <bitfield name="AVREGSTDBY" caption="Additional Voltage Regulator Configuration" mask="0x1000000" values="VREGCTRL__AVREGSTDBY"/>
        </register>
        <register name="VREFCTRL" offset="0x20" rw="RW" size="4" initval="0x00000003" caption="VREF Control">
          <bitfield name="LPSTDBY" caption="Bandgap and Regulators Low Power Standby Enable" mask="0x1" values="VREFCTRL__LPSTDBY"/>
          <bitfield name="LPHIB" caption="Bandgap and Regulators Low Power Hibernate Enable" mask="0x2" values="VREFCTRL__LPHIB"/>
          <bitfield name="TSEN" caption="Temperature Sensor Output Enable" mask="0x10"/>
        </register>
        <register name="BBPS" offset="0x24" rw="RW" size="4" initval="0x00000000" caption="Battery Backup Power Switch. This register is implemented only if SUPC_VBAT_IMPLEMENTED==1">
          <bitfield name="CONF" caption="Battery Backup Power Switch Configuration" mask="0x1" values="BBPS__CONF"/>
          <bitfield name="WKONVBATEN" caption="Wake on VBAT Enable, from Backup mode" mask="0x2"/>
          <bitfield name="WAKEEN" caption="Wake Enable" mask="0x4" values="BBPS__WAKEEN"/>
          <bitfield name="ENVBATMON" caption="Enables battery monitor" mask="0x10"/>
          <bitfield name="SELVBATMON" caption="Select VBATMON supply voltage. 0 for VDDA, and 1 for VDDBAT." mask="0x20"/>
        </register>
        <register name="BKOUT" offset="0x28" rw="RW" size="4" initval="0x00000000" caption="Backup Output Control">
          <bitfield name="EN0" caption="Enable Output" mask="0x1"/>
          <bitfield name="EN1" caption="Enable Output" mask="0x4"/>
          <bitfield name="CLR0" caption="Clear Output" mask="0x100"/>
          <bitfield name="CLR1" caption="Clear Output" mask="0x400"/>
          <bitfield name="SET0" caption="Set Output" mask="0x10000"/>
          <bitfield name="SET1" caption="Set Output" mask="0x40000"/>
          <bitfield name="TGLOM0" caption="Toggle Output Mode" mask="0x3000000" values="BKOUT__TGLOM"/>
          <bitfield name="TGLOM1" caption="Toggle Output Mode" mask="0xC000000" values="BKOUT__TGLOM"/>
        </register>
        <register name="BKIN" offset="0x2C" rw="R" size="4" initval="0x00000000" caption="Backup Input Control">
          <bitfield name="BKIN" caption="Backup Input Value" mask="0x3"/>
        </register>
      </register-group>
      <value-group name="BOR__ACTION">
        <value name="RESET" caption="The BOR generates a reset" value="0x0"/>
        <value name="BBKUP" caption="The BOR puts the device in battery backup sleep mode" value="0x1"/>
      </value-group>
      <value-group name="BOR__DCBORPSEL">
        <value name="NODIV" caption="Not Divided" value="0x0"/>
        <value name="DIV2" caption="Divide clock by 2" value="0x1"/>
        <value name="DIV4" caption="Divide clock by 4" value="0x2"/>
        <value name="DIV8" caption="Divide clock by 8" value="0x3"/>
        <value name="DIV16" caption="Divide clock by 16" value="0x4"/>
        <value name="DIV32" caption="Divide clock by 32" value="0x5"/>
        <value name="DIV64" caption="Divide clock by 64" value="0x6"/>
        <value name="DIV128" caption="Divide clock by 128" value="0x7"/>
      </value-group>
      <value-group name="BOR__BORFILT">
        <value name="NOFILT" caption="No digital filtering" value="0x0"/>
        <value name="FILT32US" caption="32us filtering" value="0x1"/>
        <value name="FILT125US" caption="125us filtering" value="0x2"/>
        <value name="FILT250US" caption="250us filtering" value="0x3"/>
      </value-group>
      <value-group name="LVD__DIR">
        <value name="rising" caption="Rising detection" value="0x0"/>
        <value name="falling" caption="Falling detection" value="0x1"/>
      </value-group>
      <value-group name="VREGCTRL__VREGOUT">
        <value name="1p2v" caption="In Active mode, VDDCORE_RAM, VDDCORE_BU, VDDCORE_SW and optionnaly VDDCORE_PLL USB are set to 1.2v." value="0x0"/>
        <value name="1p0v" caption="In Active mode, VDDCORE_RAM, VDDCORE_BU, VDDCORE_SW and optionnaly VDDCORE_PLL USB are set to 1.0v." value="0x1"/>
        <value name="0p8v" caption="In Active mode, VDDCORE_RAM, VDDCORE_BU, VDDCORE_SW and optionnaly VDDCORE_PLL USB are set to 0.8v." value="0x2"/>
      </value-group>
      <value-group name="VREGCTRL__OFFSTDBY">
        <value name="OFF" caption="In standby mode, VREGSW1,2,3 are OFF" value="0x0"/>
        <value name="ON" caption="In standby mode, VREGSW1,2,3 are ON" value="0x1"/>
      </value-group>
      <value-group name="VREGCTRL__LVSTDBY">
        <value name="1p2v" caption="In standby mode, VDDCORE_BU, VDDCORE_RAM, VDDCORE_SW and optionnaly VDDCOREUSB/PLL are set to 1.2v." value="0x0"/>
        <value name="0p8v" caption="In standby mode, VDDCORE_BU, VDDCORE_RAM, VDDCORE_SW and optionnaly VDDCOREUSB/PLL are set to 0.8v." value="0x1"/>
      </value-group>
      <value-group name="VREGCTRL__LVHIB">
        <value name="1p2v" caption="In Hibernate mode, VDDCORE_BU and VDDCORE_RAM are set to 1.2v." value="0x0"/>
        <value name="0p8v" caption="In Hibernate mode, VDDCORE_BU and VDDCORE_RAM are set to 0.8v" value="0x1"/>
      </value-group>
      <value-group name="VREGCTRL__ULDOSTDBY">
        <value name="OFFINSTDBY" caption="Regulator is OFF while in sleep mode equal or deeper than standby mode. It is OFF in hibernate and backup mode as well." value="0x0"/>
        <value name="ONINSTDBY" caption="Regulator is ON in Standby mode. is OFF from Hibernate mode. It is OFF in backup mode as well." value="0x1"/>
      </value-group>
      <value-group name="VREGCTRL__ULDOLEVEL">
        <value name="1p2v" caption="Vout = 1.2v" value="0x0"/>
        <value name="1p5v" caption="Vout = 1.5v" value="0x1"/>
        <value name="1p8v" caption="Vout = 1.8v" value="0x2"/>
        <value name="2p5v" caption="Vout = 2.5v" value="0x3"/>
      </value-group>
      <value-group name="VREGCTRL__AVREGSTDBY">
        <value name="OFFINSTDBY" caption="Regulator is OFF while in sleep mode equal or deeper than standby mode. It is OFF in hibernate and backup mode as well." value="0x0"/>
        <value name="ONINSTDBY" caption="Regulator is ON in Standby mode if AVREGEN bit is set. is OFF from Hibernate mode. It is OFF in backup mode as well." value="0x1"/>
      </value-group>
      <value-group name="VREFCTRL__LPSTDBY">
        <value name="FullPower" caption="In standby mode, bandgap and enabled regulator(s) are set to nominal power mode." value="0x0"/>
        <value name="LowPower" caption="In standby mode, bandgap and enabled regulator(s) are set to low power mode." value="0x1"/>
      </value-group>
      <value-group name="VREFCTRL__LPHIB">
        <value name="FullPower" caption="In hibernate mode, bandgap is set to nominal power mode. As a consequence, enabled regulator(s) are set to nominal power mode." value="0x0"/>
        <value name="LowPower" caption="In hibernate mode, bandgap is set to low power mode. As a consequence, enabled regulator(s) are set to low power mode." value="0x1"/>
      </value-group>
      <value-group name="BBPS__CONF">
        <value name="BOR" caption="The power switch is automatically handled by the BOR" value="0x0"/>
        <value name="VBAT" caption="In Backup mode, the power-switch is forced to VBAT." value="0x1"/>
      </value-group>
      <value-group name="BBPS__WAKEEN">
        <value name="DIS" caption="When exiting battery backup mode, the device goes to backup mode." value="0x0"/>
        <value name="EN" caption="When exiting battery backup mode, the device is waken-up." value="0x1"/>
      </value-group>
      <value-group name="BKOUT__TGLOM">
        <value name="DISABLE" caption="The output does not toggle." value="0x0"/>
        <value name="RTCTGL" caption="The output toggles on RTC event." value="0x1"/>
        <value name="BKUPTGL" caption="The output is set when the device enters backup mode or battery backup mode. The output should then be cleared by software." value="0x2"/>
      </value-group>
    </module>
    <module name="SysTick" id="SYSTEM_IP" version="1.0.0" caption="SysTick Timer">
      <register-group name="SysTick" caption="SysTick Timer">
        <register name="CSR" offset="0x0" rw="RW" size="4" access-size="4" caption="SysTick Control and Status Register">
          <bitfield name="ENABLE" caption="SysTick enable" mask="0x1"/>
          <bitfield name="TICKINT" caption="Tick interrupt" mask="0x2"/>
          <bitfield name="CLKSOURCE" caption="Clock source" mask="0x4"/>
          <bitfield name="COUNTFLAG" caption="Count flag" mask="0x10000"/>
        </register>
        <register name="RVR" offset="0x4" rw="RW" size="4" access-size="4" caption="SysTick Reload Value Register">
          <bitfield name="RELOAD" caption="Counter reload value" mask="0x1000000"/>
        </register>
        <register name="CVR" offset="0x8" rw="RW" size="4" access-size="4" caption="SysTick Current Value Register">
          <bitfield name="CURRENT" caption="Current counter value" mask="0x1000000"/>
        </register>
        <register name="CALIB" offset="0xC" rw="R" size="4" access-size="4" caption="SysTick Calibration Value Register">
          <bitfield name="TENMS" caption="Ten milliseconds" mask="0xFFFFFF"/>
          <bitfield name="SKEW" caption="Skew" mask="0x40000000"/>
          <bitfield name="NOREF" caption="No reference" mask="0x80000000"/>
        </register>
      </register-group>
    </module>
    <module name="TCC" id="03610" name2="tmr_tcc_u2213_v4" version="4d0" caption="Timer Counter for Control Applications">
      <register-group name="TCC" caption="Timer Counter for Control Applications">
        <register name="CTRLA" offset="0x0" rw="RW" size="4" initval="0x00000000" caption="Control A">
          <bitfield name="SWRST" caption="Software Reset" mask="0x1"/>
          <bitfield name="ENABLE" caption="Enable" mask="0x2"/>
          <bitfield name="RESOLUTION" caption="Enhanced Resolution" mask="0x60" values="CTRLA__RESOLUTION"/>
          <bitfield name="PRESCALER" caption="Prescaler" mask="0x700" values="TCC_CTRLA__PRESCALER"/>
          <bitfield name="RUNSTDBY" caption="Run in Standby" mask="0x800"/>
          <bitfield name="PRESCSYNC" caption="Prescaler and Counter Synchronization Selection" mask="0x3000" values="CTRLA__PRESCSYNC"/>
          <bitfield name="ALOCK" caption="Auto Lock" mask="0x4000"/>
          <bitfield name="MSYNC" caption="Master Synchronization (only for TCC Slave Instance)" mask="0x8000"/>
          <bitfield name="FCYCLE" caption="Full Cycle" mask="0x10000"/>
          <bitfield name="DMAOS" caption="DMA One-shot Trigger Mode" mask="0x800000"/>
          <bitfield name="CPTEN0" caption="Capture Channel 0 Enable" mask="0x1000000"/>
          <bitfield name="CPTEN1" caption="Capture Channel 1 Enable" mask="0x2000000"/>
          <bitfield name="CPTEN2" caption="Capture Channel 2 Enable" mask="0x4000000"/>
          <bitfield name="CPTEN3" caption="Capture Channel 3 Enable" mask="0x8000000"/>
          <bitfield name="CPTEN4" caption="Capture Channel 4 Enable" mask="0x10000000"/>
          <bitfield name="CPTEN5" caption="Capture Channel 5 Enable" mask="0x20000000"/>
        </register>
        <register name="CTRLBCLR" offset="0x4" rw="RW" access="RWSYNC" size="1" atomic-op="clear:CTRLBCLR" initval="0x00" caption="Control B Clear">
          <bitfield name="DIR" caption="Counter Direction" mask="0x1"/>
          <bitfield name="LUPD" caption="Lock Update" mask="0x2"/>
          <bitfield name="ONESHOT" caption="One-Shot" mask="0x4"/>
          <bitfield name="IDXCMD" caption="Ramp Index Command" mask="0x18" values="CTRLBCLR__IDXCMD"/>
          <bitfield name="CMD" caption="TCC Command" mask="0xE0" values="CTRLBCLR__CMD"/>
        </register>
        <register name="CTRLBSET" offset="0x5" rw="RW" access="RWSYNC" size="1" atomic-op="set:CTRLBSET" initval="0x00" caption="Control B Set">
          <bitfield name="DIR" caption="Counter Direction" mask="0x1"/>
          <bitfield name="LUPD" caption="Lock Update" mask="0x2"/>
          <bitfield name="ONESHOT" caption="One-Shot" mask="0x4"/>
          <bitfield name="IDXCMD" caption="Ramp Index Command" mask="0x18" values="CTRLBSET__IDXCMD"/>
          <bitfield name="CMD" caption="TCC Command" mask="0xE0" values="CTRLBSET__CMD"/>
        </register>
        <register name="SYNCBUSY" offset="0x8" rw="R" size="4" initval="0x00000000" caption="Synchronization Busy">
          <bitfield name="SWRST" caption="Swrst Busy" mask="0x1"/>
          <bitfield name="ENABLE" caption="Enable Busy" mask="0x2"/>
          <bitfield name="CTRLB" caption="Ctrlb Busy" mask="0x4"/>
          <bitfield name="STATUS" caption="Status Busy" mask="0x8"/>
          <bitfield name="COUNT" caption="Count Busy" mask="0x10"/>
          <bitfield name="PATT" caption="Pattern Busy" mask="0x20"/>
          <bitfield name="WAVE" caption="Wave Busy" mask="0x40"/>
          <bitfield name="PER" caption="Period Busy" mask="0x80"/>
          <bitfield name="CC0" caption="Compare Channel 0 Busy" mask="0x100"/>
          <bitfield name="CC1" caption="Compare Channel 1 Busy" mask="0x200"/>
          <bitfield name="CC2" caption="Compare Channel 2 Busy" mask="0x400"/>
          <bitfield name="CC3" caption="Compare Channel 3 Busy" mask="0x800"/>
          <bitfield name="CC4" caption="Compare Channel 4 Busy" mask="0x1000"/>
          <bitfield name="CC5" caption="Compare Channel 5 Busy" mask="0x2000"/>
        </register>
        <register name="FCTRLA" offset="0xC" rw="RW" size="4" initval="0x00000000" caption="Recoverable Fault A Configuration">
          <bitfield name="SRC" caption="Fault A Source" mask="0x3" values="FCTRLA__SRC"/>
          <bitfield name="KEEP" caption="Fault A Keeper" mask="0x8"/>
          <bitfield name="QUAL" caption="Fault A Qualification" mask="0x10"/>
          <bitfield name="BLANK" caption="Fault A Blanking Mode" mask="0x60" values="FCTRLA__BLANK"/>
          <bitfield name="RESTART" caption="Fault A Restart" mask="0x80"/>
          <bitfield name="HALT" caption="Fault A Halt Mode" mask="0x300" values="FCTRLA__HALT"/>
          <bitfield name="CHSEL" caption="Fault A Capture Channel" mask="0xC00" values="FCTRLA__CHSEL"/>
          <bitfield name="CAPTURE" caption="Fault A Capture Action" mask="0x7000" values="FCTRLA__CAPTURE"/>
          <bitfield name="BLANKPRESC" caption="Fault A Blanking Prescaler" mask="0x8000"/>
          <bitfield name="BLANKVAL" caption="Fault A Blanking Time" mask="0xFF0000"/>
          <bitfield name="FILTERVAL" caption="Fault A Filter Value" mask="0xF000000"/>
        </register>
        <register name="FCTRLB" offset="0x10" rw="RW" size="4" initval="0x00000000" caption="Recoverable Fault B Configuration">
          <bitfield name="SRC" caption="Fault B Source" mask="0x3" values="FCTRLB__SRC"/>
          <bitfield name="KEEP" caption="Fault B Keeper" mask="0x8"/>
          <bitfield name="QUAL" caption="Fault B Qualification" mask="0x10"/>
          <bitfield name="BLANK" caption="Fault B Blanking Mode" mask="0x60" values="FCTRLB__BLANK"/>
          <bitfield name="RESTART" caption="Fault B Restart" mask="0x80"/>
          <bitfield name="HALT" caption="Fault B Halt Mode" mask="0x300" values="FCTRLB__HALT"/>
          <bitfield name="CHSEL" caption="Fault B Capture Channel" mask="0xC00" values="FCTRLB__CHSEL"/>
          <bitfield name="CAPTURE" caption="Fault B Capture Action" mask="0x7000" values="FCTRLB__CAPTURE"/>
          <bitfield name="BLANKPRESC" caption="Fault B Blanking Prescaler" mask="0x8000"/>
          <bitfield name="BLANKVAL" caption="Fault B Blanking Time" mask="0xFF0000"/>
          <bitfield name="FILTERVAL" caption="Fault B Filter Value" mask="0xF000000"/>
        </register>
        <register name="WEXCTRL" offset="0x14" rw="RW" size="4" initval="0x00000000" caption="Waveform Extension Configuration">
          <bitfield name="OTMX" caption="Output Matrix" mask="0x3"/>
          <bitfield name="DTIEN0" caption="Dead-time Insertion Generator 0 Enable" mask="0x100"/>
          <bitfield name="DTIEN1" caption="Dead-time Insertion Generator 1 Enable" mask="0x200"/>
          <bitfield name="DTIEN2" caption="Dead-time Insertion Generator 2 Enable" mask="0x400"/>
          <bitfield name="DTIEN3" caption="Dead-time Insertion Generator 3 Enable" mask="0x800"/>
          <bitfield name="DTLS" caption="Dead-time Low Side Outputs Value" mask="0xFF0000"/>
          <bitfield name="DTHS" caption="Dead-time High Side Outputs Value" mask="0xFF000000"/>
        </register>
        <register name="DRVCTRL" offset="0x18" rw="RW" size="4" initval="0x00000000" caption="Driver Control">
          <bitfield name="NRE0" caption="Non-Recoverable State 0 Output Enable" mask="0x1"/>
          <bitfield name="NRE1" caption="Non-Recoverable State 1 Output Enable" mask="0x2"/>
          <bitfield name="NRE2" caption="Non-Recoverable State 2 Output Enable" mask="0x4"/>
          <bitfield name="NRE3" caption="Non-Recoverable State 3 Output Enable" mask="0x8"/>
          <bitfield name="NRE4" caption="Non-Recoverable State 4 Output Enable" mask="0x10"/>
          <bitfield name="NRE5" caption="Non-Recoverable State 5 Output Enable" mask="0x20"/>
          <bitfield name="NRE6" caption="Non-Recoverable State 6 Output Enable" mask="0x40"/>
          <bitfield name="NRE7" caption="Non-Recoverable State 7 Output Enable" mask="0x80"/>
          <bitfield name="NRV0" caption="Non-Recoverable State 0 Output Value" mask="0x100"/>
          <bitfield name="NRV1" caption="Non-Recoverable State 1 Output Value" mask="0x200"/>
          <bitfield name="NRV2" caption="Non-Recoverable State 2 Output Value" mask="0x400"/>
          <bitfield name="NRV3" caption="Non-Recoverable State 3 Output Value" mask="0x800"/>
          <bitfield name="NRV4" caption="Non-Recoverable State 4 Output Value" mask="0x1000"/>
          <bitfield name="NRV5" caption="Non-Recoverable State 5 Output Value" mask="0x2000"/>
          <bitfield name="NRV6" caption="Non-Recoverable State 6 Output Value" mask="0x4000"/>
          <bitfield name="NRV7" caption="Non-Recoverable State 7 Output Value" mask="0x8000"/>
          <bitfield name="INVEN0" caption="Output Waveform 0 Inversion" mask="0x10000"/>
          <bitfield name="INVEN1" caption="Output Waveform 1 Inversion" mask="0x20000"/>
          <bitfield name="INVEN2" caption="Output Waveform 2 Inversion" mask="0x40000"/>
          <bitfield name="INVEN3" caption="Output Waveform 3 Inversion" mask="0x80000"/>
          <bitfield name="INVEN4" caption="Output Waveform 4 Inversion" mask="0x100000"/>
          <bitfield name="INVEN5" caption="Output Waveform 5 Inversion" mask="0x200000"/>
          <bitfield name="INVEN6" caption="Output Waveform 6 Inversion" mask="0x400000"/>
          <bitfield name="INVEN7" caption="Output Waveform 7 Inversion" mask="0x800000"/>
          <bitfield name="FILTERVAL0" caption="Non-Recoverable Fault Input 0 Filter Value" mask="0xF000000"/>
          <bitfield name="FILTERVAL1" caption="Non-Recoverable Fault Input 1 Filter Value" mask="0xF0000000"/>
        </register>
        <register name="DBGCTRL" offset="0x1E" rw="RW" size="1" initval="0x00" caption="Debug Control">
          <bitfield name="DBGRUN" caption="Debug Running Mode" mask="0x1"/>
          <bitfield name="FDDBD" caption="Fault Detection on Debug Break Detection" mask="0x4"/>
        </register>
        <register name="EVCTRL" offset="0x20" rw="RW" size="4" initval="0x00000000" caption="Event Control">
          <bitfield name="EVACT0" caption="Timer/counter Input Event0 Action" mask="0x7" values="EVCTRL__EVACT0"/>
          <bitfield name="EVACT1" caption="Timer/counter Input Event1 Action" mask="0x38" values="EVCTRL__EVACT1"/>
          <bitfield name="CNTSEL" caption="Timer/counter Output Event Mode" mask="0xC0" values="EVCTRL__CNTSEL"/>
          <bitfield name="OVFEO" caption="Overflow/Underflow Output Event Enable" mask="0x100"/>
          <bitfield name="TRGEO" caption="Retrigger Output Event Enable" mask="0x200"/>
          <bitfield name="CNTEO" caption="Timer/counter Output Event Enable" mask="0x400"/>
          <bitfield name="TCINV0" caption="Inverted Event 0 Input Enable" mask="0x1000"/>
          <bitfield name="TCINV1" caption="Inverted Event 1 Input Enable" mask="0x2000"/>
          <bitfield name="TCEI0" caption="Timer/counter Event 0 Input Enable" mask="0x4000"/>
          <bitfield name="TCEI1" caption="Timer/counter Event 1 Input Enable" mask="0x8000"/>
          <bitfield name="MCEI0" caption="Match or Capture Channel 0 Event Input Enable" mask="0x10000"/>
          <bitfield name="MCEI1" caption="Match or Capture Channel 1 Event Input Enable" mask="0x20000"/>
          <bitfield name="MCEI2" caption="Match or Capture Channel 2 Event Input Enable" mask="0x40000"/>
          <bitfield name="MCEI3" caption="Match or Capture Channel 3 Event Input Enable" mask="0x80000"/>
          <bitfield name="MCEI4" caption="Match or Capture Channel 4 Event Input Enable" mask="0x100000"/>
          <bitfield name="MCEI5" caption="Match or Capture Channel 5 Event Input Enable" mask="0x200000"/>
          <bitfield name="MCEO0" caption="Match or Capture Channel 0 Event Output Enable" mask="0x1000000"/>
          <bitfield name="MCEO1" caption="Match or Capture Channel 1 Event Output Enable" mask="0x2000000"/>
          <bitfield name="MCEO2" caption="Match or Capture Channel 2 Event Output Enable" mask="0x4000000"/>
          <bitfield name="MCEO3" caption="Match or Capture Channel 3 Event Output Enable" mask="0x8000000"/>
          <bitfield name="MCEO4" caption="Match or Capture Channel 4 Event Output Enable" mask="0x10000000"/>
          <bitfield name="MCEO5" caption="Match or Capture Channel 5 Event Output Enable" mask="0x20000000"/>
        </register>
        <register name="INTENCLR" offset="0x24" rw="RW" size="4" atomic-op="clear:INTENCLR" initval="0x00000000" caption="Interrupt Enable Clear">
          <bitfield name="OVF" caption="Overflow Interrupt Enable" mask="0x1"/>
          <bitfield name="TRG" caption="Retrigger Interrupt Enable" mask="0x2"/>
          <bitfield name="CNT" caption="Counter Interrupt Enable" mask="0x4"/>
          <bitfield name="ERR" caption="Error Interrupt Enable" mask="0x8"/>
          <bitfield name="UFS" caption="Non-Recoverable Update Fault Interrupt Enable" mask="0x400"/>
          <bitfield name="DFS" caption="Non-Recoverable Debug Fault Interrupt Enable" mask="0x800"/>
          <bitfield name="FAULTA" caption="Recoverable Fault A Interrupt Enable" mask="0x1000"/>
          <bitfield name="FAULTB" caption="Recoverable Fault B Interrupt Enable" mask="0x2000"/>
          <bitfield name="FAULT0" caption="Non-Recoverable Fault 0 Interrupt Enable" mask="0x4000"/>
          <bitfield name="FAULT1" caption="Non-Recoverable Fault 1 Interrupt Enable" mask="0x8000"/>
          <bitfield name="MC0" caption="Match or Capture Channel 0 Interrupt Enable" mask="0x10000"/>
          <bitfield name="MC1" caption="Match or Capture Channel 1 Interrupt Enable" mask="0x20000"/>
          <bitfield name="MC2" caption="Match or Capture Channel 2 Interrupt Enable" mask="0x40000"/>
          <bitfield name="MC3" caption="Match or Capture Channel 3 Interrupt Enable" mask="0x80000"/>
          <bitfield name="MC4" caption="Match or Capture Channel 4 Interrupt Enable" mask="0x100000"/>
          <bitfield name="MC5" caption="Match or Capture Channel 5 Interrupt Enable" mask="0x200000"/>
        </register>
        <register name="INTENSET" offset="0x28" rw="RW" size="4" atomic-op="set:INTENSET" initval="0x00000000" caption="Interrupt Enable Set">
          <bitfield name="OVF" caption="Overflow Interrupt Enable" mask="0x1"/>
          <bitfield name="TRG" caption="Retrigger Interrupt Enable" mask="0x2"/>
          <bitfield name="CNT" caption="Counter Interrupt Enable" mask="0x4"/>
          <bitfield name="ERR" caption="Error Interrupt Enable" mask="0x8"/>
          <bitfield name="UFS" caption="Non-Recoverable Update Fault Interrupt Enable" mask="0x400"/>
          <bitfield name="DFS" caption="Non-Recoverable Debug Fault Interrupt Enable" mask="0x800"/>
          <bitfield name="FAULTA" caption="Recoverable Fault A Interrupt Enable" mask="0x1000"/>
          <bitfield name="FAULTB" caption="Recoverable Fault B Interrupt Enable" mask="0x2000"/>
          <bitfield name="FAULT0" caption="Non-Recoverable Fault 0 Interrupt Enable" mask="0x4000"/>
          <bitfield name="FAULT1" caption="Non-Recoverable Fault 1 Interrupt Enable" mask="0x8000"/>
          <bitfield name="MC0" caption="Match or Capture Channel 0 Interrupt Enable" mask="0x10000"/>
          <bitfield name="MC1" caption="Match or Capture Channel 1 Interrupt Enable" mask="0x20000"/>
          <bitfield name="MC2" caption="Match or Capture Channel 2 Interrupt Enable" mask="0x40000"/>
          <bitfield name="MC3" caption="Match or Capture Channel 3 Interrupt Enable" mask="0x80000"/>
          <bitfield name="MC4" caption="Match or Capture Channel 4 Interrupt Enable" mask="0x100000"/>
          <bitfield name="MC5" caption="Match or Capture Channel 5 Interrupt Enable" mask="0x200000"/>
        </register>
        <register name="INTFLAG" offset="0x2C" rw="RW" size="4" atomic-op="clear:INTFLAG" initval="0x00000000" caption="Interrupt Flag Status and Clear">
          <bitfield name="OVF" caption="Overflow" mask="0x1"/>
          <bitfield name="TRG" caption="Retrigger" mask="0x2"/>
          <bitfield name="CNT" caption="Counter" mask="0x4"/>
          <bitfield name="ERR" caption="Error" mask="0x8"/>
          <bitfield name="UFS" caption="Non-Recoverable Update Fault" mask="0x400"/>
          <bitfield name="DFS" caption="Non-Recoverable Debug Fault" mask="0x800"/>
          <bitfield name="FAULTA" caption="Recoverable Fault A" mask="0x1000"/>
          <bitfield name="FAULTB" caption="Recoverable Fault B" mask="0x2000"/>
          <bitfield name="FAULT0" caption="Non-Recoverable Fault 0" mask="0x4000"/>
          <bitfield name="FAULT1" caption="Non-Recoverable Fault 1" mask="0x8000"/>
          <bitfield name="MC0" caption="Match or Capture 0" mask="0x10000"/>
          <bitfield name="MC1" caption="Match or Capture 1" mask="0x20000"/>
          <bitfield name="MC2" caption="Match or Capture 2" mask="0x40000"/>
          <bitfield name="MC3" caption="Match or Capture 3" mask="0x80000"/>
          <bitfield name="MC4" caption="Match or Capture 4" mask="0x100000"/>
          <bitfield name="MC5" caption="Match or Capture 5" mask="0x200000"/>
        </register>
        <register name="STATUS" offset="0x30" rw="RW" access="RWSYNC" size="4" initval="0x00000001" caption="Status">
          <bitfield name="STOP" caption="Stop" mask="0x1"/>
          <bitfield name="IDX" caption="Ramp" mask="0x2"/>
          <bitfield name="UFS" caption="Non-recoverable Update Fault State" mask="0x4"/>
          <bitfield name="DFS" caption="Non-Recoverable Debug Fault State" mask="0x8"/>
          <bitfield name="SLAVE" caption="Slave" mask="0x10"/>
          <bitfield name="PATTBUFV" caption="Pattern Buffer Valid" mask="0x20"/>
          <bitfield name="PERBUFV" caption="Period Buffer Valid" mask="0x80"/>
          <bitfield name="FAULTAIN" caption="Recoverable Fault A Input" mask="0x100"/>
          <bitfield name="FAULTBIN" caption="Recoverable Fault B Input" mask="0x200"/>
          <bitfield name="FAULT0IN" caption="Non-Recoverable Fault0 Input" mask="0x400"/>
          <bitfield name="FAULT1IN" caption="Non-Recoverable Fault1 Input" mask="0x800"/>
          <bitfield name="FAULTA" caption="Recoverable Fault A State" mask="0x1000"/>
          <bitfield name="FAULTB" caption="Recoverable Fault B State" mask="0x2000"/>
          <bitfield name="FAULT0" caption="Non-Recoverable Fault 0 State" mask="0x4000"/>
          <bitfield name="FAULT1" caption="Non-Recoverable Fault 1 State" mask="0x8000"/>
          <bitfield name="CCBUFV0" caption="Compare Channel 0 Buffer Valid" mask="0x10000"/>
          <bitfield name="CCBUFV1" caption="Compare Channel 1 Buffer Valid" mask="0x20000"/>
          <bitfield name="CCBUFV2" caption="Compare Channel 2 Buffer Valid" mask="0x40000"/>
          <bitfield name="CCBUFV3" caption="Compare Channel 3 Buffer Valid" mask="0x80000"/>
          <bitfield name="CCBUFV4" caption="Compare Channel 4 Buffer Valid" mask="0x100000"/>
          <bitfield name="CCBUFV5" caption="Compare Channel 5 Buffer Valid" mask="0x200000"/>
          <bitfield name="CMP0" caption="Compare Channel 0 Value" mask="0x1000000"/>
          <bitfield name="CMP1" caption="Compare Channel 1 Value" mask="0x2000000"/>
          <bitfield name="CMP2" caption="Compare Channel 2 Value" mask="0x4000000"/>
          <bitfield name="CMP3" caption="Compare Channel 3 Value" mask="0x8000000"/>
          <bitfield name="CMP4" caption="Compare Channel 4 Value" mask="0x10000000"/>
          <bitfield name="CMP5" caption="Compare Channel 5 Value" mask="0x20000000"/>
        </register>
        <register name="COUNT" offset="0x34" rw="RW" access="WSYNC" size="4" initval="0x00000000" caption="Count">
          <mode name="DEFAULT" qualifier="TCC.CTRLA.RESOLUTION" value="0"/>
          <mode name="DITH4" qualifier="TCC.CTRLA.RESOLUTION" value="1"/>
          <mode name="DITH5" qualifier="TCC.CTRLA.RESOLUTION" value="2"/>
          <mode name="DITH6" qualifier="TCC.CTRLA.RESOLUTION" value="3"/>
          <bitfield modes="DITH6" name="COUNT" caption="Counter Value" mask="0xFFFFFFC0"/>
          <bitfield modes="DITH5" name="COUNT" caption="Counter Value" mask="0xFFFFFFE0"/>
          <bitfield modes="DITH4" name="COUNT" caption="Counter Value" mask="0xFFFFFFF0"/>
          <bitfield modes="DEFAULT" name="COUNT" caption="Counter Value" mask="0xFFFFFFFF"/>
        </register>
        <register name="PATT" offset="0x38" rw="RW" access="WSYNC" size="2" initval="0x0000" caption="Pattern">
          <bitfield name="PGE0" caption="Pattern Generator 0 Output Enable" mask="0x1"/>
          <bitfield name="PGE1" caption="Pattern Generator 1 Output Enable" mask="0x2"/>
          <bitfield name="PGE2" caption="Pattern Generator 2 Output Enable" mask="0x4"/>
          <bitfield name="PGE3" caption="Pattern Generator 3 Output Enable" mask="0x8"/>
          <bitfield name="PGE4" caption="Pattern Generator 4 Output Enable" mask="0x10"/>
          <bitfield name="PGE5" caption="Pattern Generator 5 Output Enable" mask="0x20"/>
          <bitfield name="PGE6" caption="Pattern Generator 6 Output Enable" mask="0x40"/>
          <bitfield name="PGE7" caption="Pattern Generator 7 Output Enable" mask="0x80"/>
          <bitfield name="PGV0" caption="Pattern Generator 0 Output Value" mask="0x100"/>
          <bitfield name="PGV1" caption="Pattern Generator 1 Output Value" mask="0x200"/>
          <bitfield name="PGV2" caption="Pattern Generator 2 Output Value" mask="0x400"/>
          <bitfield name="PGV3" caption="Pattern Generator 3 Output Value" mask="0x800"/>
          <bitfield name="PGV4" caption="Pattern Generator 4 Output Value" mask="0x1000"/>
          <bitfield name="PGV5" caption="Pattern Generator 5 Output Value" mask="0x2000"/>
          <bitfield name="PGV6" caption="Pattern Generator 6 Output Value" mask="0x4000"/>
          <bitfield name="PGV7" caption="Pattern Generator 7 Output Value" mask="0x8000"/>
        </register>
        <register name="WAVE" offset="0x3C" rw="RW" access="WSYNC" size="4" initval="0x00000000" caption="Waveform Control">
          <bitfield name="WAVEGEN" caption="Waveform Generation" mask="0x7" values="TCC_WAVE__WAVEGEN"/>
          <bitfield name="RAMP" caption="Ramp Mode" mask="0x30" values="WAVE__RAMP"/>
          <bitfield name="CIPEREN" caption="Circular period Enable" mask="0x80"/>
          <bitfield name="CICCEN0" caption="Circular Channel 0 Enable" mask="0x100"/>
          <bitfield name="CICCEN1" caption="Circular Channel 1 Enable" mask="0x200"/>
          <bitfield name="CICCEN2" caption="Circular Channel 2 Enable" mask="0x400"/>
          <bitfield name="CICCEN3" caption="Circular Channel 3 Enable" mask="0x800"/>
          <bitfield name="POL0" caption="Channel 0 Polarity" mask="0x10000"/>
          <bitfield name="POL1" caption="Channel 1 Polarity" mask="0x20000"/>
          <bitfield name="POL2" caption="Channel 2 Polarity" mask="0x40000"/>
          <bitfield name="POL3" caption="Channel 3 Polarity" mask="0x80000"/>
          <bitfield name="POL4" caption="Channel 4 Polarity" mask="0x100000"/>
          <bitfield name="POL5" caption="Channel 5 Polarity" mask="0x200000"/>
          <bitfield name="SWAP0" caption="Swap DTI Output Pair 0" mask="0x1000000"/>
          <bitfield name="SWAP1" caption="Swap DTI Output Pair 1" mask="0x2000000"/>
          <bitfield name="SWAP2" caption="Swap DTI Output Pair 2" mask="0x4000000"/>
          <bitfield name="SWAP3" caption="Swap DTI Output Pair 3" mask="0x8000000"/>
        </register>
        <register name="PER" offset="0x40" rw="RW" access="WSYNC" size="4" initval="0xFFFFFFFF" caption="Period">
          <mode name="DEFAULT" qualifier="TCC.CTRLA.RESOLUTION" value="0"/>
          <mode name="DITH4" qualifier="TCC.CTRLA.RESOLUTION" value="1"/>
          <mode name="DITH5" qualifier="TCC.CTRLA.RESOLUTION" value="2"/>
          <mode name="DITH6" qualifier="TCC.CTRLA.RESOLUTION" value="3"/>
          <bitfield modes="DITH4" name="DITHER" caption="Dithering Cycle Number" mask="0xF"/>
          <bitfield modes="DITH5" name="DITHER" caption="Dithering Cycle Number" mask="0x1F"/>
          <bitfield modes="DITH6" name="DITHER" caption="Dithering Cycle Number" mask="0x3F"/>
          <bitfield modes="DITH6" name="PER" caption="Period Value" mask="0xFFFFFFC0"/>
          <bitfield modes="DITH5" name="PER" caption="Period Value" mask="0xFFFFFFE0"/>
          <bitfield modes="DITH4" name="PER" caption="Period Value" mask="0xFFFFFFF0"/>
          <bitfield modes="DEFAULT" name="PER" caption="Period Value" mask="0xFFFFFFFF"/>
        </register>
        <register name="CC" offset="0x44" rw="RW" access="WSYNC" size="4" count="6" initval="0x00000000" caption="Compare and Capture">
          <mode name="DEFAULT" qualifier="TCC.CTRLA.RESOLUTION" value="0"/>
          <mode name="DITH4" qualifier="TCC.CTRLA.RESOLUTION" value="1"/>
          <mode name="DITH5" qualifier="TCC.CTRLA.RESOLUTION" value="2"/>
          <mode name="DITH6" qualifier="TCC.CTRLA.RESOLUTION" value="3"/>
          <bitfield modes="DITH4" name="DITHER" caption="Dithering Cycle Number" mask="0xF"/>
          <bitfield modes="DITH5" name="DITHER" caption="Dithering Cycle Number" mask="0x1F"/>
          <bitfield modes="DITH6" name="DITHER" caption="Dithering Cycle Number" mask="0x3F"/>
          <bitfield modes="DITH6" name="CC" caption="Channel Compare/Capture Value" mask="0xFFFFFFC0"/>
          <bitfield modes="DITH5" name="CC" caption="Channel Compare/Capture Value" mask="0xFFFFFFE0"/>
          <bitfield modes="DITH4" name="CC" caption="Channel Compare/Capture Value" mask="0xFFFFFFF0"/>
          <bitfield modes="DEFAULT" name="CC" caption="Channel Compare/Capture Value" mask="0xFFFFFFFF"/>
        </register>
        <register name="PATTBUF" offset="0x64" rw="RW" access="WSYNC" size="2" initval="0x0000" caption="Pattern Buffer">
          <bitfield name="PGEB0" caption="Pattern Generation 0 Output Enable Buffer" mask="0x1"/>
          <bitfield name="PGEB1" caption="Pattern Generation 1 Output Enable Buffer" mask="0x2"/>
          <bitfield name="PGEB2" caption="Pattern Generation 2 Output Enable Buffer" mask="0x4"/>
          <bitfield name="PGEB3" caption="Pattern Generation 3 Output Enable Buffer" mask="0x8"/>
          <bitfield name="PGEB4" caption="Pattern Generation 4 Output Enable Buffer" mask="0x10"/>
          <bitfield name="PGEB5" caption="Pattern Generation 5 Output Enable Buffer" mask="0x20"/>
          <bitfield name="PGEB6" caption="Pattern Generation 6 Output Enable Buffer" mask="0x40"/>
          <bitfield name="PGEB7" caption="Pattern Generation 7 Output Enable Buffer" mask="0x80"/>
          <bitfield name="PGVB0" caption="Pattern Generation 0 Output Value Buffer" mask="0x100"/>
          <bitfield name="PGVB1" caption="Pattern Generation 1 Output Value Buffer" mask="0x200"/>
          <bitfield name="PGVB2" caption="Pattern Generation 2 Output Value Buffer" mask="0x400"/>
          <bitfield name="PGVB3" caption="Pattern Generation 3 Output Value Buffer" mask="0x800"/>
          <bitfield name="PGVB4" caption="Pattern Generation 4 Output Value Buffer" mask="0x1000"/>
          <bitfield name="PGVB5" caption="Pattern Generation 5 Output Value Buffer" mask="0x2000"/>
          <bitfield name="PGVB6" caption="Pattern Generation 6 Output Value Buffer" mask="0x4000"/>
          <bitfield name="PGVB7" caption="Pattern Generation 7 Output Value Buffer" mask="0x8000"/>
        </register>
        <register name="PERBUF" offset="0x6C" rw="RW" access="WSYNC" size="4" initval="0xFFFFFFFF" caption="Period Buffer">
          <mode name="DEFAULT" qualifier="TCC.CTRLA.RESOLUTION" value="0"/>
          <mode name="DITH4" qualifier="TCC.CTRLA.RESOLUTION" value="1"/>
          <mode name="DITH5" qualifier="TCC.CTRLA.RESOLUTION" value="2"/>
          <mode name="DITH6" qualifier="TCC.CTRLA.RESOLUTION" value="3"/>
          <bitfield modes="DITH4" name="DITHERBUF" caption="Dithering Buffer Cycle Number" mask="0xF"/>
          <bitfield modes="DITH5" name="DITHERBUF" caption="Dithering Buffer Cycle Number" mask="0x1F"/>
          <bitfield modes="DITH6" name="DITHERBUF" caption="Dithering Buffer Cycle Number" mask="0x3F"/>
          <bitfield modes="DITH6" name="PERBUF" caption="Period Buffer Value" mask="0xFFFFFFC0"/>
          <bitfield modes="DITH5" name="PERBUF" caption="Period Buffer Value" mask="0xFFFFFFE0"/>
          <bitfield modes="DITH4" name="PERBUF" caption="Period Buffer Value" mask="0xFFFFFFF0"/>
          <bitfield modes="DEFAULT" name="PERBUF" caption="Period Buffer Value" mask="0xFFFFFFFF"/>
        </register>
        <register name="CCBUF" offset="0x70" rw="RW" access="WSYNC" size="4" count="6" initval="0x00000000" caption="Compare and Capture Buffer">
          <mode name="DEFAULT" qualifier="TCC.CTRLA.RESOLUTION" value="0"/>
          <mode name="DITH4" qualifier="TCC.CTRLA.RESOLUTION" value="1"/>
          <mode name="DITH5" qualifier="TCC.CTRLA.RESOLUTION" value="2"/>
          <mode name="DITH6" qualifier="TCC.CTRLA.RESOLUTION" value="3"/>
          <bitfield modes="DITH4" name="DITHERBUF" caption="Channel Compare/Capture Buffer Value" mask="0xF"/>
          <bitfield modes="DITH5" name="DITHERBUF" caption="Dithering Buffer Cycle Number" mask="0x1F"/>
          <bitfield modes="DITH6" name="DITHERBUF" caption="Dithering Buffer Cycle Number" mask="0x3F"/>
          <bitfield modes="DITH6" name="CCBUF" caption="Channel Compare/Capture Buffer Value" mask="0xFFFFFFC0"/>
          <bitfield modes="DITH5" name="CCBUF" caption="Channel Compare/Capture Buffer Value" mask="0xFFFFFFE0"/>
          <bitfield modes="DITH4" name="CCBUF" caption="Dithering Buffer Cycle Number" mask="0xFFFFFFF0"/>
          <bitfield modes="DEFAULT" name="CCBUF" caption="Channel Compare/Capture Buffer Value" mask="0xFFFFFFFF"/>
        </register>
      </register-group>
      <value-group name="CTRLA__RESOLUTION">
        <value name="NONE" caption="Dithering is disabled" value="0"/>
        <value name="DITH4" caption="Dithering is done every 16 PWM frames" value="1"/>
        <value name="DITH5" caption="Dithering is done every 32 PWM frames" value="2"/>
        <value name="DITH6" caption="Dithering is done every 64 PWM frames" value="3"/>
      </value-group>
      <value-group name="TCC_CTRLA__PRESCALER">
        <value name="DIV1" caption="No division" value="0"/>
        <value name="DIV2" caption="Divide by 2" value="1"/>
        <value name="DIV4" caption="Divide by 4" value="2"/>
        <value name="DIV8" caption="Divide by 8" value="3"/>
        <value name="DIV16" caption="Divide by 16" value="4"/>
        <value name="DIV64" caption="Divide by 64" value="5"/>
        <value name="DIV256" caption="Divide by 256" value="6"/>
        <value name="DIV1024" caption="Divide by 1024" value="7"/>
      </value-group>
      <value-group name="CTRLA__PRESCSYNC">
        <value name="GCLK" caption="Reload or reset counter on next GCLK" value="0"/>
        <value name="PRESC" caption="Reload or reset counter on next prescaler clock" value="1"/>
        <value name="RESYNC" caption="Reload or reset counter on next GCLK and reset prescaler counter" value="2"/>
      </value-group>
      <value-group name="CTRLBCLR__IDXCMD">
        <value name="DISABLE" caption="Command disabled: Index toggles between cycles A and B" value="0"/>
        <value name="SET" caption="Set index: cycle B will be forced in the next cycle" value="1"/>
        <value name="CLEAR" caption="Clear index: cycle A will be forced in the next cycle" value="2"/>
        <value name="HOLD" caption="Hold index: the next cycle will be the same as the current cycle" value="3"/>
      </value-group>
      <value-group name="CTRLBCLR__CMD">
        <value name="NONE" caption="No action" value="0"/>
        <value name="RETRIGGER" caption="Clear start, restart or retrigger" value="1"/>
        <value name="STOP" caption="Force stop" value="2"/>
        <value name="UPDATE" caption="Force update or double buffered registers" value="3"/>
        <value name="READSYNC" caption="Force COUNT read synchronization" value="4"/>
        <value name="DMAOS" caption="One-shot DMA trigger" value="5"/>
      </value-group>
      <value-group name="CTRLBSET__IDXCMD">
        <value name="DISABLE" caption="Command disabled: Index toggles between cycles A and B" value="0"/>
        <value name="SET" caption="Set index: cycle B will be forced in the next cycle" value="1"/>
        <value name="CLEAR" caption="Clear index: cycle A will be forced in the next cycle" value="2"/>
        <value name="HOLD" caption="Hold index: the next cycle will be the same as the current cycle" value="3"/>
      </value-group>
      <value-group name="CTRLBSET__CMD">
        <value name="NONE" caption="No action" value="0"/>
        <value name="RETRIGGER" caption="Clear start, restart or retrigger" value="1"/>
        <value name="STOP" caption="Force stop" value="2"/>
        <value name="UPDATE" caption="Force update or double buffered registers" value="3"/>
        <value name="READSYNC" caption="Force COUNT read synchronization" value="4"/>
        <value name="DMAOS" caption="One-shot DMA trigger" value="5"/>
      </value-group>
      <value-group name="FCTRLA__SRC">
        <value name="DISABLE" caption="Fault input disabled" value="0"/>
        <value name="ENABLE" caption="MCEx (x=0,1) event input" value="1"/>
        <value name="INVERT" caption="Inverted MCEx (x=0,1) event input" value="2"/>
        <value name="ALTFAULT" caption="Alternate fault (A or B) state at the end of the previous period" value="3"/>
      </value-group>
      <value-group name="FCTRLA__BLANK">
        <value name="START" caption="Blanking applied from start of the ramp" value="0"/>
        <value name="RISE" caption="Blanking applied from rising edge of the output waveform" value="1"/>
        <value name="FALL" caption="Blanking applied from falling edge of the output waveform" value="2"/>
        <value name="BOTH" caption="Blanking applied from each toggle of the output waveform" value="3"/>
      </value-group>
      <value-group name="FCTRLA__HALT">
        <value name="DISABLE" caption="Halt action disabled" value="0"/>
        <value name="HW" caption="Hardware halt action" value="1"/>
        <value name="SW" caption="Software halt action" value="2"/>
        <value name="NR" caption="Non-recoverable fault" value="3"/>
      </value-group>
      <value-group name="FCTRLA__CHSEL">
        <value name="CC0" caption="Capture value stored in channel 0" value="0"/>
        <value name="CC1" caption="Capture value stored in channel 1" value="1"/>
        <value name="CC2" caption="Capture value stored in channel 2" value="2"/>
        <value name="CC3" caption="Capture value stored in channel 3" value="3"/>
      </value-group>
      <value-group name="FCTRLA__CAPTURE">
        <value name="DISABLE" caption="No capture" value="0"/>
        <value name="CAPT" caption="Capture on fault" value="1"/>
        <value name="CAPTMIN" caption="Minimum capture" value="2"/>
        <value name="CAPTMAX" caption="Maximum capture" value="3"/>
        <value name="LOCMIN" caption="Minimum local detection" value="4"/>
        <value name="LOCMAX" caption="Maximum local detection" value="5"/>
        <value name="DERIV0" caption="Minimum and maximum local detection" value="6"/>
        <value name="CAPTMARK" caption="Capture with ramp index as MSB value" value="7"/>
      </value-group>
      <value-group name="FCTRLB__SRC">
        <value name="DISABLE" caption="Fault input disabled" value="0"/>
        <value name="ENABLE" caption="MCEx (x=0,1) event input" value="1"/>
        <value name="INVERT" caption="Inverted MCEx (x=0,1) event input" value="2"/>
        <value name="ALTFAULT" caption="Alternate fault (A or B) state at the end of the previous period" value="3"/>
      </value-group>
      <value-group name="FCTRLB__BLANK">
        <value name="START" caption="Blanking applied from start of the ramp" value="0"/>
        <value name="RISE" caption="Blanking applied from rising edge of the output waveform" value="1"/>
        <value name="FALL" caption="Blanking applied from falling edge of the output waveform" value="2"/>
        <value name="BOTH" caption="Blanking applied from each toggle of the output waveform" value="3"/>
      </value-group>
      <value-group name="FCTRLB__HALT">
        <value name="DISABLE" caption="Halt action disabled" value="0"/>
        <value name="HW" caption="Hardware halt action" value="1"/>
        <value name="SW" caption="Software halt action" value="2"/>
        <value name="NR" caption="Non-recoverable fault" value="3"/>
      </value-group>
      <value-group name="FCTRLB__CHSEL">
        <value name="CC0" caption="Capture value stored in channel 0" value="0"/>
        <value name="CC1" caption="Capture value stored in channel 1" value="1"/>
        <value name="CC2" caption="Capture value stored in channel 2" value="2"/>
        <value name="CC3" caption="Capture value stored in channel 3" value="3"/>
      </value-group>
      <value-group name="FCTRLB__CAPTURE">
        <value name="DISABLE" caption="No capture" value="0"/>
        <value name="CAPT" caption="Capture on fault" value="1"/>
        <value name="CAPTMIN" caption="Minimum capture" value="2"/>
        <value name="CAPTMAX" caption="Maximum capture" value="3"/>
        <value name="LOCMIN" caption="Minimum local detection" value="4"/>
        <value name="LOCMAX" caption="Maximum local detection" value="5"/>
        <value name="DERIV0" caption="Minimum and maximum local detection" value="6"/>
        <value name="CAPTMARK" caption="Capture with ramp index as MSB value" value="7"/>
      </value-group>
      <value-group name="EVCTRL__EVACT0">
        <value name="OFF" caption="Event action disabled" value="0"/>
        <value name="RETRIGGER" caption="Start, restart or re-trigger counter on event" value="1"/>
        <value name="COUNTEV" caption="Count on event" value="2"/>
        <value name="START" caption="Start counter on event" value="3"/>
        <value name="INC" caption="Increment counter on event" value="4"/>
        <value name="COUNT" caption="Count on active state of asynchronous event" value="5"/>
        <value name="STAMP" caption="Stamp capture" value="6"/>
        <value name="FAULT" caption="Non-recoverable fault" value="7"/>
      </value-group>
      <value-group name="EVCTRL__EVACT1">
        <value name="OFF" caption="Event action disabled" value="0"/>
        <value name="RETRIGGER" caption="Re-trigger counter on event" value="1"/>
        <value name="DIR" caption="Direction control" value="2"/>
        <value name="STOP" caption="Stop counter on event" value="3"/>
        <value name="DEC" caption="Decrement counter on event" value="4"/>
        <value name="PWP" caption="Period capture value in CC1 register, pulse width capture value in CC0 register" value="6"/>
        <value name="FAULT" caption="Non-recoverable fault" value="7"/>
      </value-group>
      <value-group name="EVCTRL__CNTSEL">
        <value name="START" caption="An interrupt/event is generated when a new counter cycle starts" value="0"/>
        <value name="END" caption="An interrupt/event is generated when a counter cycle ends" value="1"/>
        <value name="BOUNDARY" caption="An interrupt/event is generated when a new counter cycle starts or a counter cycle ends" value="3"/>
      </value-group>
      <value-group name="TCC_WAVE__WAVEGEN">
        <value name="NFRQ" caption="Normal frequency" value="0"/>
        <value name="MFRQ" caption="Match frequency" value="1"/>
        <value name="NPWM" caption="Normal PWM" value="2"/>
        <value name="DPWM" caption="Dual compare PWM" value="3"/>
        <value name="DSCRITICAL" caption="Dual-slope critical" value="4"/>
        <value name="DSBOTTOM" caption="Dual-slope with interrupt/event condition when COUNT reaches ZERO" value="5"/>
        <value name="DSBOTH" caption="Dual-slope with interrupt/event condition when COUNT reaches ZERO or TOP" value="6"/>
        <value name="DSTOP" caption="Dual-slope with interrupt/event condition when COUNT reaches TOP" value="7"/>
      </value-group>
      <value-group name="WAVE__RAMP">
        <value name="RAMP1" caption="RAMP1 operation" value="0"/>
        <value name="RAMP2A" caption="Alternative RAMP2 operation" value="1"/>
        <value name="RAMP2" caption="RAMP2 operation" value="2"/>
        <value name="RAMP2C" caption="Critical RAMP2 operation" value="3"/>
        <value name="RAMP2CS" caption="Critical Swapped RAMP2 operation" value="4"/>
      </value-group>
    </module>
    <module name="TPIU" id="SYSTEM_IP" version="1.0.0" caption="Trace Port Interface Unit">
      <register-group name="TPIU" caption="Trace Port Interface Unit">
        <register name="SSPSR" offset="0x0" rw="RW" size="4" access-size="4" caption="TPIU Supported Parallel Port Sizes Register">
          <bitfield name="SWIDTH" caption="Supported widths - 1" mask="0xFFFFFFFF"/>
        </register>
        <register name="CSPSR" offset="0x4" rw="RW" size="4" access-size="4" caption="TPIU Current Parallel Port Sizes Register">
          <bitfield name="CWIDTH" caption="Current parallel trace port widthi - 1" mask="0xFFFFFFFF"/>
        </register>
        <register name="ACPR" offset="0x10" rw="RW" size="4" access-size="4" caption="TPIU Asynchronous Clock Prescaler Register">
          <bitfield name="SWOSCALER" caption="SWO baud rate prescaler" mask="0xFFFF"/>
        </register>
        <register name="SPPR" offset="0xF0" rw="RW" size="4" access-size="4" caption="TPIU Selected Pin Protocol Register">
          <bitfield name="TXMODE" caption="" mask="0x3" values="SPPR__TXMODE"/>
        </register>
        <register name="FFSR" offset="0x300" rw="R" size="4" access-size="4" caption="TPIU Formatter and Flush Status Register">
          <bitfield name="FInProg" caption="Flush in progress" mask="0x1"/>
          <bitfield name="FtStopped" caption="Formatter stopped" mask="0x2"/>
          <bitfield name="TCPresent" caption="TRACECTL pin is present" mask="0x4"/>
          <bitfield name="FtNonStop" caption="Non-stop formatter" mask="0x8"/>
        </register>
        <register name="FFCR" offset="0x304" rw="RW" size="4" access-size="4" initval="0x00000000" caption="TPIU Formatter and Flush Control Register">
          <bitfield name="EnFmt" caption="Output formatting mode" mask="0x3" values="FFCR__EnFmt"/>
          <bitfield name="FOnMan" caption="Flush On Manual" mask="0x40"/>
          <bitfield name="TrigIn" caption="Trigger input asserted" mask="0x100"/>
        </register>
        <register name="PSCR" offset="0x308" rw="RW" size="4" access-size="4" caption="TPIU Periodic Synchronization Control Register">
          <bitfield name="PSCount" caption="Periodic Synchronization Count" mask="0x1F"/>
        </register>
        <register name="LAR" offset="0xFB0" rw="W" size="4" access-size="4" caption="TPIU Software Lock Access Register">
          <bitfield name="KEY" caption="Lock access control" mask="0xFFFFFFFF" values="LAR__KEY"/>
        </register>
        <register name="LSR" offset="0xFB4" rw="R" size="4" access-size="4" caption="TPIU Software Lock Status Register">
          <bitfield name="SLI" caption="Software Lock implemented" mask="0x1"/>
          <bitfield name="SLK" caption="Software Lock status" mask="0x2"/>
          <bitfield name="nTT" caption="Not thirty-two bit" mask="0x4"/>
        </register>
        <register name="DEVID" offset="0xFC8" rw="R" size="4" access-size="4" caption="TPIU Device Identifier Register">
          <bitfield name="DWTENA" caption="" mask="0x1000000"/>
        </register>
        <register name="DEVTYPE" offset="0xFCC" rw="R" size="4" access-size="4" caption="TPIU Device Type Register">
          <bitfield name="MAJOR" caption="Major type" mask="0xF"/>
          <bitfield name="SUB" caption="Sub-type" mask="0xF0"/>
        </register>
        <register name="PIDR4" offset="0xFD0" rw="R" size="4" access-size="4" caption="TPIU Peripheral Identification Register 4">
          <bitfield name="DES_2" caption="JEP106 continuation code" mask="0xF"/>
          <bitfield name="SIZE" caption="4KB count" mask="0xF0"/>
        </register>
        <register name="PIDR5" offset="0xFD4" rw="R" size="4" access-size="4" initval="0x00000000" caption="TPIU Peripheral Identification Register 5">
        </register>
        <register name="PIDR6" offset="0xFD8" rw="R" size="4" access-size="4" initval="0x00000000" caption="TPIU Peripheral Identification Register 6">
        </register>
        <register name="PIDR7" offset="0xFDC" rw="R" size="4" access-size="4" initval="0x00000000" caption="TPIU Peripheral Identification Register 7">
        </register>
        <register name="PIDR0" offset="0xFE0" rw="R" size="4" access-size="4" caption="TPIU Peripheral Identification Register 0">
          <bitfield name="PART_0" caption="Part number bits[7:0]" mask="0xFF"/>
        </register>
        <register name="PIDR1" offset="0xFE4" rw="R" size="4" access-size="4" caption="TPIU Peripheral Identification Register 1">
          <bitfield name="PART_1" caption="Part number bits[11:8]" mask="0xF"/>
          <bitfield name="DES_0" caption="JEP106 identification code bits [3:0]" mask="0xF0"/>
        </register>
        <register name="PIDR2" offset="0xFE8" rw="R" size="4" access-size="4" caption="TPIU Peripheral Identification Register 2">
          <bitfield name="DES_1" caption="JEP106 identification code bits[6:4]" mask="0x7"/>
          <bitfield name="JEDEC" caption="JEDEC assignee value is used" mask="0x8"/>
          <bitfield name="REVISION" caption="Component revision" mask="0xF0"/>
        </register>
        <register name="PIDR3" offset="0xFEC" rw="R" size="4" access-size="4" caption="TPIU Peripheral Identification Register 3">
          <bitfield name="CMOD" caption="Customer Modified" mask="0xF"/>
          <bitfield name="REVAND" caption="RevAnd" mask="0xF0"/>
        </register>
        <register name="CIDR0" offset="0xFF0" rw="R" size="4" access-size="4" initval="0x0000000D" caption="TPIU Component Identification Register 0">
          <bitfield name="PRMBL_0" caption="CoreSight component identification preamble" mask="0xFF"/>
        </register>
        <register name="CIDR1" offset="0xFF4" rw="R" size="4" access-size="4" initval="0x00000090" caption="TPIU Component Identification Register 1">
          <bitfield name="PRMBL_1" caption="CoreSight component identification preamble" mask="0xF"/>
          <bitfield name="CLASS" caption="CoreSight component class" mask="0xF0"/>
        </register>
        <register name="CIDR2" offset="0xFF8" rw="R" size="4" access-size="4" initval="0x00000005" caption="TPIU Component Identification Register 2">
          <bitfield name="PRMBL_2" caption="CoreSight component identification preamble" mask="0xFF"/>
        </register>
        <register name="CIDR3" offset="0xFFC" rw="R" size="4" access-size="4" initval="0x000000B1" caption="TPIU Component Identification Register 3">
          <bitfield name="PRMBL_3" caption="CoreSight component identification preamble" mask="0xFF"/>
        </register>
      </register-group>
      <value-group name="SPPR__TXMODE">
        <value name="PARALLEL" caption="Parallel trace port mode" value="0"/>
        <value name="MAN" caption="Asynchronous SWO, using Manchester encoding" value="1"/>
        <value name="NRZ" caption="Asynchronous SWO, using NRZ encoding" value="2"/>
      </value-group>
      <value-group name="FFCR__EnFmt">
        <value name="BYPASS" caption="Disable formatting" value="0"/>
        <value name="CONT" caption="Continuous formatting and embed triggers and null cycles" value="2"/>
      </value-group>
      <value-group name="LAR__KEY">
        <value name="UNLOCK" caption="Unlock key value" value="0xC5ACCE55"/>
      </value-group>
    </module>
    <module name="TRAM" id="03938" name2="drm_tram_u2801_v2" version="2a0" caption="TrustRAM">
      <register-group name="TRAM" caption="TrustRAM">
        <register name="CTRLA" offset="0x0" rw="RW" size="4" initval="0x00000000" caption="Control">
          <bitfield name="SWRST" caption="Software Reset" mask="0x1"/>
          <bitfield name="ENABLE" caption="Enable" mask="0x2"/>
          <bitfield name="TAMPERS" caption="Tamper Erase" mask="0x10"/>
          <bitfield name="DRP" caption="Data Remanence Prevention" mask="0x40"/>
          <bitfield name="SILACC" caption="Silent Access" mask="0x80"/>
        </register>
        <register name="INTENCLR" offset="0x4" rw="RW" size="4" atomic-op="clear:INTENCLR" initval="0x00000000" caption="Interrupt Enable Clear">
          <bitfield name="ERR" caption="TrustRAM Readout Error Interrupt Enable" mask="0x1"/>
          <bitfield name="DRP" caption="Data Remanence Prevention Ended Interrupt Enable" mask="0x2"/>
        </register>
        <register name="INTENSET" offset="0x8" rw="RW" size="4" atomic-op="set:INTENSET" initval="0x00000000" caption="Interrupt Enable Set">
          <bitfield name="ERR" caption="TrustRAM Readout Error Interrupt Enable" mask="0x1"/>
          <bitfield name="DRP" caption="Data Remanence Prevention Ended Interrupt Enable" mask="0x2"/>
        </register>
        <register name="INTFLAG" offset="0xC" rw="RW" size="4" atomic-op="clear:INTFLAG" initval="0x00000000" caption="Interrupt Flag Status and Clear">
          <bitfield name="ERR" caption="TrustRAM Readout Error" mask="0x1"/>
          <bitfield name="DRP" caption="Data Remanence Prevention Ended" mask="0x2"/>
        </register>
        <register name="STATUS" offset="0x10" rw="R" size="4" initval="0x00000000" caption="Status">
          <bitfield name="RAMINV" caption="RAM Inversion Bit" mask="0x1"/>
          <bitfield name="DRP" caption="Data Remanence Prevention Ongoing" mask="0x2"/>
        </register>
        <register name="SYNCBUSY" offset="0x14" rw="R" size="4" initval="0x00000000" caption="Synchronization Busy Status">
          <bitfield name="SWRST" caption="Software Reset Busy" mask="0x1"/>
          <bitfield name="ENABLE" caption="Enable Busy" mask="0x2"/>
        </register>
        <register name="DSCC" offset="0x18" rw="W" size="4" initval="0x00000000" caption="Data Scramble Control">
          <bitfield name="DSCKEY" caption="Data Scramble Key" mask="0x3FFFFFFF"/>
          <bitfield name="DSCEN" caption="Data Scramble Enable" mask="0x80000000"/>
        </register>
        <register name="PERMW" offset="0x1C" rw="W" size="4" initval="0x00000000" caption="Permutation Write">
          <bitfield name="DATA" caption="Permutation Scrambler Data Input" mask="0x7"/>
        </register>
        <register name="PERMR" offset="0x20" rw="R" size="4" initval="0x00000000" caption="Permutation Read">
          <bitfield name="DATA" caption="Permutation Scrambler Data Output" mask="0x7"/>
        </register>
        <register name="RAM" offset="0x1000" rw="RW" size="4" count="2048" initval="0x00000000" caption="TrustRAM">
          <bitfield name="DATA" caption="Trust RAM Data" mask="0xFFFFFFFF"/>
        </register>
      </register-group>
    </module>
    <module name="TRNG" id="03597" name2="math_trng_u2242_v1" version="1d0" caption="True Random Generator">
      <register-group name="TRNG" caption="True Random Generator">
        <register name="CTRLA" offset="0x0" rw="RW" size="1" initval="0x00" caption="Control A">
          <bitfield name="ENABLE" caption="Enable" mask="0x2"/>
          <bitfield name="RUNSTDBY" caption="Run in Standby" mask="0x40"/>
        </register>
        <register name="EVCTRL" offset="0x4" rw="RW" size="1" initval="0x00" caption="Event Control">
          <bitfield name="DATARDYEO" caption="Data Ready Event Output" mask="0x1"/>
        </register>
        <register name="INTENCLR" offset="0x8" rw="RW" size="1" atomic-op="clear:INTENCLR" initval="0x00" caption="Interrupt Enable Clear">
          <bitfield name="DATARDY" caption="Data Ready Interrupt Enable" mask="0x1"/>
        </register>
        <register name="INTENSET" offset="0x9" rw="RW" size="1" atomic-op="set:INTENSET" initval="0x00" caption="Interrupt Enable Set">
          <bitfield name="DATARDY" caption="Data Ready Interrupt Enable" mask="0x1"/>
        </register>
        <register name="INTFLAG" offset="0xA" rw="RW" size="1" atomic-op="clear:INTFLAG" initval="0x00" caption="Interrupt Flag Status and Clear">
          <bitfield name="DATARDY" caption="Data Ready Interrupt Flag" mask="0x1"/>
        </register>
        <register name="DATA" offset="0x20" rw="R" size="4" caption="Output Data">
          <bitfield name="DATA" caption="Output Data" mask="0xFFFFFFFF"/>
        </register>
      </register-group>
    </module>
    <module name="USB" id="03613" name2="usb_u2222_v1" version="1d0" caption="Full-Speed Universal Serial Bus">
      <register-group name="DEVICE_DESC_BANK" size="0x10">
        <mode name="DEVICE" qualifier="USB.CTRLA.MODE" value="0" caption="USB is Device"/>
        <register modes="DEVICE" name="ADDR" offset="0x0" rw="RW" size="4" caption="DEVICE_DESC_BANK Endpoint Bank, Adress of Data Buffer">
          <bitfield name="ADDR" caption="Adress of data buffer" mask="0xFFFFFFFF"/>
        </register>
        <register modes="DEVICE" name="PCKSIZE" offset="0x4" rw="RW" size="4" caption="DEVICE_DESC_BANK Endpoint Bank, Packet Size">
          <bitfield name="BYTE_COUNT" caption="Byte Count" mask="0x3FFF"/>
          <bitfield name="MULTI_PACKET_SIZE" caption="Multi Packet In or Out size" mask="0xFFFC000"/>
          <bitfield name="SIZE" caption="Enpoint size" mask="0x70000000"/>
          <bitfield name="AUTO_ZLP" caption="Automatic Zero Length Packet" mask="0x80000000"/>
        </register>
        <register modes="DEVICE" name="EXTREG" offset="0x8" rw="RW" size="2" caption="DEVICE_DESC_BANK Endpoint Bank, Extended">
          <bitfield name="SUBPID" caption="SUBPID field send with extended token" mask="0xF"/>
          <bitfield name="VARIABLE" caption="Variable field send with extended token" mask="0x7FF0"/>
        </register>
        <register modes="DEVICE" name="STATUS_BK" offset="0xA" rw="RW" size="1" caption="DEVICE_DESC_BANK Enpoint Bank, Status of Bank">
          <bitfield name="CRCERR" caption="CRC Error Status" mask="0x1"/>
          <bitfield name="ERRORFLOW" caption="Error Flow Status" mask="0x2"/>
        </register>
      </register-group>
      <register-group name="HOST_DESC_BANK" size="0x10">
        <mode name="HOST" qualifier="USB.CTRLA.MODE" value="1" caption="USB is Host"/>
        <register modes="HOST" name="ADDR" offset="0x0" rw="RW" size="4" caption="HOST_DESC_BANK Host Bank, Adress of Data Buffer">
          <bitfield name="ADDR" caption="Adress of data buffer" mask="0xFFFFFFFF"/>
        </register>
        <register modes="HOST" name="PCKSIZE" offset="0x4" rw="RW" size="4" caption="HOST_DESC_BANK Host Bank, Packet Size">
          <bitfield name="BYTE_COUNT" caption="Byte Count" mask="0x3FFF"/>
          <bitfield name="MULTI_PACKET_SIZE" caption="Multi Packet In or Out size" mask="0xFFFC000"/>
          <bitfield name="SIZE" caption="Pipe size" mask="0x70000000"/>
          <bitfield name="AUTO_ZLP" caption="Automatic Zero Length Packet" mask="0x80000000"/>
        </register>
        <register modes="HOST" name="EXTREG" offset="0x8" rw="RW" size="2" caption="HOST_DESC_BANK Host Bank, Extended">
          <bitfield name="SUBPID" caption="SUBPID field send with extended token" mask="0xF"/>
          <bitfield name="VARIABLE" caption="Variable field send with extended token" mask="0x7FF0"/>
        </register>
        <register modes="HOST" name="STATUS_BK" offset="0xA" rw="RW" size="1" caption="HOST_DESC_BANK Host Bank, Status of Bank">
          <bitfield name="CRCERR" caption="CRC Error Status" mask="0x1"/>
          <bitfield name="ERRORFLOW" caption="Error Flow Status" mask="0x2"/>
        </register>
        <register modes="HOST" name="CTRL_PIPE" offset="0xC" rw="RW" size="2" initval="0x0000" caption="HOST_DESC_BANK Host Bank, Host Control Pipe">
          <bitfield name="PDADDR" caption="Pipe Device Adress" mask="0x7F"/>
          <bitfield name="PEPNUM" caption="Pipe Endpoint Number" mask="0xF00"/>
          <bitfield name="PERMAX" caption="Pipe Error Max Number" mask="0xF000"/>
        </register>
        <register modes="HOST" name="STATUS_PIPE" offset="0xE" rw="RW" size="2" caption="HOST_DESC_BANK Host Bank, Host Status Pipe">
          <bitfield name="DTGLER" caption="Data Toggle Error" mask="0x1"/>
          <bitfield name="DAPIDER" caption="Data PID Error" mask="0x2"/>
          <bitfield name="PIDER" caption="PID Error" mask="0x4"/>
          <bitfield name="TOUTER" caption="Time Out Error" mask="0x8"/>
          <bitfield name="CRC16ER" caption="CRC16 Error" mask="0x10"/>
          <bitfield name="ERCNT" caption="Pipe Error Count" mask="0xE0"/>
        </register>
      </register-group>
      <register-group name="DEVICE_ENDPOINT" size="0x20">
        <mode name="DEVICE" qualifier="USB.CTRLA.MODE" value="0" caption="USB is Device"/>
        <register modes="DEVICE" name="EPCFG" offset="0x0" rw="RW" size="1" initval="0x00" caption="DEVICE_ENDPOINT End Point Configuration">
          <bitfield name="EPTYPE0" caption="End Point Type0" mask="0x7"/>
          <bitfield name="EPTYPE1" caption="End Point Type1" mask="0x70"/>
          <bitfield name="NYETDIS" caption="NYET Token Disable" mask="0x80"/>
        </register>
        <register modes="DEVICE" name="EPSTATUSCLR" offset="0x4" rw="W" size="1" atomic-op="clear:EPSTATUS" initval="0x00" caption="DEVICE_ENDPOINT End Point Pipe Status Clear">
          <bitfield name="DTGLOUT" caption="Data Toggle OUT Clear" mask="0x1"/>
          <bitfield name="DTGLIN" caption="Data Toggle IN Clear" mask="0x2"/>
          <bitfield name="CURBK" caption="Current Bank Clear" mask="0x4"/>
          <bitfield name="STALLRQ0" caption="Stall 0 Request Clear" mask="0x10"/>
          <bitfield name="STALLRQ1" caption="Stall 1 Request Clear" mask="0x20"/>
          <bitfield name="BK0RDY" caption="Bank 0 Ready Clear" mask="0x40"/>
          <bitfield name="BK1RDY" caption="Bank 1 Ready Clear" mask="0x80"/>
        </register>
        <register modes="DEVICE" name="EPSTATUSSET" offset="0x5" rw="W" size="1" atomic-op="set:EPSTATUS" initval="0x00" caption="DEVICE_ENDPOINT End Point Pipe Status Set">
          <bitfield name="DTGLOUT" caption="Data Toggle OUT Set" mask="0x1"/>
          <bitfield name="DTGLIN" caption="Data Toggle IN Set" mask="0x2"/>
          <bitfield name="CURBK" caption="Current Bank Set" mask="0x4"/>
          <bitfield name="STALLRQ0" caption="Stall 0 Request Set" mask="0x10"/>
          <bitfield name="STALLRQ1" caption="Stall 1 Request Set" mask="0x20"/>
          <bitfield name="BK0RDY" caption="Bank 0 Ready Set" mask="0x40"/>
          <bitfield name="BK1RDY" caption="Bank 1 Ready Set" mask="0x80"/>
        </register>
        <register modes="DEVICE" name="EPSTATUS" offset="0x6" rw="R" size="1" initval="0x00" caption="DEVICE_ENDPOINT End Point Pipe Status">
          <bitfield name="DTGLOUT" caption="Data Toggle Out" mask="0x1"/>
          <bitfield name="DTGLIN" caption="Data Toggle In" mask="0x2"/>
          <bitfield name="CURBK" caption="Current Bank" mask="0x4"/>
          <bitfield name="STALLRQ0" caption="Stall 0 Request" mask="0x10"/>
          <bitfield name="STALLRQ1" caption="Stall 1 Request" mask="0x20"/>
          <bitfield name="BK0RDY" caption="Bank 0 ready" mask="0x40"/>
          <bitfield name="BK1RDY" caption="Bank 1 ready" mask="0x80"/>
        </register>
        <register modes="DEVICE" name="EPINTFLAG" offset="0x7" rw="RW" size="1" atomic-op="clear:EPINTFLAG" initval="0x00" caption="DEVICE_ENDPOINT End Point Interrupt Flag">
          <bitfield name="TRCPT0" caption="Transfer Complete 0" mask="0x1"/>
          <bitfield name="TRCPT1" caption="Transfer Complete 1" mask="0x2"/>
          <bitfield name="TRFAIL0" caption="Error Flow 0" mask="0x4"/>
          <bitfield name="TRFAIL1" caption="Error Flow 1" mask="0x8"/>
          <bitfield name="RXSTP" caption="Received Setup" mask="0x10"/>
          <bitfield name="STALL0" caption="Stall 0 In/out" mask="0x20"/>
          <bitfield name="STALL1" caption="Stall 1 In/out" mask="0x40"/>
        </register>
        <register modes="DEVICE" name="EPINTENCLR" offset="0x8" rw="RW" size="1" atomic-op="clear:EPINTENCLR" initval="0x00" caption="DEVICE_ENDPOINT End Point Interrupt Clear Flag">
          <bitfield name="TRCPT0" caption="Transfer Complete 0 Interrupt Disable" mask="0x1"/>
          <bitfield name="TRCPT1" caption="Transfer Complete 1 Interrupt Disable" mask="0x2"/>
          <bitfield name="TRFAIL0" caption="Error Flow 0 Interrupt Disable" mask="0x4"/>
          <bitfield name="TRFAIL1" caption="Error Flow 1 Interrupt Disable" mask="0x8"/>
          <bitfield name="RXSTP" caption="Received Setup Interrupt Disable" mask="0x10"/>
          <bitfield name="STALL0" caption="Stall 0 In/Out Interrupt Disable" mask="0x20"/>
          <bitfield name="STALL1" caption="Stall 1 In/Out Interrupt Disable" mask="0x40"/>
        </register>
        <register modes="DEVICE" name="EPINTENSET" offset="0x9" rw="RW" size="1" atomic-op="set:EPINTENSET" initval="0x00" caption="DEVICE_ENDPOINT End Point Interrupt Set Flag">
          <bitfield name="TRCPT0" caption="Transfer Complete 0 Interrupt Enable" mask="0x1"/>
          <bitfield name="TRCPT1" caption="Transfer Complete 1 Interrupt Enable" mask="0x2"/>
          <bitfield name="TRFAIL0" caption="Error Flow 0 Interrupt Enable" mask="0x4"/>
          <bitfield name="TRFAIL1" caption="Error Flow 1 Interrupt Enable" mask="0x8"/>
          <bitfield name="RXSTP" caption="Received Setup Interrupt Enable" mask="0x10"/>
          <bitfield name="STALL0" caption="Stall 0 In/out Interrupt enable" mask="0x20"/>
          <bitfield name="STALL1" caption="Stall 1 In/out Interrupt enable" mask="0x40"/>
        </register>
      </register-group>
      <register-group name="HOST_PIPE" size="0x20">
        <mode name="HOST" qualifier="USB.CTRLA.MODE" value="1" caption="USB is Host"/>
        <register modes="HOST" name="PCFG" offset="0x0" rw="RW" size="1" initval="0x00" caption="HOST_PIPE End Point Configuration">
          <bitfield name="PTOKEN" caption="Pipe Token" mask="0x3"/>
          <bitfield name="BK" caption="Pipe Bank" mask="0x4"/>
          <bitfield name="PTYPE" caption="Pipe Type" mask="0x38"/>
        </register>
        <register modes="HOST" name="BINTERVAL" offset="0x3" rw="RW" size="1" initval="0x00" caption="HOST_PIPE Bus Access Period of Pipe">
          <bitfield name="BITINTERVAL" caption="Bit Interval" mask="0xFF"/>
        </register>
        <register modes="HOST" name="PSTATUSCLR" offset="0x4" rw="W" size="1" atomic-op="clear:PSTATUS" initval="0x00" caption="HOST_PIPE End Point Pipe Status Clear">
          <bitfield name="DTGL" caption="Data Toggle clear" mask="0x1"/>
          <bitfield name="CURBK" caption="Curren Bank clear" mask="0x4"/>
          <bitfield name="PFREEZE" caption="Pipe Freeze Clear" mask="0x10"/>
          <bitfield name="BK0RDY" caption="Bank 0 Ready Clear" mask="0x40"/>
          <bitfield name="BK1RDY" caption="Bank 1 Ready Clear" mask="0x80"/>
        </register>
        <register modes="HOST" name="PSTATUSSET" offset="0x5" rw="W" size="1" atomic-op="set:PSTATUS" initval="0x00" caption="HOST_PIPE End Point Pipe Status Set">
          <bitfield name="DTGL" caption="Data Toggle Set" mask="0x1"/>
          <bitfield name="CURBK" caption="Current Bank Set" mask="0x4"/>
          <bitfield name="PFREEZE" caption="Pipe Freeze Set" mask="0x10"/>
          <bitfield name="BK0RDY" caption="Bank 0 Ready Set" mask="0x40"/>
          <bitfield name="BK1RDY" caption="Bank 1 Ready Set" mask="0x80"/>
        </register>
        <register modes="HOST" name="PSTATUS" offset="0x6" rw="R" size="1" initval="0x00" caption="HOST_PIPE End Point Pipe Status">
          <bitfield name="DTGL" caption="Data Toggle" mask="0x1"/>
          <bitfield name="CURBK" caption="Current Bank" mask="0x4"/>
          <bitfield name="PFREEZE" caption="Pipe Freeze" mask="0x10"/>
          <bitfield name="BK0RDY" caption="Bank 0 ready" mask="0x40"/>
          <bitfield name="BK1RDY" caption="Bank 1 ready" mask="0x80"/>
        </register>
        <register modes="HOST" name="PINTFLAG" offset="0x7" rw="RW" size="1" atomic-op="clear:PINTFLAG" initval="0x00" caption="HOST_PIPE Pipe Interrupt Flag">
          <bitfield name="TRCPT0" caption="Transfer Complete 0 Interrupt Flag" mask="0x1"/>
          <bitfield name="TRCPT1" caption="Transfer Complete 1 Interrupt Flag" mask="0x2"/>
          <bitfield name="TRFAIL" caption="Error Flow Interrupt Flag" mask="0x4"/>
          <bitfield name="PERR" caption="Pipe Error Interrupt Flag" mask="0x8"/>
          <bitfield name="TXSTP" caption="Transmit  Setup Interrupt Flag" mask="0x10"/>
          <bitfield name="STALL" caption="Stall Interrupt Flag" mask="0x20"/>
        </register>
        <register modes="HOST" name="PINTENCLR" offset="0x8" rw="RW" size="1" atomic-op="clear:PINTENCLR" initval="0x00" caption="HOST_PIPE Pipe Interrupt Flag Clear">
          <bitfield name="TRCPT0" caption="Transfer Complete 0 Disable" mask="0x1"/>
          <bitfield name="TRCPT1" caption="Transfer Complete 1 Disable" mask="0x2"/>
          <bitfield name="TRFAIL" caption="Error Flow Interrupt Disable" mask="0x4"/>
          <bitfield name="PERR" caption="Pipe Error Interrupt Disable" mask="0x8"/>
          <bitfield name="TXSTP" caption="Transmit Setup Interrupt Disable" mask="0x10"/>
          <bitfield name="STALL" caption="Stall Inetrrupt Disable" mask="0x20"/>
        </register>
        <register modes="HOST" name="PINTENSET" offset="0x9" rw="RW" size="1" atomic-op="set:PINTENSET" initval="0x00" caption="HOST_PIPE Pipe Interrupt Flag Set">
          <bitfield name="TRCPT0" caption="Transfer Complete 0 Interrupt Enable" mask="0x1"/>
          <bitfield name="TRCPT1" caption="Transfer Complete 1 Interrupt Enable" mask="0x2"/>
          <bitfield name="TRFAIL" caption="Error Flow Interrupt Enable" mask="0x4"/>
          <bitfield name="PERR" caption="Pipe Error Interrupt Enable" mask="0x8"/>
          <bitfield name="TXSTP" caption="Transmit  Setup Interrupt Enable" mask="0x10"/>
          <bitfield name="STALL" caption="Stall Interrupt Enable" mask="0x20"/>
        </register>
      </register-group>
      <register-group name="USB" caption="Full-Speed Universal Serial Bus">
        <mode name="DEVICE" qualifier="USB.CTRLA.MODE" value="0" caption="USB is Device"/>
        <mode name="HOST" qualifier="USB.CTRLA.MODE" value="1" caption="USB is Host"/>
        <register name="CTRLA" offset="0x0" rw="RW" size="1" initval="0x00" caption="Control A">
          <bitfield name="SWRST" caption="Software Reset" mask="0x1"/>
          <bitfield name="ENABLE" caption="Enable" mask="0x2"/>
          <bitfield name="RUNSTDBY" caption="Run in Standby Mode" mask="0x4"/>
          <bitfield name="MODE" caption="Operating Mode" mask="0x80" values="CTRLA__MODE"/>
        </register>
        <register name="SYNCBUSY" offset="0x2" rw="R" size="1" initval="0x00" caption="Synchronization Busy">
          <bitfield name="SWRST" caption="Software Reset Synchronization Busy" mask="0x1"/>
          <bitfield name="ENABLE" caption="Enable Synchronization Busy" mask="0x2"/>
        </register>
        <register name="QOSCTRL" offset="0x3" rw="RW" size="1" initval="0x0F" caption="USB Quality Of Service">
          <bitfield name="CQOS" caption="Configuration Quality of Service" mask="0x3"/>
          <bitfield name="DQOS" caption="Data Quality of Service" mask="0xC"/>
        </register>
        <register modes="DEVICE" name="CTRLB" offset="0x8" rw="RW" size="2" initval="0x0001" caption="DEVICE Control B">
          <bitfield name="DETACH" caption="Detach" mask="0x1"/>
          <bitfield name="UPRSM" caption="Upstream Resume" mask="0x2"/>
          <bitfield name="SPDCONF" caption="Speed Configuration" mask="0xC" values="DEVICE_CTRLB__SPDCONF"/>
          <bitfield name="NREPLY" caption="No Reply" mask="0x10"/>
          <bitfield name="TSTJ" caption="Test mode J" mask="0x20"/>
          <bitfield name="TSTK" caption="Test mode K" mask="0x40"/>
          <bitfield name="TSTPCKT" caption="Test packet mode" mask="0x80"/>
          <bitfield name="OPMODE2" caption="Specific Operational Mode" mask="0x100"/>
          <bitfield name="GNAK" caption="Global NAK" mask="0x200"/>
          <bitfield name="LPMHDSK" caption="Link Power Management Handshake" mask="0xC00" values="DEVICE_CTRLB__LPMHDSK"/>
        </register>
        <register modes="HOST" name="CTRLB" offset="0x8" rw="RW" size="2" initval="0x0000" caption="HOST Control B">
          <bitfield name="RESUME" caption="Send USB Resume" mask="0x2"/>
          <bitfield name="SPDCONF" caption="Speed Configuration for Host" mask="0xC" values="HOST_CTRLB__SPDCONF"/>
          <bitfield name="AUTORESUME" caption="Auto Resume Enable" mask="0x10"/>
          <bitfield name="TSTJ" caption="Test mode J" mask="0x20"/>
          <bitfield name="TSTK" caption="Test mode K" mask="0x40"/>
          <bitfield name="SOFE" caption="Start of Frame Generation Enable" mask="0x100"/>
          <bitfield name="BUSRESET" caption="Send USB Reset" mask="0x200"/>
          <bitfield name="VBUSOK" caption="VBUS is OK" mask="0x400"/>
          <bitfield name="L1RESUME" caption="Send L1 Resume" mask="0x800"/>
        </register>
        <register modes="DEVICE" name="DADD" offset="0xA" rw="RW" size="1" initval="0x00" caption="DEVICE Device Address">
          <bitfield name="DADD" caption="Device Address" mask="0x7F"/>
          <bitfield name="ADDEN" caption="Device Address Enable" mask="0x80"/>
        </register>
        <register modes="HOST" name="HSOFC" offset="0xA" rw="RW" size="1" initval="0x00" caption="HOST Host Start Of Frame Control">
          <bitfield name="FLENC" caption="Frame Length Control" mask="0xF"/>
          <bitfield name="FLENCE" caption="Frame Length Control Enable" mask="0x80"/>
        </register>
        <register modes="DEVICE" name="STATUS" offset="0xC" rw="R" size="1" initval="0x40" caption="DEVICE Status">
          <bitfield name="SPEED" caption="Speed Status" mask="0xC" values="DEVICE_STATUS__SPEED"/>
          <bitfield name="LINESTATE" caption="USB Line State Status" mask="0xC0" values="DEVICE_STATUS__LINESTATE"/>
        </register>
        <register modes="HOST" name="STATUS" offset="0xC" rw="RW" size="1" initval="0x00" caption="HOST Status">
          <bitfield name="SPEED" caption="Speed Status" mask="0xC"/>
          <bitfield name="LINESTATE" caption="USB Line State Status" mask="0xC0"/>
        </register>
        <register name="FSMSTATUS" offset="0xD" rw="R" size="1" initval="0x01" caption="Finite State Machine Status">
          <bitfield name="FSMSTATE" caption="Fine State Machine Status" mask="0x7F" values="FSMSTATUS__FSMSTATE"/>
        </register>
        <register modes="DEVICE" name="FNUM" offset="0x10" rw="R" size="2" initval="0x0000" caption="DEVICE Device Frame Number">
          <bitfield name="MFNUM" caption="Micro Frame Number" mask="0x7"/>
          <bitfield name="FNUM" caption="Frame Number" mask="0x3FF8"/>
          <bitfield name="FNCERR" caption="Frame Number CRC Error" mask="0x8000"/>
        </register>
        <register modes="HOST" name="FNUM" offset="0x10" rw="RW" size="2" initval="0x0000" caption="HOST Host Frame Number">
          <bitfield name="MFNUM" caption="Micro Frame Number" mask="0x7"/>
          <bitfield name="FNUM" caption="Frame Number" mask="0x3FF8"/>
        </register>
        <register modes="HOST" name="FLENHIGH" offset="0x12" rw="R" size="1" initval="0x00" caption="HOST Host Frame Length">
          <bitfield name="FLENHIGH" caption="Frame Length" mask="0xFF"/>
        </register>
        <register modes="DEVICE" name="INTENCLR" offset="0x14" rw="RW" size="2" atomic-op="clear:INTENCLR" initval="0x0000" caption="DEVICE Device Interrupt Enable Clear">
          <bitfield name="SUSPEND" caption="Suspend Interrupt Enable" mask="0x1"/>
          <bitfield name="MSOF" caption="Micro Start of Frame Interrupt Enable in High Speed Mode" mask="0x2"/>
          <bitfield name="SOF" caption="Start Of Frame Interrupt Enable" mask="0x4"/>
          <bitfield name="EORST" caption="End of Reset Interrupt Enable" mask="0x8"/>
          <bitfield name="WAKEUP" caption="Wake Up Interrupt Enable" mask="0x10"/>
          <bitfield name="EORSM" caption="End Of Resume Interrupt Enable" mask="0x20"/>
          <bitfield name="UPRSM" caption="Upstream Resume Interrupt Enable" mask="0x40"/>
          <bitfield name="RAMACER" caption="Ram Access Interrupt Enable" mask="0x80"/>
          <bitfield name="LPMNYET" caption="Link Power Management Not Yet Interrupt Enable" mask="0x100"/>
          <bitfield name="LPMSUSP" caption="Link Power Management Suspend Interrupt Enable" mask="0x200"/>
        </register>
        <register modes="HOST" name="INTENCLR" offset="0x14" rw="RW" size="2" atomic-op="clear:INTENCLR" initval="0x0000" caption="HOST Host Interrupt Enable Clear">
          <bitfield name="HSOF" caption="Host Start Of Frame Interrupt Disable" mask="0x4"/>
          <bitfield name="RST" caption="BUS Reset Interrupt Disable" mask="0x8"/>
          <bitfield name="WAKEUP" caption="Wake Up Interrupt Disable" mask="0x10"/>
          <bitfield name="DNRSM" caption="DownStream to Device Interrupt Disable" mask="0x20"/>
          <bitfield name="UPRSM" caption="Upstream Resume from Device Interrupt Disable" mask="0x40"/>
          <bitfield name="RAMACER" caption="Ram Access Interrupt Disable" mask="0x80"/>
          <bitfield name="DCONN" caption="Device Connection Interrupt Disable" mask="0x100"/>
          <bitfield name="DDISC" caption="Device Disconnection Interrupt Disable" mask="0x200"/>
        </register>
        <register modes="DEVICE" name="INTENSET" offset="0x18" rw="RW" size="2" atomic-op="set:INTENSET" initval="0x0000" caption="DEVICE Device Interrupt Enable Set">
          <bitfield name="SUSPEND" caption="Suspend Interrupt Enable" mask="0x1"/>
          <bitfield name="MSOF" caption="Micro Start of Frame Interrupt Enable in High Speed Mode" mask="0x2"/>
          <bitfield name="SOF" caption="Start Of Frame Interrupt Enable" mask="0x4"/>
          <bitfield name="EORST" caption="End of Reset Interrupt Enable" mask="0x8"/>
          <bitfield name="WAKEUP" caption="Wake Up Interrupt Enable" mask="0x10"/>
          <bitfield name="EORSM" caption="End Of Resume Interrupt Enable" mask="0x20"/>
          <bitfield name="UPRSM" caption="Upstream Resume Interrupt Enable" mask="0x40"/>
          <bitfield name="RAMACER" caption="Ram Access Interrupt Enable" mask="0x80"/>
          <bitfield name="LPMNYET" caption="Link Power Management Not Yet Interrupt Enable" mask="0x100"/>
          <bitfield name="LPMSUSP" caption="Link Power Management Suspend Interrupt Enable" mask="0x200"/>
        </register>
        <register modes="HOST" name="INTENSET" offset="0x18" rw="RW" size="2" atomic-op="set:INTENSET" initval="0x0000" caption="HOST Host Interrupt Enable Set">
          <bitfield name="HSOF" caption="Host Start Of Frame Interrupt Enable" mask="0x4"/>
          <bitfield name="RST" caption="Bus Reset Interrupt Enable" mask="0x8"/>
          <bitfield name="WAKEUP" caption="Wake Up Interrupt Enable" mask="0x10"/>
          <bitfield name="DNRSM" caption="DownStream to the Device Interrupt Enable" mask="0x20"/>
          <bitfield name="UPRSM" caption="Upstream Resume fromthe device Interrupt Enable" mask="0x40"/>
          <bitfield name="RAMACER" caption="Ram Access Interrupt Enable" mask="0x80"/>
          <bitfield name="DCONN" caption="Link Power Management Interrupt Enable" mask="0x100"/>
          <bitfield name="DDISC" caption="Device Disconnection Interrupt Enable" mask="0x200"/>
        </register>
        <register modes="DEVICE" name="INTFLAG" offset="0x1C" rw="RW" size="2" atomic-op="clear:INTFLAG" initval="0x0000" caption="DEVICE Device Interrupt Flag">
          <bitfield name="SUSPEND" caption="Suspend" mask="0x1"/>
          <bitfield name="MSOF" caption="Micro Start of Frame in High Speed Mode" mask="0x2"/>
          <bitfield name="SOF" caption="Start Of Frame" mask="0x4"/>
          <bitfield name="EORST" caption="End of Reset" mask="0x8"/>
          <bitfield name="WAKEUP" caption="Wake Up" mask="0x10"/>
          <bitfield name="EORSM" caption="End Of Resume" mask="0x20"/>
          <bitfield name="UPRSM" caption="Upstream Resume" mask="0x40"/>
          <bitfield name="RAMACER" caption="Ram Access" mask="0x80"/>
          <bitfield name="LPMNYET" caption="Link Power Management Not Yet" mask="0x100"/>
          <bitfield name="LPMSUSP" caption="Link Power Management Suspend" mask="0x200"/>
        </register>
        <register modes="HOST" name="INTFLAG" offset="0x1C" rw="RW" size="2" atomic-op="clear:INTFLAG" initval="0x0000" caption="HOST Host Interrupt Flag">
          <bitfield name="HSOF" caption="Host Start Of Frame" mask="0x4"/>
          <bitfield name="RST" caption="Bus Reset" mask="0x8"/>
          <bitfield name="WAKEUP" caption="Wake Up" mask="0x10"/>
          <bitfield name="DNRSM" caption="Downstream" mask="0x20"/>
          <bitfield name="UPRSM" caption="Upstream Resume from the Device" mask="0x40"/>
          <bitfield name="RAMACER" caption="Ram Access" mask="0x80"/>
          <bitfield name="DCONN" caption="Device Connection" mask="0x100"/>
          <bitfield name="DDISC" caption="Device Disconnection" mask="0x200"/>
        </register>
        <register modes="DEVICE" name="EPINTSMRY" offset="0x20" rw="R" size="2" initval="0x0000" caption="DEVICE End Point Interrupt Summary">
          <bitfield name="EPINT0" caption="End Point 0 Interrupt" mask="0x1"/>
          <bitfield name="EPINT1" caption="End Point 1 Interrupt" mask="0x2"/>
          <bitfield name="EPINT2" caption="End Point 2 Interrupt" mask="0x4"/>
          <bitfield name="EPINT3" caption="End Point 3 Interrupt" mask="0x8"/>
          <bitfield name="EPINT4" caption="End Point 4 Interrupt" mask="0x10"/>
          <bitfield name="EPINT5" caption="End Point 5 Interrupt" mask="0x20"/>
          <bitfield name="EPINT6" caption="End Point 6 Interrupt" mask="0x40"/>
          <bitfield name="EPINT7" caption="End Point 7 Interrupt" mask="0x80"/>
        </register>
        <register modes="HOST" name="PINTSMRY" offset="0x20" rw="R" size="2" initval="0x0000" caption="HOST Pipe Interrupt Summary">
          <bitfield name="EPINT0" caption="Pipe 0 Interrupt" mask="0x1"/>
          <bitfield name="EPINT1" caption="Pipe 1 Interrupt" mask="0x2"/>
          <bitfield name="EPINT2" caption="Pipe 2 Interrupt" mask="0x4"/>
          <bitfield name="EPINT3" caption="Pipe 3 Interrupt" mask="0x8"/>
          <bitfield name="EPINT4" caption="Pipe 4 Interrupt" mask="0x10"/>
          <bitfield name="EPINT5" caption="Pipe 5 Interrupt" mask="0x20"/>
          <bitfield name="EPINT6" caption="Pipe 6 Interrupt" mask="0x40"/>
          <bitfield name="EPINT7" caption="Pipe 7 Interrupt" mask="0x80"/>
        </register>
        <register name="DESCADD" offset="0x24" rw="RW" size="4" initval="0x00000000" caption="Descriptor Address">
          <bitfield name="DESCADD" caption="Descriptor Address Value" mask="0xFFFFFFFF"/>
        </register>
        <register name="PADCAL" offset="0x28" rw="RW" size="2" initval="0x0000" caption="USB PAD Calibration">
          <bitfield name="TRANSP" caption="USB Pad Transp calibration" mask="0x1F"/>
          <bitfield name="TRANSN" caption="USB Pad Transn calibration" mask="0x7C0"/>
          <bitfield name="TRIM" caption="USB Pad Trim calibration" mask="0x7000"/>
        </register>
        <register-group modes="DEVICE" name="DEVICE_ENDPOINT" name-in-module="DEVICE_ENDPOINT" offset="0x100" size="0x20" count="8"/>
        <register-group modes="HOST" name="HOST_PIPE" name-in-module="HOST_PIPE" offset="0x100" size="0x20" count="8"/>
      </register-group>
      <register-group name="USB_DESCRIPTOR" caption="Full-Speed Universal Serial Bus">
        <mode name="DEVICE" qualifier="USB.CTRLA.MODE" value="0" caption="USB is Device"/>
        <mode name="HOST" qualifier="USB.CTRLA.MODE" value="1" caption="USB is Host"/>
        <register-group modes="DEVICE" name="DEVICE_DESC_BANK" name-in-module="DEVICE_DESC_BANK" offset="0x000" size="0x10" count="2"/>
        <register-group modes="HOST" name="HOST_DESC_BANK" name-in-module="HOST_DESC_BANK" offset="0x000" size="0x10" count="2"/>
      </register-group>
      <value-group name="CTRLA__MODE">
        <value name="DEVICE" caption="Device Mode" value="0"/>
        <value name="HOST" caption="Host Mode" value="1"/>
      </value-group>
      <value-group name="DEVICE_CTRLB__SPDCONF">
        <value name="FS" caption="FS : Full Speed" value="0x0"/>
        <value name="LS" caption="LS : Low Speed" value="0x1"/>
        <value name="HS" caption="HS : High Speed capable" value="0x2"/>
        <value name="HSTM" caption="HSTM: High Speed Test Mode (force high-speed mode for test mode)" value="0x3"/>
      </value-group>
      <value-group name="DEVICE_CTRLB__LPMHDSK">
        <value name="NO" caption="No handshake. LPM is not supported" value="0"/>
        <value name="ACK" caption="ACK" value="1"/>
        <value name="NYET" caption="NYET" value="2"/>
        <value name="STALL" caption="STALL" value="3"/>
      </value-group>
      <value-group name="HOST_CTRLB__SPDCONF">
        <value name="NORMAL" caption="Normal mode: the host starts in full-speed mode and performs a high-speed reset to switch to the high speed mode if the downstream peripheral is high-speed capable." value="0x0"/>
        <value name="FS" caption="Full-speed: the host remains in full-speed mode whatever is the peripheral speed capability. Relevant in UTMI mode only." value="0x3"/>
      </value-group>
      <value-group name="DEVICE_STATUS__SPEED">
        <value name="FS" caption="Full-speed mode" value="0x0"/>
        <value name="LS" caption="Low-speed mode" value="0x1"/>
        <value name="HS" caption="High-speed mode" value="0x2"/>
      </value-group>
      <value-group name="DEVICE_STATUS__LINESTATE">
        <value name="0" caption="SE0/RESET" value="0x0"/>
        <value name="1" caption="FS-J or LS-K State" value="0x1"/>
        <value name="2" caption="FS-K or LS-J State" value="0x2"/>
      </value-group>
      <value-group name="FSMSTATUS__FSMSTATE">
        <value name="OFF" caption="OFF (L3). It corresponds to the powered-off, disconnected, and disabled state" value="0x1"/>
        <value name="ON" caption="ON (L0). It corresponds to the Idle and Active states" value="0x2"/>
        <value name="SUSPEND" caption="SUSPEND (L2)" value="0x4"/>
        <value name="SLEEP" caption="SLEEP (L1)" value="0x8"/>
        <value name="DNRESUME" caption="DNRESUME. Down Stream Resume." value="0x10"/>
        <value name="UPRESUME" caption="UPRESUME. Up Stream Resume." value="0x20"/>
        <value name="RESET" caption="RESET. USB lines Reset." value="0x40"/>
      </value-group>
    </module>
    <module name="USBHS" id="03787" name2="usb_otg_2_0_ctlr_v2" version="2a0" caption="USB High Speed">
      <register-group name="DMACNT" size="0x10">
        <register name="DMACNTL" offset="0x0" rw="RW" size="4" initval="0x00000000" caption="DMA Transfer Control For Each Channel">
          <bitfield name="DMAEN" caption="dma transfer enable" mask="0x1"/>
          <bitfield name="DMADIR" caption="transfer direction" mask="0x2" values="DMACNTL__DMADIR"/>
          <bitfield name="DMAMODE" caption="transfer mode" mask="0x4" values="DMACNTL__DMAMODE"/>
          <bitfield name="DMAIE" caption="interrupt enable" mask="0x8"/>
          <bitfield name="DMAEP" caption="endpoint number this channel is assigned to" mask="0xF0"/>
          <bitfield name="DMAERR" caption="bus error bit" mask="0x100"/>
          <bitfield name="DMABRSTM" caption="burst mode" mask="0x600" values="DMACNTL__DMABRSTM"/>
        </register>
        <register name="DMAADDR" offset="0x4" rw="RW" size="4" initval="0x00000000" caption="Memory Address Of The Corresponding DMA Channel">
          <bitfield name="ADDR10" caption="Lower 2 bits of DMA memory address" mask="0x3"/>
          <bitfield name="ADDR312" caption="upper 30 bits of address" mask="0xFFFFFFFC"/>
        </register>
        <register name="DMACOUNT" offset="0x8" rw="RW" size="4" initval="0x00000000" caption="Current DMA Count Of The Transfer">
          <bitfield name="DMACOUNT" caption="current dma count of the transfer" mask="0xFFFFFFFF"/>
        </register>
      </register-group>
      <register-group name="TXFUNADDR" size="0x8">
        <register name="TXFUNCADDREP" offset="0x0" rw="RW" size="1" initval="0x00" caption="Relevant In Host Mode Only. Address Of The Target Function.">
          <bitfield name="TXFUNCADDR" caption="address of the target function" mask="0x7F"/>
        </register>
        <register name="TXHUBADDREP" offset="0x2" rw="RW" size="1" initval="0x00" caption="Relevant In Host Mode Only. HUB Address">
          <bitfield name="TXHUBADDR" caption="hub address" mask="0x7F"/>
          <bitfield name="MULTRANS" caption="hub has multiple or single translator" mask="0x80"/>
        </register>
        <register name="TXHUBPORT" offset="0x3" rw="RW" size="1" initval="0x00" caption="Relevant In Host Mode Only. HUB Address">
          <bitfield name="HUBPORT" caption="Hub Port" mask="0x7F"/>
        </register>
        <register name="RXFUNCADDREP" offset="0x4" rw="RW" size="1" initval="0x00" caption="Relevant In Host Mode Only. Address Of The Target Function.">
          <bitfield name="RXFUNCADDR" caption="address of the target function" mask="0x7F"/>
        </register>
        <register name="RXHUBADDREP" offset="0x6" rw="RW" size="1" initval="0x00" caption="Relevant In Host Mode Only. HUB Address">
          <bitfield name="RXHUBADDR" caption="hub address" mask="0x7F"/>
          <bitfield name="MULTRANS" caption="hub has multiple or single translator" mask="0x80"/>
        </register>
        <register name="RXHUBPORT" offset="0x7" rw="RW" size="1" initval="0x00" caption="Relevant In Host Mode Only. HUB Address">
          <bitfield name="HUBPORT" caption="Hub Port" mask="0x7F"/>
        </register>
      </register-group>
      <register-group name="USBHS" caption="USB High Speed">
        <mode name="ENDPOINTX" qualifier="USBHS.INDEX.SELEP" value="1" caption="Endpont 1-15 are selected. INDEX.SELEP value needs to be greater than 0"/>
        <mode name="ENDPOINT0" qualifier="USBHS.INDEX.SELEP" value="0" caption="Endpont 0 is selected"/>
        <register name="CTRLA" offset="0x0" rw="RW" size="4" initval="0x00000000" caption="USBHS Control Register A. (All bits except ENABLE and SWRST are Enable protected)">
          <bitfield name="SWRST" caption="USBHS Software Reset" mask="0x1"/>
          <bitfield name="ENABLE" caption="USBHS Enable" mask="0x2"/>
          <bitfield name="IDVAL" caption="Override Valud of ID" mask="0x100"/>
          <bitfield name="IDOVEN" caption="ID Source Select" mask="0x200"/>
          <bitfield name="REFCLKSEL" caption="Select USB PLL Reference Clock  Speed" mask="0x400"/>
        </register>
        <register name="CTRLB" offset="0x4" rw="RW" size="4" initval="0x00000000" caption="USBHS Control Register B">
          <bitfield name="BLANK" caption="Blank the wakeup monitoring for a specific real time" mask="0xFFFFF" values="CTRLB__BLANK"/>
        </register>
        <register name="CTRLC" offset="0x8" rw="RW" size="4" initval="0x00000000" caption="USBHS Control Register C">
          <bitfield name="T1MSEN" caption="REFCLK and SUSPENDM override" mask="0x10"/>
        </register>
        <register name="INTENCLR" offset="0xC" rw="RW" size="4" atomic-op="clear:INTENCLR" initval="0x00000000" caption="USBHS Interrupt Enable Clear Register">
          <bitfield name="WAKEUP" caption="Clear USCORE Detaction Interrupt Enable" mask="0x1"/>
          <bitfield name="RESUME" caption="Clear Resume Interrupt Enable" mask="0x2"/>
          <bitfield name="USB" caption="Clear USBCORE General Interrupt Enable" mask="0x4"/>
          <bitfield name="DMA" caption="Clear DMA Interrupt Enable" mask="0x8"/>
          <bitfield name="T1MS" caption="Clear T1MS Interrupt Enable" mask="0x10"/>
          <bitfield name="PHYRDY" caption="Clear PHYRDY Interrupt Enable" mask="0x20"/>
        </register>
        <register name="INTENSET" offset="0x10" rw="RW" size="4" atomic-op="set:INTENSET" initval="0x00000000" caption="USBHS Interrupt Enable Clear Register">
          <bitfield name="WAKEUP" caption="USCORE Detaction Interrupt Enable" mask="0x1"/>
          <bitfield name="RESUME" caption="Resume Interrupt Enable" mask="0x2"/>
          <bitfield name="USB" caption="USBCORE General Interrupt Enable" mask="0x4"/>
          <bitfield name="DMA" caption="DMA Interrupt Enable" mask="0x8"/>
          <bitfield name="T1MS" caption="T1MS Interrupt Enable" mask="0x10"/>
          <bitfield name="PHYRDY" caption="PHYRDY Interrupt Enable" mask="0x20"/>
        </register>
        <register name="INTFLAG" offset="0x14" rw="RW" size="4" atomic-op="clear:INTFLAG" initval="0x00000000" caption="USBHS Interrupt Flag Register">
          <bitfield name="WAKEUP" caption="USB Activity Detection Interrupt" mask="0x1"/>
          <bitfield name="RESUME" caption="Resume Interrupt" mask="0x2"/>
          <bitfield name="USB" caption="USBCORE General Interrupt" mask="0x4"/>
          <bitfield name="DMA" caption="DMA Interrupt" mask="0x8"/>
          <bitfield name="T1MS" caption="Timer 1ms Tick Interrupt" mask="0x10"/>
          <bitfield name="PHYRDY" caption="PHY Ready Interrupt" mask="0x20"/>
        </register>
        <register name="STATUS" offset="0x18" rw="R" size="4" initval="0x00000000" caption="USBHS Status Register">
          <bitfield name="PHYRDY" caption="PHY Is Ready for USBCORE Activity" mask="0x1"/>
          <bitfield name="PHYON" caption="Power On of PHY Complete" mask="0x2"/>
          <bitfield name="VREGRDY" caption="USB Voltage Regulator Status" mask="0x4"/>
        </register>
        <register name="SYNCBUSY" offset="0x1C" rw="R" size="4" initval="0x00000000" caption="USBHS Syncbusy Register">
          <bitfield name="SWRST" caption="Software reset busy bit" mask="0x1"/>
          <bitfield name="ENABLE" caption="Enable busy bit" mask="0x2"/>
          <bitfield name="T1MSEN" caption="T1MS enable busy bit" mask="0x4"/>
        </register>
        <register name="FADDR" offset="0x1000" rw="RW" size="1" initval="0x00" caption="Function Address Register">
          <bitfield name="FUNCADDR" caption="Function address" mask="0x7F"/>
        </register>
        <register name="POWER" offset="0x1001" rw="RW" size="1" initval="0x20" caption="Used For Controlling Suspend And Resume Signaling And Some Basic Operation Of USBCORE">
          <bitfield name="ENABLESUSPENDM" caption="set by the cpu to enable suspendm output" mask="0x1"/>
          <bitfield name="SUSPENDMODE" caption="set by cpu to enter suspend mode" mask="0x2"/>
          <bitfield name="RESUME" caption="set by cpu to generate resume signaling when te device is in suspend" mask="0x4"/>
          <bitfield name="RESET" caption="this bit is set when reset signaling is present on the bus" mask="0x8"/>
          <bitfield name="HSMODE" caption="when set this read only bit indicates high speed mode successfully negotiated during usb reset" mask="0x10"/>
          <bitfield name="HSENABLE" caption="when set by cpu the usbcore will negotiate the high speed mode" mask="0x20"/>
          <bitfield name="SOFTCONN" caption="if enabled the D+ D- lines are enabled when this bit is set by the cpu" mask="0x40"/>
          <bitfield name="ISOUPDATE" caption="when set by cpu the usbcore will wait for an sof token" mask="0x80"/>
        </register>
        <register name="INTRTX" offset="0x1002" rw="R" size="2" atomic-op="clear:INTRTX" initval="0x0000" caption="Read Only Register Which Indicates Which Interrupts Are Currently Active For EP0 And TX EP1-15">
          <bitfield name="EP0TX" caption="Interrupts Active For TX0 Endpoint" mask="0x1"/>
          <bitfield name="EP1TX" caption="Interrupts Active For TX1 Endpoint" mask="0x2"/>
          <bitfield name="EP2TX" caption="Interrupts Active For TX2 Endpoint" mask="0x4"/>
          <bitfield name="EP3TX" caption="Interrupts Active For TX3 Endpoint" mask="0x8"/>
          <bitfield name="EP4TX" caption="Interrupts Active For TX4 Endpoint" mask="0x10"/>
          <bitfield name="EP5TX" caption="Interrupts Active For TX5 Endpoint" mask="0x20"/>
          <bitfield name="EP6TX" caption="Interrupts Active For TX6 Endpoint" mask="0x40"/>
          <bitfield name="EP7TX" caption="Interrupts Active For TX7 Endpoint" mask="0x80"/>
        </register>
        <register name="INTRRX" offset="0x1004" rw="R" size="2" atomic-op="clear:INTRRX" initval="0x0000" caption="Read Only Register Which Indicates Which Interrupts Are Currently Active For RX EP1-15">
          <bitfield name="EP1RX" caption="Interrupts Active For Which RX1 Endpoint" mask="0x2"/>
          <bitfield name="EP2RX" caption="Interrupts Active For Which RX2 Endpoint" mask="0x4"/>
          <bitfield name="EP3RX" caption="Interrupts Active For Which RX3 Endpoint" mask="0x8"/>
          <bitfield name="EP4RX" caption="Interrupts Active For Which RX4 Endpoint" mask="0x10"/>
          <bitfield name="EP5RX" caption="Interrupts Active For Which RX5 Endpoint" mask="0x20"/>
          <bitfield name="EP6RX" caption="Interrupts Active For Which RX6 Endpoint" mask="0x40"/>
          <bitfield name="EP7RX" caption="Interrupts Active For Which RX7 Endpoint" mask="0x80"/>
        </register>
        <register name="INTRTXE" offset="0x1006" rw="RW" size="2" initval="0xFFFF" caption="Interrupt Enable Bits for INTRTX">
          <bitfield name="EP0TXEN" caption="Interrupt Enabled for TX EP0" mask="0x1"/>
          <bitfield name="EP1TXEN" caption="Interrupt Enabled for TX EP1" mask="0x2"/>
          <bitfield name="EP2TXEN" caption="Interrupt Enabled for TX EP2" mask="0x4"/>
          <bitfield name="EP3TXEN" caption="Interrupt Enabled for TX EP3" mask="0x8"/>
          <bitfield name="EP4TXEN" caption="Interrupt Enabled for TX EP4" mask="0x10"/>
          <bitfield name="EP5TXEN" caption="Interrupt Enabled for TX EP5" mask="0x20"/>
          <bitfield name="EP6TXEN" caption="Interrupt Enabled for TX EP6" mask="0x40"/>
          <bitfield name="EP7TXEN" caption="Interrupt Enabled for TX EP7" mask="0x80"/>
        </register>
        <register name="INTRRXE" offset="0x1008" rw="RW" size="2" initval="0xFFFE" caption="Interrupt Enable Bits for INTRRX">
          <bitfield name="EP1RXE" caption="Interrupt Enabled for RX EP1" mask="0x2"/>
          <bitfield name="EP2RXE" caption="Interrupt Enabled for RX EP2" mask="0x4"/>
          <bitfield name="EP3RXE" caption="Interrupt Enabled for RX EP3" mask="0x8"/>
          <bitfield name="EP4RXE" caption="Interrupt Enabled for RX EP4" mask="0x10"/>
          <bitfield name="EP5RXE" caption="Interrupt Enabled for RX EP5" mask="0x20"/>
          <bitfield name="EP6RXE" caption="Interrupt Enabled for RX EP6" mask="0x40"/>
          <bitfield name="EP7RXE" caption="Interrupt Enabled for RX EP7" mask="0x80"/>
        </register>
        <register name="INTRUSB" offset="0x100A" rw="R" size="1" atomic-op="clear:INTRUSB" initval="0x00" caption="Read Only Register Which Indicates Which USB Interrupts Are Currently Active.">
          <bitfield name="SUSPEND" caption="Set When Suspend Signal Is Detected On The Bus" mask="0x1"/>
          <bitfield name="RESUME" caption="Set When Resume Signal Is Detected On The Bus" mask="0x2"/>
          <bitfield name="RESET" caption="Set In Peripheral Mode when Reset Is Detected On The Bus. In HostMode When Babble Is Detected" mask="0x4"/>
          <bitfield name="SOF" caption="Set When A New Frame Starts" mask="0x8"/>
          <bitfield name="CONN" caption="Set When A Device Connection Is Detected" mask="0x10"/>
          <bitfield name="DISCON" caption="Set In Host Mode When A Device Disconnect Is Detected.Set In Peripheral Mode When A Session Ends" mask="0x20"/>
          <bitfield name="SESSREQ" caption="Set When Session Request Signaling Has Been Detected." mask="0x40"/>
          <bitfield name="VBUSERR" caption="Set When VBus Drops Below The VBus Valid Threshold During A Session." mask="0x80"/>
        </register>
        <register name="INTRUSBE" offset="0x100B" rw="RW" size="1" initval="0x06" caption="Interrupt Enable Bits for USB Interrupts">
          <bitfield name="SUSPENDEN" caption="SUSEPND Interrupt Enable" mask="0x1"/>
          <bitfield name="RESUMEEN" caption="RESUME Interrupt Enable" mask="0x2"/>
          <bitfield name="RESETEN" caption="RESET/BABBLE Interrupt Enable" mask="0x4"/>
          <bitfield name="SOFEN" caption="SOF Interrupt Enable" mask="0x8"/>
          <bitfield name="CONNEN" caption="CONN Interrupt Enable" mask="0x10"/>
          <bitfield name="DISCONEN" caption="DISCONN Interrupt Enable" mask="0x20"/>
          <bitfield name="SESSREQEN" caption="SESSREQ Interrupt Enable" mask="0x40"/>
          <bitfield name="VBUSERREN" caption="VBus Error Interrupt Enable" mask="0x80"/>
        </register>
        <register name="FRAME" offset="0x100C" rw="R" size="2" initval="0x0000" caption="Holds The Last Received Frame Number">
          <bitfield name="FRMNUM" caption="Frame Number" mask="0x7FF"/>
        </register>
        <register name="INDEX" offset="0x100E" rw="RW" size="1" initval="0x00" caption="Index Is A 4-Bit Register That Determines Which Endpoint Control/Status Registers Are Accessed">
          <bitfield name="SELEP" caption="The Selected Endpoint" mask="0xF" values="INDEX__SELEP"/>
        </register>
        <register name="TESTMODE" offset="0x100F" rw="RW" size="1" initval="0x00" caption="Not Used In Normal Operation. Configuration To Put the USBCORE Into One Of The Four Test Modes For HighSpeed Operation">
          <bitfield name="TESTSE0NAK" caption="Set To Enter The Test_SE0_NAK mode" mask="0x1"/>
          <bitfield name="TESTJ" caption="Set To Enter The Test_J mode" mask="0x2"/>
          <bitfield name="TESTK" caption="Set To Enter The Test_K mode" mask="0x4"/>
          <bitfield name="TESTPACKET" caption="Set To Enter The Test_Packet mode" mask="0x8"/>
          <bitfield name="FORCEHS" caption="Depending On Bit 7 Force Controller Into High Speed Mode" mask="0x10"/>
          <bitfield name="FORCEFS" caption="Depending On Bit 7 Force Controller Into FS Speed Mode" mask="0x20"/>
          <bitfield name="FIFOACCESS" caption="The CPU Sets This Bit To Transfer The Packet In The Endpoint 0 TX FIFO To The Endpoint 0 Rx FIFO. It Is Cleared Automatically." mask="0x40"/>
          <bitfield name="FORCEHOST" caption="The CPU Sets This Bit To Instruct The Core To Enter Host Mode When The Session Bit Is Set" mask="0x80"/>
        </register>
        <register modes="ENDPOINTX" name="TXMAXP" offset="0x1010" rw="RW" size="2" initval="0x0000" caption="ENDPOINTX Maximum Amount Of Data That Can Be Transferred Through The Selected TX Endpoint In A Single Operation">
          <bitfield name="MAXPAYLOAD" caption="Maximum Payload/Transactions" mask="0x7FF"/>
          <bitfield name="MULTIPLIER" caption="Multiplier Value (m-1)" mask="0xF800"/>
        </register>
        <register modes="ENDPOINTX" name="TXCSRL" offset="0x1012" rw="RW" size="1" initval="0x00" caption="ENDPOINTX Control And Status Bits for TX Endpoints 1-15">
          <mode name="HOST_EPX" qualifier="USBHS.DEVCTL.HOSTMODE" value="1" caption="Selected EP1-15 in Host Mode"/>
          <mode name="PERIPHERAL_EPX" qualifier="USBHS.DEVCTL.HOSTMODE" value="0" caption="Selected EP1-15 in Peripheral Mode"/>
          <bitfield name="TXPKTRDY" caption="The CPU Sets This Bit After Loading A Data Packet Into The FIFO." mask="0x1"/>
          <bitfield name="FIFONOTEMPTY" caption="The USB Sets This Bit When There Is At Least 1 Packet In The TX FIFO." mask="0x2"/>
          <bitfield modes="HOST_EPX" name="ERROR" caption="This Bit Will Be Set When Three Attempts Have Been Made To Perform A Transaction With No Response From The Peripheral" mask="0x4"/>
          <bitfield modes="PERIPHERAL_EPX" name="UNDERRUN" caption="The USB Sets This Bit If An In Token Is Received When TxPktRdy Is Not Set." mask="0x4"/>
          <bitfield name="FLUSHFIFO" caption="The CPU Writes A 1 To This Bit To Flush The Latest Packet From The Endpoint TX FIFO" mask="0x8"/>
          <bitfield modes="PERIPHERAL_EPX" name="SENDSTALL" caption="The CPU Writes A 1 To This Bit To Issue A Stall Handshake To An In Token" mask="0x10"/>
          <bitfield modes="HOST_EPX" name="SETUPPKT" caption="The CPU Sets This Bit, At The Same Time As The TxPktRdy Bit Is Set, To Send A SETUP Token Instead Of An OUT Token For The Transaction" mask="0x10"/>
          <bitfield modes="HOST_EPX" name="RXSTALL" caption="This Bit Is Set When A Stall Handshake Is Received." mask="0x20"/>
          <bitfield modes="PERIPHERAL_EPX" name="SENTSTALL" caption="This Bit Is Set When A Stall Handshake Is Transmitted." mask="0x20"/>
          <bitfield name="CLRDATATOG" caption="The CPU Writes A 1 To This Bit To Reset The Endpoint Data Toggle To 0." mask="0x40"/>
          <bitfield modes="PERIPHERAL_EPX" name="INCOMPTX" caption="When The Endpoint Is Being Used For High-Bandwidth Isochronous, This Bit Is Set To Indicate Where A Large Packet Has Been Split Into 2 Or 3 Packets For Transmission But Insufficient IN Tokens Have Been Received To Send All The Parts." mask="0x80"/>
          <bitfield modes="HOST_EPX" name="NAKTIMEOUT" caption="This Bit Will Be Set When Endpoint 0 Is Halted Following The Receipt Of NAK Responses For Longer Than The Time Set By The NAKLimit0 register." mask="0x80"/>
        </register>
        <register modes="ENDPOINT0" name="CSR0L" offset="0x1012" rw="RW" size="1" initval="0x00" caption="ENDPOINT0 Control And Status Bits for TX Endpoint 0">
          <mode name="HOST_EP0" qualifier="USBHS.DEVCTL.HOSTMODE" value="1" caption="Selected EP0 In Host Mode"/>
          <mode name="PERIPHERAL_EP0" qualifier="USBHS.DEVCTL.HOSTMODE" value="0" caption="Selected EP0 In Peripheral Mode"/>
          <bitfield name="RXPKTRDY" caption="This Bit Is Set When A Data Packet Has Been Received" mask="0x1"/>
          <bitfield name="TXPKTRDY" caption="The CPU Sets This Bit After Loading A Data Packet Into The FIFO." mask="0x2"/>
          <bitfield modes="HOST_EP0" name="RXSTALL" caption="This Bit Is Set When A Stall Handshake Is Received." mask="0x4"/>
          <bitfield modes="PERIPHERAL_EP0" name="SENTSTALL" caption="This Bit Is Set When A Stall Handshake Is Transmitted." mask="0x4"/>
          <bitfield modes="PERIPHERAL_EP0" name="DATAEND" caption="The CPU Sets This Bit 1. When Setting TxPktRdy For The Last Data Packet 2. When Clearing RxPktRdy After Unloading The Last Data Packet.3. When Setting TxPktRdy For A Zero Length Data Packet." mask="0x8"/>
          <bitfield modes="HOST_EP0" name="SETUPPKT" caption="The CPU Sets This Bit, At The Same Time As The TxPktRdy Bit Is Set, To Send A SETUP Token Instead Of An OUT Token For The Transaction" mask="0x8"/>
          <bitfield modes="HOST_EP0" name="ERROR" caption="This Bit Will Be Set When Three Attempts Have Been Made To Perform A Transaction With No Response From The Peripheral" mask="0x10"/>
          <bitfield modes="PERIPHERAL_EP0" name="SETUPEND" caption="This Bit Will Be Set When A Control Transaction Ends Before The DataEnd Bit Has Been Set" mask="0x10"/>
          <bitfield modes="HOST_EP0" name="REQPKT" caption="The CPU Sets This Bit To Request An IN Transaction" mask="0x20"/>
          <bitfield modes="PERIPHERAL_EP0" name="SENDSTALL" caption="The CPU Writes A 1 To This Bit To Terminate The Current Transaction" mask="0x20"/>
          <bitfield modes="PERIPHERAL_EP0" name="SERVICEDRXPKTRDY" caption="The CPU Writes A 1 To This Bit To Clear The RxPktRdy Bit. It Is Cleared Automatically" mask="0x40"/>
          <bitfield modes="HOST_EP0" name="STATUSPKT" caption="The CPU Sets This Bit At The Same Time As The TxPktRdy Or ReqPkt Bit Is Set, To Perform A Status Stage Transaction" mask="0x40"/>
          <bitfield modes="HOST_EP0" name="NAKTIMEOUT" caption="This Bit Will Be Set When Endpoint 0 Is Halted Following The Receipt Of NAK Responses For Longer Than The Time Set By The NAKLimit0 register." mask="0x80"/>
          <bitfield modes="PERIPHERAL_EP0" name="SERVICEDSETUPEND" caption="The CPU Writes A 1 To This Bit To Clear The SetupEnd Bit. It Is Cleared Automatically." mask="0x80"/>
        </register>
        <register modes="ENDPOINTX" name="TXCSRH" offset="0x1013" rw="RW" size="1" initval="0x00" caption="ENDPOINTX Additional Control And Status Bits For TX Endpoints 1-15">
          <mode name="HOST_EPX" qualifier="USBHS.DEVCTL.HOSTMODE" value="1" caption="Selected EP1-15 In Host Mode"/>
          <mode name="PERIPHERAL_EPX" qualifier="USBHS.DEVCTL.HOSTMODE" value="0" caption="Selected EP1-15 In Peripheral Mode"/>
          <bitfield modes="HOST_EPX" name="DATATOGGLE" caption="When Read, This Bit Indicates The Current State Of The Endpoint" mask="0x1"/>
          <bitfield modes="HOST_EPX" name="DATATOGGLEWRENABLE" caption="The CPU Writes A 1 To This Bit To Enable The Current State Of The Endpoint 0 Data Toggle To Be Written" mask="0x2"/>
          <bitfield modes="HOST_EPX" name="DMAREQMODE" caption="The CPU Sets This Bit To Select DMA Request Mode" mask="0x4"/>
          <bitfield modes="PERIPHERAL_EPX" name="DMAREQMODE" caption="The CPU Sets This Bit To Select DMA Request Mode 1 And Clears It To Select DMA Request Mode 0." mask="0x4"/>
          <bitfield modes="HOST_EPX" name="FRCDATATOG" caption="The CPU Sets This Bit To Force The Endpoint Data Toggle To Switch And The Data Packe" mask="0x8"/>
          <bitfield modes="PERIPHERAL_EPX" name="FRCDATATOG" caption="The CPU Sets This Bit To Force The Endpoint Data Toggle To Switch And The Data Packet To Be Cleared From The FIFO." mask="0x8"/>
          <bitfield modes="HOST_EPX" name="DMAREQENAB" caption="The CPU Sets This Bit To Enable The DMA Request For The RX Endpoint" mask="0x10"/>
          <bitfield modes="PERIPHERAL_EPX" name="DMAREQENAB" caption="The CPU Sets This Bit To Enable The DMA Request For The TX Endpoint" mask="0x10"/>
          <bitfield name="MODE" caption="The CPU Sets This Bit To Enable The Endpoint Direction As TX" mask="0x20"/>
          <bitfield modes="PERIPHERAL_EPX" name="ISO" caption="The CPU Sets This Bit To Enable The TX Endpoint For Isochronous Transfers" mask="0x40"/>
          <bitfield modes="HOST_EPX" name="AUTOSET" caption="If The CPU Sets This Bit, TxPktRdy Will Be Automatically Set When Data Of The Maximum P" mask="0x80"/>
          <bitfield modes="PERIPHERAL_EPX" name="AUTOSET" caption="If The CPU Sets This Bit, TxPktRdy Will Be Automatically Set When Data Of The Maximum Packet Size Is Loaded Into The TX FIFO." mask="0x80"/>
        </register>
        <register modes="ENDPOINT0" name="CSR0H" offset="0x1013" rw="RW" size="1" initval="0x00" caption="ENDPOINT0 Additional Control And Status Bits For TX Endpoint 0">
          <mode name="HOST_EP0" qualifier="USBHS.DEVCTL.HOSTMODE" value="1" caption="Selected EP0 In Host Mode"/>
          <mode name="PERIPHERAL_EP0" qualifier="USBHS.DEVCTL.HOSTMODE" value="0" caption="Selected EP0 In Peripheral Mode"/>
          <bitfield name="FLUSHFIFO" caption="Flush The Next Packet To Be Transmitted/Read" mask="0x1"/>
          <bitfield modes="HOST_EP0" name="DATATOGGLE" caption="When Read, This Bit Indicates The Current State Of The Endpoint 0 Data Toggle" mask="0x2"/>
          <bitfield modes="HOST_EP0" name="DATATOGGLEWRTENABLE" caption="The CPU Writes A 1 To This Bit To Enable The Current State Of The Endpoint 0 Data Toggle To Be Written" mask="0x4"/>
          <bitfield modes="HOST_EP0" name="DISPING" caption="The CPU Writes A 1 To This Bit To Instruct The Core Not To Issue PING Tokens In Data And Status Phases Of A High-Speed Control Transfer" mask="0x8"/>
        </register>
        <register modes="ENDPOINTX" name="RXMAXP" offset="0x1014" rw="RW" size="2" initval="0x0000" caption="ENDPOINTX Maximum Amount Of Data That Can Be Transferred Through The Selected RX Endpoint In A Single Operation">
          <bitfield name="MAXPAYLOAD" caption="Maximum Payload/Transactions" mask="0x7FF"/>
          <bitfield name="MULTIPLIER" caption="Multiplier Value (m-1)" mask="0xF800"/>
        </register>
        <register modes="ENDPOINTX" name="RXCSRL" offset="0x1016" rw="RW" size="1" initval="0x00" caption="ENDPOINTX Control And Status Bits for RX Endpoint 0 Or Endpoint 1-15">
          <mode name="HOST_EPX" qualifier="USBHS.DEVCTL.HOSTMODE" value="1" caption="Selected EP1-15 In Host Mode"/>
          <mode name="PERIPHERAL_EPX" qualifier="USBHS.DEVCTL.HOSTMODE" value="0" caption="Selected EP1-15 In Peripheral Mode"/>
          <bitfield name="RXPKTRDY" caption="This Bit Is Set When A Data Packet Has Been Received." mask="0x1"/>
          <bitfield modes="HOST_EPX" name="FIFOFULL" caption="This Bit Is Set When No More Packets Can Be Loaded" mask="0x2"/>
          <bitfield modes="PERIPHERAL_EPX" name="FIFOFULL" caption="This Bit Is Set When No More Packets Can Be Loaded Into The Rx FIFO." mask="0x2"/>
          <bitfield modes="HOST_EPX" name="ERROR" caption="The USB Sets This Bit When 3 Attempts Have Been Made To Receive A Packet And No Data Packet Has Been Received." mask="0x4"/>
          <bitfield modes="PERIPHERAL_EPX" name="OVERRUN" caption="This Bit Is Set If An OUT Packet Cannot Be Loaded Into The Rx FIFO." mask="0x4"/>
          <bitfield modes="PERIPHERAL_EPX" name="DATAERROR" caption="This Bit Is Set When RxPktRdy Is Set If The Data Packet Has A CRC Or Bit-stuff Error." mask="0x8"/>
          <bitfield modes="HOST_EPX" name="NAKTIMEOUT" caption="This Bit Is Set When RxPktRdy Is Set If The Data Packet Has A CRC Or Bit-stuff Error." mask="0x8"/>
          <bitfield name="FLUSHFIFO" caption="The CPU Writes A 1 To This Bit To Flush The Next Packet To Be Read From The Endpoint Rx FIFO" mask="0x10"/>
          <bitfield modes="HOST_EPX" name="REQPKT" caption="The CPU Writes A 1 To This Bit To Request An IN Transaction." mask="0x20"/>
          <bitfield modes="PERIPHERAL_EPX" name="SENDSTALL" caption="The CPU Writes A 1 To This Bit To Issue A STALL Handshake." mask="0x20"/>
          <bitfield modes="HOST_EPX" name="RXSTALL" caption="When A STALL Handshake Is Received, This Bit Is Set And An Interrupt Is Generated." mask="0x40"/>
          <bitfield modes="PERIPHERAL_EPX" name="SENTSTALL" caption="This Bit Is Set When A STALL Handshake Is Transmitted." mask="0x40"/>
          <bitfield name="CLRDATATOG" caption="The CPU Writes A 1 To This Bit To Reset The Endpoint Data Toggle To 0." mask="0x80"/>
        </register>
        <register modes="ENDPOINTX" name="RXCSRH" offset="0x1017" rw="RW" size="1" initval="0x00" caption="ENDPOINTX Additional Control And Status Bits for RX Endpoint 0 Or Endpoint 1-15">
          <mode name="HOST_EPX" qualifier="USBHS.DEVCTL.HOSTMODE" value="1" caption="Selected EP1-15 In Host Mode"/>
          <mode name="PERIPHERAL_EPX" qualifier="USBHS.DEVCTL.HOSTMODE" value="0" caption="Selected EP1-15 In Peripheral Mode"/>
          <bitfield modes="HOST_EPX" name="INCOMPRX" caption="This Bit Is Set In A High-Bandwidth Isochronous/Interrupt Transfer If The Packet In The Rx FIFO Is Incomplete" mask="0x1"/>
          <bitfield modes="PERIPHERAL_EPX" name="INCOMPRX" caption="This Bit Is Set In A High-Bandwidth Isochronous/Interrupt Transfer If The Packet In The Rx FIFO Is Incomplete Because Parts Of The Data Were Not Received." mask="0x1"/>
          <bitfield modes="HOST_EPX" name="DATATOGGLE" caption="When Read, This Bit Indicates The Current State Of The Endpoint" mask="0x2"/>
          <bitfield modes="HOST_EPX" name="DATATOGGLEWRTENABLE" caption="The CPU Writes A 1 To This Bit To Enable The Current State Of The Endpoint 0 Data Toggle To Be Written" mask="0x4"/>
          <bitfield name="DMAREQMODE" caption="The CPU Sets This Bit To Select DMA Request Mode" mask="0x8"/>
          <bitfield modes="PERIPHERAL_EPX" name="DISNYET" caption="The CPU Sets This Bit To Disable The Sending Of NYET Handshakes" mask="0x10"/>
          <bitfield modes="HOST_EPX" name="PIDERROR" caption="Indicates A PID Error In The Received Packet" mask="0x10"/>
          <bitfield name="DMAREQENAB" caption="The CPU Sets This Bit To Enable The DMA Request For The RX Endpoint" mask="0x20"/>
          <bitfield modes="HOST_EPX" name="AUTOREQ" caption="If The CPU Sets This Bit, The ReqPkt Bit Will Be Automatically Set When The RxPktRdy Bit Is Cleared." mask="0x40"/>
          <bitfield modes="PERIPHERAL_EPX" name="ISO" caption="The CPU Sets This Bit To Enable the RX Endpoint For Isochronous Transfers" mask="0x40"/>
          <bitfield modes="PERIPHERAL_EPX" name="AUTOCLEAR" caption="If The CPU Sets This Bit Then The RxPktRdy Bit Will Be Automatically Cleared Whean A Packet Of RxMaxP Bytes Has Benn Unloaded Froim The Rx FIFO" mask="0x80"/>
          <bitfield modes="HOST_EPX" name="AUTOCLEAR" caption="If The CPU Sets This Bit, TxPktRdy Will Be Automatically Cleared When A Packet Of RxMaxP Bytes Has Been Unloaded From The RX FIFO" mask="0x80"/>
        </register>
        <register modes="ENDPOINTX" name="RXCOUNT" offset="0x1018" rw="R" size="2" initval="0x0000" caption="ENDPOINTX Number Of Data Bytes In The Packet Currently In Line To Be Read From The RX FIFO.">
          <bitfield name="ENDPOINTRXCOUNT" caption="Number Of Data Bytes In The Packet Currently In Line To Be Read From The RX FIFO." mask="0x3FFF"/>
        </register>
        <register modes="ENDPOINT0" name="COUNT0" offset="0x1018" rw="R" size="1" initval="0x00" caption="ENDPOINT0 Number Of Received Bytes In Endpoint 0 FIFO">
          <bitfield name="EP0RXCOUNT" caption="Number Of Received Data Bytes In Endpoint 0 FIFO" mask="0x7F"/>
        </register>
        <register modes="ENDPOINTX" name="TXTYPE" offset="0x101A" rw="RW" size="1" initval="0x00" caption="ENDPOINTX Host Mode Only: Should Be Written With The Endpoint Number To Be Targeted By The Endpoint">
          <bitfield name="ENDPOINTNUMBER" caption="the cpu should set this value to the endpoint number contained in the tx endpoint descriptor" mask="0xF"/>
          <bitfield name="PROTOCOL" caption="the cpu should set this to select the required protocol for the tx endpoint 00: control 01: isochronous 10: bulk 11: interrupt" mask="0x30" values="ENDPOINTX_TXTYPE__PROTOCOL"/>
          <bitfield name="SPEED" caption="operating speed of the target device when the core is configured with the multipoint option: 00: unused (note: if selected, the target will be assumed to be using the same connection speed as the core.) 01: high 10: full 11: low" mask="0xC0" values="ENDPOINTX_TXTYPE__SPEED"/>
        </register>
        <register modes="ENDPOINT0" name="TYPE0" offset="0x101A" rw="RW" size="1" initval="0x00" caption="ENDPOINT0 Host Mode Only: Operating Speed Of The Targeted Device">
          <bitfield name="SPEED" caption="Operating Speed Of The Target Device" mask="0xC0" values="ENDPOINT0_TYPE0__SPEED"/>
        </register>
        <register modes="ENDPOINTX" name="TXINTERVAL" offset="0x101B" rw="RW" size="1" initval="0x00" caption="ENDPOINTX Host Mode Only: Defines The Polling Interval For The Currently Selected TX Endpoint.">
          <bitfield name="TXPOLLINGINTERVAL" caption="polling interval" mask="0xFF"/>
        </register>
        <register modes="ENDPOINT0" name="NAKLIMIT0" offset="0x101B" rw="RW" size="1" initval="0x00" caption="ENDPOINT0 Host Mode Only: Sets The NAK Response Timeout On Endpoint 0.">
          <bitfield name="EP0NAKLIMIT" caption="Number Of Frames/Microframes After Which Endpoint 0 Should Timeout" mask="0x1F"/>
        </register>
        <register modes="ENDPOINTX" name="RXTYPE" offset="0x101C" rw="RW" size="1" initval="0x00" caption="ENDPOINTX Host Mode Only: Should Be Written With The Endpoint Number To Be Targeted By The Endpoint">
          <bitfield name="ENDPOINTNUMBER" caption="the cpu should set this value to the endpoint number contained in the rx endpoint descriptor returned to the musbmhdrc during device enumeration." mask="0xF"/>
          <bitfield name="PROTOCOL" caption="the cpu should set this to select the required protocol for the rx endpoint 00: control 01: isochronous 10: bulk 11: interrupt" mask="0x30" values="ENDPOINTX_RXTYPE__PROTOCOL"/>
          <bitfield name="SPEED" caption="operating speed of the target device when the core is configured with the multipoint option: 00: unused (note: if selected, the target will be assumed to be using the same connection speed as the core.) 01: high 10: full 11: low" mask="0xC0" values="ENDPOINTX_RXTYPE__SPEED"/>
        </register>
        <register modes="ENDPOINTX" name="RXINTERVAL" offset="0x101D" rw="RW" size="1" initval="0x00" caption="ENDPOINTX Host Mode Only: Defines The Polling Interval For The Currently Selected RX Endpoint.">
          <bitfield name="RXPOLLINGINTERVAL" caption="polling interval" mask="0xFF"/>
        </register>
        <register modes="ENDPOINTX" name="FIFOSIZE" offset="0x101F" rw="R" size="1" initval="0x00" caption="ENDPOINTX Read Only Register That Returns The Sizes Of The FIFO's Associated With The Selected Additional TX/RX Endpoints. INDEX Regsiter should be set 1-15">
          <bitfield name="TXFIFOSIZE" caption="Tx FIFO Size" mask="0xF"/>
          <bitfield name="RXFIFOSIZE" caption="Rx FIFO Size" mask="0xF0"/>
        </register>
        <register modes="ENDPOINT0" name="CONFIGDATA" offset="0x101F" rw="R" size="1" initval="0x00" caption="ENDPOINT0 Returns Information About The Selected Core Configuration. Only Applicable when INDEX Regsiter Is 0. That Is Endpoint0 Is Selected.">
          <bitfield name="UTMIDATAWIDTH" caption="Indicates Selected UTMI+ DataWidth. Always 0 Indicates 8 Bits" mask="0x1"/>
          <bitfield name="SOFTCONE" caption="Indicates Soft Connect Or Disconnect" mask="0x2"/>
          <bitfield name="DYNFIFOSIZING" caption="Dynamic FIFO Sizing Is Selected Or Not" mask="0x4"/>
          <bitfield name="HBTXE" caption="Indicates High Bandwidth TX ISO Endpoint Support Selected" mask="0x8"/>
          <bitfield name="HBRXE" caption="Indicates High Bandwidth RX ISO Endpoint Support Selected" mask="0x10"/>
          <bitfield name="BIGENDIAN" caption="Indicates Little Endian Ordering" mask="0x20"/>
          <bitfield name="MPTXE" caption="Automatic Splitting Of Bulk Packets Is Selected" mask="0x40"/>
          <bitfield name="MPRXE" caption="Automatic Splitting Of Bulk Amalgamation Is Selected" mask="0x80"/>
        </register>
        <register name="FIFOX" offset="0x1020" rw="RW" size="4" count="8" initval="0x00000000" caption="Address Range Provides 16 Addresses For CPU Access To The FIFO's For Each Endpoint">
          <bitfield name="FIFOADDR" caption="Writing To These Addresses Loads Data Into The TXFIFO For The Corresponding Endpoint" mask="0xFFFFFFFF"/>
        </register>
        <register name="DEVCTL" offset="0x1060" rw="RW" size="1" initval="0x80" caption="Selects Whether The Core Is Operating In Peripheral Or Host Mode">
          <bitfield name="SESSION" caption="when operating as an 'A' device, this bit is set or cleared by CPU to state or end a session. when operating as a 'B' device, this bit is set/cleared by the USBCORE when a session starts/ends" mask="0x1"/>
          <bitfield name="HOSTREQ" caption="when set, the USBCORE will initiate the host negotiation when suspend mode is entered." mask="0x2"/>
          <bitfield name="HOSTMODE" caption="this read-only bit is set when the USBCORE is acting as a host" mask="0x4"/>
          <bitfield name="VBUS" caption="encoded value for the VBus level" mask="0x18" values="DEVCTL__VBUS"/>
          <bitfield name="LSDEV" caption="host mode only: this bit is set when a low speed device has been detected being connected to the port" mask="0x20"/>
          <bitfield name="FSDEV" caption="host mode only: this bit is set when a full or high speed device has been detected being connected to the port" mask="0x40"/>
          <bitfield name="BDEVICE" caption="indicates whether the core is operating as a 'A' device or 'B' device" mask="0x80"/>
        </register>
        <register name="MISC" offset="0x1061" rw="RW" size="1" initval="0x00" caption="RX/TX Early DMA Enable Bits">
          <bitfield name="RXEDMA" caption="DMA_REQ signal for all OUT endpoints will be deasserted based on this bit selection" mask="0x1" values="MISC__RXEDMA"/>
          <bitfield name="TXEDMA" caption="DMA_REQ signal for all IN endpoints will be deasserted based on this bit selection" mask="0x2" values="MISC__TXEDMA"/>
        </register>
        <register name="TXFIFOSZ" offset="0x1062" rw="RW" size="1" initval="0x00" caption="Controls The Size Of The Selected TX Endpoint FIFO">
          <bitfield name="SZ" caption="maximum packet size to be allowed" mask="0xF" values="TXFIFOSZ__SZ"/>
          <bitfield name="DPB" caption="double packet buffering supported or not" mask="0x10"/>
        </register>
        <register name="RXFIFOSZ" offset="0x1063" rw="RW" size="1" initval="0x00" caption="Controls The Size Of The Selected RX Endpoint FIFO">
          <bitfield name="SZ" caption="maximum packet size to be allowed" mask="0xF" values="RXFIFOSZ__SZ"/>
          <bitfield name="DPB" caption="double packet buffering enabled or not" mask="0x10"/>
        </register>
        <register name="TXFIFOADD" offset="0x1064" rw="RW" size="2" initval="0x0000" caption="Controls The Start Address Of the Selected TX Endpoint FIFO">
          <bitfield name="ADDR" caption="start address of the endpoint FIFO" mask="0x1FFF"/>
        </register>
        <register name="RXFIFOADD" offset="0x1066" rw="RW" size="2" initval="0x0000" caption="Controls The Start Address Of the Selected RX Endpoint FIFO">
          <bitfield name="ADDR" caption="start address of the endpoint FIFO" mask="0x1FFF"/>
        </register>
        <register name="EPINFO" offset="0x1078" rw="R" size="1" initval="0xFF" caption="Allows Read-Back Of The Number Of TX And RX Endpoints">
          <bitfield name="TXENDPOINTS" caption="number of tx endpoints" mask="0xF"/>
          <bitfield name="RXENDPOINTS" caption="number of rx endpoints" mask="0xF0"/>
        </register>
        <register name="RAMINFO" offset="0x1079" rw="R" size="1" initval="0x8D" caption="Details About Width Of RAM and DMA Channels">
          <bitfield name="RAMBITS" caption="width of the ram address bus" mask="0xF"/>
          <bitfield name="DMACHANS" caption="number of dma channels implemented in the design" mask="0xF0"/>
        </register>
        <register name="LINKINFO" offset="0x107A" rw="RW" size="1" initval="0x5C" caption="Allows Some Delays To Be Specified">
          <bitfield name="WTID" caption="sets the delay to be applied from idpullup being asserted to iddig being considered valid in units of 4.369ms" mask="0xF"/>
          <bitfield name="WTCON" caption="sets the wait to be applied to allow for the user's connect/disconnect filter in units of 533.3ns" mask="0xF0"/>
        </register>
        <register name="VPLEN" offset="0x107B" rw="RW" size="1" initval="0x3C" caption="Sets The Duration Of The VBus Pulsing Charge">
          <bitfield name="VPLEN" caption="duration of VBus pulsing charge in units of 546.1us" mask="0xFF"/>
        </register>
        <register name="HSEOF1" offset="0x107C" rw="RW" size="1" initval="0x80" caption="Sets The Minimum Time Gap That Is To Be Allowed Between The Start Of The Last Transaction And The EOF For HS Transactions">
          <bitfield name="HSEOF1" caption="sets for high-speed transactions the time before eof to stop beginning new transactions, in units of 133.3ns. (the default setting corresponds to 17.07us.)" mask="0xFF"/>
        </register>
        <register name="FSEOF1" offset="0x107D" rw="RW" size="1" initval="0x77" caption="Sets The Minimum Time Gap That Is To Be Allowed Between The Start Of The Last Transaction And The EOF For FS Transactions">
          <bitfield name="FSEOF1" caption="sets for full-speed transactions the time before eof to stop beginning new transactions, in units of 533.3ns. (the default setting corresponds to 63.46us.)" mask="0xFF"/>
        </register>
        <register name="LSEOF1" offset="0x107E" rw="RW" size="1" initval="0x72" caption="Sets The Minimum Time Gap That Is To Be Allowed Between The Start Of The Last Transaction And The EOF For LS Transactions">
          <bitfield name="LSEOF1" caption="sets for low-speed transactions the time before eof to stop beginning new transactions, in units of 1.067us. (the default setting corresponds to 121.6us.)" mask="0xFF"/>
        </register>
        <register name="SOFTRST" offset="0x107F" rw="RW" size="1" initval="0x00" caption="Assert Low The Output Reset Signals NRSTO and NRSTXO">
          <bitfield name="NRST" caption="when a 1 is written to this bit, the output nrsto will be asserted (low) within a minimum delay of 7 cycles of the clk input. the output nrsto will be asynchronously asserted and synchronously de-asserted with respect to clk." mask="0x1"/>
          <bitfield name="NRSTX" caption="when a 1 is written to this bit, the output nrstxo will be asserted (low) within a minimum delay of 7 cycles of the clk input. the output nrstxo will be asynchronously asserted and synchronously de-asserted with respect to xclk." mask="0x2"/>
        </register>
        <register-group name="TXFUNADDR" name-in-module="TXFUNADDR" offset="0x1080" size="0x8" count="8"/>
        <register name="DMAINTR" offset="0x1200" rw="RW" size="4" initval="0x00000000" caption="DMA Interrupt Status for Each Channel">
          <bitfield name="DMAINTR" caption="DMA Interrupt for each channel" mask="0xFF"/>
        </register>
        <register-group name="DMACNT" name-in-module="DMACNT" offset="0x1204" size="0x10" count="8"/>
        <register name="RQPKTCOUNT" offset="0x1304" rw="RW" size="4" count="7" initval="0x00000000" caption="Host Mode Only: Used To Specify Number Of Packets That Are To Be Transaferred In A Block Transfer">
          <bitfield name="RQPKTCOUNT" caption="sets the number of packets of size maxp that are to be transferred in a block transfer. only used in host mode when autoreq is set. has no effect in peripheral mode or when autoreq is not set." mask="0xFFFF"/>
        </register>
        <register name="RXDPKTBUFDIS" offset="0x1340" rw="RW" size="2" initval="0x0000" caption="Indicates Which Of The RX Endpoints Have Disabled Double Packet Buffer Functionality">
          <bitfield name="EPxRXDIS" caption="each bit indicates which of the Rx endpoint have disabled double buffer functionality" mask="0xFFFE"/>
        </register>
        <register name="TXDPKTBUFDIS" offset="0x1342" rw="RW" size="2" initval="0x0000" caption="Indicates Which Of The TX Endpoints Have Disabled Double Packet Buffer Functionality">
          <bitfield name="EPxTXDIS" caption="each bit indicates which of the Tx endpoint have disabled double buffer functionality" mask="0xFFFE"/>
        </register>
        <register name="CTUCH" offset="0x1344" rw="RW" size="2" initval="0x4074" caption="Chirp Timeout. Number Of XCLK Cycles Before The Timeout">
          <bitfield name="CTUCH" caption="this number when multiplied by 4 represents the number of xclk cycles before the timeout occurs" mask="0xFFFF"/>
        </register>
        <register name="CTHHSRTN" offset="0x1346" rw="RW" size="2" initval="0x0032" caption="Sets The Delay From The End Of High-Speed Resume Signaling (Acting As A Host) To Enable The UTM Normal Operating Mode">
          <bitfield name="CTHHSRTN" caption="the delay from the end of high speed resume signaling to enabling utm normal operating mode." mask="0xFFFF"/>
        </register>
        <register name="CTHSBT" offset="0x1348" rw="RW" size="2" initval="0x0000" caption="This Register Represents The Value To Be Added To The Minimum High Speed Timeout Period Of 736 Bit Times.">
          <bitfield name="HSTMEOUTADD" caption="this register represents the value to be added to the mimumum high speed timeout period of 736 bit times" mask="0xF"/>
        </register>
        <register name="LPMATTR" offset="0x1360" rw="RW" size="2" initval="0x0000" caption="Defines The Attributes Of An LPM Transaction And Sleep Cycle.">
          <bitfield name="LINKSTATE" caption="this value is provided by the host to the peripheral to indicate what state the peripheral must transition to after the receipt and acceptance of a lpm transaction." mask="0xF" values="LPMATTR__LINKSTATE"/>
          <bitfield name="HIRD" caption="this is the host initiated resume duration." mask="0xF0"/>
          <bitfield name="RMTWAK" caption="this bit is the remote wakeup enable bit." mask="0x100"/>
          <bitfield name="ENDPOINT" caption="this is the endpnt that in the token packet of the lpm transaction." mask="0xF000"/>
        </register>
        <register name="LPMCNTRL" offset="0x1362" rw="RW" size="1" initval="0x00" caption="LPM Control Register">
          <mode name="HOST" qualifier="USBHS.DEVCTL.HOSTMODE" value="1"/>
          <mode name="PERIPHERAL" qualifier="USBHS.DEVCTL.HOSTMODE" value="0"/>
          <bitfield modes="HOST" name="LPMXMT" caption="software should set this bit to transmit an lpm transaction." mask="0x1"/>
          <bitfield modes="PERIPHERAL" name="LPMXMT" caption="this bit is set by software to instruct the core to transition to the l1 state upon the receipt of the next lpm transaction." mask="0x1"/>
          <bitfield modes="HOST" name="LPMRES" caption="this bit is used by software to initiate a resume from the l1 state" mask="0x2"/>
          <bitfield modes="PERIPHERAL" name="LPMRES" caption="this bit is used by software to initiate resume (remote wakeup)." mask="0x2"/>
          <bitfield modes="PERIPHERAL" name="LPMEN" caption="this register is used to enable lpm in the musbmhdrc." mask="0xC" values="LPMCNTRL__LPMEN"/>
          <bitfield modes="PERIPHERAL" name="LPMNAK" caption="this bit is used to place all end points in a state such that the response to all transactions other then an lpm transaction will be a nak." mask="0x10"/>
        </register>
        <register name="LPMINTREN" offset="0x1363" rw="RW" size="1" initval="0x00" caption="LPM Interrupts Enable Register">
          <bitfield name="LPMSTEN" caption="LPMMST interrupt" mask="0x1"/>
          <bitfield name="LPMNYEN" caption="LPMMNY interrupt" mask="0x2"/>
          <bitfield name="LPMACKEN" caption="LPMACK interrupt" mask="0x4"/>
          <bitfield name="LPMNCEN" caption="LPMNC interrupt" mask="0x8"/>
          <bitfield name="LPMRESEN" caption="LPMRES interrupt" mask="0x10"/>
          <bitfield name="LPMERREN" caption="LPMERR interrupt" mask="0x20"/>
        </register>
        <register name="LPMINTR" offset="0x1364" rw="RW" size="1" initval="0x00" caption="Status Of The LPM Power State">
          <mode name="HOST" qualifier="USBHS.DEVCTL.HOSTMODE" value="1"/>
          <mode name="PERIPHERAL" qualifier="USBHS.DEVCTL.HOSTMODE" value="0"/>
          <bitfield modes="PERIPHERAL" name="LPMST" caption="this bit is set when an lpm transaction is received and the core responds with a stall." mask="0x1"/>
          <bitfield modes="HOST" name="LPMST" caption="this bit is set when an lpm transaction is transmitted and the device responds with a stall." mask="0x1"/>
          <bitfield modes="PERIPHERAL" name="LPMNY" caption="this bit is set when an lpm transaction is received and the core responds with a nyet" mask="0x2"/>
          <bitfield modes="HOST" name="LPMNY" caption="this bit is set when an lpm transaction is transmitted and the device responds with a nyet." mask="0x2"/>
          <bitfield modes="PERIPHERAL" name="LPMACK" caption="this bit is set when an lpm transaction is received and the core responds with an ack." mask="0x4"/>
          <bitfield modes="HOST" name="LPMACK" caption="this bit is set when an lpm transaction is transmitted and the device responds with an ack." mask="0x4"/>
          <bitfield modes="HOST" name="LPMNC" caption="this bit is set when an lpm transaction has been transmitted and has failed to complete." mask="0x8"/>
          <bitfield modes="PERIPHERAL" name="LPMNC" caption="this bit is set when an lpm transaction is received and the core responds with a nyet due to data pending in the rx fifos." mask="0x8"/>
          <bitfield modes="PERIPHERAL" name="LPMRES" caption="this bit is set if the core has been resumed for any reason." mask="0x10"/>
          <bitfield modes="HOST" name="LPMRES" caption="this bit is set when the core has been resumed for any reason." mask="0x10"/>
          <bitfield modes="HOST" name="LPMERR" caption="this bit is set if a response to the lpm transaction is received with a bit stuff error or a pid error" mask="0x20"/>
          <bitfield modes="PERIPHERAL" name="LPMERR" caption="this bit is set if an lpm transaction is received that has a linkstate field that is not supported" mask="0x20"/>
        </register>
        <register name="LPMFADDR" offset="0x1365" rw="RW" size="1" initval="0x00" caption="Function Address In LPM Payload">
          <bitfield name="FUNCADDR" caption="function address that will be placed in the LPM payload" mask="0x7F"/>
        </register>
        <register name="PHY00" offset="0x1500" rw="RW" size="4" initval="0x00000019" caption="USBHPHY Control Register.">
          <bitfield name="PREEMP" caption="enables pre-emphasis" mask="0x7" values="PHY00__PREEMP"/>
          <bitfield name="SLEWRATE" caption="adjust FS/LS slew rate" mask="0x18" values="PHY00__SLEWRATE"/>
          <bitfield name="RXPHSSEL" caption="RX clock phase select" mask="0xE0" values="PHY00__RXPHSSEL"/>
        </register>
        <register name="PHY04" offset="0x1504" rw="RW" size="4" initval="0x0000008F" caption="USBHPHY Control Register.">
          <bitfield name="TXPHSSEL" caption="set the Tx clock phase select" mask="0x3"/>
          <bitfield name="RSVD" caption="Reserved" mask="0x8"/>
          <bitfield name="HIZ" caption="Set D+/D- to a high impedence state" mask="0x10"/>
          <bitfield name="SQUELCH210" caption="Lower 3 bits of RX squelch trigger point configuration" mask="0xE0"/>
        </register>
        <register name="PHY08" offset="0x1508" rw="RW" size="4" initval="0x00000007" caption="USBHPHY Control Register.">
          <bitfield name="SQUELCH3" caption="MSB of Squelch configuration" mask="0x1"/>
          <bitfield name="RSVD" caption="Reserved" mask="0xFE"/>
        </register>
        <register name="PHY0C" offset="0x150C" rw="RW" size="4" initval="0x000000E0" caption="USBHPHY Control Register.">
          <bitfield name="TUNE210" caption="Lower 3 bits for HS amplitude tuning" mask="0xFE0"/>
        </register>
        <register name="PHY10" offset="0x1510" rw="RW" size="4" initval="0x000000AA" caption="USBHPHY Control Register.">
          <bitfield name="TUNE76543" caption="Upper 5 bits for HS amplitude tuning" mask="0x1F"/>
          <bitfield name="DRVTUNE210" caption="Lower 3 bits for HS/FS/LS driver strength tuning" mask="0xE0"/>
        </register>
        <register name="PHY14" offset="0x1514" rw="RW" size="4" initval="0x00000012" caption="USBHPHY Control Register.">
          <bitfield name="DRVTUNE43" caption="Upper 2 bits for HS/FS/LS driver strength tuning" mask="0x3"/>
          <bitfield name="COMPBYPSS" caption="Auto compensation bypass" mask="0xC"/>
          <bitfield name="BYPSSSQUELCH" caption="Bypass squelch trigger point configure in chirp mode" mask="0x10"/>
          <bitfield name="ODT0" caption="On die termination compensation voltage reference" mask="0x80"/>
        </register>
        <register name="PHY18" offset="0x1518" rw="RW" size="4" initval="0x00000008" caption="USBHPHY Control Register.">
          <bitfield name="ODT21" caption="Upper 3 bits for on die termination compensation voltage reference" mask="0x3"/>
          <bitfield name="RSVD" caption="reserved" mask="0x3C"/>
        </register>
        <register name="PHY1C" offset="0x151C" rw="RW" size="4" initval="0x00000082" caption="USBHPHY Control Register.">
          <bitfield name="ODTBYPASS" caption="ODT auto-refresh bypass" mask="0x2"/>
          <bitfield name="FSLSDIFF" caption="Turn off FS/LS differential receiver in suspend mode" mask="0x80"/>
        </register>
        <register name="PHY20" offset="0x1520" rw="RW" size="4" initval="0x00000080" caption="USBHPHY Control Register.">
          <bitfield name="RSVD" caption="Reserved" mask="0xF"/>
          <bitfield name="HSSLEW10" caption="Lower 2 bits for HS slew adjust rate" mask="0xC0"/>
        </register>
        <register name="PHY24" offset="0x1524" rw="RW" size="4" initval="0x0000000C" caption="USBHPHY Control Register.">
          <bitfield name="HSSLEW2" caption="MSB of HS slew rate adjust" mask="0x1"/>
          <bitfield name="VBUSDETEN" caption="VBUS Detection Switch 0 - Closed, 1 - Open" mask="0x2"/>
          <bitfield name="ENHLFBITPRE" caption="Enable half-bit pre-emphasis for HS transmit" mask="0x4"/>
          <bitfield name="HSPREEMPST" caption="HS transmit pre emphasis strength" mask="0x38"/>
          <bitfield name="HSDRIVST10" caption="HS transmit drive strength" mask="0xC0"/>
        </register>
        <register name="PHY28" offset="0x1528" rw="RW" size="4" initval="0x0000001B" caption="USBHPHY Control Register.">
          <bitfield name="HSDRIVST2" caption="MSB of HS transmit driver strength" mask="0x1"/>
          <bitfield name="DISCONDET" caption="HOST disconnects detection trigger point" mask="0x1E"/>
          <bitfield name="HSDRVCOMP" caption="HS drive current compensation voltage reference" mask="0xE0"/>
        </register>
        <register name="PHY44" offset="0x1544" rw="RW" size="4" initval="0x00000040" caption="USBHPHY Control Register.">
          <bitfield name="PLLDAMP" caption="PLL damping factor" mask="0x2"/>
          <bitfield name="DIGDBG" caption="Digital debug interface" mask="0x4"/>
          <bitfield name="FRCVBUSVAL" caption="Force output vbus_valid" mask="0x8"/>
          <bitfield name="RSVD" caption="reserved" mask="0x70"/>
          <bitfield name="FRCSESSEND" caption="force session end" mask="0x80"/>
        </register>
        <register name="PHY48" offset="0x1548" rw="RW" size="4" initval="0x00000004" caption="USBHPHY Control Register.">
          <bitfield name="FRCASESSVAL" caption="force A_sessionvalid" mask="0x1"/>
          <bitfield name="FRCBSESSVAL" caption="force B_sessionvalid" mask="0x2"/>
          <bitfield name="VBUSCHRGE" caption="VBus charging/discharging bypass" mask="0x4"/>
          <bitfield name="SESSENDTUNE" caption="Session end reference tuning" mask="0xE0"/>
        </register>
        <register name="PHY4C" offset="0x154C" rw="RW" size="4" initval="0x00000000" caption="USBHPHY Control Register.">
          <bitfield name="VBUSVALTUNE" caption="VBus_valid reference tuning" mask="0x7"/>
          <bitfield name="BSESSVALIDTUNE10" caption="Lower 2 B_sessionvalid reference tune" mask="0xC0"/>
        </register>
        <register name="PHY50" offset="0x1550" rw="RW" size="4" initval="0x00000000" caption="USBHPHY Control Register.">
          <bitfield name="BSESSVALIDTUNE2" caption="MSB of B_sessionvalid reference tune" mask="0x1"/>
          <bitfield name="ASESSVALIDTUNE" caption="A_sessionvalid reference tune" mask="0xE"/>
          <bitfield name="COMPCURREF" caption="Compensation current tuning reference" mask="0xE0"/>
        </register>
      </register-group>
      <value-group name="DMACNTL__DMADIR">
        <value name="WRITE" caption="DMA Write (RX Endpoint)" value="0x0"/>
        <value name="READ" caption="DMA Read (TX Endpoint)" value="0x1"/>
      </value-group>
      <value-group name="DMACNTL__DMAMODE">
        <value name="MODE0" caption="Mode 0 Transfer" value="0x0"/>
        <value name="MODE1" caption="Mode1 Transfer" value="0x1"/>
      </value-group>
      <value-group name="DMACNTL__DMABRSTM">
        <value name="BM0" caption="Burst Mode 0" value="0x0"/>
        <value name="BM1" caption="Burst Mode 1" value="0x1"/>
        <value name="BM2" caption="Burst Mode 2" value="0x2"/>
        <value name="BM3" caption="Burst Mode 3" value="0x3"/>
      </value-group>
      <value-group name="CTRLB__BLANK">
        <value name="BLANK0" caption="No blank delay" value="0x00000"/>
        <value name="BLANKMAX" caption="Maximum blank delay" value="0xFFFFF"/>
      </value-group>
      <value-group name="INDEX__SELEP">
        <value name="EP0" caption="Endpoint 0 Select" value="0x0"/>
        <value name="EP1" caption="Endpoint 1 Select" value="0x1"/>
        <value name="EP2" caption="Endpoint 2 Select" value="0x2"/>
        <value name="EP3" caption="Endpoint 3 Select" value="0x3"/>
        <value name="EP4" caption="Endpoint 4 Select" value="0x4"/>
        <value name="EP5" caption="Endpoint 5 Select" value="0x5"/>
        <value name="EP6" caption="Endpoint 6 Select" value="0x6"/>
        <value name="EP7" caption="Endpoint 7 Select" value="0x7"/>
        <value name="EP8" caption="Endpoint 8 Select" value="0x8"/>
      </value-group>
      <value-group name="ENDPOINTX_TXTYPE__PROTOCOL">
        <value name="CONTROL" caption="" value="0x0"/>
        <value name="ISOCHRONOUS" caption="" value="0x1"/>
        <value name="BULK" caption="" value="0x2"/>
        <value name="INTERRUPT" caption="" value="0x3"/>
      </value-group>
      <value-group name="ENDPOINTX_TXTYPE__SPEED">
        <value name="HIGH" caption="Device In High Speed" value="0x1"/>
        <value name="FULL" caption="Device In Full Speed" value="0x2"/>
        <value name="LOW" caption="Device In Low Speed" value="0x3"/>
      </value-group>
      <value-group name="ENDPOINT0_TYPE0__SPEED">
        <value name="HIGH" caption="Device In High Speed" value="0x1"/>
        <value name="FULL" caption="Device In Full Speed" value="0x2"/>
        <value name="LOW" caption="Device In Low Speed" value="0x3"/>
      </value-group>
      <value-group name="ENDPOINTX_RXTYPE__PROTOCOL">
        <value name="CONTROL" caption="" value="0x0"/>
        <value name="ISOCHRONOUS" caption="" value="0x1"/>
        <value name="BULK" caption="" value="0x2"/>
        <value name="INTERRUPT" caption="" value="0x3"/>
      </value-group>
      <value-group name="ENDPOINTX_RXTYPE__SPEED">
        <value name="UNUSED" caption="" value="0x0"/>
        <value name="HIGH" caption="" value="0x1"/>
        <value name="FULL" caption="" value="0x2"/>
        <value name="LOW" caption="" value="0x3"/>
      </value-group>
      <value-group name="DEVCTL__VBUS">
        <value name="BSESSEND" caption="Below SessionEnd" value="0x0"/>
        <value name="ASESSEND" caption="Above SessionEnd, below AValid" value="0x1"/>
        <value name="AAVALID" caption="Above AValid, below VBus Valid" value="0x2"/>
        <value name="AVBUSVALID" caption="Above VBusValid" value="0x3"/>
      </value-group>
      <value-group name="MISC__RXEDMA">
        <value name="MAXP" caption="Dma_req signal for all out endpoints will be de-asserted when maxp bytes have been written to an endpoint. this is late mode." value="0x0"/>
        <value name="MAXP_8" caption="Dma_req signal for all out endpoints will be de-asserted when maxp-8 bytes have been written to an endpoint. this is early mode." value="0x1"/>
      </value-group>
      <value-group name="MISC__TXEDMA">
        <value name="MAXP" caption="Dma_req signal for all in endpoints will be de-asserted when maxp bytes have been written to an endpoint. this is late mode." value="0x0"/>
        <value name="MAXP_8" caption="Dma_req signal for all in endpoints will be de-asserted when maxp-8 bytes have been written to an endpoint. this is early mode." value="0x1"/>
      </value-group>
      <value-group name="TXFIFOSZ__SZ">
        <value name="8BYTES" caption="8 BYTES" value="0x0"/>
        <value name="16BYTES" caption="16 BYTES" value="0x1"/>
        <value name="32BYTES" caption="32 BYTES" value="0x2"/>
        <value name="64BYTES" caption="64 BYTES" value="0x3"/>
        <value name="128BYTES" caption="128 BYTES" value="0x4"/>
        <value name="256BYTES" caption="256 BYTES" value="0x5"/>
        <value name="512BYTES" caption="512 BYTES" value="0x6"/>
        <value name="1024BYTES" caption="1024 BYTES" value="0x7"/>
        <value name="2048BYTES" caption="2048 BYTES" value="0x8"/>
        <value name="4096BYTES" caption="4096 BYTES" value="0x9"/>
      </value-group>
      <value-group name="RXFIFOSZ__SZ">
        <value name="8BYTES" caption="8 BYTES" value="0x0"/>
        <value name="16BYTES" caption="16 BYTES" value="0x1"/>
        <value name="32BYTES" caption="32 BYTES" value="0x2"/>
        <value name="64BYTES" caption="64 BYTES" value="0x3"/>
        <value name="128BYTES" caption="128 BYTES" value="0x4"/>
        <value name="256BYTES" caption="256 BYTES" value="0x5"/>
        <value name="512BYTES" caption="512 BYTES" value="0x6"/>
        <value name="1024BYTES" caption="1024 BYTES" value="0x7"/>
        <value name="2048BYTES" caption="2048 BYTES" value="0x8"/>
        <value name="4096BYTES" caption="4096 BYTES" value="0x9"/>
      </value-group>
      <value-group name="LPMATTR__LINKSTATE">
        <value name="SLEEPSTATE" caption="Sleep State (L1)" value="0x1"/>
      </value-group>
      <value-group name="LPMCNTRL__LPMEN">
        <value name="LPMTRANS" caption="Core supports LPM extended transactions" value="0x0"/>
        <value name="EXTNTRANS" caption="LPM is not supported but extended transactions are supported." value="0x1"/>
        <value name="NOTSUPPORTED1" caption="LPM and extended transactions are not supported" value="0x2"/>
        <value name="NOTSUPPORTED2" caption="LPM and extended transactions are not supported" value="0x3"/>
      </value-group>
      <value-group name="PHY00__PREEMP">
        <value name="SOFEOP" caption="Enable pre-emphasis during SOF and EOP" value="0x0"/>
        <value name="CHIRP" caption="Enable pre-emphasis during chirp" value="0x1"/>
        <value name="NONCHIRP" caption="Enable pre-emphasis in non-chirp state" value="0x2"/>
        <value name="ALWAYS" caption="Always enable pre-emphasis" value="0x3"/>
      </value-group>
      <value-group name="PHY00__SLEWRATE">
        <value name="HIGH" caption="Highest slew rate" value="0x0"/>
        <value name="MIDDLE0" caption="Middle slew rate" value="0x1"/>
        <value name="MIDDLE1" caption="Middle slew rate" value="0x2"/>
        <value name="SMALLEST" caption="Smallest slew rate" value="0x3"/>
      </value-group>
      <value-group name="PHY00__RXPHSSEL">
        <value name="EARLIEST" caption="Earliest phase" value="0x0"/>
        <value name="LATEST" caption="Latest phase" value="0x7"/>
      </value-group>
    </module>
    <module name="WDT" id="03611" name2="wdt_u2251_v2" version="2b0" caption="Watchdog Timer">
      <register-group name="WDT" caption="Watchdog Timer">
        <register name="CTRLA" offset="0x0" rw="RW" access="WSYNC" size="1" initval="0x00" caption="Control">
          <bitfield name="ENABLE" caption="Enable" mask="0x2"/>
          <bitfield name="WEN" caption="Watchdog Timer Window Mode Enable" mask="0x4"/>
          <bitfield name="RUNSTDBY" caption="Run During Standby" mask="0x40"/>
          <bitfield name="ALWAYSON" caption="Always-On" mask="0x80"/>
        </register>
        <register name="CONFIG" offset="0x1" rw="RW" size="1" initval="0xBB" caption="Configuration">
          <bitfield name="PER" caption="Time-Out Period" mask="0xF" values="CONFIG__PER"/>
          <bitfield name="WINDOW" caption="Window Mode Time-Out Period" mask="0xF0" values="CONFIG__WINDOW"/>
        </register>
        <register name="EWCTRL" offset="0x2" rw="RW" size="1" initval="0x0B" caption="Early Warning Interrupt Control">
          <bitfield name="EWOFFSET" caption="Early Warning Interrupt Time Offset" mask="0xF" values="EWCTRL__EWOFFSET"/>
        </register>
        <register name="INTENCLR" offset="0x4" rw="RW" size="1" atomic-op="clear:INTENCLR" initval="0x00" caption="Interrupt Enable Clear">
          <bitfield name="EW" caption="Early Warning Interrupt Enable" mask="0x1"/>
        </register>
        <register name="INTENSET" offset="0x5" rw="RW" size="1" atomic-op="set:INTENSET" initval="0x00" caption="Interrupt Enable Set">
          <bitfield name="EW" caption="Early Warning Interrupt Enable" mask="0x1"/>
        </register>
        <register name="INTFLAG" offset="0x6" rw="RW" size="1" atomic-op="clear:INTFLAG" initval="0x00" caption="Interrupt Flag Status and Clear">
          <bitfield name="EW" caption="Early Warning" mask="0x1"/>
        </register>
        <register name="SYNCBUSY" offset="0x8" rw="R" size="4" initval="0x00000000" caption="Synchronization Busy">
          <bitfield name="ENABLE" caption="Enable Synchronization Busy" mask="0x2"/>
          <bitfield name="WEN" caption="Window Enable Synchronization Busy" mask="0x4"/>
          <bitfield name="RUNSTDBY" caption="Run During Standby Synchronization Busy" mask="0x8"/>
          <bitfield name="ALWAYSON" caption="Always-On Synchronization Busy" mask="0x10"/>
          <bitfield name="CLEAR" caption="Clear Synchronization Busy" mask="0x20"/>
        </register>
        <register name="CLEAR" offset="0xC" rw="W" access="WSYNC" size="1" initval="0x00" caption="Clear">
          <bitfield name="CLEAR" caption="Watchdog Clear" mask="0xFF" values="CLEAR__CLEAR"/>
        </register>
      </register-group>
      <value-group name="CONFIG__PER">
        <value name="CYC8" caption="8 clock cycles" value="0x0"/>
        <value name="CYC16" caption="16 clock cycles" value="0x1"/>
        <value name="CYC32" caption="32 clock cycles" value="0x2"/>
        <value name="CYC64" caption="64 clock cycles" value="0x3"/>
        <value name="CYC128" caption="128 clock cycles" value="0x4"/>
        <value name="CYC256" caption="256 clock cycles" value="0x5"/>
        <value name="CYC512" caption="512 clock cycles" value="0x6"/>
        <value name="CYC1024" caption="1024 clock cycles" value="0x7"/>
        <value name="CYC2048" caption="2048 clock cycles" value="0x8"/>
        <value name="CYC4096" caption="4096 clock cycles" value="0x9"/>
        <value name="CYC8192" caption="8192 clock cycles" value="0xA"/>
        <value name="CYC16384" caption="16384 clock cycles" value="0xB"/>
      </value-group>
      <value-group name="CONFIG__WINDOW">
        <value name="CYC8" caption="8 clock cycles" value="0x0"/>
        <value name="CYC16" caption="16 clock cycles" value="0x1"/>
        <value name="CYC32" caption="32 clock cycles" value="0x2"/>
        <value name="CYC64" caption="64 clock cycles" value="0x3"/>
        <value name="CYC128" caption="128 clock cycles" value="0x4"/>
        <value name="CYC256" caption="256 clock cycles" value="0x5"/>
        <value name="CYC512" caption="512 clock cycles" value="0x6"/>
        <value name="CYC1024" caption="1024 clock cycles" value="0x7"/>
        <value name="CYC2048" caption="2048 clock cycles" value="0x8"/>
        <value name="CYC4096" caption="4096 clock cycles" value="0x9"/>
        <value name="CYC8192" caption="8192 clock cycles" value="0xA"/>
        <value name="CYC16384" caption="16384 clock cycles" value="0xB"/>
      </value-group>
      <value-group name="EWCTRL__EWOFFSET">
        <value name="CYC8" caption="8 clock cycles" value="0x0"/>
        <value name="CYC16" caption="16 clock cycles" value="0x1"/>
        <value name="CYC32" caption="32 clock cycles" value="0x2"/>
        <value name="CYC64" caption="64 clock cycles" value="0x3"/>
        <value name="CYC128" caption="128 clock cycles" value="0x4"/>
        <value name="CYC256" caption="256 clock cycles" value="0x5"/>
        <value name="CYC512" caption="512 clock cycles" value="0x6"/>
        <value name="CYC1024" caption="1024 clock cycles" value="0x7"/>
        <value name="CYC2048" caption="2048 clock cycles" value="0x8"/>
        <value name="CYC4096" caption="4096 clock cycles" value="0x9"/>
        <value name="CYC8192" caption="8192 clock cycles" value="0xA"/>
        <value name="CYC16384" caption="16384 clock cycles" value="0xB"/>
      </value-group>
      <value-group name="CLEAR__CLEAR">
        <value name="KEY" caption="Clear Key" value="0xA5"/>
      </value-group>
    </module>
  </modules>
  <pinouts>
    <pinout name="P100" caption="P100">
      <pin position="1" pad="PA00"/>
      <pin position="2" pad="PA01"/>
      <pin position="3" pad="PA02"/>
      <pin position="4" pad="PA03"/>
      <pin position="5" pad="RESET_N"/>
      <pin position="6" pad="GND"/>
      <pin position="7" pad="VDDIO"/>
      <pin position="8" pad="PA13"/>
      <pin position="9" pad="PA14"/>
      <pin position="10" pad="PA15"/>
      <pin position="11" pad="PA16"/>
      <pin position="12" pad="PA17"/>
      <pin position="13" pad="PA04"/>
      <pin position="14" pad="PA05"/>
      <pin position="15" pad="PA06"/>
      <pin position="16" pad="PA07"/>
      <pin position="17" pad="PA08"/>
      <pin position="18" pad="PA18"/>
      <pin position="19" pad="GND"/>
      <pin position="20" pad="VDDIO"/>
      <pin position="21" pad="EXT"/>
      <pin position="22" pad="PA09"/>
      <pin position="23" pad="ATEST"/>
      <pin position="24" pad="PA11"/>
      <pin position="25" pad="PA12"/>
      <pin position="26" pad="PB00"/>
      <pin position="27" pad="VREFH"/>
      <pin position="28" pad="PB11"/>
      <pin position="29" pad="PB12"/>
      <pin position="30" pad="VSSA"/>
      <pin position="31" pad="PB02"/>
      <pin position="32" pad="PB03"/>
      <pin position="33" pad="VDDA"/>
      <pin position="34" pad="VDDIO"/>
      <pin position="35" pad="GND"/>
      <pin position="36" pad="PB04"/>
      <pin position="37" pad="PB05"/>
      <pin position="38" pad="PB13"/>
      <pin position="39" pad="PB06"/>
      <pin position="40" pad="PB14"/>
      <pin position="41" pad="PB15"/>
      <pin position="42" pad="VDDIO"/>
      <pin position="43" pad="GND"/>
      <pin position="44" pad="VDDREG"/>
      <pin position="45" pad="PB16"/>
      <pin position="46" pad="PB17"/>
      <pin position="47" pad="PB07"/>
      <pin position="48" pad="PB08"/>
      <pin position="49" pad="PB09"/>
      <pin position="50" pad="PB10"/>
      <pin position="51" pad="PC00"/>
      <pin position="52" pad="PC01"/>
      <pin position="53" pad="PC02"/>
      <pin position="54" pad="PC03"/>
      <pin position="55" pad="PC04"/>
      <pin position="56" pad="VDDIO"/>
      <pin position="57" pad="GND"/>
      <pin position="58" pad="PC14"/>
      <pin position="59" pad="PC05"/>
      <pin position="60" pad="PC06"/>
      <pin position="61" pad="PC07"/>
      <pin position="62" pad="VDDREG"/>
      <pin position="63" pad="PC09"/>
      <pin position="64" pad="PC15"/>
      <pin position="65" pad="PC16"/>
      <pin position="66" pad="PC17"/>
      <pin position="67" pad="PC18"/>
      <pin position="68" pad="PC10"/>
      <pin position="69" pad="VDDIO"/>
      <pin position="70" pad="GND"/>
      <pin position="71" pad="PC11"/>
      <pin position="72" pad="PC12"/>
      <pin position="73" pad="PC13"/>
      <pin position="74" pad="PC19"/>
      <pin position="75" pad="PC20"/>
      <pin position="76" pad="USB0PN"/>
      <pin position="77" pad="USB0PP"/>
      <pin position="78" pad="USB0ID"/>
      <pin position="79" pad="VCCAP3"/>
      <pin position="80" pad="USBVSSA"/>
      <pin position="81" pad="VBUS"/>
      <pin position="82" pad="USRBIAS"/>
      <pin position="83" pad="VDDREG"/>
      <pin position="84" pad="VSSIO"/>
      <pin position="85" pad="VDDIO"/>
      <pin position="86" pad="PD00"/>
      <pin position="87" pad="PD01"/>
      <pin position="88" pad="PD02"/>
      <pin position="89" pad="PD03"/>
      <pin position="90" pad="PD04"/>
      <pin position="91" pad="PD12"/>
      <pin position="92" pad="PD05"/>
      <pin position="93" pad="PD06"/>
      <pin position="94" pad="PD07"/>
      <pin position="95" pad="GND"/>
      <pin position="96" pad="VDDIOB"/>
      <pin position="97" pad="PD08"/>
      <pin position="98" pad="PD09"/>
      <pin position="99" pad="PD10"/>
      <pin position="100" pad="PD11"/>
    </pinout>
  </pinouts>
</avr-tools-device-file>
