
---------- Begin Simulation Statistics ----------
final_tick                                 8803864500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 164848                       # Simulator instruction rate (inst/s)
host_mem_usage                                 869464                       # Number of bytes of host memory used
host_op_rate                                   165295                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    60.66                       # Real time elapsed on the host
host_tick_rate                              145129528                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000002                       # Number of instructions simulated
sim_ops                                      10027169                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.008804                       # Number of seconds simulated
sim_ticks                                  8803864500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.934827                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 3006947                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              3008908                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 14                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             22717                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           3038295                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               1643                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            2296                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              653                       # Number of indirect misses.
system.cpu.branchPred.lookups                 3051691                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    5322                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          237                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   7997130                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  8031162                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             22148                       # The number of times a branch was mispredicted
system.cpu.commit.branches                    2501415                       # Number of branches committed
system.cpu.commit.bw_lim_events                  5179                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             174                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          783375                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts             10019633                       # Number of instructions committed
system.cpu.commit.committedOps               10046800                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples     17370019                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.578399                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.321557                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     14067591     80.99%     80.99% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       798918      4.60%     85.59% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       213027      1.23%     86.81% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       402195      2.32%     89.13% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      1856938     10.69%     99.82% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        17594      0.10%     99.92% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6         1950      0.01%     99.93% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7         6627      0.04%     99.97% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8         5179      0.03%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     17370019                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                 4620                       # Number of function calls committed.
system.cpu.commit.int_insts                   7546090                       # Number of committed integer instructions.
system.cpu.commit.loads                         35385                       # Number of loads committed
system.cpu.commit.membars                         138                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            3      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          7555307     75.20%     75.20% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult             384      0.00%     75.20% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               94      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              8      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc            32      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              15      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              10      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp              12      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             72      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           35385      0.35%     75.56% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        2455478     24.44%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          10046800                       # Class of committed instruction
system.cpu.commit.refs                        2490863                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                      2101                       # Number of committed Vector instructions.
system.cpu.committedInsts                    10000002                       # Number of Instructions Simulated
system.cpu.committedOps                      10027169                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.760773                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.760773                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles              15228330                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   591                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved              2785688                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts               11358605                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   617053                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   1037184                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  26962                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                  2010                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                569532                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                     3051691                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                     30447                       # Number of cache lines fetched
system.cpu.fetch.Cycles                      17144072                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  1957                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles          163                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                       12221435                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   44                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles            91                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   55092                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.173315                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             307145                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches            3013912                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.694095                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples           17479061                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.700943                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.542184                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 14447901     82.66%     82.66% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     4074      0.02%     82.68% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     4542      0.03%     82.71% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     5659      0.03%     82.74% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  2972819     17.01%     99.75% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                     4650      0.03%     99.77% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                     2051      0.01%     99.79% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                     4058      0.02%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                    33307      0.19%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             17479061                       # Number of instructions fetched each cycle (Total)
system.cpu.icache.prefetcher.num_hwpf_issued        35003                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit       239466                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified       303709                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull        18388                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage       5944862                       # number of prefetches that crossed the page
system.cpu.idleCycles                          128669                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                22737                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  2684581                       # Number of branches executed
system.cpu.iew.exec_nop                         20713                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.614642                       # Inst execution rate
system.cpu.iew.exec_refs                      2697425                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    2658992                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   82431                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                 38888                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                198                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts             20199                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              2682087                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            10971371                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                 38433                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             39908                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              10822458                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     10                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                   421                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  26962                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   431                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked        179929                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads             1737                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            7                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           23                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads          330                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         3503                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores       226605                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             23                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         1709                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          21028                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  14862981                       # num instructions consuming a value
system.cpu.iew.wb_count                      10702534                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.364769                       # average fanout of values written-back
system.cpu.iew.wb_producers                   5421550                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.607832                       # insts written-back per cycle
system.cpu.iew.wb_sent                       10821153                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 13510645                       # number of integer regfile reads
system.cpu.int_regfile_writes                 5488094                       # number of integer regfile writes
system.cpu.ipc                               0.567932                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.567932                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                19      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               8152859     75.06%     75.06% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  384      0.00%     75.06% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    96      0.00%     75.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  11      0.00%     75.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     75.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     75.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     75.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     75.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     75.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                 39      0.00%     75.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     75.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   21      0.00%     75.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     75.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   14      0.00%     75.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   16      0.00%     75.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     75.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  80      0.00%     75.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     75.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     75.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     75.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     75.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     75.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     75.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     75.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     75.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     75.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     75.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     75.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     75.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     75.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     75.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     75.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     75.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     75.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     75.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     75.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     75.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     75.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     75.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     75.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     75.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     75.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     75.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     75.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     75.06% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                38855      0.36%     75.42% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             2669976     24.58%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               10862370                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                        2637                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.000243                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                     445     16.88%     16.88% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     16.88% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     16.88% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     16.88% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     16.88% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     16.88% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     16.88% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     16.88% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     16.88% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     16.88% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     16.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     16.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     16.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      1      0.04%     16.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      2      0.08%     16.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     16.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     16.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     16.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     16.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     16.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     16.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     16.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     16.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     16.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     16.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     16.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     16.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     16.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     16.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     16.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     16.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     16.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     16.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     16.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     16.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     16.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     16.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     16.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     16.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     16.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     16.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     16.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     16.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     16.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     16.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     16.99% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   1126     42.70%     59.69% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  1063     40.31%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               10862349                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           39201447                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     10700263                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          11870865                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   10950460                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  10862370                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 198                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          923471                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               243                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             24                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       465584                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      17479061                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.621450                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.324660                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            13905528     79.56%     79.56% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              518369      2.97%     82.52% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              549915      3.15%     85.67% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              795751      4.55%     90.22% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1697940      9.71%     99.93% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                6117      0.03%     99.97% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                3860      0.02%     99.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                1235      0.01%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                 346      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        17479061                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.616909                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                   2639                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads               5230                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses         2271                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes              3287                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads              1539                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              136                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                38888                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             2682087                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 7999299                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    561                       # number of misc regfile writes
system.cpu.numCycles                         17607730                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                   82955                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              12530631                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                     39                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   917894                       # Number of cycles rename is idle
system.cpu.rename.ROBFullEvents                     1                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              22055586                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               11101351                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            13845858                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   1296474                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents               15145158                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  26962                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles              15139247                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  1315192                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups         13811607                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          15529                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                765                       # count of serializing insts renamed
system.cpu.rename.skidInsts                   4494620                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            181                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups             2678                       # Number of vector rename lookups
system.cpu.rob.rob_reads                     28132628                       # The number of ROB reads
system.cpu.rob.rob_writes                    21769445                       # The number of ROB writes
system.cpu.timesIdled                           10351                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                     2218                       # number of vector regfile reads
system.cpu.vec_regfile_writes                     180                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    35                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       271975                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        576736                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          124                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       340588                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops           17                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       682219                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops             17                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp                972                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       271049                       # Transaction distribution
system.membus.trans_dist::CleanEvict              926                       # Transaction distribution
system.membus.trans_dist::ReadExReq            303705                       # Transaction distribution
system.membus.trans_dist::ReadExResp           303704                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           972                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            84                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       881412                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 881412                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     36846400                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                36846400                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            304761                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  304761    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              304761                       # Request fanout histogram
system.membus.reqLayer0.occupancy          1738180500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              19.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1590819250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             18.1                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   8803864500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             37840                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       573883                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        37558                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            1140                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           303707                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          303705                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         37574                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          266                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           84                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           84                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       112706                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       911142                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1023848                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side      4808448                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     38835456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               43643904                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          271993                       # Total snoops (count)
system.tol2bus.snoopTraffic                  17347200                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           613624                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000230                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.015157                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 613483     99.98%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    141      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             613624                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          686147625                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              7.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         456008979                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          56361000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.6                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   8803864500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                12075                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                  114                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.icache.prefetcher        24680                       # number of demand (read+write) hits
system.l2.demand_hits::total                    36869                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst               12075                       # number of overall hits
system.l2.overall_hits::.cpu.data                 114                       # number of overall hits
system.l2.overall_hits::.cpu.icache.prefetcher        24680                       # number of overall hits
system.l2.overall_hits::total                   36869                       # number of overall hits
system.l2.demand_misses::.cpu.inst                819                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             303859                       # number of demand (read+write) misses
system.l2.demand_misses::total                 304678                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               819                       # number of overall misses
system.l2.overall_misses::.cpu.data            303859                       # number of overall misses
system.l2.overall_misses::total                304678                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     65122000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  31809124000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      31874246000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     65122000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  31809124000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     31874246000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst            12894                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           303973                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.icache.prefetcher        24680                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               341547                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst           12894                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          303973                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.icache.prefetcher        24680                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              341547                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.063518                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.999625                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.892053                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.063518                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.999625                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.892053                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 79514.041514                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 104683.830329                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 104616.171827                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 79514.041514                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 104683.830329                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 104616.171827                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              271050                       # number of writebacks
system.l2.writebacks::total                    271050                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst           819                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        303859                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            304678                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          819                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       303859                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           304678                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     56932000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  28770554000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  28827486000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     56932000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  28770554000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  28827486000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.063518                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.999625                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.892053                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.063518                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.999625                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.892053                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 69514.041514                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 94683.896149                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 94616.237470                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 69514.041514                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 94683.896149                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 94616.237470                       # average overall mshr miss latency
system.l2.replacements                         271993                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       302833                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           302833                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       302833                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       302833                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        37434                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            37434                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        37434                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        37434                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                 1                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     1                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          303706                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              303706                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  31796513500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   31796513500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        303707                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            303707                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999997                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999997                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 104695.045537                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 104695.045537                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       303706                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         303706                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  28759473500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  28759473500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999997                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999997                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 94695.111391                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 94695.111391                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst          12075                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu.icache.prefetcher        24680                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              36755                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          819                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              819                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     65122000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     65122000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst        12894                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.icache.prefetcher        24680                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          37574                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.063518                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.021797                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 79514.041514                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 79514.041514                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          819                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          819                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     56932000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     56932000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.063518                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.021797                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 69514.041514                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 69514.041514                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data           113                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               113                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          153                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             153                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     12610500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     12610500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          266                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           266                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.575188                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.575188                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 82421.568627                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 82421.568627                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data          153                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          153                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     11080500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     11080500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.575188                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.575188                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 72421.568627                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 72421.568627                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.cpu.data           84                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              84                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data           84                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            84                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data           84                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           84                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data      1581500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      1581500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 18827.380952                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 18827.380952                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   8803864500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 30733.637459                       # Cycle average of tags in use
system.l2.tags.total_refs                      682009                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    304761                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.237849                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       6.168242                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        75.574684                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     30651.894533                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000188                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002306                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.935422                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.937916                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          336                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         3008                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2        29424                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   5761521                       # Number of tag accesses
system.l2.tags.data_accesses                  5761521                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   8803864500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          52416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       19446848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           19499264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        52416                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         52416                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     17347136                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        17347136                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             819                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          303857                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              304676                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       271049                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             271049                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           5953749                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data        2208899058                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2214852807                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      5953749                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          5953749                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks     1970400158                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1970400158                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks     1970400158                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          5953749                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data       2208899058                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4185252965                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    271049.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       819.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    303858.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000316482500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        16936                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        16937                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              782662                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             254608                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      304677                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     271049                       # Number of write requests accepted
system.mem_ctrls.readBursts                    304677                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   271049                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             19043                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             19052                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             18983                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             19053                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             19012                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             19005                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             19030                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             19028                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             19105                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             19170                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            19055                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            19114                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            19017                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            19004                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            19034                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            18971                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             16961                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             16898                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             16898                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             16898                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             16898                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             16898                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             16898                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             16961                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             17029                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             17055                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            16942                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            16956                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            16907                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            16944                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            16962                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            16913                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.42                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.96                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  10355680250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1523380000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             16068355250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     33989.04                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    4999.98                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                52738.98                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   281994                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  251733                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 92.56                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.87                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                304677                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               271049                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   77626                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   78202                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   90361                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   58483                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    280                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   5391                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  12899                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  17025                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  17463                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  17630                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  17511                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  17299                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  17244                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  17979                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  20147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  26821                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  28547                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  17210                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  19533                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  17809                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     44                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        41964                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    877.970070                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   770.604971                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   286.900942                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1585      3.78%      3.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1223      2.91%      6.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2109      5.03%     11.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          586      1.40%     13.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1327      3.16%     16.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1123      2.68%     18.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1985      4.73%     23.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1333      3.18%     26.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        30693     73.14%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        41964                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        16937                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      17.988782                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.018181                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    247.414638                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023        16936     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::31744-32767            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         16937                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        16936                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.002362                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.002275                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.054285                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            16901     99.79%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               30      0.18%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                5      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         16936                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               19499264                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                17345152                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                19499328                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             17347136                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2214.85                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1970.17                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2214.86                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1970.40                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        32.70                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    17.30                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   15.39                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    8803852500                       # Total gap between requests
system.mem_ctrls.avgGap                      15291.74                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        52416                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     19446848                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     17345152                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 5953749.060994748957                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 2208899057.908035755157                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1970174802.213278055191                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          819                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       303858                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       271049                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     23224750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  16045130500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 203702198750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28357.45                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     52804.70                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks    751532.74                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    92.71                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            150389820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             79926495                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1088635800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          708385320                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     694543200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       2290283370                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1452024480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         6464188485                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        734.244432                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   3679102250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    293800000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   4830962250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            149247420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             79326885                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1086750840                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          706318200                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     694543200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       2307320100                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1437677760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         6461184405                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        733.903209                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   3637178250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    293800000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   4872886250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   8803864500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst        15862                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            15862                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        15862                       # number of overall hits
system.cpu.icache.overall_hits::total           15862                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        14584                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          14584                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        14584                       # number of overall misses
system.cpu.icache.overall_misses::total         14584                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    266625988                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    266625988                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    266625988                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    266625988                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        30446                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        30446                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        30446                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        30446                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.479012                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.479012                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.479012                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.479012                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 18282.089139                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 18282.089139                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 18282.089139                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 18282.089139                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         5284                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               554                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs     9.537906                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.unused_prefetches             22478                       # number of HardPF blocks evicted w/o reference
system.cpu.icache.writebacks::.writebacks        37558                       # number of writebacks
system.cpu.icache.writebacks::total             37558                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst         1690                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         1690                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst         1690                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         1690                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst        12894                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        12894                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        12894                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.icache.prefetcher        24680                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        37574                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    228242489                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    228242489                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    228242489                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.icache.prefetcher    302769453                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    531011942                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.423504                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.423504                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.423504                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     1.234119                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 17701.449434                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 17701.449434                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 17701.449434                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.icache.prefetcher 12267.806037                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 14132.430457                       # average overall mshr miss latency
system.cpu.icache.replacements                  37558                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        15862                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           15862                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        14584                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         14584                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    266625988                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    266625988                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        30446                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        30446                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.479012                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.479012                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 18282.089139                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 18282.089139                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst         1690                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         1690                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        12894                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        12894                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    228242489                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    228242489                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.423504                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.423504                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 17701.449434                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 17701.449434                       # average ReadReq mshr miss latency
system.cpu.icache.HardPFReq_mshr_misses::.cpu.icache.prefetcher        24680                       # number of HardPFReq MSHR misses
system.cpu.icache.HardPFReq_mshr_misses::total        24680                       # number of HardPFReq MSHR misses
system.cpu.icache.HardPFReq_mshr_miss_latency::.cpu.icache.prefetcher    302769453                       # number of HardPFReq MSHR miss cycles
system.cpu.icache.HardPFReq_mshr_miss_latency::total    302769453                       # number of HardPFReq MSHR miss cycles
system.cpu.icache.HardPFReq_mshr_miss_rate::.cpu.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.icache.HardPFReq_avg_mshr_miss_latency::.cpu.icache.prefetcher 12267.806037                       # average HardPFReq mshr miss latency
system.cpu.icache.HardPFReq_avg_mshr_miss_latency::total 12267.806037                       # average HardPFReq mshr miss latency
system.cpu.icache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   8803864500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   8803864500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            15.998903                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               53436                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             37574                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              1.422154                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     5.909028                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.cpu.icache.prefetcher    10.089875                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.369314                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.cpu.icache.prefetcher     0.630617                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999931                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1022           10                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_blocks::1024            6                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::3           10                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1022     0.625000                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.375000                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             98466                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            98466                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   8803864500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   8803864500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   8803864500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   8803864500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   8803864500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        61712                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            61712                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        61844                       # number of overall hits
system.cpu.dcache.overall_hits::total           61844                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      2429555                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        2429555                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      2429562                       # number of overall misses
system.cpu.dcache.overall_misses::total       2429562                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 209227339081                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 209227339081                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 209227339081                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 209227339081                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      2491267                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      2491267                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      2491406                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      2491406                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.975229                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.975229                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.975177                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.975177                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 86117.556129                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 86117.556129                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 86117.308009                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 86117.308009                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     14480902                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            266206                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    54.397354                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       302834                       # number of writebacks
system.cpu.dcache.writebacks::total            302834                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      2125505                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      2125505                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      2125505                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      2125505                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       304050                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       304050                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       304057                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       304057                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  32359030464                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  32359030464                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  32359556964                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  32359556964                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.122046                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.122046                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.122042                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.122042                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 106426.674771                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 106426.674771                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 106425.956199                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 106425.956199                       # average overall mshr miss latency
system.cpu.dcache.replacements                 303031                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        35387                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           35387                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          526                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           526                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     27476500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     27476500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        35913                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        35913                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.014647                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.014647                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 52236.692015                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 52236.692015                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          268                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          268                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          258                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          258                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     13606500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     13606500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.007184                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007184                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 52738.372093                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 52738.372093                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        26281                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          26281                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      2428971                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      2428971                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 209198011611                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 209198011611                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      2455252                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      2455252                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.989296                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.989296                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 86126.187431                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 86126.187431                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data      2125237                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      2125237                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       303734                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       303734                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  32343630994                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  32343630994                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.123708                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.123708                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 106486.698868                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 106486.698868                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          132                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           132                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            7                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            7                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data          139                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total          139                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.050360                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.050360                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            7                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            7                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       526500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       526500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.050360                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.050360                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 75214.285714                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 75214.285714                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_hits::.cpu.data           44                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total           44                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_misses::.cpu.data           58                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total           58                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data      1850970                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total      1850970                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data          102                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total          102                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data     0.568627                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.568627                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 31913.275862                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 31913.275862                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data           58                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total           58                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data      1792970                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total      1792970                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data     0.568627                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total     0.568627                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 30913.275862                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 30913.275862                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          157                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          157                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       184000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       184000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          159                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          159                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.012579                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.012579                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        92000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        92000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        82000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        82000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.006289                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.006289                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        82000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        82000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data          138                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          138                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data          138                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          138                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   8803864500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1004.397386                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              366194                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            304055                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              1.204368                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1004.397386                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.980857                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.980857                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          336                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          688                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           5287461                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          5287461                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   8803864500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   8803864500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
