/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [3:0] celloutsig_0_11z;
  wire [5:0] celloutsig_0_12z;
  reg [8:0] celloutsig_0_13z;
  wire celloutsig_0_15z;
  wire [12:0] celloutsig_0_16z;
  wire [10:0] celloutsig_0_18z;
  wire [7:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [19:0] celloutsig_0_20z;
  wire [4:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [16:0] celloutsig_0_23z;
  wire [38:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_28z;
  wire [23:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [4:0] celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire [3:0] celloutsig_0_36z;
  wire [4:0] celloutsig_0_3z;
  wire celloutsig_0_42z;
  reg [2:0] celloutsig_0_43z;
  wire celloutsig_0_44z;
  wire [2:0] celloutsig_0_46z;
  wire celloutsig_0_47z;
  wire celloutsig_0_4z;
  wire [3:0] celloutsig_0_56z;
  wire [3:0] celloutsig_0_5z;
  wire celloutsig_0_61z;
  wire celloutsig_0_63z;
  wire celloutsig_0_69z;
  wire [6:0] celloutsig_0_6z;
  wire celloutsig_0_74z;
  wire celloutsig_0_7z;
  wire celloutsig_0_89z;
  wire celloutsig_0_8z;
  wire [2:0] celloutsig_0_90z;
  wire [2:0] celloutsig_0_9z;
  wire [8:0] celloutsig_1_0z;
  wire [3:0] celloutsig_1_13z;
  wire [6:0] celloutsig_1_18z;
  wire [9:0] celloutsig_1_19z;
  wire [6:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [5:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [3:0] celloutsig_1_5z;
  wire [11:0] celloutsig_1_6z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_4z = ~(celloutsig_0_3z[3] | celloutsig_0_1z);
  assign celloutsig_0_22z = ~(celloutsig_0_6z[2] | celloutsig_0_0z);
  assign celloutsig_0_28z = ~(celloutsig_0_16z[10] | in_data[5]);
  assign celloutsig_0_9z = celloutsig_0_5z[2:0] + { celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_4z };
  assign celloutsig_0_56z = celloutsig_0_31z[3:0] / { 1'h1, celloutsig_0_19z[2:0] };
  assign celloutsig_0_6z = { celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_1z } / { 1'h1, celloutsig_0_3z[2:0], celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_2z };
  assign celloutsig_1_3z = { in_data[129:127], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_2z } / { 1'h1, in_data[177:173] };
  assign celloutsig_1_19z = { celloutsig_1_0z[6:4], celloutsig_1_4z, celloutsig_1_3z } / { 1'h1, celloutsig_1_6z[9:1] };
  assign celloutsig_0_36z = in_data[38:35] / { 1'h1, celloutsig_0_21z[2:0] };
  assign celloutsig_0_46z = celloutsig_0_3z[4:2] / { 1'h1, celloutsig_0_43z[1:0] };
  assign celloutsig_0_90z = { celloutsig_0_42z, celloutsig_0_74z, celloutsig_0_69z } / { 1'h1, celloutsig_0_13z[2], celloutsig_0_33z };
  assign celloutsig_1_13z = in_data[158:155] / { 1'h1, celloutsig_1_3z[3:1] };
  assign celloutsig_1_18z = { in_data[121:119], celloutsig_1_13z } / { 1'h1, celloutsig_1_1z[2], celloutsig_1_4z, celloutsig_1_13z[3:1], in_data[96] };
  assign celloutsig_0_12z = celloutsig_0_6z[6:1] / { 1'h1, celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_20z = in_data[71:52] / { 1'h1, in_data[27:9] };
  assign celloutsig_0_24z = { celloutsig_0_19z[3:2], celloutsig_0_19z, celloutsig_0_23z, celloutsig_0_19z, celloutsig_0_5z } / { 1'h1, in_data[89:53], celloutsig_0_1z };
  assign celloutsig_0_1z = in_data[94:83] == { in_data[35:25], celloutsig_0_0z };
  assign celloutsig_0_8z = celloutsig_0_3z[2:1] === { celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_0_10z = { celloutsig_0_5z[3:1], celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_5z } === { in_data[69:62], celloutsig_0_7z };
  assign celloutsig_0_33z = { celloutsig_0_8z, celloutsig_0_32z, celloutsig_0_9z, celloutsig_0_9z } === celloutsig_0_29z[12:5];
  assign celloutsig_0_61z = { celloutsig_0_56z[1:0], celloutsig_0_1z, celloutsig_0_46z } || { celloutsig_0_12z[3:0], celloutsig_0_25z, celloutsig_0_30z };
  assign celloutsig_0_63z = { celloutsig_0_24z[30:26], celloutsig_0_7z, celloutsig_0_28z } || { celloutsig_0_12z, celloutsig_0_15z };
  assign celloutsig_0_5z = { celloutsig_0_3z[0], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_4z } * { celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_11z = { celloutsig_0_1z, celloutsig_0_9z } * celloutsig_0_5z;
  assign celloutsig_0_18z = { celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_9z, celloutsig_0_8z, celloutsig_0_10z, celloutsig_0_11z } * celloutsig_0_16z[12:2];
  assign celloutsig_0_19z = { celloutsig_0_5z[2:0], celloutsig_0_11z, celloutsig_0_15z } * { celloutsig_0_18z[6:0], celloutsig_0_7z };
  assign celloutsig_0_7z = | celloutsig_0_6z[5:2];
  assign celloutsig_1_4z = | { in_data[145:143], celloutsig_1_2z };
  assign celloutsig_0_15z = | in_data[49:47];
  assign celloutsig_0_2z = | { in_data[60:32], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_30z = | celloutsig_0_21z[4:1];
  assign celloutsig_0_32z = | { celloutsig_0_19z[2], celloutsig_0_5z };
  assign celloutsig_0_0z = ~^ in_data[10:5];
  assign celloutsig_0_42z = ^ { celloutsig_0_24z[32:29], celloutsig_0_30z };
  assign celloutsig_0_44z = ^ celloutsig_0_36z[3:1];
  assign celloutsig_0_47z = ^ { celloutsig_0_24z[12:10], celloutsig_0_44z, celloutsig_0_28z, celloutsig_0_10z, celloutsig_0_32z, celloutsig_0_25z, celloutsig_0_22z };
  assign celloutsig_0_69z = ^ { celloutsig_0_19z[7:2], celloutsig_0_47z, celloutsig_0_61z, celloutsig_0_63z };
  assign celloutsig_0_74z = ^ celloutsig_0_19z[4:2];
  assign celloutsig_0_89z = ^ celloutsig_0_23z[5:0];
  assign celloutsig_1_2z = ^ celloutsig_1_1z[4:2];
  assign celloutsig_0_25z = ^ celloutsig_0_18z[10:3];
  assign celloutsig_0_3z = in_data[53:49] >> { in_data[25:24], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_1_1z = celloutsig_1_0z[6:0] >>> celloutsig_1_0z[6:0];
  assign celloutsig_1_5z = celloutsig_1_0z[6:3] >>> celloutsig_1_1z[4:1];
  assign celloutsig_1_6z = { celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_5z } >>> { celloutsig_1_0z[8:1], celloutsig_1_5z };
  assign celloutsig_0_16z = { in_data[74:66], celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_8z } >>> { celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_0z };
  assign celloutsig_0_29z = { celloutsig_0_5z, celloutsig_0_25z, celloutsig_0_6z, celloutsig_0_18z, celloutsig_0_28z } >>> { in_data[19:0], celloutsig_0_5z };
  assign celloutsig_0_31z = { celloutsig_0_18z[4], celloutsig_0_5z } >>> celloutsig_0_23z[13:9];
  assign celloutsig_1_0z = in_data[150:142] - in_data[144:136];
  assign celloutsig_0_21z = { celloutsig_0_11z[2:0], celloutsig_0_10z, celloutsig_0_1z } - celloutsig_0_16z[5:1];
  assign celloutsig_0_23z = celloutsig_0_20z[18:2] - { celloutsig_0_16z[11:9], celloutsig_0_8z, celloutsig_0_19z, celloutsig_0_3z };
  always_latch
    if (clkin_data[0]) celloutsig_0_43z = 3'h0;
    else if (!celloutsig_1_18z[0]) celloutsig_0_43z = celloutsig_0_24z[5:3];
  always_latch
    if (clkin_data[0]) celloutsig_0_13z = 9'h000;
    else if (!celloutsig_1_18z[0]) celloutsig_0_13z = in_data[27:19];
  assign { out_data[134:128], out_data[105:96], out_data[32], out_data[2:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_89z, celloutsig_0_90z };
endmodule
