Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (lin64) Build 3247384 Thu Jun 10 19:36:07 MDT 2021
| Date         : Fri Dec  9 16:48:46 2022
| Host         : c111-6.eecs.berkeley.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_drc -file post_route_drc.rpt
| Design       : z1top
| Device       : xc7z020clg400-1
| Speed File   : -1
| Design State : Fully Routed
----------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: checkpoint_z1top
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 3
+----------+----------+------------------------------------------------+------------+
| Rule     | Severity | Description                                    | Violations |
+----------+----------+------------------------------------------------+------------+
| PDRC-153 | Warning  | Gated clock check                              | 1          |
| PLIO-8   | Warning  | Placement Constraints Check for IO constraints | 1          |
| ZPS7-1   | Warning  | PS7 block required                             | 1          |
+----------+----------+------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
PDRC-153#1 Warning
Gated clock check  
Net cpu/x_cu/br_taken_reg_i_2_n_1 is a gated clock net sourced by a combinational pin cpu/x_cu/br_taken_reg_i_2/O, cell cpu/x_cu/br_taken_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PLIO-8#1 Warning
Placement Constraints Check for IO constraints  
Terminal AUD_PWM has IOB constraint set to TRUE, but it is either not connected to a FLOP element or the connected FLOP element could not be brought into the I/O.
Related violations: <none>

ZPS7-1#1 Warning
PS7 block required  
The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
Related violations: <none>


