vhdl work "\\cs1\cs_students\enichols16\CS401_CA\EX04\MIPS_CPU_FPGA_AND_SIM_V4\mips_decoder_main.vhd"
vhdl work "\\cs1\cs_students\enichols16\CS401_CA\EX04\MIPS_CPU_FPGA_AND_SIM_V4\mips_decoder_alu.vhd"
vhdl work "\\cs1\cs_students\enichols16\CS401_CA\EX04\MIPS_CPU_FPGA_AND_SIM_V4\mips_building_blocks.vhd"
vhdl work "\\cs1\cs_students\enichols16\CS401_CA\EX04\MIPS_CPU_FPGA_AND_SIM_V4\mips_alu.vhd"
vhdl work "\\cs1\cs_students\enichols16\CS401_CA\EX04\MIPS_CPU_FPGA_AND_SIM_V4\mips_datapath.vhd"
vhdl work "\\cs1\cs_students\enichols16\CS401_CA\EX04\MIPS_CPU_FPGA_AND_SIM_V4\mips_controller.vhd"
vhdl work "\\cs1\cs_students\enichols16\CS401_CA\EX04\MIPS_CPU_FPGA_AND_SIM_V4\mips_mem.vhd"
vhdl work "\\cs1\cs_students\enichols16\CS401_CA\EX04\MIPS_CPU_FPGA_AND_SIM_V4\mips.vhd"
vhdl work "\\cs1\cs_students\enichols16\CS401_CA\EX04\MIPS_CPU_FPGA_AND_SIM_V4\mips_top.vhd"
