<stg><name>aes_mix_columns</name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="2" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
entry:0 %block_read_1 = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %block_read

]]></Node>
<StgValue><ssdm name="block_read_1"/></StgValue>
</operation>

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1 %tmp2 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %block_read_1, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2 %tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %block_read_1, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
entry:3 %shl_ln = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %tmp_s, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="2048" op_0_bw="11">
<![CDATA[
entry:4 %zext_ln125 = zext i11 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln125"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="2048" op_0_bw="2048" op_1_bw="2048">
<![CDATA[
entry:5 %lshr_ln125 = lshr i2048 29022917302579095964124461949858013542724473648904841737866655790348712823699949138665809059499827693295928210552345624834464780210271501149743171624365253056144549668571949842842198483757917673820358967127239403036664387516565901472030220598252923801785930419531446491996907423676964199699175720602385906879680083903485254308339209678552217320138528911198260519229634791478122061432032516214484371579815631342231930258222337365598820086254069662275554781838914121458546816731767637215947301122829170181878307081147920335390477421409014593779889526109499260042632138652359755563522403016050871885672224018346954457600, i2048 %zext_ln125

]]></Node>
<StgValue><ssdm name="lshr_ln125"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="8" op_0_bw="2048">
<![CDATA[
entry:6 %s0_V_15 = trunc i2048 %lshr_ln125

]]></Node>
<StgValue><ssdm name="s0_V_15"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:7 %tmp_1 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %block_read_1, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:8 %tmp_2 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %block_read_1, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
entry:9 %shl_ln1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %tmp_2, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln1"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="2048" op_0_bw="11">
<![CDATA[
entry:10 %zext_ln126 = zext i11 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln126"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="2048" op_0_bw="2048" op_1_bw="2048">
<![CDATA[
entry:11 %lshr_ln126 = lshr i2048 3294578057314658763267795712291423816875059784912772658549463737549614411501588429758163946129753963063094138685936871067770203650430612434195375948676499621860626057286767866984606329430300288249694230977817309640410368608817684755278168616531299385557605244291578639565002013689251056656080034747730775106792247717826926486880909667003158817235872845726171190436001294868070851495559292814071128771808507251916148301013813934405585832966327353734581929782276709735716474759982539751455303458650918273922349256448297540981134095574432763667425412741570921087470081050522780756614773559216063798844346245016564663040, i2048 %zext_ln126

]]></Node>
<StgValue><ssdm name="lshr_ln126"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="8" op_0_bw="2048">
<![CDATA[
entry:12 %s1_V_15 = trunc i2048 %lshr_ln126

]]></Node>
<StgValue><ssdm name="s1_V_15"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:13 %tmp_3 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %block_read_1, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="8" op_0_bw="128">
<![CDATA[
entry:14 %trunc_ln311 = trunc i128 %block_read_1

]]></Node>
<StgValue><ssdm name="trunc_ln311"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:15 %xor_ln1499 = xor i8 %s1_V_15, i8 %s0_V_15

]]></Node>
<StgValue><ssdm name="xor_ln1499"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:16 %xor_ln1499_1 = xor i8 %tmp_3, i8 %trunc_ln311

]]></Node>
<StgValue><ssdm name="xor_ln1499_1"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:17 %ret_V = xor i8 %xor_ln1499_1, i8 %xor_ln1499

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="2048" op_0_bw="11">
<![CDATA[
entry:18 %zext_ln131 = zext i11 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln131"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="2048" op_0_bw="2048" op_1_bw="2048">
<![CDATA[
entry:19 %lshr_ln131 = lshr i2048 29022917302579095964124461949858013542724473648904841737866655790348712823699949138665809059499827693295928210552345624834464780210271501149743171624365253056144549668571949842842198483757917673820358967127239403036664387516565901472030220598252923801785930419531446491996907423676964199699175720602385906879680083903485254308339209678552217320138528911198260519229634791478122061432032516214484371579815631342231930258222337365598820086254069662275554781838914121458546816731767637215947301122829170181878307081147920335390477421409014593779889526109499260042632138652359755563522403016050871885672224018346954457600, i2048 %zext_ln131

]]></Node>
<StgValue><ssdm name="lshr_ln131"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="8" op_0_bw="2048">
<![CDATA[
entry:20 %s0_V = trunc i2048 %lshr_ln131

]]></Node>
<StgValue><ssdm name="s0_V"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:21 %tmp_4 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %block_read_1, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
entry:22 %shl_ln2 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %tmp_4, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln2"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="2048" op_0_bw="11">
<![CDATA[
entry:23 %zext_ln132 = zext i11 %shl_ln2

]]></Node>
<StgValue><ssdm name="zext_ln132"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="2048" op_0_bw="2048" op_1_bw="2048">
<![CDATA[
entry:24 %lshr_ln132 = lshr i2048 3294578057314658763267795712291423816875059784912772658549463737549614411501588429758163946129753963063094138685936871067770203650430612434195375948676499621860626057286767866984606329430300288249694230977817309640410368608817684755278168616531299385557605244291578639565002013689251056656080034747730775106792247717826926486880909667003158817235872845726171190436001294868070851495559292814071128771808507251916148301013813934405585832966327353734581929782276709735716474759982539751455303458650918273922349256448297540981134095574432763667425412741570921087470081050522780756614773559216063798844346245016564663040, i2048 %zext_ln132

]]></Node>
<StgValue><ssdm name="lshr_ln132"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="8" op_0_bw="2048">
<![CDATA[
entry:25 %s1_V = trunc i2048 %lshr_ln132

]]></Node>
<StgValue><ssdm name="s1_V"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:26 %xor_ln1499_3 = xor i8 %trunc_ln311, i8 %tmp2

]]></Node>
<StgValue><ssdm name="xor_ln1499_3"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:27 %xor_ln1499_4 = xor i8 %s0_V, i8 %s1_V

]]></Node>
<StgValue><ssdm name="xor_ln1499_4"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:28 %ret_V_1 = xor i8 %xor_ln1499_4, i8 %xor_ln1499_3

]]></Node>
<StgValue><ssdm name="ret_V_1"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="2048" op_0_bw="11">
<![CDATA[
entry:29 %zext_ln137 = zext i11 %shl_ln2

]]></Node>
<StgValue><ssdm name="zext_ln137"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="2048" op_0_bw="2048" op_1_bw="2048">
<![CDATA[
entry:30 %lshr_ln137 = lshr i2048 29022917302579095964124461949858013542724473648904841737866655790348712823699949138665809059499827693295928210552345624834464780210271501149743171624365253056144549668571949842842198483757917673820358967127239403036664387516565901472030220598252923801785930419531446491996907423676964199699175720602385906879680083903485254308339209678552217320138528911198260519229634791478122061432032516214484371579815631342231930258222337365598820086254069662275554781838914121458546816731767637215947301122829170181878307081147920335390477421409014593779889526109499260042632138652359755563522403016050871885672224018346954457600, i2048 %zext_ln137

]]></Node>
<StgValue><ssdm name="lshr_ln137"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="8" op_0_bw="2048">
<![CDATA[
entry:31 %s0_V_16 = trunc i2048 %lshr_ln137

]]></Node>
<StgValue><ssdm name="s0_V_16"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="8" op_0_bw="128">
<![CDATA[
entry:32 %trunc_ln138 = trunc i128 %block_read_1

]]></Node>
<StgValue><ssdm name="trunc_ln138"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
entry:33 %shl_ln3 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %trunc_ln138, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln3"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="2048" op_0_bw="11">
<![CDATA[
entry:34 %zext_ln138 = zext i11 %shl_ln3

]]></Node>
<StgValue><ssdm name="zext_ln138"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="2048" op_0_bw="2048" op_1_bw="2048">
<![CDATA[
entry:35 %lshr_ln138 = lshr i2048 3294578057314658763267795712291423816875059784912772658549463737549614411501588429758163946129753963063094138685936871067770203650430612434195375948676499621860626057286767866984606329430300288249694230977817309640410368608817684755278168616531299385557605244291578639565002013689251056656080034747730775106792247717826926486880909667003158817235872845726171190436001294868070851495559292814071128771808507251916148301013813934405585832966327353734581929782276709735716474759982539751455303458650918273922349256448297540981134095574432763667425412741570921087470081050522780756614773559216063798844346245016564663040, i2048 %zext_ln138

]]></Node>
<StgValue><ssdm name="lshr_ln138"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="8" op_0_bw="2048">
<![CDATA[
entry:36 %s1_V_16 = trunc i2048 %lshr_ln138

]]></Node>
<StgValue><ssdm name="s1_V_16"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:37 %xor_ln1499_6 = xor i8 %tmp_1, i8 %tmp2

]]></Node>
<StgValue><ssdm name="xor_ln1499_6"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:38 %xor_ln1499_7 = xor i8 %s0_V_16, i8 %s1_V_16

]]></Node>
<StgValue><ssdm name="xor_ln1499_7"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:39 %ret_V_2 = xor i8 %xor_ln1499_7, i8 %xor_ln1499_6

]]></Node>
<StgValue><ssdm name="ret_V_2"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="2048" op_0_bw="11">
<![CDATA[
entry:40 %zext_ln143 = zext i11 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln143"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="2048" op_0_bw="2048" op_1_bw="2048">
<![CDATA[
entry:41 %lshr_ln143 = lshr i2048 3294578057314658763267795712291423816875059784912772658549463737549614411501588429758163946129753963063094138685936871067770203650430612434195375948676499621860626057286767866984606329430300288249694230977817309640410368608817684755278168616531299385557605244291578639565002013689251056656080034747730775106792247717826926486880909667003158817235872845726171190436001294868070851495559292814071128771808507251916148301013813934405585832966327353734581929782276709735716474759982539751455303458650918273922349256448297540981134095574432763667425412741570921087470081050522780756614773559216063798844346245016564663040, i2048 %zext_ln143

]]></Node>
<StgValue><ssdm name="lshr_ln143"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="8" op_0_bw="2048">
<![CDATA[
entry:42 %s0_V_2 = trunc i2048 %lshr_ln143

]]></Node>
<StgValue><ssdm name="s0_V_2"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="2048" op_0_bw="11">
<![CDATA[
entry:43 %zext_ln144 = zext i11 %shl_ln3

]]></Node>
<StgValue><ssdm name="zext_ln144"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="2048" op_0_bw="2048" op_1_bw="2048">
<![CDATA[
entry:44 %lshr_ln144 = lshr i2048 29022917302579095964124461949858013542724473648904841737866655790348712823699949138665809059499827693295928210552345624834464780210271501149743171624365253056144549668571949842842198483757917673820358967127239403036664387516565901472030220598252923801785930419531446491996907423676964199699175720602385906879680083903485254308339209678552217320138528911198260519229634791478122061432032516214484371579815631342231930258222337365598820086254069662275554781838914121458546816731767637215947301122829170181878307081147920335390477421409014593779889526109499260042632138652359755563522403016050871885672224018346954457600, i2048 %zext_ln144

]]></Node>
<StgValue><ssdm name="lshr_ln144"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="2048">
<![CDATA[
entry:45 %s1_V_2 = trunc i2048 %lshr_ln144

]]></Node>
<StgValue><ssdm name="s1_V_2"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:46 %xor_ln1499_9 = xor i8 %tmp_3, i8 %tmp_1

]]></Node>
<StgValue><ssdm name="xor_ln1499_9"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:47 %xor_ln1499_10 = xor i8 %s0_V_2, i8 %s1_V_2

]]></Node>
<StgValue><ssdm name="xor_ln1499_10"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:48 %ret_V_3 = xor i8 %xor_ln1499_10, i8 %xor_ln1499_9

]]></Node>
<StgValue><ssdm name="ret_V_3"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:49 %tmp_5 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %block_read_1, i32 56, i32 63

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:50 %tmp_6 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %block_read_1, i32 56, i32 63

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
entry:51 %shl_ln125_1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %tmp_6, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln125_1"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="2048" op_0_bw="11">
<![CDATA[
entry:52 %zext_ln125_1 = zext i11 %shl_ln125_1

]]></Node>
<StgValue><ssdm name="zext_ln125_1"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="2048" op_0_bw="2048" op_1_bw="2048">
<![CDATA[
entry:53 %lshr_ln125_1 = lshr i2048 29022917302579095964124461949858013542724473648904841737866655790348712823699949138665809059499827693295928210552345624834464780210271501149743171624365253056144549668571949842842198483757917673820358967127239403036664387516565901472030220598252923801785930419531446491996907423676964199699175720602385906879680083903485254308339209678552217320138528911198260519229634791478122061432032516214484371579815631342231930258222337365598820086254069662275554781838914121458546816731767637215947301122829170181878307081147920335390477421409014593779889526109499260042632138652359755563522403016050871885672224018346954457600, i2048 %zext_ln125_1

]]></Node>
<StgValue><ssdm name="lshr_ln125_1"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="2048">
<![CDATA[
entry:54 %s0_V_17 = trunc i2048 %lshr_ln125_1

]]></Node>
<StgValue><ssdm name="s0_V_17"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:55 %tmp_7 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %block_read_1, i32 48, i32 55

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:56 %tmp_8 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %block_read_1, i32 48, i32 55

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
entry:57 %shl_ln126_1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %tmp_8, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln126_1"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="2048" op_0_bw="11">
<![CDATA[
entry:58 %zext_ln126_1 = zext i11 %shl_ln126_1

]]></Node>
<StgValue><ssdm name="zext_ln126_1"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="2048" op_0_bw="2048" op_1_bw="2048">
<![CDATA[
entry:59 %lshr_ln126_1 = lshr i2048 3294578057314658763267795712291423816875059784912772658549463737549614411501588429758163946129753963063094138685936871067770203650430612434195375948676499621860626057286767866984606329430300288249694230977817309640410368608817684755278168616531299385557605244291578639565002013689251056656080034747730775106792247717826926486880909667003158817235872845726171190436001294868070851495559292814071128771808507251916148301013813934405585832966327353734581929782276709735716474759982539751455303458650918273922349256448297540981134095574432763667425412741570921087470081050522780756614773559216063798844346245016564663040, i2048 %zext_ln126_1

]]></Node>
<StgValue><ssdm name="lshr_ln126_1"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="8" op_0_bw="2048">
<![CDATA[
entry:60 %s1_V_17 = trunc i2048 %lshr_ln126_1

]]></Node>
<StgValue><ssdm name="s1_V_17"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:61 %tmp_9 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %block_read_1, i32 40, i32 47

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:62 %tmp_10 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %block_read_1, i32 32, i32 39

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:63 %xor_ln1499_12 = xor i8 %s1_V_17, i8 %s0_V_17

]]></Node>
<StgValue><ssdm name="xor_ln1499_12"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:64 %xor_ln1499_13 = xor i8 %tmp_9, i8 %tmp_10

]]></Node>
<StgValue><ssdm name="xor_ln1499_13"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:65 %ret_V_4 = xor i8 %xor_ln1499_13, i8 %xor_ln1499_12

]]></Node>
<StgValue><ssdm name="ret_V_4"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="2048" op_0_bw="11">
<![CDATA[
entry:66 %zext_ln131_1 = zext i11 %shl_ln126_1

]]></Node>
<StgValue><ssdm name="zext_ln131_1"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="2048" op_0_bw="2048" op_1_bw="2048">
<![CDATA[
entry:67 %lshr_ln131_1 = lshr i2048 29022917302579095964124461949858013542724473648904841737866655790348712823699949138665809059499827693295928210552345624834464780210271501149743171624365253056144549668571949842842198483757917673820358967127239403036664387516565901472030220598252923801785930419531446491996907423676964199699175720602385906879680083903485254308339209678552217320138528911198260519229634791478122061432032516214484371579815631342231930258222337365598820086254069662275554781838914121458546816731767637215947301122829170181878307081147920335390477421409014593779889526109499260042632138652359755563522403016050871885672224018346954457600, i2048 %zext_ln131_1

]]></Node>
<StgValue><ssdm name="lshr_ln131_1"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="2048">
<![CDATA[
entry:68 %s0_V_4 = trunc i2048 %lshr_ln131_1

]]></Node>
<StgValue><ssdm name="s0_V_4"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:69 %tmp_11 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %block_read_1, i32 40, i32 47

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
entry:70 %shl_ln132_1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %tmp_11, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln132_1"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="2048" op_0_bw="11">
<![CDATA[
entry:71 %zext_ln132_1 = zext i11 %shl_ln132_1

]]></Node>
<StgValue><ssdm name="zext_ln132_1"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="2048" op_0_bw="2048" op_1_bw="2048">
<![CDATA[
entry:72 %lshr_ln132_1 = lshr i2048 3294578057314658763267795712291423816875059784912772658549463737549614411501588429758163946129753963063094138685936871067770203650430612434195375948676499621860626057286767866984606329430300288249694230977817309640410368608817684755278168616531299385557605244291578639565002013689251056656080034747730775106792247717826926486880909667003158817235872845726171190436001294868070851495559292814071128771808507251916148301013813934405585832966327353734581929782276709735716474759982539751455303458650918273922349256448297540981134095574432763667425412741570921087470081050522780756614773559216063798844346245016564663040, i2048 %zext_ln132_1

]]></Node>
<StgValue><ssdm name="lshr_ln132_1"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="8" op_0_bw="2048">
<![CDATA[
entry:73 %s1_V_4 = trunc i2048 %lshr_ln132_1

]]></Node>
<StgValue><ssdm name="s1_V_4"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:74 %xor_ln1499_15 = xor i8 %tmp_10, i8 %tmp_5

]]></Node>
<StgValue><ssdm name="xor_ln1499_15"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:75 %xor_ln1499_16 = xor i8 %s0_V_4, i8 %s1_V_4

]]></Node>
<StgValue><ssdm name="xor_ln1499_16"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:76 %ret_V_5 = xor i8 %xor_ln1499_16, i8 %xor_ln1499_15

]]></Node>
<StgValue><ssdm name="ret_V_5"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="2048" op_0_bw="11">
<![CDATA[
entry:77 %zext_ln137_1 = zext i11 %shl_ln132_1

]]></Node>
<StgValue><ssdm name="zext_ln137_1"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="2048" op_0_bw="2048" op_1_bw="2048">
<![CDATA[
entry:78 %lshr_ln137_1 = lshr i2048 29022917302579095964124461949858013542724473648904841737866655790348712823699949138665809059499827693295928210552345624834464780210271501149743171624365253056144549668571949842842198483757917673820358967127239403036664387516565901472030220598252923801785930419531446491996907423676964199699175720602385906879680083903485254308339209678552217320138528911198260519229634791478122061432032516214484371579815631342231930258222337365598820086254069662275554781838914121458546816731767637215947301122829170181878307081147920335390477421409014593779889526109499260042632138652359755563522403016050871885672224018346954457600, i2048 %zext_ln137_1

]]></Node>
<StgValue><ssdm name="lshr_ln137_1"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="8" op_0_bw="2048">
<![CDATA[
entry:79 %s0_V_18 = trunc i2048 %lshr_ln137_1

]]></Node>
<StgValue><ssdm name="s0_V_18"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:80 %tmp_12 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %block_read_1, i32 32, i32 39

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
entry:81 %shl_ln138_1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %tmp_12, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln138_1"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="2048" op_0_bw="11">
<![CDATA[
entry:82 %zext_ln138_1 = zext i11 %shl_ln138_1

]]></Node>
<StgValue><ssdm name="zext_ln138_1"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="2048" op_0_bw="2048" op_1_bw="2048">
<![CDATA[
entry:83 %lshr_ln138_1 = lshr i2048 3294578057314658763267795712291423816875059784912772658549463737549614411501588429758163946129753963063094138685936871067770203650430612434195375948676499621860626057286767866984606329430300288249694230977817309640410368608817684755278168616531299385557605244291578639565002013689251056656080034747730775106792247717826926486880909667003158817235872845726171190436001294868070851495559292814071128771808507251916148301013813934405585832966327353734581929782276709735716474759982539751455303458650918273922349256448297540981134095574432763667425412741570921087470081050522780756614773559216063798844346245016564663040, i2048 %zext_ln138_1

]]></Node>
<StgValue><ssdm name="lshr_ln138_1"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="8" op_0_bw="2048">
<![CDATA[
entry:84 %s1_V_18 = trunc i2048 %lshr_ln138_1

]]></Node>
<StgValue><ssdm name="s1_V_18"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:85 %xor_ln1499_18 = xor i8 %tmp_7, i8 %tmp_5

]]></Node>
<StgValue><ssdm name="xor_ln1499_18"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:86 %xor_ln1499_19 = xor i8 %s0_V_18, i8 %s1_V_18

]]></Node>
<StgValue><ssdm name="xor_ln1499_19"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:87 %ret_V_6 = xor i8 %xor_ln1499_19, i8 %xor_ln1499_18

]]></Node>
<StgValue><ssdm name="ret_V_6"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="2048" op_0_bw="11">
<![CDATA[
entry:88 %zext_ln143_1 = zext i11 %shl_ln125_1

]]></Node>
<StgValue><ssdm name="zext_ln143_1"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="2048" op_0_bw="2048" op_1_bw="2048">
<![CDATA[
entry:89 %lshr_ln143_1 = lshr i2048 3294578057314658763267795712291423816875059784912772658549463737549614411501588429758163946129753963063094138685936871067770203650430612434195375948676499621860626057286767866984606329430300288249694230977817309640410368608817684755278168616531299385557605244291578639565002013689251056656080034747730775106792247717826926486880909667003158817235872845726171190436001294868070851495559292814071128771808507251916148301013813934405585832966327353734581929782276709735716474759982539751455303458650918273922349256448297540981134095574432763667425412741570921087470081050522780756614773559216063798844346245016564663040, i2048 %zext_ln143_1

]]></Node>
<StgValue><ssdm name="lshr_ln143_1"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="8" op_0_bw="2048">
<![CDATA[
entry:90 %s0_V_6 = trunc i2048 %lshr_ln143_1

]]></Node>
<StgValue><ssdm name="s0_V_6"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="2048" op_0_bw="11">
<![CDATA[
entry:91 %zext_ln144_1 = zext i11 %shl_ln138_1

]]></Node>
<StgValue><ssdm name="zext_ln144_1"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="2048" op_0_bw="2048" op_1_bw="2048">
<![CDATA[
entry:92 %lshr_ln144_1 = lshr i2048 29022917302579095964124461949858013542724473648904841737866655790348712823699949138665809059499827693295928210552345624834464780210271501149743171624365253056144549668571949842842198483757917673820358967127239403036664387516565901472030220598252923801785930419531446491996907423676964199699175720602385906879680083903485254308339209678552217320138528911198260519229634791478122061432032516214484371579815631342231930258222337365598820086254069662275554781838914121458546816731767637215947301122829170181878307081147920335390477421409014593779889526109499260042632138652359755563522403016050871885672224018346954457600, i2048 %zext_ln144_1

]]></Node>
<StgValue><ssdm name="lshr_ln144_1"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="8" op_0_bw="2048">
<![CDATA[
entry:93 %s1_V_6 = trunc i2048 %lshr_ln144_1

]]></Node>
<StgValue><ssdm name="s1_V_6"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:94 %xor_ln1499_21 = xor i8 %tmp_9, i8 %tmp_7

]]></Node>
<StgValue><ssdm name="xor_ln1499_21"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:95 %xor_ln1499_22 = xor i8 %s0_V_6, i8 %s1_V_6

]]></Node>
<StgValue><ssdm name="xor_ln1499_22"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:96 %ret_V_7 = xor i8 %xor_ln1499_22, i8 %xor_ln1499_21

]]></Node>
<StgValue><ssdm name="ret_V_7"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:97 %tmp_13 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %block_read_1, i32 88, i32 95

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:98 %tmp_14 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %block_read_1, i32 88, i32 95

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
entry:99 %shl_ln125_2 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %tmp_14, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln125_2"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="2048" op_0_bw="11">
<![CDATA[
entry:100 %zext_ln125_2 = zext i11 %shl_ln125_2

]]></Node>
<StgValue><ssdm name="zext_ln125_2"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="2048" op_0_bw="2048" op_1_bw="2048">
<![CDATA[
entry:101 %lshr_ln125_2 = lshr i2048 29022917302579095964124461949858013542724473648904841737866655790348712823699949138665809059499827693295928210552345624834464780210271501149743171624365253056144549668571949842842198483757917673820358967127239403036664387516565901472030220598252923801785930419531446491996907423676964199699175720602385906879680083903485254308339209678552217320138528911198260519229634791478122061432032516214484371579815631342231930258222337365598820086254069662275554781838914121458546816731767637215947301122829170181878307081147920335390477421409014593779889526109499260042632138652359755563522403016050871885672224018346954457600, i2048 %zext_ln125_2

]]></Node>
<StgValue><ssdm name="lshr_ln125_2"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="8" op_0_bw="2048">
<![CDATA[
entry:102 %s0_V_19 = trunc i2048 %lshr_ln125_2

]]></Node>
<StgValue><ssdm name="s0_V_19"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:103 %tmp_15 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %block_read_1, i32 80, i32 87

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:104 %tmp_16 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %block_read_1, i32 80, i32 87

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
entry:105 %shl_ln126_2 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %tmp_16, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln126_2"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="2048" op_0_bw="11">
<![CDATA[
entry:106 %zext_ln126_2 = zext i11 %shl_ln126_2

]]></Node>
<StgValue><ssdm name="zext_ln126_2"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="2048" op_0_bw="2048" op_1_bw="2048">
<![CDATA[
entry:107 %lshr_ln126_2 = lshr i2048 3294578057314658763267795712291423816875059784912772658549463737549614411501588429758163946129753963063094138685936871067770203650430612434195375948676499621860626057286767866984606329430300288249694230977817309640410368608817684755278168616531299385557605244291578639565002013689251056656080034747730775106792247717826926486880909667003158817235872845726171190436001294868070851495559292814071128771808507251916148301013813934405585832966327353734581929782276709735716474759982539751455303458650918273922349256448297540981134095574432763667425412741570921087470081050522780756614773559216063798844346245016564663040, i2048 %zext_ln126_2

]]></Node>
<StgValue><ssdm name="lshr_ln126_2"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="8" op_0_bw="2048">
<![CDATA[
entry:108 %s1_V_19 = trunc i2048 %lshr_ln126_2

]]></Node>
<StgValue><ssdm name="s1_V_19"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:109 %tmp_17 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %block_read_1, i32 72, i32 79

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:110 %tmp_18 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %block_read_1, i32 64, i32 71

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:111 %xor_ln1499_24 = xor i8 %s1_V_19, i8 %s0_V_19

]]></Node>
<StgValue><ssdm name="xor_ln1499_24"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:112 %xor_ln1499_25 = xor i8 %tmp_17, i8 %tmp_18

]]></Node>
<StgValue><ssdm name="xor_ln1499_25"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:113 %ret_V_8 = xor i8 %xor_ln1499_25, i8 %xor_ln1499_24

]]></Node>
<StgValue><ssdm name="ret_V_8"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="2048" op_0_bw="11">
<![CDATA[
entry:114 %zext_ln131_2 = zext i11 %shl_ln126_2

]]></Node>
<StgValue><ssdm name="zext_ln131_2"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="2048" op_0_bw="2048" op_1_bw="2048">
<![CDATA[
entry:115 %lshr_ln131_2 = lshr i2048 29022917302579095964124461949858013542724473648904841737866655790348712823699949138665809059499827693295928210552345624834464780210271501149743171624365253056144549668571949842842198483757917673820358967127239403036664387516565901472030220598252923801785930419531446491996907423676964199699175720602385906879680083903485254308339209678552217320138528911198260519229634791478122061432032516214484371579815631342231930258222337365598820086254069662275554781838914121458546816731767637215947301122829170181878307081147920335390477421409014593779889526109499260042632138652359755563522403016050871885672224018346954457600, i2048 %zext_ln131_2

]]></Node>
<StgValue><ssdm name="lshr_ln131_2"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="8" op_0_bw="2048">
<![CDATA[
entry:116 %s0_V_8 = trunc i2048 %lshr_ln131_2

]]></Node>
<StgValue><ssdm name="s0_V_8"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:117 %tmp_19 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %block_read_1, i32 72, i32 79

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
entry:118 %shl_ln132_2 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %tmp_19, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln132_2"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="2048" op_0_bw="11">
<![CDATA[
entry:119 %zext_ln132_2 = zext i11 %shl_ln132_2

]]></Node>
<StgValue><ssdm name="zext_ln132_2"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="2048" op_0_bw="2048" op_1_bw="2048">
<![CDATA[
entry:120 %lshr_ln132_2 = lshr i2048 3294578057314658763267795712291423816875059784912772658549463737549614411501588429758163946129753963063094138685936871067770203650430612434195375948676499621860626057286767866984606329430300288249694230977817309640410368608817684755278168616531299385557605244291578639565002013689251056656080034747730775106792247717826926486880909667003158817235872845726171190436001294868070851495559292814071128771808507251916148301013813934405585832966327353734581929782276709735716474759982539751455303458650918273922349256448297540981134095574432763667425412741570921087470081050522780756614773559216063798844346245016564663040, i2048 %zext_ln132_2

]]></Node>
<StgValue><ssdm name="lshr_ln132_2"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="8" op_0_bw="2048">
<![CDATA[
entry:121 %s1_V_8 = trunc i2048 %lshr_ln132_2

]]></Node>
<StgValue><ssdm name="s1_V_8"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:122 %xor_ln1499_27 = xor i8 %tmp_18, i8 %tmp_13

]]></Node>
<StgValue><ssdm name="xor_ln1499_27"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:123 %xor_ln1499_28 = xor i8 %s0_V_8, i8 %s1_V_8

]]></Node>
<StgValue><ssdm name="xor_ln1499_28"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:124 %ret_V_9 = xor i8 %xor_ln1499_28, i8 %xor_ln1499_27

]]></Node>
<StgValue><ssdm name="ret_V_9"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="2048" op_0_bw="11">
<![CDATA[
entry:125 %zext_ln137_2 = zext i11 %shl_ln132_2

]]></Node>
<StgValue><ssdm name="zext_ln137_2"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="2048" op_0_bw="2048" op_1_bw="2048">
<![CDATA[
entry:126 %lshr_ln137_2 = lshr i2048 29022917302579095964124461949858013542724473648904841737866655790348712823699949138665809059499827693295928210552345624834464780210271501149743171624365253056144549668571949842842198483757917673820358967127239403036664387516565901472030220598252923801785930419531446491996907423676964199699175720602385906879680083903485254308339209678552217320138528911198260519229634791478122061432032516214484371579815631342231930258222337365598820086254069662275554781838914121458546816731767637215947301122829170181878307081147920335390477421409014593779889526109499260042632138652359755563522403016050871885672224018346954457600, i2048 %zext_ln137_2

]]></Node>
<StgValue><ssdm name="lshr_ln137_2"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="8" op_0_bw="2048">
<![CDATA[
entry:127 %s0_V_20 = trunc i2048 %lshr_ln137_2

]]></Node>
<StgValue><ssdm name="s0_V_20"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:128 %tmp_20 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %block_read_1, i32 64, i32 71

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
entry:129 %shl_ln138_2 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %tmp_20, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln138_2"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="2048" op_0_bw="11">
<![CDATA[
entry:130 %zext_ln138_2 = zext i11 %shl_ln138_2

]]></Node>
<StgValue><ssdm name="zext_ln138_2"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="2048" op_0_bw="2048" op_1_bw="2048">
<![CDATA[
entry:131 %lshr_ln138_2 = lshr i2048 3294578057314658763267795712291423816875059784912772658549463737549614411501588429758163946129753963063094138685936871067770203650430612434195375948676499621860626057286767866984606329430300288249694230977817309640410368608817684755278168616531299385557605244291578639565002013689251056656080034747730775106792247717826926486880909667003158817235872845726171190436001294868070851495559292814071128771808507251916148301013813934405585832966327353734581929782276709735716474759982539751455303458650918273922349256448297540981134095574432763667425412741570921087470081050522780756614773559216063798844346245016564663040, i2048 %zext_ln138_2

]]></Node>
<StgValue><ssdm name="lshr_ln138_2"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="8" op_0_bw="2048">
<![CDATA[
entry:132 %s1_V_20 = trunc i2048 %lshr_ln138_2

]]></Node>
<StgValue><ssdm name="s1_V_20"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:133 %xor_ln1499_30 = xor i8 %tmp_15, i8 %tmp_13

]]></Node>
<StgValue><ssdm name="xor_ln1499_30"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:134 %xor_ln1499_31 = xor i8 %s0_V_20, i8 %s1_V_20

]]></Node>
<StgValue><ssdm name="xor_ln1499_31"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:135 %ret_V_10 = xor i8 %xor_ln1499_31, i8 %xor_ln1499_30

]]></Node>
<StgValue><ssdm name="ret_V_10"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="2048" op_0_bw="11">
<![CDATA[
entry:136 %zext_ln143_2 = zext i11 %shl_ln125_2

]]></Node>
<StgValue><ssdm name="zext_ln143_2"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="2048" op_0_bw="2048" op_1_bw="2048">
<![CDATA[
entry:137 %lshr_ln143_2 = lshr i2048 3294578057314658763267795712291423816875059784912772658549463737549614411501588429758163946129753963063094138685936871067770203650430612434195375948676499621860626057286767866984606329430300288249694230977817309640410368608817684755278168616531299385557605244291578639565002013689251056656080034747730775106792247717826926486880909667003158817235872845726171190436001294868070851495559292814071128771808507251916148301013813934405585832966327353734581929782276709735716474759982539751455303458650918273922349256448297540981134095574432763667425412741570921087470081050522780756614773559216063798844346245016564663040, i2048 %zext_ln143_2

]]></Node>
<StgValue><ssdm name="lshr_ln143_2"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="8" op_0_bw="2048">
<![CDATA[
entry:138 %s0_V_10 = trunc i2048 %lshr_ln143_2

]]></Node>
<StgValue><ssdm name="s0_V_10"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="2048" op_0_bw="11">
<![CDATA[
entry:139 %zext_ln144_2 = zext i11 %shl_ln138_2

]]></Node>
<StgValue><ssdm name="zext_ln144_2"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="2048" op_0_bw="2048" op_1_bw="2048">
<![CDATA[
entry:140 %lshr_ln144_2 = lshr i2048 29022917302579095964124461949858013542724473648904841737866655790348712823699949138665809059499827693295928210552345624834464780210271501149743171624365253056144549668571949842842198483757917673820358967127239403036664387516565901472030220598252923801785930419531446491996907423676964199699175720602385906879680083903485254308339209678552217320138528911198260519229634791478122061432032516214484371579815631342231930258222337365598820086254069662275554781838914121458546816731767637215947301122829170181878307081147920335390477421409014593779889526109499260042632138652359755563522403016050871885672224018346954457600, i2048 %zext_ln144_2

]]></Node>
<StgValue><ssdm name="lshr_ln144_2"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="8" op_0_bw="2048">
<![CDATA[
entry:141 %s1_V_10 = trunc i2048 %lshr_ln144_2

]]></Node>
<StgValue><ssdm name="s1_V_10"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:142 %xor_ln1499_33 = xor i8 %tmp_17, i8 %tmp_15

]]></Node>
<StgValue><ssdm name="xor_ln1499_33"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:143 %xor_ln1499_34 = xor i8 %s0_V_10, i8 %s1_V_10

]]></Node>
<StgValue><ssdm name="xor_ln1499_34"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:144 %ret_V_11 = xor i8 %xor_ln1499_34, i8 %xor_ln1499_33

]]></Node>
<StgValue><ssdm name="ret_V_11"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:145 %tmp_21 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %block_read_1, i32 120, i32 127

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:146 %tmp_22 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %block_read_1, i32 120, i32 127

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
entry:147 %shl_ln125_3 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %tmp_22, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln125_3"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="2048" op_0_bw="11">
<![CDATA[
entry:148 %zext_ln125_3 = zext i11 %shl_ln125_3

]]></Node>
<StgValue><ssdm name="zext_ln125_3"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="2048" op_0_bw="2048" op_1_bw="2048">
<![CDATA[
entry:149 %lshr_ln125_3 = lshr i2048 29022917302579095964124461949858013542724473648904841737866655790348712823699949138665809059499827693295928210552345624834464780210271501149743171624365253056144549668571949842842198483757917673820358967127239403036664387516565901472030220598252923801785930419531446491996907423676964199699175720602385906879680083903485254308339209678552217320138528911198260519229634791478122061432032516214484371579815631342231930258222337365598820086254069662275554781838914121458546816731767637215947301122829170181878307081147920335390477421409014593779889526109499260042632138652359755563522403016050871885672224018346954457600, i2048 %zext_ln125_3

]]></Node>
<StgValue><ssdm name="lshr_ln125_3"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="8" op_0_bw="2048">
<![CDATA[
entry:150 %s0_V_21 = trunc i2048 %lshr_ln125_3

]]></Node>
<StgValue><ssdm name="s0_V_21"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:151 %tmp_23 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %block_read_1, i32 112, i32 119

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="154" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:152 %tmp_24 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %block_read_1, i32 112, i32 119

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="155" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
entry:153 %shl_ln126_3 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %tmp_24, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln126_3"/></StgValue>
</operation>

<operation id="156" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="2048" op_0_bw="11">
<![CDATA[
entry:154 %zext_ln126_3 = zext i11 %shl_ln126_3

]]></Node>
<StgValue><ssdm name="zext_ln126_3"/></StgValue>
</operation>

<operation id="157" st_id="1" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="2048" op_0_bw="2048" op_1_bw="2048">
<![CDATA[
entry:155 %lshr_ln126_3 = lshr i2048 3294578057314658763267795712291423816875059784912772658549463737549614411501588429758163946129753963063094138685936871067770203650430612434195375948676499621860626057286767866984606329430300288249694230977817309640410368608817684755278168616531299385557605244291578639565002013689251056656080034747730775106792247717826926486880909667003158817235872845726171190436001294868070851495559292814071128771808507251916148301013813934405585832966327353734581929782276709735716474759982539751455303458650918273922349256448297540981134095574432763667425412741570921087470081050522780756614773559216063798844346245016564663040, i2048 %zext_ln126_3

]]></Node>
<StgValue><ssdm name="lshr_ln126_3"/></StgValue>
</operation>

<operation id="158" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="8" op_0_bw="2048">
<![CDATA[
entry:156 %s1_V_21 = trunc i2048 %lshr_ln126_3

]]></Node>
<StgValue><ssdm name="s1_V_21"/></StgValue>
</operation>

<operation id="159" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:157 %tmp_25 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %block_read_1, i32 104, i32 111

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="160" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:158 %tmp_26 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %block_read_1, i32 96, i32 103

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="161" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:159 %xor_ln1499_36 = xor i8 %s1_V_21, i8 %s0_V_21

]]></Node>
<StgValue><ssdm name="xor_ln1499_36"/></StgValue>
</operation>

<operation id="162" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:160 %xor_ln1499_37 = xor i8 %tmp_25, i8 %tmp_26

]]></Node>
<StgValue><ssdm name="xor_ln1499_37"/></StgValue>
</operation>

<operation id="163" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:161 %ret_V_12 = xor i8 %xor_ln1499_37, i8 %xor_ln1499_36

]]></Node>
<StgValue><ssdm name="ret_V_12"/></StgValue>
</operation>

<operation id="164" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="2048" op_0_bw="11">
<![CDATA[
entry:162 %zext_ln131_3 = zext i11 %shl_ln126_3

]]></Node>
<StgValue><ssdm name="zext_ln131_3"/></StgValue>
</operation>

<operation id="165" st_id="1" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="2048" op_0_bw="2048" op_1_bw="2048">
<![CDATA[
entry:163 %lshr_ln131_3 = lshr i2048 29022917302579095964124461949858013542724473648904841737866655790348712823699949138665809059499827693295928210552345624834464780210271501149743171624365253056144549668571949842842198483757917673820358967127239403036664387516565901472030220598252923801785930419531446491996907423676964199699175720602385906879680083903485254308339209678552217320138528911198260519229634791478122061432032516214484371579815631342231930258222337365598820086254069662275554781838914121458546816731767637215947301122829170181878307081147920335390477421409014593779889526109499260042632138652359755563522403016050871885672224018346954457600, i2048 %zext_ln131_3

]]></Node>
<StgValue><ssdm name="lshr_ln131_3"/></StgValue>
</operation>

<operation id="166" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="8" op_0_bw="2048">
<![CDATA[
entry:164 %s0_V_12 = trunc i2048 %lshr_ln131_3

]]></Node>
<StgValue><ssdm name="s0_V_12"/></StgValue>
</operation>

<operation id="167" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:165 %tmp_27 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %block_read_1, i32 104, i32 111

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="168" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
entry:166 %shl_ln132_3 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %tmp_27, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln132_3"/></StgValue>
</operation>

<operation id="169" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="2048" op_0_bw="11">
<![CDATA[
entry:167 %zext_ln132_3 = zext i11 %shl_ln132_3

]]></Node>
<StgValue><ssdm name="zext_ln132_3"/></StgValue>
</operation>

<operation id="170" st_id="1" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="2048" op_0_bw="2048" op_1_bw="2048">
<![CDATA[
entry:168 %lshr_ln132_3 = lshr i2048 3294578057314658763267795712291423816875059784912772658549463737549614411501588429758163946129753963063094138685936871067770203650430612434195375948676499621860626057286767866984606329430300288249694230977817309640410368608817684755278168616531299385557605244291578639565002013689251056656080034747730775106792247717826926486880909667003158817235872845726171190436001294868070851495559292814071128771808507251916148301013813934405585832966327353734581929782276709735716474759982539751455303458650918273922349256448297540981134095574432763667425412741570921087470081050522780756614773559216063798844346245016564663040, i2048 %zext_ln132_3

]]></Node>
<StgValue><ssdm name="lshr_ln132_3"/></StgValue>
</operation>

<operation id="171" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="8" op_0_bw="2048">
<![CDATA[
entry:169 %s1_V_12 = trunc i2048 %lshr_ln132_3

]]></Node>
<StgValue><ssdm name="s1_V_12"/></StgValue>
</operation>

<operation id="172" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:170 %xor_ln1499_39 = xor i8 %tmp_26, i8 %tmp_21

]]></Node>
<StgValue><ssdm name="xor_ln1499_39"/></StgValue>
</operation>

<operation id="173" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:171 %xor_ln1499_40 = xor i8 %s0_V_12, i8 %s1_V_12

]]></Node>
<StgValue><ssdm name="xor_ln1499_40"/></StgValue>
</operation>

<operation id="174" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:172 %ret_V_13 = xor i8 %xor_ln1499_40, i8 %xor_ln1499_39

]]></Node>
<StgValue><ssdm name="ret_V_13"/></StgValue>
</operation>

<operation id="175" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="2048" op_0_bw="11">
<![CDATA[
entry:173 %zext_ln137_3 = zext i11 %shl_ln132_3

]]></Node>
<StgValue><ssdm name="zext_ln137_3"/></StgValue>
</operation>

<operation id="176" st_id="1" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="2048" op_0_bw="2048" op_1_bw="2048">
<![CDATA[
entry:174 %lshr_ln137_3 = lshr i2048 29022917302579095964124461949858013542724473648904841737866655790348712823699949138665809059499827693295928210552345624834464780210271501149743171624365253056144549668571949842842198483757917673820358967127239403036664387516565901472030220598252923801785930419531446491996907423676964199699175720602385906879680083903485254308339209678552217320138528911198260519229634791478122061432032516214484371579815631342231930258222337365598820086254069662275554781838914121458546816731767637215947301122829170181878307081147920335390477421409014593779889526109499260042632138652359755563522403016050871885672224018346954457600, i2048 %zext_ln137_3

]]></Node>
<StgValue><ssdm name="lshr_ln137_3"/></StgValue>
</operation>

<operation id="177" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="8" op_0_bw="2048">
<![CDATA[
entry:175 %s0_V_22 = trunc i2048 %lshr_ln137_3

]]></Node>
<StgValue><ssdm name="s0_V_22"/></StgValue>
</operation>

<operation id="178" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:176 %tmp_28 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %block_read_1, i32 96, i32 103

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="179" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
entry:177 %shl_ln138_3 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %tmp_28, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln138_3"/></StgValue>
</operation>

<operation id="180" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="2048" op_0_bw="11">
<![CDATA[
entry:178 %zext_ln138_3 = zext i11 %shl_ln138_3

]]></Node>
<StgValue><ssdm name="zext_ln138_3"/></StgValue>
</operation>

<operation id="181" st_id="1" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="2048" op_0_bw="2048" op_1_bw="2048">
<![CDATA[
entry:179 %lshr_ln138_3 = lshr i2048 3294578057314658763267795712291423816875059784912772658549463737549614411501588429758163946129753963063094138685936871067770203650430612434195375948676499621860626057286767866984606329430300288249694230977817309640410368608817684755278168616531299385557605244291578639565002013689251056656080034747730775106792247717826926486880909667003158817235872845726171190436001294868070851495559292814071128771808507251916148301013813934405585832966327353734581929782276709735716474759982539751455303458650918273922349256448297540981134095574432763667425412741570921087470081050522780756614773559216063798844346245016564663040, i2048 %zext_ln138_3

]]></Node>
<StgValue><ssdm name="lshr_ln138_3"/></StgValue>
</operation>

<operation id="182" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="8" op_0_bw="2048">
<![CDATA[
entry:180 %s1_V_22 = trunc i2048 %lshr_ln138_3

]]></Node>
<StgValue><ssdm name="s1_V_22"/></StgValue>
</operation>

<operation id="183" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:181 %xor_ln1499_42 = xor i8 %tmp_23, i8 %tmp_21

]]></Node>
<StgValue><ssdm name="xor_ln1499_42"/></StgValue>
</operation>

<operation id="184" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:182 %xor_ln1499_43 = xor i8 %s0_V_22, i8 %s1_V_22

]]></Node>
<StgValue><ssdm name="xor_ln1499_43"/></StgValue>
</operation>

<operation id="185" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:183 %ret_V_14 = xor i8 %xor_ln1499_43, i8 %xor_ln1499_42

]]></Node>
<StgValue><ssdm name="ret_V_14"/></StgValue>
</operation>

<operation id="186" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="2048" op_0_bw="11">
<![CDATA[
entry:184 %zext_ln143_3 = zext i11 %shl_ln125_3

]]></Node>
<StgValue><ssdm name="zext_ln143_3"/></StgValue>
</operation>

<operation id="187" st_id="1" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="2048" op_0_bw="2048" op_1_bw="2048">
<![CDATA[
entry:185 %lshr_ln143_3 = lshr i2048 3294578057314658763267795712291423816875059784912772658549463737549614411501588429758163946129753963063094138685936871067770203650430612434195375948676499621860626057286767866984606329430300288249694230977817309640410368608817684755278168616531299385557605244291578639565002013689251056656080034747730775106792247717826926486880909667003158817235872845726171190436001294868070851495559292814071128771808507251916148301013813934405585832966327353734581929782276709735716474759982539751455303458650918273922349256448297540981134095574432763667425412741570921087470081050522780756614773559216063798844346245016564663040, i2048 %zext_ln143_3

]]></Node>
<StgValue><ssdm name="lshr_ln143_3"/></StgValue>
</operation>

<operation id="188" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="8" op_0_bw="2048">
<![CDATA[
entry:186 %s0_V_14 = trunc i2048 %lshr_ln143_3

]]></Node>
<StgValue><ssdm name="s0_V_14"/></StgValue>
</operation>

<operation id="189" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="2048" op_0_bw="11">
<![CDATA[
entry:187 %zext_ln144_3 = zext i11 %shl_ln138_3

]]></Node>
<StgValue><ssdm name="zext_ln144_3"/></StgValue>
</operation>

<operation id="190" st_id="1" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="2048" op_0_bw="2048" op_1_bw="2048">
<![CDATA[
entry:188 %lshr_ln144_3 = lshr i2048 29022917302579095964124461949858013542724473648904841737866655790348712823699949138665809059499827693295928210552345624834464780210271501149743171624365253056144549668571949842842198483757917673820358967127239403036664387516565901472030220598252923801785930419531446491996907423676964199699175720602385906879680083903485254308339209678552217320138528911198260519229634791478122061432032516214484371579815631342231930258222337365598820086254069662275554781838914121458546816731767637215947301122829170181878307081147920335390477421409014593779889526109499260042632138652359755563522403016050871885672224018346954457600, i2048 %zext_ln144_3

]]></Node>
<StgValue><ssdm name="lshr_ln144_3"/></StgValue>
</operation>

<operation id="191" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="8" op_0_bw="2048">
<![CDATA[
entry:189 %s1_V_14 = trunc i2048 %lshr_ln144_3

]]></Node>
<StgValue><ssdm name="s1_V_14"/></StgValue>
</operation>

<operation id="192" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:190 %xor_ln1499_45 = xor i8 %tmp_25, i8 %tmp_23

]]></Node>
<StgValue><ssdm name="xor_ln1499_45"/></StgValue>
</operation>

<operation id="193" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:191 %xor_ln1499_46 = xor i8 %s0_V_14, i8 %s1_V_14

]]></Node>
<StgValue><ssdm name="xor_ln1499_46"/></StgValue>
</operation>

<operation id="194" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:192 %ret_V_15 = xor i8 %xor_ln1499_46, i8 %xor_ln1499_45

]]></Node>
<StgValue><ssdm name="ret_V_15"/></StgValue>
</operation>

<operation id="195" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="128" op_0_bw="128" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8">
<![CDATA[
entry:193 %p_Result_s = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8, i8 %ret_V_12, i8 %ret_V_13, i8 %ret_V_14, i8 %ret_V_15, i8 %ret_V_8, i8 %ret_V_9, i8 %ret_V_10, i8 %ret_V_11, i8 %ret_V_4, i8 %ret_V_5, i8 %ret_V_6, i8 %ret_V_7, i8 %ret_V, i8 %ret_V_1, i8 %ret_V_2, i8 %ret_V_3

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="196" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="128">
<![CDATA[
entry:194 %ret_ln149 = ret i128 %p_Result_s

]]></Node>
<StgValue><ssdm name="ret_ln149"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
